-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version"

-- DATE "09/09/2014 10:19:06"

-- 
-- Device: Altera EP2C35F672C6 Package FBGA672
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY CYCLONEII;
LIBRARY IEEE;
USE CYCLONEII.CYCLONEII_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	DE2_Board_top_level IS
    PORT (
	altera_reserved_tms : IN std_logic := '0';
	altera_reserved_tck : IN std_logic := '0';
	altera_reserved_tdi : IN std_logic := '0';
	altera_reserved_tdo : OUT std_logic;
	CLOCK_27 : IN std_logic;
	CLOCK_50 : IN std_logic;
	EXT_CLOCK : IN std_logic;
	KEY : IN std_logic_vector(3 DOWNTO 0);
	SW : IN std_logic_vector(17 DOWNTO 0);
	LEDR : OUT std_logic_vector(17 DOWNTO 0);
	LEDG : OUT std_logic_vector(8 DOWNTO 0);
	HEX0 : OUT std_logic_vector(6 DOWNTO 0);
	HEX1 : OUT std_logic_vector(6 DOWNTO 0);
	HEX2 : OUT std_logic_vector(6 DOWNTO 0);
	HEX3 : OUT std_logic_vector(6 DOWNTO 0);
	HEX4 : OUT std_logic_vector(6 DOWNTO 0);
	HEX5 : OUT std_logic_vector(6 DOWNTO 0);
	HEX6 : OUT std_logic_vector(6 DOWNTO 0);
	HEX7 : OUT std_logic_vector(6 DOWNTO 0);
	LCD_DATA : INOUT std_logic_vector(7 DOWNTO 0);
	LCD_RW : OUT std_logic;
	LCD_EN : OUT std_logic;
	LCD_RS : OUT std_logic;
	LCD_ON : OUT std_logic;
	LCD_BLON : OUT std_logic;
	GPIO_0 : INOUT std_logic_vector(35 DOWNTO 0);
	GPIO_1 : INOUT std_logic_vector(35 DOWNTO 0);
	VGA_R : OUT std_logic_vector(9 DOWNTO 0);
	VGA_G : OUT std_logic_vector(9 DOWNTO 0);
	VGA_B : OUT std_logic_vector(9 DOWNTO 0);
	VGA_CLK : OUT std_logic;
	VGA_BLANK : OUT std_logic;
	VGA_HS : OUT std_logic;
	VGA_VS : OUT std_logic;
	VGA_SYNC : OUT std_logic;
	AUD_XCK : OUT std_logic;
	AUD_BCLK : OUT std_logic;
	AUD_DACDAT : OUT std_logic;
	AUD_DACLRCK : OUT std_logic;
	AUD_ADCDAT : IN std_logic;
	AUD_ADCLRCL : OUT std_logic;
	UART_RXD : IN std_logic;
	UART_TXD : OUT std_logic;
	PS2_CLK : OUT std_logic;
	PS2_DAT : INOUT std_logic;
	I2C_SCLK : OUT std_logic;
	I2C_SDAT : INOUT std_logic;
	ENET_DATA : INOUT std_logic_vector(15 DOWNTO 0);
	ENET_CLK : OUT std_logic;
	ENET_CMD : OUT std_logic;
	ENET_CS_N : OUT std_logic;
	ENET_INT : IN std_logic;
	ENET_RD_N : OUT std_logic;
	ENET_WR_N : OUT std_logic;
	ENET_RST_N : OUT std_logic;
	TD_DATA : IN std_logic_vector(7 DOWNTO 0);
	TD_HS : IN std_logic;
	TD_VS : IN std_logic;
	TD_CLK27 : IN std_logic;
	TD_RESET : OUT std_logic;
	OTG_ADDR : OUT std_logic_vector(1 DOWNTO 0);
	OTG_DATA : INOUT std_logic_vector(15 DOWNTO 0);
	OTG_CS_N : OUT std_logic;
	OTG_RD_N : OUT std_logic;
	OTG_WR_N : OUT std_logic;
	OTG_RST_N : OUT std_logic;
	OTG_INT0 : IN std_logic;
	OTG_INT1 : IN std_logic;
	OTG_DREQ0 : IN std_logic;
	OTG_DREQ1 : IN std_logic;
	OTG_DACK0_N : OUT std_logic;
	OTG_DACK1_N : OUT std_logic;
	OTG_FSPEED : INOUT std_logic;
	OTG_LSPEED : INOUT std_logic;
	IRDA_TXD : OUT std_logic;
	IRDA_RXD : IN std_logic;
	DRAM_ADDR : OUT std_logic_vector(11 DOWNTO 0);
	DRAM_DQ : INOUT std_logic_vector(15 DOWNTO 0);
	DRAM_BA_0 : OUT std_logic;
	DRAM_BA_1 : OUT std_logic;
	DRAM_LDQM : OUT std_logic;
	DRAM_UDQM : OUT std_logic;
	DRAM_RAS_N : OUT std_logic;
	DRAM_CAS_N : OUT std_logic;
	DRAM_CKE : OUT std_logic;
	DRAM_CLK : OUT std_logic;
	DRAM_WE_N : OUT std_logic;
	DRAM_CS_N : OUT std_logic;
	SRAM_ADDR : OUT std_logic_vector(17 DOWNTO 0);
	SRAM_DQ : INOUT std_logic_vector(15 DOWNTO 0);
	SRAM_WE_N : OUT std_logic;
	SRAM_OE_N : OUT std_logic;
	SRAM_UB_N : OUT std_logic;
	SRAM_LB_N : OUT std_logic;
	SRAM_CE_N : OUT std_logic;
	FL_ADDR : OUT std_logic_vector(21 DOWNTO 0);
	FL_DQ : INOUT std_logic_vector(7 DOWNTO 0);
	FL_CE_N : OUT std_logic;
	FL_OE_N : OUT std_logic;
	FL_RST_N : OUT std_logic;
	FL_WE_N : OUT std_logic;
	SD_DAT : INOUT std_logic;
	SD_DAT3 : OUT std_logic;
	SD_CMD : OUT std_logic;
	SD_CLK : OUT std_logic
	);
END DE2_Board_top_level;

-- Design Ports Information
-- LCD_DATA[0]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LCD_DATA[1]	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LCD_DATA[2]	=>  Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LCD_DATA[3]	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LCD_DATA[4]	=>  Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LCD_DATA[5]	=>  Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LCD_DATA[6]	=>  Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LCD_DATA[7]	=>  Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[0]	=>  Location: PIN_D25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[1]	=>  Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[2]	=>  Location: PIN_E26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[3]	=>  Location: PIN_E25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[4]	=>  Location: PIN_F24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[5]	=>  Location: PIN_F23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[6]	=>  Location: PIN_J21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[7]	=>  Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[8]	=>  Location: PIN_F25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[9]	=>  Location: PIN_F26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[10]	=>  Location: PIN_N18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[11]	=>  Location: PIN_P18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[12]	=>  Location: PIN_G23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[13]	=>  Location: PIN_G24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[14]	=>  Location: PIN_K22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[15]	=>  Location: PIN_G25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[16]	=>  Location: PIN_H23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[17]	=>  Location: PIN_H24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[18]	=>  Location: PIN_J23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[19]	=>  Location: PIN_J24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[20]	=>  Location: PIN_H25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[21]	=>  Location: PIN_H26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[22]	=>  Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[23]	=>  Location: PIN_K18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[24]	=>  Location: PIN_K19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[25]	=>  Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[26]	=>  Location: PIN_K23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[27]	=>  Location: PIN_K24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[28]	=>  Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[29]	=>  Location: PIN_L20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[30]	=>  Location: PIN_J25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[31]	=>  Location: PIN_J26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[32]	=>  Location: PIN_L23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[33]	=>  Location: PIN_L24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[34]	=>  Location: PIN_L25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[35]	=>  Location: PIN_L19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[0]	=>  Location: PIN_K25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[1]	=>  Location: PIN_K26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[2]	=>  Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[3]	=>  Location: PIN_M23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[4]	=>  Location: PIN_M19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[5]	=>  Location: PIN_M20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[6]	=>  Location: PIN_N20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[7]	=>  Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[8]	=>  Location: PIN_M24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[9]	=>  Location: PIN_M25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[10]	=>  Location: PIN_N24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[11]	=>  Location: PIN_P24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[12]	=>  Location: PIN_R25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[13]	=>  Location: PIN_R24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[14]	=>  Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[15]	=>  Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[16]	=>  Location: PIN_T23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[17]	=>  Location: PIN_T24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[18]	=>  Location: PIN_T25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[19]	=>  Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[20]	=>  Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[21]	=>  Location: PIN_T20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[22]	=>  Location: PIN_U26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[23]	=>  Location: PIN_U25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[24]	=>  Location: PIN_U23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[25]	=>  Location: PIN_U24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[26]	=>  Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[27]	=>  Location: PIN_T19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[28]	=>  Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[29]	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[30]	=>  Location: PIN_V26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[31]	=>  Location: PIN_V25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[32]	=>  Location: PIN_V24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[33]	=>  Location: PIN_V23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[34]	=>  Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[35]	=>  Location: PIN_W23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PS2_DAT	=>  Location: PIN_C24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- I2C_SDAT	=>  Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ENET_DATA[0]	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ENET_DATA[1]	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ENET_DATA[2]	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ENET_DATA[3]	=>  Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ENET_DATA[4]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ENET_DATA[5]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ENET_DATA[6]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ENET_DATA[7]	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ENET_DATA[8]	=>  Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ENET_DATA[9]	=>  Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ENET_DATA[10]	=>  Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ENET_DATA[11]	=>  Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ENET_DATA[12]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ENET_DATA[13]	=>  Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ENET_DATA[14]	=>  Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ENET_DATA[15]	=>  Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- OTG_DATA[0]	=>  Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- OTG_DATA[1]	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- OTG_DATA[2]	=>  Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- OTG_DATA[3]	=>  Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- OTG_DATA[4]	=>  Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- OTG_DATA[5]	=>  Location: PIN_J8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- OTG_DATA[6]	=>  Location: PIN_J7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- OTG_DATA[7]	=>  Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- OTG_DATA[8]	=>  Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- OTG_DATA[9]	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- OTG_DATA[10]	=>  Location: PIN_K6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- OTG_DATA[11]	=>  Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- OTG_DATA[12]	=>  Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- OTG_DATA[13]	=>  Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- OTG_DATA[14]	=>  Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- OTG_DATA[15]	=>  Location: PIN_K8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- OTG_FSPEED	=>  Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- OTG_LSPEED	=>  Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_DQ[0]	=>  Location: PIN_V6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_DQ[1]	=>  Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_DQ[2]	=>  Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_DQ[3]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_DQ[4]	=>  Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_DQ[5]	=>  Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_DQ[6]	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_DQ[7]	=>  Location: PIN_V7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_DQ[8]	=>  Location: PIN_W6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_DQ[9]	=>  Location: PIN_AB2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_DQ[10]	=>  Location: PIN_AB1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_DQ[11]	=>  Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_DQ[12]	=>  Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_DQ[13]	=>  Location: PIN_AC2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_DQ[14]	=>  Location: PIN_AC1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_DQ[15]	=>  Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DQ[0]	=>  Location: PIN_AD8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DQ[1]	=>  Location: PIN_AE6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DQ[2]	=>  Location: PIN_AF6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DQ[3]	=>  Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DQ[4]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DQ[5]	=>  Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DQ[6]	=>  Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DQ[7]	=>  Location: PIN_Y11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DQ[8]	=>  Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DQ[9]	=>  Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DQ[10]	=>  Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DQ[11]	=>  Location: PIN_AF8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DQ[12]	=>  Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DQ[13]	=>  Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DQ[14]	=>  Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DQ[15]	=>  Location: PIN_AC10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- FL_DQ[0]	=>  Location: PIN_AD19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- FL_DQ[1]	=>  Location: PIN_AC19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- FL_DQ[2]	=>  Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- FL_DQ[3]	=>  Location: PIN_AE20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- FL_DQ[4]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- FL_DQ[5]	=>  Location: PIN_AC20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- FL_DQ[6]	=>  Location: PIN_AF21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- FL_DQ[7]	=>  Location: PIN_AE21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SD_DAT	=>  Location: PIN_AD24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- CLOCK_27	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- EXT_CLOCK	=>  Location: PIN_P26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- KEY[1]	=>  Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- KEY[2]	=>  Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- KEY[3]	=>  Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- LEDR[0]	=>  Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[1]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[2]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[3]	=>  Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[4]	=>  Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[5]	=>  Location: PIN_AD23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[6]	=>  Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[7]	=>  Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[8]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[9]	=>  Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[10]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[11]	=>  Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[12]	=>  Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[13]	=>  Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[14]	=>  Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[15]	=>  Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[16]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[17]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDG[0]	=>  Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDG[1]	=>  Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDG[2]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDG[3]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDG[4]	=>  Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDG[5]	=>  Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDG[6]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDG[7]	=>  Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDG[8]	=>  Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX0[0]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX0[1]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX0[2]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX0[3]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX0[4]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX0[5]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX0[6]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX1[0]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX1[1]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX1[2]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX1[3]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX1[4]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX1[5]	=>  Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX1[6]	=>  Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX2[1]	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX2[2]	=>  Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX2[3]	=>  Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX2[4]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX2[5]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX2[6]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX3[0]	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX3[1]	=>  Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX3[2]	=>  Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX3[3]	=>  Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX3[4]	=>  Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX3[5]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX3[6]	=>  Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX4[0]	=>  Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX4[1]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX4[2]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX4[3]	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX4[4]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX4[5]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX4[6]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX5[0]	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX5[1]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX5[2]	=>  Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX5[3]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX5[4]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX5[5]	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX5[6]	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX6[0]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX6[1]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX6[2]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX6[3]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX6[4]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX6[5]	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX6[6]	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX7[0]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX7[1]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX7[2]	=>  Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX7[3]	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX7[4]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX7[5]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX7[6]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LCD_RW	=>  Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LCD_EN	=>  Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LCD_RS	=>  Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LCD_ON	=>  Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LCD_BLON	=>  Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_R[0]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_R[1]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_R[2]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_R[3]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_R[4]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_R[5]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_R[6]	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_R[7]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_R[8]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_R[9]	=>  Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_G[0]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_G[1]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_G[2]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_G[3]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_G[4]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_G[5]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_G[6]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_G[7]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_G[8]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_G[9]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_B[0]	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_B[1]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_B[2]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_B[3]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_B[4]	=>  Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_B[5]	=>  Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_B[6]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_B[7]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_B[8]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_B[9]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_CLK	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_BLANK	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_HS	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_VS	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_SYNC	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- AUD_XCK	=>  Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- AUD_BCLK	=>  Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- AUD_DACDAT	=>  Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- AUD_DACLRCK	=>  Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- AUD_ADCDAT	=>  Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- AUD_ADCLRCL	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- UART_RXD	=>  Location: PIN_C25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- UART_TXD	=>  Location: PIN_B25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PS2_CLK	=>  Location: PIN_D26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- I2C_SCLK	=>  Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ENET_CLK	=>  Location: PIN_B24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ENET_CMD	=>  Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ENET_CS_N	=>  Location: PIN_A23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ENET_INT	=>  Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ENET_RD_N	=>  Location: PIN_A22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ENET_WR_N	=>  Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ENET_RST_N	=>  Location: PIN_B23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- TD_DATA[0]	=>  Location: PIN_J9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- TD_DATA[1]	=>  Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- TD_DATA[2]	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- TD_DATA[3]	=>  Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- TD_DATA[4]	=>  Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- TD_DATA[5]	=>  Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- TD_DATA[6]	=>  Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- TD_DATA[7]	=>  Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- TD_HS	=>  Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- TD_VS	=>  Location: PIN_K9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- TD_CLK27	=>  Location: PIN_K17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- TD_RESET	=>  Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- OTG_ADDR[0]	=>  Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- OTG_ADDR[1]	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- OTG_CS_N	=>  Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- OTG_RD_N	=>  Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- OTG_WR_N	=>  Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- OTG_RST_N	=>  Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- OTG_INT0	=>  Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- OTG_INT1	=>  Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- OTG_DREQ0	=>  Location: PIN_F6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- OTG_DREQ1	=>  Location: PIN_E5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- OTG_DACK0_N	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- OTG_DACK1_N	=>  Location: PIN_B2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- IRDA_TXD	=>  Location: PIN_AE24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- IRDA_RXD	=>  Location: PIN_AE25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- DRAM_ADDR[0]	=>  Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_ADDR[1]	=>  Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_ADDR[2]	=>  Location: PIN_V3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_ADDR[3]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_ADDR[4]	=>  Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_ADDR[5]	=>  Location: PIN_U6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_ADDR[6]	=>  Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_ADDR[7]	=>  Location: PIN_U5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_ADDR[8]	=>  Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_ADDR[9]	=>  Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_ADDR[10]	=>  Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_ADDR[11]	=>  Location: PIN_V5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_BA_0	=>  Location: PIN_AE2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_BA_1	=>  Location: PIN_AE3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_LDQM	=>  Location: PIN_AD2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_UDQM	=>  Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_RAS_N	=>  Location: PIN_AB4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_CAS_N	=>  Location: PIN_AB3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_CKE	=>  Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_CLK	=>  Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_WE_N	=>  Location: PIN_AD3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_CS_N	=>  Location: PIN_AC3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDR[0]	=>  Location: PIN_AE4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDR[1]	=>  Location: PIN_AF4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDR[2]	=>  Location: PIN_AC5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDR[3]	=>  Location: PIN_AC6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDR[4]	=>  Location: PIN_AD4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDR[5]	=>  Location: PIN_AD5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDR[6]	=>  Location: PIN_AE5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDR[7]	=>  Location: PIN_AF5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDR[8]	=>  Location: PIN_AD6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDR[9]	=>  Location: PIN_AD7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDR[10]	=>  Location: PIN_V10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDR[11]	=>  Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDR[12]	=>  Location: PIN_AC7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDR[13]	=>  Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDR[14]	=>  Location: PIN_W10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDR[15]	=>  Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDR[16]	=>  Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDR[17]	=>  Location: PIN_AC8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_WE_N	=>  Location: PIN_AE10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_OE_N	=>  Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_UB_N	=>  Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_LB_N	=>  Location: PIN_AE9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_CE_N	=>  Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- FL_ADDR[0]	=>  Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- FL_ADDR[1]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- FL_ADDR[2]	=>  Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- FL_ADDR[3]	=>  Location: PIN_AF19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- FL_ADDR[4]	=>  Location: PIN_AE18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- FL_ADDR[5]	=>  Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- FL_ADDR[6]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- FL_ADDR[7]	=>  Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- FL_ADDR[8]	=>  Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- FL_ADDR[9]	=>  Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- FL_ADDR[10]	=>  Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- FL_ADDR[11]	=>  Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- FL_ADDR[12]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- FL_ADDR[13]	=>  Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- FL_ADDR[14]	=>  Location: PIN_AC16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- FL_ADDR[15]	=>  Location: PIN_AD16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- FL_ADDR[16]	=>  Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- FL_ADDR[17]	=>  Location: PIN_AC15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- FL_ADDR[18]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- FL_ADDR[19]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- FL_ADDR[20]	=>  Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- FL_ADDR[21]	=>  Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- FL_CE_N	=>  Location: PIN_V17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- FL_OE_N	=>  Location: PIN_W17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- FL_RST_N	=>  Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- FL_WE_N	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SD_DAT3	=>  Location: PIN_AC23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SD_CMD	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SD_CLK	=>  Location: PIN_AD25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- CLOCK_50	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- KEY[0]	=>  Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[4]	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[3]	=>  Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[0]	=>  Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[1]	=>  Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[2]	=>  Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[13]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[12]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[11]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[5]	=>  Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[14]	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[16]	=>  Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[15]	=>  Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[10]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[9]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[8]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[7]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[6]	=>  Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[17]	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- altera_reserved_tms	=>  Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- altera_reserved_tck	=>  Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- altera_reserved_tdi	=>  Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- altera_reserved_tdo	=>  Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA


ARCHITECTURE structure OF DE2_Board_top_level IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_altera_reserved_tms : std_logic;
SIGNAL ww_altera_reserved_tck : std_logic;
SIGNAL ww_altera_reserved_tdi : std_logic;
SIGNAL ww_altera_reserved_tdo : std_logic;
SIGNAL ww_CLOCK_27 : std_logic;
SIGNAL ww_CLOCK_50 : std_logic;
SIGNAL ww_EXT_CLOCK : std_logic;
SIGNAL ww_KEY : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_SW : std_logic_vector(17 DOWNTO 0);
SIGNAL ww_LEDR : std_logic_vector(17 DOWNTO 0);
SIGNAL ww_LEDG : std_logic_vector(8 DOWNTO 0);
SIGNAL ww_HEX0 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX1 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX2 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX3 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX4 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX5 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX6 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX7 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_LCD_RW : std_logic;
SIGNAL ww_LCD_EN : std_logic;
SIGNAL ww_LCD_RS : std_logic;
SIGNAL ww_LCD_ON : std_logic;
SIGNAL ww_LCD_BLON : std_logic;
SIGNAL ww_VGA_R : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_VGA_G : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_VGA_B : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_VGA_CLK : std_logic;
SIGNAL ww_VGA_BLANK : std_logic;
SIGNAL ww_VGA_HS : std_logic;
SIGNAL ww_VGA_VS : std_logic;
SIGNAL ww_VGA_SYNC : std_logic;
SIGNAL ww_AUD_XCK : std_logic;
SIGNAL ww_AUD_BCLK : std_logic;
SIGNAL ww_AUD_DACDAT : std_logic;
SIGNAL ww_AUD_DACLRCK : std_logic;
SIGNAL ww_AUD_ADCDAT : std_logic;
SIGNAL ww_AUD_ADCLRCL : std_logic;
SIGNAL ww_UART_RXD : std_logic;
SIGNAL ww_UART_TXD : std_logic;
SIGNAL ww_PS2_CLK : std_logic;
SIGNAL ww_I2C_SCLK : std_logic;
SIGNAL ww_ENET_CLK : std_logic;
SIGNAL ww_ENET_CMD : std_logic;
SIGNAL ww_ENET_CS_N : std_logic;
SIGNAL ww_ENET_INT : std_logic;
SIGNAL ww_ENET_RD_N : std_logic;
SIGNAL ww_ENET_WR_N : std_logic;
SIGNAL ww_ENET_RST_N : std_logic;
SIGNAL ww_TD_DATA : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_TD_HS : std_logic;
SIGNAL ww_TD_VS : std_logic;
SIGNAL ww_TD_CLK27 : std_logic;
SIGNAL ww_TD_RESET : std_logic;
SIGNAL ww_OTG_ADDR : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_OTG_CS_N : std_logic;
SIGNAL ww_OTG_RD_N : std_logic;
SIGNAL ww_OTG_WR_N : std_logic;
SIGNAL ww_OTG_RST_N : std_logic;
SIGNAL ww_OTG_INT0 : std_logic;
SIGNAL ww_OTG_INT1 : std_logic;
SIGNAL ww_OTG_DREQ0 : std_logic;
SIGNAL ww_OTG_DREQ1 : std_logic;
SIGNAL ww_OTG_DACK0_N : std_logic;
SIGNAL ww_OTG_DACK1_N : std_logic;
SIGNAL ww_IRDA_TXD : std_logic;
SIGNAL ww_IRDA_RXD : std_logic;
SIGNAL ww_DRAM_ADDR : std_logic_vector(11 DOWNTO 0);
SIGNAL ww_DRAM_BA_0 : std_logic;
SIGNAL ww_DRAM_BA_1 : std_logic;
SIGNAL ww_DRAM_LDQM : std_logic;
SIGNAL ww_DRAM_UDQM : std_logic;
SIGNAL ww_DRAM_RAS_N : std_logic;
SIGNAL ww_DRAM_CAS_N : std_logic;
SIGNAL ww_DRAM_CKE : std_logic;
SIGNAL ww_DRAM_CLK : std_logic;
SIGNAL ww_DRAM_WE_N : std_logic;
SIGNAL ww_DRAM_CS_N : std_logic;
SIGNAL ww_SRAM_ADDR : std_logic_vector(17 DOWNTO 0);
SIGNAL ww_SRAM_WE_N : std_logic;
SIGNAL ww_SRAM_OE_N : std_logic;
SIGNAL ww_SRAM_UB_N : std_logic;
SIGNAL ww_SRAM_LB_N : std_logic;
SIGNAL ww_SRAM_CE_N : std_logic;
SIGNAL ww_FL_ADDR : std_logic_vector(21 DOWNTO 0);
SIGNAL ww_FL_CE_N : std_logic;
SIGNAL ww_FL_OE_N : std_logic;
SIGNAL ww_FL_RST_N : std_logic;
SIGNAL ww_FL_WE_N : std_logic;
SIGNAL ww_SD_DAT3 : std_logic;
SIGNAL ww_SD_CMD : std_logic;
SIGNAL ww_SD_CLK : std_logic;
SIGNAL \clockPLL_inst|altpll_component|pll_INCLK_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \clockPLL_inst|altpll_component|pll_CLK_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTADATAIN_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTADATAIN_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \clockPLL_inst|altpll_component|_clk0~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \clockPLL_inst|altpll_component|_clk1~clkctrl_e_DRAM_CLK_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \clockPLL_inst|altpll_component|pll~CLK2\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[0]~5_combout\ : std_logic;
SIGNAL \u0|cpu_nios|Add2~6_combout\ : std_logic;
SIGNAL \u0|cpu_nios|Add2~8_combout\ : std_logic;
SIGNAL \u0|cpu_nios|Add2~14_combout\ : std_logic;
SIGNAL \u0|cpu_nios|Add1~16_combout\ : std_logic;
SIGNAL \u0|cpu_nios|Add1~18_combout\ : std_logic;
SIGNAL \u0|cpu_nios|Add1~24_combout\ : std_logic;
SIGNAL \u0|cpu_nios|Add1~32_combout\ : std_logic;
SIGNAL \u0|cpu_nios|Add1~34_combout\ : std_logic;
SIGNAL \u0|cpu_nios|Add1~36_combout\ : std_logic;
SIGNAL \u0|cpu_nios|Add1~42_combout\ : std_logic;
SIGNAL \u0|cpu_nios|Add2~20_combout\ : std_logic;
SIGNAL \u0|cpu_nios|Add2~26_combout\ : std_logic;
SIGNAL \u0|cpu_nios|Add2~30_combout\ : std_logic;
SIGNAL \u0|cpu_nios|Add2~38_combout\ : std_logic;
SIGNAL \u0|cpu_nios|Add2~40_combout\ : std_logic;
SIGNAL \u0|cpu_nios|Add2~44_combout\ : std_logic;
SIGNAL \u0|cpu_nios|Add2~48_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|Add2~1\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|Add2~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|Add2~2_combout\ : std_logic;
SIGNAL \u0|cpu_nios|Add1~50_combout\ : std_logic;
SIGNAL \u0|cpu_nios|Add1~52_combout\ : std_logic;
SIGNAL \u0|cpu_nios|Add1~56_combout\ : std_logic;
SIGNAL \u0|cpu_nios|Add1~63\ : std_logic;
SIGNAL \u0|cpu_nios|Add1~64_combout\ : std_logic;
SIGNAL \u0|cpu_nios|Add2~50_combout\ : std_logic;
SIGNAL \u0|cpu_nios|Add2~52_combout\ : std_logic;
SIGNAL \u0|cpu_nios|Add2~56_combout\ : std_logic;
SIGNAL \u0|cpu_nios|Add2~60_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Add0~4_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Add0~8_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Add0~10_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Add0~12_combout\ : std_logic;
SIGNAL \u0|cpu_nios|W_alu_result[0]~23_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[2]~4_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[4]~8_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_shift_rot_cnt[0]~6\ : std_logic;
SIGNAL \u0|cpu_nios|E_shift_rot_cnt[0]~5_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_shift_rot_cnt[1]~8\ : std_logic;
SIGNAL \u0|cpu_nios|E_shift_rot_cnt[1]~7_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_shift_rot_cnt[2]~10\ : std_logic;
SIGNAL \u0|cpu_nios|E_shift_rot_cnt[2]~9_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_shift_rot_cnt[3]~12\ : std_logic;
SIGNAL \u0|cpu_nios|E_shift_rot_cnt[3]~11_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_shift_rot_cnt[4]~13_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~18\ : std_logic;
SIGNAL \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Add0~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Add0~2_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Add0~4_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[11]~5_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[18]~8_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|tdo~reg0_regout\ : std_logic;
SIGNAL \u0|addr_router_001|Equal2~0_combout\ : std_logic;
SIGNAL \u0|addr_router_001|Equal1~2_combout\ : std_logic;
SIGNAL \u0|addr_router_001|Equal2~4_combout\ : std_logic;
SIGNAL \u0|addr_router|Equal1~0_combout\ : std_logic;
SIGNAL \u0|addr_router|Equal2~2_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_demux|src2_valid~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|active_rnw~regout\ : std_logic;
SIGNAL \u0|sdram_controller_0|pending~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|pending~1_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|pending~2_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|pending~3_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|pending~4_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector21~0_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|DRsize.000~regout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~10_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_logic_result[23]~3_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_logic_result[21]~5_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_logic_result[16]~11_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_logic_result[13]~13_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_logic_result[9]~17_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_logic_result[5]~18_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]~regout\ : std_logic;
SIGNAL \u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]~regout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_payload~0_combout\ : std_logic;
SIGNAL \u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|av_waitrequest~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\ : std_logic;
SIGNAL \u0|addr_router|Equal4~2_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_demux|src4_valid~4_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_demux|src1_valid~0_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_demux|src1_valid~1_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_002|arb|adder|cout~0_combout\ : std_logic;
SIGNAL \u0|leds_s1_translator|leds_s1_translator|wait_latency_counter[1]~1_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_002|arb|top_priority_reg~0_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_pc_no_crst_nxt[21]~2_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_pc_no_crst_nxt[21]~3_combout\ : std_logic;
SIGNAL \u0|cpu_nios_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux|src_payload~0_combout\ : std_logic;
SIGNAL \u0|cpu_nios_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~1_combout\ : std_logic;
SIGNAL \u0|addr_router|Equal3~0_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_demux|sink_ready~1_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_004|src_valid~4_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_004|src_valid~5_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_demux|WideOr0~0_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_003|src_payload~1_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_demux|WideOr0~1_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_demux|sink_ready~3_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_demux|WideOr0~2_combout\ : std_logic;
SIGNAL \u0|cpu_nios_instruction_master_translator|cpu_nios_instruction_master_translator|read_accepted~0_combout\ : std_logic;
SIGNAL \u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|read_accepted~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|active_rnw~2_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector27~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector27~4_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|active_cs_n~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|m_next.000000001~regout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector26~1_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector1~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector2~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector3~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector0~0_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~11_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~12_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rvalid~regout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift~2_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift~3_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|m_data[0]~_Duplicate_1_regout\ : std_logic;
SIGNAL \u0|cpu_nios|R_wr_dst_reg~regout\ : std_logic;
SIGNAL \u0|cpu_nios|W_rf_wren~combout\ : std_logic;
SIGNAL \u0|cpu_nios|W_rf_wr_data[0]~1_combout\ : std_logic;
SIGNAL \u0|cpu_nios|D_ctrl_alu_force_xor~6_combout\ : std_logic;
SIGNAL \u0|cpu_nios|D_ctrl_alu_force_xor~7_combout\ : std_logic;
SIGNAL \u0|cpu_nios|D_ctrl_alu_force_xor~8_combout\ : std_logic;
SIGNAL \u0|cpu_nios|D_ctrl_alu_force_xor~9_combout\ : std_logic;
SIGNAL \u0|cpu_nios|D_ctrl_br_cmp~1_combout\ : std_logic;
SIGNAL \u0|cpu_nios|R_src2_lo[13]~12_combout\ : std_logic;
SIGNAL \u0|cpu_nios|R_src2_lo[11]~14_combout\ : std_logic;
SIGNAL \u0|switches_s1_translator_avalon_universal_slave_0_agent|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|av_waitrequest~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]~regout\ : std_logic;
SIGNAL \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]~regout\ : std_logic;
SIGNAL \u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]~regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|comb~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|comb~1_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]~regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~4_combout\ : std_logic;
SIGNAL \u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|end_begintransfer~0_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_004|arb|top_priority_reg~1_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|waitrequest~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_003|arb|top_priority_reg~3_combout\ : std_logic;
SIGNAL \u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\ : std_logic;
SIGNAL \u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\ : std_logic;
SIGNAL \u0|cpu_nios|Equal122~0_combout\ : std_logic;
SIGNAL \u0|cpu_nios|Equal122~1_combout\ : std_logic;
SIGNAL \u0|cpu_nios|Equal122~2_combout\ : std_logic;
SIGNAL \u0|cpu_nios|Equal122~3_combout\ : std_logic;
SIGNAL \u0|cpu_nios|Equal122~4_combout\ : std_logic;
SIGNAL \u0|cpu_nios|Equal122~5_combout\ : std_logic;
SIGNAL \u0|cpu_nios|Equal122~6_combout\ : std_logic;
SIGNAL \u0|cpu_nios|Equal122~7_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_logic_result[0]~24_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_logic_result[0]~25_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_logic_result[28]~26_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_logic_result[30]~28_combout\ : std_logic;
SIGNAL \u0|cpu_nios|Equal122~8_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_logic_result[29]~29_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_logic_result[26]~30_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_logic_result[25]~31_combout\ : std_logic;
SIGNAL \u0|cpu_nios|Equal122~9_combout\ : std_logic;
SIGNAL \u0|cpu_nios|Equal122~10_combout\ : std_logic;
SIGNAL \u0|cpu_nios|Equal101~7_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_stall~0_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_stall~1_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_stall~2_combout\ : std_logic;
SIGNAL \u0|cpu_nios|av_ld_waiting_for_data~regout\ : std_logic;
SIGNAL \u0|cpu_nios|av_ld_waiting_for_data_nxt~0_combout\ : std_logic;
SIGNAL \u0|cpu_nios|av_ld_waiting_for_data_nxt~1_combout\ : std_logic;
SIGNAL \u0|cpu_nios|hbreak_pending~regout\ : std_logic;
SIGNAL \u0|cpu_nios|F_iw[4]~36_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_iw[3]~38_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector38~3_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector33~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector33~1_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector33~2_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector33~3_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~14_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~15_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift~5_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift~7_combout\ : std_logic;
SIGNAL \u0|cpu_nios|D_ctrl_b_is_dst~1_combout\ : std_logic;
SIGNAL \u0|cpu_nios|D_dst_regnum[1]~0_combout\ : std_logic;
SIGNAL \u0|cpu_nios|D_dst_regnum[2]~2_combout\ : std_logic;
SIGNAL \u0|cpu_nios|Equal2~6_combout\ : std_logic;
SIGNAL \u0|cpu_nios|Equal2~7_combout\ : std_logic;
SIGNAL \u0|cpu_nios|Equal2~8_combout\ : std_logic;
SIGNAL \u0|cpu_nios|D_wr_dst_reg~combout\ : std_logic;
SIGNAL \u0|cpu_nios|av_ld_byte0_data_nxt[0]~17_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_control_rd_data[0]~0_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_control_rd_data[0]~1_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_control_rd_data[0]~2_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_iw[22]~40_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_iw[24]~44_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_iw[1]~50_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_iw[0]~53_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_iw[2]~56_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_iw[12]~63_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_iw[5]~68_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_iw[14]~70_combout\ : std_logic;
SIGNAL \u0|cpu_nios|R_src2_use_imm~0_combout\ : std_logic;
SIGNAL \u0|cpu_nios|D_ctrl_force_src2_zero~3_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_iw[10]~78_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_iw[10]~79_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_iw[10]~80_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_iw[9]~82_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_iw[7]~90_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_iw[7]~91_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_iw[7]~92_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_iw[6]~94_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_iw[6]~95_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_iw[6]~96_combout\ : std_logic;
SIGNAL \u0|cpu_nios|Equal2~9_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux|src_payload~4_combout\ : std_logic;
SIGNAL \u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~5_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]~regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~9_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]~regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~10_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][64]~regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~11_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~0_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|avalon_ociram_readdata_ready~0_combout\ : std_logic;
SIGNAL \u0|cpu_nios|av_ld_byte0_data_nxt[1]~19_combout\ : std_logic;
SIGNAL \u0|cpu_nios|av_ld_byte0_data_nxt[1]~20_combout\ : std_logic;
SIGNAL \u0|cpu_nios|av_ld_byte0_data_nxt[1]~21_combout\ : std_logic;
SIGNAL \u0|cpu_nios|av_ld_byte0_data_nxt[2]~22_combout\ : std_logic;
SIGNAL \u0|cpu_nios|av_ld_byte0_data_nxt[2]~23_combout\ : std_logic;
SIGNAL \u0|cpu_nios|av_ld_byte0_data_nxt[2]~24_combout\ : std_logic;
SIGNAL \u0|cpu_nios|av_ld_byte0_data_nxt[3]~26_combout\ : std_logic;
SIGNAL \u0|cpu_nios|av_ld_byte0_data_nxt[4]~28_combout\ : std_logic;
SIGNAL \u0|cpu_nios|av_ld_byte0_data_nxt[4]~29_combout\ : std_logic;
SIGNAL \u0|cpu_nios|av_ld_byte0_data_nxt[4]~30_combout\ : std_logic;
SIGNAL \u0|cpu_nios|av_ld_byte0_data_nxt[5]~31_combout\ : std_logic;
SIGNAL \u0|cpu_nios|av_ld_byte0_data_nxt[6]~34_combout\ : std_logic;
SIGNAL \u0|cpu_nios|Equal101~8_combout\ : std_logic;
SIGNAL \u0|cpu_nios|hbreak_pending_nxt~0_combout\ : std_logic;
SIGNAL \u0|cpu_nios|Equal101~9_combout\ : std_logic;
SIGNAL \u0|cpu_nios|W_ipending_reg_nxt[0]~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|av_readdata[4]~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|av_readdata[3]~2_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_data[9]~2_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_data[9]~3_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_data[10]~4_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_data[10]~5_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_payload~1_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_data[11]~6_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_data[12]~7_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_data[14]~11_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_data[14]~12_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_data[15]~13_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_data[15]~14_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_data[16]~15_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_data[17]~17_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector13~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|i_count[1]~2_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~16_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~1_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_wr~regout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_en~combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|Equal0~0_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|always1~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift~9_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift~10_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|read_req~regout\ : std_logic;
SIGNAL \u0|jtag_uart_0|av_readdata[0]~3_combout\ : std_logic;
SIGNAL \u0|width_adapter_001|width_adapter_001|data_reg~2_combout\ : std_logic;
SIGNAL \u0|cpu_nios|Equal127~1_combout\ : std_logic;
SIGNAL \u0|cpu_nios|W_estatus_reg_inst_nxt~0_combout\ : std_logic;
SIGNAL \u0|cpu_nios|Equal127~2_combout\ : std_logic;
SIGNAL \u0|cpu_nios|W_ienable_reg_nxt~0_combout\ : std_logic;
SIGNAL \u0|cpu_nios|W_ienable_reg[0]~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|av_readdata[1]~4_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|av_readdata[2]~5_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|av_readdata[5]~6_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|woverflow~regout\ : std_logic;
SIGNAL \u0|jtag_uart_0|ac~regout\ : std_logic;
SIGNAL \u0|width_adapter_001|width_adapter_001|data_reg~11_combout\ : std_logic;
SIGNAL \u0|width_adapter_001|width_adapter_001|data_reg~14_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|av_readdata[6]~8_combout\ : std_logic;
SIGNAL \u0|cpu_nios|av_ld_byte3_data_nxt~16_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_data[21]~20_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_data[19]~22_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_valid~2_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][52]~regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~16_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][55]~regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~17_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][64]~regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~18_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg~7_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|the_altera_std_synchronizer|din_s1~regout\ : std_logic;
SIGNAL \u0|jtag_uart_0|LessThan0~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|always2~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|LessThan1~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~116_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~115_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~19_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~3_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~135_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|i_count[0]~4_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|i_count[0]~5_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~18_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~2_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_wr~0_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|DRsize.100~regout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift~12_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_004|src_payload~3_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_004|src_payload~5_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_004|src_payload~6_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_004|src_payload~10_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_004|src_payload~13_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_004|src_payload~14_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_004|src_payload~15_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~32_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~16_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~0_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~140_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~48_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~141_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~23_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~7_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~150_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~4_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~104_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~72_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~153_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~24_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~8_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~155_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~41_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~25_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~9_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~160_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~57_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~161_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~42_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~26_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~10_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~165_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~58_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~166_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~33_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~17_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~1_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~170_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~49_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~171_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~98_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~34_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~18_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~2_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~175_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~50_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~176_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~9_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~45_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~29_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~13_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~180_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~61_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~181_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~92_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~108_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~76_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~183_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~124_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~184_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~28_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~12_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~185_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~107_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~43_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~27_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~11_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~190_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~59_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~191_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~101_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~53_regout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~13_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|woverflow~1_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~110_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~46_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~30_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~14_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~200_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~62_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~201_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~31_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~15_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~205_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~16_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|ac~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|ac~1_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~17_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~20_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~22_combout\ : std_logic;
SIGNAL \u0|cpu_nios|av_ld_byte3_data_nxt~22_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][52]~regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~23_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][55]~regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~24_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][64]~regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~25_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_alu_result[30]~17_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_alu_result[28]~21_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_alu_result[28]~22_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_alu_result[26]~25_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_alu_result[26]~26_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_alu_result[25]~27_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_alu_result[25]~28_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~33_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|jupdate1~regout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|jupdate2~regout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|always2~0_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~3_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~37_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~43_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~44_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift~13_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_st_data[22]~6_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_shift_rot_result_nxt[28]~30_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][52]~regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~30_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][55]~regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~31_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][64]~regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~32_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~13_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|resetlatch~regout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~48_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux|src_payload~4_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~6_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~15_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|jupdate~regout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~8_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~16_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~17_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~11_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux|src_payload~6_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux|src_payload~14_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux|src_payload~20_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Equal0~2_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~32_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][52]~regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~37_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][55]~regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~38_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][64]~regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~39_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|resetlatch~0_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~13_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Equal0~3_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~18_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|jupdate~1_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][52]~regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~44_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][55]~regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~45_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][64]~regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~46_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~20_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|DRsize.010~regout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~72_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~74_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~76_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~78_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~80_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][53]~regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~47_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][55]~regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~48_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~22_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[34]~82_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~25_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~26_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~27_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~28_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~29_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~30_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~31_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_demux|src4_valid~5_combout\ : std_logic;
SIGNAL \u0|leds_s1_translator|leds_s1_translator|read_latency_shift_reg~3_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_004|src_valid~6_combout\ : std_logic;
SIGNAL \u0|addr_router|Equal4~3_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|always2~5_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|m_next~20_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux|last_cycle~3_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_iw[4]~119_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_iw[3]~121_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_iw[1]~123_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_iw[13]~125_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_valid~3_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_iw[21]~133_combout\ : std_logic;
SIGNAL \u0|cpu_nios|av_ld_byte0_data_nxt[2]~42_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_alu_result[28]~32_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_alu_result[26]~34_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_alu_result[25]~35_combout\ : std_logic;
SIGNAL \u0|cpu_nios|D_ctrl_alu_force_xor~10_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|the_altera_std_synchronizer|din_s1~0_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TCKUTAP\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~6\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~8\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~12\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~12\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~15\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~17\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~19\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~16_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~15_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~18_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~19_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~20_combout\ : std_logic;
SIGNAL \auto_hub|~GND~combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TCKUTAPclkctrl_outclk\ : std_logic;
SIGNAL \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|tdo~reg0feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|read_req~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rdata[1]~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rdata[2]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[1]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|ir_out[1]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[2]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[4]~feeder_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[8]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[30]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[19]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[22]~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|jupdate1~feeder_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[14]~feeder_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][64]~feeder_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][52]~feeder_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~17feeder_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~18feeder_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~115feeder_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~57feeder_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~27feeder_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~28feeder_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~92feeder_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~29feeder_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~30feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|DRsize.000~feeder_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|refresh_counter~4_combout\ : std_logic;
SIGNAL \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\ : std_logic;
SIGNAL \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\ : std_logic;
SIGNAL \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\ : std_logic;
SIGNAL \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\ : std_logic;
SIGNAL \u0|sdram_controller_0|refresh_counter~5_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|refresh_counter~6_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Add0~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Add0~1\ : std_logic;
SIGNAL \u0|sdram_controller_0|Add0~2_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|refresh_counter~7_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Add0~3\ : std_logic;
SIGNAL \u0|sdram_controller_0|Add0~5\ : std_logic;
SIGNAL \u0|sdram_controller_0|Add0~6_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|refresh_counter[3]~12_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Add0~7\ : std_logic;
SIGNAL \u0|sdram_controller_0|Add0~9\ : std_logic;
SIGNAL \u0|sdram_controller_0|Add0~11\ : std_logic;
SIGNAL \u0|sdram_controller_0|Add0~13\ : std_logic;
SIGNAL \u0|sdram_controller_0|Add0~14_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|refresh_counter~3_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Add0~15\ : std_logic;
SIGNAL \u0|sdram_controller_0|Add0~17\ : std_logic;
SIGNAL \u0|sdram_controller_0|Add0~18_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|refresh_counter[9]~9_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Add0~19\ : std_logic;
SIGNAL \u0|sdram_controller_0|Add0~20_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|refresh_counter~2_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Add0~21\ : std_logic;
SIGNAL \u0|sdram_controller_0|Add0~22_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|refresh_counter~1_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Add0~23\ : std_logic;
SIGNAL \u0|sdram_controller_0|Add0~24_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|refresh_counter~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Equal0~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Equal0~2_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Add0~16_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|refresh_counter[8]~10_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Equal0~1_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Equal0~3_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector25~5_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entries[0]~1_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|Equal0~0_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_004|arb|grant[0]~1_combout\ : std_logic;
SIGNAL \CLOCK_50~combout\ : std_logic;
SIGNAL \clockPLL_inst|altpll_component|_clk0\ : std_logic;
SIGNAL \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\ : std_logic;
SIGNAL \u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]~regout\ : std_logic;
SIGNAL \u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \u0|width_adapter|width_adapter|count~0_combout\ : std_logic;
SIGNAL \u0|width_adapter|width_adapter|endofpacket_reg~regout\ : std_logic;
SIGNAL \u0|width_adapter|width_adapter|out_endofpacket~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~6_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]~11_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][80]~regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~41_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][80]~feeder_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always6~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][80]~regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~34_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always5~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][80]~regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~27_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always4~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][80]~regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~20_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always3~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][80]~regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~13_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always2~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][80]~regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~6_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always1~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]~regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][80]~regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|comb~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]~4_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~8_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~10_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~9_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][81]~regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~42_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][81]~feeder_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][81]~regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~35_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][81]~regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~28_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][81]~regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~21_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][81]~regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~14_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][81]~regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~7_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]~regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|rp_valid~combout\ : std_logic;
SIGNAL \u0|rsp_xbar_demux_004|src0_valid~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[0]~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|Add0~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~211_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~113_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~208_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~81_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~209_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~97_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~210_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~65_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_ready~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~168_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~169_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|read~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~172_combout\ : std_logic;
SIGNAL \u0|width_adapter_001|width_adapter_001|data_reg~3_combout\ : std_logic;
SIGNAL \u0|width_adapter_001|width_adapter_001|out_data[1]~3_combout\ : std_logic;
SIGNAL \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|read_latency_shift_reg~2_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~86feeder_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~86_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~118_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~70_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~102feeder_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~102_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~143_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~144_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~213_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~22_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~214_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~6_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~145_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~212_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~38_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~54feeder_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~215_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~54_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~146_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~147_combout\ : std_logic;
SIGNAL \u0|width_adapter_001|width_adapter_001|data_reg~15_combout\ : std_logic;
SIGNAL \u0|width_adapter_001|width_adapter_001|out_data[6]~14_combout\ : std_logic;
SIGNAL \u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82]~regout\ : std_logic;
SIGNAL \u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ : std_logic;
SIGNAL \u0|leds_s1_translator|leds_s1_translator|wait_latency_counter[1]~0_combout\ : std_logic;
SIGNAL \u0|cpu_nios_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~feeder_combout\ : std_logic;
SIGNAL \u0|cpu_nios_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\ : std_logic;
SIGNAL \u0|leds_s1_translator|leds_s1_translator|wait_latency_counter[1]~2_combout\ : std_logic;
SIGNAL \u0|leds_s1_translator|leds_s1_translator|wait_latency_counter~3_combout\ : std_logic;
SIGNAL \u0|leds_s1_translator|leds_s1_translator|wait_latency_counter~4_combout\ : std_logic;
SIGNAL \u0|leds_s1_translator|leds_s1_translator|read_latency_shift_reg~2_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~96feeder_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~96_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~64_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~138_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~112_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~80feeder_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~80_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~139_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~142_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_iw[0]~124_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_001|arb|top_priority_reg~1_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_001|last_cycle~0_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_001|arb|top_priority_reg~2_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_001|arb|top_priority_reg~0_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_001|arb|top_priority_reg~3_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_demux_001|sink_ready~1_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux|src_payload~1_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_iw[22]~41_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_001|WideOr1~0_combout\ : std_logic;
SIGNAL \u0|cpu_nios|D_ctrl_implicit_dst_retaddr~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~75_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~188_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~91_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~123feeder_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~123_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~189_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~192_combout\ : std_logic;
SIGNAL \u0|width_adapter_001|width_adapter_001|data_reg~7_combout\ : std_logic;
SIGNAL \u0|width_adapter_001|width_adapter_001|out_data[11]~6_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_demux|src0_valid~combout\ : std_logic;
SIGNAL \u0|rsp_xbar_demux_002|src0_valid~combout\ : std_logic;
SIGNAL \u0|cpu_nios|d_writedata[27]~3_combout\ : std_logic;
SIGNAL \u0|cpu_nios|d_writedata[11]~feeder_combout\ : std_logic;
SIGNAL \u0|leds|data_out[11]~feeder_combout\ : std_logic;
SIGNAL \u0|leds|always0~0_combout\ : std_logic;
SIGNAL \u0|leds|Equal0~0_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_demux_001|sink_ready~0_combout\ : std_logic;
SIGNAL \u0|leds|Equal0~2_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_002|arb|grant[1]~0_combout\ : std_logic;
SIGNAL \u0|leds|always0~1_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_iw[11]~65_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~100feeder_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~100_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~68_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~128_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~84_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~129_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~20_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~4_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~130_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~36_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~52feeder_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~52_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~131_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~132_combout\ : std_logic;
SIGNAL \u0|width_adapter_001|width_adapter_001|data_reg~0_combout\ : std_logic;
SIGNAL \u0|width_adapter_001|width_adapter_001|out_data[4]~0_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|oci_ienable[19]~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82]~regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~120feeder_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~120_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~88_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~154_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~40_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~56_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~156_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~157_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_iw[24]~45_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~35_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~51_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~136_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~99_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~67_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~133_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~83_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~134_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~137_combout\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \altera_reserved_tck~combout\ : std_logic;
SIGNAL \altera_reserved_tdi~combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TMSUTAP\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~17_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~16_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TDIUTAP\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~2_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~feeder_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~regout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|ir_out[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\ : std_logic;
SIGNAL \u0|cpu_nios|d_writedata[1]~feeder_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux|src_payload~3_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|monitor_error~0_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|monitor_error~regout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~20_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[37]~21_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~22_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[35]~6_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~feeder_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~regout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~24_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~23_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~25_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~30_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[34]~29_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_udr~0_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1~regout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|sync2_udr~feeder_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|sync2_udr~regout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|update_jdo_strobe~0_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|update_jdo_strobe~regout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg~3_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_uir~0_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|the_altera_std_synchronizer4|din_s1~regout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|sync2_uir~feeder_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|sync2_uir~regout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jxuir~0_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jxuir~regout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|enable_action_strobe~regout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[37]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~14_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|Mux6~0_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|Mux6~1_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[31]~7_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~27_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|Mux37~0_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~47_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~49_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[31]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~16_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~52_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~15_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~50_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~51_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~53_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[0]~0_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg~0_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[0]~1\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[1]~2_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~10_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~41_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~9_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~39_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~40_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~42_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[27]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg~2_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[1]~3\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[2]~5\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[3]~6_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg~8_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[3]~7\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[4]~9\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[5]~10_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg~6_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[5]~11\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[6]~13\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[7]~14_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg~4_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[7]~15\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[8]~16_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_rd~0_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_rd~1_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_rd~regout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_rd_d1~regout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Equal0~0_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[8]~7_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~23_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_rd~0_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_rd~regout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_rd_d1~regout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[0]~10_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~70_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[15]~9_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_addr[0]~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|av_waitrequest~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|av_waitrequest~2_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|av_waitrequest~regout\ : std_logic;
SIGNAL \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|r_val~regout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rst2~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rst2~regout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|read~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_regout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|jupdate~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|state~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|state~2_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|state~regout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|write_stalled~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|read~regout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|read1~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|read1~regout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|read2~regout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~regout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rvalid0~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rvalid0~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rvalid0~regout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rvalid0~2_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|r_ena1~regout\ : std_logic;
SIGNAL \u0|jtag_uart_0|r_val~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_003|arb|top_priority_reg~0_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_003|arb|top_priority_reg~2_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_003|arb|grant[1]~0_combout\ : std_logic;
SIGNAL \u0|addr_router_001|Equal4~3_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|woverflow~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|fifo_wr~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|fifo_wr~regout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~8\ : std_logic;
SIGNAL \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~10\ : std_logic;
SIGNAL \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~12\ : std_logic;
SIGNAL \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~14\ : std_logic;
SIGNAL \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~16\ : std_logic;
SIGNAL \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|fifo_rd~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|fifo_rd~3_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|write~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[4]~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|write~regout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|write1~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|write1~regout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|write2~regout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|always2~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|t_ena~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_regout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout\ : std_logic;
SIGNAL \u0|jtag_uart_0|wr_rfifo~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|fifo_rd~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|read_0~regout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux|src_payload~2_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~21feeder_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~21_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~5_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~195_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~37_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~196_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~117_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~85_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~69_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~193_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~194_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~197_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_iw[21]~100_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_src2[16]~8_combout\ : std_logic;
SIGNAL \u0|cpu_nios|D_ctrl_shift_logical~0_combout\ : std_logic;
SIGNAL \u0|cpu_nios|Equal2~5_combout\ : std_logic;
SIGNAL \u0|cpu_nios|Equal2~1_combout\ : std_logic;
SIGNAL \u0|cpu_nios|D_ctrl_unsigned_lo_imm16~0_combout\ : std_logic;
SIGNAL \u0|cpu_nios|D_ctrl_unsigned_lo_imm16~1_combout\ : std_logic;
SIGNAL \u0|cpu_nios|R_ctrl_unsigned_lo_imm16~regout\ : std_logic;
SIGNAL \u0|cpu_nios|Equal101~1_combout\ : std_logic;
SIGNAL \u0|cpu_nios|D_ctrl_uncond_cti_non_br~1_combout\ : std_logic;
SIGNAL \u0|cpu_nios|D_ctrl_force_src2_zero~0_combout\ : std_logic;
SIGNAL \u0|cpu_nios|D_ctrl_retaddr~0_combout\ : std_logic;
SIGNAL \u0|cpu_nios|D_ctrl_exception~8_combout\ : std_logic;
SIGNAL \u0|cpu_nios|D_ctrl_force_src2_zero~1_combout\ : std_logic;
SIGNAL \u0|cpu_nios|Equal101~0_combout\ : std_logic;
SIGNAL \u0|cpu_nios|D_ctrl_force_src2_zero~2_combout\ : std_logic;
SIGNAL \u0|cpu_nios|D_ctrl_force_src2_zero~4_combout\ : std_logic;
SIGNAL \u0|cpu_nios|R_ctrl_force_src2_zero~regout\ : std_logic;
SIGNAL \u0|cpu_nios|R_src2_hi~0_combout\ : std_logic;
SIGNAL \u0|cpu_nios|R_src2_lo[15]~10_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux|src_payload~3_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg~1_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_addr[2]~2_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_addr[3]~3_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_addr[4]~4_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_addr[5]~5_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~106_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~74_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~163_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~122_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~90_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~164_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~167_combout\ : std_logic;
SIGNAL \u0|width_adapter_001|width_adapter_001|out_data[10]~10_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_iw[10]~81_combout\ : std_logic;
SIGNAL \u0|cpu_nios|R_src2_lo[4]~5_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_demux_001|WideOr0~0_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_demux_001|WideOr0~1_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_demux_001|WideOr0~2_combout\ : std_logic;
SIGNAL \u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|end_begintransfer~1_combout\ : std_logic;
SIGNAL \u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|end_begintransfer~regout\ : std_logic;
SIGNAL \u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|av_waitrequest~5_combout\ : std_logic;
SIGNAL \u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|av_waitrequest~6_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_valid~2_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_valid~regout\ : std_logic;
SIGNAL \u0|cpu_nios|R_src2_lo[9]~16_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_src1[7]~17_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_pc_plus_one[5]~10_combout\ : std_logic;
SIGNAL \u0|cpu_nios|D_ctrl_retaddr~1_combout\ : std_logic;
SIGNAL \u0|cpu_nios|D_ctrl_exception~5_combout\ : std_logic;
SIGNAL \u0|cpu_nios|Equal2~2_combout\ : std_logic;
SIGNAL \u0|cpu_nios|D_ctrl_exception~6_combout\ : std_logic;
SIGNAL \u0|cpu_nios|D_ctrl_exception~7_combout\ : std_logic;
SIGNAL \u0|cpu_nios|D_ctrl_retaddr~2_combout\ : std_logic;
SIGNAL \u0|cpu_nios|R_ctrl_retaddr~regout\ : std_logic;
SIGNAL \u0|cpu_nios|R_ctrl_br_nxt~0_combout\ : std_logic;
SIGNAL \u0|cpu_nios|R_ctrl_br~regout\ : std_logic;
SIGNAL \u0|cpu_nios|R_src1~19_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_byteenable[1]~3_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[12]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~27_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux|src_payload~19_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[9]~18_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux|src_payload~13_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[11]~12_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_logic_result[1]~32_combout\ : std_logic;
SIGNAL \u0|cpu_nios|W_alu_result[1]~24_combout\ : std_logic;
SIGNAL \u0|cpu_nios|D_ctrl_rot_right~0_combout\ : std_logic;
SIGNAL \u0|cpu_nios|R_ctrl_rot_right~regout\ : std_logic;
SIGNAL \u0|cpu_nios|D_ctrl_shift_logical~1_combout\ : std_logic;
SIGNAL \u0|cpu_nios|R_ctrl_shift_logical~regout\ : std_logic;
SIGNAL \u0|cpu_nios|D_ctrl_shift_rot_right~0_combout\ : std_logic;
SIGNAL \u0|cpu_nios|R_ctrl_shift_rot_right~regout\ : std_logic;
SIGNAL \u0|cpu_nios|E_shift_rot_result_nxt[31]~27_combout\ : std_logic;
SIGNAL \u0|cpu_nios|Equal101~5_combout\ : std_logic;
SIGNAL \u0|cpu_nios|Equal101~6_combout\ : std_logic;
SIGNAL \u0|cpu_nios|R_ctrl_rdctl_inst~regout\ : std_logic;
SIGNAL \u0|cpu_nios|D_ctrl_alu_force_xor~5_combout\ : std_logic;
SIGNAL \u0|cpu_nios|D_ctrl_br_cmp~0_combout\ : std_logic;
SIGNAL \u0|cpu_nios|D_ctrl_br_cmp~2_combout\ : std_logic;
SIGNAL \u0|cpu_nios|R_ctrl_br_cmp~regout\ : std_logic;
SIGNAL \u0|cpu_nios|E_alu_result~14_combout\ : std_logic;
SIGNAL \u0|cpu_nios|W_rf_wr_data[2]~4_combout\ : std_logic;
SIGNAL \u0|cpu_nios|av_ld_aligning_data~regout\ : std_logic;
SIGNAL \u0|rsp_xbar_demux_004|src1_valid~0_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_demux_001|src1_valid~combout\ : std_logic;
SIGNAL \u0|rsp_xbar_demux|src1_valid~combout\ : std_logic;
SIGNAL \u0|cpu_nios|av_ld_byte0_data_nxt[3]~25_combout\ : std_logic;
SIGNAL \u0|width_adapter_001|width_adapter_001|data_reg~1_combout\ : std_logic;
SIGNAL \u0|width_adapter_001|width_adapter_001|out_data[3]~1_combout\ : std_logic;
SIGNAL \u0|cpu_nios|av_ld_byte0_data_nxt[3]~27_combout\ : std_logic;
SIGNAL \u0|cpu_nios|D_ctrl_ld_signed~0_combout\ : std_logic;
SIGNAL \u0|cpu_nios|R_ctrl_ld_signed~regout\ : std_logic;
SIGNAL \u0|cpu_nios|av_ld_byte1_data[7]~7_combout\ : std_logic;
SIGNAL \u0|cpu_nios|av_ld_byte2_data[7]~2_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~63_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~47_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~206_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~111_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~79_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~203_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~127_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~95_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~204_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~207_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_demux_003|src1_valid~combout\ : std_logic;
SIGNAL \u0|rsp_xbar_demux_002|src1_valid~combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_data[12]~8_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~60_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~44_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~186_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~187_combout\ : std_logic;
SIGNAL \u0|width_adapter_001|width_adapter_001|data_reg~6_combout\ : std_logic;
SIGNAL \u0|width_adapter_001|width_adapter_001|out_data[12]~15_combout\ : std_logic;
SIGNAL \u0|cpu_nios|av_ld_byte1_data[4]~4_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_payload~2_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_data[20]~21_combout\ : std_logic;
SIGNAL \u0|cpu_nios|av_ld_byte2_data[4]~5_combout\ : std_logic;
SIGNAL \u0|cpu_nios|av_ld_byte3_data_nxt~21_combout\ : std_logic;
SIGNAL \u0|cpu_nios|av_ld_byte3_data_nxt~29_combout\ : std_logic;
SIGNAL \u0|cpu_nios|av_ld_align_cycle_nxt[1]~1_combout\ : std_logic;
SIGNAL \u0|cpu_nios|av_ld_rshift8~0_combout\ : std_logic;
SIGNAL \u0|cpu_nios|av_ld_rshift8~1_combout\ : std_logic;
SIGNAL \u0|cpu_nios|av_ld_byte1_data_en~0_combout\ : std_logic;
SIGNAL \u0|cpu_nios|av_ld_byte0_data_nxt[4]~44_combout\ : std_logic;
SIGNAL \u0|cpu_nios|av_ld_byte0_data[7]~0_combout\ : std_logic;
SIGNAL \u0|cpu_nios|W_rf_wr_data[4]~6_combout\ : std_logic;
SIGNAL \u0|cpu_nios|Add2~1\ : std_logic;
SIGNAL \u0|cpu_nios|Add2~3\ : std_logic;
SIGNAL \u0|cpu_nios|Add2~5\ : std_logic;
SIGNAL \u0|cpu_nios|Add2~7\ : std_logic;
SIGNAL \u0|cpu_nios|Add2~9\ : std_logic;
SIGNAL \u0|cpu_nios|Add2~10_combout\ : std_logic;
SIGNAL \u0|cpu_nios|Add1~9\ : std_logic;
SIGNAL \u0|cpu_nios|Add1~10_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_arith_result[5]~4_combout\ : std_logic;
SIGNAL \u0|cpu_nios|W_alu_result[5]~19_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_shift_rot_result_nxt[4]~20_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_src1[4]~20_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_pc_plus_one[0]~1\ : std_logic;
SIGNAL \u0|cpu_nios|F_pc_plus_one[1]~3\ : std_logic;
SIGNAL \u0|cpu_nios|F_pc_plus_one[2]~4_combout\ : std_logic;
SIGNAL \u0|cpu_nios|D_valid~regout\ : std_logic;
SIGNAL \u0|cpu_nios|R_valid~regout\ : std_logic;
SIGNAL \u0|cpu_nios|E_new_inst~regout\ : std_logic;
SIGNAL \u0|cpu_nios|E_shift_rot_result_nxt[5]~18_combout\ : std_logic;
SIGNAL \u0|cpu_nios|av_ld_byte0_data_nxt[6]~35_combout\ : std_logic;
SIGNAL \u0|cpu_nios|av_ld_byte0_data_nxt[6]~36_combout\ : std_logic;
SIGNAL \u0|cpu_nios|av_ld_byte1_data[6]~6_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~7_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~35_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[6]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~21_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~79_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[6]~13_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~81_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~29_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|Mux30~0_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[7]~8_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Equal0~1_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux|src_payload~22_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[6]~21_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux|src_payload~21_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[7]~20_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux|src_payload~16_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[16]~15_combout\ : std_logic;
SIGNAL \u0|cpu_nios|W_rf_wr_data[7]~9_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux|src_payload~9_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[25]~8_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~18_combout\ : std_logic;
SIGNAL \u0|cpu_nios|av_ld_byte1_data[1]~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_data[17]~18_combout\ : std_logic;
SIGNAL \u0|cpu_nios|av_ld_byte2_data[1]~1_combout\ : std_logic;
SIGNAL \u0|cpu_nios|av_ld_byte3_data_nxt~17_combout\ : std_logic;
SIGNAL \u0|cpu_nios|av_ld_byte3_data_nxt~25_combout\ : std_logic;
SIGNAL \u0|cpu_nios|W_rf_wr_data[9]~11_combout\ : std_logic;
SIGNAL \u0|cpu_nios|av_ld_byte1_data[2]~2_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout\ : std_logic;
SIGNAL \u0|cpu_nios|W_rf_wr_data[11]~13_combout\ : std_logic;
SIGNAL \u0|cpu_nios|W_rf_wr_data[12]~14_combout\ : std_logic;
SIGNAL \u0|leds|data_out[13]~feeder_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_data[13]~10_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~109_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~77_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~178_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~125_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~93feeder_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~93_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~179_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~182_combout\ : std_logic;
SIGNAL \u0|width_adapter_001|width_adapter_001|data_reg~5_combout\ : std_logic;
SIGNAL \u0|width_adapter_001|width_adapter_001|out_data[13]~5_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_data[13]~9_combout\ : std_logic;
SIGNAL \u0|cpu_nios|av_ld_byte1_data[5]~5_combout\ : std_logic;
SIGNAL \u0|cpu_nios|av_ld_byte2_data[5]~4_combout\ : std_logic;
SIGNAL \u0|cpu_nios|av_ld_byte3_data_nxt~20_combout\ : std_logic;
SIGNAL \u0|cpu_nios|av_ld_byte3_data_nxt~28_combout\ : std_logic;
SIGNAL \u0|cpu_nios|W_rf_wr_data[13]~15_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_logic_result[14]~10_combout\ : std_logic;
SIGNAL \u0|cpu_nios|W_alu_result[14]~10_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_shift_rot_result_nxt[10]~16_combout\ : std_logic;
SIGNAL \u0|cpu_nios|W_rf_wr_data[15]~17_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_data[16]~16_combout\ : std_logic;
SIGNAL \u0|cpu_nios|av_ld_byte2_data[0]~0_combout\ : std_logic;
SIGNAL \u0|cpu_nios|av_ld_byte3_data_nxt~24_combout\ : std_logic;
SIGNAL \u0|cpu_nios|W_alu_result[16]~8_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_shift_rot_result_nxt[15]~12_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_src1[15]~9_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_iw[31]~116_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_iw[31]~117_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_src2[17]~7_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~39_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~55_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~151_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~119_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~87_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~103_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~71_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~148_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~149_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~152_combout\ : std_logic;
SIGNAL \u0|width_adapter_001|width_adapter_001|out_data[7]~13_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_iw[7]~93_combout\ : std_logic;
SIGNAL \u0|cpu_nios|Add2~33\ : std_logic;
SIGNAL \u0|cpu_nios|Add2~34_combout\ : std_logic;
SIGNAL \u0|cpu_nios|D_ctrl_alu_subtract~2_combout\ : std_logic;
SIGNAL \u0|cpu_nios|D_ctrl_alu_subtract~3_combout\ : std_logic;
SIGNAL \u0|cpu_nios|D_ctrl_alu_subtract~4_combout\ : std_logic;
SIGNAL \u0|cpu_nios|D_ctrl_alu_subtract~5_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_alu_sub~0_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_alu_sub~1_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_alu_sub~regout\ : std_logic;
SIGNAL \u0|cpu_nios|F_pc[15]~6_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_src1[17]~7_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_pc_plus_one[13]~27\ : std_logic;
SIGNAL \u0|cpu_nios|F_pc_plus_one[14]~29\ : std_logic;
SIGNAL \u0|cpu_nios|F_pc_plus_one[15]~30_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_logic_result[17]~9_combout\ : std_logic;
SIGNAL \u0|cpu_nios|W_alu_result[17]~7_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_shift_rot_result_nxt[18]~8_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_logic_result[18]~8_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_src2[18]~6_combout\ : std_logic;
SIGNAL \u0|cpu_nios|Add2~35\ : std_logic;
SIGNAL \u0|cpu_nios|Add2~36_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_pc[16]~5_combout\ : std_logic;
SIGNAL \u0|cpu_nios|W_alu_result[18]~6_combout\ : std_logic;
SIGNAL \u0|cpu_nios|R_ctrl_shift_rot~regout\ : std_logic;
SIGNAL \u0|cpu_nios|W_rf_wr_data[18]~26_combout\ : std_logic;
SIGNAL \u0|cpu_nios|av_ld_byte2_data[3]~6_combout\ : std_logic;
SIGNAL \u0|cpu_nios|av_ld_byte3_data_nxt~30_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_src2[20]~4_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_logic_result[20]~6_combout\ : std_logic;
SIGNAL \u0|cpu_nios|W_alu_result[20]~4_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_shift_rot_result_nxt[21]~5_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_src1[21]~3_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_src1[20]~4_combout\ : std_logic;
SIGNAL \u0|cpu_nios|W_alu_result[21]~3_combout\ : std_logic;
SIGNAL \u0|cpu_nios|W_rf_wr_data[21]~23_combout\ : std_logic;
SIGNAL \u0|cpu_nios|W_rf_wr_data[25]~33_combout\ : std_logic;
SIGNAL \u0|cpu_nios|av_ld_byte3_data_nxt~23_combout\ : std_logic;
SIGNAL \u0|cpu_nios|av_ld_byte3_data_nxt~31_combout\ : std_logic;
SIGNAL \u0|cpu_nios|W_rf_wr_data[26]~32_combout\ : std_logic;
SIGNAL \u0|cpu_nios|W_alu_result[27]~26_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_src2[27]~10_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_src2[26]~13_combout\ : std_logic;
SIGNAL \u0|cpu_nios|W_rf_wr_data[28]~30_combout\ : std_logic;
SIGNAL \u0|cpu_nios|W_alu_result[27]~25_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_shift_rot_result_nxt[30]~29_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_invert_arith_src_msb~2_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_invert_arith_src_msb~4_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_invert_arith_src_msb~3_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_invert_arith_src_msb~regout\ : std_logic;
SIGNAL \u0|cpu_nios|R_src2_hi[15]~1_combout\ : std_logic;
SIGNAL \u0|cpu_nios|R_src2_hi[15]~2_combout\ : std_logic;
SIGNAL \u0|cpu_nios|R_src1[29]~24_combout\ : std_logic;
SIGNAL \u0|cpu_nios|R_src1[28]~25_combout\ : std_logic;
SIGNAL \u0|cpu_nios|Add2~55\ : std_logic;
SIGNAL \u0|cpu_nios|Add2~57\ : std_logic;
SIGNAL \u0|cpu_nios|Add2~59\ : std_logic;
SIGNAL \u0|cpu_nios|Add2~61\ : std_logic;
SIGNAL \u0|cpu_nios|Add2~62_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_src2[29]~12_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_src2[28]~9_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_iw[18]~105_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_iw[18]~106_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_iw[18]~107_combout\ : std_logic;
SIGNAL \u0|cpu_nios|Add1~39\ : std_logic;
SIGNAL \u0|cpu_nios|Add1~41\ : std_logic;
SIGNAL \u0|cpu_nios|Add1~43\ : std_logic;
SIGNAL \u0|cpu_nios|Add1~45\ : std_logic;
SIGNAL \u0|cpu_nios|Add1~47\ : std_logic;
SIGNAL \u0|cpu_nios|Add1~49\ : std_logic;
SIGNAL \u0|cpu_nios|Add1~51\ : std_logic;
SIGNAL \u0|cpu_nios|Add1~53\ : std_logic;
SIGNAL \u0|cpu_nios|Add1~55\ : std_logic;
SIGNAL \u0|cpu_nios|Add1~57\ : std_logic;
SIGNAL \u0|cpu_nios|Add1~59\ : std_logic;
SIGNAL \u0|cpu_nios|Add1~61\ : std_logic;
SIGNAL \u0|cpu_nios|Add1~62_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_alu_result[31]~15_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_logic_result[31]~23_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_alu_result[31]~16_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_alu_result[31]~29_combout\ : std_logic;
SIGNAL \u0|cpu_nios|W_rf_wr_data[31]~27_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_src2[30]~11_combout\ : std_logic;
SIGNAL \u0|cpu_nios|Add1~60_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_alu_result[30]~18_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_alu_result[30]~30_combout\ : std_logic;
SIGNAL \u0|cpu_nios|av_ld_byte3_data_nxt~19_combout\ : std_logic;
SIGNAL \u0|cpu_nios|av_ld_byte3_data_nxt~27_combout\ : std_logic;
SIGNAL \u0|cpu_nios|W_rf_wr_data[30]~28_combout\ : std_logic;
SIGNAL \u0|cpu_nios|R_src1[30]~23_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_shift_rot_result_nxt[29]~31_combout\ : std_logic;
SIGNAL \u0|cpu_nios|Add1~58_combout\ : std_logic;
SIGNAL \u0|cpu_nios|Add2~58_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_alu_result[29]~19_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_alu_result[29]~20_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_alu_result[29]~31_combout\ : std_logic;
SIGNAL \u0|cpu_nios|W_rf_wr_data[29]~29_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_src2[25]~14_combout\ : std_logic;
SIGNAL \u0|cpu_nios|Add2~37\ : std_logic;
SIGNAL \u0|cpu_nios|Add2~39\ : std_logic;
SIGNAL \u0|cpu_nios|Add2~41\ : std_logic;
SIGNAL \u0|cpu_nios|Add2~43\ : std_logic;
SIGNAL \u0|cpu_nios|Add2~45\ : std_logic;
SIGNAL \u0|cpu_nios|Add2~47\ : std_logic;
SIGNAL \u0|cpu_nios|Add2~49\ : std_logic;
SIGNAL \u0|cpu_nios|Add2~51\ : std_logic;
SIGNAL \u0|cpu_nios|Add2~53\ : std_logic;
SIGNAL \u0|cpu_nios|Add2~54_combout\ : std_logic;
SIGNAL \u0|cpu_nios|Add1~54_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_alu_result[27]~23_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_logic_result[27]~27_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_shift_rot_result_nxt[23]~3_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_src1[23]~1_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_pc_plus_one[19]~39\ : std_logic;
SIGNAL \u0|cpu_nios|F_pc_plus_one[20]~40_combout\ : std_logic;
SIGNAL \u0|cpu_nios|D_ctrl_exception~4_combout\ : std_logic;
SIGNAL \u0|cpu_nios|D_ctrl_exception~combout\ : std_logic;
SIGNAL \u0|cpu_nios|R_ctrl_exception~regout\ : std_logic;
SIGNAL \u0|cpu_nios|W_status_reg_pie_inst_nxt~0_combout\ : std_logic;
SIGNAL \u0|cpu_nios|D_ctrl_uncond_cti_non_br~0_combout\ : std_logic;
SIGNAL \u0|cpu_nios|D_ctrl_uncond_cti_non_br~2_combout\ : std_logic;
SIGNAL \u0|cpu_nios|R_ctrl_uncond_cti_non_br~regout\ : std_logic;
SIGNAL \u0|cpu_nios|F_pc_sel_nxt~0_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_pc_sel_nxt.10~0_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_pc_plus_one[20]~41\ : std_logic;
SIGNAL \u0|cpu_nios|F_pc_plus_one[21]~42_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_shift_rot_result_nxt[24]~2_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_src1[24]~0_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_pc_no_crst_nxt[22]~0_combout\ : std_logic;
SIGNAL \u0|cpu_nios|Add1~48_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_arith_result[24]~0_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_pc_no_crst_nxt[22]~1_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_pc_plus_one[21]~43\ : std_logic;
SIGNAL \u0|cpu_nios|F_pc_plus_one[22]~44_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_shift_rot_result_nxt[25]~23_combout\ : std_logic;
SIGNAL \u0|cpu_nios|R_src1[25]~28_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_shift_rot_result_nxt[26]~26_combout\ : std_logic;
SIGNAL \u0|cpu_nios|R_src1[26]~27_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_shift_rot_result_nxt[27]~28_combout\ : std_logic;
SIGNAL \u0|cpu_nios|R_src1[27]~26_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_alu_result[27]~24_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_alu_result[27]~33_combout\ : std_logic;
SIGNAL \u0|cpu_nios|W_rf_wr_data[27]~31_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_src2[24]~0_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_logic_result[24]~2_combout\ : std_logic;
SIGNAL \u0|cpu_nios|W_alu_result[24]~0_combout\ : std_logic;
SIGNAL \u0|cpu_nios|W_rf_wr_data[24]~20_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_src2[23]~1_combout\ : std_logic;
SIGNAL \u0|cpu_nios|Add1~46_combout\ : std_logic;
SIGNAL \u0|cpu_nios|Add2~46_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_arith_result[23]~1_combout\ : std_logic;
SIGNAL \u0|cpu_nios|W_alu_result[23]~1_combout\ : std_logic;
SIGNAL \u0|cpu_nios|W_rf_wr_data[23]~21_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_src2[22]~2_combout\ : std_logic;
SIGNAL \u0|cpu_nios|Add1~44_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_pc[20]~1_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_src1[22]~2_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_logic_result[22]~4_combout\ : std_logic;
SIGNAL \u0|cpu_nios|W_alu_result[22]~2_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_shift_rot_result_nxt[22]~4_combout\ : std_logic;
SIGNAL \u0|cpu_nios|W_rf_wr_data[22]~22_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_src1[12]~12_combout\ : std_logic;
SIGNAL \u0|cpu_nios|R_src2_lo[12]~13_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_src1[11]~13_combout\ : std_logic;
SIGNAL \u0|cpu_nios|R_src2_lo[10]~15_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_src1[9]~15_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_pc_plus_one[6]~13\ : std_logic;
SIGNAL \u0|cpu_nios|F_pc_plus_one[7]~14_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_src1[8]~16_combout\ : std_logic;
SIGNAL \u0|cpu_nios|R_src2_lo[7]~2_combout\ : std_logic;
SIGNAL \u0|cpu_nios|Add1~11\ : std_logic;
SIGNAL \u0|cpu_nios|Add1~13\ : std_logic;
SIGNAL \u0|cpu_nios|Add1~15\ : std_logic;
SIGNAL \u0|cpu_nios|Add1~17\ : std_logic;
SIGNAL \u0|cpu_nios|Add1~19\ : std_logic;
SIGNAL \u0|cpu_nios|Add1~21\ : std_logic;
SIGNAL \u0|cpu_nios|Add1~22_combout\ : std_logic;
SIGNAL \u0|cpu_nios|Add2~19\ : std_logic;
SIGNAL \u0|cpu_nios|Add2~21\ : std_logic;
SIGNAL \u0|cpu_nios|Add2~22_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_arith_result[11]~3_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_pc_no_crst_nxt[9]~6_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_pc_no_crst_nxt[9]~7_combout\ : std_logic;
SIGNAL \u0|cpu_nios|Add1~20_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_pc[8]~11_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_pc_plus_one[7]~15\ : std_logic;
SIGNAL \u0|cpu_nios|F_pc_plus_one[8]~16_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_pc_plus_one[8]~17\ : std_logic;
SIGNAL \u0|cpu_nios|F_pc_plus_one[9]~18_combout\ : std_logic;
SIGNAL \u0|cpu_nios|Add2~23\ : std_logic;
SIGNAL \u0|cpu_nios|Add2~24_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_pc[10]~10_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_pc_plus_one[9]~19\ : std_logic;
SIGNAL \u0|cpu_nios|F_pc_plus_one[10]~20_combout\ : std_logic;
SIGNAL \u0|cpu_nios|Add1~23\ : std_logic;
SIGNAL \u0|cpu_nios|Add1~25\ : std_logic;
SIGNAL \u0|cpu_nios|Add1~27\ : std_logic;
SIGNAL \u0|cpu_nios|Add1~29\ : std_logic;
SIGNAL \u0|cpu_nios|Add1~31\ : std_logic;
SIGNAL \u0|cpu_nios|Add1~33\ : std_logic;
SIGNAL \u0|cpu_nios|Add1~35\ : std_logic;
SIGNAL \u0|cpu_nios|Add1~37\ : std_logic;
SIGNAL \u0|cpu_nios|Add1~38_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_pc[17]~4_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_pc_plus_one[15]~31\ : std_logic;
SIGNAL \u0|cpu_nios|F_pc_plus_one[16]~32_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_pc_plus_one[16]~33\ : std_logic;
SIGNAL \u0|cpu_nios|F_pc_plus_one[17]~34_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_pc_plus_one[17]~35\ : std_logic;
SIGNAL \u0|cpu_nios|F_pc_plus_one[18]~36_combout\ : std_logic;
SIGNAL \u0|cpu_nios|Add1~40_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_pc[18]~3_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_pc_plus_one[18]~37\ : std_logic;
SIGNAL \u0|cpu_nios|F_pc_plus_one[19]~38_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_shift_rot_result_nxt[20]~6_combout\ : std_logic;
SIGNAL \u0|cpu_nios|W_rf_wr_data[20]~24_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_src2[19]~5_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_logic_result[19]~7_combout\ : std_logic;
SIGNAL \u0|cpu_nios|W_alu_result[19]~5_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_shift_rot_result_nxt[19]~7_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_src1[19]~5_combout\ : std_logic;
SIGNAL \u0|cpu_nios|W_rf_wr_data[19]~25_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_src1[18]~6_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_shift_rot_result_nxt[17]~9_combout\ : std_logic;
SIGNAL \u0|cpu_nios|W_rf_wr_data[17]~19_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_src1[13]~11_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_pc_plus_one[10]~21\ : std_logic;
SIGNAL \u0|cpu_nios|F_pc_plus_one[11]~22_combout\ : std_logic;
SIGNAL \u0|cpu_nios|Add1~26_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_pc[11]~9_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_pc_plus_one[11]~23\ : std_logic;
SIGNAL \u0|cpu_nios|F_pc_plus_one[12]~25\ : std_logic;
SIGNAL \u0|cpu_nios|F_pc_plus_one[13]~26_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_shift_rot_result_nxt[16]~11_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_src1[16]~8_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_pc_plus_one[14]~28_combout\ : std_logic;
SIGNAL \u0|cpu_nios|W_rf_wr_data[16]~18_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux|src_payload~25_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[27]~24_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~30_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux|src_payload~23_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[28]~22_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[29]~9_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[32]~feeder_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux|src_payload~30_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[29]~29_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[33]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~34_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux|src_payload~31_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[30]~30_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~33_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux|src_payload~32_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[31]~31_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_byteenable[3]~2_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~29_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_iw[30]~114_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_iw[30]~115_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_src1[10]~14_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_shift_rot_result_nxt[11]~15_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_shift_rot_result_nxt[12]~14_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_shift_rot_result_nxt[13]~13_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_shift_rot_result_nxt[14]~10_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_src1[14]~10_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_pc_plus_one[12]~24_combout\ : std_logic;
SIGNAL \u0|cpu_nios|W_rf_wr_data[14]~16_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_st_data[18]~2_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux|src_payload~28_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[18]~27_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_st_data[19]~3_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux|src_payload~27_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[19]~26_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux|src_payload~26_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~23_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~64_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~65_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~20_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~60_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~61_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[23]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~14_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[20]~25_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[22]~5_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~21_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~22_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[23]~3_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~38_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[26]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_st_data[23]~7_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux|src_payload~7_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[23]~6_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_mem_byte_en[2]~5_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_byteenable[2]~1_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[24]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~31_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_st_data[21]~5_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux|src_payload~24_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[21]~23_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~26_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_data[18]~23_combout\ : std_logic;
SIGNAL \u0|cpu_nios|av_ld_byte2_data[2]~7_combout\ : std_logic;
SIGNAL \u0|cpu_nios|W_rf_wr_data[10]~12_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux|src_payload~10_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[26]~9_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~18_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_data[8]~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|state~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|t_dav~regout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~regout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|write_stalled~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|write_stalled~regout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|write_valid~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|write_valid~regout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|t_ena~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|t_pause~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_regout\ : std_logic;
SIGNAL \u0|jtag_uart_0|pause_irq~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|pause_irq~regout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Add0~1\ : std_logic;
SIGNAL \u0|jtag_uart_0|Add0~3\ : std_logic;
SIGNAL \u0|jtag_uart_0|Add0~5\ : std_logic;
SIGNAL \u0|jtag_uart_0|Add0~6_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Add0~7\ : std_logic;
SIGNAL \u0|jtag_uart_0|Add0~8_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|LessThan1~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Add0~9\ : std_logic;
SIGNAL \u0|jtag_uart_0|Add0~11\ : std_logic;
SIGNAL \u0|jtag_uart_0|Add0~12_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Add0~10_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|LessThan1~2_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|fifo_AF~regout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_003|src_payload~4_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|ien_AE~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|ien_AF~regout\ : std_logic;
SIGNAL \u0|jtag_uart_0|av_readdata[8]~0_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_data[8]~1_combout\ : std_logic;
SIGNAL \u0|cpu_nios|av_ld_byte1_data[0]~0_combout\ : std_logic;
SIGNAL \u0|cpu_nios|W_rf_wr_data[8]~10_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_st_data[17]~1_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux|src_payload~29_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[17]~28_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[5]~6_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[8]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[5]~13_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[4]~2_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[7]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[4]~2_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[3]~1_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[3]~3_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[10]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~28_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~24_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~66_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~67_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~19_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~58_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~59_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~36_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[5]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~12_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux|src_payload~5_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[2]~4_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~11_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[1]~1_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~2_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|src_data[22]~19_combout\ : std_logic;
SIGNAL \u0|cpu_nios|av_ld_byte2_data[6]~3_combout\ : std_logic;
SIGNAL \u0|cpu_nios|av_ld_byte0_data_nxt[6]~46_combout\ : std_logic;
SIGNAL \u0|cpu_nios|W_rf_wr_data[6]~8_combout\ : std_logic;
SIGNAL \u0|cpu_nios|d_writedata[24]~0_combout\ : std_logic;
SIGNAL \u0|cpu_nios|d_writedata[24]~feeder_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux|src_payload~8_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~19_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[24]~7_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~28_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_iw[29]~112_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_iw[29]~113_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_src1[5]~19_combout\ : std_logic;
SIGNAL \u0|leds|data_out[5]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu_nios|av_ld_byte0_data_nxt[5]~32_combout\ : std_logic;
SIGNAL \u0|width_adapter_001|width_adapter_001|data_reg~8_combout\ : std_logic;
SIGNAL \u0|width_adapter_001|width_adapter_001|out_data[5]~7_combout\ : std_logic;
SIGNAL \u0|cpu_nios|av_ld_byte0_data_nxt[5]~33_combout\ : std_logic;
SIGNAL \u0|cpu_nios|av_ld_byte0_data_nxt[5]~45_combout\ : std_logic;
SIGNAL \u0|cpu_nios|W_rf_wr_data[5]~7_combout\ : std_logic;
SIGNAL \u0|cpu_nios|d_writedata[31]~7_combout\ : std_logic;
SIGNAL \u0|cpu_nios|d_writedata[15]~feeder_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux|src_payload~17_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[15]~16_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~30_combout\ : std_logic;
SIGNAL \u0|cpu_nios|av_ld_byte3_data_nxt~18_combout\ : std_logic;
SIGNAL \u0|cpu_nios|av_ld_byte3_data_nxt~26_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|fifo_rd~2_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[0]~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|count~10_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|count~9_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|count~8_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|count~7_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|count~6_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|count~5_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|count~3_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|count[9]~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|count[9]~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|count~4_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|count~2_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_003|src_payload~6_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_003|src_payload~9_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_003|src_payload~10_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_003|src_payload~8_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_003|src_payload~7_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_003|src_payload~5_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rdata[5]~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift~11_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift~15_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift~18_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift~19_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift~16_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift~17_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[1]~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift~8_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rdata[6]~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift~14_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[4]~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[7]~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|av_readdata[7]~7_combout\ : std_logic;
SIGNAL \u0|cpu_nios|av_ld_byte0_data_nxt[7]~38_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~19_combout\ : std_logic;
SIGNAL \u0|cpu_nios|av_ld_byte0_data_nxt[7]~37_combout\ : std_logic;
SIGNAL \u0|cpu_nios|av_ld_byte0_data_nxt[7]~39_combout\ : std_logic;
SIGNAL \u0|cpu_nios|av_ld_byte0_data_nxt[7]~47_combout\ : std_logic;
SIGNAL \u0|cpu_nios|av_fill_bit~0_combout\ : std_logic;
SIGNAL \u0|cpu_nios|av_fill_bit~1_combout\ : std_logic;
SIGNAL \u0|cpu_nios|av_ld_byte1_data[3]~3_combout\ : std_logic;
SIGNAL \u0|cpu_nios|av_ld_byte0_data_nxt[3]~43_combout\ : std_logic;
SIGNAL \u0|cpu_nios|W_rf_wr_data[3]~5_combout\ : std_logic;
SIGNAL \u0|cpu_nios|d_writedata[30]~6_combout\ : std_logic;
SIGNAL \u0|cpu_nios|d_writedata[14]~feeder_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux|src_payload~15_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[14]~14_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~21_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_iw[28]~98_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_iw[28]~99_combout\ : std_logic;
SIGNAL \u0|cpu_nios|R_src1[31]~22_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_shift_rot_fill_bit~0_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_shift_rot_result_nxt[0]~25_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_shift_rot_result_nxt[1]~24_combout\ : std_logic;
SIGNAL \u0|cpu_nios|av_ld_byte0_data_nxt[1]~41_combout\ : std_logic;
SIGNAL \u0|cpu_nios|W_rf_wr_data[1]~3_combout\ : std_logic;
SIGNAL \u0|cpu_nios|d_writedata[29]~5_combout\ : std_logic;
SIGNAL \u0|cpu_nios|d_writedata[13]~feeder_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux|src_payload~11_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[13]~10_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[12]~4_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[15]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu_nios|d_writedata[28]~4_combout\ : std_logic;
SIGNAL \u0|cpu_nios|d_writedata[12]~feeder_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux|src_payload~12_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[12]~11_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~23_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_iw[27]~101_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_iw[27]~102_combout\ : std_logic;
SIGNAL \u0|cpu_nios|R_src1[0]~21_combout\ : std_logic;
SIGNAL \u0|cpu_nios|Add2~0_combout\ : std_logic;
SIGNAL \u0|cpu_nios|R_src2_lo[0]~9_combout\ : std_logic;
SIGNAL \u0|cpu_nios|Add1~0_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_arith_result[0]~5_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_mem_byte_en[0]~7_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_byteenable[0]~0_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~3_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_iw[23]~42_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_iw[23]~43_combout\ : std_logic;
SIGNAL \u0|cpu_nios|d_writedata[26]~2_combout\ : std_logic;
SIGNAL \u0|cpu_nios|d_writedata[10]~feeder_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux|src_payload~18_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[13]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~26_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[10]~17_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~6_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_iw[26]~48_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_iw[26]~49_combout\ : std_logic;
SIGNAL \u0|cpu_nios|D_dst_regnum[4]~4_combout\ : std_logic;
SIGNAL \u0|cpu_nios|R_src2_lo[5]~4_combout\ : std_logic;
SIGNAL \u0|cpu_nios|Add2~11\ : std_logic;
SIGNAL \u0|cpu_nios|Add2~13\ : std_logic;
SIGNAL \u0|cpu_nios|Add2~15\ : std_logic;
SIGNAL \u0|cpu_nios|Add2~17\ : std_logic;
SIGNAL \u0|cpu_nios|Add2~18_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_pc[7]~12_combout\ : std_logic;
SIGNAL \u0|cpu_nios|W_alu_result[9]~15_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_shift_rot_result_nxt[7]~1_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_shift_rot_result_nxt[8]~0_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_shift_rot_result_nxt[9]~17_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_addr[7]~7_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~5_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_iw[25]~46_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_iw[25]~47_combout\ : std_logic;
SIGNAL \u0|cpu_nios|D_dst_regnum[3]~3_combout\ : std_logic;
SIGNAL \u0|cpu_nios|R_src1[1]~20_combout\ : std_logic;
SIGNAL \u0|cpu_nios|Add1~1\ : std_logic;
SIGNAL \u0|cpu_nios|Add1~3\ : std_logic;
SIGNAL \u0|cpu_nios|Add1~5\ : std_logic;
SIGNAL \u0|cpu_nios|Add1~7\ : std_logic;
SIGNAL \u0|cpu_nios|Add1~8_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_pc[2]~16_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_pc_plus_one[2]~5\ : std_logic;
SIGNAL \u0|cpu_nios|F_pc_plus_one[3]~6_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_pc_no_crst_nxt[3]~8_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_pc_plus_one[3]~7\ : std_logic;
SIGNAL \u0|cpu_nios|F_pc_plus_one[4]~9\ : std_logic;
SIGNAL \u0|cpu_nios|F_pc_plus_one[5]~11\ : std_logic;
SIGNAL \u0|cpu_nios|F_pc_plus_one[6]~12_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[6]~12_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg~5_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_addr[6]~6_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~24_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_iw[20]~134_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_iw[20]~103_combout\ : std_logic;
SIGNAL \u0|cpu_nios|R_src2_lo[14]~11_combout\ : std_logic;
SIGNAL \u0|cpu_nios|Add2~25\ : std_logic;
SIGNAL \u0|cpu_nios|Add2~27\ : std_logic;
SIGNAL \u0|cpu_nios|Add2~29\ : std_logic;
SIGNAL \u0|cpu_nios|Add2~31\ : std_logic;
SIGNAL \u0|cpu_nios|Add2~32_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_pc[14]~7_combout\ : std_logic;
SIGNAL \u0|cpu_nios|Add1~30_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_pc[13]~8_combout\ : std_logic;
SIGNAL \u0|addr_router|Equal1~2_combout\ : std_logic;
SIGNAL \u0|addr_router|Equal1~1_combout\ : std_logic;
SIGNAL \u0|addr_router|Equal2~0_combout\ : std_logic;
SIGNAL \u0|addr_router|Equal2~1_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_003|src_payload~0_combout\ : std_logic;
SIGNAL \u0|cpu_nios|Add1~14_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_pc[5]~14_combout\ : std_logic;
SIGNAL \u0|addr_router|Equal2~4_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_demux|src3_valid~0_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_003|src_valid~0_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_003|src_payload~3_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|ien_AE~regout\ : std_logic;
SIGNAL \u0|jtag_uart_0|LessThan0~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|fifo_AE~regout\ : std_logic;
SIGNAL \u0|cpu_nios|d_writedata[25]~1_combout\ : std_logic;
SIGNAL \u0|cpu_nios|d_writedata[9]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_iw[9]~83_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_iw[9]~84_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~89_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~121_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~105feeder_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~105_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~73_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~158_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~159_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~162_combout\ : std_logic;
SIGNAL \u0|width_adapter_001|width_adapter_001|data_reg~12_combout\ : std_logic;
SIGNAL \u0|width_adapter_001|width_adapter_001|out_data[9]~11_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_iw[9]~85_combout\ : std_logic;
SIGNAL \u0|cpu_nios|R_src2_lo[3]~6_combout\ : std_logic;
SIGNAL \u0|cpu_nios|Add1~6_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_pc[1]~17_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_pc_plus_one[1]~2_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_addr[1]~1_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~24_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~68_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_cdr~combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~69_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~71_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~73_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~75_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~77_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[11]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[8]~19_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~56_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~57_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[20]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~5_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~31_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~32_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~34_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~17_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~54_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~55_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~12_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~45_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~46_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~25_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~62_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~63_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[16]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~4_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~26_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~28_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~1_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux|src_payload~1_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[0]~0_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~19_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~17_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[3]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[0]~0_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~25_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_iw[19]~135_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_iw[19]~104_combout\ : std_logic;
SIGNAL \u0|cpu_nios|D_dst_regnum[2]~7_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_st_data[16]~0_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_iw[16]~74_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_iw[16]~130_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~14_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_iw[16]~129_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_iw[16]~75_combout\ : std_logic;
SIGNAL \u0|cpu_nios|Equal101~3_combout\ : std_logic;
SIGNAL \u0|cpu_nios|Equal2~3_combout\ : std_logic;
SIGNAL \u0|cpu_nios|D_ctrl_logic~0_combout\ : std_logic;
SIGNAL \u0|cpu_nios|D_ctrl_logic~1_combout\ : std_logic;
SIGNAL \u0|cpu_nios|R_ctrl_logic~regout\ : std_logic;
SIGNAL \u0|cpu_nios|E_logic_result[11]~15_combout\ : std_logic;
SIGNAL \u0|cpu_nios|W_alu_result[11]~13_combout\ : std_logic;
SIGNAL \u0|addr_router_001|Equal2~1_combout\ : std_logic;
SIGNAL \u0|addr_router_001|Equal1~0_combout\ : std_logic;
SIGNAL \u0|addr_router_001|Equal1~1_combout\ : std_logic;
SIGNAL \u0|addr_router_001|Equal2~2_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_src1[6]~18_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_pc_plus_one[4]~8_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_logic_result[6]~19_combout\ : std_logic;
SIGNAL \u0|cpu_nios|W_alu_result[6]~18_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_shift_rot_result_nxt[6]~19_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_logic_result[4]~20_combout\ : std_logic;
SIGNAL \u0|cpu_nios|W_alu_result[4]~20_combout\ : std_logic;
SIGNAL \u0|addr_router_001|Equal4~2_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_demux_001|src3_valid~0_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_003|arb|top_priority_reg~1_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_003|WideOr1~0_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_003|arb|top_priority_reg~4_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_003|src_payload~2_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\ : std_logic;
SIGNAL \u0|rsp_xbar_demux_003|src0_valid~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_iw[13]~59_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_iw[13]~126_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_iw[13]~60_combout\ : std_logic;
SIGNAL \u0|cpu_nios|Equal101~2_combout\ : std_logic;
SIGNAL \u0|cpu_nios|Equal101~4_combout\ : std_logic;
SIGNAL \u0|cpu_nios|D_ctrl_break~0_combout\ : std_logic;
SIGNAL \u0|cpu_nios|R_ctrl_break~regout\ : std_logic;
SIGNAL \u0|cpu_nios|hbreak_enabled~0_combout\ : std_logic;
SIGNAL \u0|cpu_nios|hbreak_enabled~regout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux|src_payload~0_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|debugaccess~regout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~0_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_iw[4]~118_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_iw[4]~37_combout\ : std_logic;
SIGNAL \u0|cpu_nios|Equal2~0_combout\ : std_logic;
SIGNAL \u0|cpu_nios|Equal2~4_combout\ : std_logic;
SIGNAL \u0|cpu_nios|D_logic_op[0]~1_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_logic_result[10]~16_combout\ : std_logic;
SIGNAL \u0|cpu_nios|W_alu_result[10]~14_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~11_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_iw[11]~66_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_iw[11]~67_combout\ : std_logic;
SIGNAL \u0|cpu_nios|D_ctrl_implicit_dst_eretaddr~1_combout\ : std_logic;
SIGNAL \u0|cpu_nios|D_ctrl_implicit_dst_eretaddr~0_combout\ : std_logic;
SIGNAL \u0|cpu_nios|D_dst_regnum[2]~1_combout\ : std_logic;
SIGNAL \u0|cpu_nios|D_dst_regnum[1]~6_combout\ : std_logic;
SIGNAL \u0|cpu_nios|R_src2_lo[6]~3_combout\ : std_logic;
SIGNAL \u0|cpu_nios|Add2~12_combout\ : std_logic;
SIGNAL \u0|cpu_nios|Add1~12_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_pc[4]~15_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|Equal0~1_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|Equal1~0_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~27_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_iw[17]~108_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_iw[17]~109_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_iw[17]~110_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_iw[17]~111_combout\ : std_logic;
SIGNAL \u0|cpu_nios|D_dst_regnum[0]~5_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux|src_payload~2_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|oci_single_step_mode~0_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|oci_single_step_mode~regout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~1_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata[3]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_iw[3]~120_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_iw[3]~39_combout\ : std_logic;
SIGNAL \u0|cpu_nios|Equal132~0_combout\ : std_logic;
SIGNAL \u0|cpu_nios|D_ctrl_jmp_direct~0_combout\ : std_logic;
SIGNAL \u0|cpu_nios|R_ctrl_jmp_direct~regout\ : std_logic;
SIGNAL \u0|cpu_nios|R_src1~18_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_src1[3]~22_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_logic_result[3]~22_combout\ : std_logic;
SIGNAL \u0|cpu_nios|W_alu_result[3]~22_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_shift_rot_result_nxt[3]~22_combout\ : std_logic;
SIGNAL \u0|switches|Equal0~2_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|oci_ienable[0]~0_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|oci_reg_readdata[0]~0_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata[0]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_iw[0]~52_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_iw[0]~54_combout\ : std_logic;
SIGNAL \u0|cpu_nios|D_ctrl_ld~4_combout\ : std_logic;
SIGNAL \u0|cpu_nios|R_ctrl_ld~regout\ : std_logic;
SIGNAL \u0|cpu_nios|d_read_nxt~combout\ : std_logic;
SIGNAL \u0|cpu_nios|d_read~regout\ : std_logic;
SIGNAL \u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|read_accepted~1_combout\ : std_logic;
SIGNAL \u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|read_accepted~regout\ : std_logic;
SIGNAL \u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|uav_read~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_demux_001|sink_ready~2_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_demux_001|WideOr0~3_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_demux_001|WideOr0~4_combout\ : std_logic;
SIGNAL \u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|av_waitrequest~4_combout\ : std_logic;
SIGNAL \u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|write_accepted~0_combout\ : std_logic;
SIGNAL \u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|write_accepted~regout\ : std_logic;
SIGNAL \u0|leds_s1_translator|leds_s1_translator|av_begintransfer~0_combout\ : std_logic;
SIGNAL \u0|addr_router_001|Equal2~5_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_demux_001|src2_valid~0_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_002|arb|grant[0]~1_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_002|last_cycle~0_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_002|arb|top_priority_reg~2_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_002|arb|top_priority_reg~1_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_002|arb|top_priority_reg~3_combout\ : std_logic;
SIGNAL \u0|addr_router|Equal2~3_combout\ : std_logic;
SIGNAL \u0|addr_router|Equal2~5_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_002|src_payload~0_combout\ : std_logic;
SIGNAL \u0|leds_s1_translator_avalon_universal_slave_0_agent|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout\ : std_logic;
SIGNAL \u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ : std_logic;
SIGNAL \u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ : std_logic;
SIGNAL \u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82]~regout\ : std_logic;
SIGNAL \u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ : std_logic;
SIGNAL \u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\ : std_logic;
SIGNAL \u0|cpu_nios|F_iw[8]~87_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_iw[8]~86_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_iw[8]~88_combout\ : std_logic;
SIGNAL \u0|width_adapter_001|width_adapter_001|data_reg~13_combout\ : std_logic;
SIGNAL \u0|width_adapter_001|width_adapter_001|out_data[8]~12_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_iw[8]~89_combout\ : std_logic;
SIGNAL \u0|cpu_nios|R_src2_lo[2]~7_combout\ : std_logic;
SIGNAL \u0|cpu_nios|Add2~4_combout\ : std_logic;
SIGNAL \u0|cpu_nios|Add1~4_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_pc[0]~0_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_pc_plus_one[0]~0_combout\ : std_logic;
SIGNAL \u0|leds|Equal0~1_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_iw[5]~128_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~12_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_iw[5]~127_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_iw[5]~69_combout\ : std_logic;
SIGNAL \u0|cpu_nios|D_ctrl_hi_imm16~0_combout\ : std_logic;
SIGNAL \u0|cpu_nios|D_ctrl_hi_imm16~1_combout\ : std_logic;
SIGNAL \u0|cpu_nios|R_ctrl_hi_imm16~regout\ : std_logic;
SIGNAL \u0|cpu_nios|R_src2_lo~0_combout\ : std_logic;
SIGNAL \u0|cpu_nios|R_src2_lo[8]~1_combout\ : std_logic;
SIGNAL \u0|cpu_nios|Add2~16_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_pc[6]~13_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_logic_result[8]~0_combout\ : std_logic;
SIGNAL \u0|cpu_nios|W_alu_result[8]~16_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_demux_001|src1_valid~0_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_demux_001|src1_valid~1_combout\ : std_logic;
SIGNAL \u0|switches_s1_translator_avalon_universal_slave_0_agent|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ : std_logic;
SIGNAL \u0|switches_s1_translator_avalon_universal_slave_0_agent|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent|m0_write~1_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_demux|sink_ready~0_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_001|src_payload~2_combout\ : std_logic;
SIGNAL \u0|switches_s1_translator|switches_s1_translator|wait_latency_counter[0]~0_combout\ : std_logic;
SIGNAL \u0|switches_s1_translator|switches_s1_translator|wait_latency_counter~4_combout\ : std_logic;
SIGNAL \u0|switches_s1_translator|switches_s1_translator|wait_latency_counter[0]~1_combout\ : std_logic;
SIGNAL \u0|switches_s1_translator|switches_s1_translator|wait_latency_counter[0]~2_combout\ : std_logic;
SIGNAL \u0|switches_s1_translator|switches_s1_translator|wait_latency_counter~3_combout\ : std_logic;
SIGNAL \u0|switches_s1_translator|switches_s1_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\ : std_logic;
SIGNAL \u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\ : std_logic;
SIGNAL \u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ : std_logic;
SIGNAL \u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ : std_logic;
SIGNAL \u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\ : std_logic;
SIGNAL \u0|rsp_xbar_demux_001|src0_valid~combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~10_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_iw[12]~62_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_iw[12]~61_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_iw[12]~64_combout\ : std_logic;
SIGNAL \u0|cpu_nios|D_ctrl_crst~0_combout\ : std_logic;
SIGNAL \u0|cpu_nios|R_ctrl_crst~regout\ : std_logic;
SIGNAL \u0|cpu_nios|W_status_reg_pie_inst_nxt~1_combout\ : std_logic;
SIGNAL \u0|cpu_nios|Equal101~10_combout\ : std_logic;
SIGNAL \u0|cpu_nios|R_ctrl_wrctl_inst~regout\ : std_logic;
SIGNAL \u0|cpu_nios|Equal127~0_combout\ : std_logic;
SIGNAL \u0|cpu_nios|W_status_reg_pie_inst_nxt~2_combout\ : std_logic;
SIGNAL \u0|cpu_nios|W_bstatus_reg_inst_nxt~0_combout\ : std_logic;
SIGNAL \u0|cpu_nios|W_bstatus_reg_inst_nxt~1_combout\ : std_logic;
SIGNAL \u0|cpu_nios|W_bstatus_reg~regout\ : std_logic;
SIGNAL \u0|cpu_nios|W_status_reg_pie_inst_nxt~3_combout\ : std_logic;
SIGNAL \u0|cpu_nios|W_estatus_reg_inst_nxt~1_combout\ : std_logic;
SIGNAL \u0|cpu_nios|W_estatus_reg~regout\ : std_logic;
SIGNAL \u0|cpu_nios|W_status_reg_pie_inst_nxt~4_combout\ : std_logic;
SIGNAL \u0|cpu_nios|W_status_reg_pie~regout\ : std_logic;
SIGNAL \u0|cpu_nios|D_iw[15]~0_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_iw[6]~97_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_src1[2]~21_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_logic_result[2]~21_combout\ : std_logic;
SIGNAL \u0|cpu_nios|W_alu_result[2]~21_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_shift_rot_result_nxt[2]~21_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_logic_result[12]~14_combout\ : std_logic;
SIGNAL \u0|cpu_nios|W_alu_result[12]~12_combout\ : std_logic;
SIGNAL \u0|addr_router_001|Equal1~3_combout\ : std_logic;
SIGNAL \u0|addr_router_001|Equal1~4_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_demux_001|src0_valid~0_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux|WideOr1~0_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|Equal0~2_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|take_action_ocireg~0_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|monitor_ready~0_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|monitor_ready~regout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~7_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata[1]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_iw[1]~122_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_iw[1]~51_combout\ : std_logic;
SIGNAL \u0|cpu_nios|D_ctrl_st~0_combout\ : std_logic;
SIGNAL \u0|cpu_nios|R_ctrl_st~regout\ : std_logic;
SIGNAL \u0|cpu_nios|d_write_nxt~combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_test_bench|d_write~regout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|write~0_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|write~1_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|write~regout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|read~0_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|read~regout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|avalon_ociram_readdata_ready~1_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|avalon_ociram_readdata_ready~regout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|waitrequest~1_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|waitrequest~regout\ : std_logic;
SIGNAL \u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~6_combout\ : std_logic;
SIGNAL \u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ : std_logic;
SIGNAL \u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]~regout\ : std_logic;
SIGNAL \u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]~regout\ : std_logic;
SIGNAL \u0|jtag_uart_0|always2~0_combout\ : std_logic;
SIGNAL \u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]~regout\ : std_logic;
SIGNAL \u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|av_waitrequest~1_combout\ : std_logic;
SIGNAL \u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|av_waitrequest~2_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|WideOr1~0_combout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux_001|WideOr1~1_combout\ : std_logic;
SIGNAL \u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|av_waitrequest~3_combout\ : std_logic;
SIGNAL \u0|cpu_nios|av_ld_align_cycle_nxt[0]~0_combout\ : std_logic;
SIGNAL \u0|cpu_nios|av_ld_aligning_data_nxt~0_combout\ : std_logic;
SIGNAL \u0|cpu_nios|av_ld_aligning_data_nxt~1_combout\ : std_logic;
SIGNAL \u0|cpu_nios|av_ld_aligning_data_nxt~2_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_stall~3_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_stall~4_combout\ : std_logic;
SIGNAL \u0|cpu_nios|W_valid~3_combout\ : std_logic;
SIGNAL \u0|cpu_nios|W_valid~2_combout\ : std_logic;
SIGNAL \u0|cpu_nios|W_valid~regout\ : std_logic;
SIGNAL \u0|cpu_nios|i_read_nxt~0_combout\ : std_logic;
SIGNAL \u0|cpu_nios|i_read~regout\ : std_logic;
SIGNAL \u0|cpu_nios|F_valid~0_combout\ : std_logic;
SIGNAL \u0|cpu_nios|wait_for_one_post_bret_inst~0_combout\ : std_logic;
SIGNAL \u0|cpu_nios|wait_for_one_post_bret_inst~regout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|break_on_reset~0_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|break_on_reset~regout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|jtag_break~0_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|jtag_break~1_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|jtag_break~regout\ : std_logic;
SIGNAL \u0|cpu_nios|hbreak_req~0_combout\ : std_logic;
SIGNAL \u0|leds|data_out[14]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_iw[14]~71_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~126_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~94_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~78_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~198_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~199_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~202_combout\ : std_logic;
SIGNAL \u0|width_adapter_001|width_adapter_001|data_reg~9_combout\ : std_logic;
SIGNAL \u0|width_adapter_001|width_adapter_001|out_data[14]~8_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_iw[14]~72_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_iw[14]~73_combout\ : std_logic;
SIGNAL \u0|cpu_nios|D_logic_op_raw[0]~1_combout\ : std_logic;
SIGNAL \u0|cpu_nios|Add2~63\ : std_logic;
SIGNAL \u0|cpu_nios|Add2~64_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_arith_result[32]~7_combout\ : std_logic;
SIGNAL \u0|cpu_nios|D_logic_op_raw[1]~0_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_cmp_result~0_combout\ : std_logic;
SIGNAL \u0|cpu_nios|W_cmp_result~regout\ : std_logic;
SIGNAL \u0|cpu_nios|W_rf_wr_data[0]~0_combout\ : std_logic;
SIGNAL \u0|width_adapter_001|width_adapter_001|out_data[0]~2_combout\ : std_logic;
SIGNAL \u0|cpu_nios|av_ld_byte0_data_nxt[0]~16_combout\ : std_logic;
SIGNAL \u0|cpu_nios|av_ld_byte0_data_nxt[0]~18_combout\ : std_logic;
SIGNAL \u0|cpu_nios|av_ld_byte0_data_nxt[0]~40_combout\ : std_logic;
SIGNAL \u0|cpu_nios|W_rf_wr_data[0]~2_combout\ : std_logic;
SIGNAL \u0|cpu_nios|R_src2_lo[1]~8_combout\ : std_logic;
SIGNAL \u0|cpu_nios|Add2~2_combout\ : std_logic;
SIGNAL \u0|cpu_nios|Add1~2_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_arith_result[1]~6_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_mem_byte_en[3]~4_combout\ : std_logic;
SIGNAL \u0|width_adapter|width_adapter|data_reg[12]~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|WideOr0~2_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|cp_ready~combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_004|WideOr1~combout\ : std_logic;
SIGNAL \u0|width_adapter|width_adapter|use_reg~0_combout\ : std_logic;
SIGNAL \u0|width_adapter|width_adapter|use_reg~regout\ : std_logic;
SIGNAL \u0|cpu_nios|E_mem_byte_en[1]~6_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|WideOr0~3_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|WideOr0~4_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|WideOr0~5_combout\ : std_logic;
SIGNAL \u0|width_adapter|width_adapter|address_reg~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][19]~regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~43_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][19]~feeder_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][19]~regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~36_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][19]~regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~29_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][19]~regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~22_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][19]~regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~15_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][19]~regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~8_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]~regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]~regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~66_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~173_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~114_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~82feeder_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~82_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~174_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~177_combout\ : std_logic;
SIGNAL \u0|width_adapter_001|width_adapter_001|data_reg~4_combout\ : std_logic;
SIGNAL \u0|width_adapter_001|width_adapter_001|out_data[2]~4_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|monitor_go~0_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|monitor_go~regout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~8_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata[2]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_iw[2]~55_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_iw[2]~57_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_iw[2]~58_combout\ : std_logic;
SIGNAL \u0|cpu_nios|D_wr_dst_reg~2_combout\ : std_logic;
SIGNAL \u0|cpu_nios|D_ctrl_b_is_dst~0_combout\ : std_logic;
SIGNAL \u0|cpu_nios|D_ctrl_b_is_dst~2_combout\ : std_logic;
SIGNAL \u0|cpu_nios|R_src2_use_imm~1_combout\ : std_logic;
SIGNAL \u0|cpu_nios|R_src2_use_imm~regout\ : std_logic;
SIGNAL \u0|cpu_nios|E_src2[21]~3_combout\ : std_logic;
SIGNAL \u0|cpu_nios|Add2~42_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_pc[19]~2_combout\ : std_logic;
SIGNAL \u0|width_adapter|width_adapter|out_data[39]~13_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|m0_write~2_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|m0_write~combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|wr_address~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|wr_address~regout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1[40]~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[40]~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[38]~14_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|active_rnw~4_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|active_rnw~3_combout\ : std_logic;
SIGNAL \u0|width_adapter|width_adapter|out_data[38]~11_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[37]~12_combout\ : std_logic;
SIGNAL \u0|width_adapter|width_adapter|out_data[37]~12_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[36]~13_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|pending~7_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|pending~8_combout\ : std_logic;
SIGNAL \u0|width_adapter|width_adapter|out_data[35]~10_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[34]~11_combout\ : std_logic;
SIGNAL \u0|width_adapter|width_adapter|out_data[36]~9_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[35]~10_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|pending~6_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_logic_result[15]~12_combout\ : std_logic;
SIGNAL \u0|cpu_nios|W_alu_result[15]~9_combout\ : std_logic;
SIGNAL \u0|width_adapter|width_adapter|out_data[33]~8_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[32]~9_combout\ : std_logic;
SIGNAL \u0|width_adapter|width_adapter|out_data[34]~7_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[33]~8_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|pending~5_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|pending~9_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector29~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector29~1_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|m_state.000100000~regout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector30~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector30~1_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|m_state.001000000~regout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector18~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector8~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|i_state.001~regout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector16~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector16~1_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|i_next.010~regout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector9~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|i_state.010~regout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector6~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector5~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector4~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector4~1_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector18~1_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector18~2_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|i_next.111~regout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector12~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|i_state.111~regout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector13~1_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector10~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector10~1_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|i_state.011~regout\ : std_logic;
SIGNAL \u0|sdram_controller_0|i_next.000~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|i_next.000~regout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector7~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|i_state.000~regout\ : std_logic;
SIGNAL \u0|sdram_controller_0|i_count[1]~1_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|i_count[1]~3_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|i_count[1]~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|WideOr6~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector17~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|i_next.101~regout\ : std_logic;
SIGNAL \u0|sdram_controller_0|i_state.101~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|i_state.101~regout\ : std_logic;
SIGNAL \u0|sdram_controller_0|init_done~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|init_done~regout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector22~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|always5~2_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector22~1_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|m_cmd[0]~_Duplicate_1_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0|m_addr[6]~1_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|m_next~19_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector35~1_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector25~6_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|m_state.000000010~regout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector34~1_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector35~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector34~2_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|m_next.000010000~regout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector27~1_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[40]~1_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector28~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector27~5_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|pending~combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector27~3_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector27~6_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|m_state.000010000~regout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector34~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|m_next.000001000~regout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector27~2_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|m_state.000001000~regout\ : std_logic;
SIGNAL \u0|sdram_controller_0|WideOr9~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector36~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector36~1_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector25~4_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector36~2_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|m_next.010000000~regout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector31~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|m_state.010000000~regout\ : std_logic;
SIGNAL \u0|sdram_controller_0|WideOr8~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector20~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|m_cmd[2]~_Duplicate_1_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector21~1_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|m_cmd[1]~_Duplicate_1_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Equal4~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|rd_valid[1]~feeder_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|rd_valid[2]~feeder_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|za_valid~regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|next_full~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|Add0~1_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|next_full~1_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|next_full~2_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|full~regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|write~combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|next_empty~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|empty~regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|Equal0~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_valid~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_valid~1_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_valid~regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid~regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~5_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~7_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][45]~regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~40_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][45]~feeder_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][45]~regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~33_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][45]~regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~26_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][45]~regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~19_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][45]~regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~12_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][45]~regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~5_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][45]~regout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][45]~regout\ : std_logic;
SIGNAL \u0|rsp_xbar_mux|WideOr1~0_combout\ : std_logic;
SIGNAL \u0|cpu_nios_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~2_combout\ : std_logic;
SIGNAL \u0|cpu_nios_instruction_master_translator|cpu_nios_instruction_master_translator|read_accepted~1_combout\ : std_logic;
SIGNAL \u0|cpu_nios_instruction_master_translator|cpu_nios_instruction_master_translator|read_accepted~regout\ : std_logic;
SIGNAL \u0|addr_router|Equal1~3_combout\ : std_logic;
SIGNAL \u0|addr_router|Equal1~4_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_demux|src0_valid~2_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux|arb|top_priority_reg~1_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux|arb|top_priority_reg~3_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux|arb|top_priority_reg~4_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux|arb|grant[1]~0_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux|last_cycle~2_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux|arb|top_priority_reg~0_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux|arb|top_priority_reg~2_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_demux|sink_ready~2_combout\ : std_logic;
SIGNAL \u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~3_combout\ : std_logic;
SIGNAL \u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~2_combout\ : std_logic;
SIGNAL \u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~3_combout\ : std_logic;
SIGNAL \u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~4_combout\ : std_logic;
SIGNAL \u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82]~regout\ : std_logic;
SIGNAL \u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ : std_logic;
SIGNAL \u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~15_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_iw[15]~131_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|rvalid~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|rvalid~regout\ : std_logic;
SIGNAL \u0|leds|data_out[15]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_iw[15]~76_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_iw[15]~132_combout\ : std_logic;
SIGNAL \u0|width_adapter_001|width_adapter_001|data_reg~10_combout\ : std_logic;
SIGNAL \u0|width_adapter_001|width_adapter_001|out_data[15]~9_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_iw[15]~77_combout\ : std_logic;
SIGNAL \u0|cpu_nios|D_logic_op[1]~0_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_logic_result[7]~1_combout\ : std_logic;
SIGNAL \u0|cpu_nios|W_alu_result[7]~17_combout\ : std_logic;
SIGNAL \u0|addr_router_001|Equal2~3_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_demux_001|src4_valid~5_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_demux_001|src4_valid~4_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_004|arb|top_priority_reg~0_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_004|last_cycle~0_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_004|arb|top_priority_reg~2_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_004|arb|top_priority_reg~3_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_004|arb|top_priority_reg~4_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_004|arb|top_priority_reg~5_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|local_read~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|local_read~1_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|always2~4_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|always2~6_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entries[1]~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|Equal1~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector32~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector32~1_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|m_state.100000000~regout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector39~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector39~1_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector39~2_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector38~5_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector39~3_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector38~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector38~1_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector38~2_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector38~4_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector26~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector26~2_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|m_state.000000100~regout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector24~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector24~1_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector24~2_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|m_state.000000001~regout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector23~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|ack_refresh_request~regout\ : std_logic;
SIGNAL \u0|sdram_controller_0|refresh_request~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|refresh_request~regout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector41~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector41~1_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|f_pop~regout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address~regout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_004|src_payload~0_combout\ : std_logic;
SIGNAL \u0|width_adapter|width_adapter|out_data[0]~22_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[0]~feeder_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[0]~25_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector112~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|m_data[8]~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector112~1_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_004|src_payload~1_combout\ : std_logic;
SIGNAL \u0|width_adapter|width_adapter|out_data[1]~23_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[1]~feeder_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[1]~26_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|m_data[1]~_Duplicate_1_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector111~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector111~1_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_004|src_payload~2_combout\ : std_logic;
SIGNAL \u0|width_adapter|width_adapter|out_data[2]~24_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[2]~feeder_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[2]~27_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|m_data[2]~_Duplicate_1_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector110~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector110~1_combout\ : std_logic;
SIGNAL \u0|width_adapter|width_adapter|out_data[3]~25_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[3]~28_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|m_data[3]~_Duplicate_1_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector109~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector109~1_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|m_data[4]~_Duplicate_1_regout\ : std_logic;
SIGNAL \u0|cpu_nios|E_st_data[20]~4_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_004|src_payload~4_combout\ : std_logic;
SIGNAL \u0|width_adapter|width_adapter|out_data[4]~26_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[4]~feeder_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[4]~29_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector108~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector108~1_combout\ : std_logic;
SIGNAL \u0|width_adapter|width_adapter|out_data[5]~27_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[5]~feeder_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[5]~30_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|m_data[5]~_Duplicate_1_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector107~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector107~1_combout\ : std_logic;
SIGNAL \u0|width_adapter|width_adapter|out_data[6]~28_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[6]~31_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|m_data[6]~_Duplicate_1_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector106~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector106~1_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_004|src_payload~7_combout\ : std_logic;
SIGNAL \u0|width_adapter|width_adapter|out_data[7]~29_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[7]~feeder_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[7]~32_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|m_data[7]~_Duplicate_1_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector105~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector105~1_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_004|src_payload~8_combout\ : std_logic;
SIGNAL \u0|width_adapter|width_adapter|out_data[8]~30_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[8]~33_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|m_data[8]~_Duplicate_1_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector104~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector104~1_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_004|src_payload~9_combout\ : std_logic;
SIGNAL \u0|width_adapter|width_adapter|out_data[9]~31_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[9]~34_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|m_data[9]~_Duplicate_1_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector103~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector103~1_combout\ : std_logic;
SIGNAL \u0|width_adapter|width_adapter|out_data[10]~32_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[10]~35_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|m_data[10]~_Duplicate_1_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector102~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector102~1_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_004|src_payload~11_combout\ : std_logic;
SIGNAL \u0|width_adapter|width_adapter|out_data[11]~33_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1[11]~feeder_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[11]~36_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|m_data[11]~_Duplicate_1_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector101~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector101~1_combout\ : std_logic;
SIGNAL \u0|cmd_xbar_mux_004|src_payload~12_combout\ : std_logic;
SIGNAL \u0|width_adapter|width_adapter|out_data[12]~34_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1[12]~feeder_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[12]~37_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|m_data[12]~_Duplicate_1_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector100~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector100~1_combout\ : std_logic;
SIGNAL \u0|width_adapter|width_adapter|out_data[13]~35_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[13]~38_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|m_data[13]~_Duplicate_1_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector99~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector99~1_combout\ : std_logic;
SIGNAL \u0|width_adapter|width_adapter|out_data[14]~36_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[14]~feeder_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[14]~39_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|m_data[14]~_Duplicate_1_regout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector98~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector98~1_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|m_data[15]~_Duplicate_1_regout\ : std_logic;
SIGNAL \u0|width_adapter|width_adapter|out_data[15]~37_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1[15]~feeder_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[15]~40_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector97~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector97~1_combout\ : std_logic;
SIGNAL \u0|leds|data_out[0]~feeder_combout\ : std_logic;
SIGNAL \u0|leds|data_out[1]~feeder_combout\ : std_logic;
SIGNAL \u0|leds|data_out[2]~feeder_combout\ : std_logic;
SIGNAL \u0|leds|data_out[3]~feeder_combout\ : std_logic;
SIGNAL \u0|leds|data_out[4]~feeder_combout\ : std_logic;
SIGNAL \u0|leds|data_out[10]~feeder_combout\ : std_logic;
SIGNAL \u0|leds|data_out[12]~feeder_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|m_addr[6]~0_combout\ : std_logic;
SIGNAL \u0|width_adapter|width_adapter|out_data[19]~14_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[18]~15_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector94~0_combout\ : std_logic;
SIGNAL \u0|width_adapter|width_adapter|out_data[28]~2_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[27]~3_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector94~1_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|m_addr[6]~2_combout\ : std_logic;
SIGNAL \u0|width_adapter|width_adapter|out_data[20]~15_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1[19]~feeder_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[19]~16_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector93~0_combout\ : std_logic;
SIGNAL \u0|width_adapter|width_adapter|out_data[29]~4_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[28]~5_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector93~1_combout\ : std_logic;
SIGNAL \u0|width_adapter|width_adapter|out_data[21]~16_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[20]~feeder_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[20]~17_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector92~0_combout\ : std_logic;
SIGNAL \u0|width_adapter|width_adapter|out_data[30]~3_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[29]~4_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector92~1_combout\ : std_logic;
SIGNAL \u0|width_adapter|width_adapter|out_data[22]~17_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[21]~feeder_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[21]~18_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector91~0_combout\ : std_logic;
SIGNAL \u0|cpu_nios|W_alu_result[13]~11_combout\ : std_logic;
SIGNAL \u0|width_adapter|width_adapter|out_data[31]~6_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[30]~7_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector91~1_combout\ : std_logic;
SIGNAL \u0|cpu_nios|Add1~28_combout\ : std_logic;
SIGNAL \u0|cpu_nios|Add2~28_combout\ : std_logic;
SIGNAL \u0|cpu_nios|E_arith_result[14]~2_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_pc_no_crst_nxt[12]~4_combout\ : std_logic;
SIGNAL \u0|cpu_nios|F_pc_no_crst_nxt[12]~5_combout\ : std_logic;
SIGNAL \u0|width_adapter|width_adapter|out_data[32]~5_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[31]~6_combout\ : std_logic;
SIGNAL \u0|width_adapter|width_adapter|out_data[23]~18_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[22]~19_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector90~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector90~1_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|f_select~combout\ : std_logic;
SIGNAL \u0|width_adapter|width_adapter|out_data[24]~19_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[23]~feeder_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[23]~20_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector89~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector89~1_combout\ : std_logic;
SIGNAL \u0|width_adapter|width_adapter|out_data[25]~20_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[24]~21_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector88~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector88~1_combout\ : std_logic;
SIGNAL \u0|width_adapter|width_adapter|out_data[26]~21_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1[25]~feeder_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[25]~22_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector87~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector87~1_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector86~2_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector86~3_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector85~2_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector85~3_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector84~2_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector84~3_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector83~2_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector83~3_combout\ : std_logic;
SIGNAL \u0|width_adapter|width_adapter|out_data[27]~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[26]~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector96~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|WideOr16~0_combout\ : std_logic;
SIGNAL \u0|width_adapter|width_adapter|out_data[40]~1_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[39]~2_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector95~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|comb~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|comb~1_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[16]~23_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector114~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|comb~2_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|comb~3_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1[17]~feeder_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[17]~24_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector113~0_combout\ : std_logic;
SIGNAL \clockPLL_inst|altpll_component|_clk1\ : std_logic;
SIGNAL \clockPLL_inst|altpll_component|_clk1~clkctrl_e_DRAM_CLK_outclk\ : std_logic;
SIGNAL \u0|sdram_controller_0|active_cs_n~1_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|active_cs_n~regout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector19~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector19~1_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector19~2_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector19~3_combout\ : std_logic;
SIGNAL \altera_reserved_tms~combout\ : std_logic;
SIGNAL \altera_internal_jtag~TDO\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|leds_s1_translator|leds_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|leds_s1_translator|leds_s1_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|leds_s1_translator|leds_s1_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|cmd_xbar_mux_001|arb|top_priority_reg\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|cmd_xbar_mux_002|arb|top_priority_reg\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|cmd_xbar_mux_003|src_data\ : std_logic_vector(97 DOWNTO 0);
SIGNAL \u0|cmd_xbar_mux_003|arb|top_priority_reg\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|cmd_xbar_mux_004|src_data\ : std_logic_vector(97 DOWNTO 0);
SIGNAL \u0|cmd_xbar_mux_004|src_payload\ : std_logic_vector(104 DOWNTO 0);
SIGNAL \u0|cmd_xbar_mux_004|arb|top_priority_reg\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|rsp_xbar_mux_001|src_data\ : std_logic_vector(97 DOWNTO 0);
SIGNAL \u0|cpu_nios|d_writedata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|cpu_nios|d_byteenable\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|cpu_nios|av_ld_byte3_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|cpu_nios|av_ld_byte2_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|cpu_nios|av_ld_byte1_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|cpu_nios|av_ld_byte0_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|cpu_nios|av_ld_align_cycle\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|cpu_nios|W_ipending_reg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|cpu_nios|W_ienable_reg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|cpu_nios|W_control_rd_data\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|cpu_nios|W_alu_result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|cpu_nios|R_logic_op\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|cpu_nios|R_dst_regnum\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|cpu_nios|R_compare_op\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|cpu_nios|F_pc\ : std_logic_vector(22 DOWNTO 0);
SIGNAL \u0|cpu_nios|E_src2\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|cpu_nios|E_src1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|cpu_nios|E_shift_rot_result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|cpu_nios|E_shift_rot_cnt\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|cpu_nios|E_arith_src2\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|cpu_nios|E_arith_src1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|cpu_nios|D_iw\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|byteenable\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|the_altera_std_synchronizer|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|oci_ienable\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\ : std_logic_vector(37 DOWNTO 0);
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|ir_out\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\ : std_logic_vector(37 DOWNTO 0);
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|ir\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|switches|readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|switches|read_mux_out\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u0|leds|readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|leds|data_out\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|av_readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rdata\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|count\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u0|sdram_controller_0|za_data\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|sdram_controller_0|refresh_counter\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|sdram_controller_0|rd_valid\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|sdram_controller_0|m_count\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|sdram_controller_0|i_refs\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|sdram_controller_0|i_count\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|sdram_controller_0|i_cmd\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|sdram_controller_0|i_addr\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \u0|sdram_controller_0|active_dqm\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|sdram_controller_0|active_data\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|sdram_controller_0|active_addr\ : std_logic_vector(21 DOWNTO 0);
SIGNAL \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1\ : std_logic_vector(40 DOWNTO 0);
SIGNAL \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0\ : std_logic_vector(40 DOWNTO 0);
SIGNAL \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entries\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|switches_s1_translator|switches_s1_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|switches_s1_translator|switches_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|switches_s1_translator|switches_s1_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|p1_burst_uncompress_address_offset\ : std_logic_vector(24 DOWNTO 0);
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset\ : std_logic_vector(24 DOWNTO 0);
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base\ : std_logic_vector(24 DOWNTO 0);
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|cmd_xbar_mux|src_data\ : std_logic_vector(97 DOWNTO 0);
SIGNAL \u0|cmd_xbar_mux|arb|top_priority_reg\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|width_adapter|width_adapter|data_reg\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|width_adapter|width_adapter|count\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|width_adapter|width_adapter|byteen_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|width_adapter|width_adapter|address_reg\ : std_logic_vector(24 DOWNTO 0);
SIGNAL \u0|width_adapter_001|width_adapter_001|data_reg\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \SW~combout\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \KEY~combout\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\ : std_logic;
SIGNAL \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\ : std_logic;
SIGNAL \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\ : std_logic;
SIGNAL \ALT_INV_KEY~combout\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\ : std_logic_vector(4 DOWNTO 3);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~regout\ : std_logic;
SIGNAL \ALT_INV_altera_internal_jtag~TMSUTAP\ : std_logic;
SIGNAL \u0|cpu_nios|ALT_INV_av_ld_rshift8~1_combout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|ALT_INV_address\ : std_logic_vector(8 DOWNTO 8);
SIGNAL \u0|width_adapter|width_adapter|ALT_INV_use_reg~regout\ : std_logic;
SIGNAL \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|ALT_INV_Selector19~3_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|ALT_INV_Selector22~1_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|ALT_INV_Selector21~1_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|ALT_INV_Selector20~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|ALT_INV_m_state.000010000~regout\ : std_logic;
SIGNAL \u0|sdram_controller_0|ALT_INV_m_state.000000010~regout\ : std_logic;

BEGIN

ww_altera_reserved_tms <= altera_reserved_tms;
ww_altera_reserved_tck <= altera_reserved_tck;
ww_altera_reserved_tdi <= altera_reserved_tdi;
altera_reserved_tdo <= ww_altera_reserved_tdo;
ww_CLOCK_27 <= CLOCK_27;
ww_CLOCK_50 <= CLOCK_50;
ww_EXT_CLOCK <= EXT_CLOCK;
ww_KEY <= KEY;
ww_SW <= SW;
LEDR <= ww_LEDR;
LEDG <= ww_LEDG;
HEX0 <= ww_HEX0;
HEX1 <= ww_HEX1;
HEX2 <= ww_HEX2;
HEX3 <= ww_HEX3;
HEX4 <= ww_HEX4;
HEX5 <= ww_HEX5;
HEX6 <= ww_HEX6;
HEX7 <= ww_HEX7;
LCD_RW <= ww_LCD_RW;
LCD_EN <= ww_LCD_EN;
LCD_RS <= ww_LCD_RS;
LCD_ON <= ww_LCD_ON;
LCD_BLON <= ww_LCD_BLON;
VGA_R <= ww_VGA_R;
VGA_G <= ww_VGA_G;
VGA_B <= ww_VGA_B;
VGA_CLK <= ww_VGA_CLK;
VGA_BLANK <= ww_VGA_BLANK;
VGA_HS <= ww_VGA_HS;
VGA_VS <= ww_VGA_VS;
VGA_SYNC <= ww_VGA_SYNC;
AUD_XCK <= ww_AUD_XCK;
AUD_BCLK <= ww_AUD_BCLK;
AUD_DACDAT <= ww_AUD_DACDAT;
AUD_DACLRCK <= ww_AUD_DACLRCK;
ww_AUD_ADCDAT <= AUD_ADCDAT;
AUD_ADCLRCL <= ww_AUD_ADCLRCL;
ww_UART_RXD <= UART_RXD;
UART_TXD <= ww_UART_TXD;
PS2_CLK <= ww_PS2_CLK;
I2C_SCLK <= ww_I2C_SCLK;
ENET_CLK <= ww_ENET_CLK;
ENET_CMD <= ww_ENET_CMD;
ENET_CS_N <= ww_ENET_CS_N;
ww_ENET_INT <= ENET_INT;
ENET_RD_N <= ww_ENET_RD_N;
ENET_WR_N <= ww_ENET_WR_N;
ENET_RST_N <= ww_ENET_RST_N;
ww_TD_DATA <= TD_DATA;
ww_TD_HS <= TD_HS;
ww_TD_VS <= TD_VS;
ww_TD_CLK27 <= TD_CLK27;
TD_RESET <= ww_TD_RESET;
OTG_ADDR <= ww_OTG_ADDR;
OTG_CS_N <= ww_OTG_CS_N;
OTG_RD_N <= ww_OTG_RD_N;
OTG_WR_N <= ww_OTG_WR_N;
OTG_RST_N <= ww_OTG_RST_N;
ww_OTG_INT0 <= OTG_INT0;
ww_OTG_INT1 <= OTG_INT1;
ww_OTG_DREQ0 <= OTG_DREQ0;
ww_OTG_DREQ1 <= OTG_DREQ1;
OTG_DACK0_N <= ww_OTG_DACK0_N;
OTG_DACK1_N <= ww_OTG_DACK1_N;
IRDA_TXD <= ww_IRDA_TXD;
ww_IRDA_RXD <= IRDA_RXD;
DRAM_ADDR <= ww_DRAM_ADDR;
DRAM_BA_0 <= ww_DRAM_BA_0;
DRAM_BA_1 <= ww_DRAM_BA_1;
DRAM_LDQM <= ww_DRAM_LDQM;
DRAM_UDQM <= ww_DRAM_UDQM;
DRAM_RAS_N <= ww_DRAM_RAS_N;
DRAM_CAS_N <= ww_DRAM_CAS_N;
DRAM_CKE <= ww_DRAM_CKE;
DRAM_CLK <= ww_DRAM_CLK;
DRAM_WE_N <= ww_DRAM_WE_N;
DRAM_CS_N <= ww_DRAM_CS_N;
SRAM_ADDR <= ww_SRAM_ADDR;
SRAM_WE_N <= ww_SRAM_WE_N;
SRAM_OE_N <= ww_SRAM_OE_N;
SRAM_UB_N <= ww_SRAM_UB_N;
SRAM_LB_N <= ww_SRAM_LB_N;
SRAM_CE_N <= ww_SRAM_CE_N;
FL_ADDR <= ww_FL_ADDR;
FL_CE_N <= ww_FL_CE_N;
FL_OE_N <= ww_FL_OE_N;
FL_RST_N <= ww_FL_RST_N;
FL_WE_N <= ww_FL_WE_N;
SD_DAT3 <= ww_SD_DAT3;
SD_CMD <= ww_SD_CMD;
SD_CLK <= ww_SD_CLK;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\clockPLL_inst|altpll_component|pll_INCLK_bus\ <= (gnd & \CLOCK_50~combout\);

\clockPLL_inst|altpll_component|_clk0\ <= \clockPLL_inst|altpll_component|pll_CLK_bus\(0);
\clockPLL_inst|altpll_component|_clk1\ <= \clockPLL_inst|altpll_component|pll_CLK_bus\(1);
\clockPLL_inst|altpll_component|pll~CLK2\ <= \clockPLL_inst|altpll_component|pll_CLK_bus\(2);

\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\u0|cpu_nios|W_rf_wr_data[31]~27_combout\ & \u0|cpu_nios|W_rf_wr_data[30]~28_combout\ & \u0|cpu_nios|W_rf_wr_data[29]~29_combout\ & 
\u0|cpu_nios|W_rf_wr_data[28]~30_combout\ & \u0|cpu_nios|W_rf_wr_data[27]~31_combout\ & \u0|cpu_nios|W_rf_wr_data[26]~32_combout\ & \u0|cpu_nios|W_rf_wr_data[25]~33_combout\ & \u0|cpu_nios|W_rf_wr_data[24]~20_combout\ & 
\u0|cpu_nios|W_rf_wr_data[23]~21_combout\ & \u0|cpu_nios|W_rf_wr_data[22]~22_combout\ & \u0|cpu_nios|W_rf_wr_data[21]~23_combout\ & \u0|cpu_nios|W_rf_wr_data[20]~24_combout\ & \u0|cpu_nios|W_rf_wr_data[19]~25_combout\ & 
\u0|cpu_nios|W_rf_wr_data[18]~26_combout\ & \u0|cpu_nios|W_rf_wr_data[17]~19_combout\ & \u0|cpu_nios|W_rf_wr_data[16]~18_combout\ & \u0|cpu_nios|W_rf_wr_data[15]~17_combout\ & \u0|cpu_nios|W_rf_wr_data[14]~16_combout\ & 
\u0|cpu_nios|W_rf_wr_data[13]~15_combout\ & \u0|cpu_nios|W_rf_wr_data[12]~14_combout\ & \u0|cpu_nios|W_rf_wr_data[11]~13_combout\ & \u0|cpu_nios|W_rf_wr_data[10]~12_combout\ & \u0|cpu_nios|W_rf_wr_data[9]~11_combout\ & 
\u0|cpu_nios|W_rf_wr_data[8]~10_combout\ & \u0|cpu_nios|W_rf_wr_data[7]~9_combout\ & \u0|cpu_nios|W_rf_wr_data[6]~8_combout\ & \u0|cpu_nios|W_rf_wr_data[5]~7_combout\ & \u0|cpu_nios|W_rf_wr_data[4]~6_combout\ & \u0|cpu_nios|W_rf_wr_data[3]~5_combout\ & 
\u0|cpu_nios|W_rf_wr_data[2]~4_combout\ & \u0|cpu_nios|W_rf_wr_data[1]~3_combout\ & \u0|cpu_nios|W_rf_wr_data[0]~2_combout\);

\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\u0|cpu_nios|R_dst_regnum\(4) & \u0|cpu_nios|R_dst_regnum\(3) & \u0|cpu_nios|R_dst_regnum\(2) & \u0|cpu_nios|R_dst_regnum\(1) & 
\u0|cpu_nios|R_dst_regnum\(0));

\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\u0|cpu_nios|D_iw\(26) & \u0|cpu_nios|D_iw\(25) & \u0|cpu_nios|D_iw\(24) & \u0|cpu_nios|D_iw\(23) & \u0|cpu_nios|D_iw\(22));

\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(0) <= \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(1) <= \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(2) <= \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(3) <= \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(4) <= \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(5) <= \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(6) <= \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(7) <= \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(8) <= \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(9) <= \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(10) <= \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(11) <= \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(12) <= \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(13) <= \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(14) <= \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(15) <= \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(16) <= \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(17) <= \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(18) <= \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(19) <= \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(20) <= \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);
\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(21) <= \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(21);
\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(22) <= \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(22);
\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(23) <= \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(23);
\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(24) <= \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(24);
\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(25) <= \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(25);
\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(26) <= \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(26);
\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(27) <= \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(27);
\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(28) <= \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(28);
\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(29) <= \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(29);
\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(30) <= \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(30);
\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(31) <= \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(31);

\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\u0|cpu_nios|W_rf_wr_data[31]~27_combout\ & \u0|cpu_nios|W_rf_wr_data[30]~28_combout\ & \u0|cpu_nios|W_rf_wr_data[29]~29_combout\ & 
\u0|cpu_nios|W_rf_wr_data[28]~30_combout\ & \u0|cpu_nios|W_rf_wr_data[27]~31_combout\ & \u0|cpu_nios|W_rf_wr_data[26]~32_combout\ & \u0|cpu_nios|W_rf_wr_data[25]~33_combout\ & \u0|cpu_nios|W_rf_wr_data[24]~20_combout\ & 
\u0|cpu_nios|W_rf_wr_data[23]~21_combout\ & \u0|cpu_nios|W_rf_wr_data[22]~22_combout\ & \u0|cpu_nios|W_rf_wr_data[21]~23_combout\ & \u0|cpu_nios|W_rf_wr_data[20]~24_combout\ & \u0|cpu_nios|W_rf_wr_data[19]~25_combout\ & 
\u0|cpu_nios|W_rf_wr_data[18]~26_combout\ & \u0|cpu_nios|W_rf_wr_data[17]~19_combout\ & \u0|cpu_nios|W_rf_wr_data[16]~18_combout\ & \u0|cpu_nios|W_rf_wr_data[15]~17_combout\ & \u0|cpu_nios|W_rf_wr_data[14]~16_combout\ & 
\u0|cpu_nios|W_rf_wr_data[13]~15_combout\ & \u0|cpu_nios|W_rf_wr_data[12]~14_combout\ & \u0|cpu_nios|W_rf_wr_data[11]~13_combout\ & \u0|cpu_nios|W_rf_wr_data[10]~12_combout\ & \u0|cpu_nios|W_rf_wr_data[9]~11_combout\ & 
\u0|cpu_nios|W_rf_wr_data[8]~10_combout\ & \u0|cpu_nios|W_rf_wr_data[7]~9_combout\ & \u0|cpu_nios|W_rf_wr_data[6]~8_combout\ & \u0|cpu_nios|W_rf_wr_data[5]~7_combout\ & \u0|cpu_nios|W_rf_wr_data[4]~6_combout\ & \u0|cpu_nios|W_rf_wr_data[3]~5_combout\ & 
\u0|cpu_nios|W_rf_wr_data[2]~4_combout\ & \u0|cpu_nios|W_rf_wr_data[1]~3_combout\ & \u0|cpu_nios|W_rf_wr_data[0]~2_combout\);

\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\u0|cpu_nios|R_dst_regnum\(4) & \u0|cpu_nios|R_dst_regnum\(3) & \u0|cpu_nios|R_dst_regnum\(2) & \u0|cpu_nios|R_dst_regnum\(1) & 
\u0|cpu_nios|R_dst_regnum\(0));

\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\u0|cpu_nios|D_iw\(31) & \u0|cpu_nios|D_iw\(30) & \u0|cpu_nios|D_iw\(29) & \u0|cpu_nios|D_iw\(28) & \u0|cpu_nios|D_iw\(27));

\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|q_b\(0) <= \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|q_b\(1) <= \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|q_b\(2) <= \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|q_b\(3) <= \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|q_b\(4) <= \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|q_b\(5) <= \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|q_b\(6) <= \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|q_b\(7) <= \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|q_b\(8) <= \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|q_b\(9) <= \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|q_b\(10) <= \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|q_b\(11) <= \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|q_b\(12) <= \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|q_b\(13) <= \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|q_b\(14) <= \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|q_b\(15) <= \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|q_b\(16) <= \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|q_b\(17) <= \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|q_b\(18) <= \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|q_b\(19) <= \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|q_b\(20) <= \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);
\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|q_b\(21) <= \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(21);
\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|q_b\(22) <= \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(22);
\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|q_b\(23) <= \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(23);
\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|q_b\(24) <= \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(24);
\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|q_b\(25) <= \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(25);
\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|q_b\(26) <= \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(26);
\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|q_b\(27) <= \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(27);
\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|q_b\(28) <= \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(28);
\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|q_b\(29) <= \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(29);
\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|q_b\(30) <= \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(30);
\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|q_b\(31) <= \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(31);

\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[23]~6_combout\ & \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[22]~5_combout\ & 
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[21]~23_combout\ & \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[20]~25_combout\ & 
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[19]~26_combout\ & \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[18]~27_combout\ & 
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[17]~28_combout\ & \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[16]~15_combout\ & 
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[7]~20_combout\ & \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[6]~21_combout\ & 
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[5]~13_combout\ & \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[4]~2_combout\ & 
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[3]~3_combout\ & \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[2]~4_combout\ & 
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[1]~1_combout\ & \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[0]~0_combout\);

\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_addr[7]~7_combout\ & \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_addr[6]~6_combout\ & 
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_addr[5]~5_combout\ & \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_addr[4]~4_combout\ & 
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_addr[3]~3_combout\ & \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_addr[2]~2_combout\ & 
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_addr[1]~1_combout\ & \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_addr[0]~0_combout\);

\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\ <= (
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_byteenable[2]~1_combout\ & \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_byteenable[0]~0_combout\);

\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(0) <= \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(1) <= \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(2) <= \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(3) <= \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(4) <= \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(5) <= \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(6) <= \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(7) <= \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(16) <= \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(17) <= \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(18) <= \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(19) <= \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(20) <= \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(21) <= \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(22) <= \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(14);
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(23) <= \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(15);

\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTADATAIN_bus\ <= (\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata\(7) & 
\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata\(6) & \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata\(5) & \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata\(4) & 
\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata\(3) & \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata\(2) & \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata\(1) & 
\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata\(0));

\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTAADDR_bus\ <= (\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(5) & 
\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(4) & \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(3) & 
\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(2) & \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(1) & 
\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(0));

\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBADDR_bus\ <= (\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(5) & 
\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(4) & \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(3) & 
\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(2) & \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(1) & 
\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(0));

\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(0) <= \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(0);
\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(1) <= \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(1);
\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(2) <= \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(2);
\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(3) <= \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(3);
\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(4) <= \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(4);
\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(5) <= \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(5);
\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(6) <= \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(6);
\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(7) <= \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(7);

\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTADATAIN_bus\ <= (\u0|cmd_xbar_mux_003|src_payload~5_combout\ & \u0|cmd_xbar_mux_003|src_payload~7_combout\ & 
\u0|cmd_xbar_mux_003|src_payload~8_combout\ & \u0|cmd_xbar_mux_003|src_payload~10_combout\ & \u0|cmd_xbar_mux_003|src_payload~9_combout\ & \u0|cmd_xbar_mux_003|src_payload~6_combout\ & \u0|cmd_xbar_mux_003|src_payload~3_combout\ & 
\u0|cmd_xbar_mux_003|src_payload~4_combout\);

\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTAADDR_bus\ <= (\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(5) & 
\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(4) & \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(3) & 
\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(2) & \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(1) & 
\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(0));

\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBADDR_bus\ <= (\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(5) & 
\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(4) & \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(3) & 
\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(2) & \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(1) & 
\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(0));

\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(0) <= \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(0);
\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(1) <= \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(1);
\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(2) <= \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(2);
\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(3) <= \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(3);
\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(4) <= \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(4);
\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(5) <= \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(5);
\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(6) <= \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(6);
\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(7) <= \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(7);

\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\ <= (
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[31]~31_combout\ & \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[30]~30_combout\ & 
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[29]~29_combout\ & \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[28]~22_combout\ & 
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[27]~24_combout\ & \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[26]~9_combout\ & 
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[25]~8_combout\ & \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[24]~7_combout\ & 
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[15]~16_combout\ & \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[14]~14_combout\ & 
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[13]~10_combout\ & \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[12]~11_combout\ & 
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[11]~12_combout\ & \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[10]~17_combout\ & 
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[9]~18_combout\ & \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[8]~19_combout\);

\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_addr[7]~7_combout\ & \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_addr[6]~6_combout\ & 
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_addr[5]~5_combout\ & \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_addr[4]~4_combout\ & 
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_addr[3]~3_combout\ & \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_addr[2]~2_combout\ & 
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_addr[1]~1_combout\ & \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_addr[0]~0_combout\);

\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\ <= (
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_byteenable[3]~2_combout\ & \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_byteenable[1]~3_combout\);

\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(8) <= \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(9) <= \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(1);
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(10) <= \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(2);
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(11) <= \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(3);
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(12) <= \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(4);
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(13) <= \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(5);
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(14) <= \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(6);
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(15) <= \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(7);
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(24) <= \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(8);
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(25) <= \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(9);
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(26) <= \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(10);
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(27) <= \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(11);
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(28) <= \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(12);
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(29) <= \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(13);
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(30) <= \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(14);
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(31) <= \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(15);

\clockPLL_inst|altpll_component|_clk0~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \clockPLL_inst|altpll_component|_clk0\);

\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\);

\altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \altera_internal_jtag~TCKUTAP\);

\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout\);

\clockPLL_inst|altpll_component|_clk1~clkctrl_e_DRAM_CLK_INCLK_bus\ <= (gnd & gnd & gnd & \clockPLL_inst|altpll_component|_clk1\);

\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0));
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk\;
\ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\ <= NOT \altera_internal_jtag~TCKUTAPclkctrl_outclk\;
\u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\ <= NOT \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\;
\ALT_INV_KEY~combout\(0) <= NOT \KEY~combout\(0);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~regout\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4);
\ALT_INV_altera_internal_jtag~TMSUTAP\ <= NOT \altera_internal_jtag~TMSUTAP\;
\u0|cpu_nios|ALT_INV_av_ld_rshift8~1_combout\ <= NOT \u0|cpu_nios|av_ld_rshift8~1_combout\;
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|ALT_INV_address\(8) <= NOT \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(8);
\u0|width_adapter|width_adapter|ALT_INV_use_reg~regout\ <= NOT \u0|width_adapter|width_adapter|use_reg~regout\;
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\ <= NOT \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\;
\u0|sdram_controller_0|ALT_INV_Selector19~3_combout\ <= NOT \u0|sdram_controller_0|Selector19~3_combout\;
\u0|sdram_controller_0|ALT_INV_Selector22~1_combout\ <= NOT \u0|sdram_controller_0|Selector22~1_combout\;
\u0|sdram_controller_0|ALT_INV_Selector21~1_combout\ <= NOT \u0|sdram_controller_0|Selector21~1_combout\;
\u0|sdram_controller_0|ALT_INV_Selector20~0_combout\ <= NOT \u0|sdram_controller_0|Selector20~0_combout\;
\u0|sdram_controller_0|ALT_INV_m_state.000010000~regout\ <= NOT \u0|sdram_controller_0|m_state.000010000~regout\;
\u0|sdram_controller_0|ALT_INV_m_state.000000010~regout\ <= NOT \u0|sdram_controller_0|m_state.000000010~regout\;

-- Location: LCFF_X28_Y20_N1
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[0]~5_combout\,
	sdata => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~10_combout\,
	sload => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(0));

-- Location: LCFF_X20_Y12_N25
\u0|cpu_nios|F_pc[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|F_pc[15]~6_combout\,
	sdata => \u0|cpu_nios|F_pc_plus_one[15]~30_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|cpu_nios|W_status_reg_pie_inst_nxt~0_combout\,
	sload => \u0|cpu_nios|F_pc_sel_nxt.10~0_combout\,
	ena => \u0|cpu_nios|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|F_pc\(15));

-- Location: LCCOMB_X28_Y20_N0
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[0]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[0]~5_combout\ = 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|DRsize.000~regout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(1))) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|DRsize.000~regout\ & ((\altera_internal_jtag~TDIUTAP\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(1),
	datab => \altera_internal_jtag~TDIUTAP\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|DRsize.000~regout\,
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[0]~5_combout\);

-- Location: LCFF_X20_Y19_N9
\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift~3_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	ena => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift\(0));

-- Location: M4K_X26_Y13
\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"DEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEF",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Nios_Qsys_cpu_nios_rf_ram_b.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_register_bank_b_module:Nios_Qsys_cpu_nios_register_bank_b|altsyncram:the_altsyncram|altsyncram_gpg1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 32,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 5,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 32,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \u0|cpu_nios|W_rf_wren~combout\,
	portbrewe => VCC,
	clk0 => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	portadatain => \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X23_Y13_N22
\u0|cpu_nios|Add2~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|Add2~6_combout\ = (\u0|cpu_nios|E_src2\(3) & ((\u0|cpu_nios|E_src1\(3) & (\u0|cpu_nios|Add2~5\ & VCC)) # (!\u0|cpu_nios|E_src1\(3) & (!\u0|cpu_nios|Add2~5\)))) # (!\u0|cpu_nios|E_src2\(3) & ((\u0|cpu_nios|E_src1\(3) & (!\u0|cpu_nios|Add2~5\)) 
-- # (!\u0|cpu_nios|E_src1\(3) & ((\u0|cpu_nios|Add2~5\) # (GND)))))
-- \u0|cpu_nios|Add2~7\ = CARRY((\u0|cpu_nios|E_src2\(3) & (!\u0|cpu_nios|E_src1\(3) & !\u0|cpu_nios|Add2~5\)) # (!\u0|cpu_nios|E_src2\(3) & ((!\u0|cpu_nios|Add2~5\) # (!\u0|cpu_nios|E_src1\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_src2\(3),
	datab => \u0|cpu_nios|E_src1\(3),
	datad => VCC,
	cin => \u0|cpu_nios|Add2~5\,
	combout => \u0|cpu_nios|Add2~6_combout\,
	cout => \u0|cpu_nios|Add2~7\);

-- Location: LCCOMB_X23_Y13_N24
\u0|cpu_nios|Add2~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|Add2~8_combout\ = ((\u0|cpu_nios|E_src1\(4) $ (\u0|cpu_nios|E_src2\(4) $ (!\u0|cpu_nios|Add2~7\)))) # (GND)
-- \u0|cpu_nios|Add2~9\ = CARRY((\u0|cpu_nios|E_src1\(4) & ((\u0|cpu_nios|E_src2\(4)) # (!\u0|cpu_nios|Add2~7\))) # (!\u0|cpu_nios|E_src1\(4) & (\u0|cpu_nios|E_src2\(4) & !\u0|cpu_nios|Add2~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_src1\(4),
	datab => \u0|cpu_nios|E_src2\(4),
	datad => VCC,
	cin => \u0|cpu_nios|Add2~7\,
	combout => \u0|cpu_nios|Add2~8_combout\,
	cout => \u0|cpu_nios|Add2~9\);

-- Location: LCCOMB_X23_Y13_N30
\u0|cpu_nios|Add2~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|Add2~14_combout\ = (\u0|cpu_nios|E_src2\(7) & ((\u0|cpu_nios|E_src1\(7) & (\u0|cpu_nios|Add2~13\ & VCC)) # (!\u0|cpu_nios|E_src1\(7) & (!\u0|cpu_nios|Add2~13\)))) # (!\u0|cpu_nios|E_src2\(7) & ((\u0|cpu_nios|E_src1\(7) & 
-- (!\u0|cpu_nios|Add2~13\)) # (!\u0|cpu_nios|E_src1\(7) & ((\u0|cpu_nios|Add2~13\) # (GND)))))
-- \u0|cpu_nios|Add2~15\ = CARRY((\u0|cpu_nios|E_src2\(7) & (!\u0|cpu_nios|E_src1\(7) & !\u0|cpu_nios|Add2~13\)) # (!\u0|cpu_nios|E_src2\(7) & ((!\u0|cpu_nios|Add2~13\) # (!\u0|cpu_nios|E_src1\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_src2\(7),
	datab => \u0|cpu_nios|E_src1\(7),
	datad => VCC,
	cin => \u0|cpu_nios|Add2~13\,
	combout => \u0|cpu_nios|Add2~14_combout\,
	cout => \u0|cpu_nios|Add2~15\);

-- Location: LCCOMB_X24_Y12_N0
\u0|cpu_nios|Add1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|Add1~16_combout\ = ((\u0|cpu_nios|E_src2\(8) $ (\u0|cpu_nios|E_src1\(8) $ (\u0|cpu_nios|Add1~15\)))) # (GND)
-- \u0|cpu_nios|Add1~17\ = CARRY((\u0|cpu_nios|E_src2\(8) & (\u0|cpu_nios|E_src1\(8) & !\u0|cpu_nios|Add1~15\)) # (!\u0|cpu_nios|E_src2\(8) & ((\u0|cpu_nios|E_src1\(8)) # (!\u0|cpu_nios|Add1~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_src2\(8),
	datab => \u0|cpu_nios|E_src1\(8),
	datad => VCC,
	cin => \u0|cpu_nios|Add1~15\,
	combout => \u0|cpu_nios|Add1~16_combout\,
	cout => \u0|cpu_nios|Add1~17\);

-- Location: LCCOMB_X24_Y12_N2
\u0|cpu_nios|Add1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|Add1~18_combout\ = (\u0|cpu_nios|E_src2\(9) & ((\u0|cpu_nios|E_src1\(9) & (!\u0|cpu_nios|Add1~17\)) # (!\u0|cpu_nios|E_src1\(9) & ((\u0|cpu_nios|Add1~17\) # (GND))))) # (!\u0|cpu_nios|E_src2\(9) & ((\u0|cpu_nios|E_src1\(9) & 
-- (\u0|cpu_nios|Add1~17\ & VCC)) # (!\u0|cpu_nios|E_src1\(9) & (!\u0|cpu_nios|Add1~17\))))
-- \u0|cpu_nios|Add1~19\ = CARRY((\u0|cpu_nios|E_src2\(9) & ((!\u0|cpu_nios|Add1~17\) # (!\u0|cpu_nios|E_src1\(9)))) # (!\u0|cpu_nios|E_src2\(9) & (!\u0|cpu_nios|E_src1\(9) & !\u0|cpu_nios|Add1~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_src2\(9),
	datab => \u0|cpu_nios|E_src1\(9),
	datad => VCC,
	cin => \u0|cpu_nios|Add1~17\,
	combout => \u0|cpu_nios|Add1~18_combout\,
	cout => \u0|cpu_nios|Add1~19\);

-- Location: LCCOMB_X24_Y12_N8
\u0|cpu_nios|Add1~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|Add1~24_combout\ = ((\u0|cpu_nios|E_src2\(12) $ (\u0|cpu_nios|E_src1\(12) $ (\u0|cpu_nios|Add1~23\)))) # (GND)
-- \u0|cpu_nios|Add1~25\ = CARRY((\u0|cpu_nios|E_src2\(12) & (\u0|cpu_nios|E_src1\(12) & !\u0|cpu_nios|Add1~23\)) # (!\u0|cpu_nios|E_src2\(12) & ((\u0|cpu_nios|E_src1\(12)) # (!\u0|cpu_nios|Add1~23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_src2\(12),
	datab => \u0|cpu_nios|E_src1\(12),
	datad => VCC,
	cin => \u0|cpu_nios|Add1~23\,
	combout => \u0|cpu_nios|Add1~24_combout\,
	cout => \u0|cpu_nios|Add1~25\);

-- Location: LCCOMB_X24_Y12_N16
\u0|cpu_nios|Add1~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|Add1~32_combout\ = ((\u0|cpu_nios|E_src1\(16) $ (\u0|cpu_nios|E_src2\(16) $ (\u0|cpu_nios|Add1~31\)))) # (GND)
-- \u0|cpu_nios|Add1~33\ = CARRY((\u0|cpu_nios|E_src1\(16) & ((!\u0|cpu_nios|Add1~31\) # (!\u0|cpu_nios|E_src2\(16)))) # (!\u0|cpu_nios|E_src1\(16) & (!\u0|cpu_nios|E_src2\(16) & !\u0|cpu_nios|Add1~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_src1\(16),
	datab => \u0|cpu_nios|E_src2\(16),
	datad => VCC,
	cin => \u0|cpu_nios|Add1~31\,
	combout => \u0|cpu_nios|Add1~32_combout\,
	cout => \u0|cpu_nios|Add1~33\);

-- Location: LCCOMB_X24_Y12_N18
\u0|cpu_nios|Add1~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|Add1~34_combout\ = (\u0|cpu_nios|E_src1\(17) & ((\u0|cpu_nios|E_src2\(17) & (!\u0|cpu_nios|Add1~33\)) # (!\u0|cpu_nios|E_src2\(17) & (\u0|cpu_nios|Add1~33\ & VCC)))) # (!\u0|cpu_nios|E_src1\(17) & ((\u0|cpu_nios|E_src2\(17) & 
-- ((\u0|cpu_nios|Add1~33\) # (GND))) # (!\u0|cpu_nios|E_src2\(17) & (!\u0|cpu_nios|Add1~33\))))
-- \u0|cpu_nios|Add1~35\ = CARRY((\u0|cpu_nios|E_src1\(17) & (\u0|cpu_nios|E_src2\(17) & !\u0|cpu_nios|Add1~33\)) # (!\u0|cpu_nios|E_src1\(17) & ((\u0|cpu_nios|E_src2\(17)) # (!\u0|cpu_nios|Add1~33\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_src1\(17),
	datab => \u0|cpu_nios|E_src2\(17),
	datad => VCC,
	cin => \u0|cpu_nios|Add1~33\,
	combout => \u0|cpu_nios|Add1~34_combout\,
	cout => \u0|cpu_nios|Add1~35\);

-- Location: LCCOMB_X24_Y12_N20
\u0|cpu_nios|Add1~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|Add1~36_combout\ = ((\u0|cpu_nios|E_src2\(18) $ (\u0|cpu_nios|E_src1\(18) $ (\u0|cpu_nios|Add1~35\)))) # (GND)
-- \u0|cpu_nios|Add1~37\ = CARRY((\u0|cpu_nios|E_src2\(18) & (\u0|cpu_nios|E_src1\(18) & !\u0|cpu_nios|Add1~35\)) # (!\u0|cpu_nios|E_src2\(18) & ((\u0|cpu_nios|E_src1\(18)) # (!\u0|cpu_nios|Add1~35\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_src2\(18),
	datab => \u0|cpu_nios|E_src1\(18),
	datad => VCC,
	cin => \u0|cpu_nios|Add1~35\,
	combout => \u0|cpu_nios|Add1~36_combout\,
	cout => \u0|cpu_nios|Add1~37\);

-- Location: LCCOMB_X24_Y12_N26
\u0|cpu_nios|Add1~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|Add1~42_combout\ = (\u0|cpu_nios|E_src1\(21) & ((\u0|cpu_nios|E_src2\(21) & (!\u0|cpu_nios|Add1~41\)) # (!\u0|cpu_nios|E_src2\(21) & (\u0|cpu_nios|Add1~41\ & VCC)))) # (!\u0|cpu_nios|E_src1\(21) & ((\u0|cpu_nios|E_src2\(21) & 
-- ((\u0|cpu_nios|Add1~41\) # (GND))) # (!\u0|cpu_nios|E_src2\(21) & (!\u0|cpu_nios|Add1~41\))))
-- \u0|cpu_nios|Add1~43\ = CARRY((\u0|cpu_nios|E_src1\(21) & (\u0|cpu_nios|E_src2\(21) & !\u0|cpu_nios|Add1~41\)) # (!\u0|cpu_nios|E_src1\(21) & ((\u0|cpu_nios|E_src2\(21)) # (!\u0|cpu_nios|Add1~41\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_src1\(21),
	datab => \u0|cpu_nios|E_src2\(21),
	datad => VCC,
	cin => \u0|cpu_nios|Add1~41\,
	combout => \u0|cpu_nios|Add1~42_combout\,
	cout => \u0|cpu_nios|Add1~43\);

-- Location: LCCOMB_X23_Y12_N4
\u0|cpu_nios|Add2~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|Add2~20_combout\ = ((\u0|cpu_nios|E_src2\(10) $ (\u0|cpu_nios|E_src1\(10) $ (!\u0|cpu_nios|Add2~19\)))) # (GND)
-- \u0|cpu_nios|Add2~21\ = CARRY((\u0|cpu_nios|E_src2\(10) & ((\u0|cpu_nios|E_src1\(10)) # (!\u0|cpu_nios|Add2~19\))) # (!\u0|cpu_nios|E_src2\(10) & (\u0|cpu_nios|E_src1\(10) & !\u0|cpu_nios|Add2~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_src2\(10),
	datab => \u0|cpu_nios|E_src1\(10),
	datad => VCC,
	cin => \u0|cpu_nios|Add2~19\,
	combout => \u0|cpu_nios|Add2~20_combout\,
	cout => \u0|cpu_nios|Add2~21\);

-- Location: LCCOMB_X23_Y12_N10
\u0|cpu_nios|Add2~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|Add2~26_combout\ = (\u0|cpu_nios|E_src2\(13) & ((\u0|cpu_nios|E_src1\(13) & (\u0|cpu_nios|Add2~25\ & VCC)) # (!\u0|cpu_nios|E_src1\(13) & (!\u0|cpu_nios|Add2~25\)))) # (!\u0|cpu_nios|E_src2\(13) & ((\u0|cpu_nios|E_src1\(13) & 
-- (!\u0|cpu_nios|Add2~25\)) # (!\u0|cpu_nios|E_src1\(13) & ((\u0|cpu_nios|Add2~25\) # (GND)))))
-- \u0|cpu_nios|Add2~27\ = CARRY((\u0|cpu_nios|E_src2\(13) & (!\u0|cpu_nios|E_src1\(13) & !\u0|cpu_nios|Add2~25\)) # (!\u0|cpu_nios|E_src2\(13) & ((!\u0|cpu_nios|Add2~25\) # (!\u0|cpu_nios|E_src1\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_src2\(13),
	datab => \u0|cpu_nios|E_src1\(13),
	datad => VCC,
	cin => \u0|cpu_nios|Add2~25\,
	combout => \u0|cpu_nios|Add2~26_combout\,
	cout => \u0|cpu_nios|Add2~27\);

-- Location: LCCOMB_X23_Y12_N14
\u0|cpu_nios|Add2~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|Add2~30_combout\ = (\u0|cpu_nios|E_src1\(15) & ((\u0|cpu_nios|E_src2\(15) & (\u0|cpu_nios|Add2~29\ & VCC)) # (!\u0|cpu_nios|E_src2\(15) & (!\u0|cpu_nios|Add2~29\)))) # (!\u0|cpu_nios|E_src1\(15) & ((\u0|cpu_nios|E_src2\(15) & 
-- (!\u0|cpu_nios|Add2~29\)) # (!\u0|cpu_nios|E_src2\(15) & ((\u0|cpu_nios|Add2~29\) # (GND)))))
-- \u0|cpu_nios|Add2~31\ = CARRY((\u0|cpu_nios|E_src1\(15) & (!\u0|cpu_nios|E_src2\(15) & !\u0|cpu_nios|Add2~29\)) # (!\u0|cpu_nios|E_src1\(15) & ((!\u0|cpu_nios|Add2~29\) # (!\u0|cpu_nios|E_src2\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_src1\(15),
	datab => \u0|cpu_nios|E_src2\(15),
	datad => VCC,
	cin => \u0|cpu_nios|Add2~29\,
	combout => \u0|cpu_nios|Add2~30_combout\,
	cout => \u0|cpu_nios|Add2~31\);

-- Location: LCCOMB_X23_Y12_N22
\u0|cpu_nios|Add2~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|Add2~38_combout\ = (\u0|cpu_nios|E_src1\(19) & ((\u0|cpu_nios|E_src2\(19) & (\u0|cpu_nios|Add2~37\ & VCC)) # (!\u0|cpu_nios|E_src2\(19) & (!\u0|cpu_nios|Add2~37\)))) # (!\u0|cpu_nios|E_src1\(19) & ((\u0|cpu_nios|E_src2\(19) & 
-- (!\u0|cpu_nios|Add2~37\)) # (!\u0|cpu_nios|E_src2\(19) & ((\u0|cpu_nios|Add2~37\) # (GND)))))
-- \u0|cpu_nios|Add2~39\ = CARRY((\u0|cpu_nios|E_src1\(19) & (!\u0|cpu_nios|E_src2\(19) & !\u0|cpu_nios|Add2~37\)) # (!\u0|cpu_nios|E_src1\(19) & ((!\u0|cpu_nios|Add2~37\) # (!\u0|cpu_nios|E_src2\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_src1\(19),
	datab => \u0|cpu_nios|E_src2\(19),
	datad => VCC,
	cin => \u0|cpu_nios|Add2~37\,
	combout => \u0|cpu_nios|Add2~38_combout\,
	cout => \u0|cpu_nios|Add2~39\);

-- Location: LCCOMB_X23_Y12_N24
\u0|cpu_nios|Add2~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|Add2~40_combout\ = ((\u0|cpu_nios|E_src2\(20) $ (\u0|cpu_nios|E_src1\(20) $ (!\u0|cpu_nios|Add2~39\)))) # (GND)
-- \u0|cpu_nios|Add2~41\ = CARRY((\u0|cpu_nios|E_src2\(20) & ((\u0|cpu_nios|E_src1\(20)) # (!\u0|cpu_nios|Add2~39\))) # (!\u0|cpu_nios|E_src2\(20) & (\u0|cpu_nios|E_src1\(20) & !\u0|cpu_nios|Add2~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_src2\(20),
	datab => \u0|cpu_nios|E_src1\(20),
	datad => VCC,
	cin => \u0|cpu_nios|Add2~39\,
	combout => \u0|cpu_nios|Add2~40_combout\,
	cout => \u0|cpu_nios|Add2~41\);

-- Location: LCCOMB_X23_Y12_N28
\u0|cpu_nios|Add2~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|Add2~44_combout\ = ((\u0|cpu_nios|E_src1\(22) $ (\u0|cpu_nios|E_src2\(22) $ (!\u0|cpu_nios|Add2~43\)))) # (GND)
-- \u0|cpu_nios|Add2~45\ = CARRY((\u0|cpu_nios|E_src1\(22) & ((\u0|cpu_nios|E_src2\(22)) # (!\u0|cpu_nios|Add2~43\))) # (!\u0|cpu_nios|E_src1\(22) & (\u0|cpu_nios|E_src2\(22) & !\u0|cpu_nios|Add2~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_src1\(22),
	datab => \u0|cpu_nios|E_src2\(22),
	datad => VCC,
	cin => \u0|cpu_nios|Add2~43\,
	combout => \u0|cpu_nios|Add2~44_combout\,
	cout => \u0|cpu_nios|Add2~45\);

-- Location: LCCOMB_X23_Y11_N0
\u0|cpu_nios|Add2~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|Add2~48_combout\ = ((\u0|cpu_nios|E_src1\(24) $ (\u0|cpu_nios|E_src2\(24) $ (!\u0|cpu_nios|Add2~47\)))) # (GND)
-- \u0|cpu_nios|Add2~49\ = CARRY((\u0|cpu_nios|E_src1\(24) & ((\u0|cpu_nios|E_src2\(24)) # (!\u0|cpu_nios|Add2~47\))) # (!\u0|cpu_nios|E_src1\(24) & (\u0|cpu_nios|E_src2\(24) & !\u0|cpu_nios|Add2~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_src1\(24),
	datab => \u0|cpu_nios|E_src2\(24),
	datad => VCC,
	cin => \u0|cpu_nios|Add2~47\,
	combout => \u0|cpu_nios|Add2~48_combout\,
	cout => \u0|cpu_nios|Add2~49\);

-- Location: LCFF_X20_Y14_N9
\u0|cpu_nios|W_alu_result[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|W_alu_result[0]~23_combout\,
	sdata => \u0|cpu_nios|E_shift_rot_result\(0),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|cpu_nios|E_alu_result~14_combout\,
	sload => \u0|cpu_nios|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|W_alu_result\(0));

-- Location: M4K_X26_Y12
\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"DEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEF",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Nios_Qsys_cpu_nios_rf_ram_a.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_register_bank_a_module:Nios_Qsys_cpu_nios_register_bank_a|altsyncram:the_altsyncram|altsyncram_fpg1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 32,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 5,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 32,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \u0|cpu_nios|W_rf_wren~combout\,
	portbrewe => VCC,
	clk0 => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	portadatain => \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X14_Y18_N18
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|Add2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|Add2~0_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~regout\ & 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|comb~1_combout\ & VCC)) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~regout\ & 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|comb~1_combout\ $ (VCC)))
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|Add2~1\ = 
-- CARRY((!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~regout\ & 
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|comb~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~regout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|comb~1_combout\,
	datad => VCC,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|Add2~0_combout\,
	cout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|Add2~1\);

-- Location: LCCOMB_X14_Y18_N20
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|Add2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|Add2~2_combout\ = 
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|comb~0_combout\ $ 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|Add2~1\ $ 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|comb~0_combout\,
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~regout\,
	cin => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|Add2~1\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|Add2~2_combout\);

-- Location: LCCOMB_X24_Y11_N2
\u0|cpu_nios|Add1~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|Add1~50_combout\ = (\u0|cpu_nios|E_src1\(25) & ((\u0|cpu_nios|E_src2\(25) & (!\u0|cpu_nios|Add1~49\)) # (!\u0|cpu_nios|E_src2\(25) & (\u0|cpu_nios|Add1~49\ & VCC)))) # (!\u0|cpu_nios|E_src1\(25) & ((\u0|cpu_nios|E_src2\(25) & 
-- ((\u0|cpu_nios|Add1~49\) # (GND))) # (!\u0|cpu_nios|E_src2\(25) & (!\u0|cpu_nios|Add1~49\))))
-- \u0|cpu_nios|Add1~51\ = CARRY((\u0|cpu_nios|E_src1\(25) & (\u0|cpu_nios|E_src2\(25) & !\u0|cpu_nios|Add1~49\)) # (!\u0|cpu_nios|E_src1\(25) & ((\u0|cpu_nios|E_src2\(25)) # (!\u0|cpu_nios|Add1~49\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_src1\(25),
	datab => \u0|cpu_nios|E_src2\(25),
	datad => VCC,
	cin => \u0|cpu_nios|Add1~49\,
	combout => \u0|cpu_nios|Add1~50_combout\,
	cout => \u0|cpu_nios|Add1~51\);

-- Location: LCCOMB_X24_Y11_N4
\u0|cpu_nios|Add1~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|Add1~52_combout\ = ((\u0|cpu_nios|E_src1\(26) $ (\u0|cpu_nios|E_src2\(26) $ (\u0|cpu_nios|Add1~51\)))) # (GND)
-- \u0|cpu_nios|Add1~53\ = CARRY((\u0|cpu_nios|E_src1\(26) & ((!\u0|cpu_nios|Add1~51\) # (!\u0|cpu_nios|E_src2\(26)))) # (!\u0|cpu_nios|E_src1\(26) & (!\u0|cpu_nios|E_src2\(26) & !\u0|cpu_nios|Add1~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_src1\(26),
	datab => \u0|cpu_nios|E_src2\(26),
	datad => VCC,
	cin => \u0|cpu_nios|Add1~51\,
	combout => \u0|cpu_nios|Add1~52_combout\,
	cout => \u0|cpu_nios|Add1~53\);

-- Location: LCCOMB_X24_Y11_N8
\u0|cpu_nios|Add1~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|Add1~56_combout\ = ((\u0|cpu_nios|E_src1\(28) $ (\u0|cpu_nios|E_src2\(28) $ (\u0|cpu_nios|Add1~55\)))) # (GND)
-- \u0|cpu_nios|Add1~57\ = CARRY((\u0|cpu_nios|E_src1\(28) & ((!\u0|cpu_nios|Add1~55\) # (!\u0|cpu_nios|E_src2\(28)))) # (!\u0|cpu_nios|E_src1\(28) & (!\u0|cpu_nios|E_src2\(28) & !\u0|cpu_nios|Add1~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_src1\(28),
	datab => \u0|cpu_nios|E_src2\(28),
	datad => VCC,
	cin => \u0|cpu_nios|Add1~55\,
	combout => \u0|cpu_nios|Add1~56_combout\,
	cout => \u0|cpu_nios|Add1~57\);

-- Location: LCCOMB_X24_Y11_N14
\u0|cpu_nios|Add1~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|Add1~62_combout\ = (\u0|cpu_nios|E_arith_src1\(31) & ((\u0|cpu_nios|E_arith_src2\(31) & (!\u0|cpu_nios|Add1~61\)) # (!\u0|cpu_nios|E_arith_src2\(31) & (\u0|cpu_nios|Add1~61\ & VCC)))) # (!\u0|cpu_nios|E_arith_src1\(31) & 
-- ((\u0|cpu_nios|E_arith_src2\(31) & ((\u0|cpu_nios|Add1~61\) # (GND))) # (!\u0|cpu_nios|E_arith_src2\(31) & (!\u0|cpu_nios|Add1~61\))))
-- \u0|cpu_nios|Add1~63\ = CARRY((\u0|cpu_nios|E_arith_src1\(31) & (\u0|cpu_nios|E_arith_src2\(31) & !\u0|cpu_nios|Add1~61\)) # (!\u0|cpu_nios|E_arith_src1\(31) & ((\u0|cpu_nios|E_arith_src2\(31)) # (!\u0|cpu_nios|Add1~61\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_arith_src1\(31),
	datab => \u0|cpu_nios|E_arith_src2\(31),
	datad => VCC,
	cin => \u0|cpu_nios|Add1~61\,
	combout => \u0|cpu_nios|Add1~62_combout\,
	cout => \u0|cpu_nios|Add1~63\);

-- Location: LCCOMB_X24_Y11_N16
\u0|cpu_nios|Add1~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|Add1~64_combout\ = \u0|cpu_nios|Add1~63\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u0|cpu_nios|Add1~63\,
	combout => \u0|cpu_nios|Add1~64_combout\);

-- Location: LCCOMB_X23_Y11_N2
\u0|cpu_nios|Add2~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|Add2~50_combout\ = (\u0|cpu_nios|E_src1\(25) & ((\u0|cpu_nios|E_src2\(25) & (\u0|cpu_nios|Add2~49\ & VCC)) # (!\u0|cpu_nios|E_src2\(25) & (!\u0|cpu_nios|Add2~49\)))) # (!\u0|cpu_nios|E_src1\(25) & ((\u0|cpu_nios|E_src2\(25) & 
-- (!\u0|cpu_nios|Add2~49\)) # (!\u0|cpu_nios|E_src2\(25) & ((\u0|cpu_nios|Add2~49\) # (GND)))))
-- \u0|cpu_nios|Add2~51\ = CARRY((\u0|cpu_nios|E_src1\(25) & (!\u0|cpu_nios|E_src2\(25) & !\u0|cpu_nios|Add2~49\)) # (!\u0|cpu_nios|E_src1\(25) & ((!\u0|cpu_nios|Add2~49\) # (!\u0|cpu_nios|E_src2\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_src1\(25),
	datab => \u0|cpu_nios|E_src2\(25),
	datad => VCC,
	cin => \u0|cpu_nios|Add2~49\,
	combout => \u0|cpu_nios|Add2~50_combout\,
	cout => \u0|cpu_nios|Add2~51\);

-- Location: LCCOMB_X23_Y11_N4
\u0|cpu_nios|Add2~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|Add2~52_combout\ = ((\u0|cpu_nios|E_src1\(26) $ (\u0|cpu_nios|E_src2\(26) $ (!\u0|cpu_nios|Add2~51\)))) # (GND)
-- \u0|cpu_nios|Add2~53\ = CARRY((\u0|cpu_nios|E_src1\(26) & ((\u0|cpu_nios|E_src2\(26)) # (!\u0|cpu_nios|Add2~51\))) # (!\u0|cpu_nios|E_src1\(26) & (\u0|cpu_nios|E_src2\(26) & !\u0|cpu_nios|Add2~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_src1\(26),
	datab => \u0|cpu_nios|E_src2\(26),
	datad => VCC,
	cin => \u0|cpu_nios|Add2~51\,
	combout => \u0|cpu_nios|Add2~52_combout\,
	cout => \u0|cpu_nios|Add2~53\);

-- Location: LCCOMB_X23_Y11_N8
\u0|cpu_nios|Add2~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|Add2~56_combout\ = ((\u0|cpu_nios|E_src2\(28) $ (\u0|cpu_nios|E_src1\(28) $ (!\u0|cpu_nios|Add2~55\)))) # (GND)
-- \u0|cpu_nios|Add2~57\ = CARRY((\u0|cpu_nios|E_src2\(28) & ((\u0|cpu_nios|E_src1\(28)) # (!\u0|cpu_nios|Add2~55\))) # (!\u0|cpu_nios|E_src2\(28) & (\u0|cpu_nios|E_src1\(28) & !\u0|cpu_nios|Add2~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_src2\(28),
	datab => \u0|cpu_nios|E_src1\(28),
	datad => VCC,
	cin => \u0|cpu_nios|Add2~55\,
	combout => \u0|cpu_nios|Add2~56_combout\,
	cout => \u0|cpu_nios|Add2~57\);

-- Location: LCCOMB_X23_Y11_N12
\u0|cpu_nios|Add2~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|Add2~60_combout\ = ((\u0|cpu_nios|E_src1\(30) $ (\u0|cpu_nios|E_src2\(30) $ (!\u0|cpu_nios|Add2~59\)))) # (GND)
-- \u0|cpu_nios|Add2~61\ = CARRY((\u0|cpu_nios|E_src1\(30) & ((\u0|cpu_nios|E_src2\(30)) # (!\u0|cpu_nios|Add2~59\))) # (!\u0|cpu_nios|E_src1\(30) & (\u0|cpu_nios|E_src2\(30) & !\u0|cpu_nios|Add2~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_src1\(30),
	datab => \u0|cpu_nios|E_src2\(30),
	datad => VCC,
	cin => \u0|cpu_nios|Add2~59\,
	combout => \u0|cpu_nios|Add2~60_combout\,
	cout => \u0|cpu_nios|Add2~61\);

-- Location: LCFF_X21_Y13_N9
\u0|cpu_nios|E_shift_rot_cnt[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|E_shift_rot_cnt[0]~5_combout\,
	sdata => \u0|cpu_nios|E_src2\(0),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|cpu_nios|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|E_shift_rot_cnt\(0));

-- Location: LCFF_X21_Y13_N11
\u0|cpu_nios|E_shift_rot_cnt[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|E_shift_rot_cnt[1]~7_combout\,
	sdata => \u0|cpu_nios|E_src2\(1),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|cpu_nios|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|E_shift_rot_cnt\(1));

-- Location: LCFF_X21_Y13_N13
\u0|cpu_nios|E_shift_rot_cnt[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|E_shift_rot_cnt[2]~9_combout\,
	sdata => \u0|cpu_nios|E_src2\(2),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|cpu_nios|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|E_shift_rot_cnt\(2));

-- Location: LCFF_X21_Y13_N15
\u0|cpu_nios|E_shift_rot_cnt[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|E_shift_rot_cnt[3]~11_combout\,
	sdata => \u0|cpu_nios|E_src2\(3),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|cpu_nios|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|E_shift_rot_cnt\(3));

-- Location: LCFF_X21_Y13_N17
\u0|cpu_nios|E_shift_rot_cnt[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|E_shift_rot_cnt[4]~13_combout\,
	sdata => \u0|cpu_nios|E_src2\(4),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|cpu_nios|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|E_shift_rot_cnt\(4));

-- Location: LCCOMB_X8_Y12_N6
\u0|sdram_controller_0|Add0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Add0~4_combout\ = (\u0|sdram_controller_0|refresh_counter\(2) & ((GND) # (!\u0|sdram_controller_0|Add0~3\))) # (!\u0|sdram_controller_0|refresh_counter\(2) & (\u0|sdram_controller_0|Add0~3\ $ (GND)))
-- \u0|sdram_controller_0|Add0~5\ = CARRY((\u0|sdram_controller_0|refresh_counter\(2)) # (!\u0|sdram_controller_0|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|refresh_counter\(2),
	datad => VCC,
	cin => \u0|sdram_controller_0|Add0~3\,
	combout => \u0|sdram_controller_0|Add0~4_combout\,
	cout => \u0|sdram_controller_0|Add0~5\);

-- Location: LCCOMB_X8_Y12_N10
\u0|sdram_controller_0|Add0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Add0~8_combout\ = (\u0|sdram_controller_0|refresh_counter\(4) & ((GND) # (!\u0|sdram_controller_0|Add0~7\))) # (!\u0|sdram_controller_0|refresh_counter\(4) & (\u0|sdram_controller_0|Add0~7\ $ (GND)))
-- \u0|sdram_controller_0|Add0~9\ = CARRY((\u0|sdram_controller_0|refresh_counter\(4)) # (!\u0|sdram_controller_0|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_controller_0|refresh_counter\(4),
	datad => VCC,
	cin => \u0|sdram_controller_0|Add0~7\,
	combout => \u0|sdram_controller_0|Add0~8_combout\,
	cout => \u0|sdram_controller_0|Add0~9\);

-- Location: LCCOMB_X8_Y12_N12
\u0|sdram_controller_0|Add0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Add0~10_combout\ = (\u0|sdram_controller_0|refresh_counter\(5) & (\u0|sdram_controller_0|Add0~9\ & VCC)) # (!\u0|sdram_controller_0|refresh_counter\(5) & (!\u0|sdram_controller_0|Add0~9\))
-- \u0|sdram_controller_0|Add0~11\ = CARRY((!\u0|sdram_controller_0|refresh_counter\(5) & !\u0|sdram_controller_0|Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_controller_0|refresh_counter\(5),
	datad => VCC,
	cin => \u0|sdram_controller_0|Add0~9\,
	combout => \u0|sdram_controller_0|Add0~10_combout\,
	cout => \u0|sdram_controller_0|Add0~11\);

-- Location: LCCOMB_X8_Y12_N14
\u0|sdram_controller_0|Add0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Add0~12_combout\ = (\u0|sdram_controller_0|refresh_counter\(6) & ((GND) # (!\u0|sdram_controller_0|Add0~11\))) # (!\u0|sdram_controller_0|refresh_counter\(6) & (\u0|sdram_controller_0|Add0~11\ $ (GND)))
-- \u0|sdram_controller_0|Add0~13\ = CARRY((\u0|sdram_controller_0|refresh_counter\(6)) # (!\u0|sdram_controller_0|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_controller_0|refresh_counter\(6),
	datad => VCC,
	cin => \u0|sdram_controller_0|Add0~11\,
	combout => \u0|sdram_controller_0|Add0~12_combout\,
	cout => \u0|sdram_controller_0|Add0~13\);

-- Location: M4K_X26_Y17
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"2B14F3646EBB59D49E8A38058C3B766559ECF9ADC3538B4D07A291AA271280BCB116E52DD52FF8E6DC96074E8A51B5D46A37A7265E4834939A12B086A5760EF51632A960715169D01589587F0E36C9CE0CBDFE5E18751D8FCA88279EB411BF76BE88FEA77534691C8F52E9F13CDC5FBC535DBBBD54DAF288CEC5B43D86E551A7AE0B9F6907D8C4316E14665E49221416B6199CEC49688218DAFA23E963F28F104B993A1F7C2D37A9F7BDAB0D8A2AE36457F36C343B2078C63209122D8D29173AAA45AB33E8146FEC6F20457713D46A206CF9D94E5E12910D1BE16C812A8AB57E3F1E8F3DB0BD18740A7D2246492157D33A1E9F73D8209944BAA3BE6D8E072665",
	mem_init0 => X"0FF693B608FB10D80EA5EDD2511284E4E6317B4A0C593F145330D64BDFB038877FEEA30716ED0272AF9845B47FB890EEC4742A4E11B02EE63C9A6FA35177854EA4E57CC83F64BDCB11580444F9E3574818B879D64A2333239ABF481E485ADC12D2EDAB528681DB6B9AE4E81CF3A4657B090D049CDDA52B7490A22CF4EA4DE98B4EF7FD4D51342BBA7F3EAFA3B30BA801DA5397D7FD4692319454A8CF6B4E89034D033E13E47F7A43D347F4648BFBCC51B0ADF132E1E756E3BAB4B907015F5922F4112B2D5542527C0D0F94C592627E0501E9CD25EC9913F348E3DC351F71144197146103F79EA3D030864D621D638B85D02AD928435BA60961C4FDD1AA9599F9",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Nios_Qsys_cpu_nios_ociram_default_contents.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 2,
	port_a_byte_size => 8,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 16,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 8,
	port_b_data_width => 16,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_en~combout\,
	clk0 => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	portadatain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portabyteenamasks => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X20_Y14_N8
\u0|cpu_nios|W_alu_result[0]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|W_alu_result[0]~23_combout\ = (\u0|cpu_nios|R_ctrl_logic~regout\ & (\u0|cpu_nios|E_logic_result[0]~25_combout\)) # (!\u0|cpu_nios|R_ctrl_logic~regout\ & ((\u0|cpu_nios|E_arith_result[0]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|R_ctrl_logic~regout\,
	datab => \u0|cpu_nios|E_logic_result[0]~25_combout\,
	datad => \u0|cpu_nios|E_arith_result[0]~5_combout\,
	combout => \u0|cpu_nios|W_alu_result[0]~23_combout\);

-- Location: LCFF_X18_Y17_N17
\u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout\,
	sdata => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|jtag_uart_0|read_0~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(22));

-- Location: LCFF_X18_Y17_N11
\u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout\,
	sdata => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|jtag_uart_0|read_0~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(19));

-- Location: LCCOMB_X24_Y19_N6
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[2]~4_combout\ = (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg\(4) & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[1]~3\ $ (GND))) # (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg\(4) & 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[1]~3\ & VCC))
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[2]~5\ = CARRY((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg\(4) & 
-- !\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[1]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg\(4),
	datad => VCC,
	cin => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[1]~3\,
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[2]~4_combout\,
	cout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[2]~5\);

-- Location: LCCOMB_X24_Y19_N10
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[4]~8_combout\ = (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg\(6) & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[3]~7\ $ (GND))) # (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg\(6) & 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[3]~7\ & VCC))
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[4]~9\ = CARRY((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg\(6) & 
-- !\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[3]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg\(6),
	datad => VCC,
	cin => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[3]~7\,
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[4]~8_combout\,
	cout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[4]~9\);

-- Location: LCCOMB_X21_Y13_N8
\u0|cpu_nios|E_shift_rot_cnt[0]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_shift_rot_cnt[0]~5_combout\ = \u0|cpu_nios|E_shift_rot_cnt\(0) $ (VCC)
-- \u0|cpu_nios|E_shift_rot_cnt[0]~6\ = CARRY(\u0|cpu_nios|E_shift_rot_cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu_nios|E_shift_rot_cnt\(0),
	datad => VCC,
	combout => \u0|cpu_nios|E_shift_rot_cnt[0]~5_combout\,
	cout => \u0|cpu_nios|E_shift_rot_cnt[0]~6\);

-- Location: LCCOMB_X21_Y13_N10
\u0|cpu_nios|E_shift_rot_cnt[1]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_shift_rot_cnt[1]~7_combout\ = (\u0|cpu_nios|E_shift_rot_cnt\(1) & (\u0|cpu_nios|E_shift_rot_cnt[0]~6\ & VCC)) # (!\u0|cpu_nios|E_shift_rot_cnt\(1) & (!\u0|cpu_nios|E_shift_rot_cnt[0]~6\))
-- \u0|cpu_nios|E_shift_rot_cnt[1]~8\ = CARRY((!\u0|cpu_nios|E_shift_rot_cnt\(1) & !\u0|cpu_nios|E_shift_rot_cnt[0]~6\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_shift_rot_cnt\(1),
	datad => VCC,
	cin => \u0|cpu_nios|E_shift_rot_cnt[0]~6\,
	combout => \u0|cpu_nios|E_shift_rot_cnt[1]~7_combout\,
	cout => \u0|cpu_nios|E_shift_rot_cnt[1]~8\);

-- Location: LCCOMB_X21_Y13_N12
\u0|cpu_nios|E_shift_rot_cnt[2]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_shift_rot_cnt[2]~9_combout\ = (\u0|cpu_nios|E_shift_rot_cnt\(2) & ((GND) # (!\u0|cpu_nios|E_shift_rot_cnt[1]~8\))) # (!\u0|cpu_nios|E_shift_rot_cnt\(2) & (\u0|cpu_nios|E_shift_rot_cnt[1]~8\ $ (GND)))
-- \u0|cpu_nios|E_shift_rot_cnt[2]~10\ = CARRY((\u0|cpu_nios|E_shift_rot_cnt\(2)) # (!\u0|cpu_nios|E_shift_rot_cnt[1]~8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_shift_rot_cnt\(2),
	datad => VCC,
	cin => \u0|cpu_nios|E_shift_rot_cnt[1]~8\,
	combout => \u0|cpu_nios|E_shift_rot_cnt[2]~9_combout\,
	cout => \u0|cpu_nios|E_shift_rot_cnt[2]~10\);

-- Location: LCCOMB_X21_Y13_N14
\u0|cpu_nios|E_shift_rot_cnt[3]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_shift_rot_cnt[3]~11_combout\ = (\u0|cpu_nios|E_shift_rot_cnt\(3) & (\u0|cpu_nios|E_shift_rot_cnt[2]~10\ & VCC)) # (!\u0|cpu_nios|E_shift_rot_cnt\(3) & (!\u0|cpu_nios|E_shift_rot_cnt[2]~10\))
-- \u0|cpu_nios|E_shift_rot_cnt[3]~12\ = CARRY((!\u0|cpu_nios|E_shift_rot_cnt\(3) & !\u0|cpu_nios|E_shift_rot_cnt[2]~10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu_nios|E_shift_rot_cnt\(3),
	datad => VCC,
	cin => \u0|cpu_nios|E_shift_rot_cnt[2]~10\,
	combout => \u0|cpu_nios|E_shift_rot_cnt[3]~11_combout\,
	cout => \u0|cpu_nios|E_shift_rot_cnt[3]~12\);

-- Location: LCCOMB_X21_Y13_N16
\u0|cpu_nios|E_shift_rot_cnt[4]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_shift_rot_cnt[4]~13_combout\ = \u0|cpu_nios|E_shift_rot_cnt\(4) $ (\u0|cpu_nios|E_shift_rot_cnt[3]~12\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_shift_rot_cnt\(4),
	cin => \u0|cpu_nios|E_shift_rot_cnt[3]~12\,
	combout => \u0|cpu_nios|E_shift_rot_cnt[4]~13_combout\);

-- Location: LCFF_X17_Y13_N1
\u0|width_adapter|width_adapter|data_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_004|src_payload~3_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|width_adapter|width_adapter|use_reg~regout\,
	ena => \u0|width_adapter|width_adapter|data_reg[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter|width_adapter|data_reg\(3));

-- Location: LCFF_X17_Y13_N21
\u0|width_adapter|width_adapter|data_reg[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_004|src_payload~5_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|width_adapter|width_adapter|use_reg~regout\,
	ena => \u0|width_adapter|width_adapter|data_reg[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter|width_adapter|data_reg\(5));

-- Location: LCFF_X17_Y13_N31
\u0|width_adapter|width_adapter|data_reg[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_004|src_payload~6_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|width_adapter|width_adapter|use_reg~regout\,
	ena => \u0|width_adapter|width_adapter|data_reg[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter|width_adapter|data_reg\(6));

-- Location: LCFF_X17_Y13_N7
\u0|width_adapter|width_adapter|data_reg[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_004|src_payload~10_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|width_adapter|width_adapter|use_reg~regout\,
	ena => \u0|width_adapter|width_adapter|data_reg[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter|width_adapter|data_reg\(10));

-- Location: LCFF_X17_Y13_N5
\u0|width_adapter|width_adapter|data_reg[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_004|src_payload~13_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|width_adapter|width_adapter|use_reg~regout\,
	ena => \u0|width_adapter|width_adapter|data_reg[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter|width_adapter|data_reg\(13));

-- Location: LCFF_X17_Y13_N23
\u0|width_adapter|width_adapter|data_reg[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_004|src_payload~14_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|width_adapter|width_adapter|use_reg~regout\,
	ena => \u0|width_adapter|width_adapter|data_reg[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter|width_adapter|data_reg\(14));

-- Location: LCFF_X17_Y13_N17
\u0|width_adapter|width_adapter|data_reg[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_004|src_payload~15_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|width_adapter|width_adapter|use_reg~regout\,
	ena => \u0|width_adapter|width_adapter|data_reg[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter|width_adapter|data_reg\(15));

-- Location: M4K_X13_Y17
\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_r:the_Nios_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 8,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 6,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 8,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 63,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 8,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \u0|jtag_uart_0|wr_rfifo~combout\,
	portbrewe => VCC,
	clk0 => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	clk1 => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \u0|jtag_uart_0|wr_rfifo~combout\,
	ena1 => \u0|jtag_uart_0|fifo_rd~2_combout\,
	portadatain => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTADATAIN_bus\,
	portaaddr => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTAADDR_bus\,
	portbaddr => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\);

-- Location: LCFF_X18_Y20_N13
\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0));

-- Location: LCCOMB_X18_Y17_N10
\u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout\ = (\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3) & 
-- ((\u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~12\) # (GND))) # (!\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3) & 
-- (!\u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~12\))
-- \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~14\ = CARRY((\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3)) # 
-- (!\u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~12\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3),
	datad => VCC,
	cin => \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~12\,
	combout => \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout\,
	cout => \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~14\);

-- Location: LCCOMB_X18_Y17_N14
\u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout\ = (\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5) & 
-- ((\u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~16\) # (GND))) # (!\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5) & 
-- (!\u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~16\))
-- \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~18\ = CARRY((\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5)) # 
-- (!\u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5),
	datad => VCC,
	cin => \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~16\,
	combout => \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout\,
	cout => \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~18\);

-- Location: LCCOMB_X18_Y17_N16
\u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout\ = \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout\ $ 
-- (!\u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~18\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout\,
	cin => \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~18\,
	combout => \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout\);

-- Location: LCCOMB_X15_Y17_N18
\u0|jtag_uart_0|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|Add0~0_combout\ = (\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1) & 
-- (!\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0) & VCC)) # (!\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1) & 
-- (\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0) $ (GND)))
-- \u0|jtag_uart_0|Add0~1\ = CARRY((!\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1) & 
-- !\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1),
	datab => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0),
	datad => VCC,
	combout => \u0|jtag_uart_0|Add0~0_combout\,
	cout => \u0|jtag_uart_0|Add0~1\);

-- Location: LCCOMB_X15_Y17_N20
\u0|jtag_uart_0|Add0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|Add0~2_combout\ = (\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2) & ((\u0|jtag_uart_0|Add0~1\) # (GND))) # 
-- (!\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2) & (!\u0|jtag_uart_0|Add0~1\))
-- \u0|jtag_uart_0|Add0~3\ = CARRY((\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2)) # (!\u0|jtag_uart_0|Add0~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2),
	datad => VCC,
	cin => \u0|jtag_uart_0|Add0~1\,
	combout => \u0|jtag_uart_0|Add0~2_combout\,
	cout => \u0|jtag_uart_0|Add0~3\);

-- Location: LCCOMB_X15_Y17_N22
\u0|jtag_uart_0|Add0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|Add0~4_combout\ = (\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3) & (!\u0|jtag_uart_0|Add0~3\ & VCC)) # 
-- (!\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3) & (\u0|jtag_uart_0|Add0~3\ $ (GND)))
-- \u0|jtag_uart_0|Add0~5\ = CARRY((!\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3) & !\u0|jtag_uart_0|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3),
	datad => VCC,
	cin => \u0|jtag_uart_0|Add0~3\,
	combout => \u0|jtag_uart_0|Add0~4_combout\,
	cout => \u0|jtag_uart_0|Add0~5\);

-- Location: M4K_X26_Y20
\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 8,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 6,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 8,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 63,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 8,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \u0|jtag_uart_0|fifo_wr~regout\,
	portbrewe => VCC,
	clk0 => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	clk1 => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \u0|jtag_uart_0|fifo_wr~regout\,
	ena1 => \u0|jtag_uart_0|r_val~0_combout\,
	portadatain => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTADATAIN_bus\,
	portaaddr => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTAADDR_bus\,
	portbaddr => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X18_Y20_N12
\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\ = \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0) $ (((VCC) 
-- # (!\u0|jtag_uart_0|fifo_wr~regout\)))
-- \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ = CARRY(\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0) $ 
-- (!\u0|jtag_uart_0|fifo_wr~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110011001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0),
	datab => \u0|jtag_uart_0|fifo_wr~regout\,
	datad => VCC,
	combout => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\,
	cout => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\);

-- Location: M4K_X26_Y16
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"D6389D52803FA211FBBDB06356C2141836032558AE1AFD54C6A1893E2E66161215AFA2A4F195424FB4D48BE61F57999B4D893DE4D4DE4E44B2C7054DC9EAAC490E676B5F5C3E462A56C3EEFC54EAB83714D656A3B3D2E742BE5A93C6808ACFEBD19BB0170E2476644194DD37859549800C1385589842AFD13B441B4FF25F378BFA34688D6693C871E2823249FF832228736B7365D3377EA485E071584D65FBDBDA8E6936C39504238A87C1C603CF2AB1C8EA269EB2CC184D0E297FA5E0E6B15EAF847BC3944500EC86DE625F0D8438CF48BA6464B41D86600249F9C82AED70B8E75093C717BDB27036830B796EDC121464E5149A29347F8E014CE7657A840F7A",
	mem_init0 => X"E22D89E5CC19F25208AF74E674C2BF146A971D945E4CE85C495C000E2ED734570E0633C0D16396334A6D83289E80F670B8DA2625B27FA96A2A745B559500F7E2AA0679EAC5E665A85DC93FE22A33BEDBAED946CE95C9985DF1EF8EEF1E3B1ECF05472006E69D56429E0D3EB778D4BEC999BE323245638CC73FB79F5C08617F7FADF4109894A24FB45B248839F59DEBECEA75E3E540695C5A11F75741D1CDE2B5C2283F512C2007810548E2FCE19B1DE6FE582F99C6E6FE9A16C99A4FC86B5D04D1ED45D50F22665DEA9445A3BBE73B4B2442DCD144F42A297D4A410A4C6498102A6E47B57AD351D8681486DFB1AD1CAEBC8ED1300BDEC6AAB6933214ABE5887A",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Nios_Qsys_cpu_nios_ociram_default_contents.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 2,
	port_a_byte_size => 8,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 16,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 8,
	port_b_data_width => 16,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_en~combout\,
	clk0 => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	portadatain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\,
	portabyteenamasks => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: LCFF_X21_Y11_N5
\u0|cpu_nios|E_shift_rot_result[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|E_shift_rot_result_nxt[28]~30_combout\,
	sdata => \u0|cpu_nios|E_src1\(28),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|cpu_nios|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|E_shift_rot_result\(28));

-- Location: LCFF_X24_Y18_N13
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[11]~5_combout\,
	sdata => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(14),
	sload => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(11));

-- Location: LCFF_X24_Y18_N9
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[18]~8_combout\,
	sdata => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(21),
	sload => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(18));

-- Location: LCCOMB_X24_Y18_N12
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[11]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[11]~5_combout\ = (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_rd_d1~regout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(11))) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_rd_d1~regout\ & ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(11),
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_rd_d1~regout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Equal0~0_combout\,
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[11]~5_combout\);

-- Location: LCCOMB_X24_Y18_N8
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[18]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[18]~8_combout\ = (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_rd_d1~regout\ & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(18)))) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_rd_d1~regout\ & (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Equal0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_rd_d1~regout\,
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Equal0~2_combout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(18),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[18]~8_combout\);

-- Location: LCFF_X24_Y20_N3
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|ir_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|ir_out[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|ir_out\(1));

-- Location: LCFF_X21_Y20_N1
\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|tdo~reg0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|tdo~reg0feeder_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|tdo~reg0_regout\);

-- Location: LCCOMB_X18_Y14_N12
\u0|addr_router_001|Equal2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|addr_router_001|Equal2~0_combout\ = (!\u0|cpu_nios|W_alu_result\(7) & !\u0|cpu_nios|W_alu_result\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu_nios|W_alu_result\(7),
	datad => \u0|cpu_nios|W_alu_result\(8),
	combout => \u0|addr_router_001|Equal2~0_combout\);

-- Location: LCCOMB_X21_Y12_N2
\u0|addr_router_001|Equal1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|addr_router_001|Equal1~2_combout\ = (!\u0|cpu_nios|W_alu_result\(15) & (!\u0|cpu_nios|W_alu_result\(16) & (!\u0|cpu_nios|W_alu_result\(13) & \u0|cpu_nios|W_alu_result\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|W_alu_result\(15),
	datab => \u0|cpu_nios|W_alu_result\(16),
	datac => \u0|cpu_nios|W_alu_result\(13),
	datad => \u0|cpu_nios|W_alu_result\(14),
	combout => \u0|addr_router_001|Equal1~2_combout\);

-- Location: LCCOMB_X18_Y14_N2
\u0|addr_router_001|Equal2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|addr_router_001|Equal2~4_combout\ = (\u0|addr_router_001|Equal2~0_combout\ & (\u0|addr_router_001|Equal2~2_combout\ & (\u0|addr_router_001|Equal2~3_combout\ & !\u0|cpu_nios|W_alu_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|addr_router_001|Equal2~0_combout\,
	datab => \u0|addr_router_001|Equal2~2_combout\,
	datac => \u0|addr_router_001|Equal2~3_combout\,
	datad => \u0|cpu_nios|W_alu_result\(4),
	combout => \u0|addr_router_001|Equal2~4_combout\);

-- Location: LCFF_X19_Y11_N31
\u0|cpu_nios|F_pc[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|F_pc_no_crst_nxt[21]~3_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|cpu_nios|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|F_pc\(21));

-- Location: LCCOMB_X18_Y12_N10
\u0|addr_router|Equal1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|addr_router|Equal1~0_combout\ = (!\u0|cpu_nios|F_pc\(20) & (\u0|cpu_nios|F_pc\(21) & (\u0|cpu_nios|F_pc\(12) & \u0|cpu_nios|F_pc\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|F_pc\(20),
	datab => \u0|cpu_nios|F_pc\(21),
	datac => \u0|cpu_nios|F_pc\(12),
	datad => \u0|cpu_nios|F_pc\(22),
	combout => \u0|addr_router|Equal1~0_combout\);

-- Location: LCCOMB_X18_Y12_N26
\u0|addr_router|Equal2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|addr_router|Equal2~2_combout\ = (\u0|addr_router|Equal2~1_combout\ & (!\u0|cpu_nios|F_pc\(5) & !\u0|cpu_nios|F_pc\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|addr_router|Equal2~1_combout\,
	datac => \u0|cpu_nios|F_pc\(5),
	datad => \u0|cpu_nios|F_pc\(6),
	combout => \u0|addr_router|Equal2~2_combout\);

-- Location: LCCOMB_X18_Y12_N4
\u0|cmd_xbar_demux|src2_valid~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_demux|src2_valid~0_combout\ = (!\u0|cpu_nios|F_pc\(2) & (\u0|addr_router|Equal2~2_combout\ & (\u0|cmd_xbar_mux_003|src_payload~0_combout\ & \u0|addr_router|Equal2~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|F_pc\(2),
	datab => \u0|addr_router|Equal2~2_combout\,
	datac => \u0|cmd_xbar_mux_003|src_payload~0_combout\,
	datad => \u0|addr_router|Equal2~3_combout\,
	combout => \u0|cmd_xbar_demux|src2_valid~0_combout\);

-- Location: LCFF_X14_Y11_N1
\u0|sdram_controller_0|active_rnw\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[40]~1_combout\,
	sload => VCC,
	ena => \u0|sdram_controller_0|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|active_rnw~regout\);

-- Location: LCCOMB_X14_Y11_N26
\u0|sdram_controller_0|pending~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|pending~0_combout\ = (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[40]~1_combout\ & (\u0|sdram_controller_0|active_rnw~regout\ & 
-- (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[26]~0_combout\ $ (!\u0|sdram_controller_0|active_addr\(8))))) # (!\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[40]~1_combout\ & 
-- (!\u0|sdram_controller_0|active_rnw~regout\ & (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[26]~0_combout\ $ (!\u0|sdram_controller_0|active_addr\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[40]~1_combout\,
	datab => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[26]~0_combout\,
	datac => \u0|sdram_controller_0|active_addr\(8),
	datad => \u0|sdram_controller_0|active_rnw~regout\,
	combout => \u0|sdram_controller_0|pending~0_combout\);

-- Location: LCCOMB_X12_Y11_N20
\u0|sdram_controller_0|pending~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|pending~1_combout\ = (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[39]~2_combout\ & (\u0|sdram_controller_0|active_addr\(21) & 
-- (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[27]~3_combout\ $ (!\u0|sdram_controller_0|active_addr\(9))))) # (!\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[39]~2_combout\ & 
-- (!\u0|sdram_controller_0|active_addr\(21) & (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[27]~3_combout\ $ (!\u0|sdram_controller_0|active_addr\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[39]~2_combout\,
	datab => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[27]~3_combout\,
	datac => \u0|sdram_controller_0|active_addr\(21),
	datad => \u0|sdram_controller_0|active_addr\(9),
	combout => \u0|sdram_controller_0|pending~1_combout\);

-- Location: LCCOMB_X15_Y11_N10
\u0|sdram_controller_0|pending~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|pending~2_combout\ = (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[29]~4_combout\ & (\u0|sdram_controller_0|active_addr\(11) & (\u0|sdram_controller_0|active_addr\(10) $ 
-- (!\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[28]~5_combout\)))) # (!\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[29]~4_combout\ & (!\u0|sdram_controller_0|active_addr\(11) & 
-- (\u0|sdram_controller_0|active_addr\(10) $ (!\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[28]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[29]~4_combout\,
	datab => \u0|sdram_controller_0|active_addr\(10),
	datac => \u0|sdram_controller_0|active_addr\(11),
	datad => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[28]~5_combout\,
	combout => \u0|sdram_controller_0|pending~2_combout\);

-- Location: LCCOMB_X15_Y11_N30
\u0|sdram_controller_0|pending~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|pending~3_combout\ = (\u0|sdram_controller_0|active_addr\(12) & (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[30]~7_combout\ & 
-- (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[31]~6_combout\ $ (!\u0|sdram_controller_0|active_addr\(13))))) # (!\u0|sdram_controller_0|active_addr\(12) & 
-- (!\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[30]~7_combout\ & (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[31]~6_combout\ $ (!\u0|sdram_controller_0|active_addr\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|active_addr\(12),
	datab => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[31]~6_combout\,
	datac => \u0|sdram_controller_0|active_addr\(13),
	datad => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[30]~7_combout\,
	combout => \u0|sdram_controller_0|pending~3_combout\);

-- Location: LCCOMB_X15_Y11_N24
\u0|sdram_controller_0|pending~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|pending~4_combout\ = (\u0|sdram_controller_0|pending~2_combout\ & (\u0|sdram_controller_0|pending~0_combout\ & (\u0|sdram_controller_0|pending~1_combout\ & \u0|sdram_controller_0|pending~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|pending~2_combout\,
	datab => \u0|sdram_controller_0|pending~0_combout\,
	datac => \u0|sdram_controller_0|pending~1_combout\,
	datad => \u0|sdram_controller_0|pending~3_combout\,
	combout => \u0|sdram_controller_0|pending~4_combout\);

-- Location: LCFF_X17_Y12_N21
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|width_adapter|width_adapter|out_data[26]~21_combout\,
	ena => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0\(25));

-- Location: LCFF_X14_Y12_N21
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0|comb~3_combout\,
	ena => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0\(17));

-- Location: LCFF_X8_Y11_N7
\u0|sdram_controller_0|i_cmd[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0|Selector1~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|i_cmd\(2));

-- Location: LCFF_X8_Y11_N25
\u0|sdram_controller_0|i_cmd[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0|Selector2~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|i_cmd\(1));

-- Location: LCCOMB_X8_Y11_N10
\u0|sdram_controller_0|Selector21~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector21~0_combout\ = (\u0|sdram_controller_0|m_state.000000001~regout\ & (((\u0|sdram_controller_0|m_state.010000000~regout\)))) # (!\u0|sdram_controller_0|m_state.000000001~regout\ & (\u0|sdram_controller_0|i_cmd\(1) & 
-- ((!\u0|sdram_controller_0|init_done~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|i_cmd\(1),
	datab => \u0|sdram_controller_0|m_state.010000000~regout\,
	datac => \u0|sdram_controller_0|m_state.000000001~regout\,
	datad => \u0|sdram_controller_0|init_done~regout\,
	combout => \u0|sdram_controller_0|Selector21~0_combout\);

-- Location: LCFF_X8_Y11_N21
\u0|sdram_controller_0|i_cmd[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0|Selector3~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|i_cmd\(0));

-- Location: LCFF_X8_Y11_N17
\u0|sdram_controller_0|i_cmd[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0|Selector0~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|i_cmd\(3));

-- Location: LCFF_X28_Y18_N1
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~12_combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[6]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(1));

-- Location: LCFF_X28_Y20_N7
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|DRsize.000\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|DRsize.000~feeder_combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_uir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|DRsize.000~regout\);

-- Location: LCCOMB_X24_Y20_N22
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~10_combout\ = 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_cdr~combout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(0))) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_cdr~combout\ & 
-- (((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg\(0) & 
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|Mux37~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(0),
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg\(0),
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|Mux37~0_combout\,
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~10_combout\);

-- Location: LCFF_X25_Y16_N3
\u0|cpu_nios|E_src2[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|R_src2_lo[13]~12_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|E_src2\(13));

-- Location: LCFF_X27_Y16_N9
\u0|cpu_nios|E_src2[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|R_src2_lo[11]~14_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|E_src2\(11));

-- Location: LCCOMB_X20_Y11_N12
\u0|cpu_nios|E_logic_result[23]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_logic_result[23]~3_combout\ = (\u0|cpu_nios|E_src2\(23) & (\u0|cpu_nios|R_logic_op\(1) $ (((\u0|cpu_nios|R_logic_op\(0) & \u0|cpu_nios|E_src1\(23)))))) # (!\u0|cpu_nios|E_src2\(23) & ((\u0|cpu_nios|R_logic_op\(1) & 
-- ((\u0|cpu_nios|E_src1\(23)))) # (!\u0|cpu_nios|R_logic_op\(1) & (!\u0|cpu_nios|R_logic_op\(0) & !\u0|cpu_nios|E_src1\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|R_logic_op\(1),
	datab => \u0|cpu_nios|R_logic_op\(0),
	datac => \u0|cpu_nios|E_src2\(23),
	datad => \u0|cpu_nios|E_src1\(23),
	combout => \u0|cpu_nios|E_logic_result[23]~3_combout\);

-- Location: LCCOMB_X20_Y11_N16
\u0|cpu_nios|E_logic_result[21]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_logic_result[21]~5_combout\ = (\u0|cpu_nios|E_src2\(21) & (\u0|cpu_nios|R_logic_op\(1) $ (((\u0|cpu_nios|R_logic_op\(0) & \u0|cpu_nios|E_src1\(21)))))) # (!\u0|cpu_nios|E_src2\(21) & ((\u0|cpu_nios|R_logic_op\(1) & 
-- ((\u0|cpu_nios|E_src1\(21)))) # (!\u0|cpu_nios|R_logic_op\(1) & (!\u0|cpu_nios|R_logic_op\(0) & !\u0|cpu_nios|E_src1\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|R_logic_op\(1),
	datab => \u0|cpu_nios|R_logic_op\(0),
	datac => \u0|cpu_nios|E_src2\(21),
	datad => \u0|cpu_nios|E_src1\(21),
	combout => \u0|cpu_nios|E_logic_result[21]~5_combout\);

-- Location: LCCOMB_X21_Y12_N12
\u0|cpu_nios|E_logic_result[16]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_logic_result[16]~11_combout\ = (\u0|cpu_nios|E_src2\(16) & (\u0|cpu_nios|R_logic_op\(1) $ (((\u0|cpu_nios|R_logic_op\(0) & \u0|cpu_nios|E_src1\(16)))))) # (!\u0|cpu_nios|E_src2\(16) & ((\u0|cpu_nios|E_src1\(16) & 
-- ((\u0|cpu_nios|R_logic_op\(1)))) # (!\u0|cpu_nios|E_src1\(16) & (!\u0|cpu_nios|R_logic_op\(0) & !\u0|cpu_nios|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_src2\(16),
	datab => \u0|cpu_nios|R_logic_op\(0),
	datac => \u0|cpu_nios|E_src1\(16),
	datad => \u0|cpu_nios|R_logic_op\(1),
	combout => \u0|cpu_nios|E_logic_result[16]~11_combout\);

-- Location: LCCOMB_X21_Y12_N24
\u0|cpu_nios|E_logic_result[13]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_logic_result[13]~13_combout\ = (\u0|cpu_nios|E_src2\(13) & (\u0|cpu_nios|R_logic_op\(1) $ (((\u0|cpu_nios|R_logic_op\(0) & \u0|cpu_nios|E_src1\(13)))))) # (!\u0|cpu_nios|E_src2\(13) & ((\u0|cpu_nios|R_logic_op\(1) & 
-- ((\u0|cpu_nios|E_src1\(13)))) # (!\u0|cpu_nios|R_logic_op\(1) & (!\u0|cpu_nios|R_logic_op\(0) & !\u0|cpu_nios|E_src1\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|R_logic_op\(0),
	datab => \u0|cpu_nios|R_logic_op\(1),
	datac => \u0|cpu_nios|E_src2\(13),
	datad => \u0|cpu_nios|E_src1\(13),
	combout => \u0|cpu_nios|E_logic_result[13]~13_combout\);

-- Location: LCCOMB_X21_Y14_N28
\u0|cpu_nios|E_logic_result[9]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_logic_result[9]~17_combout\ = (\u0|cpu_nios|E_src1\(9) & (\u0|cpu_nios|R_logic_op\(1) $ (((\u0|cpu_nios|R_logic_op\(0) & \u0|cpu_nios|E_src2\(9)))))) # (!\u0|cpu_nios|E_src1\(9) & ((\u0|cpu_nios|R_logic_op\(1) & ((\u0|cpu_nios|E_src2\(9)))) 
-- # (!\u0|cpu_nios|R_logic_op\(1) & (!\u0|cpu_nios|R_logic_op\(0) & !\u0|cpu_nios|E_src2\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|R_logic_op\(0),
	datab => \u0|cpu_nios|R_logic_op\(1),
	datac => \u0|cpu_nios|E_src1\(9),
	datad => \u0|cpu_nios|E_src2\(9),
	combout => \u0|cpu_nios|E_logic_result[9]~17_combout\);

-- Location: LCCOMB_X22_Y13_N12
\u0|cpu_nios|E_logic_result[5]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_logic_result[5]~18_combout\ = (\u0|cpu_nios|E_src1\(5) & (\u0|cpu_nios|R_logic_op\(1) $ (((\u0|cpu_nios|R_logic_op\(0) & \u0|cpu_nios|E_src2\(5)))))) # (!\u0|cpu_nios|E_src1\(5) & ((\u0|cpu_nios|R_logic_op\(1) & ((\u0|cpu_nios|E_src2\(5)))) 
-- # (!\u0|cpu_nios|R_logic_op\(1) & (!\u0|cpu_nios|R_logic_op\(0) & !\u0|cpu_nios|E_src2\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|R_logic_op\(1),
	datab => \u0|cpu_nios|E_src1\(5),
	datac => \u0|cpu_nios|R_logic_op\(0),
	datad => \u0|cpu_nios|E_src2\(5),
	combout => \u0|cpu_nios|E_logic_result[5]~18_combout\);

-- Location: LCFF_X17_Y17_N11
\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]~regout\);

-- Location: LCFF_X17_Y18_N13
\u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]~regout\);

-- Location: LCCOMB_X17_Y18_N22
\u0|rsp_xbar_mux_001|src_payload~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_payload~0_combout\ = (\u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]~regout\ & 
-- (!\u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\ & \u0|leds_s1_translator|leds_s1_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]~regout\,
	datac => \u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	datad => \u0|leds_s1_translator|leds_s1_translator|read_latency_shift_reg\(0),
	combout => \u0|rsp_xbar_mux_001|src_payload~0_combout\);

-- Location: LCCOMB_X17_Y17_N10
\u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|av_waitrequest~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|av_waitrequest~0_combout\ = (\u0|rsp_xbar_mux_001|src_payload~0_combout\) # 
-- ((!\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\ & 
-- (\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]~regout\ & 
-- \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_mux_001|src_payload~0_combout\,
	datab => \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	datac => \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]~regout\,
	datad => \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	combout => \u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|av_waitrequest~0_combout\);

-- Location: LCFF_X14_Y18_N3
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|p1_burst_uncompress_address_offset\(1),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset\(1));

-- Location: LCFF_X14_Y18_N23
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~4_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\);

-- Location: LCCOMB_X20_Y13_N8
\u0|addr_router|Equal4~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|addr_router|Equal4~2_combout\ = (!\u0|cpu_nios|F_pc\(3) & (\u0|cpu_nios|F_pc\(1) & (\u0|cpu_nios|F_pc\(4) & !\u0|cpu_nios|F_pc\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|F_pc\(3),
	datab => \u0|cpu_nios|F_pc\(1),
	datac => \u0|cpu_nios|F_pc\(4),
	datad => \u0|cpu_nios|F_pc\(2),
	combout => \u0|addr_router|Equal4~2_combout\);

-- Location: LCCOMB_X18_Y12_N2
\u0|cmd_xbar_demux|src4_valid~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_demux|src4_valid~4_combout\ = (\u0|cmd_xbar_mux_003|src_payload~0_combout\ & (\u0|addr_router|Equal1~4_combout\ & ((\u0|cmd_xbar_demux|src4_valid~5_combout\) # (!\u0|addr_router|Equal2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_003|src_payload~0_combout\,
	datab => \u0|cmd_xbar_demux|src4_valid~5_combout\,
	datac => \u0|addr_router|Equal1~4_combout\,
	datad => \u0|addr_router|Equal2~1_combout\,
	combout => \u0|cmd_xbar_demux|src4_valid~4_combout\);

-- Location: LCCOMB_X18_Y12_N12
\u0|cmd_xbar_demux|src1_valid~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_demux|src1_valid~0_combout\ = (\u0|cpu_nios|F_pc\(2) & (!\u0|cpu_nios|F_pc\(5) & !\u0|cpu_nios|F_pc\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|F_pc\(2),
	datac => \u0|cpu_nios|F_pc\(5),
	datad => \u0|cpu_nios|F_pc\(6),
	combout => \u0|cmd_xbar_demux|src1_valid~0_combout\);

-- Location: LCCOMB_X18_Y12_N6
\u0|cmd_xbar_demux|src1_valid~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_demux|src1_valid~1_combout\ = (\u0|cmd_xbar_demux|src1_valid~0_combout\ & (\u0|addr_router|Equal2~1_combout\ & (\u0|cmd_xbar_mux_003|src_payload~0_combout\ & \u0|addr_router|Equal2~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_demux|src1_valid~0_combout\,
	datab => \u0|addr_router|Equal2~1_combout\,
	datac => \u0|cmd_xbar_mux_003|src_payload~0_combout\,
	datad => \u0|addr_router|Equal2~3_combout\,
	combout => \u0|cmd_xbar_demux|src1_valid~1_combout\);

-- Location: LCCOMB_X16_Y18_N12
\u0|cmd_xbar_mux_002|arb|adder|cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_002|arb|adder|cout~0_combout\ = (\u0|cmd_xbar_mux_002|arb|top_priority_reg\(1) & ((!\u0|leds_s1_translator|leds_s1_translator|av_begintransfer~0_combout\) # (!\u0|addr_router_001|Equal2~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|addr_router_001|Equal2~4_combout\,
	datac => \u0|cmd_xbar_mux_002|arb|top_priority_reg\(1),
	datad => \u0|leds_s1_translator|leds_s1_translator|av_begintransfer~0_combout\,
	combout => \u0|cmd_xbar_mux_002|arb|adder|cout~0_combout\);

-- Location: LCCOMB_X16_Y16_N10
\u0|leds_s1_translator|leds_s1_translator|wait_latency_counter[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|leds_s1_translator|leds_s1_translator|wait_latency_counter[1]~1_combout\ = (!\u0|leds_s1_translator|leds_s1_translator|wait_latency_counter\(1) & (\u0|leds_s1_translator|leds_s1_translator|wait_latency_counter\(0) $ 
-- (((\u0|jtag_uart_0|always2~0_combout\ & \u0|cmd_xbar_demux_001|sink_ready~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|always2~0_combout\,
	datab => \u0|leds_s1_translator|leds_s1_translator|wait_latency_counter\(0),
	datac => \u0|leds_s1_translator|leds_s1_translator|wait_latency_counter\(1),
	datad => \u0|cmd_xbar_demux_001|sink_ready~0_combout\,
	combout => \u0|leds_s1_translator|leds_s1_translator|wait_latency_counter[1]~1_combout\);

-- Location: LCFF_X17_Y18_N11
\u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X16_Y18_N20
\u0|cmd_xbar_mux_002|arb|top_priority_reg~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_002|arb|top_priority_reg~0_combout\ = (\u0|cmd_xbar_demux|src2_valid~0_combout\ & (((\u0|cmd_xbar_mux_002|arb|top_priority_reg\(1) & !\u0|cmd_xbar_demux_001|src2_valid~0_combout\)) # (!\u0|cmd_xbar_mux_002|arb|top_priority_reg\(0)))) # 
-- (!\u0|cmd_xbar_demux|src2_valid~0_combout\ & (!\u0|cmd_xbar_mux_002|arb|top_priority_reg\(0) & ((!\u0|cmd_xbar_demux_001|src2_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_demux|src2_valid~0_combout\,
	datab => \u0|cmd_xbar_mux_002|arb|top_priority_reg\(0),
	datac => \u0|cmd_xbar_mux_002|arb|top_priority_reg\(1),
	datad => \u0|cmd_xbar_demux_001|src2_valid~0_combout\,
	combout => \u0|cmd_xbar_mux_002|arb|top_priority_reg~0_combout\);

-- Location: LCCOMB_X19_Y11_N0
\u0|cpu_nios|F_pc_no_crst_nxt[21]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_pc_no_crst_nxt[21]~2_combout\ = (\u0|cpu_nios|F_pc_plus_one[21]~42_combout\ & (!\u0|cpu_nios|R_ctrl_break~regout\ & ((\u0|cpu_nios|R_ctrl_exception~regout\) # (!\u0|cpu_nios|F_pc_sel_nxt~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|F_pc_sel_nxt~0_combout\,
	datab => \u0|cpu_nios|F_pc_plus_one[21]~42_combout\,
	datac => \u0|cpu_nios|R_ctrl_exception~regout\,
	datad => \u0|cpu_nios|R_ctrl_break~regout\,
	combout => \u0|cpu_nios|F_pc_no_crst_nxt[21]~2_combout\);

-- Location: LCCOMB_X19_Y11_N30
\u0|cpu_nios|F_pc_no_crst_nxt[21]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_pc_no_crst_nxt[21]~3_combout\ = (!\u0|cpu_nios|R_ctrl_exception~regout\ & (!\u0|cpu_nios|F_pc_no_crst_nxt[21]~2_combout\ & ((\u0|cpu_nios|F_pc_sel_nxt.10~0_combout\) # (!\u0|cpu_nios|E_arith_result[23]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|F_pc_sel_nxt.10~0_combout\,
	datab => \u0|cpu_nios|E_arith_result[23]~1_combout\,
	datac => \u0|cpu_nios|R_ctrl_exception~regout\,
	datad => \u0|cpu_nios|F_pc_no_crst_nxt[21]~2_combout\,
	combout => \u0|cpu_nios|F_pc_no_crst_nxt[21]~3_combout\);

-- Location: LCCOMB_X17_Y18_N24
\u0|cpu_nios_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\ = 
-- (\u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]~regout\ & (!\u0|rsp_xbar_demux|src0_valid~combout\ & 
-- ((!\u0|rsp_xbar_demux_003|src0_valid~combout\) # (!\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]~regout\)))) # 
-- (!\u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]~regout\ & (((!\u0|rsp_xbar_demux_003|src0_valid~combout\)) # 
-- (!\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]~regout\,
	datab => \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]~regout\,
	datac => \u0|rsp_xbar_demux_003|src0_valid~combout\,
	datad => \u0|rsp_xbar_demux|src0_valid~combout\,
	combout => \u0|cpu_nios_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\);

-- Location: LCCOMB_X15_Y15_N12
\u0|rsp_xbar_mux|src_payload~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux|src_payload~0_combout\ = (\u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\ & 
-- (\u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]~regout\ & \u0|switches_s1_translator|switches_s1_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	datac => \u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]~regout\,
	datad => \u0|switches_s1_translator|switches_s1_translator|read_latency_shift_reg\(0),
	combout => \u0|rsp_xbar_mux|src_payload~0_combout\);

-- Location: LCCOMB_X17_Y18_N12
\u0|cpu_nios_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~1_combout\ = (\u0|cpu_nios_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\ & (!\u0|rsp_xbar_mux|src_payload~0_combout\ & 
-- ((!\u0|rsp_xbar_demux_002|src0_valid~combout\) # (!\u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\,
	datab => \u0|rsp_xbar_mux|src_payload~0_combout\,
	datac => \u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]~regout\,
	datad => \u0|rsp_xbar_demux_002|src0_valid~combout\,
	combout => \u0|cpu_nios_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~1_combout\);

-- Location: LCCOMB_X17_Y12_N26
\u0|addr_router|Equal3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|addr_router|Equal3~0_combout\ = (\u0|cpu_nios|F_pc\(2) & (\u0|addr_router|Equal2~1_combout\ & (\u0|addr_router|Equal2~4_combout\ & \u0|addr_router|Equal2~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|F_pc\(2),
	datab => \u0|addr_router|Equal2~1_combout\,
	datac => \u0|addr_router|Equal2~4_combout\,
	datad => \u0|addr_router|Equal2~3_combout\,
	combout => \u0|addr_router|Equal3~0_combout\);

-- Location: LCCOMB_X14_Y15_N10
\u0|cmd_xbar_demux|sink_ready~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_demux|sink_ready~1_combout\ = (\u0|switches_s1_translator|switches_s1_translator|read_latency_shift_reg~0_combout\ & (\u0|cmd_xbar_demux|sink_ready~0_combout\ & 
-- !\u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|switches_s1_translator|switches_s1_translator|read_latency_shift_reg~0_combout\,
	datac => \u0|cmd_xbar_demux|sink_ready~0_combout\,
	datad => \u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \u0|cmd_xbar_demux|sink_ready~1_combout\);

-- Location: LCCOMB_X17_Y14_N10
\u0|cmd_xbar_mux_004|src_valid~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_004|src_valid~4_combout\ = (\u0|cmd_xbar_mux_004|src_valid~6_combout\ & (!\u0|addr_router|Equal4~3_combout\ & \u0|addr_router|Equal1~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_004|src_valid~6_combout\,
	datac => \u0|addr_router|Equal4~3_combout\,
	datad => \u0|addr_router|Equal1~4_combout\,
	combout => \u0|cmd_xbar_mux_004|src_valid~4_combout\);

-- Location: LCCOMB_X14_Y14_N20
\u0|cmd_xbar_mux_004|src_valid~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_004|src_valid~5_combout\ = (\u0|cmd_xbar_mux_004|src_valid~4_combout\ & (((\u0|cmd_xbar_mux_004|arb|top_priority_reg\(1) & !\u0|cmd_xbar_demux_001|src4_valid~4_combout\)) # (!\u0|cmd_xbar_mux_004|arb|top_priority_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_004|src_valid~4_combout\,
	datab => \u0|cmd_xbar_mux_004|arb|top_priority_reg\(0),
	datac => \u0|cmd_xbar_mux_004|arb|top_priority_reg\(1),
	datad => \u0|cmd_xbar_demux_001|src4_valid~4_combout\,
	combout => \u0|cmd_xbar_mux_004|src_valid~5_combout\);

-- Location: LCCOMB_X15_Y14_N14
\u0|cmd_xbar_demux|WideOr0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_demux|WideOr0~0_combout\ = (\u0|cmd_xbar_demux|sink_ready~1_combout\) # ((\u0|cmd_xbar_mux_004|src_valid~5_combout\ & 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|cp_ready~combout\ & \u0|width_adapter|width_adapter|count\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_004|src_valid~5_combout\,
	datab => \u0|cmd_xbar_demux|sink_ready~1_combout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|cp_ready~combout\,
	datad => \u0|width_adapter|width_adapter|count\(0),
	combout => \u0|cmd_xbar_demux|WideOr0~0_combout\);

-- Location: LCCOMB_X17_Y16_N6
\u0|cmd_xbar_mux_003|src_payload~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_003|src_payload~1_combout\ = (\u0|addr_router|Equal4~3_combout\ & (((!\u0|cmd_xbar_demux_001|src3_valid~0_combout\ & \u0|cmd_xbar_mux_003|arb|top_priority_reg\(1))) # (!\u0|cmd_xbar_mux_003|arb|top_priority_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|addr_router|Equal4~3_combout\,
	datab => \u0|cmd_xbar_demux_001|src3_valid~0_combout\,
	datac => \u0|cmd_xbar_mux_003|arb|top_priority_reg\(1),
	datad => \u0|cmd_xbar_mux_003|arb|top_priority_reg\(0),
	combout => \u0|cmd_xbar_mux_003|src_payload~1_combout\);

-- Location: LCCOMB_X16_Y16_N14
\u0|cmd_xbar_demux|WideOr0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_demux|WideOr0~1_combout\ = (\u0|cmd_xbar_mux_003|src_payload~1_combout\ & ((\u0|cmd_xbar_demux_001|sink_ready~2_combout\) # ((\u0|cmd_xbar_demux|sink_ready~2_combout\ & \u0|cmd_xbar_mux|last_cycle~2_combout\)))) # 
-- (!\u0|cmd_xbar_mux_003|src_payload~1_combout\ & (((\u0|cmd_xbar_demux|sink_ready~2_combout\ & \u0|cmd_xbar_mux|last_cycle~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_003|src_payload~1_combout\,
	datab => \u0|cmd_xbar_demux_001|sink_ready~2_combout\,
	datac => \u0|cmd_xbar_demux|sink_ready~2_combout\,
	datad => \u0|cmd_xbar_mux|last_cycle~2_combout\,
	combout => \u0|cmd_xbar_demux|WideOr0~1_combout\);

-- Location: LCCOMB_X16_Y18_N10
\u0|cmd_xbar_demux|sink_ready~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_demux|sink_ready~3_combout\ = (\u0|addr_router|Equal2~5_combout\ & (((\u0|cmd_xbar_mux_002|arb|top_priority_reg\(1) & !\u0|cmd_xbar_demux_001|src2_valid~0_combout\)) # (!\u0|cmd_xbar_mux_002|arb|top_priority_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|addr_router|Equal2~5_combout\,
	datab => \u0|cmd_xbar_mux_002|arb|top_priority_reg\(0),
	datac => \u0|cmd_xbar_mux_002|arb|top_priority_reg\(1),
	datad => \u0|cmd_xbar_demux_001|src2_valid~0_combout\,
	combout => \u0|cmd_xbar_demux|sink_ready~3_combout\);

-- Location: LCCOMB_X16_Y16_N16
\u0|cmd_xbar_demux|WideOr0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_demux|WideOr0~2_combout\ = (\u0|cmd_xbar_demux|WideOr0~1_combout\) # ((\u0|cmd_xbar_demux|sink_ready~3_combout\ & (\u0|leds_s1_translator|leds_s1_translator|read_latency_shift_reg~2_combout\ & 
-- !\u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_demux|sink_ready~3_combout\,
	datab => \u0|leds_s1_translator|leds_s1_translator|read_latency_shift_reg~2_combout\,
	datac => \u0|cmd_xbar_demux|WideOr0~1_combout\,
	datad => \u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \u0|cmd_xbar_demux|WideOr0~2_combout\);

-- Location: LCCOMB_X15_Y14_N24
\u0|cpu_nios_instruction_master_translator|cpu_nios_instruction_master_translator|read_accepted~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios_instruction_master_translator|cpu_nios_instruction_master_translator|read_accepted~0_combout\ = (\u0|cpu_nios_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\ & ((\u0|cmd_xbar_demux|WideOr0~2_combout\) # 
-- (\u0|cmd_xbar_demux|WideOr0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cmd_xbar_demux|WideOr0~2_combout\,
	datac => \u0|cmd_xbar_demux|WideOr0~0_combout\,
	datad => \u0|cpu_nios_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\,
	combout => \u0|cpu_nios_instruction_master_translator|cpu_nios_instruction_master_translator|read_accepted~0_combout\);

-- Location: LCCOMB_X19_Y14_N20
\u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|read_accepted~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|read_accepted~0_combout\ = (\u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|av_waitrequest~3_combout\ & 
-- ((\u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|read_accepted~regout\) # ((\u0|cpu_nios|d_read~regout\ & \u0|cpu_nios_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|read_accepted~regout\,
	datab => \u0|cpu_nios|d_read~regout\,
	datac => \u0|cpu_nios_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\,
	datad => \u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|av_waitrequest~3_combout\,
	combout => \u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|read_accepted~0_combout\);

-- Location: LCCOMB_X11_Y11_N30
\u0|sdram_controller_0|active_rnw~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|active_rnw~2_combout\ = (\u0|sdram_controller_0|pending~combout\) # ((\u0|sdram_controller_0|refresh_request~regout\) # ((!\u0|sdram_controller_0|m_state.000010000~regout\ & !\u0|sdram_controller_0|m_state.000001000~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|pending~combout\,
	datab => \u0|sdram_controller_0|m_state.000010000~regout\,
	datac => \u0|sdram_controller_0|refresh_request~regout\,
	datad => \u0|sdram_controller_0|m_state.000001000~regout\,
	combout => \u0|sdram_controller_0|active_rnw~2_combout\);

-- Location: LCCOMB_X10_Y10_N20
\u0|sdram_controller_0|Selector27~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector27~0_combout\ = (\u0|sdram_controller_0|Selector24~0_combout\ & (((!\u0|sdram_controller_0|refresh_request~regout\ & !\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|Equal1~0_combout\)) # 
-- (!\u0|sdram_controller_0|m_state.100000000~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|refresh_request~regout\,
	datab => \u0|sdram_controller_0|Selector24~0_combout\,
	datac => \u0|sdram_controller_0|m_state.100000000~regout\,
	datad => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|Equal1~0_combout\,
	combout => \u0|sdram_controller_0|Selector27~0_combout\);

-- Location: LCCOMB_X10_Y10_N10
\u0|sdram_controller_0|Selector27~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector27~4_combout\ = (!\u0|sdram_controller_0|m_state.000000001~regout\ & ((\u0|sdram_controller_0|refresh_request~regout\) # ((\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|Equal1~0_combout\) # 
-- (!\u0|sdram_controller_0|init_done~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|refresh_request~regout\,
	datab => \u0|sdram_controller_0|m_state.000000001~regout\,
	datac => \u0|sdram_controller_0|init_done~regout\,
	datad => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|Equal1~0_combout\,
	combout => \u0|sdram_controller_0|Selector27~4_combout\);

-- Location: LCFF_X20_Y12_N27
\u0|width_adapter|width_adapter|address_reg[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_004|src_data\(49),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|width_adapter|width_adapter|data_reg[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter|width_adapter|address_reg\(13));

-- Location: LCCOMB_X9_Y11_N20
\u0|sdram_controller_0|active_cs_n~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|active_cs_n~0_combout\ = (\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\ & (!\u0|sdram_controller_0|m_state.000000001~regout\ & \u0|sdram_controller_0|init_done~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\,
	datab => \u0|sdram_controller_0|m_state.000000001~regout\,
	datac => \u0|sdram_controller_0|init_done~regout\,
	combout => \u0|sdram_controller_0|active_cs_n~0_combout\);

-- Location: LCFF_X9_Y10_N7
\u0|sdram_controller_0|m_next.000000001\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0|Selector33~3_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|m_next.000000001~regout\);

-- Location: LCCOMB_X10_Y10_N12
\u0|sdram_controller_0|Selector26~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector26~1_combout\ = (\u0|sdram_controller_0|refresh_request~regout\ & (((\u0|sdram_controller_0|m_state.000001000~regout\) # (\u0|sdram_controller_0|m_state.000010000~regout\)))) # 
-- (!\u0|sdram_controller_0|refresh_request~regout\ & (\u0|sdram_controller_0|m_state.000000100~regout\ & ((\u0|sdram_controller_0|m_state.000001000~regout\) # (\u0|sdram_controller_0|m_state.000010000~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|refresh_request~regout\,
	datab => \u0|sdram_controller_0|m_state.000000100~regout\,
	datac => \u0|sdram_controller_0|m_state.000001000~regout\,
	datad => \u0|sdram_controller_0|m_state.000010000~regout\,
	combout => \u0|sdram_controller_0|Selector26~1_combout\);

-- Location: LCFF_X20_Y13_N25
\u0|width_adapter|width_adapter|address_reg[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_004|src_data\(41),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|width_adapter|width_adapter|data_reg[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter|width_adapter|address_reg\(5));

-- Location: LCFF_X20_Y13_N11
\u0|width_adapter|width_adapter|address_reg[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_004|src_data\(42),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|width_adapter|width_adapter|data_reg[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter|width_adapter|address_reg\(6));

-- Location: LCCOMB_X8_Y11_N6
\u0|sdram_controller_0|Selector1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector1~0_combout\ = (\u0|sdram_controller_0|i_state.000~regout\ & (!\u0|sdram_controller_0|i_state.011~regout\ & ((\u0|sdram_controller_0|i_cmd\(2)) # (!\u0|sdram_controller_0|i_state.101~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|i_state.000~regout\,
	datab => \u0|sdram_controller_0|i_state.011~regout\,
	datac => \u0|sdram_controller_0|i_cmd\(2),
	datad => \u0|sdram_controller_0|i_state.101~regout\,
	combout => \u0|sdram_controller_0|Selector1~0_combout\);

-- Location: LCCOMB_X8_Y11_N24
\u0|sdram_controller_0|Selector2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector2~0_combout\ = (!\u0|sdram_controller_0|i_state.001~regout\ & (\u0|sdram_controller_0|WideOr6~0_combout\ & ((\u0|sdram_controller_0|i_cmd\(1)) # (!\u0|sdram_controller_0|i_state.101~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|i_state.001~regout\,
	datab => \u0|sdram_controller_0|WideOr6~0_combout\,
	datac => \u0|sdram_controller_0|i_cmd\(1),
	datad => \u0|sdram_controller_0|i_state.101~regout\,
	combout => \u0|sdram_controller_0|Selector2~0_combout\);

-- Location: LCCOMB_X8_Y11_N20
\u0|sdram_controller_0|Selector3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector3~0_combout\ = (!\u0|sdram_controller_0|i_state.010~regout\ & (\u0|sdram_controller_0|WideOr6~0_combout\ & ((\u0|sdram_controller_0|i_cmd\(0)) # (!\u0|sdram_controller_0|i_state.101~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|i_state.010~regout\,
	datab => \u0|sdram_controller_0|WideOr6~0_combout\,
	datac => \u0|sdram_controller_0|i_cmd\(0),
	datad => \u0|sdram_controller_0|i_state.101~regout\,
	combout => \u0|sdram_controller_0|Selector3~0_combout\);

-- Location: LCCOMB_X8_Y11_N16
\u0|sdram_controller_0|Selector0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector0~0_combout\ = (\u0|sdram_controller_0|i_state.000~regout\ & ((\u0|sdram_controller_0|i_cmd\(3)) # (!\u0|sdram_controller_0|i_state.101~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|i_state.000~regout\,
	datac => \u0|sdram_controller_0|i_cmd\(3),
	datad => \u0|sdram_controller_0|i_state.101~regout\,
	combout => \u0|sdram_controller_0|Selector0~0_combout\);

-- Location: LCFF_X8_Y12_N7
\u0|sdram_controller_0|refresh_counter[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0|Add0~4_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|refresh_counter\(2));

-- Location: LCFF_X28_Y18_N27
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~15_combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[6]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(2));

-- Location: LCFF_X25_Y18_N17
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~0_combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg\(0));

-- Location: LCCOMB_X25_Y18_N18
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~11_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg\(0))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg\(0),
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(0),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~11_combout\);

-- Location: LCCOMB_X28_Y18_N0
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~12_combout\ = 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~11_combout\ & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\))) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~11_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(2),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~12_combout\);

-- Location: LCFF_X22_Y19_N25
\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift~7_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift\(1));

-- Location: LCFF_X19_Y19_N19
\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rvalid\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rvalid0~regout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rvalid~regout\);

-- Location: LCCOMB_X19_Y19_N18
\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift\(1),
	datab => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|count\(9),
	datac => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rvalid~regout\,
	combout => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift~0_combout\);

-- Location: LCCOMB_X21_Y19_N26
\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|count\(1),
	datab => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~regout\,
	datad => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift\(9),
	combout => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift~1_combout\);

-- Location: LCCOMB_X21_Y19_N24
\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|state~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~regout\,
	datad => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift~1_combout\,
	combout => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift~2_combout\);

-- Location: LCCOMB_X20_Y19_N8
\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|state~regout\,
	datab => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift~0_combout\,
	datac => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~regout\,
	datad => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift~2_combout\,
	combout => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift~3_combout\);

-- Location: LCFF_X11_Y10_N25
\u0|sdram_controller_0|m_data[0]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0|Selector112~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|m_data[0]~_Duplicate_1_regout\);

-- Location: LCFF_X25_Y14_N25
\u0|cpu_nios|R_wr_dst_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|D_wr_dst_reg~combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|R_wr_dst_reg~regout\);

-- Location: LCCOMB_X18_Y11_N24
\u0|cpu_nios|W_rf_wren\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|W_rf_wren~combout\ = ((\u0|cpu_nios|W_valid~regout\ & \u0|cpu_nios|R_wr_dst_reg~regout\)) # (!\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu_nios|W_valid~regout\,
	datac => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\,
	datad => \u0|cpu_nios|R_wr_dst_reg~regout\,
	combout => \u0|cpu_nios|W_rf_wren~combout\);

-- Location: LCFF_X24_Y15_N17
\u0|cpu_nios|W_control_rd_data[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|E_control_rd_data[0]~2_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|W_control_rd_data\(0));

-- Location: LCCOMB_X23_Y14_N12
\u0|cpu_nios|W_rf_wr_data[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|W_rf_wr_data[0]~1_combout\ = (!\u0|cpu_nios|R_ctrl_br_cmp~regout\ & ((\u0|cpu_nios|R_ctrl_rdctl_inst~regout\ & (\u0|cpu_nios|W_control_rd_data\(0))) # (!\u0|cpu_nios|R_ctrl_rdctl_inst~regout\ & ((\u0|cpu_nios|W_alu_result\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|W_control_rd_data\(0),
	datab => \u0|cpu_nios|R_ctrl_rdctl_inst~regout\,
	datac => \u0|cpu_nios|W_alu_result\(0),
	datad => \u0|cpu_nios|R_ctrl_br_cmp~regout\,
	combout => \u0|cpu_nios|W_rf_wr_data[0]~1_combout\);

-- Location: LCCOMB_X28_Y14_N26
\u0|cpu_nios|D_ctrl_alu_force_xor~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|D_ctrl_alu_force_xor~6_combout\ = (\u0|cpu_nios|D_iw\(5) & ((\u0|cpu_nios|D_iw\(16) & ((!\u0|cpu_nios|D_iw\(15)))) # (!\u0|cpu_nios|D_iw\(16) & (\u0|cpu_nios|D_iw\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|D_iw\(14),
	datab => \u0|cpu_nios|D_iw\(16),
	datac => \u0|cpu_nios|D_iw\(5),
	datad => \u0|cpu_nios|D_iw\(15),
	combout => \u0|cpu_nios|D_ctrl_alu_force_xor~6_combout\);

-- Location: LCCOMB_X29_Y14_N26
\u0|cpu_nios|D_ctrl_alu_force_xor~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|D_ctrl_alu_force_xor~7_combout\ = (\u0|cpu_nios|Equal2~0_combout\ & ((\u0|cpu_nios|D_iw\(2)) # ((\u0|cpu_nios|D_ctrl_alu_force_xor~6_combout\ & \u0|cpu_nios|D_ctrl_alu_force_xor~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|D_iw\(2),
	datab => \u0|cpu_nios|D_ctrl_alu_force_xor~6_combout\,
	datac => \u0|cpu_nios|Equal2~0_combout\,
	datad => \u0|cpu_nios|D_ctrl_alu_force_xor~5_combout\,
	combout => \u0|cpu_nios|D_ctrl_alu_force_xor~7_combout\);

-- Location: LCCOMB_X29_Y14_N2
\u0|cpu_nios|D_ctrl_alu_force_xor~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|D_ctrl_alu_force_xor~8_combout\ = (\u0|cpu_nios|Equal2~1_combout\) # ((\u0|cpu_nios|D_iw\(5) & (\u0|cpu_nios|Equal2~2_combout\)) # (!\u0|cpu_nios|D_iw\(5) & ((\u0|cpu_nios|Equal2~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|D_iw\(5),
	datab => \u0|cpu_nios|Equal2~2_combout\,
	datac => \u0|cpu_nios|Equal2~1_combout\,
	datad => \u0|cpu_nios|Equal2~3_combout\,
	combout => \u0|cpu_nios|D_ctrl_alu_force_xor~8_combout\);

-- Location: LCCOMB_X29_Y14_N28
\u0|cpu_nios|D_ctrl_alu_force_xor~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|D_ctrl_alu_force_xor~9_combout\ = (\u0|cpu_nios|D_ctrl_alu_force_xor~10_combout\) # ((\u0|cpu_nios|D_ctrl_alu_force_xor~7_combout\) # ((\u0|cpu_nios|D_ctrl_alu_force_xor~8_combout\ & !\u0|cpu_nios|D_iw\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|D_ctrl_alu_force_xor~8_combout\,
	datab => \u0|cpu_nios|D_ctrl_alu_force_xor~10_combout\,
	datac => \u0|cpu_nios|D_iw\(2),
	datad => \u0|cpu_nios|D_ctrl_alu_force_xor~7_combout\,
	combout => \u0|cpu_nios|D_ctrl_alu_force_xor~9_combout\);

-- Location: LCCOMB_X29_Y14_N20
\u0|cpu_nios|D_ctrl_br_cmp~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|D_ctrl_br_cmp~1_combout\ = (\u0|cpu_nios|Equal2~5_combout\) # ((\u0|cpu_nios|Equal2~1_combout\) # ((!\u0|cpu_nios|D_iw\(5) & \u0|cpu_nios|Equal2~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|D_iw\(5),
	datab => \u0|cpu_nios|Equal2~5_combout\,
	datac => \u0|cpu_nios|Equal2~1_combout\,
	datad => \u0|cpu_nios|Equal2~3_combout\,
	combout => \u0|cpu_nios|D_ctrl_br_cmp~1_combout\);

-- Location: LCCOMB_X25_Y16_N2
\u0|cpu_nios|R_src2_lo[13]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|R_src2_lo[13]~12_combout\ = (!\u0|cpu_nios|R_src2_lo~0_combout\ & ((\u0|cpu_nios|R_src2_use_imm~regout\ & (\u0|cpu_nios|D_iw\(19))) # (!\u0|cpu_nios|R_src2_use_imm~regout\ & 
-- ((\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|D_iw\(19),
	datab => \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(13),
	datac => \u0|cpu_nios|R_src2_use_imm~regout\,
	datad => \u0|cpu_nios|R_src2_lo~0_combout\,
	combout => \u0|cpu_nios|R_src2_lo[13]~12_combout\);

-- Location: LCCOMB_X27_Y16_N8
\u0|cpu_nios|R_src2_lo[11]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|R_src2_lo[11]~14_combout\ = (!\u0|cpu_nios|R_src2_lo~0_combout\ & ((\u0|cpu_nios|R_src2_use_imm~regout\ & (\u0|cpu_nios|D_iw\(17))) # (!\u0|cpu_nios|R_src2_use_imm~regout\ & 
-- ((\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|R_src2_use_imm~regout\,
	datab => \u0|cpu_nios|R_src2_lo~0_combout\,
	datac => \u0|cpu_nios|D_iw\(17),
	datad => \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(11),
	combout => \u0|cpu_nios|R_src2_lo[11]~14_combout\);

-- Location: LCCOMB_X15_Y15_N6
\u0|switches_s1_translator_avalon_universal_slave_0_agent|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|switches_s1_translator_avalon_universal_slave_0_agent|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~0_combout\ = (\u0|cmd_xbar_mux_001|src_payload~2_combout\ & ((\u0|cmd_xbar_mux_001|WideOr1~0_combout\) # 
-- ((\u0|cmd_xbar_demux_001|sink_ready~1_combout\)))) # (!\u0|cmd_xbar_mux_001|src_payload~2_combout\ & (((\u0|cmd_xbar_demux_001|sink_ready~1_combout\ & \u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|uav_read~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_001|WideOr1~0_combout\,
	datab => \u0|cmd_xbar_mux_001|src_payload~2_combout\,
	datac => \u0|cmd_xbar_demux_001|sink_ready~1_combout\,
	datad => \u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|uav_read~combout\,
	combout => \u0|switches_s1_translator_avalon_universal_slave_0_agent|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~0_combout\);

-- Location: LCCOMB_X17_Y16_N20
\u0|jtag_uart_0|av_waitrequest~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|av_waitrequest~0_combout\ = (!\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- \u0|cmd_xbar_mux_003|WideOr1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \u0|cmd_xbar_mux_003|WideOr1~0_combout\,
	combout => \u0|jtag_uart_0|av_waitrequest~0_combout\);

-- Location: LCFF_X16_Y16_N3
\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]~regout\);

-- Location: LCCOMB_X16_Y16_N2
\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ = 
-- (\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]~regout\)))) # 
-- (!\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\u0|jtag_uart_0|always2~0_combout\ & 
-- ((\u0|cmd_xbar_mux_003|src_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|always2~0_combout\,
	datab => \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]~regout\,
	datad => \u0|cmd_xbar_mux_003|src_valid~0_combout\,
	combout => \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\);

-- Location: LCFF_X17_Y18_N5
\u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]~regout\);

-- Location: LCCOMB_X17_Y18_N4
\u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ = 
-- (\u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]~regout\)))) # 
-- (!\u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\u0|jtag_uart_0|always2~0_combout\ & ((\u0|cmd_xbar_demux_001|sink_ready~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \u0|jtag_uart_0|always2~0_combout\,
	datac => \u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]~regout\,
	datad => \u0|cmd_xbar_demux_001|sink_ready~0_combout\,
	combout => \u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\);

-- Location: LCFF_X14_Y18_N7
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~9_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]~regout\);

-- Location: LCCOMB_X14_Y18_N8
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|comb~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|comb~0_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|comb~0_combout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]~regout\))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|comb~0_combout\ & 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset\(1),
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|comb~0_combout\,
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]~regout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|comb~0_combout\);

-- Location: LCFF_X14_Y18_N11
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~10_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~regout\);

-- Location: LCFF_X14_Y18_N29
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|p1_burst_uncompress_address_offset\(0),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset\(0));

-- Location: LCCOMB_X14_Y18_N14
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|comb~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|comb~1_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset\(0) & 
-- (((!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][80]~regout\ & 
-- !\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid~regout\)) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][80]~regout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset\(0),
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid~regout\,
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|comb~1_combout\);

-- Location: LCCOMB_X14_Y18_N2
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|p1_burst_uncompress_address_offset[1]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|p1_burst_uncompress_address_offset\(1) = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|Add2~2_combout\ & 
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|Add2~2_combout\,
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]~regout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|p1_burst_uncompress_address_offset\(1));

-- Location: LCFF_X15_Y18_N25
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~11_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]~regout\);

-- Location: LCCOMB_X14_Y18_N22
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~4_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]~regout\))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\u0|cmd_xbar_mux_004|arb|grant[0]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_004|arb|grant[0]~1_combout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]~regout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~4_combout\);

-- Location: LCCOMB_X19_Y14_N24
\u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|end_begintransfer~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|end_begintransfer~0_combout\ = (\u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|end_begintransfer~regout\) # 
-- (\u0|leds_s1_translator|leds_s1_translator|av_begintransfer~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|end_begintransfer~regout\,
	datad => \u0|leds_s1_translator|leds_s1_translator|av_begintransfer~0_combout\,
	combout => \u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|end_begintransfer~0_combout\);

-- Location: LCCOMB_X14_Y14_N16
\u0|cmd_xbar_mux_004|arb|top_priority_reg~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_004|arb|top_priority_reg~1_combout\ = (\u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\) # ((\u0|cmd_xbar_mux_004|arb|top_priority_reg\(1) & ((!\u0|cmd_xbar_mux_003|src_payload~0_combout\) # (!\u0|cmd_xbar_mux_004|src_valid~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_004|src_valid~5_combout\,
	datab => \u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\,
	datac => \u0|cmd_xbar_mux_004|arb|top_priority_reg\(1),
	datad => \u0|cmd_xbar_mux_003|src_payload~0_combout\,
	combout => \u0|cmd_xbar_mux_004|arb|top_priority_reg~1_combout\);

-- Location: LCCOMB_X23_Y18_N12
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|waitrequest~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|waitrequest~0_combout\ = ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|write~regout\ & (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(8) & 
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\))) # (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|waitrequest~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|write~regout\,
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(8),
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|waitrequest~regout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\,
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|waitrequest~0_combout\);

-- Location: LCCOMB_X17_Y17_N30
\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ = 
-- (!\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ & (\u0|cmd_xbar_mux_003|src_data\(64) & 
-- (\u0|jtag_uart_0|av_waitrequest~regout\ & \u0|cmd_xbar_mux_003|WideOr1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	datab => \u0|cmd_xbar_mux_003|src_data\(64),
	datac => \u0|jtag_uart_0|av_waitrequest~regout\,
	datad => \u0|cmd_xbar_mux_003|WideOr1~0_combout\,
	combout => \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: LCCOMB_X17_Y16_N16
\u0|cmd_xbar_mux_003|arb|top_priority_reg~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_003|arb|top_priority_reg~3_combout\ = (\u0|cmd_xbar_mux_003|src_payload~2_combout\ & (!\u0|cmd_xbar_demux_001|sink_ready~2_combout\)) # (!\u0|cmd_xbar_mux_003|src_payload~2_combout\ & (((!\u0|cmd_xbar_mux_003|arb|top_priority_reg\(0) & 
-- !\u0|cmd_xbar_mux_003|src_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_demux_001|sink_ready~2_combout\,
	datab => \u0|cmd_xbar_mux_003|arb|top_priority_reg\(0),
	datac => \u0|cmd_xbar_mux_003|src_payload~2_combout\,
	datad => \u0|cmd_xbar_mux_003|src_valid~0_combout\,
	combout => \u0|cmd_xbar_mux_003|arb|top_priority_reg~3_combout\);

-- Location: LCCOMB_X17_Y18_N0
\u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\ = 
-- (\u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- ((\u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # (!\u0|leds_s1_translator|leds_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \u0|leds_s1_translator|leds_s1_translator|read_latency_shift_reg\(0),
	combout => \u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\);

-- Location: LCCOMB_X17_Y18_N10
\u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\ = 
-- (\u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\) # ((\u0|leds_s1_translator|leds_s1_translator|read_latency_shift_reg~2_combout\ & 
-- (\u0|leds_s1_translator_avalon_universal_slave_0_agent|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout\ & 
-- !\u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|leds_s1_translator|leds_s1_translator|read_latency_shift_reg~2_combout\,
	datab => \u0|leds_s1_translator_avalon_universal_slave_0_agent|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout\,
	datac => \u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\,
	combout => \u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\);

-- Location: LCCOMB_X22_Y13_N28
\u0|cpu_nios|E_arith_src1[31]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_arith_src1\(31) = \u0|cpu_nios|E_src1\(31) $ (\u0|cpu_nios|E_invert_arith_src_msb~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_src1\(31),
	datad => \u0|cpu_nios|E_invert_arith_src_msb~regout\,
	combout => \u0|cpu_nios|E_arith_src1\(31));

-- Location: LCCOMB_X20_Y11_N20
\u0|cpu_nios|Equal122~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|Equal122~0_combout\ = (!\u0|cpu_nios|E_logic_result[23]~3_combout\ & (!\u0|cpu_nios|E_logic_result[22]~4_combout\ & (!\u0|cpu_nios|E_logic_result[21]~5_combout\ & !\u0|cpu_nios|E_logic_result[24]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_logic_result[23]~3_combout\,
	datab => \u0|cpu_nios|E_logic_result[22]~4_combout\,
	datac => \u0|cpu_nios|E_logic_result[21]~5_combout\,
	datad => \u0|cpu_nios|E_logic_result[24]~2_combout\,
	combout => \u0|cpu_nios|Equal122~0_combout\);

-- Location: LCCOMB_X21_Y12_N10
\u0|cpu_nios|Equal122~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|Equal122~1_combout\ = (!\u0|cpu_nios|E_logic_result[17]~9_combout\ & (!\u0|cpu_nios|E_logic_result[18]~8_combout\ & (!\u0|cpu_nios|E_logic_result[20]~6_combout\ & !\u0|cpu_nios|E_logic_result[19]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_logic_result[17]~9_combout\,
	datab => \u0|cpu_nios|E_logic_result[18]~8_combout\,
	datac => \u0|cpu_nios|E_logic_result[20]~6_combout\,
	datad => \u0|cpu_nios|E_logic_result[19]~7_combout\,
	combout => \u0|cpu_nios|Equal122~1_combout\);

-- Location: LCCOMB_X21_Y12_N20
\u0|cpu_nios|Equal122~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|Equal122~2_combout\ = (!\u0|cpu_nios|E_logic_result[16]~11_combout\ & (!\u0|cpu_nios|E_logic_result[15]~12_combout\ & (!\u0|cpu_nios|E_logic_result[13]~13_combout\ & !\u0|cpu_nios|E_logic_result[14]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_logic_result[16]~11_combout\,
	datab => \u0|cpu_nios|E_logic_result[15]~12_combout\,
	datac => \u0|cpu_nios|E_logic_result[13]~13_combout\,
	datad => \u0|cpu_nios|E_logic_result[14]~10_combout\,
	combout => \u0|cpu_nios|Equal122~2_combout\);

-- Location: LCCOMB_X18_Y13_N12
\u0|cpu_nios|Equal122~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|Equal122~3_combout\ = (!\u0|cpu_nios|E_logic_result[9]~17_combout\ & (!\u0|cpu_nios|E_logic_result[12]~14_combout\ & (!\u0|cpu_nios|E_logic_result[10]~16_combout\ & !\u0|cpu_nios|E_logic_result[11]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_logic_result[9]~17_combout\,
	datab => \u0|cpu_nios|E_logic_result[12]~14_combout\,
	datac => \u0|cpu_nios|E_logic_result[10]~16_combout\,
	datad => \u0|cpu_nios|E_logic_result[11]~15_combout\,
	combout => \u0|cpu_nios|Equal122~3_combout\);

-- Location: LCCOMB_X22_Y11_N0
\u0|cpu_nios|Equal122~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|Equal122~4_combout\ = (\u0|cpu_nios|Equal122~2_combout\ & (\u0|cpu_nios|Equal122~0_combout\ & (\u0|cpu_nios|Equal122~1_combout\ & \u0|cpu_nios|Equal122~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|Equal122~2_combout\,
	datab => \u0|cpu_nios|Equal122~0_combout\,
	datac => \u0|cpu_nios|Equal122~1_combout\,
	datad => \u0|cpu_nios|Equal122~3_combout\,
	combout => \u0|cpu_nios|Equal122~4_combout\);

-- Location: LCCOMB_X22_Y13_N14
\u0|cpu_nios|Equal122~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|Equal122~5_combout\ = (!\u0|cpu_nios|E_logic_result[8]~0_combout\ & !\u0|cpu_nios|E_logic_result[7]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu_nios|E_logic_result[8]~0_combout\,
	datac => \u0|cpu_nios|E_logic_result[7]~1_combout\,
	combout => \u0|cpu_nios|Equal122~5_combout\);

-- Location: LCCOMB_X22_Y13_N18
\u0|cpu_nios|Equal122~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|Equal122~6_combout\ = (!\u0|cpu_nios|E_logic_result[31]~23_combout\ & (!\u0|cpu_nios|E_logic_result[4]~20_combout\ & (!\u0|cpu_nios|E_logic_result[2]~21_combout\ & !\u0|cpu_nios|E_logic_result[3]~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_logic_result[31]~23_combout\,
	datab => \u0|cpu_nios|E_logic_result[4]~20_combout\,
	datac => \u0|cpu_nios|E_logic_result[2]~21_combout\,
	datad => \u0|cpu_nios|E_logic_result[3]~22_combout\,
	combout => \u0|cpu_nios|Equal122~6_combout\);

-- Location: LCCOMB_X22_Y13_N20
\u0|cpu_nios|Equal122~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|Equal122~7_combout\ = (!\u0|cpu_nios|E_logic_result[5]~18_combout\ & (\u0|cpu_nios|Equal122~6_combout\ & (\u0|cpu_nios|Equal122~5_combout\ & !\u0|cpu_nios|E_logic_result[6]~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_logic_result[5]~18_combout\,
	datab => \u0|cpu_nios|Equal122~6_combout\,
	datac => \u0|cpu_nios|Equal122~5_combout\,
	datad => \u0|cpu_nios|E_logic_result[6]~19_combout\,
	combout => \u0|cpu_nios|Equal122~7_combout\);

-- Location: LCCOMB_X23_Y13_N8
\u0|cpu_nios|E_logic_result[0]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_logic_result[0]~24_combout\ = (\u0|cpu_nios|R_logic_op\(0) & (\u0|cpu_nios|E_src1\(0) & \u0|cpu_nios|E_src2\(0))) # (!\u0|cpu_nios|R_logic_op\(0) & ((\u0|cpu_nios|E_src1\(0)) # (\u0|cpu_nios|E_src2\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|R_logic_op\(0),
	datac => \u0|cpu_nios|E_src1\(0),
	datad => \u0|cpu_nios|E_src2\(0),
	combout => \u0|cpu_nios|E_logic_result[0]~24_combout\);

-- Location: LCCOMB_X23_Y13_N2
\u0|cpu_nios|E_logic_result[0]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_logic_result[0]~25_combout\ = (\u0|cpu_nios|R_logic_op\(0) & ((\u0|cpu_nios|R_logic_op\(1) & ((\u0|cpu_nios|Add2~0_combout\))) # (!\u0|cpu_nios|R_logic_op\(1) & (\u0|cpu_nios|E_logic_result[0]~24_combout\)))) # (!\u0|cpu_nios|R_logic_op\(0) 
-- & (\u0|cpu_nios|E_logic_result[0]~24_combout\ $ ((!\u0|cpu_nios|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100101001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|R_logic_op\(0),
	datab => \u0|cpu_nios|E_logic_result[0]~24_combout\,
	datac => \u0|cpu_nios|R_logic_op\(1),
	datad => \u0|cpu_nios|Add2~0_combout\,
	combout => \u0|cpu_nios|E_logic_result[0]~25_combout\);

-- Location: LCCOMB_X24_Y11_N20
\u0|cpu_nios|E_logic_result[28]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_logic_result[28]~26_combout\ = (\u0|cpu_nios|E_src2\(28) & (\u0|cpu_nios|R_logic_op\(1) $ (((\u0|cpu_nios|R_logic_op\(0) & \u0|cpu_nios|E_src1\(28)))))) # (!\u0|cpu_nios|E_src2\(28) & ((\u0|cpu_nios|E_src1\(28) & 
-- ((\u0|cpu_nios|R_logic_op\(1)))) # (!\u0|cpu_nios|E_src1\(28) & (!\u0|cpu_nios|R_logic_op\(0) & !\u0|cpu_nios|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_src2\(28),
	datab => \u0|cpu_nios|R_logic_op\(0),
	datac => \u0|cpu_nios|E_src1\(28),
	datad => \u0|cpu_nios|R_logic_op\(1),
	combout => \u0|cpu_nios|E_logic_result[28]~26_combout\);

-- Location: LCCOMB_X24_Y11_N24
\u0|cpu_nios|E_logic_result[30]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_logic_result[30]~28_combout\ = (\u0|cpu_nios|E_src1\(30) & (\u0|cpu_nios|R_logic_op\(1) $ (((\u0|cpu_nios|R_logic_op\(0) & \u0|cpu_nios|E_src2\(30)))))) # (!\u0|cpu_nios|E_src1\(30) & ((\u0|cpu_nios|R_logic_op\(1) & 
-- ((\u0|cpu_nios|E_src2\(30)))) # (!\u0|cpu_nios|R_logic_op\(1) & (!\u0|cpu_nios|R_logic_op\(0) & !\u0|cpu_nios|E_src2\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_src1\(30),
	datab => \u0|cpu_nios|R_logic_op\(1),
	datac => \u0|cpu_nios|R_logic_op\(0),
	datad => \u0|cpu_nios|E_src2\(30),
	combout => \u0|cpu_nios|E_logic_result[30]~28_combout\);

-- Location: LCCOMB_X22_Y11_N10
\u0|cpu_nios|Equal122~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|Equal122~8_combout\ = (!\u0|cpu_nios|E_logic_result[27]~27_combout\ & (!\u0|cpu_nios|E_logic_result[30]~28_combout\ & (!\u0|cpu_nios|E_logic_result[0]~25_combout\ & !\u0|cpu_nios|E_logic_result[28]~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_logic_result[27]~27_combout\,
	datab => \u0|cpu_nios|E_logic_result[30]~28_combout\,
	datac => \u0|cpu_nios|E_logic_result[0]~25_combout\,
	datad => \u0|cpu_nios|E_logic_result[28]~26_combout\,
	combout => \u0|cpu_nios|Equal122~8_combout\);

-- Location: LCCOMB_X24_Y11_N26
\u0|cpu_nios|E_logic_result[29]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_logic_result[29]~29_combout\ = (\u0|cpu_nios|E_src1\(29) & (\u0|cpu_nios|R_logic_op\(1) $ (((\u0|cpu_nios|R_logic_op\(0) & \u0|cpu_nios|E_src2\(29)))))) # (!\u0|cpu_nios|E_src1\(29) & ((\u0|cpu_nios|R_logic_op\(1) & 
-- ((\u0|cpu_nios|E_src2\(29)))) # (!\u0|cpu_nios|R_logic_op\(1) & (!\u0|cpu_nios|R_logic_op\(0) & !\u0|cpu_nios|E_src2\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_src1\(29),
	datab => \u0|cpu_nios|R_logic_op\(1),
	datac => \u0|cpu_nios|R_logic_op\(0),
	datad => \u0|cpu_nios|E_src2\(29),
	combout => \u0|cpu_nios|E_logic_result[29]~29_combout\);

-- Location: LCCOMB_X24_Y11_N28
\u0|cpu_nios|E_logic_result[26]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_logic_result[26]~30_combout\ = (\u0|cpu_nios|E_src2\(26) & (\u0|cpu_nios|R_logic_op\(1) $ (((\u0|cpu_nios|R_logic_op\(0) & \u0|cpu_nios|E_src1\(26)))))) # (!\u0|cpu_nios|E_src2\(26) & ((\u0|cpu_nios|E_src1\(26) & 
-- ((\u0|cpu_nios|R_logic_op\(1)))) # (!\u0|cpu_nios|E_src1\(26) & (!\u0|cpu_nios|R_logic_op\(0) & !\u0|cpu_nios|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|R_logic_op\(0),
	datab => \u0|cpu_nios|E_src2\(26),
	datac => \u0|cpu_nios|E_src1\(26),
	datad => \u0|cpu_nios|R_logic_op\(1),
	combout => \u0|cpu_nios|E_logic_result[26]~30_combout\);

-- Location: LCCOMB_X24_Y11_N30
\u0|cpu_nios|E_logic_result[25]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_logic_result[25]~31_combout\ = (\u0|cpu_nios|E_src1\(25) & (\u0|cpu_nios|R_logic_op\(1) $ (((\u0|cpu_nios|R_logic_op\(0) & \u0|cpu_nios|E_src2\(25)))))) # (!\u0|cpu_nios|E_src1\(25) & ((\u0|cpu_nios|R_logic_op\(1) & 
-- ((\u0|cpu_nios|E_src2\(25)))) # (!\u0|cpu_nios|R_logic_op\(1) & (!\u0|cpu_nios|R_logic_op\(0) & !\u0|cpu_nios|E_src2\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_src1\(25),
	datab => \u0|cpu_nios|R_logic_op\(1),
	datac => \u0|cpu_nios|R_logic_op\(0),
	datad => \u0|cpu_nios|E_src2\(25),
	combout => \u0|cpu_nios|E_logic_result[25]~31_combout\);

-- Location: LCCOMB_X23_Y11_N18
\u0|cpu_nios|Equal122~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|Equal122~9_combout\ = (!\u0|cpu_nios|E_logic_result[29]~29_combout\ & (!\u0|cpu_nios|E_logic_result[25]~31_combout\ & (!\u0|cpu_nios|E_logic_result[1]~32_combout\ & !\u0|cpu_nios|E_logic_result[26]~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_logic_result[29]~29_combout\,
	datab => \u0|cpu_nios|E_logic_result[25]~31_combout\,
	datac => \u0|cpu_nios|E_logic_result[1]~32_combout\,
	datad => \u0|cpu_nios|E_logic_result[26]~30_combout\,
	combout => \u0|cpu_nios|Equal122~9_combout\);

-- Location: LCCOMB_X22_Y11_N12
\u0|cpu_nios|Equal122~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|Equal122~10_combout\ = (\u0|cpu_nios|Equal122~8_combout\ & (\u0|cpu_nios|Equal122~4_combout\ & (\u0|cpu_nios|Equal122~7_combout\ & \u0|cpu_nios|Equal122~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|Equal122~8_combout\,
	datab => \u0|cpu_nios|Equal122~4_combout\,
	datac => \u0|cpu_nios|Equal122~7_combout\,
	datad => \u0|cpu_nios|Equal122~9_combout\,
	combout => \u0|cpu_nios|Equal122~10_combout\);

-- Location: LCCOMB_X20_Y16_N16
\u0|cpu_nios|Equal101~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|Equal101~7_combout\ = (\u0|cpu_nios|D_iw\(14) & \u0|cpu_nios|D_iw\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu_nios|D_iw\(14),
	datad => \u0|cpu_nios|D_iw\(15),
	combout => \u0|cpu_nios|Equal101~7_combout\);

-- Location: LCCOMB_X25_Y11_N28
\u0|cpu_nios|E_stall~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_stall~0_combout\ = (\u0|cpu_nios|E_shift_rot_cnt\(2)) # ((\u0|cpu_nios|E_shift_rot_cnt\(1)) # ((\u0|cpu_nios|E_new_inst~regout\) # (\u0|cpu_nios|E_shift_rot_cnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_shift_rot_cnt\(2),
	datab => \u0|cpu_nios|E_shift_rot_cnt\(1),
	datac => \u0|cpu_nios|E_new_inst~regout\,
	datad => \u0|cpu_nios|E_shift_rot_cnt\(0),
	combout => \u0|cpu_nios|E_stall~0_combout\);

-- Location: LCCOMB_X25_Y11_N16
\u0|cpu_nios|E_stall~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_stall~1_combout\ = (\u0|cpu_nios|E_shift_rot_cnt\(4)) # (\u0|cpu_nios|E_shift_rot_cnt\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu_nios|E_shift_rot_cnt\(4),
	datad => \u0|cpu_nios|E_shift_rot_cnt\(3),
	combout => \u0|cpu_nios|E_stall~1_combout\);

-- Location: LCCOMB_X25_Y11_N2
\u0|cpu_nios|E_stall~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_stall~2_combout\ = (\u0|cpu_nios|R_ctrl_shift_rot~regout\ & (\u0|cpu_nios|E_valid~regout\ & ((\u0|cpu_nios|E_stall~1_combout\) # (\u0|cpu_nios|E_stall~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_stall~1_combout\,
	datab => \u0|cpu_nios|R_ctrl_shift_rot~regout\,
	datac => \u0|cpu_nios|E_valid~regout\,
	datad => \u0|cpu_nios|E_stall~0_combout\,
	combout => \u0|cpu_nios|E_stall~2_combout\);

-- Location: LCFF_X20_Y14_N25
\u0|cpu_nios|av_ld_waiting_for_data\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|av_ld_waiting_for_data_nxt~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|av_ld_waiting_for_data~regout\);

-- Location: LCCOMB_X20_Y14_N18
\u0|cpu_nios|av_ld_waiting_for_data_nxt~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|av_ld_waiting_for_data_nxt~0_combout\ = (\u0|cpu_nios|av_ld_waiting_for_data~regout\ & (!\u0|cpu_nios|d_read~regout\)) # (!\u0|cpu_nios|av_ld_waiting_for_data~regout\ & ((\u0|cpu_nios|R_ctrl_ld~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|d_read~regout\,
	datab => \u0|cpu_nios|av_ld_waiting_for_data~regout\,
	datad => \u0|cpu_nios|R_ctrl_ld~regout\,
	combout => \u0|cpu_nios|av_ld_waiting_for_data_nxt~0_combout\);

-- Location: LCCOMB_X20_Y14_N24
\u0|cpu_nios|av_ld_waiting_for_data_nxt~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|av_ld_waiting_for_data_nxt~1_combout\ = (\u0|cpu_nios|av_ld_waiting_for_data_nxt~0_combout\ & (((\u0|cpu_nios|av_ld_waiting_for_data~regout\) # (\u0|cpu_nios|E_new_inst~regout\)))) # (!\u0|cpu_nios|av_ld_waiting_for_data_nxt~0_combout\ & 
-- (\u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|av_waitrequest~3_combout\ & (\u0|cpu_nios|av_ld_waiting_for_data~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|av_waitrequest~3_combout\,
	datab => \u0|cpu_nios|av_ld_waiting_for_data_nxt~0_combout\,
	datac => \u0|cpu_nios|av_ld_waiting_for_data~regout\,
	datad => \u0|cpu_nios|E_new_inst~regout\,
	combout => \u0|cpu_nios|av_ld_waiting_for_data_nxt~1_combout\);

-- Location: LCFF_X21_Y15_N11
\u0|cpu_nios|av_ld_byte0_data[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|av_ld_byte0_data_nxt[2]~42_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|cpu_nios|av_ld_byte0_data[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|av_ld_byte0_data\(2));

-- Location: LCFF_X23_Y18_N25
\u0|cpu_nios|hbreak_pending\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|hbreak_pending_nxt~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|hbreak_pending~regout\);

-- Location: LCFF_X18_Y17_N25
\u0|cpu_nios|W_ipending_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|W_ipending_reg_nxt[0]~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|W_ipending_reg\(0));

-- Location: LCFF_X18_Y15_N13
\u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|av_readdata[4]~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(4));

-- Location: LCFF_X18_Y15_N7
\u0|leds_s1_translator|leds_s1_translator|av_readdata_pre[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|leds|readdata\(4),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|leds_s1_translator|leds_s1_translator|av_readdata_pre\(4));

-- Location: LCCOMB_X18_Y15_N16
\u0|cpu_nios|F_iw[4]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_iw[4]~36_combout\ = (\u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(4) & ((\u0|rsp_xbar_demux_003|src0_valid~combout\) # ((\u0|rsp_xbar_demux_002|src0_valid~combout\ & 
-- \u0|leds_s1_translator|leds_s1_translator|av_readdata_pre\(4))))) # (!\u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(4) & (((\u0|rsp_xbar_demux_002|src0_valid~combout\ & 
-- \u0|leds_s1_translator|leds_s1_translator|av_readdata_pre\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(4),
	datab => \u0|rsp_xbar_demux_003|src0_valid~combout\,
	datac => \u0|rsp_xbar_demux_002|src0_valid~combout\,
	datad => \u0|leds_s1_translator|leds_s1_translator|av_readdata_pre\(4),
	combout => \u0|cpu_nios|F_iw[4]~36_combout\);

-- Location: LCFF_X19_Y15_N11
\u0|switches_s1_translator|switches_s1_translator|av_readdata_pre[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|switches|readdata\(4),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|switches_s1_translator|switches_s1_translator|av_readdata_pre\(4));

-- Location: LCFF_X18_Y15_N3
\u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|av_readdata[3]~2_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(3));

-- Location: LCFF_X18_Y15_N29
\u0|leds_s1_translator|leds_s1_translator|av_readdata_pre[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|leds|readdata\(3),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|leds_s1_translator|leds_s1_translator|av_readdata_pre\(3));

-- Location: LCCOMB_X18_Y15_N14
\u0|cpu_nios|F_iw[3]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_iw[3]~38_combout\ = (\u0|rsp_xbar_demux_003|src0_valid~combout\ & ((\u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(3)) # ((\u0|rsp_xbar_demux_002|src0_valid~combout\ & 
-- \u0|leds_s1_translator|leds_s1_translator|av_readdata_pre\(3))))) # (!\u0|rsp_xbar_demux_003|src0_valid~combout\ & (((\u0|rsp_xbar_demux_002|src0_valid~combout\ & \u0|leds_s1_translator|leds_s1_translator|av_readdata_pre\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_demux_003|src0_valid~combout\,
	datab => \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(3),
	datac => \u0|rsp_xbar_demux_002|src0_valid~combout\,
	datad => \u0|leds_s1_translator|leds_s1_translator|av_readdata_pre\(3),
	combout => \u0|cpu_nios|F_iw[3]~38_combout\);

-- Location: LCCOMB_X8_Y10_N16
\u0|sdram_controller_0|Selector38~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector38~3_combout\ = (!\u0|sdram_controller_0|m_state.000001000~regout\ & (\u0|sdram_controller_0|Selector36~0_combout\ & ((\u0|sdram_controller_0|m_next~20_combout\) # (!\u0|sdram_controller_0|m_state.000010000~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|m_state.000010000~regout\,
	datab => \u0|sdram_controller_0|m_state.000001000~regout\,
	datac => \u0|sdram_controller_0|m_next~20_combout\,
	datad => \u0|sdram_controller_0|Selector36~0_combout\,
	combout => \u0|sdram_controller_0|Selector38~3_combout\);

-- Location: LCCOMB_X9_Y10_N26
\u0|sdram_controller_0|Selector33~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector33~0_combout\ = (\u0|sdram_controller_0|m_state.001000000~regout\) # ((\u0|sdram_controller_0|m_state.100000000~regout\) # ((\u0|sdram_controller_0|m_state.000000100~regout\) # 
-- (\u0|sdram_controller_0|m_state.000100000~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|m_state.001000000~regout\,
	datab => \u0|sdram_controller_0|m_state.100000000~regout\,
	datac => \u0|sdram_controller_0|m_state.000000100~regout\,
	datad => \u0|sdram_controller_0|m_state.000100000~regout\,
	combout => \u0|sdram_controller_0|Selector33~0_combout\);

-- Location: LCCOMB_X9_Y10_N20
\u0|sdram_controller_0|Selector33~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector33~1_combout\ = ((\u0|sdram_controller_0|Selector33~0_combout\) # ((!\u0|sdram_controller_0|refresh_request~regout\ & !\u0|sdram_controller_0|m_state.000000001~regout\))) # (!\u0|sdram_controller_0|WideOr9~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|WideOr9~0_combout\,
	datab => \u0|sdram_controller_0|Selector33~0_combout\,
	datac => \u0|sdram_controller_0|refresh_request~regout\,
	datad => \u0|sdram_controller_0|m_state.000000001~regout\,
	combout => \u0|sdram_controller_0|Selector33~1_combout\);

-- Location: LCCOMB_X9_Y10_N30
\u0|sdram_controller_0|Selector33~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector33~2_combout\ = (\u0|sdram_controller_0|Selector33~1_combout\ & (((!\u0|sdram_controller_0|m_state.000000001~regout\ & !\u0|sdram_controller_0|init_done~regout\)) # (!\u0|sdram_controller_0|m_next.000000001~regout\))) # 
-- (!\u0|sdram_controller_0|Selector33~1_combout\ & (!\u0|sdram_controller_0|m_state.000000001~regout\ & (!\u0|sdram_controller_0|init_done~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|Selector33~1_combout\,
	datab => \u0|sdram_controller_0|m_state.000000001~regout\,
	datac => \u0|sdram_controller_0|init_done~regout\,
	datad => \u0|sdram_controller_0|m_next.000000001~regout\,
	combout => \u0|sdram_controller_0|Selector33~2_combout\);

-- Location: LCCOMB_X9_Y10_N6
\u0|sdram_controller_0|Selector33~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector33~3_combout\ = (!\u0|sdram_controller_0|Selector33~2_combout\ & (\u0|sdram_controller_0|Selector35~0_combout\ & ((\u0|sdram_controller_0|WideOr9~0_combout\) # (!\u0|sdram_controller_0|m_next~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|m_next~20_combout\,
	datab => \u0|sdram_controller_0|Selector33~2_combout\,
	datac => \u0|sdram_controller_0|WideOr9~0_combout\,
	datad => \u0|sdram_controller_0|Selector35~0_combout\,
	combout => \u0|sdram_controller_0|Selector33~3_combout\);

-- Location: LCFF_X25_Y18_N13
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~1_combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg\(1));

-- Location: LCCOMB_X25_Y18_N8
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~14_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg\(1)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(1),
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg\(1),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~14_combout\);

-- Location: LCCOMB_X28_Y18_N26
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~15_combout\ = 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~14_combout\ & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\))) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~14_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(3),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~15_combout\);

-- Location: LCFF_X25_Y19_N17
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(0),
	sload => VCC,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(0));

-- Location: LCCOMB_X25_Y18_N16
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~0_combout\ = 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(0) & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(37)) # 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(37),
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(0),
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(36),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~0_combout\);

-- Location: LCFF_X22_Y19_N27
\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift~10_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift\(2));

-- Location: LCCOMB_X21_Y19_N14
\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|count\(9),
	datac => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift\(2),
	datad => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|write_stalled~regout\,
	combout => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift~5_combout\);

-- Location: LCCOMB_X22_Y19_N24
\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift~5_combout\,
	datab => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~regout\,
	combout => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift~7_combout\);

-- Location: LCFF_X16_Y14_N21
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|width_adapter|width_adapter|out_data[2]~24_combout\,
	ena => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1\(2));

-- Location: LCFF_X15_Y13_N11
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|width_adapter|width_adapter|out_data[3]~25_combout\,
	sload => VCC,
	ena => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0\(3));

-- Location: LCFF_X15_Y13_N29
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|width_adapter|width_adapter|out_data[4]~26_combout\,
	ena => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1\(4));

-- Location: LCFF_X16_Y13_N11
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[8]~feeder_combout\,
	ena => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0\(8));

-- Location: LCFF_X16_Y13_N23
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|width_adapter|width_adapter|out_data[9]~31_combout\,
	sload => VCC,
	ena => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0\(9));

-- Location: LCFF_X16_Y13_N3
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|width_adapter|width_adapter|out_data[10]~32_combout\,
	sload => VCC,
	ena => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0\(10));

-- Location: LCCOMB_X25_Y14_N12
\u0|cpu_nios|D_ctrl_b_is_dst~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|D_ctrl_b_is_dst~1_combout\ = (\u0|cpu_nios|D_iw\(2) & (((!\u0|cpu_nios|D_iw\(0) & !\u0|cpu_nios|D_ctrl_b_is_dst~0_combout\)))) # (!\u0|cpu_nios|D_iw\(2) & (((\u0|cpu_nios|D_iw\(0))) # (!\u0|cpu_nios|D_iw\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|D_iw\(1),
	datab => \u0|cpu_nios|D_iw\(2),
	datac => \u0|cpu_nios|D_iw\(0),
	datad => \u0|cpu_nios|D_ctrl_b_is_dst~0_combout\,
	combout => \u0|cpu_nios|D_ctrl_b_is_dst~1_combout\);

-- Location: LCCOMB_X25_Y12_N6
\u0|cpu_nios|D_dst_regnum[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|D_dst_regnum[1]~0_combout\ = (\u0|cpu_nios|D_ctrl_b_is_dst~1_combout\ & (\u0|cpu_nios|D_iw\(23))) # (!\u0|cpu_nios|D_ctrl_b_is_dst~1_combout\ & ((\u0|cpu_nios|D_ctrl_ld_signed~0_combout\ & (\u0|cpu_nios|D_iw\(23))) # 
-- (!\u0|cpu_nios|D_ctrl_ld_signed~0_combout\ & ((\u0|cpu_nios|D_iw\(18))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|D_iw\(23),
	datab => \u0|cpu_nios|D_ctrl_b_is_dst~1_combout\,
	datac => \u0|cpu_nios|D_iw\(18),
	datad => \u0|cpu_nios|D_ctrl_ld_signed~0_combout\,
	combout => \u0|cpu_nios|D_dst_regnum[1]~0_combout\);

-- Location: LCCOMB_X25_Y12_N24
\u0|cpu_nios|D_dst_regnum[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|D_dst_regnum[2]~2_combout\ = (\u0|cpu_nios|D_ctrl_b_is_dst~1_combout\ & (\u0|cpu_nios|D_iw\(24))) # (!\u0|cpu_nios|D_ctrl_b_is_dst~1_combout\ & ((\u0|cpu_nios|D_ctrl_ld_signed~0_combout\ & (\u0|cpu_nios|D_iw\(24))) # 
-- (!\u0|cpu_nios|D_ctrl_ld_signed~0_combout\ & ((\u0|cpu_nios|D_iw\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|D_iw\(24),
	datab => \u0|cpu_nios|D_ctrl_b_is_dst~1_combout\,
	datac => \u0|cpu_nios|D_iw\(19),
	datad => \u0|cpu_nios|D_ctrl_ld_signed~0_combout\,
	combout => \u0|cpu_nios|D_dst_regnum[2]~2_combout\);

-- Location: LCCOMB_X25_Y12_N2
\u0|cpu_nios|Equal2~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|Equal2~6_combout\ = (!\u0|cpu_nios|D_dst_regnum[1]~0_combout\ & (!\u0|cpu_nios|D_ctrl_implicit_dst_retaddr~0_combout\ & (!\u0|cpu_nios|D_dst_regnum[2]~2_combout\ & !\u0|cpu_nios|D_dst_regnum[2]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|D_dst_regnum[1]~0_combout\,
	datab => \u0|cpu_nios|D_ctrl_implicit_dst_retaddr~0_combout\,
	datac => \u0|cpu_nios|D_dst_regnum[2]~2_combout\,
	datad => \u0|cpu_nios|D_dst_regnum[2]~1_combout\,
	combout => \u0|cpu_nios|Equal2~6_combout\);

-- Location: LCCOMB_X25_Y12_N4
\u0|cpu_nios|Equal2~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|Equal2~7_combout\ = (!\u0|cpu_nios|D_dst_regnum[0]~5_combout\ & (!\u0|cpu_nios|D_dst_regnum[3]~3_combout\ & (!\u0|cpu_nios|D_dst_regnum[4]~4_combout\ & \u0|cpu_nios|Equal2~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|D_dst_regnum[0]~5_combout\,
	datab => \u0|cpu_nios|D_dst_regnum[3]~3_combout\,
	datac => \u0|cpu_nios|D_dst_regnum[4]~4_combout\,
	datad => \u0|cpu_nios|Equal2~6_combout\,
	combout => \u0|cpu_nios|Equal2~7_combout\);

-- Location: LCCOMB_X29_Y14_N16
\u0|cpu_nios|Equal2~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|Equal2~8_combout\ = (!\u0|cpu_nios|D_iw\(1) & (\u0|cpu_nios|D_iw\(0) & (!\u0|cpu_nios|D_iw\(3) & !\u0|cpu_nios|D_iw\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|D_iw\(1),
	datab => \u0|cpu_nios|D_iw\(0),
	datac => \u0|cpu_nios|D_iw\(3),
	datad => \u0|cpu_nios|D_iw\(4),
	combout => \u0|cpu_nios|Equal2~8_combout\);

-- Location: LCCOMB_X25_Y14_N24
\u0|cpu_nios|D_wr_dst_reg\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|D_wr_dst_reg~combout\ = (!\u0|cpu_nios|R_ctrl_br_nxt~0_combout\ & (\u0|cpu_nios|D_wr_dst_reg~2_combout\ & !\u0|cpu_nios|Equal2~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu_nios|R_ctrl_br_nxt~0_combout\,
	datac => \u0|cpu_nios|D_wr_dst_reg~2_combout\,
	datad => \u0|cpu_nios|Equal2~7_combout\,
	combout => \u0|cpu_nios|D_wr_dst_reg~combout\);

-- Location: LCFF_X18_Y17_N19
\u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|av_readdata[0]~3_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(0));

-- Location: LCFF_X27_Y15_N1
\u0|leds_s1_translator|leds_s1_translator|av_readdata_pre[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|leds|readdata\(0),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|leds_s1_translator|leds_s1_translator|av_readdata_pre\(0));

-- Location: LCCOMB_X17_Y15_N12
\u0|cpu_nios|av_ld_byte0_data_nxt[0]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|av_ld_byte0_data_nxt[0]~17_combout\ = (\u0|leds_s1_translator|leds_s1_translator|av_readdata_pre\(0) & ((\u0|rsp_xbar_demux_002|src1_valid~combout\) # 
-- ((\u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(0) & \u0|rsp_xbar_demux_003|src1_valid~combout\)))) # (!\u0|leds_s1_translator|leds_s1_translator|av_readdata_pre\(0) & 
-- (((\u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(0) & \u0|rsp_xbar_demux_003|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|leds_s1_translator|leds_s1_translator|av_readdata_pre\(0),
	datab => \u0|rsp_xbar_demux_002|src1_valid~combout\,
	datac => \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(0),
	datad => \u0|rsp_xbar_demux_003|src1_valid~combout\,
	combout => \u0|cpu_nios|av_ld_byte0_data_nxt[0]~17_combout\);

-- Location: LCFF_X17_Y15_N7
\u0|width_adapter_001|width_adapter_001|data_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|width_adapter_001|width_adapter_001|data_reg~2_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_001|width_adapter_001|data_reg\(0));

-- Location: LCFF_X24_Y15_N13
\u0|cpu_nios|W_ienable_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|W_ienable_reg[0]~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|W_ienable_reg\(0));

-- Location: LCCOMB_X24_Y15_N14
\u0|cpu_nios|E_control_rd_data[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_control_rd_data[0]~0_combout\ = (\u0|cpu_nios|D_iw\(7) & ((\u0|cpu_nios|D_iw\(6) & (\u0|cpu_nios|W_ienable_reg\(0))) # (!\u0|cpu_nios|D_iw\(6) & ((\u0|cpu_nios|W_bstatus_reg~regout\))))) # (!\u0|cpu_nios|D_iw\(7) & 
-- (((\u0|cpu_nios|D_iw\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|W_ienable_reg\(0),
	datab => \u0|cpu_nios|D_iw\(7),
	datac => \u0|cpu_nios|D_iw\(6),
	datad => \u0|cpu_nios|W_bstatus_reg~regout\,
	combout => \u0|cpu_nios|E_control_rd_data[0]~0_combout\);

-- Location: LCCOMB_X24_Y15_N24
\u0|cpu_nios|E_control_rd_data[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_control_rd_data[0]~1_combout\ = (\u0|cpu_nios|E_control_rd_data[0]~0_combout\ & (((\u0|cpu_nios|D_iw\(8))))) # (!\u0|cpu_nios|E_control_rd_data[0]~0_combout\ & ((\u0|cpu_nios|D_iw\(8) & (\u0|cpu_nios|W_ipending_reg\(0))) # 
-- (!\u0|cpu_nios|D_iw\(8) & ((\u0|cpu_nios|W_status_reg_pie~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|W_ipending_reg\(0),
	datab => \u0|cpu_nios|W_status_reg_pie~regout\,
	datac => \u0|cpu_nios|E_control_rd_data[0]~0_combout\,
	datad => \u0|cpu_nios|D_iw\(8),
	combout => \u0|cpu_nios|E_control_rd_data[0]~1_combout\);

-- Location: LCCOMB_X24_Y15_N16
\u0|cpu_nios|E_control_rd_data[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_control_rd_data[0]~2_combout\ = (\u0|cpu_nios|E_control_rd_data[0]~1_combout\ & (!\u0|cpu_nios|D_iw\(7) & (!\u0|cpu_nios|E_control_rd_data[0]~0_combout\))) # (!\u0|cpu_nios|E_control_rd_data[0]~1_combout\ & 
-- (\u0|cpu_nios|E_control_rd_data[0]~0_combout\ & ((\u0|cpu_nios|D_iw\(7)) # (\u0|cpu_nios|W_estatus_reg~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001001000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_control_rd_data[0]~1_combout\,
	datab => \u0|cpu_nios|D_iw\(7),
	datac => \u0|cpu_nios|E_control_rd_data[0]~0_combout\,
	datad => \u0|cpu_nios|W_estatus_reg~regout\,
	combout => \u0|cpu_nios|E_control_rd_data[0]~2_combout\);

-- Location: LCCOMB_X18_Y16_N12
\u0|cpu_nios|F_iw[22]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_iw[22]~40_combout\ = (\u0|rsp_xbar_demux_003|src0_valid~combout\ & ((\u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(22)) # 
-- ((\u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(22) & \u0|rsp_xbar_demux|src0_valid~combout\)))) # (!\u0|rsp_xbar_demux_003|src0_valid~combout\ & 
-- (\u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(22) & ((\u0|rsp_xbar_demux|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_demux_003|src0_valid~combout\,
	datab => \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(22),
	datac => \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(22),
	datad => \u0|rsp_xbar_demux|src0_valid~combout\,
	combout => \u0|cpu_nios|F_iw[22]~40_combout\);

-- Location: LCFF_X23_Y16_N29
\u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata\(24),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(24));

-- Location: LCCOMB_X23_Y16_N28
\u0|cpu_nios|F_iw[24]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_iw[24]~44_combout\ = (\u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\ & 
-- (\u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(24) & \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	datac => \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(24),
	datad => \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \u0|cpu_nios|F_iw[24]~44_combout\);

-- Location: LCFF_X18_Y17_N27
\u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|av_readdata[1]~4_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(1));

-- Location: LCFF_X21_Y18_N9
\u0|leds_s1_translator|leds_s1_translator|av_readdata_pre[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|leds|readdata\(1),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|leds_s1_translator|leds_s1_translator|av_readdata_pre\(1));

-- Location: LCCOMB_X18_Y15_N0
\u0|cpu_nios|F_iw[1]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_iw[1]~50_combout\ = (\u0|leds_s1_translator|leds_s1_translator|av_readdata_pre\(1) & ((\u0|rsp_xbar_demux_002|src0_valid~combout\) # ((\u0|rsp_xbar_demux_003|src0_valid~combout\ & 
-- \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(1))))) # (!\u0|leds_s1_translator|leds_s1_translator|av_readdata_pre\(1) & (\u0|rsp_xbar_demux_003|src0_valid~combout\ & 
-- ((\u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|leds_s1_translator|leds_s1_translator|av_readdata_pre\(1),
	datab => \u0|rsp_xbar_demux_003|src0_valid~combout\,
	datac => \u0|rsp_xbar_demux_002|src0_valid~combout\,
	datad => \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(1),
	combout => \u0|cpu_nios|F_iw[1]~50_combout\);

-- Location: LCFF_X19_Y15_N19
\u0|switches_s1_translator|switches_s1_translator|av_readdata_pre[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|switches|readdata\(1),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|switches_s1_translator|switches_s1_translator|av_readdata_pre\(1));

-- Location: LCCOMB_X18_Y16_N30
\u0|cpu_nios|F_iw[0]~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_iw[0]~53_combout\ = (\u0|rsp_xbar_demux_002|src0_valid~combout\ & ((\u0|leds_s1_translator|leds_s1_translator|av_readdata_pre\(0)) # ((\u0|rsp_xbar_demux_003|src0_valid~combout\ & 
-- \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(0))))) # (!\u0|rsp_xbar_demux_002|src0_valid~combout\ & (\u0|rsp_xbar_demux_003|src0_valid~combout\ & 
-- (\u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_demux_002|src0_valid~combout\,
	datab => \u0|rsp_xbar_demux_003|src0_valid~combout\,
	datac => \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(0),
	datad => \u0|leds_s1_translator|leds_s1_translator|av_readdata_pre\(0),
	combout => \u0|cpu_nios|F_iw[0]~53_combout\);

-- Location: LCFF_X18_Y17_N21
\u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|av_readdata[2]~5_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(2));

-- Location: LCFF_X18_Y16_N29
\u0|leds_s1_translator|leds_s1_translator|av_readdata_pre[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|leds|readdata\(2),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|leds_s1_translator|leds_s1_translator|av_readdata_pre\(2));

-- Location: LCCOMB_X18_Y16_N6
\u0|cpu_nios|F_iw[2]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_iw[2]~56_combout\ = (\u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(2) & ((\u0|rsp_xbar_demux_003|src0_valid~combout\) # ((\u0|rsp_xbar_demux_002|src0_valid~combout\ & 
-- \u0|leds_s1_translator|leds_s1_translator|av_readdata_pre\(2))))) # (!\u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(2) & (((\u0|rsp_xbar_demux_002|src0_valid~combout\ & 
-- \u0|leds_s1_translator|leds_s1_translator|av_readdata_pre\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(2),
	datab => \u0|rsp_xbar_demux_003|src0_valid~combout\,
	datac => \u0|rsp_xbar_demux_002|src0_valid~combout\,
	datad => \u0|leds_s1_translator|leds_s1_translator|av_readdata_pre\(2),
	combout => \u0|cpu_nios|F_iw[2]~56_combout\);

-- Location: LCFF_X19_Y17_N17
\u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata\(13),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(13));

-- Location: LCFF_X27_Y15_N27
\u0|leds_s1_translator|leds_s1_translator|av_readdata_pre[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|leds|readdata\(12),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|leds_s1_translator|leds_s1_translator|av_readdata_pre\(12));

-- Location: LCCOMB_X16_Y17_N18
\u0|cpu_nios|F_iw[12]~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_iw[12]~63_combout\ = (\u0|leds_s1_translator|leds_s1_translator|av_readdata_pre\(12) & ((\u0|rsp_xbar_demux_002|src0_valid~combout\) # 
-- ((\u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(12) & \u0|rsp_xbar_demux_003|src0_valid~combout\)))) # (!\u0|leds_s1_translator|leds_s1_translator|av_readdata_pre\(12) & 
-- (\u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(12) & ((\u0|rsp_xbar_demux_003|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|leds_s1_translator|leds_s1_translator|av_readdata_pre\(12),
	datab => \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(12),
	datac => \u0|rsp_xbar_demux_002|src0_valid~combout\,
	datad => \u0|rsp_xbar_demux_003|src0_valid~combout\,
	combout => \u0|cpu_nios|F_iw[12]~63_combout\);

-- Location: LCFF_X16_Y15_N21
\u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|av_readdata[5]~6_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(5));

-- Location: LCCOMB_X16_Y15_N2
\u0|cpu_nios|F_iw[5]~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_iw[5]~68_combout\ = (\u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(5) & ((\u0|rsp_xbar_demux_003|src0_valid~combout\) # ((\u0|leds_s1_translator|leds_s1_translator|av_readdata_pre\(5) 
-- & \u0|rsp_xbar_demux_002|src0_valid~combout\)))) # (!\u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(5) & (((\u0|leds_s1_translator|leds_s1_translator|av_readdata_pre\(5) & 
-- \u0|rsp_xbar_demux_002|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(5),
	datab => \u0|rsp_xbar_demux_003|src0_valid~combout\,
	datac => \u0|leds_s1_translator|leds_s1_translator|av_readdata_pre\(5),
	datad => \u0|rsp_xbar_demux_002|src0_valid~combout\,
	combout => \u0|cpu_nios|F_iw[5]~68_combout\);

-- Location: LCFF_X18_Y16_N11
\u0|switches_s1_translator|switches_s1_translator|av_readdata_pre[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|switches|readdata\(14),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|switches_s1_translator|switches_s1_translator|av_readdata_pre\(14));

-- Location: LCFF_X18_Y16_N5
\u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata\(14),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(14));

-- Location: LCCOMB_X18_Y16_N10
\u0|cpu_nios|F_iw[14]~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_iw[14]~70_combout\ = (\u0|rsp_xbar_demux_001|src0_valid~combout\ & ((\u0|switches_s1_translator|switches_s1_translator|av_readdata_pre\(14)) # 
-- ((\u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(14) & \u0|rsp_xbar_demux|src0_valid~combout\)))) # (!\u0|rsp_xbar_demux_001|src0_valid~combout\ & 
-- (\u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(14) & ((\u0|rsp_xbar_demux|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(14),
	datac => \u0|switches_s1_translator|switches_s1_translator|av_readdata_pre\(14),
	datad => \u0|rsp_xbar_demux|src0_valid~combout\,
	combout => \u0|cpu_nios|F_iw[14]~70_combout\);

-- Location: LCFF_X16_Y15_N7
\u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|jtag_uart_0|woverflow~regout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(14));

-- Location: LCCOMB_X25_Y14_N20
\u0|cpu_nios|R_src2_use_imm~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|R_src2_use_imm~0_combout\ = (\u0|cpu_nios|D_iw\(11) & (\u0|cpu_nios|R_ctrl_br_nxt~0_combout\ & (\u0|cpu_nios|R_valid~regout\))) # (!\u0|cpu_nios|D_iw\(11) & ((\u0|cpu_nios|D_ctrl_shift_logical~0_combout\) # 
-- ((\u0|cpu_nios|R_ctrl_br_nxt~0_combout\ & \u0|cpu_nios|R_valid~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|D_iw\(11),
	datab => \u0|cpu_nios|R_ctrl_br_nxt~0_combout\,
	datac => \u0|cpu_nios|R_valid~regout\,
	datad => \u0|cpu_nios|D_ctrl_shift_logical~0_combout\,
	combout => \u0|cpu_nios|R_src2_use_imm~0_combout\);

-- Location: LCCOMB_X28_Y14_N12
\u0|cpu_nios|D_ctrl_force_src2_zero~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|D_ctrl_force_src2_zero~3_combout\ = (\u0|cpu_nios|D_iw\(13) & ((\u0|cpu_nios|D_iw\(15) & (!\u0|cpu_nios|D_iw\(14))) # (!\u0|cpu_nios|D_iw\(15) & ((!\u0|cpu_nios|D_iw\(16)))))) # (!\u0|cpu_nios|D_iw\(13) & (((!\u0|cpu_nios|D_iw\(16) & 
-- \u0|cpu_nios|D_iw\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|D_iw\(14),
	datab => \u0|cpu_nios|D_iw\(16),
	datac => \u0|cpu_nios|D_iw\(13),
	datad => \u0|cpu_nios|D_iw\(15),
	combout => \u0|cpu_nios|D_ctrl_force_src2_zero~3_combout\);

-- Location: LCFF_X20_Y18_N13
\u0|switches_s1_translator|switches_s1_translator|av_readdata_pre[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|switches|readdata\(10),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|switches_s1_translator|switches_s1_translator|av_readdata_pre\(10));

-- Location: LCFF_X20_Y18_N17
\u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata\(10),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(10));

-- Location: LCCOMB_X20_Y18_N12
\u0|cpu_nios|F_iw[10]~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_iw[10]~78_combout\ = (\u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(10) & ((\u0|rsp_xbar_demux|src0_valid~combout\) # ((\u0|rsp_xbar_demux_001|src0_valid~combout\ & 
-- \u0|switches_s1_translator|switches_s1_translator|av_readdata_pre\(10))))) # (!\u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(10) & (\u0|rsp_xbar_demux_001|src0_valid~combout\ & 
-- (\u0|switches_s1_translator|switches_s1_translator|av_readdata_pre\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(10),
	datab => \u0|rsp_xbar_demux_001|src0_valid~combout\,
	datac => \u0|switches_s1_translator|switches_s1_translator|av_readdata_pre\(10),
	datad => \u0|rsp_xbar_demux|src0_valid~combout\,
	combout => \u0|cpu_nios|F_iw[10]~78_combout\);

-- Location: LCFF_X17_Y17_N27
\u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|jtag_uart_0|ac~regout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(10));

-- Location: LCCOMB_X17_Y17_N26
\u0|cpu_nios|F_iw[10]~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_iw[10]~79_combout\ = (\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\ & 
-- (\u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(10) & \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	datac => \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(10),
	datad => \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	combout => \u0|cpu_nios|F_iw[10]~79_combout\);

-- Location: LCFF_X18_Y15_N5
\u0|leds_s1_translator|leds_s1_translator|av_readdata_pre[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|leds|readdata\(10),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|leds_s1_translator|leds_s1_translator|av_readdata_pre\(10));

-- Location: LCCOMB_X20_Y15_N6
\u0|cpu_nios|F_iw[10]~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_iw[10]~80_combout\ = (\u0|cpu_nios|F_iw[10]~78_combout\) # ((\u0|cpu_nios|F_iw[10]~79_combout\) # ((\u0|rsp_xbar_demux_002|src0_valid~combout\ & \u0|leds_s1_translator|leds_s1_translator|av_readdata_pre\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_demux_002|src0_valid~combout\,
	datab => \u0|leds_s1_translator|leds_s1_translator|av_readdata_pre\(10),
	datac => \u0|cpu_nios|F_iw[10]~78_combout\,
	datad => \u0|cpu_nios|F_iw[10]~79_combout\,
	combout => \u0|cpu_nios|F_iw[10]~80_combout\);

-- Location: LCFF_X21_Y16_N3
\u0|width_adapter_001|width_adapter_001|data_reg[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|width_adapter_001|width_adapter_001|data_reg~11_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_001|width_adapter_001|data_reg\(10));

-- Location: LCFF_X20_Y18_N11
\u0|switches_s1_translator|switches_s1_translator|av_readdata_pre[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|switches|readdata\(9),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|switches_s1_translator|switches_s1_translator|av_readdata_pre\(9));

-- Location: LCFF_X20_Y18_N7
\u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata\(9),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(9));

-- Location: LCCOMB_X20_Y18_N10
\u0|cpu_nios|F_iw[9]~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_iw[9]~82_combout\ = (\u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(9) & ((\u0|rsp_xbar_demux|src0_valid~combout\) # ((\u0|rsp_xbar_demux_001|src0_valid~combout\ & 
-- \u0|switches_s1_translator|switches_s1_translator|av_readdata_pre\(9))))) # (!\u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(9) & (\u0|rsp_xbar_demux_001|src0_valid~combout\ & 
-- (\u0|switches_s1_translator|switches_s1_translator|av_readdata_pre\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(9),
	datab => \u0|rsp_xbar_demux_001|src0_valid~combout\,
	datac => \u0|switches_s1_translator|switches_s1_translator|av_readdata_pre\(9),
	datad => \u0|rsp_xbar_demux|src0_valid~combout\,
	combout => \u0|cpu_nios|F_iw[9]~82_combout\);

-- Location: LCFF_X19_Y17_N9
\u0|switches_s1_translator|switches_s1_translator|av_readdata_pre[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|switches|readdata\(7),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|switches_s1_translator|switches_s1_translator|av_readdata_pre\(7));

-- Location: LCCOMB_X19_Y17_N8
\u0|cpu_nios|F_iw[7]~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_iw[7]~90_combout\ = (\u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\ & 
-- (\u0|switches_s1_translator|switches_s1_translator|av_readdata_pre\(7) & \u0|switches_s1_translator|switches_s1_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	datac => \u0|switches_s1_translator|switches_s1_translator|av_readdata_pre\(7),
	datad => \u0|switches_s1_translator|switches_s1_translator|read_latency_shift_reg\(0),
	combout => \u0|cpu_nios|F_iw[7]~90_combout\);

-- Location: LCFF_X16_Y15_N9
\u0|leds_s1_translator|leds_s1_translator|av_readdata_pre[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|leds|readdata\(7),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|leds_s1_translator|leds_s1_translator|av_readdata_pre\(7));

-- Location: LCCOMB_X16_Y15_N18
\u0|cpu_nios|F_iw[7]~91\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_iw[7]~91_combout\ = (\u0|leds_s1_translator|leds_s1_translator|av_readdata_pre\(7) & ((\u0|rsp_xbar_demux_002|src0_valid~combout\) # ((\u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(7) 
-- & \u0|rsp_xbar_demux_003|src0_valid~combout\)))) # (!\u0|leds_s1_translator|leds_s1_translator|av_readdata_pre\(7) & (\u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(7) & 
-- (\u0|rsp_xbar_demux_003|src0_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|leds_s1_translator|leds_s1_translator|av_readdata_pre\(7),
	datab => \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(7),
	datac => \u0|rsp_xbar_demux_003|src0_valid~combout\,
	datad => \u0|rsp_xbar_demux_002|src0_valid~combout\,
	combout => \u0|cpu_nios|F_iw[7]~91_combout\);

-- Location: LCCOMB_X19_Y17_N12
\u0|cpu_nios|F_iw[7]~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_iw[7]~92_combout\ = (\u0|cpu_nios|F_iw[7]~91_combout\) # ((\u0|cpu_nios|F_iw[7]~90_combout\) # ((\u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(7) & \u0|rsp_xbar_demux|src0_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(7),
	datab => \u0|cpu_nios|F_iw[7]~91_combout\,
	datac => \u0|cpu_nios|F_iw[7]~90_combout\,
	datad => \u0|rsp_xbar_demux|src0_valid~combout\,
	combout => \u0|cpu_nios|F_iw[7]~92_combout\);

-- Location: LCFF_X15_Y16_N25
\u0|width_adapter_001|width_adapter_001|data_reg[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|width_adapter_001|width_adapter_001|data_reg~14_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_001|width_adapter_001|data_reg\(7));

-- Location: LCFF_X20_Y17_N3
\u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata\(6),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(6));

-- Location: LCCOMB_X20_Y17_N2
\u0|cpu_nios|F_iw[6]~94\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_iw[6]~94_combout\ = (\u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\ & 
-- (\u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(6) & \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	datac => \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(6),
	datad => \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \u0|cpu_nios|F_iw[6]~94_combout\);

-- Location: LCFF_X20_Y17_N7
\u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|av_readdata[6]~8_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(6));

-- Location: LCCOMB_X20_Y17_N14
\u0|cpu_nios|F_iw[6]~95\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_iw[6]~95_combout\ = (\u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(6) & ((\u0|rsp_xbar_demux_003|src0_valid~combout\) # ((\u0|rsp_xbar_demux_002|src0_valid~combout\ & 
-- \u0|leds_s1_translator|leds_s1_translator|av_readdata_pre\(6))))) # (!\u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(6) & (((\u0|rsp_xbar_demux_002|src0_valid~combout\ & 
-- \u0|leds_s1_translator|leds_s1_translator|av_readdata_pre\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(6),
	datab => \u0|rsp_xbar_demux_003|src0_valid~combout\,
	datac => \u0|rsp_xbar_demux_002|src0_valid~combout\,
	datad => \u0|leds_s1_translator|leds_s1_translator|av_readdata_pre\(6),
	combout => \u0|cpu_nios|F_iw[6]~95_combout\);

-- Location: LCFF_X20_Y17_N11
\u0|switches_s1_translator|switches_s1_translator|av_readdata_pre[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|switches|readdata\(6),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|switches_s1_translator|switches_s1_translator|av_readdata_pre\(6));

-- Location: LCCOMB_X20_Y17_N4
\u0|cpu_nios|F_iw[6]~96\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_iw[6]~96_combout\ = (\u0|cpu_nios|F_iw[6]~95_combout\) # ((\u0|cpu_nios|F_iw[6]~94_combout\) # ((\u0|switches_s1_translator|switches_s1_translator|av_readdata_pre\(6) & \u0|rsp_xbar_demux_001|src0_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|switches_s1_translator|switches_s1_translator|av_readdata_pre\(6),
	datab => \u0|rsp_xbar_demux_001|src0_valid~combout\,
	datac => \u0|cpu_nios|F_iw[6]~95_combout\,
	datad => \u0|cpu_nios|F_iw[6]~94_combout\,
	combout => \u0|cpu_nios|F_iw[6]~96_combout\);

-- Location: LCFF_X21_Y17_N19
\u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata\(21),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(21));

-- Location: LCCOMB_X29_Y14_N10
\u0|cpu_nios|Equal2~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|Equal2~9_combout\ = (\u0|cpu_nios|D_iw\(2) & (\u0|cpu_nios|Equal2~3_combout\ & !\u0|cpu_nios|D_iw\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|D_iw\(2),
	datab => \u0|cpu_nios|Equal2~3_combout\,
	datad => \u0|cpu_nios|D_iw\(5),
	combout => \u0|cpu_nios|Equal2~9_combout\);

-- Location: LCCOMB_X17_Y17_N24
\u0|rsp_xbar_mux|src_payload~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux|src_payload~4_combout\ = (\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\ & 
-- (\u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(19) & \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	datac => \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(19),
	datad => \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	combout => \u0|rsp_xbar_mux|src_payload~4_combout\);

-- Location: LCCOMB_X18_Y18_N10
\u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~5_combout\ = 
-- (\u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- ((\u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # 
-- (!\u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datab => \u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~5_combout\);

-- Location: LCFF_X15_Y18_N19
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~16_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]~regout\);

-- Location: LCCOMB_X14_Y18_N6
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~9_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]~regout\))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\u0|cmd_xbar_mux_004|src_payload\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_004|src_payload\(0),
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]~regout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~9_combout\);

-- Location: LCFF_X15_Y18_N21
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~17_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]~regout\);

-- Location: LCCOMB_X14_Y18_N10
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~10_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]~regout\) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]~regout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~10_combout\);

-- Location: LCCOMB_X14_Y18_N28
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|p1_burst_uncompress_address_offset[0]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|p1_burst_uncompress_address_offset\(0) = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]~regout\ & 
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|Add2~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]~regout\,
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|Add2~0_combout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|p1_burst_uncompress_address_offset\(0));

-- Location: LCFF_X15_Y18_N15
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][64]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~18_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][64]~regout\);

-- Location: LCCOMB_X15_Y18_N24
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~11_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2) & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][64]~regout\))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2) & (\u0|cmd_xbar_mux_004|arb|grant[0]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_004|arb|grant[0]~1_combout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2),
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][64]~regout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~11_combout\);

-- Location: LCFF_X24_Y19_N21
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg~7_combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg\(6));

-- Location: LCCOMB_X27_Y19_N10
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~0_combout\ = 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(34) & 
-- !\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(35))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(34),
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(35),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~0_combout\);

-- Location: LCCOMB_X23_Y18_N6
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|avalon_ociram_readdata_ready~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|avalon_ociram_readdata_ready~0_combout\ = (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|read~regout\ & (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|write~regout\ & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(8)) # (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|read~regout\,
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(8),
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|write~regout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\,
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|avalon_ociram_readdata_ready~0_combout\);

-- Location: LCCOMB_X19_Y15_N18
\u0|cpu_nios|av_ld_byte0_data_nxt[1]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|av_ld_byte0_data_nxt[1]~19_combout\ = (\u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(1) & ((\u0|rsp_xbar_demux|src1_valid~combout\) # ((\u0|rsp_xbar_demux_001|src1_valid~combout\ & 
-- \u0|switches_s1_translator|switches_s1_translator|av_readdata_pre\(1))))) # (!\u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(1) & (\u0|rsp_xbar_demux_001|src1_valid~combout\ & 
-- (\u0|switches_s1_translator|switches_s1_translator|av_readdata_pre\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(1),
	datab => \u0|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \u0|switches_s1_translator|switches_s1_translator|av_readdata_pre\(1),
	datad => \u0|rsp_xbar_demux|src1_valid~combout\,
	combout => \u0|cpu_nios|av_ld_byte0_data_nxt[1]~19_combout\);

-- Location: LCCOMB_X18_Y15_N30
\u0|cpu_nios|av_ld_byte0_data_nxt[1]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|av_ld_byte0_data_nxt[1]~20_combout\ = (\u0|leds_s1_translator|leds_s1_translator|av_readdata_pre\(1) & ((\u0|rsp_xbar_demux_002|src1_valid~combout\) # ((\u0|rsp_xbar_demux_003|src1_valid~combout\ & 
-- \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(1))))) # (!\u0|leds_s1_translator|leds_s1_translator|av_readdata_pre\(1) & (((\u0|rsp_xbar_demux_003|src1_valid~combout\ & 
-- \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|leds_s1_translator|leds_s1_translator|av_readdata_pre\(1),
	datab => \u0|rsp_xbar_demux_002|src1_valid~combout\,
	datac => \u0|rsp_xbar_demux_003|src1_valid~combout\,
	datad => \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(1),
	combout => \u0|cpu_nios|av_ld_byte0_data_nxt[1]~20_combout\);

-- Location: LCCOMB_X20_Y14_N6
\u0|cpu_nios|av_ld_byte0_data_nxt[1]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|av_ld_byte0_data_nxt[1]~21_combout\ = (\u0|cpu_nios|av_ld_byte0_data_nxt[1]~19_combout\) # ((\u0|cpu_nios|av_ld_byte0_data_nxt[1]~20_combout\) # ((\u0|width_adapter_001|width_adapter_001|out_data[1]~3_combout\ & 
-- \u0|rsp_xbar_demux_004|src1_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter_001|width_adapter_001|out_data[1]~3_combout\,
	datab => \u0|cpu_nios|av_ld_byte0_data_nxt[1]~19_combout\,
	datac => \u0|cpu_nios|av_ld_byte0_data_nxt[1]~20_combout\,
	datad => \u0|rsp_xbar_demux_004|src1_valid~0_combout\,
	combout => \u0|cpu_nios|av_ld_byte0_data_nxt[1]~21_combout\);

-- Location: LCCOMB_X18_Y16_N26
\u0|cpu_nios|av_ld_byte0_data_nxt[2]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|av_ld_byte0_data_nxt[2]~22_combout\ = (\u0|rsp_xbar_demux_001|src1_valid~combout\ & ((\u0|switches_s1_translator|switches_s1_translator|av_readdata_pre\(2)) # 
-- ((\u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(2) & \u0|rsp_xbar_demux|src1_valid~combout\)))) # (!\u0|rsp_xbar_demux_001|src1_valid~combout\ & 
-- (((\u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(2) & \u0|rsp_xbar_demux|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \u0|switches_s1_translator|switches_s1_translator|av_readdata_pre\(2),
	datac => \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(2),
	datad => \u0|rsp_xbar_demux|src1_valid~combout\,
	combout => \u0|cpu_nios|av_ld_byte0_data_nxt[2]~22_combout\);

-- Location: LCCOMB_X18_Y16_N18
\u0|cpu_nios|av_ld_byte0_data_nxt[2]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|av_ld_byte0_data_nxt[2]~23_combout\ = (\u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(2) & ((\u0|rsp_xbar_demux_003|src1_valid~combout\) # ((\u0|rsp_xbar_demux_002|src1_valid~combout\ & 
-- \u0|leds_s1_translator|leds_s1_translator|av_readdata_pre\(2))))) # (!\u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(2) & (\u0|rsp_xbar_demux_002|src1_valid~combout\ & 
-- ((\u0|leds_s1_translator|leds_s1_translator|av_readdata_pre\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(2),
	datab => \u0|rsp_xbar_demux_002|src1_valid~combout\,
	datac => \u0|rsp_xbar_demux_003|src1_valid~combout\,
	datad => \u0|leds_s1_translator|leds_s1_translator|av_readdata_pre\(2),
	combout => \u0|cpu_nios|av_ld_byte0_data_nxt[2]~23_combout\);

-- Location: LCCOMB_X18_Y16_N20
\u0|cpu_nios|av_ld_byte0_data_nxt[2]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|av_ld_byte0_data_nxt[2]~24_combout\ = (\u0|cpu_nios|av_ld_byte0_data_nxt[2]~22_combout\) # ((\u0|cpu_nios|av_ld_byte0_data_nxt[2]~23_combout\) # ((\u0|rsp_xbar_demux_004|src1_valid~0_combout\ & 
-- \u0|width_adapter_001|width_adapter_001|out_data[2]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|av_ld_byte0_data_nxt[2]~22_combout\,
	datab => \u0|rsp_xbar_demux_004|src1_valid~0_combout\,
	datac => \u0|width_adapter_001|width_adapter_001|out_data[2]~4_combout\,
	datad => \u0|cpu_nios|av_ld_byte0_data_nxt[2]~23_combout\,
	combout => \u0|cpu_nios|av_ld_byte0_data_nxt[2]~24_combout\);

-- Location: LCCOMB_X18_Y15_N24
\u0|cpu_nios|av_ld_byte0_data_nxt[3]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|av_ld_byte0_data_nxt[3]~26_combout\ = (\u0|rsp_xbar_demux_002|src1_valid~combout\ & ((\u0|leds_s1_translator|leds_s1_translator|av_readdata_pre\(3)) # 
-- ((\u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(3) & \u0|rsp_xbar_demux_003|src1_valid~combout\)))) # (!\u0|rsp_xbar_demux_002|src1_valid~combout\ & 
-- (\u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(3) & (\u0|rsp_xbar_demux_003|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_demux_002|src1_valid~combout\,
	datab => \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(3),
	datac => \u0|rsp_xbar_demux_003|src1_valid~combout\,
	datad => \u0|leds_s1_translator|leds_s1_translator|av_readdata_pre\(3),
	combout => \u0|cpu_nios|av_ld_byte0_data_nxt[3]~26_combout\);

-- Location: LCCOMB_X19_Y15_N10
\u0|cpu_nios|av_ld_byte0_data_nxt[4]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|av_ld_byte0_data_nxt[4]~28_combout\ = (\u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(4) & ((\u0|rsp_xbar_demux|src1_valid~combout\) # ((\u0|rsp_xbar_demux_001|src1_valid~combout\ & 
-- \u0|switches_s1_translator|switches_s1_translator|av_readdata_pre\(4))))) # (!\u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(4) & (\u0|rsp_xbar_demux_001|src1_valid~combout\ & 
-- (\u0|switches_s1_translator|switches_s1_translator|av_readdata_pre\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(4),
	datab => \u0|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \u0|switches_s1_translator|switches_s1_translator|av_readdata_pre\(4),
	datad => \u0|rsp_xbar_demux|src1_valid~combout\,
	combout => \u0|cpu_nios|av_ld_byte0_data_nxt[4]~28_combout\);

-- Location: LCCOMB_X18_Y15_N20
\u0|cpu_nios|av_ld_byte0_data_nxt[4]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|av_ld_byte0_data_nxt[4]~29_combout\ = (\u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(4) & ((\u0|rsp_xbar_demux_003|src1_valid~combout\) # ((\u0|rsp_xbar_demux_002|src1_valid~combout\ & 
-- \u0|leds_s1_translator|leds_s1_translator|av_readdata_pre\(4))))) # (!\u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(4) & (\u0|rsp_xbar_demux_002|src1_valid~combout\ & 
-- ((\u0|leds_s1_translator|leds_s1_translator|av_readdata_pre\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(4),
	datab => \u0|rsp_xbar_demux_002|src1_valid~combout\,
	datac => \u0|rsp_xbar_demux_003|src1_valid~combout\,
	datad => \u0|leds_s1_translator|leds_s1_translator|av_readdata_pre\(4),
	combout => \u0|cpu_nios|av_ld_byte0_data_nxt[4]~29_combout\);

-- Location: LCCOMB_X18_Y15_N22
\u0|cpu_nios|av_ld_byte0_data_nxt[4]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|av_ld_byte0_data_nxt[4]~30_combout\ = (\u0|cpu_nios|av_ld_byte0_data_nxt[4]~29_combout\) # ((\u0|cpu_nios|av_ld_byte0_data_nxt[4]~28_combout\) # ((\u0|rsp_xbar_demux_004|src1_valid~0_combout\ & 
-- \u0|width_adapter_001|width_adapter_001|out_data[4]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|av_ld_byte0_data_nxt[4]~29_combout\,
	datab => \u0|rsp_xbar_demux_004|src1_valid~0_combout\,
	datac => \u0|cpu_nios|av_ld_byte0_data_nxt[4]~28_combout\,
	datad => \u0|width_adapter_001|width_adapter_001|out_data[4]~0_combout\,
	combout => \u0|cpu_nios|av_ld_byte0_data_nxt[4]~30_combout\);

-- Location: LCCOMB_X19_Y15_N28
\u0|cpu_nios|av_ld_byte0_data_nxt[5]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|av_ld_byte0_data_nxt[5]~31_combout\ = (\u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(5) & ((\u0|rsp_xbar_demux|src1_valid~combout\) # ((\u0|rsp_xbar_demux_001|src1_valid~combout\ & 
-- \u0|switches_s1_translator|switches_s1_translator|av_readdata_pre\(5))))) # (!\u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(5) & (\u0|rsp_xbar_demux_001|src1_valid~combout\ & 
-- (\u0|switches_s1_translator|switches_s1_translator|av_readdata_pre\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(5),
	datab => \u0|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \u0|switches_s1_translator|switches_s1_translator|av_readdata_pre\(5),
	datad => \u0|rsp_xbar_demux|src1_valid~combout\,
	combout => \u0|cpu_nios|av_ld_byte0_data_nxt[5]~31_combout\);

-- Location: LCCOMB_X20_Y17_N10
\u0|cpu_nios|av_ld_byte0_data_nxt[6]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|av_ld_byte0_data_nxt[6]~34_combout\ = (\u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(6) & ((\u0|rsp_xbar_demux|src1_valid~combout\) # ((\u0|rsp_xbar_demux_001|src1_valid~combout\ & 
-- \u0|switches_s1_translator|switches_s1_translator|av_readdata_pre\(6))))) # (!\u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(6) & (\u0|rsp_xbar_demux_001|src1_valid~combout\ & 
-- (\u0|switches_s1_translator|switches_s1_translator|av_readdata_pre\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(6),
	datab => \u0|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \u0|switches_s1_translator|switches_s1_translator|av_readdata_pre\(6),
	datad => \u0|rsp_xbar_demux|src1_valid~combout\,
	combout => \u0|cpu_nios|av_ld_byte0_data_nxt[6]~34_combout\);

-- Location: LCCOMB_X24_Y15_N10
\u0|cpu_nios|Equal101~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|Equal101~8_combout\ = (\u0|cpu_nios|D_iw\(14) & (\u0|cpu_nios|D_iw\(11) & \u0|cpu_nios|Equal101~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|D_iw\(14),
	datac => \u0|cpu_nios|D_iw\(11),
	datad => \u0|cpu_nios|Equal101~1_combout\,
	combout => \u0|cpu_nios|Equal101~8_combout\);

-- Location: LCCOMB_X23_Y18_N24
\u0|cpu_nios|hbreak_pending_nxt~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|hbreak_pending_nxt~0_combout\ = (!\u0|cpu_nios|hbreak_enabled~regout\ & ((\u0|cpu_nios|hbreak_req~0_combout\) # (\u0|cpu_nios|hbreak_pending~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|hbreak_req~0_combout\,
	datac => \u0|cpu_nios|hbreak_pending~regout\,
	datad => \u0|cpu_nios|hbreak_enabled~regout\,
	combout => \u0|cpu_nios|hbreak_pending_nxt~0_combout\);

-- Location: LCFF_X24_Y17_N21
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0));

-- Location: LCCOMB_X24_Y15_N2
\u0|cpu_nios|Equal101~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|Equal101~9_combout\ = (!\u0|cpu_nios|D_iw\(14) & (\u0|cpu_nios|D_iw\(11) & \u0|cpu_nios|Equal101~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|D_iw\(14),
	datac => \u0|cpu_nios|D_iw\(11),
	datad => \u0|cpu_nios|Equal101~1_combout\,
	combout => \u0|cpu_nios|Equal101~9_combout\);

-- Location: LCCOMB_X18_Y17_N24
\u0|cpu_nios|W_ipending_reg_nxt[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|W_ipending_reg_nxt[0]~0_combout\ = (\u0|cpu_nios|W_ienable_reg\(0) & (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|oci_ienable\(0) & ((\u0|jtag_uart_0|av_readdata[8]~0_combout\) # 
-- (\u0|jtag_uart_0|av_readdata\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|W_ienable_reg\(0),
	datab => \u0|jtag_uart_0|av_readdata[8]~0_combout\,
	datac => \u0|jtag_uart_0|av_readdata\(9),
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|oci_ienable\(0),
	combout => \u0|cpu_nios|W_ipending_reg_nxt[0]~0_combout\);

-- Location: LCCOMB_X18_Y15_N12
\u0|jtag_uart_0|av_readdata[4]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|av_readdata[4]~1_combout\ = (\u0|jtag_uart_0|read_0~regout\ & \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|read_0~regout\,
	datad => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(4),
	combout => \u0|jtag_uart_0|av_readdata[4]~1_combout\);

-- Location: LCCOMB_X18_Y15_N6
\u0|leds|readdata[4]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|leds|readdata\(4) = (\u0|leds|data_out\(4) & !\u0|leds|Equal0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|leds|data_out\(4),
	datad => \u0|leds|Equal0~2_combout\,
	combout => \u0|leds|readdata\(4));

-- Location: LCFF_X19_Y15_N5
\u0|switches|readdata[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|switches|read_mux_out\(4),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|switches|readdata\(4));

-- Location: LCCOMB_X18_Y15_N2
\u0|jtag_uart_0|av_readdata[3]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|av_readdata[3]~2_combout\ = (\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(3) & \u0|jtag_uart_0|read_0~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(3),
	datac => \u0|jtag_uart_0|read_0~regout\,
	combout => \u0|jtag_uart_0|av_readdata[3]~2_combout\);

-- Location: LCCOMB_X18_Y15_N28
\u0|leds|readdata[3]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|leds|readdata\(3) = (!\u0|leds|Equal0~2_combout\ & \u0|leds|data_out\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|leds|Equal0~2_combout\,
	datad => \u0|leds|data_out\(3),
	combout => \u0|leds|readdata\(3));

-- Location: LCCOMB_X20_Y18_N6
\u0|rsp_xbar_mux_001|src_data[9]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_data[9]~2_combout\ = (\u0|rsp_xbar_demux_001|src1_valid~combout\ & ((\u0|switches_s1_translator|switches_s1_translator|av_readdata_pre\(9)) # ((\u0|rsp_xbar_demux|src1_valid~combout\ & 
-- \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(9))))) # (!\u0|rsp_xbar_demux_001|src1_valid~combout\ & (\u0|rsp_xbar_demux|src1_valid~combout\ & 
-- (\u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \u0|rsp_xbar_demux|src1_valid~combout\,
	datac => \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(9),
	datad => \u0|switches_s1_translator|switches_s1_translator|av_readdata_pre\(9),
	combout => \u0|rsp_xbar_mux_001|src_data[9]~2_combout\);

-- Location: LCCOMB_X21_Y18_N22
\u0|rsp_xbar_mux_001|src_data[9]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_data[9]~3_combout\ = (\u0|rsp_xbar_demux_003|src1_valid~combout\ & ((\u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(9)) # 
-- ((\u0|leds_s1_translator|leds_s1_translator|av_readdata_pre\(9) & \u0|rsp_xbar_demux_002|src1_valid~combout\)))) # (!\u0|rsp_xbar_demux_003|src1_valid~combout\ & (((\u0|leds_s1_translator|leds_s1_translator|av_readdata_pre\(9) & 
-- \u0|rsp_xbar_demux_002|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_demux_003|src1_valid~combout\,
	datab => \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(9),
	datac => \u0|leds_s1_translator|leds_s1_translator|av_readdata_pre\(9),
	datad => \u0|rsp_xbar_demux_002|src1_valid~combout\,
	combout => \u0|rsp_xbar_mux_001|src_data[9]~3_combout\);

-- Location: LCCOMB_X20_Y15_N10
\u0|rsp_xbar_mux_001|src_data[9]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_data\(9) = (\u0|rsp_xbar_mux_001|src_data[9]~3_combout\) # ((\u0|rsp_xbar_mux_001|src_data[9]~2_combout\) # ((\u0|rsp_xbar_demux_004|src1_valid~0_combout\ & \u0|width_adapter_001|width_adapter_001|out_data[9]~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_demux_004|src1_valid~0_combout\,
	datab => \u0|rsp_xbar_mux_001|src_data[9]~3_combout\,
	datac => \u0|width_adapter_001|width_adapter_001|out_data[9]~11_combout\,
	datad => \u0|rsp_xbar_mux_001|src_data[9]~2_combout\,
	combout => \u0|rsp_xbar_mux_001|src_data\(9));

-- Location: LCCOMB_X20_Y18_N16
\u0|rsp_xbar_mux_001|src_data[10]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_data[10]~4_combout\ = (\u0|rsp_xbar_demux_001|src1_valid~combout\ & ((\u0|switches_s1_translator|switches_s1_translator|av_readdata_pre\(10)) # ((\u0|rsp_xbar_demux|src1_valid~combout\ & 
-- \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(10))))) # (!\u0|rsp_xbar_demux_001|src1_valid~combout\ & (\u0|rsp_xbar_demux|src1_valid~combout\ & 
-- (\u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \u0|rsp_xbar_demux|src1_valid~combout\,
	datac => \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(10),
	datad => \u0|switches_s1_translator|switches_s1_translator|av_readdata_pre\(10),
	combout => \u0|rsp_xbar_mux_001|src_data[10]~4_combout\);

-- Location: LCCOMB_X17_Y17_N6
\u0|rsp_xbar_mux_001|src_data[10]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_data[10]~5_combout\ = (\u0|rsp_xbar_demux_003|src1_valid~combout\ & ((\u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(10)) # ((\u0|rsp_xbar_demux_002|src1_valid~combout\ & 
-- \u0|leds_s1_translator|leds_s1_translator|av_readdata_pre\(10))))) # (!\u0|rsp_xbar_demux_003|src1_valid~combout\ & (((\u0|rsp_xbar_demux_002|src1_valid~combout\ & \u0|leds_s1_translator|leds_s1_translator|av_readdata_pre\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_demux_003|src1_valid~combout\,
	datab => \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(10),
	datac => \u0|rsp_xbar_demux_002|src1_valid~combout\,
	datad => \u0|leds_s1_translator|leds_s1_translator|av_readdata_pre\(10),
	combout => \u0|rsp_xbar_mux_001|src_data[10]~5_combout\);

-- Location: LCCOMB_X20_Y15_N20
\u0|rsp_xbar_mux_001|src_data[10]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_data\(10) = (\u0|rsp_xbar_mux_001|src_data[10]~5_combout\) # ((\u0|rsp_xbar_mux_001|src_data[10]~4_combout\) # ((\u0|width_adapter_001|width_adapter_001|out_data[10]~10_combout\ & \u0|rsp_xbar_demux_004|src1_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_mux_001|src_data[10]~5_combout\,
	datab => \u0|width_adapter_001|width_adapter_001|out_data[10]~10_combout\,
	datac => \u0|rsp_xbar_demux_004|src1_valid~0_combout\,
	datad => \u0|rsp_xbar_mux_001|src_data[10]~4_combout\,
	combout => \u0|rsp_xbar_mux_001|src_data\(10));

-- Location: LCCOMB_X24_Y16_N30
\u0|rsp_xbar_mux_001|src_payload~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_payload~1_combout\ = (!\u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\ & 
-- (\u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(11) & \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	datac => \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(11),
	datad => \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \u0|rsp_xbar_mux_001|src_payload~1_combout\);

-- Location: LCCOMB_X20_Y17_N20
\u0|rsp_xbar_mux_001|src_data[11]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_data[11]~6_combout\ = (\u0|leds_s1_translator|leds_s1_translator|av_readdata_pre\(11) & ((\u0|rsp_xbar_demux_002|src1_valid~combout\) # ((\u0|switches_s1_translator|switches_s1_translator|av_readdata_pre\(11) & 
-- \u0|rsp_xbar_demux_001|src1_valid~combout\)))) # (!\u0|leds_s1_translator|leds_s1_translator|av_readdata_pre\(11) & (((\u0|switches_s1_translator|switches_s1_translator|av_readdata_pre\(11) & \u0|rsp_xbar_demux_001|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|leds_s1_translator|leds_s1_translator|av_readdata_pre\(11),
	datab => \u0|rsp_xbar_demux_002|src1_valid~combout\,
	datac => \u0|switches_s1_translator|switches_s1_translator|av_readdata_pre\(11),
	datad => \u0|rsp_xbar_demux_001|src1_valid~combout\,
	combout => \u0|rsp_xbar_mux_001|src_data[11]~6_combout\);

-- Location: LCCOMB_X19_Y16_N12
\u0|rsp_xbar_mux_001|src_data[11]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_data\(11) = (\u0|rsp_xbar_mux_001|src_data[11]~6_combout\) # ((\u0|rsp_xbar_mux_001|src_payload~1_combout\) # ((\u0|rsp_xbar_demux_004|src1_valid~0_combout\ & \u0|width_adapter_001|width_adapter_001|out_data[11]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_demux_004|src1_valid~0_combout\,
	datab => \u0|rsp_xbar_mux_001|src_data[11]~6_combout\,
	datac => \u0|width_adapter_001|width_adapter_001|out_data[11]~6_combout\,
	datad => \u0|rsp_xbar_mux_001|src_payload~1_combout\,
	combout => \u0|rsp_xbar_mux_001|src_data\(11));

-- Location: LCCOMB_X20_Y18_N18
\u0|rsp_xbar_mux_001|src_data[12]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_data[12]~7_combout\ = (\u0|rsp_xbar_demux_001|src1_valid~combout\ & ((\u0|switches_s1_translator|switches_s1_translator|av_readdata_pre\(12)) # ((\u0|rsp_xbar_demux|src1_valid~combout\ & 
-- \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(12))))) # (!\u0|rsp_xbar_demux_001|src1_valid~combout\ & (\u0|rsp_xbar_demux|src1_valid~combout\ & 
-- ((\u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \u0|rsp_xbar_demux|src1_valid~combout\,
	datac => \u0|switches_s1_translator|switches_s1_translator|av_readdata_pre\(12),
	datad => \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(12),
	combout => \u0|rsp_xbar_mux_001|src_data[12]~7_combout\);

-- Location: LCCOMB_X18_Y16_N4
\u0|rsp_xbar_mux_001|src_data[14]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_data[14]~11_combout\ = (\u0|rsp_xbar_demux_001|src1_valid~combout\ & ((\u0|switches_s1_translator|switches_s1_translator|av_readdata_pre\(14)) # ((\u0|rsp_xbar_demux|src1_valid~combout\ & 
-- \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(14))))) # (!\u0|rsp_xbar_demux_001|src1_valid~combout\ & (\u0|rsp_xbar_demux|src1_valid~combout\ & 
-- (\u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \u0|rsp_xbar_demux|src1_valid~combout\,
	datac => \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(14),
	datad => \u0|switches_s1_translator|switches_s1_translator|av_readdata_pre\(14),
	combout => \u0|rsp_xbar_mux_001|src_data[14]~11_combout\);

-- Location: LCCOMB_X16_Y15_N6
\u0|rsp_xbar_mux_001|src_data[14]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_data[14]~12_combout\ = (\u0|rsp_xbar_demux_003|src1_valid~combout\ & ((\u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(14)) # 
-- ((\u0|leds_s1_translator|leds_s1_translator|av_readdata_pre\(14) & \u0|rsp_xbar_demux_002|src1_valid~combout\)))) # (!\u0|rsp_xbar_demux_003|src1_valid~combout\ & (\u0|leds_s1_translator|leds_s1_translator|av_readdata_pre\(14) & 
-- ((\u0|rsp_xbar_demux_002|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_demux_003|src1_valid~combout\,
	datab => \u0|leds_s1_translator|leds_s1_translator|av_readdata_pre\(14),
	datac => \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(14),
	datad => \u0|rsp_xbar_demux_002|src1_valid~combout\,
	combout => \u0|rsp_xbar_mux_001|src_data[14]~12_combout\);

-- Location: LCCOMB_X19_Y16_N6
\u0|rsp_xbar_mux_001|src_data[14]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_data\(14) = (\u0|rsp_xbar_mux_001|src_data[14]~11_combout\) # ((\u0|rsp_xbar_mux_001|src_data[14]~12_combout\) # ((\u0|rsp_xbar_demux_004|src1_valid~0_combout\ & \u0|width_adapter_001|width_adapter_001|out_data[14]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_demux_004|src1_valid~0_combout\,
	datab => \u0|rsp_xbar_mux_001|src_data[14]~11_combout\,
	datac => \u0|rsp_xbar_mux_001|src_data[14]~12_combout\,
	datad => \u0|width_adapter_001|width_adapter_001|out_data[14]~8_combout\,
	combout => \u0|rsp_xbar_mux_001|src_data\(14));

-- Location: LCCOMB_X18_Y16_N14
\u0|rsp_xbar_mux_001|src_data[15]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_data[15]~13_combout\ = (\u0|rsp_xbar_demux_001|src1_valid~combout\ & ((\u0|switches_s1_translator|switches_s1_translator|av_readdata_pre\(15)) # ((\u0|rsp_xbar_demux|src1_valid~combout\ & 
-- \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(15))))) # (!\u0|rsp_xbar_demux_001|src1_valid~combout\ & (\u0|rsp_xbar_demux|src1_valid~combout\ & 
-- (\u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \u0|rsp_xbar_demux|src1_valid~combout\,
	datac => \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(15),
	datad => \u0|switches_s1_translator|switches_s1_translator|av_readdata_pre\(15),
	combout => \u0|rsp_xbar_mux_001|src_data[15]~13_combout\);

-- Location: LCCOMB_X16_Y15_N26
\u0|rsp_xbar_mux_001|src_data[15]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_data[15]~14_combout\ = (\u0|leds_s1_translator|leds_s1_translator|av_readdata_pre\(15) & ((\u0|rsp_xbar_demux_002|src1_valid~combout\) # ((\u0|rsp_xbar_demux_003|src1_valid~combout\ & 
-- \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(15))))) # (!\u0|leds_s1_translator|leds_s1_translator|av_readdata_pre\(15) & (\u0|rsp_xbar_demux_003|src1_valid~combout\ & 
-- (\u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|leds_s1_translator|leds_s1_translator|av_readdata_pre\(15),
	datab => \u0|rsp_xbar_demux_003|src1_valid~combout\,
	datac => \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(15),
	datad => \u0|rsp_xbar_demux_002|src1_valid~combout\,
	combout => \u0|rsp_xbar_mux_001|src_data[15]~14_combout\);

-- Location: LCCOMB_X20_Y16_N22
\u0|rsp_xbar_mux_001|src_data[15]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_data\(15) = (\u0|rsp_xbar_mux_001|src_data[15]~14_combout\) # ((\u0|rsp_xbar_mux_001|src_data[15]~13_combout\) # ((\u0|rsp_xbar_demux_004|src1_valid~0_combout\ & \u0|width_adapter_001|width_adapter_001|out_data[15]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_mux_001|src_data[15]~14_combout\,
	datab => \u0|rsp_xbar_mux_001|src_data[15]~13_combout\,
	datac => \u0|rsp_xbar_demux_004|src1_valid~0_combout\,
	datad => \u0|width_adapter_001|width_adapter_001|out_data[15]~9_combout\,
	combout => \u0|rsp_xbar_mux_001|src_data\(15));

-- Location: LCCOMB_X19_Y17_N6
\u0|rsp_xbar_mux_001|src_data[16]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_data[16]~15_combout\ = (\u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(16) & ((\u0|rsp_xbar_demux|src1_valid~combout\) # 
-- ((\u0|switches_s1_translator|switches_s1_translator|av_readdata_pre\(16) & \u0|rsp_xbar_demux_001|src1_valid~combout\)))) # (!\u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(16) & 
-- (((\u0|switches_s1_translator|switches_s1_translator|av_readdata_pre\(16) & \u0|rsp_xbar_demux_001|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(16),
	datab => \u0|rsp_xbar_demux|src1_valid~combout\,
	datac => \u0|switches_s1_translator|switches_s1_translator|av_readdata_pre\(16),
	datad => \u0|rsp_xbar_demux_001|src1_valid~combout\,
	combout => \u0|rsp_xbar_mux_001|src_data[16]~15_combout\);

-- Location: LCCOMB_X20_Y18_N30
\u0|rsp_xbar_mux_001|src_data[17]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_data[17]~17_combout\ = (\u0|rsp_xbar_demux_001|src1_valid~combout\ & ((\u0|switches_s1_translator|switches_s1_translator|av_readdata_pre\(17)) # ((\u0|rsp_xbar_demux|src1_valid~combout\ & 
-- \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(17))))) # (!\u0|rsp_xbar_demux_001|src1_valid~combout\ & (\u0|rsp_xbar_demux|src1_valid~combout\ & 
-- (\u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \u0|rsp_xbar_demux|src1_valid~combout\,
	datac => \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(17),
	datad => \u0|switches_s1_translator|switches_s1_translator|av_readdata_pre\(17),
	combout => \u0|rsp_xbar_mux_001|src_data[17]~17_combout\);

-- Location: LCFF_X7_Y11_N5
\u0|sdram_controller_0|i_count[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0|i_count[0]~5_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|i_count\(0));

-- Location: LCCOMB_X7_Y11_N6
\u0|sdram_controller_0|Selector13~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector13~0_combout\ = (\u0|sdram_controller_0|i_state.011~regout\ & ((\u0|sdram_controller_0|i_count\(1)) # (\u0|sdram_controller_0|i_count\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_controller_0|i_count\(1),
	datac => \u0|sdram_controller_0|i_count\(0),
	datad => \u0|sdram_controller_0|i_state.011~regout\,
	combout => \u0|sdram_controller_0|Selector13~0_combout\);

-- Location: LCCOMB_X7_Y11_N10
\u0|sdram_controller_0|i_count[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|i_count[1]~2_combout\ = (\u0|sdram_controller_0|i_state.011~regout\ & ((\u0|sdram_controller_0|i_count\(1) $ (!\u0|sdram_controller_0|i_count\(0))))) # (!\u0|sdram_controller_0|i_state.011~regout\ & 
-- (\u0|sdram_controller_0|i_state.010~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|i_state.010~regout\,
	datab => \u0|sdram_controller_0|i_count\(1),
	datac => \u0|sdram_controller_0|i_count\(0),
	datad => \u0|sdram_controller_0|i_state.011~regout\,
	combout => \u0|sdram_controller_0|i_count[1]~2_combout\);

-- Location: LCFF_X25_Y18_N27
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~2_combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg\(2));

-- Location: LCCOMB_X25_Y18_N30
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~16_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg\(2)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(2),
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg\(2),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~16_combout\);

-- Location: LCFF_X27_Y19_N21
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[1]~feeder_combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(1));

-- Location: LCCOMB_X25_Y18_N12
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~1_combout\ = 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(1) & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(37)) # 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(37),
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(1),
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(36),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~1_combout\);

-- Location: LCFF_X25_Y19_N25
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[4]~feeder_combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(4));

-- Location: LCFF_X23_Y18_N17
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_wr\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_wr~0_combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_wr~regout\);

-- Location: LCCOMB_X23_Y18_N28
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_en\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_en~combout\ = (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_wr~regout\) # 
-- ((!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(8) & (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|write~regout\ & \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|debugaccess~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_wr~regout\,
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(8),
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|write~regout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|debugaccess~regout\,
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_en~combout\);

-- Location: LCFF_X23_Y19_N7
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux|src_data\(40),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(2));

-- Location: LCFF_X23_Y17_N13
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux|src_data\(43),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(5));

-- Location: LCCOMB_X23_Y17_N10
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|Equal0~0_combout\ = (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(8) & (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(6) & 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(7) & !\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(8),
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(6),
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(7),
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(5),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|Equal0~0_combout\);

-- Location: LCFF_X27_Y19_N5
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(25),
	sload => VCC,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(25));

-- Location: LCCOMB_X27_Y19_N4
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|always1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|always1~0_combout\ = 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(25) & 
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(34)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(25),
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(34),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|always1~0_combout\);

-- Location: LCFF_X22_Y19_N23
\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift~12_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift\(3));

-- Location: LCFF_X22_Y19_N9
\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rdata[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(0),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rdata\(0));

-- Location: LCCOMB_X22_Y19_N8
\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|count\(9),
	datac => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rdata\(0),
	datad => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift\(3),
	combout => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift~9_combout\);

-- Location: LCCOMB_X22_Y19_N26
\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout\,
	datac => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift~9_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~regout\,
	combout => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift~10_combout\);

-- Location: LCFF_X21_Y19_N11
\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|read_req\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|read_req~feeder_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|write_stalled~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|read_req~regout\);

-- Location: LCCOMB_X18_Y17_N18
\u0|jtag_uart_0|av_readdata[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|av_readdata[0]~3_combout\ = (\u0|jtag_uart_0|read_0~regout\ & (\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(0))) # (!\u0|jtag_uart_0|read_0~regout\ & 
-- ((\u0|jtag_uart_0|ien_AF~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|read_0~regout\,
	datac => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(0),
	datad => \u0|jtag_uart_0|ien_AF~regout\,
	combout => \u0|jtag_uart_0|av_readdata[0]~3_combout\);

-- Location: LCCOMB_X27_Y15_N0
\u0|leds|readdata[0]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|leds|readdata\(0) = (!\u0|leds|Equal0~2_combout\ & \u0|leds|data_out\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|leds|Equal0~2_combout\,
	datad => \u0|leds|data_out\(0),
	combout => \u0|leds|readdata\(0));

-- Location: LCCOMB_X17_Y15_N6
\u0|width_adapter_001|width_adapter_001|data_reg~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_001|width_adapter_001|data_reg~2_combout\ = (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\ & ((\u0|width_adapter_001|width_adapter_001|data_reg\(0)) # 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\,
	datac => \u0|width_adapter_001|width_adapter_001|data_reg\(0),
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(0),
	combout => \u0|width_adapter_001|width_adapter_001|data_reg~2_combout\);

-- Location: LCCOMB_X25_Y13_N2
\u0|cpu_nios|Equal127~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|Equal127~1_combout\ = (!\u0|cpu_nios|D_iw\(7) & (!\u0|cpu_nios|D_iw\(8) & (\u0|cpu_nios|D_iw\(6) & \u0|cpu_nios|R_ctrl_wrctl_inst~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|D_iw\(7),
	datab => \u0|cpu_nios|D_iw\(8),
	datac => \u0|cpu_nios|D_iw\(6),
	datad => \u0|cpu_nios|R_ctrl_wrctl_inst~regout\,
	combout => \u0|cpu_nios|Equal127~1_combout\);

-- Location: LCCOMB_X24_Y15_N20
\u0|cpu_nios|W_estatus_reg_inst_nxt~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|W_estatus_reg_inst_nxt~0_combout\ = (!\u0|cpu_nios|R_ctrl_exception~regout\ & ((\u0|cpu_nios|Equal127~1_combout\ & (\u0|cpu_nios|E_src1\(0))) # (!\u0|cpu_nios|Equal127~1_combout\ & ((\u0|cpu_nios|W_estatus_reg~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|R_ctrl_exception~regout\,
	datab => \u0|cpu_nios|E_src1\(0),
	datac => \u0|cpu_nios|Equal127~1_combout\,
	datad => \u0|cpu_nios|W_estatus_reg~regout\,
	combout => \u0|cpu_nios|W_estatus_reg_inst_nxt~0_combout\);

-- Location: LCCOMB_X25_Y13_N12
\u0|cpu_nios|Equal127~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|Equal127~2_combout\ = (\u0|cpu_nios|D_iw\(7) & (!\u0|cpu_nios|D_iw\(8) & (!\u0|cpu_nios|D_iw\(6) & \u0|cpu_nios|R_ctrl_wrctl_inst~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|D_iw\(7),
	datab => \u0|cpu_nios|D_iw\(8),
	datac => \u0|cpu_nios|D_iw\(6),
	datad => \u0|cpu_nios|R_ctrl_wrctl_inst~regout\,
	combout => \u0|cpu_nios|Equal127~2_combout\);

-- Location: LCCOMB_X25_Y13_N22
\u0|cpu_nios|W_ienable_reg_nxt~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|W_ienable_reg_nxt~0_combout\ = (\u0|cpu_nios|D_iw\(7) & (!\u0|cpu_nios|D_iw\(8) & (\u0|cpu_nios|D_iw\(6) & \u0|cpu_nios|R_ctrl_wrctl_inst~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|D_iw\(7),
	datab => \u0|cpu_nios|D_iw\(8),
	datac => \u0|cpu_nios|D_iw\(6),
	datad => \u0|cpu_nios|R_ctrl_wrctl_inst~regout\,
	combout => \u0|cpu_nios|W_ienable_reg_nxt~0_combout\);

-- Location: LCCOMB_X24_Y15_N12
\u0|cpu_nios|W_ienable_reg[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|W_ienable_reg[0]~0_combout\ = (\u0|cpu_nios|E_valid~regout\ & ((\u0|cpu_nios|W_ienable_reg_nxt~0_combout\ & (\u0|cpu_nios|E_src1\(0))) # (!\u0|cpu_nios|W_ienable_reg_nxt~0_combout\ & ((\u0|cpu_nios|W_ienable_reg\(0)))))) # 
-- (!\u0|cpu_nios|E_valid~regout\ & (((\u0|cpu_nios|W_ienable_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_valid~regout\,
	datab => \u0|cpu_nios|E_src1\(0),
	datac => \u0|cpu_nios|W_ienable_reg\(0),
	datad => \u0|cpu_nios|W_ienable_reg_nxt~0_combout\,
	combout => \u0|cpu_nios|W_ienable_reg[0]~0_combout\);

-- Location: LCFF_X22_Y17_N27
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata\(24));

-- Location: LCCOMB_X18_Y17_N26
\u0|jtag_uart_0|av_readdata[1]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|av_readdata[1]~4_combout\ = (\u0|jtag_uart_0|read_0~regout\ & (\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(1))) # (!\u0|jtag_uart_0|read_0~regout\ & 
-- ((\u0|jtag_uart_0|ien_AE~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|read_0~regout\,
	datac => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(1),
	datad => \u0|jtag_uart_0|ien_AE~regout\,
	combout => \u0|jtag_uart_0|av_readdata[1]~4_combout\);

-- Location: LCCOMB_X21_Y18_N8
\u0|leds|readdata[1]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|leds|readdata\(1) = (\u0|leds|data_out\(1) & !\u0|leds|Equal0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|leds|data_out\(1),
	datac => \u0|leds|Equal0~2_combout\,
	combout => \u0|leds|readdata\(1));

-- Location: LCFF_X19_Y18_N19
\u0|switches|readdata[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|switches|read_mux_out\(1),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|switches|readdata\(1));

-- Location: LCCOMB_X18_Y17_N20
\u0|jtag_uart_0|av_readdata[2]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|av_readdata[2]~5_combout\ = (\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(2) & \u0|jtag_uart_0|read_0~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(2),
	datad => \u0|jtag_uart_0|read_0~regout\,
	combout => \u0|jtag_uart_0|av_readdata[2]~5_combout\);

-- Location: LCCOMB_X18_Y16_N28
\u0|leds|readdata[2]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|leds|readdata\(2) = (!\u0|leds|Equal0~2_combout\ & \u0|leds|data_out\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|leds|Equal0~2_combout\,
	datad => \u0|leds|data_out\(2),
	combout => \u0|leds|readdata\(2));

-- Location: LCFF_X22_Y17_N1
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata\(13));

-- Location: LCCOMB_X27_Y15_N26
\u0|leds|readdata[12]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|leds|readdata\(12) = (!\u0|leds|Equal0~2_combout\ & \u0|leds|data_out\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|leds|Equal0~2_combout\,
	datad => \u0|leds|data_out\(12),
	combout => \u0|leds|readdata\(12));

-- Location: LCCOMB_X16_Y15_N20
\u0|jtag_uart_0|av_readdata[5]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|av_readdata[5]~6_combout\ = (\u0|jtag_uart_0|read_0~regout\ & \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|read_0~regout\,
	datac => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(5),
	combout => \u0|jtag_uart_0|av_readdata[5]~6_combout\);

-- Location: LCFF_X19_Y18_N23
\u0|switches|readdata[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|switches|read_mux_out\(14),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|switches|readdata\(14));

-- Location: LCFF_X22_Y17_N29
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata\(14));

-- Location: LCFF_X16_Y15_N15
\u0|jtag_uart_0|woverflow\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|woverflow~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|woverflow~regout\);

-- Location: LCFF_X19_Y18_N21
\u0|switches|readdata[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|switches|read_mux_out\(10),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|switches|readdata\(10));

-- Location: LCFF_X22_Y17_N3
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata\(10));

-- Location: LCFF_X17_Y20_N9
\u0|jtag_uart_0|ac\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|ac~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|ac~regout\);

-- Location: LCCOMB_X18_Y15_N4
\u0|leds|readdata[10]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|leds|readdata\(10) = (!\u0|leds|Equal0~2_combout\ & \u0|leds|data_out\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|leds|Equal0~2_combout\,
	datad => \u0|leds|data_out\(10),
	combout => \u0|leds|readdata\(10));

-- Location: LCCOMB_X21_Y16_N2
\u0|width_adapter_001|width_adapter_001|data_reg~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_001|width_adapter_001|data_reg~11_combout\ = (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\ & 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & ((\u0|width_adapter_001|width_adapter_001|data_reg\(10)) # 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datac => \u0|width_adapter_001|width_adapter_001|data_reg\(10),
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(10),
	combout => \u0|width_adapter_001|width_adapter_001|data_reg~11_combout\);

-- Location: LCFF_X19_Y18_N31
\u0|switches|readdata[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|switches|read_mux_out\(9),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|switches|readdata\(9));

-- Location: LCFF_X20_Y18_N9
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata\(9));

-- Location: LCFF_X19_Y18_N27
\u0|switches|readdata[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|switches|read_mux_out\(7),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|switches|readdata\(7));

-- Location: LCCOMB_X16_Y15_N8
\u0|leds|readdata[7]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|leds|readdata\(7) = (!\u0|leds|Equal0~2_combout\ & \u0|leds|data_out\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|leds|Equal0~2_combout\,
	datad => \u0|leds|data_out\(7),
	combout => \u0|leds|readdata\(7));

-- Location: LCCOMB_X15_Y16_N24
\u0|width_adapter_001|width_adapter_001|data_reg~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_001|width_adapter_001|data_reg~14_combout\ = (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(7)) # (\u0|width_adapter_001|width_adapter_001|data_reg\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(7),
	datac => \u0|width_adapter_001|width_adapter_001|data_reg\(7),
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\,
	combout => \u0|width_adapter_001|width_adapter_001|data_reg~14_combout\);

-- Location: LCFF_X20_Y17_N25
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata\(6));

-- Location: LCCOMB_X20_Y17_N6
\u0|jtag_uart_0|av_readdata[6]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|av_readdata[6]~8_combout\ = (\u0|jtag_uart_0|read_0~regout\ & \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|read_0~regout\,
	datac => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(6),
	combout => \u0|jtag_uart_0|av_readdata[6]~8_combout\);

-- Location: LCFF_X20_Y17_N9
\u0|switches|readdata[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|switches|read_mux_out\(6),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|switches|readdata\(6));

-- Location: LCCOMB_X23_Y16_N16
\u0|cpu_nios|av_ld_byte3_data_nxt~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|av_ld_byte3_data_nxt~16_combout\ = (\u0|rsp_xbar_mux_001|src_payload~2_combout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(8)) # ((\u0|rsp_xbar_demux|src1_valid~combout\ & 
-- \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(24))))) # (!\u0|rsp_xbar_mux_001|src_payload~2_combout\ & (((\u0|rsp_xbar_demux|src1_valid~combout\ & 
-- \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_mux_001|src_payload~2_combout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(8),
	datac => \u0|rsp_xbar_demux|src1_valid~combout\,
	datad => \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(24),
	combout => \u0|cpu_nios|av_ld_byte3_data_nxt~16_combout\);

-- Location: LCFF_X22_Y17_N15
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata\(21));

-- Location: LCCOMB_X23_Y16_N18
\u0|rsp_xbar_mux_001|src_data[23]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_data\(23) = (\u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(23) & ((\u0|rsp_xbar_demux|src1_valid~combout\) # ((\u0|rsp_xbar_mux_001|src_payload~2_combout\ & 
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(7))))) # 
-- (!\u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(23) & (((\u0|rsp_xbar_mux_001|src_payload~2_combout\ & 
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(23),
	datab => \u0|rsp_xbar_demux|src1_valid~combout\,
	datac => \u0|rsp_xbar_mux_001|src_payload~2_combout\,
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(7),
	combout => \u0|rsp_xbar_mux_001|src_data\(23));

-- Location: LCCOMB_X21_Y17_N18
\u0|rsp_xbar_mux_001|src_data[21]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_data[21]~20_combout\ = (\u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(21) & ((\u0|rsp_xbar_demux_003|src1_valid~combout\) # ((\u0|rsp_xbar_demux|src1_valid~combout\ & 
-- \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(21))))) # (!\u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(21) & 
-- (\u0|rsp_xbar_demux|src1_valid~combout\ & (\u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(21),
	datab => \u0|rsp_xbar_demux|src1_valid~combout\,
	datac => \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(21),
	datad => \u0|rsp_xbar_demux_003|src1_valid~combout\,
	combout => \u0|rsp_xbar_mux_001|src_data[21]~20_combout\);

-- Location: LCCOMB_X21_Y17_N22
\u0|rsp_xbar_mux_001|src_data[19]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_data[19]~22_combout\ = (\u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(19) & ((\u0|rsp_xbar_demux_003|src1_valid~combout\) # ((\u0|rsp_xbar_demux|src1_valid~combout\ & 
-- \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(19))))) # (!\u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(19) & 
-- (\u0|rsp_xbar_demux|src1_valid~combout\ & (\u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(19),
	datab => \u0|rsp_xbar_demux|src1_valid~combout\,
	datac => \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(19),
	datad => \u0|rsp_xbar_demux_003|src1_valid~combout\,
	combout => \u0|rsp_xbar_mux_001|src_data[19]~22_combout\);

-- Location: LCCOMB_X7_Y10_N14
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_valid~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_valid~2_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_ready~0_combout\ & 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_valid~0_combout\ & 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|Equal0~0_combout\ & 
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_valid~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_ready~0_combout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_valid~0_combout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|Equal0~0_combout\,
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_valid~regout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_valid~2_combout\);

-- Location: LCFF_X15_Y18_N9
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][52]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~23_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][52]~regout\);

-- Location: LCCOMB_X15_Y18_N18
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~16_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2) & 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][52]~regout\)) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2) & ((\u0|cmd_xbar_mux_004|src_payload\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2),
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][52]~regout\,
	datad => \u0|cmd_xbar_mux_004|src_payload\(0),
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~16_combout\);

-- Location: LCFF_X15_Y18_N11
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][55]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~24_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][55]~regout\);

-- Location: LCCOMB_X15_Y18_N20
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~17_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][55]~regout\) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2),
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][55]~regout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~17_combout\);

-- Location: LCFF_X16_Y19_N17
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][64]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~25_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][64]~regout\);

-- Location: LCCOMB_X15_Y18_N14
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~18_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3) & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][64]~regout\))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3) & (\u0|cmd_xbar_mux_004|arb|grant[0]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_004|arb|grant[0]~1_combout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][64]~regout\,
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3),
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~18_combout\);

-- Location: LCFF_X27_Y19_N3
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[30]~feeder_combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(30));

-- Location: LCCOMB_X24_Y19_N20
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg~7_combout\ = (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(34) 
-- & ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[4]~8_combout\)) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(30)))))) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(34) & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[4]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(34),
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[4]~8_combout\,
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(30),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg~7_combout\);

-- Location: LCFF_X23_Y14_N17
\u0|cpu_nios|W_alu_result[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|E_alu_result[28]~32_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|W_alu_result\(28));

-- Location: LCFF_X23_Y14_N25
\u0|cpu_nios|W_alu_result[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|E_alu_result[26]~34_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|W_alu_result\(26));

-- Location: LCFF_X23_Y14_N21
\u0|cpu_nios|W_alu_result[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|E_alu_result[25]~35_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|W_alu_result\(25));

-- Location: LCFF_X28_Y17_N5
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[19]~feeder_combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(19));

-- Location: LCFF_X24_Y17_N31
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|the_altera_std_synchronizer|din_s1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|the_altera_std_synchronizer|din_s1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|the_altera_std_synchronizer|din_s1~regout\);

-- Location: LCCOMB_X18_Y20_N30
\u0|jtag_uart_0|LessThan0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|LessThan0~0_combout\ = (\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3) & 
-- ((\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2)) # ((\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0)) # 
-- (\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2),
	datab => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0),
	datac => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1),
	datad => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3),
	combout => \u0|jtag_uart_0|LessThan0~0_combout\);

-- Location: LCCOMB_X16_Y16_N20
\u0|jtag_uart_0|always2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|always2~1_combout\ = (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_test_bench|d_write~regout\ & 
-- (!\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (!\u0|jtag_uart_0|av_waitrequest~regout\ & 
-- !\u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|write_accepted~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_test_bench|d_write~regout\,
	datab => \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \u0|jtag_uart_0|av_waitrequest~regout\,
	datad => \u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|write_accepted~regout\,
	combout => \u0|jtag_uart_0|always2~1_combout\);

-- Location: LCCOMB_X15_Y17_N2
\u0|jtag_uart_0|LessThan1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|LessThan1~0_combout\ = (\u0|jtag_uart_0|Add0~4_combout\ & ((\u0|jtag_uart_0|Add0~2_combout\) # ((\u0|jtag_uart_0|Add0~0_combout\) # 
-- (\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|Add0~2_combout\,
	datab => \u0|jtag_uart_0|Add0~0_combout\,
	datac => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0),
	datad => \u0|jtag_uart_0|Add0~4_combout\,
	combout => \u0|jtag_uart_0|LessThan1~0_combout\);

-- Location: LCCOMB_X19_Y15_N4
\u0|switches|read_mux_out[4]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|switches|read_mux_out\(4) = (\SW~combout\(4) & (!\u0|switches|Equal0~2_combout\ & ((!\u0|leds|Equal0~1_combout\) # (!\u0|cmd_xbar_mux_001|WideOr1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW~combout\(4),
	datab => \u0|cmd_xbar_mux_001|WideOr1~0_combout\,
	datac => \u0|leds|Equal0~1_combout\,
	datad => \u0|switches|Equal0~2_combout\,
	combout => \u0|switches|read_mux_out\(4));

-- Location: LCFF_X7_Y8_N15
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~116\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0|za_data\(4),
	sload => VCC,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~211_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~116_regout\);

-- Location: LCFF_X2_Y8_N1
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~115\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~115feeder_combout\,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~211_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~115_regout\);

-- Location: LCFF_X4_Y8_N13
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~19\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0|za_data\(3),
	sload => VCC,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~213_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~19_regout\);

-- Location: LCFF_X4_Y8_N31
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~3\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0|za_data\(3),
	sload => VCC,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~214_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~3_regout\);

-- Location: LCCOMB_X4_Y8_N30
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~135\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~135_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~19_regout\) # 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\)))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & 
-- (((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~3_regout\ & 
-- !\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~19_regout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~3_regout\,
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~135_combout\);

-- Location: LCCOMB_X7_Y11_N30
\u0|sdram_controller_0|i_count[0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|i_count[0]~4_combout\ = (\u0|sdram_controller_0|i_state.011~regout\ & ((!\u0|sdram_controller_0|i_count\(0)))) # (!\u0|sdram_controller_0|i_state.011~regout\ & (\u0|sdram_controller_0|i_state.010~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|i_state.010~regout\,
	datac => \u0|sdram_controller_0|i_count\(0),
	datad => \u0|sdram_controller_0|i_state.011~regout\,
	combout => \u0|sdram_controller_0|i_count[0]~4_combout\);

-- Location: LCCOMB_X7_Y11_N4
\u0|sdram_controller_0|i_count[0]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|i_count[0]~5_combout\ = (\u0|sdram_controller_0|i_count[1]~0_combout\ & (((\u0|sdram_controller_0|i_count\(0))))) # (!\u0|sdram_controller_0|i_count[1]~0_combout\ & ((\u0|sdram_controller_0|i_count[1]~1_combout\ & 
-- ((\u0|sdram_controller_0|i_count[0]~4_combout\))) # (!\u0|sdram_controller_0|i_count[1]~1_combout\ & (\u0|sdram_controller_0|i_count\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|i_count[1]~0_combout\,
	datab => \u0|sdram_controller_0|i_count[1]~1_combout\,
	datac => \u0|sdram_controller_0|i_count\(0),
	datad => \u0|sdram_controller_0|i_count[0]~4_combout\,
	combout => \u0|sdram_controller_0|i_count[0]~5_combout\);

-- Location: LCFF_X25_Y18_N25
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~3_combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg\(3));

-- Location: LCCOMB_X25_Y18_N2
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~18_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg\(3))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg\(3),
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(3),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~18_combout\);

-- Location: LCFF_X28_Y18_N7
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[2]~feeder_combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(2));

-- Location: LCCOMB_X25_Y18_N26
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~2_combout\ = 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(2) & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(37)) # 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(37),
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(2),
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(36),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~2_combout\);

-- Location: LCCOMB_X23_Y18_N16
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_wr~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_wr~0_combout\ = 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- !\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[8]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[8]~16_combout\,
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_wr~0_combout\);

-- Location: LCCOMB_X23_Y19_N6
\u0|cmd_xbar_mux|src_data[40]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux|src_data\(40) = (\u0|cmd_xbar_mux|WideOr1~0_combout\ & ((\u0|cpu_nios|F_pc\(2)) # ((\u0|cmd_xbar_mux|arb|grant[1]~0_combout\ & \u0|cpu_nios|W_alu_result\(4))))) # (!\u0|cmd_xbar_mux|WideOr1~0_combout\ & 
-- (((\u0|cmd_xbar_mux|arb|grant[1]~0_combout\ & \u0|cpu_nios|W_alu_result\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux|WideOr1~0_combout\,
	datab => \u0|cpu_nios|F_pc\(2),
	datac => \u0|cmd_xbar_mux|arb|grant[1]~0_combout\,
	datad => \u0|cpu_nios|W_alu_result\(4),
	combout => \u0|cmd_xbar_mux|src_data\(40));

-- Location: LCCOMB_X23_Y17_N12
\u0|cmd_xbar_mux|src_data[43]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux|src_data\(43) = (\u0|cmd_xbar_mux|WideOr1~0_combout\ & ((\u0|cpu_nios|F_pc\(5)) # ((\u0|cmd_xbar_mux|arb|grant[1]~0_combout\ & \u0|cpu_nios|W_alu_result\(7))))) # (!\u0|cmd_xbar_mux|WideOr1~0_combout\ & 
-- (\u0|cmd_xbar_mux|arb|grant[1]~0_combout\ & (\u0|cpu_nios|W_alu_result\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux|WideOr1~0_combout\,
	datab => \u0|cmd_xbar_mux|arb|grant[1]~0_combout\,
	datac => \u0|cpu_nios|W_alu_result\(7),
	datad => \u0|cpu_nios|F_pc\(5),
	combout => \u0|cmd_xbar_mux|src_data\(43));

-- Location: LCFF_X28_Y20_N17
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|DRsize.100\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|Mux37~0_combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_uir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|DRsize.100~regout\);

-- Location: LCFF_X28_Y19_N27
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~44_combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[34]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(25));

-- Location: LCFF_X22_Y19_N5
\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift~13_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift\(4));

-- Location: LCFF_X22_Y19_N31
\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rdata[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rdata[1]~feeder_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rdata\(1));

-- Location: LCCOMB_X22_Y19_N22
\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|count\(9),
	datab => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rdata\(1),
	datac => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift\(4),
	datad => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift~11_combout\,
	combout => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift~12_combout\);

-- Location: LCFF_X18_Y20_N25
\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\);

-- Location: LCCOMB_X17_Y13_N0
\u0|cmd_xbar_mux_004|src_payload~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_004|src_payload~3_combout\ = (\u0|cpu_nios|d_writedata\(19) & \u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu_nios|d_writedata\(19),
	datac => \u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\,
	combout => \u0|cmd_xbar_mux_004|src_payload~3_combout\);

-- Location: LCCOMB_X17_Y13_N20
\u0|cmd_xbar_mux_004|src_payload~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_004|src_payload~5_combout\ = (\u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\ & \u0|cpu_nios|d_writedata\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\,
	datad => \u0|cpu_nios|d_writedata\(21),
	combout => \u0|cmd_xbar_mux_004|src_payload~5_combout\);

-- Location: LCFF_X27_Y13_N3
\u0|cpu_nios|d_writedata[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|E_st_data[22]~6_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|d_writedata\(22));

-- Location: LCCOMB_X17_Y13_N30
\u0|cmd_xbar_mux_004|src_payload~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_004|src_payload~6_combout\ = (\u0|cpu_nios|d_writedata\(22) & \u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu_nios|d_writedata\(22),
	datac => \u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\,
	combout => \u0|cmd_xbar_mux_004|src_payload~6_combout\);

-- Location: LCCOMB_X17_Y13_N6
\u0|cmd_xbar_mux_004|src_payload~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_004|src_payload~10_combout\ = (\u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\ & \u0|cpu_nios|d_writedata\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\,
	datad => \u0|cpu_nios|d_writedata\(26),
	combout => \u0|cmd_xbar_mux_004|src_payload~10_combout\);

-- Location: LCCOMB_X17_Y13_N4
\u0|cmd_xbar_mux_004|src_payload~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_004|src_payload~13_combout\ = (\u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\ & \u0|cpu_nios|d_writedata\(29))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\,
	datad => \u0|cpu_nios|d_writedata\(29),
	combout => \u0|cmd_xbar_mux_004|src_payload~13_combout\);

-- Location: LCCOMB_X17_Y13_N22
\u0|cmd_xbar_mux_004|src_payload~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_004|src_payload~14_combout\ = (\u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\ & \u0|cpu_nios|d_writedata\(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\,
	datad => \u0|cpu_nios|d_writedata\(30),
	combout => \u0|cmd_xbar_mux_004|src_payload~14_combout\);

-- Location: LCCOMB_X17_Y13_N16
\u0|cmd_xbar_mux_004|src_payload~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_004|src_payload~15_combout\ = (\u0|cpu_nios|d_writedata\(31) & \u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|d_writedata\(31),
	datac => \u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\,
	combout => \u0|cmd_xbar_mux_004|src_payload~15_combout\);

-- Location: LCFF_X6_Y8_N27
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~32\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0|za_data\(0),
	sload => VCC,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~212_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~32_regout\);

-- Location: LCFF_X4_Y8_N17
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~16\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0|za_data\(0),
	sload => VCC,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~213_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~16_regout\);

-- Location: LCFF_X4_Y8_N27
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0|za_data\(0),
	sload => VCC,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~214_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~0_regout\);

-- Location: LCCOMB_X4_Y8_N26
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~140\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~140_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~16_regout\) # 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\)))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & 
-- (((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~0_regout\ & 
-- !\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~16_regout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~0_regout\,
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~140_combout\);

-- Location: LCFF_X5_Y8_N19
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~48\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0|za_data\(0),
	sload => VCC,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~215_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~48_regout\);

-- Location: LCCOMB_X5_Y8_N18
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~141\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~141_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~140_combout\ & 
-- (((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~48_regout\) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\)))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~140_combout\ & 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~32_regout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~32_regout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~140_combout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~48_regout\,
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~141_combout\);

-- Location: LCCOMB_X18_Y20_N10
\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ = (\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2) & 
-- (\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0) & (\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1) & 
-- \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2),
	datab => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0),
	datac => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1),
	datad => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3),
	combout => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\);

-- Location: LCFF_X4_Y8_N1
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~23\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0|za_data\(7),
	sload => VCC,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~213_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~23_regout\);

-- Location: LCFF_X4_Y8_N3
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~7\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0|za_data\(7),
	sload => VCC,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~214_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~7_regout\);

-- Location: LCCOMB_X4_Y8_N2
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~150\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~150_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- (((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\)))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~23_regout\)) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~7_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~23_regout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~7_regout\,
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~150_combout\);

-- Location: LCCOMB_X22_Y17_N26
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~4_combout\ = (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(8) & (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|oci_ienable\(19) & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|Equal1~0_combout\))) # (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(8) & 
-- (((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(8),
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|oci_ienable\(19),
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|Equal1~0_combout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(24),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~4_combout\);

-- Location: LCFF_X5_Y8_N29
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~104\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0|za_data\(8),
	sload => VCC,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~209_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~104_regout\);

-- Location: LCFF_X6_Y8_N5
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~72\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0|za_data\(8),
	sload => VCC,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~210_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~72_regout\);

-- Location: LCCOMB_X6_Y8_N4
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~153\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~153_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~104_regout\) # 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\)))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- (((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~72_regout\ & 
-- !\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~104_regout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~72_regout\,
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~153_combout\);

-- Location: LCFF_X4_Y8_N5
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~24\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0|za_data\(8),
	sload => VCC,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~213_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~24_regout\);

-- Location: LCFF_X4_Y8_N15
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~8\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0|za_data\(8),
	sload => VCC,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~214_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~8_regout\);

-- Location: LCCOMB_X4_Y8_N14
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~155\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~155_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- (((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\)))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~24_regout\)) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~8_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~24_regout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~8_regout\,
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~155_combout\);

-- Location: LCFF_X6_Y8_N3
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~41\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0|za_data\(9),
	sload => VCC,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~212_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~41_regout\);

-- Location: LCFF_X4_Y8_N25
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~25\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0|za_data\(9),
	sload => VCC,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~213_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~25_regout\);

-- Location: LCFF_X4_Y8_N11
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~9\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0|za_data\(9),
	sload => VCC,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~214_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~9_regout\);

-- Location: LCCOMB_X4_Y8_N10
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~160\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~160_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~25_regout\) # 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\)))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & 
-- (((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~9_regout\ & 
-- !\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~25_regout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~9_regout\,
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~160_combout\);

-- Location: LCFF_X5_Y8_N27
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~57\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~57feeder_combout\,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~215_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~57_regout\);

-- Location: LCCOMB_X6_Y8_N2
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~161\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~161_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~160_combout\ & 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~57_regout\)) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~160_combout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~41_regout\))))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- (((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~160_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~57_regout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~41_regout\,
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~160_combout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~161_combout\);

-- Location: LCFF_X6_Y8_N15
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~42\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0|za_data\(10),
	sload => VCC,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~212_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~42_regout\);

-- Location: LCFF_X4_Y8_N21
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~26\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0|za_data\(10),
	sload => VCC,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~213_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~26_regout\);

-- Location: LCFF_X4_Y8_N23
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~10\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0|za_data\(10),
	sload => VCC,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~214_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~10_regout\);

-- Location: LCCOMB_X4_Y8_N22
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~165\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~165_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~26_regout\) # 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\)))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & 
-- (((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~10_regout\ & 
-- !\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~26_regout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~10_regout\,
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~165_combout\);

-- Location: LCFF_X5_Y8_N31
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~58\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0|za_data\(10),
	sload => VCC,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~215_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~58_regout\);

-- Location: LCCOMB_X6_Y8_N14
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~166\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~166_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~165_combout\ & 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~58_regout\)) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~165_combout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~42_regout\))))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- (((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~165_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~58_regout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~42_regout\,
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~165_combout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~166_combout\);

-- Location: LCCOMB_X19_Y18_N18
\u0|switches|read_mux_out[1]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|switches|read_mux_out\(1) = (\SW~combout\(1) & (!\u0|switches|Equal0~2_combout\ & ((!\u0|leds|Equal0~1_combout\) # (!\u0|cmd_xbar_mux_001|WideOr1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_001|WideOr1~0_combout\,
	datab => \u0|leds|Equal0~1_combout\,
	datac => \SW~combout\(1),
	datad => \u0|switches|Equal0~2_combout\,
	combout => \u0|switches|read_mux_out\(1));

-- Location: LCFF_X3_Y7_N17
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~33\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0|za_data\(1),
	sload => VCC,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~212_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~33_regout\);

-- Location: LCFF_X2_Y7_N17
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~17\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~17feeder_combout\,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~213_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~17_regout\);

-- Location: LCFF_X2_Y7_N27
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0|za_data\(1),
	sload => VCC,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~214_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~1_regout\);

-- Location: LCCOMB_X2_Y7_N26
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~170\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~170_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~17_regout\) # 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\)))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & 
-- (((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~1_regout\ & 
-- !\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~17_regout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~1_regout\,
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~170_combout\);

-- Location: LCFF_X3_Y7_N27
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~49\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0|za_data\(1),
	sload => VCC,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~215_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~49_regout\);

-- Location: LCCOMB_X3_Y7_N16
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~171\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~171_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~170_combout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~49_regout\))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~170_combout\ & 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~33_regout\)))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~170_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~170_combout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~33_regout\,
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~49_regout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~171_combout\);

-- Location: LCFF_X1_Y8_N21
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~98\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0|za_data\(2),
	sload => VCC,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~209_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~98_regout\);

-- Location: LCFF_X3_Y7_N5
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~34\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0|za_data\(2),
	sload => VCC,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~212_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~34_regout\);

-- Location: LCFF_X2_Y7_N29
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~18\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~18feeder_combout\,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~213_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~18_regout\);

-- Location: LCFF_X2_Y7_N23
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0|za_data\(2),
	sload => VCC,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~214_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~2_regout\);

-- Location: LCCOMB_X2_Y7_N22
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~175\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~175_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- (((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\)))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~18_regout\)) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~2_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~18_regout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~2_regout\,
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~175_combout\);

-- Location: LCFF_X3_Y7_N31
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~50\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0|za_data\(2),
	sload => VCC,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~215_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~50_regout\);

-- Location: LCCOMB_X3_Y7_N4
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~176\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~176_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~175_combout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~50_regout\))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~175_combout\ & 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~34_regout\)))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~175_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~175_combout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~34_regout\,
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~50_regout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~176_combout\);

-- Location: LCCOMB_X22_Y17_N0
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~9_combout\ = (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(8) & (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|oci_ienable\(19) & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|Equal1~0_combout\))) # (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(8) & 
-- (((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(8),
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|oci_ienable\(19),
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|Equal1~0_combout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(13),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~9_combout\);

-- Location: LCFF_X3_Y7_N1
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~45\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0|za_data\(13),
	sload => VCC,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~212_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~45_regout\);

-- Location: LCFF_X2_Y7_N9
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~29\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~29feeder_combout\,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~213_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~29_regout\);

-- Location: LCFF_X2_Y7_N19
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~13\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0|za_data\(13),
	sload => VCC,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~214_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~13_regout\);

-- Location: LCCOMB_X2_Y7_N18
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~180\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~180_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- (((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\)))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~29_regout\)) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~13_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~29_regout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~13_regout\,
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~180_combout\);

-- Location: LCFF_X3_Y7_N11
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~61\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0|za_data\(13),
	sload => VCC,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~215_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~61_regout\);

-- Location: LCCOMB_X3_Y7_N0
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~181\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~181_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~180_combout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~61_regout\) # 
-- ((!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\)))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~180_combout\ & 
-- (((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~45_regout\ & 
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~61_regout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~180_combout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~45_regout\,
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~181_combout\);

-- Location: LCFF_X2_Y8_N29
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~92\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~92feeder_combout\,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~208_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~92_regout\);

-- Location: LCFF_X1_Y8_N29
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~108\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0|za_data\(12),
	sload => VCC,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~209_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~108_regout\);

-- Location: LCFF_X1_Y8_N31
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~76\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0|za_data\(12),
	sload => VCC,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~210_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~76_regout\);

-- Location: LCCOMB_X1_Y8_N30
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~183\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~183_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~108_regout\) # 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\)))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- (((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~76_regout\ & 
-- !\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~108_regout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~76_regout\,
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~183_combout\);

-- Location: LCFF_X2_Y8_N15
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~124\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0|za_data\(12),
	sload => VCC,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~211_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~124_regout\);

-- Location: LCCOMB_X2_Y8_N14
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~184\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~184_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~183_combout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~124_regout\))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~183_combout\ & 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~92_regout\)))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & 
-- (((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~183_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~92_regout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~124_regout\,
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~183_combout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~184_combout\);

-- Location: LCFF_X2_Y7_N21
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~28\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~28feeder_combout\,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~213_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~28_regout\);

-- Location: LCFF_X2_Y7_N31
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~12\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0|za_data\(12),
	sload => VCC,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~214_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~12_regout\);

-- Location: LCCOMB_X2_Y7_N30
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~185\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~185_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~28_regout\) # 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\)))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & 
-- (((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~12_regout\ & 
-- !\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~28_regout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~12_regout\,
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~185_combout\);

-- Location: LCFF_X1_Y8_N25
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~107\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0|za_data\(11),
	sload => VCC,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~209_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~107_regout\);

-- Location: LCFF_X3_Y8_N11
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~43\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0|za_data\(11),
	sload => VCC,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~212_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~43_regout\);

-- Location: LCFF_X2_Y7_N1
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~27\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~27feeder_combout\,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~213_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~27_regout\);

-- Location: LCFF_X2_Y7_N11
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~11\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0|za_data\(11),
	sload => VCC,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~214_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~11_regout\);

-- Location: LCCOMB_X2_Y7_N10
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~190\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~190_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- (((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\)))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~27_regout\)) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~11_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~27_regout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~11_regout\,
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~190_combout\);

-- Location: LCFF_X3_Y7_N25
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~59\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0|za_data\(11),
	sload => VCC,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~215_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~59_regout\);

-- Location: LCCOMB_X3_Y8_N10
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~191\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~191_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~190_combout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~59_regout\) # 
-- ((!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\)))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~190_combout\ & 
-- (((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~43_regout\ & 
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~59_regout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~190_combout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~43_regout\,
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~191_combout\);

-- Location: LCFF_X1_Y8_N13
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~101\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0|za_data\(5),
	sload => VCC,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~209_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~101_regout\);

-- Location: LCFF_X3_Y7_N13
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~53\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0|za_data\(5),
	sload => VCC,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~215_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~53_regout\);

-- Location: LCCOMB_X19_Y18_N22
\u0|switches|read_mux_out[14]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|switches|read_mux_out\(14) = (\SW~combout\(14) & (!\u0|switches|Equal0~2_combout\ & ((!\u0|leds|Equal0~1_combout\) # (!\u0|cmd_xbar_mux_001|WideOr1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_001|WideOr1~0_combout\,
	datab => \u0|leds|Equal0~1_combout\,
	datac => \SW~combout\(14),
	datad => \u0|switches|Equal0~2_combout\,
	combout => \u0|switches|read_mux_out\(14));

-- Location: LCCOMB_X22_Y17_N28
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~13_combout\ = (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(8) & (((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|Equal1~0_combout\ & 
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|oci_ienable\(19))))) # (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(8) & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(8),
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(14),
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|Equal1~0_combout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|oci_ienable\(19),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~13_combout\);

-- Location: LCCOMB_X16_Y15_N14
\u0|jtag_uart_0|woverflow~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|woverflow~1_combout\ = (\u0|jtag_uart_0|woverflow~0_combout\ & (\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout\)) # (!\u0|jtag_uart_0|woverflow~0_combout\ & 
-- ((\u0|jtag_uart_0|woverflow~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout\,
	datac => \u0|jtag_uart_0|woverflow~regout\,
	datad => \u0|jtag_uart_0|woverflow~0_combout\,
	combout => \u0|jtag_uart_0|woverflow~1_combout\);

-- Location: LCFF_X1_Y8_N17
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~110\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0|za_data\(14),
	sload => VCC,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~209_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~110_regout\);

-- Location: LCFF_X3_Y7_N7
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~46\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0|za_data\(14),
	sload => VCC,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~212_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~46_regout\);

-- Location: LCFF_X2_Y7_N25
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~30\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~30feeder_combout\,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~213_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~30_regout\);

-- Location: LCFF_X2_Y7_N3
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~14\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0|za_data\(14),
	sload => VCC,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~214_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~14_regout\);

-- Location: LCCOMB_X2_Y7_N2
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~200\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~200_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~30_regout\) # 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\)))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & 
-- (((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~14_regout\ & 
-- !\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~30_regout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~14_regout\,
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~200_combout\);

-- Location: LCFF_X3_Y7_N9
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~62\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0|za_data\(14),
	sload => VCC,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~215_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~62_regout\);

-- Location: LCCOMB_X3_Y7_N6
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~201\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~201_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~200_combout\ & 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~62_regout\)) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~200_combout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~46_regout\))))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- (((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~200_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~62_regout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~46_regout\,
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~200_combout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~201_combout\);

-- Location: LCFF_X2_Y7_N13
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~31\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0|za_data\(15),
	sload => VCC,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~213_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~31_regout\);

-- Location: LCFF_X2_Y7_N15
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~15\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0|za_data\(15),
	sload => VCC,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~214_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~15_regout\);

-- Location: LCCOMB_X2_Y7_N14
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~205\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~205_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~31_regout\) # 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\)))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & 
-- (((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~15_regout\ & 
-- !\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~31_regout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~15_regout\,
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~205_combout\);

-- Location: LCCOMB_X19_Y18_N20
\u0|switches|read_mux_out[10]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|switches|read_mux_out\(10) = (\SW~combout\(10) & (!\u0|switches|Equal0~2_combout\ & ((!\u0|leds|Equal0~1_combout\) # (!\u0|cmd_xbar_mux_001|WideOr1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_001|WideOr1~0_combout\,
	datab => \SW~combout\(10),
	datac => \u0|leds|Equal0~1_combout\,
	datad => \u0|switches|Equal0~2_combout\,
	combout => \u0|switches|read_mux_out\(10));

-- Location: LCCOMB_X22_Y17_N2
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~16_combout\ = (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(8) & (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|oci_ienable\(19) & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|Equal1~0_combout\))) # (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(8) & 
-- (((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(8),
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|oci_ienable\(19),
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|Equal1~0_combout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(10),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~16_combout\);

-- Location: LCCOMB_X16_Y17_N2
\u0|jtag_uart_0|ac~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|ac~0_combout\ = (\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_regout\) # (\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_regout\,
	datad => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_regout\,
	combout => \u0|jtag_uart_0|ac~0_combout\);

-- Location: LCCOMB_X17_Y20_N8
\u0|jtag_uart_0|ac~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|ac~1_combout\ = (\u0|jtag_uart_0|ac~0_combout\) # ((\u0|jtag_uart_0|ac~regout\ & ((!\u0|cpu_nios|d_writedata\(10)) # (!\u0|jtag_uart_0|ien_AE~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|ac~0_combout\,
	datab => \u0|jtag_uart_0|ien_AE~0_combout\,
	datac => \u0|jtag_uart_0|ac~regout\,
	datad => \u0|cpu_nios|d_writedata\(10),
	combout => \u0|jtag_uart_0|ac~1_combout\);

-- Location: LCCOMB_X19_Y18_N30
\u0|switches|read_mux_out[9]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|switches|read_mux_out\(9) = (\SW~combout\(9) & (!\u0|switches|Equal0~2_combout\ & ((!\u0|leds|Equal0~1_combout\) # (!\u0|cmd_xbar_mux_001|WideOr1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_001|WideOr1~0_combout\,
	datab => \u0|leds|Equal0~1_combout\,
	datac => \SW~combout\(9),
	datad => \u0|switches|Equal0~2_combout\,
	combout => \u0|switches|read_mux_out\(9));

-- Location: LCCOMB_X20_Y18_N8
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~17_combout\ = (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(8) & (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|oci_ienable\(19) & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|Equal1~0_combout\))) # (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(8) & 
-- (((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|oci_ienable\(19),
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|Equal1~0_combout\,
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(8),
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(9),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~17_combout\);

-- Location: LCCOMB_X19_Y18_N26
\u0|switches|read_mux_out[7]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|switches|read_mux_out\(7) = (!\u0|switches|Equal0~2_combout\ & (\SW~combout\(7) & ((!\u0|cmd_xbar_mux_001|WideOr1~0_combout\) # (!\u0|leds|Equal0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|switches|Equal0~2_combout\,
	datab => \u0|leds|Equal0~1_combout\,
	datac => \u0|cmd_xbar_mux_001|WideOr1~0_combout\,
	datad => \SW~combout\(7),
	combout => \u0|switches|read_mux_out\(7));

-- Location: LCCOMB_X20_Y17_N24
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~20_combout\ = (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(8) & (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|oci_ienable\(19) & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|Equal1~0_combout\))) # (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(8) & 
-- (((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|oci_ienable\(19),
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|Equal1~0_combout\,
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(8),
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(6),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~20_combout\);

-- Location: LCCOMB_X20_Y17_N8
\u0|switches|read_mux_out[6]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|switches|read_mux_out\(6) = (\SW~combout\(6) & (!\u0|switches|Equal0~2_combout\ & ((!\u0|leds|Equal0~1_combout\) # (!\u0|cmd_xbar_mux_001|WideOr1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_001|WideOr1~0_combout\,
	datab => \u0|leds|Equal0~1_combout\,
	datac => \SW~combout\(6),
	datad => \u0|switches|Equal0~2_combout\,
	combout => \u0|switches|read_mux_out\(6));

-- Location: LCCOMB_X22_Y17_N14
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~22_combout\ = (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(8) & (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|oci_ienable\(19) & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|Equal1~0_combout\))) # (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(8) & 
-- (((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(8),
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|oci_ienable\(19),
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|Equal1~0_combout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(21),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~22_combout\);

-- Location: LCCOMB_X24_Y16_N10
\u0|cpu_nios|av_ld_byte3_data_nxt~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|av_ld_byte3_data_nxt~22_combout\ = (\u0|rsp_xbar_mux_001|src_payload~2_combout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(11)) # 
-- ((\u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(27) & \u0|rsp_xbar_demux|src1_valid~combout\)))) # (!\u0|rsp_xbar_mux_001|src_payload~2_combout\ & 
-- (((\u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(27) & \u0|rsp_xbar_demux|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_mux_001|src_payload~2_combout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(11),
	datac => \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(27),
	datad => \u0|rsp_xbar_demux|src1_valid~combout\,
	combout => \u0|cpu_nios|av_ld_byte3_data_nxt~22_combout\);

-- Location: LCFF_X16_Y19_N27
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][52]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~30_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][52]~regout\);

-- Location: LCCOMB_X15_Y18_N8
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~23_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3) & 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][52]~regout\)) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3) & ((\u0|cmd_xbar_mux_004|src_payload\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][52]~regout\,
	datac => \u0|cmd_xbar_mux_004|src_payload\(0),
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3),
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~23_combout\);

-- Location: LCFF_X16_Y19_N13
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][55]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~31_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][55]~regout\);

-- Location: LCCOMB_X15_Y18_N10
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~24_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][55]~regout\) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][55]~regout\,
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3),
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~24_combout\);

-- Location: LCFF_X16_Y19_N15
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][64]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~32_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][64]~regout\);

-- Location: LCCOMB_X16_Y19_N16
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~25_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4) & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][64]~regout\))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4) & (\u0|cmd_xbar_mux_004|arb|grant[0]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4),
	datab => \u0|cmd_xbar_mux_004|arb|grant[0]~1_combout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][64]~regout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~25_combout\);

-- Location: LCFF_X24_Y17_N19
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~13_combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(16));

-- Location: LCCOMB_X22_Y11_N20
\u0|cpu_nios|E_alu_result[30]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_alu_result[30]~17_combout\ = (\u0|cpu_nios|W_alu_result[27]~25_combout\ & ((\u0|cpu_nios|W_alu_result[27]~26_combout\) # ((\u0|cpu_nios|E_logic_result[30]~28_combout\)))) # (!\u0|cpu_nios|W_alu_result[27]~25_combout\ & 
-- (!\u0|cpu_nios|W_alu_result[27]~26_combout\ & (\u0|cpu_nios|Add2~60_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|W_alu_result[27]~25_combout\,
	datab => \u0|cpu_nios|W_alu_result[27]~26_combout\,
	datac => \u0|cpu_nios|Add2~60_combout\,
	datad => \u0|cpu_nios|E_logic_result[30]~28_combout\,
	combout => \u0|cpu_nios|E_alu_result[30]~17_combout\);

-- Location: LCCOMB_X22_Y11_N24
\u0|cpu_nios|E_alu_result[28]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_alu_result[28]~21_combout\ = (\u0|cpu_nios|W_alu_result[27]~25_combout\ & ((\u0|cpu_nios|W_alu_result[27]~26_combout\) # ((\u0|cpu_nios|E_logic_result[28]~26_combout\)))) # (!\u0|cpu_nios|W_alu_result[27]~25_combout\ & 
-- (!\u0|cpu_nios|W_alu_result[27]~26_combout\ & (\u0|cpu_nios|Add2~56_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|W_alu_result[27]~25_combout\,
	datab => \u0|cpu_nios|W_alu_result[27]~26_combout\,
	datac => \u0|cpu_nios|Add2~56_combout\,
	datad => \u0|cpu_nios|E_logic_result[28]~26_combout\,
	combout => \u0|cpu_nios|E_alu_result[28]~21_combout\);

-- Location: LCCOMB_X22_Y11_N18
\u0|cpu_nios|E_alu_result[28]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_alu_result[28]~22_combout\ = (\u0|cpu_nios|E_alu_result[28]~21_combout\ & (((\u0|cpu_nios|E_shift_rot_result\(28))) # (!\u0|cpu_nios|W_alu_result[27]~26_combout\))) # (!\u0|cpu_nios|E_alu_result[28]~21_combout\ & 
-- (\u0|cpu_nios|W_alu_result[27]~26_combout\ & ((\u0|cpu_nios|Add1~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_alu_result[28]~21_combout\,
	datab => \u0|cpu_nios|W_alu_result[27]~26_combout\,
	datac => \u0|cpu_nios|E_shift_rot_result\(28),
	datad => \u0|cpu_nios|Add1~56_combout\,
	combout => \u0|cpu_nios|E_alu_result[28]~22_combout\);

-- Location: LCCOMB_X23_Y11_N24
\u0|cpu_nios|E_alu_result[26]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_alu_result[26]~25_combout\ = (\u0|cpu_nios|W_alu_result[27]~26_combout\ & (\u0|cpu_nios|W_alu_result[27]~25_combout\)) # (!\u0|cpu_nios|W_alu_result[27]~26_combout\ & ((\u0|cpu_nios|W_alu_result[27]~25_combout\ & 
-- ((\u0|cpu_nios|E_logic_result[26]~30_combout\))) # (!\u0|cpu_nios|W_alu_result[27]~25_combout\ & (\u0|cpu_nios|Add2~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|W_alu_result[27]~26_combout\,
	datab => \u0|cpu_nios|W_alu_result[27]~25_combout\,
	datac => \u0|cpu_nios|Add2~52_combout\,
	datad => \u0|cpu_nios|E_logic_result[26]~30_combout\,
	combout => \u0|cpu_nios|E_alu_result[26]~25_combout\);

-- Location: LCCOMB_X23_Y11_N26
\u0|cpu_nios|E_alu_result[26]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_alu_result[26]~26_combout\ = (\u0|cpu_nios|W_alu_result[27]~26_combout\ & ((\u0|cpu_nios|E_alu_result[26]~25_combout\ & ((\u0|cpu_nios|E_shift_rot_result\(26)))) # (!\u0|cpu_nios|E_alu_result[26]~25_combout\ & 
-- (\u0|cpu_nios|Add1~52_combout\)))) # (!\u0|cpu_nios|W_alu_result[27]~26_combout\ & (((\u0|cpu_nios|E_alu_result[26]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|W_alu_result[27]~26_combout\,
	datab => \u0|cpu_nios|Add1~52_combout\,
	datac => \u0|cpu_nios|E_alu_result[26]~25_combout\,
	datad => \u0|cpu_nios|E_shift_rot_result\(26),
	combout => \u0|cpu_nios|E_alu_result[26]~26_combout\);

-- Location: LCCOMB_X23_Y11_N20
\u0|cpu_nios|E_alu_result[25]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_alu_result[25]~27_combout\ = (\u0|cpu_nios|W_alu_result[27]~26_combout\ & ((\u0|cpu_nios|W_alu_result[27]~25_combout\) # ((\u0|cpu_nios|Add1~50_combout\)))) # (!\u0|cpu_nios|W_alu_result[27]~26_combout\ & 
-- (!\u0|cpu_nios|W_alu_result[27]~25_combout\ & (\u0|cpu_nios|Add2~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|W_alu_result[27]~26_combout\,
	datab => \u0|cpu_nios|W_alu_result[27]~25_combout\,
	datac => \u0|cpu_nios|Add2~50_combout\,
	datad => \u0|cpu_nios|Add1~50_combout\,
	combout => \u0|cpu_nios|E_alu_result[25]~27_combout\);

-- Location: LCCOMB_X23_Y11_N30
\u0|cpu_nios|E_alu_result[25]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_alu_result[25]~28_combout\ = (\u0|cpu_nios|E_alu_result[25]~27_combout\ & (((\u0|cpu_nios|E_shift_rot_result\(25))) # (!\u0|cpu_nios|W_alu_result[27]~25_combout\))) # (!\u0|cpu_nios|E_alu_result[25]~27_combout\ & 
-- (\u0|cpu_nios|W_alu_result[27]~25_combout\ & ((\u0|cpu_nios|E_logic_result[25]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_alu_result[25]~27_combout\,
	datab => \u0|cpu_nios|W_alu_result[27]~25_combout\,
	datac => \u0|cpu_nios|E_shift_rot_result\(25),
	datad => \u0|cpu_nios|E_logic_result[25]~31_combout\,
	combout => \u0|cpu_nios|E_alu_result[25]~28_combout\);

-- Location: LCFF_X25_Y17_N7
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux|src_payload~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata\(4));

-- Location: LCFF_X27_Y17_N27
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~6_combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg\(19));

-- Location: LCFF_X27_Y17_N13
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~15_combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(19));

-- Location: LCCOMB_X27_Y16_N22
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~33_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg\(19)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(19),
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg\(19),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~33_combout\);

-- Location: LCFF_X19_Y19_N25
\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|jupdate1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|jupdate1~feeder_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|jupdate1~regout\);

-- Location: LCFF_X19_Y19_N17
\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|jupdate2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|jupdate1~regout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|jupdate2~regout\);

-- Location: LCCOMB_X19_Y19_N16
\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|always2~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|jupdate1~regout\,
	datac => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|jupdate2~regout\,
	combout => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|always2~0_combout\);

-- Location: LCCOMB_X25_Y18_N24
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~3_combout\ = 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(3) & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(36)) # 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(37)) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(3),
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(36),
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(37),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~3_combout\);

-- Location: LCFF_X27_Y17_N7
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~8_combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg\(25));

-- Location: LCFF_X24_Y17_N15
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~16_combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(25));

-- Location: LCCOMB_X28_Y13_N4
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~37_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg\(25)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(25),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg\(25),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~37_combout\);

-- Location: LCFF_X24_Y16_N5
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~17_combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(27));

-- Location: LCFF_X27_Y18_N21
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~11_combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg\(24));

-- Location: LCCOMB_X17_Y13_N2
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~43_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg\(24))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg\(24),
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(24),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~43_combout\);

-- Location: LCCOMB_X28_Y19_N26
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~44_combout\ = 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~27_combout\ & 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(26)))) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~27_combout\ & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~43_combout\) # 
-- ((!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~27_combout\,
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(26),
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~43_combout\,
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~44_combout\);

-- Location: LCFF_X22_Y19_N13
\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rdata[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rdata[2]~feeder_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rdata\(2));

-- Location: LCCOMB_X22_Y19_N4
\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rdata\(2),
	datab => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift\(5),
	datac => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|count\(9),
	datad => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift~11_combout\,
	combout => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift~13_combout\);

-- Location: LCCOMB_X18_Y20_N28
\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ = (\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2)) # 
-- ((\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1)) # ((\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4)) # 
-- (\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2),
	datab => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1),
	datac => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4),
	datad => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5),
	combout => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\);

-- Location: LCCOMB_X18_Y20_N6
\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ = (\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3)) # 
-- ((\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\) # ((!\u0|jtag_uart_0|r_val~0_combout\) # 
-- (!\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3),
	datab => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\,
	datac => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0),
	datad => \u0|jtag_uart_0|r_val~0_combout\,
	combout => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\);

-- Location: LCCOMB_X18_Y20_N24
\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\ = (\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout\) # 
-- ((\u0|jtag_uart_0|fifo_wr~regout\) # ((\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ & 
-- \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\,
	datab => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout\,
	datac => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\,
	datad => \u0|jtag_uart_0|fifo_wr~regout\,
	combout => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\);

-- Location: LCCOMB_X27_Y13_N2
\u0|cpu_nios|E_st_data[22]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_st_data[22]~6_combout\ = (\u0|cpu_nios|D_iw\(4) & ((\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(22)))) # (!\u0|cpu_nios|D_iw\(4) & 
-- (\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(6),
	datac => \u0|cpu_nios|D_iw\(4),
	datad => \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(22),
	combout => \u0|cpu_nios|E_st_data[22]~6_combout\);

-- Location: LCFF_X27_Y13_N13
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux|src_payload~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata\(22));

-- Location: LCFF_X22_Y14_N13
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|byteenable[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux|src_data\(33),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|byteenable\(1));

-- Location: LCFF_X21_Y18_N21
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux|src_payload~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata\(5));

-- Location: LCFF_X28_Y16_N17
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux|src_payload~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata\(8));

-- Location: LCFF_X27_Y17_N17
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~32_combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(17));

-- Location: LCCOMB_X21_Y11_N4
\u0|cpu_nios|E_shift_rot_result_nxt[28]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_shift_rot_result_nxt[28]~30_combout\ = (\u0|cpu_nios|R_ctrl_shift_rot_right~regout\ & ((\u0|cpu_nios|E_shift_rot_result\(29)))) # (!\u0|cpu_nios|R_ctrl_shift_rot_right~regout\ & (\u0|cpu_nios|E_shift_rot_result\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|R_ctrl_shift_rot_right~regout\,
	datab => \u0|cpu_nios|E_shift_rot_result\(27),
	datad => \u0|cpu_nios|E_shift_rot_result\(29),
	combout => \u0|cpu_nios|E_shift_rot_result_nxt[28]~30_combout\);

-- Location: LCFF_X16_Y19_N1
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][52]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~37_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][52]~regout\);

-- Location: LCCOMB_X16_Y19_N26
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~30_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4) & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][52]~regout\))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4) & (\u0|cmd_xbar_mux_004|src_payload\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4),
	datac => \u0|cmd_xbar_mux_004|src_payload\(0),
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][52]~regout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~30_combout\);

-- Location: LCFF_X16_Y19_N11
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][55]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~38_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][55]~regout\);

-- Location: LCCOMB_X16_Y19_N12
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~31_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][55]~regout\) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4),
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][55]~regout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~31_combout\);

-- Location: LCFF_X17_Y19_N21
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][64]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~39_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][64]~regout\);

-- Location: LCCOMB_X16_Y19_N14
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~32_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5) & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][64]~regout\))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5) & (\u0|cmd_xbar_mux_004|arb|grant[0]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cmd_xbar_mux_004|arb|grant[0]~1_combout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5),
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][64]~regout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~32_combout\);

-- Location: LCCOMB_X24_Y17_N18
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~13_combout\ = 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(19))))) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_rd_d1~regout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_rd_d1~regout\,
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(16),
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(19),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~13_combout\);

-- Location: LCFF_X24_Y17_N5
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|resetlatch\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|resetlatch~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|resetlatch~regout\);

-- Location: LCFF_X27_Y18_N23
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~13_combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg\(31));

-- Location: LCCOMB_X28_Y19_N2
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~48_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg\(31)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(31),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg\(31),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~48_combout\);

-- Location: LCCOMB_X25_Y17_N6
\u0|cmd_xbar_mux|src_payload~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux|src_payload~4_combout\ = (\u0|cmd_xbar_mux|arb|grant[1]~0_combout\ & \u0|cpu_nios|d_writedata\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cmd_xbar_mux|arb|grant[1]~0_combout\,
	datad => \u0|cpu_nios|d_writedata\(4),
	combout => \u0|cmd_xbar_mux|src_payload~4_combout\);

-- Location: LCFF_X27_Y18_N1
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~18_combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg\(21));

-- Location: LCCOMB_X27_Y17_N26
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~6_combout\ = 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(19) & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(36)) # 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(37)) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(19),
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(36),
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(37),
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~6_combout\);

-- Location: LCFF_X28_Y17_N25
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[22]~feeder_combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(22));

-- Location: LCCOMB_X27_Y17_N12
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~15_combout\ = 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(22))))) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(19) & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_rd_d1~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(19),
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_rd_d1~regout\,
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(22),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~15_combout\);

-- Location: LCFF_X19_Y19_N13
\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|jupdate\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|jupdate~1_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|jupdate~regout\);

-- Location: LCCOMB_X27_Y17_N6
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~8_combout\ = 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(25) & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(37)) # 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(37),
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(36),
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(25),
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~8_combout\);

-- Location: LCCOMB_X24_Y17_N14
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~16_combout\ = 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(28))) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_rd_d1~regout\ & 
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(28),
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_rd_d1~regout\,
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(25),
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~16_combout\);

-- Location: LCCOMB_X24_Y16_N4
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~17_combout\ = 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(30))))) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(27) & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_rd_d1~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(27),
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_rd_d1~regout\,
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(30),
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~17_combout\);

-- Location: LCCOMB_X27_Y18_N20
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~11_combout\ = 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(24) & 
-- (((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(36)) # 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(37))) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(36),
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(37),
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(24),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~11_combout\);

-- Location: LCCOMB_X27_Y13_N12
\u0|cmd_xbar_mux|src_payload~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux|src_payload~6_combout\ = (\u0|cmd_xbar_mux|arb|grant[1]~0_combout\ & \u0|cpu_nios|d_writedata\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux|arb|grant[1]~0_combout\,
	datad => \u0|cpu_nios|d_writedata\(22),
	combout => \u0|cmd_xbar_mux|src_payload~6_combout\);

-- Location: LCCOMB_X22_Y14_N12
\u0|cmd_xbar_mux|src_data[33]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux|src_data\(33) = (\u0|cmd_xbar_mux|WideOr1~0_combout\) # ((\u0|cpu_nios|d_byteenable\(1) & \u0|cmd_xbar_mux|arb|grant[1]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|d_byteenable\(1),
	datab => \u0|cmd_xbar_mux|arb|grant[1]~0_combout\,
	datad => \u0|cmd_xbar_mux|WideOr1~0_combout\,
	combout => \u0|cmd_xbar_mux|src_data\(33));

-- Location: LCFF_X24_Y18_N17
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[14]~feeder_combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(14));

-- Location: LCCOMB_X21_Y18_N20
\u0|cmd_xbar_mux|src_payload~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux|src_payload~14_combout\ = (\u0|cmd_xbar_mux|arb|grant[1]~0_combout\ & \u0|cpu_nios|d_writedata\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|cmd_xbar_mux|arb|grant[1]~0_combout\,
	datad => \u0|cpu_nios|d_writedata\(5),
	combout => \u0|cmd_xbar_mux|src_payload~14_combout\);

-- Location: LCCOMB_X28_Y16_N16
\u0|cmd_xbar_mux|src_payload~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux|src_payload~20_combout\ = (\u0|cpu_nios|d_writedata\(8) & \u0|cmd_xbar_mux|arb|grant[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|d_writedata\(8),
	datac => \u0|cmd_xbar_mux|arb|grant[1]~0_combout\,
	combout => \u0|cmd_xbar_mux|src_payload~20_combout\);

-- Location: LCCOMB_X23_Y19_N10
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Equal0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Equal0~2_combout\ = (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg\(4) & 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg\(2) & \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg\(4),
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg\(2),
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg\(3),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Equal0~2_combout\);

-- Location: LCCOMB_X27_Y17_N16
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~32_combout\ = 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(20))) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(17) & 
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_rd_d1~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(20),
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(17),
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_rd_d1~regout\,
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~32_combout\);

-- Location: LCFF_X17_Y19_N7
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][52]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~44_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][52]~regout\);

-- Location: LCCOMB_X16_Y19_N0
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~37_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5) & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][52]~regout\))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5) & (\u0|cmd_xbar_mux_004|src_payload\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cmd_xbar_mux_004|src_payload\(0),
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5),
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][52]~regout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~37_combout\);

-- Location: LCFF_X17_Y19_N25
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][55]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~45_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][55]~regout\);

-- Location: LCCOMB_X16_Y19_N10
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~38_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][55]~regout\) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5),
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][55]~regout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~38_combout\);

-- Location: LCFF_X18_Y19_N9
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][64]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][64]~feeder_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][64]~regout\);

-- Location: LCCOMB_X17_Y19_N20
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~39_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6) & 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][64]~regout\)) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6) & ((\u0|cmd_xbar_mux_004|arb|grant[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][64]~regout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6),
	datad => \u0|cmd_xbar_mux_004|arb|grant[0]~1_combout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~39_combout\);

-- Location: LCCOMB_X24_Y17_N4
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|resetlatch~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|resetlatch~0_combout\ = 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ & 
-- (((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|resetlatch~regout\ & 
-- !\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(24))))) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0)) # ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|resetlatch~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0),
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|resetlatch~regout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(24),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|resetlatch~0_combout\);

-- Location: LCCOMB_X27_Y18_N22
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~13_combout\ = 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(31) & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(37)) # 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(31),
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(37),
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(36),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~13_combout\);

-- Location: LCCOMB_X23_Y19_N18
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Equal0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Equal0~3_combout\ = (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg\(4) & 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg\(2) & !\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg\(4),
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg\(2),
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg\(3),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Equal0~3_combout\);

-- Location: LCFF_X27_Y17_N5
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~20_combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg\(22));

-- Location: LCCOMB_X27_Y18_N0
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~18_combout\ = 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(21) & 
-- (((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(37)) # 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(36))) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(37),
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(21),
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(36),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~18_combout\);

-- Location: LCCOMB_X19_Y19_N12
\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|jupdate~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datac => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|jupdate~regout\,
	datad => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|jupdate~0_combout\,
	combout => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|jupdate~1_combout\);

-- Location: LCFF_X18_Y19_N25
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][52]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][52]~feeder_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][52]~regout\);

-- Location: LCCOMB_X17_Y19_N6
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~44_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6) & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][52]~regout\))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6) & (\u0|cmd_xbar_mux_004|src_payload\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cmd_xbar_mux_004|src_payload\(0),
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6),
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][52]~regout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~44_combout\);

-- Location: LCFF_X18_Y19_N19
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][55]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~48_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][55]~regout\);

-- Location: LCCOMB_X17_Y19_N24
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~45_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][55]~regout\) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6),
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][55]~regout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~45_combout\);

-- Location: LCFF_X18_Y19_N13
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][64]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~46_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][64]~regout\);

-- Location: LCCOMB_X18_Y19_N12
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~46_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7) & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][64]~regout\))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7) & (\u0|cmd_xbar_mux_004|arb|grant[0]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_004|arb|grant[0]~1_combout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][64]~regout\,
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7),
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~46_combout\);

-- Location: LCFF_X27_Y18_N27
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~22_combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg\(15));

-- Location: LCCOMB_X27_Y17_N4
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~20_combout\ = 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(22) & 
-- (((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(37)) # 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(36))) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(22),
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(37),
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(36),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~20_combout\);

-- Location: LCFF_X28_Y20_N25
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|DRsize.010\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[34]~82_combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_uir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|DRsize.010~regout\);

-- Location: LCFF_X27_Y17_N11
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~25_combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg\(14));

-- Location: LCFF_X27_Y18_N17
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~26_combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg\(13));

-- Location: LCFF_X27_Y17_N21
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~27_combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg\(12));

-- Location: LCCOMB_X27_Y15_N4
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~72_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg\(12))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg\(12),
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(12),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~72_combout\);

-- Location: LCFF_X27_Y18_N11
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~28_combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg\(11));

-- Location: LCCOMB_X27_Y16_N14
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~74_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg\(11)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(11),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg\(11),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~74_combout\);

-- Location: LCFF_X27_Y18_N29
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~29_combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg\(10));

-- Location: LCCOMB_X25_Y15_N4
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~76_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg\(10))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg\(10),
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(10),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~76_combout\);

-- Location: LCFF_X27_Y17_N31
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~30_combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg\(9));

-- Location: LCCOMB_X28_Y13_N22
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~78_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg\(9))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg\(9),
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(9),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~78_combout\);

-- Location: LCFF_X27_Y18_N7
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~31_combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg\(8));

-- Location: LCCOMB_X28_Y16_N10
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~80_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg\(8)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(8),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg\(8),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~80_combout\);

-- Location: LCFF_X18_Y19_N23
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][53]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~47_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][53]~regout\);

-- Location: LCCOMB_X18_Y19_N22
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~47_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7) & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][53]~regout\))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7) & (\u0|cmd_xbar_mux_004|src_payload\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cmd_xbar_mux_004|src_payload\(0),
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][53]~regout\,
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7),
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~47_combout\);

-- Location: LCFF_X18_Y19_N17
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][55]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~48_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][55]~regout\);

-- Location: LCCOMB_X18_Y19_N16
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~48_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][55]~regout\) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][55]~regout\,
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7),
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~48_combout\);

-- Location: LCCOMB_X27_Y18_N26
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~22_combout\ = 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(15) & 
-- (((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(37)) # 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(36))) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(15),
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(37),
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(36),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~22_combout\);

-- Location: LCCOMB_X28_Y20_N24
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[34]~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[34]~82_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\ & 
-- \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[34]~82_combout\);

-- Location: LCCOMB_X27_Y17_N10
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~25_combout\ = 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(14) & 
-- (((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(37)) # 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(36))) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(14),
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(37),
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(36),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~25_combout\);

-- Location: LCCOMB_X27_Y18_N16
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~26_combout\ = 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(13) & 
-- (((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(37)) # 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(36))) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(37),
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(13),
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(36),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~26_combout\);

-- Location: LCCOMB_X27_Y17_N20
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~27_combout\ = 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(12) & 
-- (((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(37)) # 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(36))) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(12),
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(37),
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(36),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~27_combout\);

-- Location: LCCOMB_X27_Y18_N10
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~28_combout\ = 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(11) & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(36)) # 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(37)) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(11),
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(36),
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(37),
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~28_combout\);

-- Location: LCCOMB_X27_Y18_N28
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~29_combout\ = 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(10) & 
-- (((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(36)) # 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(37))) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(36),
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(37),
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(10),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~29_combout\);

-- Location: LCCOMB_X27_Y17_N30
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~30_combout\ = 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(9) & 
-- (((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(37)) # 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(36))) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(9),
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(37),
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(36),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~30_combout\);

-- Location: LCCOMB_X27_Y18_N6
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~31_combout\ = 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(8) & 
-- (((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(36)) # 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(37))) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(36),
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(37),
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(8),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~31_combout\);

-- Location: LCCOMB_X18_Y12_N18
\u0|cmd_xbar_demux|src4_valid~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_demux|src4_valid~5_combout\ = (\u0|cpu_nios|F_pc\(6)) # ((\u0|cpu_nios|F_pc\(5)) # ((!\u0|addr_router|Equal4~2_combout\ & !\u0|addr_router|Equal2~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|addr_router|Equal4~2_combout\,
	datab => \u0|cpu_nios|F_pc\(6),
	datac => \u0|cpu_nios|F_pc\(5),
	datad => \u0|addr_router|Equal2~3_combout\,
	combout => \u0|cmd_xbar_demux|src4_valid~5_combout\);

-- Location: LCCOMB_X16_Y16_N30
\u0|leds_s1_translator|leds_s1_translator|read_latency_shift_reg~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|leds_s1_translator|leds_s1_translator|read_latency_shift_reg~3_combout\ = (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_test_bench|d_write~regout\ & 
-- (!\u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\u0|cmd_xbar_demux_001|sink_ready~0_combout\ & 
-- !\u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|write_accepted~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_test_bench|d_write~regout\,
	datab => \u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \u0|cmd_xbar_demux_001|sink_ready~0_combout\,
	datad => \u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|write_accepted~regout\,
	combout => \u0|leds_s1_translator|leds_s1_translator|read_latency_shift_reg~3_combout\);

-- Location: LCCOMB_X18_Y12_N20
\u0|cmd_xbar_mux_004|src_valid~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_004|src_valid~6_combout\ = (((\u0|cpu_nios|F_pc\(5)) # (\u0|cpu_nios|F_pc\(6))) # (!\u0|addr_router|Equal2~3_combout\)) # (!\u0|addr_router|Equal2~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|addr_router|Equal2~1_combout\,
	datab => \u0|addr_router|Equal2~3_combout\,
	datac => \u0|cpu_nios|F_pc\(5),
	datad => \u0|cpu_nios|F_pc\(6),
	combout => \u0|cmd_xbar_mux_004|src_valid~6_combout\);

-- Location: LCCOMB_X18_Y12_N14
\u0|addr_router|Equal4~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|addr_router|Equal4~3_combout\ = (!\u0|cpu_nios|F_pc\(5) & (!\u0|cpu_nios|F_pc\(6) & (\u0|addr_router|Equal4~2_combout\ & \u0|addr_router|Equal2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|F_pc\(5),
	datab => \u0|cpu_nios|F_pc\(6),
	datac => \u0|addr_router|Equal4~2_combout\,
	datad => \u0|addr_router|Equal2~1_combout\,
	combout => \u0|addr_router|Equal4~3_combout\);

-- Location: LCCOMB_X14_Y12_N2
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|always2~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|always2~5_combout\ = 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7) & 
-- ((\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entries\(0)) # (!\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entries\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entries\(0),
	datab => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entries\(1),
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7),
	combout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|always2~5_combout\);

-- Location: LCCOMB_X11_Y11_N14
\u0|sdram_controller_0|m_next~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|m_next~20_combout\ = (\u0|sdram_controller_0|pending~9_combout\ & (\u0|sdram_controller_0|refresh_request~regout\ & ((\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entries\(0)) # 
-- (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entries\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entries\(0),
	datab => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entries\(1),
	datac => \u0|sdram_controller_0|pending~9_combout\,
	datad => \u0|sdram_controller_0|refresh_request~regout\,
	combout => \u0|sdram_controller_0|m_next~20_combout\);

-- Location: LCCOMB_X18_Y18_N6
\u0|cmd_xbar_mux|last_cycle~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux|last_cycle~3_combout\ = (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|waitrequest~regout\ & 
-- (!\u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & ((\u0|cmd_xbar_mux|WideOr1~0_combout\) # 
-- (\u0|cmd_xbar_mux|arb|grant[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|waitrequest~regout\,
	datab => \u0|cmd_xbar_mux|WideOr1~0_combout\,
	datac => \u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \u0|cmd_xbar_mux|arb|grant[1]~0_combout\,
	combout => \u0|cmd_xbar_mux|last_cycle~3_combout\);

-- Location: LCCOMB_X19_Y15_N24
\u0|cpu_nios|F_iw[4]~119\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_iw[4]~119_combout\ = (\u0|cpu_nios|F_iw[4]~36_combout\) # ((\u0|switches_s1_translator|switches_s1_translator|av_readdata_pre\(4) & (\u0|switches_s1_translator|switches_s1_translator|read_latency_shift_reg\(0) & 
-- \u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|switches_s1_translator|switches_s1_translator|av_readdata_pre\(4),
	datab => \u0|switches_s1_translator|switches_s1_translator|read_latency_shift_reg\(0),
	datac => \u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	datad => \u0|cpu_nios|F_iw[4]~36_combout\,
	combout => \u0|cpu_nios|F_iw[4]~119_combout\);

-- Location: LCCOMB_X19_Y15_N14
\u0|cpu_nios|F_iw[3]~121\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_iw[3]~121_combout\ = (\u0|cpu_nios|F_iw[3]~38_combout\) # ((\u0|switches_s1_translator|switches_s1_translator|read_latency_shift_reg\(0) & (\u0|switches_s1_translator|switches_s1_translator|av_readdata_pre\(3) & 
-- \u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|F_iw[3]~38_combout\,
	datab => \u0|switches_s1_translator|switches_s1_translator|read_latency_shift_reg\(0),
	datac => \u0|switches_s1_translator|switches_s1_translator|av_readdata_pre\(3),
	datad => \u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	combout => \u0|cpu_nios|F_iw[3]~121_combout\);

-- Location: LCCOMB_X19_Y15_N6
\u0|cpu_nios|F_iw[1]~123\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_iw[1]~123_combout\ = (\u0|cpu_nios|F_iw[1]~50_combout\) # ((\u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\ & 
-- (\u0|switches_s1_translator|switches_s1_translator|read_latency_shift_reg\(0) & \u0|switches_s1_translator|switches_s1_translator|av_readdata_pre\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	datab => \u0|switches_s1_translator|switches_s1_translator|read_latency_shift_reg\(0),
	datac => \u0|cpu_nios|F_iw[1]~50_combout\,
	datad => \u0|switches_s1_translator|switches_s1_translator|av_readdata_pre\(1),
	combout => \u0|cpu_nios|F_iw[1]~123_combout\);

-- Location: LCCOMB_X19_Y17_N16
\u0|cpu_nios|F_iw[13]~125\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_iw[13]~125_combout\ = ((\u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- (\u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\ & 
-- \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(13)))) # (!\u0|cpu_nios|D_iw[15]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datab => \u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	datac => \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(13),
	datad => \u0|cpu_nios|D_iw[15]~0_combout\,
	combout => \u0|cpu_nios|F_iw[13]~125_combout\);

-- Location: LCCOMB_X19_Y14_N6
\u0|cpu_nios|E_valid~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_valid~3_combout\ = (\u0|cpu_nios|R_valid~regout\) # ((\u0|cpu_nios|E_new_inst~regout\ & \u0|cpu_nios|R_ctrl_st~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_new_inst~regout\,
	datac => \u0|cpu_nios|R_ctrl_st~regout\,
	datad => \u0|cpu_nios|R_valid~regout\,
	combout => \u0|cpu_nios|E_valid~3_combout\);

-- Location: LCCOMB_X21_Y17_N2
\u0|cpu_nios|F_iw[21]~133\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_iw[21]~133_combout\ = ((\u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- (\u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\ & 
-- \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(21)))) # (!\u0|cpu_nios|D_iw[15]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datab => \u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	datac => \u0|cpu_nios|D_iw[15]~0_combout\,
	datad => \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(21),
	combout => \u0|cpu_nios|F_iw[21]~133_combout\);

-- Location: LCCOMB_X21_Y15_N10
\u0|cpu_nios|av_ld_byte0_data_nxt[2]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|av_ld_byte0_data_nxt[2]~42_combout\ = (\u0|cpu_nios|av_ld_aligning_data~regout\ & ((\u0|cpu_nios|av_ld_rshift8~0_combout\ & ((\u0|cpu_nios|av_ld_byte1_data\(2)))) # (!\u0|cpu_nios|av_ld_rshift8~0_combout\ & 
-- (\u0|cpu_nios|av_ld_byte0_data_nxt[2]~24_combout\)))) # (!\u0|cpu_nios|av_ld_aligning_data~regout\ & (\u0|cpu_nios|av_ld_byte0_data_nxt[2]~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|av_ld_aligning_data~regout\,
	datab => \u0|cpu_nios|av_ld_byte0_data_nxt[2]~24_combout\,
	datac => \u0|cpu_nios|av_ld_byte1_data\(2),
	datad => \u0|cpu_nios|av_ld_rshift8~0_combout\,
	combout => \u0|cpu_nios|av_ld_byte0_data_nxt[2]~42_combout\);

-- Location: LCCOMB_X23_Y14_N16
\u0|cpu_nios|E_alu_result[28]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_alu_result[28]~32_combout\ = (!\u0|cpu_nios|R_ctrl_rdctl_inst~regout\ & (\u0|cpu_nios|E_alu_result[28]~22_combout\ & !\u0|cpu_nios|R_ctrl_br_cmp~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu_nios|R_ctrl_rdctl_inst~regout\,
	datac => \u0|cpu_nios|E_alu_result[28]~22_combout\,
	datad => \u0|cpu_nios|R_ctrl_br_cmp~regout\,
	combout => \u0|cpu_nios|E_alu_result[28]~32_combout\);

-- Location: LCCOMB_X23_Y14_N24
\u0|cpu_nios|E_alu_result[26]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_alu_result[26]~34_combout\ = (!\u0|cpu_nios|R_ctrl_rdctl_inst~regout\ & (\u0|cpu_nios|E_alu_result[26]~26_combout\ & !\u0|cpu_nios|R_ctrl_br_cmp~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu_nios|R_ctrl_rdctl_inst~regout\,
	datac => \u0|cpu_nios|E_alu_result[26]~26_combout\,
	datad => \u0|cpu_nios|R_ctrl_br_cmp~regout\,
	combout => \u0|cpu_nios|E_alu_result[26]~34_combout\);

-- Location: LCCOMB_X23_Y14_N20
\u0|cpu_nios|E_alu_result[25]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_alu_result[25]~35_combout\ = (!\u0|cpu_nios|R_ctrl_rdctl_inst~regout\ & (\u0|cpu_nios|E_alu_result[25]~28_combout\ & !\u0|cpu_nios|R_ctrl_br_cmp~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu_nios|R_ctrl_rdctl_inst~regout\,
	datac => \u0|cpu_nios|E_alu_result[25]~28_combout\,
	datad => \u0|cpu_nios|R_ctrl_br_cmp~regout\,
	combout => \u0|cpu_nios|E_alu_result[25]~35_combout\);

-- Location: LCCOMB_X29_Y14_N30
\u0|cpu_nios|D_ctrl_alu_force_xor~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|D_ctrl_alu_force_xor~10_combout\ = (!\u0|cpu_nios|D_iw\(0) & (\u0|cpu_nios|D_iw\(1) & !\u0|cpu_nios|D_iw\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu_nios|D_iw\(0),
	datac => \u0|cpu_nios|D_iw\(1),
	datad => \u0|cpu_nios|D_iw\(4),
	combout => \u0|cpu_nios|D_ctrl_alu_force_xor~10_combout\);

-- Location: LCCOMB_X24_Y17_N30
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|the_altera_std_synchronizer|din_s1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|the_altera_std_synchronizer|din_s1~0_combout\ = !\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\,
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|the_altera_std_synchronizer|din_s1~0_combout\);

-- Location: JTAG_X1_Y19_N0
altera_internal_jtag : cycloneii_jtag
PORT MAP (
	tms => \altera_reserved_tms~combout\,
	tck => \altera_reserved_tck~combout\,
	tdi => \altera_reserved_tdi~combout\,
	tdouser => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout\,
	tdo => \altera_internal_jtag~TDO\,
	tmsutap => \altera_internal_jtag~TMSUTAP\,
	tckutap => \altera_internal_jtag~TCKUTAP\,
	tdiutap => \altera_internal_jtag~TDIUTAP\);

-- Location: LCFF_X18_Y22_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout\,
	sdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(1),
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(0));

-- Location: LCFF_X19_Y22_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7_combout\,
	sdata => VCC,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~9_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1));

-- Location: LCFF_X19_Y22_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15_combout\,
	sdata => VCC,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~9_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4));

-- Location: LCFF_X19_Y22_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5_combout\,
	sdata => VCC,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~9_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0));

-- Location: LCFF_X19_Y22_N15
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13_combout\,
	sdata => VCC,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~9_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3));

-- Location: LCFF_X19_Y22_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~11_combout\,
	sdata => VCC,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~9_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2));

-- Location: LCCOMB_X18_Y22_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~11_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~20_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout\);

-- Location: LCFF_X18_Y22_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout\,
	sdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(2),
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(1));

-- Location: LCFF_X17_Y22_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11_combout\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0));

-- Location: LCFF_X17_Y22_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16_combout\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2));

-- Location: LCFF_X17_Y22_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18_combout\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3));

-- Location: LCFF_X17_Y22_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20_combout\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4));

-- Location: LCFF_X17_Y22_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14_combout\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1));

-- Location: LCCOMB_X19_Y22_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datad => VCC,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~6\);

-- Location: LCCOMB_X19_Y22_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~6\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~8\);

-- Location: LCCOMB_X19_Y22_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~8\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~11_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~12\);

-- Location: LCCOMB_X19_Y22_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~12\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14\);

-- Location: LCCOMB_X19_Y22_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15_combout\);

-- Location: LCCOMB_X18_Y22_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~11_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout\);

-- Location: LCFF_X18_Y22_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout\,
	sdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(3),
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(2));

-- Location: LCCOMB_X17_Y22_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	datad => VCC,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~12\);

-- Location: LCCOMB_X17_Y22_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~12\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~15\);

-- Location: LCCOMB_X17_Y22_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~15\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~17\);

-- Location: LCCOMB_X17_Y22_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~17\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~19\);

-- Location: LCCOMB_X17_Y22_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4),
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~19\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20_combout\);

-- Location: LCCOMB_X18_Y22_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~11_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout\);

-- Location: LCFF_X18_Y22_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout\,
	sdata => \altera_internal_jtag~TDIUTAP\,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(3));

-- Location: LCCOMB_X18_Y22_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~11_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout\);

-- Location: LCFF_X21_Y21_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~regout\);

-- Location: LCFF_X21_Y21_N31
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout\);

-- Location: LCFF_X21_Y21_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout\);

-- Location: LCFF_X19_Y21_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~regout\);

-- Location: LCFF_X19_Y21_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]~regout\);

-- Location: LCFF_X19_Y21_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~regout\);

-- Location: LCFF_X19_Y21_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~16_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]~regout\);

-- Location: LCFF_X20_Y20_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(9));

-- Location: LCFF_X20_Y20_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(12));

-- Location: LCFF_X17_Y21_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(0));

-- Location: LCCOMB_X18_Y21_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout\);

-- Location: LCFF_X18_Y22_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(0));

-- Location: LCCOMB_X18_Y21_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout\);

-- Location: LCFF_X17_Y21_N15
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~regout\);

-- Location: LCCOMB_X18_Y21_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(0),
	datac => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|tdo~reg0_regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6_combout\);

-- Location: LCFF_X21_Y21_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]~regout\);

-- Location: LCFF_X21_Y21_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]~regout\);

-- Location: LCCOMB_X21_Y21_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7_combout\);

-- Location: LCFF_X21_Y21_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~regout\);

-- Location: LCCOMB_X21_Y21_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8_combout\);

-- Location: LCFF_X21_Y21_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]~regout\);

-- Location: LCCOMB_X21_Y21_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9_combout\);

-- Location: LCFF_X19_Y21_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~regout\);

-- Location: LCCOMB_X19_Y21_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13_combout\);

-- Location: LCFF_X19_Y21_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]~regout\);

-- Location: LCCOMB_X19_Y21_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]~regout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14_combout\);

-- Location: LCFF_X19_Y21_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]~regout\);

-- Location: LCCOMB_X19_Y21_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15_combout\);

-- Location: LCFF_X19_Y21_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]~regout\);

-- Location: LCCOMB_X19_Y21_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]~regout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~16_combout\);

-- Location: LCCOMB_X20_Y20_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\);

-- Location: LCFF_X19_Y20_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout\);

-- Location: LCCOMB_X20_Y20_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout\);

-- Location: LCFF_X17_Y21_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(2));

-- Location: LCCOMB_X20_Y20_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(10),
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout\);

-- Location: LCFF_X21_Y22_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(0));

-- Location: LCCOMB_X19_Y22_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~10_combout\);

-- Location: LCCOMB_X20_Y22_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~10_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~11_combout\);

-- Location: LCCOMB_X18_Y22_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\);

-- Location: LCCOMB_X18_Y22_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\);

-- Location: LCCOMB_X22_Y21_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout\);

-- Location: LCFF_X17_Y21_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(1));

-- Location: LCCOMB_X17_Y21_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout\);

-- Location: LCCOMB_X17_Y22_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4_combout\);

-- Location: LCCOMB_X17_Y22_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5_combout\);

-- Location: LCCOMB_X17_Y22_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout\);

-- Location: LCCOMB_X17_Y22_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout\);

-- Location: LCCOMB_X17_Y22_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout\);

-- Location: LCFF_X18_Y22_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(1));

-- Location: LCCOMB_X18_Y22_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout\);

-- Location: LCCOMB_X18_Y22_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout\);

-- Location: LCCOMB_X18_Y22_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\);

-- Location: LCCOMB_X17_Y21_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout\);

-- Location: LCCOMB_X18_Y21_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2_combout\);

-- Location: LCCOMB_X21_Y21_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3_combout\);

-- Location: LCCOMB_X21_Y21_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4_combout\);

-- Location: LCCOMB_X21_Y21_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5_combout\);

-- Location: LCCOMB_X21_Y21_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6_combout\);

-- Location: LCCOMB_X22_Y21_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datab => \~GND~combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~2_combout\,
	datad => \~GND~combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~15_combout\);

-- Location: LCCOMB_X19_Y21_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10_combout\);

-- Location: LCCOMB_X19_Y21_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]~regout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11_combout\);

-- Location: LCCOMB_X19_Y21_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12_combout\);

-- Location: LCCOMB_X19_Y21_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13_combout\);

-- Location: LCCOMB_X19_Y20_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout\);

-- Location: LCCOMB_X20_Y21_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5_combout\);

-- Location: LCFF_X17_Y21_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~regout\);

-- Location: LCCOMB_X17_Y21_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~regout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6_combout\);

-- Location: LCFF_X21_Y22_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(0));

-- Location: LCCOMB_X18_Y21_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout\);

-- Location: LCCOMB_X21_Y22_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~3_combout\);

-- Location: LCCOMB_X21_Y22_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~3_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\);

-- Location: LCCOMB_X19_Y22_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout\);

-- Location: LCCOMB_X19_Y22_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout\);

-- Location: LCCOMB_X19_Y22_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~9_combout\);

-- Location: LCCOMB_X18_Y22_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~10_combout\);

-- Location: LCFF_X21_Y22_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(1));

-- Location: LCCOMB_X19_Y22_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout\);

-- Location: LCCOMB_X19_Y22_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15_combout\);

-- Location: LCCOMB_X18_Y21_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout\);

-- Location: LCFF_X17_Y21_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(2));

-- Location: LCCOMB_X17_Y21_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout\);

-- Location: LCCOMB_X17_Y22_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~13_combout\);

-- Location: LCCOMB_X17_Y22_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout\);

-- Location: LCFF_X18_Y22_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(2));

-- Location: LCCOMB_X18_Y22_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout\);

-- Location: LCFF_X21_Y22_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(1));

-- Location: LCCOMB_X19_Y22_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16_combout\);

-- Location: LCFF_X21_Y22_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(2));

-- Location: LCFF_X17_Y21_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(3));

-- Location: LCCOMB_X17_Y21_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout\);

-- Location: LCCOMB_X17_Y22_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout\);

-- Location: LCCOMB_X17_Y22_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout\);

-- Location: LCFF_X18_Y22_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(3));

-- Location: LCCOMB_X18_Y22_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15_combout\);

-- Location: LCFF_X21_Y22_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(2));

-- Location: LCFF_X21_Y22_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(3));

-- Location: LCCOMB_X17_Y21_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout\);

-- Location: LCCOMB_X17_Y22_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16_combout\);

-- Location: LCCOMB_X18_Y22_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17_combout\);

-- Location: LCFF_X21_Y22_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(3));

-- Location: LCCOMB_X18_Y22_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~18\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~18_combout\);

-- Location: LCCOMB_X17_Y22_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~13_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout\);

-- Location: LCCOMB_X18_Y22_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout\);

-- Location: LCCOMB_X21_Y22_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~4_combout\);

-- Location: LCCOMB_X20_Y22_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17_combout\);

-- Location: LCCOMB_X19_Y22_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010001110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8_combout\);

-- Location: LCCOMB_X19_Y22_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9_combout\);

-- Location: LCCOMB_X18_Y22_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18_combout\);

-- Location: LCCOMB_X19_Y22_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~19\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010011001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~19_combout\);

-- Location: LCCOMB_X19_Y22_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~20\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~19_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~20_combout\);

-- Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(4),
	combout => \SW~combout\(4));

-- Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(3),
	combout => \SW~combout\(3));

-- Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(1),
	combout => \SW~combout\(1));

-- Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(12),
	combout => \SW~combout\(12));

-- Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(14),
	combout => \SW~combout\(14));

-- Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(16),
	combout => \SW~combout\(16));

-- Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(15),
	combout => \SW~combout\(15));

-- Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(10),
	combout => \SW~combout\(10));

-- Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(9),
	combout => \SW~combout\(9));

-- Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(7),
	combout => \SW~combout\(7));

-- Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(6),
	combout => \SW~combout\(6));

-- Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(17),
	combout => \SW~combout\(17));

-- Location: CLKCTRL_G0
\altera_internal_jtag~TCKUTAPclkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\);

-- Location: LCCOMB_X21_Y20_N0
\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|tdo~reg0feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift\(0),
	combout => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|tdo~reg0feeder_combout\);

-- Location: LCCOMB_X21_Y19_N10
\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|read_req~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift\(9),
	combout => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|read_req~feeder_combout\);

-- Location: LCCOMB_X22_Y19_N30
\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rdata[1]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(1),
	combout => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rdata[1]~feeder_combout\);

-- Location: LCCOMB_X22_Y19_N12
\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rdata[2]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(2),
	combout => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rdata[2]~feeder_combout\);

-- Location: LCCOMB_X27_Y19_N20
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[1]~feeder_combout\ = 
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(1),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[1]~feeder_combout\);

-- Location: LCCOMB_X24_Y20_N2
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|ir_out[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|ir_out[1]~feeder_combout\ = 
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg\(0),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|ir_out[1]~feeder_combout\);

-- Location: LCCOMB_X28_Y18_N6
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[2]~feeder_combout\ = 
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(2),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[2]~feeder_combout\);

-- Location: LCCOMB_X25_Y19_N24
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[4]~feeder_combout\ = 
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(4),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[4]~feeder_combout\);

-- Location: LCCOMB_X16_Y13_N10
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[8]~feeder_combout\ = \u0|width_adapter|width_adapter|out_data[8]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|width_adapter|width_adapter|out_data[8]~30_combout\,
	combout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[8]~feeder_combout\);

-- Location: LCCOMB_X24_Y17_N20
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout\ = 
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|the_altera_std_synchronizer|din_s1~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|the_altera_std_synchronizer|din_s1~regout\,
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout\);

-- Location: LCCOMB_X27_Y19_N2
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[30]~feeder_combout\ = 
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(30),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[30]~feeder_combout\);

-- Location: LCCOMB_X28_Y17_N4
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[19]~feeder_combout\ = 
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(19),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[19]~feeder_combout\);

-- Location: LCCOMB_X28_Y17_N24
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[22]~feeder_combout\ = 
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(22),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[22]~feeder_combout\);

-- Location: LCCOMB_X19_Y19_N24
\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|jupdate1~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|jupdate~regout\,
	combout => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|jupdate1~feeder_combout\);

-- Location: LCCOMB_X24_Y18_N16
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[14]~feeder_combout\ = 
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(14),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[14]~feeder_combout\);

-- Location: LCCOMB_X18_Y19_N8
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][64]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][64]~feeder_combout\ = 
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~46_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~46_combout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][64]~feeder_combout\);

-- Location: LCCOMB_X18_Y19_N24
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][52]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][52]~feeder_combout\ = 
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~47_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~47_combout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][52]~feeder_combout\);

-- Location: LCCOMB_X2_Y7_N16
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~17feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~17feeder_combout\ = \u0|sdram_controller_0|za_data\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|sdram_controller_0|za_data\(1),
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~17feeder_combout\);

-- Location: LCCOMB_X2_Y7_N28
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~18feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~18feeder_combout\ = \u0|sdram_controller_0|za_data\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|sdram_controller_0|za_data\(2),
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~18feeder_combout\);

-- Location: LCCOMB_X2_Y8_N0
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~115feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~115feeder_combout\ = \u0|sdram_controller_0|za_data\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|sdram_controller_0|za_data\(3),
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~115feeder_combout\);

-- Location: LCCOMB_X5_Y8_N26
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~57feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~57feeder_combout\ = \u0|sdram_controller_0|za_data\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|sdram_controller_0|za_data\(9),
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~57feeder_combout\);

-- Location: LCCOMB_X2_Y7_N0
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~27feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~27feeder_combout\ = \u0|sdram_controller_0|za_data\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|sdram_controller_0|za_data\(11),
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~27feeder_combout\);

-- Location: LCCOMB_X2_Y7_N20
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~28feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~28feeder_combout\ = \u0|sdram_controller_0|za_data\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|sdram_controller_0|za_data\(12),
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~28feeder_combout\);

-- Location: LCCOMB_X2_Y8_N28
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~92feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~92feeder_combout\ = \u0|sdram_controller_0|za_data\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|sdram_controller_0|za_data\(12),
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~92feeder_combout\);

-- Location: LCCOMB_X2_Y7_N8
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~29feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~29feeder_combout\ = \u0|sdram_controller_0|za_data\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|sdram_controller_0|za_data\(13),
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~29feeder_combout\);

-- Location: LCCOMB_X2_Y7_N24
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~30feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~30feeder_combout\ = \u0|sdram_controller_0|za_data\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|sdram_controller_0|za_data\(14),
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~30feeder_combout\);

-- Location: LCCOMB_X21_Y22_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder_combout\);

-- Location: LCCOMB_X21_Y22_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout\);

-- Location: LCCOMB_X21_Y22_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder_combout\);

-- Location: LCCOMB_X21_Y22_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder_combout\);

-- Location: LCCOMB_X21_Y22_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder_combout\);

-- Location: LCCOMB_X21_Y22_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder_combout\);

-- Location: LCCOMB_X21_Y22_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder_combout\);

-- Location: LCCOMB_X21_Y22_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder_combout\);

-- Location: LCCOMB_X28_Y20_N6
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|DRsize.000~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|DRsize.000~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|DRsize.000~feeder_combout\);

-- Location: PIN_V6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_DQ[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "clear",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "clear",
	oe_power_up => "low",
	oe_register_mode => "register",
	oe_sync_reset => "clear",
	operation_mode => "bidir",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|sdram_controller_0|Selector112~1_combout\,
	oe => \u0|sdram_controller_0|always5~2_combout\,
	outclk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	inclk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	areset => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sreset => \u0|sdram_controller_0|ALT_INV_m_state.000010000~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => DRAM_DQ(0),
	regout => \u0|sdram_controller_0|za_data\(0));

-- Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_DQ[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "clear",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "clear",
	oe_power_up => "low",
	oe_register_mode => "register",
	oe_sync_reset => "clear",
	operation_mode => "bidir",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|sdram_controller_0|Selector111~1_combout\,
	oe => \u0|sdram_controller_0|always5~2_combout\,
	outclk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	inclk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	areset => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sreset => \u0|sdram_controller_0|ALT_INV_m_state.000010000~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => DRAM_DQ(1),
	regout => \u0|sdram_controller_0|za_data\(1));

-- Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_DQ[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "clear",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "clear",
	oe_power_up => "low",
	oe_register_mode => "register",
	oe_sync_reset => "clear",
	operation_mode => "bidir",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|sdram_controller_0|Selector110~1_combout\,
	oe => \u0|sdram_controller_0|always5~2_combout\,
	outclk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	inclk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	areset => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sreset => \u0|sdram_controller_0|ALT_INV_m_state.000010000~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => DRAM_DQ(2),
	regout => \u0|sdram_controller_0|za_data\(2));

-- Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_DQ[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "clear",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "clear",
	oe_power_up => "low",
	oe_register_mode => "register",
	oe_sync_reset => "clear",
	operation_mode => "bidir",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|sdram_controller_0|Selector109~1_combout\,
	oe => \u0|sdram_controller_0|always5~2_combout\,
	outclk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	inclk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	areset => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sreset => \u0|sdram_controller_0|ALT_INV_m_state.000010000~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => DRAM_DQ(3),
	regout => \u0|sdram_controller_0|za_data\(3));

-- Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_DQ[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "clear",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "clear",
	oe_power_up => "low",
	oe_register_mode => "register",
	oe_sync_reset => "clear",
	operation_mode => "bidir",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|sdram_controller_0|Selector108~1_combout\,
	oe => \u0|sdram_controller_0|always5~2_combout\,
	outclk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	inclk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	areset => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sreset => \u0|sdram_controller_0|ALT_INV_m_state.000010000~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => DRAM_DQ(4),
	regout => \u0|sdram_controller_0|za_data\(4));

-- Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_DQ[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "clear",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "clear",
	oe_power_up => "low",
	oe_register_mode => "register",
	oe_sync_reset => "clear",
	operation_mode => "bidir",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|sdram_controller_0|Selector107~1_combout\,
	oe => \u0|sdram_controller_0|always5~2_combout\,
	outclk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	inclk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	areset => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sreset => \u0|sdram_controller_0|ALT_INV_m_state.000010000~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => DRAM_DQ(5),
	regout => \u0|sdram_controller_0|za_data\(5));

-- Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_DQ[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "clear",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "clear",
	oe_power_up => "low",
	oe_register_mode => "register",
	oe_sync_reset => "clear",
	operation_mode => "bidir",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|sdram_controller_0|Selector106~1_combout\,
	oe => \u0|sdram_controller_0|always5~2_combout\,
	outclk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	inclk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	areset => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sreset => \u0|sdram_controller_0|ALT_INV_m_state.000010000~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => DRAM_DQ(6),
	regout => \u0|sdram_controller_0|za_data\(6));

-- Location: PIN_V7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_DQ[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "clear",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "clear",
	oe_power_up => "low",
	oe_register_mode => "register",
	oe_sync_reset => "clear",
	operation_mode => "bidir",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|sdram_controller_0|Selector105~1_combout\,
	oe => \u0|sdram_controller_0|always5~2_combout\,
	outclk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	inclk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	areset => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sreset => \u0|sdram_controller_0|ALT_INV_m_state.000010000~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => DRAM_DQ(7),
	regout => \u0|sdram_controller_0|za_data\(7));

-- Location: PIN_W6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_DQ[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "clear",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "clear",
	oe_power_up => "low",
	oe_register_mode => "register",
	oe_sync_reset => "clear",
	operation_mode => "bidir",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|sdram_controller_0|Selector104~1_combout\,
	oe => \u0|sdram_controller_0|always5~2_combout\,
	outclk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	inclk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	areset => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sreset => \u0|sdram_controller_0|ALT_INV_m_state.000010000~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => DRAM_DQ(8),
	regout => \u0|sdram_controller_0|za_data\(8));

-- Location: PIN_AB2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_DQ[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "clear",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "clear",
	oe_power_up => "low",
	oe_register_mode => "register",
	oe_sync_reset => "clear",
	operation_mode => "bidir",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|sdram_controller_0|Selector103~1_combout\,
	oe => \u0|sdram_controller_0|always5~2_combout\,
	outclk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	inclk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	areset => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sreset => \u0|sdram_controller_0|ALT_INV_m_state.000010000~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => DRAM_DQ(9),
	regout => \u0|sdram_controller_0|za_data\(9));

-- Location: PIN_AB1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_DQ[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "clear",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "clear",
	oe_power_up => "low",
	oe_register_mode => "register",
	oe_sync_reset => "clear",
	operation_mode => "bidir",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|sdram_controller_0|Selector102~1_combout\,
	oe => \u0|sdram_controller_0|always5~2_combout\,
	outclk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	inclk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	areset => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sreset => \u0|sdram_controller_0|ALT_INV_m_state.000010000~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => DRAM_DQ(10),
	regout => \u0|sdram_controller_0|za_data\(10));

-- Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_DQ[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "clear",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "clear",
	oe_power_up => "low",
	oe_register_mode => "register",
	oe_sync_reset => "clear",
	operation_mode => "bidir",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|sdram_controller_0|Selector101~1_combout\,
	oe => \u0|sdram_controller_0|always5~2_combout\,
	outclk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	inclk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	areset => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sreset => \u0|sdram_controller_0|ALT_INV_m_state.000010000~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => DRAM_DQ(11),
	regout => \u0|sdram_controller_0|za_data\(11));

-- Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_DQ[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "clear",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "clear",
	oe_power_up => "low",
	oe_register_mode => "register",
	oe_sync_reset => "clear",
	operation_mode => "bidir",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|sdram_controller_0|Selector100~1_combout\,
	oe => \u0|sdram_controller_0|always5~2_combout\,
	outclk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	inclk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	areset => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sreset => \u0|sdram_controller_0|ALT_INV_m_state.000010000~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => DRAM_DQ(12),
	regout => \u0|sdram_controller_0|za_data\(12));

-- Location: PIN_AC2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_DQ[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "clear",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "clear",
	oe_power_up => "low",
	oe_register_mode => "register",
	oe_sync_reset => "clear",
	operation_mode => "bidir",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|sdram_controller_0|Selector99~1_combout\,
	oe => \u0|sdram_controller_0|always5~2_combout\,
	outclk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	inclk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	areset => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sreset => \u0|sdram_controller_0|ALT_INV_m_state.000010000~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => DRAM_DQ(13),
	regout => \u0|sdram_controller_0|za_data\(13));

-- Location: PIN_AC1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_DQ[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "clear",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "clear",
	oe_power_up => "low",
	oe_register_mode => "register",
	oe_sync_reset => "clear",
	operation_mode => "bidir",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|sdram_controller_0|Selector98~1_combout\,
	oe => \u0|sdram_controller_0|always5~2_combout\,
	outclk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	inclk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	areset => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sreset => \u0|sdram_controller_0|ALT_INV_m_state.000010000~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => DRAM_DQ(14),
	regout => \u0|sdram_controller_0|za_data\(14));

-- Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_DQ[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "clear",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "clear",
	oe_power_up => "low",
	oe_register_mode => "register",
	oe_sync_reset => "clear",
	operation_mode => "bidir",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|sdram_controller_0|Selector97~1_combout\,
	oe => \u0|sdram_controller_0|always5~2_combout\,
	outclk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	inclk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	areset => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sreset => \u0|sdram_controller_0|ALT_INV_m_state.000010000~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => DRAM_DQ(15),
	regout => \u0|sdram_controller_0|za_data\(15));

-- Location: LCCOMB_X9_Y12_N30
\u0|sdram_controller_0|refresh_counter~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|refresh_counter~4_combout\ = (\u0|sdram_controller_0|Add0~12_combout\ & !\u0|sdram_controller_0|Equal0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|Add0~12_combout\,
	datac => \u0|sdram_controller_0|Equal0~3_combout\,
	combout => \u0|sdram_controller_0|refresh_counter~4_combout\);

-- Location: LCCOMB_X18_Y11_N12
\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\);

-- Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\KEY[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_KEY(0),
	combout => \KEY~combout\(0));

-- Location: LCFF_X18_Y11_N13
\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1));

-- Location: LCCOMB_X18_Y11_N2
\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\ = \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1),
	combout => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\);

-- Location: LCFF_X18_Y11_N3
\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0));

-- Location: LCFF_X18_Y11_N25
\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0),
	aclr => \ALT_INV_KEY~combout\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\);

-- Location: CLKCTRL_G1
\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\);

-- Location: LCFF_X9_Y12_N31
\u0|sdram_controller_0|refresh_counter[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0|refresh_counter~4_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|refresh_counter\(6));

-- Location: LCCOMB_X9_Y12_N0
\u0|sdram_controller_0|refresh_counter~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|refresh_counter~5_combout\ = (\u0|sdram_controller_0|Add0~10_combout\ & !\u0|sdram_controller_0|Equal0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|Add0~10_combout\,
	datac => \u0|sdram_controller_0|Equal0~3_combout\,
	combout => \u0|sdram_controller_0|refresh_counter~5_combout\);

-- Location: LCFF_X9_Y12_N1
\u0|sdram_controller_0|refresh_counter[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0|refresh_counter~5_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|refresh_counter\(5));

-- Location: LCCOMB_X8_Y12_N0
\u0|sdram_controller_0|refresh_counter~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|refresh_counter~6_combout\ = (\u0|sdram_controller_0|Add0~8_combout\ & !\u0|sdram_controller_0|Equal0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|Add0~8_combout\,
	datad => \u0|sdram_controller_0|Equal0~3_combout\,
	combout => \u0|sdram_controller_0|refresh_counter~6_combout\);

-- Location: LCFF_X8_Y12_N1
\u0|sdram_controller_0|refresh_counter[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0|refresh_counter~6_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|refresh_counter\(4));

-- Location: LCCOMB_X8_Y12_N2
\u0|sdram_controller_0|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Add0~0_combout\ = \u0|sdram_controller_0|refresh_counter\(0) $ (VCC)
-- \u0|sdram_controller_0|Add0~1\ = CARRY(\u0|sdram_controller_0|refresh_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_controller_0|refresh_counter\(0),
	datad => VCC,
	combout => \u0|sdram_controller_0|Add0~0_combout\,
	cout => \u0|sdram_controller_0|Add0~1\);

-- Location: LCFF_X8_Y12_N3
\u0|sdram_controller_0|refresh_counter[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0|Add0~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|refresh_counter\(0));

-- Location: LCCOMB_X8_Y12_N4
\u0|sdram_controller_0|Add0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Add0~2_combout\ = (\u0|sdram_controller_0|refresh_counter\(1) & (\u0|sdram_controller_0|Add0~1\ & VCC)) # (!\u0|sdram_controller_0|refresh_counter\(1) & (!\u0|sdram_controller_0|Add0~1\))
-- \u0|sdram_controller_0|Add0~3\ = CARRY((!\u0|sdram_controller_0|refresh_counter\(1) & !\u0|sdram_controller_0|Add0~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_controller_0|refresh_counter\(1),
	datad => VCC,
	cin => \u0|sdram_controller_0|Add0~1\,
	combout => \u0|sdram_controller_0|Add0~2_combout\,
	cout => \u0|sdram_controller_0|Add0~3\);

-- Location: LCCOMB_X8_Y12_N28
\u0|sdram_controller_0|refresh_counter~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|refresh_counter~7_combout\ = (\u0|sdram_controller_0|Add0~2_combout\ & !\u0|sdram_controller_0|Equal0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|sdram_controller_0|Add0~2_combout\,
	datad => \u0|sdram_controller_0|Equal0~3_combout\,
	combout => \u0|sdram_controller_0|refresh_counter~7_combout\);

-- Location: LCFF_X8_Y12_N29
\u0|sdram_controller_0|refresh_counter[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0|refresh_counter~7_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|refresh_counter\(1));

-- Location: LCCOMB_X8_Y12_N8
\u0|sdram_controller_0|Add0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Add0~6_combout\ = (\u0|sdram_controller_0|refresh_counter\(3) & (!\u0|sdram_controller_0|Add0~5\)) # (!\u0|sdram_controller_0|refresh_counter\(3) & (\u0|sdram_controller_0|Add0~5\ & VCC))
-- \u0|sdram_controller_0|Add0~7\ = CARRY((\u0|sdram_controller_0|refresh_counter\(3) & !\u0|sdram_controller_0|Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_controller_0|refresh_counter\(3),
	datad => VCC,
	cin => \u0|sdram_controller_0|Add0~5\,
	combout => \u0|sdram_controller_0|Add0~6_combout\,
	cout => \u0|sdram_controller_0|Add0~7\);

-- Location: LCCOMB_X7_Y12_N16
\u0|sdram_controller_0|refresh_counter[3]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|refresh_counter[3]~12_combout\ = !\u0|sdram_controller_0|Add0~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|sdram_controller_0|Add0~6_combout\,
	combout => \u0|sdram_controller_0|refresh_counter[3]~12_combout\);

-- Location: LCFF_X7_Y12_N17
\u0|sdram_controller_0|refresh_counter[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0|refresh_counter[3]~12_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|refresh_counter\(3));

-- Location: LCCOMB_X8_Y12_N16
\u0|sdram_controller_0|Add0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Add0~14_combout\ = (\u0|sdram_controller_0|refresh_counter\(7) & (!\u0|sdram_controller_0|Add0~13\)) # (!\u0|sdram_controller_0|refresh_counter\(7) & (\u0|sdram_controller_0|Add0~13\ & VCC))
-- \u0|sdram_controller_0|Add0~15\ = CARRY((\u0|sdram_controller_0|refresh_counter\(7) & !\u0|sdram_controller_0|Add0~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_controller_0|refresh_counter\(7),
	datad => VCC,
	cin => \u0|sdram_controller_0|Add0~13\,
	combout => \u0|sdram_controller_0|Add0~14_combout\,
	cout => \u0|sdram_controller_0|Add0~15\);

-- Location: LCCOMB_X9_Y12_N12
\u0|sdram_controller_0|refresh_counter~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|refresh_counter~3_combout\ = (\u0|sdram_controller_0|Equal0~3_combout\) # (!\u0|sdram_controller_0|Add0~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_controller_0|Add0~14_combout\,
	datac => \u0|sdram_controller_0|Equal0~3_combout\,
	combout => \u0|sdram_controller_0|refresh_counter~3_combout\);

-- Location: LCFF_X9_Y12_N13
\u0|sdram_controller_0|refresh_counter[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0|refresh_counter~3_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|refresh_counter\(7));

-- Location: LCCOMB_X8_Y12_N18
\u0|sdram_controller_0|Add0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Add0~16_combout\ = (\u0|sdram_controller_0|refresh_counter\(8) & (\u0|sdram_controller_0|Add0~15\ $ (GND))) # (!\u0|sdram_controller_0|refresh_counter\(8) & ((GND) # (!\u0|sdram_controller_0|Add0~15\)))
-- \u0|sdram_controller_0|Add0~17\ = CARRY((!\u0|sdram_controller_0|Add0~15\) # (!\u0|sdram_controller_0|refresh_counter\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|refresh_counter\(8),
	datad => VCC,
	cin => \u0|sdram_controller_0|Add0~15\,
	combout => \u0|sdram_controller_0|Add0~16_combout\,
	cout => \u0|sdram_controller_0|Add0~17\);

-- Location: LCCOMB_X8_Y12_N20
\u0|sdram_controller_0|Add0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Add0~18_combout\ = (\u0|sdram_controller_0|refresh_counter\(9) & (!\u0|sdram_controller_0|Add0~17\)) # (!\u0|sdram_controller_0|refresh_counter\(9) & (\u0|sdram_controller_0|Add0~17\ & VCC))
-- \u0|sdram_controller_0|Add0~19\ = CARRY((\u0|sdram_controller_0|refresh_counter\(9) & !\u0|sdram_controller_0|Add0~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_controller_0|refresh_counter\(9),
	datad => VCC,
	cin => \u0|sdram_controller_0|Add0~17\,
	combout => \u0|sdram_controller_0|Add0~18_combout\,
	cout => \u0|sdram_controller_0|Add0~19\);

-- Location: LCCOMB_X9_Y12_N18
\u0|sdram_controller_0|refresh_counter[9]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|refresh_counter[9]~9_combout\ = !\u0|sdram_controller_0|Add0~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|sdram_controller_0|Add0~18_combout\,
	combout => \u0|sdram_controller_0|refresh_counter[9]~9_combout\);

-- Location: LCFF_X9_Y12_N19
\u0|sdram_controller_0|refresh_counter[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0|refresh_counter[9]~9_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|refresh_counter\(9));

-- Location: LCCOMB_X8_Y12_N22
\u0|sdram_controller_0|Add0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Add0~20_combout\ = (\u0|sdram_controller_0|refresh_counter\(10) & ((GND) # (!\u0|sdram_controller_0|Add0~19\))) # (!\u0|sdram_controller_0|refresh_counter\(10) & (\u0|sdram_controller_0|Add0~19\ $ (GND)))
-- \u0|sdram_controller_0|Add0~21\ = CARRY((\u0|sdram_controller_0|refresh_counter\(10)) # (!\u0|sdram_controller_0|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_controller_0|refresh_counter\(10),
	datad => VCC,
	cin => \u0|sdram_controller_0|Add0~19\,
	combout => \u0|sdram_controller_0|Add0~20_combout\,
	cout => \u0|sdram_controller_0|Add0~21\);

-- Location: LCCOMB_X9_Y12_N14
\u0|sdram_controller_0|refresh_counter~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|refresh_counter~2_combout\ = (\u0|sdram_controller_0|Add0~20_combout\ & !\u0|sdram_controller_0|Equal0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_controller_0|Add0~20_combout\,
	datac => \u0|sdram_controller_0|Equal0~3_combout\,
	combout => \u0|sdram_controller_0|refresh_counter~2_combout\);

-- Location: LCFF_X9_Y12_N15
\u0|sdram_controller_0|refresh_counter[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0|refresh_counter~2_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|refresh_counter\(10));

-- Location: LCCOMB_X8_Y12_N24
\u0|sdram_controller_0|Add0~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Add0~22_combout\ = (\u0|sdram_controller_0|refresh_counter\(11) & (\u0|sdram_controller_0|Add0~21\ & VCC)) # (!\u0|sdram_controller_0|refresh_counter\(11) & (!\u0|sdram_controller_0|Add0~21\))
-- \u0|sdram_controller_0|Add0~23\ = CARRY((!\u0|sdram_controller_0|refresh_counter\(11) & !\u0|sdram_controller_0|Add0~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_controller_0|refresh_counter\(11),
	datad => VCC,
	cin => \u0|sdram_controller_0|Add0~21\,
	combout => \u0|sdram_controller_0|Add0~22_combout\,
	cout => \u0|sdram_controller_0|Add0~23\);

-- Location: LCCOMB_X9_Y12_N28
\u0|sdram_controller_0|refresh_counter~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|refresh_counter~1_combout\ = (\u0|sdram_controller_0|Add0~22_combout\ & !\u0|sdram_controller_0|Equal0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_controller_0|Add0~22_combout\,
	datac => \u0|sdram_controller_0|Equal0~3_combout\,
	combout => \u0|sdram_controller_0|refresh_counter~1_combout\);

-- Location: LCFF_X9_Y12_N29
\u0|sdram_controller_0|refresh_counter[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0|refresh_counter~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|refresh_counter\(11));

-- Location: LCCOMB_X8_Y12_N26
\u0|sdram_controller_0|Add0~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Add0~24_combout\ = \u0|sdram_controller_0|Add0~23\ $ (!\u0|sdram_controller_0|refresh_counter\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u0|sdram_controller_0|refresh_counter\(12),
	cin => \u0|sdram_controller_0|Add0~23\,
	combout => \u0|sdram_controller_0|Add0~24_combout\);

-- Location: LCCOMB_X9_Y12_N24
\u0|sdram_controller_0|refresh_counter~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|refresh_counter~0_combout\ = (\u0|sdram_controller_0|Equal0~3_combout\) # (!\u0|sdram_controller_0|Add0~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_controller_0|Add0~24_combout\,
	datac => \u0|sdram_controller_0|Equal0~3_combout\,
	combout => \u0|sdram_controller_0|refresh_counter~0_combout\);

-- Location: LCFF_X9_Y12_N25
\u0|sdram_controller_0|refresh_counter[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0|refresh_counter~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|refresh_counter\(12));

-- Location: LCCOMB_X9_Y12_N8
\u0|sdram_controller_0|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Equal0~0_combout\ = (\u0|sdram_controller_0|refresh_counter\(9) & (!\u0|sdram_controller_0|refresh_counter\(11) & (\u0|sdram_controller_0|refresh_counter\(12) & !\u0|sdram_controller_0|refresh_counter\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|refresh_counter\(9),
	datab => \u0|sdram_controller_0|refresh_counter\(11),
	datac => \u0|sdram_controller_0|refresh_counter\(12),
	datad => \u0|sdram_controller_0|refresh_counter\(10),
	combout => \u0|sdram_controller_0|Equal0~0_combout\);

-- Location: LCCOMB_X8_Y12_N30
\u0|sdram_controller_0|Equal0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Equal0~2_combout\ = (!\u0|sdram_controller_0|refresh_counter\(2) & (!\u0|sdram_controller_0|refresh_counter\(1) & (!\u0|sdram_controller_0|refresh_counter\(4) & \u0|sdram_controller_0|refresh_counter\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|refresh_counter\(2),
	datab => \u0|sdram_controller_0|refresh_counter\(1),
	datac => \u0|sdram_controller_0|refresh_counter\(4),
	datad => \u0|sdram_controller_0|refresh_counter\(3),
	combout => \u0|sdram_controller_0|Equal0~2_combout\);

-- Location: LCCOMB_X9_Y12_N26
\u0|sdram_controller_0|refresh_counter[8]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|refresh_counter[8]~10_combout\ = !\u0|sdram_controller_0|Add0~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|sdram_controller_0|Add0~16_combout\,
	combout => \u0|sdram_controller_0|refresh_counter[8]~10_combout\);

-- Location: LCFF_X9_Y12_N27
\u0|sdram_controller_0|refresh_counter[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0|refresh_counter[8]~10_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|refresh_counter\(8));

-- Location: LCCOMB_X9_Y12_N2
\u0|sdram_controller_0|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Equal0~1_combout\ = (\u0|sdram_controller_0|refresh_counter\(7) & (\u0|sdram_controller_0|refresh_counter\(8) & (!\u0|sdram_controller_0|refresh_counter\(5) & !\u0|sdram_controller_0|refresh_counter\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|refresh_counter\(7),
	datab => \u0|sdram_controller_0|refresh_counter\(8),
	datac => \u0|sdram_controller_0|refresh_counter\(5),
	datad => \u0|sdram_controller_0|refresh_counter\(6),
	combout => \u0|sdram_controller_0|Equal0~1_combout\);

-- Location: LCCOMB_X9_Y12_N20
\u0|sdram_controller_0|Equal0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Equal0~3_combout\ = (!\u0|sdram_controller_0|refresh_counter\(0) & (\u0|sdram_controller_0|Equal0~0_combout\ & (\u0|sdram_controller_0|Equal0~2_combout\ & \u0|sdram_controller_0|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|refresh_counter\(0),
	datab => \u0|sdram_controller_0|Equal0~0_combout\,
	datac => \u0|sdram_controller_0|Equal0~2_combout\,
	datad => \u0|sdram_controller_0|Equal0~1_combout\,
	combout => \u0|sdram_controller_0|Equal0~3_combout\);

-- Location: LCCOMB_X11_Y11_N0
\u0|sdram_controller_0|Selector25~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector25~5_combout\ = (!\u0|sdram_controller_0|refresh_request~regout\ & ((\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entries\(0)) # 
-- (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entries\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entries\(0),
	datab => \u0|sdram_controller_0|refresh_request~regout\,
	datad => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entries\(1),
	combout => \u0|sdram_controller_0|Selector25~5_combout\);

-- Location: LCCOMB_X11_Y11_N12
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entries[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entries[0]~1_combout\ = \u0|sdram_controller_0|f_select~combout\ $ (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entries\(0) $ 
-- (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|always2~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|f_select~combout\,
	datac => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entries\(0),
	datad => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|always2~6_combout\,
	combout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entries[0]~1_combout\);

-- Location: LCFF_X11_Y11_N13
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entries[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entries[0]~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entries\(0));

-- Location: LCCOMB_X14_Y12_N22
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|Equal0~0_combout\ = (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entries\(1) & 
-- !\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entries\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entries\(1),
	datad => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entries\(0),
	combout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|Equal0~0_combout\);

-- Location: LCCOMB_X14_Y14_N6
\u0|cmd_xbar_mux_004|arb|grant[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_004|arb|grant[0]~1_combout\ = (\u0|cmd_xbar_demux|src4_valid~4_combout\ & (((\u0|cmd_xbar_mux_004|arb|top_priority_reg\(1) & !\u0|cmd_xbar_demux_001|src4_valid~4_combout\)) # (!\u0|cmd_xbar_mux_004|arb|top_priority_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_demux|src4_valid~4_combout\,
	datab => \u0|cmd_xbar_mux_004|arb|top_priority_reg\(0),
	datac => \u0|cmd_xbar_mux_004|arb|top_priority_reg\(1),
	datad => \u0|cmd_xbar_demux_001|src4_valid~4_combout\,
	combout => \u0|cmd_xbar_mux_004|arb|grant[0]~1_combout\);

-- Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\CLOCK_50~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_CLOCK_50,
	combout => \CLOCK_50~combout\);

-- Location: PLL_1
\clockPLL_inst|altpll_component|pll\ : cycloneii_pll
-- pragma translate_off
GENERIC MAP (
	bandwidth => 0,
	bandwidth_type => "low",
	c0_high => 8,
	c0_initial => 3,
	c0_low => 7,
	c0_mode => "odd",
	c0_ph => 2,
	c1_mode => "bypass",
	c1_ph => 0,
	c2_high => 8,
	c2_initial => 1,
	c2_low => 7,
	c2_mode => "odd",
	c2_ph => 0,
	charge_pump_current => 80,
	clk0_counter => "c0",
	clk0_divide_by => 1,
	clk0_duty_cycle => 50,
	clk0_multiply_by => 1,
	clk0_phase_shift => "0",
	clk1_counter => "c2",
	clk1_divide_by => 1,
	clk1_duty_cycle => 50,
	clk1_multiply_by => 1,
	clk1_phase_shift => "-3000",
	clk2_duty_cycle => 50,
	clk2_phase_shift => "0",
	compensate_clock => "clk0",
	gate_lock_counter => 0,
	gate_lock_signal => "no",
	inclk0_input_frequency => 20000,
	inclk1_input_frequency => 20000,
	invalid_lock_multiplier => 5,
	loop_filter_c => 3,
	loop_filter_r => " 2.500000",
	m => 15,
	m_initial => 3,
	m_ph => 2,
	n => 1,
	operation_mode => "normal",
	pfd_max => 100000,
	pfd_min => 2484,
	pll_compensation_delay => 5370,
	self_reset_on_gated_loss_lock => "off",
	sim_gate_lock_device_behavior => "off",
	simulation_type => "timing",
	valid_lock_multiplier => 1,
	vco_center => 1333,
	vco_max => 2000,
	vco_min => 1000)
-- pragma translate_on
PORT MAP (
	inclk => \clockPLL_inst|altpll_component|pll_INCLK_bus\,
	clk => \clockPLL_inst|altpll_component|pll_CLK_bus\);

-- Location: CLKCTRL_G3
\clockPLL_inst|altpll_component|_clk0~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clockPLL_inst|altpll_component|_clk0~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\);

-- Location: LCFF_X18_Y18_N21
\u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]~regout\);

-- Location: LCCOMB_X18_Y18_N20
\u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ = 
-- (\u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]~regout\)))) # 
-- (!\u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\u0|jtag_uart_0|always2~0_combout\ & 
-- ((\u0|cmd_xbar_mux|arb|grant[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|always2~0_combout\,
	datab => \u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]~regout\,
	datad => \u0|cmd_xbar_mux|arb|grant[1]~0_combout\,
	combout => \u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\);

-- Location: LCCOMB_X15_Y14_N30
\u0|width_adapter|width_adapter|count~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter|width_adapter|count~0_combout\ = (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|cp_ready~combout\ & (((\u0|width_adapter|width_adapter|count\(0))))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|cp_ready~combout\ & ((\u0|width_adapter|width_adapter|count\(0) & ((!\u0|width_adapter|width_adapter|use_reg~regout\))) # 
-- (!\u0|width_adapter|width_adapter|count\(0) & ((\u0|cmd_xbar_mux_004|WideOr1~combout\) # (\u0|width_adapter|width_adapter|use_reg~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_004|WideOr1~combout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|cp_ready~combout\,
	datac => \u0|width_adapter|width_adapter|count\(0),
	datad => \u0|width_adapter|width_adapter|use_reg~regout\,
	combout => \u0|width_adapter|width_adapter|count~0_combout\);

-- Location: LCFF_X15_Y14_N31
\u0|width_adapter|width_adapter|count[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|width_adapter|width_adapter|count~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter|width_adapter|count\(0));

-- Location: LCCOMB_X14_Y14_N4
\u0|cmd_xbar_mux_004|src_payload[0]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_004|src_payload\(0) = (\u0|cmd_xbar_demux|src4_valid~4_combout\ & (((\u0|cmd_xbar_mux_004|arb|top_priority_reg\(1))) # (!\u0|cmd_xbar_mux_004|arb|top_priority_reg\(0)))) # (!\u0|cmd_xbar_demux|src4_valid~4_combout\ & 
-- (\u0|cmd_xbar_demux_001|src4_valid~4_combout\ & ((\u0|cmd_xbar_mux_004|arb|top_priority_reg\(1)) # (!\u0|cmd_xbar_mux_004|arb|top_priority_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_demux|src4_valid~4_combout\,
	datab => \u0|cmd_xbar_mux_004|arb|top_priority_reg\(0),
	datac => \u0|cmd_xbar_mux_004|arb|top_priority_reg\(1),
	datad => \u0|cmd_xbar_demux_001|src4_valid~4_combout\,
	combout => \u0|cmd_xbar_mux_004|src_payload\(0));

-- Location: LCFF_X14_Y14_N5
\u0|width_adapter|width_adapter|endofpacket_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_004|src_payload\(0),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|width_adapter|width_adapter|ALT_INV_use_reg~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter|width_adapter|endofpacket_reg~regout\);

-- Location: LCCOMB_X15_Y14_N10
\u0|width_adapter|width_adapter|out_endofpacket~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter|width_adapter|out_endofpacket~0_combout\ = (\u0|width_adapter|width_adapter|count\(0) & (\u0|width_adapter|width_adapter|endofpacket_reg~regout\ & \u0|width_adapter|width_adapter|use_reg~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|width_adapter|width_adapter|count\(0),
	datac => \u0|width_adapter|width_adapter|endofpacket_reg~regout\,
	datad => \u0|width_adapter|width_adapter|use_reg~regout\,
	combout => \u0|width_adapter|width_adapter|out_endofpacket~0_combout\);

-- Location: LCCOMB_X12_Y18_N6
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~6_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7)) # 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5) & 
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5),
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\,
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7),
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~6_combout\);

-- Location: LCCOMB_X12_Y18_N14
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]~11_combout\ = 
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ $ 
-- (((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][80]~regout\) # 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][80]~regout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid~regout\,
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]~11_combout\);

-- Location: LCFF_X12_Y18_N7
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~6_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6));

-- Location: LCFF_X18_Y19_N29
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][80]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~41_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][80]~regout\);

-- Location: LCCOMB_X18_Y19_N28
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~41_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7) & 
-- (((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][80]~regout\)))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7) & 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|WideOr0~5_combout\ & 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|local_read~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|WideOr0~5_combout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|local_read~1_combout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][80]~regout\,
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7),
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~41_combout\);

-- Location: LCCOMB_X18_Y19_N2
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][80]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][80]~feeder_combout\ = 
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~41_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~41_combout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][80]~feeder_combout\);

-- Location: LCCOMB_X12_Y18_N12
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always6~0_combout\ = 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][80]~regout\) # 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid~regout\)))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6),
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][80]~regout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid~regout\,
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always6~0_combout\);

-- Location: LCFF_X18_Y19_N3
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][80]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][80]~feeder_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][80]~regout\);

-- Location: LCCOMB_X17_Y19_N30
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~34_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6) & 
-- (((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][80]~regout\)))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6) & 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|WideOr0~5_combout\ & 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|local_read~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|WideOr0~5_combout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|local_read~1_combout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6),
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][80]~regout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~34_combout\);

-- Location: LCCOMB_X12_Y18_N18
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always5~0_combout\ = 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][80]~regout\) # 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid~regout\)))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][80]~regout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5),
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid~regout\,
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always5~0_combout\);

-- Location: LCFF_X17_Y19_N31
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][80]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~34_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][80]~regout\);

-- Location: LCCOMB_X16_Y19_N28
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~27_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5) & 
-- (((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][80]~regout\)))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5) & 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|WideOr0~5_combout\ & 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|local_read~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|WideOr0~5_combout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|local_read~1_combout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5),
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][80]~regout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~27_combout\);

-- Location: LCCOMB_X12_Y18_N0
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always4~0_combout\ = 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][80]~regout\) # 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid~regout\)))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][80]~regout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4),
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid~regout\,
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always4~0_combout\);

-- Location: LCFF_X16_Y19_N29
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][80]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~27_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][80]~regout\);

-- Location: LCCOMB_X16_Y19_N18
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~20_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4) & 
-- (((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][80]~regout\)))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4) & 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|WideOr0~5_combout\ & 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|local_read~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|WideOr0~5_combout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|local_read~1_combout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4),
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][80]~regout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~20_combout\);

-- Location: LCCOMB_X12_Y18_N30
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always3~0_combout\ = 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][80]~regout\) # 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid~regout\)))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3),
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][80]~regout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid~regout\,
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always3~0_combout\);

-- Location: LCFF_X16_Y19_N19
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][80]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~20_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][80]~regout\);

-- Location: LCCOMB_X15_Y18_N28
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~13_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3) & 
-- (((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][80]~regout\)))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3) & 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|WideOr0~5_combout\ & 
-- ((!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|local_read~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|WideOr0~5_combout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][80]~regout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|local_read~1_combout\,
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3),
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~13_combout\);

-- Location: LCCOMB_X12_Y18_N2
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always2~0_combout\ = 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][80]~regout\) # 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid~regout\)))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][80]~regout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid~regout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2),
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always2~0_combout\);

-- Location: LCFF_X15_Y18_N29
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][80]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~13_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][80]~regout\);

-- Location: LCCOMB_X15_Y18_N2
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~6_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2) & 
-- (((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][80]~regout\)))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2) & 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|WideOr0~5_combout\ & 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|local_read~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|WideOr0~5_combout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2),
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|local_read~1_combout\,
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][80]~regout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~6_combout\);

-- Location: LCCOMB_X12_Y18_N10
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always1~0_combout\ = 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][80]~regout\) # 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid~regout\)))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][80]~regout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid~regout\,
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always1~0_combout\);

-- Location: LCFF_X15_Y18_N3
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~6_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]~regout\);

-- Location: LCCOMB_X14_Y18_N26
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]~regout\)))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|local_read~1_combout\ & 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|WideOr0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|local_read~1_combout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|WideOr0~5_combout\,
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]~regout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\);

-- Location: LCCOMB_X14_Y18_N24
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][80]~regout\) # 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid~regout\) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][80]~regout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid~regout\,
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\);

-- Location: LCFF_X14_Y18_N27
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][80]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][80]~regout\);

-- Location: LCCOMB_X12_Y18_N8
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|comb~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|comb~0_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][80]~regout\) # 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][80]~regout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid~regout\,
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|comb~0_combout\);

-- Location: LCCOMB_X17_Y19_N18
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]~4_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|comb~0_combout\ & 
-- (((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7) & 
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\)))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|comb~0_combout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ & 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6),
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|comb~0_combout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7),
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]~4_combout\);

-- Location: LCFF_X17_Y19_N19
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]~4_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7));

-- Location: LCCOMB_X14_Y12_N6
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ = 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7) & 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|local_read~1_combout\ & 
-- ((!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|WideOr0~5_combout\) # (!\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|Equal0~0_combout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|WideOr0~5_combout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7),
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|local_read~1_combout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\);

-- Location: LCCOMB_X12_Y18_N22
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~8_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4)))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ & 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6),
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4),
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~8_combout\);

-- Location: LCFF_X12_Y18_N23
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~8_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5));

-- Location: LCCOMB_X12_Y18_N28
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~10_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ & 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3),
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5),
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~10_combout\);

-- Location: LCFF_X12_Y18_N29
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~10_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4));

-- Location: LCCOMB_X12_Y18_N16
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~9_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2)))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ & 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4),
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2),
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~9_combout\);

-- Location: LCFF_X12_Y18_N17
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~9_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3));

-- Location: LCFF_X18_Y19_N7
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][81]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~42_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][81]~regout\);

-- Location: LCCOMB_X18_Y19_N6
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~42_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7) & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][81]~regout\))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7) & (\u0|width_adapter|width_adapter|out_endofpacket~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter|width_adapter|out_endofpacket~0_combout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][81]~regout\,
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7),
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~42_combout\);

-- Location: LCCOMB_X18_Y19_N4
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][81]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][81]~feeder_combout\ = 
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~42_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~42_combout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][81]~feeder_combout\);

-- Location: LCFF_X18_Y19_N5
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][81]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][81]~feeder_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][81]~regout\);

-- Location: LCCOMB_X17_Y19_N0
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~35_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6) & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][81]~regout\))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6) & (\u0|width_adapter|width_adapter|out_endofpacket~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|width_adapter|width_adapter|out_endofpacket~0_combout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6),
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][81]~regout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~35_combout\);

-- Location: LCFF_X17_Y19_N1
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][81]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~35_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][81]~regout\);

-- Location: LCCOMB_X16_Y19_N30
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~28_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5) & 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][81]~regout\)) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5) & ((\u0|width_adapter|width_adapter|out_endofpacket~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][81]~regout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5),
	datad => \u0|width_adapter|width_adapter|out_endofpacket~0_combout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~28_combout\);

-- Location: LCFF_X16_Y19_N31
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][81]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~28_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][81]~regout\);

-- Location: LCCOMB_X16_Y19_N20
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~21_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4) & 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][81]~regout\)) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4) & ((\u0|width_adapter|width_adapter|out_endofpacket~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4),
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][81]~regout\,
	datad => \u0|width_adapter|width_adapter|out_endofpacket~0_combout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~21_combout\);

-- Location: LCFF_X16_Y19_N21
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][81]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~21_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][81]~regout\);

-- Location: LCCOMB_X15_Y18_N22
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~14_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3) & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][81]~regout\))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3) & (\u0|width_adapter|width_adapter|out_endofpacket~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter|width_adapter|out_endofpacket~0_combout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3),
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][81]~regout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~14_combout\);

-- Location: LCFF_X15_Y18_N23
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][81]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~14_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][81]~regout\);

-- Location: LCCOMB_X15_Y18_N4
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~7_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2) & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][81]~regout\))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2) & (\u0|width_adapter|width_adapter|out_endofpacket~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter|width_adapter|out_endofpacket~0_combout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2),
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][81]~regout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~7_combout\);

-- Location: LCFF_X15_Y18_N5
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~7_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]~regout\);

-- Location: LCCOMB_X14_Y18_N12
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]~regout\))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\u0|width_adapter|width_adapter|out_endofpacket~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \u0|width_adapter|width_adapter|out_endofpacket~0_combout\,
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]~regout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\);

-- Location: LCFF_X14_Y18_N13
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\);

-- Location: LCCOMB_X15_Y16_N16
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|rp_valid\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|rp_valid~combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid~regout\) # 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][80]~regout\ & 
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][80]~regout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid~regout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|rp_valid~combout\);

-- Location: LCCOMB_X17_Y15_N2
\u0|rsp_xbar_demux_004|src0_valid~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_demux_004|src0_valid~0_combout\ = (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\ & 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|rp_valid~combout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\) # 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	combout => \u0|rsp_xbar_demux_004|src0_valid~0_combout\);

-- Location: LCCOMB_X7_Y10_N24
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[0]~0_combout\ = 
-- !\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(0),
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[0]~0_combout\);

-- Location: LCFF_X7_Y10_N25
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[0]~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|write~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(0));

-- Location: LCCOMB_X7_Y10_N22
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|Add0~0_combout\ = 
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(0) $ 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(0),
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(1),
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|Add0~0_combout\);

-- Location: LCFF_X7_Y10_N23
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|Add0~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|write~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(1));

-- Location: LCCOMB_X3_Y8_N4
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~211\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~211_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(2) & 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|write~combout\ & 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(0) & 
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(2),
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|write~combout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(0),
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(1),
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~211_combout\);

-- Location: LCFF_X2_Y8_N27
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~113\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0|za_data\(1),
	sload => VCC,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~211_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~113_regout\);

-- Location: LCCOMB_X3_Y8_N14
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~208\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~208_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(2) & 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|write~combout\ & 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(0) & 
-- !\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(2),
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|write~combout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(0),
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(1),
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~208_combout\);

-- Location: LCFF_X2_Y8_N9
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~81\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0|za_data\(1),
	sload => VCC,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~208_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~81_regout\);

-- Location: LCCOMB_X3_Y8_N8
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~209\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~209_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(2) & 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|write~combout\ & 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(0) & 
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(2),
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|write~combout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(0),
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(1),
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~209_combout\);

-- Location: LCFF_X1_Y8_N1
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~97\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0|za_data\(1),
	sload => VCC,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~209_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~97_regout\);

-- Location: LCCOMB_X3_Y8_N2
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~210\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~210_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(2) & 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|write~combout\ & 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(0) & 
-- !\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(2),
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|write~combout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(0),
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(1),
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~210_combout\);

-- Location: LCFF_X1_Y8_N3
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~65\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0|za_data\(1),
	sload => VCC,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~210_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~65_regout\);

-- Location: LCFF_X7_Y10_N13
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr\(0));

-- Location: LCCOMB_X15_Y16_N18
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_ready~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_ready~0_combout\ = 
-- ((!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid~regout\) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][80]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][80]~regout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid~regout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_ready~0_combout\);

-- Location: LCCOMB_X7_Y10_N12
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ = 
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr\(0) $ 
-- (((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_valid~regout\ & 
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_ready~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_valid~regout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr\(0),
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_ready~0_combout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\);

-- Location: LCCOMB_X1_Y8_N2
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~168\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~168_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~97_regout\) # 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\)))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- (((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~65_regout\ & 
-- !\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~97_regout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~65_regout\,
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~168_combout\);

-- Location: LCCOMB_X2_Y8_N8
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~169\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~169_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~168_combout\ & 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~113_regout\)) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~168_combout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~81_regout\))))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & 
-- (((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~168_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~113_regout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~81_regout\,
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~168_combout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~169_combout\);

-- Location: LCCOMB_X7_Y10_N28
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ = 
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr\(1) $ 
-- (((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr\(0) & 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_valid~regout\ & 
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_ready~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr\(0),
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_valid~regout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr\(1),
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_ready~0_combout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\);

-- Location: LCFF_X7_Y10_N29
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr\(1));

-- Location: LCFF_X7_Y10_N17
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr\(2));

-- Location: LCCOMB_X12_Y18_N4
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|read~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|read~0_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_valid~regout\ & 
-- (((!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0)) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid~regout\)) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][80]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][80]~regout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid~regout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_valid~regout\,
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|read~0_combout\);

-- Location: LCCOMB_X7_Y10_N16
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ = 
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr\(2) $ 
-- (((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr\(0) & 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr\(1) & 
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|read~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr\(0),
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr\(1),
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr\(2),
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|read~0_combout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\);

-- Location: LCCOMB_X7_Y8_N0
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~172\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~172_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~169_combout\))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ & 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~171_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~171_combout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~169_combout\,
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~172_combout\);

-- Location: LCFF_X7_Y8_N1
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~172_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload\(1));

-- Location: LCFF_X15_Y16_N13
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload\(1),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_ready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(1));

-- Location: LCCOMB_X15_Y16_N26
\u0|width_adapter_001|width_adapter_001|data_reg~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_001|width_adapter_001|data_reg~3_combout\ = (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(1)) # (\u0|width_adapter_001|width_adapter_001|data_reg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(1),
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datac => \u0|width_adapter_001|width_adapter_001|data_reg\(1),
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\,
	combout => \u0|width_adapter_001|width_adapter_001|data_reg~3_combout\);

-- Location: LCFF_X15_Y16_N27
\u0|width_adapter_001|width_adapter_001|data_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|width_adapter_001|width_adapter_001|data_reg~3_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_001|width_adapter_001|data_reg\(1));

-- Location: LCCOMB_X15_Y16_N12
\u0|width_adapter_001|width_adapter_001|out_data[1]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_001|width_adapter_001|out_data[1]~3_combout\ = (\u0|width_adapter_001|width_adapter_001|data_reg\(1)) # 
-- ((!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & 
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(1),
	datad => \u0|width_adapter_001|width_adapter_001|data_reg\(1),
	combout => \u0|width_adapter_001|width_adapter_001|out_data[1]~3_combout\);

-- Location: LCCOMB_X18_Y18_N16
\u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|read_latency_shift_reg~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|read_latency_shift_reg~2_combout\ = (\u0|cpu_nios_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\ & 
-- (\u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~2_combout\ & 
-- (!\u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- !\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|waitrequest~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\,
	datab => \u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~2_combout\,
	datac => \u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|waitrequest~regout\,
	combout => \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|read_latency_shift_reg~2_combout\);

-- Location: LCFF_X18_Y18_N17
\u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|read_latency_shift_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|read_latency_shift_reg~2_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X8_Y8_N30
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~86feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~86feeder_combout\ = \u0|sdram_controller_0|za_data\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|sdram_controller_0|za_data\(6),
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~86feeder_combout\);

-- Location: LCFF_X8_Y8_N31
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~86\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~86feeder_combout\,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~208_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~86_regout\);

-- Location: LCFF_X7_Y8_N3
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~118\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0|za_data\(6),
	sload => VCC,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~211_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~118_regout\);

-- Location: LCFF_X6_Y8_N13
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~70\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0|za_data\(6),
	sload => VCC,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~210_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~70_regout\);

-- Location: LCCOMB_X5_Y8_N12
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~102feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~102feeder_combout\ = \u0|sdram_controller_0|za_data\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|sdram_controller_0|za_data\(6),
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~102feeder_combout\);

-- Location: LCFF_X5_Y8_N13
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~102\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~102feeder_combout\,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~209_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~102_regout\);

-- Location: LCCOMB_X6_Y8_N12
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~143\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~143_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\) # 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~102_regout\)))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~70_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~70_regout\,
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~102_regout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~143_combout\);

-- Location: LCCOMB_X7_Y8_N2
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~144\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~144_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~143_combout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~118_regout\))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~143_combout\ & 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~86_regout\)))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & 
-- (((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~143_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~86_regout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~118_regout\,
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~143_combout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~144_combout\);

-- Location: LCCOMB_X3_Y8_N16
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~213\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~213_combout\ = 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(2) & 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|write~combout\ & 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(0) & 
-- !\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(2),
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|write~combout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(0),
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(1),
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~213_combout\);

-- Location: LCFF_X4_Y8_N29
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~22\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0|za_data\(6),
	sload => VCC,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~213_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~22_regout\);

-- Location: LCCOMB_X3_Y8_N18
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~214\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~214_combout\ = 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(2) & 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|write~combout\ & 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(0) & 
-- !\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(2),
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|write~combout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(0),
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(1),
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~214_combout\);

-- Location: LCFF_X4_Y8_N7
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~6\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0|za_data\(6),
	sload => VCC,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~214_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~6_regout\);

-- Location: LCCOMB_X4_Y8_N6
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~145\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~145_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- (((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\)))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~22_regout\)) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~6_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~22_regout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~6_regout\,
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~145_combout\);

-- Location: LCCOMB_X3_Y8_N30
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~212\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~212_combout\ = 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(2) & 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|write~combout\ & 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(0) & 
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(2),
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|write~combout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(0),
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(1),
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~212_combout\);

-- Location: LCFF_X6_Y8_N23
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~38\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0|za_data\(6),
	sload => VCC,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~212_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~38_regout\);

-- Location: LCCOMB_X5_Y8_N14
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~54feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~54feeder_combout\ = \u0|sdram_controller_0|za_data\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|sdram_controller_0|za_data\(6),
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~54feeder_combout\);

-- Location: LCCOMB_X3_Y8_N12
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~215\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~215_combout\ = 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(2) & 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|write~combout\ & 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(0) & 
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(2),
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|write~combout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(0),
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(1),
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~215_combout\);

-- Location: LCFF_X5_Y8_N15
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~54\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~54feeder_combout\,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~215_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~54_regout\);

-- Location: LCCOMB_X6_Y8_N22
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~146\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~146_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~145_combout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~54_regout\))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~145_combout\ & 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~38_regout\)))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~145_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~145_combout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~38_regout\,
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~54_regout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~146_combout\);

-- Location: LCCOMB_X7_Y8_N10
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~147\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~147_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ & 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~144_combout\)) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~146_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~144_combout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\,
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~146_combout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~147_combout\);

-- Location: LCFF_X7_Y8_N11
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~147_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload\(6));

-- Location: LCFF_X15_Y16_N5
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload\(6),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_ready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(6));

-- Location: LCCOMB_X15_Y16_N2
\u0|width_adapter_001|width_adapter_001|data_reg~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_001|width_adapter_001|data_reg~15_combout\ = (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(6)) # (\u0|width_adapter_001|width_adapter_001|data_reg\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(6),
	datac => \u0|width_adapter_001|width_adapter_001|data_reg\(6),
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\,
	combout => \u0|width_adapter_001|width_adapter_001|data_reg~15_combout\);

-- Location: LCFF_X15_Y16_N3
\u0|width_adapter_001|width_adapter_001|data_reg[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|width_adapter_001|width_adapter_001|data_reg~15_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_001|width_adapter_001|data_reg\(6));

-- Location: LCCOMB_X15_Y16_N4
\u0|width_adapter_001|width_adapter_001|out_data[6]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_001|width_adapter_001|out_data[6]~14_combout\ = (\u0|width_adapter_001|width_adapter_001|data_reg\(6)) # 
-- ((!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & 
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(6),
	datad => \u0|width_adapter_001|width_adapter_001|data_reg\(6),
	combout => \u0|width_adapter_001|width_adapter_001|out_data[6]~14_combout\);

-- Location: LCFF_X15_Y15_N15
\u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82]~regout\);

-- Location: LCCOMB_X15_Y15_N0
\u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ = 
-- (\u0|switches_s1_translator_avalon_universal_slave_0_agent|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~0_combout\ & (\u0|switches_s1_translator|switches_s1_translator|read_latency_shift_reg~0_combout\ & 
-- !\u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|switches_s1_translator_avalon_universal_slave_0_agent|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~0_combout\,
	datab => \u0|switches_s1_translator|switches_s1_translator|read_latency_shift_reg~0_combout\,
	datad => \u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\);

-- Location: LCFF_X15_Y15_N1
\u0|switches_s1_translator|switches_s1_translator|read_latency_shift_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|switches_s1_translator|switches_s1_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X16_Y18_N16
\u0|leds_s1_translator|leds_s1_translator|wait_latency_counter[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|leds_s1_translator|leds_s1_translator|wait_latency_counter[1]~0_combout\ = (\u0|cmd_xbar_demux_001|sink_ready~0_combout\ & (((\u0|cmd_xbar_mux_002|src_payload~0_combout\) # (\u0|leds_s1_translator|leds_s1_translator|av_begintransfer~0_combout\)))) # 
-- (!\u0|cmd_xbar_demux_001|sink_ready~0_combout\ & (\u0|cmd_xbar_mux_002|arb|grant[0]~1_combout\ & (\u0|cmd_xbar_mux_002|src_payload~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_demux_001|sink_ready~0_combout\,
	datab => \u0|cmd_xbar_mux_002|arb|grant[0]~1_combout\,
	datac => \u0|cmd_xbar_mux_002|src_payload~0_combout\,
	datad => \u0|leds_s1_translator|leds_s1_translator|av_begintransfer~0_combout\,
	combout => \u0|leds_s1_translator|leds_s1_translator|wait_latency_counter[1]~0_combout\);

-- Location: LCCOMB_X21_Y18_N6
\u0|cpu_nios_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \u0|cpu_nios_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~feeder_combout\);

-- Location: LCFF_X21_Y18_N7
\u0|cpu_nios_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~feeder_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\);

-- Location: LCCOMB_X16_Y16_N4
\u0|leds_s1_translator|leds_s1_translator|wait_latency_counter[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|leds_s1_translator|leds_s1_translator|wait_latency_counter[1]~2_combout\ = (!\u0|leds_s1_translator|leds_s1_translator|wait_latency_counter[1]~1_combout\ & 
-- (!\u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\u0|leds_s1_translator|leds_s1_translator|wait_latency_counter[1]~0_combout\ & 
-- \u0|cpu_nios_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|leds_s1_translator|leds_s1_translator|wait_latency_counter[1]~1_combout\,
	datab => \u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \u0|leds_s1_translator|leds_s1_translator|wait_latency_counter[1]~0_combout\,
	datad => \u0|cpu_nios_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\,
	combout => \u0|leds_s1_translator|leds_s1_translator|wait_latency_counter[1]~2_combout\);

-- Location: LCCOMB_X16_Y16_N26
\u0|leds_s1_translator|leds_s1_translator|wait_latency_counter~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|leds_s1_translator|leds_s1_translator|wait_latency_counter~3_combout\ = (\u0|leds_s1_translator|leds_s1_translator|wait_latency_counter[1]~2_combout\ & !\u0|leds_s1_translator|leds_s1_translator|wait_latency_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|leds_s1_translator|leds_s1_translator|wait_latency_counter[1]~2_combout\,
	datac => \u0|leds_s1_translator|leds_s1_translator|wait_latency_counter\(0),
	combout => \u0|leds_s1_translator|leds_s1_translator|wait_latency_counter~3_combout\);

-- Location: LCFF_X16_Y16_N27
\u0|leds_s1_translator|leds_s1_translator|wait_latency_counter[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|leds_s1_translator|leds_s1_translator|wait_latency_counter~3_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|leds_s1_translator|leds_s1_translator|wait_latency_counter\(0));

-- Location: LCCOMB_X16_Y16_N28
\u0|leds_s1_translator|leds_s1_translator|wait_latency_counter~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|leds_s1_translator|leds_s1_translator|wait_latency_counter~4_combout\ = (\u0|leds_s1_translator|leds_s1_translator|wait_latency_counter[1]~2_combout\ & (\u0|leds_s1_translator|leds_s1_translator|wait_latency_counter\(1) $ 
-- (\u0|leds_s1_translator|leds_s1_translator|wait_latency_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|leds_s1_translator|leds_s1_translator|wait_latency_counter[1]~2_combout\,
	datac => \u0|leds_s1_translator|leds_s1_translator|wait_latency_counter\(1),
	datad => \u0|leds_s1_translator|leds_s1_translator|wait_latency_counter\(0),
	combout => \u0|leds_s1_translator|leds_s1_translator|wait_latency_counter~4_combout\);

-- Location: LCFF_X16_Y16_N29
\u0|leds_s1_translator|leds_s1_translator|wait_latency_counter[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|leds_s1_translator|leds_s1_translator|wait_latency_counter~4_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|leds_s1_translator|leds_s1_translator|wait_latency_counter\(1));

-- Location: LCCOMB_X16_Y16_N22
\u0|leds_s1_translator|leds_s1_translator|read_latency_shift_reg~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|leds_s1_translator|leds_s1_translator|read_latency_shift_reg~2_combout\ = (!\u0|leds_s1_translator|leds_s1_translator|wait_latency_counter\(1) & (\u0|cpu_nios_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\ & 
-- (\u0|leds_s1_translator|leds_s1_translator|read_latency_shift_reg~3_combout\ $ (\u0|leds_s1_translator|leds_s1_translator|wait_latency_counter\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|leds_s1_translator|leds_s1_translator|read_latency_shift_reg~3_combout\,
	datab => \u0|leds_s1_translator|leds_s1_translator|wait_latency_counter\(0),
	datac => \u0|leds_s1_translator|leds_s1_translator|wait_latency_counter\(1),
	datad => \u0|cpu_nios_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\,
	combout => \u0|leds_s1_translator|leds_s1_translator|read_latency_shift_reg~2_combout\);

-- Location: LCCOMB_X5_Y8_N8
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~96feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~96feeder_combout\ = \u0|sdram_controller_0|za_data\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|sdram_controller_0|za_data\(0),
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~96feeder_combout\);

-- Location: LCFF_X5_Y8_N9
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~96\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~96feeder_combout\,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~209_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~96_regout\);

-- Location: LCFF_X6_Y8_N17
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~64\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0|za_data\(0),
	sload => VCC,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~210_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~64_regout\);

-- Location: LCCOMB_X6_Y8_N16
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~138\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~138_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~96_regout\) # 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\)))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- (((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~64_regout\ & 
-- !\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~96_regout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~64_regout\,
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~138_combout\);

-- Location: LCFF_X7_Y8_N9
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~112\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0|za_data\(0),
	sload => VCC,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~211_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~112_regout\);

-- Location: LCCOMB_X8_Y8_N28
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~80feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~80feeder_combout\ = \u0|sdram_controller_0|za_data\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|sdram_controller_0|za_data\(0),
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~80feeder_combout\);

-- Location: LCFF_X8_Y8_N29
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~80\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~80feeder_combout\,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~208_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~80_regout\);

-- Location: LCCOMB_X7_Y8_N8
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~139\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~139_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~138_combout\ & 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~112_regout\)) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~138_combout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~80_regout\))))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~138_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~138_combout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~112_regout\,
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~80_regout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~139_combout\);

-- Location: LCCOMB_X7_Y8_N16
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~142\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~142_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~139_combout\))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ & 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~141_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~141_combout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~139_combout\,
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~142_combout\);

-- Location: LCFF_X7_Y8_N17
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~142_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload\(0));

-- Location: LCFF_X17_Y15_N1
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload\(0),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_ready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(0));

-- Location: LCCOMB_X17_Y15_N22
\u0|cpu_nios|F_iw[0]~124\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_iw[0]~124_combout\ = (\u0|rsp_xbar_demux_004|src0_valid~0_combout\ & ((\u0|width_adapter_001|width_adapter_001|data_reg\(0)) # 
-- ((!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & 
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter_001|width_adapter_001|data_reg\(0),
	datab => \u0|rsp_xbar_demux_004|src0_valid~0_combout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(0),
	combout => \u0|cpu_nios|F_iw[0]~124_combout\);

-- Location: LCCOMB_X14_Y15_N8
\u0|cmd_xbar_mux_001|arb|top_priority_reg~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_001|arb|top_priority_reg~1_combout\ = (\u0|cmd_xbar_demux|src1_valid~1_combout\ & (((\u0|cmd_xbar_mux_001|arb|top_priority_reg\(1) & \u0|cmd_xbar_demux_001|src1_valid~1_combout\)))) # (!\u0|cmd_xbar_demux|src1_valid~1_combout\ & 
-- ((\u0|cmd_xbar_mux_001|arb|top_priority_reg\(1)) # ((!\u0|cmd_xbar_mux_001|arb|top_priority_reg\(0) & \u0|cmd_xbar_demux_001|src1_valid~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_demux|src1_valid~1_combout\,
	datab => \u0|cmd_xbar_mux_001|arb|top_priority_reg\(0),
	datac => \u0|cmd_xbar_mux_001|arb|top_priority_reg\(1),
	datad => \u0|cmd_xbar_demux_001|src1_valid~1_combout\,
	combout => \u0|cmd_xbar_mux_001|arb|top_priority_reg~1_combout\);

-- Location: LCCOMB_X14_Y15_N26
\u0|cmd_xbar_mux_001|last_cycle~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_001|last_cycle~0_combout\ = (\u0|switches_s1_translator|switches_s1_translator|read_latency_shift_reg~0_combout\ & 
-- (!\u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & ((\u0|cmd_xbar_mux_001|WideOr1~0_combout\) # 
-- (\u0|cmd_xbar_demux_001|sink_ready~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_001|WideOr1~0_combout\,
	datab => \u0|switches_s1_translator|switches_s1_translator|read_latency_shift_reg~0_combout\,
	datac => \u0|cmd_xbar_demux_001|sink_ready~1_combout\,
	datad => \u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \u0|cmd_xbar_mux_001|last_cycle~0_combout\);

-- Location: LCCOMB_X14_Y15_N24
\u0|cmd_xbar_mux_001|arb|top_priority_reg~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_001|arb|top_priority_reg~2_combout\ = (\u0|cmd_xbar_mux_001|last_cycle~0_combout\ & (\u0|cmd_xbar_mux_001|arb|top_priority_reg~0_combout\)) # (!\u0|cmd_xbar_mux_001|last_cycle~0_combout\ & 
-- ((\u0|cmd_xbar_mux_001|arb|top_priority_reg~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cmd_xbar_mux_001|arb|top_priority_reg~0_combout\,
	datac => \u0|cmd_xbar_mux_001|arb|top_priority_reg~1_combout\,
	datad => \u0|cmd_xbar_mux_001|last_cycle~0_combout\,
	combout => \u0|cmd_xbar_mux_001|arb|top_priority_reg~2_combout\);

-- Location: LCFF_X14_Y15_N25
\u0|cmd_xbar_mux_001|arb|top_priority_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_001|arb|top_priority_reg~2_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cmd_xbar_mux_001|arb|top_priority_reg\(1));

-- Location: LCCOMB_X14_Y15_N30
\u0|cmd_xbar_mux_001|arb|top_priority_reg~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_001|arb|top_priority_reg~0_combout\ = (\u0|cmd_xbar_demux|src1_valid~1_combout\ & (((\u0|cmd_xbar_mux_001|arb|top_priority_reg\(1) & !\u0|cmd_xbar_demux_001|src1_valid~1_combout\)) # (!\u0|cmd_xbar_mux_001|arb|top_priority_reg\(0)))) # 
-- (!\u0|cmd_xbar_demux|src1_valid~1_combout\ & (!\u0|cmd_xbar_mux_001|arb|top_priority_reg\(0) & ((!\u0|cmd_xbar_demux_001|src1_valid~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_demux|src1_valid~1_combout\,
	datab => \u0|cmd_xbar_mux_001|arb|top_priority_reg\(0),
	datac => \u0|cmd_xbar_mux_001|arb|top_priority_reg\(1),
	datad => \u0|cmd_xbar_demux_001|src1_valid~1_combout\,
	combout => \u0|cmd_xbar_mux_001|arb|top_priority_reg~0_combout\);

-- Location: LCCOMB_X14_Y15_N18
\u0|cmd_xbar_mux_001|arb|top_priority_reg~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_001|arb|top_priority_reg~3_combout\ = (\u0|cmd_xbar_mux_001|last_cycle~0_combout\ & ((!\u0|cmd_xbar_mux_001|arb|top_priority_reg~1_combout\))) # (!\u0|cmd_xbar_mux_001|last_cycle~0_combout\ & 
-- (!\u0|cmd_xbar_mux_001|arb|top_priority_reg~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cmd_xbar_mux_001|arb|top_priority_reg~0_combout\,
	datac => \u0|cmd_xbar_mux_001|arb|top_priority_reg~1_combout\,
	datad => \u0|cmd_xbar_mux_001|last_cycle~0_combout\,
	combout => \u0|cmd_xbar_mux_001|arb|top_priority_reg~3_combout\);

-- Location: LCFF_X14_Y15_N19
\u0|cmd_xbar_mux_001|arb|top_priority_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_001|arb|top_priority_reg~3_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cmd_xbar_mux_001|arb|top_priority_reg\(0));

-- Location: LCCOMB_X14_Y15_N20
\u0|cmd_xbar_demux_001|sink_ready~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_demux_001|sink_ready~1_combout\ = (\u0|cmd_xbar_demux_001|src1_valid~1_combout\ & ((\u0|cmd_xbar_mux_001|arb|top_priority_reg\(1)) # ((!\u0|cmd_xbar_demux|src1_valid~1_combout\ & !\u0|cmd_xbar_mux_001|arb|top_priority_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_demux|src1_valid~1_combout\,
	datab => \u0|cmd_xbar_mux_001|arb|top_priority_reg\(0),
	datac => \u0|cmd_xbar_mux_001|arb|top_priority_reg\(1),
	datad => \u0|cmd_xbar_demux_001|src1_valid~1_combout\,
	combout => \u0|cmd_xbar_demux_001|sink_ready~1_combout\);

-- Location: LCCOMB_X17_Y15_N20
\u0|rsp_xbar_mux|src_payload~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux|src_payload~1_combout\ = (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\ & 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & 
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|rp_valid~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	combout => \u0|rsp_xbar_mux|src_payload~1_combout\);

-- Location: LCCOMB_X23_Y16_N24
\u0|cpu_nios|F_iw[22]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_iw[22]~41_combout\ = (\u0|cpu_nios|D_iw[15]~0_combout\ & ((\u0|cpu_nios|F_iw[22]~40_combout\) # 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(6) & \u0|rsp_xbar_mux|src_payload~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|F_iw[22]~40_combout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(6),
	datac => \u0|rsp_xbar_mux|src_payload~1_combout\,
	datad => \u0|cpu_nios|D_iw[15]~0_combout\,
	combout => \u0|cpu_nios|F_iw[22]~41_combout\);

-- Location: LCFF_X23_Y16_N25
\u0|cpu_nios|D_iw[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|F_iw[22]~41_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|cpu_nios|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|D_iw\(22));

-- Location: LCCOMB_X14_Y15_N12
\u0|cmd_xbar_mux_001|WideOr1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_001|WideOr1~0_combout\ = (\u0|cmd_xbar_demux|src1_valid~1_combout\ & (((\u0|cmd_xbar_mux_001|arb|top_priority_reg\(1) & !\u0|cmd_xbar_demux_001|src1_valid~1_combout\)) # (!\u0|cmd_xbar_mux_001|arb|top_priority_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_demux|src1_valid~1_combout\,
	datab => \u0|cmd_xbar_mux_001|arb|top_priority_reg\(0),
	datac => \u0|cmd_xbar_mux_001|arb|top_priority_reg\(1),
	datad => \u0|cmd_xbar_demux_001|src1_valid~1_combout\,
	combout => \u0|cmd_xbar_mux_001|WideOr1~0_combout\);

-- Location: LCCOMB_X19_Y18_N4
\u0|switches|read_mux_out[17]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|switches|read_mux_out\(17) = (\SW~combout\(17) & (!\u0|switches|Equal0~2_combout\ & ((!\u0|cmd_xbar_mux_001|WideOr1~0_combout\) # (!\u0|leds|Equal0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW~combout\(17),
	datab => \u0|leds|Equal0~1_combout\,
	datac => \u0|cmd_xbar_mux_001|WideOr1~0_combout\,
	datad => \u0|switches|Equal0~2_combout\,
	combout => \u0|switches|read_mux_out\(17));

-- Location: LCFF_X19_Y18_N5
\u0|switches|readdata[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|switches|read_mux_out\(17),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|switches|readdata\(17));

-- Location: LCFF_X20_Y18_N23
\u0|switches_s1_translator|switches_s1_translator|av_readdata_pre[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|switches|readdata\(17),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|switches_s1_translator|switches_s1_translator|av_readdata_pre\(17));

-- Location: LCCOMB_X22_Y14_N0
\u0|cpu_nios|D_ctrl_implicit_dst_retaddr~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|D_ctrl_implicit_dst_retaddr~0_combout\ = (!\u0|cpu_nios|D_iw\(2) & (!\u0|cpu_nios|D_iw\(5) & (\u0|cpu_nios|Equal132~0_combout\ & !\u0|cpu_nios|D_iw\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|D_iw\(2),
	datab => \u0|cpu_nios|D_iw\(5),
	datac => \u0|cpu_nios|Equal132~0_combout\,
	datad => \u0|cpu_nios|D_iw\(0),
	combout => \u0|cpu_nios|D_ctrl_implicit_dst_retaddr~0_combout\);

-- Location: LCFF_X1_Y8_N27
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~75\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0|za_data\(11),
	sload => VCC,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~210_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~75_regout\);

-- Location: LCCOMB_X1_Y8_N26
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~188\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~188_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & 
-- (((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\)))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~107_regout\)) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~75_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~107_regout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~75_regout\,
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~188_combout\);

-- Location: LCFF_X2_Y8_N17
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~91\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0|za_data\(11),
	sload => VCC,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~208_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~91_regout\);

-- Location: LCCOMB_X2_Y8_N10
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~123feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~123feeder_combout\ = \u0|sdram_controller_0|za_data\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|sdram_controller_0|za_data\(11),
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~123feeder_combout\);

-- Location: LCFF_X2_Y8_N11
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~123\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~123feeder_combout\,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~211_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~123_regout\);

-- Location: LCCOMB_X2_Y8_N16
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~189\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~189_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~188_combout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~123_regout\))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~188_combout\ & 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~91_regout\)))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~188_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~188_combout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~91_regout\,
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~123_regout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~189_combout\);

-- Location: LCCOMB_X3_Y8_N26
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~192\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~192_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~189_combout\))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ & 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~191_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~191_combout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~189_combout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~192_combout\);

-- Location: LCFF_X3_Y8_N27
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~192_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload\(11));

-- Location: LCFF_X19_Y16_N5
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload\(11),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_ready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(11));

-- Location: LCCOMB_X21_Y16_N10
\u0|width_adapter_001|width_adapter_001|data_reg~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_001|width_adapter_001|data_reg~7_combout\ = (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\ & 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(11)) # (\u0|width_adapter_001|width_adapter_001|data_reg\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(11),
	datac => \u0|width_adapter_001|width_adapter_001|data_reg\(11),
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	combout => \u0|width_adapter_001|width_adapter_001|data_reg~7_combout\);

-- Location: LCFF_X21_Y16_N11
\u0|width_adapter_001|width_adapter_001|data_reg[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|width_adapter_001|width_adapter_001|data_reg~7_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_001|width_adapter_001|data_reg\(11));

-- Location: LCCOMB_X19_Y16_N4
\u0|width_adapter_001|width_adapter_001|out_data[11]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_001|width_adapter_001|out_data[11]~6_combout\ = (\u0|width_adapter_001|width_adapter_001|data_reg\(11)) # 
-- ((!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & 
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(11),
	datad => \u0|width_adapter_001|width_adapter_001|data_reg\(11),
	combout => \u0|width_adapter_001|width_adapter_001|out_data[11]~6_combout\);

-- Location: LCCOMB_X19_Y17_N0
\u0|rsp_xbar_demux|src0_valid\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_demux|src0_valid~combout\ = (\u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\ & 
-- \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|read_latency_shift_reg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	datad => \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \u0|rsp_xbar_demux|src0_valid~combout\);

-- Location: LCCOMB_X17_Y18_N18
\u0|rsp_xbar_demux_002|src0_valid\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_demux_002|src0_valid~combout\ = (\u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\ & 
-- \u0|leds_s1_translator|leds_s1_translator|read_latency_shift_reg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	datad => \u0|leds_s1_translator|leds_s1_translator|read_latency_shift_reg\(0),
	combout => \u0|rsp_xbar_demux_002|src0_valid~combout\);

-- Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(11),
	combout => \SW~combout\(11));

-- Location: LCCOMB_X19_Y18_N10
\u0|switches|read_mux_out[11]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|switches|read_mux_out\(11) = (\SW~combout\(11) & (!\u0|switches|Equal0~2_combout\ & ((!\u0|leds|Equal0~1_combout\) # (!\u0|cmd_xbar_mux_001|WideOr1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_001|WideOr1~0_combout\,
	datab => \SW~combout\(11),
	datac => \u0|leds|Equal0~1_combout\,
	datad => \u0|switches|Equal0~2_combout\,
	combout => \u0|switches|read_mux_out\(11));

-- Location: LCFF_X19_Y18_N11
\u0|switches|readdata[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|switches|read_mux_out\(11),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|switches|readdata\(11));

-- Location: LCFF_X20_Y17_N21
\u0|switches_s1_translator|switches_s1_translator|av_readdata_pre[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|switches|readdata\(11),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|switches_s1_translator|switches_s1_translator|av_readdata_pre\(11));

-- Location: LCCOMB_X27_Y16_N0
\u0|cpu_nios|d_writedata[27]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|d_writedata[27]~3_combout\ = (\u0|cpu_nios|Equal132~0_combout\ & ((\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(3)))) # (!\u0|cpu_nios|Equal132~0_combout\ & 
-- (\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(11),
	datab => \u0|cpu_nios|Equal132~0_combout\,
	datad => \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(3),
	combout => \u0|cpu_nios|d_writedata[27]~3_combout\);

-- Location: LCCOMB_X27_Y16_N20
\u0|cpu_nios|d_writedata[11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|d_writedata[11]~feeder_combout\ = \u0|cpu_nios|d_writedata[27]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu_nios|d_writedata[27]~3_combout\,
	combout => \u0|cpu_nios|d_writedata[11]~feeder_combout\);

-- Location: LCFF_X27_Y16_N21
\u0|cpu_nios|d_writedata[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|d_writedata[11]~feeder_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|d_writedata\(11));

-- Location: LCCOMB_X27_Y16_N2
\u0|leds|data_out[11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|leds|data_out[11]~feeder_combout\ = \u0|cpu_nios|d_writedata\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu_nios|d_writedata\(11),
	combout => \u0|leds|data_out[11]~feeder_combout\);

-- Location: LCCOMB_X16_Y16_N6
\u0|leds|always0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|leds|always0~0_combout\ = (\u0|jtag_uart_0|always2~0_combout\ & (!\u0|leds_s1_translator|leds_s1_translator|wait_latency_counter\(0) & (!\u0|leds_s1_translator|leds_s1_translator|wait_latency_counter\(1) & 
-- !\u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|always2~0_combout\,
	datab => \u0|leds_s1_translator|leds_s1_translator|wait_latency_counter\(0),
	datac => \u0|leds_s1_translator|leds_s1_translator|wait_latency_counter\(1),
	datad => \u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \u0|leds|always0~0_combout\);

-- Location: LCCOMB_X16_Y14_N2
\u0|leds|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|leds|Equal0~0_combout\ = (\u0|cpu_nios|W_alu_result\(2)) # (\u0|cpu_nios|W_alu_result\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu_nios|W_alu_result\(2),
	datad => \u0|cpu_nios|W_alu_result\(3),
	combout => \u0|leds|Equal0~0_combout\);

-- Location: LCCOMB_X16_Y18_N24
\u0|cmd_xbar_demux_001|sink_ready~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_demux_001|sink_ready~0_combout\ = (\u0|cmd_xbar_demux_001|src2_valid~0_combout\ & ((\u0|cmd_xbar_mux_002|arb|top_priority_reg\(1)) # ((!\u0|cmd_xbar_demux|src2_valid~0_combout\ & !\u0|cmd_xbar_mux_002|arb|top_priority_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_demux|src2_valid~0_combout\,
	datab => \u0|cmd_xbar_mux_002|arb|top_priority_reg\(0),
	datac => \u0|cmd_xbar_mux_002|arb|top_priority_reg\(1),
	datad => \u0|cmd_xbar_demux_001|src2_valid~0_combout\,
	combout => \u0|cmd_xbar_demux_001|sink_ready~0_combout\);

-- Location: LCCOMB_X16_Y14_N30
\u0|leds|Equal0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|leds|Equal0~2_combout\ = (\u0|leds|Equal0~1_combout\ & ((\u0|cmd_xbar_mux_002|arb|grant[0]~1_combout\) # ((\u0|leds|Equal0~0_combout\ & \u0|cmd_xbar_demux_001|sink_ready~0_combout\)))) # (!\u0|leds|Equal0~1_combout\ & (\u0|leds|Equal0~0_combout\ & 
-- ((\u0|cmd_xbar_demux_001|sink_ready~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|leds|Equal0~1_combout\,
	datab => \u0|leds|Equal0~0_combout\,
	datac => \u0|cmd_xbar_mux_002|arb|grant[0]~1_combout\,
	datad => \u0|cmd_xbar_demux_001|sink_ready~0_combout\,
	combout => \u0|leds|Equal0~2_combout\);

-- Location: LCCOMB_X16_Y18_N28
\u0|cmd_xbar_mux_002|arb|grant[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_002|arb|grant[1]~0_combout\ = (\u0|cmd_xbar_mux_002|arb|top_priority_reg\(1)) # ((!\u0|cmd_xbar_demux|src2_valid~0_combout\ & !\u0|cmd_xbar_mux_002|arb|top_priority_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_demux|src2_valid~0_combout\,
	datac => \u0|cmd_xbar_mux_002|arb|top_priority_reg\(1),
	datad => \u0|cmd_xbar_mux_002|arb|top_priority_reg\(0),
	combout => \u0|cmd_xbar_mux_002|arb|grant[1]~0_combout\);

-- Location: LCCOMB_X16_Y18_N26
\u0|leds|always0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|leds|always0~1_combout\ = (\u0|addr_router_001|Equal2~4_combout\ & (\u0|leds|always0~0_combout\ & (!\u0|leds|Equal0~2_combout\ & \u0|cmd_xbar_mux_002|arb|grant[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|addr_router_001|Equal2~4_combout\,
	datab => \u0|leds|always0~0_combout\,
	datac => \u0|leds|Equal0~2_combout\,
	datad => \u0|cmd_xbar_mux_002|arb|grant[1]~0_combout\,
	combout => \u0|leds|always0~1_combout\);

-- Location: LCFF_X27_Y16_N3
\u0|leds|data_out[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|leds|data_out[11]~feeder_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|leds|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|leds|data_out\(11));

-- Location: LCCOMB_X27_Y16_N10
\u0|leds|readdata[11]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|leds|readdata\(11) = (!\u0|leds|Equal0~2_combout\ & \u0|leds|data_out\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|leds|Equal0~2_combout\,
	datad => \u0|leds|data_out\(11),
	combout => \u0|leds|readdata\(11));

-- Location: LCFF_X27_Y16_N11
\u0|leds_s1_translator|leds_s1_translator|av_readdata_pre[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|leds|readdata\(11),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|leds_s1_translator|leds_s1_translator|av_readdata_pre\(11));

-- Location: LCCOMB_X19_Y16_N16
\u0|cpu_nios|F_iw[11]~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_iw[11]~65_combout\ = (\u0|rsp_xbar_demux_001|src0_valid~combout\ & ((\u0|switches_s1_translator|switches_s1_translator|av_readdata_pre\(11)) # ((\u0|rsp_xbar_demux_002|src0_valid~combout\ & 
-- \u0|leds_s1_translator|leds_s1_translator|av_readdata_pre\(11))))) # (!\u0|rsp_xbar_demux_001|src0_valid~combout\ & (\u0|rsp_xbar_demux_002|src0_valid~combout\ & ((\u0|leds_s1_translator|leds_s1_translator|av_readdata_pre\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \u0|rsp_xbar_demux_002|src0_valid~combout\,
	datac => \u0|switches_s1_translator|switches_s1_translator|av_readdata_pre\(11),
	datad => \u0|leds_s1_translator|leds_s1_translator|av_readdata_pre\(11),
	combout => \u0|cpu_nios|F_iw[11]~65_combout\);

-- Location: LCCOMB_X5_Y8_N16
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~100feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~100feeder_combout\ = \u0|sdram_controller_0|za_data\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|sdram_controller_0|za_data\(4),
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~100feeder_combout\);

-- Location: LCFF_X5_Y8_N17
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~100\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~100feeder_combout\,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~209_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~100_regout\);

-- Location: LCFF_X6_Y8_N25
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~68\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0|za_data\(4),
	sload => VCC,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~210_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~68_regout\);

-- Location: LCCOMB_X6_Y8_N24
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~128\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~128_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~100_regout\) # 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\)))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- (((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~68_regout\ & 
-- !\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~100_regout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~68_regout\,
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~128_combout\);

-- Location: LCFF_X8_Y8_N17
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~84\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0|za_data\(4),
	sload => VCC,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~208_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~84_regout\);

-- Location: LCCOMB_X8_Y8_N16
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~129\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~129_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~128_combout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~116_regout\) # 
-- ((!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\)))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~128_combout\ & 
-- (((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~84_regout\ & 
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~116_regout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~128_combout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~84_regout\,
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~129_combout\);

-- Location: LCFF_X4_Y8_N9
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~20\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0|za_data\(4),
	sload => VCC,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~213_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~20_regout\);

-- Location: LCFF_X4_Y8_N19
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~4\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0|za_data\(4),
	sload => VCC,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~214_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~4_regout\);

-- Location: LCCOMB_X4_Y8_N18
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~130\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~130_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- (((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\)))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~20_regout\)) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~4_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~20_regout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~4_regout\,
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~130_combout\);

-- Location: LCFF_X6_Y8_N11
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~36\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0|za_data\(4),
	sload => VCC,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~212_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~36_regout\);

-- Location: LCCOMB_X5_Y8_N2
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~52feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~52feeder_combout\ = \u0|sdram_controller_0|za_data\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|sdram_controller_0|za_data\(4),
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~52feeder_combout\);

-- Location: LCFF_X5_Y8_N3
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~52\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~52feeder_combout\,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~215_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~52_regout\);

-- Location: LCCOMB_X6_Y8_N10
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~131\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~131_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~130_combout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~52_regout\))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~130_combout\ & 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~36_regout\)))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~130_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~130_combout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~36_regout\,
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~52_regout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~131_combout\);

-- Location: LCCOMB_X8_Y8_N0
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~132\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~132_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ & 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~129_combout\)) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~131_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~129_combout\,
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~131_combout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~132_combout\);

-- Location: LCFF_X8_Y8_N1
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~132_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload\(4));

-- Location: LCFF_X17_Y15_N15
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload\(4),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_ready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(4));

-- Location: LCCOMB_X17_Y15_N28
\u0|width_adapter_001|width_adapter_001|data_reg~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_001|width_adapter_001|data_reg~0_combout\ = (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\ & ((\u0|width_adapter_001|width_adapter_001|data_reg\(4)) # 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\,
	datac => \u0|width_adapter_001|width_adapter_001|data_reg\(4),
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(4),
	combout => \u0|width_adapter_001|width_adapter_001|data_reg~0_combout\);

-- Location: LCFF_X17_Y15_N29
\u0|width_adapter_001|width_adapter_001|data_reg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|width_adapter_001|width_adapter_001|data_reg~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_001|width_adapter_001|data_reg\(4));

-- Location: LCCOMB_X17_Y15_N14
\u0|width_adapter_001|width_adapter_001|out_data[4]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_001|width_adapter_001|out_data[4]~0_combout\ = (\u0|width_adapter_001|width_adapter_001|data_reg\(4)) # 
-- ((!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & 
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(4),
	datad => \u0|width_adapter_001|width_adapter_001|data_reg\(4),
	combout => \u0|width_adapter_001|width_adapter_001|out_data[4]~0_combout\);

-- Location: LCCOMB_X22_Y18_N12
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|oci_ienable[19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|oci_ienable[19]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|oci_ienable[19]~feeder_combout\);

-- Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(13),
	combout => \SW~combout\(13));

-- Location: LCCOMB_X19_Y18_N6
\u0|switches|read_mux_out[13]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|switches|read_mux_out\(13) = (\SW~combout\(13) & (!\u0|switches|Equal0~2_combout\ & ((!\u0|leds|Equal0~1_combout\) # (!\u0|cmd_xbar_mux_001|WideOr1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_001|WideOr1~0_combout\,
	datab => \u0|leds|Equal0~1_combout\,
	datac => \SW~combout\(13),
	datad => \u0|switches|Equal0~2_combout\,
	combout => \u0|switches|read_mux_out\(13));

-- Location: LCFF_X19_Y18_N7
\u0|switches|readdata[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|switches|read_mux_out\(13),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|switches|readdata\(13));

-- Location: LCFF_X19_Y17_N19
\u0|switches_s1_translator|switches_s1_translator|av_readdata_pre[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|switches|readdata\(13),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|switches_s1_translator|switches_s1_translator|av_readdata_pre\(13));

-- Location: LCFF_X17_Y16_N23
\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82]~regout\);

-- Location: LCCOMB_X2_Y8_N6
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~120feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~120feeder_combout\ = \u0|sdram_controller_0|za_data\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|sdram_controller_0|za_data\(8),
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~120feeder_combout\);

-- Location: LCFF_X2_Y8_N7
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~120\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~120feeder_combout\,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~211_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~120_regout\);

-- Location: LCFF_X8_Y8_N9
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~88\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0|za_data\(8),
	sload => VCC,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~208_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~88_regout\);

-- Location: LCCOMB_X8_Y8_N8
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~154\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~154_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~153_combout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~120_regout\) # 
-- ((!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\)))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~153_combout\ & 
-- (((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~88_regout\ & 
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~153_combout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~120_regout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~88_regout\,
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~154_combout\);

-- Location: LCFF_X6_Y8_N7
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~40\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0|za_data\(8),
	sload => VCC,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~212_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~40_regout\);

-- Location: LCFF_X5_Y8_N23
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~56\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0|za_data\(8),
	sload => VCC,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~215_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~56_regout\);

-- Location: LCCOMB_X5_Y8_N22
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~156\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~156_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~155_combout\ & 
-- (((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~56_regout\) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\)))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~155_combout\ & 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~40_regout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~155_combout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~40_regout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~56_regout\,
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~156_combout\);

-- Location: LCCOMB_X8_Y8_N22
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~157\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~157_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ & 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~154_combout\)) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~156_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~154_combout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~156_combout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~157_combout\);

-- Location: LCFF_X8_Y8_N23
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~157_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload\(8));

-- Location: LCFF_X22_Y16_N21
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload\(8),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_ready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(8));

-- Location: LCCOMB_X23_Y16_N4
\u0|cpu_nios|F_iw[24]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_iw[24]~45_combout\ = (\u0|cpu_nios|D_iw[15]~0_combout\ & ((\u0|cpu_nios|F_iw[24]~44_combout\) # 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(8) & \u0|rsp_xbar_mux|src_payload~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|F_iw[24]~44_combout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(8),
	datac => \u0|rsp_xbar_mux|src_payload~1_combout\,
	datad => \u0|cpu_nios|D_iw[15]~0_combout\,
	combout => \u0|cpu_nios|F_iw[24]~45_combout\);

-- Location: LCFF_X23_Y16_N5
\u0|cpu_nios|D_iw[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|F_iw[24]~45_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|cpu_nios|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|D_iw\(24));

-- Location: LCFF_X6_Y8_N31
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~35\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0|za_data\(3),
	sload => VCC,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~212_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~35_regout\);

-- Location: LCFF_X5_Y8_N7
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~51\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0|za_data\(3),
	sload => VCC,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~215_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~51_regout\);

-- Location: LCCOMB_X5_Y8_N6
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~136\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~136_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~135_combout\ & 
-- (((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~51_regout\) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\)))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~135_combout\ & 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~35_regout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~135_combout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~35_regout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~51_regout\,
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~136_combout\);

-- Location: LCFF_X5_Y8_N21
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~99\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0|za_data\(3),
	sload => VCC,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~209_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~99_regout\);

-- Location: LCFF_X6_Y8_N21
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~67\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0|za_data\(3),
	sload => VCC,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~210_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~67_regout\);

-- Location: LCCOMB_X6_Y8_N20
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~133\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~133_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~99_regout\) # 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\)))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- (((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~67_regout\ & 
-- !\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~99_regout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~67_regout\,
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~133_combout\);

-- Location: LCFF_X8_Y8_N11
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~83\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0|za_data\(3),
	sload => VCC,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~208_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~83_regout\);

-- Location: LCCOMB_X8_Y8_N10
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~134\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~134_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~133_combout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~115_regout\) # 
-- ((!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\)))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~133_combout\ & 
-- (((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~83_regout\ & 
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~115_regout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~133_combout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~83_regout\,
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~134_combout\);

-- Location: LCCOMB_X8_Y8_N2
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~137\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~137_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~134_combout\))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ & 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~136_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~136_combout\,
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~134_combout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~137_combout\);

-- Location: LCFF_X8_Y8_N3
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~137_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload\(3));

-- Location: LCFF_X17_Y15_N27
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload\(3),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_ready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(3));

-- Location: LCCOMB_X23_Y21_N24
\~GND\ : cycloneii_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\altera_reserved_tck~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_altera_reserved_tck,
	combout => \altera_reserved_tck~combout\);

-- Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\altera_reserved_tdi~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_altera_reserved_tdi,
	combout => \altera_reserved_tdi~combout\);

-- Location: LCCOMB_X22_Y21_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|ir_out\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~2_combout\,
	datad => \~GND~combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8_combout\);

-- Location: LCCOMB_X22_Y21_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~2_combout\,
	datab => \~GND~combout\,
	datad => \~GND~combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7_combout\);

-- Location: LCCOMB_X22_Y21_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~2_combout\,
	datab => \~GND~combout\,
	datad => \~GND~combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13_combout\);

-- Location: LCCOMB_X20_Y20_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(12),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(13),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout\);

-- Location: LCFF_X20_Y20_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(13));

-- Location: LCCOMB_X20_Y20_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(13),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout\);

-- Location: LCFF_X20_Y20_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(14));

-- Location: LCCOMB_X20_Y20_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(12),
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(14),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\);

-- Location: LCFF_X20_Y20_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15));

-- Location: LCCOMB_X16_Y20_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout\);

-- Location: LCFF_X16_Y20_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(0));

-- Location: LCCOMB_X16_Y20_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout\);

-- Location: LCFF_X16_Y20_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout\,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(1));

-- Location: LCCOMB_X16_Y20_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout\);

-- Location: LCFF_X16_Y20_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout\,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(2));

-- Location: LCCOMB_X20_Y20_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(9),
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout\);

-- Location: LCFF_X20_Y20_N15
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0));

-- Location: LCCOMB_X20_Y20_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout\);

-- Location: LCFF_X20_Y20_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1));

-- Location: LCCOMB_X20_Y20_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15),
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout\);

-- Location: LCFF_X20_Y20_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(2));

-- Location: LCCOMB_X20_Y20_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout\);

-- Location: LCFF_X20_Y20_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3));

-- Location: LCCOMB_X22_Y21_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~12_combout\);

-- Location: LCCOMB_X17_Y21_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout\);

-- Location: LCFF_X17_Y21_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout\);

-- Location: CLKCTRL_G2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\);

-- Location: LCFF_X22_Y21_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~12_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5));

-- Location: LCCOMB_X22_Y21_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14_combout\);

-- Location: LCCOMB_X22_Y21_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~5_combout\);

-- Location: LCCOMB_X22_Y21_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~5_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~6_combout\);

-- Location: LCCOMB_X22_Y21_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~17\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~6_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~17_combout\);

-- Location: LCCOMB_X22_Y21_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~15_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~17_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~16_combout\);

-- Location: LCFF_X22_Y21_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~16_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4));

-- Location: LCFF_X22_Y21_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13_combout\,
	sdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3));

-- Location: LCFF_X22_Y21_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7_combout\,
	sdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2));

-- Location: LCFF_X22_Y21_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8_combout\,
	sdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1));

-- Location: LCCOMB_X18_Y21_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~regout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout\);

-- Location: LCCOMB_X18_Y21_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout\);

-- Location: LCCOMB_X18_Y21_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout\);

-- Location: LCCOMB_X18_Y21_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout\);

-- Location: LCCOMB_X18_Y21_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7_combout\);

-- Location: LCCOMB_X17_Y21_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(7),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout\);

-- Location: LCFF_X17_Y21_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4));

-- Location: LCCOMB_X17_Y21_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datab => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout\);

-- Location: LCFF_X17_Y21_N31
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(5));

-- Location: LCCOMB_X17_Y21_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(6),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout\);

-- Location: LCFF_X17_Y21_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(6));

-- Location: LCCOMB_X17_Y21_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout\);

-- Location: LCFF_X17_Y21_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(7));

-- Location: LCCOMB_X17_Y21_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(7),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\);

-- Location: LCFF_X17_Y21_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8));

-- Location: LCCOMB_X17_Y21_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\);

-- Location: LCFF_X18_Y21_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~regout\);

-- Location: LCCOMB_X18_Y21_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout\);

-- Location: CLKCTRL_G9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk\);

-- Location: LCCOMB_X20_Y20_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(9),
	datac => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout\);

-- Location: LCFF_X20_Y20_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(10));

-- Location: LCCOMB_X20_Y20_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(14),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(10),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout\);

-- Location: LCFF_X20_Y20_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11));

-- Location: LCFF_X19_Y20_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \altera_internal_jtag~TDIUTAP\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(9));

-- Location: LCCOMB_X19_Y20_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(9),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder_combout\);

-- Location: LCFF_X19_Y20_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(8));

-- Location: LCCOMB_X19_Y20_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(8),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder_combout\);

-- Location: LCFF_X19_Y20_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(7));

-- Location: LCFF_X19_Y20_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(7),
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(6));

-- Location: LCCOMB_X19_Y20_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]~feeder_combout\);

-- Location: LCFF_X19_Y20_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]~feeder_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(5));

-- Location: LCCOMB_X19_Y20_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout\);

-- Location: LCFF_X19_Y20_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(4));

-- Location: LCFF_X19_Y20_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(4),
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(3));

-- Location: LCCOMB_X19_Y20_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout\);

-- Location: LCFF_X19_Y20_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(2));

-- Location: LCCOMB_X19_Y20_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout\);

-- Location: LCFF_X19_Y20_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(1));

-- Location: LCCOMB_X19_Y20_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout\);

-- Location: LCFF_X19_Y20_N31
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(0));

-- Location: LCCOMB_X19_Y20_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(8),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(7),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(9),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout\);

-- Location: LCCOMB_X19_Y20_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout\);

-- Location: LCCOMB_X19_Y20_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout\);

-- Location: LCFF_X19_Y20_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\);

-- Location: LCCOMB_X22_Y21_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datab => \~GND~combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datad => \~GND~combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~9_combout\);

-- Location: LCCOMB_X22_Y21_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~10_combout\);

-- Location: LCCOMB_X22_Y21_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~9_combout\,
	datac => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~10_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~11_combout\);

-- Location: LCFF_X22_Y21_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~11_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6));

-- Location: LCCOMB_X18_Y21_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout\);

-- Location: LCCOMB_X17_Y21_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(7),
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\);

-- Location: LCCOMB_X18_Y21_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~7_combout\);

-- Location: LCFF_X18_Y21_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~7_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(0));

-- Location: LCCOMB_X22_Y21_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~2_combout\);

-- Location: LCCOMB_X24_Y20_N14
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~feeder_combout\ = 
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|monitor_ready~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|monitor_ready~regout\,
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~feeder_combout\);

-- Location: LCFF_X24_Y20_N15
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~regout\);

-- Location: LCFF_X24_Y20_N23
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg\(0));

-- Location: LCCOMB_X24_Y20_N0
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|ir_out[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|ir_out[0]~feeder_combout\ = 
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg\(0),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|ir_out[0]~feeder_combout\);

-- Location: LCFF_X24_Y20_N1
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|ir_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|ir_out[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|ir_out\(0));

-- Location: LCCOMB_X22_Y21_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~regout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~2_combout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|ir_out\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~3_combout\);

-- Location: LCFF_X22_Y21_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~3_combout\,
	sdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0));

-- Location: LCCOMB_X18_Y21_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3_combout\);

-- Location: LCCOMB_X20_Y21_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~8_combout\);

-- Location: LCCOMB_X18_Y21_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~8_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4_combout\);

-- Location: LCFF_X18_Y21_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1));

-- Location: LCCOMB_X21_Y21_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]~regout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6_combout\);

-- Location: LCCOMB_X20_Y21_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1_combout\);

-- Location: LCCOMB_X20_Y21_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout\);

-- Location: LCCOMB_X21_Y21_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout\);

-- Location: LCCOMB_X20_Y21_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5_combout\);

-- Location: LCFF_X21_Y21_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\);

-- Location: LCCOMB_X20_Y20_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\);

-- Location: LCCOMB_X20_Y21_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout\);

-- Location: LCCOMB_X20_Y21_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout\);

-- Location: LCCOMB_X20_Y21_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout\,
	datac => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout\);

-- Location: LCCOMB_X20_Y20_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout\);

-- Location: LCFF_X20_Y21_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout\);

-- Location: LCCOMB_X24_Y20_N24
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_sdr~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\) # 
-- ((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4)) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\);

-- Location: LCCOMB_X27_Y13_N28
\u0|cpu_nios|d_writedata[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|d_writedata[1]~feeder_combout\ = \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(1),
	combout => \u0|cpu_nios|d_writedata[1]~feeder_combout\);

-- Location: LCFF_X27_Y13_N29
\u0|cpu_nios|d_writedata[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|d_writedata[1]~feeder_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|d_writedata\(1));

-- Location: LCCOMB_X21_Y18_N0
\u0|cmd_xbar_mux|src_payload~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux|src_payload~3_combout\ = (\u0|cmd_xbar_mux|arb|grant[1]~0_combout\ & \u0|cpu_nios|d_writedata\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|cmd_xbar_mux|arb|grant[1]~0_combout\,
	datad => \u0|cpu_nios|d_writedata\(1),
	combout => \u0|cmd_xbar_mux|src_payload~3_combout\);

-- Location: LCFF_X21_Y18_N1
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux|src_payload~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata\(1));

-- Location: LCCOMB_X22_Y18_N16
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|monitor_error~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|monitor_error~0_combout\ = (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|always1~0_combout\ & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|monitor_error~regout\) # ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|take_action_ocireg~0_combout\ & 
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|always1~0_combout\,
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|take_action_ocireg~0_combout\,
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|monitor_error~regout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata\(1),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|monitor_error~0_combout\);

-- Location: LCFF_X22_Y18_N17
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|monitor_error\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|monitor_error~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|monitor_error~regout\);

-- Location: LCCOMB_X24_Y20_N18
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~20_combout\ = (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\ & 
-- (\altera_internal_jtag~TDIUTAP\ & (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout\ & \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~20_combout\);

-- Location: LCCOMB_X21_Y21_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0_combout\);

-- Location: LCCOMB_X20_Y21_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1_combout\);

-- Location: LCCOMB_X20_Y21_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\);

-- Location: LCFF_X21_Y21_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~regout\);

-- Location: LCCOMB_X21_Y21_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0_combout\);

-- Location: LCFF_X21_Y21_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\);

-- Location: LCCOMB_X28_Y20_N10
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[37]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[37]~21_combout\ = 
-- ((!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_cdr~combout\ & (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\ $ 
-- (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\)))) # (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[37]~21_combout\);

-- Location: LCFF_X24_Y20_N19
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[37]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~20_combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[37]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(37));

-- Location: LCCOMB_X24_Y20_N12
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~22_combout\ = (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\ & 
-- (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4) & (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout\ & 
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(37))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(37),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~22_combout\);

-- Location: LCFF_X24_Y20_N13
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[36]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~22_combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[37]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(36));

-- Location: LCCOMB_X28_Y20_N2
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[35]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[35]~6_combout\ = 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|DRsize.100~regout\ & (\altera_internal_jtag~TDIUTAP\)) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|DRsize.100~regout\ & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(36))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|DRsize.100~regout\,
	datab => \altera_internal_jtag~TDIUTAP\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(36),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[35]~6_combout\);

-- Location: LCCOMB_X24_Y20_N16
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~feeder_combout\ = \u0|cpu_nios|hbreak_enabled~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|cpu_nios|hbreak_enabled~regout\,
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~feeder_combout\);

-- Location: LCFF_X24_Y20_N17
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~regout\);

-- Location: LCFF_X24_Y20_N11
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg\(0));

-- Location: LCCOMB_X24_Y20_N10
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~24_combout\ = (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\ & 
-- (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout\ & (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg\(0) & 
-- \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout\,
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~24_combout\);

-- Location: LCCOMB_X28_Y20_N12
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~23_combout\ = 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(35) & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_cdr~combout\) # ((\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\ & 
-- \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(35),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~23_combout\);

-- Location: LCCOMB_X28_Y20_N14
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~25_combout\ = 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~23_combout\) # ((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\ & 
-- (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~24_combout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~23_combout\,
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~25_combout\);

-- Location: LCFF_X28_Y20_N3
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[35]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[35]~6_combout\,
	sdata => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~25_combout\,
	sload => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(35));

-- Location: LCCOMB_X28_Y19_N14
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~30_combout\ = 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|Mux37~0_combout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|monitor_error~regout\))) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(35)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|Mux37~0_combout\,
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|monitor_error~regout\,
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(35),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~30_combout\);

-- Location: LCCOMB_X28_Y20_N8
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[34]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[34]~29_combout\ = 
-- ((!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_cdr~combout\ & ((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\) # 
-- (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\)))) # (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[34]~29_combout\);

-- Location: LCFF_X28_Y19_N15
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[34]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~30_combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[34]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(34));

-- Location: LCCOMB_X27_Y20_N22
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_udr~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_udr~0_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8) & 
-- (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout\ & !\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_udr~0_combout\);

-- Location: LCFF_X27_Y20_N23
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_udr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1~regout\);

-- Location: LCCOMB_X27_Y20_N30
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout\ = 
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1~regout\,
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout\);

-- Location: LCFF_X27_Y20_N31
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\(0));

-- Location: LCCOMB_X27_Y20_N8
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|sync2_udr~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|sync2_udr~feeder_combout\ = 
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\(0),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|sync2_udr~feeder_combout\);

-- Location: LCFF_X27_Y20_N9
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|sync2_udr\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|sync2_udr~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|sync2_udr~regout\);

-- Location: LCCOMB_X27_Y20_N26
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|update_jdo_strobe~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|update_jdo_strobe~0_combout\ = 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|sync2_udr~regout\ & 
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|sync2_udr~regout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\(0),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|update_jdo_strobe~0_combout\);

-- Location: LCFF_X27_Y20_N27
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|update_jdo_strobe\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|update_jdo_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|update_jdo_strobe~regout\);

-- Location: LCFF_X27_Y19_N19
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[34]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(34),
	sload => VCC,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(34));

-- Location: LCCOMB_X27_Y19_N30
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg~3_combout\ = 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- (((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[8]~16_combout\)))) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(34) & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(17))) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(34) & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[8]~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(17),
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(34),
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[8]~16_combout\,
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg~3_combout\);

-- Location: LCCOMB_X27_Y20_N0
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_uir~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_uir~0_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8) & 
-- (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout\ & \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_uir~0_combout\);

-- Location: LCFF_X27_Y20_N1
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|the_altera_std_synchronizer4|din_s1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_uir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|the_altera_std_synchronizer4|din_s1~regout\);

-- Location: LCCOMB_X27_Y20_N10
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder_combout\ = 
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|the_altera_std_synchronizer4|din_s1~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|the_altera_std_synchronizer4|din_s1~regout\,
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder_combout\);

-- Location: LCFF_X27_Y20_N11
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg\(0));

-- Location: LCCOMB_X27_Y20_N20
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|sync2_uir~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|sync2_uir~feeder_combout\ = 
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg\(0),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|sync2_uir~feeder_combout\);

-- Location: LCFF_X27_Y20_N21
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|sync2_uir\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|sync2_uir~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|sync2_uir~regout\);

-- Location: LCCOMB_X27_Y20_N4
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jxuir~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jxuir~0_combout\ = 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|sync2_uir~regout\ & 
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|sync2_uir~regout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg\(0),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jxuir~0_combout\);

-- Location: LCFF_X27_Y20_N5
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jxuir\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jxuir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jxuir~regout\);

-- Location: LCFF_X27_Y20_N3
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|ir[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	sload => VCC,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jxuir~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|ir\(1));

-- Location: LCFF_X27_Y20_N29
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|enable_action_strobe\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|enable_action_strobe~regout\);

-- Location: LCCOMB_X27_Y20_N16
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_a~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\ = 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|ir\(0) & 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|ir\(1) & 
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|enable_action_strobe~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|ir\(0),
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|ir\(1),
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|enable_action_strobe~regout\,
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\);

-- Location: LCFF_X27_Y19_N31
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg~3_combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg\(10));

-- Location: LCFF_X27_Y19_N11
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[35]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(35),
	sload => VCC,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(35));

-- Location: LCCOMB_X27_Y20_N28
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_a~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ = 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|ir\(0)) # 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(35)) # 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|ir\(1)) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|enable_action_strobe~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|ir\(0),
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(35),
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|enable_action_strobe~regout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|ir\(1),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\);

-- Location: LCCOMB_X25_Y19_N2
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[37]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[37]~feeder_combout\ = 
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(37)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(37),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[37]~feeder_combout\);

-- Location: LCFF_X25_Y19_N3
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[37]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[37]~feeder_combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(37));

-- Location: LCFF_X27_Y20_N7
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|ir[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	sload => VCC,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jxuir~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|ir\(0));

-- Location: LCCOMB_X27_Y20_N6
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_no_action_break_a~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\ = 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|ir\(1) & 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|ir\(0) & 
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|enable_action_strobe~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|ir\(1),
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|ir\(0),
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|enable_action_strobe~regout\,
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\);

-- Location: LCFF_X25_Y19_N21
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[36]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(36),
	sload => VCC,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(36));

-- Location: LCCOMB_X27_Y18_N24
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~14_combout\ = 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(30) & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(37)) # 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(30),
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(37),
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(36),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~14_combout\);

-- Location: LCFF_X27_Y18_N25
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~14_combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg\(30));

-- Location: LCCOMB_X28_Y20_N18
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|Mux6~0_combout\ = (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\ & 
-- ((\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg\(30)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(30),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg\(30),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|Mux6~0_combout\);

-- Location: LCCOMB_X28_Y20_N20
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|Mux6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|Mux6~1_combout\ = 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|Mux6~0_combout\) # 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(31) & (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\ & 
-- \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(31),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|Mux6~0_combout\,
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|Mux6~1_combout\);

-- Location: LCCOMB_X28_Y19_N30
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[31]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[31]~7_combout\ = 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_cdr~combout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(31))) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_cdr~combout\ & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|Mux6~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(31),
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|Mux6~1_combout\,
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[31]~7_combout\);

-- Location: LCCOMB_X28_Y19_N22
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~27_combout\ = ((\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\ & 
-- !\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\)) # (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~27_combout\);

-- Location: LCCOMB_X28_Y20_N16
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|Mux37~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|Mux37~0_combout\ = (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\ & 
-- !\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|Mux37~0_combout\);

-- Location: LCCOMB_X28_Y19_N28
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~47_combout\ = 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|resetlatch~regout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|Mux37~0_combout\))) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(34)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|resetlatch~regout\,
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|Mux37~0_combout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(34),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~47_combout\);

-- Location: LCFF_X28_Y19_N29
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[33]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~47_combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[34]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(33));

-- Location: LCCOMB_X28_Y19_N4
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~49_combout\ = 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~48_combout\ & 
-- (((!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(33))) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~27_combout\))) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~48_combout\ & 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(33)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~48_combout\,
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~27_combout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(33),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~49_combout\);

-- Location: LCFF_X28_Y19_N5
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[32]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~49_combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[34]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(32));

-- Location: LCFF_X28_Y19_N31
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[31]~7_combout\,
	sdata => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(32),
	sload => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(31));

-- Location: LCCOMB_X27_Y19_N24
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[31]~feeder_combout\ = 
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(31),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[31]~feeder_combout\);

-- Location: LCFF_X27_Y19_N25
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[31]~feeder_combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(31));

-- Location: LCCOMB_X27_Y18_N12
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~16_combout\ = 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(28) & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(37)) # 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(28),
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(37),
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(36),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~16_combout\);

-- Location: LCFF_X27_Y18_N13
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~16_combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg\(28));

-- Location: LCCOMB_X28_Y19_N20
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~52_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg\(28)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(28),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg\(28),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~52_combout\);

-- Location: LCCOMB_X27_Y18_N18
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~15_combout\ = 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(29) & 
-- (((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(37)) # 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(36))) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(37),
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(29),
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(36),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~15_combout\);

-- Location: LCFF_X27_Y18_N19
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~15_combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg\(29));

-- Location: LCCOMB_X28_Y19_N0
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~50_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg\(29)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(29),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg\(29),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~50_combout\);

-- Location: LCCOMB_X28_Y19_N24
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~51_combout\ = 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~27_combout\ & 
-- (((!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(31))))) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~27_combout\ & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~50_combout\) # 
-- ((!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~27_combout\,
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~50_combout\,
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(31),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~51_combout\);

-- Location: LCFF_X28_Y19_N25
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~51_combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[34]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(30));

-- Location: LCCOMB_X28_Y19_N12
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~53_combout\ = 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~27_combout\ & 
-- (((!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(30))))) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~27_combout\ & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~52_combout\) # 
-- ((!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~27_combout\,
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~52_combout\,
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(30),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~53_combout\);

-- Location: LCFF_X28_Y19_N13
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~53_combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[34]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(29));

-- Location: LCFF_X27_Y19_N13
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(29),
	sload => VCC,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(29));

-- Location: LCCOMB_X24_Y19_N2
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[0]~0_combout\ = \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg\(2) $ (VCC)
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[0]~1\ = CARRY(\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg\(2),
	datad => VCC,
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[0]~0_combout\,
	cout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[0]~1\);

-- Location: LCCOMB_X24_Y19_N28
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg~0_combout\ = 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- (((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[0]~0_combout\)))) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(34) & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(26))) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(34) & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[0]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(26),
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[0]~0_combout\,
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(34),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg~0_combout\);

-- Location: LCFF_X24_Y19_N29
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg~0_combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg\(2));

-- Location: LCCOMB_X24_Y19_N4
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[1]~2_combout\ = (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg\(3) & 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[0]~1\)) # (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg\(3) & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[0]~1\) # (GND)))
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[1]~3\ = CARRY((!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[0]~1\) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg\(3),
	datad => VCC,
	cin => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[0]~1\,
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[1]~2_combout\,
	cout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[1]~3\);

-- Location: LCCOMB_X27_Y18_N2
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~10_combout\ = 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(26) & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(37)) # 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(26),
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(37),
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(36),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~10_combout\);

-- Location: LCFF_X27_Y18_N3
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~10_combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg\(26));

-- Location: LCCOMB_X28_Y19_N8
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~41_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg\(26)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(26),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg\(26),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~41_combout\);

-- Location: LCCOMB_X27_Y18_N8
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~9_combout\ = 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(27) & 
-- (((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(37)) # 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(36))) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(37),
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(27),
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(36),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~9_combout\);

-- Location: LCFF_X27_Y18_N9
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~9_combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg\(27));

-- Location: LCCOMB_X27_Y16_N24
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~39_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg\(27)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(27),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg\(27),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~39_combout\);

-- Location: LCCOMB_X28_Y19_N10
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~40_combout\ = 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~27_combout\ & 
-- (((!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(29))))) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~27_combout\ & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~39_combout\) # 
-- ((!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~27_combout\,
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~39_combout\,
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(29),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~40_combout\);

-- Location: LCFF_X28_Y19_N11
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~40_combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[34]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(28));

-- Location: LCCOMB_X28_Y19_N18
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~42_combout\ = 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~27_combout\ & 
-- (((!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(28))))) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~27_combout\ & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~41_combout\) # 
-- ((!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~27_combout\,
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~41_combout\,
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(28),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~42_combout\);

-- Location: LCFF_X28_Y19_N19
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~42_combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[34]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(27));

-- Location: LCCOMB_X27_Y19_N26
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[27]~feeder_combout\ = 
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(27),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[27]~feeder_combout\);

-- Location: LCFF_X27_Y19_N27
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[27]~feeder_combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(27));

-- Location: LCCOMB_X24_Y19_N30
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg~2_combout\ = (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(34) 
-- & ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[1]~2_combout\)) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(27)))))) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(34) & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[1]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(34),
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[1]~2_combout\,
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(27),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg~2_combout\);

-- Location: LCFF_X24_Y19_N31
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg~2_combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg\(3));

-- Location: LCCOMB_X24_Y19_N8
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[3]~6_combout\ = (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg\(5) & 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[2]~5\)) # (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg\(5) & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[2]~5\) # (GND)))
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[3]~7\ = CARRY((!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[2]~5\) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg\(5),
	datad => VCC,
	cin => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[2]~5\,
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[3]~6_combout\,
	cout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[3]~7\);

-- Location: LCCOMB_X24_Y19_N22
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg~8_combout\ = (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(34) 
-- & ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[3]~6_combout\))) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(29))))) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(34) & 
-- (((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[3]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(34),
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(29),
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[3]~6_combout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg~8_combout\);

-- Location: LCFF_X24_Y19_N23
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg~8_combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg\(5));

-- Location: LCCOMB_X24_Y19_N12
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[5]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[5]~10_combout\ = (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg\(7) & 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[4]~9\)) # (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg\(7) & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[4]~9\) # (GND)))
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[5]~11\ = CARRY((!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[4]~9\) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg\(7),
	datad => VCC,
	cin => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[4]~9\,
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[5]~10_combout\,
	cout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[5]~11\);

-- Location: LCCOMB_X24_Y19_N26
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg~6_combout\ = (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(34) 
-- & ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[5]~10_combout\))) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(31))))) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(34) & 
-- (((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[5]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(34),
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(31),
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[5]~10_combout\,
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg~6_combout\);

-- Location: LCFF_X24_Y19_N27
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg~6_combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg\(7));

-- Location: LCCOMB_X24_Y19_N14
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[6]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[6]~12_combout\ = (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg\(8) & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[5]~11\ $ (GND))) # (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg\(8) & 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[5]~11\ & VCC))
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[6]~13\ = CARRY((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg\(8) & 
-- !\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[5]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg\(8),
	datad => VCC,
	cin => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[5]~11\,
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[6]~12_combout\,
	cout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[6]~13\);

-- Location: LCCOMB_X24_Y19_N16
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[7]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[7]~14_combout\ = (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg\(9) & 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[6]~13\)) # (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg\(9) & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[6]~13\) # (GND)))
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[7]~15\ = CARRY((!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[6]~13\) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg\(9),
	datad => VCC,
	cin => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[6]~13\,
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[7]~14_combout\,
	cout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[7]~15\);

-- Location: LCCOMB_X27_Y19_N16
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg~4_combout\ = 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- (((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[7]~14_combout\)))) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(34) & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(33))) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(34) & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[7]~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(33),
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[7]~14_combout\,
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(34),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg~4_combout\);

-- Location: LCFF_X27_Y19_N17
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg~4_combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg\(9));

-- Location: LCCOMB_X24_Y19_N18
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[8]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[8]~16_combout\ = \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[7]~15\ $ 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg\(10),
	cin => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[7]~15\,
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[8]~16_combout\);

-- Location: LCCOMB_X27_Y19_N28
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_rd~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_rd~0_combout\ = 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(34) & 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(17))) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(34) & 
-- ((!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[8]~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(34),
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(17),
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[8]~16_combout\,
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_rd~0_combout\);

-- Location: LCCOMB_X27_Y20_N2
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_b\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ = 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|ir\(0) & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(35) & 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|ir\(1) & 
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|enable_action_strobe~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|ir\(0),
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(35),
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|ir\(1),
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|enable_action_strobe~regout\,
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\);

-- Location: LCCOMB_X23_Y19_N8
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_rd~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_rd~1_combout\ = (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_rd~0_combout\) # 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_rd~regout\ & 
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_rd~0_combout\,
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_rd~regout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_rd~1_combout\);

-- Location: LCFF_X23_Y19_N9
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_rd\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_rd~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_rd~regout\);

-- Location: LCFF_X23_Y19_N1
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_rd_d1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_rd~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_rd_d1~regout\);

-- Location: LCCOMB_X23_Y19_N16
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Equal0~0_combout\ = (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg\(4) & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg\(2) & !\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg\(4),
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg\(2),
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg\(3),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Equal0~0_combout\);

-- Location: LCCOMB_X24_Y18_N26
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[8]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[8]~7_combout\ = (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_rd_d1~regout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(8))) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_rd_d1~regout\ & ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(8),
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_rd_d1~regout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Equal0~0_combout\,
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[8]~7_combout\);

-- Location: LCCOMB_X25_Y18_N10
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~23_combout\ = 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(16))))) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(13) & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_rd_d1~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(13),
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(16),
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_rd_d1~regout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~23_combout\);

-- Location: LCCOMB_X23_Y18_N14
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_rd~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_rd~0_combout\ = 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\ & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_rd~regout\) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_rd~regout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_rd~0_combout\);

-- Location: LCFF_X23_Y18_N15
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_rd\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_rd~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_rd~regout\);

-- Location: LCFF_X23_Y18_N21
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_rd_d1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_rd~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_rd_d1~regout\);

-- Location: LCCOMB_X23_Y18_N20
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[0]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[0]~10_combout\ = 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\) # 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_rd_d1~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_rd_d1~regout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[0]~10_combout\);

-- Location: LCFF_X25_Y18_N11
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~23_combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(13));

-- Location: LCCOMB_X25_Y16_N4
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~70_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg\(13))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg\(13),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(13),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~70_combout\);

-- Location: LCCOMB_X28_Y20_N28
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[15]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[15]~9_combout\ = 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|DRsize.010~regout\ & (\altera_internal_jtag~TDIUTAP\)) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|DRsize.010~regout\ & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|DRsize.010~regout\,
	datab => \altera_internal_jtag~TDIUTAP\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(16),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[15]~9_combout\);

-- Location: LCCOMB_X23_Y17_N18
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_addr[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_addr[0]~0_combout\ = (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\ & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg\(2)))) # (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\,
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(0),
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg\(2),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_addr[0]~0_combout\);

-- Location: LCCOMB_X17_Y16_N18
\u0|jtag_uart_0|av_waitrequest~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|av_waitrequest~1_combout\ = (!\u0|jtag_uart_0|av_waitrequest~regout\ & 
-- (!\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & ((\u0|cmd_xbar_mux_003|src_payload~2_combout\) # 
-- (\u0|cmd_xbar_mux_003|src_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|av_waitrequest~regout\,
	datab => \u0|cmd_xbar_mux_003|src_payload~2_combout\,
	datac => \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \u0|cmd_xbar_mux_003|src_valid~0_combout\,
	combout => \u0|jtag_uart_0|av_waitrequest~1_combout\);

-- Location: LCCOMB_X16_Y16_N8
\u0|jtag_uart_0|av_waitrequest~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|av_waitrequest~2_combout\ = (\u0|jtag_uart_0|av_waitrequest~1_combout\ & ((\u0|cmd_xbar_mux_003|src_data\(64)) # ((\u0|jtag_uart_0|always2~0_combout\ & \u0|cmd_xbar_mux_003|src_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|always2~0_combout\,
	datab => \u0|jtag_uart_0|av_waitrequest~1_combout\,
	datac => \u0|cmd_xbar_mux_003|src_data\(64),
	datad => \u0|cmd_xbar_mux_003|src_valid~0_combout\,
	combout => \u0|jtag_uart_0|av_waitrequest~2_combout\);

-- Location: LCFF_X16_Y16_N9
\u0|jtag_uart_0|av_waitrequest\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|av_waitrequest~2_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|av_waitrequest~regout\);

-- Location: LCCOMB_X17_Y17_N0
\u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\ = (\u0|jtag_uart_0|av_waitrequest~0_combout\ & (\u0|cmd_xbar_mux_003|src_data\(64) & (\u0|jtag_uart_0|av_waitrequest~regout\ & 
-- \u0|cpu_nios_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|av_waitrequest~0_combout\,
	datab => \u0|cmd_xbar_mux_003|src_data\(64),
	datac => \u0|jtag_uart_0|av_waitrequest~regout\,
	datad => \u0|cpu_nios_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\,
	combout => \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\);

-- Location: LCFF_X17_Y17_N1
\u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X18_Y20_N14
\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\ = 
-- (\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ & (\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1) $ 
-- (((\u0|jtag_uart_0|fifo_wr~regout\) # (VCC))))) # (!\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ & 
-- (((\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1)) # (GND))))
-- \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ = CARRY((\u0|jtag_uart_0|fifo_wr~regout\ $ 
-- (\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1))) # (!\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|fifo_wr~regout\,
	datab => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1),
	datad => VCC,
	cin => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\,
	combout => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\,
	cout => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\);

-- Location: LCFF_X18_Y20_N1
\u0|jtag_uart_0|r_val\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|r_val~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|r_val~regout\);

-- Location: LCCOMB_X19_Y19_N26
\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rst2~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|cpu_nios_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\,
	combout => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rst2~feeder_combout\);

-- Location: LCFF_X19_Y19_N27
\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rst2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rst2~feeder_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rst2~regout\);

-- Location: LCCOMB_X21_Y19_N6
\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|read~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|read~regout\,
	combout => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|read~0_combout\);

-- Location: LCCOMB_X19_Y21_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7_combout\);

-- Location: LCCOMB_X20_Y21_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout\);

-- Location: LCCOMB_X20_Y21_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8_combout\);

-- Location: LCCOMB_X20_Y21_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout\);

-- Location: LCFF_X19_Y21_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~regout\);

-- Location: LCCOMB_X19_Y21_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~10_combout\);

-- Location: LCCOMB_X20_Y21_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12_combout\);

-- Location: LCFF_X19_Y21_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~10_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~regout\);

-- Location: LCCOMB_X20_Y21_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4_combout\);

-- Location: LCCOMB_X20_Y21_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4_combout\,
	datac => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5_combout\);

-- Location: LCFF_X20_Y21_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_regout\);

-- Location: LCCOMB_X19_Y19_N2
\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|jupdate~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_regout\,
	combout => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|jupdate~0_combout\);

-- Location: LCCOMB_X19_Y19_N14
\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|state~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datab => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|state~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_regout\,
	combout => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|state~0_combout\);

-- Location: LCCOMB_X20_Y19_N18
\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|state~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|state~1_combout\,
	datab => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|jupdate~0_combout\,
	datac => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|state~regout\,
	datad => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|state~0_combout\,
	combout => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|state~2_combout\);

-- Location: LCFF_X20_Y19_N19
\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|state\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|state~2_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|state~regout\);

-- Location: LCCOMB_X21_Y19_N12
\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|write_stalled~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|count\(1),
	datab => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|jupdate~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|state~regout\,
	combout => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|write_stalled~1_combout\);

-- Location: LCFF_X21_Y19_N7
\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|read\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|read~0_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|write_stalled~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|read~regout\);

-- Location: LCCOMB_X21_Y19_N8
\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|read1~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|read~regout\,
	combout => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|read1~feeder_combout\);

-- Location: LCFF_X21_Y19_N9
\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|read1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|read1~feeder_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|read1~regout\);

-- Location: LCFF_X21_Y19_N21
\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|read2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|read1~regout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|read2~regout\);

-- Location: LCCOMB_X21_Y19_N0
\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|count\(0),
	datab => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|jupdate~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|state~regout\,
	combout => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0_combout\);

-- Location: LCCOMB_X21_Y20_N10
\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift\(0),
	datac => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~regout\,
	datad => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0_combout\,
	combout => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~1_combout\);

-- Location: LCFF_X21_Y20_N11
\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~1_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~regout\);

-- Location: LCCOMB_X21_Y19_N20
\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rvalid0~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|read_req~regout\,
	datab => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|read1~regout\,
	datac => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|read2~regout\,
	datad => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~regout\,
	combout => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rvalid0~0_combout\);

-- Location: LCCOMB_X19_Y19_N20
\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rvalid0~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout\,
	datab => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rst2~regout\,
	datac => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rvalid0~regout\,
	datad => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rvalid0~0_combout\,
	combout => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rvalid0~1_combout\);

-- Location: LCFF_X19_Y19_N21
\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rvalid0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rvalid0~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rvalid0~regout\);

-- Location: LCCOMB_X18_Y20_N2
\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rvalid0~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|r_val~regout\,
	datac => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|r_ena1~regout\,
	datad => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rvalid0~regout\,
	combout => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rvalid0~2_combout\);

-- Location: LCFF_X18_Y20_N3
\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|r_ena1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rvalid0~2_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|r_ena1~regout\);

-- Location: LCCOMB_X18_Y20_N0
\u0|jtag_uart_0|r_val~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|r_val~0_combout\ = (\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\ & (!\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rvalid0~regout\ & 
-- ((!\u0|jtag_uart_0|r_val~regout\) # (!\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|r_ena1~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\,
	datab => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|r_ena1~regout\,
	datac => \u0|jtag_uart_0|r_val~regout\,
	datad => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rvalid0~regout\,
	combout => \u0|jtag_uart_0|r_val~0_combout\);

-- Location: LCCOMB_X25_Y20_N2
\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\ = \u0|jtag_uart_0|r_val~0_combout\ $ (\u0|jtag_uart_0|fifo_wr~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|jtag_uart_0|r_val~0_combout\,
	datad => \u0|jtag_uart_0|fifo_wr~regout\,
	combout => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\);

-- Location: LCFF_X18_Y20_N15
\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1));

-- Location: LCCOMB_X18_Y20_N16
\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\ = 
-- (\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & (\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2) & ((VCC)))) 
-- # (!\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & (\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2) $ 
-- (((VCC) # (!\u0|jtag_uart_0|fifo_wr~regout\)))))
-- \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ = 
-- CARRY((!\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & (\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2) $ 
-- (!\u0|jtag_uart_0|fifo_wr~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2),
	datab => \u0|jtag_uart_0|fifo_wr~regout\,
	datad => VCC,
	cin => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\,
	combout => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\,
	cout => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\);

-- Location: LCCOMB_X18_Y20_N18
\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\ = 
-- (\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ & (\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3) $ 
-- (((\u0|jtag_uart_0|fifo_wr~regout\) # (VCC))))) # (!\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ & 
-- ((\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3)) # ((GND))))
-- \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ = CARRY((\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3) $ 
-- (\u0|jtag_uart_0|fifo_wr~regout\)) # (!\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3),
	datab => \u0|jtag_uart_0|fifo_wr~regout\,
	datad => VCC,
	cin => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\,
	combout => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\,
	cout => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\);

-- Location: LCCOMB_X18_Y20_N20
\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\ = 
-- (\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & (\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4) & ((VCC)))) 
-- # (!\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & (\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4) $ 
-- (((VCC) # (!\u0|jtag_uart_0|fifo_wr~regout\)))))
-- \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ = 
-- CARRY((!\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & (\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4) $ 
-- (!\u0|jtag_uart_0|fifo_wr~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4),
	datab => \u0|jtag_uart_0|fifo_wr~regout\,
	datad => VCC,
	cin => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\,
	combout => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\,
	cout => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\);

-- Location: LCFF_X18_Y20_N21
\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4));

-- Location: LCCOMB_X18_Y20_N8
\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ = (\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\ & 
-- (\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5) & (\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4) & 
-- \u0|jtag_uart_0|fifo_wr~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\,
	datab => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5),
	datac => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4),
	datad => \u0|jtag_uart_0|fifo_wr~regout\,
	combout => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\);

-- Location: LCCOMB_X18_Y20_N4
\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\ = (!\u0|jtag_uart_0|r_val~0_combout\ & ((\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout\) 
-- # ((\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ & \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\,
	datab => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\,
	datac => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout\,
	datad => \u0|jtag_uart_0|r_val~0_combout\,
	combout => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\);

-- Location: LCFF_X18_Y20_N5
\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout\);

-- Location: LCCOMB_X17_Y16_N12
\u0|cmd_xbar_mux_003|src_data[38]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_003|src_data\(38) = (\u0|cpu_nios|F_pc\(0) & ((\u0|cmd_xbar_mux_003|src_payload~2_combout\) # ((\u0|cmd_xbar_mux_003|src_valid~0_combout\ & \u0|cpu_nios|W_alu_result\(2))))) # (!\u0|cpu_nios|F_pc\(0) & 
-- (\u0|cmd_xbar_mux_003|src_valid~0_combout\ & ((\u0|cpu_nios|W_alu_result\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|F_pc\(0),
	datab => \u0|cmd_xbar_mux_003|src_valid~0_combout\,
	datac => \u0|cmd_xbar_mux_003|src_payload~2_combout\,
	datad => \u0|cpu_nios|W_alu_result\(2),
	combout => \u0|cmd_xbar_mux_003|src_data\(38));

-- Location: LCCOMB_X17_Y16_N4
\u0|cmd_xbar_mux_003|arb|top_priority_reg~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_003|arb|top_priority_reg~0_combout\ = (\u0|cmd_xbar_mux_003|arb|top_priority_reg\(0) & (\u0|cmd_xbar_mux_003|arb|top_priority_reg\(1) & (!\u0|cmd_xbar_demux_001|src3_valid~0_combout\ & \u0|cmd_xbar_demux|src3_valid~0_combout\))) # 
-- (!\u0|cmd_xbar_mux_003|arb|top_priority_reg\(0) & (((\u0|cmd_xbar_demux|src3_valid~0_combout\) # (!\u0|cmd_xbar_demux_001|src3_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_003|arb|top_priority_reg\(1),
	datab => \u0|cmd_xbar_mux_003|arb|top_priority_reg\(0),
	datac => \u0|cmd_xbar_demux_001|src3_valid~0_combout\,
	datad => \u0|cmd_xbar_demux|src3_valid~0_combout\,
	combout => \u0|cmd_xbar_mux_003|arb|top_priority_reg~0_combout\);

-- Location: LCCOMB_X17_Y16_N8
\u0|cmd_xbar_mux_003|arb|top_priority_reg~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_003|arb|top_priority_reg~2_combout\ = (\u0|cmd_xbar_mux_003|WideOr1~0_combout\ & ((\u0|cmd_xbar_demux_001|sink_ready~2_combout\ & (\u0|cmd_xbar_mux_003|arb|top_priority_reg~0_combout\)) # (!\u0|cmd_xbar_demux_001|sink_ready~2_combout\ & 
-- ((\u0|cmd_xbar_mux_003|arb|top_priority_reg~1_combout\))))) # (!\u0|cmd_xbar_mux_003|WideOr1~0_combout\ & (((\u0|cmd_xbar_mux_003|arb|top_priority_reg~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_003|WideOr1~0_combout\,
	datab => \u0|cmd_xbar_mux_003|arb|top_priority_reg~0_combout\,
	datac => \u0|cmd_xbar_mux_003|arb|top_priority_reg~1_combout\,
	datad => \u0|cmd_xbar_demux_001|sink_ready~2_combout\,
	combout => \u0|cmd_xbar_mux_003|arb|top_priority_reg~2_combout\);

-- Location: LCFF_X17_Y16_N9
\u0|cmd_xbar_mux_003|arb|top_priority_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_003|arb|top_priority_reg~2_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cmd_xbar_mux_003|arb|top_priority_reg\(1));

-- Location: LCCOMB_X17_Y16_N2
\u0|cmd_xbar_mux_003|arb|grant[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_003|arb|grant[1]~0_combout\ = (\u0|cmd_xbar_mux_003|arb|top_priority_reg\(1)) # ((!\u0|cmd_xbar_mux_003|arb|top_priority_reg\(0) & !\u0|cmd_xbar_demux|src3_valid~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cmd_xbar_mux_003|arb|top_priority_reg\(0),
	datac => \u0|cmd_xbar_mux_003|arb|top_priority_reg\(1),
	datad => \u0|cmd_xbar_demux|src3_valid~0_combout\,
	combout => \u0|cmd_xbar_mux_003|arb|grant[1]~0_combout\);

-- Location: LCCOMB_X18_Y14_N4
\u0|addr_router_001|Equal4~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|addr_router_001|Equal4~3_combout\ = (\u0|addr_router_001|Equal4~2_combout\ & (!\u0|cpu_nios|W_alu_result\(7) & (\u0|addr_router_001|Equal2~2_combout\ & !\u0|cpu_nios|W_alu_result\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|addr_router_001|Equal4~2_combout\,
	datab => \u0|cpu_nios|W_alu_result\(7),
	datac => \u0|addr_router_001|Equal2~2_combout\,
	datad => \u0|cpu_nios|W_alu_result\(8),
	combout => \u0|addr_router_001|Equal4~3_combout\);

-- Location: LCCOMB_X17_Y20_N20
\u0|jtag_uart_0|woverflow~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|woverflow~0_combout\ = (\u0|jtag_uart_0|always2~1_combout\ & (!\u0|cmd_xbar_mux_003|src_data\(38) & (\u0|cmd_xbar_mux_003|arb|grant[1]~0_combout\ & \u0|addr_router_001|Equal4~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|always2~1_combout\,
	datab => \u0|cmd_xbar_mux_003|src_data\(38),
	datac => \u0|cmd_xbar_mux_003|arb|grant[1]~0_combout\,
	datad => \u0|addr_router_001|Equal4~3_combout\,
	combout => \u0|jtag_uart_0|woverflow~0_combout\);

-- Location: LCCOMB_X18_Y20_N26
\u0|jtag_uart_0|fifo_wr~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|fifo_wr~0_combout\ = (!\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout\ & \u0|jtag_uart_0|woverflow~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout\,
	datac => \u0|jtag_uart_0|woverflow~0_combout\,
	combout => \u0|jtag_uart_0|fifo_wr~0_combout\);

-- Location: LCFF_X18_Y20_N27
\u0|jtag_uart_0|fifo_wr\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|fifo_wr~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|fifo_wr~regout\);

-- Location: LCCOMB_X18_Y20_N22
\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\ = 
-- \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ $ (\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5),
	cin => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\,
	combout => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\);

-- Location: LCFF_X18_Y20_N23
\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5));

-- Location: LCFF_X18_Y20_N19
\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3));

-- Location: LCFF_X18_Y20_N17
\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2));

-- Location: LCCOMB_X18_Y17_N4
\u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout\ = \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0) $ (GND)
-- \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~8\ = CARRY(!\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0),
	datad => VCC,
	combout => \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout\,
	cout => \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~8\);

-- Location: LCCOMB_X18_Y17_N6
\u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout\ = (\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1) & 
-- ((\u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~8\) # (GND))) # (!\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1) & 
-- (!\u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~8\))
-- \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~10\ = CARRY((\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1)) # 
-- (!\u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1),
	datad => VCC,
	cin => \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~8\,
	combout => \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout\,
	cout => \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~10\);

-- Location: LCCOMB_X18_Y17_N8
\u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout\ = (\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2) & 
-- (!\u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~10\ & VCC)) # (!\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2) & 
-- (\u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~10\ $ (GND)))
-- \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~12\ = CARRY((!\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2) & 
-- !\u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2),
	datad => VCC,
	cin => \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~10\,
	combout => \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout\,
	cout => \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~12\);

-- Location: LCCOMB_X18_Y17_N12
\u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout\ = (\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4) & 
-- (!\u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~14\ & VCC)) # (!\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4) & 
-- (\u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~14\ $ (GND)))
-- \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~16\ = CARRY((!\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4) & 
-- !\u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4),
	datad => VCC,
	cin => \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~14\,
	combout => \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout\,
	cout => \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~16\);

-- Location: LCCOMB_X15_Y17_N4
\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\ = \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0) $ (((VCC) 
-- # (!\u0|jtag_uart_0|wr_rfifo~combout\)))
-- \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ = CARRY(\u0|jtag_uart_0|wr_rfifo~combout\ $ 
-- (!\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110011001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|wr_rfifo~combout\,
	datab => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0),
	datad => VCC,
	combout => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\,
	cout => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\);

-- Location: LCCOMB_X17_Y16_N30
\u0|jtag_uart_0|fifo_rd~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|fifo_rd~1_combout\ = (\u0|cmd_xbar_mux_003|src_data\(64) & (!\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\u0|cmd_xbar_mux_003|src_payload~2_combout\) # (\u0|cmd_xbar_mux_003|src_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_003|src_payload~2_combout\,
	datab => \u0|cmd_xbar_mux_003|src_data\(64),
	datac => \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \u0|cmd_xbar_mux_003|src_valid~0_combout\,
	combout => \u0|jtag_uart_0|fifo_rd~1_combout\);

-- Location: LCCOMB_X16_Y17_N20
\u0|jtag_uart_0|fifo_rd~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|fifo_rd~3_combout\ = (!\u0|jtag_uart_0|av_waitrequest~regout\ & !\u0|cmd_xbar_mux_003|src_data\(38))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|av_waitrequest~regout\,
	datad => \u0|cmd_xbar_mux_003|src_data\(38),
	combout => \u0|jtag_uart_0|fifo_rd~3_combout\);

-- Location: LCCOMB_X16_Y17_N30
\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\ = \u0|jtag_uart_0|wr_rfifo~combout\ $ (((\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\ & 
-- (\u0|jtag_uart_0|fifo_rd~1_combout\ & \u0|jtag_uart_0|fifo_rd~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\,
	datab => \u0|jtag_uart_0|wr_rfifo~combout\,
	datac => \u0|jtag_uart_0|fifo_rd~1_combout\,
	datad => \u0|jtag_uart_0|fifo_rd~3_combout\,
	combout => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\);

-- Location: LCFF_X15_Y17_N5
\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0));

-- Location: LCCOMB_X15_Y17_N6
\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\ = 
-- (\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ & (\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1) $ 
-- (((\u0|jtag_uart_0|wr_rfifo~combout\) # (VCC))))) # (!\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ & 
-- ((\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1)) # ((GND))))
-- \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ = CARRY((\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1) $ 
-- (\u0|jtag_uart_0|wr_rfifo~combout\)) # (!\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1),
	datab => \u0|jtag_uart_0|wr_rfifo~combout\,
	datad => VCC,
	cin => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\,
	combout => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\,
	cout => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\);

-- Location: LCFF_X15_Y17_N7
\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1));

-- Location: LCCOMB_X14_Y19_N22
\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|write~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|write~regout\,
	combout => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|write~0_combout\);

-- Location: LCCOMB_X21_Y19_N16
\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[4]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|count\(8),
	datab => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|jupdate~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|state~regout\,
	combout => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[4]~0_combout\);

-- Location: LCFF_X14_Y19_N23
\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|write\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|write~0_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|write~regout\);

-- Location: LCCOMB_X19_Y19_N8
\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|write1~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|write~regout\,
	combout => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|write1~feeder_combout\);

-- Location: LCFF_X19_Y19_N9
\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|write1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|write1~feeder_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|write1~regout\);

-- Location: LCFF_X19_Y19_N29
\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|write2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|write1~regout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|write2~regout\);

-- Location: LCCOMB_X19_Y19_N28
\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|always2~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|write1~regout\,
	datac => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|write2~regout\,
	combout => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|always2~1_combout\);

-- Location: LCCOMB_X19_Y19_N10
\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|t_ena~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|t_ena~0_combout\,
	datab => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|always2~1_combout\,
	datac => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_regout\,
	datad => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rst2~regout\,
	combout => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|t_ena~1_combout\);

-- Location: LCFF_X19_Y19_N11
\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|t_ena~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_regout\);

-- Location: LCCOMB_X16_Y17_N22
\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ = (\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0) & 
-- (\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1) & (\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_regout\ & 
-- \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0),
	datab => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1),
	datac => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_regout\,
	datad => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2),
	combout => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\);

-- Location: LCCOMB_X16_Y17_N8
\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0_combout\ = (\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2)) # 
-- ((\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1)) # ((\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3)) # 
-- (!\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2),
	datab => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1),
	datac => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0),
	datad => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3),
	combout => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0_combout\);

-- Location: LCCOMB_X16_Y17_N24
\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1_combout\ = (\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4)) # 
-- ((\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0_combout\) # ((\u0|jtag_uart_0|wr_rfifo~combout\) # 
-- (\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4),
	datab => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	datac => \u0|jtag_uart_0|wr_rfifo~combout\,
	datad => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5),
	combout => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1_combout\);

-- Location: LCCOMB_X16_Y17_N10
\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ = (\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout\) # 
-- ((!\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\ & \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\,
	datab => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout\,
	datac => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_regout\,
	combout => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\);

-- Location: LCCOMB_X16_Y17_N12
\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ = (\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\) # 
-- ((\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\ & ((\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1_combout\) # 
-- (!\u0|jtag_uart_0|fifo_rd~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|fifo_rd~2_combout\,
	datab => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1_combout\,
	datac => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\,
	datad => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\,
	combout => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\);

-- Location: LCFF_X16_Y17_N13
\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\);

-- Location: LCCOMB_X16_Y17_N28
\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ = (\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3) & 
-- (\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5) & (\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4) & 
-- \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3),
	datab => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5),
	datac => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4),
	datad => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\,
	combout => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\);

-- Location: LCCOMB_X16_Y17_N14
\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\ = (!\u0|jtag_uart_0|fifo_rd~2_combout\ & 
-- ((\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout\) # ((\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ & 
-- \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|fifo_rd~2_combout\,
	datab => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\,
	datac => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout\,
	datad => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\,
	combout => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\);

-- Location: LCFF_X16_Y17_N15
\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout\);

-- Location: LCCOMB_X16_Y17_N4
\u0|jtag_uart_0|wr_rfifo\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|wr_rfifo~combout\ = (\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_regout\ & !\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_regout\,
	datac => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout\,
	combout => \u0|jtag_uart_0|wr_rfifo~combout\);

-- Location: LCCOMB_X15_Y17_N8
\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\ = 
-- (\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & (((\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2) & VCC)))) 
-- # (!\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & (\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2) $ 
-- (((VCC) # (!\u0|jtag_uart_0|wr_rfifo~combout\)))))
-- \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ = 
-- CARRY((!\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & (\u0|jtag_uart_0|wr_rfifo~combout\ $ 
-- (!\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|wr_rfifo~combout\,
	datab => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2),
	datad => VCC,
	cin => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\,
	combout => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\,
	cout => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\);

-- Location: LCFF_X15_Y17_N9
\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2));

-- Location: LCCOMB_X15_Y17_N10
\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\ = 
-- (\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ & (\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3) $ 
-- (((\u0|jtag_uart_0|wr_rfifo~combout\) # (VCC))))) # (!\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ & 
-- (((\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3)) # (GND))))
-- \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ = CARRY((\u0|jtag_uart_0|wr_rfifo~combout\ $ 
-- (\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3))) # (!\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|wr_rfifo~combout\,
	datab => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3),
	datad => VCC,
	cin => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\,
	combout => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\,
	cout => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\);

-- Location: LCFF_X15_Y17_N11
\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3));

-- Location: LCCOMB_X15_Y17_N12
\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\ = 
-- (\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & (((\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4) & VCC)))) 
-- # (!\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & (\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4) $ 
-- (((VCC) # (!\u0|jtag_uart_0|wr_rfifo~combout\)))))
-- \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ = 
-- CARRY((!\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & (\u0|jtag_uart_0|wr_rfifo~combout\ $ 
-- (!\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|wr_rfifo~combout\,
	datab => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4),
	datad => VCC,
	cin => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\,
	combout => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\,
	cout => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\);

-- Location: LCFF_X15_Y17_N13
\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4));

-- Location: LCCOMB_X15_Y17_N14
\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\ = \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5) $ 
-- (\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5),
	cin => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\,
	combout => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\);

-- Location: LCFF_X15_Y17_N15
\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5));

-- Location: LCCOMB_X17_Y17_N28
\u0|jtag_uart_0|fifo_rd~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|fifo_rd~0_combout\ = (\u0|jtag_uart_0|av_waitrequest~0_combout\ & (\u0|cmd_xbar_mux_003|src_data\(64) & (!\u0|jtag_uart_0|av_waitrequest~regout\ & !\u0|cmd_xbar_mux_003|src_data\(38))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|av_waitrequest~0_combout\,
	datab => \u0|cmd_xbar_mux_003|src_data\(64),
	datac => \u0|jtag_uart_0|av_waitrequest~regout\,
	datad => \u0|cmd_xbar_mux_003|src_data\(38),
	combout => \u0|jtag_uart_0|fifo_rd~0_combout\);

-- Location: LCFF_X17_Y17_N29
\u0|jtag_uart_0|read_0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|fifo_rd~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|read_0~regout\);

-- Location: LCFF_X18_Y17_N15
\u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout\,
	sdata => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|jtag_uart_0|read_0~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(21));

-- Location: LCCOMB_X17_Y17_N12
\u0|rsp_xbar_mux|src_payload~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux|src_payload~2_combout\ = (\u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- (\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\ & 
-- \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	datad => \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(21),
	combout => \u0|rsp_xbar_mux|src_payload~2_combout\);

-- Location: LCCOMB_X2_Y7_N4
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~21feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~21feeder_combout\ = \u0|sdram_controller_0|za_data\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|sdram_controller_0|za_data\(5),
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~21feeder_combout\);

-- Location: LCFF_X2_Y7_N5
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~21\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~21feeder_combout\,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~213_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~21_regout\);

-- Location: LCFF_X2_Y7_N7
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~5\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0|za_data\(5),
	sload => VCC,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~214_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~5_regout\);

-- Location: LCCOMB_X2_Y7_N6
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~195\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~195_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- (((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\)))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~21_regout\)) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~5_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~21_regout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~5_regout\,
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~195_combout\);

-- Location: LCFF_X3_Y7_N19
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~37\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0|za_data\(5),
	sload => VCC,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~212_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~37_regout\);

-- Location: LCCOMB_X3_Y7_N18
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~196\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~196_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~195_combout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~53_regout\) # 
-- ((!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\)))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~195_combout\ & 
-- (((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~37_regout\ & 
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~53_regout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~195_combout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~37_regout\,
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~196_combout\);

-- Location: LCFF_X2_Y8_N23
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~117\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0|za_data\(5),
	sload => VCC,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~211_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~117_regout\);

-- Location: LCFF_X2_Y8_N21
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~85\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0|za_data\(5),
	sload => VCC,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~208_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~85_regout\);

-- Location: LCFF_X1_Y8_N15
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~69\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0|za_data\(5),
	sload => VCC,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~210_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~69_regout\);

-- Location: LCCOMB_X1_Y8_N14
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~193\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~193_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & 
-- (((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\)))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~101_regout\)) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~69_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~101_regout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~69_regout\,
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~193_combout\);

-- Location: LCCOMB_X2_Y8_N20
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~194\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~194_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~193_combout\ & 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~117_regout\)) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~193_combout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~85_regout\))))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & 
-- (((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~193_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~117_regout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~85_regout\,
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~193_combout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~194_combout\);

-- Location: LCCOMB_X3_Y8_N28
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~197\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~197_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~194_combout\))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ & 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~196_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~196_combout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~194_combout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~197_combout\);

-- Location: LCFF_X3_Y8_N29
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~197_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload\(5));

-- Location: LCFF_X22_Y16_N23
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload\(5),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_ready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(5));

-- Location: LCCOMB_X22_Y16_N24
\u0|cpu_nios|F_iw[21]~100\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_iw[21]~100_combout\ = (\u0|cpu_nios|F_iw[21]~133_combout\) # ((\u0|rsp_xbar_mux|src_payload~2_combout\) # ((\u0|rsp_xbar_mux|src_payload~1_combout\ & 
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|F_iw[21]~133_combout\,
	datab => \u0|rsp_xbar_mux|src_payload~2_combout\,
	datac => \u0|rsp_xbar_mux|src_payload~1_combout\,
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(5),
	combout => \u0|cpu_nios|F_iw[21]~100_combout\);

-- Location: LCFF_X22_Y16_N25
\u0|cpu_nios|D_iw[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|F_iw[21]~100_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|cpu_nios|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|D_iw\(21));

-- Location: LCCOMB_X27_Y13_N24
\u0|cpu_nios|E_src2[16]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_src2[16]~8_combout\ = (\u0|cpu_nios|R_src2_use_imm~regout\ & ((\u0|cpu_nios|D_iw\(21)))) # (!\u0|cpu_nios|R_src2_use_imm~regout\ & (\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|R_src2_use_imm~regout\,
	datab => \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(16),
	datad => \u0|cpu_nios|D_iw\(21),
	combout => \u0|cpu_nios|E_src2[16]~8_combout\);

-- Location: LCCOMB_X24_Y14_N22
\u0|cpu_nios|D_ctrl_shift_logical~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|D_ctrl_shift_logical~0_combout\ = (\u0|cpu_nios|D_iw\(12) & (!\u0|cpu_nios|D_iw\(13) & \u0|cpu_nios|Equal2~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu_nios|D_iw\(12),
	datac => \u0|cpu_nios|D_iw\(13),
	datad => \u0|cpu_nios|Equal2~4_combout\,
	combout => \u0|cpu_nios|D_ctrl_shift_logical~0_combout\);

-- Location: LCCOMB_X29_Y14_N14
\u0|cpu_nios|Equal2~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|Equal2~5_combout\ = (!\u0|cpu_nios|D_iw\(1) & (!\u0|cpu_nios|D_iw\(0) & (!\u0|cpu_nios|D_iw\(3) & \u0|cpu_nios|D_iw\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|D_iw\(1),
	datab => \u0|cpu_nios|D_iw\(0),
	datac => \u0|cpu_nios|D_iw\(3),
	datad => \u0|cpu_nios|D_iw\(4),
	combout => \u0|cpu_nios|Equal2~5_combout\);

-- Location: LCCOMB_X29_Y14_N4
\u0|cpu_nios|Equal2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|Equal2~1_combout\ = (!\u0|cpu_nios|D_iw\(1) & (!\u0|cpu_nios|D_iw\(0) & (\u0|cpu_nios|D_iw\(3) & !\u0|cpu_nios|D_iw\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|D_iw\(1),
	datab => \u0|cpu_nios|D_iw\(0),
	datac => \u0|cpu_nios|D_iw\(3),
	datad => \u0|cpu_nios|D_iw\(4),
	combout => \u0|cpu_nios|Equal2~1_combout\);

-- Location: LCCOMB_X29_Y14_N12
\u0|cpu_nios|D_ctrl_unsigned_lo_imm16~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|D_ctrl_unsigned_lo_imm16~0_combout\ = (\u0|cpu_nios|Equal2~5_combout\ & (\u0|cpu_nios|D_iw\(2) $ (((\u0|cpu_nios|D_iw\(5)))))) # (!\u0|cpu_nios|Equal2~5_combout\ & (\u0|cpu_nios|Equal2~1_combout\ & (\u0|cpu_nios|D_iw\(2) $ 
-- (\u0|cpu_nios|D_iw\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|D_iw\(2),
	datab => \u0|cpu_nios|Equal2~5_combout\,
	datac => \u0|cpu_nios|Equal2~1_combout\,
	datad => \u0|cpu_nios|D_iw\(5),
	combout => \u0|cpu_nios|D_ctrl_unsigned_lo_imm16~0_combout\);

-- Location: LCCOMB_X27_Y14_N30
\u0|cpu_nios|D_ctrl_unsigned_lo_imm16~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|D_ctrl_unsigned_lo_imm16~1_combout\ = (\u0|cpu_nios|Equal2~9_combout\) # ((\u0|cpu_nios|D_ctrl_unsigned_lo_imm16~0_combout\) # ((\u0|cpu_nios|D_ctrl_shift_logical~0_combout\ & !\u0|cpu_nios|D_iw\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|Equal2~9_combout\,
	datab => \u0|cpu_nios|D_ctrl_shift_logical~0_combout\,
	datac => \u0|cpu_nios|D_ctrl_unsigned_lo_imm16~0_combout\,
	datad => \u0|cpu_nios|D_iw\(11),
	combout => \u0|cpu_nios|D_ctrl_unsigned_lo_imm16~1_combout\);

-- Location: LCFF_X27_Y14_N31
\u0|cpu_nios|R_ctrl_unsigned_lo_imm16\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|D_ctrl_unsigned_lo_imm16~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|R_ctrl_unsigned_lo_imm16~regout\);

-- Location: LCCOMB_X28_Y14_N4
\u0|cpu_nios|Equal101~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|Equal101~1_combout\ = (\u0|cpu_nios|Equal101~0_combout\ & (!\u0|cpu_nios|D_iw\(13) & (!\u0|cpu_nios|D_iw\(16) & !\u0|cpu_nios|D_iw\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|Equal101~0_combout\,
	datab => \u0|cpu_nios|D_iw\(13),
	datac => \u0|cpu_nios|D_iw\(16),
	datad => \u0|cpu_nios|D_iw\(15),
	combout => \u0|cpu_nios|Equal101~1_combout\);

-- Location: LCCOMB_X28_Y14_N30
\u0|cpu_nios|D_ctrl_uncond_cti_non_br~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|D_ctrl_uncond_cti_non_br~1_combout\ = (!\u0|cpu_nios|D_iw\(11)) # (!\u0|cpu_nios|Equal101~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu_nios|Equal101~1_combout\,
	datad => \u0|cpu_nios|D_iw\(11),
	combout => \u0|cpu_nios|D_ctrl_uncond_cti_non_br~1_combout\);

-- Location: LCCOMB_X28_Y14_N8
\u0|cpu_nios|D_ctrl_force_src2_zero~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|D_ctrl_force_src2_zero~0_combout\ = ((\u0|cpu_nios|Equal2~8_combout\ & (!\u0|cpu_nios|D_iw\(5) & !\u0|cpu_nios|D_iw\(2)))) # (!\u0|cpu_nios|D_ctrl_uncond_cti_non_br~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|Equal2~8_combout\,
	datab => \u0|cpu_nios|D_ctrl_uncond_cti_non_br~1_combout\,
	datac => \u0|cpu_nios|D_iw\(5),
	datad => \u0|cpu_nios|D_iw\(2),
	combout => \u0|cpu_nios|D_ctrl_force_src2_zero~0_combout\);

-- Location: LCCOMB_X28_Y15_N30
\u0|cpu_nios|D_ctrl_retaddr~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|D_ctrl_retaddr~0_combout\ = (\u0|cpu_nios|D_iw\(14) & (!\u0|cpu_nios|D_iw\(12) & (\u0|cpu_nios|D_iw\(16) $ (\u0|cpu_nios|D_iw\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|D_iw\(14),
	datab => \u0|cpu_nios|D_iw\(16),
	datac => \u0|cpu_nios|D_iw\(12),
	datad => \u0|cpu_nios|D_iw\(15),
	combout => \u0|cpu_nios|D_ctrl_retaddr~0_combout\);

-- Location: LCCOMB_X28_Y15_N22
\u0|cpu_nios|D_ctrl_exception~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|D_ctrl_exception~8_combout\ = ((\u0|cpu_nios|D_iw\(12)) # ((!\u0|cpu_nios|D_iw\(16)) # (!\u0|cpu_nios|Equal101~2_combout\))) # (!\u0|cpu_nios|Equal101~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|Equal101~7_combout\,
	datab => \u0|cpu_nios|D_iw\(12),
	datac => \u0|cpu_nios|Equal101~2_combout\,
	datad => \u0|cpu_nios|D_iw\(16),
	combout => \u0|cpu_nios|D_ctrl_exception~8_combout\);

-- Location: LCCOMB_X28_Y15_N16
\u0|cpu_nios|D_ctrl_force_src2_zero~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|D_ctrl_force_src2_zero~1_combout\ = (!\u0|cpu_nios|D_ctrl_implicit_dst_retaddr~0_combout\ & (\u0|cpu_nios|D_ctrl_exception~8_combout\ & ((!\u0|cpu_nios|Equal101~2_combout\) # (!\u0|cpu_nios|D_ctrl_retaddr~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|D_ctrl_implicit_dst_retaddr~0_combout\,
	datab => \u0|cpu_nios|D_ctrl_retaddr~0_combout\,
	datac => \u0|cpu_nios|Equal101~2_combout\,
	datad => \u0|cpu_nios|D_ctrl_exception~8_combout\,
	combout => \u0|cpu_nios|D_ctrl_force_src2_zero~1_combout\);

-- Location: LCCOMB_X28_Y14_N16
\u0|cpu_nios|Equal101~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|Equal101~0_combout\ = (!\u0|cpu_nios|D_iw\(2) & (!\u0|cpu_nios|D_iw\(12) & (\u0|cpu_nios|D_iw\(5) & \u0|cpu_nios|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|D_iw\(2),
	datab => \u0|cpu_nios|D_iw\(12),
	datac => \u0|cpu_nios|D_iw\(5),
	datad => \u0|cpu_nios|Equal2~0_combout\,
	combout => \u0|cpu_nios|Equal101~0_combout\);

-- Location: LCCOMB_X28_Y14_N10
\u0|cpu_nios|D_ctrl_force_src2_zero~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|D_ctrl_force_src2_zero~2_combout\ = (\u0|cpu_nios|Equal101~0_combout\ & ((\u0|cpu_nios|D_iw\(16)) # (\u0|cpu_nios|D_iw\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu_nios|D_iw\(16),
	datac => \u0|cpu_nios|Equal101~0_combout\,
	datad => \u0|cpu_nios|D_iw\(11),
	combout => \u0|cpu_nios|D_ctrl_force_src2_zero~2_combout\);

-- Location: LCCOMB_X28_Y14_N22
\u0|cpu_nios|D_ctrl_force_src2_zero~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|D_ctrl_force_src2_zero~4_combout\ = (\u0|cpu_nios|D_ctrl_force_src2_zero~0_combout\) # (((\u0|cpu_nios|D_ctrl_force_src2_zero~3_combout\ & \u0|cpu_nios|D_ctrl_force_src2_zero~2_combout\)) # (!\u0|cpu_nios|D_ctrl_force_src2_zero~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|D_ctrl_force_src2_zero~3_combout\,
	datab => \u0|cpu_nios|D_ctrl_force_src2_zero~0_combout\,
	datac => \u0|cpu_nios|D_ctrl_force_src2_zero~1_combout\,
	datad => \u0|cpu_nios|D_ctrl_force_src2_zero~2_combout\,
	combout => \u0|cpu_nios|D_ctrl_force_src2_zero~4_combout\);

-- Location: LCFF_X28_Y14_N23
\u0|cpu_nios|R_ctrl_force_src2_zero\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|D_ctrl_force_src2_zero~4_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|R_ctrl_force_src2_zero~regout\);

-- Location: LCCOMB_X27_Y14_N16
\u0|cpu_nios|R_src2_hi~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|R_src2_hi~0_combout\ = (\u0|cpu_nios|R_ctrl_unsigned_lo_imm16~regout\) # (\u0|cpu_nios|R_ctrl_force_src2_zero~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu_nios|R_ctrl_unsigned_lo_imm16~regout\,
	datad => \u0|cpu_nios|R_ctrl_force_src2_zero~regout\,
	combout => \u0|cpu_nios|R_src2_hi~0_combout\);

-- Location: LCFF_X27_Y13_N25
\u0|cpu_nios|E_src2[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|E_src2[16]~8_combout\,
	sdata => \u0|cpu_nios|D_iw\(6),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|cpu_nios|R_src2_hi~0_combout\,
	sload => \u0|cpu_nios|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|E_src2\(16));

-- Location: LCCOMB_X27_Y12_N30
\u0|cpu_nios|R_src2_lo[15]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|R_src2_lo[15]~10_combout\ = (!\u0|cpu_nios|R_src2_lo~0_combout\ & ((\u0|cpu_nios|R_src2_use_imm~regout\ & ((\u0|cpu_nios|D_iw\(21)))) # (!\u0|cpu_nios|R_src2_use_imm~regout\ & 
-- (\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(15),
	datab => \u0|cpu_nios|R_src2_use_imm~regout\,
	datac => \u0|cpu_nios|D_iw\(21),
	datad => \u0|cpu_nios|R_src2_lo~0_combout\,
	combout => \u0|cpu_nios|R_src2_lo[15]~10_combout\);

-- Location: LCFF_X27_Y12_N31
\u0|cpu_nios|E_src2[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|R_src2_lo[15]~10_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|E_src2\(15));

-- Location: LCFF_X18_Y17_N13
\u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout\,
	sdata => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|jtag_uart_0|read_0~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(20));

-- Location: LCCOMB_X17_Y17_N22
\u0|rsp_xbar_mux|src_payload~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux|src_payload~3_combout\ = (\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\ & 
-- (\u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(20) & \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	datac => \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(20),
	datad => \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	combout => \u0|rsp_xbar_mux|src_payload~3_combout\);

-- Location: LCFF_X27_Y19_N1
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(28),
	sload => VCC,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(28));

-- Location: LCCOMB_X27_Y19_N8
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg~1_combout\ = 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[2]~4_combout\)) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(34) & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(28)))) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(34) & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[2]~4_combout\,
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(28),
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(34),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg~1_combout\);

-- Location: LCFF_X27_Y19_N9
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg~1_combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg\(4));

-- Location: LCCOMB_X23_Y19_N4
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_addr[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_addr[2]~2_combout\ = (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\ & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg\(4)))) # (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(2),
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg\(4),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_addr[2]~2_combout\);

-- Location: LCCOMB_X23_Y19_N12
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_addr[3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_addr[3]~3_combout\ = (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\ & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg\(5)))) # (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(3),
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg\(5),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_addr[3]~3_combout\);

-- Location: LCCOMB_X23_Y19_N22
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_addr[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_addr[4]~4_combout\ = (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg\(6))) # (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\ & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg\(6),
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(4),
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\,
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_addr[4]~4_combout\);

-- Location: LCCOMB_X23_Y17_N22
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_addr[5]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_addr[5]~5_combout\ = (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\ & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg\(7)))) # (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(5),
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg\(7),
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\,
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_addr[5]~5_combout\);

-- Location: LCFF_X5_Y8_N5
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~106\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0|za_data\(10),
	sload => VCC,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~209_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~106_regout\);

-- Location: LCFF_X6_Y8_N29
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~74\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0|za_data\(10),
	sload => VCC,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~210_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~74_regout\);

-- Location: LCCOMB_X6_Y8_N28
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~163\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~163_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~106_regout\) # 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\)))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- (((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~74_regout\ & 
-- !\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~106_regout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~74_regout\,
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~163_combout\);

-- Location: LCFF_X7_Y8_N23
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~122\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0|za_data\(10),
	sload => VCC,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~211_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~122_regout\);

-- Location: LCFF_X8_Y8_N5
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~90\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0|za_data\(10),
	sload => VCC,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~208_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~90_regout\);

-- Location: LCCOMB_X7_Y8_N22
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~164\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~164_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~163_combout\ & 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~122_regout\)) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~163_combout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~90_regout\))))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~163_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~163_combout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~122_regout\,
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~90_regout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~164_combout\);

-- Location: LCCOMB_X7_Y8_N6
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~167\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~167_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~164_combout\))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ & 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~166_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~166_combout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~164_combout\,
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~167_combout\);

-- Location: LCFF_X7_Y8_N7
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~167_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload\(10));

-- Location: LCFF_X20_Y15_N5
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload\(10),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_ready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(10));

-- Location: LCCOMB_X20_Y15_N4
\u0|width_adapter_001|width_adapter_001|out_data[10]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_001|width_adapter_001|out_data[10]~10_combout\ = (\u0|width_adapter_001|width_adapter_001|data_reg\(10)) # 
-- ((!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & 
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter_001|width_adapter_001|data_reg\(10),
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(10),
	combout => \u0|width_adapter_001|width_adapter_001|out_data[10]~10_combout\);

-- Location: LCCOMB_X20_Y15_N12
\u0|cpu_nios|F_iw[10]~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_iw[10]~81_combout\ = (\u0|cpu_nios|D_iw[15]~0_combout\ & ((\u0|cpu_nios|F_iw[10]~80_combout\) # ((\u0|width_adapter_001|width_adapter_001|out_data[10]~10_combout\ & \u0|rsp_xbar_demux_004|src0_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|F_iw[10]~80_combout\,
	datab => \u0|width_adapter_001|width_adapter_001|out_data[10]~10_combout\,
	datac => \u0|rsp_xbar_demux_004|src0_valid~0_combout\,
	datad => \u0|cpu_nios|D_iw[15]~0_combout\,
	combout => \u0|cpu_nios|F_iw[10]~81_combout\);

-- Location: LCFF_X20_Y15_N13
\u0|cpu_nios|D_iw[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|F_iw[10]~81_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|cpu_nios|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|D_iw\(10));

-- Location: LCCOMB_X27_Y12_N20
\u0|cpu_nios|R_src2_lo[4]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|R_src2_lo[4]~5_combout\ = (!\u0|cpu_nios|R_src2_lo~0_combout\ & ((\u0|cpu_nios|R_src2_use_imm~regout\ & ((\u0|cpu_nios|D_iw\(10)))) # (!\u0|cpu_nios|R_src2_use_imm~regout\ & 
-- (\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(4),
	datab => \u0|cpu_nios|R_src2_use_imm~regout\,
	datac => \u0|cpu_nios|D_iw\(10),
	datad => \u0|cpu_nios|R_src2_lo~0_combout\,
	combout => \u0|cpu_nios|R_src2_lo[4]~5_combout\);

-- Location: LCFF_X27_Y12_N21
\u0|cpu_nios|E_src2[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|R_src2_lo[4]~5_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|E_src2\(4));

-- Location: LCCOMB_X14_Y12_N10
\u0|cmd_xbar_demux_001|WideOr0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_demux_001|WideOr0~0_combout\ = (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7) & 
-- (((!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|WideOr0~2_combout\ & 
-- !\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|WideOr0~4_combout\)) # (!\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7),
	datab => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|Equal0~0_combout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|WideOr0~2_combout\,
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|WideOr0~4_combout\,
	combout => \u0|cmd_xbar_demux_001|WideOr0~0_combout\);

-- Location: LCCOMB_X15_Y15_N16
\u0|cmd_xbar_demux_001|WideOr0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_demux_001|WideOr0~1_combout\ = (\u0|switches_s1_translator|switches_s1_translator|read_latency_shift_reg~0_combout\ & (\u0|cmd_xbar_demux_001|sink_ready~1_combout\ & 
-- !\u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|switches_s1_translator|switches_s1_translator|read_latency_shift_reg~0_combout\,
	datac => \u0|cmd_xbar_demux_001|sink_ready~1_combout\,
	datad => \u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \u0|cmd_xbar_demux_001|WideOr0~1_combout\);

-- Location: LCCOMB_X15_Y14_N2
\u0|cmd_xbar_demux_001|WideOr0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_demux_001|WideOr0~2_combout\ = (\u0|cmd_xbar_demux_001|WideOr0~1_combout\) # ((\u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\ & (\u0|cmd_xbar_demux_001|WideOr0~0_combout\ & \u0|width_adapter|width_adapter|count\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\,
	datab => \u0|cmd_xbar_demux_001|WideOr0~0_combout\,
	datac => \u0|cmd_xbar_demux_001|WideOr0~1_combout\,
	datad => \u0|width_adapter|width_adapter|count\(0),
	combout => \u0|cmd_xbar_demux_001|WideOr0~2_combout\);

-- Location: LCCOMB_X19_Y14_N26
\u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|end_begintransfer~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|end_begintransfer~1_combout\ = (\u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|end_begintransfer~0_combout\ & (((!\u0|cmd_xbar_demux_001|WideOr0~4_combout\ & 
-- !\u0|cmd_xbar_demux_001|WideOr0~2_combout\)) # (!\u0|cpu_nios_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|end_begintransfer~0_combout\,
	datab => \u0|cmd_xbar_demux_001|WideOr0~4_combout\,
	datac => \u0|cpu_nios_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\,
	datad => \u0|cmd_xbar_demux_001|WideOr0~2_combout\,
	combout => \u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|end_begintransfer~1_combout\);

-- Location: LCFF_X19_Y14_N27
\u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|end_begintransfer\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|end_begintransfer~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|end_begintransfer~regout\);

-- Location: LCCOMB_X19_Y14_N14
\u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|av_waitrequest~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|av_waitrequest~5_combout\ = (\u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|write_accepted~regout\) # 
-- ((\u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|end_begintransfer~regout\ & \u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|av_waitrequest~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|end_begintransfer~regout\,
	datac => \u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|write_accepted~regout\,
	datad => \u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|av_waitrequest~4_combout\,
	combout => \u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|av_waitrequest~5_combout\);

-- Location: LCCOMB_X19_Y14_N16
\u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|av_waitrequest~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|av_waitrequest~6_combout\ = (\u0|cpu_nios|d_read~regout\ & (\u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|av_waitrequest~3_combout\)) # (!\u0|cpu_nios|d_read~regout\ 
-- & (((!\u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|av_waitrequest~5_combout\) # (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_test_bench|d_write~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|av_waitrequest~3_combout\,
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_test_bench|d_write~regout\,
	datac => \u0|cpu_nios|d_read~regout\,
	datad => \u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|av_waitrequest~5_combout\,
	combout => \u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|av_waitrequest~6_combout\);

-- Location: LCCOMB_X19_Y14_N22
\u0|cpu_nios|E_valid~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_valid~2_combout\ = (\u0|cpu_nios|E_valid~3_combout\) # ((\u0|cpu_nios|E_stall~4_combout\) # ((\u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|av_waitrequest~6_combout\ & 
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_test_bench|d_write~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_valid~3_combout\,
	datab => \u0|cpu_nios|E_stall~4_combout\,
	datac => \u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|av_waitrequest~6_combout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_test_bench|d_write~regout\,
	combout => \u0|cpu_nios|E_valid~2_combout\);

-- Location: LCFF_X19_Y14_N23
\u0|cpu_nios|E_valid\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|E_valid~2_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|E_valid~regout\);

-- Location: LCCOMB_X28_Y13_N26
\u0|cpu_nios|R_src2_lo[9]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|R_src2_lo[9]~16_combout\ = (!\u0|cpu_nios|R_src2_lo~0_combout\ & ((\u0|cpu_nios|R_src2_use_imm~regout\ & ((\u0|cpu_nios|D_iw\(15)))) # (!\u0|cpu_nios|R_src2_use_imm~regout\ & 
-- (\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(9),
	datab => \u0|cpu_nios|R_src2_use_imm~regout\,
	datac => \u0|cpu_nios|D_iw\(15),
	datad => \u0|cpu_nios|R_src2_lo~0_combout\,
	combout => \u0|cpu_nios|R_src2_lo[9]~16_combout\);

-- Location: LCFF_X28_Y13_N27
\u0|cpu_nios|E_src2[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|R_src2_lo[9]~16_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|E_src2\(9));

-- Location: LCCOMB_X22_Y12_N26
\u0|cpu_nios|E_src1[7]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_src1[7]~17_combout\ = (\u0|cpu_nios|R_src1~18_combout\ & (\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|q_b\(7))) # (!\u0|cpu_nios|R_src1~18_combout\ & ((\u0|cpu_nios|D_iw\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|q_b\(7),
	datab => \u0|cpu_nios|R_src1~18_combout\,
	datad => \u0|cpu_nios|D_iw\(11),
	combout => \u0|cpu_nios|E_src1[7]~17_combout\);

-- Location: LCCOMB_X19_Y13_N20
\u0|cpu_nios|F_pc_plus_one[5]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_pc_plus_one[5]~10_combout\ = (\u0|cpu_nios|F_pc\(5) & (!\u0|cpu_nios|F_pc_plus_one[4]~9\)) # (!\u0|cpu_nios|F_pc\(5) & ((\u0|cpu_nios|F_pc_plus_one[4]~9\) # (GND)))
-- \u0|cpu_nios|F_pc_plus_one[5]~11\ = CARRY((!\u0|cpu_nios|F_pc_plus_one[4]~9\) # (!\u0|cpu_nios|F_pc\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|F_pc\(5),
	datad => VCC,
	cin => \u0|cpu_nios|F_pc_plus_one[4]~9\,
	combout => \u0|cpu_nios|F_pc_plus_one[5]~10_combout\,
	cout => \u0|cpu_nios|F_pc_plus_one[5]~11\);

-- Location: LCCOMB_X28_Y15_N26
\u0|cpu_nios|D_ctrl_retaddr~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|D_ctrl_retaddr~1_combout\ = (!\u0|cpu_nios|D_iw\(14) & (((\u0|cpu_nios|D_iw\(11) & !\u0|cpu_nios|D_iw\(15))) # (!\u0|cpu_nios|D_iw\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010101000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|D_iw\(14),
	datab => \u0|cpu_nios|D_iw\(11),
	datac => \u0|cpu_nios|D_iw\(12),
	datad => \u0|cpu_nios|D_iw\(15),
	combout => \u0|cpu_nios|D_ctrl_retaddr~1_combout\);

-- Location: LCCOMB_X28_Y15_N14
\u0|cpu_nios|D_ctrl_exception~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|D_ctrl_exception~5_combout\ = (\u0|cpu_nios|D_iw\(16)) # (((\u0|cpu_nios|D_iw\(14) & !\u0|cpu_nios|D_iw\(15))) # (!\u0|cpu_nios|D_iw\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|D_iw\(14),
	datab => \u0|cpu_nios|D_iw\(16),
	datac => \u0|cpu_nios|D_iw\(11),
	datad => \u0|cpu_nios|D_iw\(15),
	combout => \u0|cpu_nios|D_ctrl_exception~5_combout\);

-- Location: LCCOMB_X29_Y14_N22
\u0|cpu_nios|Equal2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|Equal2~2_combout\ = (!\u0|cpu_nios|D_iw\(1) & (!\u0|cpu_nios|D_iw\(0) & (!\u0|cpu_nios|D_iw\(3) & !\u0|cpu_nios|D_iw\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|D_iw\(1),
	datab => \u0|cpu_nios|D_iw\(0),
	datac => \u0|cpu_nios|D_iw\(3),
	datad => \u0|cpu_nios|D_iw\(4),
	combout => \u0|cpu_nios|Equal2~2_combout\);

-- Location: LCCOMB_X29_Y14_N6
\u0|cpu_nios|D_ctrl_exception~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|D_ctrl_exception~6_combout\ = ((!\u0|cpu_nios|Equal2~2_combout\) # (!\u0|cpu_nios|D_iw\(5))) # (!\u0|cpu_nios|D_iw\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|D_iw\(2),
	datac => \u0|cpu_nios|D_iw\(5),
	datad => \u0|cpu_nios|Equal2~2_combout\,
	combout => \u0|cpu_nios|D_ctrl_exception~6_combout\);

-- Location: LCCOMB_X28_Y15_N8
\u0|cpu_nios|D_ctrl_exception~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|D_ctrl_exception~7_combout\ = (\u0|cpu_nios|D_ctrl_exception~6_combout\ & (((\u0|cpu_nios|D_ctrl_exception~5_combout\) # (!\u0|cpu_nios|Equal101~2_combout\)) # (!\u0|cpu_nios|D_iw\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|D_iw\(12),
	datab => \u0|cpu_nios|Equal101~2_combout\,
	datac => \u0|cpu_nios|D_ctrl_exception~5_combout\,
	datad => \u0|cpu_nios|D_ctrl_exception~6_combout\,
	combout => \u0|cpu_nios|D_ctrl_exception~7_combout\);

-- Location: LCCOMB_X28_Y15_N4
\u0|cpu_nios|D_ctrl_retaddr~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|D_ctrl_retaddr~2_combout\ = (((\u0|cpu_nios|Equal101~4_combout\ & \u0|cpu_nios|D_ctrl_retaddr~1_combout\)) # (!\u0|cpu_nios|D_ctrl_force_src2_zero~1_combout\)) # (!\u0|cpu_nios|D_ctrl_exception~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|Equal101~4_combout\,
	datab => \u0|cpu_nios|D_ctrl_retaddr~1_combout\,
	datac => \u0|cpu_nios|D_ctrl_exception~7_combout\,
	datad => \u0|cpu_nios|D_ctrl_force_src2_zero~1_combout\,
	combout => \u0|cpu_nios|D_ctrl_retaddr~2_combout\);

-- Location: LCFF_X28_Y15_N5
\u0|cpu_nios|R_ctrl_retaddr\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|D_ctrl_retaddr~2_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|R_ctrl_retaddr~regout\);

-- Location: LCCOMB_X25_Y14_N4
\u0|cpu_nios|R_ctrl_br_nxt~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|R_ctrl_br_nxt~0_combout\ = (\u0|cpu_nios|D_iw\(2) & (!\u0|cpu_nios|D_iw\(0) & \u0|cpu_nios|D_iw\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu_nios|D_iw\(2),
	datac => \u0|cpu_nios|D_iw\(0),
	datad => \u0|cpu_nios|D_iw\(1),
	combout => \u0|cpu_nios|R_ctrl_br_nxt~0_combout\);

-- Location: LCFF_X25_Y14_N5
\u0|cpu_nios|R_ctrl_br\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|R_ctrl_br_nxt~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|R_ctrl_br~regout\);

-- Location: LCCOMB_X25_Y11_N8
\u0|cpu_nios|R_src1~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|R_src1~19_combout\ = (\u0|cpu_nios|R_valid~regout\ & ((\u0|cpu_nios|R_ctrl_retaddr~regout\) # ((\u0|cpu_nios|E_valid~regout\ & \u0|cpu_nios|R_ctrl_br~regout\)))) # (!\u0|cpu_nios|R_valid~regout\ & (((\u0|cpu_nios|E_valid~regout\ & 
-- \u0|cpu_nios|R_ctrl_br~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|R_valid~regout\,
	datab => \u0|cpu_nios|R_ctrl_retaddr~regout\,
	datac => \u0|cpu_nios|E_valid~regout\,
	datad => \u0|cpu_nios|R_ctrl_br~regout\,
	combout => \u0|cpu_nios|R_src1~19_combout\);

-- Location: LCFF_X22_Y12_N27
\u0|cpu_nios|E_src1[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|E_src1[7]~17_combout\,
	sdata => \u0|cpu_nios|F_pc_plus_one[5]~10_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|cpu_nios|R_src1~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|E_src1\(7));

-- Location: LCCOMB_X22_Y14_N22
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_byteenable[1]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_byteenable[1]~3_combout\ = (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|byteenable\(1)) # 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|byteenable\(1),
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\,
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_byteenable[1]~3_combout\);

-- Location: LCCOMB_X28_Y18_N18
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[12]~feeder_combout\ = 
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(12),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[12]~feeder_combout\);

-- Location: LCFF_X28_Y18_N19
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[12]~feeder_combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(12));

-- Location: LCCOMB_X27_Y17_N28
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~27_combout\ = 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(12))))) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(9) & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_rd_d1~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(9),
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_rd_d1~regout\,
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(12),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~27_combout\);

-- Location: LCFF_X27_Y17_N29
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~27_combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(9));

-- Location: LCCOMB_X28_Y13_N30
\u0|cmd_xbar_mux|src_payload~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux|src_payload~19_combout\ = (\u0|cpu_nios|d_writedata\(9) & \u0|cmd_xbar_mux|arb|grant[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|d_writedata\(9),
	datac => \u0|cmd_xbar_mux|arb|grant[1]~0_combout\,
	combout => \u0|cmd_xbar_mux|src_payload~19_combout\);

-- Location: LCFF_X28_Y13_N31
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux|src_payload~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata\(9));

-- Location: LCCOMB_X28_Y13_N16
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[9]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[9]~18_combout\ = (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(9))) # (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\ & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(9),
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata\(9),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[9]~18_combout\);

-- Location: LCCOMB_X27_Y16_N18
\u0|cmd_xbar_mux|src_payload~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux|src_payload~13_combout\ = (\u0|cpu_nios|d_writedata\(11) & \u0|cmd_xbar_mux|arb|grant[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|d_writedata\(11),
	datac => \u0|cmd_xbar_mux|arb|grant[1]~0_combout\,
	combout => \u0|cmd_xbar_mux|src_payload~13_combout\);

-- Location: LCFF_X27_Y16_N19
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux|src_payload~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata\(11));

-- Location: LCCOMB_X27_Y16_N28
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[11]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[11]~12_combout\ = (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(11))) # (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\ & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(11),
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata\(11),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[11]~12_combout\);

-- Location: LCCOMB_X23_Y13_N4
\u0|cpu_nios|E_logic_result[1]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_logic_result[1]~32_combout\ = (\u0|cpu_nios|E_src2\(1) & (\u0|cpu_nios|R_logic_op\(1) $ (((\u0|cpu_nios|R_logic_op\(0) & \u0|cpu_nios|E_src1\(1)))))) # (!\u0|cpu_nios|E_src2\(1) & ((\u0|cpu_nios|R_logic_op\(1) & ((\u0|cpu_nios|E_src1\(1)))) 
-- # (!\u0|cpu_nios|R_logic_op\(1) & (!\u0|cpu_nios|R_logic_op\(0) & !\u0|cpu_nios|E_src1\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|R_logic_op\(0),
	datab => \u0|cpu_nios|R_logic_op\(1),
	datac => \u0|cpu_nios|E_src2\(1),
	datad => \u0|cpu_nios|E_src1\(1),
	combout => \u0|cpu_nios|E_logic_result[1]~32_combout\);

-- Location: LCCOMB_X20_Y14_N26
\u0|cpu_nios|W_alu_result[1]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|W_alu_result[1]~24_combout\ = (\u0|cpu_nios|R_ctrl_logic~regout\ & ((\u0|cpu_nios|E_logic_result[1]~32_combout\))) # (!\u0|cpu_nios|R_ctrl_logic~regout\ & (\u0|cpu_nios|E_arith_result[1]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|R_ctrl_logic~regout\,
	datab => \u0|cpu_nios|E_arith_result[1]~6_combout\,
	datad => \u0|cpu_nios|E_logic_result[1]~32_combout\,
	combout => \u0|cpu_nios|W_alu_result[1]~24_combout\);

-- Location: LCCOMB_X24_Y14_N2
\u0|cpu_nios|D_ctrl_rot_right~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|D_ctrl_rot_right~0_combout\ = (!\u0|cpu_nios|D_iw\(15) & (\u0|cpu_nios|D_iw\(14) & \u0|cpu_nios|D_ctrl_shift_logical~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu_nios|D_iw\(15),
	datac => \u0|cpu_nios|D_iw\(14),
	datad => \u0|cpu_nios|D_ctrl_shift_logical~0_combout\,
	combout => \u0|cpu_nios|D_ctrl_rot_right~0_combout\);

-- Location: LCFF_X24_Y14_N3
\u0|cpu_nios|R_ctrl_rot_right\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|D_ctrl_rot_right~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|R_ctrl_rot_right~regout\);

-- Location: LCCOMB_X24_Y14_N20
\u0|cpu_nios|D_ctrl_shift_logical~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|D_ctrl_shift_logical~1_combout\ = (\u0|cpu_nios|D_iw\(15) & (!\u0|cpu_nios|D_iw\(16) & \u0|cpu_nios|D_ctrl_shift_logical~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu_nios|D_iw\(15),
	datac => \u0|cpu_nios|D_iw\(16),
	datad => \u0|cpu_nios|D_ctrl_shift_logical~0_combout\,
	combout => \u0|cpu_nios|D_ctrl_shift_logical~1_combout\);

-- Location: LCFF_X24_Y14_N21
\u0|cpu_nios|R_ctrl_shift_logical\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|D_ctrl_shift_logical~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|R_ctrl_shift_logical~regout\);

-- Location: LCCOMB_X24_Y14_N10
\u0|cpu_nios|D_ctrl_shift_rot_right~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|D_ctrl_shift_rot_right~0_combout\ = (\u0|cpu_nios|D_iw\(14) & (\u0|cpu_nios|D_iw\(12) & (!\u0|cpu_nios|D_iw\(13) & \u0|cpu_nios|Equal2~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|D_iw\(14),
	datab => \u0|cpu_nios|D_iw\(12),
	datac => \u0|cpu_nios|D_iw\(13),
	datad => \u0|cpu_nios|Equal2~4_combout\,
	combout => \u0|cpu_nios|D_ctrl_shift_rot_right~0_combout\);

-- Location: LCFF_X24_Y14_N11
\u0|cpu_nios|R_ctrl_shift_rot_right\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|D_ctrl_shift_rot_right~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|R_ctrl_shift_rot_right~regout\);

-- Location: LCCOMB_X24_Y14_N8
\u0|cpu_nios|E_shift_rot_result_nxt[31]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_shift_rot_result_nxt[31]~27_combout\ = (\u0|cpu_nios|R_ctrl_shift_rot_right~regout\ & ((\u0|cpu_nios|E_shift_rot_fill_bit~0_combout\))) # (!\u0|cpu_nios|R_ctrl_shift_rot_right~regout\ & (\u0|cpu_nios|E_shift_rot_result\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_shift_rot_result\(30),
	datab => \u0|cpu_nios|E_shift_rot_fill_bit~0_combout\,
	datad => \u0|cpu_nios|R_ctrl_shift_rot_right~regout\,
	combout => \u0|cpu_nios|E_shift_rot_result_nxt[31]~27_combout\);

-- Location: LCCOMB_X28_Y15_N0
\u0|cpu_nios|Equal101~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|Equal101~5_combout\ = (!\u0|cpu_nios|D_iw\(11) & (!\u0|cpu_nios|D_iw\(15) & (\u0|cpu_nios|D_iw\(12) & \u0|cpu_nios|Equal101~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|D_iw\(11),
	datab => \u0|cpu_nios|D_iw\(15),
	datac => \u0|cpu_nios|D_iw\(12),
	datad => \u0|cpu_nios|Equal101~4_combout\,
	combout => \u0|cpu_nios|Equal101~5_combout\);

-- Location: LCCOMB_X25_Y13_N4
\u0|cpu_nios|Equal101~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|Equal101~6_combout\ = (!\u0|cpu_nios|D_iw\(14) & \u0|cpu_nios|Equal101~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|D_iw\(14),
	datad => \u0|cpu_nios|Equal101~5_combout\,
	combout => \u0|cpu_nios|Equal101~6_combout\);

-- Location: LCFF_X25_Y13_N5
\u0|cpu_nios|R_ctrl_rdctl_inst\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|Equal101~6_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|R_ctrl_rdctl_inst~regout\);

-- Location: LCCOMB_X22_Y12_N2
\u0|cpu_nios|D_ctrl_alu_force_xor~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|D_ctrl_alu_force_xor~5_combout\ = (!\u0|cpu_nios|D_iw\(13) & (!\u0|cpu_nios|D_iw\(11) & !\u0|cpu_nios|D_iw\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu_nios|D_iw\(13),
	datac => \u0|cpu_nios|D_iw\(11),
	datad => \u0|cpu_nios|D_iw\(12),
	combout => \u0|cpu_nios|D_ctrl_alu_force_xor~5_combout\);

-- Location: LCCOMB_X29_Y14_N18
\u0|cpu_nios|D_ctrl_br_cmp~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|D_ctrl_br_cmp~0_combout\ = (\u0|cpu_nios|D_iw\(5) & ((\u0|cpu_nios|Equal2~2_combout\) # ((\u0|cpu_nios|Equal2~0_combout\ & \u0|cpu_nios|D_ctrl_alu_force_xor~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|Equal2~0_combout\,
	datab => \u0|cpu_nios|D_ctrl_alu_force_xor~5_combout\,
	datac => \u0|cpu_nios|D_iw\(5),
	datad => \u0|cpu_nios|Equal2~2_combout\,
	combout => \u0|cpu_nios|D_ctrl_br_cmp~0_combout\);

-- Location: LCCOMB_X25_Y14_N18
\u0|cpu_nios|D_ctrl_br_cmp~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|D_ctrl_br_cmp~2_combout\ = (\u0|cpu_nios|R_ctrl_br_nxt~0_combout\) # ((!\u0|cpu_nios|D_iw\(2) & ((\u0|cpu_nios|D_ctrl_br_cmp~1_combout\) # (\u0|cpu_nios|D_ctrl_br_cmp~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|D_ctrl_br_cmp~1_combout\,
	datab => \u0|cpu_nios|D_iw\(2),
	datac => \u0|cpu_nios|R_ctrl_br_nxt~0_combout\,
	datad => \u0|cpu_nios|D_ctrl_br_cmp~0_combout\,
	combout => \u0|cpu_nios|D_ctrl_br_cmp~2_combout\);

-- Location: LCFF_X25_Y14_N19
\u0|cpu_nios|R_ctrl_br_cmp\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|D_ctrl_br_cmp~2_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|R_ctrl_br_cmp~regout\);

-- Location: LCCOMB_X23_Y14_N0
\u0|cpu_nios|E_alu_result~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_alu_result~14_combout\ = (\u0|cpu_nios|R_ctrl_rdctl_inst~regout\) # (\u0|cpu_nios|R_ctrl_br_cmp~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu_nios|R_ctrl_rdctl_inst~regout\,
	datad => \u0|cpu_nios|R_ctrl_br_cmp~regout\,
	combout => \u0|cpu_nios|E_alu_result~14_combout\);

-- Location: LCCOMB_X21_Y15_N12
\u0|cpu_nios|W_rf_wr_data[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|W_rf_wr_data[2]~4_combout\ = (\u0|cpu_nios|R_ctrl_ld~regout\ & (\u0|cpu_nios|av_ld_byte0_data\(2))) # (!\u0|cpu_nios|R_ctrl_ld~regout\ & (((\u0|cpu_nios|W_alu_result\(2) & !\u0|cpu_nios|E_alu_result~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|av_ld_byte0_data\(2),
	datab => \u0|cpu_nios|W_alu_result\(2),
	datac => \u0|cpu_nios|E_alu_result~14_combout\,
	datad => \u0|cpu_nios|R_ctrl_ld~regout\,
	combout => \u0|cpu_nios|W_rf_wr_data[2]~4_combout\);

-- Location: LCFF_X20_Y14_N21
\u0|cpu_nios|av_ld_aligning_data\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|av_ld_aligning_data_nxt~2_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|av_ld_aligning_data~regout\);

-- Location: LCCOMB_X17_Y15_N16
\u0|rsp_xbar_demux_004|src1_valid~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_demux_004|src1_valid~0_combout\ = (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\ & 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|rp_valid~combout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\) # 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	combout => \u0|rsp_xbar_demux_004|src1_valid~0_combout\);

-- Location: LCCOMB_X19_Y15_N2
\u0|rsp_xbar_demux_001|src1_valid\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_demux_001|src1_valid~combout\ = (!\u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\ & 
-- \u0|switches_s1_translator|switches_s1_translator|read_latency_shift_reg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	datad => \u0|switches_s1_translator|switches_s1_translator|read_latency_shift_reg\(0),
	combout => \u0|rsp_xbar_demux_001|src1_valid~combout\);

-- Location: LCCOMB_X19_Y15_N8
\u0|switches|read_mux_out[3]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|switches|read_mux_out\(3) = (\SW~combout\(3) & (!\u0|switches|Equal0~2_combout\ & ((!\u0|leds|Equal0~1_combout\) # (!\u0|cmd_xbar_mux_001|WideOr1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW~combout\(3),
	datab => \u0|cmd_xbar_mux_001|WideOr1~0_combout\,
	datac => \u0|leds|Equal0~1_combout\,
	datad => \u0|switches|Equal0~2_combout\,
	combout => \u0|switches|read_mux_out\(3));

-- Location: LCFF_X19_Y15_N9
\u0|switches|readdata[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|switches|read_mux_out\(3),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|switches|readdata\(3));

-- Location: LCFF_X19_Y15_N13
\u0|switches_s1_translator|switches_s1_translator|av_readdata_pre[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|switches|readdata\(3),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|switches_s1_translator|switches_s1_translator|av_readdata_pre\(3));

-- Location: LCCOMB_X21_Y17_N8
\u0|rsp_xbar_demux|src1_valid\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_demux|src1_valid~combout\ = (!\u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\ & 
-- \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|read_latency_shift_reg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	datad => \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \u0|rsp_xbar_demux|src1_valid~combout\);

-- Location: LCCOMB_X19_Y15_N12
\u0|cpu_nios|av_ld_byte0_data_nxt[3]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|av_ld_byte0_data_nxt[3]~25_combout\ = (\u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(3) & ((\u0|rsp_xbar_demux|src1_valid~combout\) # ((\u0|rsp_xbar_demux_001|src1_valid~combout\ & 
-- \u0|switches_s1_translator|switches_s1_translator|av_readdata_pre\(3))))) # (!\u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(3) & (\u0|rsp_xbar_demux_001|src1_valid~combout\ & 
-- (\u0|switches_s1_translator|switches_s1_translator|av_readdata_pre\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(3),
	datab => \u0|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \u0|switches_s1_translator|switches_s1_translator|av_readdata_pre\(3),
	datad => \u0|rsp_xbar_demux|src1_valid~combout\,
	combout => \u0|cpu_nios|av_ld_byte0_data_nxt[3]~25_combout\);

-- Location: LCCOMB_X17_Y15_N8
\u0|width_adapter_001|width_adapter_001|data_reg~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_001|width_adapter_001|data_reg~1_combout\ = (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\ & ((\u0|width_adapter_001|width_adapter_001|data_reg\(3)) # 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\,
	datac => \u0|width_adapter_001|width_adapter_001|data_reg\(3),
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(3),
	combout => \u0|width_adapter_001|width_adapter_001|data_reg~1_combout\);

-- Location: LCFF_X17_Y15_N9
\u0|width_adapter_001|width_adapter_001|data_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|width_adapter_001|width_adapter_001|data_reg~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_001|width_adapter_001|data_reg\(3));

-- Location: LCCOMB_X17_Y15_N26
\u0|width_adapter_001|width_adapter_001|out_data[3]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_001|width_adapter_001|out_data[3]~1_combout\ = (\u0|width_adapter_001|width_adapter_001|data_reg\(3)) # 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(3) & 
-- !\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|width_adapter_001|width_adapter_001|data_reg\(3),
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(3),
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	combout => \u0|width_adapter_001|width_adapter_001|out_data[3]~1_combout\);

-- Location: LCCOMB_X18_Y15_N18
\u0|cpu_nios|av_ld_byte0_data_nxt[3]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|av_ld_byte0_data_nxt[3]~27_combout\ = (\u0|cpu_nios|av_ld_byte0_data_nxt[3]~26_combout\) # ((\u0|cpu_nios|av_ld_byte0_data_nxt[3]~25_combout\) # ((\u0|rsp_xbar_demux_004|src1_valid~0_combout\ & 
-- \u0|width_adapter_001|width_adapter_001|out_data[3]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|av_ld_byte0_data_nxt[3]~26_combout\,
	datab => \u0|rsp_xbar_demux_004|src1_valid~0_combout\,
	datac => \u0|cpu_nios|av_ld_byte0_data_nxt[3]~25_combout\,
	datad => \u0|width_adapter_001|width_adapter_001|out_data[3]~1_combout\,
	combout => \u0|cpu_nios|av_ld_byte0_data_nxt[3]~27_combout\);

-- Location: LCCOMB_X25_Y14_N0
\u0|cpu_nios|D_ctrl_ld_signed~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|D_ctrl_ld_signed~0_combout\ = (\u0|cpu_nios|D_iw\(2) & (\u0|cpu_nios|D_iw\(0) & \u0|cpu_nios|D_iw\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu_nios|D_iw\(2),
	datac => \u0|cpu_nios|D_iw\(0),
	datad => \u0|cpu_nios|D_iw\(1),
	combout => \u0|cpu_nios|D_ctrl_ld_signed~0_combout\);

-- Location: LCFF_X25_Y14_N1
\u0|cpu_nios|R_ctrl_ld_signed\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|D_ctrl_ld_signed~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|R_ctrl_ld_signed~regout\);

-- Location: LCCOMB_X22_Y15_N4
\u0|cpu_nios|av_ld_byte1_data[7]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|av_ld_byte1_data[7]~7_combout\ = (\u0|cpu_nios|av_ld_aligning_data~regout\ & ((\u0|cpu_nios|av_fill_bit~1_combout\))) # (!\u0|cpu_nios|av_ld_aligning_data~regout\ & (\u0|rsp_xbar_mux_001|src_data\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_mux_001|src_data\(15),
	datab => \u0|cpu_nios|av_fill_bit~1_combout\,
	datad => \u0|cpu_nios|av_ld_aligning_data~regout\,
	combout => \u0|cpu_nios|av_ld_byte1_data[7]~7_combout\);

-- Location: LCCOMB_X22_Y15_N2
\u0|cpu_nios|av_ld_byte2_data[7]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|av_ld_byte2_data[7]~2_combout\ = (\u0|cpu_nios|av_ld_aligning_data~regout\ & ((\u0|cpu_nios|av_fill_bit~1_combout\))) # (!\u0|cpu_nios|av_ld_aligning_data~regout\ & (\u0|rsp_xbar_mux_001|src_data\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_mux_001|src_data\(23),
	datab => \u0|cpu_nios|av_fill_bit~1_combout\,
	datad => \u0|cpu_nios|av_ld_aligning_data~regout\,
	combout => \u0|cpu_nios|av_ld_byte2_data[7]~2_combout\);

-- Location: LCFF_X3_Y7_N29
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~63\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0|za_data\(15),
	sload => VCC,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~215_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~63_regout\);

-- Location: LCFF_X3_Y7_N3
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~47\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0|za_data\(15),
	sload => VCC,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~212_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~47_regout\);

-- Location: LCCOMB_X3_Y7_N2
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~206\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~206_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~205_combout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~63_regout\) # 
-- ((!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\)))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~205_combout\ & 
-- (((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~47_regout\ & 
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~205_combout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~63_regout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~47_regout\,
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~206_combout\);

-- Location: LCFF_X1_Y8_N5
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~111\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0|za_data\(15),
	sload => VCC,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~209_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~111_regout\);

-- Location: LCFF_X1_Y8_N7
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~79\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0|za_data\(15),
	sload => VCC,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~210_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~79_regout\);

-- Location: LCCOMB_X1_Y8_N6
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~203\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~203_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~111_regout\) # 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\)))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- (((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~79_regout\ & 
-- !\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~111_regout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~79_regout\,
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~203_combout\);

-- Location: LCFF_X2_Y8_N31
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~127\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0|za_data\(15),
	sload => VCC,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~211_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~127_regout\);

-- Location: LCFF_X2_Y8_N13
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~95\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0|za_data\(15),
	sload => VCC,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~208_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~95_regout\);

-- Location: LCCOMB_X2_Y8_N30
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~204\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~204_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~203_combout\ & 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~127_regout\)) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~203_combout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~95_regout\))))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~203_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~203_combout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~127_regout\,
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~95_regout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~204_combout\);

-- Location: LCCOMB_X3_Y8_N0
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~207\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~207_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~204_combout\))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ & 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~206_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~206_combout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~204_combout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~207_combout\);

-- Location: LCFF_X3_Y8_N1
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~207_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload\(15));

-- Location: LCFF_X20_Y16_N15
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload\(15),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_ready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(15));

-- Location: LCCOMB_X17_Y17_N8
\u0|rsp_xbar_demux_003|src1_valid\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_demux_003|src1_valid~combout\ = (\u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- !\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	combout => \u0|rsp_xbar_demux_003|src1_valid~combout\);

-- Location: LCFF_X16_Y17_N7
\u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(12));

-- Location: LCCOMB_X17_Y18_N16
\u0|rsp_xbar_demux_002|src1_valid\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_demux_002|src1_valid~combout\ = (!\u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\ & 
-- \u0|leds_s1_translator|leds_s1_translator|read_latency_shift_reg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	datad => \u0|leds_s1_translator|leds_s1_translator|read_latency_shift_reg\(0),
	combout => \u0|rsp_xbar_demux_002|src1_valid~combout\);

-- Location: LCCOMB_X16_Y17_N6
\u0|rsp_xbar_mux_001|src_data[12]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_data[12]~8_combout\ = (\u0|leds_s1_translator|leds_s1_translator|av_readdata_pre\(12) & ((\u0|rsp_xbar_demux_002|src1_valid~combout\) # ((\u0|rsp_xbar_demux_003|src1_valid~combout\ & 
-- \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(12))))) # (!\u0|leds_s1_translator|leds_s1_translator|av_readdata_pre\(12) & (\u0|rsp_xbar_demux_003|src1_valid~combout\ & 
-- (\u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|leds_s1_translator|leds_s1_translator|av_readdata_pre\(12),
	datab => \u0|rsp_xbar_demux_003|src1_valid~combout\,
	datac => \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(12),
	datad => \u0|rsp_xbar_demux_002|src1_valid~combout\,
	combout => \u0|rsp_xbar_mux_001|src_data[12]~8_combout\);

-- Location: LCFF_X3_Y7_N23
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~60\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0|za_data\(12),
	sload => VCC,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~215_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~60_regout\);

-- Location: LCFF_X3_Y7_N21
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~44\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0|za_data\(12),
	sload => VCC,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~212_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~44_regout\);

-- Location: LCCOMB_X3_Y7_N20
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~186\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~186_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~185_combout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~60_regout\) # 
-- ((!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\)))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~185_combout\ & 
-- (((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~44_regout\ & 
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~185_combout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~60_regout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~44_regout\,
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~186_combout\);

-- Location: LCCOMB_X3_Y8_N24
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~187\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~187_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ & 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~184_combout\)) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~186_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~184_combout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~186_combout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~187_combout\);

-- Location: LCFF_X3_Y8_N25
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~187_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload\(12));

-- Location: LCFF_X20_Y16_N11
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload\(12),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_ready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(12));

-- Location: LCCOMB_X21_Y16_N24
\u0|width_adapter_001|width_adapter_001|data_reg~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_001|width_adapter_001|data_reg~6_combout\ = (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\ & 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & ((\u0|width_adapter_001|width_adapter_001|data_reg\(12)) # 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datac => \u0|width_adapter_001|width_adapter_001|data_reg\(12),
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(12),
	combout => \u0|width_adapter_001|width_adapter_001|data_reg~6_combout\);

-- Location: LCFF_X21_Y16_N25
\u0|width_adapter_001|width_adapter_001|data_reg[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|width_adapter_001|width_adapter_001|data_reg~6_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_001|width_adapter_001|data_reg\(12));

-- Location: LCCOMB_X20_Y16_N10
\u0|width_adapter_001|width_adapter_001|out_data[12]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_001|width_adapter_001|out_data[12]~15_combout\ = (\u0|width_adapter_001|width_adapter_001|data_reg\(12)) # 
-- ((!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & 
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(12),
	datad => \u0|width_adapter_001|width_adapter_001|data_reg\(12),
	combout => \u0|width_adapter_001|width_adapter_001|out_data[12]~15_combout\);

-- Location: LCCOMB_X20_Y16_N20
\u0|rsp_xbar_mux_001|src_data[12]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_data\(12) = (\u0|rsp_xbar_mux_001|src_data[12]~7_combout\) # ((\u0|rsp_xbar_mux_001|src_data[12]~8_combout\) # ((\u0|rsp_xbar_demux_004|src1_valid~0_combout\ & \u0|width_adapter_001|width_adapter_001|out_data[12]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_mux_001|src_data[12]~7_combout\,
	datab => \u0|rsp_xbar_demux_004|src1_valid~0_combout\,
	datac => \u0|rsp_xbar_mux_001|src_data[12]~8_combout\,
	datad => \u0|width_adapter_001|width_adapter_001|out_data[12]~15_combout\,
	combout => \u0|rsp_xbar_mux_001|src_data\(12));

-- Location: LCCOMB_X22_Y15_N8
\u0|cpu_nios|av_ld_byte1_data[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|av_ld_byte1_data[4]~4_combout\ = (\u0|cpu_nios|av_ld_aligning_data~regout\ & ((\u0|cpu_nios|av_fill_bit~1_combout\))) # (!\u0|cpu_nios|av_ld_aligning_data~regout\ & (\u0|rsp_xbar_mux_001|src_data\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|av_ld_aligning_data~regout\,
	datab => \u0|rsp_xbar_mux_001|src_data\(12),
	datad => \u0|cpu_nios|av_fill_bit~1_combout\,
	combout => \u0|cpu_nios|av_ld_byte1_data[4]~4_combout\);

-- Location: LCCOMB_X17_Y15_N24
\u0|rsp_xbar_mux_001|src_payload~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_payload~2_combout\ = (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\ & 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & 
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|rp_valid~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	combout => \u0|rsp_xbar_mux_001|src_payload~2_combout\);

-- Location: LCCOMB_X21_Y17_N28
\u0|rsp_xbar_mux_001|src_data[20]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_data[20]~21_combout\ = (\u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(20) & ((\u0|rsp_xbar_demux_003|src1_valid~combout\) # ((\u0|rsp_xbar_demux|src1_valid~combout\ & 
-- \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(20))))) # (!\u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(20) & 
-- (\u0|rsp_xbar_demux|src1_valid~combout\ & (\u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(20),
	datab => \u0|rsp_xbar_demux|src1_valid~combout\,
	datac => \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(20),
	datad => \u0|rsp_xbar_demux_003|src1_valid~combout\,
	combout => \u0|rsp_xbar_mux_001|src_data[20]~21_combout\);

-- Location: LCCOMB_X23_Y18_N0
\u0|rsp_xbar_mux_001|src_data[20]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_data\(20) = (\u0|rsp_xbar_mux_001|src_data[20]~21_combout\) # 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(4) & \u0|rsp_xbar_mux_001|src_payload~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(4),
	datab => \u0|rsp_xbar_mux_001|src_payload~2_combout\,
	datad => \u0|rsp_xbar_mux_001|src_data[20]~21_combout\,
	combout => \u0|rsp_xbar_mux_001|src_data\(20));

-- Location: LCCOMB_X23_Y15_N26
\u0|cpu_nios|av_ld_byte2_data[4]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|av_ld_byte2_data[4]~5_combout\ = (\u0|cpu_nios|av_ld_aligning_data~regout\ & (\u0|cpu_nios|av_fill_bit~1_combout\)) # (!\u0|cpu_nios|av_ld_aligning_data~regout\ & ((\u0|rsp_xbar_mux_001|src_data\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|av_ld_aligning_data~regout\,
	datab => \u0|cpu_nios|av_fill_bit~1_combout\,
	datad => \u0|rsp_xbar_mux_001|src_data\(20),
	combout => \u0|cpu_nios|av_ld_byte2_data[4]~5_combout\);

-- Location: LCCOMB_X24_Y16_N6
\u0|cpu_nios|av_ld_byte3_data_nxt~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|av_ld_byte3_data_nxt~21_combout\ = (\u0|rsp_xbar_mux_001|src_payload~2_combout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(12)) # 
-- ((\u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(28) & \u0|rsp_xbar_demux|src1_valid~combout\)))) # (!\u0|rsp_xbar_mux_001|src_payload~2_combout\ & 
-- (((\u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(28) & \u0|rsp_xbar_demux|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_mux_001|src_payload~2_combout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(12),
	datac => \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(28),
	datad => \u0|rsp_xbar_demux|src1_valid~combout\,
	combout => \u0|cpu_nios|av_ld_byte3_data_nxt~21_combout\);

-- Location: LCCOMB_X23_Y15_N20
\u0|cpu_nios|av_ld_byte3_data_nxt~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|av_ld_byte3_data_nxt~29_combout\ = (\u0|cpu_nios|av_ld_aligning_data~regout\ & (\u0|cpu_nios|av_fill_bit~0_combout\ & (\u0|cpu_nios|R_ctrl_ld_signed~regout\))) # (!\u0|cpu_nios|av_ld_aligning_data~regout\ & 
-- (((\u0|cpu_nios|av_ld_byte3_data_nxt~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|av_ld_aligning_data~regout\,
	datab => \u0|cpu_nios|av_fill_bit~0_combout\,
	datac => \u0|cpu_nios|R_ctrl_ld_signed~regout\,
	datad => \u0|cpu_nios|av_ld_byte3_data_nxt~21_combout\,
	combout => \u0|cpu_nios|av_ld_byte3_data_nxt~29_combout\);

-- Location: LCCOMB_X20_Y14_N16
\u0|cpu_nios|av_ld_align_cycle_nxt[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|av_ld_align_cycle_nxt[1]~1_combout\ = (\u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|av_waitrequest~3_combout\ & (\u0|cpu_nios|av_ld_align_cycle\(0) $ ((\u0|cpu_nios|av_ld_align_cycle\(1))))) # 
-- (!\u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|av_waitrequest~3_combout\ & (!\u0|cpu_nios|d_read~regout\ & (\u0|cpu_nios|av_ld_align_cycle\(0) $ (\u0|cpu_nios|av_ld_align_cycle\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|av_waitrequest~3_combout\,
	datab => \u0|cpu_nios|av_ld_align_cycle\(0),
	datac => \u0|cpu_nios|av_ld_align_cycle\(1),
	datad => \u0|cpu_nios|d_read~regout\,
	combout => \u0|cpu_nios|av_ld_align_cycle_nxt[1]~1_combout\);

-- Location: LCFF_X20_Y14_N17
\u0|cpu_nios|av_ld_align_cycle[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|av_ld_align_cycle_nxt[1]~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|av_ld_align_cycle\(1));

-- Location: LCCOMB_X20_Y14_N4
\u0|cpu_nios|av_ld_rshift8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|av_ld_rshift8~0_combout\ = (\u0|cpu_nios|W_alu_result\(1) & (((\u0|cpu_nios|W_alu_result\(0) & !\u0|cpu_nios|av_ld_align_cycle\(0))) # (!\u0|cpu_nios|av_ld_align_cycle\(1)))) # (!\u0|cpu_nios|W_alu_result\(1) & (\u0|cpu_nios|W_alu_result\(0) 
-- & (!\u0|cpu_nios|av_ld_align_cycle\(1) & !\u0|cpu_nios|av_ld_align_cycle\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|W_alu_result\(0),
	datab => \u0|cpu_nios|W_alu_result\(1),
	datac => \u0|cpu_nios|av_ld_align_cycle\(1),
	datad => \u0|cpu_nios|av_ld_align_cycle\(0),
	combout => \u0|cpu_nios|av_ld_rshift8~0_combout\);

-- Location: LCCOMB_X21_Y15_N18
\u0|cpu_nios|av_ld_rshift8~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|av_ld_rshift8~1_combout\ = (!\u0|cpu_nios|av_ld_rshift8~0_combout\) # (!\u0|cpu_nios|av_ld_aligning_data~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|av_ld_aligning_data~regout\,
	datad => \u0|cpu_nios|av_ld_rshift8~0_combout\,
	combout => \u0|cpu_nios|av_ld_rshift8~1_combout\);

-- Location: LCFF_X23_Y15_N21
\u0|cpu_nios|av_ld_byte3_data[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|av_ld_byte3_data_nxt~29_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|cpu_nios|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|av_ld_byte3_data\(4));

-- Location: LCFF_X23_Y15_N27
\u0|cpu_nios|av_ld_byte2_data[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|av_ld_byte2_data[4]~5_combout\,
	sdata => \u0|cpu_nios|av_ld_byte3_data\(4),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|cpu_nios|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|av_ld_byte2_data\(4));

-- Location: LCCOMB_X21_Y15_N14
\u0|cpu_nios|av_ld_byte1_data_en~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|av_ld_byte1_data_en~0_combout\ = (\u0|cpu_nios|av_ld_rshift8~0_combout\) # (((\u0|cpu_nios|D_iw\(4)) # (!\u0|cpu_nios|D_iw\(3))) # (!\u0|cpu_nios|av_ld_aligning_data~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|av_ld_rshift8~0_combout\,
	datab => \u0|cpu_nios|av_ld_aligning_data~regout\,
	datac => \u0|cpu_nios|D_iw\(3),
	datad => \u0|cpu_nios|D_iw\(4),
	combout => \u0|cpu_nios|av_ld_byte1_data_en~0_combout\);

-- Location: LCFF_X22_Y15_N9
\u0|cpu_nios|av_ld_byte1_data[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|av_ld_byte1_data[4]~4_combout\,
	sdata => \u0|cpu_nios|av_ld_byte2_data\(4),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|cpu_nios|ALT_INV_av_ld_rshift8~1_combout\,
	ena => \u0|cpu_nios|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|av_ld_byte1_data\(4));

-- Location: LCCOMB_X21_Y15_N26
\u0|cpu_nios|av_ld_byte0_data_nxt[4]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|av_ld_byte0_data_nxt[4]~44_combout\ = (\u0|cpu_nios|av_ld_aligning_data~regout\ & ((\u0|cpu_nios|av_ld_rshift8~0_combout\ & ((\u0|cpu_nios|av_ld_byte1_data\(4)))) # (!\u0|cpu_nios|av_ld_rshift8~0_combout\ & 
-- (\u0|cpu_nios|av_ld_byte0_data_nxt[4]~30_combout\)))) # (!\u0|cpu_nios|av_ld_aligning_data~regout\ & (\u0|cpu_nios|av_ld_byte0_data_nxt[4]~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|av_ld_byte0_data_nxt[4]~30_combout\,
	datab => \u0|cpu_nios|av_ld_byte1_data\(4),
	datac => \u0|cpu_nios|av_ld_aligning_data~regout\,
	datad => \u0|cpu_nios|av_ld_rshift8~0_combout\,
	combout => \u0|cpu_nios|av_ld_byte0_data_nxt[4]~44_combout\);

-- Location: LCCOMB_X21_Y15_N4
\u0|cpu_nios|av_ld_byte0_data[7]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|av_ld_byte0_data[7]~0_combout\ = (\u0|cpu_nios|av_ld_rshift8~0_combout\) # (!\u0|cpu_nios|av_ld_aligning_data~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|av_ld_aligning_data~regout\,
	datad => \u0|cpu_nios|av_ld_rshift8~0_combout\,
	combout => \u0|cpu_nios|av_ld_byte0_data[7]~0_combout\);

-- Location: LCFF_X21_Y15_N27
\u0|cpu_nios|av_ld_byte0_data[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|av_ld_byte0_data_nxt[4]~44_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|cpu_nios|av_ld_byte0_data[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|av_ld_byte0_data\(4));

-- Location: LCCOMB_X21_Y15_N20
\u0|cpu_nios|W_rf_wr_data[4]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|W_rf_wr_data[4]~6_combout\ = (\u0|cpu_nios|R_ctrl_ld~regout\ & (((\u0|cpu_nios|av_ld_byte0_data\(4))))) # (!\u0|cpu_nios|R_ctrl_ld~regout\ & (\u0|cpu_nios|W_alu_result\(4) & ((!\u0|cpu_nios|E_alu_result~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|W_alu_result\(4),
	datab => \u0|cpu_nios|av_ld_byte0_data\(4),
	datac => \u0|cpu_nios|E_alu_result~14_combout\,
	datad => \u0|cpu_nios|R_ctrl_ld~regout\,
	combout => \u0|cpu_nios|W_rf_wr_data[4]~6_combout\);

-- Location: LCCOMB_X23_Y13_N16
\u0|cpu_nios|Add2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|Add2~0_combout\ = (\u0|cpu_nios|E_src2\(0) & (\u0|cpu_nios|E_src1\(0) $ (VCC))) # (!\u0|cpu_nios|E_src2\(0) & (\u0|cpu_nios|E_src1\(0) & VCC))
-- \u0|cpu_nios|Add2~1\ = CARRY((\u0|cpu_nios|E_src2\(0) & \u0|cpu_nios|E_src1\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_src2\(0),
	datab => \u0|cpu_nios|E_src1\(0),
	datad => VCC,
	combout => \u0|cpu_nios|Add2~0_combout\,
	cout => \u0|cpu_nios|Add2~1\);

-- Location: LCCOMB_X23_Y13_N18
\u0|cpu_nios|Add2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|Add2~2_combout\ = (\u0|cpu_nios|E_src1\(1) & ((\u0|cpu_nios|E_src2\(1) & (\u0|cpu_nios|Add2~1\ & VCC)) # (!\u0|cpu_nios|E_src2\(1) & (!\u0|cpu_nios|Add2~1\)))) # (!\u0|cpu_nios|E_src1\(1) & ((\u0|cpu_nios|E_src2\(1) & (!\u0|cpu_nios|Add2~1\)) 
-- # (!\u0|cpu_nios|E_src2\(1) & ((\u0|cpu_nios|Add2~1\) # (GND)))))
-- \u0|cpu_nios|Add2~3\ = CARRY((\u0|cpu_nios|E_src1\(1) & (!\u0|cpu_nios|E_src2\(1) & !\u0|cpu_nios|Add2~1\)) # (!\u0|cpu_nios|E_src1\(1) & ((!\u0|cpu_nios|Add2~1\) # (!\u0|cpu_nios|E_src2\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_src1\(1),
	datab => \u0|cpu_nios|E_src2\(1),
	datad => VCC,
	cin => \u0|cpu_nios|Add2~1\,
	combout => \u0|cpu_nios|Add2~2_combout\,
	cout => \u0|cpu_nios|Add2~3\);

-- Location: LCCOMB_X23_Y13_N20
\u0|cpu_nios|Add2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|Add2~4_combout\ = ((\u0|cpu_nios|E_src1\(2) $ (\u0|cpu_nios|E_src2\(2) $ (!\u0|cpu_nios|Add2~3\)))) # (GND)
-- \u0|cpu_nios|Add2~5\ = CARRY((\u0|cpu_nios|E_src1\(2) & ((\u0|cpu_nios|E_src2\(2)) # (!\u0|cpu_nios|Add2~3\))) # (!\u0|cpu_nios|E_src1\(2) & (\u0|cpu_nios|E_src2\(2) & !\u0|cpu_nios|Add2~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_src1\(2),
	datab => \u0|cpu_nios|E_src2\(2),
	datad => VCC,
	cin => \u0|cpu_nios|Add2~3\,
	combout => \u0|cpu_nios|Add2~4_combout\,
	cout => \u0|cpu_nios|Add2~5\);

-- Location: LCCOMB_X23_Y13_N26
\u0|cpu_nios|Add2~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|Add2~10_combout\ = (\u0|cpu_nios|E_src1\(5) & ((\u0|cpu_nios|E_src2\(5) & (\u0|cpu_nios|Add2~9\ & VCC)) # (!\u0|cpu_nios|E_src2\(5) & (!\u0|cpu_nios|Add2~9\)))) # (!\u0|cpu_nios|E_src1\(5) & ((\u0|cpu_nios|E_src2\(5) & 
-- (!\u0|cpu_nios|Add2~9\)) # (!\u0|cpu_nios|E_src2\(5) & ((\u0|cpu_nios|Add2~9\) # (GND)))))
-- \u0|cpu_nios|Add2~11\ = CARRY((\u0|cpu_nios|E_src1\(5) & (!\u0|cpu_nios|E_src2\(5) & !\u0|cpu_nios|Add2~9\)) # (!\u0|cpu_nios|E_src1\(5) & ((!\u0|cpu_nios|Add2~9\) # (!\u0|cpu_nios|E_src2\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_src1\(5),
	datab => \u0|cpu_nios|E_src2\(5),
	datad => VCC,
	cin => \u0|cpu_nios|Add2~9\,
	combout => \u0|cpu_nios|Add2~10_combout\,
	cout => \u0|cpu_nios|Add2~11\);

-- Location: LCCOMB_X24_Y13_N24
\u0|cpu_nios|Add1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|Add1~8_combout\ = ((\u0|cpu_nios|E_src1\(4) $ (\u0|cpu_nios|E_src2\(4) $ (\u0|cpu_nios|Add1~7\)))) # (GND)
-- \u0|cpu_nios|Add1~9\ = CARRY((\u0|cpu_nios|E_src1\(4) & ((!\u0|cpu_nios|Add1~7\) # (!\u0|cpu_nios|E_src2\(4)))) # (!\u0|cpu_nios|E_src1\(4) & (!\u0|cpu_nios|E_src2\(4) & !\u0|cpu_nios|Add1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_src1\(4),
	datab => \u0|cpu_nios|E_src2\(4),
	datad => VCC,
	cin => \u0|cpu_nios|Add1~7\,
	combout => \u0|cpu_nios|Add1~8_combout\,
	cout => \u0|cpu_nios|Add1~9\);

-- Location: LCCOMB_X24_Y13_N26
\u0|cpu_nios|Add1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|Add1~10_combout\ = (\u0|cpu_nios|E_src1\(5) & ((\u0|cpu_nios|E_src2\(5) & (!\u0|cpu_nios|Add1~9\)) # (!\u0|cpu_nios|E_src2\(5) & (\u0|cpu_nios|Add1~9\ & VCC)))) # (!\u0|cpu_nios|E_src1\(5) & ((\u0|cpu_nios|E_src2\(5) & ((\u0|cpu_nios|Add1~9\) 
-- # (GND))) # (!\u0|cpu_nios|E_src2\(5) & (!\u0|cpu_nios|Add1~9\))))
-- \u0|cpu_nios|Add1~11\ = CARRY((\u0|cpu_nios|E_src1\(5) & (\u0|cpu_nios|E_src2\(5) & !\u0|cpu_nios|Add1~9\)) # (!\u0|cpu_nios|E_src1\(5) & ((\u0|cpu_nios|E_src2\(5)) # (!\u0|cpu_nios|Add1~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_src1\(5),
	datab => \u0|cpu_nios|E_src2\(5),
	datad => VCC,
	cin => \u0|cpu_nios|Add1~9\,
	combout => \u0|cpu_nios|Add1~10_combout\,
	cout => \u0|cpu_nios|Add1~11\);

-- Location: LCCOMB_X24_Y13_N8
\u0|cpu_nios|E_arith_result[5]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_arith_result[5]~4_combout\ = (\u0|cpu_nios|E_alu_sub~regout\ & ((\u0|cpu_nios|Add1~10_combout\))) # (!\u0|cpu_nios|E_alu_sub~regout\ & (\u0|cpu_nios|Add2~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_alu_sub~regout\,
	datab => \u0|cpu_nios|Add2~10_combout\,
	datad => \u0|cpu_nios|Add1~10_combout\,
	combout => \u0|cpu_nios|E_arith_result[5]~4_combout\);

-- Location: LCCOMB_X22_Y13_N0
\u0|cpu_nios|W_alu_result[5]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|W_alu_result[5]~19_combout\ = (\u0|cpu_nios|R_ctrl_logic~regout\ & (\u0|cpu_nios|E_logic_result[5]~18_combout\)) # (!\u0|cpu_nios|R_ctrl_logic~regout\ & ((\u0|cpu_nios|E_arith_result[5]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_logic_result[5]~18_combout\,
	datab => \u0|cpu_nios|R_ctrl_logic~regout\,
	datad => \u0|cpu_nios|E_arith_result[5]~4_combout\,
	combout => \u0|cpu_nios|W_alu_result[5]~19_combout\);

-- Location: LCCOMB_X21_Y13_N6
\u0|cpu_nios|E_shift_rot_result_nxt[4]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_shift_rot_result_nxt[4]~20_combout\ = (\u0|cpu_nios|R_ctrl_shift_rot_right~regout\ & ((\u0|cpu_nios|E_shift_rot_result\(5)))) # (!\u0|cpu_nios|R_ctrl_shift_rot_right~regout\ & (\u0|cpu_nios|E_shift_rot_result\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_shift_rot_result\(3),
	datab => \u0|cpu_nios|E_shift_rot_result\(5),
	datad => \u0|cpu_nios|R_ctrl_shift_rot_right~regout\,
	combout => \u0|cpu_nios|E_shift_rot_result_nxt[4]~20_combout\);

-- Location: LCCOMB_X25_Y13_N20
\u0|cpu_nios|E_src1[4]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_src1[4]~20_combout\ = (\u0|cpu_nios|R_src1~18_combout\ & (\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|q_b\(4))) # (!\u0|cpu_nios|R_src1~18_combout\ & ((\u0|cpu_nios|D_iw\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|q_b\(4),
	datab => \u0|cpu_nios|R_src1~18_combout\,
	datad => \u0|cpu_nios|D_iw\(8),
	combout => \u0|cpu_nios|E_src1[4]~20_combout\);

-- Location: LCCOMB_X19_Y13_N10
\u0|cpu_nios|F_pc_plus_one[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_pc_plus_one[0]~0_combout\ = \u0|cpu_nios|F_pc\(0) $ (VCC)
-- \u0|cpu_nios|F_pc_plus_one[0]~1\ = CARRY(\u0|cpu_nios|F_pc\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu_nios|F_pc\(0),
	datad => VCC,
	combout => \u0|cpu_nios|F_pc_plus_one[0]~0_combout\,
	cout => \u0|cpu_nios|F_pc_plus_one[0]~1\);

-- Location: LCCOMB_X19_Y13_N12
\u0|cpu_nios|F_pc_plus_one[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_pc_plus_one[1]~2_combout\ = (\u0|cpu_nios|F_pc\(1) & (!\u0|cpu_nios|F_pc_plus_one[0]~1\)) # (!\u0|cpu_nios|F_pc\(1) & ((\u0|cpu_nios|F_pc_plus_one[0]~1\) # (GND)))
-- \u0|cpu_nios|F_pc_plus_one[1]~3\ = CARRY((!\u0|cpu_nios|F_pc_plus_one[0]~1\) # (!\u0|cpu_nios|F_pc\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu_nios|F_pc\(1),
	datad => VCC,
	cin => \u0|cpu_nios|F_pc_plus_one[0]~1\,
	combout => \u0|cpu_nios|F_pc_plus_one[1]~2_combout\,
	cout => \u0|cpu_nios|F_pc_plus_one[1]~3\);

-- Location: LCCOMB_X19_Y13_N14
\u0|cpu_nios|F_pc_plus_one[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_pc_plus_one[2]~4_combout\ = (\u0|cpu_nios|F_pc\(2) & (\u0|cpu_nios|F_pc_plus_one[1]~3\ $ (GND))) # (!\u0|cpu_nios|F_pc\(2) & (!\u0|cpu_nios|F_pc_plus_one[1]~3\ & VCC))
-- \u0|cpu_nios|F_pc_plus_one[2]~5\ = CARRY((\u0|cpu_nios|F_pc\(2) & !\u0|cpu_nios|F_pc_plus_one[1]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu_nios|F_pc\(2),
	datad => VCC,
	cin => \u0|cpu_nios|F_pc_plus_one[1]~3\,
	combout => \u0|cpu_nios|F_pc_plus_one[2]~4_combout\,
	cout => \u0|cpu_nios|F_pc_plus_one[2]~5\);

-- Location: LCFF_X25_Y13_N21
\u0|cpu_nios|E_src1[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|E_src1[4]~20_combout\,
	sdata => \u0|cpu_nios|F_pc_plus_one[2]~4_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|cpu_nios|R_src1~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|E_src1\(4));

-- Location: LCFF_X15_Y14_N23
\u0|cpu_nios|D_valid\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|F_valid~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|D_valid~regout\);

-- Location: LCFF_X25_Y14_N21
\u0|cpu_nios|R_valid\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|cpu_nios|D_valid~regout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|R_valid~regout\);

-- Location: LCFF_X25_Y11_N29
\u0|cpu_nios|E_new_inst\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|cpu_nios|R_valid~regout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|E_new_inst~regout\);

-- Location: LCFF_X21_Y13_N7
\u0|cpu_nios|E_shift_rot_result[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|E_shift_rot_result_nxt[4]~20_combout\,
	sdata => \u0|cpu_nios|E_src1\(4),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|cpu_nios|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|E_shift_rot_result\(4));

-- Location: LCCOMB_X21_Y13_N26
\u0|cpu_nios|E_shift_rot_result_nxt[5]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_shift_rot_result_nxt[5]~18_combout\ = (\u0|cpu_nios|R_ctrl_shift_rot_right~regout\ & (\u0|cpu_nios|E_shift_rot_result\(6))) # (!\u0|cpu_nios|R_ctrl_shift_rot_right~regout\ & ((\u0|cpu_nios|E_shift_rot_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_shift_rot_result\(6),
	datab => \u0|cpu_nios|E_shift_rot_result\(4),
	datad => \u0|cpu_nios|R_ctrl_shift_rot_right~regout\,
	combout => \u0|cpu_nios|E_shift_rot_result_nxt[5]~18_combout\);

-- Location: LCFF_X25_Y17_N31
\u0|cpu_nios|d_writedata[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(6),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|d_writedata\(6));

-- Location: LCFF_X20_Y17_N19
\u0|leds|data_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|cpu_nios|d_writedata\(6),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|leds|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|leds|data_out\(6));

-- Location: LCCOMB_X20_Y17_N0
\u0|leds|readdata[6]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|leds|readdata\(6) = (!\u0|leds|Equal0~2_combout\ & \u0|leds|data_out\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|leds|Equal0~2_combout\,
	datad => \u0|leds|data_out\(6),
	combout => \u0|leds|readdata\(6));

-- Location: LCFF_X20_Y17_N1
\u0|leds_s1_translator|leds_s1_translator|av_readdata_pre[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|leds|readdata\(6),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|leds_s1_translator|leds_s1_translator|av_readdata_pre\(6));

-- Location: LCCOMB_X20_Y17_N26
\u0|cpu_nios|av_ld_byte0_data_nxt[6]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|av_ld_byte0_data_nxt[6]~35_combout\ = (\u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(6) & ((\u0|rsp_xbar_demux_003|src1_valid~combout\) # ((\u0|rsp_xbar_demux_002|src1_valid~combout\ & 
-- \u0|leds_s1_translator|leds_s1_translator|av_readdata_pre\(6))))) # (!\u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(6) & (((\u0|rsp_xbar_demux_002|src1_valid~combout\ & 
-- \u0|leds_s1_translator|leds_s1_translator|av_readdata_pre\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(6),
	datab => \u0|rsp_xbar_demux_003|src1_valid~combout\,
	datac => \u0|rsp_xbar_demux_002|src1_valid~combout\,
	datad => \u0|leds_s1_translator|leds_s1_translator|av_readdata_pre\(6),
	combout => \u0|cpu_nios|av_ld_byte0_data_nxt[6]~35_combout\);

-- Location: LCCOMB_X20_Y17_N12
\u0|cpu_nios|av_ld_byte0_data_nxt[6]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|av_ld_byte0_data_nxt[6]~36_combout\ = (\u0|cpu_nios|av_ld_byte0_data_nxt[6]~34_combout\) # ((\u0|cpu_nios|av_ld_byte0_data_nxt[6]~35_combout\) # ((\u0|rsp_xbar_demux_004|src1_valid~0_combout\ & 
-- \u0|width_adapter_001|width_adapter_001|out_data[6]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|av_ld_byte0_data_nxt[6]~34_combout\,
	datab => \u0|rsp_xbar_demux_004|src1_valid~0_combout\,
	datac => \u0|width_adapter_001|width_adapter_001|out_data[6]~14_combout\,
	datad => \u0|cpu_nios|av_ld_byte0_data_nxt[6]~35_combout\,
	combout => \u0|cpu_nios|av_ld_byte0_data_nxt[6]~36_combout\);

-- Location: LCCOMB_X22_Y15_N6
\u0|cpu_nios|av_ld_byte1_data[6]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|av_ld_byte1_data[6]~6_combout\ = (\u0|cpu_nios|av_ld_aligning_data~regout\ & ((\u0|cpu_nios|av_fill_bit~1_combout\))) # (!\u0|cpu_nios|av_ld_aligning_data~regout\ & (\u0|rsp_xbar_mux_001|src_data\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_mux_001|src_data\(14),
	datab => \u0|cpu_nios|av_fill_bit~1_combout\,
	datad => \u0|cpu_nios|av_ld_aligning_data~regout\,
	combout => \u0|cpu_nios|av_ld_byte1_data[6]~6_combout\);

-- Location: LCCOMB_X25_Y18_N22
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~7_combout\ = 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(4) & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(36)) # 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(37)) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(4),
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(36),
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(37),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~7_combout\);

-- Location: LCFF_X25_Y18_N23
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~7_combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg\(4));

-- Location: LCCOMB_X25_Y18_N0
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~35_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg\(4)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg\(4),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~35_combout\);

-- Location: LCCOMB_X25_Y19_N8
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[6]~feeder_combout\ = 
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(6),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[6]~feeder_combout\);

-- Location: LCFF_X25_Y19_N9
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[6]~feeder_combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(6));

-- Location: LCCOMB_X27_Y17_N14
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~21_combout\ = 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(6) & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(37)) # 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(37),
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(36),
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(6),
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~21_combout\);

-- Location: LCFF_X27_Y17_N15
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~21_combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg\(6));

-- Location: LCCOMB_X28_Y18_N2
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~79_combout\ = 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~78_combout\ & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\))) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~78_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(11),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~79_combout\);

-- Location: LCCOMB_X24_Y20_N20
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[6]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[6]~13_combout\ = (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\ & 
-- (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout\ & ((\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4)) # (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[6]~13_combout\);

-- Location: LCFF_X28_Y18_N3
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~79_combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[6]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(10));

-- Location: LCCOMB_X28_Y18_N4
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~81_combout\ = 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~80_combout\ & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\))) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~80_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(10),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~81_combout\);

-- Location: LCFF_X28_Y18_N5
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~81_combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[6]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(9));

-- Location: LCFF_X28_Y18_N23
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(9),
	sload => VCC,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(9));

-- Location: LCCOMB_X27_Y17_N22
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~29_combout\ = 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(9))))) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(6) & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_rd_d1~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(6),
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_rd_d1~regout\,
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(9),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~29_combout\);

-- Location: LCFF_X27_Y17_N23
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~29_combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(6));

-- Location: LCCOMB_X27_Y17_N0
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|Mux30~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|Mux30~0_combout\ = (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\ & 
-- ((\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg\(6))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg\(6),
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(6),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|Mux30~0_combout\);

-- Location: LCCOMB_X28_Y19_N16
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[7]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[7]~8_combout\ = 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_cdr~combout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(7))) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_cdr~combout\ & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|Mux30~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(7),
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|Mux30~0_combout\,
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[7]~8_combout\);

-- Location: LCCOMB_X23_Y19_N2
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Equal0~1_combout\ = (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg\(4) & 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg\(2) & !\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg\(4),
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg\(2),
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg\(3),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Equal0~1_combout\);

-- Location: LCCOMB_X23_Y17_N24
\u0|cmd_xbar_mux|src_payload~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux|src_payload~22_combout\ = (\u0|cmd_xbar_mux|arb|grant[1]~0_combout\ & \u0|cpu_nios|d_writedata\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cmd_xbar_mux|arb|grant[1]~0_combout\,
	datac => \u0|cpu_nios|d_writedata\(6),
	combout => \u0|cmd_xbar_mux|src_payload~22_combout\);

-- Location: LCFF_X23_Y17_N25
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux|src_payload~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata\(6));

-- Location: LCCOMB_X23_Y17_N2
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[6]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[6]~21_combout\ = (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\ & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(6)))) # (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\,
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata\(6),
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(6),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[6]~21_combout\);

-- Location: LCCOMB_X25_Y15_N2
\u0|cmd_xbar_mux|src_payload~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux|src_payload~21_combout\ = (\u0|cpu_nios|d_writedata\(7) & \u0|cmd_xbar_mux|arb|grant[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|d_writedata\(7),
	datac => \u0|cmd_xbar_mux|arb|grant[1]~0_combout\,
	combout => \u0|cmd_xbar_mux|src_payload~21_combout\);

-- Location: LCFF_X25_Y15_N3
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux|src_payload~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata\(7));

-- Location: LCCOMB_X25_Y15_N12
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[7]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[7]~20_combout\ = (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(7))) # (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\ & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\,
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(7),
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata\(7),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[7]~20_combout\);

-- Location: LCCOMB_X28_Y16_N12
\u0|cmd_xbar_mux|src_payload~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux|src_payload~16_combout\ = (\u0|cpu_nios|d_writedata\(16) & \u0|cmd_xbar_mux|arb|grant[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu_nios|d_writedata\(16),
	datac => \u0|cmd_xbar_mux|arb|grant[1]~0_combout\,
	combout => \u0|cmd_xbar_mux|src_payload~16_combout\);

-- Location: LCFF_X28_Y16_N13
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux|src_payload~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata\(16));

-- Location: LCCOMB_X28_Y16_N14
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[16]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[16]~15_combout\ = (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(16))) # (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\ & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(16),
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata\(16),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[16]~15_combout\);

-- Location: LCCOMB_X17_Y12_N24
\u0|cpu_nios|W_rf_wr_data[7]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|W_rf_wr_data[7]~9_combout\ = (\u0|cpu_nios|R_ctrl_ld~regout\ & (((\u0|cpu_nios|av_ld_byte0_data\(7))))) # (!\u0|cpu_nios|R_ctrl_ld~regout\ & (!\u0|cpu_nios|E_alu_result~14_combout\ & ((\u0|cpu_nios|W_alu_result\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_alu_result~14_combout\,
	datab => \u0|cpu_nios|av_ld_byte0_data\(7),
	datac => \u0|cpu_nios|W_alu_result\(7),
	datad => \u0|cpu_nios|R_ctrl_ld~regout\,
	combout => \u0|cpu_nios|W_rf_wr_data[7]~9_combout\);

-- Location: LCCOMB_X28_Y13_N14
\u0|cmd_xbar_mux|src_payload~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux|src_payload~9_combout\ = (\u0|cpu_nios|d_writedata\(25) & \u0|cmd_xbar_mux|arb|grant[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|d_writedata\(25),
	datac => \u0|cmd_xbar_mux|arb|grant[1]~0_combout\,
	combout => \u0|cmd_xbar_mux|src_payload~9_combout\);

-- Location: LCFF_X28_Y13_N15
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux|src_payload~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata\(25));

-- Location: LCCOMB_X28_Y13_N8
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[25]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[25]~8_combout\ = (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(25))) # (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\ & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(25),
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata\(25),
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\,
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[25]~8_combout\);

-- Location: LCCOMB_X24_Y17_N24
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~18_combout\ = 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(29))))) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_rd_d1~regout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_rd_d1~regout\,
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(26),
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(29),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~18_combout\);

-- Location: LCFF_X24_Y17_N25
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~18_combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(26));

-- Location: LCCOMB_X22_Y15_N28
\u0|cpu_nios|av_ld_byte1_data[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|av_ld_byte1_data[1]~1_combout\ = (\u0|cpu_nios|av_ld_aligning_data~regout\ & ((\u0|cpu_nios|av_fill_bit~1_combout\))) # (!\u0|cpu_nios|av_ld_aligning_data~regout\ & (\u0|rsp_xbar_mux_001|src_data\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_mux_001|src_data\(9),
	datab => \u0|cpu_nios|av_fill_bit~1_combout\,
	datad => \u0|cpu_nios|av_ld_aligning_data~regout\,
	combout => \u0|cpu_nios|av_ld_byte1_data[1]~1_combout\);

-- Location: LCFF_X18_Y17_N7
\u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout\,
	sdata => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|jtag_uart_0|read_0~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(17));

-- Location: LCFF_X28_Y16_N5
\u0|leds|data_out[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|cpu_nios|d_writedata\(17),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|leds|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|leds|data_out\(17));

-- Location: LCCOMB_X28_Y16_N24
\u0|leds|readdata[17]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|leds|readdata\(17) = (\u0|leds|data_out\(17) & !\u0|leds|Equal0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|leds|data_out\(17),
	datad => \u0|leds|Equal0~2_combout\,
	combout => \u0|leds|readdata\(17));

-- Location: LCFF_X28_Y16_N25
\u0|leds_s1_translator|leds_s1_translator|av_readdata_pre[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|leds|readdata\(17),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|leds_s1_translator|leds_s1_translator|av_readdata_pre\(17));

-- Location: LCCOMB_X22_Y16_N6
\u0|rsp_xbar_mux_001|src_data[17]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_data[17]~18_combout\ = (\u0|rsp_xbar_demux_003|src1_valid~combout\ & ((\u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(17)) # ((\u0|rsp_xbar_demux_002|src1_valid~combout\ & 
-- \u0|leds_s1_translator|leds_s1_translator|av_readdata_pre\(17))))) # (!\u0|rsp_xbar_demux_003|src1_valid~combout\ & (((\u0|rsp_xbar_demux_002|src1_valid~combout\ & \u0|leds_s1_translator|leds_s1_translator|av_readdata_pre\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_demux_003|src1_valid~combout\,
	datab => \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(17),
	datac => \u0|rsp_xbar_demux_002|src1_valid~combout\,
	datad => \u0|leds_s1_translator|leds_s1_translator|av_readdata_pre\(17),
	combout => \u0|rsp_xbar_mux_001|src_data[17]~18_combout\);

-- Location: LCCOMB_X22_Y16_N16
\u0|rsp_xbar_mux_001|src_data[17]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_data\(17) = (\u0|rsp_xbar_mux_001|src_data[17]~17_combout\) # ((\u0|rsp_xbar_mux_001|src_data[17]~18_combout\) # ((\u0|rsp_xbar_mux_001|src_payload~2_combout\ & 
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_mux_001|src_data[17]~17_combout\,
	datab => \u0|rsp_xbar_mux_001|src_payload~2_combout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(1),
	datad => \u0|rsp_xbar_mux_001|src_data[17]~18_combout\,
	combout => \u0|rsp_xbar_mux_001|src_data\(17));

-- Location: LCCOMB_X23_Y15_N16
\u0|cpu_nios|av_ld_byte2_data[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|av_ld_byte2_data[1]~1_combout\ = (\u0|cpu_nios|av_ld_aligning_data~regout\ & (\u0|cpu_nios|av_fill_bit~1_combout\)) # (!\u0|cpu_nios|av_ld_aligning_data~regout\ & ((\u0|rsp_xbar_mux_001|src_data\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|av_ld_aligning_data~regout\,
	datab => \u0|cpu_nios|av_fill_bit~1_combout\,
	datad => \u0|rsp_xbar_mux_001|src_data\(17),
	combout => \u0|cpu_nios|av_ld_byte2_data[1]~1_combout\);

-- Location: LCCOMB_X23_Y16_N12
\u0|cpu_nios|av_ld_byte3_data_nxt~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|av_ld_byte3_data_nxt~17_combout\ = (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(9) & 
-- ((\u0|rsp_xbar_mux_001|src_payload~2_combout\) # ((\u0|rsp_xbar_demux|src1_valid~combout\ & \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(25))))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(9) & (\u0|rsp_xbar_demux|src1_valid~combout\ & 
-- (\u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(9),
	datab => \u0|rsp_xbar_demux|src1_valid~combout\,
	datac => \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(25),
	datad => \u0|rsp_xbar_mux_001|src_payload~2_combout\,
	combout => \u0|cpu_nios|av_ld_byte3_data_nxt~17_combout\);

-- Location: LCCOMB_X23_Y15_N30
\u0|cpu_nios|av_ld_byte3_data_nxt~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|av_ld_byte3_data_nxt~25_combout\ = (\u0|cpu_nios|av_ld_aligning_data~regout\ & (\u0|cpu_nios|av_fill_bit~0_combout\ & (\u0|cpu_nios|R_ctrl_ld_signed~regout\))) # (!\u0|cpu_nios|av_ld_aligning_data~regout\ & 
-- (((\u0|cpu_nios|av_ld_byte3_data_nxt~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|av_ld_aligning_data~regout\,
	datab => \u0|cpu_nios|av_fill_bit~0_combout\,
	datac => \u0|cpu_nios|R_ctrl_ld_signed~regout\,
	datad => \u0|cpu_nios|av_ld_byte3_data_nxt~17_combout\,
	combout => \u0|cpu_nios|av_ld_byte3_data_nxt~25_combout\);

-- Location: LCFF_X23_Y15_N31
\u0|cpu_nios|av_ld_byte3_data[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|av_ld_byte3_data_nxt~25_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|cpu_nios|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|av_ld_byte3_data\(1));

-- Location: LCFF_X23_Y15_N17
\u0|cpu_nios|av_ld_byte2_data[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|av_ld_byte2_data[1]~1_combout\,
	sdata => \u0|cpu_nios|av_ld_byte3_data\(1),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|cpu_nios|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|av_ld_byte2_data\(1));

-- Location: LCFF_X22_Y15_N29
\u0|cpu_nios|av_ld_byte1_data[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|av_ld_byte1_data[1]~1_combout\,
	sdata => \u0|cpu_nios|av_ld_byte2_data\(1),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|cpu_nios|ALT_INV_av_ld_rshift8~1_combout\,
	ena => \u0|cpu_nios|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|av_ld_byte1_data\(1));

-- Location: LCCOMB_X22_Y15_N14
\u0|cpu_nios|W_rf_wr_data[9]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|W_rf_wr_data[9]~11_combout\ = (\u0|cpu_nios|R_ctrl_ld~regout\ & (((\u0|cpu_nios|av_ld_byte1_data\(1))))) # (!\u0|cpu_nios|R_ctrl_ld~regout\ & (!\u0|cpu_nios|E_alu_result~14_combout\ & ((\u0|cpu_nios|W_alu_result\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_alu_result~14_combout\,
	datab => \u0|cpu_nios|av_ld_byte1_data\(1),
	datac => \u0|cpu_nios|R_ctrl_ld~regout\,
	datad => \u0|cpu_nios|W_alu_result\(9),
	combout => \u0|cpu_nios|W_rf_wr_data[9]~11_combout\);

-- Location: LCCOMB_X22_Y15_N16
\u0|cpu_nios|av_ld_byte1_data[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|av_ld_byte1_data[2]~2_combout\ = (\u0|cpu_nios|av_ld_aligning_data~regout\ & ((\u0|cpu_nios|av_fill_bit~1_combout\))) # (!\u0|cpu_nios|av_ld_aligning_data~regout\ & (\u0|rsp_xbar_mux_001|src_data\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_mux_001|src_data\(10),
	datab => \u0|cpu_nios|av_fill_bit~1_combout\,
	datad => \u0|cpu_nios|av_ld_aligning_data~regout\,
	combout => \u0|cpu_nios|av_ld_byte1_data[2]~2_combout\);

-- Location: LCFF_X18_Y17_N9
\u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout\,
	sdata => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|jtag_uart_0|read_0~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(18));

-- Location: LCCOMB_X18_Y13_N16
\u0|cpu_nios|W_rf_wr_data[11]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|W_rf_wr_data[11]~13_combout\ = (\u0|cpu_nios|R_ctrl_ld~regout\ & (\u0|cpu_nios|av_ld_byte1_data\(3))) # (!\u0|cpu_nios|R_ctrl_ld~regout\ & (((\u0|cpu_nios|W_alu_result\(11) & !\u0|cpu_nios|E_alu_result~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|av_ld_byte1_data\(3),
	datab => \u0|cpu_nios|W_alu_result\(11),
	datac => \u0|cpu_nios|E_alu_result~14_combout\,
	datad => \u0|cpu_nios|R_ctrl_ld~regout\,
	combout => \u0|cpu_nios|W_rf_wr_data[11]~13_combout\);

-- Location: LCCOMB_X18_Y13_N10
\u0|cpu_nios|W_rf_wr_data[12]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|W_rf_wr_data[12]~14_combout\ = (\u0|cpu_nios|R_ctrl_ld~regout\ & (((\u0|cpu_nios|av_ld_byte1_data\(4))))) # (!\u0|cpu_nios|R_ctrl_ld~regout\ & (\u0|cpu_nios|W_alu_result\(12) & ((!\u0|cpu_nios|E_alu_result~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|W_alu_result\(12),
	datab => \u0|cpu_nios|av_ld_byte1_data\(4),
	datac => \u0|cpu_nios|E_alu_result~14_combout\,
	datad => \u0|cpu_nios|R_ctrl_ld~regout\,
	combout => \u0|cpu_nios|W_rf_wr_data[12]~14_combout\);

-- Location: LCCOMB_X25_Y16_N20
\u0|leds|data_out[13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|leds|data_out[13]~feeder_combout\ = \u0|cpu_nios|d_writedata\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|cpu_nios|d_writedata\(13),
	combout => \u0|leds|data_out[13]~feeder_combout\);

-- Location: LCFF_X25_Y16_N21
\u0|leds|data_out[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|leds|data_out[13]~feeder_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|leds|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|leds|data_out\(13));

-- Location: LCCOMB_X20_Y17_N28
\u0|leds|readdata[13]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|leds|readdata\(13) = (!\u0|leds|Equal0~2_combout\ & \u0|leds|data_out\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|leds|Equal0~2_combout\,
	datad => \u0|leds|data_out\(13),
	combout => \u0|leds|readdata\(13));

-- Location: LCFF_X20_Y17_N29
\u0|leds_s1_translator|leds_s1_translator|av_readdata_pre[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|leds|readdata\(13),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|leds_s1_translator|leds_s1_translator|av_readdata_pre\(13));

-- Location: LCCOMB_X20_Y17_N22
\u0|rsp_xbar_mux_001|src_data[13]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_data[13]~10_combout\ = (\u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(13) & ((\u0|rsp_xbar_demux_003|src1_valid~combout\) # ((\u0|rsp_xbar_demux_002|src1_valid~combout\ & 
-- \u0|leds_s1_translator|leds_s1_translator|av_readdata_pre\(13))))) # (!\u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(13) & (((\u0|rsp_xbar_demux_002|src1_valid~combout\ & 
-- \u0|leds_s1_translator|leds_s1_translator|av_readdata_pre\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(13),
	datab => \u0|rsp_xbar_demux_003|src1_valid~combout\,
	datac => \u0|rsp_xbar_demux_002|src1_valid~combout\,
	datad => \u0|leds_s1_translator|leds_s1_translator|av_readdata_pre\(13),
	combout => \u0|rsp_xbar_mux_001|src_data[13]~10_combout\);

-- Location: LCFF_X1_Y8_N9
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~109\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0|za_data\(13),
	sload => VCC,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~209_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~109_regout\);

-- Location: LCFF_X1_Y8_N19
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~77\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0|za_data\(13),
	sload => VCC,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~210_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~77_regout\);

-- Location: LCCOMB_X1_Y8_N18
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~178\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~178_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~109_regout\) # 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\)))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- (((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~77_regout\ & 
-- !\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~109_regout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~77_regout\,
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~178_combout\);

-- Location: LCFF_X7_Y8_N27
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~125\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0|za_data\(13),
	sload => VCC,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~211_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~125_regout\);

-- Location: LCCOMB_X8_Y8_N24
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~93feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~93feeder_combout\ = \u0|sdram_controller_0|za_data\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|sdram_controller_0|za_data\(13),
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~93feeder_combout\);

-- Location: LCFF_X8_Y8_N25
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~93\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~93feeder_combout\,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~208_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~93_regout\);

-- Location: LCCOMB_X7_Y8_N26
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~179\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~179_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~178_combout\ & 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~125_regout\)) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~178_combout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~93_regout\))))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~178_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~178_combout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~125_regout\,
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~93_regout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~179_combout\);

-- Location: LCCOMB_X7_Y8_N12
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~182\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~182_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~179_combout\))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ & 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~181_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~181_combout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~179_combout\,
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~182_combout\);

-- Location: LCFF_X7_Y8_N13
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~182_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload\(13));

-- Location: LCFF_X15_Y16_N29
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload\(13),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_ready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(13));

-- Location: LCCOMB_X15_Y16_N10
\u0|width_adapter_001|width_adapter_001|data_reg~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_001|width_adapter_001|data_reg~5_combout\ = (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\ & ((\u0|width_adapter_001|width_adapter_001|data_reg\(13)) # 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\,
	datac => \u0|width_adapter_001|width_adapter_001|data_reg\(13),
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(13),
	combout => \u0|width_adapter_001|width_adapter_001|data_reg~5_combout\);

-- Location: LCFF_X15_Y16_N11
\u0|width_adapter_001|width_adapter_001|data_reg[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|width_adapter_001|width_adapter_001|data_reg~5_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_001|width_adapter_001|data_reg\(13));

-- Location: LCCOMB_X15_Y16_N28
\u0|width_adapter_001|width_adapter_001|out_data[13]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_001|width_adapter_001|out_data[13]~5_combout\ = (\u0|width_adapter_001|width_adapter_001|data_reg\(13)) # 
-- ((!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & 
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(13),
	datad => \u0|width_adapter_001|width_adapter_001|data_reg\(13),
	combout => \u0|width_adapter_001|width_adapter_001|out_data[13]~5_combout\);

-- Location: LCCOMB_X19_Y17_N18
\u0|rsp_xbar_mux_001|src_data[13]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_data[13]~9_combout\ = (\u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(13) & ((\u0|rsp_xbar_demux|src1_valid~combout\) # 
-- ((\u0|switches_s1_translator|switches_s1_translator|av_readdata_pre\(13) & \u0|rsp_xbar_demux_001|src1_valid~combout\)))) # (!\u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(13) & 
-- (((\u0|switches_s1_translator|switches_s1_translator|av_readdata_pre\(13) & \u0|rsp_xbar_demux_001|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(13),
	datab => \u0|rsp_xbar_demux|src1_valid~combout\,
	datac => \u0|switches_s1_translator|switches_s1_translator|av_readdata_pre\(13),
	datad => \u0|rsp_xbar_demux_001|src1_valid~combout\,
	combout => \u0|rsp_xbar_mux_001|src_data[13]~9_combout\);

-- Location: LCCOMB_X19_Y17_N24
\u0|rsp_xbar_mux_001|src_data[13]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_data\(13) = (\u0|rsp_xbar_mux_001|src_data[13]~10_combout\) # ((\u0|rsp_xbar_mux_001|src_data[13]~9_combout\) # ((\u0|rsp_xbar_demux_004|src1_valid~0_combout\ & \u0|width_adapter_001|width_adapter_001|out_data[13]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_demux_004|src1_valid~0_combout\,
	datab => \u0|rsp_xbar_mux_001|src_data[13]~10_combout\,
	datac => \u0|width_adapter_001|width_adapter_001|out_data[13]~5_combout\,
	datad => \u0|rsp_xbar_mux_001|src_data[13]~9_combout\,
	combout => \u0|rsp_xbar_mux_001|src_data\(13));

-- Location: LCCOMB_X22_Y15_N22
\u0|cpu_nios|av_ld_byte1_data[5]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|av_ld_byte1_data[5]~5_combout\ = (\u0|cpu_nios|av_ld_aligning_data~regout\ & (\u0|cpu_nios|av_fill_bit~1_combout\)) # (!\u0|cpu_nios|av_ld_aligning_data~regout\ & ((\u0|rsp_xbar_mux_001|src_data\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|av_ld_aligning_data~regout\,
	datab => \u0|cpu_nios|av_fill_bit~1_combout\,
	datad => \u0|rsp_xbar_mux_001|src_data\(13),
	combout => \u0|cpu_nios|av_ld_byte1_data[5]~5_combout\);

-- Location: LCCOMB_X22_Y16_N18
\u0|rsp_xbar_mux_001|src_data[21]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_data\(21) = (\u0|rsp_xbar_mux_001|src_data[21]~20_combout\) # ((\u0|rsp_xbar_mux_001|src_payload~2_combout\ & 
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_mux_001|src_data[21]~20_combout\,
	datac => \u0|rsp_xbar_mux_001|src_payload~2_combout\,
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(5),
	combout => \u0|rsp_xbar_mux_001|src_data\(21));

-- Location: LCCOMB_X23_Y15_N6
\u0|cpu_nios|av_ld_byte2_data[5]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|av_ld_byte2_data[5]~4_combout\ = (\u0|cpu_nios|av_ld_aligning_data~regout\ & ((\u0|cpu_nios|av_fill_bit~1_combout\))) # (!\u0|cpu_nios|av_ld_aligning_data~regout\ & (\u0|rsp_xbar_mux_001|src_data\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|av_ld_aligning_data~regout\,
	datab => \u0|rsp_xbar_mux_001|src_data\(21),
	datad => \u0|cpu_nios|av_fill_bit~1_combout\,
	combout => \u0|cpu_nios|av_ld_byte2_data[5]~4_combout\);

-- Location: LCCOMB_X24_Y16_N18
\u0|cpu_nios|av_ld_byte3_data_nxt~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|av_ld_byte3_data_nxt~20_combout\ = (\u0|rsp_xbar_mux_001|src_payload~2_combout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(13)) # ((\u0|rsp_xbar_demux|src1_valid~combout\ & 
-- \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(29))))) # (!\u0|rsp_xbar_mux_001|src_payload~2_combout\ & (\u0|rsp_xbar_demux|src1_valid~combout\ & 
-- ((\u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_mux_001|src_payload~2_combout\,
	datab => \u0|rsp_xbar_demux|src1_valid~combout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(13),
	datad => \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(29),
	combout => \u0|cpu_nios|av_ld_byte3_data_nxt~20_combout\);

-- Location: LCCOMB_X23_Y15_N22
\u0|cpu_nios|av_ld_byte3_data_nxt~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|av_ld_byte3_data_nxt~28_combout\ = (\u0|cpu_nios|av_ld_aligning_data~regout\ & (\u0|cpu_nios|av_fill_bit~0_combout\ & (\u0|cpu_nios|R_ctrl_ld_signed~regout\))) # (!\u0|cpu_nios|av_ld_aligning_data~regout\ & 
-- (((\u0|cpu_nios|av_ld_byte3_data_nxt~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|av_ld_aligning_data~regout\,
	datab => \u0|cpu_nios|av_fill_bit~0_combout\,
	datac => \u0|cpu_nios|R_ctrl_ld_signed~regout\,
	datad => \u0|cpu_nios|av_ld_byte3_data_nxt~20_combout\,
	combout => \u0|cpu_nios|av_ld_byte3_data_nxt~28_combout\);

-- Location: LCFF_X23_Y15_N23
\u0|cpu_nios|av_ld_byte3_data[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|av_ld_byte3_data_nxt~28_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|cpu_nios|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|av_ld_byte3_data\(5));

-- Location: LCFF_X23_Y15_N7
\u0|cpu_nios|av_ld_byte2_data[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|av_ld_byte2_data[5]~4_combout\,
	sdata => \u0|cpu_nios|av_ld_byte3_data\(5),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|cpu_nios|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|av_ld_byte2_data\(5));

-- Location: LCFF_X22_Y15_N23
\u0|cpu_nios|av_ld_byte1_data[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|av_ld_byte1_data[5]~5_combout\,
	sdata => \u0|cpu_nios|av_ld_byte2_data\(5),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|cpu_nios|ALT_INV_av_ld_rshift8~1_combout\,
	ena => \u0|cpu_nios|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|av_ld_byte1_data\(5));

-- Location: LCCOMB_X21_Y15_N16
\u0|cpu_nios|W_rf_wr_data[13]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|W_rf_wr_data[13]~15_combout\ = (\u0|cpu_nios|R_ctrl_ld~regout\ & (((\u0|cpu_nios|av_ld_byte1_data\(5))))) # (!\u0|cpu_nios|R_ctrl_ld~regout\ & (\u0|cpu_nios|W_alu_result\(13) & ((!\u0|cpu_nios|E_alu_result~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|W_alu_result\(13),
	datab => \u0|cpu_nios|av_ld_byte1_data\(5),
	datac => \u0|cpu_nios|E_alu_result~14_combout\,
	datad => \u0|cpu_nios|R_ctrl_ld~regout\,
	combout => \u0|cpu_nios|W_rf_wr_data[13]~15_combout\);

-- Location: LCCOMB_X21_Y12_N26
\u0|cpu_nios|E_logic_result[14]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_logic_result[14]~10_combout\ = (\u0|cpu_nios|E_src1\(14) & (\u0|cpu_nios|R_logic_op\(1) $ (((\u0|cpu_nios|R_logic_op\(0) & \u0|cpu_nios|E_src2\(14)))))) # (!\u0|cpu_nios|E_src1\(14) & ((\u0|cpu_nios|E_src2\(14) & 
-- ((\u0|cpu_nios|R_logic_op\(1)))) # (!\u0|cpu_nios|E_src2\(14) & (!\u0|cpu_nios|R_logic_op\(0) & !\u0|cpu_nios|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_src1\(14),
	datab => \u0|cpu_nios|R_logic_op\(0),
	datac => \u0|cpu_nios|E_src2\(14),
	datad => \u0|cpu_nios|R_logic_op\(1),
	combout => \u0|cpu_nios|E_logic_result[14]~10_combout\);

-- Location: LCCOMB_X21_Y12_N18
\u0|cpu_nios|W_alu_result[14]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|W_alu_result[14]~10_combout\ = (\u0|cpu_nios|R_ctrl_logic~regout\ & ((\u0|cpu_nios|E_logic_result[14]~10_combout\))) # (!\u0|cpu_nios|R_ctrl_logic~regout\ & (\u0|cpu_nios|E_arith_result[14]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_arith_result[14]~2_combout\,
	datab => \u0|cpu_nios|E_logic_result[14]~10_combout\,
	datad => \u0|cpu_nios|R_ctrl_logic~regout\,
	combout => \u0|cpu_nios|W_alu_result[14]~10_combout\);

-- Location: LCCOMB_X21_Y13_N30
\u0|cpu_nios|E_shift_rot_result_nxt[10]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_shift_rot_result_nxt[10]~16_combout\ = (\u0|cpu_nios|R_ctrl_shift_rot_right~regout\ & ((\u0|cpu_nios|E_shift_rot_result\(11)))) # (!\u0|cpu_nios|R_ctrl_shift_rot_right~regout\ & (\u0|cpu_nios|E_shift_rot_result\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_shift_rot_result\(9),
	datab => \u0|cpu_nios|E_shift_rot_result\(11),
	datad => \u0|cpu_nios|R_ctrl_shift_rot_right~regout\,
	combout => \u0|cpu_nios|E_shift_rot_result_nxt[10]~16_combout\);

-- Location: LCCOMB_X17_Y12_N10
\u0|cpu_nios|W_rf_wr_data[15]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|W_rf_wr_data[15]~17_combout\ = (\u0|cpu_nios|R_ctrl_ld~regout\ & (((\u0|cpu_nios|av_ld_byte1_data\(7))))) # (!\u0|cpu_nios|R_ctrl_ld~regout\ & (\u0|cpu_nios|W_alu_result\(15) & (!\u0|cpu_nios|E_alu_result~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|W_alu_result\(15),
	datab => \u0|cpu_nios|R_ctrl_ld~regout\,
	datac => \u0|cpu_nios|E_alu_result~14_combout\,
	datad => \u0|cpu_nios|av_ld_byte1_data\(7),
	combout => \u0|cpu_nios|W_rf_wr_data[15]~17_combout\);

-- Location: LCFF_X18_Y17_N5
\u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout\,
	sdata => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|jtag_uart_0|read_0~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(16));

-- Location: LCCOMB_X17_Y15_N30
\u0|rsp_xbar_mux_001|src_data[16]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_data[16]~16_combout\ = (\u0|leds_s1_translator|leds_s1_translator|av_readdata_pre\(16) & ((\u0|rsp_xbar_demux_002|src1_valid~combout\) # ((\u0|rsp_xbar_demux_003|src1_valid~combout\ & 
-- \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(16))))) # (!\u0|leds_s1_translator|leds_s1_translator|av_readdata_pre\(16) & (\u0|rsp_xbar_demux_003|src1_valid~combout\ & 
-- (\u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|leds_s1_translator|leds_s1_translator|av_readdata_pre\(16),
	datab => \u0|rsp_xbar_demux_003|src1_valid~combout\,
	datac => \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(16),
	datad => \u0|rsp_xbar_demux_002|src1_valid~combout\,
	combout => \u0|rsp_xbar_mux_001|src_data[16]~16_combout\);

-- Location: LCCOMB_X17_Y15_N18
\u0|rsp_xbar_mux_001|src_data[16]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_data\(16) = (\u0|rsp_xbar_mux_001|src_data[16]~15_combout\) # ((\u0|rsp_xbar_mux_001|src_data[16]~16_combout\) # ((\u0|rsp_xbar_mux_001|src_payload~2_combout\ & 
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_mux_001|src_data[16]~15_combout\,
	datab => \u0|rsp_xbar_mux_001|src_data[16]~16_combout\,
	datac => \u0|rsp_xbar_mux_001|src_payload~2_combout\,
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(0),
	combout => \u0|rsp_xbar_mux_001|src_data\(16));

-- Location: LCCOMB_X23_Y15_N14
\u0|cpu_nios|av_ld_byte2_data[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|av_ld_byte2_data[0]~0_combout\ = (\u0|cpu_nios|av_ld_aligning_data~regout\ & ((\u0|cpu_nios|av_fill_bit~1_combout\))) # (!\u0|cpu_nios|av_ld_aligning_data~regout\ & (\u0|rsp_xbar_mux_001|src_data\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|av_ld_aligning_data~regout\,
	datab => \u0|rsp_xbar_mux_001|src_data\(16),
	datad => \u0|cpu_nios|av_fill_bit~1_combout\,
	combout => \u0|cpu_nios|av_ld_byte2_data[0]~0_combout\);

-- Location: LCCOMB_X23_Y15_N28
\u0|cpu_nios|av_ld_byte3_data_nxt~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|av_ld_byte3_data_nxt~24_combout\ = (\u0|cpu_nios|av_ld_aligning_data~regout\ & (((\u0|cpu_nios|av_fill_bit~0_combout\ & \u0|cpu_nios|R_ctrl_ld_signed~regout\)))) # (!\u0|cpu_nios|av_ld_aligning_data~regout\ & 
-- (\u0|cpu_nios|av_ld_byte3_data_nxt~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|av_ld_byte3_data_nxt~16_combout\,
	datab => \u0|cpu_nios|av_fill_bit~0_combout\,
	datac => \u0|cpu_nios|R_ctrl_ld_signed~regout\,
	datad => \u0|cpu_nios|av_ld_aligning_data~regout\,
	combout => \u0|cpu_nios|av_ld_byte3_data_nxt~24_combout\);

-- Location: LCFF_X23_Y15_N29
\u0|cpu_nios|av_ld_byte3_data[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|av_ld_byte3_data_nxt~24_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|cpu_nios|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|av_ld_byte3_data\(0));

-- Location: LCFF_X23_Y15_N15
\u0|cpu_nios|av_ld_byte2_data[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|av_ld_byte2_data[0]~0_combout\,
	sdata => \u0|cpu_nios|av_ld_byte3_data\(0),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|cpu_nios|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|av_ld_byte2_data\(0));

-- Location: LCCOMB_X21_Y12_N28
\u0|cpu_nios|W_alu_result[16]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|W_alu_result[16]~8_combout\ = (\u0|cpu_nios|R_ctrl_logic~regout\ & (\u0|cpu_nios|E_logic_result[16]~11_combout\)) # (!\u0|cpu_nios|R_ctrl_logic~regout\ & ((\u0|cpu_nios|F_pc[14]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_logic_result[16]~11_combout\,
	datab => \u0|cpu_nios|F_pc[14]~7_combout\,
	datad => \u0|cpu_nios|R_ctrl_logic~regout\,
	combout => \u0|cpu_nios|W_alu_result[16]~8_combout\);

-- Location: LCCOMB_X21_Y11_N2
\u0|cpu_nios|E_shift_rot_result_nxt[15]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_shift_rot_result_nxt[15]~12_combout\ = (\u0|cpu_nios|R_ctrl_shift_rot_right~regout\ & (\u0|cpu_nios|E_shift_rot_result\(16))) # (!\u0|cpu_nios|R_ctrl_shift_rot_right~regout\ & ((\u0|cpu_nios|E_shift_rot_result\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_shift_rot_result\(16),
	datab => \u0|cpu_nios|E_shift_rot_result\(14),
	datad => \u0|cpu_nios|R_ctrl_shift_rot_right~regout\,
	combout => \u0|cpu_nios|E_shift_rot_result_nxt[15]~12_combout\);

-- Location: LCCOMB_X25_Y12_N14
\u0|cpu_nios|E_src1[15]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_src1[15]~9_combout\ = (\u0|cpu_nios|R_src1~18_combout\ & (\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|q_b\(15))) # (!\u0|cpu_nios|R_src1~18_combout\ & ((\u0|cpu_nios|D_iw\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|q_b\(15),
	datab => \u0|cpu_nios|D_iw\(19),
	datad => \u0|cpu_nios|R_src1~18_combout\,
	combout => \u0|cpu_nios|E_src1[15]~9_combout\);

-- Location: LCCOMB_X24_Y16_N2
\u0|cpu_nios|F_iw[31]~116\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_iw[31]~116_combout\ = (\u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\ & 
-- (\u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(31) & \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	datac => \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(31),
	datad => \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \u0|cpu_nios|F_iw[31]~116_combout\);

-- Location: LCCOMB_X20_Y16_N8
\u0|cpu_nios|F_iw[31]~117\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_iw[31]~117_combout\ = (\u0|cpu_nios|D_iw[15]~0_combout\ & ((\u0|cpu_nios|F_iw[31]~116_combout\) # 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(15) & \u0|rsp_xbar_mux|src_payload~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|D_iw[15]~0_combout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(15),
	datac => \u0|rsp_xbar_mux|src_payload~1_combout\,
	datad => \u0|cpu_nios|F_iw[31]~116_combout\,
	combout => \u0|cpu_nios|F_iw[31]~117_combout\);

-- Location: LCFF_X20_Y16_N9
\u0|cpu_nios|D_iw[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|F_iw[31]~117_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|cpu_nios|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|D_iw\(31));

-- Location: LCCOMB_X27_Y13_N22
\u0|cpu_nios|E_src2[17]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_src2[17]~7_combout\ = (\u0|cpu_nios|R_src2_use_imm~regout\ & ((\u0|cpu_nios|D_iw\(21)))) # (!\u0|cpu_nios|R_src2_use_imm~regout\ & (\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|R_src2_use_imm~regout\,
	datab => \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(17),
	datad => \u0|cpu_nios|D_iw\(21),
	combout => \u0|cpu_nios|E_src2[17]~7_combout\);

-- Location: LCFF_X6_Y8_N19
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~39\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0|za_data\(7),
	sload => VCC,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~212_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~39_regout\);

-- Location: LCFF_X5_Y8_N11
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~55\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0|za_data\(7),
	sload => VCC,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~215_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~55_regout\);

-- Location: LCCOMB_X5_Y8_N10
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~151\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~151_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~150_combout\ & 
-- (((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~55_regout\) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\)))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~150_combout\ & 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~39_regout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~150_combout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~39_regout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~55_regout\,
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~151_combout\);

-- Location: LCFF_X2_Y8_N5
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~119\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0|za_data\(7),
	sload => VCC,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~211_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~119_regout\);

-- Location: LCFF_X2_Y8_N19
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~87\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0|za_data\(7),
	sload => VCC,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~208_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~87_regout\);

-- Location: LCFF_X5_Y8_N25
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~103\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0|za_data\(7),
	sload => VCC,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~209_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~103_regout\);

-- Location: LCFF_X6_Y8_N1
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~71\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0|za_data\(7),
	sload => VCC,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~210_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~71_regout\);

-- Location: LCCOMB_X6_Y8_N0
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~148\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~148_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~103_regout\) # 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\)))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- (((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~71_regout\ & 
-- !\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~103_regout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~71_regout\,
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~148_combout\);

-- Location: LCCOMB_X2_Y8_N18
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~149\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~149_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~148_combout\ & 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~119_regout\)) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~148_combout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~87_regout\))))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & 
-- (((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~148_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~119_regout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~87_regout\,
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~148_combout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~149_combout\);

-- Location: LCCOMB_X8_Y8_N20
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~152\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~152_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~149_combout\))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ & 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~151_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~151_combout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~149_combout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~152_combout\);

-- Location: LCFF_X8_Y8_N21
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~152_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload\(7));

-- Location: LCFF_X15_Y16_N15
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload\(7),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_ready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(7));

-- Location: LCCOMB_X15_Y16_N14
\u0|width_adapter_001|width_adapter_001|out_data[7]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_001|width_adapter_001|out_data[7]~13_combout\ = (\u0|width_adapter_001|width_adapter_001|data_reg\(7)) # 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(7) & 
-- !\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter_001|width_adapter_001|data_reg\(7),
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(7),
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	combout => \u0|width_adapter_001|width_adapter_001|out_data[7]~13_combout\);

-- Location: LCCOMB_X19_Y17_N30
\u0|cpu_nios|F_iw[7]~93\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_iw[7]~93_combout\ = (\u0|cpu_nios|D_iw[15]~0_combout\ & ((\u0|cpu_nios|F_iw[7]~92_combout\) # ((\u0|rsp_xbar_demux_004|src0_valid~0_combout\ & \u0|width_adapter_001|width_adapter_001|out_data[7]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|F_iw[7]~92_combout\,
	datab => \u0|rsp_xbar_demux_004|src0_valid~0_combout\,
	datac => \u0|width_adapter_001|width_adapter_001|out_data[7]~13_combout\,
	datad => \u0|cpu_nios|D_iw[15]~0_combout\,
	combout => \u0|cpu_nios|F_iw[7]~93_combout\);

-- Location: LCFF_X19_Y17_N31
\u0|cpu_nios|D_iw[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|F_iw[7]~93_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|cpu_nios|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|D_iw\(7));

-- Location: LCFF_X27_Y13_N23
\u0|cpu_nios|E_src2[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|E_src2[17]~7_combout\,
	sdata => \u0|cpu_nios|D_iw\(7),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|cpu_nios|R_src2_hi~0_combout\,
	sload => \u0|cpu_nios|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|E_src2\(17));

-- Location: LCCOMB_X23_Y12_N16
\u0|cpu_nios|Add2~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|Add2~32_combout\ = ((\u0|cpu_nios|E_src1\(16) $ (\u0|cpu_nios|E_src2\(16) $ (!\u0|cpu_nios|Add2~31\)))) # (GND)
-- \u0|cpu_nios|Add2~33\ = CARRY((\u0|cpu_nios|E_src1\(16) & ((\u0|cpu_nios|E_src2\(16)) # (!\u0|cpu_nios|Add2~31\))) # (!\u0|cpu_nios|E_src1\(16) & (\u0|cpu_nios|E_src2\(16) & !\u0|cpu_nios|Add2~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_src1\(16),
	datab => \u0|cpu_nios|E_src2\(16),
	datad => VCC,
	cin => \u0|cpu_nios|Add2~31\,
	combout => \u0|cpu_nios|Add2~32_combout\,
	cout => \u0|cpu_nios|Add2~33\);

-- Location: LCCOMB_X23_Y12_N18
\u0|cpu_nios|Add2~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|Add2~34_combout\ = (\u0|cpu_nios|E_src1\(17) & ((\u0|cpu_nios|E_src2\(17) & (\u0|cpu_nios|Add2~33\ & VCC)) # (!\u0|cpu_nios|E_src2\(17) & (!\u0|cpu_nios|Add2~33\)))) # (!\u0|cpu_nios|E_src1\(17) & ((\u0|cpu_nios|E_src2\(17) & 
-- (!\u0|cpu_nios|Add2~33\)) # (!\u0|cpu_nios|E_src2\(17) & ((\u0|cpu_nios|Add2~33\) # (GND)))))
-- \u0|cpu_nios|Add2~35\ = CARRY((\u0|cpu_nios|E_src1\(17) & (!\u0|cpu_nios|E_src2\(17) & !\u0|cpu_nios|Add2~33\)) # (!\u0|cpu_nios|E_src1\(17) & ((!\u0|cpu_nios|Add2~33\) # (!\u0|cpu_nios|E_src2\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_src1\(17),
	datab => \u0|cpu_nios|E_src2\(17),
	datad => VCC,
	cin => \u0|cpu_nios|Add2~33\,
	combout => \u0|cpu_nios|Add2~34_combout\,
	cout => \u0|cpu_nios|Add2~35\);

-- Location: LCCOMB_X25_Y14_N2
\u0|cpu_nios|D_ctrl_alu_subtract~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|D_ctrl_alu_subtract~2_combout\ = (\u0|cpu_nios|D_iw\(3) & (!\u0|cpu_nios|D_iw\(4) & ((\u0|cpu_nios|D_iw\(1)) # (!\u0|cpu_nios|D_iw\(2))))) # (!\u0|cpu_nios|D_iw\(3) & (\u0|cpu_nios|D_iw\(4) & (\u0|cpu_nios|D_iw\(1) $ 
-- (!\u0|cpu_nios|D_iw\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|D_iw\(1),
	datab => \u0|cpu_nios|D_iw\(2),
	datac => \u0|cpu_nios|D_iw\(3),
	datad => \u0|cpu_nios|D_iw\(4),
	combout => \u0|cpu_nios|D_ctrl_alu_subtract~2_combout\);

-- Location: LCCOMB_X28_Y14_N2
\u0|cpu_nios|D_ctrl_alu_subtract~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|D_ctrl_alu_subtract~3_combout\ = (\u0|cpu_nios|D_iw\(11) & (((\u0|cpu_nios|D_iw\(14) & \u0|cpu_nios|D_iw\(15))))) # (!\u0|cpu_nios|D_iw\(11) & (\u0|cpu_nios|D_iw\(16) & (\u0|cpu_nios|D_iw\(14) $ (\u0|cpu_nios|D_iw\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|D_iw\(11),
	datab => \u0|cpu_nios|D_iw\(16),
	datac => \u0|cpu_nios|D_iw\(14),
	datad => \u0|cpu_nios|D_iw\(15),
	combout => \u0|cpu_nios|D_ctrl_alu_subtract~3_combout\);

-- Location: LCCOMB_X28_Y14_N14
\u0|cpu_nios|D_ctrl_alu_subtract~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|D_ctrl_alu_subtract~4_combout\ = (\u0|cpu_nios|Equal101~0_combout\ & (!\u0|cpu_nios|D_iw\(13) & (!\u0|cpu_nios|D_iw\(16) & \u0|cpu_nios|D_iw\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|Equal101~0_combout\,
	datab => \u0|cpu_nios|D_iw\(13),
	datac => \u0|cpu_nios|D_iw\(16),
	datad => \u0|cpu_nios|D_iw\(15),
	combout => \u0|cpu_nios|D_ctrl_alu_subtract~4_combout\);

-- Location: LCCOMB_X28_Y14_N24
\u0|cpu_nios|D_ctrl_alu_subtract~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|D_ctrl_alu_subtract~5_combout\ = (\u0|cpu_nios|D_iw\(11)) # ((\u0|cpu_nios|D_iw\(14) & ((!\u0|cpu_nios|Equal101~1_combout\))) # (!\u0|cpu_nios|D_iw\(14) & (!\u0|cpu_nios|D_ctrl_alu_subtract~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|D_iw\(14),
	datab => \u0|cpu_nios|D_ctrl_alu_subtract~4_combout\,
	datac => \u0|cpu_nios|Equal101~1_combout\,
	datad => \u0|cpu_nios|D_iw\(11),
	combout => \u0|cpu_nios|D_ctrl_alu_subtract~5_combout\);

-- Location: LCCOMB_X28_Y14_N6
\u0|cpu_nios|E_alu_sub~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_alu_sub~0_combout\ = ((\u0|cpu_nios|Equal101~0_combout\ & (\u0|cpu_nios|D_ctrl_alu_subtract~3_combout\ & !\u0|cpu_nios|D_iw\(13)))) # (!\u0|cpu_nios|D_ctrl_alu_subtract~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|Equal101~0_combout\,
	datab => \u0|cpu_nios|D_ctrl_alu_subtract~3_combout\,
	datac => \u0|cpu_nios|D_ctrl_alu_subtract~5_combout\,
	datad => \u0|cpu_nios|D_iw\(13),
	combout => \u0|cpu_nios|E_alu_sub~0_combout\);

-- Location: LCCOMB_X25_Y14_N16
\u0|cpu_nios|E_alu_sub~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_alu_sub~1_combout\ = (\u0|cpu_nios|R_valid~regout\ & ((\u0|cpu_nios|E_alu_sub~0_combout\) # ((\u0|cpu_nios|D_ctrl_alu_subtract~2_combout\ & !\u0|cpu_nios|D_iw\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|R_valid~regout\,
	datab => \u0|cpu_nios|D_ctrl_alu_subtract~2_combout\,
	datac => \u0|cpu_nios|D_iw\(0),
	datad => \u0|cpu_nios|E_alu_sub~0_combout\,
	combout => \u0|cpu_nios|E_alu_sub~1_combout\);

-- Location: LCFF_X25_Y14_N17
\u0|cpu_nios|E_alu_sub\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|E_alu_sub~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|E_alu_sub~regout\);

-- Location: LCCOMB_X20_Y12_N24
\u0|cpu_nios|F_pc[15]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_pc[15]~6_combout\ = (\u0|cpu_nios|E_alu_sub~regout\ & (\u0|cpu_nios|Add1~34_combout\)) # (!\u0|cpu_nios|E_alu_sub~regout\ & ((\u0|cpu_nios|Add2~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|Add1~34_combout\,
	datab => \u0|cpu_nios|Add2~34_combout\,
	datad => \u0|cpu_nios|E_alu_sub~regout\,
	combout => \u0|cpu_nios|F_pc[15]~6_combout\);

-- Location: LCCOMB_X22_Y12_N28
\u0|cpu_nios|E_src1[17]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_src1[17]~7_combout\ = (\u0|cpu_nios|R_src1~18_combout\ & (\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|q_b\(17))) # (!\u0|cpu_nios|R_src1~18_combout\ & ((\u0|cpu_nios|D_iw\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|q_b\(17),
	datab => \u0|cpu_nios|D_iw\(21),
	datad => \u0|cpu_nios|R_src1~18_combout\,
	combout => \u0|cpu_nios|E_src1[17]~7_combout\);

-- Location: LCCOMB_X19_Y12_N4
\u0|cpu_nios|F_pc_plus_one[13]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_pc_plus_one[13]~26_combout\ = (\u0|cpu_nios|F_pc\(13) & (!\u0|cpu_nios|F_pc_plus_one[12]~25\)) # (!\u0|cpu_nios|F_pc\(13) & ((\u0|cpu_nios|F_pc_plus_one[12]~25\) # (GND)))
-- \u0|cpu_nios|F_pc_plus_one[13]~27\ = CARRY((!\u0|cpu_nios|F_pc_plus_one[12]~25\) # (!\u0|cpu_nios|F_pc\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|F_pc\(13),
	datad => VCC,
	cin => \u0|cpu_nios|F_pc_plus_one[12]~25\,
	combout => \u0|cpu_nios|F_pc_plus_one[13]~26_combout\,
	cout => \u0|cpu_nios|F_pc_plus_one[13]~27\);

-- Location: LCCOMB_X19_Y12_N6
\u0|cpu_nios|F_pc_plus_one[14]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_pc_plus_one[14]~28_combout\ = (\u0|cpu_nios|F_pc\(14) & (\u0|cpu_nios|F_pc_plus_one[13]~27\ $ (GND))) # (!\u0|cpu_nios|F_pc\(14) & (!\u0|cpu_nios|F_pc_plus_one[13]~27\ & VCC))
-- \u0|cpu_nios|F_pc_plus_one[14]~29\ = CARRY((\u0|cpu_nios|F_pc\(14) & !\u0|cpu_nios|F_pc_plus_one[13]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu_nios|F_pc\(14),
	datad => VCC,
	cin => \u0|cpu_nios|F_pc_plus_one[13]~27\,
	combout => \u0|cpu_nios|F_pc_plus_one[14]~28_combout\,
	cout => \u0|cpu_nios|F_pc_plus_one[14]~29\);

-- Location: LCCOMB_X19_Y12_N8
\u0|cpu_nios|F_pc_plus_one[15]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_pc_plus_one[15]~30_combout\ = (\u0|cpu_nios|F_pc\(15) & (!\u0|cpu_nios|F_pc_plus_one[14]~29\)) # (!\u0|cpu_nios|F_pc\(15) & ((\u0|cpu_nios|F_pc_plus_one[14]~29\) # (GND)))
-- \u0|cpu_nios|F_pc_plus_one[15]~31\ = CARRY((!\u0|cpu_nios|F_pc_plus_one[14]~29\) # (!\u0|cpu_nios|F_pc\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|F_pc\(15),
	datad => VCC,
	cin => \u0|cpu_nios|F_pc_plus_one[14]~29\,
	combout => \u0|cpu_nios|F_pc_plus_one[15]~30_combout\,
	cout => \u0|cpu_nios|F_pc_plus_one[15]~31\);

-- Location: LCFF_X22_Y12_N29
\u0|cpu_nios|E_src1[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|E_src1[17]~7_combout\,
	sdata => \u0|cpu_nios|F_pc_plus_one[15]~30_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|cpu_nios|R_src1~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|E_src1\(17));

-- Location: LCCOMB_X21_Y14_N10
\u0|cpu_nios|E_logic_result[17]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_logic_result[17]~9_combout\ = (\u0|cpu_nios|E_src2\(17) & (\u0|cpu_nios|R_logic_op\(1) $ (((\u0|cpu_nios|R_logic_op\(0) & \u0|cpu_nios|E_src1\(17)))))) # (!\u0|cpu_nios|E_src2\(17) & ((\u0|cpu_nios|R_logic_op\(1) & 
-- ((\u0|cpu_nios|E_src1\(17)))) # (!\u0|cpu_nios|R_logic_op\(1) & (!\u0|cpu_nios|R_logic_op\(0) & !\u0|cpu_nios|E_src1\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_src2\(17),
	datab => \u0|cpu_nios|R_logic_op\(1),
	datac => \u0|cpu_nios|R_logic_op\(0),
	datad => \u0|cpu_nios|E_src1\(17),
	combout => \u0|cpu_nios|E_logic_result[17]~9_combout\);

-- Location: LCCOMB_X21_Y14_N12
\u0|cpu_nios|W_alu_result[17]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|W_alu_result[17]~7_combout\ = (\u0|cpu_nios|R_ctrl_logic~regout\ & ((\u0|cpu_nios|E_logic_result[17]~9_combout\))) # (!\u0|cpu_nios|R_ctrl_logic~regout\ & (\u0|cpu_nios|F_pc[15]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|R_ctrl_logic~regout\,
	datab => \u0|cpu_nios|F_pc[15]~6_combout\,
	datad => \u0|cpu_nios|E_logic_result[17]~9_combout\,
	combout => \u0|cpu_nios|W_alu_result[17]~7_combout\);

-- Location: LCCOMB_X21_Y11_N20
\u0|cpu_nios|E_shift_rot_result_nxt[18]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_shift_rot_result_nxt[18]~8_combout\ = (\u0|cpu_nios|R_ctrl_shift_rot_right~regout\ & (\u0|cpu_nios|E_shift_rot_result\(19))) # (!\u0|cpu_nios|R_ctrl_shift_rot_right~regout\ & ((\u0|cpu_nios|E_shift_rot_result\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_shift_rot_result\(19),
	datab => \u0|cpu_nios|E_shift_rot_result\(17),
	datad => \u0|cpu_nios|R_ctrl_shift_rot_right~regout\,
	combout => \u0|cpu_nios|E_shift_rot_result_nxt[18]~8_combout\);

-- Location: LCCOMB_X21_Y12_N16
\u0|cpu_nios|E_logic_result[18]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_logic_result[18]~8_combout\ = (\u0|cpu_nios|E_src2\(18) & (\u0|cpu_nios|R_logic_op\(1) $ (((\u0|cpu_nios|R_logic_op\(0) & \u0|cpu_nios|E_src1\(18)))))) # (!\u0|cpu_nios|E_src2\(18) & ((\u0|cpu_nios|E_src1\(18) & 
-- ((\u0|cpu_nios|R_logic_op\(1)))) # (!\u0|cpu_nios|E_src1\(18) & (!\u0|cpu_nios|R_logic_op\(0) & !\u0|cpu_nios|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_src2\(18),
	datab => \u0|cpu_nios|R_logic_op\(0),
	datac => \u0|cpu_nios|E_src1\(18),
	datad => \u0|cpu_nios|R_logic_op\(1),
	combout => \u0|cpu_nios|E_logic_result[18]~8_combout\);

-- Location: LCCOMB_X27_Y12_N6
\u0|cpu_nios|E_src2[18]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_src2[18]~6_combout\ = (\u0|cpu_nios|R_src2_use_imm~regout\ & (\u0|cpu_nios|D_iw\(21))) # (!\u0|cpu_nios|R_src2_use_imm~regout\ & ((\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|D_iw\(21),
	datab => \u0|cpu_nios|R_src2_use_imm~regout\,
	datad => \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(18),
	combout => \u0|cpu_nios|E_src2[18]~6_combout\);

-- Location: LCFF_X27_Y12_N7
\u0|cpu_nios|E_src2[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|E_src2[18]~6_combout\,
	sdata => \u0|cpu_nios|D_iw\(8),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|cpu_nios|R_src2_hi~0_combout\,
	sload => \u0|cpu_nios|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|E_src2\(18));

-- Location: LCCOMB_X23_Y12_N20
\u0|cpu_nios|Add2~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|Add2~36_combout\ = ((\u0|cpu_nios|E_src1\(18) $ (\u0|cpu_nios|E_src2\(18) $ (!\u0|cpu_nios|Add2~35\)))) # (GND)
-- \u0|cpu_nios|Add2~37\ = CARRY((\u0|cpu_nios|E_src1\(18) & ((\u0|cpu_nios|E_src2\(18)) # (!\u0|cpu_nios|Add2~35\))) # (!\u0|cpu_nios|E_src1\(18) & (\u0|cpu_nios|E_src2\(18) & !\u0|cpu_nios|Add2~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_src1\(18),
	datab => \u0|cpu_nios|E_src2\(18),
	datad => VCC,
	cin => \u0|cpu_nios|Add2~35\,
	combout => \u0|cpu_nios|Add2~36_combout\,
	cout => \u0|cpu_nios|Add2~37\);

-- Location: LCCOMB_X19_Y12_N28
\u0|cpu_nios|F_pc[16]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_pc[16]~5_combout\ = (\u0|cpu_nios|E_alu_sub~regout\ & (\u0|cpu_nios|Add1~36_combout\)) # (!\u0|cpu_nios|E_alu_sub~regout\ & ((\u0|cpu_nios|Add2~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|Add1~36_combout\,
	datab => \u0|cpu_nios|Add2~36_combout\,
	datad => \u0|cpu_nios|E_alu_sub~regout\,
	combout => \u0|cpu_nios|F_pc[16]~5_combout\);

-- Location: LCCOMB_X21_Y14_N18
\u0|cpu_nios|W_alu_result[18]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|W_alu_result[18]~6_combout\ = (\u0|cpu_nios|R_ctrl_logic~regout\ & (\u0|cpu_nios|E_logic_result[18]~8_combout\)) # (!\u0|cpu_nios|R_ctrl_logic~regout\ & ((\u0|cpu_nios|F_pc[16]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|R_ctrl_logic~regout\,
	datab => \u0|cpu_nios|E_logic_result[18]~8_combout\,
	datad => \u0|cpu_nios|F_pc[16]~5_combout\,
	combout => \u0|cpu_nios|W_alu_result[18]~6_combout\);

-- Location: LCFF_X24_Y14_N23
\u0|cpu_nios|R_ctrl_shift_rot\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|D_ctrl_shift_logical~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|R_ctrl_shift_rot~regout\);

-- Location: LCFF_X21_Y14_N19
\u0|cpu_nios|W_alu_result[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|W_alu_result[18]~6_combout\,
	sdata => \u0|cpu_nios|E_shift_rot_result\(18),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|cpu_nios|E_alu_result~14_combout\,
	sload => \u0|cpu_nios|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|W_alu_result\(18));

-- Location: LCCOMB_X22_Y15_N12
\u0|cpu_nios|W_rf_wr_data[18]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|W_rf_wr_data[18]~26_combout\ = (\u0|cpu_nios|R_ctrl_ld~regout\ & (((\u0|cpu_nios|av_ld_byte2_data\(2))))) # (!\u0|cpu_nios|R_ctrl_ld~regout\ & (!\u0|cpu_nios|E_alu_result~14_combout\ & ((\u0|cpu_nios|W_alu_result\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_alu_result~14_combout\,
	datab => \u0|cpu_nios|av_ld_byte2_data\(2),
	datac => \u0|cpu_nios|R_ctrl_ld~regout\,
	datad => \u0|cpu_nios|W_alu_result\(18),
	combout => \u0|cpu_nios|W_rf_wr_data[18]~26_combout\);

-- Location: LCCOMB_X17_Y15_N4
\u0|rsp_xbar_mux_001|src_data[19]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_data\(19) = (\u0|rsp_xbar_mux_001|src_data[19]~22_combout\) # 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(3) & \u0|rsp_xbar_mux_001|src_payload~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_mux_001|src_data[19]~22_combout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(3),
	datac => \u0|rsp_xbar_mux_001|src_payload~2_combout\,
	combout => \u0|rsp_xbar_mux_001|src_data\(19));

-- Location: LCCOMB_X23_Y15_N8
\u0|cpu_nios|av_ld_byte2_data[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|av_ld_byte2_data[3]~6_combout\ = (\u0|cpu_nios|av_ld_aligning_data~regout\ & ((\u0|cpu_nios|av_fill_bit~1_combout\))) # (!\u0|cpu_nios|av_ld_aligning_data~regout\ & (\u0|rsp_xbar_mux_001|src_data\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|av_ld_aligning_data~regout\,
	datab => \u0|rsp_xbar_mux_001|src_data\(19),
	datad => \u0|cpu_nios|av_fill_bit~1_combout\,
	combout => \u0|cpu_nios|av_ld_byte2_data[3]~6_combout\);

-- Location: LCCOMB_X23_Y15_N24
\u0|cpu_nios|av_ld_byte3_data_nxt~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|av_ld_byte3_data_nxt~30_combout\ = (\u0|cpu_nios|av_ld_aligning_data~regout\ & (((\u0|cpu_nios|av_fill_bit~0_combout\ & \u0|cpu_nios|R_ctrl_ld_signed~regout\)))) # (!\u0|cpu_nios|av_ld_aligning_data~regout\ & 
-- (\u0|cpu_nios|av_ld_byte3_data_nxt~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|av_ld_byte3_data_nxt~22_combout\,
	datab => \u0|cpu_nios|av_fill_bit~0_combout\,
	datac => \u0|cpu_nios|R_ctrl_ld_signed~regout\,
	datad => \u0|cpu_nios|av_ld_aligning_data~regout\,
	combout => \u0|cpu_nios|av_ld_byte3_data_nxt~30_combout\);

-- Location: LCFF_X23_Y15_N25
\u0|cpu_nios|av_ld_byte3_data[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|av_ld_byte3_data_nxt~30_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|cpu_nios|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|av_ld_byte3_data\(3));

-- Location: LCFF_X23_Y15_N9
\u0|cpu_nios|av_ld_byte2_data[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|av_ld_byte2_data[3]~6_combout\,
	sdata => \u0|cpu_nios|av_ld_byte3_data\(3),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|cpu_nios|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|av_ld_byte2_data\(3));

-- Location: LCCOMB_X27_Y12_N2
\u0|cpu_nios|E_src2[20]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_src2[20]~4_combout\ = (\u0|cpu_nios|R_src2_use_imm~regout\ & ((\u0|cpu_nios|D_iw\(21)))) # (!\u0|cpu_nios|R_src2_use_imm~regout\ & (\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(20),
	datab => \u0|cpu_nios|D_iw\(21),
	datad => \u0|cpu_nios|R_src2_use_imm~regout\,
	combout => \u0|cpu_nios|E_src2[20]~4_combout\);

-- Location: LCFF_X27_Y12_N3
\u0|cpu_nios|E_src2[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|E_src2[20]~4_combout\,
	sdata => \u0|cpu_nios|D_iw\(10),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|cpu_nios|R_src2_hi~0_combout\,
	sload => \u0|cpu_nios|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|E_src2\(20));

-- Location: LCCOMB_X21_Y12_N4
\u0|cpu_nios|E_logic_result[20]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_logic_result[20]~6_combout\ = (\u0|cpu_nios|E_src1\(20) & (\u0|cpu_nios|R_logic_op\(1) $ (((\u0|cpu_nios|R_logic_op\(0) & \u0|cpu_nios|E_src2\(20)))))) # (!\u0|cpu_nios|E_src1\(20) & ((\u0|cpu_nios|R_logic_op\(1) & 
-- ((\u0|cpu_nios|E_src2\(20)))) # (!\u0|cpu_nios|R_logic_op\(1) & (!\u0|cpu_nios|R_logic_op\(0) & !\u0|cpu_nios|E_src2\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_src1\(20),
	datab => \u0|cpu_nios|R_logic_op\(1),
	datac => \u0|cpu_nios|R_logic_op\(0),
	datad => \u0|cpu_nios|E_src2\(20),
	combout => \u0|cpu_nios|E_logic_result[20]~6_combout\);

-- Location: LCCOMB_X21_Y12_N0
\u0|cpu_nios|W_alu_result[20]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|W_alu_result[20]~4_combout\ = (\u0|cpu_nios|R_ctrl_logic~regout\ & ((\u0|cpu_nios|E_logic_result[20]~6_combout\))) # (!\u0|cpu_nios|R_ctrl_logic~regout\ & (\u0|cpu_nios|F_pc[18]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|F_pc[18]~3_combout\,
	datab => \u0|cpu_nios|E_logic_result[20]~6_combout\,
	datad => \u0|cpu_nios|R_ctrl_logic~regout\,
	combout => \u0|cpu_nios|W_alu_result[20]~4_combout\);

-- Location: LCCOMB_X21_Y11_N14
\u0|cpu_nios|E_shift_rot_result_nxt[21]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_shift_rot_result_nxt[21]~5_combout\ = (\u0|cpu_nios|R_ctrl_shift_rot_right~regout\ & (\u0|cpu_nios|E_shift_rot_result\(22))) # (!\u0|cpu_nios|R_ctrl_shift_rot_right~regout\ & ((\u0|cpu_nios|E_shift_rot_result\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_shift_rot_result\(22),
	datab => \u0|cpu_nios|E_shift_rot_result\(20),
	datad => \u0|cpu_nios|R_ctrl_shift_rot_right~regout\,
	combout => \u0|cpu_nios|E_shift_rot_result_nxt[21]~5_combout\);

-- Location: LCCOMB_X25_Y12_N16
\u0|cpu_nios|E_src1[21]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_src1[21]~3_combout\ = (\u0|cpu_nios|R_src1~18_combout\ & (\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|q_b\(21))) # (!\u0|cpu_nios|R_src1~18_combout\ & ((\u0|cpu_nios|D_iw\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|q_b\(21),
	datab => \u0|cpu_nios|R_src1~18_combout\,
	datad => \u0|cpu_nios|D_iw\(25),
	combout => \u0|cpu_nios|E_src1[21]~3_combout\);

-- Location: LCCOMB_X22_Y12_N16
\u0|cpu_nios|E_src1[20]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_src1[20]~4_combout\ = (\u0|cpu_nios|R_src1~18_combout\ & (\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|q_b\(20))) # (!\u0|cpu_nios|R_src1~18_combout\ & ((\u0|cpu_nios|D_iw\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|q_b\(20),
	datab => \u0|cpu_nios|D_iw\(24),
	datad => \u0|cpu_nios|R_src1~18_combout\,
	combout => \u0|cpu_nios|E_src1[20]~4_combout\);

-- Location: LCCOMB_X20_Y11_N14
\u0|cpu_nios|W_alu_result[21]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|W_alu_result[21]~3_combout\ = (\u0|cpu_nios|R_ctrl_logic~regout\ & (\u0|cpu_nios|E_logic_result[21]~5_combout\)) # (!\u0|cpu_nios|R_ctrl_logic~regout\ & ((\u0|cpu_nios|F_pc[19]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_logic_result[21]~5_combout\,
	datab => \u0|cpu_nios|F_pc[19]~2_combout\,
	datad => \u0|cpu_nios|R_ctrl_logic~regout\,
	combout => \u0|cpu_nios|W_alu_result[21]~3_combout\);

-- Location: LCFF_X20_Y11_N15
\u0|cpu_nios|W_alu_result[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|W_alu_result[21]~3_combout\,
	sdata => \u0|cpu_nios|E_shift_rot_result\(21),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|cpu_nios|E_alu_result~14_combout\,
	sload => \u0|cpu_nios|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|W_alu_result\(21));

-- Location: LCCOMB_X20_Y11_N4
\u0|cpu_nios|W_rf_wr_data[21]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|W_rf_wr_data[21]~23_combout\ = (\u0|cpu_nios|R_ctrl_ld~regout\ & (((\u0|cpu_nios|av_ld_byte2_data\(5))))) # (!\u0|cpu_nios|R_ctrl_ld~regout\ & (!\u0|cpu_nios|E_alu_result~14_combout\ & ((\u0|cpu_nios|W_alu_result\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_alu_result~14_combout\,
	datab => \u0|cpu_nios|av_ld_byte2_data\(5),
	datac => \u0|cpu_nios|W_alu_result\(21),
	datad => \u0|cpu_nios|R_ctrl_ld~regout\,
	combout => \u0|cpu_nios|W_rf_wr_data[21]~23_combout\);

-- Location: LCCOMB_X23_Y14_N6
\u0|cpu_nios|W_rf_wr_data[25]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|W_rf_wr_data[25]~33_combout\ = (\u0|cpu_nios|R_ctrl_ld~regout\ & (((\u0|cpu_nios|av_ld_byte3_data\(1))))) # (!\u0|cpu_nios|R_ctrl_ld~regout\ & (\u0|cpu_nios|W_alu_result\(25) & (!\u0|cpu_nios|E_alu_result~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|W_alu_result\(25),
	datab => \u0|cpu_nios|E_alu_result~14_combout\,
	datac => \u0|cpu_nios|av_ld_byte3_data\(1),
	datad => \u0|cpu_nios|R_ctrl_ld~regout\,
	combout => \u0|cpu_nios|W_rf_wr_data[25]~33_combout\);

-- Location: LCCOMB_X23_Y16_N22
\u0|cpu_nios|av_ld_byte3_data_nxt~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|av_ld_byte3_data_nxt~23_combout\ = (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(10) & 
-- ((\u0|rsp_xbar_mux_001|src_payload~2_combout\) # ((\u0|rsp_xbar_demux|src1_valid~combout\ & \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(26))))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(10) & (\u0|rsp_xbar_demux|src1_valid~combout\ & 
-- ((\u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(10),
	datab => \u0|rsp_xbar_demux|src1_valid~combout\,
	datac => \u0|rsp_xbar_mux_001|src_payload~2_combout\,
	datad => \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(26),
	combout => \u0|cpu_nios|av_ld_byte3_data_nxt~23_combout\);

-- Location: LCCOMB_X23_Y15_N4
\u0|cpu_nios|av_ld_byte3_data_nxt~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|av_ld_byte3_data_nxt~31_combout\ = (\u0|cpu_nios|av_ld_aligning_data~regout\ & (\u0|cpu_nios|av_fill_bit~0_combout\ & (\u0|cpu_nios|R_ctrl_ld_signed~regout\))) # (!\u0|cpu_nios|av_ld_aligning_data~regout\ & 
-- (((\u0|cpu_nios|av_ld_byte3_data_nxt~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|av_ld_aligning_data~regout\,
	datab => \u0|cpu_nios|av_fill_bit~0_combout\,
	datac => \u0|cpu_nios|R_ctrl_ld_signed~regout\,
	datad => \u0|cpu_nios|av_ld_byte3_data_nxt~23_combout\,
	combout => \u0|cpu_nios|av_ld_byte3_data_nxt~31_combout\);

-- Location: LCFF_X23_Y15_N5
\u0|cpu_nios|av_ld_byte3_data[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|av_ld_byte3_data_nxt~31_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|cpu_nios|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|av_ld_byte3_data\(2));

-- Location: LCCOMB_X23_Y14_N10
\u0|cpu_nios|W_rf_wr_data[26]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|W_rf_wr_data[26]~32_combout\ = (\u0|cpu_nios|R_ctrl_ld~regout\ & (((\u0|cpu_nios|av_ld_byte3_data\(2))))) # (!\u0|cpu_nios|R_ctrl_ld~regout\ & (\u0|cpu_nios|W_alu_result\(26) & (!\u0|cpu_nios|E_alu_result~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|W_alu_result\(26),
	datab => \u0|cpu_nios|E_alu_result~14_combout\,
	datac => \u0|cpu_nios|av_ld_byte3_data\(2),
	datad => \u0|cpu_nios|R_ctrl_ld~regout\,
	combout => \u0|cpu_nios|W_rf_wr_data[26]~32_combout\);

-- Location: LCCOMB_X22_Y11_N14
\u0|cpu_nios|W_alu_result[27]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|W_alu_result[27]~26_combout\ = (\u0|cpu_nios|R_ctrl_shift_rot~regout\) # ((!\u0|cpu_nios|R_ctrl_logic~regout\ & \u0|cpu_nios|E_alu_sub~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu_nios|R_ctrl_shift_rot~regout\,
	datac => \u0|cpu_nios|R_ctrl_logic~regout\,
	datad => \u0|cpu_nios|E_alu_sub~regout\,
	combout => \u0|cpu_nios|W_alu_result[27]~26_combout\);

-- Location: LCCOMB_X27_Y12_N22
\u0|cpu_nios|E_src2[27]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_src2[27]~10_combout\ = (\u0|cpu_nios|R_src2_use_imm~regout\ & (\u0|cpu_nios|D_iw\(21))) # (!\u0|cpu_nios|R_src2_use_imm~regout\ & ((\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|D_iw\(21),
	datab => \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(27),
	datad => \u0|cpu_nios|R_src2_use_imm~regout\,
	combout => \u0|cpu_nios|E_src2[27]~10_combout\);

-- Location: LCFF_X27_Y12_N23
\u0|cpu_nios|E_src2[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|E_src2[27]~10_combout\,
	sdata => \u0|cpu_nios|D_iw\(17),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|cpu_nios|R_src2_hi~0_combout\,
	sload => \u0|cpu_nios|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|E_src2\(27));

-- Location: LCCOMB_X27_Y12_N24
\u0|cpu_nios|E_src2[26]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_src2[26]~13_combout\ = (\u0|cpu_nios|R_src2_use_imm~regout\ & (\u0|cpu_nios|D_iw\(21))) # (!\u0|cpu_nios|R_src2_use_imm~regout\ & ((\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|D_iw\(21),
	datab => \u0|cpu_nios|R_src2_use_imm~regout\,
	datad => \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(26),
	combout => \u0|cpu_nios|E_src2[26]~13_combout\);

-- Location: LCFF_X27_Y12_N25
\u0|cpu_nios|E_src2[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|E_src2[26]~13_combout\,
	sdata => \u0|cpu_nios|D_iw\(16),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|cpu_nios|R_src2_hi~0_combout\,
	sload => \u0|cpu_nios|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|E_src2\(26));

-- Location: LCCOMB_X23_Y14_N2
\u0|cpu_nios|W_rf_wr_data[28]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|W_rf_wr_data[28]~30_combout\ = (\u0|cpu_nios|R_ctrl_ld~regout\ & (((\u0|cpu_nios|av_ld_byte3_data\(4))))) # (!\u0|cpu_nios|R_ctrl_ld~regout\ & (\u0|cpu_nios|W_alu_result\(28) & (!\u0|cpu_nios|E_alu_result~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|W_alu_result\(28),
	datab => \u0|cpu_nios|E_alu_result~14_combout\,
	datac => \u0|cpu_nios|av_ld_byte3_data\(4),
	datad => \u0|cpu_nios|R_ctrl_ld~regout\,
	combout => \u0|cpu_nios|W_rf_wr_data[28]~30_combout\);

-- Location: LCCOMB_X21_Y12_N14
\u0|cpu_nios|W_alu_result[27]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|W_alu_result[27]~25_combout\ = (\u0|cpu_nios|R_ctrl_logic~regout\) # (\u0|cpu_nios|R_ctrl_shift_rot~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu_nios|R_ctrl_logic~regout\,
	datad => \u0|cpu_nios|R_ctrl_shift_rot~regout\,
	combout => \u0|cpu_nios|W_alu_result[27]~25_combout\);

-- Location: LCCOMB_X21_Y11_N18
\u0|cpu_nios|E_shift_rot_result_nxt[30]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_shift_rot_result_nxt[30]~29_combout\ = (\u0|cpu_nios|R_ctrl_shift_rot_right~regout\ & (\u0|cpu_nios|E_shift_rot_result\(31))) # (!\u0|cpu_nios|R_ctrl_shift_rot_right~regout\ & ((\u0|cpu_nios|E_shift_rot_result\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_shift_rot_result\(31),
	datab => \u0|cpu_nios|E_shift_rot_result\(29),
	datad => \u0|cpu_nios|R_ctrl_shift_rot_right~regout\,
	combout => \u0|cpu_nios|E_shift_rot_result_nxt[30]~29_combout\);

-- Location: LCCOMB_X25_Y14_N28
\u0|cpu_nios|E_invert_arith_src_msb~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_invert_arith_src_msb~2_combout\ = (\u0|cpu_nios|D_iw\(1) & (\u0|cpu_nios|D_iw\(2) & (\u0|cpu_nios|D_iw\(3) $ (\u0|cpu_nios|D_iw\(4))))) # (!\u0|cpu_nios|D_iw\(1) & (!\u0|cpu_nios|D_iw\(2) & (\u0|cpu_nios|D_iw\(3) $ 
-- (\u0|cpu_nios|D_iw\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|D_iw\(1),
	datab => \u0|cpu_nios|D_iw\(2),
	datac => \u0|cpu_nios|D_iw\(3),
	datad => \u0|cpu_nios|D_iw\(4),
	combout => \u0|cpu_nios|E_invert_arith_src_msb~2_combout\);

-- Location: LCCOMB_X25_Y14_N30
\u0|cpu_nios|E_invert_arith_src_msb~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_invert_arith_src_msb~4_combout\ = (!\u0|cpu_nios|D_iw\(0) & \u0|cpu_nios|E_invert_arith_src_msb~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu_nios|D_iw\(0),
	datad => \u0|cpu_nios|E_invert_arith_src_msb~2_combout\,
	combout => \u0|cpu_nios|E_invert_arith_src_msb~4_combout\);

-- Location: LCCOMB_X25_Y14_N14
\u0|cpu_nios|E_invert_arith_src_msb~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_invert_arith_src_msb~3_combout\ = (\u0|cpu_nios|R_valid~regout\ & (((\u0|cpu_nios|E_invert_arith_src_msb~4_combout\ & !\u0|cpu_nios|D_iw\(5))) # (!\u0|cpu_nios|D_ctrl_alu_subtract~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|R_valid~regout\,
	datab => \u0|cpu_nios|E_invert_arith_src_msb~4_combout\,
	datac => \u0|cpu_nios|D_iw\(5),
	datad => \u0|cpu_nios|D_ctrl_alu_subtract~5_combout\,
	combout => \u0|cpu_nios|E_invert_arith_src_msb~3_combout\);

-- Location: LCFF_X25_Y14_N15
\u0|cpu_nios|E_invert_arith_src_msb\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|E_invert_arith_src_msb~3_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|E_invert_arith_src_msb~regout\);

-- Location: LCCOMB_X27_Y12_N4
\u0|cpu_nios|R_src2_hi[15]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|R_src2_hi[15]~1_combout\ = (\u0|cpu_nios|R_src2_use_imm~regout\ & (\u0|cpu_nios|D_iw\(21))) # (!\u0|cpu_nios|R_src2_use_imm~regout\ & ((\u0|cpu_nios|R_ctrl_hi_imm16~regout\ & (\u0|cpu_nios|D_iw\(21))) # (!\u0|cpu_nios|R_ctrl_hi_imm16~regout\ 
-- & ((\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|D_iw\(21),
	datab => \u0|cpu_nios|R_src2_use_imm~regout\,
	datac => \u0|cpu_nios|R_ctrl_hi_imm16~regout\,
	datad => \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(31),
	combout => \u0|cpu_nios|R_src2_hi[15]~1_combout\);

-- Location: LCCOMB_X27_Y14_N18
\u0|cpu_nios|R_src2_hi[15]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|R_src2_hi[15]~2_combout\ = (!\u0|cpu_nios|R_ctrl_unsigned_lo_imm16~regout\ & (\u0|cpu_nios|R_src2_hi[15]~1_combout\ & !\u0|cpu_nios|R_ctrl_force_src2_zero~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu_nios|R_ctrl_unsigned_lo_imm16~regout\,
	datac => \u0|cpu_nios|R_src2_hi[15]~1_combout\,
	datad => \u0|cpu_nios|R_ctrl_force_src2_zero~regout\,
	combout => \u0|cpu_nios|R_src2_hi[15]~2_combout\);

-- Location: LCFF_X27_Y14_N19
\u0|cpu_nios|E_src2[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|R_src2_hi[15]~2_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|E_src2\(31));

-- Location: LCCOMB_X22_Y13_N26
\u0|cpu_nios|E_arith_src2[31]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_arith_src2\(31) = \u0|cpu_nios|E_invert_arith_src_msb~regout\ $ (\u0|cpu_nios|E_src2\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu_nios|E_invert_arith_src_msb~regout\,
	datad => \u0|cpu_nios|E_src2\(31),
	combout => \u0|cpu_nios|E_arith_src2\(31));

-- Location: LCCOMB_X25_Y11_N30
\u0|cpu_nios|R_src1[29]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|R_src1[29]~24_combout\ = (!\u0|cpu_nios|R_src1~19_combout\ & (\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|q_b\(29) & ((!\u0|cpu_nios|E_valid~regout\) # (!\u0|cpu_nios|R_ctrl_jmp_direct~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|R_src1~19_combout\,
	datab => \u0|cpu_nios|R_ctrl_jmp_direct~regout\,
	datac => \u0|cpu_nios|E_valid~regout\,
	datad => \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|q_b\(29),
	combout => \u0|cpu_nios|R_src1[29]~24_combout\);

-- Location: LCFF_X25_Y11_N31
\u0|cpu_nios|E_src1[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|R_src1[29]~24_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|E_src1\(29));

-- Location: LCCOMB_X25_Y11_N24
\u0|cpu_nios|R_src1[28]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|R_src1[28]~25_combout\ = (!\u0|cpu_nios|R_src1~19_combout\ & (\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|q_b\(28) & ((!\u0|cpu_nios|E_valid~regout\) # (!\u0|cpu_nios|R_ctrl_jmp_direct~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|R_src1~19_combout\,
	datab => \u0|cpu_nios|R_ctrl_jmp_direct~regout\,
	datac => \u0|cpu_nios|E_valid~regout\,
	datad => \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|q_b\(28),
	combout => \u0|cpu_nios|R_src1[28]~25_combout\);

-- Location: LCFF_X25_Y11_N25
\u0|cpu_nios|E_src1[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|R_src1[28]~25_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|E_src1\(28));

-- Location: LCCOMB_X23_Y11_N6
\u0|cpu_nios|Add2~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|Add2~54_combout\ = (\u0|cpu_nios|E_src1\(27) & ((\u0|cpu_nios|E_src2\(27) & (\u0|cpu_nios|Add2~53\ & VCC)) # (!\u0|cpu_nios|E_src2\(27) & (!\u0|cpu_nios|Add2~53\)))) # (!\u0|cpu_nios|E_src1\(27) & ((\u0|cpu_nios|E_src2\(27) & 
-- (!\u0|cpu_nios|Add2~53\)) # (!\u0|cpu_nios|E_src2\(27) & ((\u0|cpu_nios|Add2~53\) # (GND)))))
-- \u0|cpu_nios|Add2~55\ = CARRY((\u0|cpu_nios|E_src1\(27) & (!\u0|cpu_nios|E_src2\(27) & !\u0|cpu_nios|Add2~53\)) # (!\u0|cpu_nios|E_src1\(27) & ((!\u0|cpu_nios|Add2~53\) # (!\u0|cpu_nios|E_src2\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_src1\(27),
	datab => \u0|cpu_nios|E_src2\(27),
	datad => VCC,
	cin => \u0|cpu_nios|Add2~53\,
	combout => \u0|cpu_nios|Add2~54_combout\,
	cout => \u0|cpu_nios|Add2~55\);

-- Location: LCCOMB_X23_Y11_N10
\u0|cpu_nios|Add2~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|Add2~58_combout\ = (\u0|cpu_nios|E_src2\(29) & ((\u0|cpu_nios|E_src1\(29) & (\u0|cpu_nios|Add2~57\ & VCC)) # (!\u0|cpu_nios|E_src1\(29) & (!\u0|cpu_nios|Add2~57\)))) # (!\u0|cpu_nios|E_src2\(29) & ((\u0|cpu_nios|E_src1\(29) & 
-- (!\u0|cpu_nios|Add2~57\)) # (!\u0|cpu_nios|E_src1\(29) & ((\u0|cpu_nios|Add2~57\) # (GND)))))
-- \u0|cpu_nios|Add2~59\ = CARRY((\u0|cpu_nios|E_src2\(29) & (!\u0|cpu_nios|E_src1\(29) & !\u0|cpu_nios|Add2~57\)) # (!\u0|cpu_nios|E_src2\(29) & ((!\u0|cpu_nios|Add2~57\) # (!\u0|cpu_nios|E_src1\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_src2\(29),
	datab => \u0|cpu_nios|E_src1\(29),
	datad => VCC,
	cin => \u0|cpu_nios|Add2~57\,
	combout => \u0|cpu_nios|Add2~58_combout\,
	cout => \u0|cpu_nios|Add2~59\);

-- Location: LCCOMB_X23_Y11_N14
\u0|cpu_nios|Add2~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|Add2~62_combout\ = (\u0|cpu_nios|E_arith_src1\(31) & ((\u0|cpu_nios|E_arith_src2\(31) & (\u0|cpu_nios|Add2~61\ & VCC)) # (!\u0|cpu_nios|E_arith_src2\(31) & (!\u0|cpu_nios|Add2~61\)))) # (!\u0|cpu_nios|E_arith_src1\(31) & 
-- ((\u0|cpu_nios|E_arith_src2\(31) & (!\u0|cpu_nios|Add2~61\)) # (!\u0|cpu_nios|E_arith_src2\(31) & ((\u0|cpu_nios|Add2~61\) # (GND)))))
-- \u0|cpu_nios|Add2~63\ = CARRY((\u0|cpu_nios|E_arith_src1\(31) & (!\u0|cpu_nios|E_arith_src2\(31) & !\u0|cpu_nios|Add2~61\)) # (!\u0|cpu_nios|E_arith_src1\(31) & ((!\u0|cpu_nios|Add2~61\) # (!\u0|cpu_nios|E_arith_src2\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_arith_src1\(31),
	datab => \u0|cpu_nios|E_arith_src2\(31),
	datad => VCC,
	cin => \u0|cpu_nios|Add2~61\,
	combout => \u0|cpu_nios|Add2~62_combout\,
	cout => \u0|cpu_nios|Add2~63\);

-- Location: LCCOMB_X27_Y12_N10
\u0|cpu_nios|E_src2[29]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_src2[29]~12_combout\ = (\u0|cpu_nios|R_src2_use_imm~regout\ & (\u0|cpu_nios|D_iw\(21))) # (!\u0|cpu_nios|R_src2_use_imm~regout\ & ((\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|D_iw\(21),
	datab => \u0|cpu_nios|R_src2_use_imm~regout\,
	datad => \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(29),
	combout => \u0|cpu_nios|E_src2[29]~12_combout\);

-- Location: LCFF_X27_Y12_N11
\u0|cpu_nios|E_src2[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|E_src2[29]~12_combout\,
	sdata => \u0|cpu_nios|D_iw\(19),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|cpu_nios|R_src2_hi~0_combout\,
	sload => \u0|cpu_nios|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|E_src2\(29));

-- Location: LCCOMB_X27_Y12_N12
\u0|cpu_nios|E_src2[28]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_src2[28]~9_combout\ = (\u0|cpu_nios|R_src2_use_imm~regout\ & (\u0|cpu_nios|D_iw\(21))) # (!\u0|cpu_nios|R_src2_use_imm~regout\ & ((\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|D_iw\(21),
	datab => \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(28),
	datad => \u0|cpu_nios|R_src2_use_imm~regout\,
	combout => \u0|cpu_nios|E_src2[28]~9_combout\);

-- Location: LCCOMB_X18_Y16_N8
\u0|cpu_nios|F_iw[18]~105\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_iw[18]~105_combout\ = (\u0|rsp_xbar_demux_003|src0_valid~combout\ & ((\u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(18)) # 
-- ((\u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(18) & \u0|rsp_xbar_demux|src0_valid~combout\)))) # (!\u0|rsp_xbar_demux_003|src0_valid~combout\ & 
-- (((\u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(18) & \u0|rsp_xbar_demux|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_demux_003|src0_valid~combout\,
	datab => \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(18),
	datac => \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(18),
	datad => \u0|rsp_xbar_demux|src0_valid~combout\,
	combout => \u0|cpu_nios|F_iw[18]~105_combout\);

-- Location: LCCOMB_X22_Y16_N26
\u0|cpu_nios|F_iw[18]~106\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_iw[18]~106_combout\ = (\u0|cpu_nios|D_iw[15]~0_combout\ & ((\u0|cpu_nios|F_iw[18]~105_combout\) # 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(2) & \u0|rsp_xbar_mux|src_payload~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(2),
	datab => \u0|rsp_xbar_mux|src_payload~1_combout\,
	datac => \u0|cpu_nios|F_iw[18]~105_combout\,
	datad => \u0|cpu_nios|D_iw[15]~0_combout\,
	combout => \u0|cpu_nios|F_iw[18]~106_combout\);

-- Location: LCCOMB_X19_Y16_N20
\u0|cpu_nios|F_iw[18]~107\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_iw[18]~107_combout\ = (\u0|cpu_nios|F_iw[18]~106_combout\) # ((\u0|cpu_nios|hbreak_req~0_combout\ & !\u0|cpu_nios|hbreak_enabled~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu_nios|hbreak_req~0_combout\,
	datac => \u0|cpu_nios|F_iw[18]~106_combout\,
	datad => \u0|cpu_nios|hbreak_enabled~regout\,
	combout => \u0|cpu_nios|F_iw[18]~107_combout\);

-- Location: LCFF_X19_Y16_N21
\u0|cpu_nios|D_iw[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|F_iw[18]~107_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|cpu_nios|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|D_iw\(18));

-- Location: LCFF_X27_Y12_N13
\u0|cpu_nios|E_src2[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|E_src2[28]~9_combout\,
	sdata => \u0|cpu_nios|D_iw\(18),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|cpu_nios|R_src2_hi~0_combout\,
	sload => \u0|cpu_nios|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|E_src2\(28));

-- Location: LCCOMB_X24_Y12_N22
\u0|cpu_nios|Add1~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|Add1~38_combout\ = (\u0|cpu_nios|E_src1\(19) & ((\u0|cpu_nios|E_src2\(19) & (!\u0|cpu_nios|Add1~37\)) # (!\u0|cpu_nios|E_src2\(19) & (\u0|cpu_nios|Add1~37\ & VCC)))) # (!\u0|cpu_nios|E_src1\(19) & ((\u0|cpu_nios|E_src2\(19) & 
-- ((\u0|cpu_nios|Add1~37\) # (GND))) # (!\u0|cpu_nios|E_src2\(19) & (!\u0|cpu_nios|Add1~37\))))
-- \u0|cpu_nios|Add1~39\ = CARRY((\u0|cpu_nios|E_src1\(19) & (\u0|cpu_nios|E_src2\(19) & !\u0|cpu_nios|Add1~37\)) # (!\u0|cpu_nios|E_src1\(19) & ((\u0|cpu_nios|E_src2\(19)) # (!\u0|cpu_nios|Add1~37\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_src1\(19),
	datab => \u0|cpu_nios|E_src2\(19),
	datad => VCC,
	cin => \u0|cpu_nios|Add1~37\,
	combout => \u0|cpu_nios|Add1~38_combout\,
	cout => \u0|cpu_nios|Add1~39\);

-- Location: LCCOMB_X24_Y12_N24
\u0|cpu_nios|Add1~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|Add1~40_combout\ = ((\u0|cpu_nios|E_src2\(20) $ (\u0|cpu_nios|E_src1\(20) $ (\u0|cpu_nios|Add1~39\)))) # (GND)
-- \u0|cpu_nios|Add1~41\ = CARRY((\u0|cpu_nios|E_src2\(20) & (\u0|cpu_nios|E_src1\(20) & !\u0|cpu_nios|Add1~39\)) # (!\u0|cpu_nios|E_src2\(20) & ((\u0|cpu_nios|E_src1\(20)) # (!\u0|cpu_nios|Add1~39\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_src2\(20),
	datab => \u0|cpu_nios|E_src1\(20),
	datad => VCC,
	cin => \u0|cpu_nios|Add1~39\,
	combout => \u0|cpu_nios|Add1~40_combout\,
	cout => \u0|cpu_nios|Add1~41\);

-- Location: LCCOMB_X24_Y12_N28
\u0|cpu_nios|Add1~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|Add1~44_combout\ = ((\u0|cpu_nios|E_src1\(22) $ (\u0|cpu_nios|E_src2\(22) $ (\u0|cpu_nios|Add1~43\)))) # (GND)
-- \u0|cpu_nios|Add1~45\ = CARRY((\u0|cpu_nios|E_src1\(22) & ((!\u0|cpu_nios|Add1~43\) # (!\u0|cpu_nios|E_src2\(22)))) # (!\u0|cpu_nios|E_src1\(22) & (!\u0|cpu_nios|E_src2\(22) & !\u0|cpu_nios|Add1~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_src1\(22),
	datab => \u0|cpu_nios|E_src2\(22),
	datad => VCC,
	cin => \u0|cpu_nios|Add1~43\,
	combout => \u0|cpu_nios|Add1~44_combout\,
	cout => \u0|cpu_nios|Add1~45\);

-- Location: LCCOMB_X24_Y12_N30
\u0|cpu_nios|Add1~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|Add1~46_combout\ = (\u0|cpu_nios|E_src1\(23) & ((\u0|cpu_nios|E_src2\(23) & (!\u0|cpu_nios|Add1~45\)) # (!\u0|cpu_nios|E_src2\(23) & (\u0|cpu_nios|Add1~45\ & VCC)))) # (!\u0|cpu_nios|E_src1\(23) & ((\u0|cpu_nios|E_src2\(23) & 
-- ((\u0|cpu_nios|Add1~45\) # (GND))) # (!\u0|cpu_nios|E_src2\(23) & (!\u0|cpu_nios|Add1~45\))))
-- \u0|cpu_nios|Add1~47\ = CARRY((\u0|cpu_nios|E_src1\(23) & (\u0|cpu_nios|E_src2\(23) & !\u0|cpu_nios|Add1~45\)) # (!\u0|cpu_nios|E_src1\(23) & ((\u0|cpu_nios|E_src2\(23)) # (!\u0|cpu_nios|Add1~45\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_src1\(23),
	datab => \u0|cpu_nios|E_src2\(23),
	datad => VCC,
	cin => \u0|cpu_nios|Add1~45\,
	combout => \u0|cpu_nios|Add1~46_combout\,
	cout => \u0|cpu_nios|Add1~47\);

-- Location: LCCOMB_X24_Y11_N0
\u0|cpu_nios|Add1~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|Add1~48_combout\ = ((\u0|cpu_nios|E_src1\(24) $ (\u0|cpu_nios|E_src2\(24) $ (\u0|cpu_nios|Add1~47\)))) # (GND)
-- \u0|cpu_nios|Add1~49\ = CARRY((\u0|cpu_nios|E_src1\(24) & ((!\u0|cpu_nios|Add1~47\) # (!\u0|cpu_nios|E_src2\(24)))) # (!\u0|cpu_nios|E_src1\(24) & (!\u0|cpu_nios|E_src2\(24) & !\u0|cpu_nios|Add1~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_src1\(24),
	datab => \u0|cpu_nios|E_src2\(24),
	datad => VCC,
	cin => \u0|cpu_nios|Add1~47\,
	combout => \u0|cpu_nios|Add1~48_combout\,
	cout => \u0|cpu_nios|Add1~49\);

-- Location: LCCOMB_X24_Y11_N6
\u0|cpu_nios|Add1~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|Add1~54_combout\ = (\u0|cpu_nios|E_src1\(27) & ((\u0|cpu_nios|E_src2\(27) & (!\u0|cpu_nios|Add1~53\)) # (!\u0|cpu_nios|E_src2\(27) & (\u0|cpu_nios|Add1~53\ & VCC)))) # (!\u0|cpu_nios|E_src1\(27) & ((\u0|cpu_nios|E_src2\(27) & 
-- ((\u0|cpu_nios|Add1~53\) # (GND))) # (!\u0|cpu_nios|E_src2\(27) & (!\u0|cpu_nios|Add1~53\))))
-- \u0|cpu_nios|Add1~55\ = CARRY((\u0|cpu_nios|E_src1\(27) & (\u0|cpu_nios|E_src2\(27) & !\u0|cpu_nios|Add1~53\)) # (!\u0|cpu_nios|E_src1\(27) & ((\u0|cpu_nios|E_src2\(27)) # (!\u0|cpu_nios|Add1~53\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_src1\(27),
	datab => \u0|cpu_nios|E_src2\(27),
	datad => VCC,
	cin => \u0|cpu_nios|Add1~53\,
	combout => \u0|cpu_nios|Add1~54_combout\,
	cout => \u0|cpu_nios|Add1~55\);

-- Location: LCCOMB_X24_Y11_N10
\u0|cpu_nios|Add1~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|Add1~58_combout\ = (\u0|cpu_nios|E_src1\(29) & ((\u0|cpu_nios|E_src2\(29) & (!\u0|cpu_nios|Add1~57\)) # (!\u0|cpu_nios|E_src2\(29) & (\u0|cpu_nios|Add1~57\ & VCC)))) # (!\u0|cpu_nios|E_src1\(29) & ((\u0|cpu_nios|E_src2\(29) & 
-- ((\u0|cpu_nios|Add1~57\) # (GND))) # (!\u0|cpu_nios|E_src2\(29) & (!\u0|cpu_nios|Add1~57\))))
-- \u0|cpu_nios|Add1~59\ = CARRY((\u0|cpu_nios|E_src1\(29) & (\u0|cpu_nios|E_src2\(29) & !\u0|cpu_nios|Add1~57\)) # (!\u0|cpu_nios|E_src1\(29) & ((\u0|cpu_nios|E_src2\(29)) # (!\u0|cpu_nios|Add1~57\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_src1\(29),
	datab => \u0|cpu_nios|E_src2\(29),
	datad => VCC,
	cin => \u0|cpu_nios|Add1~57\,
	combout => \u0|cpu_nios|Add1~58_combout\,
	cout => \u0|cpu_nios|Add1~59\);

-- Location: LCCOMB_X24_Y11_N12
\u0|cpu_nios|Add1~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|Add1~60_combout\ = ((\u0|cpu_nios|E_src1\(30) $ (\u0|cpu_nios|E_src2\(30) $ (\u0|cpu_nios|Add1~59\)))) # (GND)
-- \u0|cpu_nios|Add1~61\ = CARRY((\u0|cpu_nios|E_src1\(30) & ((!\u0|cpu_nios|Add1~59\) # (!\u0|cpu_nios|E_src2\(30)))) # (!\u0|cpu_nios|E_src1\(30) & (!\u0|cpu_nios|E_src2\(30) & !\u0|cpu_nios|Add1~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_src1\(30),
	datab => \u0|cpu_nios|E_src2\(30),
	datad => VCC,
	cin => \u0|cpu_nios|Add1~59\,
	combout => \u0|cpu_nios|Add1~60_combout\,
	cout => \u0|cpu_nios|Add1~61\);

-- Location: LCCOMB_X22_Y11_N8
\u0|cpu_nios|E_alu_result[31]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_alu_result[31]~15_combout\ = (\u0|cpu_nios|W_alu_result[27]~25_combout\ & (\u0|cpu_nios|W_alu_result[27]~26_combout\)) # (!\u0|cpu_nios|W_alu_result[27]~25_combout\ & ((\u0|cpu_nios|W_alu_result[27]~26_combout\ & 
-- ((\u0|cpu_nios|Add1~62_combout\))) # (!\u0|cpu_nios|W_alu_result[27]~26_combout\ & (\u0|cpu_nios|Add2~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|W_alu_result[27]~25_combout\,
	datab => \u0|cpu_nios|W_alu_result[27]~26_combout\,
	datac => \u0|cpu_nios|Add2~62_combout\,
	datad => \u0|cpu_nios|Add1~62_combout\,
	combout => \u0|cpu_nios|E_alu_result[31]~15_combout\);

-- Location: LCCOMB_X22_Y13_N24
\u0|cpu_nios|E_logic_result[31]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_logic_result[31]~23_combout\ = (\u0|cpu_nios|E_src1\(31) & (\u0|cpu_nios|R_logic_op\(1) $ (((\u0|cpu_nios|E_src2\(31) & \u0|cpu_nios|R_logic_op\(0)))))) # (!\u0|cpu_nios|E_src1\(31) & ((\u0|cpu_nios|E_src2\(31) & 
-- ((\u0|cpu_nios|R_logic_op\(1)))) # (!\u0|cpu_nios|E_src2\(31) & (!\u0|cpu_nios|R_logic_op\(0) & !\u0|cpu_nios|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_src1\(31),
	datab => \u0|cpu_nios|E_src2\(31),
	datac => \u0|cpu_nios|R_logic_op\(0),
	datad => \u0|cpu_nios|R_logic_op\(1),
	combout => \u0|cpu_nios|E_logic_result[31]~23_combout\);

-- Location: LCCOMB_X22_Y11_N26
\u0|cpu_nios|E_alu_result[31]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_alu_result[31]~16_combout\ = (\u0|cpu_nios|W_alu_result[27]~25_combout\ & ((\u0|cpu_nios|E_alu_result[31]~15_combout\ & (\u0|cpu_nios|E_shift_rot_result\(31))) # (!\u0|cpu_nios|E_alu_result[31]~15_combout\ & 
-- ((\u0|cpu_nios|E_logic_result[31]~23_combout\))))) # (!\u0|cpu_nios|W_alu_result[27]~25_combout\ & (\u0|cpu_nios|E_alu_result[31]~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|W_alu_result[27]~25_combout\,
	datab => \u0|cpu_nios|E_alu_result[31]~15_combout\,
	datac => \u0|cpu_nios|E_shift_rot_result\(31),
	datad => \u0|cpu_nios|E_logic_result[31]~23_combout\,
	combout => \u0|cpu_nios|E_alu_result[31]~16_combout\);

-- Location: LCCOMB_X21_Y14_N8
\u0|cpu_nios|E_alu_result[31]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_alu_result[31]~29_combout\ = (!\u0|cpu_nios|R_ctrl_rdctl_inst~regout\ & (\u0|cpu_nios|E_alu_result[31]~16_combout\ & !\u0|cpu_nios|R_ctrl_br_cmp~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu_nios|R_ctrl_rdctl_inst~regout\,
	datac => \u0|cpu_nios|E_alu_result[31]~16_combout\,
	datad => \u0|cpu_nios|R_ctrl_br_cmp~regout\,
	combout => \u0|cpu_nios|E_alu_result[31]~29_combout\);

-- Location: LCFF_X21_Y14_N9
\u0|cpu_nios|W_alu_result[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|E_alu_result[31]~29_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|W_alu_result\(31));

-- Location: LCCOMB_X21_Y14_N26
\u0|cpu_nios|W_rf_wr_data[31]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|W_rf_wr_data[31]~27_combout\ = (\u0|cpu_nios|R_ctrl_ld~regout\ & (\u0|cpu_nios|av_ld_byte3_data\(7))) # (!\u0|cpu_nios|R_ctrl_ld~regout\ & (((\u0|cpu_nios|W_alu_result\(31) & !\u0|cpu_nios|E_alu_result~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|av_ld_byte3_data\(7),
	datab => \u0|cpu_nios|W_alu_result\(31),
	datac => \u0|cpu_nios|R_ctrl_ld~regout\,
	datad => \u0|cpu_nios|E_alu_result~14_combout\,
	combout => \u0|cpu_nios|W_rf_wr_data[31]~27_combout\);

-- Location: LCCOMB_X27_Y12_N8
\u0|cpu_nios|E_src2[30]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_src2[30]~11_combout\ = (\u0|cpu_nios|R_src2_use_imm~regout\ & (\u0|cpu_nios|D_iw\(21))) # (!\u0|cpu_nios|R_src2_use_imm~regout\ & ((\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|D_iw\(21),
	datab => \u0|cpu_nios|R_src2_use_imm~regout\,
	datad => \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(30),
	combout => \u0|cpu_nios|E_src2[30]~11_combout\);

-- Location: LCFF_X27_Y12_N9
\u0|cpu_nios|E_src2[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|E_src2[30]~11_combout\,
	sdata => \u0|cpu_nios|D_iw\(20),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|cpu_nios|R_src2_hi~0_combout\,
	sload => \u0|cpu_nios|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|E_src2\(30));

-- Location: LCCOMB_X22_Y11_N30
\u0|cpu_nios|E_alu_result[30]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_alu_result[30]~18_combout\ = (\u0|cpu_nios|E_alu_result[30]~17_combout\ & ((\u0|cpu_nios|E_shift_rot_result\(30)) # ((!\u0|cpu_nios|W_alu_result[27]~26_combout\)))) # (!\u0|cpu_nios|E_alu_result[30]~17_combout\ & 
-- (((\u0|cpu_nios|W_alu_result[27]~26_combout\ & \u0|cpu_nios|Add1~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_alu_result[30]~17_combout\,
	datab => \u0|cpu_nios|E_shift_rot_result\(30),
	datac => \u0|cpu_nios|W_alu_result[27]~26_combout\,
	datad => \u0|cpu_nios|Add1~60_combout\,
	combout => \u0|cpu_nios|E_alu_result[30]~18_combout\);

-- Location: LCCOMB_X23_Y14_N8
\u0|cpu_nios|E_alu_result[30]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_alu_result[30]~30_combout\ = (!\u0|cpu_nios|R_ctrl_rdctl_inst~regout\ & (\u0|cpu_nios|E_alu_result[30]~18_combout\ & !\u0|cpu_nios|R_ctrl_br_cmp~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu_nios|R_ctrl_rdctl_inst~regout\,
	datac => \u0|cpu_nios|E_alu_result[30]~18_combout\,
	datad => \u0|cpu_nios|R_ctrl_br_cmp~regout\,
	combout => \u0|cpu_nios|E_alu_result[30]~30_combout\);

-- Location: LCFF_X23_Y14_N9
\u0|cpu_nios|W_alu_result[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|E_alu_result[30]~30_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|W_alu_result\(30));

-- Location: LCCOMB_X22_Y16_N12
\u0|cpu_nios|av_ld_byte3_data_nxt~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|av_ld_byte3_data_nxt~19_combout\ = (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(14) & 
-- ((\u0|rsp_xbar_mux_001|src_payload~2_combout\) # ((\u0|rsp_xbar_demux|src1_valid~combout\ & \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(30))))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(14) & (\u0|rsp_xbar_demux|src1_valid~combout\ & 
-- ((\u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(14),
	datab => \u0|rsp_xbar_demux|src1_valid~combout\,
	datac => \u0|rsp_xbar_mux_001|src_payload~2_combout\,
	datad => \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(30),
	combout => \u0|cpu_nios|av_ld_byte3_data_nxt~19_combout\);

-- Location: LCCOMB_X23_Y15_N2
\u0|cpu_nios|av_ld_byte3_data_nxt~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|av_ld_byte3_data_nxt~27_combout\ = (\u0|cpu_nios|av_ld_aligning_data~regout\ & (((\u0|cpu_nios|R_ctrl_ld_signed~regout\ & \u0|cpu_nios|av_fill_bit~0_combout\)))) # (!\u0|cpu_nios|av_ld_aligning_data~regout\ & 
-- (\u0|cpu_nios|av_ld_byte3_data_nxt~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|av_ld_aligning_data~regout\,
	datab => \u0|cpu_nios|av_ld_byte3_data_nxt~19_combout\,
	datac => \u0|cpu_nios|R_ctrl_ld_signed~regout\,
	datad => \u0|cpu_nios|av_fill_bit~0_combout\,
	combout => \u0|cpu_nios|av_ld_byte3_data_nxt~27_combout\);

-- Location: LCFF_X23_Y15_N3
\u0|cpu_nios|av_ld_byte3_data[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|av_ld_byte3_data_nxt~27_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|cpu_nios|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|av_ld_byte3_data\(6));

-- Location: LCCOMB_X23_Y14_N18
\u0|cpu_nios|W_rf_wr_data[30]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|W_rf_wr_data[30]~28_combout\ = (\u0|cpu_nios|R_ctrl_ld~regout\ & (((\u0|cpu_nios|av_ld_byte3_data\(6))))) # (!\u0|cpu_nios|R_ctrl_ld~regout\ & (\u0|cpu_nios|W_alu_result\(30) & ((!\u0|cpu_nios|E_alu_result~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|R_ctrl_ld~regout\,
	datab => \u0|cpu_nios|W_alu_result\(30),
	datac => \u0|cpu_nios|av_ld_byte3_data\(6),
	datad => \u0|cpu_nios|E_alu_result~14_combout\,
	combout => \u0|cpu_nios|W_rf_wr_data[30]~28_combout\);

-- Location: LCCOMB_X25_Y11_N20
\u0|cpu_nios|R_src1[30]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|R_src1[30]~23_combout\ = (!\u0|cpu_nios|R_src1~19_combout\ & (\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|q_b\(30) & ((!\u0|cpu_nios|E_valid~regout\) # (!\u0|cpu_nios|R_ctrl_jmp_direct~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|R_src1~19_combout\,
	datab => \u0|cpu_nios|R_ctrl_jmp_direct~regout\,
	datac => \u0|cpu_nios|E_valid~regout\,
	datad => \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|q_b\(30),
	combout => \u0|cpu_nios|R_src1[30]~23_combout\);

-- Location: LCFF_X25_Y11_N21
\u0|cpu_nios|E_src1[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|R_src1[30]~23_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|E_src1\(30));

-- Location: LCFF_X21_Y11_N19
\u0|cpu_nios|E_shift_rot_result[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|E_shift_rot_result_nxt[30]~29_combout\,
	sdata => \u0|cpu_nios|E_src1\(30),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|cpu_nios|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|E_shift_rot_result\(30));

-- Location: LCCOMB_X21_Y11_N22
\u0|cpu_nios|E_shift_rot_result_nxt[29]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_shift_rot_result_nxt[29]~31_combout\ = (\u0|cpu_nios|R_ctrl_shift_rot_right~regout\ & ((\u0|cpu_nios|E_shift_rot_result\(30)))) # (!\u0|cpu_nios|R_ctrl_shift_rot_right~regout\ & (\u0|cpu_nios|E_shift_rot_result\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_shift_rot_result\(28),
	datab => \u0|cpu_nios|E_shift_rot_result\(30),
	datad => \u0|cpu_nios|R_ctrl_shift_rot_right~regout\,
	combout => \u0|cpu_nios|E_shift_rot_result_nxt[29]~31_combout\);

-- Location: LCFF_X21_Y11_N23
\u0|cpu_nios|E_shift_rot_result[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|E_shift_rot_result_nxt[29]~31_combout\,
	sdata => \u0|cpu_nios|E_src1\(29),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|cpu_nios|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|E_shift_rot_result\(29));

-- Location: LCCOMB_X23_Y11_N28
\u0|cpu_nios|E_alu_result[29]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_alu_result[29]~19_combout\ = (\u0|cpu_nios|W_alu_result[27]~26_combout\ & ((\u0|cpu_nios|W_alu_result[27]~25_combout\) # ((\u0|cpu_nios|Add1~58_combout\)))) # (!\u0|cpu_nios|W_alu_result[27]~26_combout\ & 
-- (!\u0|cpu_nios|W_alu_result[27]~25_combout\ & ((\u0|cpu_nios|Add2~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|W_alu_result[27]~26_combout\,
	datab => \u0|cpu_nios|W_alu_result[27]~25_combout\,
	datac => \u0|cpu_nios|Add1~58_combout\,
	datad => \u0|cpu_nios|Add2~58_combout\,
	combout => \u0|cpu_nios|E_alu_result[29]~19_combout\);

-- Location: LCCOMB_X23_Y11_N22
\u0|cpu_nios|E_alu_result[29]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_alu_result[29]~20_combout\ = (\u0|cpu_nios|W_alu_result[27]~25_combout\ & ((\u0|cpu_nios|E_alu_result[29]~19_combout\ & ((\u0|cpu_nios|E_shift_rot_result\(29)))) # (!\u0|cpu_nios|E_alu_result[29]~19_combout\ & 
-- (\u0|cpu_nios|E_logic_result[29]~29_combout\)))) # (!\u0|cpu_nios|W_alu_result[27]~25_combout\ & (((\u0|cpu_nios|E_alu_result[29]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_logic_result[29]~29_combout\,
	datab => \u0|cpu_nios|W_alu_result[27]~25_combout\,
	datac => \u0|cpu_nios|E_shift_rot_result\(29),
	datad => \u0|cpu_nios|E_alu_result[29]~19_combout\,
	combout => \u0|cpu_nios|E_alu_result[29]~20_combout\);

-- Location: LCCOMB_X23_Y14_N28
\u0|cpu_nios|E_alu_result[29]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_alu_result[29]~31_combout\ = (!\u0|cpu_nios|R_ctrl_rdctl_inst~regout\ & (\u0|cpu_nios|E_alu_result[29]~20_combout\ & !\u0|cpu_nios|R_ctrl_br_cmp~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu_nios|R_ctrl_rdctl_inst~regout\,
	datac => \u0|cpu_nios|E_alu_result[29]~20_combout\,
	datad => \u0|cpu_nios|R_ctrl_br_cmp~regout\,
	combout => \u0|cpu_nios|E_alu_result[29]~31_combout\);

-- Location: LCFF_X23_Y14_N29
\u0|cpu_nios|W_alu_result[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|E_alu_result[29]~31_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|W_alu_result\(29));

-- Location: LCCOMB_X23_Y14_N30
\u0|cpu_nios|W_rf_wr_data[29]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|W_rf_wr_data[29]~29_combout\ = (\u0|cpu_nios|R_ctrl_ld~regout\ & (((\u0|cpu_nios|av_ld_byte3_data\(5))))) # (!\u0|cpu_nios|R_ctrl_ld~regout\ & (\u0|cpu_nios|W_alu_result\(29) & ((!\u0|cpu_nios|E_alu_result~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|R_ctrl_ld~regout\,
	datab => \u0|cpu_nios|W_alu_result\(29),
	datac => \u0|cpu_nios|av_ld_byte3_data\(5),
	datad => \u0|cpu_nios|E_alu_result~14_combout\,
	combout => \u0|cpu_nios|W_rf_wr_data[29]~29_combout\);

-- Location: LCCOMB_X27_Y12_N18
\u0|cpu_nios|E_src2[25]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_src2[25]~14_combout\ = (\u0|cpu_nios|R_src2_use_imm~regout\ & (\u0|cpu_nios|D_iw\(21))) # (!\u0|cpu_nios|R_src2_use_imm~regout\ & ((\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|D_iw\(21),
	datab => \u0|cpu_nios|R_src2_use_imm~regout\,
	datad => \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(25),
	combout => \u0|cpu_nios|E_src2[25]~14_combout\);

-- Location: LCFF_X27_Y12_N19
\u0|cpu_nios|E_src2[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|E_src2[25]~14_combout\,
	sdata => \u0|cpu_nios|D_iw\(15),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|cpu_nios|R_src2_hi~0_combout\,
	sload => \u0|cpu_nios|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|E_src2\(25));

-- Location: LCCOMB_X23_Y12_N26
\u0|cpu_nios|Add2~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|Add2~42_combout\ = (\u0|cpu_nios|E_src1\(21) & ((\u0|cpu_nios|E_src2\(21) & (\u0|cpu_nios|Add2~41\ & VCC)) # (!\u0|cpu_nios|E_src2\(21) & (!\u0|cpu_nios|Add2~41\)))) # (!\u0|cpu_nios|E_src1\(21) & ((\u0|cpu_nios|E_src2\(21) & 
-- (!\u0|cpu_nios|Add2~41\)) # (!\u0|cpu_nios|E_src2\(21) & ((\u0|cpu_nios|Add2~41\) # (GND)))))
-- \u0|cpu_nios|Add2~43\ = CARRY((\u0|cpu_nios|E_src1\(21) & (!\u0|cpu_nios|E_src2\(21) & !\u0|cpu_nios|Add2~41\)) # (!\u0|cpu_nios|E_src1\(21) & ((!\u0|cpu_nios|Add2~41\) # (!\u0|cpu_nios|E_src2\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_src1\(21),
	datab => \u0|cpu_nios|E_src2\(21),
	datad => VCC,
	cin => \u0|cpu_nios|Add2~41\,
	combout => \u0|cpu_nios|Add2~42_combout\,
	cout => \u0|cpu_nios|Add2~43\);

-- Location: LCCOMB_X23_Y12_N30
\u0|cpu_nios|Add2~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|Add2~46_combout\ = (\u0|cpu_nios|E_src1\(23) & ((\u0|cpu_nios|E_src2\(23) & (\u0|cpu_nios|Add2~45\ & VCC)) # (!\u0|cpu_nios|E_src2\(23) & (!\u0|cpu_nios|Add2~45\)))) # (!\u0|cpu_nios|E_src1\(23) & ((\u0|cpu_nios|E_src2\(23) & 
-- (!\u0|cpu_nios|Add2~45\)) # (!\u0|cpu_nios|E_src2\(23) & ((\u0|cpu_nios|Add2~45\) # (GND)))))
-- \u0|cpu_nios|Add2~47\ = CARRY((\u0|cpu_nios|E_src1\(23) & (!\u0|cpu_nios|E_src2\(23) & !\u0|cpu_nios|Add2~45\)) # (!\u0|cpu_nios|E_src1\(23) & ((!\u0|cpu_nios|Add2~45\) # (!\u0|cpu_nios|E_src2\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_src1\(23),
	datab => \u0|cpu_nios|E_src2\(23),
	datad => VCC,
	cin => \u0|cpu_nios|Add2~45\,
	combout => \u0|cpu_nios|Add2~46_combout\,
	cout => \u0|cpu_nios|Add2~47\);

-- Location: LCCOMB_X22_Y11_N28
\u0|cpu_nios|E_alu_result[27]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_alu_result[27]~23_combout\ = (\u0|cpu_nios|W_alu_result[27]~25_combout\ & (\u0|cpu_nios|W_alu_result[27]~26_combout\)) # (!\u0|cpu_nios|W_alu_result[27]~25_combout\ & ((\u0|cpu_nios|W_alu_result[27]~26_combout\ & 
-- ((\u0|cpu_nios|Add1~54_combout\))) # (!\u0|cpu_nios|W_alu_result[27]~26_combout\ & (\u0|cpu_nios|Add2~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|W_alu_result[27]~25_combout\,
	datab => \u0|cpu_nios|W_alu_result[27]~26_combout\,
	datac => \u0|cpu_nios|Add2~54_combout\,
	datad => \u0|cpu_nios|Add1~54_combout\,
	combout => \u0|cpu_nios|E_alu_result[27]~23_combout\);

-- Location: LCCOMB_X24_Y11_N22
\u0|cpu_nios|E_logic_result[27]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_logic_result[27]~27_combout\ = (\u0|cpu_nios|E_src1\(27) & (\u0|cpu_nios|R_logic_op\(1) $ (((\u0|cpu_nios|R_logic_op\(0) & \u0|cpu_nios|E_src2\(27)))))) # (!\u0|cpu_nios|E_src1\(27) & ((\u0|cpu_nios|E_src2\(27) & 
-- ((\u0|cpu_nios|R_logic_op\(1)))) # (!\u0|cpu_nios|E_src2\(27) & (!\u0|cpu_nios|R_logic_op\(0) & !\u0|cpu_nios|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_src1\(27),
	datab => \u0|cpu_nios|R_logic_op\(0),
	datac => \u0|cpu_nios|E_src2\(27),
	datad => \u0|cpu_nios|R_logic_op\(1),
	combout => \u0|cpu_nios|E_logic_result[27]~27_combout\);

-- Location: LCCOMB_X21_Y11_N26
\u0|cpu_nios|E_shift_rot_result_nxt[23]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_shift_rot_result_nxt[23]~3_combout\ = (\u0|cpu_nios|R_ctrl_shift_rot_right~regout\ & ((\u0|cpu_nios|E_shift_rot_result\(24)))) # (!\u0|cpu_nios|R_ctrl_shift_rot_right~regout\ & (\u0|cpu_nios|E_shift_rot_result\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_shift_rot_result\(22),
	datab => \u0|cpu_nios|E_shift_rot_result\(24),
	datad => \u0|cpu_nios|R_ctrl_shift_rot_right~regout\,
	combout => \u0|cpu_nios|E_shift_rot_result_nxt[23]~3_combout\);

-- Location: LCCOMB_X22_Y12_N20
\u0|cpu_nios|E_src1[23]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_src1[23]~1_combout\ = (\u0|cpu_nios|R_src1~18_combout\ & (\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|q_b\(23))) # (!\u0|cpu_nios|R_src1~18_combout\ & ((\u0|cpu_nios|D_iw\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|q_b\(23),
	datab => \u0|cpu_nios|D_iw\(27),
	datad => \u0|cpu_nios|R_src1~18_combout\,
	combout => \u0|cpu_nios|E_src1[23]~1_combout\);

-- Location: LCCOMB_X19_Y12_N16
\u0|cpu_nios|F_pc_plus_one[19]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_pc_plus_one[19]~38_combout\ = (\u0|cpu_nios|F_pc\(19) & (!\u0|cpu_nios|F_pc_plus_one[18]~37\)) # (!\u0|cpu_nios|F_pc\(19) & ((\u0|cpu_nios|F_pc_plus_one[18]~37\) # (GND)))
-- \u0|cpu_nios|F_pc_plus_one[19]~39\ = CARRY((!\u0|cpu_nios|F_pc_plus_one[18]~37\) # (!\u0|cpu_nios|F_pc\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|F_pc\(19),
	datad => VCC,
	cin => \u0|cpu_nios|F_pc_plus_one[18]~37\,
	combout => \u0|cpu_nios|F_pc_plus_one[19]~38_combout\,
	cout => \u0|cpu_nios|F_pc_plus_one[19]~39\);

-- Location: LCCOMB_X19_Y12_N18
\u0|cpu_nios|F_pc_plus_one[20]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_pc_plus_one[20]~40_combout\ = (\u0|cpu_nios|F_pc\(20) & (\u0|cpu_nios|F_pc_plus_one[19]~39\ $ (GND))) # (!\u0|cpu_nios|F_pc\(20) & (!\u0|cpu_nios|F_pc_plus_one[19]~39\ & VCC))
-- \u0|cpu_nios|F_pc_plus_one[20]~41\ = CARRY((\u0|cpu_nios|F_pc\(20) & !\u0|cpu_nios|F_pc_plus_one[19]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu_nios|F_pc\(20),
	datad => VCC,
	cin => \u0|cpu_nios|F_pc_plus_one[19]~39\,
	combout => \u0|cpu_nios|F_pc_plus_one[20]~40_combout\,
	cout => \u0|cpu_nios|F_pc_plus_one[20]~41\);

-- Location: LCCOMB_X28_Y15_N18
\u0|cpu_nios|D_ctrl_exception~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|D_ctrl_exception~4_combout\ = (\u0|cpu_nios|D_iw\(13) & (((!\u0|cpu_nios|D_iw\(14) & \u0|cpu_nios|D_iw\(11))) # (!\u0|cpu_nios|D_iw\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|D_iw\(14),
	datab => \u0|cpu_nios|D_iw\(12),
	datac => \u0|cpu_nios|D_iw\(11),
	datad => \u0|cpu_nios|D_iw\(13),
	combout => \u0|cpu_nios|D_ctrl_exception~4_combout\);

-- Location: LCCOMB_X28_Y15_N10
\u0|cpu_nios|D_ctrl_exception\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|D_ctrl_exception~combout\ = (((\u0|cpu_nios|D_ctrl_implicit_dst_eretaddr~0_combout\ & \u0|cpu_nios|D_ctrl_exception~4_combout\)) # (!\u0|cpu_nios|D_ctrl_exception~7_combout\)) # (!\u0|cpu_nios|D_ctrl_exception~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|D_ctrl_implicit_dst_eretaddr~0_combout\,
	datab => \u0|cpu_nios|D_ctrl_exception~8_combout\,
	datac => \u0|cpu_nios|D_ctrl_exception~7_combout\,
	datad => \u0|cpu_nios|D_ctrl_exception~4_combout\,
	combout => \u0|cpu_nios|D_ctrl_exception~combout\);

-- Location: LCFF_X28_Y15_N11
\u0|cpu_nios|R_ctrl_exception\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|D_ctrl_exception~combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|R_ctrl_exception~regout\);

-- Location: LCCOMB_X20_Y13_N28
\u0|cpu_nios|W_status_reg_pie_inst_nxt~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|W_status_reg_pie_inst_nxt~0_combout\ = (\u0|cpu_nios|R_ctrl_exception~regout\) # (\u0|cpu_nios|R_ctrl_break~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu_nios|R_ctrl_exception~regout\,
	datad => \u0|cpu_nios|R_ctrl_break~regout\,
	combout => \u0|cpu_nios|W_status_reg_pie_inst_nxt~0_combout\);

-- Location: LCCOMB_X28_Y14_N20
\u0|cpu_nios|D_ctrl_uncond_cti_non_br~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|D_ctrl_uncond_cti_non_br~0_combout\ = (\u0|cpu_nios|D_iw\(11) & (!\u0|cpu_nios|D_iw\(16) & ((\u0|cpu_nios|D_iw\(13)) # (\u0|cpu_nios|D_iw\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|D_iw\(11),
	datab => \u0|cpu_nios|D_iw\(13),
	datac => \u0|cpu_nios|D_iw\(16),
	datad => \u0|cpu_nios|D_iw\(15),
	combout => \u0|cpu_nios|D_ctrl_uncond_cti_non_br~0_combout\);

-- Location: LCCOMB_X28_Y14_N0
\u0|cpu_nios|D_ctrl_uncond_cti_non_br~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|D_ctrl_uncond_cti_non_br~2_combout\ = ((\u0|cpu_nios|D_ctrl_jmp_direct~0_combout\) # ((\u0|cpu_nios|Equal101~0_combout\ & \u0|cpu_nios|D_ctrl_uncond_cti_non_br~0_combout\))) # (!\u0|cpu_nios|D_ctrl_uncond_cti_non_br~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|Equal101~0_combout\,
	datab => \u0|cpu_nios|D_ctrl_uncond_cti_non_br~1_combout\,
	datac => \u0|cpu_nios|D_ctrl_uncond_cti_non_br~0_combout\,
	datad => \u0|cpu_nios|D_ctrl_jmp_direct~0_combout\,
	combout => \u0|cpu_nios|D_ctrl_uncond_cti_non_br~2_combout\);

-- Location: LCFF_X28_Y14_N1
\u0|cpu_nios|R_ctrl_uncond_cti_non_br\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|D_ctrl_uncond_cti_non_br~2_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|R_ctrl_uncond_cti_non_br~regout\);

-- Location: LCCOMB_X19_Y11_N20
\u0|cpu_nios|F_pc_sel_nxt~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_pc_sel_nxt~0_combout\ = (\u0|cpu_nios|R_ctrl_uncond_cti_non_br~regout\) # ((\u0|cpu_nios|R_ctrl_br~regout\ & \u0|cpu_nios|W_cmp_result~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|R_ctrl_br~regout\,
	datab => \u0|cpu_nios|W_cmp_result~regout\,
	datad => \u0|cpu_nios|R_ctrl_uncond_cti_non_br~regout\,
	combout => \u0|cpu_nios|F_pc_sel_nxt~0_combout\);

-- Location: LCCOMB_X19_Y11_N18
\u0|cpu_nios|F_pc_sel_nxt.10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_pc_sel_nxt.10~0_combout\ = (\u0|cpu_nios|R_ctrl_exception~regout\) # ((\u0|cpu_nios|R_ctrl_break~regout\) # (!\u0|cpu_nios|F_pc_sel_nxt~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu_nios|R_ctrl_exception~regout\,
	datac => \u0|cpu_nios|F_pc_sel_nxt~0_combout\,
	datad => \u0|cpu_nios|R_ctrl_break~regout\,
	combout => \u0|cpu_nios|F_pc_sel_nxt.10~0_combout\);

-- Location: LCFF_X18_Y12_N17
\u0|cpu_nios|F_pc[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|F_pc[20]~1_combout\,
	sdata => \u0|cpu_nios|F_pc_plus_one[20]~40_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|cpu_nios|W_status_reg_pie_inst_nxt~0_combout\,
	sload => \u0|cpu_nios|F_pc_sel_nxt.10~0_combout\,
	ena => \u0|cpu_nios|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|F_pc\(20));

-- Location: LCCOMB_X19_Y12_N20
\u0|cpu_nios|F_pc_plus_one[21]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_pc_plus_one[21]~42_combout\ = (\u0|cpu_nios|F_pc\(21) & ((\u0|cpu_nios|F_pc_plus_one[20]~41\) # (GND))) # (!\u0|cpu_nios|F_pc\(21) & (!\u0|cpu_nios|F_pc_plus_one[20]~41\))
-- \u0|cpu_nios|F_pc_plus_one[21]~43\ = CARRY((\u0|cpu_nios|F_pc\(21)) # (!\u0|cpu_nios|F_pc_plus_one[20]~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|F_pc\(21),
	datad => VCC,
	cin => \u0|cpu_nios|F_pc_plus_one[20]~41\,
	combout => \u0|cpu_nios|F_pc_plus_one[21]~42_combout\,
	cout => \u0|cpu_nios|F_pc_plus_one[21]~43\);

-- Location: LCFF_X22_Y12_N21
\u0|cpu_nios|E_src1[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|E_src1[23]~1_combout\,
	sdata => \u0|cpu_nios|F_pc_plus_one[21]~42_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|cpu_nios|R_src1~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|E_src1\(23));

-- Location: LCFF_X21_Y11_N27
\u0|cpu_nios|E_shift_rot_result[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|E_shift_rot_result_nxt[23]~3_combout\,
	sdata => \u0|cpu_nios|E_src1\(23),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|cpu_nios|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|E_shift_rot_result\(23));

-- Location: LCCOMB_X21_Y11_N0
\u0|cpu_nios|E_shift_rot_result_nxt[24]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_shift_rot_result_nxt[24]~2_combout\ = (\u0|cpu_nios|R_ctrl_shift_rot_right~regout\ & ((\u0|cpu_nios|E_shift_rot_result\(25)))) # (!\u0|cpu_nios|R_ctrl_shift_rot_right~regout\ & (\u0|cpu_nios|E_shift_rot_result\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|R_ctrl_shift_rot_right~regout\,
	datab => \u0|cpu_nios|E_shift_rot_result\(23),
	datad => \u0|cpu_nios|E_shift_rot_result\(25),
	combout => \u0|cpu_nios|E_shift_rot_result_nxt[24]~2_combout\);

-- Location: LCCOMB_X19_Y11_N8
\u0|cpu_nios|E_src1[24]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_src1[24]~0_combout\ = (\u0|cpu_nios|R_src1~18_combout\ & ((\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|q_b\(24)))) # (!\u0|cpu_nios|R_src1~18_combout\ & (\u0|cpu_nios|D_iw\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|R_src1~18_combout\,
	datab => \u0|cpu_nios|D_iw\(28),
	datad => \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|q_b\(24),
	combout => \u0|cpu_nios|E_src1[24]~0_combout\);

-- Location: LCCOMB_X19_Y11_N22
\u0|cpu_nios|F_pc_no_crst_nxt[22]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_pc_no_crst_nxt[22]~0_combout\ = (\u0|cpu_nios|R_ctrl_break~regout\) # ((\u0|cpu_nios|F_pc_plus_one[22]~44_combout\ & !\u0|cpu_nios|F_pc_sel_nxt~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu_nios|F_pc_plus_one[22]~44_combout\,
	datac => \u0|cpu_nios|F_pc_sel_nxt~0_combout\,
	datad => \u0|cpu_nios|R_ctrl_break~regout\,
	combout => \u0|cpu_nios|F_pc_no_crst_nxt[22]~0_combout\);

-- Location: LCCOMB_X19_Y11_N10
\u0|cpu_nios|E_arith_result[24]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_arith_result[24]~0_combout\ = (\u0|cpu_nios|E_alu_sub~regout\ & ((\u0|cpu_nios|Add1~48_combout\))) # (!\u0|cpu_nios|E_alu_sub~regout\ & (\u0|cpu_nios|Add2~48_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|Add2~48_combout\,
	datac => \u0|cpu_nios|Add1~48_combout\,
	datad => \u0|cpu_nios|E_alu_sub~regout\,
	combout => \u0|cpu_nios|E_arith_result[24]~0_combout\);

-- Location: LCCOMB_X19_Y11_N12
\u0|cpu_nios|F_pc_no_crst_nxt[22]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_pc_no_crst_nxt[22]~1_combout\ = (!\u0|cpu_nios|R_ctrl_exception~regout\ & ((\u0|cpu_nios|F_pc_no_crst_nxt[22]~0_combout\) # ((\u0|cpu_nios|F_pc_sel_nxt~0_combout\ & \u0|cpu_nios|E_arith_result[24]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|F_pc_sel_nxt~0_combout\,
	datab => \u0|cpu_nios|F_pc_no_crst_nxt[22]~0_combout\,
	datac => \u0|cpu_nios|R_ctrl_exception~regout\,
	datad => \u0|cpu_nios|E_arith_result[24]~0_combout\,
	combout => \u0|cpu_nios|F_pc_no_crst_nxt[22]~1_combout\);

-- Location: LCFF_X19_Y11_N13
\u0|cpu_nios|F_pc[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|F_pc_no_crst_nxt[22]~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|cpu_nios|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|F_pc\(22));

-- Location: LCCOMB_X19_Y12_N22
\u0|cpu_nios|F_pc_plus_one[22]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_pc_plus_one[22]~44_combout\ = \u0|cpu_nios|F_pc_plus_one[21]~43\ $ (!\u0|cpu_nios|F_pc\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u0|cpu_nios|F_pc\(22),
	cin => \u0|cpu_nios|F_pc_plus_one[21]~43\,
	combout => \u0|cpu_nios|F_pc_plus_one[22]~44_combout\);

-- Location: LCFF_X19_Y11_N9
\u0|cpu_nios|E_src1[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|E_src1[24]~0_combout\,
	sdata => \u0|cpu_nios|F_pc_plus_one[22]~44_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|cpu_nios|R_src1~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|E_src1\(24));

-- Location: LCFF_X21_Y11_N1
\u0|cpu_nios|E_shift_rot_result[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|E_shift_rot_result_nxt[24]~2_combout\,
	sdata => \u0|cpu_nios|E_src1\(24),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|cpu_nios|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|E_shift_rot_result\(24));

-- Location: LCCOMB_X21_Y11_N28
\u0|cpu_nios|E_shift_rot_result_nxt[25]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_shift_rot_result_nxt[25]~23_combout\ = (\u0|cpu_nios|R_ctrl_shift_rot_right~regout\ & ((\u0|cpu_nios|E_shift_rot_result\(26)))) # (!\u0|cpu_nios|R_ctrl_shift_rot_right~regout\ & (\u0|cpu_nios|E_shift_rot_result\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|R_ctrl_shift_rot_right~regout\,
	datab => \u0|cpu_nios|E_shift_rot_result\(24),
	datad => \u0|cpu_nios|E_shift_rot_result\(26),
	combout => \u0|cpu_nios|E_shift_rot_result_nxt[25]~23_combout\);

-- Location: LCCOMB_X25_Y11_N22
\u0|cpu_nios|R_src1[25]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|R_src1[25]~28_combout\ = (!\u0|cpu_nios|R_src1~19_combout\ & (\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|q_b\(25) & ((!\u0|cpu_nios|E_valid~regout\) # (!\u0|cpu_nios|R_ctrl_jmp_direct~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|R_src1~19_combout\,
	datab => \u0|cpu_nios|R_ctrl_jmp_direct~regout\,
	datac => \u0|cpu_nios|E_valid~regout\,
	datad => \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|q_b\(25),
	combout => \u0|cpu_nios|R_src1[25]~28_combout\);

-- Location: LCFF_X25_Y11_N23
\u0|cpu_nios|E_src1[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|R_src1[25]~28_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|E_src1\(25));

-- Location: LCFF_X21_Y11_N29
\u0|cpu_nios|E_shift_rot_result[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|E_shift_rot_result_nxt[25]~23_combout\,
	sdata => \u0|cpu_nios|E_src1\(25),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|cpu_nios|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|E_shift_rot_result\(25));

-- Location: LCCOMB_X21_Y11_N30
\u0|cpu_nios|E_shift_rot_result_nxt[26]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_shift_rot_result_nxt[26]~26_combout\ = (\u0|cpu_nios|R_ctrl_shift_rot_right~regout\ & (\u0|cpu_nios|E_shift_rot_result\(27))) # (!\u0|cpu_nios|R_ctrl_shift_rot_right~regout\ & ((\u0|cpu_nios|E_shift_rot_result\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|R_ctrl_shift_rot_right~regout\,
	datab => \u0|cpu_nios|E_shift_rot_result\(27),
	datad => \u0|cpu_nios|E_shift_rot_result\(25),
	combout => \u0|cpu_nios|E_shift_rot_result_nxt[26]~26_combout\);

-- Location: LCCOMB_X25_Y11_N12
\u0|cpu_nios|R_src1[26]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|R_src1[26]~27_combout\ = (!\u0|cpu_nios|R_src1~19_combout\ & (\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|q_b\(26) & ((!\u0|cpu_nios|E_valid~regout\) # (!\u0|cpu_nios|R_ctrl_jmp_direct~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|R_src1~19_combout\,
	datab => \u0|cpu_nios|R_ctrl_jmp_direct~regout\,
	datac => \u0|cpu_nios|E_valid~regout\,
	datad => \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|q_b\(26),
	combout => \u0|cpu_nios|R_src1[26]~27_combout\);

-- Location: LCFF_X25_Y11_N13
\u0|cpu_nios|E_src1[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|R_src1[26]~27_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|E_src1\(26));

-- Location: LCFF_X21_Y11_N31
\u0|cpu_nios|E_shift_rot_result[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|E_shift_rot_result_nxt[26]~26_combout\,
	sdata => \u0|cpu_nios|E_src1\(26),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|cpu_nios|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|E_shift_rot_result\(26));

-- Location: LCCOMB_X21_Y11_N8
\u0|cpu_nios|E_shift_rot_result_nxt[27]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_shift_rot_result_nxt[27]~28_combout\ = (\u0|cpu_nios|R_ctrl_shift_rot_right~regout\ & (\u0|cpu_nios|E_shift_rot_result\(28))) # (!\u0|cpu_nios|R_ctrl_shift_rot_right~regout\ & ((\u0|cpu_nios|E_shift_rot_result\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_shift_rot_result\(28),
	datab => \u0|cpu_nios|E_shift_rot_result\(26),
	datad => \u0|cpu_nios|R_ctrl_shift_rot_right~regout\,
	combout => \u0|cpu_nios|E_shift_rot_result_nxt[27]~28_combout\);

-- Location: LCCOMB_X25_Y11_N18
\u0|cpu_nios|R_src1[27]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|R_src1[27]~26_combout\ = (!\u0|cpu_nios|R_src1~19_combout\ & (\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|q_b\(27) & ((!\u0|cpu_nios|E_valid~regout\) # (!\u0|cpu_nios|R_ctrl_jmp_direct~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|R_src1~19_combout\,
	datab => \u0|cpu_nios|R_ctrl_jmp_direct~regout\,
	datac => \u0|cpu_nios|E_valid~regout\,
	datad => \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|q_b\(27),
	combout => \u0|cpu_nios|R_src1[27]~26_combout\);

-- Location: LCFF_X25_Y11_N19
\u0|cpu_nios|E_src1[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|R_src1[27]~26_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|E_src1\(27));

-- Location: LCFF_X21_Y11_N9
\u0|cpu_nios|E_shift_rot_result[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|E_shift_rot_result_nxt[27]~28_combout\,
	sdata => \u0|cpu_nios|E_src1\(27),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|cpu_nios|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|E_shift_rot_result\(27));

-- Location: LCCOMB_X22_Y11_N22
\u0|cpu_nios|E_alu_result[27]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_alu_result[27]~24_combout\ = (\u0|cpu_nios|W_alu_result[27]~25_combout\ & ((\u0|cpu_nios|E_alu_result[27]~23_combout\ & ((\u0|cpu_nios|E_shift_rot_result\(27)))) # (!\u0|cpu_nios|E_alu_result[27]~23_combout\ & 
-- (\u0|cpu_nios|E_logic_result[27]~27_combout\)))) # (!\u0|cpu_nios|W_alu_result[27]~25_combout\ & (\u0|cpu_nios|E_alu_result[27]~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|W_alu_result[27]~25_combout\,
	datab => \u0|cpu_nios|E_alu_result[27]~23_combout\,
	datac => \u0|cpu_nios|E_logic_result[27]~27_combout\,
	datad => \u0|cpu_nios|E_shift_rot_result\(27),
	combout => \u0|cpu_nios|E_alu_result[27]~24_combout\);

-- Location: LCCOMB_X23_Y14_N4
\u0|cpu_nios|E_alu_result[27]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_alu_result[27]~33_combout\ = (!\u0|cpu_nios|R_ctrl_rdctl_inst~regout\ & (\u0|cpu_nios|E_alu_result[27]~24_combout\ & !\u0|cpu_nios|R_ctrl_br_cmp~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu_nios|R_ctrl_rdctl_inst~regout\,
	datac => \u0|cpu_nios|E_alu_result[27]~24_combout\,
	datad => \u0|cpu_nios|R_ctrl_br_cmp~regout\,
	combout => \u0|cpu_nios|E_alu_result[27]~33_combout\);

-- Location: LCFF_X23_Y14_N5
\u0|cpu_nios|W_alu_result[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|E_alu_result[27]~33_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|W_alu_result\(27));

-- Location: LCCOMB_X23_Y14_N14
\u0|cpu_nios|W_rf_wr_data[27]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|W_rf_wr_data[27]~31_combout\ = (\u0|cpu_nios|R_ctrl_ld~regout\ & (\u0|cpu_nios|av_ld_byte3_data\(3))) # (!\u0|cpu_nios|R_ctrl_ld~regout\ & (((!\u0|cpu_nios|E_alu_result~14_combout\ & \u0|cpu_nios|W_alu_result\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|av_ld_byte3_data\(3),
	datab => \u0|cpu_nios|E_alu_result~14_combout\,
	datac => \u0|cpu_nios|W_alu_result\(27),
	datad => \u0|cpu_nios|R_ctrl_ld~regout\,
	combout => \u0|cpu_nios|W_rf_wr_data[27]~31_combout\);

-- Location: LCCOMB_X27_Y13_N16
\u0|cpu_nios|E_src2[24]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_src2[24]~0_combout\ = (\u0|cpu_nios|R_src2_use_imm~regout\ & (\u0|cpu_nios|D_iw\(21))) # (!\u0|cpu_nios|R_src2_use_imm~regout\ & ((\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|D_iw\(21),
	datab => \u0|cpu_nios|R_src2_use_imm~regout\,
	datad => \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(24),
	combout => \u0|cpu_nios|E_src2[24]~0_combout\);

-- Location: LCFF_X27_Y13_N17
\u0|cpu_nios|E_src2[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|E_src2[24]~0_combout\,
	sdata => \u0|cpu_nios|D_iw\(14),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|cpu_nios|R_src2_hi~0_combout\,
	sload => \u0|cpu_nios|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|E_src2\(24));

-- Location: LCCOMB_X20_Y11_N26
\u0|cpu_nios|E_logic_result[24]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_logic_result[24]~2_combout\ = (\u0|cpu_nios|E_src2\(24) & (\u0|cpu_nios|R_logic_op\(1) $ (((\u0|cpu_nios|R_logic_op\(0) & \u0|cpu_nios|E_src1\(24)))))) # (!\u0|cpu_nios|E_src2\(24) & ((\u0|cpu_nios|R_logic_op\(1) & 
-- ((\u0|cpu_nios|E_src1\(24)))) # (!\u0|cpu_nios|R_logic_op\(1) & (!\u0|cpu_nios|R_logic_op\(0) & !\u0|cpu_nios|E_src1\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|R_logic_op\(1),
	datab => \u0|cpu_nios|R_logic_op\(0),
	datac => \u0|cpu_nios|E_src2\(24),
	datad => \u0|cpu_nios|E_src1\(24),
	combout => \u0|cpu_nios|E_logic_result[24]~2_combout\);

-- Location: LCCOMB_X20_Y11_N24
\u0|cpu_nios|W_alu_result[24]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|W_alu_result[24]~0_combout\ = (\u0|cpu_nios|R_ctrl_logic~regout\ & ((\u0|cpu_nios|E_logic_result[24]~2_combout\))) # (!\u0|cpu_nios|R_ctrl_logic~regout\ & (\u0|cpu_nios|E_arith_result[24]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_arith_result[24]~0_combout\,
	datab => \u0|cpu_nios|E_logic_result[24]~2_combout\,
	datad => \u0|cpu_nios|R_ctrl_logic~regout\,
	combout => \u0|cpu_nios|W_alu_result[24]~0_combout\);

-- Location: LCFF_X20_Y11_N25
\u0|cpu_nios|W_alu_result[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|W_alu_result[24]~0_combout\,
	sdata => \u0|cpu_nios|E_shift_rot_result\(24),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|cpu_nios|E_alu_result~14_combout\,
	sload => \u0|cpu_nios|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|W_alu_result\(24));

-- Location: LCCOMB_X20_Y11_N22
\u0|cpu_nios|W_rf_wr_data[24]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|W_rf_wr_data[24]~20_combout\ = (\u0|cpu_nios|R_ctrl_ld~regout\ & (((\u0|cpu_nios|av_ld_byte3_data\(0))))) # (!\u0|cpu_nios|R_ctrl_ld~regout\ & (!\u0|cpu_nios|E_alu_result~14_combout\ & ((\u0|cpu_nios|W_alu_result\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_alu_result~14_combout\,
	datab => \u0|cpu_nios|av_ld_byte3_data\(0),
	datac => \u0|cpu_nios|W_alu_result\(24),
	datad => \u0|cpu_nios|R_ctrl_ld~regout\,
	combout => \u0|cpu_nios|W_rf_wr_data[24]~20_combout\);

-- Location: LCCOMB_X27_Y13_N26
\u0|cpu_nios|E_src2[23]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_src2[23]~1_combout\ = (\u0|cpu_nios|R_src2_use_imm~regout\ & (\u0|cpu_nios|D_iw\(21))) # (!\u0|cpu_nios|R_src2_use_imm~regout\ & ((\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|D_iw\(21),
	datab => \u0|cpu_nios|R_src2_use_imm~regout\,
	datad => \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(23),
	combout => \u0|cpu_nios|E_src2[23]~1_combout\);

-- Location: LCFF_X27_Y13_N27
\u0|cpu_nios|E_src2[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|E_src2[23]~1_combout\,
	sdata => \u0|cpu_nios|D_iw\(13),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|cpu_nios|R_src2_hi~0_combout\,
	sload => \u0|cpu_nios|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|E_src2\(23));

-- Location: LCCOMB_X19_Y11_N4
\u0|cpu_nios|E_arith_result[23]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_arith_result[23]~1_combout\ = (\u0|cpu_nios|E_alu_sub~regout\ & (\u0|cpu_nios|Add1~46_combout\)) # (!\u0|cpu_nios|E_alu_sub~regout\ & ((\u0|cpu_nios|Add2~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu_nios|Add1~46_combout\,
	datac => \u0|cpu_nios|Add2~46_combout\,
	datad => \u0|cpu_nios|E_alu_sub~regout\,
	combout => \u0|cpu_nios|E_arith_result[23]~1_combout\);

-- Location: LCCOMB_X20_Y11_N2
\u0|cpu_nios|W_alu_result[23]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|W_alu_result[23]~1_combout\ = (\u0|cpu_nios|R_ctrl_logic~regout\ & (\u0|cpu_nios|E_logic_result[23]~3_combout\)) # (!\u0|cpu_nios|R_ctrl_logic~regout\ & ((\u0|cpu_nios|E_arith_result[23]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_logic_result[23]~3_combout\,
	datab => \u0|cpu_nios|E_arith_result[23]~1_combout\,
	datad => \u0|cpu_nios|R_ctrl_logic~regout\,
	combout => \u0|cpu_nios|W_alu_result[23]~1_combout\);

-- Location: LCFF_X20_Y11_N3
\u0|cpu_nios|W_alu_result[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|W_alu_result[23]~1_combout\,
	sdata => \u0|cpu_nios|E_shift_rot_result\(23),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|cpu_nios|E_alu_result~14_combout\,
	sload => \u0|cpu_nios|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|W_alu_result\(23));

-- Location: LCCOMB_X20_Y11_N8
\u0|cpu_nios|W_rf_wr_data[23]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|W_rf_wr_data[23]~21_combout\ = (\u0|cpu_nios|R_ctrl_ld~regout\ & (\u0|cpu_nios|av_ld_byte2_data\(7))) # (!\u0|cpu_nios|R_ctrl_ld~regout\ & (((\u0|cpu_nios|W_alu_result\(23) & !\u0|cpu_nios|E_alu_result~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|av_ld_byte2_data\(7),
	datab => \u0|cpu_nios|W_alu_result\(23),
	datac => \u0|cpu_nios|E_alu_result~14_combout\,
	datad => \u0|cpu_nios|R_ctrl_ld~regout\,
	combout => \u0|cpu_nios|W_rf_wr_data[23]~21_combout\);

-- Location: LCCOMB_X27_Y13_N4
\u0|cpu_nios|E_src2[22]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_src2[22]~2_combout\ = (\u0|cpu_nios|R_src2_use_imm~regout\ & (\u0|cpu_nios|D_iw\(21))) # (!\u0|cpu_nios|R_src2_use_imm~regout\ & ((\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|D_iw\(21),
	datab => \u0|cpu_nios|R_src2_use_imm~regout\,
	datad => \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(22),
	combout => \u0|cpu_nios|E_src2[22]~2_combout\);

-- Location: LCFF_X27_Y13_N5
\u0|cpu_nios|E_src2[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|E_src2[22]~2_combout\,
	sdata => \u0|cpu_nios|D_iw\(12),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|cpu_nios|R_src2_hi~0_combout\,
	sload => \u0|cpu_nios|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|E_src2\(22));

-- Location: LCCOMB_X18_Y12_N16
\u0|cpu_nios|F_pc[20]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_pc[20]~1_combout\ = (\u0|cpu_nios|E_alu_sub~regout\ & ((\u0|cpu_nios|Add1~44_combout\))) # (!\u0|cpu_nios|E_alu_sub~regout\ & (\u0|cpu_nios|Add2~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|Add2~44_combout\,
	datab => \u0|cpu_nios|Add1~44_combout\,
	datad => \u0|cpu_nios|E_alu_sub~regout\,
	combout => \u0|cpu_nios|F_pc[20]~1_combout\);

-- Location: LCCOMB_X22_Y12_N14
\u0|cpu_nios|E_src1[22]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_src1[22]~2_combout\ = (\u0|cpu_nios|R_src1~18_combout\ & ((\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|q_b\(22)))) # (!\u0|cpu_nios|R_src1~18_combout\ & (\u0|cpu_nios|D_iw\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|D_iw\(26),
	datab => \u0|cpu_nios|R_src1~18_combout\,
	datad => \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|q_b\(22),
	combout => \u0|cpu_nios|E_src1[22]~2_combout\);

-- Location: LCFF_X22_Y12_N15
\u0|cpu_nios|E_src1[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|E_src1[22]~2_combout\,
	sdata => \u0|cpu_nios|F_pc_plus_one[20]~40_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|cpu_nios|R_src1~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|E_src1\(22));

-- Location: LCCOMB_X20_Y11_N30
\u0|cpu_nios|E_logic_result[22]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_logic_result[22]~4_combout\ = (\u0|cpu_nios|E_src1\(22) & (\u0|cpu_nios|R_logic_op\(1) $ (((\u0|cpu_nios|R_logic_op\(0) & \u0|cpu_nios|E_src2\(22)))))) # (!\u0|cpu_nios|E_src1\(22) & ((\u0|cpu_nios|R_logic_op\(1) & 
-- ((\u0|cpu_nios|E_src2\(22)))) # (!\u0|cpu_nios|R_logic_op\(1) & (!\u0|cpu_nios|R_logic_op\(0) & !\u0|cpu_nios|E_src2\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|R_logic_op\(1),
	datab => \u0|cpu_nios|R_logic_op\(0),
	datac => \u0|cpu_nios|E_src1\(22),
	datad => \u0|cpu_nios|E_src2\(22),
	combout => \u0|cpu_nios|E_logic_result[22]~4_combout\);

-- Location: LCCOMB_X20_Y11_N28
\u0|cpu_nios|W_alu_result[22]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|W_alu_result[22]~2_combout\ = (\u0|cpu_nios|R_ctrl_logic~regout\ & ((\u0|cpu_nios|E_logic_result[22]~4_combout\))) # (!\u0|cpu_nios|R_ctrl_logic~regout\ & (\u0|cpu_nios|F_pc[20]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|R_ctrl_logic~regout\,
	datab => \u0|cpu_nios|F_pc[20]~1_combout\,
	datad => \u0|cpu_nios|E_logic_result[22]~4_combout\,
	combout => \u0|cpu_nios|W_alu_result[22]~2_combout\);

-- Location: LCCOMB_X21_Y11_N12
\u0|cpu_nios|E_shift_rot_result_nxt[22]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_shift_rot_result_nxt[22]~4_combout\ = (\u0|cpu_nios|R_ctrl_shift_rot_right~regout\ & ((\u0|cpu_nios|E_shift_rot_result\(23)))) # (!\u0|cpu_nios|R_ctrl_shift_rot_right~regout\ & (\u0|cpu_nios|E_shift_rot_result\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|R_ctrl_shift_rot_right~regout\,
	datab => \u0|cpu_nios|E_shift_rot_result\(21),
	datad => \u0|cpu_nios|E_shift_rot_result\(23),
	combout => \u0|cpu_nios|E_shift_rot_result_nxt[22]~4_combout\);

-- Location: LCFF_X21_Y11_N13
\u0|cpu_nios|E_shift_rot_result[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|E_shift_rot_result_nxt[22]~4_combout\,
	sdata => \u0|cpu_nios|E_src1\(22),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|cpu_nios|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|E_shift_rot_result\(22));

-- Location: LCFF_X20_Y11_N29
\u0|cpu_nios|W_alu_result[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|W_alu_result[22]~2_combout\,
	sdata => \u0|cpu_nios|E_shift_rot_result\(22),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|cpu_nios|E_alu_result~14_combout\,
	sload => \u0|cpu_nios|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|W_alu_result\(22));

-- Location: LCCOMB_X20_Y11_N10
\u0|cpu_nios|W_rf_wr_data[22]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|W_rf_wr_data[22]~22_combout\ = (\u0|cpu_nios|R_ctrl_ld~regout\ & (\u0|cpu_nios|av_ld_byte2_data\(6))) # (!\u0|cpu_nios|R_ctrl_ld~regout\ & (((\u0|cpu_nios|W_alu_result\(22) & !\u0|cpu_nios|E_alu_result~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|av_ld_byte2_data\(6),
	datab => \u0|cpu_nios|W_alu_result\(22),
	datac => \u0|cpu_nios|E_alu_result~14_combout\,
	datad => \u0|cpu_nios|R_ctrl_ld~regout\,
	combout => \u0|cpu_nios|W_rf_wr_data[22]~22_combout\);

-- Location: LCCOMB_X22_Y12_N30
\u0|cpu_nios|E_src1[12]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_src1[12]~12_combout\ = (\u0|cpu_nios|R_src1~18_combout\ & ((\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|q_b\(12)))) # (!\u0|cpu_nios|R_src1~18_combout\ & (\u0|cpu_nios|D_iw\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|D_iw\(16),
	datab => \u0|cpu_nios|R_src1~18_combout\,
	datad => \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|q_b\(12),
	combout => \u0|cpu_nios|E_src1[12]~12_combout\);

-- Location: LCCOMB_X27_Y12_N16
\u0|cpu_nios|R_src2_lo[12]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|R_src2_lo[12]~13_combout\ = (!\u0|cpu_nios|R_src2_lo~0_combout\ & ((\u0|cpu_nios|R_src2_use_imm~regout\ & (\u0|cpu_nios|D_iw\(18))) # (!\u0|cpu_nios|R_src2_use_imm~regout\ & 
-- ((\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|D_iw\(18),
	datab => \u0|cpu_nios|R_src2_use_imm~regout\,
	datac => \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(12),
	datad => \u0|cpu_nios|R_src2_lo~0_combout\,
	combout => \u0|cpu_nios|R_src2_lo[12]~13_combout\);

-- Location: LCFF_X27_Y12_N17
\u0|cpu_nios|E_src2[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|R_src2_lo[12]~13_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|E_src2\(12));

-- Location: LCCOMB_X19_Y11_N2
\u0|cpu_nios|E_src1[11]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_src1[11]~13_combout\ = (\u0|cpu_nios|R_src1~18_combout\ & ((\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|q_b\(11)))) # (!\u0|cpu_nios|R_src1~18_combout\ & (\u0|cpu_nios|D_iw\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|R_src1~18_combout\,
	datab => \u0|cpu_nios|D_iw\(15),
	datad => \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|q_b\(11),
	combout => \u0|cpu_nios|E_src1[11]~13_combout\);

-- Location: LCCOMB_X25_Y15_N22
\u0|cpu_nios|R_src2_lo[10]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|R_src2_lo[10]~15_combout\ = (!\u0|cpu_nios|R_src2_lo~0_combout\ & ((\u0|cpu_nios|R_src2_use_imm~regout\ & ((\u0|cpu_nios|D_iw\(16)))) # (!\u0|cpu_nios|R_src2_use_imm~regout\ & 
-- (\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|R_src2_lo~0_combout\,
	datab => \u0|cpu_nios|R_src2_use_imm~regout\,
	datac => \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(10),
	datad => \u0|cpu_nios|D_iw\(16),
	combout => \u0|cpu_nios|R_src2_lo[10]~15_combout\);

-- Location: LCFF_X25_Y15_N23
\u0|cpu_nios|E_src2[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|R_src2_lo[10]~15_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|E_src2\(10));

-- Location: LCCOMB_X22_Y12_N8
\u0|cpu_nios|E_src1[9]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_src1[9]~15_combout\ = (\u0|cpu_nios|R_src1~18_combout\ & (\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|q_b\(9))) # (!\u0|cpu_nios|R_src1~18_combout\ & ((\u0|cpu_nios|D_iw\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|q_b\(9),
	datab => \u0|cpu_nios|D_iw\(13),
	datad => \u0|cpu_nios|R_src1~18_combout\,
	combout => \u0|cpu_nios|E_src1[9]~15_combout\);

-- Location: LCFF_X19_Y13_N5
\u0|cpu_nios|F_pc[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|F_pc[7]~12_combout\,
	sdata => \u0|cpu_nios|F_pc_plus_one[7]~14_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|cpu_nios|W_status_reg_pie_inst_nxt~0_combout\,
	sload => \u0|cpu_nios|F_pc_sel_nxt.10~0_combout\,
	ena => \u0|cpu_nios|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|F_pc\(7));

-- Location: LCCOMB_X19_Y13_N22
\u0|cpu_nios|F_pc_plus_one[6]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_pc_plus_one[6]~12_combout\ = (\u0|cpu_nios|F_pc\(6) & (\u0|cpu_nios|F_pc_plus_one[5]~11\ $ (GND))) # (!\u0|cpu_nios|F_pc\(6) & (!\u0|cpu_nios|F_pc_plus_one[5]~11\ & VCC))
-- \u0|cpu_nios|F_pc_plus_one[6]~13\ = CARRY((\u0|cpu_nios|F_pc\(6) & !\u0|cpu_nios|F_pc_plus_one[5]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|F_pc\(6),
	datad => VCC,
	cin => \u0|cpu_nios|F_pc_plus_one[5]~11\,
	combout => \u0|cpu_nios|F_pc_plus_one[6]~12_combout\,
	cout => \u0|cpu_nios|F_pc_plus_one[6]~13\);

-- Location: LCCOMB_X19_Y13_N24
\u0|cpu_nios|F_pc_plus_one[7]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_pc_plus_one[7]~14_combout\ = (\u0|cpu_nios|F_pc\(7) & (!\u0|cpu_nios|F_pc_plus_one[6]~13\)) # (!\u0|cpu_nios|F_pc\(7) & ((\u0|cpu_nios|F_pc_plus_one[6]~13\) # (GND)))
-- \u0|cpu_nios|F_pc_plus_one[7]~15\ = CARRY((!\u0|cpu_nios|F_pc_plus_one[6]~13\) # (!\u0|cpu_nios|F_pc\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu_nios|F_pc\(7),
	datad => VCC,
	cin => \u0|cpu_nios|F_pc_plus_one[6]~13\,
	combout => \u0|cpu_nios|F_pc_plus_one[7]~14_combout\,
	cout => \u0|cpu_nios|F_pc_plus_one[7]~15\);

-- Location: LCFF_X22_Y12_N9
\u0|cpu_nios|E_src1[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|E_src1[9]~15_combout\,
	sdata => \u0|cpu_nios|F_pc_plus_one[7]~14_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|cpu_nios|R_src1~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|E_src1\(9));

-- Location: LCCOMB_X22_Y12_N24
\u0|cpu_nios|E_src1[8]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_src1[8]~16_combout\ = (\u0|cpu_nios|R_src1~18_combout\ & ((\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|q_b\(8)))) # (!\u0|cpu_nios|R_src1~18_combout\ & (\u0|cpu_nios|D_iw\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|R_src1~18_combout\,
	datab => \u0|cpu_nios|D_iw\(12),
	datad => \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|q_b\(8),
	combout => \u0|cpu_nios|E_src1[8]~16_combout\);

-- Location: LCFF_X22_Y12_N25
\u0|cpu_nios|E_src1[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|E_src1[8]~16_combout\,
	sdata => \u0|cpu_nios|F_pc_plus_one[6]~12_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|cpu_nios|R_src1~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|E_src1\(8));

-- Location: LCCOMB_X27_Y14_N28
\u0|cpu_nios|R_src2_lo[7]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|R_src2_lo[7]~2_combout\ = (!\u0|cpu_nios|R_src2_lo~0_combout\ & ((\u0|cpu_nios|R_src2_use_imm~regout\ & ((\u0|cpu_nios|D_iw\(13)))) # (!\u0|cpu_nios|R_src2_use_imm~regout\ & 
-- (\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(7),
	datab => \u0|cpu_nios|R_src2_use_imm~regout\,
	datac => \u0|cpu_nios|R_src2_lo~0_combout\,
	datad => \u0|cpu_nios|D_iw\(13),
	combout => \u0|cpu_nios|R_src2_lo[7]~2_combout\);

-- Location: LCFF_X27_Y14_N29
\u0|cpu_nios|E_src2[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|R_src2_lo[7]~2_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|E_src2\(7));

-- Location: LCCOMB_X24_Y13_N28
\u0|cpu_nios|Add1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|Add1~12_combout\ = ((\u0|cpu_nios|E_src1\(6) $ (\u0|cpu_nios|E_src2\(6) $ (\u0|cpu_nios|Add1~11\)))) # (GND)
-- \u0|cpu_nios|Add1~13\ = CARRY((\u0|cpu_nios|E_src1\(6) & ((!\u0|cpu_nios|Add1~11\) # (!\u0|cpu_nios|E_src2\(6)))) # (!\u0|cpu_nios|E_src1\(6) & (!\u0|cpu_nios|E_src2\(6) & !\u0|cpu_nios|Add1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_src1\(6),
	datab => \u0|cpu_nios|E_src2\(6),
	datad => VCC,
	cin => \u0|cpu_nios|Add1~11\,
	combout => \u0|cpu_nios|Add1~12_combout\,
	cout => \u0|cpu_nios|Add1~13\);

-- Location: LCCOMB_X24_Y13_N30
\u0|cpu_nios|Add1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|Add1~14_combout\ = (\u0|cpu_nios|E_src1\(7) & ((\u0|cpu_nios|E_src2\(7) & (!\u0|cpu_nios|Add1~13\)) # (!\u0|cpu_nios|E_src2\(7) & (\u0|cpu_nios|Add1~13\ & VCC)))) # (!\u0|cpu_nios|E_src1\(7) & ((\u0|cpu_nios|E_src2\(7) & 
-- ((\u0|cpu_nios|Add1~13\) # (GND))) # (!\u0|cpu_nios|E_src2\(7) & (!\u0|cpu_nios|Add1~13\))))
-- \u0|cpu_nios|Add1~15\ = CARRY((\u0|cpu_nios|E_src1\(7) & (\u0|cpu_nios|E_src2\(7) & !\u0|cpu_nios|Add1~13\)) # (!\u0|cpu_nios|E_src1\(7) & ((\u0|cpu_nios|E_src2\(7)) # (!\u0|cpu_nios|Add1~13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_src1\(7),
	datab => \u0|cpu_nios|E_src2\(7),
	datad => VCC,
	cin => \u0|cpu_nios|Add1~13\,
	combout => \u0|cpu_nios|Add1~14_combout\,
	cout => \u0|cpu_nios|Add1~15\);

-- Location: LCCOMB_X24_Y12_N4
\u0|cpu_nios|Add1~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|Add1~20_combout\ = ((\u0|cpu_nios|E_src1\(10) $ (\u0|cpu_nios|E_src2\(10) $ (\u0|cpu_nios|Add1~19\)))) # (GND)
-- \u0|cpu_nios|Add1~21\ = CARRY((\u0|cpu_nios|E_src1\(10) & ((!\u0|cpu_nios|Add1~19\) # (!\u0|cpu_nios|E_src2\(10)))) # (!\u0|cpu_nios|E_src1\(10) & (!\u0|cpu_nios|E_src2\(10) & !\u0|cpu_nios|Add1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_src1\(10),
	datab => \u0|cpu_nios|E_src2\(10),
	datad => VCC,
	cin => \u0|cpu_nios|Add1~19\,
	combout => \u0|cpu_nios|Add1~20_combout\,
	cout => \u0|cpu_nios|Add1~21\);

-- Location: LCCOMB_X24_Y12_N6
\u0|cpu_nios|Add1~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|Add1~22_combout\ = (\u0|cpu_nios|E_src2\(11) & ((\u0|cpu_nios|E_src1\(11) & (!\u0|cpu_nios|Add1~21\)) # (!\u0|cpu_nios|E_src1\(11) & ((\u0|cpu_nios|Add1~21\) # (GND))))) # (!\u0|cpu_nios|E_src2\(11) & ((\u0|cpu_nios|E_src1\(11) & 
-- (\u0|cpu_nios|Add1~21\ & VCC)) # (!\u0|cpu_nios|E_src1\(11) & (!\u0|cpu_nios|Add1~21\))))
-- \u0|cpu_nios|Add1~23\ = CARRY((\u0|cpu_nios|E_src2\(11) & ((!\u0|cpu_nios|Add1~21\) # (!\u0|cpu_nios|E_src1\(11)))) # (!\u0|cpu_nios|E_src2\(11) & (!\u0|cpu_nios|E_src1\(11) & !\u0|cpu_nios|Add1~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_src2\(11),
	datab => \u0|cpu_nios|E_src1\(11),
	datad => VCC,
	cin => \u0|cpu_nios|Add1~21\,
	combout => \u0|cpu_nios|Add1~22_combout\,
	cout => \u0|cpu_nios|Add1~23\);

-- Location: LCCOMB_X23_Y12_N2
\u0|cpu_nios|Add2~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|Add2~18_combout\ = (\u0|cpu_nios|E_src1\(9) & ((\u0|cpu_nios|E_src2\(9) & (\u0|cpu_nios|Add2~17\ & VCC)) # (!\u0|cpu_nios|E_src2\(9) & (!\u0|cpu_nios|Add2~17\)))) # (!\u0|cpu_nios|E_src1\(9) & ((\u0|cpu_nios|E_src2\(9) & 
-- (!\u0|cpu_nios|Add2~17\)) # (!\u0|cpu_nios|E_src2\(9) & ((\u0|cpu_nios|Add2~17\) # (GND)))))
-- \u0|cpu_nios|Add2~19\ = CARRY((\u0|cpu_nios|E_src1\(9) & (!\u0|cpu_nios|E_src2\(9) & !\u0|cpu_nios|Add2~17\)) # (!\u0|cpu_nios|E_src1\(9) & ((!\u0|cpu_nios|Add2~17\) # (!\u0|cpu_nios|E_src2\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_src1\(9),
	datab => \u0|cpu_nios|E_src2\(9),
	datad => VCC,
	cin => \u0|cpu_nios|Add2~17\,
	combout => \u0|cpu_nios|Add2~18_combout\,
	cout => \u0|cpu_nios|Add2~19\);

-- Location: LCCOMB_X23_Y12_N6
\u0|cpu_nios|Add2~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|Add2~22_combout\ = (\u0|cpu_nios|E_src2\(11) & ((\u0|cpu_nios|E_src1\(11) & (\u0|cpu_nios|Add2~21\ & VCC)) # (!\u0|cpu_nios|E_src1\(11) & (!\u0|cpu_nios|Add2~21\)))) # (!\u0|cpu_nios|E_src2\(11) & ((\u0|cpu_nios|E_src1\(11) & 
-- (!\u0|cpu_nios|Add2~21\)) # (!\u0|cpu_nios|E_src1\(11) & ((\u0|cpu_nios|Add2~21\) # (GND)))))
-- \u0|cpu_nios|Add2~23\ = CARRY((\u0|cpu_nios|E_src2\(11) & (!\u0|cpu_nios|E_src1\(11) & !\u0|cpu_nios|Add2~21\)) # (!\u0|cpu_nios|E_src2\(11) & ((!\u0|cpu_nios|Add2~21\) # (!\u0|cpu_nios|E_src1\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_src2\(11),
	datab => \u0|cpu_nios|E_src1\(11),
	datad => VCC,
	cin => \u0|cpu_nios|Add2~21\,
	combout => \u0|cpu_nios|Add2~22_combout\,
	cout => \u0|cpu_nios|Add2~23\);

-- Location: LCCOMB_X19_Y11_N26
\u0|cpu_nios|E_arith_result[11]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_arith_result[11]~3_combout\ = (\u0|cpu_nios|E_alu_sub~regout\ & (\u0|cpu_nios|Add1~22_combout\)) # (!\u0|cpu_nios|E_alu_sub~regout\ & ((\u0|cpu_nios|Add2~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu_nios|Add1~22_combout\,
	datac => \u0|cpu_nios|Add2~22_combout\,
	datad => \u0|cpu_nios|E_alu_sub~regout\,
	combout => \u0|cpu_nios|E_arith_result[11]~3_combout\);

-- Location: LCCOMB_X19_Y11_N28
\u0|cpu_nios|F_pc_no_crst_nxt[9]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_pc_no_crst_nxt[9]~6_combout\ = (\u0|cpu_nios|R_ctrl_break~regout\) # ((\u0|cpu_nios|F_pc_sel_nxt.10~0_combout\ & (\u0|cpu_nios|F_pc_plus_one[9]~18_combout\)) # (!\u0|cpu_nios|F_pc_sel_nxt.10~0_combout\ & 
-- ((\u0|cpu_nios|E_arith_result[11]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|F_pc_plus_one[9]~18_combout\,
	datab => \u0|cpu_nios|F_pc_sel_nxt.10~0_combout\,
	datac => \u0|cpu_nios|E_arith_result[11]~3_combout\,
	datad => \u0|cpu_nios|R_ctrl_break~regout\,
	combout => \u0|cpu_nios|F_pc_no_crst_nxt[9]~6_combout\);

-- Location: LCCOMB_X19_Y11_N24
\u0|cpu_nios|F_pc_no_crst_nxt[9]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_pc_no_crst_nxt[9]~7_combout\ = (!\u0|cpu_nios|R_ctrl_exception~regout\ & \u0|cpu_nios|F_pc_no_crst_nxt[9]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu_nios|R_ctrl_exception~regout\,
	datad => \u0|cpu_nios|F_pc_no_crst_nxt[9]~6_combout\,
	combout => \u0|cpu_nios|F_pc_no_crst_nxt[9]~7_combout\);

-- Location: LCFF_X19_Y11_N25
\u0|cpu_nios|F_pc[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|F_pc_no_crst_nxt[9]~7_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|cpu_nios|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|F_pc\(9));

-- Location: LCCOMB_X19_Y13_N2
\u0|cpu_nios|F_pc[8]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_pc[8]~11_combout\ = (\u0|cpu_nios|E_alu_sub~regout\ & ((\u0|cpu_nios|Add1~20_combout\))) # (!\u0|cpu_nios|E_alu_sub~regout\ & (\u0|cpu_nios|Add2~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|Add2~20_combout\,
	datab => \u0|cpu_nios|Add1~20_combout\,
	datad => \u0|cpu_nios|E_alu_sub~regout\,
	combout => \u0|cpu_nios|F_pc[8]~11_combout\);

-- Location: LCCOMB_X19_Y13_N26
\u0|cpu_nios|F_pc_plus_one[8]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_pc_plus_one[8]~16_combout\ = (\u0|cpu_nios|F_pc\(8) & (\u0|cpu_nios|F_pc_plus_one[7]~15\ $ (GND))) # (!\u0|cpu_nios|F_pc\(8) & (!\u0|cpu_nios|F_pc_plus_one[7]~15\ & VCC))
-- \u0|cpu_nios|F_pc_plus_one[8]~17\ = CARRY((\u0|cpu_nios|F_pc\(8) & !\u0|cpu_nios|F_pc_plus_one[7]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu_nios|F_pc\(8),
	datad => VCC,
	cin => \u0|cpu_nios|F_pc_plus_one[7]~15\,
	combout => \u0|cpu_nios|F_pc_plus_one[8]~16_combout\,
	cout => \u0|cpu_nios|F_pc_plus_one[8]~17\);

-- Location: LCFF_X19_Y13_N3
\u0|cpu_nios|F_pc[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|F_pc[8]~11_combout\,
	sdata => \u0|cpu_nios|F_pc_plus_one[8]~16_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|cpu_nios|W_status_reg_pie_inst_nxt~0_combout\,
	sload => \u0|cpu_nios|F_pc_sel_nxt.10~0_combout\,
	ena => \u0|cpu_nios|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|F_pc\(8));

-- Location: LCCOMB_X19_Y13_N28
\u0|cpu_nios|F_pc_plus_one[9]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_pc_plus_one[9]~18_combout\ = (\u0|cpu_nios|F_pc\(9) & (!\u0|cpu_nios|F_pc_plus_one[8]~17\)) # (!\u0|cpu_nios|F_pc\(9) & ((\u0|cpu_nios|F_pc_plus_one[8]~17\) # (GND)))
-- \u0|cpu_nios|F_pc_plus_one[9]~19\ = CARRY((!\u0|cpu_nios|F_pc_plus_one[8]~17\) # (!\u0|cpu_nios|F_pc\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu_nios|F_pc\(9),
	datad => VCC,
	cin => \u0|cpu_nios|F_pc_plus_one[8]~17\,
	combout => \u0|cpu_nios|F_pc_plus_one[9]~18_combout\,
	cout => \u0|cpu_nios|F_pc_plus_one[9]~19\);

-- Location: LCFF_X19_Y11_N3
\u0|cpu_nios|E_src1[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|E_src1[11]~13_combout\,
	sdata => \u0|cpu_nios|F_pc_plus_one[9]~18_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|cpu_nios|R_src1~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|E_src1\(11));

-- Location: LCCOMB_X23_Y12_N8
\u0|cpu_nios|Add2~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|Add2~24_combout\ = ((\u0|cpu_nios|E_src1\(12) $ (\u0|cpu_nios|E_src2\(12) $ (!\u0|cpu_nios|Add2~23\)))) # (GND)
-- \u0|cpu_nios|Add2~25\ = CARRY((\u0|cpu_nios|E_src1\(12) & ((\u0|cpu_nios|E_src2\(12)) # (!\u0|cpu_nios|Add2~23\))) # (!\u0|cpu_nios|E_src1\(12) & (\u0|cpu_nios|E_src2\(12) & !\u0|cpu_nios|Add2~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_src1\(12),
	datab => \u0|cpu_nios|E_src2\(12),
	datad => VCC,
	cin => \u0|cpu_nios|Add2~23\,
	combout => \u0|cpu_nios|Add2~24_combout\,
	cout => \u0|cpu_nios|Add2~25\);

-- Location: LCCOMB_X19_Y13_N8
\u0|cpu_nios|F_pc[10]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_pc[10]~10_combout\ = (\u0|cpu_nios|E_alu_sub~regout\ & (\u0|cpu_nios|Add1~24_combout\)) # (!\u0|cpu_nios|E_alu_sub~regout\ & ((\u0|cpu_nios|Add2~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|Add1~24_combout\,
	datab => \u0|cpu_nios|Add2~24_combout\,
	datad => \u0|cpu_nios|E_alu_sub~regout\,
	combout => \u0|cpu_nios|F_pc[10]~10_combout\);

-- Location: LCFF_X19_Y13_N9
\u0|cpu_nios|F_pc[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|F_pc[10]~10_combout\,
	sdata => \u0|cpu_nios|F_pc_plus_one[10]~20_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|cpu_nios|W_status_reg_pie_inst_nxt~0_combout\,
	sload => \u0|cpu_nios|F_pc_sel_nxt.10~0_combout\,
	ena => \u0|cpu_nios|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|F_pc\(10));

-- Location: LCCOMB_X19_Y13_N30
\u0|cpu_nios|F_pc_plus_one[10]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_pc_plus_one[10]~20_combout\ = (\u0|cpu_nios|F_pc\(10) & (\u0|cpu_nios|F_pc_plus_one[9]~19\ $ (GND))) # (!\u0|cpu_nios|F_pc\(10) & (!\u0|cpu_nios|F_pc_plus_one[9]~19\ & VCC))
-- \u0|cpu_nios|F_pc_plus_one[10]~21\ = CARRY((\u0|cpu_nios|F_pc\(10) & !\u0|cpu_nios|F_pc_plus_one[9]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu_nios|F_pc\(10),
	datad => VCC,
	cin => \u0|cpu_nios|F_pc_plus_one[9]~19\,
	combout => \u0|cpu_nios|F_pc_plus_one[10]~20_combout\,
	cout => \u0|cpu_nios|F_pc_plus_one[10]~21\);

-- Location: LCFF_X22_Y12_N31
\u0|cpu_nios|E_src1[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|E_src1[12]~12_combout\,
	sdata => \u0|cpu_nios|F_pc_plus_one[10]~20_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|cpu_nios|R_src1~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|E_src1\(12));

-- Location: LCCOMB_X24_Y12_N10
\u0|cpu_nios|Add1~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|Add1~26_combout\ = (\u0|cpu_nios|E_src2\(13) & ((\u0|cpu_nios|E_src1\(13) & (!\u0|cpu_nios|Add1~25\)) # (!\u0|cpu_nios|E_src1\(13) & ((\u0|cpu_nios|Add1~25\) # (GND))))) # (!\u0|cpu_nios|E_src2\(13) & ((\u0|cpu_nios|E_src1\(13) & 
-- (\u0|cpu_nios|Add1~25\ & VCC)) # (!\u0|cpu_nios|E_src1\(13) & (!\u0|cpu_nios|Add1~25\))))
-- \u0|cpu_nios|Add1~27\ = CARRY((\u0|cpu_nios|E_src2\(13) & ((!\u0|cpu_nios|Add1~25\) # (!\u0|cpu_nios|E_src1\(13)))) # (!\u0|cpu_nios|E_src2\(13) & (!\u0|cpu_nios|E_src1\(13) & !\u0|cpu_nios|Add1~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_src2\(13),
	datab => \u0|cpu_nios|E_src1\(13),
	datad => VCC,
	cin => \u0|cpu_nios|Add1~25\,
	combout => \u0|cpu_nios|Add1~26_combout\,
	cout => \u0|cpu_nios|Add1~27\);

-- Location: LCCOMB_X24_Y12_N12
\u0|cpu_nios|Add1~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|Add1~28_combout\ = ((\u0|cpu_nios|E_src1\(14) $ (\u0|cpu_nios|E_src2\(14) $ (\u0|cpu_nios|Add1~27\)))) # (GND)
-- \u0|cpu_nios|Add1~29\ = CARRY((\u0|cpu_nios|E_src1\(14) & ((!\u0|cpu_nios|Add1~27\) # (!\u0|cpu_nios|E_src2\(14)))) # (!\u0|cpu_nios|E_src1\(14) & (!\u0|cpu_nios|E_src2\(14) & !\u0|cpu_nios|Add1~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_src1\(14),
	datab => \u0|cpu_nios|E_src2\(14),
	datad => VCC,
	cin => \u0|cpu_nios|Add1~27\,
	combout => \u0|cpu_nios|Add1~28_combout\,
	cout => \u0|cpu_nios|Add1~29\);

-- Location: LCCOMB_X24_Y12_N14
\u0|cpu_nios|Add1~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|Add1~30_combout\ = (\u0|cpu_nios|E_src2\(15) & ((\u0|cpu_nios|E_src1\(15) & (!\u0|cpu_nios|Add1~29\)) # (!\u0|cpu_nios|E_src1\(15) & ((\u0|cpu_nios|Add1~29\) # (GND))))) # (!\u0|cpu_nios|E_src2\(15) & ((\u0|cpu_nios|E_src1\(15) & 
-- (\u0|cpu_nios|Add1~29\ & VCC)) # (!\u0|cpu_nios|E_src1\(15) & (!\u0|cpu_nios|Add1~29\))))
-- \u0|cpu_nios|Add1~31\ = CARRY((\u0|cpu_nios|E_src2\(15) & ((!\u0|cpu_nios|Add1~29\) # (!\u0|cpu_nios|E_src1\(15)))) # (!\u0|cpu_nios|E_src2\(15) & (!\u0|cpu_nios|E_src1\(15) & !\u0|cpu_nios|Add1~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_src2\(15),
	datab => \u0|cpu_nios|E_src1\(15),
	datad => VCC,
	cin => \u0|cpu_nios|Add1~29\,
	combout => \u0|cpu_nios|Add1~30_combout\,
	cout => \u0|cpu_nios|Add1~31\);

-- Location: LCCOMB_X19_Y12_N26
\u0|cpu_nios|F_pc[17]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_pc[17]~4_combout\ = (\u0|cpu_nios|E_alu_sub~regout\ & ((\u0|cpu_nios|Add1~38_combout\))) # (!\u0|cpu_nios|E_alu_sub~regout\ & (\u0|cpu_nios|Add2~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|Add2~38_combout\,
	datab => \u0|cpu_nios|Add1~38_combout\,
	datad => \u0|cpu_nios|E_alu_sub~regout\,
	combout => \u0|cpu_nios|F_pc[17]~4_combout\);

-- Location: LCCOMB_X19_Y12_N10
\u0|cpu_nios|F_pc_plus_one[16]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_pc_plus_one[16]~32_combout\ = (\u0|cpu_nios|F_pc\(16) & (\u0|cpu_nios|F_pc_plus_one[15]~31\ $ (GND))) # (!\u0|cpu_nios|F_pc\(16) & (!\u0|cpu_nios|F_pc_plus_one[15]~31\ & VCC))
-- \u0|cpu_nios|F_pc_plus_one[16]~33\ = CARRY((\u0|cpu_nios|F_pc\(16) & !\u0|cpu_nios|F_pc_plus_one[15]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu_nios|F_pc\(16),
	datad => VCC,
	cin => \u0|cpu_nios|F_pc_plus_one[15]~31\,
	combout => \u0|cpu_nios|F_pc_plus_one[16]~32_combout\,
	cout => \u0|cpu_nios|F_pc_plus_one[16]~33\);

-- Location: LCFF_X19_Y12_N29
\u0|cpu_nios|F_pc[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|F_pc[16]~5_combout\,
	sdata => \u0|cpu_nios|F_pc_plus_one[16]~32_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|cpu_nios|W_status_reg_pie_inst_nxt~0_combout\,
	sload => \u0|cpu_nios|F_pc_sel_nxt.10~0_combout\,
	ena => \u0|cpu_nios|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|F_pc\(16));

-- Location: LCCOMB_X19_Y12_N12
\u0|cpu_nios|F_pc_plus_one[17]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_pc_plus_one[17]~34_combout\ = (\u0|cpu_nios|F_pc\(17) & (!\u0|cpu_nios|F_pc_plus_one[16]~33\)) # (!\u0|cpu_nios|F_pc\(17) & ((\u0|cpu_nios|F_pc_plus_one[16]~33\) # (GND)))
-- \u0|cpu_nios|F_pc_plus_one[17]~35\ = CARRY((!\u0|cpu_nios|F_pc_plus_one[16]~33\) # (!\u0|cpu_nios|F_pc\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu_nios|F_pc\(17),
	datad => VCC,
	cin => \u0|cpu_nios|F_pc_plus_one[16]~33\,
	combout => \u0|cpu_nios|F_pc_plus_one[17]~34_combout\,
	cout => \u0|cpu_nios|F_pc_plus_one[17]~35\);

-- Location: LCFF_X19_Y12_N27
\u0|cpu_nios|F_pc[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|F_pc[17]~4_combout\,
	sdata => \u0|cpu_nios|F_pc_plus_one[17]~34_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|cpu_nios|W_status_reg_pie_inst_nxt~0_combout\,
	sload => \u0|cpu_nios|F_pc_sel_nxt.10~0_combout\,
	ena => \u0|cpu_nios|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|F_pc\(17));

-- Location: LCCOMB_X19_Y12_N14
\u0|cpu_nios|F_pc_plus_one[18]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_pc_plus_one[18]~36_combout\ = (\u0|cpu_nios|F_pc\(18) & (\u0|cpu_nios|F_pc_plus_one[17]~35\ $ (GND))) # (!\u0|cpu_nios|F_pc\(18) & (!\u0|cpu_nios|F_pc_plus_one[17]~35\ & VCC))
-- \u0|cpu_nios|F_pc_plus_one[18]~37\ = CARRY((\u0|cpu_nios|F_pc\(18) & !\u0|cpu_nios|F_pc_plus_one[17]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu_nios|F_pc\(18),
	datad => VCC,
	cin => \u0|cpu_nios|F_pc_plus_one[17]~35\,
	combout => \u0|cpu_nios|F_pc_plus_one[18]~36_combout\,
	cout => \u0|cpu_nios|F_pc_plus_one[18]~37\);

-- Location: LCFF_X22_Y12_N17
\u0|cpu_nios|E_src1[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|E_src1[20]~4_combout\,
	sdata => \u0|cpu_nios|F_pc_plus_one[18]~36_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|cpu_nios|R_src1~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|E_src1\(20));

-- Location: LCCOMB_X20_Y13_N16
\u0|cpu_nios|F_pc[18]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_pc[18]~3_combout\ = (\u0|cpu_nios|E_alu_sub~regout\ & ((\u0|cpu_nios|Add1~40_combout\))) # (!\u0|cpu_nios|E_alu_sub~regout\ & (\u0|cpu_nios|Add2~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|Add2~40_combout\,
	datab => \u0|cpu_nios|Add1~40_combout\,
	datad => \u0|cpu_nios|E_alu_sub~regout\,
	combout => \u0|cpu_nios|F_pc[18]~3_combout\);

-- Location: LCFF_X20_Y13_N17
\u0|cpu_nios|F_pc[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|F_pc[18]~3_combout\,
	sdata => \u0|cpu_nios|F_pc_plus_one[18]~36_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|cpu_nios|W_status_reg_pie_inst_nxt~0_combout\,
	sload => \u0|cpu_nios|F_pc_sel_nxt.10~0_combout\,
	ena => \u0|cpu_nios|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|F_pc\(18));

-- Location: LCFF_X25_Y12_N17
\u0|cpu_nios|E_src1[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|E_src1[21]~3_combout\,
	sdata => \u0|cpu_nios|F_pc_plus_one[19]~38_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|cpu_nios|R_src1~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|E_src1\(21));

-- Location: LCFF_X21_Y11_N15
\u0|cpu_nios|E_shift_rot_result[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|E_shift_rot_result_nxt[21]~5_combout\,
	sdata => \u0|cpu_nios|E_src1\(21),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|cpu_nios|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|E_shift_rot_result\(21));

-- Location: LCCOMB_X21_Y11_N24
\u0|cpu_nios|E_shift_rot_result_nxt[20]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_shift_rot_result_nxt[20]~6_combout\ = (\u0|cpu_nios|R_ctrl_shift_rot_right~regout\ & ((\u0|cpu_nios|E_shift_rot_result\(21)))) # (!\u0|cpu_nios|R_ctrl_shift_rot_right~regout\ & (\u0|cpu_nios|E_shift_rot_result\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_shift_rot_result\(19),
	datab => \u0|cpu_nios|E_shift_rot_result\(21),
	datad => \u0|cpu_nios|R_ctrl_shift_rot_right~regout\,
	combout => \u0|cpu_nios|E_shift_rot_result_nxt[20]~6_combout\);

-- Location: LCFF_X21_Y11_N25
\u0|cpu_nios|E_shift_rot_result[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|E_shift_rot_result_nxt[20]~6_combout\,
	sdata => \u0|cpu_nios|E_src1\(20),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|cpu_nios|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|E_shift_rot_result\(20));

-- Location: LCFF_X21_Y12_N1
\u0|cpu_nios|W_alu_result[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|W_alu_result[20]~4_combout\,
	sdata => \u0|cpu_nios|E_shift_rot_result\(20),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|cpu_nios|E_alu_result~14_combout\,
	sload => \u0|cpu_nios|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|W_alu_result\(20));

-- Location: LCCOMB_X22_Y15_N20
\u0|cpu_nios|W_rf_wr_data[20]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|W_rf_wr_data[20]~24_combout\ = (\u0|cpu_nios|R_ctrl_ld~regout\ & (\u0|cpu_nios|av_ld_byte2_data\(4))) # (!\u0|cpu_nios|R_ctrl_ld~regout\ & (((!\u0|cpu_nios|E_alu_result~14_combout\ & \u0|cpu_nios|W_alu_result\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|av_ld_byte2_data\(4),
	datab => \u0|cpu_nios|E_alu_result~14_combout\,
	datac => \u0|cpu_nios|R_ctrl_ld~regout\,
	datad => \u0|cpu_nios|W_alu_result\(20),
	combout => \u0|cpu_nios|W_rf_wr_data[20]~24_combout\);

-- Location: LCCOMB_X27_Y12_N28
\u0|cpu_nios|E_src2[19]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_src2[19]~5_combout\ = (\u0|cpu_nios|R_src2_use_imm~regout\ & (\u0|cpu_nios|D_iw\(21))) # (!\u0|cpu_nios|R_src2_use_imm~regout\ & ((\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|D_iw\(21),
	datab => \u0|cpu_nios|R_src2_use_imm~regout\,
	datad => \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(19),
	combout => \u0|cpu_nios|E_src2[19]~5_combout\);

-- Location: LCFF_X27_Y12_N29
\u0|cpu_nios|E_src2[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|E_src2[19]~5_combout\,
	sdata => \u0|cpu_nios|D_iw\(9),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|cpu_nios|R_src2_hi~0_combout\,
	sload => \u0|cpu_nios|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|E_src2\(19));

-- Location: LCCOMB_X21_Y12_N22
\u0|cpu_nios|E_logic_result[19]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_logic_result[19]~7_combout\ = (\u0|cpu_nios|E_src1\(19) & (\u0|cpu_nios|R_logic_op\(1) $ (((\u0|cpu_nios|R_logic_op\(0) & \u0|cpu_nios|E_src2\(19)))))) # (!\u0|cpu_nios|E_src1\(19) & ((\u0|cpu_nios|E_src2\(19) & 
-- ((\u0|cpu_nios|R_logic_op\(1)))) # (!\u0|cpu_nios|E_src2\(19) & (!\u0|cpu_nios|R_logic_op\(0) & !\u0|cpu_nios|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_src1\(19),
	datab => \u0|cpu_nios|R_logic_op\(0),
	datac => \u0|cpu_nios|E_src2\(19),
	datad => \u0|cpu_nios|R_logic_op\(1),
	combout => \u0|cpu_nios|E_logic_result[19]~7_combout\);

-- Location: LCCOMB_X21_Y14_N24
\u0|cpu_nios|W_alu_result[19]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|W_alu_result[19]~5_combout\ = (\u0|cpu_nios|R_ctrl_logic~regout\ & (\u0|cpu_nios|E_logic_result[19]~7_combout\)) # (!\u0|cpu_nios|R_ctrl_logic~regout\ & ((\u0|cpu_nios|F_pc[17]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|R_ctrl_logic~regout\,
	datab => \u0|cpu_nios|E_logic_result[19]~7_combout\,
	datad => \u0|cpu_nios|F_pc[17]~4_combout\,
	combout => \u0|cpu_nios|W_alu_result[19]~5_combout\);

-- Location: LCCOMB_X21_Y11_N10
\u0|cpu_nios|E_shift_rot_result_nxt[19]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_shift_rot_result_nxt[19]~7_combout\ = (\u0|cpu_nios|R_ctrl_shift_rot_right~regout\ & (\u0|cpu_nios|E_shift_rot_result\(20))) # (!\u0|cpu_nios|R_ctrl_shift_rot_right~regout\ & ((\u0|cpu_nios|E_shift_rot_result\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_shift_rot_result\(20),
	datab => \u0|cpu_nios|E_shift_rot_result\(18),
	datad => \u0|cpu_nios|R_ctrl_shift_rot_right~regout\,
	combout => \u0|cpu_nios|E_shift_rot_result_nxt[19]~7_combout\);

-- Location: LCCOMB_X22_Y12_N18
\u0|cpu_nios|E_src1[19]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_src1[19]~5_combout\ = (\u0|cpu_nios|R_src1~18_combout\ & ((\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|q_b\(19)))) # (!\u0|cpu_nios|R_src1~18_combout\ & (\u0|cpu_nios|D_iw\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|D_iw\(23),
	datab => \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|q_b\(19),
	datad => \u0|cpu_nios|R_src1~18_combout\,
	combout => \u0|cpu_nios|E_src1[19]~5_combout\);

-- Location: LCFF_X22_Y12_N19
\u0|cpu_nios|E_src1[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|E_src1[19]~5_combout\,
	sdata => \u0|cpu_nios|F_pc_plus_one[17]~34_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|cpu_nios|R_src1~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|E_src1\(19));

-- Location: LCFF_X21_Y11_N11
\u0|cpu_nios|E_shift_rot_result[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|E_shift_rot_result_nxt[19]~7_combout\,
	sdata => \u0|cpu_nios|E_src1\(19),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|cpu_nios|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|E_shift_rot_result\(19));

-- Location: LCFF_X21_Y14_N25
\u0|cpu_nios|W_alu_result[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|W_alu_result[19]~5_combout\,
	sdata => \u0|cpu_nios|E_shift_rot_result\(19),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|cpu_nios|E_alu_result~14_combout\,
	sload => \u0|cpu_nios|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|W_alu_result\(19));

-- Location: LCCOMB_X22_Y15_N18
\u0|cpu_nios|W_rf_wr_data[19]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|W_rf_wr_data[19]~25_combout\ = (\u0|cpu_nios|R_ctrl_ld~regout\ & (((\u0|cpu_nios|av_ld_byte2_data\(3))))) # (!\u0|cpu_nios|R_ctrl_ld~regout\ & (!\u0|cpu_nios|E_alu_result~14_combout\ & ((\u0|cpu_nios|W_alu_result\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_alu_result~14_combout\,
	datab => \u0|cpu_nios|R_ctrl_ld~regout\,
	datac => \u0|cpu_nios|av_ld_byte2_data\(3),
	datad => \u0|cpu_nios|W_alu_result\(19),
	combout => \u0|cpu_nios|W_rf_wr_data[19]~25_combout\);

-- Location: LCCOMB_X25_Y12_N10
\u0|cpu_nios|E_src1[18]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_src1[18]~6_combout\ = (\u0|cpu_nios|R_src1~18_combout\ & ((\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|q_b\(18)))) # (!\u0|cpu_nios|R_src1~18_combout\ & (\u0|cpu_nios|D_iw\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|D_iw\(22),
	datab => \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|q_b\(18),
	datad => \u0|cpu_nios|R_src1~18_combout\,
	combout => \u0|cpu_nios|E_src1[18]~6_combout\);

-- Location: LCFF_X25_Y12_N11
\u0|cpu_nios|E_src1[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|E_src1[18]~6_combout\,
	sdata => \u0|cpu_nios|F_pc_plus_one[16]~32_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|cpu_nios|R_src1~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|E_src1\(18));

-- Location: LCFF_X21_Y11_N21
\u0|cpu_nios|E_shift_rot_result[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|E_shift_rot_result_nxt[18]~8_combout\,
	sdata => \u0|cpu_nios|E_src1\(18),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|cpu_nios|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|E_shift_rot_result\(18));

-- Location: LCCOMB_X21_Y11_N6
\u0|cpu_nios|E_shift_rot_result_nxt[17]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_shift_rot_result_nxt[17]~9_combout\ = (\u0|cpu_nios|R_ctrl_shift_rot_right~regout\ & ((\u0|cpu_nios|E_shift_rot_result\(18)))) # (!\u0|cpu_nios|R_ctrl_shift_rot_right~regout\ & (\u0|cpu_nios|E_shift_rot_result\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_shift_rot_result\(16),
	datab => \u0|cpu_nios|E_shift_rot_result\(18),
	datad => \u0|cpu_nios|R_ctrl_shift_rot_right~regout\,
	combout => \u0|cpu_nios|E_shift_rot_result_nxt[17]~9_combout\);

-- Location: LCFF_X21_Y11_N7
\u0|cpu_nios|E_shift_rot_result[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|E_shift_rot_result_nxt[17]~9_combout\,
	sdata => \u0|cpu_nios|E_src1\(17),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|cpu_nios|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|E_shift_rot_result\(17));

-- Location: LCFF_X21_Y14_N13
\u0|cpu_nios|W_alu_result[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|W_alu_result[17]~7_combout\,
	sdata => \u0|cpu_nios|E_shift_rot_result\(17),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|cpu_nios|E_alu_result~14_combout\,
	sload => \u0|cpu_nios|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|W_alu_result\(17));

-- Location: LCCOMB_X22_Y15_N0
\u0|cpu_nios|W_rf_wr_data[17]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|W_rf_wr_data[17]~19_combout\ = (\u0|cpu_nios|R_ctrl_ld~regout\ & (((\u0|cpu_nios|av_ld_byte2_data\(1))))) # (!\u0|cpu_nios|R_ctrl_ld~regout\ & (!\u0|cpu_nios|E_alu_result~14_combout\ & ((\u0|cpu_nios|W_alu_result\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_alu_result~14_combout\,
	datab => \u0|cpu_nios|R_ctrl_ld~regout\,
	datac => \u0|cpu_nios|av_ld_byte2_data\(1),
	datad => \u0|cpu_nios|W_alu_result\(17),
	combout => \u0|cpu_nios|W_rf_wr_data[17]~19_combout\);

-- Location: LCCOMB_X25_Y12_N18
\u0|cpu_nios|E_src1[13]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_src1[13]~11_combout\ = (\u0|cpu_nios|R_src1~18_combout\ & ((\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|q_b\(13)))) # (!\u0|cpu_nios|R_src1~18_combout\ & (\u0|cpu_nios|D_iw\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|D_iw\(17),
	datab => \u0|cpu_nios|R_src1~18_combout\,
	datad => \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|q_b\(13),
	combout => \u0|cpu_nios|E_src1[13]~11_combout\);

-- Location: LCCOMB_X19_Y12_N0
\u0|cpu_nios|F_pc_plus_one[11]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_pc_plus_one[11]~22_combout\ = (\u0|cpu_nios|F_pc\(11) & (!\u0|cpu_nios|F_pc_plus_one[10]~21\)) # (!\u0|cpu_nios|F_pc\(11) & ((\u0|cpu_nios|F_pc_plus_one[10]~21\) # (GND)))
-- \u0|cpu_nios|F_pc_plus_one[11]~23\ = CARRY((!\u0|cpu_nios|F_pc_plus_one[10]~21\) # (!\u0|cpu_nios|F_pc\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu_nios|F_pc\(11),
	datad => VCC,
	cin => \u0|cpu_nios|F_pc_plus_one[10]~21\,
	combout => \u0|cpu_nios|F_pc_plus_one[11]~22_combout\,
	cout => \u0|cpu_nios|F_pc_plus_one[11]~23\);

-- Location: LCFF_X25_Y12_N19
\u0|cpu_nios|E_src1[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|E_src1[13]~11_combout\,
	sdata => \u0|cpu_nios|F_pc_plus_one[11]~22_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|cpu_nios|R_src1~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|E_src1\(13));

-- Location: LCCOMB_X20_Y12_N28
\u0|cpu_nios|F_pc[11]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_pc[11]~9_combout\ = (\u0|cpu_nios|E_alu_sub~regout\ & ((\u0|cpu_nios|Add1~26_combout\))) # (!\u0|cpu_nios|E_alu_sub~regout\ & (\u0|cpu_nios|Add2~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|Add2~26_combout\,
	datab => \u0|cpu_nios|Add1~26_combout\,
	datad => \u0|cpu_nios|E_alu_sub~regout\,
	combout => \u0|cpu_nios|F_pc[11]~9_combout\);

-- Location: LCFF_X20_Y12_N29
\u0|cpu_nios|F_pc[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|F_pc[11]~9_combout\,
	sdata => \u0|cpu_nios|F_pc_plus_one[11]~22_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|cpu_nios|W_status_reg_pie_inst_nxt~0_combout\,
	sload => \u0|cpu_nios|F_pc_sel_nxt.10~0_combout\,
	ena => \u0|cpu_nios|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|F_pc\(11));

-- Location: LCCOMB_X19_Y12_N2
\u0|cpu_nios|F_pc_plus_one[12]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_pc_plus_one[12]~24_combout\ = (\u0|cpu_nios|F_pc\(12) & (\u0|cpu_nios|F_pc_plus_one[11]~23\ $ (GND))) # (!\u0|cpu_nios|F_pc\(12) & (!\u0|cpu_nios|F_pc_plus_one[11]~23\ & VCC))
-- \u0|cpu_nios|F_pc_plus_one[12]~25\ = CARRY((\u0|cpu_nios|F_pc\(12) & !\u0|cpu_nios|F_pc_plus_one[11]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|F_pc\(12),
	datad => VCC,
	cin => \u0|cpu_nios|F_pc_plus_one[11]~23\,
	combout => \u0|cpu_nios|F_pc_plus_one[12]~24_combout\,
	cout => \u0|cpu_nios|F_pc_plus_one[12]~25\);

-- Location: LCFF_X25_Y12_N15
\u0|cpu_nios|E_src1[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|E_src1[15]~9_combout\,
	sdata => \u0|cpu_nios|F_pc_plus_one[13]~26_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|cpu_nios|R_src1~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|E_src1\(15));

-- Location: LCFF_X21_Y11_N3
\u0|cpu_nios|E_shift_rot_result[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|E_shift_rot_result_nxt[15]~12_combout\,
	sdata => \u0|cpu_nios|E_src1\(15),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|cpu_nios|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|E_shift_rot_result\(15));

-- Location: LCCOMB_X21_Y11_N16
\u0|cpu_nios|E_shift_rot_result_nxt[16]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_shift_rot_result_nxt[16]~11_combout\ = (\u0|cpu_nios|R_ctrl_shift_rot_right~regout\ & (\u0|cpu_nios|E_shift_rot_result\(17))) # (!\u0|cpu_nios|R_ctrl_shift_rot_right~regout\ & ((\u0|cpu_nios|E_shift_rot_result\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_shift_rot_result\(17),
	datab => \u0|cpu_nios|E_shift_rot_result\(15),
	datad => \u0|cpu_nios|R_ctrl_shift_rot_right~regout\,
	combout => \u0|cpu_nios|E_shift_rot_result_nxt[16]~11_combout\);

-- Location: LCCOMB_X25_Y12_N20
\u0|cpu_nios|E_src1[16]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_src1[16]~8_combout\ = (\u0|cpu_nios|R_src1~18_combout\ & ((\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|q_b\(16)))) # (!\u0|cpu_nios|R_src1~18_combout\ & (\u0|cpu_nios|D_iw\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|D_iw\(20),
	datab => \u0|cpu_nios|R_src1~18_combout\,
	datad => \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|q_b\(16),
	combout => \u0|cpu_nios|E_src1[16]~8_combout\);

-- Location: LCFF_X25_Y12_N21
\u0|cpu_nios|E_src1[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|E_src1[16]~8_combout\,
	sdata => \u0|cpu_nios|F_pc_plus_one[14]~28_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|cpu_nios|R_src1~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|E_src1\(16));

-- Location: LCFF_X21_Y11_N17
\u0|cpu_nios|E_shift_rot_result[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|E_shift_rot_result_nxt[16]~11_combout\,
	sdata => \u0|cpu_nios|E_src1\(16),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|cpu_nios|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|E_shift_rot_result\(16));

-- Location: LCFF_X21_Y12_N29
\u0|cpu_nios|W_alu_result[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|W_alu_result[16]~8_combout\,
	sdata => \u0|cpu_nios|E_shift_rot_result\(16),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|cpu_nios|E_alu_result~14_combout\,
	sload => \u0|cpu_nios|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|W_alu_result\(16));

-- Location: LCCOMB_X22_Y15_N26
\u0|cpu_nios|W_rf_wr_data[16]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|W_rf_wr_data[16]~18_combout\ = (\u0|cpu_nios|R_ctrl_ld~regout\ & (((\u0|cpu_nios|av_ld_byte2_data\(0))))) # (!\u0|cpu_nios|R_ctrl_ld~regout\ & (!\u0|cpu_nios|E_alu_result~14_combout\ & ((\u0|cpu_nios|W_alu_result\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_alu_result~14_combout\,
	datab => \u0|cpu_nios|R_ctrl_ld~regout\,
	datac => \u0|cpu_nios|av_ld_byte2_data\(0),
	datad => \u0|cpu_nios|W_alu_result\(16),
	combout => \u0|cpu_nios|W_rf_wr_data[16]~18_combout\);

-- Location: LCFF_X27_Y16_N1
\u0|cpu_nios|d_writedata[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|d_writedata[27]~3_combout\,
	sdata => \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(27),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|cpu_nios|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|d_writedata\(27));

-- Location: LCCOMB_X27_Y16_N30
\u0|cmd_xbar_mux|src_payload~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux|src_payload~25_combout\ = (\u0|cmd_xbar_mux|arb|grant[1]~0_combout\ & \u0|cpu_nios|d_writedata\(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|cmd_xbar_mux|arb|grant[1]~0_combout\,
	datad => \u0|cpu_nios|d_writedata\(27),
	combout => \u0|cmd_xbar_mux|src_payload~25_combout\);

-- Location: LCFF_X27_Y16_N31
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux|src_payload~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata\(27));

-- Location: LCCOMB_X27_Y16_N16
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[27]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[27]~24_combout\ = (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(27))) # (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\ & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(27),
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata\(27),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[27]~24_combout\);

-- Location: LCCOMB_X24_Y16_N26
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~30_combout\ = 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(31))))) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_rd_d1~regout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_rd_d1~regout\,
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(28),
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(31),
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~30_combout\);

-- Location: LCFF_X24_Y16_N27
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~30_combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(28));

-- Location: LCCOMB_X27_Y15_N12
\u0|cmd_xbar_mux|src_payload~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux|src_payload~23_combout\ = (\u0|cpu_nios|d_writedata\(28) & \u0|cmd_xbar_mux|arb|grant[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|d_writedata\(28),
	datac => \u0|cmd_xbar_mux|arb|grant[1]~0_combout\,
	combout => \u0|cmd_xbar_mux|src_payload~23_combout\);

-- Location: LCFF_X27_Y15_N13
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux|src_payload~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata\(28));

-- Location: LCCOMB_X27_Y15_N30
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[28]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[28]~22_combout\ = (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(28))) # (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\ & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\,
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(28),
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata\(28),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[28]~22_combout\);

-- Location: LCCOMB_X24_Y18_N2
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[29]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[29]~9_combout\ = (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_rd_d1~regout\ & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(29)))) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_rd_d1~regout\ & (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Equal0~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Equal0~3_combout\,
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_rd_d1~regout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(29),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[29]~9_combout\);

-- Location: LCCOMB_X24_Y18_N10
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[32]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[32]~feeder_combout\ = 
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(32)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(32),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[32]~feeder_combout\);

-- Location: LCFF_X24_Y18_N11
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[32]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[32]~feeder_combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(32));

-- Location: LCFF_X24_Y18_N3
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[29]~9_combout\,
	sdata => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(32),
	sload => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(29));

-- Location: LCFF_X25_Y16_N1
\u0|cpu_nios|d_writedata[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|d_writedata[29]~5_combout\,
	sdata => \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(29),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|cpu_nios|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|d_writedata\(29));

-- Location: LCCOMB_X25_Y16_N24
\u0|cmd_xbar_mux|src_payload~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux|src_payload~30_combout\ = (\u0|cmd_xbar_mux|arb|grant[1]~0_combout\ & \u0|cpu_nios|d_writedata\(29))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux|arb|grant[1]~0_combout\,
	datac => \u0|cpu_nios|d_writedata\(29),
	combout => \u0|cmd_xbar_mux|src_payload~30_combout\);

-- Location: LCFF_X25_Y16_N25
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux|src_payload~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata\(29));

-- Location: LCCOMB_X25_Y16_N18
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[29]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[29]~29_combout\ = (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(29))) # (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\ & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\,
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(29),
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata\(29),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[29]~29_combout\);

-- Location: LCCOMB_X27_Y19_N6
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[33]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[33]~feeder_combout\ = 
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(33)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(33),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[33]~feeder_combout\);

-- Location: LCFF_X27_Y19_N7
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[33]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[33]~feeder_combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(33));

-- Location: LCCOMB_X24_Y17_N22
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~34_combout\ = 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(33))))) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_rd_d1~regout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_rd_d1~regout\,
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(30),
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(33),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~34_combout\);

-- Location: LCFF_X24_Y17_N23
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~34_combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(30));

-- Location: LCFF_X28_Y13_N3
\u0|cpu_nios|d_writedata[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|d_writedata[30]~6_combout\,
	sdata => \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(30),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|cpu_nios|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|d_writedata\(30));

-- Location: LCCOMB_X28_Y13_N18
\u0|cmd_xbar_mux|src_payload~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux|src_payload~31_combout\ = (\u0|cpu_nios|d_writedata\(30) & \u0|cmd_xbar_mux|arb|grant[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu_nios|d_writedata\(30),
	datac => \u0|cmd_xbar_mux|arb|grant[1]~0_combout\,
	combout => \u0|cmd_xbar_mux|src_payload~31_combout\);

-- Location: LCFF_X28_Y13_N19
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux|src_payload~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata\(30));

-- Location: LCCOMB_X28_Y13_N28
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[30]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[30]~30_combout\ = (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(30))) # (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\ & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(30),
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata\(30),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[30]~30_combout\);

-- Location: LCCOMB_X24_Y16_N28
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~33_combout\ = 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(34))))) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_rd_d1~regout\ & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_rd_d1~regout\,
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(34),
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(31),
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~33_combout\);

-- Location: LCFF_X24_Y16_N29
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~33_combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(31));

-- Location: LCFF_X27_Y14_N1
\u0|cpu_nios|d_writedata[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|d_writedata[31]~7_combout\,
	sdata => \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(31),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|cpu_nios|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|d_writedata\(31));

-- Location: LCCOMB_X27_Y14_N6
\u0|cmd_xbar_mux|src_payload~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux|src_payload~32_combout\ = (\u0|cpu_nios|d_writedata\(31) & \u0|cmd_xbar_mux|arb|grant[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu_nios|d_writedata\(31),
	datac => \u0|cmd_xbar_mux|arb|grant[1]~0_combout\,
	combout => \u0|cmd_xbar_mux|src_payload~32_combout\);

-- Location: LCFF_X27_Y14_N7
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux|src_payload~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata\(31));

-- Location: LCCOMB_X27_Y14_N8
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[31]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[31]~31_combout\ = (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(31))) # (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\ & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\,
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(31),
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata\(31),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[31]~31_combout\);

-- Location: LCCOMB_X22_Y14_N8
\u0|cmd_xbar_mux|src_data[35]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux|src_data\(35) = (\u0|cmd_xbar_mux|WideOr1~0_combout\) # ((\u0|cmd_xbar_mux|arb|grant[1]~0_combout\ & \u0|cpu_nios|d_byteenable\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux|WideOr1~0_combout\,
	datab => \u0|cmd_xbar_mux|arb|grant[1]~0_combout\,
	datad => \u0|cpu_nios|d_byteenable\(3),
	combout => \u0|cmd_xbar_mux|src_data\(35));

-- Location: LCFF_X22_Y14_N9
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|byteenable[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux|src_data\(35),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|byteenable\(3));

-- Location: LCCOMB_X22_Y14_N26
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_byteenable[3]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_byteenable[3]~2_combout\ = (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|byteenable\(3)) # 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|byteenable\(3),
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\,
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_byteenable[3]~2_combout\);

-- Location: LCCOMB_X22_Y17_N30
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~29_combout\ = (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(8) & (((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|Equal1~0_combout\ & 
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|oci_ienable\(19))))) # (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(8) & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(8),
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(30),
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|Equal1~0_combout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|oci_ienable\(19),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~29_combout\);

-- Location: LCFF_X22_Y17_N31
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata\(30));

-- Location: LCFF_X23_Y16_N31
\u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata\(30),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(30));

-- Location: LCCOMB_X23_Y16_N30
\u0|cpu_nios|F_iw[30]~114\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_iw[30]~114_combout\ = (\u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\ & 
-- (\u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(30) & \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	datac => \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(30),
	datad => \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \u0|cpu_nios|F_iw[30]~114_combout\);

-- Location: LCCOMB_X23_Y16_N20
\u0|cpu_nios|F_iw[30]~115\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_iw[30]~115_combout\ = (\u0|cpu_nios|D_iw[15]~0_combout\ & ((\u0|cpu_nios|F_iw[30]~114_combout\) # 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(14) & \u0|rsp_xbar_mux|src_payload~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(14),
	datab => \u0|cpu_nios|F_iw[30]~114_combout\,
	datac => \u0|rsp_xbar_mux|src_payload~1_combout\,
	datad => \u0|cpu_nios|D_iw[15]~0_combout\,
	combout => \u0|cpu_nios|F_iw[30]~115_combout\);

-- Location: LCFF_X23_Y16_N21
\u0|cpu_nios|D_iw[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|F_iw[30]~115_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|cpu_nios|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|D_iw\(30));

-- Location: LCCOMB_X25_Y13_N26
\u0|cpu_nios|E_src1[10]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_src1[10]~14_combout\ = (\u0|cpu_nios|R_src1~18_combout\ & ((\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|q_b\(10)))) # (!\u0|cpu_nios|R_src1~18_combout\ & (\u0|cpu_nios|D_iw\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|D_iw\(14),
	datab => \u0|cpu_nios|R_src1~18_combout\,
	datad => \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|q_b\(10),
	combout => \u0|cpu_nios|E_src1[10]~14_combout\);

-- Location: LCFF_X25_Y13_N27
\u0|cpu_nios|E_src1[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|E_src1[10]~14_combout\,
	sdata => \u0|cpu_nios|F_pc_plus_one[8]~16_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|cpu_nios|R_src1~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|E_src1\(10));

-- Location: LCFF_X21_Y13_N31
\u0|cpu_nios|E_shift_rot_result[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|E_shift_rot_result_nxt[10]~16_combout\,
	sdata => \u0|cpu_nios|E_src1\(10),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|cpu_nios|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|E_shift_rot_result\(10));

-- Location: LCCOMB_X21_Y13_N4
\u0|cpu_nios|E_shift_rot_result_nxt[11]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_shift_rot_result_nxt[11]~15_combout\ = (\u0|cpu_nios|R_ctrl_shift_rot_right~regout\ & (\u0|cpu_nios|E_shift_rot_result\(12))) # (!\u0|cpu_nios|R_ctrl_shift_rot_right~regout\ & ((\u0|cpu_nios|E_shift_rot_result\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|R_ctrl_shift_rot_right~regout\,
	datab => \u0|cpu_nios|E_shift_rot_result\(12),
	datad => \u0|cpu_nios|E_shift_rot_result\(10),
	combout => \u0|cpu_nios|E_shift_rot_result_nxt[11]~15_combout\);

-- Location: LCFF_X21_Y13_N5
\u0|cpu_nios|E_shift_rot_result[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|E_shift_rot_result_nxt[11]~15_combout\,
	sdata => \u0|cpu_nios|E_src1\(11),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|cpu_nios|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|E_shift_rot_result\(11));

-- Location: LCCOMB_X21_Y13_N2
\u0|cpu_nios|E_shift_rot_result_nxt[12]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_shift_rot_result_nxt[12]~14_combout\ = (\u0|cpu_nios|R_ctrl_shift_rot_right~regout\ & ((\u0|cpu_nios|E_shift_rot_result\(13)))) # (!\u0|cpu_nios|R_ctrl_shift_rot_right~regout\ & (\u0|cpu_nios|E_shift_rot_result\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|R_ctrl_shift_rot_right~regout\,
	datab => \u0|cpu_nios|E_shift_rot_result\(11),
	datad => \u0|cpu_nios|E_shift_rot_result\(13),
	combout => \u0|cpu_nios|E_shift_rot_result_nxt[12]~14_combout\);

-- Location: LCFF_X21_Y13_N3
\u0|cpu_nios|E_shift_rot_result[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|E_shift_rot_result_nxt[12]~14_combout\,
	sdata => \u0|cpu_nios|E_src1\(12),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|cpu_nios|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|E_shift_rot_result\(12));

-- Location: LCCOMB_X21_Y13_N22
\u0|cpu_nios|E_shift_rot_result_nxt[13]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_shift_rot_result_nxt[13]~13_combout\ = (\u0|cpu_nios|R_ctrl_shift_rot_right~regout\ & (\u0|cpu_nios|E_shift_rot_result\(14))) # (!\u0|cpu_nios|R_ctrl_shift_rot_right~regout\ & ((\u0|cpu_nios|E_shift_rot_result\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|R_ctrl_shift_rot_right~regout\,
	datab => \u0|cpu_nios|E_shift_rot_result\(14),
	datad => \u0|cpu_nios|E_shift_rot_result\(12),
	combout => \u0|cpu_nios|E_shift_rot_result_nxt[13]~13_combout\);

-- Location: LCFF_X21_Y13_N23
\u0|cpu_nios|E_shift_rot_result[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|E_shift_rot_result_nxt[13]~13_combout\,
	sdata => \u0|cpu_nios|E_src1\(13),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|cpu_nios|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|E_shift_rot_result\(13));

-- Location: LCCOMB_X21_Y13_N28
\u0|cpu_nios|E_shift_rot_result_nxt[14]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_shift_rot_result_nxt[14]~10_combout\ = (\u0|cpu_nios|R_ctrl_shift_rot_right~regout\ & (\u0|cpu_nios|E_shift_rot_result\(15))) # (!\u0|cpu_nios|R_ctrl_shift_rot_right~regout\ & ((\u0|cpu_nios|E_shift_rot_result\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_shift_rot_result\(15),
	datab => \u0|cpu_nios|E_shift_rot_result\(13),
	datad => \u0|cpu_nios|R_ctrl_shift_rot_right~regout\,
	combout => \u0|cpu_nios|E_shift_rot_result_nxt[14]~10_combout\);

-- Location: LCCOMB_X25_Y12_N8
\u0|cpu_nios|E_src1[14]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_src1[14]~10_combout\ = (\u0|cpu_nios|R_src1~18_combout\ & (\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|q_b\(14))) # (!\u0|cpu_nios|R_src1~18_combout\ & ((\u0|cpu_nios|D_iw\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|q_b\(14),
	datab => \u0|cpu_nios|D_iw\(18),
	datad => \u0|cpu_nios|R_src1~18_combout\,
	combout => \u0|cpu_nios|E_src1[14]~10_combout\);

-- Location: LCFF_X25_Y12_N9
\u0|cpu_nios|E_src1[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|E_src1[14]~10_combout\,
	sdata => \u0|cpu_nios|F_pc_plus_one[12]~24_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|cpu_nios|R_src1~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|E_src1\(14));

-- Location: LCFF_X21_Y13_N29
\u0|cpu_nios|E_shift_rot_result[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|E_shift_rot_result_nxt[14]~10_combout\,
	sdata => \u0|cpu_nios|E_src1\(14),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|cpu_nios|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|E_shift_rot_result\(14));

-- Location: LCFF_X21_Y12_N19
\u0|cpu_nios|W_alu_result[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|W_alu_result[14]~10_combout\,
	sdata => \u0|cpu_nios|E_shift_rot_result\(14),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|cpu_nios|E_alu_result~14_combout\,
	sload => \u0|cpu_nios|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|W_alu_result\(14));

-- Location: LCCOMB_X21_Y10_N8
\u0|cpu_nios|W_rf_wr_data[14]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|W_rf_wr_data[14]~16_combout\ = (\u0|cpu_nios|R_ctrl_ld~regout\ & (((\u0|cpu_nios|av_ld_byte1_data\(6))))) # (!\u0|cpu_nios|R_ctrl_ld~regout\ & (!\u0|cpu_nios|E_alu_result~14_combout\ & ((\u0|cpu_nios|W_alu_result\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_alu_result~14_combout\,
	datab => \u0|cpu_nios|av_ld_byte1_data\(6),
	datac => \u0|cpu_nios|R_ctrl_ld~regout\,
	datad => \u0|cpu_nios|W_alu_result\(14),
	combout => \u0|cpu_nios|W_rf_wr_data[14]~16_combout\);

-- Location: LCCOMB_X25_Y15_N16
\u0|cpu_nios|E_st_data[18]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_st_data[18]~2_combout\ = (\u0|cpu_nios|D_iw\(4) & ((\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(18)))) # (!\u0|cpu_nios|D_iw\(4) & 
-- (\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(2),
	datac => \u0|cpu_nios|D_iw\(4),
	datad => \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(18),
	combout => \u0|cpu_nios|E_st_data[18]~2_combout\);

-- Location: LCFF_X25_Y15_N17
\u0|cpu_nios|d_writedata[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|E_st_data[18]~2_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|d_writedata\(18));

-- Location: LCCOMB_X25_Y15_N6
\u0|cmd_xbar_mux|src_payload~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux|src_payload~28_combout\ = (\u0|cmd_xbar_mux|arb|grant[1]~0_combout\ & \u0|cpu_nios|d_writedata\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux|arb|grant[1]~0_combout\,
	datac => \u0|cpu_nios|d_writedata\(18),
	combout => \u0|cmd_xbar_mux|src_payload~28_combout\);

-- Location: LCFF_X25_Y15_N7
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux|src_payload~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata\(18));

-- Location: LCCOMB_X25_Y15_N8
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[18]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[18]~27_combout\ = (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(18))) # (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\ & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(18),
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata\(18),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[18]~27_combout\);

-- Location: LCCOMB_X27_Y16_N12
\u0|cpu_nios|E_st_data[19]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_st_data[19]~3_combout\ = (\u0|cpu_nios|D_iw\(4) & ((\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(19)))) # (!\u0|cpu_nios|D_iw\(4) & 
-- (\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(3),
	datac => \u0|cpu_nios|D_iw\(4),
	datad => \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(19),
	combout => \u0|cpu_nios|E_st_data[19]~3_combout\);

-- Location: LCFF_X27_Y16_N13
\u0|cpu_nios|d_writedata[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|E_st_data[19]~3_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|d_writedata\(19));

-- Location: LCCOMB_X27_Y16_N26
\u0|cmd_xbar_mux|src_payload~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux|src_payload~27_combout\ = (\u0|cpu_nios|d_writedata\(19) & \u0|cmd_xbar_mux|arb|grant[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu_nios|d_writedata\(19),
	datac => \u0|cmd_xbar_mux|arb|grant[1]~0_combout\,
	combout => \u0|cmd_xbar_mux|src_payload~27_combout\);

-- Location: LCFF_X27_Y16_N27
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux|src_payload~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata\(19));

-- Location: LCCOMB_X27_Y16_N4
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[19]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[19]~26_combout\ = (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(19))) # (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\ & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(19),
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata\(19),
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\,
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[19]~26_combout\);

-- Location: LCCOMB_X27_Y15_N16
\u0|cmd_xbar_mux|src_payload~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux|src_payload~26_combout\ = (\u0|cpu_nios|d_writedata\(20) & \u0|cmd_xbar_mux|arb|grant[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|d_writedata\(20),
	datac => \u0|cmd_xbar_mux|arb|grant[1]~0_combout\,
	combout => \u0|cmd_xbar_mux|src_payload~26_combout\);

-- Location: LCFF_X27_Y15_N17
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux|src_payload~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata\(20));

-- Location: LCCOMB_X27_Y18_N4
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~23_combout\ = 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(23) & 
-- (((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(37)) # 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(36))) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(37),
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(23),
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(36),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~23_combout\);

-- Location: LCFF_X27_Y18_N5
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~23_combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg\(23));

-- Location: LCCOMB_X27_Y20_N24
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~64_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg\(23)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(23),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg\(23),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~64_combout\);

-- Location: LCCOMB_X28_Y17_N30
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~65_combout\ = 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(25) & 
-- (((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~64_combout\ & 
-- !\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~27_combout\)) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\))) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(25) & 
-- (((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~64_combout\ & 
-- !\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(25),
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~64_combout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~27_combout\,
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~65_combout\);

-- Location: LCFF_X28_Y17_N31
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~65_combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[34]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(24));

-- Location: LCCOMB_X27_Y17_N24
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~20_combout\ = 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(25))) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(22) & 
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_rd_d1~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(25),
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(22),
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_rd_d1~regout\,
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~20_combout\);

-- Location: LCFF_X27_Y17_N25
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~20_combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(22));

-- Location: LCCOMB_X28_Y20_N22
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~60_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg\(22))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg\(22),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(22),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~60_combout\);

-- Location: LCCOMB_X28_Y17_N22
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~61_combout\ = 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~60_combout\ & 
-- !\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~27_combout\)))) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(24)) # 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~60_combout\ & 
-- !\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(24),
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~60_combout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~27_combout\,
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~61_combout\);

-- Location: LCFF_X28_Y17_N23
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~61_combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[34]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(23));

-- Location: LCCOMB_X28_Y17_N20
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[23]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[23]~feeder_combout\ = 
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(23),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[23]~feeder_combout\);

-- Location: LCFF_X28_Y17_N21
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[23]~feeder_combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(23));

-- Location: LCCOMB_X24_Y17_N12
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~14_combout\ = 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(23))))) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(20) & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_rd_d1~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(20),
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(23),
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_rd_d1~regout\,
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~14_combout\);

-- Location: LCFF_X24_Y17_N13
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~14_combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(20));

-- Location: LCCOMB_X27_Y15_N2
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[20]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[20]~25_combout\ = (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\ & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(20)))) # (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\,
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata\(20),
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(20),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[20]~25_combout\);

-- Location: LCCOMB_X27_Y13_N30
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[22]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[22]~5_combout\ = (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\ & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(22)))) # (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata\(22),
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(22),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[22]~5_combout\);

-- Location: LCCOMB_X23_Y19_N0
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~21_combout\ = (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_rd_d1~regout\ & 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg\(3) & (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg\(4) $ 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg\(4),
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg\(2),
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_rd_d1~regout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg\(3),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~21_combout\);

-- Location: LCCOMB_X23_Y19_N14
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~22_combout\ = (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~21_combout\) # 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_rd_d1~regout\ & 
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_rd_d1~regout\,
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~21_combout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(23),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~22_combout\);

-- Location: LCCOMB_X24_Y19_N0
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[23]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[23]~3_combout\ = (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_rd_d1~regout\ & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~22_combout\))) # (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_rd_d1~regout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_rd_d1~regout\,
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(23),
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~22_combout\,
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[23]~3_combout\);

-- Location: LCCOMB_X28_Y19_N6
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~38_combout\ = 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~37_combout\ & 
-- (((!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(27))) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~27_combout\))) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~37_combout\ & 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~37_combout\,
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~27_combout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(27),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~38_combout\);

-- Location: LCFF_X28_Y19_N7
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~38_combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[34]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(26));

-- Location: LCCOMB_X27_Y19_N22
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[26]~feeder_combout\ = 
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(26),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[26]~feeder_combout\);

-- Location: LCFF_X27_Y19_N23
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[26]~feeder_combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(26));

-- Location: LCFF_X24_Y19_N1
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[23]~3_combout\,
	sdata => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(26),
	sload => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(23));

-- Location: LCCOMB_X27_Y14_N12
\u0|cpu_nios|E_st_data[23]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_st_data[23]~7_combout\ = (\u0|cpu_nios|D_iw\(4) & ((\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(23)))) # (!\u0|cpu_nios|D_iw\(4) & 
-- (\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(7),
	datab => \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(23),
	datac => \u0|cpu_nios|D_iw\(4),
	combout => \u0|cpu_nios|E_st_data[23]~7_combout\);

-- Location: LCFF_X27_Y14_N13
\u0|cpu_nios|d_writedata[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|E_st_data[23]~7_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|d_writedata\(23));

-- Location: LCCOMB_X27_Y14_N22
\u0|cmd_xbar_mux|src_payload~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux|src_payload~7_combout\ = (\u0|cmd_xbar_mux|arb|grant[1]~0_combout\ & \u0|cpu_nios|d_writedata\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|cmd_xbar_mux|arb|grant[1]~0_combout\,
	datad => \u0|cpu_nios|d_writedata\(23),
	combout => \u0|cmd_xbar_mux|src_payload~7_combout\);

-- Location: LCFF_X27_Y14_N23
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux|src_payload~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata\(23));

-- Location: LCCOMB_X27_Y14_N24
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[23]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[23]~6_combout\ = (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(23))) # (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\ & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\,
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(23),
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata\(23),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[23]~6_combout\);

-- Location: LCCOMB_X22_Y14_N6
\u0|cpu_nios|E_mem_byte_en[2]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_mem_byte_en[2]~5_combout\ = (\u0|cpu_nios|D_iw\(4)) # ((\u0|cpu_nios|E_arith_result[1]~6_combout\ & ((\u0|cpu_nios|D_iw\(3)) # (!\u0|cpu_nios|E_arith_result[0]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|D_iw\(3),
	datab => \u0|cpu_nios|E_arith_result[1]~6_combout\,
	datac => \u0|cpu_nios|D_iw\(4),
	datad => \u0|cpu_nios|E_arith_result[0]~5_combout\,
	combout => \u0|cpu_nios|E_mem_byte_en[2]~5_combout\);

-- Location: LCFF_X22_Y14_N7
\u0|cpu_nios|d_byteenable[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|E_mem_byte_en[2]~5_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|d_byteenable\(2));

-- Location: LCCOMB_X22_Y14_N4
\u0|cmd_xbar_mux|src_data[34]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux|src_data\(34) = (\u0|cmd_xbar_mux|WideOr1~0_combout\) # ((\u0|cmd_xbar_mux|arb|grant[1]~0_combout\ & \u0|cpu_nios|d_byteenable\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux|WideOr1~0_combout\,
	datab => \u0|cmd_xbar_mux|arb|grant[1]~0_combout\,
	datad => \u0|cpu_nios|d_byteenable\(2),
	combout => \u0|cmd_xbar_mux|src_data\(34));

-- Location: LCFF_X22_Y14_N5
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|byteenable[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux|src_data\(34),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|byteenable\(2));

-- Location: LCCOMB_X22_Y14_N30
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_byteenable[2]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_byteenable[2]~1_combout\ = (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|byteenable\(2)) # 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|byteenable\(2),
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\,
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_byteenable[2]~1_combout\);

-- Location: LCCOMB_X28_Y17_N6
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[24]~feeder_combout\ = 
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(24),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[24]~feeder_combout\);

-- Location: LCFF_X28_Y17_N7
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[24]~feeder_combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(24));

-- Location: LCCOMB_X24_Y17_N2
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~31_combout\ = 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(24))))) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_rd_d1~regout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_rd_d1~regout\,
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(21),
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(24),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~31_combout\);

-- Location: LCFF_X24_Y17_N3
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~31_combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(21));

-- Location: LCCOMB_X25_Y16_N12
\u0|cpu_nios|E_st_data[21]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_st_data[21]~5_combout\ = (\u0|cpu_nios|D_iw\(4) & ((\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(21)))) # (!\u0|cpu_nios|D_iw\(4) & 
-- (\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|D_iw\(4),
	datab => \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(5),
	datad => \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(21),
	combout => \u0|cpu_nios|E_st_data[21]~5_combout\);

-- Location: LCFF_X25_Y16_N13
\u0|cpu_nios|d_writedata[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|E_st_data[21]~5_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|d_writedata\(21));

-- Location: LCCOMB_X25_Y16_N26
\u0|cmd_xbar_mux|src_payload~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux|src_payload~24_combout\ = (\u0|cmd_xbar_mux|arb|grant[1]~0_combout\ & \u0|cpu_nios|d_writedata\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux|arb|grant[1]~0_combout\,
	datad => \u0|cpu_nios|d_writedata\(21),
	combout => \u0|cmd_xbar_mux|src_payload~24_combout\);

-- Location: LCFF_X25_Y16_N27
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux|src_payload~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata\(21));

-- Location: LCCOMB_X25_Y16_N28
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[21]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[21]~23_combout\ = (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(21))) # (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\ & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\,
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(21),
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata\(21),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[21]~23_combout\);

-- Location: LCCOMB_X22_Y17_N12
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~26_combout\ = (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(8) & (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|oci_ienable\(19) & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|Equal1~0_combout\))) # (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(8) & 
-- (((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(8),
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|oci_ienable\(19),
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|Equal1~0_combout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(18),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~26_combout\);

-- Location: LCFF_X22_Y17_N13
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata\(18));

-- Location: LCFF_X18_Y16_N9
\u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata\(18),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(18));

-- Location: LCCOMB_X18_Y16_N22
\u0|rsp_xbar_mux_001|src_data[18]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_data[18]~23_combout\ = (\u0|rsp_xbar_demux_003|src1_valid~combout\ & ((\u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(18)) # 
-- ((\u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(18) & \u0|rsp_xbar_demux|src1_valid~combout\)))) # (!\u0|rsp_xbar_demux_003|src1_valid~combout\ & 
-- (((\u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(18) & \u0|rsp_xbar_demux|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_demux_003|src1_valid~combout\,
	datab => \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(18),
	datac => \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(18),
	datad => \u0|rsp_xbar_demux|src1_valid~combout\,
	combout => \u0|rsp_xbar_mux_001|src_data[18]~23_combout\);

-- Location: LCCOMB_X15_Y16_N22
\u0|rsp_xbar_mux_001|src_data[18]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_data\(18) = (\u0|rsp_xbar_mux_001|src_data[18]~23_combout\) # 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(2) & \u0|rsp_xbar_mux_001|src_payload~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(2),
	datac => \u0|rsp_xbar_mux_001|src_payload~2_combout\,
	datad => \u0|rsp_xbar_mux_001|src_data[18]~23_combout\,
	combout => \u0|rsp_xbar_mux_001|src_data\(18));

-- Location: LCCOMB_X23_Y15_N0
\u0|cpu_nios|av_ld_byte2_data[2]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|av_ld_byte2_data[2]~7_combout\ = (\u0|cpu_nios|av_ld_aligning_data~regout\ & ((\u0|cpu_nios|av_fill_bit~1_combout\))) # (!\u0|cpu_nios|av_ld_aligning_data~regout\ & (\u0|rsp_xbar_mux_001|src_data\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|av_ld_aligning_data~regout\,
	datab => \u0|rsp_xbar_mux_001|src_data\(18),
	datad => \u0|cpu_nios|av_fill_bit~1_combout\,
	combout => \u0|cpu_nios|av_ld_byte2_data[2]~7_combout\);

-- Location: LCFF_X23_Y15_N1
\u0|cpu_nios|av_ld_byte2_data[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|av_ld_byte2_data[2]~7_combout\,
	sdata => \u0|cpu_nios|av_ld_byte3_data\(2),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|cpu_nios|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|av_ld_byte2_data\(2));

-- Location: LCFF_X22_Y15_N17
\u0|cpu_nios|av_ld_byte1_data[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|av_ld_byte1_data[2]~2_combout\,
	sdata => \u0|cpu_nios|av_ld_byte2_data\(2),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|cpu_nios|ALT_INV_av_ld_rshift8~1_combout\,
	ena => \u0|cpu_nios|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|av_ld_byte1_data\(2));

-- Location: LCCOMB_X18_Y13_N22
\u0|cpu_nios|W_rf_wr_data[10]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|W_rf_wr_data[10]~12_combout\ = (\u0|cpu_nios|R_ctrl_ld~regout\ & (((\u0|cpu_nios|av_ld_byte1_data\(2))))) # (!\u0|cpu_nios|R_ctrl_ld~regout\ & (!\u0|cpu_nios|E_alu_result~14_combout\ & (\u0|cpu_nios|W_alu_result\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_alu_result~14_combout\,
	datab => \u0|cpu_nios|W_alu_result\(10),
	datac => \u0|cpu_nios|av_ld_byte1_data\(2),
	datad => \u0|cpu_nios|R_ctrl_ld~regout\,
	combout => \u0|cpu_nios|W_rf_wr_data[10]~12_combout\);

-- Location: LCFF_X25_Y15_N25
\u0|cpu_nios|d_writedata[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|d_writedata[26]~2_combout\,
	sdata => \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(26),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|cpu_nios|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|d_writedata\(26));

-- Location: LCCOMB_X25_Y15_N18
\u0|cmd_xbar_mux|src_payload~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux|src_payload~10_combout\ = (\u0|cmd_xbar_mux|arb|grant[1]~0_combout\ & \u0|cpu_nios|d_writedata\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|cmd_xbar_mux|arb|grant[1]~0_combout\,
	datad => \u0|cpu_nios|d_writedata\(26),
	combout => \u0|cmd_xbar_mux|src_payload~10_combout\);

-- Location: LCFF_X25_Y15_N19
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux|src_payload~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata\(26));

-- Location: LCCOMB_X25_Y15_N28
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[26]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[26]~9_combout\ = (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(26))) # (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\ & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\,
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(26),
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata\(26),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[26]~9_combout\);

-- Location: LCCOMB_X20_Y18_N14
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~18_combout\ = (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(8) & (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|oci_ienable\(19) & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|Equal1~0_combout\))) # (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(8) & 
-- (((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|oci_ienable\(19),
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|Equal1~0_combout\,
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(8),
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(8),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~18_combout\);

-- Location: LCFF_X20_Y18_N15
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata\(8));

-- Location: LCFF_X20_Y18_N3
\u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata\(8),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(8));

-- Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(8),
	combout => \SW~combout\(8));

-- Location: LCCOMB_X19_Y18_N8
\u0|switches|read_mux_out[8]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|switches|read_mux_out\(8) = (\SW~combout\(8) & (!\u0|switches|Equal0~2_combout\ & ((!\u0|leds|Equal0~1_combout\) # (!\u0|cmd_xbar_mux_001|WideOr1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_001|WideOr1~0_combout\,
	datab => \u0|leds|Equal0~1_combout\,
	datac => \SW~combout\(8),
	datad => \u0|switches|Equal0~2_combout\,
	combout => \u0|switches|read_mux_out\(8));

-- Location: LCFF_X19_Y18_N9
\u0|switches|readdata[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|switches|read_mux_out\(8),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|switches|readdata\(8));

-- Location: LCFF_X20_Y18_N27
\u0|switches_s1_translator|switches_s1_translator|av_readdata_pre[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|switches|readdata\(8),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|switches_s1_translator|switches_s1_translator|av_readdata_pre\(8));

-- Location: LCCOMB_X20_Y18_N2
\u0|rsp_xbar_mux_001|src_data[8]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_data[8]~0_combout\ = (\u0|rsp_xbar_demux_001|src1_valid~combout\ & ((\u0|switches_s1_translator|switches_s1_translator|av_readdata_pre\(8)) # ((\u0|rsp_xbar_demux|src1_valid~combout\ & 
-- \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(8))))) # (!\u0|rsp_xbar_demux_001|src1_valid~combout\ & (\u0|rsp_xbar_demux|src1_valid~combout\ & 
-- (\u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \u0|rsp_xbar_demux|src1_valid~combout\,
	datac => \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(8),
	datad => \u0|switches_s1_translator|switches_s1_translator|av_readdata_pre\(8),
	combout => \u0|rsp_xbar_mux_001|src_data[8]~0_combout\);

-- Location: LCCOMB_X20_Y19_N16
\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|state~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|state~1_combout\);

-- Location: LCCOMB_X19_Y19_N30
\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_regout\,
	combout => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\);

-- Location: LCFF_X20_Y19_N17
\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|state~1_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift\(10));

-- Location: LCFF_X21_Y19_N31
\u0|jtag_uart_0|t_dav\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|t_dav~regout\);

-- Location: LCCOMB_X20_Y19_N14
\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|t_dav~regout\,
	combout => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0_combout\);

-- Location: LCFF_X20_Y19_N15
\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|tck_t_dav\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~regout\);

-- Location: LCCOMB_X21_Y19_N22
\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|write_stalled~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift\(10),
	datac => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|write_stalled~regout\,
	datad => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~regout\,
	combout => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|write_stalled~0_combout\);

-- Location: LCFF_X21_Y19_N23
\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|write_stalled\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|write_stalled~0_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|write_stalled~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|write_stalled~regout\);

-- Location: LCCOMB_X21_Y19_N2
\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|write_valid~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift\(10),
	combout => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|write_valid~feeder_combout\);

-- Location: LCFF_X21_Y19_N3
\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|write_valid\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|write_valid~feeder_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|write_stalled~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|write_valid~regout\);

-- Location: LCCOMB_X21_Y19_N30
\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|t_ena~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|write_stalled~regout\,
	datac => \u0|jtag_uart_0|t_dav~regout\,
	datad => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|write_valid~regout\,
	combout => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|t_ena~0_combout\);

-- Location: LCCOMB_X19_Y19_N6
\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|t_pause~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|always2~0_combout\,
	datab => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|always2~1_combout\,
	datac => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|t_ena~0_combout\,
	datad => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rst2~regout\,
	combout => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|t_pause~0_combout\);

-- Location: LCFF_X19_Y19_N7
\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|t_pause~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_regout\);

-- Location: LCCOMB_X16_Y17_N26
\u0|jtag_uart_0|pause_irq~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|pause_irq~0_combout\ = (\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\ & ((\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_regout\) # 
-- ((!\u0|jtag_uart_0|read_0~regout\ & \u0|jtag_uart_0|pause_irq~regout\)))) # (!\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\ & (!\u0|jtag_uart_0|read_0~regout\ & 
-- (\u0|jtag_uart_0|pause_irq~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\,
	datab => \u0|jtag_uart_0|read_0~regout\,
	datac => \u0|jtag_uart_0|pause_irq~regout\,
	datad => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_regout\,
	combout => \u0|jtag_uart_0|pause_irq~0_combout\);

-- Location: LCFF_X16_Y17_N27
\u0|jtag_uart_0|pause_irq\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|pause_irq~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|pause_irq~regout\);

-- Location: LCCOMB_X15_Y17_N24
\u0|jtag_uart_0|Add0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|Add0~6_combout\ = (\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4) & ((\u0|jtag_uart_0|Add0~5\) # (GND))) # 
-- (!\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4) & (!\u0|jtag_uart_0|Add0~5\))
-- \u0|jtag_uart_0|Add0~7\ = CARRY((\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4)) # (!\u0|jtag_uart_0|Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4),
	datad => VCC,
	cin => \u0|jtag_uart_0|Add0~5\,
	combout => \u0|jtag_uart_0|Add0~6_combout\,
	cout => \u0|jtag_uart_0|Add0~7\);

-- Location: LCCOMB_X15_Y17_N26
\u0|jtag_uart_0|Add0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|Add0~8_combout\ = (\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5) & (!\u0|jtag_uart_0|Add0~7\ & VCC)) # 
-- (!\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5) & (\u0|jtag_uart_0|Add0~7\ $ (GND)))
-- \u0|jtag_uart_0|Add0~9\ = CARRY((!\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5) & !\u0|jtag_uart_0|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5),
	datad => VCC,
	cin => \u0|jtag_uart_0|Add0~7\,
	combout => \u0|jtag_uart_0|Add0~8_combout\,
	cout => \u0|jtag_uart_0|Add0~9\);

-- Location: LCCOMB_X15_Y17_N0
\u0|jtag_uart_0|LessThan1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|LessThan1~1_combout\ = (\u0|jtag_uart_0|Add0~6_combout\) # (\u0|jtag_uart_0|Add0~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|jtag_uart_0|Add0~6_combout\,
	datad => \u0|jtag_uart_0|Add0~8_combout\,
	combout => \u0|jtag_uart_0|LessThan1~1_combout\);

-- Location: LCCOMB_X15_Y17_N28
\u0|jtag_uart_0|Add0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|Add0~10_combout\ = (\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout\ & (!\u0|jtag_uart_0|Add0~9\)) # 
-- (!\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout\ & (\u0|jtag_uart_0|Add0~9\ & VCC))
-- \u0|jtag_uart_0|Add0~11\ = CARRY((\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout\ & !\u0|jtag_uart_0|Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout\,
	datad => VCC,
	cin => \u0|jtag_uart_0|Add0~9\,
	combout => \u0|jtag_uart_0|Add0~10_combout\,
	cout => \u0|jtag_uart_0|Add0~11\);

-- Location: LCCOMB_X15_Y17_N30
\u0|jtag_uart_0|Add0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|Add0~12_combout\ = !\u0|jtag_uart_0|Add0~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u0|jtag_uart_0|Add0~11\,
	combout => \u0|jtag_uart_0|Add0~12_combout\);

-- Location: LCCOMB_X15_Y17_N16
\u0|jtag_uart_0|LessThan1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|LessThan1~2_combout\ = (!\u0|jtag_uart_0|LessThan1~0_combout\ & (!\u0|jtag_uart_0|LessThan1~1_combout\ & (\u0|jtag_uart_0|Add0~12_combout\ & !\u0|jtag_uart_0|Add0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|LessThan1~0_combout\,
	datab => \u0|jtag_uart_0|LessThan1~1_combout\,
	datac => \u0|jtag_uart_0|Add0~12_combout\,
	datad => \u0|jtag_uart_0|Add0~10_combout\,
	combout => \u0|jtag_uart_0|LessThan1~2_combout\);

-- Location: LCFF_X15_Y17_N17
\u0|jtag_uart_0|fifo_AF\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|LessThan1~2_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|fifo_AF~regout\);

-- Location: LCFF_X17_Y14_N25
\u0|cpu_nios|d_writedata[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(0),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|d_writedata\(0));

-- Location: LCCOMB_X18_Y17_N22
\u0|cmd_xbar_mux_003|src_payload~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_003|src_payload~4_combout\ = (\u0|cpu_nios|d_writedata\(0) & \u0|cmd_xbar_mux_003|src_valid~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu_nios|d_writedata\(0),
	datad => \u0|cmd_xbar_mux_003|src_valid~0_combout\,
	combout => \u0|cmd_xbar_mux_003|src_payload~4_combout\);

-- Location: LCCOMB_X17_Y20_N2
\u0|jtag_uart_0|ien_AE~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|ien_AE~0_combout\ = (\u0|jtag_uart_0|always2~1_combout\ & (\u0|cmd_xbar_mux_003|src_data\(38) & (\u0|cmd_xbar_mux_003|arb|grant[1]~0_combout\ & \u0|addr_router_001|Equal4~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|always2~1_combout\,
	datab => \u0|cmd_xbar_mux_003|src_data\(38),
	datac => \u0|cmd_xbar_mux_003|arb|grant[1]~0_combout\,
	datad => \u0|addr_router_001|Equal4~3_combout\,
	combout => \u0|jtag_uart_0|ien_AE~0_combout\);

-- Location: LCFF_X18_Y17_N23
\u0|jtag_uart_0|ien_AF\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_003|src_payload~4_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|ien_AE~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|ien_AF~regout\);

-- Location: LCCOMB_X18_Y17_N0
\u0|jtag_uart_0|av_readdata[8]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|av_readdata[8]~0_combout\ = (\u0|jtag_uart_0|ien_AF~regout\ & ((\u0|jtag_uart_0|pause_irq~regout\) # (\u0|jtag_uart_0|fifo_AF~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|pause_irq~regout\,
	datac => \u0|jtag_uart_0|fifo_AF~regout\,
	datad => \u0|jtag_uart_0|ien_AF~regout\,
	combout => \u0|jtag_uart_0|av_readdata[8]~0_combout\);

-- Location: LCFF_X18_Y17_N1
\u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|av_readdata[8]~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(8));

-- Location: LCFF_X27_Y13_N19
\u0|cpu_nios|d_writedata[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|d_writedata[24]~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|d_writedata\(8));

-- Location: LCFF_X28_Y16_N9
\u0|leds|data_out[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|cpu_nios|d_writedata\(8),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|leds|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|leds|data_out\(8));

-- Location: LCCOMB_X21_Y18_N10
\u0|leds|readdata[8]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|leds|readdata\(8) = (!\u0|leds|Equal0~2_combout\ & \u0|leds|data_out\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|leds|Equal0~2_combout\,
	datad => \u0|leds|data_out\(8),
	combout => \u0|leds|readdata\(8));

-- Location: LCFF_X21_Y18_N11
\u0|leds_s1_translator|leds_s1_translator|av_readdata_pre[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|leds|readdata\(8),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|leds_s1_translator|leds_s1_translator|av_readdata_pre\(8));

-- Location: LCCOMB_X21_Y18_N28
\u0|rsp_xbar_mux_001|src_data[8]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_data[8]~1_combout\ = (\u0|rsp_xbar_demux_003|src1_valid~combout\ & ((\u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(8)) # ((\u0|rsp_xbar_demux_002|src1_valid~combout\ & 
-- \u0|leds_s1_translator|leds_s1_translator|av_readdata_pre\(8))))) # (!\u0|rsp_xbar_demux_003|src1_valid~combout\ & (\u0|rsp_xbar_demux_002|src1_valid~combout\ & ((\u0|leds_s1_translator|leds_s1_translator|av_readdata_pre\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_demux_003|src1_valid~combout\,
	datab => \u0|rsp_xbar_demux_002|src1_valid~combout\,
	datac => \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(8),
	datad => \u0|leds_s1_translator|leds_s1_translator|av_readdata_pre\(8),
	combout => \u0|rsp_xbar_mux_001|src_data[8]~1_combout\);

-- Location: LCCOMB_X20_Y15_N8
\u0|rsp_xbar_mux_001|src_data[8]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_data\(8) = (\u0|rsp_xbar_mux_001|src_data[8]~0_combout\) # ((\u0|rsp_xbar_mux_001|src_data[8]~1_combout\) # ((\u0|width_adapter_001|width_adapter_001|out_data[8]~12_combout\ & \u0|rsp_xbar_demux_004|src1_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter_001|width_adapter_001|out_data[8]~12_combout\,
	datab => \u0|rsp_xbar_mux_001|src_data[8]~0_combout\,
	datac => \u0|rsp_xbar_demux_004|src1_valid~0_combout\,
	datad => \u0|rsp_xbar_mux_001|src_data[8]~1_combout\,
	combout => \u0|rsp_xbar_mux_001|src_data\(8));

-- Location: LCCOMB_X22_Y15_N30
\u0|cpu_nios|av_ld_byte1_data[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|av_ld_byte1_data[0]~0_combout\ = (\u0|cpu_nios|av_ld_aligning_data~regout\ & ((\u0|cpu_nios|av_fill_bit~1_combout\))) # (!\u0|cpu_nios|av_ld_aligning_data~regout\ & (\u0|rsp_xbar_mux_001|src_data\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|av_ld_aligning_data~regout\,
	datab => \u0|rsp_xbar_mux_001|src_data\(8),
	datad => \u0|cpu_nios|av_fill_bit~1_combout\,
	combout => \u0|cpu_nios|av_ld_byte1_data[0]~0_combout\);

-- Location: LCFF_X22_Y15_N31
\u0|cpu_nios|av_ld_byte1_data[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|av_ld_byte1_data[0]~0_combout\,
	sdata => \u0|cpu_nios|av_ld_byte2_data\(0),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|cpu_nios|ALT_INV_av_ld_rshift8~1_combout\,
	ena => \u0|cpu_nios|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|av_ld_byte1_data\(0));

-- Location: LCCOMB_X22_Y15_N10
\u0|cpu_nios|W_rf_wr_data[8]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|W_rf_wr_data[8]~10_combout\ = (\u0|cpu_nios|R_ctrl_ld~regout\ & (((\u0|cpu_nios|av_ld_byte1_data\(0))))) # (!\u0|cpu_nios|R_ctrl_ld~regout\ & (!\u0|cpu_nios|E_alu_result~14_combout\ & (\u0|cpu_nios|W_alu_result\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_alu_result~14_combout\,
	datab => \u0|cpu_nios|W_alu_result\(8),
	datac => \u0|cpu_nios|R_ctrl_ld~regout\,
	datad => \u0|cpu_nios|av_ld_byte1_data\(0),
	combout => \u0|cpu_nios|W_rf_wr_data[8]~10_combout\);

-- Location: LCCOMB_X27_Y13_N0
\u0|cpu_nios|E_st_data[17]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_st_data[17]~1_combout\ = (\u0|cpu_nios|D_iw\(4) & ((\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(17)))) # (!\u0|cpu_nios|D_iw\(4) & 
-- (\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(1),
	datac => \u0|cpu_nios|D_iw\(4),
	datad => \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(17),
	combout => \u0|cpu_nios|E_st_data[17]~1_combout\);

-- Location: LCFF_X27_Y13_N1
\u0|cpu_nios|d_writedata[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|E_st_data[17]~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|d_writedata\(17));

-- Location: LCCOMB_X28_Y16_N20
\u0|cmd_xbar_mux|src_payload~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux|src_payload~29_combout\ = (\u0|cpu_nios|d_writedata\(17) & \u0|cmd_xbar_mux|arb|grant[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu_nios|d_writedata\(17),
	datac => \u0|cmd_xbar_mux|arb|grant[1]~0_combout\,
	combout => \u0|cmd_xbar_mux|src_payload~29_combout\);

-- Location: LCFF_X28_Y16_N21
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux|src_payload~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata\(17));

-- Location: LCCOMB_X28_Y16_N30
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[17]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[17]~28_combout\ = (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(17))) # (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\ & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(17),
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\,
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata\(17),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[17]~28_combout\);

-- Location: LCCOMB_X24_Y18_N18
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[5]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[5]~6_combout\ = (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_rd_d1~regout\ & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(5)))) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_rd_d1~regout\ & (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Equal0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_rd_d1~regout\,
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Equal0~1_combout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(5),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[5]~6_combout\);

-- Location: LCCOMB_X24_Y18_N30
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[8]~feeder_combout\ = 
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(8),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[8]~feeder_combout\);

-- Location: LCFF_X24_Y18_N31
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[8]~feeder_combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(8));

-- Location: LCFF_X24_Y18_N19
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[5]~6_combout\,
	sdata => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(8),
	sload => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(5));

-- Location: LCCOMB_X21_Y18_N14
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[5]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[5]~13_combout\ = (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\ & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(5)))) # (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata\(5),
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(5),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[5]~13_combout\);

-- Location: LCCOMB_X24_Y18_N6
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[4]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[4]~2_combout\ = (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_rd_d1~regout\ & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(4)))) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_rd_d1~regout\ & (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_rd_d1~regout\,
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Equal0~0_combout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(4),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[4]~2_combout\);

-- Location: LCCOMB_X24_Y18_N24
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[7]~feeder_combout\ = 
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(7),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[7]~feeder_combout\);

-- Location: LCFF_X24_Y18_N25
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[7]~feeder_combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(7));

-- Location: LCFF_X24_Y18_N7
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[4]~2_combout\,
	sdata => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(7),
	sload => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(4));

-- Location: LCCOMB_X25_Y17_N16
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[4]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[4]~2_combout\ = (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\ & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(4)))) # (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata\(4),
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(4),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[4]~2_combout\);

-- Location: LCCOMB_X24_Y18_N22
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[3]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[3]~1_combout\ = (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_rd_d1~regout\ & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(3)))) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_rd_d1~regout\ & (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_rd_d1~regout\,
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Equal0~0_combout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(3),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[3]~1_combout\);

-- Location: LCFF_X24_Y18_N23
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[3]~1_combout\,
	sdata => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(6),
	sload => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(3));

-- Location: LCCOMB_X25_Y17_N18
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[3]~3_combout\ = (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(3))) # (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\ & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\,
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(3),
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata\(3),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[3]~3_combout\);

-- Location: LCCOMB_X28_Y18_N20
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[10]~feeder_combout\ = 
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(10),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[10]~feeder_combout\);

-- Location: LCFF_X28_Y18_N21
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[10]~feeder_combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(10));

-- Location: LCCOMB_X24_Y17_N16
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~28_combout\ = 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(10))))) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_rd_d1~regout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_rd_d1~regout\,
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(7),
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(10),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~28_combout\);

-- Location: LCFF_X24_Y17_N17
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~28_combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(7));

-- Location: LCCOMB_X27_Y18_N14
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~24_combout\ = 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(7) & 
-- (((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(36)) # 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(37))) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(36),
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(37),
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(7),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~24_combout\);

-- Location: LCFF_X27_Y18_N15
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~24_combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg\(7));

-- Location: LCCOMB_X28_Y18_N14
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~66_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg\(7)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(7),
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg\(7),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~66_combout\);

-- Location: LCCOMB_X28_Y18_N8
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~67_combout\ = 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~66_combout\ & !\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\)))) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(9),
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~66_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~67_combout\);

-- Location: LCFF_X28_Y18_N9
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~67_combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[6]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(8));

-- Location: LCFF_X28_Y19_N17
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[7]~8_combout\,
	sdata => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(8),
	sload => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(7));

-- Location: LCCOMB_X25_Y18_N28
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~19_combout\ = 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(5) & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(37)) # 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(37),
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(5),
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(36),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~19_combout\);

-- Location: LCFF_X25_Y18_N29
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~19_combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg\(5));

-- Location: LCCOMB_X25_Y18_N6
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~58_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg\(5)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(5),
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg\(5),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~58_combout\);

-- Location: LCCOMB_X25_Y19_N22
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~59_combout\ = 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\ & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~58_combout\)))) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(7),
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~58_combout\,
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~59_combout\);

-- Location: LCFF_X25_Y19_N23
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~59_combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[6]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(6));

-- Location: LCCOMB_X25_Y19_N26
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~36_combout\ = 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~35_combout\ & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\))) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~35_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(6),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~36_combout\);

-- Location: LCFF_X25_Y19_N27
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~36_combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[6]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(5));

-- Location: LCCOMB_X25_Y19_N12
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[5]~feeder_combout\ = 
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(5),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[5]~feeder_combout\);

-- Location: LCFF_X25_Y19_N13
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[5]~feeder_combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(5));

-- Location: LCCOMB_X25_Y18_N4
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~12_combout\ = 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(5))))) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_rd_d1~regout\ & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_rd_d1~regout\,
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(5),
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(2),
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~12_combout\);

-- Location: LCFF_X25_Y18_N5
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~12_combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(2));

-- Location: LCFF_X25_Y17_N23
\u0|cpu_nios|d_writedata[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(2),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|d_writedata\(2));

-- Location: LCCOMB_X25_Y17_N28
\u0|cmd_xbar_mux|src_payload~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux|src_payload~5_combout\ = (\u0|cmd_xbar_mux|arb|grant[1]~0_combout\ & \u0|cpu_nios|d_writedata\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cmd_xbar_mux|arb|grant[1]~0_combout\,
	datad => \u0|cpu_nios|d_writedata\(2),
	combout => \u0|cmd_xbar_mux|src_payload~5_combout\);

-- Location: LCFF_X25_Y17_N29
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux|src_payload~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata\(2));

-- Location: LCCOMB_X25_Y17_N14
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[2]~4_combout\ = (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(2))) # (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\ & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\,
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(2),
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata\(2),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[2]~4_combout\);

-- Location: LCCOMB_X25_Y18_N14
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~11_combout\ = 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(4))) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_rd_d1~regout\ & 
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(4),
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_rd_d1~regout\,
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(1),
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~11_combout\);

-- Location: LCFF_X25_Y18_N15
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~11_combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(1));

-- Location: LCCOMB_X21_Y18_N18
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[1]~1_combout\ = (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\ & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(1)))) # (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata\(1),
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(1),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[1]~1_combout\);

-- Location: LCCOMB_X20_Y18_N24
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~2_combout\ = (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(8) & (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|oci_ienable\(19) & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|Equal1~0_combout\))) # (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(8) & 
-- (((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|oci_ienable\(19),
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|Equal1~0_combout\,
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(8),
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(22),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~2_combout\);

-- Location: LCFF_X20_Y18_N25
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata\(22));

-- Location: LCFF_X18_Y16_N3
\u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata\(22),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(22));

-- Location: LCCOMB_X18_Y16_N2
\u0|rsp_xbar_mux_001|src_data[22]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_data[22]~19_combout\ = (\u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(22) & ((\u0|rsp_xbar_demux_003|src1_valid~combout\) # 
-- ((\u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(22) & \u0|rsp_xbar_demux|src1_valid~combout\)))) # 
-- (!\u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(22) & (((\u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(22) & 
-- \u0|rsp_xbar_demux|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(22),
	datab => \u0|rsp_xbar_demux_003|src1_valid~combout\,
	datac => \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(22),
	datad => \u0|rsp_xbar_demux|src1_valid~combout\,
	combout => \u0|rsp_xbar_mux_001|src_data[22]~19_combout\);

-- Location: LCCOMB_X15_Y16_N20
\u0|rsp_xbar_mux_001|src_data[22]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|src_data\(22) = (\u0|rsp_xbar_mux_001|src_data[22]~19_combout\) # ((\u0|rsp_xbar_mux_001|src_payload~2_combout\ & 
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_mux_001|src_payload~2_combout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(6),
	datad => \u0|rsp_xbar_mux_001|src_data[22]~19_combout\,
	combout => \u0|rsp_xbar_mux_001|src_data\(22));

-- Location: LCCOMB_X23_Y15_N12
\u0|cpu_nios|av_ld_byte2_data[6]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|av_ld_byte2_data[6]~3_combout\ = (\u0|cpu_nios|av_ld_aligning_data~regout\ & ((\u0|cpu_nios|av_fill_bit~1_combout\))) # (!\u0|cpu_nios|av_ld_aligning_data~regout\ & (\u0|rsp_xbar_mux_001|src_data\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|av_ld_aligning_data~regout\,
	datab => \u0|rsp_xbar_mux_001|src_data\(22),
	datad => \u0|cpu_nios|av_fill_bit~1_combout\,
	combout => \u0|cpu_nios|av_ld_byte2_data[6]~3_combout\);

-- Location: LCFF_X23_Y15_N13
\u0|cpu_nios|av_ld_byte2_data[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|av_ld_byte2_data[6]~3_combout\,
	sdata => \u0|cpu_nios|av_ld_byte3_data\(6),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|cpu_nios|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|av_ld_byte2_data\(6));

-- Location: LCFF_X22_Y15_N7
\u0|cpu_nios|av_ld_byte1_data[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|av_ld_byte1_data[6]~6_combout\,
	sdata => \u0|cpu_nios|av_ld_byte2_data\(6),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|cpu_nios|ALT_INV_av_ld_rshift8~1_combout\,
	ena => \u0|cpu_nios|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|av_ld_byte1_data\(6));

-- Location: LCCOMB_X21_Y15_N2
\u0|cpu_nios|av_ld_byte0_data_nxt[6]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|av_ld_byte0_data_nxt[6]~46_combout\ = (\u0|cpu_nios|av_ld_rshift8~0_combout\ & ((\u0|cpu_nios|av_ld_aligning_data~regout\ & ((\u0|cpu_nios|av_ld_byte1_data\(6)))) # (!\u0|cpu_nios|av_ld_aligning_data~regout\ & 
-- (\u0|cpu_nios|av_ld_byte0_data_nxt[6]~36_combout\)))) # (!\u0|cpu_nios|av_ld_rshift8~0_combout\ & (\u0|cpu_nios|av_ld_byte0_data_nxt[6]~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|av_ld_rshift8~0_combout\,
	datab => \u0|cpu_nios|av_ld_byte0_data_nxt[6]~36_combout\,
	datac => \u0|cpu_nios|av_ld_aligning_data~regout\,
	datad => \u0|cpu_nios|av_ld_byte1_data\(6),
	combout => \u0|cpu_nios|av_ld_byte0_data_nxt[6]~46_combout\);

-- Location: LCFF_X21_Y15_N3
\u0|cpu_nios|av_ld_byte0_data[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|av_ld_byte0_data_nxt[6]~46_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|cpu_nios|av_ld_byte0_data[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|av_ld_byte0_data\(6));

-- Location: LCCOMB_X21_Y15_N28
\u0|cpu_nios|W_rf_wr_data[6]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|W_rf_wr_data[6]~8_combout\ = (\u0|cpu_nios|R_ctrl_ld~regout\ & (((\u0|cpu_nios|av_ld_byte0_data\(6))))) # (!\u0|cpu_nios|R_ctrl_ld~regout\ & (\u0|cpu_nios|W_alu_result\(6) & ((!\u0|cpu_nios|E_alu_result~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|W_alu_result\(6),
	datab => \u0|cpu_nios|av_ld_byte0_data\(6),
	datac => \u0|cpu_nios|E_alu_result~14_combout\,
	datad => \u0|cpu_nios|R_ctrl_ld~regout\,
	combout => \u0|cpu_nios|W_rf_wr_data[6]~8_combout\);

-- Location: LCCOMB_X27_Y13_N18
\u0|cpu_nios|d_writedata[24]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|d_writedata[24]~0_combout\ = (\u0|cpu_nios|Equal132~0_combout\ & (\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(0))) # (!\u0|cpu_nios|Equal132~0_combout\ & 
-- ((\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(0),
	datac => \u0|cpu_nios|Equal132~0_combout\,
	datad => \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(8),
	combout => \u0|cpu_nios|d_writedata[24]~0_combout\);

-- Location: LCCOMB_X25_Y16_N10
\u0|cpu_nios|d_writedata[24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|d_writedata[24]~feeder_combout\ = \u0|cpu_nios|d_writedata[24]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|cpu_nios|d_writedata[24]~0_combout\,
	combout => \u0|cpu_nios|d_writedata[24]~feeder_combout\);

-- Location: LCFF_X25_Y16_N11
\u0|cpu_nios|d_writedata[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|d_writedata[24]~feeder_combout\,
	sdata => \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(24),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|cpu_nios|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|d_writedata\(24));

-- Location: LCCOMB_X17_Y13_N28
\u0|cmd_xbar_mux|src_payload~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux|src_payload~8_combout\ = (\u0|cmd_xbar_mux|arb|grant[1]~0_combout\ & \u0|cpu_nios|d_writedata\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|cmd_xbar_mux|arb|grant[1]~0_combout\,
	datad => \u0|cpu_nios|d_writedata\(24),
	combout => \u0|cmd_xbar_mux|src_payload~8_combout\);

-- Location: LCFF_X17_Y13_N29
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux|src_payload~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata\(24));

-- Location: LCCOMB_X24_Y17_N10
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~19_combout\ = 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(27))) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_rd_d1~regout\ & 
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(27),
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_rd_d1~regout\,
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(24),
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~19_combout\);

-- Location: LCFF_X24_Y17_N11
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~19_combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(24));

-- Location: LCCOMB_X17_Y13_N14
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[24]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[24]~7_combout\ = (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\ & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(24)))) # (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata\(24),
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(24),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[24]~7_combout\);

-- Location: LCCOMB_X24_Y16_N16
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~28_combout\ = (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(8) & (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|Equal1~0_combout\ & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|oci_ienable\(19))))) # (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(8) & 
-- (((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|Equal1~0_combout\,
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(29),
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(8),
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|oci_ienable\(19),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~28_combout\);

-- Location: LCFF_X24_Y16_N17
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata\(29));

-- Location: LCFF_X24_Y16_N23
\u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata\(29),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(29));

-- Location: LCCOMB_X24_Y16_N22
\u0|cpu_nios|F_iw[29]~112\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_iw[29]~112_combout\ = (\u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\ & 
-- (\u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(29) & \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	datac => \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(29),
	datad => \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \u0|cpu_nios|F_iw[29]~112_combout\);

-- Location: LCCOMB_X22_Y16_N8
\u0|cpu_nios|F_iw[29]~113\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_iw[29]~113_combout\ = (\u0|cpu_nios|D_iw[15]~0_combout\ & ((\u0|cpu_nios|F_iw[29]~112_combout\) # 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(13) & \u0|rsp_xbar_mux|src_payload~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(13),
	datab => \u0|cpu_nios|D_iw[15]~0_combout\,
	datac => \u0|rsp_xbar_mux|src_payload~1_combout\,
	datad => \u0|cpu_nios|F_iw[29]~112_combout\,
	combout => \u0|cpu_nios|F_iw[29]~113_combout\);

-- Location: LCFF_X22_Y16_N9
\u0|cpu_nios|D_iw[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|F_iw[29]~113_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|cpu_nios|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|D_iw\(29));

-- Location: LCCOMB_X25_Y13_N18
\u0|cpu_nios|E_src1[5]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_src1[5]~19_combout\ = (\u0|cpu_nios|R_src1~18_combout\ & ((\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|q_b\(5)))) # (!\u0|cpu_nios|R_src1~18_combout\ & (\u0|cpu_nios|D_iw\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|D_iw\(9),
	datab => \u0|cpu_nios|R_src1~18_combout\,
	datad => \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|q_b\(5),
	combout => \u0|cpu_nios|E_src1[5]~19_combout\);

-- Location: LCFF_X25_Y13_N19
\u0|cpu_nios|E_src1[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|E_src1[5]~19_combout\,
	sdata => \u0|cpu_nios|F_pc_plus_one[3]~6_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|cpu_nios|R_src1~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|E_src1\(5));

-- Location: LCFF_X21_Y13_N27
\u0|cpu_nios|E_shift_rot_result[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|E_shift_rot_result_nxt[5]~18_combout\,
	sdata => \u0|cpu_nios|E_src1\(5),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|cpu_nios|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|E_shift_rot_result\(5));

-- Location: LCFF_X22_Y13_N1
\u0|cpu_nios|W_alu_result[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|W_alu_result[5]~19_combout\,
	sdata => \u0|cpu_nios|E_shift_rot_result\(5),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|cpu_nios|E_alu_result~14_combout\,
	sload => \u0|cpu_nios|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|W_alu_result\(5));

-- Location: LCFF_X25_Y17_N21
\u0|cpu_nios|d_writedata[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(5),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|d_writedata\(5));

-- Location: LCCOMB_X21_Y18_N2
\u0|leds|data_out[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|leds|data_out[5]~feeder_combout\ = \u0|cpu_nios|d_writedata\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|cpu_nios|d_writedata\(5),
	combout => \u0|leds|data_out[5]~feeder_combout\);

-- Location: LCFF_X21_Y18_N3
\u0|leds|data_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|leds|data_out[5]~feeder_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|leds|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|leds|data_out\(5));

-- Location: LCCOMB_X21_Y18_N26
\u0|leds|readdata[5]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|leds|readdata\(5) = (!\u0|leds|Equal0~2_combout\ & \u0|leds|data_out\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|leds|Equal0~2_combout\,
	datad => \u0|leds|data_out\(5),
	combout => \u0|leds|readdata\(5));

-- Location: LCFF_X21_Y18_N27
\u0|leds_s1_translator|leds_s1_translator|av_readdata_pre[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|leds|readdata\(5),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|leds_s1_translator|leds_s1_translator|av_readdata_pre\(5));

-- Location: LCCOMB_X16_Y15_N24
\u0|cpu_nios|av_ld_byte0_data_nxt[5]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|av_ld_byte0_data_nxt[5]~32_combout\ = (\u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(5) & ((\u0|rsp_xbar_demux_003|src1_valid~combout\) # 
-- ((\u0|leds_s1_translator|leds_s1_translator|av_readdata_pre\(5) & \u0|rsp_xbar_demux_002|src1_valid~combout\)))) # (!\u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(5) & 
-- (((\u0|leds_s1_translator|leds_s1_translator|av_readdata_pre\(5) & \u0|rsp_xbar_demux_002|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(5),
	datab => \u0|rsp_xbar_demux_003|src1_valid~combout\,
	datac => \u0|leds_s1_translator|leds_s1_translator|av_readdata_pre\(5),
	datad => \u0|rsp_xbar_demux_002|src1_valid~combout\,
	combout => \u0|cpu_nios|av_ld_byte0_data_nxt[5]~32_combout\);

-- Location: LCCOMB_X21_Y16_N28
\u0|width_adapter_001|width_adapter_001|data_reg~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_001|width_adapter_001|data_reg~8_combout\ = (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\ & 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & ((\u0|width_adapter_001|width_adapter_001|data_reg\(5)) # 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datac => \u0|width_adapter_001|width_adapter_001|data_reg\(5),
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(5),
	combout => \u0|width_adapter_001|width_adapter_001|data_reg~8_combout\);

-- Location: LCFF_X21_Y16_N29
\u0|width_adapter_001|width_adapter_001|data_reg[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|width_adapter_001|width_adapter_001|data_reg~8_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_001|width_adapter_001|data_reg\(5));

-- Location: LCCOMB_X22_Y16_N22
\u0|width_adapter_001|width_adapter_001|out_data[5]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_001|width_adapter_001|out_data[5]~7_combout\ = (\u0|width_adapter_001|width_adapter_001|data_reg\(5)) # 
-- ((!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & 
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(5),
	datad => \u0|width_adapter_001|width_adapter_001|data_reg\(5),
	combout => \u0|width_adapter_001|width_adapter_001|out_data[5]~7_combout\);

-- Location: LCCOMB_X19_Y15_N30
\u0|cpu_nios|av_ld_byte0_data_nxt[5]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|av_ld_byte0_data_nxt[5]~33_combout\ = (\u0|cpu_nios|av_ld_byte0_data_nxt[5]~31_combout\) # ((\u0|cpu_nios|av_ld_byte0_data_nxt[5]~32_combout\) # ((\u0|rsp_xbar_demux_004|src1_valid~0_combout\ & 
-- \u0|width_adapter_001|width_adapter_001|out_data[5]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|av_ld_byte0_data_nxt[5]~31_combout\,
	datab => \u0|cpu_nios|av_ld_byte0_data_nxt[5]~32_combout\,
	datac => \u0|rsp_xbar_demux_004|src1_valid~0_combout\,
	datad => \u0|width_adapter_001|width_adapter_001|out_data[5]~7_combout\,
	combout => \u0|cpu_nios|av_ld_byte0_data_nxt[5]~33_combout\);

-- Location: LCCOMB_X21_Y15_N22
\u0|cpu_nios|av_ld_byte0_data_nxt[5]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|av_ld_byte0_data_nxt[5]~45_combout\ = (\u0|cpu_nios|av_ld_aligning_data~regout\ & ((\u0|cpu_nios|av_ld_rshift8~0_combout\ & (\u0|cpu_nios|av_ld_byte1_data\(5))) # (!\u0|cpu_nios|av_ld_rshift8~0_combout\ & 
-- ((\u0|cpu_nios|av_ld_byte0_data_nxt[5]~33_combout\))))) # (!\u0|cpu_nios|av_ld_aligning_data~regout\ & (((\u0|cpu_nios|av_ld_byte0_data_nxt[5]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|av_ld_aligning_data~regout\,
	datab => \u0|cpu_nios|av_ld_byte1_data\(5),
	datac => \u0|cpu_nios|av_ld_byte0_data_nxt[5]~33_combout\,
	datad => \u0|cpu_nios|av_ld_rshift8~0_combout\,
	combout => \u0|cpu_nios|av_ld_byte0_data_nxt[5]~45_combout\);

-- Location: LCFF_X21_Y15_N23
\u0|cpu_nios|av_ld_byte0_data[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|av_ld_byte0_data_nxt[5]~45_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|cpu_nios|av_ld_byte0_data[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|av_ld_byte0_data\(5));

-- Location: LCCOMB_X21_Y15_N24
\u0|cpu_nios|W_rf_wr_data[5]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|W_rf_wr_data[5]~7_combout\ = (\u0|cpu_nios|R_ctrl_ld~regout\ & (((\u0|cpu_nios|av_ld_byte0_data\(5))))) # (!\u0|cpu_nios|R_ctrl_ld~regout\ & (\u0|cpu_nios|W_alu_result\(5) & (!\u0|cpu_nios|E_alu_result~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|R_ctrl_ld~regout\,
	datab => \u0|cpu_nios|W_alu_result\(5),
	datac => \u0|cpu_nios|E_alu_result~14_combout\,
	datad => \u0|cpu_nios|av_ld_byte0_data\(5),
	combout => \u0|cpu_nios|W_rf_wr_data[5]~7_combout\);

-- Location: LCCOMB_X27_Y14_N0
\u0|cpu_nios|d_writedata[31]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|d_writedata[31]~7_combout\ = (\u0|cpu_nios|Equal132~0_combout\ & (\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(7))) # (!\u0|cpu_nios|Equal132~0_combout\ & 
-- ((\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(7),
	datab => \u0|cpu_nios|Equal132~0_combout\,
	datad => \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(15),
	combout => \u0|cpu_nios|d_writedata[31]~7_combout\);

-- Location: LCCOMB_X27_Y14_N26
\u0|cpu_nios|d_writedata[15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|d_writedata[15]~feeder_combout\ = \u0|cpu_nios|d_writedata[31]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|cpu_nios|d_writedata[31]~7_combout\,
	combout => \u0|cpu_nios|d_writedata[15]~feeder_combout\);

-- Location: LCFF_X27_Y14_N27
\u0|cpu_nios|d_writedata[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|d_writedata[15]~feeder_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|d_writedata\(15));

-- Location: LCCOMB_X27_Y14_N10
\u0|cmd_xbar_mux|src_payload~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux|src_payload~17_combout\ = (\u0|cmd_xbar_mux|arb|grant[1]~0_combout\ & \u0|cpu_nios|d_writedata\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|cmd_xbar_mux|arb|grant[1]~0_combout\,
	datad => \u0|cpu_nios|d_writedata\(15),
	combout => \u0|cmd_xbar_mux|src_payload~17_combout\);

-- Location: LCFF_X27_Y14_N11
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux|src_payload~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata\(15));

-- Location: LCCOMB_X27_Y14_N20
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[15]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[15]~16_combout\ = (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(15))) # (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\ & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\,
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(15),
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata\(15),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[15]~16_combout\);

-- Location: LCCOMB_X24_Y16_N14
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~30_combout\ = (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(8) & (((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|Equal1~0_combout\ & 
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|oci_ienable\(19))))) # (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(8) & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(8),
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(31),
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|Equal1~0_combout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|oci_ienable\(19),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~30_combout\);

-- Location: LCFF_X24_Y16_N15
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata\(31));

-- Location: LCFF_X24_Y16_N3
\u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata\(31),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(31));

-- Location: LCCOMB_X24_Y16_N12
\u0|cpu_nios|av_ld_byte3_data_nxt~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|av_ld_byte3_data_nxt~18_combout\ = (\u0|rsp_xbar_mux_001|src_payload~2_combout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(15)) # ((\u0|rsp_xbar_demux|src1_valid~combout\ & 
-- \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(31))))) # (!\u0|rsp_xbar_mux_001|src_payload~2_combout\ & (\u0|rsp_xbar_demux|src1_valid~combout\ & 
-- ((\u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_mux_001|src_payload~2_combout\,
	datab => \u0|rsp_xbar_demux|src1_valid~combout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(15),
	datad => \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(31),
	combout => \u0|cpu_nios|av_ld_byte3_data_nxt~18_combout\);

-- Location: LCCOMB_X23_Y15_N10
\u0|cpu_nios|av_ld_byte3_data_nxt~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|av_ld_byte3_data_nxt~26_combout\ = (\u0|cpu_nios|av_ld_aligning_data~regout\ & (\u0|cpu_nios|av_fill_bit~0_combout\ & (\u0|cpu_nios|R_ctrl_ld_signed~regout\))) # (!\u0|cpu_nios|av_ld_aligning_data~regout\ & 
-- (((\u0|cpu_nios|av_ld_byte3_data_nxt~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|av_ld_aligning_data~regout\,
	datab => \u0|cpu_nios|av_fill_bit~0_combout\,
	datac => \u0|cpu_nios|R_ctrl_ld_signed~regout\,
	datad => \u0|cpu_nios|av_ld_byte3_data_nxt~18_combout\,
	combout => \u0|cpu_nios|av_ld_byte3_data_nxt~26_combout\);

-- Location: LCFF_X23_Y15_N11
\u0|cpu_nios|av_ld_byte3_data[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|av_ld_byte3_data_nxt~26_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|cpu_nios|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|av_ld_byte3_data\(7));

-- Location: LCFF_X22_Y15_N3
\u0|cpu_nios|av_ld_byte2_data[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|av_ld_byte2_data[7]~2_combout\,
	sdata => \u0|cpu_nios|av_ld_byte3_data\(7),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|cpu_nios|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|av_ld_byte2_data\(7));

-- Location: LCFF_X22_Y15_N5
\u0|cpu_nios|av_ld_byte1_data[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|av_ld_byte1_data[7]~7_combout\,
	sdata => \u0|cpu_nios|av_ld_byte2_data\(7),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|cpu_nios|ALT_INV_av_ld_rshift8~1_combout\,
	ena => \u0|cpu_nios|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|av_ld_byte1_data\(7));

-- Location: LCCOMB_X16_Y17_N16
\u0|jtag_uart_0|fifo_rd~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|fifo_rd~2_combout\ = (!\u0|jtag_uart_0|av_waitrequest~regout\ & (\u0|jtag_uart_0|fifo_rd~1_combout\ & (\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\ & 
-- !\u0|cmd_xbar_mux_003|src_data\(38))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|av_waitrequest~regout\,
	datab => \u0|jtag_uart_0|fifo_rd~1_combout\,
	datac => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\,
	datad => \u0|cmd_xbar_mux_003|src_data\(38),
	combout => \u0|jtag_uart_0|fifo_rd~2_combout\);

-- Location: LCCOMB_X21_Y19_N4
\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[0]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[0]~feeder_combout\);

-- Location: LCFF_X21_Y19_N5
\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[0]~feeder_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|write_stalled~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata\(0));

-- Location: LCCOMB_X14_Y17_N4
\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\ = \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(0) $ (VCC)
-- \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ = CARRY(\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(0),
	datad => VCC,
	combout => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\,
	cout => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\);

-- Location: LCFF_X14_Y17_N5
\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(0));

-- Location: LCCOMB_X14_Y17_N6
\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\ = (\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(1) & 
-- (!\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\)) # (!\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(1) & 
-- ((\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\) # (GND)))
-- \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ = CARRY((!\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\) # 
-- (!\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(1),
	datad => VCC,
	cin => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\,
	combout => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\,
	cout => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\);

-- Location: LCFF_X14_Y17_N7
\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(1));

-- Location: LCCOMB_X14_Y17_N8
\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\ = (\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(2) & 
-- (\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ $ (GND))) # (!\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(2) & 
-- (!\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ & VCC))
-- \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ = CARRY((\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(2) & 
-- !\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(2),
	datad => VCC,
	cin => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\,
	combout => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\,
	cout => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\);

-- Location: LCFF_X14_Y17_N9
\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(2));

-- Location: LCCOMB_X14_Y17_N10
\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\ = (\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(3) & 
-- (!\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\)) # (!\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(3) & 
-- ((\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\) # (GND)))
-- \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ = CARRY((!\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\) # 
-- (!\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(3),
	datad => VCC,
	cin => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\,
	combout => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\,
	cout => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\);

-- Location: LCFF_X14_Y17_N11
\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(3));

-- Location: LCCOMB_X14_Y17_N12
\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\ = (\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(4) & 
-- (\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ $ (GND))) # (!\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(4) & 
-- (!\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ & VCC))
-- \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ = CARRY((\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(4) & 
-- !\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(4),
	datad => VCC,
	cin => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\,
	combout => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\,
	cout => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\);

-- Location: LCFF_X14_Y17_N13
\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(4));

-- Location: LCCOMB_X14_Y17_N14
\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\ = \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(5) $ 
-- (\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(5),
	cin => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\,
	combout => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\);

-- Location: LCFF_X14_Y17_N15
\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(5));

-- Location: LCCOMB_X12_Y17_N10
\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\ = \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(0) $ (VCC)
-- \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ = CARRY(\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(0),
	datad => VCC,
	combout => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\,
	cout => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\);

-- Location: LCFF_X12_Y17_N11
\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|fifo_rd~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(0));

-- Location: LCCOMB_X12_Y17_N12
\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\ = (\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(1) & 
-- (!\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\)) # (!\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(1) & 
-- ((\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\) # (GND)))
-- \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ = CARRY((!\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\) # 
-- (!\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(1),
	datad => VCC,
	cin => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\,
	combout => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\,
	cout => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\);

-- Location: LCFF_X12_Y17_N13
\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|fifo_rd~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(1));

-- Location: LCCOMB_X12_Y17_N14
\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\ = (\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(2) & 
-- (\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ $ (GND))) # (!\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(2) & 
-- (!\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ & VCC))
-- \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ = CARRY((\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(2) & 
-- !\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(2),
	datad => VCC,
	cin => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\,
	combout => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\,
	cout => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\);

-- Location: LCFF_X12_Y17_N15
\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|fifo_rd~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(2));

-- Location: LCCOMB_X12_Y17_N16
\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\ = (\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(3) & 
-- (!\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\)) # (!\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(3) & 
-- ((\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\) # (GND)))
-- \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ = CARRY((!\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\) # 
-- (!\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(3),
	datad => VCC,
	cin => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\,
	combout => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\,
	cout => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\);

-- Location: LCFF_X12_Y17_N17
\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|fifo_rd~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(3));

-- Location: LCCOMB_X12_Y17_N18
\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\ = (\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(4) & 
-- (\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ $ (GND))) # (!\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(4) & 
-- (!\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ & VCC))
-- \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ = CARRY((\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(4) & 
-- !\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(4),
	datad => VCC,
	cin => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\,
	combout => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\,
	cout => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\);

-- Location: LCFF_X12_Y17_N19
\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|fifo_rd~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(4));

-- Location: LCCOMB_X12_Y17_N20
\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\ = \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(5) $ 
-- (\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(5),
	cin => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\,
	combout => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\);

-- Location: LCFF_X12_Y17_N21
\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|fifo_rd~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(5));

-- Location: LCCOMB_X20_Y19_N6
\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|count~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|count\(1),
	combout => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|count~10_combout\);

-- Location: LCFF_X20_Y19_N7
\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|count[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|count~10_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|count\(2));

-- Location: LCCOMB_X20_Y19_N20
\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|count~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|count\(2),
	combout => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|count~9_combout\);

-- Location: LCFF_X20_Y19_N21
\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|count[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|count~9_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|count\(3));

-- Location: LCCOMB_X20_Y19_N26
\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|count~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|count\(3),
	combout => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|count~8_combout\);

-- Location: LCFF_X20_Y19_N27
\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|count[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|count~8_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|count\(4));

-- Location: LCCOMB_X20_Y19_N0
\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|count~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|count\(4),
	combout => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|count~7_combout\);

-- Location: LCFF_X20_Y19_N1
\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|count[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|count~7_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|count\(5));

-- Location: LCCOMB_X20_Y19_N22
\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|count~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|count\(5),
	combout => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|count~6_combout\);

-- Location: LCFF_X20_Y19_N23
\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|count[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|count~6_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|count\(6));

-- Location: LCCOMB_X20_Y19_N28
\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|count~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|count\(6),
	combout => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|count~5_combout\);

-- Location: LCFF_X20_Y19_N29
\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|count[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|count~5_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|count\(7));

-- Location: LCCOMB_X20_Y19_N30
\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|count~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|count\(7),
	combout => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|count~3_combout\);

-- Location: LCFF_X20_Y19_N31
\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|count[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|count~3_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|count\(8));

-- Location: LCCOMB_X21_Y19_N28
\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|count[9]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~regout\,
	datab => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|state~regout\,
	datac => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|count\(8),
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|count[9]~0_combout\);

-- Location: LCCOMB_X20_Y19_N24
\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|count[9]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|count[9]~0_combout\,
	combout => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|count[9]~1_combout\);

-- Location: LCFF_X20_Y19_N25
\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|count[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|count[9]~1_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|count\(9));

-- Location: LCCOMB_X20_Y19_N10
\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|count~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|count\(9),
	combout => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|count~4_combout\);

-- Location: LCFF_X20_Y19_N11
\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|count[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|count~4_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|count\(0));

-- Location: LCCOMB_X20_Y19_N12
\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|count~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|count\(0),
	combout => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|count~2_combout\);

-- Location: LCFF_X20_Y19_N13
\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|count[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|count~2_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|count\(1));

-- Location: LCCOMB_X21_Y19_N18
\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift\(9),
	datab => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|state~regout\,
	datac => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|count\(1),
	datad => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~regout\,
	combout => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout\);

-- Location: LCCOMB_X25_Y20_N20
\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\ = \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(0) $ (VCC)
-- \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ = CARRY(\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(0),
	datad => VCC,
	combout => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\,
	cout => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\);

-- Location: LCFF_X25_Y20_N21
\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|fifo_wr~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(0));

-- Location: LCCOMB_X25_Y20_N22
\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\ = (\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(1) & 
-- (!\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\)) # (!\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(1) & 
-- ((\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\) # (GND)))
-- \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ = CARRY((!\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\) # 
-- (!\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(1),
	datad => VCC,
	cin => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\,
	combout => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\,
	cout => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\);

-- Location: LCFF_X25_Y20_N23
\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|fifo_wr~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(1));

-- Location: LCCOMB_X25_Y20_N24
\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\ = (\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(2) & 
-- (\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ $ (GND))) # (!\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(2) & 
-- (!\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ & VCC))
-- \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ = CARRY((\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(2) & 
-- !\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(2),
	datad => VCC,
	cin => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\,
	combout => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\,
	cout => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\);

-- Location: LCFF_X25_Y20_N25
\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|fifo_wr~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(2));

-- Location: LCCOMB_X25_Y20_N26
\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\ = (\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(3) & 
-- (!\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\)) # (!\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(3) & 
-- ((\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\) # (GND)))
-- \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ = CARRY((!\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\) # 
-- (!\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(3),
	datad => VCC,
	cin => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\,
	combout => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\,
	cout => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\);

-- Location: LCFF_X25_Y20_N27
\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|fifo_wr~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(3));

-- Location: LCCOMB_X25_Y20_N28
\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\ = (\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(4) & 
-- (\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ $ (GND))) # (!\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(4) & 
-- (!\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ & VCC))
-- \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ = CARRY((\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(4) & 
-- !\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(4),
	datad => VCC,
	cin => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\,
	combout => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\,
	cout => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\);

-- Location: LCFF_X25_Y20_N29
\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|fifo_wr~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(4));

-- Location: LCCOMB_X25_Y20_N30
\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\ = \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ $ 
-- (\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(5),
	cin => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\,
	combout => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\);

-- Location: LCFF_X25_Y20_N31
\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|fifo_wr~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(5));

-- Location: LCCOMB_X25_Y20_N8
\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\ = \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(0) $ (VCC)
-- \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ = CARRY(\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(0),
	datad => VCC,
	combout => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\,
	cout => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\);

-- Location: LCFF_X25_Y20_N9
\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(0));

-- Location: LCCOMB_X25_Y20_N10
\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\ = (\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(1) & 
-- (!\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\)) # (!\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(1) & 
-- ((\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\) # (GND)))
-- \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ = CARRY((!\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\) # 
-- (!\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(1),
	datad => VCC,
	cin => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\,
	combout => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\,
	cout => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\);

-- Location: LCFF_X25_Y20_N11
\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(1));

-- Location: LCCOMB_X25_Y20_N12
\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\ = (\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(2) & 
-- (\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ $ (GND))) # (!\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(2) & 
-- (!\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ & VCC))
-- \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ = CARRY((\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(2) & 
-- !\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(2),
	datad => VCC,
	cin => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\,
	combout => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\,
	cout => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\);

-- Location: LCFF_X25_Y20_N13
\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(2));

-- Location: LCCOMB_X25_Y20_N14
\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\ = (\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(3) & 
-- (!\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\)) # (!\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(3) & 
-- ((\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\) # (GND)))
-- \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ = CARRY((!\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\) # 
-- (!\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(3),
	datad => VCC,
	cin => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\,
	combout => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\,
	cout => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\);

-- Location: LCFF_X25_Y20_N15
\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(3));

-- Location: LCCOMB_X25_Y20_N16
\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\ = (\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(4) & 
-- (\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ $ (GND))) # (!\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(4) & 
-- (!\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ & VCC))
-- \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ = CARRY((\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(4) & 
-- !\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(4),
	datad => VCC,
	cin => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\,
	combout => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\,
	cout => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\);

-- Location: LCFF_X25_Y20_N17
\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(4));

-- Location: LCCOMB_X25_Y20_N18
\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\ = \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ $ 
-- (\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(5),
	cin => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\,
	combout => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\);

-- Location: LCFF_X25_Y20_N19
\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(5));

-- Location: LCCOMB_X25_Y17_N22
\u0|cmd_xbar_mux_003|src_payload~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_003|src_payload~6_combout\ = (\u0|cmd_xbar_mux_003|arb|grant[1]~0_combout\ & (\u0|cpu_nios|d_writedata\(2) & \u0|cmd_xbar_demux_001|src3_valid~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cmd_xbar_mux_003|arb|grant[1]~0_combout\,
	datac => \u0|cpu_nios|d_writedata\(2),
	datad => \u0|cmd_xbar_demux_001|src3_valid~0_combout\,
	combout => \u0|cmd_xbar_mux_003|src_payload~6_combout\);

-- Location: LCCOMB_X25_Y17_N0
\u0|cmd_xbar_mux_003|src_payload~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_003|src_payload~9_combout\ = (\u0|cmd_xbar_mux_003|arb|grant[1]~0_combout\ & (\u0|cpu_nios|d_writedata\(3) & \u0|cmd_xbar_demux_001|src3_valid~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cmd_xbar_mux_003|arb|grant[1]~0_combout\,
	datac => \u0|cpu_nios|d_writedata\(3),
	datad => \u0|cmd_xbar_demux_001|src3_valid~0_combout\,
	combout => \u0|cmd_xbar_mux_003|src_payload~9_combout\);

-- Location: LCFF_X25_Y17_N11
\u0|cpu_nios|d_writedata[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(4),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|d_writedata\(4));

-- Location: LCCOMB_X25_Y17_N10
\u0|cmd_xbar_mux_003|src_payload~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_003|src_payload~10_combout\ = (\u0|cmd_xbar_mux_003|arb|grant[1]~0_combout\ & (\u0|cpu_nios|d_writedata\(4) & \u0|cmd_xbar_demux_001|src3_valid~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cmd_xbar_mux_003|arb|grant[1]~0_combout\,
	datac => \u0|cpu_nios|d_writedata\(4),
	datad => \u0|cmd_xbar_demux_001|src3_valid~0_combout\,
	combout => \u0|cmd_xbar_mux_003|src_payload~10_combout\);

-- Location: LCCOMB_X25_Y17_N20
\u0|cmd_xbar_mux_003|src_payload~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_003|src_payload~8_combout\ = (\u0|cmd_xbar_mux_003|arb|grant[1]~0_combout\ & (\u0|cpu_nios|d_writedata\(5) & \u0|cmd_xbar_demux_001|src3_valid~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cmd_xbar_mux_003|arb|grant[1]~0_combout\,
	datac => \u0|cpu_nios|d_writedata\(5),
	datad => \u0|cmd_xbar_demux_001|src3_valid~0_combout\,
	combout => \u0|cmd_xbar_mux_003|src_payload~8_combout\);

-- Location: LCCOMB_X25_Y17_N30
\u0|cmd_xbar_mux_003|src_payload~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_003|src_payload~7_combout\ = (\u0|cmd_xbar_mux_003|arb|grant[1]~0_combout\ & (\u0|cpu_nios|d_writedata\(6) & \u0|cmd_xbar_demux_001|src3_valid~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cmd_xbar_mux_003|arb|grant[1]~0_combout\,
	datac => \u0|cpu_nios|d_writedata\(6),
	datad => \u0|cmd_xbar_demux_001|src3_valid~0_combout\,
	combout => \u0|cmd_xbar_mux_003|src_payload~7_combout\);

-- Location: LCFF_X25_Y17_N25
\u0|cpu_nios|d_writedata[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(7),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|d_writedata\(7));

-- Location: LCCOMB_X25_Y17_N24
\u0|cmd_xbar_mux_003|src_payload~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_003|src_payload~5_combout\ = (\u0|cmd_xbar_mux_003|arb|grant[1]~0_combout\ & (\u0|cpu_nios|d_writedata\(7) & \u0|cmd_xbar_demux_001|src3_valid~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cmd_xbar_mux_003|arb|grant[1]~0_combout\,
	datac => \u0|cpu_nios|d_writedata\(7),
	datad => \u0|cmd_xbar_demux_001|src3_valid~0_combout\,
	combout => \u0|cmd_xbar_mux_003|src_payload~5_combout\);

-- Location: LCCOMB_X25_Y20_N0
\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|r_ena~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|r_ena1~regout\,
	datac => \u0|jtag_uart_0|r_val~regout\,
	combout => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout\);

-- Location: LCFF_X22_Y19_N29
\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rdata[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(3),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rdata\(3));

-- Location: LCFF_X22_Y19_N15
\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rdata[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(4),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rdata\(4));

-- Location: LCCOMB_X22_Y19_N2
\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rdata[5]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(5),
	combout => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rdata[5]~feeder_combout\);

-- Location: LCFF_X22_Y19_N3
\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rdata[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rdata[5]~feeder_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rdata\(5));

-- Location: LCCOMB_X22_Y19_N10
\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout\,
	combout => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift~11_combout\);

-- Location: LCCOMB_X22_Y19_N0
\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift\(8),
	datab => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rdata\(5),
	datac => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|count\(9),
	datad => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift~11_combout\,
	combout => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift~15_combout\);

-- Location: LCFF_X22_Y19_N1
\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift~15_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift\(7));

-- Location: LCCOMB_X22_Y19_N14
\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift~18\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|count\(9),
	datac => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rdata\(4),
	datad => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift\(7),
	combout => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift~18_combout\);

-- Location: LCCOMB_X22_Y19_N6
\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift~19\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout\,
	datac => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift~18_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~regout\,
	combout => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift~19_combout\);

-- Location: LCFF_X22_Y19_N7
\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift~19_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift\(6));

-- Location: LCCOMB_X22_Y19_N28
\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|count\(9),
	datac => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rdata\(3),
	datad => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift\(6),
	combout => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift~16_combout\);

-- Location: LCCOMB_X22_Y19_N18
\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift~17\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~regout\,
	datab => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift~16_combout\,
	combout => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift~17_combout\);

-- Location: LCFF_X22_Y19_N19
\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift~17_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift\(5));

-- Location: LCCOMB_X14_Y19_N20
\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[1]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift\(5),
	combout => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[1]~feeder_combout\);

-- Location: LCFF_X14_Y19_N21
\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[1]~feeder_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata\(1));

-- Location: LCCOMB_X14_Y19_N30
\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift\(6),
	combout => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder_combout\);

-- Location: LCFF_X14_Y19_N31
\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata\(2));

-- Location: LCFF_X14_Y19_N11
\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift\(7),
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata\(3));

-- Location: LCFF_X22_Y19_N21
\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rdata[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(7),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rdata\(7));

-- Location: LCCOMB_X20_Y19_N2
\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift\(10),
	datac => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rdata\(7),
	datad => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|count\(9),
	combout => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift~8_combout\);

-- Location: LCFF_X20_Y19_N3
\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift~8_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	ena => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift\(9));

-- Location: LCCOMB_X22_Y19_N16
\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rdata[6]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(6),
	combout => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rdata[6]~feeder_combout\);

-- Location: LCFF_X22_Y19_N17
\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rdata[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rdata[6]~feeder_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rdata\(6));

-- Location: LCCOMB_X20_Y19_N4
\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift\(9),
	datac => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|count\(9),
	datad => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rdata\(6),
	combout => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift~14_combout\);

-- Location: LCFF_X20_Y19_N5
\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift~14_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	ena => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift\(8));

-- Location: LCCOMB_X14_Y19_N16
\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[4]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift\(8),
	combout => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[4]~feeder_combout\);

-- Location: LCFF_X14_Y19_N17
\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[4]~feeder_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata\(4));

-- Location: LCFF_X14_Y19_N25
\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift\(9),
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata\(5));

-- Location: LCCOMB_X14_Y19_N12
\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift\(10),
	combout => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder_combout\);

-- Location: LCFF_X14_Y19_N13
\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata\(6));

-- Location: LCCOMB_X14_Y19_N2
\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[7]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[7]~feeder_combout\);

-- Location: LCFF_X14_Y19_N3
\u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[7]~feeder_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata\(7));

-- Location: LCCOMB_X16_Y15_N4
\u0|jtag_uart_0|av_readdata[7]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|av_readdata[7]~7_combout\ = (\u0|jtag_uart_0|read_0~regout\ & \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|read_0~regout\,
	datac => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(7),
	combout => \u0|jtag_uart_0|av_readdata[7]~7_combout\);

-- Location: LCFF_X16_Y15_N5
\u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|av_readdata[7]~7_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(7));

-- Location: LCCOMB_X16_Y15_N22
\u0|cpu_nios|av_ld_byte0_data_nxt[7]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|av_ld_byte0_data_nxt[7]~38_combout\ = (\u0|leds_s1_translator|leds_s1_translator|av_readdata_pre\(7) & ((\u0|rsp_xbar_demux_002|src1_valid~combout\) # ((\u0|rsp_xbar_demux_003|src1_valid~combout\ & 
-- \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(7))))) # (!\u0|leds_s1_translator|leds_s1_translator|av_readdata_pre\(7) & (\u0|rsp_xbar_demux_003|src1_valid~combout\ & 
-- (\u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|leds_s1_translator|leds_s1_translator|av_readdata_pre\(7),
	datab => \u0|rsp_xbar_demux_003|src1_valid~combout\,
	datac => \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(7),
	datad => \u0|rsp_xbar_demux_002|src1_valid~combout\,
	combout => \u0|cpu_nios|av_ld_byte0_data_nxt[7]~38_combout\);

-- Location: LCCOMB_X22_Y17_N20
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~19_combout\ = (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(8) & (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|oci_ienable\(19) & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|Equal1~0_combout\))) # (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(8) & 
-- (((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(8),
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|oci_ienable\(19),
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|Equal1~0_combout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(7),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~19_combout\);

-- Location: LCFF_X22_Y17_N21
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata\(7));

-- Location: LCFF_X19_Y17_N27
\u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata\(7),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(7));

-- Location: LCCOMB_X19_Y17_N26
\u0|cpu_nios|av_ld_byte0_data_nxt[7]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|av_ld_byte0_data_nxt[7]~37_combout\ = (\u0|switches_s1_translator|switches_s1_translator|av_readdata_pre\(7) & ((\u0|rsp_xbar_demux_001|src1_valid~combout\) # ((\u0|rsp_xbar_demux|src1_valid~combout\ & 
-- \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(7))))) # (!\u0|switches_s1_translator|switches_s1_translator|av_readdata_pre\(7) & (\u0|rsp_xbar_demux|src1_valid~combout\ & 
-- (\u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|switches_s1_translator|switches_s1_translator|av_readdata_pre\(7),
	datab => \u0|rsp_xbar_demux|src1_valid~combout\,
	datac => \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(7),
	datad => \u0|rsp_xbar_demux_001|src1_valid~combout\,
	combout => \u0|cpu_nios|av_ld_byte0_data_nxt[7]~37_combout\);

-- Location: LCCOMB_X19_Y17_N22
\u0|cpu_nios|av_ld_byte0_data_nxt[7]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|av_ld_byte0_data_nxt[7]~39_combout\ = (\u0|cpu_nios|av_ld_byte0_data_nxt[7]~38_combout\) # ((\u0|cpu_nios|av_ld_byte0_data_nxt[7]~37_combout\) # ((\u0|rsp_xbar_demux_004|src1_valid~0_combout\ & 
-- \u0|width_adapter_001|width_adapter_001|out_data[7]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_demux_004|src1_valid~0_combout\,
	datab => \u0|cpu_nios|av_ld_byte0_data_nxt[7]~38_combout\,
	datac => \u0|width_adapter_001|width_adapter_001|out_data[7]~13_combout\,
	datad => \u0|cpu_nios|av_ld_byte0_data_nxt[7]~37_combout\,
	combout => \u0|cpu_nios|av_ld_byte0_data_nxt[7]~39_combout\);

-- Location: LCCOMB_X21_Y15_N6
\u0|cpu_nios|av_ld_byte0_data_nxt[7]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|av_ld_byte0_data_nxt[7]~47_combout\ = (\u0|cpu_nios|av_ld_aligning_data~regout\ & ((\u0|cpu_nios|av_ld_rshift8~0_combout\ & (\u0|cpu_nios|av_ld_byte1_data\(7))) # (!\u0|cpu_nios|av_ld_rshift8~0_combout\ & 
-- ((\u0|cpu_nios|av_ld_byte0_data_nxt[7]~39_combout\))))) # (!\u0|cpu_nios|av_ld_aligning_data~regout\ & (((\u0|cpu_nios|av_ld_byte0_data_nxt[7]~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|av_ld_aligning_data~regout\,
	datab => \u0|cpu_nios|av_ld_byte1_data\(7),
	datac => \u0|cpu_nios|av_ld_byte0_data_nxt[7]~39_combout\,
	datad => \u0|cpu_nios|av_ld_rshift8~0_combout\,
	combout => \u0|cpu_nios|av_ld_byte0_data_nxt[7]~47_combout\);

-- Location: LCFF_X21_Y15_N7
\u0|cpu_nios|av_ld_byte0_data[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|av_ld_byte0_data_nxt[7]~47_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|cpu_nios|av_ld_byte0_data[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|av_ld_byte0_data\(7));

-- Location: LCCOMB_X17_Y12_N4
\u0|cpu_nios|av_fill_bit~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|av_fill_bit~0_combout\ = (\u0|cpu_nios|D_iw\(3) & ((\u0|cpu_nios|D_iw\(4) & (\u0|cpu_nios|av_ld_byte0_data\(7))) # (!\u0|cpu_nios|D_iw\(4) & ((\u0|cpu_nios|av_ld_byte1_data\(7)))))) # (!\u0|cpu_nios|D_iw\(3) & 
-- (((\u0|cpu_nios|av_ld_byte0_data\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|D_iw\(3),
	datab => \u0|cpu_nios|D_iw\(4),
	datac => \u0|cpu_nios|av_ld_byte0_data\(7),
	datad => \u0|cpu_nios|av_ld_byte1_data\(7),
	combout => \u0|cpu_nios|av_fill_bit~0_combout\);

-- Location: LCCOMB_X23_Y15_N18
\u0|cpu_nios|av_fill_bit~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|av_fill_bit~1_combout\ = (\u0|cpu_nios|R_ctrl_ld_signed~regout\ & \u0|cpu_nios|av_fill_bit~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu_nios|R_ctrl_ld_signed~regout\,
	datad => \u0|cpu_nios|av_fill_bit~0_combout\,
	combout => \u0|cpu_nios|av_fill_bit~1_combout\);

-- Location: LCCOMB_X22_Y15_N24
\u0|cpu_nios|av_ld_byte1_data[3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|av_ld_byte1_data[3]~3_combout\ = (\u0|cpu_nios|av_ld_aligning_data~regout\ & ((\u0|cpu_nios|av_fill_bit~1_combout\))) # (!\u0|cpu_nios|av_ld_aligning_data~regout\ & (\u0|rsp_xbar_mux_001|src_data\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_mux_001|src_data\(11),
	datab => \u0|cpu_nios|av_fill_bit~1_combout\,
	datad => \u0|cpu_nios|av_ld_aligning_data~regout\,
	combout => \u0|cpu_nios|av_ld_byte1_data[3]~3_combout\);

-- Location: LCFF_X22_Y15_N25
\u0|cpu_nios|av_ld_byte1_data[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|av_ld_byte1_data[3]~3_combout\,
	sdata => \u0|cpu_nios|av_ld_byte2_data\(3),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|cpu_nios|ALT_INV_av_ld_rshift8~1_combout\,
	ena => \u0|cpu_nios|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|av_ld_byte1_data\(3));

-- Location: LCCOMB_X21_Y15_N30
\u0|cpu_nios|av_ld_byte0_data_nxt[3]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|av_ld_byte0_data_nxt[3]~43_combout\ = (\u0|cpu_nios|av_ld_rshift8~0_combout\ & ((\u0|cpu_nios|av_ld_aligning_data~regout\ & ((\u0|cpu_nios|av_ld_byte1_data\(3)))) # (!\u0|cpu_nios|av_ld_aligning_data~regout\ & 
-- (\u0|cpu_nios|av_ld_byte0_data_nxt[3]~27_combout\)))) # (!\u0|cpu_nios|av_ld_rshift8~0_combout\ & (((\u0|cpu_nios|av_ld_byte0_data_nxt[3]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|av_ld_rshift8~0_combout\,
	datab => \u0|cpu_nios|av_ld_aligning_data~regout\,
	datac => \u0|cpu_nios|av_ld_byte0_data_nxt[3]~27_combout\,
	datad => \u0|cpu_nios|av_ld_byte1_data\(3),
	combout => \u0|cpu_nios|av_ld_byte0_data_nxt[3]~43_combout\);

-- Location: LCFF_X21_Y15_N31
\u0|cpu_nios|av_ld_byte0_data[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|av_ld_byte0_data_nxt[3]~43_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|cpu_nios|av_ld_byte0_data[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|av_ld_byte0_data\(3));

-- Location: LCCOMB_X21_Y15_N8
\u0|cpu_nios|W_rf_wr_data[3]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|W_rf_wr_data[3]~5_combout\ = (\u0|cpu_nios|R_ctrl_ld~regout\ & (((\u0|cpu_nios|av_ld_byte0_data\(3))))) # (!\u0|cpu_nios|R_ctrl_ld~regout\ & (\u0|cpu_nios|W_alu_result\(3) & (!\u0|cpu_nios|E_alu_result~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|R_ctrl_ld~regout\,
	datab => \u0|cpu_nios|W_alu_result\(3),
	datac => \u0|cpu_nios|E_alu_result~14_combout\,
	datad => \u0|cpu_nios|av_ld_byte0_data\(3),
	combout => \u0|cpu_nios|W_rf_wr_data[3]~5_combout\);

-- Location: LCCOMB_X28_Y13_N2
\u0|cpu_nios|d_writedata[30]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|d_writedata[30]~6_combout\ = (\u0|cpu_nios|Equal132~0_combout\ & (\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(6))) # (!\u0|cpu_nios|Equal132~0_combout\ & 
-- ((\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(6),
	datab => \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(14),
	datad => \u0|cpu_nios|Equal132~0_combout\,
	combout => \u0|cpu_nios|d_writedata[30]~6_combout\);

-- Location: LCCOMB_X28_Y13_N6
\u0|cpu_nios|d_writedata[14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|d_writedata[14]~feeder_combout\ = \u0|cpu_nios|d_writedata[30]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|cpu_nios|d_writedata[30]~6_combout\,
	combout => \u0|cpu_nios|d_writedata[14]~feeder_combout\);

-- Location: LCFF_X28_Y13_N7
\u0|cpu_nios|d_writedata[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|d_writedata[14]~feeder_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|d_writedata\(14));

-- Location: LCCOMB_X28_Y13_N10
\u0|cmd_xbar_mux|src_payload~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux|src_payload~15_combout\ = (\u0|cmd_xbar_mux|arb|grant[1]~0_combout\ & \u0|cpu_nios|d_writedata\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|cmd_xbar_mux|arb|grant[1]~0_combout\,
	datad => \u0|cpu_nios|d_writedata\(14),
	combout => \u0|cmd_xbar_mux|src_payload~15_combout\);

-- Location: LCFF_X28_Y13_N11
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux|src_payload~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata\(14));

-- Location: LCCOMB_X28_Y13_N12
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[14]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[14]~14_combout\ = (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(14))) # (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\ & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(14),
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata\(14),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[14]~14_combout\);

-- Location: LCCOMB_X24_Y16_N24
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~21_combout\ = (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(8) & (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|oci_ienable\(19) & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|Equal1~0_combout\))) # (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(8) & 
-- (((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(8),
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|oci_ienable\(19),
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|Equal1~0_combout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(28),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~21_combout\);

-- Location: LCFF_X24_Y16_N25
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata\(28));

-- Location: LCFF_X24_Y16_N7
\u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata\(28),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(28));

-- Location: LCCOMB_X20_Y16_N26
\u0|cpu_nios|F_iw[28]~98\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_iw[28]~98_combout\ = (\u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- (\u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\ & 
-- \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	datad => \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(28),
	combout => \u0|cpu_nios|F_iw[28]~98_combout\);

-- Location: LCCOMB_X20_Y16_N30
\u0|cpu_nios|F_iw[28]~99\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_iw[28]~99_combout\ = (\u0|cpu_nios|D_iw[15]~0_combout\ & ((\u0|cpu_nios|F_iw[28]~98_combout\) # 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(12) & \u0|rsp_xbar_mux|src_payload~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(12),
	datab => \u0|cpu_nios|F_iw[28]~98_combout\,
	datac => \u0|rsp_xbar_mux|src_payload~1_combout\,
	datad => \u0|cpu_nios|D_iw[15]~0_combout\,
	combout => \u0|cpu_nios|F_iw[28]~99_combout\);

-- Location: LCFF_X20_Y16_N31
\u0|cpu_nios|D_iw[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|F_iw[28]~99_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|cpu_nios|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|D_iw\(28));

-- Location: LCCOMB_X25_Y11_N10
\u0|cpu_nios|R_src1[31]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|R_src1[31]~22_combout\ = (\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|q_b\(31) & (!\u0|cpu_nios|R_src1~19_combout\ & ((!\u0|cpu_nios|R_ctrl_jmp_direct~regout\) # (!\u0|cpu_nios|E_valid~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_valid~regout\,
	datab => \u0|cpu_nios|R_ctrl_jmp_direct~regout\,
	datac => \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|q_b\(31),
	datad => \u0|cpu_nios|R_src1~19_combout\,
	combout => \u0|cpu_nios|R_src1[31]~22_combout\);

-- Location: LCFF_X25_Y11_N11
\u0|cpu_nios|E_src1[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|R_src1[31]~22_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|E_src1\(31));

-- Location: LCFF_X24_Y14_N9
\u0|cpu_nios|E_shift_rot_result[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|E_shift_rot_result_nxt[31]~27_combout\,
	sdata => \u0|cpu_nios|E_src1\(31),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|cpu_nios|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|E_shift_rot_result\(31));

-- Location: LCCOMB_X24_Y14_N30
\u0|cpu_nios|E_shift_rot_fill_bit~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_shift_rot_fill_bit~0_combout\ = (!\u0|cpu_nios|R_ctrl_shift_logical~regout\ & ((\u0|cpu_nios|R_ctrl_rot_right~regout\ & (\u0|cpu_nios|E_shift_rot_result\(0))) # (!\u0|cpu_nios|R_ctrl_rot_right~regout\ & 
-- ((\u0|cpu_nios|E_shift_rot_result\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_shift_rot_result\(0),
	datab => \u0|cpu_nios|R_ctrl_rot_right~regout\,
	datac => \u0|cpu_nios|R_ctrl_shift_logical~regout\,
	datad => \u0|cpu_nios|E_shift_rot_result\(31),
	combout => \u0|cpu_nios|E_shift_rot_fill_bit~0_combout\);

-- Location: LCCOMB_X24_Y14_N6
\u0|cpu_nios|E_shift_rot_result_nxt[0]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_shift_rot_result_nxt[0]~25_combout\ = (\u0|cpu_nios|R_ctrl_shift_rot_right~regout\ & (\u0|cpu_nios|E_shift_rot_result\(1))) # (!\u0|cpu_nios|R_ctrl_shift_rot_right~regout\ & ((\u0|cpu_nios|E_shift_rot_fill_bit~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_shift_rot_result\(1),
	datab => \u0|cpu_nios|E_shift_rot_fill_bit~0_combout\,
	datad => \u0|cpu_nios|R_ctrl_shift_rot_right~regout\,
	combout => \u0|cpu_nios|E_shift_rot_result_nxt[0]~25_combout\);

-- Location: LCFF_X24_Y14_N7
\u0|cpu_nios|E_shift_rot_result[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|E_shift_rot_result_nxt[0]~25_combout\,
	sdata => \u0|cpu_nios|E_src1\(0),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|cpu_nios|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|E_shift_rot_result\(0));

-- Location: LCCOMB_X24_Y14_N12
\u0|cpu_nios|E_shift_rot_result_nxt[1]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_shift_rot_result_nxt[1]~24_combout\ = (\u0|cpu_nios|R_ctrl_shift_rot_right~regout\ & (\u0|cpu_nios|E_shift_rot_result\(2))) # (!\u0|cpu_nios|R_ctrl_shift_rot_right~regout\ & ((\u0|cpu_nios|E_shift_rot_result\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_shift_rot_result\(2),
	datab => \u0|cpu_nios|E_shift_rot_result\(0),
	datad => \u0|cpu_nios|R_ctrl_shift_rot_right~regout\,
	combout => \u0|cpu_nios|E_shift_rot_result_nxt[1]~24_combout\);

-- Location: LCFF_X24_Y14_N13
\u0|cpu_nios|E_shift_rot_result[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|E_shift_rot_result_nxt[1]~24_combout\,
	sdata => \u0|cpu_nios|E_src1\(1),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|cpu_nios|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|E_shift_rot_result\(1));

-- Location: LCFF_X20_Y14_N27
\u0|cpu_nios|W_alu_result[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|W_alu_result[1]~24_combout\,
	sdata => \u0|cpu_nios|E_shift_rot_result\(1),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|cpu_nios|E_alu_result~14_combout\,
	sload => \u0|cpu_nios|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|W_alu_result\(1));

-- Location: LCCOMB_X20_Y14_N0
\u0|cpu_nios|av_ld_byte0_data_nxt[1]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|av_ld_byte0_data_nxt[1]~41_combout\ = (\u0|cpu_nios|av_ld_rshift8~0_combout\ & ((\u0|cpu_nios|av_ld_aligning_data~regout\ & ((\u0|cpu_nios|av_ld_byte1_data\(1)))) # (!\u0|cpu_nios|av_ld_aligning_data~regout\ & 
-- (\u0|cpu_nios|av_ld_byte0_data_nxt[1]~21_combout\)))) # (!\u0|cpu_nios|av_ld_rshift8~0_combout\ & (\u0|cpu_nios|av_ld_byte0_data_nxt[1]~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|av_ld_byte0_data_nxt[1]~21_combout\,
	datab => \u0|cpu_nios|av_ld_rshift8~0_combout\,
	datac => \u0|cpu_nios|av_ld_aligning_data~regout\,
	datad => \u0|cpu_nios|av_ld_byte1_data\(1),
	combout => \u0|cpu_nios|av_ld_byte0_data_nxt[1]~41_combout\);

-- Location: LCFF_X20_Y14_N1
\u0|cpu_nios|av_ld_byte0_data[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|av_ld_byte0_data_nxt[1]~41_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|cpu_nios|av_ld_byte0_data[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|av_ld_byte0_data\(1));

-- Location: LCCOMB_X20_Y14_N10
\u0|cpu_nios|W_rf_wr_data[1]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|W_rf_wr_data[1]~3_combout\ = (\u0|cpu_nios|R_ctrl_ld~regout\ & (((\u0|cpu_nios|av_ld_byte0_data\(1))))) # (!\u0|cpu_nios|R_ctrl_ld~regout\ & (\u0|cpu_nios|W_alu_result\(1) & (!\u0|cpu_nios|E_alu_result~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|R_ctrl_ld~regout\,
	datab => \u0|cpu_nios|W_alu_result\(1),
	datac => \u0|cpu_nios|E_alu_result~14_combout\,
	datad => \u0|cpu_nios|av_ld_byte0_data\(1),
	combout => \u0|cpu_nios|W_rf_wr_data[1]~3_combout\);

-- Location: LCCOMB_X25_Y16_N0
\u0|cpu_nios|d_writedata[29]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|d_writedata[29]~5_combout\ = (\u0|cpu_nios|Equal132~0_combout\ & ((\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(5)))) # (!\u0|cpu_nios|Equal132~0_combout\ & 
-- (\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|Equal132~0_combout\,
	datab => \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(13),
	datad => \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(5),
	combout => \u0|cpu_nios|d_writedata[29]~5_combout\);

-- Location: LCCOMB_X25_Y16_N22
\u0|cpu_nios|d_writedata[13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|d_writedata[13]~feeder_combout\ = \u0|cpu_nios|d_writedata[29]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|cpu_nios|d_writedata[29]~5_combout\,
	combout => \u0|cpu_nios|d_writedata[13]~feeder_combout\);

-- Location: LCFF_X25_Y16_N23
\u0|cpu_nios|d_writedata[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|d_writedata[13]~feeder_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|d_writedata\(13));

-- Location: LCCOMB_X25_Y16_N30
\u0|cmd_xbar_mux|src_payload~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux|src_payload~11_combout\ = (\u0|cmd_xbar_mux|arb|grant[1]~0_combout\ & \u0|cpu_nios|d_writedata\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux|arb|grant[1]~0_combout\,
	datad => \u0|cpu_nios|d_writedata\(13),
	combout => \u0|cmd_xbar_mux|src_payload~11_combout\);

-- Location: LCFF_X25_Y16_N31
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux|src_payload~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata\(13));

-- Location: LCCOMB_X25_Y16_N16
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[13]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[13]~10_combout\ = (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\ & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(13)))) # (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\,
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata\(13),
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(13),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[13]~10_combout\);

-- Location: LCCOMB_X24_Y18_N20
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[12]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[12]~4_combout\ = (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_rd_d1~regout\ & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(12)))) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_rd_d1~regout\ & (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_rd_d1~regout\,
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Equal0~0_combout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(12),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[12]~4_combout\);

-- Location: LCCOMB_X24_Y18_N0
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[15]~feeder_combout\ = 
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(15),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[15]~feeder_combout\);

-- Location: LCFF_X24_Y18_N1
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[15]~feeder_combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(15));

-- Location: LCFF_X24_Y18_N21
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[12]~4_combout\,
	sdata => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(15),
	sload => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(12));

-- Location: LCCOMB_X27_Y15_N24
\u0|cpu_nios|d_writedata[28]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|d_writedata[28]~4_combout\ = (\u0|cpu_nios|Equal132~0_combout\ & ((\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(4)))) # (!\u0|cpu_nios|Equal132~0_combout\ & 
-- (\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(12),
	datab => \u0|cpu_nios|Equal132~0_combout\,
	datad => \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(4),
	combout => \u0|cpu_nios|d_writedata[28]~4_combout\);

-- Location: LCCOMB_X27_Y15_N6
\u0|cpu_nios|d_writedata[12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|d_writedata[12]~feeder_combout\ = \u0|cpu_nios|d_writedata[28]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|cpu_nios|d_writedata[28]~4_combout\,
	combout => \u0|cpu_nios|d_writedata[12]~feeder_combout\);

-- Location: LCFF_X27_Y15_N7
\u0|cpu_nios|d_writedata[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|d_writedata[12]~feeder_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|d_writedata\(12));

-- Location: LCCOMB_X27_Y15_N8
\u0|cmd_xbar_mux|src_payload~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux|src_payload~12_combout\ = (\u0|cmd_xbar_mux|arb|grant[1]~0_combout\ & \u0|cpu_nios|d_writedata\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|cmd_xbar_mux|arb|grant[1]~0_combout\,
	datad => \u0|cpu_nios|d_writedata\(12),
	combout => \u0|cmd_xbar_mux|src_payload~12_combout\);

-- Location: LCFF_X27_Y15_N9
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux|src_payload~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata\(12));

-- Location: LCCOMB_X27_Y15_N10
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[12]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[12]~11_combout\ = (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(12))) # (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\ & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\,
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(12),
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata\(12),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[12]~11_combout\);

-- Location: LCCOMB_X24_Y16_N0
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~23_combout\ = (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(8) & (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|oci_ienable\(19) & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|Equal1~0_combout\))) # (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(8) & 
-- (((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(8),
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|oci_ienable\(19),
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|Equal1~0_combout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(27),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~23_combout\);

-- Location: LCFF_X24_Y16_N1
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata\(27));

-- Location: LCFF_X24_Y16_N11
\u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata\(27),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(27));

-- Location: LCCOMB_X24_Y16_N20
\u0|cpu_nios|F_iw[27]~101\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_iw[27]~101_combout\ = (\u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- (\u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\ & 
-- \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	datad => \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(27),
	combout => \u0|cpu_nios|F_iw[27]~101_combout\);

-- Location: LCCOMB_X22_Y16_N10
\u0|cpu_nios|F_iw[27]~102\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_iw[27]~102_combout\ = (\u0|cpu_nios|D_iw[15]~0_combout\ & ((\u0|cpu_nios|F_iw[27]~101_combout\) # 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(11) & \u0|rsp_xbar_mux|src_payload~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(11),
	datab => \u0|cpu_nios|D_iw[15]~0_combout\,
	datac => \u0|rsp_xbar_mux|src_payload~1_combout\,
	datad => \u0|cpu_nios|F_iw[27]~101_combout\,
	combout => \u0|cpu_nios|F_iw[27]~102_combout\);

-- Location: LCFF_X22_Y16_N11
\u0|cpu_nios|D_iw[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|F_iw[27]~102_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|cpu_nios|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|D_iw\(27));

-- Location: LCCOMB_X25_Y11_N26
\u0|cpu_nios|R_src1[0]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|R_src1[0]~21_combout\ = (!\u0|cpu_nios|R_src1~19_combout\ & (\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|q_b\(0) & ((!\u0|cpu_nios|E_valid~regout\) # (!\u0|cpu_nios|R_ctrl_jmp_direct~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|R_src1~19_combout\,
	datab => \u0|cpu_nios|R_ctrl_jmp_direct~regout\,
	datac => \u0|cpu_nios|E_valid~regout\,
	datad => \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|q_b\(0),
	combout => \u0|cpu_nios|R_src1[0]~21_combout\);

-- Location: LCFF_X25_Y11_N27
\u0|cpu_nios|E_src1[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|R_src1[0]~21_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|E_src1\(0));

-- Location: LCCOMB_X27_Y13_N8
\u0|cpu_nios|R_src2_lo[0]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|R_src2_lo[0]~9_combout\ = (!\u0|cpu_nios|R_src2_lo~0_combout\ & ((\u0|cpu_nios|R_src2_use_imm~regout\ & ((\u0|cpu_nios|D_iw\(6)))) # (!\u0|cpu_nios|R_src2_use_imm~regout\ & 
-- (\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(0),
	datab => \u0|cpu_nios|D_iw\(6),
	datac => \u0|cpu_nios|R_src2_lo~0_combout\,
	datad => \u0|cpu_nios|R_src2_use_imm~regout\,
	combout => \u0|cpu_nios|R_src2_lo[0]~9_combout\);

-- Location: LCFF_X27_Y13_N9
\u0|cpu_nios|E_src2[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|R_src2_lo[0]~9_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|E_src2\(0));

-- Location: LCCOMB_X24_Y13_N16
\u0|cpu_nios|Add1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|Add1~0_combout\ = (\u0|cpu_nios|E_src1\(0) & ((GND) # (!\u0|cpu_nios|E_src2\(0)))) # (!\u0|cpu_nios|E_src1\(0) & (\u0|cpu_nios|E_src2\(0) $ (GND)))
-- \u0|cpu_nios|Add1~1\ = CARRY((\u0|cpu_nios|E_src1\(0)) # (!\u0|cpu_nios|E_src2\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_src1\(0),
	datab => \u0|cpu_nios|E_src2\(0),
	datad => VCC,
	combout => \u0|cpu_nios|Add1~0_combout\,
	cout => \u0|cpu_nios|Add1~1\);

-- Location: LCCOMB_X24_Y13_N2
\u0|cpu_nios|E_arith_result[0]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_arith_result[0]~5_combout\ = (\u0|cpu_nios|E_alu_sub~regout\ & ((\u0|cpu_nios|Add1~0_combout\))) # (!\u0|cpu_nios|E_alu_sub~regout\ & (\u0|cpu_nios|Add2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu_nios|Add2~0_combout\,
	datac => \u0|cpu_nios|Add1~0_combout\,
	datad => \u0|cpu_nios|E_alu_sub~regout\,
	combout => \u0|cpu_nios|E_arith_result[0]~5_combout\);

-- Location: LCCOMB_X22_Y14_N2
\u0|cpu_nios|E_mem_byte_en[0]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_mem_byte_en[0]~7_combout\ = (\u0|cpu_nios|D_iw\(4)) # ((!\u0|cpu_nios|E_arith_result[1]~6_combout\ & ((\u0|cpu_nios|D_iw\(3)) # (!\u0|cpu_nios|E_arith_result[0]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|D_iw\(3),
	datab => \u0|cpu_nios|E_arith_result[1]~6_combout\,
	datac => \u0|cpu_nios|D_iw\(4),
	datad => \u0|cpu_nios|E_arith_result[0]~5_combout\,
	combout => \u0|cpu_nios|E_mem_byte_en[0]~7_combout\);

-- Location: LCFF_X22_Y14_N3
\u0|cpu_nios|d_byteenable[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|E_mem_byte_en[0]~7_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|d_byteenable\(0));

-- Location: LCCOMB_X23_Y17_N30
\u0|cmd_xbar_mux|src_data[32]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux|src_data\(32) = (\u0|cmd_xbar_mux|WideOr1~0_combout\) # ((\u0|cmd_xbar_mux|arb|grant[1]~0_combout\ & \u0|cpu_nios|d_byteenable\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux|WideOr1~0_combout\,
	datab => \u0|cmd_xbar_mux|arb|grant[1]~0_combout\,
	datad => \u0|cpu_nios|d_byteenable\(0),
	combout => \u0|cmd_xbar_mux|src_data\(32));

-- Location: LCFF_X23_Y17_N31
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|byteenable[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux|src_data\(32),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|byteenable\(0));

-- Location: LCCOMB_X23_Y17_N16
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_byteenable[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_byteenable[0]~0_combout\ = (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|byteenable\(0)) # 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|byteenable\(0),
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\,
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_byteenable[0]~0_combout\);

-- Location: LCCOMB_X22_Y17_N16
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~3_combout\ = (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(8) & (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|oci_ienable\(19) & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|Equal1~0_combout\))) # (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(8) & 
-- (((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(8),
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|oci_ienable\(19),
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|Equal1~0_combout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(23),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~3_combout\);

-- Location: LCFF_X22_Y17_N17
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata\(23));

-- Location: LCFF_X23_Y16_N11
\u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata\(23),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(23));

-- Location: LCCOMB_X23_Y16_N10
\u0|cpu_nios|F_iw[23]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_iw[23]~42_combout\ = (\u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\ & 
-- (\u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(23) & \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	datac => \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(23),
	datad => \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \u0|cpu_nios|F_iw[23]~42_combout\);

-- Location: LCCOMB_X23_Y16_N2
\u0|cpu_nios|F_iw[23]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_iw[23]~43_combout\ = (\u0|cpu_nios|D_iw[15]~0_combout\ & ((\u0|cpu_nios|F_iw[23]~42_combout\) # ((\u0|rsp_xbar_mux|src_payload~1_combout\ & 
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_mux|src_payload~1_combout\,
	datab => \u0|cpu_nios|F_iw[23]~42_combout\,
	datac => \u0|cpu_nios|D_iw[15]~0_combout\,
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(7),
	combout => \u0|cpu_nios|F_iw[23]~43_combout\);

-- Location: LCFF_X23_Y16_N3
\u0|cpu_nios|D_iw[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|F_iw[23]~43_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|cpu_nios|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|D_iw\(23));

-- Location: LCCOMB_X25_Y15_N24
\u0|cpu_nios|d_writedata[26]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|d_writedata[26]~2_combout\ = (\u0|cpu_nios|Equal132~0_combout\ & ((\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(2)))) # (!\u0|cpu_nios|Equal132~0_combout\ & 
-- (\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|Equal132~0_combout\,
	datab => \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(10),
	datad => \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(2),
	combout => \u0|cpu_nios|d_writedata[26]~2_combout\);

-- Location: LCCOMB_X25_Y15_N26
\u0|cpu_nios|d_writedata[10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|d_writedata[10]~feeder_combout\ = \u0|cpu_nios|d_writedata[26]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu_nios|d_writedata[26]~2_combout\,
	combout => \u0|cpu_nios|d_writedata[10]~feeder_combout\);

-- Location: LCFF_X25_Y15_N27
\u0|cpu_nios|d_writedata[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|d_writedata[10]~feeder_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|d_writedata\(10));

-- Location: LCCOMB_X25_Y15_N14
\u0|cmd_xbar_mux|src_payload~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux|src_payload~18_combout\ = (\u0|cmd_xbar_mux|arb|grant[1]~0_combout\ & \u0|cpu_nios|d_writedata\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|cmd_xbar_mux|arb|grant[1]~0_combout\,
	datad => \u0|cpu_nios|d_writedata\(10),
	combout => \u0|cmd_xbar_mux|src_payload~18_combout\);

-- Location: LCFF_X25_Y15_N15
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux|src_payload~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata\(10));

-- Location: LCCOMB_X28_Y18_N16
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[13]~feeder_combout\ = 
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(13),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[13]~feeder_combout\);

-- Location: LCFF_X28_Y18_N17
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[13]~feeder_combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(13));

-- Location: LCCOMB_X24_Y17_N6
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~26_combout\ = 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(13))))) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(10) & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_rd_d1~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(10),
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_rd_d1~regout\,
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(13),
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~26_combout\);

-- Location: LCFF_X24_Y17_N7
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~26_combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(10));

-- Location: LCCOMB_X25_Y15_N0
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[10]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[10]~17_combout\ = (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\ & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(10)))) # (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\,
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata\(10),
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(10),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[10]~17_combout\);

-- Location: LCCOMB_X22_Y17_N6
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~6_combout\ = (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(8) & (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|Equal1~0_combout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|oci_ienable\(19)))) # (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(8) & 
-- (((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|Equal1~0_combout\,
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|oci_ienable\(19),
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(26),
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(8),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~6_combout\);

-- Location: LCFF_X22_Y17_N7
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata\(26));

-- Location: LCFF_X23_Y16_N1
\u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata\(26),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(26));

-- Location: LCCOMB_X23_Y16_N0
\u0|cpu_nios|F_iw[26]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_iw[26]~48_combout\ = (\u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\ & 
-- (\u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(26) & \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	datac => \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(26),
	datad => \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \u0|cpu_nios|F_iw[26]~48_combout\);

-- Location: LCCOMB_X23_Y16_N8
\u0|cpu_nios|F_iw[26]~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_iw[26]~49_combout\ = (\u0|cpu_nios|D_iw[15]~0_combout\ & ((\u0|cpu_nios|F_iw[26]~48_combout\) # ((\u0|rsp_xbar_mux|src_payload~1_combout\ & 
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_mux|src_payload~1_combout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(10),
	datac => \u0|cpu_nios|F_iw[26]~48_combout\,
	datad => \u0|cpu_nios|D_iw[15]~0_combout\,
	combout => \u0|cpu_nios|F_iw[26]~49_combout\);

-- Location: LCFF_X23_Y16_N9
\u0|cpu_nios|D_iw[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|F_iw[26]~49_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|cpu_nios|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|D_iw\(26));

-- Location: LCCOMB_X25_Y12_N28
\u0|cpu_nios|D_dst_regnum[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|D_dst_regnum[4]~4_combout\ = (\u0|cpu_nios|D_dst_regnum[2]~1_combout\) # ((\u0|cpu_nios|D_ctrl_b_is_dst~2_combout\ & ((\u0|cpu_nios|D_iw\(26)))) # (!\u0|cpu_nios|D_ctrl_b_is_dst~2_combout\ & (\u0|cpu_nios|D_iw\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|D_ctrl_b_is_dst~2_combout\,
	datab => \u0|cpu_nios|D_iw\(21),
	datac => \u0|cpu_nios|D_iw\(26),
	datad => \u0|cpu_nios|D_dst_regnum[2]~1_combout\,
	combout => \u0|cpu_nios|D_dst_regnum[4]~4_combout\);

-- Location: LCFF_X25_Y12_N29
\u0|cpu_nios|R_dst_regnum[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|D_dst_regnum[4]~4_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|R_dst_regnum\(4));

-- Location: LCCOMB_X25_Y16_N8
\u0|cpu_nios|R_src2_lo[5]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|R_src2_lo[5]~4_combout\ = (!\u0|cpu_nios|R_src2_lo~0_combout\ & ((\u0|cpu_nios|R_src2_use_imm~regout\ & (\u0|cpu_nios|D_iw\(11))) # (!\u0|cpu_nios|R_src2_use_imm~regout\ & 
-- ((\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|D_iw\(11),
	datab => \u0|cpu_nios|R_src2_use_imm~regout\,
	datac => \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(5),
	datad => \u0|cpu_nios|R_src2_lo~0_combout\,
	combout => \u0|cpu_nios|R_src2_lo[5]~4_combout\);

-- Location: LCFF_X25_Y16_N9
\u0|cpu_nios|E_src2[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|R_src2_lo[5]~4_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|E_src2\(5));

-- Location: LCCOMB_X23_Y13_N28
\u0|cpu_nios|Add2~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|Add2~12_combout\ = ((\u0|cpu_nios|E_src1\(6) $ (\u0|cpu_nios|E_src2\(6) $ (!\u0|cpu_nios|Add2~11\)))) # (GND)
-- \u0|cpu_nios|Add2~13\ = CARRY((\u0|cpu_nios|E_src1\(6) & ((\u0|cpu_nios|E_src2\(6)) # (!\u0|cpu_nios|Add2~11\))) # (!\u0|cpu_nios|E_src1\(6) & (\u0|cpu_nios|E_src2\(6) & !\u0|cpu_nios|Add2~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_src1\(6),
	datab => \u0|cpu_nios|E_src2\(6),
	datad => VCC,
	cin => \u0|cpu_nios|Add2~11\,
	combout => \u0|cpu_nios|Add2~12_combout\,
	cout => \u0|cpu_nios|Add2~13\);

-- Location: LCCOMB_X23_Y12_N0
\u0|cpu_nios|Add2~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|Add2~16_combout\ = ((\u0|cpu_nios|E_src1\(8) $ (\u0|cpu_nios|E_src2\(8) $ (!\u0|cpu_nios|Add2~15\)))) # (GND)
-- \u0|cpu_nios|Add2~17\ = CARRY((\u0|cpu_nios|E_src1\(8) & ((\u0|cpu_nios|E_src2\(8)) # (!\u0|cpu_nios|Add2~15\))) # (!\u0|cpu_nios|E_src1\(8) & (\u0|cpu_nios|E_src2\(8) & !\u0|cpu_nios|Add2~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_src1\(8),
	datab => \u0|cpu_nios|E_src2\(8),
	datad => VCC,
	cin => \u0|cpu_nios|Add2~15\,
	combout => \u0|cpu_nios|Add2~16_combout\,
	cout => \u0|cpu_nios|Add2~17\);

-- Location: LCCOMB_X19_Y13_N4
\u0|cpu_nios|F_pc[7]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_pc[7]~12_combout\ = (\u0|cpu_nios|E_alu_sub~regout\ & (\u0|cpu_nios|Add1~18_combout\)) # (!\u0|cpu_nios|E_alu_sub~regout\ & ((\u0|cpu_nios|Add2~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|Add1~18_combout\,
	datab => \u0|cpu_nios|Add2~18_combout\,
	datad => \u0|cpu_nios|E_alu_sub~regout\,
	combout => \u0|cpu_nios|F_pc[7]~12_combout\);

-- Location: LCCOMB_X18_Y13_N30
\u0|cpu_nios|W_alu_result[9]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|W_alu_result[9]~15_combout\ = (\u0|cpu_nios|R_ctrl_logic~regout\ & (\u0|cpu_nios|E_logic_result[9]~17_combout\)) # (!\u0|cpu_nios|R_ctrl_logic~regout\ & ((\u0|cpu_nios|F_pc[7]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_logic_result[9]~17_combout\,
	datab => \u0|cpu_nios|R_ctrl_logic~regout\,
	datad => \u0|cpu_nios|F_pc[7]~12_combout\,
	combout => \u0|cpu_nios|W_alu_result[9]~15_combout\);

-- Location: LCCOMB_X21_Y13_N18
\u0|cpu_nios|E_shift_rot_result_nxt[7]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_shift_rot_result_nxt[7]~1_combout\ = (\u0|cpu_nios|R_ctrl_shift_rot_right~regout\ & ((\u0|cpu_nios|E_shift_rot_result\(8)))) # (!\u0|cpu_nios|R_ctrl_shift_rot_right~regout\ & (\u0|cpu_nios|E_shift_rot_result\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_shift_rot_result\(6),
	datab => \u0|cpu_nios|E_shift_rot_result\(8),
	datad => \u0|cpu_nios|R_ctrl_shift_rot_right~regout\,
	combout => \u0|cpu_nios|E_shift_rot_result_nxt[7]~1_combout\);

-- Location: LCFF_X21_Y13_N19
\u0|cpu_nios|E_shift_rot_result[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|E_shift_rot_result_nxt[7]~1_combout\,
	sdata => \u0|cpu_nios|E_src1\(7),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|cpu_nios|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|E_shift_rot_result\(7));

-- Location: LCCOMB_X21_Y13_N0
\u0|cpu_nios|E_shift_rot_result_nxt[8]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_shift_rot_result_nxt[8]~0_combout\ = (\u0|cpu_nios|R_ctrl_shift_rot_right~regout\ & (\u0|cpu_nios|E_shift_rot_result\(9))) # (!\u0|cpu_nios|R_ctrl_shift_rot_right~regout\ & ((\u0|cpu_nios|E_shift_rot_result\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_shift_rot_result\(9),
	datab => \u0|cpu_nios|E_shift_rot_result\(7),
	datad => \u0|cpu_nios|R_ctrl_shift_rot_right~regout\,
	combout => \u0|cpu_nios|E_shift_rot_result_nxt[8]~0_combout\);

-- Location: LCFF_X21_Y13_N1
\u0|cpu_nios|E_shift_rot_result[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|E_shift_rot_result_nxt[8]~0_combout\,
	sdata => \u0|cpu_nios|E_src1\(8),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|cpu_nios|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|E_shift_rot_result\(8));

-- Location: LCCOMB_X21_Y13_N24
\u0|cpu_nios|E_shift_rot_result_nxt[9]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_shift_rot_result_nxt[9]~17_combout\ = (\u0|cpu_nios|R_ctrl_shift_rot_right~regout\ & (\u0|cpu_nios|E_shift_rot_result\(10))) # (!\u0|cpu_nios|R_ctrl_shift_rot_right~regout\ & ((\u0|cpu_nios|E_shift_rot_result\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|R_ctrl_shift_rot_right~regout\,
	datab => \u0|cpu_nios|E_shift_rot_result\(10),
	datad => \u0|cpu_nios|E_shift_rot_result\(8),
	combout => \u0|cpu_nios|E_shift_rot_result_nxt[9]~17_combout\);

-- Location: LCFF_X21_Y13_N25
\u0|cpu_nios|E_shift_rot_result[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|E_shift_rot_result_nxt[9]~17_combout\,
	sdata => \u0|cpu_nios|E_src1\(9),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|cpu_nios|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|E_shift_rot_result\(9));

-- Location: LCFF_X18_Y13_N31
\u0|cpu_nios|W_alu_result[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|W_alu_result[9]~15_combout\,
	sdata => \u0|cpu_nios|E_shift_rot_result\(9),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|cpu_nios|E_alu_result~14_combout\,
	sload => \u0|cpu_nios|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|W_alu_result\(9));

-- Location: LCCOMB_X18_Y13_N28
\u0|cmd_xbar_mux|src_data[45]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux|src_data\(45) = (\u0|cmd_xbar_mux|WideOr1~0_combout\ & ((\u0|cpu_nios|F_pc\(7)) # ((\u0|cpu_nios|W_alu_result\(9) & \u0|cmd_xbar_mux|arb|grant[1]~0_combout\)))) # (!\u0|cmd_xbar_mux|WideOr1~0_combout\ & (\u0|cpu_nios|W_alu_result\(9) & 
-- ((\u0|cmd_xbar_mux|arb|grant[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux|WideOr1~0_combout\,
	datab => \u0|cpu_nios|W_alu_result\(9),
	datac => \u0|cpu_nios|F_pc\(7),
	datad => \u0|cmd_xbar_mux|arb|grant[1]~0_combout\,
	combout => \u0|cmd_xbar_mux|src_data\(45));

-- Location: LCFF_X18_Y13_N29
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux|src_data\(45),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(7));

-- Location: LCCOMB_X23_Y17_N28
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_addr[7]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_addr[7]~7_combout\ = (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg\(9))) # (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\ & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\,
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg\(9),
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(7),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_addr[7]~7_combout\);

-- Location: LCCOMB_X22_Y17_N4
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~5_combout\ = (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(8) & (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|Equal1~0_combout\ & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|oci_ienable\(19))))) # (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(8) & 
-- (((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|Equal1~0_combout\,
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(25),
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(8),
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|oci_ienable\(19),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~5_combout\);

-- Location: LCFF_X22_Y17_N5
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata\(25));

-- Location: LCFF_X23_Y16_N7
\u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata\(25),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(25));

-- Location: LCCOMB_X23_Y16_N6
\u0|cpu_nios|F_iw[25]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_iw[25]~46_combout\ = (\u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\ & 
-- (\u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(25) & \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	datac => \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(25),
	datad => \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \u0|cpu_nios|F_iw[25]~46_combout\);

-- Location: LCCOMB_X23_Y16_N14
\u0|cpu_nios|F_iw[25]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_iw[25]~47_combout\ = (\u0|cpu_nios|D_iw[15]~0_combout\ & ((\u0|cpu_nios|F_iw[25]~46_combout\) # 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(9) & \u0|rsp_xbar_mux|src_payload~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(9),
	datab => \u0|cpu_nios|D_iw[15]~0_combout\,
	datac => \u0|rsp_xbar_mux|src_payload~1_combout\,
	datad => \u0|cpu_nios|F_iw[25]~46_combout\,
	combout => \u0|cpu_nios|F_iw[25]~47_combout\);

-- Location: LCFF_X23_Y16_N15
\u0|cpu_nios|D_iw[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|F_iw[25]~47_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|cpu_nios|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|D_iw\(25));

-- Location: LCCOMB_X25_Y12_N26
\u0|cpu_nios|D_dst_regnum[3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|D_dst_regnum[3]~3_combout\ = (\u0|cpu_nios|D_dst_regnum[2]~1_combout\) # ((\u0|cpu_nios|D_ctrl_b_is_dst~2_combout\ & ((\u0|cpu_nios|D_iw\(25)))) # (!\u0|cpu_nios|D_ctrl_b_is_dst~2_combout\ & (\u0|cpu_nios|D_iw\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|D_ctrl_b_is_dst~2_combout\,
	datab => \u0|cpu_nios|D_iw\(20),
	datac => \u0|cpu_nios|D_iw\(25),
	datad => \u0|cpu_nios|D_dst_regnum[2]~1_combout\,
	combout => \u0|cpu_nios|D_dst_regnum[3]~3_combout\);

-- Location: LCFF_X25_Y12_N27
\u0|cpu_nios|R_dst_regnum[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|D_dst_regnum[3]~3_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|R_dst_regnum\(3));

-- Location: LCCOMB_X25_Y11_N0
\u0|cpu_nios|R_src1[1]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|R_src1[1]~20_combout\ = (!\u0|cpu_nios|R_src1~19_combout\ & (\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|q_b\(1) & ((!\u0|cpu_nios|E_valid~regout\) # (!\u0|cpu_nios|R_ctrl_jmp_direct~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|R_src1~19_combout\,
	datab => \u0|cpu_nios|R_ctrl_jmp_direct~regout\,
	datac => \u0|cpu_nios|E_valid~regout\,
	datad => \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|q_b\(1),
	combout => \u0|cpu_nios|R_src1[1]~20_combout\);

-- Location: LCFF_X25_Y11_N1
\u0|cpu_nios|E_src1[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|R_src1[1]~20_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|E_src1\(1));

-- Location: LCCOMB_X24_Y13_N18
\u0|cpu_nios|Add1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|Add1~2_combout\ = (\u0|cpu_nios|E_src2\(1) & ((\u0|cpu_nios|E_src1\(1) & (!\u0|cpu_nios|Add1~1\)) # (!\u0|cpu_nios|E_src1\(1) & ((\u0|cpu_nios|Add1~1\) # (GND))))) # (!\u0|cpu_nios|E_src2\(1) & ((\u0|cpu_nios|E_src1\(1) & 
-- (\u0|cpu_nios|Add1~1\ & VCC)) # (!\u0|cpu_nios|E_src1\(1) & (!\u0|cpu_nios|Add1~1\))))
-- \u0|cpu_nios|Add1~3\ = CARRY((\u0|cpu_nios|E_src2\(1) & ((!\u0|cpu_nios|Add1~1\) # (!\u0|cpu_nios|E_src1\(1)))) # (!\u0|cpu_nios|E_src2\(1) & (!\u0|cpu_nios|E_src1\(1) & !\u0|cpu_nios|Add1~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_src2\(1),
	datab => \u0|cpu_nios|E_src1\(1),
	datad => VCC,
	cin => \u0|cpu_nios|Add1~1\,
	combout => \u0|cpu_nios|Add1~2_combout\,
	cout => \u0|cpu_nios|Add1~3\);

-- Location: LCCOMB_X24_Y13_N20
\u0|cpu_nios|Add1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|Add1~4_combout\ = ((\u0|cpu_nios|E_src2\(2) $ (\u0|cpu_nios|E_src1\(2) $ (\u0|cpu_nios|Add1~3\)))) # (GND)
-- \u0|cpu_nios|Add1~5\ = CARRY((\u0|cpu_nios|E_src2\(2) & (\u0|cpu_nios|E_src1\(2) & !\u0|cpu_nios|Add1~3\)) # (!\u0|cpu_nios|E_src2\(2) & ((\u0|cpu_nios|E_src1\(2)) # (!\u0|cpu_nios|Add1~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_src2\(2),
	datab => \u0|cpu_nios|E_src1\(2),
	datad => VCC,
	cin => \u0|cpu_nios|Add1~3\,
	combout => \u0|cpu_nios|Add1~4_combout\,
	cout => \u0|cpu_nios|Add1~5\);

-- Location: LCCOMB_X24_Y13_N22
\u0|cpu_nios|Add1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|Add1~6_combout\ = (\u0|cpu_nios|E_src1\(3) & ((\u0|cpu_nios|E_src2\(3) & (!\u0|cpu_nios|Add1~5\)) # (!\u0|cpu_nios|E_src2\(3) & (\u0|cpu_nios|Add1~5\ & VCC)))) # (!\u0|cpu_nios|E_src1\(3) & ((\u0|cpu_nios|E_src2\(3) & ((\u0|cpu_nios|Add1~5\) 
-- # (GND))) # (!\u0|cpu_nios|E_src2\(3) & (!\u0|cpu_nios|Add1~5\))))
-- \u0|cpu_nios|Add1~7\ = CARRY((\u0|cpu_nios|E_src1\(3) & (\u0|cpu_nios|E_src2\(3) & !\u0|cpu_nios|Add1~5\)) # (!\u0|cpu_nios|E_src1\(3) & ((\u0|cpu_nios|E_src2\(3)) # (!\u0|cpu_nios|Add1~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_src1\(3),
	datab => \u0|cpu_nios|E_src2\(3),
	datad => VCC,
	cin => \u0|cpu_nios|Add1~5\,
	combout => \u0|cpu_nios|Add1~6_combout\,
	cout => \u0|cpu_nios|Add1~7\);

-- Location: LCCOMB_X20_Y13_N22
\u0|cpu_nios|F_pc[2]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_pc[2]~16_combout\ = (\u0|cpu_nios|E_alu_sub~regout\ & ((\u0|cpu_nios|Add1~8_combout\))) # (!\u0|cpu_nios|E_alu_sub~regout\ & (\u0|cpu_nios|Add2~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|Add2~8_combout\,
	datab => \u0|cpu_nios|Add1~8_combout\,
	datad => \u0|cpu_nios|E_alu_sub~regout\,
	combout => \u0|cpu_nios|F_pc[2]~16_combout\);

-- Location: LCFF_X20_Y13_N23
\u0|cpu_nios|F_pc[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|F_pc[2]~16_combout\,
	sdata => \u0|cpu_nios|F_pc_plus_one[2]~4_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|cpu_nios|W_status_reg_pie_inst_nxt~0_combout\,
	sload => \u0|cpu_nios|F_pc_sel_nxt.10~0_combout\,
	ena => \u0|cpu_nios|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|F_pc\(2));

-- Location: LCCOMB_X19_Y13_N16
\u0|cpu_nios|F_pc_plus_one[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_pc_plus_one[3]~6_combout\ = (\u0|cpu_nios|F_pc\(3) & (!\u0|cpu_nios|F_pc_plus_one[2]~5\)) # (!\u0|cpu_nios|F_pc\(3) & ((\u0|cpu_nios|F_pc_plus_one[2]~5\) # (GND)))
-- \u0|cpu_nios|F_pc_plus_one[3]~7\ = CARRY((!\u0|cpu_nios|F_pc_plus_one[2]~5\) # (!\u0|cpu_nios|F_pc\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu_nios|F_pc\(3),
	datad => VCC,
	cin => \u0|cpu_nios|F_pc_plus_one[2]~5\,
	combout => \u0|cpu_nios|F_pc_plus_one[3]~6_combout\,
	cout => \u0|cpu_nios|F_pc_plus_one[3]~7\);

-- Location: LCCOMB_X20_Y13_N12
\u0|cpu_nios|F_pc_no_crst_nxt[3]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_pc_no_crst_nxt[3]~8_combout\ = (\u0|cpu_nios|W_status_reg_pie_inst_nxt~0_combout\) # ((\u0|cpu_nios|F_pc_sel_nxt.10~0_combout\ & ((\u0|cpu_nios|F_pc_plus_one[3]~6_combout\))) # (!\u0|cpu_nios|F_pc_sel_nxt.10~0_combout\ & 
-- (\u0|cpu_nios|E_arith_result[5]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_arith_result[5]~4_combout\,
	datab => \u0|cpu_nios|F_pc_plus_one[3]~6_combout\,
	datac => \u0|cpu_nios|F_pc_sel_nxt.10~0_combout\,
	datad => \u0|cpu_nios|W_status_reg_pie_inst_nxt~0_combout\,
	combout => \u0|cpu_nios|F_pc_no_crst_nxt[3]~8_combout\);

-- Location: LCFF_X20_Y13_N13
\u0|cpu_nios|F_pc[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|F_pc_no_crst_nxt[3]~8_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|cpu_nios|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|F_pc\(3));

-- Location: LCCOMB_X19_Y13_N18
\u0|cpu_nios|F_pc_plus_one[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_pc_plus_one[4]~8_combout\ = (\u0|cpu_nios|F_pc\(4) & (\u0|cpu_nios|F_pc_plus_one[3]~7\ $ (GND))) # (!\u0|cpu_nios|F_pc\(4) & (!\u0|cpu_nios|F_pc_plus_one[3]~7\ & VCC))
-- \u0|cpu_nios|F_pc_plus_one[4]~9\ = CARRY((\u0|cpu_nios|F_pc\(4) & !\u0|cpu_nios|F_pc_plus_one[3]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|F_pc\(4),
	datad => VCC,
	cin => \u0|cpu_nios|F_pc_plus_one[3]~7\,
	combout => \u0|cpu_nios|F_pc_plus_one[4]~8_combout\,
	cout => \u0|cpu_nios|F_pc_plus_one[4]~9\);

-- Location: LCFF_X20_Y12_N31
\u0|cpu_nios|F_pc[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|F_pc[6]~13_combout\,
	sdata => \u0|cpu_nios|F_pc_plus_one[6]~12_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|cpu_nios|W_status_reg_pie_inst_nxt~0_combout\,
	sload => \u0|cpu_nios|F_pc_sel_nxt.10~0_combout\,
	ena => \u0|cpu_nios|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|F_pc\(6));

-- Location: LCCOMB_X23_Y17_N0
\u0|cmd_xbar_mux|src_data[44]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux|src_data\(44) = (\u0|cmd_xbar_mux|WideOr1~0_combout\ & ((\u0|cpu_nios|F_pc\(6)) # ((\u0|cmd_xbar_mux|arb|grant[1]~0_combout\ & \u0|cpu_nios|W_alu_result\(8))))) # (!\u0|cmd_xbar_mux|WideOr1~0_combout\ & 
-- (\u0|cmd_xbar_mux|arb|grant[1]~0_combout\ & ((\u0|cpu_nios|W_alu_result\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux|WideOr1~0_combout\,
	datab => \u0|cmd_xbar_mux|arb|grant[1]~0_combout\,
	datac => \u0|cpu_nios|F_pc\(6),
	datad => \u0|cpu_nios|W_alu_result\(8),
	combout => \u0|cmd_xbar_mux|src_data\(44));

-- Location: LCFF_X23_Y17_N1
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux|src_data\(44),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(6));

-- Location: LCCOMB_X24_Y19_N24
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg~5_combout\ = (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(34) 
-- & ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[6]~12_combout\))) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(32))))) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(34) & 
-- (((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[6]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(34),
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(32),
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[6]~12_combout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg~5_combout\);

-- Location: LCFF_X24_Y19_N25
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg~5_combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg\(8));

-- Location: LCCOMB_X23_Y17_N26
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_addr[6]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_addr[6]~6_combout\ = (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\ & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg\(8)))) # (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\,
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(6),
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg\(8),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_addr[6]~6_combout\);

-- Location: LCCOMB_X22_Y17_N8
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~24_combout\ = (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(8) & (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|oci_ienable\(19) & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|Equal1~0_combout\))) # (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(8) & 
-- (((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(8),
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|oci_ienable\(19),
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|Equal1~0_combout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(20),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~24_combout\);

-- Location: LCFF_X22_Y17_N9
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata\(20));

-- Location: LCFF_X21_Y17_N29
\u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata\(20),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(20));

-- Location: LCCOMB_X21_Y17_N12
\u0|cpu_nios|F_iw[20]~134\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_iw[20]~134_combout\ = ((\u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|read_latency_shift_reg\(0) & (\u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(20) & 
-- \u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\))) # (!\u0|cpu_nios|D_iw[15]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datab => \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(20),
	datac => \u0|cpu_nios|D_iw[15]~0_combout\,
	datad => \u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	combout => \u0|cpu_nios|F_iw[20]~134_combout\);

-- Location: LCCOMB_X21_Y17_N10
\u0|cpu_nios|F_iw[20]~103\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_iw[20]~103_combout\ = (\u0|rsp_xbar_mux|src_payload~3_combout\) # ((\u0|cpu_nios|F_iw[20]~134_combout\) # 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(4) & \u0|rsp_xbar_mux|src_payload~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(4),
	datab => \u0|rsp_xbar_mux|src_payload~3_combout\,
	datac => \u0|rsp_xbar_mux|src_payload~1_combout\,
	datad => \u0|cpu_nios|F_iw[20]~134_combout\,
	combout => \u0|cpu_nios|F_iw[20]~103_combout\);

-- Location: LCFF_X21_Y17_N11
\u0|cpu_nios|D_iw[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|F_iw[20]~103_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|cpu_nios|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|D_iw\(20));

-- Location: LCCOMB_X28_Y13_N0
\u0|cpu_nios|R_src2_lo[14]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|R_src2_lo[14]~11_combout\ = (!\u0|cpu_nios|R_src2_lo~0_combout\ & ((\u0|cpu_nios|R_src2_use_imm~regout\ & (\u0|cpu_nios|D_iw\(20))) # (!\u0|cpu_nios|R_src2_use_imm~regout\ & 
-- ((\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|R_src2_lo~0_combout\,
	datab => \u0|cpu_nios|R_src2_use_imm~regout\,
	datac => \u0|cpu_nios|D_iw\(20),
	datad => \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(14),
	combout => \u0|cpu_nios|R_src2_lo[14]~11_combout\);

-- Location: LCFF_X28_Y13_N1
\u0|cpu_nios|E_src2[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|R_src2_lo[14]~11_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|E_src2\(14));

-- Location: LCCOMB_X23_Y12_N12
\u0|cpu_nios|Add2~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|Add2~28_combout\ = ((\u0|cpu_nios|E_src1\(14) $ (\u0|cpu_nios|E_src2\(14) $ (!\u0|cpu_nios|Add2~27\)))) # (GND)
-- \u0|cpu_nios|Add2~29\ = CARRY((\u0|cpu_nios|E_src1\(14) & ((\u0|cpu_nios|E_src2\(14)) # (!\u0|cpu_nios|Add2~27\))) # (!\u0|cpu_nios|E_src1\(14) & (\u0|cpu_nios|E_src2\(14) & !\u0|cpu_nios|Add2~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_src1\(14),
	datab => \u0|cpu_nios|E_src2\(14),
	datad => VCC,
	cin => \u0|cpu_nios|Add2~27\,
	combout => \u0|cpu_nios|Add2~28_combout\,
	cout => \u0|cpu_nios|Add2~29\);

-- Location: LCCOMB_X20_Y12_N18
\u0|cpu_nios|F_pc[14]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_pc[14]~7_combout\ = (\u0|cpu_nios|E_alu_sub~regout\ & (\u0|cpu_nios|Add1~32_combout\)) # (!\u0|cpu_nios|E_alu_sub~regout\ & ((\u0|cpu_nios|Add2~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|Add1~32_combout\,
	datab => \u0|cpu_nios|Add2~32_combout\,
	datad => \u0|cpu_nios|E_alu_sub~regout\,
	combout => \u0|cpu_nios|F_pc[14]~7_combout\);

-- Location: LCFF_X20_Y12_N19
\u0|cpu_nios|F_pc[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|F_pc[14]~7_combout\,
	sdata => \u0|cpu_nios|F_pc_plus_one[14]~28_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|cpu_nios|W_status_reg_pie_inst_nxt~0_combout\,
	sload => \u0|cpu_nios|F_pc_sel_nxt.10~0_combout\,
	ena => \u0|cpu_nios|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|F_pc\(14));

-- Location: LCCOMB_X20_Y13_N18
\u0|cpu_nios|F_pc[13]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_pc[13]~8_combout\ = (\u0|cpu_nios|E_alu_sub~regout\ & ((\u0|cpu_nios|Add1~30_combout\))) # (!\u0|cpu_nios|E_alu_sub~regout\ & (\u0|cpu_nios|Add2~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|Add2~30_combout\,
	datab => \u0|cpu_nios|Add1~30_combout\,
	datad => \u0|cpu_nios|E_alu_sub~regout\,
	combout => \u0|cpu_nios|F_pc[13]~8_combout\);

-- Location: LCFF_X20_Y13_N19
\u0|cpu_nios|F_pc[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|F_pc[13]~8_combout\,
	sdata => \u0|cpu_nios|F_pc_plus_one[13]~26_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|cpu_nios|W_status_reg_pie_inst_nxt~0_combout\,
	sload => \u0|cpu_nios|F_pc_sel_nxt.10~0_combout\,
	ena => \u0|cpu_nios|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|F_pc\(13));

-- Location: LCCOMB_X18_Y12_N28
\u0|addr_router|Equal1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|addr_router|Equal1~2_combout\ = (!\u0|cpu_nios|F_pc\(15) & (!\u0|cpu_nios|F_pc\(14) & (!\u0|cpu_nios|F_pc\(11) & !\u0|cpu_nios|F_pc\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|F_pc\(15),
	datab => \u0|cpu_nios|F_pc\(14),
	datac => \u0|cpu_nios|F_pc\(11),
	datad => \u0|cpu_nios|F_pc\(13),
	combout => \u0|addr_router|Equal1~2_combout\);

-- Location: LCCOMB_X19_Y12_N30
\u0|addr_router|Equal1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|addr_router|Equal1~1_combout\ = (!\u0|cpu_nios|F_pc\(19) & (!\u0|cpu_nios|F_pc\(17) & (!\u0|cpu_nios|F_pc\(18) & !\u0|cpu_nios|F_pc\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|F_pc\(19),
	datab => \u0|cpu_nios|F_pc\(17),
	datac => \u0|cpu_nios|F_pc\(18),
	datad => \u0|cpu_nios|F_pc\(16),
	combout => \u0|addr_router|Equal1~1_combout\);

-- Location: LCCOMB_X18_Y12_N22
\u0|addr_router|Equal2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|addr_router|Equal2~0_combout\ = (!\u0|cpu_nios|F_pc\(8) & (\u0|cpu_nios|F_pc\(10) & (!\u0|cpu_nios|F_pc\(9) & !\u0|cpu_nios|F_pc\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|F_pc\(8),
	datab => \u0|cpu_nios|F_pc\(10),
	datac => \u0|cpu_nios|F_pc\(9),
	datad => \u0|cpu_nios|F_pc\(7),
	combout => \u0|addr_router|Equal2~0_combout\);

-- Location: LCCOMB_X18_Y12_N0
\u0|addr_router|Equal2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|addr_router|Equal2~1_combout\ = (\u0|addr_router|Equal1~0_combout\ & (\u0|addr_router|Equal1~2_combout\ & (\u0|addr_router|Equal1~1_combout\ & \u0|addr_router|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|addr_router|Equal1~0_combout\,
	datab => \u0|addr_router|Equal1~2_combout\,
	datac => \u0|addr_router|Equal1~1_combout\,
	datad => \u0|addr_router|Equal2~0_combout\,
	combout => \u0|addr_router|Equal2~1_combout\);

-- Location: LCCOMB_X15_Y14_N20
\u0|cmd_xbar_mux_003|src_payload~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_003|src_payload~0_combout\ = (!\u0|cpu_nios|i_read~regout\ & !\u0|cpu_nios_instruction_master_translator|cpu_nios_instruction_master_translator|read_accepted~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu_nios|i_read~regout\,
	datad => \u0|cpu_nios_instruction_master_translator|cpu_nios_instruction_master_translator|read_accepted~regout\,
	combout => \u0|cmd_xbar_mux_003|src_payload~0_combout\);

-- Location: LCCOMB_X19_Y13_N6
\u0|cpu_nios|F_pc[5]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_pc[5]~14_combout\ = (\u0|cpu_nios|E_alu_sub~regout\ & ((\u0|cpu_nios|Add1~14_combout\))) # (!\u0|cpu_nios|E_alu_sub~regout\ & (\u0|cpu_nios|Add2~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|Add2~14_combout\,
	datab => \u0|cpu_nios|Add1~14_combout\,
	datad => \u0|cpu_nios|E_alu_sub~regout\,
	combout => \u0|cpu_nios|F_pc[5]~14_combout\);

-- Location: LCFF_X19_Y13_N7
\u0|cpu_nios|F_pc[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|F_pc[5]~14_combout\,
	sdata => \u0|cpu_nios|F_pc_plus_one[5]~10_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|cpu_nios|W_status_reg_pie_inst_nxt~0_combout\,
	sload => \u0|cpu_nios|F_pc_sel_nxt.10~0_combout\,
	ena => \u0|cpu_nios|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|F_pc\(5));

-- Location: LCCOMB_X17_Y12_N14
\u0|addr_router|Equal2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|addr_router|Equal2~4_combout\ = (!\u0|cpu_nios|F_pc\(5) & !\u0|cpu_nios|F_pc\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu_nios|F_pc\(5),
	datad => \u0|cpu_nios|F_pc\(6),
	combout => \u0|addr_router|Equal2~4_combout\);

-- Location: LCCOMB_X18_Y12_N24
\u0|cmd_xbar_demux|src3_valid~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_demux|src3_valid~0_combout\ = (\u0|addr_router|Equal4~2_combout\ & (\u0|addr_router|Equal2~1_combout\ & (\u0|cmd_xbar_mux_003|src_payload~0_combout\ & \u0|addr_router|Equal2~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|addr_router|Equal4~2_combout\,
	datab => \u0|addr_router|Equal2~1_combout\,
	datac => \u0|cmd_xbar_mux_003|src_payload~0_combout\,
	datad => \u0|addr_router|Equal2~4_combout\,
	combout => \u0|cmd_xbar_demux|src3_valid~0_combout\);

-- Location: LCCOMB_X17_Y16_N28
\u0|cmd_xbar_mux_003|src_valid~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_003|src_valid~0_combout\ = (\u0|cmd_xbar_demux_001|src3_valid~0_combout\ & ((\u0|cmd_xbar_mux_003|arb|top_priority_reg\(1)) # ((!\u0|cmd_xbar_mux_003|arb|top_priority_reg\(0) & !\u0|cmd_xbar_demux|src3_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_003|arb|top_priority_reg\(1),
	datab => \u0|cmd_xbar_mux_003|arb|top_priority_reg\(0),
	datac => \u0|cmd_xbar_demux_001|src3_valid~0_combout\,
	datad => \u0|cmd_xbar_demux|src3_valid~0_combout\,
	combout => \u0|cmd_xbar_mux_003|src_valid~0_combout\);

-- Location: LCCOMB_X18_Y17_N28
\u0|cmd_xbar_mux_003|src_payload~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_003|src_payload~3_combout\ = (\u0|cmd_xbar_mux_003|src_valid~0_combout\ & \u0|cpu_nios|d_writedata\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cmd_xbar_mux_003|src_valid~0_combout\,
	datad => \u0|cpu_nios|d_writedata\(1),
	combout => \u0|cmd_xbar_mux_003|src_payload~3_combout\);

-- Location: LCFF_X18_Y17_N29
\u0|jtag_uart_0|ien_AE\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_003|src_payload~3_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|ien_AE~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|ien_AE~regout\);

-- Location: LCCOMB_X18_Y17_N2
\u0|jtag_uart_0|LessThan0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|LessThan0~1_combout\ = (!\u0|jtag_uart_0|LessThan0~0_combout\ & (!\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5) & 
-- (!\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout\ & !\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|LessThan0~0_combout\,
	datab => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5),
	datac => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout\,
	datad => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4),
	combout => \u0|jtag_uart_0|LessThan0~1_combout\);

-- Location: LCFF_X18_Y17_N3
\u0|jtag_uart_0|fifo_AE\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|LessThan0~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|fifo_AE~regout\);

-- Location: LCCOMB_X18_Y17_N30
\u0|jtag_uart_0|av_readdata[9]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|av_readdata\(9) = (\u0|jtag_uart_0|ien_AE~regout\ & \u0|jtag_uart_0|fifo_AE~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|ien_AE~regout\,
	datad => \u0|jtag_uart_0|fifo_AE~regout\,
	combout => \u0|jtag_uart_0|av_readdata\(9));

-- Location: LCFF_X18_Y17_N31
\u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|av_readdata\(9),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(9));

-- Location: LCCOMB_X28_Y13_N24
\u0|cpu_nios|d_writedata[25]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|d_writedata[25]~1_combout\ = (\u0|cpu_nios|Equal132~0_combout\ & (\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(1))) # (!\u0|cpu_nios|Equal132~0_combout\ & 
-- ((\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(1),
	datab => \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(9),
	datad => \u0|cpu_nios|Equal132~0_combout\,
	combout => \u0|cpu_nios|d_writedata[25]~1_combout\);

-- Location: LCCOMB_X28_Y13_N20
\u0|cpu_nios|d_writedata[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|d_writedata[9]~feeder_combout\ = \u0|cpu_nios|d_writedata[25]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu_nios|d_writedata[25]~1_combout\,
	combout => \u0|cpu_nios|d_writedata[9]~feeder_combout\);

-- Location: LCFF_X28_Y13_N21
\u0|cpu_nios|d_writedata[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|d_writedata[9]~feeder_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|d_writedata\(9));

-- Location: LCFF_X21_Y18_N13
\u0|leds|data_out[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|cpu_nios|d_writedata\(9),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|leds|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|leds|data_out\(9));

-- Location: LCCOMB_X21_Y18_N4
\u0|leds|readdata[9]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|leds|readdata\(9) = (!\u0|leds|Equal0~2_combout\ & \u0|leds|data_out\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|leds|Equal0~2_combout\,
	datad => \u0|leds|data_out\(9),
	combout => \u0|leds|readdata\(9));

-- Location: LCFF_X21_Y18_N5
\u0|leds_s1_translator|leds_s1_translator|av_readdata_pre[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|leds|readdata\(9),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|leds_s1_translator|leds_s1_translator|av_readdata_pre\(9));

-- Location: LCCOMB_X21_Y18_N30
\u0|cpu_nios|F_iw[9]~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_iw[9]~83_combout\ = (\u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\ & 
-- (\u0|leds_s1_translator|leds_s1_translator|av_readdata_pre\(9) & \u0|leds_s1_translator|leds_s1_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	datac => \u0|leds_s1_translator|leds_s1_translator|av_readdata_pre\(9),
	datad => \u0|leds_s1_translator|leds_s1_translator|read_latency_shift_reg\(0),
	combout => \u0|cpu_nios|F_iw[9]~83_combout\);

-- Location: LCCOMB_X21_Y18_N16
\u0|cpu_nios|F_iw[9]~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_iw[9]~84_combout\ = (\u0|cpu_nios|F_iw[9]~82_combout\) # ((\u0|cpu_nios|F_iw[9]~83_combout\) # ((\u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(9) & 
-- \u0|rsp_xbar_demux_003|src0_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|F_iw[9]~82_combout\,
	datab => \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(9),
	datac => \u0|rsp_xbar_demux_003|src0_valid~combout\,
	datad => \u0|cpu_nios|F_iw[9]~83_combout\,
	combout => \u0|cpu_nios|F_iw[9]~84_combout\);

-- Location: LCFF_X8_Y8_N19
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~89\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0|za_data\(9),
	sload => VCC,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~208_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~89_regout\);

-- Location: LCFF_X7_Y8_N21
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~121\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0|za_data\(9),
	sload => VCC,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~211_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~121_regout\);

-- Location: LCCOMB_X5_Y8_N0
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~105feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~105feeder_combout\ = \u0|sdram_controller_0|za_data\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|sdram_controller_0|za_data\(9),
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~105feeder_combout\);

-- Location: LCFF_X5_Y8_N1
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~105\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~105feeder_combout\,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~209_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~105_regout\);

-- Location: LCFF_X6_Y8_N9
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~73\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0|za_data\(9),
	sload => VCC,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~210_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~73_regout\);

-- Location: LCCOMB_X6_Y8_N8
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~158\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~158_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~105_regout\) # 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\)))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- (((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~73_regout\ & 
-- !\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~105_regout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~73_regout\,
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~158_combout\);

-- Location: LCCOMB_X7_Y8_N20
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~159\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~159_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~158_combout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~121_regout\))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~158_combout\ & 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~89_regout\)))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & 
-- (((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~158_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~89_regout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~121_regout\,
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~158_combout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~159_combout\);

-- Location: LCCOMB_X7_Y8_N28
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~162\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~162_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~159_combout\))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ & 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~161_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~161_combout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~159_combout\,
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~162_combout\);

-- Location: LCFF_X7_Y8_N29
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~162_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload\(9));

-- Location: LCFF_X15_Y16_N1
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload\(9),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_ready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(9));

-- Location: LCCOMB_X15_Y16_N30
\u0|width_adapter_001|width_adapter_001|data_reg~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_001|width_adapter_001|data_reg~12_combout\ = (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\ & ((\u0|width_adapter_001|width_adapter_001|data_reg\(9)) # 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\,
	datac => \u0|width_adapter_001|width_adapter_001|data_reg\(9),
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(9),
	combout => \u0|width_adapter_001|width_adapter_001|data_reg~12_combout\);

-- Location: LCFF_X15_Y16_N31
\u0|width_adapter_001|width_adapter_001|data_reg[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|width_adapter_001|width_adapter_001|data_reg~12_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_001|width_adapter_001|data_reg\(9));

-- Location: LCCOMB_X15_Y16_N0
\u0|width_adapter_001|width_adapter_001|out_data[9]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_001|width_adapter_001|out_data[9]~11_combout\ = (\u0|width_adapter_001|width_adapter_001|data_reg\(9)) # 
-- ((!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & 
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(9),
	datad => \u0|width_adapter_001|width_adapter_001|data_reg\(9),
	combout => \u0|width_adapter_001|width_adapter_001|out_data[9]~11_combout\);

-- Location: LCCOMB_X20_Y15_N22
\u0|cpu_nios|F_iw[9]~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_iw[9]~85_combout\ = (\u0|cpu_nios|D_iw[15]~0_combout\ & ((\u0|cpu_nios|F_iw[9]~84_combout\) # ((\u0|width_adapter_001|width_adapter_001|out_data[9]~11_combout\ & \u0|rsp_xbar_demux_004|src0_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|D_iw[15]~0_combout\,
	datab => \u0|cpu_nios|F_iw[9]~84_combout\,
	datac => \u0|width_adapter_001|width_adapter_001|out_data[9]~11_combout\,
	datad => \u0|rsp_xbar_demux_004|src0_valid~0_combout\,
	combout => \u0|cpu_nios|F_iw[9]~85_combout\);

-- Location: LCFF_X20_Y15_N23
\u0|cpu_nios|D_iw[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|F_iw[9]~85_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|cpu_nios|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|D_iw\(9));

-- Location: LCCOMB_X27_Y16_N6
\u0|cpu_nios|R_src2_lo[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|R_src2_lo[3]~6_combout\ = (!\u0|cpu_nios|R_src2_lo~0_combout\ & ((\u0|cpu_nios|R_src2_use_imm~regout\ & ((\u0|cpu_nios|D_iw\(9)))) # (!\u0|cpu_nios|R_src2_use_imm~regout\ & 
-- (\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|R_src2_use_imm~regout\,
	datab => \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(3),
	datac => \u0|cpu_nios|D_iw\(9),
	datad => \u0|cpu_nios|R_src2_lo~0_combout\,
	combout => \u0|cpu_nios|R_src2_lo[3]~6_combout\);

-- Location: LCFF_X27_Y16_N7
\u0|cpu_nios|E_src2[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|R_src2_lo[3]~6_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|E_src2\(3));

-- Location: LCCOMB_X20_Y13_N0
\u0|cpu_nios|F_pc[1]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_pc[1]~17_combout\ = (\u0|cpu_nios|E_alu_sub~regout\ & ((\u0|cpu_nios|Add1~6_combout\))) # (!\u0|cpu_nios|E_alu_sub~regout\ & (\u0|cpu_nios|Add2~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|Add2~6_combout\,
	datab => \u0|cpu_nios|Add1~6_combout\,
	datad => \u0|cpu_nios|E_alu_sub~regout\,
	combout => \u0|cpu_nios|F_pc[1]~17_combout\);

-- Location: LCFF_X20_Y13_N1
\u0|cpu_nios|F_pc[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|F_pc[1]~17_combout\,
	sdata => \u0|cpu_nios|F_pc_plus_one[1]~2_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|cpu_nios|W_status_reg_pie_inst_nxt~0_combout\,
	sload => \u0|cpu_nios|F_pc_sel_nxt.10~0_combout\,
	ena => \u0|cpu_nios|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|F_pc\(1));

-- Location: LCCOMB_X23_Y19_N26
\u0|cmd_xbar_mux|src_data[39]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux|src_data\(39) = (\u0|cmd_xbar_mux|WideOr1~0_combout\ & ((\u0|cpu_nios|F_pc\(1)) # ((\u0|cmd_xbar_mux|arb|grant[1]~0_combout\ & \u0|cpu_nios|W_alu_result\(3))))) # (!\u0|cmd_xbar_mux|WideOr1~0_combout\ & 
-- (\u0|cmd_xbar_mux|arb|grant[1]~0_combout\ & ((\u0|cpu_nios|W_alu_result\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux|WideOr1~0_combout\,
	datab => \u0|cmd_xbar_mux|arb|grant[1]~0_combout\,
	datac => \u0|cpu_nios|F_pc\(1),
	datad => \u0|cpu_nios|W_alu_result\(3),
	combout => \u0|cmd_xbar_mux|src_data\(39));

-- Location: LCFF_X23_Y19_N27
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux|src_data\(39),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(1));

-- Location: LCCOMB_X23_Y19_N20
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_addr[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_addr[1]~1_combout\ = (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\ & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg\(3)))) # (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(1),
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg\(3),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_addr[1]~1_combout\);

-- Location: LCCOMB_X27_Y17_N18
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~24_combout\ = 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(17))) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_rd_d1~regout\ & 
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(17),
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_rd_d1~regout\,
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(14),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~24_combout\);

-- Location: LCFF_X27_Y17_N19
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~24_combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(14));

-- Location: LCCOMB_X28_Y20_N26
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~68_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg\(14))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg\(14),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(14),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~68_combout\);

-- Location: LCCOMB_X24_Y20_N28
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_cdr\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_cdr~combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\) # 
-- ((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout\) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout\,
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_cdr~combout\);

-- Location: LCCOMB_X28_Y20_N4
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~69_combout\ = 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_cdr~combout\ & 
-- (((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(15))))) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_cdr~combout\ & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~68_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~68_combout\,
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(15),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~69_combout\);

-- Location: LCFF_X28_Y20_N29
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[15]~9_combout\,
	sdata => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~69_combout\,
	sload => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(15));

-- Location: LCCOMB_X28_Y18_N10
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~71_combout\ = 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~70_combout\))) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~70_combout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(15),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~71_combout\);

-- Location: LCFF_X28_Y18_N11
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~71_combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[6]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(14));

-- Location: LCCOMB_X28_Y18_N12
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~73_combout\ = 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~72_combout\ & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\))) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~72_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(14),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~73_combout\);

-- Location: LCFF_X28_Y18_N13
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~73_combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[6]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(13));

-- Location: LCCOMB_X28_Y18_N30
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~75_combout\ = 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~74_combout\ & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\))) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~74_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(13),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~75_combout\);

-- Location: LCFF_X28_Y18_N31
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~75_combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[6]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(12));

-- Location: LCCOMB_X28_Y18_N24
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~77_combout\ = 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~76_combout\ & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\))) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~76_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(12),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~77_combout\);

-- Location: LCFF_X28_Y18_N25
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~77_combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[6]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(11));

-- Location: LCCOMB_X24_Y18_N4
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[11]~feeder_combout\ = 
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(11),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[11]~feeder_combout\);

-- Location: LCFF_X24_Y18_N5
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[11]~feeder_combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(11));

-- Location: LCFF_X24_Y18_N27
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[8]~7_combout\,
	sdata => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(11),
	sload => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(8));

-- Location: LCCOMB_X28_Y16_N18
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[8]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[8]~19_combout\ = (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\ & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(8)))) # (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata\(8),
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(8),
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\,
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[8]~19_combout\);

-- Location: LCCOMB_X25_Y16_N6
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~56_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg\(21))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg\(21),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(21),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~56_combout\);

-- Location: LCCOMB_X28_Y17_N10
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~57_combout\ = 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~56_combout\ & 
-- !\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~27_combout\)))) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(23)) # 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~56_combout\ & 
-- !\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(23),
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~56_combout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~27_combout\,
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~57_combout\);

-- Location: LCFF_X28_Y17_N11
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~57_combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[34]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(22));

-- Location: LCCOMB_X28_Y17_N2
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[20]~feeder_combout\ = 
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(20),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[20]~feeder_combout\);

-- Location: LCFF_X28_Y17_N3
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[20]~feeder_combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(20));

-- Location: LCCOMB_X27_Y17_N8
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~5_combout\ = 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(20) & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(37)) # 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(37),
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(36),
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(20),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~5_combout\);

-- Location: LCFF_X27_Y17_N9
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~5_combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg\(20));

-- Location: LCCOMB_X27_Y15_N22
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~31_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg\(20)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(20),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg\(20),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~31_combout\);

-- Location: LCCOMB_X28_Y17_N14
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~32_combout\ = 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~31_combout\ & 
-- !\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~27_combout\)))) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(22)) # 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~31_combout\ & 
-- !\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(22),
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~31_combout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~27_combout\,
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~32_combout\);

-- Location: LCFF_X28_Y17_N15
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~32_combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[34]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(21));

-- Location: LCCOMB_X28_Y17_N18
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~34_combout\ = 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~33_combout\ & 
-- (((!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(21))) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~27_combout\))) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~33_combout\ & 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~33_combout\,
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(21),
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~27_combout\,
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~34_combout\);

-- Location: LCFF_X28_Y17_N19
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~34_combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[34]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(20));

-- Location: LCCOMB_X27_Y18_N30
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~17_combout\ = 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(18) & 
-- (((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(37)) # 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(36))) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(37),
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(18),
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(36),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~17_combout\);

-- Location: LCFF_X27_Y18_N31
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~17_combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg\(18));

-- Location: LCCOMB_X25_Y15_N10
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~54_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg\(18)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(18),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg\(18),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~54_combout\);

-- Location: LCCOMB_X28_Y17_N26
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~55_combout\ = 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~27_combout\ & 
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~54_combout\)))) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(20)) # 
-- ((!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~27_combout\ & 
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(20),
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~27_combout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~54_combout\,
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~55_combout\);

-- Location: LCFF_X28_Y17_N27
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~55_combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[34]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(19));

-- Location: LCCOMB_X27_Y17_N2
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~12_combout\ = 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(17) & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(37)) # 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(37),
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(36),
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(17),
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~12_combout\);

-- Location: LCFF_X27_Y17_N3
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~12_combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg\(17));

-- Location: LCCOMB_X28_Y16_N0
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~45_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg\(17)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(17),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg\(17),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~45_combout\);

-- Location: LCCOMB_X28_Y17_N16
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~46_combout\ = 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~45_combout\ & 
-- !\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~27_combout\)))) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(19)) # 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~45_combout\ & 
-- !\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(19),
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~45_combout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~27_combout\,
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~46_combout\);

-- Location: LCFF_X28_Y17_N17
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~46_combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[34]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(18));

-- Location: LCFF_X28_Y17_N29
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(18),
	sload => VCC,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(18));

-- Location: LCCOMB_X24_Y17_N28
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~25_combout\ = 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(18))))) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_rd_d1~regout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_rd_d1~regout\,
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(15),
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(18),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~25_combout\);

-- Location: LCFF_X24_Y17_N29
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~25_combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(15));

-- Location: LCCOMB_X27_Y14_N2
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~62_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg\(15))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg\(15),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(15),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~62_combout\);

-- Location: LCCOMB_X28_Y17_N8
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~63_combout\ = 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(17) & 
-- (((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~62_combout\ & 
-- !\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~27_combout\)) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\))) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(17) & 
-- (((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~62_combout\ & 
-- !\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(17),
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~62_combout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~27_combout\,
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~63_combout\);

-- Location: LCFF_X28_Y17_N9
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~63_combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[34]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(16));

-- Location: LCCOMB_X25_Y19_N18
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[16]~feeder_combout\ = 
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(16),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[16]~feeder_combout\);

-- Location: LCFF_X25_Y19_N19
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[16]~feeder_combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(16));

-- Location: LCCOMB_X25_Y18_N20
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~4_combout\ = 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(16) & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(37)) # 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(37),
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(16),
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(36),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~4_combout\);

-- Location: LCFF_X25_Y18_N21
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~4_combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg\(16));

-- Location: LCCOMB_X28_Y16_N2
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~26_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg\(16)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(16),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg\(16),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~26_combout\);

-- Location: LCCOMB_X28_Y17_N12
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~28_combout\ = 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~26_combout\ & 
-- ((!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~27_combout\)))) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(18)) # 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~26_combout\ & 
-- !\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~26_combout\,
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(18),
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~27_combout\,
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~28_combout\);

-- Location: LCFF_X28_Y17_N13
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~28_combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[34]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(17));

-- Location: LCFF_X27_Y19_N29
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(17),
	sload => VCC,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(17));

-- Location: LCCOMB_X23_Y18_N26
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~1_combout\ = 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\ & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~0_combout\ & 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(17))) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~0_combout\ & ((!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[8]~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~0_combout\,
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(17),
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[8]~16_combout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~1_combout\);

-- Location: LCFF_X23_Y18_N27
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\);

-- Location: LCCOMB_X17_Y14_N30
\u0|cmd_xbar_mux|src_payload~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux|src_payload~1_combout\ = (\u0|cpu_nios|d_writedata\(0) & \u0|cmd_xbar_mux|arb|grant[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|d_writedata\(0),
	datac => \u0|cmd_xbar_mux|arb|grant[1]~0_combout\,
	combout => \u0|cmd_xbar_mux|src_payload~1_combout\);

-- Location: LCFF_X17_Y14_N31
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux|src_payload~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata\(0));

-- Location: LCCOMB_X24_Y18_N28
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[0]~0_combout\ = (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_rd_d1~regout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(0))) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_rd_d1~regout\ & ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(0),
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_rd_d1~regout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Equal0~0_combout\,
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[0]~0_combout\);

-- Location: LCCOMB_X25_Y19_N6
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~19_combout\ = 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~18_combout\ & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\))) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~18_combout\,
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(5),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~19_combout\);

-- Location: LCFF_X25_Y19_N7
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~19_combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[6]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(4));

-- Location: LCCOMB_X28_Y18_N28
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~17_combout\ = 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~16_combout\ & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\))) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~16_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(4),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~17_combout\);

-- Location: LCFF_X28_Y18_N29
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~17_combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[6]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(3));

-- Location: LCCOMB_X24_Y18_N14
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[3]~feeder_combout\ = 
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(3),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[3]~feeder_combout\);

-- Location: LCFF_X24_Y18_N15
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[3]~feeder_combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(3));

-- Location: LCFF_X24_Y18_N29
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[0]~0_combout\,
	sdata => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(3),
	sload => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(0));

-- Location: LCCOMB_X25_Y17_N2
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[0]~0_combout\ = (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\ & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(0)))) # (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~regout\,
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata\(0),
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg\(0),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[0]~0_combout\);

-- Location: LCCOMB_X22_Y17_N10
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~25_combout\ = (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(8) & (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|oci_ienable\(19) & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|Equal1~0_combout\))) # (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(8) & 
-- (((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(8),
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|oci_ienable\(19),
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|Equal1~0_combout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(19),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~25_combout\);

-- Location: LCFF_X22_Y17_N11
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata\(19));

-- Location: LCFF_X21_Y17_N23
\u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata\(19),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(19));

-- Location: LCCOMB_X21_Y17_N30
\u0|cpu_nios|F_iw[19]~135\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_iw[19]~135_combout\ = ((\u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|read_latency_shift_reg\(0) & (\u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(19) & 
-- \u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\))) # (!\u0|cpu_nios|D_iw[15]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datab => \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(19),
	datac => \u0|cpu_nios|D_iw[15]~0_combout\,
	datad => \u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	combout => \u0|cpu_nios|F_iw[19]~135_combout\);

-- Location: LCCOMB_X21_Y17_N20
\u0|cpu_nios|F_iw[19]~104\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_iw[19]~104_combout\ = (\u0|rsp_xbar_mux|src_payload~4_combout\) # ((\u0|cpu_nios|F_iw[19]~135_combout\) # 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(3) & \u0|rsp_xbar_mux|src_payload~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_mux|src_payload~4_combout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(3),
	datac => \u0|rsp_xbar_mux|src_payload~1_combout\,
	datad => \u0|cpu_nios|F_iw[19]~135_combout\,
	combout => \u0|cpu_nios|F_iw[19]~104_combout\);

-- Location: LCFF_X21_Y17_N21
\u0|cpu_nios|D_iw[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|F_iw[19]~104_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|cpu_nios|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|D_iw\(19));

-- Location: LCCOMB_X25_Y12_N0
\u0|cpu_nios|D_dst_regnum[2]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|D_dst_regnum[2]~7_combout\ = (\u0|cpu_nios|D_dst_regnum[2]~1_combout\) # ((\u0|cpu_nios|D_ctrl_b_is_dst~2_combout\ & (\u0|cpu_nios|D_iw\(24))) # (!\u0|cpu_nios|D_ctrl_b_is_dst~2_combout\ & ((\u0|cpu_nios|D_iw\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|D_ctrl_b_is_dst~2_combout\,
	datab => \u0|cpu_nios|D_iw\(24),
	datac => \u0|cpu_nios|D_iw\(19),
	datad => \u0|cpu_nios|D_dst_regnum[2]~1_combout\,
	combout => \u0|cpu_nios|D_dst_regnum[2]~7_combout\);

-- Location: LCFF_X25_Y12_N1
\u0|cpu_nios|R_dst_regnum[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|D_dst_regnum[2]~7_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|R_dst_regnum\(2));

-- Location: LCCOMB_X27_Y13_N14
\u0|cpu_nios|E_st_data[16]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_st_data[16]~0_combout\ = (\u0|cpu_nios|D_iw\(4) & ((\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(16)))) # (!\u0|cpu_nios|D_iw\(4) & 
-- (\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(0),
	datac => \u0|cpu_nios|D_iw\(4),
	datad => \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(16),
	combout => \u0|cpu_nios|E_st_data[16]~0_combout\);

-- Location: LCFF_X27_Y13_N15
\u0|cpu_nios|d_writedata[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|E_st_data[16]~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|d_writedata\(16));

-- Location: LCFF_X28_Y16_N27
\u0|leds|data_out[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|cpu_nios|d_writedata\(16),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|leds|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|leds|data_out\(16));

-- Location: LCCOMB_X28_Y16_N22
\u0|leds|readdata[16]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|leds|readdata\(16) = (!\u0|leds|Equal0~2_combout\ & \u0|leds|data_out\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|leds|Equal0~2_combout\,
	datad => \u0|leds|data_out\(16),
	combout => \u0|leds|readdata\(16));

-- Location: LCFF_X28_Y16_N23
\u0|leds_s1_translator|leds_s1_translator|av_readdata_pre[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|leds|readdata\(16),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|leds_s1_translator|leds_s1_translator|av_readdata_pre\(16));

-- Location: LCCOMB_X18_Y15_N10
\u0|cpu_nios|F_iw[16]~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_iw[16]~74_combout\ = (\u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(16) & ((\u0|rsp_xbar_demux_003|src0_valid~combout\) # ((\u0|rsp_xbar_demux_002|src0_valid~combout\ & 
-- \u0|leds_s1_translator|leds_s1_translator|av_readdata_pre\(16))))) # (!\u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(16) & (((\u0|rsp_xbar_demux_002|src0_valid~combout\ & 
-- \u0|leds_s1_translator|leds_s1_translator|av_readdata_pre\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(16),
	datab => \u0|rsp_xbar_demux_003|src0_valid~combout\,
	datac => \u0|rsp_xbar_demux_002|src0_valid~combout\,
	datad => \u0|leds_s1_translator|leds_s1_translator|av_readdata_pre\(16),
	combout => \u0|cpu_nios|F_iw[16]~74_combout\);

-- Location: LCCOMB_X19_Y18_N16
\u0|switches|read_mux_out[16]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|switches|read_mux_out\(16) = (\SW~combout\(16) & (!\u0|switches|Equal0~2_combout\ & ((!\u0|cmd_xbar_mux_001|WideOr1~0_combout\) # (!\u0|leds|Equal0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW~combout\(16),
	datab => \u0|leds|Equal0~1_combout\,
	datac => \u0|cmd_xbar_mux_001|WideOr1~0_combout\,
	datad => \u0|switches|Equal0~2_combout\,
	combout => \u0|switches|read_mux_out\(16));

-- Location: LCFF_X19_Y18_N17
\u0|switches|readdata[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|switches|read_mux_out\(16),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|switches|readdata\(16));

-- Location: LCFF_X19_Y17_N7
\u0|switches_s1_translator|switches_s1_translator|av_readdata_pre[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|switches|readdata\(16),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|switches_s1_translator|switches_s1_translator|av_readdata_pre\(16));

-- Location: LCCOMB_X19_Y17_N4
\u0|cpu_nios|F_iw[16]~130\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_iw[16]~130_combout\ = (\u0|cpu_nios|F_iw[16]~74_combout\) # ((\u0|switches_s1_translator|switches_s1_translator|read_latency_shift_reg\(0) & 
-- (\u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\ & \u0|switches_s1_translator|switches_s1_translator|av_readdata_pre\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|switches_s1_translator|switches_s1_translator|read_latency_shift_reg\(0),
	datab => \u0|cpu_nios|F_iw[16]~74_combout\,
	datac => \u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	datad => \u0|switches_s1_translator|switches_s1_translator|av_readdata_pre\(16),
	combout => \u0|cpu_nios|F_iw[16]~130_combout\);

-- Location: LCCOMB_X22_Y17_N22
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~14_combout\ = (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(8) & (((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|Equal1~0_combout\ & 
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|oci_ienable\(19))))) # (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(8) & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(8),
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(16),
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|Equal1~0_combout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|oci_ienable\(19),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~14_combout\);

-- Location: LCFF_X22_Y17_N23
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata\(16));

-- Location: LCFF_X19_Y17_N21
\u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata\(16),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(16));

-- Location: LCCOMB_X19_Y17_N20
\u0|cpu_nios|F_iw[16]~129\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_iw[16]~129_combout\ = ((\u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- (\u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\ & 
-- \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(16)))) # (!\u0|cpu_nios|D_iw[15]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datab => \u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	datac => \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(16),
	datad => \u0|cpu_nios|D_iw[15]~0_combout\,
	combout => \u0|cpu_nios|F_iw[16]~129_combout\);

-- Location: LCCOMB_X19_Y17_N28
\u0|cpu_nios|F_iw[16]~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_iw[16]~75_combout\ = (\u0|cpu_nios|F_iw[16]~130_combout\) # ((\u0|cpu_nios|F_iw[16]~129_combout\) # 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(0) & \u0|rsp_xbar_mux|src_payload~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(0),
	datab => \u0|rsp_xbar_mux|src_payload~1_combout\,
	datac => \u0|cpu_nios|F_iw[16]~130_combout\,
	datad => \u0|cpu_nios|F_iw[16]~129_combout\,
	combout => \u0|cpu_nios|F_iw[16]~75_combout\);

-- Location: LCFF_X19_Y17_N29
\u0|cpu_nios|D_iw[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|F_iw[16]~75_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|cpu_nios|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|D_iw\(16));

-- Location: LCCOMB_X21_Y14_N14
\u0|cpu_nios|Equal101~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|Equal101~3_combout\ = (\u0|cpu_nios|D_iw\(12) & \u0|cpu_nios|Equal101~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu_nios|D_iw\(12),
	datad => \u0|cpu_nios|Equal101~2_combout\,
	combout => \u0|cpu_nios|Equal101~3_combout\);

-- Location: LCCOMB_X29_Y14_N0
\u0|cpu_nios|Equal2~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|Equal2~3_combout\ = (!\u0|cpu_nios|D_iw\(1) & (!\u0|cpu_nios|D_iw\(0) & (\u0|cpu_nios|D_iw\(3) & \u0|cpu_nios|D_iw\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|D_iw\(1),
	datab => \u0|cpu_nios|D_iw\(0),
	datac => \u0|cpu_nios|D_iw\(3),
	datad => \u0|cpu_nios|D_iw\(4),
	combout => \u0|cpu_nios|Equal2~3_combout\);

-- Location: LCCOMB_X29_Y14_N8
\u0|cpu_nios|D_ctrl_logic~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|D_ctrl_logic~0_combout\ = (\u0|cpu_nios|D_iw\(2) & ((\u0|cpu_nios|Equal2~5_combout\) # ((\u0|cpu_nios|Equal2~1_combout\) # (\u0|cpu_nios|Equal2~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|D_iw\(2),
	datab => \u0|cpu_nios|Equal2~5_combout\,
	datac => \u0|cpu_nios|Equal2~1_combout\,
	datad => \u0|cpu_nios|Equal2~3_combout\,
	combout => \u0|cpu_nios|D_ctrl_logic~0_combout\);

-- Location: LCCOMB_X21_Y14_N16
\u0|cpu_nios|D_ctrl_logic~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|D_ctrl_logic~1_combout\ = (\u0|cpu_nios|D_ctrl_logic~0_combout\) # ((!\u0|cpu_nios|D_iw\(11) & (!\u0|cpu_nios|D_iw\(16) & \u0|cpu_nios|Equal101~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|D_iw\(11),
	datab => \u0|cpu_nios|D_iw\(16),
	datac => \u0|cpu_nios|Equal101~3_combout\,
	datad => \u0|cpu_nios|D_ctrl_logic~0_combout\,
	combout => \u0|cpu_nios|D_ctrl_logic~1_combout\);

-- Location: LCFF_X21_Y14_N17
\u0|cpu_nios|R_ctrl_logic\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|D_ctrl_logic~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|R_ctrl_logic~regout\);

-- Location: LCCOMB_X19_Y11_N16
\u0|cpu_nios|E_logic_result[11]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_logic_result[11]~15_combout\ = (\u0|cpu_nios|E_src2\(11) & (\u0|cpu_nios|R_logic_op\(1) $ (((\u0|cpu_nios|R_logic_op\(0) & \u0|cpu_nios|E_src1\(11)))))) # (!\u0|cpu_nios|E_src2\(11) & ((\u0|cpu_nios|R_logic_op\(1) & 
-- ((\u0|cpu_nios|E_src1\(11)))) # (!\u0|cpu_nios|R_logic_op\(1) & (!\u0|cpu_nios|R_logic_op\(0) & !\u0|cpu_nios|E_src1\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_src2\(11),
	datab => \u0|cpu_nios|R_logic_op\(0),
	datac => \u0|cpu_nios|R_logic_op\(1),
	datad => \u0|cpu_nios|E_src1\(11),
	combout => \u0|cpu_nios|E_logic_result[11]~15_combout\);

-- Location: LCCOMB_X18_Y13_N26
\u0|cpu_nios|W_alu_result[11]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|W_alu_result[11]~13_combout\ = (\u0|cpu_nios|R_ctrl_logic~regout\ & ((\u0|cpu_nios|E_logic_result[11]~15_combout\))) # (!\u0|cpu_nios|R_ctrl_logic~regout\ & (\u0|cpu_nios|E_arith_result[11]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_arith_result[11]~3_combout\,
	datab => \u0|cpu_nios|R_ctrl_logic~regout\,
	datad => \u0|cpu_nios|E_logic_result[11]~15_combout\,
	combout => \u0|cpu_nios|W_alu_result[11]~13_combout\);

-- Location: LCFF_X18_Y13_N27
\u0|cpu_nios|W_alu_result[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|W_alu_result[11]~13_combout\,
	sdata => \u0|cpu_nios|E_shift_rot_result\(11),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|cpu_nios|E_alu_result~14_combout\,
	sload => \u0|cpu_nios|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|W_alu_result\(11));

-- Location: LCCOMB_X18_Y13_N0
\u0|addr_router_001|Equal2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|addr_router_001|Equal2~1_combout\ = (\u0|cpu_nios|W_alu_result\(12) & (!\u0|cpu_nios|W_alu_result\(11) & (!\u0|cpu_nios|W_alu_result\(10) & !\u0|cpu_nios|W_alu_result\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|W_alu_result\(12),
	datab => \u0|cpu_nios|W_alu_result\(11),
	datac => \u0|cpu_nios|W_alu_result\(10),
	datad => \u0|cpu_nios|W_alu_result\(9),
	combout => \u0|addr_router_001|Equal2~1_combout\);

-- Location: LCCOMB_X20_Y11_N0
\u0|addr_router_001|Equal1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|addr_router_001|Equal1~0_combout\ = (\u0|cpu_nios|W_alu_result\(24) & (!\u0|cpu_nios|W_alu_result\(23) & (!\u0|cpu_nios|W_alu_result\(21) & !\u0|cpu_nios|W_alu_result\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|W_alu_result\(24),
	datab => \u0|cpu_nios|W_alu_result\(23),
	datac => \u0|cpu_nios|W_alu_result\(21),
	datad => \u0|cpu_nios|W_alu_result\(22),
	combout => \u0|addr_router_001|Equal1~0_combout\);

-- Location: LCCOMB_X21_Y14_N6
\u0|addr_router_001|Equal1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|addr_router_001|Equal1~1_combout\ = (!\u0|cpu_nios|W_alu_result\(19) & (!\u0|cpu_nios|W_alu_result\(18) & (!\u0|cpu_nios|W_alu_result\(20) & !\u0|cpu_nios|W_alu_result\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|W_alu_result\(19),
	datab => \u0|cpu_nios|W_alu_result\(18),
	datac => \u0|cpu_nios|W_alu_result\(20),
	datad => \u0|cpu_nios|W_alu_result\(17),
	combout => \u0|addr_router_001|Equal1~1_combout\);

-- Location: LCCOMB_X18_Y14_N14
\u0|addr_router_001|Equal2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|addr_router_001|Equal2~2_combout\ = (\u0|addr_router_001|Equal1~2_combout\ & (\u0|addr_router_001|Equal2~1_combout\ & (\u0|addr_router_001|Equal1~0_combout\ & \u0|addr_router_001|Equal1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|addr_router_001|Equal1~2_combout\,
	datab => \u0|addr_router_001|Equal2~1_combout\,
	datac => \u0|addr_router_001|Equal1~0_combout\,
	datad => \u0|addr_router_001|Equal1~1_combout\,
	combout => \u0|addr_router_001|Equal2~2_combout\);

-- Location: LCCOMB_X25_Y13_N24
\u0|cpu_nios|E_src1[6]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_src1[6]~18_combout\ = (\u0|cpu_nios|R_src1~18_combout\ & ((\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|q_b\(6)))) # (!\u0|cpu_nios|R_src1~18_combout\ & (\u0|cpu_nios|D_iw\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|D_iw\(10),
	datab => \u0|cpu_nios|R_src1~18_combout\,
	datad => \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|q_b\(6),
	combout => \u0|cpu_nios|E_src1[6]~18_combout\);

-- Location: LCFF_X25_Y13_N25
\u0|cpu_nios|E_src1[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|E_src1[6]~18_combout\,
	sdata => \u0|cpu_nios|F_pc_plus_one[4]~8_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|cpu_nios|R_src1~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|E_src1\(6));

-- Location: LCCOMB_X22_Y13_N30
\u0|cpu_nios|E_logic_result[6]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_logic_result[6]~19_combout\ = (\u0|cpu_nios|E_src1\(6) & (\u0|cpu_nios|R_logic_op\(1) $ (((\u0|cpu_nios|E_src2\(6) & \u0|cpu_nios|R_logic_op\(0)))))) # (!\u0|cpu_nios|E_src1\(6) & ((\u0|cpu_nios|R_logic_op\(1) & (\u0|cpu_nios|E_src2\(6))) # 
-- (!\u0|cpu_nios|R_logic_op\(1) & (!\u0|cpu_nios|E_src2\(6) & !\u0|cpu_nios|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100010101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|R_logic_op\(1),
	datab => \u0|cpu_nios|E_src1\(6),
	datac => \u0|cpu_nios|E_src2\(6),
	datad => \u0|cpu_nios|R_logic_op\(0),
	combout => \u0|cpu_nios|E_logic_result[6]~19_combout\);

-- Location: LCCOMB_X22_Y13_N10
\u0|cpu_nios|W_alu_result[6]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|W_alu_result[6]~18_combout\ = (\u0|cpu_nios|R_ctrl_logic~regout\ & ((\u0|cpu_nios|E_logic_result[6]~19_combout\))) # (!\u0|cpu_nios|R_ctrl_logic~regout\ & (\u0|cpu_nios|F_pc[4]~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|F_pc[4]~15_combout\,
	datab => \u0|cpu_nios|R_ctrl_logic~regout\,
	datad => \u0|cpu_nios|E_logic_result[6]~19_combout\,
	combout => \u0|cpu_nios|W_alu_result[6]~18_combout\);

-- Location: LCCOMB_X21_Y13_N20
\u0|cpu_nios|E_shift_rot_result_nxt[6]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_shift_rot_result_nxt[6]~19_combout\ = (\u0|cpu_nios|R_ctrl_shift_rot_right~regout\ & ((\u0|cpu_nios|E_shift_rot_result\(7)))) # (!\u0|cpu_nios|R_ctrl_shift_rot_right~regout\ & (\u0|cpu_nios|E_shift_rot_result\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|R_ctrl_shift_rot_right~regout\,
	datab => \u0|cpu_nios|E_shift_rot_result\(5),
	datad => \u0|cpu_nios|E_shift_rot_result\(7),
	combout => \u0|cpu_nios|E_shift_rot_result_nxt[6]~19_combout\);

-- Location: LCFF_X21_Y13_N21
\u0|cpu_nios|E_shift_rot_result[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|E_shift_rot_result_nxt[6]~19_combout\,
	sdata => \u0|cpu_nios|E_src1\(6),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|cpu_nios|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|E_shift_rot_result\(6));

-- Location: LCFF_X22_Y13_N11
\u0|cpu_nios|W_alu_result[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|W_alu_result[6]~18_combout\,
	sdata => \u0|cpu_nios|E_shift_rot_result\(6),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|cpu_nios|E_alu_result~14_combout\,
	sload => \u0|cpu_nios|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|W_alu_result\(6));

-- Location: LCCOMB_X23_Y13_N10
\u0|cpu_nios|E_logic_result[4]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_logic_result[4]~20_combout\ = (\u0|cpu_nios|E_src1\(4) & (\u0|cpu_nios|R_logic_op\(1) $ (((\u0|cpu_nios|R_logic_op\(0) & \u0|cpu_nios|E_src2\(4)))))) # (!\u0|cpu_nios|E_src1\(4) & ((\u0|cpu_nios|R_logic_op\(1) & ((\u0|cpu_nios|E_src2\(4)))) 
-- # (!\u0|cpu_nios|R_logic_op\(1) & (!\u0|cpu_nios|R_logic_op\(0) & !\u0|cpu_nios|E_src2\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|R_logic_op\(0),
	datab => \u0|cpu_nios|R_logic_op\(1),
	datac => \u0|cpu_nios|E_src1\(4),
	datad => \u0|cpu_nios|E_src2\(4),
	combout => \u0|cpu_nios|E_logic_result[4]~20_combout\);

-- Location: LCCOMB_X22_Y13_N4
\u0|cpu_nios|W_alu_result[4]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|W_alu_result[4]~20_combout\ = (\u0|cpu_nios|R_ctrl_logic~regout\ & (\u0|cpu_nios|E_logic_result[4]~20_combout\)) # (!\u0|cpu_nios|R_ctrl_logic~regout\ & ((\u0|cpu_nios|F_pc[2]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|R_ctrl_logic~regout\,
	datab => \u0|cpu_nios|E_logic_result[4]~20_combout\,
	datad => \u0|cpu_nios|F_pc[2]~16_combout\,
	combout => \u0|cpu_nios|W_alu_result[4]~20_combout\);

-- Location: LCFF_X22_Y13_N5
\u0|cpu_nios|W_alu_result[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|W_alu_result[4]~20_combout\,
	sdata => \u0|cpu_nios|E_shift_rot_result\(4),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|cpu_nios|E_alu_result~14_combout\,
	sload => \u0|cpu_nios|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|W_alu_result\(4));

-- Location: LCCOMB_X22_Y13_N8
\u0|addr_router_001|Equal4~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|addr_router_001|Equal4~2_combout\ = (\u0|cpu_nios|W_alu_result\(3) & (\u0|cpu_nios|W_alu_result\(6) & (!\u0|cpu_nios|W_alu_result\(4) & !\u0|cpu_nios|W_alu_result\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|W_alu_result\(3),
	datab => \u0|cpu_nios|W_alu_result\(6),
	datac => \u0|cpu_nios|W_alu_result\(4),
	datad => \u0|cpu_nios|W_alu_result\(5),
	combout => \u0|addr_router_001|Equal4~2_combout\);

-- Location: LCCOMB_X18_Y14_N8
\u0|cmd_xbar_demux_001|src3_valid~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_demux_001|src3_valid~0_combout\ = (\u0|addr_router_001|Equal2~0_combout\ & (\u0|leds_s1_translator|leds_s1_translator|av_begintransfer~0_combout\ & (\u0|addr_router_001|Equal2~2_combout\ & \u0|addr_router_001|Equal4~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|addr_router_001|Equal2~0_combout\,
	datab => \u0|leds_s1_translator|leds_s1_translator|av_begintransfer~0_combout\,
	datac => \u0|addr_router_001|Equal2~2_combout\,
	datad => \u0|addr_router_001|Equal4~2_combout\,
	combout => \u0|cmd_xbar_demux_001|src3_valid~0_combout\);

-- Location: LCCOMB_X17_Y16_N14
\u0|cmd_xbar_mux_003|arb|top_priority_reg~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_003|arb|top_priority_reg~1_combout\ = (\u0|cmd_xbar_mux_003|arb|top_priority_reg\(1) & (((\u0|cmd_xbar_demux_001|src3_valid~0_combout\) # (!\u0|cmd_xbar_demux|src3_valid~0_combout\)))) # (!\u0|cmd_xbar_mux_003|arb|top_priority_reg\(1) & 
-- (!\u0|cmd_xbar_mux_003|arb|top_priority_reg\(0) & (\u0|cmd_xbar_demux_001|src3_valid~0_combout\ & !\u0|cmd_xbar_demux|src3_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_003|arb|top_priority_reg\(1),
	datab => \u0|cmd_xbar_mux_003|arb|top_priority_reg\(0),
	datac => \u0|cmd_xbar_demux_001|src3_valid~0_combout\,
	datad => \u0|cmd_xbar_demux|src3_valid~0_combout\,
	combout => \u0|cmd_xbar_mux_003|arb|top_priority_reg~1_combout\);

-- Location: LCCOMB_X17_Y16_N10
\u0|cmd_xbar_mux_003|WideOr1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_003|WideOr1~0_combout\ = (\u0|cmd_xbar_mux_003|arb|top_priority_reg\(1) & (((\u0|cmd_xbar_demux_001|src3_valid~0_combout\) # (\u0|cmd_xbar_demux|src3_valid~0_combout\)))) # (!\u0|cmd_xbar_mux_003|arb|top_priority_reg\(1) & 
-- (!\u0|cmd_xbar_mux_003|arb|top_priority_reg\(0) & ((\u0|cmd_xbar_demux_001|src3_valid~0_combout\) # (\u0|cmd_xbar_demux|src3_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_003|arb|top_priority_reg\(1),
	datab => \u0|cmd_xbar_mux_003|arb|top_priority_reg\(0),
	datac => \u0|cmd_xbar_demux_001|src3_valid~0_combout\,
	datad => \u0|cmd_xbar_demux|src3_valid~0_combout\,
	combout => \u0|cmd_xbar_mux_003|WideOr1~0_combout\);

-- Location: LCCOMB_X17_Y16_N26
\u0|cmd_xbar_mux_003|arb|top_priority_reg~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_003|arb|top_priority_reg~4_combout\ = (!\u0|cmd_xbar_mux_003|arb|top_priority_reg~3_combout\ & (((!\u0|cmd_xbar_mux_003|WideOr1~0_combout\) # (!\u0|cmd_xbar_mux_003|arb|top_priority_reg~1_combout\)) # 
-- (!\u0|cmd_xbar_demux_001|sink_ready~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_003|arb|top_priority_reg~3_combout\,
	datab => \u0|cmd_xbar_demux_001|sink_ready~2_combout\,
	datac => \u0|cmd_xbar_mux_003|arb|top_priority_reg~1_combout\,
	datad => \u0|cmd_xbar_mux_003|WideOr1~0_combout\,
	combout => \u0|cmd_xbar_mux_003|arb|top_priority_reg~4_combout\);

-- Location: LCFF_X17_Y16_N27
\u0|cmd_xbar_mux_003|arb|top_priority_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_003|arb|top_priority_reg~4_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cmd_xbar_mux_003|arb|top_priority_reg\(0));

-- Location: LCCOMB_X17_Y16_N24
\u0|cmd_xbar_mux_003|src_payload~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_003|src_payload~2_combout\ = (\u0|cmd_xbar_demux|src3_valid~0_combout\ & (((\u0|cmd_xbar_mux_003|arb|top_priority_reg\(1) & !\u0|cmd_xbar_demux_001|src3_valid~0_combout\)) # (!\u0|cmd_xbar_mux_003|arb|top_priority_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_003|arb|top_priority_reg\(1),
	datab => \u0|cmd_xbar_mux_003|arb|top_priority_reg\(0),
	datac => \u0|cmd_xbar_demux_001|src3_valid~0_combout\,
	datad => \u0|cmd_xbar_demux|src3_valid~0_combout\,
	combout => \u0|cmd_xbar_mux_003|src_payload~2_combout\);

-- Location: LCCOMB_X17_Y16_N22
\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ = 
-- (\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82]~regout\)) # 
-- (!\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & ((\u0|cmd_xbar_mux_003|src_payload~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82]~regout\,
	datad => \u0|cmd_xbar_mux_003|src_payload~2_combout\,
	combout => \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\);

-- Location: LCCOMB_X17_Y17_N20
\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ = 
-- (\u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # 
-- (!\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	combout => \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: LCFF_X17_Y17_N5
\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\);

-- Location: LCCOMB_X17_Y17_N4
\u0|rsp_xbar_demux_003|src0_valid\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_demux_003|src0_valid~combout\ = (\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\ & 
-- \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	datad => \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	combout => \u0|rsp_xbar_demux_003|src0_valid~combout\);

-- Location: LCCOMB_X20_Y17_N16
\u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout\ = !\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout\,
	combout => \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout\);

-- Location: LCFF_X20_Y17_N17
\u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(13));

-- Location: LCCOMB_X20_Y17_N30
\u0|cpu_nios|F_iw[13]~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_iw[13]~59_combout\ = (\u0|rsp_xbar_demux_002|src0_valid~combout\ & ((\u0|leds_s1_translator|leds_s1_translator|av_readdata_pre\(13)) # ((\u0|rsp_xbar_demux_003|src0_valid~combout\ & 
-- \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(13))))) # (!\u0|rsp_xbar_demux_002|src0_valid~combout\ & (\u0|rsp_xbar_demux_003|src0_valid~combout\ & 
-- (\u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_demux_002|src0_valid~combout\,
	datab => \u0|rsp_xbar_demux_003|src0_valid~combout\,
	datac => \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(13),
	datad => \u0|leds_s1_translator|leds_s1_translator|av_readdata_pre\(13),
	combout => \u0|cpu_nios|F_iw[13]~59_combout\);

-- Location: LCCOMB_X19_Y17_N2
\u0|cpu_nios|F_iw[13]~126\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_iw[13]~126_combout\ = (\u0|cpu_nios|F_iw[13]~59_combout\) # ((\u0|switches_s1_translator|switches_s1_translator|read_latency_shift_reg\(0) & (\u0|switches_s1_translator|switches_s1_translator|av_readdata_pre\(13) & 
-- \u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|switches_s1_translator|switches_s1_translator|read_latency_shift_reg\(0),
	datab => \u0|switches_s1_translator|switches_s1_translator|av_readdata_pre\(13),
	datac => \u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	datad => \u0|cpu_nios|F_iw[13]~59_combout\,
	combout => \u0|cpu_nios|F_iw[13]~126_combout\);

-- Location: LCCOMB_X19_Y17_N10
\u0|cpu_nios|F_iw[13]~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_iw[13]~60_combout\ = (\u0|cpu_nios|F_iw[13]~125_combout\) # ((\u0|cpu_nios|F_iw[13]~126_combout\) # ((\u0|width_adapter_001|width_adapter_001|out_data[13]~5_combout\ & \u0|rsp_xbar_demux_004|src0_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|F_iw[13]~125_combout\,
	datab => \u0|cpu_nios|F_iw[13]~126_combout\,
	datac => \u0|width_adapter_001|width_adapter_001|out_data[13]~5_combout\,
	datad => \u0|rsp_xbar_demux_004|src0_valid~0_combout\,
	combout => \u0|cpu_nios|F_iw[13]~60_combout\);

-- Location: LCFF_X19_Y17_N11
\u0|cpu_nios|D_iw[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|F_iw[13]~60_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|cpu_nios|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|D_iw\(13));

-- Location: LCCOMB_X28_Y14_N18
\u0|cpu_nios|Equal101~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|Equal101~2_combout\ = (!\u0|cpu_nios|D_iw\(2) & (\u0|cpu_nios|D_iw\(13) & (\u0|cpu_nios|D_iw\(5) & \u0|cpu_nios|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|D_iw\(2),
	datab => \u0|cpu_nios|D_iw\(13),
	datac => \u0|cpu_nios|D_iw\(5),
	datad => \u0|cpu_nios|Equal2~0_combout\,
	combout => \u0|cpu_nios|Equal101~2_combout\);

-- Location: LCCOMB_X28_Y15_N6
\u0|cpu_nios|Equal101~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|Equal101~4_combout\ = (\u0|cpu_nios|Equal101~2_combout\ & \u0|cpu_nios|D_iw\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu_nios|Equal101~2_combout\,
	datad => \u0|cpu_nios|D_iw\(16),
	combout => \u0|cpu_nios|Equal101~4_combout\);

-- Location: LCCOMB_X28_Y15_N24
\u0|cpu_nios|D_ctrl_break~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|D_ctrl_break~0_combout\ = (!\u0|cpu_nios|D_iw\(14) & (\u0|cpu_nios|D_iw\(15) & (!\u0|cpu_nios|D_iw\(12) & \u0|cpu_nios|Equal101~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|D_iw\(14),
	datab => \u0|cpu_nios|D_iw\(15),
	datac => \u0|cpu_nios|D_iw\(12),
	datad => \u0|cpu_nios|Equal101~4_combout\,
	combout => \u0|cpu_nios|D_ctrl_break~0_combout\);

-- Location: LCFF_X28_Y15_N25
\u0|cpu_nios|R_ctrl_break\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|D_ctrl_break~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|R_ctrl_break~regout\);

-- Location: LCCOMB_X24_Y15_N18
\u0|cpu_nios|hbreak_enabled~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|hbreak_enabled~0_combout\ = (\u0|cpu_nios|R_ctrl_break~regout\) # ((!\u0|cpu_nios|Equal101~8_combout\ & \u0|cpu_nios|hbreak_enabled~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|Equal101~8_combout\,
	datac => \u0|cpu_nios|hbreak_enabled~regout\,
	datad => \u0|cpu_nios|R_ctrl_break~regout\,
	combout => \u0|cpu_nios|hbreak_enabled~0_combout\);

-- Location: LCFF_X24_Y15_N19
\u0|cpu_nios|hbreak_enabled\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|hbreak_enabled~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|cpu_nios|E_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|hbreak_enabled~regout\);

-- Location: LCCOMB_X23_Y18_N2
\u0|cmd_xbar_mux|src_payload~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux|src_payload~0_combout\ = (\u0|cmd_xbar_mux|arb|grant[1]~0_combout\ & \u0|cpu_nios|hbreak_enabled~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|cmd_xbar_mux|arb|grant[1]~0_combout\,
	datad => \u0|cpu_nios|hbreak_enabled~regout\,
	combout => \u0|cmd_xbar_mux|src_payload~0_combout\);

-- Location: LCFF_X23_Y18_N3
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|debugaccess\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux|src_payload~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|debugaccess~regout\);

-- Location: LCCOMB_X23_Y18_N18
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|take_action_oci_intr_mask_reg~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\ = (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|Equal1~0_combout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|write~regout\ & \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|debugaccess~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|Equal1~0_combout\,
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|write~regout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|debugaccess~regout\,
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\);

-- Location: LCFF_X22_Y18_N13
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|oci_ienable[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|oci_ienable[19]~feeder_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|oci_ienable\(19));

-- Location: LCCOMB_X21_Y17_N24
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~0_combout\ = (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(8) & (((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|Equal1~0_combout\ & 
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|oci_ienable\(19))))) # (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(8) & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(4),
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|Equal1~0_combout\,
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(8),
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|oci_ienable\(19),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~0_combout\);

-- Location: LCFF_X21_Y17_N25
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata\(4));

-- Location: LCFF_X21_Y17_N7
\u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata\(4),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(4));

-- Location: LCCOMB_X21_Y17_N6
\u0|cpu_nios|F_iw[4]~118\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_iw[4]~118_combout\ = ((\u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\ & 
-- (\u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(4) & \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|read_latency_shift_reg\(0)))) # (!\u0|cpu_nios|D_iw[15]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|D_iw[15]~0_combout\,
	datab => \u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	datac => \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(4),
	datad => \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \u0|cpu_nios|F_iw[4]~118_combout\);

-- Location: LCCOMB_X21_Y17_N16
\u0|cpu_nios|F_iw[4]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_iw[4]~37_combout\ = (\u0|cpu_nios|F_iw[4]~119_combout\) # ((\u0|cpu_nios|F_iw[4]~118_combout\) # ((\u0|rsp_xbar_demux_004|src0_valid~0_combout\ & \u0|width_adapter_001|width_adapter_001|out_data[4]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|F_iw[4]~119_combout\,
	datab => \u0|rsp_xbar_demux_004|src0_valid~0_combout\,
	datac => \u0|width_adapter_001|width_adapter_001|out_data[4]~0_combout\,
	datad => \u0|cpu_nios|F_iw[4]~118_combout\,
	combout => \u0|cpu_nios|F_iw[4]~37_combout\);

-- Location: LCFF_X21_Y17_N17
\u0|cpu_nios|D_iw[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|F_iw[4]~37_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|cpu_nios|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|D_iw\(4));

-- Location: LCCOMB_X29_Y14_N24
\u0|cpu_nios|Equal2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|Equal2~0_combout\ = (\u0|cpu_nios|D_iw\(1) & (!\u0|cpu_nios|D_iw\(0) & (\u0|cpu_nios|D_iw\(3) & \u0|cpu_nios|D_iw\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|D_iw\(1),
	datab => \u0|cpu_nios|D_iw\(0),
	datac => \u0|cpu_nios|D_iw\(3),
	datad => \u0|cpu_nios|D_iw\(4),
	combout => \u0|cpu_nios|Equal2~0_combout\);

-- Location: LCCOMB_X28_Y14_N28
\u0|cpu_nios|Equal2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|Equal2~4_combout\ = (!\u0|cpu_nios|D_iw\(2) & (\u0|cpu_nios|D_iw\(5) & \u0|cpu_nios|Equal2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu_nios|D_iw\(2),
	datac => \u0|cpu_nios|D_iw\(5),
	datad => \u0|cpu_nios|Equal2~0_combout\,
	combout => \u0|cpu_nios|Equal2~4_combout\);

-- Location: LCCOMB_X24_Y14_N4
\u0|cpu_nios|D_logic_op[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|D_logic_op[0]~1_combout\ = (\u0|cpu_nios|D_ctrl_alu_force_xor~9_combout\) # ((\u0|cpu_nios|Equal2~4_combout\ & (\u0|cpu_nios|D_iw\(14))) # (!\u0|cpu_nios|Equal2~4_combout\ & ((\u0|cpu_nios|D_iw\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|D_ctrl_alu_force_xor~9_combout\,
	datab => \u0|cpu_nios|D_iw\(14),
	datac => \u0|cpu_nios|D_iw\(3),
	datad => \u0|cpu_nios|Equal2~4_combout\,
	combout => \u0|cpu_nios|D_logic_op[0]~1_combout\);

-- Location: LCFF_X24_Y14_N5
\u0|cpu_nios|R_logic_op[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|D_logic_op[0]~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|R_logic_op\(0));

-- Location: LCCOMB_X24_Y11_N18
\u0|cpu_nios|E_logic_result[10]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_logic_result[10]~16_combout\ = (\u0|cpu_nios|E_src1\(10) & (\u0|cpu_nios|R_logic_op\(1) $ (((\u0|cpu_nios|R_logic_op\(0) & \u0|cpu_nios|E_src2\(10)))))) # (!\u0|cpu_nios|E_src1\(10) & ((\u0|cpu_nios|R_logic_op\(1) & 
-- ((\u0|cpu_nios|E_src2\(10)))) # (!\u0|cpu_nios|R_logic_op\(1) & (!\u0|cpu_nios|R_logic_op\(0) & !\u0|cpu_nios|E_src2\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_src1\(10),
	datab => \u0|cpu_nios|R_logic_op\(1),
	datac => \u0|cpu_nios|R_logic_op\(0),
	datad => \u0|cpu_nios|E_src2\(10),
	combout => \u0|cpu_nios|E_logic_result[10]~16_combout\);

-- Location: LCCOMB_X18_Y13_N4
\u0|cpu_nios|W_alu_result[10]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|W_alu_result[10]~14_combout\ = (\u0|cpu_nios|R_ctrl_logic~regout\ & (\u0|cpu_nios|E_logic_result[10]~16_combout\)) # (!\u0|cpu_nios|R_ctrl_logic~regout\ & ((\u0|cpu_nios|F_pc[8]~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|R_ctrl_logic~regout\,
	datab => \u0|cpu_nios|E_logic_result[10]~16_combout\,
	datad => \u0|cpu_nios|F_pc[8]~11_combout\,
	combout => \u0|cpu_nios|W_alu_result[10]~14_combout\);

-- Location: LCFF_X18_Y13_N5
\u0|cpu_nios|W_alu_result[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|W_alu_result[10]~14_combout\,
	sdata => \u0|cpu_nios|E_shift_rot_result\(10),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|cpu_nios|E_alu_result~14_combout\,
	sload => \u0|cpu_nios|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|W_alu_result\(10));

-- Location: LCCOMB_X18_Y13_N18
\u0|cmd_xbar_mux|src_data[46]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux|src_data\(46) = (\u0|cmd_xbar_mux|WideOr1~0_combout\ & ((\u0|cpu_nios|F_pc\(8)) # ((\u0|cmd_xbar_mux|arb|grant[1]~0_combout\ & \u0|cpu_nios|W_alu_result\(10))))) # (!\u0|cmd_xbar_mux|WideOr1~0_combout\ & 
-- (\u0|cmd_xbar_mux|arb|grant[1]~0_combout\ & (\u0|cpu_nios|W_alu_result\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux|WideOr1~0_combout\,
	datab => \u0|cmd_xbar_mux|arb|grant[1]~0_combout\,
	datac => \u0|cpu_nios|W_alu_result\(10),
	datad => \u0|cpu_nios|F_pc\(8),
	combout => \u0|cmd_xbar_mux|src_data\(46));

-- Location: LCFF_X18_Y13_N19
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux|src_data\(46),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(8));

-- Location: LCCOMB_X24_Y16_N8
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~11_combout\ = (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(8) & (((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|Equal1~0_combout\ & 
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|oci_ienable\(19))))) # (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(8) & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(11),
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|Equal1~0_combout\,
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(8),
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|oci_ienable\(19),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~11_combout\);

-- Location: LCFF_X24_Y16_N9
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata\(11));

-- Location: LCFF_X24_Y16_N31
\u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata\(11),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(11));

-- Location: LCCOMB_X19_Y16_N26
\u0|cpu_nios|F_iw[11]~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_iw[11]~66_combout\ = ((\u0|cpu_nios|F_iw[11]~65_combout\) # ((\u0|rsp_xbar_demux|src0_valid~combout\ & \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(11)))) # 
-- (!\u0|cpu_nios|D_iw[15]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|D_iw[15]~0_combout\,
	datab => \u0|rsp_xbar_demux|src0_valid~combout\,
	datac => \u0|cpu_nios|F_iw[11]~65_combout\,
	datad => \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(11),
	combout => \u0|cpu_nios|F_iw[11]~66_combout\);

-- Location: LCCOMB_X19_Y16_N0
\u0|cpu_nios|F_iw[11]~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_iw[11]~67_combout\ = (\u0|cpu_nios|F_iw[11]~66_combout\) # ((\u0|width_adapter_001|width_adapter_001|out_data[11]~6_combout\ & \u0|rsp_xbar_demux_004|src0_valid~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|width_adapter_001|width_adapter_001|out_data[11]~6_combout\,
	datac => \u0|rsp_xbar_demux_004|src0_valid~0_combout\,
	datad => \u0|cpu_nios|F_iw[11]~66_combout\,
	combout => \u0|cpu_nios|F_iw[11]~67_combout\);

-- Location: LCFF_X19_Y16_N1
\u0|cpu_nios|D_iw[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|F_iw[11]~67_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|cpu_nios|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|D_iw\(11));

-- Location: LCCOMB_X28_Y15_N2
\u0|cpu_nios|D_ctrl_implicit_dst_eretaddr~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|D_ctrl_implicit_dst_eretaddr~1_combout\ = (!\u0|cpu_nios|D_iw\(14) & (\u0|cpu_nios|D_iw\(13) & ((\u0|cpu_nios|D_iw\(11)) # (!\u0|cpu_nios|D_iw\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|D_iw\(14),
	datab => \u0|cpu_nios|D_iw\(12),
	datac => \u0|cpu_nios|D_iw\(11),
	datad => \u0|cpu_nios|D_iw\(13),
	combout => \u0|cpu_nios|D_ctrl_implicit_dst_eretaddr~1_combout\);

-- Location: LCCOMB_X28_Y15_N28
\u0|cpu_nios|D_ctrl_implicit_dst_eretaddr~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|D_ctrl_implicit_dst_eretaddr~0_combout\ = (\u0|cpu_nios|D_iw\(16) & (!\u0|cpu_nios|D_iw\(15) & \u0|cpu_nios|Equal2~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu_nios|D_iw\(16),
	datac => \u0|cpu_nios|D_iw\(15),
	datad => \u0|cpu_nios|Equal2~4_combout\,
	combout => \u0|cpu_nios|D_ctrl_implicit_dst_eretaddr~0_combout\);

-- Location: LCCOMB_X28_Y15_N12
\u0|cpu_nios|D_dst_regnum[2]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|D_dst_regnum[2]~1_combout\ = (\u0|cpu_nios|D_ctrl_implicit_dst_retaddr~0_combout\) # (((\u0|cpu_nios|D_ctrl_implicit_dst_eretaddr~1_combout\ & \u0|cpu_nios|D_ctrl_implicit_dst_eretaddr~0_combout\)) # 
-- (!\u0|cpu_nios|D_ctrl_exception~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|D_ctrl_implicit_dst_retaddr~0_combout\,
	datab => \u0|cpu_nios|D_ctrl_implicit_dst_eretaddr~1_combout\,
	datac => \u0|cpu_nios|D_ctrl_exception~7_combout\,
	datad => \u0|cpu_nios|D_ctrl_implicit_dst_eretaddr~0_combout\,
	combout => \u0|cpu_nios|D_dst_regnum[2]~1_combout\);

-- Location: LCCOMB_X25_Y12_N22
\u0|cpu_nios|D_dst_regnum[1]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|D_dst_regnum[1]~6_combout\ = (\u0|cpu_nios|D_ctrl_implicit_dst_retaddr~0_combout\) # ((\u0|cpu_nios|D_dst_regnum[1]~0_combout\ & !\u0|cpu_nios|D_dst_regnum[2]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|D_dst_regnum[1]~0_combout\,
	datab => \u0|cpu_nios|D_ctrl_implicit_dst_retaddr~0_combout\,
	datad => \u0|cpu_nios|D_dst_regnum[2]~1_combout\,
	combout => \u0|cpu_nios|D_dst_regnum[1]~6_combout\);

-- Location: LCFF_X25_Y12_N23
\u0|cpu_nios|R_dst_regnum[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|D_dst_regnum[1]~6_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|R_dst_regnum\(1));

-- Location: LCCOMB_X27_Y13_N20
\u0|cpu_nios|R_src2_lo[6]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|R_src2_lo[6]~3_combout\ = (!\u0|cpu_nios|R_src2_lo~0_combout\ & ((\u0|cpu_nios|R_src2_use_imm~regout\ & ((\u0|cpu_nios|D_iw\(12)))) # (!\u0|cpu_nios|R_src2_use_imm~regout\ & 
-- (\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|R_src2_use_imm~regout\,
	datab => \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(6),
	datac => \u0|cpu_nios|D_iw\(12),
	datad => \u0|cpu_nios|R_src2_lo~0_combout\,
	combout => \u0|cpu_nios|R_src2_lo[6]~3_combout\);

-- Location: LCFF_X27_Y13_N21
\u0|cpu_nios|E_src2[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|R_src2_lo[6]~3_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|E_src2\(6));

-- Location: LCCOMB_X20_Y13_N20
\u0|cpu_nios|F_pc[4]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_pc[4]~15_combout\ = (\u0|cpu_nios|E_alu_sub~regout\ & ((\u0|cpu_nios|Add1~12_combout\))) # (!\u0|cpu_nios|E_alu_sub~regout\ & (\u0|cpu_nios|Add2~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_alu_sub~regout\,
	datab => \u0|cpu_nios|Add2~12_combout\,
	datad => \u0|cpu_nios|Add1~12_combout\,
	combout => \u0|cpu_nios|F_pc[4]~15_combout\);

-- Location: LCFF_X20_Y13_N21
\u0|cpu_nios|F_pc[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|F_pc[4]~15_combout\,
	sdata => \u0|cpu_nios|F_pc_plus_one[4]~8_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|cpu_nios|W_status_reg_pie_inst_nxt~0_combout\,
	sload => \u0|cpu_nios|F_pc_sel_nxt.10~0_combout\,
	ena => \u0|cpu_nios|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|F_pc\(4));

-- Location: LCCOMB_X23_Y19_N30
\u0|cmd_xbar_mux|src_data[42]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux|src_data\(42) = (\u0|cmd_xbar_mux|WideOr1~0_combout\ & ((\u0|cpu_nios|F_pc\(4)) # ((\u0|cmd_xbar_mux|arb|grant[1]~0_combout\ & \u0|cpu_nios|W_alu_result\(6))))) # (!\u0|cmd_xbar_mux|WideOr1~0_combout\ & 
-- (((\u0|cmd_xbar_mux|arb|grant[1]~0_combout\ & \u0|cpu_nios|W_alu_result\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux|WideOr1~0_combout\,
	datab => \u0|cpu_nios|F_pc\(4),
	datac => \u0|cmd_xbar_mux|arb|grant[1]~0_combout\,
	datad => \u0|cpu_nios|W_alu_result\(6),
	combout => \u0|cmd_xbar_mux|src_data\(42));

-- Location: LCFF_X23_Y19_N31
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux|src_data\(42),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(4));

-- Location: LCCOMB_X23_Y19_N24
\u0|cmd_xbar_mux|src_data[41]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux|src_data\(41) = (\u0|cmd_xbar_mux|WideOr1~0_combout\ & ((\u0|cpu_nios|F_pc\(3)) # ((\u0|cmd_xbar_mux|arb|grant[1]~0_combout\ & \u0|cpu_nios|W_alu_result\(5))))) # (!\u0|cmd_xbar_mux|WideOr1~0_combout\ & 
-- (((\u0|cmd_xbar_mux|arb|grant[1]~0_combout\ & \u0|cpu_nios|W_alu_result\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux|WideOr1~0_combout\,
	datab => \u0|cpu_nios|F_pc\(3),
	datac => \u0|cmd_xbar_mux|arb|grant[1]~0_combout\,
	datad => \u0|cpu_nios|W_alu_result\(5),
	combout => \u0|cmd_xbar_mux|src_data\(41));

-- Location: LCFF_X23_Y19_N25
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux|src_data\(41),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(3));

-- Location: LCCOMB_X23_Y19_N28
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|Equal0~1_combout\ = (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(2) & (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(4) & 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(3) & !\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(2),
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(4),
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(3),
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(1),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|Equal0~1_combout\);

-- Location: LCCOMB_X23_Y17_N6
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|Equal1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|Equal1~0_combout\ = (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|Equal0~0_combout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(0) & \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|Equal0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|Equal0~0_combout\,
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(0),
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|Equal0~1_combout\,
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|Equal1~0_combout\);

-- Location: LCCOMB_X22_Y18_N18
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~27_combout\ = (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(8) & (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|oci_ienable\(19) & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|Equal1~0_combout\))) # (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(8) & 
-- (((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|oci_ienable\(19),
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|Equal1~0_combout\,
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(8),
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(17),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~27_combout\);

-- Location: LCFF_X22_Y18_N19
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata\(17));

-- Location: LCFF_X20_Y18_N31
\u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata\(17),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(17));

-- Location: LCCOMB_X20_Y18_N22
\u0|cpu_nios|F_iw[17]~108\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_iw[17]~108_combout\ = (\u0|rsp_xbar_demux|src0_valid~combout\ & ((\u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(17)) # ((\u0|rsp_xbar_demux_001|src0_valid~combout\ & 
-- \u0|switches_s1_translator|switches_s1_translator|av_readdata_pre\(17))))) # (!\u0|rsp_xbar_demux|src0_valid~combout\ & (\u0|rsp_xbar_demux_001|src0_valid~combout\ & (\u0|switches_s1_translator|switches_s1_translator|av_readdata_pre\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_demux|src0_valid~combout\,
	datab => \u0|rsp_xbar_demux_001|src0_valid~combout\,
	datac => \u0|switches_s1_translator|switches_s1_translator|av_readdata_pre\(17),
	datad => \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(17),
	combout => \u0|cpu_nios|F_iw[17]~108_combout\);

-- Location: LCCOMB_X22_Y16_N28
\u0|cpu_nios|F_iw[17]~109\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_iw[17]~109_combout\ = (\u0|leds_s1_translator|leds_s1_translator|av_readdata_pre\(17) & ((\u0|rsp_xbar_demux_002|src0_valid~combout\) # 
-- ((\u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(17) & \u0|rsp_xbar_demux_003|src0_valid~combout\)))) # (!\u0|leds_s1_translator|leds_s1_translator|av_readdata_pre\(17) & 
-- (\u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(17) & (\u0|rsp_xbar_demux_003|src0_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|leds_s1_translator|leds_s1_translator|av_readdata_pre\(17),
	datab => \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(17),
	datac => \u0|rsp_xbar_demux_003|src0_valid~combout\,
	datad => \u0|rsp_xbar_demux_002|src0_valid~combout\,
	combout => \u0|cpu_nios|F_iw[17]~109_combout\);

-- Location: LCCOMB_X19_Y16_N2
\u0|cpu_nios|F_iw[17]~110\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_iw[17]~110_combout\ = (\u0|cpu_nios|F_iw[17]~108_combout\) # ((\u0|cpu_nios|F_iw[17]~109_combout\) # ((\u0|rsp_xbar_mux|src_payload~1_combout\ & 
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_mux|src_payload~1_combout\,
	datab => \u0|cpu_nios|F_iw[17]~108_combout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(1),
	datad => \u0|cpu_nios|F_iw[17]~109_combout\,
	combout => \u0|cpu_nios|F_iw[17]~110_combout\);

-- Location: LCCOMB_X19_Y16_N14
\u0|cpu_nios|F_iw[17]~111\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_iw[17]~111_combout\ = (\u0|cpu_nios|D_iw[15]~0_combout\ & (((\u0|cpu_nios|F_iw[17]~110_combout\)))) # (!\u0|cpu_nios|D_iw[15]~0_combout\ & (((\u0|cpu_nios|hbreak_enabled~regout\)) # (!\u0|cpu_nios|hbreak_req~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|D_iw[15]~0_combout\,
	datab => \u0|cpu_nios|hbreak_req~0_combout\,
	datac => \u0|cpu_nios|F_iw[17]~110_combout\,
	datad => \u0|cpu_nios|hbreak_enabled~regout\,
	combout => \u0|cpu_nios|F_iw[17]~111_combout\);

-- Location: LCFF_X19_Y16_N15
\u0|cpu_nios|D_iw[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|F_iw[17]~111_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|cpu_nios|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|D_iw\(17));

-- Location: LCCOMB_X25_Y12_N12
\u0|cpu_nios|D_dst_regnum[0]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|D_dst_regnum[0]~5_combout\ = (\u0|cpu_nios|D_dst_regnum[2]~1_combout\) # ((\u0|cpu_nios|D_ctrl_b_is_dst~2_combout\ & (\u0|cpu_nios|D_iw\(22))) # (!\u0|cpu_nios|D_ctrl_b_is_dst~2_combout\ & ((\u0|cpu_nios|D_iw\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|D_ctrl_b_is_dst~2_combout\,
	datab => \u0|cpu_nios|D_iw\(22),
	datac => \u0|cpu_nios|D_iw\(17),
	datad => \u0|cpu_nios|D_dst_regnum[2]~1_combout\,
	combout => \u0|cpu_nios|D_dst_regnum[0]~5_combout\);

-- Location: LCFF_X25_Y12_N13
\u0|cpu_nios|R_dst_regnum[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|D_dst_regnum[0]~5_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|R_dst_regnum\(0));

-- Location: LCFF_X25_Y17_N1
\u0|cpu_nios|d_writedata[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(3),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|d_writedata\(3));

-- Location: LCCOMB_X25_Y17_N12
\u0|cmd_xbar_mux|src_payload~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux|src_payload~2_combout\ = (\u0|cmd_xbar_mux|arb|grant[1]~0_combout\ & \u0|cpu_nios|d_writedata\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cmd_xbar_mux|arb|grant[1]~0_combout\,
	datad => \u0|cpu_nios|d_writedata\(3),
	combout => \u0|cmd_xbar_mux|src_payload~2_combout\);

-- Location: LCFF_X25_Y17_N13
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux|src_payload~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata\(3));

-- Location: LCCOMB_X22_Y18_N28
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|oci_single_step_mode~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|oci_single_step_mode~0_combout\ = (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|take_action_ocireg~0_combout\ & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata\(3)))) # (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|take_action_ocireg~0_combout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|oci_single_step_mode~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|take_action_ocireg~0_combout\,
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|oci_single_step_mode~regout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata\(3),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|oci_single_step_mode~0_combout\);

-- Location: LCFF_X22_Y18_N29
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|oci_single_step_mode\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|oci_single_step_mode~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|oci_single_step_mode~regout\);

-- Location: LCCOMB_X22_Y18_N30
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~1_combout\ = (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|Equal0~2_combout\ & 
-- (((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|oci_single_step_mode~regout\)))) # (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|Equal0~2_combout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|oci_ienable\(19) & ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|oci_ienable\(19),
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|oci_single_step_mode~regout\,
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|Equal0~2_combout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|Equal1~0_combout\,
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~1_combout\);

-- Location: LCCOMB_X22_Y18_N8
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata[3]~feeder_combout\ = \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~1_combout\,
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata[3]~feeder_combout\);

-- Location: LCFF_X22_Y18_N9
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata[3]~feeder_combout\,
	sdata => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(3),
	sload => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata\(3));

-- Location: LCFF_X19_Y15_N27
\u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata\(3),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(3));

-- Location: LCCOMB_X19_Y15_N26
\u0|cpu_nios|F_iw[3]~120\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_iw[3]~120_combout\ = ((\u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- (\u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\ & 
-- \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(3)))) # (!\u0|cpu_nios|D_iw[15]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datab => \u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	datac => \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(3),
	datad => \u0|cpu_nios|D_iw[15]~0_combout\,
	combout => \u0|cpu_nios|F_iw[3]~120_combout\);

-- Location: LCCOMB_X20_Y15_N16
\u0|cpu_nios|F_iw[3]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_iw[3]~39_combout\ = (\u0|cpu_nios|F_iw[3]~121_combout\) # ((\u0|cpu_nios|F_iw[3]~120_combout\) # ((\u0|width_adapter_001|width_adapter_001|out_data[3]~1_combout\ & \u0|rsp_xbar_demux_004|src0_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|F_iw[3]~121_combout\,
	datab => \u0|cpu_nios|F_iw[3]~120_combout\,
	datac => \u0|width_adapter_001|width_adapter_001|out_data[3]~1_combout\,
	datad => \u0|rsp_xbar_demux_004|src0_valid~0_combout\,
	combout => \u0|cpu_nios|F_iw[3]~39_combout\);

-- Location: LCFF_X20_Y15_N17
\u0|cpu_nios|D_iw[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|F_iw[3]~39_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|cpu_nios|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|D_iw\(3));

-- Location: LCCOMB_X22_Y14_N20
\u0|cpu_nios|Equal132~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|Equal132~0_combout\ = (!\u0|cpu_nios|D_iw\(4) & !\u0|cpu_nios|D_iw\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|D_iw\(4),
	datac => \u0|cpu_nios|D_iw\(3),
	combout => \u0|cpu_nios|Equal132~0_combout\);

-- Location: LCCOMB_X22_Y14_N10
\u0|cpu_nios|D_ctrl_jmp_direct~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|D_ctrl_jmp_direct~0_combout\ = (!\u0|cpu_nios|D_iw\(1) & (!\u0|cpu_nios|D_iw\(5) & (!\u0|cpu_nios|D_iw\(2) & \u0|cpu_nios|Equal132~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|D_iw\(1),
	datab => \u0|cpu_nios|D_iw\(5),
	datac => \u0|cpu_nios|D_iw\(2),
	datad => \u0|cpu_nios|Equal132~0_combout\,
	combout => \u0|cpu_nios|D_ctrl_jmp_direct~0_combout\);

-- Location: LCFF_X22_Y14_N11
\u0|cpu_nios|R_ctrl_jmp_direct\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|D_ctrl_jmp_direct~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|R_ctrl_jmp_direct~regout\);

-- Location: LCCOMB_X25_Y11_N14
\u0|cpu_nios|R_src1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|R_src1~18_combout\ = (!\u0|cpu_nios|E_valid~regout\) # (!\u0|cpu_nios|R_ctrl_jmp_direct~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu_nios|R_ctrl_jmp_direct~regout\,
	datac => \u0|cpu_nios|E_valid~regout\,
	combout => \u0|cpu_nios|R_src1~18_combout\);

-- Location: LCCOMB_X25_Y13_N14
\u0|cpu_nios|E_src1[3]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_src1[3]~22_combout\ = (\u0|cpu_nios|R_src1~18_combout\ & ((\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|q_b\(3)))) # (!\u0|cpu_nios|R_src1~18_combout\ & (\u0|cpu_nios|D_iw\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|D_iw\(7),
	datab => \u0|cpu_nios|R_src1~18_combout\,
	datad => \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|q_b\(3),
	combout => \u0|cpu_nios|E_src1[3]~22_combout\);

-- Location: LCFF_X25_Y13_N15
\u0|cpu_nios|E_src1[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|E_src1[3]~22_combout\,
	sdata => \u0|cpu_nios|F_pc_plus_one[1]~2_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|cpu_nios|R_src1~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|E_src1\(3));

-- Location: LCCOMB_X23_Y13_N14
\u0|cpu_nios|E_logic_result[3]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_logic_result[3]~22_combout\ = (\u0|cpu_nios|E_src1\(3) & (\u0|cpu_nios|R_logic_op\(1) $ (((\u0|cpu_nios|R_logic_op\(0) & \u0|cpu_nios|E_src2\(3)))))) # (!\u0|cpu_nios|E_src1\(3) & ((\u0|cpu_nios|R_logic_op\(1) & ((\u0|cpu_nios|E_src2\(3)))) 
-- # (!\u0|cpu_nios|R_logic_op\(1) & (!\u0|cpu_nios|R_logic_op\(0) & !\u0|cpu_nios|E_src2\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|R_logic_op\(0),
	datab => \u0|cpu_nios|R_logic_op\(1),
	datac => \u0|cpu_nios|E_src1\(3),
	datad => \u0|cpu_nios|E_src2\(3),
	combout => \u0|cpu_nios|E_logic_result[3]~22_combout\);

-- Location: LCCOMB_X22_Y13_N16
\u0|cpu_nios|W_alu_result[3]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|W_alu_result[3]~22_combout\ = (\u0|cpu_nios|R_ctrl_logic~regout\ & ((\u0|cpu_nios|E_logic_result[3]~22_combout\))) # (!\u0|cpu_nios|R_ctrl_logic~regout\ & (\u0|cpu_nios|F_pc[1]~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|F_pc[1]~17_combout\,
	datab => \u0|cpu_nios|E_logic_result[3]~22_combout\,
	datad => \u0|cpu_nios|R_ctrl_logic~regout\,
	combout => \u0|cpu_nios|W_alu_result[3]~22_combout\);

-- Location: LCCOMB_X24_Y14_N18
\u0|cpu_nios|E_shift_rot_result_nxt[3]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_shift_rot_result_nxt[3]~22_combout\ = (\u0|cpu_nios|R_ctrl_shift_rot_right~regout\ & ((\u0|cpu_nios|E_shift_rot_result\(4)))) # (!\u0|cpu_nios|R_ctrl_shift_rot_right~regout\ & (\u0|cpu_nios|E_shift_rot_result\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_shift_rot_result\(2),
	datab => \u0|cpu_nios|E_shift_rot_result\(4),
	datad => \u0|cpu_nios|R_ctrl_shift_rot_right~regout\,
	combout => \u0|cpu_nios|E_shift_rot_result_nxt[3]~22_combout\);

-- Location: LCFF_X24_Y14_N19
\u0|cpu_nios|E_shift_rot_result[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|E_shift_rot_result_nxt[3]~22_combout\,
	sdata => \u0|cpu_nios|E_src1\(3),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|cpu_nios|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|E_shift_rot_result\(3));

-- Location: LCFF_X22_Y13_N17
\u0|cpu_nios|W_alu_result[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|W_alu_result[3]~22_combout\,
	sdata => \u0|cpu_nios|E_shift_rot_result\(3),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|cpu_nios|E_alu_result~14_combout\,
	sload => \u0|cpu_nios|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|W_alu_result\(3));

-- Location: LCCOMB_X19_Y18_N14
\u0|switches|Equal0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|switches|Equal0~2_combout\ = (\u0|cmd_xbar_demux_001|sink_ready~1_combout\ & ((\u0|cpu_nios|W_alu_result\(3)) # (\u0|cpu_nios|W_alu_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cmd_xbar_demux_001|sink_ready~1_combout\,
	datac => \u0|cpu_nios|W_alu_result\(3),
	datad => \u0|cpu_nios|W_alu_result\(2),
	combout => \u0|switches|Equal0~2_combout\);

-- Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(0),
	combout => \SW~combout\(0));

-- Location: LCCOMB_X19_Y18_N0
\u0|switches|read_mux_out[0]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|switches|read_mux_out\(0) = (!\u0|switches|Equal0~2_combout\ & (\SW~combout\(0) & ((!\u0|leds|Equal0~1_combout\) # (!\u0|cmd_xbar_mux_001|WideOr1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_001|WideOr1~0_combout\,
	datab => \u0|switches|Equal0~2_combout\,
	datac => \u0|leds|Equal0~1_combout\,
	datad => \SW~combout\(0),
	combout => \u0|switches|read_mux_out\(0));

-- Location: LCFF_X19_Y18_N1
\u0|switches|readdata[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|switches|read_mux_out\(0),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|switches|readdata\(0));

-- Location: LCFF_X20_Y18_N29
\u0|switches_s1_translator|switches_s1_translator|av_readdata_pre[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|switches|readdata\(0),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|switches_s1_translator|switches_s1_translator|av_readdata_pre\(0));

-- Location: LCCOMB_X22_Y18_N22
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|oci_ienable[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|oci_ienable[0]~0_combout\ = !\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata\(0),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|oci_ienable[0]~0_combout\);

-- Location: LCFF_X22_Y18_N23
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|oci_ienable[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|oci_ienable[0]~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|oci_ienable\(0));

-- Location: LCCOMB_X22_Y18_N10
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|oci_reg_readdata[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|oci_reg_readdata[0]~0_combout\ = (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|Equal0~2_combout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|monitor_error~regout\)) # (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|Equal0~2_combout\ & 
-- (((!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|oci_ienable\(0) & \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|monitor_error~regout\,
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|oci_ienable\(0),
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|Equal0~2_combout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|Equal1~0_combout\,
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|oci_reg_readdata[0]~0_combout\);

-- Location: LCCOMB_X22_Y18_N26
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata[0]~feeder_combout\ = \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|oci_reg_readdata[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|oci_reg_readdata[0]~0_combout\,
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata[0]~feeder_combout\);

-- Location: LCFF_X22_Y18_N27
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata[0]~feeder_combout\,
	sdata => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(0),
	sload => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata\(0));

-- Location: LCFF_X20_Y18_N1
\u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata\(0),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(0));

-- Location: LCCOMB_X20_Y18_N28
\u0|cpu_nios|F_iw[0]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_iw[0]~52_combout\ = (\u0|rsp_xbar_demux|src0_valid~combout\ & ((\u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(0)) # ((\u0|rsp_xbar_demux_001|src0_valid~combout\ & 
-- \u0|switches_s1_translator|switches_s1_translator|av_readdata_pre\(0))))) # (!\u0|rsp_xbar_demux|src0_valid~combout\ & (\u0|rsp_xbar_demux_001|src0_valid~combout\ & (\u0|switches_s1_translator|switches_s1_translator|av_readdata_pre\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_demux|src0_valid~combout\,
	datab => \u0|rsp_xbar_demux_001|src0_valid~combout\,
	datac => \u0|switches_s1_translator|switches_s1_translator|av_readdata_pre\(0),
	datad => \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(0),
	combout => \u0|cpu_nios|F_iw[0]~52_combout\);

-- Location: LCCOMB_X20_Y15_N26
\u0|cpu_nios|F_iw[0]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_iw[0]~54_combout\ = (\u0|cpu_nios|D_iw[15]~0_combout\ & ((\u0|cpu_nios|F_iw[0]~53_combout\) # ((\u0|cpu_nios|F_iw[0]~124_combout\) # (\u0|cpu_nios|F_iw[0]~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|F_iw[0]~53_combout\,
	datab => \u0|cpu_nios|F_iw[0]~124_combout\,
	datac => \u0|cpu_nios|F_iw[0]~52_combout\,
	datad => \u0|cpu_nios|D_iw[15]~0_combout\,
	combout => \u0|cpu_nios|F_iw[0]~54_combout\);

-- Location: LCFF_X20_Y15_N27
\u0|cpu_nios|D_iw[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|F_iw[0]~54_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|cpu_nios|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|D_iw\(0));

-- Location: LCCOMB_X25_Y14_N6
\u0|cpu_nios|D_ctrl_ld~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|D_ctrl_ld~4_combout\ = (\u0|cpu_nios|D_iw\(1) & (\u0|cpu_nios|D_iw\(0) & ((\u0|cpu_nios|D_iw\(2)) # (!\u0|cpu_nios|D_iw\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|D_iw\(1),
	datab => \u0|cpu_nios|D_iw\(2),
	datac => \u0|cpu_nios|D_iw\(0),
	datad => \u0|cpu_nios|D_iw\(4),
	combout => \u0|cpu_nios|D_ctrl_ld~4_combout\);

-- Location: LCFF_X25_Y14_N7
\u0|cpu_nios|R_ctrl_ld\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|D_ctrl_ld~4_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|R_ctrl_ld~regout\);

-- Location: LCCOMB_X20_Y14_N12
\u0|cpu_nios|d_read_nxt\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|d_read_nxt~combout\ = (\u0|cpu_nios|E_new_inst~regout\ & ((\u0|cpu_nios|R_ctrl_ld~regout\) # ((\u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|av_waitrequest~3_combout\ & \u0|cpu_nios|d_read~regout\)))) # 
-- (!\u0|cpu_nios|E_new_inst~regout\ & (\u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|av_waitrequest~3_combout\ & (\u0|cpu_nios|d_read~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_new_inst~regout\,
	datab => \u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|av_waitrequest~3_combout\,
	datac => \u0|cpu_nios|d_read~regout\,
	datad => \u0|cpu_nios|R_ctrl_ld~regout\,
	combout => \u0|cpu_nios|d_read_nxt~combout\);

-- Location: LCFF_X20_Y14_N13
\u0|cpu_nios|d_read\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|d_read_nxt~combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|d_read~regout\);

-- Location: LCCOMB_X19_Y14_N12
\u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|read_accepted~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|read_accepted~1_combout\ = (\u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|read_accepted~0_combout\ & ((\u0|cmd_xbar_demux_001|WideOr0~4_combout\) # 
-- ((\u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|read_accepted~regout\) # (\u0|cmd_xbar_demux_001|WideOr0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|read_accepted~0_combout\,
	datab => \u0|cmd_xbar_demux_001|WideOr0~4_combout\,
	datac => \u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|read_accepted~regout\,
	datad => \u0|cmd_xbar_demux_001|WideOr0~2_combout\,
	combout => \u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|read_accepted~1_combout\);

-- Location: LCFF_X19_Y14_N13
\u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|read_accepted\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|read_accepted~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|read_accepted~regout\);

-- Location: LCCOMB_X15_Y15_N10
\u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|uav_read\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|uav_read~combout\ = (\u0|cpu_nios|d_read~regout\ & !\u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|read_accepted~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu_nios|d_read~regout\,
	datac => \u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|read_accepted~regout\,
	combout => \u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|uav_read~combout\);

-- Location: LCCOMB_X17_Y16_N0
\u0|cmd_xbar_mux_003|src_data[64]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_003|src_data\(64) = (\u0|cmd_xbar_mux_003|src_payload~1_combout\ & ((\u0|cmd_xbar_mux_003|src_payload~0_combout\) # ((\u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|uav_read~combout\ & 
-- \u0|cmd_xbar_mux_003|src_valid~0_combout\)))) # (!\u0|cmd_xbar_mux_003|src_payload~1_combout\ & (\u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|uav_read~combout\ & ((\u0|cmd_xbar_mux_003|src_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_003|src_payload~1_combout\,
	datab => \u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|uav_read~combout\,
	datac => \u0|cmd_xbar_mux_003|src_payload~0_combout\,
	datad => \u0|cmd_xbar_mux_003|src_valid~0_combout\,
	combout => \u0|cmd_xbar_mux_003|src_data\(64));

-- Location: LCCOMB_X17_Y17_N2
\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\ = 
-- (\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- ((\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # 
-- (!\u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	combout => \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\);

-- Location: LCCOMB_X17_Y17_N18
\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\ = 
-- (\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\) # ((\u0|jtag_uart_0|av_waitrequest~0_combout\ & 
-- (\u0|cmd_xbar_mux_003|src_data\(64) & \u0|jtag_uart_0|av_waitrequest~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|av_waitrequest~0_combout\,
	datab => \u0|cmd_xbar_mux_003|src_data\(64),
	datac => \u0|jtag_uart_0|av_waitrequest~regout\,
	datad => \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\,
	combout => \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\);

-- Location: LCFF_X17_Y17_N19
\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X17_Y17_N16
\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ = 
-- (\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\) # 
-- ((\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((!\u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # 
-- (!\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\,
	datab => \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	combout => \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\);

-- Location: LCFF_X17_Y17_N17
\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X16_Y16_N18
\u0|cmd_xbar_demux_001|sink_ready~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_demux_001|sink_ready~2_combout\ = (!\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- \u0|jtag_uart_0|av_waitrequest~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \u0|jtag_uart_0|av_waitrequest~regout\,
	combout => \u0|cmd_xbar_demux_001|sink_ready~2_combout\);

-- Location: LCCOMB_X16_Y16_N12
\u0|cmd_xbar_demux_001|WideOr0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_demux_001|WideOr0~3_combout\ = (\u0|cmd_xbar_mux|last_cycle~2_combout\ & ((\u0|cmd_xbar_mux|arb|grant[1]~0_combout\) # ((\u0|cmd_xbar_demux_001|sink_ready~2_combout\ & \u0|cmd_xbar_mux_003|src_valid~0_combout\)))) # 
-- (!\u0|cmd_xbar_mux|last_cycle~2_combout\ & (\u0|cmd_xbar_demux_001|sink_ready~2_combout\ & ((\u0|cmd_xbar_mux_003|src_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux|last_cycle~2_combout\,
	datab => \u0|cmd_xbar_demux_001|sink_ready~2_combout\,
	datac => \u0|cmd_xbar_mux|arb|grant[1]~0_combout\,
	datad => \u0|cmd_xbar_mux_003|src_valid~0_combout\,
	combout => \u0|cmd_xbar_demux_001|WideOr0~3_combout\);

-- Location: LCCOMB_X16_Y16_N0
\u0|cmd_xbar_demux_001|WideOr0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_demux_001|WideOr0~4_combout\ = (\u0|cmd_xbar_demux_001|WideOr0~3_combout\) # ((\u0|cmd_xbar_demux_001|sink_ready~0_combout\ & (\u0|leds_s1_translator|leds_s1_translator|read_latency_shift_reg~2_combout\ & 
-- !\u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_demux_001|sink_ready~0_combout\,
	datab => \u0|leds_s1_translator|leds_s1_translator|read_latency_shift_reg~2_combout\,
	datac => \u0|cmd_xbar_demux_001|WideOr0~3_combout\,
	datad => \u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \u0|cmd_xbar_demux_001|WideOr0~4_combout\);

-- Location: LCCOMB_X19_Y14_N28
\u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|av_waitrequest~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|av_waitrequest~4_combout\ = (\u0|cpu_nios_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\ & ((\u0|cmd_xbar_demux_001|WideOr0~4_combout\) # 
-- (\u0|cmd_xbar_demux_001|WideOr0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cmd_xbar_demux_001|WideOr0~4_combout\,
	datac => \u0|cpu_nios_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\,
	datad => \u0|cmd_xbar_demux_001|WideOr0~2_combout\,
	combout => \u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|av_waitrequest~4_combout\);

-- Location: LCCOMB_X19_Y14_N2
\u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|write_accepted~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|write_accepted~0_combout\ = (\u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|av_waitrequest~6_combout\ & 
-- ((\u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|write_accepted~regout\) # ((\u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|av_waitrequest~4_combout\ & 
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_test_bench|d_write~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|av_waitrequest~6_combout\,
	datab => \u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|av_waitrequest~4_combout\,
	datac => \u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|write_accepted~regout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_test_bench|d_write~regout\,
	combout => \u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|write_accepted~0_combout\);

-- Location: LCFF_X19_Y14_N3
\u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|write_accepted\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|write_accepted~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|write_accepted~regout\);

-- Location: LCCOMB_X19_Y14_N30
\u0|leds_s1_translator|leds_s1_translator|av_begintransfer~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|leds_s1_translator|leds_s1_translator|av_begintransfer~0_combout\ = (\u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|read_accepted~regout\ & 
-- (!\u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|write_accepted~regout\ & ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_test_bench|d_write~regout\)))) # 
-- (!\u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|read_accepted~regout\ & ((\u0|cpu_nios|d_read~regout\) # ((!\u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|write_accepted~regout\ & 
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_test_bench|d_write~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|read_accepted~regout\,
	datab => \u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|write_accepted~regout\,
	datac => \u0|cpu_nios|d_read~regout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_test_bench|d_write~regout\,
	combout => \u0|leds_s1_translator|leds_s1_translator|av_begintransfer~0_combout\);

-- Location: LCCOMB_X18_Y14_N20
\u0|addr_router_001|Equal2~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|addr_router_001|Equal2~5_combout\ = (!\u0|cpu_nios|W_alu_result\(7) & (\u0|addr_router_001|Equal2~2_combout\ & !\u0|cpu_nios|W_alu_result\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu_nios|W_alu_result\(7),
	datac => \u0|addr_router_001|Equal2~2_combout\,
	datad => \u0|cpu_nios|W_alu_result\(8),
	combout => \u0|addr_router_001|Equal2~5_combout\);

-- Location: LCCOMB_X18_Y14_N22
\u0|cmd_xbar_demux_001|src2_valid~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_demux_001|src2_valid~0_combout\ = (\u0|addr_router_001|Equal2~3_combout\ & (\u0|leds_s1_translator|leds_s1_translator|av_begintransfer~0_combout\ & (\u0|addr_router_001|Equal2~5_combout\ & !\u0|cpu_nios|W_alu_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|addr_router_001|Equal2~3_combout\,
	datab => \u0|leds_s1_translator|leds_s1_translator|av_begintransfer~0_combout\,
	datac => \u0|addr_router_001|Equal2~5_combout\,
	datad => \u0|cpu_nios|W_alu_result\(4),
	combout => \u0|cmd_xbar_demux_001|src2_valid~0_combout\);

-- Location: LCCOMB_X16_Y18_N22
\u0|cmd_xbar_mux_002|arb|grant[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_002|arb|grant[0]~1_combout\ = (\u0|cmd_xbar_demux|src2_valid~0_combout\ & (((\u0|cmd_xbar_mux_002|arb|top_priority_reg\(1) & !\u0|cmd_xbar_demux_001|src2_valid~0_combout\)) # (!\u0|cmd_xbar_mux_002|arb|top_priority_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_demux|src2_valid~0_combout\,
	datab => \u0|cmd_xbar_mux_002|arb|top_priority_reg\(0),
	datac => \u0|cmd_xbar_mux_002|arb|top_priority_reg\(1),
	datad => \u0|cmd_xbar_demux_001|src2_valid~0_combout\,
	combout => \u0|cmd_xbar_mux_002|arb|grant[0]~1_combout\);

-- Location: LCCOMB_X16_Y18_N0
\u0|cmd_xbar_mux_002|last_cycle~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_002|last_cycle~0_combout\ = (\u0|leds_s1_translator|leds_s1_translator|read_latency_shift_reg~2_combout\ & 
-- (!\u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & ((\u0|cmd_xbar_demux_001|sink_ready~0_combout\) # 
-- (\u0|cmd_xbar_mux_002|arb|grant[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_demux_001|sink_ready~0_combout\,
	datab => \u0|cmd_xbar_mux_002|arb|grant[0]~1_combout\,
	datac => \u0|leds_s1_translator|leds_s1_translator|read_latency_shift_reg~2_combout\,
	datad => \u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \u0|cmd_xbar_mux_002|last_cycle~0_combout\);

-- Location: LCCOMB_X16_Y18_N8
\u0|cmd_xbar_mux_002|arb|top_priority_reg~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_002|arb|top_priority_reg~2_combout\ = (\u0|cmd_xbar_mux_002|last_cycle~0_combout\ & (\u0|cmd_xbar_mux_002|arb|top_priority_reg~0_combout\)) # (!\u0|cmd_xbar_mux_002|last_cycle~0_combout\ & 
-- ((\u0|cmd_xbar_mux_002|arb|top_priority_reg~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_002|arb|top_priority_reg~0_combout\,
	datab => \u0|cmd_xbar_mux_002|arb|top_priority_reg~1_combout\,
	datad => \u0|cmd_xbar_mux_002|last_cycle~0_combout\,
	combout => \u0|cmd_xbar_mux_002|arb|top_priority_reg~2_combout\);

-- Location: LCFF_X16_Y18_N9
\u0|cmd_xbar_mux_002|arb|top_priority_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_002|arb|top_priority_reg~2_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cmd_xbar_mux_002|arb|top_priority_reg\(1));

-- Location: LCCOMB_X16_Y18_N30
\u0|cmd_xbar_mux_002|arb|top_priority_reg~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_002|arb|top_priority_reg~1_combout\ = (\u0|cmd_xbar_demux|src2_valid~0_combout\ & (((\u0|cmd_xbar_mux_002|arb|top_priority_reg\(1) & \u0|cmd_xbar_demux_001|src2_valid~0_combout\)))) # (!\u0|cmd_xbar_demux|src2_valid~0_combout\ & 
-- ((\u0|cmd_xbar_mux_002|arb|top_priority_reg\(1)) # ((!\u0|cmd_xbar_mux_002|arb|top_priority_reg\(0) & \u0|cmd_xbar_demux_001|src2_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_demux|src2_valid~0_combout\,
	datab => \u0|cmd_xbar_mux_002|arb|top_priority_reg\(0),
	datac => \u0|cmd_xbar_mux_002|arb|top_priority_reg\(1),
	datad => \u0|cmd_xbar_demux_001|src2_valid~0_combout\,
	combout => \u0|cmd_xbar_mux_002|arb|top_priority_reg~1_combout\);

-- Location: LCCOMB_X16_Y18_N2
\u0|cmd_xbar_mux_002|arb|top_priority_reg~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_002|arb|top_priority_reg~3_combout\ = (\u0|cmd_xbar_mux_002|last_cycle~0_combout\ & ((!\u0|cmd_xbar_mux_002|arb|top_priority_reg~1_combout\))) # (!\u0|cmd_xbar_mux_002|last_cycle~0_combout\ & 
-- (!\u0|cmd_xbar_mux_002|arb|top_priority_reg~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_002|arb|top_priority_reg~0_combout\,
	datab => \u0|cmd_xbar_mux_002|arb|top_priority_reg~1_combout\,
	datad => \u0|cmd_xbar_mux_002|last_cycle~0_combout\,
	combout => \u0|cmd_xbar_mux_002|arb|top_priority_reg~3_combout\);

-- Location: LCFF_X16_Y18_N3
\u0|cmd_xbar_mux_002|arb|top_priority_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_002|arb|top_priority_reg~3_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cmd_xbar_mux_002|arb|top_priority_reg\(0));

-- Location: LCCOMB_X20_Y13_N30
\u0|addr_router|Equal2~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|addr_router|Equal2~3_combout\ = (!\u0|cpu_nios|F_pc\(4) & \u0|cpu_nios|F_pc\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu_nios|F_pc\(4),
	datad => \u0|cpu_nios|F_pc\(3),
	combout => \u0|addr_router|Equal2~3_combout\);

-- Location: LCCOMB_X17_Y12_N8
\u0|addr_router|Equal2~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|addr_router|Equal2~5_combout\ = (!\u0|cpu_nios|F_pc\(2) & (\u0|addr_router|Equal2~1_combout\ & (\u0|addr_router|Equal2~4_combout\ & \u0|addr_router|Equal2~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|F_pc\(2),
	datab => \u0|addr_router|Equal2~1_combout\,
	datac => \u0|addr_router|Equal2~4_combout\,
	datad => \u0|addr_router|Equal2~3_combout\,
	combout => \u0|addr_router|Equal2~5_combout\);

-- Location: LCCOMB_X16_Y18_N14
\u0|cmd_xbar_mux_002|src_payload~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_002|src_payload~0_combout\ = (\u0|cmd_xbar_mux_003|src_payload~0_combout\ & (\u0|addr_router|Equal2~5_combout\ & ((\u0|cmd_xbar_mux_002|arb|adder|cout~0_combout\) # (!\u0|cmd_xbar_mux_002|arb|top_priority_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_002|arb|adder|cout~0_combout\,
	datab => \u0|cmd_xbar_mux_002|arb|top_priority_reg\(0),
	datac => \u0|cmd_xbar_mux_003|src_payload~0_combout\,
	datad => \u0|addr_router|Equal2~5_combout\,
	combout => \u0|cmd_xbar_mux_002|src_payload~0_combout\);

-- Location: LCCOMB_X16_Y18_N18
\u0|leds_s1_translator_avalon_universal_slave_0_agent|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|leds_s1_translator_avalon_universal_slave_0_agent|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout\ = (\u0|cmd_xbar_demux_001|sink_ready~0_combout\ & ((\u0|cmd_xbar_mux_002|src_payload~0_combout\) # 
-- ((\u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|uav_read~combout\)))) # (!\u0|cmd_xbar_demux_001|sink_ready~0_combout\ & (\u0|cmd_xbar_mux_002|src_payload~0_combout\ & ((\u0|cmd_xbar_mux_002|arb|grant[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_demux_001|sink_ready~0_combout\,
	datab => \u0|cmd_xbar_mux_002|src_payload~0_combout\,
	datac => \u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|uav_read~combout\,
	datad => \u0|cmd_xbar_mux_002|arb|grant[0]~1_combout\,
	combout => \u0|leds_s1_translator_avalon_universal_slave_0_agent|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout\);

-- Location: LCCOMB_X17_Y18_N2
\u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ = (\u0|leds_s1_translator|leds_s1_translator|read_latency_shift_reg~2_combout\ & 
-- (\u0|leds_s1_translator_avalon_universal_slave_0_agent|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout\ & 
-- !\u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|leds_s1_translator|leds_s1_translator|read_latency_shift_reg~2_combout\,
	datab => \u0|leds_s1_translator_avalon_universal_slave_0_agent|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout\,
	datac => \u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\);

-- Location: LCFF_X17_Y18_N3
\u0|leds_s1_translator|leds_s1_translator|read_latency_shift_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|leds_s1_translator|leds_s1_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X17_Y18_N28
\u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ = 
-- (\u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & ((!\u0|leds_s1_translator|leds_s1_translator|read_latency_shift_reg\(0)) # 
-- (!\u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \u0|leds_s1_translator|leds_s1_translator|read_latency_shift_reg\(0),
	combout => \u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: LCCOMB_X17_Y18_N8
\u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ = 
-- (\u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\) # 
-- ((!\u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ & (\u0|leds_s1_translator|leds_s1_translator|read_latency_shift_reg~2_combout\ & 
-- \u0|leds_s1_translator_avalon_universal_slave_0_agent|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\,
	datab => \u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	datac => \u0|leds_s1_translator|leds_s1_translator|read_latency_shift_reg~2_combout\,
	datad => \u0|leds_s1_translator_avalon_universal_slave_0_agent|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout\,
	combout => \u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\);

-- Location: LCFF_X17_Y18_N9
\u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCFF_X17_Y18_N15
\u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82]~regout\);

-- Location: LCCOMB_X17_Y18_N14
\u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ = 
-- (\u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82]~regout\)) # 
-- (!\u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & ((\u0|cmd_xbar_mux_002|arb|grant[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82]~regout\,
	datad => \u0|cmd_xbar_mux_002|arb|grant[0]~1_combout\,
	combout => \u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\);

-- Location: LCCOMB_X17_Y18_N30
\u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ = (\u0|leds_s1_translator|leds_s1_translator|read_latency_shift_reg\(0)) # 
-- (!\u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \u0|leds_s1_translator|leds_s1_translator|read_latency_shift_reg\(0),
	combout => \u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: LCFF_X17_Y18_N23
\u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\);

-- Location: LCCOMB_X17_Y18_N26
\u0|cpu_nios|F_iw[8]~87\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_iw[8]~87_combout\ = (\u0|leds_s1_translator|leds_s1_translator|av_readdata_pre\(8) & 
-- (\u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\ & \u0|leds_s1_translator|leds_s1_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|leds_s1_translator|leds_s1_translator|av_readdata_pre\(8),
	datab => \u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	datad => \u0|leds_s1_translator|leds_s1_translator|read_latency_shift_reg\(0),
	combout => \u0|cpu_nios|F_iw[8]~87_combout\);

-- Location: LCCOMB_X20_Y18_N26
\u0|cpu_nios|F_iw[8]~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_iw[8]~86_combout\ = (\u0|rsp_xbar_demux|src0_valid~combout\ & ((\u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(8)) # ((\u0|rsp_xbar_demux_001|src0_valid~combout\ & 
-- \u0|switches_s1_translator|switches_s1_translator|av_readdata_pre\(8))))) # (!\u0|rsp_xbar_demux|src0_valid~combout\ & (\u0|rsp_xbar_demux_001|src0_valid~combout\ & (\u0|switches_s1_translator|switches_s1_translator|av_readdata_pre\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_demux|src0_valid~combout\,
	datab => \u0|rsp_xbar_demux_001|src0_valid~combout\,
	datac => \u0|switches_s1_translator|switches_s1_translator|av_readdata_pre\(8),
	datad => \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(8),
	combout => \u0|cpu_nios|F_iw[8]~86_combout\);

-- Location: LCCOMB_X17_Y18_N20
\u0|cpu_nios|F_iw[8]~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_iw[8]~88_combout\ = (\u0|cpu_nios|F_iw[8]~87_combout\) # ((\u0|cpu_nios|F_iw[8]~86_combout\) # ((\u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(8) & 
-- \u0|rsp_xbar_demux_003|src0_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(8),
	datab => \u0|cpu_nios|F_iw[8]~87_combout\,
	datac => \u0|rsp_xbar_demux_003|src0_valid~combout\,
	datad => \u0|cpu_nios|F_iw[8]~86_combout\,
	combout => \u0|cpu_nios|F_iw[8]~88_combout\);

-- Location: LCCOMB_X21_Y16_N12
\u0|width_adapter_001|width_adapter_001|data_reg~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_001|width_adapter_001|data_reg~13_combout\ = (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\ & 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & ((\u0|width_adapter_001|width_adapter_001|data_reg\(8)) # 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datac => \u0|width_adapter_001|width_adapter_001|data_reg\(8),
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(8),
	combout => \u0|width_adapter_001|width_adapter_001|data_reg~13_combout\);

-- Location: LCFF_X21_Y16_N13
\u0|width_adapter_001|width_adapter_001|data_reg[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|width_adapter_001|width_adapter_001|data_reg~13_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_001|width_adapter_001|data_reg\(8));

-- Location: LCCOMB_X22_Y16_N20
\u0|width_adapter_001|width_adapter_001|out_data[8]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_001|width_adapter_001|out_data[8]~12_combout\ = (\u0|width_adapter_001|width_adapter_001|data_reg\(8)) # 
-- ((!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & 
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(8),
	datad => \u0|width_adapter_001|width_adapter_001|data_reg\(8),
	combout => \u0|width_adapter_001|width_adapter_001|out_data[8]~12_combout\);

-- Location: LCCOMB_X20_Y15_N24
\u0|cpu_nios|F_iw[8]~89\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_iw[8]~89_combout\ = (\u0|cpu_nios|D_iw[15]~0_combout\ & ((\u0|cpu_nios|F_iw[8]~88_combout\) # ((\u0|width_adapter_001|width_adapter_001|out_data[8]~12_combout\ & \u0|rsp_xbar_demux_004|src0_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|D_iw[15]~0_combout\,
	datab => \u0|cpu_nios|F_iw[8]~88_combout\,
	datac => \u0|width_adapter_001|width_adapter_001|out_data[8]~12_combout\,
	datad => \u0|rsp_xbar_demux_004|src0_valid~0_combout\,
	combout => \u0|cpu_nios|F_iw[8]~89_combout\);

-- Location: LCFF_X20_Y15_N25
\u0|cpu_nios|D_iw[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|F_iw[8]~89_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|cpu_nios|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|D_iw\(8));

-- Location: LCCOMB_X25_Y15_N20
\u0|cpu_nios|R_src2_lo[2]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|R_src2_lo[2]~7_combout\ = (!\u0|cpu_nios|R_src2_lo~0_combout\ & ((\u0|cpu_nios|R_src2_use_imm~regout\ & (\u0|cpu_nios|D_iw\(8))) # (!\u0|cpu_nios|R_src2_use_imm~regout\ & 
-- ((\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|R_src2_lo~0_combout\,
	datab => \u0|cpu_nios|R_src2_use_imm~regout\,
	datac => \u0|cpu_nios|D_iw\(8),
	datad => \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(2),
	combout => \u0|cpu_nios|R_src2_lo[2]~7_combout\);

-- Location: LCFF_X25_Y15_N21
\u0|cpu_nios|E_src2[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|R_src2_lo[2]~7_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|E_src2\(2));

-- Location: LCCOMB_X19_Y13_N0
\u0|cpu_nios|F_pc[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_pc[0]~0_combout\ = (\u0|cpu_nios|E_alu_sub~regout\ & ((\u0|cpu_nios|Add1~4_combout\))) # (!\u0|cpu_nios|E_alu_sub~regout\ & (\u0|cpu_nios|Add2~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_alu_sub~regout\,
	datab => \u0|cpu_nios|Add2~4_combout\,
	datad => \u0|cpu_nios|Add1~4_combout\,
	combout => \u0|cpu_nios|F_pc[0]~0_combout\);

-- Location: LCFF_X19_Y13_N1
\u0|cpu_nios|F_pc[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|F_pc[0]~0_combout\,
	sdata => \u0|cpu_nios|F_pc_plus_one[0]~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|cpu_nios|W_status_reg_pie_inst_nxt~0_combout\,
	sload => \u0|cpu_nios|F_pc_sel_nxt.10~0_combout\,
	ena => \u0|cpu_nios|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|F_pc\(0));

-- Location: LCCOMB_X16_Y14_N12
\u0|leds|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|leds|Equal0~1_combout\ = (\u0|cpu_nios|F_pc\(1)) # (\u0|cpu_nios|F_pc\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|F_pc\(1),
	datac => \u0|cpu_nios|F_pc\(0),
	combout => \u0|leds|Equal0~1_combout\);

-- Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(5),
	combout => \SW~combout\(5));

-- Location: LCCOMB_X19_Y18_N28
\u0|switches|read_mux_out[5]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|switches|read_mux_out\(5) = (\SW~combout\(5) & (!\u0|switches|Equal0~2_combout\ & ((!\u0|leds|Equal0~1_combout\) # (!\u0|cmd_xbar_mux_001|WideOr1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_001|WideOr1~0_combout\,
	datab => \u0|leds|Equal0~1_combout\,
	datac => \SW~combout\(5),
	datad => \u0|switches|Equal0~2_combout\,
	combout => \u0|switches|read_mux_out\(5));

-- Location: LCFF_X19_Y18_N29
\u0|switches|readdata[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|switches|read_mux_out\(5),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|switches|readdata\(5));

-- Location: LCFF_X19_Y15_N29
\u0|switches_s1_translator|switches_s1_translator|av_readdata_pre[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|switches|readdata\(5),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|switches_s1_translator|switches_s1_translator|av_readdata_pre\(5));

-- Location: LCCOMB_X19_Y15_N20
\u0|cpu_nios|F_iw[5]~128\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_iw[5]~128_combout\ = (\u0|cpu_nios|F_iw[5]~68_combout\) # ((\u0|switches_s1_translator|switches_s1_translator|read_latency_shift_reg\(0) & 
-- (\u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\ & \u0|switches_s1_translator|switches_s1_translator|av_readdata_pre\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|F_iw[5]~68_combout\,
	datab => \u0|switches_s1_translator|switches_s1_translator|read_latency_shift_reg\(0),
	datac => \u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	datad => \u0|switches_s1_translator|switches_s1_translator|av_readdata_pre\(5),
	combout => \u0|cpu_nios|F_iw[5]~128_combout\);

-- Location: LCCOMB_X22_Y17_N18
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~12_combout\ = (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(8) & (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|oci_ienable\(19) & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|Equal1~0_combout\))) # (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(8) & 
-- (((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(8),
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|oci_ienable\(19),
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|Equal1~0_combout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(5),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~12_combout\);

-- Location: LCFF_X22_Y17_N19
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata\(5));

-- Location: LCFF_X19_Y15_N23
\u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata\(5),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(5));

-- Location: LCCOMB_X19_Y15_N22
\u0|cpu_nios|F_iw[5]~127\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_iw[5]~127_combout\ = ((\u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- (\u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\ & 
-- \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(5)))) # (!\u0|cpu_nios|D_iw[15]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datab => \u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	datac => \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(5),
	datad => \u0|cpu_nios|D_iw[15]~0_combout\,
	combout => \u0|cpu_nios|F_iw[5]~127_combout\);

-- Location: LCCOMB_X19_Y15_N16
\u0|cpu_nios|F_iw[5]~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_iw[5]~69_combout\ = (\u0|cpu_nios|F_iw[5]~128_combout\) # ((\u0|cpu_nios|F_iw[5]~127_combout\) # ((\u0|width_adapter_001|width_adapter_001|out_data[5]~7_combout\ & \u0|rsp_xbar_demux_004|src0_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter_001|width_adapter_001|out_data[5]~7_combout\,
	datab => \u0|rsp_xbar_demux_004|src0_valid~0_combout\,
	datac => \u0|cpu_nios|F_iw[5]~128_combout\,
	datad => \u0|cpu_nios|F_iw[5]~127_combout\,
	combout => \u0|cpu_nios|F_iw[5]~69_combout\);

-- Location: LCFF_X19_Y15_N17
\u0|cpu_nios|D_iw[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|F_iw[5]~69_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|cpu_nios|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|D_iw\(5));

-- Location: LCCOMB_X22_Y14_N18
\u0|cpu_nios|D_ctrl_hi_imm16~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|D_ctrl_hi_imm16~0_combout\ = (!\u0|cpu_nios|D_iw\(0) & (!\u0|cpu_nios|D_iw\(1) & ((\u0|cpu_nios|D_iw\(3)) # (\u0|cpu_nios|D_iw\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|D_iw\(3),
	datab => \u0|cpu_nios|D_iw\(0),
	datac => \u0|cpu_nios|D_iw\(4),
	datad => \u0|cpu_nios|D_iw\(1),
	combout => \u0|cpu_nios|D_ctrl_hi_imm16~0_combout\);

-- Location: LCCOMB_X22_Y14_N16
\u0|cpu_nios|D_ctrl_hi_imm16~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|D_ctrl_hi_imm16~1_combout\ = (\u0|cpu_nios|D_iw\(2) & (\u0|cpu_nios|D_iw\(5) & \u0|cpu_nios|D_ctrl_hi_imm16~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|D_iw\(2),
	datac => \u0|cpu_nios|D_iw\(5),
	datad => \u0|cpu_nios|D_ctrl_hi_imm16~0_combout\,
	combout => \u0|cpu_nios|D_ctrl_hi_imm16~1_combout\);

-- Location: LCFF_X22_Y14_N17
\u0|cpu_nios|R_ctrl_hi_imm16\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|D_ctrl_hi_imm16~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|R_ctrl_hi_imm16~regout\);

-- Location: LCCOMB_X27_Y12_N26
\u0|cpu_nios|R_src2_lo~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|R_src2_lo~0_combout\ = (\u0|cpu_nios|R_ctrl_hi_imm16~regout\) # (\u0|cpu_nios|R_ctrl_force_src2_zero~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu_nios|R_ctrl_hi_imm16~regout\,
	datad => \u0|cpu_nios|R_ctrl_force_src2_zero~regout\,
	combout => \u0|cpu_nios|R_src2_lo~0_combout\);

-- Location: LCCOMB_X27_Y13_N10
\u0|cpu_nios|R_src2_lo[8]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|R_src2_lo[8]~1_combout\ = (!\u0|cpu_nios|R_src2_lo~0_combout\ & ((\u0|cpu_nios|R_src2_use_imm~regout\ & (\u0|cpu_nios|D_iw\(14))) # (!\u0|cpu_nios|R_src2_use_imm~regout\ & 
-- ((\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|R_src2_use_imm~regout\,
	datab => \u0|cpu_nios|R_src2_lo~0_combout\,
	datac => \u0|cpu_nios|D_iw\(14),
	datad => \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(8),
	combout => \u0|cpu_nios|R_src2_lo[8]~1_combout\);

-- Location: LCFF_X27_Y13_N11
\u0|cpu_nios|E_src2[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|R_src2_lo[8]~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|E_src2\(8));

-- Location: LCCOMB_X20_Y12_N30
\u0|cpu_nios|F_pc[6]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_pc[6]~13_combout\ = (\u0|cpu_nios|E_alu_sub~regout\ & (\u0|cpu_nios|Add1~16_combout\)) # (!\u0|cpu_nios|E_alu_sub~regout\ & ((\u0|cpu_nios|Add2~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|Add1~16_combout\,
	datab => \u0|cpu_nios|Add2~16_combout\,
	datad => \u0|cpu_nios|E_alu_sub~regout\,
	combout => \u0|cpu_nios|F_pc[6]~13_combout\);

-- Location: LCCOMB_X22_Y13_N2
\u0|cpu_nios|E_logic_result[8]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_logic_result[8]~0_combout\ = (\u0|cpu_nios|E_src2\(8) & (\u0|cpu_nios|R_logic_op\(1) $ (((\u0|cpu_nios|R_logic_op\(0) & \u0|cpu_nios|E_src1\(8)))))) # (!\u0|cpu_nios|E_src2\(8) & ((\u0|cpu_nios|E_src1\(8) & ((\u0|cpu_nios|R_logic_op\(1)))) 
-- # (!\u0|cpu_nios|E_src1\(8) & (!\u0|cpu_nios|R_logic_op\(0) & !\u0|cpu_nios|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|R_logic_op\(0),
	datab => \u0|cpu_nios|E_src2\(8),
	datac => \u0|cpu_nios|E_src1\(8),
	datad => \u0|cpu_nios|R_logic_op\(1),
	combout => \u0|cpu_nios|E_logic_result[8]~0_combout\);

-- Location: LCCOMB_X18_Y14_N0
\u0|cpu_nios|W_alu_result[8]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|W_alu_result[8]~16_combout\ = (\u0|cpu_nios|R_ctrl_logic~regout\ & ((\u0|cpu_nios|E_logic_result[8]~0_combout\))) # (!\u0|cpu_nios|R_ctrl_logic~regout\ & (\u0|cpu_nios|F_pc[6]~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|R_ctrl_logic~regout\,
	datab => \u0|cpu_nios|F_pc[6]~13_combout\,
	datad => \u0|cpu_nios|E_logic_result[8]~0_combout\,
	combout => \u0|cpu_nios|W_alu_result[8]~16_combout\);

-- Location: LCFF_X18_Y14_N1
\u0|cpu_nios|W_alu_result[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|W_alu_result[8]~16_combout\,
	sdata => \u0|cpu_nios|E_shift_rot_result\(8),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|cpu_nios|E_alu_result~14_combout\,
	sload => \u0|cpu_nios|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|W_alu_result\(8));

-- Location: LCCOMB_X18_Y14_N28
\u0|cmd_xbar_demux_001|src1_valid~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_demux_001|src1_valid~0_combout\ = (\u0|cpu_nios|W_alu_result\(4) & (!\u0|cpu_nios|W_alu_result\(7) & !\u0|cpu_nios|W_alu_result\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|W_alu_result\(4),
	datab => \u0|cpu_nios|W_alu_result\(7),
	datad => \u0|cpu_nios|W_alu_result\(8),
	combout => \u0|cmd_xbar_demux_001|src1_valid~0_combout\);

-- Location: LCCOMB_X18_Y14_N6
\u0|cmd_xbar_demux_001|src1_valid~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_demux_001|src1_valid~1_combout\ = (\u0|addr_router_001|Equal2~3_combout\ & (\u0|cmd_xbar_demux_001|src1_valid~0_combout\ & (\u0|addr_router_001|Equal2~2_combout\ & \u0|leds_s1_translator|leds_s1_translator|av_begintransfer~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|addr_router_001|Equal2~3_combout\,
	datab => \u0|cmd_xbar_demux_001|src1_valid~0_combout\,
	datac => \u0|addr_router_001|Equal2~2_combout\,
	datad => \u0|leds_s1_translator|leds_s1_translator|av_begintransfer~0_combout\,
	combout => \u0|cmd_xbar_demux_001|src1_valid~1_combout\);

-- Location: LCCOMB_X14_Y15_N16
\u0|switches_s1_translator_avalon_universal_slave_0_agent|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent|m0_write~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|switches_s1_translator_avalon_universal_slave_0_agent|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ = 
-- (\u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # ((!\u0|cmd_xbar_mux_001|arb|top_priority_reg\(1) & 
-- ((\u0|cmd_xbar_demux|src1_valid~1_combout\) # (\u0|cmd_xbar_mux_001|arb|top_priority_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_demux|src1_valid~1_combout\,
	datab => \u0|cmd_xbar_mux_001|arb|top_priority_reg\(0),
	datac => \u0|cmd_xbar_mux_001|arb|top_priority_reg\(1),
	datad => \u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \u0|switches_s1_translator_avalon_universal_slave_0_agent|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent|m0_write~0_combout\);

-- Location: LCCOMB_X14_Y15_N2
\u0|switches_s1_translator_avalon_universal_slave_0_agent|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent|m0_write~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|switches_s1_translator_avalon_universal_slave_0_agent|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent|m0_write~1_combout\ = (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_test_bench|d_write~regout\ & 
-- (\u0|cmd_xbar_demux_001|src1_valid~1_combout\ & (!\u0|switches_s1_translator_avalon_universal_slave_0_agent|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ & 
-- !\u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|write_accepted~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_test_bench|d_write~regout\,
	datab => \u0|cmd_xbar_demux_001|src1_valid~1_combout\,
	datac => \u0|switches_s1_translator_avalon_universal_slave_0_agent|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent|m0_write~0_combout\,
	datad => \u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|write_accepted~regout\,
	combout => \u0|switches_s1_translator_avalon_universal_slave_0_agent|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent|m0_write~1_combout\);

-- Location: LCCOMB_X14_Y15_N0
\u0|cmd_xbar_demux|sink_ready~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_demux|sink_ready~0_combout\ = (\u0|addr_router|Equal3~0_combout\ & (((\u0|cmd_xbar_mux_001|arb|top_priority_reg\(1) & !\u0|cmd_xbar_demux_001|src1_valid~1_combout\)) # (!\u0|cmd_xbar_mux_001|arb|top_priority_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|addr_router|Equal3~0_combout\,
	datab => \u0|cmd_xbar_mux_001|arb|top_priority_reg\(0),
	datac => \u0|cmd_xbar_mux_001|arb|top_priority_reg\(1),
	datad => \u0|cmd_xbar_demux_001|src1_valid~1_combout\,
	combout => \u0|cmd_xbar_demux|sink_ready~0_combout\);

-- Location: LCCOMB_X15_Y14_N18
\u0|cmd_xbar_mux_001|src_payload~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_001|src_payload~2_combout\ = (!\u0|cpu_nios|i_read~regout\ & (\u0|cmd_xbar_demux|sink_ready~0_combout\ & !\u0|cpu_nios_instruction_master_translator|cpu_nios_instruction_master_translator|read_accepted~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu_nios|i_read~regout\,
	datac => \u0|cmd_xbar_demux|sink_ready~0_combout\,
	datad => \u0|cpu_nios_instruction_master_translator|cpu_nios_instruction_master_translator|read_accepted~regout\,
	combout => \u0|cmd_xbar_mux_001|src_payload~2_combout\);

-- Location: LCCOMB_X15_Y15_N24
\u0|switches_s1_translator|switches_s1_translator|wait_latency_counter[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|switches_s1_translator|switches_s1_translator|wait_latency_counter[0]~0_combout\ = (\u0|cmd_xbar_demux_001|sink_ready~1_combout\ & ((\u0|cmd_xbar_mux_001|src_payload~2_combout\) # 
-- ((\u0|leds_s1_translator|leds_s1_translator|av_begintransfer~0_combout\)))) # (!\u0|cmd_xbar_demux_001|sink_ready~1_combout\ & (\u0|cmd_xbar_mux_001|src_payload~2_combout\ & ((\u0|cmd_xbar_mux_001|WideOr1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_demux_001|sink_ready~1_combout\,
	datab => \u0|cmd_xbar_mux_001|src_payload~2_combout\,
	datac => \u0|leds_s1_translator|leds_s1_translator|av_begintransfer~0_combout\,
	datad => \u0|cmd_xbar_mux_001|WideOr1~0_combout\,
	combout => \u0|switches_s1_translator|switches_s1_translator|wait_latency_counter[0]~0_combout\);

-- Location: LCCOMB_X14_Y15_N28
\u0|switches_s1_translator|switches_s1_translator|wait_latency_counter~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|switches_s1_translator|switches_s1_translator|wait_latency_counter~4_combout\ = (\u0|switches_s1_translator|switches_s1_translator|wait_latency_counter[0]~2_combout\ & (\u0|switches_s1_translator|switches_s1_translator|wait_latency_counter\(0) $ 
-- (\u0|switches_s1_translator|switches_s1_translator|wait_latency_counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|switches_s1_translator|switches_s1_translator|wait_latency_counter[0]~2_combout\,
	datab => \u0|switches_s1_translator|switches_s1_translator|wait_latency_counter\(0),
	datac => \u0|switches_s1_translator|switches_s1_translator|wait_latency_counter\(1),
	combout => \u0|switches_s1_translator|switches_s1_translator|wait_latency_counter~4_combout\);

-- Location: LCFF_X14_Y15_N29
\u0|switches_s1_translator|switches_s1_translator|wait_latency_counter[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|switches_s1_translator|switches_s1_translator|wait_latency_counter~4_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|switches_s1_translator|switches_s1_translator|wait_latency_counter\(1));

-- Location: LCCOMB_X14_Y15_N4
\u0|switches_s1_translator|switches_s1_translator|wait_latency_counter[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|switches_s1_translator|switches_s1_translator|wait_latency_counter[0]~1_combout\ = (!\u0|switches_s1_translator|switches_s1_translator|wait_latency_counter\(1) & 
-- (\u0|switches_s1_translator_avalon_universal_slave_0_agent|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent|m0_write~1_combout\ $ (\u0|switches_s1_translator|switches_s1_translator|wait_latency_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|switches_s1_translator_avalon_universal_slave_0_agent|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent|m0_write~1_combout\,
	datac => \u0|switches_s1_translator|switches_s1_translator|wait_latency_counter\(0),
	datad => \u0|switches_s1_translator|switches_s1_translator|wait_latency_counter\(1),
	combout => \u0|switches_s1_translator|switches_s1_translator|wait_latency_counter[0]~1_combout\);

-- Location: LCCOMB_X14_Y15_N6
\u0|switches_s1_translator|switches_s1_translator|wait_latency_counter[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|switches_s1_translator|switches_s1_translator|wait_latency_counter[0]~2_combout\ = (\u0|cpu_nios_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\ & 
-- (\u0|switches_s1_translator|switches_s1_translator|wait_latency_counter[0]~0_combout\ & (!\u0|switches_s1_translator|switches_s1_translator|wait_latency_counter[0]~1_combout\ & 
-- !\u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\,
	datab => \u0|switches_s1_translator|switches_s1_translator|wait_latency_counter[0]~0_combout\,
	datac => \u0|switches_s1_translator|switches_s1_translator|wait_latency_counter[0]~1_combout\,
	datad => \u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \u0|switches_s1_translator|switches_s1_translator|wait_latency_counter[0]~2_combout\);

-- Location: LCCOMB_X14_Y15_N14
\u0|switches_s1_translator|switches_s1_translator|wait_latency_counter~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|switches_s1_translator|switches_s1_translator|wait_latency_counter~3_combout\ = (!\u0|switches_s1_translator|switches_s1_translator|wait_latency_counter\(0) & \u0|switches_s1_translator|switches_s1_translator|wait_latency_counter[0]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|switches_s1_translator|switches_s1_translator|wait_latency_counter\(0),
	datad => \u0|switches_s1_translator|switches_s1_translator|wait_latency_counter[0]~2_combout\,
	combout => \u0|switches_s1_translator|switches_s1_translator|wait_latency_counter~3_combout\);

-- Location: LCFF_X14_Y15_N15
\u0|switches_s1_translator|switches_s1_translator|wait_latency_counter[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|switches_s1_translator|switches_s1_translator|wait_latency_counter~3_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|switches_s1_translator|switches_s1_translator|wait_latency_counter\(0));

-- Location: LCCOMB_X14_Y15_N22
\u0|switches_s1_translator|switches_s1_translator|read_latency_shift_reg~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|switches_s1_translator|switches_s1_translator|read_latency_shift_reg~0_combout\ = (\u0|cpu_nios_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\ & 
-- (!\u0|switches_s1_translator|switches_s1_translator|wait_latency_counter\(1) & (\u0|switches_s1_translator_avalon_universal_slave_0_agent|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent|m0_write~1_combout\ $ 
-- (\u0|switches_s1_translator|switches_s1_translator|wait_latency_counter\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\,
	datab => \u0|switches_s1_translator_avalon_universal_slave_0_agent|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent|m0_write~1_combout\,
	datac => \u0|switches_s1_translator|switches_s1_translator|wait_latency_counter\(0),
	datad => \u0|switches_s1_translator|switches_s1_translator|wait_latency_counter\(1),
	combout => \u0|switches_s1_translator|switches_s1_translator|read_latency_shift_reg~0_combout\);

-- Location: LCCOMB_X15_Y15_N4
\u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\ = 
-- (\u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- ((\u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # (!\u0|switches_s1_translator|switches_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \u0|switches_s1_translator|switches_s1_translator|read_latency_shift_reg\(0),
	combout => \u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\);

-- Location: LCCOMB_X15_Y15_N26
\u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\ = 
-- (\u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\) # 
-- ((\u0|switches_s1_translator_avalon_universal_slave_0_agent|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~0_combout\ & (\u0|switches_s1_translator|switches_s1_translator|read_latency_shift_reg~0_combout\ & 
-- !\u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|switches_s1_translator_avalon_universal_slave_0_agent|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~0_combout\,
	datab => \u0|switches_s1_translator|switches_s1_translator|read_latency_shift_reg~0_combout\,
	datac => \u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\,
	datad => \u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\);

-- Location: LCFF_X15_Y15_N27
\u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X15_Y15_N2
\u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ = 
-- (\u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & ((!\u0|switches_s1_translator|switches_s1_translator|read_latency_shift_reg\(0)) # 
-- (!\u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \u0|switches_s1_translator|switches_s1_translator|read_latency_shift_reg\(0),
	combout => \u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: LCCOMB_X15_Y15_N20
\u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ = (\u0|switches_s1_translator|switches_s1_translator|read_latency_shift_reg\(0)) # 
-- (!\u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \u0|switches_s1_translator|switches_s1_translator|read_latency_shift_reg\(0),
	combout => \u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: LCCOMB_X15_Y15_N30
\u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ = 
-- (\u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\) # 
-- ((\u0|switches_s1_translator_avalon_universal_slave_0_agent|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~0_combout\ & 
-- (!\u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ & 
-- \u0|switches_s1_translator|switches_s1_translator|read_latency_shift_reg~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|switches_s1_translator_avalon_universal_slave_0_agent|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~0_combout\,
	datab => \u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\,
	datac => \u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	datad => \u0|switches_s1_translator|switches_s1_translator|read_latency_shift_reg~0_combout\,
	combout => \u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\);

-- Location: LCFF_X15_Y15_N31
\u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X15_Y15_N14
\u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ = 
-- (\u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82]~regout\))) # 
-- (!\u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\u0|cmd_xbar_mux_001|WideOr1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_001|WideOr1~0_combout\,
	datac => \u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82]~regout\,
	datad => \u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\);

-- Location: LCFF_X15_Y15_N29
\u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\);

-- Location: LCCOMB_X15_Y15_N28
\u0|rsp_xbar_demux_001|src0_valid\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_demux_001|src0_valid~combout\ = (\u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\ & 
-- \u0|switches_s1_translator|switches_s1_translator|read_latency_shift_reg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	datad => \u0|switches_s1_translator|switches_s1_translator|read_latency_shift_reg\(0),
	combout => \u0|rsp_xbar_demux_001|src0_valid~combout\);

-- Location: LCCOMB_X20_Y18_N4
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~10_combout\ = (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(8) & (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|oci_ienable\(19) & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|Equal1~0_combout\))) # (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(8) & 
-- (((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|oci_ienable\(19),
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|Equal1~0_combout\,
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(8),
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(12),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~10_combout\);

-- Location: LCFF_X20_Y18_N5
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata\(12));

-- Location: LCFF_X20_Y18_N21
\u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata\(12),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(12));

-- Location: LCCOMB_X19_Y18_N24
\u0|switches|read_mux_out[12]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|switches|read_mux_out\(12) = (\SW~combout\(12) & (!\u0|switches|Equal0~2_combout\ & ((!\u0|cmd_xbar_mux_001|WideOr1~0_combout\) # (!\u0|leds|Equal0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW~combout\(12),
	datab => \u0|leds|Equal0~1_combout\,
	datac => \u0|cmd_xbar_mux_001|WideOr1~0_combout\,
	datad => \u0|switches|Equal0~2_combout\,
	combout => \u0|switches|read_mux_out\(12));

-- Location: LCFF_X19_Y18_N25
\u0|switches|readdata[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|switches|read_mux_out\(12),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|switches|readdata\(12));

-- Location: LCFF_X20_Y18_N19
\u0|switches_s1_translator|switches_s1_translator|av_readdata_pre[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|switches|readdata\(12),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|switches_s1_translator|switches_s1_translator|av_readdata_pre\(12));

-- Location: LCCOMB_X20_Y18_N20
\u0|cpu_nios|F_iw[12]~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_iw[12]~62_combout\ = (\u0|rsp_xbar_demux|src0_valid~combout\ & ((\u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(12)) # ((\u0|rsp_xbar_demux_001|src0_valid~combout\ & 
-- \u0|switches_s1_translator|switches_s1_translator|av_readdata_pre\(12))))) # (!\u0|rsp_xbar_demux|src0_valid~combout\ & (\u0|rsp_xbar_demux_001|src0_valid~combout\ & ((\u0|switches_s1_translator|switches_s1_translator|av_readdata_pre\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_demux|src0_valid~combout\,
	datab => \u0|rsp_xbar_demux_001|src0_valid~combout\,
	datac => \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(12),
	datad => \u0|switches_s1_translator|switches_s1_translator|av_readdata_pre\(12),
	combout => \u0|cpu_nios|F_iw[12]~62_combout\);

-- Location: LCCOMB_X20_Y16_N4
\u0|cpu_nios|F_iw[12]~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_iw[12]~61_combout\ = (\u0|rsp_xbar_demux_004|src0_valid~0_combout\ & ((\u0|width_adapter_001|width_adapter_001|data_reg\(12)) # 
-- ((!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & 
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_demux_004|src0_valid~0_combout\,
	datab => \u0|width_adapter_001|width_adapter_001|data_reg\(12),
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(12),
	combout => \u0|cpu_nios|F_iw[12]~61_combout\);

-- Location: LCCOMB_X20_Y16_N18
\u0|cpu_nios|F_iw[12]~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_iw[12]~64_combout\ = (\u0|cpu_nios|D_iw[15]~0_combout\ & ((\u0|cpu_nios|F_iw[12]~63_combout\) # ((\u0|cpu_nios|F_iw[12]~62_combout\) # (\u0|cpu_nios|F_iw[12]~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|F_iw[12]~63_combout\,
	datab => \u0|cpu_nios|F_iw[12]~62_combout\,
	datac => \u0|cpu_nios|F_iw[12]~61_combout\,
	datad => \u0|cpu_nios|D_iw[15]~0_combout\,
	combout => \u0|cpu_nios|F_iw[12]~64_combout\);

-- Location: LCFF_X20_Y16_N19
\u0|cpu_nios|D_iw[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|F_iw[12]~64_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|cpu_nios|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|D_iw\(12));

-- Location: LCCOMB_X28_Y15_N20
\u0|cpu_nios|D_ctrl_crst~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|D_ctrl_crst~0_combout\ = (\u0|cpu_nios|Equal101~7_combout\ & (\u0|cpu_nios|D_iw\(12) & (\u0|cpu_nios|Equal101~2_combout\ & \u0|cpu_nios|D_iw\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|Equal101~7_combout\,
	datab => \u0|cpu_nios|D_iw\(12),
	datac => \u0|cpu_nios|Equal101~2_combout\,
	datad => \u0|cpu_nios|D_iw\(16),
	combout => \u0|cpu_nios|D_ctrl_crst~0_combout\);

-- Location: LCFF_X28_Y15_N21
\u0|cpu_nios|R_ctrl_crst\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|D_ctrl_crst~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|R_ctrl_crst~regout\);

-- Location: LCCOMB_X24_Y15_N28
\u0|cpu_nios|W_status_reg_pie_inst_nxt~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|W_status_reg_pie_inst_nxt~1_combout\ = (!\u0|cpu_nios|R_ctrl_exception~regout\ & (!\u0|cpu_nios|R_ctrl_crst~regout\ & !\u0|cpu_nios|R_ctrl_break~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|R_ctrl_exception~regout\,
	datab => \u0|cpu_nios|R_ctrl_crst~regout\,
	datad => \u0|cpu_nios|R_ctrl_break~regout\,
	combout => \u0|cpu_nios|W_status_reg_pie_inst_nxt~1_combout\);

-- Location: LCCOMB_X25_Y13_N30
\u0|cpu_nios|Equal101~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|Equal101~10_combout\ = (\u0|cpu_nios|D_iw\(14) & \u0|cpu_nios|Equal101~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|D_iw\(14),
	datad => \u0|cpu_nios|Equal101~5_combout\,
	combout => \u0|cpu_nios|Equal101~10_combout\);

-- Location: LCFF_X25_Y13_N31
\u0|cpu_nios|R_ctrl_wrctl_inst\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|Equal101~10_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|R_ctrl_wrctl_inst~regout\);

-- Location: LCCOMB_X25_Y13_N8
\u0|cpu_nios|Equal127~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|Equal127~0_combout\ = (!\u0|cpu_nios|D_iw\(7) & (!\u0|cpu_nios|D_iw\(8) & (!\u0|cpu_nios|D_iw\(6) & \u0|cpu_nios|R_ctrl_wrctl_inst~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|D_iw\(7),
	datab => \u0|cpu_nios|D_iw\(8),
	datac => \u0|cpu_nios|D_iw\(6),
	datad => \u0|cpu_nios|R_ctrl_wrctl_inst~regout\,
	combout => \u0|cpu_nios|Equal127~0_combout\);

-- Location: LCCOMB_X24_Y15_N30
\u0|cpu_nios|W_status_reg_pie_inst_nxt~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|W_status_reg_pie_inst_nxt~2_combout\ = (\u0|cpu_nios|Equal127~0_combout\ & ((\u0|cpu_nios|E_src1\(0)))) # (!\u0|cpu_nios|Equal127~0_combout\ & (\u0|cpu_nios|W_status_reg_pie~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu_nios|W_status_reg_pie~regout\,
	datac => \u0|cpu_nios|Equal127~0_combout\,
	datad => \u0|cpu_nios|E_src1\(0),
	combout => \u0|cpu_nios|W_status_reg_pie_inst_nxt~2_combout\);

-- Location: LCCOMB_X24_Y15_N22
\u0|cpu_nios|W_bstatus_reg_inst_nxt~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|W_bstatus_reg_inst_nxt~0_combout\ = (!\u0|cpu_nios|R_ctrl_break~regout\ & ((\u0|cpu_nios|Equal127~2_combout\ & (\u0|cpu_nios|E_src1\(0))) # (!\u0|cpu_nios|Equal127~2_combout\ & ((\u0|cpu_nios|W_bstatus_reg~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|Equal127~2_combout\,
	datab => \u0|cpu_nios|E_src1\(0),
	datac => \u0|cpu_nios|W_bstatus_reg~regout\,
	datad => \u0|cpu_nios|R_ctrl_break~regout\,
	combout => \u0|cpu_nios|W_bstatus_reg_inst_nxt~0_combout\);

-- Location: LCCOMB_X24_Y15_N26
\u0|cpu_nios|W_bstatus_reg_inst_nxt~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|W_bstatus_reg_inst_nxt~1_combout\ = (\u0|cpu_nios|W_bstatus_reg_inst_nxt~0_combout\) # ((\u0|cpu_nios|W_status_reg_pie~regout\ & \u0|cpu_nios|R_ctrl_break~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu_nios|W_bstatus_reg_inst_nxt~0_combout\,
	datac => \u0|cpu_nios|W_status_reg_pie~regout\,
	datad => \u0|cpu_nios|R_ctrl_break~regout\,
	combout => \u0|cpu_nios|W_bstatus_reg_inst_nxt~1_combout\);

-- Location: LCFF_X24_Y15_N27
\u0|cpu_nios|W_bstatus_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|W_bstatus_reg_inst_nxt~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|cpu_nios|E_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|W_bstatus_reg~regout\);

-- Location: LCCOMB_X24_Y15_N8
\u0|cpu_nios|W_status_reg_pie_inst_nxt~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|W_status_reg_pie_inst_nxt~3_combout\ = (\u0|cpu_nios|Equal101~8_combout\ & ((\u0|cpu_nios|W_bstatus_reg~regout\))) # (!\u0|cpu_nios|Equal101~8_combout\ & (\u0|cpu_nios|W_status_reg_pie_inst_nxt~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|Equal101~8_combout\,
	datab => \u0|cpu_nios|W_status_reg_pie_inst_nxt~2_combout\,
	datad => \u0|cpu_nios|W_bstatus_reg~regout\,
	combout => \u0|cpu_nios|W_status_reg_pie_inst_nxt~3_combout\);

-- Location: LCCOMB_X24_Y15_N0
\u0|cpu_nios|W_estatus_reg_inst_nxt~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|W_estatus_reg_inst_nxt~1_combout\ = (!\u0|cpu_nios|R_ctrl_crst~regout\ & ((\u0|cpu_nios|W_estatus_reg_inst_nxt~0_combout\) # ((\u0|cpu_nios|W_status_reg_pie~regout\ & \u0|cpu_nios|R_ctrl_exception~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|W_estatus_reg_inst_nxt~0_combout\,
	datab => \u0|cpu_nios|R_ctrl_crst~regout\,
	datac => \u0|cpu_nios|W_status_reg_pie~regout\,
	datad => \u0|cpu_nios|R_ctrl_exception~regout\,
	combout => \u0|cpu_nios|W_estatus_reg_inst_nxt~1_combout\);

-- Location: LCFF_X24_Y15_N1
\u0|cpu_nios|W_estatus_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|W_estatus_reg_inst_nxt~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|cpu_nios|E_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|W_estatus_reg~regout\);

-- Location: LCCOMB_X24_Y15_N4
\u0|cpu_nios|W_status_reg_pie_inst_nxt~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|W_status_reg_pie_inst_nxt~4_combout\ = (\u0|cpu_nios|W_status_reg_pie_inst_nxt~1_combout\ & ((\u0|cpu_nios|Equal101~9_combout\ & ((\u0|cpu_nios|W_estatus_reg~regout\))) # (!\u0|cpu_nios|Equal101~9_combout\ & 
-- (\u0|cpu_nios|W_status_reg_pie_inst_nxt~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|Equal101~9_combout\,
	datab => \u0|cpu_nios|W_status_reg_pie_inst_nxt~1_combout\,
	datac => \u0|cpu_nios|W_status_reg_pie_inst_nxt~3_combout\,
	datad => \u0|cpu_nios|W_estatus_reg~regout\,
	combout => \u0|cpu_nios|W_status_reg_pie_inst_nxt~4_combout\);

-- Location: LCFF_X24_Y15_N5
\u0|cpu_nios|W_status_reg_pie\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|W_status_reg_pie_inst_nxt~4_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|cpu_nios|E_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|W_status_reg_pie~regout\);

-- Location: LCCOMB_X24_Y15_N6
\u0|cpu_nios|D_iw[15]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|D_iw[15]~0_combout\ = (\u0|cpu_nios|W_ipending_reg\(0) & (!\u0|cpu_nios|W_status_reg_pie~regout\ & ((\u0|cpu_nios|hbreak_enabled~regout\) # (!\u0|cpu_nios|hbreak_req~0_combout\)))) # (!\u0|cpu_nios|W_ipending_reg\(0) & 
-- (((\u0|cpu_nios|hbreak_enabled~regout\)) # (!\u0|cpu_nios|hbreak_req~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|W_ipending_reg\(0),
	datab => \u0|cpu_nios|hbreak_req~0_combout\,
	datac => \u0|cpu_nios|W_status_reg_pie~regout\,
	datad => \u0|cpu_nios|hbreak_enabled~regout\,
	combout => \u0|cpu_nios|D_iw[15]~0_combout\);

-- Location: LCCOMB_X20_Y15_N18
\u0|cpu_nios|F_iw[6]~97\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_iw[6]~97_combout\ = (\u0|cpu_nios|D_iw[15]~0_combout\ & ((\u0|cpu_nios|F_iw[6]~96_combout\) # ((\u0|rsp_xbar_demux_004|src0_valid~0_combout\ & \u0|width_adapter_001|width_adapter_001|out_data[6]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|F_iw[6]~96_combout\,
	datab => \u0|rsp_xbar_demux_004|src0_valid~0_combout\,
	datac => \u0|width_adapter_001|width_adapter_001|out_data[6]~14_combout\,
	datad => \u0|cpu_nios|D_iw[15]~0_combout\,
	combout => \u0|cpu_nios|F_iw[6]~97_combout\);

-- Location: LCFF_X20_Y15_N19
\u0|cpu_nios|D_iw[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|F_iw[6]~97_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|cpu_nios|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|D_iw\(6));

-- Location: LCCOMB_X25_Y13_N0
\u0|cpu_nios|E_src1[2]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_src1[2]~21_combout\ = (\u0|cpu_nios|R_src1~18_combout\ & ((\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|q_b\(2)))) # (!\u0|cpu_nios|R_src1~18_combout\ & (\u0|cpu_nios|D_iw\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|R_src1~18_combout\,
	datab => \u0|cpu_nios|D_iw\(6),
	datad => \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|q_b\(2),
	combout => \u0|cpu_nios|E_src1[2]~21_combout\);

-- Location: LCFF_X25_Y13_N1
\u0|cpu_nios|E_src1[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|E_src1[2]~21_combout\,
	sdata => \u0|cpu_nios|F_pc_plus_one[0]~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|cpu_nios|R_src1~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|E_src1\(2));

-- Location: LCCOMB_X23_Y13_N12
\u0|cpu_nios|E_logic_result[2]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_logic_result[2]~21_combout\ = (\u0|cpu_nios|E_src1\(2) & (\u0|cpu_nios|R_logic_op\(1) $ (((\u0|cpu_nios|R_logic_op\(0) & \u0|cpu_nios|E_src2\(2)))))) # (!\u0|cpu_nios|E_src1\(2) & ((\u0|cpu_nios|R_logic_op\(1) & ((\u0|cpu_nios|E_src2\(2)))) 
-- # (!\u0|cpu_nios|R_logic_op\(1) & (!\u0|cpu_nios|R_logic_op\(0) & !\u0|cpu_nios|E_src2\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|R_logic_op\(0),
	datab => \u0|cpu_nios|R_logic_op\(1),
	datac => \u0|cpu_nios|E_src1\(2),
	datad => \u0|cpu_nios|E_src2\(2),
	combout => \u0|cpu_nios|E_logic_result[2]~21_combout\);

-- Location: LCCOMB_X22_Y13_N6
\u0|cpu_nios|W_alu_result[2]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|W_alu_result[2]~21_combout\ = (\u0|cpu_nios|R_ctrl_logic~regout\ & ((\u0|cpu_nios|E_logic_result[2]~21_combout\))) # (!\u0|cpu_nios|R_ctrl_logic~regout\ & (\u0|cpu_nios|F_pc[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|F_pc[0]~0_combout\,
	datab => \u0|cpu_nios|E_logic_result[2]~21_combout\,
	datad => \u0|cpu_nios|R_ctrl_logic~regout\,
	combout => \u0|cpu_nios|W_alu_result[2]~21_combout\);

-- Location: LCCOMB_X24_Y14_N16
\u0|cpu_nios|E_shift_rot_result_nxt[2]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_shift_rot_result_nxt[2]~21_combout\ = (\u0|cpu_nios|R_ctrl_shift_rot_right~regout\ & ((\u0|cpu_nios|E_shift_rot_result\(3)))) # (!\u0|cpu_nios|R_ctrl_shift_rot_right~regout\ & (\u0|cpu_nios|E_shift_rot_result\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_shift_rot_result\(1),
	datab => \u0|cpu_nios|E_shift_rot_result\(3),
	datad => \u0|cpu_nios|R_ctrl_shift_rot_right~regout\,
	combout => \u0|cpu_nios|E_shift_rot_result_nxt[2]~21_combout\);

-- Location: LCFF_X24_Y14_N17
\u0|cpu_nios|E_shift_rot_result[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|E_shift_rot_result_nxt[2]~21_combout\,
	sdata => \u0|cpu_nios|E_src1\(2),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|cpu_nios|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|E_shift_rot_result\(2));

-- Location: LCFF_X22_Y13_N7
\u0|cpu_nios|W_alu_result[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|W_alu_result[2]~21_combout\,
	sdata => \u0|cpu_nios|E_shift_rot_result\(2),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|cpu_nios|E_alu_result~14_combout\,
	sload => \u0|cpu_nios|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|W_alu_result\(2));

-- Location: LCCOMB_X19_Y11_N6
\u0|cpu_nios|E_logic_result[12]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_logic_result[12]~14_combout\ = (\u0|cpu_nios|E_src1\(12) & (\u0|cpu_nios|R_logic_op\(1) $ (((\u0|cpu_nios|R_logic_op\(0) & \u0|cpu_nios|E_src2\(12)))))) # (!\u0|cpu_nios|E_src1\(12) & ((\u0|cpu_nios|R_logic_op\(1) & 
-- ((\u0|cpu_nios|E_src2\(12)))) # (!\u0|cpu_nios|R_logic_op\(1) & (!\u0|cpu_nios|R_logic_op\(0) & !\u0|cpu_nios|E_src2\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|R_logic_op\(1),
	datab => \u0|cpu_nios|R_logic_op\(0),
	datac => \u0|cpu_nios|E_src1\(12),
	datad => \u0|cpu_nios|E_src2\(12),
	combout => \u0|cpu_nios|E_logic_result[12]~14_combout\);

-- Location: LCCOMB_X18_Y13_N24
\u0|cpu_nios|W_alu_result[12]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|W_alu_result[12]~12_combout\ = (\u0|cpu_nios|R_ctrl_logic~regout\ & (\u0|cpu_nios|E_logic_result[12]~14_combout\)) # (!\u0|cpu_nios|R_ctrl_logic~regout\ & ((\u0|cpu_nios|F_pc[10]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|R_ctrl_logic~regout\,
	datab => \u0|cpu_nios|E_logic_result[12]~14_combout\,
	datad => \u0|cpu_nios|F_pc[10]~10_combout\,
	combout => \u0|cpu_nios|W_alu_result[12]~12_combout\);

-- Location: LCFF_X18_Y13_N25
\u0|cpu_nios|W_alu_result[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|W_alu_result[12]~12_combout\,
	sdata => \u0|cpu_nios|E_shift_rot_result\(12),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|cpu_nios|E_alu_result~14_combout\,
	sload => \u0|cpu_nios|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|W_alu_result\(12));

-- Location: LCCOMB_X18_Y13_N2
\u0|addr_router_001|Equal1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|addr_router_001|Equal1~3_combout\ = (\u0|cpu_nios|W_alu_result\(12)) # (!\u0|cpu_nios|W_alu_result\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu_nios|W_alu_result\(12),
	datad => \u0|cpu_nios|W_alu_result\(11),
	combout => \u0|addr_router_001|Equal1~3_combout\);

-- Location: LCCOMB_X18_Y14_N24
\u0|addr_router_001|Equal1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|addr_router_001|Equal1~4_combout\ = ((\u0|addr_router_001|Equal1~3_combout\) # ((!\u0|addr_router_001|Equal1~1_combout\) # (!\u0|addr_router_001|Equal1~0_combout\))) # (!\u0|addr_router_001|Equal1~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|addr_router_001|Equal1~2_combout\,
	datab => \u0|addr_router_001|Equal1~3_combout\,
	datac => \u0|addr_router_001|Equal1~0_combout\,
	datad => \u0|addr_router_001|Equal1~1_combout\,
	combout => \u0|addr_router_001|Equal1~4_combout\);

-- Location: LCCOMB_X17_Y14_N18
\u0|cmd_xbar_demux_001|src0_valid~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_demux_001|src0_valid~0_combout\ = (!\u0|addr_router_001|Equal1~4_combout\ & \u0|leds_s1_translator|leds_s1_translator|av_begintransfer~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|addr_router_001|Equal1~4_combout\,
	datad => \u0|leds_s1_translator|leds_s1_translator|av_begintransfer~0_combout\,
	combout => \u0|cmd_xbar_demux_001|src0_valid~0_combout\);

-- Location: LCCOMB_X17_Y14_N6
\u0|cmd_xbar_mux|WideOr1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux|WideOr1~0_combout\ = (\u0|cmd_xbar_demux|src0_valid~2_combout\ & (((\u0|cmd_xbar_mux|arb|top_priority_reg\(1) & !\u0|cmd_xbar_demux_001|src0_valid~0_combout\)) # (!\u0|cmd_xbar_mux|arb|top_priority_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux|arb|top_priority_reg\(1),
	datab => \u0|cmd_xbar_mux|arb|top_priority_reg\(0),
	datac => \u0|cmd_xbar_demux|src0_valid~2_combout\,
	datad => \u0|cmd_xbar_demux_001|src0_valid~0_combout\,
	combout => \u0|cmd_xbar_mux|WideOr1~0_combout\);

-- Location: LCCOMB_X23_Y17_N8
\u0|cmd_xbar_mux|src_data[38]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux|src_data\(38) = (\u0|cpu_nios|F_pc\(0) & ((\u0|cmd_xbar_mux|WideOr1~0_combout\) # ((\u0|cpu_nios|W_alu_result\(2) & \u0|cmd_xbar_mux|arb|grant[1]~0_combout\)))) # (!\u0|cpu_nios|F_pc\(0) & (\u0|cpu_nios|W_alu_result\(2) & 
-- (\u0|cmd_xbar_mux|arb|grant[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|F_pc\(0),
	datab => \u0|cpu_nios|W_alu_result\(2),
	datac => \u0|cmd_xbar_mux|arb|grant[1]~0_combout\,
	datad => \u0|cmd_xbar_mux|WideOr1~0_combout\,
	combout => \u0|cmd_xbar_mux|src_data\(38));

-- Location: LCFF_X23_Y17_N9
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux|src_data\(38),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(0));

-- Location: LCCOMB_X23_Y17_N4
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|Equal0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|Equal0~2_combout\ = (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|Equal0~0_combout\ & 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(0) & \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|Equal0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|Equal0~0_combout\,
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(0),
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|Equal0~1_combout\,
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|Equal0~2_combout\);

-- Location: LCCOMB_X22_Y18_N0
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|take_action_ocireg~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|take_action_ocireg~0_combout\ = (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|Equal0~2_combout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|write~regout\ & \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|debugaccess~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|Equal0~2_combout\,
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|write~regout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|debugaccess~regout\,
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|take_action_ocireg~0_combout\);

-- Location: LCCOMB_X22_Y18_N2
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|monitor_ready~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|monitor_ready~0_combout\ = (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|always1~0_combout\ & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|monitor_ready~regout\) # ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|take_action_ocireg~0_combout\ & 
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|always1~0_combout\,
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|take_action_ocireg~0_combout\,
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|monitor_ready~regout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata\(0),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|monitor_ready~0_combout\);

-- Location: LCFF_X22_Y18_N3
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|monitor_ready\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|monitor_ready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|monitor_ready~regout\);

-- Location: LCCOMB_X22_Y18_N4
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~7_combout\ = (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|Equal0~2_combout\ & 
-- (((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|monitor_ready~regout\)))) # (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|Equal0~2_combout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|oci_ienable\(19) & ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|oci_ienable\(19),
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|monitor_ready~regout\,
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|Equal0~2_combout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|Equal1~0_combout\,
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~7_combout\);

-- Location: LCCOMB_X22_Y18_N20
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata[1]~feeder_combout\ = \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~7_combout\,
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata[1]~feeder_combout\);

-- Location: LCFF_X22_Y18_N21
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata[1]~feeder_combout\,
	sdata => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(1),
	sload => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata\(1));

-- Location: LCFF_X23_Y16_N27
\u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata\(1),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(1));

-- Location: LCCOMB_X23_Y16_N26
\u0|cpu_nios|F_iw[1]~122\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_iw[1]~122_combout\ = ((\u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\ & 
-- (\u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|read_latency_shift_reg\(0) & \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(1)))) # (!\u0|cpu_nios|D_iw[15]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	datab => \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(1),
	datad => \u0|cpu_nios|D_iw[15]~0_combout\,
	combout => \u0|cpu_nios|F_iw[1]~122_combout\);

-- Location: LCCOMB_X22_Y14_N14
\u0|cpu_nios|F_iw[1]~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_iw[1]~51_combout\ = (\u0|cpu_nios|F_iw[1]~123_combout\) # ((\u0|cpu_nios|F_iw[1]~122_combout\) # ((\u0|rsp_xbar_demux_004|src0_valid~0_combout\ & \u0|width_adapter_001|width_adapter_001|out_data[1]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|F_iw[1]~123_combout\,
	datab => \u0|rsp_xbar_demux_004|src0_valid~0_combout\,
	datac => \u0|width_adapter_001|width_adapter_001|out_data[1]~3_combout\,
	datad => \u0|cpu_nios|F_iw[1]~122_combout\,
	combout => \u0|cpu_nios|F_iw[1]~51_combout\);

-- Location: LCFF_X22_Y14_N15
\u0|cpu_nios|D_iw[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|F_iw[1]~51_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|cpu_nios|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|D_iw\(1));

-- Location: LCCOMB_X19_Y14_N8
\u0|cpu_nios|D_ctrl_st~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|D_ctrl_st~0_combout\ = (\u0|cpu_nios|D_iw\(0) & (\u0|cpu_nios|D_iw\(2) & !\u0|cpu_nios|D_iw\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|D_iw\(0),
	datac => \u0|cpu_nios|D_iw\(2),
	datad => \u0|cpu_nios|D_iw\(1),
	combout => \u0|cpu_nios|D_ctrl_st~0_combout\);

-- Location: LCFF_X19_Y14_N9
\u0|cpu_nios|R_ctrl_st\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|D_ctrl_st~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|R_ctrl_st~regout\);

-- Location: LCCOMB_X19_Y14_N0
\u0|cpu_nios|d_write_nxt\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|d_write_nxt~combout\ = (\u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|av_waitrequest~6_combout\ & ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_test_bench|d_write~regout\) # ((\u0|cpu_nios|R_ctrl_st~regout\ & 
-- \u0|cpu_nios|E_new_inst~regout\)))) # (!\u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|av_waitrequest~6_combout\ & (\u0|cpu_nios|R_ctrl_st~regout\ & ((\u0|cpu_nios|E_new_inst~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|av_waitrequest~6_combout\,
	datab => \u0|cpu_nios|R_ctrl_st~regout\,
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_test_bench|d_write~regout\,
	datad => \u0|cpu_nios|E_new_inst~regout\,
	combout => \u0|cpu_nios|d_write_nxt~combout\);

-- Location: LCFF_X19_Y14_N1
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_test_bench|d_write\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|d_write_nxt~combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_test_bench|d_write~regout\);

-- Location: LCCOMB_X18_Y18_N28
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|write~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|write~0_combout\ = (!\u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|write_accepted~regout\ & 
-- (!\u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & \u0|cpu_nios|the_Nios_Qsys_cpu_nios_test_bench|d_write~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|write_accepted~regout\,
	datac => \u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_test_bench|d_write~regout\,
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|write~0_combout\);

-- Location: LCCOMB_X18_Y18_N12
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|write~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|write~1_combout\ = (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|write~regout\ & (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|waitrequest~regout\)) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|write~regout\ & (((\u0|cmd_xbar_mux|arb|grant[1]~0_combout\ & \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|write~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|waitrequest~regout\,
	datab => \u0|cmd_xbar_mux|arb|grant[1]~0_combout\,
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|write~regout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|write~0_combout\,
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|write~1_combout\);

-- Location: LCFF_X18_Y18_N13
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|write\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|write~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|write~regout\);

-- Location: LCCOMB_X18_Y18_N22
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|read~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|read~0_combout\ = (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|read~regout\ & (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|waitrequest~regout\)) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|read~regout\ & (((!\u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- \u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|waitrequest~regout\,
	datab => \u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|read~regout\,
	datad => \u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~2_combout\,
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|read~0_combout\);

-- Location: LCFF_X18_Y18_N23
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|read\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|read~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|read~regout\);

-- Location: LCCOMB_X23_Y18_N30
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|avalon_ociram_readdata_ready~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|avalon_ociram_readdata_ready~1_combout\ = (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|waitrequest~regout\ & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|avalon_ociram_readdata_ready~0_combout\) # ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|avalon_ociram_readdata_ready~regout\ & 
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|write~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|avalon_ociram_readdata_ready~0_combout\,
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|waitrequest~regout\,
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|avalon_ociram_readdata_ready~regout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|write~regout\,
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|avalon_ociram_readdata_ready~1_combout\);

-- Location: LCFF_X23_Y18_N31
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|avalon_ociram_readdata_ready\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|avalon_ociram_readdata_ready~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|avalon_ociram_readdata_ready~regout\);

-- Location: LCCOMB_X23_Y18_N8
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|waitrequest~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|waitrequest~1_combout\ = (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|waitrequest~0_combout\) # 
-- ((!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|write~regout\ & ((!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|avalon_ociram_readdata_ready~regout\) # (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|read~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|waitrequest~0_combout\,
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|write~regout\,
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|read~regout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|avalon_ociram_readdata_ready~regout\,
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|waitrequest~1_combout\);

-- Location: LCFF_X23_Y18_N9
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|waitrequest\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|waitrequest~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|waitrequest~regout\);

-- Location: LCCOMB_X18_Y18_N30
\u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~6_combout\ = 
-- (\u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~5_combout\) # 
-- ((\u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~2_combout\ & 
-- (!\u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- !\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|waitrequest~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~5_combout\,
	datab => \u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~2_combout\,
	datac => \u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|waitrequest~regout\,
	combout => \u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~6_combout\);

-- Location: LCFF_X18_Y18_N31
\u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~6_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X18_Y18_N24
\u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ = 
-- (\u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|read_latency_shift_reg\(0)) # 
-- (!\u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\);

-- Location: LCFF_X18_Y18_N27
\u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]~regout\);

-- Location: LCFF_X15_Y15_N9
\u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]~regout\);

-- Location: LCCOMB_X16_Y16_N24
\u0|jtag_uart_0|always2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|always2~0_combout\ = (!\u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|write_accepted~regout\ & \u0|cpu_nios|the_Nios_Qsys_cpu_nios_test_bench|d_write~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|write_accepted~regout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_test_bench|d_write~regout\,
	combout => \u0|jtag_uart_0|always2~0_combout\);

-- Location: LCCOMB_X15_Y15_N8
\u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ = 
-- (\u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]~regout\)))) # 
-- (!\u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\u0|cmd_xbar_demux_001|sink_ready~1_combout\ & ((\u0|jtag_uart_0|always2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_demux_001|sink_ready~1_combout\,
	datab => \u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]~regout\,
	datad => \u0|jtag_uart_0|always2~0_combout\,
	combout => \u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\);

-- Location: LCFF_X15_Y15_N19
\u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]~regout\);

-- Location: LCCOMB_X15_Y15_N18
\u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|av_waitrequest~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|av_waitrequest~1_combout\ = (\u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|av_waitrequest~0_combout\) # 
-- ((!\u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\ & 
-- (\u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]~regout\ & \u0|switches_s1_translator|switches_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|av_waitrequest~0_combout\,
	datab => \u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	datac => \u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]~regout\,
	datad => \u0|switches_s1_translator|switches_s1_translator|read_latency_shift_reg\(0),
	combout => \u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|av_waitrequest~1_combout\);

-- Location: LCCOMB_X18_Y18_N26
\u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|av_waitrequest~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|av_waitrequest~2_combout\ = (\u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|av_waitrequest~1_combout\) # 
-- ((\u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- (!\u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\ & 
-- \u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datab => \u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	datac => \u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]~regout\,
	datad => \u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|av_waitrequest~1_combout\,
	combout => \u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|av_waitrequest~2_combout\);

-- Location: LCCOMB_X18_Y18_N4
\u0|rsp_xbar_mux_001|WideOr1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|WideOr1~0_combout\ = (\u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- (\u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\ & 
-- ((\u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\) # (!\u0|switches_s1_translator|switches_s1_translator|read_latency_shift_reg\(0))))) # 
-- (!\u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- (((\u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\)) # (!\u0|switches_s1_translator|switches_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datab => \u0|switches_s1_translator|switches_s1_translator|read_latency_shift_reg\(0),
	datac => \u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	datad => \u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	combout => \u0|rsp_xbar_mux_001|WideOr1~0_combout\);

-- Location: LCCOMB_X17_Y17_N14
\u0|rsp_xbar_mux_001|WideOr1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux_001|WideOr1~1_combout\ = (!\u0|rsp_xbar_demux_002|src1_valid~combout\ & (\u0|rsp_xbar_mux_001|WideOr1~0_combout\ & 
-- ((\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\) # 
-- (!\u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_demux_002|src1_valid~combout\,
	datab => \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	datac => \u0|rsp_xbar_mux_001|WideOr1~0_combout\,
	datad => \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	combout => \u0|rsp_xbar_mux_001|WideOr1~1_combout\);

-- Location: LCCOMB_X20_Y14_N30
\u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|av_waitrequest~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|av_waitrequest~3_combout\ = (\u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|av_waitrequest~2_combout\) # ((\u0|rsp_xbar_demux_004|src1_valid~0_combout\ & 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][45]~regout\)) # (!\u0|rsp_xbar_demux_004|src1_valid~0_combout\ & 
-- ((\u0|rsp_xbar_mux_001|WideOr1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_demux_004|src1_valid~0_combout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][45]~regout\,
	datac => \u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|av_waitrequest~2_combout\,
	datad => \u0|rsp_xbar_mux_001|WideOr1~1_combout\,
	combout => \u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|av_waitrequest~3_combout\);

-- Location: LCCOMB_X20_Y14_N22
\u0|cpu_nios|av_ld_align_cycle_nxt[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|av_ld_align_cycle_nxt[0]~0_combout\ = (!\u0|cpu_nios|av_ld_align_cycle\(0) & ((\u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|av_waitrequest~3_combout\) # (!\u0|cpu_nios|d_read~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|av_waitrequest~3_combout\,
	datac => \u0|cpu_nios|av_ld_align_cycle\(0),
	datad => \u0|cpu_nios|d_read~regout\,
	combout => \u0|cpu_nios|av_ld_align_cycle_nxt[0]~0_combout\);

-- Location: LCFF_X20_Y14_N23
\u0|cpu_nios|av_ld_align_cycle[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|av_ld_align_cycle_nxt[0]~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|av_ld_align_cycle\(0));

-- Location: LCCOMB_X20_Y14_N2
\u0|cpu_nios|av_ld_aligning_data_nxt~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|av_ld_aligning_data_nxt~0_combout\ = (\u0|cpu_nios|av_ld_align_cycle\(0) $ (((\u0|cpu_nios|D_iw\(4)) # (!\u0|cpu_nios|D_iw\(3))))) # (!\u0|cpu_nios|av_ld_align_cycle\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|av_ld_align_cycle\(1),
	datab => \u0|cpu_nios|av_ld_align_cycle\(0),
	datac => \u0|cpu_nios|D_iw\(3),
	datad => \u0|cpu_nios|D_iw\(4),
	combout => \u0|cpu_nios|av_ld_aligning_data_nxt~0_combout\);

-- Location: LCCOMB_X20_Y14_N28
\u0|cpu_nios|av_ld_aligning_data_nxt~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|av_ld_aligning_data_nxt~1_combout\ = (\u0|cpu_nios|d_read~regout\ & !\u0|cpu_nios|D_iw\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|d_read~regout\,
	datad => \u0|cpu_nios|D_iw\(4),
	combout => \u0|cpu_nios|av_ld_aligning_data_nxt~1_combout\);

-- Location: LCCOMB_X20_Y14_N20
\u0|cpu_nios|av_ld_aligning_data_nxt~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|av_ld_aligning_data_nxt~2_combout\ = (\u0|cpu_nios|av_ld_aligning_data~regout\ & (((\u0|cpu_nios|av_ld_aligning_data_nxt~0_combout\)))) # (!\u0|cpu_nios|av_ld_aligning_data~regout\ & 
-- (!\u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|av_waitrequest~3_combout\ & ((\u0|cpu_nios|av_ld_aligning_data_nxt~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|av_waitrequest~3_combout\,
	datab => \u0|cpu_nios|av_ld_aligning_data_nxt~0_combout\,
	datac => \u0|cpu_nios|av_ld_aligning_data~regout\,
	datad => \u0|cpu_nios|av_ld_aligning_data_nxt~1_combout\,
	combout => \u0|cpu_nios|av_ld_aligning_data_nxt~2_combout\);

-- Location: LCCOMB_X20_Y14_N14
\u0|cpu_nios|E_stall~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_stall~3_combout\ = (\u0|cpu_nios|E_valid~regout\ & ((\u0|cpu_nios|av_ld_waiting_for_data_nxt~1_combout\) # ((\u0|cpu_nios|av_ld_aligning_data_nxt~2_combout\ & !\u0|cpu_nios|D_iw\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|av_ld_waiting_for_data_nxt~1_combout\,
	datab => \u0|cpu_nios|av_ld_aligning_data_nxt~2_combout\,
	datac => \u0|cpu_nios|E_valid~regout\,
	datad => \u0|cpu_nios|D_iw\(4),
	combout => \u0|cpu_nios|E_stall~3_combout\);

-- Location: LCCOMB_X19_Y14_N18
\u0|cpu_nios|E_stall~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_stall~4_combout\ = (\u0|cpu_nios|E_stall~2_combout\) # ((\u0|cpu_nios|R_ctrl_ld~regout\ & ((\u0|cpu_nios|E_stall~3_combout\) # (\u0|cpu_nios|E_new_inst~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_stall~2_combout\,
	datab => \u0|cpu_nios|E_stall~3_combout\,
	datac => \u0|cpu_nios|R_ctrl_ld~regout\,
	datad => \u0|cpu_nios|E_new_inst~regout\,
	combout => \u0|cpu_nios|E_stall~4_combout\);

-- Location: LCCOMB_X19_Y14_N4
\u0|cpu_nios|W_valid~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|W_valid~3_combout\ = (\u0|cpu_nios|E_valid~regout\ & ((!\u0|cpu_nios|E_new_inst~regout\) # (!\u0|cpu_nios|R_ctrl_st~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu_nios|E_valid~regout\,
	datac => \u0|cpu_nios|R_ctrl_st~regout\,
	datad => \u0|cpu_nios|E_new_inst~regout\,
	combout => \u0|cpu_nios|W_valid~3_combout\);

-- Location: LCCOMB_X19_Y14_N10
\u0|cpu_nios|W_valid~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|W_valid~2_combout\ = (!\u0|cpu_nios|E_stall~4_combout\ & (\u0|cpu_nios|W_valid~3_combout\ & ((!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_test_bench|d_write~regout\) # 
-- (!\u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|av_waitrequest~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|av_waitrequest~6_combout\,
	datab => \u0|cpu_nios|E_stall~4_combout\,
	datac => \u0|cpu_nios|W_valid~3_combout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_test_bench|d_write~regout\,
	combout => \u0|cpu_nios|W_valid~2_combout\);

-- Location: LCFF_X19_Y14_N11
\u0|cpu_nios|W_valid\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|W_valid~2_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|W_valid~regout\);

-- Location: LCCOMB_X15_Y14_N8
\u0|cpu_nios|i_read_nxt~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|i_read_nxt~0_combout\ = (!\u0|cpu_nios|W_valid~regout\ & ((\u0|cpu_nios_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~2_combout\) # (\u0|cpu_nios|i_read~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~2_combout\,
	datac => \u0|cpu_nios|i_read~regout\,
	datad => \u0|cpu_nios|W_valid~regout\,
	combout => \u0|cpu_nios|i_read_nxt~0_combout\);

-- Location: LCFF_X15_Y14_N9
\u0|cpu_nios|i_read\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|i_read_nxt~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|i_read~regout\);

-- Location: LCCOMB_X15_Y14_N22
\u0|cpu_nios|F_valid~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_valid~0_combout\ = (!\u0|cpu_nios|i_read~regout\ & \u0|cpu_nios_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu_nios|i_read~regout\,
	datad => \u0|cpu_nios_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~2_combout\,
	combout => \u0|cpu_nios|F_valid~0_combout\);

-- Location: LCCOMB_X22_Y18_N24
\u0|cpu_nios|wait_for_one_post_bret_inst~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|wait_for_one_post_bret_inst~0_combout\ = (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|oci_single_step_mode~regout\ & ((\u0|cpu_nios|hbreak_enabled~regout\) # ((!\u0|cpu_nios|F_valid~0_combout\ & 
-- \u0|cpu_nios|wait_for_one_post_bret_inst~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|hbreak_enabled~regout\,
	datab => \u0|cpu_nios|F_valid~0_combout\,
	datac => \u0|cpu_nios|wait_for_one_post_bret_inst~regout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|oci_single_step_mode~regout\,
	combout => \u0|cpu_nios|wait_for_one_post_bret_inst~0_combout\);

-- Location: LCFF_X22_Y18_N25
\u0|cpu_nios|wait_for_one_post_bret_inst\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|wait_for_one_post_bret_inst~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|wait_for_one_post_bret_inst~regout\);

-- Location: LCCOMB_X27_Y19_N18
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_a\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ = 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(34))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(34),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_a~combout\);

-- Location: LCCOMB_X24_Y17_N26
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|break_on_reset~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|break_on_reset~0_combout\ = 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(19)) # 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|break_on_reset~regout\ & 
-- !\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(18))))) # 
-- (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ & 
-- (((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|break_on_reset~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(19),
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|break_on_reset~regout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(18),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|break_on_reset~0_combout\);

-- Location: LCFF_X24_Y17_N27
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|break_on_reset\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|break_on_reset~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|break_on_reset~regout\);

-- Location: LCCOMB_X24_Y17_N0
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|jtag_break~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|jtag_break~0_combout\ = (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0) & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|break_on_reset~regout\))) # (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0) & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|jtag_break~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0),
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|jtag_break~regout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|break_on_reset~regout\,
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|jtag_break~0_combout\);

-- Location: LCFF_X28_Y17_N1
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr\(21),
	sload => VCC,
	ena => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(21));

-- Location: LCCOMB_X28_Y17_N0
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|jtag_break~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|jtag_break~1_combout\ = 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(21)) # 
-- ((!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(20) & 
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|jtag_break~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(20),
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(21),
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|jtag_break~regout\,
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|jtag_break~1_combout\);

-- Location: LCFF_X24_Y17_N1
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|jtag_break\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|jtag_break~0_combout\,
	sdata => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|jtag_break~1_combout\,
	sload => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|jtag_break~regout\);

-- Location: LCCOMB_X23_Y18_N10
\u0|cpu_nios|hbreak_req~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|hbreak_req~0_combout\ = (\u0|cpu_nios|hbreak_pending~regout\ & (((\u0|cpu_nios|W_valid~regout\)) # (!\u0|cpu_nios|wait_for_one_post_bret_inst~regout\))) # (!\u0|cpu_nios|hbreak_pending~regout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|jtag_break~regout\ & ((\u0|cpu_nios|W_valid~regout\) # (!\u0|cpu_nios|wait_for_one_post_bret_inst~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|hbreak_pending~regout\,
	datab => \u0|cpu_nios|wait_for_one_post_bret_inst~regout\,
	datac => \u0|cpu_nios|W_valid~regout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|jtag_break~regout\,
	combout => \u0|cpu_nios|hbreak_req~0_combout\);

-- Location: LCCOMB_X16_Y15_N30
\u0|leds|data_out[14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|leds|data_out[14]~feeder_combout\ = \u0|cpu_nios|d_writedata\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|cpu_nios|d_writedata\(14),
	combout => \u0|leds|data_out[14]~feeder_combout\);

-- Location: LCFF_X16_Y15_N31
\u0|leds|data_out[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|leds|data_out[14]~feeder_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|leds|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|leds|data_out\(14));

-- Location: LCCOMB_X16_Y15_N0
\u0|leds|readdata[14]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|leds|readdata\(14) = (!\u0|leds|Equal0~2_combout\ & \u0|leds|data_out\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|leds|Equal0~2_combout\,
	datad => \u0|leds|data_out\(14),
	combout => \u0|leds|readdata\(14));

-- Location: LCFF_X16_Y15_N1
\u0|leds_s1_translator|leds_s1_translator|av_readdata_pre[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|leds|readdata\(14),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|leds_s1_translator|leds_s1_translator|av_readdata_pre\(14));

-- Location: LCCOMB_X16_Y15_N16
\u0|cpu_nios|F_iw[14]~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_iw[14]~71_combout\ = (\u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(14) & ((\u0|rsp_xbar_demux_003|src0_valid~combout\) # 
-- ((\u0|leds_s1_translator|leds_s1_translator|av_readdata_pre\(14) & \u0|rsp_xbar_demux_002|src0_valid~combout\)))) # (!\u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(14) & 
-- (\u0|leds_s1_translator|leds_s1_translator|av_readdata_pre\(14) & ((\u0|rsp_xbar_demux_002|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(14),
	datab => \u0|leds_s1_translator|leds_s1_translator|av_readdata_pre\(14),
	datac => \u0|rsp_xbar_demux_003|src0_valid~combout\,
	datad => \u0|rsp_xbar_demux_002|src0_valid~combout\,
	combout => \u0|cpu_nios|F_iw[14]~71_combout\);

-- Location: LCFF_X2_Y8_N3
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~126\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0|za_data\(14),
	sload => VCC,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~211_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~126_regout\);

-- Location: LCFF_X2_Y8_N25
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~94\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0|za_data\(14),
	sload => VCC,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~208_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~94_regout\);

-- Location: LCFF_X1_Y8_N11
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~78\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0|za_data\(14),
	sload => VCC,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~210_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~78_regout\);

-- Location: LCCOMB_X1_Y8_N10
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~198\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~198_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & 
-- (((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\)))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~110_regout\)) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~78_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~110_regout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~78_regout\,
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~198_combout\);

-- Location: LCCOMB_X2_Y8_N24
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~199\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~199_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~198_combout\ & 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~126_regout\)) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~198_combout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~94_regout\))))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & 
-- (((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~198_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~126_regout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~94_regout\,
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~198_combout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~199_combout\);

-- Location: LCCOMB_X3_Y8_N22
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~202\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~202_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~199_combout\))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ & 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~201_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~201_combout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~199_combout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~202_combout\);

-- Location: LCFF_X3_Y8_N23
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~202_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload\(14));

-- Location: LCFF_X19_Y16_N23
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload\(14),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_ready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(14));

-- Location: LCCOMB_X21_Y16_N22
\u0|width_adapter_001|width_adapter_001|data_reg~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_001|width_adapter_001|data_reg~9_combout\ = (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\ & 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & ((\u0|width_adapter_001|width_adapter_001|data_reg\(14)) # 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datac => \u0|width_adapter_001|width_adapter_001|data_reg\(14),
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(14),
	combout => \u0|width_adapter_001|width_adapter_001|data_reg~9_combout\);

-- Location: LCFF_X21_Y16_N23
\u0|width_adapter_001|width_adapter_001|data_reg[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|width_adapter_001|width_adapter_001|data_reg~9_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_001|width_adapter_001|data_reg\(14));

-- Location: LCCOMB_X19_Y16_N22
\u0|width_adapter_001|width_adapter_001|out_data[14]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_001|width_adapter_001|out_data[14]~8_combout\ = (\u0|width_adapter_001|width_adapter_001|data_reg\(14)) # 
-- ((!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & 
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(14),
	datad => \u0|width_adapter_001|width_adapter_001|data_reg\(14),
	combout => \u0|width_adapter_001|width_adapter_001|out_data[14]~8_combout\);

-- Location: LCCOMB_X19_Y16_N8
\u0|cpu_nios|F_iw[14]~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_iw[14]~72_combout\ = (\u0|cpu_nios|F_iw[14]~70_combout\) # ((\u0|cpu_nios|F_iw[14]~71_combout\) # ((\u0|rsp_xbar_demux_004|src0_valid~0_combout\ & \u0|width_adapter_001|width_adapter_001|out_data[14]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|F_iw[14]~70_combout\,
	datab => \u0|cpu_nios|F_iw[14]~71_combout\,
	datac => \u0|rsp_xbar_demux_004|src0_valid~0_combout\,
	datad => \u0|width_adapter_001|width_adapter_001|out_data[14]~8_combout\,
	combout => \u0|cpu_nios|F_iw[14]~72_combout\);

-- Location: LCCOMB_X19_Y16_N18
\u0|cpu_nios|F_iw[14]~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_iw[14]~73_combout\ = (\u0|cpu_nios|D_iw[15]~0_combout\ & (((\u0|cpu_nios|F_iw[14]~72_combout\)))) # (!\u0|cpu_nios|D_iw[15]~0_combout\ & (((\u0|cpu_nios|hbreak_enabled~regout\)) # (!\u0|cpu_nios|hbreak_req~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|D_iw[15]~0_combout\,
	datab => \u0|cpu_nios|hbreak_req~0_combout\,
	datac => \u0|cpu_nios|F_iw[14]~72_combout\,
	datad => \u0|cpu_nios|hbreak_enabled~regout\,
	combout => \u0|cpu_nios|F_iw[14]~73_combout\);

-- Location: LCFF_X19_Y16_N19
\u0|cpu_nios|D_iw[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|F_iw[14]~73_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|cpu_nios|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|D_iw\(14));

-- Location: LCCOMB_X24_Y14_N0
\u0|cpu_nios|D_logic_op_raw[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|D_logic_op_raw[0]~1_combout\ = (\u0|cpu_nios|Equal2~4_combout\ & (\u0|cpu_nios|D_iw\(14))) # (!\u0|cpu_nios|Equal2~4_combout\ & ((\u0|cpu_nios|D_iw\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu_nios|D_iw\(14),
	datac => \u0|cpu_nios|D_iw\(3),
	datad => \u0|cpu_nios|Equal2~4_combout\,
	combout => \u0|cpu_nios|D_logic_op_raw[0]~1_combout\);

-- Location: LCFF_X24_Y14_N1
\u0|cpu_nios|R_compare_op[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|D_logic_op_raw[0]~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|R_compare_op\(0));

-- Location: LCCOMB_X23_Y11_N16
\u0|cpu_nios|Add2~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|Add2~64_combout\ = !\u0|cpu_nios|Add2~63\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u0|cpu_nios|Add2~63\,
	combout => \u0|cpu_nios|Add2~64_combout\);

-- Location: LCCOMB_X24_Y14_N14
\u0|cpu_nios|E_arith_result[32]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_arith_result[32]~7_combout\ = (\u0|cpu_nios|E_alu_sub~regout\ & (\u0|cpu_nios|Add1~64_combout\)) # (!\u0|cpu_nios|E_alu_sub~regout\ & ((\u0|cpu_nios|Add2~64_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|Add1~64_combout\,
	datab => \u0|cpu_nios|Add2~64_combout\,
	datac => \u0|cpu_nios|E_alu_sub~regout\,
	combout => \u0|cpu_nios|E_arith_result[32]~7_combout\);

-- Location: LCCOMB_X24_Y14_N28
\u0|cpu_nios|D_logic_op_raw[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|D_logic_op_raw[1]~0_combout\ = (\u0|cpu_nios|Equal2~4_combout\ & (\u0|cpu_nios|D_iw\(15))) # (!\u0|cpu_nios|Equal2~4_combout\ & ((\u0|cpu_nios|D_iw\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu_nios|D_iw\(15),
	datac => \u0|cpu_nios|D_iw\(4),
	datad => \u0|cpu_nios|Equal2~4_combout\,
	combout => \u0|cpu_nios|D_logic_op_raw[1]~0_combout\);

-- Location: LCFF_X24_Y14_N29
\u0|cpu_nios|R_compare_op[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|D_logic_op_raw[1]~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|R_compare_op\(1));

-- Location: LCCOMB_X24_Y14_N24
\u0|cpu_nios|E_cmp_result~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_cmp_result~0_combout\ = (\u0|cpu_nios|Equal122~10_combout\ & ((\u0|cpu_nios|E_arith_result[32]~7_combout\ & (!\u0|cpu_nios|R_compare_op\(0))) # (!\u0|cpu_nios|E_arith_result[32]~7_combout\ & ((!\u0|cpu_nios|R_compare_op\(1)))))) # 
-- (!\u0|cpu_nios|Equal122~10_combout\ & ((\u0|cpu_nios|E_arith_result[32]~7_combout\ & ((\u0|cpu_nios|R_compare_op\(1)))) # (!\u0|cpu_nios|E_arith_result[32]~7_combout\ & (\u0|cpu_nios|R_compare_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010000101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|Equal122~10_combout\,
	datab => \u0|cpu_nios|R_compare_op\(0),
	datac => \u0|cpu_nios|E_arith_result[32]~7_combout\,
	datad => \u0|cpu_nios|R_compare_op\(1),
	combout => \u0|cpu_nios|E_cmp_result~0_combout\);

-- Location: LCFF_X24_Y14_N25
\u0|cpu_nios|W_cmp_result\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|E_cmp_result~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|W_cmp_result~regout\);

-- Location: LCCOMB_X23_Y14_N26
\u0|cpu_nios|W_rf_wr_data[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|W_rf_wr_data[0]~0_combout\ = (\u0|cpu_nios|W_cmp_result~regout\ & \u0|cpu_nios|R_ctrl_br_cmp~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu_nios|W_cmp_result~regout\,
	datad => \u0|cpu_nios|R_ctrl_br_cmp~regout\,
	combout => \u0|cpu_nios|W_rf_wr_data[0]~0_combout\);

-- Location: LCCOMB_X17_Y15_N0
\u0|width_adapter_001|width_adapter_001|out_data[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_001|width_adapter_001|out_data[0]~2_combout\ = (\u0|width_adapter_001|width_adapter_001|data_reg\(0)) # 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(0) & 
-- !\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter_001|width_adapter_001|data_reg\(0),
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(0),
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	combout => \u0|width_adapter_001|width_adapter_001|out_data[0]~2_combout\);

-- Location: LCCOMB_X20_Y18_N0
\u0|cpu_nios|av_ld_byte0_data_nxt[0]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|av_ld_byte0_data_nxt[0]~16_combout\ = (\u0|rsp_xbar_demux_001|src1_valid~combout\ & ((\u0|switches_s1_translator|switches_s1_translator|av_readdata_pre\(0)) # ((\u0|rsp_xbar_demux|src1_valid~combout\ & 
-- \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(0))))) # (!\u0|rsp_xbar_demux_001|src1_valid~combout\ & (\u0|rsp_xbar_demux|src1_valid~combout\ & 
-- (\u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \u0|rsp_xbar_demux|src1_valid~combout\,
	datac => \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(0),
	datad => \u0|switches_s1_translator|switches_s1_translator|av_readdata_pre\(0),
	combout => \u0|cpu_nios|av_ld_byte0_data_nxt[0]~16_combout\);

-- Location: LCCOMB_X17_Y15_N10
\u0|cpu_nios|av_ld_byte0_data_nxt[0]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|av_ld_byte0_data_nxt[0]~18_combout\ = (\u0|cpu_nios|av_ld_byte0_data_nxt[0]~17_combout\) # ((\u0|cpu_nios|av_ld_byte0_data_nxt[0]~16_combout\) # ((\u0|width_adapter_001|width_adapter_001|out_data[0]~2_combout\ & 
-- \u0|rsp_xbar_demux_004|src1_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|av_ld_byte0_data_nxt[0]~17_combout\,
	datab => \u0|width_adapter_001|width_adapter_001|out_data[0]~2_combout\,
	datac => \u0|rsp_xbar_demux_004|src1_valid~0_combout\,
	datad => \u0|cpu_nios|av_ld_byte0_data_nxt[0]~16_combout\,
	combout => \u0|cpu_nios|av_ld_byte0_data_nxt[0]~18_combout\);

-- Location: LCCOMB_X21_Y15_N0
\u0|cpu_nios|av_ld_byte0_data_nxt[0]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|av_ld_byte0_data_nxt[0]~40_combout\ = (\u0|cpu_nios|av_ld_rshift8~0_combout\ & ((\u0|cpu_nios|av_ld_aligning_data~regout\ & ((\u0|cpu_nios|av_ld_byte1_data\(0)))) # (!\u0|cpu_nios|av_ld_aligning_data~regout\ & 
-- (\u0|cpu_nios|av_ld_byte0_data_nxt[0]~18_combout\)))) # (!\u0|cpu_nios|av_ld_rshift8~0_combout\ & (\u0|cpu_nios|av_ld_byte0_data_nxt[0]~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|av_ld_rshift8~0_combout\,
	datab => \u0|cpu_nios|av_ld_byte0_data_nxt[0]~18_combout\,
	datac => \u0|cpu_nios|av_ld_aligning_data~regout\,
	datad => \u0|cpu_nios|av_ld_byte1_data\(0),
	combout => \u0|cpu_nios|av_ld_byte0_data_nxt[0]~40_combout\);

-- Location: LCFF_X21_Y15_N1
\u0|cpu_nios|av_ld_byte0_data[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|av_ld_byte0_data_nxt[0]~40_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|cpu_nios|av_ld_byte0_data[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|av_ld_byte0_data\(0));

-- Location: LCCOMB_X23_Y14_N22
\u0|cpu_nios|W_rf_wr_data[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|W_rf_wr_data[0]~2_combout\ = (\u0|cpu_nios|R_ctrl_ld~regout\ & (((\u0|cpu_nios|av_ld_byte0_data\(0))))) # (!\u0|cpu_nios|R_ctrl_ld~regout\ & ((\u0|cpu_nios|W_rf_wr_data[0]~1_combout\) # ((\u0|cpu_nios|W_rf_wr_data[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|W_rf_wr_data[0]~1_combout\,
	datab => \u0|cpu_nios|W_rf_wr_data[0]~0_combout\,
	datac => \u0|cpu_nios|av_ld_byte0_data\(0),
	datad => \u0|cpu_nios|R_ctrl_ld~regout\,
	combout => \u0|cpu_nios|W_rf_wr_data[0]~2_combout\);

-- Location: LCCOMB_X27_Y13_N6
\u0|cpu_nios|R_src2_lo[1]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|R_src2_lo[1]~8_combout\ = (!\u0|cpu_nios|R_src2_lo~0_combout\ & ((\u0|cpu_nios|R_src2_use_imm~regout\ & ((\u0|cpu_nios|D_iw\(7)))) # (!\u0|cpu_nios|R_src2_use_imm~regout\ & 
-- (\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|R_src2_use_imm~regout\,
	datab => \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(1),
	datac => \u0|cpu_nios|D_iw\(7),
	datad => \u0|cpu_nios|R_src2_lo~0_combout\,
	combout => \u0|cpu_nios|R_src2_lo[1]~8_combout\);

-- Location: LCFF_X27_Y13_N7
\u0|cpu_nios|E_src2[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|R_src2_lo[1]~8_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|E_src2\(1));

-- Location: LCCOMB_X24_Y13_N12
\u0|cpu_nios|E_arith_result[1]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_arith_result[1]~6_combout\ = (\u0|cpu_nios|E_alu_sub~regout\ & ((\u0|cpu_nios|Add1~2_combout\))) # (!\u0|cpu_nios|E_alu_sub~regout\ & (\u0|cpu_nios|Add2~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_alu_sub~regout\,
	datab => \u0|cpu_nios|Add2~2_combout\,
	datad => \u0|cpu_nios|Add1~2_combout\,
	combout => \u0|cpu_nios|E_arith_result[1]~6_combout\);

-- Location: LCCOMB_X22_Y14_N28
\u0|cpu_nios|E_mem_byte_en[3]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_mem_byte_en[3]~4_combout\ = (\u0|cpu_nios|D_iw\(4)) # ((\u0|cpu_nios|E_arith_result[1]~6_combout\ & ((\u0|cpu_nios|D_iw\(3)) # (\u0|cpu_nios|E_arith_result[0]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|D_iw\(3),
	datab => \u0|cpu_nios|E_arith_result[1]~6_combout\,
	datac => \u0|cpu_nios|D_iw\(4),
	datad => \u0|cpu_nios|E_arith_result[0]~5_combout\,
	combout => \u0|cpu_nios|E_mem_byte_en[3]~4_combout\);

-- Location: LCFF_X22_Y14_N29
\u0|cpu_nios|d_byteenable[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|E_mem_byte_en[3]~4_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|d_byteenable\(3));

-- Location: LCCOMB_X16_Y14_N8
\u0|cmd_xbar_mux_004|src_data[35]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_004|src_data\(35) = (\u0|cmd_xbar_mux_004|arb|grant[0]~1_combout\) # ((\u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\ & \u0|cpu_nios|d_byteenable\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cmd_xbar_mux_004|arb|grant[0]~1_combout\,
	datac => \u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\,
	datad => \u0|cpu_nios|d_byteenable\(3),
	combout => \u0|cmd_xbar_mux_004|src_data\(35));

-- Location: LCCOMB_X14_Y12_N0
\u0|width_adapter|width_adapter|data_reg[12]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter|width_adapter|data_reg[12]~0_combout\ = ((!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7) & 
-- ((!\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|Equal0~0_combout\) # (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|WideOr0~5_combout\)))) 
-- # (!\u0|width_adapter|width_adapter|use_reg~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7),
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|WideOr0~5_combout\,
	datac => \u0|width_adapter|width_adapter|use_reg~regout\,
	datad => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|Equal0~0_combout\,
	combout => \u0|width_adapter|width_adapter|data_reg[12]~0_combout\);

-- Location: LCFF_X16_Y14_N9
\u0|width_adapter|width_adapter|byteen_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_004|src_data\(35),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|width_adapter|width_adapter|use_reg~regout\,
	ena => \u0|width_adapter|width_adapter|data_reg[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter|width_adapter|byteen_reg\(1));

-- Location: LCCOMB_X16_Y14_N18
\u0|cmd_xbar_mux_004|src_data[34]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_004|src_data\(34) = (\u0|cmd_xbar_mux_004|arb|grant[0]~1_combout\) # ((\u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\ & \u0|cpu_nios|d_byteenable\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cmd_xbar_mux_004|arb|grant[0]~1_combout\,
	datac => \u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\,
	datad => \u0|cpu_nios|d_byteenable\(2),
	combout => \u0|cmd_xbar_mux_004|src_data\(34));

-- Location: LCFF_X16_Y14_N19
\u0|width_adapter|width_adapter|byteen_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_004|src_data\(34),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|width_adapter|width_adapter|use_reg~regout\,
	ena => \u0|width_adapter|width_adapter|data_reg[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter|width_adapter|byteen_reg\(0));

-- Location: LCCOMB_X14_Y12_N24
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|WideOr0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|WideOr0~2_combout\ = (\u0|width_adapter|width_adapter|use_reg~regout\ & ((\u0|width_adapter|width_adapter|byteen_reg\(1)) # 
-- (\u0|width_adapter|width_adapter|byteen_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter|width_adapter|use_reg~regout\,
	datac => \u0|width_adapter|width_adapter|byteen_reg\(1),
	datad => \u0|width_adapter|width_adapter|byteen_reg\(0),
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|WideOr0~2_combout\);

-- Location: LCCOMB_X14_Y12_N28
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|cp_ready\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|cp_ready~combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7)) # 
-- ((\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|Equal0~0_combout\ & ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|WideOr0~2_combout\) # 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|WideOr0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7),
	datab => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|Equal0~0_combout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|WideOr0~2_combout\,
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|WideOr0~4_combout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|cp_ready~combout\);

-- Location: LCCOMB_X15_Y14_N28
\u0|cmd_xbar_mux_004|WideOr1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_004|WideOr1~combout\ = (\u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\) # ((\u0|cmd_xbar_mux_004|src_valid~5_combout\ & (!\u0|cpu_nios|i_read~regout\ & 
-- !\u0|cpu_nios_instruction_master_translator|cpu_nios_instruction_master_translator|read_accepted~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_004|src_valid~5_combout\,
	datab => \u0|cpu_nios|i_read~regout\,
	datac => \u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\,
	datad => \u0|cpu_nios_instruction_master_translator|cpu_nios_instruction_master_translator|read_accepted~regout\,
	combout => \u0|cmd_xbar_mux_004|WideOr1~combout\);

-- Location: LCCOMB_X15_Y14_N0
\u0|width_adapter|width_adapter|use_reg~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter|width_adapter|use_reg~0_combout\ = (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|cp_ready~combout\ & 
-- (((\u0|width_adapter|width_adapter|use_reg~regout\)))) # (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|cp_ready~combout\ & 
-- ((\u0|width_adapter|width_adapter|use_reg~regout\ & (!\u0|width_adapter|width_adapter|count\(0))) # (!\u0|width_adapter|width_adapter|use_reg~regout\ & ((\u0|cmd_xbar_mux_004|WideOr1~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter|width_adapter|count\(0),
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|cp_ready~combout\,
	datac => \u0|width_adapter|width_adapter|use_reg~regout\,
	datad => \u0|cmd_xbar_mux_004|WideOr1~combout\,
	combout => \u0|width_adapter|width_adapter|use_reg~0_combout\);

-- Location: LCFF_X15_Y14_N1
\u0|width_adapter|width_adapter|use_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|width_adapter|width_adapter|use_reg~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter|width_adapter|use_reg~regout\);

-- Location: LCCOMB_X22_Y14_N24
\u0|cpu_nios|E_mem_byte_en[1]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_mem_byte_en[1]~6_combout\ = (\u0|cpu_nios|D_iw\(4)) # ((!\u0|cpu_nios|E_arith_result[1]~6_combout\ & ((\u0|cpu_nios|D_iw\(3)) # (\u0|cpu_nios|E_arith_result[0]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|D_iw\(3),
	datab => \u0|cpu_nios|E_arith_result[1]~6_combout\,
	datac => \u0|cpu_nios|D_iw\(4),
	datad => \u0|cpu_nios|E_arith_result[0]~5_combout\,
	combout => \u0|cpu_nios|E_mem_byte_en[1]~6_combout\);

-- Location: LCFF_X22_Y14_N25
\u0|cpu_nios|d_byteenable[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|E_mem_byte_en[1]~6_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|d_byteenable\(1));

-- Location: LCCOMB_X14_Y14_N0
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|WideOr0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|WideOr0~3_combout\ = (\u0|cpu_nios|d_byteenable\(1)) # (\u0|cpu_nios|d_byteenable\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu_nios|d_byteenable\(1),
	datac => \u0|cpu_nios|d_byteenable\(0),
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|WideOr0~3_combout\);

-- Location: LCCOMB_X14_Y14_N2
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|WideOr0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|WideOr0~4_combout\ = (!\u0|width_adapter|width_adapter|use_reg~regout\ & ((\u0|cmd_xbar_mux_004|arb|grant[0]~1_combout\) # 
-- ((\u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\ & \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|WideOr0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_004|arb|grant[0]~1_combout\,
	datab => \u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\,
	datac => \u0|width_adapter|width_adapter|use_reg~regout\,
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|WideOr0~3_combout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|WideOr0~4_combout\);

-- Location: LCCOMB_X14_Y12_N14
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|WideOr0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|WideOr0~5_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|WideOr0~4_combout\) # ((\u0|width_adapter|width_adapter|use_reg~regout\ & 
-- ((\u0|width_adapter|width_adapter|byteen_reg\(1)) # (\u0|width_adapter|width_adapter|byteen_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter|width_adapter|byteen_reg\(1),
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|WideOr0~4_combout\,
	datac => \u0|width_adapter|width_adapter|use_reg~regout\,
	datad => \u0|width_adapter|width_adapter|byteen_reg\(0),
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|WideOr0~5_combout\);

-- Location: LCCOMB_X14_Y12_N8
\u0|width_adapter|width_adapter|address_reg~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter|width_adapter|address_reg~0_combout\ = \u0|width_adapter|width_adapter|address_reg\(1) $ 
-- (((!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7) & 
-- ((!\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|Equal0~0_combout\) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|WideOr0~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000110100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7),
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|WideOr0~5_combout\,
	datac => \u0|width_adapter|width_adapter|address_reg\(1),
	datad => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|Equal0~0_combout\,
	combout => \u0|width_adapter|width_adapter|address_reg~0_combout\);

-- Location: LCFF_X14_Y12_N9
\u0|width_adapter|width_adapter|address_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|width_adapter|width_adapter|address_reg~0_combout\,
	sdata => VCC,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|width_adapter|width_adapter|ALT_INV_use_reg~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter|width_adapter|address_reg\(1));

-- Location: LCFF_X17_Y19_N11
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~43_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][19]~regout\);

-- Location: LCCOMB_X17_Y19_N10
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~43_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7) & 
-- (((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][19]~regout\)))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7) & (\u0|width_adapter|width_adapter|use_reg~regout\ & 
-- (\u0|width_adapter|width_adapter|address_reg\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter|width_adapter|use_reg~regout\,
	datab => \u0|width_adapter|width_adapter|address_reg\(1),
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][19]~regout\,
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7),
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~43_combout\);

-- Location: LCCOMB_X18_Y19_N30
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][19]~feeder_combout\ = 
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~43_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~43_combout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][19]~feeder_combout\);

-- Location: LCFF_X18_Y19_N31
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][19]~feeder_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][19]~regout\);

-- Location: LCCOMB_X17_Y19_N26
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~36_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6) & 
-- (((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][19]~regout\)))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6) & (\u0|width_adapter|width_adapter|address_reg\(1) & 
-- ((\u0|width_adapter|width_adapter|use_reg~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6),
	datab => \u0|width_adapter|width_adapter|address_reg\(1),
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][19]~regout\,
	datad => \u0|width_adapter|width_adapter|use_reg~regout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~36_combout\);

-- Location: LCFF_X17_Y19_N27
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~36_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][19]~regout\);

-- Location: LCCOMB_X16_Y19_N24
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~29_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5) & 
-- (((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][19]~regout\)))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5) & (\u0|width_adapter|width_adapter|address_reg\(1) & 
-- ((\u0|width_adapter|width_adapter|use_reg~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5),
	datab => \u0|width_adapter|width_adapter|address_reg\(1),
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][19]~regout\,
	datad => \u0|width_adapter|width_adapter|use_reg~regout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~29_combout\);

-- Location: LCFF_X16_Y19_N25
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~29_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][19]~regout\);

-- Location: LCCOMB_X16_Y19_N22
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~22_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4) & 
-- (((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][19]~regout\)))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4) & (\u0|width_adapter|width_adapter|address_reg\(1) & 
-- ((\u0|width_adapter|width_adapter|use_reg~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4),
	datab => \u0|width_adapter|width_adapter|address_reg\(1),
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][19]~regout\,
	datad => \u0|width_adapter|width_adapter|use_reg~regout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~22_combout\);

-- Location: LCFF_X16_Y19_N23
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~22_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][19]~regout\);

-- Location: LCCOMB_X15_Y18_N0
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~15_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3) & 
-- (((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][19]~regout\)))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3) & (\u0|width_adapter|width_adapter|address_reg\(1) & 
-- (\u0|width_adapter|width_adapter|use_reg~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter|width_adapter|address_reg\(1),
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3),
	datac => \u0|width_adapter|width_adapter|use_reg~regout\,
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][19]~regout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~15_combout\);

-- Location: LCFF_X15_Y18_N1
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~15_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][19]~regout\);

-- Location: LCCOMB_X15_Y18_N30
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~8_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2) & 
-- (((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][19]~regout\)))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2) & (\u0|width_adapter|width_adapter|address_reg\(1) & 
-- (\u0|width_adapter|width_adapter|use_reg~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter|width_adapter|address_reg\(1),
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2),
	datac => \u0|width_adapter|width_adapter|use_reg~regout\,
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][19]~regout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~8_combout\);

-- Location: LCFF_X15_Y18_N31
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~8_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]~regout\);

-- Location: LCCOMB_X14_Y18_N30
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]~regout\)))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\u0|width_adapter|width_adapter|address_reg\(1) & 
-- (\u0|width_adapter|width_adapter|use_reg~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \u0|width_adapter|width_adapter|address_reg\(1),
	datac => \u0|width_adapter|width_adapter|use_reg~regout\,
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]~regout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3_combout\);

-- Location: LCFF_X14_Y18_N31
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]~regout\);

-- Location: LCCOMB_X14_Y18_N0
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base~0_combout\ = 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]~regout\ & 
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]~regout\,
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]~regout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base~0_combout\);

-- Location: LCFF_X14_Y18_N1
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base\(1));

-- Location: LCCOMB_X14_Y18_N4
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|comb~0_combout\ & 
-- (((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]~regout\)))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|comb~0_combout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset\(1)) # 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset\(1),
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]~regout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|comb~0_combout\,
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base\(1),
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\);

-- Location: LCFF_X1_Y8_N23
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~66\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0|za_data\(2),
	sload => VCC,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~210_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~66_regout\);

-- Location: LCCOMB_X1_Y8_N22
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~173\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~173_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & 
-- (((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\)))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~98_regout\)) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~66_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~98_regout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~66_regout\,
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~173_combout\);

-- Location: LCFF_X7_Y8_N25
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~114\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0|za_data\(2),
	sload => VCC,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~211_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~114_regout\);

-- Location: LCCOMB_X8_Y8_N6
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~82feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~82feeder_combout\ = \u0|sdram_controller_0|za_data\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|sdram_controller_0|za_data\(2),
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~82feeder_combout\);

-- Location: LCFF_X8_Y8_N7
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~82\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~82feeder_combout\,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~208_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~82_regout\);

-- Location: LCCOMB_X7_Y8_N24
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~174\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~174_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~173_combout\ & 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~114_regout\)) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~173_combout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~82_regout\))))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~173_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~173_combout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~114_regout\,
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~82_regout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~174_combout\);

-- Location: LCCOMB_X7_Y8_N18
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~177\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~177_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~174_combout\))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ & 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~176_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~176_combout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~174_combout\,
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~177_combout\);

-- Location: LCFF_X7_Y8_N19
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~177_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload\(2));

-- Location: LCFF_X15_Y16_N9
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload\(2),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_ready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(2));

-- Location: LCCOMB_X15_Y16_N6
\u0|width_adapter_001|width_adapter_001|data_reg~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_001|width_adapter_001|data_reg~4_combout\ = (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(2)) # (\u0|width_adapter_001|width_adapter_001|data_reg\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(2),
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datac => \u0|width_adapter_001|width_adapter_001|data_reg\(2),
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\,
	combout => \u0|width_adapter_001|width_adapter_001|data_reg~4_combout\);

-- Location: LCFF_X15_Y16_N7
\u0|width_adapter_001|width_adapter_001|data_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|width_adapter_001|width_adapter_001|data_reg~4_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_001|width_adapter_001|data_reg\(2));

-- Location: LCCOMB_X15_Y16_N8
\u0|width_adapter_001|width_adapter_001|out_data[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_001|width_adapter_001|out_data[2]~4_combout\ = (\u0|width_adapter_001|width_adapter_001|data_reg\(2)) # 
-- ((!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & 
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(2),
	datad => \u0|width_adapter_001|width_adapter_001|data_reg\(2),
	combout => \u0|width_adapter_001|width_adapter_001|out_data[2]~4_combout\);

-- Location: LCCOMB_X24_Y17_N8
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|monitor_go~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|monitor_go~0_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1) & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(23))))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1) & 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|monitor_go~regout\) # 
-- ((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ & 
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1),
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|monitor_go~regout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo\(23),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|monitor_go~0_combout\);

-- Location: LCFF_X24_Y17_N9
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|monitor_go\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|monitor_go~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|monitor_go~regout\);

-- Location: LCCOMB_X22_Y18_N6
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~8_combout\ = (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|Equal0~2_combout\ & 
-- (((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|monitor_go~regout\)))) # (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|Equal0~2_combout\ & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|oci_ienable\(19) & (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|oci_ienable\(19),
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|Equal1~0_combout\,
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|Equal0~2_combout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|monitor_go~regout\,
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~8_combout\);

-- Location: LCCOMB_X22_Y18_N14
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata[2]~feeder_combout\ = \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~8_combout\,
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata[2]~feeder_combout\);

-- Location: LCFF_X22_Y18_N15
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata[2]~feeder_combout\,
	sdata => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(2),
	sload => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata\(2));

-- Location: LCFF_X18_Y16_N27
\u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata\(2),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(2));

-- Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(2),
	combout => \SW~combout\(2));

-- Location: LCCOMB_X19_Y18_N12
\u0|switches|read_mux_out[2]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|switches|read_mux_out\(2) = (!\u0|switches|Equal0~2_combout\ & (\SW~combout\(2) & ((!\u0|cmd_xbar_mux_001|WideOr1~0_combout\) # (!\u0|leds|Equal0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|switches|Equal0~2_combout\,
	datab => \u0|leds|Equal0~1_combout\,
	datac => \u0|cmd_xbar_mux_001|WideOr1~0_combout\,
	datad => \SW~combout\(2),
	combout => \u0|switches|read_mux_out\(2));

-- Location: LCFF_X19_Y18_N13
\u0|switches|readdata[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|switches|read_mux_out\(2),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|switches|readdata\(2));

-- Location: LCFF_X18_Y16_N17
\u0|switches_s1_translator|switches_s1_translator|av_readdata_pre[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|switches|readdata\(2),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|switches_s1_translator|switches_s1_translator|av_readdata_pre\(2));

-- Location: LCCOMB_X18_Y16_N16
\u0|cpu_nios|F_iw[2]~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_iw[2]~55_combout\ = (\u0|rsp_xbar_demux_001|src0_valid~combout\ & ((\u0|switches_s1_translator|switches_s1_translator|av_readdata_pre\(2)) # 
-- ((\u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(2) & \u0|rsp_xbar_demux|src0_valid~combout\)))) # (!\u0|rsp_xbar_demux_001|src0_valid~combout\ & 
-- (\u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(2) & ((\u0|rsp_xbar_demux|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(2),
	datac => \u0|switches_s1_translator|switches_s1_translator|av_readdata_pre\(2),
	datad => \u0|rsp_xbar_demux|src0_valid~combout\,
	combout => \u0|cpu_nios|F_iw[2]~55_combout\);

-- Location: LCCOMB_X18_Y16_N24
\u0|cpu_nios|F_iw[2]~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_iw[2]~57_combout\ = (\u0|cpu_nios|F_iw[2]~56_combout\) # ((\u0|cpu_nios|F_iw[2]~55_combout\) # ((\u0|width_adapter_001|width_adapter_001|out_data[2]~4_combout\ & \u0|rsp_xbar_demux_004|src0_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|F_iw[2]~56_combout\,
	datab => \u0|width_adapter_001|width_adapter_001|out_data[2]~4_combout\,
	datac => \u0|cpu_nios|F_iw[2]~55_combout\,
	datad => \u0|rsp_xbar_demux_004|src0_valid~0_combout\,
	combout => \u0|cpu_nios|F_iw[2]~57_combout\);

-- Location: LCCOMB_X20_Y16_N24
\u0|cpu_nios|F_iw[2]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_iw[2]~58_combout\ = (\u0|cpu_nios|F_iw[2]~57_combout\ & \u0|cpu_nios|D_iw[15]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu_nios|F_iw[2]~57_combout\,
	datad => \u0|cpu_nios|D_iw[15]~0_combout\,
	combout => \u0|cpu_nios|F_iw[2]~58_combout\);

-- Location: LCFF_X20_Y16_N25
\u0|cpu_nios|D_iw[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|F_iw[2]~58_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|cpu_nios|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|D_iw\(2));

-- Location: LCCOMB_X25_Y14_N8
\u0|cpu_nios|D_wr_dst_reg~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|D_wr_dst_reg~2_combout\ = (\u0|cpu_nios|D_iw\(1)) # (!\u0|cpu_nios|D_iw\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu_nios|D_iw\(0),
	datad => \u0|cpu_nios|D_iw\(1),
	combout => \u0|cpu_nios|D_wr_dst_reg~2_combout\);

-- Location: LCCOMB_X25_Y14_N26
\u0|cpu_nios|D_ctrl_b_is_dst~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|D_ctrl_b_is_dst~0_combout\ = (\u0|cpu_nios|D_iw\(1)) # ((!\u0|cpu_nios|D_iw\(3) & (!\u0|cpu_nios|D_iw\(4) & \u0|cpu_nios|D_iw\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|D_iw\(3),
	datab => \u0|cpu_nios|D_iw\(4),
	datac => \u0|cpu_nios|D_iw\(5),
	datad => \u0|cpu_nios|D_iw\(1),
	combout => \u0|cpu_nios|D_ctrl_b_is_dst~0_combout\);

-- Location: LCCOMB_X25_Y14_N22
\u0|cpu_nios|D_ctrl_b_is_dst~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|D_ctrl_b_is_dst~2_combout\ = (\u0|cpu_nios|D_iw\(2) & ((\u0|cpu_nios|D_iw\(0) & (\u0|cpu_nios|D_iw\(1))) # (!\u0|cpu_nios|D_iw\(0) & ((!\u0|cpu_nios|D_ctrl_b_is_dst~0_combout\))))) # (!\u0|cpu_nios|D_iw\(2) & (((\u0|cpu_nios|D_iw\(0))) # 
-- (!\u0|cpu_nios|D_iw\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|D_iw\(1),
	datab => \u0|cpu_nios|D_iw\(2),
	datac => \u0|cpu_nios|D_iw\(0),
	datad => \u0|cpu_nios|D_ctrl_b_is_dst~0_combout\,
	combout => \u0|cpu_nios|D_ctrl_b_is_dst~2_combout\);

-- Location: LCCOMB_X25_Y14_N10
\u0|cpu_nios|R_src2_use_imm~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|R_src2_use_imm~1_combout\ = (\u0|cpu_nios|R_src2_use_imm~0_combout\) # ((\u0|cpu_nios|D_ctrl_b_is_dst~2_combout\) # ((\u0|cpu_nios|D_iw\(2) & !\u0|cpu_nios|D_wr_dst_reg~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|R_src2_use_imm~0_combout\,
	datab => \u0|cpu_nios|D_iw\(2),
	datac => \u0|cpu_nios|D_wr_dst_reg~2_combout\,
	datad => \u0|cpu_nios|D_ctrl_b_is_dst~2_combout\,
	combout => \u0|cpu_nios|R_src2_use_imm~1_combout\);

-- Location: LCFF_X25_Y14_N11
\u0|cpu_nios|R_src2_use_imm\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|R_src2_use_imm~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|R_src2_use_imm~regout\);

-- Location: LCCOMB_X27_Y12_N0
\u0|cpu_nios|E_src2[21]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_src2[21]~3_combout\ = (\u0|cpu_nios|R_src2_use_imm~regout\ & (\u0|cpu_nios|D_iw\(21))) # (!\u0|cpu_nios|R_src2_use_imm~regout\ & ((\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|D_iw\(21),
	datab => \u0|cpu_nios|R_src2_use_imm~regout\,
	datad => \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(21),
	combout => \u0|cpu_nios|E_src2[21]~3_combout\);

-- Location: LCFF_X27_Y12_N1
\u0|cpu_nios|E_src2[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|E_src2[21]~3_combout\,
	sdata => \u0|cpu_nios|D_iw\(11),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|cpu_nios|R_src2_hi~0_combout\,
	sload => \u0|cpu_nios|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|E_src2\(21));

-- Location: LCCOMB_X19_Y12_N24
\u0|cpu_nios|F_pc[19]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_pc[19]~2_combout\ = (\u0|cpu_nios|E_alu_sub~regout\ & (\u0|cpu_nios|Add1~42_combout\)) # (!\u0|cpu_nios|E_alu_sub~regout\ & ((\u0|cpu_nios|Add2~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|Add1~42_combout\,
	datab => \u0|cpu_nios|Add2~42_combout\,
	datad => \u0|cpu_nios|E_alu_sub~regout\,
	combout => \u0|cpu_nios|F_pc[19]~2_combout\);

-- Location: LCFF_X19_Y12_N25
\u0|cpu_nios|F_pc[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|F_pc[19]~2_combout\,
	sdata => \u0|cpu_nios|F_pc_plus_one[19]~38_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|cpu_nios|W_status_reg_pie_inst_nxt~0_combout\,
	sload => \u0|cpu_nios|F_pc_sel_nxt.10~0_combout\,
	ena => \u0|cpu_nios|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|F_pc\(19));

-- Location: LCCOMB_X20_Y11_N18
\u0|cmd_xbar_mux_004|src_data[57]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_004|src_data\(57) = (\u0|cmd_xbar_mux_004|arb|grant[0]~1_combout\ & ((\u0|cpu_nios|F_pc\(19)) # ((\u0|cpu_nios|W_alu_result\(21) & \u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\)))) # (!\u0|cmd_xbar_mux_004|arb|grant[0]~1_combout\ & 
-- (((\u0|cpu_nios|W_alu_result\(21) & \u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_004|arb|grant[0]~1_combout\,
	datab => \u0|cpu_nios|F_pc\(19),
	datac => \u0|cpu_nios|W_alu_result\(21),
	datad => \u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\,
	combout => \u0|cmd_xbar_mux_004|src_data\(57));

-- Location: LCFF_X20_Y11_N19
\u0|width_adapter|width_adapter|address_reg[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_004|src_data\(57),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|width_adapter|width_adapter|data_reg[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter|width_adapter|address_reg\(21));

-- Location: LCCOMB_X17_Y11_N16
\u0|width_adapter|width_adapter|out_data[39]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter|width_adapter|out_data[39]~13_combout\ = (\u0|width_adapter|width_adapter|use_reg~regout\ & (\u0|width_adapter|width_adapter|address_reg\(21))) # (!\u0|width_adapter|width_adapter|use_reg~regout\ & ((\u0|cmd_xbar_mux_004|src_data\(57))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|width_adapter|width_adapter|address_reg\(21),
	datac => \u0|width_adapter|width_adapter|use_reg~regout\,
	datad => \u0|cmd_xbar_mux_004|src_data\(57),
	combout => \u0|width_adapter|width_adapter|out_data[39]~13_combout\);

-- Location: LCCOMB_X18_Y19_N10
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|m0_write~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|m0_write~2_combout\ = 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7) & (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_test_bench|d_write~regout\ & 
-- !\u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|write_accepted~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7),
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_test_bench|d_write~regout\,
	datad => \u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|write_accepted~regout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|m0_write~2_combout\);

-- Location: LCCOMB_X14_Y12_N18
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|m0_write\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|m0_write~combout\ = 
-- (((!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|WideOr0~4_combout\ & 
-- !\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|WideOr0~2_combout\)) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|m0_write~2_combout\)) # (!\u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|WideOr0~4_combout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|WideOr0~2_combout\,
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|m0_write~2_combout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|m0_write~combout\);

-- Location: LCCOMB_X14_Y12_N16
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|wr_address~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|wr_address~0_combout\ = \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|wr_address~regout\ $ 
-- (((\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|always2~4_combout\) # ((!\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|Equal0~0_combout\ & 
-- !\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|m0_write~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|always2~4_combout\,
	datab => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|Equal0~0_combout\,
	datac => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|wr_address~regout\,
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|m0_write~combout\,
	combout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|wr_address~0_combout\);

-- Location: LCFF_X14_Y12_N17
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|wr_address\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|wr_address~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|wr_address~regout\);

-- Location: LCCOMB_X14_Y12_N26
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1[40]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1[40]~0_combout\ = (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|wr_address~regout\ & 
-- ((\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|always2~4_combout\) # ((!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|m0_write~combout\ & 
-- !\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|m0_write~combout\,
	datab => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|Equal0~0_combout\,
	datac => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|wr_address~regout\,
	datad => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|always2~4_combout\,
	combout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1[40]~0_combout\);

-- Location: LCFF_X17_Y11_N7
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1[38]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|width_adapter|width_adapter|out_data[39]~13_combout\,
	sload => VCC,
	ena => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1\(38));

-- Location: LCCOMB_X14_Y12_N12
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[40]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[40]~0_combout\ = (!\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|wr_address~regout\ & 
-- ((\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|always2~4_combout\) # ((!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|m0_write~combout\ & 
-- !\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|m0_write~combout\,
	datab => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|Equal0~0_combout\,
	datac => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|wr_address~regout\,
	datad => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|always2~4_combout\,
	combout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[40]~0_combout\);

-- Location: LCFF_X17_Y11_N17
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[38]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|width_adapter|width_adapter|out_data[39]~13_combout\,
	ena => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0\(38));

-- Location: LCCOMB_X17_Y11_N6
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[38]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[38]~14_combout\ = (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address~regout\ & 
-- (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1\(38))) # (!\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address~regout\ & 
-- ((\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0\(38))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address~regout\,
	datac => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1\(38),
	datad => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0\(38),
	combout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[38]~14_combout\);

-- Location: LCCOMB_X10_Y11_N24
\u0|sdram_controller_0|active_rnw~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|active_rnw~4_combout\ = ((!\u0|sdram_controller_0|m_state.100000000~regout\ & ((\u0|sdram_controller_0|m_state.000000001~regout\) # (!\u0|sdram_controller_0|init_done~regout\)))) # (!\u0|sdram_controller_0|Selector25~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|init_done~regout\,
	datab => \u0|sdram_controller_0|m_state.100000000~regout\,
	datac => \u0|sdram_controller_0|Selector25~5_combout\,
	datad => \u0|sdram_controller_0|m_state.000000001~regout\,
	combout => \u0|sdram_controller_0|active_rnw~4_combout\);

-- Location: LCCOMB_X12_Y11_N6
\u0|sdram_controller_0|active_rnw~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|active_rnw~3_combout\ = (\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\ & (((!\u0|sdram_controller_0|active_rnw~4_combout\ & !\u0|sdram_controller_0|Selector29~0_combout\)) # 
-- (!\u0|sdram_controller_0|active_rnw~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|active_rnw~2_combout\,
	datab => \u0|sdram_controller_0|active_rnw~4_combout\,
	datac => \u0|sdram_controller_0|Selector29~0_combout\,
	datad => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\,
	combout => \u0|sdram_controller_0|active_rnw~3_combout\);

-- Location: LCFF_X9_Y11_N29
\u0|sdram_controller_0|active_addr[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[38]~14_combout\,
	sload => VCC,
	ena => \u0|sdram_controller_0|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|active_addr\(20));

-- Location: LCCOMB_X20_Y12_N10
\u0|cmd_xbar_mux_004|src_data[56]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_004|src_data\(56) = (\u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\ & ((\u0|cpu_nios|W_alu_result\(20)) # ((\u0|cmd_xbar_mux_004|arb|grant[0]~1_combout\ & \u0|cpu_nios|F_pc\(18))))) # (!\u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\ & 
-- (\u0|cmd_xbar_mux_004|arb|grant[0]~1_combout\ & (\u0|cpu_nios|F_pc\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\,
	datab => \u0|cmd_xbar_mux_004|arb|grant[0]~1_combout\,
	datac => \u0|cpu_nios|F_pc\(18),
	datad => \u0|cpu_nios|W_alu_result\(20),
	combout => \u0|cmd_xbar_mux_004|src_data\(56));

-- Location: LCFF_X20_Y12_N11
\u0|width_adapter|width_adapter|address_reg[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_004|src_data\(56),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|width_adapter|width_adapter|data_reg[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter|width_adapter|address_reg\(20));

-- Location: LCCOMB_X16_Y12_N30
\u0|width_adapter|width_adapter|out_data[38]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter|width_adapter|out_data[38]~11_combout\ = (\u0|width_adapter|width_adapter|use_reg~regout\ & ((\u0|width_adapter|width_adapter|address_reg\(20)))) # (!\u0|width_adapter|width_adapter|use_reg~regout\ & (\u0|cmd_xbar_mux_004|src_data\(56)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cmd_xbar_mux_004|src_data\(56),
	datac => \u0|width_adapter|width_adapter|use_reg~regout\,
	datad => \u0|width_adapter|width_adapter|address_reg\(20),
	combout => \u0|width_adapter|width_adapter|out_data[38]~11_combout\);

-- Location: LCFF_X16_Y12_N29
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1[37]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|width_adapter|width_adapter|out_data[38]~11_combout\,
	sload => VCC,
	ena => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1\(37));

-- Location: LCFF_X16_Y12_N31
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[37]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|width_adapter|width_adapter|out_data[38]~11_combout\,
	ena => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0\(37));

-- Location: LCCOMB_X16_Y12_N28
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[37]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[37]~12_combout\ = (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address~regout\ & 
-- (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1\(37))) # (!\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address~regout\ & 
-- ((\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0\(37))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address~regout\,
	datac => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1\(37),
	datad => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0\(37),
	combout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[37]~12_combout\);

-- Location: LCFF_X9_Y11_N11
\u0|sdram_controller_0|active_addr[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[37]~12_combout\,
	sload => VCC,
	ena => \u0|sdram_controller_0|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|active_addr\(19));

-- Location: LCCOMB_X17_Y12_N0
\u0|cmd_xbar_mux_004|src_data[55]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_004|src_data\(55) = (\u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\ & ((\u0|cpu_nios|W_alu_result\(19)) # ((\u0|cmd_xbar_mux_004|arb|grant[0]~1_combout\ & \u0|cpu_nios|F_pc\(17))))) # (!\u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\ & 
-- (\u0|cmd_xbar_mux_004|arb|grant[0]~1_combout\ & ((\u0|cpu_nios|F_pc\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\,
	datab => \u0|cmd_xbar_mux_004|arb|grant[0]~1_combout\,
	datac => \u0|cpu_nios|W_alu_result\(19),
	datad => \u0|cpu_nios|F_pc\(17),
	combout => \u0|cmd_xbar_mux_004|src_data\(55));

-- Location: LCFF_X17_Y12_N1
\u0|width_adapter|width_adapter|address_reg[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_004|src_data\(55),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|width_adapter|width_adapter|data_reg[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter|width_adapter|address_reg\(19));

-- Location: LCCOMB_X16_Y12_N10
\u0|width_adapter|width_adapter|out_data[37]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter|width_adapter|out_data[37]~12_combout\ = (\u0|width_adapter|width_adapter|use_reg~regout\ & ((\u0|width_adapter|width_adapter|address_reg\(19)))) # (!\u0|width_adapter|width_adapter|use_reg~regout\ & (\u0|cmd_xbar_mux_004|src_data\(55)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cmd_xbar_mux_004|src_data\(55),
	datac => \u0|width_adapter|width_adapter|use_reg~regout\,
	datad => \u0|width_adapter|width_adapter|address_reg\(19),
	combout => \u0|width_adapter|width_adapter|out_data[37]~12_combout\);

-- Location: LCFF_X16_Y12_N17
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1[36]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|width_adapter|width_adapter|out_data[37]~12_combout\,
	sload => VCC,
	ena => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1\(36));

-- Location: LCFF_X16_Y12_N11
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[36]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|width_adapter|width_adapter|out_data[37]~12_combout\,
	ena => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0\(36));

-- Location: LCCOMB_X16_Y12_N16
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[36]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[36]~13_combout\ = (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address~regout\ & 
-- (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1\(36))) # (!\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address~regout\ & 
-- ((\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0\(36))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address~regout\,
	datac => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1\(36),
	datad => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0\(36),
	combout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[36]~13_combout\);

-- Location: LCCOMB_X9_Y11_N10
\u0|sdram_controller_0|pending~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|pending~7_combout\ = (\u0|sdram_controller_0|active_addr\(18) & (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[36]~13_combout\ & 
-- (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[37]~12_combout\ $ (!\u0|sdram_controller_0|active_addr\(19))))) # (!\u0|sdram_controller_0|active_addr\(18) & 
-- (!\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[36]~13_combout\ & (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[37]~12_combout\ $ (!\u0|sdram_controller_0|active_addr\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|active_addr\(18),
	datab => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[37]~12_combout\,
	datac => \u0|sdram_controller_0|active_addr\(19),
	datad => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[36]~13_combout\,
	combout => \u0|sdram_controller_0|pending~7_combout\);

-- Location: LCCOMB_X9_Y11_N28
\u0|sdram_controller_0|pending~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|pending~8_combout\ = (!\u0|sdram_controller_0|active_cs_n~regout\ & (\u0|sdram_controller_0|pending~7_combout\ & (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[38]~14_combout\ $ 
-- (!\u0|sdram_controller_0|active_addr\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|active_cs_n~regout\,
	datab => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[38]~14_combout\,
	datac => \u0|sdram_controller_0|active_addr\(20),
	datad => \u0|sdram_controller_0|pending~7_combout\,
	combout => \u0|sdram_controller_0|pending~8_combout\);

-- Location: LCCOMB_X20_Y12_N16
\u0|cmd_xbar_mux_004|src_data[53]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_004|src_data\(53) = (\u0|cpu_nios|F_pc\(15) & ((\u0|cmd_xbar_mux_004|arb|grant[0]~1_combout\) # ((\u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\ & \u0|cpu_nios|W_alu_result\(17))))) # (!\u0|cpu_nios|F_pc\(15) & 
-- (((\u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\ & \u0|cpu_nios|W_alu_result\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|F_pc\(15),
	datab => \u0|cmd_xbar_mux_004|arb|grant[0]~1_combout\,
	datac => \u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\,
	datad => \u0|cpu_nios|W_alu_result\(17),
	combout => \u0|cmd_xbar_mux_004|src_data\(53));

-- Location: LCFF_X20_Y12_N17
\u0|width_adapter|width_adapter|address_reg[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_004|src_data\(53),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|width_adapter|width_adapter|data_reg[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter|width_adapter|address_reg\(17));

-- Location: LCCOMB_X17_Y11_N12
\u0|width_adapter|width_adapter|out_data[35]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter|width_adapter|out_data[35]~10_combout\ = (\u0|width_adapter|width_adapter|use_reg~regout\ & (\u0|width_adapter|width_adapter|address_reg\(17))) # (!\u0|width_adapter|width_adapter|use_reg~regout\ & ((\u0|cmd_xbar_mux_004|src_data\(53))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|width_adapter|width_adapter|address_reg\(17),
	datac => \u0|width_adapter|width_adapter|use_reg~regout\,
	datad => \u0|cmd_xbar_mux_004|src_data\(53),
	combout => \u0|width_adapter|width_adapter|out_data[35]~10_combout\);

-- Location: LCFF_X16_Y11_N31
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1[34]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|width_adapter|width_adapter|out_data[35]~10_combout\,
	sload => VCC,
	ena => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1\(34));

-- Location: LCFF_X17_Y11_N13
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[34]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|width_adapter|width_adapter|out_data[35]~10_combout\,
	ena => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0\(34));

-- Location: LCCOMB_X16_Y11_N30
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[34]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[34]~11_combout\ = (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address~regout\ & 
-- (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1\(34))) # (!\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address~regout\ & 
-- ((\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0\(34))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address~regout\,
	datac => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1\(34),
	datad => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0\(34),
	combout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[34]~11_combout\);

-- Location: LCCOMB_X20_Y12_N22
\u0|cmd_xbar_mux_004|src_data[54]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_004|src_data\(54) = (\u0|cpu_nios|W_alu_result\(18) & ((\u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\) # ((\u0|cmd_xbar_mux_004|arb|grant[0]~1_combout\ & \u0|cpu_nios|F_pc\(16))))) # (!\u0|cpu_nios|W_alu_result\(18) & 
-- (\u0|cmd_xbar_mux_004|arb|grant[0]~1_combout\ & ((\u0|cpu_nios|F_pc\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|W_alu_result\(18),
	datab => \u0|cmd_xbar_mux_004|arb|grant[0]~1_combout\,
	datac => \u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\,
	datad => \u0|cpu_nios|F_pc\(16),
	combout => \u0|cmd_xbar_mux_004|src_data\(54));

-- Location: LCFF_X20_Y12_N23
\u0|width_adapter|width_adapter|address_reg[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_004|src_data\(54),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|width_adapter|width_adapter|data_reg[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter|width_adapter|address_reg\(18));

-- Location: LCCOMB_X17_Y11_N10
\u0|width_adapter|width_adapter|out_data[36]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter|width_adapter|out_data[36]~9_combout\ = (\u0|width_adapter|width_adapter|use_reg~regout\ & ((\u0|width_adapter|width_adapter|address_reg\(18)))) # (!\u0|width_adapter|width_adapter|use_reg~regout\ & (\u0|cmd_xbar_mux_004|src_data\(54)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|width_adapter|width_adapter|use_reg~regout\,
	datac => \u0|cmd_xbar_mux_004|src_data\(54),
	datad => \u0|width_adapter|width_adapter|address_reg\(18),
	combout => \u0|width_adapter|width_adapter|out_data[36]~9_combout\);

-- Location: LCFF_X16_Y11_N13
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1[35]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|width_adapter|width_adapter|out_data[36]~9_combout\,
	sload => VCC,
	ena => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1\(35));

-- Location: LCFF_X17_Y11_N11
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[35]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|width_adapter|width_adapter|out_data[36]~9_combout\,
	ena => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0\(35));

-- Location: LCCOMB_X16_Y11_N12
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[35]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[35]~10_combout\ = (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address~regout\ & 
-- (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1\(35))) # (!\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address~regout\ & 
-- ((\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0\(35))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address~regout\,
	datac => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1\(35),
	datad => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0\(35),
	combout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[35]~10_combout\);

-- Location: LCFF_X16_Y11_N27
\u0|sdram_controller_0|active_addr[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[35]~10_combout\,
	sload => VCC,
	ena => \u0|sdram_controller_0|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|active_addr\(17));

-- Location: LCCOMB_X16_Y11_N26
\u0|sdram_controller_0|pending~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|pending~6_combout\ = (\u0|sdram_controller_0|active_addr\(16) & (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[34]~11_combout\ & (\u0|sdram_controller_0|active_addr\(17) $ 
-- (!\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[35]~10_combout\)))) # (!\u0|sdram_controller_0|active_addr\(16) & (!\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[34]~11_combout\ & 
-- (\u0|sdram_controller_0|active_addr\(17) $ (!\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[35]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|active_addr\(16),
	datab => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[34]~11_combout\,
	datac => \u0|sdram_controller_0|active_addr\(17),
	datad => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[35]~10_combout\,
	combout => \u0|sdram_controller_0|pending~6_combout\);

-- Location: LCCOMB_X21_Y12_N30
\u0|cpu_nios|E_logic_result[15]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_logic_result[15]~12_combout\ = (\u0|cpu_nios|E_src2\(15) & (\u0|cpu_nios|R_logic_op\(1) $ (((\u0|cpu_nios|R_logic_op\(0) & \u0|cpu_nios|E_src1\(15)))))) # (!\u0|cpu_nios|E_src2\(15) & ((\u0|cpu_nios|E_src1\(15) & 
-- ((\u0|cpu_nios|R_logic_op\(1)))) # (!\u0|cpu_nios|E_src1\(15) & (!\u0|cpu_nios|R_logic_op\(0) & !\u0|cpu_nios|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_src2\(15),
	datab => \u0|cpu_nios|R_logic_op\(0),
	datac => \u0|cpu_nios|E_src1\(15),
	datad => \u0|cpu_nios|R_logic_op\(1),
	combout => \u0|cpu_nios|E_logic_result[15]~12_combout\);

-- Location: LCCOMB_X21_Y12_N6
\u0|cpu_nios|W_alu_result[15]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|W_alu_result[15]~9_combout\ = (\u0|cpu_nios|R_ctrl_logic~regout\ & ((\u0|cpu_nios|E_logic_result[15]~12_combout\))) # (!\u0|cpu_nios|R_ctrl_logic~regout\ & (\u0|cpu_nios|F_pc[13]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|F_pc[13]~8_combout\,
	datab => \u0|cpu_nios|E_logic_result[15]~12_combout\,
	datad => \u0|cpu_nios|R_ctrl_logic~regout\,
	combout => \u0|cpu_nios|W_alu_result[15]~9_combout\);

-- Location: LCFF_X21_Y12_N7
\u0|cpu_nios|W_alu_result[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|W_alu_result[15]~9_combout\,
	sdata => \u0|cpu_nios|E_shift_rot_result\(15),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|cpu_nios|E_alu_result~14_combout\,
	sload => \u0|cpu_nios|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|W_alu_result\(15));

-- Location: LCCOMB_X17_Y12_N22
\u0|cmd_xbar_mux_004|src_data[51]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_004|src_data\(51) = (\u0|cpu_nios|F_pc\(13) & ((\u0|cmd_xbar_mux_004|arb|grant[0]~1_combout\) # ((\u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\ & \u0|cpu_nios|W_alu_result\(15))))) # (!\u0|cpu_nios|F_pc\(13) & 
-- (((\u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\ & \u0|cpu_nios|W_alu_result\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|F_pc\(13),
	datab => \u0|cmd_xbar_mux_004|arb|grant[0]~1_combout\,
	datac => \u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\,
	datad => \u0|cpu_nios|W_alu_result\(15),
	combout => \u0|cmd_xbar_mux_004|src_data\(51));

-- Location: LCFF_X17_Y12_N23
\u0|width_adapter|width_adapter|address_reg[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_004|src_data\(51),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|width_adapter|width_adapter|data_reg[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter|width_adapter|address_reg\(15));

-- Location: LCCOMB_X17_Y12_N16
\u0|width_adapter|width_adapter|out_data[33]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter|width_adapter|out_data[33]~8_combout\ = (\u0|width_adapter|width_adapter|use_reg~regout\ & ((\u0|width_adapter|width_adapter|address_reg\(15)))) # (!\u0|width_adapter|width_adapter|use_reg~regout\ & (\u0|cmd_xbar_mux_004|src_data\(51)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_004|src_data\(51),
	datac => \u0|width_adapter|width_adapter|use_reg~regout\,
	datad => \u0|width_adapter|width_adapter|address_reg\(15),
	combout => \u0|width_adapter|width_adapter|out_data[33]~8_combout\);

-- Location: LCFF_X16_Y11_N23
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1[32]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|width_adapter|width_adapter|out_data[33]~8_combout\,
	sload => VCC,
	ena => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1\(32));

-- Location: LCFF_X17_Y12_N17
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[32]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|width_adapter|width_adapter|out_data[33]~8_combout\,
	ena => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0\(32));

-- Location: LCCOMB_X16_Y11_N22
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[32]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[32]~9_combout\ = (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address~regout\ & 
-- (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1\(32))) # (!\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address~regout\ & 
-- ((\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0\(32))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address~regout\,
	datac => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1\(32),
	datad => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0\(32),
	combout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[32]~9_combout\);

-- Location: LCFF_X16_Y11_N1
\u0|sdram_controller_0|active_addr[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[32]~9_combout\,
	sload => VCC,
	ena => \u0|sdram_controller_0|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|active_addr\(14));

-- Location: LCCOMB_X20_Y12_N4
\u0|cmd_xbar_mux_004|src_data[52]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_004|src_data\(52) = (\u0|cmd_xbar_mux_004|arb|grant[0]~1_combout\ & ((\u0|cpu_nios|F_pc\(14)) # ((\u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\ & \u0|cpu_nios|W_alu_result\(16))))) # (!\u0|cmd_xbar_mux_004|arb|grant[0]~1_combout\ & 
-- (((\u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\ & \u0|cpu_nios|W_alu_result\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_004|arb|grant[0]~1_combout\,
	datab => \u0|cpu_nios|F_pc\(14),
	datac => \u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\,
	datad => \u0|cpu_nios|W_alu_result\(16),
	combout => \u0|cmd_xbar_mux_004|src_data\(52));

-- Location: LCFF_X20_Y12_N5
\u0|width_adapter|width_adapter|address_reg[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_004|src_data\(52),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|width_adapter|width_adapter|data_reg[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter|width_adapter|address_reg\(16));

-- Location: LCCOMB_X17_Y11_N24
\u0|width_adapter|width_adapter|out_data[34]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter|width_adapter|out_data[34]~7_combout\ = (\u0|width_adapter|width_adapter|use_reg~regout\ & ((\u0|width_adapter|width_adapter|address_reg\(16)))) # (!\u0|width_adapter|width_adapter|use_reg~regout\ & (\u0|cmd_xbar_mux_004|src_data\(52)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_004|src_data\(52),
	datab => \u0|width_adapter|width_adapter|address_reg\(16),
	datac => \u0|width_adapter|width_adapter|use_reg~regout\,
	combout => \u0|width_adapter|width_adapter|out_data[34]~7_combout\);

-- Location: LCFF_X16_Y11_N29
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1[33]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|width_adapter|width_adapter|out_data[34]~7_combout\,
	sload => VCC,
	ena => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1\(33));

-- Location: LCFF_X17_Y11_N25
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[33]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|width_adapter|width_adapter|out_data[34]~7_combout\,
	ena => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0\(33));

-- Location: LCCOMB_X16_Y11_N28
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[33]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[33]~8_combout\ = (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address~regout\ & 
-- (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1\(33))) # (!\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address~regout\ & 
-- ((\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0\(33))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address~regout\,
	datac => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1\(33),
	datad => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0\(33),
	combout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[33]~8_combout\);

-- Location: LCFF_X16_Y11_N19
\u0|sdram_controller_0|active_addr[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[33]~8_combout\,
	sload => VCC,
	ena => \u0|sdram_controller_0|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|active_addr\(15));

-- Location: LCCOMB_X16_Y11_N18
\u0|sdram_controller_0|pending~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|pending~5_combout\ = (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[33]~8_combout\ & (\u0|sdram_controller_0|active_addr\(15) & (\u0|sdram_controller_0|active_addr\(14) $ 
-- (!\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[32]~9_combout\)))) # (!\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[33]~8_combout\ & (!\u0|sdram_controller_0|active_addr\(15) & 
-- (\u0|sdram_controller_0|active_addr\(14) $ (!\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[32]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[33]~8_combout\,
	datab => \u0|sdram_controller_0|active_addr\(14),
	datac => \u0|sdram_controller_0|active_addr\(15),
	datad => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[32]~9_combout\,
	combout => \u0|sdram_controller_0|pending~5_combout\);

-- Location: LCCOMB_X11_Y11_N24
\u0|sdram_controller_0|pending~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|pending~9_combout\ = (\u0|sdram_controller_0|pending~4_combout\ & (\u0|sdram_controller_0|pending~8_combout\ & (\u0|sdram_controller_0|pending~6_combout\ & \u0|sdram_controller_0|pending~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|pending~4_combout\,
	datab => \u0|sdram_controller_0|pending~8_combout\,
	datac => \u0|sdram_controller_0|pending~6_combout\,
	datad => \u0|sdram_controller_0|pending~5_combout\,
	combout => \u0|sdram_controller_0|pending~9_combout\);

-- Location: LCCOMB_X10_Y11_N22
\u0|sdram_controller_0|Selector29~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector29~0_combout\ = (\u0|sdram_controller_0|m_state.100000000~regout\ & !\u0|sdram_controller_0|pending~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|sdram_controller_0|m_state.100000000~regout\,
	datad => \u0|sdram_controller_0|pending~9_combout\,
	combout => \u0|sdram_controller_0|Selector29~0_combout\);

-- Location: LCCOMB_X10_Y11_N20
\u0|sdram_controller_0|Selector29~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector29~1_combout\ = (\u0|sdram_controller_0|m_count\(1) & ((\u0|sdram_controller_0|m_state.000100000~regout\) # ((\u0|sdram_controller_0|Selector25~5_combout\ & \u0|sdram_controller_0|Selector29~0_combout\)))) # 
-- (!\u0|sdram_controller_0|m_count\(1) & (\u0|sdram_controller_0|Selector25~5_combout\ & ((\u0|sdram_controller_0|Selector29~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|m_count\(1),
	datab => \u0|sdram_controller_0|Selector25~5_combout\,
	datac => \u0|sdram_controller_0|m_state.000100000~regout\,
	datad => \u0|sdram_controller_0|Selector29~0_combout\,
	combout => \u0|sdram_controller_0|Selector29~1_combout\);

-- Location: LCFF_X10_Y11_N21
\u0|sdram_controller_0|m_state.000100000\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0|Selector29~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|m_state.000100000~regout\);

-- Location: LCCOMB_X9_Y10_N4
\u0|sdram_controller_0|Selector30~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector30~0_combout\ = (!\u0|sdram_controller_0|m_count\(1) & \u0|sdram_controller_0|m_state.000100000~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|m_count\(1),
	datad => \u0|sdram_controller_0|m_state.000100000~regout\,
	combout => \u0|sdram_controller_0|Selector30~0_combout\);

-- Location: LCCOMB_X9_Y10_N12
\u0|sdram_controller_0|Selector30~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector30~1_combout\ = (\u0|sdram_controller_0|Selector30~0_combout\) # ((\u0|sdram_controller_0|init_done~regout\ & (\u0|sdram_controller_0|refresh_request~regout\ & !\u0|sdram_controller_0|m_state.000000001~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|init_done~regout\,
	datab => \u0|sdram_controller_0|refresh_request~regout\,
	datac => \u0|sdram_controller_0|Selector30~0_combout\,
	datad => \u0|sdram_controller_0|m_state.000000001~regout\,
	combout => \u0|sdram_controller_0|Selector30~1_combout\);

-- Location: LCFF_X9_Y10_N13
\u0|sdram_controller_0|m_state.001000000\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0|Selector30~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|m_state.001000000~regout\);

-- Location: LCCOMB_X7_Y11_N26
\u0|sdram_controller_0|Selector18~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector18~0_combout\ = (\u0|sdram_controller_0|i_next.111~regout\ & ((\u0|sdram_controller_0|i_state.101~regout\) # ((\u0|sdram_controller_0|i_state.011~regout\) # (!\u0|sdram_controller_0|i_state.000~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|i_state.101~regout\,
	datab => \u0|sdram_controller_0|i_state.011~regout\,
	datac => \u0|sdram_controller_0|i_state.000~regout\,
	datad => \u0|sdram_controller_0|i_next.111~regout\,
	combout => \u0|sdram_controller_0|Selector18~0_combout\);

-- Location: LCCOMB_X8_Y11_N30
\u0|sdram_controller_0|Selector8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector8~0_combout\ = (!\u0|sdram_controller_0|i_state.000~regout\ & \u0|sdram_controller_0|Equal0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|i_state.000~regout\,
	datad => \u0|sdram_controller_0|Equal0~3_combout\,
	combout => \u0|sdram_controller_0|Selector8~0_combout\);

-- Location: LCFF_X8_Y11_N31
\u0|sdram_controller_0|i_state.001\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0|Selector8~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|i_state.001~regout\);

-- Location: LCCOMB_X7_Y11_N20
\u0|sdram_controller_0|Selector16~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector16~0_combout\ = (\u0|sdram_controller_0|i_next.010~regout\ & ((\u0|sdram_controller_0|i_state.011~regout\) # ((\u0|sdram_controller_0|i_state.101~regout\) # (!\u0|sdram_controller_0|i_state.000~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|i_next.010~regout\,
	datab => \u0|sdram_controller_0|i_state.011~regout\,
	datac => \u0|sdram_controller_0|i_state.000~regout\,
	datad => \u0|sdram_controller_0|i_state.101~regout\,
	combout => \u0|sdram_controller_0|Selector16~0_combout\);

-- Location: LCCOMB_X7_Y11_N24
\u0|sdram_controller_0|Selector16~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector16~1_combout\ = (\u0|sdram_controller_0|i_state.001~regout\) # ((\u0|sdram_controller_0|Selector16~0_combout\) # ((\u0|sdram_controller_0|i_state.010~regout\ & !\u0|sdram_controller_0|Selector18~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|i_state.010~regout\,
	datab => \u0|sdram_controller_0|i_state.001~regout\,
	datac => \u0|sdram_controller_0|Selector16~0_combout\,
	datad => \u0|sdram_controller_0|Selector18~1_combout\,
	combout => \u0|sdram_controller_0|Selector16~1_combout\);

-- Location: LCFF_X7_Y11_N25
\u0|sdram_controller_0|i_next.010\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0|Selector16~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|i_next.010~regout\);

-- Location: LCCOMB_X7_Y11_N12
\u0|sdram_controller_0|Selector9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector9~0_combout\ = (!\u0|sdram_controller_0|i_count\(2) & (!\u0|sdram_controller_0|i_count\(1) & (\u0|sdram_controller_0|i_next.010~regout\ & \u0|sdram_controller_0|i_state.011~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|i_count\(2),
	datab => \u0|sdram_controller_0|i_count\(1),
	datac => \u0|sdram_controller_0|i_next.010~regout\,
	datad => \u0|sdram_controller_0|i_state.011~regout\,
	combout => \u0|sdram_controller_0|Selector9~0_combout\);

-- Location: LCFF_X7_Y11_N13
\u0|sdram_controller_0|i_state.010\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0|Selector9~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|i_state.010~regout\);

-- Location: LCCOMB_X18_Y11_N6
\u0|sdram_controller_0|Selector6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector6~0_combout\ = (\u0|sdram_controller_0|i_state.010~regout\ & (!\u0|sdram_controller_0|i_refs\(0))) # (!\u0|sdram_controller_0|i_state.010~regout\ & (\u0|sdram_controller_0|i_refs\(0) & 
-- \u0|sdram_controller_0|i_state.000~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_controller_0|i_state.010~regout\,
	datac => \u0|sdram_controller_0|i_refs\(0),
	datad => \u0|sdram_controller_0|i_state.000~regout\,
	combout => \u0|sdram_controller_0|Selector6~0_combout\);

-- Location: LCFF_X18_Y11_N7
\u0|sdram_controller_0|i_refs[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0|Selector6~0_combout\,
	ena => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|i_refs\(0));

-- Location: LCCOMB_X18_Y11_N26
\u0|sdram_controller_0|Selector5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector5~0_combout\ = (\u0|sdram_controller_0|i_state.010~regout\ & ((\u0|sdram_controller_0|i_refs\(1) $ (\u0|sdram_controller_0|i_refs\(0))))) # (!\u0|sdram_controller_0|i_state.010~regout\ & 
-- (\u0|sdram_controller_0|i_state.000~regout\ & (\u0|sdram_controller_0|i_refs\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|i_state.000~regout\,
	datab => \u0|sdram_controller_0|i_state.010~regout\,
	datac => \u0|sdram_controller_0|i_refs\(1),
	datad => \u0|sdram_controller_0|i_refs\(0),
	combout => \u0|sdram_controller_0|Selector5~0_combout\);

-- Location: LCFF_X18_Y11_N27
\u0|sdram_controller_0|i_refs[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0|Selector5~0_combout\,
	ena => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|i_refs\(1));

-- Location: LCCOMB_X18_Y11_N30
\u0|sdram_controller_0|Selector4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector4~0_combout\ = (\u0|sdram_controller_0|i_state.010~regout\ & (\u0|sdram_controller_0|i_refs\(2) $ (((\u0|sdram_controller_0|i_refs\(0) & \u0|sdram_controller_0|i_refs\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|i_refs\(0),
	datab => \u0|sdram_controller_0|i_refs\(1),
	datac => \u0|sdram_controller_0|i_refs\(2),
	datad => \u0|sdram_controller_0|i_state.010~regout\,
	combout => \u0|sdram_controller_0|Selector4~0_combout\);

-- Location: LCCOMB_X18_Y11_N8
\u0|sdram_controller_0|Selector4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector4~1_combout\ = (\u0|sdram_controller_0|Selector4~0_combout\) # ((\u0|sdram_controller_0|i_state.000~regout\ & (!\u0|sdram_controller_0|i_state.010~regout\ & \u0|sdram_controller_0|i_refs\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|i_state.000~regout\,
	datab => \u0|sdram_controller_0|i_state.010~regout\,
	datac => \u0|sdram_controller_0|i_refs\(2),
	datad => \u0|sdram_controller_0|Selector4~0_combout\,
	combout => \u0|sdram_controller_0|Selector4~1_combout\);

-- Location: LCFF_X18_Y11_N9
\u0|sdram_controller_0|i_refs[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0|Selector4~1_combout\,
	ena => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|i_refs\(2));

-- Location: LCCOMB_X18_Y11_N20
\u0|sdram_controller_0|Selector18~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector18~1_combout\ = (!\u0|sdram_controller_0|i_refs\(1) & (!\u0|sdram_controller_0|i_refs\(2) & \u0|sdram_controller_0|i_refs\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_controller_0|i_refs\(1),
	datac => \u0|sdram_controller_0|i_refs\(2),
	datad => \u0|sdram_controller_0|i_refs\(0),
	combout => \u0|sdram_controller_0|Selector18~1_combout\);

-- Location: LCCOMB_X7_Y11_N22
\u0|sdram_controller_0|Selector18~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector18~2_combout\ = (\u0|sdram_controller_0|Selector18~0_combout\) # ((\u0|sdram_controller_0|i_state.010~regout\ & \u0|sdram_controller_0|Selector18~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|i_state.010~regout\,
	datab => \u0|sdram_controller_0|Selector18~0_combout\,
	datad => \u0|sdram_controller_0|Selector18~1_combout\,
	combout => \u0|sdram_controller_0|Selector18~2_combout\);

-- Location: LCFF_X7_Y11_N23
\u0|sdram_controller_0|i_next.111\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0|Selector18~2_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|i_next.111~regout\);

-- Location: LCCOMB_X7_Y11_N0
\u0|sdram_controller_0|Selector12~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector12~0_combout\ = (!\u0|sdram_controller_0|i_count\(1) & (\u0|sdram_controller_0|i_next.111~regout\ & (!\u0|sdram_controller_0|i_count\(2) & \u0|sdram_controller_0|i_state.011~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|i_count\(1),
	datab => \u0|sdram_controller_0|i_next.111~regout\,
	datac => \u0|sdram_controller_0|i_count\(2),
	datad => \u0|sdram_controller_0|i_state.011~regout\,
	combout => \u0|sdram_controller_0|Selector12~0_combout\);

-- Location: LCFF_X7_Y11_N1
\u0|sdram_controller_0|i_state.111\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0|Selector12~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|i_state.111~regout\);

-- Location: LCCOMB_X7_Y11_N16
\u0|sdram_controller_0|Selector13~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector13~1_combout\ = (\u0|sdram_controller_0|i_state.111~regout\) # ((\u0|sdram_controller_0|i_count\(2) & ((\u0|sdram_controller_0|Selector13~0_combout\) # (!\u0|sdram_controller_0|i_count[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|Selector13~0_combout\,
	datab => \u0|sdram_controller_0|i_count[1]~1_combout\,
	datac => \u0|sdram_controller_0|i_count\(2),
	datad => \u0|sdram_controller_0|i_state.111~regout\,
	combout => \u0|sdram_controller_0|Selector13~1_combout\);

-- Location: LCFF_X7_Y11_N17
\u0|sdram_controller_0|i_count[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0|Selector13~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|i_count\(2));

-- Location: LCCOMB_X7_Y11_N14
\u0|sdram_controller_0|Selector10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector10~0_combout\ = (\u0|sdram_controller_0|i_state.001~regout\) # ((\u0|sdram_controller_0|i_state.011~regout\ & ((\u0|sdram_controller_0|i_count\(1)) # (\u0|sdram_controller_0|i_count\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|i_count\(1),
	datab => \u0|sdram_controller_0|i_state.011~regout\,
	datac => \u0|sdram_controller_0|i_count\(2),
	datad => \u0|sdram_controller_0|i_state.001~regout\,
	combout => \u0|sdram_controller_0|Selector10~0_combout\);

-- Location: LCCOMB_X7_Y11_N18
\u0|sdram_controller_0|Selector10~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector10~1_combout\ = (\u0|sdram_controller_0|i_state.010~regout\) # ((\u0|sdram_controller_0|Selector10~0_combout\) # (\u0|sdram_controller_0|i_state.111~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|i_state.010~regout\,
	datac => \u0|sdram_controller_0|Selector10~0_combout\,
	datad => \u0|sdram_controller_0|i_state.111~regout\,
	combout => \u0|sdram_controller_0|Selector10~1_combout\);

-- Location: LCFF_X7_Y11_N19
\u0|sdram_controller_0|i_state.011\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0|Selector10~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|i_state.011~regout\);

-- Location: LCCOMB_X8_Y11_N28
\u0|sdram_controller_0|i_next.000~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|i_next.000~0_combout\ = (\u0|sdram_controller_0|i_next.000~regout\) # ((\u0|sdram_controller_0|i_state.000~regout\ & (!\u0|sdram_controller_0|i_state.011~regout\ & !\u0|sdram_controller_0|i_state.101~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|i_state.000~regout\,
	datab => \u0|sdram_controller_0|i_state.011~regout\,
	datac => \u0|sdram_controller_0|i_next.000~regout\,
	datad => \u0|sdram_controller_0|i_state.101~regout\,
	combout => \u0|sdram_controller_0|i_next.000~0_combout\);

-- Location: LCFF_X8_Y11_N29
\u0|sdram_controller_0|i_next.000\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0|i_next.000~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|i_next.000~regout\);

-- Location: LCCOMB_X8_Y11_N12
\u0|sdram_controller_0|Selector7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector7~0_combout\ = (\u0|sdram_controller_0|Equal0~3_combout\ & (((\u0|sdram_controller_0|i_next.000~regout\)) # (!\u0|sdram_controller_0|i_count[1]~0_combout\))) # (!\u0|sdram_controller_0|Equal0~3_combout\ & 
-- (\u0|sdram_controller_0|i_state.000~regout\ & ((\u0|sdram_controller_0|i_next.000~regout\) # (!\u0|sdram_controller_0|i_count[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|Equal0~3_combout\,
	datab => \u0|sdram_controller_0|i_count[1]~0_combout\,
	datac => \u0|sdram_controller_0|i_state.000~regout\,
	datad => \u0|sdram_controller_0|i_next.000~regout\,
	combout => \u0|sdram_controller_0|Selector7~0_combout\);

-- Location: LCFF_X8_Y11_N13
\u0|sdram_controller_0|i_state.000\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0|Selector7~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|i_state.000~regout\);

-- Location: LCCOMB_X7_Y11_N8
\u0|sdram_controller_0|i_count[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|i_count[1]~1_combout\ = (\u0|sdram_controller_0|i_state.000~regout\ & !\u0|sdram_controller_0|i_state.101~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|sdram_controller_0|i_state.000~regout\,
	datad => \u0|sdram_controller_0|i_state.101~regout\,
	combout => \u0|sdram_controller_0|i_count[1]~1_combout\);

-- Location: LCCOMB_X7_Y11_N2
\u0|sdram_controller_0|i_count[1]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|i_count[1]~3_combout\ = (\u0|sdram_controller_0|i_count[1]~1_combout\ & ((\u0|sdram_controller_0|i_count[1]~0_combout\ & ((\u0|sdram_controller_0|i_count\(1)))) # (!\u0|sdram_controller_0|i_count[1]~0_combout\ & 
-- (\u0|sdram_controller_0|i_count[1]~2_combout\)))) # (!\u0|sdram_controller_0|i_count[1]~1_combout\ & (((\u0|sdram_controller_0|i_count\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|i_count[1]~2_combout\,
	datab => \u0|sdram_controller_0|i_count[1]~1_combout\,
	datac => \u0|sdram_controller_0|i_count\(1),
	datad => \u0|sdram_controller_0|i_count[1]~0_combout\,
	combout => \u0|sdram_controller_0|i_count[1]~3_combout\);

-- Location: LCFF_X7_Y11_N3
\u0|sdram_controller_0|i_count[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0|i_count[1]~3_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|i_count\(1));

-- Location: LCCOMB_X7_Y11_N28
\u0|sdram_controller_0|i_count[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|i_count[1]~0_combout\ = (!\u0|sdram_controller_0|i_count\(1) & (!\u0|sdram_controller_0|i_count\(2) & \u0|sdram_controller_0|i_state.011~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_controller_0|i_count\(1),
	datac => \u0|sdram_controller_0|i_count\(2),
	datad => \u0|sdram_controller_0|i_state.011~regout\,
	combout => \u0|sdram_controller_0|i_count[1]~0_combout\);

-- Location: LCCOMB_X8_Y11_N0
\u0|sdram_controller_0|WideOr6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|WideOr6~0_combout\ = (!\u0|sdram_controller_0|i_state.011~regout\ & \u0|sdram_controller_0|i_state.000~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_controller_0|i_state.011~regout\,
	datad => \u0|sdram_controller_0|i_state.000~regout\,
	combout => \u0|sdram_controller_0|WideOr6~0_combout\);

-- Location: LCCOMB_X8_Y11_N18
\u0|sdram_controller_0|Selector17~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector17~0_combout\ = (\u0|sdram_controller_0|i_state.111~regout\) # ((\u0|sdram_controller_0|i_next.101~regout\ & ((\u0|sdram_controller_0|i_state.101~regout\) # (!\u0|sdram_controller_0|WideOr6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|i_state.111~regout\,
	datab => \u0|sdram_controller_0|WideOr6~0_combout\,
	datac => \u0|sdram_controller_0|i_next.101~regout\,
	datad => \u0|sdram_controller_0|i_state.101~regout\,
	combout => \u0|sdram_controller_0|Selector17~0_combout\);

-- Location: LCFF_X8_Y11_N19
\u0|sdram_controller_0|i_next.101\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0|Selector17~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|i_next.101~regout\);

-- Location: LCCOMB_X8_Y11_N2
\u0|sdram_controller_0|i_state.101~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|i_state.101~0_combout\ = (\u0|sdram_controller_0|i_state.101~regout\) # ((\u0|sdram_controller_0|i_count[1]~0_combout\ & \u0|sdram_controller_0|i_next.101~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_controller_0|i_count[1]~0_combout\,
	datac => \u0|sdram_controller_0|i_state.101~regout\,
	datad => \u0|sdram_controller_0|i_next.101~regout\,
	combout => \u0|sdram_controller_0|i_state.101~0_combout\);

-- Location: LCFF_X8_Y11_N3
\u0|sdram_controller_0|i_state.101\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0|i_state.101~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|i_state.101~regout\);

-- Location: LCCOMB_X10_Y11_N10
\u0|sdram_controller_0|init_done~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|init_done~0_combout\ = (\u0|sdram_controller_0|init_done~regout\) # (\u0|sdram_controller_0|i_state.101~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|sdram_controller_0|init_done~regout\,
	datad => \u0|sdram_controller_0|i_state.101~regout\,
	combout => \u0|sdram_controller_0|init_done~0_combout\);

-- Location: LCFF_X10_Y11_N11
\u0|sdram_controller_0|init_done\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0|init_done~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|init_done~regout\);

-- Location: LCCOMB_X8_Y11_N14
\u0|sdram_controller_0|Selector22~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector22~0_combout\ = (\u0|sdram_controller_0|m_state.000000001~regout\ & (((\u0|sdram_controller_0|m_state.001000000~regout\)))) # (!\u0|sdram_controller_0|m_state.000000001~regout\ & (\u0|sdram_controller_0|i_cmd\(0) & 
-- ((!\u0|sdram_controller_0|init_done~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|i_cmd\(0),
	datab => \u0|sdram_controller_0|m_state.001000000~regout\,
	datac => \u0|sdram_controller_0|m_state.000000001~regout\,
	datad => \u0|sdram_controller_0|init_done~regout\,
	combout => \u0|sdram_controller_0|Selector22~0_combout\);

-- Location: LCCOMB_X11_Y11_N20
\u0|sdram_controller_0|always5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|always5~2_combout\ = ((\u0|sdram_controller_0|pending~9_combout\ & ((\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entries\(1)) # 
-- (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entries\(0))))) # (!\u0|sdram_controller_0|f_pop~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|pending~9_combout\,
	datab => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entries\(1),
	datac => \u0|sdram_controller_0|f_pop~regout\,
	datad => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entries\(0),
	combout => \u0|sdram_controller_0|always5~2_combout\);

-- Location: LCCOMB_X8_Y11_N4
\u0|sdram_controller_0|Selector22~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector22~1_combout\ = (\u0|sdram_controller_0|m_state.000010000~regout\ & (\u0|sdram_controller_0|always5~2_combout\ & ((\u0|sdram_controller_0|m_state.000000001~regout\) # (\u0|sdram_controller_0|Selector22~0_combout\)))) # 
-- (!\u0|sdram_controller_0|m_state.000010000~regout\ & (((\u0|sdram_controller_0|Selector22~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|m_state.000010000~regout\,
	datab => \u0|sdram_controller_0|m_state.000000001~regout\,
	datac => \u0|sdram_controller_0|Selector22~0_combout\,
	datad => \u0|sdram_controller_0|always5~2_combout\,
	combout => \u0|sdram_controller_0|Selector22~1_combout\);

-- Location: LCFF_X8_Y11_N5
\u0|sdram_controller_0|m_cmd[0]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0|Selector22~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|m_cmd[0]~_Duplicate_1_regout\);

-- Location: LCCOMB_X8_Y10_N28
\u0|sdram_controller_0|m_addr[6]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|m_addr[6]~1_combout\ = (!\u0|sdram_controller_0|m_state.000000100~regout\ & !\u0|sdram_controller_0|m_state.000100000~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|m_state.000000100~regout\,
	datac => \u0|sdram_controller_0|m_state.000100000~regout\,
	combout => \u0|sdram_controller_0|m_addr[6]~1_combout\);

-- Location: LCCOMB_X11_Y11_N6
\u0|sdram_controller_0|m_next~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|m_next~19_combout\ = (\u0|sdram_controller_0|refresh_request~regout\) # ((!\u0|sdram_controller_0|pending~9_combout\ & ((\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entries\(0)) # 
-- (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entries\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entries\(0),
	datab => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entries\(1),
	datac => \u0|sdram_controller_0|pending~9_combout\,
	datad => \u0|sdram_controller_0|refresh_request~regout\,
	combout => \u0|sdram_controller_0|m_next~19_combout\);

-- Location: LCCOMB_X9_Y10_N10
\u0|sdram_controller_0|Selector35~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector35~1_combout\ = (!\u0|sdram_controller_0|active_rnw~regout\ & (!\u0|sdram_controller_0|m_state.010000000~regout\ & ((!\u0|sdram_controller_0|m_next~19_combout\) # (!\u0|sdram_controller_0|m_state.100000000~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|active_rnw~regout\,
	datab => \u0|sdram_controller_0|m_state.100000000~regout\,
	datac => \u0|sdram_controller_0|m_state.010000000~regout\,
	datad => \u0|sdram_controller_0|m_next~19_combout\,
	combout => \u0|sdram_controller_0|Selector35~1_combout\);

-- Location: LCCOMB_X10_Y11_N16
\u0|sdram_controller_0|Selector25~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector25~6_combout\ = (\u0|sdram_controller_0|init_done~regout\ & (!\u0|sdram_controller_0|m_state.000000001~regout\ & \u0|sdram_controller_0|Selector25~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|init_done~regout\,
	datab => \u0|sdram_controller_0|m_state.000000001~regout\,
	datac => \u0|sdram_controller_0|Selector25~5_combout\,
	combout => \u0|sdram_controller_0|Selector25~6_combout\);

-- Location: LCFF_X10_Y11_N17
\u0|sdram_controller_0|m_state.000000010\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0|Selector25~6_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|m_state.000000010~regout\);

-- Location: LCCOMB_X9_Y10_N28
\u0|sdram_controller_0|Selector34~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector34~1_combout\ = (\u0|sdram_controller_0|m_state.000000010~regout\) # ((!\u0|sdram_controller_0|m_state.000000001~regout\ & ((\u0|sdram_controller_0|refresh_request~regout\) # (!\u0|sdram_controller_0|init_done~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|m_state.000000010~regout\,
	datab => \u0|sdram_controller_0|m_state.000000001~regout\,
	datac => \u0|sdram_controller_0|init_done~regout\,
	datad => \u0|sdram_controller_0|refresh_request~regout\,
	combout => \u0|sdram_controller_0|Selector34~1_combout\);

-- Location: LCCOMB_X9_Y10_N14
\u0|sdram_controller_0|Selector35~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector35~0_combout\ = (!\u0|sdram_controller_0|m_state.010000000~regout\ & ((!\u0|sdram_controller_0|m_next~19_combout\) # (!\u0|sdram_controller_0|m_state.100000000~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_controller_0|m_state.100000000~regout\,
	datac => \u0|sdram_controller_0|m_state.010000000~regout\,
	datad => \u0|sdram_controller_0|m_next~19_combout\,
	combout => \u0|sdram_controller_0|Selector35~0_combout\);

-- Location: LCCOMB_X9_Y10_N8
\u0|sdram_controller_0|Selector34~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector34~2_combout\ = (\u0|sdram_controller_0|Selector34~1_combout\) # (((\u0|sdram_controller_0|m_next~20_combout\ & !\u0|sdram_controller_0|WideOr9~0_combout\)) # (!\u0|sdram_controller_0|Selector35~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|m_next~20_combout\,
	datab => \u0|sdram_controller_0|Selector34~1_combout\,
	datac => \u0|sdram_controller_0|WideOr9~0_combout\,
	datad => \u0|sdram_controller_0|Selector35~0_combout\,
	combout => \u0|sdram_controller_0|Selector34~2_combout\);

-- Location: LCFF_X9_Y10_N11
\u0|sdram_controller_0|m_next.000010000\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0|Selector35~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|sdram_controller_0|ALT_INV_m_state.000000010~regout\,
	ena => \u0|sdram_controller_0|Selector34~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|m_next.000010000~regout\);

-- Location: LCCOMB_X10_Y10_N14
\u0|sdram_controller_0|Selector27~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector27~1_combout\ = (!\u0|sdram_controller_0|refresh_request~regout\ & (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|Equal1~0_combout\ & (\u0|sdram_controller_0|m_state.100000000~regout\ & 
-- \u0|sdram_controller_0|pending~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|refresh_request~regout\,
	datab => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|Equal1~0_combout\,
	datac => \u0|sdram_controller_0|m_state.100000000~regout\,
	datad => \u0|sdram_controller_0|pending~9_combout\,
	combout => \u0|sdram_controller_0|Selector27~1_combout\);

-- Location: LCFF_X14_Y11_N21
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1[40]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|m0_write~combout\,
	sload => VCC,
	ena => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1\(40));

-- Location: LCFF_X14_Y12_N19
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[40]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|m0_write~combout\,
	ena => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0\(40));

-- Location: LCCOMB_X14_Y11_N20
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[40]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[40]~1_combout\ = (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address~regout\ & 
-- (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1\(40))) # (!\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address~regout\ & 
-- ((\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0\(40))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address~regout\,
	datac => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1\(40),
	datad => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0\(40),
	combout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[40]~1_combout\);

-- Location: LCCOMB_X10_Y10_N2
\u0|sdram_controller_0|Selector28~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector28~0_combout\ = (\u0|sdram_controller_0|Selector27~0_combout\ & ((\u0|sdram_controller_0|m_next.000010000~regout\) # ((\u0|sdram_controller_0|Selector27~1_combout\ & 
-- !\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[40]~1_combout\)))) # (!\u0|sdram_controller_0|Selector27~0_combout\ & (((\u0|sdram_controller_0|Selector27~1_combout\ & 
-- !\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[40]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|Selector27~0_combout\,
	datab => \u0|sdram_controller_0|m_next.000010000~regout\,
	datac => \u0|sdram_controller_0|Selector27~1_combout\,
	datad => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[40]~1_combout\,
	combout => \u0|sdram_controller_0|Selector28~0_combout\);

-- Location: LCCOMB_X10_Y10_N4
\u0|sdram_controller_0|Selector27~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector27~5_combout\ = ((\u0|sdram_controller_0|m_state.100000000~regout\ & ((\u0|sdram_controller_0|refresh_request~regout\) # (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|Equal1~0_combout\)))) # 
-- (!\u0|sdram_controller_0|WideOr8~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|refresh_request~regout\,
	datab => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|Equal1~0_combout\,
	datac => \u0|sdram_controller_0|WideOr8~0_combout\,
	datad => \u0|sdram_controller_0|m_state.100000000~regout\,
	combout => \u0|sdram_controller_0|Selector27~5_combout\);

-- Location: LCCOMB_X11_Y11_N18
\u0|sdram_controller_0|pending\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|pending~combout\ = ((!\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entries\(1) & !\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entries\(0))) # 
-- (!\u0|sdram_controller_0|pending~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entries\(1),
	datac => \u0|sdram_controller_0|pending~9_combout\,
	datad => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entries\(0),
	combout => \u0|sdram_controller_0|pending~combout\);

-- Location: LCCOMB_X10_Y10_N24
\u0|sdram_controller_0|Selector27~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector27~3_combout\ = (!\u0|sdram_controller_0|WideOr9~0_combout\ & ((\u0|sdram_controller_0|refresh_request~regout\) # ((\u0|sdram_controller_0|m_state.000000001~regout\ & \u0|sdram_controller_0|pending~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|refresh_request~regout\,
	datab => \u0|sdram_controller_0|m_state.000000001~regout\,
	datac => \u0|sdram_controller_0|WideOr9~0_combout\,
	datad => \u0|sdram_controller_0|pending~combout\,
	combout => \u0|sdram_controller_0|Selector27~3_combout\);

-- Location: LCCOMB_X10_Y10_N22
\u0|sdram_controller_0|Selector27~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector27~6_combout\ = (\u0|sdram_controller_0|Selector27~4_combout\) # ((\u0|sdram_controller_0|Selector27~5_combout\) # ((\u0|sdram_controller_0|Selector27~3_combout\) # (\u0|sdram_controller_0|Selector24~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|Selector27~4_combout\,
	datab => \u0|sdram_controller_0|Selector27~5_combout\,
	datac => \u0|sdram_controller_0|Selector27~3_combout\,
	datad => \u0|sdram_controller_0|Selector24~0_combout\,
	combout => \u0|sdram_controller_0|Selector27~6_combout\);

-- Location: LCFF_X10_Y10_N3
\u0|sdram_controller_0|m_state.000010000\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0|Selector28~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_controller_0|Selector27~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|m_state.000010000~regout\);

-- Location: LCCOMB_X9_Y10_N24
\u0|sdram_controller_0|Selector34~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector34~0_combout\ = (\u0|sdram_controller_0|active_rnw~regout\ & (!\u0|sdram_controller_0|m_state.010000000~regout\ & ((!\u0|sdram_controller_0|m_next~19_combout\) # (!\u0|sdram_controller_0|m_state.100000000~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|active_rnw~regout\,
	datab => \u0|sdram_controller_0|m_state.100000000~regout\,
	datac => \u0|sdram_controller_0|m_state.010000000~regout\,
	datad => \u0|sdram_controller_0|m_next~19_combout\,
	combout => \u0|sdram_controller_0|Selector34~0_combout\);

-- Location: LCFF_X9_Y10_N25
\u0|sdram_controller_0|m_next.000001000\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0|Selector34~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|sdram_controller_0|ALT_INV_m_state.000000010~regout\,
	ena => \u0|sdram_controller_0|Selector34~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|m_next.000001000~regout\);

-- Location: LCCOMB_X10_Y10_N0
\u0|sdram_controller_0|Selector27~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector27~2_combout\ = (\u0|sdram_controller_0|Selector27~0_combout\ & ((\u0|sdram_controller_0|m_next.000001000~regout\) # ((\u0|sdram_controller_0|Selector27~1_combout\ & 
-- \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[40]~1_combout\)))) # (!\u0|sdram_controller_0|Selector27~0_combout\ & (((\u0|sdram_controller_0|Selector27~1_combout\ & 
-- \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[40]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|Selector27~0_combout\,
	datab => \u0|sdram_controller_0|m_next.000001000~regout\,
	datac => \u0|sdram_controller_0|Selector27~1_combout\,
	datad => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[40]~1_combout\,
	combout => \u0|sdram_controller_0|Selector27~2_combout\);

-- Location: LCFF_X10_Y10_N1
\u0|sdram_controller_0|m_state.000001000\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0|Selector27~2_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_controller_0|Selector27~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|m_state.000001000~regout\);

-- Location: LCCOMB_X12_Y11_N26
\u0|sdram_controller_0|WideOr9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|WideOr9~0_combout\ = (!\u0|sdram_controller_0|m_state.000010000~regout\ & !\u0|sdram_controller_0|m_state.000001000~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|sdram_controller_0|m_state.000010000~regout\,
	datad => \u0|sdram_controller_0|m_state.000001000~regout\,
	combout => \u0|sdram_controller_0|WideOr9~0_combout\);

-- Location: LCCOMB_X9_Y10_N18
\u0|sdram_controller_0|Selector36~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector36~0_combout\ = (!\u0|sdram_controller_0|m_state.001000000~regout\ & ((\u0|sdram_controller_0|m_next~19_combout\) # (!\u0|sdram_controller_0|m_state.100000000~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|m_state.001000000~regout\,
	datab => \u0|sdram_controller_0|m_state.100000000~regout\,
	datad => \u0|sdram_controller_0|m_next~19_combout\,
	combout => \u0|sdram_controller_0|Selector36~0_combout\);

-- Location: LCCOMB_X8_Y10_N30
\u0|sdram_controller_0|Selector36~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector36~1_combout\ = (((!\u0|sdram_controller_0|m_next~20_combout\ & !\u0|sdram_controller_0|WideOr9~0_combout\)) # (!\u0|sdram_controller_0|Selector36~0_combout\)) # (!\u0|sdram_controller_0|m_addr[6]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|m_next~20_combout\,
	datab => \u0|sdram_controller_0|m_addr[6]~1_combout\,
	datac => \u0|sdram_controller_0|WideOr9~0_combout\,
	datad => \u0|sdram_controller_0|Selector36~0_combout\,
	combout => \u0|sdram_controller_0|Selector36~1_combout\);

-- Location: LCCOMB_X8_Y10_N18
\u0|sdram_controller_0|Selector25~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector25~4_combout\ = (!\u0|sdram_controller_0|m_state.000000001~regout\ & \u0|sdram_controller_0|init_done~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_controller_0|m_state.000000001~regout\,
	datad => \u0|sdram_controller_0|init_done~regout\,
	combout => \u0|sdram_controller_0|Selector25~4_combout\);

-- Location: LCCOMB_X8_Y10_N24
\u0|sdram_controller_0|Selector36~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector36~2_combout\ = (\u0|sdram_controller_0|m_next.010000000~regout\ & (((\u0|sdram_controller_0|Selector36~1_combout\) # (\u0|sdram_controller_0|Selector25~4_combout\)))) # (!\u0|sdram_controller_0|m_next.010000000~regout\ & 
-- (\u0|sdram_controller_0|refresh_request~regout\ & ((\u0|sdram_controller_0|Selector25~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|refresh_request~regout\,
	datab => \u0|sdram_controller_0|Selector36~1_combout\,
	datac => \u0|sdram_controller_0|m_next.010000000~regout\,
	datad => \u0|sdram_controller_0|Selector25~4_combout\,
	combout => \u0|sdram_controller_0|Selector36~2_combout\);

-- Location: LCFF_X8_Y10_N25
\u0|sdram_controller_0|m_next.010000000\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0|Selector36~2_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|m_next.010000000~regout\);

-- Location: LCCOMB_X8_Y10_N0
\u0|sdram_controller_0|Selector31~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector31~0_combout\ = (!\u0|sdram_controller_0|m_count\(1) & (\u0|sdram_controller_0|m_next.010000000~regout\ & \u0|sdram_controller_0|m_state.000000100~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|m_count\(1),
	datac => \u0|sdram_controller_0|m_next.010000000~regout\,
	datad => \u0|sdram_controller_0|m_state.000000100~regout\,
	combout => \u0|sdram_controller_0|Selector31~0_combout\);

-- Location: LCFF_X8_Y10_N1
\u0|sdram_controller_0|m_state.010000000\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0|Selector31~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|m_state.010000000~regout\);

-- Location: LCCOMB_X9_Y10_N0
\u0|sdram_controller_0|WideOr8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|WideOr8~0_combout\ = (!\u0|sdram_controller_0|m_state.001000000~regout\ & (!\u0|sdram_controller_0|m_state.010000000~regout\ & !\u0|sdram_controller_0|m_state.000000010~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|m_state.001000000~regout\,
	datac => \u0|sdram_controller_0|m_state.010000000~regout\,
	datad => \u0|sdram_controller_0|m_state.000000010~regout\,
	combout => \u0|sdram_controller_0|WideOr8~0_combout\);

-- Location: LCCOMB_X8_Y11_N8
\u0|sdram_controller_0|Selector20~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector20~0_combout\ = (\u0|sdram_controller_0|m_state.000000001~regout\ & (((!\u0|sdram_controller_0|WideOr8~0_combout\)))) # (!\u0|sdram_controller_0|m_state.000000001~regout\ & (\u0|sdram_controller_0|i_cmd\(2) & 
-- ((!\u0|sdram_controller_0|init_done~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|i_cmd\(2),
	datab => \u0|sdram_controller_0|m_state.000000001~regout\,
	datac => \u0|sdram_controller_0|WideOr8~0_combout\,
	datad => \u0|sdram_controller_0|init_done~regout\,
	combout => \u0|sdram_controller_0|Selector20~0_combout\);

-- Location: LCFF_X8_Y11_N9
\u0|sdram_controller_0|m_cmd[2]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0|Selector20~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|m_cmd[2]~_Duplicate_1_regout\);

-- Location: LCCOMB_X8_Y11_N26
\u0|sdram_controller_0|Selector21~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector21~1_combout\ = (\u0|sdram_controller_0|WideOr9~0_combout\ & (\u0|sdram_controller_0|Selector21~0_combout\)) # (!\u0|sdram_controller_0|WideOr9~0_combout\ & (\u0|sdram_controller_0|always5~2_combout\ & 
-- ((\u0|sdram_controller_0|Selector21~0_combout\) # (\u0|sdram_controller_0|m_state.000000001~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|Selector21~0_combout\,
	datab => \u0|sdram_controller_0|always5~2_combout\,
	datac => \u0|sdram_controller_0|m_state.000000001~regout\,
	datad => \u0|sdram_controller_0|WideOr9~0_combout\,
	combout => \u0|sdram_controller_0|Selector21~1_combout\);

-- Location: LCFF_X8_Y11_N27
\u0|sdram_controller_0|m_cmd[1]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0|Selector21~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|m_cmd[1]~_Duplicate_1_regout\);

-- Location: LCCOMB_X8_Y11_N22
\u0|sdram_controller_0|Equal4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Equal4~0_combout\ = (!\u0|sdram_controller_0|m_cmd[0]~_Duplicate_1_regout\ & (!\u0|sdram_controller_0|m_cmd[2]~_Duplicate_1_regout\ & \u0|sdram_controller_0|m_cmd[1]~_Duplicate_1_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_controller_0|m_cmd[0]~_Duplicate_1_regout\,
	datac => \u0|sdram_controller_0|m_cmd[2]~_Duplicate_1_regout\,
	datad => \u0|sdram_controller_0|m_cmd[1]~_Duplicate_1_regout\,
	combout => \u0|sdram_controller_0|Equal4~0_combout\);

-- Location: LCFF_X8_Y11_N23
\u0|sdram_controller_0|rd_valid[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0|Equal4~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|rd_valid\(0));

-- Location: LCCOMB_X7_Y10_N10
\u0|sdram_controller_0|rd_valid[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|rd_valid[1]~feeder_combout\ = \u0|sdram_controller_0|rd_valid\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|sdram_controller_0|rd_valid\(0),
	combout => \u0|sdram_controller_0|rd_valid[1]~feeder_combout\);

-- Location: LCFF_X7_Y10_N11
\u0|sdram_controller_0|rd_valid[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0|rd_valid[1]~feeder_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|rd_valid\(1));

-- Location: LCCOMB_X7_Y10_N8
\u0|sdram_controller_0|rd_valid[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|rd_valid[2]~feeder_combout\ = \u0|sdram_controller_0|rd_valid\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|sdram_controller_0|rd_valid\(1),
	combout => \u0|sdram_controller_0|rd_valid[2]~feeder_combout\);

-- Location: LCFF_X7_Y10_N9
\u0|sdram_controller_0|rd_valid[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0|rd_valid[2]~feeder_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|rd_valid\(2));

-- Location: LCFF_X7_Y10_N3
\u0|sdram_controller_0|za_valid\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0|rd_valid\(2),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|za_valid~regout\);

-- Location: LCCOMB_X3_Y8_N20
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|next_full~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|next_full~0_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(0) & 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr\(0) & 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr\(1) $ 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(1))))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(0) & 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr\(0) & 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr\(1) $ 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010000011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr\(1),
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(0),
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr\(0),
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(1),
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|next_full~0_combout\);

-- Location: LCFF_X7_Y10_N5
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|Add0~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|write~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(2));

-- Location: LCCOMB_X7_Y10_N4
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|Add0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|Add0~1_combout\ = 
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(2) $ 
-- (((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(0) & 
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(0),
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(2),
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(1),
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|Add0~1_combout\);

-- Location: LCCOMB_X7_Y10_N26
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|next_full~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|next_full~1_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|next_full~0_combout\ & (\u0|sdram_controller_0|za_valid~regout\ & 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr\(2) $ 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|Add0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr\(2),
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|next_full~0_combout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|Add0~1_combout\,
	datad => \u0|sdram_controller_0|za_valid~regout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|next_full~1_combout\);

-- Location: LCCOMB_X7_Y10_N0
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|next_full~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|next_full~2_combout\ = 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|read~0_combout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|next_full~1_combout\) # 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|full~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|next_full~1_combout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|full~regout\,
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|read~0_combout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|next_full~2_combout\);

-- Location: LCFF_X7_Y10_N1
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|full\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|next_full~2_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|full~regout\);

-- Location: LCCOMB_X7_Y10_N2
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|write\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|write~combout\ = (\u0|sdram_controller_0|za_valid~regout\ & 
-- !\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|full~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|sdram_controller_0|za_valid~regout\,
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|full~regout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|write~combout\);

-- Location: LCCOMB_X7_Y10_N30
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|next_empty~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|next_empty~0_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|write~combout\ & 
-- (((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|empty~regout\) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|read~0_combout\)))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|write~combout\ & 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_valid~2_combout\ & 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|empty~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_valid~2_combout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|write~combout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|empty~regout\,
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|read~0_combout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|next_empty~0_combout\);

-- Location: LCFF_X7_Y10_N31
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|empty\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|next_empty~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|empty~regout\);

-- Location: LCCOMB_X7_Y10_N20
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|Equal0~0_combout\ = 
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr\(2) $ 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(2) $ 
-- (((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr\(1) & 
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr\(2),
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr\(1),
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(2),
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr\(0),
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|Equal0~0_combout\);

-- Location: LCCOMB_X7_Y10_N18
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_valid~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_valid~0_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr\(0) & 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(0) & 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr\(1) $ 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(1))))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr\(0) & 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(0) & 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr\(1) $ 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001000011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr\(0),
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr\(1),
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(0),
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(1),
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_valid~0_combout\);

-- Location: LCCOMB_X7_Y10_N6
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_valid~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_valid~1_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|empty~regout\ & 
-- (((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|Equal0~0_combout\) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_valid~0_combout\)) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|read~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|read~0_combout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|empty~regout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|Equal0~0_combout\,
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_valid~0_combout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_valid~1_combout\);

-- Location: LCFF_X7_Y10_N7
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_valid\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_valid~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_valid~regout\);

-- Location: LCFF_X12_Y18_N9
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_valid~regout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_ready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid~regout\);

-- Location: LCCOMB_X12_Y18_N20
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # 
-- ((!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][80]~regout\ & 
-- !\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][80]~regout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid~regout\,
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\);

-- Location: LCCOMB_X17_Y19_N8
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\) # 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\,
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\);

-- Location: LCFF_X17_Y19_N9
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X12_Y18_N26
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~5_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0)))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ & 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2),
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~5_combout\);

-- Location: LCFF_X12_Y18_N27
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~5_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X12_Y18_N24
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~7_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ & 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3),
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~7_combout\);

-- Location: LCFF_X12_Y18_N25
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~7_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2));

-- Location: LCFF_X18_Y19_N27
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][45]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~40_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][45]~regout\);

-- Location: LCCOMB_X18_Y19_N26
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~40_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7) & 
-- (((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][45]~regout\)))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7) & (\u0|jtag_uart_0|always2~0_combout\ & (\u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|always2~0_combout\,
	datab => \u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][45]~regout\,
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7),
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~40_combout\);

-- Location: LCCOMB_X18_Y19_N0
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][45]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][45]~feeder_combout\ = 
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~40_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~40_combout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][45]~feeder_combout\);

-- Location: LCFF_X18_Y19_N1
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][45]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][45]~feeder_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][45]~regout\);

-- Location: LCCOMB_X17_Y19_N4
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~33_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6) & 
-- (((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][45]~regout\)))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6) & (\u0|jtag_uart_0|always2~0_combout\ & (\u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|always2~0_combout\,
	datab => \u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][45]~regout\,
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6),
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~33_combout\);

-- Location: LCFF_X17_Y19_N5
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][45]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~33_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][45]~regout\);

-- Location: LCCOMB_X16_Y19_N2
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~26_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5) & 
-- (((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][45]~regout\)))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5) & (\u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\ & (\u0|jtag_uart_0|always2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\,
	datab => \u0|jtag_uart_0|always2~0_combout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5),
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][45]~regout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~26_combout\);

-- Location: LCFF_X16_Y19_N3
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][45]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~26_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][45]~regout\);

-- Location: LCCOMB_X16_Y19_N8
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~19_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4) & 
-- (((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][45]~regout\)))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4) & (\u0|jtag_uart_0|always2~0_combout\ & (\u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4),
	datab => \u0|jtag_uart_0|always2~0_combout\,
	datac => \u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\,
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][45]~regout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~19_combout\);

-- Location: LCFF_X16_Y19_N9
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][45]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~19_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][45]~regout\);

-- Location: LCCOMB_X15_Y18_N26
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~12_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3) & 
-- (((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][45]~regout\)))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3) & (\u0|jtag_uart_0|always2~0_combout\ & (\u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|always2~0_combout\,
	datab => \u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][45]~regout\,
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3),
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~12_combout\);

-- Location: LCFF_X15_Y18_N27
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][45]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~12_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][45]~regout\);

-- Location: LCCOMB_X15_Y18_N16
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~5_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2) & 
-- (((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][45]~regout\)))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2) & (\u0|jtag_uart_0|always2~0_combout\ & (\u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|always2~0_combout\,
	datab => \u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2),
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][45]~regout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~5_combout\);

-- Location: LCFF_X15_Y18_N17
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][45]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~5_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][45]~regout\);

-- Location: LCCOMB_X14_Y18_N16
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ = 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][45]~regout\)))) # 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\u0|jtag_uart_0|always2~0_combout\ & (\u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|always2~0_combout\,
	datab => \u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][45]~regout\,
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\);

-- Location: LCFF_X14_Y18_N17
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][45]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][45]~regout\);

-- Location: LCCOMB_X18_Y16_N0
\u0|rsp_xbar_mux|WideOr1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|rsp_xbar_mux|WideOr1~0_combout\ = (\u0|rsp_xbar_demux_001|src0_valid~combout\) # ((\u0|rsp_xbar_demux_003|src0_valid~combout\) # ((\u0|rsp_xbar_demux_002|src0_valid~combout\) # (\u0|rsp_xbar_demux|src0_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \u0|rsp_xbar_demux_003|src0_valid~combout\,
	datac => \u0|rsp_xbar_demux_002|src0_valid~combout\,
	datad => \u0|rsp_xbar_demux|src0_valid~combout\,
	combout => \u0|rsp_xbar_mux|WideOr1~0_combout\);

-- Location: LCCOMB_X15_Y14_N12
\u0|cpu_nios_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~2_combout\ = (\u0|cpu_nios_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~1_combout\ & 
-- ((\u0|rsp_xbar_demux_004|src0_valid~0_combout\ & (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][45]~regout\)) # 
-- (!\u0|rsp_xbar_demux_004|src0_valid~0_combout\ & ((\u0|rsp_xbar_mux|WideOr1~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~1_combout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][45]~regout\,
	datac => \u0|rsp_xbar_demux_004|src0_valid~0_combout\,
	datad => \u0|rsp_xbar_mux|WideOr1~0_combout\,
	combout => \u0|cpu_nios_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~2_combout\);

-- Location: LCCOMB_X15_Y14_N26
\u0|cpu_nios_instruction_master_translator|cpu_nios_instruction_master_translator|read_accepted~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios_instruction_master_translator|cpu_nios_instruction_master_translator|read_accepted~1_combout\ = (!\u0|cpu_nios_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~2_combout\ & 
-- ((\u0|cpu_nios_instruction_master_translator|cpu_nios_instruction_master_translator|read_accepted~regout\) # ((\u0|cpu_nios_instruction_master_translator|cpu_nios_instruction_master_translator|read_accepted~0_combout\ & !\u0|cpu_nios|i_read~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios_instruction_master_translator|cpu_nios_instruction_master_translator|read_accepted~0_combout\,
	datab => \u0|cpu_nios_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~2_combout\,
	datac => \u0|cpu_nios_instruction_master_translator|cpu_nios_instruction_master_translator|read_accepted~regout\,
	datad => \u0|cpu_nios|i_read~regout\,
	combout => \u0|cpu_nios_instruction_master_translator|cpu_nios_instruction_master_translator|read_accepted~1_combout\);

-- Location: LCFF_X15_Y14_N27
\u0|cpu_nios_instruction_master_translator|cpu_nios_instruction_master_translator|read_accepted\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios_instruction_master_translator|cpu_nios_instruction_master_translator|read_accepted~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios_instruction_master_translator|cpu_nios_instruction_master_translator|read_accepted~regout\);

-- Location: LCCOMB_X18_Y12_N30
\u0|addr_router|Equal1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|addr_router|Equal1~3_combout\ = (\u0|cpu_nios|F_pc\(10)) # (!\u0|cpu_nios|F_pc\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu_nios|F_pc\(10),
	datac => \u0|cpu_nios|F_pc\(9),
	combout => \u0|addr_router|Equal1~3_combout\);

-- Location: LCCOMB_X18_Y12_N8
\u0|addr_router|Equal1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|addr_router|Equal1~4_combout\ = ((\u0|addr_router|Equal1~3_combout\) # ((!\u0|addr_router|Equal1~2_combout\) # (!\u0|addr_router|Equal1~1_combout\))) # (!\u0|addr_router|Equal1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|addr_router|Equal1~0_combout\,
	datab => \u0|addr_router|Equal1~3_combout\,
	datac => \u0|addr_router|Equal1~1_combout\,
	datad => \u0|addr_router|Equal1~2_combout\,
	combout => \u0|addr_router|Equal1~4_combout\);

-- Location: LCCOMB_X17_Y14_N8
\u0|cmd_xbar_demux|src0_valid~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_demux|src0_valid~2_combout\ = (!\u0|cpu_nios|i_read~regout\ & (!\u0|cpu_nios_instruction_master_translator|cpu_nios_instruction_master_translator|read_accepted~regout\ & !\u0|addr_router|Equal1~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|i_read~regout\,
	datac => \u0|cpu_nios_instruction_master_translator|cpu_nios_instruction_master_translator|read_accepted~regout\,
	datad => \u0|addr_router|Equal1~4_combout\,
	combout => \u0|cmd_xbar_demux|src0_valid~2_combout\);

-- Location: LCCOMB_X17_Y14_N2
\u0|cmd_xbar_mux|arb|top_priority_reg~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux|arb|top_priority_reg~1_combout\ = (\u0|cmd_xbar_mux|arb|top_priority_reg\(0) & (\u0|cmd_xbar_mux|arb|top_priority_reg\(1) & (\u0|cmd_xbar_demux|src0_valid~2_combout\ & !\u0|cmd_xbar_demux_001|src0_valid~0_combout\))) # 
-- (!\u0|cmd_xbar_mux|arb|top_priority_reg\(0) & (((\u0|cmd_xbar_demux|src0_valid~2_combout\) # (!\u0|cmd_xbar_demux_001|src0_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux|arb|top_priority_reg\(1),
	datab => \u0|cmd_xbar_mux|arb|top_priority_reg\(0),
	datac => \u0|cmd_xbar_demux|src0_valid~2_combout\,
	datad => \u0|cmd_xbar_demux_001|src0_valid~0_combout\,
	combout => \u0|cmd_xbar_mux|arb|top_priority_reg~1_combout\);

-- Location: LCCOMB_X17_Y14_N28
\u0|cmd_xbar_mux|arb|top_priority_reg~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux|arb|top_priority_reg~3_combout\ = (\u0|cmd_xbar_mux|arb|top_priority_reg\(1) & (((\u0|cmd_xbar_demux_001|src0_valid~0_combout\) # (!\u0|cmd_xbar_demux|src0_valid~2_combout\)))) # (!\u0|cmd_xbar_mux|arb|top_priority_reg\(1) & 
-- (!\u0|cmd_xbar_mux|arb|top_priority_reg\(0) & (!\u0|cmd_xbar_demux|src0_valid~2_combout\ & \u0|cmd_xbar_demux_001|src0_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux|arb|top_priority_reg\(1),
	datab => \u0|cmd_xbar_mux|arb|top_priority_reg\(0),
	datac => \u0|cmd_xbar_demux|src0_valid~2_combout\,
	datad => \u0|cmd_xbar_demux_001|src0_valid~0_combout\,
	combout => \u0|cmd_xbar_mux|arb|top_priority_reg~3_combout\);

-- Location: LCCOMB_X17_Y14_N22
\u0|cmd_xbar_mux|arb|top_priority_reg~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux|arb|top_priority_reg~4_combout\ = (\u0|cmd_xbar_mux|last_cycle~3_combout\ & ((!\u0|cmd_xbar_mux|arb|top_priority_reg~3_combout\))) # (!\u0|cmd_xbar_mux|last_cycle~3_combout\ & (!\u0|cmd_xbar_mux|arb|top_priority_reg~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux|last_cycle~3_combout\,
	datab => \u0|cmd_xbar_mux|arb|top_priority_reg~1_combout\,
	datad => \u0|cmd_xbar_mux|arb|top_priority_reg~3_combout\,
	combout => \u0|cmd_xbar_mux|arb|top_priority_reg~4_combout\);

-- Location: LCFF_X17_Y14_N23
\u0|cmd_xbar_mux|arb|top_priority_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux|arb|top_priority_reg~4_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cmd_xbar_mux|arb|top_priority_reg\(0));

-- Location: LCCOMB_X17_Y14_N16
\u0|cmd_xbar_mux|arb|grant[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux|arb|grant[1]~0_combout\ = (\u0|cmd_xbar_demux_001|src0_valid~0_combout\ & ((\u0|cmd_xbar_mux|arb|top_priority_reg\(1)) # ((!\u0|cmd_xbar_mux|arb|top_priority_reg\(0) & !\u0|cmd_xbar_demux|src0_valid~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux|arb|top_priority_reg\(1),
	datab => \u0|cmd_xbar_mux|arb|top_priority_reg\(0),
	datac => \u0|cmd_xbar_demux|src0_valid~2_combout\,
	datad => \u0|cmd_xbar_demux_001|src0_valid~0_combout\,
	combout => \u0|cmd_xbar_mux|arb|grant[1]~0_combout\);

-- Location: LCCOMB_X18_Y18_N0
\u0|cmd_xbar_mux|last_cycle~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux|last_cycle~2_combout\ = (!\u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- !\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|waitrequest~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|waitrequest~regout\,
	combout => \u0|cmd_xbar_mux|last_cycle~2_combout\);

-- Location: LCCOMB_X17_Y14_N0
\u0|cmd_xbar_mux|arb|top_priority_reg~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux|arb|top_priority_reg~0_combout\ = (\u0|cmd_xbar_mux|arb|grant[1]~0_combout\ & (((!\u0|cmd_xbar_mux|last_cycle~2_combout\)))) # (!\u0|cmd_xbar_mux|arb|grant[1]~0_combout\ & (!\u0|cmd_xbar_mux|WideOr1~0_combout\ & 
-- (\u0|cmd_xbar_mux|arb|top_priority_reg\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux|arb|grant[1]~0_combout\,
	datab => \u0|cmd_xbar_mux|WideOr1~0_combout\,
	datac => \u0|cmd_xbar_mux|arb|top_priority_reg\(1),
	datad => \u0|cmd_xbar_mux|last_cycle~2_combout\,
	combout => \u0|cmd_xbar_mux|arb|top_priority_reg~0_combout\);

-- Location: LCCOMB_X17_Y14_N20
\u0|cmd_xbar_mux|arb|top_priority_reg~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux|arb|top_priority_reg~2_combout\ = (\u0|cmd_xbar_mux|arb|top_priority_reg~0_combout\) # ((\u0|cmd_xbar_mux|last_cycle~3_combout\ & \u0|cmd_xbar_mux|arb|top_priority_reg~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux|last_cycle~3_combout\,
	datab => \u0|cmd_xbar_mux|arb|top_priority_reg~1_combout\,
	datad => \u0|cmd_xbar_mux|arb|top_priority_reg~0_combout\,
	combout => \u0|cmd_xbar_mux|arb|top_priority_reg~2_combout\);

-- Location: LCFF_X17_Y14_N21
\u0|cmd_xbar_mux|arb|top_priority_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux|arb|top_priority_reg~2_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cmd_xbar_mux|arb|top_priority_reg\(1));

-- Location: LCCOMB_X17_Y14_N12
\u0|cmd_xbar_demux|sink_ready~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_demux|sink_ready~2_combout\ = (!\u0|addr_router|Equal1~4_combout\ & (((\u0|cmd_xbar_mux|arb|top_priority_reg\(1) & !\u0|cmd_xbar_demux_001|src0_valid~0_combout\)) # (!\u0|cmd_xbar_mux|arb|top_priority_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|addr_router|Equal1~4_combout\,
	datab => \u0|cmd_xbar_mux|arb|top_priority_reg\(0),
	datac => \u0|cmd_xbar_mux|arb|top_priority_reg\(1),
	datad => \u0|cmd_xbar_demux_001|src0_valid~0_combout\,
	combout => \u0|cmd_xbar_demux|sink_ready~2_combout\);

-- Location: LCCOMB_X15_Y14_N16
\u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~3_combout\ = 
-- (!\u0|cpu_nios_instruction_master_translator|cpu_nios_instruction_master_translator|read_accepted~regout\ & (!\u0|cpu_nios|i_read~regout\ & \u0|cmd_xbar_demux|sink_ready~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu_nios_instruction_master_translator|cpu_nios_instruction_master_translator|read_accepted~regout\,
	datac => \u0|cpu_nios|i_read~regout\,
	datad => \u0|cmd_xbar_demux|sink_ready~2_combout\,
	combout => \u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~3_combout\);

-- Location: LCCOMB_X18_Y18_N2
\u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~2_combout\ = (\u0|cmd_xbar_mux|arb|grant[1]~0_combout\ & 
-- ((\u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|uav_read~combout\) # 
-- ((\u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~3_combout\)))) # (!\u0|cmd_xbar_mux|arb|grant[1]~0_combout\ & (((\u0|cmd_xbar_mux|WideOr1~0_combout\ 
-- & \u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|uav_read~combout\,
	datab => \u0|cmd_xbar_mux|arb|grant[1]~0_combout\,
	datac => \u0|cmd_xbar_mux|WideOr1~0_combout\,
	datad => \u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~3_combout\,
	combout => \u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~2_combout\);

-- Location: LCCOMB_X18_Y18_N8
\u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~3_combout\ = 
-- (\u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((!\u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0)) # 
-- (!\u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datab => \u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~3_combout\);

-- Location: LCCOMB_X18_Y18_N14
\u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~4_combout\ = 
-- (\u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~3_combout\) # 
-- ((!\u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ & 
-- (\u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~2_combout\ & 
-- !\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|waitrequest~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\,
	datab => \u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~2_combout\,
	datac => \u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~3_combout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|waitrequest~regout\,
	combout => \u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~4_combout\);

-- Location: LCFF_X18_Y18_N15
\u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~4_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCFF_X18_Y18_N19
\u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82]~regout\);

-- Location: LCCOMB_X18_Y18_N18
\u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ = 
-- (\u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82]~regout\)) # 
-- (!\u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & ((\u0|cmd_xbar_mux|WideOr1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82]~regout\,
	datad => \u0|cmd_xbar_mux|WideOr1~0_combout\,
	combout => \u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\);

-- Location: LCFF_X18_Y18_N5
\u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\);

-- Location: LCCOMB_X22_Y17_N24
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~15_combout\ = (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(8) & (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|oci_ienable\(19) & 
-- (\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|Equal1~0_combout\))) # (!\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(8) & 
-- (((\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address\(8),
	datab => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|oci_ienable\(19),
	datac => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|Equal1~0_combout\,
	datad => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(15),
	combout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~15_combout\);

-- Location: LCFF_X22_Y17_N25
\u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata\(15));

-- Location: LCFF_X18_Y16_N15
\u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata\(15),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(15));

-- Location: LCCOMB_X20_Y16_N0
\u0|cpu_nios|F_iw[15]~131\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_iw[15]~131_combout\ = ((\u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\ & 
-- (\u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(15) & \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|read_latency_shift_reg\(0)))) # (!\u0|cpu_nios|D_iw[15]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|D_iw[15]~0_combout\,
	datab => \u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	datac => \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre\(15),
	datad => \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \u0|cpu_nios|F_iw[15]~131_combout\);

-- Location: LCCOMB_X19_Y18_N2
\u0|switches|read_mux_out[15]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|switches|read_mux_out\(15) = (\SW~combout\(15) & (!\u0|switches|Equal0~2_combout\ & ((!\u0|cmd_xbar_mux_001|WideOr1~0_combout\) # (!\u0|leds|Equal0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW~combout\(15),
	datab => \u0|leds|Equal0~1_combout\,
	datac => \u0|cmd_xbar_mux_001|WideOr1~0_combout\,
	datad => \u0|switches|Equal0~2_combout\,
	combout => \u0|switches|read_mux_out\(15));

-- Location: LCFF_X19_Y18_N3
\u0|switches|readdata[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|switches|read_mux_out\(15),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|switches|readdata\(15));

-- Location: LCFF_X19_Y15_N1
\u0|switches_s1_translator|switches_s1_translator|av_readdata_pre[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|switches|readdata\(15),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|switches_s1_translator|switches_s1_translator|av_readdata_pre\(15));

-- Location: LCCOMB_X16_Y17_N0
\u0|jtag_uart_0|rvalid~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|rvalid~0_combout\ = (\u0|jtag_uart_0|fifo_rd~1_combout\ & ((\u0|jtag_uart_0|fifo_rd~3_combout\ & (\u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\)) # 
-- (!\u0|jtag_uart_0|fifo_rd~3_combout\ & ((\u0|jtag_uart_0|rvalid~regout\))))) # (!\u0|jtag_uart_0|fifo_rd~1_combout\ & (((\u0|jtag_uart_0|rvalid~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\,
	datab => \u0|jtag_uart_0|fifo_rd~1_combout\,
	datac => \u0|jtag_uart_0|rvalid~regout\,
	datad => \u0|jtag_uart_0|fifo_rd~3_combout\,
	combout => \u0|jtag_uart_0|rvalid~0_combout\);

-- Location: LCFF_X16_Y17_N1
\u0|jtag_uart_0|rvalid\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|jtag_uart_0|rvalid~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0|rvalid~regout\);

-- Location: LCFF_X16_Y15_N27
\u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|jtag_uart_0|rvalid~regout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(15));

-- Location: LCCOMB_X16_Y15_N12
\u0|leds|data_out[15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|leds|data_out[15]~feeder_combout\ = \u0|cpu_nios|d_writedata\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|cpu_nios|d_writedata\(15),
	combout => \u0|leds|data_out[15]~feeder_combout\);

-- Location: LCFF_X16_Y15_N13
\u0|leds|data_out[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|leds|data_out[15]~feeder_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|leds|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|leds|data_out\(15));

-- Location: LCCOMB_X16_Y15_N10
\u0|leds|readdata[15]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|leds|readdata\(15) = (!\u0|leds|Equal0~2_combout\ & \u0|leds|data_out\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|leds|Equal0~2_combout\,
	datad => \u0|leds|data_out\(15),
	combout => \u0|leds|readdata\(15));

-- Location: LCFF_X16_Y15_N11
\u0|leds_s1_translator|leds_s1_translator|av_readdata_pre[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|leds|readdata\(15),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|leds_s1_translator|leds_s1_translator|av_readdata_pre\(15));

-- Location: LCCOMB_X16_Y15_N28
\u0|cpu_nios|F_iw[15]~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_iw[15]~76_combout\ = (\u0|rsp_xbar_demux_003|src0_valid~combout\ & ((\u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(15)) # 
-- ((\u0|leds_s1_translator|leds_s1_translator|av_readdata_pre\(15) & \u0|rsp_xbar_demux_002|src0_valid~combout\)))) # (!\u0|rsp_xbar_demux_003|src0_valid~combout\ & (((\u0|leds_s1_translator|leds_s1_translator|av_readdata_pre\(15) & 
-- \u0|rsp_xbar_demux_002|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_demux_003|src0_valid~combout\,
	datab => \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(15),
	datac => \u0|leds_s1_translator|leds_s1_translator|av_readdata_pre\(15),
	datad => \u0|rsp_xbar_demux_002|src0_valid~combout\,
	combout => \u0|cpu_nios|F_iw[15]~76_combout\);

-- Location: LCCOMB_X19_Y15_N0
\u0|cpu_nios|F_iw[15]~132\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_iw[15]~132_combout\ = (\u0|cpu_nios|F_iw[15]~76_combout\) # ((\u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\ & 
-- (\u0|switches_s1_translator|switches_s1_translator|read_latency_shift_reg\(0) & \u0|switches_s1_translator|switches_s1_translator|av_readdata_pre\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	datab => \u0|switches_s1_translator|switches_s1_translator|read_latency_shift_reg\(0),
	datac => \u0|switches_s1_translator|switches_s1_translator|av_readdata_pre\(15),
	datad => \u0|cpu_nios|F_iw[15]~76_combout\,
	combout => \u0|cpu_nios|F_iw[15]~132_combout\);

-- Location: LCCOMB_X21_Y16_N0
\u0|width_adapter_001|width_adapter_001|data_reg~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_001|width_adapter_001|data_reg~10_combout\ = (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\ & 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & ((\u0|width_adapter_001|width_adapter_001|data_reg\(15)) # 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datac => \u0|width_adapter_001|width_adapter_001|data_reg\(15),
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(15),
	combout => \u0|width_adapter_001|width_adapter_001|data_reg~10_combout\);

-- Location: LCFF_X21_Y16_N1
\u0|width_adapter_001|width_adapter_001|data_reg[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|width_adapter_001|width_adapter_001|data_reg~10_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter_001|width_adapter_001|data_reg\(15));

-- Location: LCCOMB_X20_Y16_N14
\u0|width_adapter_001|width_adapter_001|out_data[15]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter_001|width_adapter_001|out_data[15]~9_combout\ = (\u0|width_adapter_001|width_adapter_001|data_reg\(15)) # 
-- ((!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & 
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datab => \u0|width_adapter_001|width_adapter_001|data_reg\(15),
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(15),
	combout => \u0|width_adapter_001|width_adapter_001|out_data[15]~9_combout\);

-- Location: LCCOMB_X20_Y16_N12
\u0|cpu_nios|F_iw[15]~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_iw[15]~77_combout\ = (\u0|cpu_nios|F_iw[15]~131_combout\) # ((\u0|cpu_nios|F_iw[15]~132_combout\) # ((\u0|rsp_xbar_demux_004|src0_valid~0_combout\ & \u0|width_adapter_001|width_adapter_001|out_data[15]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rsp_xbar_demux_004|src0_valid~0_combout\,
	datab => \u0|cpu_nios|F_iw[15]~131_combout\,
	datac => \u0|cpu_nios|F_iw[15]~132_combout\,
	datad => \u0|width_adapter_001|width_adapter_001|out_data[15]~9_combout\,
	combout => \u0|cpu_nios|F_iw[15]~77_combout\);

-- Location: LCFF_X20_Y16_N13
\u0|cpu_nios|D_iw[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|F_iw[15]~77_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|cpu_nios|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|D_iw\(15));

-- Location: LCCOMB_X24_Y14_N26
\u0|cpu_nios|D_logic_op[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|D_logic_op[1]~0_combout\ = (\u0|cpu_nios|D_ctrl_alu_force_xor~9_combout\) # ((\u0|cpu_nios|Equal2~4_combout\ & (\u0|cpu_nios|D_iw\(15))) # (!\u0|cpu_nios|Equal2~4_combout\ & ((\u0|cpu_nios|D_iw\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|D_ctrl_alu_force_xor~9_combout\,
	datab => \u0|cpu_nios|D_iw\(15),
	datac => \u0|cpu_nios|D_iw\(4),
	datad => \u0|cpu_nios|Equal2~4_combout\,
	combout => \u0|cpu_nios|D_logic_op[1]~0_combout\);

-- Location: LCFF_X24_Y14_N27
\u0|cpu_nios|R_logic_op[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|D_logic_op[1]~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|R_logic_op\(1));

-- Location: LCCOMB_X23_Y13_N0
\u0|cpu_nios|E_logic_result[7]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_logic_result[7]~1_combout\ = (\u0|cpu_nios|E_src1\(7) & (\u0|cpu_nios|R_logic_op\(1) $ (((\u0|cpu_nios|R_logic_op\(0) & \u0|cpu_nios|E_src2\(7)))))) # (!\u0|cpu_nios|E_src1\(7) & ((\u0|cpu_nios|R_logic_op\(1) & ((\u0|cpu_nios|E_src2\(7)))) 
-- # (!\u0|cpu_nios|R_logic_op\(1) & (!\u0|cpu_nios|R_logic_op\(0) & !\u0|cpu_nios|E_src2\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|R_logic_op\(0),
	datab => \u0|cpu_nios|R_logic_op\(1),
	datac => \u0|cpu_nios|E_src1\(7),
	datad => \u0|cpu_nios|E_src2\(7),
	combout => \u0|cpu_nios|E_logic_result[7]~1_combout\);

-- Location: LCCOMB_X18_Y14_N18
\u0|cpu_nios|W_alu_result[7]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|W_alu_result[7]~17_combout\ = (\u0|cpu_nios|R_ctrl_logic~regout\ & ((\u0|cpu_nios|E_logic_result[7]~1_combout\))) # (!\u0|cpu_nios|R_ctrl_logic~regout\ & (\u0|cpu_nios|F_pc[5]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|F_pc[5]~14_combout\,
	datab => \u0|cpu_nios|E_logic_result[7]~1_combout\,
	datad => \u0|cpu_nios|R_ctrl_logic~regout\,
	combout => \u0|cpu_nios|W_alu_result[7]~17_combout\);

-- Location: LCFF_X18_Y14_N19
\u0|cpu_nios|W_alu_result[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|W_alu_result[7]~17_combout\,
	sdata => \u0|cpu_nios|E_shift_rot_result\(7),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|cpu_nios|E_alu_result~14_combout\,
	sload => \u0|cpu_nios|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|W_alu_result\(7));

-- Location: LCCOMB_X18_Y14_N16
\u0|addr_router_001|Equal2~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|addr_router_001|Equal2~3_combout\ = (!\u0|cpu_nios|W_alu_result\(6) & \u0|cpu_nios|W_alu_result\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|W_alu_result\(6),
	datad => \u0|cpu_nios|W_alu_result\(5),
	combout => \u0|addr_router_001|Equal2~3_combout\);

-- Location: LCCOMB_X18_Y14_N26
\u0|cmd_xbar_demux_001|src4_valid~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_demux_001|src4_valid~5_combout\ = (\u0|cpu_nios|W_alu_result\(7)) # ((\u0|cpu_nios|W_alu_result\(8)) # ((!\u0|addr_router_001|Equal4~2_combout\ & !\u0|addr_router_001|Equal2~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|addr_router_001|Equal4~2_combout\,
	datab => \u0|cpu_nios|W_alu_result\(7),
	datac => \u0|addr_router_001|Equal2~3_combout\,
	datad => \u0|cpu_nios|W_alu_result\(8),
	combout => \u0|cmd_xbar_demux_001|src4_valid~5_combout\);

-- Location: LCCOMB_X18_Y14_N10
\u0|cmd_xbar_demux_001|src4_valid~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_demux_001|src4_valid~4_combout\ = (\u0|addr_router_001|Equal1~4_combout\ & (\u0|leds_s1_translator|leds_s1_translator|av_begintransfer~0_combout\ & ((\u0|cmd_xbar_demux_001|src4_valid~5_combout\) # (!\u0|addr_router_001|Equal2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|addr_router_001|Equal1~4_combout\,
	datab => \u0|cmd_xbar_demux_001|src4_valid~5_combout\,
	datac => \u0|addr_router_001|Equal2~2_combout\,
	datad => \u0|leds_s1_translator|leds_s1_translator|av_begintransfer~0_combout\,
	combout => \u0|cmd_xbar_demux_001|src4_valid~4_combout\);

-- Location: LCCOMB_X14_Y14_N30
\u0|cmd_xbar_mux_004|arb|top_priority_reg~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_004|arb|top_priority_reg~0_combout\ = (\u0|cmd_xbar_demux|src4_valid~4_combout\ & (((\u0|cmd_xbar_mux_004|arb|top_priority_reg\(1) & !\u0|cmd_xbar_demux_001|src4_valid~4_combout\)) # (!\u0|cmd_xbar_mux_004|arb|top_priority_reg\(0)))) # 
-- (!\u0|cmd_xbar_demux|src4_valid~4_combout\ & (!\u0|cmd_xbar_mux_004|arb|top_priority_reg\(0) & ((!\u0|cmd_xbar_demux_001|src4_valid~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_demux|src4_valid~4_combout\,
	datab => \u0|cmd_xbar_mux_004|arb|top_priority_reg\(0),
	datac => \u0|cmd_xbar_mux_004|arb|top_priority_reg\(1),
	datad => \u0|cmd_xbar_demux_001|src4_valid~4_combout\,
	combout => \u0|cmd_xbar_mux_004|arb|top_priority_reg~0_combout\);

-- Location: LCCOMB_X15_Y14_N4
\u0|cmd_xbar_mux_004|last_cycle~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_004|last_cycle~0_combout\ = (\u0|cmd_xbar_mux_004|src_payload\(0) & (\u0|width_adapter|width_adapter|count\(0) & 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|cp_ready~combout\ & \u0|cmd_xbar_mux_004|WideOr1~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_004|src_payload\(0),
	datab => \u0|width_adapter|width_adapter|count\(0),
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|cp_ready~combout\,
	datad => \u0|cmd_xbar_mux_004|WideOr1~combout\,
	combout => \u0|cmd_xbar_mux_004|last_cycle~0_combout\);

-- Location: LCCOMB_X14_Y14_N24
\u0|cmd_xbar_mux_004|arb|top_priority_reg~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_004|arb|top_priority_reg~2_combout\ = (\u0|cmd_xbar_mux_004|last_cycle~0_combout\ & ((\u0|cmd_xbar_mux_004|arb|top_priority_reg~0_combout\))) # (!\u0|cmd_xbar_mux_004|last_cycle~0_combout\ & 
-- (\u0|cmd_xbar_mux_004|arb|top_priority_reg~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_004|arb|top_priority_reg~1_combout\,
	datab => \u0|cmd_xbar_mux_004|arb|top_priority_reg~0_combout\,
	datad => \u0|cmd_xbar_mux_004|last_cycle~0_combout\,
	combout => \u0|cmd_xbar_mux_004|arb|top_priority_reg~2_combout\);

-- Location: LCFF_X14_Y14_N25
\u0|cmd_xbar_mux_004|arb|top_priority_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_004|arb|top_priority_reg~2_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cmd_xbar_mux_004|arb|top_priority_reg\(1));

-- Location: LCCOMB_X14_Y14_N18
\u0|cmd_xbar_mux_004|arb|top_priority_reg~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_004|arb|top_priority_reg~3_combout\ = (\u0|cmd_xbar_demux|src4_valid~4_combout\ & (((\u0|cmd_xbar_mux_004|arb|top_priority_reg\(1) & \u0|cmd_xbar_demux_001|src4_valid~4_combout\)))) # (!\u0|cmd_xbar_demux|src4_valid~4_combout\ & 
-- ((\u0|cmd_xbar_mux_004|arb|top_priority_reg\(1)) # ((!\u0|cmd_xbar_mux_004|arb|top_priority_reg\(0) & \u0|cmd_xbar_demux_001|src4_valid~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_demux|src4_valid~4_combout\,
	datab => \u0|cmd_xbar_mux_004|arb|top_priority_reg\(0),
	datac => \u0|cmd_xbar_mux_004|arb|top_priority_reg\(1),
	datad => \u0|cmd_xbar_demux_001|src4_valid~4_combout\,
	combout => \u0|cmd_xbar_mux_004|arb|top_priority_reg~3_combout\);

-- Location: LCCOMB_X14_Y14_N12
\u0|cmd_xbar_mux_004|arb|top_priority_reg~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_004|arb|top_priority_reg~4_combout\ = (\u0|cmd_xbar_mux_004|WideOr1~combout\ & (\u0|cmd_xbar_mux_004|arb|grant[0]~1_combout\)) # (!\u0|cmd_xbar_mux_004|WideOr1~combout\ & ((!\u0|cmd_xbar_mux_004|arb|top_priority_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_004|arb|grant[0]~1_combout\,
	datab => \u0|cmd_xbar_mux_004|arb|top_priority_reg\(0),
	datad => \u0|cmd_xbar_mux_004|WideOr1~combout\,
	combout => \u0|cmd_xbar_mux_004|arb|top_priority_reg~4_combout\);

-- Location: LCCOMB_X14_Y14_N26
\u0|cmd_xbar_mux_004|arb|top_priority_reg~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_004|arb|top_priority_reg~5_combout\ = (\u0|cmd_xbar_mux_004|last_cycle~0_combout\ & (!\u0|cmd_xbar_mux_004|arb|top_priority_reg~3_combout\)) # (!\u0|cmd_xbar_mux_004|last_cycle~0_combout\ & 
-- ((!\u0|cmd_xbar_mux_004|arb|top_priority_reg~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001001110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_004|last_cycle~0_combout\,
	datab => \u0|cmd_xbar_mux_004|arb|top_priority_reg~3_combout\,
	datad => \u0|cmd_xbar_mux_004|arb|top_priority_reg~4_combout\,
	combout => \u0|cmd_xbar_mux_004|arb|top_priority_reg~5_combout\);

-- Location: LCFF_X14_Y14_N27
\u0|cmd_xbar_mux_004|arb|top_priority_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_004|arb|top_priority_reg~5_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cmd_xbar_mux_004|arb|top_priority_reg\(0));

-- Location: LCCOMB_X14_Y14_N28
\u0|cmd_xbar_mux_004|arb|grant[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\ = (\u0|cmd_xbar_demux_001|src4_valid~4_combout\ & ((\u0|cmd_xbar_mux_004|arb|top_priority_reg\(1)) # ((!\u0|cmd_xbar_demux|src4_valid~4_combout\ & !\u0|cmd_xbar_mux_004|arb|top_priority_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_demux|src4_valid~4_combout\,
	datab => \u0|cmd_xbar_mux_004|arb|top_priority_reg\(0),
	datac => \u0|cmd_xbar_mux_004|arb|top_priority_reg\(1),
	datad => \u0|cmd_xbar_demux_001|src4_valid~4_combout\,
	combout => \u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\);

-- Location: LCCOMB_X14_Y14_N14
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|local_read~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|local_read~0_combout\ = ((\u0|cmd_xbar_mux_004|arb|top_priority_reg\(0) & ((\u0|cmd_xbar_demux_001|src4_valid~4_combout\) # 
-- (!\u0|cmd_xbar_mux_004|arb|top_priority_reg\(1))))) # (!\u0|cmd_xbar_mux_003|src_payload~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_demux_001|src4_valid~4_combout\,
	datab => \u0|cmd_xbar_mux_004|arb|top_priority_reg\(0),
	datac => \u0|cmd_xbar_mux_004|arb|top_priority_reg\(1),
	datad => \u0|cmd_xbar_mux_003|src_payload~0_combout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|local_read~0_combout\);

-- Location: LCCOMB_X14_Y14_N8
\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|local_read~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|local_read~1_combout\ = (\u0|cmd_xbar_mux_004|src_valid~4_combout\ & 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|local_read~0_combout\ & ((!\u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|uav_read~combout\) # 
-- (!\u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\)))) # (!\u0|cmd_xbar_mux_004|src_valid~4_combout\ & (((!\u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|uav_read~combout\)) # (!\u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_004|src_valid~4_combout\,
	datab => \u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|local_read~0_combout\,
	datad => \u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|uav_read~combout\,
	combout => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|local_read~1_combout\);

-- Location: LCCOMB_X14_Y12_N30
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|always2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|always2~4_combout\ = (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|always2~5_combout\ & 
-- (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|local_read~1_combout\ & 
-- ((\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|WideOr0~2_combout\) # 
-- (\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|WideOr0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|always2~5_combout\,
	datab => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|local_read~1_combout\,
	datac => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|WideOr0~2_combout\,
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|WideOr0~4_combout\,
	combout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|always2~4_combout\);

-- Location: LCCOMB_X14_Y12_N4
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|always2~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|always2~6_combout\ = (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|always2~4_combout\) # 
-- ((!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|m0_write~combout\ & ((\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entries\(0)) # 
-- (!\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entries\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entries\(0),
	datab => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|always2~4_combout\,
	datac => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entries\(1),
	datad => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|m0_write~combout\,
	combout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|always2~6_combout\);

-- Location: LCCOMB_X11_Y11_N26
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entries[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entries[1]~0_combout\ = \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entries\(1) $ (((\u0|sdram_controller_0|f_select~combout\ & 
-- (!\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|always2~6_combout\ & !\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entries\(0))) # (!\u0|sdram_controller_0|f_select~combout\ & 
-- (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|always2~6_combout\ & \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entries\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010011010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|f_select~combout\,
	datab => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|always2~6_combout\,
	datac => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entries\(1),
	datad => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entries\(0),
	combout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entries[1]~0_combout\);

-- Location: LCFF_X11_Y11_N27
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entries[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entries[1]~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entries\(1));

-- Location: LCCOMB_X10_Y10_N16
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|Equal1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|Equal1~0_combout\ = (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entries\(1)) # 
-- (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entries\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entries\(1),
	datad => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entries\(0),
	combout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|Equal1~0_combout\);

-- Location: LCCOMB_X10_Y10_N8
\u0|sdram_controller_0|Selector32~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector32~0_combout\ = (!\u0|sdram_controller_0|refresh_request~regout\ & \u0|sdram_controller_0|m_state.100000000~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|refresh_request~regout\,
	datac => \u0|sdram_controller_0|m_state.100000000~regout\,
	combout => \u0|sdram_controller_0|Selector32~0_combout\);

-- Location: LCCOMB_X10_Y10_N28
\u0|sdram_controller_0|Selector32~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector32~1_combout\ = (\u0|sdram_controller_0|WideOr9~0_combout\ & (!\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|Equal1~0_combout\ & (\u0|sdram_controller_0|Selector32~0_combout\))) # 
-- (!\u0|sdram_controller_0|WideOr9~0_combout\ & (((\u0|sdram_controller_0|Selector32~0_combout\) # (!\u0|sdram_controller_0|pending~9_combout\)) # (!\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|WideOr9~0_combout\,
	datab => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|Equal1~0_combout\,
	datac => \u0|sdram_controller_0|Selector32~0_combout\,
	datad => \u0|sdram_controller_0|pending~9_combout\,
	combout => \u0|sdram_controller_0|Selector32~1_combout\);

-- Location: LCFF_X10_Y10_N29
\u0|sdram_controller_0|m_state.100000000\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0|Selector32~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|m_state.100000000~regout\);

-- Location: LCCOMB_X8_Y10_N2
\u0|sdram_controller_0|Selector39~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector39~0_combout\ = (\u0|sdram_controller_0|m_state.000000001~regout\ & ((\u0|sdram_controller_0|m_addr[6]~1_combout\) # ((\u0|sdram_controller_0|m_count\(1) & !\u0|sdram_controller_0|m_count\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|m_count\(1),
	datab => \u0|sdram_controller_0|m_addr[6]~1_combout\,
	datac => \u0|sdram_controller_0|m_count\(0),
	datad => \u0|sdram_controller_0|m_state.000000001~regout\,
	combout => \u0|sdram_controller_0|Selector39~0_combout\);

-- Location: LCCOMB_X8_Y10_N20
\u0|sdram_controller_0|Selector39~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector39~1_combout\ = (\u0|sdram_controller_0|m_count\(0) & (((\u0|sdram_controller_0|m_state.000000001~regout\) # (!\u0|sdram_controller_0|init_done~regout\)) # (!\u0|sdram_controller_0|refresh_request~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|refresh_request~regout\,
	datab => \u0|sdram_controller_0|m_state.000000001~regout\,
	datac => \u0|sdram_controller_0|m_count\(0),
	datad => \u0|sdram_controller_0|init_done~regout\,
	combout => \u0|sdram_controller_0|Selector39~1_combout\);

-- Location: LCCOMB_X8_Y10_N14
\u0|sdram_controller_0|Selector39~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector39~2_combout\ = (!\u0|sdram_controller_0|m_state.000100000~regout\ & (\u0|sdram_controller_0|Selector39~1_combout\ & ((!\u0|sdram_controller_0|m_state.000000100~regout\) # (!\u0|sdram_controller_0|m_count\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|m_count\(1),
	datab => \u0|sdram_controller_0|m_state.000100000~regout\,
	datac => \u0|sdram_controller_0|Selector39~1_combout\,
	datad => \u0|sdram_controller_0|m_state.000000100~regout\,
	combout => \u0|sdram_controller_0|Selector39~2_combout\);

-- Location: LCCOMB_X10_Y10_N6
\u0|sdram_controller_0|Selector38~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector38~5_combout\ = (\u0|sdram_controller_0|refresh_request~regout\ & (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|Equal1~0_combout\ & (\u0|sdram_controller_0|m_state.000001000~regout\ & 
-- \u0|sdram_controller_0|pending~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|refresh_request~regout\,
	datab => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|Equal1~0_combout\,
	datac => \u0|sdram_controller_0|m_state.000001000~regout\,
	datad => \u0|sdram_controller_0|pending~9_combout\,
	combout => \u0|sdram_controller_0|Selector38~5_combout\);

-- Location: LCCOMB_X8_Y10_N8
\u0|sdram_controller_0|Selector39~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector39~3_combout\ = (\u0|sdram_controller_0|Selector38~3_combout\ & ((\u0|sdram_controller_0|Selector39~0_combout\) # ((\u0|sdram_controller_0|Selector39~2_combout\ & !\u0|sdram_controller_0|Selector38~5_combout\)))) # 
-- (!\u0|sdram_controller_0|Selector38~3_combout\ & (((\u0|sdram_controller_0|Selector39~2_combout\ & !\u0|sdram_controller_0|Selector38~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|Selector38~3_combout\,
	datab => \u0|sdram_controller_0|Selector39~0_combout\,
	datac => \u0|sdram_controller_0|Selector39~2_combout\,
	datad => \u0|sdram_controller_0|Selector38~5_combout\,
	combout => \u0|sdram_controller_0|Selector39~3_combout\);

-- Location: LCFF_X8_Y10_N9
\u0|sdram_controller_0|m_count[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0|Selector39~3_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|m_count\(0));

-- Location: LCCOMB_X8_Y10_N26
\u0|sdram_controller_0|Selector38~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector38~0_combout\ = (\u0|sdram_controller_0|m_count\(1) & (\u0|sdram_controller_0|m_count\(0) & ((\u0|sdram_controller_0|m_state.000100000~regout\) # (\u0|sdram_controller_0|m_state.000000100~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|m_count\(1),
	datab => \u0|sdram_controller_0|m_state.000100000~regout\,
	datac => \u0|sdram_controller_0|m_count\(0),
	datad => \u0|sdram_controller_0|m_state.000000100~regout\,
	combout => \u0|sdram_controller_0|Selector38~0_combout\);

-- Location: LCCOMB_X8_Y10_N4
\u0|sdram_controller_0|Selector38~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector38~1_combout\ = (\u0|sdram_controller_0|m_state.010000000~regout\) # ((\u0|sdram_controller_0|Selector38~0_combout\) # ((\u0|sdram_controller_0|m_next~20_combout\ & \u0|sdram_controller_0|m_state.000001000~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|m_next~20_combout\,
	datab => \u0|sdram_controller_0|m_state.010000000~regout\,
	datac => \u0|sdram_controller_0|m_state.000001000~regout\,
	datad => \u0|sdram_controller_0|Selector38~0_combout\,
	combout => \u0|sdram_controller_0|Selector38~1_combout\);

-- Location: LCCOMB_X8_Y10_N6
\u0|sdram_controller_0|Selector38~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector38~2_combout\ = (!\u0|sdram_controller_0|m_state.000000001~regout\ & ((!\u0|sdram_controller_0|init_done~regout\) # (!\u0|sdram_controller_0|refresh_request~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|refresh_request~regout\,
	datab => \u0|sdram_controller_0|m_state.000000001~regout\,
	datad => \u0|sdram_controller_0|init_done~regout\,
	combout => \u0|sdram_controller_0|Selector38~2_combout\);

-- Location: LCCOMB_X8_Y10_N12
\u0|sdram_controller_0|Selector38~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector38~4_combout\ = (\u0|sdram_controller_0|Selector38~1_combout\) # ((\u0|sdram_controller_0|m_count\(1) & ((\u0|sdram_controller_0|Selector38~2_combout\) # (!\u0|sdram_controller_0|Selector38~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|Selector38~3_combout\,
	datab => \u0|sdram_controller_0|Selector38~1_combout\,
	datac => \u0|sdram_controller_0|m_count\(1),
	datad => \u0|sdram_controller_0|Selector38~2_combout\,
	combout => \u0|sdram_controller_0|Selector38~4_combout\);

-- Location: LCFF_X8_Y10_N13
\u0|sdram_controller_0|m_count[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0|Selector38~4_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|m_count\(1));

-- Location: LCCOMB_X10_Y10_N26
\u0|sdram_controller_0|Selector26~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector26~0_combout\ = (\u0|sdram_controller_0|refresh_request~regout\ & ((\u0|sdram_controller_0|m_state.100000000~regout\) # ((\u0|sdram_controller_0|m_state.000000100~regout\ & \u0|sdram_controller_0|m_count\(1))))) # 
-- (!\u0|sdram_controller_0|refresh_request~regout\ & (\u0|sdram_controller_0|m_state.000000100~regout\ & ((\u0|sdram_controller_0|m_count\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|refresh_request~regout\,
	datab => \u0|sdram_controller_0|m_state.000000100~regout\,
	datac => \u0|sdram_controller_0|m_state.100000000~regout\,
	datad => \u0|sdram_controller_0|m_count\(1),
	combout => \u0|sdram_controller_0|Selector26~0_combout\);

-- Location: LCCOMB_X10_Y10_N30
\u0|sdram_controller_0|Selector26~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector26~2_combout\ = (\u0|sdram_controller_0|Selector26~0_combout\) # (((\u0|sdram_controller_0|Selector26~1_combout\ & !\u0|sdram_controller_0|pending~combout\)) # (!\u0|sdram_controller_0|WideOr8~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|Selector26~1_combout\,
	datab => \u0|sdram_controller_0|Selector26~0_combout\,
	datac => \u0|sdram_controller_0|WideOr8~0_combout\,
	datad => \u0|sdram_controller_0|pending~combout\,
	combout => \u0|sdram_controller_0|Selector26~2_combout\);

-- Location: LCFF_X10_Y10_N31
\u0|sdram_controller_0|m_state.000000100\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0|Selector26~2_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|m_state.000000100~regout\);

-- Location: LCCOMB_X10_Y10_N18
\u0|sdram_controller_0|Selector24~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector24~0_combout\ = (!\u0|sdram_controller_0|m_count\(1) & \u0|sdram_controller_0|m_state.000000100~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|m_count\(1),
	datad => \u0|sdram_controller_0|m_state.000000100~regout\,
	combout => \u0|sdram_controller_0|Selector24~0_combout\);

-- Location: LCCOMB_X11_Y11_N4
\u0|sdram_controller_0|Selector24~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector24~1_combout\ = ((!\u0|sdram_controller_0|refresh_request~regout\ & (!\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entries\(1) & 
-- !\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entries\(0)))) # (!\u0|sdram_controller_0|init_done~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|init_done~regout\,
	datab => \u0|sdram_controller_0|refresh_request~regout\,
	datac => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entries\(1),
	datad => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entries\(0),
	combout => \u0|sdram_controller_0|Selector24~1_combout\);

-- Location: LCCOMB_X9_Y10_N22
\u0|sdram_controller_0|Selector24~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector24~2_combout\ = (\u0|sdram_controller_0|m_next.000000001~regout\ & (((\u0|sdram_controller_0|m_state.000000001~regout\) # (!\u0|sdram_controller_0|Selector24~1_combout\)))) # (!\u0|sdram_controller_0|m_next.000000001~regout\ 
-- & (!\u0|sdram_controller_0|Selector24~0_combout\ & ((\u0|sdram_controller_0|m_state.000000001~regout\) # (!\u0|sdram_controller_0|Selector24~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|m_next.000000001~regout\,
	datab => \u0|sdram_controller_0|Selector24~0_combout\,
	datac => \u0|sdram_controller_0|m_state.000000001~regout\,
	datad => \u0|sdram_controller_0|Selector24~1_combout\,
	combout => \u0|sdram_controller_0|Selector24~2_combout\);

-- Location: LCFF_X9_Y10_N23
\u0|sdram_controller_0|m_state.000000001\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0|Selector24~2_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|m_state.000000001~regout\);

-- Location: LCCOMB_X9_Y10_N16
\u0|sdram_controller_0|Selector23~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector23~0_combout\ = (\u0|sdram_controller_0|m_state.000000001~regout\ & ((\u0|sdram_controller_0|m_state.010000000~regout\) # ((\u0|sdram_controller_0|ack_refresh_request~regout\)))) # 
-- (!\u0|sdram_controller_0|m_state.000000001~regout\ & (((\u0|sdram_controller_0|ack_refresh_request~regout\ & !\u0|sdram_controller_0|init_done~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|m_state.010000000~regout\,
	datab => \u0|sdram_controller_0|m_state.000000001~regout\,
	datac => \u0|sdram_controller_0|ack_refresh_request~regout\,
	datad => \u0|sdram_controller_0|init_done~regout\,
	combout => \u0|sdram_controller_0|Selector23~0_combout\);

-- Location: LCFF_X9_Y10_N17
\u0|sdram_controller_0|ack_refresh_request\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0|Selector23~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|ack_refresh_request~regout\);

-- Location: LCCOMB_X9_Y10_N2
\u0|sdram_controller_0|refresh_request~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|refresh_request~0_combout\ = (\u0|sdram_controller_0|init_done~regout\ & (!\u0|sdram_controller_0|ack_refresh_request~regout\ & ((\u0|sdram_controller_0|Equal0~3_combout\) # (\u0|sdram_controller_0|refresh_request~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|init_done~regout\,
	datab => \u0|sdram_controller_0|Equal0~3_combout\,
	datac => \u0|sdram_controller_0|refresh_request~regout\,
	datad => \u0|sdram_controller_0|ack_refresh_request~regout\,
	combout => \u0|sdram_controller_0|refresh_request~0_combout\);

-- Location: LCFF_X9_Y10_N3
\u0|sdram_controller_0|refresh_request\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0|refresh_request~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|refresh_request~regout\);

-- Location: LCCOMB_X11_Y11_N2
\u0|sdram_controller_0|Selector41~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector41~0_combout\ = (!\u0|sdram_controller_0|refresh_request~regout\ & (\u0|sdram_controller_0|m_state.100000000~regout\ & ((\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entries\(1)) # 
-- (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entries\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entries\(1),
	datab => \u0|sdram_controller_0|refresh_request~regout\,
	datac => \u0|sdram_controller_0|m_state.100000000~regout\,
	datad => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entries\(0),
	combout => \u0|sdram_controller_0|Selector41~0_combout\);

-- Location: LCCOMB_X11_Y11_N8
\u0|sdram_controller_0|Selector41~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector41~1_combout\ = ((\u0|sdram_controller_0|Selector25~6_combout\) # ((\u0|sdram_controller_0|Selector41~0_combout\ & \u0|sdram_controller_0|pending~9_combout\))) # (!\u0|sdram_controller_0|active_rnw~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|active_rnw~2_combout\,
	datab => \u0|sdram_controller_0|Selector41~0_combout\,
	datac => \u0|sdram_controller_0|pending~9_combout\,
	datad => \u0|sdram_controller_0|Selector25~6_combout\,
	combout => \u0|sdram_controller_0|Selector41~1_combout\);

-- Location: LCFF_X11_Y11_N9
\u0|sdram_controller_0|f_pop\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0|Selector41~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|f_pop~regout\);

-- Location: LCCOMB_X11_Y11_N22
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address~0_combout\ = \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address~regout\ $ (((\u0|sdram_controller_0|pending~9_combout\ & 
-- (\u0|sdram_controller_0|f_pop~regout\ & \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|pending~9_combout\,
	datab => \u0|sdram_controller_0|f_pop~regout\,
	datac => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address~regout\,
	datad => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|Equal1~0_combout\,
	combout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address~0_combout\);

-- Location: LCFF_X11_Y11_N23
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address~regout\);

-- Location: LCCOMB_X16_Y14_N28
\u0|cmd_xbar_mux_004|src_payload~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_004|src_payload~0_combout\ = (\u0|cpu_nios|d_writedata\(16) & \u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu_nios|d_writedata\(16),
	datac => \u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\,
	combout => \u0|cmd_xbar_mux_004|src_payload~0_combout\);

-- Location: LCFF_X16_Y14_N29
\u0|width_adapter|width_adapter|data_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_004|src_payload~0_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|width_adapter|width_adapter|use_reg~regout\,
	ena => \u0|width_adapter|width_adapter|data_reg[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter|width_adapter|data_reg\(0));

-- Location: LCCOMB_X16_Y14_N0
\u0|width_adapter|width_adapter|out_data[0]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter|width_adapter|out_data[0]~22_combout\ = (\u0|width_adapter|width_adapter|use_reg~regout\ & (\u0|width_adapter|width_adapter|data_reg\(0))) # (!\u0|width_adapter|width_adapter|use_reg~regout\ & (((\u0|cpu_nios|d_writedata\(0) & 
-- \u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter|width_adapter|use_reg~regout\,
	datab => \u0|width_adapter|width_adapter|data_reg\(0),
	datac => \u0|cpu_nios|d_writedata\(0),
	datad => \u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\,
	combout => \u0|width_adapter|width_adapter|out_data[0]~22_combout\);

-- Location: LCCOMB_X15_Y13_N18
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[0]~feeder_combout\ = \u0|width_adapter|width_adapter|out_data[0]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|width_adapter|width_adapter|out_data[0]~22_combout\,
	combout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[0]~feeder_combout\);

-- Location: LCFF_X15_Y13_N19
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[0]~feeder_combout\,
	ena => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0\(0));

-- Location: LCFF_X16_Y14_N1
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|width_adapter|width_adapter|out_data[0]~22_combout\,
	ena => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1\(0));

-- Location: LCCOMB_X12_Y10_N2
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[0]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[0]~25_combout\ = (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address~regout\ & 
-- ((\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1\(0)))) # (!\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address~regout\ & 
-- (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address~regout\,
	datac => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0\(0),
	datad => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1\(0),
	combout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[0]~25_combout\);

-- Location: LCFF_X12_Y10_N3
\u0|sdram_controller_0|active_data[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[0]~25_combout\,
	ena => \u0|sdram_controller_0|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|active_data\(0));

-- Location: LCCOMB_X11_Y10_N12
\u0|sdram_controller_0|Selector112~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector112~0_combout\ = (\u0|sdram_controller_0|m_state.000000010~regout\ & (((\u0|sdram_controller_0|active_data\(0))))) # (!\u0|sdram_controller_0|m_state.000000010~regout\ & ((\u0|sdram_controller_0|m_state.000010000~regout\ & 
-- ((\u0|sdram_controller_0|active_data\(0)))) # (!\u0|sdram_controller_0|m_state.000010000~regout\ & (\u0|sdram_controller_0|m_data[0]~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|m_data[0]~_Duplicate_1_regout\,
	datab => \u0|sdram_controller_0|active_data\(0),
	datac => \u0|sdram_controller_0|m_state.000000010~regout\,
	datad => \u0|sdram_controller_0|m_state.000010000~regout\,
	combout => \u0|sdram_controller_0|Selector112~0_combout\);

-- Location: LCCOMB_X11_Y11_N16
\u0|sdram_controller_0|m_data[8]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|m_data[8]~0_combout\ = (\u0|sdram_controller_0|pending~9_combout\ & (\u0|sdram_controller_0|m_state.000010000~regout\ & (\u0|sdram_controller_0|f_pop~regout\ & 
-- \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|pending~9_combout\,
	datab => \u0|sdram_controller_0|m_state.000010000~regout\,
	datac => \u0|sdram_controller_0|f_pop~regout\,
	datad => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|Equal1~0_combout\,
	combout => \u0|sdram_controller_0|m_data[8]~0_combout\);

-- Location: LCCOMB_X11_Y10_N24
\u0|sdram_controller_0|Selector112~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector112~1_combout\ = (\u0|sdram_controller_0|m_data[8]~0_combout\ & ((\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[0]~25_combout\))) # (!\u0|sdram_controller_0|m_data[8]~0_combout\ & 
-- (\u0|sdram_controller_0|Selector112~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|Selector112~0_combout\,
	datac => \u0|sdram_controller_0|m_data[8]~0_combout\,
	datad => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[0]~25_combout\,
	combout => \u0|sdram_controller_0|Selector112~1_combout\);

-- Location: LCCOMB_X16_Y14_N14
\u0|cmd_xbar_mux_004|src_payload~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_004|src_payload~1_combout\ = (\u0|cpu_nios|d_writedata\(17) & \u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu_nios|d_writedata\(17),
	datac => \u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\,
	combout => \u0|cmd_xbar_mux_004|src_payload~1_combout\);

-- Location: LCFF_X16_Y14_N15
\u0|width_adapter|width_adapter|data_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_004|src_payload~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|width_adapter|width_adapter|use_reg~regout\,
	ena => \u0|width_adapter|width_adapter|data_reg[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter|width_adapter|data_reg\(1));

-- Location: LCCOMB_X16_Y14_N26
\u0|width_adapter|width_adapter|out_data[1]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter|width_adapter|out_data[1]~23_combout\ = (\u0|width_adapter|width_adapter|use_reg~regout\ & (\u0|width_adapter|width_adapter|data_reg\(1))) # (!\u0|width_adapter|width_adapter|use_reg~regout\ & 
-- (((\u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\ & \u0|cpu_nios|d_writedata\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter|width_adapter|use_reg~regout\,
	datab => \u0|width_adapter|width_adapter|data_reg\(1),
	datac => \u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\,
	datad => \u0|cpu_nios|d_writedata\(1),
	combout => \u0|width_adapter|width_adapter|out_data[1]~23_combout\);

-- Location: LCCOMB_X15_Y13_N20
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[1]~feeder_combout\ = \u0|width_adapter|width_adapter|out_data[1]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|width_adapter|width_adapter|out_data[1]~23_combout\,
	combout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[1]~feeder_combout\);

-- Location: LCFF_X15_Y13_N21
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[1]~feeder_combout\,
	ena => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0\(1));

-- Location: LCFF_X16_Y14_N27
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|width_adapter|width_adapter|out_data[1]~23_combout\,
	ena => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1\(1));

-- Location: LCCOMB_X11_Y10_N22
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[1]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[1]~26_combout\ = (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address~regout\ & 
-- ((\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1\(1)))) # (!\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address~regout\ & 
-- (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0\(1),
	datac => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1\(1),
	datad => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address~regout\,
	combout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[1]~26_combout\);

-- Location: LCFF_X11_Y10_N23
\u0|sdram_controller_0|active_data[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[1]~26_combout\,
	ena => \u0|sdram_controller_0|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|active_data\(1));

-- Location: LCFF_X11_Y10_N27
\u0|sdram_controller_0|m_data[1]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0|Selector111~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|m_data[1]~_Duplicate_1_regout\);

-- Location: LCCOMB_X11_Y10_N16
\u0|sdram_controller_0|Selector111~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector111~0_combout\ = (\u0|sdram_controller_0|m_state.000010000~regout\ & (\u0|sdram_controller_0|active_data\(1))) # (!\u0|sdram_controller_0|m_state.000010000~regout\ & ((\u0|sdram_controller_0|m_state.000000010~regout\ & 
-- (\u0|sdram_controller_0|active_data\(1))) # (!\u0|sdram_controller_0|m_state.000000010~regout\ & ((\u0|sdram_controller_0|m_data[1]~_Duplicate_1_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|m_state.000010000~regout\,
	datab => \u0|sdram_controller_0|active_data\(1),
	datac => \u0|sdram_controller_0|m_state.000000010~regout\,
	datad => \u0|sdram_controller_0|m_data[1]~_Duplicate_1_regout\,
	combout => \u0|sdram_controller_0|Selector111~0_combout\);

-- Location: LCCOMB_X11_Y10_N26
\u0|sdram_controller_0|Selector111~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector111~1_combout\ = (\u0|sdram_controller_0|m_data[8]~0_combout\ & ((\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[1]~26_combout\))) # (!\u0|sdram_controller_0|m_data[8]~0_combout\ & 
-- (\u0|sdram_controller_0|Selector111~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|Selector111~0_combout\,
	datac => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[1]~26_combout\,
	datad => \u0|sdram_controller_0|m_data[8]~0_combout\,
	combout => \u0|sdram_controller_0|Selector111~1_combout\);

-- Location: LCCOMB_X16_Y14_N24
\u0|cmd_xbar_mux_004|src_payload~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_004|src_payload~2_combout\ = (\u0|cpu_nios|d_writedata\(18) & \u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu_nios|d_writedata\(18),
	datac => \u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\,
	combout => \u0|cmd_xbar_mux_004|src_payload~2_combout\);

-- Location: LCFF_X16_Y14_N25
\u0|width_adapter|width_adapter|data_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_004|src_payload~2_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|width_adapter|width_adapter|use_reg~regout\,
	ena => \u0|width_adapter|width_adapter|data_reg[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter|width_adapter|data_reg\(2));

-- Location: LCCOMB_X16_Y14_N20
\u0|width_adapter|width_adapter|out_data[2]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter|width_adapter|out_data[2]~24_combout\ = (\u0|width_adapter|width_adapter|use_reg~regout\ & (((\u0|width_adapter|width_adapter|data_reg\(2))))) # (!\u0|width_adapter|width_adapter|use_reg~regout\ & (\u0|cpu_nios|d_writedata\(2) & 
-- ((\u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter|width_adapter|use_reg~regout\,
	datab => \u0|cpu_nios|d_writedata\(2),
	datac => \u0|width_adapter|width_adapter|data_reg\(2),
	datad => \u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\,
	combout => \u0|width_adapter|width_adapter|out_data[2]~24_combout\);

-- Location: LCCOMB_X15_Y13_N22
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[2]~feeder_combout\ = \u0|width_adapter|width_adapter|out_data[2]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|width_adapter|width_adapter|out_data[2]~24_combout\,
	combout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[2]~feeder_combout\);

-- Location: LCFF_X15_Y13_N23
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[2]~feeder_combout\,
	ena => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0\(2));

-- Location: LCCOMB_X11_Y10_N18
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[2]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[2]~27_combout\ = (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address~regout\ & 
-- (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1\(2))) # (!\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address~regout\ & 
-- ((\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1\(2),
	datab => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address~regout\,
	datac => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0\(2),
	combout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[2]~27_combout\);

-- Location: LCFF_X11_Y10_N19
\u0|sdram_controller_0|active_data[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[2]~27_combout\,
	ena => \u0|sdram_controller_0|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|active_data\(2));

-- Location: LCFF_X11_Y10_N29
\u0|sdram_controller_0|m_data[2]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0|Selector110~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|m_data[2]~_Duplicate_1_regout\);

-- Location: LCCOMB_X11_Y10_N20
\u0|sdram_controller_0|Selector110~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector110~0_combout\ = (\u0|sdram_controller_0|m_state.000010000~regout\ & (\u0|sdram_controller_0|active_data\(2))) # (!\u0|sdram_controller_0|m_state.000010000~regout\ & ((\u0|sdram_controller_0|m_state.000000010~regout\ & 
-- (\u0|sdram_controller_0|active_data\(2))) # (!\u0|sdram_controller_0|m_state.000000010~regout\ & ((\u0|sdram_controller_0|m_data[2]~_Duplicate_1_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|m_state.000010000~regout\,
	datab => \u0|sdram_controller_0|active_data\(2),
	datac => \u0|sdram_controller_0|m_state.000000010~regout\,
	datad => \u0|sdram_controller_0|m_data[2]~_Duplicate_1_regout\,
	combout => \u0|sdram_controller_0|Selector110~0_combout\);

-- Location: LCCOMB_X11_Y10_N28
\u0|sdram_controller_0|Selector110~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector110~1_combout\ = (\u0|sdram_controller_0|m_data[8]~0_combout\ & ((\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[2]~27_combout\))) # (!\u0|sdram_controller_0|m_data[8]~0_combout\ & 
-- (\u0|sdram_controller_0|Selector110~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|Selector110~0_combout\,
	datac => \u0|sdram_controller_0|m_data[8]~0_combout\,
	datad => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[2]~27_combout\,
	combout => \u0|sdram_controller_0|Selector110~1_combout\);

-- Location: LCCOMB_X15_Y13_N8
\u0|width_adapter|width_adapter|out_data[3]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter|width_adapter|out_data[3]~25_combout\ = (\u0|width_adapter|width_adapter|use_reg~regout\ & (\u0|width_adapter|width_adapter|data_reg\(3))) # (!\u0|width_adapter|width_adapter|use_reg~regout\ & 
-- (((\u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\ & \u0|cpu_nios|d_writedata\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter|width_adapter|data_reg\(3),
	datab => \u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\,
	datac => \u0|width_adapter|width_adapter|use_reg~regout\,
	datad => \u0|cpu_nios|d_writedata\(3),
	combout => \u0|width_adapter|width_adapter|out_data[3]~25_combout\);

-- Location: LCFF_X15_Y13_N9
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|width_adapter|width_adapter|out_data[3]~25_combout\,
	ena => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1\(3));

-- Location: LCCOMB_X11_Y10_N14
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[3]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[3]~28_combout\ = (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address~regout\ & 
-- ((\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1\(3)))) # (!\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address~regout\ & 
-- (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0\(3),
	datab => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address~regout\,
	datad => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1\(3),
	combout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[3]~28_combout\);

-- Location: LCFF_X11_Y10_N15
\u0|sdram_controller_0|active_data[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[3]~28_combout\,
	ena => \u0|sdram_controller_0|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|active_data\(3));

-- Location: LCFF_X11_Y10_N7
\u0|sdram_controller_0|m_data[3]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0|Selector109~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|m_data[3]~_Duplicate_1_regout\);

-- Location: LCCOMB_X11_Y10_N0
\u0|sdram_controller_0|Selector109~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector109~0_combout\ = (\u0|sdram_controller_0|m_state.000010000~regout\ & (\u0|sdram_controller_0|active_data\(3))) # (!\u0|sdram_controller_0|m_state.000010000~regout\ & ((\u0|sdram_controller_0|m_state.000000010~regout\ & 
-- (\u0|sdram_controller_0|active_data\(3))) # (!\u0|sdram_controller_0|m_state.000000010~regout\ & ((\u0|sdram_controller_0|m_data[3]~_Duplicate_1_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|m_state.000010000~regout\,
	datab => \u0|sdram_controller_0|active_data\(3),
	datac => \u0|sdram_controller_0|m_state.000000010~regout\,
	datad => \u0|sdram_controller_0|m_data[3]~_Duplicate_1_regout\,
	combout => \u0|sdram_controller_0|Selector109~0_combout\);

-- Location: LCCOMB_X11_Y10_N6
\u0|sdram_controller_0|Selector109~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector109~1_combout\ = (\u0|sdram_controller_0|m_data[8]~0_combout\ & (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[3]~28_combout\)) # (!\u0|sdram_controller_0|m_data[8]~0_combout\ & 
-- ((\u0|sdram_controller_0|Selector109~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[3]~28_combout\,
	datac => \u0|sdram_controller_0|m_data[8]~0_combout\,
	datad => \u0|sdram_controller_0|Selector109~0_combout\,
	combout => \u0|sdram_controller_0|Selector109~1_combout\);

-- Location: LCFF_X11_Y10_N9
\u0|sdram_controller_0|m_data[4]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0|Selector108~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|m_data[4]~_Duplicate_1_regout\);

-- Location: LCCOMB_X27_Y15_N20
\u0|cpu_nios|E_st_data[20]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_st_data[20]~4_combout\ = (\u0|cpu_nios|D_iw\(4) & ((\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(20)))) # (!\u0|cpu_nios|D_iw\(4) & 
-- (\u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(4),
	datac => \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(20),
	datad => \u0|cpu_nios|D_iw\(4),
	combout => \u0|cpu_nios|E_st_data[20]~4_combout\);

-- Location: LCFF_X27_Y15_N21
\u0|cpu_nios|d_writedata[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|E_st_data[20]~4_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|d_writedata\(20));

-- Location: LCCOMB_X17_Y13_N18
\u0|cmd_xbar_mux_004|src_payload~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_004|src_payload~4_combout\ = (\u0|cpu_nios|d_writedata\(20) & \u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu_nios|d_writedata\(20),
	datac => \u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\,
	combout => \u0|cmd_xbar_mux_004|src_payload~4_combout\);

-- Location: LCFF_X17_Y13_N19
\u0|width_adapter|width_adapter|data_reg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_004|src_payload~4_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|width_adapter|width_adapter|use_reg~regout\,
	ena => \u0|width_adapter|width_adapter|data_reg[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter|width_adapter|data_reg\(4));

-- Location: LCCOMB_X15_Y13_N28
\u0|width_adapter|width_adapter|out_data[4]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter|width_adapter|out_data[4]~26_combout\ = (\u0|width_adapter|width_adapter|use_reg~regout\ & (((\u0|width_adapter|width_adapter|data_reg\(4))))) # (!\u0|width_adapter|width_adapter|use_reg~regout\ & (\u0|cpu_nios|d_writedata\(4) & 
-- (\u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|d_writedata\(4),
	datab => \u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\,
	datac => \u0|width_adapter|width_adapter|use_reg~regout\,
	datad => \u0|width_adapter|width_adapter|data_reg\(4),
	combout => \u0|width_adapter|width_adapter|out_data[4]~26_combout\);

-- Location: LCCOMB_X15_Y13_N30
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[4]~feeder_combout\ = \u0|width_adapter|width_adapter|out_data[4]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|width_adapter|width_adapter|out_data[4]~26_combout\,
	combout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[4]~feeder_combout\);

-- Location: LCFF_X15_Y13_N31
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[4]~feeder_combout\,
	ena => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0\(4));

-- Location: LCCOMB_X11_Y10_N10
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[4]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[4]~29_combout\ = (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address~regout\ & 
-- (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1\(4))) # (!\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address~regout\ & 
-- ((\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1\(4),
	datac => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0\(4),
	datad => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address~regout\,
	combout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[4]~29_combout\);

-- Location: LCFF_X11_Y10_N11
\u0|sdram_controller_0|active_data[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[4]~29_combout\,
	ena => \u0|sdram_controller_0|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|active_data\(4));

-- Location: LCCOMB_X11_Y10_N4
\u0|sdram_controller_0|Selector108~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector108~0_combout\ = (\u0|sdram_controller_0|m_state.000010000~regout\ & (((\u0|sdram_controller_0|active_data\(4))))) # (!\u0|sdram_controller_0|m_state.000010000~regout\ & ((\u0|sdram_controller_0|m_state.000000010~regout\ & 
-- ((\u0|sdram_controller_0|active_data\(4)))) # (!\u0|sdram_controller_0|m_state.000000010~regout\ & (\u0|sdram_controller_0|m_data[4]~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|m_state.000010000~regout\,
	datab => \u0|sdram_controller_0|m_data[4]~_Duplicate_1_regout\,
	datac => \u0|sdram_controller_0|m_state.000000010~regout\,
	datad => \u0|sdram_controller_0|active_data\(4),
	combout => \u0|sdram_controller_0|Selector108~0_combout\);

-- Location: LCCOMB_X11_Y10_N8
\u0|sdram_controller_0|Selector108~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector108~1_combout\ = (\u0|sdram_controller_0|m_data[8]~0_combout\ & ((\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[4]~29_combout\))) # (!\u0|sdram_controller_0|m_data[8]~0_combout\ & 
-- (\u0|sdram_controller_0|Selector108~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_controller_0|Selector108~0_combout\,
	datac => \u0|sdram_controller_0|m_data[8]~0_combout\,
	datad => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[4]~29_combout\,
	combout => \u0|sdram_controller_0|Selector108~1_combout\);

-- Location: LCCOMB_X15_Y13_N0
\u0|width_adapter|width_adapter|out_data[5]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter|width_adapter|out_data[5]~27_combout\ = (\u0|width_adapter|width_adapter|use_reg~regout\ & (\u0|width_adapter|width_adapter|data_reg\(5))) # (!\u0|width_adapter|width_adapter|use_reg~regout\ & 
-- (((\u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\ & \u0|cpu_nios|d_writedata\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter|width_adapter|data_reg\(5),
	datab => \u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\,
	datac => \u0|width_adapter|width_adapter|use_reg~regout\,
	datad => \u0|cpu_nios|d_writedata\(5),
	combout => \u0|width_adapter|width_adapter|out_data[5]~27_combout\);

-- Location: LCFF_X15_Y13_N1
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|width_adapter|width_adapter|out_data[5]~27_combout\,
	ena => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1\(5));

-- Location: LCCOMB_X15_Y13_N26
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[5]~feeder_combout\ = \u0|width_adapter|width_adapter|out_data[5]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|width_adapter|width_adapter|out_data[5]~27_combout\,
	combout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[5]~feeder_combout\);

-- Location: LCFF_X15_Y13_N27
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[5]~feeder_combout\,
	ena => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0\(5));

-- Location: LCCOMB_X15_Y10_N26
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[5]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[5]~30_combout\ = (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address~regout\ & 
-- (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1\(5))) # (!\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address~regout\ & 
-- ((\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address~regout\,
	datac => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1\(5),
	datad => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0\(5),
	combout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[5]~30_combout\);

-- Location: LCFF_X11_Y10_N3
\u0|sdram_controller_0|m_data[5]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0|Selector107~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|m_data[5]~_Duplicate_1_regout\);

-- Location: LCFF_X15_Y10_N27
\u0|sdram_controller_0|active_data[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[5]~30_combout\,
	ena => \u0|sdram_controller_0|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|active_data\(5));

-- Location: LCCOMB_X11_Y10_N30
\u0|sdram_controller_0|Selector107~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector107~0_combout\ = (\u0|sdram_controller_0|m_state.000010000~regout\ & (((\u0|sdram_controller_0|active_data\(5))))) # (!\u0|sdram_controller_0|m_state.000010000~regout\ & ((\u0|sdram_controller_0|m_state.000000010~regout\ & 
-- ((\u0|sdram_controller_0|active_data\(5)))) # (!\u0|sdram_controller_0|m_state.000000010~regout\ & (\u0|sdram_controller_0|m_data[5]~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|m_state.000010000~regout\,
	datab => \u0|sdram_controller_0|m_data[5]~_Duplicate_1_regout\,
	datac => \u0|sdram_controller_0|m_state.000000010~regout\,
	datad => \u0|sdram_controller_0|active_data\(5),
	combout => \u0|sdram_controller_0|Selector107~0_combout\);

-- Location: LCCOMB_X11_Y10_N2
\u0|sdram_controller_0|Selector107~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector107~1_combout\ = (\u0|sdram_controller_0|m_data[8]~0_combout\ & (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[5]~30_combout\)) # (!\u0|sdram_controller_0|m_data[8]~0_combout\ & 
-- ((\u0|sdram_controller_0|Selector107~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[5]~30_combout\,
	datac => \u0|sdram_controller_0|m_data[8]~0_combout\,
	datad => \u0|sdram_controller_0|Selector107~0_combout\,
	combout => \u0|sdram_controller_0|Selector107~1_combout\);

-- Location: LCCOMB_X16_Y13_N8
\u0|width_adapter|width_adapter|out_data[6]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter|width_adapter|out_data[6]~28_combout\ = (\u0|width_adapter|width_adapter|use_reg~regout\ & (\u0|width_adapter|width_adapter|data_reg\(6))) # (!\u0|width_adapter|width_adapter|use_reg~regout\ & 
-- (((\u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\ & \u0|cpu_nios|d_writedata\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter|width_adapter|data_reg\(6),
	datab => \u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\,
	datac => \u0|cpu_nios|d_writedata\(6),
	datad => \u0|width_adapter|width_adapter|use_reg~regout\,
	combout => \u0|width_adapter|width_adapter|out_data[6]~28_combout\);

-- Location: LCFF_X16_Y13_N27
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|width_adapter|width_adapter|out_data[6]~28_combout\,
	sload => VCC,
	ena => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0\(6));

-- Location: LCFF_X16_Y13_N9
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|width_adapter|width_adapter|out_data[6]~28_combout\,
	ena => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1\(6));

-- Location: LCCOMB_X12_Y10_N20
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[6]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[6]~31_combout\ = (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address~regout\ & 
-- ((\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1\(6)))) # (!\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address~regout\ & 
-- (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address~regout\,
	datac => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0\(6),
	datad => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1\(6),
	combout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[6]~31_combout\);

-- Location: LCFF_X12_Y10_N21
\u0|sdram_controller_0|active_data[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[6]~31_combout\,
	ena => \u0|sdram_controller_0|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|active_data\(6));

-- Location: LCFF_X12_Y10_N1
\u0|sdram_controller_0|m_data[6]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0|Selector106~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|m_data[6]~_Duplicate_1_regout\);

-- Location: LCCOMB_X12_Y10_N14
\u0|sdram_controller_0|Selector106~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector106~0_combout\ = (\u0|sdram_controller_0|m_state.000000010~regout\ & (((\u0|sdram_controller_0|active_data\(6))))) # (!\u0|sdram_controller_0|m_state.000000010~regout\ & ((\u0|sdram_controller_0|m_state.000010000~regout\ & 
-- (\u0|sdram_controller_0|active_data\(6))) # (!\u0|sdram_controller_0|m_state.000010000~regout\ & ((\u0|sdram_controller_0|m_data[6]~_Duplicate_1_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|m_state.000000010~regout\,
	datab => \u0|sdram_controller_0|m_state.000010000~regout\,
	datac => \u0|sdram_controller_0|active_data\(6),
	datad => \u0|sdram_controller_0|m_data[6]~_Duplicate_1_regout\,
	combout => \u0|sdram_controller_0|Selector106~0_combout\);

-- Location: LCCOMB_X12_Y10_N0
\u0|sdram_controller_0|Selector106~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector106~1_combout\ = (\u0|sdram_controller_0|m_data[8]~0_combout\ & (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[6]~31_combout\)) # (!\u0|sdram_controller_0|m_data[8]~0_combout\ & 
-- ((\u0|sdram_controller_0|Selector106~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[6]~31_combout\,
	datab => \u0|sdram_controller_0|Selector106~0_combout\,
	datac => \u0|sdram_controller_0|m_data[8]~0_combout\,
	combout => \u0|sdram_controller_0|Selector106~1_combout\);

-- Location: LCCOMB_X17_Y13_N24
\u0|cmd_xbar_mux_004|src_payload~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_004|src_payload~7_combout\ = (\u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\ & \u0|cpu_nios|d_writedata\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\,
	datad => \u0|cpu_nios|d_writedata\(23),
	combout => \u0|cmd_xbar_mux_004|src_payload~7_combout\);

-- Location: LCFF_X17_Y13_N25
\u0|width_adapter|width_adapter|data_reg[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_004|src_payload~7_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|width_adapter|width_adapter|use_reg~regout\,
	ena => \u0|width_adapter|width_adapter|data_reg[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter|width_adapter|data_reg\(7));

-- Location: LCCOMB_X16_Y13_N12
\u0|width_adapter|width_adapter|out_data[7]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter|width_adapter|out_data[7]~29_combout\ = (\u0|width_adapter|width_adapter|use_reg~regout\ & (((\u0|width_adapter|width_adapter|data_reg\(7))))) # (!\u0|width_adapter|width_adapter|use_reg~regout\ & (\u0|cpu_nios|d_writedata\(7) & 
-- (\u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|d_writedata\(7),
	datab => \u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\,
	datac => \u0|width_adapter|width_adapter|use_reg~regout\,
	datad => \u0|width_adapter|width_adapter|data_reg\(7),
	combout => \u0|width_adapter|width_adapter|out_data[7]~29_combout\);

-- Location: LCCOMB_X16_Y13_N6
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[7]~feeder_combout\ = \u0|width_adapter|width_adapter|out_data[7]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|width_adapter|width_adapter|out_data[7]~29_combout\,
	combout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[7]~feeder_combout\);

-- Location: LCFF_X16_Y13_N7
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[7]~feeder_combout\,
	ena => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0\(7));

-- Location: LCFF_X16_Y13_N13
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|width_adapter|width_adapter|out_data[7]~29_combout\,
	ena => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1\(7));

-- Location: LCCOMB_X12_Y10_N16
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[7]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[7]~32_combout\ = (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address~regout\ & 
-- ((\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1\(7)))) # (!\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address~regout\ & 
-- (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address~regout\,
	datac => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0\(7),
	datad => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1\(7),
	combout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[7]~32_combout\);

-- Location: LCFF_X12_Y10_N17
\u0|sdram_controller_0|active_data[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[7]~32_combout\,
	ena => \u0|sdram_controller_0|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|active_data\(7));

-- Location: LCFF_X12_Y10_N27
\u0|sdram_controller_0|m_data[7]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0|Selector105~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|m_data[7]~_Duplicate_1_regout\);

-- Location: LCCOMB_X12_Y10_N10
\u0|sdram_controller_0|Selector105~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector105~0_combout\ = (\u0|sdram_controller_0|m_state.000000010~regout\ & (((\u0|sdram_controller_0|active_data\(7))))) # (!\u0|sdram_controller_0|m_state.000000010~regout\ & ((\u0|sdram_controller_0|m_state.000010000~regout\ & 
-- (\u0|sdram_controller_0|active_data\(7))) # (!\u0|sdram_controller_0|m_state.000010000~regout\ & ((\u0|sdram_controller_0|m_data[7]~_Duplicate_1_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|m_state.000000010~regout\,
	datab => \u0|sdram_controller_0|m_state.000010000~regout\,
	datac => \u0|sdram_controller_0|active_data\(7),
	datad => \u0|sdram_controller_0|m_data[7]~_Duplicate_1_regout\,
	combout => \u0|sdram_controller_0|Selector105~0_combout\);

-- Location: LCCOMB_X12_Y10_N26
\u0|sdram_controller_0|Selector105~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector105~1_combout\ = (\u0|sdram_controller_0|m_data[8]~0_combout\ & (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[7]~32_combout\)) # (!\u0|sdram_controller_0|m_data[8]~0_combout\ & 
-- ((\u0|sdram_controller_0|Selector105~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[7]~32_combout\,
	datac => \u0|sdram_controller_0|m_data[8]~0_combout\,
	datad => \u0|sdram_controller_0|Selector105~0_combout\,
	combout => \u0|sdram_controller_0|Selector105~1_combout\);

-- Location: LCCOMB_X17_Y13_N10
\u0|cmd_xbar_mux_004|src_payload~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_004|src_payload~8_combout\ = (\u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\ & \u0|cpu_nios|d_writedata\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\,
	datad => \u0|cpu_nios|d_writedata\(24),
	combout => \u0|cmd_xbar_mux_004|src_payload~8_combout\);

-- Location: LCFF_X17_Y13_N11
\u0|width_adapter|width_adapter|data_reg[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_004|src_payload~8_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|width_adapter|width_adapter|use_reg~regout\,
	ena => \u0|width_adapter|width_adapter|data_reg[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter|width_adapter|data_reg\(8));

-- Location: LCCOMB_X16_Y13_N0
\u0|width_adapter|width_adapter|out_data[8]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter|width_adapter|out_data[8]~30_combout\ = (\u0|width_adapter|width_adapter|use_reg~regout\ & (((\u0|width_adapter|width_adapter|data_reg\(8))))) # (!\u0|width_adapter|width_adapter|use_reg~regout\ & (\u0|cpu_nios|d_writedata\(8) & 
-- (\u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|d_writedata\(8),
	datab => \u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\,
	datac => \u0|width_adapter|width_adapter|data_reg\(8),
	datad => \u0|width_adapter|width_adapter|use_reg~regout\,
	combout => \u0|width_adapter|width_adapter|out_data[8]~30_combout\);

-- Location: LCFF_X16_Y13_N1
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|width_adapter|width_adapter|out_data[8]~30_combout\,
	ena => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1\(8));

-- Location: LCCOMB_X12_Y10_N28
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[8]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[8]~33_combout\ = (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address~regout\ & 
-- ((\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1\(8)))) # (!\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address~regout\ & 
-- (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0\(8),
	datab => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address~regout\,
	datad => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1\(8),
	combout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[8]~33_combout\);

-- Location: LCFF_X12_Y10_N5
\u0|sdram_controller_0|m_data[8]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0|Selector104~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|m_data[8]~_Duplicate_1_regout\);

-- Location: LCFF_X12_Y10_N29
\u0|sdram_controller_0|active_data[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[8]~33_combout\,
	ena => \u0|sdram_controller_0|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|active_data\(8));

-- Location: LCCOMB_X12_Y10_N22
\u0|sdram_controller_0|Selector104~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector104~0_combout\ = (\u0|sdram_controller_0|m_state.000000010~regout\ & (((\u0|sdram_controller_0|active_data\(8))))) # (!\u0|sdram_controller_0|m_state.000000010~regout\ & ((\u0|sdram_controller_0|m_state.000010000~regout\ & 
-- ((\u0|sdram_controller_0|active_data\(8)))) # (!\u0|sdram_controller_0|m_state.000010000~regout\ & (\u0|sdram_controller_0|m_data[8]~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|m_state.000000010~regout\,
	datab => \u0|sdram_controller_0|m_state.000010000~regout\,
	datac => \u0|sdram_controller_0|m_data[8]~_Duplicate_1_regout\,
	datad => \u0|sdram_controller_0|active_data\(8),
	combout => \u0|sdram_controller_0|Selector104~0_combout\);

-- Location: LCCOMB_X12_Y10_N4
\u0|sdram_controller_0|Selector104~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector104~1_combout\ = (\u0|sdram_controller_0|m_data[8]~0_combout\ & (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[8]~33_combout\)) # (!\u0|sdram_controller_0|m_data[8]~0_combout\ & 
-- ((\u0|sdram_controller_0|Selector104~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[8]~33_combout\,
	datab => \u0|sdram_controller_0|Selector104~0_combout\,
	datac => \u0|sdram_controller_0|m_data[8]~0_combout\,
	combout => \u0|sdram_controller_0|Selector104~1_combout\);

-- Location: LCFF_X28_Y13_N25
\u0|cpu_nios|d_writedata[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|d_writedata[25]~1_combout\,
	sdata => \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(25),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|cpu_nios|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|d_writedata\(25));

-- Location: LCCOMB_X17_Y13_N12
\u0|cmd_xbar_mux_004|src_payload~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_004|src_payload~9_combout\ = (\u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\ & \u0|cpu_nios|d_writedata\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\,
	datad => \u0|cpu_nios|d_writedata\(25),
	combout => \u0|cmd_xbar_mux_004|src_payload~9_combout\);

-- Location: LCFF_X17_Y13_N13
\u0|width_adapter|width_adapter|data_reg[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_004|src_payload~9_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|width_adapter|width_adapter|use_reg~regout\,
	ena => \u0|width_adapter|width_adapter|data_reg[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter|width_adapter|data_reg\(9));

-- Location: LCCOMB_X16_Y13_N20
\u0|width_adapter|width_adapter|out_data[9]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter|width_adapter|out_data[9]~31_combout\ = (\u0|width_adapter|width_adapter|use_reg~regout\ & (((\u0|width_adapter|width_adapter|data_reg\(9))))) # (!\u0|width_adapter|width_adapter|use_reg~regout\ & 
-- (\u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\ & ((\u0|cpu_nios|d_writedata\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\,
	datab => \u0|width_adapter|width_adapter|use_reg~regout\,
	datac => \u0|width_adapter|width_adapter|data_reg\(9),
	datad => \u0|cpu_nios|d_writedata\(9),
	combout => \u0|width_adapter|width_adapter|out_data[9]~31_combout\);

-- Location: LCFF_X16_Y13_N21
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|width_adapter|width_adapter|out_data[9]~31_combout\,
	ena => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1\(9));

-- Location: LCCOMB_X12_Y10_N8
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[9]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[9]~34_combout\ = (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address~regout\ & 
-- ((\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1\(9)))) # (!\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address~regout\ & 
-- (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0\(9),
	datab => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address~regout\,
	datad => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1\(9),
	combout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[9]~34_combout\);

-- Location: LCFF_X12_Y10_N9
\u0|sdram_controller_0|active_data[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[9]~34_combout\,
	ena => \u0|sdram_controller_0|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|active_data\(9));

-- Location: LCFF_X12_Y10_N7
\u0|sdram_controller_0|m_data[9]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0|Selector103~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|m_data[9]~_Duplicate_1_regout\);

-- Location: LCCOMB_X12_Y10_N18
\u0|sdram_controller_0|Selector103~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector103~0_combout\ = (\u0|sdram_controller_0|m_state.000000010~regout\ & (((\u0|sdram_controller_0|active_data\(9))))) # (!\u0|sdram_controller_0|m_state.000000010~regout\ & ((\u0|sdram_controller_0|m_state.000010000~regout\ & 
-- (\u0|sdram_controller_0|active_data\(9))) # (!\u0|sdram_controller_0|m_state.000010000~regout\ & ((\u0|sdram_controller_0|m_data[9]~_Duplicate_1_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|m_state.000000010~regout\,
	datab => \u0|sdram_controller_0|m_state.000010000~regout\,
	datac => \u0|sdram_controller_0|active_data\(9),
	datad => \u0|sdram_controller_0|m_data[9]~_Duplicate_1_regout\,
	combout => \u0|sdram_controller_0|Selector103~0_combout\);

-- Location: LCCOMB_X12_Y10_N6
\u0|sdram_controller_0|Selector103~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector103~1_combout\ = (\u0|sdram_controller_0|m_data[8]~0_combout\ & (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[9]~34_combout\)) # (!\u0|sdram_controller_0|m_data[8]~0_combout\ & 
-- ((\u0|sdram_controller_0|Selector103~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[9]~34_combout\,
	datac => \u0|sdram_controller_0|m_data[8]~0_combout\,
	datad => \u0|sdram_controller_0|Selector103~0_combout\,
	combout => \u0|sdram_controller_0|Selector103~1_combout\);

-- Location: LCCOMB_X16_Y13_N24
\u0|width_adapter|width_adapter|out_data[10]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter|width_adapter|out_data[10]~32_combout\ = (\u0|width_adapter|width_adapter|use_reg~regout\ & (\u0|width_adapter|width_adapter|data_reg\(10))) # (!\u0|width_adapter|width_adapter|use_reg~regout\ & 
-- (((\u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\ & \u0|cpu_nios|d_writedata\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter|width_adapter|data_reg\(10),
	datab => \u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\,
	datac => \u0|cpu_nios|d_writedata\(10),
	datad => \u0|width_adapter|width_adapter|use_reg~regout\,
	combout => \u0|width_adapter|width_adapter|out_data[10]~32_combout\);

-- Location: LCFF_X16_Y13_N25
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|width_adapter|width_adapter|out_data[10]~32_combout\,
	ena => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1\(10));

-- Location: LCCOMB_X12_Y10_N12
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[10]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[10]~35_combout\ = (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address~regout\ & 
-- ((\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1\(10)))) # (!\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address~regout\ & 
-- (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0\(10),
	datab => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address~regout\,
	datad => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1\(10),
	combout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[10]~35_combout\);

-- Location: LCFF_X12_Y10_N25
\u0|sdram_controller_0|m_data[10]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0|Selector102~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|m_data[10]~_Duplicate_1_regout\);

-- Location: LCFF_X12_Y10_N13
\u0|sdram_controller_0|active_data[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[10]~35_combout\,
	ena => \u0|sdram_controller_0|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|active_data\(10));

-- Location: LCCOMB_X12_Y10_N30
\u0|sdram_controller_0|Selector102~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector102~0_combout\ = (\u0|sdram_controller_0|m_state.000000010~regout\ & (((\u0|sdram_controller_0|active_data\(10))))) # (!\u0|sdram_controller_0|m_state.000000010~regout\ & ((\u0|sdram_controller_0|m_state.000010000~regout\ & 
-- ((\u0|sdram_controller_0|active_data\(10)))) # (!\u0|sdram_controller_0|m_state.000010000~regout\ & (\u0|sdram_controller_0|m_data[10]~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|m_state.000000010~regout\,
	datab => \u0|sdram_controller_0|m_state.000010000~regout\,
	datac => \u0|sdram_controller_0|m_data[10]~_Duplicate_1_regout\,
	datad => \u0|sdram_controller_0|active_data\(10),
	combout => \u0|sdram_controller_0|Selector102~0_combout\);

-- Location: LCCOMB_X12_Y10_N24
\u0|sdram_controller_0|Selector102~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector102~1_combout\ = (\u0|sdram_controller_0|m_data[8]~0_combout\ & (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[10]~35_combout\)) # (!\u0|sdram_controller_0|m_data[8]~0_combout\ & 
-- ((\u0|sdram_controller_0|Selector102~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[10]~35_combout\,
	datac => \u0|sdram_controller_0|m_data[8]~0_combout\,
	datad => \u0|sdram_controller_0|Selector102~0_combout\,
	combout => \u0|sdram_controller_0|Selector102~1_combout\);

-- Location: LCCOMB_X17_Y13_N8
\u0|cmd_xbar_mux_004|src_payload~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_004|src_payload~11_combout\ = (\u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\ & \u0|cpu_nios|d_writedata\(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\,
	datad => \u0|cpu_nios|d_writedata\(27),
	combout => \u0|cmd_xbar_mux_004|src_payload~11_combout\);

-- Location: LCFF_X17_Y13_N9
\u0|width_adapter|width_adapter|data_reg[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_004|src_payload~11_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|width_adapter|width_adapter|use_reg~regout\,
	ena => \u0|width_adapter|width_adapter|data_reg[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter|width_adapter|data_reg\(11));

-- Location: LCCOMB_X16_Y13_N30
\u0|width_adapter|width_adapter|out_data[11]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter|width_adapter|out_data[11]~33_combout\ = (\u0|width_adapter|width_adapter|use_reg~regout\ & (((\u0|width_adapter|width_adapter|data_reg\(11))))) # (!\u0|width_adapter|width_adapter|use_reg~regout\ & (\u0|cpu_nios|d_writedata\(11) & 
-- (\u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|d_writedata\(11),
	datab => \u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\,
	datac => \u0|width_adapter|width_adapter|data_reg\(11),
	datad => \u0|width_adapter|width_adapter|use_reg~regout\,
	combout => \u0|width_adapter|width_adapter|out_data[11]~33_combout\);

-- Location: LCFF_X16_Y13_N31
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|width_adapter|width_adapter|out_data[11]~33_combout\,
	ena => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0\(11));

-- Location: LCCOMB_X16_Y13_N28
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1[11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1[11]~feeder_combout\ = \u0|width_adapter|width_adapter|out_data[11]~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|width_adapter|width_adapter|out_data[11]~33_combout\,
	combout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1[11]~feeder_combout\);

-- Location: LCFF_X16_Y13_N29
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1[11]~feeder_combout\,
	ena => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1\(11));

-- Location: LCCOMB_X15_Y10_N20
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[11]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[11]~36_combout\ = (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address~regout\ & 
-- ((\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1\(11)))) # (!\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address~regout\ & 
-- (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address~regout\,
	datac => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0\(11),
	datad => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1\(11),
	combout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[11]~36_combout\);

-- Location: LCFF_X15_Y10_N21
\u0|sdram_controller_0|active_data[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[11]~36_combout\,
	ena => \u0|sdram_controller_0|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|active_data\(11));

-- Location: LCFF_X15_Y10_N17
\u0|sdram_controller_0|m_data[11]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0|Selector101~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|m_data[11]~_Duplicate_1_regout\);

-- Location: LCCOMB_X15_Y10_N6
\u0|sdram_controller_0|Selector101~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector101~0_combout\ = (\u0|sdram_controller_0|m_state.000010000~regout\ & (\u0|sdram_controller_0|active_data\(11))) # (!\u0|sdram_controller_0|m_state.000010000~regout\ & ((\u0|sdram_controller_0|m_state.000000010~regout\ & 
-- (\u0|sdram_controller_0|active_data\(11))) # (!\u0|sdram_controller_0|m_state.000000010~regout\ & ((\u0|sdram_controller_0|m_data[11]~_Duplicate_1_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|m_state.000010000~regout\,
	datab => \u0|sdram_controller_0|active_data\(11),
	datac => \u0|sdram_controller_0|m_data[11]~_Duplicate_1_regout\,
	datad => \u0|sdram_controller_0|m_state.000000010~regout\,
	combout => \u0|sdram_controller_0|Selector101~0_combout\);

-- Location: LCCOMB_X15_Y10_N16
\u0|sdram_controller_0|Selector101~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector101~1_combout\ = (\u0|sdram_controller_0|m_data[8]~0_combout\ & (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[11]~36_combout\)) # (!\u0|sdram_controller_0|m_data[8]~0_combout\ & 
-- ((\u0|sdram_controller_0|Selector101~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|m_data[8]~0_combout\,
	datac => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[11]~36_combout\,
	datad => \u0|sdram_controller_0|Selector101~0_combout\,
	combout => \u0|sdram_controller_0|Selector101~1_combout\);

-- Location: LCFF_X27_Y15_N25
\u0|cpu_nios|d_writedata[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|d_writedata[28]~4_combout\,
	sdata => \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|q_b\(28),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|cpu_nios|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|d_writedata\(28));

-- Location: LCCOMB_X17_Y13_N26
\u0|cmd_xbar_mux_004|src_payload~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_004|src_payload~12_combout\ = (\u0|cpu_nios|d_writedata\(28) & \u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu_nios|d_writedata\(28),
	datac => \u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\,
	combout => \u0|cmd_xbar_mux_004|src_payload~12_combout\);

-- Location: LCFF_X17_Y13_N27
\u0|width_adapter|width_adapter|data_reg[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_004|src_payload~12_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|width_adapter|width_adapter|use_reg~regout\,
	ena => \u0|width_adapter|width_adapter|data_reg[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter|width_adapter|data_reg\(12));

-- Location: LCCOMB_X16_Y13_N18
\u0|width_adapter|width_adapter|out_data[12]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter|width_adapter|out_data[12]~34_combout\ = (\u0|width_adapter|width_adapter|use_reg~regout\ & (((\u0|width_adapter|width_adapter|data_reg\(12))))) # (!\u0|width_adapter|width_adapter|use_reg~regout\ & (\u0|cpu_nios|d_writedata\(12) & 
-- (\u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|d_writedata\(12),
	datab => \u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\,
	datac => \u0|width_adapter|width_adapter|data_reg\(12),
	datad => \u0|width_adapter|width_adapter|use_reg~regout\,
	combout => \u0|width_adapter|width_adapter|out_data[12]~34_combout\);

-- Location: LCFF_X16_Y13_N19
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|width_adapter|width_adapter|out_data[12]~34_combout\,
	ena => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0\(12));

-- Location: LCCOMB_X16_Y13_N16
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1[12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1[12]~feeder_combout\ = \u0|width_adapter|width_adapter|out_data[12]~34_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|width_adapter|width_adapter|out_data[12]~34_combout\,
	combout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1[12]~feeder_combout\);

-- Location: LCFF_X16_Y13_N17
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1[12]~feeder_combout\,
	ena => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1\(12));

-- Location: LCCOMB_X15_Y10_N0
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[12]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[12]~37_combout\ = (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address~regout\ & 
-- ((\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1\(12)))) # (!\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address~regout\ & 
-- (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0\(12),
	datac => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1\(12),
	datad => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address~regout\,
	combout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[12]~37_combout\);

-- Location: LCFF_X15_Y10_N1
\u0|sdram_controller_0|active_data[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[12]~37_combout\,
	ena => \u0|sdram_controller_0|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|active_data\(12));

-- Location: LCFF_X15_Y10_N19
\u0|sdram_controller_0|m_data[12]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0|Selector100~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|m_data[12]~_Duplicate_1_regout\);

-- Location: LCCOMB_X15_Y10_N2
\u0|sdram_controller_0|Selector100~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector100~0_combout\ = (\u0|sdram_controller_0|m_state.000010000~regout\ & (((\u0|sdram_controller_0|active_data\(12))))) # (!\u0|sdram_controller_0|m_state.000010000~regout\ & ((\u0|sdram_controller_0|m_state.000000010~regout\ & 
-- (\u0|sdram_controller_0|active_data\(12))) # (!\u0|sdram_controller_0|m_state.000000010~regout\ & ((\u0|sdram_controller_0|m_data[12]~_Duplicate_1_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|m_state.000010000~regout\,
	datab => \u0|sdram_controller_0|m_state.000000010~regout\,
	datac => \u0|sdram_controller_0|active_data\(12),
	datad => \u0|sdram_controller_0|m_data[12]~_Duplicate_1_regout\,
	combout => \u0|sdram_controller_0|Selector100~0_combout\);

-- Location: LCCOMB_X15_Y10_N18
\u0|sdram_controller_0|Selector100~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector100~1_combout\ = (\u0|sdram_controller_0|m_data[8]~0_combout\ & ((\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[12]~37_combout\))) # (!\u0|sdram_controller_0|m_data[8]~0_combout\ & 
-- (\u0|sdram_controller_0|Selector100~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|m_data[8]~0_combout\,
	datab => \u0|sdram_controller_0|Selector100~0_combout\,
	datad => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[12]~37_combout\,
	combout => \u0|sdram_controller_0|Selector100~1_combout\);

-- Location: LCCOMB_X16_Y13_N4
\u0|width_adapter|width_adapter|out_data[13]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter|width_adapter|out_data[13]~35_combout\ = (\u0|width_adapter|width_adapter|use_reg~regout\ & (\u0|width_adapter|width_adapter|data_reg\(13))) # (!\u0|width_adapter|width_adapter|use_reg~regout\ & 
-- (((\u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\ & \u0|cpu_nios|d_writedata\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter|width_adapter|data_reg\(13),
	datab => \u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\,
	datac => \u0|width_adapter|width_adapter|use_reg~regout\,
	datad => \u0|cpu_nios|d_writedata\(13),
	combout => \u0|width_adapter|width_adapter|out_data[13]~35_combout\);

-- Location: LCFF_X16_Y13_N15
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|width_adapter|width_adapter|out_data[13]~35_combout\,
	sload => VCC,
	ena => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0\(13));

-- Location: LCFF_X16_Y13_N5
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|width_adapter|width_adapter|out_data[13]~35_combout\,
	ena => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1\(13));

-- Location: LCCOMB_X15_Y10_N28
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[13]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[13]~38_combout\ = (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address~regout\ & 
-- ((\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1\(13)))) # (!\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address~regout\ & 
-- (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address~regout\,
	datac => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0\(13),
	datad => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1\(13),
	combout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[13]~38_combout\);

-- Location: LCFF_X15_Y10_N5
\u0|sdram_controller_0|m_data[13]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0|Selector99~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|m_data[13]~_Duplicate_1_regout\);

-- Location: LCFF_X15_Y10_N29
\u0|sdram_controller_0|active_data[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[13]~38_combout\,
	ena => \u0|sdram_controller_0|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|active_data\(13));

-- Location: LCCOMB_X15_Y10_N22
\u0|sdram_controller_0|Selector99~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector99~0_combout\ = (\u0|sdram_controller_0|m_state.000010000~regout\ & (((\u0|sdram_controller_0|active_data\(13))))) # (!\u0|sdram_controller_0|m_state.000010000~regout\ & ((\u0|sdram_controller_0|m_state.000000010~regout\ & 
-- ((\u0|sdram_controller_0|active_data\(13)))) # (!\u0|sdram_controller_0|m_state.000000010~regout\ & (\u0|sdram_controller_0|m_data[13]~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|m_state.000010000~regout\,
	datab => \u0|sdram_controller_0|m_data[13]~_Duplicate_1_regout\,
	datac => \u0|sdram_controller_0|m_state.000000010~regout\,
	datad => \u0|sdram_controller_0|active_data\(13),
	combout => \u0|sdram_controller_0|Selector99~0_combout\);

-- Location: LCCOMB_X15_Y10_N4
\u0|sdram_controller_0|Selector99~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector99~1_combout\ = (\u0|sdram_controller_0|m_data[8]~0_combout\ & (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[13]~38_combout\)) # (!\u0|sdram_controller_0|m_data[8]~0_combout\ & 
-- ((\u0|sdram_controller_0|Selector99~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|m_data[8]~0_combout\,
	datac => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[13]~38_combout\,
	datad => \u0|sdram_controller_0|Selector99~0_combout\,
	combout => \u0|sdram_controller_0|Selector99~1_combout\);

-- Location: LCCOMB_X15_Y12_N0
\u0|width_adapter|width_adapter|out_data[14]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter|width_adapter|out_data[14]~36_combout\ = (\u0|width_adapter|width_adapter|use_reg~regout\ & (\u0|width_adapter|width_adapter|data_reg\(14))) # (!\u0|width_adapter|width_adapter|use_reg~regout\ & 
-- (((\u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\ & \u0|cpu_nios|d_writedata\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter|width_adapter|data_reg\(14),
	datab => \u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\,
	datac => \u0|cpu_nios|d_writedata\(14),
	datad => \u0|width_adapter|width_adapter|use_reg~regout\,
	combout => \u0|width_adapter|width_adapter|out_data[14]~36_combout\);

-- Location: LCFF_X15_Y12_N1
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|width_adapter|width_adapter|out_data[14]~36_combout\,
	ena => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1\(14));

-- Location: LCCOMB_X15_Y12_N10
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[14]~feeder_combout\ = \u0|width_adapter|width_adapter|out_data[14]~36_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|width_adapter|width_adapter|out_data[14]~36_combout\,
	combout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[14]~feeder_combout\);

-- Location: LCFF_X15_Y12_N11
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[14]~feeder_combout\,
	ena => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0\(14));

-- Location: LCCOMB_X15_Y10_N24
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[14]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[14]~39_combout\ = (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address~regout\ & 
-- (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1\(14))) # (!\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address~regout\ & 
-- ((\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address~regout\,
	datac => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1\(14),
	datad => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0\(14),
	combout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[14]~39_combout\);

-- Location: LCFF_X15_Y10_N31
\u0|sdram_controller_0|m_data[14]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0|Selector98~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|m_data[14]~_Duplicate_1_regout\);

-- Location: LCFF_X15_Y10_N25
\u0|sdram_controller_0|active_data[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[14]~39_combout\,
	ena => \u0|sdram_controller_0|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|active_data\(14));

-- Location: LCCOMB_X15_Y10_N10
\u0|sdram_controller_0|Selector98~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector98~0_combout\ = (\u0|sdram_controller_0|m_state.000010000~regout\ & (((\u0|sdram_controller_0|active_data\(14))))) # (!\u0|sdram_controller_0|m_state.000010000~regout\ & ((\u0|sdram_controller_0|m_state.000000010~regout\ & 
-- ((\u0|sdram_controller_0|active_data\(14)))) # (!\u0|sdram_controller_0|m_state.000000010~regout\ & (\u0|sdram_controller_0|m_data[14]~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|m_state.000010000~regout\,
	datab => \u0|sdram_controller_0|m_data[14]~_Duplicate_1_regout\,
	datac => \u0|sdram_controller_0|m_state.000000010~regout\,
	datad => \u0|sdram_controller_0|active_data\(14),
	combout => \u0|sdram_controller_0|Selector98~0_combout\);

-- Location: LCCOMB_X15_Y10_N30
\u0|sdram_controller_0|Selector98~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector98~1_combout\ = (\u0|sdram_controller_0|m_data[8]~0_combout\ & (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[14]~39_combout\)) # (!\u0|sdram_controller_0|m_data[8]~0_combout\ & 
-- ((\u0|sdram_controller_0|Selector98~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|m_data[8]~0_combout\,
	datac => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[14]~39_combout\,
	datad => \u0|sdram_controller_0|Selector98~0_combout\,
	combout => \u0|sdram_controller_0|Selector98~1_combout\);

-- Location: LCFF_X15_Y10_N9
\u0|sdram_controller_0|m_data[15]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0|Selector97~1_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|m_data[15]~_Duplicate_1_regout\);

-- Location: LCCOMB_X15_Y12_N6
\u0|width_adapter|width_adapter|out_data[15]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter|width_adapter|out_data[15]~37_combout\ = (\u0|width_adapter|width_adapter|use_reg~regout\ & (\u0|width_adapter|width_adapter|data_reg\(15))) # (!\u0|width_adapter|width_adapter|use_reg~regout\ & (((\u0|cpu_nios|d_writedata\(15) & 
-- \u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter|width_adapter|data_reg\(15),
	datab => \u0|width_adapter|width_adapter|use_reg~regout\,
	datac => \u0|cpu_nios|d_writedata\(15),
	datad => \u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\,
	combout => \u0|width_adapter|width_adapter|out_data[15]~37_combout\);

-- Location: LCFF_X15_Y12_N7
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|width_adapter|width_adapter|out_data[15]~37_combout\,
	ena => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0\(15));

-- Location: LCCOMB_X15_Y12_N20
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1[15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1[15]~feeder_combout\ = \u0|width_adapter|width_adapter|out_data[15]~37_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|width_adapter|width_adapter|out_data[15]~37_combout\,
	combout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1[15]~feeder_combout\);

-- Location: LCFF_X15_Y12_N21
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1[15]~feeder_combout\,
	ena => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1\(15));

-- Location: LCCOMB_X15_Y10_N12
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[15]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[15]~40_combout\ = (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address~regout\ & 
-- ((\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1\(15)))) # (!\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address~regout\ & 
-- (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address~regout\,
	datac => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0\(15),
	datad => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1\(15),
	combout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[15]~40_combout\);

-- Location: LCFF_X15_Y10_N13
\u0|sdram_controller_0|active_data[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[15]~40_combout\,
	ena => \u0|sdram_controller_0|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|active_data\(15));

-- Location: LCCOMB_X15_Y10_N14
\u0|sdram_controller_0|Selector97~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector97~0_combout\ = (\u0|sdram_controller_0|m_state.000010000~regout\ & (((\u0|sdram_controller_0|active_data\(15))))) # (!\u0|sdram_controller_0|m_state.000010000~regout\ & ((\u0|sdram_controller_0|m_state.000000010~regout\ & 
-- ((\u0|sdram_controller_0|active_data\(15)))) # (!\u0|sdram_controller_0|m_state.000000010~regout\ & (\u0|sdram_controller_0|m_data[15]~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|m_state.000010000~regout\,
	datab => \u0|sdram_controller_0|m_data[15]~_Duplicate_1_regout\,
	datac => \u0|sdram_controller_0|m_state.000000010~regout\,
	datad => \u0|sdram_controller_0|active_data\(15),
	combout => \u0|sdram_controller_0|Selector97~0_combout\);

-- Location: LCCOMB_X15_Y10_N8
\u0|sdram_controller_0|Selector97~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector97~1_combout\ = (\u0|sdram_controller_0|m_data[8]~0_combout\ & ((\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[15]~40_combout\))) # (!\u0|sdram_controller_0|m_data[8]~0_combout\ & 
-- (\u0|sdram_controller_0|Selector97~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|m_data[8]~0_combout\,
	datac => \u0|sdram_controller_0|Selector97~0_combout\,
	datad => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[15]~40_combout\,
	combout => \u0|sdram_controller_0|Selector97~1_combout\);

-- Location: LCCOMB_X27_Y15_N18
\u0|leds|data_out[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|leds|data_out[0]~feeder_combout\ = \u0|cpu_nios|d_writedata\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|cpu_nios|d_writedata\(0),
	combout => \u0|leds|data_out[0]~feeder_combout\);

-- Location: LCFF_X27_Y15_N19
\u0|leds|data_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|leds|data_out[0]~feeder_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|leds|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|leds|data_out\(0));

-- Location: LCCOMB_X21_Y18_N24
\u0|leds|data_out[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|leds|data_out[1]~feeder_combout\ = \u0|cpu_nios|d_writedata\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|cpu_nios|d_writedata\(1),
	combout => \u0|leds|data_out[1]~feeder_combout\);

-- Location: LCFF_X21_Y18_N25
\u0|leds|data_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|leds|data_out[1]~feeder_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|leds|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|leds|data_out\(1));

-- Location: LCCOMB_X25_Y17_N8
\u0|leds|data_out[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|leds|data_out[2]~feeder_combout\ = \u0|cpu_nios|d_writedata\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|cpu_nios|d_writedata\(2),
	combout => \u0|leds|data_out[2]~feeder_combout\);

-- Location: LCFF_X25_Y17_N9
\u0|leds|data_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|leds|data_out[2]~feeder_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|leds|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|leds|data_out\(2));

-- Location: LCCOMB_X25_Y17_N26
\u0|leds|data_out[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|leds|data_out[3]~feeder_combout\ = \u0|cpu_nios|d_writedata\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|cpu_nios|d_writedata\(3),
	combout => \u0|leds|data_out[3]~feeder_combout\);

-- Location: LCFF_X25_Y17_N27
\u0|leds|data_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|leds|data_out[3]~feeder_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|leds|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|leds|data_out\(3));

-- Location: LCCOMB_X18_Y15_N8
\u0|leds|data_out[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|leds|data_out[4]~feeder_combout\ = \u0|cpu_nios|d_writedata\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|cpu_nios|d_writedata\(4),
	combout => \u0|leds|data_out[4]~feeder_combout\);

-- Location: LCFF_X18_Y15_N9
\u0|leds|data_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|leds|data_out[4]~feeder_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|leds|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|leds|data_out\(4));

-- Location: LCFF_X25_Y17_N5
\u0|leds|data_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|cpu_nios|d_writedata\(7),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|leds|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|leds|data_out\(7));

-- Location: LCCOMB_X18_Y15_N26
\u0|leds|data_out[10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|leds|data_out[10]~feeder_combout\ = \u0|cpu_nios|d_writedata\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|cpu_nios|d_writedata\(10),
	combout => \u0|leds|data_out[10]~feeder_combout\);

-- Location: LCFF_X18_Y15_N27
\u0|leds|data_out[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|leds|data_out[10]~feeder_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|leds|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|leds|data_out\(10));

-- Location: LCCOMB_X27_Y15_N28
\u0|leds|data_out[12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|leds|data_out[12]~feeder_combout\ = \u0|cpu_nios|d_writedata\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|cpu_nios|d_writedata\(12),
	combout => \u0|leds|data_out[12]~feeder_combout\);

-- Location: LCFF_X27_Y15_N29
\u0|leds|data_out[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|leds|data_out[12]~feeder_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|leds|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|leds|data_out\(12));

-- Location: LCCOMB_X15_Y11_N2
\u0|sdram_controller_0|m_addr[6]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|m_addr[6]~0_combout\ = (\u0|sdram_controller_0|WideOr9~0_combout\ & (((\u0|sdram_controller_0|m_state.000000010~regout\)))) # (!\u0|sdram_controller_0|WideOr9~0_combout\ & (!\u0|sdram_controller_0|pending~combout\ & 
-- ((\u0|sdram_controller_0|f_pop~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|pending~combout\,
	datab => \u0|sdram_controller_0|m_state.000000010~regout\,
	datac => \u0|sdram_controller_0|f_pop~regout\,
	datad => \u0|sdram_controller_0|WideOr9~0_combout\,
	combout => \u0|sdram_controller_0|m_addr[6]~0_combout\);

-- Location: LCCOMB_X17_Y11_N20
\u0|width_adapter|width_adapter|out_data[19]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter|width_adapter|out_data[19]~14_combout\ = (\u0|width_adapter|width_adapter|use_reg~regout\ & \u0|width_adapter|width_adapter|address_reg\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|width_adapter|width_adapter|use_reg~regout\,
	datac => \u0|width_adapter|width_adapter|address_reg\(1),
	combout => \u0|width_adapter|width_adapter|out_data[19]~14_combout\);

-- Location: LCFF_X17_Y11_N21
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|width_adapter|width_adapter|out_data[19]~14_combout\,
	ena => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0\(18));

-- Location: LCFF_X17_Y11_N27
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|width_adapter|width_adapter|out_data[19]~14_combout\,
	sload => VCC,
	ena => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1\(18));

-- Location: LCCOMB_X12_Y11_N30
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[18]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[18]~15_combout\ = (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address~regout\ & 
-- ((\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1\(18)))) # (!\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address~regout\ & 
-- (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0\(18),
	datac => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address~regout\,
	datad => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1\(18),
	combout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[18]~15_combout\);

-- Location: LCFF_X12_Y11_N31
\u0|sdram_controller_0|active_addr[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[18]~15_combout\,
	ena => \u0|sdram_controller_0|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|active_addr\(0));

-- Location: LCCOMB_X12_Y11_N16
\u0|sdram_controller_0|Selector94~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector94~0_combout\ = (\u0|sdram_controller_0|WideOr9~0_combout\ & (!\u0|sdram_controller_0|i_addr\(11) & (!\u0|sdram_controller_0|m_addr[6]~0_combout\))) # (!\u0|sdram_controller_0|WideOr9~0_combout\ & 
-- (((\u0|sdram_controller_0|m_addr[6]~0_combout\) # (\u0|sdram_controller_0|active_addr\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|i_addr\(11),
	datab => \u0|sdram_controller_0|WideOr9~0_combout\,
	datac => \u0|sdram_controller_0|m_addr[6]~0_combout\,
	datad => \u0|sdram_controller_0|active_addr\(0),
	combout => \u0|sdram_controller_0|Selector94~0_combout\);

-- Location: LCCOMB_X18_Y13_N20
\u0|cmd_xbar_mux_004|src_data[46]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_004|src_data\(46) = (\u0|cmd_xbar_mux_004|arb|grant[0]~1_combout\ & ((\u0|cpu_nios|F_pc\(8)) # ((\u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\ & \u0|cpu_nios|W_alu_result\(10))))) # (!\u0|cmd_xbar_mux_004|arb|grant[0]~1_combout\ & 
-- (\u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\ & (\u0|cpu_nios|W_alu_result\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_004|arb|grant[0]~1_combout\,
	datab => \u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\,
	datac => \u0|cpu_nios|W_alu_result\(10),
	datad => \u0|cpu_nios|F_pc\(8),
	combout => \u0|cmd_xbar_mux_004|src_data\(46));

-- Location: LCFF_X18_Y13_N21
\u0|width_adapter|width_adapter|address_reg[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_004|src_data\(46),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|width_adapter|width_adapter|data_reg[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter|width_adapter|address_reg\(10));

-- Location: LCCOMB_X16_Y12_N18
\u0|width_adapter|width_adapter|out_data[28]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter|width_adapter|out_data[28]~2_combout\ = (\u0|width_adapter|width_adapter|use_reg~regout\ & ((\u0|width_adapter|width_adapter|address_reg\(10)))) # (!\u0|width_adapter|width_adapter|use_reg~regout\ & (\u0|cmd_xbar_mux_004|src_data\(46)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cmd_xbar_mux_004|src_data\(46),
	datac => \u0|width_adapter|width_adapter|use_reg~regout\,
	datad => \u0|width_adapter|width_adapter|address_reg\(10),
	combout => \u0|width_adapter|width_adapter|out_data[28]~2_combout\);

-- Location: LCFF_X16_Y12_N25
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|width_adapter|width_adapter|out_data[28]~2_combout\,
	sload => VCC,
	ena => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1\(27));

-- Location: LCFF_X16_Y12_N19
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|width_adapter|width_adapter|out_data[28]~2_combout\,
	ena => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0\(27));

-- Location: LCCOMB_X16_Y12_N24
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[27]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[27]~3_combout\ = (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address~regout\ & 
-- (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1\(27))) # (!\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address~regout\ & 
-- ((\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address~regout\,
	datac => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1\(27),
	datad => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0\(27),
	combout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[27]~3_combout\);

-- Location: LCFF_X12_Y11_N9
\u0|sdram_controller_0|active_addr[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[27]~3_combout\,
	sload => VCC,
	ena => \u0|sdram_controller_0|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|active_addr\(9));

-- Location: LCCOMB_X12_Y11_N8
\u0|sdram_controller_0|Selector94~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector94~1_combout\ = (\u0|sdram_controller_0|Selector94~0_combout\ & (((\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[18]~15_combout\)) # (!\u0|sdram_controller_0|m_addr[6]~0_combout\))) # 
-- (!\u0|sdram_controller_0|Selector94~0_combout\ & (\u0|sdram_controller_0|m_addr[6]~0_combout\ & (\u0|sdram_controller_0|active_addr\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|Selector94~0_combout\,
	datab => \u0|sdram_controller_0|m_addr[6]~0_combout\,
	datac => \u0|sdram_controller_0|active_addr\(9),
	datad => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[18]~15_combout\,
	combout => \u0|sdram_controller_0|Selector94~1_combout\);

-- Location: LCCOMB_X8_Y10_N22
\u0|sdram_controller_0|m_addr[6]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|m_addr[6]~2_combout\ = (!\u0|sdram_controller_0|m_state.010000000~regout\ & (!\u0|sdram_controller_0|Selector25~4_combout\ & (!\u0|sdram_controller_0|m_state.100000000~regout\ & \u0|sdram_controller_0|m_addr[6]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|m_state.010000000~regout\,
	datab => \u0|sdram_controller_0|Selector25~4_combout\,
	datac => \u0|sdram_controller_0|m_state.100000000~regout\,
	datad => \u0|sdram_controller_0|m_addr[6]~1_combout\,
	combout => \u0|sdram_controller_0|m_addr[6]~2_combout\);

-- Location: LCCOMB_X16_Y14_N4
\u0|cmd_xbar_mux_004|src_data[38]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_004|src_data\(38) = (\u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\ & ((\u0|cpu_nios|W_alu_result\(2)) # ((\u0|cmd_xbar_mux_004|arb|grant[0]~1_combout\ & \u0|cpu_nios|F_pc\(0))))) # (!\u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\ & 
-- (\u0|cmd_xbar_mux_004|arb|grant[0]~1_combout\ & ((\u0|cpu_nios|F_pc\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\,
	datab => \u0|cmd_xbar_mux_004|arb|grant[0]~1_combout\,
	datac => \u0|cpu_nios|W_alu_result\(2),
	datad => \u0|cpu_nios|F_pc\(0),
	combout => \u0|cmd_xbar_mux_004|src_data\(38));

-- Location: LCFF_X16_Y14_N5
\u0|width_adapter|width_adapter|address_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_004|src_data\(38),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|width_adapter|width_adapter|data_reg[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter|width_adapter|address_reg\(2));

-- Location: LCCOMB_X15_Y11_N0
\u0|width_adapter|width_adapter|out_data[20]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter|width_adapter|out_data[20]~15_combout\ = (\u0|width_adapter|width_adapter|use_reg~regout\ & (\u0|width_adapter|width_adapter|address_reg\(2))) # (!\u0|width_adapter|width_adapter|use_reg~regout\ & ((\u0|cmd_xbar_mux_004|src_data\(38))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter|width_adapter|use_reg~regout\,
	datac => \u0|width_adapter|width_adapter|address_reg\(2),
	datad => \u0|cmd_xbar_mux_004|src_data\(38),
	combout => \u0|width_adapter|width_adapter|out_data[20]~15_combout\);

-- Location: LCCOMB_X11_Y11_N28
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1[19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1[19]~feeder_combout\ = \u0|width_adapter|width_adapter|out_data[20]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|width_adapter|width_adapter|out_data[20]~15_combout\,
	combout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1[19]~feeder_combout\);

-- Location: LCFF_X11_Y11_N29
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1[19]~feeder_combout\,
	ena => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1\(19));

-- Location: LCFF_X15_Y11_N1
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|width_adapter|width_adapter|out_data[20]~15_combout\,
	ena => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0\(19));

-- Location: LCCOMB_X15_Y11_N4
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[19]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[19]~16_combout\ = (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address~regout\ & 
-- (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1\(19))) # (!\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address~regout\ & 
-- ((\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address~regout\,
	datac => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1\(19),
	datad => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0\(19),
	combout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[19]~16_combout\);

-- Location: LCFF_X15_Y11_N5
\u0|sdram_controller_0|active_addr[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[19]~16_combout\,
	ena => \u0|sdram_controller_0|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|active_addr\(1));

-- Location: LCCOMB_X15_Y11_N6
\u0|sdram_controller_0|Selector93~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector93~0_combout\ = (\u0|sdram_controller_0|WideOr9~0_combout\ & (!\u0|sdram_controller_0|i_addr\(11) & ((!\u0|sdram_controller_0|m_addr[6]~0_combout\)))) # (!\u0|sdram_controller_0|WideOr9~0_combout\ & 
-- (((\u0|sdram_controller_0|active_addr\(1)) # (\u0|sdram_controller_0|m_addr[6]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|i_addr\(11),
	datab => \u0|sdram_controller_0|WideOr9~0_combout\,
	datac => \u0|sdram_controller_0|active_addr\(1),
	datad => \u0|sdram_controller_0|m_addr[6]~0_combout\,
	combout => \u0|sdram_controller_0|Selector93~0_combout\);

-- Location: LCCOMB_X18_Y13_N8
\u0|cmd_xbar_mux_004|src_data[47]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_004|src_data\(47) = (\u0|cmd_xbar_mux_004|arb|grant[0]~1_combout\ & ((\u0|cpu_nios|F_pc\(9)) # ((\u0|cpu_nios|W_alu_result\(11) & \u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\)))) # (!\u0|cmd_xbar_mux_004|arb|grant[0]~1_combout\ & 
-- (\u0|cpu_nios|W_alu_result\(11) & ((\u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_004|arb|grant[0]~1_combout\,
	datab => \u0|cpu_nios|W_alu_result\(11),
	datac => \u0|cpu_nios|F_pc\(9),
	datad => \u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\,
	combout => \u0|cmd_xbar_mux_004|src_data\(47));

-- Location: LCFF_X18_Y13_N9
\u0|width_adapter|width_adapter|address_reg[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_004|src_data\(47),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|width_adapter|width_adapter|data_reg[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter|width_adapter|address_reg\(11));

-- Location: LCCOMB_X17_Y11_N14
\u0|width_adapter|width_adapter|out_data[29]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter|width_adapter|out_data[29]~4_combout\ = (\u0|width_adapter|width_adapter|use_reg~regout\ & (\u0|width_adapter|width_adapter|address_reg\(11))) # (!\u0|width_adapter|width_adapter|use_reg~regout\ & ((\u0|cmd_xbar_mux_004|src_data\(47))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|width_adapter|width_adapter|use_reg~regout\,
	datac => \u0|width_adapter|width_adapter|address_reg\(11),
	datad => \u0|cmd_xbar_mux_004|src_data\(47),
	combout => \u0|width_adapter|width_adapter|out_data[29]~4_combout\);

-- Location: LCFF_X17_Y11_N5
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|width_adapter|width_adapter|out_data[29]~4_combout\,
	sload => VCC,
	ena => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1\(28));

-- Location: LCFF_X17_Y11_N15
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|width_adapter|width_adapter|out_data[29]~4_combout\,
	ena => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0\(28));

-- Location: LCCOMB_X17_Y11_N4
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[28]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[28]~5_combout\ = (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address~regout\ & 
-- (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1\(28))) # (!\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address~regout\ & 
-- ((\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address~regout\,
	datac => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1\(28),
	datad => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0\(28),
	combout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[28]~5_combout\);

-- Location: LCFF_X15_Y11_N9
\u0|sdram_controller_0|active_addr[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[28]~5_combout\,
	sload => VCC,
	ena => \u0|sdram_controller_0|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|active_addr\(10));

-- Location: LCCOMB_X15_Y11_N8
\u0|sdram_controller_0|Selector93~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector93~1_combout\ = (\u0|sdram_controller_0|Selector93~0_combout\ & ((\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[19]~16_combout\) # ((!\u0|sdram_controller_0|m_addr[6]~0_combout\)))) # 
-- (!\u0|sdram_controller_0|Selector93~0_combout\ & (((\u0|sdram_controller_0|active_addr\(10) & \u0|sdram_controller_0|m_addr[6]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|Selector93~0_combout\,
	datab => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[19]~16_combout\,
	datac => \u0|sdram_controller_0|active_addr\(10),
	datad => \u0|sdram_controller_0|m_addr[6]~0_combout\,
	combout => \u0|sdram_controller_0|Selector93~1_combout\);

-- Location: LCCOMB_X16_Y14_N22
\u0|cmd_xbar_mux_004|src_data[39]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_004|src_data\(39) = (\u0|cpu_nios|F_pc\(1) & ((\u0|cmd_xbar_mux_004|arb|grant[0]~1_combout\) # ((\u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\ & \u0|cpu_nios|W_alu_result\(3))))) # (!\u0|cpu_nios|F_pc\(1) & 
-- (((\u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\ & \u0|cpu_nios|W_alu_result\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|F_pc\(1),
	datab => \u0|cmd_xbar_mux_004|arb|grant[0]~1_combout\,
	datac => \u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\,
	datad => \u0|cpu_nios|W_alu_result\(3),
	combout => \u0|cmd_xbar_mux_004|src_data\(39));

-- Location: LCFF_X16_Y14_N23
\u0|width_adapter|width_adapter|address_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_004|src_data\(39),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|width_adapter|width_adapter|data_reg[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter|width_adapter|address_reg\(3));

-- Location: LCCOMB_X16_Y14_N16
\u0|width_adapter|width_adapter|out_data[21]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter|width_adapter|out_data[21]~16_combout\ = (\u0|width_adapter|width_adapter|use_reg~regout\ & ((\u0|width_adapter|width_adapter|address_reg\(3)))) # (!\u0|width_adapter|width_adapter|use_reg~regout\ & (\u0|cmd_xbar_mux_004|src_data\(39)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cmd_xbar_mux_004|src_data\(39),
	datac => \u0|width_adapter|width_adapter|use_reg~regout\,
	datad => \u0|width_adapter|width_adapter|address_reg\(3),
	combout => \u0|width_adapter|width_adapter|out_data[21]~16_combout\);

-- Location: LCCOMB_X15_Y11_N14
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[20]~feeder_combout\ = \u0|width_adapter|width_adapter|out_data[21]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|width_adapter|width_adapter|out_data[21]~16_combout\,
	combout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[20]~feeder_combout\);

-- Location: LCFF_X15_Y11_N15
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[20]~feeder_combout\,
	ena => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0\(20));

-- Location: LCFF_X16_Y14_N17
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|width_adapter|width_adapter|out_data[21]~16_combout\,
	ena => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1\(20));

-- Location: LCCOMB_X15_Y11_N26
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[20]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[20]~17_combout\ = (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address~regout\ & 
-- ((\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1\(20)))) # (!\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address~regout\ & 
-- (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address~regout\,
	datab => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0\(20),
	datad => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1\(20),
	combout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[20]~17_combout\);

-- Location: LCFF_X15_Y11_N27
\u0|sdram_controller_0|active_addr[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[20]~17_combout\,
	ena => \u0|sdram_controller_0|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|active_addr\(2));

-- Location: LCFF_X9_Y11_N1
\u0|sdram_controller_0|i_addr[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0|i_state.111~regout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|i_addr\(11));

-- Location: LCCOMB_X15_Y11_N20
\u0|sdram_controller_0|Selector92~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector92~0_combout\ = (\u0|sdram_controller_0|m_addr[6]~0_combout\ & (((!\u0|sdram_controller_0|WideOr9~0_combout\)))) # (!\u0|sdram_controller_0|m_addr[6]~0_combout\ & ((\u0|sdram_controller_0|WideOr9~0_combout\ & 
-- ((!\u0|sdram_controller_0|i_addr\(11)))) # (!\u0|sdram_controller_0|WideOr9~0_combout\ & (\u0|sdram_controller_0|active_addr\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|m_addr[6]~0_combout\,
	datab => \u0|sdram_controller_0|active_addr\(2),
	datac => \u0|sdram_controller_0|i_addr\(11),
	datad => \u0|sdram_controller_0|WideOr9~0_combout\,
	combout => \u0|sdram_controller_0|Selector92~0_combout\);

-- Location: LCCOMB_X18_Y13_N14
\u0|cmd_xbar_mux_004|src_data[48]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_004|src_data\(48) = (\u0|cpu_nios|F_pc\(10) & ((\u0|cmd_xbar_mux_004|arb|grant[0]~1_combout\) # ((\u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\ & \u0|cpu_nios|W_alu_result\(12))))) # (!\u0|cpu_nios|F_pc\(10) & 
-- (\u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\ & (\u0|cpu_nios|W_alu_result\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|F_pc\(10),
	datab => \u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\,
	datac => \u0|cpu_nios|W_alu_result\(12),
	datad => \u0|cmd_xbar_mux_004|arb|grant[0]~1_combout\,
	combout => \u0|cmd_xbar_mux_004|src_data\(48));

-- Location: LCFF_X18_Y13_N15
\u0|width_adapter|width_adapter|address_reg[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_004|src_data\(48),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|width_adapter|width_adapter|data_reg[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter|width_adapter|address_reg\(12));

-- Location: LCCOMB_X17_Y11_N2
\u0|width_adapter|width_adapter|out_data[30]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter|width_adapter|out_data[30]~3_combout\ = (\u0|width_adapter|width_adapter|use_reg~regout\ & (\u0|width_adapter|width_adapter|address_reg\(12))) # (!\u0|width_adapter|width_adapter|use_reg~regout\ & ((\u0|cmd_xbar_mux_004|src_data\(48))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|width_adapter|width_adapter|use_reg~regout\,
	datac => \u0|width_adapter|width_adapter|address_reg\(12),
	datad => \u0|cmd_xbar_mux_004|src_data\(48),
	combout => \u0|width_adapter|width_adapter|out_data[30]~3_combout\);

-- Location: LCFF_X17_Y11_N9
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|width_adapter|width_adapter|out_data[30]~3_combout\,
	sload => VCC,
	ena => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1\(29));

-- Location: LCFF_X17_Y11_N3
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|width_adapter|width_adapter|out_data[30]~3_combout\,
	ena => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0\(29));

-- Location: LCCOMB_X17_Y11_N8
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[29]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[29]~4_combout\ = (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address~regout\ & 
-- (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1\(29))) # (!\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address~regout\ & 
-- ((\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address~regout\,
	datac => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1\(29),
	datad => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0\(29),
	combout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[29]~4_combout\);

-- Location: LCFF_X15_Y11_N11
\u0|sdram_controller_0|active_addr[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[29]~4_combout\,
	sload => VCC,
	ena => \u0|sdram_controller_0|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|active_addr\(11));

-- Location: LCCOMB_X15_Y11_N16
\u0|sdram_controller_0|Selector92~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector92~1_combout\ = (\u0|sdram_controller_0|m_addr[6]~0_combout\ & ((\u0|sdram_controller_0|Selector92~0_combout\ & (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[20]~17_combout\)) # 
-- (!\u0|sdram_controller_0|Selector92~0_combout\ & ((\u0|sdram_controller_0|active_addr\(11)))))) # (!\u0|sdram_controller_0|m_addr[6]~0_combout\ & (((\u0|sdram_controller_0|Selector92~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[20]~17_combout\,
	datab => \u0|sdram_controller_0|m_addr[6]~0_combout\,
	datac => \u0|sdram_controller_0|Selector92~0_combout\,
	datad => \u0|sdram_controller_0|active_addr\(11),
	combout => \u0|sdram_controller_0|Selector92~1_combout\);

-- Location: LCCOMB_X17_Y12_N2
\u0|cmd_xbar_mux_004|src_data[40]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_004|src_data\(40) = (\u0|cpu_nios|F_pc\(2) & ((\u0|cmd_xbar_mux_004|arb|grant[0]~1_combout\) # ((\u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\ & \u0|cpu_nios|W_alu_result\(4))))) # (!\u0|cpu_nios|F_pc\(2) & 
-- (((\u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\ & \u0|cpu_nios|W_alu_result\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|F_pc\(2),
	datab => \u0|cmd_xbar_mux_004|arb|grant[0]~1_combout\,
	datac => \u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\,
	datad => \u0|cpu_nios|W_alu_result\(4),
	combout => \u0|cmd_xbar_mux_004|src_data\(40));

-- Location: LCFF_X17_Y12_N3
\u0|width_adapter|width_adapter|address_reg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_004|src_data\(40),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|width_adapter|width_adapter|data_reg[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter|width_adapter|address_reg\(4));

-- Location: LCCOMB_X17_Y11_N30
\u0|width_adapter|width_adapter|out_data[22]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter|width_adapter|out_data[22]~17_combout\ = (\u0|width_adapter|width_adapter|use_reg~regout\ & ((\u0|width_adapter|width_adapter|address_reg\(4)))) # (!\u0|width_adapter|width_adapter|use_reg~regout\ & (\u0|cmd_xbar_mux_004|src_data\(40)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_004|src_data\(40),
	datac => \u0|width_adapter|width_adapter|use_reg~regout\,
	datad => \u0|width_adapter|width_adapter|address_reg\(4),
	combout => \u0|width_adapter|width_adapter|out_data[22]~17_combout\);

-- Location: LCCOMB_X15_Y11_N22
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[21]~feeder_combout\ = \u0|width_adapter|width_adapter|out_data[22]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|width_adapter|width_adapter|out_data[22]~17_combout\,
	combout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[21]~feeder_combout\);

-- Location: LCFF_X15_Y11_N23
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[21]~feeder_combout\,
	ena => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0\(21));

-- Location: LCFF_X17_Y11_N31
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|width_adapter|width_adapter|out_data[22]~17_combout\,
	ena => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1\(21));

-- Location: LCCOMB_X15_Y11_N18
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[21]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[21]~18_combout\ = (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address~regout\ & 
-- ((\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1\(21)))) # (!\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address~regout\ & 
-- (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0\(21),
	datac => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address~regout\,
	datad => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1\(21),
	combout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[21]~18_combout\);

-- Location: LCFF_X15_Y11_N19
\u0|sdram_controller_0|active_addr[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[21]~18_combout\,
	ena => \u0|sdram_controller_0|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|active_addr\(3));

-- Location: LCCOMB_X15_Y11_N28
\u0|sdram_controller_0|Selector91~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector91~0_combout\ = (\u0|sdram_controller_0|WideOr9~0_combout\ & (!\u0|sdram_controller_0|i_addr\(11) & ((!\u0|sdram_controller_0|m_addr[6]~0_combout\)))) # (!\u0|sdram_controller_0|WideOr9~0_combout\ & 
-- (((\u0|sdram_controller_0|active_addr\(3)) # (\u0|sdram_controller_0|m_addr[6]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|i_addr\(11),
	datab => \u0|sdram_controller_0|active_addr\(3),
	datac => \u0|sdram_controller_0|WideOr9~0_combout\,
	datad => \u0|sdram_controller_0|m_addr[6]~0_combout\,
	combout => \u0|sdram_controller_0|Selector91~0_combout\);

-- Location: LCCOMB_X21_Y12_N8
\u0|cpu_nios|W_alu_result[13]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|W_alu_result[13]~11_combout\ = (\u0|cpu_nios|R_ctrl_logic~regout\ & (\u0|cpu_nios|E_logic_result[13]~13_combout\)) # (!\u0|cpu_nios|R_ctrl_logic~regout\ & ((\u0|cpu_nios|F_pc[11]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|E_logic_result[13]~13_combout\,
	datab => \u0|cpu_nios|R_ctrl_logic~regout\,
	datad => \u0|cpu_nios|F_pc[11]~9_combout\,
	combout => \u0|cpu_nios|W_alu_result[13]~11_combout\);

-- Location: LCFF_X21_Y12_N9
\u0|cpu_nios|W_alu_result[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|W_alu_result[13]~11_combout\,
	sdata => \u0|cpu_nios|E_shift_rot_result\(13),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|cpu_nios|E_alu_result~14_combout\,
	sload => \u0|cpu_nios|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|W_alu_result\(13));

-- Location: LCCOMB_X20_Y12_N26
\u0|cmd_xbar_mux_004|src_data[49]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_004|src_data\(49) = (\u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\ & ((\u0|cpu_nios|W_alu_result\(13)) # ((\u0|cmd_xbar_mux_004|arb|grant[0]~1_combout\ & \u0|cpu_nios|F_pc\(11))))) # (!\u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\ & 
-- (\u0|cmd_xbar_mux_004|arb|grant[0]~1_combout\ & ((\u0|cpu_nios|F_pc\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\,
	datab => \u0|cmd_xbar_mux_004|arb|grant[0]~1_combout\,
	datac => \u0|cpu_nios|W_alu_result\(13),
	datad => \u0|cpu_nios|F_pc\(11),
	combout => \u0|cmd_xbar_mux_004|src_data\(49));

-- Location: LCCOMB_X17_Y11_N28
\u0|width_adapter|width_adapter|out_data[31]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter|width_adapter|out_data[31]~6_combout\ = (\u0|width_adapter|width_adapter|use_reg~regout\ & (\u0|width_adapter|width_adapter|address_reg\(13))) # (!\u0|width_adapter|width_adapter|use_reg~regout\ & ((\u0|cmd_xbar_mux_004|src_data\(49))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter|width_adapter|address_reg\(13),
	datac => \u0|width_adapter|width_adapter|use_reg~regout\,
	datad => \u0|cmd_xbar_mux_004|src_data\(49),
	combout => \u0|width_adapter|width_adapter|out_data[31]~6_combout\);

-- Location: LCFF_X17_Y11_N23
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|width_adapter|width_adapter|out_data[31]~6_combout\,
	sload => VCC,
	ena => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0\(30));

-- Location: LCFF_X17_Y11_N29
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|width_adapter|width_adapter|out_data[31]~6_combout\,
	ena => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1\(30));

-- Location: LCCOMB_X17_Y11_N22
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[30]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[30]~7_combout\ = (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address~regout\ & 
-- ((\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1\(30)))) # (!\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address~regout\ & 
-- (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address~regout\,
	datac => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0\(30),
	datad => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1\(30),
	combout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[30]~7_combout\);

-- Location: LCFF_X15_Y11_N13
\u0|sdram_controller_0|active_addr[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[30]~7_combout\,
	sload => VCC,
	ena => \u0|sdram_controller_0|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|active_addr\(12));

-- Location: LCCOMB_X15_Y11_N12
\u0|sdram_controller_0|Selector91~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector91~1_combout\ = (\u0|sdram_controller_0|Selector91~0_combout\ & ((\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[21]~18_combout\) # ((!\u0|sdram_controller_0|m_addr[6]~0_combout\)))) # 
-- (!\u0|sdram_controller_0|Selector91~0_combout\ & (((\u0|sdram_controller_0|active_addr\(12) & \u0|sdram_controller_0|m_addr[6]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[21]~18_combout\,
	datab => \u0|sdram_controller_0|Selector91~0_combout\,
	datac => \u0|sdram_controller_0|active_addr\(12),
	datad => \u0|sdram_controller_0|m_addr[6]~0_combout\,
	combout => \u0|sdram_controller_0|Selector91~1_combout\);

-- Location: LCCOMB_X20_Y12_N0
\u0|cpu_nios|E_arith_result[14]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|E_arith_result[14]~2_combout\ = (\u0|cpu_nios|E_alu_sub~regout\ & (\u0|cpu_nios|Add1~28_combout\)) # (!\u0|cpu_nios|E_alu_sub~regout\ & ((\u0|cpu_nios|Add2~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu_nios|Add1~28_combout\,
	datac => \u0|cpu_nios|Add2~28_combout\,
	datad => \u0|cpu_nios|E_alu_sub~regout\,
	combout => \u0|cpu_nios|E_arith_result[14]~2_combout\);

-- Location: LCCOMB_X20_Y13_N2
\u0|cpu_nios|F_pc_no_crst_nxt[12]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_pc_no_crst_nxt[12]~4_combout\ = (\u0|cpu_nios|R_ctrl_break~regout\) # ((\u0|cpu_nios|F_pc_sel_nxt.10~0_combout\ & ((\u0|cpu_nios|F_pc_plus_one[12]~24_combout\))) # (!\u0|cpu_nios|F_pc_sel_nxt.10~0_combout\ & 
-- (\u0|cpu_nios|E_arith_result[14]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|F_pc_sel_nxt.10~0_combout\,
	datab => \u0|cpu_nios|E_arith_result[14]~2_combout\,
	datac => \u0|cpu_nios|F_pc_plus_one[12]~24_combout\,
	datad => \u0|cpu_nios|R_ctrl_break~regout\,
	combout => \u0|cpu_nios|F_pc_no_crst_nxt[12]~4_combout\);

-- Location: LCCOMB_X20_Y13_N26
\u0|cpu_nios|F_pc_no_crst_nxt[12]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cpu_nios|F_pc_no_crst_nxt[12]~5_combout\ = (!\u0|cpu_nios|R_ctrl_exception~regout\ & \u0|cpu_nios|F_pc_no_crst_nxt[12]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu_nios|R_ctrl_exception~regout\,
	datad => \u0|cpu_nios|F_pc_no_crst_nxt[12]~4_combout\,
	combout => \u0|cpu_nios|F_pc_no_crst_nxt[12]~5_combout\);

-- Location: LCFF_X20_Y13_N27
\u0|cpu_nios|F_pc[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cpu_nios|F_pc_no_crst_nxt[12]~5_combout\,
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|cpu_nios|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|cpu_nios|F_pc\(12));

-- Location: LCCOMB_X20_Y13_N6
\u0|cmd_xbar_mux_004|src_data[50]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_004|src_data\(50) = (\u0|cpu_nios|W_alu_result\(14) & ((\u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\) # ((\u0|cpu_nios|F_pc\(12) & \u0|cmd_xbar_mux_004|arb|grant[0]~1_combout\)))) # (!\u0|cpu_nios|W_alu_result\(14) & 
-- (\u0|cpu_nios|F_pc\(12) & (\u0|cmd_xbar_mux_004|arb|grant[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|W_alu_result\(14),
	datab => \u0|cpu_nios|F_pc\(12),
	datac => \u0|cmd_xbar_mux_004|arb|grant[0]~1_combout\,
	datad => \u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\,
	combout => \u0|cmd_xbar_mux_004|src_data\(50));

-- Location: LCFF_X20_Y13_N7
\u0|width_adapter|width_adapter|address_reg[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_004|src_data\(50),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|width_adapter|width_adapter|data_reg[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter|width_adapter|address_reg\(14));

-- Location: LCCOMB_X17_Y11_N18
\u0|width_adapter|width_adapter|out_data[32]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter|width_adapter|out_data[32]~5_combout\ = (\u0|width_adapter|width_adapter|use_reg~regout\ & (\u0|width_adapter|width_adapter|address_reg\(14))) # (!\u0|width_adapter|width_adapter|use_reg~regout\ & ((\u0|cmd_xbar_mux_004|src_data\(50))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|width_adapter|width_adapter|use_reg~regout\,
	datac => \u0|width_adapter|width_adapter|address_reg\(14),
	datad => \u0|cmd_xbar_mux_004|src_data\(50),
	combout => \u0|width_adapter|width_adapter|out_data[32]~5_combout\);

-- Location: LCFF_X17_Y11_N1
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|width_adapter|width_adapter|out_data[32]~5_combout\,
	sload => VCC,
	ena => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1\(31));

-- Location: LCFF_X17_Y11_N19
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|width_adapter|width_adapter|out_data[32]~5_combout\,
	ena => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0\(31));

-- Location: LCCOMB_X17_Y11_N0
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[31]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[31]~6_combout\ = (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address~regout\ & 
-- (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1\(31))) # (!\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address~regout\ & 
-- ((\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address~regout\,
	datac => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1\(31),
	datad => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0\(31),
	combout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[31]~6_combout\);

-- Location: LCFF_X15_Y11_N31
\u0|sdram_controller_0|active_addr[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[31]~6_combout\,
	sload => VCC,
	ena => \u0|sdram_controller_0|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|active_addr\(13));

-- Location: LCCOMB_X20_Y13_N24
\u0|cmd_xbar_mux_004|src_data[41]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_004|src_data\(41) = (\u0|cpu_nios|F_pc\(3) & ((\u0|cmd_xbar_mux_004|arb|grant[0]~1_combout\) # ((\u0|cpu_nios|W_alu_result\(5) & \u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\)))) # (!\u0|cpu_nios|F_pc\(3) & (\u0|cpu_nios|W_alu_result\(5) & 
-- ((\u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|F_pc\(3),
	datab => \u0|cpu_nios|W_alu_result\(5),
	datac => \u0|cmd_xbar_mux_004|arb|grant[0]~1_combout\,
	datad => \u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\,
	combout => \u0|cmd_xbar_mux_004|src_data\(41));

-- Location: LCCOMB_X15_Y13_N16
\u0|width_adapter|width_adapter|out_data[23]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter|width_adapter|out_data[23]~18_combout\ = (\u0|width_adapter|width_adapter|use_reg~regout\ & (\u0|width_adapter|width_adapter|address_reg\(5))) # (!\u0|width_adapter|width_adapter|use_reg~regout\ & ((\u0|cmd_xbar_mux_004|src_data\(41))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter|width_adapter|address_reg\(5),
	datac => \u0|width_adapter|width_adapter|use_reg~regout\,
	datad => \u0|cmd_xbar_mux_004|src_data\(41),
	combout => \u0|width_adapter|width_adapter|out_data[23]~18_combout\);

-- Location: LCFF_X15_Y13_N3
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|width_adapter|width_adapter|out_data[23]~18_combout\,
	sload => VCC,
	ena => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0\(22));

-- Location: LCFF_X15_Y13_N17
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|width_adapter|width_adapter|out_data[23]~18_combout\,
	ena => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1\(22));

-- Location: LCCOMB_X12_Y11_N2
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[22]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[22]~19_combout\ = (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address~regout\ & 
-- ((\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1\(22)))) # (!\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address~regout\ & 
-- (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0\(22),
	datac => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address~regout\,
	datad => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1\(22),
	combout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[22]~19_combout\);

-- Location: LCFF_X12_Y11_N3
\u0|sdram_controller_0|active_addr[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[22]~19_combout\,
	ena => \u0|sdram_controller_0|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|active_addr\(4));

-- Location: LCCOMB_X12_Y11_N28
\u0|sdram_controller_0|Selector90~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector90~0_combout\ = (!\u0|sdram_controller_0|WideOr9~0_combout\ & ((\u0|sdram_controller_0|f_select~combout\ & (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[22]~19_combout\)) # 
-- (!\u0|sdram_controller_0|f_select~combout\ & ((\u0|sdram_controller_0|active_addr\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|f_select~combout\,
	datab => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[22]~19_combout\,
	datac => \u0|sdram_controller_0|active_addr\(4),
	datad => \u0|sdram_controller_0|WideOr9~0_combout\,
	combout => \u0|sdram_controller_0|Selector90~0_combout\);

-- Location: LCCOMB_X12_Y11_N22
\u0|sdram_controller_0|Selector90~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector90~1_combout\ = (\u0|sdram_controller_0|Selector90~0_combout\) # ((\u0|sdram_controller_0|WideOr9~0_combout\ & ((\u0|sdram_controller_0|active_addr\(13)) # (!\u0|sdram_controller_0|m_state.000000010~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|active_addr\(13),
	datab => \u0|sdram_controller_0|Selector90~0_combout\,
	datac => \u0|sdram_controller_0|m_state.000000010~regout\,
	datad => \u0|sdram_controller_0|WideOr9~0_combout\,
	combout => \u0|sdram_controller_0|Selector90~1_combout\);

-- Location: LCCOMB_X11_Y11_N10
\u0|sdram_controller_0|f_select\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|f_select~combout\ = (\u0|sdram_controller_0|pending~9_combout\ & (\u0|sdram_controller_0|f_pop~regout\ & ((\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entries\(1)) # 
-- (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entries\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|pending~9_combout\,
	datab => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entries\(1),
	datac => \u0|sdram_controller_0|f_pop~regout\,
	datad => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entries\(0),
	combout => \u0|sdram_controller_0|f_select~combout\);

-- Location: LCCOMB_X20_Y13_N10
\u0|cmd_xbar_mux_004|src_data[42]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_004|src_data\(42) = (\u0|cpu_nios|W_alu_result\(6) & ((\u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\) # ((\u0|cmd_xbar_mux_004|arb|grant[0]~1_combout\ & \u0|cpu_nios|F_pc\(4))))) # (!\u0|cpu_nios|W_alu_result\(6) & 
-- (\u0|cmd_xbar_mux_004|arb|grant[0]~1_combout\ & (\u0|cpu_nios|F_pc\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|W_alu_result\(6),
	datab => \u0|cmd_xbar_mux_004|arb|grant[0]~1_combout\,
	datac => \u0|cpu_nios|F_pc\(4),
	datad => \u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\,
	combout => \u0|cmd_xbar_mux_004|src_data\(42));

-- Location: LCCOMB_X15_Y13_N12
\u0|width_adapter|width_adapter|out_data[24]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter|width_adapter|out_data[24]~19_combout\ = (\u0|width_adapter|width_adapter|use_reg~regout\ & (\u0|width_adapter|width_adapter|address_reg\(6))) # (!\u0|width_adapter|width_adapter|use_reg~regout\ & ((\u0|cmd_xbar_mux_004|src_data\(42))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|width_adapter|width_adapter|address_reg\(6),
	datac => \u0|width_adapter|width_adapter|use_reg~regout\,
	datad => \u0|cmd_xbar_mux_004|src_data\(42),
	combout => \u0|width_adapter|width_adapter|out_data[24]~19_combout\);

-- Location: LCCOMB_X15_Y13_N6
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[23]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[23]~feeder_combout\ = \u0|width_adapter|width_adapter|out_data[24]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|width_adapter|width_adapter|out_data[24]~19_combout\,
	combout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[23]~feeder_combout\);

-- Location: LCFF_X15_Y13_N7
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[23]~feeder_combout\,
	ena => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0\(23));

-- Location: LCFF_X15_Y13_N13
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|width_adapter|width_adapter|out_data[24]~19_combout\,
	ena => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1\(23));

-- Location: LCCOMB_X16_Y11_N16
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[23]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[23]~20_combout\ = (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address~regout\ & 
-- ((\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1\(23)))) # (!\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address~regout\ & 
-- (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address~regout\,
	datac => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0\(23),
	datad => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1\(23),
	combout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[23]~20_combout\);

-- Location: LCFF_X16_Y11_N17
\u0|sdram_controller_0|active_addr[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[23]~20_combout\,
	ena => \u0|sdram_controller_0|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|active_addr\(5));

-- Location: LCCOMB_X16_Y11_N10
\u0|sdram_controller_0|Selector89~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector89~0_combout\ = (!\u0|sdram_controller_0|WideOr9~0_combout\ & ((\u0|sdram_controller_0|f_select~combout\ & (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[23]~20_combout\)) # 
-- (!\u0|sdram_controller_0|f_select~combout\ & ((\u0|sdram_controller_0|active_addr\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[23]~20_combout\,
	datab => \u0|sdram_controller_0|WideOr9~0_combout\,
	datac => \u0|sdram_controller_0|f_select~combout\,
	datad => \u0|sdram_controller_0|active_addr\(5),
	combout => \u0|sdram_controller_0|Selector89~0_combout\);

-- Location: LCCOMB_X16_Y11_N0
\u0|sdram_controller_0|Selector89~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector89~1_combout\ = (\u0|sdram_controller_0|Selector89~0_combout\) # ((\u0|sdram_controller_0|WideOr9~0_combout\ & ((\u0|sdram_controller_0|active_addr\(14)) # (!\u0|sdram_controller_0|m_state.000000010~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|m_state.000000010~regout\,
	datab => \u0|sdram_controller_0|WideOr9~0_combout\,
	datac => \u0|sdram_controller_0|active_addr\(14),
	datad => \u0|sdram_controller_0|Selector89~0_combout\,
	combout => \u0|sdram_controller_0|Selector89~1_combout\);

-- Location: LCCOMB_X17_Y12_N28
\u0|cmd_xbar_mux_004|src_data[43]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_004|src_data\(43) = (\u0|cpu_nios|F_pc\(5) & ((\u0|cmd_xbar_mux_004|arb|grant[0]~1_combout\) # ((\u0|cpu_nios|W_alu_result\(7) & \u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\)))) # (!\u0|cpu_nios|F_pc\(5) & (((\u0|cpu_nios|W_alu_result\(7) 
-- & \u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|F_pc\(5),
	datab => \u0|cmd_xbar_mux_004|arb|grant[0]~1_combout\,
	datac => \u0|cpu_nios|W_alu_result\(7),
	datad => \u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\,
	combout => \u0|cmd_xbar_mux_004|src_data\(43));

-- Location: LCFF_X17_Y12_N29
\u0|width_adapter|width_adapter|address_reg[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_004|src_data\(43),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|width_adapter|width_adapter|data_reg[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter|width_adapter|address_reg\(7));

-- Location: LCCOMB_X17_Y12_N18
\u0|width_adapter|width_adapter|out_data[25]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter|width_adapter|out_data[25]~20_combout\ = (\u0|width_adapter|width_adapter|use_reg~regout\ & ((\u0|width_adapter|width_adapter|address_reg\(7)))) # (!\u0|width_adapter|width_adapter|use_reg~regout\ & (\u0|cmd_xbar_mux_004|src_data\(43)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_004|src_data\(43),
	datac => \u0|width_adapter|width_adapter|use_reg~regout\,
	datad => \u0|width_adapter|width_adapter|address_reg\(7),
	combout => \u0|width_adapter|width_adapter|out_data[25]~20_combout\);

-- Location: LCFF_X16_Y11_N9
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|width_adapter|width_adapter|out_data[25]~20_combout\,
	sload => VCC,
	ena => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1\(24));

-- Location: LCFF_X17_Y12_N19
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|width_adapter|width_adapter|out_data[25]~20_combout\,
	ena => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0\(24));

-- Location: LCCOMB_X16_Y11_N20
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[24]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[24]~21_combout\ = (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address~regout\ & 
-- (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1\(24))) # (!\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address~regout\ & 
-- ((\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address~regout\,
	datac => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1\(24),
	datad => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0\(24),
	combout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[24]~21_combout\);

-- Location: LCFF_X16_Y11_N21
\u0|sdram_controller_0|active_addr[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[24]~21_combout\,
	ena => \u0|sdram_controller_0|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|active_addr\(6));

-- Location: LCCOMB_X16_Y11_N6
\u0|sdram_controller_0|Selector88~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector88~0_combout\ = (\u0|sdram_controller_0|m_addr[6]~0_combout\ & (((!\u0|sdram_controller_0|WideOr9~0_combout\)))) # (!\u0|sdram_controller_0|m_addr[6]~0_combout\ & ((\u0|sdram_controller_0|WideOr9~0_combout\ & 
-- (!\u0|sdram_controller_0|i_addr\(11))) # (!\u0|sdram_controller_0|WideOr9~0_combout\ & ((\u0|sdram_controller_0|active_addr\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|m_addr[6]~0_combout\,
	datab => \u0|sdram_controller_0|i_addr\(11),
	datac => \u0|sdram_controller_0|active_addr\(6),
	datad => \u0|sdram_controller_0|WideOr9~0_combout\,
	combout => \u0|sdram_controller_0|Selector88~0_combout\);

-- Location: LCCOMB_X16_Y11_N2
\u0|sdram_controller_0|Selector88~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector88~1_combout\ = (\u0|sdram_controller_0|m_addr[6]~0_combout\ & ((\u0|sdram_controller_0|Selector88~0_combout\ & ((\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[24]~21_combout\))) # 
-- (!\u0|sdram_controller_0|Selector88~0_combout\ & (\u0|sdram_controller_0|active_addr\(15))))) # (!\u0|sdram_controller_0|m_addr[6]~0_combout\ & (((\u0|sdram_controller_0|Selector88~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|m_addr[6]~0_combout\,
	datab => \u0|sdram_controller_0|active_addr\(15),
	datac => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[24]~21_combout\,
	datad => \u0|sdram_controller_0|Selector88~0_combout\,
	combout => \u0|sdram_controller_0|Selector88~1_combout\);

-- Location: LCCOMB_X17_Y12_N30
\u0|cmd_xbar_mux_004|src_data[44]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_004|src_data\(44) = (\u0|cpu_nios|W_alu_result\(8) & ((\u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\) # ((\u0|cmd_xbar_mux_004|arb|grant[0]~1_combout\ & \u0|cpu_nios|F_pc\(6))))) # (!\u0|cpu_nios|W_alu_result\(8) & 
-- (\u0|cmd_xbar_mux_004|arb|grant[0]~1_combout\ & ((\u0|cpu_nios|F_pc\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|W_alu_result\(8),
	datab => \u0|cmd_xbar_mux_004|arb|grant[0]~1_combout\,
	datac => \u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\,
	datad => \u0|cpu_nios|F_pc\(6),
	combout => \u0|cmd_xbar_mux_004|src_data\(44));

-- Location: LCFF_X17_Y12_N31
\u0|width_adapter|width_adapter|address_reg[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_004|src_data\(44),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|width_adapter|width_adapter|data_reg[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter|width_adapter|address_reg\(8));

-- Location: LCCOMB_X17_Y12_N20
\u0|width_adapter|width_adapter|out_data[26]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter|width_adapter|out_data[26]~21_combout\ = (\u0|width_adapter|width_adapter|use_reg~regout\ & ((\u0|width_adapter|width_adapter|address_reg\(8)))) # (!\u0|width_adapter|width_adapter|use_reg~regout\ & (\u0|cmd_xbar_mux_004|src_data\(44)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_004|src_data\(44),
	datab => \u0|width_adapter|width_adapter|address_reg\(8),
	datac => \u0|width_adapter|width_adapter|use_reg~regout\,
	combout => \u0|width_adapter|width_adapter|out_data[26]~21_combout\);

-- Location: LCCOMB_X15_Y13_N24
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1[25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1[25]~feeder_combout\ = \u0|width_adapter|width_adapter|out_data[26]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|width_adapter|width_adapter|out_data[26]~21_combout\,
	combout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1[25]~feeder_combout\);

-- Location: LCFF_X15_Y13_N25
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1[25]~feeder_combout\,
	ena => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1\(25));

-- Location: LCCOMB_X16_Y11_N4
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[25]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[25]~22_combout\ = (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address~regout\ & 
-- ((\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1\(25)))) # (!\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address~regout\ & 
-- (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0\(25),
	datac => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1\(25),
	datad => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address~regout\,
	combout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[25]~22_combout\);

-- Location: LCFF_X16_Y11_N5
\u0|sdram_controller_0|active_addr[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[25]~22_combout\,
	ena => \u0|sdram_controller_0|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|active_addr\(7));

-- Location: LCFF_X16_Y11_N25
\u0|sdram_controller_0|active_addr[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[34]~11_combout\,
	sload => VCC,
	ena => \u0|sdram_controller_0|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|active_addr\(16));

-- Location: LCCOMB_X16_Y11_N24
\u0|sdram_controller_0|Selector87~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector87~0_combout\ = (\u0|sdram_controller_0|m_addr[6]~0_combout\ & (((\u0|sdram_controller_0|active_addr\(16)) # (!\u0|sdram_controller_0|WideOr9~0_combout\)))) # (!\u0|sdram_controller_0|m_addr[6]~0_combout\ & 
-- (!\u0|sdram_controller_0|i_addr\(11) & ((\u0|sdram_controller_0|WideOr9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|m_addr[6]~0_combout\,
	datab => \u0|sdram_controller_0|i_addr\(11),
	datac => \u0|sdram_controller_0|active_addr\(16),
	datad => \u0|sdram_controller_0|WideOr9~0_combout\,
	combout => \u0|sdram_controller_0|Selector87~0_combout\);

-- Location: LCCOMB_X16_Y11_N14
\u0|sdram_controller_0|Selector87~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector87~1_combout\ = (\u0|sdram_controller_0|WideOr9~0_combout\ & (((\u0|sdram_controller_0|Selector87~0_combout\)))) # (!\u0|sdram_controller_0|WideOr9~0_combout\ & ((\u0|sdram_controller_0|Selector87~0_combout\ & 
-- (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[25]~22_combout\)) # (!\u0|sdram_controller_0|Selector87~0_combout\ & ((\u0|sdram_controller_0|active_addr\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|WideOr9~0_combout\,
	datab => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[25]~22_combout\,
	datac => \u0|sdram_controller_0|active_addr\(7),
	datad => \u0|sdram_controller_0|Selector87~0_combout\,
	combout => \u0|sdram_controller_0|Selector87~1_combout\);

-- Location: LCCOMB_X9_Y11_N2
\u0|sdram_controller_0|Selector86~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector86~2_combout\ = (\u0|sdram_controller_0|m_state.000000010~regout\ & ((\u0|sdram_controller_0|active_addr\(17)))) # (!\u0|sdram_controller_0|m_state.000000010~regout\ & (!\u0|sdram_controller_0|i_addr\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|i_addr\(11),
	datac => \u0|sdram_controller_0|m_state.000000010~regout\,
	datad => \u0|sdram_controller_0|active_addr\(17),
	combout => \u0|sdram_controller_0|Selector86~2_combout\);

-- Location: LCCOMB_X9_Y11_N14
\u0|sdram_controller_0|Selector86~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector86~3_combout\ = (\u0|sdram_controller_0|m_state.001000000~regout\) # ((!\u0|sdram_controller_0|m_state.000010000~regout\ & (\u0|sdram_controller_0|Selector86~2_combout\ & !\u0|sdram_controller_0|m_state.000001000~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|m_state.001000000~regout\,
	datab => \u0|sdram_controller_0|m_state.000010000~regout\,
	datac => \u0|sdram_controller_0|Selector86~2_combout\,
	datad => \u0|sdram_controller_0|m_state.000001000~regout\,
	combout => \u0|sdram_controller_0|Selector86~3_combout\);

-- Location: LCFF_X9_Y11_N25
\u0|sdram_controller_0|active_addr[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[36]~13_combout\,
	sload => VCC,
	ena => \u0|sdram_controller_0|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|active_addr\(18));

-- Location: LCCOMB_X9_Y11_N24
\u0|sdram_controller_0|Selector85~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector85~2_combout\ = (\u0|sdram_controller_0|m_state.000000010~regout\ & (\u0|sdram_controller_0|active_addr\(18))) # (!\u0|sdram_controller_0|m_state.000000010~regout\ & ((!\u0|sdram_controller_0|i_addr\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|m_state.000000010~regout\,
	datac => \u0|sdram_controller_0|active_addr\(18),
	datad => \u0|sdram_controller_0|i_addr\(11),
	combout => \u0|sdram_controller_0|Selector85~2_combout\);

-- Location: LCCOMB_X9_Y11_N16
\u0|sdram_controller_0|Selector85~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector85~3_combout\ = (\u0|sdram_controller_0|m_state.001000000~regout\) # ((!\u0|sdram_controller_0|m_state.000010000~regout\ & (\u0|sdram_controller_0|Selector85~2_combout\ & !\u0|sdram_controller_0|m_state.000001000~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|m_state.001000000~regout\,
	datab => \u0|sdram_controller_0|m_state.000010000~regout\,
	datac => \u0|sdram_controller_0|Selector85~2_combout\,
	datad => \u0|sdram_controller_0|m_state.000001000~regout\,
	combout => \u0|sdram_controller_0|Selector85~3_combout\);

-- Location: LCCOMB_X9_Y11_N12
\u0|sdram_controller_0|Selector84~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector84~2_combout\ = (\u0|sdram_controller_0|m_state.000000010~regout\ & (\u0|sdram_controller_0|active_addr\(19))) # (!\u0|sdram_controller_0|m_state.000000010~regout\ & ((!\u0|sdram_controller_0|i_addr\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_controller_0|active_addr\(19),
	datac => \u0|sdram_controller_0|m_state.000000010~regout\,
	datad => \u0|sdram_controller_0|i_addr\(11),
	combout => \u0|sdram_controller_0|Selector84~2_combout\);

-- Location: LCCOMB_X9_Y11_N26
\u0|sdram_controller_0|Selector84~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector84~3_combout\ = (\u0|sdram_controller_0|m_state.001000000~regout\) # ((\u0|sdram_controller_0|Selector84~2_combout\ & (!\u0|sdram_controller_0|m_state.000001000~regout\ & !\u0|sdram_controller_0|m_state.000010000~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|Selector84~2_combout\,
	datab => \u0|sdram_controller_0|m_state.000001000~regout\,
	datac => \u0|sdram_controller_0|m_state.000010000~regout\,
	datad => \u0|sdram_controller_0|m_state.001000000~regout\,
	combout => \u0|sdram_controller_0|Selector84~3_combout\);

-- Location: LCCOMB_X9_Y11_N0
\u0|sdram_controller_0|Selector83~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector83~2_combout\ = (\u0|sdram_controller_0|m_state.000000010~regout\ & (\u0|sdram_controller_0|active_addr\(20))) # (!\u0|sdram_controller_0|m_state.000000010~regout\ & ((!\u0|sdram_controller_0|i_addr\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|m_state.000000010~regout\,
	datab => \u0|sdram_controller_0|active_addr\(20),
	datac => \u0|sdram_controller_0|i_addr\(11),
	combout => \u0|sdram_controller_0|Selector83~2_combout\);

-- Location: LCCOMB_X9_Y11_N4
\u0|sdram_controller_0|Selector83~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector83~3_combout\ = (\u0|sdram_controller_0|m_state.001000000~regout\) # ((\u0|sdram_controller_0|Selector83~2_combout\ & (!\u0|sdram_controller_0|m_state.000010000~regout\ & !\u0|sdram_controller_0|m_state.000001000~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|m_state.001000000~regout\,
	datab => \u0|sdram_controller_0|Selector83~2_combout\,
	datac => \u0|sdram_controller_0|m_state.000010000~regout\,
	datad => \u0|sdram_controller_0|m_state.000001000~regout\,
	combout => \u0|sdram_controller_0|Selector83~3_combout\);

-- Location: LCCOMB_X17_Y12_N12
\u0|cmd_xbar_mux_004|src_data[45]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_004|src_data\(45) = (\u0|cpu_nios|W_alu_result\(9) & ((\u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\) # ((\u0|cmd_xbar_mux_004|arb|grant[0]~1_combout\ & \u0|cpu_nios|F_pc\(7))))) # (!\u0|cpu_nios|W_alu_result\(9) & 
-- (\u0|cmd_xbar_mux_004|arb|grant[0]~1_combout\ & ((\u0|cpu_nios|F_pc\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|W_alu_result\(9),
	datab => \u0|cmd_xbar_mux_004|arb|grant[0]~1_combout\,
	datac => \u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\,
	datad => \u0|cpu_nios|F_pc\(7),
	combout => \u0|cmd_xbar_mux_004|src_data\(45));

-- Location: LCFF_X17_Y12_N13
\u0|width_adapter|width_adapter|address_reg[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_004|src_data\(45),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|width_adapter|width_adapter|data_reg[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter|width_adapter|address_reg\(9));

-- Location: LCCOMB_X16_Y12_N0
\u0|width_adapter|width_adapter|out_data[27]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter|width_adapter|out_data[27]~0_combout\ = (\u0|width_adapter|width_adapter|use_reg~regout\ & ((\u0|width_adapter|width_adapter|address_reg\(9)))) # (!\u0|width_adapter|width_adapter|use_reg~regout\ & (\u0|cmd_xbar_mux_004|src_data\(45)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_004|src_data\(45),
	datab => \u0|width_adapter|width_adapter|use_reg~regout\,
	datac => \u0|width_adapter|width_adapter|address_reg\(9),
	combout => \u0|width_adapter|width_adapter|out_data[27]~0_combout\);

-- Location: LCFF_X16_Y12_N27
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|width_adapter|width_adapter|out_data[27]~0_combout\,
	sload => VCC,
	ena => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0\(26));

-- Location: LCFF_X16_Y12_N1
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|width_adapter|width_adapter|out_data[27]~0_combout\,
	ena => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1\(26));

-- Location: LCCOMB_X16_Y12_N26
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[26]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[26]~0_combout\ = (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address~regout\ & 
-- ((\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1\(26)))) # (!\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address~regout\ & 
-- (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address~regout\,
	datac => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0\(26),
	datad => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1\(26),
	combout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[26]~0_combout\);

-- Location: LCFF_X14_Y11_N27
\u0|sdram_controller_0|active_addr[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[26]~0_combout\,
	sload => VCC,
	ena => \u0|sdram_controller_0|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|active_addr\(8));

-- Location: LCCOMB_X14_Y11_N22
\u0|sdram_controller_0|Selector96~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector96~0_combout\ = (\u0|sdram_controller_0|f_select~combout\ & ((\u0|sdram_controller_0|m_state.000000010~regout\ & ((\u0|sdram_controller_0|active_addr\(8)))) # (!\u0|sdram_controller_0|m_state.000000010~regout\ & 
-- (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[26]~0_combout\)))) # (!\u0|sdram_controller_0|f_select~combout\ & (((\u0|sdram_controller_0|active_addr\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|f_select~combout\,
	datab => \u0|sdram_controller_0|m_state.000000010~regout\,
	datac => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[26]~0_combout\,
	datad => \u0|sdram_controller_0|active_addr\(8),
	combout => \u0|sdram_controller_0|Selector96~0_combout\);

-- Location: LCCOMB_X12_Y11_N0
\u0|sdram_controller_0|WideOr16~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|WideOr16~0_combout\ = (\u0|sdram_controller_0|m_state.000010000~regout\) # ((\u0|sdram_controller_0|m_state.000000010~regout\) # (\u0|sdram_controller_0|m_state.000001000~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|m_state.000010000~regout\,
	datac => \u0|sdram_controller_0|m_state.000000010~regout\,
	datad => \u0|sdram_controller_0|m_state.000001000~regout\,
	combout => \u0|sdram_controller_0|WideOr16~0_combout\);

-- Location: LCCOMB_X16_Y14_N10
\u0|cmd_xbar_mux_004|src_data[58]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|cmd_xbar_mux_004|src_data\(58) = (\u0|cpu_nios|F_pc\(20) & ((\u0|cmd_xbar_mux_004|arb|grant[0]~1_combout\) # ((\u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\ & \u0|cpu_nios|W_alu_result\(22))))) # (!\u0|cpu_nios|F_pc\(20) & 
-- (((\u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\ & \u0|cpu_nios|W_alu_result\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|F_pc\(20),
	datab => \u0|cmd_xbar_mux_004|arb|grant[0]~1_combout\,
	datac => \u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\,
	datad => \u0|cpu_nios|W_alu_result\(22),
	combout => \u0|cmd_xbar_mux_004|src_data\(58));

-- Location: LCFF_X16_Y14_N11
\u0|width_adapter|width_adapter|address_reg[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|cmd_xbar_mux_004|src_data\(58),
	aclr => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|width_adapter|width_adapter|data_reg[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|width_adapter|width_adapter|address_reg\(22));

-- Location: LCCOMB_X16_Y12_N14
\u0|width_adapter|width_adapter|out_data[40]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|width_adapter|width_adapter|out_data[40]~1_combout\ = (\u0|width_adapter|width_adapter|use_reg~regout\ & ((\u0|width_adapter|width_adapter|address_reg\(22)))) # (!\u0|width_adapter|width_adapter|use_reg~regout\ & (\u0|cmd_xbar_mux_004|src_data\(58)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_004|src_data\(58),
	datab => \u0|width_adapter|width_adapter|address_reg\(22),
	datac => \u0|width_adapter|width_adapter|use_reg~regout\,
	combout => \u0|width_adapter|width_adapter|out_data[40]~1_combout\);

-- Location: LCFF_X16_Y12_N13
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1[39]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|width_adapter|width_adapter|out_data[40]~1_combout\,
	sload => VCC,
	ena => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1\(39));

-- Location: LCFF_X16_Y12_N15
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[39]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|width_adapter|width_adapter|out_data[40]~1_combout\,
	ena => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0\(39));

-- Location: LCCOMB_X16_Y12_N12
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[39]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[39]~2_combout\ = (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address~regout\ & 
-- (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1\(39))) # (!\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address~regout\ & 
-- ((\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0\(39))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address~regout\,
	datac => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1\(39),
	datad => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0\(39),
	combout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[39]~2_combout\);

-- Location: LCFF_X12_Y11_N21
\u0|sdram_controller_0|active_addr[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[39]~2_combout\,
	sload => VCC,
	ena => \u0|sdram_controller_0|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|active_addr\(21));

-- Location: LCCOMB_X12_Y11_N10
\u0|sdram_controller_0|Selector95~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector95~0_combout\ = (\u0|sdram_controller_0|m_state.000000010~regout\ & (((\u0|sdram_controller_0|active_addr\(21))))) # (!\u0|sdram_controller_0|m_state.000000010~regout\ & ((\u0|sdram_controller_0|f_select~combout\ & 
-- (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[39]~2_combout\)) # (!\u0|sdram_controller_0|f_select~combout\ & ((\u0|sdram_controller_0|active_addr\(21))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[39]~2_combout\,
	datab => \u0|sdram_controller_0|m_state.000000010~regout\,
	datac => \u0|sdram_controller_0|active_addr\(21),
	datad => \u0|sdram_controller_0|f_select~combout\,
	combout => \u0|sdram_controller_0|Selector95~0_combout\);

-- Location: LCCOMB_X16_Y12_N8
\u0|sdram_controller_0|comb~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|comb~0_combout\ = (!\u0|width_adapter|width_adapter|use_reg~regout\ & ((\u0|cmd_xbar_mux_004|arb|grant[0]~1_combout\) # ((\u0|cpu_nios|d_byteenable\(0) & \u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu_nios|d_byteenable\(0),
	datab => \u0|cmd_xbar_mux_004|arb|grant[0]~1_combout\,
	datac => \u0|width_adapter|width_adapter|use_reg~regout\,
	datad => \u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\,
	combout => \u0|sdram_controller_0|comb~0_combout\);

-- Location: LCCOMB_X16_Y12_N20
\u0|sdram_controller_0|comb~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|comb~1_combout\ = (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|m0_write~combout\ & (!\u0|sdram_controller_0|comb~0_combout\ & 
-- ((!\u0|width_adapter|width_adapter|byteen_reg\(0)) # (!\u0|width_adapter|width_adapter|use_reg~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|m0_write~combout\,
	datab => \u0|width_adapter|width_adapter|use_reg~regout\,
	datac => \u0|sdram_controller_0|comb~0_combout\,
	datad => \u0|width_adapter|width_adapter|byteen_reg\(0),
	combout => \u0|sdram_controller_0|comb~1_combout\);

-- Location: LCFF_X16_Y12_N23
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u0|sdram_controller_0|comb~1_combout\,
	sload => VCC,
	ena => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0\(16));

-- Location: LCFF_X16_Y12_N21
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0|comb~1_combout\,
	ena => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1\(16));

-- Location: LCCOMB_X12_Y11_N4
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[16]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[16]~23_combout\ = (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address~regout\ & 
-- ((\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1\(16)))) # (!\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address~regout\ & 
-- (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0\(16),
	datac => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address~regout\,
	datad => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1\(16),
	combout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[16]~23_combout\);

-- Location: LCFF_X12_Y11_N5
\u0|sdram_controller_0|active_dqm[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[16]~23_combout\,
	ena => \u0|sdram_controller_0|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|active_dqm\(0));

-- Location: LCCOMB_X12_Y11_N14
\u0|sdram_controller_0|Selector114~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector114~0_combout\ = (\u0|sdram_controller_0|f_select~combout\ & ((\u0|sdram_controller_0|m_state.000000010~regout\ & ((\u0|sdram_controller_0|active_dqm\(0)))) # (!\u0|sdram_controller_0|m_state.000000010~regout\ & 
-- (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[16]~23_combout\)))) # (!\u0|sdram_controller_0|f_select~combout\ & (((\u0|sdram_controller_0|active_dqm\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|f_select~combout\,
	datab => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[16]~23_combout\,
	datac => \u0|sdram_controller_0|m_state.000000010~regout\,
	datad => \u0|sdram_controller_0|active_dqm\(0),
	combout => \u0|sdram_controller_0|Selector114~0_combout\);

-- Location: LCCOMB_X14_Y14_N10
\u0|sdram_controller_0|comb~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|comb~2_combout\ = (!\u0|width_adapter|width_adapter|use_reg~regout\ & ((\u0|cmd_xbar_mux_004|arb|grant[0]~1_combout\) # ((\u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\ & \u0|cpu_nios|d_byteenable\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cmd_xbar_mux_004|arb|grant[0]~1_combout\,
	datab => \u0|cmd_xbar_mux_004|arb|grant[1]~0_combout\,
	datac => \u0|width_adapter|width_adapter|use_reg~regout\,
	datad => \u0|cpu_nios|d_byteenable\(1),
	combout => \u0|sdram_controller_0|comb~2_combout\);

-- Location: LCCOMB_X14_Y12_N20
\u0|sdram_controller_0|comb~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|comb~3_combout\ = (!\u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|m0_write~combout\ & (!\u0|sdram_controller_0|comb~2_combout\ & 
-- ((!\u0|width_adapter|width_adapter|byteen_reg\(1)) # (!\u0|width_adapter|width_adapter|use_reg~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|m0_write~combout\,
	datab => \u0|width_adapter|width_adapter|use_reg~regout\,
	datac => \u0|width_adapter|width_adapter|byteen_reg\(1),
	datad => \u0|sdram_controller_0|comb~2_combout\,
	combout => \u0|sdram_controller_0|comb~3_combout\);

-- Location: LCCOMB_X12_Y11_N18
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1[17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1[17]~feeder_combout\ = \u0|sdram_controller_0|comb~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|sdram_controller_0|comb~3_combout\,
	combout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1[17]~feeder_combout\);

-- Location: LCFF_X12_Y11_N19
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1[17]~feeder_combout\,
	ena => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1\(17));

-- Location: LCCOMB_X12_Y11_N24
\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[17]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[17]~24_combout\ = (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address~regout\ & 
-- ((\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1\(17)))) # (!\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address~regout\ & 
-- (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_0\(17),
	datab => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|entry_1\(17),
	datac => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address~regout\,
	combout => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[17]~24_combout\);

-- Location: LCFF_X12_Y11_N25
\u0|sdram_controller_0|active_dqm[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[17]~24_combout\,
	ena => \u0|sdram_controller_0|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|active_dqm\(1));

-- Location: LCCOMB_X12_Y11_N12
\u0|sdram_controller_0|Selector113~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector113~0_combout\ = (\u0|sdram_controller_0|m_state.000000010~regout\ & (((\u0|sdram_controller_0|active_dqm\(1))))) # (!\u0|sdram_controller_0|m_state.000000010~regout\ & ((\u0|sdram_controller_0|f_select~combout\ & 
-- (\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[17]~24_combout\)) # (!\u0|sdram_controller_0|f_select~combout\ & ((\u0|sdram_controller_0|active_dqm\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_data[17]~24_combout\,
	datab => \u0|sdram_controller_0|active_dqm\(1),
	datac => \u0|sdram_controller_0|m_state.000000010~regout\,
	datad => \u0|sdram_controller_0|f_select~combout\,
	combout => \u0|sdram_controller_0|Selector113~0_combout\);

-- Location: CLKCTRL_X0_Y1_N1
\clockPLL_inst|altpll_component|_clk1~clkctrl_e_DRAM_CLK\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "external clock output",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clockPLL_inst|altpll_component|_clk1~clkctrl_e_DRAM_CLK_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clockPLL_inst|altpll_component|_clk1~clkctrl_e_DRAM_CLK_outclk\);

-- Location: LCCOMB_X9_Y11_N6
\u0|sdram_controller_0|active_cs_n~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|active_cs_n~1_combout\ = (\u0|sdram_controller_0|active_cs_n~0_combout\ & ((\u0|sdram_controller_0|refresh_request~regout\) # ((\u0|sdram_controller_0|active_cs_n~regout\ & 
-- !\u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|Equal1~0_combout\)))) # (!\u0|sdram_controller_0|active_cs_n~0_combout\ & (((\u0|sdram_controller_0|active_cs_n~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|active_cs_n~0_combout\,
	datab => \u0|sdram_controller_0|refresh_request~regout\,
	datac => \u0|sdram_controller_0|active_cs_n~regout\,
	datad => \u0|sdram_controller_0|the_Nios_Qsys_sdram_controller_0_input_efifo_module|Equal1~0_combout\,
	combout => \u0|sdram_controller_0|active_cs_n~1_combout\);

-- Location: LCFF_X9_Y11_N7
\u0|sdram_controller_0|active_cs_n\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u0|sdram_controller_0|active_cs_n~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u0|sdram_controller_0|active_cs_n~regout\);

-- Location: LCCOMB_X9_Y11_N30
\u0|sdram_controller_0|Selector19~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector19~0_combout\ = (!\u0|sdram_controller_0|m_state.000000001~regout\ & ((\u0|sdram_controller_0|init_done~regout\ & ((!\u0|sdram_controller_0|refresh_request~regout\))) # (!\u0|sdram_controller_0|init_done~regout\ & 
-- (!\u0|sdram_controller_0|i_cmd\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|i_cmd\(3),
	datab => \u0|sdram_controller_0|refresh_request~regout\,
	datac => \u0|sdram_controller_0|init_done~regout\,
	datad => \u0|sdram_controller_0|m_state.000000001~regout\,
	combout => \u0|sdram_controller_0|Selector19~0_combout\);

-- Location: LCCOMB_X9_Y11_N8
\u0|sdram_controller_0|Selector19~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector19~1_combout\ = (!\u0|sdram_controller_0|m_state.001000000~regout\ & (\u0|sdram_controller_0|m_state.000000001~regout\ & (!\u0|sdram_controller_0|m_state.010000000~regout\ & 
-- !\u0|sdram_controller_0|m_state.000000100~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|m_state.001000000~regout\,
	datab => \u0|sdram_controller_0|m_state.000000001~regout\,
	datac => \u0|sdram_controller_0|m_state.010000000~regout\,
	datad => \u0|sdram_controller_0|m_state.000000100~regout\,
	combout => \u0|sdram_controller_0|Selector19~1_combout\);

-- Location: LCCOMB_X8_Y10_N10
\u0|sdram_controller_0|Selector19~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector19~2_combout\ = (\u0|sdram_controller_0|refresh_request~regout\ & (((!\u0|sdram_controller_0|m_next.010000000~regout\ & \u0|sdram_controller_0|m_state.000000100~regout\)))) # (!\u0|sdram_controller_0|refresh_request~regout\ 
-- & ((\u0|sdram_controller_0|m_state.001000000~regout\) # ((!\u0|sdram_controller_0|m_next.010000000~regout\ & \u0|sdram_controller_0|m_state.000000100~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|refresh_request~regout\,
	datab => \u0|sdram_controller_0|m_state.001000000~regout\,
	datac => \u0|sdram_controller_0|m_next.010000000~regout\,
	datad => \u0|sdram_controller_0|m_state.000000100~regout\,
	combout => \u0|sdram_controller_0|Selector19~2_combout\);

-- Location: LCCOMB_X9_Y11_N18
\u0|sdram_controller_0|Selector19~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector19~3_combout\ = (!\u0|sdram_controller_0|Selector19~0_combout\ & (((!\u0|sdram_controller_0|Selector19~1_combout\ & !\u0|sdram_controller_0|Selector19~2_combout\)) # (!\u0|sdram_controller_0|active_cs_n~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|active_cs_n~regout\,
	datab => \u0|sdram_controller_0|Selector19~0_combout\,
	datac => \u0|sdram_controller_0|Selector19~1_combout\,
	datad => \u0|sdram_controller_0|Selector19~2_combout\,
	combout => \u0|sdram_controller_0|Selector19~3_combout\);

-- Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\altera_reserved_tms~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_altera_reserved_tms,
	combout => \altera_reserved_tms~combout\);

-- Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LCD_DATA[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => LCD_DATA(0));

-- Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LCD_DATA[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => LCD_DATA(1));

-- Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LCD_DATA[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => LCD_DATA(2));

-- Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LCD_DATA[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => LCD_DATA(3));

-- Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LCD_DATA[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => LCD_DATA(4));

-- Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LCD_DATA[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => LCD_DATA(5));

-- Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LCD_DATA[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => LCD_DATA(6));

-- Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LCD_DATA[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => LCD_DATA(7));

-- Location: PIN_D25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_0(0));

-- Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_0(1));

-- Location: PIN_E26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_0(2));

-- Location: PIN_E25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_0(3));

-- Location: PIN_F24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_0(4));

-- Location: PIN_F23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_0(5));

-- Location: PIN_J21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_0(6));

-- Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_0(7));

-- Location: PIN_F25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_0(8));

-- Location: PIN_F26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_0(9));

-- Location: PIN_N18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_0(10));

-- Location: PIN_P18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_0(11));

-- Location: PIN_G23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_0(12));

-- Location: PIN_G24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_0(13));

-- Location: PIN_K22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_0(14));

-- Location: PIN_G25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_0(15));

-- Location: PIN_H23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_0(16));

-- Location: PIN_H24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_0(17));

-- Location: PIN_J23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_0(18));

-- Location: PIN_J24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_0(19));

-- Location: PIN_H25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_0(20));

-- Location: PIN_H26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_0(21));

-- Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_0(22));

-- Location: PIN_K18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_0(23));

-- Location: PIN_K19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_0(24));

-- Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_0(25));

-- Location: PIN_K23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_0(26));

-- Location: PIN_K24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_0(27));

-- Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_0(28));

-- Location: PIN_L20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_0(29));

-- Location: PIN_J25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_0(30));

-- Location: PIN_J26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_0(31));

-- Location: PIN_L23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[32]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_0(32));

-- Location: PIN_L24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[33]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_0(33));

-- Location: PIN_L25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[34]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_0(34));

-- Location: PIN_L19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[35]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_0(35));

-- Location: PIN_K25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(0));

-- Location: PIN_K26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(1));

-- Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(2));

-- Location: PIN_M23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(3));

-- Location: PIN_M19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(4));

-- Location: PIN_M20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(5));

-- Location: PIN_N20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(6));

-- Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(7));

-- Location: PIN_M24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(8));

-- Location: PIN_M25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(9));

-- Location: PIN_N24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(10));

-- Location: PIN_P24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(11));

-- Location: PIN_R25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(12));

-- Location: PIN_R24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(13));

-- Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(14));

-- Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(15));

-- Location: PIN_T23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(16));

-- Location: PIN_T24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(17));

-- Location: PIN_T25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(18));

-- Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(19));

-- Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(20));

-- Location: PIN_T20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(21));

-- Location: PIN_U26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(22));

-- Location: PIN_U25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(23));

-- Location: PIN_U23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(24));

-- Location: PIN_U24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(25));

-- Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(26));

-- Location: PIN_T19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(27));

-- Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(28));

-- Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(29));

-- Location: PIN_V26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(30));

-- Location: PIN_V25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(31));

-- Location: PIN_V24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[32]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(32));

-- Location: PIN_V23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[33]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(33));

-- Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[34]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(34));

-- Location: PIN_W23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[35]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(35));

-- Location: PIN_C24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PS2_DAT~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => PS2_DAT);

-- Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\I2C_SDAT~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => I2C_SDAT);

-- Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ENET_DATA[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ENET_DATA(0));

-- Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ENET_DATA[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ENET_DATA(1));

-- Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ENET_DATA[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ENET_DATA(2));

-- Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ENET_DATA[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ENET_DATA(3));

-- Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ENET_DATA[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ENET_DATA(4));

-- Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ENET_DATA[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ENET_DATA(5));

-- Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ENET_DATA[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ENET_DATA(6));

-- Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ENET_DATA[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ENET_DATA(7));

-- Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ENET_DATA[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ENET_DATA(8));

-- Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ENET_DATA[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ENET_DATA(9));

-- Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ENET_DATA[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ENET_DATA(10));

-- Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ENET_DATA[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ENET_DATA(11));

-- Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ENET_DATA[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ENET_DATA(12));

-- Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ENET_DATA[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ENET_DATA(13));

-- Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ENET_DATA[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ENET_DATA(14));

-- Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ENET_DATA[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ENET_DATA(15));

-- Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\OTG_DATA[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => OTG_DATA(0));

-- Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\OTG_DATA[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => OTG_DATA(1));

-- Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\OTG_DATA[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => OTG_DATA(2));

-- Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\OTG_DATA[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => OTG_DATA(3));

-- Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\OTG_DATA[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => OTG_DATA(4));

-- Location: PIN_J8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\OTG_DATA[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => OTG_DATA(5));

-- Location: PIN_J7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\OTG_DATA[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => OTG_DATA(6));

-- Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\OTG_DATA[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => OTG_DATA(7));

-- Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\OTG_DATA[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => OTG_DATA(8));

-- Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\OTG_DATA[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => OTG_DATA(9));

-- Location: PIN_K6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\OTG_DATA[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => OTG_DATA(10));

-- Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\OTG_DATA[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => OTG_DATA(11));

-- Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\OTG_DATA[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => OTG_DATA(12));

-- Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\OTG_DATA[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => OTG_DATA(13));

-- Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\OTG_DATA[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => OTG_DATA(14));

-- Location: PIN_K8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\OTG_DATA[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => OTG_DATA(15));

-- Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\OTG_FSPEED~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => OTG_FSPEED);

-- Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\OTG_LSPEED~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => OTG_LSPEED);

-- Location: PIN_AD8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DQ[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => SRAM_DQ(0));

-- Location: PIN_AE6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DQ[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => SRAM_DQ(1));

-- Location: PIN_AF6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DQ[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => SRAM_DQ(2));

-- Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DQ[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => SRAM_DQ(3));

-- Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DQ[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => SRAM_DQ(4));

-- Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DQ[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => SRAM_DQ(5));

-- Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DQ[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => SRAM_DQ(6));

-- Location: PIN_Y11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DQ[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => SRAM_DQ(7));

-- Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DQ[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => SRAM_DQ(8));

-- Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DQ[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => SRAM_DQ(9));

-- Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DQ[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => SRAM_DQ(10));

-- Location: PIN_AF8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DQ[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => SRAM_DQ(11));

-- Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DQ[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => SRAM_DQ(12));

-- Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DQ[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => SRAM_DQ(13));

-- Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DQ[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => SRAM_DQ(14));

-- Location: PIN_AC10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DQ[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => SRAM_DQ(15));

-- Location: PIN_AD19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\FL_DQ[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => FL_DQ(0));

-- Location: PIN_AC19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\FL_DQ[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => FL_DQ(1));

-- Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\FL_DQ[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => FL_DQ(2));

-- Location: PIN_AE20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\FL_DQ[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => FL_DQ(3));

-- Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\FL_DQ[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => FL_DQ(4));

-- Location: PIN_AC20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\FL_DQ[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => FL_DQ(5));

-- Location: PIN_AF21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\FL_DQ[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => FL_DQ(6));

-- Location: PIN_AE21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\FL_DQ[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => FL_DQ(7));

-- Location: PIN_AD24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SD_DAT~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => SD_DAT);

-- Location: LCCOMB_X54_Y10_N0
\auto_hub|~GND\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
;

-- Location: LCCOMB_X17_Y21_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout\);

-- Location: LCCOMB_X20_Y20_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout\);

-- Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\CLOCK_27~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_CLOCK_27);

-- Location: PIN_P26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\EXT_CLOCK~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_EXT_CLOCK);

-- Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\KEY[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_KEY(1));

-- Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\KEY[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_KEY(2));

-- Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\KEY[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_KEY(3));

-- Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|leds|data_out\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(0));

-- Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|leds|data_out\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(1));

-- Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|leds|data_out\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(2));

-- Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|leds|data_out\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(3));

-- Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|leds|data_out\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(4));

-- Location: PIN_AD23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|leds|data_out\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(5));

-- Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|leds|data_out\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(6));

-- Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|leds|data_out\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(7));

-- Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|leds|data_out\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(8));

-- Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|leds|data_out\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(9));

-- Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|leds|data_out\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(10));

-- Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|leds|data_out\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(11));

-- Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|leds|data_out\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(12));

-- Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|leds|data_out\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(13));

-- Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|leds|data_out\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(14));

-- Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|leds|data_out\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(15));

-- Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|leds|data_out\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(16));

-- Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|leds|data_out\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(17));

-- Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDG[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDG(0));

-- Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDG[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDG(1));

-- Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDG[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDG(2));

-- Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDG[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDG(3));

-- Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDG[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDG(4));

-- Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDG[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDG(5));

-- Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDG[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDG(6));

-- Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDG[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDG(7));

-- Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDG[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDG(8));

-- Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX0[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX0(0));

-- Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX0[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX0(1));

-- Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX0[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX0(2));

-- Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX0[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX0(3));

-- Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX0[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX0(4));

-- Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX0[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX0(5));

-- Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX0[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX0(6));

-- Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX1[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX1(0));

-- Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX1[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX1(1));

-- Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX1[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX1(2));

-- Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX1[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX1(3));

-- Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX1[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX1(4));

-- Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX1[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX1(5));

-- Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX1[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX1(6));

-- Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX2[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX2(0));

-- Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX2[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX2(1));

-- Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX2[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX2(2));

-- Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX2[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX2(3));

-- Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX2[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX2(4));

-- Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX2[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX2(5));

-- Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX2[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX2(6));

-- Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX3[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX3(0));

-- Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX3[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX3(1));

-- Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX3[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX3(2));

-- Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX3[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX3(3));

-- Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX3[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX3(4));

-- Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX3[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX3(5));

-- Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX3[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX3(6));

-- Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX4[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX4(0));

-- Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX4[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX4(1));

-- Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX4[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX4(2));

-- Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX4[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX4(3));

-- Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX4[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX4(4));

-- Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX4[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX4(5));

-- Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX4[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX4(6));

-- Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX5[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX5(0));

-- Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX5[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX5(1));

-- Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX5[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX5(2));

-- Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX5[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX5(3));

-- Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX5[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX5(4));

-- Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX5[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX5(5));

-- Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX5[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX5(6));

-- Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX6[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX6(0));

-- Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX6[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX6(1));

-- Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX6[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX6(2));

-- Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX6[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX6(3));

-- Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX6[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX6(4));

-- Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX6[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX6(5));

-- Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX6[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX6(6));

-- Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX7[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX7(0));

-- Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX7[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX7(1));

-- Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX7[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX7(2));

-- Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX7[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX7(3));

-- Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX7[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX7(4));

-- Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX7[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX7(5));

-- Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX7[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX7(6));

-- Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LCD_RW~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LCD_RW);

-- Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LCD_EN~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LCD_EN);

-- Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LCD_RS~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LCD_RS);

-- Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LCD_ON~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LCD_ON);

-- Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LCD_BLON~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LCD_BLON);

-- Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_R[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_R(0));

-- Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_R[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_R(1));

-- Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_R[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_R(2));

-- Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_R[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_R(3));

-- Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_R[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_R(4));

-- Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_R[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_R(5));

-- Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_R[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_R(6));

-- Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_R[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_R(7));

-- Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_R[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_R(8));

-- Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_R[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_R(9));

-- Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_G[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_G(0));

-- Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_G[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_G(1));

-- Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_G[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_G(2));

-- Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_G[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_G(3));

-- Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_G[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_G(4));

-- Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_G[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_G(5));

-- Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_G[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_G(6));

-- Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_G[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_G(7));

-- Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_G[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_G(8));

-- Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_G[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_G(9));

-- Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_B[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_B(0));

-- Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_B[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_B(1));

-- Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_B[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_B(2));

-- Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_B[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_B(3));

-- Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_B[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_B(4));

-- Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_B[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_B(5));

-- Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_B[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_B(6));

-- Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_B[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_B(7));

-- Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_B[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_B(8));

-- Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_B[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_B(9));

-- Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_CLK~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_CLK);

-- Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_BLANK~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_BLANK);

-- Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_HS~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_HS);

-- Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_VS~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_VS);

-- Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_SYNC~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_SYNC);

-- Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\AUD_XCK~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_AUD_XCK);

-- Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\AUD_BCLK~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_AUD_BCLK);

-- Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\AUD_DACDAT~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_AUD_DACDAT);

-- Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\AUD_DACLRCK~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_AUD_DACLRCK);

-- Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\AUD_ADCDAT~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_AUD_ADCDAT);

-- Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\AUD_ADCLRCL~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_AUD_ADCLRCL);

-- Location: PIN_C25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\UART_RXD~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_UART_RXD);

-- Location: PIN_B25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\UART_TXD~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_UART_TXD);

-- Location: PIN_D26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PS2_CLK~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PS2_CLK);

-- Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\I2C_SCLK~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_I2C_SCLK);

-- Location: PIN_B24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ENET_CLK~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ENET_CLK);

-- Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ENET_CMD~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ENET_CMD);

-- Location: PIN_A23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ENET_CS_N~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ENET_CS_N);

-- Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ENET_INT~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_ENET_INT);

-- Location: PIN_A22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ENET_RD_N~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ENET_RD_N);

-- Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ENET_WR_N~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ENET_WR_N);

-- Location: PIN_B23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ENET_RST_N~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ENET_RST_N);

-- Location: PIN_J9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\TD_DATA[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_TD_DATA(0));

-- Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\TD_DATA[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_TD_DATA(1));

-- Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\TD_DATA[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_TD_DATA(2));

-- Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\TD_DATA[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_TD_DATA(3));

-- Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\TD_DATA[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_TD_DATA(4));

-- Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\TD_DATA[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_TD_DATA(5));

-- Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\TD_DATA[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_TD_DATA(6));

-- Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\TD_DATA[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_TD_DATA(7));

-- Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\TD_HS~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_TD_HS);

-- Location: PIN_K9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\TD_VS~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_TD_VS);

-- Location: PIN_K17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\TD_CLK27~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_TD_CLK27);

-- Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\TD_RESET~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_TD_RESET);

-- Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\OTG_ADDR[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_OTG_ADDR(0));

-- Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\OTG_ADDR[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_OTG_ADDR(1));

-- Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\OTG_CS_N~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_OTG_CS_N);

-- Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\OTG_RD_N~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_OTG_RD_N);

-- Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\OTG_WR_N~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_OTG_WR_N);

-- Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\OTG_RST_N~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_OTG_RST_N);

-- Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\OTG_INT0~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_OTG_INT0);

-- Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\OTG_INT1~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_OTG_INT1);

-- Location: PIN_F6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\OTG_DREQ0~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_OTG_DREQ0);

-- Location: PIN_E5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\OTG_DREQ1~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_OTG_DREQ1);

-- Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\OTG_DACK0_N~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_OTG_DACK0_N);

-- Location: PIN_B2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\OTG_DACK1_N~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_OTG_DACK1_N);

-- Location: PIN_AE24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\IRDA_TXD~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_IRDA_TXD);

-- Location: PIN_AE25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\IRDA_RXD~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_IRDA_RXD);

-- Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_ADDR[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "preset")
-- pragma translate_on
PORT MAP (
	datain => \u0|sdram_controller_0|Selector94~1_combout\,
	outclk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	outclkena => \u0|sdram_controller_0|m_addr[6]~2_combout\,
	areset => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sreset => \u0|sdram_controller_0|m_state.001000000~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DRAM_ADDR(0));

-- Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_ADDR[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "preset")
-- pragma translate_on
PORT MAP (
	datain => \u0|sdram_controller_0|Selector93~1_combout\,
	outclk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	outclkena => \u0|sdram_controller_0|m_addr[6]~2_combout\,
	areset => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sreset => \u0|sdram_controller_0|m_state.001000000~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DRAM_ADDR(1));

-- Location: PIN_V3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_ADDR[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "preset")
-- pragma translate_on
PORT MAP (
	datain => \u0|sdram_controller_0|Selector92~1_combout\,
	outclk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	outclkena => \u0|sdram_controller_0|m_addr[6]~2_combout\,
	areset => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sreset => \u0|sdram_controller_0|m_state.001000000~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DRAM_ADDR(2));

-- Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_ADDR[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "preset")
-- pragma translate_on
PORT MAP (
	datain => \u0|sdram_controller_0|Selector91~1_combout\,
	outclk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	outclkena => \u0|sdram_controller_0|m_addr[6]~2_combout\,
	areset => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sreset => \u0|sdram_controller_0|m_state.001000000~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DRAM_ADDR(3));

-- Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_ADDR[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "preset")
-- pragma translate_on
PORT MAP (
	datain => \u0|sdram_controller_0|Selector90~1_combout\,
	outclk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	outclkena => \u0|sdram_controller_0|m_addr[6]~2_combout\,
	areset => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sreset => \u0|sdram_controller_0|m_state.001000000~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DRAM_ADDR(4));

-- Location: PIN_U6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_ADDR[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "preset")
-- pragma translate_on
PORT MAP (
	datain => \u0|sdram_controller_0|Selector89~1_combout\,
	outclk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	outclkena => \u0|sdram_controller_0|m_addr[6]~2_combout\,
	areset => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sreset => \u0|sdram_controller_0|m_state.001000000~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DRAM_ADDR(5));

-- Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_ADDR[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "preset")
-- pragma translate_on
PORT MAP (
	datain => \u0|sdram_controller_0|Selector88~1_combout\,
	outclk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	outclkena => \u0|sdram_controller_0|m_addr[6]~2_combout\,
	areset => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sreset => \u0|sdram_controller_0|m_state.001000000~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DRAM_ADDR(6));

-- Location: PIN_U5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_ADDR[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "preset")
-- pragma translate_on
PORT MAP (
	datain => \u0|sdram_controller_0|Selector87~1_combout\,
	outclk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	outclkena => \u0|sdram_controller_0|m_addr[6]~2_combout\,
	areset => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sreset => \u0|sdram_controller_0|m_state.001000000~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DRAM_ADDR(7));

-- Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_ADDR[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|sdram_controller_0|Selector86~3_combout\,
	outclk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	outclkena => \u0|sdram_controller_0|m_addr[6]~2_combout\,
	areset => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DRAM_ADDR(8));

-- Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_ADDR[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|sdram_controller_0|Selector85~3_combout\,
	outclk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	outclkena => \u0|sdram_controller_0|m_addr[6]~2_combout\,
	areset => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DRAM_ADDR(9));

-- Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_ADDR[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|sdram_controller_0|Selector84~3_combout\,
	outclk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	outclkena => \u0|sdram_controller_0|m_addr[6]~2_combout\,
	areset => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DRAM_ADDR(10));

-- Location: PIN_V5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_ADDR[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|sdram_controller_0|Selector83~3_combout\,
	outclk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	outclkena => \u0|sdram_controller_0|m_addr[6]~2_combout\,
	areset => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DRAM_ADDR(11));

-- Location: PIN_AE2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_BA_0~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|sdram_controller_0|Selector96~0_combout\,
	outclk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	outclkena => \u0|sdram_controller_0|WideOr16~0_combout\,
	areset => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DRAM_BA_0);

-- Location: PIN_AE3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_BA_1~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|sdram_controller_0|Selector95~0_combout\,
	outclk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	outclkena => \u0|sdram_controller_0|WideOr16~0_combout\,
	areset => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DRAM_BA_1);

-- Location: PIN_AD2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_LDQM~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|sdram_controller_0|Selector114~0_combout\,
	outclk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	outclkena => \u0|sdram_controller_0|WideOr16~0_combout\,
	areset => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DRAM_LDQM);

-- Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_UDQM~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|sdram_controller_0|Selector113~0_combout\,
	outclk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	outclkena => \u0|sdram_controller_0|WideOr16~0_combout\,
	areset => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DRAM_UDQM);

-- Location: PIN_AB4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_RAS_N~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "preset",
	output_power_up => "high",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|sdram_controller_0|ALT_INV_Selector20~0_combout\,
	outclk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	areset => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DRAM_RAS_N);

-- Location: PIN_AB3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_CAS_N~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "preset",
	output_power_up => "high",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|sdram_controller_0|ALT_INV_Selector21~1_combout\,
	outclk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	areset => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DRAM_CAS_N);

-- Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_CKE~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DRAM_CKE);

-- Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_CLK~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \clockPLL_inst|altpll_component|_clk1~clkctrl_e_DRAM_CLK_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DRAM_CLK);

-- Location: PIN_AD3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_WE_N~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "preset",
	output_power_up => "high",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|sdram_controller_0|ALT_INV_Selector22~1_combout\,
	outclk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	areset => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DRAM_WE_N);

-- Location: PIN_AC3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_CS_N~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "preset",
	output_power_up => "high",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u0|sdram_controller_0|ALT_INV_Selector19~3_combout\,
	outclk => \clockPLL_inst|altpll_component|_clk0~clkctrl_outclk\,
	areset => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DRAM_CS_N);

-- Location: PIN_AE4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDR[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDR(0));

-- Location: PIN_AF4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDR[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDR(1));

-- Location: PIN_AC5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDR[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDR(2));

-- Location: PIN_AC6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDR[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDR(3));

-- Location: PIN_AD4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDR[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDR(4));

-- Location: PIN_AD5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDR[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDR(5));

-- Location: PIN_AE5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDR[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDR(6));

-- Location: PIN_AF5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDR[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDR(7));

-- Location: PIN_AD6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDR[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDR(8));

-- Location: PIN_AD7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDR[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDR(9));

-- Location: PIN_V10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDR[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDR(10));

-- Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDR[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDR(11));

-- Location: PIN_AC7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDR[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDR(12));

-- Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDR[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDR(13));

-- Location: PIN_W10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDR[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDR(14));

-- Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDR[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDR(15));

-- Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDR[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDR(16));

-- Location: PIN_AC8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDR[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDR(17));

-- Location: PIN_AE10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_WE_N~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_WE_N);

-- Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_OE_N~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_OE_N);

-- Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_UB_N~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_UB_N);

-- Location: PIN_AE9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_LB_N~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_LB_N);

-- Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_CE_N~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_CE_N);

-- Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\FL_ADDR[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_FL_ADDR(0));

-- Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\FL_ADDR[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_FL_ADDR(1));

-- Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\FL_ADDR[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_FL_ADDR(2));

-- Location: PIN_AF19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\FL_ADDR[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_FL_ADDR(3));

-- Location: PIN_AE18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\FL_ADDR[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_FL_ADDR(4));

-- Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\FL_ADDR[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_FL_ADDR(5));

-- Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\FL_ADDR[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_FL_ADDR(6));

-- Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\FL_ADDR[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_FL_ADDR(7));

-- Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\FL_ADDR[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_FL_ADDR(8));

-- Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\FL_ADDR[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_FL_ADDR(9));

-- Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\FL_ADDR[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_FL_ADDR(10));

-- Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\FL_ADDR[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_FL_ADDR(11));

-- Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\FL_ADDR[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_FL_ADDR(12));

-- Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\FL_ADDR[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_FL_ADDR(13));

-- Location: PIN_AC16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\FL_ADDR[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_FL_ADDR(14));

-- Location: PIN_AD16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\FL_ADDR[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_FL_ADDR(15));

-- Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\FL_ADDR[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_FL_ADDR(16));

-- Location: PIN_AC15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\FL_ADDR[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_FL_ADDR(17));

-- Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\FL_ADDR[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_FL_ADDR(18));

-- Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\FL_ADDR[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_FL_ADDR(19));

-- Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\FL_ADDR[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_FL_ADDR(20));

-- Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\FL_ADDR[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_FL_ADDR(21));

-- Location: PIN_V17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\FL_CE_N~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_FL_CE_N);

-- Location: PIN_W17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\FL_OE_N~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_FL_OE_N);

-- Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\FL_RST_N~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_FL_RST_N);

-- Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\FL_WE_N~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_FL_WE_N);

-- Location: PIN_AC23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SD_DAT3~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SD_DAT3);

-- Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SD_CMD~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SD_CMD);

-- Location: PIN_AD25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SD_CLK~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SD_CLK);

-- Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\altera_reserved_tdo~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \altera_internal_jtag~TDO\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_altera_reserved_tdo);
END structure;


