Dec 17 16:48:04.691 VTTY: Console port: waiting connection on tcp port 5011 for protocol IPv4 (FD 10)
Dec 17 16:48:04.692 slot0: C/H/S settings = 0/4/32
Dec 17 16:48:04.692 slot1: C/H/S settings = 0/4/32
Dec 17 16:48:04.931 C3725_BOOT: starting instance (CPU0 PC=0xffffffffbfc00000,idle_pc=0x60a6a1e0,JIT on)
Dec 17 16:48:04.931 CPU0: CPU_STATE: Starting CPU (old state=2)...
Dec 17 16:48:05.092 ROM: Microcode has started.
Dec 17 16:48:05.098 ROM: trying to read bootvar 'WARM_REBOOT'
Dec 17 16:48:05.179 CPU0: IO_FPGA: write to unknown addr 0x34, value=0x22, pc=0x602417c4 (size=2)
Dec 17 16:48:05.179 ROM: unhandled syscall 0x00000047 at pc=0x60a64294 (a1=0x80007dac,a2=0x62d3f9fc,a3=0x0000011c)
Dec 17 16:48:05.482 ROM: trying to read bootvar 'RANDOM_NUM'
Dec 17 16:48:05.500 CPU0: PCI: read request for device 'gt96100' at pc=0x6024ce84: bus=0,device=0,function=0,reg=0x00
Dec 17 16:48:05.500 CPU0: PCI: read request for device 'gt96100' at pc=0x6024ce88: bus=0,device=0,function=0,reg=0x00
Dec 17 16:48:05.500 CPU0: PCI: read request for device 'gt96100' at pc=0x6024cc38: bus=0,device=0,function=0,reg=0x08
Dec 17 16:48:05.500 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x10
Dec 17 16:48:05.500 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x10
Dec 17 16:48:05.500 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x90
Dec 17 16:48:05.500 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x90
Dec 17 16:48:05.500 CPU0: PCI: write request (data=0x10000000) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x14
Dec 17 16:48:05.500 CPU0: PCI: write request (data=0x10000000) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x14
Dec 17 16:48:05.500 CPU0: PCI: write request (data=0x10000000) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x94
Dec 17 16:48:05.500 CPU0: PCI: write request (data=0x10000000) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x94
Dec 17 16:48:05.500 CPU0: PCI: write request (data=0x14000000) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x20
Dec 17 16:48:05.500 CPU0: PCI: write request (data=0x14000000) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x20
Dec 17 16:48:05.500 CPU0: PCI: write request (data=0x14000000) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0xa0
Dec 17 16:48:05.500 CPU0: PCI: write request (data=0x14000000) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0xa0
Dec 17 16:48:05.500 CPU0: PCI: write request (data=0x00000146) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x04
Dec 17 16:48:05.500 CPU0: PCI: write request (data=0x00000146) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x04
Dec 17 16:48:05.500 CPU0: PCI: write request (data=0x00000146) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x84
Dec 17 16:48:05.500 CPU0: PCI: write request (data=0x00000146) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x84
Dec 17 16:48:05.500 CPU0: PCI: write request (data=0x00000007) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x0c
Dec 17 16:48:05.500 CPU0: PCI: write request (data=0x00000007) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x0c
Dec 17 16:48:05.500 CPU0: PCI: write request (data=0x00000007) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x8c
Dec 17 16:48:05.500 CPU0: PCI: write request (data=0x00000007) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x8c
Dec 17 16:48:05.500 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x10
Dec 17 16:48:05.500 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x10
Dec 17 16:48:05.500 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x90
Dec 17 16:48:05.500 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x90
Dec 17 16:48:05.500 CPU0: PCI: write request (data=0x20000000) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x14
Dec 17 16:48:05.500 CPU0: PCI: write request (data=0x20000000) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x14
Dec 17 16:48:05.500 CPU0: PCI: write request (data=0x20000000) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x94
Dec 17 16:48:05.500 CPU0: PCI: write request (data=0x20000000) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x94
Dec 17 16:48:05.500 CPU0: PCI: write request (data=0xc0000000) for unknown device at pc=0x6024cd80 (bus=0,device=0,function=1,reg=0x10).
Dec 17 16:48:05.500 CPU0: PCI: write request (data=0xc0000000) for unknown device at pc=0x6024cd84 (bus=0,device=0,function=1,reg=0x10).
Dec 17 16:48:05.500 CPU0: PCI: write request (data=0xc0000000) for unknown device at pc=0x6024cd80 (bus=0,device=0,function=1,reg=0x90).
Dec 17 16:48:05.500 CPU0: PCI: write request (data=0xc0000000) for unknown device at pc=0x6024cd84 (bus=0,device=0,function=1,reg=0x90).
Dec 17 16:48:05.500 CPU0: PCI: write request (data=0xe0000000) for unknown device at pc=0x6024cd80 (bus=0,device=0,function=1,reg=0x14).
Dec 17 16:48:05.500 CPU0: PCI: write request (data=0xe0000000) for unknown device at pc=0x6024cd84 (bus=0,device=0,function=1,reg=0x14).
Dec 17 16:48:05.500 CPU0: PCI: write request (data=0xe0000000) for unknown device at pc=0x6024cd80 (bus=0,device=0,function=1,reg=0x94).
Dec 17 16:48:05.500 CPU0: PCI: write request (data=0xe0000000) for unknown device at pc=0x6024cd84 (bus=0,device=0,function=1,reg=0x94).
Dec 17 16:48:05.501 CPU0: IO_FPGA: write to unknown addr 0x32, value=0x40, pc=0x6024a238 (size=2)
Dec 17 16:48:05.501 CPU0: IO_FPGA: read from unknown addr 0x16, pc=0x6026219c (size=2)
Dec 17 16:48:05.501 CPU0: IO_FPGA: read from unknown addr 0x16, pc=0x602621c8 (size=2)
Dec 17 16:48:05.501 CPU0: IO_FPGA: write to unknown addr 0x16, value=0x0, pc=0x602621dc (size=2)
Dec 17 16:48:05.502 CPU0: MTS: read  access to undefined address 0x3c080000 at pc=0x60262210 (size=1)
Dec 17 16:48:05.505 ROM: unhandled syscall 0x0000003e at pc=0x60a64294 (a1=0x80007d9c,a2=0x62d3f9d8,a3=0x000000f8)
Dec 17 16:48:05.505 ROM: unhandled syscall 0x00000047 at pc=0x60a64294 (a1=0x80007da4,a2=0x62d3f9fc,a3=0x0000011c)
Dec 17 16:48:06.166 ROM: trying to read bootvar 'BOOT'
Dec 17 16:48:06.166 ROM: trying to read bootvar 'CONFIG_FILE'
Dec 17 16:48:06.166 ROM: trying to read bootvar 'BOOTLDR'
Dec 17 16:48:06.166 ROM: trying to read bootvar 'RSHELF'
Dec 17 16:48:06.166 ROM: trying to read bootvar 'DSHELF'
Dec 17 16:48:06.166 ROM: trying to read bootvar 'DSHELFINFO'
Dec 17 16:48:06.166 ROM: trying to read bootvar 'RESET_COUNTER'
Dec 17 16:48:06.166 ROM: trying to read bootvar 'CHRG_LOCRECSN'
Dec 17 16:48:06.166 ROM: trying to read bootvar 'CHRG_ID'
Dec 17 16:48:06.166 ROM: trying to read bootvar 'SLOTCACHE'
Dec 17 16:48:06.166 ROM: trying to read bootvar 'OVERTEMP'
Dec 17 16:48:06.166 ROM: trying to read bootvar 'DIAG'
Dec 17 16:48:06.166 ROM: trying to read bootvar 'WARM_REBOOT'
Dec 17 16:48:06.275 CPU0: IO_FPGA: read from unknown addr 0x16, pc=0x607d4b14 (size=2)
Dec 17 16:48:06.276 CPU0: MTS: read  access to undefined address 0x3c080022 at pc=0x607d4704 (size=1)
Dec 17 16:48:06.276 CPU0: MTS: read  access to undefined address 0x3c080023 at pc=0x607d478c (size=1)
Dec 17 16:48:06.276 CPU0: MTS: write access to undefined address 0x3c080023 at pc=0x607d4798, value=0x00000000 (size=1)
Dec 17 16:48:06.276 CPU0: MTS: read  access to undefined address 0x3c080023 at pc=0x607d47a4 (size=1)
Dec 17 16:48:06.276 CPU0: MTS: write access to undefined address 0x3c080023 at pc=0x607d47b4, value=0x00000080 (size=1)
Dec 17 16:48:06.276 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x607d6514 (size=1)
Dec 17 16:48:06.276 CPU0: MTS: write access to undefined address 0x3c000002 at pc=0x607d6520, value=0x00000080 (size=1)
Dec 17 16:48:06.276 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x607d6524 (size=1)
Dec 17 16:48:06.348 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x607d6550 (size=1)
Dec 17 16:48:06.414 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x607d6550 (size=1)
Dec 17 16:48:06.478 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x607d6550 (size=1)
Dec 17 16:48:06.543 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x607d6550 (size=1)
Dec 17 16:48:06.605 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x607d6550 (size=1)
Dec 17 16:48:06.671 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x607d6550 (size=1)
Dec 17 16:48:06.671 CPU0: MTS: write access to undefined address 0x3c080007 at pc=0x607d48a0, value=0x00000002 (size=1)
Dec 17 16:48:06.671 CPU0: MTS: write access to undefined address 0x3c080008 at pc=0x607d48a8, value=0x00000002 (size=1)
Dec 17 16:48:06.671 CPU0: MTS: write access to undefined address 0x3c080009 at pc=0x607d48b0, value=0x00000002 (size=1)
Dec 17 16:48:06.671 CPU0: MTS: write access to undefined address 0x3c08000a at pc=0x607d48b4, value=0x00000002 (size=1)
Dec 17 16:48:06.671 CPU0: MTS: write access to undefined address 0x3c08000b at pc=0x607d48b8, value=0x00000002 (size=1)
Dec 17 16:48:06.671 CPU0: MTS: write access to undefined address 0x3c08000c at pc=0x607d48bc, value=0x00000002 (size=1)
Dec 17 16:48:06.672 CPU0: MTS: read  access to undefined address 0x3c080022 at pc=0x607d5740 (size=1)
Dec 17 16:48:07.095 CPU0: PCI: read request for device 'NM-1FE-TX(1)' at pc=0x6024ce94: bus=0,device=6,function=0,reg=0x00
Dec 17 16:48:07.095 CPU0: PCI: read request for device 'NM-1FE-TX(1)' at pc=0x6024ce98: bus=0,device=6,function=0,reg=0x00
Dec 17 16:48:07.095 CPU0: PCI: read request for device 'NM-1FE-TX(1)' at pc=0x6024ce94: bus=0,device=6,function=0,reg=0x00
Dec 17 16:48:07.095 CPU0: PCI: read request for device 'NM-1FE-TX(1)' at pc=0x6024ce98: bus=0,device=6,function=0,reg=0x00
Dec 17 16:48:07.095 CPU0: PCI: write request (data=0x4d000000) for device 'NM-1FE-TX(1)' at pc=0x6024cd60: bus=0,device=6,function=0,reg=0x14
Dec 17 16:48:07.095 NM-1FE-TX(1): registers are mapped at 0x4d000000
Dec 17 16:48:07.095 CPU0: PCI: write request (data=0x4d000000) for device 'NM-1FE-TX(1)' at pc=0x6024cd6c: bus=0,device=6,function=0,reg=0x14
Dec 17 16:48:07.095 NM-1FE-TX(1): registers are mapped at 0x4d000000
Dec 17 16:48:07.095 CPU0: PCI: write request (data=0x00000006) for device 'NM-1FE-TX(1)' at pc=0x6024cd60: bus=0,device=6,function=0,reg=0x04
Dec 17 16:48:07.095 CPU0: PCI: write request (data=0x00000006) for device 'NM-1FE-TX(1)' at pc=0x6024cd6c: bus=0,device=6,function=0,reg=0x04
Dec 17 16:48:07.095 CPU0: PCI: write request (data=0x00004000) for device 'NM-1FE-TX(1)' at pc=0x6024cd60: bus=0,device=6,function=0,reg=0x0c
Dec 17 16:48:07.095 CPU0: PCI: write request (data=0x00004000) for device 'NM-1FE-TX(1)' at pc=0x6024cd6c: bus=0,device=6,function=0,reg=0x0c
Dec 17 16:48:07.095 CPU0: PCI: read request for device 'NM-1FE-TX(1)' at pc=0x6024ce94: bus=0,device=6,function=0,reg=0x00
Dec 17 16:48:07.095 CPU0: PCI: read request for device 'NM-1FE-TX(1)' at pc=0x6024ce98: bus=0,device=6,function=0,reg=0x00
Dec 17 16:48:07.096 CPU0: PCI: write request (data=0x00004000) for device 'NM-1FE-TX(1)' at pc=0x6024cd60: bus=0,device=6,function=0,reg=0x0c
Dec 17 16:48:07.096 CPU0: PCI: write request (data=0x00004000) for device 'NM-1FE-TX(1)' at pc=0x6024cd6c: bus=0,device=6,function=0,reg=0x0c
Dec 17 16:48:07.102 NM-1FE-TX(1): fetching init block at address 0x07dca0e0
Dec 17 16:48:07.102 NM-1FE-TX(1): rx_ring = 0x07dca140 (64), tx_ring = 0x07dca580 (128)
Dec 17 16:48:07.102 NM-1FE-TX(1): CSR0 = 0x0101
Dec 17 16:48:07.102 CPU0: PCI: read request for device 'NM-1FE-TX(2)' at pc=0x6024ce94: bus=0,device=10,function=0,reg=0x00
Dec 17 16:48:07.102 CPU0: PCI: read request for device 'NM-1FE-TX(2)' at pc=0x6024ce98: bus=0,device=10,function=0,reg=0x00
Dec 17 16:48:07.102 CPU0: PCI: read request for device 'NM-1FE-TX(2)' at pc=0x6024ce94: bus=0,device=10,function=0,reg=0x00
Dec 17 16:48:07.102 CPU0: PCI: read request for device 'NM-1FE-TX(2)' at pc=0x6024ce98: bus=0,device=10,function=0,reg=0x00
Dec 17 16:48:07.102 CPU0: PCI: write request (data=0x4d800000) for device 'NM-1FE-TX(2)' at pc=0x6024cd60: bus=0,device=10,function=0,reg=0x14
Dec 17 16:48:07.102 NM-1FE-TX(2): registers are mapped at 0x4d800000
Dec 17 16:48:07.102 CPU0: PCI: write request (data=0x4d800000) for device 'NM-1FE-TX(2)' at pc=0x6024cd6c: bus=0,device=10,function=0,reg=0x14
Dec 17 16:48:07.102 NM-1FE-TX(2): registers are mapped at 0x4d800000
Dec 17 16:48:07.102 CPU0: PCI: write request (data=0x00000006) for device 'NM-1FE-TX(2)' at pc=0x6024cd60: bus=0,device=10,function=0,reg=0x04
Dec 17 16:48:07.102 CPU0: PCI: write request (data=0x00000006) for device 'NM-1FE-TX(2)' at pc=0x6024cd6c: bus=0,device=10,function=0,reg=0x04
Dec 17 16:48:07.102 CPU0: PCI: write request (data=0x00004000) for device 'NM-1FE-TX(2)' at pc=0x6024cd60: bus=0,device=10,function=0,reg=0x0c
Dec 17 16:48:07.102 CPU0: PCI: write request (data=0x00004000) for device 'NM-1FE-TX(2)' at pc=0x6024cd6c: bus=0,device=10,function=0,reg=0x0c
Dec 17 16:48:07.102 CPU0: PCI: read request for device 'NM-1FE-TX(2)' at pc=0x6024ce94: bus=0,device=10,function=0,reg=0x00
Dec 17 16:48:07.102 CPU0: PCI: read request for device 'NM-1FE-TX(2)' at pc=0x6024ce98: bus=0,device=10,function=0,reg=0x00
Dec 17 16:48:07.102 CPU0: PCI: write request (data=0x00004000) for device 'NM-1FE-TX(2)' at pc=0x6024cd60: bus=0,device=10,function=0,reg=0x0c
Dec 17 16:48:07.102 CPU0: PCI: write request (data=0x00004000) for device 'NM-1FE-TX(2)' at pc=0x6024cd6c: bus=0,device=10,function=0,reg=0x0c
Dec 17 16:48:07.105 NM-1FE-TX(2): fetching init block at address 0x07e18e00
Dec 17 16:48:07.105 NM-1FE-TX(2): rx_ring = 0x07e18e60 (64), tx_ring = 0x07e192a0 (128)
Dec 17 16:48:07.105 NM-1FE-TX(2): CSR0 = 0x0101
Dec 17 16:48:07.124 CPU0: IO_FPGA: write to unknown addr 0x34, value=0x33, pc=0x6023ed50 (size=2)
Dec 17 16:48:07.128 NM-1FE-TX(1): fetching init block at address 0x07dca0e0
Dec 17 16:48:07.128 NM-1FE-TX(1): rx_ring = 0x07dca140 (64), tx_ring = 0x07dca580 (128)
Dec 17 16:48:07.128 NM-1FE-TX(1): CSR0 = 0x0101
Dec 17 16:48:07.129 NM-1FE-TX(2): fetching init block at address 0x07e18e00
Dec 17 16:48:07.129 NM-1FE-TX(2): rx_ring = 0x07e18e60 (64), tx_ring = 0x07e192a0 (128)
Dec 17 16:48:07.129 NM-1FE-TX(2): CSR0 = 0x0101
Dec 17 16:48:07.171 CPU0: JIT: partial JIT flush (count=851)
Dec 17 16:48:07.241 NM-1FE-TX(1): fetching init block at address 0x07dca0e0
Dec 17 16:48:07.241 NM-1FE-TX(1): rx_ring = 0x07dca140 (64), tx_ring = 0x07dca580 (128)
Dec 17 16:48:07.241 NM-1FE-TX(1): CSR0 = 0x0101
Dec 17 16:48:07.242 NM-1FE-TX(2): fetching init block at address 0x07e18e00
Dec 17 16:48:07.242 NM-1FE-TX(2): rx_ring = 0x07e18e60 (64), tx_ring = 0x07e192a0 (128)
Dec 17 16:48:07.242 NM-1FE-TX(2): CSR0 = 0x0101
Dec 17 16:48:07.594 CPU0: JIT: flushing data structures (compiled pages=1004)
Dec 17 16:48:07.936 CPU0: JIT: partial JIT flush (count=814)
Dec 17 16:48:08.247 ROM: trying to read bootvar 'PMDEBUG'
Dec 17 16:48:08.258 ROM: trying to read bootvar 'MONDEBUG'
Dec 17 16:48:08.589 ROM: unhandled syscall 0x0000001a at pc=0x60a64294 (a1=0x64d1f0bc,a2=0x62d3f948,a3=0x00000068)
Dec 17 16:48:08.589 ROM: unhandled syscall 0x00000009 at pc=0x60a64294 (a1=0x64d1f0bc,a2=0x62d3f904,a3=0x00000024)
Dec 17 16:48:08.604 CPU0: JIT: flushing data structures (compiled pages=1033)
Dec 17 16:48:08.905 NM-1FE-TX(1): fetching init block at address 0x07dca0e0
Dec 17 16:48:08.905 NM-1FE-TX(1): rx_ring = 0x07dca140 (64), tx_ring = 0x07dca580 (128)
Dec 17 16:48:08.905 NM-1FE-TX(1): CSR0 = 0x0101
Dec 17 16:48:08.918 NM-1FE-TX(2): fetching init block at address 0x07e18e00
Dec 17 16:48:08.918 NM-1FE-TX(2): rx_ring = 0x07e18e60 (64), tx_ring = 0x07e192a0 (128)
Dec 17 16:48:08.918 NM-1FE-TX(2): CSR0 = 0x0101
Dec 17 16:48:08.930 CPU0: JIT: partial JIT flush (count=869)
Dec 17 16:48:09.067 CPU0: IO_FPGA: read from unknown addr 0x16, pc=0x607d4ad4 (size=2)
Dec 17 16:48:09.067 CPU0: IO_FPGA: write to unknown addr 0x16, value=0x1, pc=0x607d4adc (size=2)
Dec 17 16:48:09.079 ROM: trying to read bootvar 'ROM_PERSISTENT_UTC'
Dec 17 16:48:09.387 ROM: trying to set bootvar 'BSI=0'
Dec 17 16:48:09.388 ROM: trying to read bootvar 'RET_2_RCALTS'
Dec 17 16:48:09.388 ROM: trying to set bootvar 'RET_2_RCALTS='
Dec 17 16:48:09.403 CPU0: JIT: flushing data structures (compiled pages=1075)
Dec 17 16:48:09.417 ROM: trying to read bootvar 'RANDOM_NUM'
Dec 17 16:49:42.415 ROM: trying to set bootvar 'RANDOM_NUM=224216986'
Dec 17 16:58:01.250 VTTY: Console port is now connected (accept_fd=10,conn_fd=16)
