$date
	Tue Feb 17 15:41:50 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_gates $end
$var wire 1 ! xor_gate $end
$var wire 1 " xnor_gate $end
$var wire 1 # or_gate $end
$var wire 1 $ nor_gate $end
$var wire 1 % nand_gate $end
$var wire 1 & and_gate $end
$var reg 1 ' a $end
$var reg 1 ( b $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0(
0'
0&
1%
1$
0#
1"
0!
$end
#10
1#
0"
0$
1!
1(
#20
1%
1!
0(
1'
#30
0%
0!
1&
1"
1(
#40
