

================================================================
== Vitis HLS Report for 'seq_align_global_Pipeline_VITIS_LOOP_1155_11'
================================================================
* Date:           Thu Aug  3 16:44:03 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        local_seq_multiple_align_sa
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.871 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_1155_11  |        ?|        ?|         4|          3|          1|     ?|       yes|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 3, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.52>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%ultimate_col_value = alloca i32 1"   --->   Operation 7 'alloca' 'ultimate_col_value' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%ultimate_row_value = alloca i32 1"   --->   Operation 8 'alloca' 'ultimate_row_value' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.52ns)   --->   "%store_ln0 = store i32 255, i32 %ultimate_row_value"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.52>
ST_1 : Operation 10 [1/1] (0.52ns)   --->   "%store_ln0 = store i32 255, i32 %ultimate_col_value"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.52>
ST_1 : Operation 11 [1/1] (0.42ns)   --->   "%br_ln0 = br void %while.cond"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 2.04>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%ultimate_col_value_3 = load i32 %ultimate_col_value"   --->   Operation 12 'load' 'ultimate_col_value_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%ultimate_row_value_3 = load i32 %ultimate_row_value"   --->   Operation 13 'load' 'ultimate_row_value_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.35ns)   --->   "%or_ln1155 = or i32 %ultimate_col_value_3, i32 %ultimate_row_value_3" [seq_align_multiple.cpp:1155]   --->   Operation 14 'or' 'or_ln1155' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %or_ln1155, i32 31" [seq_align_multiple.cpp:1155]   --->   Operation 15 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln1155 = br i1 %tmp, void %while.body, void %while.cond.while.end_crit_edge.exitStub" [seq_align_multiple.cpp:1155]   --->   Operation 16 'br' 'br_ln1155' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln587 = trunc i32 %ultimate_col_value_3"   --->   Operation 17 'trunc' 'trunc_ln587' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %ultimate_row_value_3, i32 4, i32 7"   --->   Operation 18 'partselect' 'lshr_ln1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 %lshr_ln1, i8 0"   --->   Operation 19 'bitconcatenate' 'tmp_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.80ns)   --->   "%add_ln587 = add i12 %tmp_4, i12 %trunc_ln587"   --->   Operation 20 'add' 'add_ln587' <Predicate = (!tmp)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln587 = zext i12 %add_ln587"   --->   Operation 21 'zext' 'zext_ln587' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%traceback_V_addr_1 = getelementptr i2 %traceback_V, i64 0, i64 %zext_ln587"   --->   Operation 22 'getelementptr' 'traceback_V_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%traceback_V_1_addr_1 = getelementptr i2 %traceback_V_1, i64 0, i64 %zext_ln587"   --->   Operation 23 'getelementptr' 'traceback_V_1_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%traceback_V_2_addr_1 = getelementptr i2 %traceback_V_2, i64 0, i64 %zext_ln587"   --->   Operation 24 'getelementptr' 'traceback_V_2_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%traceback_V_3_addr_1 = getelementptr i2 %traceback_V_3, i64 0, i64 %zext_ln587"   --->   Operation 25 'getelementptr' 'traceback_V_3_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%traceback_V_4_addr_1 = getelementptr i2 %traceback_V_4, i64 0, i64 %zext_ln587"   --->   Operation 26 'getelementptr' 'traceback_V_4_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%traceback_V_5_addr_1 = getelementptr i2 %traceback_V_5, i64 0, i64 %zext_ln587"   --->   Operation 27 'getelementptr' 'traceback_V_5_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%traceback_V_6_addr_1 = getelementptr i2 %traceback_V_6, i64 0, i64 %zext_ln587"   --->   Operation 28 'getelementptr' 'traceback_V_6_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%traceback_V_7_addr_1 = getelementptr i2 %traceback_V_7, i64 0, i64 %zext_ln587"   --->   Operation 29 'getelementptr' 'traceback_V_7_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%traceback_V_8_addr_1 = getelementptr i2 %traceback_V_8, i64 0, i64 %zext_ln587"   --->   Operation 30 'getelementptr' 'traceback_V_8_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%traceback_V_9_addr_1 = getelementptr i2 %traceback_V_9, i64 0, i64 %zext_ln587"   --->   Operation 31 'getelementptr' 'traceback_V_9_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%traceback_V_10_addr_1 = getelementptr i2 %traceback_V_10, i64 0, i64 %zext_ln587"   --->   Operation 32 'getelementptr' 'traceback_V_10_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%traceback_V_11_addr_1 = getelementptr i2 %traceback_V_11, i64 0, i64 %zext_ln587"   --->   Operation 33 'getelementptr' 'traceback_V_11_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%traceback_V_12_addr_1 = getelementptr i2 %traceback_V_12, i64 0, i64 %zext_ln587"   --->   Operation 34 'getelementptr' 'traceback_V_12_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%traceback_V_13_addr_1 = getelementptr i2 %traceback_V_13, i64 0, i64 %zext_ln587"   --->   Operation 35 'getelementptr' 'traceback_V_13_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%traceback_V_14_addr_1 = getelementptr i2 %traceback_V_14, i64 0, i64 %zext_ln587"   --->   Operation 36 'getelementptr' 'traceback_V_14_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%traceback_V_15_addr_1 = getelementptr i2 %traceback_V_15, i64 0, i64 %zext_ln587"   --->   Operation 37 'getelementptr' 'traceback_V_15_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 38 [2/2] (1.23ns)   --->   "%traceback_V_load = load i12 %traceback_V_addr_1"   --->   Operation 38 'load' 'traceback_V_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4096> <RAM>
ST_2 : Operation 39 [2/2] (1.23ns)   --->   "%traceback_V_1_load = load i12 %traceback_V_1_addr_1"   --->   Operation 39 'load' 'traceback_V_1_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4096> <RAM>
ST_2 : Operation 40 [2/2] (1.23ns)   --->   "%traceback_V_2_load = load i12 %traceback_V_2_addr_1"   --->   Operation 40 'load' 'traceback_V_2_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4096> <RAM>
ST_2 : Operation 41 [2/2] (1.23ns)   --->   "%traceback_V_3_load = load i12 %traceback_V_3_addr_1"   --->   Operation 41 'load' 'traceback_V_3_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4096> <RAM>
ST_2 : Operation 42 [2/2] (1.23ns)   --->   "%traceback_V_4_load = load i12 %traceback_V_4_addr_1"   --->   Operation 42 'load' 'traceback_V_4_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4096> <RAM>
ST_2 : Operation 43 [2/2] (1.23ns)   --->   "%traceback_V_5_load = load i12 %traceback_V_5_addr_1"   --->   Operation 43 'load' 'traceback_V_5_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4096> <RAM>
ST_2 : Operation 44 [2/2] (1.23ns)   --->   "%traceback_V_6_load = load i12 %traceback_V_6_addr_1"   --->   Operation 44 'load' 'traceback_V_6_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4096> <RAM>
ST_2 : Operation 45 [2/2] (1.23ns)   --->   "%traceback_V_7_load = load i12 %traceback_V_7_addr_1"   --->   Operation 45 'load' 'traceback_V_7_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4096> <RAM>
ST_2 : Operation 46 [2/2] (1.23ns)   --->   "%traceback_V_8_load = load i12 %traceback_V_8_addr_1"   --->   Operation 46 'load' 'traceback_V_8_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4096> <RAM>
ST_2 : Operation 47 [2/2] (1.23ns)   --->   "%traceback_V_9_load = load i12 %traceback_V_9_addr_1"   --->   Operation 47 'load' 'traceback_V_9_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4096> <RAM>
ST_2 : Operation 48 [2/2] (1.23ns)   --->   "%traceback_V_10_load = load i12 %traceback_V_10_addr_1"   --->   Operation 48 'load' 'traceback_V_10_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4096> <RAM>
ST_2 : Operation 49 [2/2] (1.23ns)   --->   "%traceback_V_11_load = load i12 %traceback_V_11_addr_1"   --->   Operation 49 'load' 'traceback_V_11_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4096> <RAM>
ST_2 : Operation 50 [2/2] (1.23ns)   --->   "%traceback_V_12_load = load i12 %traceback_V_12_addr_1"   --->   Operation 50 'load' 'traceback_V_12_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4096> <RAM>
ST_2 : Operation 51 [2/2] (1.23ns)   --->   "%traceback_V_13_load = load i12 %traceback_V_13_addr_1"   --->   Operation 51 'load' 'traceback_V_13_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4096> <RAM>
ST_2 : Operation 52 [2/2] (1.23ns)   --->   "%traceback_V_14_load = load i12 %traceback_V_14_addr_1"   --->   Operation 52 'load' 'traceback_V_14_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4096> <RAM>
ST_2 : Operation 53 [2/2] (1.23ns)   --->   "%traceback_V_15_load = load i12 %traceback_V_15_addr_1"   --->   Operation 53 'load' 'traceback_V_15_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4096> <RAM>

State 3 <SV = 2> <Delay = 2.25>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%gap = phi i1 %gap_4_ph, void %cleanup.cont, i1 0, void %newFuncRoot" [seq_align_multiple.cpp:1180]   --->   Operation 54 'phi' 'gap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 55 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%empty = trunc i32 %ultimate_row_value_3"   --->   Operation 56 'trunc' 'empty' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%specloopname_ln1156 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [seq_align_multiple.cpp:1156]   --->   Operation 57 'specloopname' 'specloopname_ln1156' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 58 [1/2] (1.23ns)   --->   "%traceback_V_load = load i12 %traceback_V_addr_1"   --->   Operation 58 'load' 'traceback_V_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4096> <RAM>
ST_3 : Operation 59 [1/2] (1.23ns)   --->   "%traceback_V_1_load = load i12 %traceback_V_1_addr_1"   --->   Operation 59 'load' 'traceback_V_1_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4096> <RAM>
ST_3 : Operation 60 [1/2] (1.23ns)   --->   "%traceback_V_2_load = load i12 %traceback_V_2_addr_1"   --->   Operation 60 'load' 'traceback_V_2_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4096> <RAM>
ST_3 : Operation 61 [1/2] (1.23ns)   --->   "%traceback_V_3_load = load i12 %traceback_V_3_addr_1"   --->   Operation 61 'load' 'traceback_V_3_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4096> <RAM>
ST_3 : Operation 62 [1/2] (1.23ns)   --->   "%traceback_V_4_load = load i12 %traceback_V_4_addr_1"   --->   Operation 62 'load' 'traceback_V_4_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4096> <RAM>
ST_3 : Operation 63 [1/2] (1.23ns)   --->   "%traceback_V_5_load = load i12 %traceback_V_5_addr_1"   --->   Operation 63 'load' 'traceback_V_5_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4096> <RAM>
ST_3 : Operation 64 [1/2] (1.23ns)   --->   "%traceback_V_6_load = load i12 %traceback_V_6_addr_1"   --->   Operation 64 'load' 'traceback_V_6_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4096> <RAM>
ST_3 : Operation 65 [1/2] (1.23ns)   --->   "%traceback_V_7_load = load i12 %traceback_V_7_addr_1"   --->   Operation 65 'load' 'traceback_V_7_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4096> <RAM>
ST_3 : Operation 66 [1/2] (1.23ns)   --->   "%traceback_V_8_load = load i12 %traceback_V_8_addr_1"   --->   Operation 66 'load' 'traceback_V_8_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4096> <RAM>
ST_3 : Operation 67 [1/2] (1.23ns)   --->   "%traceback_V_9_load = load i12 %traceback_V_9_addr_1"   --->   Operation 67 'load' 'traceback_V_9_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4096> <RAM>
ST_3 : Operation 68 [1/2] (1.23ns)   --->   "%traceback_V_10_load = load i12 %traceback_V_10_addr_1"   --->   Operation 68 'load' 'traceback_V_10_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4096> <RAM>
ST_3 : Operation 69 [1/2] (1.23ns)   --->   "%traceback_V_11_load = load i12 %traceback_V_11_addr_1"   --->   Operation 69 'load' 'traceback_V_11_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4096> <RAM>
ST_3 : Operation 70 [1/2] (1.23ns)   --->   "%traceback_V_12_load = load i12 %traceback_V_12_addr_1"   --->   Operation 70 'load' 'traceback_V_12_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4096> <RAM>
ST_3 : Operation 71 [1/2] (1.23ns)   --->   "%traceback_V_13_load = load i12 %traceback_V_13_addr_1"   --->   Operation 71 'load' 'traceback_V_13_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4096> <RAM>
ST_3 : Operation 72 [1/2] (1.23ns)   --->   "%traceback_V_14_load = load i12 %traceback_V_14_addr_1"   --->   Operation 72 'load' 'traceback_V_14_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4096> <RAM>
ST_3 : Operation 73 [1/2] (1.23ns)   --->   "%traceback_V_15_load = load i12 %traceback_V_15_addr_1"   --->   Operation 73 'load' 'traceback_V_15_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4096> <RAM>
ST_3 : Operation 74 [1/1] (0.48ns)   --->   "%tmp_1 = mux i2 @_ssdm_op_Mux.ap_auto.16i2.i4, i2 %traceback_V_load, i2 %traceback_V_1_load, i2 %traceback_V_2_load, i2 %traceback_V_3_load, i2 %traceback_V_4_load, i2 %traceback_V_5_load, i2 %traceback_V_6_load, i2 %traceback_V_7_load, i2 %traceback_V_8_load, i2 %traceback_V_9_load, i2 %traceback_V_10_load, i2 %traceback_V_11_load, i2 %traceback_V_12_load, i2 %traceback_V_13_load, i2 %traceback_V_14_load, i2 %traceback_V_15_load, i4 %empty"   --->   Operation 74 'mux' 'tmp_1' <Predicate = (!tmp)> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.44ns)   --->   "%switch_ln1159 = switch i2 %tmp_1, void %while.cond.while.end_crit_edge.exitStub, i2 1, void %if.then436, i2 2, void %if.then448, i2 3, void %if.else450" [seq_align_multiple.cpp:1159]   --->   Operation 75 'switch' 'switch_ln1159' <Predicate = (!tmp)> <Delay = 0.44>
ST_3 : Operation 76 [1/1] (1.01ns)   --->   "%ultimate_row_value_5 = add i32 %ultimate_row_value_3, i32 4294967295" [seq_align_multiple.cpp:1169]   --->   Operation 76 'add' 'ultimate_row_value_5' <Predicate = (!tmp & tmp_1 == 3)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.52ns)   --->   "%store_ln1169 = store i32 %ultimate_row_value_5, i32 %ultimate_row_value" [seq_align_multiple.cpp:1169]   --->   Operation 77 'store' 'store_ln1169' <Predicate = (!tmp & tmp_1 == 3)> <Delay = 0.52>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.then459"   --->   Operation 78 'br' 'br_ln0' <Predicate = (!tmp & tmp_1 == 3)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (1.01ns)   --->   "%ultimate_col_value_5 = add i32 %ultimate_col_value_3, i32 4294967295" [seq_align_multiple.cpp:1167]   --->   Operation 79 'add' 'ultimate_col_value_5' <Predicate = (!tmp & tmp_1 == 2)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.52ns)   --->   "%store_ln1168 = store i32 %ultimate_col_value_5, i32 %ultimate_col_value" [seq_align_multiple.cpp:1168]   --->   Operation 80 'store' 'store_ln1168' <Predicate = (!tmp & tmp_1 == 2)> <Delay = 0.52>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln1168 = br void %if.then459" [seq_align_multiple.cpp:1168]   --->   Operation 81 'br' 'br_ln1168' <Predicate = (!tmp & tmp_1 == 2)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (1.01ns)   --->   "%ultimate_row_value_4 = add i32 %ultimate_row_value_3, i32 4294967295" [seq_align_multiple.cpp:1161]   --->   Operation 82 'add' 'ultimate_row_value_4' <Predicate = (!tmp & tmp_1 == 1)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (1.01ns)   --->   "%ultimate_col_value_4 = add i32 %ultimate_col_value_3, i32 4294967295" [seq_align_multiple.cpp:1162]   --->   Operation 83 'add' 'ultimate_col_value_4' <Predicate = (!tmp & tmp_1 == 1)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.52ns)   --->   "%store_ln1177 = store i32 %ultimate_row_value_4, i32 %ultimate_row_value" [seq_align_multiple.cpp:1177]   --->   Operation 84 'store' 'store_ln1177' <Predicate = (!tmp & tmp_1 == 1)> <Delay = 0.52>
ST_3 : Operation 85 [1/1] (0.52ns)   --->   "%store_ln1177 = store i32 %ultimate_col_value_4, i32 %ultimate_col_value" [seq_align_multiple.cpp:1177]   --->   Operation 85 'store' 'store_ln1177' <Predicate = (!tmp & tmp_1 == 1)> <Delay = 0.52>
ST_3 : Operation 86 [1/1] (0.42ns)   --->   "%br_ln1177 = br i1 %gap, void %cleanup.cont, void %if.then459" [seq_align_multiple.cpp:1177]   --->   Operation 86 'br' 'br_ln1177' <Predicate = (!tmp & tmp_1 == 1)> <Delay = 0.42>
ST_3 : Operation 158 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 158 'ret' 'ret_ln0' <Predicate = (tmp_1 == 0) | (tmp)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.87>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%ultimate_col_value_load = load i32 %ultimate_col_value" [seq_align_multiple.cpp:1178]   --->   Operation 87 'load' 'ultimate_col_value_load' <Predicate = (!tmp & tmp_1 != 0 & gap) | (!tmp & tmp_1 != 1 & tmp_1 != 0)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%ultimate_row_value_load = load i32 %ultimate_row_value" [seq_align_multiple.cpp:1178]   --->   Operation 88 'load' 'ultimate_row_value_load' <Predicate = (!tmp & tmp_1 != 0 & gap) | (!tmp & tmp_1 != 1 & tmp_1 != 0)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln1178 = trunc i32 %ultimate_row_value_load" [seq_align_multiple.cpp:1178]   --->   Operation 89 'trunc' 'trunc_ln1178' <Predicate = (!tmp & tmp_1 != 0 & gap) | (!tmp & tmp_1 != 1 & tmp_1 != 0)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln1178_1 = trunc i32 %ultimate_col_value_load" [seq_align_multiple.cpp:1178]   --->   Operation 90 'trunc' 'trunc_ln1178_1' <Predicate = (!tmp & tmp_1 != 0 & gap) | (!tmp & tmp_1 != 1 & tmp_1 != 0)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln1178_2 = trunc i32 %ultimate_row_value_load" [seq_align_multiple.cpp:1178]   --->   Operation 91 'trunc' 'trunc_ln1178_2' <Predicate = (!tmp & tmp_1 != 0 & gap) | (!tmp & tmp_1 != 1 & tmp_1 != 0)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.76ns)   --->   "%add_ln1178 = add i8 %trunc_ln1178_2, i8 1" [seq_align_multiple.cpp:1178]   --->   Operation 92 'add' 'add_ln1178' <Predicate = (!tmp & tmp_1 != 0 & gap) | (!tmp & tmp_1 != 1 & tmp_1 != 0)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1178_1 = add i12 %trunc_ln1178_1, i12 1" [seq_align_multiple.cpp:1178]   --->   Operation 93 'add' 'add_ln1178_1' <Predicate = (!tmp & tmp_1 != 0 & gap) | (!tmp & tmp_1 != 1 & tmp_1 != 0)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%lshr_ln587_1 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %add_ln1178, i32 4, i32 7"   --->   Operation 94 'partselect' 'lshr_ln587_1' <Predicate = (!tmp & tmp_1 != 0 & gap) | (!tmp & tmp_1 != 1 & tmp_1 != 0)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 %lshr_ln587_1, i8 0"   --->   Operation 95 'bitconcatenate' 'tmp_s' <Predicate = (!tmp & tmp_1 != 0 & gap) | (!tmp & tmp_1 != 1 & tmp_1 != 0)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%add_ln587_1 = add i12 %tmp_s, i12 %add_ln1178_1"   --->   Operation 96 'add' 'add_ln587_1' <Predicate = (!tmp & tmp_1 != 0 & gap) | (!tmp & tmp_1 != 1 & tmp_1 != 0)> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln587_1 = zext i12 %add_ln587_1"   --->   Operation 97 'zext' 'zext_ln587_1' <Predicate = (!tmp & tmp_1 != 0 & gap) | (!tmp & tmp_1 != 1 & tmp_1 != 0)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%traceback_V_addr = getelementptr i2 %traceback_V, i64 0, i64 %zext_ln587_1"   --->   Operation 98 'getelementptr' 'traceback_V_addr' <Predicate = (!tmp & tmp_1 != 0 & gap) | (!tmp & tmp_1 != 1 & tmp_1 != 0)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%traceback_V_1_addr = getelementptr i2 %traceback_V_1, i64 0, i64 %zext_ln587_1"   --->   Operation 99 'getelementptr' 'traceback_V_1_addr' <Predicate = (!tmp & tmp_1 != 0 & gap) | (!tmp & tmp_1 != 1 & tmp_1 != 0)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%traceback_V_2_addr = getelementptr i2 %traceback_V_2, i64 0, i64 %zext_ln587_1"   --->   Operation 100 'getelementptr' 'traceback_V_2_addr' <Predicate = (!tmp & tmp_1 != 0 & gap) | (!tmp & tmp_1 != 1 & tmp_1 != 0)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%traceback_V_3_addr = getelementptr i2 %traceback_V_3, i64 0, i64 %zext_ln587_1"   --->   Operation 101 'getelementptr' 'traceback_V_3_addr' <Predicate = (!tmp & tmp_1 != 0 & gap) | (!tmp & tmp_1 != 1 & tmp_1 != 0)> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%traceback_V_4_addr = getelementptr i2 %traceback_V_4, i64 0, i64 %zext_ln587_1"   --->   Operation 102 'getelementptr' 'traceback_V_4_addr' <Predicate = (!tmp & tmp_1 != 0 & gap) | (!tmp & tmp_1 != 1 & tmp_1 != 0)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%traceback_V_5_addr = getelementptr i2 %traceback_V_5, i64 0, i64 %zext_ln587_1"   --->   Operation 103 'getelementptr' 'traceback_V_5_addr' <Predicate = (!tmp & tmp_1 != 0 & gap) | (!tmp & tmp_1 != 1 & tmp_1 != 0)> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%traceback_V_6_addr = getelementptr i2 %traceback_V_6, i64 0, i64 %zext_ln587_1"   --->   Operation 104 'getelementptr' 'traceback_V_6_addr' <Predicate = (!tmp & tmp_1 != 0 & gap) | (!tmp & tmp_1 != 1 & tmp_1 != 0)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%traceback_V_7_addr = getelementptr i2 %traceback_V_7, i64 0, i64 %zext_ln587_1"   --->   Operation 105 'getelementptr' 'traceback_V_7_addr' <Predicate = (!tmp & tmp_1 != 0 & gap) | (!tmp & tmp_1 != 1 & tmp_1 != 0)> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%traceback_V_8_addr = getelementptr i2 %traceback_V_8, i64 0, i64 %zext_ln587_1"   --->   Operation 106 'getelementptr' 'traceback_V_8_addr' <Predicate = (!tmp & tmp_1 != 0 & gap) | (!tmp & tmp_1 != 1 & tmp_1 != 0)> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%traceback_V_9_addr = getelementptr i2 %traceback_V_9, i64 0, i64 %zext_ln587_1"   --->   Operation 107 'getelementptr' 'traceback_V_9_addr' <Predicate = (!tmp & tmp_1 != 0 & gap) | (!tmp & tmp_1 != 1 & tmp_1 != 0)> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%traceback_V_10_addr = getelementptr i2 %traceback_V_10, i64 0, i64 %zext_ln587_1"   --->   Operation 108 'getelementptr' 'traceback_V_10_addr' <Predicate = (!tmp & tmp_1 != 0 & gap) | (!tmp & tmp_1 != 1 & tmp_1 != 0)> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%traceback_V_11_addr = getelementptr i2 %traceback_V_11, i64 0, i64 %zext_ln587_1"   --->   Operation 109 'getelementptr' 'traceback_V_11_addr' <Predicate = (!tmp & tmp_1 != 0 & gap) | (!tmp & tmp_1 != 1 & tmp_1 != 0)> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%traceback_V_12_addr = getelementptr i2 %traceback_V_12, i64 0, i64 %zext_ln587_1"   --->   Operation 110 'getelementptr' 'traceback_V_12_addr' <Predicate = (!tmp & tmp_1 != 0 & gap) | (!tmp & tmp_1 != 1 & tmp_1 != 0)> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%traceback_V_13_addr = getelementptr i2 %traceback_V_13, i64 0, i64 %zext_ln587_1"   --->   Operation 111 'getelementptr' 'traceback_V_13_addr' <Predicate = (!tmp & tmp_1 != 0 & gap) | (!tmp & tmp_1 != 1 & tmp_1 != 0)> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%traceback_V_14_addr = getelementptr i2 %traceback_V_14, i64 0, i64 %zext_ln587_1"   --->   Operation 112 'getelementptr' 'traceback_V_14_addr' <Predicate = (!tmp & tmp_1 != 0 & gap) | (!tmp & tmp_1 != 1 & tmp_1 != 0)> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%traceback_V_15_addr = getelementptr i2 %traceback_V_15, i64 0, i64 %zext_ln587_1"   --->   Operation 113 'getelementptr' 'traceback_V_15_addr' <Predicate = (!tmp & tmp_1 != 0 & gap) | (!tmp & tmp_1 != 1 & tmp_1 != 0)> <Delay = 0.00>
ST_4 : Operation 114 [2/2] (1.23ns)   --->   "%traceback_V_load_1 = load i12 %traceback_V_addr"   --->   Operation 114 'load' 'traceback_V_load_1' <Predicate = (!tmp & tmp_1 != 0 & gap) | (!tmp & tmp_1 != 1 & tmp_1 != 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4096> <RAM>
ST_4 : Operation 115 [2/2] (1.23ns)   --->   "%traceback_V_1_load_1 = load i12 %traceback_V_1_addr"   --->   Operation 115 'load' 'traceback_V_1_load_1' <Predicate = (!tmp & tmp_1 != 0 & gap) | (!tmp & tmp_1 != 1 & tmp_1 != 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4096> <RAM>
ST_4 : Operation 116 [2/2] (1.23ns)   --->   "%traceback_V_2_load_1 = load i12 %traceback_V_2_addr"   --->   Operation 116 'load' 'traceback_V_2_load_1' <Predicate = (!tmp & tmp_1 != 0 & gap) | (!tmp & tmp_1 != 1 & tmp_1 != 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4096> <RAM>
ST_4 : Operation 117 [2/2] (1.23ns)   --->   "%traceback_V_3_load_1 = load i12 %traceback_V_3_addr"   --->   Operation 117 'load' 'traceback_V_3_load_1' <Predicate = (!tmp & tmp_1 != 0 & gap) | (!tmp & tmp_1 != 1 & tmp_1 != 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4096> <RAM>
ST_4 : Operation 118 [2/2] (1.23ns)   --->   "%traceback_V_4_load_1 = load i12 %traceback_V_4_addr"   --->   Operation 118 'load' 'traceback_V_4_load_1' <Predicate = (!tmp & tmp_1 != 0 & gap) | (!tmp & tmp_1 != 1 & tmp_1 != 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4096> <RAM>
ST_4 : Operation 119 [2/2] (1.23ns)   --->   "%traceback_V_5_load_1 = load i12 %traceback_V_5_addr"   --->   Operation 119 'load' 'traceback_V_5_load_1' <Predicate = (!tmp & tmp_1 != 0 & gap) | (!tmp & tmp_1 != 1 & tmp_1 != 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4096> <RAM>
ST_4 : Operation 120 [2/2] (1.23ns)   --->   "%traceback_V_6_load_1 = load i12 %traceback_V_6_addr"   --->   Operation 120 'load' 'traceback_V_6_load_1' <Predicate = (!tmp & tmp_1 != 0 & gap) | (!tmp & tmp_1 != 1 & tmp_1 != 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4096> <RAM>
ST_4 : Operation 121 [2/2] (1.23ns)   --->   "%traceback_V_7_load_1 = load i12 %traceback_V_7_addr"   --->   Operation 121 'load' 'traceback_V_7_load_1' <Predicate = (!tmp & tmp_1 != 0 & gap) | (!tmp & tmp_1 != 1 & tmp_1 != 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4096> <RAM>
ST_4 : Operation 122 [2/2] (1.23ns)   --->   "%traceback_V_8_load_1 = load i12 %traceback_V_8_addr"   --->   Operation 122 'load' 'traceback_V_8_load_1' <Predicate = (!tmp & tmp_1 != 0 & gap) | (!tmp & tmp_1 != 1 & tmp_1 != 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4096> <RAM>
ST_4 : Operation 123 [2/2] (1.23ns)   --->   "%traceback_V_9_load_1 = load i12 %traceback_V_9_addr"   --->   Operation 123 'load' 'traceback_V_9_load_1' <Predicate = (!tmp & tmp_1 != 0 & gap) | (!tmp & tmp_1 != 1 & tmp_1 != 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4096> <RAM>
ST_4 : Operation 124 [2/2] (1.23ns)   --->   "%traceback_V_10_load_1 = load i12 %traceback_V_10_addr"   --->   Operation 124 'load' 'traceback_V_10_load_1' <Predicate = (!tmp & tmp_1 != 0 & gap) | (!tmp & tmp_1 != 1 & tmp_1 != 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4096> <RAM>
ST_4 : Operation 125 [2/2] (1.23ns)   --->   "%traceback_V_11_load_1 = load i12 %traceback_V_11_addr"   --->   Operation 125 'load' 'traceback_V_11_load_1' <Predicate = (!tmp & tmp_1 != 0 & gap) | (!tmp & tmp_1 != 1 & tmp_1 != 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4096> <RAM>
ST_4 : Operation 126 [2/2] (1.23ns)   --->   "%traceback_V_12_load_1 = load i12 %traceback_V_12_addr"   --->   Operation 126 'load' 'traceback_V_12_load_1' <Predicate = (!tmp & tmp_1 != 0 & gap) | (!tmp & tmp_1 != 1 & tmp_1 != 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4096> <RAM>
ST_4 : Operation 127 [2/2] (1.23ns)   --->   "%traceback_V_13_load_1 = load i12 %traceback_V_13_addr"   --->   Operation 127 'load' 'traceback_V_13_load_1' <Predicate = (!tmp & tmp_1 != 0 & gap) | (!tmp & tmp_1 != 1 & tmp_1 != 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4096> <RAM>
ST_4 : Operation 128 [2/2] (1.23ns)   --->   "%traceback_V_14_load_1 = load i12 %traceback_V_14_addr"   --->   Operation 128 'load' 'traceback_V_14_load_1' <Predicate = (!tmp & tmp_1 != 0 & gap) | (!tmp & tmp_1 != 1 & tmp_1 != 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4096> <RAM>
ST_4 : Operation 129 [2/2] (1.23ns)   --->   "%traceback_V_15_load_1 = load i12 %traceback_V_15_addr"   --->   Operation 129 'load' 'traceback_V_15_load_1' <Predicate = (!tmp & tmp_1 != 0 & gap) | (!tmp & tmp_1 != 1 & tmp_1 != 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4096> <RAM>
ST_4 : Operation 130 [1/1] (0.44ns)   --->   "%icmp_ln1183 = icmp_eq  i2 %tmp_1, i2 2" [seq_align_multiple.cpp:1183]   --->   Operation 130 'icmp' 'icmp_ln1183' <Predicate = (!tmp & tmp_1 != 0 & gap) | (!tmp & tmp_1 != 1 & tmp_1 != 0)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 131 [1/1] (1.01ns)   --->   "%add_ln1184 = add i32 %ultimate_col_value_load, i32 4294967295" [seq_align_multiple.cpp:1184]   --->   Operation 131 'add' 'add_ln1184' <Predicate = (!tmp & tmp_1 != 0 & gap) | (!tmp & tmp_1 != 1 & tmp_1 != 0)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 132 [1/1] (1.01ns)   --->   "%add_ln1186 = add i32 %ultimate_row_value_load, i32 4294967295" [seq_align_multiple.cpp:1186]   --->   Operation 132 'add' 'add_ln1186' <Predicate = (!tmp & tmp_1 != 0 & gap) | (!tmp & tmp_1 != 1 & tmp_1 != 0)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 133 [1/1] (0.44ns)   --->   "%select_ln1183 = select i1 %icmp_ln1183, i32 %ultimate_row_value_load, i32 %add_ln1186" [seq_align_multiple.cpp:1183]   --->   Operation 133 'select' 'select_ln1183' <Predicate = (!tmp & tmp_1 != 0 & gap) | (!tmp & tmp_1 != 1 & tmp_1 != 0)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 134 [1/1] (0.44ns)   --->   "%select_ln1183_1 = select i1 %icmp_ln1183, i32 %add_ln1184, i32 %ultimate_col_value_load" [seq_align_multiple.cpp:1183]   --->   Operation 134 'select' 'select_ln1183_1' <Predicate = (!tmp & tmp_1 != 0 & gap) | (!tmp & tmp_1 != 1 & tmp_1 != 0)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 135 [1/1] (0.52ns)   --->   "%store_ln1180 = store i32 %select_ln1183, i32 %ultimate_row_value" [seq_align_multiple.cpp:1180]   --->   Operation 135 'store' 'store_ln1180' <Predicate = (!tmp & tmp_1 != 0 & gap) | (!tmp & tmp_1 != 1 & tmp_1 != 0)> <Delay = 0.52>
ST_4 : Operation 136 [1/1] (0.52ns)   --->   "%store_ln1180 = store i32 %select_ln1183_1, i32 %ultimate_col_value" [seq_align_multiple.cpp:1180]   --->   Operation 136 'store' 'store_ln1180' <Predicate = (!tmp & tmp_1 != 0 & gap) | (!tmp & tmp_1 != 1 & tmp_1 != 0)> <Delay = 0.52>

State 5 <SV = 4> <Delay = 2.59>
ST_5 : Operation 137 [1/2] (1.23ns)   --->   "%traceback_V_load_1 = load i12 %traceback_V_addr"   --->   Operation 137 'load' 'traceback_V_load_1' <Predicate = (!tmp & tmp_1 != 0 & gap) | (!tmp & tmp_1 != 1 & tmp_1 != 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4096> <RAM>
ST_5 : Operation 138 [1/2] (1.23ns)   --->   "%traceback_V_1_load_1 = load i12 %traceback_V_1_addr"   --->   Operation 138 'load' 'traceback_V_1_load_1' <Predicate = (!tmp & tmp_1 != 0 & gap) | (!tmp & tmp_1 != 1 & tmp_1 != 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4096> <RAM>
ST_5 : Operation 139 [1/2] (1.23ns)   --->   "%traceback_V_2_load_1 = load i12 %traceback_V_2_addr"   --->   Operation 139 'load' 'traceback_V_2_load_1' <Predicate = (!tmp & tmp_1 != 0 & gap) | (!tmp & tmp_1 != 1 & tmp_1 != 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4096> <RAM>
ST_5 : Operation 140 [1/2] (1.23ns)   --->   "%traceback_V_3_load_1 = load i12 %traceback_V_3_addr"   --->   Operation 140 'load' 'traceback_V_3_load_1' <Predicate = (!tmp & tmp_1 != 0 & gap) | (!tmp & tmp_1 != 1 & tmp_1 != 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4096> <RAM>
ST_5 : Operation 141 [1/2] (1.23ns)   --->   "%traceback_V_4_load_1 = load i12 %traceback_V_4_addr"   --->   Operation 141 'load' 'traceback_V_4_load_1' <Predicate = (!tmp & tmp_1 != 0 & gap) | (!tmp & tmp_1 != 1 & tmp_1 != 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4096> <RAM>
ST_5 : Operation 142 [1/2] (1.23ns)   --->   "%traceback_V_5_load_1 = load i12 %traceback_V_5_addr"   --->   Operation 142 'load' 'traceback_V_5_load_1' <Predicate = (!tmp & tmp_1 != 0 & gap) | (!tmp & tmp_1 != 1 & tmp_1 != 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4096> <RAM>
ST_5 : Operation 143 [1/2] (1.23ns)   --->   "%traceback_V_6_load_1 = load i12 %traceback_V_6_addr"   --->   Operation 143 'load' 'traceback_V_6_load_1' <Predicate = (!tmp & tmp_1 != 0 & gap) | (!tmp & tmp_1 != 1 & tmp_1 != 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4096> <RAM>
ST_5 : Operation 144 [1/2] (1.23ns)   --->   "%traceback_V_7_load_1 = load i12 %traceback_V_7_addr"   --->   Operation 144 'load' 'traceback_V_7_load_1' <Predicate = (!tmp & tmp_1 != 0 & gap) | (!tmp & tmp_1 != 1 & tmp_1 != 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4096> <RAM>
ST_5 : Operation 145 [1/2] (1.23ns)   --->   "%traceback_V_8_load_1 = load i12 %traceback_V_8_addr"   --->   Operation 145 'load' 'traceback_V_8_load_1' <Predicate = (!tmp & tmp_1 != 0 & gap) | (!tmp & tmp_1 != 1 & tmp_1 != 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4096> <RAM>
ST_5 : Operation 146 [1/2] (1.23ns)   --->   "%traceback_V_9_load_1 = load i12 %traceback_V_9_addr"   --->   Operation 146 'load' 'traceback_V_9_load_1' <Predicate = (!tmp & tmp_1 != 0 & gap) | (!tmp & tmp_1 != 1 & tmp_1 != 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4096> <RAM>
ST_5 : Operation 147 [1/2] (1.23ns)   --->   "%traceback_V_10_load_1 = load i12 %traceback_V_10_addr"   --->   Operation 147 'load' 'traceback_V_10_load_1' <Predicate = (!tmp & tmp_1 != 0 & gap) | (!tmp & tmp_1 != 1 & tmp_1 != 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4096> <RAM>
ST_5 : Operation 148 [1/2] (1.23ns)   --->   "%traceback_V_11_load_1 = load i12 %traceback_V_11_addr"   --->   Operation 148 'load' 'traceback_V_11_load_1' <Predicate = (!tmp & tmp_1 != 0 & gap) | (!tmp & tmp_1 != 1 & tmp_1 != 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4096> <RAM>
ST_5 : Operation 149 [1/2] (1.23ns)   --->   "%traceback_V_12_load_1 = load i12 %traceback_V_12_addr"   --->   Operation 149 'load' 'traceback_V_12_load_1' <Predicate = (!tmp & tmp_1 != 0 & gap) | (!tmp & tmp_1 != 1 & tmp_1 != 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4096> <RAM>
ST_5 : Operation 150 [1/2] (1.23ns)   --->   "%traceback_V_13_load_1 = load i12 %traceback_V_13_addr"   --->   Operation 150 'load' 'traceback_V_13_load_1' <Predicate = (!tmp & tmp_1 != 0 & gap) | (!tmp & tmp_1 != 1 & tmp_1 != 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4096> <RAM>
ST_5 : Operation 151 [1/2] (1.23ns)   --->   "%traceback_V_14_load_1 = load i12 %traceback_V_14_addr"   --->   Operation 151 'load' 'traceback_V_14_load_1' <Predicate = (!tmp & tmp_1 != 0 & gap) | (!tmp & tmp_1 != 1 & tmp_1 != 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4096> <RAM>
ST_5 : Operation 152 [1/2] (1.23ns)   --->   "%traceback_V_15_load_1 = load i12 %traceback_V_15_addr"   --->   Operation 152 'load' 'traceback_V_15_load_1' <Predicate = (!tmp & tmp_1 != 0 & gap) | (!tmp & tmp_1 != 1 & tmp_1 != 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4096> <RAM>
ST_5 : Operation 153 [1/1] (0.48ns)   --->   "%tmp_3 = mux i2 @_ssdm_op_Mux.ap_auto.16i2.i4, i2 %traceback_V_1_load_1, i2 %traceback_V_2_load_1, i2 %traceback_V_3_load_1, i2 %traceback_V_4_load_1, i2 %traceback_V_5_load_1, i2 %traceback_V_6_load_1, i2 %traceback_V_7_load_1, i2 %traceback_V_8_load_1, i2 %traceback_V_9_load_1, i2 %traceback_V_10_load_1, i2 %traceback_V_11_load_1, i2 %traceback_V_12_load_1, i2 %traceback_V_13_load_1, i2 %traceback_V_14_load_1, i2 %traceback_V_15_load_1, i2 %traceback_V_load_1, i4 %trunc_ln1178"   --->   Operation 153 'mux' 'tmp_3' <Predicate = (!tmp & tmp_1 != 0 & gap) | (!tmp & tmp_1 != 1 & tmp_1 != 0)> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 154 [1/1] (0.44ns)   --->   "%icmp_ln1180 = icmp_ne  i2 %tmp_3, i2 1" [seq_align_multiple.cpp:1180]   --->   Operation 154 'icmp' 'icmp_ln1180' <Predicate = (!tmp & tmp_1 != 0 & gap) | (!tmp & tmp_1 != 1 & tmp_1 != 0)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 155 [1/1] (0.42ns)   --->   "%br_ln1180 = br void %cleanup.cont" [seq_align_multiple.cpp:1180]   --->   Operation 155 'br' 'br_ln1180' <Predicate = (!tmp & tmp_1 != 0 & gap) | (!tmp & tmp_1 != 1 & tmp_1 != 0)> <Delay = 0.42>
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "%gap_4_ph = phi i1 %icmp_ln1180, void %if.then459, i1 0, void %if.then436" [seq_align_multiple.cpp:1180]   --->   Operation 156 'phi' 'gap_4_ph' <Predicate = (!tmp & tmp_1 != 0)> <Delay = 0.00>
ST_5 : Operation 157 [1/1] (0.00ns)   --->   "%br_ln1155 = br void %while.cond" [seq_align_multiple.cpp:1155]   --->   Operation 157 'br' 'br_ln1155' <Predicate = (!tmp & tmp_1 != 0)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 0.525ns
The critical path consists of the following:
	'alloca' operation ('ultimate_row_value') [18]  (0 ns)
	'store' operation ('store_ln0') of constant 255 on local variable 'ultimate_row_value' [19]  (0.525 ns)

 <State 2>: 2.05ns
The critical path consists of the following:
	'load' operation ('ultimate_col_value') on local variable 'ultimate_col_value' [24]  (0 ns)
	'add' operation ('add_ln587') [36]  (0.809 ns)
	'getelementptr' operation ('traceback_V_addr_1') [38]  (0 ns)
	'load' operation ('traceback_V_load') on array 'traceback_V' [54]  (1.24 ns)

 <State 3>: 2.25ns
The critical path consists of the following:
	'load' operation ('traceback_V_load') on array 'traceback_V' [54]  (1.24 ns)
	'mux' operation ('tmp_1') [70]  (0.489 ns)
	blocking operation 0.525 ns on control path)

 <State 4>: 2.87ns
The critical path consists of the following:
	'load' operation ('ultimate_row_value_load', seq_align_multiple.cpp:1178) on local variable 'ultimate_row_value' [88]  (0 ns)
	'add' operation ('add_ln1178', seq_align_multiple.cpp:1178) [92]  (0.765 ns)
	'add' operation ('add_ln587_1') [96]  (0.869 ns)
	'getelementptr' operation ('traceback_V_addr') [98]  (0 ns)
	'load' operation ('traceback_V_load_1') on array 'traceback_V' [114]  (1.24 ns)

 <State 5>: 2.6ns
The critical path consists of the following:
	'load' operation ('traceback_V_load_1') on array 'traceback_V' [114]  (1.24 ns)
	'mux' operation ('tmp_3') [130]  (0.489 ns)
	'icmp' operation ('icmp_ln1180', seq_align_multiple.cpp:1180) [136]  (0.446 ns)
	multiplexor before 'phi' operation ('gap_4_ph', seq_align_multiple.cpp:1180) with incoming values : ('icmp_ln1180', seq_align_multiple.cpp:1180) [141]  (0.427 ns)
	'phi' operation ('gap_4_ph', seq_align_multiple.cpp:1180) with incoming values : ('icmp_ln1180', seq_align_multiple.cpp:1180) [141]  (0 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
