<?xml version="1.0"?>
<block name="and2_gemini_post_synth.net" instance="FPGA_packed_netlist[0]" architecture_id="SHA256:4e1938adff649f4562be44636fb63a1aa5569f37dedb822b625b4ceb3cd4fcaf" atom_netlist_id="SHA256:8fde44b9fd4e7484fae9271c2f3ddf62c512b4b0dac1b853f5908b0024516d1b">
	<inputs>a b</inputs>
	<outputs>out:c</outputs>
	<clocks></clocks>
	<block name="c" instance="clb[0]" mode="default">
		<inputs>
			<port name="I30">open open open open open open open open open open open open</port>
			<port name="I20">open open b open open open open open open open open open</port>
			<port name="I10">open open open open open open a open open open open open</port>
			<port name="I00">open open open open open open open open open open open open</port>
			<port name="IS0">open open open open open open</port>
			<port name="cin">open</port>
			<port name="cascdn_i">open</port>
			<port name="cascup_i">open</port>
			<port name="sc_in">open open</port>
		</inputs>
		<outputs>
			<port name="O0">open open open open open open open open open open open open open open open open open open open open open open fle_wrapper[0].out[22]-&gt;outputs open</port>
			<port name="cout">open</port>
			<port name="cascdn_o">open</port>
			<port name="cascup_o">open</port>
			<port name="sc_out">open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="c" instance="fle_wrapper[0]" mode="default">
			<inputs>
				<port name="II">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open clb.I20[2]-&gt;II_0_43 open clb.I10[6]-&gt;II_0_45 open open</port>
				<port name="SS">open open open open open open</port>
				<port name="cin">open</port>
				<port name="clk">open</port>
				<port name="cascdn_i">open</port>
				<port name="cascup_i">open</port>
				<port name="sc_in">open open</port>
			</inputs>
			<outputs>
				<port name="out">open open open open open open open open open open open open open open open open open open open open open open comb_block[0].out1[7]-&gt;out_complete_dn_7 open</port>
				<port name="cout">open</port>
				<port name="cascdn_o">open</port>
				<port name="cascup_o">open</port>
				<port name="sc_out">open open</port>
			</outputs>
			<clocks />
			<block name="c" instance="comb_block[0]" mode="default">
				<inputs>
					<port name="II">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open fle_wrapper.II[43]-&gt;in_direct open fle_wrapper.II[45]-&gt;in_direct open open</port>
					<port name="cin">open</port>
					<port name="cascdn_i">open</port>
					<port name="cascup_i">open</port>
				</inputs>
				<outputs>
					<port name="out0">open open open open open open open open</port>
					<port name="o6">open open open open open open open open</port>
					<port name="out1">open open open open open open open lut_block[0].o5_dn[7]-&gt;out_mux1_7</port>
					<port name="cout">open</port>
					<port name="cascdn_o">open</port>
					<port name="cascup_o">open</port>
				</outputs>
				<clocks />
				<block name="c" instance="lut_block[0]" mode="default">
					<inputs>
						<port name="II">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open comb_block.II[43]-&gt;direct_II open comb_block.II[45]-&gt;direct_II open open</port>
						<port name="cascdn_i">open</port>
						<port name="cascup_i">open</port>
					</inputs>
					<outputs>
						<port name="o4_up_1">open open open open open open open open</port>
						<port name="o4_up_2">open open open open open open open open</port>
						<port name="o4_dn_1">open open open open open open open open</port>
						<port name="o4_dn_2">open open open open open open open open</port>
						<port name="o5_up">open open open open open open open open</port>
						<port name="o5_dn">open open open open open open open frac_lut[7].o5_dn[0]-&gt;direct_out5_1</port>
						<port name="o6">open open open open open open open open</port>
						<port name="cascdn_o">open</port>
						<port name="cascup_o">open</port>
					</outputs>
					<clocks />
					<block name="open" instance="frac_lut[0]" />
					<block name="open" instance="frac_lut[1]" />
					<block name="open" instance="frac_lut[2]" />
					<block name="open" instance="frac_lut[3]" />
					<block name="open" instance="frac_lut[4]" />
					<block name="open" instance="frac_lut[5]" />
					<block name="open" instance="frac_lut[6]" />
					<block name="c" instance="frac_lut[7]" mode="default">
						<inputs>
							<port name="II">open lut_block.II[43]-&gt;direct_in open lut_block.II[45]-&gt;direct_in open open</port>
							<port name="cascdn_i">open</port>
							<port name="cascup_i">open</port>
						</inputs>
						<outputs>
							<port name="o4_up_1">open</port>
							<port name="o4_up_2">open</port>
							<port name="o4_dn_1">open</port>
							<port name="o4_dn_2">open</port>
							<port name="o5_up">open</port>
							<port name="o5_dn">mux_wrap[0].o5_dn[0]-&gt;direct_o5_dn</port>
							<port name="o6">open</port>
							<port name="cascdn_o">open</port>
							<port name="cascup_o">open</port>
						</outputs>
						<clocks />
						<block name="c" instance="mux_wrap[0]" mode="lut5_mode">
							<inputs>
								<port name="II">open frac_lut.II[1]-&gt;direct_II open frac_lut.II[3]-&gt;direct_II open open</port>
							</inputs>
							<outputs>
								<port name="o4_up_1">open</port>
								<port name="o4_up_2">open</port>
								<port name="o4_dn_1">open</port>
								<port name="o4_dn_2">open</port>
								<port name="o5_up">open</port>
								<port name="o5_dn">lut5[1].out[0]-&gt;direct_out5_dn</port>
								<port name="o6">open</port>
								<port name="cascdn_o">open</port>
								<port name="cascup_o">open</port>
							</outputs>
							<clocks />
							<block name="open" instance="lut5[0]" />
							<block name="c" instance="lut5[1]" mode="lut5">
								<inputs>
									<port name="in">open mux_wrap.II[1]-&gt;direct_in_lut4_1 open mux_wrap.II[3]-&gt;direct_in_lut4_1 open</port>
								</inputs>
								<outputs>
									<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
								</outputs>
								<clocks />
								<block name="c" instance="lut[0]">
									<attributes />
									<parameters />
									<inputs>
										<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
										<port_rotation_map name="in">open 0 open 1 open</port_rotation_map>
									</inputs>
									<outputs>
										<port name="out">c</port>
									</outputs>
									<clocks />
								</block>
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="fa_2bit_block[0]" />
			</block>
			<block name="open" instance="ff_wrap[0]" />
		</block>
	</block>
	<block name="out:c" instance="io[1]" mode="io_output">
		<inputs>
			<port name="f2a_i">c</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:c" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:c" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="a" instance="io[2]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="a" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="a" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">a</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="b" instance="io[3]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="b" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="b" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">b</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
</block>
