{"vcs1":{"timestamp_begin":1739355057.646396384, "rt":0.26, "ut":0.13, "st":0.09}}
{"vcselab":{"timestamp_begin":1739355057.980302944, "rt":0.26, "ut":0.15, "st":0.10}}
{"link":{"timestamp_begin":1739355058.291146129, "rt":0.14, "ut":0.06, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739355057.427781169}
{"VCS_COMP_START_TIME": 1739355057.427781169}
{"VCS_COMP_END_TIME": 1739355058.500961049}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265552}}
{"vcselab": {"peak_mem": 150344}}
