// Seed: 2039225027
`resetall `timescale 1 ps / 1ps
module module_0 (
    inout supply1 id_0,
    input id_1,
    input id_2
);
  logic id_3;
  assign id_0[1] = "";
endmodule
