Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Sat May  3 06:52:12 2025
| Host         : goodkook-VirtualBox running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file fir8_wrapper_timing_summary_routed.rpt -pb fir8_wrapper_timing_summary_routed.pb -rpx fir8_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : fir8_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                     Violations  
---------  ----------------  ----------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks  2           
TIMING-7   Critical Warning  No common node between related clocks           2           
TIMING-18  Warning           Missing input or output delay                   21          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (12)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    495.174        0.000                      0                  312        0.151        0.000                      0                  312        4.500        0.000                       0                   154  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
dut_clk_pin  {0.000 5.000}        500.000         2.000           
emu_clk_pin  {0.000 5.000}        500.000         2.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
dut_clk_pin       496.560        0.000                      0                  224        0.180        0.000                      0                  224        4.500        0.000                       0                    73  
emu_clk_pin       498.341        0.000                      0                   32        0.151        0.000                      0                   32        4.500        0.000                       0                    81  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
emu_clk_pin   dut_clk_pin       495.174        0.000                      0                   32        0.181        0.000                      0                   32  
dut_clk_pin   emu_clk_pin       496.983        0.000                      0                   24        0.177        0.000                      0                   24  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        emu_clk_pin                 
(none)                      emu_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  dut_clk_pin
  To Clock:  dut_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack      496.560ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             496.560ns  (required time - arrival time)
  Source:                 u_fir8/u_fir_pe1/_4_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            u_fir8/u_fir_pe2/_9_/A[3]
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        1.528ns  (logic 0.456ns (29.836%)  route 1.072ns (70.164%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 505.026 - 500.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _128_/O
                         net (fo=1, routed)           2.025     3.496    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _027_/O
                         net (fo=72, routed)          1.641     5.234    u_fir8/u_fir_pe1/clk
    SLICE_X13Y86         FDRE                                         r  u_fir8/u_fir_pe1/_4_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y86         FDRE (Prop_fdre_C_Q)         0.456     5.690 r  u_fir8/u_fir_pe1/_4_/Q
                         net (fo=2, routed)           1.072     6.762    u_fir8/u_fir_pe2/Xin[3]
    DSP48_X0Y35          DSP48E1                                      r  u_fir8/u_fir_pe2/_9_/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _128_/O
                         net (fo=1, routed)           1.920   503.321    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _027_/O
                         net (fo=72, routed)          1.614   505.026    u_fir8/u_fir_pe2/clk
    DSP48_X0Y35          DSP48E1                                      r  u_fir8/u_fir_pe2/_9_/CLK
                         clock pessimism              0.259   505.285    
                         clock uncertainty           -0.035   505.250    
    DSP48_X0Y35          DSP48E1 (Setup_dsp48e1_CLK_A[3])
                                                     -1.928   503.322    u_fir8/u_fir_pe2/_9_
  -------------------------------------------------------------------
                         required time                        503.322    
                         arrival time                          -6.762    
  -------------------------------------------------------------------
                         slack                                496.560    

Slack (MET) :             496.575ns  (required time - arrival time)
  Source:                 u_fir8/u_fir_pe3/_3_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            u_fir8/u_fir_pe4/_9_/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        1.510ns  (logic 0.456ns (30.208%)  route 1.054ns (69.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 505.019 - 500.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _128_/O
                         net (fo=1, routed)           2.025     3.496    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _027_/O
                         net (fo=72, routed)          1.638     5.231    u_fir8/u_fir_pe3/clk
    SLICE_X13Y83         FDRE                                         r  u_fir8/u_fir_pe3/_3_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y83         FDRE (Prop_fdre_C_Q)         0.456     5.687 r  u_fir8/u_fir_pe3/_3_/Q
                         net (fo=2, routed)           1.054     6.740    u_fir8/u_fir_pe4/Xin[2]
    DSP48_X0Y32          DSP48E1                                      r  u_fir8/u_fir_pe4/_9_/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _128_/O
                         net (fo=1, routed)           1.920   503.321    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _027_/O
                         net (fo=72, routed)          1.607   505.019    u_fir8/u_fir_pe4/clk
    DSP48_X0Y32          DSP48E1                                      r  u_fir8/u_fir_pe4/_9_/CLK
                         clock pessimism              0.259   505.278    
                         clock uncertainty           -0.035   505.243    
    DSP48_X0Y32          DSP48E1 (Setup_dsp48e1_CLK_A[2])
                                                     -1.928   503.315    u_fir8/u_fir_pe4/_9_
  -------------------------------------------------------------------
                         required time                        503.315    
                         arrival time                          -6.740    
  -------------------------------------------------------------------
                         slack                                496.575    

Slack (MET) :             496.731ns  (required time - arrival time)
  Source:                 u_fir8/u_fir_pe4/_5_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            u_fir8/u_fir_pe5/_9_/A[4]
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        1.355ns  (logic 0.518ns (38.222%)  route 0.837ns (61.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 505.017 - 500.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _128_/O
                         net (fo=1, routed)           2.025     3.496    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _027_/O
                         net (fo=72, routed)          1.634     5.227    u_fir8/u_fir_pe4/clk
    SLICE_X12Y80         FDRE                                         r  u_fir8/u_fir_pe4/_5_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y80         FDRE (Prop_fdre_C_Q)         0.518     5.745 r  u_fir8/u_fir_pe4/_5_/Q
                         net (fo=2, routed)           0.837     6.582    u_fir8/u_fir_pe5/Xin[4]
    DSP48_X0Y31          DSP48E1                                      r  u_fir8/u_fir_pe5/_9_/A[4]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _128_/O
                         net (fo=1, routed)           1.920   503.321    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _027_/O
                         net (fo=72, routed)          1.605   505.017    u_fir8/u_fir_pe5/clk
    DSP48_X0Y31          DSP48E1                                      r  u_fir8/u_fir_pe5/_9_/CLK
                         clock pessimism              0.259   505.276    
                         clock uncertainty           -0.035   505.241    
    DSP48_X0Y31          DSP48E1 (Setup_dsp48e1_CLK_A[4])
                                                     -1.928   503.313    u_fir8/u_fir_pe5/_9_
  -------------------------------------------------------------------
                         required time                        503.313    
                         arrival time                          -6.582    
  -------------------------------------------------------------------
                         slack                                496.731    

Slack (MET) :             496.743ns  (required time - arrival time)
  Source:                 u_fir8/u_fir_pe7/_1_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            u_fir8/u_fir_pe6/_9_/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        1.354ns  (logic 0.518ns (38.263%)  route 0.836ns (61.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 505.022 - 500.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _128_/O
                         net (fo=1, routed)           2.025     3.496    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _027_/O
                         net (fo=72, routed)          1.628     5.221    u_fir8/u_fir_pe7/clk
    SLICE_X12Y76         FDRE                                         r  u_fir8/u_fir_pe7/_1_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y76         FDRE (Prop_fdre_C_Q)         0.518     5.739 r  u_fir8/u_fir_pe7/_1_/Q
                         net (fo=2, routed)           0.836     6.574    u_fir8/u_fir_pe6/Xin[0]
    DSP48_X0Y33          DSP48E1                                      r  u_fir8/u_fir_pe6/_9_/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _128_/O
                         net (fo=1, routed)           1.920   503.321    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _027_/O
                         net (fo=72, routed)          1.610   505.022    u_fir8/u_fir_pe6/clk
    DSP48_X0Y33          DSP48E1                                      r  u_fir8/u_fir_pe6/_9_/CLK
                         clock pessimism              0.259   505.281    
                         clock uncertainty           -0.035   505.246    
    DSP48_X0Y33          DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -1.928   503.318    u_fir8/u_fir_pe6/_9_
  -------------------------------------------------------------------
                         required time                        503.318    
                         arrival time                          -6.574    
  -------------------------------------------------------------------
                         slack                                496.743    

Slack (MET) :             496.778ns  (required time - arrival time)
  Source:                 u_fir8/u_fir_pe4/_7_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            u_fir8/u_fir_pe5/_9_/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        1.308ns  (logic 0.456ns (34.867%)  route 0.852ns (65.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 505.017 - 500.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _128_/O
                         net (fo=1, routed)           2.025     3.496    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _027_/O
                         net (fo=72, routed)          1.634     5.227    u_fir8/u_fir_pe4/clk
    SLICE_X13Y80         FDRE                                         r  u_fir8/u_fir_pe4/_7_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y80         FDRE (Prop_fdre_C_Q)         0.456     5.683 r  u_fir8/u_fir_pe4/_7_/Q
                         net (fo=2, routed)           0.852     6.535    u_fir8/u_fir_pe5/Xin[6]
    DSP48_X0Y31          DSP48E1                                      r  u_fir8/u_fir_pe5/_9_/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _128_/O
                         net (fo=1, routed)           1.920   503.321    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _027_/O
                         net (fo=72, routed)          1.605   505.017    u_fir8/u_fir_pe5/clk
    DSP48_X0Y31          DSP48E1                                      r  u_fir8/u_fir_pe5/_9_/CLK
                         clock pessimism              0.259   505.276    
                         clock uncertainty           -0.035   505.241    
    DSP48_X0Y31          DSP48E1 (Setup_dsp48e1_CLK_A[6])
                                                     -1.928   503.313    u_fir8/u_fir_pe5/_9_
  -------------------------------------------------------------------
                         required time                        503.313    
                         arrival time                          -6.535    
  -------------------------------------------------------------------
                         slack                                496.778    

Slack (MET) :             496.786ns  (required time - arrival time)
  Source:                 u_fir8/u_fir_pe0/_1_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            u_fir8/u_fir_pe1/_9_/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        1.302ns  (logic 0.456ns (35.030%)  route 0.846ns (64.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 505.029 - 500.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _128_/O
                         net (fo=1, routed)           2.025     3.496    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _027_/O
                         net (fo=72, routed)          1.644     5.237    u_fir8/u_fir_pe0/clk
    SLICE_X15Y90         FDRE                                         r  u_fir8/u_fir_pe0/_1_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y90         FDRE (Prop_fdre_C_Q)         0.456     5.693 r  u_fir8/u_fir_pe0/_1_/Q
                         net (fo=2, routed)           0.846     6.538    u_fir8/u_fir_pe1/Xin[0]
    DSP48_X0Y37          DSP48E1                                      r  u_fir8/u_fir_pe1/_9_/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _128_/O
                         net (fo=1, routed)           1.920   503.321    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _027_/O
                         net (fo=72, routed)          1.617   505.029    u_fir8/u_fir_pe1/clk
    DSP48_X0Y37          DSP48E1                                      r  u_fir8/u_fir_pe1/_9_/CLK
                         clock pessimism              0.259   505.288    
                         clock uncertainty           -0.035   505.253    
    DSP48_X0Y37          DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -1.928   503.325    u_fir8/u_fir_pe1/_9_
  -------------------------------------------------------------------
                         required time                        503.325    
                         arrival time                          -6.538    
  -------------------------------------------------------------------
                         slack                                496.786    

Slack (MET) :             496.791ns  (required time - arrival time)
  Source:                 u_fir8/u_fir_pe4/_4_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            u_fir8/u_fir_pe5/_9_/A[3]
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        1.296ns  (logic 0.456ns (35.187%)  route 0.840ns (64.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 505.017 - 500.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _128_/O
                         net (fo=1, routed)           2.025     3.496    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _027_/O
                         net (fo=72, routed)          1.633     5.226    u_fir8/u_fir_pe4/clk
    SLICE_X13Y79         FDRE                                         r  u_fir8/u_fir_pe4/_4_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y79         FDRE (Prop_fdre_C_Q)         0.456     5.682 r  u_fir8/u_fir_pe4/_4_/Q
                         net (fo=2, routed)           0.840     6.522    u_fir8/u_fir_pe5/Xin[3]
    DSP48_X0Y31          DSP48E1                                      r  u_fir8/u_fir_pe5/_9_/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _128_/O
                         net (fo=1, routed)           1.920   503.321    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _027_/O
                         net (fo=72, routed)          1.605   505.017    u_fir8/u_fir_pe5/clk
    DSP48_X0Y31          DSP48E1                                      r  u_fir8/u_fir_pe5/_9_/CLK
                         clock pessimism              0.259   505.276    
                         clock uncertainty           -0.035   505.241    
    DSP48_X0Y31          DSP48E1 (Setup_dsp48e1_CLK_A[3])
                                                     -1.928   503.313    u_fir8/u_fir_pe5/_9_
  -------------------------------------------------------------------
                         required time                        503.313    
                         arrival time                          -6.522    
  -------------------------------------------------------------------
                         slack                                496.791    

Slack (MET) :             496.801ns  (required time - arrival time)
  Source:                 u_fir8/u_fir_pe4/_8_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            u_fir8/u_fir_pe5/_9_/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        1.285ns  (logic 0.456ns (35.492%)  route 0.829ns (64.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 505.017 - 500.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _128_/O
                         net (fo=1, routed)           2.025     3.496    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _027_/O
                         net (fo=72, routed)          1.634     5.227    u_fir8/u_fir_pe4/clk
    SLICE_X13Y80         FDRE                                         r  u_fir8/u_fir_pe4/_8_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y80         FDRE (Prop_fdre_C_Q)         0.456     5.683 r  u_fir8/u_fir_pe4/_8_/Q
                         net (fo=2, routed)           0.829     6.512    u_fir8/u_fir_pe5/Xin[7]
    DSP48_X0Y31          DSP48E1                                      r  u_fir8/u_fir_pe5/_9_/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _128_/O
                         net (fo=1, routed)           1.920   503.321    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _027_/O
                         net (fo=72, routed)          1.605   505.017    u_fir8/u_fir_pe5/clk
    DSP48_X0Y31          DSP48E1                                      r  u_fir8/u_fir_pe5/_9_/CLK
                         clock pessimism              0.259   505.276    
                         clock uncertainty           -0.035   505.241    
    DSP48_X0Y31          DSP48E1 (Setup_dsp48e1_CLK_A[7])
                                                     -1.928   503.313    u_fir8/u_fir_pe5/_9_
  -------------------------------------------------------------------
                         required time                        503.313    
                         arrival time                          -6.512    
  -------------------------------------------------------------------
                         slack                                496.801    

Slack (MET) :             496.816ns  (required time - arrival time)
  Source:                 u_fir8/u_fir_pe4/_2_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            u_fir8/u_fir_pe5/_9_/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        1.285ns  (logic 0.456ns (35.486%)  route 0.829ns (64.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 505.017 - 500.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _128_/O
                         net (fo=1, routed)           2.025     3.496    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _027_/O
                         net (fo=72, routed)          1.635     5.228    u_fir8/u_fir_pe4/clk
    SLICE_X11Y80         FDRE                                         r  u_fir8/u_fir_pe4/_2_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y80         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  u_fir8/u_fir_pe4/_2_/Q
                         net (fo=2, routed)           0.829     6.513    u_fir8/u_fir_pe5/Xin[1]
    DSP48_X0Y31          DSP48E1                                      r  u_fir8/u_fir_pe5/_9_/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _128_/O
                         net (fo=1, routed)           1.920   503.321    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _027_/O
                         net (fo=72, routed)          1.605   505.017    u_fir8/u_fir_pe5/clk
    DSP48_X0Y31          DSP48E1                                      r  u_fir8/u_fir_pe5/_9_/CLK
                         clock pessimism              0.275   505.292    
                         clock uncertainty           -0.035   505.257    
    DSP48_X0Y31          DSP48E1 (Setup_dsp48e1_CLK_A[1])
                                                     -1.928   503.329    u_fir8/u_fir_pe5/_9_
  -------------------------------------------------------------------
                         required time                        503.329    
                         arrival time                          -6.513    
  -------------------------------------------------------------------
                         slack                                496.816    

Slack (MET) :             496.827ns  (required time - arrival time)
  Source:                 u_fir8/u_fir_pe2/_8_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            u_fir8/u_fir_pe3/_9_/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        1.088ns  (logic 0.478ns (43.943%)  route 0.610ns (56.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 505.024 - 500.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _128_/O
                         net (fo=1, routed)           2.025     3.496    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _027_/O
                         net (fo=72, routed)          1.641     5.234    u_fir8/u_fir_pe2/clk
    SLICE_X12Y86         FDRE                                         r  u_fir8/u_fir_pe2/_8_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y86         FDRE (Prop_fdre_C_Q)         0.478     5.712 r  u_fir8/u_fir_pe2/_8_/Q
                         net (fo=2, routed)           0.610     6.321    u_fir8/u_fir_pe3/Xin[7]
    DSP48_X0Y34          DSP48E1                                      r  u_fir8/u_fir_pe3/_9_/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _128_/O
                         net (fo=1, routed)           1.920   503.321    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _027_/O
                         net (fo=72, routed)          1.612   505.024    u_fir8/u_fir_pe3/clk
    DSP48_X0Y34          DSP48E1                                      r  u_fir8/u_fir_pe3/_9_/CLK
                         clock pessimism              0.259   505.283    
                         clock uncertainty           -0.035   505.248    
    DSP48_X0Y34          DSP48E1 (Setup_dsp48e1_CLK_A[7])
                                                     -2.099   503.149    u_fir8/u_fir_pe3/_9_
  -------------------------------------------------------------------
                         required time                        503.149    
                         arrival time                          -6.321    
  -------------------------------------------------------------------
                         slack                                496.827    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 u_fir8/u_fir_pe4/_7_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            u_fir8/u_fir_pe5/_7_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.626%)  route 0.122ns (46.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _128_/O
                         net (fo=1, routed)           0.644     0.884    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _027_/O
                         net (fo=72, routed)          0.567     1.476    u_fir8/u_fir_pe4/clk
    SLICE_X13Y80         FDRE                                         r  u_fir8/u_fir_pe4/_7_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y80         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  u_fir8/u_fir_pe4/_7_/Q
                         net (fo=2, routed)           0.122     1.739    u_fir8/u_fir_pe5/Xin[6]
    SLICE_X13Y79         FDRE                                         r  u_fir8/u_fir_pe5/_7_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _128_/O
                         net (fo=1, routed)           0.699     1.126    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _027_/O
                         net (fo=72, routed)          0.835     1.990    u_fir8/u_fir_pe5/clk
    SLICE_X13Y79         FDRE                                         r  u_fir8/u_fir_pe5/_7_/C
                         clock pessimism             -0.500     1.489    
    SLICE_X13Y79         FDRE (Hold_fdre_C_D)         0.070     1.559    u_fir8/u_fir_pe5/_7_
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 u_fir8/u_fir_pe4/_8_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            u_fir8/u_fir_pe5/_8_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.927%)  route 0.131ns (48.073%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _128_/O
                         net (fo=1, routed)           0.644     0.884    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _027_/O
                         net (fo=72, routed)          0.567     1.476    u_fir8/u_fir_pe4/clk
    SLICE_X13Y80         FDRE                                         r  u_fir8/u_fir_pe4/_8_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y80         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  u_fir8/u_fir_pe4/_8_/Q
                         net (fo=2, routed)           0.131     1.748    u_fir8/u_fir_pe5/Xin[7]
    SLICE_X13Y79         FDRE                                         r  u_fir8/u_fir_pe5/_8_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _128_/O
                         net (fo=1, routed)           0.699     1.126    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _027_/O
                         net (fo=72, routed)          0.835     1.990    u_fir8/u_fir_pe5/clk
    SLICE_X13Y79         FDRE                                         r  u_fir8/u_fir_pe5/_8_/C
                         clock pessimism             -0.500     1.489    
    SLICE_X13Y79         FDRE (Hold_fdre_C_D)         0.072     1.561    u_fir8/u_fir_pe5/_8_
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 u_fir8/u_fir_pe1/_1_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            u_fir8/u_fir_pe2/_1_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _128_/O
                         net (fo=1, routed)           0.644     0.884    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _027_/O
                         net (fo=72, routed)          0.571     1.480    u_fir8/u_fir_pe1/clk
    SLICE_X13Y86         FDRE                                         r  u_fir8/u_fir_pe1/_1_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y86         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  u_fir8/u_fir_pe1/_1_/Q
                         net (fo=2, routed)           0.122     1.744    u_fir8/u_fir_pe2/Xin[0]
    SLICE_X12Y85         FDRE                                         r  u_fir8/u_fir_pe2/_1_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _128_/O
                         net (fo=1, routed)           0.699     1.126    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _027_/O
                         net (fo=72, routed)          0.841     1.996    u_fir8/u_fir_pe2/clk
    SLICE_X12Y85         FDRE                                         r  u_fir8/u_fir_pe2/_1_/C
                         clock pessimism             -0.500     1.495    
    SLICE_X12Y85         FDRE (Hold_fdre_C_D)         0.059     1.554    u_fir8/u_fir_pe2/_1_
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 u_fir8/u_fir_pe5/_8_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            u_fir8/u_fir_pe7/_8_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.626%)  route 0.122ns (46.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _128_/O
                         net (fo=1, routed)           0.644     0.884    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _027_/O
                         net (fo=72, routed)          0.566     1.475    u_fir8/u_fir_pe5/clk
    SLICE_X13Y79         FDRE                                         r  u_fir8/u_fir_pe5/_8_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y79         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  u_fir8/u_fir_pe5/_8_/Q
                         net (fo=2, routed)           0.122     1.738    u_fir8/u_fir_pe7/Xin[7]
    SLICE_X12Y79         FDRE                                         r  u_fir8/u_fir_pe7/_8_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _128_/O
                         net (fo=1, routed)           0.699     1.126    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _027_/O
                         net (fo=72, routed)          0.835     1.990    u_fir8/u_fir_pe7/clk
    SLICE_X12Y79         FDRE                                         r  u_fir8/u_fir_pe7/_8_/C
                         clock pessimism             -0.501     1.488    
    SLICE_X12Y79         FDRE (Hold_fdre_C_D)         0.060     1.548    u_fir8/u_fir_pe7/_8_
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 u_fir8/u_fir_pe1/_8_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            u_fir8/u_fir_pe2/_8_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.167%)  route 0.124ns (46.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _128_/O
                         net (fo=1, routed)           0.644     0.884    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _027_/O
                         net (fo=72, routed)          0.571     1.480    u_fir8/u_fir_pe1/clk
    SLICE_X13Y86         FDRE                                         r  u_fir8/u_fir_pe1/_8_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y86         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  u_fir8/u_fir_pe1/_8_/Q
                         net (fo=2, routed)           0.124     1.746    u_fir8/u_fir_pe2/Xin[7]
    SLICE_X12Y86         FDRE                                         r  u_fir8/u_fir_pe2/_8_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _128_/O
                         net (fo=1, routed)           0.699     1.126    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _027_/O
                         net (fo=72, routed)          0.841     1.996    u_fir8/u_fir_pe2/clk
    SLICE_X12Y86         FDRE                                         r  u_fir8/u_fir_pe2/_8_/C
                         clock pessimism             -0.502     1.493    
    SLICE_X12Y86         FDRE (Hold_fdre_C_D)         0.060     1.553    u_fir8/u_fir_pe2/_8_
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 u_fir8/u_fir_pe1/_2_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            u_fir8/u_fir_pe2/_2_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _128_/O
                         net (fo=1, routed)           0.644     0.884    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _027_/O
                         net (fo=72, routed)          0.571     1.480    u_fir8/u_fir_pe1/clk
    SLICE_X13Y86         FDRE                                         r  u_fir8/u_fir_pe1/_2_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y86         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  u_fir8/u_fir_pe1/_2_/Q
                         net (fo=2, routed)           0.122     1.744    u_fir8/u_fir_pe2/Xin[1]
    SLICE_X12Y85         FDRE                                         r  u_fir8/u_fir_pe2/_2_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _128_/O
                         net (fo=1, routed)           0.699     1.126    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _027_/O
                         net (fo=72, routed)          0.841     1.996    u_fir8/u_fir_pe2/clk
    SLICE_X12Y85         FDRE                                         r  u_fir8/u_fir_pe2/_2_/C
                         clock pessimism             -0.500     1.495    
    SLICE_X12Y85         FDRE (Hold_fdre_C_D)         0.052     1.547    u_fir8/u_fir_pe2/_2_
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 u_fir8/u_fir_pe5/_3_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            u_fir8/u_fir_pe7/_3_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.917%)  route 0.124ns (43.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _128_/O
                         net (fo=1, routed)           0.644     0.884    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _027_/O
                         net (fo=72, routed)          0.565     1.474    u_fir8/u_fir_pe5/clk
    SLICE_X12Y78         FDRE                                         r  u_fir8/u_fir_pe5/_3_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y78         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  u_fir8/u_fir_pe5/_3_/Q
                         net (fo=2, routed)           0.124     1.763    u_fir8/u_fir_pe7/Xin[2]
    SLICE_X12Y79         FDRE                                         r  u_fir8/u_fir_pe7/_3_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _128_/O
                         net (fo=1, routed)           0.699     1.126    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _027_/O
                         net (fo=72, routed)          0.835     1.990    u_fir8/u_fir_pe7/clk
    SLICE_X12Y79         FDRE                                         r  u_fir8/u_fir_pe7/_3_/C
                         clock pessimism             -0.500     1.489    
    SLICE_X12Y79         FDRE (Hold_fdre_C_D)         0.052     1.541    u_fir8/u_fir_pe7/_3_
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 u_fir8/u_fir_pe0/_9_/CLK
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            u_fir8/u_fir_pe1/_9_/C[0]
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.126ns (37.625%)  route 0.209ns (62.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _128_/O
                         net (fo=1, routed)           0.644     0.884    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _027_/O
                         net (fo=72, routed)          0.663     1.573    u_fir8/u_fir_pe0/clk
    DSP48_X0Y36          DSP48E1                                      r  u_fir8/u_fir_pe0/_9_/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.126     1.699 r  u_fir8/u_fir_pe0/_9_/P[0]
                         net (fo=1, routed)           0.209     1.908    u_fir8/u_fir_pe1/Yin[0]
    DSP48_X0Y37          DSP48E1                                      r  u_fir8/u_fir_pe1/_9_/C[0]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _128_/O
                         net (fo=1, routed)           0.699     1.126    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _027_/O
                         net (fo=72, routed)          0.935     2.090    u_fir8/u_fir_pe1/clk
    DSP48_X0Y37          DSP48E1                                      r  u_fir8/u_fir_pe1/_9_/CLK
                         clock pessimism             -0.500     1.590    
    DSP48_X0Y37          DSP48E1 (Hold_dsp48e1_CLK_C[0])
                                                      0.096     1.686    u_fir8/u_fir_pe1/_9_
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 u_fir8/u_fir_pe0/_9_/CLK
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            u_fir8/u_fir_pe1/_9_/C[10]
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.126ns (37.625%)  route 0.209ns (62.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _128_/O
                         net (fo=1, routed)           0.644     0.884    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _027_/O
                         net (fo=72, routed)          0.663     1.573    u_fir8/u_fir_pe0/clk
    DSP48_X0Y36          DSP48E1                                      r  u_fir8/u_fir_pe0/_9_/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_CLK_P[10])
                                                      0.126     1.699 r  u_fir8/u_fir_pe0/_9_/P[10]
                         net (fo=1, routed)           0.209     1.908    u_fir8/u_fir_pe1/Yin[10]
    DSP48_X0Y37          DSP48E1                                      r  u_fir8/u_fir_pe1/_9_/C[10]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _128_/O
                         net (fo=1, routed)           0.699     1.126    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _027_/O
                         net (fo=72, routed)          0.935     2.090    u_fir8/u_fir_pe1/clk
    DSP48_X0Y37          DSP48E1                                      r  u_fir8/u_fir_pe1/_9_/CLK
                         clock pessimism             -0.500     1.590    
    DSP48_X0Y37          DSP48E1 (Hold_dsp48e1_CLK_C[10])
                                                      0.096     1.686    u_fir8/u_fir_pe1/_9_
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 u_fir8/u_fir_pe0/_9_/CLK
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            u_fir8/u_fir_pe1/_9_/C[11]
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.126ns (37.625%)  route 0.209ns (62.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _128_/O
                         net (fo=1, routed)           0.644     0.884    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _027_/O
                         net (fo=72, routed)          0.663     1.573    u_fir8/u_fir_pe0/clk
    DSP48_X0Y36          DSP48E1                                      r  u_fir8/u_fir_pe0/_9_/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      0.126     1.699 r  u_fir8/u_fir_pe0/_9_/P[11]
                         net (fo=1, routed)           0.209     1.908    u_fir8/u_fir_pe1/Yin[11]
    DSP48_X0Y37          DSP48E1                                      r  u_fir8/u_fir_pe1/_9_/C[11]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _128_/O
                         net (fo=1, routed)           0.699     1.126    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _027_/O
                         net (fo=72, routed)          0.935     2.090    u_fir8/u_fir_pe1/clk
    DSP48_X0Y37          DSP48E1                                      r  u_fir8/u_fir_pe1/_9_/CLK
                         clock pessimism             -0.500     1.590    
    DSP48_X0Y37          DSP48E1 (Hold_dsp48e1_CLK_C[11])
                                                      0.096     1.686    u_fir8/u_fir_pe1/_9_
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.222    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dut_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         500.000
Sources:            { clk_dut }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         500.000     497.845    BUFGCTRL_X0Y17  _027_/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         500.000     497.846    DSP48_X0Y36     u_fir8/u_fir_pe0/_9_/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         500.000     497.846    DSP48_X0Y37     u_fir8/u_fir_pe1/_9_/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         500.000     497.846    DSP48_X0Y35     u_fir8/u_fir_pe2/_9_/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         500.000     497.846    DSP48_X0Y34     u_fir8/u_fir_pe3/_9_/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         500.000     497.846    DSP48_X0Y32     u_fir8/u_fir_pe4/_9_/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         500.000     497.846    DSP48_X0Y31     u_fir8/u_fir_pe5/_9_/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         500.000     497.846    DSP48_X0Y33     u_fir8/u_fir_pe6/_9_/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         500.000     497.846    DSP48_X0Y30     u_fir8/u_fir_pe7/_9_/CLK
Min Period        n/a     FDRE/C       n/a            1.000         500.000     499.000    SLICE_X15Y90    u_fir8/u_fir_pe0/_1_/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         495.000     494.500    SLICE_X15Y90    u_fir8/u_fir_pe0/_1_/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         495.000     494.500    SLICE_X15Y90    u_fir8/u_fir_pe0/_1_/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         495.000     494.500    SLICE_X13Y88    u_fir8/u_fir_pe0/_2_/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         495.000     494.500    SLICE_X13Y88    u_fir8/u_fir_pe0/_2_/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         495.000     494.500    SLICE_X14Y90    u_fir8/u_fir_pe0/_3_/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         495.000     494.500    SLICE_X14Y90    u_fir8/u_fir_pe0/_3_/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         495.000     494.500    SLICE_X14Y90    u_fir8/u_fir_pe0/_4_/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         495.000     494.500    SLICE_X14Y90    u_fir8/u_fir_pe0/_4_/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         495.000     494.500    SLICE_X14Y91    u_fir8/u_fir_pe0/_5_/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         495.000     494.500    SLICE_X14Y91    u_fir8/u_fir_pe0/_5_/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X15Y90    u_fir8/u_fir_pe0/_1_/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X15Y90    u_fir8/u_fir_pe0/_1_/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X13Y88    u_fir8/u_fir_pe0/_2_/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X13Y88    u_fir8/u_fir_pe0/_2_/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X14Y90    u_fir8/u_fir_pe0/_3_/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X14Y90    u_fir8/u_fir_pe0/_3_/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X14Y90    u_fir8/u_fir_pe0/_4_/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X14Y90    u_fir8/u_fir_pe0/_4_/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X14Y91    u_fir8/u_fir_pe0/_5_/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X14Y91    u_fir8/u_fir_pe0/_5_/C



---------------------------------------------------------------------------------------------------
From Clock:  emu_clk_pin
  To Clock:  emu_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack      498.341ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             498.341ns  (required time - arrival time)
  Source:                 _105_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _089_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.630ns  (logic 0.773ns (47.410%)  route 0.857ns (52.590%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 504.942 - 500.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _129_/O
                         net (fo=1, routed)           2.025     3.512    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _028_/O
                         net (fo=80, routed)          1.635     5.244    _012_
    SLICE_X12Y81         FDRE                                         r  _105_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y81         FDRE (Prop_fdre_C_Q)         0.478     5.722 r  _105_/Q
                         net (fo=1, routed)           0.857     6.579    vectOut[1][4]
    SLICE_X13Y81         LUT5 (Prop_lut5_I1_O)        0.295     6.874 r  _020_/O
                         net (fo=1, routed)           0.000     6.874    _007_[4]
    SLICE_X13Y81         FDRE                                         r  _089_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _129_/O
                         net (fo=1, routed)           1.920   503.337    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _028_/O
                         net (fo=80, routed)          1.514   504.942    _012_
    SLICE_X13Y81         FDRE                                         r  _089_/C
                         clock pessimism              0.279   505.222    
                         clock uncertainty           -0.035   505.186    
    SLICE_X13Y81         FDRE (Setup_fdre_C_D)        0.029   505.215    _089_
  -------------------------------------------------------------------
                         required time                        505.215    
                         arrival time                          -6.874    
  -------------------------------------------------------------------
                         slack                                498.341    

Slack (MET) :             498.358ns  (required time - arrival time)
  Source:                 _096_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _088_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.663ns  (logic 0.716ns (43.043%)  route 0.947ns (56.957%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 504.944 - 500.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _129_/O
                         net (fo=1, routed)           2.025     3.512    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _028_/O
                         net (fo=80, routed)          1.637     5.246    _012_
    SLICE_X13Y82         FDRE                                         r  _096_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y82         FDRE (Prop_fdre_C_Q)         0.419     5.665 r  _096_/Q
                         net (fo=1, routed)           0.947     6.612    vectOut[0][3]
    SLICE_X14Y82         LUT5 (Prop_lut5_I0_O)        0.297     6.909 r  _019_/O
                         net (fo=1, routed)           0.000     6.909    _007_[3]
    SLICE_X14Y82         FDRE                                         r  _088_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _129_/O
                         net (fo=1, routed)           1.920   503.337    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _028_/O
                         net (fo=80, routed)          1.516   504.944    _012_
    SLICE_X14Y82         FDRE                                         r  _088_/C
                         clock pessimism              0.277   505.222    
                         clock uncertainty           -0.035   505.186    
    SLICE_X14Y82         FDRE (Setup_fdre_C_D)        0.081   505.267    _088_
  -------------------------------------------------------------------
                         required time                        505.267    
                         arrival time                          -6.909    
  -------------------------------------------------------------------
                         slack                                498.358    

Slack (MET) :             498.441ns  (required time - arrival time)
  Source:                 _107_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _091_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.581ns  (logic 0.779ns (49.259%)  route 0.802ns (50.741%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 504.945 - 500.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _129_/O
                         net (fo=1, routed)           2.025     3.512    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _028_/O
                         net (fo=80, routed)          1.635     5.244    _012_
    SLICE_X12Y81         FDRE                                         r  _107_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y81         FDRE (Prop_fdre_C_Q)         0.478     5.722 r  _107_/Q
                         net (fo=1, routed)           0.802     6.524    vectOut[1][6]
    SLICE_X12Y83         LUT5 (Prop_lut5_I1_O)        0.301     6.825 r  _022_/O
                         net (fo=1, routed)           0.000     6.825    _007_[6]
    SLICE_X12Y83         FDRE                                         r  _091_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _129_/O
                         net (fo=1, routed)           1.920   503.337    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _028_/O
                         net (fo=80, routed)          1.517   504.945    _012_
    SLICE_X12Y83         FDRE                                         r  _091_/C
                         clock pessimism              0.277   505.223    
                         clock uncertainty           -0.035   505.187    
    SLICE_X12Y83         FDRE (Setup_fdre_C_D)        0.079   505.266    _091_
  -------------------------------------------------------------------
                         required time                        505.266    
                         arrival time                          -6.825    
  -------------------------------------------------------------------
                         slack                                498.441    

Slack (MET) :             498.496ns  (required time - arrival time)
  Source:                 _094_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _086_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.523ns  (logic 0.718ns (47.150%)  route 0.805ns (52.850%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 504.945 - 500.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _129_/O
                         net (fo=1, routed)           2.025     3.512    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _028_/O
                         net (fo=80, routed)          1.637     5.246    _012_
    SLICE_X13Y82         FDRE                                         r  _094_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y82         FDRE (Prop_fdre_C_Q)         0.419     5.665 r  _094_/Q
                         net (fo=1, routed)           0.805     6.469    vectOut[0][1]
    SLICE_X12Y83         LUT5 (Prop_lut5_I0_O)        0.299     6.768 r  _017_/O
                         net (fo=1, routed)           0.000     6.768    _007_[1]
    SLICE_X12Y83         FDRE                                         r  _086_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _129_/O
                         net (fo=1, routed)           1.920   503.337    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _028_/O
                         net (fo=80, routed)          1.517   504.945    _012_
    SLICE_X12Y83         FDRE                                         r  _086_/C
                         clock pessimism              0.277   505.223    
                         clock uncertainty           -0.035   505.187    
    SLICE_X12Y83         FDRE (Setup_fdre_C_D)        0.077   505.264    _086_
  -------------------------------------------------------------------
                         required time                        505.264    
                         arrival time                          -6.768    
  -------------------------------------------------------------------
                         slack                                498.496    

Slack (MET) :             498.519ns  (required time - arrival time)
  Source:                 _068_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _092_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.450ns  (logic 0.642ns (44.271%)  route 0.808ns (55.729%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 504.942 - 500.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _129_/O
                         net (fo=1, routed)           2.025     3.512    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _028_/O
                         net (fo=80, routed)          1.637     5.246    _012_
    SLICE_X12Y82         FDRE                                         r  _068_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y82         FDRE (Prop_fdre_C_Q)         0.518     5.764 r  _068_/Q
                         net (fo=1, routed)           0.808     6.572    vectOut[2][7]
    SLICE_X13Y81         LUT5 (Prop_lut5_I2_O)        0.124     6.696 r  _023_/O
                         net (fo=1, routed)           0.000     6.696    _007_[7]
    SLICE_X13Y81         FDRE                                         r  _092_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _129_/O
                         net (fo=1, routed)           1.920   503.337    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _028_/O
                         net (fo=80, routed)          1.514   504.942    _012_
    SLICE_X13Y81         FDRE                                         r  _092_/C
                         clock pessimism              0.277   505.220    
                         clock uncertainty           -0.035   505.184    
    SLICE_X13Y81         FDRE (Setup_fdre_C_D)        0.031   505.215    _092_
  -------------------------------------------------------------------
                         required time                        505.215    
                         arrival time                          -6.696    
  -------------------------------------------------------------------
                         slack                                498.519    

Slack (MET) :             498.565ns  (required time - arrival time)
  Source:                 _093_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _085_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.456ns  (logic 0.642ns (44.081%)  route 0.814ns (55.919%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 504.944 - 500.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _129_/O
                         net (fo=1, routed)           2.025     3.512    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _028_/O
                         net (fo=80, routed)          1.635     5.244    _012_
    SLICE_X12Y81         FDRE                                         r  _093_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y81         FDRE (Prop_fdre_C_Q)         0.518     5.762 r  _093_/Q
                         net (fo=1, routed)           0.814     6.576    vectOut[0][0]
    SLICE_X14Y82         LUT5 (Prop_lut5_I1_O)        0.124     6.700 r  _016_/O
                         net (fo=1, routed)           0.000     6.700    _007_[0]
    SLICE_X14Y82         FDRE                                         r  _085_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _129_/O
                         net (fo=1, routed)           1.920   503.337    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _028_/O
                         net (fo=80, routed)          1.516   504.944    _012_
    SLICE_X14Y82         FDRE                                         r  _085_/C
                         clock pessimism              0.277   505.222    
                         clock uncertainty           -0.035   505.186    
    SLICE_X14Y82         FDRE (Setup_fdre_C_D)        0.079   505.265    _085_
  -------------------------------------------------------------------
                         required time                        505.265    
                         arrival time                          -6.700    
  -------------------------------------------------------------------
                         slack                                498.565    

Slack (MET) :             498.662ns  (required time - arrival time)
  Source:                 _033_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _041_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.211ns  (logic 0.456ns (37.651%)  route 0.755ns (62.349%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 504.951 - 500.000 ) 
    Source Clock Delay      (SCD):    5.253ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _129_/O
                         net (fo=1, routed)           2.025     3.512    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _028_/O
                         net (fo=80, routed)          1.644     5.253    _012_
    SLICE_X13Y90         FDRE                                         r  _033_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y90         FDRE (Prop_fdre_C_Q)         0.456     5.709 r  _033_/Q
                         net (fo=1, routed)           0.755     6.464    stimIn[0][4]
    SLICE_X13Y91         FDRE                                         r  _041_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _129_/O
                         net (fo=1, routed)           1.920   503.337    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _028_/O
                         net (fo=80, routed)          1.523   504.951    _012_
    SLICE_X13Y91         FDRE                                         r  _041_/C
                         clock pessimism              0.277   505.229    
                         clock uncertainty           -0.035   505.193    
    SLICE_X13Y91         FDRE (Setup_fdre_C_D)       -0.067   505.126    _041_
  -------------------------------------------------------------------
                         required time                        505.126    
                         arrival time                          -6.464    
  -------------------------------------------------------------------
                         slack                                498.662    

Slack (MET) :             498.673ns  (required time - arrival time)
  Source:                 _070_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _054_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.188ns  (logic 0.518ns (43.618%)  route 0.670ns (56.382%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 504.951 - 500.000 ) 
    Source Clock Delay      (SCD):    5.252ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _129_/O
                         net (fo=1, routed)           2.025     3.512    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _028_/O
                         net (fo=80, routed)          1.643     5.252    _012_
    SLICE_X12Y88         FDRE                                         r  _070_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y88         FDRE (Prop_fdre_C_Q)         0.518     5.770 r  _070_/Q
                         net (fo=1, routed)           0.670     6.439    stimIn[2][1]
    SLICE_X13Y92         FDRE                                         r  _054_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _129_/O
                         net (fo=1, routed)           1.920   503.337    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _028_/O
                         net (fo=80, routed)          1.523   504.951    _012_
    SLICE_X13Y92         FDRE                                         r  _054_/C
                         clock pessimism              0.277   505.229    
                         clock uncertainty           -0.035   505.193    
    SLICE_X13Y92         FDRE (Setup_fdre_C_D)       -0.081   505.112    _054_
  -------------------------------------------------------------------
                         required time                        505.112    
                         arrival time                          -6.439    
  -------------------------------------------------------------------
                         slack                                498.673    

Slack (MET) :             498.708ns  (required time - arrival time)
  Source:                 _030_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _038_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.167ns  (logic 0.518ns (44.371%)  route 0.649ns (55.629%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 504.950 - 500.000 ) 
    Source Clock Delay      (SCD):    5.253ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _129_/O
                         net (fo=1, routed)           2.025     3.512    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _028_/O
                         net (fo=80, routed)          1.644     5.253    _012_
    SLICE_X12Y89         FDRE                                         r  _030_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y89         FDRE (Prop_fdre_C_Q)         0.518     5.771 r  _030_/Q
                         net (fo=1, routed)           0.649     6.420    stimIn[0][1]
    SLICE_X13Y89         FDRE                                         r  _038_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _129_/O
                         net (fo=1, routed)           1.920   503.337    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _028_/O
                         net (fo=80, routed)          1.522   504.950    _012_
    SLICE_X13Y89         FDRE                                         r  _038_/C
                         clock pessimism              0.280   505.231    
                         clock uncertainty           -0.035   505.195    
    SLICE_X13Y89         FDRE (Setup_fdre_C_D)       -0.067   505.128    _038_
  -------------------------------------------------------------------
                         required time                        505.128    
                         arrival time                          -6.420    
  -------------------------------------------------------------------
                         slack                                498.708    

Slack (MET) :             498.710ns  (required time - arrival time)
  Source:                 _074_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _058_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.187ns  (logic 0.518ns (43.655%)  route 0.669ns (56.345%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 504.951 - 500.000 ) 
    Source Clock Delay      (SCD):    5.252ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _129_/O
                         net (fo=1, routed)           2.025     3.512    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _028_/O
                         net (fo=80, routed)          1.643     5.252    _012_
    SLICE_X12Y88         FDRE                                         r  _074_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y88         FDRE (Prop_fdre_C_Q)         0.518     5.770 r  _074_/Q
                         net (fo=1, routed)           0.669     6.438    stimIn[2][5]
    SLICE_X12Y92         FDRE                                         r  _058_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _129_/O
                         net (fo=1, routed)           1.920   503.337    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _028_/O
                         net (fo=80, routed)          1.523   504.951    _012_
    SLICE_X12Y92         FDRE                                         r  _058_/C
                         clock pessimism              0.277   505.229    
                         clock uncertainty           -0.035   505.193    
    SLICE_X12Y92         FDRE (Setup_fdre_C_D)       -0.045   505.148    _058_
  -------------------------------------------------------------------
                         required time                        505.148    
                         arrival time                          -6.438    
  -------------------------------------------------------------------
                         slack                                498.710    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 _061_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _085_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.996%)  route 0.100ns (35.004%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _129_/O
                         net (fo=1, routed)           0.644     0.899    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _028_/O
                         net (fo=80, routed)          0.569     1.494    _012_
    SLICE_X13Y82         FDRE                                         r  _061_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y82         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  _061_/Q
                         net (fo=1, routed)           0.100     1.735    vectOut[2][0]
    SLICE_X14Y82         LUT5 (Prop_lut5_I2_O)        0.045     1.780 r  _016_/O
                         net (fo=1, routed)           0.000     1.780    _007_[0]
    SLICE_X14Y82         FDRE                                         r  _085_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _129_/O
                         net (fo=1, routed)           0.699     1.142    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _028_/O
                         net (fo=80, routed)          0.838     2.009    _012_
    SLICE_X14Y82         FDRE                                         r  _085_/C
                         clock pessimism             -0.501     1.508    
    SLICE_X14Y82         FDRE (Hold_fdre_C_D)         0.121     1.629    _085_
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 _100_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _092_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.209ns (80.663%)  route 0.050ns (19.337%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _129_/O
                         net (fo=1, routed)           0.644     0.899    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _028_/O
                         net (fo=80, routed)          0.568     1.493    _012_
    SLICE_X12Y81         FDRE                                         r  _100_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y81         FDRE (Prop_fdre_C_Q)         0.164     1.657 r  _100_/Q
                         net (fo=1, routed)           0.050     1.707    vectOut[0][7]
    SLICE_X13Y81         LUT5 (Prop_lut5_I0_O)        0.045     1.752 r  _023_/O
                         net (fo=1, routed)           0.000     1.752    _007_[7]
    SLICE_X13Y81         FDRE                                         r  _092_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _129_/O
                         net (fo=1, routed)           0.699     1.142    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _028_/O
                         net (fo=80, routed)          0.837     2.008    _012_
    SLICE_X13Y81         FDRE                                         r  _092_/C
                         clock pessimism             -0.502     1.506    
    SLICE_X13Y81         FDRE (Hold_fdre_C_D)         0.092     1.598    _092_
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 _080_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _048_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.661%)  route 0.132ns (48.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _129_/O
                         net (fo=1, routed)           0.644     0.899    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _028_/O
                         net (fo=80, routed)          0.574     1.499    _012_
    SLICE_X11Y90         FDRE                                         r  _080_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y90         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  _080_/Q
                         net (fo=1, routed)           0.132     1.772    stimIn[1][3]
    SLICE_X12Y90         FDRE                                         r  _048_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _129_/O
                         net (fo=1, routed)           0.699     1.142    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _028_/O
                         net (fo=80, routed)          0.845     2.016    _012_
    SLICE_X12Y90         FDRE                                         r  _048_/C
                         clock pessimism             -0.480     1.536    
    SLICE_X12Y90         FDRE (Hold_fdre_C_D)         0.064     1.600    _048_
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 _079_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _047_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.661%)  route 0.132ns (48.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _129_/O
                         net (fo=1, routed)           0.644     0.899    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _028_/O
                         net (fo=80, routed)          0.574     1.499    _012_
    SLICE_X11Y90         FDRE                                         r  _079_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y90         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  _079_/Q
                         net (fo=1, routed)           0.132     1.772    stimIn[1][2]
    SLICE_X12Y90         FDRE                                         r  _047_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _129_/O
                         net (fo=1, routed)           0.699     1.142    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _028_/O
                         net (fo=80, routed)          0.845     2.016    _012_
    SLICE_X12Y90         FDRE                                         r  _047_/C
                         clock pessimism             -0.480     1.536    
    SLICE_X12Y90         FDRE (Hold_fdre_C_D)         0.053     1.589    _047_
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 _063_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _087_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.459%)  route 0.132ns (41.541%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _129_/O
                         net (fo=1, routed)           0.644     0.899    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _028_/O
                         net (fo=80, routed)          0.569     1.494    _012_
    SLICE_X13Y82         FDRE                                         r  _063_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y82         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  _063_/Q
                         net (fo=1, routed)           0.132     1.767    vectOut[2][2]
    SLICE_X14Y82         LUT5 (Prop_lut5_I2_O)        0.045     1.812 r  _018_/O
                         net (fo=1, routed)           0.000     1.812    _007_[2]
    SLICE_X14Y82         FDRE                                         r  _087_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _129_/O
                         net (fo=1, routed)           0.699     1.142    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _028_/O
                         net (fo=80, routed)          0.838     2.009    _012_
    SLICE_X14Y82         FDRE                                         r  _087_/C
                         clock pessimism             -0.501     1.508    
    SLICE_X14Y82         FDRE (Hold_fdre_C_D)         0.120     1.628    _087_
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 _069_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _053_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _129_/O
                         net (fo=1, routed)           0.644     0.899    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _028_/O
                         net (fo=80, routed)          0.574     1.499    _012_
    SLICE_X12Y91         FDRE                                         r  _069_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDRE (Prop_fdre_C_Q)         0.164     1.663 r  _069_/Q
                         net (fo=1, routed)           0.112     1.775    stimIn[2][0]
    SLICE_X13Y92         FDRE                                         r  _053_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _129_/O
                         net (fo=1, routed)           0.699     1.142    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _028_/O
                         net (fo=80, routed)          0.845     2.016    _012_
    SLICE_X13Y92         FDRE                                         r  _053_/C
                         clock pessimism             -0.501     1.515    
    SLICE_X13Y92         FDRE (Hold_fdre_C_D)         0.070     1.585    _053_
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 _036_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _044_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _129_/O
                         net (fo=1, routed)           0.644     0.899    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _028_/O
                         net (fo=80, routed)          0.573     1.498    _012_
    SLICE_X12Y89         FDRE                                         r  _036_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y89         FDRE (Prop_fdre_C_Q)         0.164     1.662 r  _036_/Q
                         net (fo=1, routed)           0.116     1.778    stimIn[0][7]
    SLICE_X13Y89         FDRE                                         r  _044_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _129_/O
                         net (fo=1, routed)           0.699     1.142    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _028_/O
                         net (fo=80, routed)          0.844     2.015    _012_
    SLICE_X13Y89         FDRE                                         r  _044_/C
                         clock pessimism             -0.504     1.511    
    SLICE_X13Y89         FDRE (Hold_fdre_C_D)         0.070     1.581    _044_
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 _082_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _050_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _129_/O
                         net (fo=1, routed)           0.644     0.899    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _028_/O
                         net (fo=80, routed)          0.573     1.498    _012_
    SLICE_X10Y89         FDRE                                         r  _082_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y89         FDRE (Prop_fdre_C_Q)         0.164     1.662 r  _082_/Q
                         net (fo=1, routed)           0.116     1.778    stimIn[1][5]
    SLICE_X10Y91         FDRE                                         r  _050_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _129_/O
                         net (fo=1, routed)           0.699     1.142    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _028_/O
                         net (fo=80, routed)          0.845     2.016    _012_
    SLICE_X10Y91         FDRE                                         r  _050_/C
                         clock pessimism             -0.501     1.515    
    SLICE_X10Y91         FDRE (Hold_fdre_C_D)         0.059     1.574    _050_
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 _081_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _049_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.407%)  route 0.170ns (54.593%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _129_/O
                         net (fo=1, routed)           0.644     0.899    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _028_/O
                         net (fo=80, routed)          0.574     1.499    _012_
    SLICE_X11Y90         FDRE                                         r  _081_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y90         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  _081_/Q
                         net (fo=1, routed)           0.170     1.810    stimIn[1][4]
    SLICE_X12Y90         FDRE                                         r  _049_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _129_/O
                         net (fo=1, routed)           0.699     1.142    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _028_/O
                         net (fo=80, routed)          0.845     2.016    _012_
    SLICE_X12Y90         FDRE                                         r  _049_/C
                         clock pessimism             -0.480     1.536    
    SLICE_X12Y90         FDRE (Hold_fdre_C_D)         0.064     1.600    _049_
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 _084_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _052_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.946%)  route 0.114ns (47.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _129_/O
                         net (fo=1, routed)           0.644     0.899    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _028_/O
                         net (fo=80, routed)          0.574     1.499    _012_
    SLICE_X11Y90         FDRE                                         r  _084_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y90         FDRE (Prop_fdre_C_Q)         0.128     1.627 r  _084_/Q
                         net (fo=1, routed)           0.114     1.741    stimIn[1][7]
    SLICE_X11Y91         FDRE                                         r  _052_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _129_/O
                         net (fo=1, routed)           0.699     1.142    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _028_/O
                         net (fo=80, routed)          0.845     2.016    _012_
    SLICE_X11Y91         FDRE                                         r  _052_/C
                         clock pessimism             -0.501     1.515    
    SLICE_X11Y91         FDRE (Hold_fdre_C_D)         0.013     1.528    _052_
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.213    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         emu_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         500.000
Sources:            { clk_emu }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         500.000     497.845    BUFGCTRL_X0Y16  _028_/I
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X13Y90    _029_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X12Y89    _030_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X13Y90    _031_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X13Y90    _032_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X13Y90    _033_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X12Y89    _034_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X12Y89    _035_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X12Y89    _036_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X12Y90    _037_/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X13Y90    _029_/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X13Y90    _029_/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X12Y89    _030_/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X12Y89    _030_/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X13Y90    _031_/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X13Y90    _031_/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X13Y90    _032_/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X13Y90    _032_/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X13Y90    _033_/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X13Y90    _033_/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y90    _029_/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y90    _029_/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y89    _030_/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y89    _030_/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y90    _031_/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y90    _031_/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y90    _032_/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y90    _032_/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y90    _033_/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y90    _033_/C



---------------------------------------------------------------------------------------------------
From Clock:  emu_clk_pin
  To Clock:  dut_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack      495.174ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             495.174ns  (required time - arrival time)
  Source:                 _043_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            u_fir8/u_fir_pe0/_9_/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        2.638ns  (logic 0.518ns (19.636%)  route 2.120ns (80.364%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 505.028 - 500.000 ) 
    Source Clock Delay      (SCD):    5.253ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _129_/O
                         net (fo=1, routed)           2.025     3.512    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _028_/O
                         net (fo=80, routed)          1.644     5.253    _012_
    SLICE_X12Y90         FDRE                                         r  _043_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y90         FDRE (Prop_fdre_C_Q)         0.518     5.771 r  _043_/Q
                         net (fo=2, routed)           2.120     7.891    u_fir8/u_fir_pe0/Xin[6]
    DSP48_X0Y36          DSP48E1                                      r  u_fir8/u_fir_pe0/_9_/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _128_/O
                         net (fo=1, routed)           1.920   503.321    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _027_/O
                         net (fo=72, routed)          1.616   505.028    u_fir8/u_fir_pe0/clk
    DSP48_X0Y36          DSP48E1                                      r  u_fir8/u_fir_pe0/_9_/CLK
                         clock pessimism              0.000   505.028    
                         clock uncertainty           -0.035   504.993    
    DSP48_X0Y36          DSP48E1 (Setup_dsp48e1_CLK_A[6])
                                                     -1.928   503.065    u_fir8/u_fir_pe0/_9_
  -------------------------------------------------------------------
                         required time                        503.065    
                         arrival time                          -7.891    
  -------------------------------------------------------------------
                         slack                                495.174    

Slack (MET) :             495.291ns  (required time - arrival time)
  Source:                 _038_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            u_fir8/u_fir_pe0/_9_/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        2.521ns  (logic 0.456ns (18.087%)  route 2.065ns (81.913%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 505.028 - 500.000 ) 
    Source Clock Delay      (SCD):    5.253ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _129_/O
                         net (fo=1, routed)           2.025     3.512    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _028_/O
                         net (fo=80, routed)          1.644     5.253    _012_
    SLICE_X13Y89         FDRE                                         r  _038_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y89         FDRE (Prop_fdre_C_Q)         0.456     5.709 r  _038_/Q
                         net (fo=2, routed)           2.065     7.774    u_fir8/u_fir_pe0/Xin[1]
    DSP48_X0Y36          DSP48E1                                      r  u_fir8/u_fir_pe0/_9_/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _128_/O
                         net (fo=1, routed)           1.920   503.321    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _027_/O
                         net (fo=72, routed)          1.616   505.028    u_fir8/u_fir_pe0/clk
    DSP48_X0Y36          DSP48E1                                      r  u_fir8/u_fir_pe0/_9_/CLK
                         clock pessimism              0.000   505.028    
                         clock uncertainty           -0.035   504.993    
    DSP48_X0Y36          DSP48E1 (Setup_dsp48e1_CLK_A[1])
                                                     -1.928   503.065    u_fir8/u_fir_pe0/_9_
  -------------------------------------------------------------------
                         required time                        503.065    
                         arrival time                          -7.774    
  -------------------------------------------------------------------
                         slack                                495.291    

Slack (MET) :             495.329ns  (required time - arrival time)
  Source:                 _042_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            u_fir8/u_fir_pe0/_9_/A[5]
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        2.483ns  (logic 0.456ns (18.364%)  route 2.027ns (81.636%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 505.028 - 500.000 ) 
    Source Clock Delay      (SCD):    5.253ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _129_/O
                         net (fo=1, routed)           2.025     3.512    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _028_/O
                         net (fo=80, routed)          1.644     5.253    _012_
    SLICE_X13Y89         FDRE                                         r  _042_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y89         FDRE (Prop_fdre_C_Q)         0.456     5.709 r  _042_/Q
                         net (fo=2, routed)           2.027     7.736    u_fir8/u_fir_pe0/Xin[5]
    DSP48_X0Y36          DSP48E1                                      r  u_fir8/u_fir_pe0/_9_/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _128_/O
                         net (fo=1, routed)           1.920   503.321    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _027_/O
                         net (fo=72, routed)          1.616   505.028    u_fir8/u_fir_pe0/clk
    DSP48_X0Y36          DSP48E1                                      r  u_fir8/u_fir_pe0/_9_/CLK
                         clock pessimism              0.000   505.028    
                         clock uncertainty           -0.035   504.993    
    DSP48_X0Y36          DSP48E1 (Setup_dsp48e1_CLK_A[5])
                                                     -1.928   503.065    u_fir8/u_fir_pe0/_9_
  -------------------------------------------------------------------
                         required time                        503.065    
                         arrival time                          -7.736    
  -------------------------------------------------------------------
                         slack                                495.329    

Slack (MET) :             495.687ns  (required time - arrival time)
  Source:                 _037_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            u_fir8/u_fir_pe0/_9_/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        2.125ns  (logic 0.518ns (24.373%)  route 1.607ns (75.627%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 505.028 - 500.000 ) 
    Source Clock Delay      (SCD):    5.253ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _129_/O
                         net (fo=1, routed)           2.025     3.512    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _028_/O
                         net (fo=80, routed)          1.644     5.253    _012_
    SLICE_X12Y90         FDRE                                         r  _037_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y90         FDRE (Prop_fdre_C_Q)         0.518     5.771 r  _037_/Q
                         net (fo=2, routed)           1.607     7.378    u_fir8/u_fir_pe0/Xin[0]
    DSP48_X0Y36          DSP48E1                                      r  u_fir8/u_fir_pe0/_9_/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _128_/O
                         net (fo=1, routed)           1.920   503.321    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _027_/O
                         net (fo=72, routed)          1.616   505.028    u_fir8/u_fir_pe0/clk
    DSP48_X0Y36          DSP48E1                                      r  u_fir8/u_fir_pe0/_9_/CLK
                         clock pessimism              0.000   505.028    
                         clock uncertainty           -0.035   504.993    
    DSP48_X0Y36          DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -1.928   503.065    u_fir8/u_fir_pe0/_9_
  -------------------------------------------------------------------
                         required time                        503.065    
                         arrival time                          -7.378    
  -------------------------------------------------------------------
                         slack                                495.687    

Slack (MET) :             495.800ns  (required time - arrival time)
  Source:                 _039_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            u_fir8/u_fir_pe0/_9_/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        2.013ns  (logic 0.518ns (25.737%)  route 1.495ns (74.263%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 505.028 - 500.000 ) 
    Source Clock Delay      (SCD):    5.253ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _129_/O
                         net (fo=1, routed)           2.025     3.512    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _028_/O
                         net (fo=80, routed)          1.644     5.253    _012_
    SLICE_X12Y90         FDRE                                         r  _039_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y90         FDRE (Prop_fdre_C_Q)         0.518     5.771 r  _039_/Q
                         net (fo=2, routed)           1.495     7.265    u_fir8/u_fir_pe0/Xin[2]
    DSP48_X0Y36          DSP48E1                                      r  u_fir8/u_fir_pe0/_9_/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _128_/O
                         net (fo=1, routed)           1.920   503.321    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _027_/O
                         net (fo=72, routed)          1.616   505.028    u_fir8/u_fir_pe0/clk
    DSP48_X0Y36          DSP48E1                                      r  u_fir8/u_fir_pe0/_9_/CLK
                         clock pessimism              0.000   505.028    
                         clock uncertainty           -0.035   504.993    
    DSP48_X0Y36          DSP48E1 (Setup_dsp48e1_CLK_A[2])
                                                     -1.928   503.065    u_fir8/u_fir_pe0/_9_
  -------------------------------------------------------------------
                         required time                        503.065    
                         arrival time                          -7.265    
  -------------------------------------------------------------------
                         slack                                495.800    

Slack (MET) :             495.859ns  (required time - arrival time)
  Source:                 _044_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            u_fir8/u_fir_pe0/_9_/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.953ns  (logic 0.456ns (23.346%)  route 1.497ns (76.654%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 505.028 - 500.000 ) 
    Source Clock Delay      (SCD):    5.253ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _129_/O
                         net (fo=1, routed)           2.025     3.512    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _028_/O
                         net (fo=80, routed)          1.644     5.253    _012_
    SLICE_X13Y89         FDRE                                         r  _044_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y89         FDRE (Prop_fdre_C_Q)         0.456     5.709 r  _044_/Q
                         net (fo=2, routed)           1.497     7.206    u_fir8/u_fir_pe0/Xin[7]
    DSP48_X0Y36          DSP48E1                                      r  u_fir8/u_fir_pe0/_9_/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _128_/O
                         net (fo=1, routed)           1.920   503.321    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _027_/O
                         net (fo=72, routed)          1.616   505.028    u_fir8/u_fir_pe0/clk
    DSP48_X0Y36          DSP48E1                                      r  u_fir8/u_fir_pe0/_9_/CLK
                         clock pessimism              0.000   505.028    
                         clock uncertainty           -0.035   504.993    
    DSP48_X0Y36          DSP48E1 (Setup_dsp48e1_CLK_A[7])
                                                     -1.928   503.065    u_fir8/u_fir_pe0/_9_
  -------------------------------------------------------------------
                         required time                        503.065    
                         arrival time                          -7.206    
  -------------------------------------------------------------------
                         slack                                495.859    

Slack (MET) :             495.882ns  (required time - arrival time)
  Source:                 _041_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            u_fir8/u_fir_pe0/_9_/A[4]
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.929ns  (logic 0.456ns (23.635%)  route 1.473ns (76.365%))
  Logic Levels:           0  
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 505.028 - 500.000 ) 
    Source Clock Delay      (SCD):    5.254ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _129_/O
                         net (fo=1, routed)           2.025     3.512    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _028_/O
                         net (fo=80, routed)          1.645     5.254    _012_
    SLICE_X13Y91         FDRE                                         r  _041_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y91         FDRE (Prop_fdre_C_Q)         0.456     5.710 r  _041_/Q
                         net (fo=2, routed)           1.473     7.183    u_fir8/u_fir_pe0/Xin[4]
    DSP48_X0Y36          DSP48E1                                      r  u_fir8/u_fir_pe0/_9_/A[4]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _128_/O
                         net (fo=1, routed)           1.920   503.321    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _027_/O
                         net (fo=72, routed)          1.616   505.028    u_fir8/u_fir_pe0/clk
    DSP48_X0Y36          DSP48E1                                      r  u_fir8/u_fir_pe0/_9_/CLK
                         clock pessimism              0.000   505.028    
                         clock uncertainty           -0.035   504.993    
    DSP48_X0Y36          DSP48E1 (Setup_dsp48e1_CLK_A[4])
                                                     -1.928   503.065    u_fir8/u_fir_pe0/_9_
  -------------------------------------------------------------------
                         required time                        503.065    
                         arrival time                          -7.183    
  -------------------------------------------------------------------
                         slack                                495.882    

Slack (MET) :             495.948ns  (required time - arrival time)
  Source:                 _040_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            u_fir8/u_fir_pe0/_9_/A[3]
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.864ns  (logic 0.518ns (27.782%)  route 1.346ns (72.218%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 505.028 - 500.000 ) 
    Source Clock Delay      (SCD):    5.253ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _129_/O
                         net (fo=1, routed)           2.025     3.512    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _028_/O
                         net (fo=80, routed)          1.644     5.253    _012_
    SLICE_X12Y90         FDRE                                         r  _040_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y90         FDRE (Prop_fdre_C_Q)         0.518     5.771 r  _040_/Q
                         net (fo=2, routed)           1.346     7.117    u_fir8/u_fir_pe0/Xin[3]
    DSP48_X0Y36          DSP48E1                                      r  u_fir8/u_fir_pe0/_9_/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _128_/O
                         net (fo=1, routed)           1.920   503.321    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _027_/O
                         net (fo=72, routed)          1.616   505.028    u_fir8/u_fir_pe0/clk
    DSP48_X0Y36          DSP48E1                                      r  u_fir8/u_fir_pe0/_9_/CLK
                         clock pessimism              0.000   505.028    
                         clock uncertainty           -0.035   504.993    
    DSP48_X0Y36          DSP48E1 (Setup_dsp48e1_CLK_A[3])
                                                     -1.928   503.065    u_fir8/u_fir_pe0/_9_
  -------------------------------------------------------------------
                         required time                        503.065    
                         arrival time                          -7.117    
  -------------------------------------------------------------------
                         slack                                495.948    

Slack (MET) :             496.777ns  (required time - arrival time)
  Source:                 _048_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            u_fir8/u_fir_pe0/_9_/C[3]
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        2.558ns  (logic 0.478ns (18.687%)  route 2.080ns (81.313%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 505.028 - 500.000 ) 
    Source Clock Delay      (SCD):    5.253ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _129_/O
                         net (fo=1, routed)           2.025     3.512    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _028_/O
                         net (fo=80, routed)          1.644     5.253    _012_
    SLICE_X12Y90         FDRE                                         r  _048_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y90         FDRE (Prop_fdre_C_Q)         0.478     5.731 r  _048_/Q
                         net (fo=1, routed)           2.080     7.810    u_fir8/u_fir_pe0/Yin[3]
    DSP48_X0Y36          DSP48E1                                      r  u_fir8/u_fir_pe0/_9_/C[3]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _128_/O
                         net (fo=1, routed)           1.920   503.321    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _027_/O
                         net (fo=72, routed)          1.616   505.028    u_fir8/u_fir_pe0/clk
    DSP48_X0Y36          DSP48E1                                      r  u_fir8/u_fir_pe0/_9_/CLK
                         clock pessimism              0.000   505.028    
                         clock uncertainty           -0.035   504.993    
    DSP48_X0Y36          DSP48E1 (Setup_dsp48e1_CLK_C[3])
                                                     -0.405   504.588    u_fir8/u_fir_pe0/_9_
  -------------------------------------------------------------------
                         required time                        504.588    
                         arrival time                          -7.810    
  -------------------------------------------------------------------
                         slack                                496.777    

Slack (MET) :             496.794ns  (required time - arrival time)
  Source:                 _058_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            u_fir8/u_fir_pe0/_9_/C[13]
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        2.712ns  (logic 0.518ns (19.097%)  route 2.194ns (80.903%))
  Logic Levels:           0  
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 505.028 - 500.000 ) 
    Source Clock Delay      (SCD):    5.254ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _129_/O
                         net (fo=1, routed)           2.025     3.512    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _028_/O
                         net (fo=80, routed)          1.645     5.254    _012_
    SLICE_X12Y92         FDRE                                         r  _058_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y92         FDRE (Prop_fdre_C_Q)         0.518     5.772 r  _058_/Q
                         net (fo=1, routed)           2.194     7.966    u_fir8/u_fir_pe0/Yin[13]
    DSP48_X0Y36          DSP48E1                                      r  u_fir8/u_fir_pe0/_9_/C[13]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _128_/O
                         net (fo=1, routed)           1.920   503.321    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _027_/O
                         net (fo=72, routed)          1.616   505.028    u_fir8/u_fir_pe0/clk
    DSP48_X0Y36          DSP48E1                                      r  u_fir8/u_fir_pe0/_9_/CLK
                         clock pessimism              0.000   505.028    
                         clock uncertainty           -0.035   504.993    
    DSP48_X0Y36          DSP48E1 (Setup_dsp48e1_CLK_C[13])
                                                     -0.233   504.760    u_fir8/u_fir_pe0/_9_
  -------------------------------------------------------------------
                         required time                        504.760    
                         arrival time                          -7.966    
  -------------------------------------------------------------------
                         slack                                496.794    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 _044_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            u_fir8/u_fir_pe0/_8_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.141ns (18.179%)  route 0.635ns (81.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.501ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _129_/O
                         net (fo=1, routed)           0.644     0.899    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _028_/O
                         net (fo=80, routed)          0.573     1.498    _012_
    SLICE_X13Y89         FDRE                                         r  _044_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y89         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  _044_/Q
                         net (fo=2, routed)           0.635     2.274    u_fir8/u_fir_pe0/Xin[7]
    SLICE_X14Y89         FDRE                                         r  u_fir8/u_fir_pe0/_8_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _128_/O
                         net (fo=1, routed)           0.699     1.126    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _027_/O
                         net (fo=72, routed)          0.844     1.999    u_fir8/u_fir_pe0/clk
    SLICE_X14Y89         FDRE                                         r  u_fir8/u_fir_pe0/_8_/C
                         clock pessimism              0.000     1.999    
                         clock uncertainty            0.035     2.034    
    SLICE_X14Y89         FDRE (Hold_fdre_C_D)         0.059     2.093    u_fir8/u_fir_pe0/_8_
  -------------------------------------------------------------------
                         required time                         -2.093    
                         arrival time                           2.274    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 _041_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            u_fir8/u_fir_pe0/_5_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.141ns (18.058%)  route 0.640ns (81.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.501ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _129_/O
                         net (fo=1, routed)           0.644     0.899    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _028_/O
                         net (fo=80, routed)          0.574     1.499    _012_
    SLICE_X13Y91         FDRE                                         r  _041_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y91         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  _041_/Q
                         net (fo=2, routed)           0.640     2.280    u_fir8/u_fir_pe0/Xin[4]
    SLICE_X14Y91         FDRE                                         r  u_fir8/u_fir_pe0/_5_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _128_/O
                         net (fo=1, routed)           0.699     1.126    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _027_/O
                         net (fo=72, routed)          0.845     2.000    u_fir8/u_fir_pe0/clk
    SLICE_X14Y91         FDRE                                         r  u_fir8/u_fir_pe0/_5_/C
                         clock pessimism              0.000     2.000    
                         clock uncertainty            0.035     2.035    
    SLICE_X14Y91         FDRE (Hold_fdre_C_D)         0.059     2.094    u_fir8/u_fir_pe0/_5_
  -------------------------------------------------------------------
                         required time                         -2.094    
                         arrival time                           2.280    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 _038_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            u_fir8/u_fir_pe0/_2_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.141ns (17.483%)  route 0.666ns (82.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.501ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _129_/O
                         net (fo=1, routed)           0.644     0.899    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _028_/O
                         net (fo=80, routed)          0.573     1.498    _012_
    SLICE_X13Y89         FDRE                                         r  _038_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y89         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  _038_/Q
                         net (fo=2, routed)           0.666     2.305    u_fir8/u_fir_pe0/Xin[1]
    SLICE_X13Y88         FDRE                                         r  u_fir8/u_fir_pe0/_2_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _128_/O
                         net (fo=1, routed)           0.699     1.126    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _027_/O
                         net (fo=72, routed)          0.844     1.999    u_fir8/u_fir_pe0/clk
    SLICE_X13Y88         FDRE                                         r  u_fir8/u_fir_pe0/_2_/C
                         clock pessimism              0.000     1.999    
                         clock uncertainty            0.035     2.034    
    SLICE_X13Y88         FDRE (Hold_fdre_C_D)         0.070     2.104    u_fir8/u_fir_pe0/_2_
  -------------------------------------------------------------------
                         required time                         -2.104    
                         arrival time                           2.305    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 _039_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            u_fir8/u_fir_pe0/_3_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.164ns (20.318%)  route 0.643ns (79.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.501ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _129_/O
                         net (fo=1, routed)           0.644     0.899    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _028_/O
                         net (fo=80, routed)          0.574     1.499    _012_
    SLICE_X12Y90         FDRE                                         r  _039_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y90         FDRE (Prop_fdre_C_Q)         0.164     1.663 r  _039_/Q
                         net (fo=2, routed)           0.643     2.306    u_fir8/u_fir_pe0/Xin[2]
    SLICE_X14Y90         FDRE                                         r  u_fir8/u_fir_pe0/_3_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _128_/O
                         net (fo=1, routed)           0.699     1.126    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _027_/O
                         net (fo=72, routed)          0.845     2.000    u_fir8/u_fir_pe0/clk
    SLICE_X14Y90         FDRE                                         r  u_fir8/u_fir_pe0/_3_/C
                         clock pessimism              0.000     2.000    
                         clock uncertainty            0.035     2.035    
    SLICE_X14Y90         FDRE (Hold_fdre_C_D)         0.059     2.094    u_fir8/u_fir_pe0/_3_
  -------------------------------------------------------------------
                         required time                         -2.094    
                         arrival time                           2.306    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 _042_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            u_fir8/u_fir_pe0/_6_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.141ns (17.284%)  route 0.675ns (82.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.502ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _129_/O
                         net (fo=1, routed)           0.644     0.899    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _028_/O
                         net (fo=80, routed)          0.573     1.498    _012_
    SLICE_X13Y89         FDRE                                         r  _042_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y89         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  _042_/Q
                         net (fo=2, routed)           0.675     2.314    u_fir8/u_fir_pe0/Xin[5]
    SLICE_X14Y90         FDRE                                         r  u_fir8/u_fir_pe0/_6_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _128_/O
                         net (fo=1, routed)           0.699     1.126    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _027_/O
                         net (fo=72, routed)          0.845     2.000    u_fir8/u_fir_pe0/clk
    SLICE_X14Y90         FDRE                                         r  u_fir8/u_fir_pe0/_6_/C
                         clock pessimism              0.000     2.000    
                         clock uncertainty            0.035     2.035    
    SLICE_X14Y90         FDRE (Hold_fdre_C_D)         0.063     2.098    u_fir8/u_fir_pe0/_6_
  -------------------------------------------------------------------
                         required time                         -2.098    
                         arrival time                           2.314    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 _043_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            u_fir8/u_fir_pe0/_7_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.164ns (20.051%)  route 0.654ns (79.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.501ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _129_/O
                         net (fo=1, routed)           0.644     0.899    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _028_/O
                         net (fo=80, routed)          0.574     1.499    _012_
    SLICE_X12Y90         FDRE                                         r  _043_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y90         FDRE (Prop_fdre_C_Q)         0.164     1.663 r  _043_/Q
                         net (fo=2, routed)           0.654     2.317    u_fir8/u_fir_pe0/Xin[6]
    SLICE_X14Y90         FDRE                                         r  u_fir8/u_fir_pe0/_7_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _128_/O
                         net (fo=1, routed)           0.699     1.126    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _027_/O
                         net (fo=72, routed)          0.845     2.000    u_fir8/u_fir_pe0/clk
    SLICE_X14Y90         FDRE                                         r  u_fir8/u_fir_pe0/_7_/C
                         clock pessimism              0.000     2.000    
                         clock uncertainty            0.035     2.035    
    SLICE_X14Y90         FDRE (Hold_fdre_C_D)         0.063     2.098    u_fir8/u_fir_pe0/_7_
  -------------------------------------------------------------------
                         required time                         -2.098    
                         arrival time                           2.317    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 _040_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            u_fir8/u_fir_pe0/_4_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.164ns (20.274%)  route 0.645ns (79.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.501ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _129_/O
                         net (fo=1, routed)           0.644     0.899    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _028_/O
                         net (fo=80, routed)          0.574     1.499    _012_
    SLICE_X12Y90         FDRE                                         r  _040_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y90         FDRE (Prop_fdre_C_Q)         0.164     1.663 r  _040_/Q
                         net (fo=2, routed)           0.645     2.308    u_fir8/u_fir_pe0/Xin[3]
    SLICE_X14Y90         FDRE                                         r  u_fir8/u_fir_pe0/_4_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _128_/O
                         net (fo=1, routed)           0.699     1.126    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _027_/O
                         net (fo=72, routed)          0.845     2.000    u_fir8/u_fir_pe0/clk
    SLICE_X14Y90         FDRE                                         r  u_fir8/u_fir_pe0/_4_/C
                         clock pessimism              0.000     2.000    
                         clock uncertainty            0.035     2.035    
    SLICE_X14Y90         FDRE (Hold_fdre_C_D)         0.052     2.087    u_fir8/u_fir_pe0/_4_
  -------------------------------------------------------------------
                         required time                         -2.087    
                         arrival time                           2.308    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 _053_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            u_fir8/u_fir_pe0/_9_/C[8]
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.974ns  (logic 0.141ns (14.476%)  route 0.833ns (85.524%))
  Logic Levels:           0  
  Clock Path Skew:        0.590ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _129_/O
                         net (fo=1, routed)           0.644     0.899    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _028_/O
                         net (fo=80, routed)          0.574     1.499    _012_
    SLICE_X13Y92         FDRE                                         r  _053_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y92         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  _053_/Q
                         net (fo=1, routed)           0.833     2.473    u_fir8/u_fir_pe0/Yin[8]
    DSP48_X0Y36          DSP48E1                                      r  u_fir8/u_fir_pe0/_9_/C[8]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _128_/O
                         net (fo=1, routed)           0.699     1.126    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _027_/O
                         net (fo=72, routed)          0.934     2.089    u_fir8/u_fir_pe0/clk
    DSP48_X0Y36          DSP48E1                                      r  u_fir8/u_fir_pe0/_9_/CLK
                         clock pessimism              0.000     2.089    
                         clock uncertainty            0.035     2.125    
    DSP48_X0Y36          DSP48E1 (Hold_dsp48e1_CLK_C[8])
                                                      0.096     2.221    u_fir8/u_fir_pe0/_9_
  -------------------------------------------------------------------
                         required time                         -2.221    
                         arrival time                           2.473    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 _045_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            u_fir8/u_fir_pe0/_9_/C[0]
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.995ns  (logic 0.164ns (16.482%)  route 0.831ns (83.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.590ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _129_/O
                         net (fo=1, routed)           0.644     0.899    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _028_/O
                         net (fo=80, routed)          0.574     1.499    _012_
    SLICE_X10Y90         FDRE                                         r  _045_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y90         FDRE (Prop_fdre_C_Q)         0.164     1.663 r  _045_/Q
                         net (fo=1, routed)           0.831     2.494    u_fir8/u_fir_pe0/Yin[0]
    DSP48_X0Y36          DSP48E1                                      r  u_fir8/u_fir_pe0/_9_/C[0]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _128_/O
                         net (fo=1, routed)           0.699     1.126    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _027_/O
                         net (fo=72, routed)          0.934     2.089    u_fir8/u_fir_pe0/clk
    DSP48_X0Y36          DSP48E1                                      r  u_fir8/u_fir_pe0/_9_/CLK
                         clock pessimism              0.000     2.089    
                         clock uncertainty            0.035     2.125    
    DSP48_X0Y36          DSP48E1 (Hold_dsp48e1_CLK_C[0])
                                                      0.096     2.221    u_fir8/u_fir_pe0/_9_
  -------------------------------------------------------------------
                         required time                         -2.221    
                         arrival time                           2.494    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 _055_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            u_fir8/u_fir_pe0/_9_/C[10]
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 0.141ns (14.106%)  route 0.859ns (85.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.590ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _129_/O
                         net (fo=1, routed)           0.644     0.899    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _028_/O
                         net (fo=80, routed)          0.574     1.499    _012_
    SLICE_X13Y92         FDRE                                         r  _055_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y92         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  _055_/Q
                         net (fo=1, routed)           0.859     2.499    u_fir8/u_fir_pe0/Yin[10]
    DSP48_X0Y36          DSP48E1                                      r  u_fir8/u_fir_pe0/_9_/C[10]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _128_/O
                         net (fo=1, routed)           0.699     1.126    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _027_/O
                         net (fo=72, routed)          0.934     2.089    u_fir8/u_fir_pe0/clk
    DSP48_X0Y36          DSP48E1                                      r  u_fir8/u_fir_pe0/_9_/CLK
                         clock pessimism              0.000     2.089    
                         clock uncertainty            0.035     2.125    
    DSP48_X0Y36          DSP48E1 (Hold_dsp48e1_CLK_C[10])
                                                      0.096     2.221    u_fir8/u_fir_pe0/_9_
  -------------------------------------------------------------------
                         required time                         -2.221    
                         arrival time                           2.499    
  -------------------------------------------------------------------
                         slack                                  0.278    





---------------------------------------------------------------------------------------------------
From Clock:  dut_clk_pin
  To Clock:  emu_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack      496.983ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             496.983ns  (required time - arrival time)
  Source:                 u_fir8/u_fir_pe6/_8_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _100_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        2.481ns  (logic 0.478ns (19.269%)  route 2.003ns (80.731%))
  Logic Levels:           0  
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 504.942 - 500.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _128_/O
                         net (fo=1, routed)           2.025     3.496    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _027_/O
                         net (fo=72, routed)          1.634     5.227    u_fir8/u_fir_pe6/clk
    SLICE_X12Y80         FDRE                                         r  u_fir8/u_fir_pe6/_8_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y80         FDRE (Prop_fdre_C_Q)         0.478     5.705 r  u_fir8/u_fir_pe6/_8_/Q
                         net (fo=1, routed)           2.003     7.707    Xout[7]
    SLICE_X12Y81         FDRE                                         r  _100_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _129_/O
                         net (fo=1, routed)           1.920   503.337    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _028_/O
                         net (fo=80, routed)          1.514   504.942    _012_
    SLICE_X12Y81         FDRE                                         r  _100_/C
                         clock pessimism              0.000   504.942    
                         clock uncertainty           -0.035   504.907    
    SLICE_X12Y81         FDRE (Setup_fdre_C_D)       -0.217   504.690    _100_
  -------------------------------------------------------------------
                         required time                        504.690    
                         arrival time                          -7.707    
  -------------------------------------------------------------------
                         slack                                496.983    

Slack (MET) :             497.039ns  (required time - arrival time)
  Source:                 u_fir8/u_fir_pe6/_9_/CLK
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _106_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        2.536ns  (logic 0.434ns (17.116%)  route 2.102ns (82.884%))
  Logic Levels:           0  
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 504.944 - 500.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _128_/O
                         net (fo=1, routed)           2.025     3.496    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _027_/O
                         net (fo=72, routed)          1.729     5.321    u_fir8/u_fir_pe6/clk
    DSP48_X0Y33          DSP48E1                                      r  u_fir8/u_fir_pe6/_9_/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      0.434     5.755 r  u_fir8/u_fir_pe6/_9_/P[5]
                         net (fo=1, routed)           2.102     7.857    Yout[5]
    SLICE_X12Y82         FDRE                                         r  _106_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _129_/O
                         net (fo=1, routed)           1.920   503.337    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _028_/O
                         net (fo=80, routed)          1.516   504.944    _012_
    SLICE_X12Y82         FDRE                                         r  _106_/C
                         clock pessimism              0.000   504.944    
                         clock uncertainty           -0.035   504.909    
    SLICE_X12Y82         FDRE (Setup_fdre_C_D)       -0.013   504.896    _106_
  -------------------------------------------------------------------
                         required time                        504.896    
                         arrival time                          -7.857    
  -------------------------------------------------------------------
                         slack                                497.039    

Slack (MET) :             497.122ns  (required time - arrival time)
  Source:                 u_fir8/u_fir_pe6/_2_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _094_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        2.514ns  (logic 0.456ns (18.142%)  route 2.058ns (81.858%))
  Logic Levels:           0  
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 504.944 - 500.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _128_/O
                         net (fo=1, routed)           2.025     3.496    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _027_/O
                         net (fo=72, routed)          1.634     5.227    u_fir8/u_fir_pe6/clk
    SLICE_X13Y80         FDRE                                         r  u_fir8/u_fir_pe6/_2_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y80         FDRE (Prop_fdre_C_Q)         0.456     5.683 r  u_fir8/u_fir_pe6/_2_/Q
                         net (fo=1, routed)           2.058     7.740    Xout[1]
    SLICE_X13Y82         FDRE                                         r  _094_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _129_/O
                         net (fo=1, routed)           1.920   503.337    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _028_/O
                         net (fo=80, routed)          1.516   504.944    _012_
    SLICE_X13Y82         FDRE                                         r  _094_/C
                         clock pessimism              0.000   504.944    
                         clock uncertainty           -0.035   504.909    
    SLICE_X13Y82         FDRE (Setup_fdre_C_D)       -0.047   504.862    _094_
  -------------------------------------------------------------------
                         required time                        504.862    
                         arrival time                          -7.740    
  -------------------------------------------------------------------
                         slack                                497.122    

Slack (MET) :             497.154ns  (required time - arrival time)
  Source:                 u_fir8/u_fir_pe6/_1_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _093_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        2.479ns  (logic 0.518ns (20.891%)  route 1.961ns (79.109%))
  Logic Levels:           0  
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 504.942 - 500.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _128_/O
                         net (fo=1, routed)           2.025     3.496    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _027_/O
                         net (fo=72, routed)          1.634     5.227    u_fir8/u_fir_pe6/clk
    SLICE_X12Y80         FDRE                                         r  u_fir8/u_fir_pe6/_1_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y80         FDRE (Prop_fdre_C_Q)         0.518     5.745 r  u_fir8/u_fir_pe6/_1_/Q
                         net (fo=1, routed)           1.961     7.706    Xout[0]
    SLICE_X12Y81         FDRE                                         r  _093_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _129_/O
                         net (fo=1, routed)           1.920   503.337    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _028_/O
                         net (fo=80, routed)          1.514   504.942    _012_
    SLICE_X12Y81         FDRE                                         r  _093_/C
                         clock pessimism              0.000   504.942    
                         clock uncertainty           -0.035   504.907    
    SLICE_X12Y81         FDRE (Setup_fdre_C_D)       -0.047   504.860    _093_
  -------------------------------------------------------------------
                         required time                        504.860    
                         arrival time                          -7.706    
  -------------------------------------------------------------------
                         slack                                497.154    

Slack (MET) :             497.174ns  (required time - arrival time)
  Source:                 u_fir8/u_fir_pe6/_9_/CLK
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _063_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        2.321ns  (logic 0.434ns (18.700%)  route 1.887ns (81.300%))
  Logic Levels:           0  
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 504.944 - 500.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _128_/O
                         net (fo=1, routed)           2.025     3.496    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _027_/O
                         net (fo=72, routed)          1.729     5.321    u_fir8/u_fir_pe6/clk
    DSP48_X0Y33          DSP48E1                                      r  u_fir8/u_fir_pe6/_9_/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_CLK_P[10])
                                                      0.434     5.755 r  u_fir8/u_fir_pe6/_9_/P[10]
                         net (fo=1, routed)           1.887     7.642    Yout[10]
    SLICE_X13Y82         FDRE                                         r  _063_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _129_/O
                         net (fo=1, routed)           1.920   503.337    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _028_/O
                         net (fo=80, routed)          1.516   504.944    _012_
    SLICE_X13Y82         FDRE                                         r  _063_/C
                         clock pessimism              0.000   504.944    
                         clock uncertainty           -0.035   504.909    
    SLICE_X13Y82         FDRE (Setup_fdre_C_D)       -0.093   504.816    _063_
  -------------------------------------------------------------------
                         required time                        504.816    
                         arrival time                          -7.642    
  -------------------------------------------------------------------
                         slack                                497.174    

Slack (MET) :             497.214ns  (required time - arrival time)
  Source:                 u_fir8/u_fir_pe6/_4_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _096_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        2.251ns  (logic 0.419ns (18.616%)  route 1.832ns (81.384%))
  Logic Levels:           0  
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 504.944 - 500.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _128_/O
                         net (fo=1, routed)           2.025     3.496    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _027_/O
                         net (fo=72, routed)          1.634     5.227    u_fir8/u_fir_pe6/clk
    SLICE_X13Y80         FDRE                                         r  u_fir8/u_fir_pe6/_4_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y80         FDRE (Prop_fdre_C_Q)         0.419     5.646 r  u_fir8/u_fir_pe6/_4_/Q
                         net (fo=1, routed)           1.832     7.477    Xout[3]
    SLICE_X13Y82         FDRE                                         r  _096_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _129_/O
                         net (fo=1, routed)           1.920   503.337    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _028_/O
                         net (fo=80, routed)          1.516   504.944    _012_
    SLICE_X13Y82         FDRE                                         r  _096_/C
                         clock pessimism              0.000   504.944    
                         clock uncertainty           -0.035   504.909    
    SLICE_X13Y82         FDRE (Setup_fdre_C_D)       -0.218   504.691    _096_
  -------------------------------------------------------------------
                         required time                        504.691    
                         arrival time                          -7.477    
  -------------------------------------------------------------------
                         slack                                497.214    

Slack (MET) :             497.263ns  (required time - arrival time)
  Source:                 u_fir8/u_fir_pe6/_9_/CLK
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _066_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        2.282ns  (logic 0.434ns (19.015%)  route 1.848ns (80.985%))
  Logic Levels:           0  
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 504.944 - 500.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _128_/O
                         net (fo=1, routed)           2.025     3.496    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _027_/O
                         net (fo=72, routed)          1.729     5.321    u_fir8/u_fir_pe6/clk
    DSP48_X0Y33          DSP48E1                                      r  u_fir8/u_fir_pe6/_9_/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      0.434     5.755 r  u_fir8/u_fir_pe6/_9_/P[13]
                         net (fo=1, routed)           1.848     7.604    Yout[13]
    SLICE_X12Y82         FDRE                                         r  _066_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _129_/O
                         net (fo=1, routed)           1.920   503.337    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _028_/O
                         net (fo=80, routed)          1.516   504.944    _012_
    SLICE_X12Y82         FDRE                                         r  _066_/C
                         clock pessimism              0.000   504.944    
                         clock uncertainty           -0.035   504.909    
    SLICE_X12Y82         FDRE (Setup_fdre_C_D)       -0.043   504.866    _066_
  -------------------------------------------------------------------
                         required time                        504.866    
                         arrival time                          -7.604    
  -------------------------------------------------------------------
                         slack                                497.263    

Slack (MET) :             497.269ns  (required time - arrival time)
  Source:                 u_fir8/u_fir_pe6/_7_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _099_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        2.379ns  (logic 0.456ns (19.166%)  route 1.923ns (80.834%))
  Logic Levels:           0  
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 504.944 - 500.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _128_/O
                         net (fo=1, routed)           2.025     3.496    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _027_/O
                         net (fo=72, routed)          1.638     5.231    u_fir8/u_fir_pe6/clk
    SLICE_X13Y83         FDRE                                         r  u_fir8/u_fir_pe6/_7_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y83         FDRE (Prop_fdre_C_Q)         0.456     5.687 r  u_fir8/u_fir_pe6/_7_/Q
                         net (fo=1, routed)           1.923     7.610    Xout[6]
    SLICE_X12Y82         FDRE                                         r  _099_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _129_/O
                         net (fo=1, routed)           1.920   503.337    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _028_/O
                         net (fo=80, routed)          1.516   504.944    _012_
    SLICE_X12Y82         FDRE                                         r  _099_/C
                         clock pessimism              0.000   504.944    
                         clock uncertainty           -0.035   504.909    
    SLICE_X12Y82         FDRE (Setup_fdre_C_D)       -0.030   504.879    _099_
  -------------------------------------------------------------------
                         required time                        504.879    
                         arrival time                          -7.610    
  -------------------------------------------------------------------
                         slack                                497.269    

Slack (MET) :             497.273ns  (required time - arrival time)
  Source:                 u_fir8/u_fir_pe6/_5_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _097_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        2.193ns  (logic 0.478ns (21.793%)  route 1.715ns (78.207%))
  Logic Levels:           0  
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 504.942 - 500.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _128_/O
                         net (fo=1, routed)           2.025     3.496    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _027_/O
                         net (fo=72, routed)          1.634     5.227    u_fir8/u_fir_pe6/clk
    SLICE_X12Y80         FDRE                                         r  u_fir8/u_fir_pe6/_5_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y80         FDRE (Prop_fdre_C_Q)         0.478     5.705 r  u_fir8/u_fir_pe6/_5_/Q
                         net (fo=1, routed)           1.715     7.420    Xout[4]
    SLICE_X12Y81         FDRE                                         r  _097_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _129_/O
                         net (fo=1, routed)           1.920   503.337    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _028_/O
                         net (fo=80, routed)          1.514   504.942    _012_
    SLICE_X12Y81         FDRE                                         r  _097_/C
                         clock pessimism              0.000   504.942    
                         clock uncertainty           -0.035   504.907    
    SLICE_X12Y81         FDRE (Setup_fdre_C_D)       -0.214   504.693    _097_
  -------------------------------------------------------------------
                         required time                        504.693    
                         arrival time                          -7.420    
  -------------------------------------------------------------------
                         slack                                497.273    

Slack (MET) :             497.288ns  (required time - arrival time)
  Source:                 u_fir8/u_fir_pe6/_9_/CLK
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _101_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        2.287ns  (logic 0.434ns (18.974%)  route 1.853ns (81.026%))
  Logic Levels:           0  
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 504.944 - 500.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _128_/O
                         net (fo=1, routed)           2.025     3.496    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _027_/O
                         net (fo=72, routed)          1.729     5.321    u_fir8/u_fir_pe6/clk
    DSP48_X0Y33          DSP48E1                                      r  u_fir8/u_fir_pe6/_9_/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434     5.755 r  u_fir8/u_fir_pe6/_9_/P[0]
                         net (fo=1, routed)           1.853     7.609    Yout[0]
    SLICE_X12Y82         FDRE                                         r  _101_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _129_/O
                         net (fo=1, routed)           1.920   503.337    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _028_/O
                         net (fo=80, routed)          1.516   504.944    _012_
    SLICE_X12Y82         FDRE                                         r  _101_/C
                         clock pessimism              0.000   504.944    
                         clock uncertainty           -0.035   504.909    
    SLICE_X12Y82         FDRE (Setup_fdre_C_D)       -0.013   504.896    _101_
  -------------------------------------------------------------------
                         required time                        504.896    
                         arrival time                          -7.609    
  -------------------------------------------------------------------
                         slack                                497.288    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 u_fir8/u_fir_pe6/_9_/CLK
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _105_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.711ns  (logic 0.126ns (17.716%)  route 0.585ns (82.284%))
  Logic Levels:           0  
  Clock Path Skew:        0.439ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _128_/O
                         net (fo=1, routed)           0.644     0.884    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _027_/O
                         net (fo=72, routed)          0.659     1.569    u_fir8/u_fir_pe6/clk
    DSP48_X0Y33          DSP48E1                                      r  u_fir8/u_fir_pe6/_9_/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      0.126     1.695 r  u_fir8/u_fir_pe6/_9_/P[4]
                         net (fo=1, routed)           0.585     2.280    Yout[4]
    SLICE_X12Y81         FDRE                                         r  _105_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _129_/O
                         net (fo=1, routed)           0.699     1.142    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _028_/O
                         net (fo=80, routed)          0.837     2.008    _012_
    SLICE_X12Y81         FDRE                                         r  _105_/C
                         clock pessimism              0.000     2.008    
                         clock uncertainty            0.035     2.043    
    SLICE_X12Y81         FDRE (Hold_fdre_C_D)         0.060     2.103    _105_
  -------------------------------------------------------------------
                         required time                         -2.103    
                         arrival time                           2.280    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 u_fir8/u_fir_pe6/_9_/CLK
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _107_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.712ns  (logic 0.126ns (17.693%)  route 0.586ns (82.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.439ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _128_/O
                         net (fo=1, routed)           0.644     0.884    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _027_/O
                         net (fo=72, routed)          0.659     1.569    u_fir8/u_fir_pe6/clk
    DSP48_X0Y33          DSP48E1                                      r  u_fir8/u_fir_pe6/_9_/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      0.126     1.695 r  u_fir8/u_fir_pe6/_9_/P[6]
                         net (fo=1, routed)           0.586     2.281    Yout[6]
    SLICE_X12Y81         FDRE                                         r  _107_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _129_/O
                         net (fo=1, routed)           0.699     1.142    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _028_/O
                         net (fo=80, routed)          0.837     2.008    _012_
    SLICE_X12Y81         FDRE                                         r  _107_/C
                         clock pessimism              0.000     2.008    
                         clock uncertainty            0.035     2.043    
    SLICE_X12Y81         FDRE (Hold_fdre_C_D)         0.053     2.096    _107_
  -------------------------------------------------------------------
                         required time                         -2.096    
                         arrival time                           2.281    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 u_fir8/u_fir_pe6/_9_/CLK
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _103_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.126ns (17.520%)  route 0.593ns (82.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.439ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _128_/O
                         net (fo=1, routed)           0.644     0.884    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _027_/O
                         net (fo=72, routed)          0.659     1.569    u_fir8/u_fir_pe6/clk
    DSP48_X0Y33          DSP48E1                                      r  u_fir8/u_fir_pe6/_9_/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.126     1.695 r  u_fir8/u_fir_pe6/_9_/P[2]
                         net (fo=1, routed)           0.593     2.288    Yout[2]
    SLICE_X14Y81         FDRE                                         r  _103_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _129_/O
                         net (fo=1, routed)           0.699     1.142    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _028_/O
                         net (fo=80, routed)          0.837     2.008    _012_
    SLICE_X14Y81         FDRE                                         r  _103_/C
                         clock pessimism              0.000     2.008    
                         clock uncertainty            0.035     2.043    
    SLICE_X14Y81         FDRE (Hold_fdre_C_D)         0.059     2.102    _103_
  -------------------------------------------------------------------
                         required time                         -2.102    
                         arrival time                           2.288    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 u_fir8/u_fir_pe6/_9_/CLK
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _061_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.126ns (17.747%)  route 0.584ns (82.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.440ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _128_/O
                         net (fo=1, routed)           0.644     0.884    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _027_/O
                         net (fo=72, routed)          0.659     1.569    u_fir8/u_fir_pe6/clk
    DSP48_X0Y33          DSP48E1                                      r  u_fir8/u_fir_pe6/_9_/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      0.126     1.695 r  u_fir8/u_fir_pe6/_9_/P[8]
                         net (fo=1, routed)           0.584     2.279    Yout[8]
    SLICE_X13Y82         FDRE                                         r  _061_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _129_/O
                         net (fo=1, routed)           0.699     1.142    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _028_/O
                         net (fo=80, routed)          0.838     2.009    _012_
    SLICE_X13Y82         FDRE                                         r  _061_/C
                         clock pessimism              0.000     2.009    
                         clock uncertainty            0.035     2.044    
    SLICE_X13Y82         FDRE (Hold_fdre_C_D)         0.046     2.090    _061_
  -------------------------------------------------------------------
                         required time                         -2.090    
                         arrival time                           2.279    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 u_fir8/u_fir_pe6/_9_/CLK
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _064_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.712ns  (logic 0.126ns (17.691%)  route 0.586ns (82.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.440ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _128_/O
                         net (fo=1, routed)           0.644     0.884    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _027_/O
                         net (fo=72, routed)          0.659     1.569    u_fir8/u_fir_pe6/clk
    DSP48_X0Y33          DSP48E1                                      r  u_fir8/u_fir_pe6/_9_/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      0.126     1.695 r  u_fir8/u_fir_pe6/_9_/P[11]
                         net (fo=1, routed)           0.586     2.281    Yout[11]
    SLICE_X13Y82         FDRE                                         r  _064_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _129_/O
                         net (fo=1, routed)           0.699     1.142    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _028_/O
                         net (fo=80, routed)          0.838     2.009    _012_
    SLICE_X13Y82         FDRE                                         r  _064_/C
                         clock pessimism              0.000     2.009    
                         clock uncertainty            0.035     2.044    
    SLICE_X13Y82         FDRE (Hold_fdre_C_D)         0.047     2.091    _064_
  -------------------------------------------------------------------
                         required time                         -2.091    
                         arrival time                           2.281    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 u_fir8/u_fir_pe6/_9_/CLK
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _104_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.126ns (17.532%)  route 0.593ns (82.468%))
  Logic Levels:           0  
  Clock Path Skew:        0.439ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _128_/O
                         net (fo=1, routed)           0.644     0.884    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _027_/O
                         net (fo=72, routed)          0.659     1.569    u_fir8/u_fir_pe6/clk
    DSP48_X0Y33          DSP48E1                                      r  u_fir8/u_fir_pe6/_9_/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      0.126     1.695 r  u_fir8/u_fir_pe6/_9_/P[3]
                         net (fo=1, routed)           0.593     2.288    Yout[3]
    SLICE_X14Y81         FDRE                                         r  _104_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _129_/O
                         net (fo=1, routed)           0.699     1.142    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _028_/O
                         net (fo=80, routed)          0.837     2.008    _012_
    SLICE_X14Y81         FDRE                                         r  _104_/C
                         clock pessimism              0.000     2.008    
                         clock uncertainty            0.035     2.043    
    SLICE_X14Y81         FDRE (Hold_fdre_C_D)         0.052     2.095    _104_
  -------------------------------------------------------------------
                         required time                         -2.095    
                         arrival time                           2.288    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 u_fir8/u_fir_pe6/_9_/CLK
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _108_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.126ns (17.222%)  route 0.606ns (82.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.439ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _128_/O
                         net (fo=1, routed)           0.644     0.884    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _027_/O
                         net (fo=72, routed)          0.659     1.569    u_fir8/u_fir_pe6/clk
    DSP48_X0Y33          DSP48E1                                      r  u_fir8/u_fir_pe6/_9_/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      0.126     1.695 r  u_fir8/u_fir_pe6/_9_/P[7]
                         net (fo=1, routed)           0.606     2.301    Yout[7]
    SLICE_X12Y81         FDRE                                         r  _108_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _129_/O
                         net (fo=1, routed)           0.699     1.142    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _028_/O
                         net (fo=80, routed)          0.837     2.008    _012_
    SLICE_X12Y81         FDRE                                         r  _108_/C
                         clock pessimism              0.000     2.008    
                         clock uncertainty            0.035     2.043    
    SLICE_X12Y81         FDRE (Hold_fdre_C_D)         0.064     2.107    _108_
  -------------------------------------------------------------------
                         required time                         -2.107    
                         arrival time                           2.301    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 u_fir8/u_fir_pe6/_9_/CLK
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _068_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.126ns (16.866%)  route 0.621ns (83.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.440ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _128_/O
                         net (fo=1, routed)           0.644     0.884    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _027_/O
                         net (fo=72, routed)          0.659     1.569    u_fir8/u_fir_pe6/clk
    DSP48_X0Y33          DSP48E1                                      r  u_fir8/u_fir_pe6/_9_/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      0.126     1.695 r  u_fir8/u_fir_pe6/_9_/P[15]
                         net (fo=1, routed)           0.621     2.316    Yout[15]
    SLICE_X12Y82         FDRE                                         r  _068_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _129_/O
                         net (fo=1, routed)           0.699     1.142    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _028_/O
                         net (fo=80, routed)          0.838     2.009    _012_
    SLICE_X12Y82         FDRE                                         r  _068_/C
                         clock pessimism              0.000     2.009    
                         clock uncertainty            0.035     2.044    
    SLICE_X12Y82         FDRE (Hold_fdre_C_D)         0.076     2.120    _068_
  -------------------------------------------------------------------
                         required time                         -2.120    
                         arrival time                           2.316    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 u_fir8/u_fir_pe6/_9_/CLK
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _067_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.126ns (16.821%)  route 0.623ns (83.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.440ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _128_/O
                         net (fo=1, routed)           0.644     0.884    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _027_/O
                         net (fo=72, routed)          0.659     1.569    u_fir8/u_fir_pe6/clk
    DSP48_X0Y33          DSP48E1                                      r  u_fir8/u_fir_pe6/_9_/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      0.126     1.695 r  u_fir8/u_fir_pe6/_9_/P[14]
                         net (fo=1, routed)           0.623     2.318    Yout[14]
    SLICE_X12Y82         FDRE                                         r  _067_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _129_/O
                         net (fo=1, routed)           0.699     1.142    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _028_/O
                         net (fo=80, routed)          0.838     2.009    _012_
    SLICE_X12Y82         FDRE                                         r  _067_/C
                         clock pessimism              0.000     2.009    
                         clock uncertainty            0.035     2.044    
    SLICE_X12Y82         FDRE (Hold_fdre_C_D)         0.076     2.120    _067_
  -------------------------------------------------------------------
                         required time                         -2.120    
                         arrival time                           2.318    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 u_fir8/u_fir_pe6/_6_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _098_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.148ns (19.128%)  route 0.626ns (80.872%))
  Logic Levels:           0  
  Clock Path Skew:        0.532ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _128_/O
                         net (fo=1, routed)           0.644     0.884    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _027_/O
                         net (fo=72, routed)          0.567     1.476    u_fir8/u_fir_pe6/clk
    SLICE_X12Y80         FDRE                                         r  u_fir8/u_fir_pe6/_6_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y80         FDRE (Prop_fdre_C_Q)         0.148     1.624 r  u_fir8/u_fir_pe6/_6_/Q
                         net (fo=1, routed)           0.626     2.250    Xout[5]
    SLICE_X12Y82         FDRE                                         r  _098_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _129_/O
                         net (fo=1, routed)           0.699     1.142    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _028_/O
                         net (fo=80, routed)          0.838     2.009    _012_
    SLICE_X12Y82         FDRE                                         r  _098_/C
                         clock pessimism              0.000     2.009    
                         clock uncertainty            0.035     2.044    
    SLICE_X12Y82         FDRE (Hold_fdre_C_D)         0.006     2.050    _098_
  -------------------------------------------------------------------
                         required time                         -2.050    
                         arrival time                           2.250    
  -------------------------------------------------------------------
                         slack                                  0.200    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  emu_clk_pin
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 _085_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Dout_emu[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.675ns  (logic 4.052ns (52.797%)  route 3.623ns (47.203%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _129_/O
                         net (fo=1, routed)           2.025     3.512    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _028_/O
                         net (fo=80, routed)          1.637     5.246    _012_
    SLICE_X14Y82         FDRE                                         r  _085_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y82         FDRE (Prop_fdre_C_Q)         0.518     5.764 r  _085_/Q
                         net (fo=1, routed)           3.623     9.387    _010_[0]
    E15                  OBUF (Prop_obuf_I_O)         3.534    12.921 r  _120_/O
                         net (fo=0)                   0.000    12.921    Dout_emu[0]
    E15                                                               r  Dout_emu[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _088_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Dout_emu[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.465ns  (logic 4.057ns (54.349%)  route 3.408ns (45.651%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _129_/O
                         net (fo=1, routed)           2.025     3.512    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _028_/O
                         net (fo=80, routed)          1.637     5.246    _012_
    SLICE_X14Y82         FDRE                                         r  _088_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y82         FDRE (Prop_fdre_C_Q)         0.518     5.764 r  _088_/Q
                         net (fo=1, routed)           3.408     9.171    _010_[3]
    C15                  OBUF (Prop_obuf_I_O)         3.539    12.710 r  _123_/O
                         net (fo=0)                   0.000    12.710    Dout_emu[3]
    C15                                                               r  Dout_emu[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _087_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Dout_emu[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.262ns  (logic 4.056ns (55.855%)  route 3.206ns (44.145%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _129_/O
                         net (fo=1, routed)           2.025     3.512    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _028_/O
                         net (fo=80, routed)          1.637     5.246    _012_
    SLICE_X14Y82         FDRE                                         r  _087_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y82         FDRE (Prop_fdre_C_Q)         0.518     5.764 r  _087_/Q
                         net (fo=1, routed)           3.206     8.969    _010_[2]
    D15                  OBUF (Prop_obuf_I_O)         3.538    12.508 r  _122_/O
                         net (fo=0)                   0.000    12.508    Dout_emu[2]
    D15                                                               r  Dout_emu[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _086_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Dout_emu[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.141ns  (logic 4.064ns (56.911%)  route 3.077ns (43.089%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _129_/O
                         net (fo=1, routed)           2.025     3.512    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _028_/O
                         net (fo=80, routed)          1.638     5.247    _012_
    SLICE_X12Y83         FDRE                                         r  _086_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y83         FDRE (Prop_fdre_C_Q)         0.518     5.765 r  _086_/Q
                         net (fo=1, routed)           3.077     8.842    _010_[1]
    E16                  OBUF (Prop_obuf_I_O)         3.546    12.388 r  _121_/O
                         net (fo=0)                   0.000    12.388    Dout_emu[1]
    E16                                                               r  Dout_emu[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _089_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Dout_emu[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.739ns  (logic 3.992ns (59.227%)  route 2.748ns (40.773%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _129_/O
                         net (fo=1, routed)           2.025     3.512    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _028_/O
                         net (fo=80, routed)          1.635     5.244    _012_
    SLICE_X13Y81         FDRE                                         r  _089_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y81         FDRE (Prop_fdre_C_Q)         0.456     5.700 r  _089_/Q
                         net (fo=1, routed)           2.748     8.447    _010_[4]
    J17                  OBUF (Prop_obuf_I_O)         3.536    11.983 r  _124_/O
                         net (fo=0)                   0.000    11.983    Dout_emu[4]
    J17                                                               r  Dout_emu[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _090_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Dout_emu[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.654ns  (logic 4.054ns (60.916%)  route 2.601ns (39.084%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _129_/O
                         net (fo=1, routed)           2.025     3.512    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _028_/O
                         net (fo=80, routed)          1.638     5.247    _012_
    SLICE_X12Y83         FDRE                                         r  _090_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y83         FDRE (Prop_fdre_C_Q)         0.518     5.765 r  _090_/Q
                         net (fo=1, routed)           2.601     8.365    _010_[5]
    J18                  OBUF (Prop_obuf_I_O)         3.536    11.901 r  _125_/O
                         net (fo=0)                   0.000    11.901    Dout_emu[5]
    J18                                                               r  Dout_emu[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _091_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Dout_emu[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.653ns  (logic 4.053ns (60.924%)  route 2.600ns (39.076%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _129_/O
                         net (fo=1, routed)           2.025     3.512    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _028_/O
                         net (fo=80, routed)          1.638     5.247    _012_
    SLICE_X12Y83         FDRE                                         r  _091_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y83         FDRE (Prop_fdre_C_Q)         0.518     5.765 r  _091_/Q
                         net (fo=1, routed)           2.600     8.364    _010_[6]
    K15                  OBUF (Prop_obuf_I_O)         3.535    11.899 r  _126_/O
                         net (fo=0)                   0.000    11.899    Dout_emu[6]
    K15                                                               r  Dout_emu[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _092_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Dout_emu[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.574ns  (logic 3.988ns (60.671%)  route 2.585ns (39.329%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _129_/O
                         net (fo=1, routed)           2.025     3.512    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _028_/O
                         net (fo=80, routed)          1.635     5.244    _012_
    SLICE_X13Y81         FDRE                                         r  _092_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y81         FDRE (Prop_fdre_C_Q)         0.456     5.700 r  _092_/Q
                         net (fo=1, routed)           2.585     8.285    _010_[7]
    J15                  OBUF (Prop_obuf_I_O)         3.532    11.817 r  _127_/O
                         net (fo=0)                   0.000    11.817    Dout_emu[7]
    J15                                                               r  Dout_emu[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 _092_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Dout_emu[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.152ns  (logic 1.374ns (63.868%)  route 0.777ns (36.132%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _129_/O
                         net (fo=1, routed)           0.644     0.899    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _028_/O
                         net (fo=80, routed)          0.568     1.493    _012_
    SLICE_X13Y81         FDRE                                         r  _092_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y81         FDRE (Prop_fdre_C_Q)         0.141     1.634 r  _092_/Q
                         net (fo=1, routed)           0.777     2.412    _010_[7]
    J15                  OBUF (Prop_obuf_I_O)         1.233     3.645 r  _127_/O
                         net (fo=0)                   0.000     3.645    Dout_emu[7]
    J15                                                               r  Dout_emu[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _091_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Dout_emu[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.192ns  (logic 1.400ns (63.879%)  route 0.792ns (36.121%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _129_/O
                         net (fo=1, routed)           0.644     0.899    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _028_/O
                         net (fo=80, routed)          0.570     1.495    _012_
    SLICE_X12Y83         FDRE                                         r  _091_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y83         FDRE (Prop_fdre_C_Q)         0.164     1.659 r  _091_/Q
                         net (fo=1, routed)           0.792     2.451    _010_[6]
    K15                  OBUF (Prop_obuf_I_O)         1.236     3.687 r  _126_/O
                         net (fo=0)                   0.000     3.687    Dout_emu[6]
    K15                                                               r  Dout_emu[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _090_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Dout_emu[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.193ns  (logic 1.400ns (63.851%)  route 0.793ns (36.149%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _129_/O
                         net (fo=1, routed)           0.644     0.899    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _028_/O
                         net (fo=80, routed)          0.570     1.495    _012_
    SLICE_X12Y83         FDRE                                         r  _090_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y83         FDRE (Prop_fdre_C_Q)         0.164     1.659 r  _090_/Q
                         net (fo=1, routed)           0.793     2.452    _010_[5]
    J18                  OBUF (Prop_obuf_I_O)         1.236     3.688 r  _125_/O
                         net (fo=0)                   0.000     3.688    Dout_emu[5]
    J18                                                               r  Dout_emu[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _089_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Dout_emu[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.211ns  (logic 1.377ns (62.290%)  route 0.834ns (37.710%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _129_/O
                         net (fo=1, routed)           0.644     0.899    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _028_/O
                         net (fo=80, routed)          0.568     1.493    _012_
    SLICE_X13Y81         FDRE                                         r  _089_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y81         FDRE (Prop_fdre_C_Q)         0.141     1.634 r  _089_/Q
                         net (fo=1, routed)           0.834     2.468    _010_[4]
    J17                  OBUF (Prop_obuf_I_O)         1.236     3.704 r  _124_/O
                         net (fo=0)                   0.000     3.704    Dout_emu[4]
    J17                                                               r  Dout_emu[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _086_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Dout_emu[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.365ns  (logic 1.411ns (59.656%)  route 0.954ns (40.344%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _129_/O
                         net (fo=1, routed)           0.644     0.899    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _028_/O
                         net (fo=80, routed)          0.570     1.495    _012_
    SLICE_X12Y83         FDRE                                         r  _086_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y83         FDRE (Prop_fdre_C_Q)         0.164     1.659 r  _086_/Q
                         net (fo=1, routed)           0.954     2.613    _010_[1]
    E16                  OBUF (Prop_obuf_I_O)         1.247     3.860 r  _121_/O
                         net (fo=0)                   0.000     3.860    Dout_emu[1]
    E16                                                               r  Dout_emu[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _087_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Dout_emu[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.447ns  (logic 1.403ns (57.340%)  route 1.044ns (42.660%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _129_/O
                         net (fo=1, routed)           0.644     0.899    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _028_/O
                         net (fo=80, routed)          0.569     1.494    _012_
    SLICE_X14Y82         FDRE                                         r  _087_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y82         FDRE (Prop_fdre_C_Q)         0.164     1.658 r  _087_/Q
                         net (fo=1, routed)           1.044     2.702    _010_[2]
    D15                  OBUF (Prop_obuf_I_O)         1.239     3.941 r  _122_/O
                         net (fo=0)                   0.000     3.941    Dout_emu[2]
    D15                                                               r  Dout_emu[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _088_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Dout_emu[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.538ns  (logic 1.404ns (55.299%)  route 1.135ns (44.701%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _129_/O
                         net (fo=1, routed)           0.644     0.899    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _028_/O
                         net (fo=80, routed)          0.569     1.494    _012_
    SLICE_X14Y82         FDRE                                         r  _088_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y82         FDRE (Prop_fdre_C_Q)         0.164     1.658 r  _088_/Q
                         net (fo=1, routed)           1.135     2.793    _010_[3]
    C15                  OBUF (Prop_obuf_I_O)         1.240     4.032 r  _123_/O
                         net (fo=0)                   0.000     4.032    Dout_emu[3]
    C15                                                               r  Dout_emu[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _085_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Dout_emu[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.648ns  (logic 1.399ns (52.836%)  route 1.249ns (47.164%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _129_/O
                         net (fo=1, routed)           0.644     0.899    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _028_/O
                         net (fo=80, routed)          0.569     1.494    _012_
    SLICE_X14Y82         FDRE                                         r  _085_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y82         FDRE (Prop_fdre_C_Q)         0.164     1.658 r  _085_/Q
                         net (fo=1, routed)           1.249     2.907    _010_[0]
    E15                  OBUF (Prop_obuf_I_O)         1.235     4.142 r  _120_/O
                         net (fo=0)                   0.000     4.142    Dout_emu[0]
    E15                                                               r  Dout_emu[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  emu_clk_pin

Max Delay           112 Endpoints
Min Delay           112 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 load_emu
                            (input port)
  Destination:            _086_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.780ns  (logic 1.624ns (20.881%)  route 6.155ns (79.119%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 f  load_emu (IN)
                         net (fo=0)                   0.000     0.000    load_emu
    D4                   IBUF (Prop_ibuf_I_O)         1.500     1.500 f  _131_/O
                         net (fo=29, routed)          5.056     6.557    _013_[1]
    SLICE_X13Y88         LUT2 (Prop_lut2_I1_O)        0.124     6.681 r  _015_/O
                         net (fo=8, routed)           1.099     7.780    _001_
    SLICE_X12Y83         FDRE                                         r  _086_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _129_/O
                         net (fo=1, routed)           1.920     3.337    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _028_/O
                         net (fo=80, routed)          1.517     4.945    _012_
    SLICE_X12Y83         FDRE                                         r  _086_/C

Slack:                    inf
  Source:                 load_emu
                            (input port)
  Destination:            _090_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.780ns  (logic 1.624ns (20.881%)  route 6.155ns (79.119%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 f  load_emu (IN)
                         net (fo=0)                   0.000     0.000    load_emu
    D4                   IBUF (Prop_ibuf_I_O)         1.500     1.500 f  _131_/O
                         net (fo=29, routed)          5.056     6.557    _013_[1]
    SLICE_X13Y88         LUT2 (Prop_lut2_I1_O)        0.124     6.681 r  _015_/O
                         net (fo=8, routed)           1.099     7.780    _001_
    SLICE_X12Y83         FDRE                                         r  _090_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _129_/O
                         net (fo=1, routed)           1.920     3.337    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _028_/O
                         net (fo=80, routed)          1.517     4.945    _012_
    SLICE_X12Y83         FDRE                                         r  _090_/C

Slack:                    inf
  Source:                 load_emu
                            (input port)
  Destination:            _091_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.780ns  (logic 1.624ns (20.881%)  route 6.155ns (79.119%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 f  load_emu (IN)
                         net (fo=0)                   0.000     0.000    load_emu
    D4                   IBUF (Prop_ibuf_I_O)         1.500     1.500 f  _131_/O
                         net (fo=29, routed)          5.056     6.557    _013_[1]
    SLICE_X13Y88         LUT2 (Prop_lut2_I1_O)        0.124     6.681 r  _015_/O
                         net (fo=8, routed)           1.099     7.780    _001_
    SLICE_X12Y83         FDRE                                         r  _091_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _129_/O
                         net (fo=1, routed)           1.920     3.337    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _028_/O
                         net (fo=80, routed)          1.517     4.945    _012_
    SLICE_X12Y83         FDRE                                         r  _091_/C

Slack:                    inf
  Source:                 load_emu
                            (input port)
  Destination:            _061_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.780ns  (logic 1.652ns (21.242%)  route 6.127ns (78.758%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 f  load_emu (IN)
                         net (fo=0)                   0.000     0.000    load_emu
    D4                   IBUF (Prop_ibuf_I_O)         1.500     1.500 f  _131_/O
                         net (fo=29, routed)          5.056     6.557    _013_[1]
    SLICE_X13Y88         LUT2 (Prop_lut2_I0_O)        0.152     6.709 r  _014_/O
                         net (fo=24, routed)          1.071     7.780    _000_
    SLICE_X13Y82         FDRE                                         r  _061_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _129_/O
                         net (fo=1, routed)           1.920     3.337    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _028_/O
                         net (fo=80, routed)          1.516     4.944    _012_
    SLICE_X13Y82         FDRE                                         r  _061_/C

Slack:                    inf
  Source:                 load_emu
                            (input port)
  Destination:            _063_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.780ns  (logic 1.652ns (21.242%)  route 6.127ns (78.758%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 f  load_emu (IN)
                         net (fo=0)                   0.000     0.000    load_emu
    D4                   IBUF (Prop_ibuf_I_O)         1.500     1.500 f  _131_/O
                         net (fo=29, routed)          5.056     6.557    _013_[1]
    SLICE_X13Y88         LUT2 (Prop_lut2_I0_O)        0.152     6.709 r  _014_/O
                         net (fo=24, routed)          1.071     7.780    _000_
    SLICE_X13Y82         FDRE                                         r  _063_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _129_/O
                         net (fo=1, routed)           1.920     3.337    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _028_/O
                         net (fo=80, routed)          1.516     4.944    _012_
    SLICE_X13Y82         FDRE                                         r  _063_/C

Slack:                    inf
  Source:                 load_emu
                            (input port)
  Destination:            _064_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.780ns  (logic 1.652ns (21.242%)  route 6.127ns (78.758%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 f  load_emu (IN)
                         net (fo=0)                   0.000     0.000    load_emu
    D4                   IBUF (Prop_ibuf_I_O)         1.500     1.500 f  _131_/O
                         net (fo=29, routed)          5.056     6.557    _013_[1]
    SLICE_X13Y88         LUT2 (Prop_lut2_I0_O)        0.152     6.709 r  _014_/O
                         net (fo=24, routed)          1.071     7.780    _000_
    SLICE_X13Y82         FDRE                                         r  _064_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _129_/O
                         net (fo=1, routed)           1.920     3.337    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _028_/O
                         net (fo=80, routed)          1.516     4.944    _012_
    SLICE_X13Y82         FDRE                                         r  _064_/C

Slack:                    inf
  Source:                 load_emu
                            (input port)
  Destination:            _065_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.780ns  (logic 1.652ns (21.242%)  route 6.127ns (78.758%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 f  load_emu (IN)
                         net (fo=0)                   0.000     0.000    load_emu
    D4                   IBUF (Prop_ibuf_I_O)         1.500     1.500 f  _131_/O
                         net (fo=29, routed)          5.056     6.557    _013_[1]
    SLICE_X13Y88         LUT2 (Prop_lut2_I0_O)        0.152     6.709 r  _014_/O
                         net (fo=24, routed)          1.071     7.780    _000_
    SLICE_X13Y82         FDRE                                         r  _065_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _129_/O
                         net (fo=1, routed)           1.920     3.337    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _028_/O
                         net (fo=80, routed)          1.516     4.944    _012_
    SLICE_X13Y82         FDRE                                         r  _065_/C

Slack:                    inf
  Source:                 load_emu
                            (input port)
  Destination:            _094_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.780ns  (logic 1.652ns (21.242%)  route 6.127ns (78.758%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 f  load_emu (IN)
                         net (fo=0)                   0.000     0.000    load_emu
    D4                   IBUF (Prop_ibuf_I_O)         1.500     1.500 f  _131_/O
                         net (fo=29, routed)          5.056     6.557    _013_[1]
    SLICE_X13Y88         LUT2 (Prop_lut2_I0_O)        0.152     6.709 r  _014_/O
                         net (fo=24, routed)          1.071     7.780    _000_
    SLICE_X13Y82         FDRE                                         r  _094_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _129_/O
                         net (fo=1, routed)           1.920     3.337    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _028_/O
                         net (fo=80, routed)          1.516     4.944    _012_
    SLICE_X13Y82         FDRE                                         r  _094_/C

Slack:                    inf
  Source:                 load_emu
                            (input port)
  Destination:            _095_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.780ns  (logic 1.652ns (21.242%)  route 6.127ns (78.758%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 f  load_emu (IN)
                         net (fo=0)                   0.000     0.000    load_emu
    D4                   IBUF (Prop_ibuf_I_O)         1.500     1.500 f  _131_/O
                         net (fo=29, routed)          5.056     6.557    _013_[1]
    SLICE_X13Y88         LUT2 (Prop_lut2_I0_O)        0.152     6.709 r  _014_/O
                         net (fo=24, routed)          1.071     7.780    _000_
    SLICE_X13Y82         FDRE                                         r  _095_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _129_/O
                         net (fo=1, routed)           1.920     3.337    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _028_/O
                         net (fo=80, routed)          1.516     4.944    _012_
    SLICE_X13Y82         FDRE                                         r  _095_/C

Slack:                    inf
  Source:                 load_emu
                            (input port)
  Destination:            _096_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.780ns  (logic 1.652ns (21.242%)  route 6.127ns (78.758%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 f  load_emu (IN)
                         net (fo=0)                   0.000     0.000    load_emu
    D4                   IBUF (Prop_ibuf_I_O)         1.500     1.500 f  _131_/O
                         net (fo=29, routed)          5.056     6.557    _013_[1]
    SLICE_X13Y88         LUT2 (Prop_lut2_I0_O)        0.152     6.709 r  _014_/O
                         net (fo=24, routed)          1.071     7.780    _000_
    SLICE_X13Y82         FDRE                                         r  _096_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _129_/O
                         net (fo=1, routed)           1.920     3.337    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _028_/O
                         net (fo=80, routed)          1.516     4.944    _012_
    SLICE_X13Y82         FDRE                                         r  _096_/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Din_emu[4]
                            (input port)
  Destination:            _081_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.113ns  (logic 0.265ns (23.828%)  route 0.848ns (76.172%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  Din_emu[4] (IN)
                         net (fo=0)                   0.000     0.000    Din_emu[4]
    U14                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  _116_/O
                         net (fo=3, routed)           0.848     1.113    _009_[4]
    SLICE_X11Y90         FDRE                                         r  _081_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _129_/O
                         net (fo=1, routed)           0.699     1.142    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _028_/O
                         net (fo=80, routed)          0.845     2.016    _012_
    SLICE_X11Y90         FDRE                                         r  _081_/C

Slack:                    inf
  Source:                 Din_emu[5]
                            (input port)
  Destination:            _082_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.157ns  (logic 0.267ns (23.075%)  route 0.890ns (76.925%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  Din_emu[5] (IN)
                         net (fo=0)                   0.000     0.000    Din_emu[5]
    V14                  IBUF (Prop_ibuf_I_O)         0.267     0.267 r  _117_/O
                         net (fo=3, routed)           0.890     1.157    _009_[5]
    SLICE_X10Y89         FDRE                                         r  _082_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _129_/O
                         net (fo=1, routed)           0.699     1.142    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _028_/O
                         net (fo=80, routed)          0.844     2.015    _012_
    SLICE_X10Y89         FDRE                                         r  _082_/C

Slack:                    inf
  Source:                 Din_emu[3]
                            (input port)
  Destination:            _080_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.173ns  (logic 0.282ns (24.003%)  route 0.892ns (75.997%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V11                                               0.000     0.000 r  Din_emu[3] (IN)
                         net (fo=0)                   0.000     0.000    Din_emu[3]
    V11                  IBUF (Prop_ibuf_I_O)         0.282     0.282 r  _115_/O
                         net (fo=3, routed)           0.892     1.173    _009_[3]
    SLICE_X11Y90         FDRE                                         r  _080_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _129_/O
                         net (fo=1, routed)           0.699     1.142    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _028_/O
                         net (fo=80, routed)          0.845     2.016    _012_
    SLICE_X11Y90         FDRE                                         r  _080_/C

Slack:                    inf
  Source:                 Din_emu[6]
                            (input port)
  Destination:            _083_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.182ns  (logic 0.270ns (22.824%)  route 0.912ns (77.176%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  Din_emu[6] (IN)
                         net (fo=0)                   0.000     0.000    Din_emu[6]
    T13                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  _118_/O
                         net (fo=3, routed)           0.912     1.182    _009_[6]
    SLICE_X11Y90         FDRE                                         r  _083_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _129_/O
                         net (fo=1, routed)           0.699     1.142    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _028_/O
                         net (fo=80, routed)          0.845     2.016    _012_
    SLICE_X11Y90         FDRE                                         r  _083_/C

Slack:                    inf
  Source:                 Din_emu[4]
                            (input port)
  Destination:            _033_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.198ns  (logic 0.265ns (22.135%)  route 0.933ns (77.865%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  Din_emu[4] (IN)
                         net (fo=0)                   0.000     0.000    Din_emu[4]
    U14                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  _116_/O
                         net (fo=3, routed)           0.933     1.198    _009_[4]
    SLICE_X13Y90         FDRE                                         r  _033_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _129_/O
                         net (fo=1, routed)           0.699     1.142    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _028_/O
                         net (fo=80, routed)          0.845     2.016    _012_
    SLICE_X13Y90         FDRE                                         r  _033_/C

Slack:                    inf
  Source:                 Din_emu[1]
                            (input port)
  Destination:            _078_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.203ns  (logic 0.283ns (23.535%)  route 0.920ns (76.465%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  Din_emu[1] (IN)
                         net (fo=0)                   0.000     0.000    Din_emu[1]
    V12                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  _113_/O
                         net (fo=3, routed)           0.920     1.203    _009_[1]
    SLICE_X10Y89         FDRE                                         r  _078_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _129_/O
                         net (fo=1, routed)           0.699     1.142    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _028_/O
                         net (fo=80, routed)          0.844     2.015    _012_
    SLICE_X10Y89         FDRE                                         r  _078_/C

Slack:                    inf
  Source:                 Din_emu[7]
                            (input port)
  Destination:            _036_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.212ns  (logic 0.266ns (21.973%)  route 0.945ns (78.027%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U13                                               0.000     0.000 r  Din_emu[7] (IN)
                         net (fo=0)                   0.000     0.000    Din_emu[7]
    U13                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  _119_/O
                         net (fo=3, routed)           0.945     1.212    _009_[7]
    SLICE_X12Y89         FDRE                                         r  _036_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _129_/O
                         net (fo=1, routed)           0.699     1.142    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _028_/O
                         net (fo=80, routed)          0.844     2.015    _012_
    SLICE_X12Y89         FDRE                                         r  _036_/C

Slack:                    inf
  Source:                 Din_emu[5]
                            (input port)
  Destination:            _034_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.242ns  (logic 0.267ns (21.492%)  route 0.975ns (78.508%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  Din_emu[5] (IN)
                         net (fo=0)                   0.000     0.000    Din_emu[5]
    V14                  IBUF (Prop_ibuf_I_O)         0.267     0.267 r  _117_/O
                         net (fo=3, routed)           0.975     1.242    _009_[5]
    SLICE_X12Y89         FDRE                                         r  _034_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _129_/O
                         net (fo=1, routed)           0.699     1.142    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _028_/O
                         net (fo=80, routed)          0.844     2.015    _012_
    SLICE_X12Y89         FDRE                                         r  _034_/C

Slack:                    inf
  Source:                 Din_emu[4]
                            (input port)
  Destination:            _073_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.253ns  (logic 0.265ns (21.166%)  route 0.988ns (78.834%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  Din_emu[4] (IN)
                         net (fo=0)                   0.000     0.000    Din_emu[4]
    U14                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  _116_/O
                         net (fo=3, routed)           0.988     1.253    _009_[4]
    SLICE_X12Y91         FDRE                                         r  _073_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _129_/O
                         net (fo=1, routed)           0.699     1.142    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _028_/O
                         net (fo=80, routed)          0.845     2.016    _012_
    SLICE_X12Y91         FDRE                                         r  _073_/C

Slack:                    inf
  Source:                 Din_emu[6]
                            (input port)
  Destination:            _035_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.264ns  (logic 0.270ns (21.335%)  route 0.994ns (78.665%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  Din_emu[6] (IN)
                         net (fo=0)                   0.000     0.000    Din_emu[6]
    T13                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  _118_/O
                         net (fo=3, routed)           0.994     1.264    _009_[6]
    SLICE_X12Y89         FDRE                                         r  _035_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _129_/O
                         net (fo=1, routed)           0.699     1.142    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _028_/O
                         net (fo=80, routed)          0.844     2.015    _012_
    SLICE_X12Y89         FDRE                                         r  _035_/C





