Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Users/Usuario/Desktop/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_alu_bin_behav xil_defaultlib.tb_alu_bin xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'fp16_special_case_handler' does not have a parameter named MBS [C:/Users/Usuario/alu_funcional/arquitectura_proyecto_alu.srcs/sources_1/new/alu.v:52]
WARNING: [VRFC 10-2861] module 'is_inexact' does not have a parameter named MBS [C:/Users/Usuario/alu_funcional/arquitectura_proyecto_alu.srcs/sources_1/new/Multiplicacion.v:77]
WARNING: [VRFC 10-2861] module 'is_overflow' does not have a parameter named MBS [C:/Users/Usuario/alu_funcional/arquitectura_proyecto_alu.srcs/sources_1/new/Multiplicacion.v:80]
WARNING: [VRFC 10-2861] module 'is_invalid_op' does not have a parameter named MBS [C:/Users/Usuario/alu_funcional/arquitectura_proyecto_alu.srcs/sources_1/new/Multiplicacion.v:131]
WARNING: [VRFC 10-2861] module 'is_invalid_op' does not have a parameter named MBS [C:/Users/Usuario/alu_funcional/arquitectura_proyecto_alu.srcs/sources_1/new/Division.v:117]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fp16_classifier
Compiling module xil_defaultlib.fp16_special_values
Compiling module xil_defaultlib.fp16_special_case_handler
Compiling module xil_defaultlib.FullSub_add
Compiling module xil_defaultlib.RestaExp_sum_default
Compiling module xil_defaultlib.right_shift_pf_sum
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.RoundNearestEven
Compiling module xil_defaultlib.SumMantisa_default
Compiling module xil_defaultlib.RestaMantisa_default
Compiling module xil_defaultlib.Suma16Bits
Compiling module xil_defaultlib.is_inexact
Compiling module xil_defaultlib.is_overflow
Compiling module xil_defaultlib.Prod_default
Compiling module xil_defaultlib.is_invalid_op
Compiling module xil_defaultlib.ProductHP
Compiling module xil_defaultlib.Division_default
Compiling module xil_defaultlib.DivHP
Compiling module xil_defaultlib.alu_default
Compiling module xil_defaultlib.tb_alu_bin
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_alu_bin_behav
