BLOOM-FILTER PATTERN SEARCH ON FPGA

–≠—Ç–æ—Ç –ø—Ä–æ–µ–∫—Ç –ø—Ä–µ–¥—Å—Ç–∞–≤–ª–µ—Ç —Å–æ–±–æ–π —Ä–µ–∞–ª–∏–∑–∞—Ü–∏—é –∞–ª–≥–æ—Ä–∏—Ç–º–∞ 
–ø–æ–∏—Å–∫–∞ —Å—Ç—Ä–æ–∫ —Å –ø–æ–º–æ—â—å—é —Ñ–∏–ª—å—Ç—Ä–∞ –ë–ª—É–º–∞ –Ω–∞ —è–∑—ã–∫–µ SystemVerilog.

–†–∞–±–æ—Ç–∞ –≤—Å–µ—Ö —É—Ç–∏–ª–∏—Ç –ø—Ä–æ–≤–µ—Ä—è–ª–∞—Å—å –Ω–∞ –ø–ª–∞—Ç—Ñ–æ—Ä–º–µ Linux –∏—Å–ø–æ–ª—å–∑—É—è —Å–ª–µ–¥—É—é—â–∏–µ
–ø—Ä–æ–≥—Ä–∞–º–º—ã:

  - Python 2.7.8

  - ModelSim SE-64 10.0c

  - Quartus II 64-bit 14.0.0

<<<<<<< HEAD:doc/READMEru
–†–µ–∑—É–ª—å—Ç–∞—Ç —Ä–∞—Å–ø–∏–Ω–æ–≤–∫–∏ –Ω–∞ —á–∏–ø–µ Arria II GX EP2AGX125DF25C6:
=======
Ú≈⁄’Ãÿ‘¡‘ ∆…‘‘≈“¡ Œ¡ ﬁ…–≈ Altera Arria II GX EP2AGX125DF25C6:
>>>>>>> 80790920256cb865d85de54076833bc418ed182f:doc/README.ru

+---------------------------------------------------------------------------------+
; Fitter Summary                                                                  ;
+-----------------------------------+---------------------------------------------+
; Fitter Status                     ; Successful - Wed May 27 18:08:54 2015       ;
; Quartus II 64-Bit Version         ; 14.0.0 Build 200 06/17/2014 SJ Full Version ;
; Revision Name                     ; top_bloom                                   ;
; Top-level Entity Name             ; tap_bloom                                   ;
; Family                            ; Arria II GX                                 ;
; Device                            ; EP2AGX125DF25C6                             ;
; Timing Models                     ; Final                                       ;
; Logic utilization                 ; 12 %                                        ;
;     Combinational ALUTs           ; 8,391 / 99,280 ( 8 % )                      ;
;     Memory ALUTs                  ; 0 / 49,640 ( 0 % )                          ;
;     Dedicated logic registers     ; 8,017 / 99,280 ( 8 % )                      ;
; Total registers                   ; 8017                                        ;
; Total pins                        ; 154 / 300 ( 51 % )                          ;
; Total virtual pins                ; 0                                           ;
; Total block memory bits           ; 266,240 / 6,727,680 ( 4 % )                 ;
; DSP block 18-bit elements         ; 0 / 576 ( 0 % )                             ;
; Total GXB Receiver Channel PCS    ; 0 / 8 ( 0 % )                               ;
; Total GXB Receiver Channel PMA    ; 0 / 8 ( 0 % )                               ;
; Total GXB Transmitter Channel PCS ; 0 / 8 ( 0 % )                               ;
; Total GXB Transmitter Channel PMA ; 0 / 8 ( 0 % )                               ;
; Total PLLs                        ; 0 / 6 ( 0 % )                               ;
; Total DLLs                        ; 0 / 2 ( 0 % )                               ;
+-----------------------------------+---------------------------------------------+

+---------------------------------------------------------------------------------+
; Fmax Summary                                                                    ;
+-----------------------------------+---------------------------------------------+
; clk_i                             ; 153.87 MHz                                  ;
+-----------------------------------+---------------------------------------------+

–ü—Ä–æ–µ–∫—Ç –≤–∫–ª—é—á–∞–µ—Ç –≤ —Å–µ–±—è:

  - –£—Ç–∏–ª–∏—Ç—ã, –Ω–∞ —è–∑—ã–∫–µ python –¥–ª—è –Ω–∞—Å—Ç—Ä–æ–π–∫–∏ –º–æ–¥—É–ª—è –∏ –ø—Ä–æ–≤–µ—Ä–∫–∏
    –∞–ª–≥–æ—Ä–∏—Ç–º–∞.

  - –ú–æ–¥—É–ª—å, –Ω–∞ —è–∑—ã–∫–µ SystemVerilog, —Ä–µ–∞–ª–∏–∑—É—é—â–∏–π –ø–æ–∏—Å–∫ —Å—Ç—Ä–æ–∫ –≤ –≤—Ö–æ–¥–Ω—ã—Ö
    –¥–∞–Ω–Ω—ã—Ö.

  - –ü–∞–∫–µ—Ç —Ñ–∞–π–ª–æ–≤ –¥–ª—è —Å–∏–º—É–ª—è—Ü–∏–∏ —Ä–∞–±–æ—Ç—ã –º–æ–¥—É–ª—è.

–ü—Ä–æ–µ–∫—Ç —Ä–∞–∑–±–∏—Ç –Ω–∞ 3 —á–∞—Å—Ç–∏:

<<<<<<< HEAD:doc/READMEru
  - py_utils - –∑–¥–µ—Å—å –ª–µ–∂–∞—Ç—å python-—É—Ç–∏–ª–∏—Ç—ã –¥–ª—è –Ω–∞—Å—Ç—Ä–æ–π–∫–∏/–ø—Ä–æ–≤–µ—Ä–∫–∏
    –∞–ª–≥–æ—Ä–∏—Ç–º–∞. –ï—Å—Ç—å READMEru —Å –Ω–µ–æ–±—Ö–æ–¥–∏–º–æ–π –∏–Ω—Ñ–æ—Ä–º–∞—Ü–∏–µ–π.

  - rtl - –ø–∞–ø–∫–∞ —Å–æ –≤—Å–µ–º–∏ —Ñ–∞–π–ª–∞–º–∏ –º–æ–¥—É–ª—è –¥–ª—è FPGA. –í READMEru –æ–ø–∏—Å–∞–Ω—ã –≤—Å–µ
    –æ—Å–Ω–æ–≤–Ω—ã–µ —Ñ—É–Ω–∫—Ü–∏–∏ –∏ –Ω–∞—Å—Ç—Ä–æ–π–∫–∏ –º–æ–¥—É–ª–µ–π.

  - testbench - —Å–∏–º–º—É–ª—è—Ü–∏—è –≤—Å–µ–≥–æ –ø—Ä–æ–µ–∫—Ç–∞. –¢–∞–∫–∂–µ –µ—Å—Ç—å README —Å
    –ø–æ–¥—Ä–æ–±–Ω—ã–º –æ–ø–∏—Å–∞–Ω–∏–µ–º.
=======
  - py_utils - ⁄ƒ≈”ÿ Ã≈÷¡‘ÿ python-’‘…Ã…‘Ÿ ƒÃ— Œ¡”‘“œ À…/–“œ◊≈“À…
    ¡Ã«œ“…‘Õ¡. Â”‘ÿ README.ru ” Œ≈œ¬»œƒ…Õœ  …Œ∆œ“Õ¡√…≈ .

  - rtl - –¡–À¡ ”œ ◊”≈Õ… ∆¡ Ã¡Õ… Õœƒ’Ã— ƒÃ— FPGA. ˜ README.ru œ–…”¡ŒŸ ◊”≈
    œ”Œœ◊ŒŸ≈ ∆’ŒÀ√…… … Œ¡”‘“œ À… Õœƒ’Ã≈ .

  - testbench - ”…ÕÕÃ—√…— ◊”≈«œ –“œ≈À‘¡. Ù¡À÷≈ ≈”‘ÿ README.ru ”
    –œƒ“œ¬ŒŸÕ œ–…”¡Œ…≈Õ.
>>>>>>> 80790920256cb865d85de54076833bc418ed182f:doc/README.ru


–û—Å–Ω–æ–≤–Ω—ã–µ –ø–∞—Ä–∞–º–µ—Ç—Ä—ã —Ñ–∏–ª—å—Ç—Ä–∞:

  –í –∫–∞–∂–¥–æ–π –∏–∑ —á–∞—Å—Ç–µ–π –ø—Ä–æ–µ–∫—Ç–∞ –æ—Ç–¥–µ–ª—å–Ω–æ –Ω–∞—Å—Ç—Ä–∞–∏–≤–∞—é—Ç—Å—è –æ—Å–Ω–æ–≤–Ω—ã–µ –ø–∞—Ä–∞–º–µ—Ç—Ä—ã
  —Ñ–∏–ª—å—Ç—Ä–∞, –∞ –∏–º–µ–Ω–Ω–æ:

    MIN_S       - –º–∏–Ω–∏–º–∞–ª—å–Ω–∞—è –¥–ª–∏–Ω–∞ —Å—Ç—Ä–æ—á–∫–∏, –∫–æ—Ç–æ—Ä—É—é –º–æ–∂–Ω–æ –∑–∞–ø–∏—Å–∞—Ç—å –≤
                  –ø–∞–º—è—Ç—å —Ñ–∏–ª—å—Ç—Ä–∞.

    MAX_S       - –º–∞–∫—Å–∏–º–∞–ª—å–Ω–∞—è –¥–ª–∏–Ω–∞ —Å—Ç—Ä–æ—á–∫–∏, –∫–æ—Ç–æ—Ä—É—é –º–æ–∂–Ω–æ –∑–∞–ø–∏—Å–∞—Ç—å –≤
                  –ø–∞–º—è—Ç—å —Ñ–∏–ª—å—Ç—Ä–∞.

    HASH_CNT    - –∫–æ–ª–∏—á–µ—Å—Ç–≤–æ —Ö—ç—à-—Ñ—É–Ω–∫—Ü–∏–π.

    HASH_WIDTH  - –∫–æ–ª-–≤–æ –±–∏—Ç –¥–ª—è –æ–¥–Ω–æ–π —Ö—ç—à-—Ñ—É–Ω–∫—Ü–∏–∏.

  –í–∞–∂–Ω–æ:

    MIN_S –∏ MAX_S - –ø–∞—Ä–∞–º–µ—Ç—Ä—ã, –∫–æ—Ç–æ—Ä—ã–µ –º–æ–∂–Ω–æ –º–µ–Ω—è—Ç—å, –Ω–æ –ø—Ä–æ–∏–∑–æ–π–¥–µ—Ç
    –æ—à–∏–±–∫–∞, –µ—Å–ª–∏ MIN_S –±—É–¥–µ—Ç –±–æ–ª—å—à–µ —á–µ–º MAX_S.

<<<<<<< HEAD:doc/READMEru
    HASH_CNT –∏ HASH_WIDTH - –ø–∞—Ä–∞–º–µ—Ç—Ä—ã, –ø—Ä–∏ –∏—Å–∑–º–µ–Ω–µ–Ω–∏–∏ –∫–æ—Ç–æ—Ä—ã—Ö
    –Ω–µ–∏–∑–±–µ–∂–Ω–æ –ø—Ä–æ–∏–∑–æ–π–¥–µ—Ç –æ—à–∏–±–∫–∞. –ò—Ö –º–æ–∂–Ω–æ –∏–∑–º–µ–Ω–∏—Ç—å —Ç–æ–ª—å–∫–æ –ø–æ—Å–ª–µ
    –∑–Ω–∞—á–∏—Ç–µ–ª—å–Ω—ã—Ö –∏–∑–º–µ–Ω–µ–Ω–∏–π –≤ –º–æ–¥—É–ª–µ.
=======
    HASH_CNT … HASH_WIDTH - –¡“¡Õ≈‘“Ÿ, –“… …⁄Õ≈Œ≈Œ…… Àœ‘œ“Ÿ»
    Œ≈…⁄¬≈÷Œœ –“œ…⁄œ ƒ≈‘ œ€…¬À¡. È» Õœ÷Œœ …⁄Õ≈Œ…‘ÿ ‘œÃÿÀœ –œ”Ã≈
    ⁄Œ¡ﬁ…‘≈ÃÿŒŸ» …⁄Õ≈Œ≈Œ…  ◊ Õœƒ’Ã≈.
>>>>>>> 80790920256cb865d85de54076833bc418ed182f:doc/README.ru

–ü—Ä–∏–º–µ–Ω–µ–Ω–∏–µ –ø—Ä–æ–µ–∫—Ç–∞:

  –ü—Ä–æ–µ–∫—Ç —Å–æ–∑–¥–∞–Ω –≤ —É—á–µ–±–Ω—ã—Ö —Ü–µ–ª—è—Ö.
  –ü–æ–¥—Ö–æ–¥–∏—Ç –¥–ª—è:

    - –∏–∑—É—á–∞–µ–Ω–∏—è –∞–¥–∞–ø—Ç–∞—Ü–∏–∏ –∞–ª–≥–æ—Ä–∏—Ç–º–æ–≤ –ø–æ–¥ FPGA;
    - –∏–∑—É—á–µ–Ω–∏—è —Ä–∞–±–æ—Ç—ã –∞–ª–≥–æ—Ä–∏—Ç–º–∞ –ë–ª—É–º–∞ –¥–ª—è –ø–æ–∏—Å–∫–∞ —Å—Ç—Ä–æ–∫;
    - –∞–Ω–∞–ª–∏–∑–∞ –∫–æ–ª-–≤–∞ –ª–æ–∂–Ω–æ–ø–æ–ª–æ–∂–∏—Ç–µ–ª—å–Ω—ã—Ö —Å—Ä–∞–±–∞—Ç—ã–≤–∞–Ω–∏–π –≤ –∞–ª–≥–æ—Ä–∏–º–µ –ë–ª—É–º–∞;
    - –ø—Ä–∞–∫—Ç–∏—á–µ—Å–∫–æ–º –ø–æ–∏—Å–∫–µ —Å—Ç—Ä–æ–∫ –Ω–∞–±–æ—Ä–∞ —Å—Ç—Ä–æ–∫ –≤ —Ç–µ–∫—Å—Ç–æ–≤—ã—Ö —Ñ–∞–π–ª–∞—Ö.

