<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Octeon Software Development Kit: cvmx-dencx-defs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<h1>cvmx-dencx-defs.h</h1><a href="cvmx-dencx-defs_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/***********************license start***************</span>
<a name="l00002"></a>00002 <span class="comment"> * Copyright (c) 2003-2015  Cavium Inc. (support@cavium.com). All rights</span>
<a name="l00003"></a>00003 <span class="comment"> * reserved.</span>
<a name="l00004"></a>00004 <span class="comment"> *</span>
<a name="l00005"></a>00005 <span class="comment"> *</span>
<a name="l00006"></a>00006 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00007"></a>00007 <span class="comment"> * modification, are permitted provided that the following conditions are</span>
<a name="l00008"></a>00008 <span class="comment"> * met:</span>
<a name="l00009"></a>00009 <span class="comment"> *</span>
<a name="l00010"></a>00010 <span class="comment"> *   * Redistributions of source code must retain the above copyright</span>
<a name="l00011"></a>00011 <span class="comment"> *     notice, this list of conditions and the following disclaimer.</span>
<a name="l00012"></a>00012 <span class="comment"> *</span>
<a name="l00013"></a>00013 <span class="comment"> *   * Redistributions in binary form must reproduce the above</span>
<a name="l00014"></a>00014 <span class="comment"> *     copyright notice, this list of conditions and the following</span>
<a name="l00015"></a>00015 <span class="comment"> *     disclaimer in the documentation and/or other materials provided</span>
<a name="l00016"></a>00016 <span class="comment"> *     with the distribution.</span>
<a name="l00017"></a>00017 <span class="comment"></span>
<a name="l00018"></a>00018 <span class="comment"> *   * Neither the name of Cavium Inc. nor the names of</span>
<a name="l00019"></a>00019 <span class="comment"> *     its contributors may be used to endorse or promote products</span>
<a name="l00020"></a>00020 <span class="comment"> *     derived from this software without specific prior written</span>
<a name="l00021"></a>00021 <span class="comment"> *     permission.</span>
<a name="l00022"></a>00022 <span class="comment"></span>
<a name="l00023"></a>00023 <span class="comment"> * This Software, including technical data, may be subject to U.S. export  control</span>
<a name="l00024"></a>00024 <span class="comment"> * laws, including the U.S. Export Administration Act and its  associated</span>
<a name="l00025"></a>00025 <span class="comment"> * regulations, and may be subject to export or import  regulations in other</span>
<a name="l00026"></a>00026 <span class="comment"> * countries.</span>
<a name="l00027"></a>00027 <span class="comment"></span>
<a name="l00028"></a>00028 <span class="comment"> * TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED &quot;AS IS&quot;</span>
<a name="l00029"></a>00029 <span class="comment"> * AND WITH ALL FAULTS AND CAVIUM INC. MAKES NO PROMISES, REPRESENTATIONS OR</span>
<a name="l00030"></a>00030 <span class="comment"> * WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO</span>
<a name="l00031"></a>00031 <span class="comment"> * THE SOFTWARE, INCLUDING ITS CONDITION, ITS CONFORMITY TO ANY REPRESENTATION OR</span>
<a name="l00032"></a>00032 <span class="comment"> * DESCRIPTION, OR THE EXISTENCE OF ANY LATENT OR PATENT DEFECTS, AND CAVIUM</span>
<a name="l00033"></a>00033 <span class="comment"> * SPECIFICALLY DISCLAIMS ALL IMPLIED (IF ANY) WARRANTIES OF TITLE,</span>
<a name="l00034"></a>00034 <span class="comment"> * MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF</span>
<a name="l00035"></a>00035 <span class="comment"> * VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR</span>
<a name="l00036"></a>00036 <span class="comment"> * CORRESPONDENCE TO DESCRIPTION. THE ENTIRE  RISK ARISING OUT OF USE OR</span>
<a name="l00037"></a>00037 <span class="comment"> * PERFORMANCE OF THE SOFTWARE LIES WITH YOU.</span>
<a name="l00038"></a>00038 <span class="comment"> ***********************license end**************************************/</span>
<a name="l00039"></a>00039 
<a name="l00040"></a>00040 <span class="comment"></span>
<a name="l00041"></a>00041 <span class="comment">/**</span>
<a name="l00042"></a>00042 <span class="comment"> * cvmx-dencx-defs.h</span>
<a name="l00043"></a>00043 <span class="comment"> *</span>
<a name="l00044"></a>00044 <span class="comment"> * Configuration and status register (CSR) type definitions for</span>
<a name="l00045"></a>00045 <span class="comment"> * Octeon dencx.</span>
<a name="l00046"></a>00046 <span class="comment"> *</span>
<a name="l00047"></a>00047 <span class="comment"> * This file is auto generated. Do not edit.</span>
<a name="l00048"></a>00048 <span class="comment"> *</span>
<a name="l00049"></a>00049 <span class="comment"> * &lt;hr&gt;$Revision$&lt;hr&gt;</span>
<a name="l00050"></a>00050 <span class="comment"> *</span>
<a name="l00051"></a>00051 <span class="comment"> */</span>
<a name="l00052"></a>00052 <span class="preprocessor">#ifndef __CVMX_DENCX_DEFS_H__</span>
<a name="l00053"></a>00053 <span class="preprocessor"></span><span class="preprocessor">#define __CVMX_DENCX_DEFS_H__</span>
<a name="l00054"></a>00054 <span class="preprocessor"></span>
<a name="l00055"></a>00055 <span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00056"></a>00056 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-dencx-defs_8h.html#acb09d220edbfe5c822c65bcaf1455ded" title="cvmx-dencx-defs.h">CVMX_DENCX_BIST_STATUS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00057"></a>00057 {
<a name="l00058"></a>00058     <span class="keywordflow">if</span> (!(
<a name="l00059"></a>00059           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00060"></a>00060         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DENCX_BIST_STATUS(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00061"></a>00061     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3480060ull) + ((offset) &amp; 1) * 32768;
<a name="l00062"></a>00062 }
<a name="l00063"></a>00063 <span class="preprocessor">#else</span>
<a name="l00064"></a><a class="code" href="cvmx-dencx-defs_8h.html#acb09d220edbfe5c822c65bcaf1455ded">00064</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DENCX_BIST_STATUS(offset) (CVMX_ADD_IO_SEG(0x00011800B3480060ull) + ((offset) &amp; 1) * 32768)</span>
<a name="l00065"></a>00065 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00066"></a>00066 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00067"></a>00067 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-dencx-defs_8h.html#aab0460bd8d27c947aeb1e93f584125c9">CVMX_DENCX_CONTROL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00068"></a>00068 {
<a name="l00069"></a>00069     <span class="keywordflow">if</span> (!(
<a name="l00070"></a>00070           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00071"></a>00071         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DENCX_CONTROL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00072"></a>00072     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3480000ull) + ((offset) &amp; 1) * 32768;
<a name="l00073"></a>00073 }
<a name="l00074"></a>00074 <span class="preprocessor">#else</span>
<a name="l00075"></a><a class="code" href="cvmx-dencx-defs_8h.html#aab0460bd8d27c947aeb1e93f584125c9">00075</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DENCX_CONTROL(offset) (CVMX_ADD_IO_SEG(0x00011800B3480000ull) + ((offset) &amp; 1) * 32768)</span>
<a name="l00076"></a>00076 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00077"></a>00077 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00078"></a>00078 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-dencx-defs_8h.html#a294b9f23a79435be9a1b6a73f60441d1">CVMX_DENCX_ECC_CONTROL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00079"></a>00079 {
<a name="l00080"></a>00080     <span class="keywordflow">if</span> (!(
<a name="l00081"></a>00081           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00082"></a>00082         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DENCX_ECC_CONTROL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00083"></a>00083     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3480050ull) + ((offset) &amp; 1) * 32768;
<a name="l00084"></a>00084 }
<a name="l00085"></a>00085 <span class="preprocessor">#else</span>
<a name="l00086"></a><a class="code" href="cvmx-dencx-defs_8h.html#a294b9f23a79435be9a1b6a73f60441d1">00086</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DENCX_ECC_CONTROL(offset) (CVMX_ADD_IO_SEG(0x00011800B3480050ull) + ((offset) &amp; 1) * 32768)</span>
<a name="l00087"></a>00087 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00088"></a>00088 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00089"></a>00089 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-dencx-defs_8h.html#a57dc41a5616c6e6f5f779708e4c228a3">CVMX_DENCX_ECO</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00090"></a>00090 {
<a name="l00091"></a>00091     <span class="keywordflow">if</span> (!(
<a name="l00092"></a>00092           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00093"></a>00093         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DENCX_ECO(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00094"></a>00094     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3480008ull) + ((offset) &amp; 1) * 32768;
<a name="l00095"></a>00095 }
<a name="l00096"></a>00096 <span class="preprocessor">#else</span>
<a name="l00097"></a><a class="code" href="cvmx-dencx-defs_8h.html#a57dc41a5616c6e6f5f779708e4c228a3">00097</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DENCX_ECO(offset) (CVMX_ADD_IO_SEG(0x00011800B3480008ull) + ((offset) &amp; 1) * 32768)</span>
<a name="l00098"></a>00098 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00099"></a>00099 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00100"></a>00100 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-dencx-defs_8h.html#a972904d20df6c8fc24647c7eb9263949">CVMX_DENCX_ERROR_ENABLE0</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00101"></a>00101 {
<a name="l00102"></a>00102     <span class="keywordflow">if</span> (!(
<a name="l00103"></a>00103           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00104"></a>00104         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DENCX_ERROR_ENABLE0(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00105"></a>00105     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3480040ull) + ((offset) &amp; 1) * 32768;
<a name="l00106"></a>00106 }
<a name="l00107"></a>00107 <span class="preprocessor">#else</span>
<a name="l00108"></a><a class="code" href="cvmx-dencx-defs_8h.html#a972904d20df6c8fc24647c7eb9263949">00108</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DENCX_ERROR_ENABLE0(offset) (CVMX_ADD_IO_SEG(0x00011800B3480040ull) + ((offset) &amp; 1) * 32768)</span>
<a name="l00109"></a>00109 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00110"></a>00110 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00111"></a>00111 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-dencx-defs_8h.html#a529ef3887318419bd27a06b223650bd2">CVMX_DENCX_ERROR_ENABLE1</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00112"></a>00112 {
<a name="l00113"></a>00113     <span class="keywordflow">if</span> (!(
<a name="l00114"></a>00114           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00115"></a>00115         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DENCX_ERROR_ENABLE1(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00116"></a>00116     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3480048ull) + ((offset) &amp; 1) * 32768;
<a name="l00117"></a>00117 }
<a name="l00118"></a>00118 <span class="preprocessor">#else</span>
<a name="l00119"></a><a class="code" href="cvmx-dencx-defs_8h.html#a529ef3887318419bd27a06b223650bd2">00119</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DENCX_ERROR_ENABLE1(offset) (CVMX_ADD_IO_SEG(0x00011800B3480048ull) + ((offset) &amp; 1) * 32768)</span>
<a name="l00120"></a>00120 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00121"></a>00121 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00122"></a>00122 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-dencx-defs_8h.html#a31dc2e0704a2d703bdede3605eba57b2">CVMX_DENCX_ERROR_SOURCE0</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00123"></a>00123 {
<a name="l00124"></a>00124     <span class="keywordflow">if</span> (!(
<a name="l00125"></a>00125           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00126"></a>00126         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DENCX_ERROR_SOURCE0(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00127"></a>00127     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3480030ull) + ((offset) &amp; 1) * 32768;
<a name="l00128"></a>00128 }
<a name="l00129"></a>00129 <span class="preprocessor">#else</span>
<a name="l00130"></a><a class="code" href="cvmx-dencx-defs_8h.html#a31dc2e0704a2d703bdede3605eba57b2">00130</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DENCX_ERROR_SOURCE0(offset) (CVMX_ADD_IO_SEG(0x00011800B3480030ull) + ((offset) &amp; 1) * 32768)</span>
<a name="l00131"></a>00131 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00132"></a>00132 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00133"></a>00133 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-dencx-defs_8h.html#a8eafecd6d49c0b4377c95e3ff6a72785">CVMX_DENCX_ERROR_SOURCE1</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00134"></a>00134 {
<a name="l00135"></a>00135     <span class="keywordflow">if</span> (!(
<a name="l00136"></a>00136           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00137"></a>00137         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DENCX_ERROR_SOURCE1(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00138"></a>00138     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3480038ull) + ((offset) &amp; 1) * 32768;
<a name="l00139"></a>00139 }
<a name="l00140"></a>00140 <span class="preprocessor">#else</span>
<a name="l00141"></a><a class="code" href="cvmx-dencx-defs_8h.html#a8eafecd6d49c0b4377c95e3ff6a72785">00141</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DENCX_ERROR_SOURCE1(offset) (CVMX_ADD_IO_SEG(0x00011800B3480038ull) + ((offset) &amp; 1) * 32768)</span>
<a name="l00142"></a>00142 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00143"></a>00143 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00144"></a>00144 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-dencx-defs_8h.html#a16ec89d12471dad8af1b088cc9320763">CVMX_DENCX_HAB_JCFG0_RAMX_DATA</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00145"></a>00145 {
<a name="l00146"></a>00146     <span class="keywordflow">if</span> (!(
<a name="l00147"></a>00147           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 255)) &amp;&amp; ((block_id &lt;= 1))))))
<a name="l00148"></a>00148         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DENCX_HAB_JCFG0_RAMX_DATA(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00149"></a>00149     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3482000ull) + (((offset) &amp; 255) + ((block_id) &amp; 1) * 0x1000ull) * 8;
<a name="l00150"></a>00150 }
<a name="l00151"></a>00151 <span class="preprocessor">#else</span>
<a name="l00152"></a><a class="code" href="cvmx-dencx-defs_8h.html#a16ec89d12471dad8af1b088cc9320763">00152</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DENCX_HAB_JCFG0_RAMX_DATA(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800B3482000ull) + (((offset) &amp; 255) + ((block_id) &amp; 1) * 0x1000ull) * 8)</span>
<a name="l00153"></a>00153 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00154"></a>00154 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00155"></a>00155 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-dencx-defs_8h.html#a686f326bae2d9e7bd0086d895164fc2c">CVMX_DENCX_HAB_JCFG1_RAMX_DATA</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00156"></a>00156 {
<a name="l00157"></a>00157     <span class="keywordflow">if</span> (!(
<a name="l00158"></a>00158           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 255)) &amp;&amp; ((block_id &lt;= 1))))))
<a name="l00159"></a>00159         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DENCX_HAB_JCFG1_RAMX_DATA(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00160"></a>00160     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3484000ull) + (((offset) &amp; 255) + ((block_id) &amp; 1) * 0x1000ull) * 8;
<a name="l00161"></a>00161 }
<a name="l00162"></a>00162 <span class="preprocessor">#else</span>
<a name="l00163"></a><a class="code" href="cvmx-dencx-defs_8h.html#a686f326bae2d9e7bd0086d895164fc2c">00163</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DENCX_HAB_JCFG1_RAMX_DATA(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800B3484000ull) + (((offset) &amp; 255) + ((block_id) &amp; 1) * 0x1000ull) * 8)</span>
<a name="l00164"></a>00164 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00165"></a>00165 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00166"></a>00166 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-dencx-defs_8h.html#abdd1995dba76305a62406845eb16887e">CVMX_DENCX_HAB_JCFG2_RAMX_DATA</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00167"></a>00167 {
<a name="l00168"></a>00168     <span class="keywordflow">if</span> (!(
<a name="l00169"></a>00169           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 255)) &amp;&amp; ((block_id &lt;= 1))))))
<a name="l00170"></a>00170         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DENCX_HAB_JCFG2_RAMX_DATA(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00171"></a>00171     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3486000ull) + (((offset) &amp; 255) + ((block_id) &amp; 1) * 0x1000ull) * 8;
<a name="l00172"></a>00172 }
<a name="l00173"></a>00173 <span class="preprocessor">#else</span>
<a name="l00174"></a><a class="code" href="cvmx-dencx-defs_8h.html#abdd1995dba76305a62406845eb16887e">00174</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DENCX_HAB_JCFG2_RAMX_DATA(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800B3486000ull) + (((offset) &amp; 255) + ((block_id) &amp; 1) * 0x1000ull) * 8)</span>
<a name="l00175"></a>00175 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00176"></a>00176 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00177"></a>00177 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-dencx-defs_8h.html#ac2f99974d24c505f279fb5df6dc7c589">CVMX_DENCX_JCFG0_ECC_ERROR</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00178"></a>00178 {
<a name="l00179"></a>00179     <span class="keywordflow">if</span> (!(
<a name="l00180"></a>00180           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00181"></a>00181         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DENCX_JCFG0_ECC_ERROR(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00182"></a>00182     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3480100ull) + ((offset) &amp; 1) * 32768;
<a name="l00183"></a>00183 }
<a name="l00184"></a>00184 <span class="preprocessor">#else</span>
<a name="l00185"></a><a class="code" href="cvmx-dencx-defs_8h.html#ac2f99974d24c505f279fb5df6dc7c589">00185</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DENCX_JCFG0_ECC_ERROR(offset) (CVMX_ADD_IO_SEG(0x00011800B3480100ull) + ((offset) &amp; 1) * 32768)</span>
<a name="l00186"></a>00186 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00187"></a>00187 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00188"></a>00188 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-dencx-defs_8h.html#a8f3039709ff20eb2cdc90f683469edde">CVMX_DENCX_JCFG1_ECC_ERROR</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00189"></a>00189 {
<a name="l00190"></a>00190     <span class="keywordflow">if</span> (!(
<a name="l00191"></a>00191           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00192"></a>00192         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DENCX_JCFG1_ECC_ERROR(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00193"></a>00193     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3480108ull) + ((offset) &amp; 1) * 32768;
<a name="l00194"></a>00194 }
<a name="l00195"></a>00195 <span class="preprocessor">#else</span>
<a name="l00196"></a><a class="code" href="cvmx-dencx-defs_8h.html#a8f3039709ff20eb2cdc90f683469edde">00196</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DENCX_JCFG1_ECC_ERROR(offset) (CVMX_ADD_IO_SEG(0x00011800B3480108ull) + ((offset) &amp; 1) * 32768)</span>
<a name="l00197"></a>00197 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00198"></a>00198 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00199"></a>00199 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-dencx-defs_8h.html#ac2406ab50516f91c3fefeb00a74a21ec">CVMX_DENCX_JCFG2_ECC_ERROR</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00200"></a>00200 {
<a name="l00201"></a>00201     <span class="keywordflow">if</span> (!(
<a name="l00202"></a>00202           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00203"></a>00203         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DENCX_JCFG2_ECC_ERROR(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00204"></a>00204     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3480110ull) + ((offset) &amp; 1) * 32768;
<a name="l00205"></a>00205 }
<a name="l00206"></a>00206 <span class="preprocessor">#else</span>
<a name="l00207"></a><a class="code" href="cvmx-dencx-defs_8h.html#ac2406ab50516f91c3fefeb00a74a21ec">00207</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DENCX_JCFG2_ECC_ERROR(offset) (CVMX_ADD_IO_SEG(0x00011800B3480110ull) + ((offset) &amp; 1) * 32768)</span>
<a name="l00208"></a>00208 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00209"></a>00209 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00210"></a>00210 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-dencx-defs_8h.html#a425103ed69a0fa2f7bc2fc99d8750dea">CVMX_DENCX_SCRATCH</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00211"></a>00211 {
<a name="l00212"></a>00212     <span class="keywordflow">if</span> (!(
<a name="l00213"></a>00213           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00214"></a>00214         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DENCX_SCRATCH(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00215"></a>00215     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3480080ull) + ((offset) &amp; 1) * 32768;
<a name="l00216"></a>00216 }
<a name="l00217"></a>00217 <span class="preprocessor">#else</span>
<a name="l00218"></a><a class="code" href="cvmx-dencx-defs_8h.html#a425103ed69a0fa2f7bc2fc99d8750dea">00218</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DENCX_SCRATCH(offset) (CVMX_ADD_IO_SEG(0x00011800B3480080ull) + ((offset) &amp; 1) * 32768)</span>
<a name="l00219"></a>00219 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00220"></a>00220 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00221"></a>00221 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-dencx-defs_8h.html#a001f245711b3003ddf44e31f7fb7d1eb">CVMX_DENCX_STATUS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00222"></a>00222 {
<a name="l00223"></a>00223     <span class="keywordflow">if</span> (!(
<a name="l00224"></a>00224           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00225"></a>00225         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DENCX_STATUS(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00226"></a>00226     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3480018ull) + ((offset) &amp; 1) * 32768;
<a name="l00227"></a>00227 }
<a name="l00228"></a>00228 <span class="preprocessor">#else</span>
<a name="l00229"></a><a class="code" href="cvmx-dencx-defs_8h.html#a001f245711b3003ddf44e31f7fb7d1eb">00229</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DENCX_STATUS(offset) (CVMX_ADD_IO_SEG(0x00011800B3480018ull) + ((offset) &amp; 1) * 32768)</span>
<a name="l00230"></a>00230 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00231"></a>00231 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00232"></a>00232 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-dencx-defs_8h.html#a560aad8b2a0a90f762f05430fb5bebfb">CVMX_DENCX_TC_CONFIG_ERR_FLAGS_REG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00233"></a>00233 {
<a name="l00234"></a>00234     <span class="keywordflow">if</span> (!(
<a name="l00235"></a>00235           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00236"></a>00236         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DENCX_TC_CONFIG_ERR_FLAGS_REG(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00237"></a>00237     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3481040ull) + ((offset) &amp; 1) * 32768;
<a name="l00238"></a>00238 }
<a name="l00239"></a>00239 <span class="preprocessor">#else</span>
<a name="l00240"></a><a class="code" href="cvmx-dencx-defs_8h.html#a560aad8b2a0a90f762f05430fb5bebfb">00240</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DENCX_TC_CONFIG_ERR_FLAGS_REG(offset) (CVMX_ADD_IO_SEG(0x00011800B3481040ull) + ((offset) &amp; 1) * 32768)</span>
<a name="l00241"></a>00241 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00242"></a>00242 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00243"></a>00243 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-dencx-defs_8h.html#a69f7b604fc8be1da668c77fb13c81dc4">CVMX_DENCX_TC_CONFIG_REGX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00244"></a>00244 {
<a name="l00245"></a>00245     <span class="keywordflow">if</span> (!(
<a name="l00246"></a>00246           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 44)) &amp;&amp; ((block_id &lt;= 1))))))
<a name="l00247"></a>00247         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DENCX_TC_CONFIG_REGX(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00248"></a>00248     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3481400ull) + (((offset) &amp; 63) + ((block_id) &amp; 1) * 0x1000ull) * 8;
<a name="l00249"></a>00249 }
<a name="l00250"></a>00250 <span class="preprocessor">#else</span>
<a name="l00251"></a><a class="code" href="cvmx-dencx-defs_8h.html#a69f7b604fc8be1da668c77fb13c81dc4">00251</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DENCX_TC_CONFIG_REGX(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800B3481400ull) + (((offset) &amp; 63) + ((block_id) &amp; 1) * 0x1000ull) * 8)</span>
<a name="l00252"></a>00252 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00253"></a>00253 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00254"></a>00254 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-dencx-defs_8h.html#a26763ab8a4c9505b6a1ba1f94c3c4ff2">CVMX_DENCX_TC_CONTROL_REG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00255"></a>00255 {
<a name="l00256"></a>00256     <span class="keywordflow">if</span> (!(
<a name="l00257"></a>00257           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00258"></a>00258         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DENCX_TC_CONTROL_REG(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00259"></a>00259     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3481010ull) + ((offset) &amp; 1) * 32768;
<a name="l00260"></a>00260 }
<a name="l00261"></a>00261 <span class="preprocessor">#else</span>
<a name="l00262"></a><a class="code" href="cvmx-dencx-defs_8h.html#a26763ab8a4c9505b6a1ba1f94c3c4ff2">00262</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DENCX_TC_CONTROL_REG(offset) (CVMX_ADD_IO_SEG(0x00011800B3481010ull) + ((offset) &amp; 1) * 32768)</span>
<a name="l00263"></a>00263 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00264"></a>00264 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00265"></a>00265 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-dencx-defs_8h.html#a84a790e212d2c3c68c66408615ef6b12">CVMX_DENCX_TC_ERROR_MASK_REG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00266"></a>00266 {
<a name="l00267"></a>00267     <span class="keywordflow">if</span> (!(
<a name="l00268"></a>00268           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00269"></a>00269         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DENCX_TC_ERROR_MASK_REG(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00270"></a>00270     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3481030ull) + ((offset) &amp; 1) * 32768;
<a name="l00271"></a>00271 }
<a name="l00272"></a>00272 <span class="preprocessor">#else</span>
<a name="l00273"></a><a class="code" href="cvmx-dencx-defs_8h.html#a84a790e212d2c3c68c66408615ef6b12">00273</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DENCX_TC_ERROR_MASK_REG(offset) (CVMX_ADD_IO_SEG(0x00011800B3481030ull) + ((offset) &amp; 1) * 32768)</span>
<a name="l00274"></a>00274 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00275"></a>00275 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00276"></a>00276 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-dencx-defs_8h.html#a53f793b2046540a6d007f35d7ce6162f">CVMX_DENCX_TC_ERROR_REG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00277"></a>00277 {
<a name="l00278"></a>00278     <span class="keywordflow">if</span> (!(
<a name="l00279"></a>00279           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00280"></a>00280         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DENCX_TC_ERROR_REG(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00281"></a>00281     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3481038ull) + ((offset) &amp; 1) * 32768;
<a name="l00282"></a>00282 }
<a name="l00283"></a>00283 <span class="preprocessor">#else</span>
<a name="l00284"></a><a class="code" href="cvmx-dencx-defs_8h.html#a53f793b2046540a6d007f35d7ce6162f">00284</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DENCX_TC_ERROR_REG(offset) (CVMX_ADD_IO_SEG(0x00011800B3481038ull) + ((offset) &amp; 1) * 32768)</span>
<a name="l00285"></a>00285 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00286"></a>00286 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00287"></a>00287 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-dencx-defs_8h.html#aabc8529b9a90dccbc9627fe5b1181ae2">CVMX_DENCX_TC_MAIN_RESET_REG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00288"></a>00288 {
<a name="l00289"></a>00289     <span class="keywordflow">if</span> (!(
<a name="l00290"></a>00290           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00291"></a>00291         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DENCX_TC_MAIN_RESET_REG(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00292"></a>00292     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3481000ull) + ((offset) &amp; 1) * 32768;
<a name="l00293"></a>00293 }
<a name="l00294"></a>00294 <span class="preprocessor">#else</span>
<a name="l00295"></a><a class="code" href="cvmx-dencx-defs_8h.html#aabc8529b9a90dccbc9627fe5b1181ae2">00295</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DENCX_TC_MAIN_RESET_REG(offset) (CVMX_ADD_IO_SEG(0x00011800B3481000ull) + ((offset) &amp; 1) * 32768)</span>
<a name="l00296"></a>00296 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00297"></a>00297 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00298"></a>00298 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-dencx-defs_8h.html#a7bfa5b1917be6ed91d9427dc5d03439c">CVMX_DENCX_TC_MAIN_START_REG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00299"></a>00299 {
<a name="l00300"></a>00300     <span class="keywordflow">if</span> (!(
<a name="l00301"></a>00301           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00302"></a>00302         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DENCX_TC_MAIN_START_REG(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00303"></a>00303     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3481008ull) + ((offset) &amp; 1) * 32768;
<a name="l00304"></a>00304 }
<a name="l00305"></a>00305 <span class="preprocessor">#else</span>
<a name="l00306"></a><a class="code" href="cvmx-dencx-defs_8h.html#a7bfa5b1917be6ed91d9427dc5d03439c">00306</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DENCX_TC_MAIN_START_REG(offset) (CVMX_ADD_IO_SEG(0x00011800B3481008ull) + ((offset) &amp; 1) * 32768)</span>
<a name="l00307"></a>00307 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00308"></a>00308 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00309"></a>00309 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-dencx-defs_8h.html#a100e6a7ab2754da19c1e62e4771343ea">CVMX_DENCX_TC_MON_REG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00310"></a>00310 {
<a name="l00311"></a>00311     <span class="keywordflow">if</span> (!(
<a name="l00312"></a>00312           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00313"></a>00313         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DENCX_TC_MON_REG(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00314"></a>00314     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3481300ull) + ((offset) &amp; 1) * 32768;
<a name="l00315"></a>00315 }
<a name="l00316"></a>00316 <span class="preprocessor">#else</span>
<a name="l00317"></a><a class="code" href="cvmx-dencx-defs_8h.html#a100e6a7ab2754da19c1e62e4771343ea">00317</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DENCX_TC_MON_REG(offset) (CVMX_ADD_IO_SEG(0x00011800B3481300ull) + ((offset) &amp; 1) * 32768)</span>
<a name="l00318"></a>00318 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00319"></a>00319 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00320"></a>00320 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-dencx-defs_8h.html#af735c862a1c28d3f3bdff1f090a9d566">CVMX_DENCX_TC_STATIC_EPDCCH_REGX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00321"></a>00321 {
<a name="l00322"></a>00322     <span class="keywordflow">if</span> (!(
<a name="l00323"></a>00323           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 65)) &amp;&amp; ((block_id &lt;= 1))))))
<a name="l00324"></a>00324         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DENCX_TC_STATIC_EPDCCH_REGX(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00325"></a>00325     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3481C00ull) + (((offset) &amp; 127) + ((block_id) &amp; 1) * 0x1000ull) * 8;
<a name="l00326"></a>00326 }
<a name="l00327"></a>00327 <span class="preprocessor">#else</span>
<a name="l00328"></a><a class="code" href="cvmx-dencx-defs_8h.html#af735c862a1c28d3f3bdff1f090a9d566">00328</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DENCX_TC_STATIC_EPDCCH_REGX(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800B3481C00ull) + (((offset) &amp; 127) + ((block_id) &amp; 1) * 0x1000ull) * 8)</span>
<a name="l00329"></a>00329 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00330"></a>00330 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00331"></a>00331 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-dencx-defs_8h.html#abb79d8fefffd0618e8bc711e284c6c6c">CVMX_DENCX_TC_STATIC_PDCCH_REGX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00332"></a>00332 {
<a name="l00333"></a>00333     <span class="keywordflow">if</span> (!(
<a name="l00334"></a>00334           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 8)) &amp;&amp; ((block_id &lt;= 1))))))
<a name="l00335"></a>00335         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DENCX_TC_STATIC_PDCCH_REGX(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00336"></a>00336     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3481800ull) + (((offset) &amp; 15) + ((block_id) &amp; 1) * 0x1000ull) * 8;
<a name="l00337"></a>00337 }
<a name="l00338"></a>00338 <span class="preprocessor">#else</span>
<a name="l00339"></a><a class="code" href="cvmx-dencx-defs_8h.html#abb79d8fefffd0618e8bc711e284c6c6c">00339</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DENCX_TC_STATIC_PDCCH_REGX(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800B3481800ull) + (((offset) &amp; 15) + ((block_id) &amp; 1) * 0x1000ull) * 8)</span>
<a name="l00340"></a>00340 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00341"></a>00341 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00342"></a>00342 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-dencx-defs_8h.html#a98d4829592c4b0e672762b01c7967db9">CVMX_DENCX_TC_STATUS0_REG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00343"></a>00343 {
<a name="l00344"></a>00344     <span class="keywordflow">if</span> (!(
<a name="l00345"></a>00345           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00346"></a>00346         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DENCX_TC_STATUS0_REG(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00347"></a>00347     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3481020ull) + ((offset) &amp; 1) * 32768;
<a name="l00348"></a>00348 }
<a name="l00349"></a>00349 <span class="preprocessor">#else</span>
<a name="l00350"></a><a class="code" href="cvmx-dencx-defs_8h.html#a98d4829592c4b0e672762b01c7967db9">00350</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DENCX_TC_STATUS0_REG(offset) (CVMX_ADD_IO_SEG(0x00011800B3481020ull) + ((offset) &amp; 1) * 32768)</span>
<a name="l00351"></a>00351 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00352"></a>00352 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00353"></a>00353 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-dencx-defs_8h.html#ad83a8f5b369d2fbec300553110e06e6c">CVMX_DENCX_TC_STATUS1_REG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00354"></a>00354 {
<a name="l00355"></a>00355     <span class="keywordflow">if</span> (!(
<a name="l00356"></a>00356           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00357"></a>00357         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DENCX_TC_STATUS1_REG(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00358"></a>00358     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3481028ull) + ((offset) &amp; 1) * 32768;
<a name="l00359"></a>00359 }
<a name="l00360"></a>00360 <span class="preprocessor">#else</span>
<a name="l00361"></a><a class="code" href="cvmx-dencx-defs_8h.html#ad83a8f5b369d2fbec300553110e06e6c">00361</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DENCX_TC_STATUS1_REG(offset) (CVMX_ADD_IO_SEG(0x00011800B3481028ull) + ((offset) &amp; 1) * 32768)</span>
<a name="l00362"></a>00362 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00363"></a>00363 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00364"></a>00364 <span class="comment">/**</span>
<a name="l00365"></a>00365 <span class="comment"> * cvmx_denc#_bist_status</span>
<a name="l00366"></a>00366 <span class="comment"> *</span>
<a name="l00367"></a>00367 <span class="comment"> * This register provides access to the internal BIST results.  Each bit is</span>
<a name="l00368"></a>00368 <span class="comment"> * the BIST result of an individual memory (per bit, 0 = pass and 1 = fail).</span>
<a name="l00369"></a>00369 <span class="comment"> */</span>
<a name="l00370"></a><a class="code" href="unioncvmx__dencx__bist__status.html">00370</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dencx__bist__status.html" title="cvmx_denc::_bist_status">cvmx_dencx_bist_status</a> {
<a name="l00371"></a><a class="code" href="unioncvmx__dencx__bist__status.html#a2ab9ed6b84d2c022281eb1b200f86d8e">00371</a>     uint64_t <a class="code" href="unioncvmx__dencx__bist__status.html#a2ab9ed6b84d2c022281eb1b200f86d8e">u64</a>;
<a name="l00372"></a><a class="code" href="structcvmx__dencx__bist__status_1_1cvmx__dencx__bist__status__s.html">00372</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dencx__bist__status_1_1cvmx__dencx__bist__status__s.html">cvmx_dencx_bist_status_s</a> {
<a name="l00373"></a>00373 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00374"></a>00374 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dencx__bist__status_1_1cvmx__dencx__bist__status__s.html#ad17a835f8c73103382415c9e427101f4">reserved_27_63</a>               : 37;
<a name="l00375"></a>00375     uint64_t <a class="code" href="structcvmx__dencx__bist__status_1_1cvmx__dencx__bist__status__s.html#af0d21e70d1d5e796b42ceff8748ab36f">bisr_status</a>                  : 27; <span class="comment">/**&lt; BIST status results. */</span>
<a name="l00376"></a>00376 <span class="preprocessor">#else</span>
<a name="l00377"></a><a class="code" href="structcvmx__dencx__bist__status_1_1cvmx__dencx__bist__status__s.html#af0d21e70d1d5e796b42ceff8748ab36f">00377</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dencx__bist__status_1_1cvmx__dencx__bist__status__s.html#af0d21e70d1d5e796b42ceff8748ab36f">bisr_status</a>                  : 27;
<a name="l00378"></a><a class="code" href="structcvmx__dencx__bist__status_1_1cvmx__dencx__bist__status__s.html#ad17a835f8c73103382415c9e427101f4">00378</a>     uint64_t <a class="code" href="structcvmx__dencx__bist__status_1_1cvmx__dencx__bist__status__s.html#ad17a835f8c73103382415c9e427101f4">reserved_27_63</a>               : 37;
<a name="l00379"></a>00379 <span class="preprocessor">#endif</span>
<a name="l00380"></a>00380 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dencx__bist__status.html#a7a38a64787051b28f2fdb5370935eb0a">s</a>;
<a name="l00381"></a><a class="code" href="unioncvmx__dencx__bist__status.html#a7904fcaaceb2d8f0ca90d34e1908d0c0">00381</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dencx__bist__status_1_1cvmx__dencx__bist__status__s.html">cvmx_dencx_bist_status_s</a>       <a class="code" href="unioncvmx__dencx__bist__status.html#a7904fcaaceb2d8f0ca90d34e1908d0c0">cnf75xx</a>;
<a name="l00382"></a>00382 };
<a name="l00383"></a><a class="code" href="cvmx-dencx-defs_8h.html#ac0293be4cb9af45f858520e13fb6325f">00383</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dencx__bist__status.html" title="cvmx_denc::_bist_status">cvmx_dencx_bist_status</a> <a class="code" href="unioncvmx__dencx__bist__status.html" title="cvmx_denc::_bist_status">cvmx_dencx_bist_status_t</a>;
<a name="l00384"></a>00384 <span class="comment"></span>
<a name="l00385"></a>00385 <span class="comment">/**</span>
<a name="l00386"></a>00386 <span class="comment"> * cvmx_denc#_control</span>
<a name="l00387"></a>00387 <span class="comment"> */</span>
<a name="l00388"></a><a class="code" href="unioncvmx__dencx__control.html">00388</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dencx__control.html" title="cvmx_denc::_control">cvmx_dencx_control</a> {
<a name="l00389"></a><a class="code" href="unioncvmx__dencx__control.html#aca1bf39601b7afdae39d43f2c62ef375">00389</a>     uint64_t <a class="code" href="unioncvmx__dencx__control.html#aca1bf39601b7afdae39d43f2c62ef375">u64</a>;
<a name="l00390"></a><a class="code" href="structcvmx__dencx__control_1_1cvmx__dencx__control__s.html">00390</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dencx__control_1_1cvmx__dencx__control__s.html">cvmx_dencx_control_s</a> {
<a name="l00391"></a>00391 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00392"></a>00392 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dencx__control_1_1cvmx__dencx__control__s.html#ad1b91e07e0c65c7a0db8bc6a604bc725">jobid2</a>                       : 16; <span class="comment">/**&lt; Job ID for slot 2. */</span>
<a name="l00393"></a>00393     uint64_t <a class="code" href="structcvmx__dencx__control_1_1cvmx__dencx__control__s.html#a44762449b1944bbd2e681874ec081b0c">jobid1</a>                       : 16; <span class="comment">/**&lt; Job ID for slot 1. */</span>
<a name="l00394"></a>00394     uint64_t <a class="code" href="structcvmx__dencx__control_1_1cvmx__dencx__control__s.html#ae571a00750505b2f9315c8d63e2112b2">jobid0</a>                       : 16; <span class="comment">/**&lt; Job ID for slot 0. */</span>
<a name="l00395"></a>00395     uint64_t <a class="code" href="structcvmx__dencx__control_1_1cvmx__dencx__control__s.html#af0316156714ceead10c7bc3aa86f0132">reserved_3_15</a>                : 13;
<a name="l00396"></a>00396     uint64_t <a class="code" href="structcvmx__dencx__control_1_1cvmx__dencx__control__s.html#a554e3bc2d7ffdeb65a1f0e9f531762d2">start2</a>                       : 1;  <span class="comment">/**&lt; Start processing job in slot 2. */</span>
<a name="l00397"></a>00397     uint64_t <a class="code" href="structcvmx__dencx__control_1_1cvmx__dencx__control__s.html#a8d80d4a130da258364750e7accda9dc3">start1</a>                       : 1;  <span class="comment">/**&lt; Start processing job in slot 1. */</span>
<a name="l00398"></a>00398     uint64_t <a class="code" href="structcvmx__dencx__control_1_1cvmx__dencx__control__s.html#af226fa613f65193044ce49094d0a68a1">start0</a>                       : 1;  <span class="comment">/**&lt; Start processing job in slot 0. */</span>
<a name="l00399"></a>00399 <span class="preprocessor">#else</span>
<a name="l00400"></a><a class="code" href="structcvmx__dencx__control_1_1cvmx__dencx__control__s.html#af226fa613f65193044ce49094d0a68a1">00400</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dencx__control_1_1cvmx__dencx__control__s.html#af226fa613f65193044ce49094d0a68a1">start0</a>                       : 1;
<a name="l00401"></a><a class="code" href="structcvmx__dencx__control_1_1cvmx__dencx__control__s.html#a8d80d4a130da258364750e7accda9dc3">00401</a>     uint64_t <a class="code" href="structcvmx__dencx__control_1_1cvmx__dencx__control__s.html#a8d80d4a130da258364750e7accda9dc3">start1</a>                       : 1;
<a name="l00402"></a><a class="code" href="structcvmx__dencx__control_1_1cvmx__dencx__control__s.html#a554e3bc2d7ffdeb65a1f0e9f531762d2">00402</a>     uint64_t <a class="code" href="structcvmx__dencx__control_1_1cvmx__dencx__control__s.html#a554e3bc2d7ffdeb65a1f0e9f531762d2">start2</a>                       : 1;
<a name="l00403"></a><a class="code" href="structcvmx__dencx__control_1_1cvmx__dencx__control__s.html#af0316156714ceead10c7bc3aa86f0132">00403</a>     uint64_t <a class="code" href="structcvmx__dencx__control_1_1cvmx__dencx__control__s.html#af0316156714ceead10c7bc3aa86f0132">reserved_3_15</a>                : 13;
<a name="l00404"></a><a class="code" href="structcvmx__dencx__control_1_1cvmx__dencx__control__s.html#ae571a00750505b2f9315c8d63e2112b2">00404</a>     uint64_t <a class="code" href="structcvmx__dencx__control_1_1cvmx__dencx__control__s.html#ae571a00750505b2f9315c8d63e2112b2">jobid0</a>                       : 16;
<a name="l00405"></a><a class="code" href="structcvmx__dencx__control_1_1cvmx__dencx__control__s.html#a44762449b1944bbd2e681874ec081b0c">00405</a>     uint64_t <a class="code" href="structcvmx__dencx__control_1_1cvmx__dencx__control__s.html#a44762449b1944bbd2e681874ec081b0c">jobid1</a>                       : 16;
<a name="l00406"></a><a class="code" href="structcvmx__dencx__control_1_1cvmx__dencx__control__s.html#ad1b91e07e0c65c7a0db8bc6a604bc725">00406</a>     uint64_t <a class="code" href="structcvmx__dencx__control_1_1cvmx__dencx__control__s.html#ad1b91e07e0c65c7a0db8bc6a604bc725">jobid2</a>                       : 16;
<a name="l00407"></a>00407 <span class="preprocessor">#endif</span>
<a name="l00408"></a>00408 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dencx__control.html#a64115b8dd35a20d355c043a381c3bd79">s</a>;
<a name="l00409"></a><a class="code" href="unioncvmx__dencx__control.html#aab3d8b5467ae526d549330da9ef87648">00409</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dencx__control_1_1cvmx__dencx__control__s.html">cvmx_dencx_control_s</a>           <a class="code" href="unioncvmx__dencx__control.html#aab3d8b5467ae526d549330da9ef87648">cnf75xx</a>;
<a name="l00410"></a>00410 };
<a name="l00411"></a><a class="code" href="cvmx-dencx-defs_8h.html#a31edde3df6d83755bbe6cd83607a0dd0">00411</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dencx__control.html" title="cvmx_denc::_control">cvmx_dencx_control</a> <a class="code" href="unioncvmx__dencx__control.html" title="cvmx_denc::_control">cvmx_dencx_control_t</a>;
<a name="l00412"></a>00412 <span class="comment"></span>
<a name="l00413"></a>00413 <span class="comment">/**</span>
<a name="l00414"></a>00414 <span class="comment"> * cvmx_denc#_ecc_control</span>
<a name="l00415"></a>00415 <span class="comment"> */</span>
<a name="l00416"></a><a class="code" href="unioncvmx__dencx__ecc__control.html">00416</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dencx__ecc__control.html" title="cvmx_denc::_ecc_control">cvmx_dencx_ecc_control</a> {
<a name="l00417"></a><a class="code" href="unioncvmx__dencx__ecc__control.html#aa96f4816a438cf7a313b92580c0797ab">00417</a>     uint64_t <a class="code" href="unioncvmx__dencx__ecc__control.html#aa96f4816a438cf7a313b92580c0797ab">u64</a>;
<a name="l00418"></a><a class="code" href="structcvmx__dencx__ecc__control_1_1cvmx__dencx__ecc__control__s.html">00418</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dencx__ecc__control_1_1cvmx__dencx__ecc__control__s.html">cvmx_dencx_ecc_control_s</a> {
<a name="l00419"></a>00419 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00420"></a>00420 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dencx__ecc__control_1_1cvmx__dencx__ecc__control__s.html#aa9bd450a9032b6b4cf2a7a27fcde3d6d">reserved_35_63</a>               : 29;
<a name="l00421"></a>00421     uint64_t <a class="code" href="structcvmx__dencx__ecc__control_1_1cvmx__dencx__ecc__control__s.html#acb6647852aa78968767cfa7d92acd565">flip_bit2</a>                    : 3;  <span class="comment">/**&lt; This bit flips a second bit of syndrome of the write port paths to the respective RAM. */</span>
<a name="l00422"></a>00422     uint64_t <a class="code" href="structcvmx__dencx__ecc__control_1_1cvmx__dencx__ecc__control__s.html#aaef3ce86d1d03ce6e730eb29859a11df">reserved_19_31</a>               : 13;
<a name="l00423"></a>00423     uint64_t <a class="code" href="structcvmx__dencx__ecc__control_1_1cvmx__dencx__ecc__control__s.html#a631263e38251f7b360f9300b01c6a3f6">flip_bit1</a>                    : 3;  <span class="comment">/**&lt; This bit flips the first bit of syndrome of the write port paths to the respective RAM. */</span>
<a name="l00424"></a>00424     uint64_t <a class="code" href="structcvmx__dencx__ecc__control_1_1cvmx__dencx__ecc__control__s.html#a42a8873238d9cf7342bcdc026603df7c">reserved_3_15</a>                : 13;
<a name="l00425"></a>00425     uint64_t <a class="code" href="structcvmx__dencx__ecc__control_1_1cvmx__dencx__ecc__control__s.html#aedc47152a1db65d439e1ad0f02650d9f">jcfg2_cor_dis</a>                : 1;  <span class="comment">/**&lt; This bit disables SBE correction of the job configuration 2 RAMs. */</span>
<a name="l00426"></a>00426     uint64_t <a class="code" href="structcvmx__dencx__ecc__control_1_1cvmx__dencx__ecc__control__s.html#aa10af9d237cb03b89ab156c535ab435f">jcfg1_cor_dis</a>                : 1;  <span class="comment">/**&lt; This bit disables SBE correction of the job configuration 1 RAMs. */</span>
<a name="l00427"></a>00427     uint64_t <a class="code" href="structcvmx__dencx__ecc__control_1_1cvmx__dencx__ecc__control__s.html#aa6a871d3f33161a2f57654b6ea89dbf9">jcfg0_cor_dis</a>                : 1;  <span class="comment">/**&lt; This bit disables SBE correction of the job configuration 0 RAMs. */</span>
<a name="l00428"></a>00428 <span class="preprocessor">#else</span>
<a name="l00429"></a><a class="code" href="structcvmx__dencx__ecc__control_1_1cvmx__dencx__ecc__control__s.html#aa6a871d3f33161a2f57654b6ea89dbf9">00429</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dencx__ecc__control_1_1cvmx__dencx__ecc__control__s.html#aa6a871d3f33161a2f57654b6ea89dbf9">jcfg0_cor_dis</a>                : 1;
<a name="l00430"></a><a class="code" href="structcvmx__dencx__ecc__control_1_1cvmx__dencx__ecc__control__s.html#aa10af9d237cb03b89ab156c535ab435f">00430</a>     uint64_t <a class="code" href="structcvmx__dencx__ecc__control_1_1cvmx__dencx__ecc__control__s.html#aa10af9d237cb03b89ab156c535ab435f">jcfg1_cor_dis</a>                : 1;
<a name="l00431"></a><a class="code" href="structcvmx__dencx__ecc__control_1_1cvmx__dencx__ecc__control__s.html#aedc47152a1db65d439e1ad0f02650d9f">00431</a>     uint64_t <a class="code" href="structcvmx__dencx__ecc__control_1_1cvmx__dencx__ecc__control__s.html#aedc47152a1db65d439e1ad0f02650d9f">jcfg2_cor_dis</a>                : 1;
<a name="l00432"></a><a class="code" href="structcvmx__dencx__ecc__control_1_1cvmx__dencx__ecc__control__s.html#a42a8873238d9cf7342bcdc026603df7c">00432</a>     uint64_t <a class="code" href="structcvmx__dencx__ecc__control_1_1cvmx__dencx__ecc__control__s.html#a42a8873238d9cf7342bcdc026603df7c">reserved_3_15</a>                : 13;
<a name="l00433"></a><a class="code" href="structcvmx__dencx__ecc__control_1_1cvmx__dencx__ecc__control__s.html#a631263e38251f7b360f9300b01c6a3f6">00433</a>     uint64_t <a class="code" href="structcvmx__dencx__ecc__control_1_1cvmx__dencx__ecc__control__s.html#a631263e38251f7b360f9300b01c6a3f6">flip_bit1</a>                    : 3;
<a name="l00434"></a><a class="code" href="structcvmx__dencx__ecc__control_1_1cvmx__dencx__ecc__control__s.html#aaef3ce86d1d03ce6e730eb29859a11df">00434</a>     uint64_t <a class="code" href="structcvmx__dencx__ecc__control_1_1cvmx__dencx__ecc__control__s.html#aaef3ce86d1d03ce6e730eb29859a11df">reserved_19_31</a>               : 13;
<a name="l00435"></a><a class="code" href="structcvmx__dencx__ecc__control_1_1cvmx__dencx__ecc__control__s.html#acb6647852aa78968767cfa7d92acd565">00435</a>     uint64_t <a class="code" href="structcvmx__dencx__ecc__control_1_1cvmx__dencx__ecc__control__s.html#acb6647852aa78968767cfa7d92acd565">flip_bit2</a>                    : 3;
<a name="l00436"></a><a class="code" href="structcvmx__dencx__ecc__control_1_1cvmx__dencx__ecc__control__s.html#aa9bd450a9032b6b4cf2a7a27fcde3d6d">00436</a>     uint64_t <a class="code" href="structcvmx__dencx__ecc__control_1_1cvmx__dencx__ecc__control__s.html#aa9bd450a9032b6b4cf2a7a27fcde3d6d">reserved_35_63</a>               : 29;
<a name="l00437"></a>00437 <span class="preprocessor">#endif</span>
<a name="l00438"></a>00438 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dencx__ecc__control.html#a8f502ea7b84c98e5d7cece73419b74b3">s</a>;
<a name="l00439"></a><a class="code" href="unioncvmx__dencx__ecc__control.html#a2c04520a3fe0393d26475447359509d3">00439</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dencx__ecc__control_1_1cvmx__dencx__ecc__control__s.html">cvmx_dencx_ecc_control_s</a>       <a class="code" href="unioncvmx__dencx__ecc__control.html#a2c04520a3fe0393d26475447359509d3">cnf75xx</a>;
<a name="l00440"></a>00440 };
<a name="l00441"></a><a class="code" href="cvmx-dencx-defs_8h.html#a02e241ff93aef3091b745b347805b8b6">00441</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dencx__ecc__control.html" title="cvmx_denc::_ecc_control">cvmx_dencx_ecc_control</a> <a class="code" href="unioncvmx__dencx__ecc__control.html" title="cvmx_denc::_ecc_control">cvmx_dencx_ecc_control_t</a>;
<a name="l00442"></a>00442 <span class="comment"></span>
<a name="l00443"></a>00443 <span class="comment">/**</span>
<a name="l00444"></a>00444 <span class="comment"> * cvmx_denc#_eco</span>
<a name="l00445"></a>00445 <span class="comment"> */</span>
<a name="l00446"></a><a class="code" href="unioncvmx__dencx__eco.html">00446</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dencx__eco.html" title="cvmx_denc::_eco">cvmx_dencx_eco</a> {
<a name="l00447"></a><a class="code" href="unioncvmx__dencx__eco.html#a963f63002f99004e0b037984bf54dbe7">00447</a>     uint64_t <a class="code" href="unioncvmx__dencx__eco.html#a963f63002f99004e0b037984bf54dbe7">u64</a>;
<a name="l00448"></a><a class="code" href="structcvmx__dencx__eco_1_1cvmx__dencx__eco__s.html">00448</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dencx__eco_1_1cvmx__dencx__eco__s.html">cvmx_dencx_eco_s</a> {
<a name="l00449"></a>00449 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00450"></a>00450 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dencx__eco_1_1cvmx__dencx__eco__s.html#a8c020e5dfbaa26eb8fb5e65cf73ef77b">reserved_32_63</a>               : 32;
<a name="l00451"></a>00451     uint64_t <a class="code" href="structcvmx__dencx__eco_1_1cvmx__dencx__eco__s.html#a41a54b1a6428a468e19f2ee4984bb9e2">eco_rw</a>                       : 32; <span class="comment">/**&lt; N/A */</span>
<a name="l00452"></a>00452 <span class="preprocessor">#else</span>
<a name="l00453"></a><a class="code" href="structcvmx__dencx__eco_1_1cvmx__dencx__eco__s.html#a41a54b1a6428a468e19f2ee4984bb9e2">00453</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dencx__eco_1_1cvmx__dencx__eco__s.html#a41a54b1a6428a468e19f2ee4984bb9e2">eco_rw</a>                       : 32;
<a name="l00454"></a><a class="code" href="structcvmx__dencx__eco_1_1cvmx__dencx__eco__s.html#a8c020e5dfbaa26eb8fb5e65cf73ef77b">00454</a>     uint64_t <a class="code" href="structcvmx__dencx__eco_1_1cvmx__dencx__eco__s.html#a8c020e5dfbaa26eb8fb5e65cf73ef77b">reserved_32_63</a>               : 32;
<a name="l00455"></a>00455 <span class="preprocessor">#endif</span>
<a name="l00456"></a>00456 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dencx__eco.html#a8f8a0bbb3fa444d340c0723b820e40ed">s</a>;
<a name="l00457"></a><a class="code" href="unioncvmx__dencx__eco.html#a94455cc53c940ca79ff778b271e42b97">00457</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dencx__eco_1_1cvmx__dencx__eco__s.html">cvmx_dencx_eco_s</a>               <a class="code" href="unioncvmx__dencx__eco.html#a94455cc53c940ca79ff778b271e42b97">cnf75xx</a>;
<a name="l00458"></a>00458 };
<a name="l00459"></a><a class="code" href="cvmx-dencx-defs_8h.html#a8783e75276dff8607fe307e6245ad4b0">00459</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dencx__eco.html" title="cvmx_denc::_eco">cvmx_dencx_eco</a> <a class="code" href="unioncvmx__dencx__eco.html" title="cvmx_denc::_eco">cvmx_dencx_eco_t</a>;
<a name="l00460"></a>00460 <span class="comment"></span>
<a name="l00461"></a>00461 <span class="comment">/**</span>
<a name="l00462"></a>00462 <span class="comment"> * cvmx_denc#_error_enable0</span>
<a name="l00463"></a>00463 <span class="comment"> *</span>
<a name="l00464"></a>00464 <span class="comment"> * This register enables error reporting for read overflow/underflow errors.</span>
<a name="l00465"></a>00465 <span class="comment"> *</span>
<a name="l00466"></a>00466 <span class="comment"> */</span>
<a name="l00467"></a><a class="code" href="unioncvmx__dencx__error__enable0.html">00467</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dencx__error__enable0.html" title="cvmx_denc::_error_enable0">cvmx_dencx_error_enable0</a> {
<a name="l00468"></a><a class="code" href="unioncvmx__dencx__error__enable0.html#aa7af093ac98e0c9d6bfc837ac3a30ef6">00468</a>     uint64_t <a class="code" href="unioncvmx__dencx__error__enable0.html#aa7af093ac98e0c9d6bfc837ac3a30ef6">u64</a>;
<a name="l00469"></a><a class="code" href="structcvmx__dencx__error__enable0_1_1cvmx__dencx__error__enable0__s.html">00469</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dencx__error__enable0_1_1cvmx__dencx__error__enable0__s.html">cvmx_dencx_error_enable0_s</a> {
<a name="l00470"></a>00470 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00471"></a>00471 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dencx__error__enable0_1_1cvmx__dencx__error__enable0__s.html#a92b451fa39f3d15168b46ba401f2c914">reserved_5_63</a>                : 59;
<a name="l00472"></a>00472     uint64_t <a class="code" href="structcvmx__dencx__error__enable0_1_1cvmx__dencx__error__enable0__s.html#a6b346057215972a757d96b4f7f6c064c">rp0_of_en</a>                    : 1;  <span class="comment">/**&lt; Read port 0 overflow enable. */</span>
<a name="l00473"></a>00473     uint64_t <a class="code" href="structcvmx__dencx__error__enable0_1_1cvmx__dencx__error__enable0__s.html#a3733b9c1cb1c9ad8da507cfb4d5aa1f1">reserved_1_3</a>                 : 3;
<a name="l00474"></a>00474     uint64_t <a class="code" href="structcvmx__dencx__error__enable0_1_1cvmx__dencx__error__enable0__s.html#ac76968886c01fab0b5f5a5222381d5f9">rp0_uf_en</a>                    : 1;  <span class="comment">/**&lt; Read Port 0 underflow enable. */</span>
<a name="l00475"></a>00475 <span class="preprocessor">#else</span>
<a name="l00476"></a><a class="code" href="structcvmx__dencx__error__enable0_1_1cvmx__dencx__error__enable0__s.html#ac76968886c01fab0b5f5a5222381d5f9">00476</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dencx__error__enable0_1_1cvmx__dencx__error__enable0__s.html#ac76968886c01fab0b5f5a5222381d5f9">rp0_uf_en</a>                    : 1;
<a name="l00477"></a><a class="code" href="structcvmx__dencx__error__enable0_1_1cvmx__dencx__error__enable0__s.html#a3733b9c1cb1c9ad8da507cfb4d5aa1f1">00477</a>     uint64_t <a class="code" href="structcvmx__dencx__error__enable0_1_1cvmx__dencx__error__enable0__s.html#a3733b9c1cb1c9ad8da507cfb4d5aa1f1">reserved_1_3</a>                 : 3;
<a name="l00478"></a><a class="code" href="structcvmx__dencx__error__enable0_1_1cvmx__dencx__error__enable0__s.html#a6b346057215972a757d96b4f7f6c064c">00478</a>     uint64_t <a class="code" href="structcvmx__dencx__error__enable0_1_1cvmx__dencx__error__enable0__s.html#a6b346057215972a757d96b4f7f6c064c">rp0_of_en</a>                    : 1;
<a name="l00479"></a><a class="code" href="structcvmx__dencx__error__enable0_1_1cvmx__dencx__error__enable0__s.html#a92b451fa39f3d15168b46ba401f2c914">00479</a>     uint64_t <a class="code" href="structcvmx__dencx__error__enable0_1_1cvmx__dencx__error__enable0__s.html#a92b451fa39f3d15168b46ba401f2c914">reserved_5_63</a>                : 59;
<a name="l00480"></a>00480 <span class="preprocessor">#endif</span>
<a name="l00481"></a>00481 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dencx__error__enable0.html#ab07fb4688ad1ecc9bbd82388f9595ea9">s</a>;
<a name="l00482"></a><a class="code" href="unioncvmx__dencx__error__enable0.html#a8e99dfad2e41013575d1ed1e458b4620">00482</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dencx__error__enable0_1_1cvmx__dencx__error__enable0__s.html">cvmx_dencx_error_enable0_s</a>     <a class="code" href="unioncvmx__dencx__error__enable0.html#a8e99dfad2e41013575d1ed1e458b4620">cnf75xx</a>;
<a name="l00483"></a>00483 };
<a name="l00484"></a><a class="code" href="cvmx-dencx-defs_8h.html#ad507691aa89e206c8640dde174dae598">00484</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dencx__error__enable0.html" title="cvmx_denc::_error_enable0">cvmx_dencx_error_enable0</a> <a class="code" href="unioncvmx__dencx__error__enable0.html" title="cvmx_denc::_error_enable0">cvmx_dencx_error_enable0_t</a>;
<a name="l00485"></a>00485 <span class="comment"></span>
<a name="l00486"></a>00486 <span class="comment">/**</span>
<a name="l00487"></a>00487 <span class="comment"> * cvmx_denc#_error_enable1</span>
<a name="l00488"></a>00488 <span class="comment"> *</span>
<a name="l00489"></a>00489 <span class="comment"> * This register enables error reporting for ECC errors.</span>
<a name="l00490"></a>00490 <span class="comment"> *</span>
<a name="l00491"></a>00491 <span class="comment"> */</span>
<a name="l00492"></a><a class="code" href="unioncvmx__dencx__error__enable1.html">00492</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dencx__error__enable1.html" title="cvmx_denc::_error_enable1">cvmx_dencx_error_enable1</a> {
<a name="l00493"></a><a class="code" href="unioncvmx__dencx__error__enable1.html#ada7edad5071e2d42593f5a16dd4fd9c8">00493</a>     uint64_t <a class="code" href="unioncvmx__dencx__error__enable1.html#ada7edad5071e2d42593f5a16dd4fd9c8">u64</a>;
<a name="l00494"></a><a class="code" href="structcvmx__dencx__error__enable1_1_1cvmx__dencx__error__enable1__s.html">00494</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dencx__error__enable1_1_1cvmx__dencx__error__enable1__s.html">cvmx_dencx_error_enable1_s</a> {
<a name="l00495"></a>00495 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00496"></a>00496 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dencx__error__enable1_1_1cvmx__dencx__error__enable1__s.html#a3ee1a7bf73038c636ba20f01eb1114f5">reserved_7_63</a>                : 57;
<a name="l00497"></a>00497     uint64_t <a class="code" href="structcvmx__dencx__error__enable1_1_1cvmx__dencx__error__enable1__s.html#afb0f74f119bf3fc524e714df184c72c7">jcfg2_ded_ecc</a>                : 1;  <span class="comment">/**&lt; Job configuration 2 double-bit ECC error enable. */</span>
<a name="l00498"></a>00498     uint64_t <a class="code" href="structcvmx__dencx__error__enable1_1_1cvmx__dencx__error__enable1__s.html#ae034ca9207948ff41e7a7b08cf43d17e">jcfg1_ded_ecc</a>                : 1;  <span class="comment">/**&lt; Job configuration 1 double-bit ECC error enable. */</span>
<a name="l00499"></a>00499     uint64_t <a class="code" href="structcvmx__dencx__error__enable1_1_1cvmx__dencx__error__enable1__s.html#a730d9be334983384dce73540291c3ef3">jcfg0_ded_ecc</a>                : 1;  <span class="comment">/**&lt; Job configuration 0 double-bit ECC error enable. */</span>
<a name="l00500"></a>00500     uint64_t <a class="code" href="structcvmx__dencx__error__enable1_1_1cvmx__dencx__error__enable1__s.html#a8d377587a9344ccf54754739a0d45ad4">reserved_3_3</a>                 : 1;
<a name="l00501"></a>00501     uint64_t <a class="code" href="structcvmx__dencx__error__enable1_1_1cvmx__dencx__error__enable1__s.html#aa6a5ea59227a2b635eb479b328915ccf">jcfg2_sec_ecc</a>                : 1;  <span class="comment">/**&lt; Job configuration 2 single-bit ECC error enable. */</span>
<a name="l00502"></a>00502     uint64_t <a class="code" href="structcvmx__dencx__error__enable1_1_1cvmx__dencx__error__enable1__s.html#a1b53fd97c8a8968f663c9373f5620784">jcfg1_sec_ecc</a>                : 1;  <span class="comment">/**&lt; Job configuration 1 single-bit ECC error enable. */</span>
<a name="l00503"></a>00503     uint64_t <a class="code" href="structcvmx__dencx__error__enable1_1_1cvmx__dencx__error__enable1__s.html#a03b40022a2531ed8474368cc480d86dc">jcfg0_sec_ecc</a>                : 1;  <span class="comment">/**&lt; Job configuration 0 single-bit ECC error enable. */</span>
<a name="l00504"></a>00504 <span class="preprocessor">#else</span>
<a name="l00505"></a><a class="code" href="structcvmx__dencx__error__enable1_1_1cvmx__dencx__error__enable1__s.html#a03b40022a2531ed8474368cc480d86dc">00505</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dencx__error__enable1_1_1cvmx__dencx__error__enable1__s.html#a03b40022a2531ed8474368cc480d86dc">jcfg0_sec_ecc</a>                : 1;
<a name="l00506"></a><a class="code" href="structcvmx__dencx__error__enable1_1_1cvmx__dencx__error__enable1__s.html#a1b53fd97c8a8968f663c9373f5620784">00506</a>     uint64_t <a class="code" href="structcvmx__dencx__error__enable1_1_1cvmx__dencx__error__enable1__s.html#a1b53fd97c8a8968f663c9373f5620784">jcfg1_sec_ecc</a>                : 1;
<a name="l00507"></a><a class="code" href="structcvmx__dencx__error__enable1_1_1cvmx__dencx__error__enable1__s.html#aa6a5ea59227a2b635eb479b328915ccf">00507</a>     uint64_t <a class="code" href="structcvmx__dencx__error__enable1_1_1cvmx__dencx__error__enable1__s.html#aa6a5ea59227a2b635eb479b328915ccf">jcfg2_sec_ecc</a>                : 1;
<a name="l00508"></a><a class="code" href="structcvmx__dencx__error__enable1_1_1cvmx__dencx__error__enable1__s.html#a8d377587a9344ccf54754739a0d45ad4">00508</a>     uint64_t <a class="code" href="structcvmx__dencx__error__enable1_1_1cvmx__dencx__error__enable1__s.html#a8d377587a9344ccf54754739a0d45ad4">reserved_3_3</a>                 : 1;
<a name="l00509"></a><a class="code" href="structcvmx__dencx__error__enable1_1_1cvmx__dencx__error__enable1__s.html#a730d9be334983384dce73540291c3ef3">00509</a>     uint64_t <a class="code" href="structcvmx__dencx__error__enable1_1_1cvmx__dencx__error__enable1__s.html#a730d9be334983384dce73540291c3ef3">jcfg0_ded_ecc</a>                : 1;
<a name="l00510"></a><a class="code" href="structcvmx__dencx__error__enable1_1_1cvmx__dencx__error__enable1__s.html#ae034ca9207948ff41e7a7b08cf43d17e">00510</a>     uint64_t <a class="code" href="structcvmx__dencx__error__enable1_1_1cvmx__dencx__error__enable1__s.html#ae034ca9207948ff41e7a7b08cf43d17e">jcfg1_ded_ecc</a>                : 1;
<a name="l00511"></a><a class="code" href="structcvmx__dencx__error__enable1_1_1cvmx__dencx__error__enable1__s.html#afb0f74f119bf3fc524e714df184c72c7">00511</a>     uint64_t <a class="code" href="structcvmx__dencx__error__enable1_1_1cvmx__dencx__error__enable1__s.html#afb0f74f119bf3fc524e714df184c72c7">jcfg2_ded_ecc</a>                : 1;
<a name="l00512"></a><a class="code" href="structcvmx__dencx__error__enable1_1_1cvmx__dencx__error__enable1__s.html#a3ee1a7bf73038c636ba20f01eb1114f5">00512</a>     uint64_t <a class="code" href="structcvmx__dencx__error__enable1_1_1cvmx__dencx__error__enable1__s.html#a3ee1a7bf73038c636ba20f01eb1114f5">reserved_7_63</a>                : 57;
<a name="l00513"></a>00513 <span class="preprocessor">#endif</span>
<a name="l00514"></a>00514 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dencx__error__enable1.html#ad29c3bf528b4b404846eb6a2fb3449dc">s</a>;
<a name="l00515"></a><a class="code" href="unioncvmx__dencx__error__enable1.html#ad77c770ab0bc4033c13c5f0b1304969e">00515</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dencx__error__enable1_1_1cvmx__dencx__error__enable1__s.html">cvmx_dencx_error_enable1_s</a>     <a class="code" href="unioncvmx__dencx__error__enable1.html#ad77c770ab0bc4033c13c5f0b1304969e">cnf75xx</a>;
<a name="l00516"></a>00516 };
<a name="l00517"></a><a class="code" href="cvmx-dencx-defs_8h.html#ac3b58bfcf4a8a781b06e98e9a152fb54">00517</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dencx__error__enable1.html" title="cvmx_denc::_error_enable1">cvmx_dencx_error_enable1</a> <a class="code" href="unioncvmx__dencx__error__enable1.html" title="cvmx_denc::_error_enable1">cvmx_dencx_error_enable1_t</a>;
<a name="l00518"></a>00518 <span class="comment"></span>
<a name="l00519"></a>00519 <span class="comment">/**</span>
<a name="l00520"></a>00520 <span class="comment"> * cvmx_denc#_error_source0</span>
<a name="l00521"></a>00521 <span class="comment"> *</span>
<a name="l00522"></a>00522 <span class="comment"> * This register indicates the source of read overflow/underflow errors.</span>
<a name="l00523"></a>00523 <span class="comment"> *</span>
<a name="l00524"></a>00524 <span class="comment"> */</span>
<a name="l00525"></a><a class="code" href="unioncvmx__dencx__error__source0.html">00525</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dencx__error__source0.html" title="cvmx_denc::_error_source0">cvmx_dencx_error_source0</a> {
<a name="l00526"></a><a class="code" href="unioncvmx__dencx__error__source0.html#a1e6cc6e942912ee31b98576d921054aa">00526</a>     uint64_t <a class="code" href="unioncvmx__dencx__error__source0.html#a1e6cc6e942912ee31b98576d921054aa">u64</a>;
<a name="l00527"></a><a class="code" href="structcvmx__dencx__error__source0_1_1cvmx__dencx__error__source0__s.html">00527</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dencx__error__source0_1_1cvmx__dencx__error__source0__s.html">cvmx_dencx_error_source0_s</a> {
<a name="l00528"></a>00528 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00529"></a>00529 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dencx__error__source0_1_1cvmx__dencx__error__source0__s.html#a74f57b8f907dd11103c1a599e12c743d">reserved_32_63</a>               : 32;
<a name="l00530"></a>00530     uint64_t <a class="code" href="structcvmx__dencx__error__source0_1_1cvmx__dencx__error__source0__s.html#a791a75b2d11aae998f5e97758acb754d">rp0_jid</a>                      : 16; <span class="comment">/**&lt; Job ID of the job which reported the overflow/underflow error on read</span>
<a name="l00531"></a>00531 <span class="comment">                                                         port 1. */</span>
<a name="l00532"></a>00532     uint64_t <a class="code" href="structcvmx__dencx__error__source0_1_1cvmx__dencx__error__source0__s.html#abf2840058a325f3376584ae5232d924c">reserved_5_15</a>                : 11;
<a name="l00533"></a>00533     uint64_t <a class="code" href="structcvmx__dencx__error__source0_1_1cvmx__dencx__error__source0__s.html#a49839befddb7065104453a7d5339471c">rp0_of</a>                       : 1;  <span class="comment">/**&lt; Read port 0 overflow. */</span>
<a name="l00534"></a>00534     uint64_t <a class="code" href="structcvmx__dencx__error__source0_1_1cvmx__dencx__error__source0__s.html#acc03eff5ffa49659c0968314ab9f1c1b">reserved_1_3</a>                 : 3;
<a name="l00535"></a>00535     uint64_t <a class="code" href="structcvmx__dencx__error__source0_1_1cvmx__dencx__error__source0__s.html#ac897b267be5414480a782593ef907ae4">rp0_uf</a>                       : 1;  <span class="comment">/**&lt; Read port 0 underflow. */</span>
<a name="l00536"></a>00536 <span class="preprocessor">#else</span>
<a name="l00537"></a><a class="code" href="structcvmx__dencx__error__source0_1_1cvmx__dencx__error__source0__s.html#ac897b267be5414480a782593ef907ae4">00537</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dencx__error__source0_1_1cvmx__dencx__error__source0__s.html#ac897b267be5414480a782593ef907ae4">rp0_uf</a>                       : 1;
<a name="l00538"></a><a class="code" href="structcvmx__dencx__error__source0_1_1cvmx__dencx__error__source0__s.html#acc03eff5ffa49659c0968314ab9f1c1b">00538</a>     uint64_t <a class="code" href="structcvmx__dencx__error__source0_1_1cvmx__dencx__error__source0__s.html#acc03eff5ffa49659c0968314ab9f1c1b">reserved_1_3</a>                 : 3;
<a name="l00539"></a><a class="code" href="structcvmx__dencx__error__source0_1_1cvmx__dencx__error__source0__s.html#a49839befddb7065104453a7d5339471c">00539</a>     uint64_t <a class="code" href="structcvmx__dencx__error__source0_1_1cvmx__dencx__error__source0__s.html#a49839befddb7065104453a7d5339471c">rp0_of</a>                       : 1;
<a name="l00540"></a><a class="code" href="structcvmx__dencx__error__source0_1_1cvmx__dencx__error__source0__s.html#abf2840058a325f3376584ae5232d924c">00540</a>     uint64_t <a class="code" href="structcvmx__dencx__error__source0_1_1cvmx__dencx__error__source0__s.html#abf2840058a325f3376584ae5232d924c">reserved_5_15</a>                : 11;
<a name="l00541"></a><a class="code" href="structcvmx__dencx__error__source0_1_1cvmx__dencx__error__source0__s.html#a791a75b2d11aae998f5e97758acb754d">00541</a>     uint64_t <a class="code" href="structcvmx__dencx__error__source0_1_1cvmx__dencx__error__source0__s.html#a791a75b2d11aae998f5e97758acb754d">rp0_jid</a>                      : 16;
<a name="l00542"></a><a class="code" href="structcvmx__dencx__error__source0_1_1cvmx__dencx__error__source0__s.html#a74f57b8f907dd11103c1a599e12c743d">00542</a>     uint64_t <a class="code" href="structcvmx__dencx__error__source0_1_1cvmx__dencx__error__source0__s.html#a74f57b8f907dd11103c1a599e12c743d">reserved_32_63</a>               : 32;
<a name="l00543"></a>00543 <span class="preprocessor">#endif</span>
<a name="l00544"></a>00544 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dencx__error__source0.html#a919930eec0b2e80fec2619996e257d56">s</a>;
<a name="l00545"></a><a class="code" href="unioncvmx__dencx__error__source0.html#a4fb34514899879b47dd4454e96c76b45">00545</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dencx__error__source0_1_1cvmx__dencx__error__source0__s.html">cvmx_dencx_error_source0_s</a>     <a class="code" href="unioncvmx__dencx__error__source0.html#a4fb34514899879b47dd4454e96c76b45">cnf75xx</a>;
<a name="l00546"></a>00546 };
<a name="l00547"></a><a class="code" href="cvmx-dencx-defs_8h.html#a3704a51db0895f2e7ce14e0de2a81d9d">00547</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dencx__error__source0.html" title="cvmx_denc::_error_source0">cvmx_dencx_error_source0</a> <a class="code" href="unioncvmx__dencx__error__source0.html" title="cvmx_denc::_error_source0">cvmx_dencx_error_source0_t</a>;
<a name="l00548"></a>00548 <span class="comment"></span>
<a name="l00549"></a>00549 <span class="comment">/**</span>
<a name="l00550"></a>00550 <span class="comment"> * cvmx_denc#_error_source1</span>
<a name="l00551"></a>00551 <span class="comment"> *</span>
<a name="l00552"></a>00552 <span class="comment"> * This register reports the source of ECC errors.</span>
<a name="l00553"></a>00553 <span class="comment"> *</span>
<a name="l00554"></a>00554 <span class="comment"> */</span>
<a name="l00555"></a><a class="code" href="unioncvmx__dencx__error__source1.html">00555</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dencx__error__source1.html" title="cvmx_denc::_error_source1">cvmx_dencx_error_source1</a> {
<a name="l00556"></a><a class="code" href="unioncvmx__dencx__error__source1.html#ad6067de8058f048e75bdb802cb6deb61">00556</a>     uint64_t <a class="code" href="unioncvmx__dencx__error__source1.html#ad6067de8058f048e75bdb802cb6deb61">u64</a>;
<a name="l00557"></a><a class="code" href="structcvmx__dencx__error__source1_1_1cvmx__dencx__error__source1__s.html">00557</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dencx__error__source1_1_1cvmx__dencx__error__source1__s.html">cvmx_dencx_error_source1_s</a> {
<a name="l00558"></a>00558 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00559"></a>00559 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dencx__error__source1_1_1cvmx__dencx__error__source1__s.html#a355478ff168c1faf47fa0814fe22986a">reserved_7_63</a>                : 57;
<a name="l00560"></a>00560     uint64_t <a class="code" href="structcvmx__dencx__error__source1_1_1cvmx__dencx__error__source1__s.html#a4e47311606ae63b2c893d475831eff96">jcfg2_ded_ecc</a>                : 1;  <span class="comment">/**&lt; Job configuration 2 double-bit error detected. */</span>
<a name="l00561"></a>00561     uint64_t <a class="code" href="structcvmx__dencx__error__source1_1_1cvmx__dencx__error__source1__s.html#adbc000002eccac97baafd3e19aca755b">jcfg1_ded_ecc</a>                : 1;  <span class="comment">/**&lt; Job configuration 1 double-bit error detected. */</span>
<a name="l00562"></a>00562     uint64_t <a class="code" href="structcvmx__dencx__error__source1_1_1cvmx__dencx__error__source1__s.html#a90f060fb3f3c1bfa09915f4ebaf6eb89">jcfg0_ded_ecc</a>                : 1;  <span class="comment">/**&lt; Job configuration 0 double-bit error detected. */</span>
<a name="l00563"></a>00563     uint64_t <a class="code" href="structcvmx__dencx__error__source1_1_1cvmx__dencx__error__source1__s.html#ab8ee3005a187d9db5d3583b0e47a4f25">reserved_3_3</a>                 : 1;
<a name="l00564"></a>00564     uint64_t <a class="code" href="structcvmx__dencx__error__source1_1_1cvmx__dencx__error__source1__s.html#a57b140bdda9d67932aadec84dfbe9f7b">jcfg2_sec_ecc</a>                : 1;  <span class="comment">/**&lt; Job configuration 2 single-bit error corrected. */</span>
<a name="l00565"></a>00565     uint64_t <a class="code" href="structcvmx__dencx__error__source1_1_1cvmx__dencx__error__source1__s.html#a52b30dc8eaba153fe4baced66ce57ea2">jcfg1_sec_ecc</a>                : 1;  <span class="comment">/**&lt; Job configuration 1 single-bit error corrected. */</span>
<a name="l00566"></a>00566     uint64_t <a class="code" href="structcvmx__dencx__error__source1_1_1cvmx__dencx__error__source1__s.html#abe508d98a8abd1f13012b08b123178cb">jcfg0_sec_ecc</a>                : 1;  <span class="comment">/**&lt; Job configuration 0 single-bit error corrected. */</span>
<a name="l00567"></a>00567 <span class="preprocessor">#else</span>
<a name="l00568"></a><a class="code" href="structcvmx__dencx__error__source1_1_1cvmx__dencx__error__source1__s.html#abe508d98a8abd1f13012b08b123178cb">00568</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dencx__error__source1_1_1cvmx__dencx__error__source1__s.html#abe508d98a8abd1f13012b08b123178cb">jcfg0_sec_ecc</a>                : 1;
<a name="l00569"></a><a class="code" href="structcvmx__dencx__error__source1_1_1cvmx__dencx__error__source1__s.html#a52b30dc8eaba153fe4baced66ce57ea2">00569</a>     uint64_t <a class="code" href="structcvmx__dencx__error__source1_1_1cvmx__dencx__error__source1__s.html#a52b30dc8eaba153fe4baced66ce57ea2">jcfg1_sec_ecc</a>                : 1;
<a name="l00570"></a><a class="code" href="structcvmx__dencx__error__source1_1_1cvmx__dencx__error__source1__s.html#a57b140bdda9d67932aadec84dfbe9f7b">00570</a>     uint64_t <a class="code" href="structcvmx__dencx__error__source1_1_1cvmx__dencx__error__source1__s.html#a57b140bdda9d67932aadec84dfbe9f7b">jcfg2_sec_ecc</a>                : 1;
<a name="l00571"></a><a class="code" href="structcvmx__dencx__error__source1_1_1cvmx__dencx__error__source1__s.html#ab8ee3005a187d9db5d3583b0e47a4f25">00571</a>     uint64_t <a class="code" href="structcvmx__dencx__error__source1_1_1cvmx__dencx__error__source1__s.html#ab8ee3005a187d9db5d3583b0e47a4f25">reserved_3_3</a>                 : 1;
<a name="l00572"></a><a class="code" href="structcvmx__dencx__error__source1_1_1cvmx__dencx__error__source1__s.html#a90f060fb3f3c1bfa09915f4ebaf6eb89">00572</a>     uint64_t <a class="code" href="structcvmx__dencx__error__source1_1_1cvmx__dencx__error__source1__s.html#a90f060fb3f3c1bfa09915f4ebaf6eb89">jcfg0_ded_ecc</a>                : 1;
<a name="l00573"></a><a class="code" href="structcvmx__dencx__error__source1_1_1cvmx__dencx__error__source1__s.html#adbc000002eccac97baafd3e19aca755b">00573</a>     uint64_t <a class="code" href="structcvmx__dencx__error__source1_1_1cvmx__dencx__error__source1__s.html#adbc000002eccac97baafd3e19aca755b">jcfg1_ded_ecc</a>                : 1;
<a name="l00574"></a><a class="code" href="structcvmx__dencx__error__source1_1_1cvmx__dencx__error__source1__s.html#a4e47311606ae63b2c893d475831eff96">00574</a>     uint64_t <a class="code" href="structcvmx__dencx__error__source1_1_1cvmx__dencx__error__source1__s.html#a4e47311606ae63b2c893d475831eff96">jcfg2_ded_ecc</a>                : 1;
<a name="l00575"></a><a class="code" href="structcvmx__dencx__error__source1_1_1cvmx__dencx__error__source1__s.html#a355478ff168c1faf47fa0814fe22986a">00575</a>     uint64_t <a class="code" href="structcvmx__dencx__error__source1_1_1cvmx__dencx__error__source1__s.html#a355478ff168c1faf47fa0814fe22986a">reserved_7_63</a>                : 57;
<a name="l00576"></a>00576 <span class="preprocessor">#endif</span>
<a name="l00577"></a>00577 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dencx__error__source1.html#a1a356abf7254bd28054128993644e258">s</a>;
<a name="l00578"></a><a class="code" href="unioncvmx__dencx__error__source1.html#a271fd53872b545d0441ec16fcafa4a19">00578</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dencx__error__source1_1_1cvmx__dencx__error__source1__s.html">cvmx_dencx_error_source1_s</a>     <a class="code" href="unioncvmx__dencx__error__source1.html#a271fd53872b545d0441ec16fcafa4a19">cnf75xx</a>;
<a name="l00579"></a>00579 };
<a name="l00580"></a><a class="code" href="cvmx-dencx-defs_8h.html#ae3017d44fa77aab09ba17ac2e0b2836c">00580</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dencx__error__source1.html" title="cvmx_denc::_error_source1">cvmx_dencx_error_source1</a> <a class="code" href="unioncvmx__dencx__error__source1.html" title="cvmx_denc::_error_source1">cvmx_dencx_error_source1_t</a>;
<a name="l00581"></a>00581 <span class="comment"></span>
<a name="l00582"></a>00582 <span class="comment">/**</span>
<a name="l00583"></a>00583 <span class="comment"> * cvmx_denc#_hab_jcfg0_ram#_data</span>
<a name="l00584"></a>00584 <span class="comment"> *</span>
<a name="l00585"></a>00585 <span class="comment"> * This register range stores the job configuration for slot 0.</span>
<a name="l00586"></a>00586 <span class="comment"> *</span>
<a name="l00587"></a>00587 <span class="comment"> */</span>
<a name="l00588"></a><a class="code" href="unioncvmx__dencx__hab__jcfg0__ramx__data.html">00588</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dencx__hab__jcfg0__ramx__data.html" title="cvmx_denc::_hab_jcfg0_ram::_data">cvmx_dencx_hab_jcfg0_ramx_data</a> {
<a name="l00589"></a><a class="code" href="unioncvmx__dencx__hab__jcfg0__ramx__data.html#ac7630740d9f968317c64f87266b73ba4">00589</a>     uint64_t <a class="code" href="unioncvmx__dencx__hab__jcfg0__ramx__data.html#ac7630740d9f968317c64f87266b73ba4">u64</a>;
<a name="l00590"></a><a class="code" href="structcvmx__dencx__hab__jcfg0__ramx__data_1_1cvmx__dencx__hab__jcfg0__ramx__data__s.html">00590</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dencx__hab__jcfg0__ramx__data_1_1cvmx__dencx__hab__jcfg0__ramx__data__s.html">cvmx_dencx_hab_jcfg0_ramx_data_s</a> {
<a name="l00591"></a>00591 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00592"></a>00592 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dencx__hab__jcfg0__ramx__data_1_1cvmx__dencx__hab__jcfg0__ramx__data__s.html#ac7a885c1117431cbe28d7d2ad2726fd2">entry</a>                        : 64; <span class="comment">/**&lt; N/A */</span>
<a name="l00593"></a>00593 <span class="preprocessor">#else</span>
<a name="l00594"></a><a class="code" href="structcvmx__dencx__hab__jcfg0__ramx__data_1_1cvmx__dencx__hab__jcfg0__ramx__data__s.html#ac7a885c1117431cbe28d7d2ad2726fd2">00594</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dencx__hab__jcfg0__ramx__data_1_1cvmx__dencx__hab__jcfg0__ramx__data__s.html#ac7a885c1117431cbe28d7d2ad2726fd2">entry</a>                        : 64;
<a name="l00595"></a>00595 <span class="preprocessor">#endif</span>
<a name="l00596"></a>00596 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dencx__hab__jcfg0__ramx__data.html#a3fddbaa477d30e70ce4243b2943f34df">s</a>;
<a name="l00597"></a><a class="code" href="unioncvmx__dencx__hab__jcfg0__ramx__data.html#a7a2ff0af3ae7f2a883f78b8407474b4e">00597</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dencx__hab__jcfg0__ramx__data_1_1cvmx__dencx__hab__jcfg0__ramx__data__s.html">cvmx_dencx_hab_jcfg0_ramx_data_s</a> <a class="code" href="unioncvmx__dencx__hab__jcfg0__ramx__data.html#a7a2ff0af3ae7f2a883f78b8407474b4e">cnf75xx</a>;
<a name="l00598"></a>00598 };
<a name="l00599"></a><a class="code" href="cvmx-dencx-defs_8h.html#a5df2328a62cf2ccfdee438f5a0da36fd">00599</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dencx__hab__jcfg0__ramx__data.html" title="cvmx_denc::_hab_jcfg0_ram::_data">cvmx_dencx_hab_jcfg0_ramx_data</a> <a class="code" href="unioncvmx__dencx__hab__jcfg0__ramx__data.html" title="cvmx_denc::_hab_jcfg0_ram::_data">cvmx_dencx_hab_jcfg0_ramx_data_t</a>;
<a name="l00600"></a>00600 <span class="comment"></span>
<a name="l00601"></a>00601 <span class="comment">/**</span>
<a name="l00602"></a>00602 <span class="comment"> * cvmx_denc#_hab_jcfg1_ram#_data</span>
<a name="l00603"></a>00603 <span class="comment"> *</span>
<a name="l00604"></a>00604 <span class="comment"> * This register range stores the job configuration for slot 1.</span>
<a name="l00605"></a>00605 <span class="comment"> *</span>
<a name="l00606"></a>00606 <span class="comment"> */</span>
<a name="l00607"></a><a class="code" href="unioncvmx__dencx__hab__jcfg1__ramx__data.html">00607</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dencx__hab__jcfg1__ramx__data.html" title="cvmx_denc::_hab_jcfg1_ram::_data">cvmx_dencx_hab_jcfg1_ramx_data</a> {
<a name="l00608"></a><a class="code" href="unioncvmx__dencx__hab__jcfg1__ramx__data.html#ae9b6a4d1ee638b5a04765576f25ab05b">00608</a>     uint64_t <a class="code" href="unioncvmx__dencx__hab__jcfg1__ramx__data.html#ae9b6a4d1ee638b5a04765576f25ab05b">u64</a>;
<a name="l00609"></a><a class="code" href="structcvmx__dencx__hab__jcfg1__ramx__data_1_1cvmx__dencx__hab__jcfg1__ramx__data__s.html">00609</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dencx__hab__jcfg1__ramx__data_1_1cvmx__dencx__hab__jcfg1__ramx__data__s.html">cvmx_dencx_hab_jcfg1_ramx_data_s</a> {
<a name="l00610"></a>00610 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00611"></a>00611 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dencx__hab__jcfg1__ramx__data_1_1cvmx__dencx__hab__jcfg1__ramx__data__s.html#a9e22838f4d452f7f2bc1a19f117a5da5">entry</a>                        : 64; <span class="comment">/**&lt; N/A */</span>
<a name="l00612"></a>00612 <span class="preprocessor">#else</span>
<a name="l00613"></a><a class="code" href="structcvmx__dencx__hab__jcfg1__ramx__data_1_1cvmx__dencx__hab__jcfg1__ramx__data__s.html#a9e22838f4d452f7f2bc1a19f117a5da5">00613</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dencx__hab__jcfg1__ramx__data_1_1cvmx__dencx__hab__jcfg1__ramx__data__s.html#a9e22838f4d452f7f2bc1a19f117a5da5">entry</a>                        : 64;
<a name="l00614"></a>00614 <span class="preprocessor">#endif</span>
<a name="l00615"></a>00615 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dencx__hab__jcfg1__ramx__data.html#a6b30c3c61eab77804e0bb1d1e4b6be91">s</a>;
<a name="l00616"></a><a class="code" href="unioncvmx__dencx__hab__jcfg1__ramx__data.html#a3ac8e9f6ce76c6129d09e4b0bcf52268">00616</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dencx__hab__jcfg1__ramx__data_1_1cvmx__dencx__hab__jcfg1__ramx__data__s.html">cvmx_dencx_hab_jcfg1_ramx_data_s</a> <a class="code" href="unioncvmx__dencx__hab__jcfg1__ramx__data.html#a3ac8e9f6ce76c6129d09e4b0bcf52268">cnf75xx</a>;
<a name="l00617"></a>00617 };
<a name="l00618"></a><a class="code" href="cvmx-dencx-defs_8h.html#a51f92e279419e95b935edbe2d19d0202">00618</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dencx__hab__jcfg1__ramx__data.html" title="cvmx_denc::_hab_jcfg1_ram::_data">cvmx_dencx_hab_jcfg1_ramx_data</a> <a class="code" href="unioncvmx__dencx__hab__jcfg1__ramx__data.html" title="cvmx_denc::_hab_jcfg1_ram::_data">cvmx_dencx_hab_jcfg1_ramx_data_t</a>;
<a name="l00619"></a>00619 <span class="comment"></span>
<a name="l00620"></a>00620 <span class="comment">/**</span>
<a name="l00621"></a>00621 <span class="comment"> * cvmx_denc#_hab_jcfg2_ram#_data</span>
<a name="l00622"></a>00622 <span class="comment"> *</span>
<a name="l00623"></a>00623 <span class="comment"> * This register range stores the job configuration for slot 2.</span>
<a name="l00624"></a>00624 <span class="comment"> *</span>
<a name="l00625"></a>00625 <span class="comment"> */</span>
<a name="l00626"></a><a class="code" href="unioncvmx__dencx__hab__jcfg2__ramx__data.html">00626</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dencx__hab__jcfg2__ramx__data.html" title="cvmx_denc::_hab_jcfg2_ram::_data">cvmx_dencx_hab_jcfg2_ramx_data</a> {
<a name="l00627"></a><a class="code" href="unioncvmx__dencx__hab__jcfg2__ramx__data.html#a2e40abe0aadfd8a2d9fd081e78261f1e">00627</a>     uint64_t <a class="code" href="unioncvmx__dencx__hab__jcfg2__ramx__data.html#a2e40abe0aadfd8a2d9fd081e78261f1e">u64</a>;
<a name="l00628"></a><a class="code" href="structcvmx__dencx__hab__jcfg2__ramx__data_1_1cvmx__dencx__hab__jcfg2__ramx__data__s.html">00628</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dencx__hab__jcfg2__ramx__data_1_1cvmx__dencx__hab__jcfg2__ramx__data__s.html">cvmx_dencx_hab_jcfg2_ramx_data_s</a> {
<a name="l00629"></a>00629 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00630"></a>00630 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dencx__hab__jcfg2__ramx__data_1_1cvmx__dencx__hab__jcfg2__ramx__data__s.html#ad26277d17e977fb4454a7a4431b6ec5b">entry</a>                        : 64; <span class="comment">/**&lt; N/A */</span>
<a name="l00631"></a>00631 <span class="preprocessor">#else</span>
<a name="l00632"></a><a class="code" href="structcvmx__dencx__hab__jcfg2__ramx__data_1_1cvmx__dencx__hab__jcfg2__ramx__data__s.html#ad26277d17e977fb4454a7a4431b6ec5b">00632</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dencx__hab__jcfg2__ramx__data_1_1cvmx__dencx__hab__jcfg2__ramx__data__s.html#ad26277d17e977fb4454a7a4431b6ec5b">entry</a>                        : 64;
<a name="l00633"></a>00633 <span class="preprocessor">#endif</span>
<a name="l00634"></a>00634 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dencx__hab__jcfg2__ramx__data.html#a16d7fa43e4f149c625aebaa0f68ebba5">s</a>;
<a name="l00635"></a><a class="code" href="unioncvmx__dencx__hab__jcfg2__ramx__data.html#a22dad9200bc0df51b054ccffca366b44">00635</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dencx__hab__jcfg2__ramx__data_1_1cvmx__dencx__hab__jcfg2__ramx__data__s.html">cvmx_dencx_hab_jcfg2_ramx_data_s</a> <a class="code" href="unioncvmx__dencx__hab__jcfg2__ramx__data.html#a22dad9200bc0df51b054ccffca366b44">cnf75xx</a>;
<a name="l00636"></a>00636 };
<a name="l00637"></a><a class="code" href="cvmx-dencx-defs_8h.html#abdc81615569a03fc33ae598c02284453">00637</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dencx__hab__jcfg2__ramx__data.html" title="cvmx_denc::_hab_jcfg2_ram::_data">cvmx_dencx_hab_jcfg2_ramx_data</a> <a class="code" href="unioncvmx__dencx__hab__jcfg2__ramx__data.html" title="cvmx_denc::_hab_jcfg2_ram::_data">cvmx_dencx_hab_jcfg2_ramx_data_t</a>;
<a name="l00638"></a>00638 <span class="comment"></span>
<a name="l00639"></a>00639 <span class="comment">/**</span>
<a name="l00640"></a>00640 <span class="comment"> * cvmx_denc#_jcfg0_ecc_error</span>
<a name="l00641"></a>00641 <span class="comment"> *</span>
<a name="l00642"></a>00642 <span class="comment"> * This register contains ECC error information for jcfg0.</span>
<a name="l00643"></a>00643 <span class="comment"> *</span>
<a name="l00644"></a>00644 <span class="comment"> */</span>
<a name="l00645"></a><a class="code" href="unioncvmx__dencx__jcfg0__ecc__error.html">00645</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dencx__jcfg0__ecc__error.html" title="cvmx_denc::_jcfg0_ecc_error">cvmx_dencx_jcfg0_ecc_error</a> {
<a name="l00646"></a><a class="code" href="unioncvmx__dencx__jcfg0__ecc__error.html#ad4ffbdb23926f6b75e99b688829082ed">00646</a>     uint64_t <a class="code" href="unioncvmx__dencx__jcfg0__ecc__error.html#ad4ffbdb23926f6b75e99b688829082ed">u64</a>;
<a name="l00647"></a><a class="code" href="structcvmx__dencx__jcfg0__ecc__error_1_1cvmx__dencx__jcfg0__ecc__error__s.html">00647</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dencx__jcfg0__ecc__error_1_1cvmx__dencx__jcfg0__ecc__error__s.html">cvmx_dencx_jcfg0_ecc_error_s</a> {
<a name="l00648"></a>00648 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00649"></a>00649 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dencx__jcfg0__ecc__error_1_1cvmx__dencx__jcfg0__ecc__error__s.html#a1c4ae8502fab78a9a90364d61d95f5d0">reserved_40_63</a>               : 24;
<a name="l00650"></a>00650     uint64_t <a class="code" href="structcvmx__dencx__jcfg0__ecc__error_1_1cvmx__dencx__jcfg0__ecc__error__s.html#affadc94dde39dc166daedd39f737df72">synd</a>                         : 8;  <span class="comment">/**&lt; N/A */</span>
<a name="l00651"></a>00651     uint64_t <a class="code" href="structcvmx__dencx__jcfg0__ecc__error_1_1cvmx__dencx__jcfg0__ecc__error__s.html#a1fe572c504c671d668a7469cd57bcd07">reserved_8_31</a>                : 24;
<a name="l00652"></a>00652     uint64_t <a class="code" href="structcvmx__dencx__jcfg0__ecc__error_1_1cvmx__dencx__jcfg0__ecc__error__s.html#ae8291435fdd1c77d28936404ec76b0b6">ecc</a>                          : 8;  <span class="comment">/**&lt; N/A */</span>
<a name="l00653"></a>00653 <span class="preprocessor">#else</span>
<a name="l00654"></a><a class="code" href="structcvmx__dencx__jcfg0__ecc__error_1_1cvmx__dencx__jcfg0__ecc__error__s.html#ae8291435fdd1c77d28936404ec76b0b6">00654</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dencx__jcfg0__ecc__error_1_1cvmx__dencx__jcfg0__ecc__error__s.html#ae8291435fdd1c77d28936404ec76b0b6">ecc</a>                          : 8;
<a name="l00655"></a><a class="code" href="structcvmx__dencx__jcfg0__ecc__error_1_1cvmx__dencx__jcfg0__ecc__error__s.html#a1fe572c504c671d668a7469cd57bcd07">00655</a>     uint64_t <a class="code" href="structcvmx__dencx__jcfg0__ecc__error_1_1cvmx__dencx__jcfg0__ecc__error__s.html#a1fe572c504c671d668a7469cd57bcd07">reserved_8_31</a>                : 24;
<a name="l00656"></a><a class="code" href="structcvmx__dencx__jcfg0__ecc__error_1_1cvmx__dencx__jcfg0__ecc__error__s.html#affadc94dde39dc166daedd39f737df72">00656</a>     uint64_t <a class="code" href="structcvmx__dencx__jcfg0__ecc__error_1_1cvmx__dencx__jcfg0__ecc__error__s.html#affadc94dde39dc166daedd39f737df72">synd</a>                         : 8;
<a name="l00657"></a><a class="code" href="structcvmx__dencx__jcfg0__ecc__error_1_1cvmx__dencx__jcfg0__ecc__error__s.html#a1c4ae8502fab78a9a90364d61d95f5d0">00657</a>     uint64_t <a class="code" href="structcvmx__dencx__jcfg0__ecc__error_1_1cvmx__dencx__jcfg0__ecc__error__s.html#a1c4ae8502fab78a9a90364d61d95f5d0">reserved_40_63</a>               : 24;
<a name="l00658"></a>00658 <span class="preprocessor">#endif</span>
<a name="l00659"></a>00659 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dencx__jcfg0__ecc__error.html#a366b364864799f45dce0dfd426495124">s</a>;
<a name="l00660"></a><a class="code" href="unioncvmx__dencx__jcfg0__ecc__error.html#ae9d61f3e9f34c2433179d33f469fb7ae">00660</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dencx__jcfg0__ecc__error_1_1cvmx__dencx__jcfg0__ecc__error__s.html">cvmx_dencx_jcfg0_ecc_error_s</a>   <a class="code" href="unioncvmx__dencx__jcfg0__ecc__error.html#ae9d61f3e9f34c2433179d33f469fb7ae">cnf75xx</a>;
<a name="l00661"></a>00661 };
<a name="l00662"></a><a class="code" href="cvmx-dencx-defs_8h.html#a45b8040b45ce5d0d0f98ef31be16d0bd">00662</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dencx__jcfg0__ecc__error.html" title="cvmx_denc::_jcfg0_ecc_error">cvmx_dencx_jcfg0_ecc_error</a> <a class="code" href="unioncvmx__dencx__jcfg0__ecc__error.html" title="cvmx_denc::_jcfg0_ecc_error">cvmx_dencx_jcfg0_ecc_error_t</a>;
<a name="l00663"></a>00663 <span class="comment"></span>
<a name="l00664"></a>00664 <span class="comment">/**</span>
<a name="l00665"></a>00665 <span class="comment"> * cvmx_denc#_jcfg1_ecc_error</span>
<a name="l00666"></a>00666 <span class="comment"> *</span>
<a name="l00667"></a>00667 <span class="comment"> * This register contains ECC error information for jcfg1.</span>
<a name="l00668"></a>00668 <span class="comment"> *</span>
<a name="l00669"></a>00669 <span class="comment"> */</span>
<a name="l00670"></a><a class="code" href="unioncvmx__dencx__jcfg1__ecc__error.html">00670</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dencx__jcfg1__ecc__error.html" title="cvmx_denc::_jcfg1_ecc_error">cvmx_dencx_jcfg1_ecc_error</a> {
<a name="l00671"></a><a class="code" href="unioncvmx__dencx__jcfg1__ecc__error.html#a53339169236439eadedee2d6eacd397c">00671</a>     uint64_t <a class="code" href="unioncvmx__dencx__jcfg1__ecc__error.html#a53339169236439eadedee2d6eacd397c">u64</a>;
<a name="l00672"></a><a class="code" href="structcvmx__dencx__jcfg1__ecc__error_1_1cvmx__dencx__jcfg1__ecc__error__s.html">00672</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dencx__jcfg1__ecc__error_1_1cvmx__dencx__jcfg1__ecc__error__s.html">cvmx_dencx_jcfg1_ecc_error_s</a> {
<a name="l00673"></a>00673 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00674"></a>00674 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dencx__jcfg1__ecc__error_1_1cvmx__dencx__jcfg1__ecc__error__s.html#a0e3de3dff62a21512808313c3f3a8aaa">reserved_40_63</a>               : 24;
<a name="l00675"></a>00675     uint64_t <a class="code" href="structcvmx__dencx__jcfg1__ecc__error_1_1cvmx__dencx__jcfg1__ecc__error__s.html#a180001283ff410970d8c5f6529001fb3">synd</a>                         : 8;  <span class="comment">/**&lt; N/A */</span>
<a name="l00676"></a>00676     uint64_t <a class="code" href="structcvmx__dencx__jcfg1__ecc__error_1_1cvmx__dencx__jcfg1__ecc__error__s.html#af15ccdc94cda4802f0ef858fba5b7733">reserved_8_31</a>                : 24;
<a name="l00677"></a>00677     uint64_t <a class="code" href="structcvmx__dencx__jcfg1__ecc__error_1_1cvmx__dencx__jcfg1__ecc__error__s.html#a7bfdfe256c81c882c2d866e5ed899d77">ecc</a>                          : 8;  <span class="comment">/**&lt; N/A */</span>
<a name="l00678"></a>00678 <span class="preprocessor">#else</span>
<a name="l00679"></a><a class="code" href="structcvmx__dencx__jcfg1__ecc__error_1_1cvmx__dencx__jcfg1__ecc__error__s.html#a7bfdfe256c81c882c2d866e5ed899d77">00679</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dencx__jcfg1__ecc__error_1_1cvmx__dencx__jcfg1__ecc__error__s.html#a7bfdfe256c81c882c2d866e5ed899d77">ecc</a>                          : 8;
<a name="l00680"></a><a class="code" href="structcvmx__dencx__jcfg1__ecc__error_1_1cvmx__dencx__jcfg1__ecc__error__s.html#af15ccdc94cda4802f0ef858fba5b7733">00680</a>     uint64_t <a class="code" href="structcvmx__dencx__jcfg1__ecc__error_1_1cvmx__dencx__jcfg1__ecc__error__s.html#af15ccdc94cda4802f0ef858fba5b7733">reserved_8_31</a>                : 24;
<a name="l00681"></a><a class="code" href="structcvmx__dencx__jcfg1__ecc__error_1_1cvmx__dencx__jcfg1__ecc__error__s.html#a180001283ff410970d8c5f6529001fb3">00681</a>     uint64_t <a class="code" href="structcvmx__dencx__jcfg1__ecc__error_1_1cvmx__dencx__jcfg1__ecc__error__s.html#a180001283ff410970d8c5f6529001fb3">synd</a>                         : 8;
<a name="l00682"></a><a class="code" href="structcvmx__dencx__jcfg1__ecc__error_1_1cvmx__dencx__jcfg1__ecc__error__s.html#a0e3de3dff62a21512808313c3f3a8aaa">00682</a>     uint64_t <a class="code" href="structcvmx__dencx__jcfg1__ecc__error_1_1cvmx__dencx__jcfg1__ecc__error__s.html#a0e3de3dff62a21512808313c3f3a8aaa">reserved_40_63</a>               : 24;
<a name="l00683"></a>00683 <span class="preprocessor">#endif</span>
<a name="l00684"></a>00684 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dencx__jcfg1__ecc__error.html#a1e3f28439cfeb30a84a5c726d55eeaeb">s</a>;
<a name="l00685"></a><a class="code" href="unioncvmx__dencx__jcfg1__ecc__error.html#ac501ff0fc6f9b0c17c7c49c006b86320">00685</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dencx__jcfg1__ecc__error_1_1cvmx__dencx__jcfg1__ecc__error__s.html">cvmx_dencx_jcfg1_ecc_error_s</a>   <a class="code" href="unioncvmx__dencx__jcfg1__ecc__error.html#ac501ff0fc6f9b0c17c7c49c006b86320">cnf75xx</a>;
<a name="l00686"></a>00686 };
<a name="l00687"></a><a class="code" href="cvmx-dencx-defs_8h.html#af719c55af589bb3af54c93a4812406a1">00687</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dencx__jcfg1__ecc__error.html" title="cvmx_denc::_jcfg1_ecc_error">cvmx_dencx_jcfg1_ecc_error</a> <a class="code" href="unioncvmx__dencx__jcfg1__ecc__error.html" title="cvmx_denc::_jcfg1_ecc_error">cvmx_dencx_jcfg1_ecc_error_t</a>;
<a name="l00688"></a>00688 <span class="comment"></span>
<a name="l00689"></a>00689 <span class="comment">/**</span>
<a name="l00690"></a>00690 <span class="comment"> * cvmx_denc#_jcfg2_ecc_error</span>
<a name="l00691"></a>00691 <span class="comment"> *</span>
<a name="l00692"></a>00692 <span class="comment"> * This register contains ECC error information for jcfg2.</span>
<a name="l00693"></a>00693 <span class="comment"> *</span>
<a name="l00694"></a>00694 <span class="comment"> */</span>
<a name="l00695"></a><a class="code" href="unioncvmx__dencx__jcfg2__ecc__error.html">00695</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dencx__jcfg2__ecc__error.html" title="cvmx_denc::_jcfg2_ecc_error">cvmx_dencx_jcfg2_ecc_error</a> {
<a name="l00696"></a><a class="code" href="unioncvmx__dencx__jcfg2__ecc__error.html#acd48dd05c461324364c4be776a3c429f">00696</a>     uint64_t <a class="code" href="unioncvmx__dencx__jcfg2__ecc__error.html#acd48dd05c461324364c4be776a3c429f">u64</a>;
<a name="l00697"></a><a class="code" href="structcvmx__dencx__jcfg2__ecc__error_1_1cvmx__dencx__jcfg2__ecc__error__s.html">00697</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dencx__jcfg2__ecc__error_1_1cvmx__dencx__jcfg2__ecc__error__s.html">cvmx_dencx_jcfg2_ecc_error_s</a> {
<a name="l00698"></a>00698 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00699"></a>00699 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dencx__jcfg2__ecc__error_1_1cvmx__dencx__jcfg2__ecc__error__s.html#ab01d947defeeca9668fbbd1e66b8950e">reserved_40_63</a>               : 24;
<a name="l00700"></a>00700     uint64_t <a class="code" href="structcvmx__dencx__jcfg2__ecc__error_1_1cvmx__dencx__jcfg2__ecc__error__s.html#ab15c45e3db29b84aabb774b4963b48ca">synd</a>                         : 8;  <span class="comment">/**&lt; N/A */</span>
<a name="l00701"></a>00701     uint64_t <a class="code" href="structcvmx__dencx__jcfg2__ecc__error_1_1cvmx__dencx__jcfg2__ecc__error__s.html#ae1fb977103278ef2f7f4be5784800f70">reserved_8_31</a>                : 24;
<a name="l00702"></a>00702     uint64_t <a class="code" href="structcvmx__dencx__jcfg2__ecc__error_1_1cvmx__dencx__jcfg2__ecc__error__s.html#ab63dfe1b771401a855f1782afd192845">ecc</a>                          : 8;  <span class="comment">/**&lt; N/A */</span>
<a name="l00703"></a>00703 <span class="preprocessor">#else</span>
<a name="l00704"></a><a class="code" href="structcvmx__dencx__jcfg2__ecc__error_1_1cvmx__dencx__jcfg2__ecc__error__s.html#ab63dfe1b771401a855f1782afd192845">00704</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dencx__jcfg2__ecc__error_1_1cvmx__dencx__jcfg2__ecc__error__s.html#ab63dfe1b771401a855f1782afd192845">ecc</a>                          : 8;
<a name="l00705"></a><a class="code" href="structcvmx__dencx__jcfg2__ecc__error_1_1cvmx__dencx__jcfg2__ecc__error__s.html#ae1fb977103278ef2f7f4be5784800f70">00705</a>     uint64_t <a class="code" href="structcvmx__dencx__jcfg2__ecc__error_1_1cvmx__dencx__jcfg2__ecc__error__s.html#ae1fb977103278ef2f7f4be5784800f70">reserved_8_31</a>                : 24;
<a name="l00706"></a><a class="code" href="structcvmx__dencx__jcfg2__ecc__error_1_1cvmx__dencx__jcfg2__ecc__error__s.html#ab15c45e3db29b84aabb774b4963b48ca">00706</a>     uint64_t <a class="code" href="structcvmx__dencx__jcfg2__ecc__error_1_1cvmx__dencx__jcfg2__ecc__error__s.html#ab15c45e3db29b84aabb774b4963b48ca">synd</a>                         : 8;
<a name="l00707"></a><a class="code" href="structcvmx__dencx__jcfg2__ecc__error_1_1cvmx__dencx__jcfg2__ecc__error__s.html#ab01d947defeeca9668fbbd1e66b8950e">00707</a>     uint64_t <a class="code" href="structcvmx__dencx__jcfg2__ecc__error_1_1cvmx__dencx__jcfg2__ecc__error__s.html#ab01d947defeeca9668fbbd1e66b8950e">reserved_40_63</a>               : 24;
<a name="l00708"></a>00708 <span class="preprocessor">#endif</span>
<a name="l00709"></a>00709 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dencx__jcfg2__ecc__error.html#afaaaa223849bd6e555c57e9a1a56000a">s</a>;
<a name="l00710"></a><a class="code" href="unioncvmx__dencx__jcfg2__ecc__error.html#ac554bc6c7e8594f3bc318aeebc0126d5">00710</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dencx__jcfg2__ecc__error_1_1cvmx__dencx__jcfg2__ecc__error__s.html">cvmx_dencx_jcfg2_ecc_error_s</a>   <a class="code" href="unioncvmx__dencx__jcfg2__ecc__error.html#ac554bc6c7e8594f3bc318aeebc0126d5">cnf75xx</a>;
<a name="l00711"></a>00711 };
<a name="l00712"></a><a class="code" href="cvmx-dencx-defs_8h.html#ae0a5e2c33ac4bcf86dbfd74f873b6380">00712</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dencx__jcfg2__ecc__error.html" title="cvmx_denc::_jcfg2_ecc_error">cvmx_dencx_jcfg2_ecc_error</a> <a class="code" href="unioncvmx__dencx__jcfg2__ecc__error.html" title="cvmx_denc::_jcfg2_ecc_error">cvmx_dencx_jcfg2_ecc_error_t</a>;
<a name="l00713"></a>00713 <span class="comment"></span>
<a name="l00714"></a>00714 <span class="comment">/**</span>
<a name="l00715"></a>00715 <span class="comment"> * cvmx_denc#_scratch</span>
<a name="l00716"></a>00716 <span class="comment"> *</span>
<a name="l00717"></a>00717 <span class="comment"> * Scratch register.</span>
<a name="l00718"></a>00718 <span class="comment"> *</span>
<a name="l00719"></a>00719 <span class="comment"> */</span>
<a name="l00720"></a><a class="code" href="unioncvmx__dencx__scratch.html">00720</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dencx__scratch.html" title="cvmx_denc::_scratch">cvmx_dencx_scratch</a> {
<a name="l00721"></a><a class="code" href="unioncvmx__dencx__scratch.html#aa062ebf094ab9c6f83365b9185235096">00721</a>     uint64_t <a class="code" href="unioncvmx__dencx__scratch.html#aa062ebf094ab9c6f83365b9185235096">u64</a>;
<a name="l00722"></a><a class="code" href="structcvmx__dencx__scratch_1_1cvmx__dencx__scratch__s.html">00722</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dencx__scratch_1_1cvmx__dencx__scratch__s.html">cvmx_dencx_scratch_s</a> {
<a name="l00723"></a>00723 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00724"></a>00724 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dencx__scratch_1_1cvmx__dencx__scratch__s.html#afeb2ad62f18c118ec22a4a0b8f5671bc">data</a>                         : 64; <span class="comment">/**&lt; Scratch data. */</span>
<a name="l00725"></a>00725 <span class="preprocessor">#else</span>
<a name="l00726"></a><a class="code" href="structcvmx__dencx__scratch_1_1cvmx__dencx__scratch__s.html#afeb2ad62f18c118ec22a4a0b8f5671bc">00726</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dencx__scratch_1_1cvmx__dencx__scratch__s.html#afeb2ad62f18c118ec22a4a0b8f5671bc">data</a>                         : 64;
<a name="l00727"></a>00727 <span class="preprocessor">#endif</span>
<a name="l00728"></a>00728 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dencx__scratch.html#acdef93b4bcbe4936c9c2caa3998cb439">s</a>;
<a name="l00729"></a><a class="code" href="unioncvmx__dencx__scratch.html#a1ca2cd6bd67b8600bea7007b252e087d">00729</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dencx__scratch_1_1cvmx__dencx__scratch__s.html">cvmx_dencx_scratch_s</a>           <a class="code" href="unioncvmx__dencx__scratch.html#a1ca2cd6bd67b8600bea7007b252e087d">cnf75xx</a>;
<a name="l00730"></a>00730 };
<a name="l00731"></a><a class="code" href="cvmx-dencx-defs_8h.html#a9196d5f6857ec81c99f3ed35c64e14f0">00731</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dencx__scratch.html" title="cvmx_denc::_scratch">cvmx_dencx_scratch</a> <a class="code" href="unioncvmx__dencx__scratch.html" title="cvmx_denc::_scratch">cvmx_dencx_scratch_t</a>;
<a name="l00732"></a>00732 <span class="comment"></span>
<a name="l00733"></a>00733 <span class="comment">/**</span>
<a name="l00734"></a>00734 <span class="comment"> * cvmx_denc#_status</span>
<a name="l00735"></a>00735 <span class="comment"> */</span>
<a name="l00736"></a><a class="code" href="unioncvmx__dencx__status.html">00736</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dencx__status.html" title="cvmx_denc::_status">cvmx_dencx_status</a> {
<a name="l00737"></a><a class="code" href="unioncvmx__dencx__status.html#aa4472905bc4ffeae941da28db9ce9018">00737</a>     uint64_t <a class="code" href="unioncvmx__dencx__status.html#aa4472905bc4ffeae941da28db9ce9018">u64</a>;
<a name="l00738"></a><a class="code" href="structcvmx__dencx__status_1_1cvmx__dencx__status__s.html">00738</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dencx__status_1_1cvmx__dencx__status__s.html">cvmx_dencx_status_s</a> {
<a name="l00739"></a>00739 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00740"></a>00740 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dencx__status_1_1cvmx__dencx__status__s.html#ac86b59ac727d416e2d6dcd82c369a6b3">reserved_5_63</a>                : 59;
<a name="l00741"></a>00741     uint64_t <a class="code" href="structcvmx__dencx__status_1_1cvmx__dencx__status__s.html#a0604d635789fa496ac29d2e6a8e396aa">ready</a>                        : 1;  <span class="comment">/**&lt; When set, the DENC HAB is ready to receive the next job. */</span>
<a name="l00742"></a>00742     uint64_t <a class="code" href="structcvmx__dencx__status_1_1cvmx__dencx__status__s.html#a9539895bcfa77061fc878556951be578">reserved_3_3</a>                 : 1;
<a name="l00743"></a>00743     uint64_t <a class="code" href="structcvmx__dencx__status_1_1cvmx__dencx__status__s.html#a1ae16b0e95ac5b32a3f4ef44b4b3eee4">cfg2_busy</a>                    : 1;  <span class="comment">/**&lt; When set, slot 2 is busy processing a job. */</span>
<a name="l00744"></a>00744     uint64_t <a class="code" href="structcvmx__dencx__status_1_1cvmx__dencx__status__s.html#ab7dc6c07978506cafb7e5e6cb1393f2a">cfg1_busy</a>                    : 1;  <span class="comment">/**&lt; When set, slot 1 is busy processing a job. */</span>
<a name="l00745"></a>00745     uint64_t <a class="code" href="structcvmx__dencx__status_1_1cvmx__dencx__status__s.html#acbad4d774d9f3c12974dac160098a45e">cfg0_busy</a>                    : 1;  <span class="comment">/**&lt; When set, slot 0 is busy processing a job. */</span>
<a name="l00746"></a>00746 <span class="preprocessor">#else</span>
<a name="l00747"></a><a class="code" href="structcvmx__dencx__status_1_1cvmx__dencx__status__s.html#acbad4d774d9f3c12974dac160098a45e">00747</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dencx__status_1_1cvmx__dencx__status__s.html#acbad4d774d9f3c12974dac160098a45e">cfg0_busy</a>                    : 1;
<a name="l00748"></a><a class="code" href="structcvmx__dencx__status_1_1cvmx__dencx__status__s.html#ab7dc6c07978506cafb7e5e6cb1393f2a">00748</a>     uint64_t <a class="code" href="structcvmx__dencx__status_1_1cvmx__dencx__status__s.html#ab7dc6c07978506cafb7e5e6cb1393f2a">cfg1_busy</a>                    : 1;
<a name="l00749"></a><a class="code" href="structcvmx__dencx__status_1_1cvmx__dencx__status__s.html#a1ae16b0e95ac5b32a3f4ef44b4b3eee4">00749</a>     uint64_t <a class="code" href="structcvmx__dencx__status_1_1cvmx__dencx__status__s.html#a1ae16b0e95ac5b32a3f4ef44b4b3eee4">cfg2_busy</a>                    : 1;
<a name="l00750"></a><a class="code" href="structcvmx__dencx__status_1_1cvmx__dencx__status__s.html#a9539895bcfa77061fc878556951be578">00750</a>     uint64_t <a class="code" href="structcvmx__dencx__status_1_1cvmx__dencx__status__s.html#a9539895bcfa77061fc878556951be578">reserved_3_3</a>                 : 1;
<a name="l00751"></a><a class="code" href="structcvmx__dencx__status_1_1cvmx__dencx__status__s.html#a0604d635789fa496ac29d2e6a8e396aa">00751</a>     uint64_t <a class="code" href="structcvmx__dencx__status_1_1cvmx__dencx__status__s.html#a0604d635789fa496ac29d2e6a8e396aa">ready</a>                        : 1;
<a name="l00752"></a><a class="code" href="structcvmx__dencx__status_1_1cvmx__dencx__status__s.html#ac86b59ac727d416e2d6dcd82c369a6b3">00752</a>     uint64_t <a class="code" href="structcvmx__dencx__status_1_1cvmx__dencx__status__s.html#ac86b59ac727d416e2d6dcd82c369a6b3">reserved_5_63</a>                : 59;
<a name="l00753"></a>00753 <span class="preprocessor">#endif</span>
<a name="l00754"></a>00754 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dencx__status.html#a45fccb18506123dbd178cc16353d393a">s</a>;
<a name="l00755"></a><a class="code" href="unioncvmx__dencx__status.html#a4987ef821f80c8be2b121981c166da04">00755</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dencx__status_1_1cvmx__dencx__status__s.html">cvmx_dencx_status_s</a>            <a class="code" href="unioncvmx__dencx__status.html#a4987ef821f80c8be2b121981c166da04">cnf75xx</a>;
<a name="l00756"></a>00756 };
<a name="l00757"></a><a class="code" href="cvmx-dencx-defs_8h.html#ab58a21b1290626b4ffb859e5a6ea463c">00757</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dencx__status.html" title="cvmx_denc::_status">cvmx_dencx_status</a> <a class="code" href="unioncvmx__dencx__status.html" title="cvmx_denc::_status">cvmx_dencx_status_t</a>;
<a name="l00758"></a>00758 <span class="comment"></span>
<a name="l00759"></a>00759 <span class="comment">/**</span>
<a name="l00760"></a>00760 <span class="comment"> * cvmx_denc#_tc_config_err_flags_reg</span>
<a name="l00761"></a>00761 <span class="comment"> *</span>
<a name="l00762"></a>00762 <span class="comment"> * This register reports task configuration errors that occur when a</span>
<a name="l00763"></a>00763 <span class="comment"> * specified parameter value is outside the acceptable range.  Different</span>
<a name="l00764"></a>00764 <span class="comment"> * bit-mappings are used depending on whether the PHY_MODE and TASK_TYPE, as</span>
<a name="l00765"></a>00765 <span class="comment"> * follows:</span>
<a name="l00766"></a>00766 <span class="comment"> * * PHY_MODE = 0: LTE mode.</span>
<a name="l00767"></a>00767 <span class="comment"> * * PHY_MODE = 1 and TASK_TYPE=8: HS-DSCH mode.</span>
<a name="l00768"></a>00768 <span class="comment"> * * PHY_MODE = 1 and TASK_TYPE=9 or 10: CCTrCH mode.</span>
<a name="l00769"></a>00769 <span class="comment"> * * PHY_MODE = 1 and TASK_TYPE=11: HS-SCCH mode.</span>
<a name="l00770"></a>00770 <span class="comment"> */</span>
<a name="l00771"></a><a class="code" href="unioncvmx__dencx__tc__config__err__flags__reg.html">00771</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dencx__tc__config__err__flags__reg.html" title="cvmx_denc::_tc_config_err_flags_reg">cvmx_dencx_tc_config_err_flags_reg</a> {
<a name="l00772"></a><a class="code" href="unioncvmx__dencx__tc__config__err__flags__reg.html#ad825ea57650e78a29afe540ffd6a2b2d">00772</a>     uint64_t <a class="code" href="unioncvmx__dencx__tc__config__err__flags__reg.html#ad825ea57650e78a29afe540ffd6a2b2d">u64</a>;
<a name="l00773"></a><a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html">00773</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html">cvmx_dencx_tc_config_err_flags_reg_s</a> {
<a name="l00774"></a>00774 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00775"></a>00775 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#ae27c76d3dc89b1fd86c43ad8c299e856">reserved_61_63</a>               : 3;
<a name="l00776"></a>00776     uint64_t <a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#a38c47c9ccc1da82c780d95797aa03434">error60</a>                      : 1;  <span class="comment">/**&lt; _ CCTrCH mode: Reserved.</span>
<a name="l00777"></a>00777 <span class="comment">                                                         _ HS-DSCH mode: Reserved.</span>
<a name="l00778"></a>00778 <span class="comment">                                                         _ HS-SCCH mode: Reserved.</span>
<a name="l00779"></a>00779 <span class="comment">                                                         _ LTE mode: invalid PATTERN_15 for E-PDCCH task, valid range is [0,4]. */</span>
<a name="l00780"></a>00780     uint64_t <a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#a2d91d018d16d21500f8458ad9c2aaa30">error59</a>                      : 1;  <span class="comment">/**&lt; _ CCTrCH mode: Reserved.</span>
<a name="l00781"></a>00781 <span class="comment">                                                         _ HS-DSCH mode: Reserved.</span>
<a name="l00782"></a>00782 <span class="comment">                                                         _ HS-SCCH mode: Reserved.</span>
<a name="l00783"></a>00783 <span class="comment">                                                         _ LTE mode: invalid PATTERN_14 for E-PDCCH task, valid range is [0,4]. */</span>
<a name="l00784"></a>00784     uint64_t <a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#a30667eedae7b2719c0732892f4704b2e">error58</a>                      : 1;  <span class="comment">/**&lt; _ CCTrCH mode: invalid PUNCT_REP.</span>
<a name="l00785"></a>00785 <span class="comment">                                                         _ HS-DSCH mode: Reserved.</span>
<a name="l00786"></a>00786 <span class="comment">                                                         _ HS-SCCH mode: Reserved.</span>
<a name="l00787"></a>00787 <span class="comment">                                                         _ LTE mode: invalid PATTERN_13 for E-PDCCH task, valid range is [0,4]. */</span>
<a name="l00788"></a>00788     uint64_t <a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#adba92ea812741e6ff71b66b01c3ce82e">error57</a>                      : 1;  <span class="comment">/**&lt; _ CCTrCH mode: invalid FILLER, valid range is [0,40].</span>
<a name="l00789"></a>00789 <span class="comment">                                                         _ HS-DSCH mode: Reserved.</span>
<a name="l00790"></a>00790 <span class="comment">                                                         _ HS-SCCH mode: Reserved.</span>
<a name="l00791"></a>00791 <span class="comment">                                                         _ LTE mode: invalid PATTERN_12 for E-PDCCH task, valid range is [0,4]. */</span>
<a name="l00792"></a>00792     uint64_t <a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#a44888ea8e2fd6008e9599459ad56a520">error56</a>                      : 1;  <span class="comment">/**&lt; _ CCTrCH mode: invalid K, valid range is [0,5114].</span>
<a name="l00793"></a>00793 <span class="comment">                                                         _ HS-DSCH mode: Reserved.</span>
<a name="l00794"></a>00794 <span class="comment">                                                         _ HS-SCCH mode: Reserved.</span>
<a name="l00795"></a>00795 <span class="comment">                                                         _ LTE mode: invalid PATTERN_11 for E-PDCCH task, valid range is [0,4]. */</span>
<a name="l00796"></a>00796     uint64_t <a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#aa6ff4ce383212f85e2889e335da6340d">error55</a>                      : 1;  <span class="comment">/**&lt; _ CCTrCH mode: invalid NUM_CB, valid range is [0,6].</span>
<a name="l00797"></a>00797 <span class="comment">                                                         _ HS-DSCH mode: Reserved.</span>
<a name="l00798"></a>00798 <span class="comment">                                                         _ HS-SCCH mode: Reserved.</span>
<a name="l00799"></a>00799 <span class="comment">                                                         _ LTE mode: invalid PATTERN_10 for E-PDCCH task, valid range is [0,4]. */</span>
<a name="l00800"></a>00800     uint64_t <a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#afb7a13e90ce2dc411f94e261295de609">error54</a>                      : 1;  <span class="comment">/**&lt; _ CCTrCH mode: invalid CRC, valid range is [0,4].</span>
<a name="l00801"></a>00801 <span class="comment">                                                         _ HS-DSCH mode: Reserved.</span>
<a name="l00802"></a>00802 <span class="comment">                                                         _ HS-SCCH mode: Reserved.</span>
<a name="l00803"></a>00803 <span class="comment">                                                         _ LTE mode: invalid PATTERN_9 for E-PDCCH task, valid range is [0,4]. */</span>
<a name="l00804"></a>00804     uint64_t <a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#a0c15b5caad591d6fb37094888c2a7ed1">error53</a>                      : 1;  <span class="comment">/**&lt; _ CCTrCH mode: invalid RF_IDX, valid range is [0,7].</span>
<a name="l00805"></a>00805 <span class="comment">                                                         _ HS-DSCH mode: Reserved.</span>
<a name="l00806"></a>00806 <span class="comment">                                                         _ HS-SCCH mode: Reserved.</span>
<a name="l00807"></a>00807 <span class="comment">                                                         _ LTE mode: invalid PATTERN_8 for E-PDCCH task, valid range is [0,4]. */</span>
<a name="l00808"></a>00808     uint64_t <a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#a458f9e01826e00148467336417c5153b">error52</a>                      : 1;  <span class="comment">/**&lt; _ CCTrCH mode: invalid TTI, valid range is [0,3].</span>
<a name="l00809"></a>00809 <span class="comment">                                                         _ HS-DSCH mode: Reserved.</span>
<a name="l00810"></a>00810 <span class="comment">                                                         _ HS-SCCH mode: Reserved.</span>
<a name="l00811"></a>00811 <span class="comment">                                                         _ LTE mode: invalid PATTERN_7 for E-PDCCH task, valid range is [0,4]. */</span>
<a name="l00812"></a>00812     uint64_t <a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#a3fa9ee3877b2d416fefaaeb60eabcf6b">error51</a>                      : 1;  <span class="comment">/**&lt; _ CCTrCH mode: invalid TB_BITS, valid range is [0,5000].</span>
<a name="l00813"></a>00813 <span class="comment">                                                         _ HS-DSCH mode: Reserved.</span>
<a name="l00814"></a>00814 <span class="comment">                                                         _ HS-SCCH mode: Reserved.</span>
<a name="l00815"></a>00815 <span class="comment">                                                         _ LTE mode: invalid PATTERN_6 for E-PDCCH task, valid range is [0,4]. */</span>
<a name="l00816"></a>00816     uint64_t <a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#a6798e08ad4c12e689ebd643b9b014f24">error50</a>                      : 1;  <span class="comment">/**&lt; _ CCTrCH mode: invalid RATE.</span>
<a name="l00817"></a>00817 <span class="comment">                                                         _ HS-DSCH mode: Reserved.</span>
<a name="l00818"></a>00818 <span class="comment">                                                         _ HS-SCCH mode: Reserved.</span>
<a name="l00819"></a>00819 <span class="comment">                                                         _ LTE mode: invalid PATTERN_5 for E-PDCCH task, valid range is [0,4]. */</span>
<a name="l00820"></a>00820     uint64_t <a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#a082101a097dce1d76ad2a921ad2022bc">error49</a>                      : 1;  <span class="comment">/**&lt; _ CCTrCH mode: invalid FEC.</span>
<a name="l00821"></a>00821 <span class="comment">                                                         _ HS-DSCH mode: Reserved.</span>
<a name="l00822"></a>00822 <span class="comment">                                                         _ HS-SCCH mode: Reserved.</span>
<a name="l00823"></a>00823 <span class="comment">                                                         _ LTE mode: invalid PATTERN_4 for E-PDCCH task, valid range is [0,4]. */</span>
<a name="l00824"></a>00824     uint64_t <a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#a4814494ff04803e42bb7f123dca5128e">error48</a>                      : 1;  <span class="comment">/**&lt; _ CCTrCH mode: invalid M, valid range is [0,96].</span>
<a name="l00825"></a>00825 <span class="comment">                                                         _ HS-DSCH mode: Reserved.</span>
<a name="l00826"></a>00826 <span class="comment">                                                         _ HS-SCCH mode: Reserved.</span>
<a name="l00827"></a>00827 <span class="comment">                                                         _ LTE mode: invalid PATTERN_3 for E-PDCCH task, valid range is [0,4]. */</span>
<a name="l00828"></a>00828     uint64_t <a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#a599ff57e13d2972902b60f1797476f92">error47</a>                      : 1;  <span class="comment">/**&lt; _ CCTrCH mode: Reserved.</span>
<a name="l00829"></a>00829 <span class="comment">                                                         _ HS-DSCH mode: Reserved.</span>
<a name="l00830"></a>00830 <span class="comment">                                                         _ HS-SCCH mode: Reserved.</span>
<a name="l00831"></a>00831 <span class="comment">                                                         _ LTE mode: invalid PATTERN_2 for E-PDCCH task, valid range is [0,4]. */</span>
<a name="l00832"></a>00832     uint64_t <a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#a60f06c0f62f50942e4d5788564547815">error46</a>                      : 1;  <span class="comment">/**&lt; _ CCTrCH mode: Reserved.</span>
<a name="l00833"></a>00833 <span class="comment">                                                         _ HS-DSCH mode: Reserved.</span>
<a name="l00834"></a>00834 <span class="comment">                                                         _ HS-SCCH mode: Reserved.</span>
<a name="l00835"></a>00835 <span class="comment">                                                         _ LTE mode: invalid PATTERN_1 for E-PDCCH task, valid range is [0,4]. */</span>
<a name="l00836"></a>00836     uint64_t <a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#a45308712310c12c0264388d27490ac02">error45</a>                      : 1;  <span class="comment">/**&lt; _ CCTrCH mode: Reserved.</span>
<a name="l00837"></a>00837 <span class="comment">                                                         _ HS-DSCH mode: Reserved.</span>
<a name="l00838"></a>00838 <span class="comment">                                                         _ HS-SCCH mode: Reserved.</span>
<a name="l00839"></a>00839 <span class="comment">                                                         _ LTE mode: invalid PATTERN_0 for E-PDCCH task, valid range is [0,4]. */</span>
<a name="l00840"></a>00840     uint64_t <a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#afb671dcb585373c3ab581fb65023c4d5">error44</a>                      : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l00841"></a>00841     uint64_t <a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#aed21def9516ce9c3551c29c50c9922bb">error43</a>                      : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l00842"></a>00842     uint64_t <a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#abaa323825c99414ce96396ff23a992a6">error42</a>                      : 1;  <span class="comment">/**&lt; _ CCTrCH mode: Reserved.</span>
<a name="l00843"></a>00843 <span class="comment">                                                         _ HS-DSCH mode: Reserved.</span>
<a name="l00844"></a>00844 <span class="comment">                                                         _ HS-SCCH mode: Reserved.</span>
<a name="l00845"></a>00845 <span class="comment">                                                         _ LTE mode: E-PDCCH task, invalid IN_BY_O. */</span>
<a name="l00846"></a>00846     uint64_t <a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#a6afa6c4be95ac2334b24682ca9d49c5f">error41</a>                      : 1;  <span class="comment">/**&lt; _ CCTrCH mode: Reserved.</span>
<a name="l00847"></a>00847 <span class="comment">                                                         _ HS-DSCH mode: Reserved.</span>
<a name="l00848"></a>00848 <span class="comment">                                                         _ HS-SCCH mode: Reserved.</span>
<a name="l00849"></a>00849 <span class="comment">                                                         _ LTE mode: E-PDCCH task, invalid IN_BI_O. */</span>
<a name="l00850"></a>00850     uint64_t <a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#a456cf34bd40a687cd383ec90a19da815">error40</a>                      : 1;  <span class="comment">/**&lt; _ CCTrCH mode: Reserved.</span>
<a name="l00851"></a>00851 <span class="comment">                                                         _ HS-DSCH mode: Reserved.</span>
<a name="l00852"></a>00852 <span class="comment">                                                         _ HS-SCCH mode: Reserved.</span>
<a name="l00853"></a>00853 <span class="comment">                                                         _ LTE mode: E-PDCCH task, invalid NRB, valid range is [1,16]. */</span>
<a name="l00854"></a>00854     uint64_t <a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#a77c85b56eaf933ed22e2135343ae984f">error39</a>                      : 1;  <span class="comment">/**&lt; _ CCTrCH mode: Reserved.</span>
<a name="l00855"></a>00855 <span class="comment">                                                         _ HS-DSCH mode: Reserved.</span>
<a name="l00856"></a>00856 <span class="comment">                                                         _ HS-SCCH mode: Reserved.</span>
<a name="l00857"></a>00857 <span class="comment">                                                         _ LTE mode: E-PDCCH task, invalid EDCI, valid range is [1,64]. */</span>
<a name="l00858"></a>00858     uint64_t <a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#a7d8ba14ec8f79f65bbe032cbffc55e77">error38</a>                      : 1;  <span class="comment">/**&lt; _ CCTrCH mode: Reserved.</span>
<a name="l00859"></a>00859 <span class="comment">                                                         _ HS-DSCH mode: Reserved.</span>
<a name="l00860"></a>00860 <span class="comment">                                                         _ HS-SCCH mode: Reserved.</span>
<a name="l00861"></a>00861 <span class="comment">                                                         _ LTE mode: Reserved. */</span>
<a name="l00862"></a>00862     uint64_t <a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#a115436daada7657f65dc7d4bfea56811">error37</a>                      : 1;  <span class="comment">/**&lt; _ CCTrCH mode: Reserved.</span>
<a name="l00863"></a>00863 <span class="comment">                                                         _ HS-DSCH mode: invalid SYMB_BYTE_ALIGN.</span>
<a name="l00864"></a>00864 <span class="comment">                                                         _ HS-SCCH mode: Reserved.</span>
<a name="l00865"></a>00865 <span class="comment">                                                         _ LTE mode: PDCCH task, invalid IN_BY_O. */</span>
<a name="l00866"></a>00866     uint64_t <a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#ae3fabf454b151cbfcc2c62bf6c19a2a1">error36</a>                      : 1;  <span class="comment">/**&lt; _ CCTrCH mode: Reserved.</span>
<a name="l00867"></a>00867 <span class="comment">                                                         _ HS-DSCH mode: invalid CONSTELL, valid range is [0,3].</span>
<a name="l00868"></a>00868 <span class="comment">                                                         _ HS-SCCH mode: Reserved.</span>
<a name="l00869"></a>00869 <span class="comment">                                                         _ LTE mode: PDCCH task, invalid IN_BI_O. */</span>
<a name="l00870"></a>00870     uint64_t <a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#a52c07f93df03ca24edb8a3a6911b2382">error35</a>                      : 1;  <span class="comment">/**&lt; _ CCTrCH mode: Reserved.</span>
<a name="l00871"></a>00871 <span class="comment">                                                         _ HS-DSCH mode: invalid QM, valid values are [2,4,6].</span>
<a name="l00872"></a>00872 <span class="comment">                                                         _ HS-SCCH mode: Reserved.</span>
<a name="l00873"></a>00873 <span class="comment">                                                         _ LTE mode: Reserved. */</span>
<a name="l00874"></a>00874     uint64_t <a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#a27567aca80398a4bc4251214ff423d1b">error34</a>                      : 1;  <span class="comment">/**&lt; _ CCTrCH mode: Reserved.</span>
<a name="l00875"></a>00875 <span class="comment">                                                         _ HS-DSCH mode: invalid P, valid range is [1,15].</span>
<a name="l00876"></a>00876 <span class="comment">                                                         _ HS-SCCH mode: Reserved.</span>
<a name="l00877"></a>00877 <span class="comment">                                                         _ LTE mode: PDCCH task, invalid NRB, valid range is [6,100]. */</span>
<a name="l00878"></a>00878     uint64_t <a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#a7f4a3dc33e1f8965ed136017e5ab8dad">error33</a>                      : 1;  <span class="comment">/**&lt; _ CCTrCH mode: Reserved.</span>
<a name="l00879"></a>00879 <span class="comment">                                                         _ HS-DSCH mode: invalid BYPS_SEG.</span>
<a name="l00880"></a>00880 <span class="comment">                                                         _ HS-SCCH mode: Reserved.</span>
<a name="l00881"></a>00881 <span class="comment">                                                         _ LTE mode: PDCCH task, invalid REG_PAT, valid range is [0,8]. */</span>
<a name="l00882"></a>00882     uint64_t <a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#a22c6511f011c5507512bb3ce10f07d3f">error32</a>                      : 1;  <span class="comment">/**&lt; _ CCTrCH mode: Reserved.</span>
<a name="l00883"></a>00883 <span class="comment">                                                         _ HS-DSCH mode: invalid NDATA, valid range is [960,43200].</span>
<a name="l00884"></a>00884 <span class="comment">                                                         _ HS-SCCH mode: Reserved.</span>
<a name="l00885"></a>00885 <span class="comment">                                                         _ LTE mode: PDCCH task, invalid BYPS_MAP. */</span>
<a name="l00886"></a>00886     uint64_t <a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#a5b802cbac049b63bca4f6e24d56c438a">error31</a>                      : 1;  <span class="comment">/**&lt; _ CCTrCH mode: error in parameters for TrCH 15.</span>
<a name="l00887"></a>00887 <span class="comment">                                                         _ HSDCCH mode: invalid NR, valid range is [0,6].</span>
<a name="l00888"></a>00888 <span class="comment">                                                         _ HSSSCH mode: Reserved.</span>
<a name="l00889"></a>00889 <span class="comment">                                                         _ LTE mode: Reserved. */</span>
<a name="l00890"></a>00890     uint64_t <a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#a01bbc3ca2484c3e88526cd8b990c84fc">error30</a>                      : 1;  <span class="comment">/**&lt; _ CCTrCH mode: error in parameters for TrCH 14.</span>
<a name="l00891"></a>00891 <span class="comment">                                                         _ HS-DSCH mode: Reserved.</span>
<a name="l00892"></a>00892 <span class="comment">                                                         _ HS-SCCH mode: Reserved.</span>
<a name="l00893"></a>00893 <span class="comment">                                                         _ LTE mode: PDCCH task, invalid QUAD, valid range is [9,800]. */</span>
<a name="l00894"></a>00894     uint64_t <a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#a378a0c3e113611f32baf4a7cdb6cd7d4">error29</a>                      : 1;  <span class="comment">/**&lt; _ CCTrCH mode: error in parameters for TrCH 13.</span>
<a name="l00895"></a>00895 <span class="comment">                                                         _ HS-DSCH mode: Reserved.</span>
<a name="l00896"></a>00896 <span class="comment">                                                         _ HS-SCCH mode: Reserved.</span>
<a name="l00897"></a>00897 <span class="comment">                                                         _ LTE mode: PDCCH task, invalid PCELL, valid range is [0,791]. */</span>
<a name="l00898"></a>00898     uint64_t <a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#ac62c7bfc5f8616aa4811a32fd812920e">error28</a>                      : 1;  <span class="comment">/**&lt; _ CCTrCH mode: error in parameters for TrCH 12.</span>
<a name="l00899"></a>00899 <span class="comment">                                                         _ HS-DSCH mode: Reserved.</span>
<a name="l00900"></a>00900 <span class="comment">                                                         _ HS-SCCH mode: Reserved.</span>
<a name="l00901"></a>00901 <span class="comment">                                                         _ LTE mode: Reserved. */</span>
<a name="l00902"></a>00902     uint64_t <a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#a761f051b7c625002b2e9ee61261f0d10">error27</a>                      : 1;  <span class="comment">/**&lt; _ CCTrCH mode: error in parameters for TrCH 11.</span>
<a name="l00903"></a>00903 <span class="comment">                                                         _ HS-DSCH mode: Reserved.</span>
<a name="l00904"></a>00904 <span class="comment">                                                         _ HS-SCCH mode: Reserved.</span>
<a name="l00905"></a>00905 <span class="comment">                                                         _ LTE mode: PDCCH task, invalid BYPS_PDCCH */</span>
<a name="l00906"></a>00906     uint64_t <a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#a532ea25c2100d4a69bced579805acd4f">error26</a>                      : 1;  <span class="comment">/**&lt; _ CCTrCH mode: error in parameters for TrCH 10.</span>
<a name="l00907"></a>00907 <span class="comment">                                                         _ HS-DSCH mode: Reserved.</span>
<a name="l00908"></a>00908 <span class="comment">                                                         _ HS-SCCH mode: Reserved.</span>
<a name="l00909"></a>00909 <span class="comment">                                                         _ LTE mode: PDCCH task, invalid DCI, valid range is [1,88]. */</span>
<a name="l00910"></a>00910     uint64_t <a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#a5e7ede368e0156eff4ef452e0b9306b2">error25</a>                      : 1;  <span class="comment">/**&lt; _ CCTrCH mode: error in parameters for TrCH 9.</span>
<a name="l00911"></a>00911 <span class="comment">                                                         _ HS-DSCH mode: Reserved.</span>
<a name="l00912"></a>00912 <span class="comment">                                                         _ HS-SCCH mode: Reserved.</span>
<a name="l00913"></a>00913 <span class="comment">                                                         _ LTE mode: Reserved. */</span>
<a name="l00914"></a>00914     uint64_t <a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#ab8568a3ea53a2e103ef78df47454a19d">error24</a>                      : 1;  <span class="comment">/**&lt; _ CCTrCH mode: error in parameters for TrCH 8.</span>
<a name="l00915"></a>00915 <span class="comment">                                                         _ HS-DSCH mode: Reserved.</span>
<a name="l00916"></a>00916 <span class="comment">                                                         _ HS-SCCH mode: Reserved.</span>
<a name="l00917"></a>00917 <span class="comment">                                                         _ LTE mode: Reserved. */</span>
<a name="l00918"></a>00918     uint64_t <a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#a52736193d4550a6a1e44b00b88d670a2">error23</a>                      : 1;  <span class="comment">/**&lt; _ CCTrCH mode: error in parameters for TrCH 7.</span>
<a name="l00919"></a>00919 <span class="comment">                                                         _ HS-DSCH mode: Reserved.</span>
<a name="l00920"></a>00920 <span class="comment">                                                         _ HS-SCCH mode: Reserved.</span>
<a name="l00921"></a>00921 <span class="comment">                                                         _ LTE mode: PDSCH task, invalid FILLER, valid range is [0,min(K-1,63)]. */</span>
<a name="l00922"></a>00922     uint64_t <a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#aa20e7c548d92ed0c1ef2691159408195">error22</a>                      : 1;  <span class="comment">/**&lt; _ CCTrCH mode: error in parameters for TrCH 6.</span>
<a name="l00923"></a>00923 <span class="comment">                                                         _ HS-DSCH mode: Reserved.</span>
<a name="l00924"></a>00924 <span class="comment">                                                         _ HS-SCCH mode: Reserved.</span>
<a name="l00925"></a>00925 <span class="comment">                                                         _ LTE mode: Reserved. */</span>
<a name="l00926"></a>00926     uint64_t <a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#a2dd58f57f5bd1ba1159a6ebefdd7db94">error21</a>                      : 1;  <span class="comment">/**&lt; _ CCTrCH mode: error in parameters for TrCH 5.</span>
<a name="l00927"></a>00927 <span class="comment">                                                         _ HS-DSCH mode: Reserved.</span>
<a name="l00928"></a>00928 <span class="comment">                                                         _ HS-SCCH mode: Reserved.</span>
<a name="l00929"></a>00929 <span class="comment">                                                         _ LTE mode: PDSCH task, invalid BYPS_SCRM. */</span>
<a name="l00930"></a>00930     uint64_t <a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#aaf1090ed7e094af9ee0a5f0ec292a3d1">error20</a>                      : 1;  <span class="comment">/**&lt; _ CCTrCH mode: error in parameters for TrCH 4.</span>
<a name="l00931"></a>00931 <span class="comment">                                                         _ HS-DSCH mode: Reserved.</span>
<a name="l00932"></a>00932 <span class="comment">                                                         _ HS-SCCH mode: Reserved.</span>
<a name="l00933"></a>00933 <span class="comment">                                                         _ LTE mode: PDSCH task, invalid IN_BY_O. */</span>
<a name="l00934"></a>00934     uint64_t <a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#a87d6e997bcd6d9e0b10ab85d64da5587">error19</a>                      : 1;  <span class="comment">/**&lt; _ CCTrCH mode: error in parameters for TrCH 3.</span>
<a name="l00935"></a>00935 <span class="comment">                                                         _ HS-DSCH mode: Reserved.</span>
<a name="l00936"></a>00936 <span class="comment">                                                         _ HS-SCCH mode: Reserved.</span>
<a name="l00937"></a>00937 <span class="comment">                                                         _ LTE mode: PDSCH task, invalid IN_BI_O. */</span>
<a name="l00938"></a>00938     uint64_t <a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#a408028046715787ddc2d68ba4b2fed39">error18</a>                      : 1;  <span class="comment">/**&lt; _ CCTrCH mode: error in parameters for TrCH 2.</span>
<a name="l00939"></a>00939 <span class="comment">                                                         _ HS-DSCH mode: Reserved.</span>
<a name="l00940"></a>00940 <span class="comment">                                                         _ HS-SCCH mode: Reserved.</span>
<a name="l00941"></a>00941 <span class="comment">                                                         _ LTE mode: PDSCH task, invalid SYMB_BYTE_ALIGN. */</span>
<a name="l00942"></a>00942     uint64_t <a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#ae2042fdc19b0c3c7f0a9888f5cb69bb3">error17</a>                      : 1;  <span class="comment">/**&lt; _ CCTrCH mode: error in parameters for TrCH 1.</span>
<a name="l00943"></a>00943 <span class="comment">                                                         _ HS-DSCH mode: Reserved.</span>
<a name="l00944"></a>00944 <span class="comment">                                                         _ HS-SCCH mode: Reserved.</span>
<a name="l00945"></a>00945 <span class="comment">                                                         _ LTE mode: PDSCH task, invalid QM, valid values are [2,4,6,8]. */</span>
<a name="l00946"></a>00946     uint64_t <a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#ae5a863f877dad1cc0ca191d1cc844f8c">error16</a>                      : 1;  <span class="comment">/**&lt; _ CCTrCH mode: error in parameters for TrCH 0.</span>
<a name="l00947"></a>00947 <span class="comment">                                                         _ HS-DSCH mode: Reserved.</span>
<a name="l00948"></a>00948 <span class="comment">                                                         _ HS-SCCH mode: Reserved.</span>
<a name="l00949"></a>00949 <span class="comment">                                                         _ LTE mode: PDSCH task, invalid NL, valid range is [1,4]. */</span>
<a name="l00950"></a>00950     uint64_t <a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#a9b03e2985397a442fc7b11ddc33d61db">error15</a>                      : 1;  <span class="comment">/**&lt; _ CCTrCH mode: Reserved.</span>
<a name="l00951"></a>00951 <span class="comment">                                                         _ HS-DSCH mode: Reserved.</span>
<a name="l00952"></a>00952 <span class="comment">                                                         _ HS-SCCH mode: Reserved.</span>
<a name="l00953"></a>00953 <span class="comment">                                                         _ LTE mode: PDSCH task, invalid GAMMA, valid range is [0,NUM_CB-1]. */</span>
<a name="l00954"></a>00954     uint64_t <a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#a799af764b9b005bb6a34fe8177bbe4f7">error14</a>                      : 1;  <span class="comment">/**&lt; _ CCTrCH mode: Reserved.</span>
<a name="l00955"></a>00955 <span class="comment">                                                         _ HS-DSCH mode: invalid PUNCT_REP.</span>
<a name="l00956"></a>00956 <span class="comment">                                                         _ HS-SCCH mode: Reserved.</span>
<a name="l00957"></a>00957 <span class="comment">                                                         _ LTE mode: PDSCH task, invalid RM_E. */</span>
<a name="l00958"></a>00958     uint64_t <a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#ada9671603293497fd2071336adb42e7b">error13</a>                      : 1;  <span class="comment">/**&lt; _ CCTrCH mode: Reserved.</span>
<a name="l00959"></a>00959 <span class="comment">                                                         _ HS-DSCH mode: invalid FILLER, valid range is [0,40].</span>
<a name="l00960"></a>00960 <span class="comment">                                                         _ HS-SCCH mode: Reserved.</span>
<a name="l00961"></a>00961 <span class="comment">                                                         _ LTE mode: PDSCH task, invalid G. */</span>
<a name="l00962"></a>00962     uint64_t <a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#ae92a9e2208d837bb772ffa612833650d">error12</a>                      : 1;  <span class="comment">/**&lt; _ CCTrCH mode: Reserved.</span>
<a name="l00963"></a>00963 <span class="comment">                                                         _ HS-DSCH mode: invalid K, valid range is [40,5114].</span>
<a name="l00964"></a>00964 <span class="comment">                                                         _ HS-SCCH mode: Reserved.</span>
<a name="l00965"></a>00965 <span class="comment">                                                         _ LTE mode: Reserved. */</span>
<a name="l00966"></a>00966     uint64_t <a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#aa3fe4814387b13a4096b0b847f1d65d6">error11</a>                      : 1;  <span class="comment">/**&lt; _ CCTrCH mode: Reserved.</span>
<a name="l00967"></a>00967 <span class="comment">                                                         _ HS-DSCH mode: invalid NUM_CB, valid range is [1,9].</span>
<a name="l00968"></a>00968 <span class="comment">                                                         _ HS-SCCH mode: Reserved.</span>
<a name="l00969"></a>00969 <span class="comment">                                                         _ LTE mode: PDSCH task, invalid RV_IDX. */</span>
<a name="l00970"></a>00970     uint64_t <a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#afd7e3c9736a48123d1213bae617fe624">error10</a>                      : 1;  <span class="comment">/**&lt; _ CCTrCH mode: invalid BYPS_SEG.</span>
<a name="l00971"></a>00971 <span class="comment">                                                         _ HS-DSCH mode: invalid TB_BITS, valid range is [1,42192].</span>
<a name="l00972"></a>00972 <span class="comment">                                                         _ HS-SCCH mode: Reserved.</span>
<a name="l00973"></a>00973 <span class="comment">                                                         _ LTE mode: PDSCH task, invalid BYPS_RV. */</span>
<a name="l00974"></a>00974     uint64_t <a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#a2dc8791b26193838d9890228d90aea09">error9</a>                       : 1;  <span class="comment">/**&lt; _ CCTrCH mode: Reserved.</span>
<a name="l00975"></a>00975 <span class="comment">                                                         _ HS-DSCH mode: Reserved.</span>
<a name="l00976"></a>00976 <span class="comment">                                                         _ HS-SCCH mode: Reserved.</span>
<a name="l00977"></a>00977 <span class="comment">                                                         _ LTE mode: PDSCH task, invalid BYPS_RM. */</span>
<a name="l00978"></a>00978     uint64_t <a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#a62b11c3a171bc8ab66fb5a07c2fac6a5">error8</a>                       : 1;  <span class="comment">/**&lt; _ CCTrCH mode: invalid U, valid range is [30,19080].</span>
<a name="l00979"></a>00979 <span class="comment">                                                         _ HS-DSCH mode: invalid CRC_METHOD.</span>
<a name="l00980"></a>00980 <span class="comment">                                                         _ HS-SCCH mode: Reserved.</span>
<a name="l00981"></a>00981 <span class="comment">                                                         _ LTE mode: PDSCH task, invalid BYPS_CB_CRC. */</span>
<a name="l00982"></a>00982     uint64_t <a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#a596664615eb531650fbe757ede89d95a">error7</a>                       : 1;  <span class="comment">/**&lt; _ CCTrCH mode: invalid P, valid range is [1,3].</span>
<a name="l00983"></a>00983 <span class="comment">                                                         _ HS-DSCH mode: invalid CB_MODE.</span>
<a name="l00984"></a>00984 <span class="comment">                                                         _ HS-SCCH mode: Reserved.</span>
<a name="l00985"></a>00985 <span class="comment">                                                         _ LTE mode: PDSCH task, invalid CB_MODE. */</span>
<a name="l00986"></a>00986     uint64_t <a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#a3f29eec2c2c6f54af4a304886138b92d">error6</a>                       : 1;  <span class="comment">/**&lt; _ CCTrCH mode: invalid FLEX.</span>
<a name="l00987"></a>00987 <span class="comment">                                                         _ HS-DSCH mode: invalid BYPS_SCRM.</span>
<a name="l00988"></a>00988 <span class="comment">                                                         _ HS-SCCH mode: Reserved.</span>
<a name="l00989"></a>00989 <span class="comment">                                                         _ LTE mode: PDSCH task, invalid BYPS_CRC. */</span>
<a name="l00990"></a>00990     uint64_t <a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#a05cc7d75a579a9d2e799341d2fbd2d68">error5</a>                       : 1;  <span class="comment">/**&lt; _ CCTrCH mode: invalid OUT_BY_O.</span>
<a name="l00991"></a>00991 <span class="comment">                                                         _ HS-DSCH mode: invalid BYPS_CRC.</span>
<a name="l00992"></a>00992 <span class="comment">                                                         _ HS-SCCH mode: Reserved.</span>
<a name="l00993"></a>00993 <span class="comment">                                                         _ LTE mode: PDSCH task, invalid K, valid range is [40,6144]. */</span>
<a name="l00994"></a>00994     uint64_t <a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#a18d8afa25de26e0586898e9f6d1436ab">error4</a>                       : 1;  <span class="comment">/**&lt; _ CCTrCH mode: invalid OUT_BI_O.</span>
<a name="l00995"></a>00995 <span class="comment">                                                         _ HS-DSCH mode: invalid OUT_BY_O.</span>
<a name="l00996"></a>00996 <span class="comment">                                                         _ HS-SCCH mode: Reserved.</span>
<a name="l00997"></a>00997 <span class="comment">                                                         _ LTE mode: PDSCH task, invalid PAYLOAD, valid range is [1,1048552]. */</span>
<a name="l00998"></a>00998     uint64_t <a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#abc3a55217f9e5c34c839791bdd6d2e89">error3</a>                       : 1;  <span class="comment">/**&lt; _ CCTrCH mode: invalid IN_BY_O.</span>
<a name="l00999"></a>00999 <span class="comment">                                                         _ HS-DSCH mode: invalid OUT_BI_O.</span>
<a name="l01000"></a>01000 <span class="comment">                                                         _ HS-SCCH mode: invalid OUT_BY_O.</span>
<a name="l01001"></a>01001 <span class="comment">                                                         _ LTE mode: PDSCH task, invalid NUM_CB, valid range is [1,171]. */</span>
<a name="l01002"></a>01002     uint64_t <a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#a1f2ea2596c5a8bbf44c1e3c80955531e">error2</a>                       : 1;  <span class="comment">/**&lt; _ CCTrCH mode: invalid IN_BI_O.</span>
<a name="l01003"></a>01003 <span class="comment">                                                         _ HS-DSCH mode: invalid IN_BY_O.</span>
<a name="l01004"></a>01004 <span class="comment">                                                         _ HS-SCCH mode: invalid OUT_BI_O.</span>
<a name="l01005"></a>01005 <span class="comment">                                                         _ LTE mode: Reserved. */</span>
<a name="l01006"></a>01006     uint64_t <a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#a888846506e286da1a2ca1f46db13ba6b">error1</a>                       : 1;  <span class="comment">/**&lt; _ CCTrCH mode: invalid NUM_TRCH, valid range is [1,16].</span>
<a name="l01007"></a>01007 <span class="comment">                                                         _ HS-DSCH mode: invalid IN_BI_O.</span>
<a name="l01008"></a>01008 <span class="comment">                                                         _ HS-SCCH mode: invalid FORMAT, valid range is [0,7].</span>
<a name="l01009"></a>01009 <span class="comment">                                                         _ LTE mode: invalid payload block size. */</span>
<a name="l01010"></a>01010     uint64_t <a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#a042393981ff8a7afed462da34092ab3a">error0</a>                       : 1;  <span class="comment">/**&lt; Invalid TASK_TYPE, valid range is [0x0,0xB]. */</span>
<a name="l01011"></a>01011 <span class="preprocessor">#else</span>
<a name="l01012"></a><a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#a042393981ff8a7afed462da34092ab3a">01012</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#a042393981ff8a7afed462da34092ab3a">error0</a>                       : 1;
<a name="l01013"></a><a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#a888846506e286da1a2ca1f46db13ba6b">01013</a>     uint64_t <a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#a888846506e286da1a2ca1f46db13ba6b">error1</a>                       : 1;
<a name="l01014"></a><a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#a1f2ea2596c5a8bbf44c1e3c80955531e">01014</a>     uint64_t <a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#a1f2ea2596c5a8bbf44c1e3c80955531e">error2</a>                       : 1;
<a name="l01015"></a><a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#abc3a55217f9e5c34c839791bdd6d2e89">01015</a>     uint64_t <a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#abc3a55217f9e5c34c839791bdd6d2e89">error3</a>                       : 1;
<a name="l01016"></a><a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#a18d8afa25de26e0586898e9f6d1436ab">01016</a>     uint64_t <a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#a18d8afa25de26e0586898e9f6d1436ab">error4</a>                       : 1;
<a name="l01017"></a><a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#a05cc7d75a579a9d2e799341d2fbd2d68">01017</a>     uint64_t <a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#a05cc7d75a579a9d2e799341d2fbd2d68">error5</a>                       : 1;
<a name="l01018"></a><a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#a3f29eec2c2c6f54af4a304886138b92d">01018</a>     uint64_t <a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#a3f29eec2c2c6f54af4a304886138b92d">error6</a>                       : 1;
<a name="l01019"></a><a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#a596664615eb531650fbe757ede89d95a">01019</a>     uint64_t <a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#a596664615eb531650fbe757ede89d95a">error7</a>                       : 1;
<a name="l01020"></a><a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#a62b11c3a171bc8ab66fb5a07c2fac6a5">01020</a>     uint64_t <a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#a62b11c3a171bc8ab66fb5a07c2fac6a5">error8</a>                       : 1;
<a name="l01021"></a><a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#a2dc8791b26193838d9890228d90aea09">01021</a>     uint64_t <a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#a2dc8791b26193838d9890228d90aea09">error9</a>                       : 1;
<a name="l01022"></a><a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#afd7e3c9736a48123d1213bae617fe624">01022</a>     uint64_t <a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#afd7e3c9736a48123d1213bae617fe624">error10</a>                      : 1;
<a name="l01023"></a><a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#aa3fe4814387b13a4096b0b847f1d65d6">01023</a>     uint64_t <a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#aa3fe4814387b13a4096b0b847f1d65d6">error11</a>                      : 1;
<a name="l01024"></a><a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#ae92a9e2208d837bb772ffa612833650d">01024</a>     uint64_t <a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#ae92a9e2208d837bb772ffa612833650d">error12</a>                      : 1;
<a name="l01025"></a><a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#ada9671603293497fd2071336adb42e7b">01025</a>     uint64_t <a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#ada9671603293497fd2071336adb42e7b">error13</a>                      : 1;
<a name="l01026"></a><a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#a799af764b9b005bb6a34fe8177bbe4f7">01026</a>     uint64_t <a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#a799af764b9b005bb6a34fe8177bbe4f7">error14</a>                      : 1;
<a name="l01027"></a><a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#a9b03e2985397a442fc7b11ddc33d61db">01027</a>     uint64_t <a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#a9b03e2985397a442fc7b11ddc33d61db">error15</a>                      : 1;
<a name="l01028"></a><a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#ae5a863f877dad1cc0ca191d1cc844f8c">01028</a>     uint64_t <a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#ae5a863f877dad1cc0ca191d1cc844f8c">error16</a>                      : 1;
<a name="l01029"></a><a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#ae2042fdc19b0c3c7f0a9888f5cb69bb3">01029</a>     uint64_t <a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#ae2042fdc19b0c3c7f0a9888f5cb69bb3">error17</a>                      : 1;
<a name="l01030"></a><a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#a408028046715787ddc2d68ba4b2fed39">01030</a>     uint64_t <a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#a408028046715787ddc2d68ba4b2fed39">error18</a>                      : 1;
<a name="l01031"></a><a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#a87d6e997bcd6d9e0b10ab85d64da5587">01031</a>     uint64_t <a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#a87d6e997bcd6d9e0b10ab85d64da5587">error19</a>                      : 1;
<a name="l01032"></a><a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#aaf1090ed7e094af9ee0a5f0ec292a3d1">01032</a>     uint64_t <a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#aaf1090ed7e094af9ee0a5f0ec292a3d1">error20</a>                      : 1;
<a name="l01033"></a><a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#a2dd58f57f5bd1ba1159a6ebefdd7db94">01033</a>     uint64_t <a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#a2dd58f57f5bd1ba1159a6ebefdd7db94">error21</a>                      : 1;
<a name="l01034"></a><a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#aa20e7c548d92ed0c1ef2691159408195">01034</a>     uint64_t <a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#aa20e7c548d92ed0c1ef2691159408195">error22</a>                      : 1;
<a name="l01035"></a><a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#a52736193d4550a6a1e44b00b88d670a2">01035</a>     uint64_t <a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#a52736193d4550a6a1e44b00b88d670a2">error23</a>                      : 1;
<a name="l01036"></a><a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#ab8568a3ea53a2e103ef78df47454a19d">01036</a>     uint64_t <a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#ab8568a3ea53a2e103ef78df47454a19d">error24</a>                      : 1;
<a name="l01037"></a><a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#a5e7ede368e0156eff4ef452e0b9306b2">01037</a>     uint64_t <a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#a5e7ede368e0156eff4ef452e0b9306b2">error25</a>                      : 1;
<a name="l01038"></a><a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#a532ea25c2100d4a69bced579805acd4f">01038</a>     uint64_t <a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#a532ea25c2100d4a69bced579805acd4f">error26</a>                      : 1;
<a name="l01039"></a><a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#a761f051b7c625002b2e9ee61261f0d10">01039</a>     uint64_t <a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#a761f051b7c625002b2e9ee61261f0d10">error27</a>                      : 1;
<a name="l01040"></a><a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#ac62c7bfc5f8616aa4811a32fd812920e">01040</a>     uint64_t <a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#ac62c7bfc5f8616aa4811a32fd812920e">error28</a>                      : 1;
<a name="l01041"></a><a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#a378a0c3e113611f32baf4a7cdb6cd7d4">01041</a>     uint64_t <a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#a378a0c3e113611f32baf4a7cdb6cd7d4">error29</a>                      : 1;
<a name="l01042"></a><a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#a01bbc3ca2484c3e88526cd8b990c84fc">01042</a>     uint64_t <a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#a01bbc3ca2484c3e88526cd8b990c84fc">error30</a>                      : 1;
<a name="l01043"></a><a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#a5b802cbac049b63bca4f6e24d56c438a">01043</a>     uint64_t <a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#a5b802cbac049b63bca4f6e24d56c438a">error31</a>                      : 1;
<a name="l01044"></a><a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#a22c6511f011c5507512bb3ce10f07d3f">01044</a>     uint64_t <a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#a22c6511f011c5507512bb3ce10f07d3f">error32</a>                      : 1;
<a name="l01045"></a><a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#a7f4a3dc33e1f8965ed136017e5ab8dad">01045</a>     uint64_t <a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#a7f4a3dc33e1f8965ed136017e5ab8dad">error33</a>                      : 1;
<a name="l01046"></a><a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#a27567aca80398a4bc4251214ff423d1b">01046</a>     uint64_t <a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#a27567aca80398a4bc4251214ff423d1b">error34</a>                      : 1;
<a name="l01047"></a><a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#a52c07f93df03ca24edb8a3a6911b2382">01047</a>     uint64_t <a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#a52c07f93df03ca24edb8a3a6911b2382">error35</a>                      : 1;
<a name="l01048"></a><a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#ae3fabf454b151cbfcc2c62bf6c19a2a1">01048</a>     uint64_t <a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#ae3fabf454b151cbfcc2c62bf6c19a2a1">error36</a>                      : 1;
<a name="l01049"></a><a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#a115436daada7657f65dc7d4bfea56811">01049</a>     uint64_t <a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#a115436daada7657f65dc7d4bfea56811">error37</a>                      : 1;
<a name="l01050"></a><a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#a7d8ba14ec8f79f65bbe032cbffc55e77">01050</a>     uint64_t <a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#a7d8ba14ec8f79f65bbe032cbffc55e77">error38</a>                      : 1;
<a name="l01051"></a><a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#a77c85b56eaf933ed22e2135343ae984f">01051</a>     uint64_t <a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#a77c85b56eaf933ed22e2135343ae984f">error39</a>                      : 1;
<a name="l01052"></a><a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#a456cf34bd40a687cd383ec90a19da815">01052</a>     uint64_t <a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#a456cf34bd40a687cd383ec90a19da815">error40</a>                      : 1;
<a name="l01053"></a><a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#a6afa6c4be95ac2334b24682ca9d49c5f">01053</a>     uint64_t <a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#a6afa6c4be95ac2334b24682ca9d49c5f">error41</a>                      : 1;
<a name="l01054"></a><a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#abaa323825c99414ce96396ff23a992a6">01054</a>     uint64_t <a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#abaa323825c99414ce96396ff23a992a6">error42</a>                      : 1;
<a name="l01055"></a><a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#aed21def9516ce9c3551c29c50c9922bb">01055</a>     uint64_t <a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#aed21def9516ce9c3551c29c50c9922bb">error43</a>                      : 1;
<a name="l01056"></a><a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#afb671dcb585373c3ab581fb65023c4d5">01056</a>     uint64_t <a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#afb671dcb585373c3ab581fb65023c4d5">error44</a>                      : 1;
<a name="l01057"></a><a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#a45308712310c12c0264388d27490ac02">01057</a>     uint64_t <a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#a45308712310c12c0264388d27490ac02">error45</a>                      : 1;
<a name="l01058"></a><a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#a60f06c0f62f50942e4d5788564547815">01058</a>     uint64_t <a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#a60f06c0f62f50942e4d5788564547815">error46</a>                      : 1;
<a name="l01059"></a><a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#a599ff57e13d2972902b60f1797476f92">01059</a>     uint64_t <a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#a599ff57e13d2972902b60f1797476f92">error47</a>                      : 1;
<a name="l01060"></a><a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#a4814494ff04803e42bb7f123dca5128e">01060</a>     uint64_t <a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#a4814494ff04803e42bb7f123dca5128e">error48</a>                      : 1;
<a name="l01061"></a><a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#a082101a097dce1d76ad2a921ad2022bc">01061</a>     uint64_t <a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#a082101a097dce1d76ad2a921ad2022bc">error49</a>                      : 1;
<a name="l01062"></a><a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#a6798e08ad4c12e689ebd643b9b014f24">01062</a>     uint64_t <a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#a6798e08ad4c12e689ebd643b9b014f24">error50</a>                      : 1;
<a name="l01063"></a><a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#a3fa9ee3877b2d416fefaaeb60eabcf6b">01063</a>     uint64_t <a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#a3fa9ee3877b2d416fefaaeb60eabcf6b">error51</a>                      : 1;
<a name="l01064"></a><a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#a458f9e01826e00148467336417c5153b">01064</a>     uint64_t <a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#a458f9e01826e00148467336417c5153b">error52</a>                      : 1;
<a name="l01065"></a><a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#a0c15b5caad591d6fb37094888c2a7ed1">01065</a>     uint64_t <a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#a0c15b5caad591d6fb37094888c2a7ed1">error53</a>                      : 1;
<a name="l01066"></a><a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#afb7a13e90ce2dc411f94e261295de609">01066</a>     uint64_t <a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#afb7a13e90ce2dc411f94e261295de609">error54</a>                      : 1;
<a name="l01067"></a><a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#aa6ff4ce383212f85e2889e335da6340d">01067</a>     uint64_t <a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#aa6ff4ce383212f85e2889e335da6340d">error55</a>                      : 1;
<a name="l01068"></a><a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#a44888ea8e2fd6008e9599459ad56a520">01068</a>     uint64_t <a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#a44888ea8e2fd6008e9599459ad56a520">error56</a>                      : 1;
<a name="l01069"></a><a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#adba92ea812741e6ff71b66b01c3ce82e">01069</a>     uint64_t <a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#adba92ea812741e6ff71b66b01c3ce82e">error57</a>                      : 1;
<a name="l01070"></a><a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#a30667eedae7b2719c0732892f4704b2e">01070</a>     uint64_t <a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#a30667eedae7b2719c0732892f4704b2e">error58</a>                      : 1;
<a name="l01071"></a><a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#a2d91d018d16d21500f8458ad9c2aaa30">01071</a>     uint64_t <a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#a2d91d018d16d21500f8458ad9c2aaa30">error59</a>                      : 1;
<a name="l01072"></a><a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#a38c47c9ccc1da82c780d95797aa03434">01072</a>     uint64_t <a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#a38c47c9ccc1da82c780d95797aa03434">error60</a>                      : 1;
<a name="l01073"></a><a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#ae27c76d3dc89b1fd86c43ad8c299e856">01073</a>     uint64_t <a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html#ae27c76d3dc89b1fd86c43ad8c299e856">reserved_61_63</a>               : 3;
<a name="l01074"></a>01074 <span class="preprocessor">#endif</span>
<a name="l01075"></a>01075 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dencx__tc__config__err__flags__reg.html#af9aab38bb3662f6c805be944e5927964">s</a>;
<a name="l01076"></a><a class="code" href="unioncvmx__dencx__tc__config__err__flags__reg.html#aec338201b529c9cb507a8c3177f56a21">01076</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dencx__tc__config__err__flags__reg_1_1cvmx__dencx__tc__config__err__flags__reg__s.html">cvmx_dencx_tc_config_err_flags_reg_s</a> <a class="code" href="unioncvmx__dencx__tc__config__err__flags__reg.html#aec338201b529c9cb507a8c3177f56a21">cnf75xx</a>;
<a name="l01077"></a>01077 };
<a name="l01078"></a><a class="code" href="cvmx-dencx-defs_8h.html#aa490d5c68b7f466ba148ce08f9affb09">01078</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dencx__tc__config__err__flags__reg.html" title="cvmx_denc::_tc_config_err_flags_reg">cvmx_dencx_tc_config_err_flags_reg</a> <a class="code" href="unioncvmx__dencx__tc__config__err__flags__reg.html" title="cvmx_denc::_tc_config_err_flags_reg">cvmx_dencx_tc_config_err_flags_reg_t</a>;
<a name="l01079"></a>01079 <span class="comment"></span>
<a name="l01080"></a>01080 <span class="comment">/**</span>
<a name="l01081"></a>01081 <span class="comment"> * cvmx_denc#_tc_config_reg#</span>
<a name="l01082"></a>01082 <span class="comment"> *</span>
<a name="l01083"></a>01083 <span class="comment"> * TC task config registers.</span>
<a name="l01084"></a>01084 <span class="comment"> *</span>
<a name="l01085"></a>01085 <span class="comment"> */</span>
<a name="l01086"></a><a class="code" href="unioncvmx__dencx__tc__config__regx.html">01086</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dencx__tc__config__regx.html" title="cvmx_denc::_tc_config_reg#">cvmx_dencx_tc_config_regx</a> {
<a name="l01087"></a><a class="code" href="unioncvmx__dencx__tc__config__regx.html#ad0b009b6fa2d53eed5580c61212659de">01087</a>     uint64_t <a class="code" href="unioncvmx__dencx__tc__config__regx.html#ad0b009b6fa2d53eed5580c61212659de">u64</a>;
<a name="l01088"></a><a class="code" href="structcvmx__dencx__tc__config__regx_1_1cvmx__dencx__tc__config__regx__s.html">01088</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dencx__tc__config__regx_1_1cvmx__dencx__tc__config__regx__s.html">cvmx_dencx_tc_config_regx_s</a> {
<a name="l01089"></a>01089 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01090"></a>01090 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dencx__tc__config__regx_1_1cvmx__dencx__tc__config__regx__s.html#a82b513d400e15d9ed99693facb82ba61">entry</a>                        : 64; <span class="comment">/**&lt; Config bits. */</span>
<a name="l01091"></a>01091 <span class="preprocessor">#else</span>
<a name="l01092"></a><a class="code" href="structcvmx__dencx__tc__config__regx_1_1cvmx__dencx__tc__config__regx__s.html#a82b513d400e15d9ed99693facb82ba61">01092</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dencx__tc__config__regx_1_1cvmx__dencx__tc__config__regx__s.html#a82b513d400e15d9ed99693facb82ba61">entry</a>                        : 64;
<a name="l01093"></a>01093 <span class="preprocessor">#endif</span>
<a name="l01094"></a>01094 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dencx__tc__config__regx.html#a678156b0cf1245e4b1d318864b043fac">s</a>;
<a name="l01095"></a><a class="code" href="unioncvmx__dencx__tc__config__regx.html#a2fd223d760cb0a813a8a25ab390cf81e">01095</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dencx__tc__config__regx_1_1cvmx__dencx__tc__config__regx__s.html">cvmx_dencx_tc_config_regx_s</a>    <a class="code" href="unioncvmx__dencx__tc__config__regx.html#a2fd223d760cb0a813a8a25ab390cf81e">cnf75xx</a>;
<a name="l01096"></a>01096 };
<a name="l01097"></a><a class="code" href="cvmx-dencx-defs_8h.html#a52bd1439fce05e59291dd5db95b15621">01097</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dencx__tc__config__regx.html" title="cvmx_denc::_tc_config_reg#">cvmx_dencx_tc_config_regx</a> <a class="code" href="unioncvmx__dencx__tc__config__regx.html" title="cvmx_denc::_tc_config_reg#">cvmx_dencx_tc_config_regx_t</a>;
<a name="l01098"></a>01098 <span class="comment"></span>
<a name="l01099"></a>01099 <span class="comment">/**</span>
<a name="l01100"></a>01100 <span class="comment"> * cvmx_denc#_tc_control_reg</span>
<a name="l01101"></a>01101 <span class="comment"> *</span>
<a name="l01102"></a>01102 <span class="comment"> * This register configures the internal DENC encoder core.</span>
<a name="l01103"></a>01103 <span class="comment"> *</span>
<a name="l01104"></a>01104 <span class="comment"> */</span>
<a name="l01105"></a><a class="code" href="unioncvmx__dencx__tc__control__reg.html">01105</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dencx__tc__control__reg.html" title="cvmx_denc::_tc_control_reg">cvmx_dencx_tc_control_reg</a> {
<a name="l01106"></a><a class="code" href="unioncvmx__dencx__tc__control__reg.html#a98253b8113929ae727436c305eb5a64d">01106</a>     uint64_t <a class="code" href="unioncvmx__dencx__tc__control__reg.html#a98253b8113929ae727436c305eb5a64d">u64</a>;
<a name="l01107"></a><a class="code" href="structcvmx__dencx__tc__control__reg_1_1cvmx__dencx__tc__control__reg__s.html">01107</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dencx__tc__control__reg_1_1cvmx__dencx__tc__control__reg__s.html">cvmx_dencx_tc_control_reg_s</a> {
<a name="l01108"></a>01108 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01109"></a>01109 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dencx__tc__control__reg_1_1cvmx__dencx__tc__control__reg__s.html#a0c2ba04f9f4bba61ed641a314dc36e55">reserved_5_63</a>                : 59;
<a name="l01110"></a>01110     uint64_t <a class="code" href="structcvmx__dencx__tc__control__reg_1_1cvmx__dencx__tc__control__reg__s.html#a1fb39658dca3bf5b0f6b076e26c0a4a3">single_task_chnl_en</a>          : 1;  <span class="comment">/**&lt; When set to 1, the core will wait until idle before accepting a new job with a different TASK_TYPE. */</span>
<a name="l01111"></a>01111     uint64_t <a class="code" href="structcvmx__dencx__tc__control__reg_1_1cvmx__dencx__tc__control__reg__s.html#a0f538a4385b7dfd25ea4a340848676cb">single_task_phy_en</a>           : 1;  <span class="comment">/**&lt; When set to 1, the core will wait until idle before accepting a new job with a different PHY_MODE. */</span>
<a name="l01112"></a>01112     uint64_t <a class="code" href="structcvmx__dencx__tc__control__reg_1_1cvmx__dencx__tc__control__reg__s.html#a54ccf56bf32021dabef4677a1becfe8b">single_task_en</a>               : 1;  <span class="comment">/**&lt; When set to 1, the core will always wait until idle before</span>
<a name="l01113"></a>01113 <span class="comment">                                                         starting the next task. */</span>
<a name="l01114"></a>01114     uint64_t <a class="code" href="structcvmx__dencx__tc__control__reg_1_1cvmx__dencx__tc__control__reg__s.html#a899ad1439b5b299ec7a702db901d128e">cfg_chk_dis</a>                  : 1;  <span class="comment">/**&lt; When set to 1, disables configuration checks. Tasks with</span>
<a name="l01115"></a>01115 <span class="comment">                                                         invalid configurations will still be processed. */</span>
<a name="l01116"></a>01116     uint64_t <a class="code" href="structcvmx__dencx__tc__control__reg_1_1cvmx__dencx__tc__control__reg__s.html#a97617a1df83fae0967c4ecf4fce099ac">clk_gate_dis</a>                 : 1;  <span class="comment">/**&lt; When set to 1, disables clock gating. */</span>
<a name="l01117"></a>01117 <span class="preprocessor">#else</span>
<a name="l01118"></a><a class="code" href="structcvmx__dencx__tc__control__reg_1_1cvmx__dencx__tc__control__reg__s.html#a97617a1df83fae0967c4ecf4fce099ac">01118</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dencx__tc__control__reg_1_1cvmx__dencx__tc__control__reg__s.html#a97617a1df83fae0967c4ecf4fce099ac">clk_gate_dis</a>                 : 1;
<a name="l01119"></a><a class="code" href="structcvmx__dencx__tc__control__reg_1_1cvmx__dencx__tc__control__reg__s.html#a899ad1439b5b299ec7a702db901d128e">01119</a>     uint64_t <a class="code" href="structcvmx__dencx__tc__control__reg_1_1cvmx__dencx__tc__control__reg__s.html#a899ad1439b5b299ec7a702db901d128e">cfg_chk_dis</a>                  : 1;
<a name="l01120"></a><a class="code" href="structcvmx__dencx__tc__control__reg_1_1cvmx__dencx__tc__control__reg__s.html#a54ccf56bf32021dabef4677a1becfe8b">01120</a>     uint64_t <a class="code" href="structcvmx__dencx__tc__control__reg_1_1cvmx__dencx__tc__control__reg__s.html#a54ccf56bf32021dabef4677a1becfe8b">single_task_en</a>               : 1;
<a name="l01121"></a><a class="code" href="structcvmx__dencx__tc__control__reg_1_1cvmx__dencx__tc__control__reg__s.html#a0f538a4385b7dfd25ea4a340848676cb">01121</a>     uint64_t <a class="code" href="structcvmx__dencx__tc__control__reg_1_1cvmx__dencx__tc__control__reg__s.html#a0f538a4385b7dfd25ea4a340848676cb">single_task_phy_en</a>           : 1;
<a name="l01122"></a><a class="code" href="structcvmx__dencx__tc__control__reg_1_1cvmx__dencx__tc__control__reg__s.html#a1fb39658dca3bf5b0f6b076e26c0a4a3">01122</a>     uint64_t <a class="code" href="structcvmx__dencx__tc__control__reg_1_1cvmx__dencx__tc__control__reg__s.html#a1fb39658dca3bf5b0f6b076e26c0a4a3">single_task_chnl_en</a>          : 1;
<a name="l01123"></a><a class="code" href="structcvmx__dencx__tc__control__reg_1_1cvmx__dencx__tc__control__reg__s.html#a0c2ba04f9f4bba61ed641a314dc36e55">01123</a>     uint64_t <a class="code" href="structcvmx__dencx__tc__control__reg_1_1cvmx__dencx__tc__control__reg__s.html#a0c2ba04f9f4bba61ed641a314dc36e55">reserved_5_63</a>                : 59;
<a name="l01124"></a>01124 <span class="preprocessor">#endif</span>
<a name="l01125"></a>01125 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dencx__tc__control__reg.html#a8ad68e8839baf56298aa2e676d527280">s</a>;
<a name="l01126"></a><a class="code" href="unioncvmx__dencx__tc__control__reg.html#ab48ef509894828f1ec92977df4ae979a">01126</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dencx__tc__control__reg_1_1cvmx__dencx__tc__control__reg__s.html">cvmx_dencx_tc_control_reg_s</a>    <a class="code" href="unioncvmx__dencx__tc__control__reg.html#ab48ef509894828f1ec92977df4ae979a">cnf75xx</a>;
<a name="l01127"></a>01127 };
<a name="l01128"></a><a class="code" href="cvmx-dencx-defs_8h.html#a71ef3e37a0d1fe9177b13ebc47333d4a">01128</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dencx__tc__control__reg.html" title="cvmx_denc::_tc_control_reg">cvmx_dencx_tc_control_reg</a> <a class="code" href="unioncvmx__dencx__tc__control__reg.html" title="cvmx_denc::_tc_control_reg">cvmx_dencx_tc_control_reg_t</a>;
<a name="l01129"></a>01129 <span class="comment"></span>
<a name="l01130"></a>01130 <span class="comment">/**</span>
<a name="l01131"></a>01131 <span class="comment"> * cvmx_denc#_tc_error_mask_reg</span>
<a name="l01132"></a>01132 <span class="comment"> *</span>
<a name="l01133"></a>01133 <span class="comment"> * This register enables internal encoder errors. Errors reported in</span>
<a name="l01134"></a>01134 <span class="comment"> * DENC()_TC_ERROR_REG will generate an error signal only when the</span>
<a name="l01135"></a>01135 <span class="comment"> * corresponding bit is set in DENC()_TC_ERROR_REG.</span>
<a name="l01136"></a>01136 <span class="comment"> */</span>
<a name="l01137"></a><a class="code" href="unioncvmx__dencx__tc__error__mask__reg.html">01137</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dencx__tc__error__mask__reg.html" title="cvmx_denc::_tc_error_mask_reg">cvmx_dencx_tc_error_mask_reg</a> {
<a name="l01138"></a><a class="code" href="unioncvmx__dencx__tc__error__mask__reg.html#a08c366be88cbaef71adc943ee7975f4e">01138</a>     uint64_t <a class="code" href="unioncvmx__dencx__tc__error__mask__reg.html#a08c366be88cbaef71adc943ee7975f4e">u64</a>;
<a name="l01139"></a><a class="code" href="structcvmx__dencx__tc__error__mask__reg_1_1cvmx__dencx__tc__error__mask__reg__s.html">01139</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dencx__tc__error__mask__reg_1_1cvmx__dencx__tc__error__mask__reg__s.html">cvmx_dencx_tc_error_mask_reg_s</a> {
<a name="l01140"></a>01140 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01141"></a>01141 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dencx__tc__error__mask__reg_1_1cvmx__dencx__tc__error__mask__reg__s.html#a4c21391b85a450dff39324170d27d49b">reserved_9_63</a>                : 55;
<a name="l01142"></a>01142     uint64_t <a class="code" href="structcvmx__dencx__tc__error__mask__reg_1_1cvmx__dencx__tc__error__mask__reg__s.html#a1ed8f875594bd6edb1906ceec712a63a">err_mask1</a>                    : 4;  <span class="comment">/**&lt; Error mask bits. */</span>
<a name="l01143"></a>01143     uint64_t <a class="code" href="structcvmx__dencx__tc__error__mask__reg_1_1cvmx__dencx__tc__error__mask__reg__s.html#af524012a36da57fae991f170ab7dadda">reserved_4_4</a>                 : 1;
<a name="l01144"></a>01144     uint64_t <a class="code" href="structcvmx__dencx__tc__error__mask__reg_1_1cvmx__dencx__tc__error__mask__reg__s.html#adeac294636df7115d633cbd0c2e1d28a">err_mask0</a>                    : 4;  <span class="comment">/**&lt; Error mask bits. */</span>
<a name="l01145"></a>01145 <span class="preprocessor">#else</span>
<a name="l01146"></a><a class="code" href="structcvmx__dencx__tc__error__mask__reg_1_1cvmx__dencx__tc__error__mask__reg__s.html#adeac294636df7115d633cbd0c2e1d28a">01146</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dencx__tc__error__mask__reg_1_1cvmx__dencx__tc__error__mask__reg__s.html#adeac294636df7115d633cbd0c2e1d28a">err_mask0</a>                    : 4;
<a name="l01147"></a><a class="code" href="structcvmx__dencx__tc__error__mask__reg_1_1cvmx__dencx__tc__error__mask__reg__s.html#af524012a36da57fae991f170ab7dadda">01147</a>     uint64_t <a class="code" href="structcvmx__dencx__tc__error__mask__reg_1_1cvmx__dencx__tc__error__mask__reg__s.html#af524012a36da57fae991f170ab7dadda">reserved_4_4</a>                 : 1;
<a name="l01148"></a><a class="code" href="structcvmx__dencx__tc__error__mask__reg_1_1cvmx__dencx__tc__error__mask__reg__s.html#a1ed8f875594bd6edb1906ceec712a63a">01148</a>     uint64_t <a class="code" href="structcvmx__dencx__tc__error__mask__reg_1_1cvmx__dencx__tc__error__mask__reg__s.html#a1ed8f875594bd6edb1906ceec712a63a">err_mask1</a>                    : 4;
<a name="l01149"></a><a class="code" href="structcvmx__dencx__tc__error__mask__reg_1_1cvmx__dencx__tc__error__mask__reg__s.html#a4c21391b85a450dff39324170d27d49b">01149</a>     uint64_t <a class="code" href="structcvmx__dencx__tc__error__mask__reg_1_1cvmx__dencx__tc__error__mask__reg__s.html#a4c21391b85a450dff39324170d27d49b">reserved_9_63</a>                : 55;
<a name="l01150"></a>01150 <span class="preprocessor">#endif</span>
<a name="l01151"></a>01151 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dencx__tc__error__mask__reg.html#afb2d7aaf5631787b4f8d947922701f34">s</a>;
<a name="l01152"></a><a class="code" href="unioncvmx__dencx__tc__error__mask__reg.html#ad39c0d113be0611478cab429f6af76b7">01152</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dencx__tc__error__mask__reg_1_1cvmx__dencx__tc__error__mask__reg__s.html">cvmx_dencx_tc_error_mask_reg_s</a> <a class="code" href="unioncvmx__dencx__tc__error__mask__reg.html#ad39c0d113be0611478cab429f6af76b7">cnf75xx</a>;
<a name="l01153"></a>01153 };
<a name="l01154"></a><a class="code" href="cvmx-dencx-defs_8h.html#a8809234a6b6b9b2642423687a8b3d0a7">01154</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dencx__tc__error__mask__reg.html" title="cvmx_denc::_tc_error_mask_reg">cvmx_dencx_tc_error_mask_reg</a> <a class="code" href="unioncvmx__dencx__tc__error__mask__reg.html" title="cvmx_denc::_tc_error_mask_reg">cvmx_dencx_tc_error_mask_reg_t</a>;
<a name="l01155"></a>01155 <span class="comment"></span>
<a name="l01156"></a>01156 <span class="comment">/**</span>
<a name="l01157"></a>01157 <span class="comment"> * cvmx_denc#_tc_error_reg</span>
<a name="l01158"></a>01158 <span class="comment"> *</span>
<a name="l01159"></a>01159 <span class="comment"> * This register reports various error conditions.</span>
<a name="l01160"></a>01160 <span class="comment"> * Errors are cleared by writing the specific error bits to zero.</span>
<a name="l01161"></a>01161 <span class="comment"> *</span>
<a name="l01162"></a>01162 <span class="comment"> * All errors reported in this register are reported as FATAL errors, and the</span>
<a name="l01163"></a>01163 <span class="comment"> * MHBW registers can be inspected to determine the job tag(s) associated with</span>
<a name="l01164"></a>01164 <span class="comment"> * the error(s).</span>
<a name="l01165"></a>01165 <span class="comment"> */</span>
<a name="l01166"></a><a class="code" href="unioncvmx__dencx__tc__error__reg.html">01166</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dencx__tc__error__reg.html" title="cvmx_denc::_tc_error_reg">cvmx_dencx_tc_error_reg</a> {
<a name="l01167"></a><a class="code" href="unioncvmx__dencx__tc__error__reg.html#aa1335e3143ea80fb4997a444f93d4741">01167</a>     uint64_t <a class="code" href="unioncvmx__dencx__tc__error__reg.html#aa1335e3143ea80fb4997a444f93d4741">u64</a>;
<a name="l01168"></a><a class="code" href="structcvmx__dencx__tc__error__reg_1_1cvmx__dencx__tc__error__reg__s.html">01168</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dencx__tc__error__reg_1_1cvmx__dencx__tc__error__reg__s.html">cvmx_dencx_tc_error_reg_s</a> {
<a name="l01169"></a>01169 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01170"></a>01170 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dencx__tc__error__reg_1_1cvmx__dencx__tc__error__reg__s.html#a8dec2542d8f02305b081748e83bb599a">reserved_12_63</a>               : 52;
<a name="l01171"></a>01171     uint64_t <a class="code" href="structcvmx__dencx__tc__error__reg_1_1cvmx__dencx__tc__error__reg__s.html#abdc40caeecbe97a561de257f93ad129b">pdcch_err</a>                    : 1;  <span class="comment">/**&lt; PDCCH REG_MASK mapping algorithm error. */</span>
<a name="l01172"></a>01172     uint64_t <a class="code" href="structcvmx__dencx__tc__error__reg_1_1cvmx__dencx__tc__error__reg__s.html#a11f7e280479b218f37964e9f1d24aa90">ramf_ra_err</a>                  : 1;  <span class="comment">/**&lt; Read access error in REG_MASK memory F - empty. */</span>
<a name="l01173"></a>01173     uint64_t <a class="code" href="structcvmx__dencx__tc__error__reg_1_1cvmx__dencx__tc__error__reg__s.html#aab151c2b64616a07625aa7153423c490">ramf_err</a>                     : 1;  <span class="comment">/**&lt; Error in REG_MASK memory F. */</span>
<a name="l01174"></a>01174     uint64_t <a class="code" href="structcvmx__dencx__tc__error__reg_1_1cvmx__dencx__tc__error__reg__s.html#ab049d32b6174b4c189192f45d2ddfe3d">inv_cfg</a>                      : 1;  <span class="comment">/**&lt; Invalid task configuration. Task aborted. */</span>
<a name="l01175"></a>01175     uint64_t <a class="code" href="structcvmx__dencx__tc__error__reg_1_1cvmx__dencx__tc__error__reg__s.html#ae3880f177acaa4c5143eb82355a0068b">reg_mask_err</a>                 : 1;  <span class="comment">/**&lt; Error in REG_MASK memory G. */</span>
<a name="l01176"></a>01176     uint64_t <a class="code" href="structcvmx__dencx__tc__error__reg_1_1cvmx__dencx__tc__error__reg__s.html#a90e537d02a11fc6c2c6c927135f2557c">inv_wr_mask_mem</a>              : 1;  <span class="comment">/**&lt; Invalid write to register mask config memory. */</span>
<a name="l01177"></a>01177     uint64_t <a class="code" href="structcvmx__dencx__tc__error__reg_1_1cvmx__dencx__tc__error__reg__s.html#a7fe8ba1a8fc188ad82a8c17504110cf5">static_wr_act</a>                : 1;  <span class="comment">/**&lt; Write to static register when core is active. */</span>
<a name="l01178"></a>01178     uint64_t <a class="code" href="structcvmx__dencx__tc__error__reg_1_1cvmx__dencx__tc__error__reg__s.html#aa64b3db9147b5fad81ea887b3b575ee0">reserved_4_4</a>                 : 1;
<a name="l01179"></a>01179     uint64_t <a class="code" href="structcvmx__dencx__tc__error__reg_1_1cvmx__dencx__tc__error__reg__s.html#a78adbdca5f0c32312c1f7ab9a0402e4a">ign_read</a>                     : 1;  <span class="comment">/**&lt; Ignored read access error -- one already in progress. */</span>
<a name="l01180"></a>01180     uint64_t <a class="code" href="structcvmx__dencx__tc__error__reg_1_1cvmx__dencx__tc__error__reg__s.html#a5be00e8599905977fac3af2591350218">inv_read</a>                     : 1;  <span class="comment">/**&lt; Invalid read access error. */</span>
<a name="l01181"></a>01181     uint64_t <a class="code" href="structcvmx__dencx__tc__error__reg_1_1cvmx__dencx__tc__error__reg__s.html#af8e7647aef5bfc0ff92cf85e055c70ff">inv_write</a>                    : 1;  <span class="comment">/**&lt; Invalid write access error. */</span>
<a name="l01182"></a>01182     uint64_t <a class="code" href="structcvmx__dencx__tc__error__reg_1_1cvmx__dencx__tc__error__reg__s.html#a2deadc737cddd643341faa7e3dd1b976">inv_start</a>                    : 1;  <span class="comment">/**&lt; Invalid start task error. */</span>
<a name="l01183"></a>01183 <span class="preprocessor">#else</span>
<a name="l01184"></a><a class="code" href="structcvmx__dencx__tc__error__reg_1_1cvmx__dencx__tc__error__reg__s.html#a2deadc737cddd643341faa7e3dd1b976">01184</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dencx__tc__error__reg_1_1cvmx__dencx__tc__error__reg__s.html#a2deadc737cddd643341faa7e3dd1b976">inv_start</a>                    : 1;
<a name="l01185"></a><a class="code" href="structcvmx__dencx__tc__error__reg_1_1cvmx__dencx__tc__error__reg__s.html#af8e7647aef5bfc0ff92cf85e055c70ff">01185</a>     uint64_t <a class="code" href="structcvmx__dencx__tc__error__reg_1_1cvmx__dencx__tc__error__reg__s.html#af8e7647aef5bfc0ff92cf85e055c70ff">inv_write</a>                    : 1;
<a name="l01186"></a><a class="code" href="structcvmx__dencx__tc__error__reg_1_1cvmx__dencx__tc__error__reg__s.html#a5be00e8599905977fac3af2591350218">01186</a>     uint64_t <a class="code" href="structcvmx__dencx__tc__error__reg_1_1cvmx__dencx__tc__error__reg__s.html#a5be00e8599905977fac3af2591350218">inv_read</a>                     : 1;
<a name="l01187"></a><a class="code" href="structcvmx__dencx__tc__error__reg_1_1cvmx__dencx__tc__error__reg__s.html#a78adbdca5f0c32312c1f7ab9a0402e4a">01187</a>     uint64_t <a class="code" href="structcvmx__dencx__tc__error__reg_1_1cvmx__dencx__tc__error__reg__s.html#a78adbdca5f0c32312c1f7ab9a0402e4a">ign_read</a>                     : 1;
<a name="l01188"></a><a class="code" href="structcvmx__dencx__tc__error__reg_1_1cvmx__dencx__tc__error__reg__s.html#aa64b3db9147b5fad81ea887b3b575ee0">01188</a>     uint64_t <a class="code" href="structcvmx__dencx__tc__error__reg_1_1cvmx__dencx__tc__error__reg__s.html#aa64b3db9147b5fad81ea887b3b575ee0">reserved_4_4</a>                 : 1;
<a name="l01189"></a><a class="code" href="structcvmx__dencx__tc__error__reg_1_1cvmx__dencx__tc__error__reg__s.html#a7fe8ba1a8fc188ad82a8c17504110cf5">01189</a>     uint64_t <a class="code" href="structcvmx__dencx__tc__error__reg_1_1cvmx__dencx__tc__error__reg__s.html#a7fe8ba1a8fc188ad82a8c17504110cf5">static_wr_act</a>                : 1;
<a name="l01190"></a><a class="code" href="structcvmx__dencx__tc__error__reg_1_1cvmx__dencx__tc__error__reg__s.html#a90e537d02a11fc6c2c6c927135f2557c">01190</a>     uint64_t <a class="code" href="structcvmx__dencx__tc__error__reg_1_1cvmx__dencx__tc__error__reg__s.html#a90e537d02a11fc6c2c6c927135f2557c">inv_wr_mask_mem</a>              : 1;
<a name="l01191"></a><a class="code" href="structcvmx__dencx__tc__error__reg_1_1cvmx__dencx__tc__error__reg__s.html#ae3880f177acaa4c5143eb82355a0068b">01191</a>     uint64_t <a class="code" href="structcvmx__dencx__tc__error__reg_1_1cvmx__dencx__tc__error__reg__s.html#ae3880f177acaa4c5143eb82355a0068b">reg_mask_err</a>                 : 1;
<a name="l01192"></a><a class="code" href="structcvmx__dencx__tc__error__reg_1_1cvmx__dencx__tc__error__reg__s.html#ab049d32b6174b4c189192f45d2ddfe3d">01192</a>     uint64_t <a class="code" href="structcvmx__dencx__tc__error__reg_1_1cvmx__dencx__tc__error__reg__s.html#ab049d32b6174b4c189192f45d2ddfe3d">inv_cfg</a>                      : 1;
<a name="l01193"></a><a class="code" href="structcvmx__dencx__tc__error__reg_1_1cvmx__dencx__tc__error__reg__s.html#aab151c2b64616a07625aa7153423c490">01193</a>     uint64_t <a class="code" href="structcvmx__dencx__tc__error__reg_1_1cvmx__dencx__tc__error__reg__s.html#aab151c2b64616a07625aa7153423c490">ramf_err</a>                     : 1;
<a name="l01194"></a><a class="code" href="structcvmx__dencx__tc__error__reg_1_1cvmx__dencx__tc__error__reg__s.html#a11f7e280479b218f37964e9f1d24aa90">01194</a>     uint64_t <a class="code" href="structcvmx__dencx__tc__error__reg_1_1cvmx__dencx__tc__error__reg__s.html#a11f7e280479b218f37964e9f1d24aa90">ramf_ra_err</a>                  : 1;
<a name="l01195"></a><a class="code" href="structcvmx__dencx__tc__error__reg_1_1cvmx__dencx__tc__error__reg__s.html#abdc40caeecbe97a561de257f93ad129b">01195</a>     uint64_t <a class="code" href="structcvmx__dencx__tc__error__reg_1_1cvmx__dencx__tc__error__reg__s.html#abdc40caeecbe97a561de257f93ad129b">pdcch_err</a>                    : 1;
<a name="l01196"></a><a class="code" href="structcvmx__dencx__tc__error__reg_1_1cvmx__dencx__tc__error__reg__s.html#a8dec2542d8f02305b081748e83bb599a">01196</a>     uint64_t <a class="code" href="structcvmx__dencx__tc__error__reg_1_1cvmx__dencx__tc__error__reg__s.html#a8dec2542d8f02305b081748e83bb599a">reserved_12_63</a>               : 52;
<a name="l01197"></a>01197 <span class="preprocessor">#endif</span>
<a name="l01198"></a>01198 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dencx__tc__error__reg.html#a89835890da32f81e1595a04e80a0ff63">s</a>;
<a name="l01199"></a><a class="code" href="unioncvmx__dencx__tc__error__reg.html#a5ca41e78dca12ffa75edf485cf47389b">01199</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dencx__tc__error__reg_1_1cvmx__dencx__tc__error__reg__s.html">cvmx_dencx_tc_error_reg_s</a>      <a class="code" href="unioncvmx__dencx__tc__error__reg.html#a5ca41e78dca12ffa75edf485cf47389b">cnf75xx</a>;
<a name="l01200"></a>01200 };
<a name="l01201"></a><a class="code" href="cvmx-dencx-defs_8h.html#abafff1e535b23f0efc9446d7357a2ae0">01201</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dencx__tc__error__reg.html" title="cvmx_denc::_tc_error_reg">cvmx_dencx_tc_error_reg</a> <a class="code" href="unioncvmx__dencx__tc__error__reg.html" title="cvmx_denc::_tc_error_reg">cvmx_dencx_tc_error_reg_t</a>;
<a name="l01202"></a>01202 <span class="comment"></span>
<a name="l01203"></a>01203 <span class="comment">/**</span>
<a name="l01204"></a>01204 <span class="comment"> * cvmx_denc#_tc_main_reset_reg</span>
<a name="l01205"></a>01205 <span class="comment"> *</span>
<a name="l01206"></a>01206 <span class="comment"> * This register provides a reset for the internal encoder core.</span>
<a name="l01207"></a>01207 <span class="comment"> *</span>
<a name="l01208"></a>01208 <span class="comment"> */</span>
<a name="l01209"></a><a class="code" href="unioncvmx__dencx__tc__main__reset__reg.html">01209</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dencx__tc__main__reset__reg.html" title="cvmx_denc::_tc_main_reset_reg">cvmx_dencx_tc_main_reset_reg</a> {
<a name="l01210"></a><a class="code" href="unioncvmx__dencx__tc__main__reset__reg.html#ad03d5ca255b349bc0eb0e1384417ac1e">01210</a>     uint64_t <a class="code" href="unioncvmx__dencx__tc__main__reset__reg.html#ad03d5ca255b349bc0eb0e1384417ac1e">u64</a>;
<a name="l01211"></a><a class="code" href="structcvmx__dencx__tc__main__reset__reg_1_1cvmx__dencx__tc__main__reset__reg__s.html">01211</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dencx__tc__main__reset__reg_1_1cvmx__dencx__tc__main__reset__reg__s.html">cvmx_dencx_tc_main_reset_reg_s</a> {
<a name="l01212"></a>01212 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01213"></a>01213 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dencx__tc__main__reset__reg_1_1cvmx__dencx__tc__main__reset__reg__s.html#ab547efa1b3006ac9ef0d4fc8a2e4fc0d">reserved_1_63</a>                : 63;
<a name="l01214"></a>01214     uint64_t <a class="code" href="structcvmx__dencx__tc__main__reset__reg_1_1cvmx__dencx__tc__main__reset__reg__s.html#ae216dc575598d03318f173c7cd145abe">soft_reset</a>                   : 1;  <span class="comment">/**&lt; Reset bit. */</span>
<a name="l01215"></a>01215 <span class="preprocessor">#else</span>
<a name="l01216"></a><a class="code" href="structcvmx__dencx__tc__main__reset__reg_1_1cvmx__dencx__tc__main__reset__reg__s.html#ae216dc575598d03318f173c7cd145abe">01216</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dencx__tc__main__reset__reg_1_1cvmx__dencx__tc__main__reset__reg__s.html#ae216dc575598d03318f173c7cd145abe">soft_reset</a>                   : 1;
<a name="l01217"></a><a class="code" href="structcvmx__dencx__tc__main__reset__reg_1_1cvmx__dencx__tc__main__reset__reg__s.html#ab547efa1b3006ac9ef0d4fc8a2e4fc0d">01217</a>     uint64_t <a class="code" href="structcvmx__dencx__tc__main__reset__reg_1_1cvmx__dencx__tc__main__reset__reg__s.html#ab547efa1b3006ac9ef0d4fc8a2e4fc0d">reserved_1_63</a>                : 63;
<a name="l01218"></a>01218 <span class="preprocessor">#endif</span>
<a name="l01219"></a>01219 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dencx__tc__main__reset__reg.html#aba54d603a8ab98c9049c867f5718adf2">s</a>;
<a name="l01220"></a><a class="code" href="unioncvmx__dencx__tc__main__reset__reg.html#af6bd69dff0ffaf2781f6a2299fc1282e">01220</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dencx__tc__main__reset__reg_1_1cvmx__dencx__tc__main__reset__reg__s.html">cvmx_dencx_tc_main_reset_reg_s</a> <a class="code" href="unioncvmx__dencx__tc__main__reset__reg.html#af6bd69dff0ffaf2781f6a2299fc1282e">cnf75xx</a>;
<a name="l01221"></a>01221 };
<a name="l01222"></a><a class="code" href="cvmx-dencx-defs_8h.html#ad1c0224bb3ef8f99fb5b458fd049d65c">01222</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dencx__tc__main__reset__reg.html" title="cvmx_denc::_tc_main_reset_reg">cvmx_dencx_tc_main_reset_reg</a> <a class="code" href="unioncvmx__dencx__tc__main__reset__reg.html" title="cvmx_denc::_tc_main_reset_reg">cvmx_dencx_tc_main_reset_reg_t</a>;
<a name="l01223"></a>01223 <span class="comment"></span>
<a name="l01224"></a>01224 <span class="comment">/**</span>
<a name="l01225"></a>01225 <span class="comment"> * cvmx_denc#_tc_main_start_reg</span>
<a name="l01226"></a>01226 <span class="comment"> *</span>
<a name="l01227"></a>01227 <span class="comment"> * TC start register.</span>
<a name="l01228"></a>01228 <span class="comment"> *</span>
<a name="l01229"></a>01229 <span class="comment"> */</span>
<a name="l01230"></a><a class="code" href="unioncvmx__dencx__tc__main__start__reg.html">01230</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dencx__tc__main__start__reg.html" title="cvmx_denc::_tc_main_start_reg">cvmx_dencx_tc_main_start_reg</a> {
<a name="l01231"></a><a class="code" href="unioncvmx__dencx__tc__main__start__reg.html#a0fc153d2e5ab6b4e945aa082ec9512d7">01231</a>     uint64_t <a class="code" href="unioncvmx__dencx__tc__main__start__reg.html#a0fc153d2e5ab6b4e945aa082ec9512d7">u64</a>;
<a name="l01232"></a><a class="code" href="structcvmx__dencx__tc__main__start__reg_1_1cvmx__dencx__tc__main__start__reg__s.html">01232</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dencx__tc__main__start__reg_1_1cvmx__dencx__tc__main__start__reg__s.html">cvmx_dencx_tc_main_start_reg_s</a> {
<a name="l01233"></a>01233 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01234"></a>01234 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dencx__tc__main__start__reg_1_1cvmx__dencx__tc__main__start__reg__s.html#ad20c61e8f606957b04525171d5962733">reserved_1_63</a>                : 63;
<a name="l01235"></a>01235     uint64_t <a class="code" href="structcvmx__dencx__tc__main__start__reg_1_1cvmx__dencx__tc__main__start__reg__s.html#a5e2f88b14bac94ebe34ab5a2b626a7ae">start</a>                        : 1;  <span class="comment">/**&lt; Start bit. */</span>
<a name="l01236"></a>01236 <span class="preprocessor">#else</span>
<a name="l01237"></a><a class="code" href="structcvmx__dencx__tc__main__start__reg_1_1cvmx__dencx__tc__main__start__reg__s.html#a5e2f88b14bac94ebe34ab5a2b626a7ae">01237</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dencx__tc__main__start__reg_1_1cvmx__dencx__tc__main__start__reg__s.html#a5e2f88b14bac94ebe34ab5a2b626a7ae">start</a>                        : 1;
<a name="l01238"></a><a class="code" href="structcvmx__dencx__tc__main__start__reg_1_1cvmx__dencx__tc__main__start__reg__s.html#ad20c61e8f606957b04525171d5962733">01238</a>     uint64_t <a class="code" href="structcvmx__dencx__tc__main__start__reg_1_1cvmx__dencx__tc__main__start__reg__s.html#ad20c61e8f606957b04525171d5962733">reserved_1_63</a>                : 63;
<a name="l01239"></a>01239 <span class="preprocessor">#endif</span>
<a name="l01240"></a>01240 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dencx__tc__main__start__reg.html#a21b2d58843728eb2affe4222cdd06f54">s</a>;
<a name="l01241"></a><a class="code" href="unioncvmx__dencx__tc__main__start__reg.html#a5cddbfea77f936af165bb2581f4f8f2c">01241</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dencx__tc__main__start__reg_1_1cvmx__dencx__tc__main__start__reg__s.html">cvmx_dencx_tc_main_start_reg_s</a> <a class="code" href="unioncvmx__dencx__tc__main__start__reg.html#a5cddbfea77f936af165bb2581f4f8f2c">cnf75xx</a>;
<a name="l01242"></a>01242 };
<a name="l01243"></a><a class="code" href="cvmx-dencx-defs_8h.html#a7993da9fd3132e36079bd3627a428f93">01243</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dencx__tc__main__start__reg.html" title="cvmx_denc::_tc_main_start_reg">cvmx_dencx_tc_main_start_reg</a> <a class="code" href="unioncvmx__dencx__tc__main__start__reg.html" title="cvmx_denc::_tc_main_start_reg">cvmx_dencx_tc_main_start_reg_t</a>;
<a name="l01244"></a>01244 <span class="comment"></span>
<a name="l01245"></a>01245 <span class="comment">/**</span>
<a name="l01246"></a>01246 <span class="comment"> * cvmx_denc#_tc_mon_reg</span>
<a name="l01247"></a>01247 <span class="comment"> *</span>
<a name="l01248"></a>01248 <span class="comment"> * TC mon registers.</span>
<a name="l01249"></a>01249 <span class="comment"> *</span>
<a name="l01250"></a>01250 <span class="comment"> */</span>
<a name="l01251"></a><a class="code" href="unioncvmx__dencx__tc__mon__reg.html">01251</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dencx__tc__mon__reg.html" title="cvmx_denc::_tc_mon_reg">cvmx_dencx_tc_mon_reg</a> {
<a name="l01252"></a><a class="code" href="unioncvmx__dencx__tc__mon__reg.html#ac965d6b001d35fe919eb73173d36c200">01252</a>     uint64_t <a class="code" href="unioncvmx__dencx__tc__mon__reg.html#ac965d6b001d35fe919eb73173d36c200">u64</a>;
<a name="l01253"></a><a class="code" href="structcvmx__dencx__tc__mon__reg_1_1cvmx__dencx__tc__mon__reg__s.html">01253</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dencx__tc__mon__reg_1_1cvmx__dencx__tc__mon__reg__s.html">cvmx_dencx_tc_mon_reg_s</a> {
<a name="l01254"></a>01254 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01255"></a>01255 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dencx__tc__mon__reg_1_1cvmx__dencx__tc__mon__reg__s.html#a0bf7dc07265eb0131b50fd636007af16">reserved_16_63</a>               : 48;
<a name="l01256"></a>01256     uint64_t <a class="code" href="structcvmx__dencx__tc__mon__reg_1_1cvmx__dencx__tc__mon__reg__s.html#a63338c8c3c0a2796da9fb06874dae8f5">bus_val</a>                      : 16; <span class="comment">/**&lt; Output bus monitoring values. */</span>
<a name="l01257"></a>01257 <span class="preprocessor">#else</span>
<a name="l01258"></a><a class="code" href="structcvmx__dencx__tc__mon__reg_1_1cvmx__dencx__tc__mon__reg__s.html#a63338c8c3c0a2796da9fb06874dae8f5">01258</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dencx__tc__mon__reg_1_1cvmx__dencx__tc__mon__reg__s.html#a63338c8c3c0a2796da9fb06874dae8f5">bus_val</a>                      : 16;
<a name="l01259"></a><a class="code" href="structcvmx__dencx__tc__mon__reg_1_1cvmx__dencx__tc__mon__reg__s.html#a0bf7dc07265eb0131b50fd636007af16">01259</a>     uint64_t <a class="code" href="structcvmx__dencx__tc__mon__reg_1_1cvmx__dencx__tc__mon__reg__s.html#a0bf7dc07265eb0131b50fd636007af16">reserved_16_63</a>               : 48;
<a name="l01260"></a>01260 <span class="preprocessor">#endif</span>
<a name="l01261"></a>01261 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dencx__tc__mon__reg.html#a02f7bea7a98b2ee202176e918e552e9f">s</a>;
<a name="l01262"></a><a class="code" href="unioncvmx__dencx__tc__mon__reg.html#a0301c9a8d2cdba2d80a42290812c5f8f">01262</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dencx__tc__mon__reg_1_1cvmx__dencx__tc__mon__reg__s.html">cvmx_dencx_tc_mon_reg_s</a>        <a class="code" href="unioncvmx__dencx__tc__mon__reg.html#a0301c9a8d2cdba2d80a42290812c5f8f">cnf75xx</a>;
<a name="l01263"></a>01263 };
<a name="l01264"></a><a class="code" href="cvmx-dencx-defs_8h.html#a29c7c0193b339825e9afb888f7d38ea4">01264</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dencx__tc__mon__reg.html" title="cvmx_denc::_tc_mon_reg">cvmx_dencx_tc_mon_reg</a> <a class="code" href="unioncvmx__dencx__tc__mon__reg.html" title="cvmx_denc::_tc_mon_reg">cvmx_dencx_tc_mon_reg_t</a>;
<a name="l01265"></a>01265 <span class="comment"></span>
<a name="l01266"></a>01266 <span class="comment">/**</span>
<a name="l01267"></a>01267 <span class="comment"> * cvmx_denc#_tc_static_epdcch_reg#</span>
<a name="l01268"></a>01268 <span class="comment"> *</span>
<a name="l01269"></a>01269 <span class="comment"> * These registers store the EREG pattern table used for E-PDCCH symbol</span>
<a name="l01270"></a>01270 <span class="comment"> * mapping. The default values of these registers are configured for normal</span>
<a name="l01271"></a>01271 <span class="comment"> * usage in accordance with the 3GPP specifications release 11, and there</span>
<a name="l01272"></a>01272 <span class="comment"> * should be no reason to change the default values in these registers.</span>
<a name="l01273"></a>01273 <span class="comment"> *</span>
<a name="l01274"></a>01274 <span class="comment"> * There are 5 EREG patterns corresponding to different CP modes. Each</span>
<a name="l01275"></a>01275 <span class="comment"> * pattern consists of 840 bits, and the 5 patterns are concatenated to form</span>
<a name="l01276"></a>01276 <span class="comment"> * a single vector of 4200 bits, stored in 66 x 64-bit registers.</span>
<a name="l01277"></a>01277 <span class="comment"> *</span>
<a name="l01278"></a>01278 <span class="comment"> * The combined pattern vector can be indexed as follows:</span>
<a name="l01279"></a>01279 <span class="comment"> *</span>
<a name="l01280"></a>01280 <span class="comment"> * _ vector[(840*i + 60*t + 5*(s+1) - 1):(840*i + 60*t + 5*s)] = P(i,t,s)</span>
<a name="l01281"></a>01281 <span class="comment"> *</span>
<a name="l01282"></a>01282 <span class="comment"> * Where i is the CP mode index [0,4], t is the OFDM symbol [0,13], and s is</span>
<a name="l01283"></a>01283 <span class="comment"> * the sub-carrier within the RB [0,11].</span>
<a name="l01284"></a>01284 <span class="comment"> *</span>
<a name="l01285"></a>01285 <span class="comment"> * The 5-bit pattern value selects between one of the 16 EREGS when set to a</span>
<a name="l01286"></a>01286 <span class="comment"> * value in the range [0,15], and values &gt; 15 indicate that no EREG is mapped</span>
<a name="l01287"></a>01287 <span class="comment"> * to that RE.</span>
<a name="l01288"></a>01288 <span class="comment"> *</span>
<a name="l01289"></a>01289 <span class="comment"> * At reset, the E-PDCCH EREG pattern table is loaded with the appropriate</span>
<a name="l01290"></a>01290 <span class="comment"> * patterns for 5 CP modes:</span>
<a name="l01291"></a>01291 <span class="comment"> * * 0x0 = Normal CP.</span>
<a name="l01292"></a>01292 <span class="comment"> * * 0x1 = Special sub-frame 3, 4, 8, 9 with normal CP.</span>
<a name="l01293"></a>01293 <span class="comment"> * * 0x2 = Special sub-frame 1, 2, 6, 7 with normal CP.</span>
<a name="l01294"></a>01294 <span class="comment"> * * 0x3 = Extended sub-frame.</span>
<a name="l01295"></a>01295 <span class="comment"> * * 0x4 = Special sub-frame 1, 2, 3, 5, 6 with extended CP.</span>
<a name="l01296"></a>01296 <span class="comment"> *</span>
<a name="l01297"></a>01297 <span class="comment"> * The DENC_EPDCCH_GEN_CFG_S[PATTERN_[0..15]] fields select one of the 5 CP</span>
<a name="l01298"></a>01298 <span class="comment"> * modes to use for each RB.</span>
<a name="l01299"></a>01299 <span class="comment"> *</span>
<a name="l01300"></a>01300 <span class="comment"> * These registers can only be written when DENC()_TC_STATUS0_REG[IDLE] = 1.</span>
<a name="l01301"></a>01301 <span class="comment"> *</span>
<a name="l01302"></a>01302 <span class="comment"> * Under normal usage, there should be no reason to</span>
<a name="l01303"></a>01303 <span class="comment"> * write these registers, either at start-up or at any other time.</span>
<a name="l01304"></a>01304 <span class="comment"> */</span>
<a name="l01305"></a><a class="code" href="unioncvmx__dencx__tc__static__epdcch__regx.html">01305</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dencx__tc__static__epdcch__regx.html" title="cvmx_denc::_tc_static_epdcch_reg#">cvmx_dencx_tc_static_epdcch_regx</a> {
<a name="l01306"></a><a class="code" href="unioncvmx__dencx__tc__static__epdcch__regx.html#a18daf4d48db5d3a4f037ee2d9cf7c034">01306</a>     uint64_t <a class="code" href="unioncvmx__dencx__tc__static__epdcch__regx.html#a18daf4d48db5d3a4f037ee2d9cf7c034">u64</a>;
<a name="l01307"></a><a class="code" href="structcvmx__dencx__tc__static__epdcch__regx_1_1cvmx__dencx__tc__static__epdcch__regx__s.html">01307</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dencx__tc__static__epdcch__regx_1_1cvmx__dencx__tc__static__epdcch__regx__s.html">cvmx_dencx_tc_static_epdcch_regx_s</a> {
<a name="l01308"></a>01308 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01309"></a>01309 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dencx__tc__static__epdcch__regx_1_1cvmx__dencx__tc__static__epdcch__regx__s.html#a471dfc5f81a196c454fe2e8c03aee193">entry</a>                        : 64; <span class="comment">/**&lt; EREG pattern vector bits. */</span>
<a name="l01310"></a>01310 <span class="preprocessor">#else</span>
<a name="l01311"></a><a class="code" href="structcvmx__dencx__tc__static__epdcch__regx_1_1cvmx__dencx__tc__static__epdcch__regx__s.html#a471dfc5f81a196c454fe2e8c03aee193">01311</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dencx__tc__static__epdcch__regx_1_1cvmx__dencx__tc__static__epdcch__regx__s.html#a471dfc5f81a196c454fe2e8c03aee193">entry</a>                        : 64;
<a name="l01312"></a>01312 <span class="preprocessor">#endif</span>
<a name="l01313"></a>01313 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dencx__tc__static__epdcch__regx.html#a69b7d29e61827000d5666a7c4e9abc15">s</a>;
<a name="l01314"></a><a class="code" href="unioncvmx__dencx__tc__static__epdcch__regx.html#a5dd54d02ea450dfcc40625d5a5d27f1c">01314</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dencx__tc__static__epdcch__regx_1_1cvmx__dencx__tc__static__epdcch__regx__s.html">cvmx_dencx_tc_static_epdcch_regx_s</a> <a class="code" href="unioncvmx__dencx__tc__static__epdcch__regx.html#a5dd54d02ea450dfcc40625d5a5d27f1c">cnf75xx</a>;
<a name="l01315"></a>01315 };
<a name="l01316"></a><a class="code" href="cvmx-dencx-defs_8h.html#af906da285b24a83f2071c62a3ee2985e">01316</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dencx__tc__static__epdcch__regx.html" title="cvmx_denc::_tc_static_epdcch_reg#">cvmx_dencx_tc_static_epdcch_regx</a> <a class="code" href="unioncvmx__dencx__tc__static__epdcch__regx.html" title="cvmx_denc::_tc_static_epdcch_reg#">cvmx_dencx_tc_static_epdcch_regx_t</a>;
<a name="l01317"></a>01317 <span class="comment"></span>
<a name="l01318"></a>01318 <span class="comment">/**</span>
<a name="l01319"></a>01319 <span class="comment"> * cvmx_denc#_tc_static_pdcch_reg#</span>
<a name="l01320"></a>01320 <span class="comment"> *</span>
<a name="l01321"></a>01321 <span class="comment"> * These regsiters store information used for PDCCH resource mapping.</span>
<a name="l01322"></a>01322 <span class="comment"> *</span>
<a name="l01323"></a>01323 <span class="comment"> * Each entry contains one REG order sequence. Bits &lt;7:0&gt; store the number of</span>
<a name="l01324"></a>01324 <span class="comment"> * REG per RB. Bits &lt;47:8&gt; store the REG order sequence as an array of 20 x</span>
<a name="l01325"></a>01325 <span class="comment"> * 2-bit values (i.e., bits&lt;9:8&gt; stores the control symbol for the first REG,</span>
<a name="l01326"></a>01326 <span class="comment"> * bits&lt;11:10&gt; store the control symbol for the second REG, etc.).</span>
<a name="l01327"></a>01327 <span class="comment"> *</span>
<a name="l01328"></a>01328 <span class="comment"> * These registers can only be written when DENC()_TC_STATUS0_REG[IDLE] = 1.</span>
<a name="l01329"></a>01329 <span class="comment"> *</span>
<a name="l01330"></a>01330 <span class="comment"> * At reset, the REG order table is loaded with 9 default sequences which</span>
<a name="l01331"></a>01331 <span class="comment"> * are sufficient for supporting all functionality specified in 3GPP TS</span>
<a name="l01332"></a>01332 <span class="comment"> * 36.212 release 11. Under normal usage, there should be no reason to</span>
<a name="l01333"></a>01333 <span class="comment"> * write these registers, either at start-up or at any other time.</span>
<a name="l01334"></a>01334 <span class="comment"> */</span>
<a name="l01335"></a><a class="code" href="unioncvmx__dencx__tc__static__pdcch__regx.html">01335</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dencx__tc__static__pdcch__regx.html" title="cvmx_denc::_tc_static_pdcch_reg#">cvmx_dencx_tc_static_pdcch_regx</a> {
<a name="l01336"></a><a class="code" href="unioncvmx__dencx__tc__static__pdcch__regx.html#a4d4f02dc3e85323325b4e062ae63700a">01336</a>     uint64_t <a class="code" href="unioncvmx__dencx__tc__static__pdcch__regx.html#a4d4f02dc3e85323325b4e062ae63700a">u64</a>;
<a name="l01337"></a><a class="code" href="structcvmx__dencx__tc__static__pdcch__regx_1_1cvmx__dencx__tc__static__pdcch__regx__s.html">01337</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dencx__tc__static__pdcch__regx_1_1cvmx__dencx__tc__static__pdcch__regx__s.html">cvmx_dencx_tc_static_pdcch_regx_s</a> {
<a name="l01338"></a>01338 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01339"></a>01339 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dencx__tc__static__pdcch__regx_1_1cvmx__dencx__tc__static__pdcch__regx__s.html#a91020c5095ba47e2ece83a83c7a9a59a">entry</a>                        : 64; <span class="comment">/**&lt; REG order sequence [b]. */</span>
<a name="l01340"></a>01340 <span class="preprocessor">#else</span>
<a name="l01341"></a><a class="code" href="structcvmx__dencx__tc__static__pdcch__regx_1_1cvmx__dencx__tc__static__pdcch__regx__s.html#a91020c5095ba47e2ece83a83c7a9a59a">01341</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dencx__tc__static__pdcch__regx_1_1cvmx__dencx__tc__static__pdcch__regx__s.html#a91020c5095ba47e2ece83a83c7a9a59a">entry</a>                        : 64;
<a name="l01342"></a>01342 <span class="preprocessor">#endif</span>
<a name="l01343"></a>01343 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dencx__tc__static__pdcch__regx.html#a6dabedf8a23d869e8ca0822fd52b9158">s</a>;
<a name="l01344"></a><a class="code" href="unioncvmx__dencx__tc__static__pdcch__regx.html#a5e31ed126b276f57c875cf1c1cff9fda">01344</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dencx__tc__static__pdcch__regx_1_1cvmx__dencx__tc__static__pdcch__regx__s.html">cvmx_dencx_tc_static_pdcch_regx_s</a> <a class="code" href="unioncvmx__dencx__tc__static__pdcch__regx.html#a5e31ed126b276f57c875cf1c1cff9fda">cnf75xx</a>;
<a name="l01345"></a>01345 };
<a name="l01346"></a><a class="code" href="cvmx-dencx-defs_8h.html#a4b3a6b3a8fba2c112753b45d4149e65b">01346</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dencx__tc__static__pdcch__regx.html" title="cvmx_denc::_tc_static_pdcch_reg#">cvmx_dencx_tc_static_pdcch_regx</a> <a class="code" href="unioncvmx__dencx__tc__static__pdcch__regx.html" title="cvmx_denc::_tc_static_pdcch_reg#">cvmx_dencx_tc_static_pdcch_regx_t</a>;
<a name="l01347"></a>01347 <span class="comment"></span>
<a name="l01348"></a>01348 <span class="comment">/**</span>
<a name="l01349"></a>01349 <span class="comment"> * cvmx_denc#_tc_status0_reg</span>
<a name="l01350"></a>01350 <span class="comment"> *</span>
<a name="l01351"></a>01351 <span class="comment"> * This register reports status from the internal encoder core.</span>
<a name="l01352"></a>01352 <span class="comment"> *</span>
<a name="l01353"></a>01353 <span class="comment"> */</span>
<a name="l01354"></a><a class="code" href="unioncvmx__dencx__tc__status0__reg.html">01354</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dencx__tc__status0__reg.html" title="cvmx_denc::_tc_status0_reg">cvmx_dencx_tc_status0_reg</a> {
<a name="l01355"></a><a class="code" href="unioncvmx__dencx__tc__status0__reg.html#a2f93231e315d6164a5454867b8f30a0f">01355</a>     uint64_t <a class="code" href="unioncvmx__dencx__tc__status0__reg.html#a2f93231e315d6164a5454867b8f30a0f">u64</a>;
<a name="l01356"></a><a class="code" href="structcvmx__dencx__tc__status0__reg_1_1cvmx__dencx__tc__status0__reg__s.html">01356</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dencx__tc__status0__reg_1_1cvmx__dencx__tc__status0__reg__s.html">cvmx_dencx_tc_status0_reg_s</a> {
<a name="l01357"></a>01357 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01358"></a>01358 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dencx__tc__status0__reg_1_1cvmx__dencx__tc__status0__reg__s.html#a399c5295c03a17112c857c18ac7c0ecc">core_stat</a>                    : 32; <span class="comment">/**&lt; N/A */</span>
<a name="l01359"></a>01359     uint64_t <a class="code" href="structcvmx__dencx__tc__status0__reg_1_1cvmx__dencx__tc__status0__reg__s.html#aa37fc8988464cb47a7e07e1b458bbf30">reserved_1_31</a>                : 31;
<a name="l01360"></a>01360     uint64_t <a class="code" href="structcvmx__dencx__tc__status0__reg_1_1cvmx__dencx__tc__status0__reg__s.html#a567ab75558b6c5e7cd1be355389ad984">idle</a>                         : 1;  <span class="comment">/**&lt; When set to 1, the encoder is idle. */</span>
<a name="l01361"></a>01361 <span class="preprocessor">#else</span>
<a name="l01362"></a><a class="code" href="structcvmx__dencx__tc__status0__reg_1_1cvmx__dencx__tc__status0__reg__s.html#a567ab75558b6c5e7cd1be355389ad984">01362</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dencx__tc__status0__reg_1_1cvmx__dencx__tc__status0__reg__s.html#a567ab75558b6c5e7cd1be355389ad984">idle</a>                         : 1;
<a name="l01363"></a><a class="code" href="structcvmx__dencx__tc__status0__reg_1_1cvmx__dencx__tc__status0__reg__s.html#aa37fc8988464cb47a7e07e1b458bbf30">01363</a>     uint64_t <a class="code" href="structcvmx__dencx__tc__status0__reg_1_1cvmx__dencx__tc__status0__reg__s.html#aa37fc8988464cb47a7e07e1b458bbf30">reserved_1_31</a>                : 31;
<a name="l01364"></a><a class="code" href="structcvmx__dencx__tc__status0__reg_1_1cvmx__dencx__tc__status0__reg__s.html#a399c5295c03a17112c857c18ac7c0ecc">01364</a>     uint64_t <a class="code" href="structcvmx__dencx__tc__status0__reg_1_1cvmx__dencx__tc__status0__reg__s.html#a399c5295c03a17112c857c18ac7c0ecc">core_stat</a>                    : 32;
<a name="l01365"></a>01365 <span class="preprocessor">#endif</span>
<a name="l01366"></a>01366 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dencx__tc__status0__reg.html#a0a35c71da0d44ec4ae658470de63fb26">s</a>;
<a name="l01367"></a><a class="code" href="unioncvmx__dencx__tc__status0__reg.html#a3eab4d5b4138fb2769a83306e2d6b993">01367</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dencx__tc__status0__reg_1_1cvmx__dencx__tc__status0__reg__s.html">cvmx_dencx_tc_status0_reg_s</a>    <a class="code" href="unioncvmx__dencx__tc__status0__reg.html#a3eab4d5b4138fb2769a83306e2d6b993">cnf75xx</a>;
<a name="l01368"></a>01368 };
<a name="l01369"></a><a class="code" href="cvmx-dencx-defs_8h.html#a7917759849ada73729dcbae7d8222494">01369</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dencx__tc__status0__reg.html" title="cvmx_denc::_tc_status0_reg">cvmx_dencx_tc_status0_reg</a> <a class="code" href="unioncvmx__dencx__tc__status0__reg.html" title="cvmx_denc::_tc_status0_reg">cvmx_dencx_tc_status0_reg_t</a>;
<a name="l01370"></a>01370 <span class="comment"></span>
<a name="l01371"></a>01371 <span class="comment">/**</span>
<a name="l01372"></a>01372 <span class="comment"> * cvmx_denc#_tc_status1_reg</span>
<a name="l01373"></a>01373 <span class="comment"> *</span>
<a name="l01374"></a>01374 <span class="comment"> * TC status 1 register.</span>
<a name="l01375"></a>01375 <span class="comment"> *</span>
<a name="l01376"></a>01376 <span class="comment"> */</span>
<a name="l01377"></a><a class="code" href="unioncvmx__dencx__tc__status1__reg.html">01377</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dencx__tc__status1__reg.html" title="cvmx_denc::_tc_status1_reg">cvmx_dencx_tc_status1_reg</a> {
<a name="l01378"></a><a class="code" href="unioncvmx__dencx__tc__status1__reg.html#a3f448b6d093bba97682c930ef73c854e">01378</a>     uint64_t <a class="code" href="unioncvmx__dencx__tc__status1__reg.html#a3f448b6d093bba97682c930ef73c854e">u64</a>;
<a name="l01379"></a><a class="code" href="structcvmx__dencx__tc__status1__reg_1_1cvmx__dencx__tc__status1__reg__s.html">01379</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dencx__tc__status1__reg_1_1cvmx__dencx__tc__status1__reg__s.html">cvmx_dencx_tc_status1_reg_s</a> {
<a name="l01380"></a>01380 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01381"></a>01381 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dencx__tc__status1__reg_1_1cvmx__dencx__tc__status1__reg__s.html#a828856006db09ea3f838c52da2416a5f">core_stat</a>                    : 64; <span class="comment">/**&lt; Core-dependent bits. */</span>
<a name="l01382"></a>01382 <span class="preprocessor">#else</span>
<a name="l01383"></a><a class="code" href="structcvmx__dencx__tc__status1__reg_1_1cvmx__dencx__tc__status1__reg__s.html#a828856006db09ea3f838c52da2416a5f">01383</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dencx__tc__status1__reg_1_1cvmx__dencx__tc__status1__reg__s.html#a828856006db09ea3f838c52da2416a5f">core_stat</a>                    : 64;
<a name="l01384"></a>01384 <span class="preprocessor">#endif</span>
<a name="l01385"></a>01385 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dencx__tc__status1__reg.html#a36a3d3743e3b75cc0ff202e2944665a7">s</a>;
<a name="l01386"></a><a class="code" href="unioncvmx__dencx__tc__status1__reg.html#ac7bb348ce9a826ca6daf8c367a9b095c">01386</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dencx__tc__status1__reg_1_1cvmx__dencx__tc__status1__reg__s.html">cvmx_dencx_tc_status1_reg_s</a>    <a class="code" href="unioncvmx__dencx__tc__status1__reg.html#ac7bb348ce9a826ca6daf8c367a9b095c">cnf75xx</a>;
<a name="l01387"></a>01387 };
<a name="l01388"></a><a class="code" href="cvmx-dencx-defs_8h.html#ac782b66d6462539f9bb85a47bcffb480">01388</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dencx__tc__status1__reg.html" title="cvmx_denc::_tc_status1_reg">cvmx_dencx_tc_status1_reg</a> <a class="code" href="unioncvmx__dencx__tc__status1__reg.html" title="cvmx_denc::_tc_status1_reg">cvmx_dencx_tc_status1_reg_t</a>;
<a name="l01389"></a>01389 
<a name="l01390"></a>01390 <span class="preprocessor">#endif</span>
</pre></div></div>
<hr size="1"/><address style="text-align: right;"><small>Generated on 27 Oct 2017 for Octeon Software Development Kit by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
