# PLCT 开源进展·第 46 期·2023 年 6 月 1 日

## 卷首语


## 本期亮点


## V8 RISC-V 移植工作
Port 上游更新
1. 4553932: [riscv][masm] Improve Instance Type Checks in Builtins::Call/Construct | https://chromium-review.googlesource.com/c/v8/v8/+/4553932
2. 4541408: [riscv] Unify pointer size | https://chromium-review.googlesource.com/c/v8/v8/+/4541408
3. 4543857: [riscv][static-roots]Port static-root | https://chromium-review.googlesource.com/c/v8/v8/+/4543857
4. 4525059: [riscv] Implement probe mmu mode | https://chromium-review.googlesource.com/c/v8/v8/+/4525059
5. 4541402: [riscv] Support acq/rel accesses and atomic accesses on tagged | https://chromium-review.googlesource.com/c/v8/v8/+/4541402
6. 4521076: [riscv]Enable caged heap | https://chromium-review.googlesource.com/c/v8/v8/+/4521076
7. 4505078: [riscv][builtins] Remake Api callback thunk wrappers calling convention | https://chromium-review.googlesource.com/c/v8/v8/+/4505078

## OpenJDK 上游工作 (RV64 相关工作为主)
1. Reviewed jdk-mainline PRs:
- https://github.com/openjdk/jdk/pull/11996 (JDK-8299229: [JVMCI] add support for UseZGC)
- https://github.com/openjdk/jdk/pull/13794 (8303153: Native interpreter frame missing mirror)
- https://github.com/openjdk/jdk/pull/13771 (8307058: Implementation of Generational ZGC)
- https://github.com/openjdk/jdk/pull/13983 (8308091: Remove unused iRegIHeapbase() matching operand)
- https://github.com/openjdk/jdk/pull/13577 (8306667: RISC-V: Fix storeImmN0 matching rule by using zr register)
- https://github.com/openjdk/jdk/pull/13645 (8291550: RISC-V: jdk uses misaligned memory access when AvoidUnalignedAccess enabled)
- https://github.com/openjdk/jdk/pull/13684 (8306966: RISC-V: Support vector cast node for Vector API)
- https://github.com/openjdk/jdk/pull/13739 (8307150: RISC-V: Remove remaining StoreLoad barrier with UseCondCardMark for Serial/Parallel GC)
- https://github.com/openjdk/jdk/pull/13800 (8307446: RISC-V: Improve performance of floating point to integer conversion)
- https://github.com/openjdk/jdk/pull/13862 (8307609: RISC-V: Added support for Extract, Compress, Expand and other nodes for Vector API)
- https://github.com/openjdk/jdk/pull/13881 (8307651: RISC-V: stringL_indexof_char instruction has wrong format string)
- https://github.com/openjdk/jdk/pull/13882 (8307758: RISC-V: Improve bit test code introduced by JDK-8291555)
- https://github.com/openjdk/jdk/pull/14029 (8308277: RISC-V: Improve vectorization of Match.sqrt() on float)
- https://github.com/openjdk/jdk/pull/14102 (8308656: RISC-V: vstring_compare doesnt manifest usage of all vector registers)

2. Reviewed/Merged backport PRs for riscv-port-jdk17u repo:
- https://github.com/openjdk/riscv-port-jdk17u/pull/45 (8293566: RISC-V: Clean up push and pop registers)
- https://github.com/openjdk/riscv-port-jdk17u/pull/46 (8294012: RISC-V: get/put_native_u8 missing the case when address&7 is 6)
- https://github.com/openjdk/riscv-port-jdk17u/pull/47 (8294679: RISC-V: Misc crash dump improvements)
- https://github.com/openjdk/riscv-port-jdk17u/pull/48 (8296435: RISC-V: Small refactoring for increment/decrement)
- https://github.com/openjdk/riscv-port-jdk17u/pull/49 (8297359: RISC-V: improve performance of floating Max Min intrinsics)
- https://github.com/openjdk/riscv-port-jdk17u/pull/50 (8296916: RISC-V: Move some small macro-assembler functions to header file)
- https://github.com/openjdk/riscv-port-jdk17u/pull/51 (8306667: RISC-V: Fix storeImmN0 matching rule by using zr register)
- https://github.com/openjdk/riscv-port-jdk17u/pull/52 (8308089: [riscv-port-jdk17u] Intrinsify Unsafe.storeStoreFence)
- https://github.com/openjdk/riscv-port-jdk17u/pull/53 (8297697: RISC-V: Add support for SATP mode detection)
- https://github.com/openjdk/riscv-port-jdk17u/pull/54 (8301036: RISC-V: Factor out functions baseOffset & baseOffset32 from MacroAssembler)
- https://github.com/openjdk/riscv-port-jdk17u/pull/55 (8307150: RISC-V: Remove remaining StoreLoad barrier with UseCondCardMark for Serial/Parallel GC)

## OpenJDK 上游工作（张定立）
- 已提交或合并的 JDK-mainline 补丁：
  - https://github.com/openjdk/jdk/pull/13862 | (8307609: RISC-V: Added support for Extract, Compress, Expand and other nodes for Vector API)(as co-authur)
  - https://github.com/openjdk/jdk/pull/14138 | (8308817: RISC-V: Support VectorTest node for Vector API )(as co-authur)
  - https://github.com/openjdk/jdk/pull/14166 | (8308915: RISC-V: Improve temporary vector register usage avoiding the use of v0)
  - https://github.com/openjdk/jdk/pull/14197 | (8308997: RISC-V: Sign extend when comparing 32-bit value with zero instead of testing the sign bit)(as co-authur)
- Backport jdk17u:
  - https://github.com/openjdk/riscv-port-jdk17u/pull/50 | (8296916: RISC-V: Move some small macro-assembler functions to header file)
  - https://github.com/openjdk/riscv-port-jdk17u/pull/54 | (8301036: RISC-V: Factor out functions baseOffset & baseOffset32 from MacroAssembler)
  - https://github.com/openjdk/riscv-port-jdk17u/pull/59 | (8301628: RISC-V: c2 fix pipeline class for several instructions)
  - https://github.com/openjdk/riscv-port-jdk17u/pull/60 | (8301852: RISC-V: Optimize class atomic when order is memory_order_relaxed)

## OpenJDK 上游工作（曹贵）
1. OpenJDK 上游代码提交:
- https://github.com/openjdk/jdk/pull/13862  | (8307609: RISC-V: Added support for Extract, Compress, Expand and other nodes for Vector API)(as co-author)
- https://github.com/openjdk/jdk/pull/14138 |  (8308817: RISC-V: Support VectorTest node for Vector API )(as co-author)
- https://github.com/openjdk/jdk/pull/14197 | (8308997: RISC-V: Sign extend when comparing 32-bit value with zero instead of testing the sign bit)(as co-author)
2. Backport riscv-port-jdk17u:
- https://github.com/openjdk/riscv-port-jdk17u/pull/53 | (8297697: RISC-V: Add support for SATP mode detection)
- https://github.com/openjdk/riscv-port-jdk17u/pull/61 | (8301153: RISC-V: pipeline class for several instructions is not set correctly)
- https://github.com/openjdk/riscv-port-jdk17u/pull/64 | (8302289: RISC-V: Use bgez instruction in arraycopy_simple_check when possible)

## OpenJDK8 移植（章翔）

## Clang/LLVM RISC-V 移植工作
- 已经提交到主线的patch:
  - [ValutTracking] Use isGuaranteedNotToBePoison in impliesPoison https://reviews.llvm.org/D149934
  - [InstSimplify] Simplify select i1 ConstExpr, i1 true, i1 false to ConstExpr https://reviews.llvm.org/D151631
  - [RISCV] Support '.option arch' directive https://reviews.llvm.org/D123515
  - [LVI] Don't compute range on not guaranteed not to be undef condition in SelectInst https://reviews.llvm.org/D151295
  - [ValueTracking][InstCombine] Add a new API to allow to ignore poison generating flags or metadatas when implying poison https://reviews.llvm.org/D149404
  - [LoopIdiom] Freeze BitPos if !isGuaranteedNotToBeUndefOrPoison https://reviews.llvm.org/D151690
  - zfinx codegen https://reviews.llvm.org/D148874
  - zdinx rv64 codegen https://reviews.llvm.org/D149665
  - zdinx rv32 codegen https://reviews.llvm.org/D149743
  - [RISCV][CodeGen] Support Zhinx and Zhinxmin https://reviews.llvm.org/D149811
  - Zcmt MC https://reviews.llvm.org/D133863
  - Zcmp MC https://reviews.llvm.org/D132819
  - [RISCV] Enable signed truncation check transforms for i8 https://reviews.llvm.org/D150177
  - [RISCV] Fold (select setcc, setcc, setcc) into and/or instructions https://reviews.llvm.org/D150286
  - [RISCV] Custom lower vector llvm.is.fpclass to vfclass.v https://reviews.llvm.org/D151176
  - [RISCV] Add special case for (select cc, 1.0, 0.0) to lowerSELECT https://reviews.llvm.org/D151719

更多正在review 代码和我们评审的代码可以在以上patch作者名下查看。

## gollvm 相关工作
patch全部更新了，等待大佬抽空再次评审。

## GNU Toolchain 相关工作

- 提交了RV64-ILP32的改进支持，目前正在upstream review讨论中：
  - https://sourceware.org/pipermail/binutils/2023-May/127501.html
  - Slides介绍：https://docs.google.com/presentation/d/1JbA5Zkq1F__wuaF5RYWK9XDlC-Lf9ZJLP-0jRF74a6A/edit#slide=id.p
- 讨论了RV64-ILP32在psABI中的e_flags, 使用lw/sw的问题：
  - https://github.com/riscv-non-isa/riscv-elf-psabi-doc/pull/381
  - https://github.com/riscv-non-isa/riscv-elf-psabi-doc/issues/382
- 参考SPIKE的实现正在优化RVV test generator中：
  https://github.com/XYenChi/intrinsic-testcase-generator/tree/optimize-version
- 和ESWIN讨论了ZCMP的实现优化，目前正在验证性能，后续处理Rebase工作中：
  - https://gcc.gnu.org/pipermail/gcc-patches/2023-May/617448.html
  - https://docs.google.com/document/d/1bW2jgRmhYdHz7oVw5EUcXVAv4_cfuBaZ5bhVG1pUnIo/edit#heading=h.jwtrtuy3qetu
- 提交了Profiles的描述工作到riscv-toolchain-covensions仓库：
  - https://github.com/riscv-non-isa/riscv-toolchain-conventions/pull/36
  - https://github.com/riscv-admin/dev-partners/issues/16
- Jeff协助开始推进BF16的工具链工作：
  https://github.com/riscv-admin/dev-partners/issues/30
- RISC-V GNU Toolchain会议Slides链接：
  - https://docs.google.com/presentation/d/12G6zRr9BEUcswGrjc6wGNebf4WM3IrQATC3CxGxVyN0/edit#slide=id.g224dd9d1f1c_0_0
  - https://docs.google.com/presentation/d/1X0VPKsX00vj1QxdAx6Mm6l2FdpM6RimfUVTyqJ4Ev3M/edit#slide=id.g224e3a256b1_0_0

## Arch Linux for RISC-V

### Porting Progress

[core] 257 / 264 (97.34%)
[extra] 12185 / 13244 (92.00%)

### Get in Touch

- Arch Linux RISC-V 中文社区 on Telegram: <https://t.me/+zTnGwO5zNKAyNmU1>
- IRC: #archlinuxriscv at libera.chat
- Matrix: #archlinux-riscv:matrix.org

### Important Changes

- Finished merging `community` into `extra`
- Enabled several kernel configs to support All Winner D1
- Lichee Pi 4a image and rootfs [link 1](https://drive.google.com/drive/folders/1AekOQLH7qUJXgzjrXElKedsWP36SUocw?usp=sharing)
  - Note that this file's designed usage is to replace the inner rootfs provided by this image: [link 2](https://mirror.iscas.ac.cn/revyos/extra/images/lpi4a/20230511/)
  - ```bash
    fastboot flash ram uboot.bin
    fastboot reboot
    fastboot flash uboot uboot.bin
    fastboot flash boot boot.ext4
    fastboot flash root rootfs.ext4  # <-- only this file is from the first link
    ```

### Upstreamed Works

- glibc: [PATCH v3] riscv: Add macros for FPUCW/fcsr in fpu_control.h [link](https://sourceware.org/pipermail/libc-alpha/2023-April/147000.html)
- gcc: [RFC PATCH] driver: unfilter default library path [PR 104707] [link](https://sourceware.org/pipermail/gcc/2023-April/241103.html)
- qemu: linux-user: Add some ioctls for mesa amdgpu support [link](https://lists.gnu.org/archive/html/qemu-devel/2023-04/msg01259.html)
  - tutorial for running graphic softwares inside qemu-user with AMD Radeom Graphic Card: [link](https://hackmd.io/Gtqp8ZGbQV2moLS_hG_PPg)
- gnu-efi: CHAR8 needs to be defined; BOOLEAN does not need to be defined here [link](https://sourceforge.net/p/gnu-efi/code/merge-requests/52/)
- box64: riscv64 support (4 PRs by xctan @ Arch Linux RISC-V) (Please refer to #Box64 section)
- rust: Bump `cc` for `bootstrap` [link](https://github.com/rust-lang/rust/pull/111701)
- libopenshot:
  - Fix Frame::GetSamplesPerFrame when channels = 0 [link](https://github.com/OpenShot/libopenshot/pull/930)
  - Fix Stabilize_Video test for platforms that doesn't use fast color space conversion [link](https://github.com/OpenShot/libopenshot/pull/929)
- napi-rs:
  - feat(target): add support for riscv64gc-unknown-linux-gnu [link](https://github.com/napi-rs/napi-rs/pull/1599)
  - docs(README): update platform support status [link](https://github.com/napi-rs/napi-rs/pull/1607)
- lychee: test(client): make exponential_backoff better [link](https://github.com/lycheeverse/lychee/pull/1079)
- alt-pytest-asyncio: test: fix flaky test on slow machines [link](https://github.com/delfick/alt-pytest-asyncio/pull/13)
- jumpy: build: upgrade mimalloc to 0.1.36. [link](https://github.com/fishfolk/jumpy/pull/776)
- JuPyMake: Split compiler flags by whitespace. [link](https://github.com/sebasguts/JuPyMake/pull/5)
- pyalpm: test: fix test_db_{grpcache_pkg_segfault,read_grp} [link](https://gitlab.archlinux.org/archlinux/pyalpm/-/merge_requests/19)
- syscalls:
  - Add RISC-V support [link](https://github.com/jasonwhite/syscalls/pull/37)
  - Add fetch for arch-specific syscalls [link](https://github.com/jasonwhite/syscalls/pull/39)
- nix: Add implementation of `PTRACE_{GET,SET}REGSET` [link](https://github.com/nix-rust/nix/pull/2044)
- plz: Add riscv64 support [link](https://github.com/v2pro/plz/pull/14)

## Gentoo for RISC-V

**Stats: 7810/18757, 41.64%** _(https://whale.plctlab.org/riscv/support-statistics/)_

- A total of 22 keywording commits (include non-PLCT team members): https://whale.plctlab.org/riscv/stats/2023_05.txt
  - dev-ruby/asciidoctor: re-keyword 2.0.20 riscv
  - media-libs/mesa: re-keyword 23.1.0 riscv
  - media-sound/rhythmbox: Keyword 3.4.7-r1 riscv
  - net-libs/libiscsi: re-keyword 1.19.0_p20230208 riscv
- A new wiki page for how to install Gentoo Linux on the board with T-Head TH1520 RISC-V SoC
  - https://wiki.gentoo.org/wiki/User:Dlan/RISC-V/TH1520
- 4 u-boot commits which enable the basic support of TH1520
  - t-head: licheepi4a: initial support, [dlan17/u-boot@bca3adc](https://github.com/dlan17/u-boot/commit/bca3adccd8c75456ccc1398e63d780750575283b)
  - dts: t-head: basic device tree for Sipeed Lichee PI 4A board, [dlan17/u-boot@db820a7](https://github.com/dlan17/u-boot/commit/db820a7eed64e13576e42ef8f1019449ee40c3b3)
  - configs: th1520_lpi4a_defconfig: basic config for Sipeed Lichee PI 4A, [dlan17/u-boot@478eef5](https://github.com/dlan17/u-boot/commit/478eef56aff3c8af3b334be6d1b363652b827d66)
  - doc: thead: lpi4a: document Lichee PI 4A board, [dlan17/u-boot@bd9e71a](https://github.com/dlan17/u-boot/commit/bd9e71ae22b55512626635512a06faf4c23b1865)
- Start thinking about big-endian support
  - tracker bug: https://bugs.gentoo.org/907135
  - original request: https://bugs.gentoo.org/907029

## Nixpkgs for RISC-V
- gnu-efi: patch to fix build for riscv64 https://github.com/NixOS/nixpkgs/pull/234128
- udp2raw: build with cmake https://github.com/NixOS/nixpkgs/pull/231599
- tests.pkg-config.defaultPkgConfigPackages https://github.com/NixOS/nixpkgs/pull/231600
- stubby: fix sourceRoot for cross compilation https://github.com/NixOS/nixpkgs/pull/231601
- mesa-demos: fix cross compilation, set strictDeps https://github.com/NixOS/nixpkgs/pull/231603
- mawk: fix cross compilation https://github.com/NixOS/nixpkgs/pull/231604
- ftxui: set strictDeps, fix cross compilation https://github.com/NixOS/nixpkgs/pull/233409
- xfsprogs: fix cross compilation https://github.com/NixOS/nixpkgs/pull/233765
- x265: fix cross compilation to non-aarch64 https://github.com/NixOS/nixpkgs/pull/233470
- treewide: move pkg-config to nativeBuildInputs https://github.com/NixOS/nixpkgs/pull/234899
- xplorer: move cmake to nativeBuildInputs https://github.com/NixOS/nixpkgs/pull/234898
- starfive visionfive2: update kernel to 6.4.0-rc3 https://github.com/NixOS/nixos-hardware/pull/630
- apfs-snap: do not hardcode CC https://github.com/linux-apfs/apfsprogs/pull/10

## Firefox (SpiderMonkey) RV64GCV 移植
1. https://phabricator.services.mozilla.com/D177449
2. https://phabricator.services.mozilla.com/D178616
3. https://bugzilla.mozilla.org/show_bug.cgi?id=1831496

## DynamoRIO RV64GC 移植

本月完善了 RV64 相关的基础设施，但还是不能运行任何程序。希望可以在 6 月份能将一个简单的 Hello World 运行起来。

以下是已合并到上游的 Pull Requests：

- ksco
    - [i#3544 RV64: Implemented a naive version of memfuncs](https://github.com/DynamoRIO/dynamorio/pull/6070)
    - [i#3544 RV64: Implemented more global assembly functions](https://github.com/DynamoRIO/dynamorio/pull/6064)
    - [i#3544 RV64: Implemented dr_call_on_clean_stack](https://github.com/DynamoRIO/dynamorio/pull/6062)
    - [i#3544 RV64: Some fixes and improvements to call_switch_stack](https://github.com/DynamoRIO/dynamorio/pull/6061)
    - [Fix function signature mismatch issue in RISC-V build](https://github.com/DynamoRIO/dynamorio/pull/6059)

- shiptux
    - [i#3544 riscv64: Fixed CALLC for RISC-V and Implemented some instructions](https://github.com/DynamoRIO/dynamorio/pull/6050)
    - [i#3544 riscv64: Implemented dr_setjmp and dr_longjmp](https://github.com/DynamoRIO/dynamorio/pull/6071)
    - [i#3544 riscv64: Implemented dynamorio_condvar_wake_and_jmp](https://github.com/DynamoRIO/dynamorio/pull/6053)
    - [i#3544 riscv64: Implement some base instructions](https://github.com/DynamoRIO/dynamorio/pull/6014)
    - [i#3544 RV64: Implemented dynamorio-clone](https://github.com/DynamoRIO/dynamorio/pull/6063)
    - [i#3544 riscv64: Implemented atomic_swap and Improved atomic_add ](https://github.com/DynamoRIO/dynamorio/pull/6065)
    - [i#6027: define w8 only for AArch64](https://github.com/DynamoRIO/dynamorio/pull/6028)

以下是尚未合并到上游的 Pull Requests：

- ksco
    - [i#3544 RV64: Added an encoder and some fixes and improvments to the decoder](https://github.com/DynamoRIO/dynamorio/pull/6095)
    - [i#3544 RV64: Small improvments to some assembly functions](https://github.com/DynamoRIO/dynamorio/pull/6093)
    - [i#3544 RV64: Implement TLS functions](https://github.com/DynamoRIO/dynamorio/pull/6091)
    - [i#3544 RV64: Fixed dynamorio_syscall](https://github.com/DynamoRIO/dynamorio/pull/6090)
    - [i#3544 RV64: Fixed atomic functions and macros](https://github.com/DynamoRIO/dynamorio/pull/6089)
    - [i#3544 RV64: Added machine type support for ELF hdr verification](https://github.com/DynamoRIO/dynamorio/pull/6088)

## OpenCV RISC-V 移植

[WIP] 面向 RVV 后端的 OpenCV Universal Intrinsic 代码自动迁移工具
  - 支持 Universal Intrinsic 类型的检测
  - 支持向量类型中向量长度和重载算符的改写
  - 项目地址：https://github.com/hanliutong/rewriter

## LIBCXX Experimental/simd

- LLVM上游提交进展
	- 已合并的补丁
		- [[libcxx] Add status paper for Parallelism-TS](https://reviews.llvm.org/D145652)
	- 本月新增被接收的补丁
		- [D144362：[libcxx] <experimental/simd> Add ABI tags, class template simd/simd_mask implementations. Add related simd traits and tests.](https://reviews.llvm.org/D145652)
	- 审阅中的补丁
	  - [D144698：[libcxx] <experimental/simd> Removed original implementations and tests](https://reviews.llvm.org/D144698)
	  - [D144363：[libcxx] <experimental/simd> Added aliagned flag types, some simd traits and related tests](https://reviews.llvm.org/D144363)
	  - [D144364：[libcxx] <experimental/simd> Added internal storage type, constructors, subscript operators of class simd/simd_mask and related tests](https://reviews.llvm.org/D144364)


- 其他工作
  - 重构了 where 表达式的测试，提高了测试的覆盖度
  - 在GitHub Action CI中添加了aarch64平台的测试（[https://github.com/fepicture/llvm-project/actions/workflows/simd_aarch64_nightlytest.yml](https://github.com/fepicture/llvm-project/actions/workflows/simd_aarch64_nightlytest.yml)）
  - 尝试了将SIMD库编译到RISC-V平台，成功生成了RVV指令

- 我们在开源软件供应链点亮计划-开源之夏2023（OSPP-2023）发布了[基于C++标准库experimental/simd的OpenCV后端移植与优化](https://summer-ospp.ac.cn/org/prodetail/238d90443?list=org&navpage=org)项目，欢迎感兴趣的同学参与我们的工作！

## LuaJIT RV64G 移植

The focus this month belongs to JIT tracing: The trace number handling scheme had some tuning, whereas the exit number handler has undergone a thorough revamp.

Additionally, the interpreter has received some adjustments and the IR assembler has picked up many corrections.

- Interpreter
    - [Immediate optimizations](https://github.com/infiWang/LuaJIT/commit/d91b1d67eb893b1a85c778ae24cbbed3a30e0fad)
    - [Conditional select optimizations](https://github.com/infiWang/LuaJIT/commit/c4fea6f6413eff322d8a3b50aaae03662c875b79)

- JIT
    - [Correct scratch register list](https://github.com/infiWang/LuaJIT/commit/0daefb5c54f4adf03b6b9e3a1b5e9de8f44b62b7)
    - [Correct FUNCT3/FUNCT7 helper](https://github.com/infiWang/LuaJIT/commit/8c73efd7c83871b397a2173dff5d4fff35015826)
    - [Fix asm_href generic type hashing](https://github.com/infiWang/LuaJIT/commit/3ecd83582a63532c100b36c847c7e8b56a82ecf0)
    - [Fix asm_loop_fixup with none-inverted loop](https://github.com/infiWang/LuaJIT/commit/806f6fb30d47325b32778821dbdcb7d7426b40a7)
    - [Fix asm_tobit](https://github.com/infiWang/LuaJIT/commit/d6af8a0383ca63ecd0b46c2c9307e216159c9b09)
    - [Fix emit_roti](https://github.com/infiWang/LuaJIT/commit/227f5159da02dca1403eb24944a932ffd147c739)
    - [Fix emit_rot](https://github.com/infiWang/LuaJIT/commit/bfa2522f3d002b12b33106b3e124510e0a0d272f)
    - [Fix asm_bswap](https://github.com/infiWang/LuaJIT/commit/f84d08164ff1fdfeb776d920066544d65108ebc4)
    - [Initial exitno handling overhaul](https://github.com/infiWang/LuaJIT/commit/a1afe15899fe516ec5f9aaad5cff65b0297f2030)

## gem5

gem5-rvv相关进展：

- 添加了vcompress.vm指令
- 添加了vle8ff.v，vle16ff.v，vle32ff.v，vle64ff.v指令
- 修复makeWrite函数的bug

目前[plct-gem5仓库的rvv-cpu分支](https://github.com/plctlab/plct-gem5)已经支持了除segment load/store外的所有RISC-V向量指令，欢迎大家试用及反馈！

## Spike

更新对BF16的支持(目前支持v0.6.0版本):https://github.com/riscv-software-src/riscv-isa-sim/pull/1321

## QEMU

- 更新对Zc*属性的支持: https://lists.gnu.org/archive/html/qemu-riscv/2023-05/msg00266.html
- 更新对PMP相关问题的修复(v6): https://lists.gnu.org/archive/html/qemu-riscv/2023-05/msg00336.html
- 添加对编码冲突指令集反汇编的支持: https://lists.gnu.org/archive/html/qemu-riscv/2023-05/msg00441.html
- 更新对PC-relative translation的支持(v3): https://lists.gnu.org/archive/html/qemu-riscv/2023-05/msg00540.html
- 更新对pointer mask问题的修复(v7): https://lists.gnu.org/archive/html/qemu-riscv/2023-05/msg00476.html
- 修复mstatus相关问题: https://lists.gnu.org/archive/html/qemu-riscv/2023-05/msg00573.html
- 添加对zacas扩展的支持: https://github.com/plctlab/plct-qemu/tree/plct-zacas-dev
- 更新对BF16扩展的支持: https://github.com/plctlab/plct-qemu/tree/plct-bf16-upstream-v2
- 添加对PM v0.5.4版本的支持: https://github.com/plctlab/plct-qemu/tree/plct-pm-0.5.4

## box64

本月我们继续完善 box64 RV64 JIT 后端 Dynarec，并且做了一些包装库的完善工作。
RV64 的后端终于变得可用了！发版在即。原作者也写了一篇文章简单回顾了这次移植的一些细节：[https://box86.org/2023/05/box64-and-risc-v/](https://box86.org/2023/05/box64-and-risc-v/)。

以下是已合并到上游的 Pull Requests：

- xctan
    - [Added F3 0F B8 POPCNT opcode and fixed LOCK CMPXCHG16B for ML2](https://github.com/ptitSeb/box64/pull/808)
    - [Fixed 66 0F 3A 0B ROUNDSD opcode](https://github.com/ptitSeb/box64/pull/765)
    - [Fixed 66 0F C6 SHUFPD opcode](https://github.com/ptitSeb/box64/pull/756)
    - [Added more opcodes](https://github.com/ptitSeb/box64/pull/751)

- ksco
    - [Added some wayland function wrappers](https://github.com/ptitSeb/box64/pull/807)
    - [Added more opcodes](https://github.com/ptitSeb/box64/pull/806)
    - [Fixed 66 0F CMOV opcodes](https://github.com/ptitSeb/box64/pull/804)
    - [Fixed 66 0F 38 2B PACKUSDW opcode](https://github.com/ptitSeb/box64/pull/802)
    - [Added 4 more libc dprintf wrappers](https://github.com/ptitSeb/box64/pull/798)
    - [Added vwprintf (for #793)](https://github.com/ptitSeb/box64/pull/794)
    - [Fixed stack align on varargs (for #789)](https://github.com/ptitSeb/box64/pull/790)
    - [Added 1 more symbol for libc (for #787)](https://github.com/ptitSeb/box64/pull/788)
    - [Added some missing fixes on GETEX](https://github.com/ptitSeb/box64/pull/785)
    - [Use the new x9 scratch register](https://github.com/ptitSeb/box64/pull/784)
    - [Forget mmx float reg only needed](https://github.com/ptitSeb/box64/pull/782)
    - [Added more 0F MMX opcodes and some fixes](https://github.com/ptitSeb/box64/pull/780)
    - [Added more opcodes and some fixes](https://github.com/ptitSeb/box64/pull/778)
    - [Remove redundant code](https://github.com/ptitSeb/box64/pull/777)
    - [Added 1 libx11 symbol for #758](https://github.com/ptitSeb/box64/pull/776)
    - [Added more opcodes and some fixes](https://github.com/ptitSeb/box64/pull/775)
    - [Added more opcodes and a small fix](https://github.com/ptitSeb/box64/pull/774)
    - [Used RunFunctionFmt for better sign-extend handling](https://github.com/ptitSeb/box64/pull/768)
    - [Fixed typos in (67) 88 MOV opcode](https://github.com/ptitSeb/box64/pull/767)
    - [Added more opcodes](https://github.com/ptitSeb/box64/pull/764)
    - [Added some mpg123 wrapped functions](https://github.com/ptitSeb/box64/pull/762)
    - [Added some AES opcodes](https://github.com/ptitSeb/box64/pull/761)
    - [Added more opcode for Unciv and some fixes](https://github.com/ptitSeb/box64/pull/759)
    - [Added more opcodes for Unciv](https://github.com/ptitSeb/box64/pull/757)
    - [Added more opcodes for Bastion and some fixes](https://github.com/ptitSeb/box64/pull/753)

## 其他面向 RISC-V International 的支持工作

### SAIL/ACT

- 更新SAIL对CMO扩展的支持: https://github.com/riscv/sail-riscv/pull/137

## 在方舟开源编译器社区的工作

PLCT实验室的史宁宁依然每周在更新方舟编译器社区周报（OpenArkCompiler Weekly），目前已经更新到第 163 期。

方舟编译器周报每周日晚上通过 Repo、知乎、Bilibili 和邮件列表发布。

- Repo: https://github.com/isrc-cas/arkcompiler-materials
- 知乎：https://www.zhihu.com/column/c_1268247974020747264
- Bilibili：https://www.bilibili.com/read/readlist/rl199373
- 邮件列表及其订阅方式：https://gitee.com/openarkcompiler/OpenArkCompiler/issues/I1EWAX

## MLIR

### PLCT MLIR 小队 @ EuroLLVM 2023

EuroLLVM 2023 (https://llvm.swoogo.com/2023eurollvm)
- Buddy Compiler: An MLIR-based Compilation Framework for Deep Learning Co-design (Speaker: Hongbin Zhang)
- RISC-V Vector Extension Support in MLIR: Motivation, Abstraction, and Application (Speaker: Hongbin Zhang)
- Buddy-CAAS: Compiler As A Service for MLIR (Speaker: Hongbin Zhang)
- Image Processing Ops as first class citizens in MLIR: write once, vectorise everywhere! (Speaker: Prathamesh Tagore)

### MLIR 上游相关工作

RVV 和 Arm SVE 向量化的统一设计
- Arm SVE 不需要考虑 RVV 的动态 vector length 的支持
- Arm SVE 不需要考虑 RVV 的基于 vsetvl 的 strip-mining 向量化方式
- Arm SVE 目前没有 VP Intrinsic 的通路
- 我们通过对 AXPY 和卷积向量化案例的评估，
- 初步结论为在 RVV 上 strip-mining 向量化方式略优于 mask-based 的方式，正在进行更多案例的评估和分析
- 相关链接：
  - https://discourse.llvm.org/t/eurollvm-2023-roundtable-targeting-cpus-from-ml-frameworks/69542/2
  - https://discourse.llvm.org/t/rfc-scalable-vectorisation-in-linalg/70419 

MLIR Sparsity 调研
- Sparsity 简介: https://blog.sh1mar.in/post/sparsity/intro/
- Sparse Compiler 与 MLIR 的 Sparse Tensor 实现: https://blog.sh1mar.in/post/sparsity/compiler/

### Buddy Compiler

- Buddy Compiler 主页地址 - https://buddy-compiler.github.io/
- Buddy Compiler OSPP 2023 开放项目 - https://summer-ospp.ac.cn/org/orgdetail/8d995d4c-b188-4690-9a53-c022dc7c19e3?lang=zh

**buddy-caas**

Buddy Compiler As A Service（Buddy-CAAS）- https://buddy.isrc.ac.cn/
- 支持 X86 和 RISC-V 后端，支持在多后端快速地进行代码验证和测试
- 支持更多默认用例，所有用例提供默认 Pass Pipeline，并支持灵活的配置功能

**buddy-mlir**

代码仓库：https://github.com/buddy-compiler/buddy-mlir

- Add buddy-lsp-server.
- Develop support for Fast Fourier Transform.
- Add a one-step building strategy.

**buddy-benchmark**

代码仓库：https://github.com/buddy-compiler/buddy-benchmark

- Add the linpackc vectorization benchmark.

## Chisel/FIRRTL（CAAT 小队）

- 完成 RISC-V Vector 长向量结构 RTL 第一版设计，进行详细代码 Review 并根据 Buddy Compiler 的用例进行性能评估，针对 Lane 以及 LSU 的瓶颈提出修改建议，开始针对 Lane 进行重构。
- 开始利用 MLIR C-API 以及 jextract 进行 Chisel-CIRCT 的 bind 工作

## coreboot for riscv

本期没有新的进展。

## openocd

本期没有新的进展。

## opensbi

- 优化srst/susp的probe，从计数支持的类型到发现一个就返回。[1](https://lists.infradead.org/pipermail/opensbi/2023-May/004945.html)
- 修正串口初始化，如果串口不存在不应该挂起初始化过程。[1](https://lists.infradead.org/pipermail/opensbi/2023-May/004975.html)
- 改进fdt\_serial，串口初始化会扫描两次DT，如果两次都扫描不到应该返回SBI_ENODEV，而不是0。并移除dummy驱动。[1](https://lists.infradead.org/pipermail/opensbi/2023-May/004979.html)
- 改进fdt\_ipi fdt\_timer移除dummy驱动，并提早退出初始化的循环。[1](https://lists.infradead.org/pipermail/opensbi/2023-May/004980.html) [2](https://lists.infradead.org/pipermail/opensbi/2023-May/004978.html)
- 通过probe确认扩展是否是否该注册的补丁更新为为扩展添加一个注册方法，对于单个扩展id的扩展可以移除probe方法，之前说的多次调用probe的问题也规避了。[1](https://lists.infradead.org/pipermail/opensbi/2023-May/004941.html)
- 更新Makefile防止制作静态库时拷贝到符号链接。[1](https://lists.infradead.org/pipermail/opensbi/2023-May/004958.html)
- 添加th1520 soc支持，把pmu相关代码从d1的代码中一出来。[1](https://lists.infradead.org/pipermail/opensbi/2023-May/004981.html)
- 为thead移除复位时的内存屏障指令，清除cache的操作没有load/sotre操作。[1](https://lists.infradead.org/pipermail/opensbi/2023-May/004989.html)
- 修正thead的复位关联dts，并更新初始化代码。[1](https://lists.infradead.org/pipermail/opensbi/2023-May/004990.html)
- 修正aclint\_mswi\_cold\_init初始化时的参数检测，防止访问mswi_hartid2data溢出。[1](https://lists.infradead.org/pipermail/opensbi/2023-May/005017.html)

## u-boot

本期没有新的进展。

## Aya Theorem Prover

## RISC-V 平台测试测评工作

本月完善了SPEC CPU自动化测试脚本，可以自动化下载最新或指定版本GCC/LLVM源码进行构建安装并测试SPEC CPU2017，最后汇总结果数据。另外为了做SPEC CPU tunning，我们开始研究各个编译器优化选项会给SPEC CPU2017带来多大的性能提升，这个月我们通过脚本收集了SPEC CPU2017官方发布结果中使用到的所有优化选项，并按使用频率排序，之后我们会逐个看最常使用到的几个优化选项。具体的链接放在下面。

1. 完善SPEC CPU自动化测试脚本

https://github.com/mollybuild/RISCV-Measurement/tree/master/scripts/Run-SPEC-CPU

2. SPEC CPU2017 compiler flags sorting

script & flags sorting results ：https://github.com/mollybuild/RISCV-Measurement/tree/master/scripts/getflags

下图展示了最常被使用到的一些优化选项：
![image](https://github.com/mollybuild/PLCT-Weekly/assets/26591790/988d1110-8601-4c97-9211-864fa6ea416c)

## 测试开发相关工作
- Kernel CI环境搭建
  - 调通在LAVA中执行unmatched job，visionfive job
  - 修改kernelci-docker源码，部署kernelci前后端数据库
  - 调通lava job与kernelci的交互
  - 看kernelci后端代码，编写通过Kernel CI后端API创建lab以及lab token的python自动化脚本 https://github.com/jiewu-plct/kernel-ci/blob/main/creat-lab.py
  - 看kernelci前后端代码，修改kernelci前后端源码，解决kernelci界面无法查看log的问题
  - 解决在lava job中隐藏访问kernelci后端的token的问题
  - 调通用LAVA在unmatched中执行官方的ltp syscalls测试用例
  - 将如何搭建LAVA和KernelCI环境以及如何使用LAVA的内容整理成文档 https://github.com/jiewu-plct/kernel-ci
- 自动化脚本：
  - 根据需求修改抓取指定工程中所有软件包的revision，以及其在指定仓库指定架构下的构建结果的自动化脚本 https://github.com/isrc-cas/tarsier-oerv/tree/main/scripts/obs_pkgstatus

## 参考链接

- [PLCT 2022 年开源路线图](https://github.com/plctlab/PLCT-Weekly/blob/master/PLCT-Roadmap-2022.md)
- [PLCT 实验室的开放职位（社招）](https://github.com/plctlab/PLCT-Weekly/blob/master/Jobs.md)
- [PLCT 实验室的开放职位（实习生）](https://github.com/plctlab/weloveinterns/blob/master/open-internships.md)
- [PLCT 开源进展 (PLCT Weekly)](https://github.com/isrc-cas/PLCT-Weekly)
- [PLCT 公开报告幻灯片（选集）](https://github.com/isrc-cas/PLCT-Open-Reports)
