INFO: [VRFC 10-163] Analyzing VHDL file "F:/VHDL/code/moore000nonoverlap/moore000nonoverlap.srcs/sources_1/new/moore000nonoverlap.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'moore000nonoverlap'
