library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity decodificador3x8 is

  port   (
    -- Input ports
	e0, e1, e2  : in std_logic; 
	
    -- Output ports
	 s0 : out std_logic
    
  );
end entity;

architecture arch_name of decodificador is

begin

   s0 <= 
		'1' when e0='0' and e1='0' and e2='0' else 
		'0';


end architecture;