Analysis & Synthesis report for DE3_dsp_design_top
Thu Mar 03 17:34:15 2011
Quartus II 64-Bit Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for lpm_counter0:inst23|lpm_counter:lpm_counter_component
 15. Source assignments for OneBigTap:inst1|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body
 16. Source assignments for OneBigTap:inst1|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst
 17. Source assignments for OneBigTap:inst1|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr
 18. Source assignments for sine_1:inst35|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst
 19. Source assignments for sine_1:inst35|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst
 20. Source assignments for sine_10:inst36|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst
 21. Source assignments for sine_10:inst36|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst
 22. Source assignments for p_sine:inst37|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst
 23. Source assignments for p_sine:inst37|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst
 24. Source assignments for a2d_data:inst38|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst
 25. Source assignments for a2d_data:inst38|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst
 26. Source assignments for fir_out:inst39|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst
 27. Source assignments for fir_out:inst39|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst
 28. Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body
 29. Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst
 30. Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8us3:auto_generated
 31. Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter
 32. Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter
 33. Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter
 34. Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter
 35. Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr
 36. Source assignments for sld_hub:auto_hub
 37. Source assignments for sld_hub:auto_hub|sld_rom_sr:hub_info_reg
 38. Parameter Settings for User Entity Instance: altpll0:inst|altpll:altpll_component
 39. Parameter Settings for User Entity Instance: IOV_A3V3_B1V8_C2V5_D3V3:inst2|POWER_CONFIG_IF:m00
 40. Parameter Settings for User Entity Instance: lpm_counter0:inst23|lpm_counter:lpm_counter_component
 41. Parameter Settings for User Entity Instance: OneBigTap:inst1|sld_signaltap:sld_signaltap_component
 42. Parameter Settings for User Entity Instance: sine_1:inst35|altsource_probe:altsource_probe_component
 43. Parameter Settings for User Entity Instance: sine_10:inst36|altsource_probe:altsource_probe_component
 44. Parameter Settings for User Entity Instance: p_sine:inst37|altsource_probe:altsource_probe_component
 45. Parameter Settings for User Entity Instance: a2d_data:inst38|altsource_probe:altsource_probe_component
 46. Parameter Settings for User Entity Instance: fir_out:inst39|altsource_probe:altsource_probe_component
 47. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 48. Parameter Settings for Inferred Entity Instance: sld_hub:auto_hub
 49. altpll Parameter Settings by Entity Instance
 50. SignalTap II Logic Analyzer Settings
 51. SignalTap II Logic Analyzer Instances Instantiated in Design Settings
 52. Connections to In-System Debugging Instance "auto_signaltap_0"
 53. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+-----------------------------------+-----------------------------------------------+
; Analysis & Synthesis Status       ; Successful - Thu Mar 03 17:34:15 2011         ;
; Quartus II 64-Bit Version         ; 9.1 Build 350 03/24/2010 SP 2 SJ Full Version ;
; Revision Name                     ; DE3_dsp_design_top                            ;
; Top-level Entity Name             ; DE3_dsp_design_top                            ;
; Family                            ; Stratix IV                                    ;
; Logic utilization                 ; N/A                                           ;
;     Combinational ALUTs           ; 672                                           ;
;     Memory ALUTs                  ; 0                                             ;
;     Dedicated logic registers     ; 1,627                                         ;
; Total registers                   ; 1627                                          ;
; Total pins                        ; 40                                            ;
; Total virtual pins                ; 0                                             ;
; Total block memory bits           ; 139,264                                       ;
; DSP block 18-bit elements         ; 0                                             ;
; Total GXB Receiver Channel PCS    ; 0                                             ;
; Total GXB Receiver Channel PMA    ; 0                                             ;
; Total GXB Transmitter Channel PCS ; 0                                             ;
; Total GXB Transmitter Channel PMA ; 0                                             ;
; Total PLLs                        ; 1                                             ;
; Total DLLs                        ; 0                                             ;
+-----------------------------------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4SGX230KF40C2    ;                    ;
; Top-level entity name                                                      ; DE3_dsp_design_top ; DE3_dsp_design_top ;
; Family name                                                                ; Stratix IV         ; Stratix II         ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; Off                ; Off                ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-8 processors         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                       ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                   ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------------------+
; DE3_dsp_design_top.bdf           ; yes             ; User Block Diagram/Schematic File      ; C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/DE3_dsp_design_top.bdf    ;
; altpll0.v                        ; yes             ; Auto-Found Wizard-Generated File       ; C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/altpll0.v                 ;
; altpll.tdf                       ; yes             ; Megafunction                           ; c:/altera/91/quartus/libraries/megafunctions/altpll.tdf                                        ;
; db/altpll_ams2.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/db/altpll_ams2.tdf        ;
; iov_a3v3_b1v8_c2v5_d3v3.v        ; yes             ; Encrypted Auto-Found Verilog HDL File  ; C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/iov_a3v3_b1v8_c2v5_d3v3.v ;
; lpm_counter0.v                   ; yes             ; Auto-Found Wizard-Generated File       ; C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/lpm_counter0.v            ;
; lpm_counter.tdf                  ; yes             ; Megafunction                           ; c:/altera/91/quartus/libraries/megafunctions/lpm_counter.tdf                                   ;
; db/cntr_mnh.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/db/cntr_mnh.tdf           ;
; onebigtap.v                      ; yes             ; Auto-Found Wizard-Generated File       ; C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/onebigtap.v               ;
; sld_signaltap.vhd                ; yes             ; Encrypted Megafunction                 ; c:/altera/91/quartus/libraries/megafunctions/sld_signaltap.vhd                                 ;
; sld_ela_control.vhd              ; yes             ; Encrypted Megafunction                 ; c:/altera/91/quartus/libraries/megafunctions/sld_ela_control.vhd                               ;
; lpm_shiftreg.tdf                 ; yes             ; Megafunction                           ; c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                  ;
; sld_mbpmg.vhd                    ; yes             ; Encrypted Megafunction                 ; c:/altera/91/quartus/libraries/megafunctions/sld_mbpmg.vhd                                     ;
; sld_ela_trigger_flow_mgr.vhd     ; yes             ; Encrypted Megafunction                 ; c:/altera/91/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                      ;
; sld_buffer_manager.vhd           ; yes             ; Encrypted Megafunction                 ; c:/altera/91/quartus/libraries/megafunctions/sld_buffer_manager.vhd                            ;
; sld_rom_sr.vhd                   ; yes             ; Encrypted Megafunction                 ; c:/altera/91/quartus/libraries/megafunctions/sld_rom_sr.vhd                                    ;
; sine_1.v                         ; yes             ; Auto-Found Wizard-Generated File       ; C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/sine_1.v                  ;
; altsource_probe.v                ; yes             ; Megafunction                           ; c:/altera/91/quartus/libraries/megafunctions/altsource_probe.v                                 ;
; altsource_probe_body.vhd         ; yes             ; Megafunction                           ; c:/altera/91/quartus/libraries/megafunctions/altsource_probe_body.vhd                          ;
; sine_10.v                        ; yes             ; Auto-Found Wizard-Generated File       ; C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/sine_10.v                 ;
; p_sine.v                         ; yes             ; Auto-Found Wizard-Generated File       ; C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/p_sine.v                  ;
; a2d_data.v                       ; yes             ; Auto-Found Wizard-Generated File       ; C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/a2d_data.v                ;
; fir_out.v                        ; yes             ; Auto-Found Wizard-Generated File       ; C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/fir_out.v                 ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf                                    ;
; db/altsyncram_8us3.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/db/altsyncram_8us3.tdf    ;
; altdpram.tdf                     ; yes             ; Megafunction                           ; c:/altera/91/quartus/libraries/megafunctions/altdpram.tdf                                      ;
; lpm_mux.tdf                      ; yes             ; Megafunction                           ; c:/altera/91/quartus/libraries/megafunctions/lpm_mux.tdf                                       ;
; db/mux_opc.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/db/mux_opc.tdf            ;
; lpm_decode.tdf                   ; yes             ; Megafunction                           ; c:/altera/91/quartus/libraries/megafunctions/lpm_decode.tdf                                    ;
; db/decode_asf.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/db/decode_asf.tdf         ;
; db/cntr_mdi.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/db/cntr_mdi.tdf           ;
; db/cmpr_qdc.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/db/cmpr_qdc.tdf           ;
; db/cntr_d6j.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/db/cntr_d6j.tdf           ;
; db/cntr_bdi.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/db/cntr_bdi.tdf           ;
; db/cmpr_odc.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/db/cmpr_odc.tdf           ;
; db/cntr_vvi.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/db/cntr_vvi.tdf           ;
; db/cmpr_kdc.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/db/cmpr_kdc.tdf           ;
; sld_hub.vhd                      ; yes             ; Encrypted Megafunction                 ; c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd                                       ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                              ;
+-----------------------------------------------+--------------------------+
; Resource                                      ; Usage                    ;
+-----------------------------------------------+--------------------------+
; Estimated ALUTs Used                          ; 672                      ;
;     -- Combinational ALUTs                    ; 672                      ;
;     -- Memory ALUTs                           ; 0                        ;
;     -- LUT_REGs                               ; 0                        ;
; Dedicated logic registers                     ; 1627                     ;
;                                               ;                          ;
; Estimated ALUTs Unavailable                   ; 12                       ;
;     -- Due to unpartnered combinational logic ; 12                       ;
;     -- Due to Memory ALUTs                    ; 0                        ;
;                                               ;                          ;
; Total combinational functions                 ; 672                      ;
; Combinational ALUT usage by number of inputs  ;                          ;
;     -- 7 input functions                      ; 12                       ;
;     -- 6 input functions                      ; 118                      ;
;     -- 5 input functions                      ; 182                      ;
;     -- 4 input functions                      ; 83                       ;
;     -- <=3 input functions                    ; 277                      ;
;                                               ;                          ;
; Combinational ALUTs by mode                   ;                          ;
;     -- normal mode                            ; 560                      ;
;     -- extended LUT mode                      ; 12                       ;
;     -- arithmetic mode                        ; 100                      ;
;     -- shared arithmetic mode                 ; 0                        ;
;                                               ;                          ;
; Estimated ALUT/register pairs used            ; 1830                     ;
;                                               ;                          ;
; Total registers                               ; 1627                     ;
;     -- Dedicated logic registers              ; 1627                     ;
;     -- I/O registers                          ; 0                        ;
;     -- LUT_REGs                               ; 0                        ;
;                                               ;                          ;
; Estimated ALMs:  partially or completely used ; 915                      ;
;                                               ;                          ;
; I/O pins                                      ; 40                       ;
; Total MLAB memory bits                        ; 0                        ;
; Total block memory bits                       ; 139264                   ;
; Total PLLs                                    ; 1                        ;
; Maximum fan-out node                          ; altera_internal_jtag~TDO ;
; Maximum fan-out                               ; 864                      ;
; Total fan-out                                 ; 9893                     ;
; Average fan-out                               ; 4.02                     ;
+-----------------------------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 12x12 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                     ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |DE3_dsp_design_top                                                                                     ; 672 (3)           ; 1627 (28)    ; 139264            ; 0            ; 0       ; 0         ; 0         ; 0         ; 40   ; 0            ; |DE3_dsp_design_top                                                                                                                                                                                                                                                                                                                     ; work         ;
;    |IOV_A3V3_B1V8_C2V5_D3V3:inst2|                                                                      ; 104 (4)           ; 98 (4)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|IOV_A3V3_B1V8_C2V5_D3V3:inst2                                                                                                                                                                                                                                                                                       ;              ;
;       |POWER_CONFIG_IF:m00|                                                                             ; 60 (60)           ; 59 (59)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|IOV_A3V3_B1V8_C2V5_D3V3:inst2|POWER_CONFIG_IF:m00                                                                                                                                                                                                                                                                   ;              ;
;       |WIRE4_INTERFACE:m01|                                                                             ; 40 (40)           ; 35 (35)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|IOV_A3V3_B1V8_C2V5_D3V3:inst2|WIRE4_INTERFACE:m01                                                                                                                                                                                                                                                                   ;              ;
;    |OneBigTap:inst1|                                                                                    ; 51 (0)            ; 66 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|OneBigTap:inst1                                                                                                                                                                                                                                                                                                     ;              ;
;       |sld_signaltap:sld_signaltap_component|                                                           ; 51 (0)            ; 66 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|OneBigTap:inst1|sld_signaltap:sld_signaltap_component                                                                                                                                                                                                                                                               ;              ;
;          |sld_signaltap_impl:sld_signaltap_body|                                                        ; 51 (9)            ; 66 (10)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|OneBigTap:inst1|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                         ;              ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|OneBigTap:inst1|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                          ;              ;
;             |lpm_shiftreg:status_register|                                                              ; 16 (16)           ; 16 (16)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|OneBigTap:inst1|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                            ;              ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 12 (12)           ; 10 (10)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|OneBigTap:inst1|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                              ;              ;
;             |sld_ela_control:ela_control|                                                               ; 3 (1)             ; 21 (1)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|OneBigTap:inst1|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                             ;              ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|OneBigTap:inst1|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                     ;              ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 1 (0)             ; 5 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|OneBigTap:inst1|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                      ;              ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 3 (3)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|OneBigTap:inst1|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                           ;              ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 1 (0)             ; 2 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|OneBigTap:inst1|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                       ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|OneBigTap:inst1|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;              ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 1 (1)             ; 11 (1)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|OneBigTap:inst1|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                               ;              ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|OneBigTap:inst1|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                       ;              ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 11 (11)           ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|OneBigTap:inst1|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                   ;              ;
;    |a2d_data:inst38|                                                                                    ; 25 (0)            ; 24 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|a2d_data:inst38                                                                                                                                                                                                                                                                                                     ;              ;
;       |altsource_probe:altsource_probe_component|                                                       ; 25 (0)            ; 24 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|a2d_data:inst38|altsource_probe:altsource_probe_component                                                                                                                                                                                                                                                           ;              ;
;          |altsource_probe_body:altsource_probe_body_inst|                                               ; 25 (3)            ; 24 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|a2d_data:inst38|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst                                                                                                                                                                                                            ;              ;
;             |altsource_probe_impl:\wider_probe_gen:wider_probe_inst|                                    ; 22 (8)            ; 24 (16)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|a2d_data:inst38|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst                                                                                                                                                     ;              ;
;                |sld_rom_sr:\instance_id_gen:rom_info_inst|                                              ; 14 (14)           ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|a2d_data:inst38|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst                                                                                                           ;              ;
;    |altpll0:inst|                                                                                       ; 0 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|altpll0:inst                                                                                                                                                                                                                                                                                                        ;              ;
;       |altpll:altpll_component|                                                                         ; 0 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|altpll0:inst|altpll:altpll_component                                                                                                                                                                                                                                                                                ;              ;
;          |altpll_ams2:auto_generated|                                                                   ; 0 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|altpll0:inst|altpll:altpll_component|altpll_ams2:auto_generated                                                                                                                                                                                                                                                     ;              ;
;    |fir_out:inst39|                                                                                     ; 22 (0)            ; 24 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|fir_out:inst39                                                                                                                                                                                                                                                                                                      ;              ;
;       |altsource_probe:altsource_probe_component|                                                       ; 22 (0)            ; 24 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|fir_out:inst39|altsource_probe:altsource_probe_component                                                                                                                                                                                                                                                            ;              ;
;          |altsource_probe_body:altsource_probe_body_inst|                                               ; 22 (2)            ; 24 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|fir_out:inst39|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst                                                                                                                                                                                                             ;              ;
;             |altsource_probe_impl:\wider_probe_gen:wider_probe_inst|                                    ; 20 (7)            ; 24 (16)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|fir_out:inst39|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst                                                                                                                                                      ;              ;
;                |sld_rom_sr:\instance_id_gen:rom_info_inst|                                              ; 13 (13)           ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|fir_out:inst39|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst                                                                                                            ;              ;
;    |lpm_counter0:inst23|                                                                                ; 28 (0)            ; 28 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|lpm_counter0:inst23                                                                                                                                                                                                                                                                                                 ;              ;
;       |lpm_counter:lpm_counter_component|                                                               ; 28 (0)            ; 28 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|lpm_counter0:inst23|lpm_counter:lpm_counter_component                                                                                                                                                                                                                                                               ;              ;
;          |cntr_mnh:auto_generated|                                                                      ; 28 (28)           ; 28 (28)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_mnh:auto_generated                                                                                                                                                                                                                                       ;              ;
;    |p_sine:inst37|                                                                                      ; 22 (0)            ; 24 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|p_sine:inst37                                                                                                                                                                                                                                                                                                       ;              ;
;       |altsource_probe:altsource_probe_component|                                                       ; 22 (0)            ; 24 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|p_sine:inst37|altsource_probe:altsource_probe_component                                                                                                                                                                                                                                                             ;              ;
;          |altsource_probe_body:altsource_probe_body_inst|                                               ; 22 (2)            ; 24 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|p_sine:inst37|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst                                                                                                                                                                                                              ;              ;
;             |altsource_probe_impl:\wider_probe_gen:wider_probe_inst|                                    ; 20 (7)            ; 24 (16)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|p_sine:inst37|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst                                                                                                                                                       ;              ;
;                |sld_rom_sr:\instance_id_gen:rom_info_inst|                                              ; 13 (13)           ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|p_sine:inst37|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst                                                                                                             ;              ;
;    |sine_10:inst36|                                                                                     ; 22 (0)            ; 23 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|sine_10:inst36                                                                                                                                                                                                                                                                                                      ;              ;
;       |altsource_probe:altsource_probe_component|                                                       ; 22 (0)            ; 23 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|sine_10:inst36|altsource_probe:altsource_probe_component                                                                                                                                                                                                                                                            ;              ;
;          |altsource_probe_body:altsource_probe_body_inst|                                               ; 22 (2)            ; 23 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|sine_10:inst36|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst                                                                                                                                                                                                             ;              ;
;             |altsource_probe_impl:\wider_probe_gen:wider_probe_inst|                                    ; 20 (7)            ; 23 (15)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|sine_10:inst36|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst                                                                                                                                                      ;              ;
;                |sld_rom_sr:\instance_id_gen:rom_info_inst|                                              ; 13 (13)           ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|sine_10:inst36|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst                                                                                                            ;              ;
;    |sine_1:inst35|                                                                                      ; 22 (0)            ; 23 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|sine_1:inst35                                                                                                                                                                                                                                                                                                       ;              ;
;       |altsource_probe:altsource_probe_component|                                                       ; 22 (0)            ; 23 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|sine_1:inst35|altsource_probe:altsource_probe_component                                                                                                                                                                                                                                                             ;              ;
;          |altsource_probe_body:altsource_probe_body_inst|                                               ; 22 (2)            ; 23 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|sine_1:inst35|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst                                                                                                                                                                                                              ;              ;
;             |altsource_probe_impl:\wider_probe_gen:wider_probe_inst|                                    ; 20 (7)            ; 23 (15)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|sine_1:inst35|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst                                                                                                                                                       ;              ;
;                |sld_rom_sr:\instance_id_gen:rom_info_inst|                                              ; 13 (13)           ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|sine_1:inst35|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst                                                                                                             ;              ;
;    |sld_hub:auto_hub|                                                                                   ; 118 (80)          ; 179 (149)    ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                    ;              ;
;       |sld_rom_sr:hub_info_reg|                                                                         ; 21 (21)           ; 11 (11)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|sld_hub:auto_hub|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                                            ;              ;
;       |sld_shadow_jsm:shadow_jsm|                                                                       ; 17 (17)           ; 19 (19)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                                                          ;              ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 255 (1)           ; 1110 (0)     ; 139264            ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                      ;              ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 254 (16)          ; 1110 (443)   ; 139264            ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                ;              ;
;          |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                               ; 2 (0)             ; 70 (70)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                                 ;              ;
;             |lpm_decode:wdecoder|                                                                       ; 2 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                             ;              ;
;                |decode_asf:auto_generated|                                                              ; 2 (2)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_asf:auto_generated                                                                                                                                   ;              ;
;          |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                              ; 0 (0)             ; 0 (0)        ; 139264            ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                                ;              ;
;             |altsyncram_8us3:auto_generated|                                                            ; 0 (0)             ; 0 (0)        ; 139264            ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8us3:auto_generated                                                                                                                                                                 ;              ;
;          |lpm_shiftreg:segment_offset_config_deserialize|                                               ; 0 (0)             ; 11 (11)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                                 ;              ;
;          |lpm_shiftreg:status_register|                                                                 ; 17 (17)           ; 17 (17)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                   ;              ;
;          |sld_buffer_manager:sld_buffer_manager_inst|                                                   ; 80 (80)           ; 64 (64)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                     ;              ;
;          |sld_ela_control:ela_control|                                                                  ; 86 (2)            ; 359 (2)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                    ;              ;
;             |lpm_shiftreg:trigger_config_deserialize|                                                   ; 0 (0)             ; 4 (4)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                            ;              ;
;             |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|    ; 68 (0)            ; 340 (0)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                                             ;              ;
;                |lpm_shiftreg:trigger_condition_deserialize|                                             ; 0 (0)             ; 204 (204)    ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                                  ;              ;
;                |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                         ; 68 (0)            ; 136 (0)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                                              ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                               ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                        ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                              ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                              ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                              ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                              ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                              ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                              ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                              ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                              ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                              ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                              ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                               ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1                        ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                              ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                              ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                              ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                              ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                              ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                              ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                              ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                              ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                              ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                              ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                               ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1                        ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                              ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                              ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                              ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                              ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                              ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                              ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                              ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                              ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                              ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                              ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                               ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1                        ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                              ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                              ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                              ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                              ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                              ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                              ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                              ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                              ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                              ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                              ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                               ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1                        ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                              ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                              ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                              ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                              ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                              ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                              ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                              ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                              ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                              ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                              ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                               ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1                        ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                              ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                              ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                              ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                              ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                              ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                              ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                              ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                              ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                               ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1                        ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                               ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1                        ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                               ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1                        ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                               ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1                        ;              ;
;             |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                             ; 15 (15)           ; 11 (1)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                      ;              ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 10 (10)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                              ;              ;
;             |sld_mbpmg:\trigger_in_trigger_module_enabled_gen:trigger_in_match|                         ; 1 (0)             ; 2 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_mbpmg:\trigger_in_trigger_module_enabled_gen:trigger_in_match                                                                                                                                                  ;              ;
;                |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                  ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_mbpmg:\trigger_in_trigger_module_enabled_gen:trigger_in_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                                                            ;              ;
;          |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|             ; 42 (10)           ; 138 (0)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                               ;              ;
;             |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                 ; 9 (0)             ; 7 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                     ;              ;
;                |cntr_mdi:auto_generated|                                                                ; 9 (9)             ; 7 (7)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_mdi:auto_generated                                                                             ;              ;
;             |lpm_counter:read_pointer_counter|                                                          ; 11 (0)            ; 11 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                              ;              ;
;                |cntr_d6j:auto_generated|                                                                ; 11 (11)           ; 11 (11)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_d6j:auto_generated                                                                                                      ;              ;
;             |lpm_counter:status_advance_pointer_counter|                                                ; 7 (0)             ; 5 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                    ;              ;
;                |cntr_bdi:auto_generated|                                                                ; 7 (7)             ; 5 (5)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_bdi:auto_generated                                                                                            ;              ;
;             |lpm_counter:status_read_pointer_counter|                                                   ; 3 (0)             ; 1 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                       ;              ;
;                |cntr_vvi:auto_generated|                                                                ; 3 (3)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_vvi:auto_generated                                                                                               ;              ;
;             |lpm_shiftreg:info_data_shift_out|                                                          ; 0 (0)             ; 23 (23)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                              ;              ;
;             |lpm_shiftreg:ram_data_shift_out|                                                           ; 1 (1)             ; 68 (68)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                               ;              ;
;             |lpm_shiftreg:status_data_shift_out|                                                        ; 1 (1)             ; 23 (23)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                            ;              ;
;          |sld_rom_sr:crc_rom_sr|                                                                        ; 11 (11)           ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |DE3_dsp_design_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                          ;              ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                           ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8us3:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2048         ; 68           ; 2048         ; 68           ; 139264 ; None ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                   ;
+---------+----------------------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------+------------------------------------------------------------------------------------------------+
; Vendor  ; IP Core Name                                 ; Version ; Release Date ; License Type ; Entity Instance                                                       ; IP Include File                                                                                ;
+---------+----------------------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------+------------------------------------------------------------------------------------------------+
; Terasic ; Terasic_DE3_Regulator_Controller (535C_000C) ; N/A     ; Feb 2008     ; Licensed     ; |DE3_dsp_design_top|IOV_A3V3_B1V8_C2V5_D3V3:inst2                     ; C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/iov_a3v3_b1v8_c2v5_d3v3.v ;
; Terasic ; Terasic_DE3_Regulator_Controller (535C_000C) ; N/A     ; Feb 2008     ; Licensed     ; |DE3_dsp_design_top|IOV_A3V3_B1V8_C2V5_D3V3:inst2|POWER_CONFIG_IF:m00 ; C:/Terasic/Data Conversion HSMC/Examples/DE3_S3se260_dsp_example_ChA/iov_a3v3_b1v8_c2v5_d3v3.v ;
+---------+----------------------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                    ; Reason for Removal                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IOV_A3V3_B1V8_C2V5_D3V3:inst2|WIRE4_INTERFACE:m01|jvc_state[5]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                       ;
; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_mnh:auto_generated|counter_reg_bit[28..29]                                            ; Lost fanout                                                                                                                                                  ;
; IOV_A3V3_B1V8_C2V5_D3V3:inst2|POWER_CONFIG_IF:m00|oADDR[3..7]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                       ;
; IOV_A3V3_B1V8_C2V5_D3V3:inst2|WIRE4_INTERFACE:m01|addr[4..7]                                                                                     ; Merged with IOV_A3V3_B1V8_C2V5_D3V3:inst2|WIRE4_INTERFACE:m01|addr[3]                                                                                        ;
; IOV_A3V3_B1V8_C2V5_D3V3:inst2|WIRE4_INTERFACE:m01|addr[3]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                       ;
; Total Number of Removed Registers = 13                                                                                                           ;                                                                                                                                                              ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|segment_shift_clk_ena                                                       ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[7]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[8]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[9]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[10] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[10] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[0]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[0]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[1]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[1]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[2]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[2]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[3]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[3]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[4]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[4]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[5]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[5]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[6]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[6]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[7]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[7]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[8]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[8]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[9]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[9]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[10]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[10]                                            ;
; Total Number of Removed Registers = 23                                                                                                           ;                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1627  ;
; Number of registers using Synchronous Clear  ; 162   ;
; Number of registers using Synchronous Load   ; 287   ;
; Number of registers using Asynchronous Clear ; 661   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 768   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                             ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; OneBigTap:inst1|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0] ; 1       ;
; OneBigTap:inst1|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                       ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                        ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                       ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                        ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                        ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                        ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                        ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                        ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                        ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                        ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                        ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                        ; 1       ;
; sld_hub:auto_hub|tdo                                                                                                                                          ; 2       ;
; Total number of inverted registers = 15                                                                                                                       ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 3 bits    ; 6 ALUTs       ; 0 ALUTs              ; 6 ALUTs                ; Yes        ; |DE3_dsp_design_top|IOV_A3V3_B1V8_C2V5_D3V3:inst2|WIRE4_INTERFACE:m01|addr[2]                                                                                                                                                                 ;
; 4:1                ; 2 bits    ; 4 ALUTs       ; 4 ALUTs              ; 0 ALUTs                ; Yes        ; |DE3_dsp_design_top|OneBigTap:inst1|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                                         ;
; 5:1                ; 12 bits   ; 36 ALUTs      ; 0 ALUTs              ; 36 ALUTs               ; Yes        ; |DE3_dsp_design_top|sine_1:inst35|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[4]                                                ;
; 5:1                ; 12 bits   ; 36 ALUTs      ; 0 ALUTs              ; 36 ALUTs               ; Yes        ; |DE3_dsp_design_top|sine_10:inst36|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[11]                                              ;
; 5:1                ; 13 bits   ; 39 ALUTs      ; 0 ALUTs              ; 39 ALUTs               ; Yes        ; |DE3_dsp_design_top|p_sine:inst37|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[3]                                                ;
; 5:1                ; 13 bits   ; 39 ALUTs      ; 0 ALUTs              ; 39 ALUTs               ; Yes        ; |DE3_dsp_design_top|a2d_data:inst38|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[9]                                              ;
; 5:1                ; 13 bits   ; 39 ALUTs      ; 0 ALUTs              ; 39 ALUTs               ; Yes        ; |DE3_dsp_design_top|fir_out:inst39|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[9]                                               ;
; 5:1                ; 2 bits    ; 6 ALUTs       ; 4 ALUTs              ; 2 ALUTs                ; Yes        ; |DE3_dsp_design_top|IOV_A3V3_B1V8_C2V5_D3V3:inst2|WIRE4_INTERFACE:m01|jvc_start                                                                                                                                                               ;
; 5:1                ; 4 bits    ; 12 ALUTs      ; 8 ALUTs              ; 4 ALUTs                ; Yes        ; |DE3_dsp_design_top|OneBigTap:inst1|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                         ;
; 5:1                ; 4 bits    ; 12 ALUTs      ; 8 ALUTs              ; 4 ALUTs                ; Yes        ; |DE3_dsp_design_top|sine_1:inst35|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[3]   ;
; 5:1                ; 4 bits    ; 12 ALUTs      ; 8 ALUTs              ; 4 ALUTs                ; Yes        ; |DE3_dsp_design_top|sine_10:inst36|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[2]  ;
; 5:1                ; 4 bits    ; 12 ALUTs      ; 8 ALUTs              ; 4 ALUTs                ; Yes        ; |DE3_dsp_design_top|p_sine:inst37|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[0]   ;
; 5:1                ; 4 bits    ; 12 ALUTs      ; 8 ALUTs              ; 4 ALUTs                ; Yes        ; |DE3_dsp_design_top|a2d_data:inst38|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[0] ;
; 5:1                ; 4 bits    ; 12 ALUTs      ; 8 ALUTs              ; 4 ALUTs                ; Yes        ; |DE3_dsp_design_top|fir_out:inst39|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[3]  ;
; 64:1               ; 3 bits    ; 126 ALUTs     ; 18 ALUTs             ; 108 ALUTs              ; Yes        ; |DE3_dsp_design_top|IOV_A3V3_B1V8_C2V5_D3V3:inst2|POWER_CONFIG_IF:m00|oADDR[2]                                                                                                                                                                ;
; 64:1               ; 8 bits    ; 336 ALUTs     ; 32 ALUTs             ; 304 ALUTs              ; Yes        ; |DE3_dsp_design_top|IOV_A3V3_B1V8_C2V5_D3V3:inst2|POWER_CONFIG_IF:m00|oWRITE_DATA[6]                                                                                                                                                          ;
; 12:1               ; 4 bits    ; 32 ALUTs      ; 28 ALUTs             ; 4 ALUTs                ; Yes        ; |DE3_dsp_design_top|OneBigTap:inst1|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                              ;
; 17:1               ; 4 bits    ; 44 ALUTs      ; 40 ALUTs             ; 4 ALUTs                ; Yes        ; |DE3_dsp_design_top|sine_1:inst35|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[2]        ;
; 17:1               ; 4 bits    ; 44 ALUTs      ; 40 ALUTs             ; 4 ALUTs                ; Yes        ; |DE3_dsp_design_top|sine_10:inst36|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[3]       ;
; 17:1               ; 4 bits    ; 44 ALUTs      ; 40 ALUTs             ; 4 ALUTs                ; Yes        ; |DE3_dsp_design_top|p_sine:inst37|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[1]        ;
; 17:1               ; 4 bits    ; 44 ALUTs      ; 36 ALUTs             ; 8 ALUTs                ; Yes        ; |DE3_dsp_design_top|a2d_data:inst38|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[2]      ;
; 17:1               ; 4 bits    ; 44 ALUTs      ; 40 ALUTs             ; 4 ALUTs                ; Yes        ; |DE3_dsp_design_top|fir_out:inst39|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[1]       ;
; 4:1                ; 12 bits   ; 24 ALUTs      ; 12 ALUTs             ; 12 ALUTs               ; Yes        ; |DE3_dsp_design_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]                                                                                                ;
; 5:1                ; 4 bits    ; 12 ALUTs      ; 8 ALUTs              ; 4 ALUTs                ; Yes        ; |DE3_dsp_design_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                ;
; 12:1               ; 4 bits    ; 32 ALUTs      ; 24 ALUTs             ; 8 ALUTs                ; Yes        ; |DE3_dsp_design_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                     ;
; 3:1                ; 11 bits   ; 22 ALUTs      ; 22 ALUTs             ; 0 ALUTs                ; No         ; |DE3_dsp_design_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count                                                                                              ;
; 6:1                ; 8 bits    ; 32 ALUTs      ; 0 ALUTs              ; 32 ALUTs               ; Yes        ; |DE3_dsp_design_top|sld_hub:auto_hub|irf_reg[7][2]                                                                                                                                                                                            ;
; 6:1                ; 8 bits    ; 32 ALUTs      ; 0 ALUTs              ; 32 ALUTs               ; Yes        ; |DE3_dsp_design_top|sld_hub:auto_hub|irf_reg[6][6]                                                                                                                                                                                            ;
; 6:1                ; 8 bits    ; 32 ALUTs      ; 0 ALUTs              ; 32 ALUTs               ; Yes        ; |DE3_dsp_design_top|sld_hub:auto_hub|irf_reg[5][2]                                                                                                                                                                                            ;
; 6:1                ; 8 bits    ; 32 ALUTs      ; 0 ALUTs              ; 32 ALUTs               ; Yes        ; |DE3_dsp_design_top|sld_hub:auto_hub|irf_reg[4][4]                                                                                                                                                                                            ;
; 6:1                ; 8 bits    ; 32 ALUTs      ; 0 ALUTs              ; 32 ALUTs               ; Yes        ; |DE3_dsp_design_top|sld_hub:auto_hub|irf_reg[3][7]                                                                                                                                                                                            ;
; 6:1                ; 8 bits    ; 32 ALUTs      ; 0 ALUTs              ; 32 ALUTs               ; Yes        ; |DE3_dsp_design_top|sld_hub:auto_hub|irf_reg[2][6]                                                                                                                                                                                            ;
; 6:1                ; 8 bits    ; 32 ALUTs      ; 0 ALUTs              ; 32 ALUTs               ; Yes        ; |DE3_dsp_design_top|sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                            ;
; 5:1                ; 7 bits    ; 21 ALUTs      ; 14 ALUTs             ; 7 ALUTs                ; Yes        ; |DE3_dsp_design_top|sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[6]                                                                                                                                                                  ;
; 7:1                ; 8 bits    ; 32 ALUTs      ; 0 ALUTs              ; 32 ALUTs               ; Yes        ; |DE3_dsp_design_top|sld_hub:auto_hub|shadow_irf_reg[7][6]                                                                                                                                                                                     ;
; 7:1                ; 8 bits    ; 32 ALUTs      ; 0 ALUTs              ; 32 ALUTs               ; Yes        ; |DE3_dsp_design_top|sld_hub:auto_hub|shadow_irf_reg[6][4]                                                                                                                                                                                     ;
; 7:1                ; 8 bits    ; 32 ALUTs      ; 0 ALUTs              ; 32 ALUTs               ; Yes        ; |DE3_dsp_design_top|sld_hub:auto_hub|shadow_irf_reg[5][3]                                                                                                                                                                                     ;
; 7:1                ; 8 bits    ; 32 ALUTs      ; 0 ALUTs              ; 32 ALUTs               ; Yes        ; |DE3_dsp_design_top|sld_hub:auto_hub|shadow_irf_reg[4][3]                                                                                                                                                                                     ;
; 7:1                ; 8 bits    ; 32 ALUTs      ; 0 ALUTs              ; 32 ALUTs               ; Yes        ; |DE3_dsp_design_top|sld_hub:auto_hub|shadow_irf_reg[3][4]                                                                                                                                                                                     ;
; 7:1                ; 8 bits    ; 32 ALUTs      ; 0 ALUTs              ; 32 ALUTs               ; Yes        ; |DE3_dsp_design_top|sld_hub:auto_hub|shadow_irf_reg[2][5]                                                                                                                                                                                     ;
; 7:1                ; 8 bits    ; 32 ALUTs      ; 0 ALUTs              ; 32 ALUTs               ; Yes        ; |DE3_dsp_design_top|sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                                     ;
; 68:1               ; 4 bits    ; 180 ALUTs     ; 88 ALUTs             ; 92 ALUTs               ; Yes        ; |DE3_dsp_design_top|sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                       ;
; 18:1               ; 8 bits    ; 96 ALUTs      ; 32 ALUTs             ; 64 ALUTs               ; Yes        ; |DE3_dsp_design_top|sld_hub:auto_hub|irsr_reg[7]                                                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Source assignments for lpm_counter0:inst23|lpm_counter:lpm_counter_component ;
+---------------------------+-------+------+-----------------------------------+
; Assignment                ; Value ; From ; To                                ;
+---------------------------+-------+------+-----------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                                 ;
+---------------------------+-------+------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for OneBigTap:inst1|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; NOT_GATE_PUSH_BACK              ; OFF   ; -    ; -                                                                 ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; -                                                                 ;
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for OneBigTap:inst1|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst ;
+--------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment         ; Value ; From ; To                                                                                                                        ;
+--------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[1]                                                                                                    ;
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[0]                                                                                                    ;
+--------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for OneBigTap:inst1|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr ;
+----------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment           ; Value ; From ; To                                                                                                 ;
+----------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_ROM_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+----------------------+-------+------+----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sine_1:inst35|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                  ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; NOT_GATE_PUSH_BACK              ; OFF   ; -    ; -                                                                                                                                   ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; -                                                                                                                                   ;
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL       ; D101  ; -    ; -                                                                                                                                   ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[0]                                                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sine_1:inst35|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst ;
+----------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment           ; Value ; From ; To                                                                                                                                                                                       ;
+----------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_ROM_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                        ;
+----------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sine_10:inst36|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                   ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; NOT_GATE_PUSH_BACK              ; OFF   ; -    ; -                                                                                                                                    ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; -                                                                                                                                    ;
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL       ; D101  ; -    ; -                                                                                                                                    ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[0]                                                                                                                          ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sine_10:inst36|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst ;
+----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment           ; Value ; From ; To                                                                                                                                                                                        ;
+----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_ROM_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                         ;
+----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for p_sine:inst37|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                  ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; NOT_GATE_PUSH_BACK              ; OFF   ; -    ; -                                                                                                                                   ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; -                                                                                                                                   ;
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL       ; D101  ; -    ; -                                                                                                                                   ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[0]                                                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for p_sine:inst37|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst ;
+----------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment           ; Value ; From ; To                                                                                                                                                                                       ;
+----------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_ROM_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                        ;
+----------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for a2d_data:inst38|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                    ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; NOT_GATE_PUSH_BACK              ; OFF   ; -    ; -                                                                                                                                     ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; -                                                                                                                                     ;
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                     ;
; SUPPRESS_DA_RULE_INTERNAL       ; D101  ; -    ; -                                                                                                                                     ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[0]                                                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for a2d_data:inst38|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst ;
+----------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment           ; Value ; From ; To                                                                                                                                                                                         ;
+----------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_ROM_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                          ;
+----------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fir_out:inst39|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                   ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; NOT_GATE_PUSH_BACK              ; OFF   ; -    ; -                                                                                                                                    ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; -                                                                                                                                    ;
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL       ; D101  ; -    ; -                                                                                                                                    ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[0]                                                                                                                          ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fir_out:inst39|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst ;
+----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment           ; Value ; From ; To                                                                                                                                                                                        ;
+----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_ROM_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                         ;
+----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body ;
+---------------------------------+-------+------+--------------------------------------------+
; Assignment                      ; Value ; From ; To                                         ;
+---------------------------------+-------+------+--------------------------------------------+
; NOT_GATE_PUSH_BACK              ; OFF   ; -    ; -                                          ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; -                                          ;
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                          ;
+---------------------------------+-------+------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst ;
+--------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment         ; Value ; From ; To                                                                                                 ;
+--------------------+-------+------+----------------------------------------------------------------------------------------------------+
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[6]                                                                             ;
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[5]                                                                             ;
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[4]                                                                             ;
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[3]                                                                             ;
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[2]                                                                             ;
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[1]                                                                             ;
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[0]                                                                             ;
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[7]                                                                             ;
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[8]                                                                             ;
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[9]                                                                             ;
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[10]                                                                            ;
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[11]                                                                            ;
+--------------------+-------+------+----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8us3:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                                                                                          ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                                                                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                                                                                                                                                                                           ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                                                                 ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                                                                                                                                                                  ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                                                                           ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                                                                                                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                                                                                                                                                                            ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                                                                        ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                                                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                                                                                                                                                                         ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr ;
+----------------------+-------+------+-----------------------------------------------------------------------------+
; Assignment           ; Value ; From ; To                                                                          ;
+----------------------+-------+------+-----------------------------------------------------------------------------+
; AUTO_ROM_RECOGNITION ; OFF   ; -    ; -                                                                           ;
+----------------------+-------+------+-----------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_hub:auto_hub               ;
+------------------------------+-------+------+---------+
; Assignment                   ; Value ; From ; To      ;
+------------------------------+-------+------+---------+
; IGNORE_LCELL_BUFFERS         ; OFF   ; -    ; -       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; OFF   ; -    ; -       ;
; NOT_GATE_PUSH_BACK           ; OFF   ; -    ; clr_reg ;
; POWER_UP_LEVEL               ; LOW   ; -    ; clr_reg ;
+------------------------------+-------+------+---------+


+-----------------------------------------------------------------+
; Source assignments for sld_hub:auto_hub|sld_rom_sr:hub_info_reg ;
+----------------------+-------+------+---------------------------+
; Assignment           ; Value ; From ; To                        ;
+----------------------+-------+------+---------------------------+
; AUTO_ROM_RECOGNITION ; OFF   ; -    ; -                         ;
+----------------------+-------+------+---------------------------+


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altpll0:inst|altpll:altpll_component ;
+-------------------------------+-------------------+-------------------------------+
; Parameter Name                ; Value             ; Type                          ;
+-------------------------------+-------------------+-------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                       ;
; PLL_TYPE                      ; AUTO              ; Untyped                       ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                       ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                       ;
; SCAN_CHAIN                    ; LONG              ; Untyped                       ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                       ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                       ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                       ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                       ;
; LOCK_HIGH                     ; 1                 ; Untyped                       ;
; LOCK_LOW                      ; 1                 ; Untyped                       ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                       ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                       ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                       ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                       ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                       ;
; SKIP_VCO                      ; OFF               ; Untyped                       ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                       ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                       ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                       ;
; BANDWIDTH                     ; 0                 ; Untyped                       ;
; BANDWIDTH_TYPE                ; LOW               ; Untyped                       ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                       ;
; DOWN_SPREAD                   ; 0                 ; Untyped                       ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                       ;
; SELF_RESET_ON_LOSS_LOCK       ; ON                ; Untyped                       ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                       ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                       ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                       ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                       ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                       ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                       ;
; CLK3_MULTIPLY_BY              ; 2                 ; Signed Integer                ;
; CLK2_MULTIPLY_BY              ; 2                 ; Signed Integer                ;
; CLK1_MULTIPLY_BY              ; 2                 ; Signed Integer                ;
; CLK0_MULTIPLY_BY              ; 2                 ; Signed Integer                ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                       ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                       ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                       ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                       ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                       ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                       ;
; CLK3_DIVIDE_BY                ; 1                 ; Signed Integer                ;
; CLK2_DIVIDE_BY                ; 1                 ; Signed Integer                ;
; CLK1_DIVIDE_BY                ; 1                 ; Signed Integer                ;
; CLK0_DIVIDE_BY                ; 1                 ; Signed Integer                ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK3_PHASE_SHIFT              ; 7500              ; Untyped                       ;
; CLK2_PHASE_SHIFT              ; 5000              ; Untyped                       ;
; CLK1_PHASE_SHIFT              ; 2500              ; Untyped                       ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                       ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                       ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                       ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                       ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                       ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                       ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                       ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                       ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                       ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                       ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                       ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                       ;
; CLK3_DUTY_CYCLE               ; 50                ; Signed Integer                ;
; CLK2_DUTY_CYCLE               ; 50                ; Signed Integer                ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                       ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                       ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                       ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                       ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                       ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                       ;
; DPA_DIVIDER                   ; 0                 ; Untyped                       ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                       ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                       ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                       ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                       ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                       ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                       ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                       ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                       ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                       ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                       ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                       ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                       ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                       ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                       ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                       ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                       ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                       ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                       ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                       ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                       ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                       ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                       ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                       ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                       ;
; VCO_MIN                       ; 0                 ; Untyped                       ;
; VCO_MAX                       ; 0                 ; Untyped                       ;
; VCO_CENTER                    ; 0                 ; Untyped                       ;
; PFD_MIN                       ; 0                 ; Untyped                       ;
; PFD_MAX                       ; 0                 ; Untyped                       ;
; M_INITIAL                     ; 0                 ; Untyped                       ;
; M                             ; 0                 ; Untyped                       ;
; N                             ; 1                 ; Untyped                       ;
; M2                            ; 1                 ; Untyped                       ;
; N2                            ; 1                 ; Untyped                       ;
; SS                            ; 1                 ; Untyped                       ;
; C0_HIGH                       ; 0                 ; Untyped                       ;
; C1_HIGH                       ; 0                 ; Untyped                       ;
; C2_HIGH                       ; 0                 ; Untyped                       ;
; C3_HIGH                       ; 0                 ; Untyped                       ;
; C4_HIGH                       ; 0                 ; Untyped                       ;
; C5_HIGH                       ; 0                 ; Untyped                       ;
; C6_HIGH                       ; 0                 ; Untyped                       ;
; C7_HIGH                       ; 0                 ; Untyped                       ;
; C8_HIGH                       ; 0                 ; Untyped                       ;
; C9_HIGH                       ; 0                 ; Untyped                       ;
; C0_LOW                        ; 0                 ; Untyped                       ;
; C1_LOW                        ; 0                 ; Untyped                       ;
; C2_LOW                        ; 0                 ; Untyped                       ;
; C3_LOW                        ; 0                 ; Untyped                       ;
; C4_LOW                        ; 0                 ; Untyped                       ;
; C5_LOW                        ; 0                 ; Untyped                       ;
; C6_LOW                        ; 0                 ; Untyped                       ;
; C7_LOW                        ; 0                 ; Untyped                       ;
; C8_LOW                        ; 0                 ; Untyped                       ;
; C9_LOW                        ; 0                 ; Untyped                       ;
; C0_INITIAL                    ; 0                 ; Untyped                       ;
; C1_INITIAL                    ; 0                 ; Untyped                       ;
; C2_INITIAL                    ; 0                 ; Untyped                       ;
; C3_INITIAL                    ; 0                 ; Untyped                       ;
; C4_INITIAL                    ; 0                 ; Untyped                       ;
; C5_INITIAL                    ; 0                 ; Untyped                       ;
; C6_INITIAL                    ; 0                 ; Untyped                       ;
; C7_INITIAL                    ; 0                 ; Untyped                       ;
; C8_INITIAL                    ; 0                 ; Untyped                       ;
; C9_INITIAL                    ; 0                 ; Untyped                       ;
; C0_MODE                       ; BYPASS            ; Untyped                       ;
; C1_MODE                       ; BYPASS            ; Untyped                       ;
; C2_MODE                       ; BYPASS            ; Untyped                       ;
; C3_MODE                       ; BYPASS            ; Untyped                       ;
; C4_MODE                       ; BYPASS            ; Untyped                       ;
; C5_MODE                       ; BYPASS            ; Untyped                       ;
; C6_MODE                       ; BYPASS            ; Untyped                       ;
; C7_MODE                       ; BYPASS            ; Untyped                       ;
; C8_MODE                       ; BYPASS            ; Untyped                       ;
; C9_MODE                       ; BYPASS            ; Untyped                       ;
; C0_PH                         ; 0                 ; Untyped                       ;
; C1_PH                         ; 0                 ; Untyped                       ;
; C2_PH                         ; 0                 ; Untyped                       ;
; C3_PH                         ; 0                 ; Untyped                       ;
; C4_PH                         ; 0                 ; Untyped                       ;
; C5_PH                         ; 0                 ; Untyped                       ;
; C6_PH                         ; 0                 ; Untyped                       ;
; C7_PH                         ; 0                 ; Untyped                       ;
; C8_PH                         ; 0                 ; Untyped                       ;
; C9_PH                         ; 0                 ; Untyped                       ;
; L0_HIGH                       ; 1                 ; Untyped                       ;
; L1_HIGH                       ; 1                 ; Untyped                       ;
; G0_HIGH                       ; 1                 ; Untyped                       ;
; G1_HIGH                       ; 1                 ; Untyped                       ;
; G2_HIGH                       ; 1                 ; Untyped                       ;
; G3_HIGH                       ; 1                 ; Untyped                       ;
; E0_HIGH                       ; 1                 ; Untyped                       ;
; E1_HIGH                       ; 1                 ; Untyped                       ;
; E2_HIGH                       ; 1                 ; Untyped                       ;
; E3_HIGH                       ; 1                 ; Untyped                       ;
; L0_LOW                        ; 1                 ; Untyped                       ;
; L1_LOW                        ; 1                 ; Untyped                       ;
; G0_LOW                        ; 1                 ; Untyped                       ;
; G1_LOW                        ; 1                 ; Untyped                       ;
; G2_LOW                        ; 1                 ; Untyped                       ;
; G3_LOW                        ; 1                 ; Untyped                       ;
; E0_LOW                        ; 1                 ; Untyped                       ;
; E1_LOW                        ; 1                 ; Untyped                       ;
; E2_LOW                        ; 1                 ; Untyped                       ;
; E3_LOW                        ; 1                 ; Untyped                       ;
; L0_INITIAL                    ; 1                 ; Untyped                       ;
; L1_INITIAL                    ; 1                 ; Untyped                       ;
; G0_INITIAL                    ; 1                 ; Untyped                       ;
; G1_INITIAL                    ; 1                 ; Untyped                       ;
; G2_INITIAL                    ; 1                 ; Untyped                       ;
; G3_INITIAL                    ; 1                 ; Untyped                       ;
; E0_INITIAL                    ; 1                 ; Untyped                       ;
; E1_INITIAL                    ; 1                 ; Untyped                       ;
; E2_INITIAL                    ; 1                 ; Untyped                       ;
; E3_INITIAL                    ; 1                 ; Untyped                       ;
; L0_MODE                       ; BYPASS            ; Untyped                       ;
; L1_MODE                       ; BYPASS            ; Untyped                       ;
; G0_MODE                       ; BYPASS            ; Untyped                       ;
; G1_MODE                       ; BYPASS            ; Untyped                       ;
; G2_MODE                       ; BYPASS            ; Untyped                       ;
; G3_MODE                       ; BYPASS            ; Untyped                       ;
; E0_MODE                       ; BYPASS            ; Untyped                       ;
; E1_MODE                       ; BYPASS            ; Untyped                       ;
; E2_MODE                       ; BYPASS            ; Untyped                       ;
; E3_MODE                       ; BYPASS            ; Untyped                       ;
; L0_PH                         ; 0                 ; Untyped                       ;
; L1_PH                         ; 0                 ; Untyped                       ;
; G0_PH                         ; 0                 ; Untyped                       ;
; G1_PH                         ; 0                 ; Untyped                       ;
; G2_PH                         ; 0                 ; Untyped                       ;
; G3_PH                         ; 0                 ; Untyped                       ;
; E0_PH                         ; 0                 ; Untyped                       ;
; E1_PH                         ; 0                 ; Untyped                       ;
; E2_PH                         ; 0                 ; Untyped                       ;
; E3_PH                         ; 0                 ; Untyped                       ;
; M_PH                          ; 0                 ; Untyped                       ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                       ;
; CLK0_COUNTER                  ; G0                ; Untyped                       ;
; CLK1_COUNTER                  ; G0                ; Untyped                       ;
; CLK2_COUNTER                  ; G0                ; Untyped                       ;
; CLK3_COUNTER                  ; G0                ; Untyped                       ;
; CLK4_COUNTER                  ; G0                ; Untyped                       ;
; CLK5_COUNTER                  ; G0                ; Untyped                       ;
; CLK6_COUNTER                  ; E0                ; Untyped                       ;
; CLK7_COUNTER                  ; E1                ; Untyped                       ;
; CLK8_COUNTER                  ; E2                ; Untyped                       ;
; CLK9_COUNTER                  ; E3                ; Untyped                       ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                       ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                       ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                       ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                       ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                       ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                       ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                       ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                       ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                       ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                       ;
; M_TIME_DELAY                  ; 0                 ; Untyped                       ;
; N_TIME_DELAY                  ; 0                 ; Untyped                       ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                       ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                       ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                       ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                       ;
; ENABLE0_COUNTER               ; L0                ; Untyped                       ;
; ENABLE1_COUNTER               ; L0                ; Untyped                       ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                       ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                       ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                       ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                       ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                       ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                       ;
; VCO_POST_SCALE                ; 0                 ; Untyped                       ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                       ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                       ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                       ;
; INTENDED_DEVICE_FAMILY        ; Stratix III       ; Untyped                       ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                       ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                       ;
; PORT_CLK2                     ; PORT_USED         ; Untyped                       ;
; PORT_CLK3                     ; PORT_USED         ; Untyped                       ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                       ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                       ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                       ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                       ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                       ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_LOCKED                   ; PORT_USED         ; Untyped                       ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                       ;
; PORT_FBOUT                    ; PORT_UNUSED       ; Untyped                       ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                       ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                       ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                       ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                       ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                       ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                       ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                       ;
; CBXI_PARAMETER                ; altpll_ams2       ; Untyped                       ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                       ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                       ;
; WIDTH_CLOCK                   ; 10                ; Signed Integer                ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                       ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                       ;
; DEVICE_FAMILY                 ; Stratix IV        ; Untyped                       ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                       ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                       ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                ;
+-------------------------------+-------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IOV_A3V3_B1V8_C2V5_D3V3:inst2|POWER_CONFIG_IF:m00 ;
+----------------+----------+--------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                               ;
+----------------+----------+--------------------------------------------------------------------+
; PWR_PARA       ; 11100111 ; Unsigned Binary                                                    ;
; POWER_ENABLE   ; 00001111 ; Unsigned Binary                                                    ;
+----------------+----------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_counter0:inst23|lpm_counter:lpm_counter_component ;
+------------------------+-------------+-------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                        ;
+------------------------+-------------+-------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                              ;
; LPM_WIDTH              ; 30          ; Signed Integer                                              ;
; LPM_DIRECTION          ; UP          ; Untyped                                                     ;
; LPM_MODULUS            ; 0           ; Untyped                                                     ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                     ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                     ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                     ;
; DEVICE_FAMILY          ; Stratix IV  ; Untyped                                                     ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                     ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                          ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                          ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                     ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                     ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                     ;
; CBXI_PARAMETER         ; cntr_mnh    ; Untyped                                                     ;
+------------------------+-------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OneBigTap:inst1|sld_signaltap:sld_signaltap_component ;
+-------------------------------------------------+---------------------------+----------------------+
; Parameter Name                                  ; Value                     ; Type                 ;
+-------------------------------------------------+---------------------------+----------------------+
; lpm_type                                        ; sld_signaltap             ; String               ;
; sld_node_info                                   ; 1076736                   ; Signed Integer       ;
; SLD_IP_VERSION                                  ; 6                         ; Signed Integer       ;
; SLD_IP_MINOR_VERSION                            ; 0                         ; Signed Integer       ;
; SLD_COMMON_IP_VERSION                           ; 0                         ; Signed Integer       ;
; sld_data_bits                                   ; 66                        ; Signed Integer       ;
; sld_trigger_bits                                ; 1                         ; Signed Integer       ;
; sld_node_crc_bits                               ; 32                        ; Signed Integer       ;
; sld_node_crc_hiword                             ; 17301                     ; Signed Integer       ;
; sld_node_crc_loword                             ; 3828                      ; Signed Integer       ;
; SLD_INCREMENTAL_ROUTING                         ; 0                         ; Signed Integer       ;
; sld_sample_depth                                ; 0                         ; Signed Integer       ;
; SLD_SEGMENT_SIZE                                ; 0                         ; Signed Integer       ;
; sld_ram_block_type                              ; Auto                      ; String               ;
; SLD_STATE_BITS                                  ; 11                        ; Signed Integer       ;
; SLD_BUFFER_FULL_STOP                            ; 1                         ; Signed Integer       ;
; sld_mem_address_bits                            ; 0                         ; Signed Integer       ;
; sld_data_bit_cntr_bits                          ; 8                         ; Signed Integer       ;
; sld_trigger_level                               ; 1                         ; Signed Integer       ;
; sld_trigger_in_enabled                          ; 0                         ; Signed Integer       ;
; sld_advanced_trigger_entity                     ; basic,1,                  ; String               ;
; sld_trigger_level_pipeline                      ; 1                         ; Signed Integer       ;
; sld_enable_advanced_trigger                     ; 0                         ; Signed Integer       ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                      ; String               ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                      ; String               ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                      ; String               ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                      ; String               ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                      ; String               ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                      ; String               ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                      ; String               ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                      ; String               ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                      ; String               ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                      ; String               ;
; SLD_INVERSION_MASK_LENGTH                       ; 1                         ; Signed Integer       ;
; SLD_INVERSION_MASK                              ; 0                         ; Unsigned Binary      ;
; SLD_POWER_UP_TRIGGER                            ; 0                         ; Signed Integer       ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd ; String               ;
; SLD_STATE_FLOW_USE_GENERATED                    ; 0                         ; Signed Integer       ;
; SLD_CURRENT_RESOURCE_WIDTH                      ; 0                         ; Signed Integer       ;
; SLD_ATTRIBUTE_MEM_MODE                          ; OFF                       ; String               ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                         ; Signed Integer       ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                         ; Signed Integer       ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                       ; String               ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                         ; Signed Integer       ;
; SLD_STORAGE_QUALIFIER_INVERSION_MASK_LENGTH     ; 0                         ; Signed Integer       ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                     ; String               ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                         ; Signed Integer       ;
+-------------------------------------------------+---------------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sine_1:inst35|altsource_probe:altsource_probe_component ;
+-------------------------+-----------------+----------------------------------------------------------+
; Parameter Name          ; Value           ; Type                                                     ;
+-------------------------+-----------------+----------------------------------------------------------+
; lpm_type                ; altsource_probe ; String                                                   ;
; lpm_hint                ; UNUSED          ; String                                                   ;
; sld_auto_instance_index ; YES             ; String                                                   ;
; sld_instance_index      ; 0               ; Signed Integer                                           ;
; SLD_NODE_INFO           ; 4746752         ; Signed Integer                                           ;
; sld_ir_width            ; 4               ; Signed Integer                                           ;
; instance_id             ; sin1            ; String                                                   ;
; probe_width             ; 13              ; Signed Integer                                           ;
; source_width            ; 1               ; Signed Integer                                           ;
; source_initial_value    ; 0               ; String                                                   ;
; enable_metastability    ; NO              ; String                                                   ;
+-------------------------+-----------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sine_10:inst36|altsource_probe:altsource_probe_component ;
+-------------------------+-----------------+-----------------------------------------------------------+
; Parameter Name          ; Value           ; Type                                                      ;
+-------------------------+-----------------+-----------------------------------------------------------+
; lpm_type                ; altsource_probe ; String                                                    ;
; lpm_hint                ; UNUSED          ; String                                                    ;
; sld_auto_instance_index ; YES             ; String                                                    ;
; sld_instance_index      ; 0               ; Signed Integer                                            ;
; SLD_NODE_INFO           ; 4746752         ; Signed Integer                                            ;
; sld_ir_width            ; 4               ; Signed Integer                                            ;
; instance_id             ; si10            ; String                                                    ;
; probe_width             ; 13              ; Signed Integer                                            ;
; source_width            ; 1               ; Signed Integer                                            ;
; source_initial_value    ; 0               ; String                                                    ;
; enable_metastability    ; NO              ; String                                                    ;
+-------------------------+-----------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: p_sine:inst37|altsource_probe:altsource_probe_component ;
+-------------------------+-----------------+----------------------------------------------------------+
; Parameter Name          ; Value           ; Type                                                     ;
+-------------------------+-----------------+----------------------------------------------------------+
; lpm_type                ; altsource_probe ; String                                                   ;
; lpm_hint                ; UNUSED          ; String                                                   ;
; sld_auto_instance_index ; YES             ; String                                                   ;
; sld_instance_index      ; 0               ; Signed Integer                                           ;
; SLD_NODE_INFO           ; 4746752         ; Signed Integer                                           ;
; sld_ir_width            ; 4               ; Signed Integer                                           ;
; instance_id             ; sine            ; String                                                   ;
; probe_width             ; 14              ; Signed Integer                                           ;
; source_width            ; 1               ; Signed Integer                                           ;
; source_initial_value    ; 0               ; String                                                   ;
; enable_metastability    ; NO              ; String                                                   ;
+-------------------------+-----------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: a2d_data:inst38|altsource_probe:altsource_probe_component ;
+-------------------------+-----------------+------------------------------------------------------------+
; Parameter Name          ; Value           ; Type                                                       ;
+-------------------------+-----------------+------------------------------------------------------------+
; lpm_type                ; altsource_probe ; String                                                     ;
; lpm_hint                ; UNUSED          ; String                                                     ;
; sld_auto_instance_index ; YES             ; String                                                     ;
; sld_instance_index      ; 0               ; Signed Integer                                             ;
; SLD_NODE_INFO           ; 4746752         ; Signed Integer                                             ;
; sld_ir_width            ; 4               ; Signed Integer                                             ;
; instance_id             ; a2dd            ; String                                                     ;
; probe_width             ; 14              ; Signed Integer                                             ;
; source_width            ; 1               ; Signed Integer                                             ;
; source_initial_value    ; 0               ; String                                                     ;
; enable_metastability    ; NO              ; String                                                     ;
+-------------------------+-----------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fir_out:inst39|altsource_probe:altsource_probe_component ;
+-------------------------+-----------------+-----------------------------------------------------------+
; Parameter Name          ; Value           ; Type                                                      ;
+-------------------------+-----------------+-----------------------------------------------------------+
; lpm_type                ; altsource_probe ; String                                                    ;
; lpm_hint                ; UNUSED          ; String                                                    ;
; sld_auto_instance_index ; YES             ; String                                                    ;
; sld_instance_index      ; 0               ; Signed Integer                                            ;
; SLD_NODE_INFO           ; 4746752         ; Signed Integer                                            ;
; sld_ir_width            ; 4               ; Signed Integer                                            ;
; instance_id             ; fir0            ; String                                                    ;
; probe_width             ; 14              ; Signed Integer                                            ;
; source_width            ; 1               ; Signed Integer                                            ;
; source_initial_value    ; 0               ; String                                                    ;
; enable_metastability    ; NO              ; String                                                    ;
+-------------------------+-----------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                          ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                 ; Type           ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                         ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                             ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                     ; Signed Integer ;
; sld_data_bits                                   ; 68                                                                                                                                                                                                                                    ; Untyped        ;
; sld_trigger_bits                                ; 68                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                    ; Signed Integer ;
; sld_node_crc_hiword                             ; 4469                                                                                                                                                                                                                                  ; Untyped        ;
; sld_node_crc_loword                             ; 25412                                                                                                                                                                                                                                 ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                                                                                                                                                     ; Signed Integer ;
; sld_sample_depth                                ; 2048                                                                                                                                                                                                                                  ; Untyped        ;
; sld_segment_size                                ; 2048                                                                                                                                                                                                                                  ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                  ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                    ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                     ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                     ; Untyped        ;
; sld_trigger_in_enabled                          ; 1                                                                                                                                                                                                                                     ; Untyped        ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                              ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                     ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                  ; String         ;
; sld_inversion_mask_length                       ; 229                                                                                                                                                                                                                                   ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                             ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                     ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                     ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                   ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                   ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                     ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                 ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                     ; Signed Integer ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_hub:auto_hub                                                                                                                                                                                                             ;
+--------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Parameter Name           ; Value                                                                                                                                                                                                                            ; Type            ;
+--------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; sld_hub_ip_version       ; 1                                                                                                                                                                                                                                ; Untyped         ;
; sld_hub_ip_minor_version ; 4                                                                                                                                                                                                                                ; Untyped         ;
; sld_common_ip_version    ; 0                                                                                                                                                                                                                                ; Untyped         ;
; device_family            ; Stratix IV                                                                                                                                                                                                                       ; Untyped         ;
; n_nodes                  ; 7                                                                                                                                                                                                                                ; Untyped         ;
; n_sel_bits               ; 3                                                                                                                                                                                                                                ; Untyped         ;
; n_node_ir_bits           ; 8                                                                                                                                                                                                                                ; Untyped         ;
; node_info                ; 00110000000000000110111000000000000000000100100001101110000001000000000001001000011011100000001100000000010010000110111000000010000000000100100001101110000000010000000001001000011011100000000000110000000100000110111000000000 ; Unsigned Binary ;
; compilation_mode         ; 1                                                                                                                                                                                                                                ; Untyped         ;
; BROADCAST_FEATURE        ; 1                                                                                                                                                                                                                                ; Signed Integer  ;
; FORCE_IR_CAPTURE_FEATURE ; 1                                                                                                                                                                                                                                ; Signed Integer  ;
+--------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                         ;
+-------------------------------+--------------------------------------+
; Name                          ; Value                                ;
+-------------------------------+--------------------------------------+
; Number of entity instances    ; 1                                    ;
; Entity Instance               ; altpll0:inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                               ;
;     -- PLL_TYPE               ; AUTO                                 ;
;     -- PRIMARY_CLOCK          ; INCLK0                               ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                    ;
;     -- VCO_MULTIPLY_BY        ; 0                                    ;
;     -- VCO_DIVIDE_BY          ; 0                                    ;
+-------------------------------+--------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                           ;
+----------------+------------------+---------------------+------------------+--------------+----------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 68                  ; 68               ; 2048         ; 1        ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Instances Instantiated in Design Settings                                                                                                                                                                     ;
+----------------+--------------------------+---------------------+------------------+--------------+----------------+-------------------------+-----------------+------------------+-------------------------------------------------------+
; Instance Index ; Instance Name            ; Trigger Input Width ; Data Input Width ; Sample Depth ; Trigger Levels ; Advanced Trigger Levels ; Trigger In Used ; Trigger Out Used ; Hierarchy Location                                    ;
+----------------+--------------------------+---------------------+------------------+--------------+----------------+-------------------------+-----------------+------------------+-------------------------------------------------------+
; 0              ; signaltap_megafunction_0 ; 1                   ; 66               ; 0            ; 1              ; 0                       ; no              ; no               ; OneBigTap:inst1|sld_signaltap:sld_signaltap_component ;
+----------------+--------------------------+---------------------+------------------+--------------+----------------+-------------------------+-----------------+------------------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                       ;
+---------------------------+---------------+-----------+----------------+-------------------+------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                      ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                                                      ; Details                                                                                                                                                        ;
+---------------------------+---------------+-----------+----------------+-------------------+------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a2d_data:inst38|probe[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; inst32[0]                                                              ; N/A                                                                                                                                                            ;
; a2d_data:inst38|probe[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; inst32[0]                                                              ; N/A                                                                                                                                                            ;
; a2d_data:inst38|probe[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; inst32[10]                                                             ; N/A                                                                                                                                                            ;
; a2d_data:inst38|probe[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; inst32[10]                                                             ; N/A                                                                                                                                                            ;
; a2d_data:inst38|probe[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; inst32[11]                                                             ; N/A                                                                                                                                                            ;
; a2d_data:inst38|probe[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; inst32[11]                                                             ; N/A                                                                                                                                                            ;
; a2d_data:inst38|probe[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; inst32[12]                                                             ; N/A                                                                                                                                                            ;
; a2d_data:inst38|probe[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; inst32[12]                                                             ; N/A                                                                                                                                                            ;
; a2d_data:inst38|probe[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; inst32[13]                                                             ; N/A                                                                                                                                                            ;
; a2d_data:inst38|probe[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; inst32[13]                                                             ; N/A                                                                                                                                                            ;
; a2d_data:inst38|probe[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; inst32[1]                                                              ; N/A                                                                                                                                                            ;
; a2d_data:inst38|probe[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; inst32[1]                                                              ; N/A                                                                                                                                                            ;
; a2d_data:inst38|probe[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; inst32[2]                                                              ; N/A                                                                                                                                                            ;
; a2d_data:inst38|probe[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; inst32[2]                                                              ; N/A                                                                                                                                                            ;
; a2d_data:inst38|probe[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; inst32[3]                                                              ; N/A                                                                                                                                                            ;
; a2d_data:inst38|probe[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; inst32[3]                                                              ; N/A                                                                                                                                                            ;
; a2d_data:inst38|probe[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; inst32[4]                                                              ; N/A                                                                                                                                                            ;
; a2d_data:inst38|probe[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; inst32[4]                                                              ; N/A                                                                                                                                                            ;
; a2d_data:inst38|probe[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; inst32[5]                                                              ; N/A                                                                                                                                                            ;
; a2d_data:inst38|probe[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; inst32[5]                                                              ; N/A                                                                                                                                                            ;
; a2d_data:inst38|probe[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; inst32[6]                                                              ; N/A                                                                                                                                                            ;
; a2d_data:inst38|probe[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; inst32[6]                                                              ; N/A                                                                                                                                                            ;
; a2d_data:inst38|probe[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; inst32[7]                                                              ; N/A                                                                                                                                                            ;
; a2d_data:inst38|probe[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; inst32[7]                                                              ; N/A                                                                                                                                                            ;
; a2d_data:inst38|probe[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; inst32[8]                                                              ; N/A                                                                                                                                                            ;
; a2d_data:inst38|probe[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; inst32[8]                                                              ; N/A                                                                                                                                                            ;
; a2d_data:inst38|probe[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; inst32[9]                                                              ; N/A                                                                                                                                                            ;
; a2d_data:inst38|probe[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; inst32[9]                                                              ; N/A                                                                                                                                                            ;
; clock                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; altpll0:inst|altpll:altpll_component|altpll_ams2:auto_generated|clk[0] ; N/A                                                                                                                                                            ;
; fir_out[0]                ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_out[0]                ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_out[10]               ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_out[10]               ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_out[11]               ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_out[11]               ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_out[12]               ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_out[12]               ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_out[13]               ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_out[13]               ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_out[1]                ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_out[1]                ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_out[2]                ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_out[2]                ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_out[3]                ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_out[3]                ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_out[4]                ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_out[4]                ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_out[5]                ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_out[5]                ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_out[6]                ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_out[6]                ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_out[7]                ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_out[7]                ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_out[8]                ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_out[8]                ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_out[9]                ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_out[9]                ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; p_sine:inst37|probe[0]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                    ; N/A                                                                                                                                                            ;
; p_sine:inst37|probe[0]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                    ; N/A                                                                                                                                                            ;
; p_sine:inst37|probe[0]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                    ; N/A                                                                                                                                                            ;
; p_sine:inst37|probe[10]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                    ; N/A                                                                                                                                                            ;
; p_sine:inst37|probe[10]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                    ; N/A                                                                                                                                                            ;
; p_sine:inst37|probe[11]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                    ; N/A                                                                                                                                                            ;
; p_sine:inst37|probe[11]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                    ; N/A                                                                                                                                                            ;
; p_sine:inst37|probe[12]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                    ; N/A                                                                                                                                                            ;
; p_sine:inst37|probe[12]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                    ; N/A                                                                                                                                                            ;
; p_sine:inst37|probe[13]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                    ; N/A                                                                                                                                                            ;
; p_sine:inst37|probe[13]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                    ; N/A                                                                                                                                                            ;
; p_sine:inst37|probe[1]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                    ; N/A                                                                                                                                                            ;
; p_sine:inst37|probe[1]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                    ; N/A                                                                                                                                                            ;
; p_sine:inst37|probe[2]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                    ; N/A                                                                                                                                                            ;
; p_sine:inst37|probe[2]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                    ; N/A                                                                                                                                                            ;
; p_sine:inst37|probe[3]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                    ; N/A                                                                                                                                                            ;
; p_sine:inst37|probe[3]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                    ; N/A                                                                                                                                                            ;
; p_sine:inst37|probe[4]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                    ; N/A                                                                                                                                                            ;
; p_sine:inst37|probe[4]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                    ; N/A                                                                                                                                                            ;
; p_sine:inst37|probe[5]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                    ; N/A                                                                                                                                                            ;
; p_sine:inst37|probe[5]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                    ; N/A                                                                                                                                                            ;
; p_sine:inst37|probe[6]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                    ; N/A                                                                                                                                                            ;
; p_sine:inst37|probe[6]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                    ; N/A                                                                                                                                                            ;
; p_sine:inst37|probe[7]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                    ; N/A                                                                                                                                                            ;
; p_sine:inst37|probe[7]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                    ; N/A                                                                                                                                                            ;
; p_sine:inst37|probe[8]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                    ; N/A                                                                                                                                                            ;
; p_sine:inst37|probe[8]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                    ; N/A                                                                                                                                                            ;
; p_sine:inst37|probe[9]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                    ; N/A                                                                                                                                                            ;
; p_sine:inst37|probe[9]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                    ; N/A                                                                                                                                                            ;
; sine_10:inst36|probe[0]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                    ; N/A                                                                                                                                                            ;
; sine_10:inst36|probe[0]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                    ; N/A                                                                                                                                                            ;
; sine_10:inst36|probe[10]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                    ; N/A                                                                                                                                                            ;
; sine_10:inst36|probe[10]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                    ; N/A                                                                                                                                                            ;
; sine_10:inst36|probe[11]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                    ; N/A                                                                                                                                                            ;
; sine_10:inst36|probe[11]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                    ; N/A                                                                                                                                                            ;
; sine_10:inst36|probe[12]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                    ; N/A                                                                                                                                                            ;
; sine_10:inst36|probe[12]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                    ; N/A                                                                                                                                                            ;
; sine_10:inst36|probe[1]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                    ; N/A                                                                                                                                                            ;
; sine_10:inst36|probe[1]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                    ; N/A                                                                                                                                                            ;
; sine_10:inst36|probe[2]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                    ; N/A                                                                                                                                                            ;
; sine_10:inst36|probe[2]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                    ; N/A                                                                                                                                                            ;
; sine_10:inst36|probe[3]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                    ; N/A                                                                                                                                                            ;
; sine_10:inst36|probe[3]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                    ; N/A                                                                                                                                                            ;
; sine_10:inst36|probe[4]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                    ; N/A                                                                                                                                                            ;
; sine_10:inst36|probe[4]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                    ; N/A                                                                                                                                                            ;
; sine_10:inst36|probe[5]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                    ; N/A                                                                                                                                                            ;
; sine_10:inst36|probe[5]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                    ; N/A                                                                                                                                                            ;
; sine_10:inst36|probe[6]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                    ; N/A                                                                                                                                                            ;
; sine_10:inst36|probe[6]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                    ; N/A                                                                                                                                                            ;
; sine_10:inst36|probe[7]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                    ; N/A                                                                                                                                                            ;
; sine_10:inst36|probe[7]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                    ; N/A                                                                                                                                                            ;
; sine_10:inst36|probe[8]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                    ; N/A                                                                                                                                                            ;
; sine_10:inst36|probe[8]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                    ; N/A                                                                                                                                                            ;
; sine_10:inst36|probe[9]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                    ; N/A                                                                                                                                                            ;
; sine_10:inst36|probe[9]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                    ; N/A                                                                                                                                                            ;
; sine_1:inst35|probe[0]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                    ; N/A                                                                                                                                                            ;
; sine_1:inst35|probe[0]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                    ; N/A                                                                                                                                                            ;
; sine_1:inst35|probe[10]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                    ; N/A                                                                                                                                                            ;
; sine_1:inst35|probe[10]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                    ; N/A                                                                                                                                                            ;
; sine_1:inst35|probe[11]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                    ; N/A                                                                                                                                                            ;
; sine_1:inst35|probe[11]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                    ; N/A                                                                                                                                                            ;
; sine_1:inst35|probe[12]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                    ; N/A                                                                                                                                                            ;
; sine_1:inst35|probe[12]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                    ; N/A                                                                                                                                                            ;
; sine_1:inst35|probe[1]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                    ; N/A                                                                                                                                                            ;
; sine_1:inst35|probe[1]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                    ; N/A                                                                                                                                                            ;
; sine_1:inst35|probe[2]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                    ; N/A                                                                                                                                                            ;
; sine_1:inst35|probe[2]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                    ; N/A                                                                                                                                                            ;
; sine_1:inst35|probe[3]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                    ; N/A                                                                                                                                                            ;
; sine_1:inst35|probe[3]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                    ; N/A                                                                                                                                                            ;
; sine_1:inst35|probe[4]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                    ; N/A                                                                                                                                                            ;
; sine_1:inst35|probe[4]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                    ; N/A                                                                                                                                                            ;
; sine_1:inst35|probe[5]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                    ; N/A                                                                                                                                                            ;
; sine_1:inst35|probe[5]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                    ; N/A                                                                                                                                                            ;
; sine_1:inst35|probe[6]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                    ; N/A                                                                                                                                                            ;
; sine_1:inst35|probe[6]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                    ; N/A                                                                                                                                                            ;
; sine_1:inst35|probe[7]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                    ; N/A                                                                                                                                                            ;
; sine_1:inst35|probe[7]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                    ; N/A                                                                                                                                                            ;
; sine_1:inst35|probe[8]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                    ; N/A                                                                                                                                                            ;
; sine_1:inst35|probe[8]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                    ; N/A                                                                                                                                                            ;
; sine_1:inst35|probe[9]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                    ; N/A                                                                                                                                                            ;
; sine_1:inst35|probe[9]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                    ; N/A                                                                                                                                                            ;
+---------------------------+---------------+-----------+----------------+-------------------+------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version
    Info: Processing started: Thu Mar 03 17:33:57 2011
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE3_dsp_design_top -c DE3_dsp_design_top
Info: Parallel compilation is enabled and will use 8 of the 8 processors detected
Info: Found 1 design units, including 1 entities, in source file de3_dsp_design_top.bdf
    Info: Found entity 1: DE3_dsp_design_top
Info: Elaborating entity "DE3_dsp_design_top" for the top level hierarchy
Warning: Not all bits in bus "LED[7..0]" are used
Warning: Using design file altpll0.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: altpll0
Info: Elaborating entity "altpll0" for hierarchy "altpll0:inst"
Info: Elaborating entity "altpll" for hierarchy "altpll0:inst|altpll:altpll_component"
Info: Elaborated megafunction instantiation "altpll0:inst|altpll:altpll_component"
Info: Instantiated megafunction "altpll0:inst|altpll:altpll_component" with the following parameter:
    Info: Parameter "bandwidth_type" = "LOW"
    Info: Parameter "clk0_divide_by" = "1"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "2"
    Info: Parameter "clk0_phase_shift" = "0"
    Info: Parameter "clk1_divide_by" = "1"
    Info: Parameter "clk1_duty_cycle" = "50"
    Info: Parameter "clk1_multiply_by" = "2"
    Info: Parameter "clk1_phase_shift" = "2500"
    Info: Parameter "clk2_divide_by" = "1"
    Info: Parameter "clk2_duty_cycle" = "50"
    Info: Parameter "clk2_multiply_by" = "2"
    Info: Parameter "clk2_phase_shift" = "5000"
    Info: Parameter "clk3_divide_by" = "1"
    Info: Parameter "clk3_duty_cycle" = "50"
    Info: Parameter "clk3_multiply_by" = "2"
    Info: Parameter "clk3_phase_shift" = "7500"
    Info: Parameter "compensate_clock" = "CLK0"
    Info: Parameter "inclk0_input_frequency" = "20000"
    Info: Parameter "intended_device_family" = "Stratix III"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "NORMAL"
    Info: Parameter "pll_type" = "AUTO"
    Info: Parameter "port_activeclock" = "PORT_UNUSED"
    Info: Parameter "port_areset" = "PORT_UNUSED"
    Info: Parameter "port_clkbad0" = "PORT_UNUSED"
    Info: Parameter "port_clkbad1" = "PORT_UNUSED"
    Info: Parameter "port_clkloss" = "PORT_UNUSED"
    Info: Parameter "port_clkswitch" = "PORT_UNUSED"
    Info: Parameter "port_configupdate" = "PORT_UNUSED"
    Info: Parameter "port_fbin" = "PORT_UNUSED"
    Info: Parameter "port_fbout" = "PORT_UNUSED"
    Info: Parameter "port_inclk0" = "PORT_USED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_locked" = "PORT_USED"
    Info: Parameter "port_pfdena" = "PORT_UNUSED"
    Info: Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info: Parameter "port_phasedone" = "PORT_UNUSED"
    Info: Parameter "port_phasestep" = "PORT_UNUSED"
    Info: Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info: Parameter "port_pllena" = "PORT_UNUSED"
    Info: Parameter "port_scanaclr" = "PORT_UNUSED"
    Info: Parameter "port_scanclk" = "PORT_UNUSED"
    Info: Parameter "port_scanclkena" = "PORT_UNUSED"
    Info: Parameter "port_scandata" = "PORT_UNUSED"
    Info: Parameter "port_scandataout" = "PORT_UNUSED"
    Info: Parameter "port_scandone" = "PORT_UNUSED"
    Info: Parameter "port_scanread" = "PORT_UNUSED"
    Info: Parameter "port_scanwrite" = "PORT_UNUSED"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_USED"
    Info: Parameter "port_clk2" = "PORT_USED"
    Info: Parameter "port_clk3" = "PORT_USED"
    Info: Parameter "port_clk4" = "PORT_UNUSED"
    Info: Parameter "port_clk5" = "PORT_UNUSED"
    Info: Parameter "port_clk6" = "PORT_UNUSED"
    Info: Parameter "port_clk7" = "PORT_UNUSED"
    Info: Parameter "port_clk8" = "PORT_UNUSED"
    Info: Parameter "port_clk9" = "PORT_UNUSED"
    Info: Parameter "port_clkena0" = "PORT_UNUSED"
    Info: Parameter "port_clkena1" = "PORT_UNUSED"
    Info: Parameter "port_clkena2" = "PORT_UNUSED"
    Info: Parameter "port_clkena3" = "PORT_UNUSED"
    Info: Parameter "port_clkena4" = "PORT_UNUSED"
    Info: Parameter "port_clkena5" = "PORT_UNUSED"
    Info: Parameter "self_reset_on_loss_lock" = "ON"
    Info: Parameter "using_fbmimicbidir_port" = "OFF"
    Info: Parameter "width_clock" = "10"
Info: Found 1 design units, including 1 entities, in source file db/altpll_ams2.tdf
    Info: Found entity 1: altpll_ams2
Info: Elaborating entity "altpll_ams2" for hierarchy "altpll0:inst|altpll:altpll_component|altpll_ams2:auto_generated"
Warning: Using design file iov_a3v3_b1v8_c2v5_d3v3.v, which is not specified as a design file for the current project, but contains definitions for 3 design units and 3 entities in project
    Info: Found entity 1: IOV_A3V3_B1V8_C2V5_D3V3
    Info: Found entity 2: POWER_CONFIG_IF
    Info: Found entity 3: WIRE4_INTERFACE
Info: Elaborating entity "IOV_A3V3_B1V8_C2V5_D3V3" for hierarchy "IOV_A3V3_B1V8_C2V5_D3V3:inst2"
Info: Elaborating entity "POWER_CONFIG_IF" for hierarchy "IOV_A3V3_B1V8_C2V5_D3V3:inst2|POWER_CONFIG_IF:m00"
Info: Elaborating entity "WIRE4_INTERFACE" for hierarchy "IOV_A3V3_B1V8_C2V5_D3V3:inst2|WIRE4_INTERFACE:m01"
Warning: Using design file lpm_counter0.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: lpm_counter0
Info: Elaborating entity "lpm_counter0" for hierarchy "lpm_counter0:inst23"
Info: Elaborating entity "lpm_counter" for hierarchy "lpm_counter0:inst23|lpm_counter:lpm_counter_component"
Info: Elaborated megafunction instantiation "lpm_counter0:inst23|lpm_counter:lpm_counter_component"
Info: Instantiated megafunction "lpm_counter0:inst23|lpm_counter:lpm_counter_component" with the following parameter:
    Info: Parameter "lpm_direction" = "UP"
    Info: Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info: Parameter "lpm_type" = "LPM_COUNTER"
    Info: Parameter "lpm_width" = "30"
Info: Found 1 design units, including 1 entities, in source file db/cntr_mnh.tdf
    Info: Found entity 1: cntr_mnh
Info: Elaborating entity "cntr_mnh" for hierarchy "lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_mnh:auto_generated"
Warning: Using design file onebigtap.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: OneBigTap
Info: Elaborating entity "OneBigTap" for hierarchy "OneBigTap:inst1"
Info: Elaborating entity "sld_signaltap" for hierarchy "OneBigTap:inst1|sld_signaltap:sld_signaltap_component"
Info: Elaborated megafunction instantiation "OneBigTap:inst1|sld_signaltap:sld_signaltap_component"
Info: Instantiated megafunction "OneBigTap:inst1|sld_signaltap:sld_signaltap_component" with the following parameter:
    Info: Parameter "sld_advanced_trigger_entity" = "basic,1,"
    Info: Parameter "sld_data_bits" = "66"
    Info: Parameter "sld_data_bit_cntr_bits" = "8"
    Info: Parameter "sld_enable_advanced_trigger" = "0"
    Info: Parameter "sld_mem_address_bits" = "0"
    Info: Parameter "sld_node_crc_bits" = "32"
    Info: Parameter "sld_node_crc_hiword" = "17301"
    Info: Parameter "sld_node_crc_loword" = "3828"
    Info: Parameter "sld_node_info" = "1076736"
    Info: Parameter "sld_ram_block_type" = "Auto"
    Info: Parameter "sld_sample_depth" = "0"
    Info: Parameter "sld_trigger_bits" = "1"
    Info: Parameter "sld_trigger_in_enabled" = "0"
    Info: Parameter "sld_trigger_level" = "1"
    Info: Parameter "sld_trigger_level_pipeline" = "1"
Info: Elaborating entity "sld_signaltap_impl" for hierarchy "OneBigTap:inst1|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body"
Info: Elaborating entity "sld_ela_control" for hierarchy "OneBigTap:inst1|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control"
Info: Elaborating entity "LPM_SHIFTREG" for hierarchy "OneBigTap:inst1|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|LPM_SHIFTREG:trigger_config_deserialize"
Info: Elaborating entity "sld_ela_basic_multi_level_trigger" for hierarchy "OneBigTap:inst1|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm"
Info: Elaborating entity "LPM_SHIFTREG" for hierarchy "OneBigTap:inst1|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize"
Info: Elaborating entity "sld_mbpmg" for hierarchy "OneBigTap:inst1|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match"
Info: Elaborating entity "sld_sbpmg" for hierarchy "OneBigTap:inst1|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1"
Info: Elaborating entity "sld_ela_trigger_flow_mgr" for hierarchy "OneBigTap:inst1|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity"
Info: Elaborating entity "LPM_SHIFTREG" for hierarchy "OneBigTap:inst1|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|LPM_SHIFTREG:trigger_config_deserialize"
Info: Elaborating entity "sld_buffer_manager" for hierarchy "OneBigTap:inst1|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst"
Info: Elaborating entity "LPM_SHIFTREG" for hierarchy "OneBigTap:inst1|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|LPM_SHIFTREG:segment_offset_config_deserialize"
Info: Elaborating entity "sld_rom_sr" for hierarchy "OneBigTap:inst1|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr"
Info: Elaborating entity "LPM_SHIFTREG" for hierarchy "OneBigTap:inst1|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|LPM_SHIFTREG:status_register"
Warning: Using design file sine_1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: sine_1
Info: Elaborating entity "sine_1" for hierarchy "sine_1:inst35"
Info: Elaborating entity "altsource_probe" for hierarchy "sine_1:inst35|altsource_probe:altsource_probe_component"
Info: Elaborated megafunction instantiation "sine_1:inst35|altsource_probe:altsource_probe_component"
Info: Instantiated megafunction "sine_1:inst35|altsource_probe:altsource_probe_component" with the following parameter:
    Info: Parameter "enable_metastability" = "NO"
    Info: Parameter "instance_id" = "sin1"
    Info: Parameter "probe_width" = "13"
    Info: Parameter "sld_auto_instance_index" = "YES"
    Info: Parameter "sld_instance_index" = "0"
    Info: Parameter "source_initial_value" = "0"
    Info: Parameter "source_width" = "1"
Info: Elaborating entity "altsource_probe_body" for hierarchy "sine_1:inst35|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst"
Info: Elaborating entity "altsource_probe_impl" for hierarchy "sine_1:inst35|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst"
Info: Elaborating entity "sld_rom_sr" for hierarchy "sine_1:inst35|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst"
Warning: Using design file sine_10.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: sine_10
Info: Elaborating entity "sine_10" for hierarchy "sine_10:inst36"
Info: Elaborating entity "altsource_probe" for hierarchy "sine_10:inst36|altsource_probe:altsource_probe_component"
Info: Elaborated megafunction instantiation "sine_10:inst36|altsource_probe:altsource_probe_component"
Info: Instantiated megafunction "sine_10:inst36|altsource_probe:altsource_probe_component" with the following parameter:
    Info: Parameter "enable_metastability" = "NO"
    Info: Parameter "instance_id" = "si10"
    Info: Parameter "probe_width" = "13"
    Info: Parameter "sld_auto_instance_index" = "YES"
    Info: Parameter "sld_instance_index" = "0"
    Info: Parameter "source_initial_value" = "0"
    Info: Parameter "source_width" = "1"
Info: Elaborating entity "altsource_probe_body" for hierarchy "sine_10:inst36|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst"
Info: Elaborating entity "altsource_probe_impl" for hierarchy "sine_10:inst36|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst"
Info: Elaborating entity "sld_rom_sr" for hierarchy "sine_10:inst36|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst"
Warning: Using design file p_sine.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: p_sine
Info: Elaborating entity "p_sine" for hierarchy "p_sine:inst37"
Info: Elaborating entity "altsource_probe" for hierarchy "p_sine:inst37|altsource_probe:altsource_probe_component"
Info: Elaborated megafunction instantiation "p_sine:inst37|altsource_probe:altsource_probe_component"
Info: Instantiated megafunction "p_sine:inst37|altsource_probe:altsource_probe_component" with the following parameter:
    Info: Parameter "enable_metastability" = "NO"
    Info: Parameter "instance_id" = "sine"
    Info: Parameter "probe_width" = "14"
    Info: Parameter "sld_auto_instance_index" = "YES"
    Info: Parameter "sld_instance_index" = "0"
    Info: Parameter "source_initial_value" = "0"
    Info: Parameter "source_width" = "1"
Info: Elaborating entity "altsource_probe_body" for hierarchy "p_sine:inst37|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst"
Info: Elaborating entity "altsource_probe_impl" for hierarchy "p_sine:inst37|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst"
Warning: Using design file a2d_data.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: a2d_data
Info: Elaborating entity "a2d_data" for hierarchy "a2d_data:inst38"
Info: Elaborating entity "altsource_probe" for hierarchy "a2d_data:inst38|altsource_probe:altsource_probe_component"
Info: Elaborated megafunction instantiation "a2d_data:inst38|altsource_probe:altsource_probe_component"
Info: Instantiated megafunction "a2d_data:inst38|altsource_probe:altsource_probe_component" with the following parameter:
    Info: Parameter "enable_metastability" = "NO"
    Info: Parameter "instance_id" = "a2dd"
    Info: Parameter "probe_width" = "14"
    Info: Parameter "sld_auto_instance_index" = "YES"
    Info: Parameter "sld_instance_index" = "0"
    Info: Parameter "source_initial_value" = "0"
    Info: Parameter "source_width" = "1"
Info: Elaborating entity "altsource_probe_body" for hierarchy "a2d_data:inst38|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst"
Info: Elaborating entity "altsource_probe_impl" for hierarchy "a2d_data:inst38|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst"
Warning: Using design file fir_out.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: fir_out
Info: Elaborating entity "fir_out" for hierarchy "fir_out:inst39"
Info: Elaborating entity "altsource_probe" for hierarchy "fir_out:inst39|altsource_probe:altsource_probe_component"
Info: Elaborated megafunction instantiation "fir_out:inst39|altsource_probe:altsource_probe_component"
Info: Instantiated megafunction "fir_out:inst39|altsource_probe:altsource_probe_component" with the following parameter:
    Info: Parameter "enable_metastability" = "NO"
    Info: Parameter "instance_id" = "fir0"
    Info: Parameter "probe_width" = "14"
    Info: Parameter "sld_auto_instance_index" = "YES"
    Info: Parameter "sld_instance_index" = "0"
    Info: Parameter "source_initial_value" = "0"
    Info: Parameter "source_width" = "1"
Info: Elaborating entity "altsource_probe_body" for hierarchy "fir_out:inst39|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst"
Info: Elaborating entity "altsource_probe_impl" for hierarchy "fir_out:inst39|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_8us3.tdf
    Info: Found entity 1: altsyncram_8us3
Info: Found 1 design units, including 1 entities, in source file db/mux_opc.tdf
    Info: Found entity 1: mux_opc
Info: Found 1 design units, including 1 entities, in source file db/decode_asf.tdf
    Info: Found entity 1: decode_asf
Info: Found 1 design units, including 1 entities, in source file db/cntr_mdi.tdf
    Info: Found entity 1: cntr_mdi
Info: Found 1 design units, including 1 entities, in source file db/cmpr_qdc.tdf
    Info: Found entity 1: cmpr_qdc
Info: Found 1 design units, including 1 entities, in source file db/cntr_d6j.tdf
    Info: Found entity 1: cntr_d6j
Info: Found 1 design units, including 1 entities, in source file db/cntr_bdi.tdf
    Info: Found entity 1: cntr_bdi
Info: Found 1 design units, including 1 entities, in source file db/cmpr_odc.tdf
    Info: Found entity 1: cmpr_odc
Info: Found 1 design units, including 1 entities, in source file db/cntr_vvi.tdf
    Info: Found entity 1: cntr_vvi
Info: Found 1 design units, including 1 entities, in source file db/cmpr_kdc.tdf
    Info: Found entity 1: cmpr_kdc
Info: Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "ADA_OE" is stuck at GND
    Warning (13410): Pin "ADA_SPI_CS" is stuck at VCC
    Warning (13410): Pin "ADB_OE" is stuck at VCC
Info: 2 registers lost all their fanouts during netlist optimizations. The first 2 are displayed below.
    Info: Register "lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_mnh:auto_generated|counter_reg_bit[29]" lost all its fanouts during netlist optimizations.
    Info: Register "lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_mnh:auto_generated|counter_reg_bit[28]" lost all its fanouts during netlist optimizations.
Critical Warning: Partially connected in-system debug instance "auto_signaltap_0" to 110 of its 138 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 28 missing sources or connections.
Warning: PLL "altpll0:inst|altpll:altpll_component|altpll_ams2:auto_generated|pll1" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK[1] is not connected
Info: Implemented 2048 device resources after synthesis - the final resource count might be different
    Info: Implemented 26 input pins
    Info: Implemented 19 output pins
    Info: Implemented 1933 logic cells
    Info: Implemented 68 RAM segments
    Info: Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 16 warnings
    Info: Peak virtual memory: 433 megabytes
    Info: Processing ended: Thu Mar 03 17:34:15 2011
    Info: Elapsed time: 00:00:18
    Info: Total CPU time (on all processors): 00:00:17


