#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Mon Oct 16 15:49:06 2023
# Process ID: 25252
# Current directory: C:/Users/lscho/Documents/GitHub/Digitaal-MO6-Pong/ScreenGen/WhiteScreenGen
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent24156 C:\Users\lscho\Documents\GitHub\Digitaal-MO6-Pong\ScreenGen\WhiteScreenGen\WhiteScreenGen.xpr
# Log file: C:/Users/lscho/Documents/GitHub/Digitaal-MO6-Pong/ScreenGen/WhiteScreenGen/vivado.log
# Journal file: C:/Users/lscho/Documents/GitHub/Digitaal-MO6-Pong/ScreenGen/WhiteScreenGen\vivado.jou
# Running On: DESKTOP-0BAPC61, OS: Windows, CPU Frequency: 3893 MHz, CPU Physical cores: 12, Host memory: 33746 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/lscho/Documents/GitHub/Digitaal-MO6-Pong/ScreenGen/WhiteScreenGen/WhiteScreenGen.xpr
update_compile_order -fileset sources_1
create_bd_design "design_1"
update_compile_order -fileset sources_1
create_bd_cell -type module -reference WhiteScreenGen WhiteScreenGen_0
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {New Clocking Wizard} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins WhiteScreenGen_0/clk]
set_property location {0.5 -139 175} [get_bd_cells clk_wiz]
set_property location {1 -146 186} [get_bd_cells clk_wiz]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {sys_clock ( System Clock ) } Manual_Source {New External Port (ACTIVE_LOW)}}  [get_bd_pins clk_wiz/clk_in1]
open_bd_design {C:/Users/lscho/Documents/GitHub/Digitaal-MO6-Pong/ScreenGen/WhiteScreenGen/WhiteScreenGen.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.SECONDARY_IN_FREQ.VALUE_SRC USER] [get_bd_cells clk_wiz]
set_property -dict [list \
  CONFIG.CLKFB_IN_SIGNALING {SINGLE} \
  CONFIG.CLKIN2_JITTER_PS {133.33} \
  CONFIG.CLKOUT1_JITTER {112.754} \
  CONFIG.CLKOUT1_PHASE_ERROR {86.070} \
  CONFIG.CLKOUT2_DRIVES {BUFG} \
  CONFIG.CLKOUT2_JITTER {148.894} \
  CONFIG.CLKOUT2_PHASE_ERROR {86.070} \
  CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {25.26596} \
  CONFIG.CLKOUT2_USED {true} \
  CONFIG.FEEDBACK_SOURCE {FDBK_AUTO} \
  CONFIG.MMCM_CLKFBOUT_MULT_F {9.500} \
  CONFIG.MMCM_CLKIN2_PERIOD {39.721} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {11.875} \
  CONFIG.MMCM_CLKOUT1_DIVIDE {47} \
  CONFIG.MMCM_COMPENSATION {ZHOLD} \
  CONFIG.NUM_OUT_CLKS {2} \
  CONFIG.SECONDARY_IN_FREQ {25.175} \
  CONFIG.SECONDARY_SOURCE {Single_ended_clock_capable_pin} \
  CONFIG.USE_INCLK_SWITCHOVER {false} \
] [get_bd_cells clk_wiz]
endgroup
connect_bd_net [get_bd_pins clk_wiz/clk_out2] [get_bd_pins WhiteScreenGen_0/pxlClk]
create_bd_port -dir O R_out
connect_bd_net [get_bd_ports R_out] [get_bd_pins WhiteScreenGen_0/R]
create_bd_port -dir I G_out
delete_bd_objs [get_bd_ports G_out]
create_bd_port -dir O G_out
set_property location {234 367} [get_bd_ports G_out]
connect_bd_net [get_bd_ports G_out] [get_bd_pins WhiteScreenGen_0/G]
create_bd_port -dir O B_out
connect_bd_net [get_bd_ports B_out] [get_bd_pins WhiteScreenGen_0/B]
create_bd_port -dir I Vsync_out
delete_bd_objs [get_bd_ports Vsync_out]
create_bd_port -dir O Vsync_out
connect_bd_net [get_bd_ports Vsync_out] [get_bd_pins WhiteScreenGen_0/Vsync_out]
create_bd_port -dir O Hsync_out
connect_bd_net [get_bd_ports Hsync_out] [get_bd_pins WhiteScreenGen_0/Hsync_out]
regenerate_bd_layout
save_bd_design
launch_runs synth_1 -jobs 12
wait_on_run synth_1
update_module_reference design_1_WhiteScreenGen_0_0
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
update_module_reference design_1_WhiteScreenGen_0_0
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
update_module_reference design_1_WhiteScreenGen_0_0
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
update_module_reference design_1_WhiteScreenGen_0_0
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
update_module_reference design_1_WhiteScreenGen_0_0
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
launch_simulation
source WhiteScreenGen.tcl
add_force {/WhiteScreenGen/pxlClk} -radix hex {1 0ns} {0 19860ps} -repeat_every 39720ps
add_force {/WhiteScreenGen/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
rin 100ms
run 100ms
reset_run synth_1
update_module_reference design_1_WhiteScreenGen_0_0
launch_runs synth_1 -jobs 12
wait_on_run synth_1
update_module_reference design_1_WhiteScreenGen_0_0
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
update_module_reference design_1_WhiteScreenGen_0_0
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
open_run synth_1 -name synth_1
set_property DRIVE 12 [get_ports [list B]]
set_property OFFCHIP_TERM FP_VTT_50 [get_ports [list B]]
set_property package_pin "" [get_ports [list  B]]
place_ports R U17
set_property package_pin "" [get_ports [list  pxlClk]]
place_ports G R16
place_ports B T15
set_property package_pin "" [get_ports [list  clk]]
place_ports Hsync_out V15
place_ports Vsync_out V13
make_wrapper -files [get_files C:/Users/lscho/Documents/GitHub/Digitaal-MO6-Pong/ScreenGen/WhiteScreenGen/WhiteScreenGen.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse c:/Users/lscho/Documents/GitHub/Digitaal-MO6-Pong/ScreenGen/WhiteScreenGen/WhiteScreenGen.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top design_1_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
set_property package_pin "" [get_ports [list  R_out]]
set_property package_pin "" [get_ports [list  Hsync_out]]
place_ports R_out U17
place_ports G_out R16
place_ports B_out T15
place_ports Hsync_out V15
place_ports Vsync_out V13
set_property IOSTANDARD LVCMOS12 [get_ports [list B_out]]
set_property IOSTANDARD HSUL_12 [get_ports [list B_out]]
set_property IOSTANDARD HSTL_I [get_ports [list B_out]]
set_property IOSTANDARD HSTL_II [get_ports [list B_out]]
set_property IOSTANDARD HSTL_II_18 [get_ports [list B_out]]
set_property IOSTANDARD HSTL_I_18 [get_ports [list B_out]]
set_property IOSTANDARD HSUL_12 [get_ports [list B_out]]
set_property IOSTANDARD LVCMOS12 [get_ports [list B_out]]
set_property IOSTANDARD PCI33_3 [get_ports [list B_out]]
set_property IOSTANDARD MOBILE_DDR [get_ports [list B_out]]
set_property IOSTANDARD LVTTL [get_ports [list B_out]]
set_property IOSTANDARD SSTL18_II [get_ports [list B_out]]
set_property IOSTANDARD SSTL18_I [get_ports [list B_out]]
set_property IOSTANDARD SSTL15_R [get_ports [list B_out]]
set_property IOSTANDARD LVCMOS33 [get_ports [list B_out]]
set_property IOSTANDARD LVCMOS33 [get_ports [list G_out]]
set_property IOSTANDARD LVCMOS33 [get_ports [list Hsync_out]]
set_property IOSTANDARD LVCMOS33 [get_ports [list R_out]]
set_property IOSTANDARD LVCMOS33 [get_ports [list Vsync_out]]
file mkdir C:/Users/lscho/Documents/GitHub/Digitaal-MO6-Pong/ScreenGen/WhiteScreenGen/WhiteScreenGen.srcs/constrs_1/new
close [ open C:/Users/lscho/Documents/GitHub/Digitaal-MO6-Pong/ScreenGen/WhiteScreenGen/WhiteScreenGen.srcs/constrs_1/new/pindef.xdc w ]
add_files -fileset constrs_1 C:/Users/lscho/Documents/GitHub/Digitaal-MO6-Pong/ScreenGen/WhiteScreenGen/WhiteScreenGen.srcs/constrs_1/new/pindef.xdc
set_property target_constrs_file C:/Users/lscho/Documents/GitHub/Digitaal-MO6-Pong/ScreenGen/WhiteScreenGen/WhiteScreenGen.srcs/constrs_1/new/pindef.xdc [current_fileset -constrset]
save_constraints -force
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
close_design
open_run synth_1 -name synth_1
close_design
open_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
close_design
close_hw_manager
open_hw_manager
connect_hw_server -allow_non_jtag
close_sim
