<?xml version="1.0" encoding="UTF-8"?>
<device name="ich10_usb_uhci" desc="model of Intel® ICH10 USB UHCI" documentation="USB UHCI host controller in Intel® ICH10." limitations="&lt;ul&gt;&lt;li&gt;Interrupt and isochronous transfers are not supported.&lt;/li&gt;&lt;li&gt;The bulk and control transfers are only initiated while the attribute async_list_polling_enabled is set.&lt;/li&gt;&lt;li&gt;Does not handle when USB devices sending NAK or STALL.&lt;/li&gt;&lt;li&gt;Does not handle USB devices with latency.&lt;/li&gt;&lt;li&gt;The submit_transfer function must return USB_Transfer_Complicated.&lt;/li&gt;&lt;/ul&gt;" bitorder="le">
  <bank name="pci_config" documentation="The PCI configuration space." byte_order="little-endian" function="255">
    <register name="base_address_0" offset="16" size="4">
      <field name="ignore" msb="31" lsb="0" />
    </register>
    <register name="base_address_1" offset="20" size="4">
      <field name="ignore" msb="31" lsb="0" />
    </register>
    <register name="base_address_2" offset="24" size="4">
      <field name="ignore" msb="31" lsb="0" />
    </register>
    <register name="base_address_3" offset="28" size="4">
      <field name="ignore" msb="31" lsb="0" />
    </register>
    <register name="base_address_5" offset="36" size="4">
      <field name="ignore" msb="31" lsb="0" />
    </register>
    <register name="bist" documentation="Build-in Self Test" offset="15" size="1">
    </register>
    <register name="cache_line_size" documentation="CacheLine Size" offset="12" size="1">
    </register>
    <register name="capabilities_ptr" documentation="Capabilities Pointer" offset="52" size="1">
    </register>
    <register name="cardbus_cis_ptr" documentation="Cardbus CIS Pointer" offset="40" size="4">
    </register>
    <register name="class_code" documentation="Class Code" offset="9" size="3">
    </register>
    <register name="command" documentation="Command Register" offset="4" size="2">
      <field name="fb" desc="Fast Back-to-Back Transactions Enable" msb="9" lsb="9" />
      <field name="id" desc="Interrupt Disable" msb="10" lsb="10" />
      <field name="io" desc="I/O Space Enable" msb="0" lsb="0" />
      <field name="m" desc="Bus Master Enable" msb="2" lsb="2" />
      <field name="mem" desc="Memory Space Enable" msb="1" lsb="1" />
      <field name="mwi" desc="Memory Write and Invalidate" msb="4" lsb="4" />
      <field name="pe" desc="Parity Error Response" msb="6" lsb="6" />
      <field name="sc" desc="Special Cycle Enable" msb="3" lsb="3" />
      <field name="se" desc="SERR# Enable" msb="8" lsb="8" />
      <field name="vga" desc="VGA Palette Snoop" msb="5" lsb="5" />
      <field name="wc" desc="IDSEL Steppin/Wait Cycle Control" msb="7" lsb="7" />
    </register>
    <register name="cwp" desc="Core Well Policy Register" offset="200" size="1">
    </register>
    <register name="device_id" documentation="Device ID" offset="2" size="2">
    </register>
    <register name="expansion_rom_base" desc="Expansion ROM base address" offset="48" size="4">
      <field name="base" documentation="The base address" msb="31" lsb="1" />
      <field name="e" documentation="Address decode enable" msb="0" lsb="0" />
    </register>
    <register name="flrcid" desc="Function Level Reset Capability ID" offset="80" size="1">
    </register>
    <register name="flrclv" desc="Function Level Reset Capability Length and Version" offset="82" size="2">
    </register>
    <register name="flrncp" desc="Function Level Reset Next Capability Pointer" offset="81" size="1">
    </register>
    <register name="header_type" documentation="Header Type" offset="14" size="1">
      <field name="mf" desc="Multi-Function Device" msb="7" lsb="7" />
      <field name="type" desc="Header Layout" msb="6" lsb="0" />
    </register>
    <register name="interrupt_line" documentation="Interrupt Line" offset="60" size="1">
    </register>
    <register name="interrupt_pin" documentation="Interrupt Pin" offset="61" size="1">
    </register>
    <register name="latency_timer" documentation="Latency Timer" offset="13" size="1">
    </register>
    <register name="max_lat" documentation="MAX_LAT" offset="63" size="1">
    </register>
    <register name="min_gnt" documentation="MIN_GNT" offset="62" size="1">
    </register>
    <register name="revision_id" documentation="Revision ID" offset="8" size="1">
    </register>
    <register name="status" documentation="Status Register" offset="6" size="2">
      <field name="c" desc="Capabilities List" msb="4" lsb="4" />
      <field name="dpe" desc="Detected Parity Error" msb="15" lsb="15" />
      <field name="ds" desc="DEVSEL timing" msb="10" lsb="9" />
      <field name="fbb" desc="Fast Back-to-Back Transactions Capable" msb="7" lsb="7" />
      <field name="ins" desc="Interrupt Status" msb="3" lsb="3" />
      <field name="ir" desc="Immediate Readiness" msb="0" lsb="0" />
      <field name="mhz" desc="66 MHz Capable" msb="5" lsb="5" />
      <field name="pe" desc="Master Data Parity Error" msb="8" lsb="8" />
      <field name="rma" desc="Received Master Abort" msb="13" lsb="13" />
      <field name="rta" desc="Received Target Abort" msb="12" lsb="12" />
      <field name="ssa" desc="Signaled System Abort" msb="14" lsb="14" />
      <field name="sta" desc="Signaled Target Abort" msb="11" lsb="11" />
    </register>
    <register name="subsystem_id" documentation="Subsystem ID" offset="46" size="2">
    </register>
    <register name="subsystem_vendor_id" documentation="Subsystem Vendor ID" offset="44" size="2">
    </register>
    <register name="ucr1" desc="UHCI Configuration Register 1" offset="202" size="1">
    </register>
    <register name="usb_flrctrl" desc="FLR Control Register" offset="84" size="1">
    </register>
    <register name="usb_flrstat" desc="FLR Status Register" offset="85" size="1">
    </register>
    <register name="usb_leg_up" offset="194" size="2">
    </register>
    <register name="usb_legkey" offset="192" size="2">
    </register>
    <register name="usb_relnum" offset="96" size="1">
    </register>
    <register name="usb_res" offset="196" size="1">
    </register>
    <register name="usbbase" offset="32" size="4">
      <field name="base" documentation="The base address" msb="31" lsb="2" />
      <field name="p" desc="Reserved" msb="1" lsb="1" />
      <field name="s" documentation="I/O Space Indicator" msb="0" lsb="0" />
    </register>
    <register name="vendor_id" documentation="Vendor ID" offset="0" size="2">
    </register>
  </bank>
  <bank name="usb_ctrl" byte_order="little-endian">
  </bank>
  <bank name="usb_regs" byte_order="little-endian" function="1">
    <register name="frame_list_base_address" offset="8" size="4">
    </register>
    <register name="frame_number" offset="6" size="2">
    </register>
    <register name="port_status_control" vsize="2" offset="16 18" size="2">
      <field name="CS" msb="0" lsb="0" />
      <field name="CSC" msb="1" lsb="1" />
      <field name="LS" msb="5" lsb="4" />
      <field name="LSDA" msb="8" lsb="8" />
      <field name="PED" msb="2" lsb="2" />
      <field name="PEDC" msb="3" lsb="3" />
      <field name="PR" msb="9" lsb="9" />
      <field name="RD" msb="6" lsb="6" />
      <field name="RES" msb="7" lsb="7" />
      <field name="S" msb="12" lsb="12" />
    </register>
    <register name="start_of_frame_modify" offset="12" size="1">
    </register>
    <register name="unused_port" vsize="6" offset="20 22 24 26 28 30" size="2">
    </register>
    <register name="usb_command" offset="0" size="2">
      <field name="CF" msb="6" lsb="6" />
      <field name="EGSM" msb="3" lsb="3" />
      <field name="FGR" msb="4" lsb="4" />
      <field name="GRESET" msb="2" lsb="2" />
      <field name="HCRESET" msb="1" lsb="1" />
      <field name="MAXP" msb="7" lsb="7" />
      <field name="RC" msb="0" lsb="0" />
      <field name="SWDBG" msb="5" lsb="5" />
    </register>
    <register name="usb_interrupt_enable" offset="4" size="2">
      <field name="IOC" desc="Interrupt on complete enable" msb="2" lsb="2" />
      <field name="RI" desc="Resume interrupt enable" msb="1" lsb="1" />
      <field name="SPI" desc="Short packet interrupt enable" msb="3" lsb="3" />
      <field name="TCRCI" desc="Timeout/CRC interrupt enable" msb="0" lsb="0" />
    </register>
    <register name="usb_status" offset="2" size="2">
    </register>
  </bank>
</device>
