LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_UNSIGNED.ALL;      

ENTITY cnt10 IS
PORT(
CLK,CLEAR,EN :IN STD_LOGIC;
DATA : BUFFER STD_LOGIC_VECTOR(3 DOWNTO 0);
CO: OUT STD_LOGIC
);
END cnt10;

ARCHITECTURE one OF cnt10 IS
BEGIN
	PROCESS(CLK,EN,CLEAR)		
	BEGIN
		 IF CLEAR = '1'THEN
		    IF rising_edge(CLK) THEN
		    IF EN = '1'THEN
		       IF DATA ="1010" THEN
			        DATA <="0000";
				CO<='1';
			ELSIF DATA <9 THEN
	                        DATA <= DATA +1;
			        CO<='0';
			ELSE
				 DATA<="0000";
				 END IF;
				 END IF;
		    ELSE 
			 DATA <= DATA;
		    END IF;
		 ELSE 
		 DATA <= (others =>'0');
		 END IF;
	  END PROCESS;
END one;

要把CLEAR上升沿判断放在后面否则会报错，错误是
VHDL error at <location>: can't infer register for signal "<name>" because signal does not hold its value outside clock edge
不过我做错时ID不是这个，照 http://quartushelp.altera.com/14.0/mergedProjects/msgs/msgs.htm#msgs/evrfx_vhdl_is_not_synthesizable_since_it_does_not_hold_its_value.htm 修改后就没问题了
过后在重新看看吧
主要原因是要是用IF判断上升沿或下降沿则不能用ELSE否则会造成锁存器什么的（网速太慢不能用谷歌翻译）
