	component platform is
		port (
			clk_clk         : in std_logic                     := 'X';             -- clk
			filter_x_export : in std_logic_vector(15 downto 0) := (others => 'X'); -- export
			filter_y_export : in std_logic_vector(15 downto 0) := (others => 'X'); -- export
			filter_z_export : in std_logic_vector(15 downto 0) := (others => 'X'); -- export
			reset_reset_n   : in std_logic                     := 'X'              -- reset_n
		);
	end component platform;

