# RCC clock configuration and interrupt registers

**Source**: Page 9, Chunk 95  
**Category**: RCC clock configuration and interrupt registers  
**Chunk Index**: 95

---

8.7.22 RCC domain 3 kernel clock configuration register
(RCC_D3CCIPR) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 417
8.7.23 RCC clock source interrupt enable register (RCC_CIER) . . . . . . . . . . 420

---

**AI Reasoning**: The content is focused on specific RCC (Reset and Clock Control) registers related to clock configuration and interrupts, which are technical specifications of the microcontroller. Grouping these under 'specifications' makes them easily accessible for users looking for detailed register information.
