
Pro3E_RT_Mikrocotroller.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003978  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  08003a38  08003a38  00013a38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003a68  08003a68  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08003a68  08003a68  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003a68  08003a68  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003a68  08003a68  00013a68  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003a6c  08003a6c  00013a6c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08003a70  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000968  2000000c  08003a7c  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000974  08003a7c  00020974  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000eda1  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000020ab  00000000  00000000  0002edd5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000dd8  00000000  00000000  00030e80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000ce0  00000000  00000000  00031c58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001166e  00000000  00000000  00032938  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001021e  00000000  00000000  00043fa6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0006a116  00000000  00000000  000541c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000be2da  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003254  00000000  00000000  000be330  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08003a20 	.word	0x08003a20

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	08003a20 	.word	0x08003a20

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	b08e      	sub	sp, #56	; 0x38
 8000224:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000226:	f000 fc39 	bl	8000a9c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800022a:	f000 f841 	bl	80002b0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800022e:	f000 fa2b 	bl	8000688 <MX_GPIO_Init>
  MX_ADC_Init();
 8000232:	f000 f89b 	bl	800036c <MX_ADC_Init>
  MX_TIM1_Init();
 8000236:	f000 f975 	bl	8000524 <MX_TIM1_Init>
  MX_I2C1_Init();
 800023a:	f000 f8f3 	bl	8000424 <MX_I2C1_Init>
  MX_I2C2_Init();
 800023e:	f000 f931 	bl	80004a4 <MX_I2C2_Init>
  /* USER CODE BEGIN 2 */
  //init_vcnl4040();
  uint16_t pwm_value = 0;
 8000242:	232e      	movs	r3, #46	; 0x2e
 8000244:	18fb      	adds	r3, r7, r3
 8000246:	2200      	movs	r2, #0
 8000248:	801a      	strh	r2, [r3, #0]
  uint16_t step = 0;
 800024a:	232c      	movs	r3, #44	; 0x2c
 800024c:	18fb      	adds	r3, r7, r3
 800024e:	2200      	movs	r2, #0
 8000250:	801a      	strh	r2, [r3, #0]
  uint16_t prox = 0;
 8000252:	232a      	movs	r3, #42	; 0x2a
 8000254:	18fb      	adds	r3, r7, r3
 8000256:	2200      	movs	r2, #0
 8000258:	801a      	strh	r2, [r3, #0]
  int32_t CH1_DC = 0;
 800025a:	2300      	movs	r3, #0
 800025c:	627b      	str	r3, [r7, #36]	; 0x24
  char text[20];
  HAL_StatusTypeDef ret;
  uint8_t buf[12];

  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 800025e:	4b12      	ldr	r3, [pc, #72]	; (80002a8 <main+0x88>)
 8000260:	210c      	movs	r1, #12
 8000262:	0018      	movs	r0, r3
 8000264:	f002 fc46 	bl	8002af4 <HAL_TIM_PWM_Start>

  ssd1306_Init();
 8000268:	f003 fab0 	bl	80037cc <ssd1306_Init>
  ssd1306_SetDisplayOn(1);
 800026c:	2001      	movs	r0, #1
 800026e:	f003 fb85 	bl	800397c <ssd1306_SetDisplayOn>
  ssd1306_Fill(White);
 8000272:	2001      	movs	r0, #1
 8000274:	f003 fb18 	bl	80038a8 <ssd1306_Fill>


	  /*
	   * Testfunction for I2C-2 with Raspberry Pi Zero W
	   */
	  uint8_t cnt = 0;
 8000278:	1cfb      	adds	r3, r7, #3
 800027a:	2200      	movs	r2, #0
 800027c:	701a      	strb	r2, [r3, #0]
	  //snprintf(text, sizeof(text), "Test: %d", cnt++);
	  cnt++;
 800027e:	1cfb      	adds	r3, r7, #3
 8000280:	781b      	ldrb	r3, [r3, #0]
 8000282:	3301      	adds	r3, #1
 8000284:	b2da      	uxtb	r2, r3
 8000286:	1cfb      	adds	r3, r7, #3
 8000288:	701a      	strb	r2, [r3, #0]
	  while(1){
		  HAL_I2C_Master_Transmit(&hi2c2, RPZERO_ADDR, &cnt,1, HAL_MAX_DELAY);
 800028a:	2350      	movs	r3, #80	; 0x50
 800028c:	b299      	uxth	r1, r3
 800028e:	1cfa      	adds	r2, r7, #3
 8000290:	4806      	ldr	r0, [pc, #24]	; (80002ac <main+0x8c>)
 8000292:	2301      	movs	r3, #1
 8000294:	425b      	negs	r3, r3
 8000296:	9300      	str	r3, [sp, #0]
 8000298:	2301      	movs	r3, #1
 800029a:	f001 f995 	bl	80015c8 <HAL_I2C_Master_Transmit>
		  HAL_Delay(200);
 800029e:	20c8      	movs	r0, #200	; 0xc8
 80002a0:	f000 fc60 	bl	8000b64 <HAL_Delay>
		  HAL_I2C_Master_Transmit(&hi2c2, RPZERO_ADDR, &cnt,1, HAL_MAX_DELAY);
 80002a4:	e7f1      	b.n	800028a <main+0x6a>
 80002a6:	46c0      	nop			; (mov r8, r8)
 80002a8:	200008e8 	.word	0x200008e8
 80002ac:	2000089c 	.word	0x2000089c

080002b0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80002b0:	b590      	push	{r4, r7, lr}
 80002b2:	b097      	sub	sp, #92	; 0x5c
 80002b4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002b6:	2428      	movs	r4, #40	; 0x28
 80002b8:	193b      	adds	r3, r7, r4
 80002ba:	0018      	movs	r0, r3
 80002bc:	2330      	movs	r3, #48	; 0x30
 80002be:	001a      	movs	r2, r3
 80002c0:	2100      	movs	r1, #0
 80002c2:	f003 fba5 	bl	8003a10 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002c6:	2318      	movs	r3, #24
 80002c8:	18fb      	adds	r3, r7, r3
 80002ca:	0018      	movs	r0, r3
 80002cc:	2310      	movs	r3, #16
 80002ce:	001a      	movs	r2, r3
 80002d0:	2100      	movs	r1, #0
 80002d2:	f003 fb9d 	bl	8003a10 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80002d6:	1d3b      	adds	r3, r7, #4
 80002d8:	0018      	movs	r0, r3
 80002da:	2314      	movs	r3, #20
 80002dc:	001a      	movs	r2, r3
 80002de:	2100      	movs	r1, #0
 80002e0:	f003 fb96 	bl	8003a10 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI14;
 80002e4:	0021      	movs	r1, r4
 80002e6:	187b      	adds	r3, r7, r1
 80002e8:	2212      	movs	r2, #18
 80002ea:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80002ec:	187b      	adds	r3, r7, r1
 80002ee:	2201      	movs	r2, #1
 80002f0:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 80002f2:	187b      	adds	r3, r7, r1
 80002f4:	2201      	movs	r2, #1
 80002f6:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80002f8:	187b      	adds	r3, r7, r1
 80002fa:	2210      	movs	r2, #16
 80002fc:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
 80002fe:	187b      	adds	r3, r7, r1
 8000300:	2210      	movs	r2, #16
 8000302:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000304:	187b      	adds	r3, r7, r1
 8000306:	2200      	movs	r2, #0
 8000308:	621a      	str	r2, [r3, #32]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800030a:	187b      	adds	r3, r7, r1
 800030c:	0018      	movs	r0, r3
 800030e:	f001 fe19 	bl	8001f44 <HAL_RCC_OscConfig>
 8000312:	1e03      	subs	r3, r0, #0
 8000314:	d001      	beq.n	800031a <SystemClock_Config+0x6a>
  {
    Error_Handler();
 8000316:	f000 fa21 	bl	800075c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800031a:	2118      	movs	r1, #24
 800031c:	187b      	adds	r3, r7, r1
 800031e:	2207      	movs	r2, #7
 8000320:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000322:	187b      	adds	r3, r7, r1
 8000324:	2200      	movs	r2, #0
 8000326:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000328:	187b      	adds	r3, r7, r1
 800032a:	2200      	movs	r2, #0
 800032c:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800032e:	187b      	adds	r3, r7, r1
 8000330:	2200      	movs	r2, #0
 8000332:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000334:	187b      	adds	r3, r7, r1
 8000336:	2100      	movs	r1, #0
 8000338:	0018      	movs	r0, r3
 800033a:	f002 f921 	bl	8002580 <HAL_RCC_ClockConfig>
 800033e:	1e03      	subs	r3, r0, #0
 8000340:	d001      	beq.n	8000346 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000342:	f000 fa0b 	bl	800075c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000346:	1d3b      	adds	r3, r7, #4
 8000348:	2220      	movs	r2, #32
 800034a:	601a      	str	r2, [r3, #0]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 800034c:	1d3b      	adds	r3, r7, #4
 800034e:	2200      	movs	r2, #0
 8000350:	60da      	str	r2, [r3, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000352:	1d3b      	adds	r3, r7, #4
 8000354:	0018      	movs	r0, r3
 8000356:	f002 fa47 	bl	80027e8 <HAL_RCCEx_PeriphCLKConfig>
 800035a:	1e03      	subs	r3, r0, #0
 800035c:	d001      	beq.n	8000362 <SystemClock_Config+0xb2>
  {
    Error_Handler();
 800035e:	f000 f9fd 	bl	800075c <Error_Handler>
  }
}
 8000362:	46c0      	nop			; (mov r8, r8)
 8000364:	46bd      	mov	sp, r7
 8000366:	b017      	add	sp, #92	; 0x5c
 8000368:	bd90      	pop	{r4, r7, pc}
	...

0800036c <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 800036c:	b580      	push	{r7, lr}
 800036e:	b084      	sub	sp, #16
 8000370:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000372:	1d3b      	adds	r3, r7, #4
 8000374:	0018      	movs	r0, r3
 8000376:	230c      	movs	r3, #12
 8000378:	001a      	movs	r2, r3
 800037a:	2100      	movs	r1, #0
 800037c:	f003 fb48 	bl	8003a10 <memset>
  /* USER CODE BEGIN ADC_Init 1 */

  /* USER CODE END ADC_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 8000380:	4b26      	ldr	r3, [pc, #152]	; (800041c <MX_ADC_Init+0xb0>)
 8000382:	4a27      	ldr	r2, [pc, #156]	; (8000420 <MX_ADC_Init+0xb4>)
 8000384:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000386:	4b25      	ldr	r3, [pc, #148]	; (800041c <MX_ADC_Init+0xb0>)
 8000388:	2200      	movs	r2, #0
 800038a:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 800038c:	4b23      	ldr	r3, [pc, #140]	; (800041c <MX_ADC_Init+0xb0>)
 800038e:	2200      	movs	r2, #0
 8000390:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000392:	4b22      	ldr	r3, [pc, #136]	; (800041c <MX_ADC_Init+0xb0>)
 8000394:	2200      	movs	r2, #0
 8000396:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8000398:	4b20      	ldr	r3, [pc, #128]	; (800041c <MX_ADC_Init+0xb0>)
 800039a:	2201      	movs	r2, #1
 800039c:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800039e:	4b1f      	ldr	r3, [pc, #124]	; (800041c <MX_ADC_Init+0xb0>)
 80003a0:	2204      	movs	r2, #4
 80003a2:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 80003a4:	4b1d      	ldr	r3, [pc, #116]	; (800041c <MX_ADC_Init+0xb0>)
 80003a6:	2200      	movs	r2, #0
 80003a8:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 80003aa:	4b1c      	ldr	r3, [pc, #112]	; (800041c <MX_ADC_Init+0xb0>)
 80003ac:	2200      	movs	r2, #0
 80003ae:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = DISABLE;
 80003b0:	4b1a      	ldr	r3, [pc, #104]	; (800041c <MX_ADC_Init+0xb0>)
 80003b2:	2200      	movs	r2, #0
 80003b4:	769a      	strb	r2, [r3, #26]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 80003b6:	4b19      	ldr	r3, [pc, #100]	; (800041c <MX_ADC_Init+0xb0>)
 80003b8:	2200      	movs	r2, #0
 80003ba:	76da      	strb	r2, [r3, #27]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80003bc:	4b17      	ldr	r3, [pc, #92]	; (800041c <MX_ADC_Init+0xb0>)
 80003be:	22c2      	movs	r2, #194	; 0xc2
 80003c0:	32ff      	adds	r2, #255	; 0xff
 80003c2:	61da      	str	r2, [r3, #28]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80003c4:	4b15      	ldr	r3, [pc, #84]	; (800041c <MX_ADC_Init+0xb0>)
 80003c6:	2200      	movs	r2, #0
 80003c8:	621a      	str	r2, [r3, #32]
  hadc.Init.DMAContinuousRequests = DISABLE;
 80003ca:	4b14      	ldr	r3, [pc, #80]	; (800041c <MX_ADC_Init+0xb0>)
 80003cc:	2224      	movs	r2, #36	; 0x24
 80003ce:	2100      	movs	r1, #0
 80003d0:	5499      	strb	r1, [r3, r2]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80003d2:	4b12      	ldr	r3, [pc, #72]	; (800041c <MX_ADC_Init+0xb0>)
 80003d4:	2201      	movs	r2, #1
 80003d6:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 80003d8:	4b10      	ldr	r3, [pc, #64]	; (800041c <MX_ADC_Init+0xb0>)
 80003da:	0018      	movs	r0, r3
 80003dc:	f000 fbe6 	bl	8000bac <HAL_ADC_Init>
 80003e0:	1e03      	subs	r3, r0, #0
 80003e2:	d001      	beq.n	80003e8 <MX_ADC_Init+0x7c>
  {
    Error_Handler();
 80003e4:	f000 f9ba 	bl	800075c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80003e8:	1d3b      	adds	r3, r7, #4
 80003ea:	2200      	movs	r2, #0
 80003ec:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 80003ee:	1d3b      	adds	r3, r7, #4
 80003f0:	2280      	movs	r2, #128	; 0x80
 80003f2:	0152      	lsls	r2, r2, #5
 80003f4:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80003f6:	1d3b      	adds	r3, r7, #4
 80003f8:	2280      	movs	r2, #128	; 0x80
 80003fa:	0552      	lsls	r2, r2, #21
 80003fc:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80003fe:	1d3a      	adds	r2, r7, #4
 8000400:	4b06      	ldr	r3, [pc, #24]	; (800041c <MX_ADC_Init+0xb0>)
 8000402:	0011      	movs	r1, r2
 8000404:	0018      	movs	r0, r3
 8000406:	f000 fd11 	bl	8000e2c <HAL_ADC_ConfigChannel>
 800040a:	1e03      	subs	r3, r0, #0
 800040c:	d001      	beq.n	8000412 <MX_ADC_Init+0xa6>
  {
    Error_Handler();
 800040e:	f000 f9a5 	bl	800075c <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 8000412:	46c0      	nop			; (mov r8, r8)
 8000414:	46bd      	mov	sp, r7
 8000416:	b004      	add	sp, #16
 8000418:	bd80      	pop	{r7, pc}
 800041a:	46c0      	nop			; (mov r8, r8)
 800041c:	20000930 	.word	0x20000930
 8000420:	40012400 	.word	0x40012400

08000424 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000424:	b580      	push	{r7, lr}
 8000426:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000428:	4b1b      	ldr	r3, [pc, #108]	; (8000498 <MX_I2C1_Init+0x74>)
 800042a:	4a1c      	ldr	r2, [pc, #112]	; (800049c <MX_I2C1_Init+0x78>)
 800042c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 800042e:	4b1a      	ldr	r3, [pc, #104]	; (8000498 <MX_I2C1_Init+0x74>)
 8000430:	4a1b      	ldr	r2, [pc, #108]	; (80004a0 <MX_I2C1_Init+0x7c>)
 8000432:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000434:	4b18      	ldr	r3, [pc, #96]	; (8000498 <MX_I2C1_Init+0x74>)
 8000436:	2200      	movs	r2, #0
 8000438:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800043a:	4b17      	ldr	r3, [pc, #92]	; (8000498 <MX_I2C1_Init+0x74>)
 800043c:	2201      	movs	r2, #1
 800043e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000440:	4b15      	ldr	r3, [pc, #84]	; (8000498 <MX_I2C1_Init+0x74>)
 8000442:	2200      	movs	r2, #0
 8000444:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000446:	4b14      	ldr	r3, [pc, #80]	; (8000498 <MX_I2C1_Init+0x74>)
 8000448:	2200      	movs	r2, #0
 800044a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800044c:	4b12      	ldr	r3, [pc, #72]	; (8000498 <MX_I2C1_Init+0x74>)
 800044e:	2200      	movs	r2, #0
 8000450:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000452:	4b11      	ldr	r3, [pc, #68]	; (8000498 <MX_I2C1_Init+0x74>)
 8000454:	2200      	movs	r2, #0
 8000456:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000458:	4b0f      	ldr	r3, [pc, #60]	; (8000498 <MX_I2C1_Init+0x74>)
 800045a:	2200      	movs	r2, #0
 800045c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800045e:	4b0e      	ldr	r3, [pc, #56]	; (8000498 <MX_I2C1_Init+0x74>)
 8000460:	0018      	movs	r0, r3
 8000462:	f001 f81b 	bl	800149c <HAL_I2C_Init>
 8000466:	1e03      	subs	r3, r0, #0
 8000468:	d001      	beq.n	800046e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800046a:	f000 f977 	bl	800075c <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800046e:	4b0a      	ldr	r3, [pc, #40]	; (8000498 <MX_I2C1_Init+0x74>)
 8000470:	2100      	movs	r1, #0
 8000472:	0018      	movs	r0, r3
 8000474:	f001 fcce 	bl	8001e14 <HAL_I2CEx_ConfigAnalogFilter>
 8000478:	1e03      	subs	r3, r0, #0
 800047a:	d001      	beq.n	8000480 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800047c:	f000 f96e 	bl	800075c <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000480:	4b05      	ldr	r3, [pc, #20]	; (8000498 <MX_I2C1_Init+0x74>)
 8000482:	2100      	movs	r1, #0
 8000484:	0018      	movs	r0, r3
 8000486:	f001 fd11 	bl	8001eac <HAL_I2CEx_ConfigDigitalFilter>
 800048a:	1e03      	subs	r3, r0, #0
 800048c:	d001      	beq.n	8000492 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800048e:	f000 f965 	bl	800075c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000492:	46c0      	nop			; (mov r8, r8)
 8000494:	46bd      	mov	sp, r7
 8000496:	bd80      	pop	{r7, pc}
 8000498:	20000850 	.word	0x20000850
 800049c:	40005400 	.word	0x40005400
 80004a0:	2000090e 	.word	0x2000090e

080004a4 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80004a4:	b580      	push	{r7, lr}
 80004a6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80004a8:	4b1b      	ldr	r3, [pc, #108]	; (8000518 <MX_I2C2_Init+0x74>)
 80004aa:	4a1c      	ldr	r2, [pc, #112]	; (800051c <MX_I2C2_Init+0x78>)
 80004ac:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x0000020B;
 80004ae:	4b1a      	ldr	r3, [pc, #104]	; (8000518 <MX_I2C2_Init+0x74>)
 80004b0:	4a1b      	ldr	r2, [pc, #108]	; (8000520 <MX_I2C2_Init+0x7c>)
 80004b2:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 80004b4:	4b18      	ldr	r3, [pc, #96]	; (8000518 <MX_I2C2_Init+0x74>)
 80004b6:	2200      	movs	r2, #0
 80004b8:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80004ba:	4b17      	ldr	r3, [pc, #92]	; (8000518 <MX_I2C2_Init+0x74>)
 80004bc:	2201      	movs	r2, #1
 80004be:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80004c0:	4b15      	ldr	r3, [pc, #84]	; (8000518 <MX_I2C2_Init+0x74>)
 80004c2:	2200      	movs	r2, #0
 80004c4:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 80004c6:	4b14      	ldr	r3, [pc, #80]	; (8000518 <MX_I2C2_Init+0x74>)
 80004c8:	2200      	movs	r2, #0
 80004ca:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80004cc:	4b12      	ldr	r3, [pc, #72]	; (8000518 <MX_I2C2_Init+0x74>)
 80004ce:	2200      	movs	r2, #0
 80004d0:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80004d2:	4b11      	ldr	r3, [pc, #68]	; (8000518 <MX_I2C2_Init+0x74>)
 80004d4:	2200      	movs	r2, #0
 80004d6:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80004d8:	4b0f      	ldr	r3, [pc, #60]	; (8000518 <MX_I2C2_Init+0x74>)
 80004da:	2200      	movs	r2, #0
 80004dc:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80004de:	4b0e      	ldr	r3, [pc, #56]	; (8000518 <MX_I2C2_Init+0x74>)
 80004e0:	0018      	movs	r0, r3
 80004e2:	f000 ffdb 	bl	800149c <HAL_I2C_Init>
 80004e6:	1e03      	subs	r3, r0, #0
 80004e8:	d001      	beq.n	80004ee <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 80004ea:	f000 f937 	bl	800075c <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80004ee:	4b0a      	ldr	r3, [pc, #40]	; (8000518 <MX_I2C2_Init+0x74>)
 80004f0:	2100      	movs	r1, #0
 80004f2:	0018      	movs	r0, r3
 80004f4:	f001 fc8e 	bl	8001e14 <HAL_I2CEx_ConfigAnalogFilter>
 80004f8:	1e03      	subs	r3, r0, #0
 80004fa:	d001      	beq.n	8000500 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 80004fc:	f000 f92e 	bl	800075c <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8000500:	4b05      	ldr	r3, [pc, #20]	; (8000518 <MX_I2C2_Init+0x74>)
 8000502:	2100      	movs	r1, #0
 8000504:	0018      	movs	r0, r3
 8000506:	f001 fcd1 	bl	8001eac <HAL_I2CEx_ConfigDigitalFilter>
 800050a:	1e03      	subs	r3, r0, #0
 800050c:	d001      	beq.n	8000512 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 800050e:	f000 f925 	bl	800075c <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000512:	46c0      	nop			; (mov r8, r8)
 8000514:	46bd      	mov	sp, r7
 8000516:	bd80      	pop	{r7, pc}
 8000518:	2000089c 	.word	0x2000089c
 800051c:	40005800 	.word	0x40005800
 8000520:	0000020b 	.word	0x0000020b

08000524 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000524:	b580      	push	{r7, lr}
 8000526:	b096      	sub	sp, #88	; 0x58
 8000528:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800052a:	2348      	movs	r3, #72	; 0x48
 800052c:	18fb      	adds	r3, r7, r3
 800052e:	0018      	movs	r0, r3
 8000530:	2310      	movs	r3, #16
 8000532:	001a      	movs	r2, r3
 8000534:	2100      	movs	r1, #0
 8000536:	f003 fa6b 	bl	8003a10 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800053a:	2340      	movs	r3, #64	; 0x40
 800053c:	18fb      	adds	r3, r7, r3
 800053e:	0018      	movs	r0, r3
 8000540:	2308      	movs	r3, #8
 8000542:	001a      	movs	r2, r3
 8000544:	2100      	movs	r1, #0
 8000546:	f003 fa63 	bl	8003a10 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 800054a:	2324      	movs	r3, #36	; 0x24
 800054c:	18fb      	adds	r3, r7, r3
 800054e:	0018      	movs	r0, r3
 8000550:	231c      	movs	r3, #28
 8000552:	001a      	movs	r2, r3
 8000554:	2100      	movs	r1, #0
 8000556:	f003 fa5b 	bl	8003a10 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800055a:	1d3b      	adds	r3, r7, #4
 800055c:	0018      	movs	r0, r3
 800055e:	2320      	movs	r3, #32
 8000560:	001a      	movs	r2, r3
 8000562:	2100      	movs	r1, #0
 8000564:	f003 fa54 	bl	8003a10 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000568:	4b45      	ldr	r3, [pc, #276]	; (8000680 <MX_TIM1_Init+0x15c>)
 800056a:	4a46      	ldr	r2, [pc, #280]	; (8000684 <MX_TIM1_Init+0x160>)
 800056c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800056e:	4b44      	ldr	r3, [pc, #272]	; (8000680 <MX_TIM1_Init+0x15c>)
 8000570:	2200      	movs	r2, #0
 8000572:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000574:	4b42      	ldr	r3, [pc, #264]	; (8000680 <MX_TIM1_Init+0x15c>)
 8000576:	2200      	movs	r2, #0
 8000578:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000;
 800057a:	4b41      	ldr	r3, [pc, #260]	; (8000680 <MX_TIM1_Init+0x15c>)
 800057c:	22fa      	movs	r2, #250	; 0xfa
 800057e:	0092      	lsls	r2, r2, #2
 8000580:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000582:	4b3f      	ldr	r3, [pc, #252]	; (8000680 <MX_TIM1_Init+0x15c>)
 8000584:	2200      	movs	r2, #0
 8000586:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000588:	4b3d      	ldr	r3, [pc, #244]	; (8000680 <MX_TIM1_Init+0x15c>)
 800058a:	2200      	movs	r2, #0
 800058c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800058e:	4b3c      	ldr	r3, [pc, #240]	; (8000680 <MX_TIM1_Init+0x15c>)
 8000590:	2280      	movs	r2, #128	; 0x80
 8000592:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000594:	4b3a      	ldr	r3, [pc, #232]	; (8000680 <MX_TIM1_Init+0x15c>)
 8000596:	0018      	movs	r0, r3
 8000598:	f002 fa04 	bl	80029a4 <HAL_TIM_Base_Init>
 800059c:	1e03      	subs	r3, r0, #0
 800059e:	d001      	beq.n	80005a4 <MX_TIM1_Init+0x80>
  {
    Error_Handler();
 80005a0:	f000 f8dc 	bl	800075c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80005a4:	2148      	movs	r1, #72	; 0x48
 80005a6:	187b      	adds	r3, r7, r1
 80005a8:	2280      	movs	r2, #128	; 0x80
 80005aa:	0152      	lsls	r2, r2, #5
 80005ac:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80005ae:	187a      	adds	r2, r7, r1
 80005b0:	4b33      	ldr	r3, [pc, #204]	; (8000680 <MX_TIM1_Init+0x15c>)
 80005b2:	0011      	movs	r1, r2
 80005b4:	0018      	movs	r0, r3
 80005b6:	f002 fc15 	bl	8002de4 <HAL_TIM_ConfigClockSource>
 80005ba:	1e03      	subs	r3, r0, #0
 80005bc:	d001      	beq.n	80005c2 <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 80005be:	f000 f8cd 	bl	800075c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80005c2:	4b2f      	ldr	r3, [pc, #188]	; (8000680 <MX_TIM1_Init+0x15c>)
 80005c4:	0018      	movs	r0, r3
 80005c6:	f002 fa3d 	bl	8002a44 <HAL_TIM_PWM_Init>
 80005ca:	1e03      	subs	r3, r0, #0
 80005cc:	d001      	beq.n	80005d2 <MX_TIM1_Init+0xae>
  {
    Error_Handler();
 80005ce:	f000 f8c5 	bl	800075c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80005d2:	2140      	movs	r1, #64	; 0x40
 80005d4:	187b      	adds	r3, r7, r1
 80005d6:	2200      	movs	r2, #0
 80005d8:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80005da:	187b      	adds	r3, r7, r1
 80005dc:	2200      	movs	r2, #0
 80005de:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80005e0:	187a      	adds	r2, r7, r1
 80005e2:	4b27      	ldr	r3, [pc, #156]	; (8000680 <MX_TIM1_Init+0x15c>)
 80005e4:	0011      	movs	r1, r2
 80005e6:	0018      	movs	r0, r3
 80005e8:	f003 f800 	bl	80035ec <HAL_TIMEx_MasterConfigSynchronization>
 80005ec:	1e03      	subs	r3, r0, #0
 80005ee:	d001      	beq.n	80005f4 <MX_TIM1_Init+0xd0>
  {
    Error_Handler();
 80005f0:	f000 f8b4 	bl	800075c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80005f4:	2124      	movs	r1, #36	; 0x24
 80005f6:	187b      	adds	r3, r7, r1
 80005f8:	2260      	movs	r2, #96	; 0x60
 80005fa:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 80005fc:	187b      	adds	r3, r7, r1
 80005fe:	2200      	movs	r2, #0
 8000600:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000602:	187b      	adds	r3, r7, r1
 8000604:	2200      	movs	r2, #0
 8000606:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000608:	187b      	adds	r3, r7, r1
 800060a:	2200      	movs	r2, #0
 800060c:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800060e:	187b      	adds	r3, r7, r1
 8000610:	2200      	movs	r2, #0
 8000612:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000614:	187b      	adds	r3, r7, r1
 8000616:	2200      	movs	r2, #0
 8000618:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800061a:	1879      	adds	r1, r7, r1
 800061c:	4b18      	ldr	r3, [pc, #96]	; (8000680 <MX_TIM1_Init+0x15c>)
 800061e:	220c      	movs	r2, #12
 8000620:	0018      	movs	r0, r3
 8000622:	f002 fb19 	bl	8002c58 <HAL_TIM_PWM_ConfigChannel>
 8000626:	1e03      	subs	r3, r0, #0
 8000628:	d001      	beq.n	800062e <MX_TIM1_Init+0x10a>
  {
    Error_Handler();
 800062a:	f000 f897 	bl	800075c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800062e:	1d3b      	adds	r3, r7, #4
 8000630:	2200      	movs	r2, #0
 8000632:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000634:	1d3b      	adds	r3, r7, #4
 8000636:	2200      	movs	r2, #0
 8000638:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800063a:	1d3b      	adds	r3, r7, #4
 800063c:	2200      	movs	r2, #0
 800063e:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000640:	1d3b      	adds	r3, r7, #4
 8000642:	2200      	movs	r2, #0
 8000644:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000646:	1d3b      	adds	r3, r7, #4
 8000648:	2200      	movs	r2, #0
 800064a:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800064c:	1d3b      	adds	r3, r7, #4
 800064e:	2280      	movs	r2, #128	; 0x80
 8000650:	0192      	lsls	r2, r2, #6
 8000652:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000654:	1d3b      	adds	r3, r7, #4
 8000656:	2200      	movs	r2, #0
 8000658:	61da      	str	r2, [r3, #28]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800065a:	1d3a      	adds	r2, r7, #4
 800065c:	4b08      	ldr	r3, [pc, #32]	; (8000680 <MX_TIM1_Init+0x15c>)
 800065e:	0011      	movs	r1, r2
 8000660:	0018      	movs	r0, r3
 8000662:	f003 f81b 	bl	800369c <HAL_TIMEx_ConfigBreakDeadTime>
 8000666:	1e03      	subs	r3, r0, #0
 8000668:	d001      	beq.n	800066e <MX_TIM1_Init+0x14a>
  {
    Error_Handler();
 800066a:	f000 f877 	bl	800075c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800066e:	4b04      	ldr	r3, [pc, #16]	; (8000680 <MX_TIM1_Init+0x15c>)
 8000670:	0018      	movs	r0, r3
 8000672:	f000 f98d 	bl	8000990 <HAL_TIM_MspPostInit>

}
 8000676:	46c0      	nop			; (mov r8, r8)
 8000678:	46bd      	mov	sp, r7
 800067a:	b016      	add	sp, #88	; 0x58
 800067c:	bd80      	pop	{r7, pc}
 800067e:	46c0      	nop			; (mov r8, r8)
 8000680:	200008e8 	.word	0x200008e8
 8000684:	40012c00 	.word	0x40012c00

08000688 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000688:	b590      	push	{r4, r7, lr}
 800068a:	b089      	sub	sp, #36	; 0x24
 800068c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800068e:	240c      	movs	r4, #12
 8000690:	193b      	adds	r3, r7, r4
 8000692:	0018      	movs	r0, r3
 8000694:	2314      	movs	r3, #20
 8000696:	001a      	movs	r2, r3
 8000698:	2100      	movs	r1, #0
 800069a:	f003 f9b9 	bl	8003a10 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800069e:	4b2b      	ldr	r3, [pc, #172]	; (800074c <MX_GPIO_Init+0xc4>)
 80006a0:	695a      	ldr	r2, [r3, #20]
 80006a2:	4b2a      	ldr	r3, [pc, #168]	; (800074c <MX_GPIO_Init+0xc4>)
 80006a4:	2180      	movs	r1, #128	; 0x80
 80006a6:	0309      	lsls	r1, r1, #12
 80006a8:	430a      	orrs	r2, r1
 80006aa:	615a      	str	r2, [r3, #20]
 80006ac:	4b27      	ldr	r3, [pc, #156]	; (800074c <MX_GPIO_Init+0xc4>)
 80006ae:	695a      	ldr	r2, [r3, #20]
 80006b0:	2380      	movs	r3, #128	; 0x80
 80006b2:	031b      	lsls	r3, r3, #12
 80006b4:	4013      	ands	r3, r2
 80006b6:	60bb      	str	r3, [r7, #8]
 80006b8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006ba:	4b24      	ldr	r3, [pc, #144]	; (800074c <MX_GPIO_Init+0xc4>)
 80006bc:	695a      	ldr	r2, [r3, #20]
 80006be:	4b23      	ldr	r3, [pc, #140]	; (800074c <MX_GPIO_Init+0xc4>)
 80006c0:	2180      	movs	r1, #128	; 0x80
 80006c2:	0289      	lsls	r1, r1, #10
 80006c4:	430a      	orrs	r2, r1
 80006c6:	615a      	str	r2, [r3, #20]
 80006c8:	4b20      	ldr	r3, [pc, #128]	; (800074c <MX_GPIO_Init+0xc4>)
 80006ca:	695a      	ldr	r2, [r3, #20]
 80006cc:	2380      	movs	r3, #128	; 0x80
 80006ce:	029b      	lsls	r3, r3, #10
 80006d0:	4013      	ands	r3, r2
 80006d2:	607b      	str	r3, [r7, #4]
 80006d4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80006d6:	4b1d      	ldr	r3, [pc, #116]	; (800074c <MX_GPIO_Init+0xc4>)
 80006d8:	695a      	ldr	r2, [r3, #20]
 80006da:	4b1c      	ldr	r3, [pc, #112]	; (800074c <MX_GPIO_Init+0xc4>)
 80006dc:	2180      	movs	r1, #128	; 0x80
 80006de:	02c9      	lsls	r1, r1, #11
 80006e0:	430a      	orrs	r2, r1
 80006e2:	615a      	str	r2, [r3, #20]
 80006e4:	4b19      	ldr	r3, [pc, #100]	; (800074c <MX_GPIO_Init+0xc4>)
 80006e6:	695a      	ldr	r2, [r3, #20]
 80006e8:	2380      	movs	r3, #128	; 0x80
 80006ea:	02db      	lsls	r3, r3, #11
 80006ec:	4013      	ands	r3, r2
 80006ee:	603b      	str	r3, [r7, #0]
 80006f0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_11, GPIO_PIN_RESET);
 80006f2:	4917      	ldr	r1, [pc, #92]	; (8000750 <MX_GPIO_Init+0xc8>)
 80006f4:	4b17      	ldr	r3, [pc, #92]	; (8000754 <MX_GPIO_Init+0xcc>)
 80006f6:	2200      	movs	r2, #0
 80006f8:	0018      	movs	r0, r3
 80006fa:	f000 feb1 	bl	8001460 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC0 PC1 PC2 PC3
                           PC4 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 80006fe:	193b      	adds	r3, r7, r4
 8000700:	221f      	movs	r2, #31
 8000702:	601a      	str	r2, [r3, #0]
                          |GPIO_PIN_4;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000704:	193b      	adds	r3, r7, r4
 8000706:	2200      	movs	r2, #0
 8000708:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800070a:	193b      	adds	r3, r7, r4
 800070c:	2200      	movs	r2, #0
 800070e:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000710:	193b      	adds	r3, r7, r4
 8000712:	4a11      	ldr	r2, [pc, #68]	; (8000758 <MX_GPIO_Init+0xd0>)
 8000714:	0019      	movs	r1, r3
 8000716:	0010      	movs	r0, r2
 8000718:	f000 fd32 	bl	8001180 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 PB11 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_11;
 800071c:	0021      	movs	r1, r4
 800071e:	187b      	adds	r3, r7, r1
 8000720:	4a0b      	ldr	r2, [pc, #44]	; (8000750 <MX_GPIO_Init+0xc8>)
 8000722:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000724:	187b      	adds	r3, r7, r1
 8000726:	2201      	movs	r2, #1
 8000728:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800072a:	187b      	adds	r3, r7, r1
 800072c:	2200      	movs	r2, #0
 800072e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000730:	187b      	adds	r3, r7, r1
 8000732:	2200      	movs	r2, #0
 8000734:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000736:	187b      	adds	r3, r7, r1
 8000738:	4a06      	ldr	r2, [pc, #24]	; (8000754 <MX_GPIO_Init+0xcc>)
 800073a:	0019      	movs	r1, r3
 800073c:	0010      	movs	r0, r2
 800073e:	f000 fd1f 	bl	8001180 <HAL_GPIO_Init>

}
 8000742:	46c0      	nop			; (mov r8, r8)
 8000744:	46bd      	mov	sp, r7
 8000746:	b009      	add	sp, #36	; 0x24
 8000748:	bd90      	pop	{r4, r7, pc}
 800074a:	46c0      	nop			; (mov r8, r8)
 800074c:	40021000 	.word	0x40021000
 8000750:	00000807 	.word	0x00000807
 8000754:	48000400 	.word	0x48000400
 8000758:	48000800 	.word	0x48000800

0800075c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800075c:	b580      	push	{r7, lr}
 800075e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000760:	b672      	cpsid	i
}
 8000762:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000764:	e7fe      	b.n	8000764 <Error_Handler+0x8>
	...

08000768 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000768:	b580      	push	{r7, lr}
 800076a:	b082      	sub	sp, #8
 800076c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800076e:	4b0f      	ldr	r3, [pc, #60]	; (80007ac <HAL_MspInit+0x44>)
 8000770:	699a      	ldr	r2, [r3, #24]
 8000772:	4b0e      	ldr	r3, [pc, #56]	; (80007ac <HAL_MspInit+0x44>)
 8000774:	2101      	movs	r1, #1
 8000776:	430a      	orrs	r2, r1
 8000778:	619a      	str	r2, [r3, #24]
 800077a:	4b0c      	ldr	r3, [pc, #48]	; (80007ac <HAL_MspInit+0x44>)
 800077c:	699b      	ldr	r3, [r3, #24]
 800077e:	2201      	movs	r2, #1
 8000780:	4013      	ands	r3, r2
 8000782:	607b      	str	r3, [r7, #4]
 8000784:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000786:	4b09      	ldr	r3, [pc, #36]	; (80007ac <HAL_MspInit+0x44>)
 8000788:	69da      	ldr	r2, [r3, #28]
 800078a:	4b08      	ldr	r3, [pc, #32]	; (80007ac <HAL_MspInit+0x44>)
 800078c:	2180      	movs	r1, #128	; 0x80
 800078e:	0549      	lsls	r1, r1, #21
 8000790:	430a      	orrs	r2, r1
 8000792:	61da      	str	r2, [r3, #28]
 8000794:	4b05      	ldr	r3, [pc, #20]	; (80007ac <HAL_MspInit+0x44>)
 8000796:	69da      	ldr	r2, [r3, #28]
 8000798:	2380      	movs	r3, #128	; 0x80
 800079a:	055b      	lsls	r3, r3, #21
 800079c:	4013      	ands	r3, r2
 800079e:	603b      	str	r3, [r7, #0]
 80007a0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80007a2:	46c0      	nop			; (mov r8, r8)
 80007a4:	46bd      	mov	sp, r7
 80007a6:	b002      	add	sp, #8
 80007a8:	bd80      	pop	{r7, pc}
 80007aa:	46c0      	nop			; (mov r8, r8)
 80007ac:	40021000 	.word	0x40021000

080007b0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80007b0:	b590      	push	{r4, r7, lr}
 80007b2:	b08b      	sub	sp, #44	; 0x2c
 80007b4:	af00      	add	r7, sp, #0
 80007b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007b8:	2414      	movs	r4, #20
 80007ba:	193b      	adds	r3, r7, r4
 80007bc:	0018      	movs	r0, r3
 80007be:	2314      	movs	r3, #20
 80007c0:	001a      	movs	r2, r3
 80007c2:	2100      	movs	r1, #0
 80007c4:	f003 f924 	bl	8003a10 <memset>
  if(hadc->Instance==ADC1)
 80007c8:	687b      	ldr	r3, [r7, #4]
 80007ca:	681b      	ldr	r3, [r3, #0]
 80007cc:	4a19      	ldr	r2, [pc, #100]	; (8000834 <HAL_ADC_MspInit+0x84>)
 80007ce:	4293      	cmp	r3, r2
 80007d0:	d12b      	bne.n	800082a <HAL_ADC_MspInit+0x7a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80007d2:	4b19      	ldr	r3, [pc, #100]	; (8000838 <HAL_ADC_MspInit+0x88>)
 80007d4:	699a      	ldr	r2, [r3, #24]
 80007d6:	4b18      	ldr	r3, [pc, #96]	; (8000838 <HAL_ADC_MspInit+0x88>)
 80007d8:	2180      	movs	r1, #128	; 0x80
 80007da:	0089      	lsls	r1, r1, #2
 80007dc:	430a      	orrs	r2, r1
 80007de:	619a      	str	r2, [r3, #24]
 80007e0:	4b15      	ldr	r3, [pc, #84]	; (8000838 <HAL_ADC_MspInit+0x88>)
 80007e2:	699a      	ldr	r2, [r3, #24]
 80007e4:	2380      	movs	r3, #128	; 0x80
 80007e6:	009b      	lsls	r3, r3, #2
 80007e8:	4013      	ands	r3, r2
 80007ea:	613b      	str	r3, [r7, #16]
 80007ec:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80007ee:	4b12      	ldr	r3, [pc, #72]	; (8000838 <HAL_ADC_MspInit+0x88>)
 80007f0:	695a      	ldr	r2, [r3, #20]
 80007f2:	4b11      	ldr	r3, [pc, #68]	; (8000838 <HAL_ADC_MspInit+0x88>)
 80007f4:	2180      	movs	r1, #128	; 0x80
 80007f6:	0289      	lsls	r1, r1, #10
 80007f8:	430a      	orrs	r2, r1
 80007fa:	615a      	str	r2, [r3, #20]
 80007fc:	4b0e      	ldr	r3, [pc, #56]	; (8000838 <HAL_ADC_MspInit+0x88>)
 80007fe:	695a      	ldr	r2, [r3, #20]
 8000800:	2380      	movs	r3, #128	; 0x80
 8000802:	029b      	lsls	r3, r3, #10
 8000804:	4013      	ands	r3, r2
 8000806:	60fb      	str	r3, [r7, #12]
 8000808:	68fb      	ldr	r3, [r7, #12]
    /**ADC GPIO Configuration
    PA0     ------> ADC_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800080a:	193b      	adds	r3, r7, r4
 800080c:	2201      	movs	r2, #1
 800080e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000810:	193b      	adds	r3, r7, r4
 8000812:	2203      	movs	r2, #3
 8000814:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000816:	193b      	adds	r3, r7, r4
 8000818:	2200      	movs	r2, #0
 800081a:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800081c:	193a      	adds	r2, r7, r4
 800081e:	2390      	movs	r3, #144	; 0x90
 8000820:	05db      	lsls	r3, r3, #23
 8000822:	0011      	movs	r1, r2
 8000824:	0018      	movs	r0, r3
 8000826:	f000 fcab 	bl	8001180 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800082a:	46c0      	nop			; (mov r8, r8)
 800082c:	46bd      	mov	sp, r7
 800082e:	b00b      	add	sp, #44	; 0x2c
 8000830:	bd90      	pop	{r4, r7, pc}
 8000832:	46c0      	nop			; (mov r8, r8)
 8000834:	40012400 	.word	0x40012400
 8000838:	40021000 	.word	0x40021000

0800083c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800083c:	b590      	push	{r4, r7, lr}
 800083e:	b08d      	sub	sp, #52	; 0x34
 8000840:	af00      	add	r7, sp, #0
 8000842:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000844:	241c      	movs	r4, #28
 8000846:	193b      	adds	r3, r7, r4
 8000848:	0018      	movs	r0, r3
 800084a:	2314      	movs	r3, #20
 800084c:	001a      	movs	r2, r3
 800084e:	2100      	movs	r1, #0
 8000850:	f003 f8de 	bl	8003a10 <memset>
  if(hi2c->Instance==I2C1)
 8000854:	687b      	ldr	r3, [r7, #4]
 8000856:	681b      	ldr	r3, [r3, #0]
 8000858:	4a39      	ldr	r2, [pc, #228]	; (8000940 <HAL_I2C_MspInit+0x104>)
 800085a:	4293      	cmp	r3, r2
 800085c:	d133      	bne.n	80008c6 <HAL_I2C_MspInit+0x8a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800085e:	4b39      	ldr	r3, [pc, #228]	; (8000944 <HAL_I2C_MspInit+0x108>)
 8000860:	695a      	ldr	r2, [r3, #20]
 8000862:	4b38      	ldr	r3, [pc, #224]	; (8000944 <HAL_I2C_MspInit+0x108>)
 8000864:	2180      	movs	r1, #128	; 0x80
 8000866:	02c9      	lsls	r1, r1, #11
 8000868:	430a      	orrs	r2, r1
 800086a:	615a      	str	r2, [r3, #20]
 800086c:	4b35      	ldr	r3, [pc, #212]	; (8000944 <HAL_I2C_MspInit+0x108>)
 800086e:	695a      	ldr	r2, [r3, #20]
 8000870:	2380      	movs	r3, #128	; 0x80
 8000872:	02db      	lsls	r3, r3, #11
 8000874:	4013      	ands	r3, r2
 8000876:	61bb      	str	r3, [r7, #24]
 8000878:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800087a:	193b      	adds	r3, r7, r4
 800087c:	22c0      	movs	r2, #192	; 0xc0
 800087e:	0092      	lsls	r2, r2, #2
 8000880:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000882:	0021      	movs	r1, r4
 8000884:	187b      	adds	r3, r7, r1
 8000886:	2212      	movs	r2, #18
 8000888:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800088a:	187b      	adds	r3, r7, r1
 800088c:	2201      	movs	r2, #1
 800088e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000890:	187b      	adds	r3, r7, r1
 8000892:	2203      	movs	r2, #3
 8000894:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 8000896:	187b      	adds	r3, r7, r1
 8000898:	2201      	movs	r2, #1
 800089a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800089c:	187b      	adds	r3, r7, r1
 800089e:	4a2a      	ldr	r2, [pc, #168]	; (8000948 <HAL_I2C_MspInit+0x10c>)
 80008a0:	0019      	movs	r1, r3
 80008a2:	0010      	movs	r0, r2
 80008a4:	f000 fc6c 	bl	8001180 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80008a8:	4b26      	ldr	r3, [pc, #152]	; (8000944 <HAL_I2C_MspInit+0x108>)
 80008aa:	69da      	ldr	r2, [r3, #28]
 80008ac:	4b25      	ldr	r3, [pc, #148]	; (8000944 <HAL_I2C_MspInit+0x108>)
 80008ae:	2180      	movs	r1, #128	; 0x80
 80008b0:	0389      	lsls	r1, r1, #14
 80008b2:	430a      	orrs	r2, r1
 80008b4:	61da      	str	r2, [r3, #28]
 80008b6:	4b23      	ldr	r3, [pc, #140]	; (8000944 <HAL_I2C_MspInit+0x108>)
 80008b8:	69da      	ldr	r2, [r3, #28]
 80008ba:	2380      	movs	r3, #128	; 0x80
 80008bc:	039b      	lsls	r3, r3, #14
 80008be:	4013      	ands	r3, r2
 80008c0:	617b      	str	r3, [r7, #20]
 80008c2:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 80008c4:	e037      	b.n	8000936 <HAL_I2C_MspInit+0xfa>
  else if(hi2c->Instance==I2C2)
 80008c6:	687b      	ldr	r3, [r7, #4]
 80008c8:	681b      	ldr	r3, [r3, #0]
 80008ca:	4a20      	ldr	r2, [pc, #128]	; (800094c <HAL_I2C_MspInit+0x110>)
 80008cc:	4293      	cmp	r3, r2
 80008ce:	d132      	bne.n	8000936 <HAL_I2C_MspInit+0xfa>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80008d0:	4b1c      	ldr	r3, [pc, #112]	; (8000944 <HAL_I2C_MspInit+0x108>)
 80008d2:	695a      	ldr	r2, [r3, #20]
 80008d4:	4b1b      	ldr	r3, [pc, #108]	; (8000944 <HAL_I2C_MspInit+0x108>)
 80008d6:	2180      	movs	r1, #128	; 0x80
 80008d8:	02c9      	lsls	r1, r1, #11
 80008da:	430a      	orrs	r2, r1
 80008dc:	615a      	str	r2, [r3, #20]
 80008de:	4b19      	ldr	r3, [pc, #100]	; (8000944 <HAL_I2C_MspInit+0x108>)
 80008e0:	695a      	ldr	r2, [r3, #20]
 80008e2:	2380      	movs	r3, #128	; 0x80
 80008e4:	02db      	lsls	r3, r3, #11
 80008e6:	4013      	ands	r3, r2
 80008e8:	613b      	str	r3, [r7, #16]
 80008ea:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 80008ec:	211c      	movs	r1, #28
 80008ee:	187b      	adds	r3, r7, r1
 80008f0:	22c0      	movs	r2, #192	; 0xc0
 80008f2:	01d2      	lsls	r2, r2, #7
 80008f4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80008f6:	187b      	adds	r3, r7, r1
 80008f8:	2212      	movs	r2, #18
 80008fa:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80008fc:	187b      	adds	r3, r7, r1
 80008fe:	2201      	movs	r2, #1
 8000900:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000902:	187b      	adds	r3, r7, r1
 8000904:	2203      	movs	r2, #3
 8000906:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF5_I2C2;
 8000908:	187b      	adds	r3, r7, r1
 800090a:	2205      	movs	r2, #5
 800090c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800090e:	187b      	adds	r3, r7, r1
 8000910:	4a0d      	ldr	r2, [pc, #52]	; (8000948 <HAL_I2C_MspInit+0x10c>)
 8000912:	0019      	movs	r1, r3
 8000914:	0010      	movs	r0, r2
 8000916:	f000 fc33 	bl	8001180 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 800091a:	4b0a      	ldr	r3, [pc, #40]	; (8000944 <HAL_I2C_MspInit+0x108>)
 800091c:	69da      	ldr	r2, [r3, #28]
 800091e:	4b09      	ldr	r3, [pc, #36]	; (8000944 <HAL_I2C_MspInit+0x108>)
 8000920:	2180      	movs	r1, #128	; 0x80
 8000922:	03c9      	lsls	r1, r1, #15
 8000924:	430a      	orrs	r2, r1
 8000926:	61da      	str	r2, [r3, #28]
 8000928:	4b06      	ldr	r3, [pc, #24]	; (8000944 <HAL_I2C_MspInit+0x108>)
 800092a:	69da      	ldr	r2, [r3, #28]
 800092c:	2380      	movs	r3, #128	; 0x80
 800092e:	03db      	lsls	r3, r3, #15
 8000930:	4013      	ands	r3, r2
 8000932:	60fb      	str	r3, [r7, #12]
 8000934:	68fb      	ldr	r3, [r7, #12]
}
 8000936:	46c0      	nop			; (mov r8, r8)
 8000938:	46bd      	mov	sp, r7
 800093a:	b00d      	add	sp, #52	; 0x34
 800093c:	bd90      	pop	{r4, r7, pc}
 800093e:	46c0      	nop			; (mov r8, r8)
 8000940:	40005400 	.word	0x40005400
 8000944:	40021000 	.word	0x40021000
 8000948:	48000400 	.word	0x48000400
 800094c:	40005800 	.word	0x40005800

08000950 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000950:	b580      	push	{r7, lr}
 8000952:	b084      	sub	sp, #16
 8000954:	af00      	add	r7, sp, #0
 8000956:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	681b      	ldr	r3, [r3, #0]
 800095c:	4a0a      	ldr	r2, [pc, #40]	; (8000988 <HAL_TIM_Base_MspInit+0x38>)
 800095e:	4293      	cmp	r3, r2
 8000960:	d10d      	bne.n	800097e <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000962:	4b0a      	ldr	r3, [pc, #40]	; (800098c <HAL_TIM_Base_MspInit+0x3c>)
 8000964:	699a      	ldr	r2, [r3, #24]
 8000966:	4b09      	ldr	r3, [pc, #36]	; (800098c <HAL_TIM_Base_MspInit+0x3c>)
 8000968:	2180      	movs	r1, #128	; 0x80
 800096a:	0109      	lsls	r1, r1, #4
 800096c:	430a      	orrs	r2, r1
 800096e:	619a      	str	r2, [r3, #24]
 8000970:	4b06      	ldr	r3, [pc, #24]	; (800098c <HAL_TIM_Base_MspInit+0x3c>)
 8000972:	699a      	ldr	r2, [r3, #24]
 8000974:	2380      	movs	r3, #128	; 0x80
 8000976:	011b      	lsls	r3, r3, #4
 8000978:	4013      	ands	r3, r2
 800097a:	60fb      	str	r3, [r7, #12]
 800097c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 800097e:	46c0      	nop			; (mov r8, r8)
 8000980:	46bd      	mov	sp, r7
 8000982:	b004      	add	sp, #16
 8000984:	bd80      	pop	{r7, pc}
 8000986:	46c0      	nop			; (mov r8, r8)
 8000988:	40012c00 	.word	0x40012c00
 800098c:	40021000 	.word	0x40021000

08000990 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000990:	b590      	push	{r4, r7, lr}
 8000992:	b089      	sub	sp, #36	; 0x24
 8000994:	af00      	add	r7, sp, #0
 8000996:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000998:	240c      	movs	r4, #12
 800099a:	193b      	adds	r3, r7, r4
 800099c:	0018      	movs	r0, r3
 800099e:	2314      	movs	r3, #20
 80009a0:	001a      	movs	r2, r3
 80009a2:	2100      	movs	r1, #0
 80009a4:	f003 f834 	bl	8003a10 <memset>
  if(htim->Instance==TIM1)
 80009a8:	687b      	ldr	r3, [r7, #4]
 80009aa:	681b      	ldr	r3, [r3, #0]
 80009ac:	4a16      	ldr	r2, [pc, #88]	; (8000a08 <HAL_TIM_MspPostInit+0x78>)
 80009ae:	4293      	cmp	r3, r2
 80009b0:	d125      	bne.n	80009fe <HAL_TIM_MspPostInit+0x6e>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009b2:	4b16      	ldr	r3, [pc, #88]	; (8000a0c <HAL_TIM_MspPostInit+0x7c>)
 80009b4:	695a      	ldr	r2, [r3, #20]
 80009b6:	4b15      	ldr	r3, [pc, #84]	; (8000a0c <HAL_TIM_MspPostInit+0x7c>)
 80009b8:	2180      	movs	r1, #128	; 0x80
 80009ba:	0289      	lsls	r1, r1, #10
 80009bc:	430a      	orrs	r2, r1
 80009be:	615a      	str	r2, [r3, #20]
 80009c0:	4b12      	ldr	r3, [pc, #72]	; (8000a0c <HAL_TIM_MspPostInit+0x7c>)
 80009c2:	695a      	ldr	r2, [r3, #20]
 80009c4:	2380      	movs	r3, #128	; 0x80
 80009c6:	029b      	lsls	r3, r3, #10
 80009c8:	4013      	ands	r3, r2
 80009ca:	60bb      	str	r3, [r7, #8]
 80009cc:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80009ce:	193b      	adds	r3, r7, r4
 80009d0:	2280      	movs	r2, #128	; 0x80
 80009d2:	0112      	lsls	r2, r2, #4
 80009d4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009d6:	0021      	movs	r1, r4
 80009d8:	187b      	adds	r3, r7, r1
 80009da:	2202      	movs	r2, #2
 80009dc:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009de:	187b      	adds	r3, r7, r1
 80009e0:	2200      	movs	r2, #0
 80009e2:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009e4:	187b      	adds	r3, r7, r1
 80009e6:	2200      	movs	r2, #0
 80009e8:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 80009ea:	187b      	adds	r3, r7, r1
 80009ec:	2202      	movs	r2, #2
 80009ee:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009f0:	187a      	adds	r2, r7, r1
 80009f2:	2390      	movs	r3, #144	; 0x90
 80009f4:	05db      	lsls	r3, r3, #23
 80009f6:	0011      	movs	r1, r2
 80009f8:	0018      	movs	r0, r3
 80009fa:	f000 fbc1 	bl	8001180 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80009fe:	46c0      	nop			; (mov r8, r8)
 8000a00:	46bd      	mov	sp, r7
 8000a02:	b009      	add	sp, #36	; 0x24
 8000a04:	bd90      	pop	{r4, r7, pc}
 8000a06:	46c0      	nop			; (mov r8, r8)
 8000a08:	40012c00 	.word	0x40012c00
 8000a0c:	40021000 	.word	0x40021000

08000a10 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a10:	b580      	push	{r7, lr}
 8000a12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000a14:	e7fe      	b.n	8000a14 <NMI_Handler+0x4>

08000a16 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a16:	b580      	push	{r7, lr}
 8000a18:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a1a:	e7fe      	b.n	8000a1a <HardFault_Handler+0x4>

08000a1c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000a1c:	b580      	push	{r7, lr}
 8000a1e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000a20:	46c0      	nop			; (mov r8, r8)
 8000a22:	46bd      	mov	sp, r7
 8000a24:	bd80      	pop	{r7, pc}

08000a26 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000a26:	b580      	push	{r7, lr}
 8000a28:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000a2a:	46c0      	nop			; (mov r8, r8)
 8000a2c:	46bd      	mov	sp, r7
 8000a2e:	bd80      	pop	{r7, pc}

08000a30 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000a30:	b580      	push	{r7, lr}
 8000a32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000a34:	f000 f87a 	bl	8000b2c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000a38:	46c0      	nop			; (mov r8, r8)
 8000a3a:	46bd      	mov	sp, r7
 8000a3c:	bd80      	pop	{r7, pc}

08000a3e <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000a3e:	b580      	push	{r7, lr}
 8000a40:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000a42:	46c0      	nop			; (mov r8, r8)
 8000a44:	46bd      	mov	sp, r7
 8000a46:	bd80      	pop	{r7, pc}

08000a48 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000a48:	480d      	ldr	r0, [pc, #52]	; (8000a80 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000a4a:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000a4c:	480d      	ldr	r0, [pc, #52]	; (8000a84 <LoopForever+0x6>)
  ldr r1, =_edata
 8000a4e:	490e      	ldr	r1, [pc, #56]	; (8000a88 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000a50:	4a0e      	ldr	r2, [pc, #56]	; (8000a8c <LoopForever+0xe>)
  movs r3, #0
 8000a52:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000a54:	e002      	b.n	8000a5c <LoopCopyDataInit>

08000a56 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000a56:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000a58:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000a5a:	3304      	adds	r3, #4

08000a5c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000a5c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000a5e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000a60:	d3f9      	bcc.n	8000a56 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000a62:	4a0b      	ldr	r2, [pc, #44]	; (8000a90 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000a64:	4c0b      	ldr	r4, [pc, #44]	; (8000a94 <LoopForever+0x16>)
  movs r3, #0
 8000a66:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000a68:	e001      	b.n	8000a6e <LoopFillZerobss>

08000a6a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000a6a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000a6c:	3204      	adds	r2, #4

08000a6e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000a6e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000a70:	d3fb      	bcc.n	8000a6a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000a72:	f7ff ffe4 	bl	8000a3e <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8000a76:	f002 ffa7 	bl	80039c8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000a7a:	f7ff fbd1 	bl	8000220 <main>

08000a7e <LoopForever>:

LoopForever:
    b LoopForever
 8000a7e:	e7fe      	b.n	8000a7e <LoopForever>
  ldr   r0, =_estack
 8000a80:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 8000a84:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000a88:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000a8c:	08003a70 	.word	0x08003a70
  ldr r2, =_sbss
 8000a90:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000a94:	20000974 	.word	0x20000974

08000a98 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000a98:	e7fe      	b.n	8000a98 <ADC1_IRQHandler>
	...

08000a9c <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000a9c:	b580      	push	{r7, lr}
 8000a9e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000aa0:	4b07      	ldr	r3, [pc, #28]	; (8000ac0 <HAL_Init+0x24>)
 8000aa2:	681a      	ldr	r2, [r3, #0]
 8000aa4:	4b06      	ldr	r3, [pc, #24]	; (8000ac0 <HAL_Init+0x24>)
 8000aa6:	2110      	movs	r1, #16
 8000aa8:	430a      	orrs	r2, r1
 8000aaa:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000aac:	2003      	movs	r0, #3
 8000aae:	f000 f809 	bl	8000ac4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000ab2:	f7ff fe59 	bl	8000768 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000ab6:	2300      	movs	r3, #0
}
 8000ab8:	0018      	movs	r0, r3
 8000aba:	46bd      	mov	sp, r7
 8000abc:	bd80      	pop	{r7, pc}
 8000abe:	46c0      	nop			; (mov r8, r8)
 8000ac0:	40022000 	.word	0x40022000

08000ac4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ac4:	b590      	push	{r4, r7, lr}
 8000ac6:	b083      	sub	sp, #12
 8000ac8:	af00      	add	r7, sp, #0
 8000aca:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000acc:	4b14      	ldr	r3, [pc, #80]	; (8000b20 <HAL_InitTick+0x5c>)
 8000ace:	681c      	ldr	r4, [r3, #0]
 8000ad0:	4b14      	ldr	r3, [pc, #80]	; (8000b24 <HAL_InitTick+0x60>)
 8000ad2:	781b      	ldrb	r3, [r3, #0]
 8000ad4:	0019      	movs	r1, r3
 8000ad6:	23fa      	movs	r3, #250	; 0xfa
 8000ad8:	0098      	lsls	r0, r3, #2
 8000ada:	f7ff fb15 	bl	8000108 <__udivsi3>
 8000ade:	0003      	movs	r3, r0
 8000ae0:	0019      	movs	r1, r3
 8000ae2:	0020      	movs	r0, r4
 8000ae4:	f7ff fb10 	bl	8000108 <__udivsi3>
 8000ae8:	0003      	movs	r3, r0
 8000aea:	0018      	movs	r0, r3
 8000aec:	f000 fb3b 	bl	8001166 <HAL_SYSTICK_Config>
 8000af0:	1e03      	subs	r3, r0, #0
 8000af2:	d001      	beq.n	8000af8 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000af4:	2301      	movs	r3, #1
 8000af6:	e00f      	b.n	8000b18 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	2b03      	cmp	r3, #3
 8000afc:	d80b      	bhi.n	8000b16 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000afe:	6879      	ldr	r1, [r7, #4]
 8000b00:	2301      	movs	r3, #1
 8000b02:	425b      	negs	r3, r3
 8000b04:	2200      	movs	r2, #0
 8000b06:	0018      	movs	r0, r3
 8000b08:	f000 fb18 	bl	800113c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000b0c:	4b06      	ldr	r3, [pc, #24]	; (8000b28 <HAL_InitTick+0x64>)
 8000b0e:	687a      	ldr	r2, [r7, #4]
 8000b10:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8000b12:	2300      	movs	r3, #0
 8000b14:	e000      	b.n	8000b18 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000b16:	2301      	movs	r3, #1
}
 8000b18:	0018      	movs	r0, r3
 8000b1a:	46bd      	mov	sp, r7
 8000b1c:	b003      	add	sp, #12
 8000b1e:	bd90      	pop	{r4, r7, pc}
 8000b20:	20000000 	.word	0x20000000
 8000b24:	20000008 	.word	0x20000008
 8000b28:	20000004 	.word	0x20000004

08000b2c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000b30:	4b05      	ldr	r3, [pc, #20]	; (8000b48 <HAL_IncTick+0x1c>)
 8000b32:	781b      	ldrb	r3, [r3, #0]
 8000b34:	001a      	movs	r2, r3
 8000b36:	4b05      	ldr	r3, [pc, #20]	; (8000b4c <HAL_IncTick+0x20>)
 8000b38:	681b      	ldr	r3, [r3, #0]
 8000b3a:	18d2      	adds	r2, r2, r3
 8000b3c:	4b03      	ldr	r3, [pc, #12]	; (8000b4c <HAL_IncTick+0x20>)
 8000b3e:	601a      	str	r2, [r3, #0]
}
 8000b40:	46c0      	nop			; (mov r8, r8)
 8000b42:	46bd      	mov	sp, r7
 8000b44:	bd80      	pop	{r7, pc}
 8000b46:	46c0      	nop			; (mov r8, r8)
 8000b48:	20000008 	.word	0x20000008
 8000b4c:	20000970 	.word	0x20000970

08000b50 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000b50:	b580      	push	{r7, lr}
 8000b52:	af00      	add	r7, sp, #0
  return uwTick;
 8000b54:	4b02      	ldr	r3, [pc, #8]	; (8000b60 <HAL_GetTick+0x10>)
 8000b56:	681b      	ldr	r3, [r3, #0]
}
 8000b58:	0018      	movs	r0, r3
 8000b5a:	46bd      	mov	sp, r7
 8000b5c:	bd80      	pop	{r7, pc}
 8000b5e:	46c0      	nop			; (mov r8, r8)
 8000b60:	20000970 	.word	0x20000970

08000b64 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000b64:	b580      	push	{r7, lr}
 8000b66:	b084      	sub	sp, #16
 8000b68:	af00      	add	r7, sp, #0
 8000b6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000b6c:	f7ff fff0 	bl	8000b50 <HAL_GetTick>
 8000b70:	0003      	movs	r3, r0
 8000b72:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000b74:	687b      	ldr	r3, [r7, #4]
 8000b76:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000b78:	68fb      	ldr	r3, [r7, #12]
 8000b7a:	3301      	adds	r3, #1
 8000b7c:	d005      	beq.n	8000b8a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000b7e:	4b0a      	ldr	r3, [pc, #40]	; (8000ba8 <HAL_Delay+0x44>)
 8000b80:	781b      	ldrb	r3, [r3, #0]
 8000b82:	001a      	movs	r2, r3
 8000b84:	68fb      	ldr	r3, [r7, #12]
 8000b86:	189b      	adds	r3, r3, r2
 8000b88:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000b8a:	46c0      	nop			; (mov r8, r8)
 8000b8c:	f7ff ffe0 	bl	8000b50 <HAL_GetTick>
 8000b90:	0002      	movs	r2, r0
 8000b92:	68bb      	ldr	r3, [r7, #8]
 8000b94:	1ad3      	subs	r3, r2, r3
 8000b96:	68fa      	ldr	r2, [r7, #12]
 8000b98:	429a      	cmp	r2, r3
 8000b9a:	d8f7      	bhi.n	8000b8c <HAL_Delay+0x28>
  {
  }
}
 8000b9c:	46c0      	nop			; (mov r8, r8)
 8000b9e:	46c0      	nop			; (mov r8, r8)
 8000ba0:	46bd      	mov	sp, r7
 8000ba2:	b004      	add	sp, #16
 8000ba4:	bd80      	pop	{r7, pc}
 8000ba6:	46c0      	nop			; (mov r8, r8)
 8000ba8:	20000008 	.word	0x20000008

08000bac <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000bac:	b580      	push	{r7, lr}
 8000bae:	b084      	sub	sp, #16
 8000bb0:	af00      	add	r7, sp, #0
 8000bb2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000bb4:	230f      	movs	r3, #15
 8000bb6:	18fb      	adds	r3, r7, r3
 8000bb8:	2200      	movs	r2, #0
 8000bba:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0U;
 8000bbc:	2300      	movs	r3, #0
 8000bbe:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if(hadc == NULL)
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	2b00      	cmp	r3, #0
 8000bc4:	d101      	bne.n	8000bca <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 8000bc6:	2301      	movs	r3, #1
 8000bc8:	e125      	b.n	8000e16 <HAL_ADC_Init+0x26a>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000bce:	2b00      	cmp	r3, #0
 8000bd0:	d10a      	bne.n	8000be8 <HAL_ADC_Init+0x3c>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000bd2:	687b      	ldr	r3, [r7, #4]
 8000bd4:	2200      	movs	r2, #0
 8000bd6:	63da      	str	r2, [r3, #60]	; 0x3c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	2234      	movs	r2, #52	; 0x34
 8000bdc:	2100      	movs	r1, #0
 8000bde:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	0018      	movs	r0, r3
 8000be4:	f7ff fde4 	bl	80007b0 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */ 
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000bec:	2210      	movs	r2, #16
 8000bee:	4013      	ands	r3, r2
 8000bf0:	d000      	beq.n	8000bf4 <HAL_ADC_Init+0x48>
 8000bf2:	e103      	b.n	8000dfc <HAL_ADC_Init+0x250>
 8000bf4:	230f      	movs	r3, #15
 8000bf6:	18fb      	adds	r3, r7, r3
 8000bf8:	781b      	ldrb	r3, [r3, #0]
 8000bfa:	2b00      	cmp	r3, #0
 8000bfc:	d000      	beq.n	8000c00 <HAL_ADC_Init+0x54>
 8000bfe:	e0fd      	b.n	8000dfc <HAL_ADC_Init+0x250>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	681b      	ldr	r3, [r3, #0]
 8000c04:	689b      	ldr	r3, [r3, #8]
 8000c06:	2204      	movs	r2, #4
 8000c08:	4013      	ands	r3, r2
      (tmp_hal_status == HAL_OK)                                &&
 8000c0a:	d000      	beq.n	8000c0e <HAL_ADC_Init+0x62>
 8000c0c:	e0f6      	b.n	8000dfc <HAL_ADC_Init+0x250>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000c12:	4a83      	ldr	r2, [pc, #524]	; (8000e20 <HAL_ADC_Init+0x274>)
 8000c14:	4013      	ands	r3, r2
 8000c16:	2202      	movs	r2, #2
 8000c18:	431a      	orrs	r2, r3
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	639a      	str	r2, [r3, #56]	; 0x38
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - ADC clock mode                                                      */
    /*  - ADC clock prescaler                                                 */
    /*  - ADC resolution                                                      */
    if (ADC_IS_ENABLE(hadc) == RESET)
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	681b      	ldr	r3, [r3, #0]
 8000c22:	689b      	ldr	r3, [r3, #8]
 8000c24:	2203      	movs	r2, #3
 8000c26:	4013      	ands	r3, r2
 8000c28:	2b01      	cmp	r3, #1
 8000c2a:	d112      	bne.n	8000c52 <HAL_ADC_Init+0xa6>
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	681b      	ldr	r3, [r3, #0]
 8000c30:	681b      	ldr	r3, [r3, #0]
 8000c32:	2201      	movs	r2, #1
 8000c34:	4013      	ands	r3, r2
 8000c36:	2b01      	cmp	r3, #1
 8000c38:	d009      	beq.n	8000c4e <HAL_ADC_Init+0xa2>
 8000c3a:	687b      	ldr	r3, [r7, #4]
 8000c3c:	681b      	ldr	r3, [r3, #0]
 8000c3e:	68da      	ldr	r2, [r3, #12]
 8000c40:	2380      	movs	r3, #128	; 0x80
 8000c42:	021b      	lsls	r3, r3, #8
 8000c44:	401a      	ands	r2, r3
 8000c46:	2380      	movs	r3, #128	; 0x80
 8000c48:	021b      	lsls	r3, r3, #8
 8000c4a:	429a      	cmp	r2, r3
 8000c4c:	d101      	bne.n	8000c52 <HAL_ADC_Init+0xa6>
 8000c4e:	2301      	movs	r3, #1
 8000c50:	e000      	b.n	8000c54 <HAL_ADC_Init+0xa8>
 8000c52:	2300      	movs	r3, #0
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	d116      	bne.n	8000c86 <HAL_ADC_Init+0xda>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */
     
      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	681b      	ldr	r3, [r3, #0]
 8000c5c:	68db      	ldr	r3, [r3, #12]
 8000c5e:	2218      	movs	r2, #24
 8000c60:	4393      	bics	r3, r2
 8000c62:	0019      	movs	r1, r3
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	689a      	ldr	r2, [r3, #8]
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	430a      	orrs	r2, r1
 8000c6e:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES        ,
                 hadc->Init.Resolution );
      
      /* Configuration of ADC clock mode: clock source AHB or HSI with        */
      /* selectable prescaler                                                 */
      MODIFY_REG(hadc->Instance->CFGR2    ,
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	681b      	ldr	r3, [r3, #0]
 8000c74:	691b      	ldr	r3, [r3, #16]
 8000c76:	009b      	lsls	r3, r3, #2
 8000c78:	0899      	lsrs	r1, r3, #2
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	685a      	ldr	r2, [r3, #4]
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	681b      	ldr	r3, [r3, #0]
 8000c82:	430a      	orrs	r2, r1
 8000c84:	611a      	str	r2, [r3, #16]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 8000c86:	687b      	ldr	r3, [r7, #4]
 8000c88:	681b      	ldr	r3, [r3, #0]
 8000c8a:	68da      	ldr	r2, [r3, #12]
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	681b      	ldr	r3, [r3, #0]
 8000c90:	4964      	ldr	r1, [pc, #400]	; (8000e24 <HAL_ADC_Init+0x278>)
 8000c92:	400a      	ands	r2, r1
 8000c94:	60da      	str	r2, [r3, #12]
                                ADC_CFGR1_EXTEN   |
                                ADC_CFGR1_ALIGN   |
                                ADC_CFGR1_SCANDIR |
                                ADC_CFGR1_DMACFG   );

    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	7e1b      	ldrb	r3, [r3, #24]
 8000c9a:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	7e5b      	ldrb	r3, [r3, #25]
 8000ca0:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8000ca2:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	7e9b      	ldrb	r3, [r3, #26]
 8000ca8:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8000caa:	431a      	orrs	r2, r3
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000cb0:	2b01      	cmp	r3, #1
 8000cb2:	d002      	beq.n	8000cba <HAL_ADC_Init+0x10e>
 8000cb4:	2380      	movs	r3, #128	; 0x80
 8000cb6:	015b      	lsls	r3, r3, #5
 8000cb8:	e000      	b.n	8000cbc <HAL_ADC_Init+0x110>
 8000cba:	2300      	movs	r3, #0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8000cbc:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                             |
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8000cc2:	431a      	orrs	r2, r3
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	691b      	ldr	r3, [r3, #16]
 8000cc8:	2b02      	cmp	r3, #2
 8000cca:	d101      	bne.n	8000cd0 <HAL_ADC_Init+0x124>
 8000ccc:	2304      	movs	r3, #4
 8000cce:	e000      	b.n	8000cd2 <HAL_ADC_Init+0x126>
 8000cd0:	2300      	movs	r3, #0
                 hadc->Init.DataAlign                                             |
 8000cd2:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	2124      	movs	r1, #36	; 0x24
 8000cd8:	5c5b      	ldrb	r3, [r3, r1]
 8000cda:	005b      	lsls	r3, r3, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8000cdc:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8000cde:	68ba      	ldr	r2, [r7, #8]
 8000ce0:	4313      	orrs	r3, r2
 8000ce2:	60bb      	str	r3, [r7, #8]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	7edb      	ldrb	r3, [r3, #27]
 8000ce8:	2b01      	cmp	r3, #1
 8000cea:	d115      	bne.n	8000d18 <HAL_ADC_Init+0x16c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	7e9b      	ldrb	r3, [r3, #26]
 8000cf0:	2b00      	cmp	r3, #0
 8000cf2:	d105      	bne.n	8000d00 <HAL_ADC_Init+0x154>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8000cf4:	68bb      	ldr	r3, [r7, #8]
 8000cf6:	2280      	movs	r2, #128	; 0x80
 8000cf8:	0252      	lsls	r2, r2, #9
 8000cfa:	4313      	orrs	r3, r2
 8000cfc:	60bb      	str	r3, [r7, #8]
 8000cfe:	e00b      	b.n	8000d18 <HAL_ADC_Init+0x16c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000d04:	2220      	movs	r2, #32
 8000d06:	431a      	orrs	r2, r3
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	639a      	str	r2, [r3, #56]	; 0x38
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000d10:	2201      	movs	r2, #1
 8000d12:	431a      	orrs	r2, r3
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	63da      	str	r2, [r3, #60]	; 0x3c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	69da      	ldr	r2, [r3, #28]
 8000d1c:	23c2      	movs	r3, #194	; 0xc2
 8000d1e:	33ff      	adds	r3, #255	; 0xff
 8000d20:	429a      	cmp	r2, r3
 8000d22:	d007      	beq.n	8000d34 <HAL_ADC_Init+0x188>
    {
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	69da      	ldr	r2, [r3, #28]
                    hadc->Init.ExternalTrigConvEdge );
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	6a1b      	ldr	r3, [r3, #32]
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8000d2c:	4313      	orrs	r3, r2
 8000d2e:	68ba      	ldr	r2, [r7, #8]
 8000d30:	4313      	orrs	r3, r2
 8000d32:	60bb      	str	r3, [r7, #8]
    }
    
    /* Update ADC configuration register with previous settings */
    hadc->Instance->CFGR1 |= tmpCFGR1;
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	681b      	ldr	r3, [r3, #0]
 8000d38:	68d9      	ldr	r1, [r3, #12]
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	681b      	ldr	r3, [r3, #0]
 8000d3e:	68ba      	ldr	r2, [r7, #8]
 8000d40:	430a      	orrs	r2, r1
 8000d42:	60da      	str	r2, [r3, #12]
    /* Management of parameters "SamplingTimeCommon" and "SamplingTime"       */
    /* (obsolete): sampling time set in this function if parameter            */
    /*  "SamplingTimeCommon" has been set to a valid sampling time.           */
    /* Otherwise, sampling time is set into ADC channel initialization        */
    /* structure with parameter "SamplingTime" (obsolete).                    */
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000d48:	2380      	movs	r3, #128	; 0x80
 8000d4a:	055b      	lsls	r3, r3, #21
 8000d4c:	429a      	cmp	r2, r3
 8000d4e:	d01b      	beq.n	8000d88 <HAL_ADC_Init+0x1dc>
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d54:	2b01      	cmp	r3, #1
 8000d56:	d017      	beq.n	8000d88 <HAL_ADC_Init+0x1dc>
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d5c:	2b02      	cmp	r3, #2
 8000d5e:	d013      	beq.n	8000d88 <HAL_ADC_Init+0x1dc>
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d64:	2b03      	cmp	r3, #3
 8000d66:	d00f      	beq.n	8000d88 <HAL_ADC_Init+0x1dc>
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d6c:	2b04      	cmp	r3, #4
 8000d6e:	d00b      	beq.n	8000d88 <HAL_ADC_Init+0x1dc>
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d74:	2b05      	cmp	r3, #5
 8000d76:	d007      	beq.n	8000d88 <HAL_ADC_Init+0x1dc>
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d7c:	2b06      	cmp	r3, #6
 8000d7e:	d003      	beq.n	8000d88 <HAL_ADC_Init+0x1dc>
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d84:	2b07      	cmp	r3, #7
 8000d86:	d112      	bne.n	8000dae <HAL_ADC_Init+0x202>
    {
      /* Channel sampling time configuration */
      /* Clear the old sample time */
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	681b      	ldr	r3, [r3, #0]
 8000d8c:	695a      	ldr	r2, [r3, #20]
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	681b      	ldr	r3, [r3, #0]
 8000d92:	2107      	movs	r1, #7
 8000d94:	438a      	bics	r2, r1
 8000d96:	615a      	str	r2, [r3, #20]
      
      /* Set the new sample time */
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	681b      	ldr	r3, [r3, #0]
 8000d9c:	6959      	ldr	r1, [r3, #20]
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000da2:	2207      	movs	r2, #7
 8000da4:	401a      	ands	r2, r3
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	681b      	ldr	r3, [r3, #0]
 8000daa:	430a      	orrs	r2, r1
 8000dac:	615a      	str	r2, [r3, #20]
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	681b      	ldr	r3, [r3, #0]
 8000db2:	68db      	ldr	r3, [r3, #12]
 8000db4:	4a1c      	ldr	r2, [pc, #112]	; (8000e28 <HAL_ADC_Init+0x27c>)
 8000db6:	4013      	ands	r3, r2
 8000db8:	68ba      	ldr	r2, [r7, #8]
 8000dba:	429a      	cmp	r2, r3
 8000dbc:	d10b      	bne.n	8000dd6 <HAL_ADC_Init+0x22a>
         == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000dc8:	2203      	movs	r2, #3
 8000dca:	4393      	bics	r3, r2
 8000dcc:	2201      	movs	r2, #1
 8000dce:	431a      	orrs	r2, r3
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	639a      	str	r2, [r3, #56]	; 0x38
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8000dd4:	e01c      	b.n	8000e10 <HAL_ADC_Init+0x264>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000dda:	2212      	movs	r2, #18
 8000ddc:	4393      	bics	r3, r2
 8000dde:	2210      	movs	r2, #16
 8000de0:	431a      	orrs	r2, r3
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000dea:	2201      	movs	r2, #1
 8000dec:	431a      	orrs	r2, r3
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	63da      	str	r2, [r3, #60]	; 0x3c
      
      tmp_hal_status = HAL_ERROR;
 8000df2:	230f      	movs	r3, #15
 8000df4:	18fb      	adds	r3, r7, r3
 8000df6:	2201      	movs	r2, #1
 8000df8:	701a      	strb	r2, [r3, #0]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8000dfa:	e009      	b.n	8000e10 <HAL_ADC_Init+0x264>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000e00:	2210      	movs	r2, #16
 8000e02:	431a      	orrs	r2, r3
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	639a      	str	r2, [r3, #56]	; 0x38
        
    tmp_hal_status = HAL_ERROR;
 8000e08:	230f      	movs	r3, #15
 8000e0a:	18fb      	adds	r3, r7, r3
 8000e0c:	2201      	movs	r2, #1
 8000e0e:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8000e10:	230f      	movs	r3, #15
 8000e12:	18fb      	adds	r3, r7, r3
 8000e14:	781b      	ldrb	r3, [r3, #0]
}
 8000e16:	0018      	movs	r0, r3
 8000e18:	46bd      	mov	sp, r7
 8000e1a:	b004      	add	sp, #16
 8000e1c:	bd80      	pop	{r7, pc}
 8000e1e:	46c0      	nop			; (mov r8, r8)
 8000e20:	fffffefd 	.word	0xfffffefd
 8000e24:	fffe0219 	.word	0xfffe0219
 8000e28:	833fffe7 	.word	0x833fffe7

08000e2c <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	b084      	sub	sp, #16
 8000e30:	af00      	add	r7, sp, #0
 8000e32:	6078      	str	r0, [r7, #4]
 8000e34:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000e36:	230f      	movs	r3, #15
 8000e38:	18fb      	adds	r3, r7, r3
 8000e3a:	2200      	movs	r2, #0
 8000e3c:	701a      	strb	r2, [r3, #0]
  __IO uint32_t wait_loop_index = 0U;
 8000e3e:	2300      	movs	r3, #0
 8000e40:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000e46:	2380      	movs	r3, #128	; 0x80
 8000e48:	055b      	lsls	r3, r3, #21
 8000e4a:	429a      	cmp	r2, r3
 8000e4c:	d011      	beq.n	8000e72 <HAL_ADC_ConfigChannel+0x46>
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e52:	2b01      	cmp	r3, #1
 8000e54:	d00d      	beq.n	8000e72 <HAL_ADC_ConfigChannel+0x46>
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e5a:	2b02      	cmp	r3, #2
 8000e5c:	d009      	beq.n	8000e72 <HAL_ADC_ConfigChannel+0x46>
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e62:	2b03      	cmp	r3, #3
 8000e64:	d005      	beq.n	8000e72 <HAL_ADC_ConfigChannel+0x46>
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e6a:	2b04      	cmp	r3, #4
 8000e6c:	d001      	beq.n	8000e72 <HAL_ADC_ConfigChannel+0x46>
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  {
    assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	2234      	movs	r2, #52	; 0x34
 8000e76:	5c9b      	ldrb	r3, [r3, r2]
 8000e78:	2b01      	cmp	r3, #1
 8000e7a:	d101      	bne.n	8000e80 <HAL_ADC_ConfigChannel+0x54>
 8000e7c:	2302      	movs	r3, #2
 8000e7e:	e0bb      	b.n	8000ff8 <HAL_ADC_ConfigChannel+0x1cc>
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	2234      	movs	r2, #52	; 0x34
 8000e84:	2101      	movs	r1, #1
 8000e86:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	689b      	ldr	r3, [r3, #8]
 8000e8e:	2204      	movs	r2, #4
 8000e90:	4013      	ands	r3, r2
 8000e92:	d000      	beq.n	8000e96 <HAL_ADC_ConfigChannel+0x6a>
 8000e94:	e09f      	b.n	8000fd6 <HAL_ADC_ConfigChannel+0x1aa>
  {
    /* Configure channel: depending on rank setting, add it or remove it from */
    /* ADC conversion sequencer.                                              */
    if (sConfig->Rank != ADC_RANK_NONE)
 8000e96:	683b      	ldr	r3, [r7, #0]
 8000e98:	685b      	ldr	r3, [r3, #4]
 8000e9a:	4a59      	ldr	r2, [pc, #356]	; (8001000 <HAL_ADC_ConfigChannel+0x1d4>)
 8000e9c:	4293      	cmp	r3, r2
 8000e9e:	d100      	bne.n	8000ea2 <HAL_ADC_ConfigChannel+0x76>
 8000ea0:	e077      	b.n	8000f92 <HAL_ADC_ConfigChannel+0x166>
    {
      /* Regular sequence configuration */
      /* Set the channel selection register from the selected channel */
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	681b      	ldr	r3, [r3, #0]
 8000ea6:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8000ea8:	683b      	ldr	r3, [r7, #0]
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	2201      	movs	r2, #1
 8000eae:	409a      	lsls	r2, r3
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	681b      	ldr	r3, [r3, #0]
 8000eb4:	430a      	orrs	r2, r1
 8000eb6:	629a      	str	r2, [r3, #40]	; 0x28
      /* Channel sampling time configuration */
      /* Management of parameters "SamplingTimeCommon" and "SamplingTime"     */
      /* (obsolete): sampling time set in this function with                  */
      /* parameter "SamplingTime" (obsolete) only if not already set into     */
      /* ADC initialization structure with parameter "SamplingTimeCommon".    */
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000ebc:	2380      	movs	r3, #128	; 0x80
 8000ebe:	055b      	lsls	r3, r3, #21
 8000ec0:	429a      	cmp	r2, r3
 8000ec2:	d037      	beq.n	8000f34 <HAL_ADC_ConfigChannel+0x108>
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000ec8:	2b01      	cmp	r3, #1
 8000eca:	d033      	beq.n	8000f34 <HAL_ADC_ConfigChannel+0x108>
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000ed0:	2b02      	cmp	r3, #2
 8000ed2:	d02f      	beq.n	8000f34 <HAL_ADC_ConfigChannel+0x108>
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000ed8:	2b03      	cmp	r3, #3
 8000eda:	d02b      	beq.n	8000f34 <HAL_ADC_ConfigChannel+0x108>
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000ee0:	2b04      	cmp	r3, #4
 8000ee2:	d027      	beq.n	8000f34 <HAL_ADC_ConfigChannel+0x108>
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000ee8:	2b05      	cmp	r3, #5
 8000eea:	d023      	beq.n	8000f34 <HAL_ADC_ConfigChannel+0x108>
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000ef0:	2b06      	cmp	r3, #6
 8000ef2:	d01f      	beq.n	8000f34 <HAL_ADC_ConfigChannel+0x108>
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000ef8:	2b07      	cmp	r3, #7
 8000efa:	d01b      	beq.n	8000f34 <HAL_ADC_ConfigChannel+0x108>
      {
        /* Modify sampling time if needed (not needed in case of reoccurrence */
        /* for several channels programmed consecutively into the sequencer)  */
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 8000efc:	683b      	ldr	r3, [r7, #0]
 8000efe:	689a      	ldr	r2, [r3, #8]
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	681b      	ldr	r3, [r3, #0]
 8000f04:	695b      	ldr	r3, [r3, #20]
 8000f06:	2107      	movs	r1, #7
 8000f08:	400b      	ands	r3, r1
 8000f0a:	429a      	cmp	r2, r3
 8000f0c:	d012      	beq.n	8000f34 <HAL_ADC_ConfigChannel+0x108>
        {
          /* Channel sampling time configuration */
          /* Clear the old sample time */
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	681b      	ldr	r3, [r3, #0]
 8000f12:	695a      	ldr	r2, [r3, #20]
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	681b      	ldr	r3, [r3, #0]
 8000f18:	2107      	movs	r1, #7
 8000f1a:	438a      	bics	r2, r1
 8000f1c:	615a      	str	r2, [r3, #20]
          
          /* Set the new sample time */
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	681b      	ldr	r3, [r3, #0]
 8000f22:	6959      	ldr	r1, [r3, #20]
 8000f24:	683b      	ldr	r3, [r7, #0]
 8000f26:	689b      	ldr	r3, [r3, #8]
 8000f28:	2207      	movs	r2, #7
 8000f2a:	401a      	ands	r2, r3
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	430a      	orrs	r2, r1
 8000f32:	615a      	str	r2, [r3, #20]
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8000f34:	683b      	ldr	r3, [r7, #0]
 8000f36:	681b      	ldr	r3, [r3, #0]
 8000f38:	2b10      	cmp	r3, #16
 8000f3a:	d003      	beq.n	8000f44 <HAL_ADC_ConfigChannel+0x118>
 8000f3c:	683b      	ldr	r3, [r7, #0]
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	2b11      	cmp	r3, #17
 8000f42:	d152      	bne.n	8000fea <HAL_ADC_ConfigChannel+0x1be>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path. */
        /* If Channel_17 is selected, enable VREFINT measurement path. */
        /* If Channel_18 is selected, enable VBAT measurement path. */
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8000f44:	4b2f      	ldr	r3, [pc, #188]	; (8001004 <HAL_ADC_ConfigChannel+0x1d8>)
 8000f46:	6819      	ldr	r1, [r3, #0]
 8000f48:	683b      	ldr	r3, [r7, #0]
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	2b10      	cmp	r3, #16
 8000f4e:	d102      	bne.n	8000f56 <HAL_ADC_ConfigChannel+0x12a>
 8000f50:	2380      	movs	r3, #128	; 0x80
 8000f52:	041b      	lsls	r3, r3, #16
 8000f54:	e001      	b.n	8000f5a <HAL_ADC_ConfigChannel+0x12e>
 8000f56:	2380      	movs	r3, #128	; 0x80
 8000f58:	03db      	lsls	r3, r3, #15
 8000f5a:	4a2a      	ldr	r2, [pc, #168]	; (8001004 <HAL_ADC_ConfigChannel+0x1d8>)
 8000f5c:	430b      	orrs	r3, r1
 8000f5e:	6013      	str	r3, [r2, #0]
        
        /* If Temp. sensor is selected, wait for stabilization delay */
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8000f60:	683b      	ldr	r3, [r7, #0]
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	2b10      	cmp	r3, #16
 8000f66:	d140      	bne.n	8000fea <HAL_ADC_ConfigChannel+0x1be>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8000f68:	4b27      	ldr	r3, [pc, #156]	; (8001008 <HAL_ADC_ConfigChannel+0x1dc>)
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	4927      	ldr	r1, [pc, #156]	; (800100c <HAL_ADC_ConfigChannel+0x1e0>)
 8000f6e:	0018      	movs	r0, r3
 8000f70:	f7ff f8ca 	bl	8000108 <__udivsi3>
 8000f74:	0003      	movs	r3, r0
 8000f76:	001a      	movs	r2, r3
 8000f78:	0013      	movs	r3, r2
 8000f7a:	009b      	lsls	r3, r3, #2
 8000f7c:	189b      	adds	r3, r3, r2
 8000f7e:	005b      	lsls	r3, r3, #1
 8000f80:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000f82:	e002      	b.n	8000f8a <HAL_ADC_ConfigChannel+0x15e>
          {
            wait_loop_index--;
 8000f84:	68bb      	ldr	r3, [r7, #8]
 8000f86:	3b01      	subs	r3, #1
 8000f88:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000f8a:	68bb      	ldr	r3, [r7, #8]
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	d1f9      	bne.n	8000f84 <HAL_ADC_ConfigChannel+0x158>
 8000f90:	e02b      	b.n	8000fea <HAL_ADC_ConfigChannel+0x1be>
    }
    else
    {
      /* Regular sequence configuration */
      /* Reset the channel selection register from the selected channel */
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	681b      	ldr	r3, [r3, #0]
 8000f96:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000f98:	683b      	ldr	r3, [r7, #0]
 8000f9a:	681b      	ldr	r3, [r3, #0]
 8000f9c:	2101      	movs	r1, #1
 8000f9e:	4099      	lsls	r1, r3
 8000fa0:	000b      	movs	r3, r1
 8000fa2:	43d9      	mvns	r1, r3
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	400a      	ands	r2, r1
 8000faa:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
      /* internal measurement paths disable: If internal channel selected,    */
      /* disable dedicated internal buffers and path.                         */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8000fac:	683b      	ldr	r3, [r7, #0]
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	2b10      	cmp	r3, #16
 8000fb2:	d003      	beq.n	8000fbc <HAL_ADC_ConfigChannel+0x190>
 8000fb4:	683b      	ldr	r3, [r7, #0]
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	2b11      	cmp	r3, #17
 8000fba:	d116      	bne.n	8000fea <HAL_ADC_ConfigChannel+0x1be>
      {
        /* If Channel_16 is selected, disable Temp. sensor measurement path. */
        /* If Channel_17 is selected, disable VREFINT measurement path. */
        /* If Channel_18 is selected, disable VBAT measurement path. */
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8000fbc:	4b11      	ldr	r3, [pc, #68]	; (8001004 <HAL_ADC_ConfigChannel+0x1d8>)
 8000fbe:	6819      	ldr	r1, [r3, #0]
 8000fc0:	683b      	ldr	r3, [r7, #0]
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	2b10      	cmp	r3, #16
 8000fc6:	d101      	bne.n	8000fcc <HAL_ADC_ConfigChannel+0x1a0>
 8000fc8:	4a11      	ldr	r2, [pc, #68]	; (8001010 <HAL_ADC_ConfigChannel+0x1e4>)
 8000fca:	e000      	b.n	8000fce <HAL_ADC_ConfigChannel+0x1a2>
 8000fcc:	4a11      	ldr	r2, [pc, #68]	; (8001014 <HAL_ADC_ConfigChannel+0x1e8>)
 8000fce:	4b0d      	ldr	r3, [pc, #52]	; (8001004 <HAL_ADC_ConfigChannel+0x1d8>)
 8000fd0:	400a      	ands	r2, r1
 8000fd2:	601a      	str	r2, [r3, #0]
 8000fd4:	e009      	b.n	8000fea <HAL_ADC_ConfigChannel+0x1be>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000fda:	2220      	movs	r2, #32
 8000fdc:	431a      	orrs	r2, r3
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	639a      	str	r2, [r3, #56]	; 0x38
    
    tmp_hal_status = HAL_ERROR;
 8000fe2:	230f      	movs	r3, #15
 8000fe4:	18fb      	adds	r3, r7, r3
 8000fe6:	2201      	movs	r2, #1
 8000fe8:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	2234      	movs	r2, #52	; 0x34
 8000fee:	2100      	movs	r1, #0
 8000ff0:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 8000ff2:	230f      	movs	r3, #15
 8000ff4:	18fb      	adds	r3, r7, r3
 8000ff6:	781b      	ldrb	r3, [r3, #0]
}
 8000ff8:	0018      	movs	r0, r3
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	b004      	add	sp, #16
 8000ffe:	bd80      	pop	{r7, pc}
 8001000:	00001001 	.word	0x00001001
 8001004:	40012708 	.word	0x40012708
 8001008:	20000000 	.word	0x20000000
 800100c:	000f4240 	.word	0x000f4240
 8001010:	ff7fffff 	.word	0xff7fffff
 8001014:	ffbfffff 	.word	0xffbfffff

08001018 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001018:	b590      	push	{r4, r7, lr}
 800101a:	b083      	sub	sp, #12
 800101c:	af00      	add	r7, sp, #0
 800101e:	0002      	movs	r2, r0
 8001020:	6039      	str	r1, [r7, #0]
 8001022:	1dfb      	adds	r3, r7, #7
 8001024:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001026:	1dfb      	adds	r3, r7, #7
 8001028:	781b      	ldrb	r3, [r3, #0]
 800102a:	2b7f      	cmp	r3, #127	; 0x7f
 800102c:	d828      	bhi.n	8001080 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800102e:	4a2f      	ldr	r2, [pc, #188]	; (80010ec <__NVIC_SetPriority+0xd4>)
 8001030:	1dfb      	adds	r3, r7, #7
 8001032:	781b      	ldrb	r3, [r3, #0]
 8001034:	b25b      	sxtb	r3, r3
 8001036:	089b      	lsrs	r3, r3, #2
 8001038:	33c0      	adds	r3, #192	; 0xc0
 800103a:	009b      	lsls	r3, r3, #2
 800103c:	589b      	ldr	r3, [r3, r2]
 800103e:	1dfa      	adds	r2, r7, #7
 8001040:	7812      	ldrb	r2, [r2, #0]
 8001042:	0011      	movs	r1, r2
 8001044:	2203      	movs	r2, #3
 8001046:	400a      	ands	r2, r1
 8001048:	00d2      	lsls	r2, r2, #3
 800104a:	21ff      	movs	r1, #255	; 0xff
 800104c:	4091      	lsls	r1, r2
 800104e:	000a      	movs	r2, r1
 8001050:	43d2      	mvns	r2, r2
 8001052:	401a      	ands	r2, r3
 8001054:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001056:	683b      	ldr	r3, [r7, #0]
 8001058:	019b      	lsls	r3, r3, #6
 800105a:	22ff      	movs	r2, #255	; 0xff
 800105c:	401a      	ands	r2, r3
 800105e:	1dfb      	adds	r3, r7, #7
 8001060:	781b      	ldrb	r3, [r3, #0]
 8001062:	0018      	movs	r0, r3
 8001064:	2303      	movs	r3, #3
 8001066:	4003      	ands	r3, r0
 8001068:	00db      	lsls	r3, r3, #3
 800106a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800106c:	481f      	ldr	r0, [pc, #124]	; (80010ec <__NVIC_SetPriority+0xd4>)
 800106e:	1dfb      	adds	r3, r7, #7
 8001070:	781b      	ldrb	r3, [r3, #0]
 8001072:	b25b      	sxtb	r3, r3
 8001074:	089b      	lsrs	r3, r3, #2
 8001076:	430a      	orrs	r2, r1
 8001078:	33c0      	adds	r3, #192	; 0xc0
 800107a:	009b      	lsls	r3, r3, #2
 800107c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800107e:	e031      	b.n	80010e4 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001080:	4a1b      	ldr	r2, [pc, #108]	; (80010f0 <__NVIC_SetPriority+0xd8>)
 8001082:	1dfb      	adds	r3, r7, #7
 8001084:	781b      	ldrb	r3, [r3, #0]
 8001086:	0019      	movs	r1, r3
 8001088:	230f      	movs	r3, #15
 800108a:	400b      	ands	r3, r1
 800108c:	3b08      	subs	r3, #8
 800108e:	089b      	lsrs	r3, r3, #2
 8001090:	3306      	adds	r3, #6
 8001092:	009b      	lsls	r3, r3, #2
 8001094:	18d3      	adds	r3, r2, r3
 8001096:	3304      	adds	r3, #4
 8001098:	681b      	ldr	r3, [r3, #0]
 800109a:	1dfa      	adds	r2, r7, #7
 800109c:	7812      	ldrb	r2, [r2, #0]
 800109e:	0011      	movs	r1, r2
 80010a0:	2203      	movs	r2, #3
 80010a2:	400a      	ands	r2, r1
 80010a4:	00d2      	lsls	r2, r2, #3
 80010a6:	21ff      	movs	r1, #255	; 0xff
 80010a8:	4091      	lsls	r1, r2
 80010aa:	000a      	movs	r2, r1
 80010ac:	43d2      	mvns	r2, r2
 80010ae:	401a      	ands	r2, r3
 80010b0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80010b2:	683b      	ldr	r3, [r7, #0]
 80010b4:	019b      	lsls	r3, r3, #6
 80010b6:	22ff      	movs	r2, #255	; 0xff
 80010b8:	401a      	ands	r2, r3
 80010ba:	1dfb      	adds	r3, r7, #7
 80010bc:	781b      	ldrb	r3, [r3, #0]
 80010be:	0018      	movs	r0, r3
 80010c0:	2303      	movs	r3, #3
 80010c2:	4003      	ands	r3, r0
 80010c4:	00db      	lsls	r3, r3, #3
 80010c6:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80010c8:	4809      	ldr	r0, [pc, #36]	; (80010f0 <__NVIC_SetPriority+0xd8>)
 80010ca:	1dfb      	adds	r3, r7, #7
 80010cc:	781b      	ldrb	r3, [r3, #0]
 80010ce:	001c      	movs	r4, r3
 80010d0:	230f      	movs	r3, #15
 80010d2:	4023      	ands	r3, r4
 80010d4:	3b08      	subs	r3, #8
 80010d6:	089b      	lsrs	r3, r3, #2
 80010d8:	430a      	orrs	r2, r1
 80010da:	3306      	adds	r3, #6
 80010dc:	009b      	lsls	r3, r3, #2
 80010de:	18c3      	adds	r3, r0, r3
 80010e0:	3304      	adds	r3, #4
 80010e2:	601a      	str	r2, [r3, #0]
}
 80010e4:	46c0      	nop			; (mov r8, r8)
 80010e6:	46bd      	mov	sp, r7
 80010e8:	b003      	add	sp, #12
 80010ea:	bd90      	pop	{r4, r7, pc}
 80010ec:	e000e100 	.word	0xe000e100
 80010f0:	e000ed00 	.word	0xe000ed00

080010f4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80010f4:	b580      	push	{r7, lr}
 80010f6:	b082      	sub	sp, #8
 80010f8:	af00      	add	r7, sp, #0
 80010fa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	1e5a      	subs	r2, r3, #1
 8001100:	2380      	movs	r3, #128	; 0x80
 8001102:	045b      	lsls	r3, r3, #17
 8001104:	429a      	cmp	r2, r3
 8001106:	d301      	bcc.n	800110c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001108:	2301      	movs	r3, #1
 800110a:	e010      	b.n	800112e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800110c:	4b0a      	ldr	r3, [pc, #40]	; (8001138 <SysTick_Config+0x44>)
 800110e:	687a      	ldr	r2, [r7, #4]
 8001110:	3a01      	subs	r2, #1
 8001112:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001114:	2301      	movs	r3, #1
 8001116:	425b      	negs	r3, r3
 8001118:	2103      	movs	r1, #3
 800111a:	0018      	movs	r0, r3
 800111c:	f7ff ff7c 	bl	8001018 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001120:	4b05      	ldr	r3, [pc, #20]	; (8001138 <SysTick_Config+0x44>)
 8001122:	2200      	movs	r2, #0
 8001124:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001126:	4b04      	ldr	r3, [pc, #16]	; (8001138 <SysTick_Config+0x44>)
 8001128:	2207      	movs	r2, #7
 800112a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800112c:	2300      	movs	r3, #0
}
 800112e:	0018      	movs	r0, r3
 8001130:	46bd      	mov	sp, r7
 8001132:	b002      	add	sp, #8
 8001134:	bd80      	pop	{r7, pc}
 8001136:	46c0      	nop			; (mov r8, r8)
 8001138:	e000e010 	.word	0xe000e010

0800113c <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800113c:	b580      	push	{r7, lr}
 800113e:	b084      	sub	sp, #16
 8001140:	af00      	add	r7, sp, #0
 8001142:	60b9      	str	r1, [r7, #8]
 8001144:	607a      	str	r2, [r7, #4]
 8001146:	210f      	movs	r1, #15
 8001148:	187b      	adds	r3, r7, r1
 800114a:	1c02      	adds	r2, r0, #0
 800114c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 800114e:	68ba      	ldr	r2, [r7, #8]
 8001150:	187b      	adds	r3, r7, r1
 8001152:	781b      	ldrb	r3, [r3, #0]
 8001154:	b25b      	sxtb	r3, r3
 8001156:	0011      	movs	r1, r2
 8001158:	0018      	movs	r0, r3
 800115a:	f7ff ff5d 	bl	8001018 <__NVIC_SetPriority>
}
 800115e:	46c0      	nop			; (mov r8, r8)
 8001160:	46bd      	mov	sp, r7
 8001162:	b004      	add	sp, #16
 8001164:	bd80      	pop	{r7, pc}

08001166 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001166:	b580      	push	{r7, lr}
 8001168:	b082      	sub	sp, #8
 800116a:	af00      	add	r7, sp, #0
 800116c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	0018      	movs	r0, r3
 8001172:	f7ff ffbf 	bl	80010f4 <SysTick_Config>
 8001176:	0003      	movs	r3, r0
}
 8001178:	0018      	movs	r0, r3
 800117a:	46bd      	mov	sp, r7
 800117c:	b002      	add	sp, #8
 800117e:	bd80      	pop	{r7, pc}

08001180 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001180:	b580      	push	{r7, lr}
 8001182:	b086      	sub	sp, #24
 8001184:	af00      	add	r7, sp, #0
 8001186:	6078      	str	r0, [r7, #4]
 8001188:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800118a:	2300      	movs	r3, #0
 800118c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800118e:	e14f      	b.n	8001430 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001190:	683b      	ldr	r3, [r7, #0]
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	2101      	movs	r1, #1
 8001196:	697a      	ldr	r2, [r7, #20]
 8001198:	4091      	lsls	r1, r2
 800119a:	000a      	movs	r2, r1
 800119c:	4013      	ands	r3, r2
 800119e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80011a0:	68fb      	ldr	r3, [r7, #12]
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d100      	bne.n	80011a8 <HAL_GPIO_Init+0x28>
 80011a6:	e140      	b.n	800142a <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80011a8:	683b      	ldr	r3, [r7, #0]
 80011aa:	685b      	ldr	r3, [r3, #4]
 80011ac:	2203      	movs	r2, #3
 80011ae:	4013      	ands	r3, r2
 80011b0:	2b01      	cmp	r3, #1
 80011b2:	d005      	beq.n	80011c0 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80011b4:	683b      	ldr	r3, [r7, #0]
 80011b6:	685b      	ldr	r3, [r3, #4]
 80011b8:	2203      	movs	r2, #3
 80011ba:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80011bc:	2b02      	cmp	r3, #2
 80011be:	d130      	bne.n	8001222 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	689b      	ldr	r3, [r3, #8]
 80011c4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80011c6:	697b      	ldr	r3, [r7, #20]
 80011c8:	005b      	lsls	r3, r3, #1
 80011ca:	2203      	movs	r2, #3
 80011cc:	409a      	lsls	r2, r3
 80011ce:	0013      	movs	r3, r2
 80011d0:	43da      	mvns	r2, r3
 80011d2:	693b      	ldr	r3, [r7, #16]
 80011d4:	4013      	ands	r3, r2
 80011d6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80011d8:	683b      	ldr	r3, [r7, #0]
 80011da:	68da      	ldr	r2, [r3, #12]
 80011dc:	697b      	ldr	r3, [r7, #20]
 80011de:	005b      	lsls	r3, r3, #1
 80011e0:	409a      	lsls	r2, r3
 80011e2:	0013      	movs	r3, r2
 80011e4:	693a      	ldr	r2, [r7, #16]
 80011e6:	4313      	orrs	r3, r2
 80011e8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	693a      	ldr	r2, [r7, #16]
 80011ee:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	685b      	ldr	r3, [r3, #4]
 80011f4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80011f6:	2201      	movs	r2, #1
 80011f8:	697b      	ldr	r3, [r7, #20]
 80011fa:	409a      	lsls	r2, r3
 80011fc:	0013      	movs	r3, r2
 80011fe:	43da      	mvns	r2, r3
 8001200:	693b      	ldr	r3, [r7, #16]
 8001202:	4013      	ands	r3, r2
 8001204:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001206:	683b      	ldr	r3, [r7, #0]
 8001208:	685b      	ldr	r3, [r3, #4]
 800120a:	091b      	lsrs	r3, r3, #4
 800120c:	2201      	movs	r2, #1
 800120e:	401a      	ands	r2, r3
 8001210:	697b      	ldr	r3, [r7, #20]
 8001212:	409a      	lsls	r2, r3
 8001214:	0013      	movs	r3, r2
 8001216:	693a      	ldr	r2, [r7, #16]
 8001218:	4313      	orrs	r3, r2
 800121a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	693a      	ldr	r2, [r7, #16]
 8001220:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001222:	683b      	ldr	r3, [r7, #0]
 8001224:	685b      	ldr	r3, [r3, #4]
 8001226:	2203      	movs	r2, #3
 8001228:	4013      	ands	r3, r2
 800122a:	2b03      	cmp	r3, #3
 800122c:	d017      	beq.n	800125e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	68db      	ldr	r3, [r3, #12]
 8001232:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001234:	697b      	ldr	r3, [r7, #20]
 8001236:	005b      	lsls	r3, r3, #1
 8001238:	2203      	movs	r2, #3
 800123a:	409a      	lsls	r2, r3
 800123c:	0013      	movs	r3, r2
 800123e:	43da      	mvns	r2, r3
 8001240:	693b      	ldr	r3, [r7, #16]
 8001242:	4013      	ands	r3, r2
 8001244:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001246:	683b      	ldr	r3, [r7, #0]
 8001248:	689a      	ldr	r2, [r3, #8]
 800124a:	697b      	ldr	r3, [r7, #20]
 800124c:	005b      	lsls	r3, r3, #1
 800124e:	409a      	lsls	r2, r3
 8001250:	0013      	movs	r3, r2
 8001252:	693a      	ldr	r2, [r7, #16]
 8001254:	4313      	orrs	r3, r2
 8001256:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	693a      	ldr	r2, [r7, #16]
 800125c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800125e:	683b      	ldr	r3, [r7, #0]
 8001260:	685b      	ldr	r3, [r3, #4]
 8001262:	2203      	movs	r2, #3
 8001264:	4013      	ands	r3, r2
 8001266:	2b02      	cmp	r3, #2
 8001268:	d123      	bne.n	80012b2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800126a:	697b      	ldr	r3, [r7, #20]
 800126c:	08da      	lsrs	r2, r3, #3
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	3208      	adds	r2, #8
 8001272:	0092      	lsls	r2, r2, #2
 8001274:	58d3      	ldr	r3, [r2, r3]
 8001276:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001278:	697b      	ldr	r3, [r7, #20]
 800127a:	2207      	movs	r2, #7
 800127c:	4013      	ands	r3, r2
 800127e:	009b      	lsls	r3, r3, #2
 8001280:	220f      	movs	r2, #15
 8001282:	409a      	lsls	r2, r3
 8001284:	0013      	movs	r3, r2
 8001286:	43da      	mvns	r2, r3
 8001288:	693b      	ldr	r3, [r7, #16]
 800128a:	4013      	ands	r3, r2
 800128c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800128e:	683b      	ldr	r3, [r7, #0]
 8001290:	691a      	ldr	r2, [r3, #16]
 8001292:	697b      	ldr	r3, [r7, #20]
 8001294:	2107      	movs	r1, #7
 8001296:	400b      	ands	r3, r1
 8001298:	009b      	lsls	r3, r3, #2
 800129a:	409a      	lsls	r2, r3
 800129c:	0013      	movs	r3, r2
 800129e:	693a      	ldr	r2, [r7, #16]
 80012a0:	4313      	orrs	r3, r2
 80012a2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80012a4:	697b      	ldr	r3, [r7, #20]
 80012a6:	08da      	lsrs	r2, r3, #3
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	3208      	adds	r2, #8
 80012ac:	0092      	lsls	r2, r2, #2
 80012ae:	6939      	ldr	r1, [r7, #16]
 80012b0:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80012b8:	697b      	ldr	r3, [r7, #20]
 80012ba:	005b      	lsls	r3, r3, #1
 80012bc:	2203      	movs	r2, #3
 80012be:	409a      	lsls	r2, r3
 80012c0:	0013      	movs	r3, r2
 80012c2:	43da      	mvns	r2, r3
 80012c4:	693b      	ldr	r3, [r7, #16]
 80012c6:	4013      	ands	r3, r2
 80012c8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80012ca:	683b      	ldr	r3, [r7, #0]
 80012cc:	685b      	ldr	r3, [r3, #4]
 80012ce:	2203      	movs	r2, #3
 80012d0:	401a      	ands	r2, r3
 80012d2:	697b      	ldr	r3, [r7, #20]
 80012d4:	005b      	lsls	r3, r3, #1
 80012d6:	409a      	lsls	r2, r3
 80012d8:	0013      	movs	r3, r2
 80012da:	693a      	ldr	r2, [r7, #16]
 80012dc:	4313      	orrs	r3, r2
 80012de:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	693a      	ldr	r2, [r7, #16]
 80012e4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80012e6:	683b      	ldr	r3, [r7, #0]
 80012e8:	685a      	ldr	r2, [r3, #4]
 80012ea:	23c0      	movs	r3, #192	; 0xc0
 80012ec:	029b      	lsls	r3, r3, #10
 80012ee:	4013      	ands	r3, r2
 80012f0:	d100      	bne.n	80012f4 <HAL_GPIO_Init+0x174>
 80012f2:	e09a      	b.n	800142a <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80012f4:	4b54      	ldr	r3, [pc, #336]	; (8001448 <HAL_GPIO_Init+0x2c8>)
 80012f6:	699a      	ldr	r2, [r3, #24]
 80012f8:	4b53      	ldr	r3, [pc, #332]	; (8001448 <HAL_GPIO_Init+0x2c8>)
 80012fa:	2101      	movs	r1, #1
 80012fc:	430a      	orrs	r2, r1
 80012fe:	619a      	str	r2, [r3, #24]
 8001300:	4b51      	ldr	r3, [pc, #324]	; (8001448 <HAL_GPIO_Init+0x2c8>)
 8001302:	699b      	ldr	r3, [r3, #24]
 8001304:	2201      	movs	r2, #1
 8001306:	4013      	ands	r3, r2
 8001308:	60bb      	str	r3, [r7, #8]
 800130a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800130c:	4a4f      	ldr	r2, [pc, #316]	; (800144c <HAL_GPIO_Init+0x2cc>)
 800130e:	697b      	ldr	r3, [r7, #20]
 8001310:	089b      	lsrs	r3, r3, #2
 8001312:	3302      	adds	r3, #2
 8001314:	009b      	lsls	r3, r3, #2
 8001316:	589b      	ldr	r3, [r3, r2]
 8001318:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800131a:	697b      	ldr	r3, [r7, #20]
 800131c:	2203      	movs	r2, #3
 800131e:	4013      	ands	r3, r2
 8001320:	009b      	lsls	r3, r3, #2
 8001322:	220f      	movs	r2, #15
 8001324:	409a      	lsls	r2, r3
 8001326:	0013      	movs	r3, r2
 8001328:	43da      	mvns	r2, r3
 800132a:	693b      	ldr	r3, [r7, #16]
 800132c:	4013      	ands	r3, r2
 800132e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001330:	687a      	ldr	r2, [r7, #4]
 8001332:	2390      	movs	r3, #144	; 0x90
 8001334:	05db      	lsls	r3, r3, #23
 8001336:	429a      	cmp	r2, r3
 8001338:	d013      	beq.n	8001362 <HAL_GPIO_Init+0x1e2>
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	4a44      	ldr	r2, [pc, #272]	; (8001450 <HAL_GPIO_Init+0x2d0>)
 800133e:	4293      	cmp	r3, r2
 8001340:	d00d      	beq.n	800135e <HAL_GPIO_Init+0x1de>
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	4a43      	ldr	r2, [pc, #268]	; (8001454 <HAL_GPIO_Init+0x2d4>)
 8001346:	4293      	cmp	r3, r2
 8001348:	d007      	beq.n	800135a <HAL_GPIO_Init+0x1da>
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	4a42      	ldr	r2, [pc, #264]	; (8001458 <HAL_GPIO_Init+0x2d8>)
 800134e:	4293      	cmp	r3, r2
 8001350:	d101      	bne.n	8001356 <HAL_GPIO_Init+0x1d6>
 8001352:	2303      	movs	r3, #3
 8001354:	e006      	b.n	8001364 <HAL_GPIO_Init+0x1e4>
 8001356:	2305      	movs	r3, #5
 8001358:	e004      	b.n	8001364 <HAL_GPIO_Init+0x1e4>
 800135a:	2302      	movs	r3, #2
 800135c:	e002      	b.n	8001364 <HAL_GPIO_Init+0x1e4>
 800135e:	2301      	movs	r3, #1
 8001360:	e000      	b.n	8001364 <HAL_GPIO_Init+0x1e4>
 8001362:	2300      	movs	r3, #0
 8001364:	697a      	ldr	r2, [r7, #20]
 8001366:	2103      	movs	r1, #3
 8001368:	400a      	ands	r2, r1
 800136a:	0092      	lsls	r2, r2, #2
 800136c:	4093      	lsls	r3, r2
 800136e:	693a      	ldr	r2, [r7, #16]
 8001370:	4313      	orrs	r3, r2
 8001372:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001374:	4935      	ldr	r1, [pc, #212]	; (800144c <HAL_GPIO_Init+0x2cc>)
 8001376:	697b      	ldr	r3, [r7, #20]
 8001378:	089b      	lsrs	r3, r3, #2
 800137a:	3302      	adds	r3, #2
 800137c:	009b      	lsls	r3, r3, #2
 800137e:	693a      	ldr	r2, [r7, #16]
 8001380:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001382:	4b36      	ldr	r3, [pc, #216]	; (800145c <HAL_GPIO_Init+0x2dc>)
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001388:	68fb      	ldr	r3, [r7, #12]
 800138a:	43da      	mvns	r2, r3
 800138c:	693b      	ldr	r3, [r7, #16]
 800138e:	4013      	ands	r3, r2
 8001390:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001392:	683b      	ldr	r3, [r7, #0]
 8001394:	685a      	ldr	r2, [r3, #4]
 8001396:	2380      	movs	r3, #128	; 0x80
 8001398:	025b      	lsls	r3, r3, #9
 800139a:	4013      	ands	r3, r2
 800139c:	d003      	beq.n	80013a6 <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 800139e:	693a      	ldr	r2, [r7, #16]
 80013a0:	68fb      	ldr	r3, [r7, #12]
 80013a2:	4313      	orrs	r3, r2
 80013a4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80013a6:	4b2d      	ldr	r3, [pc, #180]	; (800145c <HAL_GPIO_Init+0x2dc>)
 80013a8:	693a      	ldr	r2, [r7, #16]
 80013aa:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 80013ac:	4b2b      	ldr	r3, [pc, #172]	; (800145c <HAL_GPIO_Init+0x2dc>)
 80013ae:	685b      	ldr	r3, [r3, #4]
 80013b0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80013b2:	68fb      	ldr	r3, [r7, #12]
 80013b4:	43da      	mvns	r2, r3
 80013b6:	693b      	ldr	r3, [r7, #16]
 80013b8:	4013      	ands	r3, r2
 80013ba:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80013bc:	683b      	ldr	r3, [r7, #0]
 80013be:	685a      	ldr	r2, [r3, #4]
 80013c0:	2380      	movs	r3, #128	; 0x80
 80013c2:	029b      	lsls	r3, r3, #10
 80013c4:	4013      	ands	r3, r2
 80013c6:	d003      	beq.n	80013d0 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 80013c8:	693a      	ldr	r2, [r7, #16]
 80013ca:	68fb      	ldr	r3, [r7, #12]
 80013cc:	4313      	orrs	r3, r2
 80013ce:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80013d0:	4b22      	ldr	r3, [pc, #136]	; (800145c <HAL_GPIO_Init+0x2dc>)
 80013d2:	693a      	ldr	r2, [r7, #16]
 80013d4:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80013d6:	4b21      	ldr	r3, [pc, #132]	; (800145c <HAL_GPIO_Init+0x2dc>)
 80013d8:	689b      	ldr	r3, [r3, #8]
 80013da:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80013dc:	68fb      	ldr	r3, [r7, #12]
 80013de:	43da      	mvns	r2, r3
 80013e0:	693b      	ldr	r3, [r7, #16]
 80013e2:	4013      	ands	r3, r2
 80013e4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80013e6:	683b      	ldr	r3, [r7, #0]
 80013e8:	685a      	ldr	r2, [r3, #4]
 80013ea:	2380      	movs	r3, #128	; 0x80
 80013ec:	035b      	lsls	r3, r3, #13
 80013ee:	4013      	ands	r3, r2
 80013f0:	d003      	beq.n	80013fa <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 80013f2:	693a      	ldr	r2, [r7, #16]
 80013f4:	68fb      	ldr	r3, [r7, #12]
 80013f6:	4313      	orrs	r3, r2
 80013f8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80013fa:	4b18      	ldr	r3, [pc, #96]	; (800145c <HAL_GPIO_Init+0x2dc>)
 80013fc:	693a      	ldr	r2, [r7, #16]
 80013fe:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001400:	4b16      	ldr	r3, [pc, #88]	; (800145c <HAL_GPIO_Init+0x2dc>)
 8001402:	68db      	ldr	r3, [r3, #12]
 8001404:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001406:	68fb      	ldr	r3, [r7, #12]
 8001408:	43da      	mvns	r2, r3
 800140a:	693b      	ldr	r3, [r7, #16]
 800140c:	4013      	ands	r3, r2
 800140e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001410:	683b      	ldr	r3, [r7, #0]
 8001412:	685a      	ldr	r2, [r3, #4]
 8001414:	2380      	movs	r3, #128	; 0x80
 8001416:	039b      	lsls	r3, r3, #14
 8001418:	4013      	ands	r3, r2
 800141a:	d003      	beq.n	8001424 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 800141c:	693a      	ldr	r2, [r7, #16]
 800141e:	68fb      	ldr	r3, [r7, #12]
 8001420:	4313      	orrs	r3, r2
 8001422:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001424:	4b0d      	ldr	r3, [pc, #52]	; (800145c <HAL_GPIO_Init+0x2dc>)
 8001426:	693a      	ldr	r2, [r7, #16]
 8001428:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 800142a:	697b      	ldr	r3, [r7, #20]
 800142c:	3301      	adds	r3, #1
 800142e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001430:	683b      	ldr	r3, [r7, #0]
 8001432:	681a      	ldr	r2, [r3, #0]
 8001434:	697b      	ldr	r3, [r7, #20]
 8001436:	40da      	lsrs	r2, r3
 8001438:	1e13      	subs	r3, r2, #0
 800143a:	d000      	beq.n	800143e <HAL_GPIO_Init+0x2be>
 800143c:	e6a8      	b.n	8001190 <HAL_GPIO_Init+0x10>
  } 
}
 800143e:	46c0      	nop			; (mov r8, r8)
 8001440:	46c0      	nop			; (mov r8, r8)
 8001442:	46bd      	mov	sp, r7
 8001444:	b006      	add	sp, #24
 8001446:	bd80      	pop	{r7, pc}
 8001448:	40021000 	.word	0x40021000
 800144c:	40010000 	.word	0x40010000
 8001450:	48000400 	.word	0x48000400
 8001454:	48000800 	.word	0x48000800
 8001458:	48000c00 	.word	0x48000c00
 800145c:	40010400 	.word	0x40010400

08001460 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	b082      	sub	sp, #8
 8001464:	af00      	add	r7, sp, #0
 8001466:	6078      	str	r0, [r7, #4]
 8001468:	0008      	movs	r0, r1
 800146a:	0011      	movs	r1, r2
 800146c:	1cbb      	adds	r3, r7, #2
 800146e:	1c02      	adds	r2, r0, #0
 8001470:	801a      	strh	r2, [r3, #0]
 8001472:	1c7b      	adds	r3, r7, #1
 8001474:	1c0a      	adds	r2, r1, #0
 8001476:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001478:	1c7b      	adds	r3, r7, #1
 800147a:	781b      	ldrb	r3, [r3, #0]
 800147c:	2b00      	cmp	r3, #0
 800147e:	d004      	beq.n	800148a <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001480:	1cbb      	adds	r3, r7, #2
 8001482:	881a      	ldrh	r2, [r3, #0]
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001488:	e003      	b.n	8001492 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800148a:	1cbb      	adds	r3, r7, #2
 800148c:	881a      	ldrh	r2, [r3, #0]
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001492:	46c0      	nop			; (mov r8, r8)
 8001494:	46bd      	mov	sp, r7
 8001496:	b002      	add	sp, #8
 8001498:	bd80      	pop	{r7, pc}
	...

0800149c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800149c:	b580      	push	{r7, lr}
 800149e:	b082      	sub	sp, #8
 80014a0:	af00      	add	r7, sp, #0
 80014a2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d101      	bne.n	80014ae <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80014aa:	2301      	movs	r3, #1
 80014ac:	e082      	b.n	80015b4 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	2241      	movs	r2, #65	; 0x41
 80014b2:	5c9b      	ldrb	r3, [r3, r2]
 80014b4:	b2db      	uxtb	r3, r3
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d107      	bne.n	80014ca <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	2240      	movs	r2, #64	; 0x40
 80014be:	2100      	movs	r1, #0
 80014c0:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	0018      	movs	r0, r3
 80014c6:	f7ff f9b9 	bl	800083c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	2241      	movs	r2, #65	; 0x41
 80014ce:	2124      	movs	r1, #36	; 0x24
 80014d0:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	681a      	ldr	r2, [r3, #0]
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	2101      	movs	r1, #1
 80014de:	438a      	bics	r2, r1
 80014e0:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	685a      	ldr	r2, [r3, #4]
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	4934      	ldr	r1, [pc, #208]	; (80015bc <HAL_I2C_Init+0x120>)
 80014ec:	400a      	ands	r2, r1
 80014ee:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	689a      	ldr	r2, [r3, #8]
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	4931      	ldr	r1, [pc, #196]	; (80015c0 <HAL_I2C_Init+0x124>)
 80014fc:	400a      	ands	r2, r1
 80014fe:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	68db      	ldr	r3, [r3, #12]
 8001504:	2b01      	cmp	r3, #1
 8001506:	d108      	bne.n	800151a <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	689a      	ldr	r2, [r3, #8]
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	2180      	movs	r1, #128	; 0x80
 8001512:	0209      	lsls	r1, r1, #8
 8001514:	430a      	orrs	r2, r1
 8001516:	609a      	str	r2, [r3, #8]
 8001518:	e007      	b.n	800152a <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	689a      	ldr	r2, [r3, #8]
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	2184      	movs	r1, #132	; 0x84
 8001524:	0209      	lsls	r1, r1, #8
 8001526:	430a      	orrs	r2, r1
 8001528:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	68db      	ldr	r3, [r3, #12]
 800152e:	2b02      	cmp	r3, #2
 8001530:	d104      	bne.n	800153c <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	2280      	movs	r2, #128	; 0x80
 8001538:	0112      	lsls	r2, r2, #4
 800153a:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	685a      	ldr	r2, [r3, #4]
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	491f      	ldr	r1, [pc, #124]	; (80015c4 <HAL_I2C_Init+0x128>)
 8001548:	430a      	orrs	r2, r1
 800154a:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	68da      	ldr	r2, [r3, #12]
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	491a      	ldr	r1, [pc, #104]	; (80015c0 <HAL_I2C_Init+0x124>)
 8001558:	400a      	ands	r2, r1
 800155a:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	691a      	ldr	r2, [r3, #16]
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	695b      	ldr	r3, [r3, #20]
 8001564:	431a      	orrs	r2, r3
 8001566:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	699b      	ldr	r3, [r3, #24]
 800156c:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	430a      	orrs	r2, r1
 8001574:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	69d9      	ldr	r1, [r3, #28]
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	6a1a      	ldr	r2, [r3, #32]
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	430a      	orrs	r2, r1
 8001584:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	681a      	ldr	r2, [r3, #0]
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	2101      	movs	r1, #1
 8001592:	430a      	orrs	r2, r1
 8001594:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	2200      	movs	r2, #0
 800159a:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	2241      	movs	r2, #65	; 0x41
 80015a0:	2120      	movs	r1, #32
 80015a2:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	2200      	movs	r2, #0
 80015a8:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	2242      	movs	r2, #66	; 0x42
 80015ae:	2100      	movs	r1, #0
 80015b0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80015b2:	2300      	movs	r3, #0
}
 80015b4:	0018      	movs	r0, r3
 80015b6:	46bd      	mov	sp, r7
 80015b8:	b002      	add	sp, #8
 80015ba:	bd80      	pop	{r7, pc}
 80015bc:	f0ffffff 	.word	0xf0ffffff
 80015c0:	ffff7fff 	.word	0xffff7fff
 80015c4:	02008000 	.word	0x02008000

080015c8 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 80015c8:	b590      	push	{r4, r7, lr}
 80015ca:	b089      	sub	sp, #36	; 0x24
 80015cc:	af02      	add	r7, sp, #8
 80015ce:	60f8      	str	r0, [r7, #12]
 80015d0:	0008      	movs	r0, r1
 80015d2:	607a      	str	r2, [r7, #4]
 80015d4:	0019      	movs	r1, r3
 80015d6:	230a      	movs	r3, #10
 80015d8:	18fb      	adds	r3, r7, r3
 80015da:	1c02      	adds	r2, r0, #0
 80015dc:	801a      	strh	r2, [r3, #0]
 80015de:	2308      	movs	r3, #8
 80015e0:	18fb      	adds	r3, r7, r3
 80015e2:	1c0a      	adds	r2, r1, #0
 80015e4:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80015e6:	68fb      	ldr	r3, [r7, #12]
 80015e8:	2241      	movs	r2, #65	; 0x41
 80015ea:	5c9b      	ldrb	r3, [r3, r2]
 80015ec:	b2db      	uxtb	r3, r3
 80015ee:	2b20      	cmp	r3, #32
 80015f0:	d000      	beq.n	80015f4 <HAL_I2C_Master_Transmit+0x2c>
 80015f2:	e0e7      	b.n	80017c4 <HAL_I2C_Master_Transmit+0x1fc>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80015f4:	68fb      	ldr	r3, [r7, #12]
 80015f6:	2240      	movs	r2, #64	; 0x40
 80015f8:	5c9b      	ldrb	r3, [r3, r2]
 80015fa:	2b01      	cmp	r3, #1
 80015fc:	d101      	bne.n	8001602 <HAL_I2C_Master_Transmit+0x3a>
 80015fe:	2302      	movs	r3, #2
 8001600:	e0e1      	b.n	80017c6 <HAL_I2C_Master_Transmit+0x1fe>
 8001602:	68fb      	ldr	r3, [r7, #12]
 8001604:	2240      	movs	r2, #64	; 0x40
 8001606:	2101      	movs	r1, #1
 8001608:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800160a:	f7ff faa1 	bl	8000b50 <HAL_GetTick>
 800160e:	0003      	movs	r3, r0
 8001610:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001612:	2380      	movs	r3, #128	; 0x80
 8001614:	0219      	lsls	r1, r3, #8
 8001616:	68f8      	ldr	r0, [r7, #12]
 8001618:	697b      	ldr	r3, [r7, #20]
 800161a:	9300      	str	r3, [sp, #0]
 800161c:	2319      	movs	r3, #25
 800161e:	2201      	movs	r2, #1
 8001620:	f000 fa8e 	bl	8001b40 <I2C_WaitOnFlagUntilTimeout>
 8001624:	1e03      	subs	r3, r0, #0
 8001626:	d001      	beq.n	800162c <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 8001628:	2301      	movs	r3, #1
 800162a:	e0cc      	b.n	80017c6 <HAL_I2C_Master_Transmit+0x1fe>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800162c:	68fb      	ldr	r3, [r7, #12]
 800162e:	2241      	movs	r2, #65	; 0x41
 8001630:	2121      	movs	r1, #33	; 0x21
 8001632:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8001634:	68fb      	ldr	r3, [r7, #12]
 8001636:	2242      	movs	r2, #66	; 0x42
 8001638:	2110      	movs	r1, #16
 800163a:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800163c:	68fb      	ldr	r3, [r7, #12]
 800163e:	2200      	movs	r2, #0
 8001640:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001642:	68fb      	ldr	r3, [r7, #12]
 8001644:	687a      	ldr	r2, [r7, #4]
 8001646:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8001648:	68fb      	ldr	r3, [r7, #12]
 800164a:	2208      	movs	r2, #8
 800164c:	18ba      	adds	r2, r7, r2
 800164e:	8812      	ldrh	r2, [r2, #0]
 8001650:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8001652:	68fb      	ldr	r3, [r7, #12]
 8001654:	2200      	movs	r2, #0
 8001656:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001658:	68fb      	ldr	r3, [r7, #12]
 800165a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800165c:	b29b      	uxth	r3, r3
 800165e:	2bff      	cmp	r3, #255	; 0xff
 8001660:	d911      	bls.n	8001686 <HAL_I2C_Master_Transmit+0xbe>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001662:	68fb      	ldr	r3, [r7, #12]
 8001664:	22ff      	movs	r2, #255	; 0xff
 8001666:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001668:	68fb      	ldr	r3, [r7, #12]
 800166a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800166c:	b2da      	uxtb	r2, r3
 800166e:	2380      	movs	r3, #128	; 0x80
 8001670:	045c      	lsls	r4, r3, #17
 8001672:	230a      	movs	r3, #10
 8001674:	18fb      	adds	r3, r7, r3
 8001676:	8819      	ldrh	r1, [r3, #0]
 8001678:	68f8      	ldr	r0, [r7, #12]
 800167a:	4b55      	ldr	r3, [pc, #340]	; (80017d0 <HAL_I2C_Master_Transmit+0x208>)
 800167c:	9300      	str	r3, [sp, #0]
 800167e:	0023      	movs	r3, r4
 8001680:	f000 fb92 	bl	8001da8 <I2C_TransferConfig>
 8001684:	e075      	b.n	8001772 <HAL_I2C_Master_Transmit+0x1aa>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001686:	68fb      	ldr	r3, [r7, #12]
 8001688:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800168a:	b29a      	uxth	r2, r3
 800168c:	68fb      	ldr	r3, [r7, #12]
 800168e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001690:	68fb      	ldr	r3, [r7, #12]
 8001692:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001694:	b2da      	uxtb	r2, r3
 8001696:	2380      	movs	r3, #128	; 0x80
 8001698:	049c      	lsls	r4, r3, #18
 800169a:	230a      	movs	r3, #10
 800169c:	18fb      	adds	r3, r7, r3
 800169e:	8819      	ldrh	r1, [r3, #0]
 80016a0:	68f8      	ldr	r0, [r7, #12]
 80016a2:	4b4b      	ldr	r3, [pc, #300]	; (80017d0 <HAL_I2C_Master_Transmit+0x208>)
 80016a4:	9300      	str	r3, [sp, #0]
 80016a6:	0023      	movs	r3, r4
 80016a8:	f000 fb7e 	bl	8001da8 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 80016ac:	e061      	b.n	8001772 <HAL_I2C_Master_Transmit+0x1aa>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80016ae:	697a      	ldr	r2, [r7, #20]
 80016b0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80016b2:	68fb      	ldr	r3, [r7, #12]
 80016b4:	0018      	movs	r0, r3
 80016b6:	f000 fa82 	bl	8001bbe <I2C_WaitOnTXISFlagUntilTimeout>
 80016ba:	1e03      	subs	r3, r0, #0
 80016bc:	d001      	beq.n	80016c2 <HAL_I2C_Master_Transmit+0xfa>
      {
        return HAL_ERROR;
 80016be:	2301      	movs	r3, #1
 80016c0:	e081      	b.n	80017c6 <HAL_I2C_Master_Transmit+0x1fe>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80016c2:	68fb      	ldr	r3, [r7, #12]
 80016c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016c6:	781a      	ldrb	r2, [r3, #0]
 80016c8:	68fb      	ldr	r3, [r7, #12]
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80016ce:	68fb      	ldr	r3, [r7, #12]
 80016d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016d2:	1c5a      	adds	r2, r3, #1
 80016d4:	68fb      	ldr	r3, [r7, #12]
 80016d6:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80016d8:	68fb      	ldr	r3, [r7, #12]
 80016da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80016dc:	b29b      	uxth	r3, r3
 80016de:	3b01      	subs	r3, #1
 80016e0:	b29a      	uxth	r2, r3
 80016e2:	68fb      	ldr	r3, [r7, #12]
 80016e4:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80016e6:	68fb      	ldr	r3, [r7, #12]
 80016e8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80016ea:	3b01      	subs	r3, #1
 80016ec:	b29a      	uxth	r2, r3
 80016ee:	68fb      	ldr	r3, [r7, #12]
 80016f0:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80016f2:	68fb      	ldr	r3, [r7, #12]
 80016f4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80016f6:	b29b      	uxth	r3, r3
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d03a      	beq.n	8001772 <HAL_I2C_Master_Transmit+0x1aa>
 80016fc:	68fb      	ldr	r3, [r7, #12]
 80016fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001700:	2b00      	cmp	r3, #0
 8001702:	d136      	bne.n	8001772 <HAL_I2C_Master_Transmit+0x1aa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001704:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001706:	68f8      	ldr	r0, [r7, #12]
 8001708:	697b      	ldr	r3, [r7, #20]
 800170a:	9300      	str	r3, [sp, #0]
 800170c:	0013      	movs	r3, r2
 800170e:	2200      	movs	r2, #0
 8001710:	2180      	movs	r1, #128	; 0x80
 8001712:	f000 fa15 	bl	8001b40 <I2C_WaitOnFlagUntilTimeout>
 8001716:	1e03      	subs	r3, r0, #0
 8001718:	d001      	beq.n	800171e <HAL_I2C_Master_Transmit+0x156>
        {
          return HAL_ERROR;
 800171a:	2301      	movs	r3, #1
 800171c:	e053      	b.n	80017c6 <HAL_I2C_Master_Transmit+0x1fe>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800171e:	68fb      	ldr	r3, [r7, #12]
 8001720:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001722:	b29b      	uxth	r3, r3
 8001724:	2bff      	cmp	r3, #255	; 0xff
 8001726:	d911      	bls.n	800174c <HAL_I2C_Master_Transmit+0x184>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001728:	68fb      	ldr	r3, [r7, #12]
 800172a:	22ff      	movs	r2, #255	; 0xff
 800172c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800172e:	68fb      	ldr	r3, [r7, #12]
 8001730:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001732:	b2da      	uxtb	r2, r3
 8001734:	2380      	movs	r3, #128	; 0x80
 8001736:	045c      	lsls	r4, r3, #17
 8001738:	230a      	movs	r3, #10
 800173a:	18fb      	adds	r3, r7, r3
 800173c:	8819      	ldrh	r1, [r3, #0]
 800173e:	68f8      	ldr	r0, [r7, #12]
 8001740:	2300      	movs	r3, #0
 8001742:	9300      	str	r3, [sp, #0]
 8001744:	0023      	movs	r3, r4
 8001746:	f000 fb2f 	bl	8001da8 <I2C_TransferConfig>
 800174a:	e012      	b.n	8001772 <HAL_I2C_Master_Transmit+0x1aa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800174c:	68fb      	ldr	r3, [r7, #12]
 800174e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001750:	b29a      	uxth	r2, r3
 8001752:	68fb      	ldr	r3, [r7, #12]
 8001754:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001756:	68fb      	ldr	r3, [r7, #12]
 8001758:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800175a:	b2da      	uxtb	r2, r3
 800175c:	2380      	movs	r3, #128	; 0x80
 800175e:	049c      	lsls	r4, r3, #18
 8001760:	230a      	movs	r3, #10
 8001762:	18fb      	adds	r3, r7, r3
 8001764:	8819      	ldrh	r1, [r3, #0]
 8001766:	68f8      	ldr	r0, [r7, #12]
 8001768:	2300      	movs	r3, #0
 800176a:	9300      	str	r3, [sp, #0]
 800176c:	0023      	movs	r3, r4
 800176e:	f000 fb1b 	bl	8001da8 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8001772:	68fb      	ldr	r3, [r7, #12]
 8001774:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001776:	b29b      	uxth	r3, r3
 8001778:	2b00      	cmp	r3, #0
 800177a:	d198      	bne.n	80016ae <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800177c:	697a      	ldr	r2, [r7, #20]
 800177e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001780:	68fb      	ldr	r3, [r7, #12]
 8001782:	0018      	movs	r0, r3
 8001784:	f000 fa5a 	bl	8001c3c <I2C_WaitOnSTOPFlagUntilTimeout>
 8001788:	1e03      	subs	r3, r0, #0
 800178a:	d001      	beq.n	8001790 <HAL_I2C_Master_Transmit+0x1c8>
    {
      return HAL_ERROR;
 800178c:	2301      	movs	r3, #1
 800178e:	e01a      	b.n	80017c6 <HAL_I2C_Master_Transmit+0x1fe>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001790:	68fb      	ldr	r3, [r7, #12]
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	2220      	movs	r2, #32
 8001796:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001798:	68fb      	ldr	r3, [r7, #12]
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	685a      	ldr	r2, [r3, #4]
 800179e:	68fb      	ldr	r3, [r7, #12]
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	490c      	ldr	r1, [pc, #48]	; (80017d4 <HAL_I2C_Master_Transmit+0x20c>)
 80017a4:	400a      	ands	r2, r1
 80017a6:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80017a8:	68fb      	ldr	r3, [r7, #12]
 80017aa:	2241      	movs	r2, #65	; 0x41
 80017ac:	2120      	movs	r1, #32
 80017ae:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80017b0:	68fb      	ldr	r3, [r7, #12]
 80017b2:	2242      	movs	r2, #66	; 0x42
 80017b4:	2100      	movs	r1, #0
 80017b6:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80017b8:	68fb      	ldr	r3, [r7, #12]
 80017ba:	2240      	movs	r2, #64	; 0x40
 80017bc:	2100      	movs	r1, #0
 80017be:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80017c0:	2300      	movs	r3, #0
 80017c2:	e000      	b.n	80017c6 <HAL_I2C_Master_Transmit+0x1fe>
  }
  else
  {
    return HAL_BUSY;
 80017c4:	2302      	movs	r3, #2
  }
}
 80017c6:	0018      	movs	r0, r3
 80017c8:	46bd      	mov	sp, r7
 80017ca:	b007      	add	sp, #28
 80017cc:	bd90      	pop	{r4, r7, pc}
 80017ce:	46c0      	nop			; (mov r8, r8)
 80017d0:	80002000 	.word	0x80002000
 80017d4:	fe00e800 	.word	0xfe00e800

080017d8 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80017d8:	b590      	push	{r4, r7, lr}
 80017da:	b089      	sub	sp, #36	; 0x24
 80017dc:	af02      	add	r7, sp, #8
 80017de:	60f8      	str	r0, [r7, #12]
 80017e0:	000c      	movs	r4, r1
 80017e2:	0010      	movs	r0, r2
 80017e4:	0019      	movs	r1, r3
 80017e6:	230a      	movs	r3, #10
 80017e8:	18fb      	adds	r3, r7, r3
 80017ea:	1c22      	adds	r2, r4, #0
 80017ec:	801a      	strh	r2, [r3, #0]
 80017ee:	2308      	movs	r3, #8
 80017f0:	18fb      	adds	r3, r7, r3
 80017f2:	1c02      	adds	r2, r0, #0
 80017f4:	801a      	strh	r2, [r3, #0]
 80017f6:	1dbb      	adds	r3, r7, #6
 80017f8:	1c0a      	adds	r2, r1, #0
 80017fa:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80017fc:	68fb      	ldr	r3, [r7, #12]
 80017fe:	2241      	movs	r2, #65	; 0x41
 8001800:	5c9b      	ldrb	r3, [r3, r2]
 8001802:	b2db      	uxtb	r3, r3
 8001804:	2b20      	cmp	r3, #32
 8001806:	d000      	beq.n	800180a <HAL_I2C_Mem_Write+0x32>
 8001808:	e10c      	b.n	8001a24 <HAL_I2C_Mem_Write+0x24c>
  {
    if ((pData == NULL) || (Size == 0U))
 800180a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800180c:	2b00      	cmp	r3, #0
 800180e:	d004      	beq.n	800181a <HAL_I2C_Mem_Write+0x42>
 8001810:	232c      	movs	r3, #44	; 0x2c
 8001812:	18fb      	adds	r3, r7, r3
 8001814:	881b      	ldrh	r3, [r3, #0]
 8001816:	2b00      	cmp	r3, #0
 8001818:	d105      	bne.n	8001826 <HAL_I2C_Mem_Write+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800181a:	68fb      	ldr	r3, [r7, #12]
 800181c:	2280      	movs	r2, #128	; 0x80
 800181e:	0092      	lsls	r2, r2, #2
 8001820:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8001822:	2301      	movs	r3, #1
 8001824:	e0ff      	b.n	8001a26 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001826:	68fb      	ldr	r3, [r7, #12]
 8001828:	2240      	movs	r2, #64	; 0x40
 800182a:	5c9b      	ldrb	r3, [r3, r2]
 800182c:	2b01      	cmp	r3, #1
 800182e:	d101      	bne.n	8001834 <HAL_I2C_Mem_Write+0x5c>
 8001830:	2302      	movs	r3, #2
 8001832:	e0f8      	b.n	8001a26 <HAL_I2C_Mem_Write+0x24e>
 8001834:	68fb      	ldr	r3, [r7, #12]
 8001836:	2240      	movs	r2, #64	; 0x40
 8001838:	2101      	movs	r1, #1
 800183a:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800183c:	f7ff f988 	bl	8000b50 <HAL_GetTick>
 8001840:	0003      	movs	r3, r0
 8001842:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001844:	2380      	movs	r3, #128	; 0x80
 8001846:	0219      	lsls	r1, r3, #8
 8001848:	68f8      	ldr	r0, [r7, #12]
 800184a:	697b      	ldr	r3, [r7, #20]
 800184c:	9300      	str	r3, [sp, #0]
 800184e:	2319      	movs	r3, #25
 8001850:	2201      	movs	r2, #1
 8001852:	f000 f975 	bl	8001b40 <I2C_WaitOnFlagUntilTimeout>
 8001856:	1e03      	subs	r3, r0, #0
 8001858:	d001      	beq.n	800185e <HAL_I2C_Mem_Write+0x86>
    {
      return HAL_ERROR;
 800185a:	2301      	movs	r3, #1
 800185c:	e0e3      	b.n	8001a26 <HAL_I2C_Mem_Write+0x24e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800185e:	68fb      	ldr	r3, [r7, #12]
 8001860:	2241      	movs	r2, #65	; 0x41
 8001862:	2121      	movs	r1, #33	; 0x21
 8001864:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001866:	68fb      	ldr	r3, [r7, #12]
 8001868:	2242      	movs	r2, #66	; 0x42
 800186a:	2140      	movs	r1, #64	; 0x40
 800186c:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800186e:	68fb      	ldr	r3, [r7, #12]
 8001870:	2200      	movs	r2, #0
 8001872:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001874:	68fb      	ldr	r3, [r7, #12]
 8001876:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001878:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800187a:	68fb      	ldr	r3, [r7, #12]
 800187c:	222c      	movs	r2, #44	; 0x2c
 800187e:	18ba      	adds	r2, r7, r2
 8001880:	8812      	ldrh	r2, [r2, #0]
 8001882:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8001884:	68fb      	ldr	r3, [r7, #12]
 8001886:	2200      	movs	r2, #0
 8001888:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800188a:	1dbb      	adds	r3, r7, #6
 800188c:	881c      	ldrh	r4, [r3, #0]
 800188e:	2308      	movs	r3, #8
 8001890:	18fb      	adds	r3, r7, r3
 8001892:	881a      	ldrh	r2, [r3, #0]
 8001894:	230a      	movs	r3, #10
 8001896:	18fb      	adds	r3, r7, r3
 8001898:	8819      	ldrh	r1, [r3, #0]
 800189a:	68f8      	ldr	r0, [r7, #12]
 800189c:	697b      	ldr	r3, [r7, #20]
 800189e:	9301      	str	r3, [sp, #4]
 80018a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80018a2:	9300      	str	r3, [sp, #0]
 80018a4:	0023      	movs	r3, r4
 80018a6:	f000 f8c5 	bl	8001a34 <I2C_RequestMemoryWrite>
 80018aa:	1e03      	subs	r3, r0, #0
 80018ac:	d005      	beq.n	80018ba <HAL_I2C_Mem_Write+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80018ae:	68fb      	ldr	r3, [r7, #12]
 80018b0:	2240      	movs	r2, #64	; 0x40
 80018b2:	2100      	movs	r1, #0
 80018b4:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 80018b6:	2301      	movs	r3, #1
 80018b8:	e0b5      	b.n	8001a26 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80018ba:	68fb      	ldr	r3, [r7, #12]
 80018bc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80018be:	b29b      	uxth	r3, r3
 80018c0:	2bff      	cmp	r3, #255	; 0xff
 80018c2:	d911      	bls.n	80018e8 <HAL_I2C_Mem_Write+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80018c4:	68fb      	ldr	r3, [r7, #12]
 80018c6:	22ff      	movs	r2, #255	; 0xff
 80018c8:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80018ca:	68fb      	ldr	r3, [r7, #12]
 80018cc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80018ce:	b2da      	uxtb	r2, r3
 80018d0:	2380      	movs	r3, #128	; 0x80
 80018d2:	045c      	lsls	r4, r3, #17
 80018d4:	230a      	movs	r3, #10
 80018d6:	18fb      	adds	r3, r7, r3
 80018d8:	8819      	ldrh	r1, [r3, #0]
 80018da:	68f8      	ldr	r0, [r7, #12]
 80018dc:	2300      	movs	r3, #0
 80018de:	9300      	str	r3, [sp, #0]
 80018e0:	0023      	movs	r3, r4
 80018e2:	f000 fa61 	bl	8001da8 <I2C_TransferConfig>
 80018e6:	e012      	b.n	800190e <HAL_I2C_Mem_Write+0x136>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80018e8:	68fb      	ldr	r3, [r7, #12]
 80018ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80018ec:	b29a      	uxth	r2, r3
 80018ee:	68fb      	ldr	r3, [r7, #12]
 80018f0:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80018f2:	68fb      	ldr	r3, [r7, #12]
 80018f4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80018f6:	b2da      	uxtb	r2, r3
 80018f8:	2380      	movs	r3, #128	; 0x80
 80018fa:	049c      	lsls	r4, r3, #18
 80018fc:	230a      	movs	r3, #10
 80018fe:	18fb      	adds	r3, r7, r3
 8001900:	8819      	ldrh	r1, [r3, #0]
 8001902:	68f8      	ldr	r0, [r7, #12]
 8001904:	2300      	movs	r3, #0
 8001906:	9300      	str	r3, [sp, #0]
 8001908:	0023      	movs	r3, r4
 800190a:	f000 fa4d 	bl	8001da8 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800190e:	697a      	ldr	r2, [r7, #20]
 8001910:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001912:	68fb      	ldr	r3, [r7, #12]
 8001914:	0018      	movs	r0, r3
 8001916:	f000 f952 	bl	8001bbe <I2C_WaitOnTXISFlagUntilTimeout>
 800191a:	1e03      	subs	r3, r0, #0
 800191c:	d001      	beq.n	8001922 <HAL_I2C_Mem_Write+0x14a>
      {
        return HAL_ERROR;
 800191e:	2301      	movs	r3, #1
 8001920:	e081      	b.n	8001a26 <HAL_I2C_Mem_Write+0x24e>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001922:	68fb      	ldr	r3, [r7, #12]
 8001924:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001926:	781a      	ldrb	r2, [r3, #0]
 8001928:	68fb      	ldr	r3, [r7, #12]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800192e:	68fb      	ldr	r3, [r7, #12]
 8001930:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001932:	1c5a      	adds	r2, r3, #1
 8001934:	68fb      	ldr	r3, [r7, #12]
 8001936:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8001938:	68fb      	ldr	r3, [r7, #12]
 800193a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800193c:	b29b      	uxth	r3, r3
 800193e:	3b01      	subs	r3, #1
 8001940:	b29a      	uxth	r2, r3
 8001942:	68fb      	ldr	r3, [r7, #12]
 8001944:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8001946:	68fb      	ldr	r3, [r7, #12]
 8001948:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800194a:	3b01      	subs	r3, #1
 800194c:	b29a      	uxth	r2, r3
 800194e:	68fb      	ldr	r3, [r7, #12]
 8001950:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001952:	68fb      	ldr	r3, [r7, #12]
 8001954:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001956:	b29b      	uxth	r3, r3
 8001958:	2b00      	cmp	r3, #0
 800195a:	d03a      	beq.n	80019d2 <HAL_I2C_Mem_Write+0x1fa>
 800195c:	68fb      	ldr	r3, [r7, #12]
 800195e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001960:	2b00      	cmp	r3, #0
 8001962:	d136      	bne.n	80019d2 <HAL_I2C_Mem_Write+0x1fa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001964:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001966:	68f8      	ldr	r0, [r7, #12]
 8001968:	697b      	ldr	r3, [r7, #20]
 800196a:	9300      	str	r3, [sp, #0]
 800196c:	0013      	movs	r3, r2
 800196e:	2200      	movs	r2, #0
 8001970:	2180      	movs	r1, #128	; 0x80
 8001972:	f000 f8e5 	bl	8001b40 <I2C_WaitOnFlagUntilTimeout>
 8001976:	1e03      	subs	r3, r0, #0
 8001978:	d001      	beq.n	800197e <HAL_I2C_Mem_Write+0x1a6>
        {
          return HAL_ERROR;
 800197a:	2301      	movs	r3, #1
 800197c:	e053      	b.n	8001a26 <HAL_I2C_Mem_Write+0x24e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800197e:	68fb      	ldr	r3, [r7, #12]
 8001980:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001982:	b29b      	uxth	r3, r3
 8001984:	2bff      	cmp	r3, #255	; 0xff
 8001986:	d911      	bls.n	80019ac <HAL_I2C_Mem_Write+0x1d4>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001988:	68fb      	ldr	r3, [r7, #12]
 800198a:	22ff      	movs	r2, #255	; 0xff
 800198c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800198e:	68fb      	ldr	r3, [r7, #12]
 8001990:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001992:	b2da      	uxtb	r2, r3
 8001994:	2380      	movs	r3, #128	; 0x80
 8001996:	045c      	lsls	r4, r3, #17
 8001998:	230a      	movs	r3, #10
 800199a:	18fb      	adds	r3, r7, r3
 800199c:	8819      	ldrh	r1, [r3, #0]
 800199e:	68f8      	ldr	r0, [r7, #12]
 80019a0:	2300      	movs	r3, #0
 80019a2:	9300      	str	r3, [sp, #0]
 80019a4:	0023      	movs	r3, r4
 80019a6:	f000 f9ff 	bl	8001da8 <I2C_TransferConfig>
 80019aa:	e012      	b.n	80019d2 <HAL_I2C_Mem_Write+0x1fa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80019ac:	68fb      	ldr	r3, [r7, #12]
 80019ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80019b0:	b29a      	uxth	r2, r3
 80019b2:	68fb      	ldr	r3, [r7, #12]
 80019b4:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80019b6:	68fb      	ldr	r3, [r7, #12]
 80019b8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80019ba:	b2da      	uxtb	r2, r3
 80019bc:	2380      	movs	r3, #128	; 0x80
 80019be:	049c      	lsls	r4, r3, #18
 80019c0:	230a      	movs	r3, #10
 80019c2:	18fb      	adds	r3, r7, r3
 80019c4:	8819      	ldrh	r1, [r3, #0]
 80019c6:	68f8      	ldr	r0, [r7, #12]
 80019c8:	2300      	movs	r3, #0
 80019ca:	9300      	str	r3, [sp, #0]
 80019cc:	0023      	movs	r3, r4
 80019ce:	f000 f9eb 	bl	8001da8 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 80019d2:	68fb      	ldr	r3, [r7, #12]
 80019d4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80019d6:	b29b      	uxth	r3, r3
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d198      	bne.n	800190e <HAL_I2C_Mem_Write+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80019dc:	697a      	ldr	r2, [r7, #20]
 80019de:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80019e0:	68fb      	ldr	r3, [r7, #12]
 80019e2:	0018      	movs	r0, r3
 80019e4:	f000 f92a 	bl	8001c3c <I2C_WaitOnSTOPFlagUntilTimeout>
 80019e8:	1e03      	subs	r3, r0, #0
 80019ea:	d001      	beq.n	80019f0 <HAL_I2C_Mem_Write+0x218>
    {
      return HAL_ERROR;
 80019ec:	2301      	movs	r3, #1
 80019ee:	e01a      	b.n	8001a26 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80019f0:	68fb      	ldr	r3, [r7, #12]
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	2220      	movs	r2, #32
 80019f6:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80019f8:	68fb      	ldr	r3, [r7, #12]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	685a      	ldr	r2, [r3, #4]
 80019fe:	68fb      	ldr	r3, [r7, #12]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	490b      	ldr	r1, [pc, #44]	; (8001a30 <HAL_I2C_Mem_Write+0x258>)
 8001a04:	400a      	ands	r2, r1
 8001a06:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001a08:	68fb      	ldr	r3, [r7, #12]
 8001a0a:	2241      	movs	r2, #65	; 0x41
 8001a0c:	2120      	movs	r1, #32
 8001a0e:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001a10:	68fb      	ldr	r3, [r7, #12]
 8001a12:	2242      	movs	r2, #66	; 0x42
 8001a14:	2100      	movs	r1, #0
 8001a16:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001a18:	68fb      	ldr	r3, [r7, #12]
 8001a1a:	2240      	movs	r2, #64	; 0x40
 8001a1c:	2100      	movs	r1, #0
 8001a1e:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001a20:	2300      	movs	r3, #0
 8001a22:	e000      	b.n	8001a26 <HAL_I2C_Mem_Write+0x24e>
  }
  else
  {
    return HAL_BUSY;
 8001a24:	2302      	movs	r3, #2
  }
}
 8001a26:	0018      	movs	r0, r3
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	b007      	add	sp, #28
 8001a2c:	bd90      	pop	{r4, r7, pc}
 8001a2e:	46c0      	nop			; (mov r8, r8)
 8001a30:	fe00e800 	.word	0xfe00e800

08001a34 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8001a34:	b5b0      	push	{r4, r5, r7, lr}
 8001a36:	b086      	sub	sp, #24
 8001a38:	af02      	add	r7, sp, #8
 8001a3a:	60f8      	str	r0, [r7, #12]
 8001a3c:	000c      	movs	r4, r1
 8001a3e:	0010      	movs	r0, r2
 8001a40:	0019      	movs	r1, r3
 8001a42:	250a      	movs	r5, #10
 8001a44:	197b      	adds	r3, r7, r5
 8001a46:	1c22      	adds	r2, r4, #0
 8001a48:	801a      	strh	r2, [r3, #0]
 8001a4a:	2308      	movs	r3, #8
 8001a4c:	18fb      	adds	r3, r7, r3
 8001a4e:	1c02      	adds	r2, r0, #0
 8001a50:	801a      	strh	r2, [r3, #0]
 8001a52:	1dbb      	adds	r3, r7, #6
 8001a54:	1c0a      	adds	r2, r1, #0
 8001a56:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8001a58:	1dbb      	adds	r3, r7, #6
 8001a5a:	881b      	ldrh	r3, [r3, #0]
 8001a5c:	b2da      	uxtb	r2, r3
 8001a5e:	2380      	movs	r3, #128	; 0x80
 8001a60:	045c      	lsls	r4, r3, #17
 8001a62:	197b      	adds	r3, r7, r5
 8001a64:	8819      	ldrh	r1, [r3, #0]
 8001a66:	68f8      	ldr	r0, [r7, #12]
 8001a68:	4b23      	ldr	r3, [pc, #140]	; (8001af8 <I2C_RequestMemoryWrite+0xc4>)
 8001a6a:	9300      	str	r3, [sp, #0]
 8001a6c:	0023      	movs	r3, r4
 8001a6e:	f000 f99b 	bl	8001da8 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001a72:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001a74:	6a39      	ldr	r1, [r7, #32]
 8001a76:	68fb      	ldr	r3, [r7, #12]
 8001a78:	0018      	movs	r0, r3
 8001a7a:	f000 f8a0 	bl	8001bbe <I2C_WaitOnTXISFlagUntilTimeout>
 8001a7e:	1e03      	subs	r3, r0, #0
 8001a80:	d001      	beq.n	8001a86 <I2C_RequestMemoryWrite+0x52>
  {
    return HAL_ERROR;
 8001a82:	2301      	movs	r3, #1
 8001a84:	e033      	b.n	8001aee <I2C_RequestMemoryWrite+0xba>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001a86:	1dbb      	adds	r3, r7, #6
 8001a88:	881b      	ldrh	r3, [r3, #0]
 8001a8a:	2b01      	cmp	r3, #1
 8001a8c:	d107      	bne.n	8001a9e <I2C_RequestMemoryWrite+0x6a>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001a8e:	2308      	movs	r3, #8
 8001a90:	18fb      	adds	r3, r7, r3
 8001a92:	881b      	ldrh	r3, [r3, #0]
 8001a94:	b2da      	uxtb	r2, r3
 8001a96:	68fb      	ldr	r3, [r7, #12]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	629a      	str	r2, [r3, #40]	; 0x28
 8001a9c:	e019      	b.n	8001ad2 <I2C_RequestMemoryWrite+0x9e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8001a9e:	2308      	movs	r3, #8
 8001aa0:	18fb      	adds	r3, r7, r3
 8001aa2:	881b      	ldrh	r3, [r3, #0]
 8001aa4:	0a1b      	lsrs	r3, r3, #8
 8001aa6:	b29b      	uxth	r3, r3
 8001aa8:	b2da      	uxtb	r2, r3
 8001aaa:	68fb      	ldr	r3, [r7, #12]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001ab0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001ab2:	6a39      	ldr	r1, [r7, #32]
 8001ab4:	68fb      	ldr	r3, [r7, #12]
 8001ab6:	0018      	movs	r0, r3
 8001ab8:	f000 f881 	bl	8001bbe <I2C_WaitOnTXISFlagUntilTimeout>
 8001abc:	1e03      	subs	r3, r0, #0
 8001abe:	d001      	beq.n	8001ac4 <I2C_RequestMemoryWrite+0x90>
    {
      return HAL_ERROR;
 8001ac0:	2301      	movs	r3, #1
 8001ac2:	e014      	b.n	8001aee <I2C_RequestMemoryWrite+0xba>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001ac4:	2308      	movs	r3, #8
 8001ac6:	18fb      	adds	r3, r7, r3
 8001ac8:	881b      	ldrh	r3, [r3, #0]
 8001aca:	b2da      	uxtb	r2, r3
 8001acc:	68fb      	ldr	r3, [r7, #12]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8001ad2:	6a3a      	ldr	r2, [r7, #32]
 8001ad4:	68f8      	ldr	r0, [r7, #12]
 8001ad6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ad8:	9300      	str	r3, [sp, #0]
 8001ada:	0013      	movs	r3, r2
 8001adc:	2200      	movs	r2, #0
 8001ade:	2180      	movs	r1, #128	; 0x80
 8001ae0:	f000 f82e 	bl	8001b40 <I2C_WaitOnFlagUntilTimeout>
 8001ae4:	1e03      	subs	r3, r0, #0
 8001ae6:	d001      	beq.n	8001aec <I2C_RequestMemoryWrite+0xb8>
  {
    return HAL_ERROR;
 8001ae8:	2301      	movs	r3, #1
 8001aea:	e000      	b.n	8001aee <I2C_RequestMemoryWrite+0xba>
  }

  return HAL_OK;
 8001aec:	2300      	movs	r3, #0
}
 8001aee:	0018      	movs	r0, r3
 8001af0:	46bd      	mov	sp, r7
 8001af2:	b004      	add	sp, #16
 8001af4:	bdb0      	pop	{r4, r5, r7, pc}
 8001af6:	46c0      	nop			; (mov r8, r8)
 8001af8:	80002000 	.word	0x80002000

08001afc <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8001afc:	b580      	push	{r7, lr}
 8001afe:	b082      	sub	sp, #8
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	699b      	ldr	r3, [r3, #24]
 8001b0a:	2202      	movs	r2, #2
 8001b0c:	4013      	ands	r3, r2
 8001b0e:	2b02      	cmp	r3, #2
 8001b10:	d103      	bne.n	8001b1a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	2200      	movs	r2, #0
 8001b18:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	699b      	ldr	r3, [r3, #24]
 8001b20:	2201      	movs	r2, #1
 8001b22:	4013      	ands	r3, r2
 8001b24:	2b01      	cmp	r3, #1
 8001b26:	d007      	beq.n	8001b38 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	699a      	ldr	r2, [r3, #24]
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	2101      	movs	r1, #1
 8001b34:	430a      	orrs	r2, r1
 8001b36:	619a      	str	r2, [r3, #24]
  }
}
 8001b38:	46c0      	nop			; (mov r8, r8)
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	b002      	add	sp, #8
 8001b3e:	bd80      	pop	{r7, pc}

08001b40 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	b084      	sub	sp, #16
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	60f8      	str	r0, [r7, #12]
 8001b48:	60b9      	str	r1, [r7, #8]
 8001b4a:	603b      	str	r3, [r7, #0]
 8001b4c:	1dfb      	adds	r3, r7, #7
 8001b4e:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001b50:	e021      	b.n	8001b96 <I2C_WaitOnFlagUntilTimeout+0x56>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001b52:	683b      	ldr	r3, [r7, #0]
 8001b54:	3301      	adds	r3, #1
 8001b56:	d01e      	beq.n	8001b96 <I2C_WaitOnFlagUntilTimeout+0x56>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001b58:	f7fe fffa 	bl	8000b50 <HAL_GetTick>
 8001b5c:	0002      	movs	r2, r0
 8001b5e:	69bb      	ldr	r3, [r7, #24]
 8001b60:	1ad3      	subs	r3, r2, r3
 8001b62:	683a      	ldr	r2, [r7, #0]
 8001b64:	429a      	cmp	r2, r3
 8001b66:	d302      	bcc.n	8001b6e <I2C_WaitOnFlagUntilTimeout+0x2e>
 8001b68:	683b      	ldr	r3, [r7, #0]
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d113      	bne.n	8001b96 <I2C_WaitOnFlagUntilTimeout+0x56>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001b6e:	68fb      	ldr	r3, [r7, #12]
 8001b70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b72:	2220      	movs	r2, #32
 8001b74:	431a      	orrs	r2, r3
 8001b76:	68fb      	ldr	r3, [r7, #12]
 8001b78:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8001b7a:	68fb      	ldr	r3, [r7, #12]
 8001b7c:	2241      	movs	r2, #65	; 0x41
 8001b7e:	2120      	movs	r1, #32
 8001b80:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001b82:	68fb      	ldr	r3, [r7, #12]
 8001b84:	2242      	movs	r2, #66	; 0x42
 8001b86:	2100      	movs	r1, #0
 8001b88:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001b8a:	68fb      	ldr	r3, [r7, #12]
 8001b8c:	2240      	movs	r2, #64	; 0x40
 8001b8e:	2100      	movs	r1, #0
 8001b90:	5499      	strb	r1, [r3, r2]
        return HAL_ERROR;
 8001b92:	2301      	movs	r3, #1
 8001b94:	e00f      	b.n	8001bb6 <I2C_WaitOnFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001b96:	68fb      	ldr	r3, [r7, #12]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	699b      	ldr	r3, [r3, #24]
 8001b9c:	68ba      	ldr	r2, [r7, #8]
 8001b9e:	4013      	ands	r3, r2
 8001ba0:	68ba      	ldr	r2, [r7, #8]
 8001ba2:	1ad3      	subs	r3, r2, r3
 8001ba4:	425a      	negs	r2, r3
 8001ba6:	4153      	adcs	r3, r2
 8001ba8:	b2db      	uxtb	r3, r3
 8001baa:	001a      	movs	r2, r3
 8001bac:	1dfb      	adds	r3, r7, #7
 8001bae:	781b      	ldrb	r3, [r3, #0]
 8001bb0:	429a      	cmp	r2, r3
 8001bb2:	d0ce      	beq.n	8001b52 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8001bb4:	2300      	movs	r3, #0
}
 8001bb6:	0018      	movs	r0, r3
 8001bb8:	46bd      	mov	sp, r7
 8001bba:	b004      	add	sp, #16
 8001bbc:	bd80      	pop	{r7, pc}

08001bbe <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8001bbe:	b580      	push	{r7, lr}
 8001bc0:	b084      	sub	sp, #16
 8001bc2:	af00      	add	r7, sp, #0
 8001bc4:	60f8      	str	r0, [r7, #12]
 8001bc6:	60b9      	str	r1, [r7, #8]
 8001bc8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001bca:	e02b      	b.n	8001c24 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8001bcc:	687a      	ldr	r2, [r7, #4]
 8001bce:	68b9      	ldr	r1, [r7, #8]
 8001bd0:	68fb      	ldr	r3, [r7, #12]
 8001bd2:	0018      	movs	r0, r3
 8001bd4:	f000 f86e 	bl	8001cb4 <I2C_IsAcknowledgeFailed>
 8001bd8:	1e03      	subs	r3, r0, #0
 8001bda:	d001      	beq.n	8001be0 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001bdc:	2301      	movs	r3, #1
 8001bde:	e029      	b.n	8001c34 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001be0:	68bb      	ldr	r3, [r7, #8]
 8001be2:	3301      	adds	r3, #1
 8001be4:	d01e      	beq.n	8001c24 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001be6:	f7fe ffb3 	bl	8000b50 <HAL_GetTick>
 8001bea:	0002      	movs	r2, r0
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	1ad3      	subs	r3, r2, r3
 8001bf0:	68ba      	ldr	r2, [r7, #8]
 8001bf2:	429a      	cmp	r2, r3
 8001bf4:	d302      	bcc.n	8001bfc <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8001bf6:	68bb      	ldr	r3, [r7, #8]
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d113      	bne.n	8001c24 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001bfc:	68fb      	ldr	r3, [r7, #12]
 8001bfe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c00:	2220      	movs	r2, #32
 8001c02:	431a      	orrs	r2, r3
 8001c04:	68fb      	ldr	r3, [r7, #12]
 8001c06:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8001c08:	68fb      	ldr	r3, [r7, #12]
 8001c0a:	2241      	movs	r2, #65	; 0x41
 8001c0c:	2120      	movs	r1, #32
 8001c0e:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001c10:	68fb      	ldr	r3, [r7, #12]
 8001c12:	2242      	movs	r2, #66	; 0x42
 8001c14:	2100      	movs	r1, #0
 8001c16:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001c18:	68fb      	ldr	r3, [r7, #12]
 8001c1a:	2240      	movs	r2, #64	; 0x40
 8001c1c:	2100      	movs	r1, #0
 8001c1e:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8001c20:	2301      	movs	r3, #1
 8001c22:	e007      	b.n	8001c34 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	699b      	ldr	r3, [r3, #24]
 8001c2a:	2202      	movs	r2, #2
 8001c2c:	4013      	ands	r3, r2
 8001c2e:	2b02      	cmp	r3, #2
 8001c30:	d1cc      	bne.n	8001bcc <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8001c32:	2300      	movs	r3, #0
}
 8001c34:	0018      	movs	r0, r3
 8001c36:	46bd      	mov	sp, r7
 8001c38:	b004      	add	sp, #16
 8001c3a:	bd80      	pop	{r7, pc}

08001c3c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	b084      	sub	sp, #16
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	60f8      	str	r0, [r7, #12]
 8001c44:	60b9      	str	r1, [r7, #8]
 8001c46:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001c48:	e028      	b.n	8001c9c <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8001c4a:	687a      	ldr	r2, [r7, #4]
 8001c4c:	68b9      	ldr	r1, [r7, #8]
 8001c4e:	68fb      	ldr	r3, [r7, #12]
 8001c50:	0018      	movs	r0, r3
 8001c52:	f000 f82f 	bl	8001cb4 <I2C_IsAcknowledgeFailed>
 8001c56:	1e03      	subs	r3, r0, #0
 8001c58:	d001      	beq.n	8001c5e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001c5a:	2301      	movs	r3, #1
 8001c5c:	e026      	b.n	8001cac <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001c5e:	f7fe ff77 	bl	8000b50 <HAL_GetTick>
 8001c62:	0002      	movs	r2, r0
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	1ad3      	subs	r3, r2, r3
 8001c68:	68ba      	ldr	r2, [r7, #8]
 8001c6a:	429a      	cmp	r2, r3
 8001c6c:	d302      	bcc.n	8001c74 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8001c6e:	68bb      	ldr	r3, [r7, #8]
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d113      	bne.n	8001c9c <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001c74:	68fb      	ldr	r3, [r7, #12]
 8001c76:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c78:	2220      	movs	r2, #32
 8001c7a:	431a      	orrs	r2, r3
 8001c7c:	68fb      	ldr	r3, [r7, #12]
 8001c7e:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	2241      	movs	r2, #65	; 0x41
 8001c84:	2120      	movs	r1, #32
 8001c86:	5499      	strb	r1, [r3, r2]
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8001c88:	68fb      	ldr	r3, [r7, #12]
 8001c8a:	2242      	movs	r2, #66	; 0x42
 8001c8c:	2100      	movs	r1, #0
 8001c8e:	5499      	strb	r1, [r3, r2]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001c90:	68fb      	ldr	r3, [r7, #12]
 8001c92:	2240      	movs	r2, #64	; 0x40
 8001c94:	2100      	movs	r1, #0
 8001c96:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8001c98:	2301      	movs	r3, #1
 8001c9a:	e007      	b.n	8001cac <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001c9c:	68fb      	ldr	r3, [r7, #12]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	699b      	ldr	r3, [r3, #24]
 8001ca2:	2220      	movs	r2, #32
 8001ca4:	4013      	ands	r3, r2
 8001ca6:	2b20      	cmp	r3, #32
 8001ca8:	d1cf      	bne.n	8001c4a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8001caa:	2300      	movs	r3, #0
}
 8001cac:	0018      	movs	r0, r3
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	b004      	add	sp, #16
 8001cb2:	bd80      	pop	{r7, pc}

08001cb4 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	b084      	sub	sp, #16
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	60f8      	str	r0, [r7, #12]
 8001cbc:	60b9      	str	r1, [r7, #8]
 8001cbe:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	699b      	ldr	r3, [r3, #24]
 8001cc6:	2210      	movs	r2, #16
 8001cc8:	4013      	ands	r3, r2
 8001cca:	2b10      	cmp	r3, #16
 8001ccc:	d164      	bne.n	8001d98 <I2C_IsAcknowledgeFailed+0xe4>
  {
    /* In case of Soft End condition, generate the STOP condition */
    if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8001cce:	68fb      	ldr	r3, [r7, #12]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	685a      	ldr	r2, [r3, #4]
 8001cd4:	2380      	movs	r3, #128	; 0x80
 8001cd6:	049b      	lsls	r3, r3, #18
 8001cd8:	401a      	ands	r2, r3
 8001cda:	2380      	movs	r3, #128	; 0x80
 8001cdc:	049b      	lsls	r3, r3, #18
 8001cde:	429a      	cmp	r2, r3
 8001ce0:	d02b      	beq.n	8001d3a <I2C_IsAcknowledgeFailed+0x86>
    {
      /* Generate Stop */
      hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8001ce2:	68fb      	ldr	r3, [r7, #12]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	685a      	ldr	r2, [r3, #4]
 8001ce8:	68fb      	ldr	r3, [r7, #12]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	2180      	movs	r1, #128	; 0x80
 8001cee:	01c9      	lsls	r1, r1, #7
 8001cf0:	430a      	orrs	r2, r1
 8001cf2:	605a      	str	r2, [r3, #4]
    }
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001cf4:	e021      	b.n	8001d3a <I2C_IsAcknowledgeFailed+0x86>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8001cf6:	68bb      	ldr	r3, [r7, #8]
 8001cf8:	3301      	adds	r3, #1
 8001cfa:	d01e      	beq.n	8001d3a <I2C_IsAcknowledgeFailed+0x86>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001cfc:	f7fe ff28 	bl	8000b50 <HAL_GetTick>
 8001d00:	0002      	movs	r2, r0
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	1ad3      	subs	r3, r2, r3
 8001d06:	68ba      	ldr	r2, [r7, #8]
 8001d08:	429a      	cmp	r2, r3
 8001d0a:	d302      	bcc.n	8001d12 <I2C_IsAcknowledgeFailed+0x5e>
 8001d0c:	68bb      	ldr	r3, [r7, #8]
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d113      	bne.n	8001d3a <I2C_IsAcknowledgeFailed+0x86>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001d12:	68fb      	ldr	r3, [r7, #12]
 8001d14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d16:	2220      	movs	r2, #32
 8001d18:	431a      	orrs	r2, r3
 8001d1a:	68fb      	ldr	r3, [r7, #12]
 8001d1c:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8001d1e:	68fb      	ldr	r3, [r7, #12]
 8001d20:	2241      	movs	r2, #65	; 0x41
 8001d22:	2120      	movs	r1, #32
 8001d24:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001d26:	68fb      	ldr	r3, [r7, #12]
 8001d28:	2242      	movs	r2, #66	; 0x42
 8001d2a:	2100      	movs	r1, #0
 8001d2c:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001d2e:	68fb      	ldr	r3, [r7, #12]
 8001d30:	2240      	movs	r2, #64	; 0x40
 8001d32:	2100      	movs	r1, #0
 8001d34:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8001d36:	2301      	movs	r3, #1
 8001d38:	e02f      	b.n	8001d9a <I2C_IsAcknowledgeFailed+0xe6>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001d3a:	68fb      	ldr	r3, [r7, #12]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	699b      	ldr	r3, [r3, #24]
 8001d40:	2220      	movs	r2, #32
 8001d42:	4013      	ands	r3, r2
 8001d44:	2b20      	cmp	r3, #32
 8001d46:	d1d6      	bne.n	8001cf6 <I2C_IsAcknowledgeFailed+0x42>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	2210      	movs	r2, #16
 8001d4e:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001d50:	68fb      	ldr	r3, [r7, #12]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	2220      	movs	r2, #32
 8001d56:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	0018      	movs	r0, r3
 8001d5c:	f7ff fece 	bl	8001afc <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001d60:	68fb      	ldr	r3, [r7, #12]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	685a      	ldr	r2, [r3, #4]
 8001d66:	68fb      	ldr	r3, [r7, #12]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	490e      	ldr	r1, [pc, #56]	; (8001da4 <I2C_IsAcknowledgeFailed+0xf0>)
 8001d6c:	400a      	ands	r2, r1
 8001d6e:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8001d70:	68fb      	ldr	r3, [r7, #12]
 8001d72:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d74:	2204      	movs	r2, #4
 8001d76:	431a      	orrs	r2, r3
 8001d78:	68fb      	ldr	r3, [r7, #12]
 8001d7a:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8001d7c:	68fb      	ldr	r3, [r7, #12]
 8001d7e:	2241      	movs	r2, #65	; 0x41
 8001d80:	2120      	movs	r1, #32
 8001d82:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001d84:	68fb      	ldr	r3, [r7, #12]
 8001d86:	2242      	movs	r2, #66	; 0x42
 8001d88:	2100      	movs	r1, #0
 8001d8a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001d8c:	68fb      	ldr	r3, [r7, #12]
 8001d8e:	2240      	movs	r2, #64	; 0x40
 8001d90:	2100      	movs	r1, #0
 8001d92:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8001d94:	2301      	movs	r3, #1
 8001d96:	e000      	b.n	8001d9a <I2C_IsAcknowledgeFailed+0xe6>
  }
  return HAL_OK;
 8001d98:	2300      	movs	r3, #0
}
 8001d9a:	0018      	movs	r0, r3
 8001d9c:	46bd      	mov	sp, r7
 8001d9e:	b004      	add	sp, #16
 8001da0:	bd80      	pop	{r7, pc}
 8001da2:	46c0      	nop			; (mov r8, r8)
 8001da4:	fe00e800 	.word	0xfe00e800

08001da8 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8001da8:	b590      	push	{r4, r7, lr}
 8001daa:	b085      	sub	sp, #20
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	60f8      	str	r0, [r7, #12]
 8001db0:	0008      	movs	r0, r1
 8001db2:	0011      	movs	r1, r2
 8001db4:	607b      	str	r3, [r7, #4]
 8001db6:	240a      	movs	r4, #10
 8001db8:	193b      	adds	r3, r7, r4
 8001dba:	1c02      	adds	r2, r0, #0
 8001dbc:	801a      	strh	r2, [r3, #0]
 8001dbe:	2009      	movs	r0, #9
 8001dc0:	183b      	adds	r3, r7, r0
 8001dc2:	1c0a      	adds	r2, r1, #0
 8001dc4:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 8001dc6:	68fb      	ldr	r3, [r7, #12]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	685b      	ldr	r3, [r3, #4]
 8001dcc:	6a3a      	ldr	r2, [r7, #32]
 8001dce:	0d51      	lsrs	r1, r2, #21
 8001dd0:	2280      	movs	r2, #128	; 0x80
 8001dd2:	00d2      	lsls	r2, r2, #3
 8001dd4:	400a      	ands	r2, r1
 8001dd6:	490e      	ldr	r1, [pc, #56]	; (8001e10 <I2C_TransferConfig+0x68>)
 8001dd8:	430a      	orrs	r2, r1
 8001dda:	43d2      	mvns	r2, r2
 8001ddc:	401a      	ands	r2, r3
 8001dde:	0011      	movs	r1, r2
 8001de0:	193b      	adds	r3, r7, r4
 8001de2:	881b      	ldrh	r3, [r3, #0]
 8001de4:	059b      	lsls	r3, r3, #22
 8001de6:	0d9a      	lsrs	r2, r3, #22
 8001de8:	183b      	adds	r3, r7, r0
 8001dea:	781b      	ldrb	r3, [r3, #0]
 8001dec:	0418      	lsls	r0, r3, #16
 8001dee:	23ff      	movs	r3, #255	; 0xff
 8001df0:	041b      	lsls	r3, r3, #16
 8001df2:	4003      	ands	r3, r0
 8001df4:	431a      	orrs	r2, r3
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	431a      	orrs	r2, r3
 8001dfa:	6a3b      	ldr	r3, [r7, #32]
 8001dfc:	431a      	orrs	r2, r3
 8001dfe:	68fb      	ldr	r3, [r7, #12]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	430a      	orrs	r2, r1
 8001e04:	605a      	str	r2, [r3, #4]
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
                        (uint32_t)Mode | (uint32_t)Request));
}
 8001e06:	46c0      	nop			; (mov r8, r8)
 8001e08:	46bd      	mov	sp, r7
 8001e0a:	b005      	add	sp, #20
 8001e0c:	bd90      	pop	{r4, r7, pc}
 8001e0e:	46c0      	nop			; (mov r8, r8)
 8001e10:	03ff63ff 	.word	0x03ff63ff

08001e14 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8001e14:	b580      	push	{r7, lr}
 8001e16:	b082      	sub	sp, #8
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	6078      	str	r0, [r7, #4]
 8001e1c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	2241      	movs	r2, #65	; 0x41
 8001e22:	5c9b      	ldrb	r3, [r3, r2]
 8001e24:	b2db      	uxtb	r3, r3
 8001e26:	2b20      	cmp	r3, #32
 8001e28:	d138      	bne.n	8001e9c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	2240      	movs	r2, #64	; 0x40
 8001e2e:	5c9b      	ldrb	r3, [r3, r2]
 8001e30:	2b01      	cmp	r3, #1
 8001e32:	d101      	bne.n	8001e38 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8001e34:	2302      	movs	r3, #2
 8001e36:	e032      	b.n	8001e9e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	2240      	movs	r2, #64	; 0x40
 8001e3c:	2101      	movs	r1, #1
 8001e3e:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	2241      	movs	r2, #65	; 0x41
 8001e44:	2124      	movs	r1, #36	; 0x24
 8001e46:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	681a      	ldr	r2, [r3, #0]
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	2101      	movs	r1, #1
 8001e54:	438a      	bics	r2, r1
 8001e56:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	681a      	ldr	r2, [r3, #0]
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	4911      	ldr	r1, [pc, #68]	; (8001ea8 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8001e64:	400a      	ands	r2, r1
 8001e66:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	6819      	ldr	r1, [r3, #0]
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	683a      	ldr	r2, [r7, #0]
 8001e74:	430a      	orrs	r2, r1
 8001e76:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	681a      	ldr	r2, [r3, #0]
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	2101      	movs	r1, #1
 8001e84:	430a      	orrs	r2, r1
 8001e86:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	2241      	movs	r2, #65	; 0x41
 8001e8c:	2120      	movs	r1, #32
 8001e8e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	2240      	movs	r2, #64	; 0x40
 8001e94:	2100      	movs	r1, #0
 8001e96:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001e98:	2300      	movs	r3, #0
 8001e9a:	e000      	b.n	8001e9e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8001e9c:	2302      	movs	r3, #2
  }
}
 8001e9e:	0018      	movs	r0, r3
 8001ea0:	46bd      	mov	sp, r7
 8001ea2:	b002      	add	sp, #8
 8001ea4:	bd80      	pop	{r7, pc}
 8001ea6:	46c0      	nop			; (mov r8, r8)
 8001ea8:	ffffefff 	.word	0xffffefff

08001eac <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b084      	sub	sp, #16
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	6078      	str	r0, [r7, #4]
 8001eb4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	2241      	movs	r2, #65	; 0x41
 8001eba:	5c9b      	ldrb	r3, [r3, r2]
 8001ebc:	b2db      	uxtb	r3, r3
 8001ebe:	2b20      	cmp	r3, #32
 8001ec0:	d139      	bne.n	8001f36 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	2240      	movs	r2, #64	; 0x40
 8001ec6:	5c9b      	ldrb	r3, [r3, r2]
 8001ec8:	2b01      	cmp	r3, #1
 8001eca:	d101      	bne.n	8001ed0 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8001ecc:	2302      	movs	r3, #2
 8001ece:	e033      	b.n	8001f38 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	2240      	movs	r2, #64	; 0x40
 8001ed4:	2101      	movs	r1, #1
 8001ed6:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	2241      	movs	r2, #65	; 0x41
 8001edc:	2124      	movs	r1, #36	; 0x24
 8001ede:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	681a      	ldr	r2, [r3, #0]
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	2101      	movs	r1, #1
 8001eec:	438a      	bics	r2, r1
 8001eee:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8001ef8:	68fb      	ldr	r3, [r7, #12]
 8001efa:	4a11      	ldr	r2, [pc, #68]	; (8001f40 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8001efc:	4013      	ands	r3, r2
 8001efe:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8001f00:	683b      	ldr	r3, [r7, #0]
 8001f02:	021b      	lsls	r3, r3, #8
 8001f04:	68fa      	ldr	r2, [r7, #12]
 8001f06:	4313      	orrs	r3, r2
 8001f08:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	68fa      	ldr	r2, [r7, #12]
 8001f10:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	681a      	ldr	r2, [r3, #0]
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	2101      	movs	r1, #1
 8001f1e:	430a      	orrs	r2, r1
 8001f20:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	2241      	movs	r2, #65	; 0x41
 8001f26:	2120      	movs	r1, #32
 8001f28:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	2240      	movs	r2, #64	; 0x40
 8001f2e:	2100      	movs	r1, #0
 8001f30:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001f32:	2300      	movs	r3, #0
 8001f34:	e000      	b.n	8001f38 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8001f36:	2302      	movs	r3, #2
  }
}
 8001f38:	0018      	movs	r0, r3
 8001f3a:	46bd      	mov	sp, r7
 8001f3c:	b004      	add	sp, #16
 8001f3e:	bd80      	pop	{r7, pc}
 8001f40:	fffff0ff 	.word	0xfffff0ff

08001f44 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001f44:	b580      	push	{r7, lr}
 8001f46:	b088      	sub	sp, #32
 8001f48:	af00      	add	r7, sp, #0
 8001f4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d101      	bne.n	8001f56 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001f52:	2301      	movs	r3, #1
 8001f54:	e305      	b.n	8002562 <HAL_RCC_OscConfig+0x61e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	2201      	movs	r2, #1
 8001f5c:	4013      	ands	r3, r2
 8001f5e:	d100      	bne.n	8001f62 <HAL_RCC_OscConfig+0x1e>
 8001f60:	e08d      	b.n	800207e <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001f62:	4bc5      	ldr	r3, [pc, #788]	; (8002278 <HAL_RCC_OscConfig+0x334>)
 8001f64:	685b      	ldr	r3, [r3, #4]
 8001f66:	220c      	movs	r2, #12
 8001f68:	4013      	ands	r3, r2
 8001f6a:	2b04      	cmp	r3, #4
 8001f6c:	d00e      	beq.n	8001f8c <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001f6e:	4bc2      	ldr	r3, [pc, #776]	; (8002278 <HAL_RCC_OscConfig+0x334>)
 8001f70:	685b      	ldr	r3, [r3, #4]
 8001f72:	220c      	movs	r2, #12
 8001f74:	4013      	ands	r3, r2
 8001f76:	2b08      	cmp	r3, #8
 8001f78:	d116      	bne.n	8001fa8 <HAL_RCC_OscConfig+0x64>
 8001f7a:	4bbf      	ldr	r3, [pc, #764]	; (8002278 <HAL_RCC_OscConfig+0x334>)
 8001f7c:	685a      	ldr	r2, [r3, #4]
 8001f7e:	23c0      	movs	r3, #192	; 0xc0
 8001f80:	025b      	lsls	r3, r3, #9
 8001f82:	401a      	ands	r2, r3
 8001f84:	2380      	movs	r3, #128	; 0x80
 8001f86:	025b      	lsls	r3, r3, #9
 8001f88:	429a      	cmp	r2, r3
 8001f8a:	d10d      	bne.n	8001fa8 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f8c:	4bba      	ldr	r3, [pc, #744]	; (8002278 <HAL_RCC_OscConfig+0x334>)
 8001f8e:	681a      	ldr	r2, [r3, #0]
 8001f90:	2380      	movs	r3, #128	; 0x80
 8001f92:	029b      	lsls	r3, r3, #10
 8001f94:	4013      	ands	r3, r2
 8001f96:	d100      	bne.n	8001f9a <HAL_RCC_OscConfig+0x56>
 8001f98:	e070      	b.n	800207c <HAL_RCC_OscConfig+0x138>
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	685b      	ldr	r3, [r3, #4]
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d000      	beq.n	8001fa4 <HAL_RCC_OscConfig+0x60>
 8001fa2:	e06b      	b.n	800207c <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8001fa4:	2301      	movs	r3, #1
 8001fa6:	e2dc      	b.n	8002562 <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	685b      	ldr	r3, [r3, #4]
 8001fac:	2b01      	cmp	r3, #1
 8001fae:	d107      	bne.n	8001fc0 <HAL_RCC_OscConfig+0x7c>
 8001fb0:	4bb1      	ldr	r3, [pc, #708]	; (8002278 <HAL_RCC_OscConfig+0x334>)
 8001fb2:	681a      	ldr	r2, [r3, #0]
 8001fb4:	4bb0      	ldr	r3, [pc, #704]	; (8002278 <HAL_RCC_OscConfig+0x334>)
 8001fb6:	2180      	movs	r1, #128	; 0x80
 8001fb8:	0249      	lsls	r1, r1, #9
 8001fba:	430a      	orrs	r2, r1
 8001fbc:	601a      	str	r2, [r3, #0]
 8001fbe:	e02f      	b.n	8002020 <HAL_RCC_OscConfig+0xdc>
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	685b      	ldr	r3, [r3, #4]
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d10c      	bne.n	8001fe2 <HAL_RCC_OscConfig+0x9e>
 8001fc8:	4bab      	ldr	r3, [pc, #684]	; (8002278 <HAL_RCC_OscConfig+0x334>)
 8001fca:	681a      	ldr	r2, [r3, #0]
 8001fcc:	4baa      	ldr	r3, [pc, #680]	; (8002278 <HAL_RCC_OscConfig+0x334>)
 8001fce:	49ab      	ldr	r1, [pc, #684]	; (800227c <HAL_RCC_OscConfig+0x338>)
 8001fd0:	400a      	ands	r2, r1
 8001fd2:	601a      	str	r2, [r3, #0]
 8001fd4:	4ba8      	ldr	r3, [pc, #672]	; (8002278 <HAL_RCC_OscConfig+0x334>)
 8001fd6:	681a      	ldr	r2, [r3, #0]
 8001fd8:	4ba7      	ldr	r3, [pc, #668]	; (8002278 <HAL_RCC_OscConfig+0x334>)
 8001fda:	49a9      	ldr	r1, [pc, #676]	; (8002280 <HAL_RCC_OscConfig+0x33c>)
 8001fdc:	400a      	ands	r2, r1
 8001fde:	601a      	str	r2, [r3, #0]
 8001fe0:	e01e      	b.n	8002020 <HAL_RCC_OscConfig+0xdc>
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	685b      	ldr	r3, [r3, #4]
 8001fe6:	2b05      	cmp	r3, #5
 8001fe8:	d10e      	bne.n	8002008 <HAL_RCC_OscConfig+0xc4>
 8001fea:	4ba3      	ldr	r3, [pc, #652]	; (8002278 <HAL_RCC_OscConfig+0x334>)
 8001fec:	681a      	ldr	r2, [r3, #0]
 8001fee:	4ba2      	ldr	r3, [pc, #648]	; (8002278 <HAL_RCC_OscConfig+0x334>)
 8001ff0:	2180      	movs	r1, #128	; 0x80
 8001ff2:	02c9      	lsls	r1, r1, #11
 8001ff4:	430a      	orrs	r2, r1
 8001ff6:	601a      	str	r2, [r3, #0]
 8001ff8:	4b9f      	ldr	r3, [pc, #636]	; (8002278 <HAL_RCC_OscConfig+0x334>)
 8001ffa:	681a      	ldr	r2, [r3, #0]
 8001ffc:	4b9e      	ldr	r3, [pc, #632]	; (8002278 <HAL_RCC_OscConfig+0x334>)
 8001ffe:	2180      	movs	r1, #128	; 0x80
 8002000:	0249      	lsls	r1, r1, #9
 8002002:	430a      	orrs	r2, r1
 8002004:	601a      	str	r2, [r3, #0]
 8002006:	e00b      	b.n	8002020 <HAL_RCC_OscConfig+0xdc>
 8002008:	4b9b      	ldr	r3, [pc, #620]	; (8002278 <HAL_RCC_OscConfig+0x334>)
 800200a:	681a      	ldr	r2, [r3, #0]
 800200c:	4b9a      	ldr	r3, [pc, #616]	; (8002278 <HAL_RCC_OscConfig+0x334>)
 800200e:	499b      	ldr	r1, [pc, #620]	; (800227c <HAL_RCC_OscConfig+0x338>)
 8002010:	400a      	ands	r2, r1
 8002012:	601a      	str	r2, [r3, #0]
 8002014:	4b98      	ldr	r3, [pc, #608]	; (8002278 <HAL_RCC_OscConfig+0x334>)
 8002016:	681a      	ldr	r2, [r3, #0]
 8002018:	4b97      	ldr	r3, [pc, #604]	; (8002278 <HAL_RCC_OscConfig+0x334>)
 800201a:	4999      	ldr	r1, [pc, #612]	; (8002280 <HAL_RCC_OscConfig+0x33c>)
 800201c:	400a      	ands	r2, r1
 800201e:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	685b      	ldr	r3, [r3, #4]
 8002024:	2b00      	cmp	r3, #0
 8002026:	d014      	beq.n	8002052 <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002028:	f7fe fd92 	bl	8000b50 <HAL_GetTick>
 800202c:	0003      	movs	r3, r0
 800202e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002030:	e008      	b.n	8002044 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002032:	f7fe fd8d 	bl	8000b50 <HAL_GetTick>
 8002036:	0002      	movs	r2, r0
 8002038:	69bb      	ldr	r3, [r7, #24]
 800203a:	1ad3      	subs	r3, r2, r3
 800203c:	2b64      	cmp	r3, #100	; 0x64
 800203e:	d901      	bls.n	8002044 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8002040:	2303      	movs	r3, #3
 8002042:	e28e      	b.n	8002562 <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002044:	4b8c      	ldr	r3, [pc, #560]	; (8002278 <HAL_RCC_OscConfig+0x334>)
 8002046:	681a      	ldr	r2, [r3, #0]
 8002048:	2380      	movs	r3, #128	; 0x80
 800204a:	029b      	lsls	r3, r3, #10
 800204c:	4013      	ands	r3, r2
 800204e:	d0f0      	beq.n	8002032 <HAL_RCC_OscConfig+0xee>
 8002050:	e015      	b.n	800207e <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002052:	f7fe fd7d 	bl	8000b50 <HAL_GetTick>
 8002056:	0003      	movs	r3, r0
 8002058:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800205a:	e008      	b.n	800206e <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800205c:	f7fe fd78 	bl	8000b50 <HAL_GetTick>
 8002060:	0002      	movs	r2, r0
 8002062:	69bb      	ldr	r3, [r7, #24]
 8002064:	1ad3      	subs	r3, r2, r3
 8002066:	2b64      	cmp	r3, #100	; 0x64
 8002068:	d901      	bls.n	800206e <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 800206a:	2303      	movs	r3, #3
 800206c:	e279      	b.n	8002562 <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800206e:	4b82      	ldr	r3, [pc, #520]	; (8002278 <HAL_RCC_OscConfig+0x334>)
 8002070:	681a      	ldr	r2, [r3, #0]
 8002072:	2380      	movs	r3, #128	; 0x80
 8002074:	029b      	lsls	r3, r3, #10
 8002076:	4013      	ands	r3, r2
 8002078:	d1f0      	bne.n	800205c <HAL_RCC_OscConfig+0x118>
 800207a:	e000      	b.n	800207e <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800207c:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	2202      	movs	r2, #2
 8002084:	4013      	ands	r3, r2
 8002086:	d100      	bne.n	800208a <HAL_RCC_OscConfig+0x146>
 8002088:	e06c      	b.n	8002164 <HAL_RCC_OscConfig+0x220>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800208a:	4b7b      	ldr	r3, [pc, #492]	; (8002278 <HAL_RCC_OscConfig+0x334>)
 800208c:	685b      	ldr	r3, [r3, #4]
 800208e:	220c      	movs	r2, #12
 8002090:	4013      	ands	r3, r2
 8002092:	d00e      	beq.n	80020b2 <HAL_RCC_OscConfig+0x16e>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002094:	4b78      	ldr	r3, [pc, #480]	; (8002278 <HAL_RCC_OscConfig+0x334>)
 8002096:	685b      	ldr	r3, [r3, #4]
 8002098:	220c      	movs	r2, #12
 800209a:	4013      	ands	r3, r2
 800209c:	2b08      	cmp	r3, #8
 800209e:	d11f      	bne.n	80020e0 <HAL_RCC_OscConfig+0x19c>
 80020a0:	4b75      	ldr	r3, [pc, #468]	; (8002278 <HAL_RCC_OscConfig+0x334>)
 80020a2:	685a      	ldr	r2, [r3, #4]
 80020a4:	23c0      	movs	r3, #192	; 0xc0
 80020a6:	025b      	lsls	r3, r3, #9
 80020a8:	401a      	ands	r2, r3
 80020aa:	2380      	movs	r3, #128	; 0x80
 80020ac:	021b      	lsls	r3, r3, #8
 80020ae:	429a      	cmp	r2, r3
 80020b0:	d116      	bne.n	80020e0 <HAL_RCC_OscConfig+0x19c>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80020b2:	4b71      	ldr	r3, [pc, #452]	; (8002278 <HAL_RCC_OscConfig+0x334>)
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	2202      	movs	r2, #2
 80020b8:	4013      	ands	r3, r2
 80020ba:	d005      	beq.n	80020c8 <HAL_RCC_OscConfig+0x184>
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	68db      	ldr	r3, [r3, #12]
 80020c0:	2b01      	cmp	r3, #1
 80020c2:	d001      	beq.n	80020c8 <HAL_RCC_OscConfig+0x184>
      {
        return HAL_ERROR;
 80020c4:	2301      	movs	r3, #1
 80020c6:	e24c      	b.n	8002562 <HAL_RCC_OscConfig+0x61e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80020c8:	4b6b      	ldr	r3, [pc, #428]	; (8002278 <HAL_RCC_OscConfig+0x334>)
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	22f8      	movs	r2, #248	; 0xf8
 80020ce:	4393      	bics	r3, r2
 80020d0:	0019      	movs	r1, r3
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	691b      	ldr	r3, [r3, #16]
 80020d6:	00da      	lsls	r2, r3, #3
 80020d8:	4b67      	ldr	r3, [pc, #412]	; (8002278 <HAL_RCC_OscConfig+0x334>)
 80020da:	430a      	orrs	r2, r1
 80020dc:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80020de:	e041      	b.n	8002164 <HAL_RCC_OscConfig+0x220>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	68db      	ldr	r3, [r3, #12]
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d024      	beq.n	8002132 <HAL_RCC_OscConfig+0x1ee>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80020e8:	4b63      	ldr	r3, [pc, #396]	; (8002278 <HAL_RCC_OscConfig+0x334>)
 80020ea:	681a      	ldr	r2, [r3, #0]
 80020ec:	4b62      	ldr	r3, [pc, #392]	; (8002278 <HAL_RCC_OscConfig+0x334>)
 80020ee:	2101      	movs	r1, #1
 80020f0:	430a      	orrs	r2, r1
 80020f2:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020f4:	f7fe fd2c 	bl	8000b50 <HAL_GetTick>
 80020f8:	0003      	movs	r3, r0
 80020fa:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80020fc:	e008      	b.n	8002110 <HAL_RCC_OscConfig+0x1cc>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80020fe:	f7fe fd27 	bl	8000b50 <HAL_GetTick>
 8002102:	0002      	movs	r2, r0
 8002104:	69bb      	ldr	r3, [r7, #24]
 8002106:	1ad3      	subs	r3, r2, r3
 8002108:	2b02      	cmp	r3, #2
 800210a:	d901      	bls.n	8002110 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 800210c:	2303      	movs	r3, #3
 800210e:	e228      	b.n	8002562 <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002110:	4b59      	ldr	r3, [pc, #356]	; (8002278 <HAL_RCC_OscConfig+0x334>)
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	2202      	movs	r2, #2
 8002116:	4013      	ands	r3, r2
 8002118:	d0f1      	beq.n	80020fe <HAL_RCC_OscConfig+0x1ba>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800211a:	4b57      	ldr	r3, [pc, #348]	; (8002278 <HAL_RCC_OscConfig+0x334>)
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	22f8      	movs	r2, #248	; 0xf8
 8002120:	4393      	bics	r3, r2
 8002122:	0019      	movs	r1, r3
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	691b      	ldr	r3, [r3, #16]
 8002128:	00da      	lsls	r2, r3, #3
 800212a:	4b53      	ldr	r3, [pc, #332]	; (8002278 <HAL_RCC_OscConfig+0x334>)
 800212c:	430a      	orrs	r2, r1
 800212e:	601a      	str	r2, [r3, #0]
 8002130:	e018      	b.n	8002164 <HAL_RCC_OscConfig+0x220>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002132:	4b51      	ldr	r3, [pc, #324]	; (8002278 <HAL_RCC_OscConfig+0x334>)
 8002134:	681a      	ldr	r2, [r3, #0]
 8002136:	4b50      	ldr	r3, [pc, #320]	; (8002278 <HAL_RCC_OscConfig+0x334>)
 8002138:	2101      	movs	r1, #1
 800213a:	438a      	bics	r2, r1
 800213c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800213e:	f7fe fd07 	bl	8000b50 <HAL_GetTick>
 8002142:	0003      	movs	r3, r0
 8002144:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002146:	e008      	b.n	800215a <HAL_RCC_OscConfig+0x216>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002148:	f7fe fd02 	bl	8000b50 <HAL_GetTick>
 800214c:	0002      	movs	r2, r0
 800214e:	69bb      	ldr	r3, [r7, #24]
 8002150:	1ad3      	subs	r3, r2, r3
 8002152:	2b02      	cmp	r3, #2
 8002154:	d901      	bls.n	800215a <HAL_RCC_OscConfig+0x216>
          {
            return HAL_TIMEOUT;
 8002156:	2303      	movs	r3, #3
 8002158:	e203      	b.n	8002562 <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800215a:	4b47      	ldr	r3, [pc, #284]	; (8002278 <HAL_RCC_OscConfig+0x334>)
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	2202      	movs	r2, #2
 8002160:	4013      	ands	r3, r2
 8002162:	d1f1      	bne.n	8002148 <HAL_RCC_OscConfig+0x204>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	2208      	movs	r2, #8
 800216a:	4013      	ands	r3, r2
 800216c:	d036      	beq.n	80021dc <HAL_RCC_OscConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	69db      	ldr	r3, [r3, #28]
 8002172:	2b00      	cmp	r3, #0
 8002174:	d019      	beq.n	80021aa <HAL_RCC_OscConfig+0x266>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002176:	4b40      	ldr	r3, [pc, #256]	; (8002278 <HAL_RCC_OscConfig+0x334>)
 8002178:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800217a:	4b3f      	ldr	r3, [pc, #252]	; (8002278 <HAL_RCC_OscConfig+0x334>)
 800217c:	2101      	movs	r1, #1
 800217e:	430a      	orrs	r2, r1
 8002180:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002182:	f7fe fce5 	bl	8000b50 <HAL_GetTick>
 8002186:	0003      	movs	r3, r0
 8002188:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800218a:	e008      	b.n	800219e <HAL_RCC_OscConfig+0x25a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800218c:	f7fe fce0 	bl	8000b50 <HAL_GetTick>
 8002190:	0002      	movs	r2, r0
 8002192:	69bb      	ldr	r3, [r7, #24]
 8002194:	1ad3      	subs	r3, r2, r3
 8002196:	2b02      	cmp	r3, #2
 8002198:	d901      	bls.n	800219e <HAL_RCC_OscConfig+0x25a>
        {
          return HAL_TIMEOUT;
 800219a:	2303      	movs	r3, #3
 800219c:	e1e1      	b.n	8002562 <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800219e:	4b36      	ldr	r3, [pc, #216]	; (8002278 <HAL_RCC_OscConfig+0x334>)
 80021a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021a2:	2202      	movs	r2, #2
 80021a4:	4013      	ands	r3, r2
 80021a6:	d0f1      	beq.n	800218c <HAL_RCC_OscConfig+0x248>
 80021a8:	e018      	b.n	80021dc <HAL_RCC_OscConfig+0x298>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80021aa:	4b33      	ldr	r3, [pc, #204]	; (8002278 <HAL_RCC_OscConfig+0x334>)
 80021ac:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80021ae:	4b32      	ldr	r3, [pc, #200]	; (8002278 <HAL_RCC_OscConfig+0x334>)
 80021b0:	2101      	movs	r1, #1
 80021b2:	438a      	bics	r2, r1
 80021b4:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80021b6:	f7fe fccb 	bl	8000b50 <HAL_GetTick>
 80021ba:	0003      	movs	r3, r0
 80021bc:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80021be:	e008      	b.n	80021d2 <HAL_RCC_OscConfig+0x28e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80021c0:	f7fe fcc6 	bl	8000b50 <HAL_GetTick>
 80021c4:	0002      	movs	r2, r0
 80021c6:	69bb      	ldr	r3, [r7, #24]
 80021c8:	1ad3      	subs	r3, r2, r3
 80021ca:	2b02      	cmp	r3, #2
 80021cc:	d901      	bls.n	80021d2 <HAL_RCC_OscConfig+0x28e>
        {
          return HAL_TIMEOUT;
 80021ce:	2303      	movs	r3, #3
 80021d0:	e1c7      	b.n	8002562 <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80021d2:	4b29      	ldr	r3, [pc, #164]	; (8002278 <HAL_RCC_OscConfig+0x334>)
 80021d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021d6:	2202      	movs	r2, #2
 80021d8:	4013      	ands	r3, r2
 80021da:	d1f1      	bne.n	80021c0 <HAL_RCC_OscConfig+0x27c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	2204      	movs	r2, #4
 80021e2:	4013      	ands	r3, r2
 80021e4:	d100      	bne.n	80021e8 <HAL_RCC_OscConfig+0x2a4>
 80021e6:	e0b5      	b.n	8002354 <HAL_RCC_OscConfig+0x410>
  {
    FlagStatus       pwrclkchanged = RESET;
 80021e8:	201f      	movs	r0, #31
 80021ea:	183b      	adds	r3, r7, r0
 80021ec:	2200      	movs	r2, #0
 80021ee:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80021f0:	4b21      	ldr	r3, [pc, #132]	; (8002278 <HAL_RCC_OscConfig+0x334>)
 80021f2:	69da      	ldr	r2, [r3, #28]
 80021f4:	2380      	movs	r3, #128	; 0x80
 80021f6:	055b      	lsls	r3, r3, #21
 80021f8:	4013      	ands	r3, r2
 80021fa:	d110      	bne.n	800221e <HAL_RCC_OscConfig+0x2da>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80021fc:	4b1e      	ldr	r3, [pc, #120]	; (8002278 <HAL_RCC_OscConfig+0x334>)
 80021fe:	69da      	ldr	r2, [r3, #28]
 8002200:	4b1d      	ldr	r3, [pc, #116]	; (8002278 <HAL_RCC_OscConfig+0x334>)
 8002202:	2180      	movs	r1, #128	; 0x80
 8002204:	0549      	lsls	r1, r1, #21
 8002206:	430a      	orrs	r2, r1
 8002208:	61da      	str	r2, [r3, #28]
 800220a:	4b1b      	ldr	r3, [pc, #108]	; (8002278 <HAL_RCC_OscConfig+0x334>)
 800220c:	69da      	ldr	r2, [r3, #28]
 800220e:	2380      	movs	r3, #128	; 0x80
 8002210:	055b      	lsls	r3, r3, #21
 8002212:	4013      	ands	r3, r2
 8002214:	60fb      	str	r3, [r7, #12]
 8002216:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8002218:	183b      	adds	r3, r7, r0
 800221a:	2201      	movs	r2, #1
 800221c:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800221e:	4b19      	ldr	r3, [pc, #100]	; (8002284 <HAL_RCC_OscConfig+0x340>)
 8002220:	681a      	ldr	r2, [r3, #0]
 8002222:	2380      	movs	r3, #128	; 0x80
 8002224:	005b      	lsls	r3, r3, #1
 8002226:	4013      	ands	r3, r2
 8002228:	d11a      	bne.n	8002260 <HAL_RCC_OscConfig+0x31c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800222a:	4b16      	ldr	r3, [pc, #88]	; (8002284 <HAL_RCC_OscConfig+0x340>)
 800222c:	681a      	ldr	r2, [r3, #0]
 800222e:	4b15      	ldr	r3, [pc, #84]	; (8002284 <HAL_RCC_OscConfig+0x340>)
 8002230:	2180      	movs	r1, #128	; 0x80
 8002232:	0049      	lsls	r1, r1, #1
 8002234:	430a      	orrs	r2, r1
 8002236:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002238:	f7fe fc8a 	bl	8000b50 <HAL_GetTick>
 800223c:	0003      	movs	r3, r0
 800223e:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002240:	e008      	b.n	8002254 <HAL_RCC_OscConfig+0x310>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002242:	f7fe fc85 	bl	8000b50 <HAL_GetTick>
 8002246:	0002      	movs	r2, r0
 8002248:	69bb      	ldr	r3, [r7, #24]
 800224a:	1ad3      	subs	r3, r2, r3
 800224c:	2b64      	cmp	r3, #100	; 0x64
 800224e:	d901      	bls.n	8002254 <HAL_RCC_OscConfig+0x310>
        {
          return HAL_TIMEOUT;
 8002250:	2303      	movs	r3, #3
 8002252:	e186      	b.n	8002562 <HAL_RCC_OscConfig+0x61e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002254:	4b0b      	ldr	r3, [pc, #44]	; (8002284 <HAL_RCC_OscConfig+0x340>)
 8002256:	681a      	ldr	r2, [r3, #0]
 8002258:	2380      	movs	r3, #128	; 0x80
 800225a:	005b      	lsls	r3, r3, #1
 800225c:	4013      	ands	r3, r2
 800225e:	d0f0      	beq.n	8002242 <HAL_RCC_OscConfig+0x2fe>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	689b      	ldr	r3, [r3, #8]
 8002264:	2b01      	cmp	r3, #1
 8002266:	d10f      	bne.n	8002288 <HAL_RCC_OscConfig+0x344>
 8002268:	4b03      	ldr	r3, [pc, #12]	; (8002278 <HAL_RCC_OscConfig+0x334>)
 800226a:	6a1a      	ldr	r2, [r3, #32]
 800226c:	4b02      	ldr	r3, [pc, #8]	; (8002278 <HAL_RCC_OscConfig+0x334>)
 800226e:	2101      	movs	r1, #1
 8002270:	430a      	orrs	r2, r1
 8002272:	621a      	str	r2, [r3, #32]
 8002274:	e036      	b.n	80022e4 <HAL_RCC_OscConfig+0x3a0>
 8002276:	46c0      	nop			; (mov r8, r8)
 8002278:	40021000 	.word	0x40021000
 800227c:	fffeffff 	.word	0xfffeffff
 8002280:	fffbffff 	.word	0xfffbffff
 8002284:	40007000 	.word	0x40007000
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	689b      	ldr	r3, [r3, #8]
 800228c:	2b00      	cmp	r3, #0
 800228e:	d10c      	bne.n	80022aa <HAL_RCC_OscConfig+0x366>
 8002290:	4bb6      	ldr	r3, [pc, #728]	; (800256c <HAL_RCC_OscConfig+0x628>)
 8002292:	6a1a      	ldr	r2, [r3, #32]
 8002294:	4bb5      	ldr	r3, [pc, #724]	; (800256c <HAL_RCC_OscConfig+0x628>)
 8002296:	2101      	movs	r1, #1
 8002298:	438a      	bics	r2, r1
 800229a:	621a      	str	r2, [r3, #32]
 800229c:	4bb3      	ldr	r3, [pc, #716]	; (800256c <HAL_RCC_OscConfig+0x628>)
 800229e:	6a1a      	ldr	r2, [r3, #32]
 80022a0:	4bb2      	ldr	r3, [pc, #712]	; (800256c <HAL_RCC_OscConfig+0x628>)
 80022a2:	2104      	movs	r1, #4
 80022a4:	438a      	bics	r2, r1
 80022a6:	621a      	str	r2, [r3, #32]
 80022a8:	e01c      	b.n	80022e4 <HAL_RCC_OscConfig+0x3a0>
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	689b      	ldr	r3, [r3, #8]
 80022ae:	2b05      	cmp	r3, #5
 80022b0:	d10c      	bne.n	80022cc <HAL_RCC_OscConfig+0x388>
 80022b2:	4bae      	ldr	r3, [pc, #696]	; (800256c <HAL_RCC_OscConfig+0x628>)
 80022b4:	6a1a      	ldr	r2, [r3, #32]
 80022b6:	4bad      	ldr	r3, [pc, #692]	; (800256c <HAL_RCC_OscConfig+0x628>)
 80022b8:	2104      	movs	r1, #4
 80022ba:	430a      	orrs	r2, r1
 80022bc:	621a      	str	r2, [r3, #32]
 80022be:	4bab      	ldr	r3, [pc, #684]	; (800256c <HAL_RCC_OscConfig+0x628>)
 80022c0:	6a1a      	ldr	r2, [r3, #32]
 80022c2:	4baa      	ldr	r3, [pc, #680]	; (800256c <HAL_RCC_OscConfig+0x628>)
 80022c4:	2101      	movs	r1, #1
 80022c6:	430a      	orrs	r2, r1
 80022c8:	621a      	str	r2, [r3, #32]
 80022ca:	e00b      	b.n	80022e4 <HAL_RCC_OscConfig+0x3a0>
 80022cc:	4ba7      	ldr	r3, [pc, #668]	; (800256c <HAL_RCC_OscConfig+0x628>)
 80022ce:	6a1a      	ldr	r2, [r3, #32]
 80022d0:	4ba6      	ldr	r3, [pc, #664]	; (800256c <HAL_RCC_OscConfig+0x628>)
 80022d2:	2101      	movs	r1, #1
 80022d4:	438a      	bics	r2, r1
 80022d6:	621a      	str	r2, [r3, #32]
 80022d8:	4ba4      	ldr	r3, [pc, #656]	; (800256c <HAL_RCC_OscConfig+0x628>)
 80022da:	6a1a      	ldr	r2, [r3, #32]
 80022dc:	4ba3      	ldr	r3, [pc, #652]	; (800256c <HAL_RCC_OscConfig+0x628>)
 80022de:	2104      	movs	r1, #4
 80022e0:	438a      	bics	r2, r1
 80022e2:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	689b      	ldr	r3, [r3, #8]
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d014      	beq.n	8002316 <HAL_RCC_OscConfig+0x3d2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80022ec:	f7fe fc30 	bl	8000b50 <HAL_GetTick>
 80022f0:	0003      	movs	r3, r0
 80022f2:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80022f4:	e009      	b.n	800230a <HAL_RCC_OscConfig+0x3c6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80022f6:	f7fe fc2b 	bl	8000b50 <HAL_GetTick>
 80022fa:	0002      	movs	r2, r0
 80022fc:	69bb      	ldr	r3, [r7, #24]
 80022fe:	1ad3      	subs	r3, r2, r3
 8002300:	4a9b      	ldr	r2, [pc, #620]	; (8002570 <HAL_RCC_OscConfig+0x62c>)
 8002302:	4293      	cmp	r3, r2
 8002304:	d901      	bls.n	800230a <HAL_RCC_OscConfig+0x3c6>
        {
          return HAL_TIMEOUT;
 8002306:	2303      	movs	r3, #3
 8002308:	e12b      	b.n	8002562 <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800230a:	4b98      	ldr	r3, [pc, #608]	; (800256c <HAL_RCC_OscConfig+0x628>)
 800230c:	6a1b      	ldr	r3, [r3, #32]
 800230e:	2202      	movs	r2, #2
 8002310:	4013      	ands	r3, r2
 8002312:	d0f0      	beq.n	80022f6 <HAL_RCC_OscConfig+0x3b2>
 8002314:	e013      	b.n	800233e <HAL_RCC_OscConfig+0x3fa>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002316:	f7fe fc1b 	bl	8000b50 <HAL_GetTick>
 800231a:	0003      	movs	r3, r0
 800231c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800231e:	e009      	b.n	8002334 <HAL_RCC_OscConfig+0x3f0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002320:	f7fe fc16 	bl	8000b50 <HAL_GetTick>
 8002324:	0002      	movs	r2, r0
 8002326:	69bb      	ldr	r3, [r7, #24]
 8002328:	1ad3      	subs	r3, r2, r3
 800232a:	4a91      	ldr	r2, [pc, #580]	; (8002570 <HAL_RCC_OscConfig+0x62c>)
 800232c:	4293      	cmp	r3, r2
 800232e:	d901      	bls.n	8002334 <HAL_RCC_OscConfig+0x3f0>
        {
          return HAL_TIMEOUT;
 8002330:	2303      	movs	r3, #3
 8002332:	e116      	b.n	8002562 <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002334:	4b8d      	ldr	r3, [pc, #564]	; (800256c <HAL_RCC_OscConfig+0x628>)
 8002336:	6a1b      	ldr	r3, [r3, #32]
 8002338:	2202      	movs	r2, #2
 800233a:	4013      	ands	r3, r2
 800233c:	d1f0      	bne.n	8002320 <HAL_RCC_OscConfig+0x3dc>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800233e:	231f      	movs	r3, #31
 8002340:	18fb      	adds	r3, r7, r3
 8002342:	781b      	ldrb	r3, [r3, #0]
 8002344:	2b01      	cmp	r3, #1
 8002346:	d105      	bne.n	8002354 <HAL_RCC_OscConfig+0x410>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002348:	4b88      	ldr	r3, [pc, #544]	; (800256c <HAL_RCC_OscConfig+0x628>)
 800234a:	69da      	ldr	r2, [r3, #28]
 800234c:	4b87      	ldr	r3, [pc, #540]	; (800256c <HAL_RCC_OscConfig+0x628>)
 800234e:	4989      	ldr	r1, [pc, #548]	; (8002574 <HAL_RCC_OscConfig+0x630>)
 8002350:	400a      	ands	r2, r1
 8002352:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	2210      	movs	r2, #16
 800235a:	4013      	ands	r3, r2
 800235c:	d063      	beq.n	8002426 <HAL_RCC_OscConfig+0x4e2>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	695b      	ldr	r3, [r3, #20]
 8002362:	2b01      	cmp	r3, #1
 8002364:	d12a      	bne.n	80023bc <HAL_RCC_OscConfig+0x478>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8002366:	4b81      	ldr	r3, [pc, #516]	; (800256c <HAL_RCC_OscConfig+0x628>)
 8002368:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800236a:	4b80      	ldr	r3, [pc, #512]	; (800256c <HAL_RCC_OscConfig+0x628>)
 800236c:	2104      	movs	r1, #4
 800236e:	430a      	orrs	r2, r1
 8002370:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8002372:	4b7e      	ldr	r3, [pc, #504]	; (800256c <HAL_RCC_OscConfig+0x628>)
 8002374:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002376:	4b7d      	ldr	r3, [pc, #500]	; (800256c <HAL_RCC_OscConfig+0x628>)
 8002378:	2101      	movs	r1, #1
 800237a:	430a      	orrs	r2, r1
 800237c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800237e:	f7fe fbe7 	bl	8000b50 <HAL_GetTick>
 8002382:	0003      	movs	r3, r0
 8002384:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8002386:	e008      	b.n	800239a <HAL_RCC_OscConfig+0x456>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8002388:	f7fe fbe2 	bl	8000b50 <HAL_GetTick>
 800238c:	0002      	movs	r2, r0
 800238e:	69bb      	ldr	r3, [r7, #24]
 8002390:	1ad3      	subs	r3, r2, r3
 8002392:	2b02      	cmp	r3, #2
 8002394:	d901      	bls.n	800239a <HAL_RCC_OscConfig+0x456>
        {
          return HAL_TIMEOUT;
 8002396:	2303      	movs	r3, #3
 8002398:	e0e3      	b.n	8002562 <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800239a:	4b74      	ldr	r3, [pc, #464]	; (800256c <HAL_RCC_OscConfig+0x628>)
 800239c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800239e:	2202      	movs	r2, #2
 80023a0:	4013      	ands	r3, r2
 80023a2:	d0f1      	beq.n	8002388 <HAL_RCC_OscConfig+0x444>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80023a4:	4b71      	ldr	r3, [pc, #452]	; (800256c <HAL_RCC_OscConfig+0x628>)
 80023a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80023a8:	22f8      	movs	r2, #248	; 0xf8
 80023aa:	4393      	bics	r3, r2
 80023ac:	0019      	movs	r1, r3
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	699b      	ldr	r3, [r3, #24]
 80023b2:	00da      	lsls	r2, r3, #3
 80023b4:	4b6d      	ldr	r3, [pc, #436]	; (800256c <HAL_RCC_OscConfig+0x628>)
 80023b6:	430a      	orrs	r2, r1
 80023b8:	635a      	str	r2, [r3, #52]	; 0x34
 80023ba:	e034      	b.n	8002426 <HAL_RCC_OscConfig+0x4e2>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	695b      	ldr	r3, [r3, #20]
 80023c0:	3305      	adds	r3, #5
 80023c2:	d111      	bne.n	80023e8 <HAL_RCC_OscConfig+0x4a4>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 80023c4:	4b69      	ldr	r3, [pc, #420]	; (800256c <HAL_RCC_OscConfig+0x628>)
 80023c6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80023c8:	4b68      	ldr	r3, [pc, #416]	; (800256c <HAL_RCC_OscConfig+0x628>)
 80023ca:	2104      	movs	r1, #4
 80023cc:	438a      	bics	r2, r1
 80023ce:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80023d0:	4b66      	ldr	r3, [pc, #408]	; (800256c <HAL_RCC_OscConfig+0x628>)
 80023d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80023d4:	22f8      	movs	r2, #248	; 0xf8
 80023d6:	4393      	bics	r3, r2
 80023d8:	0019      	movs	r1, r3
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	699b      	ldr	r3, [r3, #24]
 80023de:	00da      	lsls	r2, r3, #3
 80023e0:	4b62      	ldr	r3, [pc, #392]	; (800256c <HAL_RCC_OscConfig+0x628>)
 80023e2:	430a      	orrs	r2, r1
 80023e4:	635a      	str	r2, [r3, #52]	; 0x34
 80023e6:	e01e      	b.n	8002426 <HAL_RCC_OscConfig+0x4e2>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80023e8:	4b60      	ldr	r3, [pc, #384]	; (800256c <HAL_RCC_OscConfig+0x628>)
 80023ea:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80023ec:	4b5f      	ldr	r3, [pc, #380]	; (800256c <HAL_RCC_OscConfig+0x628>)
 80023ee:	2104      	movs	r1, #4
 80023f0:	430a      	orrs	r2, r1
 80023f2:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 80023f4:	4b5d      	ldr	r3, [pc, #372]	; (800256c <HAL_RCC_OscConfig+0x628>)
 80023f6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80023f8:	4b5c      	ldr	r3, [pc, #368]	; (800256c <HAL_RCC_OscConfig+0x628>)
 80023fa:	2101      	movs	r1, #1
 80023fc:	438a      	bics	r2, r1
 80023fe:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002400:	f7fe fba6 	bl	8000b50 <HAL_GetTick>
 8002404:	0003      	movs	r3, r0
 8002406:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8002408:	e008      	b.n	800241c <HAL_RCC_OscConfig+0x4d8>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800240a:	f7fe fba1 	bl	8000b50 <HAL_GetTick>
 800240e:	0002      	movs	r2, r0
 8002410:	69bb      	ldr	r3, [r7, #24]
 8002412:	1ad3      	subs	r3, r2, r3
 8002414:	2b02      	cmp	r3, #2
 8002416:	d901      	bls.n	800241c <HAL_RCC_OscConfig+0x4d8>
        {
          return HAL_TIMEOUT;
 8002418:	2303      	movs	r3, #3
 800241a:	e0a2      	b.n	8002562 <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 800241c:	4b53      	ldr	r3, [pc, #332]	; (800256c <HAL_RCC_OscConfig+0x628>)
 800241e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002420:	2202      	movs	r2, #2
 8002422:	4013      	ands	r3, r2
 8002424:	d1f1      	bne.n	800240a <HAL_RCC_OscConfig+0x4c6>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	6a1b      	ldr	r3, [r3, #32]
 800242a:	2b00      	cmp	r3, #0
 800242c:	d100      	bne.n	8002430 <HAL_RCC_OscConfig+0x4ec>
 800242e:	e097      	b.n	8002560 <HAL_RCC_OscConfig+0x61c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002430:	4b4e      	ldr	r3, [pc, #312]	; (800256c <HAL_RCC_OscConfig+0x628>)
 8002432:	685b      	ldr	r3, [r3, #4]
 8002434:	220c      	movs	r2, #12
 8002436:	4013      	ands	r3, r2
 8002438:	2b08      	cmp	r3, #8
 800243a:	d100      	bne.n	800243e <HAL_RCC_OscConfig+0x4fa>
 800243c:	e06b      	b.n	8002516 <HAL_RCC_OscConfig+0x5d2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	6a1b      	ldr	r3, [r3, #32]
 8002442:	2b02      	cmp	r3, #2
 8002444:	d14c      	bne.n	80024e0 <HAL_RCC_OscConfig+0x59c>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002446:	4b49      	ldr	r3, [pc, #292]	; (800256c <HAL_RCC_OscConfig+0x628>)
 8002448:	681a      	ldr	r2, [r3, #0]
 800244a:	4b48      	ldr	r3, [pc, #288]	; (800256c <HAL_RCC_OscConfig+0x628>)
 800244c:	494a      	ldr	r1, [pc, #296]	; (8002578 <HAL_RCC_OscConfig+0x634>)
 800244e:	400a      	ands	r2, r1
 8002450:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002452:	f7fe fb7d 	bl	8000b50 <HAL_GetTick>
 8002456:	0003      	movs	r3, r0
 8002458:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800245a:	e008      	b.n	800246e <HAL_RCC_OscConfig+0x52a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800245c:	f7fe fb78 	bl	8000b50 <HAL_GetTick>
 8002460:	0002      	movs	r2, r0
 8002462:	69bb      	ldr	r3, [r7, #24]
 8002464:	1ad3      	subs	r3, r2, r3
 8002466:	2b02      	cmp	r3, #2
 8002468:	d901      	bls.n	800246e <HAL_RCC_OscConfig+0x52a>
          {
            return HAL_TIMEOUT;
 800246a:	2303      	movs	r3, #3
 800246c:	e079      	b.n	8002562 <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800246e:	4b3f      	ldr	r3, [pc, #252]	; (800256c <HAL_RCC_OscConfig+0x628>)
 8002470:	681a      	ldr	r2, [r3, #0]
 8002472:	2380      	movs	r3, #128	; 0x80
 8002474:	049b      	lsls	r3, r3, #18
 8002476:	4013      	ands	r3, r2
 8002478:	d1f0      	bne.n	800245c <HAL_RCC_OscConfig+0x518>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800247a:	4b3c      	ldr	r3, [pc, #240]	; (800256c <HAL_RCC_OscConfig+0x628>)
 800247c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800247e:	220f      	movs	r2, #15
 8002480:	4393      	bics	r3, r2
 8002482:	0019      	movs	r1, r3
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002488:	4b38      	ldr	r3, [pc, #224]	; (800256c <HAL_RCC_OscConfig+0x628>)
 800248a:	430a      	orrs	r2, r1
 800248c:	62da      	str	r2, [r3, #44]	; 0x2c
 800248e:	4b37      	ldr	r3, [pc, #220]	; (800256c <HAL_RCC_OscConfig+0x628>)
 8002490:	685b      	ldr	r3, [r3, #4]
 8002492:	4a3a      	ldr	r2, [pc, #232]	; (800257c <HAL_RCC_OscConfig+0x638>)
 8002494:	4013      	ands	r3, r2
 8002496:	0019      	movs	r1, r3
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024a0:	431a      	orrs	r2, r3
 80024a2:	4b32      	ldr	r3, [pc, #200]	; (800256c <HAL_RCC_OscConfig+0x628>)
 80024a4:	430a      	orrs	r2, r1
 80024a6:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80024a8:	4b30      	ldr	r3, [pc, #192]	; (800256c <HAL_RCC_OscConfig+0x628>)
 80024aa:	681a      	ldr	r2, [r3, #0]
 80024ac:	4b2f      	ldr	r3, [pc, #188]	; (800256c <HAL_RCC_OscConfig+0x628>)
 80024ae:	2180      	movs	r1, #128	; 0x80
 80024b0:	0449      	lsls	r1, r1, #17
 80024b2:	430a      	orrs	r2, r1
 80024b4:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024b6:	f7fe fb4b 	bl	8000b50 <HAL_GetTick>
 80024ba:	0003      	movs	r3, r0
 80024bc:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80024be:	e008      	b.n	80024d2 <HAL_RCC_OscConfig+0x58e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80024c0:	f7fe fb46 	bl	8000b50 <HAL_GetTick>
 80024c4:	0002      	movs	r2, r0
 80024c6:	69bb      	ldr	r3, [r7, #24]
 80024c8:	1ad3      	subs	r3, r2, r3
 80024ca:	2b02      	cmp	r3, #2
 80024cc:	d901      	bls.n	80024d2 <HAL_RCC_OscConfig+0x58e>
          {
            return HAL_TIMEOUT;
 80024ce:	2303      	movs	r3, #3
 80024d0:	e047      	b.n	8002562 <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80024d2:	4b26      	ldr	r3, [pc, #152]	; (800256c <HAL_RCC_OscConfig+0x628>)
 80024d4:	681a      	ldr	r2, [r3, #0]
 80024d6:	2380      	movs	r3, #128	; 0x80
 80024d8:	049b      	lsls	r3, r3, #18
 80024da:	4013      	ands	r3, r2
 80024dc:	d0f0      	beq.n	80024c0 <HAL_RCC_OscConfig+0x57c>
 80024de:	e03f      	b.n	8002560 <HAL_RCC_OscConfig+0x61c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80024e0:	4b22      	ldr	r3, [pc, #136]	; (800256c <HAL_RCC_OscConfig+0x628>)
 80024e2:	681a      	ldr	r2, [r3, #0]
 80024e4:	4b21      	ldr	r3, [pc, #132]	; (800256c <HAL_RCC_OscConfig+0x628>)
 80024e6:	4924      	ldr	r1, [pc, #144]	; (8002578 <HAL_RCC_OscConfig+0x634>)
 80024e8:	400a      	ands	r2, r1
 80024ea:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024ec:	f7fe fb30 	bl	8000b50 <HAL_GetTick>
 80024f0:	0003      	movs	r3, r0
 80024f2:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80024f4:	e008      	b.n	8002508 <HAL_RCC_OscConfig+0x5c4>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80024f6:	f7fe fb2b 	bl	8000b50 <HAL_GetTick>
 80024fa:	0002      	movs	r2, r0
 80024fc:	69bb      	ldr	r3, [r7, #24]
 80024fe:	1ad3      	subs	r3, r2, r3
 8002500:	2b02      	cmp	r3, #2
 8002502:	d901      	bls.n	8002508 <HAL_RCC_OscConfig+0x5c4>
          {
            return HAL_TIMEOUT;
 8002504:	2303      	movs	r3, #3
 8002506:	e02c      	b.n	8002562 <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002508:	4b18      	ldr	r3, [pc, #96]	; (800256c <HAL_RCC_OscConfig+0x628>)
 800250a:	681a      	ldr	r2, [r3, #0]
 800250c:	2380      	movs	r3, #128	; 0x80
 800250e:	049b      	lsls	r3, r3, #18
 8002510:	4013      	ands	r3, r2
 8002512:	d1f0      	bne.n	80024f6 <HAL_RCC_OscConfig+0x5b2>
 8002514:	e024      	b.n	8002560 <HAL_RCC_OscConfig+0x61c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	6a1b      	ldr	r3, [r3, #32]
 800251a:	2b01      	cmp	r3, #1
 800251c:	d101      	bne.n	8002522 <HAL_RCC_OscConfig+0x5de>
      {
        return HAL_ERROR;
 800251e:	2301      	movs	r3, #1
 8002520:	e01f      	b.n	8002562 <HAL_RCC_OscConfig+0x61e>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8002522:	4b12      	ldr	r3, [pc, #72]	; (800256c <HAL_RCC_OscConfig+0x628>)
 8002524:	685b      	ldr	r3, [r3, #4]
 8002526:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8002528:	4b10      	ldr	r3, [pc, #64]	; (800256c <HAL_RCC_OscConfig+0x628>)
 800252a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800252c:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800252e:	697a      	ldr	r2, [r7, #20]
 8002530:	23c0      	movs	r3, #192	; 0xc0
 8002532:	025b      	lsls	r3, r3, #9
 8002534:	401a      	ands	r2, r3
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800253a:	429a      	cmp	r2, r3
 800253c:	d10e      	bne.n	800255c <HAL_RCC_OscConfig+0x618>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 800253e:	693b      	ldr	r3, [r7, #16]
 8002540:	220f      	movs	r2, #15
 8002542:	401a      	ands	r2, r3
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002548:	429a      	cmp	r2, r3
 800254a:	d107      	bne.n	800255c <HAL_RCC_OscConfig+0x618>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 800254c:	697a      	ldr	r2, [r7, #20]
 800254e:	23f0      	movs	r3, #240	; 0xf0
 8002550:	039b      	lsls	r3, r3, #14
 8002552:	401a      	ands	r2, r3
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8002558:	429a      	cmp	r2, r3
 800255a:	d001      	beq.n	8002560 <HAL_RCC_OscConfig+0x61c>
        {
          return HAL_ERROR;
 800255c:	2301      	movs	r3, #1
 800255e:	e000      	b.n	8002562 <HAL_RCC_OscConfig+0x61e>
        }
      }
    }
  }

  return HAL_OK;
 8002560:	2300      	movs	r3, #0
}
 8002562:	0018      	movs	r0, r3
 8002564:	46bd      	mov	sp, r7
 8002566:	b008      	add	sp, #32
 8002568:	bd80      	pop	{r7, pc}
 800256a:	46c0      	nop			; (mov r8, r8)
 800256c:	40021000 	.word	0x40021000
 8002570:	00001388 	.word	0x00001388
 8002574:	efffffff 	.word	0xefffffff
 8002578:	feffffff 	.word	0xfeffffff
 800257c:	ffc27fff 	.word	0xffc27fff

08002580 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002580:	b580      	push	{r7, lr}
 8002582:	b084      	sub	sp, #16
 8002584:	af00      	add	r7, sp, #0
 8002586:	6078      	str	r0, [r7, #4]
 8002588:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	2b00      	cmp	r3, #0
 800258e:	d101      	bne.n	8002594 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002590:	2301      	movs	r3, #1
 8002592:	e0b3      	b.n	80026fc <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002594:	4b5b      	ldr	r3, [pc, #364]	; (8002704 <HAL_RCC_ClockConfig+0x184>)
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	2201      	movs	r2, #1
 800259a:	4013      	ands	r3, r2
 800259c:	683a      	ldr	r2, [r7, #0]
 800259e:	429a      	cmp	r2, r3
 80025a0:	d911      	bls.n	80025c6 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80025a2:	4b58      	ldr	r3, [pc, #352]	; (8002704 <HAL_RCC_ClockConfig+0x184>)
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	2201      	movs	r2, #1
 80025a8:	4393      	bics	r3, r2
 80025aa:	0019      	movs	r1, r3
 80025ac:	4b55      	ldr	r3, [pc, #340]	; (8002704 <HAL_RCC_ClockConfig+0x184>)
 80025ae:	683a      	ldr	r2, [r7, #0]
 80025b0:	430a      	orrs	r2, r1
 80025b2:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80025b4:	4b53      	ldr	r3, [pc, #332]	; (8002704 <HAL_RCC_ClockConfig+0x184>)
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	2201      	movs	r2, #1
 80025ba:	4013      	ands	r3, r2
 80025bc:	683a      	ldr	r2, [r7, #0]
 80025be:	429a      	cmp	r2, r3
 80025c0:	d001      	beq.n	80025c6 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 80025c2:	2301      	movs	r3, #1
 80025c4:	e09a      	b.n	80026fc <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	2202      	movs	r2, #2
 80025cc:	4013      	ands	r3, r2
 80025ce:	d015      	beq.n	80025fc <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	2204      	movs	r2, #4
 80025d6:	4013      	ands	r3, r2
 80025d8:	d006      	beq.n	80025e8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80025da:	4b4b      	ldr	r3, [pc, #300]	; (8002708 <HAL_RCC_ClockConfig+0x188>)
 80025dc:	685a      	ldr	r2, [r3, #4]
 80025de:	4b4a      	ldr	r3, [pc, #296]	; (8002708 <HAL_RCC_ClockConfig+0x188>)
 80025e0:	21e0      	movs	r1, #224	; 0xe0
 80025e2:	00c9      	lsls	r1, r1, #3
 80025e4:	430a      	orrs	r2, r1
 80025e6:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80025e8:	4b47      	ldr	r3, [pc, #284]	; (8002708 <HAL_RCC_ClockConfig+0x188>)
 80025ea:	685b      	ldr	r3, [r3, #4]
 80025ec:	22f0      	movs	r2, #240	; 0xf0
 80025ee:	4393      	bics	r3, r2
 80025f0:	0019      	movs	r1, r3
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	689a      	ldr	r2, [r3, #8]
 80025f6:	4b44      	ldr	r3, [pc, #272]	; (8002708 <HAL_RCC_ClockConfig+0x188>)
 80025f8:	430a      	orrs	r2, r1
 80025fa:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	2201      	movs	r2, #1
 8002602:	4013      	ands	r3, r2
 8002604:	d040      	beq.n	8002688 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	685b      	ldr	r3, [r3, #4]
 800260a:	2b01      	cmp	r3, #1
 800260c:	d107      	bne.n	800261e <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800260e:	4b3e      	ldr	r3, [pc, #248]	; (8002708 <HAL_RCC_ClockConfig+0x188>)
 8002610:	681a      	ldr	r2, [r3, #0]
 8002612:	2380      	movs	r3, #128	; 0x80
 8002614:	029b      	lsls	r3, r3, #10
 8002616:	4013      	ands	r3, r2
 8002618:	d114      	bne.n	8002644 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 800261a:	2301      	movs	r3, #1
 800261c:	e06e      	b.n	80026fc <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	685b      	ldr	r3, [r3, #4]
 8002622:	2b02      	cmp	r3, #2
 8002624:	d107      	bne.n	8002636 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002626:	4b38      	ldr	r3, [pc, #224]	; (8002708 <HAL_RCC_ClockConfig+0x188>)
 8002628:	681a      	ldr	r2, [r3, #0]
 800262a:	2380      	movs	r3, #128	; 0x80
 800262c:	049b      	lsls	r3, r3, #18
 800262e:	4013      	ands	r3, r2
 8002630:	d108      	bne.n	8002644 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8002632:	2301      	movs	r3, #1
 8002634:	e062      	b.n	80026fc <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002636:	4b34      	ldr	r3, [pc, #208]	; (8002708 <HAL_RCC_ClockConfig+0x188>)
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	2202      	movs	r2, #2
 800263c:	4013      	ands	r3, r2
 800263e:	d101      	bne.n	8002644 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8002640:	2301      	movs	r3, #1
 8002642:	e05b      	b.n	80026fc <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002644:	4b30      	ldr	r3, [pc, #192]	; (8002708 <HAL_RCC_ClockConfig+0x188>)
 8002646:	685b      	ldr	r3, [r3, #4]
 8002648:	2203      	movs	r2, #3
 800264a:	4393      	bics	r3, r2
 800264c:	0019      	movs	r1, r3
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	685a      	ldr	r2, [r3, #4]
 8002652:	4b2d      	ldr	r3, [pc, #180]	; (8002708 <HAL_RCC_ClockConfig+0x188>)
 8002654:	430a      	orrs	r2, r1
 8002656:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002658:	f7fe fa7a 	bl	8000b50 <HAL_GetTick>
 800265c:	0003      	movs	r3, r0
 800265e:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002660:	e009      	b.n	8002676 <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002662:	f7fe fa75 	bl	8000b50 <HAL_GetTick>
 8002666:	0002      	movs	r2, r0
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	1ad3      	subs	r3, r2, r3
 800266c:	4a27      	ldr	r2, [pc, #156]	; (800270c <HAL_RCC_ClockConfig+0x18c>)
 800266e:	4293      	cmp	r3, r2
 8002670:	d901      	bls.n	8002676 <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 8002672:	2303      	movs	r3, #3
 8002674:	e042      	b.n	80026fc <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002676:	4b24      	ldr	r3, [pc, #144]	; (8002708 <HAL_RCC_ClockConfig+0x188>)
 8002678:	685b      	ldr	r3, [r3, #4]
 800267a:	220c      	movs	r2, #12
 800267c:	401a      	ands	r2, r3
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	685b      	ldr	r3, [r3, #4]
 8002682:	009b      	lsls	r3, r3, #2
 8002684:	429a      	cmp	r2, r3
 8002686:	d1ec      	bne.n	8002662 <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002688:	4b1e      	ldr	r3, [pc, #120]	; (8002704 <HAL_RCC_ClockConfig+0x184>)
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	2201      	movs	r2, #1
 800268e:	4013      	ands	r3, r2
 8002690:	683a      	ldr	r2, [r7, #0]
 8002692:	429a      	cmp	r2, r3
 8002694:	d211      	bcs.n	80026ba <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002696:	4b1b      	ldr	r3, [pc, #108]	; (8002704 <HAL_RCC_ClockConfig+0x184>)
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	2201      	movs	r2, #1
 800269c:	4393      	bics	r3, r2
 800269e:	0019      	movs	r1, r3
 80026a0:	4b18      	ldr	r3, [pc, #96]	; (8002704 <HAL_RCC_ClockConfig+0x184>)
 80026a2:	683a      	ldr	r2, [r7, #0]
 80026a4:	430a      	orrs	r2, r1
 80026a6:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80026a8:	4b16      	ldr	r3, [pc, #88]	; (8002704 <HAL_RCC_ClockConfig+0x184>)
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	2201      	movs	r2, #1
 80026ae:	4013      	ands	r3, r2
 80026b0:	683a      	ldr	r2, [r7, #0]
 80026b2:	429a      	cmp	r2, r3
 80026b4:	d001      	beq.n	80026ba <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 80026b6:	2301      	movs	r3, #1
 80026b8:	e020      	b.n	80026fc <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	2204      	movs	r2, #4
 80026c0:	4013      	ands	r3, r2
 80026c2:	d009      	beq.n	80026d8 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80026c4:	4b10      	ldr	r3, [pc, #64]	; (8002708 <HAL_RCC_ClockConfig+0x188>)
 80026c6:	685b      	ldr	r3, [r3, #4]
 80026c8:	4a11      	ldr	r2, [pc, #68]	; (8002710 <HAL_RCC_ClockConfig+0x190>)
 80026ca:	4013      	ands	r3, r2
 80026cc:	0019      	movs	r1, r3
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	68da      	ldr	r2, [r3, #12]
 80026d2:	4b0d      	ldr	r3, [pc, #52]	; (8002708 <HAL_RCC_ClockConfig+0x188>)
 80026d4:	430a      	orrs	r2, r1
 80026d6:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80026d8:	f000 f820 	bl	800271c <HAL_RCC_GetSysClockFreq>
 80026dc:	0001      	movs	r1, r0
 80026de:	4b0a      	ldr	r3, [pc, #40]	; (8002708 <HAL_RCC_ClockConfig+0x188>)
 80026e0:	685b      	ldr	r3, [r3, #4]
 80026e2:	091b      	lsrs	r3, r3, #4
 80026e4:	220f      	movs	r2, #15
 80026e6:	4013      	ands	r3, r2
 80026e8:	4a0a      	ldr	r2, [pc, #40]	; (8002714 <HAL_RCC_ClockConfig+0x194>)
 80026ea:	5cd3      	ldrb	r3, [r2, r3]
 80026ec:	000a      	movs	r2, r1
 80026ee:	40da      	lsrs	r2, r3
 80026f0:	4b09      	ldr	r3, [pc, #36]	; (8002718 <HAL_RCC_ClockConfig+0x198>)
 80026f2:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 80026f4:	2003      	movs	r0, #3
 80026f6:	f7fe f9e5 	bl	8000ac4 <HAL_InitTick>
  
  return HAL_OK;
 80026fa:	2300      	movs	r3, #0
}
 80026fc:	0018      	movs	r0, r3
 80026fe:	46bd      	mov	sp, r7
 8002700:	b004      	add	sp, #16
 8002702:	bd80      	pop	{r7, pc}
 8002704:	40022000 	.word	0x40022000
 8002708:	40021000 	.word	0x40021000
 800270c:	00001388 	.word	0x00001388
 8002710:	fffff8ff 	.word	0xfffff8ff
 8002714:	08003a58 	.word	0x08003a58
 8002718:	20000000 	.word	0x20000000

0800271c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800271c:	b590      	push	{r4, r7, lr}
 800271e:	b08f      	sub	sp, #60	; 0x3c
 8002720:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8002722:	2314      	movs	r3, #20
 8002724:	18fb      	adds	r3, r7, r3
 8002726:	4a2c      	ldr	r2, [pc, #176]	; (80027d8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002728:	ca13      	ldmia	r2!, {r0, r1, r4}
 800272a:	c313      	stmia	r3!, {r0, r1, r4}
 800272c:	6812      	ldr	r2, [r2, #0]
 800272e:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8002730:	1d3b      	adds	r3, r7, #4
 8002732:	4a2a      	ldr	r2, [pc, #168]	; (80027dc <HAL_RCC_GetSysClockFreq+0xc0>)
 8002734:	ca13      	ldmia	r2!, {r0, r1, r4}
 8002736:	c313      	stmia	r3!, {r0, r1, r4}
 8002738:	6812      	ldr	r2, [r2, #0]
 800273a:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800273c:	2300      	movs	r3, #0
 800273e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002740:	2300      	movs	r3, #0
 8002742:	62bb      	str	r3, [r7, #40]	; 0x28
 8002744:	2300      	movs	r3, #0
 8002746:	637b      	str	r3, [r7, #52]	; 0x34
 8002748:	2300      	movs	r3, #0
 800274a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 800274c:	2300      	movs	r3, #0
 800274e:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 8002750:	4b23      	ldr	r3, [pc, #140]	; (80027e0 <HAL_RCC_GetSysClockFreq+0xc4>)
 8002752:	685b      	ldr	r3, [r3, #4]
 8002754:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002756:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002758:	220c      	movs	r2, #12
 800275a:	4013      	ands	r3, r2
 800275c:	2b04      	cmp	r3, #4
 800275e:	d002      	beq.n	8002766 <HAL_RCC_GetSysClockFreq+0x4a>
 8002760:	2b08      	cmp	r3, #8
 8002762:	d003      	beq.n	800276c <HAL_RCC_GetSysClockFreq+0x50>
 8002764:	e02f      	b.n	80027c6 <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002766:	4b1f      	ldr	r3, [pc, #124]	; (80027e4 <HAL_RCC_GetSysClockFreq+0xc8>)
 8002768:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800276a:	e02f      	b.n	80027cc <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 800276c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800276e:	0c9b      	lsrs	r3, r3, #18
 8002770:	220f      	movs	r2, #15
 8002772:	4013      	ands	r3, r2
 8002774:	2214      	movs	r2, #20
 8002776:	18ba      	adds	r2, r7, r2
 8002778:	5cd3      	ldrb	r3, [r2, r3]
 800277a:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 800277c:	4b18      	ldr	r3, [pc, #96]	; (80027e0 <HAL_RCC_GetSysClockFreq+0xc4>)
 800277e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002780:	220f      	movs	r2, #15
 8002782:	4013      	ands	r3, r2
 8002784:	1d3a      	adds	r2, r7, #4
 8002786:	5cd3      	ldrb	r3, [r2, r3]
 8002788:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800278a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800278c:	23c0      	movs	r3, #192	; 0xc0
 800278e:	025b      	lsls	r3, r3, #9
 8002790:	401a      	ands	r2, r3
 8002792:	2380      	movs	r3, #128	; 0x80
 8002794:	025b      	lsls	r3, r3, #9
 8002796:	429a      	cmp	r2, r3
 8002798:	d109      	bne.n	80027ae <HAL_RCC_GetSysClockFreq+0x92>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800279a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800279c:	4811      	ldr	r0, [pc, #68]	; (80027e4 <HAL_RCC_GetSysClockFreq+0xc8>)
 800279e:	f7fd fcb3 	bl	8000108 <__udivsi3>
 80027a2:	0003      	movs	r3, r0
 80027a4:	001a      	movs	r2, r3
 80027a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027a8:	4353      	muls	r3, r2
 80027aa:	637b      	str	r3, [r7, #52]	; 0x34
 80027ac:	e008      	b.n	80027c0 <HAL_RCC_GetSysClockFreq+0xa4>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80027ae:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80027b0:	480c      	ldr	r0, [pc, #48]	; (80027e4 <HAL_RCC_GetSysClockFreq+0xc8>)
 80027b2:	f7fd fca9 	bl	8000108 <__udivsi3>
 80027b6:	0003      	movs	r3, r0
 80027b8:	001a      	movs	r2, r3
 80027ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027bc:	4353      	muls	r3, r2
 80027be:	637b      	str	r3, [r7, #52]	; 0x34
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 80027c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80027c2:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80027c4:	e002      	b.n	80027cc <HAL_RCC_GetSysClockFreq+0xb0>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80027c6:	4b07      	ldr	r3, [pc, #28]	; (80027e4 <HAL_RCC_GetSysClockFreq+0xc8>)
 80027c8:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80027ca:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 80027cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 80027ce:	0018      	movs	r0, r3
 80027d0:	46bd      	mov	sp, r7
 80027d2:	b00f      	add	sp, #60	; 0x3c
 80027d4:	bd90      	pop	{r4, r7, pc}
 80027d6:	46c0      	nop			; (mov r8, r8)
 80027d8:	08003a38 	.word	0x08003a38
 80027dc:	08003a48 	.word	0x08003a48
 80027e0:	40021000 	.word	0x40021000
 80027e4:	007a1200 	.word	0x007a1200

080027e8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80027e8:	b580      	push	{r7, lr}
 80027ea:	b086      	sub	sp, #24
 80027ec:	af00      	add	r7, sp, #0
 80027ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80027f0:	2300      	movs	r3, #0
 80027f2:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 80027f4:	2300      	movs	r3, #0
 80027f6:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681a      	ldr	r2, [r3, #0]
 80027fc:	2380      	movs	r3, #128	; 0x80
 80027fe:	025b      	lsls	r3, r3, #9
 8002800:	4013      	ands	r3, r2
 8002802:	d100      	bne.n	8002806 <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8002804:	e08e      	b.n	8002924 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 8002806:	2017      	movs	r0, #23
 8002808:	183b      	adds	r3, r7, r0
 800280a:	2200      	movs	r2, #0
 800280c:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800280e:	4b5f      	ldr	r3, [pc, #380]	; (800298c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002810:	69da      	ldr	r2, [r3, #28]
 8002812:	2380      	movs	r3, #128	; 0x80
 8002814:	055b      	lsls	r3, r3, #21
 8002816:	4013      	ands	r3, r2
 8002818:	d110      	bne.n	800283c <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 800281a:	4b5c      	ldr	r3, [pc, #368]	; (800298c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800281c:	69da      	ldr	r2, [r3, #28]
 800281e:	4b5b      	ldr	r3, [pc, #364]	; (800298c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002820:	2180      	movs	r1, #128	; 0x80
 8002822:	0549      	lsls	r1, r1, #21
 8002824:	430a      	orrs	r2, r1
 8002826:	61da      	str	r2, [r3, #28]
 8002828:	4b58      	ldr	r3, [pc, #352]	; (800298c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800282a:	69da      	ldr	r2, [r3, #28]
 800282c:	2380      	movs	r3, #128	; 0x80
 800282e:	055b      	lsls	r3, r3, #21
 8002830:	4013      	ands	r3, r2
 8002832:	60bb      	str	r3, [r7, #8]
 8002834:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002836:	183b      	adds	r3, r7, r0
 8002838:	2201      	movs	r2, #1
 800283a:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800283c:	4b54      	ldr	r3, [pc, #336]	; (8002990 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 800283e:	681a      	ldr	r2, [r3, #0]
 8002840:	2380      	movs	r3, #128	; 0x80
 8002842:	005b      	lsls	r3, r3, #1
 8002844:	4013      	ands	r3, r2
 8002846:	d11a      	bne.n	800287e <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002848:	4b51      	ldr	r3, [pc, #324]	; (8002990 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 800284a:	681a      	ldr	r2, [r3, #0]
 800284c:	4b50      	ldr	r3, [pc, #320]	; (8002990 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 800284e:	2180      	movs	r1, #128	; 0x80
 8002850:	0049      	lsls	r1, r1, #1
 8002852:	430a      	orrs	r2, r1
 8002854:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002856:	f7fe f97b 	bl	8000b50 <HAL_GetTick>
 800285a:	0003      	movs	r3, r0
 800285c:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800285e:	e008      	b.n	8002872 <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002860:	f7fe f976 	bl	8000b50 <HAL_GetTick>
 8002864:	0002      	movs	r2, r0
 8002866:	693b      	ldr	r3, [r7, #16]
 8002868:	1ad3      	subs	r3, r2, r3
 800286a:	2b64      	cmp	r3, #100	; 0x64
 800286c:	d901      	bls.n	8002872 <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 800286e:	2303      	movs	r3, #3
 8002870:	e087      	b.n	8002982 <HAL_RCCEx_PeriphCLKConfig+0x19a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002872:	4b47      	ldr	r3, [pc, #284]	; (8002990 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8002874:	681a      	ldr	r2, [r3, #0]
 8002876:	2380      	movs	r3, #128	; 0x80
 8002878:	005b      	lsls	r3, r3, #1
 800287a:	4013      	ands	r3, r2
 800287c:	d0f0      	beq.n	8002860 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800287e:	4b43      	ldr	r3, [pc, #268]	; (800298c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002880:	6a1a      	ldr	r2, [r3, #32]
 8002882:	23c0      	movs	r3, #192	; 0xc0
 8002884:	009b      	lsls	r3, r3, #2
 8002886:	4013      	ands	r3, r2
 8002888:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	2b00      	cmp	r3, #0
 800288e:	d034      	beq.n	80028fa <HAL_RCCEx_PeriphCLKConfig+0x112>
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	685a      	ldr	r2, [r3, #4]
 8002894:	23c0      	movs	r3, #192	; 0xc0
 8002896:	009b      	lsls	r3, r3, #2
 8002898:	4013      	ands	r3, r2
 800289a:	68fa      	ldr	r2, [r7, #12]
 800289c:	429a      	cmp	r2, r3
 800289e:	d02c      	beq.n	80028fa <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80028a0:	4b3a      	ldr	r3, [pc, #232]	; (800298c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80028a2:	6a1b      	ldr	r3, [r3, #32]
 80028a4:	4a3b      	ldr	r2, [pc, #236]	; (8002994 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80028a6:	4013      	ands	r3, r2
 80028a8:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80028aa:	4b38      	ldr	r3, [pc, #224]	; (800298c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80028ac:	6a1a      	ldr	r2, [r3, #32]
 80028ae:	4b37      	ldr	r3, [pc, #220]	; (800298c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80028b0:	2180      	movs	r1, #128	; 0x80
 80028b2:	0249      	lsls	r1, r1, #9
 80028b4:	430a      	orrs	r2, r1
 80028b6:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80028b8:	4b34      	ldr	r3, [pc, #208]	; (800298c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80028ba:	6a1a      	ldr	r2, [r3, #32]
 80028bc:	4b33      	ldr	r3, [pc, #204]	; (800298c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80028be:	4936      	ldr	r1, [pc, #216]	; (8002998 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80028c0:	400a      	ands	r2, r1
 80028c2:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80028c4:	4b31      	ldr	r3, [pc, #196]	; (800298c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80028c6:	68fa      	ldr	r2, [r7, #12]
 80028c8:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	2201      	movs	r2, #1
 80028ce:	4013      	ands	r3, r2
 80028d0:	d013      	beq.n	80028fa <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028d2:	f7fe f93d 	bl	8000b50 <HAL_GetTick>
 80028d6:	0003      	movs	r3, r0
 80028d8:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80028da:	e009      	b.n	80028f0 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80028dc:	f7fe f938 	bl	8000b50 <HAL_GetTick>
 80028e0:	0002      	movs	r2, r0
 80028e2:	693b      	ldr	r3, [r7, #16]
 80028e4:	1ad3      	subs	r3, r2, r3
 80028e6:	4a2d      	ldr	r2, [pc, #180]	; (800299c <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80028e8:	4293      	cmp	r3, r2
 80028ea:	d901      	bls.n	80028f0 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 80028ec:	2303      	movs	r3, #3
 80028ee:	e048      	b.n	8002982 <HAL_RCCEx_PeriphCLKConfig+0x19a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80028f0:	4b26      	ldr	r3, [pc, #152]	; (800298c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80028f2:	6a1b      	ldr	r3, [r3, #32]
 80028f4:	2202      	movs	r2, #2
 80028f6:	4013      	ands	r3, r2
 80028f8:	d0f0      	beq.n	80028dc <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80028fa:	4b24      	ldr	r3, [pc, #144]	; (800298c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80028fc:	6a1b      	ldr	r3, [r3, #32]
 80028fe:	4a25      	ldr	r2, [pc, #148]	; (8002994 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002900:	4013      	ands	r3, r2
 8002902:	0019      	movs	r1, r3
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	685a      	ldr	r2, [r3, #4]
 8002908:	4b20      	ldr	r3, [pc, #128]	; (800298c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800290a:	430a      	orrs	r2, r1
 800290c:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800290e:	2317      	movs	r3, #23
 8002910:	18fb      	adds	r3, r7, r3
 8002912:	781b      	ldrb	r3, [r3, #0]
 8002914:	2b01      	cmp	r3, #1
 8002916:	d105      	bne.n	8002924 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002918:	4b1c      	ldr	r3, [pc, #112]	; (800298c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800291a:	69da      	ldr	r2, [r3, #28]
 800291c:	4b1b      	ldr	r3, [pc, #108]	; (800298c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800291e:	4920      	ldr	r1, [pc, #128]	; (80029a0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002920:	400a      	ands	r2, r1
 8002922:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	2201      	movs	r2, #1
 800292a:	4013      	ands	r3, r2
 800292c:	d009      	beq.n	8002942 <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800292e:	4b17      	ldr	r3, [pc, #92]	; (800298c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002930:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002932:	2203      	movs	r2, #3
 8002934:	4393      	bics	r3, r2
 8002936:	0019      	movs	r1, r3
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	689a      	ldr	r2, [r3, #8]
 800293c:	4b13      	ldr	r3, [pc, #76]	; (800298c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800293e:	430a      	orrs	r2, r1
 8002940:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	2220      	movs	r2, #32
 8002948:	4013      	ands	r3, r2
 800294a:	d009      	beq.n	8002960 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800294c:	4b0f      	ldr	r3, [pc, #60]	; (800298c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800294e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002950:	2210      	movs	r2, #16
 8002952:	4393      	bics	r3, r2
 8002954:	0019      	movs	r1, r3
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	68da      	ldr	r2, [r3, #12]
 800295a:	4b0c      	ldr	r3, [pc, #48]	; (800298c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800295c:	430a      	orrs	r2, r1
 800295e:	631a      	str	r2, [r3, #48]	; 0x30
  }

#if defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F070x6)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681a      	ldr	r2, [r3, #0]
 8002964:	2380      	movs	r3, #128	; 0x80
 8002966:	029b      	lsls	r3, r3, #10
 8002968:	4013      	ands	r3, r2
 800296a:	d009      	beq.n	8002980 <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800296c:	4b07      	ldr	r3, [pc, #28]	; (800298c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800296e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002970:	2280      	movs	r2, #128	; 0x80
 8002972:	4393      	bics	r3, r2
 8002974:	0019      	movs	r1, r3
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	691a      	ldr	r2, [r3, #16]
 800297a:	4b04      	ldr	r3, [pc, #16]	; (800298c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800297c:	430a      	orrs	r2, r1
 800297e:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8002980:	2300      	movs	r3, #0
}
 8002982:	0018      	movs	r0, r3
 8002984:	46bd      	mov	sp, r7
 8002986:	b006      	add	sp, #24
 8002988:	bd80      	pop	{r7, pc}
 800298a:	46c0      	nop			; (mov r8, r8)
 800298c:	40021000 	.word	0x40021000
 8002990:	40007000 	.word	0x40007000
 8002994:	fffffcff 	.word	0xfffffcff
 8002998:	fffeffff 	.word	0xfffeffff
 800299c:	00001388 	.word	0x00001388
 80029a0:	efffffff 	.word	0xefffffff

080029a4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80029a4:	b580      	push	{r7, lr}
 80029a6:	b082      	sub	sp, #8
 80029a8:	af00      	add	r7, sp, #0
 80029aa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d101      	bne.n	80029b6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80029b2:	2301      	movs	r3, #1
 80029b4:	e042      	b.n	8002a3c <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	223d      	movs	r2, #61	; 0x3d
 80029ba:	5c9b      	ldrb	r3, [r3, r2]
 80029bc:	b2db      	uxtb	r3, r3
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d107      	bne.n	80029d2 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	223c      	movs	r2, #60	; 0x3c
 80029c6:	2100      	movs	r1, #0
 80029c8:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	0018      	movs	r0, r3
 80029ce:	f7fd ffbf 	bl	8000950 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	223d      	movs	r2, #61	; 0x3d
 80029d6:	2102      	movs	r1, #2
 80029d8:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681a      	ldr	r2, [r3, #0]
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	3304      	adds	r3, #4
 80029e2:	0019      	movs	r1, r3
 80029e4:	0010      	movs	r0, r2
 80029e6:	f000 fad1 	bl	8002f8c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	2246      	movs	r2, #70	; 0x46
 80029ee:	2101      	movs	r1, #1
 80029f0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	223e      	movs	r2, #62	; 0x3e
 80029f6:	2101      	movs	r1, #1
 80029f8:	5499      	strb	r1, [r3, r2]
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	223f      	movs	r2, #63	; 0x3f
 80029fe:	2101      	movs	r1, #1
 8002a00:	5499      	strb	r1, [r3, r2]
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	2240      	movs	r2, #64	; 0x40
 8002a06:	2101      	movs	r1, #1
 8002a08:	5499      	strb	r1, [r3, r2]
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	2241      	movs	r2, #65	; 0x41
 8002a0e:	2101      	movs	r1, #1
 8002a10:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	2242      	movs	r2, #66	; 0x42
 8002a16:	2101      	movs	r1, #1
 8002a18:	5499      	strb	r1, [r3, r2]
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	2243      	movs	r2, #67	; 0x43
 8002a1e:	2101      	movs	r1, #1
 8002a20:	5499      	strb	r1, [r3, r2]
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	2244      	movs	r2, #68	; 0x44
 8002a26:	2101      	movs	r1, #1
 8002a28:	5499      	strb	r1, [r3, r2]
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	2245      	movs	r2, #69	; 0x45
 8002a2e:	2101      	movs	r1, #1
 8002a30:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	223d      	movs	r2, #61	; 0x3d
 8002a36:	2101      	movs	r1, #1
 8002a38:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002a3a:	2300      	movs	r3, #0
}
 8002a3c:	0018      	movs	r0, r3
 8002a3e:	46bd      	mov	sp, r7
 8002a40:	b002      	add	sp, #8
 8002a42:	bd80      	pop	{r7, pc}

08002a44 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002a44:	b580      	push	{r7, lr}
 8002a46:	b082      	sub	sp, #8
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d101      	bne.n	8002a56 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002a52:	2301      	movs	r3, #1
 8002a54:	e042      	b.n	8002adc <HAL_TIM_PWM_Init+0x98>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	223d      	movs	r2, #61	; 0x3d
 8002a5a:	5c9b      	ldrb	r3, [r3, r2]
 8002a5c:	b2db      	uxtb	r3, r3
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d107      	bne.n	8002a72 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	223c      	movs	r2, #60	; 0x3c
 8002a66:	2100      	movs	r1, #0
 8002a68:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	0018      	movs	r0, r3
 8002a6e:	f000 f839 	bl	8002ae4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	223d      	movs	r2, #61	; 0x3d
 8002a76:	2102      	movs	r1, #2
 8002a78:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681a      	ldr	r2, [r3, #0]
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	3304      	adds	r3, #4
 8002a82:	0019      	movs	r1, r3
 8002a84:	0010      	movs	r0, r2
 8002a86:	f000 fa81 	bl	8002f8c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	2246      	movs	r2, #70	; 0x46
 8002a8e:	2101      	movs	r1, #1
 8002a90:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	223e      	movs	r2, #62	; 0x3e
 8002a96:	2101      	movs	r1, #1
 8002a98:	5499      	strb	r1, [r3, r2]
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	223f      	movs	r2, #63	; 0x3f
 8002a9e:	2101      	movs	r1, #1
 8002aa0:	5499      	strb	r1, [r3, r2]
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	2240      	movs	r2, #64	; 0x40
 8002aa6:	2101      	movs	r1, #1
 8002aa8:	5499      	strb	r1, [r3, r2]
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	2241      	movs	r2, #65	; 0x41
 8002aae:	2101      	movs	r1, #1
 8002ab0:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	2242      	movs	r2, #66	; 0x42
 8002ab6:	2101      	movs	r1, #1
 8002ab8:	5499      	strb	r1, [r3, r2]
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	2243      	movs	r2, #67	; 0x43
 8002abe:	2101      	movs	r1, #1
 8002ac0:	5499      	strb	r1, [r3, r2]
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	2244      	movs	r2, #68	; 0x44
 8002ac6:	2101      	movs	r1, #1
 8002ac8:	5499      	strb	r1, [r3, r2]
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	2245      	movs	r2, #69	; 0x45
 8002ace:	2101      	movs	r1, #1
 8002ad0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	223d      	movs	r2, #61	; 0x3d
 8002ad6:	2101      	movs	r1, #1
 8002ad8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002ada:	2300      	movs	r3, #0
}
 8002adc:	0018      	movs	r0, r3
 8002ade:	46bd      	mov	sp, r7
 8002ae0:	b002      	add	sp, #8
 8002ae2:	bd80      	pop	{r7, pc}

08002ae4 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002ae4:	b580      	push	{r7, lr}
 8002ae6:	b082      	sub	sp, #8
 8002ae8:	af00      	add	r7, sp, #0
 8002aea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8002aec:	46c0      	nop			; (mov r8, r8)
 8002aee:	46bd      	mov	sp, r7
 8002af0:	b002      	add	sp, #8
 8002af2:	bd80      	pop	{r7, pc}

08002af4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002af4:	b580      	push	{r7, lr}
 8002af6:	b084      	sub	sp, #16
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	6078      	str	r0, [r7, #4]
 8002afc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002afe:	683b      	ldr	r3, [r7, #0]
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d108      	bne.n	8002b16 <HAL_TIM_PWM_Start+0x22>
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	223e      	movs	r2, #62	; 0x3e
 8002b08:	5c9b      	ldrb	r3, [r3, r2]
 8002b0a:	b2db      	uxtb	r3, r3
 8002b0c:	3b01      	subs	r3, #1
 8002b0e:	1e5a      	subs	r2, r3, #1
 8002b10:	4193      	sbcs	r3, r2
 8002b12:	b2db      	uxtb	r3, r3
 8002b14:	e01f      	b.n	8002b56 <HAL_TIM_PWM_Start+0x62>
 8002b16:	683b      	ldr	r3, [r7, #0]
 8002b18:	2b04      	cmp	r3, #4
 8002b1a:	d108      	bne.n	8002b2e <HAL_TIM_PWM_Start+0x3a>
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	223f      	movs	r2, #63	; 0x3f
 8002b20:	5c9b      	ldrb	r3, [r3, r2]
 8002b22:	b2db      	uxtb	r3, r3
 8002b24:	3b01      	subs	r3, #1
 8002b26:	1e5a      	subs	r2, r3, #1
 8002b28:	4193      	sbcs	r3, r2
 8002b2a:	b2db      	uxtb	r3, r3
 8002b2c:	e013      	b.n	8002b56 <HAL_TIM_PWM_Start+0x62>
 8002b2e:	683b      	ldr	r3, [r7, #0]
 8002b30:	2b08      	cmp	r3, #8
 8002b32:	d108      	bne.n	8002b46 <HAL_TIM_PWM_Start+0x52>
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	2240      	movs	r2, #64	; 0x40
 8002b38:	5c9b      	ldrb	r3, [r3, r2]
 8002b3a:	b2db      	uxtb	r3, r3
 8002b3c:	3b01      	subs	r3, #1
 8002b3e:	1e5a      	subs	r2, r3, #1
 8002b40:	4193      	sbcs	r3, r2
 8002b42:	b2db      	uxtb	r3, r3
 8002b44:	e007      	b.n	8002b56 <HAL_TIM_PWM_Start+0x62>
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	2241      	movs	r2, #65	; 0x41
 8002b4a:	5c9b      	ldrb	r3, [r3, r2]
 8002b4c:	b2db      	uxtb	r3, r3
 8002b4e:	3b01      	subs	r3, #1
 8002b50:	1e5a      	subs	r2, r3, #1
 8002b52:	4193      	sbcs	r3, r2
 8002b54:	b2db      	uxtb	r3, r3
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d001      	beq.n	8002b5e <HAL_TIM_PWM_Start+0x6a>
  {
    return HAL_ERROR;
 8002b5a:	2301      	movs	r3, #1
 8002b5c:	e06e      	b.n	8002c3c <HAL_TIM_PWM_Start+0x148>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002b5e:	683b      	ldr	r3, [r7, #0]
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d104      	bne.n	8002b6e <HAL_TIM_PWM_Start+0x7a>
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	223e      	movs	r2, #62	; 0x3e
 8002b68:	2102      	movs	r1, #2
 8002b6a:	5499      	strb	r1, [r3, r2]
 8002b6c:	e013      	b.n	8002b96 <HAL_TIM_PWM_Start+0xa2>
 8002b6e:	683b      	ldr	r3, [r7, #0]
 8002b70:	2b04      	cmp	r3, #4
 8002b72:	d104      	bne.n	8002b7e <HAL_TIM_PWM_Start+0x8a>
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	223f      	movs	r2, #63	; 0x3f
 8002b78:	2102      	movs	r1, #2
 8002b7a:	5499      	strb	r1, [r3, r2]
 8002b7c:	e00b      	b.n	8002b96 <HAL_TIM_PWM_Start+0xa2>
 8002b7e:	683b      	ldr	r3, [r7, #0]
 8002b80:	2b08      	cmp	r3, #8
 8002b82:	d104      	bne.n	8002b8e <HAL_TIM_PWM_Start+0x9a>
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	2240      	movs	r2, #64	; 0x40
 8002b88:	2102      	movs	r1, #2
 8002b8a:	5499      	strb	r1, [r3, r2]
 8002b8c:	e003      	b.n	8002b96 <HAL_TIM_PWM_Start+0xa2>
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	2241      	movs	r2, #65	; 0x41
 8002b92:	2102      	movs	r1, #2
 8002b94:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	6839      	ldr	r1, [r7, #0]
 8002b9c:	2201      	movs	r2, #1
 8002b9e:	0018      	movs	r0, r3
 8002ba0:	f000 fd00 	bl	80035a4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	4a26      	ldr	r2, [pc, #152]	; (8002c44 <HAL_TIM_PWM_Start+0x150>)
 8002baa:	4293      	cmp	r3, r2
 8002bac:	d00e      	beq.n	8002bcc <HAL_TIM_PWM_Start+0xd8>
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	4a25      	ldr	r2, [pc, #148]	; (8002c48 <HAL_TIM_PWM_Start+0x154>)
 8002bb4:	4293      	cmp	r3, r2
 8002bb6:	d009      	beq.n	8002bcc <HAL_TIM_PWM_Start+0xd8>
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	4a23      	ldr	r2, [pc, #140]	; (8002c4c <HAL_TIM_PWM_Start+0x158>)
 8002bbe:	4293      	cmp	r3, r2
 8002bc0:	d004      	beq.n	8002bcc <HAL_TIM_PWM_Start+0xd8>
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	4a22      	ldr	r2, [pc, #136]	; (8002c50 <HAL_TIM_PWM_Start+0x15c>)
 8002bc8:	4293      	cmp	r3, r2
 8002bca:	d101      	bne.n	8002bd0 <HAL_TIM_PWM_Start+0xdc>
 8002bcc:	2301      	movs	r3, #1
 8002bce:	e000      	b.n	8002bd2 <HAL_TIM_PWM_Start+0xde>
 8002bd0:	2300      	movs	r3, #0
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d008      	beq.n	8002be8 <HAL_TIM_PWM_Start+0xf4>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	2180      	movs	r1, #128	; 0x80
 8002be2:	0209      	lsls	r1, r1, #8
 8002be4:	430a      	orrs	r2, r1
 8002be6:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	4a15      	ldr	r2, [pc, #84]	; (8002c44 <HAL_TIM_PWM_Start+0x150>)
 8002bee:	4293      	cmp	r3, r2
 8002bf0:	d009      	beq.n	8002c06 <HAL_TIM_PWM_Start+0x112>
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	4a17      	ldr	r2, [pc, #92]	; (8002c54 <HAL_TIM_PWM_Start+0x160>)
 8002bf8:	4293      	cmp	r3, r2
 8002bfa:	d004      	beq.n	8002c06 <HAL_TIM_PWM_Start+0x112>
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	4a11      	ldr	r2, [pc, #68]	; (8002c48 <HAL_TIM_PWM_Start+0x154>)
 8002c02:	4293      	cmp	r3, r2
 8002c04:	d111      	bne.n	8002c2a <HAL_TIM_PWM_Start+0x136>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	689b      	ldr	r3, [r3, #8]
 8002c0c:	2207      	movs	r2, #7
 8002c0e:	4013      	ands	r3, r2
 8002c10:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	2b06      	cmp	r3, #6
 8002c16:	d010      	beq.n	8002c3a <HAL_TIM_PWM_Start+0x146>
    {
      __HAL_TIM_ENABLE(htim);
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	681a      	ldr	r2, [r3, #0]
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	2101      	movs	r1, #1
 8002c24:	430a      	orrs	r2, r1
 8002c26:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002c28:	e007      	b.n	8002c3a <HAL_TIM_PWM_Start+0x146>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	681a      	ldr	r2, [r3, #0]
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	2101      	movs	r1, #1
 8002c36:	430a      	orrs	r2, r1
 8002c38:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002c3a:	2300      	movs	r3, #0
}
 8002c3c:	0018      	movs	r0, r3
 8002c3e:	46bd      	mov	sp, r7
 8002c40:	b004      	add	sp, #16
 8002c42:	bd80      	pop	{r7, pc}
 8002c44:	40012c00 	.word	0x40012c00
 8002c48:	40014000 	.word	0x40014000
 8002c4c:	40014400 	.word	0x40014400
 8002c50:	40014800 	.word	0x40014800
 8002c54:	40000400 	.word	0x40000400

08002c58 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002c58:	b580      	push	{r7, lr}
 8002c5a:	b086      	sub	sp, #24
 8002c5c:	af00      	add	r7, sp, #0
 8002c5e:	60f8      	str	r0, [r7, #12]
 8002c60:	60b9      	str	r1, [r7, #8]
 8002c62:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002c64:	2317      	movs	r3, #23
 8002c66:	18fb      	adds	r3, r7, r3
 8002c68:	2200      	movs	r2, #0
 8002c6a:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	223c      	movs	r2, #60	; 0x3c
 8002c70:	5c9b      	ldrb	r3, [r3, r2]
 8002c72:	2b01      	cmp	r3, #1
 8002c74:	d101      	bne.n	8002c7a <HAL_TIM_PWM_ConfigChannel+0x22>
 8002c76:	2302      	movs	r3, #2
 8002c78:	e0ad      	b.n	8002dd6 <HAL_TIM_PWM_ConfigChannel+0x17e>
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	223c      	movs	r2, #60	; 0x3c
 8002c7e:	2101      	movs	r1, #1
 8002c80:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	2b0c      	cmp	r3, #12
 8002c86:	d100      	bne.n	8002c8a <HAL_TIM_PWM_ConfigChannel+0x32>
 8002c88:	e076      	b.n	8002d78 <HAL_TIM_PWM_ConfigChannel+0x120>
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	2b0c      	cmp	r3, #12
 8002c8e:	d900      	bls.n	8002c92 <HAL_TIM_PWM_ConfigChannel+0x3a>
 8002c90:	e095      	b.n	8002dbe <HAL_TIM_PWM_ConfigChannel+0x166>
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	2b08      	cmp	r3, #8
 8002c96:	d04e      	beq.n	8002d36 <HAL_TIM_PWM_ConfigChannel+0xde>
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	2b08      	cmp	r3, #8
 8002c9c:	d900      	bls.n	8002ca0 <HAL_TIM_PWM_ConfigChannel+0x48>
 8002c9e:	e08e      	b.n	8002dbe <HAL_TIM_PWM_ConfigChannel+0x166>
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d003      	beq.n	8002cae <HAL_TIM_PWM_ConfigChannel+0x56>
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	2b04      	cmp	r3, #4
 8002caa:	d021      	beq.n	8002cf0 <HAL_TIM_PWM_ConfigChannel+0x98>
 8002cac:	e087      	b.n	8002dbe <HAL_TIM_PWM_ConfigChannel+0x166>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	68ba      	ldr	r2, [r7, #8]
 8002cb4:	0011      	movs	r1, r2
 8002cb6:	0018      	movs	r0, r3
 8002cb8:	f000 f9de 	bl	8003078 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	699a      	ldr	r2, [r3, #24]
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	2108      	movs	r1, #8
 8002cc8:	430a      	orrs	r2, r1
 8002cca:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	699a      	ldr	r2, [r3, #24]
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	2104      	movs	r1, #4
 8002cd8:	438a      	bics	r2, r1
 8002cda:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	6999      	ldr	r1, [r3, #24]
 8002ce2:	68bb      	ldr	r3, [r7, #8]
 8002ce4:	691a      	ldr	r2, [r3, #16]
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	430a      	orrs	r2, r1
 8002cec:	619a      	str	r2, [r3, #24]
      break;
 8002cee:	e06b      	b.n	8002dc8 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	68ba      	ldr	r2, [r7, #8]
 8002cf6:	0011      	movs	r1, r2
 8002cf8:	0018      	movs	r0, r3
 8002cfa:	f000 fa45 	bl	8003188 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	699a      	ldr	r2, [r3, #24]
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	2180      	movs	r1, #128	; 0x80
 8002d0a:	0109      	lsls	r1, r1, #4
 8002d0c:	430a      	orrs	r2, r1
 8002d0e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	699a      	ldr	r2, [r3, #24]
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	4931      	ldr	r1, [pc, #196]	; (8002de0 <HAL_TIM_PWM_ConfigChannel+0x188>)
 8002d1c:	400a      	ands	r2, r1
 8002d1e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	6999      	ldr	r1, [r3, #24]
 8002d26:	68bb      	ldr	r3, [r7, #8]
 8002d28:	691b      	ldr	r3, [r3, #16]
 8002d2a:	021a      	lsls	r2, r3, #8
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	430a      	orrs	r2, r1
 8002d32:	619a      	str	r2, [r3, #24]
      break;
 8002d34:	e048      	b.n	8002dc8 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	68ba      	ldr	r2, [r7, #8]
 8002d3c:	0011      	movs	r1, r2
 8002d3e:	0018      	movs	r0, r3
 8002d40:	f000 faa6 	bl	8003290 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	69da      	ldr	r2, [r3, #28]
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	2108      	movs	r1, #8
 8002d50:	430a      	orrs	r2, r1
 8002d52:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	69da      	ldr	r2, [r3, #28]
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	2104      	movs	r1, #4
 8002d60:	438a      	bics	r2, r1
 8002d62:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	69d9      	ldr	r1, [r3, #28]
 8002d6a:	68bb      	ldr	r3, [r7, #8]
 8002d6c:	691a      	ldr	r2, [r3, #16]
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	430a      	orrs	r2, r1
 8002d74:	61da      	str	r2, [r3, #28]
      break;
 8002d76:	e027      	b.n	8002dc8 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	68ba      	ldr	r2, [r7, #8]
 8002d7e:	0011      	movs	r1, r2
 8002d80:	0018      	movs	r0, r3
 8002d82:	f000 fb0b 	bl	800339c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	69da      	ldr	r2, [r3, #28]
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	2180      	movs	r1, #128	; 0x80
 8002d92:	0109      	lsls	r1, r1, #4
 8002d94:	430a      	orrs	r2, r1
 8002d96:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	69da      	ldr	r2, [r3, #28]
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	490f      	ldr	r1, [pc, #60]	; (8002de0 <HAL_TIM_PWM_ConfigChannel+0x188>)
 8002da4:	400a      	ands	r2, r1
 8002da6:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	69d9      	ldr	r1, [r3, #28]
 8002dae:	68bb      	ldr	r3, [r7, #8]
 8002db0:	691b      	ldr	r3, [r3, #16]
 8002db2:	021a      	lsls	r2, r3, #8
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	430a      	orrs	r2, r1
 8002dba:	61da      	str	r2, [r3, #28]
      break;
 8002dbc:	e004      	b.n	8002dc8 <HAL_TIM_PWM_ConfigChannel+0x170>
    }

    default:
      status = HAL_ERROR;
 8002dbe:	2317      	movs	r3, #23
 8002dc0:	18fb      	adds	r3, r7, r3
 8002dc2:	2201      	movs	r2, #1
 8002dc4:	701a      	strb	r2, [r3, #0]
      break;
 8002dc6:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	223c      	movs	r2, #60	; 0x3c
 8002dcc:	2100      	movs	r1, #0
 8002dce:	5499      	strb	r1, [r3, r2]

  return status;
 8002dd0:	2317      	movs	r3, #23
 8002dd2:	18fb      	adds	r3, r7, r3
 8002dd4:	781b      	ldrb	r3, [r3, #0]
}
 8002dd6:	0018      	movs	r0, r3
 8002dd8:	46bd      	mov	sp, r7
 8002dda:	b006      	add	sp, #24
 8002ddc:	bd80      	pop	{r7, pc}
 8002dde:	46c0      	nop			; (mov r8, r8)
 8002de0:	fffffbff 	.word	0xfffffbff

08002de4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002de4:	b580      	push	{r7, lr}
 8002de6:	b084      	sub	sp, #16
 8002de8:	af00      	add	r7, sp, #0
 8002dea:	6078      	str	r0, [r7, #4]
 8002dec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002dee:	230f      	movs	r3, #15
 8002df0:	18fb      	adds	r3, r7, r3
 8002df2:	2200      	movs	r2, #0
 8002df4:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	223c      	movs	r2, #60	; 0x3c
 8002dfa:	5c9b      	ldrb	r3, [r3, r2]
 8002dfc:	2b01      	cmp	r3, #1
 8002dfe:	d101      	bne.n	8002e04 <HAL_TIM_ConfigClockSource+0x20>
 8002e00:	2302      	movs	r3, #2
 8002e02:	e0bc      	b.n	8002f7e <HAL_TIM_ConfigClockSource+0x19a>
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	223c      	movs	r2, #60	; 0x3c
 8002e08:	2101      	movs	r1, #1
 8002e0a:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	223d      	movs	r2, #61	; 0x3d
 8002e10:	2102      	movs	r1, #2
 8002e12:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	689b      	ldr	r3, [r3, #8]
 8002e1a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002e1c:	68bb      	ldr	r3, [r7, #8]
 8002e1e:	2277      	movs	r2, #119	; 0x77
 8002e20:	4393      	bics	r3, r2
 8002e22:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002e24:	68bb      	ldr	r3, [r7, #8]
 8002e26:	4a58      	ldr	r2, [pc, #352]	; (8002f88 <HAL_TIM_ConfigClockSource+0x1a4>)
 8002e28:	4013      	ands	r3, r2
 8002e2a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	68ba      	ldr	r2, [r7, #8]
 8002e32:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002e34:	683b      	ldr	r3, [r7, #0]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	2280      	movs	r2, #128	; 0x80
 8002e3a:	0192      	lsls	r2, r2, #6
 8002e3c:	4293      	cmp	r3, r2
 8002e3e:	d040      	beq.n	8002ec2 <HAL_TIM_ConfigClockSource+0xde>
 8002e40:	2280      	movs	r2, #128	; 0x80
 8002e42:	0192      	lsls	r2, r2, #6
 8002e44:	4293      	cmp	r3, r2
 8002e46:	d900      	bls.n	8002e4a <HAL_TIM_ConfigClockSource+0x66>
 8002e48:	e088      	b.n	8002f5c <HAL_TIM_ConfigClockSource+0x178>
 8002e4a:	2280      	movs	r2, #128	; 0x80
 8002e4c:	0152      	lsls	r2, r2, #5
 8002e4e:	4293      	cmp	r3, r2
 8002e50:	d100      	bne.n	8002e54 <HAL_TIM_ConfigClockSource+0x70>
 8002e52:	e088      	b.n	8002f66 <HAL_TIM_ConfigClockSource+0x182>
 8002e54:	2280      	movs	r2, #128	; 0x80
 8002e56:	0152      	lsls	r2, r2, #5
 8002e58:	4293      	cmp	r3, r2
 8002e5a:	d900      	bls.n	8002e5e <HAL_TIM_ConfigClockSource+0x7a>
 8002e5c:	e07e      	b.n	8002f5c <HAL_TIM_ConfigClockSource+0x178>
 8002e5e:	2b70      	cmp	r3, #112	; 0x70
 8002e60:	d018      	beq.n	8002e94 <HAL_TIM_ConfigClockSource+0xb0>
 8002e62:	d900      	bls.n	8002e66 <HAL_TIM_ConfigClockSource+0x82>
 8002e64:	e07a      	b.n	8002f5c <HAL_TIM_ConfigClockSource+0x178>
 8002e66:	2b60      	cmp	r3, #96	; 0x60
 8002e68:	d04f      	beq.n	8002f0a <HAL_TIM_ConfigClockSource+0x126>
 8002e6a:	d900      	bls.n	8002e6e <HAL_TIM_ConfigClockSource+0x8a>
 8002e6c:	e076      	b.n	8002f5c <HAL_TIM_ConfigClockSource+0x178>
 8002e6e:	2b50      	cmp	r3, #80	; 0x50
 8002e70:	d03b      	beq.n	8002eea <HAL_TIM_ConfigClockSource+0x106>
 8002e72:	d900      	bls.n	8002e76 <HAL_TIM_ConfigClockSource+0x92>
 8002e74:	e072      	b.n	8002f5c <HAL_TIM_ConfigClockSource+0x178>
 8002e76:	2b40      	cmp	r3, #64	; 0x40
 8002e78:	d057      	beq.n	8002f2a <HAL_TIM_ConfigClockSource+0x146>
 8002e7a:	d900      	bls.n	8002e7e <HAL_TIM_ConfigClockSource+0x9a>
 8002e7c:	e06e      	b.n	8002f5c <HAL_TIM_ConfigClockSource+0x178>
 8002e7e:	2b30      	cmp	r3, #48	; 0x30
 8002e80:	d063      	beq.n	8002f4a <HAL_TIM_ConfigClockSource+0x166>
 8002e82:	d86b      	bhi.n	8002f5c <HAL_TIM_ConfigClockSource+0x178>
 8002e84:	2b20      	cmp	r3, #32
 8002e86:	d060      	beq.n	8002f4a <HAL_TIM_ConfigClockSource+0x166>
 8002e88:	d868      	bhi.n	8002f5c <HAL_TIM_ConfigClockSource+0x178>
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d05d      	beq.n	8002f4a <HAL_TIM_ConfigClockSource+0x166>
 8002e8e:	2b10      	cmp	r3, #16
 8002e90:	d05b      	beq.n	8002f4a <HAL_TIM_ConfigClockSource+0x166>
 8002e92:	e063      	b.n	8002f5c <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	6818      	ldr	r0, [r3, #0]
 8002e98:	683b      	ldr	r3, [r7, #0]
 8002e9a:	6899      	ldr	r1, [r3, #8]
 8002e9c:	683b      	ldr	r3, [r7, #0]
 8002e9e:	685a      	ldr	r2, [r3, #4]
 8002ea0:	683b      	ldr	r3, [r7, #0]
 8002ea2:	68db      	ldr	r3, [r3, #12]
 8002ea4:	f000 fb5e 	bl	8003564 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	689b      	ldr	r3, [r3, #8]
 8002eae:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002eb0:	68bb      	ldr	r3, [r7, #8]
 8002eb2:	2277      	movs	r2, #119	; 0x77
 8002eb4:	4313      	orrs	r3, r2
 8002eb6:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	68ba      	ldr	r2, [r7, #8]
 8002ebe:	609a      	str	r2, [r3, #8]
      break;
 8002ec0:	e052      	b.n	8002f68 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	6818      	ldr	r0, [r3, #0]
 8002ec6:	683b      	ldr	r3, [r7, #0]
 8002ec8:	6899      	ldr	r1, [r3, #8]
 8002eca:	683b      	ldr	r3, [r7, #0]
 8002ecc:	685a      	ldr	r2, [r3, #4]
 8002ece:	683b      	ldr	r3, [r7, #0]
 8002ed0:	68db      	ldr	r3, [r3, #12]
 8002ed2:	f000 fb47 	bl	8003564 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	689a      	ldr	r2, [r3, #8]
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	2180      	movs	r1, #128	; 0x80
 8002ee2:	01c9      	lsls	r1, r1, #7
 8002ee4:	430a      	orrs	r2, r1
 8002ee6:	609a      	str	r2, [r3, #8]
      break;
 8002ee8:	e03e      	b.n	8002f68 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	6818      	ldr	r0, [r3, #0]
 8002eee:	683b      	ldr	r3, [r7, #0]
 8002ef0:	6859      	ldr	r1, [r3, #4]
 8002ef2:	683b      	ldr	r3, [r7, #0]
 8002ef4:	68db      	ldr	r3, [r3, #12]
 8002ef6:	001a      	movs	r2, r3
 8002ef8:	f000 faba 	bl	8003470 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	2150      	movs	r1, #80	; 0x50
 8002f02:	0018      	movs	r0, r3
 8002f04:	f000 fb14 	bl	8003530 <TIM_ITRx_SetConfig>
      break;
 8002f08:	e02e      	b.n	8002f68 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	6818      	ldr	r0, [r3, #0]
 8002f0e:	683b      	ldr	r3, [r7, #0]
 8002f10:	6859      	ldr	r1, [r3, #4]
 8002f12:	683b      	ldr	r3, [r7, #0]
 8002f14:	68db      	ldr	r3, [r3, #12]
 8002f16:	001a      	movs	r2, r3
 8002f18:	f000 fad8 	bl	80034cc <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	2160      	movs	r1, #96	; 0x60
 8002f22:	0018      	movs	r0, r3
 8002f24:	f000 fb04 	bl	8003530 <TIM_ITRx_SetConfig>
      break;
 8002f28:	e01e      	b.n	8002f68 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	6818      	ldr	r0, [r3, #0]
 8002f2e:	683b      	ldr	r3, [r7, #0]
 8002f30:	6859      	ldr	r1, [r3, #4]
 8002f32:	683b      	ldr	r3, [r7, #0]
 8002f34:	68db      	ldr	r3, [r3, #12]
 8002f36:	001a      	movs	r2, r3
 8002f38:	f000 fa9a 	bl	8003470 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	2140      	movs	r1, #64	; 0x40
 8002f42:	0018      	movs	r0, r3
 8002f44:	f000 faf4 	bl	8003530 <TIM_ITRx_SetConfig>
      break;
 8002f48:	e00e      	b.n	8002f68 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681a      	ldr	r2, [r3, #0]
 8002f4e:	683b      	ldr	r3, [r7, #0]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	0019      	movs	r1, r3
 8002f54:	0010      	movs	r0, r2
 8002f56:	f000 faeb 	bl	8003530 <TIM_ITRx_SetConfig>
      break;
 8002f5a:	e005      	b.n	8002f68 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8002f5c:	230f      	movs	r3, #15
 8002f5e:	18fb      	adds	r3, r7, r3
 8002f60:	2201      	movs	r2, #1
 8002f62:	701a      	strb	r2, [r3, #0]
      break;
 8002f64:	e000      	b.n	8002f68 <HAL_TIM_ConfigClockSource+0x184>
      break;
 8002f66:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	223d      	movs	r2, #61	; 0x3d
 8002f6c:	2101      	movs	r1, #1
 8002f6e:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	223c      	movs	r2, #60	; 0x3c
 8002f74:	2100      	movs	r1, #0
 8002f76:	5499      	strb	r1, [r3, r2]

  return status;
 8002f78:	230f      	movs	r3, #15
 8002f7a:	18fb      	adds	r3, r7, r3
 8002f7c:	781b      	ldrb	r3, [r3, #0]
}
 8002f7e:	0018      	movs	r0, r3
 8002f80:	46bd      	mov	sp, r7
 8002f82:	b004      	add	sp, #16
 8002f84:	bd80      	pop	{r7, pc}
 8002f86:	46c0      	nop			; (mov r8, r8)
 8002f88:	ffff00ff 	.word	0xffff00ff

08002f8c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002f8c:	b580      	push	{r7, lr}
 8002f8e:	b084      	sub	sp, #16
 8002f90:	af00      	add	r7, sp, #0
 8002f92:	6078      	str	r0, [r7, #4]
 8002f94:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	4a2f      	ldr	r2, [pc, #188]	; (800305c <TIM_Base_SetConfig+0xd0>)
 8002fa0:	4293      	cmp	r3, r2
 8002fa2:	d003      	beq.n	8002fac <TIM_Base_SetConfig+0x20>
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	4a2e      	ldr	r2, [pc, #184]	; (8003060 <TIM_Base_SetConfig+0xd4>)
 8002fa8:	4293      	cmp	r3, r2
 8002faa:	d108      	bne.n	8002fbe <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	2270      	movs	r2, #112	; 0x70
 8002fb0:	4393      	bics	r3, r2
 8002fb2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002fb4:	683b      	ldr	r3, [r7, #0]
 8002fb6:	685b      	ldr	r3, [r3, #4]
 8002fb8:	68fa      	ldr	r2, [r7, #12]
 8002fba:	4313      	orrs	r3, r2
 8002fbc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	4a26      	ldr	r2, [pc, #152]	; (800305c <TIM_Base_SetConfig+0xd0>)
 8002fc2:	4293      	cmp	r3, r2
 8002fc4:	d013      	beq.n	8002fee <TIM_Base_SetConfig+0x62>
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	4a25      	ldr	r2, [pc, #148]	; (8003060 <TIM_Base_SetConfig+0xd4>)
 8002fca:	4293      	cmp	r3, r2
 8002fcc:	d00f      	beq.n	8002fee <TIM_Base_SetConfig+0x62>
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	4a24      	ldr	r2, [pc, #144]	; (8003064 <TIM_Base_SetConfig+0xd8>)
 8002fd2:	4293      	cmp	r3, r2
 8002fd4:	d00b      	beq.n	8002fee <TIM_Base_SetConfig+0x62>
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	4a23      	ldr	r2, [pc, #140]	; (8003068 <TIM_Base_SetConfig+0xdc>)
 8002fda:	4293      	cmp	r3, r2
 8002fdc:	d007      	beq.n	8002fee <TIM_Base_SetConfig+0x62>
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	4a22      	ldr	r2, [pc, #136]	; (800306c <TIM_Base_SetConfig+0xe0>)
 8002fe2:	4293      	cmp	r3, r2
 8002fe4:	d003      	beq.n	8002fee <TIM_Base_SetConfig+0x62>
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	4a21      	ldr	r2, [pc, #132]	; (8003070 <TIM_Base_SetConfig+0xe4>)
 8002fea:	4293      	cmp	r3, r2
 8002fec:	d108      	bne.n	8003000 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	4a20      	ldr	r2, [pc, #128]	; (8003074 <TIM_Base_SetConfig+0xe8>)
 8002ff2:	4013      	ands	r3, r2
 8002ff4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002ff6:	683b      	ldr	r3, [r7, #0]
 8002ff8:	68db      	ldr	r3, [r3, #12]
 8002ffa:	68fa      	ldr	r2, [r7, #12]
 8002ffc:	4313      	orrs	r3, r2
 8002ffe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	2280      	movs	r2, #128	; 0x80
 8003004:	4393      	bics	r3, r2
 8003006:	001a      	movs	r2, r3
 8003008:	683b      	ldr	r3, [r7, #0]
 800300a:	695b      	ldr	r3, [r3, #20]
 800300c:	4313      	orrs	r3, r2
 800300e:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	68fa      	ldr	r2, [r7, #12]
 8003014:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003016:	683b      	ldr	r3, [r7, #0]
 8003018:	689a      	ldr	r2, [r3, #8]
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800301e:	683b      	ldr	r3, [r7, #0]
 8003020:	681a      	ldr	r2, [r3, #0]
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	4a0c      	ldr	r2, [pc, #48]	; (800305c <TIM_Base_SetConfig+0xd0>)
 800302a:	4293      	cmp	r3, r2
 800302c:	d00b      	beq.n	8003046 <TIM_Base_SetConfig+0xba>
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	4a0d      	ldr	r2, [pc, #52]	; (8003068 <TIM_Base_SetConfig+0xdc>)
 8003032:	4293      	cmp	r3, r2
 8003034:	d007      	beq.n	8003046 <TIM_Base_SetConfig+0xba>
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	4a0c      	ldr	r2, [pc, #48]	; (800306c <TIM_Base_SetConfig+0xe0>)
 800303a:	4293      	cmp	r3, r2
 800303c:	d003      	beq.n	8003046 <TIM_Base_SetConfig+0xba>
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	4a0b      	ldr	r2, [pc, #44]	; (8003070 <TIM_Base_SetConfig+0xe4>)
 8003042:	4293      	cmp	r3, r2
 8003044:	d103      	bne.n	800304e <TIM_Base_SetConfig+0xc2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003046:	683b      	ldr	r3, [r7, #0]
 8003048:	691a      	ldr	r2, [r3, #16]
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	2201      	movs	r2, #1
 8003052:	615a      	str	r2, [r3, #20]
}
 8003054:	46c0      	nop			; (mov r8, r8)
 8003056:	46bd      	mov	sp, r7
 8003058:	b004      	add	sp, #16
 800305a:	bd80      	pop	{r7, pc}
 800305c:	40012c00 	.word	0x40012c00
 8003060:	40000400 	.word	0x40000400
 8003064:	40002000 	.word	0x40002000
 8003068:	40014000 	.word	0x40014000
 800306c:	40014400 	.word	0x40014400
 8003070:	40014800 	.word	0x40014800
 8003074:	fffffcff 	.word	0xfffffcff

08003078 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003078:	b580      	push	{r7, lr}
 800307a:	b086      	sub	sp, #24
 800307c:	af00      	add	r7, sp, #0
 800307e:	6078      	str	r0, [r7, #4]
 8003080:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	6a1b      	ldr	r3, [r3, #32]
 8003086:	2201      	movs	r2, #1
 8003088:	4393      	bics	r3, r2
 800308a:	001a      	movs	r2, r3
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	6a1b      	ldr	r3, [r3, #32]
 8003094:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	685b      	ldr	r3, [r3, #4]
 800309a:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	699b      	ldr	r3, [r3, #24]
 80030a0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	2270      	movs	r2, #112	; 0x70
 80030a6:	4393      	bics	r3, r2
 80030a8:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	2203      	movs	r2, #3
 80030ae:	4393      	bics	r3, r2
 80030b0:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80030b2:	683b      	ldr	r3, [r7, #0]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	68fa      	ldr	r2, [r7, #12]
 80030b8:	4313      	orrs	r3, r2
 80030ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80030bc:	697b      	ldr	r3, [r7, #20]
 80030be:	2202      	movs	r2, #2
 80030c0:	4393      	bics	r3, r2
 80030c2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80030c4:	683b      	ldr	r3, [r7, #0]
 80030c6:	689b      	ldr	r3, [r3, #8]
 80030c8:	697a      	ldr	r2, [r7, #20]
 80030ca:	4313      	orrs	r3, r2
 80030cc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	4a27      	ldr	r2, [pc, #156]	; (8003170 <TIM_OC1_SetConfig+0xf8>)
 80030d2:	4293      	cmp	r3, r2
 80030d4:	d00b      	beq.n	80030ee <TIM_OC1_SetConfig+0x76>
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	4a26      	ldr	r2, [pc, #152]	; (8003174 <TIM_OC1_SetConfig+0xfc>)
 80030da:	4293      	cmp	r3, r2
 80030dc:	d007      	beq.n	80030ee <TIM_OC1_SetConfig+0x76>
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	4a25      	ldr	r2, [pc, #148]	; (8003178 <TIM_OC1_SetConfig+0x100>)
 80030e2:	4293      	cmp	r3, r2
 80030e4:	d003      	beq.n	80030ee <TIM_OC1_SetConfig+0x76>
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	4a24      	ldr	r2, [pc, #144]	; (800317c <TIM_OC1_SetConfig+0x104>)
 80030ea:	4293      	cmp	r3, r2
 80030ec:	d10c      	bne.n	8003108 <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80030ee:	697b      	ldr	r3, [r7, #20]
 80030f0:	2208      	movs	r2, #8
 80030f2:	4393      	bics	r3, r2
 80030f4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80030f6:	683b      	ldr	r3, [r7, #0]
 80030f8:	68db      	ldr	r3, [r3, #12]
 80030fa:	697a      	ldr	r2, [r7, #20]
 80030fc:	4313      	orrs	r3, r2
 80030fe:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003100:	697b      	ldr	r3, [r7, #20]
 8003102:	2204      	movs	r2, #4
 8003104:	4393      	bics	r3, r2
 8003106:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	4a19      	ldr	r2, [pc, #100]	; (8003170 <TIM_OC1_SetConfig+0xf8>)
 800310c:	4293      	cmp	r3, r2
 800310e:	d00b      	beq.n	8003128 <TIM_OC1_SetConfig+0xb0>
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	4a18      	ldr	r2, [pc, #96]	; (8003174 <TIM_OC1_SetConfig+0xfc>)
 8003114:	4293      	cmp	r3, r2
 8003116:	d007      	beq.n	8003128 <TIM_OC1_SetConfig+0xb0>
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	4a17      	ldr	r2, [pc, #92]	; (8003178 <TIM_OC1_SetConfig+0x100>)
 800311c:	4293      	cmp	r3, r2
 800311e:	d003      	beq.n	8003128 <TIM_OC1_SetConfig+0xb0>
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	4a16      	ldr	r2, [pc, #88]	; (800317c <TIM_OC1_SetConfig+0x104>)
 8003124:	4293      	cmp	r3, r2
 8003126:	d111      	bne.n	800314c <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003128:	693b      	ldr	r3, [r7, #16]
 800312a:	4a15      	ldr	r2, [pc, #84]	; (8003180 <TIM_OC1_SetConfig+0x108>)
 800312c:	4013      	ands	r3, r2
 800312e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003130:	693b      	ldr	r3, [r7, #16]
 8003132:	4a14      	ldr	r2, [pc, #80]	; (8003184 <TIM_OC1_SetConfig+0x10c>)
 8003134:	4013      	ands	r3, r2
 8003136:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003138:	683b      	ldr	r3, [r7, #0]
 800313a:	695b      	ldr	r3, [r3, #20]
 800313c:	693a      	ldr	r2, [r7, #16]
 800313e:	4313      	orrs	r3, r2
 8003140:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003142:	683b      	ldr	r3, [r7, #0]
 8003144:	699b      	ldr	r3, [r3, #24]
 8003146:	693a      	ldr	r2, [r7, #16]
 8003148:	4313      	orrs	r3, r2
 800314a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	693a      	ldr	r2, [r7, #16]
 8003150:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	68fa      	ldr	r2, [r7, #12]
 8003156:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003158:	683b      	ldr	r3, [r7, #0]
 800315a:	685a      	ldr	r2, [r3, #4]
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	697a      	ldr	r2, [r7, #20]
 8003164:	621a      	str	r2, [r3, #32]
}
 8003166:	46c0      	nop			; (mov r8, r8)
 8003168:	46bd      	mov	sp, r7
 800316a:	b006      	add	sp, #24
 800316c:	bd80      	pop	{r7, pc}
 800316e:	46c0      	nop			; (mov r8, r8)
 8003170:	40012c00 	.word	0x40012c00
 8003174:	40014000 	.word	0x40014000
 8003178:	40014400 	.word	0x40014400
 800317c:	40014800 	.word	0x40014800
 8003180:	fffffeff 	.word	0xfffffeff
 8003184:	fffffdff 	.word	0xfffffdff

08003188 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003188:	b580      	push	{r7, lr}
 800318a:	b086      	sub	sp, #24
 800318c:	af00      	add	r7, sp, #0
 800318e:	6078      	str	r0, [r7, #4]
 8003190:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	6a1b      	ldr	r3, [r3, #32]
 8003196:	2210      	movs	r2, #16
 8003198:	4393      	bics	r3, r2
 800319a:	001a      	movs	r2, r3
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	6a1b      	ldr	r3, [r3, #32]
 80031a4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	685b      	ldr	r3, [r3, #4]
 80031aa:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	699b      	ldr	r3, [r3, #24]
 80031b0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	4a2e      	ldr	r2, [pc, #184]	; (8003270 <TIM_OC2_SetConfig+0xe8>)
 80031b6:	4013      	ands	r3, r2
 80031b8:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	4a2d      	ldr	r2, [pc, #180]	; (8003274 <TIM_OC2_SetConfig+0xec>)
 80031be:	4013      	ands	r3, r2
 80031c0:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80031c2:	683b      	ldr	r3, [r7, #0]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	021b      	lsls	r3, r3, #8
 80031c8:	68fa      	ldr	r2, [r7, #12]
 80031ca:	4313      	orrs	r3, r2
 80031cc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80031ce:	697b      	ldr	r3, [r7, #20]
 80031d0:	2220      	movs	r2, #32
 80031d2:	4393      	bics	r3, r2
 80031d4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80031d6:	683b      	ldr	r3, [r7, #0]
 80031d8:	689b      	ldr	r3, [r3, #8]
 80031da:	011b      	lsls	r3, r3, #4
 80031dc:	697a      	ldr	r2, [r7, #20]
 80031de:	4313      	orrs	r3, r2
 80031e0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	4a24      	ldr	r2, [pc, #144]	; (8003278 <TIM_OC2_SetConfig+0xf0>)
 80031e6:	4293      	cmp	r3, r2
 80031e8:	d10d      	bne.n	8003206 <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80031ea:	697b      	ldr	r3, [r7, #20]
 80031ec:	2280      	movs	r2, #128	; 0x80
 80031ee:	4393      	bics	r3, r2
 80031f0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80031f2:	683b      	ldr	r3, [r7, #0]
 80031f4:	68db      	ldr	r3, [r3, #12]
 80031f6:	011b      	lsls	r3, r3, #4
 80031f8:	697a      	ldr	r2, [r7, #20]
 80031fa:	4313      	orrs	r3, r2
 80031fc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80031fe:	697b      	ldr	r3, [r7, #20]
 8003200:	2240      	movs	r2, #64	; 0x40
 8003202:	4393      	bics	r3, r2
 8003204:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	4a1b      	ldr	r2, [pc, #108]	; (8003278 <TIM_OC2_SetConfig+0xf0>)
 800320a:	4293      	cmp	r3, r2
 800320c:	d00b      	beq.n	8003226 <TIM_OC2_SetConfig+0x9e>
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	4a1a      	ldr	r2, [pc, #104]	; (800327c <TIM_OC2_SetConfig+0xf4>)
 8003212:	4293      	cmp	r3, r2
 8003214:	d007      	beq.n	8003226 <TIM_OC2_SetConfig+0x9e>
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	4a19      	ldr	r2, [pc, #100]	; (8003280 <TIM_OC2_SetConfig+0xf8>)
 800321a:	4293      	cmp	r3, r2
 800321c:	d003      	beq.n	8003226 <TIM_OC2_SetConfig+0x9e>
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	4a18      	ldr	r2, [pc, #96]	; (8003284 <TIM_OC2_SetConfig+0xfc>)
 8003222:	4293      	cmp	r3, r2
 8003224:	d113      	bne.n	800324e <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003226:	693b      	ldr	r3, [r7, #16]
 8003228:	4a17      	ldr	r2, [pc, #92]	; (8003288 <TIM_OC2_SetConfig+0x100>)
 800322a:	4013      	ands	r3, r2
 800322c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800322e:	693b      	ldr	r3, [r7, #16]
 8003230:	4a16      	ldr	r2, [pc, #88]	; (800328c <TIM_OC2_SetConfig+0x104>)
 8003232:	4013      	ands	r3, r2
 8003234:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003236:	683b      	ldr	r3, [r7, #0]
 8003238:	695b      	ldr	r3, [r3, #20]
 800323a:	009b      	lsls	r3, r3, #2
 800323c:	693a      	ldr	r2, [r7, #16]
 800323e:	4313      	orrs	r3, r2
 8003240:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003242:	683b      	ldr	r3, [r7, #0]
 8003244:	699b      	ldr	r3, [r3, #24]
 8003246:	009b      	lsls	r3, r3, #2
 8003248:	693a      	ldr	r2, [r7, #16]
 800324a:	4313      	orrs	r3, r2
 800324c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	693a      	ldr	r2, [r7, #16]
 8003252:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	68fa      	ldr	r2, [r7, #12]
 8003258:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800325a:	683b      	ldr	r3, [r7, #0]
 800325c:	685a      	ldr	r2, [r3, #4]
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	697a      	ldr	r2, [r7, #20]
 8003266:	621a      	str	r2, [r3, #32]
}
 8003268:	46c0      	nop			; (mov r8, r8)
 800326a:	46bd      	mov	sp, r7
 800326c:	b006      	add	sp, #24
 800326e:	bd80      	pop	{r7, pc}
 8003270:	ffff8fff 	.word	0xffff8fff
 8003274:	fffffcff 	.word	0xfffffcff
 8003278:	40012c00 	.word	0x40012c00
 800327c:	40014000 	.word	0x40014000
 8003280:	40014400 	.word	0x40014400
 8003284:	40014800 	.word	0x40014800
 8003288:	fffffbff 	.word	0xfffffbff
 800328c:	fffff7ff 	.word	0xfffff7ff

08003290 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003290:	b580      	push	{r7, lr}
 8003292:	b086      	sub	sp, #24
 8003294:	af00      	add	r7, sp, #0
 8003296:	6078      	str	r0, [r7, #4]
 8003298:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	6a1b      	ldr	r3, [r3, #32]
 800329e:	4a35      	ldr	r2, [pc, #212]	; (8003374 <TIM_OC3_SetConfig+0xe4>)
 80032a0:	401a      	ands	r2, r3
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	6a1b      	ldr	r3, [r3, #32]
 80032aa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	685b      	ldr	r3, [r3, #4]
 80032b0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	69db      	ldr	r3, [r3, #28]
 80032b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	2270      	movs	r2, #112	; 0x70
 80032bc:	4393      	bics	r3, r2
 80032be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	2203      	movs	r2, #3
 80032c4:	4393      	bics	r3, r2
 80032c6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80032c8:	683b      	ldr	r3, [r7, #0]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	68fa      	ldr	r2, [r7, #12]
 80032ce:	4313      	orrs	r3, r2
 80032d0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80032d2:	697b      	ldr	r3, [r7, #20]
 80032d4:	4a28      	ldr	r2, [pc, #160]	; (8003378 <TIM_OC3_SetConfig+0xe8>)
 80032d6:	4013      	ands	r3, r2
 80032d8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80032da:	683b      	ldr	r3, [r7, #0]
 80032dc:	689b      	ldr	r3, [r3, #8]
 80032de:	021b      	lsls	r3, r3, #8
 80032e0:	697a      	ldr	r2, [r7, #20]
 80032e2:	4313      	orrs	r3, r2
 80032e4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	4a24      	ldr	r2, [pc, #144]	; (800337c <TIM_OC3_SetConfig+0xec>)
 80032ea:	4293      	cmp	r3, r2
 80032ec:	d10d      	bne.n	800330a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80032ee:	697b      	ldr	r3, [r7, #20]
 80032f0:	4a23      	ldr	r2, [pc, #140]	; (8003380 <TIM_OC3_SetConfig+0xf0>)
 80032f2:	4013      	ands	r3, r2
 80032f4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80032f6:	683b      	ldr	r3, [r7, #0]
 80032f8:	68db      	ldr	r3, [r3, #12]
 80032fa:	021b      	lsls	r3, r3, #8
 80032fc:	697a      	ldr	r2, [r7, #20]
 80032fe:	4313      	orrs	r3, r2
 8003300:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003302:	697b      	ldr	r3, [r7, #20]
 8003304:	4a1f      	ldr	r2, [pc, #124]	; (8003384 <TIM_OC3_SetConfig+0xf4>)
 8003306:	4013      	ands	r3, r2
 8003308:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	4a1b      	ldr	r2, [pc, #108]	; (800337c <TIM_OC3_SetConfig+0xec>)
 800330e:	4293      	cmp	r3, r2
 8003310:	d00b      	beq.n	800332a <TIM_OC3_SetConfig+0x9a>
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	4a1c      	ldr	r2, [pc, #112]	; (8003388 <TIM_OC3_SetConfig+0xf8>)
 8003316:	4293      	cmp	r3, r2
 8003318:	d007      	beq.n	800332a <TIM_OC3_SetConfig+0x9a>
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	4a1b      	ldr	r2, [pc, #108]	; (800338c <TIM_OC3_SetConfig+0xfc>)
 800331e:	4293      	cmp	r3, r2
 8003320:	d003      	beq.n	800332a <TIM_OC3_SetConfig+0x9a>
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	4a1a      	ldr	r2, [pc, #104]	; (8003390 <TIM_OC3_SetConfig+0x100>)
 8003326:	4293      	cmp	r3, r2
 8003328:	d113      	bne.n	8003352 <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800332a:	693b      	ldr	r3, [r7, #16]
 800332c:	4a19      	ldr	r2, [pc, #100]	; (8003394 <TIM_OC3_SetConfig+0x104>)
 800332e:	4013      	ands	r3, r2
 8003330:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003332:	693b      	ldr	r3, [r7, #16]
 8003334:	4a18      	ldr	r2, [pc, #96]	; (8003398 <TIM_OC3_SetConfig+0x108>)
 8003336:	4013      	ands	r3, r2
 8003338:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800333a:	683b      	ldr	r3, [r7, #0]
 800333c:	695b      	ldr	r3, [r3, #20]
 800333e:	011b      	lsls	r3, r3, #4
 8003340:	693a      	ldr	r2, [r7, #16]
 8003342:	4313      	orrs	r3, r2
 8003344:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003346:	683b      	ldr	r3, [r7, #0]
 8003348:	699b      	ldr	r3, [r3, #24]
 800334a:	011b      	lsls	r3, r3, #4
 800334c:	693a      	ldr	r2, [r7, #16]
 800334e:	4313      	orrs	r3, r2
 8003350:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	693a      	ldr	r2, [r7, #16]
 8003356:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	68fa      	ldr	r2, [r7, #12]
 800335c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800335e:	683b      	ldr	r3, [r7, #0]
 8003360:	685a      	ldr	r2, [r3, #4]
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	697a      	ldr	r2, [r7, #20]
 800336a:	621a      	str	r2, [r3, #32]
}
 800336c:	46c0      	nop			; (mov r8, r8)
 800336e:	46bd      	mov	sp, r7
 8003370:	b006      	add	sp, #24
 8003372:	bd80      	pop	{r7, pc}
 8003374:	fffffeff 	.word	0xfffffeff
 8003378:	fffffdff 	.word	0xfffffdff
 800337c:	40012c00 	.word	0x40012c00
 8003380:	fffff7ff 	.word	0xfffff7ff
 8003384:	fffffbff 	.word	0xfffffbff
 8003388:	40014000 	.word	0x40014000
 800338c:	40014400 	.word	0x40014400
 8003390:	40014800 	.word	0x40014800
 8003394:	ffffefff 	.word	0xffffefff
 8003398:	ffffdfff 	.word	0xffffdfff

0800339c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800339c:	b580      	push	{r7, lr}
 800339e:	b086      	sub	sp, #24
 80033a0:	af00      	add	r7, sp, #0
 80033a2:	6078      	str	r0, [r7, #4]
 80033a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	6a1b      	ldr	r3, [r3, #32]
 80033aa:	4a28      	ldr	r2, [pc, #160]	; (800344c <TIM_OC4_SetConfig+0xb0>)
 80033ac:	401a      	ands	r2, r3
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	6a1b      	ldr	r3, [r3, #32]
 80033b6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	685b      	ldr	r3, [r3, #4]
 80033bc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	69db      	ldr	r3, [r3, #28]
 80033c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	4a22      	ldr	r2, [pc, #136]	; (8003450 <TIM_OC4_SetConfig+0xb4>)
 80033c8:	4013      	ands	r3, r2
 80033ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	4a21      	ldr	r2, [pc, #132]	; (8003454 <TIM_OC4_SetConfig+0xb8>)
 80033d0:	4013      	ands	r3, r2
 80033d2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80033d4:	683b      	ldr	r3, [r7, #0]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	021b      	lsls	r3, r3, #8
 80033da:	68fa      	ldr	r2, [r7, #12]
 80033dc:	4313      	orrs	r3, r2
 80033de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80033e0:	693b      	ldr	r3, [r7, #16]
 80033e2:	4a1d      	ldr	r2, [pc, #116]	; (8003458 <TIM_OC4_SetConfig+0xbc>)
 80033e4:	4013      	ands	r3, r2
 80033e6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80033e8:	683b      	ldr	r3, [r7, #0]
 80033ea:	689b      	ldr	r3, [r3, #8]
 80033ec:	031b      	lsls	r3, r3, #12
 80033ee:	693a      	ldr	r2, [r7, #16]
 80033f0:	4313      	orrs	r3, r2
 80033f2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	4a19      	ldr	r2, [pc, #100]	; (800345c <TIM_OC4_SetConfig+0xc0>)
 80033f8:	4293      	cmp	r3, r2
 80033fa:	d00b      	beq.n	8003414 <TIM_OC4_SetConfig+0x78>
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	4a18      	ldr	r2, [pc, #96]	; (8003460 <TIM_OC4_SetConfig+0xc4>)
 8003400:	4293      	cmp	r3, r2
 8003402:	d007      	beq.n	8003414 <TIM_OC4_SetConfig+0x78>
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	4a17      	ldr	r2, [pc, #92]	; (8003464 <TIM_OC4_SetConfig+0xc8>)
 8003408:	4293      	cmp	r3, r2
 800340a:	d003      	beq.n	8003414 <TIM_OC4_SetConfig+0x78>
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	4a16      	ldr	r2, [pc, #88]	; (8003468 <TIM_OC4_SetConfig+0xcc>)
 8003410:	4293      	cmp	r3, r2
 8003412:	d109      	bne.n	8003428 <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003414:	697b      	ldr	r3, [r7, #20]
 8003416:	4a15      	ldr	r2, [pc, #84]	; (800346c <TIM_OC4_SetConfig+0xd0>)
 8003418:	4013      	ands	r3, r2
 800341a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800341c:	683b      	ldr	r3, [r7, #0]
 800341e:	695b      	ldr	r3, [r3, #20]
 8003420:	019b      	lsls	r3, r3, #6
 8003422:	697a      	ldr	r2, [r7, #20]
 8003424:	4313      	orrs	r3, r2
 8003426:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	697a      	ldr	r2, [r7, #20]
 800342c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	68fa      	ldr	r2, [r7, #12]
 8003432:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003434:	683b      	ldr	r3, [r7, #0]
 8003436:	685a      	ldr	r2, [r3, #4]
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	693a      	ldr	r2, [r7, #16]
 8003440:	621a      	str	r2, [r3, #32]
}
 8003442:	46c0      	nop			; (mov r8, r8)
 8003444:	46bd      	mov	sp, r7
 8003446:	b006      	add	sp, #24
 8003448:	bd80      	pop	{r7, pc}
 800344a:	46c0      	nop			; (mov r8, r8)
 800344c:	ffffefff 	.word	0xffffefff
 8003450:	ffff8fff 	.word	0xffff8fff
 8003454:	fffffcff 	.word	0xfffffcff
 8003458:	ffffdfff 	.word	0xffffdfff
 800345c:	40012c00 	.word	0x40012c00
 8003460:	40014000 	.word	0x40014000
 8003464:	40014400 	.word	0x40014400
 8003468:	40014800 	.word	0x40014800
 800346c:	ffffbfff 	.word	0xffffbfff

08003470 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003470:	b580      	push	{r7, lr}
 8003472:	b086      	sub	sp, #24
 8003474:	af00      	add	r7, sp, #0
 8003476:	60f8      	str	r0, [r7, #12]
 8003478:	60b9      	str	r1, [r7, #8]
 800347a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	6a1b      	ldr	r3, [r3, #32]
 8003480:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	6a1b      	ldr	r3, [r3, #32]
 8003486:	2201      	movs	r2, #1
 8003488:	4393      	bics	r3, r2
 800348a:	001a      	movs	r2, r3
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	699b      	ldr	r3, [r3, #24]
 8003494:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003496:	693b      	ldr	r3, [r7, #16]
 8003498:	22f0      	movs	r2, #240	; 0xf0
 800349a:	4393      	bics	r3, r2
 800349c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	011b      	lsls	r3, r3, #4
 80034a2:	693a      	ldr	r2, [r7, #16]
 80034a4:	4313      	orrs	r3, r2
 80034a6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80034a8:	697b      	ldr	r3, [r7, #20]
 80034aa:	220a      	movs	r2, #10
 80034ac:	4393      	bics	r3, r2
 80034ae:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80034b0:	697a      	ldr	r2, [r7, #20]
 80034b2:	68bb      	ldr	r3, [r7, #8]
 80034b4:	4313      	orrs	r3, r2
 80034b6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	693a      	ldr	r2, [r7, #16]
 80034bc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	697a      	ldr	r2, [r7, #20]
 80034c2:	621a      	str	r2, [r3, #32]
}
 80034c4:	46c0      	nop			; (mov r8, r8)
 80034c6:	46bd      	mov	sp, r7
 80034c8:	b006      	add	sp, #24
 80034ca:	bd80      	pop	{r7, pc}

080034cc <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80034cc:	b580      	push	{r7, lr}
 80034ce:	b086      	sub	sp, #24
 80034d0:	af00      	add	r7, sp, #0
 80034d2:	60f8      	str	r0, [r7, #12]
 80034d4:	60b9      	str	r1, [r7, #8]
 80034d6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	6a1b      	ldr	r3, [r3, #32]
 80034dc:	2210      	movs	r2, #16
 80034de:	4393      	bics	r3, r2
 80034e0:	001a      	movs	r2, r3
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	699b      	ldr	r3, [r3, #24]
 80034ea:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	6a1b      	ldr	r3, [r3, #32]
 80034f0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80034f2:	697b      	ldr	r3, [r7, #20]
 80034f4:	4a0d      	ldr	r2, [pc, #52]	; (800352c <TIM_TI2_ConfigInputStage+0x60>)
 80034f6:	4013      	ands	r3, r2
 80034f8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	031b      	lsls	r3, r3, #12
 80034fe:	697a      	ldr	r2, [r7, #20]
 8003500:	4313      	orrs	r3, r2
 8003502:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003504:	693b      	ldr	r3, [r7, #16]
 8003506:	22a0      	movs	r2, #160	; 0xa0
 8003508:	4393      	bics	r3, r2
 800350a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800350c:	68bb      	ldr	r3, [r7, #8]
 800350e:	011b      	lsls	r3, r3, #4
 8003510:	693a      	ldr	r2, [r7, #16]
 8003512:	4313      	orrs	r3, r2
 8003514:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	697a      	ldr	r2, [r7, #20]
 800351a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	693a      	ldr	r2, [r7, #16]
 8003520:	621a      	str	r2, [r3, #32]
}
 8003522:	46c0      	nop			; (mov r8, r8)
 8003524:	46bd      	mov	sp, r7
 8003526:	b006      	add	sp, #24
 8003528:	bd80      	pop	{r7, pc}
 800352a:	46c0      	nop			; (mov r8, r8)
 800352c:	ffff0fff 	.word	0xffff0fff

08003530 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003530:	b580      	push	{r7, lr}
 8003532:	b084      	sub	sp, #16
 8003534:	af00      	add	r7, sp, #0
 8003536:	6078      	str	r0, [r7, #4]
 8003538:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	689b      	ldr	r3, [r3, #8]
 800353e:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	2270      	movs	r2, #112	; 0x70
 8003544:	4393      	bics	r3, r2
 8003546:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003548:	683a      	ldr	r2, [r7, #0]
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	4313      	orrs	r3, r2
 800354e:	2207      	movs	r2, #7
 8003550:	4313      	orrs	r3, r2
 8003552:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	68fa      	ldr	r2, [r7, #12]
 8003558:	609a      	str	r2, [r3, #8]
}
 800355a:	46c0      	nop			; (mov r8, r8)
 800355c:	46bd      	mov	sp, r7
 800355e:	b004      	add	sp, #16
 8003560:	bd80      	pop	{r7, pc}
	...

08003564 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003564:	b580      	push	{r7, lr}
 8003566:	b086      	sub	sp, #24
 8003568:	af00      	add	r7, sp, #0
 800356a:	60f8      	str	r0, [r7, #12]
 800356c:	60b9      	str	r1, [r7, #8]
 800356e:	607a      	str	r2, [r7, #4]
 8003570:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	689b      	ldr	r3, [r3, #8]
 8003576:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003578:	697b      	ldr	r3, [r7, #20]
 800357a:	4a09      	ldr	r2, [pc, #36]	; (80035a0 <TIM_ETR_SetConfig+0x3c>)
 800357c:	4013      	ands	r3, r2
 800357e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003580:	683b      	ldr	r3, [r7, #0]
 8003582:	021a      	lsls	r2, r3, #8
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	431a      	orrs	r2, r3
 8003588:	68bb      	ldr	r3, [r7, #8]
 800358a:	4313      	orrs	r3, r2
 800358c:	697a      	ldr	r2, [r7, #20]
 800358e:	4313      	orrs	r3, r2
 8003590:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	697a      	ldr	r2, [r7, #20]
 8003596:	609a      	str	r2, [r3, #8]
}
 8003598:	46c0      	nop			; (mov r8, r8)
 800359a:	46bd      	mov	sp, r7
 800359c:	b006      	add	sp, #24
 800359e:	bd80      	pop	{r7, pc}
 80035a0:	ffff00ff 	.word	0xffff00ff

080035a4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80035a4:	b580      	push	{r7, lr}
 80035a6:	b086      	sub	sp, #24
 80035a8:	af00      	add	r7, sp, #0
 80035aa:	60f8      	str	r0, [r7, #12]
 80035ac:	60b9      	str	r1, [r7, #8]
 80035ae:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80035b0:	68bb      	ldr	r3, [r7, #8]
 80035b2:	221f      	movs	r2, #31
 80035b4:	4013      	ands	r3, r2
 80035b6:	2201      	movs	r2, #1
 80035b8:	409a      	lsls	r2, r3
 80035ba:	0013      	movs	r3, r2
 80035bc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	6a1b      	ldr	r3, [r3, #32]
 80035c2:	697a      	ldr	r2, [r7, #20]
 80035c4:	43d2      	mvns	r2, r2
 80035c6:	401a      	ands	r2, r3
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	6a1a      	ldr	r2, [r3, #32]
 80035d0:	68bb      	ldr	r3, [r7, #8]
 80035d2:	211f      	movs	r1, #31
 80035d4:	400b      	ands	r3, r1
 80035d6:	6879      	ldr	r1, [r7, #4]
 80035d8:	4099      	lsls	r1, r3
 80035da:	000b      	movs	r3, r1
 80035dc:	431a      	orrs	r2, r3
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	621a      	str	r2, [r3, #32]
}
 80035e2:	46c0      	nop			; (mov r8, r8)
 80035e4:	46bd      	mov	sp, r7
 80035e6:	b006      	add	sp, #24
 80035e8:	bd80      	pop	{r7, pc}
	...

080035ec <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80035ec:	b580      	push	{r7, lr}
 80035ee:	b084      	sub	sp, #16
 80035f0:	af00      	add	r7, sp, #0
 80035f2:	6078      	str	r0, [r7, #4]
 80035f4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	223c      	movs	r2, #60	; 0x3c
 80035fa:	5c9b      	ldrb	r3, [r3, r2]
 80035fc:	2b01      	cmp	r3, #1
 80035fe:	d101      	bne.n	8003604 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003600:	2302      	movs	r3, #2
 8003602:	e041      	b.n	8003688 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	223c      	movs	r2, #60	; 0x3c
 8003608:	2101      	movs	r1, #1
 800360a:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	223d      	movs	r2, #61	; 0x3d
 8003610:	2102      	movs	r1, #2
 8003612:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	685b      	ldr	r3, [r3, #4]
 800361a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	689b      	ldr	r3, [r3, #8]
 8003622:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	2270      	movs	r2, #112	; 0x70
 8003628:	4393      	bics	r3, r2
 800362a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800362c:	683b      	ldr	r3, [r7, #0]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	68fa      	ldr	r2, [r7, #12]
 8003632:	4313      	orrs	r3, r2
 8003634:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	68fa      	ldr	r2, [r7, #12]
 800363c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	4a13      	ldr	r2, [pc, #76]	; (8003690 <HAL_TIMEx_MasterConfigSynchronization+0xa4>)
 8003644:	4293      	cmp	r3, r2
 8003646:	d009      	beq.n	800365c <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	4a11      	ldr	r2, [pc, #68]	; (8003694 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 800364e:	4293      	cmp	r3, r2
 8003650:	d004      	beq.n	800365c <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	4a10      	ldr	r2, [pc, #64]	; (8003698 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8003658:	4293      	cmp	r3, r2
 800365a:	d10c      	bne.n	8003676 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800365c:	68bb      	ldr	r3, [r7, #8]
 800365e:	2280      	movs	r2, #128	; 0x80
 8003660:	4393      	bics	r3, r2
 8003662:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003664:	683b      	ldr	r3, [r7, #0]
 8003666:	685b      	ldr	r3, [r3, #4]
 8003668:	68ba      	ldr	r2, [r7, #8]
 800366a:	4313      	orrs	r3, r2
 800366c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	68ba      	ldr	r2, [r7, #8]
 8003674:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	223d      	movs	r2, #61	; 0x3d
 800367a:	2101      	movs	r1, #1
 800367c:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	223c      	movs	r2, #60	; 0x3c
 8003682:	2100      	movs	r1, #0
 8003684:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003686:	2300      	movs	r3, #0
}
 8003688:	0018      	movs	r0, r3
 800368a:	46bd      	mov	sp, r7
 800368c:	b004      	add	sp, #16
 800368e:	bd80      	pop	{r7, pc}
 8003690:	40012c00 	.word	0x40012c00
 8003694:	40000400 	.word	0x40000400
 8003698:	40014000 	.word	0x40014000

0800369c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800369c:	b580      	push	{r7, lr}
 800369e:	b084      	sub	sp, #16
 80036a0:	af00      	add	r7, sp, #0
 80036a2:	6078      	str	r0, [r7, #4]
 80036a4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80036a6:	2300      	movs	r3, #0
 80036a8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	223c      	movs	r2, #60	; 0x3c
 80036ae:	5c9b      	ldrb	r3, [r3, r2]
 80036b0:	2b01      	cmp	r3, #1
 80036b2:	d101      	bne.n	80036b8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80036b4:	2302      	movs	r3, #2
 80036b6:	e03e      	b.n	8003736 <HAL_TIMEx_ConfigBreakDeadTime+0x9a>
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	223c      	movs	r2, #60	; 0x3c
 80036bc:	2101      	movs	r1, #1
 80036be:	5499      	strb	r1, [r3, r2]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	22ff      	movs	r2, #255	; 0xff
 80036c4:	4393      	bics	r3, r2
 80036c6:	001a      	movs	r2, r3
 80036c8:	683b      	ldr	r3, [r7, #0]
 80036ca:	68db      	ldr	r3, [r3, #12]
 80036cc:	4313      	orrs	r3, r2
 80036ce:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	4a1b      	ldr	r2, [pc, #108]	; (8003740 <HAL_TIMEx_ConfigBreakDeadTime+0xa4>)
 80036d4:	401a      	ands	r2, r3
 80036d6:	683b      	ldr	r3, [r7, #0]
 80036d8:	689b      	ldr	r3, [r3, #8]
 80036da:	4313      	orrs	r3, r2
 80036dc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	4a18      	ldr	r2, [pc, #96]	; (8003744 <HAL_TIMEx_ConfigBreakDeadTime+0xa8>)
 80036e2:	401a      	ands	r2, r3
 80036e4:	683b      	ldr	r3, [r7, #0]
 80036e6:	685b      	ldr	r3, [r3, #4]
 80036e8:	4313      	orrs	r3, r2
 80036ea:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	4a16      	ldr	r2, [pc, #88]	; (8003748 <HAL_TIMEx_ConfigBreakDeadTime+0xac>)
 80036f0:	401a      	ands	r2, r3
 80036f2:	683b      	ldr	r3, [r7, #0]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	4313      	orrs	r3, r2
 80036f8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	4a13      	ldr	r2, [pc, #76]	; (800374c <HAL_TIMEx_ConfigBreakDeadTime+0xb0>)
 80036fe:	401a      	ands	r2, r3
 8003700:	683b      	ldr	r3, [r7, #0]
 8003702:	691b      	ldr	r3, [r3, #16]
 8003704:	4313      	orrs	r3, r2
 8003706:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	4a11      	ldr	r2, [pc, #68]	; (8003750 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>)
 800370c:	401a      	ands	r2, r3
 800370e:	683b      	ldr	r3, [r7, #0]
 8003710:	695b      	ldr	r3, [r3, #20]
 8003712:	4313      	orrs	r3, r2
 8003714:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	4a0e      	ldr	r2, [pc, #56]	; (8003754 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>)
 800371a:	401a      	ands	r2, r3
 800371c:	683b      	ldr	r3, [r7, #0]
 800371e:	69db      	ldr	r3, [r3, #28]
 8003720:	4313      	orrs	r3, r2
 8003722:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	68fa      	ldr	r2, [r7, #12]
 800372a:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	223c      	movs	r2, #60	; 0x3c
 8003730:	2100      	movs	r1, #0
 8003732:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003734:	2300      	movs	r3, #0
}
 8003736:	0018      	movs	r0, r3
 8003738:	46bd      	mov	sp, r7
 800373a:	b004      	add	sp, #16
 800373c:	bd80      	pop	{r7, pc}
 800373e:	46c0      	nop			; (mov r8, r8)
 8003740:	fffffcff 	.word	0xfffffcff
 8003744:	fffffbff 	.word	0xfffffbff
 8003748:	fffff7ff 	.word	0xfffff7ff
 800374c:	ffffefff 	.word	0xffffefff
 8003750:	ffffdfff 	.word	0xffffdfff
 8003754:	ffffbfff 	.word	0xffffbfff

08003758 <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 8003758:	b580      	push	{r7, lr}
 800375a:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 800375c:	46c0      	nop			; (mov r8, r8)
 800375e:	46bd      	mov	sp, r7
 8003760:	bd80      	pop	{r7, pc}
	...

08003764 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8003764:	b580      	push	{r7, lr}
 8003766:	b086      	sub	sp, #24
 8003768:	af04      	add	r7, sp, #16
 800376a:	0002      	movs	r2, r0
 800376c:	1dfb      	adds	r3, r7, #7
 800376e:	701a      	strb	r2, [r3, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 8003770:	4808      	ldr	r0, [pc, #32]	; (8003794 <ssd1306_WriteCommand+0x30>)
 8003772:	2301      	movs	r3, #1
 8003774:	425b      	negs	r3, r3
 8003776:	9302      	str	r3, [sp, #8]
 8003778:	2301      	movs	r3, #1
 800377a:	9301      	str	r3, [sp, #4]
 800377c:	1dfb      	adds	r3, r7, #7
 800377e:	9300      	str	r3, [sp, #0]
 8003780:	2301      	movs	r3, #1
 8003782:	2200      	movs	r2, #0
 8003784:	2178      	movs	r1, #120	; 0x78
 8003786:	f7fe f827 	bl	80017d8 <HAL_I2C_Mem_Write>
}
 800378a:	46c0      	nop			; (mov r8, r8)
 800378c:	46bd      	mov	sp, r7
 800378e:	b002      	add	sp, #8
 8003790:	bd80      	pop	{r7, pc}
 8003792:	46c0      	nop			; (mov r8, r8)
 8003794:	20000850 	.word	0x20000850

08003798 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8003798:	b580      	push	{r7, lr}
 800379a:	b086      	sub	sp, #24
 800379c:	af04      	add	r7, sp, #16
 800379e:	6078      	str	r0, [r7, #4]
 80037a0:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 80037a2:	683b      	ldr	r3, [r7, #0]
 80037a4:	b29b      	uxth	r3, r3
 80037a6:	4808      	ldr	r0, [pc, #32]	; (80037c8 <ssd1306_WriteData+0x30>)
 80037a8:	2201      	movs	r2, #1
 80037aa:	4252      	negs	r2, r2
 80037ac:	9202      	str	r2, [sp, #8]
 80037ae:	9301      	str	r3, [sp, #4]
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	9300      	str	r3, [sp, #0]
 80037b4:	2301      	movs	r3, #1
 80037b6:	2240      	movs	r2, #64	; 0x40
 80037b8:	2178      	movs	r1, #120	; 0x78
 80037ba:	f7fe f80d 	bl	80017d8 <HAL_I2C_Mem_Write>
}
 80037be:	46c0      	nop			; (mov r8, r8)
 80037c0:	46bd      	mov	sp, r7
 80037c2:	b002      	add	sp, #8
 80037c4:	bd80      	pop	{r7, pc}
 80037c6:	46c0      	nop			; (mov r8, r8)
 80037c8:	20000850 	.word	0x20000850

080037cc <ssd1306_Init>:
    }
    return ret;
}

// Initialize the oled screen
void ssd1306_Init(void) {
 80037cc:	b580      	push	{r7, lr}
 80037ce:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 80037d0:	f7ff ffc2 	bl	8003758 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 80037d4:	2064      	movs	r0, #100	; 0x64
 80037d6:	f7fd f9c5 	bl	8000b64 <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 80037da:	2000      	movs	r0, #0
 80037dc:	f000 f8ce 	bl	800397c <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 80037e0:	2020      	movs	r0, #32
 80037e2:	f7ff ffbf 	bl	8003764 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 80037e6:	2000      	movs	r0, #0
 80037e8:	f7ff ffbc 	bl	8003764 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 80037ec:	20b0      	movs	r0, #176	; 0xb0
 80037ee:	f7ff ffb9 	bl	8003764 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 80037f2:	20c8      	movs	r0, #200	; 0xc8
 80037f4:	f7ff ffb6 	bl	8003764 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 80037f8:	2000      	movs	r0, #0
 80037fa:	f7ff ffb3 	bl	8003764 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 80037fe:	2010      	movs	r0, #16
 8003800:	f7ff ffb0 	bl	8003764 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDC);
 8003804:	20dc      	movs	r0, #220	; 0xdc
 8003806:	f7ff ffad 	bl	8003764 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //--set start line address - CHECK
 800380a:	2000      	movs	r0, #0
 800380c:	f7ff ffaa 	bl	8003764 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 8003810:	20ff      	movs	r0, #255	; 0xff
 8003812:	f000 f89b 	bl	800394c <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8003816:	20a1      	movs	r0, #161	; 0xa1
 8003818:	f7ff ffa4 	bl	8003764 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 800381c:	20a6      	movs	r0, #166	; 0xa6
 800381e:	f7ff ffa1 	bl	8003764 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8003822:	20a8      	movs	r0, #168	; 0xa8
 8003824:	f7ff ff9e 	bl	8003764 <ssd1306_WriteCommand>
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
#elif (SSD1306_HEIGHT == 128)
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
    ssd1306_WriteCommand(0x3F);
 8003828:	203f      	movs	r0, #63	; 0x3f
 800382a:	f7ff ff9b 	bl	8003764 <ssd1306_WriteCommand>
//#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 800382e:	20a4      	movs	r0, #164	; 0xa4
 8003830:	f7ff ff98 	bl	8003764 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 8003834:	20d3      	movs	r0, #211	; 0xd3
 8003836:	f7ff ff95 	bl	8003764 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //-not offset
 800383a:	2022      	movs	r0, #34	; 0x22
 800383c:	f7ff ff92 	bl	8003764 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8003840:	20d5      	movs	r0, #213	; 0xd5
 8003842:	f7ff ff8f 	bl	8003764 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 8003846:	20f0      	movs	r0, #240	; 0xf0
 8003848:	f7ff ff8c 	bl	8003764 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 800384c:	20d9      	movs	r0, #217	; 0xd9
 800384e:	f7ff ff89 	bl	8003764 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8003852:	2022      	movs	r0, #34	; 0x22
 8003854:	f7ff ff86 	bl	8003764 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 8003858:	20da      	movs	r0, #218	; 0xda
 800385a:	f7ff ff83 	bl	8003764 <ssd1306_WriteCommand>
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
#elif (SSD1306_HEIGHT == 128)
    ssd1306_WriteCommand(0x12);
#else
    ssd1306_WriteCommand(0x12);
 800385e:	2012      	movs	r0, #18
 8003860:	f7ff ff80 	bl	8003764 <ssd1306_WriteCommand>
//#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 8003864:	20db      	movs	r0, #219	; 0xdb
 8003866:	f7ff ff7d 	bl	8003764 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 800386a:	2020      	movs	r0, #32
 800386c:	f7ff ff7a 	bl	8003764 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 8003870:	208d      	movs	r0, #141	; 0x8d
 8003872:	f7ff ff77 	bl	8003764 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 8003876:	2014      	movs	r0, #20
 8003878:	f7ff ff74 	bl	8003764 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 800387c:	2001      	movs	r0, #1
 800387e:	f000 f87d 	bl	800397c <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 8003882:	2000      	movs	r0, #0
 8003884:	f000 f810 	bl	80038a8 <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 8003888:	f000 f832 	bl	80038f0 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 800388c:	4b05      	ldr	r3, [pc, #20]	; (80038a4 <ssd1306_Init+0xd8>)
 800388e:	2200      	movs	r2, #0
 8003890:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8003892:	4b04      	ldr	r3, [pc, #16]	; (80038a4 <ssd1306_Init+0xd8>)
 8003894:	2200      	movs	r2, #0
 8003896:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 8003898:	4b02      	ldr	r3, [pc, #8]	; (80038a4 <ssd1306_Init+0xd8>)
 800389a:	2201      	movs	r2, #1
 800389c:	711a      	strb	r2, [r3, #4]
}
 800389e:	46c0      	nop			; (mov r8, r8)
 80038a0:	46bd      	mov	sp, r7
 80038a2:	bd80      	pop	{r7, pc}
 80038a4:	20000848 	.word	0x20000848

080038a8 <ssd1306_Fill>:

// Fill the whole screen with the given color
void ssd1306_Fill(SSD1306_COLOR color) {
 80038a8:	b580      	push	{r7, lr}
 80038aa:	b084      	sub	sp, #16
 80038ac:	af00      	add	r7, sp, #0
 80038ae:	0002      	movs	r2, r0
 80038b0:	1dfb      	adds	r3, r7, #7
 80038b2:	701a      	strb	r2, [r3, #0]
    /* Set memory */
    uint32_t i;

    for(i = 0; i < sizeof(SSD1306_Buffer); i++) {
 80038b4:	2300      	movs	r3, #0
 80038b6:	60fb      	str	r3, [r7, #12]
 80038b8:	e00e      	b.n	80038d8 <ssd1306_Fill+0x30>
        SSD1306_Buffer[i] = (color == Black) ? 0x00 : 0xFF;
 80038ba:	1dfb      	adds	r3, r7, #7
 80038bc:	781b      	ldrb	r3, [r3, #0]
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d101      	bne.n	80038c6 <ssd1306_Fill+0x1e>
 80038c2:	2100      	movs	r1, #0
 80038c4:	e000      	b.n	80038c8 <ssd1306_Fill+0x20>
 80038c6:	21ff      	movs	r1, #255	; 0xff
 80038c8:	4a08      	ldr	r2, [pc, #32]	; (80038ec <ssd1306_Fill+0x44>)
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	18d3      	adds	r3, r2, r3
 80038ce:	1c0a      	adds	r2, r1, #0
 80038d0:	701a      	strb	r2, [r3, #0]
    for(i = 0; i < sizeof(SSD1306_Buffer); i++) {
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	3301      	adds	r3, #1
 80038d6:	60fb      	str	r3, [r7, #12]
 80038d8:	68fa      	ldr	r2, [r7, #12]
 80038da:	2382      	movs	r3, #130	; 0x82
 80038dc:	011b      	lsls	r3, r3, #4
 80038de:	429a      	cmp	r2, r3
 80038e0:	d3eb      	bcc.n	80038ba <ssd1306_Fill+0x12>
    }
}
 80038e2:	46c0      	nop			; (mov r8, r8)
 80038e4:	46c0      	nop			; (mov r8, r8)
 80038e6:	46bd      	mov	sp, r7
 80038e8:	b004      	add	sp, #16
 80038ea:	bd80      	pop	{r7, pc}
 80038ec:	20000028 	.word	0x20000028

080038f0 <ssd1306_UpdateScreen>:

// Write the screenbuffer with changed to the screen
void ssd1306_UpdateScreen(void) {
 80038f0:	b580      	push	{r7, lr}
 80038f2:	b082      	sub	sp, #8
 80038f4:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 80038f6:	1dfb      	adds	r3, r7, #7
 80038f8:	2200      	movs	r2, #0
 80038fa:	701a      	strb	r2, [r3, #0]
 80038fc:	e01a      	b.n	8003934 <ssd1306_UpdateScreen+0x44>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 80038fe:	1dfb      	adds	r3, r7, #7
 8003900:	781b      	ldrb	r3, [r3, #0]
 8003902:	3b50      	subs	r3, #80	; 0x50
 8003904:	b2db      	uxtb	r3, r3
 8003906:	0018      	movs	r0, r3
 8003908:	f7ff ff2c 	bl	8003764 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00);
 800390c:	2000      	movs	r0, #0
 800390e:	f7ff ff29 	bl	8003764 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10);
 8003912:	2010      	movs	r0, #16
 8003914:	f7ff ff26 	bl	8003764 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8003918:	1dfb      	adds	r3, r7, #7
 800391a:	781b      	ldrb	r3, [r3, #0]
 800391c:	01da      	lsls	r2, r3, #7
 800391e:	4b0a      	ldr	r3, [pc, #40]	; (8003948 <ssd1306_UpdateScreen+0x58>)
 8003920:	18d3      	adds	r3, r2, r3
 8003922:	2180      	movs	r1, #128	; 0x80
 8003924:	0018      	movs	r0, r3
 8003926:	f7ff ff37 	bl	8003798 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 800392a:	1dfb      	adds	r3, r7, #7
 800392c:	781a      	ldrb	r2, [r3, #0]
 800392e:	1dfb      	adds	r3, r7, #7
 8003930:	3201      	adds	r2, #1
 8003932:	701a      	strb	r2, [r3, #0]
 8003934:	1dfb      	adds	r3, r7, #7
 8003936:	781b      	ldrb	r3, [r3, #0]
 8003938:	2b0f      	cmp	r3, #15
 800393a:	d9e0      	bls.n	80038fe <ssd1306_UpdateScreen+0xe>
    }
}
 800393c:	46c0      	nop			; (mov r8, r8)
 800393e:	46c0      	nop			; (mov r8, r8)
 8003940:	46bd      	mov	sp, r7
 8003942:	b002      	add	sp, #8
 8003944:	bd80      	pop	{r7, pc}
 8003946:	46c0      	nop			; (mov r8, r8)
 8003948:	20000028 	.word	0x20000028

0800394c <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 800394c:	b580      	push	{r7, lr}
 800394e:	b084      	sub	sp, #16
 8003950:	af00      	add	r7, sp, #0
 8003952:	0002      	movs	r2, r0
 8003954:	1dfb      	adds	r3, r7, #7
 8003956:	701a      	strb	r2, [r3, #0]
    const uint8_t kSetContrastControlRegister = 0x81;
 8003958:	210f      	movs	r1, #15
 800395a:	187b      	adds	r3, r7, r1
 800395c:	2281      	movs	r2, #129	; 0x81
 800395e:	701a      	strb	r2, [r3, #0]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 8003960:	187b      	adds	r3, r7, r1
 8003962:	781b      	ldrb	r3, [r3, #0]
 8003964:	0018      	movs	r0, r3
 8003966:	f7ff fefd 	bl	8003764 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 800396a:	1dfb      	adds	r3, r7, #7
 800396c:	781b      	ldrb	r3, [r3, #0]
 800396e:	0018      	movs	r0, r3
 8003970:	f7ff fef8 	bl	8003764 <ssd1306_WriteCommand>
}
 8003974:	46c0      	nop			; (mov r8, r8)
 8003976:	46bd      	mov	sp, r7
 8003978:	b004      	add	sp, #16
 800397a:	bd80      	pop	{r7, pc}

0800397c <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 800397c:	b580      	push	{r7, lr}
 800397e:	b084      	sub	sp, #16
 8003980:	af00      	add	r7, sp, #0
 8003982:	0002      	movs	r2, r0
 8003984:	1dfb      	adds	r3, r7, #7
 8003986:	701a      	strb	r2, [r3, #0]
    uint8_t value;
    if (on) {
 8003988:	1dfb      	adds	r3, r7, #7
 800398a:	781b      	ldrb	r3, [r3, #0]
 800398c:	2b00      	cmp	r3, #0
 800398e:	d007      	beq.n	80039a0 <ssd1306_SetDisplayOn+0x24>
        value = 0xAF;   // Display on
 8003990:	230f      	movs	r3, #15
 8003992:	18fb      	adds	r3, r7, r3
 8003994:	22af      	movs	r2, #175	; 0xaf
 8003996:	701a      	strb	r2, [r3, #0]
        SSD1306.DisplayOn = 1;
 8003998:	4b0a      	ldr	r3, [pc, #40]	; (80039c4 <ssd1306_SetDisplayOn+0x48>)
 800399a:	2201      	movs	r2, #1
 800399c:	715a      	strb	r2, [r3, #5]
 800399e:	e006      	b.n	80039ae <ssd1306_SetDisplayOn+0x32>
    } else {
        value = 0xAE;   // Display off
 80039a0:	230f      	movs	r3, #15
 80039a2:	18fb      	adds	r3, r7, r3
 80039a4:	22ae      	movs	r2, #174	; 0xae
 80039a6:	701a      	strb	r2, [r3, #0]
        SSD1306.DisplayOn = 0;
 80039a8:	4b06      	ldr	r3, [pc, #24]	; (80039c4 <ssd1306_SetDisplayOn+0x48>)
 80039aa:	2200      	movs	r2, #0
 80039ac:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 80039ae:	230f      	movs	r3, #15
 80039b0:	18fb      	adds	r3, r7, r3
 80039b2:	781b      	ldrb	r3, [r3, #0]
 80039b4:	0018      	movs	r0, r3
 80039b6:	f7ff fed5 	bl	8003764 <ssd1306_WriteCommand>
}
 80039ba:	46c0      	nop			; (mov r8, r8)
 80039bc:	46bd      	mov	sp, r7
 80039be:	b004      	add	sp, #16
 80039c0:	bd80      	pop	{r7, pc}
 80039c2:	46c0      	nop			; (mov r8, r8)
 80039c4:	20000848 	.word	0x20000848

080039c8 <__libc_init_array>:
 80039c8:	b570      	push	{r4, r5, r6, lr}
 80039ca:	2600      	movs	r6, #0
 80039cc:	4d0c      	ldr	r5, [pc, #48]	; (8003a00 <__libc_init_array+0x38>)
 80039ce:	4c0d      	ldr	r4, [pc, #52]	; (8003a04 <__libc_init_array+0x3c>)
 80039d0:	1b64      	subs	r4, r4, r5
 80039d2:	10a4      	asrs	r4, r4, #2
 80039d4:	42a6      	cmp	r6, r4
 80039d6:	d109      	bne.n	80039ec <__libc_init_array+0x24>
 80039d8:	2600      	movs	r6, #0
 80039da:	f000 f821 	bl	8003a20 <_init>
 80039de:	4d0a      	ldr	r5, [pc, #40]	; (8003a08 <__libc_init_array+0x40>)
 80039e0:	4c0a      	ldr	r4, [pc, #40]	; (8003a0c <__libc_init_array+0x44>)
 80039e2:	1b64      	subs	r4, r4, r5
 80039e4:	10a4      	asrs	r4, r4, #2
 80039e6:	42a6      	cmp	r6, r4
 80039e8:	d105      	bne.n	80039f6 <__libc_init_array+0x2e>
 80039ea:	bd70      	pop	{r4, r5, r6, pc}
 80039ec:	00b3      	lsls	r3, r6, #2
 80039ee:	58eb      	ldr	r3, [r5, r3]
 80039f0:	4798      	blx	r3
 80039f2:	3601      	adds	r6, #1
 80039f4:	e7ee      	b.n	80039d4 <__libc_init_array+0xc>
 80039f6:	00b3      	lsls	r3, r6, #2
 80039f8:	58eb      	ldr	r3, [r5, r3]
 80039fa:	4798      	blx	r3
 80039fc:	3601      	adds	r6, #1
 80039fe:	e7f2      	b.n	80039e6 <__libc_init_array+0x1e>
 8003a00:	08003a68 	.word	0x08003a68
 8003a04:	08003a68 	.word	0x08003a68
 8003a08:	08003a68 	.word	0x08003a68
 8003a0c:	08003a6c 	.word	0x08003a6c

08003a10 <memset>:
 8003a10:	0003      	movs	r3, r0
 8003a12:	1882      	adds	r2, r0, r2
 8003a14:	4293      	cmp	r3, r2
 8003a16:	d100      	bne.n	8003a1a <memset+0xa>
 8003a18:	4770      	bx	lr
 8003a1a:	7019      	strb	r1, [r3, #0]
 8003a1c:	3301      	adds	r3, #1
 8003a1e:	e7f9      	b.n	8003a14 <memset+0x4>

08003a20 <_init>:
 8003a20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a22:	46c0      	nop			; (mov r8, r8)
 8003a24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003a26:	bc08      	pop	{r3}
 8003a28:	469e      	mov	lr, r3
 8003a2a:	4770      	bx	lr

08003a2c <_fini>:
 8003a2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a2e:	46c0      	nop			; (mov r8, r8)
 8003a30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003a32:	bc08      	pop	{r3}
 8003a34:	469e      	mov	lr, r3
 8003a36:	4770      	bx	lr
