INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/temp_project/temp_project.srcs/sources_1/imports/lab2_template/lab2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Parameterized_Ping_Pong_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/temp_project/temp_project.srcs/sources_1/imports/lab2_template/lab2_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Encoder
WARNING: [VRFC 10-3676] redeclaration of ansi port 'offset_cnt' is not allowed [C:/Users/user/temp_project/temp_project.srcs/sources_1/imports/lab2_template/lab2_2.v:24]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/temp_project/temp_project.srcs/sim_1/imports/new/lab2_2_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab2_2_t
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/temp_project/temp_project.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
