#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sun May 25 17:31:56 2025
# Process ID         : 28460
# Current directory  : C:/Users/ceran/Documents/BoriSoC/BoriSoC
# Command line       : vivado.exe -mode batch -source sim.tcl
# Log file           : C:/Users/ceran/Documents/BoriSoC/BoriSoC/vivado.log
# Journal file       : C:/Users/ceran/Documents/BoriSoC/BoriSoC\vivado.jou
# Running On         : DESKTOP-2D1SHBR
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 22621
# Processor Detail   : Intel(R) Core(TM) i7-5820K CPU @ 3.30GHz
# CPU Frequency      : 3298 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 17086 MB
# Swap memory        : 1178 MB
# Total Virtual      : 18264 MB
# Available Virtual  : 4292 MB
#-----------------------------------------------------------
source sim.tcl
# puts "Cleaning Vivado backup and simulation files..."
Cleaning Vivado backup and simulation files...
# foreach f [glob -nocomplain \
#     *.str \
#     *.wdb \
#     *.backup.jou \
#     *.backup.log \
#     *.xpr.backup \
#     xsim.ini \
#     xsim.dir \
# ] {
#     puts "Deleting $f"
#     file delete -force $f
# }
Deleting vivado_4800.backup.jou
Deleting vivado_4800.backup.log
# open_project BoriSoC.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.gen/sources_1'.
Scanning sources...
Finished scanning sources
open_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 621.461 ; gain = 191.566
# add_files -fileset sim_1 ./BoriSoC.sim/testbench.vhd
WARNING: [filemgmt 56-12] File 'C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.sim/testbench.vhd' cannot be added to the project because it already exists in the project, skipping this file
# add_files -fileset sources_1 ./BoriSoC.srcs/sources_1/new/IO_pack.vhd
WARNING: [filemgmt 56-12] File 'C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/IO_pack.vhd' cannot be added to the project because it already exists in the project, skipping this file
# add_files -fileset sources_1 ./BoriSoC.srcs/sources_1/new/mnemonic_pack.vhd
WARNING: [filemgmt 56-12] File 'C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/mnemonic_pack.vhd' cannot be added to the project because it already exists in the project, skipping this file
# launch_simulation -mode behavioral
Command: launch_simulation  -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'F:/Vivado/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.sim/testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testbench'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_behav xil_defaultlib.testbench -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: F:/Vivado/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_behav xil_defaultlib.testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-8759] array bounds of function return type do not match array bounds of function return value [C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/def_pack.vhd:386]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.def_pack
Compiling package xil_defaultlib.mnemonic_pack
Compiling package xil_defaultlib.io_pack
Compiling package xil_defaultlib.init_pack
Compiling architecture functional of entity xil_defaultlib.SoC [soc_default]
Compiling architecture tb of entity xil_defaultlib.testbench
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
## set curr_wave [current_wave_config]
## if { [string length $curr_wave] == 0 } {
##   if { [llength [get_objects]] > 0} {
##     add_wave /
##     set_property needs_save false [current_wave_config]
##   } else {
##      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
##   }
## }
WARNING: [Wavedata 42-489] Can't add object "/testbench/mem_tb_in" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/testbench/mem_tb_out" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/testbench/mem_temp" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: Simulation object /testbench/trace_f was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /testbench/dump_f was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
## run 1000ns
Note: A number of tokens was found2
Time: 0 ps  Iteration: 0  Process: /testbench/line__71  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.sim/testbench.vhd
Note: @S
Time: 0 ps  Iteration: 0  Process: /testbench/line__71  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.sim/testbench.vhd
Note: 0000S
Time: 0 ps  Iteration: 0  Process: /testbench/line__71  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.sim/testbench.vhd
Note: S
Time: 0 ps  Iteration: 0  Process: /testbench/line__71  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.sim/testbench.vhd
Note: S
Time: 0 ps  Iteration: 0  Process: /testbench/line__71  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.sim/testbench.vhd
Note: A number of tokens was found4
Time: 0 ps  Iteration: 0  Process: /testbench/line__71  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.sim/testbench.vhd
Note: ADDIS
Time: 0 ps  Iteration: 0  Process: /testbench/line__71  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.sim/testbench.vhd
Note: x1S
Time: 0 ps  Iteration: 0  Process: /testbench/line__71  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.sim/testbench.vhd
Note: x0S
Time: 0 ps  Iteration: 0  Process: /testbench/line__71  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.sim/testbench.vhd
Note: 005S
Time: 0 ps  Iteration: 0  Process: /testbench/line__71  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.sim/testbench.vhd
Note: A number of tokens was found4
Time: 0 ps  Iteration: 0  Process: /testbench/line__71  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.sim/testbench.vhd
Note: SLTIS
Time: 0 ps  Iteration: 0  Process: /testbench/line__71  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.sim/testbench.vhd
Note: x0S
Time: 0 ps  Iteration: 0  Process: /testbench/line__71  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.sim/testbench.vhd
Note: x1S
Time: 0 ps  Iteration: 0  Process: /testbench/line__71  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.sim/testbench.vhd
Note: 010S
Time: 0 ps  Iteration: 0  Process: /testbench/line__71  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.sim/testbench.vhd
Note: A number of tokens was found4
Time: 0 ps  Iteration: 0  Process: /testbench/line__71  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.sim/testbench.vhd
Note: SLTIS
Time: 0 ps  Iteration: 0  Process: /testbench/line__71  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.sim/testbench.vhd
Note: x1S
Time: 0 ps  Iteration: 0  Process: /testbench/line__71  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.sim/testbench.vhd
Note: x1S
Time: 0 ps  Iteration: 0  Process: /testbench/line__71  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.sim/testbench.vhd
Note: 010S
Time: 0 ps  Iteration: 0  Process: /testbench/line__71  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.sim/testbench.vhd
Note: A number of tokens was found4
Time: 0 ps  Iteration: 0  Process: /testbench/line__71  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.sim/testbench.vhd
Note: SLTIUS
Time: 0 ps  Iteration: 0  Process: /testbench/line__71  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.sim/testbench.vhd
Note: x1S
Time: 0 ps  Iteration: 0  Process: /testbench/line__71  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.sim/testbench.vhd
Note: x1S
Time: 0 ps  Iteration: 0  Process: /testbench/line__71  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.sim/testbench.vhd
Note: 0FFS
Time: 0 ps  Iteration: 0  Process: /testbench/line__71  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.sim/testbench.vhd
Note: A number of tokens was found4
Time: 0 ps  Iteration: 0  Process: /testbench/line__71  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.sim/testbench.vhd
Note: ANDIS
Time: 0 ps  Iteration: 0  Process: /testbench/line__71  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.sim/testbench.vhd
Note: x1S
Time: 0 ps  Iteration: 0  Process: /testbench/line__71  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.sim/testbench.vhd
Note: x1S
Time: 0 ps  Iteration: 0  Process: /testbench/line__71  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.sim/testbench.vhd
Note: 001S
Time: 0 ps  Iteration: 0  Process: /testbench/line__71  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.sim/testbench.vhd
Note: A number of tokens was found4
Time: 0 ps  Iteration: 0  Process: /testbench/line__71  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.sim/testbench.vhd
Note: ORIS
Time: 0 ps  Iteration: 0  Process: /testbench/line__71  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.sim/testbench.vhd
Note: x1S
Time: 0 ps  Iteration: 0  Process: /testbench/line__71  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.sim/testbench.vhd
Note: x1S
Time: 0 ps  Iteration: 0  Process: /testbench/line__71  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.sim/testbench.vhd
Note: 002S
Time: 0 ps  Iteration: 0  Process: /testbench/line__71  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.sim/testbench.vhd
Note: A number of tokens was found4
Time: 0 ps  Iteration: 0  Process: /testbench/line__71  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.sim/testbench.vhd
Note: XORIS
Time: 0 ps  Iteration: 0  Process: /testbench/line__71  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.sim/testbench.vhd
Note: x1S
Time: 0 ps  Iteration: 0  Process: /testbench/line__71  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.sim/testbench.vhd
Note: x1S
Time: 0 ps  Iteration: 0  Process: /testbench/line__71  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.sim/testbench.vhd
Note: 007S
Time: 0 ps  Iteration: 0  Process: /testbench/line__71  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.sim/testbench.vhd
Note: Unknown instruction fetched, exiting testbench: 00000000000000000000000000000000
Time: 10 ns  Iteration: 0  Process: /testbench/line__71  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.sim/testbench.vhd
Note: Testbench completed.
Time: 10 ns  Iteration: 0  Process: /testbench/line__71  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.sim/testbench.vhd
Note: SoC waiting for cycle begin signal
Time: 20 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: instruction fetched @ 0000000000000000 or in intger form 0
Time: 20 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: 00000000010100000000000010010011
Time: 20 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: Value of x0 and x1
Time: 20 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: 00000000000000000000000000000000
Time: 20 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: 00000000000000000000000000000101
Time: 20 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: SoC waiting for cycle begin signal
Time: 20 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: instruction fetched @ 0000000000000100 or in intger form 4
Time: 20 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: 00000001000000001010000000010011
Time: 20 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: Value of x0 and x1
Time: 20 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: 00000000000000000000000000000000
Time: 20 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: 00000000000000000000000000000101
Time: 20 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: SoC waiting for cycle begin signal
Time: 20 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: instruction fetched @ 0000000000001000 or in intger form 8
Time: 20 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: 00000001000000001010000010010011
Time: 20 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: Integers to be compeered are SLTI 5 and 16
Time: 20 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: Value of x0 and x1
Time: 20 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: 00000000000000000000000000000000
Time: 20 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: 00000000000000000000000000000001
Time: 20 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: SoC waiting for cycle begin signal
Time: 20 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: instruction fetched @ 0000000000001100 or in intger form 12
Time: 20 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: 00001111111100001011000010010011
Time: 20 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: Integers to be compeered are SLTIU 1 and 255
Time: 20 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: Value of x0 and x1
Time: 20 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: 00000000000000000000000000000000
Time: 20 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: 00000000000000000000000000000001
Time: 20 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: SoC waiting for cycle begin signal
Time: 20 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: instruction fetched @ 0000000000010000 or in intger form 16
Time: 20 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: 00000000000100001111000010010011
Time: 20 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: Value of x0 and x1
Time: 20 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: 00000000000000000000000000000000
Time: 20 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: 00000000000000000000000000000001
Time: 20 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: SoC waiting for cycle begin signal
Time: 20 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: instruction fetched @ 0000000000010100 or in intger form 20
Time: 20 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: 00000000001000001110000010010011
Time: 20 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: Value of x0 and x1
Time: 20 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: 00000000000000000000000000000000
Time: 20 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: 00000000000000000000000000000011
Time: 20 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: SoC waiting for cycle begin signal
Time: 20 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: instruction fetched @ 0000000000011000 or in intger form 24
Time: 20 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: 00000000011100001100000010010011
Time: 20 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: Value of x0 and x1
Time: 20 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: 00000000000000000000000000000000
Time: 20 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: 00000000000000000000000000000100
Time: 20 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: SoC waiting for cycle begin signal
Time: 20 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: instruction fetched @ 0000000000011100 or in intger form 28
Time: 20 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Note: 00000000000000000000000000000000
Time: 20 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
Error: illegal insruction
Time: 20 ns  Iteration: 0  Process: /testbench/UUT/line__62  File: C:/Users/ceran/Documents/BoriSoC/BoriSoC/BoriSoC.srcs/sources_1/new/SoC.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 640.555 ; gain = 19.094
INFO: [Common 17-206] Exiting Vivado at Sun May 25 17:32:20 2025...
