INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Dec 17 01:07:16 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : jacobi_1d_imper
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             6.976ns  (required time - arrival time)
  Source:                 buffer24/outs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.850ns period=13.700ns})
  Destination:            mem_controller1/stores/count_stores.counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.850ns period=13.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.700ns  (clk rise@13.700ns - clk rise@0.000ns)
  Data Path Delay:        6.740ns  (logic 1.908ns (28.310%)  route 4.832ns (71.690%))
  Logic Levels:           21  (CARRY4=10 LUT3=3 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 14.183 - 13.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=593, unset)          0.508     0.508    buffer24/clk
    SLICE_X21Y143        FDRE                                         r  buffer24/outs_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y143        FDRE (Prop_fdre_C_Q)         0.198     0.706 r  buffer24/outs_reg[4]/Q
                         net (fo=4, routed)           0.517     1.223    buffer24/outs_reg_n_0_[4]
    SLICE_X21Y142        LUT6 (Prop_lut6_I0_O)        0.121     1.344 r  buffer24/A_storeAddr[6]_INST_0_i_2/O
                         net (fo=7, routed)           0.235     1.580    buffer24/A_storeAddr[6]_INST_0_i_2_n_0
    SLICE_X20Y142        LUT3 (Prop_lut3_I0_O)        0.043     1.623 r  buffer24/result0_carry_i_4__0/O
                         net (fo=1, routed)           0.000     1.623    cmpi1/S[3]
    SLICE_X20Y142        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.173     1.796 r  cmpi1/result0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.796    cmpi1/result0_carry_n_0
    SLICE_X20Y143        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     1.918 f  cmpi1/result0_carry__0/CO[0]
                         net (fo=31, routed)          0.487     2.404    buffer60/fifo/CO[0]
    SLICE_X13Y149        LUT6 (Prop_lut6_I5_O)        0.127     2.531 r  buffer60/fifo/transmitValue_i_3__18/O
                         net (fo=3, routed)           0.404     2.936    control_merge0/tehb/control/outputValid_reg_0
    SLICE_X10Y148        LUT6 (Prop_lut6_I2_O)        0.043     2.979 f  control_merge0/tehb/control/transmitValue_i_2__15/O
                         net (fo=17, routed)          0.334     3.312    control_merge1/fork_valid/generateBlocks[0].regblock/transmitValue_reg_28
    SLICE_X11Y144        LUT6 (Prop_lut6_I3_O)        0.043     3.355 f  control_merge1/fork_valid/generateBlocks[0].regblock/transmitValue_i_3__6/O
                         net (fo=5, routed)           0.531     3.886    control_merge2/tehb/control/outputValid_reg_3
    SLICE_X14Y144        LUT6 (Prop_lut6_I4_O)        0.043     3.929 f  control_merge2/tehb/control/fullReg_i_2__16/O
                         net (fo=6, routed)           0.321     4.250    control_merge2/fork_valid/generateBlocks[1].regblock/fullReg_reg_1
    SLICE_X14Y145        LUT3 (Prop_lut3_I1_O)        0.043     4.293 f  control_merge2/fork_valid/generateBlocks[1].regblock/A_storeEn_INST_0_i_4/O
                         net (fo=3, routed)           0.300     4.593    control_merge2/fork_valid/generateBlocks[1].regblock/transmitValue_reg_4
    SLICE_X15Y145        LUT5 (Prop_lut5_I1_O)        0.043     4.636 f  control_merge2/fork_valid/generateBlocks[1].regblock/A_storeEn_INST_0_i_2/O
                         net (fo=15, routed)          0.523     5.159    fork20/control/generateBlocks[1].regblock/Empty_reg
    SLICE_X21Y146        LUT5 (Prop_lut5_I2_O)        0.043     5.202 f  fork20/control/generateBlocks[1].regblock/A_storeEn_INST_0_i_1/O
                         net (fo=3, routed)           0.341     5.543    mem_controller0/read_arbiter/data/A_storeEn
    SLICE_X22Y146        LUT3 (Prop_lut3_I2_O)        0.049     5.592 r  mem_controller0/read_arbiter/data/A_storeEn_INST_0/O
                         net (fo=42, routed)          0.839     6.431    mem_controller1/stores/A_storeEn
    SLICE_X12Y151        LUT4 (Prop_lut4_I3_O)        0.127     6.558 r  mem_controller1/stores/minusOp_carry_i_6__0/O
                         net (fo=1, routed)           0.000     6.558    mem_controller1/stores/minusOp_carry_i_6__0_n_0
    SLICE_X12Y151        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     6.796 r  mem_controller1/stores/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     6.796    mem_controller1/stores/minusOp_carry_n_0
    SLICE_X12Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.846 r  mem_controller1/stores/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.846    mem_controller1/stores/minusOp_carry__0_n_0
    SLICE_X12Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.896 r  mem_controller1/stores/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.896    mem_controller1/stores/minusOp_carry__1_n_0
    SLICE_X12Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.946 r  mem_controller1/stores/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.946    mem_controller1/stores/minusOp_carry__2_n_0
    SLICE_X12Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.996 r  mem_controller1/stores/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.996    mem_controller1/stores/minusOp_carry__3_n_0
    SLICE_X12Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.046 r  mem_controller1/stores/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.046    mem_controller1/stores/minusOp_carry__4_n_0
    SLICE_X12Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.096 r  mem_controller1/stores/minusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.096    mem_controller1/stores/minusOp_carry__5_n_0
    SLICE_X12Y158        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     7.248 r  mem_controller1/stores/minusOp_carry__6/O[1]
                         net (fo=1, routed)           0.000     7.248    mem_controller1/stores/minusOp_carry__6_n_6
    SLICE_X12Y158        FDRE                                         r  mem_controller1/stores/count_stores.counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       13.700    13.700 r  
                                                      0.000    13.700 r  clk (IN)
                         net (fo=593, unset)          0.483    14.183    mem_controller1/stores/clk
    SLICE_X12Y158        FDRE                                         r  mem_controller1/stores/count_stores.counter_reg[29]/C
                         clock pessimism              0.000    14.183    
                         clock uncertainty           -0.035    14.147    
    SLICE_X12Y158        FDRE (Setup_fdre_C_D)        0.076    14.223    mem_controller1/stores/count_stores.counter_reg[29]
  -------------------------------------------------------------------
                         required time                         14.223    
                         arrival time                          -7.248    
  -------------------------------------------------------------------
                         slack                                  6.976    




