`timescale 1ns/1ns

module  tb_rx();

wire clk,rstn;
wire    [7:0]   data;
reg     [7:0]   rx_data;
reg             flag;


initial begin
    clk = 1;
    rstn <= 1'b0;
    data <= 0;
    #20
    rstn <= 1'b1;
end

always#10 clk = ~clk;
rx rx_0
(
        .clk(clk),
        .rstn(rstn),
        .data(data),

        .rx_data(rx_data),
        .flag(flag)
);