
*** Running vivado
    with args -log main_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source main_wrapper.tcl -notrace


****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source main_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.1/data/ip'.
WARNING: [Vivado 12-8448] Reference module source file /home/ug3linux/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.srcs/sources_1/bd/stimulation/stimulation.bd referred in sub-design main is not added in project.
WARNING: [Vivado 12-8448] Reference module source file /home/ug3linux/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.srcs/sources_1/bd/recording/recording.bd referred in sub-design main is not added in project.
Command: link_design -top main_wrapper -part xck26-sfvc784-2LV-c
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Project 1-454] Reading design checkpoint '/home/ug3linux/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_axi_dma_0_0/main_axi_dma_0_0.dcp' for cell 'main_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ug3linux/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_clk_wiz_0_0/main_clk_wiz_0_0.dcp' for cell 'main_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ug3linux/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_clk_wiz_1_0/main_clk_wiz_1_0.dcp' for cell 'main_i/clk_wiz_dma'
INFO: [Project 1-454] Reading design checkpoint '/home/ug3linux/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_smartconnect_0_0/main_smartconnect_0_0.dcp' for cell 'main_i/master_smartconnect_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ug3linux/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_smartconnect_0_1/main_smartconnect_0_1.dcp' for cell 'main_i/master_smartconnect_1'
INFO: [Project 1-454] Reading design checkpoint '/home/ug3linux/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_proc_sys_reset_0_0/main_proc_sys_reset_0_0.dcp' for cell 'main_i/proc_sys_reset_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/ug3linux/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_proc_sys_reset_0_3/main_proc_sys_reset_0_3.dcp' for cell 'main_i/proc_sys_reset_250M'
INFO: [Project 1-454] Reading design checkpoint '/home/ug3linux/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_proc_sys_reset_0_1/main_proc_sys_reset_0_1.dcp' for cell 'main_i/proc_sys_reset_rhd'
INFO: [Project 1-454] Reading design checkpoint '/home/ug3linux/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_proc_sys_reset_0_2/main_proc_sys_reset_0_2.dcp' for cell 'main_i/proc_sys_reset_rhs'
INFO: [Project 1-454] Reading design checkpoint '/home/ug3linux/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_smartconnect_0_2/main_smartconnect_0_2.dcp' for cell 'main_i/slave_smartconnect_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ug3linux/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_zynq_ultra_ps_e_0_0/main_zynq_ultra_ps_e_0_0.dcp' for cell 'main_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ug3linux/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/bd/recording_inst_0/ip/recording_inst_0_RisingEdgeCounter_0_0/recording_inst_0_RisingEdgeCounter_0_0.dcp' for cell 'main_i/recording_0/RisingEdgeCounter_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ug3linux/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/bd/recording_inst_0/ip/recording_inst_0_axis_data_fifo_0_0/recording_inst_0_axis_data_fifo_0_0.dcp' for cell 'main_i/recording_0/axis_data_fifo_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ug3linux/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/bd/recording_inst_0/ip/recording_inst_0_rhd_axi_0_0/recording_inst_0_rhd_axi_0_0.dcp' for cell 'main_i/recording_0/rhd_axi_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ug3linux/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/bd/recording_inst_0/ip/recording_inst_0_rhd_diff_to_single_0_0/recording_inst_0_rhd_diff_to_single_0_0.dcp' for cell 'main_i/recording_0/rhd_diff_to_single_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ug3linux/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/bd/recording_inst_0/ip/recording_inst_0_util_vector_logic_0_0/recording_inst_0_util_vector_logic_0_0.dcp' for cell 'main_i/recording_0/util_vector_logic_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ug3linux/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/bd/recording_inst_0/ip/recording_inst_0_util_vector_logic_1_0/recording_inst_0_util_vector_logic_1_0.dcp' for cell 'main_i/recording_0/util_vector_logic_1'
INFO: [Project 1-454] Reading design checkpoint '/home/ug3linux/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/bd/stimulation_inst_0/ip/stimulation_inst_0_axis_data_fifo_0_0/stimulation_inst_0_axis_data_fifo_0_0.dcp' for cell 'main_i/stimulation_0/axis_data_fifo_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ug3linux/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/bd/stimulation_inst_0/ip/stimulation_inst_0_rhs_axi_0_0/stimulation_inst_0_rhs_axi_0_0.dcp' for cell 'main_i/stimulation_0/rhs_axi_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ug3linux/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/bd/stimulation_inst_0/ip/stimulation_inst_0_util_vector_logic_0_0/stimulation_inst_0_util_vector_logic_0_0.dcp' for cell 'main_i/stimulation_0/util_vector_logic_0'
Netlist sorting complete. Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2380.238 ; gain = 0.000 ; free physical = 26622 ; free virtual = 58943
INFO: [Netlist 29-17] Analyzing 505 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'main_i/recording_0/rhd_diff_to_single_0/MISO1_I' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'main_i/recording_0/rhd_diff_to_single_0/MISO1_J' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'main_i/recording_0/rhd_diff_to_single_0/MISO1_K' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'main_i/recording_0/rhd_diff_to_single_0/MISO1_L' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'main_i/recording_0/rhd_diff_to_single_0/MISO1_M' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'main_i/recording_0/rhd_diff_to_single_0/MISO1_N' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'main_i/recording_0/rhd_diff_to_single_0/MISO1_O' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'main_i/recording_0/rhd_diff_to_single_0/MISO1_P' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'main_i/recording_0/rhd_diff_to_single_0/MISO2_I' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'main_i/recording_0/rhd_diff_to_single_0/MISO2_J' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'main_i/recording_0/rhd_diff_to_single_0/MISO2_K' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'main_i/recording_0/rhd_diff_to_single_0/MISO2_L' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'main_i/recording_0/rhd_diff_to_single_0/MISO2_M' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'main_i/recording_0/rhd_diff_to_single_0/MISO2_N' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'main_i/recording_0/rhd_diff_to_single_0/MISO2_O' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'main_i/recording_0/rhd_diff_to_single_0/MISO2_P' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [/home/ug3linux/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_smartconnect_0_1/bd_0/ip/ip_3/bd_b752_psr_aclk1_0.xdc] for cell 'main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/ug3linux/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_smartconnect_0_1/bd_0/ip/ip_3/bd_b752_psr_aclk1_0.xdc] for cell 'main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/ug3linux/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_clk_wiz_1_0/main_clk_wiz_1_0.xdc] for cell 'main_i/clk_wiz_dma/inst'
Finished Parsing XDC File [/home/ug3linux/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_clk_wiz_1_0/main_clk_wiz_1_0.xdc] for cell 'main_i/clk_wiz_dma/inst'
Parsing XDC File [/home/ug3linux/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_clk_wiz_1_0/main_clk_wiz_1_0_board.xdc] for cell 'main_i/clk_wiz_dma/inst'
Finished Parsing XDC File [/home/ug3linux/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_clk_wiz_1_0/main_clk_wiz_1_0_board.xdc] for cell 'main_i/clk_wiz_dma/inst'
Parsing XDC File [/home/ug3linux/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_proc_sys_reset_0_3/main_proc_sys_reset_0_3.xdc] for cell 'main_i/proc_sys_reset_250M/U0'
Finished Parsing XDC File [/home/ug3linux/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_proc_sys_reset_0_3/main_proc_sys_reset_0_3.xdc] for cell 'main_i/proc_sys_reset_250M/U0'
Parsing XDC File [/home/ug3linux/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_proc_sys_reset_0_3/main_proc_sys_reset_0_3_board.xdc] for cell 'main_i/proc_sys_reset_250M/U0'
Finished Parsing XDC File [/home/ug3linux/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_proc_sys_reset_0_3/main_proc_sys_reset_0_3_board.xdc] for cell 'main_i/proc_sys_reset_250M/U0'
Parsing XDC File [/home/ug3linux/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_axi_dma_0_0/main_axi_dma_0_0.xdc] for cell 'main_i/axi_dma_0/U0'
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/home/ug3linux/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_axi_dma_0_0/main_axi_dma_0_0.xdc:61]
Finished Parsing XDC File [/home/ug3linux/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_axi_dma_0_0/main_axi_dma_0_0.xdc] for cell 'main_i/axi_dma_0/U0'
Parsing XDC File [/home/ug3linux/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_smartconnect_0_2/bd_0/ip/ip_1/bd_b612_psr_aclk_0.xdc] for cell 'main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ug3linux/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_smartconnect_0_2/bd_0/ip/ip_1/bd_b612_psr_aclk_0.xdc] for cell 'main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ug3linux/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_smartconnect_0_2/bd_0/ip/ip_1/bd_b612_psr_aclk_0_board.xdc] for cell 'main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ug3linux/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_smartconnect_0_2/bd_0/ip/ip_1/bd_b612_psr_aclk_0_board.xdc] for cell 'main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ug3linux/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_proc_sys_reset_0_2/main_proc_sys_reset_0_2.xdc] for cell 'main_i/proc_sys_reset_rhs/U0'
Finished Parsing XDC File [/home/ug3linux/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_proc_sys_reset_0_2/main_proc_sys_reset_0_2.xdc] for cell 'main_i/proc_sys_reset_rhs/U0'
Parsing XDC File [/home/ug3linux/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_proc_sys_reset_0_2/main_proc_sys_reset_0_2_board.xdc] for cell 'main_i/proc_sys_reset_rhs/U0'
Finished Parsing XDC File [/home/ug3linux/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_proc_sys_reset_0_2/main_proc_sys_reset_0_2_board.xdc] for cell 'main_i/proc_sys_reset_rhs/U0'
Parsing XDC File [/home/ug3linux/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_proc_sys_reset_0_1/main_proc_sys_reset_0_1.xdc] for cell 'main_i/proc_sys_reset_rhd/U0'
Finished Parsing XDC File [/home/ug3linux/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_proc_sys_reset_0_1/main_proc_sys_reset_0_1.xdc] for cell 'main_i/proc_sys_reset_rhd/U0'
Parsing XDC File [/home/ug3linux/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_proc_sys_reset_0_1/main_proc_sys_reset_0_1_board.xdc] for cell 'main_i/proc_sys_reset_rhd/U0'
Finished Parsing XDC File [/home/ug3linux/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_proc_sys_reset_0_1/main_proc_sys_reset_0_1_board.xdc] for cell 'main_i/proc_sys_reset_rhd/U0'
Parsing XDC File [/home/ug3linux/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_clk_wiz_0_0/main_clk_wiz_0_0.xdc] for cell 'main_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/ug3linux/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_clk_wiz_0_0/main_clk_wiz_0_0.xdc] for cell 'main_i/clk_wiz_0/inst'
Parsing XDC File [/home/ug3linux/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_clk_wiz_0_0/main_clk_wiz_0_0_board.xdc] for cell 'main_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/ug3linux/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_clk_wiz_0_0/main_clk_wiz_0_0_board.xdc] for cell 'main_i/clk_wiz_0/inst'
Parsing XDC File [/home/ug3linux/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_smartconnect_0_1/bd_0/ip/ip_4/bd_b752_psr_aclk2_0.xdc] for cell 'main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0'
Finished Parsing XDC File [/home/ug3linux/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_smartconnect_0_1/bd_0/ip/ip_4/bd_b752_psr_aclk2_0.xdc] for cell 'main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0'
Parsing XDC File [/home/ug3linux/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_smartconnect_0_1/bd_0/ip/ip_4/bd_b752_psr_aclk2_0_board.xdc] for cell 'main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0'
Finished Parsing XDC File [/home/ug3linux/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_smartconnect_0_1/bd_0/ip/ip_4/bd_b752_psr_aclk2_0_board.xdc] for cell 'main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0'
Parsing XDC File [/home/ug3linux/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/fifo_inst/U0'
Finished Parsing XDC File [/home/ug3linux/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/fifo_inst/U0'
Parsing XDC File [/home/ug3linux/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/fifo_inst/U0'
Finished Parsing XDC File [/home/ug3linux/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/fifo_inst/U0'
Parsing XDC File [/home/ug3linux/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_smartconnect_0_1/bd_0/ip/ip_3/bd_b752_psr_aclk1_0_board.xdc] for cell 'main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/ug3linux/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_smartconnect_0_1/bd_0/ip/ip_3/bd_b752_psr_aclk1_0_board.xdc] for cell 'main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/ug3linux/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_smartconnect_0_1/bd_0/ip/ip_2/bd_b752_psr_aclk_0.xdc] for cell 'main_i/master_smartconnect_1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ug3linux/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_smartconnect_0_1/bd_0/ip/ip_2/bd_b752_psr_aclk_0.xdc] for cell 'main_i/master_smartconnect_1/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ug3linux/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_smartconnect_0_1/bd_0/ip/ip_2/bd_b752_psr_aclk_0_board.xdc] for cell 'main_i/master_smartconnect_1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ug3linux/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_smartconnect_0_1/bd_0/ip/ip_2/bd_b752_psr_aclk_0_board.xdc] for cell 'main_i/master_smartconnect_1/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ug3linux/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_smartconnect_0_1/bd_0/ip/ip_1/bd_b752_psr0_0.xdc] for cell 'main_i/master_smartconnect_1/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/ug3linux/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_smartconnect_0_1/bd_0/ip/ip_1/bd_b752_psr0_0.xdc] for cell 'main_i/master_smartconnect_1/inst/clk_map/psr0/U0'
Parsing XDC File [/home/ug3linux/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_smartconnect_0_1/bd_0/ip/ip_1/bd_b752_psr0_0_board.xdc] for cell 'main_i/master_smartconnect_1/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/ug3linux/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_smartconnect_0_1/bd_0/ip/ip_1/bd_b752_psr0_0_board.xdc] for cell 'main_i/master_smartconnect_1/inst/clk_map/psr0/U0'
Parsing XDC File [/home/ug3linux/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_proc_sys_reset_0_0/main_proc_sys_reset_0_0.xdc] for cell 'main_i/proc_sys_reset_100M/U0'
Finished Parsing XDC File [/home/ug3linux/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_proc_sys_reset_0_0/main_proc_sys_reset_0_0.xdc] for cell 'main_i/proc_sys_reset_100M/U0'
Parsing XDC File [/home/ug3linux/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_proc_sys_reset_0_0/main_proc_sys_reset_0_0_board.xdc] for cell 'main_i/proc_sys_reset_100M/U0'
Finished Parsing XDC File [/home/ug3linux/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_proc_sys_reset_0_0/main_proc_sys_reset_0_0_board.xdc] for cell 'main_i/proc_sys_reset_100M/U0'
Parsing XDC File [/home/ug3linux/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_smartconnect_0_0/bd_0/ip/ip_3/bd_7793_psr_aclk1_0.xdc] for cell 'main_i/master_smartconnect_0/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/ug3linux/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_smartconnect_0_0/bd_0/ip/ip_3/bd_7793_psr_aclk1_0.xdc] for cell 'main_i/master_smartconnect_0/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/ug3linux/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_smartconnect_0_0/bd_0/ip/ip_3/bd_7793_psr_aclk1_0_board.xdc] for cell 'main_i/master_smartconnect_0/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/ug3linux/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_smartconnect_0_0/bd_0/ip/ip_3/bd_7793_psr_aclk1_0_board.xdc] for cell 'main_i/master_smartconnect_0/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/ug3linux/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_smartconnect_0_0/bd_0/ip/ip_2/bd_7793_psr_aclk_0.xdc] for cell 'main_i/master_smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ug3linux/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_smartconnect_0_0/bd_0/ip/ip_2/bd_7793_psr_aclk_0.xdc] for cell 'main_i/master_smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ug3linux/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_smartconnect_0_0/bd_0/ip/ip_2/bd_7793_psr_aclk_0_board.xdc] for cell 'main_i/master_smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ug3linux/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_smartconnect_0_0/bd_0/ip/ip_2/bd_7793_psr_aclk_0_board.xdc] for cell 'main_i/master_smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ug3linux/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_smartconnect_0_0/bd_0/ip/ip_1/bd_7793_psr0_0.xdc] for cell 'main_i/master_smartconnect_0/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/ug3linux/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_smartconnect_0_0/bd_0/ip/ip_1/bd_7793_psr0_0.xdc] for cell 'main_i/master_smartconnect_0/inst/clk_map/psr0/U0'
Parsing XDC File [/home/ug3linux/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_smartconnect_0_0/bd_0/ip/ip_1/bd_7793_psr0_0_board.xdc] for cell 'main_i/master_smartconnect_0/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/ug3linux/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_smartconnect_0_0/bd_0/ip/ip_1/bd_7793_psr0_0_board.xdc] for cell 'main_i/master_smartconnect_0/inst/clk_map/psr0/U0'
Parsing XDC File [/home/ug3linux/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_zynq_ultra_ps_e_0_0/main_zynq_ultra_ps_e_0_0.xdc] for cell 'main_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [/home/ug3linux/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_zynq_ultra_ps_e_0_0/main_zynq_ultra_ps_e_0_0.xdc] for cell 'main_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [/home/ug3linux/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [/home/ug3linux/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.srcs/constrs_1/new/constraints.xdc]
Parsing XDC File [/home/ug3linux/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/fifo_inst/U0'
Finished Parsing XDC File [/home/ug3linux/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/fifo_inst/U0'
Parsing XDC File [/home/ug3linux/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/fifo_inst/U0'
Finished Parsing XDC File [/home/ug3linux/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/fifo_inst/U0'
Parsing XDC File [/home/ug3linux/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_axi_dma_0_0/main_axi_dma_0_0_clocks.xdc] for cell 'main_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/ug3linux/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/ip/main_axi_dma_0_0/main_axi_dma_0_0_clocks.xdc] for cell 'main_i/axi_dma_0/U0'
INFO: [Project 1-1714] 258 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3323.227 ; gain = 0.000 ; free physical = 26173 ; free virtual = 58502
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 146 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 18 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 16 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 2 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 5 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 105 instances

31 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 3323.227 ; gain = 1914.754 ; free physical = 26173 ; free virtual = 58502
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.6 . Memory (MB): peak = 3323.227 ; gain = 0.000 ; free physical = 26158 ; free virtual = 58488

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1a5a983b1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 3323.227 ; gain = 0.000 ; free physical = 26150 ; free virtual = 58479

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 7 inverters resulting in an inversion of 58 pins
INFO: [Opt 31-138] Pushed 199 inverter(s) to 3506 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 10cfdc41b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.72 . Memory (MB): peak = 3341.062 ; gain = 0.000 ; free physical = 25867 ; free virtual = 58197
INFO: [Opt 31-389] Phase Retarget created 90 cells and removed 645 cells
INFO: [Opt 31-1021] In phase Retarget, 208 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1bc8ddc31

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.86 . Memory (MB): peak = 3341.062 ; gain = 0.000 ; free physical = 25867 ; free virtual = 58197
INFO: [Opt 31-389] Phase Constant propagation created 27 cells and removed 669 cells
INFO: [Opt 31-1021] In phase Constant propagation, 1138 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1a7360a6e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3341.062 ; gain = 0.000 ; free physical = 25855 ; free virtual = 58186
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 5979 cells
INFO: [Opt 31-1021] In phase Sweep, 362 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
INFO: [Opt 31-274] Optimized connectivity to 1 cascaded buffer cells
Phase 4 BUFG optimization | Checksum: f9041c04

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3341.062 ; gain = 0.000 ; free physical = 25855 ; free virtual = 58185
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 2 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: fe72aad4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3341.062 ; gain = 0.000 ; free physical = 25855 ; free virtual = 58185
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: dec74227

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3341.062 ; gain = 0.000 ; free physical = 25855 ; free virtual = 58185
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 248 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              90  |             645  |                                            208  |
|  Constant propagation         |              27  |             669  |                                           1138  |
|  Sweep                        |               1  |            5979  |                                            362  |
|  BUFG optimization            |               0  |               2  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            248  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3341.062 ; gain = 0.000 ; free physical = 25855 ; free virtual = 58185
Ending Logic Optimization Task | Checksum: e948a29e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3341.062 ; gain = 0.000 ; free physical = 25855 ; free virtual = 58185

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 70 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 68 WE to EN ports
Number of BRAM Ports augmented: 64 newly gated: 68 Total Ports: 140
Ending PowerOpt Patch Enables Task | Checksum: 11760671f

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.25 . Memory (MB): peak = 4023.648 ; gain = 0.000 ; free physical = 25255 ; free virtual = 57622
Ending Power Optimization Task | Checksum: 11760671f

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 4023.648 ; gain = 682.586 ; free physical = 25255 ; free virtual = 57622

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 11760671f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4023.648 ; gain = 0.000 ; free physical = 25255 ; free virtual = 57622

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4023.648 ; gain = 0.000 ; free physical = 25255 ; free virtual = 57622
Ending Netlist Obfuscation Task | Checksum: 14370c615

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4023.648 ; gain = 0.000 ; free physical = 25255 ; free virtual = 57622
INFO: [Common 17-83] Releasing license: Implementation
60 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 4023.648 ; gain = 700.422 ; free physical = 25255 ; free virtual = 57622
INFO: [runtcl-4] Executing : report_drc -file main_wrapper_drc_opted.rpt -pb main_wrapper_drc_opted.pb -rpx main_wrapper_drc_opted.rpx
Command: report_drc -file main_wrapper_drc_opted.rpt -pb main_wrapper_drc_opted.pb -rpx main_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/ug3linux/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.runs/impl_1/main_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 4680.797 ; gain = 657.148 ; free physical = 24542 ; free virtual = 57041
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.08 . Memory (MB): peak = 4680.797 ; gain = 0.000 ; free physical = 24538 ; free virtual = 57043
INFO: [Common 17-1381] The checkpoint '/home/ug3linux/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.runs/impl_1/main_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4680.797 ; gain = 0.000 ; free physical = 24516 ; free virtual = 57028
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 11513107d

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4680.797 ; gain = 0.000 ; free physical = 24516 ; free virtual = 57028
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4680.797 ; gain = 0.000 ; free physical = 24516 ; free virtual = 57028

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f9c97f4a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4680.797 ; gain = 0.000 ; free physical = 24513 ; free virtual = 57028

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1affed373

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 4680.797 ; gain = 0.000 ; free physical = 24512 ; free virtual = 57029

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1affed373

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 4680.797 ; gain = 0.000 ; free physical = 24512 ; free virtual = 57029
Phase 1 Placer Initialization | Checksum: 1affed373

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 4680.797 ; gain = 0.000 ; free physical = 24512 ; free virtual = 57029

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 101b3221e

Time (s): cpu = 00:00:19 ; elapsed = 00:00:07 . Memory (MB): peak = 4680.797 ; gain = 0.000 ; free physical = 24490 ; free virtual = 57010

Phase 2.1.1.2 PBP: Clock Region Placement
INFO: [Place 30-3162] Check ILP status : ILP-based clock placer completed successfully.
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 101b3221e

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 4680.797 ; gain = 0.000 ; free physical = 24490 ; free virtual = 57010

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 101b3221e

Time (s): cpu = 00:00:28 ; elapsed = 00:00:10 . Memory (MB): peak = 4977.770 ; gain = 296.973 ; free physical = 23622 ; free virtual = 56570

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 1cc9bb6e6

Time (s): cpu = 00:00:29 ; elapsed = 00:00:10 . Memory (MB): peak = 5009.785 ; gain = 328.988 ; free physical = 23620 ; free virtual = 56569

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 1cc9bb6e6

Time (s): cpu = 00:00:29 ; elapsed = 00:00:10 . Memory (MB): peak = 5009.785 ; gain = 328.988 ; free physical = 23620 ; free virtual = 56569
Phase 2.1.1 Partition Driven Placement | Checksum: 1cc9bb6e6

Time (s): cpu = 00:00:29 ; elapsed = 00:00:10 . Memory (MB): peak = 5009.785 ; gain = 328.988 ; free physical = 23636 ; free virtual = 56584
Phase 2.1 Floorplanning | Checksum: 1cc9bb6e6

Time (s): cpu = 00:00:29 ; elapsed = 00:00:10 . Memory (MB): peak = 5009.785 ; gain = 328.988 ; free physical = 23636 ; free virtual = 56584

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1cc9bb6e6

Time (s): cpu = 00:00:29 ; elapsed = 00:00:10 . Memory (MB): peak = 5009.785 ; gain = 328.988 ; free physical = 23636 ; free virtual = 56584

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1cf6e1ff7

Time (s): cpu = 00:00:30 ; elapsed = 00:00:10 . Memory (MB): peak = 5009.785 ; gain = 328.988 ; free physical = 23636 ; free virtual = 56584

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: edda7baa

Time (s): cpu = 00:01:29 ; elapsed = 00:00:25 . Memory (MB): peak = 5086.801 ; gain = 406.004 ; free physical = 23444 ; free virtual = 56431

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 782 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 305 nets or LUTs. Breaked 0 LUT, combined 305 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 16 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 10 nets.  Re-placed 107 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 10 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 107 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5086.801 ; gain = 0.000 ; free physical = 23427 ; free virtual = 56432
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-81] Processed net main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out. Replicated 6 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 6 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 6 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5086.801 ; gain = 0.000 ; free physical = 23427 ; free virtual = 56432
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 5086.801 ; gain = 0.000 ; free physical = 23427 ; free virtual = 56432

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            305  |                   305  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                    10  |           0  |           1  |  00:00:01  |
|  Very High Fanout                                 |            6  |              0  |                     1  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            6  |            305  |                   316  |           0  |           5  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1f01e0b2e

Time (s): cpu = 00:01:33 ; elapsed = 00:00:27 . Memory (MB): peak = 5086.801 ; gain = 406.004 ; free physical = 23425 ; free virtual = 56432
Phase 2.4 Global Placement Core | Checksum: 18bf4771b

Time (s): cpu = 00:01:42 ; elapsed = 00:00:30 . Memory (MB): peak = 5086.801 ; gain = 406.004 ; free physical = 23457 ; free virtual = 56466
Phase 2 Global Placement | Checksum: 18bf4771b

Time (s): cpu = 00:01:42 ; elapsed = 00:00:30 . Memory (MB): peak = 5086.801 ; gain = 406.004 ; free physical = 23457 ; free virtual = 56466

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 19dfac3a5

Time (s): cpu = 00:01:52 ; elapsed = 00:00:32 . Memory (MB): peak = 5086.801 ; gain = 406.004 ; free physical = 23398 ; free virtual = 56407

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 24539124b

Time (s): cpu = 00:01:55 ; elapsed = 00:00:33 . Memory (MB): peak = 5086.801 ; gain = 406.004 ; free physical = 23397 ; free virtual = 56406

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 218d9cf36

Time (s): cpu = 00:02:04 ; elapsed = 00:00:36 . Memory (MB): peak = 5086.801 ; gain = 406.004 ; free physical = 23396 ; free virtual = 56406

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 1a57ecc3c

Time (s): cpu = 00:02:04 ; elapsed = 00:00:36 . Memory (MB): peak = 5086.801 ; gain = 406.004 ; free physical = 23396 ; free virtual = 56406

Phase 3.3.3 Slice Area Swap

Phase 3.3.3.1 Slice Area Swap Initial
Phase 3.3.3.1 Slice Area Swap Initial | Checksum: 1c8c84450

Time (s): cpu = 00:02:05 ; elapsed = 00:00:36 . Memory (MB): peak = 5086.801 ; gain = 406.004 ; free physical = 23396 ; free virtual = 56406
Phase 3.3.3 Slice Area Swap | Checksum: 1c8c84450

Time (s): cpu = 00:02:05 ; elapsed = 00:00:36 . Memory (MB): peak = 5086.801 ; gain = 406.004 ; free physical = 23396 ; free virtual = 56406
Phase 3.3 Small Shape DP | Checksum: 1853c689c

Time (s): cpu = 00:02:08 ; elapsed = 00:00:37 . Memory (MB): peak = 5086.801 ; gain = 406.004 ; free physical = 23396 ; free virtual = 56406

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 15770e0a6

Time (s): cpu = 00:02:09 ; elapsed = 00:00:38 . Memory (MB): peak = 5086.801 ; gain = 406.004 ; free physical = 23396 ; free virtual = 56406

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 24f9eb9dd

Time (s): cpu = 00:02:09 ; elapsed = 00:00:39 . Memory (MB): peak = 5086.801 ; gain = 406.004 ; free physical = 23411 ; free virtual = 56421
Phase 3 Detail Placement | Checksum: 24f9eb9dd

Time (s): cpu = 00:02:09 ; elapsed = 00:00:39 . Memory (MB): peak = 5086.801 ; gain = 406.004 ; free physical = 23411 ; free virtual = 56421

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1f4e97e36

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.176 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 17ba4ad38

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.28 . Memory (MB): peak = 5086.801 ; gain = 0.000 ; free physical = 23412 ; free virtual = 56421
INFO: [Place 46-35] Processed net main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0, inserted BUFG to drive 1087 loads.
INFO: [Place 46-35] Processed net main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_A1[15]_i_1_n_0, inserted BUFG to drive 1024 loads.
INFO: [Place 46-56] BUFG insertion identified 2 candidate nets. Inserted BUFG: 2, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 151360ac4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.78 . Memory (MB): peak = 5086.801 ; gain = 0.000 ; free physical = 23411 ; free virtual = 56421
Phase 4.1.1.1 BUFG Insertion | Checksum: 12bbb0766

Time (s): cpu = 00:02:28 ; elapsed = 00:00:44 . Memory (MB): peak = 5086.801 ; gain = 406.004 ; free physical = 23411 ; free virtual = 56421

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.350. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 219f0951b

Time (s): cpu = 00:02:29 ; elapsed = 00:00:45 . Memory (MB): peak = 5086.801 ; gain = 406.004 ; free physical = 23411 ; free virtual = 56421

Time (s): cpu = 00:02:29 ; elapsed = 00:00:45 . Memory (MB): peak = 5086.801 ; gain = 406.004 ; free physical = 23411 ; free virtual = 56421
Phase 4.1 Post Commit Optimization | Checksum: 219f0951b

Time (s): cpu = 00:02:29 ; elapsed = 00:00:45 . Memory (MB): peak = 5086.801 ; gain = 406.004 ; free physical = 23411 ; free virtual = 56421
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5097.781 ; gain = 0.000 ; free physical = 23360 ; free virtual = 56370

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 29fdf363a

Time (s): cpu = 00:02:39 ; elapsed = 00:00:50 . Memory (MB): peak = 5097.781 ; gain = 416.984 ; free physical = 23360 ; free virtual = 56370

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                8x8|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 29fdf363a

Time (s): cpu = 00:02:40 ; elapsed = 00:00:50 . Memory (MB): peak = 5097.781 ; gain = 416.984 ; free physical = 23360 ; free virtual = 56370
Phase 4.3 Placer Reporting | Checksum: 29fdf363a

Time (s): cpu = 00:02:40 ; elapsed = 00:00:50 . Memory (MB): peak = 5097.781 ; gain = 416.984 ; free physical = 23360 ; free virtual = 56370

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5097.781 ; gain = 0.000 ; free physical = 23360 ; free virtual = 56370

Time (s): cpu = 00:02:40 ; elapsed = 00:00:50 . Memory (MB): peak = 5097.781 ; gain = 416.984 ; free physical = 23360 ; free virtual = 56370
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 26969036e

Time (s): cpu = 00:02:40 ; elapsed = 00:00:50 . Memory (MB): peak = 5097.781 ; gain = 416.984 ; free physical = 23360 ; free virtual = 56370
Ending Placer Task | Checksum: 16fa0e260

Time (s): cpu = 00:02:40 ; elapsed = 00:00:50 . Memory (MB): peak = 5097.781 ; gain = 416.984 ; free physical = 23360 ; free virtual = 56370
INFO: [Common 17-83] Releasing license: Implementation
102 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:42 ; elapsed = 00:00:51 . Memory (MB): peak = 5097.781 ; gain = 416.984 ; free physical = 23360 ; free virtual = 56370
INFO: [runtcl-4] Executing : report_io -file main_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.22 . Memory (MB): peak = 5097.781 ; gain = 0.000 ; free physical = 23361 ; free virtual = 56371
INFO: [runtcl-4] Executing : report_utilization -file main_wrapper_utilization_placed.rpt -pb main_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file main_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.25 . Memory (MB): peak = 5097.781 ; gain = 0.000 ; free physical = 23358 ; free virtual = 56369
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 5113.789 ; gain = 8.004 ; free physical = 23324 ; free virtual = 56378
INFO: [Common 17-1381] The checkpoint '/home/ug3linux/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.runs/impl_1/main_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 5121.793 ; gain = 0.000 ; free physical = 23348 ; free virtual = 56374
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
111 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 5121.793 ; gain = 0.000 ; free physical = 23310 ; free virtual = 56379
INFO: [Common 17-1381] The checkpoint '/home/ug3linux/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.runs/impl_1/main_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: d97aa244 ConstDB: 0 ShapeSum: 10379efd RouteDB: 85eea11f
Nodegraph reading from file.  Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.36 . Memory (MB): peak = 5129.797 ; gain = 0.000 ; free physical = 23339 ; free virtual = 56384
Post Restoration Checksum: NetGraph: 4effb8d0 | NumContArr: ec0301a8 | Constraints: 4169a461 | Timing: 0
Phase 1 Build RT Design | Checksum: 17c6c5ed9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 5129.797 ; gain = 0.000 ; free physical = 23324 ; free virtual = 56369

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 17c6c5ed9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 5129.797 ; gain = 0.000 ; free physical = 23324 ; free virtual = 56370

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 17c6c5ed9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 5129.797 ; gain = 0.000 ; free physical = 23324 ; free virtual = 56370

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 132e80b19

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 5129.797 ; gain = 0.000 ; free physical = 23323 ; free virtual = 56370

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 247ee8cc8

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 5129.797 ; gain = 0.000 ; free physical = 23323 ; free virtual = 56370
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.421  | TNS=0.000  | WHS=-0.110 | THS=-268.097|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 238da01b0

Time (s): cpu = 00:00:29 ; elapsed = 00:00:09 . Memory (MB): peak = 5129.797 ; gain = 0.000 ; free physical = 23323 ; free virtual = 56370
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.421  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 1dc930d84

Time (s): cpu = 00:00:29 ; elapsed = 00:00:10 . Memory (MB): peak = 5129.797 ; gain = 0.000 ; free physical = 23325 ; free virtual = 56372

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00132618 %
  Global Horizontal Routing Utilization  = 0.000613578 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 24901
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 21169
  Number of Partially Routed Nets     = 3732
  Number of Node Overlaps             = 12

Phase 2 Router Initialization | Checksum: 2a12ccbad

Time (s): cpu = 00:00:31 ; elapsed = 00:00:10 . Memory (MB): peak = 5129.797 ; gain = 0.000 ; free physical = 23325 ; free virtual = 56371

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 2a12ccbad

Time (s): cpu = 00:00:31 ; elapsed = 00:00:10 . Memory (MB): peak = 5129.797 ; gain = 0.000 ; free physical = 23325 ; free virtual = 56371
Phase 3 Initial Routing | Checksum: 23569a59b

Time (s): cpu = 00:00:49 ; elapsed = 00:00:14 . Memory (MB): peak = 5129.797 ; gain = 0.000 ; free physical = 23340 ; free virtual = 56386

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 4928
 Number of Nodes with overlaps = 260
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.298  | TNS=0.000  | WHS=-0.036 | THS=-0.327 |

Phase 4.1 Global Iteration 0 | Checksum: 1b06190b4

Time (s): cpu = 00:02:11 ; elapsed = 00:00:41 . Memory (MB): peak = 5129.797 ; gain = 0.000 ; free physical = 23347 ; free virtual = 56394

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.298  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1d6dc3ade

Time (s): cpu = 00:02:15 ; elapsed = 00:00:43 . Memory (MB): peak = 5129.797 ; gain = 0.000 ; free physical = 23346 ; free virtual = 56394
Phase 4 Rip-up And Reroute | Checksum: 1d6dc3ade

Time (s): cpu = 00:02:15 ; elapsed = 00:00:43 . Memory (MB): peak = 5129.797 ; gain = 0.000 ; free physical = 23346 ; free virtual = 56394

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 210b71e5e

Time (s): cpu = 00:02:15 ; elapsed = 00:00:43 . Memory (MB): peak = 5129.797 ; gain = 0.000 ; free physical = 23346 ; free virtual = 56394

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 210b71e5e

Time (s): cpu = 00:02:15 ; elapsed = 00:00:43 . Memory (MB): peak = 5129.797 ; gain = 0.000 ; free physical = 23346 ; free virtual = 56394
Phase 5 Delay and Skew Optimization | Checksum: 210b71e5e

Time (s): cpu = 00:02:15 ; elapsed = 00:00:43 . Memory (MB): peak = 5129.797 ; gain = 0.000 ; free physical = 23346 ; free virtual = 56394

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 219393475

Time (s): cpu = 00:02:20 ; elapsed = 00:00:44 . Memory (MB): peak = 5129.797 ; gain = 0.000 ; free physical = 23346 ; free virtual = 56394
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.298  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2233319ce

Time (s): cpu = 00:02:20 ; elapsed = 00:00:44 . Memory (MB): peak = 5129.797 ; gain = 0.000 ; free physical = 23346 ; free virtual = 56394
Phase 6 Post Hold Fix | Checksum: 2233319ce

Time (s): cpu = 00:02:20 ; elapsed = 00:00:44 . Memory (MB): peak = 5129.797 ; gain = 0.000 ; free physical = 23346 ; free virtual = 56394

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.78934 %
  Global Horizontal Routing Utilization  = 2.83048 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1ff807164

Time (s): cpu = 00:02:21 ; elapsed = 00:00:45 . Memory (MB): peak = 5129.797 ; gain = 0.000 ; free physical = 23346 ; free virtual = 56394

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1ff807164

Time (s): cpu = 00:02:21 ; elapsed = 00:00:45 . Memory (MB): peak = 5129.797 ; gain = 0.000 ; free physical = 23346 ; free virtual = 56393

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1ff807164

Time (s): cpu = 00:02:23 ; elapsed = 00:00:46 . Memory (MB): peak = 5129.797 ; gain = 0.000 ; free physical = 23346 ; free virtual = 56393

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 1ff807164

Time (s): cpu = 00:02:23 ; elapsed = 00:00:46 . Memory (MB): peak = 5129.797 ; gain = 0.000 ; free physical = 23346 ; free virtual = 56393

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.298  | TNS=0.000  | WHS=0.010  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 1ff807164

Time (s): cpu = 00:02:24 ; elapsed = 00:00:46 . Memory (MB): peak = 5129.797 ; gain = 0.000 ; free physical = 23346 ; free virtual = 56393
INFO: [Route 35-16] Router Completed Successfully

Phase 12 Post-Route Event Processing
Phase 12 Post-Route Event Processing | Checksum: 5f020331

Time (s): cpu = 00:02:25 ; elapsed = 00:00:46 . Memory (MB): peak = 5129.797 ; gain = 0.000 ; free physical = 23346 ; free virtual = 56393

Time (s): cpu = 00:02:25 ; elapsed = 00:00:46 . Memory (MB): peak = 5129.797 ; gain = 0.000 ; free physical = 23346 ; free virtual = 56393

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
127 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:29 ; elapsed = 00:00:47 . Memory (MB): peak = 5129.797 ; gain = 8.004 ; free physical = 23346 ; free virtual = 56393
INFO: [runtcl-4] Executing : report_drc -file main_wrapper_drc_routed.rpt -pb main_wrapper_drc_routed.pb -rpx main_wrapper_drc_routed.rpx
Command: report_drc -file main_wrapper_drc_routed.rpt -pb main_wrapper_drc_routed.pb -rpx main_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/ug3linux/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.runs/impl_1/main_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file main_wrapper_methodology_drc_routed.rpt -pb main_wrapper_methodology_drc_routed.pb -rpx main_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file main_wrapper_methodology_drc_routed.rpt -pb main_wrapper_methodology_drc_routed.pb -rpx main_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/ug3linux/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.runs/impl_1/main_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file main_wrapper_power_routed.rpt -pb main_wrapper_power_summary_routed.pb -rpx main_wrapper_power_routed.rpx
Command: report_power -file main_wrapper_power_routed.rpt -pb main_wrapper_power_summary_routed.pb -rpx main_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
137 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 5153.809 ; gain = 24.012 ; free physical = 23318 ; free virtual = 56382
INFO: [runtcl-4] Executing : report_route_status -file main_wrapper_route_status.rpt -pb main_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file main_wrapper_timing_summary_routed.rpt -pb main_wrapper_timing_summary_routed.pb -rpx main_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2LV, Temperature grade: C, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file main_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file main_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file main_wrapper_bus_skew_routed.rpt -pb main_wrapper_bus_skew_routed.pb -rpx main_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2LV, Temperature grade: C, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 5153.809 ; gain = 0.000 ; free physical = 23266 ; free virtual = 56383
INFO: [Common 17-1381] The checkpoint '/home/ug3linux/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.runs/impl_1/main_wrapper_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Wed Dec 20 23:36:21 2023...

*** Running vivado
    with args -log main_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source main_wrapper.tcl -notrace


****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source main_wrapper.tcl -notrace
Command: open_checkpoint main_wrapper_routed.dcp
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
Netlist sorting complete. Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2239.184 ; gain = 0.000 ; free physical = 20565 ; free virtual = 58735
INFO: [Netlist 29-17] Analyzing 499 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'main_i/recording_0/rhd_diff_to_single_0/MISO1_I' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'main_i/recording_0/rhd_diff_to_single_0/MISO1_J' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'main_i/recording_0/rhd_diff_to_single_0/MISO1_K' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'main_i/recording_0/rhd_diff_to_single_0/MISO1_L' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'main_i/recording_0/rhd_diff_to_single_0/MISO1_M' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'main_i/recording_0/rhd_diff_to_single_0/MISO1_N' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'main_i/recording_0/rhd_diff_to_single_0/MISO1_O' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'main_i/recording_0/rhd_diff_to_single_0/MISO1_P' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'main_i/recording_0/rhd_diff_to_single_0/MISO2_I' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'main_i/recording_0/rhd_diff_to_single_0/MISO2_J' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'main_i/recording_0/rhd_diff_to_single_0/MISO2_K' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'main_i/recording_0/rhd_diff_to_single_0/MISO2_L' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'main_i/recording_0/rhd_diff_to_single_0/MISO2_M' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'main_i/recording_0/rhd_diff_to_single_0/MISO2_N' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'main_i/recording_0/rhd_diff_to_single_0/MISO2_O' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'main_i/recording_0/rhd_diff_to_single_0/MISO2_P' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2912.066 ; gain = 54.883 ; free physical = 20069 ; free virtual = 58233
Restored from archive | CPU: 1.830000 secs | Memory: 35.226753 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2912.066 ; gain = 54.883 ; free physical = 20069 ; free virtual = 58233
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3280.207 ; gain = 0.000 ; free physical = 19691 ; free virtual = 57856
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 144 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 16 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 16 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 2 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 5 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 105 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2023.1 (64-bit) build 3865809
open_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3280.207 ; gain = 2003.492 ; free physical = 19691 ; free virtual = 57856

WARNING::74 - Unsupported FPGA device name 'xck26-sfvc784-2LV-c'. Verify that the specified device is a valid customer supported device.
-p xck26-sfvc784-2LV-c
   ^


WARNING::74 - Unsupported FPGA device name 'xck26-sfvc784-2LV-c'. Verify that the specified device is a valid customer supported device.
-p xck26-sfvc784-2LV-c
   ^

INFO: [Memdata 28-167] Found XPM memory block main_i/slave_smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the main_i/slave_smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block main_i/slave_smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the main_i/slave_smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block main_i/slave_smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the main_i/slave_smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block main_i/slave_smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the main_i/slave_smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block main_i/slave_smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the main_i/slave_smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block main_i/slave_smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the main_i/slave_smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block main_i/slave_smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the main_i/slave_smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block main_i/slave_smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the main_i/slave_smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block main_i/slave_smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the main_i/slave_smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block main_i/slave_smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the main_i/slave_smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block main_i/slave_smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the main_i/slave_smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block main_i/slave_smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the main_i/slave_smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block main_i/slave_smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the main_i/slave_smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block main_i/slave_smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the main_i/slave_smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block main_i/slave_smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the main_i/slave_smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block main_i/slave_smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the main_i/slave_smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block main_i/slave_smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the main_i/slave_smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block main_i/slave_smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the main_i/slave_smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block main_i/slave_smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the main_i/slave_smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <main_i/recording_0/axis_data_fifo_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <main_i/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.

WARNING::74 - Unsupported FPGA device name 'xck26-sfvc784-2LV-c'. Verify that the specified device is a valid customer supported device.
-p xck26-sfvc784-2LV-c
   ^

Command: write_bitstream -force main_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC RTSTAT-10] No routable loads: 41 net(s) have no routable loads. The problem bus(es) and/or net(s) are main_i/master_smartconnect_0/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset_pipe, main_i/master_smartconnect_1/inst/m00_nodes/m00_w_node/inst/mi_handler_m_sc_areset_pipe, main_i/master_smartconnect_0/inst/s00_nodes/s00_w_node/inst/mi_handler_m_sc_areset_pipe, main_i/master_smartconnect_1/inst/m00_nodes/m00_r_node/inst/mi_handler_m_sc_areset_pipe, main_i/master_smartconnect_1/inst/s00_nodes/s00_aw_node/inst/mi_handler_m_sc_areset_pipe, main_i/master_smartconnect_0/inst/s00_nodes/s00_b_node/inst/mi_handler_m_sc_areset_pipe, main_i/master_smartconnect_0/inst/m00_nodes/m00_ar_node/inst/mi_handler_m_sc_areset_pipe, main_i/master_smartconnect_1/inst/m00_nodes/m00_b_node/inst/mi_handler_m_sc_areset_pipe, main_i/master_smartconnect_0/inst/m00_nodes/m00_b_node/inst/mi_handler_m_sc_areset_pipe, main_i/master_smartconnect_0/inst/m00_nodes/m00_aw_node/inst/mi_handler_m_sc_areset_pipe, main_i/master_smartconnect_0/inst/s00_nodes/s00_aw_node/inst/mi_handler_m_sc_areset_pipe, main_i/master_smartconnect_0/inst/m00_nodes/m00_r_node/inst/mi_handler_m_sc_areset_pipe, main_i/master_smartconnect_1/inst/s00_nodes/s00_b_node/inst/mi_handler_m_sc_areset_pipe, main_i/master_smartconnect_1/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset_pipe, main_i/master_smartconnect_1/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset_pipe... and (the first 15 of 41 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./main_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
44 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 3883.098 ; gain = 594.953 ; free physical = 19171 ; free virtual = 57348
INFO: [Common 17-206] Exiting Vivado at Thu Dec 21 16:09:16 2023...
