modelsim getting started 
lab 0 
sample
project
lab
0
objective
lab
assignment
get
familiar
lab
environment
modelsim
submission
procedures
also
good
opportunity
ask
questions
course
please
read
instruction
carefully
properly
submitted
assignments
will
graded
make
sure
create
zip
file
named
student
id
submit
files
specification
specify
device
checks
input
signal
equal
0101
input
signal
4
bits
wide
output
signal
one
bit
write
truth
table
logical
expression
circuit
schematic
using
logic
gates
2
inputs
may
choose
nand
gates
design
task
design
module
test
bench
test
functionality
module
template
vhdl
files
module
lab0
vhd
test
bench
lab0
tb
vhd
provided
interface
ports
already
defined
need
add
code
functionality
files
make
work
make
change
interface
module
example
entity
one
4
bit
inputs
one
1
bit
output
interface
ports
defined
example
entity
lab0
vhd
file
input
input
vector
std
logic
vector
3
downto
0
output
output
std
logic
verification
inside
test
bench
test
module
using
various
input
combinations
specific
interval
time
can
order
tens
nanoseconds
example
change
inputs
get
output
module
compare
result
expected
value
see
correct
case
result
match
expected
value
test
bench
generate
error
message
use
assert
statement
reporting
error
message
note
entity
example
tb
test
bench
ports
since
input
output
signals
produce
lab
specification
design
including
truth
table
gate
level
design
completed
paper
vhdl
design
vhdl
test
bench
screenshots
waveforms
signals
design
please
submit
files
via
eee
will
graded
plus
programming
style
comments
download
lab0
zip
unpack
getting
started
open
modelsim
altera
create
new
project
file
new
project
assigning
project
name
selecting
location
project
add
existing
files
lab0
vhd
lab0
tb
vhd
project
plug
code
vhdl
files
can
come
code
use
module
file
test
bench
file
change
compilation
order
vhdl
files
necessary
compile
compile
order
lab0
vhd
compiled
first
followed
lab0
tb
vhd
compile
vhdl
files
compile
compile
set
simulation
simulate
simulate
choose
work
lab0
tb
entity
simulated
add
signals
waveform
view
right
click
signals
object
view
add
wave
run
simulation
simulate
run
run
time
stop
execution
simulate
break
error
message
will
displayed
good
luck
submission
via
eee
web
site
154
please
name
folders
files
according
given
submission
guidelines
