\subsection{rd\+\_\+tx\+\_\+fifo Entity Reference}
\label{classrd__tx__fifo}\index{rd\+\_\+tx\+\_\+fifo@{rd\+\_\+tx\+\_\+fifo}}


Inheritance diagram for rd\+\_\+tx\+\_\+fifo\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=312pt]{da/d44/classrd__tx__fifo__inherit__graph}
\end{center}
\end{figure}


Collaboration diagram for rd\+\_\+tx\+\_\+fifo\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=171pt]{dc/d9c/classrd__tx__fifo__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Entities}
\begin{DoxyCompactItemize}
\item 
{\bf arch} architecture
\end{DoxyCompactItemize}
\subsubsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
{\bf ieee} 
\end{DoxyCompactItemize}
\subsubsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
{\bf std\+\_\+logic\+\_\+1164}   
\item 
{\bf numeric\+\_\+std}   
\end{DoxyCompactItemize}
\subsubsection*{Generics}
 \begin{DoxyCompactItemize}
\item 
{\bf sampl\+\_\+width} {\bfseries {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{12} \textcolor{vhdlchar}{ }}}
\end{DoxyCompactItemize}
\subsubsection*{Ports}
 \begin{DoxyCompactItemize}
\item 
{\bf clk}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf reset\+\_\+n}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf fr\+\_\+start}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf ch\+\_\+en}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mimo\+\_\+en}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf fifo\+\_\+empty}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf fifo\+\_\+data}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf fifo\+\_\+read}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf diq\+\_\+h}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf diq\+\_\+l}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 15} of file {\bf rd\+\_\+tx\+\_\+fifo.\+vhd}.



\subsubsection{Member Data Documentation}
\index{rd\+\_\+tx\+\_\+fifo@{rd\+\_\+tx\+\_\+fifo}!ch\+\_\+en@{ch\+\_\+en}}
\index{ch\+\_\+en@{ch\+\_\+en}!rd\+\_\+tx\+\_\+fifo@{rd\+\_\+tx\+\_\+fifo}}
\paragraph[{ch\+\_\+en}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ch\+\_\+en} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrd__tx__fifo_a6494f316f504075c4ccf47146756d576}


Definition at line {\bf 22} of file {\bf rd\+\_\+tx\+\_\+fifo.\+vhd}.

\index{rd\+\_\+tx\+\_\+fifo@{rd\+\_\+tx\+\_\+fifo}!clk@{clk}}
\index{clk@{clk}!rd\+\_\+tx\+\_\+fifo@{rd\+\_\+tx\+\_\+fifo}}
\paragraph[{clk}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrd__tx__fifo_a4a4609c199d30b3adebbeb3a01276ec5}


Definition at line {\bf 19} of file {\bf rd\+\_\+tx\+\_\+fifo.\+vhd}.

\index{rd\+\_\+tx\+\_\+fifo@{rd\+\_\+tx\+\_\+fifo}!diq\+\_\+h@{diq\+\_\+h}}
\index{diq\+\_\+h@{diq\+\_\+h}!rd\+\_\+tx\+\_\+fifo@{rd\+\_\+tx\+\_\+fifo}}
\paragraph[{diq\+\_\+h}]{\setlength{\rightskip}{0pt plus 5cm}{\bf diq\+\_\+h} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrd__tx__fifo_aee5853d42c5d6b142034746689f3a08e}


Definition at line {\bf 28} of file {\bf rd\+\_\+tx\+\_\+fifo.\+vhd}.

\index{rd\+\_\+tx\+\_\+fifo@{rd\+\_\+tx\+\_\+fifo}!diq\+\_\+l@{diq\+\_\+l}}
\index{diq\+\_\+l@{diq\+\_\+l}!rd\+\_\+tx\+\_\+fifo@{rd\+\_\+tx\+\_\+fifo}}
\paragraph[{diq\+\_\+l}]{\setlength{\rightskip}{0pt plus 5cm}{\bf diq\+\_\+l} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrd__tx__fifo_ac79b20c4386f847f6e61893875bcfe71}


Definition at line {\bf 30} of file {\bf rd\+\_\+tx\+\_\+fifo.\+vhd}.

\index{rd\+\_\+tx\+\_\+fifo@{rd\+\_\+tx\+\_\+fifo}!fifo\+\_\+data@{fifo\+\_\+data}}
\index{fifo\+\_\+data@{fifo\+\_\+data}!rd\+\_\+tx\+\_\+fifo@{rd\+\_\+tx\+\_\+fifo}}
\paragraph[{fifo\+\_\+data}]{\setlength{\rightskip}{0pt plus 5cm}{\bf fifo\+\_\+data} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrd__tx__fifo_ad2dd415304573e3fda3b21b247165f08}


Definition at line {\bf 25} of file {\bf rd\+\_\+tx\+\_\+fifo.\+vhd}.

\index{rd\+\_\+tx\+\_\+fifo@{rd\+\_\+tx\+\_\+fifo}!fifo\+\_\+empty@{fifo\+\_\+empty}}
\index{fifo\+\_\+empty@{fifo\+\_\+empty}!rd\+\_\+tx\+\_\+fifo@{rd\+\_\+tx\+\_\+fifo}}
\paragraph[{fifo\+\_\+empty}]{\setlength{\rightskip}{0pt plus 5cm}{\bf fifo\+\_\+empty} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrd__tx__fifo_a61029275aa6387f6d5892bc705adf645}


Definition at line {\bf 24} of file {\bf rd\+\_\+tx\+\_\+fifo.\+vhd}.

\index{rd\+\_\+tx\+\_\+fifo@{rd\+\_\+tx\+\_\+fifo}!fifo\+\_\+read@{fifo\+\_\+read}}
\index{fifo\+\_\+read@{fifo\+\_\+read}!rd\+\_\+tx\+\_\+fifo@{rd\+\_\+tx\+\_\+fifo}}
\paragraph[{fifo\+\_\+read}]{\setlength{\rightskip}{0pt plus 5cm}{\bf fifo\+\_\+read} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrd__tx__fifo_ae1f32dde1d25241c0a85616b77c1dbb4}


Definition at line {\bf 27} of file {\bf rd\+\_\+tx\+\_\+fifo.\+vhd}.

\index{rd\+\_\+tx\+\_\+fifo@{rd\+\_\+tx\+\_\+fifo}!fr\+\_\+start@{fr\+\_\+start}}
\index{fr\+\_\+start@{fr\+\_\+start}!rd\+\_\+tx\+\_\+fifo@{rd\+\_\+tx\+\_\+fifo}}
\paragraph[{fr\+\_\+start}]{\setlength{\rightskip}{0pt plus 5cm}{\bf fr\+\_\+start} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrd__tx__fifo_a2e71bd12426c63495ee40ba7316f5c24}


Definition at line {\bf 21} of file {\bf rd\+\_\+tx\+\_\+fifo.\+vhd}.

\index{rd\+\_\+tx\+\_\+fifo@{rd\+\_\+tx\+\_\+fifo}!ieee@{ieee}}
\index{ieee@{ieee}!rd\+\_\+tx\+\_\+fifo@{rd\+\_\+tx\+\_\+fifo}}
\paragraph[{ieee}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ieee}\hspace{0.3cm}{\ttfamily [Library]}}\label{classrd__tx__fifo_a0a6af6eef40212dbaf130d57ce711256}


Definition at line {\bf 8} of file {\bf rd\+\_\+tx\+\_\+fifo.\+vhd}.

\index{rd\+\_\+tx\+\_\+fifo@{rd\+\_\+tx\+\_\+fifo}!mimo\+\_\+en@{mimo\+\_\+en}}
\index{mimo\+\_\+en@{mimo\+\_\+en}!rd\+\_\+tx\+\_\+fifo@{rd\+\_\+tx\+\_\+fifo}}
\paragraph[{mimo\+\_\+en}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mimo\+\_\+en} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrd__tx__fifo_a0c57670aee4f9fbfa3c286573012965a}


Definition at line {\bf 23} of file {\bf rd\+\_\+tx\+\_\+fifo.\+vhd}.

\index{rd\+\_\+tx\+\_\+fifo@{rd\+\_\+tx\+\_\+fifo}!numeric\+\_\+std@{numeric\+\_\+std}}
\index{numeric\+\_\+std@{numeric\+\_\+std}!rd\+\_\+tx\+\_\+fifo@{rd\+\_\+tx\+\_\+fifo}}
\paragraph[{numeric\+\_\+std}]{\setlength{\rightskip}{0pt plus 5cm}{\bf numeric\+\_\+std}\hspace{0.3cm}{\ttfamily [Package]}}\label{classrd__tx__fifo_a2edc34402b573437d5f25fa90ba4013e}


Definition at line {\bf 10} of file {\bf rd\+\_\+tx\+\_\+fifo.\+vhd}.

\index{rd\+\_\+tx\+\_\+fifo@{rd\+\_\+tx\+\_\+fifo}!reset\+\_\+n@{reset\+\_\+n}}
\index{reset\+\_\+n@{reset\+\_\+n}!rd\+\_\+tx\+\_\+fifo@{rd\+\_\+tx\+\_\+fifo}}
\paragraph[{reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf reset\+\_\+n} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrd__tx__fifo_a446ea52ed8c4a84181a47d9165ce41a5}


Definition at line {\bf 20} of file {\bf rd\+\_\+tx\+\_\+fifo.\+vhd}.

\index{rd\+\_\+tx\+\_\+fifo@{rd\+\_\+tx\+\_\+fifo}!sampl\+\_\+width@{sampl\+\_\+width}}
\index{sampl\+\_\+width@{sampl\+\_\+width}!rd\+\_\+tx\+\_\+fifo@{rd\+\_\+tx\+\_\+fifo}}
\paragraph[{sampl\+\_\+width}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sampl\+\_\+width} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{12} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classrd__tx__fifo_a5bd128d9c64f1e545c946fef4c8692dd}


Definition at line {\bf 16} of file {\bf rd\+\_\+tx\+\_\+fifo.\+vhd}.

\index{rd\+\_\+tx\+\_\+fifo@{rd\+\_\+tx\+\_\+fifo}!std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}}
\index{std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}!rd\+\_\+tx\+\_\+fifo@{rd\+\_\+tx\+\_\+fifo}}
\paragraph[{std\+\_\+logic\+\_\+1164}]{\setlength{\rightskip}{0pt plus 5cm}{\bf std\+\_\+logic\+\_\+1164}\hspace{0.3cm}{\ttfamily [Package]}}\label{classrd__tx__fifo_acd03516902501cd1c7296a98e22c6fcb}


Definition at line {\bf 9} of file {\bf rd\+\_\+tx\+\_\+fifo.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/tx\+\_\+modules/{\bf rd\+\_\+tx\+\_\+fifo.\+vhd}\end{DoxyCompactItemize}
