// Seed: 11415715
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  id_4 :
  assert property (@(id_1 or posedge 1 ? id_1 : 1) 1)
  else;
  assign id_2 = id_4 ? id_1 : 1 && 1;
endmodule
module module_1 (
    output wor id_0,
    input  tri id_1
);
  wor id_3 = 1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 ();
  always
    if (1) begin : LABEL_0
      id_1 <= 1;
    end
  assign module_3.type_1 = 0;
endmodule
module module_3 (
    input  uwire id_0,
    output tri1  id_1,
    output wire  id_2,
    output uwire id_3,
    input  wire  id_4,
    input  wor   id_5,
    input  tri0  id_6,
    input  wire  id_7
);
  assign id_2 = id_5;
  module_2 modCall_1 ();
endmodule
