# FISC
FISC - Flexible Instruction Set Computer - Is the new Instruction Set Architecture inspired by ARMv8 and x86-64.

# Full System Design
![FullSystem](http://i.imgur.com/tYzkTWf.png)

# Instruction Set Architecture
![Complete ISA Specs](http://i.imgur.com/m2FDbCT.jpg)

# Microarchitecture

The pipelined Microarchitecture can be described by the following diagram:
![High Level Microarchitecture](http://i.imgur.com/9wLWx8X.png)
5 main components are present:
> 1- Stage 1: **Fetch**  
> 2- Stage 2: **Decode**  
> 3- Stage 3: **Execute**  
> 4- Stage 4: **Memory Access**  
> 5- Stage 5: **Write Back**  

<a href="http://i.imgur.com/rQ2PIP2.png"><img src="http://i.imgur.com/rQ2PIP2.png" align="left" height="470" width="495" ></a>
<a href="http://i.imgur.com/j9GLU1Y.png"><img src="http://i.imgur.com/j9GLU1Y.png" align="left" height="428" width="495" ></a>
<a href="http://i.imgur.com/A0u5QPA.png"><img src="http://i.imgur.com/A0u5QPA.png" align="left" height="428" width="495" ></a>
<a href="http://i.imgur.com/s5U3T6v.png"><img src="http://i.imgur.com/s5U3T6v.png" align="left" height="400" width="600" ></a>
<a href="http://i.imgur.com/IzolzTa.png"><img src="http://i.imgur.com/IzolzTa.png" align="left" height="485" width="300" ></a>
