// Seed: 1677697740
module module_0 (
    input wor id_0,
    input tri0 id_1,
    output supply1 id_2,
    input tri0 id_3,
    input wand id_4,
    input uwire id_5,
    input wand id_6,
    output wand id_7,
    input uwire id_8
);
  always @(posedge id_8 or negedge id_1) begin : LABEL_0
    $signed(58);
    ;
  end
  assign id_2 = id_6;
  logic id_10;
  wire  id_11;
  ;
  assign module_1.id_15 = 0;
  wire id_12[-1 : -1];
  wire [-1 : -1] id_13, id_14, id_15;
  parameter id_16 = 1;
endmodule
module module_1 #(
    parameter id_9 = 32'd46
) (
    output tri id_0,
    output wor id_1,
    output logic id_2,
    input tri0 id_3,
    input tri id_4,
    input wand id_5,
    input wand id_6,
    input supply1 id_7,
    input supply1 id_8,
    input wire _id_9,
    input wor id_10,
    output supply1 id_11,
    input wand id_12,
    input wire id_13,
    input uwire id_14,
    input tri id_15,
    input tri0 id_16
    , id_21,
    output tri1 id_17,
    input wor id_18,
    input tri id_19
);
  tri0 [(  id_9  ) : ""] id_22 = -1, id_23 = id_23;
  module_0 modCall_1 (
      id_8,
      id_10,
      id_1,
      id_19,
      id_8,
      id_19,
      id_3,
      id_11,
      id_18
  );
  wire id_24;
  ;
  assign id_11 = -1;
  wire  id_25;
  logic id_26;
  ;
  tri id_27 = -1 !== -1;
  always @(posedge -1) id_2 = id_6;
  wire id_28 = id_10;
endmodule
