--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml DIFF_2_Vectors_4_Bits.twx DIFF_2_Vectors_4_Bits.ncd -o
DIFF_2_Vectors_4_Bits.twr DIFF_2_Vectors_4_Bits.pcf

Design file:              DIFF_2_Vectors_4_Bits.ncd
Physical constraint file: DIFF_2_Vectors_4_Bits.pcf
Device,package,speed:     xc3s700an,fgg484,-4 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
a<0>           |Cout           |   10.236|
a<0>           |V              |    9.907|
a<0>           |sum<0>         |    7.443|
a<0>           |sum<1>         |    7.235|
a<0>           |sum<2>         |    8.533|
a<0>           |sum<3>         |    9.196|
a<1>           |Cout           |    9.704|
a<1>           |V              |    9.375|
a<1>           |sum<1>         |    6.503|
a<1>           |sum<2>         |    8.001|
a<1>           |sum<3>         |    8.664|
a<2>           |Cout           |    8.240|
a<2>           |V              |    7.911|
a<2>           |sum<2>         |    7.162|
a<2>           |sum<3>         |    7.200|
a<3>           |Cout           |    7.034|
a<3>           |V              |    6.668|
a<3>           |sum<3>         |    6.318|
b<0>           |Cout           |    9.556|
b<0>           |V              |    9.227|
b<0>           |sum<0>         |    6.656|
b<0>           |sum<1>         |    6.398|
b<0>           |sum<2>         |    7.853|
b<0>           |sum<3>         |    8.516|
b<1>           |Cout           |    9.373|
b<1>           |V              |    9.044|
b<1>           |sum<1>         |    6.360|
b<1>           |sum<2>         |    7.670|
b<1>           |sum<3>         |    8.333|
b<2>           |Cout           |    8.406|
b<2>           |V              |    8.077|
b<2>           |sum<2>         |    7.093|
b<2>           |sum<3>         |    7.366|
b<3>           |Cout           |    7.200|
b<3>           |V              |    6.835|
b<3>           |sum<3>         |    7.199|
---------------+---------------+---------+


Analysis completed Thu Jun 15 15:41:36 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 364 MB



