Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Apr 17 23:38:09 2021
| Host         : DESKTOP-O25IKCM running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file OV7670_QVGA_wrapper_control_sets_placed.rpt
| Design       : OV7670_QVGA_wrapper
| Device       : xc7z007s
------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    68 |
|    Minimum number of control sets                        |    68 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   210 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    68 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |    15 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     7 |
| >= 10 to < 12      |     5 |
| >= 12 to < 14      |     6 |
| >= 14 to < 16      |     4 |
| >= 16              |    22 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             196 |           67 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             148 |           58 |
| Yes          | No                    | No                     |             533 |          147 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             161 |           47 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                    Clock Signal                    |                                                                           Enable Signal                                                                           |                                                                     Set/Reset Signal                                                                     | Slice Load Count | Bel Load Count |
+----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  OV7670_QVGA_i/clk_wiz_0/inst/clk_out1             | OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/outputs[0]_i_1_n_0                                                                                               |                                                                                                                                                          |                1 |              1 |
|  OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                   | OV7670_QVGA_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                        |                1 |              2 |
|  OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK0 | OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                |                                                                                                                                                          |                1 |              2 |
| ~ARDUINO_IO10_IBUF_BUFG                            |                                                                                                                                                                   | OV7670_QVGA_i/ov7670_capture_0/inst/href_last[6]_i_1_n_0                                                                                                 |                1 |              3 |
|  OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK0 | OV7670_QVGA_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_grant_enc_i                                                                 | OV7670_QVGA_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                1 |              3 |
| ~ARDUINO_IO10_IBUF_BUFG                            | OV7670_QVGA_i/ov7670_capture_0/inst/line0                                                                                                                         | OV7670_QVGA_i/ov7670_capture_0/inst/latched_vsync                                                                                                        |                1 |              4 |
|  OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK0 | OV7670_QVGA_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                         | OV7670_QVGA_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                   |                1 |              4 |
|  OV7670_QVGA_i/clk_wiz_0/inst/clk_out1             | OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/i2c_bits_left[3]_i_1_n_0                                                                                         |                                                                                                                                                          |                1 |              4 |
|  OV7670_QVGA_i/clk_wiz_0/inst/clk_out1             | OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/state[3]_i_1_n_0                                                                                                 |                                                                                                                                                          |                3 |              4 |
|  OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK0 | OV7670_QVGA_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                            |                                                                                                                                                          |                1 |              4 |
|  OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                   | OV7670_QVGA_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                     |                1 |              4 |
|  OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                   | OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                3 |              4 |
|  OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                   | OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                3 |              4 |
|  OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK0 | OV7670_QVGA_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                           | OV7670_QVGA_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                     |                1 |              4 |
|  OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK0 | OV7670_QVGA_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                             | OV7670_QVGA_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                       |                1 |              4 |
|  OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK0 | OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0            | OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                1 |              5 |
|  OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK0 | OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                              | OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |
|  OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                   | OV7670_QVGA_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                           |                3 |              5 |
|  OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK0 | OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                        | OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg                 |                2 |              5 |
|  OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK0 | OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                        | OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0 |                2 |              5 |
|  OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK0 | OV7670_QVGA_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                     | OV7670_QVGA_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                     |                1 |              6 |
|  OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                   | OV7670_QVGA_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                  |                2 |              6 |
|  OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                   | OV7670_QVGA_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                  |                3 |              6 |
|  OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK0 | OV7670_QVGA_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                            | OV7670_QVGA_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                  |                2 |              7 |
|  OV7670_QVGA_i/clk_wiz_0/inst/clk_out1             | OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/bitcount[7]_i_1_n_0                                                                                              |                                                                                                                                                          |                5 |              8 |
|  OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK0 | OV7670_QVGA_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                    |                                                                                                                                                          |                1 |              8 |
|  OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK0 | OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                3 |              8 |
|  OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK0 | OV7670_QVGA_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                              |                                                                                                                                                          |                1 |              8 |
|  OV7670_QVGA_i/clk_wiz_0/inst/clk_out1             | OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/i2c_data0                                                                                                        |                                                                                                                                                          |                4 |              9 |
|  OV7670_QVGA_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                   |                                                                                                                                                          |                8 |              9 |
|  OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK0 | OV7670_QVGA_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                  | OV7670_QVGA_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                   |                3 |              9 |
|  OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                   | OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                5 |             10 |
|  OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                   | OV7670_QVGA_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                4 |             10 |
|  OV7670_QVGA_i/clk_wiz_0/inst/clk_out2             |                                                                                                                                                                   | OV7670_QVGA_i/VGA_0/inst/eqOp                                                                                                                            |                4 |             10 |
|  OV7670_QVGA_i/clk_wiz_0/inst/clk_out2             | OV7670_QVGA_i/VGA_0/inst/eqOp                                                                                                                                     | OV7670_QVGA_i/VGA_0/inst/Vcnt                                                                                                                            |                3 |             10 |
|  OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                   | OV7670_QVGA_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                   |                6 |             11 |
|  OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK0 | OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                          |                2 |             12 |
|  OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK0 | OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                       |                                                                                                                                                          |                2 |             12 |
| ~ARDUINO_IO10_IBUF_BUFG                            |                                                                                                                                                                   |                                                                                                                                                          |                7 |             12 |
|  OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK0 | OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                          |                5 |             12 |
|  OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK0 | OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                          |                6 |             12 |
|  OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK0 | OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                          |                4 |             13 |
|  OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK0 | OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                                                          |                2 |             14 |
|  OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK0 | OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                                          |                2 |             14 |
| ~ARDUINO_IO10_IBUF_BUFG                            | OV7670_QVGA_i/ov7670_capture_0/inst/latched_href                                                                                                                  |                                                                                                                                                          |                5 |             15 |
|  OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK0 | OV7670_QVGA_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                           |                                                                                                                                                          |                7 |             15 |
|  OV7670_QVGA_i/clk_wiz_0/inst/clk_out1             | OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/delay[15]_i_1_n_0                                                                                                |                                                                                                                                                          |                6 |             16 |
|  OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK0 | OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                                          |                3 |             16 |
|  OV7670_QVGA_i/clk_wiz_0/inst/clk_out2             |                                                                                                                                                                   |                                                                                                                                                          |                7 |             16 |
|  OV7670_QVGA_i/clk_wiz_0/inst/clk_out2             | OV7670_QVGA_i/Address_Generator_0/inst/val                                                                                                                        | OV7670_QVGA_i/Address_Generator_0/inst/clear                                                                                                             |                5 |             17 |
| ~ARDUINO_IO10_IBUF_BUFG                            | OV7670_QVGA_i/ov7670_capture_0/inst/we                                                                                                                            | OV7670_QVGA_i/ov7670_capture_0/inst/latched_vsync                                                                                                        |                5 |             18 |
|  OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK0 | OV7670_QVGA_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                        | OV7670_QVGA_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                8 |             19 |
|  OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                   | OV7670_QVGA_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                     |                7 |             20 |
|  OV7670_QVGA_i/clk_wiz_0/inst/clk_out1             | OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext[9]_i_1_n_0                                                                                                |                                                                                                                                                          |                5 |             20 |
|  OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK0 | OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                        |                                                                                                                                                          |                8 |             21 |
|  OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK0 | OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                        |                                                                                                                                                          |                8 |             21 |
|  OV7670_QVGA_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                   | OV7670_QVGA_i/debounce_0/inst/clear                                                                                                                      |                6 |             24 |
|  OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK0 | OV7670_QVGA_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                            | OV7670_QVGA_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                            |                5 |             28 |
|  OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                   | OV7670_QVGA_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                            |                9 |             29 |
|  OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK0 | OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                          |                9 |             34 |
|  OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK0 | OV7670_QVGA_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                          |                                                                                                                                                          |               10 |             35 |
|  OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK0 | OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                          |                9 |             47 |
|  OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK0 | OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                          |                9 |             47 |
|  OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK0 | OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_1[0]                     |                                                                                                                                                          |                9 |             48 |
|  OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK0 | OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]       |                                                                                                                                                          |               12 |             48 |
|  OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK0 | OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                          |               14 |             48 |
|  OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK0 | OV7670_QVGA_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                          |               11 |             48 |
|  OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                   |                                                                                                                                                          |               46 |            160 |
+----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


