Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Jul  1 23:29:23 2024
| Host         : LAPTOP-OPB3COO2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_xadc_timing_summary_routed.rpt -pb top_xadc_timing_summary_routed.pb -rpx top_xadc_timing_summary_routed.rpx -warn_on_violation
| Design       : top_xadc
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-16  Warning   Large setup violation          24          
TIMING-18  Warning   Missing input or output delay  6           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.341      -99.807                     77                 7251        0.018        0.000                      0                 7251        4.020        0.000                       0                  2497  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -5.341      -99.807                     77                 7251        0.018        0.000                      0                 7251        4.020        0.000                       0                  2497  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           77  Failing Endpoints,  Worst Slack       -5.341ns,  Total Violation      -99.807ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.341ns  (required time - arrival time)
  Source:                 m5/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_even.pp_out_reg_reg[0][13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.315ns  (logic 7.309ns (47.724%)  route 8.006ns (52.276%))
  Logic Levels:           25  (CARRY4=15 LUT3=3 LUT4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 14.908 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2496, routed)        1.602     5.204    m5/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X51Y128        FDRE                                         r  m5/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_even.pp_out_reg_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDRE (Prop_fdre_C_Q)         0.456     5.660 r  m5/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_even.pp_out_reg_reg[0][13]/Q
                         net (fo=17, routed)          0.837     6.497    lp[13]
    SLICE_X52Y127        LUT3 (Prop_lut3_I2_O)        0.150     6.647 r  secout[5]_i_127/O
                         net (fo=2, routed)           0.863     7.510    secout[5]_i_127_n_0
    SLICE_X52Y127        LUT4 (Prop_lut4_I3_O)        0.326     7.836 r  secout[5]_i_131/O
                         net (fo=1, routed)           0.000     7.836    secout[5]_i_131_n_0
    SLICE_X52Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.386 r  secout_reg[5]_i_106/CO[3]
                         net (fo=1, routed)           0.000     8.386    secout_reg[5]_i_106_n_0
    SLICE_X52Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.500 r  secout_reg[5]_i_76/CO[3]
                         net (fo=1, routed)           0.000     8.500    secout_reg[5]_i_76_n_0
    SLICE_X52Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.614 r  secout_reg[5]_i_52/CO[3]
                         net (fo=1, routed)           0.000     8.614    secout_reg[5]_i_52_n_0
    SLICE_X52Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.728 r  secout_reg[5]_i_57/CO[3]
                         net (fo=1, routed)           0.000     8.728    secout_reg[5]_i_57_n_0
    SLICE_X52Y131        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.041 r  secout_reg[5]_i_32/O[3]
                         net (fo=2, routed)           1.058    10.098    secout_reg[5]_i_32_n_4
    SLICE_X52Y139        LUT3 (Prop_lut3_I1_O)        0.335    10.433 r  secout[5]_i_13/O
                         net (fo=2, routed)           0.648    11.082    secout[5]_i_13_n_0
    SLICE_X52Y139        LUT4 (Prop_lut4_I3_O)        0.327    11.409 r  secout[5]_i_17/O
                         net (fo=1, routed)           0.000    11.409    secout[5]_i_17_n_0
    SLICE_X52Y139        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.810 r  secout_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.810    secout_reg[5]_i_3_n_0
    SLICE_X52Y140        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.049 r  secout_reg[5]_i_2/O[2]
                         net (fo=15, routed)          0.979    13.028    secout_reg[5]_i_2_n_5
    SLICE_X55Y135        LUT3 (Prop_lut3_I1_O)        0.302    13.330 r  secout[11]_i_201/O
                         net (fo=2, routed)           0.584    13.914    secout[11]_i_201_n_0
    SLICE_X55Y134        LUT5 (Prop_lut5_I1_O)        0.124    14.038 r  secout[11]_i_172/O
                         net (fo=2, routed)           0.410    14.448    secout[11]_i_172_n_0
    SLICE_X53Y134        LUT6 (Prop_lut6_I0_O)        0.124    14.572 r  secout[11]_i_176/O
                         net (fo=1, routed)           0.000    14.572    secout[11]_i_176_n_0
    SLICE_X53Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.122 r  secout_reg[11]_i_142/CO[3]
                         net (fo=1, routed)           0.000    15.122    secout_reg[11]_i_142_n_0
    SLICE_X53Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.236 r  secout_reg[11]_i_109/CO[3]
                         net (fo=1, routed)           0.000    15.236    secout_reg[11]_i_109_n_0
    SLICE_X53Y136        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.570 r  secout_reg[11]_i_73/O[1]
                         net (fo=3, routed)           0.743    16.313    secout_reg[11]_i_73_n_6
    SLICE_X54Y135        LUT4 (Prop_lut4_I2_O)        0.303    16.616 r  secout[11]_i_108/O
                         net (fo=1, routed)           0.000    16.616    secout[11]_i_108_n_0
    SLICE_X54Y135        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.129 r  secout_reg[11]_i_64/CO[3]
                         net (fo=1, routed)           0.000    17.129    secout_reg[11]_i_64_n_0
    SLICE_X54Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.246 r  secout_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.246    secout_reg[11]_i_28_n_0
    SLICE_X54Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.363 r  secout_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.363    secout_reg[11]_i_14_n_0
    SLICE_X54Y138        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.520 r  secout_reg[11]_i_3/CO[1]
                         net (fo=20, routed)          0.533    18.053    secout_reg[11]_i_3_n_2
    SLICE_X57Y139        LUT6 (Prop_lut6_I4_O)        0.332    18.385 r  out[7]_i_3_comp_1/O
                         net (fo=2, routed)           0.529    18.914    A[4]
    SLICE_X56Y140        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447    19.361 r  out_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.822    20.184    out1__0__0[7]
    SLICE_X54Y140        LUT5 (Prop_lut5_I4_O)        0.336    20.520 r  out[7]_i_1/O
                         net (fo=1, routed)           0.000    20.520    out0[7]
    SLICE_X54Y140        FDRE                                         r  out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2496, routed)        1.486    14.908    clk_IBUF_BUFG
    SLICE_X54Y140        FDRE                                         r  out_reg[7]/C
                         clock pessimism              0.188    15.096    
                         clock uncertainty           -0.035    15.061    
    SLICE_X54Y140        FDRE (Setup_fdre_C_D)        0.118    15.179    out_reg[7]
  -------------------------------------------------------------------
                         required time                         15.179    
                         arrival time                         -20.520    
  -------------------------------------------------------------------
                         slack                                 -5.341    

Slack (VIOLATED) :        -5.207ns  (required time - arrival time)
  Source:                 m5/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_even.pp_out_reg_reg[0][13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.143ns  (logic 7.436ns (49.107%)  route 7.707ns (50.893%))
  Logic Levels:           26  (CARRY4=16 LUT3=3 LUT4=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 14.908 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2496, routed)        1.602     5.204    m5/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X51Y128        FDRE                                         r  m5/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_even.pp_out_reg_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDRE (Prop_fdre_C_Q)         0.456     5.660 r  m5/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_even.pp_out_reg_reg[0][13]/Q
                         net (fo=17, routed)          0.837     6.497    lp[13]
    SLICE_X52Y127        LUT3 (Prop_lut3_I2_O)        0.150     6.647 r  secout[5]_i_127/O
                         net (fo=2, routed)           0.863     7.510    secout[5]_i_127_n_0
    SLICE_X52Y127        LUT4 (Prop_lut4_I3_O)        0.326     7.836 r  secout[5]_i_131/O
                         net (fo=1, routed)           0.000     7.836    secout[5]_i_131_n_0
    SLICE_X52Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.386 r  secout_reg[5]_i_106/CO[3]
                         net (fo=1, routed)           0.000     8.386    secout_reg[5]_i_106_n_0
    SLICE_X52Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.500 r  secout_reg[5]_i_76/CO[3]
                         net (fo=1, routed)           0.000     8.500    secout_reg[5]_i_76_n_0
    SLICE_X52Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.614 r  secout_reg[5]_i_52/CO[3]
                         net (fo=1, routed)           0.000     8.614    secout_reg[5]_i_52_n_0
    SLICE_X52Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.728 r  secout_reg[5]_i_57/CO[3]
                         net (fo=1, routed)           0.000     8.728    secout_reg[5]_i_57_n_0
    SLICE_X52Y131        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.041 r  secout_reg[5]_i_32/O[3]
                         net (fo=2, routed)           1.058    10.098    secout_reg[5]_i_32_n_4
    SLICE_X52Y139        LUT3 (Prop_lut3_I1_O)        0.335    10.433 r  secout[5]_i_13/O
                         net (fo=2, routed)           0.648    11.082    secout[5]_i_13_n_0
    SLICE_X52Y139        LUT4 (Prop_lut4_I3_O)        0.327    11.409 r  secout[5]_i_17/O
                         net (fo=1, routed)           0.000    11.409    secout[5]_i_17_n_0
    SLICE_X52Y139        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.810 r  secout_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.810    secout_reg[5]_i_3_n_0
    SLICE_X52Y140        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.049 r  secout_reg[5]_i_2/O[2]
                         net (fo=15, routed)          0.979    13.028    secout_reg[5]_i_2_n_5
    SLICE_X55Y135        LUT3 (Prop_lut3_I1_O)        0.302    13.330 r  secout[11]_i_201/O
                         net (fo=2, routed)           0.584    13.914    secout[11]_i_201_n_0
    SLICE_X55Y134        LUT5 (Prop_lut5_I1_O)        0.124    14.038 r  secout[11]_i_172/O
                         net (fo=2, routed)           0.410    14.448    secout[11]_i_172_n_0
    SLICE_X53Y134        LUT6 (Prop_lut6_I0_O)        0.124    14.572 r  secout[11]_i_176/O
                         net (fo=1, routed)           0.000    14.572    secout[11]_i_176_n_0
    SLICE_X53Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.122 r  secout_reg[11]_i_142/CO[3]
                         net (fo=1, routed)           0.000    15.122    secout_reg[11]_i_142_n_0
    SLICE_X53Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.236 r  secout_reg[11]_i_109/CO[3]
                         net (fo=1, routed)           0.000    15.236    secout_reg[11]_i_109_n_0
    SLICE_X53Y136        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.570 r  secout_reg[11]_i_73/O[1]
                         net (fo=3, routed)           0.743    16.313    secout_reg[11]_i_73_n_6
    SLICE_X54Y135        LUT4 (Prop_lut4_I2_O)        0.303    16.616 r  secout[11]_i_108/O
                         net (fo=1, routed)           0.000    16.616    secout[11]_i_108_n_0
    SLICE_X54Y135        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.129 r  secout_reg[11]_i_64/CO[3]
                         net (fo=1, routed)           0.000    17.129    secout_reg[11]_i_64_n_0
    SLICE_X54Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.246 r  secout_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.246    secout_reg[11]_i_28_n_0
    SLICE_X54Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.363 r  secout_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.363    secout_reg[11]_i_14_n_0
    SLICE_X54Y138        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.520 r  secout_reg[11]_i_3/CO[1]
                         net (fo=20, routed)          0.433    17.953    secout_reg[11]_i_3_n_2
    SLICE_X56Y138        LUT6 (Prop_lut6_I4_O)        0.332    18.285 r  out[2]_i_2_comp/O
                         net (fo=1, routed)           0.331    18.616    A[1]
    SLICE_X56Y139        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    19.012 r  out_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.012    out_reg[2]_i_1_n_0
    SLICE_X56Y140        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.231 r  out_reg[7]_i_2/O[0]
                         net (fo=4, routed)           0.821    20.052    out1__0__0[4]
    SLICE_X54Y140        LUT4 (Prop_lut4_I1_O)        0.295    20.347 r  out[6]_i_1/O
                         net (fo=1, routed)           0.000    20.347    out0[6]
    SLICE_X54Y140        FDRE                                         r  out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2496, routed)        1.486    14.908    clk_IBUF_BUFG
    SLICE_X54Y140        FDRE                                         r  out_reg[6]/C
                         clock pessimism              0.188    15.096    
                         clock uncertainty           -0.035    15.061    
    SLICE_X54Y140        FDRE (Setup_fdre_C_D)        0.079    15.140    out_reg[6]
  -------------------------------------------------------------------
                         required time                         15.140    
                         arrival time                         -20.347    
  -------------------------------------------------------------------
                         slack                                 -5.207    

Slack (VIOLATED) :        -5.044ns  (required time - arrival time)
  Source:                 m5/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_even.pp_out_reg_reg[0][13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.976ns  (logic 7.576ns (50.587%)  route 7.400ns (49.413%))
  Logic Levels:           26  (CARRY4=16 LUT3=4 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 14.909 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2496, routed)        1.602     5.204    m5/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X51Y128        FDRE                                         r  m5/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_even.pp_out_reg_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDRE (Prop_fdre_C_Q)         0.456     5.660 r  m5/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_even.pp_out_reg_reg[0][13]/Q
                         net (fo=17, routed)          0.837     6.497    lp[13]
    SLICE_X52Y127        LUT3 (Prop_lut3_I2_O)        0.150     6.647 r  secout[5]_i_127/O
                         net (fo=2, routed)           0.863     7.510    secout[5]_i_127_n_0
    SLICE_X52Y127        LUT4 (Prop_lut4_I3_O)        0.326     7.836 r  secout[5]_i_131/O
                         net (fo=1, routed)           0.000     7.836    secout[5]_i_131_n_0
    SLICE_X52Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.386 r  secout_reg[5]_i_106/CO[3]
                         net (fo=1, routed)           0.000     8.386    secout_reg[5]_i_106_n_0
    SLICE_X52Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.500 r  secout_reg[5]_i_76/CO[3]
                         net (fo=1, routed)           0.000     8.500    secout_reg[5]_i_76_n_0
    SLICE_X52Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.614 r  secout_reg[5]_i_52/CO[3]
                         net (fo=1, routed)           0.000     8.614    secout_reg[5]_i_52_n_0
    SLICE_X52Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.728 r  secout_reg[5]_i_57/CO[3]
                         net (fo=1, routed)           0.000     8.728    secout_reg[5]_i_57_n_0
    SLICE_X52Y131        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.041 r  secout_reg[5]_i_32/O[3]
                         net (fo=2, routed)           1.058    10.098    secout_reg[5]_i_32_n_4
    SLICE_X52Y139        LUT3 (Prop_lut3_I1_O)        0.335    10.433 r  secout[5]_i_13/O
                         net (fo=2, routed)           0.648    11.082    secout[5]_i_13_n_0
    SLICE_X52Y139        LUT4 (Prop_lut4_I3_O)        0.327    11.409 r  secout[5]_i_17/O
                         net (fo=1, routed)           0.000    11.409    secout[5]_i_17_n_0
    SLICE_X52Y139        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.810 r  secout_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.810    secout_reg[5]_i_3_n_0
    SLICE_X52Y140        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.049 r  secout_reg[5]_i_2/O[2]
                         net (fo=15, routed)          0.979    13.028    secout_reg[5]_i_2_n_5
    SLICE_X55Y135        LUT3 (Prop_lut3_I1_O)        0.302    13.330 r  secout[11]_i_201/O
                         net (fo=2, routed)           0.584    13.914    secout[11]_i_201_n_0
    SLICE_X55Y134        LUT5 (Prop_lut5_I1_O)        0.124    14.038 r  secout[11]_i_172/O
                         net (fo=2, routed)           0.410    14.448    secout[11]_i_172_n_0
    SLICE_X53Y134        LUT6 (Prop_lut6_I0_O)        0.124    14.572 r  secout[11]_i_176/O
                         net (fo=1, routed)           0.000    14.572    secout[11]_i_176_n_0
    SLICE_X53Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.122 r  secout_reg[11]_i_142/CO[3]
                         net (fo=1, routed)           0.000    15.122    secout_reg[11]_i_142_n_0
    SLICE_X53Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.236 r  secout_reg[11]_i_109/CO[3]
                         net (fo=1, routed)           0.000    15.236    secout_reg[11]_i_109_n_0
    SLICE_X53Y136        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.570 r  secout_reg[11]_i_73/O[1]
                         net (fo=3, routed)           0.743    16.313    secout_reg[11]_i_73_n_6
    SLICE_X54Y135        LUT4 (Prop_lut4_I2_O)        0.303    16.616 r  secout[11]_i_108/O
                         net (fo=1, routed)           0.000    16.616    secout[11]_i_108_n_0
    SLICE_X54Y135        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.129 r  secout_reg[11]_i_64/CO[3]
                         net (fo=1, routed)           0.000    17.129    secout_reg[11]_i_64_n_0
    SLICE_X54Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.246 r  secout_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.246    secout_reg[11]_i_28_n_0
    SLICE_X54Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.363 r  secout_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.363    secout_reg[11]_i_14_n_0
    SLICE_X54Y138        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.520 r  secout_reg[11]_i_3/CO[1]
                         net (fo=20, routed)          0.433    17.953    secout_reg[11]_i_3_n_2
    SLICE_X56Y138        LUT6 (Prop_lut6_I4_O)        0.332    18.285 r  out[2]_i_2_comp/O
                         net (fo=1, routed)           0.331    18.616    A[1]
    SLICE_X56Y139        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    19.012 r  out_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.012    out_reg[2]_i_1_n_0
    SLICE_X56Y140        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.335 r  out_reg[7]_i_2/O[1]
                         net (fo=3, routed)           0.515    19.850    out1__0__0[5]
    SLICE_X57Y140        LUT3 (Prop_lut3_I2_O)        0.331    20.181 r  out[5]_i_1/O
                         net (fo=1, routed)           0.000    20.181    out[5]_i_1_n_0
    SLICE_X57Y140        FDRE                                         r  out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2496, routed)        1.487    14.909    clk_IBUF_BUFG
    SLICE_X57Y140        FDRE                                         r  out_reg[5]/C
                         clock pessimism              0.188    15.097    
                         clock uncertainty           -0.035    15.062    
    SLICE_X57Y140        FDRE (Setup_fdre_C_D)        0.075    15.137    out_reg[5]
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                         -20.181    
  -------------------------------------------------------------------
                         slack                                 -5.044    

Slack (VIOLATED) :        -5.025ns  (required time - arrival time)
  Source:                 m5/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_even.pp_out_reg_reg[0][13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.914ns  (logic 7.476ns (50.127%)  route 7.438ns (49.873%))
  Logic Levels:           25  (CARRY4=15 LUT2=1 LUT3=3 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 14.909 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2496, routed)        1.602     5.204    m5/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X51Y128        FDRE                                         r  m5/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_even.pp_out_reg_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDRE (Prop_fdre_C_Q)         0.456     5.660 r  m5/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_even.pp_out_reg_reg[0][13]/Q
                         net (fo=17, routed)          0.837     6.497    lp[13]
    SLICE_X52Y127        LUT3 (Prop_lut3_I2_O)        0.150     6.647 r  secout[5]_i_127/O
                         net (fo=2, routed)           0.863     7.510    secout[5]_i_127_n_0
    SLICE_X52Y127        LUT4 (Prop_lut4_I3_O)        0.326     7.836 r  secout[5]_i_131/O
                         net (fo=1, routed)           0.000     7.836    secout[5]_i_131_n_0
    SLICE_X52Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.386 r  secout_reg[5]_i_106/CO[3]
                         net (fo=1, routed)           0.000     8.386    secout_reg[5]_i_106_n_0
    SLICE_X52Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.500 r  secout_reg[5]_i_76/CO[3]
                         net (fo=1, routed)           0.000     8.500    secout_reg[5]_i_76_n_0
    SLICE_X52Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.614 r  secout_reg[5]_i_52/CO[3]
                         net (fo=1, routed)           0.000     8.614    secout_reg[5]_i_52_n_0
    SLICE_X52Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.728 r  secout_reg[5]_i_57/CO[3]
                         net (fo=1, routed)           0.000     8.728    secout_reg[5]_i_57_n_0
    SLICE_X52Y131        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.041 r  secout_reg[5]_i_32/O[3]
                         net (fo=2, routed)           1.058    10.098    secout_reg[5]_i_32_n_4
    SLICE_X52Y139        LUT3 (Prop_lut3_I1_O)        0.335    10.433 r  secout[5]_i_13/O
                         net (fo=2, routed)           0.648    11.082    secout[5]_i_13_n_0
    SLICE_X52Y139        LUT4 (Prop_lut4_I3_O)        0.327    11.409 r  secout[5]_i_17/O
                         net (fo=1, routed)           0.000    11.409    secout[5]_i_17_n_0
    SLICE_X52Y139        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.810 r  secout_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.810    secout_reg[5]_i_3_n_0
    SLICE_X52Y140        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.049 r  secout_reg[5]_i_2/O[2]
                         net (fo=15, routed)          0.979    13.028    secout_reg[5]_i_2_n_5
    SLICE_X55Y135        LUT3 (Prop_lut3_I1_O)        0.302    13.330 r  secout[11]_i_201/O
                         net (fo=2, routed)           0.584    13.914    secout[11]_i_201_n_0
    SLICE_X55Y134        LUT5 (Prop_lut5_I1_O)        0.124    14.038 r  secout[11]_i_172/O
                         net (fo=2, routed)           0.410    14.448    secout[11]_i_172_n_0
    SLICE_X53Y134        LUT6 (Prop_lut6_I0_O)        0.124    14.572 r  secout[11]_i_176/O
                         net (fo=1, routed)           0.000    14.572    secout[11]_i_176_n_0
    SLICE_X53Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.122 r  secout_reg[11]_i_142/CO[3]
                         net (fo=1, routed)           0.000    15.122    secout_reg[11]_i_142_n_0
    SLICE_X53Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.236 r  secout_reg[11]_i_109/CO[3]
                         net (fo=1, routed)           0.000    15.236    secout_reg[11]_i_109_n_0
    SLICE_X53Y136        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.570 r  secout_reg[11]_i_73/O[1]
                         net (fo=3, routed)           0.743    16.313    secout_reg[11]_i_73_n_6
    SLICE_X54Y135        LUT4 (Prop_lut4_I2_O)        0.303    16.616 r  secout[11]_i_108/O
                         net (fo=1, routed)           0.000    16.616    secout[11]_i_108_n_0
    SLICE_X54Y135        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.129 r  secout_reg[11]_i_64/CO[3]
                         net (fo=1, routed)           0.000    17.129    secout_reg[11]_i_64_n_0
    SLICE_X54Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.246 r  secout_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.246    secout_reg[11]_i_28_n_0
    SLICE_X54Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.363 r  secout_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.363    secout_reg[11]_i_14_n_0
    SLICE_X54Y138        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.520 r  secout_reg[11]_i_3/CO[1]
                         net (fo=20, routed)          0.583    18.103    secout_reg[11]_i_3_n_2
    SLICE_X56Y139        LUT6 (Prop_lut6_I4_O)        0.332    18.435 r  out[2]_i_6_comp/O
                         net (fo=1, routed)           0.000    18.435    out[2]_i_6_n_0
    SLICE_X56Y139        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    19.078 r  out_reg[2]_i_1/O[3]
                         net (fo=5, routed)           0.734    19.811    out1__0__0[3]
    SLICE_X57Y140        LUT2 (Prop_lut2_I0_O)        0.307    20.118 r  out[4]_i_1/O
                         net (fo=1, routed)           0.000    20.118    out0[4]
    SLICE_X57Y140        FDRE                                         r  out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2496, routed)        1.487    14.909    clk_IBUF_BUFG
    SLICE_X57Y140        FDRE                                         r  out_reg[4]/C
                         clock pessimism              0.188    15.097    
                         clock uncertainty           -0.035    15.062    
    SLICE_X57Y140        FDRE (Setup_fdre_C_D)        0.032    15.094    out_reg[4]
  -------------------------------------------------------------------
                         required time                         15.094    
                         arrival time                         -20.118    
  -------------------------------------------------------------------
                         slack                                 -5.025    

Slack (VIOLATED) :        -4.613ns  (required time - arrival time)
  Source:                 m5/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_even.pp_out_reg_reg[0][13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.501ns  (logic 7.476ns (51.555%)  route 7.025ns (48.445%))
  Logic Levels:           25  (CARRY4=15 LUT1=1 LUT3=3 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 14.909 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2496, routed)        1.602     5.204    m5/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X51Y128        FDRE                                         r  m5/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_even.pp_out_reg_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDRE (Prop_fdre_C_Q)         0.456     5.660 r  m5/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_even.pp_out_reg_reg[0][13]/Q
                         net (fo=17, routed)          0.837     6.497    lp[13]
    SLICE_X52Y127        LUT3 (Prop_lut3_I2_O)        0.150     6.647 r  secout[5]_i_127/O
                         net (fo=2, routed)           0.863     7.510    secout[5]_i_127_n_0
    SLICE_X52Y127        LUT4 (Prop_lut4_I3_O)        0.326     7.836 r  secout[5]_i_131/O
                         net (fo=1, routed)           0.000     7.836    secout[5]_i_131_n_0
    SLICE_X52Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.386 r  secout_reg[5]_i_106/CO[3]
                         net (fo=1, routed)           0.000     8.386    secout_reg[5]_i_106_n_0
    SLICE_X52Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.500 r  secout_reg[5]_i_76/CO[3]
                         net (fo=1, routed)           0.000     8.500    secout_reg[5]_i_76_n_0
    SLICE_X52Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.614 r  secout_reg[5]_i_52/CO[3]
                         net (fo=1, routed)           0.000     8.614    secout_reg[5]_i_52_n_0
    SLICE_X52Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.728 r  secout_reg[5]_i_57/CO[3]
                         net (fo=1, routed)           0.000     8.728    secout_reg[5]_i_57_n_0
    SLICE_X52Y131        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.041 r  secout_reg[5]_i_32/O[3]
                         net (fo=2, routed)           1.058    10.098    secout_reg[5]_i_32_n_4
    SLICE_X52Y139        LUT3 (Prop_lut3_I1_O)        0.335    10.433 r  secout[5]_i_13/O
                         net (fo=2, routed)           0.648    11.082    secout[5]_i_13_n_0
    SLICE_X52Y139        LUT4 (Prop_lut4_I3_O)        0.327    11.409 r  secout[5]_i_17/O
                         net (fo=1, routed)           0.000    11.409    secout[5]_i_17_n_0
    SLICE_X52Y139        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.810 r  secout_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.810    secout_reg[5]_i_3_n_0
    SLICE_X52Y140        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.049 r  secout_reg[5]_i_2/O[2]
                         net (fo=15, routed)          0.979    13.028    secout_reg[5]_i_2_n_5
    SLICE_X55Y135        LUT3 (Prop_lut3_I1_O)        0.302    13.330 r  secout[11]_i_201/O
                         net (fo=2, routed)           0.584    13.914    secout[11]_i_201_n_0
    SLICE_X55Y134        LUT5 (Prop_lut5_I1_O)        0.124    14.038 r  secout[11]_i_172/O
                         net (fo=2, routed)           0.410    14.448    secout[11]_i_172_n_0
    SLICE_X53Y134        LUT6 (Prop_lut6_I0_O)        0.124    14.572 r  secout[11]_i_176/O
                         net (fo=1, routed)           0.000    14.572    secout[11]_i_176_n_0
    SLICE_X53Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.122 r  secout_reg[11]_i_142/CO[3]
                         net (fo=1, routed)           0.000    15.122    secout_reg[11]_i_142_n_0
    SLICE_X53Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.236 r  secout_reg[11]_i_109/CO[3]
                         net (fo=1, routed)           0.000    15.236    secout_reg[11]_i_109_n_0
    SLICE_X53Y136        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.570 r  secout_reg[11]_i_73/O[1]
                         net (fo=3, routed)           0.743    16.313    secout_reg[11]_i_73_n_6
    SLICE_X54Y135        LUT4 (Prop_lut4_I2_O)        0.303    16.616 r  secout[11]_i_108/O
                         net (fo=1, routed)           0.000    16.616    secout[11]_i_108_n_0
    SLICE_X54Y135        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.129 r  secout_reg[11]_i_64/CO[3]
                         net (fo=1, routed)           0.000    17.129    secout_reg[11]_i_64_n_0
    SLICE_X54Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.246 r  secout_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.246    secout_reg[11]_i_28_n_0
    SLICE_X54Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.363 r  secout_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.363    secout_reg[11]_i_14_n_0
    SLICE_X54Y138        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.520 r  secout_reg[11]_i_3/CO[1]
                         net (fo=20, routed)          0.583    18.103    secout_reg[11]_i_3_n_2
    SLICE_X56Y139        LUT6 (Prop_lut6_I4_O)        0.332    18.435 r  out[2]_i_6_comp/O
                         net (fo=1, routed)           0.000    18.435    out[2]_i_6_n_0
    SLICE_X56Y139        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    19.078 f  out_reg[2]_i_1/O[3]
                         net (fo=5, routed)           0.321    19.398    out1__0__0[3]
    SLICE_X57Y140        LUT1 (Prop_lut1_I0_O)        0.307    19.705 r  out[3]_i_1/O
                         net (fo=1, routed)           0.000    19.705    out0[3]
    SLICE_X57Y140        FDRE                                         r  out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2496, routed)        1.487    14.909    clk_IBUF_BUFG
    SLICE_X57Y140        FDRE                                         r  out_reg[3]/C
                         clock pessimism              0.188    15.097    
                         clock uncertainty           -0.035    15.062    
    SLICE_X57Y140        FDRE (Setup_fdre_C_D)        0.031    15.093    out_reg[3]
  -------------------------------------------------------------------
                         required time                         15.093    
                         arrival time                         -19.705    
  -------------------------------------------------------------------
                         slack                                 -4.613    

Slack (VIOLATED) :        -3.842ns  (required time - arrival time)
  Source:                 m5/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_even.pp_out_reg_reg[0][13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.808ns  (logic 7.104ns (51.447%)  route 6.704ns (48.553%))
  Logic Levels:           24  (CARRY4=15 LUT3=3 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 14.909 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2496, routed)        1.602     5.204    m5/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X51Y128        FDRE                                         r  m5/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_even.pp_out_reg_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDRE (Prop_fdre_C_Q)         0.456     5.660 r  m5/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_even.pp_out_reg_reg[0][13]/Q
                         net (fo=17, routed)          0.837     6.497    lp[13]
    SLICE_X52Y127        LUT3 (Prop_lut3_I2_O)        0.150     6.647 r  secout[5]_i_127/O
                         net (fo=2, routed)           0.863     7.510    secout[5]_i_127_n_0
    SLICE_X52Y127        LUT4 (Prop_lut4_I3_O)        0.326     7.836 r  secout[5]_i_131/O
                         net (fo=1, routed)           0.000     7.836    secout[5]_i_131_n_0
    SLICE_X52Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.386 r  secout_reg[5]_i_106/CO[3]
                         net (fo=1, routed)           0.000     8.386    secout_reg[5]_i_106_n_0
    SLICE_X52Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.500 r  secout_reg[5]_i_76/CO[3]
                         net (fo=1, routed)           0.000     8.500    secout_reg[5]_i_76_n_0
    SLICE_X52Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.614 r  secout_reg[5]_i_52/CO[3]
                         net (fo=1, routed)           0.000     8.614    secout_reg[5]_i_52_n_0
    SLICE_X52Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.728 r  secout_reg[5]_i_57/CO[3]
                         net (fo=1, routed)           0.000     8.728    secout_reg[5]_i_57_n_0
    SLICE_X52Y131        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.041 r  secout_reg[5]_i_32/O[3]
                         net (fo=2, routed)           1.058    10.098    secout_reg[5]_i_32_n_4
    SLICE_X52Y139        LUT3 (Prop_lut3_I1_O)        0.335    10.433 r  secout[5]_i_13/O
                         net (fo=2, routed)           0.648    11.082    secout[5]_i_13_n_0
    SLICE_X52Y139        LUT4 (Prop_lut4_I3_O)        0.327    11.409 r  secout[5]_i_17/O
                         net (fo=1, routed)           0.000    11.409    secout[5]_i_17_n_0
    SLICE_X52Y139        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.810 r  secout_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.810    secout_reg[5]_i_3_n_0
    SLICE_X52Y140        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.049 r  secout_reg[5]_i_2/O[2]
                         net (fo=15, routed)          0.979    13.028    secout_reg[5]_i_2_n_5
    SLICE_X55Y135        LUT3 (Prop_lut3_I1_O)        0.302    13.330 r  secout[11]_i_201/O
                         net (fo=2, routed)           0.584    13.914    secout[11]_i_201_n_0
    SLICE_X55Y134        LUT5 (Prop_lut5_I1_O)        0.124    14.038 r  secout[11]_i_172/O
                         net (fo=2, routed)           0.410    14.448    secout[11]_i_172_n_0
    SLICE_X53Y134        LUT6 (Prop_lut6_I0_O)        0.124    14.572 r  secout[11]_i_176/O
                         net (fo=1, routed)           0.000    14.572    secout[11]_i_176_n_0
    SLICE_X53Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.122 r  secout_reg[11]_i_142/CO[3]
                         net (fo=1, routed)           0.000    15.122    secout_reg[11]_i_142_n_0
    SLICE_X53Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.236 r  secout_reg[11]_i_109/CO[3]
                         net (fo=1, routed)           0.000    15.236    secout_reg[11]_i_109_n_0
    SLICE_X53Y136        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.570 r  secout_reg[11]_i_73/O[1]
                         net (fo=3, routed)           0.743    16.313    secout_reg[11]_i_73_n_6
    SLICE_X54Y135        LUT4 (Prop_lut4_I2_O)        0.303    16.616 r  secout[11]_i_108/O
                         net (fo=1, routed)           0.000    16.616    secout[11]_i_108_n_0
    SLICE_X54Y135        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.129 r  secout_reg[11]_i_64/CO[3]
                         net (fo=1, routed)           0.000    17.129    secout_reg[11]_i_64_n_0
    SLICE_X54Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.246 r  secout_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.246    secout_reg[11]_i_28_n_0
    SLICE_X54Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.363 r  secout_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.363    secout_reg[11]_i_14_n_0
    SLICE_X54Y138        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.520 r  secout_reg[11]_i_3/CO[1]
                         net (fo=20, routed)          0.583    18.103    secout_reg[11]_i_3_n_2
    SLICE_X56Y139        LUT6 (Prop_lut6_I4_O)        0.332    18.435 r  out[2]_i_6_comp/O
                         net (fo=1, routed)           0.000    18.435    out[2]_i_6_n_0
    SLICE_X56Y139        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    19.013 r  out_reg[2]_i_1/O[2]
                         net (fo=1, routed)           0.000    19.013    out1__0[2]
    SLICE_X56Y139        FDRE                                         r  out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2496, routed)        1.487    14.909    clk_IBUF_BUFG
    SLICE_X56Y139        FDRE                                         r  out_reg[2]/C
                         clock pessimism              0.188    15.097    
                         clock uncertainty           -0.035    15.062    
    SLICE_X56Y139        FDRE (Setup_fdre_C_D)        0.109    15.171    out_reg[2]
  -------------------------------------------------------------------
                         required time                         15.171    
                         arrival time                         -19.013    
  -------------------------------------------------------------------
                         slack                                 -3.842    

Slack (VIOLATED) :        -3.694ns  (required time - arrival time)
  Source:                 m5/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_even.pp_out_reg_reg[0][13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.660ns  (logic 6.953ns (50.899%)  route 6.707ns (49.101%))
  Logic Levels:           24  (CARRY4=15 LUT3=3 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 14.909 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2496, routed)        1.602     5.204    m5/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X51Y128        FDRE                                         r  m5/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_even.pp_out_reg_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDRE (Prop_fdre_C_Q)         0.456     5.660 r  m5/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_even.pp_out_reg_reg[0][13]/Q
                         net (fo=17, routed)          0.837     6.497    lp[13]
    SLICE_X52Y127        LUT3 (Prop_lut3_I2_O)        0.150     6.647 r  secout[5]_i_127/O
                         net (fo=2, routed)           0.863     7.510    secout[5]_i_127_n_0
    SLICE_X52Y127        LUT4 (Prop_lut4_I3_O)        0.326     7.836 r  secout[5]_i_131/O
                         net (fo=1, routed)           0.000     7.836    secout[5]_i_131_n_0
    SLICE_X52Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.386 r  secout_reg[5]_i_106/CO[3]
                         net (fo=1, routed)           0.000     8.386    secout_reg[5]_i_106_n_0
    SLICE_X52Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.500 r  secout_reg[5]_i_76/CO[3]
                         net (fo=1, routed)           0.000     8.500    secout_reg[5]_i_76_n_0
    SLICE_X52Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.614 r  secout_reg[5]_i_52/CO[3]
                         net (fo=1, routed)           0.000     8.614    secout_reg[5]_i_52_n_0
    SLICE_X52Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.728 r  secout_reg[5]_i_57/CO[3]
                         net (fo=1, routed)           0.000     8.728    secout_reg[5]_i_57_n_0
    SLICE_X52Y131        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.041 r  secout_reg[5]_i_32/O[3]
                         net (fo=2, routed)           1.058    10.098    secout_reg[5]_i_32_n_4
    SLICE_X52Y139        LUT3 (Prop_lut3_I1_O)        0.335    10.433 r  secout[5]_i_13/O
                         net (fo=2, routed)           0.648    11.082    secout[5]_i_13_n_0
    SLICE_X52Y139        LUT4 (Prop_lut4_I3_O)        0.327    11.409 r  secout[5]_i_17/O
                         net (fo=1, routed)           0.000    11.409    secout[5]_i_17_n_0
    SLICE_X52Y139        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.810 r  secout_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.810    secout_reg[5]_i_3_n_0
    SLICE_X52Y140        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.049 r  secout_reg[5]_i_2/O[2]
                         net (fo=15, routed)          0.979    13.028    secout_reg[5]_i_2_n_5
    SLICE_X55Y135        LUT3 (Prop_lut3_I1_O)        0.302    13.330 r  secout[11]_i_201/O
                         net (fo=2, routed)           0.584    13.914    secout[11]_i_201_n_0
    SLICE_X55Y134        LUT5 (Prop_lut5_I1_O)        0.124    14.038 r  secout[11]_i_172/O
                         net (fo=2, routed)           0.410    14.448    secout[11]_i_172_n_0
    SLICE_X53Y134        LUT6 (Prop_lut6_I0_O)        0.124    14.572 r  secout[11]_i_176/O
                         net (fo=1, routed)           0.000    14.572    secout[11]_i_176_n_0
    SLICE_X53Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.122 r  secout_reg[11]_i_142/CO[3]
                         net (fo=1, routed)           0.000    15.122    secout_reg[11]_i_142_n_0
    SLICE_X53Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.236 r  secout_reg[11]_i_109/CO[3]
                         net (fo=1, routed)           0.000    15.236    secout_reg[11]_i_109_n_0
    SLICE_X53Y136        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.570 r  secout_reg[11]_i_73/O[1]
                         net (fo=3, routed)           0.743    16.313    secout_reg[11]_i_73_n_6
    SLICE_X54Y135        LUT4 (Prop_lut4_I2_O)        0.303    16.616 r  secout[11]_i_108/O
                         net (fo=1, routed)           0.000    16.616    secout[11]_i_108_n_0
    SLICE_X54Y135        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.129 r  secout_reg[11]_i_64/CO[3]
                         net (fo=1, routed)           0.000    17.129    secout_reg[11]_i_64_n_0
    SLICE_X54Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.246 r  secout_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.246    secout_reg[11]_i_28_n_0
    SLICE_X54Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.363 r  secout_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.363    secout_reg[11]_i_14_n_0
    SLICE_X54Y138        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.520 r  secout_reg[11]_i_3/CO[1]
                         net (fo=20, routed)          0.586    18.106    secout_reg[11]_i_3_n_2
    SLICE_X56Y139        LUT6 (Prop_lut6_I4_O)        0.332    18.438 r  out[2]_i_7_comp/O
                         net (fo=1, routed)           0.000    18.438    out[2]_i_7_n_0
    SLICE_X56Y139        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    18.865 r  out_reg[2]_i_1/O[1]
                         net (fo=1, routed)           0.000    18.865    out1__0[1]
    SLICE_X56Y139        FDRE                                         r  out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2496, routed)        1.487    14.909    clk_IBUF_BUFG
    SLICE_X56Y139        FDRE                                         r  out_reg[1]/C
                         clock pessimism              0.188    15.097    
                         clock uncertainty           -0.035    15.062    
    SLICE_X56Y139        FDRE (Setup_fdre_C_D)        0.109    15.171    out_reg[1]
  -------------------------------------------------------------------
                         required time                         15.171    
                         arrival time                         -18.865    
  -------------------------------------------------------------------
                         slack                                 -3.694    

Slack (VIOLATED) :        -3.519ns  (required time - arrival time)
  Source:                 m5/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_even.pp_out_reg_reg[0][13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.485ns  (logic 6.778ns (50.262%)  route 6.707ns (49.738%))
  Logic Levels:           24  (CARRY4=15 LUT3=3 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 14.909 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2496, routed)        1.602     5.204    m5/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X51Y128        FDRE                                         r  m5/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_even.pp_out_reg_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDRE (Prop_fdre_C_Q)         0.456     5.660 r  m5/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_even.pp_out_reg_reg[0][13]/Q
                         net (fo=17, routed)          0.837     6.497    lp[13]
    SLICE_X52Y127        LUT3 (Prop_lut3_I2_O)        0.150     6.647 r  secout[5]_i_127/O
                         net (fo=2, routed)           0.863     7.510    secout[5]_i_127_n_0
    SLICE_X52Y127        LUT4 (Prop_lut4_I3_O)        0.326     7.836 r  secout[5]_i_131/O
                         net (fo=1, routed)           0.000     7.836    secout[5]_i_131_n_0
    SLICE_X52Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.386 r  secout_reg[5]_i_106/CO[3]
                         net (fo=1, routed)           0.000     8.386    secout_reg[5]_i_106_n_0
    SLICE_X52Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.500 r  secout_reg[5]_i_76/CO[3]
                         net (fo=1, routed)           0.000     8.500    secout_reg[5]_i_76_n_0
    SLICE_X52Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.614 r  secout_reg[5]_i_52/CO[3]
                         net (fo=1, routed)           0.000     8.614    secout_reg[5]_i_52_n_0
    SLICE_X52Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.728 r  secout_reg[5]_i_57/CO[3]
                         net (fo=1, routed)           0.000     8.728    secout_reg[5]_i_57_n_0
    SLICE_X52Y131        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.041 r  secout_reg[5]_i_32/O[3]
                         net (fo=2, routed)           1.058    10.098    secout_reg[5]_i_32_n_4
    SLICE_X52Y139        LUT3 (Prop_lut3_I1_O)        0.335    10.433 r  secout[5]_i_13/O
                         net (fo=2, routed)           0.648    11.082    secout[5]_i_13_n_0
    SLICE_X52Y139        LUT4 (Prop_lut4_I3_O)        0.327    11.409 r  secout[5]_i_17/O
                         net (fo=1, routed)           0.000    11.409    secout[5]_i_17_n_0
    SLICE_X52Y139        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.810 r  secout_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.810    secout_reg[5]_i_3_n_0
    SLICE_X52Y140        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.049 r  secout_reg[5]_i_2/O[2]
                         net (fo=15, routed)          0.979    13.028    secout_reg[5]_i_2_n_5
    SLICE_X55Y135        LUT3 (Prop_lut3_I1_O)        0.302    13.330 r  secout[11]_i_201/O
                         net (fo=2, routed)           0.584    13.914    secout[11]_i_201_n_0
    SLICE_X55Y134        LUT5 (Prop_lut5_I1_O)        0.124    14.038 r  secout[11]_i_172/O
                         net (fo=2, routed)           0.410    14.448    secout[11]_i_172_n_0
    SLICE_X53Y134        LUT6 (Prop_lut6_I0_O)        0.124    14.572 r  secout[11]_i_176/O
                         net (fo=1, routed)           0.000    14.572    secout[11]_i_176_n_0
    SLICE_X53Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.122 r  secout_reg[11]_i_142/CO[3]
                         net (fo=1, routed)           0.000    15.122    secout_reg[11]_i_142_n_0
    SLICE_X53Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.236 r  secout_reg[11]_i_109/CO[3]
                         net (fo=1, routed)           0.000    15.236    secout_reg[11]_i_109_n_0
    SLICE_X53Y136        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.570 r  secout_reg[11]_i_73/O[1]
                         net (fo=3, routed)           0.743    16.313    secout_reg[11]_i_73_n_6
    SLICE_X54Y135        LUT4 (Prop_lut4_I2_O)        0.303    16.616 r  secout[11]_i_108/O
                         net (fo=1, routed)           0.000    16.616    secout[11]_i_108_n_0
    SLICE_X54Y135        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.129 r  secout_reg[11]_i_64/CO[3]
                         net (fo=1, routed)           0.000    17.129    secout_reg[11]_i_64_n_0
    SLICE_X54Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.246 r  secout_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.246    secout_reg[11]_i_28_n_0
    SLICE_X54Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.363 r  secout_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.363    secout_reg[11]_i_14_n_0
    SLICE_X54Y138        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.520 r  secout_reg[11]_i_3/CO[1]
                         net (fo=20, routed)          0.586    18.106    secout_reg[11]_i_3_n_2
    SLICE_X56Y139        LUT6 (Prop_lut6_I4_O)        0.332    18.438 r  out[2]_i_7_comp/O
                         net (fo=1, routed)           0.000    18.438    out[2]_i_7_n_0
    SLICE_X56Y139        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    18.690 r  out_reg[2]_i_1/O[0]
                         net (fo=1, routed)           0.000    18.690    out1__0[0]
    SLICE_X56Y139        FDRE                                         r  out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2496, routed)        1.487    14.909    clk_IBUF_BUFG
    SLICE_X56Y139        FDRE                                         r  out_reg[0]/C
                         clock pessimism              0.188    15.097    
                         clock uncertainty           -0.035    15.062    
    SLICE_X56Y139        FDRE (Setup_fdre_C_D)        0.109    15.171    out_reg[0]
  -------------------------------------------------------------------
                         required time                         15.171    
                         arrival time                         -18.690    
  -------------------------------------------------------------------
                         slack                                 -3.519    

Slack (VIOLATED) :        -3.479ns  (required time - arrival time)
  Source:                 m5/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_even.pp_out_reg_reg[0][13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            secout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.415ns  (logic 6.526ns (48.648%)  route 6.889ns (51.352%))
  Logic Levels:           23  (CARRY4=14 LUT3=3 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2496, routed)        1.602     5.204    m5/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X51Y128        FDRE                                         r  m5/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_even.pp_out_reg_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDRE (Prop_fdre_C_Q)         0.456     5.660 r  m5/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_even.pp_out_reg_reg[0][13]/Q
                         net (fo=17, routed)          0.837     6.497    lp[13]
    SLICE_X52Y127        LUT3 (Prop_lut3_I2_O)        0.150     6.647 r  secout[5]_i_127/O
                         net (fo=2, routed)           0.863     7.510    secout[5]_i_127_n_0
    SLICE_X52Y127        LUT4 (Prop_lut4_I3_O)        0.326     7.836 r  secout[5]_i_131/O
                         net (fo=1, routed)           0.000     7.836    secout[5]_i_131_n_0
    SLICE_X52Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.386 r  secout_reg[5]_i_106/CO[3]
                         net (fo=1, routed)           0.000     8.386    secout_reg[5]_i_106_n_0
    SLICE_X52Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.500 r  secout_reg[5]_i_76/CO[3]
                         net (fo=1, routed)           0.000     8.500    secout_reg[5]_i_76_n_0
    SLICE_X52Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.614 r  secout_reg[5]_i_52/CO[3]
                         net (fo=1, routed)           0.000     8.614    secout_reg[5]_i_52_n_0
    SLICE_X52Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.728 r  secout_reg[5]_i_57/CO[3]
                         net (fo=1, routed)           0.000     8.728    secout_reg[5]_i_57_n_0
    SLICE_X52Y131        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.041 r  secout_reg[5]_i_32/O[3]
                         net (fo=2, routed)           1.058    10.098    secout_reg[5]_i_32_n_4
    SLICE_X52Y139        LUT3 (Prop_lut3_I1_O)        0.335    10.433 r  secout[5]_i_13/O
                         net (fo=2, routed)           0.648    11.082    secout[5]_i_13_n_0
    SLICE_X52Y139        LUT4 (Prop_lut4_I3_O)        0.327    11.409 r  secout[5]_i_17/O
                         net (fo=1, routed)           0.000    11.409    secout[5]_i_17_n_0
    SLICE_X52Y139        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.810 r  secout_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.810    secout_reg[5]_i_3_n_0
    SLICE_X52Y140        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.049 r  secout_reg[5]_i_2/O[2]
                         net (fo=15, routed)          0.979    13.028    secout_reg[5]_i_2_n_5
    SLICE_X55Y135        LUT3 (Prop_lut3_I1_O)        0.302    13.330 r  secout[11]_i_201/O
                         net (fo=2, routed)           0.584    13.914    secout[11]_i_201_n_0
    SLICE_X55Y134        LUT5 (Prop_lut5_I1_O)        0.124    14.038 r  secout[11]_i_172/O
                         net (fo=2, routed)           0.410    14.448    secout[11]_i_172_n_0
    SLICE_X53Y134        LUT6 (Prop_lut6_I0_O)        0.124    14.572 r  secout[11]_i_176/O
                         net (fo=1, routed)           0.000    14.572    secout[11]_i_176_n_0
    SLICE_X53Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.122 r  secout_reg[11]_i_142/CO[3]
                         net (fo=1, routed)           0.000    15.122    secout_reg[11]_i_142_n_0
    SLICE_X53Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.236 r  secout_reg[11]_i_109/CO[3]
                         net (fo=1, routed)           0.000    15.236    secout_reg[11]_i_109_n_0
    SLICE_X53Y136        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.570 r  secout_reg[11]_i_73/O[1]
                         net (fo=3, routed)           0.743    16.313    secout_reg[11]_i_73_n_6
    SLICE_X54Y135        LUT4 (Prop_lut4_I2_O)        0.303    16.616 r  secout[11]_i_108/O
                         net (fo=1, routed)           0.000    16.616    secout[11]_i_108_n_0
    SLICE_X54Y135        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.129 r  secout_reg[11]_i_64/CO[3]
                         net (fo=1, routed)           0.000    17.129    secout_reg[11]_i_64_n_0
    SLICE_X54Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.246 r  secout_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.246    secout_reg[11]_i_28_n_0
    SLICE_X54Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.363 r  secout_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.363    secout_reg[11]_i_14_n_0
    SLICE_X54Y138        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.520 r  secout_reg[11]_i_3/CO[1]
                         net (fo=20, routed)          0.767    18.287    secout_reg[11]_i_3_n_2
    SLICE_X56Y141        LUT5 (Prop_lut5_I1_O)        0.332    18.619 r  secout[5]_i_1/O
                         net (fo=1, routed)           0.000    18.619    secout0[5]
    SLICE_X56Y141        FDRE                                         r  secout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2496, routed)        1.488    14.910    clk_IBUF_BUFG
    SLICE_X56Y141        FDRE                                         r  secout_reg[5]/C
                         clock pessimism              0.188    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X56Y141        FDRE (Setup_fdre_C_D)        0.077    15.140    secout_reg[5]
  -------------------------------------------------------------------
                         required time                         15.140    
                         arrival time                         -18.619    
  -------------------------------------------------------------------
                         slack                                 -3.479    

Slack (VIOLATED) :        -3.472ns  (required time - arrival time)
  Source:                 m5/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_even.pp_out_reg_reg[0][13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            secout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.412ns  (logic 6.526ns (48.659%)  route 6.886ns (51.341%))
  Logic Levels:           23  (CARRY4=14 LUT3=3 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2496, routed)        1.602     5.204    m5/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X51Y128        FDRE                                         r  m5/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_even.pp_out_reg_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDRE (Prop_fdre_C_Q)         0.456     5.660 r  m5/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_even.pp_out_reg_reg[0][13]/Q
                         net (fo=17, routed)          0.837     6.497    lp[13]
    SLICE_X52Y127        LUT3 (Prop_lut3_I2_O)        0.150     6.647 r  secout[5]_i_127/O
                         net (fo=2, routed)           0.863     7.510    secout[5]_i_127_n_0
    SLICE_X52Y127        LUT4 (Prop_lut4_I3_O)        0.326     7.836 r  secout[5]_i_131/O
                         net (fo=1, routed)           0.000     7.836    secout[5]_i_131_n_0
    SLICE_X52Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.386 r  secout_reg[5]_i_106/CO[3]
                         net (fo=1, routed)           0.000     8.386    secout_reg[5]_i_106_n_0
    SLICE_X52Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.500 r  secout_reg[5]_i_76/CO[3]
                         net (fo=1, routed)           0.000     8.500    secout_reg[5]_i_76_n_0
    SLICE_X52Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.614 r  secout_reg[5]_i_52/CO[3]
                         net (fo=1, routed)           0.000     8.614    secout_reg[5]_i_52_n_0
    SLICE_X52Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.728 r  secout_reg[5]_i_57/CO[3]
                         net (fo=1, routed)           0.000     8.728    secout_reg[5]_i_57_n_0
    SLICE_X52Y131        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.041 r  secout_reg[5]_i_32/O[3]
                         net (fo=2, routed)           1.058    10.098    secout_reg[5]_i_32_n_4
    SLICE_X52Y139        LUT3 (Prop_lut3_I1_O)        0.335    10.433 r  secout[5]_i_13/O
                         net (fo=2, routed)           0.648    11.082    secout[5]_i_13_n_0
    SLICE_X52Y139        LUT4 (Prop_lut4_I3_O)        0.327    11.409 r  secout[5]_i_17/O
                         net (fo=1, routed)           0.000    11.409    secout[5]_i_17_n_0
    SLICE_X52Y139        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.810 r  secout_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.810    secout_reg[5]_i_3_n_0
    SLICE_X52Y140        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.049 r  secout_reg[5]_i_2/O[2]
                         net (fo=15, routed)          0.979    13.028    secout_reg[5]_i_2_n_5
    SLICE_X55Y135        LUT3 (Prop_lut3_I1_O)        0.302    13.330 r  secout[11]_i_201/O
                         net (fo=2, routed)           0.584    13.914    secout[11]_i_201_n_0
    SLICE_X55Y134        LUT5 (Prop_lut5_I1_O)        0.124    14.038 r  secout[11]_i_172/O
                         net (fo=2, routed)           0.410    14.448    secout[11]_i_172_n_0
    SLICE_X53Y134        LUT6 (Prop_lut6_I0_O)        0.124    14.572 r  secout[11]_i_176/O
                         net (fo=1, routed)           0.000    14.572    secout[11]_i_176_n_0
    SLICE_X53Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.122 r  secout_reg[11]_i_142/CO[3]
                         net (fo=1, routed)           0.000    15.122    secout_reg[11]_i_142_n_0
    SLICE_X53Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.236 r  secout_reg[11]_i_109/CO[3]
                         net (fo=1, routed)           0.000    15.236    secout_reg[11]_i_109_n_0
    SLICE_X53Y136        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.570 r  secout_reg[11]_i_73/O[1]
                         net (fo=3, routed)           0.743    16.313    secout_reg[11]_i_73_n_6
    SLICE_X54Y135        LUT4 (Prop_lut4_I2_O)        0.303    16.616 r  secout[11]_i_108/O
                         net (fo=1, routed)           0.000    16.616    secout[11]_i_108_n_0
    SLICE_X54Y135        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.129 r  secout_reg[11]_i_64/CO[3]
                         net (fo=1, routed)           0.000    17.129    secout_reg[11]_i_64_n_0
    SLICE_X54Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.246 r  secout_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.246    secout_reg[11]_i_28_n_0
    SLICE_X54Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.363 r  secout_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.363    secout_reg[11]_i_14_n_0
    SLICE_X54Y138        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.520 r  secout_reg[11]_i_3/CO[1]
                         net (fo=20, routed)          0.764    18.284    secout_reg[11]_i_3_n_2
    SLICE_X56Y141        LUT5 (Prop_lut5_I1_O)        0.332    18.616 r  secout[6]_i_1/O
                         net (fo=1, routed)           0.000    18.616    secout0[6]
    SLICE_X56Y141        FDRE                                         r  secout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2496, routed)        1.488    14.910    clk_IBUF_BUFG
    SLICE_X56Y141        FDRE                                         r  secout_reg[6]/C
                         clock pessimism              0.188    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X56Y141        FDRE (Setup_fdre_C_D)        0.081    15.144    secout_reg[6]
  -------------------------------------------------------------------
                         required time                         15.144    
                         arrival time                         -18.616    
  -------------------------------------------------------------------
                         slack                                 -3.472    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 fir1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[1].g_sym_data.g_sym_data_casc.i_data_sym_casc_dly/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[1].g_mem_array[1].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.148ns (46.566%)  route 0.170ns (53.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2496, routed)        0.559     1.478    fir1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[1].g_sym_data.g_sym_data_casc.i_data_sym_casc_dly/g_buff.i_buff/aclk
    SLICE_X62Y112        FDRE                                         r  fir1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[1].g_sym_data.g_sym_data_casc.i_data_sym_casc_dly/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y112        FDRE (Prop_fdre_C_Q)         0.148     1.626 r  fir1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[1].g_sym_data.g_sym_data_casc.i_data_sym_casc_dly/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][4]/Q
                         net (fo=1, routed)           0.170     1.796    fir1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[1].g_mem_array[1].i_mem/g_packed.g_true_dual_port.i_mem/DB_IN[4]
    RAMB18_X1Y44         RAMB18E1                                     r  fir1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[1].g_mem_array[1].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2496, routed)        0.870     2.035    fir1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[1].g_mem_array[1].i_mem/g_packed.g_true_dual_port.i_mem/CLK
    RAMB18_X1Y44         RAMB18E1                                     r  fir1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[1].g_mem_array[1].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/CLKARDCLK
                         clock pessimism             -0.500     1.535    
    RAMB18_X1Y44         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[4])
                                                      0.243     1.778    fir1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[1].g_mem_array[1].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 fir2/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[0].g_sym_data.g_sym_data_casc.i_data_sym_casc_dly/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir2/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[1].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.148ns (46.566%)  route 0.170ns (53.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2496, routed)        0.566     1.485    fir2/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[0].g_sym_data.g_sym_data_casc.i_data_sym_casc_dly/g_buff.i_buff/aclk
    SLICE_X8Y112         FDRE                                         r  fir2/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[0].g_sym_data.g_sym_data_casc.i_data_sym_casc_dly/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y112         FDRE (Prop_fdre_C_Q)         0.148     1.633 r  fir2/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[0].g_sym_data.g_sym_data_casc.i_data_sym_casc_dly/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][4]/Q
                         net (fo=1, routed)           0.170     1.803    fir2/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[1].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/DB_IN[4]
    RAMB18_X0Y44         RAMB18E1                                     r  fir2/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[1].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2496, routed)        0.877     2.042    fir2/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[1].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/CLK
    RAMB18_X0Y44         RAMB18E1                                     r  fir2/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[1].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/CLKARDCLK
                         clock pessimism             -0.500     1.542    
    RAMB18_X0Y44         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[4])
                                                      0.243     1.785    fir2/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[1].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 fir1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[1].g_sym_data.g_sym_data_casc.i_data_sym_casc_dly/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[1].g_mem_array[1].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.148ns (46.457%)  route 0.171ns (53.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2496, routed)        0.559     1.478    fir1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[1].g_sym_data.g_sym_data_casc.i_data_sym_casc_dly/g_buff.i_buff/aclk
    SLICE_X62Y112        FDRE                                         r  fir1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[1].g_sym_data.g_sym_data_casc.i_data_sym_casc_dly/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y112        FDRE (Prop_fdre_C_Q)         0.148     1.626 r  fir1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[1].g_sym_data.g_sym_data_casc.i_data_sym_casc_dly/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][6]/Q
                         net (fo=1, routed)           0.171     1.797    fir1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[1].g_mem_array[1].i_mem/g_packed.g_true_dual_port.i_mem/DB_IN[6]
    RAMB18_X1Y44         RAMB18E1                                     r  fir1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[1].g_mem_array[1].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2496, routed)        0.870     2.035    fir1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[1].g_mem_array[1].i_mem/g_packed.g_true_dual_port.i_mem/CLK
    RAMB18_X1Y44         RAMB18E1                                     r  fir1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[1].g_mem_array[1].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/CLKARDCLK
                         clock pessimism             -0.500     1.535    
    RAMB18_X1Y44         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[6])
                                                      0.243     1.778    fir1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[1].g_mem_array[1].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 fir2/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[0].g_sym_data.g_sym_data_casc.i_data_sym_casc_dly/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir2/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[1].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.148ns (46.457%)  route 0.171ns (53.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2496, routed)        0.566     1.485    fir2/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[0].g_sym_data.g_sym_data_casc.i_data_sym_casc_dly/g_buff.i_buff/aclk
    SLICE_X8Y112         FDRE                                         r  fir2/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[0].g_sym_data.g_sym_data_casc.i_data_sym_casc_dly/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y112         FDRE (Prop_fdre_C_Q)         0.148     1.633 r  fir2/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[0].g_sym_data.g_sym_data_casc.i_data_sym_casc_dly/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][6]/Q
                         net (fo=1, routed)           0.171     1.804    fir2/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[1].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/DB_IN[6]
    RAMB18_X0Y44         RAMB18E1                                     r  fir2/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[1].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2496, routed)        0.877     2.042    fir2/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[1].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/CLK
    RAMB18_X0Y44         RAMB18E1                                     r  fir2/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[1].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/CLKARDCLK
                         clock pessimism             -0.500     1.542    
    RAMB18_X0Y44         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[6])
                                                      0.243     1.785    fir2/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[1].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 fir2/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[3].g_sym_data.g_sym_data_casc.i_data_sym_casc_dly/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir2/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[3].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.148ns (46.457%)  route 0.171ns (53.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2496, routed)        0.564     1.483    fir2/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[3].g_sym_data.g_sym_data_casc.i_data_sym_casc_dly/g_buff.i_buff/aclk
    SLICE_X8Y116         FDRE                                         r  fir2/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[3].g_sym_data.g_sym_data_casc.i_data_sym_casc_dly/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y116         FDRE (Prop_fdre_C_Q)         0.148     1.631 r  fir2/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[3].g_sym_data.g_sym_data_casc.i_data_sym_casc_dly/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][4]/Q
                         net (fo=1, routed)           0.171     1.802    fir2/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[3].i_mem/g_packed.g_true_dual_port.i_mem/DB_IN[4]
    RAMB18_X0Y46         RAMB18E1                                     r  fir2/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[3].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2496, routed)        0.873     2.038    fir2/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[3].i_mem/g_packed.g_true_dual_port.i_mem/CLK
    RAMB18_X0Y46         RAMB18E1                                     r  fir2/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[3].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/CLKARDCLK
                         clock pessimism             -0.500     1.538    
    RAMB18_X0Y46         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[4])
                                                      0.243     1.781    fir2/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[3].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 fir1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[4].g_sym_data.g_sym_data_casc.i_data_sym_casc_dly/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[1].g_mem_array[4].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.148ns (46.457%)  route 0.171ns (53.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2496, routed)        0.552     1.471    fir1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[4].g_sym_data.g_sym_data_casc.i_data_sym_casc_dly/g_buff.i_buff/aclk
    SLICE_X62Y121        FDRE                                         r  fir1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[4].g_sym_data.g_sym_data_casc.i_data_sym_casc_dly/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y121        FDRE (Prop_fdre_C_Q)         0.148     1.619 r  fir1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[4].g_sym_data.g_sym_data_casc.i_data_sym_casc_dly/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][4]/Q
                         net (fo=1, routed)           0.171     1.790    fir1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[1].g_mem_array[4].i_mem/g_packed.g_true_dual_port.i_mem/DB_IN[4]
    RAMB18_X1Y48         RAMB18E1                                     r  fir1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[1].g_mem_array[4].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2496, routed)        0.860     2.025    fir1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[1].g_mem_array[4].i_mem/g_packed.g_true_dual_port.i_mem/CLK
    RAMB18_X1Y48         RAMB18E1                                     r  fir1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[1].g_mem_array[4].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/CLKARDCLK
                         clock pessimism             -0.500     1.525    
    RAMB18_X1Y48         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[4])
                                                      0.243     1.768    fir1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[1].g_mem_array[4].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 fir2/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[3].g_sym_data.g_sym_data_casc.i_data_sym_casc_dly/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir2/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[3].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.148ns (46.376%)  route 0.171ns (53.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2496, routed)        0.564     1.483    fir2/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[3].g_sym_data.g_sym_data_casc.i_data_sym_casc_dly/g_buff.i_buff/aclk
    SLICE_X8Y116         FDRE                                         r  fir2/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[3].g_sym_data.g_sym_data_casc.i_data_sym_casc_dly/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y116         FDRE (Prop_fdre_C_Q)         0.148     1.631 r  fir2/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[3].g_sym_data.g_sym_data_casc.i_data_sym_casc_dly/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][5]/Q
                         net (fo=1, routed)           0.171     1.803    fir2/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[3].i_mem/g_packed.g_true_dual_port.i_mem/DB_IN[5]
    RAMB18_X0Y46         RAMB18E1                                     r  fir2/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[3].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2496, routed)        0.873     2.038    fir2/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[3].i_mem/g_packed.g_true_dual_port.i_mem/CLK
    RAMB18_X0Y46         RAMB18E1                                     r  fir2/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[3].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/CLKARDCLK
                         clock pessimism             -0.500     1.538    
    RAMB18_X0Y46         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[5])
                                                      0.242     1.780    fir2/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[3].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 fir1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[2].g_sym_data.g_sym_data_casc.i_data_sym_casc_dly/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[1].g_mem_array[2].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.148ns (46.376%)  route 0.171ns (53.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2496, routed)        0.557     1.476    fir1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[2].g_sym_data.g_sym_data_casc.i_data_sym_casc_dly/g_buff.i_buff/aclk
    SLICE_X62Y116        FDRE                                         r  fir1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[2].g_sym_data.g_sym_data_casc.i_data_sym_casc_dly/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y116        FDRE (Prop_fdre_C_Q)         0.148     1.624 r  fir1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[2].g_sym_data.g_sym_data_casc.i_data_sym_casc_dly/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][5]/Q
                         net (fo=1, routed)           0.171     1.796    fir1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[1].g_mem_array[2].i_mem/g_packed.g_true_dual_port.i_mem/DB_IN[5]
    RAMB18_X1Y46         RAMB18E1                                     r  fir1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[1].g_mem_array[2].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2496, routed)        0.866     2.031    fir1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[1].g_mem_array[2].i_mem/g_packed.g_true_dual_port.i_mem/CLK
    RAMB18_X1Y46         RAMB18E1                                     r  fir1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[1].g_mem_array[2].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/CLKARDCLK
                         clock pessimism             -0.500     1.531    
    RAMB18_X1Y46         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[5])
                                                      0.242     1.773    fir1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[1].g_mem_array[2].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 fir1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[3].g_sym_data.g_sym_data_casc.i_data_sym_casc_dly/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[3].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.164ns (40.203%)  route 0.244ns (59.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2496, routed)        0.583     1.502    fir1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[3].g_sym_data.g_sym_data_casc.i_data_sym_casc_dly/g_buff.i_buff/aclk
    SLICE_X76Y119        FDRE                                         r  fir1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[3].g_sym_data.g_sym_data_casc.i_data_sym_casc_dly/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y119        FDRE (Prop_fdre_C_Q)         0.164     1.666 r  fir1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[3].g_sym_data.g_sym_data_casc.i_data_sym_casc_dly/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][9]/Q
                         net (fo=1, routed)           0.244     1.910    fir1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[3].i_mem/g_packed.g_true_dual_port.i_mem/DB_IN[9]
    RAMB18_X2Y46         RAMB18E1                                     r  fir1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[3].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2496, routed)        0.894     2.059    fir1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[3].i_mem/g_packed.g_true_dual_port.i_mem/CLK
    RAMB18_X2Y46         RAMB18E1                                     r  fir1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[3].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/CLKARDCLK
                         clock pessimism             -0.479     1.580    
    RAMB18_X2Y46         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[9])
                                                      0.296     1.876    fir1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[3].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg
  -------------------------------------------------------------------
                         required time                         -1.876    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 fir1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[3].g_sym_data.g_sym_data_casc.i_data_sym_casc_dly/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[3].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.164ns (40.104%)  route 0.245ns (59.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2496, routed)        0.583     1.502    fir1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[3].g_sym_data.g_sym_data_casc.i_data_sym_casc_dly/g_buff.i_buff/aclk
    SLICE_X76Y119        FDRE                                         r  fir1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[3].g_sym_data.g_sym_data_casc.i_data_sym_casc_dly/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y119        FDRE (Prop_fdre_C_Q)         0.164     1.666 r  fir1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[3].g_sym_data.g_sym_data_casc.i_data_sym_casc_dly/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][8]/Q
                         net (fo=1, routed)           0.245     1.911    fir1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[3].i_mem/g_packed.g_true_dual_port.i_mem/DB_IN[8]
    RAMB18_X2Y46         RAMB18E1                                     r  fir1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[3].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2496, routed)        0.894     2.059    fir1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[3].i_mem/g_packed.g_true_dual_port.i_mem/CLK
    RAMB18_X2Y46         RAMB18E1                                     r  fir1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[3].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/CLKARDCLK
                         clock pessimism             -0.479     1.580    
    RAMB18_X2Y46         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[8])
                                                      0.296     1.876    fir1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[3].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg
  -------------------------------------------------------------------
                         required time                         -1.876    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.035    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0      XADC/inst/DCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y45   fir1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y45   fir1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y44   fir1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[1].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y44   fir1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[1].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y45   fir1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[2].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y45   fir1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[2].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y46   fir1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[3].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y46   fir1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[3].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y48   fir1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[4].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X60Y122  fir1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[4].cntrl_reg[4][8]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X60Y122  fir1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[4].cntrl_reg[4][8]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X60Y122  fir1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[4].cntrl_reg[4][9]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X60Y122  fir1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[4].cntrl_reg[4][9]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X60Y112  fir1/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][0]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X60Y112  fir1/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][0]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X60Y113  fir1/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][10]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X60Y113  fir1/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][10]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X60Y113  fir1/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][11]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X60Y113  fir1/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][11]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X60Y122  fir1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[4].cntrl_reg[4][8]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X60Y122  fir1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[4].cntrl_reg[4][8]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X60Y122  fir1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[4].cntrl_reg[4][9]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X60Y122  fir1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[4].cntrl_reg[4][9]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X60Y112  fir1/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][0]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X60Y112  fir1/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][0]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X60Y113  fir1/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][10]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X60Y113  fir1/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][10]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X60Y113  fir1/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][11]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X60Y113  fir1/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][11]_srl16/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 XADC/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_busy
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.804ns  (logic 4.811ns (54.653%)  route 3.992ns (45.347%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2496, routed)        1.606     5.208    XADC/dclk_in
    XADC_X0Y0            XADC                                         r  XADC/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_BUSY)
                                                      1.294     6.502 r  XADC/inst/BUSY
                         net (fo=1, routed)           3.992    10.494    led_busy_OBUF
    N15                  OBUF (Prop_obuf_I_O)         3.517    14.012 r  led_busy_OBUF_inst/O
                         net (fo=0)                   0.000    14.012    led_busy
    N15                                                               r  led_busy (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 byte_if/MISOr_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MISO
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.265ns  (logic 3.992ns (54.940%)  route 3.274ns (45.060%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2496, routed)        1.605     5.207    byte_if/clk_IBUF_BUFG
    SLICE_X57Y136        FDRE                                         r  byte_if/MISOr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y136        FDRE (Prop_fdre_C_Q)         0.456     5.663 r  byte_if/MISOr_reg/Q
                         net (fo=2, routed)           3.274     8.937    MISO_OBUF
    F3                   OBUFT (Prop_obuft_I_O)       3.536    12.473 r  MISO_OBUFT_inst/O
                         net (fo=0)                   0.000    12.473    MISO
    F3                                                                r  MISO (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 byte_if/SSr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MISO
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.991ns  (logic 0.965ns (48.460%)  route 1.026ns (51.540%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2496, routed)        0.584     1.503    byte_if/clk_IBUF_BUFG
    SLICE_X72Y133        FDRE                                         r  byte_if/SSr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y133        FDRE (Prop_fdre_C_Q)         0.141     1.644 r  byte_if/SSr_reg[1]/Q
                         net (fo=5, routed)           1.026     2.671    MISO_TRI
    F3                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.495 r  MISO_OBUFT_inst/O
                         net (fo=0)                   0.000     3.495    MISO
    F3                                                                r  MISO (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 XADC/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_busy
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.887ns  (logic 1.519ns (52.638%)  route 1.367ns (47.362%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2496, routed)        0.553     1.472    XADC/dclk_in
    XADC_X0Y0            XADC                                         r  XADC/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_BUSY)
                                                      0.301     1.773 r  XADC/inst/BUSY
                         net (fo=1, routed)           1.367     3.141    led_busy_OBUF
    N15                  OBUF (Prop_obuf_I_O)         1.218     4.359 r  led_busy_OBUF_inst/O
                         net (fo=0)                   0.000     4.359    led_busy
    N15                                                               r  led_busy (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           146 Endpoints
Min Delay           146 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            byte_if/data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.876ns  (logic 1.601ns (23.278%)  route 5.275ns (76.722%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.905ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=11, routed)          4.642     6.119    byte_if/rst_IBUF
    SLICE_X57Y137        LUT2 (Prop_lut2_I1_O)        0.124     6.243 r  byte_if/data[7]_i_1/O
                         net (fo=8, routed)           0.633     6.876    byte_if/data[7]_i_1_n_0
    SLICE_X55Y136        FDRE                                         r  byte_if/data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2496, routed)        1.483     4.905    byte_if/clk_IBUF_BUFG
    SLICE_X55Y136        FDRE                                         r  byte_if/data_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            byte_if/data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.813ns  (logic 1.601ns (23.492%)  route 5.213ns (76.508%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=11, routed)          4.642     6.119    byte_if/rst_IBUF
    SLICE_X57Y137        LUT2 (Prop_lut2_I1_O)        0.124     6.243 r  byte_if/data[7]_i_1/O
                         net (fo=8, routed)           0.571     6.813    byte_if/data[7]_i_1_n_0
    SLICE_X57Y139        FDRE                                         r  byte_if/data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2496, routed)        1.487     4.909    byte_if/clk_IBUF_BUFG
    SLICE_X57Y139        FDRE                                         r  byte_if/data_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            byte_if/data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.813ns  (logic 1.601ns (23.492%)  route 5.213ns (76.508%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=11, routed)          4.642     6.119    byte_if/rst_IBUF
    SLICE_X57Y137        LUT2 (Prop_lut2_I1_O)        0.124     6.243 r  byte_if/data[7]_i_1/O
                         net (fo=8, routed)           0.571     6.813    byte_if/data[7]_i_1_n_0
    SLICE_X57Y139        FDRE                                         r  byte_if/data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2496, routed)        1.487     4.909    byte_if/clk_IBUF_BUFG
    SLICE_X57Y139        FDRE                                         r  byte_if/data_reg[4]/C

Slack:                    inf
  Source:                 freqsel
                            (input port)
  Destination:            sinusoidal_phase_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.784ns  (logic 1.602ns (23.610%)  route 5.182ns (76.390%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  freqsel (IN)
                         net (fo=0)                   0.000     0.000    freqsel
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  freqsel_IBUF_inst/O
                         net (fo=22, routed)          4.114     5.592    freqsel_IBUF
    SLICE_X51Y120        LUT4 (Prop_lut4_I3_O)        0.124     5.716 r  sinusoidal_phase[11]_i_1/O
                         net (fo=12, routed)          1.068     6.784    sinusoidal_phase[11]_i_1_n_0
    SLICE_X46Y115        FDRE                                         r  sinusoidal_phase_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2496, routed)        1.491     4.913    clk_IBUF_BUFG
    SLICE_X46Y115        FDRE                                         r  sinusoidal_phase_reg[1]/C

Slack:                    inf
  Source:                 freqsel
                            (input port)
  Destination:            sinusoidal_phase_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.784ns  (logic 1.602ns (23.610%)  route 5.182ns (76.390%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  freqsel (IN)
                         net (fo=0)                   0.000     0.000    freqsel
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  freqsel_IBUF_inst/O
                         net (fo=22, routed)          4.114     5.592    freqsel_IBUF
    SLICE_X51Y120        LUT4 (Prop_lut4_I3_O)        0.124     5.716 r  sinusoidal_phase[11]_i_1/O
                         net (fo=12, routed)          1.068     6.784    sinusoidal_phase[11]_i_1_n_0
    SLICE_X46Y115        FDRE                                         r  sinusoidal_phase_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2496, routed)        1.491     4.913    clk_IBUF_BUFG
    SLICE_X46Y115        FDRE                                         r  sinusoidal_phase_reg[2]/C

Slack:                    inf
  Source:                 freqsel
                            (input port)
  Destination:            sinusoidal_phase_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.784ns  (logic 1.602ns (23.610%)  route 5.182ns (76.390%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  freqsel (IN)
                         net (fo=0)                   0.000     0.000    freqsel
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  freqsel_IBUF_inst/O
                         net (fo=22, routed)          4.114     5.592    freqsel_IBUF
    SLICE_X51Y120        LUT4 (Prop_lut4_I3_O)        0.124     5.716 r  sinusoidal_phase[11]_i_1/O
                         net (fo=12, routed)          1.068     6.784    sinusoidal_phase[11]_i_1_n_0
    SLICE_X46Y115        FDRE                                         r  sinusoidal_phase_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2496, routed)        1.491     4.913    clk_IBUF_BUFG
    SLICE_X46Y115        FDRE                                         r  sinusoidal_phase_reg[3]/C

Slack:                    inf
  Source:                 freqsel
                            (input port)
  Destination:            sinusoidal_phase_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.784ns  (logic 1.602ns (23.610%)  route 5.182ns (76.390%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  freqsel (IN)
                         net (fo=0)                   0.000     0.000    freqsel
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  freqsel_IBUF_inst/O
                         net (fo=22, routed)          4.114     5.592    freqsel_IBUF
    SLICE_X51Y120        LUT4 (Prop_lut4_I3_O)        0.124     5.716 r  sinusoidal_phase[11]_i_1/O
                         net (fo=12, routed)          1.068     6.784    sinusoidal_phase[11]_i_1_n_0
    SLICE_X46Y115        FDRE                                         r  sinusoidal_phase_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2496, routed)        1.491     4.913    clk_IBUF_BUFG
    SLICE_X46Y115        FDRE                                         r  sinusoidal_phase_reg[4]/C

Slack:                    inf
  Source:                 freqsel
                            (input port)
  Destination:            sinusoidal_phase_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.735ns  (logic 1.602ns (23.781%)  route 5.133ns (76.219%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  freqsel (IN)
                         net (fo=0)                   0.000     0.000    freqsel
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  freqsel_IBUF_inst/O
                         net (fo=22, routed)          4.114     5.592    freqsel_IBUF
    SLICE_X51Y120        LUT4 (Prop_lut4_I3_O)        0.124     5.716 r  sinusoidal_phase[11]_i_1/O
                         net (fo=12, routed)          1.019     6.735    sinusoidal_phase[11]_i_1_n_0
    SLICE_X46Y116        FDRE                                         r  sinusoidal_phase_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2496, routed)        1.490     4.912    clk_IBUF_BUFG
    SLICE_X46Y116        FDRE                                         r  sinusoidal_phase_reg[5]/C

Slack:                    inf
  Source:                 freqsel
                            (input port)
  Destination:            sinusoidal_phase_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.735ns  (logic 1.602ns (23.781%)  route 5.133ns (76.219%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  freqsel (IN)
                         net (fo=0)                   0.000     0.000    freqsel
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  freqsel_IBUF_inst/O
                         net (fo=22, routed)          4.114     5.592    freqsel_IBUF
    SLICE_X51Y120        LUT4 (Prop_lut4_I3_O)        0.124     5.716 r  sinusoidal_phase[11]_i_1/O
                         net (fo=12, routed)          1.019     6.735    sinusoidal_phase[11]_i_1_n_0
    SLICE_X46Y116        FDRE                                         r  sinusoidal_phase_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2496, routed)        1.490     4.912    clk_IBUF_BUFG
    SLICE_X46Y116        FDRE                                         r  sinusoidal_phase_reg[6]/C

Slack:                    inf
  Source:                 freqsel
                            (input port)
  Destination:            sinusoidal_phase_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.735ns  (logic 1.602ns (23.781%)  route 5.133ns (76.219%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  freqsel (IN)
                         net (fo=0)                   0.000     0.000    freqsel
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  freqsel_IBUF_inst/O
                         net (fo=22, routed)          4.114     5.592    freqsel_IBUF
    SLICE_X51Y120        LUT4 (Prop_lut4_I3_O)        0.124     5.716 r  sinusoidal_phase[11]_i_1/O
                         net (fo=12, routed)          1.019     6.735    sinusoidal_phase[11]_i_1_n_0
    SLICE_X46Y116        FDRE                                         r  sinusoidal_phase_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2496, routed)        1.490     4.912    clk_IBUF_BUFG
    SLICE_X46Y116        FDRE                                         r  sinusoidal_phase_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SS
                            (input port)
  Destination:            byte_if/SSr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.216ns  (logic 0.249ns (20.465%)  route 0.967ns (79.535%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G3                                                0.000     0.000 r  SS (IN)
                         net (fo=0)                   0.000     0.000    SS
    G3                   IBUF (Prop_ibuf_I_O)         0.249     0.249 r  SS_IBUF_inst/O
                         net (fo=1, routed)           0.967     1.216    byte_if/SSr_reg[0]_0[0]
    SLICE_X72Y133        FDRE                                         r  byte_if/SSr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2496, routed)        0.854     2.019    byte_if/clk_IBUF_BUFG
    SLICE_X72Y133        FDRE                                         r  byte_if/SSr_reg[0]/C

Slack:                    inf
  Source:                 freqsel
                            (input port)
  Destination:            coswave_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.237ns  (logic 0.290ns (23.489%)  route 0.946ns (76.511%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  freqsel (IN)
                         net (fo=0)                   0.000     0.000    freqsel
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  freqsel_IBUF_inst/O
                         net (fo=22, routed)          0.946     1.192    freqsel_IBUF
    SLICE_X31Y120        LUT5 (Prop_lut5_I3_O)        0.045     1.237 r  coswave[2]_i_1/O
                         net (fo=1, routed)           0.000     1.237    coswave[2]_i_1_n_0
    SLICE_X31Y120        FDRE                                         r  coswave_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2496, routed)        0.825     1.990    clk_IBUF_BUFG
    SLICE_X31Y120        FDRE                                         r  coswave_reg[2]/C

Slack:                    inf
  Source:                 freqsel
                            (input port)
  Destination:            coswave_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.238ns  (logic 0.290ns (23.470%)  route 0.947ns (76.530%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  freqsel (IN)
                         net (fo=0)                   0.000     0.000    freqsel
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  freqsel_IBUF_inst/O
                         net (fo=22, routed)          0.947     1.193    freqsel_IBUF
    SLICE_X31Y120        LUT5 (Prop_lut5_I3_O)        0.045     1.238 r  coswave[5]_i_1/O
                         net (fo=1, routed)           0.000     1.238    coswave[5]_i_1_n_0
    SLICE_X31Y120        FDRE                                         r  coswave_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2496, routed)        0.825     1.990    clk_IBUF_BUFG
    SLICE_X31Y120        FDRE                                         r  coswave_reg[5]/C

Slack:                    inf
  Source:                 freqsel
                            (input port)
  Destination:            coswave_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.302ns  (logic 0.290ns (22.311%)  route 1.011ns (77.689%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  freqsel (IN)
                         net (fo=0)                   0.000     0.000    freqsel
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  freqsel_IBUF_inst/O
                         net (fo=22, routed)          1.011     1.257    freqsel_IBUF
    SLICE_X34Y120        LUT5 (Prop_lut5_I3_O)        0.045     1.302 r  coswave[1]_i_1/O
                         net (fo=1, routed)           0.000     1.302    coswave[1]_i_1_n_0
    SLICE_X34Y120        FDRE                                         r  coswave_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2496, routed)        0.824     1.989    clk_IBUF_BUFG
    SLICE_X34Y120        FDRE                                         r  coswave_reg[1]/C

Slack:                    inf
  Source:                 freqsel
                            (input port)
  Destination:            coswave_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.313ns  (logic 0.290ns (22.123%)  route 1.022ns (77.877%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  freqsel (IN)
                         net (fo=0)                   0.000     0.000    freqsel
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  freqsel_IBUF_inst/O
                         net (fo=22, routed)          1.022     1.268    freqsel_IBUF
    SLICE_X34Y119        LUT5 (Prop_lut5_I3_O)        0.045     1.313 r  coswave[6]_i_1/O
                         net (fo=1, routed)           0.000     1.313    coswave[6]_i_1_n_0
    SLICE_X34Y119        FDRE                                         r  coswave_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2496, routed)        0.825     1.990    clk_IBUF_BUFG
    SLICE_X34Y119        FDRE                                         r  coswave_reg[6]/C

Slack:                    inf
  Source:                 freqsel
                            (input port)
  Destination:            coswave_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.355ns  (logic 0.290ns (21.429%)  route 1.065ns (78.571%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  freqsel (IN)
                         net (fo=0)                   0.000     0.000    freqsel
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  freqsel_IBUF_inst/O
                         net (fo=22, routed)          1.065     1.310    freqsel_IBUF
    SLICE_X33Y120        LUT5 (Prop_lut5_I3_O)        0.045     1.355 r  coswave[0]_i_1/O
                         net (fo=1, routed)           0.000     1.355    coswave[0]_i_1_n_0
    SLICE_X33Y120        FDRE                                         r  coswave_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2496, routed)        0.825     1.990    clk_IBUF_BUFG
    SLICE_X33Y120        FDRE                                         r  coswave_reg[0]/C

Slack:                    inf
  Source:                 freqsel
                            (input port)
  Destination:            coswave_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.417ns  (logic 0.290ns (20.498%)  route 1.126ns (79.502%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  freqsel (IN)
                         net (fo=0)                   0.000     0.000    freqsel
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  freqsel_IBUF_inst/O
                         net (fo=22, routed)          1.126     1.372    freqsel_IBUF
    SLICE_X30Y119        LUT5 (Prop_lut5_I3_O)        0.045     1.417 r  coswave[3]_i_1/O
                         net (fo=1, routed)           0.000     1.417    coswave[3]_i_1_n_0
    SLICE_X30Y119        FDRE                                         r  coswave_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2496, routed)        0.826     1.991    clk_IBUF_BUFG
    SLICE_X30Y119        FDRE                                         r  coswave_reg[3]/C

Slack:                    inf
  Source:                 freqsel
                            (input port)
  Destination:            coswave_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.419ns  (logic 0.290ns (20.462%)  route 1.129ns (79.538%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  freqsel (IN)
                         net (fo=0)                   0.000     0.000    freqsel
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  freqsel_IBUF_inst/O
                         net (fo=22, routed)          1.129     1.374    freqsel_IBUF
    SLICE_X31Y119        LUT5 (Prop_lut5_I3_O)        0.045     1.419 r  coswave[11]_i_1/O
                         net (fo=1, routed)           0.000     1.419    coswave[11]_i_1_n_0
    SLICE_X31Y119        FDRE                                         r  coswave_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2496, routed)        0.826     1.991    clk_IBUF_BUFG
    SLICE_X31Y119        FDRE                                         r  coswave_reg[11]/C

Slack:                    inf
  Source:                 freqsel
                            (input port)
  Destination:            coswave_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.430ns  (logic 0.290ns (20.308%)  route 1.140ns (79.692%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  freqsel (IN)
                         net (fo=0)                   0.000     0.000    freqsel
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  freqsel_IBUF_inst/O
                         net (fo=22, routed)          1.140     1.385    freqsel_IBUF
    SLICE_X33Y120        LUT5 (Prop_lut5_I3_O)        0.045     1.430 r  coswave[4]_i_1/O
                         net (fo=1, routed)           0.000     1.430    coswave[4]_i_1_n_0
    SLICE_X33Y120        FDRE                                         r  coswave_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2496, routed)        0.825     1.990    clk_IBUF_BUFG
    SLICE_X33Y120        FDRE                                         r  coswave_reg[4]/C

Slack:                    inf
  Source:                 freqsel
                            (input port)
  Destination:            coswave_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.430ns  (logic 0.290ns (20.308%)  route 1.140ns (79.692%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  freqsel (IN)
                         net (fo=0)                   0.000     0.000    freqsel
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  freqsel_IBUF_inst/O
                         net (fo=22, routed)          1.140     1.385    freqsel_IBUF
    SLICE_X33Y120        LUT5 (Prop_lut5_I3_O)        0.045     1.430 r  coswave[7]_i_1/O
                         net (fo=1, routed)           0.000     1.430    coswave[7]_i_1_n_0
    SLICE_X33Y120        FDRE                                         r  coswave_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2496, routed)        0.825     1.990    clk_IBUF_BUFG
    SLICE_X33Y120        FDRE                                         r  coswave_reg[7]/C





