Loading plugins phase: Elapsed time ==> 0s.282ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p D:\projects\ArloBot\arlobot_freesoc\freesoc.cydsn\freesoc.cyprj -d CY8C5888AXI-LP096 -s D:\projects\ArloBot\arlobot_freesoc\freesoc.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 3s.615ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.167ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  freesoc.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\projects\ArloBot\arlobot_freesoc\freesoc.cydsn\freesoc.cyprj -dcpsoc3 freesoc.v -verilog
======================================================================

======================================================================
Compiling:  freesoc.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\projects\ArloBot\arlobot_freesoc\freesoc.cydsn\freesoc.cyprj -dcpsoc3 freesoc.v -verilog
======================================================================

======================================================================
Compiling:  freesoc.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\projects\ArloBot\arlobot_freesoc\freesoc.cydsn\freesoc.cyprj -dcpsoc3 -verilog freesoc.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Tue Jun 14 11:11:02 2016


======================================================================
Compiling:  freesoc.v
Program  :   vpp
Options  :    -yv2 -q10 freesoc.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Tue Jun 14 11:11:02 2016

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cydff_v1_30\cydff_v1_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\mux_v1_10\mux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\demux_v1_10\demux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMuxSeq_v1_80\AMuxSeq_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'freesoc.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  freesoc.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\projects\ArloBot\arlobot_freesoc\freesoc.cydsn\freesoc.cyprj -dcpsoc3 -verilog freesoc.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Tue Jun 14 11:11:03 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\projects\ArloBot\arlobot_freesoc\freesoc.cydsn\codegentemp\freesoc.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'D:\projects\ArloBot\arlobot_freesoc\freesoc.cydsn\codegentemp\freesoc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMuxSeq_v1_80\AMuxSeq_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  freesoc.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\projects\ArloBot\arlobot_freesoc\freesoc.cydsn\freesoc.cyprj -dcpsoc3 -verilog freesoc.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Tue Jun 14 11:11:04 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\projects\ArloBot\arlobot_freesoc\freesoc.cydsn\codegentemp\freesoc.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'D:\projects\ArloBot\arlobot_freesoc\freesoc.cydsn\codegentemp\freesoc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMuxSeq_v1_80\AMuxSeq_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\Left_HB25_PWM:PWMUDB:km_run\
	\Left_HB25_PWM:PWMUDB:ctrl_enable\
	\Left_HB25_PWM:PWMUDB:control_7\
	\Left_HB25_PWM:PWMUDB:control_6\
	\Left_HB25_PWM:PWMUDB:control_5\
	\Left_HB25_PWM:PWMUDB:control_4\
	\Left_HB25_PWM:PWMUDB:control_3\
	\Left_HB25_PWM:PWMUDB:control_2\
	\Left_HB25_PWM:PWMUDB:control_1\
	\Left_HB25_PWM:PWMUDB:control_0\
	\Left_HB25_PWM:PWMUDB:ctrl_cmpmode2_2\
	\Left_HB25_PWM:PWMUDB:ctrl_cmpmode2_1\
	\Left_HB25_PWM:PWMUDB:ctrl_cmpmode2_0\
	\Left_HB25_PWM:PWMUDB:ctrl_cmpmode1_2\
	\Left_HB25_PWM:PWMUDB:ctrl_cmpmode1_1\
	\Left_HB25_PWM:PWMUDB:ctrl_cmpmode1_0\
	\Left_HB25_PWM:PWMUDB:capt_rising\
	\Left_HB25_PWM:PWMUDB:capt_falling\
	\Left_HB25_PWM:PWMUDB:trig_rise\
	\Left_HB25_PWM:PWMUDB:trig_fall\
	\Left_HB25_PWM:PWMUDB:sc_kill\
	\Left_HB25_PWM:PWMUDB:min_kill\
	\Left_HB25_PWM:PWMUDB:km_tc\
	\Left_HB25_PWM:PWMUDB:db_tc\
	\Left_HB25_PWM:PWMUDB:dith_sel\
	\Left_HB25_PWM:PWMUDB:compare2\
	\Left_HB25_PWM:Net_101\
	Net_7929
	Net_7930
	\Left_HB25_PWM:PWMUDB:cmp2\
	\Left_HB25_PWM:PWMUDB:MODULE_1:b_31\
	\Left_HB25_PWM:PWMUDB:MODULE_1:b_30\
	\Left_HB25_PWM:PWMUDB:MODULE_1:b_29\
	\Left_HB25_PWM:PWMUDB:MODULE_1:b_28\
	\Left_HB25_PWM:PWMUDB:MODULE_1:b_27\
	\Left_HB25_PWM:PWMUDB:MODULE_1:b_26\
	\Left_HB25_PWM:PWMUDB:MODULE_1:b_25\
	\Left_HB25_PWM:PWMUDB:MODULE_1:b_24\
	\Left_HB25_PWM:PWMUDB:MODULE_1:b_23\
	\Left_HB25_PWM:PWMUDB:MODULE_1:b_22\
	\Left_HB25_PWM:PWMUDB:MODULE_1:b_21\
	\Left_HB25_PWM:PWMUDB:MODULE_1:b_20\
	\Left_HB25_PWM:PWMUDB:MODULE_1:b_19\
	\Left_HB25_PWM:PWMUDB:MODULE_1:b_18\
	\Left_HB25_PWM:PWMUDB:MODULE_1:b_17\
	\Left_HB25_PWM:PWMUDB:MODULE_1:b_16\
	\Left_HB25_PWM:PWMUDB:MODULE_1:b_15\
	\Left_HB25_PWM:PWMUDB:MODULE_1:b_14\
	\Left_HB25_PWM:PWMUDB:MODULE_1:b_13\
	\Left_HB25_PWM:PWMUDB:MODULE_1:b_12\
	\Left_HB25_PWM:PWMUDB:MODULE_1:b_11\
	\Left_HB25_PWM:PWMUDB:MODULE_1:b_10\
	\Left_HB25_PWM:PWMUDB:MODULE_1:b_9\
	\Left_HB25_PWM:PWMUDB:MODULE_1:b_8\
	\Left_HB25_PWM:PWMUDB:MODULE_1:b_7\
	\Left_HB25_PWM:PWMUDB:MODULE_1:b_6\
	\Left_HB25_PWM:PWMUDB:MODULE_1:b_5\
	\Left_HB25_PWM:PWMUDB:MODULE_1:b_4\
	\Left_HB25_PWM:PWMUDB:MODULE_1:b_3\
	\Left_HB25_PWM:PWMUDB:MODULE_1:b_2\
	\Left_HB25_PWM:PWMUDB:MODULE_1:b_1\
	\Left_HB25_PWM:PWMUDB:MODULE_1:b_0\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_31\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_30\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_29\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_28\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_27\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_26\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_25\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_24\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:b_31\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:b_30\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:b_29\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:b_28\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:b_27\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:b_26\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:b_25\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:b_24\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:b_23\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:b_22\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:b_21\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:b_20\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:b_19\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:b_18\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:b_17\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:b_16\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:b_15\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:b_14\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:b_13\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:b_12\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:b_11\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:b_10\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:b_9\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:b_8\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:b_7\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:b_6\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:b_5\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:b_4\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:b_3\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:b_2\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:b_1\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:b_0\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_31\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_30\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_29\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_28\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_27\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_26\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_25\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_24\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_23\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_22\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_21\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_20\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_19\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_18\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_17\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_16\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_15\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_14\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_13\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_12\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_11\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_10\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_9\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_8\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_7\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_6\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_5\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_4\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_3\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_2\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_7931
	Net_7928
	\Left_HB25_PWM:Net_113\
	\Left_HB25_PWM:Net_107\
	\Left_HB25_PWM:Net_114\
	\Right_HB25_PWM:PWMUDB:km_run\
	\Right_HB25_PWM:PWMUDB:ctrl_enable\
	\Right_HB25_PWM:PWMUDB:control_7\
	\Right_HB25_PWM:PWMUDB:control_6\
	\Right_HB25_PWM:PWMUDB:control_5\
	\Right_HB25_PWM:PWMUDB:control_4\
	\Right_HB25_PWM:PWMUDB:control_3\
	\Right_HB25_PWM:PWMUDB:control_2\
	\Right_HB25_PWM:PWMUDB:control_1\
	\Right_HB25_PWM:PWMUDB:control_0\
	\Right_HB25_PWM:PWMUDB:ctrl_cmpmode2_2\
	\Right_HB25_PWM:PWMUDB:ctrl_cmpmode2_1\
	\Right_HB25_PWM:PWMUDB:ctrl_cmpmode2_0\
	\Right_HB25_PWM:PWMUDB:ctrl_cmpmode1_2\
	\Right_HB25_PWM:PWMUDB:ctrl_cmpmode1_1\
	\Right_HB25_PWM:PWMUDB:ctrl_cmpmode1_0\
	\Right_HB25_PWM:PWMUDB:capt_rising\
	\Right_HB25_PWM:PWMUDB:capt_falling\
	\Right_HB25_PWM:PWMUDB:trig_rise\
	\Right_HB25_PWM:PWMUDB:trig_fall\
	\Right_HB25_PWM:PWMUDB:sc_kill\
	\Right_HB25_PWM:PWMUDB:min_kill\
	\Right_HB25_PWM:PWMUDB:km_tc\
	\Right_HB25_PWM:PWMUDB:db_tc\
	\Right_HB25_PWM:PWMUDB:dith_sel\
	\Right_HB25_PWM:PWMUDB:compare2\
	\Right_HB25_PWM:Net_101\
	Net_7940
	Net_7941
	\Right_HB25_PWM:PWMUDB:cmp2\
	\Right_HB25_PWM:PWMUDB:MODULE_2:b_31\
	\Right_HB25_PWM:PWMUDB:MODULE_2:b_30\
	\Right_HB25_PWM:PWMUDB:MODULE_2:b_29\
	\Right_HB25_PWM:PWMUDB:MODULE_2:b_28\
	\Right_HB25_PWM:PWMUDB:MODULE_2:b_27\
	\Right_HB25_PWM:PWMUDB:MODULE_2:b_26\
	\Right_HB25_PWM:PWMUDB:MODULE_2:b_25\
	\Right_HB25_PWM:PWMUDB:MODULE_2:b_24\
	\Right_HB25_PWM:PWMUDB:MODULE_2:b_23\
	\Right_HB25_PWM:PWMUDB:MODULE_2:b_22\
	\Right_HB25_PWM:PWMUDB:MODULE_2:b_21\
	\Right_HB25_PWM:PWMUDB:MODULE_2:b_20\
	\Right_HB25_PWM:PWMUDB:MODULE_2:b_19\
	\Right_HB25_PWM:PWMUDB:MODULE_2:b_18\
	\Right_HB25_PWM:PWMUDB:MODULE_2:b_17\
	\Right_HB25_PWM:PWMUDB:MODULE_2:b_16\
	\Right_HB25_PWM:PWMUDB:MODULE_2:b_15\
	\Right_HB25_PWM:PWMUDB:MODULE_2:b_14\
	\Right_HB25_PWM:PWMUDB:MODULE_2:b_13\
	\Right_HB25_PWM:PWMUDB:MODULE_2:b_12\
	\Right_HB25_PWM:PWMUDB:MODULE_2:b_11\
	\Right_HB25_PWM:PWMUDB:MODULE_2:b_10\
	\Right_HB25_PWM:PWMUDB:MODULE_2:b_9\
	\Right_HB25_PWM:PWMUDB:MODULE_2:b_8\
	\Right_HB25_PWM:PWMUDB:MODULE_2:b_7\
	\Right_HB25_PWM:PWMUDB:MODULE_2:b_6\
	\Right_HB25_PWM:PWMUDB:MODULE_2:b_5\
	\Right_HB25_PWM:PWMUDB:MODULE_2:b_4\
	\Right_HB25_PWM:PWMUDB:MODULE_2:b_3\
	\Right_HB25_PWM:PWMUDB:MODULE_2:b_2\
	\Right_HB25_PWM:PWMUDB:MODULE_2:b_1\
	\Right_HB25_PWM:PWMUDB:MODULE_2:b_0\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_31\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_30\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_29\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_28\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_27\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_26\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_25\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_24\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:b_31\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:b_30\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:b_29\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:b_28\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:b_27\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:b_26\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:b_25\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:b_24\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:b_23\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:b_22\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:b_21\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:b_20\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:b_19\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:b_18\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:b_17\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:b_16\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:b_15\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:b_14\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:b_13\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:b_12\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:b_11\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:b_10\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:b_9\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:b_8\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:b_7\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:b_6\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:b_5\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:b_4\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:b_3\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:b_2\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:b_1\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:b_0\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_31\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_30\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_29\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_28\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_27\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_26\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_25\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_24\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_23\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_22\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_21\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_20\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_19\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_18\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_17\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_16\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_15\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_14\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_13\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_12\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_11\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_10\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_9\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_8\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_7\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_6\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_5\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_4\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_3\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_2\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\
	\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_7942
	Net_7939
	\Right_HB25_PWM:Net_113\
	\Right_HB25_PWM:Net_107\
	\Right_HB25_PWM:Net_114\
	\Left_QuadDec:Net_1129\
	\Left_QuadDec:Cnt16:Net_82\
	\Left_QuadDec:Cnt16:Net_95\
	\Left_QuadDec:Cnt16:Net_91\
	\Left_QuadDec:Cnt16:Net_102\
	\Left_QuadDec:Cnt16:CounterUDB:ctrl_cmod_2\
	\Left_QuadDec:Cnt16:CounterUDB:ctrl_cmod_1\
	\Left_QuadDec:Cnt16:CounterUDB:ctrl_cmod_0\
	\Right_QuadDec:Net_1129\
	\Right_QuadDec:Cnt16:Net_82\
	\Right_QuadDec:Cnt16:Net_95\
	\Right_QuadDec:Cnt16:Net_91\
	\Right_QuadDec:Cnt16:Net_102\
	\Right_QuadDec:Cnt16:CounterUDB:ctrl_cmod_2\
	\Right_QuadDec:Cnt16:CounterUDB:ctrl_cmod_1\
	\Right_QuadDec:Cnt16:CounterUDB:ctrl_cmod_0\
	Net_8139
	Net_8140
	Net_8141
	Net_8142
	Net_8143
	Net_8144
	Net_8132
	Net_8133
	Net_8134
	Net_8135
	Net_8136
	Net_8061
	Net_8062
	Net_8063
	Net_8064
	Net_8065
	Net_8066
	Net_8069
	Net_8070
	Net_8071
	Net_8072
	Net_8073
	\Rear_Echo_Timer:Net_260\
	Net_8155
	\Rear_Echo_Timer:Net_53\
	\Rear_Echo_Timer:TimerUDB:control_7\
	\Rear_Echo_Timer:TimerUDB:control_6\
	\Rear_Echo_Timer:TimerUDB:control_5\
	\Rear_Echo_Timer:TimerUDB:control_4\
	\Rear_Echo_Timer:TimerUDB:control_3\
	\Rear_Echo_Timer:TimerUDB:control_2\
	Net_8154
	\Rear_Echo_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:albi_1\
	\Rear_Echo_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:agbi_1\
	\Rear_Echo_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:lt_0\
	\Rear_Echo_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:gt_0\
	\Rear_Echo_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:lt_1\
	\Rear_Echo_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:gt_1\
	\Rear_Echo_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:lti_0\
	\Rear_Echo_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:gti_0\
	\Rear_Echo_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:albi_0\
	\Rear_Echo_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:agbi_0\
	\Rear_Echo_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:xneq\
	\Rear_Echo_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:xlt\
	\Rear_Echo_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:xlte\
	\Rear_Echo_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:xgt\
	\Rear_Echo_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:xgte\
	\Rear_Echo_Timer:TimerUDB:sIntCapCount:MODULE_3:lt\
	\Rear_Echo_Timer:TimerUDB:sIntCapCount:MODULE_3:gt\
	\Rear_Echo_Timer:TimerUDB:sIntCapCount:MODULE_3:gte\
	\Rear_Echo_Timer:TimerUDB:sIntCapCount:MODULE_3:lte\
	\Rear_Echo_Timer:TimerUDB:sIntCapCount:MODULE_3:neq\
	\Rear_Echo_Timer:TimerUDB:sIntCapCount:MODULE_4:g2:a0:b_1\
	\Rear_Echo_Timer:TimerUDB:sIntCapCount:MODULE_4:g2:a0:b_0\
	\Rear_Echo_Timer:TimerUDB:zeros_3\
	\Rear_Echo_Timer:TimerUDB:zeros_2\
	\Rear_Echo_Timer:Net_102\
	\Rear_Echo_Timer:Net_266\
	\Front_Echo_Timer:Net_260\
	Net_8150
	\Front_Echo_Timer:Net_53\
	\Front_Echo_Timer:TimerUDB:control_7\
	\Front_Echo_Timer:TimerUDB:control_6\
	\Front_Echo_Timer:TimerUDB:control_5\
	\Front_Echo_Timer:TimerUDB:control_4\
	\Front_Echo_Timer:TimerUDB:control_3\
	\Front_Echo_Timer:TimerUDB:control_2\
	\Front_Echo_Timer:TimerUDB:control_1\
	\Front_Echo_Timer:TimerUDB:control_0\
	\Front_Echo_Timer:TimerUDB:ctrl_ic_1\
	\Front_Echo_Timer:TimerUDB:ctrl_ic_0\
	Net_8149
	\Front_Echo_Timer:TimerUDB:zeros_3\
	\Front_Echo_Timer:TimerUDB:zeros_2\
	\Front_Echo_Timer:Net_102\
	\Front_Echo_Timer:Net_266\
	\USBUART:dma_complete_0\
	\USBUART:Net_1922\
	\USBUART:dma_complete_1\
	\USBUART:Net_1921\
	\USBUART:dma_complete_2\
	\USBUART:Net_1920\
	\USBUART:dma_complete_3\
	\USBUART:Net_1919\
	\USBUART:dma_complete_4\
	\USBUART:Net_1918\
	\USBUART:dma_complete_5\
	\USBUART:Net_1917\
	\USBUART:dma_complete_6\
	\USBUART:Net_1916\
	\USBUART:dma_complete_7\
	\USBUART:Net_1915\

    Synthesized names
	\Left_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_1_31\
	\Left_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_1_30\
	\Left_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_1_29\
	\Left_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_1_28\
	\Left_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_1_27\
	\Left_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_1_26\
	\Left_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_1_25\
	\Left_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_1_24\
	\Left_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_1_23\
	\Left_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_1_22\
	\Left_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_1_21\
	\Left_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_1_20\
	\Left_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_1_19\
	\Left_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_1_18\
	\Left_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_1_17\
	\Left_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_1_16\
	\Left_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_1_15\
	\Left_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_1_14\
	\Left_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_1_13\
	\Left_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_1_12\
	\Left_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_1_11\
	\Left_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_1_10\
	\Left_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_1_9\
	\Left_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_1_8\
	\Left_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_1_7\
	\Left_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_1_6\
	\Left_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_1_5\
	\Left_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_1_4\
	\Left_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_1_3\
	\Left_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_1_2\
	\Right_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_2_31\
	\Right_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_2_30\
	\Right_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_2_29\
	\Right_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_2_28\
	\Right_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_2_27\
	\Right_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_2_26\
	\Right_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_2_25\
	\Right_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_2_24\
	\Right_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_2_23\
	\Right_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_2_22\
	\Right_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_2_21\
	\Right_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_2_20\
	\Right_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_2_19\
	\Right_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_2_18\
	\Right_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_2_17\
	\Right_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_2_16\
	\Right_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_2_15\
	\Right_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_2_14\
	\Right_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_2_13\
	\Right_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_2_12\
	\Right_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_2_11\
	\Right_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_2_10\
	\Right_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_2_9\
	\Right_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_2_8\
	\Right_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_2_7\
	\Right_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_2_6\
	\Right_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_2_5\
	\Right_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_2_4\
	\Right_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_2_3\
	\Right_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_2_2\

Deleted 396 User equations/components.
Deleted 60 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__Left_HB25_PWM_Pin_net_0
Aliasing tmpOE__Left_HB25_Enable_Pin_net_0 to tmpOE__Left_HB25_PWM_Pin_net_0
Aliasing Net_1582 to tmpOE__Left_HB25_PWM_Pin_net_0
Aliasing \Left_HB25_PWM:PWMUDB:hwCapture\ to zero
Aliasing \Left_HB25_PWM:PWMUDB:hwEnable\ to tmpOE__bufoe_1_net_0
Aliasing \Left_HB25_PWM:PWMUDB:trig_out\ to tmpOE__Left_HB25_PWM_Pin_net_0
Aliasing \Left_HB25_PWM:PWMUDB:runmode_enable\\R\ to zero
Aliasing \Left_HB25_PWM:PWMUDB:runmode_enable\\S\ to zero
Aliasing \Left_HB25_PWM:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \Left_HB25_PWM:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \Left_HB25_PWM:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \Left_HB25_PWM:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \Left_HB25_PWM:PWMUDB:final_kill\ to tmpOE__Left_HB25_PWM_Pin_net_0
Aliasing \Left_HB25_PWM:PWMUDB:dith_count_1\\R\ to zero
Aliasing \Left_HB25_PWM:PWMUDB:dith_count_1\\S\ to zero
Aliasing \Left_HB25_PWM:PWMUDB:dith_count_0\\R\ to zero
Aliasing \Left_HB25_PWM:PWMUDB:dith_count_0\\S\ to zero
Aliasing \Left_HB25_PWM:PWMUDB:cs_addr_0\ to zero
Aliasing \Left_HB25_PWM:PWMUDB:pwm1_i\ to zero
Aliasing \Left_HB25_PWM:PWMUDB:pwm2_i\ to zero
Aliasing \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_23\ to zero
Aliasing \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_22\ to zero
Aliasing \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_21\ to zero
Aliasing \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_20\ to zero
Aliasing \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_19\ to zero
Aliasing \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_18\ to zero
Aliasing \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_17\ to zero
Aliasing \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_16\ to zero
Aliasing \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_15\ to zero
Aliasing \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_14\ to zero
Aliasing \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_13\ to zero
Aliasing \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_12\ to zero
Aliasing \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_11\ to zero
Aliasing \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_10\ to zero
Aliasing \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_9\ to zero
Aliasing \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_8\ to zero
Aliasing \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_7\ to zero
Aliasing \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_6\ to zero
Aliasing \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_5\ to zero
Aliasing \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_4\ to zero
Aliasing \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_3\ to zero
Aliasing \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_2\ to zero
Aliasing \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Left_HB25_PWM_Pin_net_0
Aliasing tmpOE__Right_HB25_PWM_Pin_net_0 to tmpOE__Left_HB25_PWM_Pin_net_0
Aliasing tmpOE__Right_HB25_Enable_Pin_net_0 to tmpOE__Left_HB25_PWM_Pin_net_0
Aliasing Net_52 to tmpOE__Left_HB25_PWM_Pin_net_0
Aliasing \Right_HB25_PWM:PWMUDB:hwCapture\ to zero
Aliasing \Right_HB25_PWM:PWMUDB:hwEnable\ to tmpOE__bufoe_2_net_0
Aliasing \Right_HB25_PWM:PWMUDB:trig_out\ to tmpOE__Left_HB25_PWM_Pin_net_0
Aliasing \Right_HB25_PWM:PWMUDB:runmode_enable\\R\ to zero
Aliasing \Right_HB25_PWM:PWMUDB:runmode_enable\\S\ to zero
Aliasing \Right_HB25_PWM:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \Right_HB25_PWM:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \Right_HB25_PWM:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \Right_HB25_PWM:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \Right_HB25_PWM:PWMUDB:final_kill\ to tmpOE__Left_HB25_PWM_Pin_net_0
Aliasing \Right_HB25_PWM:PWMUDB:dith_count_1\\R\ to zero
Aliasing \Right_HB25_PWM:PWMUDB:dith_count_1\\S\ to zero
Aliasing \Right_HB25_PWM:PWMUDB:dith_count_0\\R\ to zero
Aliasing \Right_HB25_PWM:PWMUDB:dith_count_0\\S\ to zero
Aliasing \Right_HB25_PWM:PWMUDB:cs_addr_0\ to zero
Aliasing \Right_HB25_PWM:PWMUDB:pwm1_i\ to zero
Aliasing \Right_HB25_PWM:PWMUDB:pwm2_i\ to zero
Aliasing \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_23\ to zero
Aliasing \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_22\ to zero
Aliasing \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_21\ to zero
Aliasing \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_20\ to zero
Aliasing \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_19\ to zero
Aliasing \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_18\ to zero
Aliasing \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_17\ to zero
Aliasing \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_16\ to zero
Aliasing \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_15\ to zero
Aliasing \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_14\ to zero
Aliasing \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_13\ to zero
Aliasing \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_12\ to zero
Aliasing \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_11\ to zero
Aliasing \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_10\ to zero
Aliasing \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_9\ to zero
Aliasing \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_8\ to zero
Aliasing \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_7\ to zero
Aliasing \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_6\ to zero
Aliasing \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_5\ to zero
Aliasing \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_4\ to zero
Aliasing \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_3\ to zero
Aliasing \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_2\ to zero
Aliasing \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Left_HB25_PWM_Pin_net_0
Aliasing tmpOE__Left_Encoder_A_net_0 to tmpOE__Left_HB25_PWM_Pin_net_0
Aliasing tmpOE__Left_Encoder_B_net_0 to tmpOE__Left_HB25_PWM_Pin_net_0
Aliasing \Left_QuadDec:Cnt16:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \Left_QuadDec:Cnt16:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \Left_QuadDec:Cnt16:CounterUDB:capt_rising\ to zero
Aliasing \Left_QuadDec:Cnt16:CounterUDB:underflow\ to \Left_QuadDec:Cnt16:CounterUDB:status_1\
Aliasing \Left_QuadDec:Cnt16:CounterUDB:tc_i\ to \Left_QuadDec:Cnt16:CounterUDB:reload_tc\
Aliasing \Left_QuadDec:bQuadDec:status_4\ to zero
Aliasing \Left_QuadDec:bQuadDec:status_5\ to zero
Aliasing \Left_QuadDec:bQuadDec:status_6\ to zero
Aliasing \Left_QuadDec:Net_1229\ to tmpOE__Left_HB25_PWM_Pin_net_0
Aliasing tmpOE__Right_Encoder_A_net_0 to tmpOE__Left_HB25_PWM_Pin_net_0
Aliasing tmpOE__Right_Encoder_B_net_0 to tmpOE__Left_HB25_PWM_Pin_net_0
Aliasing \Right_QuadDec:Cnt16:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \Right_QuadDec:Cnt16:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \Right_QuadDec:Cnt16:CounterUDB:capt_rising\ to zero
Aliasing \Right_QuadDec:Cnt16:CounterUDB:underflow\ to \Right_QuadDec:Cnt16:CounterUDB:status_1\
Aliasing \Right_QuadDec:Cnt16:CounterUDB:tc_i\ to \Right_QuadDec:Cnt16:CounterUDB:reload_tc\
Aliasing \Right_QuadDec:bQuadDec:status_4\ to zero
Aliasing \Right_QuadDec:bQuadDec:status_5\ to zero
Aliasing \Right_QuadDec:bQuadDec:status_6\ to zero
Aliasing \Right_QuadDec:Net_1229\ to tmpOE__Left_HB25_PWM_Pin_net_0
Aliasing \EZI2C_Slave:Net_128\ to zero
Aliasing \EZI2C_Slave:Net_190\ to tmpOE__Left_HB25_PWM_Pin_net_0
Aliasing \EZI2C_Slave:Net_145\ to tmpOE__Left_HB25_PWM_Pin_net_0
Aliasing tmpOE__I2C_SDA_net_0 to tmpOE__Left_HB25_PWM_Pin_net_0
Aliasing tmpOE__I2C_SCL_net_0 to tmpOE__Left_HB25_PWM_Pin_net_0
Aliasing tmpOE__Mainloop_Pin_net_0 to tmpOE__Left_HB25_PWM_Pin_net_0
Aliasing tmpOE__Front_Echo_Pin_0_net_0 to tmpOE__Left_HB25_PWM_Pin_net_0
Aliasing tmpOE__Front_Trigger_0_net_0 to tmpOE__Left_HB25_PWM_Pin_net_0
Aliasing \Front_Trigger_Reg:clk\ to zero
Aliasing \Front_Trigger_Reg:rst\ to zero
Aliasing \Front_Trigger_Select_Reg:clk\ to zero
Aliasing \Front_Trigger_Select_Reg:rst\ to zero
Aliasing tmpOE__Front_Trigger_1_net_0 to tmpOE__Left_HB25_PWM_Pin_net_0
Aliasing tmpOE__Front_Trigger_2_net_0 to tmpOE__Left_HB25_PWM_Pin_net_0
Aliasing tmpOE__Front_Trigger_3_net_0 to tmpOE__Left_HB25_PWM_Pin_net_0
Aliasing tmpOE__Front_Trigger_4_net_0 to tmpOE__Left_HB25_PWM_Pin_net_0
Aliasing tmpOE__Front_Trigger_5_net_0 to tmpOE__Left_HB25_PWM_Pin_net_0
Aliasing tmpOE__Front_Trigger_6_net_0 to tmpOE__Left_HB25_PWM_Pin_net_0
Aliasing tmpOE__Front_Trigger_7_net_0 to tmpOE__Left_HB25_PWM_Pin_net_0
Aliasing tmpOE__Rear_Trigger_0_net_0 to tmpOE__Left_HB25_PWM_Pin_net_0
Aliasing \Rear_Trigger_Reg:clk\ to zero
Aliasing \Rear_Trigger_Reg:rst\ to zero
Aliasing \Rear_Trigger_Select_Reg:clk\ to zero
Aliasing \Rear_Trigger_Select_Reg:rst\ to zero
Aliasing tmpOE__Rear_Trigger_1_net_0 to tmpOE__Left_HB25_PWM_Pin_net_0
Aliasing tmpOE__Rear_Trigger_2_net_0 to tmpOE__Left_HB25_PWM_Pin_net_0
Aliasing tmpOE__Rear_Trigger_3_net_0 to tmpOE__Left_HB25_PWM_Pin_net_0
Aliasing tmpOE__Rear_Trigger_4_net_0 to tmpOE__Left_HB25_PWM_Pin_net_0
Aliasing tmpOE__Rear_Trigger_5_net_0 to tmpOE__Left_HB25_PWM_Pin_net_0
Aliasing tmpOE__Rear_Trigger_6_net_0 to tmpOE__Left_HB25_PWM_Pin_net_0
Aliasing tmpOE__Rear_Trigger_7_net_0 to tmpOE__Left_HB25_PWM_Pin_net_0
Aliasing tmpOE__Rear_Echo_Pin_0_net_0 to tmpOE__Left_HB25_PWM_Pin_net_0
Aliasing \Rear_Echo_Timer:TimerUDB:ctrl_enable\ to tmpOE__Left_HB25_PWM_Pin_net_0
Aliasing \Rear_Echo_Timer:TimerUDB:ctrl_ten\ to tmpOE__Left_HB25_PWM_Pin_net_0
Aliasing \Rear_Echo_Timer:TimerUDB:control_1\ to zero
Aliasing \Rear_Echo_Timer:TimerUDB:control_0\ to zero
Aliasing \Rear_Echo_Timer:TimerUDB:ctrl_cmode_1\ to tmpOE__Left_HB25_PWM_Pin_net_0
Aliasing \Rear_Echo_Timer:TimerUDB:ctrl_cmode_0\ to zero
Aliasing \Rear_Echo_Timer:TimerUDB:ctrl_tmode_1\ to zero
Aliasing \Rear_Echo_Timer:TimerUDB:ctrl_tmode_0\ to tmpOE__Left_HB25_PWM_Pin_net_0
Aliasing \Rear_Echo_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:aeqb_0\ to tmpOE__Left_HB25_PWM_Pin_net_0
Aliasing MODIN5_1 to MODIN3_1
Aliasing MODIN5_0 to MODIN3_0
Aliasing \Rear_Echo_Timer:TimerUDB:sIntCapCount:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Left_HB25_PWM_Pin_net_0
Aliasing \Rear_Echo_Timer:TimerUDB:status_6\ to zero
Aliasing \Rear_Echo_Timer:TimerUDB:status_5\ to zero
Aliasing \Rear_Echo_Timer:TimerUDB:status_4\ to zero
Aliasing \Rear_Echo_Timer:TimerUDB:status_0\ to \Rear_Echo_Timer:TimerUDB:tc_i\
Aliasing \Front_Echo_Timer:TimerUDB:ctrl_enable\ to tmpOE__Left_HB25_PWM_Pin_net_0
Aliasing \Front_Echo_Timer:TimerUDB:ctrl_ten\ to tmpOE__Left_HB25_PWM_Pin_net_0
Aliasing \Front_Echo_Timer:TimerUDB:ctrl_cmode_1\ to tmpOE__Left_HB25_PWM_Pin_net_0
Aliasing \Front_Echo_Timer:TimerUDB:ctrl_cmode_0\ to zero
Aliasing \Front_Echo_Timer:TimerUDB:ctrl_tmode_1\ to zero
Aliasing \Front_Echo_Timer:TimerUDB:ctrl_tmode_0\ to tmpOE__Left_HB25_PWM_Pin_net_0
Aliasing \Front_Echo_Timer:TimerUDB:status_6\ to zero
Aliasing \Front_Echo_Timer:TimerUDB:status_5\ to zero
Aliasing \Front_Echo_Timer:TimerUDB:status_4\ to zero
Aliasing \Front_Echo_Timer:TimerUDB:status_0\ to \Front_Echo_Timer:TimerUDB:tc_i\
Aliasing tmpOE__Front_Echo_Pin_1_net_0 to tmpOE__Left_HB25_PWM_Pin_net_0
Aliasing tmpOE__Front_Echo_Pin_2_net_0 to tmpOE__Left_HB25_PWM_Pin_net_0
Aliasing tmpOE__Front_Echo_Pin_3_net_0 to tmpOE__Left_HB25_PWM_Pin_net_0
Aliasing tmpOE__Front_Echo_Pin_4_net_0 to tmpOE__Left_HB25_PWM_Pin_net_0
Aliasing tmpOE__Front_Echo_Pin_5_net_0 to tmpOE__Left_HB25_PWM_Pin_net_0
Aliasing tmpOE__Front_Echo_Pin_6_net_0 to tmpOE__Left_HB25_PWM_Pin_net_0
Aliasing tmpOE__Front_Echo_Pin_7_net_0 to tmpOE__Left_HB25_PWM_Pin_net_0
Aliasing tmpOE__Rear_Echo_Pin_1_net_0 to tmpOE__Left_HB25_PWM_Pin_net_0
Aliasing tmpOE__Rear_Echo_Pin_2_net_0 to tmpOE__Left_HB25_PWM_Pin_net_0
Aliasing tmpOE__Rear_Echo_Pin_3_net_0 to tmpOE__Left_HB25_PWM_Pin_net_0
Aliasing tmpOE__Rear_Echo_Pin_4_net_0 to tmpOE__Left_HB25_PWM_Pin_net_0
Aliasing tmpOE__Rear_Echo_Pin_5_net_0 to tmpOE__Left_HB25_PWM_Pin_net_0
Aliasing tmpOE__Rear_Echo_Pin_6_net_0 to tmpOE__Left_HB25_PWM_Pin_net_0
Aliasing tmpOE__Rear_Echo_Pin_7_net_0 to tmpOE__Left_HB25_PWM_Pin_net_0
Aliasing \Front_ADC_SAR:vp_ctl_0\ to zero
Aliasing \Front_ADC_SAR:vp_ctl_2\ to zero
Aliasing \Front_ADC_SAR:vn_ctl_1\ to zero
Aliasing \Front_ADC_SAR:vn_ctl_3\ to zero
Aliasing \Front_ADC_SAR:vp_ctl_1\ to zero
Aliasing \Front_ADC_SAR:vp_ctl_3\ to zero
Aliasing \Front_ADC_SAR:vn_ctl_0\ to zero
Aliasing \Front_ADC_SAR:vn_ctl_2\ to zero
Aliasing \Front_ADC_SAR:soc\ to zero
Aliasing \Front_ADC_SAR:Net_381\ to zero
Aliasing tmpOE__Infrared_Pin_0_net_0 to tmpOE__Left_HB25_PWM_Pin_net_0
Aliasing tmpOE__Infrared_Pin_1_net_0 to tmpOE__Left_HB25_PWM_Pin_net_0
Aliasing tmpOE__Infrared_Pin_2_net_0 to tmpOE__Left_HB25_PWM_Pin_net_0
Aliasing tmpOE__Infrared_Pin_3_net_0 to tmpOE__Left_HB25_PWM_Pin_net_0
Aliasing tmpOE__Infrared_Pin_4_net_0 to tmpOE__Left_HB25_PWM_Pin_net_0
Aliasing tmpOE__Infrared_Pin_5_net_0 to tmpOE__Left_HB25_PWM_Pin_net_0
Aliasing tmpOE__Infrared_Pin_6_net_0 to tmpOE__Left_HB25_PWM_Pin_net_0
Aliasing tmpOE__Infrared_Pin_7_net_0 to tmpOE__Left_HB25_PWM_Pin_net_0
Aliasing \Rear_ADC_SAR:vp_ctl_0\ to zero
Aliasing \Rear_ADC_SAR:vp_ctl_2\ to zero
Aliasing \Rear_ADC_SAR:vn_ctl_1\ to zero
Aliasing \Rear_ADC_SAR:vn_ctl_3\ to zero
Aliasing \Rear_ADC_SAR:vp_ctl_1\ to zero
Aliasing \Rear_ADC_SAR:vp_ctl_3\ to zero
Aliasing \Rear_ADC_SAR:vn_ctl_0\ to zero
Aliasing \Rear_ADC_SAR:vn_ctl_2\ to zero
Aliasing \Rear_ADC_SAR:soc\ to zero
Aliasing \Rear_ADC_SAR:Net_381\ to zero
Aliasing tmpOE__Infrared_Pin_8_net_0 to tmpOE__Left_HB25_PWM_Pin_net_0
Aliasing tmpOE__Infrared_Pin_9_net_0 to tmpOE__Left_HB25_PWM_Pin_net_0
Aliasing tmpOE__Infrared_Pin_10_net_0 to tmpOE__Left_HB25_PWM_Pin_net_0
Aliasing tmpOE__Infrared_Pin_11_net_0 to tmpOE__Left_HB25_PWM_Pin_net_0
Aliasing tmpOE__Infrared_Pin_12_net_0 to tmpOE__Left_HB25_PWM_Pin_net_0
Aliasing tmpOE__Infrared_Pin_13_net_0 to tmpOE__Left_HB25_PWM_Pin_net_0
Aliasing tmpOE__Infrared_Pin_14_net_0 to tmpOE__Left_HB25_PWM_Pin_net_0
Aliasing tmpOE__Infrared_Pin_15_net_0 to tmpOE__Left_HB25_PWM_Pin_net_0
Aliasing \USBUART:tmpOE__Dm_net_0\ to tmpOE__Left_HB25_PWM_Pin_net_0
Aliasing \USBUART:tmpOE__Dp_net_0\ to tmpOE__Left_HB25_PWM_Pin_net_0
Aliasing \Left_HB25_PWM:PWMUDB:min_kill_reg\\D\ to tmpOE__Left_HB25_PWM_Pin_net_0
Aliasing \Left_HB25_PWM:PWMUDB:prevCapture\\D\ to zero
Aliasing \Left_HB25_PWM:PWMUDB:trig_last\\D\ to zero
Aliasing \Left_HB25_PWM:PWMUDB:ltch_kill_reg\\D\ to tmpOE__Left_HB25_PWM_Pin_net_0
Aliasing \Right_HB25_PWM:PWMUDB:min_kill_reg\\D\ to tmpOE__Left_HB25_PWM_Pin_net_0
Aliasing \Right_HB25_PWM:PWMUDB:prevCapture\\D\ to zero
Aliasing \Right_HB25_PWM:PWMUDB:trig_last\\D\ to zero
Aliasing \Right_HB25_PWM:PWMUDB:ltch_kill_reg\\D\ to tmpOE__Left_HB25_PWM_Pin_net_0
Aliasing \Left_QuadDec:Cnt16:CounterUDB:prevCapture\\D\ to zero
Aliasing \Left_QuadDec:Cnt16:CounterUDB:cmp_out_reg_i\\D\ to \Left_QuadDec:Cnt16:CounterUDB:prevCompare\\D\
Aliasing \Right_QuadDec:Cnt16:CounterUDB:prevCapture\\D\ to zero
Aliasing \Right_QuadDec:Cnt16:CounterUDB:cmp_out_reg_i\\D\ to \Right_QuadDec:Cnt16:CounterUDB:prevCompare\\D\
Aliasing \Rear_Echo_Timer:TimerUDB:capture_last\\D\ to \Rear_Echo_Timer:TimerUDB:hwEnable\
Aliasing \Rear_Echo_Timer:TimerUDB:trig_last\\D\ to \Rear_Echo_Timer:TimerUDB:hwEnable\
Aliasing \Front_Echo_Timer:TimerUDB:capture_last\\D\ to \Front_Echo_Timer:TimerUDB:hwEnable\
Aliasing \Front_Echo_Timer:TimerUDB:capture_out_reg_i\\D\ to \Front_Echo_Timer:TimerUDB:capt_fifo_load_int\
Aliasing \Front_Echo_Timer:TimerUDB:trig_last\\D\ to \Front_Echo_Timer:TimerUDB:hwEnable\
Removing Lhs of wire one[6] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Lhs of wire tmpOE__Left_HB25_Enable_Pin_net_0[9] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Rhs of wire Net_1537[26] = \Left_HB25_PWM:Net_96\[180]
Removing Rhs of wire Net_1537[26] = \Left_HB25_PWM:PWMUDB:pwm_i_reg\[172]
Removing Rhs of wire tmpOE__bufoe_1_net_0[27] = Net_946[29]
Removing Rhs of wire tmpOE__bufoe_1_net_0[27] = cydff_1[30]
Removing Lhs of wire Net_1582[31] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Lhs of wire \Left_HB25_PWM:PWMUDB:hwCapture\[55] = zero[2]
Removing Lhs of wire \Left_HB25_PWM:PWMUDB:hwEnable\[56] = tmpOE__bufoe_1_net_0[27]
Removing Lhs of wire \Left_HB25_PWM:PWMUDB:trig_out\[60] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Lhs of wire \Left_HB25_PWM:PWMUDB:runmode_enable\\R\[62] = zero[2]
Removing Lhs of wire \Left_HB25_PWM:PWMUDB:runmode_enable\\S\[63] = zero[2]
Removing Lhs of wire \Left_HB25_PWM:PWMUDB:final_enable\[64] = \Left_HB25_PWM:PWMUDB:runmode_enable\[61]
Removing Lhs of wire \Left_HB25_PWM:PWMUDB:ltch_kill_reg\\R\[68] = zero[2]
Removing Lhs of wire \Left_HB25_PWM:PWMUDB:ltch_kill_reg\\S\[69] = zero[2]
Removing Lhs of wire \Left_HB25_PWM:PWMUDB:min_kill_reg\\R\[70] = zero[2]
Removing Lhs of wire \Left_HB25_PWM:PWMUDB:min_kill_reg\\S\[71] = zero[2]
Removing Lhs of wire \Left_HB25_PWM:PWMUDB:final_kill\[74] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Lhs of wire \Left_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_1_1\[78] = \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_1\[344]
Removing Lhs of wire \Left_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_1_0\[80] = \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_0\[345]
Removing Lhs of wire \Left_HB25_PWM:PWMUDB:dith_count_1\\R\[81] = zero[2]
Removing Lhs of wire \Left_HB25_PWM:PWMUDB:dith_count_1\\S\[82] = zero[2]
Removing Lhs of wire \Left_HB25_PWM:PWMUDB:dith_count_0\\R\[83] = zero[2]
Removing Lhs of wire \Left_HB25_PWM:PWMUDB:dith_count_0\\S\[84] = zero[2]
Removing Lhs of wire \Left_HB25_PWM:PWMUDB:cs_addr_2\[86] = \Left_HB25_PWM:PWMUDB:tc_i\[66]
Removing Lhs of wire \Left_HB25_PWM:PWMUDB:cs_addr_1\[87] = \Left_HB25_PWM:PWMUDB:runmode_enable\[61]
Removing Lhs of wire \Left_HB25_PWM:PWMUDB:cs_addr_0\[88] = zero[2]
Removing Lhs of wire \Left_HB25_PWM:PWMUDB:pwm1_i\[175] = zero[2]
Removing Lhs of wire \Left_HB25_PWM:PWMUDB:pwm2_i\[177] = zero[2]
Removing Rhs of wire \Left_HB25_PWM:PWMUDB:pwm_temp\[183] = \Left_HB25_PWM:PWMUDB:cmp1\[184]
Removing Lhs of wire \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_23\[226] = zero[2]
Removing Lhs of wire \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_22\[227] = zero[2]
Removing Lhs of wire \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_21\[228] = zero[2]
Removing Lhs of wire \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_20\[229] = zero[2]
Removing Lhs of wire \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_19\[230] = zero[2]
Removing Lhs of wire \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_18\[231] = zero[2]
Removing Lhs of wire \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_17\[232] = zero[2]
Removing Lhs of wire \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_16\[233] = zero[2]
Removing Lhs of wire \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_15\[234] = zero[2]
Removing Lhs of wire \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_14\[235] = zero[2]
Removing Lhs of wire \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_13\[236] = zero[2]
Removing Lhs of wire \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_12\[237] = zero[2]
Removing Lhs of wire \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_11\[238] = zero[2]
Removing Lhs of wire \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_10\[239] = zero[2]
Removing Lhs of wire \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_9\[240] = zero[2]
Removing Lhs of wire \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_8\[241] = zero[2]
Removing Lhs of wire \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_7\[242] = zero[2]
Removing Lhs of wire \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_6\[243] = zero[2]
Removing Lhs of wire \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_5\[244] = zero[2]
Removing Lhs of wire \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_4\[245] = zero[2]
Removing Lhs of wire \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_3\[246] = zero[2]
Removing Lhs of wire \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_2\[247] = zero[2]
Removing Lhs of wire \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_1\[248] = \Left_HB25_PWM:PWMUDB:MODIN1_1\[249]
Removing Lhs of wire \Left_HB25_PWM:PWMUDB:MODIN1_1\[249] = \Left_HB25_PWM:PWMUDB:dith_count_1\[77]
Removing Lhs of wire \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_0\[250] = \Left_HB25_PWM:PWMUDB:MODIN1_0\[251]
Removing Lhs of wire \Left_HB25_PWM:PWMUDB:MODIN1_0\[251] = \Left_HB25_PWM:PWMUDB:dith_count_0\[79]
Removing Lhs of wire \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[383] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Lhs of wire \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[384] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Lhs of wire tmpOE__Right_HB25_PWM_Pin_net_0[394] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Lhs of wire tmpOE__Right_HB25_Enable_Pin_net_0[400] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Rhs of wire Net_39[417] = \Right_HB25_PWM:Net_96\[570]
Removing Rhs of wire Net_39[417] = \Right_HB25_PWM:PWMUDB:pwm_i_reg\[562]
Removing Rhs of wire tmpOE__bufoe_2_net_0[418] = Net_50[420]
Removing Rhs of wire tmpOE__bufoe_2_net_0[418] = cydff_2[421]
Removing Lhs of wire Net_52[422] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Lhs of wire \Right_HB25_PWM:PWMUDB:hwCapture\[445] = zero[2]
Removing Lhs of wire \Right_HB25_PWM:PWMUDB:hwEnable\[446] = tmpOE__bufoe_2_net_0[418]
Removing Lhs of wire \Right_HB25_PWM:PWMUDB:trig_out\[450] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Lhs of wire \Right_HB25_PWM:PWMUDB:runmode_enable\\R\[452] = zero[2]
Removing Lhs of wire \Right_HB25_PWM:PWMUDB:runmode_enable\\S\[453] = zero[2]
Removing Lhs of wire \Right_HB25_PWM:PWMUDB:final_enable\[454] = \Right_HB25_PWM:PWMUDB:runmode_enable\[451]
Removing Lhs of wire \Right_HB25_PWM:PWMUDB:ltch_kill_reg\\R\[458] = zero[2]
Removing Lhs of wire \Right_HB25_PWM:PWMUDB:ltch_kill_reg\\S\[459] = zero[2]
Removing Lhs of wire \Right_HB25_PWM:PWMUDB:min_kill_reg\\R\[460] = zero[2]
Removing Lhs of wire \Right_HB25_PWM:PWMUDB:min_kill_reg\\S\[461] = zero[2]
Removing Lhs of wire \Right_HB25_PWM:PWMUDB:final_kill\[464] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Lhs of wire \Right_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_2_1\[468] = \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_1\[734]
Removing Lhs of wire \Right_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_2_0\[470] = \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_0\[735]
Removing Lhs of wire \Right_HB25_PWM:PWMUDB:dith_count_1\\R\[471] = zero[2]
Removing Lhs of wire \Right_HB25_PWM:PWMUDB:dith_count_1\\S\[472] = zero[2]
Removing Lhs of wire \Right_HB25_PWM:PWMUDB:dith_count_0\\R\[473] = zero[2]
Removing Lhs of wire \Right_HB25_PWM:PWMUDB:dith_count_0\\S\[474] = zero[2]
Removing Lhs of wire \Right_HB25_PWM:PWMUDB:cs_addr_2\[476] = \Right_HB25_PWM:PWMUDB:tc_i\[456]
Removing Lhs of wire \Right_HB25_PWM:PWMUDB:cs_addr_1\[477] = \Right_HB25_PWM:PWMUDB:runmode_enable\[451]
Removing Lhs of wire \Right_HB25_PWM:PWMUDB:cs_addr_0\[478] = zero[2]
Removing Lhs of wire \Right_HB25_PWM:PWMUDB:pwm1_i\[565] = zero[2]
Removing Lhs of wire \Right_HB25_PWM:PWMUDB:pwm2_i\[567] = zero[2]
Removing Rhs of wire \Right_HB25_PWM:PWMUDB:pwm_temp\[573] = \Right_HB25_PWM:PWMUDB:cmp1\[574]
Removing Lhs of wire \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_23\[616] = zero[2]
Removing Lhs of wire \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_22\[617] = zero[2]
Removing Lhs of wire \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_21\[618] = zero[2]
Removing Lhs of wire \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_20\[619] = zero[2]
Removing Lhs of wire \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_19\[620] = zero[2]
Removing Lhs of wire \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_18\[621] = zero[2]
Removing Lhs of wire \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_17\[622] = zero[2]
Removing Lhs of wire \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_16\[623] = zero[2]
Removing Lhs of wire \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_15\[624] = zero[2]
Removing Lhs of wire \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_14\[625] = zero[2]
Removing Lhs of wire \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_13\[626] = zero[2]
Removing Lhs of wire \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_12\[627] = zero[2]
Removing Lhs of wire \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_11\[628] = zero[2]
Removing Lhs of wire \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_10\[629] = zero[2]
Removing Lhs of wire \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_9\[630] = zero[2]
Removing Lhs of wire \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_8\[631] = zero[2]
Removing Lhs of wire \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_7\[632] = zero[2]
Removing Lhs of wire \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_6\[633] = zero[2]
Removing Lhs of wire \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_5\[634] = zero[2]
Removing Lhs of wire \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_4\[635] = zero[2]
Removing Lhs of wire \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_3\[636] = zero[2]
Removing Lhs of wire \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_2\[637] = zero[2]
Removing Lhs of wire \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_1\[638] = \Right_HB25_PWM:PWMUDB:MODIN2_1\[639]
Removing Lhs of wire \Right_HB25_PWM:PWMUDB:MODIN2_1\[639] = \Right_HB25_PWM:PWMUDB:dith_count_1\[467]
Removing Lhs of wire \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_0\[640] = \Right_HB25_PWM:PWMUDB:MODIN2_0\[641]
Removing Lhs of wire \Right_HB25_PWM:PWMUDB:MODIN2_0\[641] = \Right_HB25_PWM:PWMUDB:dith_count_0\[469]
Removing Lhs of wire \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[773] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Lhs of wire \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[774] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Lhs of wire tmpOE__Left_Encoder_A_net_0[782] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Lhs of wire tmpOE__Left_Encoder_B_net_0[788] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Rhs of wire \Left_QuadDec:Net_1275\[797] = \Left_QuadDec:Cnt16:Net_49\[798]
Removing Rhs of wire \Left_QuadDec:Net_1275\[797] = \Left_QuadDec:Cnt16:CounterUDB:tc_reg_i\[854]
Removing Lhs of wire \Left_QuadDec:Cnt16:Net_89\[800] = \Left_QuadDec:Net_1251\[801]
Removing Lhs of wire \Left_QuadDec:Cnt16:CounterUDB:ctrl_capmode_1\[810] = zero[2]
Removing Lhs of wire \Left_QuadDec:Cnt16:CounterUDB:ctrl_capmode_0\[811] = zero[2]
Removing Lhs of wire \Left_QuadDec:Cnt16:CounterUDB:ctrl_enable\[823] = \Left_QuadDec:Cnt16:CounterUDB:control_7\[815]
Removing Lhs of wire \Left_QuadDec:Cnt16:CounterUDB:capt_rising\[825] = zero[2]
Removing Lhs of wire \Left_QuadDec:Cnt16:CounterUDB:capt_falling\[826] = \Left_QuadDec:Cnt16:CounterUDB:prevCapture\[824]
Removing Rhs of wire \Left_QuadDec:Net_1260\[830] = \Left_QuadDec:bQuadDec:state_2\[966]
Removing Lhs of wire \Left_QuadDec:Cnt16:CounterUDB:final_enable\[832] = \Left_QuadDec:Cnt16:CounterUDB:control_7\[815]
Removing Lhs of wire \Left_QuadDec:Cnt16:CounterUDB:counter_enable\[833] = \Left_QuadDec:Cnt16:CounterUDB:control_7\[815]
Removing Rhs of wire \Left_QuadDec:Cnt16:CounterUDB:status_0\[834] = \Left_QuadDec:Cnt16:CounterUDB:cmp_out_status\[835]
Removing Rhs of wire \Left_QuadDec:Cnt16:CounterUDB:status_1\[836] = \Left_QuadDec:Cnt16:CounterUDB:per_zero\[837]
Removing Rhs of wire \Left_QuadDec:Cnt16:CounterUDB:status_2\[838] = \Left_QuadDec:Cnt16:CounterUDB:overflow_status\[839]
Removing Rhs of wire \Left_QuadDec:Cnt16:CounterUDB:status_3\[840] = \Left_QuadDec:Cnt16:CounterUDB:underflow_status\[841]
Removing Lhs of wire \Left_QuadDec:Cnt16:CounterUDB:status_4\[842] = \Left_QuadDec:Cnt16:CounterUDB:hwCapture\[828]
Removing Rhs of wire \Left_QuadDec:Cnt16:CounterUDB:status_5\[843] = \Left_QuadDec:Cnt16:CounterUDB:fifo_full\[844]
Removing Rhs of wire \Left_QuadDec:Cnt16:CounterUDB:status_6\[845] = \Left_QuadDec:Cnt16:CounterUDB:fifo_nempty\[846]
Removing Rhs of wire \Left_QuadDec:Cnt16:CounterUDB:overflow\[848] = \Left_QuadDec:Cnt16:CounterUDB:per_FF\[849]
Removing Lhs of wire \Left_QuadDec:Cnt16:CounterUDB:underflow\[850] = \Left_QuadDec:Cnt16:CounterUDB:status_1\[836]
Removing Lhs of wire \Left_QuadDec:Cnt16:CounterUDB:tc_i\[853] = \Left_QuadDec:Cnt16:CounterUDB:reload_tc\[831]
Removing Rhs of wire \Left_QuadDec:Cnt16:CounterUDB:cmp_out_i\[855] = \Left_QuadDec:Cnt16:CounterUDB:cmp_equal\[856]
Removing Rhs of wire \Left_QuadDec:Net_1264\[859] = \Left_QuadDec:Cnt16:CounterUDB:cmp_out_reg_i\[858]
Removing Lhs of wire \Left_QuadDec:Cnt16:CounterUDB:dp_dir\[863] = \Left_QuadDec:Net_1251\[801]
Removing Lhs of wire \Left_QuadDec:Cnt16:CounterUDB:cs_addr_2\[864] = \Left_QuadDec:Net_1251\[801]
Removing Lhs of wire \Left_QuadDec:Cnt16:CounterUDB:cs_addr_1\[865] = \Left_QuadDec:Cnt16:CounterUDB:count_enable\[862]
Removing Lhs of wire \Left_QuadDec:Cnt16:CounterUDB:cs_addr_0\[866] = \Left_QuadDec:Cnt16:CounterUDB:reload\[829]
Removing Lhs of wire \Left_QuadDec:Net_1290\[943] = \Left_QuadDec:Net_1275\[797]
Removing Lhs of wire \Left_QuadDec:bQuadDec:index_filt\[964] = \Left_QuadDec:Net_1232\[965]
Removing Lhs of wire \Left_QuadDec:Net_1232\[965] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Rhs of wire \Left_QuadDec:bQuadDec:error\[967] = \Left_QuadDec:bQuadDec:state_3\[968]
Removing Lhs of wire \Left_QuadDec:bQuadDec:status_0\[971] = \Left_QuadDec:Net_530\[972]
Removing Lhs of wire \Left_QuadDec:bQuadDec:status_1\[973] = \Left_QuadDec:Net_611\[974]
Removing Lhs of wire \Left_QuadDec:bQuadDec:status_2\[975] = \Left_QuadDec:Net_1260\[830]
Removing Lhs of wire \Left_QuadDec:bQuadDec:status_3\[976] = \Left_QuadDec:bQuadDec:error\[967]
Removing Lhs of wire \Left_QuadDec:bQuadDec:status_4\[977] = zero[2]
Removing Lhs of wire \Left_QuadDec:bQuadDec:status_5\[978] = zero[2]
Removing Lhs of wire \Left_QuadDec:bQuadDec:status_6\[979] = zero[2]
Removing Lhs of wire \Left_QuadDec:Net_1229\[983] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Lhs of wire \Left_QuadDec:Net_1272\[984] = \Left_QuadDec:Net_1264\[859]
Removing Lhs of wire tmpOE__Right_Encoder_A_net_0[987] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Lhs of wire tmpOE__Right_Encoder_B_net_0[993] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Rhs of wire \Right_QuadDec:Net_1275\[1003] = \Right_QuadDec:Cnt16:Net_49\[1004]
Removing Rhs of wire \Right_QuadDec:Net_1275\[1003] = \Right_QuadDec:Cnt16:CounterUDB:tc_reg_i\[1060]
Removing Lhs of wire \Right_QuadDec:Cnt16:Net_89\[1006] = \Right_QuadDec:Net_1251\[1007]
Removing Lhs of wire \Right_QuadDec:Cnt16:CounterUDB:ctrl_capmode_1\[1016] = zero[2]
Removing Lhs of wire \Right_QuadDec:Cnt16:CounterUDB:ctrl_capmode_0\[1017] = zero[2]
Removing Lhs of wire \Right_QuadDec:Cnt16:CounterUDB:ctrl_enable\[1029] = \Right_QuadDec:Cnt16:CounterUDB:control_7\[1021]
Removing Lhs of wire \Right_QuadDec:Cnt16:CounterUDB:capt_rising\[1031] = zero[2]
Removing Lhs of wire \Right_QuadDec:Cnt16:CounterUDB:capt_falling\[1032] = \Right_QuadDec:Cnt16:CounterUDB:prevCapture\[1030]
Removing Rhs of wire \Right_QuadDec:Net_1260\[1036] = \Right_QuadDec:bQuadDec:state_2\[1172]
Removing Lhs of wire \Right_QuadDec:Cnt16:CounterUDB:final_enable\[1038] = \Right_QuadDec:Cnt16:CounterUDB:control_7\[1021]
Removing Lhs of wire \Right_QuadDec:Cnt16:CounterUDB:counter_enable\[1039] = \Right_QuadDec:Cnt16:CounterUDB:control_7\[1021]
Removing Rhs of wire \Right_QuadDec:Cnt16:CounterUDB:status_0\[1040] = \Right_QuadDec:Cnt16:CounterUDB:cmp_out_status\[1041]
Removing Rhs of wire \Right_QuadDec:Cnt16:CounterUDB:status_1\[1042] = \Right_QuadDec:Cnt16:CounterUDB:per_zero\[1043]
Removing Rhs of wire \Right_QuadDec:Cnt16:CounterUDB:status_2\[1044] = \Right_QuadDec:Cnt16:CounterUDB:overflow_status\[1045]
Removing Rhs of wire \Right_QuadDec:Cnt16:CounterUDB:status_3\[1046] = \Right_QuadDec:Cnt16:CounterUDB:underflow_status\[1047]
Removing Lhs of wire \Right_QuadDec:Cnt16:CounterUDB:status_4\[1048] = \Right_QuadDec:Cnt16:CounterUDB:hwCapture\[1034]
Removing Rhs of wire \Right_QuadDec:Cnt16:CounterUDB:status_5\[1049] = \Right_QuadDec:Cnt16:CounterUDB:fifo_full\[1050]
Removing Rhs of wire \Right_QuadDec:Cnt16:CounterUDB:status_6\[1051] = \Right_QuadDec:Cnt16:CounterUDB:fifo_nempty\[1052]
Removing Rhs of wire \Right_QuadDec:Cnt16:CounterUDB:overflow\[1054] = \Right_QuadDec:Cnt16:CounterUDB:per_FF\[1055]
Removing Lhs of wire \Right_QuadDec:Cnt16:CounterUDB:underflow\[1056] = \Right_QuadDec:Cnt16:CounterUDB:status_1\[1042]
Removing Lhs of wire \Right_QuadDec:Cnt16:CounterUDB:tc_i\[1059] = \Right_QuadDec:Cnt16:CounterUDB:reload_tc\[1037]
Removing Rhs of wire \Right_QuadDec:Cnt16:CounterUDB:cmp_out_i\[1061] = \Right_QuadDec:Cnt16:CounterUDB:cmp_equal\[1062]
Removing Rhs of wire \Right_QuadDec:Net_1264\[1065] = \Right_QuadDec:Cnt16:CounterUDB:cmp_out_reg_i\[1064]
Removing Lhs of wire \Right_QuadDec:Cnt16:CounterUDB:dp_dir\[1069] = \Right_QuadDec:Net_1251\[1007]
Removing Lhs of wire \Right_QuadDec:Cnt16:CounterUDB:cs_addr_2\[1070] = \Right_QuadDec:Net_1251\[1007]
Removing Lhs of wire \Right_QuadDec:Cnt16:CounterUDB:cs_addr_1\[1071] = \Right_QuadDec:Cnt16:CounterUDB:count_enable\[1068]
Removing Lhs of wire \Right_QuadDec:Cnt16:CounterUDB:cs_addr_0\[1072] = \Right_QuadDec:Cnt16:CounterUDB:reload\[1035]
Removing Lhs of wire \Right_QuadDec:Net_1290\[1149] = \Right_QuadDec:Net_1275\[1003]
Removing Lhs of wire \Right_QuadDec:bQuadDec:index_filt\[1170] = \Right_QuadDec:Net_1232\[1171]
Removing Lhs of wire \Right_QuadDec:Net_1232\[1171] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Rhs of wire \Right_QuadDec:bQuadDec:error\[1173] = \Right_QuadDec:bQuadDec:state_3\[1174]
Removing Lhs of wire \Right_QuadDec:bQuadDec:status_0\[1177] = \Right_QuadDec:Net_530\[1178]
Removing Lhs of wire \Right_QuadDec:bQuadDec:status_1\[1179] = \Right_QuadDec:Net_611\[1180]
Removing Lhs of wire \Right_QuadDec:bQuadDec:status_2\[1181] = \Right_QuadDec:Net_1260\[1036]
Removing Lhs of wire \Right_QuadDec:bQuadDec:status_3\[1182] = \Right_QuadDec:bQuadDec:error\[1173]
Removing Lhs of wire \Right_QuadDec:bQuadDec:status_4\[1183] = zero[2]
Removing Lhs of wire \Right_QuadDec:bQuadDec:status_5\[1184] = zero[2]
Removing Lhs of wire \Right_QuadDec:bQuadDec:status_6\[1185] = zero[2]
Removing Lhs of wire \Right_QuadDec:Net_1229\[1189] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Lhs of wire \Right_QuadDec:Net_1272\[1190] = \Right_QuadDec:Net_1264\[1065]
Removing Lhs of wire \EZI2C_Slave:Net_128\[1193] = zero[2]
Removing Lhs of wire \EZI2C_Slave:tmpOE__cy_bufoe_1_net_0\[1200] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Lhs of wire \EZI2C_Slave:Net_190\[1202] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Lhs of wire \EZI2C_Slave:tmpOE__cy_bufoe_2_net_0\[1204] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Lhs of wire \EZI2C_Slave:Net_145\[1206] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Lhs of wire tmpOE__I2C_SDA_net_0[1209] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Rhs of wire Net_7964_2[1214] = \Front_Trigger_Select_Reg:control_out_2\[1312]
Removing Rhs of wire Net_7964_2[1214] = \Front_Trigger_Select_Reg:control_2\[1329]
Removing Rhs of wire Net_7964_1[1215] = \Front_Trigger_Select_Reg:control_out_1\[1311]
Removing Rhs of wire Net_7964_1[1215] = \Front_Trigger_Select_Reg:control_1\[1330]
Removing Rhs of wire Net_7964_0[1216] = \Front_Trigger_Select_Reg:control_out_0\[1310]
Removing Rhs of wire Net_7964_0[1216] = \Front_Trigger_Select_Reg:control_0\[1331]
Removing Rhs of wire Net_8089[1225] = \mux_1:tmp__mux_1_reg\[1213]
Removing Rhs of wire Net_7990_2[1227] = \Rear_Trigger_Select_Reg:control_out_2\[1427]
Removing Rhs of wire Net_7990_2[1227] = \Rear_Trigger_Select_Reg:control_2\[1444]
Removing Rhs of wire Net_7990_1[1228] = \Rear_Trigger_Select_Reg:control_out_1\[1426]
Removing Rhs of wire Net_7990_1[1228] = \Rear_Trigger_Select_Reg:control_1\[1445]
Removing Rhs of wire Net_7990_0[1229] = \Rear_Trigger_Select_Reg:control_out_0\[1425]
Removing Rhs of wire Net_7990_0[1229] = \Rear_Trigger_Select_Reg:control_0\[1446]
Removing Rhs of wire Net_8007[1238] = \mux_2:tmp__mux_2_reg\[1226]
Removing Lhs of wire tmpOE__I2C_SCL_net_0[1240] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Lhs of wire tmpOE__Mainloop_Pin_net_0[1245] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Lhs of wire tmpOE__Front_Echo_Pin_0_net_0[1251] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Rhs of wire Net_7954[1258] = \Front_Echo_Timer:Net_55\[1697]
Removing Lhs of wire tmpOE__Front_Trigger_0_net_0[1260] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Rhs of wire Net_8147[1261] = \demux_3:tmp__demux_3_0_reg\[1266]
Removing Rhs of wire Net_7963[1267] = \Front_Trigger_Reg:control_out_0\[1284]
Removing Rhs of wire Net_7963[1267] = \Front_Trigger_Reg:control_0\[1307]
Removing Rhs of wire Net_8131[1275] = \demux_3:tmp__demux_3_1_reg\[1268]
Removing Rhs of wire Net_8130[1276] = \demux_3:tmp__demux_3_2_reg\[1269]
Removing Rhs of wire Net_8129[1277] = \demux_3:tmp__demux_3_3_reg\[1270]
Removing Rhs of wire Net_8128[1278] = \demux_3:tmp__demux_3_4_reg\[1271]
Removing Rhs of wire Net_8127[1279] = \demux_3:tmp__demux_3_5_reg\[1272]
Removing Rhs of wire Net_8126[1280] = \demux_3:tmp__demux_3_6_reg\[1273]
Removing Rhs of wire Net_8125[1281] = \demux_3:tmp__demux_3_7_reg\[1274]
Removing Lhs of wire \Front_Trigger_Reg:clk\[1282] = zero[2]
Removing Lhs of wire \Front_Trigger_Reg:rst\[1283] = zero[2]
Removing Rhs of wire Net_8113[1285] = \Front_Trigger_Reg:control_out_1\[1286]
Removing Rhs of wire Net_8113[1285] = \Front_Trigger_Reg:control_1\[1306]
Removing Lhs of wire \Front_Trigger_Select_Reg:clk\[1308] = zero[2]
Removing Lhs of wire \Front_Trigger_Select_Reg:rst\[1309] = zero[2]
Removing Lhs of wire tmpOE__Front_Trigger_1_net_0[1333] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Lhs of wire tmpOE__Front_Trigger_2_net_0[1339] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Lhs of wire tmpOE__Front_Trigger_3_net_0[1345] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Lhs of wire tmpOE__Front_Trigger_4_net_0[1351] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Lhs of wire tmpOE__Front_Trigger_5_net_0[1357] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Lhs of wire tmpOE__Front_Trigger_6_net_0[1363] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Lhs of wire tmpOE__Front_Trigger_7_net_0[1369] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Lhs of wire tmpOE__Rear_Trigger_0_net_0[1375] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Rhs of wire Net_7981[1376] = \demux_4:tmp__demux_4_0_reg\[1381]
Removing Rhs of wire Net_7989[1382] = \Rear_Trigger_Reg:control_out_0\[1399]
Removing Rhs of wire Net_7989[1382] = \Rear_Trigger_Reg:control_0\[1422]
Removing Rhs of wire Net_7982[1390] = \demux_4:tmp__demux_4_1_reg\[1383]
Removing Rhs of wire Net_7983[1391] = \demux_4:tmp__demux_4_2_reg\[1384]
Removing Rhs of wire Net_7984[1392] = \demux_4:tmp__demux_4_3_reg\[1385]
Removing Rhs of wire Net_7985[1393] = \demux_4:tmp__demux_4_4_reg\[1386]
Removing Rhs of wire Net_7986[1394] = \demux_4:tmp__demux_4_5_reg\[1387]
Removing Rhs of wire Net_7987[1395] = \demux_4:tmp__demux_4_6_reg\[1388]
Removing Rhs of wire Net_7988[1396] = \demux_4:tmp__demux_4_7_reg\[1389]
Removing Lhs of wire \Rear_Trigger_Reg:clk\[1397] = zero[2]
Removing Lhs of wire \Rear_Trigger_Reg:rst\[1398] = zero[2]
Removing Rhs of wire Net_8114[1400] = \Rear_Trigger_Reg:control_out_1\[1401]
Removing Rhs of wire Net_8114[1400] = \Rear_Trigger_Reg:control_1\[1421]
Removing Lhs of wire \Rear_Trigger_Select_Reg:clk\[1423] = zero[2]
Removing Lhs of wire \Rear_Trigger_Select_Reg:rst\[1424] = zero[2]
Removing Lhs of wire tmpOE__Rear_Trigger_1_net_0[1448] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Lhs of wire tmpOE__Rear_Trigger_2_net_0[1454] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Lhs of wire tmpOE__Rear_Trigger_3_net_0[1460] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Lhs of wire tmpOE__Rear_Trigger_4_net_0[1466] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Lhs of wire tmpOE__Rear_Trigger_5_net_0[1472] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Lhs of wire tmpOE__Rear_Trigger_6_net_0[1478] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Lhs of wire tmpOE__Rear_Trigger_7_net_0[1484] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Lhs of wire tmpOE__Rear_Echo_Pin_0_net_0[1490] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Rhs of wire Net_8008[1495] = \Rear_Echo_Timer:Net_55\[1497]
Removing Lhs of wire \Rear_Echo_Timer:TimerUDB:ctrl_enable\[1502] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Lhs of wire \Rear_Echo_Timer:TimerUDB:ctrl_ten\[1503] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Lhs of wire \Rear_Echo_Timer:TimerUDB:control_1\[1510] = zero[2]
Removing Lhs of wire \Rear_Echo_Timer:TimerUDB:control_0\[1511] = zero[2]
Removing Lhs of wire \Rear_Echo_Timer:TimerUDB:ctrl_cmode_1\[1512] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Lhs of wire \Rear_Echo_Timer:TimerUDB:ctrl_cmode_0\[1513] = zero[2]
Removing Lhs of wire \Rear_Echo_Timer:TimerUDB:ctrl_tmode_1\[1514] = zero[2]
Removing Lhs of wire \Rear_Echo_Timer:TimerUDB:ctrl_tmode_0\[1515] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Lhs of wire \Rear_Echo_Timer:TimerUDB:ctrl_ic_1\[1516] = zero[2]
Removing Lhs of wire \Rear_Echo_Timer:TimerUDB:ctrl_ic_0\[1517] = zero[2]
Removing Rhs of wire \Rear_Echo_Timer:TimerUDB:timer_enable\[1521] = \Rear_Echo_Timer:TimerUDB:runmode_enable\[1594]
Removing Rhs of wire \Rear_Echo_Timer:TimerUDB:run_mode\[1522] = \Rear_Echo_Timer:TimerUDB:hwEnable_reg\[1523]
Removing Lhs of wire \Rear_Echo_Timer:TimerUDB:tc_i\[1527] = \Rear_Echo_Timer:TimerUDB:status_tc\[1524]
Removing Lhs of wire \Rear_Echo_Timer:TimerUDB:hwEnable\[1529] = Net_8007[1238]
Removing Lhs of wire cmp_vv_vv_MODGEN_3[1533] = \Rear_Echo_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:xeq\[1572]
Removing Rhs of wire add_vv_vv_MODGEN_4_1[1534] = \Rear_Echo_Timer:TimerUDB:sIntCapCount:MODULE_4:g2:a0:s_1\[1589]
Removing Rhs of wire add_vv_vv_MODGEN_4_0[1536] = \Rear_Echo_Timer:TimerUDB:sIntCapCount:MODULE_4:g2:a0:s_0\[1590]
Removing Lhs of wire \Rear_Echo_Timer:TimerUDB:capt_fifo_load_int\[1538] = \Rear_Echo_Timer:TimerUDB:capt_int_temp\[1537]
Removing Lhs of wire \Rear_Echo_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:newa_1\[1539] = MODIN3_1[1540]
Removing Rhs of wire MODIN3_1[1540] = \Rear_Echo_Timer:TimerUDB:int_capt_count_1\[1532]
Removing Lhs of wire \Rear_Echo_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:newa_0\[1541] = MODIN3_0[1542]
Removing Rhs of wire MODIN3_0[1542] = \Rear_Echo_Timer:TimerUDB:int_capt_count_0\[1535]
Removing Lhs of wire \Rear_Echo_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:newb_1\[1543] = MODIN4_1[1544]
Removing Lhs of wire MODIN4_1[1544] = zero[2]
Removing Lhs of wire \Rear_Echo_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:newb_0\[1545] = MODIN4_0[1546]
Removing Lhs of wire MODIN4_0[1546] = zero[2]
Removing Lhs of wire \Rear_Echo_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:dataa_1\[1547] = MODIN3_1[1540]
Removing Lhs of wire \Rear_Echo_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:dataa_0\[1548] = MODIN3_0[1542]
Removing Lhs of wire \Rear_Echo_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:datab_1\[1549] = zero[2]
Removing Lhs of wire \Rear_Echo_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:datab_0\[1550] = zero[2]
Removing Lhs of wire \Rear_Echo_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:a_1\[1551] = MODIN3_1[1540]
Removing Lhs of wire \Rear_Echo_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:a_0\[1552] = MODIN3_0[1542]
Removing Lhs of wire \Rear_Echo_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:b_1\[1553] = zero[2]
Removing Lhs of wire \Rear_Echo_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:b_0\[1554] = zero[2]
Removing Lhs of wire \Rear_Echo_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:aeqb_0\[1557] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Lhs of wire \Rear_Echo_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:eq_0\[1558] = \Rear_Echo_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:xnor_array_0\[1556]
Removing Lhs of wire \Rear_Echo_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:eqi_0\[1560] = \Rear_Echo_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:eq_1\[1559]
Removing Rhs of wire \Rear_Echo_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:xeq\[1572] = \Rear_Echo_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:aeqb_1\[1561]
Removing Lhs of wire \Rear_Echo_Timer:TimerUDB:sIntCapCount:MODULE_4:g2:a0:a_1\[1583] = MODIN3_1[1540]
Removing Lhs of wire MODIN5_1[1584] = MODIN3_1[1540]
Removing Lhs of wire \Rear_Echo_Timer:TimerUDB:sIntCapCount:MODULE_4:g2:a0:a_0\[1585] = MODIN3_0[1542]
Removing Lhs of wire MODIN5_0[1586] = MODIN3_0[1542]
Removing Lhs of wire \Rear_Echo_Timer:TimerUDB:sIntCapCount:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_0\[1592] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Lhs of wire \Rear_Echo_Timer:TimerUDB:sIntCapCount:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\[1593] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Lhs of wire \Rear_Echo_Timer:TimerUDB:status_6\[1601] = zero[2]
Removing Lhs of wire \Rear_Echo_Timer:TimerUDB:status_5\[1602] = zero[2]
Removing Lhs of wire \Rear_Echo_Timer:TimerUDB:status_4\[1603] = zero[2]
Removing Lhs of wire \Rear_Echo_Timer:TimerUDB:status_0\[1604] = \Rear_Echo_Timer:TimerUDB:status_tc\[1524]
Removing Lhs of wire \Rear_Echo_Timer:TimerUDB:status_1\[1605] = \Rear_Echo_Timer:TimerUDB:capt_int_temp\[1537]
Removing Rhs of wire \Rear_Echo_Timer:TimerUDB:status_2\[1606] = \Rear_Echo_Timer:TimerUDB:fifo_full\[1607]
Removing Rhs of wire \Rear_Echo_Timer:TimerUDB:status_3\[1608] = \Rear_Echo_Timer:TimerUDB:fifo_nempty\[1609]
Removing Lhs of wire \Rear_Echo_Timer:TimerUDB:cs_addr_2\[1611] = Net_8114[1400]
Removing Lhs of wire \Rear_Echo_Timer:TimerUDB:cs_addr_1\[1612] = \Rear_Echo_Timer:TimerUDB:trig_reg\[1600]
Removing Lhs of wire \Rear_Echo_Timer:TimerUDB:cs_addr_0\[1613] = \Rear_Echo_Timer:TimerUDB:per_zero\[1526]
Removing Lhs of wire \Front_Echo_Timer:TimerUDB:ctrl_enable\[1702] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Lhs of wire \Front_Echo_Timer:TimerUDB:ctrl_ten\[1703] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Lhs of wire \Front_Echo_Timer:TimerUDB:ctrl_cmode_1\[1712] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Lhs of wire \Front_Echo_Timer:TimerUDB:ctrl_cmode_0\[1713] = zero[2]
Removing Lhs of wire \Front_Echo_Timer:TimerUDB:ctrl_tmode_1\[1714] = zero[2]
Removing Lhs of wire \Front_Echo_Timer:TimerUDB:ctrl_tmode_0\[1715] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Rhs of wire \Front_Echo_Timer:TimerUDB:timer_enable\[1721] = \Front_Echo_Timer:TimerUDB:runmode_enable\[1733]
Removing Rhs of wire \Front_Echo_Timer:TimerUDB:run_mode\[1722] = \Front_Echo_Timer:TimerUDB:hwEnable_reg\[1723]
Removing Lhs of wire \Front_Echo_Timer:TimerUDB:tc_i\[1727] = \Front_Echo_Timer:TimerUDB:status_tc\[1724]
Removing Lhs of wire \Front_Echo_Timer:TimerUDB:hwEnable\[1729] = Net_8089[1225]
Removing Lhs of wire \Front_Echo_Timer:TimerUDB:capt_fifo_load_int\[1732] = \Front_Echo_Timer:TimerUDB:capt_fifo_load\[1720]
Removing Lhs of wire \Front_Echo_Timer:TimerUDB:status_6\[1740] = zero[2]
Removing Lhs of wire \Front_Echo_Timer:TimerUDB:status_5\[1741] = zero[2]
Removing Lhs of wire \Front_Echo_Timer:TimerUDB:status_4\[1742] = zero[2]
Removing Lhs of wire \Front_Echo_Timer:TimerUDB:status_0\[1743] = \Front_Echo_Timer:TimerUDB:status_tc\[1724]
Removing Lhs of wire \Front_Echo_Timer:TimerUDB:status_1\[1744] = \Front_Echo_Timer:TimerUDB:capt_fifo_load\[1720]
Removing Rhs of wire \Front_Echo_Timer:TimerUDB:status_2\[1745] = \Front_Echo_Timer:TimerUDB:fifo_full\[1746]
Removing Rhs of wire \Front_Echo_Timer:TimerUDB:status_3\[1747] = \Front_Echo_Timer:TimerUDB:fifo_nempty\[1748]
Removing Lhs of wire \Front_Echo_Timer:TimerUDB:cs_addr_2\[1750] = Net_8113[1285]
Removing Lhs of wire \Front_Echo_Timer:TimerUDB:cs_addr_1\[1751] = \Front_Echo_Timer:TimerUDB:trig_reg\[1739]
Removing Lhs of wire \Front_Echo_Timer:TimerUDB:cs_addr_0\[1752] = \Front_Echo_Timer:TimerUDB:per_zero\[1726]
Removing Lhs of wire tmpOE__Front_Echo_Pin_1_net_0[1836] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Lhs of wire tmpOE__Front_Echo_Pin_2_net_0[1841] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Lhs of wire tmpOE__Front_Echo_Pin_3_net_0[1846] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Lhs of wire tmpOE__Front_Echo_Pin_4_net_0[1851] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Lhs of wire tmpOE__Front_Echo_Pin_5_net_0[1856] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Lhs of wire tmpOE__Front_Echo_Pin_6_net_0[1861] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Lhs of wire tmpOE__Front_Echo_Pin_7_net_0[1866] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Lhs of wire tmpOE__Rear_Echo_Pin_1_net_0[1871] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Lhs of wire tmpOE__Rear_Echo_Pin_2_net_0[1876] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Lhs of wire tmpOE__Rear_Echo_Pin_3_net_0[1881] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Lhs of wire tmpOE__Rear_Echo_Pin_4_net_0[1886] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Lhs of wire tmpOE__Rear_Echo_Pin_5_net_0[1891] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Lhs of wire tmpOE__Rear_Echo_Pin_6_net_0[1896] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Lhs of wire tmpOE__Rear_Echo_Pin_7_net_0[1901] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Lhs of wire \Front_ADC_SAR:vp_ctl_0\[1910] = zero[2]
Removing Lhs of wire \Front_ADC_SAR:vp_ctl_2\[1911] = zero[2]
Removing Lhs of wire \Front_ADC_SAR:vn_ctl_1\[1912] = zero[2]
Removing Lhs of wire \Front_ADC_SAR:vn_ctl_3\[1913] = zero[2]
Removing Lhs of wire \Front_ADC_SAR:vp_ctl_1\[1914] = zero[2]
Removing Lhs of wire \Front_ADC_SAR:vp_ctl_3\[1915] = zero[2]
Removing Lhs of wire \Front_ADC_SAR:vn_ctl_0\[1916] = zero[2]
Removing Lhs of wire \Front_ADC_SAR:vn_ctl_2\[1917] = zero[2]
Removing Rhs of wire \Front_ADC_SAR:Net_188\[1920] = \Front_ADC_SAR:Net_221\[1921]
Removing Lhs of wire \Front_ADC_SAR:soc\[1927] = zero[2]
Removing Lhs of wire \Front_ADC_SAR:Net_381\[1953] = zero[2]
Removing Lhs of wire tmpOE__Infrared_Pin_0_net_0[1964] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Lhs of wire tmpOE__Infrared_Pin_1_net_0[1970] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Lhs of wire tmpOE__Infrared_Pin_2_net_0[1976] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Lhs of wire tmpOE__Infrared_Pin_3_net_0[1982] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Lhs of wire tmpOE__Infrared_Pin_4_net_0[1988] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Lhs of wire tmpOE__Infrared_Pin_5_net_0[1994] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Lhs of wire tmpOE__Infrared_Pin_6_net_0[2000] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Lhs of wire tmpOE__Infrared_Pin_7_net_0[2006] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Lhs of wire \Rear_ADC_SAR:vp_ctl_0\[2016] = zero[2]
Removing Lhs of wire \Rear_ADC_SAR:vp_ctl_2\[2017] = zero[2]
Removing Lhs of wire \Rear_ADC_SAR:vn_ctl_1\[2018] = zero[2]
Removing Lhs of wire \Rear_ADC_SAR:vn_ctl_3\[2019] = zero[2]
Removing Lhs of wire \Rear_ADC_SAR:vp_ctl_1\[2020] = zero[2]
Removing Lhs of wire \Rear_ADC_SAR:vp_ctl_3\[2021] = zero[2]
Removing Lhs of wire \Rear_ADC_SAR:vn_ctl_0\[2022] = zero[2]
Removing Lhs of wire \Rear_ADC_SAR:vn_ctl_2\[2023] = zero[2]
Removing Rhs of wire \Rear_ADC_SAR:Net_188\[2026] = \Rear_ADC_SAR:Net_221\[2027]
Removing Lhs of wire \Rear_ADC_SAR:soc\[2033] = zero[2]
Removing Lhs of wire \Rear_ADC_SAR:Net_381\[2059] = zero[2]
Removing Lhs of wire tmpOE__Infrared_Pin_8_net_0[2070] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Lhs of wire tmpOE__Infrared_Pin_9_net_0[2076] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Lhs of wire tmpOE__Infrared_Pin_10_net_0[2082] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Lhs of wire tmpOE__Infrared_Pin_11_net_0[2088] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Lhs of wire tmpOE__Infrared_Pin_12_net_0[2094] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Lhs of wire tmpOE__Infrared_Pin_13_net_0[2100] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Lhs of wire tmpOE__Infrared_Pin_14_net_0[2106] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Lhs of wire tmpOE__Infrared_Pin_15_net_0[2112] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Lhs of wire \USBUART:tmpOE__Dm_net_0\[2122] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Lhs of wire \USBUART:tmpOE__Dp_net_0\[2129] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Lhs of wire cydff_1D[2181] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Lhs of wire \Left_HB25_PWM:PWMUDB:min_kill_reg\\D\[2182] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Lhs of wire \Left_HB25_PWM:PWMUDB:prevCapture\\D\[2183] = zero[2]
Removing Lhs of wire \Left_HB25_PWM:PWMUDB:trig_last\\D\[2184] = zero[2]
Removing Lhs of wire \Left_HB25_PWM:PWMUDB:ltch_kill_reg\\D\[2187] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Lhs of wire \Left_HB25_PWM:PWMUDB:pwm_i_reg\\D\[2190] = \Left_HB25_PWM:PWMUDB:pwm_i\[173]
Removing Lhs of wire \Left_HB25_PWM:PWMUDB:pwm1_i_reg\\D\[2191] = zero[2]
Removing Lhs of wire \Left_HB25_PWM:PWMUDB:pwm2_i_reg\\D\[2192] = zero[2]
Removing Lhs of wire cydff_2D[2194] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Lhs of wire \Right_HB25_PWM:PWMUDB:min_kill_reg\\D\[2195] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Lhs of wire \Right_HB25_PWM:PWMUDB:prevCapture\\D\[2196] = zero[2]
Removing Lhs of wire \Right_HB25_PWM:PWMUDB:trig_last\\D\[2197] = zero[2]
Removing Lhs of wire \Right_HB25_PWM:PWMUDB:ltch_kill_reg\\D\[2200] = tmpOE__Left_HB25_PWM_Pin_net_0[1]
Removing Lhs of wire \Right_HB25_PWM:PWMUDB:pwm_i_reg\\D\[2203] = \Right_HB25_PWM:PWMUDB:pwm_i\[563]
Removing Lhs of wire \Right_HB25_PWM:PWMUDB:pwm1_i_reg\\D\[2204] = zero[2]
Removing Lhs of wire \Right_HB25_PWM:PWMUDB:pwm2_i_reg\\D\[2205] = zero[2]
Removing Lhs of wire \Left_QuadDec:Cnt16:CounterUDB:prevCapture\\D\[2208] = zero[2]
Removing Lhs of wire \Left_QuadDec:Cnt16:CounterUDB:overflow_reg_i\\D\[2209] = \Left_QuadDec:Cnt16:CounterUDB:overflow\[848]
Removing Lhs of wire \Left_QuadDec:Cnt16:CounterUDB:underflow_reg_i\\D\[2210] = \Left_QuadDec:Cnt16:CounterUDB:status_1\[836]
Removing Lhs of wire \Left_QuadDec:Cnt16:CounterUDB:tc_reg_i\\D\[2211] = \Left_QuadDec:Cnt16:CounterUDB:reload_tc\[831]
Removing Lhs of wire \Left_QuadDec:Cnt16:CounterUDB:prevCompare\\D\[2212] = \Left_QuadDec:Cnt16:CounterUDB:cmp_out_i\[855]
Removing Lhs of wire \Left_QuadDec:Cnt16:CounterUDB:cmp_out_reg_i\\D\[2213] = \Left_QuadDec:Cnt16:CounterUDB:cmp_out_i\[855]
Removing Lhs of wire \Left_QuadDec:Cnt16:CounterUDB:count_stored_i\\D\[2214] = \Left_QuadDec:Net_1203\[861]
Removing Lhs of wire \Right_QuadDec:Cnt16:CounterUDB:prevCapture\\D\[2223] = zero[2]
Removing Lhs of wire \Right_QuadDec:Cnt16:CounterUDB:overflow_reg_i\\D\[2224] = \Right_QuadDec:Cnt16:CounterUDB:overflow\[1054]
Removing Lhs of wire \Right_QuadDec:Cnt16:CounterUDB:underflow_reg_i\\D\[2225] = \Right_QuadDec:Cnt16:CounterUDB:status_1\[1042]
Removing Lhs of wire \Right_QuadDec:Cnt16:CounterUDB:tc_reg_i\\D\[2226] = \Right_QuadDec:Cnt16:CounterUDB:reload_tc\[1037]
Removing Lhs of wire \Right_QuadDec:Cnt16:CounterUDB:prevCompare\\D\[2227] = \Right_QuadDec:Cnt16:CounterUDB:cmp_out_i\[1061]
Removing Lhs of wire \Right_QuadDec:Cnt16:CounterUDB:cmp_out_reg_i\\D\[2228] = \Right_QuadDec:Cnt16:CounterUDB:cmp_out_i\[1061]
Removing Lhs of wire \Right_QuadDec:Cnt16:CounterUDB:count_stored_i\\D\[2229] = \Right_QuadDec:Net_1203\[1067]
Removing Lhs of wire \Rear_Echo_Timer:TimerUDB:capture_last\\D\[2237] = Net_8007[1238]
Removing Lhs of wire \Rear_Echo_Timer:TimerUDB:hwEnable_reg\\D\[2238] = Net_8007[1238]
Removing Lhs of wire \Rear_Echo_Timer:TimerUDB:tc_reg_i\\D\[2239] = \Rear_Echo_Timer:TimerUDB:status_tc\[1524]
Removing Lhs of wire \Rear_Echo_Timer:TimerUDB:capture_out_reg_i\\D\[2240] = \Rear_Echo_Timer:TimerUDB:capt_fifo_load\[1520]
Removing Lhs of wire \Rear_Echo_Timer:TimerUDB:trig_last\\D\[2246] = Net_8007[1238]
Removing Lhs of wire \Front_Echo_Timer:TimerUDB:capture_last\\D\[2249] = Net_8089[1225]
Removing Lhs of wire \Front_Echo_Timer:TimerUDB:hwEnable_reg\\D\[2250] = Net_8089[1225]
Removing Lhs of wire \Front_Echo_Timer:TimerUDB:tc_reg_i\\D\[2251] = \Front_Echo_Timer:TimerUDB:status_tc\[1724]
Removing Lhs of wire \Front_Echo_Timer:TimerUDB:capture_out_reg_i\\D\[2252] = \Front_Echo_Timer:TimerUDB:capt_fifo_load\[1720]
Removing Lhs of wire \Front_Echo_Timer:TimerUDB:trig_last\\D\[2255] = Net_8089[1225]

------------------------------------------------------
Aliased 0 equations, 443 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__Left_HB25_PWM_Pin_net_0' (cost = 0):
tmpOE__Left_HB25_PWM_Pin_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\Left_HB25_PWM:PWMUDB:compare1\' (cost = 2):
\Left_HB25_PWM:PWMUDB:compare1\ <= (\Left_HB25_PWM:PWMUDB:cmp1_less\
	OR \Left_HB25_PWM:PWMUDB:cmp1_eq\);

Note:  Expanding virtual equation for '\Left_HB25_PWM:PWMUDB:pwm_temp\' (cost = 2):
\Left_HB25_PWM:PWMUDB:pwm_temp\ <= (\Left_HB25_PWM:PWMUDB:cmp1_less\
	OR \Left_HB25_PWM:PWMUDB:cmp1_eq\);

Note:  Expanding virtual equation for '\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\Left_HB25_PWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \Left_HB25_PWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\Left_HB25_PWM:PWMUDB:dith_count_1\ and \Left_HB25_PWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Right_HB25_PWM:PWMUDB:compare1\' (cost = 2):
\Right_HB25_PWM:PWMUDB:compare1\ <= (\Right_HB25_PWM:PWMUDB:cmp1_less\
	OR \Right_HB25_PWM:PWMUDB:cmp1_eq\);

Note:  Expanding virtual equation for '\Right_HB25_PWM:PWMUDB:pwm_temp\' (cost = 2):
\Right_HB25_PWM:PWMUDB:pwm_temp\ <= (\Right_HB25_PWM:PWMUDB:cmp1_less\
	OR \Right_HB25_PWM:PWMUDB:cmp1_eq\);

Note:  Expanding virtual equation for '\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\Right_HB25_PWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_0\' (cost = 0):
\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_0\ <= (not \Right_HB25_PWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\Right_HB25_PWM:PWMUDB:dith_count_1\ and \Right_HB25_PWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Left_QuadDec:Cnt16:CounterUDB:capt_either_edge\' (cost = 0):
\Left_QuadDec:Cnt16:CounterUDB:capt_either_edge\ <= (\Left_QuadDec:Cnt16:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\Left_QuadDec:Cnt16:CounterUDB:reload_tc\' (cost = 2):
\Left_QuadDec:Cnt16:CounterUDB:reload_tc\ <= (\Left_QuadDec:Cnt16:CounterUDB:status_1\
	OR \Left_QuadDec:Cnt16:CounterUDB:overflow\);

Note:  Expanding virtual equation for '\Left_QuadDec:bQuadDec:A_j\' (cost = 1):
\Left_QuadDec:bQuadDec:A_j\ <= ((\Left_QuadDec:bQuadDec:quad_A_delayed_0\ and \Left_QuadDec:bQuadDec:quad_A_delayed_1\ and \Left_QuadDec:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\Left_QuadDec:bQuadDec:A_k\' (cost = 3):
\Left_QuadDec:bQuadDec:A_k\ <= ((not \Left_QuadDec:bQuadDec:quad_A_delayed_0\ and not \Left_QuadDec:bQuadDec:quad_A_delayed_1\ and not \Left_QuadDec:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\Left_QuadDec:bQuadDec:B_j\' (cost = 1):
\Left_QuadDec:bQuadDec:B_j\ <= ((\Left_QuadDec:bQuadDec:quad_B_delayed_0\ and \Left_QuadDec:bQuadDec:quad_B_delayed_1\ and \Left_QuadDec:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\Left_QuadDec:bQuadDec:B_k\' (cost = 3):
\Left_QuadDec:bQuadDec:B_k\ <= ((not \Left_QuadDec:bQuadDec:quad_B_delayed_0\ and not \Left_QuadDec:bQuadDec:quad_B_delayed_1\ and not \Left_QuadDec:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\Left_QuadDec:Net_1151\' (cost = 0):
\Left_QuadDec:Net_1151\ <= (not \Left_QuadDec:Net_1251\);

Note:  Expanding virtual equation for '\Left_QuadDec:Net_1287\' (cost = 0):
\Left_QuadDec:Net_1287\ <= (not \Left_QuadDec:Net_1264\);

Note:  Expanding virtual equation for '\Right_QuadDec:Cnt16:CounterUDB:capt_either_edge\' (cost = 0):
\Right_QuadDec:Cnt16:CounterUDB:capt_either_edge\ <= (\Right_QuadDec:Cnt16:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\Right_QuadDec:Cnt16:CounterUDB:reload_tc\' (cost = 2):
\Right_QuadDec:Cnt16:CounterUDB:reload_tc\ <= (\Right_QuadDec:Cnt16:CounterUDB:status_1\
	OR \Right_QuadDec:Cnt16:CounterUDB:overflow\);

Note:  Expanding virtual equation for '\Right_QuadDec:bQuadDec:A_j\' (cost = 1):
\Right_QuadDec:bQuadDec:A_j\ <= ((\Right_QuadDec:bQuadDec:quad_A_delayed_0\ and \Right_QuadDec:bQuadDec:quad_A_delayed_1\ and \Right_QuadDec:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\Right_QuadDec:bQuadDec:A_k\' (cost = 3):
\Right_QuadDec:bQuadDec:A_k\ <= ((not \Right_QuadDec:bQuadDec:quad_A_delayed_0\ and not \Right_QuadDec:bQuadDec:quad_A_delayed_1\ and not \Right_QuadDec:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\Right_QuadDec:bQuadDec:B_j\' (cost = 1):
\Right_QuadDec:bQuadDec:B_j\ <= ((\Right_QuadDec:bQuadDec:quad_B_delayed_0\ and \Right_QuadDec:bQuadDec:quad_B_delayed_1\ and \Right_QuadDec:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\Right_QuadDec:bQuadDec:B_k\' (cost = 3):
\Right_QuadDec:bQuadDec:B_k\ <= ((not \Right_QuadDec:bQuadDec:quad_B_delayed_0\ and not \Right_QuadDec:bQuadDec:quad_B_delayed_1\ and not \Right_QuadDec:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\Right_QuadDec:Net_1151\' (cost = 0):
\Right_QuadDec:Net_1151\ <= (not \Right_QuadDec:Net_1251\);

Note:  Expanding virtual equation for '\Right_QuadDec:Net_1287\' (cost = 0):
\Right_QuadDec:Net_1287\ <= (not \Right_QuadDec:Net_1264\);

Note:  Virtual signal Net_8089 with ( cost: 280 or cost_inv: 8)  > 90 or with size: 8 > 102 has been made a (soft) node.
Net_8089 <= ((Net_7964_2 and Net_7964_1 and Net_7964_0 and Net_8122)
	OR (not Net_7964_0 and Net_7964_2 and Net_7964_1 and Net_8121)
	OR (not Net_7964_1 and Net_7964_2 and Net_7964_0 and Net_8120)
	OR (not Net_7964_1 and not Net_7964_0 and Net_7964_2 and Net_8119)
	OR (not Net_7964_2 and Net_7964_1 and Net_7964_0 and Net_8118)
	OR (not Net_7964_2 and not Net_7964_0 and Net_7964_1 and Net_8117)
	OR (not Net_7964_2 and not Net_7964_1 and Net_7964_0 and Net_8116)
	OR (not Net_7964_2 and not Net_7964_1 and not Net_7964_0 and Net_8115));

Note:  Virtual signal Net_8007 with ( cost: 280 or cost_inv: 8)  > 90 or with size: 8 > 102 has been made a (soft) node.
Net_8007 <= ((Net_7990_2 and Net_7990_1 and Net_7990_0 and Net_8022)
	OR (not Net_7990_0 and Net_7990_2 and Net_7990_1 and Net_8023)
	OR (not Net_7990_1 and Net_7990_2 and Net_7990_0 and Net_8024)
	OR (not Net_7990_1 and not Net_7990_0 and Net_7990_2 and Net_8025)
	OR (not Net_7990_2 and Net_7990_1 and Net_7990_0 and Net_8026)
	OR (not Net_7990_2 and not Net_7990_0 and Net_7990_1 and Net_8027)
	OR (not Net_7990_2 and not Net_7990_1 and Net_7990_0 and Net_8028)
	OR (not Net_7990_2 and not Net_7990_1 and not Net_7990_0 and Net_8029));

Note:  Expanding virtual equation for '\Rear_Echo_Timer:TimerUDB:fifo_load_polarized\' (cost = 1):
\Rear_Echo_Timer:TimerUDB:fifo_load_polarized\ <= ((not Net_8007 and \Rear_Echo_Timer:TimerUDB:capture_last\));

Note:  Expanding virtual equation for '\Rear_Echo_Timer:TimerUDB:capt_fifo_load\' (cost = 9):
\Rear_Echo_Timer:TimerUDB:capt_fifo_load\ <= ((not Net_8007 and \Rear_Echo_Timer:TimerUDB:capture_last\ and \Rear_Echo_Timer:TimerUDB:timer_enable\));

Note:  Expanding virtual equation for '\Rear_Echo_Timer:TimerUDB:trigger_polarized\' (cost = 0):
\Rear_Echo_Timer:TimerUDB:trigger_polarized\ <= (\Rear_Echo_Timer:TimerUDB:trig_rise_detected\);

Note:  Expanding virtual equation for '\Rear_Echo_Timer:TimerUDB:sIntCapCount:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Rear_Echo_Timer:TimerUDB:sIntCapCount:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN3_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_4_0' (cost = 0):
add_vv_vv_MODGEN_4_0 <= (not MODIN3_0);

Note:  Expanding virtual equation for '\Rear_Echo_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:xnor_array_1\' (cost = 0):
\Rear_Echo_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:xnor_array_1\ <= (not MODIN3_1);

Note:  Expanding virtual equation for '\Rear_Echo_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:xnor_array_0\' (cost = 0):
\Rear_Echo_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:xnor_array_0\ <= (not MODIN3_0);

Note:  Expanding virtual equation for '\Rear_Echo_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:eq_1\' (cost = 1):
\Rear_Echo_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:eq_1\ <= ((not MODIN3_1 and not MODIN3_0));

Note:  Expanding virtual equation for '\Rear_Echo_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:xeq\' (cost = 5):
\Rear_Echo_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:xeq\ <= ((not MODIN3_1 and not MODIN3_0));

Note:  Expanding virtual equation for '\Front_Echo_Timer:TimerUDB:fifo_load_polarized\' (cost = 1):
\Front_Echo_Timer:TimerUDB:fifo_load_polarized\ <= ((not Net_8089 and \Front_Echo_Timer:TimerUDB:capture_last\));

Note:  Expanding virtual equation for '\Front_Echo_Timer:TimerUDB:trigger_polarized\' (cost = 0):
\Front_Echo_Timer:TimerUDB:trigger_polarized\ <= (\Front_Echo_Timer:TimerUDB:trig_rise_detected\);


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \Left_HB25_PWM:PWMUDB:dith_count_0\ and \Left_HB25_PWM:PWMUDB:dith_count_1\)
	OR (not \Left_HB25_PWM:PWMUDB:dith_count_1\ and \Left_HB25_PWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_1\' (cost = 2):
\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_1\ <= ((not \Right_HB25_PWM:PWMUDB:dith_count_0\ and \Right_HB25_PWM:PWMUDB:dith_count_1\)
	OR (not \Right_HB25_PWM:PWMUDB:dith_count_1\ and \Right_HB25_PWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\Left_QuadDec:Net_1248\' (cost = 2):
\Left_QuadDec:Net_1248\ <= ((not \Left_QuadDec:Net_1264\ and \Left_QuadDec:Net_1275\));

Note:  Expanding virtual equation for '\Right_QuadDec:Net_1248\' (cost = 2):
\Right_QuadDec:Net_1248\ <= ((not \Right_QuadDec:Net_1264\ and \Right_QuadDec:Net_1275\));

Note:  Expanding virtual equation for '\Rear_Echo_Timer:TimerUDB:trigger_enable\' (cost = 0):
\Rear_Echo_Timer:TimerUDB:trigger_enable\ <= (\Rear_Echo_Timer:TimerUDB:trig_rise_detected\);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_4_1' (cost = 4):
add_vv_vv_MODGEN_4_1 <= ((not MODIN3_0 and MODIN3_1)
	OR (not MODIN3_1 and MODIN3_0));

Note:  Expanding virtual equation for '\Front_Echo_Timer:TimerUDB:trigger_enable\' (cost = 0):
\Front_Echo_Timer:TimerUDB:trigger_enable\ <= (\Front_Echo_Timer:TimerUDB:trig_rise_detected\);


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\Rear_Echo_Timer:TimerUDB:status_tc\' (cost = 4):
\Rear_Echo_Timer:TimerUDB:status_tc\ <= ((\Rear_Echo_Timer:TimerUDB:run_mode\ and \Rear_Echo_Timer:TimerUDB:per_zero\ and \Rear_Echo_Timer:TimerUDB:trig_rise_detected\));

Note:  Expanding virtual equation for '\Front_Echo_Timer:TimerUDB:status_tc\' (cost = 4):
\Front_Echo_Timer:TimerUDB:status_tc\ <= ((\Front_Echo_Timer:TimerUDB:run_mode\ and \Front_Echo_Timer:TimerUDB:per_zero\ and \Front_Echo_Timer:TimerUDB:trig_rise_detected\));


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 86 signals.
	Turned 2 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \Left_HB25_PWM:PWMUDB:final_capture\ to zero
Aliasing \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \Right_HB25_PWM:PWMUDB:final_capture\ to zero
Aliasing \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \Left_QuadDec:Cnt16:CounterUDB:hwCapture\ to zero
Aliasing \Right_QuadDec:Cnt16:CounterUDB:hwCapture\ to zero
Removing Lhs of wire \Left_HB25_PWM:PWMUDB:final_capture\[90] = zero[2]
Removing Lhs of wire \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[354] = zero[2]
Removing Lhs of wire \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[364] = zero[2]
Removing Lhs of wire \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[374] = zero[2]
Removing Lhs of wire \Right_HB25_PWM:PWMUDB:final_capture\[480] = zero[2]
Removing Lhs of wire \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\[744] = zero[2]
Removing Lhs of wire \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\[754] = zero[2]
Removing Lhs of wire \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\[764] = zero[2]
Removing Lhs of wire \Left_QuadDec:Cnt16:CounterUDB:hwCapture\[828] = zero[2]
Removing Lhs of wire \Right_QuadDec:Cnt16:CounterUDB:hwCapture\[1034] = zero[2]
Removing Lhs of wire \Front_ADC_SAR:Net_188\[1920] = \Front_ADC_SAR:Net_376\[1919]
Removing Lhs of wire \Rear_ADC_SAR:Net_188\[2026] = \Rear_ADC_SAR:Net_376\[2025]
Removing Lhs of wire \Left_HB25_PWM:PWMUDB:runmode_enable\\D\[2185] = tmpOE__bufoe_1_net_0[27]
Removing Lhs of wire \Right_HB25_PWM:PWMUDB:runmode_enable\\D\[2198] = tmpOE__bufoe_2_net_0[418]

------------------------------------------------------
Aliased 0 equations, 14 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\projects\ArloBot\arlobot_freesoc\freesoc.cydsn\freesoc.cyprj -dcpsoc3 freesoc.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 2s.996ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.3.0.9604, Family: PSoC3, Started at: Tuesday, 14 June 2016 11:11:05
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\projects\ArloBot\arlobot_freesoc\freesoc.cydsn\freesoc.cyprj -d CY8C5888AXI-LP096 freesoc.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.105ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \Left_HB25_PWM:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Left_HB25_PWM:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \Left_HB25_PWM:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \Left_HB25_PWM:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \Right_HB25_PWM:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Right_HB25_PWM:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \Right_HB25_PWM:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \Right_HB25_PWM:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \Left_QuadDec:Cnt16:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Right_QuadDec:Cnt16:CounterUDB:prevCapture\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Front_ADC_SAR_theACLK'. Fanout=1, Signal=\Front_ADC_SAR:Net_376\
    Digital Clock 1: Automatic-assigning  clock 'Rear_ADC_SAR_theACLK'. Fanout=1, Signal=\Rear_ADC_SAR:Net_376\
    Digital Clock 2: Automatic-assigning  clock 'PWM_Clock'. Fanout=2, Signal=Net_8613
    Digital Clock 3: Automatic-assigning  clock 'Echo_Clock'. Fanout=2, Signal=Net_7952
    Digital Clock 4: Automatic-assigning  clock 'Encoder_Clock'. Fanout=6, Signal=Net_8580
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \Left_HB25_PWM:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: PWM_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: PWM_Clock, EnableOut: Constant 1
    UDB Clk/Enable \Right_HB25_PWM:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: PWM_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: PWM_Clock, EnableOut: Constant 1
    UDB Clk/Enable \Left_QuadDec:Cnt16:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Encoder_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Encoder_Clock, EnableOut: Constant 1
    UDB Clk/Enable \Left_QuadDec:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Encoder_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Encoder_Clock, EnableOut: Constant 1
    UDB Clk/Enable \Left_QuadDec:bQuadDec:CtrlClkEn\: with output requested to be synchronous
        ClockIn: Encoder_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Encoder_Clock, EnableOut: Constant 1
    UDB Clk/Enable \Right_QuadDec:Cnt16:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Encoder_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Encoder_Clock, EnableOut: Constant 1
    UDB Clk/Enable \Right_QuadDec:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Encoder_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Encoder_Clock, EnableOut: Constant 1
    UDB Clk/Enable \Right_QuadDec:bQuadDec:CtrlClkEn\: with output requested to be synchronous
        ClockIn: Encoder_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Encoder_Clock, EnableOut: Constant 1
    UDB Clk/Enable \Rear_Echo_Timer:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Echo_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Echo_Clock, EnableOut: Constant 1
    UDB Clk/Enable \Front_Echo_Timer:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Echo_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Echo_Clock, EnableOut: Constant 1
</CYPRESSTAG>
<CYPRESSTAG name="UDB Routed Clock Assignment">
    Routed Clock: Left_HB25_PWM_Pin(0):iocell.fb
        Effective Clock: BUS_CLK
        Enable Signal: Left_HB25_PWM_Pin(0):iocell.fb
    Routed Clock: Right_HB25_PWM_Pin(0):iocell.fb
        Effective Clock: BUS_CLK
        Enable Signal: Right_HB25_PWM_Pin(0):iocell.fb
</CYPRESSTAG>
ADD: pft.M0040: information: The following 4 pin(s) will be assigned a location by the fitter: \USBUART:Dm(0)\, \USBUART:Dp(0)\, Front_Trigger_4(0), Front_Trigger_5(0)


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \Front_Echo_Timer:TimerUDB:trig_last\, Duplicate of \Front_Echo_Timer:TimerUDB:capture_last\ 
    MacroCell: Name=\Front_Echo_Timer:TimerUDB:trig_last\, Mode=(D-Register)
        Total # of inputs        : 11
        Total # of product terms : 8
        List of special equations: 
            Clock  = (Net_7952) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_7964_2 * !Net_7964_1 * !Net_7964_0 * Net_8115
            + !Net_7964_2 * !Net_7964_1 * Net_7964_0 * Net_8116
            + !Net_7964_2 * Net_7964_1 * !Net_7964_0 * Net_8117
            + !Net_7964_2 * Net_7964_1 * Net_7964_0 * Net_8118
            + Net_7964_2 * !Net_7964_1 * !Net_7964_0 * Net_8119
            + Net_7964_2 * !Net_7964_1 * Net_7964_0 * Net_8120
            + Net_7964_2 * Net_7964_1 * !Net_7964_0 * Net_8121
            + Net_7964_2 * Net_7964_1 * Net_7964_0 * Net_8122
        );
        Output = \Front_Echo_Timer:TimerUDB:trig_last\ (fanout=2)

    Removing \Front_Echo_Timer:TimerUDB:run_mode\, Duplicate of \Front_Echo_Timer:TimerUDB:capture_last\ 
    MacroCell: Name=\Front_Echo_Timer:TimerUDB:run_mode\, Mode=(D-Register)
        Total # of inputs        : 11
        Total # of product terms : 8
        List of special equations: 
            Clock  = (Net_7952) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_7964_2 * !Net_7964_1 * !Net_7964_0 * Net_8115
            + !Net_7964_2 * !Net_7964_1 * Net_7964_0 * Net_8116
            + !Net_7964_2 * Net_7964_1 * !Net_7964_0 * Net_8117
            + !Net_7964_2 * Net_7964_1 * Net_7964_0 * Net_8118
            + Net_7964_2 * !Net_7964_1 * !Net_7964_0 * Net_8119
            + Net_7964_2 * !Net_7964_1 * Net_7964_0 * Net_8120
            + Net_7964_2 * Net_7964_1 * !Net_7964_0 * Net_8121
            + Net_7964_2 * Net_7964_1 * Net_7964_0 * Net_8122
        );
        Output = \Front_Echo_Timer:TimerUDB:run_mode\ (fanout=3)

    Removing \Rear_Echo_Timer:TimerUDB:trig_last\, Duplicate of \Rear_Echo_Timer:TimerUDB:capture_last\ 
    MacroCell: Name=\Rear_Echo_Timer:TimerUDB:trig_last\, Mode=(D-Register)
        Total # of inputs        : 11
        Total # of product terms : 8
        List of special equations: 
            Clock  = (Net_7952) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_7990_2 * !Net_7990_1 * !Net_7990_0 * Net_8029
            + !Net_7990_2 * !Net_7990_1 * Net_7990_0 * Net_8028
            + !Net_7990_2 * Net_7990_1 * !Net_7990_0 * Net_8027
            + !Net_7990_2 * Net_7990_1 * Net_7990_0 * Net_8026
            + Net_7990_2 * !Net_7990_1 * !Net_7990_0 * Net_8025
            + Net_7990_2 * !Net_7990_1 * Net_7990_0 * Net_8024
            + Net_7990_2 * Net_7990_1 * !Net_7990_0 * Net_8023
            + Net_7990_2 * Net_7990_1 * Net_7990_0 * Net_8022
        );
        Output = \Rear_Echo_Timer:TimerUDB:trig_last\ (fanout=2)

    Removing \Rear_Echo_Timer:TimerUDB:run_mode\, Duplicate of \Rear_Echo_Timer:TimerUDB:capture_last\ 
    MacroCell: Name=\Rear_Echo_Timer:TimerUDB:run_mode\, Mode=(D-Register)
        Total # of inputs        : 11
        Total # of product terms : 8
        List of special equations: 
            Clock  = (Net_7952) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_7990_2 * !Net_7990_1 * !Net_7990_0 * Net_8029
            + !Net_7990_2 * !Net_7990_1 * Net_7990_0 * Net_8028
            + !Net_7990_2 * Net_7990_1 * !Net_7990_0 * Net_8027
            + !Net_7990_2 * Net_7990_1 * Net_7990_0 * Net_8026
            + Net_7990_2 * !Net_7990_1 * !Net_7990_0 * Net_8025
            + Net_7990_2 * !Net_7990_1 * Net_7990_0 * Net_8024
            + Net_7990_2 * Net_7990_1 * !Net_7990_0 * Net_8023
            + Net_7990_2 * Net_7990_1 * Net_7990_0 * Net_8022
        );
        Output = \Rear_Echo_Timer:TimerUDB:run_mode\ (fanout=3)

    Removing \Right_QuadDec:Net_1264\, Duplicate of \Right_QuadDec:Cnt16:CounterUDB:prevCompare\ 
    MacroCell: Name=\Right_QuadDec:Net_1264\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_QuadDec:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \Right_QuadDec:Net_1264\ (fanout=2)

    Removing \Left_QuadDec:Net_1264\, Duplicate of \Left_QuadDec:Cnt16:CounterUDB:prevCompare\ 
    MacroCell: Name=\Left_QuadDec:Net_1264\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_QuadDec:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \Left_QuadDec:Net_1264\ (fanout=2)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing unused cells resulting from optimization
Done removing unused cells.
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Left_HB25_PWM_Pin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Left_HB25_PWM_Pin(0)__PA ,
            oe => tmpOE__bufoe_1_net_0 ,
            fb => Net_1584 ,
            input => Net_1537 ,
            pad => Left_HB25_PWM_Pin(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Left_HB25_Enable_Pin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Left_HB25_Enable_Pin(0)__PA ,
            annotation => Net_139 ,
            pad => Left_HB25_Enable_Pin(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Right_HB25_PWM_Pin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Right_HB25_PWM_Pin(0)__PA ,
            oe => tmpOE__bufoe_2_net_0 ,
            fb => Net_51 ,
            input => Net_39 ,
            pad => Right_HB25_PWM_Pin(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Right_HB25_Enable_Pin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Right_HB25_Enable_Pin(0)__PA ,
            annotation => Net_42 ,
            pad => Right_HB25_Enable_Pin(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Left_Encoder_A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Left_Encoder_A(0)__PA ,
            fb => Net_3173 ,
            pad => Left_Encoder_A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Left_Encoder_B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Left_Encoder_B(0)__PA ,
            fb => Net_3174 ,
            pad => Left_Encoder_B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Right_Encoder_A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Right_Encoder_A(0)__PA ,
            fb => Net_95 ,
            pad => Right_Encoder_A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Right_Encoder_B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Right_Encoder_B(0)__PA ,
            fb => Net_96 ,
            pad => Right_Encoder_B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = I2C_SDA(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => I2C_SDA(0)__PA ,
            fb => \EZI2C_Slave:Net_181\ ,
            input => \EZI2C_Slave:Net_173\ ,
            pad => I2C_SDA(0)_PAD );
        Properties:
        {
        }

    Pin : Name = I2C_SCL(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => I2C_SCL(0)__PA ,
            fb => \EZI2C_Slave:Net_175\ ,
            input => \EZI2C_Slave:Net_174\ ,
            pad => I2C_SCL(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Mainloop_Pin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Mainloop_Pin(0)__PA ,
            pad => Mainloop_Pin(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Front_Echo_Pin_0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Front_Echo_Pin_0(0)__PA ,
            fb => Net_8115 ,
            pad => Front_Echo_Pin_0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Front_Trigger_0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Front_Trigger_0(0)__PA ,
            input => Net_8147 ,
            pad => Front_Trigger_0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Front_Trigger_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Front_Trigger_1(0)__PA ,
            input => Net_8131 ,
            pad => Front_Trigger_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Front_Trigger_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Front_Trigger_2(0)__PA ,
            input => Net_8130 ,
            pad => Front_Trigger_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Front_Trigger_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Front_Trigger_3(0)__PA ,
            input => Net_8129 ,
            pad => Front_Trigger_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Front_Trigger_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Front_Trigger_4(0)__PA ,
            input => Net_8128 ,
            pad => Front_Trigger_4(0)_PAD );

    Pin : Name = Front_Trigger_5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Front_Trigger_5(0)__PA ,
            input => Net_8127 ,
            pad => Front_Trigger_5(0)_PAD );

    Pin : Name = Front_Trigger_6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Front_Trigger_6(0)__PA ,
            input => Net_8126 ,
            pad => Front_Trigger_6(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Front_Trigger_7(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Front_Trigger_7(0)__PA ,
            input => Net_8125 ,
            pad => Front_Trigger_7(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rear_Trigger_0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rear_Trigger_0(0)__PA ,
            input => Net_7981 ,
            pad => Rear_Trigger_0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rear_Trigger_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rear_Trigger_1(0)__PA ,
            input => Net_7982 ,
            pad => Rear_Trigger_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rear_Trigger_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rear_Trigger_2(0)__PA ,
            input => Net_7983 ,
            pad => Rear_Trigger_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rear_Trigger_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rear_Trigger_3(0)__PA ,
            input => Net_7984 ,
            pad => Rear_Trigger_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rear_Trigger_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rear_Trigger_4(0)__PA ,
            input => Net_7985 ,
            pad => Rear_Trigger_4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rear_Trigger_5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rear_Trigger_5(0)__PA ,
            input => Net_7986 ,
            pad => Rear_Trigger_5(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rear_Trigger_6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rear_Trigger_6(0)__PA ,
            input => Net_7987 ,
            pad => Rear_Trigger_6(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rear_Trigger_7(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rear_Trigger_7(0)__PA ,
            input => Net_7988 ,
            pad => Rear_Trigger_7(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rear_Echo_Pin_0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rear_Echo_Pin_0(0)__PA ,
            fb => Net_8029 ,
            pad => Rear_Echo_Pin_0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Front_Echo_Pin_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Front_Echo_Pin_1(0)__PA ,
            fb => Net_8116 ,
            pad => Front_Echo_Pin_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Front_Echo_Pin_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Front_Echo_Pin_2(0)__PA ,
            fb => Net_8117 ,
            pad => Front_Echo_Pin_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Front_Echo_Pin_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Front_Echo_Pin_3(0)__PA ,
            fb => Net_8118 ,
            pad => Front_Echo_Pin_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Front_Echo_Pin_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Front_Echo_Pin_4(0)__PA ,
            fb => Net_8119 ,
            pad => Front_Echo_Pin_4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Front_Echo_Pin_5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Front_Echo_Pin_5(0)__PA ,
            fb => Net_8120 ,
            pad => Front_Echo_Pin_5(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Front_Echo_Pin_6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Front_Echo_Pin_6(0)__PA ,
            fb => Net_8121 ,
            pad => Front_Echo_Pin_6(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Front_Echo_Pin_7(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Front_Echo_Pin_7(0)__PA ,
            fb => Net_8122 ,
            pad => Front_Echo_Pin_7(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rear_Echo_Pin_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rear_Echo_Pin_1(0)__PA ,
            fb => Net_8028 ,
            pad => Rear_Echo_Pin_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rear_Echo_Pin_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rear_Echo_Pin_2(0)__PA ,
            fb => Net_8027 ,
            pad => Rear_Echo_Pin_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rear_Echo_Pin_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rear_Echo_Pin_3(0)__PA ,
            fb => Net_8026 ,
            pad => Rear_Echo_Pin_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rear_Echo_Pin_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rear_Echo_Pin_4(0)__PA ,
            fb => Net_8025 ,
            pad => Rear_Echo_Pin_4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rear_Echo_Pin_5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rear_Echo_Pin_5(0)__PA ,
            fb => Net_8024 ,
            pad => Rear_Echo_Pin_5(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rear_Echo_Pin_6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rear_Echo_Pin_6(0)__PA ,
            fb => Net_8023 ,
            pad => Rear_Echo_Pin_6(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rear_Echo_Pin_7(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rear_Echo_Pin_7(0)__PA ,
            fb => Net_8022 ,
            pad => Rear_Echo_Pin_7(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Infrared_Pin_0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Infrared_Pin_0(0)__PA ,
            analog_term => Net_8528 ,
            pad => Infrared_Pin_0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Infrared_Pin_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Infrared_Pin_1(0)__PA ,
            analog_term => Net_8529 ,
            pad => Infrared_Pin_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Infrared_Pin_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Infrared_Pin_2(0)__PA ,
            analog_term => Net_8530 ,
            pad => Infrared_Pin_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Infrared_Pin_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Infrared_Pin_3(0)__PA ,
            analog_term => Net_8531 ,
            pad => Infrared_Pin_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Infrared_Pin_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Infrared_Pin_4(0)__PA ,
            analog_term => Net_8532 ,
            pad => Infrared_Pin_4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Infrared_Pin_5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Infrared_Pin_5(0)__PA ,
            analog_term => Net_8533 ,
            pad => Infrared_Pin_5(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Infrared_Pin_6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Infrared_Pin_6(0)__PA ,
            analog_term => Net_8534 ,
            pad => Infrared_Pin_6(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Infrared_Pin_7(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Infrared_Pin_7(0)__PA ,
            analog_term => Net_8535 ,
            pad => Infrared_Pin_7(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Infrared_Pin_8(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Infrared_Pin_8(0)__PA ,
            analog_term => Net_8541 ,
            pad => Infrared_Pin_8(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Infrared_Pin_9(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Infrared_Pin_9(0)__PA ,
            analog_term => Net_8542 ,
            pad => Infrared_Pin_9(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Infrared_Pin_10(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Infrared_Pin_10(0)__PA ,
            analog_term => Net_8543 ,
            pad => Infrared_Pin_10(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Infrared_Pin_11(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Infrared_Pin_11(0)__PA ,
            analog_term => Net_8544 ,
            pad => Infrared_Pin_11(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Infrared_Pin_12(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Infrared_Pin_12(0)__PA ,
            analog_term => Net_8545 ,
            pad => Infrared_Pin_12(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Infrared_Pin_13(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Infrared_Pin_13(0)__PA ,
            analog_term => Net_8546 ,
            pad => Infrared_Pin_13(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Infrared_Pin_14(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Infrared_Pin_14(0)__PA ,
            analog_term => Net_8547 ,
            pad => Infrared_Pin_14(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Infrared_Pin_15(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Infrared_Pin_15(0)__PA ,
            analog_term => Net_8548 ,
            pad => Infrared_Pin_15(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \USBUART:Dm(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: USB_D_MINUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART:Dm(0)\__PA ,
            analog_term => \USBUART:Net_597\ ,
            pad => \USBUART:Dm(0)_PAD\ );

    Pin : Name = \USBUART:Dp(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: USB_D_PLUS
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART:Dp(0)\__PA ,
            analog_term => \USBUART:Net_1000\ ,
            pad => \USBUART:Dp(0)_PAD\ );
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\Left_QuadDec:Cnt16:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Left_QuadDec:Net_1260\ * 
              !\Left_QuadDec:Cnt16:CounterUDB:status_1\ * 
              !\Left_QuadDec:Cnt16:CounterUDB:overflow\
        );
        Output = \Left_QuadDec:Cnt16:CounterUDB:reload\ (fanout=2)

    MacroCell: Name=\Left_QuadDec:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_QuadDec:Cnt16:CounterUDB:cmp_out_i\ * 
              !\Left_QuadDec:Cnt16:CounterUDB:prevCompare\
        );
        Output = \Left_QuadDec:Cnt16:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\Left_QuadDec:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_QuadDec:Cnt16:CounterUDB:overflow\ * 
              !\Left_QuadDec:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \Left_QuadDec:Cnt16:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\Left_QuadDec:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_QuadDec:Cnt16:CounterUDB:status_1\ * 
              !\Left_QuadDec:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \Left_QuadDec:Cnt16:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\Left_QuadDec:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_QuadDec:Cnt16:CounterUDB:control_7\ * 
              !\Left_QuadDec:Cnt16:CounterUDB:count_stored_i\ * 
              \Left_QuadDec:Net_1203\
        );
        Output = \Left_QuadDec:Cnt16:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\Left_QuadDec:Net_530\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_QuadDec:Net_1275\ * \Left_QuadDec:Net_1251\ * 
              !\Left_QuadDec:Cnt16:CounterUDB:prevCompare\
        );
        Output = \Left_QuadDec:Net_530\ (fanout=1)

    MacroCell: Name=\Left_QuadDec:Net_611\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_QuadDec:Net_1275\ * !\Left_QuadDec:Net_1251\ * 
              !\Left_QuadDec:Cnt16:CounterUDB:prevCompare\
        );
        Output = \Left_QuadDec:Net_611\ (fanout=1)

    MacroCell: Name=\Right_QuadDec:Cnt16:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Right_QuadDec:Net_1260\ * 
              !\Right_QuadDec:Cnt16:CounterUDB:status_1\ * 
              !\Right_QuadDec:Cnt16:CounterUDB:overflow\
        );
        Output = \Right_QuadDec:Cnt16:CounterUDB:reload\ (fanout=2)

    MacroCell: Name=\Right_QuadDec:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_QuadDec:Cnt16:CounterUDB:cmp_out_i\ * 
              !\Right_QuadDec:Cnt16:CounterUDB:prevCompare\
        );
        Output = \Right_QuadDec:Cnt16:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\Right_QuadDec:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_QuadDec:Cnt16:CounterUDB:overflow\ * 
              !\Right_QuadDec:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \Right_QuadDec:Cnt16:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\Right_QuadDec:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_QuadDec:Cnt16:CounterUDB:status_1\ * 
              !\Right_QuadDec:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \Right_QuadDec:Cnt16:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\Right_QuadDec:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_QuadDec:Cnt16:CounterUDB:control_7\ * 
              !\Right_QuadDec:Cnt16:CounterUDB:count_stored_i\ * 
              \Right_QuadDec:Net_1203\
        );
        Output = \Right_QuadDec:Cnt16:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\Right_QuadDec:Net_530\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_QuadDec:Net_1275\ * \Right_QuadDec:Net_1251\ * 
              !\Right_QuadDec:Cnt16:CounterUDB:prevCompare\
        );
        Output = \Right_QuadDec:Net_530\ (fanout=1)

    MacroCell: Name=\Right_QuadDec:Net_611\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_QuadDec:Net_1275\ * !\Right_QuadDec:Net_1251\ * 
              !\Right_QuadDec:Cnt16:CounterUDB:prevCompare\
        );
        Output = \Right_QuadDec:Net_611\ (fanout=1)

    MacroCell: Name=Net_8089, Mode=(Combinatorial)
        Total # of inputs        : 11
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_7964_2 * !Net_7964_1 * !Net_7964_0 * Net_8115
            + !Net_7964_2 * !Net_7964_1 * Net_7964_0 * Net_8116
            + !Net_7964_2 * Net_7964_1 * !Net_7964_0 * Net_8117
            + !Net_7964_2 * Net_7964_1 * Net_7964_0 * Net_8118
            + Net_7964_2 * !Net_7964_1 * !Net_7964_0 * Net_8119
            + Net_7964_2 * !Net_7964_1 * Net_7964_0 * Net_8120
            + Net_7964_2 * Net_7964_1 * !Net_7964_0 * Net_8121
            + Net_7964_2 * Net_7964_1 * Net_7964_0 * Net_8122
        );
        Output = Net_8089 (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=Net_8007, Mode=(Combinatorial)
        Total # of inputs        : 11
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_7990_2 * !Net_7990_1 * !Net_7990_0 * Net_8029
            + !Net_7990_2 * !Net_7990_1 * Net_7990_0 * Net_8028
            + !Net_7990_2 * Net_7990_1 * !Net_7990_0 * Net_8027
            + !Net_7990_2 * Net_7990_1 * Net_7990_0 * Net_8026
            + Net_7990_2 * !Net_7990_1 * !Net_7990_0 * Net_8025
            + Net_7990_2 * !Net_7990_1 * Net_7990_0 * Net_8024
            + Net_7990_2 * Net_7990_1 * !Net_7990_0 * Net_8023
            + Net_7990_2 * Net_7990_1 * Net_7990_0 * Net_8022
        );
        Output = Net_8007 (fanout=7)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=Net_8147, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_7964_2 * !Net_7964_1 * !Net_7964_0 * Net_7963
        );
        Output = Net_8147 (fanout=1)

    MacroCell: Name=Net_8131, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_7964_2 * !Net_7964_1 * Net_7964_0 * Net_7963
        );
        Output = Net_8131 (fanout=1)

    MacroCell: Name=Net_8130, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_7964_2 * Net_7964_1 * !Net_7964_0 * Net_7963
        );
        Output = Net_8130 (fanout=1)

    MacroCell: Name=Net_8129, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_7964_2 * Net_7964_1 * Net_7964_0 * Net_7963
        );
        Output = Net_8129 (fanout=1)

    MacroCell: Name=Net_8128, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_7964_2 * !Net_7964_1 * !Net_7964_0 * Net_7963
        );
        Output = Net_8128 (fanout=1)

    MacroCell: Name=Net_8127, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_7964_2 * !Net_7964_1 * Net_7964_0 * Net_7963
        );
        Output = Net_8127 (fanout=1)

    MacroCell: Name=Net_8126, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_7964_2 * Net_7964_1 * !Net_7964_0 * Net_7963
        );
        Output = Net_8126 (fanout=1)

    MacroCell: Name=Net_8125, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_7964_2 * Net_7964_1 * Net_7964_0 * Net_7963
        );
        Output = Net_8125 (fanout=1)

    MacroCell: Name=Net_7981, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_7990_2 * !Net_7990_1 * !Net_7990_0 * Net_7989
        );
        Output = Net_7981 (fanout=1)

    MacroCell: Name=Net_7982, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_7990_2 * !Net_7990_1 * Net_7990_0 * Net_7989
        );
        Output = Net_7982 (fanout=1)

    MacroCell: Name=Net_7983, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_7990_2 * Net_7990_1 * !Net_7990_0 * Net_7989
        );
        Output = Net_7983 (fanout=1)

    MacroCell: Name=Net_7984, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_7990_2 * Net_7990_1 * Net_7990_0 * Net_7989
        );
        Output = Net_7984 (fanout=1)

    MacroCell: Name=Net_7985, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_7990_2 * !Net_7990_1 * !Net_7990_0 * Net_7989
        );
        Output = Net_7985 (fanout=1)

    MacroCell: Name=Net_7986, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_7990_2 * !Net_7990_1 * Net_7990_0 * Net_7989
        );
        Output = Net_7986 (fanout=1)

    MacroCell: Name=Net_7987, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_7990_2 * Net_7990_1 * !Net_7990_0 * Net_7989
        );
        Output = Net_7987 (fanout=1)

    MacroCell: Name=Net_7988, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_7990_2 * Net_7990_1 * Net_7990_0 * Net_7989
        );
        Output = Net_7988 (fanout=1)

    MacroCell: Name=\Rear_Echo_Timer:TimerUDB:capt_fifo_load\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_8007 * \Rear_Echo_Timer:TimerUDB:capture_last\ * 
              \Rear_Echo_Timer:TimerUDB:timer_enable\
        );
        Output = \Rear_Echo_Timer:TimerUDB:capt_fifo_load\ (fanout=2)

    MacroCell: Name=\Rear_Echo_Timer:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Rear_Echo_Timer:TimerUDB:capture_last\ * 
              \Rear_Echo_Timer:TimerUDB:per_zero\ * 
              \Rear_Echo_Timer:TimerUDB:trig_rise_detected\
        );
        Output = \Rear_Echo_Timer:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\Rear_Echo_Timer:TimerUDB:trig_reg\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Rear_Echo_Timer:TimerUDB:timer_enable\ * 
              \Rear_Echo_Timer:TimerUDB:trig_rise_detected\
        );
        Output = \Rear_Echo_Timer:TimerUDB:trig_reg\ (fanout=2)

    MacroCell: Name=\Front_Echo_Timer:TimerUDB:capt_fifo_load\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_8089 * \Front_Echo_Timer:TimerUDB:capture_last\ * 
              \Front_Echo_Timer:TimerUDB:timer_enable\
        );
        Output = \Front_Echo_Timer:TimerUDB:capt_fifo_load\ (fanout=3)

    MacroCell: Name=\Front_Echo_Timer:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Front_Echo_Timer:TimerUDB:capture_last\ * 
              \Front_Echo_Timer:TimerUDB:per_zero\ * 
              \Front_Echo_Timer:TimerUDB:trig_rise_detected\
        );
        Output = \Front_Echo_Timer:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\Front_Echo_Timer:TimerUDB:trig_reg\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Front_Echo_Timer:TimerUDB:timer_enable\ * 
              \Front_Echo_Timer:TimerUDB:trig_rise_detected\
        );
        Output = \Front_Echo_Timer:TimerUDB:trig_reg\ (fanout=2)

    MacroCell: Name=\Left_QuadDec:bQuadDec:quad_A_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3173
        );
        Output = \Left_QuadDec:bQuadDec:quad_A_delayed_0\ (fanout=2)

    MacroCell: Name=\Left_QuadDec:bQuadDec:quad_A_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_QuadDec:bQuadDec:quad_A_delayed_0\
        );
        Output = \Left_QuadDec:bQuadDec:quad_A_delayed_1\ (fanout=2)

    MacroCell: Name=\Left_QuadDec:bQuadDec:quad_A_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_QuadDec:bQuadDec:quad_A_delayed_1\
        );
        Output = \Left_QuadDec:bQuadDec:quad_A_delayed_2\ (fanout=1)

    MacroCell: Name=\Left_QuadDec:bQuadDec:quad_B_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3174
        );
        Output = \Left_QuadDec:bQuadDec:quad_B_delayed_0\ (fanout=2)

    MacroCell: Name=\Left_QuadDec:bQuadDec:quad_B_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_QuadDec:bQuadDec:quad_B_delayed_0\
        );
        Output = \Left_QuadDec:bQuadDec:quad_B_delayed_1\ (fanout=2)

    MacroCell: Name=\Left_QuadDec:bQuadDec:quad_B_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_QuadDec:bQuadDec:quad_B_delayed_1\
        );
        Output = \Left_QuadDec:bQuadDec:quad_B_delayed_2\ (fanout=1)

    MacroCell: Name=\Right_QuadDec:bQuadDec:quad_A_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_95
        );
        Output = \Right_QuadDec:bQuadDec:quad_A_delayed_0\ (fanout=2)

    MacroCell: Name=\Right_QuadDec:bQuadDec:quad_A_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_QuadDec:bQuadDec:quad_A_delayed_0\
        );
        Output = \Right_QuadDec:bQuadDec:quad_A_delayed_1\ (fanout=2)

    MacroCell: Name=\Right_QuadDec:bQuadDec:quad_A_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_QuadDec:bQuadDec:quad_A_delayed_1\
        );
        Output = \Right_QuadDec:bQuadDec:quad_A_delayed_2\ (fanout=1)

    MacroCell: Name=\Right_QuadDec:bQuadDec:quad_B_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_96
        );
        Output = \Right_QuadDec:bQuadDec:quad_B_delayed_0\ (fanout=2)

    MacroCell: Name=\Right_QuadDec:bQuadDec:quad_B_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_QuadDec:bQuadDec:quad_B_delayed_0\
        );
        Output = \Right_QuadDec:bQuadDec:quad_B_delayed_1\ (fanout=2)

    MacroCell: Name=\Right_QuadDec:bQuadDec:quad_B_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_QuadDec:bQuadDec:quad_B_delayed_1\
        );
        Output = \Right_QuadDec:bQuadDec:quad_B_delayed_2\ (fanout=1)

    MacroCell: Name=tmpOE__bufoe_1_net_0, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1584)
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = tmpOE__bufoe_1_net_0 (fanout=2)

    MacroCell: Name=\Left_HB25_PWM:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8613) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              tmpOE__bufoe_1_net_0
        );
        Output = \Left_HB25_PWM:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=Net_1537, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_8613) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \Left_HB25_PWM:PWMUDB:runmode_enable\ * 
              \Left_HB25_PWM:PWMUDB:cmp1_eq\
            + \Left_HB25_PWM:PWMUDB:runmode_enable\ * 
              \Left_HB25_PWM:PWMUDB:cmp1_less\
        );
        Output = Net_1537 (fanout=1)

    MacroCell: Name=tmpOE__bufoe_2_net_0, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_51)
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = tmpOE__bufoe_2_net_0 (fanout=2)

    MacroCell: Name=\Right_HB25_PWM:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8613) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              tmpOE__bufoe_2_net_0
        );
        Output = \Right_HB25_PWM:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=Net_39, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_8613) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \Right_HB25_PWM:PWMUDB:runmode_enable\ * 
              \Right_HB25_PWM:PWMUDB:cmp1_eq\
            + \Right_HB25_PWM:PWMUDB:runmode_enable\ * 
              \Right_HB25_PWM:PWMUDB:cmp1_less\
        );
        Output = Net_39 (fanout=1)

    MacroCell: Name=\Left_QuadDec:Net_1251\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \Left_QuadDec:Net_1251\ * !\Left_QuadDec:Net_1260\ * 
              !\Left_QuadDec:bQuadDec:quad_A_filt\ * 
              !\Left_QuadDec:bQuadDec:error\ * 
              !\Left_QuadDec:bQuadDec:state_0\
            + \Left_QuadDec:Net_1251\ * !\Left_QuadDec:Net_1260\ * 
              \Left_QuadDec:bQuadDec:quad_A_filt\ * 
              !\Left_QuadDec:bQuadDec:error\ * 
              \Left_QuadDec:bQuadDec:state_0\
            + \Left_QuadDec:Net_1251\ * !\Left_QuadDec:Net_1260\ * 
              !\Left_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Left_QuadDec:bQuadDec:error\ * 
              \Left_QuadDec:bQuadDec:state_1\
            + \Left_QuadDec:Net_1251_split\
        );
        Output = \Left_QuadDec:Net_1251\ (fanout=6)

    MacroCell: Name=\Left_QuadDec:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_QuadDec:Cnt16:CounterUDB:overflow\
        );
        Output = \Left_QuadDec:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\Left_QuadDec:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_QuadDec:Cnt16:CounterUDB:status_1\
        );
        Output = \Left_QuadDec:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\Left_QuadDec:Net_1275\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Left_QuadDec:Cnt16:CounterUDB:status_1\ * 
              !\Left_QuadDec:Cnt16:CounterUDB:overflow\
        );
        Output = \Left_QuadDec:Net_1275\ (fanout=2)

    MacroCell: Name=\Left_QuadDec:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_QuadDec:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \Left_QuadDec:Cnt16:CounterUDB:prevCompare\ (fanout=3)

    MacroCell: Name=\Left_QuadDec:Net_1251_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \Left_QuadDec:Net_1251\ * !\Left_QuadDec:Net_1260\ * 
              \Left_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Left_QuadDec:bQuadDec:error\ * 
              !\Left_QuadDec:bQuadDec:state_1\
            + \Left_QuadDec:Net_1251\ * !\Left_QuadDec:Net_1260\ * 
              \Left_QuadDec:bQuadDec:error\ * 
              !\Left_QuadDec:bQuadDec:state_1\ * 
              !\Left_QuadDec:bQuadDec:state_0\
            + \Left_QuadDec:Net_1251\ * !\Left_QuadDec:bQuadDec:quad_A_filt\ * 
              !\Left_QuadDec:bQuadDec:error\ * 
              !\Left_QuadDec:bQuadDec:state_1\ * 
              !\Left_QuadDec:bQuadDec:state_0\
            + \Left_QuadDec:Net_1251\ * \Left_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Left_QuadDec:bQuadDec:error\ * 
              !\Left_QuadDec:bQuadDec:state_1\ * 
              !\Left_QuadDec:bQuadDec:state_0\
            + !\Left_QuadDec:Net_1260\ * !\Left_QuadDec:bQuadDec:quad_A_filt\ * 
              !\Left_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Left_QuadDec:bQuadDec:error\ * 
              \Left_QuadDec:bQuadDec:state_1\ * 
              !\Left_QuadDec:bQuadDec:state_0\
            + !\Left_QuadDec:Net_1260\ * \Left_QuadDec:bQuadDec:quad_A_filt\ * 
              !\Left_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Left_QuadDec:bQuadDec:error\ * 
              \Left_QuadDec:bQuadDec:state_1\ * 
              \Left_QuadDec:bQuadDec:state_0\
            + !\Left_QuadDec:Net_1260\ * \Left_QuadDec:bQuadDec:quad_A_filt\ * 
              \Left_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Left_QuadDec:bQuadDec:error\ * 
              !\Left_QuadDec:bQuadDec:state_1\ * 
              \Left_QuadDec:bQuadDec:state_0\
            + !\Left_QuadDec:bQuadDec:quad_A_filt\ * 
              \Left_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Left_QuadDec:bQuadDec:error\ * 
              !\Left_QuadDec:bQuadDec:state_1\ * 
              !\Left_QuadDec:bQuadDec:state_0\
        );
        Output = \Left_QuadDec:Net_1251_split\ (fanout=1)

    MacroCell: Name=\Left_QuadDec:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_QuadDec:Net_1203\
        );
        Output = \Left_QuadDec:Cnt16:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\Left_QuadDec:Net_1203\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Left_QuadDec:bQuadDec:quad_A_filt\ * 
              \Left_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Left_QuadDec:bQuadDec:error\ * 
              !\Left_QuadDec:bQuadDec:state_1\ * 
              !\Left_QuadDec:bQuadDec:state_0\
            + \Left_QuadDec:Net_1203_split\
        );
        Output = \Left_QuadDec:Net_1203\ (fanout=3)

    MacroCell: Name=\Left_QuadDec:bQuadDec:quad_A_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Left_QuadDec:bQuadDec:quad_A_delayed_0\ * 
              !\Left_QuadDec:bQuadDec:quad_A_delayed_1\ * 
              !\Left_QuadDec:bQuadDec:quad_A_delayed_2\ * 
              \Left_QuadDec:bQuadDec:quad_A_filt\
            + \Left_QuadDec:bQuadDec:quad_A_delayed_0\ * 
              \Left_QuadDec:bQuadDec:quad_A_delayed_1\ * 
              \Left_QuadDec:bQuadDec:quad_A_delayed_2\ * 
              !\Left_QuadDec:bQuadDec:quad_A_filt\
        );
        Output = \Left_QuadDec:bQuadDec:quad_A_filt\ (fanout=8)

    MacroCell: Name=\Left_QuadDec:bQuadDec:quad_B_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Left_QuadDec:bQuadDec:quad_B_delayed_0\ * 
              !\Left_QuadDec:bQuadDec:quad_B_delayed_1\ * 
              !\Left_QuadDec:bQuadDec:quad_B_delayed_2\ * 
              \Left_QuadDec:bQuadDec:quad_B_filt\
            + \Left_QuadDec:bQuadDec:quad_B_delayed_0\ * 
              \Left_QuadDec:bQuadDec:quad_B_delayed_1\ * 
              \Left_QuadDec:bQuadDec:quad_B_delayed_2\ * 
              !\Left_QuadDec:bQuadDec:quad_B_filt\
        );
        Output = \Left_QuadDec:bQuadDec:quad_B_filt\ (fanout=8)

    MacroCell: Name=\Left_QuadDec:Net_1260\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\Left_QuadDec:Net_1260\ * !\Left_QuadDec:bQuadDec:error\
            + !\Left_QuadDec:Net_1260\ * !\Left_QuadDec:bQuadDec:state_1\ * 
              !\Left_QuadDec:bQuadDec:state_0\
            + !\Left_QuadDec:bQuadDec:error\ * 
              !\Left_QuadDec:bQuadDec:state_1\ * 
              !\Left_QuadDec:bQuadDec:state_0\
        );
        Output = \Left_QuadDec:Net_1260\ (fanout=10)

    MacroCell: Name=\Left_QuadDec:bQuadDec:error\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Left_QuadDec:Net_1260\ * !\Left_QuadDec:bQuadDec:quad_A_filt\ * 
              !\Left_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Left_QuadDec:bQuadDec:error\ * 
              \Left_QuadDec:bQuadDec:state_1\ * 
              \Left_QuadDec:bQuadDec:state_0\
            + !\Left_QuadDec:Net_1260\ * !\Left_QuadDec:bQuadDec:quad_A_filt\ * 
              \Left_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Left_QuadDec:bQuadDec:error\ * 
              \Left_QuadDec:bQuadDec:state_1\ * 
              !\Left_QuadDec:bQuadDec:state_0\
            + !\Left_QuadDec:Net_1260\ * \Left_QuadDec:bQuadDec:quad_A_filt\ * 
              !\Left_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Left_QuadDec:bQuadDec:error\ * 
              !\Left_QuadDec:bQuadDec:state_1\ * 
              \Left_QuadDec:bQuadDec:state_0\
            + \Left_QuadDec:bQuadDec:quad_A_filt\ * 
              \Left_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Left_QuadDec:bQuadDec:error\ * 
              !\Left_QuadDec:bQuadDec:state_1\ * 
              !\Left_QuadDec:bQuadDec:state_0\
        );
        Output = \Left_QuadDec:bQuadDec:error\ (fanout=9)

    MacroCell: Name=\Left_QuadDec:bQuadDec:state_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Left_QuadDec:Net_1260\ * \Left_QuadDec:bQuadDec:quad_A_filt\ * 
              \Left_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Left_QuadDec:bQuadDec:error\ * 
              \Left_QuadDec:bQuadDec:state_0\
            + !\Left_QuadDec:Net_1260\ * \Left_QuadDec:bQuadDec:quad_A_filt\ * 
              !\Left_QuadDec:bQuadDec:error\ * 
              \Left_QuadDec:bQuadDec:state_1\
            + !\Left_QuadDec:Net_1260\ * \Left_QuadDec:bQuadDec:quad_A_filt\ * 
              \Left_QuadDec:bQuadDec:error\ * 
              !\Left_QuadDec:bQuadDec:state_1\ * 
              !\Left_QuadDec:bQuadDec:state_0\
            + \Left_QuadDec:bQuadDec:quad_A_filt\ * 
              !\Left_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Left_QuadDec:bQuadDec:error\ * 
              !\Left_QuadDec:bQuadDec:state_1\ * 
              !\Left_QuadDec:bQuadDec:state_0\
        );
        Output = \Left_QuadDec:bQuadDec:state_1\ (fanout=8)

    MacroCell: Name=\Left_QuadDec:bQuadDec:state_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Left_QuadDec:Net_1260\ * \Left_QuadDec:bQuadDec:quad_A_filt\ * 
              \Left_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Left_QuadDec:bQuadDec:error\ * 
              \Left_QuadDec:bQuadDec:state_1\
            + !\Left_QuadDec:Net_1260\ * \Left_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Left_QuadDec:bQuadDec:error\ * 
              \Left_QuadDec:bQuadDec:state_0\
            + !\Left_QuadDec:Net_1260\ * \Left_QuadDec:bQuadDec:quad_B_filt\ * 
              \Left_QuadDec:bQuadDec:error\ * 
              !\Left_QuadDec:bQuadDec:state_1\ * 
              !\Left_QuadDec:bQuadDec:state_0\
            + !\Left_QuadDec:bQuadDec:quad_A_filt\ * 
              \Left_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Left_QuadDec:bQuadDec:error\ * 
              !\Left_QuadDec:bQuadDec:state_1\ * 
              !\Left_QuadDec:bQuadDec:state_0\
        );
        Output = \Left_QuadDec:bQuadDec:state_0\ (fanout=8)

    MacroCell: Name=\Right_QuadDec:Net_1251\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \Right_QuadDec:Net_1251\ * !\Right_QuadDec:Net_1260\ * 
              !\Right_QuadDec:bQuadDec:quad_A_filt\ * 
              !\Right_QuadDec:bQuadDec:error\ * 
              !\Right_QuadDec:bQuadDec:state_0\
            + \Right_QuadDec:Net_1251\ * !\Right_QuadDec:Net_1260\ * 
              \Right_QuadDec:bQuadDec:quad_A_filt\ * 
              !\Right_QuadDec:bQuadDec:error\ * 
              \Right_QuadDec:bQuadDec:state_0\
            + \Right_QuadDec:Net_1251\ * !\Right_QuadDec:Net_1260\ * 
              !\Right_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Right_QuadDec:bQuadDec:error\ * 
              \Right_QuadDec:bQuadDec:state_1\
            + \Right_QuadDec:Net_1251_split\
        );
        Output = \Right_QuadDec:Net_1251\ (fanout=6)

    MacroCell: Name=\Right_QuadDec:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_QuadDec:Cnt16:CounterUDB:overflow\
        );
        Output = \Right_QuadDec:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\Right_QuadDec:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_QuadDec:Cnt16:CounterUDB:status_1\
        );
        Output = \Right_QuadDec:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\Right_QuadDec:Net_1275\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Right_QuadDec:Cnt16:CounterUDB:status_1\ * 
              !\Right_QuadDec:Cnt16:CounterUDB:overflow\
        );
        Output = \Right_QuadDec:Net_1275\ (fanout=2)

    MacroCell: Name=\Right_QuadDec:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_QuadDec:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \Right_QuadDec:Cnt16:CounterUDB:prevCompare\ (fanout=3)

    MacroCell: Name=\Left_QuadDec:Net_1203_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\Left_QuadDec:Net_1260\ * \Left_QuadDec:Net_1203\ * 
              \Left_QuadDec:bQuadDec:error\ * 
              !\Left_QuadDec:bQuadDec:state_1\ * 
              !\Left_QuadDec:bQuadDec:state_0\
            + !\Left_QuadDec:Net_1260\ * !\Left_QuadDec:bQuadDec:quad_A_filt\ * 
              !\Left_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Left_QuadDec:bQuadDec:error\ * 
              !\Left_QuadDec:bQuadDec:state_1\ * 
              \Left_QuadDec:bQuadDec:state_0\
            + !\Left_QuadDec:Net_1260\ * !\Left_QuadDec:bQuadDec:quad_A_filt\ * 
              !\Left_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Left_QuadDec:bQuadDec:error\ * 
              \Left_QuadDec:bQuadDec:state_1\ * 
              !\Left_QuadDec:bQuadDec:state_0\
            + !\Left_QuadDec:Net_1260\ * !\Left_QuadDec:bQuadDec:quad_A_filt\ * 
              \Left_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Left_QuadDec:bQuadDec:error\ * 
              \Left_QuadDec:bQuadDec:state_1\ * 
              \Left_QuadDec:bQuadDec:state_0\
            + !\Left_QuadDec:Net_1260\ * \Left_QuadDec:bQuadDec:quad_A_filt\ * 
              !\Left_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Left_QuadDec:bQuadDec:error\ * 
              \Left_QuadDec:bQuadDec:state_1\ * 
              \Left_QuadDec:bQuadDec:state_0\
            + !\Left_QuadDec:Net_1260\ * \Left_QuadDec:bQuadDec:quad_A_filt\ * 
              \Left_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Left_QuadDec:bQuadDec:error\ * 
              !\Left_QuadDec:bQuadDec:state_1\ * 
              \Left_QuadDec:bQuadDec:state_0\
            + !\Left_QuadDec:Net_1260\ * \Left_QuadDec:bQuadDec:quad_A_filt\ * 
              \Left_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Left_QuadDec:bQuadDec:error\ * 
              \Left_QuadDec:bQuadDec:state_1\ * 
              !\Left_QuadDec:bQuadDec:state_0\
            + \Left_QuadDec:bQuadDec:quad_A_filt\ * 
              !\Left_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Left_QuadDec:bQuadDec:error\ * 
              !\Left_QuadDec:bQuadDec:state_1\ * 
              !\Left_QuadDec:bQuadDec:state_0\
        );
        Output = \Left_QuadDec:Net_1203_split\ (fanout=1)

    MacroCell: Name=\Right_QuadDec:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_QuadDec:Net_1203\
        );
        Output = \Right_QuadDec:Cnt16:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\Right_QuadDec:Net_1203\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Right_QuadDec:bQuadDec:quad_A_filt\ * 
              \Right_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Right_QuadDec:bQuadDec:error\ * 
              !\Right_QuadDec:bQuadDec:state_1\ * 
              !\Right_QuadDec:bQuadDec:state_0\
            + \Right_QuadDec:Net_1203_split\
        );
        Output = \Right_QuadDec:Net_1203\ (fanout=3)

    MacroCell: Name=\Right_QuadDec:bQuadDec:quad_A_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Right_QuadDec:bQuadDec:quad_A_delayed_0\ * 
              !\Right_QuadDec:bQuadDec:quad_A_delayed_1\ * 
              !\Right_QuadDec:bQuadDec:quad_A_delayed_2\ * 
              \Right_QuadDec:bQuadDec:quad_A_filt\
            + \Right_QuadDec:bQuadDec:quad_A_delayed_0\ * 
              \Right_QuadDec:bQuadDec:quad_A_delayed_1\ * 
              \Right_QuadDec:bQuadDec:quad_A_delayed_2\ * 
              !\Right_QuadDec:bQuadDec:quad_A_filt\
        );
        Output = \Right_QuadDec:bQuadDec:quad_A_filt\ (fanout=8)

    MacroCell: Name=\Right_QuadDec:bQuadDec:quad_B_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Right_QuadDec:bQuadDec:quad_B_delayed_0\ * 
              !\Right_QuadDec:bQuadDec:quad_B_delayed_1\ * 
              !\Right_QuadDec:bQuadDec:quad_B_delayed_2\ * 
              \Right_QuadDec:bQuadDec:quad_B_filt\
            + \Right_QuadDec:bQuadDec:quad_B_delayed_0\ * 
              \Right_QuadDec:bQuadDec:quad_B_delayed_1\ * 
              \Right_QuadDec:bQuadDec:quad_B_delayed_2\ * 
              !\Right_QuadDec:bQuadDec:quad_B_filt\
        );
        Output = \Right_QuadDec:bQuadDec:quad_B_filt\ (fanout=8)

    MacroCell: Name=\Right_QuadDec:Net_1260\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\Right_QuadDec:Net_1260\ * !\Right_QuadDec:bQuadDec:error\
            + !\Right_QuadDec:Net_1260\ * !\Right_QuadDec:bQuadDec:state_1\ * 
              !\Right_QuadDec:bQuadDec:state_0\
            + !\Right_QuadDec:bQuadDec:error\ * 
              !\Right_QuadDec:bQuadDec:state_1\ * 
              !\Right_QuadDec:bQuadDec:state_0\
        );
        Output = \Right_QuadDec:Net_1260\ (fanout=10)

    MacroCell: Name=\Right_QuadDec:bQuadDec:error\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Right_QuadDec:Net_1260\ * 
              !\Right_QuadDec:bQuadDec:quad_A_filt\ * 
              !\Right_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Right_QuadDec:bQuadDec:error\ * 
              \Right_QuadDec:bQuadDec:state_1\ * 
              \Right_QuadDec:bQuadDec:state_0\
            + !\Right_QuadDec:Net_1260\ * 
              !\Right_QuadDec:bQuadDec:quad_A_filt\ * 
              \Right_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Right_QuadDec:bQuadDec:error\ * 
              \Right_QuadDec:bQuadDec:state_1\ * 
              !\Right_QuadDec:bQuadDec:state_0\
            + !\Right_QuadDec:Net_1260\ * 
              \Right_QuadDec:bQuadDec:quad_A_filt\ * 
              !\Right_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Right_QuadDec:bQuadDec:error\ * 
              !\Right_QuadDec:bQuadDec:state_1\ * 
              \Right_QuadDec:bQuadDec:state_0\
            + \Right_QuadDec:bQuadDec:quad_A_filt\ * 
              \Right_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Right_QuadDec:bQuadDec:error\ * 
              !\Right_QuadDec:bQuadDec:state_1\ * 
              !\Right_QuadDec:bQuadDec:state_0\
        );
        Output = \Right_QuadDec:bQuadDec:error\ (fanout=9)

    MacroCell: Name=\Right_QuadDec:bQuadDec:state_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Right_QuadDec:Net_1260\ * 
              \Right_QuadDec:bQuadDec:quad_A_filt\ * 
              \Right_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Right_QuadDec:bQuadDec:error\ * 
              \Right_QuadDec:bQuadDec:state_0\
            + !\Right_QuadDec:Net_1260\ * 
              \Right_QuadDec:bQuadDec:quad_A_filt\ * 
              !\Right_QuadDec:bQuadDec:error\ * 
              \Right_QuadDec:bQuadDec:state_1\
            + !\Right_QuadDec:Net_1260\ * 
              \Right_QuadDec:bQuadDec:quad_A_filt\ * 
              \Right_QuadDec:bQuadDec:error\ * 
              !\Right_QuadDec:bQuadDec:state_1\ * 
              !\Right_QuadDec:bQuadDec:state_0\
            + \Right_QuadDec:bQuadDec:quad_A_filt\ * 
              !\Right_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Right_QuadDec:bQuadDec:error\ * 
              !\Right_QuadDec:bQuadDec:state_1\ * 
              !\Right_QuadDec:bQuadDec:state_0\
        );
        Output = \Right_QuadDec:bQuadDec:state_1\ (fanout=8)

    MacroCell: Name=\Right_QuadDec:bQuadDec:state_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Right_QuadDec:Net_1260\ * 
              \Right_QuadDec:bQuadDec:quad_A_filt\ * 
              \Right_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Right_QuadDec:bQuadDec:error\ * 
              \Right_QuadDec:bQuadDec:state_1\
            + !\Right_QuadDec:Net_1260\ * 
              \Right_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Right_QuadDec:bQuadDec:error\ * 
              \Right_QuadDec:bQuadDec:state_0\
            + !\Right_QuadDec:Net_1260\ * 
              \Right_QuadDec:bQuadDec:quad_B_filt\ * 
              \Right_QuadDec:bQuadDec:error\ * 
              !\Right_QuadDec:bQuadDec:state_1\ * 
              !\Right_QuadDec:bQuadDec:state_0\
            + !\Right_QuadDec:bQuadDec:quad_A_filt\ * 
              \Right_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Right_QuadDec:bQuadDec:error\ * 
              !\Right_QuadDec:bQuadDec:state_1\ * 
              !\Right_QuadDec:bQuadDec:state_0\
        );
        Output = \Right_QuadDec:bQuadDec:state_0\ (fanout=8)

    MacroCell: Name=\Rear_Echo_Timer:TimerUDB:capture_last\, Mode=(D-Register)
        Total # of inputs        : 11
        Total # of product terms : 8
        List of special equations: 
            Clock  = (Net_7952) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_7990_2 * !Net_7990_1 * !Net_7990_0 * Net_8029
            + !Net_7990_2 * !Net_7990_1 * Net_7990_0 * Net_8028
            + !Net_7990_2 * Net_7990_1 * !Net_7990_0 * Net_8027
            + !Net_7990_2 * Net_7990_1 * Net_7990_0 * Net_8026
            + Net_7990_2 * !Net_7990_1 * !Net_7990_0 * Net_8025
            + Net_7990_2 * !Net_7990_1 * Net_7990_0 * Net_8024
            + Net_7990_2 * Net_7990_1 * !Net_7990_0 * Net_8023
            + Net_7990_2 * Net_7990_1 * Net_7990_0 * Net_8022
        );
        Output = \Rear_Echo_Timer:TimerUDB:capture_last\ (fanout=9)

    MacroCell: Name=\Right_QuadDec:Net_1251_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \Right_QuadDec:Net_1251\ * !\Right_QuadDec:Net_1260\ * 
              \Right_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Right_QuadDec:bQuadDec:error\ * 
              !\Right_QuadDec:bQuadDec:state_1\
            + \Right_QuadDec:Net_1251\ * !\Right_QuadDec:Net_1260\ * 
              \Right_QuadDec:bQuadDec:error\ * 
              !\Right_QuadDec:bQuadDec:state_1\ * 
              !\Right_QuadDec:bQuadDec:state_0\
            + \Right_QuadDec:Net_1251\ * 
              !\Right_QuadDec:bQuadDec:quad_A_filt\ * 
              !\Right_QuadDec:bQuadDec:error\ * 
              !\Right_QuadDec:bQuadDec:state_1\ * 
              !\Right_QuadDec:bQuadDec:state_0\
            + \Right_QuadDec:Net_1251\ * \Right_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Right_QuadDec:bQuadDec:error\ * 
              !\Right_QuadDec:bQuadDec:state_1\ * 
              !\Right_QuadDec:bQuadDec:state_0\
            + !\Right_QuadDec:Net_1260\ * 
              !\Right_QuadDec:bQuadDec:quad_A_filt\ * 
              !\Right_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Right_QuadDec:bQuadDec:error\ * 
              \Right_QuadDec:bQuadDec:state_1\ * 
              !\Right_QuadDec:bQuadDec:state_0\
            + !\Right_QuadDec:Net_1260\ * 
              \Right_QuadDec:bQuadDec:quad_A_filt\ * 
              !\Right_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Right_QuadDec:bQuadDec:error\ * 
              \Right_QuadDec:bQuadDec:state_1\ * 
              \Right_QuadDec:bQuadDec:state_0\
            + !\Right_QuadDec:Net_1260\ * 
              \Right_QuadDec:bQuadDec:quad_A_filt\ * 
              \Right_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Right_QuadDec:bQuadDec:error\ * 
              !\Right_QuadDec:bQuadDec:state_1\ * 
              \Right_QuadDec:bQuadDec:state_0\
            + !\Right_QuadDec:bQuadDec:quad_A_filt\ * 
              \Right_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Right_QuadDec:bQuadDec:error\ * 
              !\Right_QuadDec:bQuadDec:state_1\ * 
              !\Right_QuadDec:bQuadDec:state_0\
        );
        Output = \Right_QuadDec:Net_1251_split\ (fanout=1)

    MacroCell: Name=MODIN3_1, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_7952) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_8007 * !Net_8114 * \Rear_Echo_Timer:TimerUDB:capture_last\ * 
              \Rear_Echo_Timer:TimerUDB:timer_enable\ * MODIN3_0
            + Net_8114 * MODIN3_1
        );
        Output = MODIN3_1 (fanout=3)

    MacroCell: Name=MODIN3_0, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_7952) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_8007 * !Net_8114 * \Rear_Echo_Timer:TimerUDB:capture_last\ * 
              \Rear_Echo_Timer:TimerUDB:timer_enable\ * MODIN3_1
            + !Net_8007 * \Rear_Echo_Timer:TimerUDB:capture_last\ * 
              \Rear_Echo_Timer:TimerUDB:timer_enable\ * MODIN3_0
            + Net_8114 * MODIN3_0
        );
        Output = MODIN3_0 (fanout=3)

    MacroCell: Name=\Rear_Echo_Timer:TimerUDB:capt_int_temp\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_7952) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_8007 * !Net_8114 * \Rear_Echo_Timer:TimerUDB:capture_last\ * 
              \Rear_Echo_Timer:TimerUDB:timer_enable\ * !MODIN3_1 * !MODIN3_0
        );
        Output = \Rear_Echo_Timer:TimerUDB:capt_int_temp\ (fanout=1)

    MacroCell: Name=\Rear_Echo_Timer:TimerUDB:timer_enable\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_7952) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              Net_8007 * !Net_8114 * !\Rear_Echo_Timer:TimerUDB:capture_last\ * 
              !\Rear_Echo_Timer:TimerUDB:trig_disable\ * 
              \Rear_Echo_Timer:TimerUDB:trig_rise_detected\
            + Net_8007 * !Net_8114 * !\Rear_Echo_Timer:TimerUDB:timer_enable\ * 
              !\Rear_Echo_Timer:TimerUDB:trig_disable\ * 
              \Rear_Echo_Timer:TimerUDB:trig_rise_detected\
            + Net_8007 * !Net_8114 * !\Rear_Echo_Timer:TimerUDB:per_zero\ * 
              !\Rear_Echo_Timer:TimerUDB:trig_disable\ * 
              \Rear_Echo_Timer:TimerUDB:trig_rise_detected\
        );
        Output = \Rear_Echo_Timer:TimerUDB:timer_enable\ (fanout=7)

    MacroCell: Name=\Rear_Echo_Timer:TimerUDB:trig_disable\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_7952) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_8114 * \Rear_Echo_Timer:TimerUDB:capture_last\ * 
              \Rear_Echo_Timer:TimerUDB:timer_enable\ * 
              \Rear_Echo_Timer:TimerUDB:per_zero\ * 
              \Rear_Echo_Timer:TimerUDB:trig_rise_detected\
            + !Net_8114 * \Rear_Echo_Timer:TimerUDB:trig_disable\
        );
        Output = \Rear_Echo_Timer:TimerUDB:trig_disable\ (fanout=2)

    MacroCell: Name=\Right_QuadDec:Net_1203_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\Right_QuadDec:Net_1260\ * \Right_QuadDec:Net_1203\ * 
              \Right_QuadDec:bQuadDec:error\ * 
              !\Right_QuadDec:bQuadDec:state_1\ * 
              !\Right_QuadDec:bQuadDec:state_0\
            + !\Right_QuadDec:Net_1260\ * 
              !\Right_QuadDec:bQuadDec:quad_A_filt\ * 
              !\Right_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Right_QuadDec:bQuadDec:error\ * 
              !\Right_QuadDec:bQuadDec:state_1\ * 
              \Right_QuadDec:bQuadDec:state_0\
            + !\Right_QuadDec:Net_1260\ * 
              !\Right_QuadDec:bQuadDec:quad_A_filt\ * 
              !\Right_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Right_QuadDec:bQuadDec:error\ * 
              \Right_QuadDec:bQuadDec:state_1\ * 
              !\Right_QuadDec:bQuadDec:state_0\
            + !\Right_QuadDec:Net_1260\ * 
              !\Right_QuadDec:bQuadDec:quad_A_filt\ * 
              \Right_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Right_QuadDec:bQuadDec:error\ * 
              \Right_QuadDec:bQuadDec:state_1\ * 
              \Right_QuadDec:bQuadDec:state_0\
            + !\Right_QuadDec:Net_1260\ * 
              \Right_QuadDec:bQuadDec:quad_A_filt\ * 
              !\Right_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Right_QuadDec:bQuadDec:error\ * 
              \Right_QuadDec:bQuadDec:state_1\ * 
              \Right_QuadDec:bQuadDec:state_0\
            + !\Right_QuadDec:Net_1260\ * 
              \Right_QuadDec:bQuadDec:quad_A_filt\ * 
              \Right_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Right_QuadDec:bQuadDec:error\ * 
              !\Right_QuadDec:bQuadDec:state_1\ * 
              \Right_QuadDec:bQuadDec:state_0\
            + !\Right_QuadDec:Net_1260\ * 
              \Right_QuadDec:bQuadDec:quad_A_filt\ * 
              \Right_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Right_QuadDec:bQuadDec:error\ * 
              \Right_QuadDec:bQuadDec:state_1\ * 
              !\Right_QuadDec:bQuadDec:state_0\
            + \Right_QuadDec:bQuadDec:quad_A_filt\ * 
              !\Right_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Right_QuadDec:bQuadDec:error\ * 
              !\Right_QuadDec:bQuadDec:state_1\ * 
              !\Right_QuadDec:bQuadDec:state_0\
        );
        Output = \Right_QuadDec:Net_1203_split\ (fanout=1)

    MacroCell: Name=\Rear_Echo_Timer:TimerUDB:trig_rise_detected\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_7952) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_8007 * !Net_8114 * !\Rear_Echo_Timer:TimerUDB:capture_last\
            + !Net_8114 * \Rear_Echo_Timer:TimerUDB:trig_rise_detected\
        );
        Output = \Rear_Echo_Timer:TimerUDB:trig_rise_detected\ (fanout=5)

    MacroCell: Name=\Rear_Echo_Timer:TimerUDB:trig_fall_detected\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_7952) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_8007 * !Net_8114 * \Rear_Echo_Timer:TimerUDB:capture_last\
            + !Net_8114 * \Rear_Echo_Timer:TimerUDB:trig_fall_detected\
        );
        Output = \Rear_Echo_Timer:TimerUDB:trig_fall_detected\ (fanout=1)

    MacroCell: Name=\Front_Echo_Timer:TimerUDB:capture_last\, Mode=(D-Register)
        Total # of inputs        : 11
        Total # of product terms : 8
        List of special equations: 
            Clock  = (Net_7952) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_7964_2 * !Net_7964_1 * !Net_7964_0 * Net_8115
            + !Net_7964_2 * !Net_7964_1 * Net_7964_0 * Net_8116
            + !Net_7964_2 * Net_7964_1 * !Net_7964_0 * Net_8117
            + !Net_7964_2 * Net_7964_1 * Net_7964_0 * Net_8118
            + Net_7964_2 * !Net_7964_1 * !Net_7964_0 * Net_8119
            + Net_7964_2 * !Net_7964_1 * Net_7964_0 * Net_8120
            + Net_7964_2 * Net_7964_1 * !Net_7964_0 * Net_8121
            + Net_7964_2 * Net_7964_1 * Net_7964_0 * Net_8122
        );
        Output = \Front_Echo_Timer:TimerUDB:capture_last\ (fanout=6)

    MacroCell: Name=\Front_Echo_Timer:TimerUDB:timer_enable\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_7952) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              Net_8089 * !Net_8113 * 
              !\Front_Echo_Timer:TimerUDB:capture_last\ * 
              !\Front_Echo_Timer:TimerUDB:trig_disable\ * 
              \Front_Echo_Timer:TimerUDB:trig_rise_detected\
            + Net_8089 * !Net_8113 * 
              !\Front_Echo_Timer:TimerUDB:timer_enable\ * 
              !\Front_Echo_Timer:TimerUDB:trig_disable\ * 
              \Front_Echo_Timer:TimerUDB:trig_rise_detected\
            + Net_8089 * !Net_8113 * !\Front_Echo_Timer:TimerUDB:per_zero\ * 
              !\Front_Echo_Timer:TimerUDB:trig_disable\ * 
              \Front_Echo_Timer:TimerUDB:trig_rise_detected\
        );
        Output = \Front_Echo_Timer:TimerUDB:timer_enable\ (fanout=4)

    MacroCell: Name=\Front_Echo_Timer:TimerUDB:trig_disable\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_7952) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_8113 * \Front_Echo_Timer:TimerUDB:capture_last\ * 
              \Front_Echo_Timer:TimerUDB:timer_enable\ * 
              \Front_Echo_Timer:TimerUDB:per_zero\ * 
              \Front_Echo_Timer:TimerUDB:trig_rise_detected\
            + !Net_8113 * \Front_Echo_Timer:TimerUDB:trig_disable\
        );
        Output = \Front_Echo_Timer:TimerUDB:trig_disable\ (fanout=2)

    MacroCell: Name=\Front_Echo_Timer:TimerUDB:trig_rise_detected\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_7952) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_8089 * !Net_8113 * 
              !\Front_Echo_Timer:TimerUDB:capture_last\
            + !Net_8113 * \Front_Echo_Timer:TimerUDB:trig_rise_detected\
        );
        Output = \Front_Echo_Timer:TimerUDB:trig_rise_detected\ (fanout=5)

    MacroCell: Name=\Front_Echo_Timer:TimerUDB:trig_fall_detected\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_7952) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_8089 * !Net_8113 * 
              \Front_Echo_Timer:TimerUDB:capture_last\
            + !Net_8113 * \Front_Echo_Timer:TimerUDB:trig_fall_detected\
        );
        Output = \Front_Echo_Timer:TimerUDB:trig_fall_detected\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_8613 ,
            cs_addr_2 => \Left_HB25_PWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \Left_HB25_PWM:PWMUDB:runmode_enable\ ,
            chain_out => \Left_HB25_PWM:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Left_HB25_PWM:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_8613 ,
            cs_addr_2 => \Left_HB25_PWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \Left_HB25_PWM:PWMUDB:runmode_enable\ ,
            ce0_comb => \Left_HB25_PWM:PWMUDB:cmp1_eq\ ,
            cl0_comb => \Left_HB25_PWM:PWMUDB:cmp1_less\ ,
            z0_comb => \Left_HB25_PWM:PWMUDB:tc_i\ ,
            chain_in => \Left_HB25_PWM:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_8613 ,
            cs_addr_2 => \Right_HB25_PWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \Right_HB25_PWM:PWMUDB:runmode_enable\ ,
            chain_out => \Right_HB25_PWM:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Right_HB25_PWM:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_8613 ,
            cs_addr_2 => \Right_HB25_PWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \Right_HB25_PWM:PWMUDB:runmode_enable\ ,
            ce0_comb => \Right_HB25_PWM:PWMUDB:cmp1_eq\ ,
            cl0_comb => \Right_HB25_PWM:PWMUDB:cmp1_less\ ,
            z0_comb => \Right_HB25_PWM:PWMUDB:tc_i\ ,
            chain_in => \Right_HB25_PWM:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => Net_8580 ,
            cs_addr_2 => \Left_QuadDec:Net_1251\ ,
            cs_addr_1 => \Left_QuadDec:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \Left_QuadDec:Cnt16:CounterUDB:reload\ ,
            chain_out => \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => Net_8580 ,
            cs_addr_2 => \Left_QuadDec:Net_1251\ ,
            cs_addr_1 => \Left_QuadDec:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \Left_QuadDec:Cnt16:CounterUDB:reload\ ,
            z0_comb => \Left_QuadDec:Cnt16:CounterUDB:status_1\ ,
            f0_comb => \Left_QuadDec:Cnt16:CounterUDB:overflow\ ,
            ce1_comb => \Left_QuadDec:Cnt16:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \Left_QuadDec:Cnt16:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \Left_QuadDec:Cnt16:CounterUDB:status_5\ ,
            chain_in => \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\

    datapathcell: Name =\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => Net_8580 ,
            cs_addr_2 => \Right_QuadDec:Net_1251\ ,
            cs_addr_1 => \Right_QuadDec:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \Right_QuadDec:Cnt16:CounterUDB:reload\ ,
            chain_out => \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => Net_8580 ,
            cs_addr_2 => \Right_QuadDec:Net_1251\ ,
            cs_addr_1 => \Right_QuadDec:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \Right_QuadDec:Cnt16:CounterUDB:reload\ ,
            z0_comb => \Right_QuadDec:Cnt16:CounterUDB:status_1\ ,
            f0_comb => \Right_QuadDec:Cnt16:CounterUDB:overflow\ ,
            ce1_comb => \Right_QuadDec:Cnt16:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \Right_QuadDec:Cnt16:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \Right_QuadDec:Cnt16:CounterUDB:status_5\ ,
            chain_in => \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\

    datapathcell: Name =\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0\
        PORT MAP (
            clock => Net_7952 ,
            cs_addr_2 => Net_8114 ,
            cs_addr_1 => \Rear_Echo_Timer:TimerUDB:trig_reg\ ,
            cs_addr_0 => \Rear_Echo_Timer:TimerUDB:per_zero\ ,
            f0_load => \Rear_Echo_Timer:TimerUDB:capt_fifo_load\ ,
            chain_out => \Rear_Echo_Timer:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Rear_Echo_Timer:TimerUDB:sT16:timerdp:u1\

    datapathcell: Name =\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u1\
        PORT MAP (
            clock => Net_7952 ,
            cs_addr_2 => Net_8114 ,
            cs_addr_1 => \Rear_Echo_Timer:TimerUDB:trig_reg\ ,
            cs_addr_0 => \Rear_Echo_Timer:TimerUDB:per_zero\ ,
            f0_load => \Rear_Echo_Timer:TimerUDB:capt_fifo_load\ ,
            z0_comb => \Rear_Echo_Timer:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Rear_Echo_Timer:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Rear_Echo_Timer:TimerUDB:status_2\ ,
            chain_in => \Rear_Echo_Timer:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0\

    datapathcell: Name =\Front_Echo_Timer:TimerUDB:sT16:timerdp:u0\
        PORT MAP (
            clock => Net_7952 ,
            cs_addr_2 => Net_8113 ,
            cs_addr_1 => \Front_Echo_Timer:TimerUDB:trig_reg\ ,
            cs_addr_0 => \Front_Echo_Timer:TimerUDB:per_zero\ ,
            f0_load => \Front_Echo_Timer:TimerUDB:capt_fifo_load\ ,
            chain_out => \Front_Echo_Timer:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Front_Echo_Timer:TimerUDB:sT16:timerdp:u1\

    datapathcell: Name =\Front_Echo_Timer:TimerUDB:sT16:timerdp:u1\
        PORT MAP (
            clock => Net_7952 ,
            cs_addr_2 => Net_8113 ,
            cs_addr_1 => \Front_Echo_Timer:TimerUDB:trig_reg\ ,
            cs_addr_0 => \Front_Echo_Timer:TimerUDB:per_zero\ ,
            f0_load => \Front_Echo_Timer:TimerUDB:capt_fifo_load\ ,
            z0_comb => \Front_Echo_Timer:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Front_Echo_Timer:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Front_Echo_Timer:TimerUDB:status_2\ ,
            chain_in => \Front_Echo_Timer:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Front_Echo_Timer:TimerUDB:sT16:timerdp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\Left_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => \Left_QuadDec:Net_1260\ ,
            clock => Net_8580 ,
            status_6 => \Left_QuadDec:Cnt16:CounterUDB:status_6\ ,
            status_5 => \Left_QuadDec:Cnt16:CounterUDB:status_5\ ,
            status_3 => \Left_QuadDec:Cnt16:CounterUDB:status_3\ ,
            status_2 => \Left_QuadDec:Cnt16:CounterUDB:status_2\ ,
            status_1 => \Left_QuadDec:Cnt16:CounterUDB:status_1\ ,
            status_0 => \Left_QuadDec:Cnt16:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Left_QuadDec:bQuadDec:Stsreg\
        PORT MAP (
            clock => Net_8580 ,
            status_3 => \Left_QuadDec:bQuadDec:error\ ,
            status_2 => \Left_QuadDec:Net_1260\ ,
            status_1 => \Left_QuadDec:Net_611\ ,
            status_0 => \Left_QuadDec:Net_530\ ,
            interrupt => Net_8520 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0001111"
            cy_md_select = "0001111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Right_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => \Right_QuadDec:Net_1260\ ,
            clock => Net_8580 ,
            status_6 => \Right_QuadDec:Cnt16:CounterUDB:status_6\ ,
            status_5 => \Right_QuadDec:Cnt16:CounterUDB:status_5\ ,
            status_3 => \Right_QuadDec:Cnt16:CounterUDB:status_3\ ,
            status_2 => \Right_QuadDec:Cnt16:CounterUDB:status_2\ ,
            status_1 => \Right_QuadDec:Cnt16:CounterUDB:status_1\ ,
            status_0 => \Right_QuadDec:Cnt16:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Right_QuadDec:bQuadDec:Stsreg\
        PORT MAP (
            clock => Net_8580 ,
            status_3 => \Right_QuadDec:bQuadDec:error\ ,
            status_2 => \Right_QuadDec:Net_1260\ ,
            status_1 => \Right_QuadDec:Net_611\ ,
            status_0 => \Right_QuadDec:Net_530\ ,
            interrupt => Net_8522 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0001111"
            cy_md_select = "0001111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Rear_Echo_Timer:TimerUDB:rstSts:stsreg\
        PORT MAP (
            reset => Net_8114 ,
            clock => Net_7952 ,
            status_3 => \Rear_Echo_Timer:TimerUDB:status_3\ ,
            status_2 => \Rear_Echo_Timer:TimerUDB:status_2\ ,
            status_1 => \Rear_Echo_Timer:TimerUDB:capt_int_temp\ ,
            status_0 => \Rear_Echo_Timer:TimerUDB:status_tc\ ,
            interrupt => Net_8008 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Front_Echo_Timer:TimerUDB:rstSts:stsreg\
        PORT MAP (
            reset => Net_8113 ,
            clock => Net_7952 ,
            status_3 => \Front_Echo_Timer:TimerUDB:status_3\ ,
            status_2 => \Front_Echo_Timer:TimerUDB:status_2\ ,
            status_1 => \Front_Echo_Timer:TimerUDB:capt_fifo_load\ ,
            status_0 => \Front_Echo_Timer:TimerUDB:status_tc\ ,
            interrupt => Net_7954 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Left_QuadDec:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_8580 ,
            control_7 => \Left_QuadDec:Cnt16:CounterUDB:control_7\ ,
            control_6 => \Left_QuadDec:Cnt16:CounterUDB:control_6\ ,
            control_5 => \Left_QuadDec:Cnt16:CounterUDB:control_5\ ,
            control_4 => \Left_QuadDec:Cnt16:CounterUDB:control_4\ ,
            control_3 => \Left_QuadDec:Cnt16:CounterUDB:control_3\ ,
            control_2 => \Left_QuadDec:Cnt16:CounterUDB:control_2\ ,
            control_1 => \Left_QuadDec:Cnt16:CounterUDB:control_1\ ,
            control_0 => \Left_QuadDec:Cnt16:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Right_QuadDec:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_8580 ,
            control_7 => \Right_QuadDec:Cnt16:CounterUDB:control_7\ ,
            control_6 => \Right_QuadDec:Cnt16:CounterUDB:control_6\ ,
            control_5 => \Right_QuadDec:Cnt16:CounterUDB:control_5\ ,
            control_4 => \Right_QuadDec:Cnt16:CounterUDB:control_4\ ,
            control_3 => \Right_QuadDec:Cnt16:CounterUDB:control_3\ ,
            control_2 => \Right_QuadDec:Cnt16:CounterUDB:control_2\ ,
            control_1 => \Right_QuadDec:Cnt16:CounterUDB:control_1\ ,
            control_0 => \Right_QuadDec:Cnt16:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Front_Trigger_Reg:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Front_Trigger_Reg:control_7\ ,
            control_6 => \Front_Trigger_Reg:control_6\ ,
            control_5 => \Front_Trigger_Reg:control_5\ ,
            control_4 => \Front_Trigger_Reg:control_4\ ,
            control_3 => \Front_Trigger_Reg:control_3\ ,
            control_2 => \Front_Trigger_Reg:control_2\ ,
            control_1 => Net_8113 ,
            control_0 => Net_7963 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Front_Trigger_Select_Reg:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Front_Trigger_Select_Reg:control_7\ ,
            control_6 => \Front_Trigger_Select_Reg:control_6\ ,
            control_5 => \Front_Trigger_Select_Reg:control_5\ ,
            control_4 => \Front_Trigger_Select_Reg:control_4\ ,
            control_3 => \Front_Trigger_Select_Reg:control_3\ ,
            control_2 => Net_7964_2 ,
            control_1 => Net_7964_1 ,
            control_0 => Net_7964_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Rear_Trigger_Reg:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Rear_Trigger_Reg:control_7\ ,
            control_6 => \Rear_Trigger_Reg:control_6\ ,
            control_5 => \Rear_Trigger_Reg:control_5\ ,
            control_4 => \Rear_Trigger_Reg:control_4\ ,
            control_3 => \Rear_Trigger_Reg:control_3\ ,
            control_2 => \Rear_Trigger_Reg:control_2\ ,
            control_1 => Net_8114 ,
            control_0 => Net_7989 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Rear_Trigger_Select_Reg:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Rear_Trigger_Select_Reg:control_7\ ,
            control_6 => \Rear_Trigger_Select_Reg:control_6\ ,
            control_5 => \Rear_Trigger_Select_Reg:control_5\ ,
            control_4 => \Rear_Trigger_Select_Reg:control_4\ ,
            control_3 => \Rear_Trigger_Select_Reg:control_3\ ,
            control_2 => Net_7990_2 ,
            control_1 => Net_7990_1 ,
            control_0 => Net_7990_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\Left_QuadDec:isr\
        PORT MAP (
            interrupt => Net_8520 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\Right_QuadDec:isr\
        PORT MAP (
            interrupt => Net_8522 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\EZI2C_Slave:isr\
        PORT MAP (
            interrupt => \EZI2C_Slave:Net_172\ );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =Front_Echo_Intr
        PORT MAP (
            interrupt => Net_7954 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =Rear_Echo_Intr
        PORT MAP (
            interrupt => Net_8008 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\Front_ADC_SAR:IRQ\
        PORT MAP (
            interrupt => Net_8525 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\Rear_ADC_SAR:IRQ\
        PORT MAP (
            interrupt => Net_8538 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =Front_EOS_Intr
        PORT MAP (
            interrupt => Net_7792 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =Rear_EOS_Intr
        PORT MAP (
            interrupt => Net_7860 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:dp_int\
        PORT MAP (
            interrupt => \USBUART:Net_1010\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:ord_int\
        PORT MAP (
            interrupt => \USBUART:Net_95\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:ep_3\
        PORT MAP (
            interrupt => \USBUART:ep_int_3\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:ep_2\
        PORT MAP (
            interrupt => \USBUART:ep_int_2\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:ep_1\
        PORT MAP (
            interrupt => \USBUART:ep_int_1\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:ep_0\
        PORT MAP (
            interrupt => \USBUART:ep_int_0\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:bus_reset\
        PORT MAP (
            interrupt => \USBUART:Net_1876\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:arb_int\
        PORT MAP (
            interrupt => \USBUART:Net_1889\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:sof_int\
        PORT MAP (
            interrupt => Net_8551 );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    5 :    3 :    8 : 62.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :   18 :   14 :   32 : 56.25 %
IO                            :   64 :    8 :   72 : 88.89 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    1 :    0 :    1 : 100.00 %
USB                           :    1 :    0 :    1 : 100.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   99 :   93 :  192 : 51.56 %
  Unique P-terms              :  174 :  210 :  384 : 45.31 %
  Total P-terms               :  202 :      :      :        
  Datapath Cells              :   12 :   12 :   24 : 50.00 %
  Status Cells                :    6 :   18 :   24 : 25.00 %
    StatusI Registers         :    6 :      :      :        
  Control Cells               :    6 :   18 :   24 : 25.00 %
    Control Registers         :    6 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    2 :    0 :    2 : 100.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.424ms
Tech mapping phase: Elapsed time ==> 0s.599ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_2@[IOP=(6)][IoId=(2)] : Front_Echo_Pin_0(0) (fixed)
IO_3@[IOP=(6)][IoId=(3)] : Front_Echo_Pin_1(0) (fixed)
IO_4@[IOP=(6)][IoId=(4)] : Front_Echo_Pin_2(0) (fixed)
IO_5@[IOP=(6)][IoId=(5)] : Front_Echo_Pin_3(0) (fixed)
IO_6@[IOP=(6)][IoId=(6)] : Front_Echo_Pin_4(0) (fixed)
IO_7@[IOP=(6)][IoId=(7)] : Front_Echo_Pin_5(0) (fixed)
IO_4@[IOP=(15)][IoId=(4)] : Front_Echo_Pin_6(0) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : Front_Echo_Pin_7(0) (fixed)
IO_0@[IOP=(15)][IoId=(0)] : Front_Trigger_0(0) (fixed)
IO_1@[IOP=(15)][IoId=(1)] : Front_Trigger_1(0) (fixed)
IO_2@[IOP=(15)][IoId=(2)] : Front_Trigger_2(0) (fixed)
IO_3@[IOP=(15)][IoId=(3)] : Front_Trigger_3(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : Front_Trigger_6(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : Front_Trigger_7(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : I2C_SCL(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : I2C_SDA(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : Infrared_Pin_0(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : Infrared_Pin_1(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : Infrared_Pin_10(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : Infrared_Pin_11(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : Infrared_Pin_12(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : Infrared_Pin_13(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : Infrared_Pin_14(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : Infrared_Pin_15(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : Infrared_Pin_2(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : Infrared_Pin_3(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : Infrared_Pin_4(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : Infrared_Pin_5(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : Infrared_Pin_6(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : Infrared_Pin_7(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : Infrared_Pin_8(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : Infrared_Pin_9(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : Left_Encoder_A(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : Left_Encoder_B(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : Left_HB25_Enable_Pin(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : Left_HB25_PWM_Pin(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : Mainloop_Pin(0) (fixed)
IO_0@[IOP=(5)][IoId=(0)] : Rear_Echo_Pin_0(0) (fixed)
IO_1@[IOP=(5)][IoId=(1)] : Rear_Echo_Pin_1(0) (fixed)
IO_2@[IOP=(5)][IoId=(2)] : Rear_Echo_Pin_2(0) (fixed)
IO_3@[IOP=(5)][IoId=(3)] : Rear_Echo_Pin_3(0) (fixed)
IO_4@[IOP=(5)][IoId=(4)] : Rear_Echo_Pin_4(0) (fixed)
IO_5@[IOP=(5)][IoId=(5)] : Rear_Echo_Pin_5(0) (fixed)
IO_6@[IOP=(5)][IoId=(6)] : Rear_Echo_Pin_6(0) (fixed)
IO_7@[IOP=(5)][IoId=(7)] : Rear_Echo_Pin_7(0) (fixed)
IO_0@[IOP=(4)][IoId=(0)] : Rear_Trigger_0(0) (fixed)
IO_1@[IOP=(4)][IoId=(1)] : Rear_Trigger_1(0) (fixed)
IO_2@[IOP=(4)][IoId=(2)] : Rear_Trigger_2(0) (fixed)
IO_3@[IOP=(4)][IoId=(3)] : Rear_Trigger_3(0) (fixed)
IO_4@[IOP=(4)][IoId=(4)] : Rear_Trigger_4(0) (fixed)
IO_5@[IOP=(4)][IoId=(5)] : Rear_Trigger_5(0) (fixed)
IO_6@[IOP=(4)][IoId=(6)] : Rear_Trigger_6(0) (fixed)
IO_7@[IOP=(4)][IoId=(7)] : Rear_Trigger_7(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : Right_Encoder_A(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : Right_Encoder_B(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : Right_HB25_Enable_Pin(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : Right_HB25_PWM_Pin(0) (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USBUART:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USBUART:Dp(0)\ (fixed)
SAR[0]@[FFB(SAR,0)] : \Front_ADC_SAR:ADC_SAR\
Vref[3]@[FFB(Vref,3)] : \Front_ADC_SAR:vRef_1024\
SAR[1]@[FFB(SAR,1)] : \Rear_ADC_SAR:ADC_SAR\
USB[0]@[FFB(USB,0)] : \USBUART:USB\
Log: apr.M0058: The analog placement iterative improvement is 47% done. (App=cydsfit)
Analog Placement Results:
IO_2@[IOP=(6)][IoId=(2)] : Front_Echo_Pin_0(0) (fixed)
IO_3@[IOP=(6)][IoId=(3)] : Front_Echo_Pin_1(0) (fixed)
IO_4@[IOP=(6)][IoId=(4)] : Front_Echo_Pin_2(0) (fixed)
IO_5@[IOP=(6)][IoId=(5)] : Front_Echo_Pin_3(0) (fixed)
IO_6@[IOP=(6)][IoId=(6)] : Front_Echo_Pin_4(0) (fixed)
IO_7@[IOP=(6)][IoId=(7)] : Front_Echo_Pin_5(0) (fixed)
IO_4@[IOP=(15)][IoId=(4)] : Front_Echo_Pin_6(0) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : Front_Echo_Pin_7(0) (fixed)
IO_0@[IOP=(15)][IoId=(0)] : Front_Trigger_0(0) (fixed)
IO_1@[IOP=(15)][IoId=(1)] : Front_Trigger_1(0) (fixed)
IO_2@[IOP=(15)][IoId=(2)] : Front_Trigger_2(0) (fixed)
IO_3@[IOP=(15)][IoId=(3)] : Front_Trigger_3(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : Front_Trigger_6(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : Front_Trigger_7(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : I2C_SCL(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : I2C_SDA(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : Infrared_Pin_0(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : Infrared_Pin_1(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : Infrared_Pin_10(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : Infrared_Pin_11(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : Infrared_Pin_12(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : Infrared_Pin_13(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : Infrared_Pin_14(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : Infrared_Pin_15(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : Infrared_Pin_2(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : Infrared_Pin_3(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : Infrared_Pin_4(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : Infrared_Pin_5(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : Infrared_Pin_6(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : Infrared_Pin_7(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : Infrared_Pin_8(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : Infrared_Pin_9(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : Left_Encoder_A(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : Left_Encoder_B(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : Left_HB25_Enable_Pin(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : Left_HB25_PWM_Pin(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : Mainloop_Pin(0) (fixed)
IO_0@[IOP=(5)][IoId=(0)] : Rear_Echo_Pin_0(0) (fixed)
IO_1@[IOP=(5)][IoId=(1)] : Rear_Echo_Pin_1(0) (fixed)
IO_2@[IOP=(5)][IoId=(2)] : Rear_Echo_Pin_2(0) (fixed)
IO_3@[IOP=(5)][IoId=(3)] : Rear_Echo_Pin_3(0) (fixed)
IO_4@[IOP=(5)][IoId=(4)] : Rear_Echo_Pin_4(0) (fixed)
IO_5@[IOP=(5)][IoId=(5)] : Rear_Echo_Pin_5(0) (fixed)
IO_6@[IOP=(5)][IoId=(6)] : Rear_Echo_Pin_6(0) (fixed)
IO_7@[IOP=(5)][IoId=(7)] : Rear_Echo_Pin_7(0) (fixed)
IO_0@[IOP=(4)][IoId=(0)] : Rear_Trigger_0(0) (fixed)
IO_1@[IOP=(4)][IoId=(1)] : Rear_Trigger_1(0) (fixed)
IO_2@[IOP=(4)][IoId=(2)] : Rear_Trigger_2(0) (fixed)
IO_3@[IOP=(4)][IoId=(3)] : Rear_Trigger_3(0) (fixed)
IO_4@[IOP=(4)][IoId=(4)] : Rear_Trigger_4(0) (fixed)
IO_5@[IOP=(4)][IoId=(5)] : Rear_Trigger_5(0) (fixed)
IO_6@[IOP=(4)][IoId=(6)] : Rear_Trigger_6(0) (fixed)
IO_7@[IOP=(4)][IoId=(7)] : Rear_Trigger_7(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : Right_Encoder_A(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : Right_Encoder_B(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : Right_HB25_Enable_Pin(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : Right_HB25_PWM_Pin(0) (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USBUART:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USBUART:Dp(0)\ (fixed)
SAR[1]@[FFB(SAR,1)] : \Front_ADC_SAR:ADC_SAR\
Vref[3]@[FFB(Vref,3)] : \Front_ADC_SAR:vRef_1024\
SAR[0]@[FFB(SAR,0)] : \Rear_ADC_SAR:ADC_SAR\
USB[0]@[FFB(USB,0)] : \USBUART:USB\

Analog Placement phase: Elapsed time ==> 8s.939ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.017ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_4398 {
    sar_1_vplus
  }
  Net: Net_8528 {
    p3_0
  }
  Net: Net_8529 {
    p3_1
  }
  Net: Net_8530 {
    p3_2
  }
  Net: Net_8531 {
    p3_3
  }
  Net: Net_8532 {
    p3_4
  }
  Net: Net_8533 {
    p3_5
  }
  Net: Net_8534 {
    p3_6
  }
  Net: Net_8535 {
    p3_7
  }
  Net: Net_5169 {
    sar_0_vplus
  }
  Net: Net_8541 {
    p0_0
  }
  Net: Net_8542 {
    p0_1
  }
  Net: Net_8543 {
    p0_2
  }
  Net: Net_8544 {
    p0_3
  }
  Net: Net_8545 {
    p0_4
  }
  Net: Net_8546 {
    p0_5
  }
  Net: Net_8547 {
    p0_6
  }
  Net: Net_8548 {
    p0_7
  }
  Net: \Front_ADC_SAR:Net_126\ {
    sar_1_vrefhi
    sar_1_vminus_x_sar_1_vrefhi
    sar_1_vminus
  }
  Net: \Front_ADC_SAR:Net_209\ {
  }
  Net: \Front_ADC_SAR:Net_233\ {
    sar_0_vref
    sar_0_vref_x_sar_0_vref_1024
    sar_0_vref_1024
    common_vref_1024
    sar_1_vref_1024
    sar_1_vref_x_sar_1_vref_1024
    sar_1_vref
  }
  Net: \Rear_ADC_SAR:Net_126\ {
    sar_0_vrefhi
    sar_0_vminus_x_sar_0_vrefhi
    sar_0_vminus
  }
  Net: \Rear_ADC_SAR:Net_209\ {
  }
  Net: AmuxNet::Front_AMuxSeq {
    sar_1_vplus
    agr4_x_sar_1_vplus
    agr4
    agr4_x_p3_0
    agr5_x_sar_1_vplus
    agr5
    agr5_x_p3_5
    agr6_x_sar_1_vplus
    agr6
    agr6_x_p3_6
    agr7_x_sar_1_vplus
    agr7
    agr7_x_p3_7
    agr6_x_p3_2
    agr5_x_p3_1
    agr4_x_p3_4
    agr7_x_p3_3
    p3_0
    p3_5
    p3_6
    p3_7
    p3_2
    p3_1
    p3_4
    p3_3
  }
  Net: AmuxNet::Rear_AMuxSeq {
    sar_0_vplus
    agl5_x_sar_0_vplus
    agl5
    agl5_x_p0_1
    agl4_x_sar_0_vplus
    agl4
    agl4_x_p0_4
    agl6_x_sar_0_vplus
    agl6
    agl6_x_p0_2
    agl7_x_sar_0_vplus
    agl7
    agl7_x_p0_7
    agl5_x_p0_5
    agl7_x_p0_3
    agl4_x_p0_0
    agl6_x_p0_6
    p0_1
    p0_4
    p0_2
    p0_7
    p0_5
    p0_3
    p0_0
    p0_6
  }
}
Map of item to net {
  sar_1_vrefhi                                     -> \Front_ADC_SAR:Net_126\
  sar_1_vminus_x_sar_1_vrefhi                      -> \Front_ADC_SAR:Net_126\
  sar_1_vminus                                     -> \Front_ADC_SAR:Net_126\
  sar_0_vref                                       -> \Front_ADC_SAR:Net_233\
  sar_0_vref_x_sar_0_vref_1024                     -> \Front_ADC_SAR:Net_233\
  sar_0_vref_1024                                  -> \Front_ADC_SAR:Net_233\
  common_vref_1024                                 -> \Front_ADC_SAR:Net_233\
  sar_1_vref_1024                                  -> \Front_ADC_SAR:Net_233\
  sar_1_vref_x_sar_1_vref_1024                     -> \Front_ADC_SAR:Net_233\
  sar_1_vref                                       -> \Front_ADC_SAR:Net_233\
  sar_0_vrefhi                                     -> \Rear_ADC_SAR:Net_126\
  sar_0_vminus_x_sar_0_vrefhi                      -> \Rear_ADC_SAR:Net_126\
  sar_0_vminus                                     -> \Rear_ADC_SAR:Net_126\
  sar_1_vplus                                      -> Net_4398
  p3_0                                             -> Net_8528
  p3_1                                             -> Net_8529
  p3_2                                             -> Net_8530
  p3_3                                             -> Net_8531
  p3_4                                             -> Net_8532
  p3_5                                             -> Net_8533
  p3_6                                             -> Net_8534
  p3_7                                             -> Net_8535
  sar_0_vplus                                      -> Net_5169
  p0_0                                             -> Net_8541
  p0_1                                             -> Net_8542
  p0_2                                             -> Net_8543
  p0_3                                             -> Net_8544
  p0_4                                             -> Net_8545
  p0_5                                             -> Net_8546
  p0_6                                             -> Net_8547
  p0_7                                             -> Net_8548
  agr4_x_sar_1_vplus                               -> AmuxNet::Front_AMuxSeq
  agr4                                             -> AmuxNet::Front_AMuxSeq
  agr4_x_p3_0                                      -> AmuxNet::Front_AMuxSeq
  agr5_x_sar_1_vplus                               -> AmuxNet::Front_AMuxSeq
  agr5                                             -> AmuxNet::Front_AMuxSeq
  agr5_x_p3_5                                      -> AmuxNet::Front_AMuxSeq
  agr6_x_sar_1_vplus                               -> AmuxNet::Front_AMuxSeq
  agr6                                             -> AmuxNet::Front_AMuxSeq
  agr6_x_p3_6                                      -> AmuxNet::Front_AMuxSeq
  agr7_x_sar_1_vplus                               -> AmuxNet::Front_AMuxSeq
  agr7                                             -> AmuxNet::Front_AMuxSeq
  agr7_x_p3_7                                      -> AmuxNet::Front_AMuxSeq
  agr6_x_p3_2                                      -> AmuxNet::Front_AMuxSeq
  agr5_x_p3_1                                      -> AmuxNet::Front_AMuxSeq
  agr4_x_p3_4                                      -> AmuxNet::Front_AMuxSeq
  agr7_x_p3_3                                      -> AmuxNet::Front_AMuxSeq
  agl5_x_sar_0_vplus                               -> AmuxNet::Rear_AMuxSeq
  agl5                                             -> AmuxNet::Rear_AMuxSeq
  agl5_x_p0_1                                      -> AmuxNet::Rear_AMuxSeq
  agl4_x_sar_0_vplus                               -> AmuxNet::Rear_AMuxSeq
  agl4                                             -> AmuxNet::Rear_AMuxSeq
  agl4_x_p0_4                                      -> AmuxNet::Rear_AMuxSeq
  agl6_x_sar_0_vplus                               -> AmuxNet::Rear_AMuxSeq
  agl6                                             -> AmuxNet::Rear_AMuxSeq
  agl6_x_p0_2                                      -> AmuxNet::Rear_AMuxSeq
  agl7_x_sar_0_vplus                               -> AmuxNet::Rear_AMuxSeq
  agl7                                             -> AmuxNet::Rear_AMuxSeq
  agl7_x_p0_7                                      -> AmuxNet::Rear_AMuxSeq
  agl5_x_p0_5                                      -> AmuxNet::Rear_AMuxSeq
  agl7_x_p0_3                                      -> AmuxNet::Rear_AMuxSeq
  agl4_x_p0_0                                      -> AmuxNet::Rear_AMuxSeq
  agl6_x_p0_6                                      -> AmuxNet::Rear_AMuxSeq
}
Mux Info {
  Mux: Front_AMuxSeq {
     Mouth: Net_4398
     Guts:  AmuxNet::Front_AMuxSeq
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   Net_8528
      Outer: agr4_x_p3_0
      Inner: __open__
      Path {
        p3_0
        agr4_x_p3_0
        agr4
        agr4_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 1 {
      Net:   Net_8529
      Outer: agr5_x_p3_1
      Inner: __open__
      Path {
        p3_1
        agr5_x_p3_1
        agr5
        agr5_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 2 {
      Net:   Net_8530
      Outer: agr6_x_p3_2
      Inner: __open__
      Path {
        p3_2
        agr6_x_p3_2
        agr6
        agr6_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 3 {
      Net:   Net_8531
      Outer: agr7_x_p3_3
      Inner: __open__
      Path {
        p3_3
        agr7_x_p3_3
        agr7
        agr7_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 4 {
      Net:   Net_8532
      Outer: agr4_x_p3_4
      Inner: __open__
      Path {
        p3_4
        agr4_x_p3_4
        agr4
        agr4_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 5 {
      Net:   Net_8533
      Outer: agr5_x_p3_5
      Inner: __open__
      Path {
        p3_5
        agr5_x_p3_5
        agr5
        agr5_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 6 {
      Net:   Net_8534
      Outer: agr6_x_p3_6
      Inner: __open__
      Path {
        p3_6
        agr6_x_p3_6
        agr6
        agr6_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 7 {
      Net:   Net_8535
      Outer: agr7_x_p3_7
      Inner: __open__
      Path {
        p3_7
        agr7_x_p3_7
        agr7
        agr7_x_sar_1_vplus
        sar_1_vplus
      }
    }
  }
  Mux: Rear_AMuxSeq {
     Mouth: Net_5169
     Guts:  AmuxNet::Rear_AMuxSeq
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   Net_8541
      Outer: agl4_x_p0_0
      Inner: __open__
      Path {
        p0_0
        agl4_x_p0_0
        agl4
        agl4_x_sar_0_vplus
        sar_0_vplus
      }
    }
    Arm: 1 {
      Net:   Net_8542
      Outer: agl5_x_p0_1
      Inner: __open__
      Path {
        p0_1
        agl5_x_p0_1
        agl5
        agl5_x_sar_0_vplus
        sar_0_vplus
      }
    }
    Arm: 2 {
      Net:   Net_8543
      Outer: agl6_x_p0_2
      Inner: __open__
      Path {
        p0_2
        agl6_x_p0_2
        agl6
        agl6_x_sar_0_vplus
        sar_0_vplus
      }
    }
    Arm: 3 {
      Net:   Net_8544
      Outer: agl7_x_p0_3
      Inner: __open__
      Path {
        p0_3
        agl7_x_p0_3
        agl7
        agl7_x_sar_0_vplus
        sar_0_vplus
      }
    }
    Arm: 4 {
      Net:   Net_8545
      Outer: agl4_x_p0_4
      Inner: __open__
      Path {
        p0_4
        agl4_x_p0_4
        agl4
        agl4_x_sar_0_vplus
        sar_0_vplus
      }
    }
    Arm: 5 {
      Net:   Net_8546
      Outer: agl5_x_p0_5
      Inner: __open__
      Path {
        p0_5
        agl5_x_p0_5
        agl5
        agl5_x_sar_0_vplus
        sar_0_vplus
      }
    }
    Arm: 6 {
      Net:   Net_8547
      Outer: agl6_x_p0_6
      Inner: __open__
      Path {
        p0_6
        agl6_x_p0_6
        agl6
        agl6_x_sar_0_vplus
        sar_0_vplus
      }
    }
    Arm: 7 {
      Net:   Net_8548
      Outer: agl7_x_p0_7
      Inner: __open__
      Path {
        p0_7
        agl7_x_p0_7
        agl7
        agl7_x_sar_0_vplus
        sar_0_vplus
      }
    }
  }
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.351ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 2.6 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   40 :    8 :   48 :  83.33%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            7.03
                   Pterms :            4.65
               Macrocells :            2.48
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.026ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.537ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.020ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 1466, final cost is 1466 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         20 :      11.45 :       4.95
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=4, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Rear_Echo_Timer:TimerUDB:trig_fall_detected\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_7952) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_8007 * !Net_8114 * \Rear_Echo_Timer:TimerUDB:capture_last\
            + !Net_8114 * \Rear_Echo_Timer:TimerUDB:trig_fall_detected\
        );
        Output = \Rear_Echo_Timer:TimerUDB:trig_fall_detected\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Rear_Echo_Timer:TimerUDB:trig_rise_detected\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_7952) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_8007 * !Net_8114 * !\Rear_Echo_Timer:TimerUDB:capture_last\
            + !Net_8114 * \Rear_Echo_Timer:TimerUDB:trig_rise_detected\
        );
        Output = \Rear_Echo_Timer:TimerUDB:trig_rise_detected\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Rear_Echo_Timer:TimerUDB:timer_enable\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_7952) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              Net_8007 * !Net_8114 * !\Rear_Echo_Timer:TimerUDB:capture_last\ * 
              !\Rear_Echo_Timer:TimerUDB:trig_disable\ * 
              \Rear_Echo_Timer:TimerUDB:trig_rise_detected\
            + Net_8007 * !Net_8114 * !\Rear_Echo_Timer:TimerUDB:timer_enable\ * 
              !\Rear_Echo_Timer:TimerUDB:trig_disable\ * 
              \Rear_Echo_Timer:TimerUDB:trig_rise_detected\
            + Net_8007 * !Net_8114 * !\Rear_Echo_Timer:TimerUDB:per_zero\ * 
              !\Rear_Echo_Timer:TimerUDB:trig_disable\ * 
              \Rear_Echo_Timer:TimerUDB:trig_rise_detected\
        );
        Output = \Rear_Echo_Timer:TimerUDB:timer_enable\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Rear_Echo_Timer:TimerUDB:capt_fifo_load\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_8007 * \Rear_Echo_Timer:TimerUDB:capture_last\ * 
              \Rear_Echo_Timer:TimerUDB:timer_enable\
        );
        Output = \Rear_Echo_Timer:TimerUDB:capt_fifo_load\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=2, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_8007, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_7990_2 * !Net_7990_1 * !Net_7990_0 * Net_8029
            + !Net_7990_2 * !Net_7990_1 * Net_7990_0 * Net_8028
            + !Net_7990_2 * Net_7990_1 * !Net_7990_0 * Net_8027
            + !Net_7990_2 * Net_7990_1 * Net_7990_0 * Net_8026
            + Net_7990_2 * !Net_7990_1 * !Net_7990_0 * Net_8025
            + Net_7990_2 * !Net_7990_1 * Net_7990_0 * Net_8024
            + Net_7990_2 * Net_7990_1 * !Net_7990_0 * Net_8023
            + Net_7990_2 * Net_7990_1 * Net_7990_0 * Net_8022
        );
        Output = Net_8007 (fanout=7)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=1]:     MacroCell: Name=\Rear_Echo_Timer:TimerUDB:capture_last\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 11
        Total # of product terms : 8
        List of special equations: 
            Clock  = (Net_7952) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_7990_2 * !Net_7990_1 * !Net_7990_0 * Net_8029
            + !Net_7990_2 * !Net_7990_1 * Net_7990_0 * Net_8028
            + !Net_7990_2 * Net_7990_1 * !Net_7990_0 * Net_8027
            + !Net_7990_2 * Net_7990_1 * Net_7990_0 * Net_8026
            + Net_7990_2 * !Net_7990_1 * !Net_7990_0 * Net_8025
            + Net_7990_2 * !Net_7990_1 * Net_7990_0 * Net_8024
            + Net_7990_2 * Net_7990_1 * !Net_7990_0 * Net_8023
            + Net_7990_2 * Net_7990_1 * Net_7990_0 * Net_8022
        );
        Output = \Rear_Echo_Timer:TimerUDB:capture_last\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0\
    PORT MAP (
        clock => Net_7952 ,
        cs_addr_2 => Net_8114 ,
        cs_addr_1 => \Rear_Echo_Timer:TimerUDB:trig_reg\ ,
        cs_addr_0 => \Rear_Echo_Timer:TimerUDB:per_zero\ ,
        f0_load => \Rear_Echo_Timer:TimerUDB:capt_fifo_load\ ,
        chain_out => \Rear_Echo_Timer:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Rear_Echo_Timer:TimerUDB:sT16:timerdp:u1\

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=4, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Rear_Echo_Timer:TimerUDB:trig_disable\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_7952) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_8114 * \Rear_Echo_Timer:TimerUDB:capture_last\ * 
              \Rear_Echo_Timer:TimerUDB:timer_enable\ * 
              \Rear_Echo_Timer:TimerUDB:per_zero\ * 
              \Rear_Echo_Timer:TimerUDB:trig_rise_detected\
            + !Net_8114 * \Rear_Echo_Timer:TimerUDB:trig_disable\
        );
        Output = \Rear_Echo_Timer:TimerUDB:trig_disable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Rear_Echo_Timer:TimerUDB:capt_int_temp\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_7952) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_8007 * !Net_8114 * \Rear_Echo_Timer:TimerUDB:capture_last\ * 
              \Rear_Echo_Timer:TimerUDB:timer_enable\ * !MODIN3_1 * !MODIN3_0
        );
        Output = \Rear_Echo_Timer:TimerUDB:capt_int_temp\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=MODIN3_0, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_7952) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_8007 * !Net_8114 * \Rear_Echo_Timer:TimerUDB:capture_last\ * 
              \Rear_Echo_Timer:TimerUDB:timer_enable\ * MODIN3_1
            + !Net_8007 * \Rear_Echo_Timer:TimerUDB:capture_last\ * 
              \Rear_Echo_Timer:TimerUDB:timer_enable\ * MODIN3_0
            + Net_8114 * MODIN3_0
        );
        Output = MODIN3_0 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=MODIN3_1, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_7952) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_8007 * !Net_8114 * \Rear_Echo_Timer:TimerUDB:capture_last\ * 
              \Rear_Echo_Timer:TimerUDB:timer_enable\ * MODIN3_0
            + Net_8114 * MODIN3_1
        );
        Output = MODIN3_1 (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=3, #inputs=7, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_8126, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_7964_2 * Net_7964_1 * !Net_7964_0 * Net_7963
        );
        Output = Net_8126 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Left_QuadDec:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_QuadDec:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \Left_QuadDec:Cnt16:CounterUDB:prevCompare\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Rear_Echo_Timer:TimerUDB:trig_reg\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Rear_Echo_Timer:TimerUDB:timer_enable\ * 
              \Rear_Echo_Timer:TimerUDB:trig_rise_detected\
        );
        Output = \Rear_Echo_Timer:TimerUDB:trig_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=1, #inputs=3, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\Left_QuadDec:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_QuadDec:Cnt16:CounterUDB:control_7\ * 
              !\Left_QuadDec:Cnt16:CounterUDB:count_stored_i\ * 
              \Left_QuadDec:Net_1203\
        );
        Output = \Left_QuadDec:Cnt16:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,2)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\Left_QuadDec:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_QuadDec:Cnt16:CounterUDB:cmp_out_i\ * 
              !\Left_QuadDec:Cnt16:CounterUDB:prevCompare\
        );
        Output = \Left_QuadDec:Cnt16:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Left_QuadDec:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_QuadDec:Net_1203\
        );
        Output = \Left_QuadDec:Cnt16:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => Net_8580 ,
        cs_addr_2 => \Left_QuadDec:Net_1251\ ,
        cs_addr_1 => \Left_QuadDec:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \Left_QuadDec:Cnt16:CounterUDB:reload\ ,
        z0_comb => \Left_QuadDec:Cnt16:CounterUDB:status_1\ ,
        f0_comb => \Left_QuadDec:Cnt16:CounterUDB:overflow\ ,
        ce1_comb => \Left_QuadDec:Cnt16:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \Left_QuadDec:Cnt16:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \Left_QuadDec:Cnt16:CounterUDB:status_5\ ,
        chain_in => \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Right_QuadDec:bQuadDec:quad_A_delayed_0\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_95
        );
        Output = \Right_QuadDec:bQuadDec:quad_A_delayed_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Right_QuadDec:bQuadDec:quad_A_delayed_2\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_QuadDec:bQuadDec:quad_A_delayed_1\
        );
        Output = \Right_QuadDec:bQuadDec:quad_A_delayed_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,3)][LB=1] #macrocells=2, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\Right_QuadDec:bQuadDec:quad_A_filt\, Mode=(T-Register) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Right_QuadDec:bQuadDec:quad_A_delayed_0\ * 
              !\Right_QuadDec:bQuadDec:quad_A_delayed_1\ * 
              !\Right_QuadDec:bQuadDec:quad_A_delayed_2\ * 
              \Right_QuadDec:bQuadDec:quad_A_filt\
            + \Right_QuadDec:bQuadDec:quad_A_delayed_0\ * 
              \Right_QuadDec:bQuadDec:quad_A_delayed_1\ * 
              \Right_QuadDec:bQuadDec:quad_A_delayed_2\ * 
              !\Right_QuadDec:bQuadDec:quad_A_filt\
        );
        Output = \Right_QuadDec:bQuadDec:quad_A_filt\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Right_QuadDec:bQuadDec:quad_A_delayed_1\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_QuadDec:bQuadDec:quad_A_delayed_0\
        );
        Output = \Right_QuadDec:bQuadDec:quad_A_delayed_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statusicell: Name =\Front_Echo_Timer:TimerUDB:rstSts:stsreg\
    PORT MAP (
        reset => Net_8113 ,
        clock => Net_7952 ,
        status_3 => \Front_Echo_Timer:TimerUDB:status_3\ ,
        status_2 => \Front_Echo_Timer:TimerUDB:status_2\ ,
        status_1 => \Front_Echo_Timer:TimerUDB:capt_fifo_load\ ,
        status_0 => \Front_Echo_Timer:TimerUDB:status_tc\ ,
        interrupt => Net_7954 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=2, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\Front_Echo_Timer:TimerUDB:capt_fifo_load\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_8089 * \Front_Echo_Timer:TimerUDB:capture_last\ * 
              \Front_Echo_Timer:TimerUDB:timer_enable\
        );
        Output = \Front_Echo_Timer:TimerUDB:capt_fifo_load\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Front_Echo_Timer:TimerUDB:trig_rise_detected\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_7952) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_8089 * !Net_8113 * 
              !\Front_Echo_Timer:TimerUDB:capture_last\
            + !Net_8113 * \Front_Echo_Timer:TimerUDB:trig_rise_detected\
        );
        Output = \Front_Echo_Timer:TimerUDB:trig_rise_detected\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,4)][LB=1] #macrocells=2, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_8089, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_7964_2 * !Net_7964_1 * !Net_7964_0 * Net_8115
            + !Net_7964_2 * !Net_7964_1 * Net_7964_0 * Net_8116
            + !Net_7964_2 * Net_7964_1 * !Net_7964_0 * Net_8117
            + !Net_7964_2 * Net_7964_1 * Net_7964_0 * Net_8118
            + Net_7964_2 * !Net_7964_1 * !Net_7964_0 * Net_8119
            + Net_7964_2 * !Net_7964_1 * Net_7964_0 * Net_8120
            + Net_7964_2 * Net_7964_1 * !Net_7964_0 * Net_8121
            + Net_7964_2 * Net_7964_1 * Net_7964_0 * Net_8122
        );
        Output = Net_8089 (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=1]:     MacroCell: Name=\Front_Echo_Timer:TimerUDB:capture_last\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=1]
        Total # of inputs        : 11
        Total # of product terms : 8
        List of special equations: 
            Clock  = (Net_7952) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_7964_2 * !Net_7964_1 * !Net_7964_0 * Net_8115
            + !Net_7964_2 * !Net_7964_1 * Net_7964_0 * Net_8116
            + !Net_7964_2 * Net_7964_1 * !Net_7964_0 * Net_8117
            + !Net_7964_2 * Net_7964_1 * Net_7964_0 * Net_8118
            + Net_7964_2 * !Net_7964_1 * !Net_7964_0 * Net_8119
            + Net_7964_2 * !Net_7964_1 * Net_7964_0 * Net_8120
            + Net_7964_2 * Net_7964_1 * !Net_7964_0 * Net_8121
            + Net_7964_2 * Net_7964_1 * Net_7964_0 * Net_8122
        );
        Output = \Front_Echo_Timer:TimerUDB:capture_last\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Front_Echo_Timer:TimerUDB:sT16:timerdp:u1\
    PORT MAP (
        clock => Net_7952 ,
        cs_addr_2 => Net_8113 ,
        cs_addr_1 => \Front_Echo_Timer:TimerUDB:trig_reg\ ,
        cs_addr_0 => \Front_Echo_Timer:TimerUDB:per_zero\ ,
        f0_load => \Front_Echo_Timer:TimerUDB:capt_fifo_load\ ,
        z0_comb => \Front_Echo_Timer:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Front_Echo_Timer:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Front_Echo_Timer:TimerUDB:status_2\ ,
        chain_in => \Front_Echo_Timer:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Front_Echo_Timer:TimerUDB:sT16:timerdp:u0\

controlcell: Name =\Left_QuadDec:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_8580 ,
        control_7 => \Left_QuadDec:Cnt16:CounterUDB:control_7\ ,
        control_6 => \Left_QuadDec:Cnt16:CounterUDB:control_6\ ,
        control_5 => \Left_QuadDec:Cnt16:CounterUDB:control_5\ ,
        control_4 => \Left_QuadDec:Cnt16:CounterUDB:control_4\ ,
        control_3 => \Left_QuadDec:Cnt16:CounterUDB:control_3\ ,
        control_2 => \Left_QuadDec:Cnt16:CounterUDB:control_2\ ,
        control_1 => \Left_QuadDec:Cnt16:CounterUDB:control_1\ ,
        control_0 => \Left_QuadDec:Cnt16:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=3, #inputs=8, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\Front_Echo_Timer:TimerUDB:timer_enable\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_7952) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              Net_8089 * !Net_8113 * 
              !\Front_Echo_Timer:TimerUDB:capture_last\ * 
              !\Front_Echo_Timer:TimerUDB:trig_disable\ * 
              \Front_Echo_Timer:TimerUDB:trig_rise_detected\
            + Net_8089 * !Net_8113 * 
              !\Front_Echo_Timer:TimerUDB:timer_enable\ * 
              !\Front_Echo_Timer:TimerUDB:trig_disable\ * 
              \Front_Echo_Timer:TimerUDB:trig_rise_detected\
            + Net_8089 * !Net_8113 * !\Front_Echo_Timer:TimerUDB:per_zero\ * 
              !\Front_Echo_Timer:TimerUDB:trig_disable\ * 
              \Front_Echo_Timer:TimerUDB:trig_rise_detected\
        );
        Output = \Front_Echo_Timer:TimerUDB:timer_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Front_Echo_Timer:TimerUDB:trig_disable\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_7952) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_8113 * \Front_Echo_Timer:TimerUDB:capture_last\ * 
              \Front_Echo_Timer:TimerUDB:timer_enable\ * 
              \Front_Echo_Timer:TimerUDB:per_zero\ * 
              \Front_Echo_Timer:TimerUDB:trig_rise_detected\
            + !Net_8113 * \Front_Echo_Timer:TimerUDB:trig_disable\
        );
        Output = \Front_Echo_Timer:TimerUDB:trig_disable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Front_Echo_Timer:TimerUDB:trig_fall_detected\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_7952) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_8089 * !Net_8113 * 
              \Front_Echo_Timer:TimerUDB:capture_last\
            + !Net_8113 * \Front_Echo_Timer:TimerUDB:trig_fall_detected\
        );
        Output = \Front_Echo_Timer:TimerUDB:trig_fall_detected\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,5)][LB=1] #macrocells=4, #inputs=9, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Front_Echo_Timer:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Front_Echo_Timer:TimerUDB:capture_last\ * 
              \Front_Echo_Timer:TimerUDB:per_zero\ * 
              \Front_Echo_Timer:TimerUDB:trig_rise_detected\
        );
        Output = \Front_Echo_Timer:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Right_QuadDec:bQuadDec:quad_B_delayed_0\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_96
        );
        Output = \Right_QuadDec:bQuadDec:quad_B_delayed_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_8125, Mode=(Combinatorial) @ [UDB=(0,5)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_7964_2 * Net_7964_1 * Net_7964_0 * Net_7963
        );
        Output = Net_8125 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Front_Echo_Timer:TimerUDB:trig_reg\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Front_Echo_Timer:TimerUDB:timer_enable\ * 
              \Front_Echo_Timer:TimerUDB:trig_rise_detected\
        );
        Output = \Front_Echo_Timer:TimerUDB:trig_reg\ (fanout=2)
        Properties               : 
        {
        }
}

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=1, #inputs=4, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_8127, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_7964_2 * !Net_7964_1 * Net_7964_0 * Net_7963
        );
        Output = Net_8127 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,0)][LB=1] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_8147, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_7964_2 * !Net_7964_1 * !Net_7964_0 * Net_7963
        );
        Output = Net_8147 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_8128, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_7964_2 * !Net_7964_1 * !Net_7964_0 * Net_7963
        );
        Output = Net_8128 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u1\
    PORT MAP (
        clock => Net_7952 ,
        cs_addr_2 => Net_8114 ,
        cs_addr_1 => \Rear_Echo_Timer:TimerUDB:trig_reg\ ,
        cs_addr_0 => \Rear_Echo_Timer:TimerUDB:per_zero\ ,
        f0_load => \Rear_Echo_Timer:TimerUDB:capt_fifo_load\ ,
        z0_comb => \Rear_Echo_Timer:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Rear_Echo_Timer:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Rear_Echo_Timer:TimerUDB:status_2\ ,
        chain_in => \Rear_Echo_Timer:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0\

controlcell: Name =\Rear_Trigger_Select_Reg:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Rear_Trigger_Select_Reg:control_7\ ,
        control_6 => \Rear_Trigger_Select_Reg:control_6\ ,
        control_5 => \Rear_Trigger_Select_Reg:control_5\ ,
        control_4 => \Rear_Trigger_Select_Reg:control_4\ ,
        control_3 => \Rear_Trigger_Select_Reg:control_3\ ,
        control_2 => Net_7990_2 ,
        control_1 => Net_7990_1 ,
        control_0 => Net_7990_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=3, #inputs=7, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\Rear_Echo_Timer:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Rear_Echo_Timer:TimerUDB:capture_last\ * 
              \Rear_Echo_Timer:TimerUDB:per_zero\ * 
              \Rear_Echo_Timer:TimerUDB:trig_rise_detected\
        );
        Output = \Rear_Echo_Timer:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_7983, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_7990_2 * Net_7990_1 * !Net_7990_0 * Net_7989
        );
        Output = Net_7983 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_7988, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_7990_2 * Net_7990_1 * Net_7990_0 * Net_7989
        );
        Output = Net_7988 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Left_QuadDec:Net_1203_split\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\Left_QuadDec:Net_1260\ * \Left_QuadDec:Net_1203\ * 
              \Left_QuadDec:bQuadDec:error\ * 
              !\Left_QuadDec:bQuadDec:state_1\ * 
              !\Left_QuadDec:bQuadDec:state_0\
            + !\Left_QuadDec:Net_1260\ * !\Left_QuadDec:bQuadDec:quad_A_filt\ * 
              !\Left_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Left_QuadDec:bQuadDec:error\ * 
              !\Left_QuadDec:bQuadDec:state_1\ * 
              \Left_QuadDec:bQuadDec:state_0\
            + !\Left_QuadDec:Net_1260\ * !\Left_QuadDec:bQuadDec:quad_A_filt\ * 
              !\Left_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Left_QuadDec:bQuadDec:error\ * 
              \Left_QuadDec:bQuadDec:state_1\ * 
              !\Left_QuadDec:bQuadDec:state_0\
            + !\Left_QuadDec:Net_1260\ * !\Left_QuadDec:bQuadDec:quad_A_filt\ * 
              \Left_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Left_QuadDec:bQuadDec:error\ * 
              \Left_QuadDec:bQuadDec:state_1\ * 
              \Left_QuadDec:bQuadDec:state_0\
            + !\Left_QuadDec:Net_1260\ * \Left_QuadDec:bQuadDec:quad_A_filt\ * 
              !\Left_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Left_QuadDec:bQuadDec:error\ * 
              \Left_QuadDec:bQuadDec:state_1\ * 
              \Left_QuadDec:bQuadDec:state_0\
            + !\Left_QuadDec:Net_1260\ * \Left_QuadDec:bQuadDec:quad_A_filt\ * 
              \Left_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Left_QuadDec:bQuadDec:error\ * 
              !\Left_QuadDec:bQuadDec:state_1\ * 
              \Left_QuadDec:bQuadDec:state_0\
            + !\Left_QuadDec:Net_1260\ * \Left_QuadDec:bQuadDec:quad_A_filt\ * 
              \Left_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Left_QuadDec:bQuadDec:error\ * 
              \Left_QuadDec:bQuadDec:state_1\ * 
              !\Left_QuadDec:bQuadDec:state_0\
            + \Left_QuadDec:bQuadDec:quad_A_filt\ * 
              !\Left_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Left_QuadDec:bQuadDec:error\ * 
              !\Left_QuadDec:bQuadDec:state_1\ * 
              !\Left_QuadDec:bQuadDec:state_0\
        );
        Output = \Left_QuadDec:Net_1203_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\Rear_Echo_Timer:TimerUDB:rstSts:stsreg\
    PORT MAP (
        reset => Net_8114 ,
        clock => Net_7952 ,
        status_3 => \Rear_Echo_Timer:TimerUDB:status_3\ ,
        status_2 => \Rear_Echo_Timer:TimerUDB:status_2\ ,
        status_1 => \Rear_Echo_Timer:TimerUDB:capt_int_temp\ ,
        status_0 => \Rear_Echo_Timer:TimerUDB:status_tc\ ,
        interrupt => Net_8008 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Rear_Trigger_Reg:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Rear_Trigger_Reg:control_7\ ,
        control_6 => \Rear_Trigger_Reg:control_6\ ,
        control_5 => \Rear_Trigger_Reg:control_5\ ,
        control_4 => \Rear_Trigger_Reg:control_4\ ,
        control_3 => \Rear_Trigger_Reg:control_3\ ,
        control_2 => \Rear_Trigger_Reg:control_2\ ,
        control_1 => Net_8114 ,
        control_0 => Net_7989 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=4, #inputs=9, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\Left_QuadDec:Cnt16:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Left_QuadDec:Net_1260\ * 
              !\Left_QuadDec:Cnt16:CounterUDB:status_1\ * 
              !\Left_QuadDec:Cnt16:CounterUDB:overflow\
        );
        Output = \Left_QuadDec:Cnt16:CounterUDB:reload\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Left_QuadDec:Net_1275\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Left_QuadDec:Cnt16:CounterUDB:status_1\ * 
              !\Left_QuadDec:Cnt16:CounterUDB:overflow\
        );
        Output = \Left_QuadDec:Net_1275\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Left_QuadDec:Net_1203\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Left_QuadDec:bQuadDec:quad_A_filt\ * 
              \Left_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Left_QuadDec:bQuadDec:error\ * 
              !\Left_QuadDec:bQuadDec:state_1\ * 
              !\Left_QuadDec:bQuadDec:state_0\
            + \Left_QuadDec:Net_1203_split\
        );
        Output = \Left_QuadDec:Net_1203\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Left_QuadDec:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_QuadDec:Cnt16:CounterUDB:overflow\
        );
        Output = \Left_QuadDec:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,2)][LB=1] #macrocells=4, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\Left_QuadDec:bQuadDec:state_0\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Left_QuadDec:Net_1260\ * \Left_QuadDec:bQuadDec:quad_A_filt\ * 
              \Left_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Left_QuadDec:bQuadDec:error\ * 
              \Left_QuadDec:bQuadDec:state_1\
            + !\Left_QuadDec:Net_1260\ * \Left_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Left_QuadDec:bQuadDec:error\ * 
              \Left_QuadDec:bQuadDec:state_0\
            + !\Left_QuadDec:Net_1260\ * \Left_QuadDec:bQuadDec:quad_B_filt\ * 
              \Left_QuadDec:bQuadDec:error\ * 
              !\Left_QuadDec:bQuadDec:state_1\ * 
              !\Left_QuadDec:bQuadDec:state_0\
            + !\Left_QuadDec:bQuadDec:quad_A_filt\ * 
              \Left_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Left_QuadDec:bQuadDec:error\ * 
              !\Left_QuadDec:bQuadDec:state_1\ * 
              !\Left_QuadDec:bQuadDec:state_0\
        );
        Output = \Left_QuadDec:bQuadDec:state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_7985, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_7990_2 * !Net_7990_1 * !Net_7990_0 * Net_7989
        );
        Output = Net_7985 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Left_QuadDec:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_QuadDec:Cnt16:CounterUDB:overflow\ * 
              !\Left_QuadDec:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \Left_QuadDec:Cnt16:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_7981, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_7990_2 * !Net_7990_1 * !Net_7990_0 * Net_7989
        );
        Output = Net_7981 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => Net_8580 ,
        cs_addr_2 => \Left_QuadDec:Net_1251\ ,
        cs_addr_1 => \Left_QuadDec:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \Left_QuadDec:Cnt16:CounterUDB:reload\ ,
        chain_out => \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=2, #inputs=8, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\Left_QuadDec:bQuadDec:error\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Left_QuadDec:Net_1260\ * !\Left_QuadDec:bQuadDec:quad_A_filt\ * 
              !\Left_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Left_QuadDec:bQuadDec:error\ * 
              \Left_QuadDec:bQuadDec:state_1\ * 
              \Left_QuadDec:bQuadDec:state_0\
            + !\Left_QuadDec:Net_1260\ * !\Left_QuadDec:bQuadDec:quad_A_filt\ * 
              \Left_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Left_QuadDec:bQuadDec:error\ * 
              \Left_QuadDec:bQuadDec:state_1\ * 
              !\Left_QuadDec:bQuadDec:state_0\
            + !\Left_QuadDec:Net_1260\ * \Left_QuadDec:bQuadDec:quad_A_filt\ * 
              !\Left_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Left_QuadDec:bQuadDec:error\ * 
              !\Left_QuadDec:bQuadDec:state_1\ * 
              \Left_QuadDec:bQuadDec:state_0\
            + \Left_QuadDec:bQuadDec:quad_A_filt\ * 
              \Left_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Left_QuadDec:bQuadDec:error\ * 
              !\Left_QuadDec:bQuadDec:state_1\ * 
              !\Left_QuadDec:bQuadDec:state_0\
        );
        Output = \Left_QuadDec:bQuadDec:error\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Left_QuadDec:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_QuadDec:Cnt16:CounterUDB:status_1\ * 
              !\Left_QuadDec:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \Left_QuadDec:Cnt16:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,3)][LB=1] #macrocells=3, #inputs=11, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\Left_QuadDec:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_QuadDec:Cnt16:CounterUDB:status_1\
        );
        Output = \Left_QuadDec:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Left_QuadDec:bQuadDec:state_1\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Left_QuadDec:Net_1260\ * \Left_QuadDec:bQuadDec:quad_A_filt\ * 
              \Left_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Left_QuadDec:bQuadDec:error\ * 
              \Left_QuadDec:bQuadDec:state_0\
            + !\Left_QuadDec:Net_1260\ * \Left_QuadDec:bQuadDec:quad_A_filt\ * 
              !\Left_QuadDec:bQuadDec:error\ * 
              \Left_QuadDec:bQuadDec:state_1\
            + !\Left_QuadDec:Net_1260\ * \Left_QuadDec:bQuadDec:quad_A_filt\ * 
              \Left_QuadDec:bQuadDec:error\ * 
              !\Left_QuadDec:bQuadDec:state_1\ * 
              !\Left_QuadDec:bQuadDec:state_0\
            + \Left_QuadDec:bQuadDec:quad_A_filt\ * 
              !\Left_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Left_QuadDec:bQuadDec:error\ * 
              !\Left_QuadDec:bQuadDec:state_1\ * 
              !\Left_QuadDec:bQuadDec:state_0\
        );
        Output = \Left_QuadDec:bQuadDec:state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_7986, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_7990_2 * !Net_7990_1 * Net_7990_0 * Net_7989
        );
        Output = Net_7986 (fanout=1)
        Properties               : 
        {
        }
}

statusicell: Name =\Left_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => \Left_QuadDec:Net_1260\ ,
        clock => Net_8580 ,
        status_6 => \Left_QuadDec:Cnt16:CounterUDB:status_6\ ,
        status_5 => \Left_QuadDec:Cnt16:CounterUDB:status_5\ ,
        status_3 => \Left_QuadDec:Cnt16:CounterUDB:status_3\ ,
        status_2 => \Left_QuadDec:Cnt16:CounterUDB:status_2\ ,
        status_1 => \Left_QuadDec:Cnt16:CounterUDB:status_1\ ,
        status_0 => \Left_QuadDec:Cnt16:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Front_Trigger_Select_Reg:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Front_Trigger_Select_Reg:control_7\ ,
        control_6 => \Front_Trigger_Select_Reg:control_6\ ,
        control_5 => \Front_Trigger_Select_Reg:control_5\ ,
        control_4 => \Front_Trigger_Select_Reg:control_4\ ,
        control_3 => \Front_Trigger_Select_Reg:control_3\ ,
        control_2 => Net_7964_2 ,
        control_1 => Net_7964_1 ,
        control_0 => Net_7964_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\Left_QuadDec:bQuadDec:quad_A_delayed_0\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3173
        );
        Output = \Left_QuadDec:bQuadDec:quad_A_delayed_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Left_QuadDec:bQuadDec:quad_B_delayed_0\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3174
        );
        Output = \Left_QuadDec:bQuadDec:quad_B_delayed_0\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,4)][LB=1] #macrocells=2, #inputs=8, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_7987, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_7990_2 * Net_7990_1 * !Net_7990_0 * Net_7989
        );
        Output = Net_7987 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Left_QuadDec:Net_1260\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\Left_QuadDec:Net_1260\ * !\Left_QuadDec:bQuadDec:error\
            + !\Left_QuadDec:Net_1260\ * !\Left_QuadDec:bQuadDec:state_1\ * 
              !\Left_QuadDec:bQuadDec:state_0\
            + !\Left_QuadDec:bQuadDec:error\ * 
              !\Left_QuadDec:bQuadDec:state_1\ * 
              !\Left_QuadDec:bQuadDec:state_0\
        );
        Output = \Left_QuadDec:Net_1260\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Front_Echo_Timer:TimerUDB:sT16:timerdp:u0\
    PORT MAP (
        clock => Net_7952 ,
        cs_addr_2 => Net_8113 ,
        cs_addr_1 => \Front_Echo_Timer:TimerUDB:trig_reg\ ,
        cs_addr_0 => \Front_Echo_Timer:TimerUDB:per_zero\ ,
        f0_load => \Front_Echo_Timer:TimerUDB:capt_fifo_load\ ,
        chain_out => \Front_Echo_Timer:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Front_Echo_Timer:TimerUDB:sT16:timerdp:u1\

controlcell: Name =\Front_Trigger_Reg:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Front_Trigger_Reg:control_7\ ,
        control_6 => \Front_Trigger_Reg:control_6\ ,
        control_5 => \Front_Trigger_Reg:control_5\ ,
        control_4 => \Front_Trigger_Reg:control_4\ ,
        control_3 => \Front_Trigger_Reg:control_3\ ,
        control_2 => \Front_Trigger_Reg:control_2\ ,
        control_1 => Net_8113 ,
        control_0 => Net_7963 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=3, #inputs=12, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Right_QuadDec:bQuadDec:quad_B_filt\, Mode=(T-Register) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Right_QuadDec:bQuadDec:quad_B_delayed_0\ * 
              !\Right_QuadDec:bQuadDec:quad_B_delayed_1\ * 
              !\Right_QuadDec:bQuadDec:quad_B_delayed_2\ * 
              \Right_QuadDec:bQuadDec:quad_B_filt\
            + \Right_QuadDec:bQuadDec:quad_B_delayed_0\ * 
              \Right_QuadDec:bQuadDec:quad_B_delayed_1\ * 
              \Right_QuadDec:bQuadDec:quad_B_delayed_2\ * 
              !\Right_QuadDec:bQuadDec:quad_B_filt\
        );
        Output = \Right_QuadDec:bQuadDec:quad_B_filt\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_8130, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_7964_2 * Net_7964_1 * !Net_7964_0 * Net_7963
        );
        Output = Net_8130 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_7984, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_7990_2 * Net_7990_1 * Net_7990_0 * Net_7989
        );
        Output = Net_7984 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,5)][LB=1] #macrocells=3, #inputs=6, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\Right_QuadDec:bQuadDec:quad_B_delayed_1\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_QuadDec:bQuadDec:quad_B_delayed_0\
        );
        Output = \Right_QuadDec:bQuadDec:quad_B_delayed_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Right_QuadDec:bQuadDec:quad_B_delayed_2\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_QuadDec:bQuadDec:quad_B_delayed_1\
        );
        Output = \Right_QuadDec:bQuadDec:quad_B_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_7982, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_7990_2 * !Net_7990_1 * Net_7990_0 * Net_7989
        );
        Output = Net_7982 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=3, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Left_QuadDec:Net_530\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_QuadDec:Net_1275\ * \Left_QuadDec:Net_1251\ * 
              !\Left_QuadDec:Cnt16:CounterUDB:prevCompare\
        );
        Output = \Left_QuadDec:Net_530\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_1537, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_8613) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \Left_HB25_PWM:PWMUDB:runmode_enable\ * 
              \Left_HB25_PWM:PWMUDB:cmp1_eq\
            + \Left_HB25_PWM:PWMUDB:runmode_enable\ * 
              \Left_HB25_PWM:PWMUDB:cmp1_less\
        );
        Output = Net_1537 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Left_QuadDec:Net_611\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_QuadDec:Net_1275\ * !\Left_QuadDec:Net_1251\ * 
              !\Left_QuadDec:Cnt16:CounterUDB:prevCompare\
        );
        Output = \Left_QuadDec:Net_611\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,2)][LB=1] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Left_QuadDec:bQuadDec:quad_A_delayed_2\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_QuadDec:bQuadDec:quad_A_delayed_1\
        );
        Output = \Left_QuadDec:bQuadDec:quad_A_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Left_QuadDec:Net_1251\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \Left_QuadDec:Net_1251\ * !\Left_QuadDec:Net_1260\ * 
              !\Left_QuadDec:bQuadDec:quad_A_filt\ * 
              !\Left_QuadDec:bQuadDec:error\ * 
              !\Left_QuadDec:bQuadDec:state_0\
            + \Left_QuadDec:Net_1251\ * !\Left_QuadDec:Net_1260\ * 
              \Left_QuadDec:bQuadDec:quad_A_filt\ * 
              !\Left_QuadDec:bQuadDec:error\ * 
              \Left_QuadDec:bQuadDec:state_0\
            + \Left_QuadDec:Net_1251\ * !\Left_QuadDec:Net_1260\ * 
              !\Left_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Left_QuadDec:bQuadDec:error\ * 
              \Left_QuadDec:bQuadDec:state_1\
            + \Left_QuadDec:Net_1251_split\
        );
        Output = \Left_QuadDec:Net_1251\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Left_QuadDec:bQuadDec:quad_A_filt\, Mode=(T-Register) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Left_QuadDec:bQuadDec:quad_A_delayed_0\ * 
              !\Left_QuadDec:bQuadDec:quad_A_delayed_1\ * 
              !\Left_QuadDec:bQuadDec:quad_A_delayed_2\ * 
              \Left_QuadDec:bQuadDec:quad_A_filt\
            + \Left_QuadDec:bQuadDec:quad_A_delayed_0\ * 
              \Left_QuadDec:bQuadDec:quad_A_delayed_1\ * 
              \Left_QuadDec:bQuadDec:quad_A_delayed_2\ * 
              !\Left_QuadDec:bQuadDec:quad_A_filt\
        );
        Output = \Left_QuadDec:bQuadDec:quad_A_filt\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Left_QuadDec:bQuadDec:quad_A_delayed_1\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_QuadDec:bQuadDec:quad_A_delayed_0\
        );
        Output = \Left_QuadDec:bQuadDec:quad_A_delayed_1\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_8613 ,
        cs_addr_2 => \Left_HB25_PWM:PWMUDB:tc_i\ ,
        cs_addr_1 => \Left_HB25_PWM:PWMUDB:runmode_enable\ ,
        ce0_comb => \Left_HB25_PWM:PWMUDB:cmp1_eq\ ,
        cl0_comb => \Left_HB25_PWM:PWMUDB:cmp1_less\ ,
        z0_comb => \Left_HB25_PWM:PWMUDB:tc_i\ ,
        chain_in => \Left_HB25_PWM:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0\

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=3, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\Right_QuadDec:Cnt16:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Right_QuadDec:Net_1260\ * 
              !\Right_QuadDec:Cnt16:CounterUDB:status_1\ * 
              !\Right_QuadDec:Cnt16:CounterUDB:overflow\
        );
        Output = \Right_QuadDec:Cnt16:CounterUDB:reload\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Left_HB25_PWM:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8613) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              tmpOE__bufoe_1_net_0
        );
        Output = \Left_HB25_PWM:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Right_HB25_PWM:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8613) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              tmpOE__bufoe_2_net_0
        );
        Output = \Right_HB25_PWM:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,3)][LB=1] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Left_QuadDec:Net_1251_split\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \Left_QuadDec:Net_1251\ * !\Left_QuadDec:Net_1260\ * 
              \Left_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Left_QuadDec:bQuadDec:error\ * 
              !\Left_QuadDec:bQuadDec:state_1\
            + \Left_QuadDec:Net_1251\ * !\Left_QuadDec:Net_1260\ * 
              \Left_QuadDec:bQuadDec:error\ * 
              !\Left_QuadDec:bQuadDec:state_1\ * 
              !\Left_QuadDec:bQuadDec:state_0\
            + \Left_QuadDec:Net_1251\ * !\Left_QuadDec:bQuadDec:quad_A_filt\ * 
              !\Left_QuadDec:bQuadDec:error\ * 
              !\Left_QuadDec:bQuadDec:state_1\ * 
              !\Left_QuadDec:bQuadDec:state_0\
            + \Left_QuadDec:Net_1251\ * \Left_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Left_QuadDec:bQuadDec:error\ * 
              !\Left_QuadDec:bQuadDec:state_1\ * 
              !\Left_QuadDec:bQuadDec:state_0\
            + !\Left_QuadDec:Net_1260\ * !\Left_QuadDec:bQuadDec:quad_A_filt\ * 
              !\Left_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Left_QuadDec:bQuadDec:error\ * 
              \Left_QuadDec:bQuadDec:state_1\ * 
              !\Left_QuadDec:bQuadDec:state_0\
            + !\Left_QuadDec:Net_1260\ * \Left_QuadDec:bQuadDec:quad_A_filt\ * 
              !\Left_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Left_QuadDec:bQuadDec:error\ * 
              \Left_QuadDec:bQuadDec:state_1\ * 
              \Left_QuadDec:bQuadDec:state_0\
            + !\Left_QuadDec:Net_1260\ * \Left_QuadDec:bQuadDec:quad_A_filt\ * 
              \Left_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Left_QuadDec:bQuadDec:error\ * 
              !\Left_QuadDec:bQuadDec:state_1\ * 
              \Left_QuadDec:bQuadDec:state_0\
            + !\Left_QuadDec:bQuadDec:quad_A_filt\ * 
              \Left_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Left_QuadDec:bQuadDec:error\ * 
              !\Left_QuadDec:bQuadDec:state_1\ * 
              !\Left_QuadDec:bQuadDec:state_0\
        );
        Output = \Left_QuadDec:Net_1251_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_8613 ,
        cs_addr_2 => \Right_HB25_PWM:PWMUDB:tc_i\ ,
        cs_addr_1 => \Right_HB25_PWM:PWMUDB:runmode_enable\ ,
        chain_out => \Right_HB25_PWM:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Right_HB25_PWM:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=2, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Right_QuadDec:Net_1251_split\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \Right_QuadDec:Net_1251\ * !\Right_QuadDec:Net_1260\ * 
              \Right_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Right_QuadDec:bQuadDec:error\ * 
              !\Right_QuadDec:bQuadDec:state_1\
            + \Right_QuadDec:Net_1251\ * !\Right_QuadDec:Net_1260\ * 
              \Right_QuadDec:bQuadDec:error\ * 
              !\Right_QuadDec:bQuadDec:state_1\ * 
              !\Right_QuadDec:bQuadDec:state_0\
            + \Right_QuadDec:Net_1251\ * 
              !\Right_QuadDec:bQuadDec:quad_A_filt\ * 
              !\Right_QuadDec:bQuadDec:error\ * 
              !\Right_QuadDec:bQuadDec:state_1\ * 
              !\Right_QuadDec:bQuadDec:state_0\
            + \Right_QuadDec:Net_1251\ * \Right_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Right_QuadDec:bQuadDec:error\ * 
              !\Right_QuadDec:bQuadDec:state_1\ * 
              !\Right_QuadDec:bQuadDec:state_0\
            + !\Right_QuadDec:Net_1260\ * 
              !\Right_QuadDec:bQuadDec:quad_A_filt\ * 
              !\Right_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Right_QuadDec:bQuadDec:error\ * 
              \Right_QuadDec:bQuadDec:state_1\ * 
              !\Right_QuadDec:bQuadDec:state_0\
            + !\Right_QuadDec:Net_1260\ * 
              \Right_QuadDec:bQuadDec:quad_A_filt\ * 
              !\Right_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Right_QuadDec:bQuadDec:error\ * 
              \Right_QuadDec:bQuadDec:state_1\ * 
              \Right_QuadDec:bQuadDec:state_0\
            + !\Right_QuadDec:Net_1260\ * 
              \Right_QuadDec:bQuadDec:quad_A_filt\ * 
              \Right_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Right_QuadDec:bQuadDec:error\ * 
              !\Right_QuadDec:bQuadDec:state_1\ * 
              \Right_QuadDec:bQuadDec:state_0\
            + !\Right_QuadDec:bQuadDec:quad_A_filt\ * 
              \Right_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Right_QuadDec:bQuadDec:error\ * 
              !\Right_QuadDec:bQuadDec:state_1\ * 
              !\Right_QuadDec:bQuadDec:state_0\
        );
        Output = \Right_QuadDec:Net_1251_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=tmpOE__bufoe_2_net_0, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_51)
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = tmpOE__bufoe_2_net_0 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,4)][LB=1] #macrocells=2, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Right_QuadDec:Net_1203_split\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\Right_QuadDec:Net_1260\ * \Right_QuadDec:Net_1203\ * 
              \Right_QuadDec:bQuadDec:error\ * 
              !\Right_QuadDec:bQuadDec:state_1\ * 
              !\Right_QuadDec:bQuadDec:state_0\
            + !\Right_QuadDec:Net_1260\ * 
              !\Right_QuadDec:bQuadDec:quad_A_filt\ * 
              !\Right_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Right_QuadDec:bQuadDec:error\ * 
              !\Right_QuadDec:bQuadDec:state_1\ * 
              \Right_QuadDec:bQuadDec:state_0\
            + !\Right_QuadDec:Net_1260\ * 
              !\Right_QuadDec:bQuadDec:quad_A_filt\ * 
              !\Right_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Right_QuadDec:bQuadDec:error\ * 
              \Right_QuadDec:bQuadDec:state_1\ * 
              !\Right_QuadDec:bQuadDec:state_0\
            + !\Right_QuadDec:Net_1260\ * 
              !\Right_QuadDec:bQuadDec:quad_A_filt\ * 
              \Right_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Right_QuadDec:bQuadDec:error\ * 
              \Right_QuadDec:bQuadDec:state_1\ * 
              \Right_QuadDec:bQuadDec:state_0\
            + !\Right_QuadDec:Net_1260\ * 
              \Right_QuadDec:bQuadDec:quad_A_filt\ * 
              !\Right_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Right_QuadDec:bQuadDec:error\ * 
              \Right_QuadDec:bQuadDec:state_1\ * 
              \Right_QuadDec:bQuadDec:state_0\
            + !\Right_QuadDec:Net_1260\ * 
              \Right_QuadDec:bQuadDec:quad_A_filt\ * 
              \Right_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Right_QuadDec:bQuadDec:error\ * 
              !\Right_QuadDec:bQuadDec:state_1\ * 
              \Right_QuadDec:bQuadDec:state_0\
            + !\Right_QuadDec:Net_1260\ * 
              \Right_QuadDec:bQuadDec:quad_A_filt\ * 
              \Right_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Right_QuadDec:bQuadDec:error\ * 
              \Right_QuadDec:bQuadDec:state_1\ * 
              !\Right_QuadDec:bQuadDec:state_0\
            + \Right_QuadDec:bQuadDec:quad_A_filt\ * 
              !\Right_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Right_QuadDec:bQuadDec:error\ * 
              !\Right_QuadDec:bQuadDec:state_1\ * 
              !\Right_QuadDec:bQuadDec:state_0\
        );
        Output = \Right_QuadDec:Net_1203_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=tmpOE__bufoe_1_net_0, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1584)
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = tmpOE__bufoe_1_net_0 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => Net_8580 ,
        cs_addr_2 => \Right_QuadDec:Net_1251\ ,
        cs_addr_1 => \Right_QuadDec:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \Right_QuadDec:Cnt16:CounterUDB:reload\ ,
        z0_comb => \Right_QuadDec:Cnt16:CounterUDB:status_1\ ,
        f0_comb => \Right_QuadDec:Cnt16:CounterUDB:overflow\ ,
        ce1_comb => \Right_QuadDec:Cnt16:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \Right_QuadDec:Cnt16:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \Right_QuadDec:Cnt16:CounterUDB:status_5\ ,
        chain_in => \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\

statusicell: Name =\Left_QuadDec:bQuadDec:Stsreg\
    PORT MAP (
        clock => Net_8580 ,
        status_3 => \Left_QuadDec:bQuadDec:error\ ,
        status_2 => \Left_QuadDec:Net_1260\ ,
        status_1 => \Left_QuadDec:Net_611\ ,
        status_0 => \Left_QuadDec:Net_530\ ,
        interrupt => Net_8520 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0001111"
        cy_md_select = "0001111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=3, #inputs=8, #pterms=6
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Left_QuadDec:bQuadDec:quad_B_delayed_1\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_QuadDec:bQuadDec:quad_B_delayed_0\
        );
        Output = \Left_QuadDec:bQuadDec:quad_B_delayed_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Right_QuadDec:bQuadDec:error\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Right_QuadDec:Net_1260\ * 
              !\Right_QuadDec:bQuadDec:quad_A_filt\ * 
              !\Right_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Right_QuadDec:bQuadDec:error\ * 
              \Right_QuadDec:bQuadDec:state_1\ * 
              \Right_QuadDec:bQuadDec:state_0\
            + !\Right_QuadDec:Net_1260\ * 
              !\Right_QuadDec:bQuadDec:quad_A_filt\ * 
              \Right_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Right_QuadDec:bQuadDec:error\ * 
              \Right_QuadDec:bQuadDec:state_1\ * 
              !\Right_QuadDec:bQuadDec:state_0\
            + !\Right_QuadDec:Net_1260\ * 
              \Right_QuadDec:bQuadDec:quad_A_filt\ * 
              !\Right_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Right_QuadDec:bQuadDec:error\ * 
              !\Right_QuadDec:bQuadDec:state_1\ * 
              \Right_QuadDec:bQuadDec:state_0\
            + \Right_QuadDec:bQuadDec:quad_A_filt\ * 
              \Right_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Right_QuadDec:bQuadDec:error\ * 
              !\Right_QuadDec:bQuadDec:state_1\ * 
              !\Right_QuadDec:bQuadDec:state_0\
        );
        Output = \Right_QuadDec:bQuadDec:error\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Left_QuadDec:bQuadDec:quad_B_delayed_2\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_QuadDec:bQuadDec:quad_B_delayed_1\
        );
        Output = \Left_QuadDec:bQuadDec:quad_B_delayed_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,5)][LB=1] #macrocells=2, #inputs=10, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Left_QuadDec:bQuadDec:quad_B_filt\, Mode=(T-Register) @ [UDB=(2,5)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Left_QuadDec:bQuadDec:quad_B_delayed_0\ * 
              !\Left_QuadDec:bQuadDec:quad_B_delayed_1\ * 
              !\Left_QuadDec:bQuadDec:quad_B_delayed_2\ * 
              \Left_QuadDec:bQuadDec:quad_B_filt\
            + \Left_QuadDec:bQuadDec:quad_B_delayed_0\ * 
              \Left_QuadDec:bQuadDec:quad_B_delayed_1\ * 
              \Left_QuadDec:bQuadDec:quad_B_delayed_2\ * 
              !\Left_QuadDec:bQuadDec:quad_B_filt\
        );
        Output = \Left_QuadDec:bQuadDec:quad_B_filt\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Right_QuadDec:Net_1203\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Right_QuadDec:bQuadDec:quad_A_filt\ * 
              \Right_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Right_QuadDec:bQuadDec:error\ * 
              !\Right_QuadDec:bQuadDec:state_1\ * 
              !\Right_QuadDec:bQuadDec:state_0\
            + \Right_QuadDec:Net_1203_split\
        );
        Output = \Right_QuadDec:Net_1203\ (fanout=3)
        Properties               : 
        {
        }
}

UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=2, #inputs=5, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\Right_QuadDec:Net_611\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_QuadDec:Net_1275\ * !\Right_QuadDec:Net_1251\ * 
              !\Right_QuadDec:Cnt16:CounterUDB:prevCompare\
        );
        Output = \Right_QuadDec:Net_611\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Right_QuadDec:Net_1275\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Right_QuadDec:Cnt16:CounterUDB:status_1\ * 
              !\Right_QuadDec:Cnt16:CounterUDB:overflow\
        );
        Output = \Right_QuadDec:Net_1275\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,2)][LB=1] #macrocells=1, #inputs=3, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\Right_QuadDec:Net_530\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_QuadDec:Net_1275\ * \Right_QuadDec:Net_1251\ * 
              !\Right_QuadDec:Cnt16:CounterUDB:prevCompare\
        );
        Output = \Right_QuadDec:Net_530\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_8613 ,
        cs_addr_2 => \Left_HB25_PWM:PWMUDB:tc_i\ ,
        cs_addr_1 => \Left_HB25_PWM:PWMUDB:runmode_enable\ ,
        chain_out => \Left_HB25_PWM:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Left_HB25_PWM:PWMUDB:sP16:pwmdp:u1\

statusicell: Name =\Right_QuadDec:bQuadDec:Stsreg\
    PORT MAP (
        clock => Net_8580 ,
        status_3 => \Right_QuadDec:bQuadDec:error\ ,
        status_2 => \Right_QuadDec:Net_1260\ ,
        status_1 => \Right_QuadDec:Net_611\ ,
        status_0 => \Right_QuadDec:Net_530\ ,
        interrupt => Net_8522 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0001111"
        cy_md_select = "0001111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=3, #inputs=8, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Right_QuadDec:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_QuadDec:Cnt16:CounterUDB:control_7\ * 
              !\Right_QuadDec:Cnt16:CounterUDB:count_stored_i\ * 
              \Right_QuadDec:Net_1203\
        );
        Output = \Right_QuadDec:Cnt16:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Right_QuadDec:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_QuadDec:Cnt16:CounterUDB:status_1\ * 
              !\Right_QuadDec:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \Right_QuadDec:Cnt16:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_39, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_8613) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \Right_HB25_PWM:PWMUDB:runmode_enable\ * 
              \Right_HB25_PWM:PWMUDB:cmp1_eq\
            + \Right_HB25_PWM:PWMUDB:runmode_enable\ * 
              \Right_HB25_PWM:PWMUDB:cmp1_less\
        );
        Output = Net_39 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,3)][LB=1] #macrocells=4, #inputs=10, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\Right_QuadDec:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_QuadDec:Cnt16:CounterUDB:status_1\
        );
        Output = \Right_QuadDec:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Right_QuadDec:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_QuadDec:Net_1203\
        );
        Output = \Right_QuadDec:Cnt16:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_8131, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_7964_2 * !Net_7964_1 * Net_7964_0 * Net_7963
        );
        Output = Net_8131 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Right_QuadDec:Net_1260\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\Right_QuadDec:Net_1260\ * !\Right_QuadDec:bQuadDec:error\
            + !\Right_QuadDec:Net_1260\ * !\Right_QuadDec:bQuadDec:state_1\ * 
              !\Right_QuadDec:bQuadDec:state_0\
            + !\Right_QuadDec:bQuadDec:error\ * 
              !\Right_QuadDec:bQuadDec:state_1\ * 
              !\Right_QuadDec:bQuadDec:state_0\
        );
        Output = \Right_QuadDec:Net_1260\ (fanout=10)
        Properties               : 
        {
        }
}

datapathcell: Name =\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_8613 ,
        cs_addr_2 => \Right_HB25_PWM:PWMUDB:tc_i\ ,
        cs_addr_1 => \Right_HB25_PWM:PWMUDB:runmode_enable\ ,
        ce0_comb => \Right_HB25_PWM:PWMUDB:cmp1_eq\ ,
        cl0_comb => \Right_HB25_PWM:PWMUDB:cmp1_less\ ,
        z0_comb => \Right_HB25_PWM:PWMUDB:tc_i\ ,
        chain_in => \Right_HB25_PWM:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0\

controlcell: Name =\Right_QuadDec:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_8580 ,
        control_7 => \Right_QuadDec:Cnt16:CounterUDB:control_7\ ,
        control_6 => \Right_QuadDec:Cnt16:CounterUDB:control_6\ ,
        control_5 => \Right_QuadDec:Cnt16:CounterUDB:control_5\ ,
        control_4 => \Right_QuadDec:Cnt16:CounterUDB:control_4\ ,
        control_3 => \Right_QuadDec:Cnt16:CounterUDB:control_3\ ,
        control_2 => \Right_QuadDec:Cnt16:CounterUDB:control_2\ ,
        control_1 => \Right_QuadDec:Cnt16:CounterUDB:control_1\ ,
        control_0 => \Right_QuadDec:Cnt16:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Right_QuadDec:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_QuadDec:Cnt16:CounterUDB:cmp_out_i\ * 
              !\Right_QuadDec:Cnt16:CounterUDB:prevCompare\
        );
        Output = \Right_QuadDec:Cnt16:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,4)][LB=1] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Right_QuadDec:Net_1251\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \Right_QuadDec:Net_1251\ * !\Right_QuadDec:Net_1260\ * 
              !\Right_QuadDec:bQuadDec:quad_A_filt\ * 
              !\Right_QuadDec:bQuadDec:error\ * 
              !\Right_QuadDec:bQuadDec:state_0\
            + \Right_QuadDec:Net_1251\ * !\Right_QuadDec:Net_1260\ * 
              \Right_QuadDec:bQuadDec:quad_A_filt\ * 
              !\Right_QuadDec:bQuadDec:error\ * 
              \Right_QuadDec:bQuadDec:state_0\
            + \Right_QuadDec:Net_1251\ * !\Right_QuadDec:Net_1260\ * 
              !\Right_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Right_QuadDec:bQuadDec:error\ * 
              \Right_QuadDec:bQuadDec:state_1\
            + \Right_QuadDec:Net_1251_split\
        );
        Output = \Right_QuadDec:Net_1251\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Right_QuadDec:bQuadDec:state_1\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Right_QuadDec:Net_1260\ * 
              \Right_QuadDec:bQuadDec:quad_A_filt\ * 
              \Right_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Right_QuadDec:bQuadDec:error\ * 
              \Right_QuadDec:bQuadDec:state_0\
            + !\Right_QuadDec:Net_1260\ * 
              \Right_QuadDec:bQuadDec:quad_A_filt\ * 
              !\Right_QuadDec:bQuadDec:error\ * 
              \Right_QuadDec:bQuadDec:state_1\
            + !\Right_QuadDec:Net_1260\ * 
              \Right_QuadDec:bQuadDec:quad_A_filt\ * 
              \Right_QuadDec:bQuadDec:error\ * 
              !\Right_QuadDec:bQuadDec:state_1\ * 
              !\Right_QuadDec:bQuadDec:state_0\
            + \Right_QuadDec:bQuadDec:quad_A_filt\ * 
              !\Right_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Right_QuadDec:bQuadDec:error\ * 
              !\Right_QuadDec:bQuadDec:state_1\ * 
              !\Right_QuadDec:bQuadDec:state_0\
        );
        Output = \Right_QuadDec:bQuadDec:state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => Net_8580 ,
        cs_addr_2 => \Right_QuadDec:Net_1251\ ,
        cs_addr_1 => \Right_QuadDec:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \Right_QuadDec:Cnt16:CounterUDB:reload\ ,
        chain_out => \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=2, #inputs=8, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\Right_QuadDec:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_QuadDec:Cnt16:CounterUDB:overflow\ * 
              !\Right_QuadDec:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \Right_QuadDec:Cnt16:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Right_QuadDec:bQuadDec:state_0\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Right_QuadDec:Net_1260\ * 
              \Right_QuadDec:bQuadDec:quad_A_filt\ * 
              \Right_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Right_QuadDec:bQuadDec:error\ * 
              \Right_QuadDec:bQuadDec:state_1\
            + !\Right_QuadDec:Net_1260\ * 
              \Right_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Right_QuadDec:bQuadDec:error\ * 
              \Right_QuadDec:bQuadDec:state_0\
            + !\Right_QuadDec:Net_1260\ * 
              \Right_QuadDec:bQuadDec:quad_B_filt\ * 
              \Right_QuadDec:bQuadDec:error\ * 
              !\Right_QuadDec:bQuadDec:state_1\ * 
              !\Right_QuadDec:bQuadDec:state_0\
            + !\Right_QuadDec:bQuadDec:quad_A_filt\ * 
              \Right_QuadDec:bQuadDec:quad_B_filt\ * 
              !\Right_QuadDec:bQuadDec:error\ * 
              !\Right_QuadDec:bQuadDec:state_1\ * 
              !\Right_QuadDec:bQuadDec:state_0\
        );
        Output = \Right_QuadDec:bQuadDec:state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,5)][LB=1] #macrocells=3, #inputs=6, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\Right_QuadDec:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_QuadDec:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \Right_QuadDec:Cnt16:CounterUDB:prevCompare\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_8129, Mode=(Combinatorial) @ [UDB=(3,5)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_7964_2 * Net_7964_1 * Net_7964_0 * Net_7963
        );
        Output = Net_8129 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Right_QuadDec:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8580) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_QuadDec:Cnt16:CounterUDB:overflow\
        );
        Output = \Right_QuadDec:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statusicell: Name =\Right_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => \Right_QuadDec:Net_1260\ ,
        clock => Net_8580 ,
        status_6 => \Right_QuadDec:Cnt16:CounterUDB:status_6\ ,
        status_5 => \Right_QuadDec:Cnt16:CounterUDB:status_5\ ,
        status_3 => \Right_QuadDec:Cnt16:CounterUDB:status_3\ ,
        status_2 => \Right_QuadDec:Cnt16:CounterUDB:status_2\ ,
        status_1 => \Right_QuadDec:Cnt16:CounterUDB:status_1\ ,
        status_0 => \Right_QuadDec:Cnt16:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =Front_EOS_Intr
        PORT MAP (
            interrupt => Net_7792 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =Front_Echo_Intr
        PORT MAP (
            interrupt => Net_7954 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =Rear_EOS_Intr
        PORT MAP (
            interrupt => Net_7860 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =Rear_Echo_Intr
        PORT MAP (
            interrupt => Net_8008 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =\Front_ADC_SAR:IRQ\
        PORT MAP (
            interrupt => Net_8525 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(5)] 
    interrupt: Name =\Left_QuadDec:isr\
        PORT MAP (
            interrupt => Net_8520 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(6)] 
    interrupt: Name =\Rear_ADC_SAR:IRQ\
        PORT MAP (
            interrupt => Net_8538 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(7)] 
    interrupt: Name =\Right_QuadDec:isr\
        PORT MAP (
            interrupt => Net_8522 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(8)] 
    interrupt: Name =\USBUART:ep_1\
        PORT MAP (
            interrupt => \USBUART:ep_int_1\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(9)] 
    interrupt: Name =\USBUART:ep_2\
        PORT MAP (
            interrupt => \USBUART:ep_int_2\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(10)] 
    interrupt: Name =\USBUART:ep_3\
        PORT MAP (
            interrupt => \USBUART:ep_int_3\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(12)] 
    interrupt: Name =\USBUART:dp_int\
        PORT MAP (
            interrupt => \USBUART:Net_1010\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(15)] 
    interrupt: Name =\EZI2C_Slave:isr\
        PORT MAP (
            interrupt => \EZI2C_Slave:Net_172\ );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrContainer=(0)][IntrId=(21)] 
    interrupt: Name =\USBUART:sof_int\
        PORT MAP (
            interrupt => Net_8551 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(22)] 
    interrupt: Name =\USBUART:arb_int\
        PORT MAP (
            interrupt => \USBUART:Net_1889\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(23)] 
    interrupt: Name =\USBUART:bus_reset\
        PORT MAP (
            interrupt => \USBUART:Net_1876\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(24)] 
    interrupt: Name =\USBUART:ep_0\
        PORT MAP (
            interrupt => \USBUART:ep_int_0\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(25)] 
    interrupt: Name =\USBUART:ord_int\
        PORT MAP (
            interrupt => \USBUART:Net_95\ );
        Properties:
        {
            int_type = "10"
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = Infrared_Pin_8(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Infrared_Pin_8(0)__PA ,
        analog_term => Net_8541 ,
        pad => Infrared_Pin_8(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Infrared_Pin_9(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Infrared_Pin_9(0)__PA ,
        analog_term => Net_8542 ,
        pad => Infrared_Pin_9(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Infrared_Pin_10(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Infrared_Pin_10(0)__PA ,
        analog_term => Net_8543 ,
        pad => Infrared_Pin_10(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Infrared_Pin_11(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Infrared_Pin_11(0)__PA ,
        analog_term => Net_8544 ,
        pad => Infrared_Pin_11(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Infrared_Pin_12(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Infrared_Pin_12(0)__PA ,
        analog_term => Net_8545 ,
        pad => Infrared_Pin_12(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Infrared_Pin_13(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Infrared_Pin_13(0)__PA ,
        analog_term => Net_8546 ,
        pad => Infrared_Pin_13(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Infrared_Pin_14(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Infrared_Pin_14(0)__PA ,
        analog_term => Net_8547 ,
        pad => Infrared_Pin_14(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Infrared_Pin_15(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Infrared_Pin_15(0)__PA ,
        analog_term => Net_8548 ,
        pad => Infrared_Pin_15(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=6]: 
Pin : Name = Front_Trigger_6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Front_Trigger_6(0)__PA ,
        input => Net_8126 ,
        pad => Front_Trigger_6(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Front_Trigger_7(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Front_Trigger_7(0)__PA ,
        input => Net_8125 ,
        pad => Front_Trigger_7(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = Left_HB25_Enable_Pin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Left_HB25_Enable_Pin(0)__PA ,
        annotation => Net_139 ,
        pad => Left_HB25_Enable_Pin(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Left_HB25_PWM_Pin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Left_HB25_PWM_Pin(0)__PA ,
        oe => tmpOE__bufoe_1_net_0 ,
        fb => Net_1584 ,
        input => Net_1537 ,
        pad => Left_HB25_PWM_Pin(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Left_Encoder_A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Left_Encoder_A(0)__PA ,
        fb => Net_3173 ,
        pad => Left_Encoder_A(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Left_Encoder_B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Left_Encoder_B(0)__PA ,
        fb => Net_3174 ,
        pad => Left_Encoder_B(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Right_HB25_Enable_Pin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Right_HB25_Enable_Pin(0)__PA ,
        annotation => Net_42 ,
        pad => Right_HB25_Enable_Pin(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Right_HB25_PWM_Pin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Right_HB25_PWM_Pin(0)__PA ,
        oe => tmpOE__bufoe_2_net_0 ,
        fb => Net_51 ,
        input => Net_39 ,
        pad => Right_HB25_PWM_Pin(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Right_Encoder_A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Right_Encoder_A(0)__PA ,
        fb => Net_95 ,
        pad => Right_Encoder_A(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Right_Encoder_B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Right_Encoder_B(0)__PA ,
        fb => Net_96 ,
        pad => Right_Encoder_B(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = Infrared_Pin_0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Infrared_Pin_0(0)__PA ,
        analog_term => Net_8528 ,
        pad => Infrared_Pin_0(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Infrared_Pin_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Infrared_Pin_1(0)__PA ,
        analog_term => Net_8529 ,
        pad => Infrared_Pin_1(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Infrared_Pin_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Infrared_Pin_2(0)__PA ,
        analog_term => Net_8530 ,
        pad => Infrared_Pin_2(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Infrared_Pin_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Infrared_Pin_3(0)__PA ,
        analog_term => Net_8531 ,
        pad => Infrared_Pin_3(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Infrared_Pin_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Infrared_Pin_4(0)__PA ,
        analog_term => Net_8532 ,
        pad => Infrared_Pin_4(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Infrared_Pin_5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Infrared_Pin_5(0)__PA ,
        analog_term => Net_8533 ,
        pad => Infrared_Pin_5(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Infrared_Pin_6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Infrared_Pin_6(0)__PA ,
        analog_term => Net_8534 ,
        pad => Infrared_Pin_6(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Infrared_Pin_7(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Infrared_Pin_7(0)__PA ,
        analog_term => Net_8535 ,
        pad => Infrared_Pin_7(0)_PAD );
    Properties:
    {
    }

Port 4 contains the following IO cells:
[IoId=0]: 
Pin : Name = Rear_Trigger_0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rear_Trigger_0(0)__PA ,
        input => Net_7981 ,
        pad => Rear_Trigger_0(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Rear_Trigger_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rear_Trigger_1(0)__PA ,
        input => Net_7982 ,
        pad => Rear_Trigger_1(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Rear_Trigger_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rear_Trigger_2(0)__PA ,
        input => Net_7983 ,
        pad => Rear_Trigger_2(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Rear_Trigger_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rear_Trigger_3(0)__PA ,
        input => Net_7984 ,
        pad => Rear_Trigger_3(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Rear_Trigger_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rear_Trigger_4(0)__PA ,
        input => Net_7985 ,
        pad => Rear_Trigger_4(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Rear_Trigger_5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rear_Trigger_5(0)__PA ,
        input => Net_7986 ,
        pad => Rear_Trigger_5(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Rear_Trigger_6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rear_Trigger_6(0)__PA ,
        input => Net_7987 ,
        pad => Rear_Trigger_6(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Rear_Trigger_7(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rear_Trigger_7(0)__PA ,
        input => Net_7988 ,
        pad => Rear_Trigger_7(0)_PAD );
    Properties:
    {
    }

Port 5 contains the following IO cells:
[IoId=0]: 
Pin : Name = Rear_Echo_Pin_0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rear_Echo_Pin_0(0)__PA ,
        fb => Net_8029 ,
        pad => Rear_Echo_Pin_0(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Rear_Echo_Pin_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rear_Echo_Pin_1(0)__PA ,
        fb => Net_8028 ,
        pad => Rear_Echo_Pin_1(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Rear_Echo_Pin_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rear_Echo_Pin_2(0)__PA ,
        fb => Net_8027 ,
        pad => Rear_Echo_Pin_2(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Rear_Echo_Pin_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rear_Echo_Pin_3(0)__PA ,
        fb => Net_8026 ,
        pad => Rear_Echo_Pin_3(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Rear_Echo_Pin_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rear_Echo_Pin_4(0)__PA ,
        fb => Net_8025 ,
        pad => Rear_Echo_Pin_4(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Rear_Echo_Pin_5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rear_Echo_Pin_5(0)__PA ,
        fb => Net_8024 ,
        pad => Rear_Echo_Pin_5(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Rear_Echo_Pin_6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rear_Echo_Pin_6(0)__PA ,
        fb => Net_8023 ,
        pad => Rear_Echo_Pin_6(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Rear_Echo_Pin_7(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rear_Echo_Pin_7(0)__PA ,
        fb => Net_8022 ,
        pad => Rear_Echo_Pin_7(0)_PAD );
    Properties:
    {
    }

Port 6 contains the following IO cells:
[IoId=2]: 
Pin : Name = Front_Echo_Pin_0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Front_Echo_Pin_0(0)__PA ,
        fb => Net_8115 ,
        pad => Front_Echo_Pin_0(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Front_Echo_Pin_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Front_Echo_Pin_1(0)__PA ,
        fb => Net_8116 ,
        pad => Front_Echo_Pin_1(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Front_Echo_Pin_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Front_Echo_Pin_2(0)__PA ,
        fb => Net_8117 ,
        pad => Front_Echo_Pin_2(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Front_Echo_Pin_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Front_Echo_Pin_3(0)__PA ,
        fb => Net_8118 ,
        pad => Front_Echo_Pin_3(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Front_Echo_Pin_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Front_Echo_Pin_4(0)__PA ,
        fb => Net_8119 ,
        pad => Front_Echo_Pin_4(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Front_Echo_Pin_5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Front_Echo_Pin_5(0)__PA ,
        fb => Net_8120 ,
        pad => Front_Echo_Pin_5(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = I2C_SCL(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => I2C_SCL(0)__PA ,
        fb => \EZI2C_Slave:Net_175\ ,
        input => \EZI2C_Slave:Net_174\ ,
        pad => I2C_SCL(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = I2C_SDA(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => I2C_SDA(0)__PA ,
        fb => \EZI2C_Slave:Net_181\ ,
        input => \EZI2C_Slave:Net_173\ ,
        pad => I2C_SDA(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Mainloop_Pin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Mainloop_Pin(0)__PA ,
        pad => Mainloop_Pin(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Front_Trigger_5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Front_Trigger_5(0)__PA ,
        input => Net_8127 ,
        pad => Front_Trigger_5(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Front_Trigger_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Front_Trigger_4(0)__PA ,
        input => Net_8128 ,
        pad => Front_Trigger_4(0)_PAD );
    Properties:
    {
    }

Port 15 generates interrupt for logical port:
    logicalport: Name =\USBUART:Dp\
        PORT MAP (
            in_clock_en => tmpOE__Left_HB25_PWM_Pin_net_0 ,
            in_reset => zero ,
            out_clock_en => tmpOE__Left_HB25_PWM_Pin_net_0 ,
            out_reset => zero ,
            interrupt => \USBUART:Net_1010\ ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "000"
            ibuf_enabled = "0"
            id = "c39ef993-d787-4c0c-8ad6-c0c81f866442/618a72fc-5ddd-4df5-958f-a3d55102db42"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=0]: 
Pin : Name = Front_Trigger_0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Front_Trigger_0(0)__PA ,
        input => Net_8147 ,
        pad => Front_Trigger_0(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Front_Trigger_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Front_Trigger_1(0)__PA ,
        input => Net_8131 ,
        pad => Front_Trigger_1(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Front_Trigger_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Front_Trigger_2(0)__PA ,
        input => Net_8130 ,
        pad => Front_Trigger_2(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Front_Trigger_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Front_Trigger_3(0)__PA ,
        input => Net_8129 ,
        pad => Front_Trigger_3(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Front_Echo_Pin_6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Front_Echo_Pin_6(0)__PA ,
        fb => Net_8121 ,
        pad => Front_Echo_Pin_6(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Front_Echo_Pin_7(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Front_Echo_Pin_7(0)__PA ,
        fb => Net_8122 ,
        pad => Front_Echo_Pin_7(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \USBUART:Dp(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: USB_D_PLUS
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART:Dp(0)\__PA ,
        analog_term => \USBUART:Net_1000\ ,
        pad => \USBUART:Dp(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \USBUART:Dm(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: USB_D_MINUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART:Dm(0)\__PA ,
        analog_term => \USBUART:Net_597\ ,
        pad => \USBUART:Dm(0)_PAD\ );
    Properties:
    {
    }

CAN 2.0b group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => \Front_ADC_SAR:Net_376\ ,
            dclk_0 => \Front_ADC_SAR:Net_376_local\ ,
            dclk_glb_1 => \Rear_ADC_SAR:Net_376\ ,
            dclk_1 => \Rear_ADC_SAR:Net_376_local\ ,
            dclk_glb_2 => Net_8613 ,
            dclk_2 => Net_8613_local ,
            dclk_glb_3 => Net_7952 ,
            dclk_3 => Net_7952_local ,
            dclk_glb_4 => Net_8580 ,
            dclk_4 => Net_8580_local );
        Properties:
        {
        }
Comparator group 0: empty
Digital Filter Block group 0: empty
Delta-Sigma ADC group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: 
    I2C Block @ F(I2C,0): 
    i2ccell: Name =\EZI2C_Slave:I2C_Prim\
        PORT MAP (
            scl_in => \EZI2C_Slave:Net_175\ ,
            sda_in => \EZI2C_Slave:Net_181\ ,
            scl_out => \EZI2C_Slave:Net_174\ ,
            sda_out => \EZI2C_Slave:Net_173\ ,
            interrupt => \EZI2C_Slave:Net_172\ );
        Properties:
        {
            cy_registers = ""
            use_wakeup = 0
        }
Segment LCD group 0: empty
LVD group 0: empty
PM group 0: empty
Analog (SC/CT) Blocks group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: 
    USB Block @ F(USB,0): 
    usbcell: Name =\USBUART:USB\
        PORT MAP (
            dp => \USBUART:Net_1000\ ,
            dm => \USBUART:Net_597\ ,
            sof_int => Net_8551 ,
            arb_int => \USBUART:Net_1889\ ,
            usb_int => \USBUART:Net_1876\ ,
            ept_int_8 => \USBUART:ep_int_8\ ,
            ept_int_7 => \USBUART:ep_int_7\ ,
            ept_int_6 => \USBUART:ep_int_6\ ,
            ept_int_5 => \USBUART:ep_int_5\ ,
            ept_int_4 => \USBUART:ep_int_4\ ,
            ept_int_3 => \USBUART:ep_int_3\ ,
            ept_int_2 => \USBUART:ep_int_2\ ,
            ept_int_1 => \USBUART:ep_int_1\ ,
            ept_int_0 => \USBUART:ep_int_0\ ,
            ord_int => \USBUART:Net_95\ ,
            dma_req_7 => \USBUART:dma_request_7\ ,
            dma_req_6 => \USBUART:dma_request_6\ ,
            dma_req_5 => \USBUART:dma_request_5\ ,
            dma_req_4 => \USBUART:dma_request_4\ ,
            dma_req_3 => \USBUART:dma_request_3\ ,
            dma_req_2 => \USBUART:dma_request_2\ ,
            dma_req_1 => \USBUART:dma_request_1\ ,
            dma_req_0 => \USBUART:dma_request_0\ ,
            dma_termin => \USBUART:dma_terminate\ );
        Properties:
        {
            cy_registers = ""
        }
VIDAC group 0: empty
Opamp group 0: empty
CapSense Buffers group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,3): 
    vrefcell: Name =\Front_ADC_SAR:vRef_1024\
        PORT MAP (
            vout => \Front_ADC_SAR:Net_233\ );
        Properties:
        {
            autoenable = 1
            guid = "89B398AD-36A8-4627-9212-707F2986319E"
            ignoresleep = 0
            name = "1.024V"
        }
LPF group 0: empty
SAR ADC group 0: 
    SAR Block @ F(SAR,0): 
    sarcell: Name =\Rear_ADC_SAR:ADC_SAR\
        PORT MAP (
            vplus => Net_5169 ,
            vminus => \Rear_ADC_SAR:Net_126\ ,
            ext_pin => \Rear_ADC_SAR:Net_209\ ,
            vrefhi_out => \Rear_ADC_SAR:Net_126\ ,
            vref => \Front_ADC_SAR:Net_233\ ,
            clk_udb => \Rear_ADC_SAR:Net_376_local\ ,
            irq => \Rear_ADC_SAR:Net_252\ ,
            next => Net_7860 ,
            data_out_udb_11 => \Rear_ADC_SAR:Net_207_11\ ,
            data_out_udb_10 => \Rear_ADC_SAR:Net_207_10\ ,
            data_out_udb_9 => \Rear_ADC_SAR:Net_207_9\ ,
            data_out_udb_8 => \Rear_ADC_SAR:Net_207_8\ ,
            data_out_udb_7 => \Rear_ADC_SAR:Net_207_7\ ,
            data_out_udb_6 => \Rear_ADC_SAR:Net_207_6\ ,
            data_out_udb_5 => \Rear_ADC_SAR:Net_207_5\ ,
            data_out_udb_4 => \Rear_ADC_SAR:Net_207_4\ ,
            data_out_udb_3 => \Rear_ADC_SAR:Net_207_3\ ,
            data_out_udb_2 => \Rear_ADC_SAR:Net_207_2\ ,
            data_out_udb_1 => \Rear_ADC_SAR:Net_207_1\ ,
            data_out_udb_0 => \Rear_ADC_SAR:Net_207_0\ ,
            eof_udb => Net_8538 );
        Properties:
        {
            cy_registers = ""
        }
    SAR Block @ F(SAR,1): 
    sarcell: Name =\Front_ADC_SAR:ADC_SAR\
        PORT MAP (
            vplus => Net_4398 ,
            vminus => \Front_ADC_SAR:Net_126\ ,
            ext_pin => \Front_ADC_SAR:Net_209\ ,
            vrefhi_out => \Front_ADC_SAR:Net_126\ ,
            vref => \Front_ADC_SAR:Net_233\ ,
            clk_udb => \Front_ADC_SAR:Net_376_local\ ,
            irq => \Front_ADC_SAR:Net_252\ ,
            next => Net_7792 ,
            data_out_udb_11 => \Front_ADC_SAR:Net_207_11\ ,
            data_out_udb_10 => \Front_ADC_SAR:Net_207_10\ ,
            data_out_udb_9 => \Front_ADC_SAR:Net_207_9\ ,
            data_out_udb_8 => \Front_ADC_SAR:Net_207_8\ ,
            data_out_udb_7 => \Front_ADC_SAR:Net_207_7\ ,
            data_out_udb_6 => \Front_ADC_SAR:Net_207_6\ ,
            data_out_udb_5 => \Front_ADC_SAR:Net_207_5\ ,
            data_out_udb_4 => \Front_ADC_SAR:Net_207_4\ ,
            data_out_udb_3 => \Front_ADC_SAR:Net_207_3\ ,
            data_out_udb_2 => \Front_ADC_SAR:Net_207_2\ ,
            data_out_udb_1 => \Front_ADC_SAR:Net_207_1\ ,
            data_out_udb_0 => \Front_ADC_SAR:Net_207_0\ ,
            eof_udb => Net_8525 );
        Properties:
        {
            cy_registers = ""
        }

Blocks not positioned by the digital component placer:
    Amux Block @ <No Location>: 
    amuxcell: Name =Front_AMuxSeq
        PORT MAP (
            muxin_7 => Net_8535 ,
            muxin_6 => Net_8534 ,
            muxin_5 => Net_8533 ,
            muxin_4 => Net_8532 ,
            muxin_3 => Net_8531 ,
            muxin_2 => Net_8530 ,
            muxin_1 => Net_8529 ,
            muxin_0 => Net_8528 ,
            vout => Net_4398 );
        Properties:
        {
            api_type = 1
            connect_mode = 1
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "00000000"
            muxin_width = 8
            one_active = 1
        }
    Amux Block @ <No Location>: 
    amuxcell: Name =Rear_AMuxSeq
        PORT MAP (
            muxin_7 => Net_8548 ,
            muxin_6 => Net_8547 ,
            muxin_5 => Net_8546 ,
            muxin_4 => Net_8545 ,
            muxin_3 => Net_8544 ,
            muxin_2 => Net_8543 ,
            muxin_1 => Net_8542 ,
            muxin_0 => Net_8541 ,
            vout => Net_5169 );
        Properties:
        {
            api_type = 1
            connect_mode = 1
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "00000000"
            muxin_width = 8
            one_active = 1
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                          | 
Port | Pin | Fixed |      Type |       Drive Mode |                     Name | Connections
-----+-----+-------+-----------+------------------+--------------------------+-----------------------------------------------------
   0 |   0 |     * |      NONE |      HI_Z_ANALOG |        Infrared_Pin_8(0) | Analog(Net_8541)
     |   1 |     * |      NONE |      HI_Z_ANALOG |        Infrared_Pin_9(0) | Analog(Net_8542)
     |   2 |     * |      NONE |      HI_Z_ANALOG |       Infrared_Pin_10(0) | Analog(Net_8543)
     |   3 |     * |      NONE |      HI_Z_ANALOG |       Infrared_Pin_11(0) | Analog(Net_8544)
     |   4 |     * |      NONE |      HI_Z_ANALOG |       Infrared_Pin_12(0) | Analog(Net_8545)
     |   5 |     * |      NONE |      HI_Z_ANALOG |       Infrared_Pin_13(0) | Analog(Net_8546)
     |   6 |     * |      NONE |      HI_Z_ANALOG |       Infrared_Pin_14(0) | Analog(Net_8547)
     |   7 |     * |      NONE |      HI_Z_ANALOG |       Infrared_Pin_15(0) | Analog(Net_8548)
-----+-----+-------+-----------+------------------+--------------------------+-----------------------------------------------------
   1 |   6 |     * |      NONE |         CMOS_OUT |       Front_Trigger_6(0) | In(Net_8126)
     |   7 |     * |      NONE |         CMOS_OUT |       Front_Trigger_7(0) | In(Net_8125)
-----+-----+-------+-----------+------------------+--------------------------+-----------------------------------------------------
   2 |   0 |     * |      NONE |         CMOS_OUT |  Left_HB25_Enable_Pin(0) | 
     |   1 |     * |      NONE |      RES_PULL_UP |     Left_HB25_PWM_Pin(0) | FB(Net_1584), In(Net_1537), OE(tmpOE__bufoe_1_net_0)
     |   2 |     * |      NONE |     HI_Z_DIGITAL |        Left_Encoder_A(0) | FB(Net_3173)
     |   3 |     * |      NONE |     HI_Z_DIGITAL |        Left_Encoder_B(0) | FB(Net_3174)
     |   4 |     * |      NONE |         CMOS_OUT | Right_HB25_Enable_Pin(0) | 
     |   5 |     * |      NONE |      RES_PULL_UP |    Right_HB25_PWM_Pin(0) | FB(Net_51), In(Net_39), OE(tmpOE__bufoe_2_net_0)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |       Right_Encoder_A(0) | FB(Net_95)
     |   7 |     * |      NONE |     HI_Z_DIGITAL |       Right_Encoder_B(0) | FB(Net_96)
-----+-----+-------+-----------+------------------+--------------------------+-----------------------------------------------------
   3 |   0 |     * |      NONE |      HI_Z_ANALOG |        Infrared_Pin_0(0) | Analog(Net_8528)
     |   1 |     * |      NONE |      HI_Z_ANALOG |        Infrared_Pin_1(0) | Analog(Net_8529)
     |   2 |     * |      NONE |      HI_Z_ANALOG |        Infrared_Pin_2(0) | Analog(Net_8530)
     |   3 |     * |      NONE |      HI_Z_ANALOG |        Infrared_Pin_3(0) | Analog(Net_8531)
     |   4 |     * |      NONE |      HI_Z_ANALOG |        Infrared_Pin_4(0) | Analog(Net_8532)
     |   5 |     * |      NONE |      HI_Z_ANALOG |        Infrared_Pin_5(0) | Analog(Net_8533)
     |   6 |     * |      NONE |      HI_Z_ANALOG |        Infrared_Pin_6(0) | Analog(Net_8534)
     |   7 |     * |      NONE |      HI_Z_ANALOG |        Infrared_Pin_7(0) | Analog(Net_8535)
-----+-----+-------+-----------+------------------+--------------------------+-----------------------------------------------------
   4 |   0 |     * |      NONE |         CMOS_OUT |        Rear_Trigger_0(0) | In(Net_7981)
     |   1 |     * |      NONE |         CMOS_OUT |        Rear_Trigger_1(0) | In(Net_7982)
     |   2 |     * |      NONE |         CMOS_OUT |        Rear_Trigger_2(0) | In(Net_7983)
     |   3 |     * |      NONE |         CMOS_OUT |        Rear_Trigger_3(0) | In(Net_7984)
     |   4 |     * |      NONE |         CMOS_OUT |        Rear_Trigger_4(0) | In(Net_7985)
     |   5 |     * |      NONE |         CMOS_OUT |        Rear_Trigger_5(0) | In(Net_7986)
     |   6 |     * |      NONE |         CMOS_OUT |        Rear_Trigger_6(0) | In(Net_7987)
     |   7 |     * |      NONE |         CMOS_OUT |        Rear_Trigger_7(0) | In(Net_7988)
-----+-----+-------+-----------+------------------+--------------------------+-----------------------------------------------------
   5 |   0 |     * |      NONE |         CMOS_OUT |       Rear_Echo_Pin_0(0) | FB(Net_8029)
     |   1 |     * |      NONE |         CMOS_OUT |       Rear_Echo_Pin_1(0) | FB(Net_8028)
     |   2 |     * |      NONE |         CMOS_OUT |       Rear_Echo_Pin_2(0) | FB(Net_8027)
     |   3 |     * |      NONE |         CMOS_OUT |       Rear_Echo_Pin_3(0) | FB(Net_8026)
     |   4 |     * |      NONE |         CMOS_OUT |       Rear_Echo_Pin_4(0) | FB(Net_8025)
     |   5 |     * |      NONE |         CMOS_OUT |       Rear_Echo_Pin_5(0) | FB(Net_8024)
     |   6 |     * |      NONE |         CMOS_OUT |       Rear_Echo_Pin_6(0) | FB(Net_8023)
     |   7 |     * |      NONE |         CMOS_OUT |       Rear_Echo_Pin_7(0) | FB(Net_8022)
-----+-----+-------+-----------+------------------+--------------------------+-----------------------------------------------------
   6 |   2 |     * |      NONE |         CMOS_OUT |      Front_Echo_Pin_0(0) | FB(Net_8115)
     |   3 |     * |      NONE |         CMOS_OUT |      Front_Echo_Pin_1(0) | FB(Net_8116)
     |   4 |     * |      NONE |         CMOS_OUT |      Front_Echo_Pin_2(0) | FB(Net_8117)
     |   5 |     * |      NONE |         CMOS_OUT |      Front_Echo_Pin_3(0) | FB(Net_8118)
     |   6 |     * |      NONE |         CMOS_OUT |      Front_Echo_Pin_4(0) | FB(Net_8119)
     |   7 |     * |      NONE |         CMOS_OUT |      Front_Echo_Pin_5(0) | FB(Net_8120)
-----+-----+-------+-----------+------------------+--------------------------+-----------------------------------------------------
  12 |   0 |     * |      NONE |    OPEN_DRAIN_LO |               I2C_SCL(0) | FB(\EZI2C_Slave:Net_175\), In(\EZI2C_Slave:Net_174\)
     |   1 |     * |      NONE |    OPEN_DRAIN_LO |               I2C_SDA(0) | FB(\EZI2C_Slave:Net_181\), In(\EZI2C_Slave:Net_173\)
     |   2 |     * |      NONE |         CMOS_OUT |          Mainloop_Pin(0) | 
     |   6 |       |      NONE |         CMOS_OUT |       Front_Trigger_5(0) | In(Net_8127)
     |   7 |       |      NONE |         CMOS_OUT |       Front_Trigger_4(0) | In(Net_8128)
-----+-----+-------+-----------+------------------+--------------------------+-----------------------------------------------------
  15 |   0 |     * |      NONE |         CMOS_OUT |       Front_Trigger_0(0) | In(Net_8147)
     |   1 |     * |      NONE |         CMOS_OUT |       Front_Trigger_1(0) | In(Net_8131)
     |   2 |     * |      NONE |         CMOS_OUT |       Front_Trigger_2(0) | In(Net_8130)
     |   3 |     * |      NONE |         CMOS_OUT |       Front_Trigger_3(0) | In(Net_8129)
     |   4 |     * |      NONE |         CMOS_OUT |      Front_Echo_Pin_6(0) | FB(Net_8121)
     |   5 |     * |      NONE |         CMOS_OUT |      Front_Echo_Pin_7(0) | FB(Net_8122)
     |   6 |       |   FALLING |      HI_Z_ANALOG |          \USBUART:Dp(0)\ | Analog(\USBUART:Net_1000\)
     |   7 |       |      NONE |      HI_Z_ANALOG |          \USBUART:Dm(0)\ | Analog(\USBUART:Net_597\)
-----------------------------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.019ms
Digital Placement phase: Elapsed time ==> 3s.890ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 3s.571ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.619ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.082ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in freesoc_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.784ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.006ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.258ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 19s.255ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 19s.308ms
API generation phase: Elapsed time ==> 4s.255ms
Dependency generation phase: Elapsed time ==> 0s.031ms
Cleanup phase: Elapsed time ==> 0s.002ms
