;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-123
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @0
	ADD 271, 60
	ADD 271, 60
	DJN 12, <10
	SLT 721, 30
	SLT 721, 30
	DJN -1, @-20
	DJN -1, @-20
	SUB -17, <-130
	DAT #92, <22
	JMZ <-121, -100
	JMZ <-121, -100
	SUB <-127, @100
	SUB 210, 30
	DAT <-127, <100
	ADD 271, 60
	SUB @1, @2
	DAT #72, <247
	JMN 0, #0
	DAT #72, <247
	DJN @271, 0
	JMZ -1, @-20
	SUB -7, <-20
	DAT #-11, #-135
	SUB -17, <-130
	SUB -17, <-130
	SUB -203, <-160
	SUB <-127, @100
	SUB <0, @0
	SUB <0, @0
	JMZ <72, #247
	ADD 7, <-20
	ADD 7, <-20
	SUB @127, 100
	DJN -7, @-20
	ADD -1, <-20
	MOV -7, <-20
	MOV -1, <-20
	SUB -17, <-130
	DAT #-11, #-135
	MOV -1, <-20
	MOV -7, <-20
	SUB -17, <-130
	SUB <-127, @100
	MOV -1, <-20
	SPL 0, <402
	CMP -207, <-123
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @0
	ADD 271, 60
	ADD 271, 60
