/* SPDX-License-Identifier: MIT
 *
 * Copyright 2016-2021 HabanaLabs, Ltd.
 * All Rights Reserved.
 *
 */

/************************************
 ** This is an auto-generated file **
 **       DO NOT EDIT BELOW        **
 ************************************/

#ifndef ASIC_REG_ARC_ACP_ENG_REGS_H_
#define ASIC_REG_ARC_ACP_ENG_REGS_H_

/*
 *****************************************
 *   ARC_ACP_ENG
 *   (Prototype: ARC_ACP_ENG)
 *****************************************
 */

#define mmARC_ACP_ENG_QSEL_NIC_AGG_RES 0x100

#define mmARC_ACP_ENG_QSEL_DBG_MASK_INT 0x104

#define mmARC_ACP_ENG_QSEL_DBG_MASK_CNTR 0x108

#define mmARC_ACP_ENG_QSEL_PRIO_0 0x200

#define mmARC_ACP_ENG_QSEL_PRIO_1 0x204

#define mmARC_ACP_ENG_QSEL_PRIO_2 0x208

#define mmARC_ACP_ENG_QSEL_PRIO_3 0x20C

#define mmARC_ACP_ENG_QSEL_PRIO_4 0x210

#define mmARC_ACP_ENG_QSEL_PRIO_5 0x214

#define mmARC_ACP_ENG_QSEL_PRIO_6 0x218

#define mmARC_ACP_ENG_QSEL_PRIO_7 0x21C

#define mmARC_ACP_ENG_QSEL_PRIO_8 0x220

#define mmARC_ACP_ENG_QSEL_PRIO_9 0x224

#define mmARC_ACP_ENG_QSEL_PRIO_10 0x228

#define mmARC_ACP_ENG_QSEL_PRIO_11 0x22C

#define mmARC_ACP_ENG_QSEL_PRIO_12 0x230

#define mmARC_ACP_ENG_QSEL_PRIO_13 0x234

#define mmARC_ACP_ENG_QSEL_PRIO_14 0x238

#define mmARC_ACP_ENG_QSEL_PRIO_15 0x23C

#define mmARC_ACP_ENG_QSEL_PRIO_16 0x240

#define mmARC_ACP_ENG_QSEL_PRIO_17 0x244

#define mmARC_ACP_ENG_QSEL_PRIO_18 0x248

#define mmARC_ACP_ENG_QSEL_PRIO_19 0x24C

#define mmARC_ACP_ENG_QSEL_PRIO_20 0x250

#define mmARC_ACP_ENG_QSEL_PRIO_21 0x254

#define mmARC_ACP_ENG_QSEL_PRIO_22 0x258

#define mmARC_ACP_ENG_QSEL_PRIO_23 0x25C

#define mmARC_ACP_ENG_QSEL_PRIO_24 0x260

#define mmARC_ACP_ENG_QSEL_PRIO_25 0x264

#define mmARC_ACP_ENG_QSEL_PRIO_26 0x268

#define mmARC_ACP_ENG_QSEL_PRIO_27 0x26C

#define mmARC_ACP_ENG_QSEL_PRIO_28 0x270

#define mmARC_ACP_ENG_QSEL_PRIO_29 0x274

#define mmARC_ACP_ENG_QSEL_PRIO_30 0x278

#define mmARC_ACP_ENG_QSEL_PRIO_31 0x27C

#define mmARC_ACP_ENG_QSEL_MASK_0 0x300

#define mmARC_ACP_ENG_QSEL_MASK_1 0x304

#define mmARC_ACP_ENG_QSEL_MASK_2 0x308

#define mmARC_ACP_ENG_QSEL_MASK_3 0x30C

#define mmARC_ACP_ENG_QSEL_MASK_4 0x310

#define mmARC_ACP_ENG_QSEL_MASK_5 0x314

#define mmARC_ACP_ENG_QSEL_MASK_6 0x318

#define mmARC_ACP_ENG_QSEL_MASK_7 0x31C

#define mmARC_ACP_ENG_QSEL_MASK_8 0x320

#define mmARC_ACP_ENG_QSEL_MASK_9 0x324

#define mmARC_ACP_ENG_QSEL_MASK_10 0x328

#define mmARC_ACP_ENG_QSEL_MASK_11 0x32C

#define mmARC_ACP_ENG_QSEL_MASK_12 0x330

#define mmARC_ACP_ENG_QSEL_MASK_13 0x334

#define mmARC_ACP_ENG_QSEL_MASK_14 0x338

#define mmARC_ACP_ENG_QSEL_MASK_15 0x33C

#define mmARC_ACP_ENG_QSEL_MASK_16 0x340

#define mmARC_ACP_ENG_QSEL_MASK_17 0x344

#define mmARC_ACP_ENG_QSEL_MASK_18 0x348

#define mmARC_ACP_ENG_QSEL_MASK_19 0x34C

#define mmARC_ACP_ENG_QSEL_MASK_20 0x350

#define mmARC_ACP_ENG_QSEL_MASK_21 0x354

#define mmARC_ACP_ENG_QSEL_MASK_22 0x358

#define mmARC_ACP_ENG_QSEL_MASK_23 0x35C

#define mmARC_ACP_ENG_QSEL_MASK_24 0x360

#define mmARC_ACP_ENG_QSEL_MASK_25 0x364

#define mmARC_ACP_ENG_QSEL_MASK_26 0x368

#define mmARC_ACP_ENG_QSEL_MASK_27 0x36C

#define mmARC_ACP_ENG_QSEL_MASK_28 0x370

#define mmARC_ACP_ENG_QSEL_MASK_29 0x374

#define mmARC_ACP_ENG_QSEL_MASK_30 0x378

#define mmARC_ACP_ENG_QSEL_MASK_31 0x37C

#define mmARC_ACP_ENG_QSEL_INT_MASK_0 0x380

#define mmARC_ACP_ENG_QSEL_INT_MASK_1 0x384

#define mmARC_ACP_ENG_QSEL_INT_MASK_2 0x388

#define mmARC_ACP_ENG_QSEL_INT_MASK_3 0x38C

#define mmARC_ACP_ENG_QSEL_INT_MASK_4 0x390

#define mmARC_ACP_ENG_QSEL_INT_MASK_5 0x394

#define mmARC_ACP_ENG_QSEL_INT_MASK_6 0x398

#define mmARC_ACP_ENG_QSEL_INT_MASK_7 0x39C

#define mmARC_ACP_ENG_QSEL_INT_MASK_8 0x3A0

#define mmARC_ACP_ENG_QSEL_INT_MASK_9 0x3A4

#define mmARC_ACP_ENG_QSEL_INT_MASK_10 0x3A8

#define mmARC_ACP_ENG_QSEL_INT_MASK_11 0x3AC

#define mmARC_ACP_ENG_QSEL_INT_MASK_12 0x3B0

#define mmARC_ACP_ENG_QSEL_INT_MASK_13 0x3B4

#define mmARC_ACP_ENG_QSEL_INT_MASK_14 0x3B8

#define mmARC_ACP_ENG_QSEL_INT_MASK_15 0x3BC

#define mmARC_ACP_ENG_QSEL_INT_MASK_16 0x3C0

#define mmARC_ACP_ENG_QSEL_INT_MASK_17 0x3C4

#define mmARC_ACP_ENG_QSEL_INT_MASK_18 0x3C8

#define mmARC_ACP_ENG_QSEL_INT_MASK_19 0x3CC

#define mmARC_ACP_ENG_QSEL_INT_MASK_20 0x3D0

#define mmARC_ACP_ENG_QSEL_INT_MASK_21 0x3D4

#define mmARC_ACP_ENG_QSEL_INT_MASK_22 0x3D8

#define mmARC_ACP_ENG_QSEL_INT_MASK_23 0x3DC

#define mmARC_ACP_ENG_QSEL_INT_MASK_24 0x3E0

#define mmARC_ACP_ENG_QSEL_INT_MASK_25 0x3E4

#define mmARC_ACP_ENG_QSEL_INT_MASK_26 0x3E8

#define mmARC_ACP_ENG_QSEL_INT_MASK_27 0x3EC

#define mmARC_ACP_ENG_QSEL_INT_MASK_28 0x3F0

#define mmARC_ACP_ENG_QSEL_INT_MASK_29 0x3F4

#define mmARC_ACP_ENG_QSEL_INT_MASK_30 0x3F8

#define mmARC_ACP_ENG_QSEL_INT_MASK_31 0x3FC

#define mmARC_ACP_ENG_QSEL_SELECTED_ID 0x400

#define mmARC_ACP_ENG_ACP_GRANTS_WEIGHT_PRIO_0 0x404

#define mmARC_ACP_ENG_ACP_GRANTS_WEIGHT_PRIO_1 0x408

#define mmARC_ACP_ENG_ACP_GRANTS_WEIGHT_PRIO_2 0x40C

#define mmARC_ACP_ENG_ACP_GRANTS_COUNTER_PRIO_0 0x410

#define mmARC_ACP_ENG_ACP_GRANTS_COUNTER_PRIO_1 0x414

#define mmARC_ACP_ENG_ACP_GRANTS_COUNTER_PRIO_2 0x418

#define mmARC_ACP_ENG_ACP_DBG_PRIO_OUT_CNT_0 0x41C

#define mmARC_ACP_ENG_ACP_DBG_PRIO_OUT_CNT_1 0x420

#define mmARC_ACP_ENG_ACP_DBG_PRIO_OUT_CNT_2 0x424

#define mmARC_ACP_ENG_ACP_DBG_PRIO_OUT_CNT_3 0x428

#define mmARC_ACP_ENG_ACP_DBG_PRIO_RD_CNT_0 0x42C

#define mmARC_ACP_ENG_ACP_DBG_PRIO_RD_CNT_1 0x430

#define mmARC_ACP_ENG_ACP_DBG_PRIO_RD_CNT_2 0x434

#define mmARC_ACP_ENG_ACP_DBG_PRIO_RD_CNT_3 0x438

#define mmARC_ACP_ENG_ACP_DBG_REG 0x43C

#define mmARC_ACP_ENG_QSEL_CTR_IDX_0 0x500

#define mmARC_ACP_ENG_QSEL_CTR_IDX_1 0x504

#define mmARC_ACP_ENG_QSEL_CTR_IDX_2 0x508

#define mmARC_ACP_ENG_QSEL_CTR_IDX_3 0x50C

#define mmARC_ACP_ENG_QSEL_CTR_IDX_4 0x510

#define mmARC_ACP_ENG_QSEL_CTR_IDX_5 0x514

#define mmARC_ACP_ENG_QSEL_CTR_IDX_6 0x518

#define mmARC_ACP_ENG_QSEL_CTR_IDX_7 0x51C

#define mmARC_ACP_ENG_QSEL_CTR_IDX_8 0x520

#define mmARC_ACP_ENG_QSEL_CTR_IDX_9 0x524

#define mmARC_ACP_ENG_QSEL_CTR_IDX_10 0x528

#define mmARC_ACP_ENG_QSEL_CTR_IDX_11 0x52C

#define mmARC_ACP_ENG_QSEL_CTR_IDX_12 0x530

#define mmARC_ACP_ENG_QSEL_CTR_IDX_13 0x534

#define mmARC_ACP_ENG_QSEL_CTR_IDX_14 0x538

#define mmARC_ACP_ENG_QSEL_CTR_IDX_15 0x53C

#define mmARC_ACP_ENG_QSEL_CTR_IDX_16 0x540

#define mmARC_ACP_ENG_QSEL_CTR_IDX_17 0x544

#define mmARC_ACP_ENG_QSEL_CTR_IDX_18 0x548

#define mmARC_ACP_ENG_QSEL_CTR_IDX_19 0x54C

#define mmARC_ACP_ENG_QSEL_CTR_IDX_20 0x550

#define mmARC_ACP_ENG_QSEL_CTR_IDX_21 0x554

#define mmARC_ACP_ENG_QSEL_CTR_IDX_22 0x558

#define mmARC_ACP_ENG_QSEL_CTR_IDX_23 0x55C

#define mmARC_ACP_ENG_QSEL_CTR_IDX_24 0x560

#define mmARC_ACP_ENG_QSEL_CTR_IDX_25 0x564

#define mmARC_ACP_ENG_QSEL_CTR_IDX_26 0x568

#define mmARC_ACP_ENG_QSEL_CTR_IDX_27 0x56C

#define mmARC_ACP_ENG_QSEL_CTR_IDX_28 0x570

#define mmARC_ACP_ENG_QSEL_CTR_IDX_29 0x574

#define mmARC_ACP_ENG_QSEL_CTR_IDX_30 0x578

#define mmARC_ACP_ENG_QSEL_CTR_IDX_31 0x57C

#define mmARC_ACP_ENG_QSEL_MASK_MISC 0x584

#define mmARC_ACP_ENG_QSEL_MASK_COUNTER_0 0x600

#define mmARC_ACP_ENG_QSEL_MASK_COUNTER_1 0x604

#define mmARC_ACP_ENG_QSEL_MASK_COUNTER_2 0x608

#define mmARC_ACP_ENG_QSEL_MASK_COUNTER_3 0x60C

#define mmARC_ACP_ENG_QSEL_MASK_COUNTER_4 0x610

#define mmARC_ACP_ENG_QSEL_MASK_COUNTER_5 0x614

#define mmARC_ACP_ENG_QSEL_MASK_COUNTER_6 0x618

#define mmARC_ACP_ENG_QSEL_MASK_COUNTER_7 0x61C

#define mmARC_ACP_ENG_QSEL_MASK_COUNTER_8 0x620

#define mmARC_ACP_ENG_QSEL_MASK_COUNTER_9 0x624

#define mmARC_ACP_ENG_QSEL_MASK_COUNTER_10 0x628

#define mmARC_ACP_ENG_QSEL_MASK_COUNTER_11 0x62C

#define mmARC_ACP_ENG_QSEL_MASK_COUNTER_12 0x630

#define mmARC_ACP_ENG_QSEL_MASK_COUNTER_13 0x634

#define mmARC_ACP_ENG_QSEL_MASK_COUNTER_14 0x638

#define mmARC_ACP_ENG_QSEL_MASK_COUNTER_15 0x63C

#define mmARC_ACP_ENG_QSEL_MASK_COUNTER_16 0x640

#define mmARC_ACP_ENG_QSEL_MASK_COUNTER_17 0x644

#define mmARC_ACP_ENG_QSEL_MASK_COUNTER_18 0x648

#define mmARC_ACP_ENG_QSEL_MASK_COUNTER_19 0x64C

#define mmARC_ACP_ENG_QSEL_MASK_COUNTER_20 0x650

#define mmARC_ACP_ENG_QSEL_MASK_COUNTER_21 0x654

#define mmARC_ACP_ENG_QSEL_MASK_COUNTER_22 0x658

#define mmARC_ACP_ENG_QSEL_MASK_COUNTER_23 0x65C

#define mmARC_ACP_ENG_QSEL_MASK_COUNTER_24 0x660

#define mmARC_ACP_ENG_QSEL_MASK_COUNTER_25 0x664

#define mmARC_ACP_ENG_QSEL_MASK_COUNTER_26 0x668

#define mmARC_ACP_ENG_QSEL_MASK_COUNTER_27 0x66C

#define mmARC_ACP_ENG_QSEL_MASK_COUNTER_28 0x670

#define mmARC_ACP_ENG_QSEL_MASK_COUNTER_29 0x674

#define mmARC_ACP_ENG_QSEL_MASK_COUNTER_30 0x678

#define mmARC_ACP_ENG_QSEL_MASK_COUNTER_31 0x67C

#define mmARC_ACP_ENG_QSEL_MASK_COUNTER_32 0x680

#define mmARC_ACP_ENG_QSEL_MASK_COUNTER_33 0x684

#define mmARC_ACP_ENG_QSEL_MASK_COUNTER_34 0x688

#define mmARC_ACP_ENG_QSEL_MASK_COUNTER_35 0x68C

#define mmARC_ACP_ENG_QSEL_MASK_COUNTER_36 0x690

#define mmARC_ACP_ENG_QSEL_MASK_COUNTER_37 0x694

#define mmARC_ACP_ENG_QSEL_MASK_COUNTER_38 0x698

#define mmARC_ACP_ENG_QSEL_MASK_COUNTER_39 0x69C

#define mmARC_ACP_ENG_QSEL_MASK_COUNTER_40 0x6A0

#define mmARC_ACP_ENG_QSEL_MASK_COUNTER_41 0x6A4

#define mmARC_ACP_ENG_QSEL_MASK_COUNTER_42 0x6A8

#define mmARC_ACP_ENG_QSEL_MASK_COUNTER_43 0x6AC

#define mmARC_ACP_ENG_QSEL_MASK_COUNTER_44 0x6B0

#define mmARC_ACP_ENG_QSEL_MASK_COUNTER_45 0x6B4

#define mmARC_ACP_ENG_QSEL_MASK_COUNTER_46 0x6B8

#define mmARC_ACP_ENG_QSEL_MASK_COUNTER_47 0x6BC

#define mmARC_ACP_ENG_QSEL_MASK_COUNTER_48 0x6C0

#define mmARC_ACP_ENG_QSEL_MASK_COUNTER_49 0x6C4

#define mmARC_ACP_ENG_QSEL_MASK_COUNTER_50 0x6C8

#define mmARC_ACP_ENG_QSEL_MASK_COUNTER_51 0x6CC

#define mmARC_ACP_ENG_QSEL_MASK_COUNTER_52 0x6D0

#define mmARC_ACP_ENG_QSEL_MASK_COUNTER_53 0x6D4

#define mmARC_ACP_ENG_QSEL_MASK_COUNTER_54 0x6D8

#define mmARC_ACP_ENG_QSEL_MASK_COUNTER_55 0x6DC

#define mmARC_ACP_ENG_QSEL_MASK_COUNTER_56 0x6E0

#define mmARC_ACP_ENG_QSEL_MASK_COUNTER_57 0x6E4

#define mmARC_ACP_ENG_QSEL_MASK_COUNTER_58 0x6E8

#define mmARC_ACP_ENG_QSEL_MASK_COUNTER_59 0x6EC

#define mmARC_ACP_ENG_QSEL_MASK_COUNTER_60 0x6F0

#define mmARC_ACP_ENG_QSEL_MASK_COUNTER_61 0x6F4

#define mmARC_ACP_ENG_QSEL_MASK_COUNTER_62 0x6F8

#define mmARC_ACP_ENG_QSEL_MASK_COUNTER_63 0x6FC

#define mmARC_ACP_ENG_NIC_MASK_AGGREGATOR_MISC 0x700

#define mmARC_ACP_ENG_NIC_AGGREGATOR_PORT_0 0x704

#define mmARC_ACP_ENG_NIC_AGGREGATOR_PORT_1 0x708

#define mmARC_ACP_ENG_NIC_AGGREGATOR_PORT_2 0x70C

#define mmARC_ACP_ENG_NIC_AGGREGATOR_PORT_3 0x710

#define mmARC_ACP_ENG_NIC_AGGREGATOR_PORT_4 0x714

#define mmARC_ACP_ENG_NIC_AGGREGATOR_PORT_5 0x718

#define mmARC_ACP_ENG_NIC_AGGREGATOR_PORT_6 0x71C

#define mmARC_ACP_ENG_NIC_AGGREGATOR_PORT_7 0x720

#define mmARC_ACP_ENG_NIC_AGGREGATOR_PORT_8 0x724

#define mmARC_ACP_ENG_NIC_AGGREGATOR_PORT_9 0x728

#define mmARC_ACP_ENG_NIC_AGGREGATOR_PORT_10 0x72C

#define mmARC_ACP_ENG_NIC_AGGREGATOR_PORT_11 0x730

#define mmARC_ACP_ENG_NIC_AGGREGATOR_PORT_12 0x734

#define mmARC_ACP_ENG_NIC_AGGREGATOR_PORT_13 0x738

#define mmARC_ACP_ENG_NIC_AGGREGATOR_PORT_14 0x73C

#define mmARC_ACP_ENG_NIC_AGGREGATOR_PORT_15 0x740

#define mmARC_ACP_ENG_NIC_AGGREGATOR_PORT_16 0x744

#define mmARC_ACP_ENG_NIC_AGGREGATOR_PORT_17 0x748

#define mmARC_ACP_ENG_NIC_AGGREGATOR_PORT_18 0x74C

#define mmARC_ACP_ENG_NIC_AGGREGATOR_PORT_19 0x750

#define mmARC_ACP_ENG_NIC_AGGREGATOR_PORT_20 0x754

#define mmARC_ACP_ENG_NIC_AGGREGATOR_PORT_21 0x758

#define mmARC_ACP_ENG_NIC_AGGREGATOR_PORT_22 0x75C

#define mmARC_ACP_ENG_NIC_AGGREGATOR_PORT_23 0x760

#define mmARC_ACP_ENG_NIC_AGGREGATOR_PORT_24 0x764

#define mmARC_ACP_ENG_NIC_AGGREGATOR_PORT_25 0x768

#define mmARC_ACP_ENG_NIC_AGGREGATOR_PORT_26 0x76C

#define mmARC_ACP_ENG_NIC_AGGREGATOR_PORT_27 0x770

#define mmARC_ACP_ENG_NIC_AGGREGATOR_PORT_28 0x774

#define mmARC_ACP_ENG_NIC_AGGREGATOR_PORT_29 0x778

#define mmARC_ACP_ENG_NIC_AGGREGATOR_PORT_30 0x77C

#define mmARC_ACP_ENG_NIC_AGGREGATOR_PORT_31 0x780

#define mmARC_ACP_ENG_NIC_AGGREGATOR_PORT_32 0x784

#define mmARC_ACP_ENG_NIC_AGGREGATOR_PORT_33 0x788

#define mmARC_ACP_ENG_NIC_AGGREGATOR_PORT_34 0x78C

#define mmARC_ACP_ENG_NIC_AGGREGATOR_PORT_35 0x790

#define mmARC_ACP_ENG_NIC_AGGREGATOR_PORT_36 0x794

#define mmARC_ACP_ENG_NIC_AGGREGATOR_PORT_37 0x798

#define mmARC_ACP_ENG_NIC_AGGREGATOR_PORT_38 0x79C

#define mmARC_ACP_ENG_NIC_AGGREGATOR_PORT_39 0x7A0

#define mmARC_ACP_ENG_NIC_AGGREGATOR_PORT_40 0x7A4

#define mmARC_ACP_ENG_NIC_AGGREGATOR_PORT_41 0x7A8

#define mmARC_ACP_ENG_NIC_AGGREGATOR_PORT_42 0x7AC

#define mmARC_ACP_ENG_NIC_AGGREGATOR_PORT_43 0x7B0

#define mmARC_ACP_ENG_NIC_AGGREGATOR_PORT_44 0x7B4

#define mmARC_ACP_ENG_NIC_AGGREGATOR_PORT_45 0x7B8

#define mmARC_ACP_ENG_NIC_AGGREGATOR_PORT_46 0x7BC

#define mmARC_ACP_ENG_NIC_AGGREGATOR_PORT_47 0x7C0

#define mmARC_ACP_ENG_MASK_AGGREGATOR_P0_BITS_LSB 0x800

#define mmARC_ACP_ENG_MASK_AGGREGATOR_P0_BITS_MSB 0x804

#define mmARC_ACP_ENG_MASK_AGGREGATOR_P1_BITS_LSB 0x808

#define mmARC_ACP_ENG_MASK_AGGREGATOR_P1_BITS_MSB 0x80C

#define mmARC_ACP_ENG_MASK_AGGREGATOR_P2_BITS_LSB 0x810

#define mmARC_ACP_ENG_MASK_AGGREGATOR_P2_BITS_MSB 0x814

#define mmARC_ACP_ENG_MASK_AGGREGATOR_P3_BITS_LSB 0x818

#define mmARC_ACP_ENG_MASK_AGGREGATOR_P3_BITS_MSB 0x81C

#define mmARC_ACP_ENG_QSEL_CNTR_0 0x900

#define mmARC_ACP_ENG_QSEL_CNTR_1 0x904

#define mmARC_ACP_ENG_QSEL_CNTR_2 0x908

#define mmARC_ACP_ENG_QSEL_CNTR_3 0x90C

#define mmARC_ACP_ENG_QSEL_CNTR_4 0x910

#define mmARC_ACP_ENG_QSEL_CNTR_5 0x914

#define mmARC_ACP_ENG_QSEL_CNTR_6 0x918

#define mmARC_ACP_ENG_QSEL_CNTR_7 0x91C

#define mmARC_ACP_ENG_QSEL_CNTR_8 0x920

#define mmARC_ACP_ENG_QSEL_CNTR_9 0x924

#define mmARC_ACP_ENG_QSEL_CNTR_10 0x928

#define mmARC_ACP_ENG_QSEL_CNTR_11 0x92C

#define mmARC_ACP_ENG_QSEL_CNTR_12 0x930

#define mmARC_ACP_ENG_QSEL_CNTR_13 0x934

#define mmARC_ACP_ENG_QSEL_CNTR_14 0x938

#define mmARC_ACP_ENG_QSEL_CNTR_15 0x93C

#define mmARC_ACP_ENG_QSEL_CNTR_16 0x940

#define mmARC_ACP_ENG_QSEL_CNTR_17 0x944

#define mmARC_ACP_ENG_QSEL_CNTR_18 0x948

#define mmARC_ACP_ENG_QSEL_CNTR_19 0x94C

#define mmARC_ACP_ENG_QSEL_CNTR_20 0x950

#define mmARC_ACP_ENG_QSEL_CNTR_21 0x954

#define mmARC_ACP_ENG_QSEL_CNTR_22 0x958

#define mmARC_ACP_ENG_QSEL_CNTR_23 0x95C

#define mmARC_ACP_ENG_QSEL_CNTR_24 0x960

#define mmARC_ACP_ENG_QSEL_CNTR_25 0x964

#define mmARC_ACP_ENG_QSEL_CNTR_26 0x968

#define mmARC_ACP_ENG_QSEL_CNTR_27 0x96C

#define mmARC_ACP_ENG_QSEL_CNTR_28 0x970

#define mmARC_ACP_ENG_QSEL_CNTR_29 0x974

#define mmARC_ACP_ENG_QSEL_CNTR_30 0x978

#define mmARC_ACP_ENG_QSEL_CNTR_31 0x97C

#define mmARC_ACP_ENG_QSEL_CNTR_32 0x980

#define mmARC_ACP_ENG_QSEL_CNTR_33 0x984

#define mmARC_ACP_ENG_QSEL_CNTR_34 0x988

#define mmARC_ACP_ENG_QSEL_CNTR_35 0x98C

#define mmARC_ACP_ENG_QSEL_CNTR_36 0x990

#define mmARC_ACP_ENG_QSEL_CNTR_37 0x994

#define mmARC_ACP_ENG_QSEL_CNTR_38 0x998

#define mmARC_ACP_ENG_QSEL_CNTR_39 0x99C

#define mmARC_ACP_ENG_QSEL_CNTR_40 0x9A0

#define mmARC_ACP_ENG_QSEL_CNTR_41 0x9A4

#define mmARC_ACP_ENG_QSEL_CNTR_42 0x9A8

#define mmARC_ACP_ENG_QSEL_CNTR_43 0x9AC

#define mmARC_ACP_ENG_QSEL_CNTR_44 0x9B0

#define mmARC_ACP_ENG_QSEL_CNTR_45 0x9B4

#define mmARC_ACP_ENG_QSEL_CNTR_46 0x9B8

#define mmARC_ACP_ENG_QSEL_CNTR_47 0x9BC

#define mmARC_ACP_ENG_QSEL_CNTR_48 0x9C0

#define mmARC_ACP_ENG_QSEL_CNTR_49 0x9C4

#define mmARC_ACP_ENG_QSEL_CNTR_50 0x9C8

#define mmARC_ACP_ENG_QSEL_CNTR_51 0x9CC

#define mmARC_ACP_ENG_QSEL_CNTR_52 0x9D0

#define mmARC_ACP_ENG_QSEL_CNTR_53 0x9D4

#define mmARC_ACP_ENG_QSEL_CNTR_54 0x9D8

#define mmARC_ACP_ENG_QSEL_CNTR_55 0x9DC

#define mmARC_ACP_ENG_QSEL_CNTR_56 0x9E0

#define mmARC_ACP_ENG_QSEL_CNTR_57 0x9E4

#define mmARC_ACP_ENG_QSEL_CNTR_58 0x9E8

#define mmARC_ACP_ENG_QSEL_CNTR_59 0x9EC

#define mmARC_ACP_ENG_QSEL_CNTR_60 0x9F0

#define mmARC_ACP_ENG_QSEL_CNTR_61 0x9F4

#define mmARC_ACP_ENG_QSEL_CNTR_62 0x9F8

#define mmARC_ACP_ENG_QSEL_CNTR_63 0x9FC

#endif /* ASIC_REG_ARC_ACP_ENG_REGS_H_ */
