<html>
<head>

    <style>
    #sta_tbl {
      font-family: "Trebuchet MS", Arial, Helvetica, sans-serif;
      border-collapse: collapse;
    }

    #sta_tbl td, #sta_tbl th {
      border: 1px solid #ddd;
      padding: 8px;
    }

    #sta_tbl tr:nth-child(even){background-color: #f2f2f2;}

    #sta_tbl tr:hover {background-color: #ddd;}

    #sta_tbl th {
      padding-top: 12px;
      padding-bottom: 12px;
      text-align: left;
      background-color: #4CAF50;
      color: white;
    }
    </style>

</head>
<body>
<table border="1" id="sta_tbl">
<caption><h3 align="left">
<a href=hold.htm>
GOLDEN-1114/uniq_end/func/hold
</a>
</h3></caption>
<TR>
<TH><pre>      No</TH><TH><pre>     000      151      157      258 </TH><TH><pre>     WNS</TH><TH><pre> WCorner</TH><TH><pre>PathGroup</TH> <TH><pre>InstancePin</TH></TR>
<TR><TD><pre>       1</TD><TD><pre>       .        .    -1.05        . </TD><TD><pre>   -1.05</TD><TD><pre>     157</TD><TD ALIGN="left"><pre>**clock_gating_default**</pre></TD><TD ALIGN="left"><pre>u_core/u_spi/u_spi_txrx/clk_gate_buf_rxd_reg/latch/E</pre></TD></TR>
<TR><TD><pre>       2</TD><TD><pre>       .        .        .   -31.41 </TD><TD><pre>  -31.41</TD><TD><pre>     258</TD><TD ALIGN="left"><pre>CLK_DDR_PHY_pub_ctl_0</pre></TD><TD ALIGN="left"><pre>u_ddr_phy/dfi_address[1]</pre></TD></TR>
<TR><TD><pre>       3</TD><TD><pre>       .        .        .   -33.09 </TD><TD><pre>  -33.09</TD><TD><pre>     258</TD><TD ALIGN="left"><pre>CLK_DDR_PHY_pub_ctl_0</pre></TD><TD ALIGN="left"><pre>u_ddr_phy/dfi_address[4]</pre></TD></TR>
<TR><TD><pre>       4</TD><TD><pre>       .        .        .   -50.81 </TD><TD><pre>  -50.81</TD><TD><pre>     258</TD><TD ALIGN="left"><pre>CLK_DDR_PHY_pub_ctl_0</pre></TD><TD ALIGN="left"><pre>u_ddr_phy/dfi_address[8]</pre></TD></TR>
<TR><TD><pre>       5</TD><TD><pre>       .    -0.57    -0.76        . </TD><TD><pre>   -0.76</TD><TD><pre>     157</TD><TD ALIGN="left"><pre>CLK_DI_ISP</pre></TD><TD ALIGN="left"><pre>u_core/u_isp_top/u_isp_exp_v2_sram_wrapper/gen_rf_128x19_u_rf_128x19/A[2]</pre></TD></TR>
<TR><TD><pre>       6</TD><TD><pre>       .    -0.77    -0.72        . </TD><TD><pre>   -0.77</TD><TD><pre>     151</TD><TD ALIGN="left"><pre>CLK_DI_ISP</pre></TD><TD ALIGN="left"><pre>u_core/u_isp_top/u_r_lscram/gen_sram_512x24_u_sram_512x24/A[5]</pre></TD></TR>
<TR><TD><pre>       7</TD><TD><pre>       .    -0.90    -0.82        . </TD><TD><pre>   -0.90</TD><TD><pre>     151</TD><TD ALIGN="left"><pre>CLK_DI_ISP</pre></TD><TD ALIGN="left"><pre>u_core/u_isp_top/u_vsm_ram2a/gen_sram_960x32_u_sram_960x32/A[1]</pre></TD></TR>
<TR><TD><pre>       8</TD><TD><pre>       .        .    -0.07        . </TD><TD><pre>   -0.07</TD><TD><pre>     157</TD><TD ALIGN="left"><pre>CLK_MCU</pre></TD><TD ALIGN="left"><pre>u_core/u_ful_regd_slice/payload_reg_a_reg_21_/D</pre></TD></TR>
<TR><TD><pre>       9</TD><TD><pre>       .    -0.47        .        . </TD><TD><pre>   -0.47</TD><TD><pre>     151</TD><TD ALIGN="left"><pre>CLK_MCU</pre></TD><TD ALIGN="left"><pre>u_core/u_ful_regd_slice/payload_reg_a_reg_23_/D</pre></TD></TR>
<TR><TD><pre>      10</TD><TD><pre>       .    -1.33    -0.33        . </TD><TD><pre>   -1.33</TD><TD><pre>     151</TD><TD ALIGN="left"><pre>CLK_MCU</pre></TD><TD ALIGN="left"><pre>u_core/u_ful_regd_slice/payload_reg_a_reg_43_/D</pre></TD></TR>
<TR><TD><pre>      11</TD><TD><pre>       .    -0.54    -0.24        . </TD><TD><pre>   -0.54</TD><TD><pre>     151</TD><TD ALIGN="left"><pre>CLK_MCU</pre></TD><TD ALIGN="left"><pre>u_core/u_ful_regd_slice/payload_reg_a_reg_65_/D</pre></TD></TR>
<TR><TD><pre>      12</TD><TD><pre>       .    -1.20    -1.00        . </TD><TD><pre>   -1.20</TD><TD><pre>     151</TD><TD ALIGN="left"><pre>CLK_MCU</pre></TD><TD ALIGN="left"><pre>u_core/u_ful_regd_slice/payload_reg_b_reg_14_/D</pre></TD></TR>
<TR><TD><pre>      13</TD><TD><pre>       .    -0.37    -0.87        . </TD><TD><pre>   -0.87</TD><TD><pre>     157</TD><TD ALIGN="left"><pre>CLK_MCU</pre></TD><TD ALIGN="left"><pre>u_core/u_ful_regd_slice/payload_reg_b_reg_24_/D</pre></TD></TR>
<TR><TD><pre>      14</TD><TD><pre>       .    -0.45    -0.55        . </TD><TD><pre>   -0.55</TD><TD><pre>     157</TD><TD ALIGN="left"><pre>CLK_MCU</pre></TD><TD ALIGN="left"><pre>u_core/u_ful_regd_slice/payload_reg_b_reg_41_/D</pre></TD></TR>
<TR><TD><pre>      15</TD><TD><pre>       .    -0.93    -0.13        . </TD><TD><pre>   -0.93</TD><TD><pre>     151</TD><TD ALIGN="left"><pre>CLK_MCU</pre></TD><TD ALIGN="left"><pre>u_core/u_ful_regd_slice/payload_reg_b_reg_47_/D</pre></TD></TR>
<TR><TD><pre>      16</TD><TD><pre>       .    -0.81    -0.61        . </TD><TD><pre>   -0.81</TD><TD><pre>     151</TD><TD ALIGN="left"><pre>CLK_MCU</pre></TD><TD ALIGN="left"><pre>u_core/u_ful_regd_slice/payload_reg_b_reg_58_/D</pre></TD></TR>
<TR><TD><pre>      17</TD><TD><pre>       .    -1.57    -1.47        . </TD><TD><pre>   -1.57</TD><TD><pre>     151</TD><TD ALIGN="left"><pre>CLK_MCU</pre></TD><TD ALIGN="left"><pre>u_core/u_ful_regd_slice/payload_reg_b_reg_65_/D</pre></TD></TR>
<TR><TD><pre>      18</TD><TD><pre>       .    -0.78    -0.08        . </TD><TD><pre>   -0.78</TD><TD><pre>     151</TD><TD ALIGN="left"><pre>CLK_MCU</pre></TD><TD ALIGN="left"><pre>u_core/u_rev_regd_slice/payload_reg_reg_36_/D</pre></TD></TR>
<TR><TD><pre>      19</TD><TD><pre>       .    -0.48        .        . </TD><TD><pre>   -0.48</TD><TD><pre>     151</TD><TD ALIGN="left"><pre>CLK_VAE</pre></TD><TD ALIGN="left"><pre>u_core/u_fb_ctrl/gen_sram_8kx64_m8_u_sram_8kx64_m8/D[30]</pre></TD></TR>
<TR><TD><pre>      20</TD><TD><pre>       .    -0.58    -0.48        . </TD><TD><pre>   -0.58</TD><TD><pre>     151</TD><TD ALIGN="left"><pre>CLK_VAE</pre></TD><TD ALIGN="left"><pre>u_core/u_fb_ctrl/gen_sram_8kx64_m8_u_sram_8kx64_m8/D[35]</pre></TD></TR>
<TR><TD><pre>      21</TD><TD><pre>       .    -1.77    -0.76        . </TD><TD><pre>   -1.77</TD><TD><pre>     151</TD><TD ALIGN="left"><pre>CLK_VIDEO_DIV2_ISP</pre></TD><TD ALIGN="left"><pre>u_core/u_isp_top/gen_rf_128x19_u_rf_128x19/A[2]</pre></TD></TR>
<TR><TD><pre>      22</TD><TD><pre>       .    -0.75        .        . </TD><TD><pre>   -0.75</TD><TD><pre>     151</TD><TD ALIGN="left"><pre>CLK_VIDEO_DIV2_ISP</pre></TD><TD ALIGN="left"><pre>u_core/u_isp_top/u_r_lscram/gen_sram_512x24_u_sram_512x24/A[2]</pre></TD></TR>
<TR><TD><pre>      23</TD><TD><pre>       .    -0.70        .        . </TD><TD><pre>   -0.70</TD><TD><pre>     151</TD><TD ALIGN="left"><pre>CLK_VIDEO_DIV2_ISP</pre></TD><TD ALIGN="left"><pre>u_core/u_isp_top/u_r_lscram/gen_sram_512x24_u_sram_512x24/A[3]</pre></TD></TR>
<TR><TD><pre>      24</TD><TD><pre>       .        .    -0.72        . </TD><TD><pre>   -0.72</TD><TD><pre>     157</TD><TD ALIGN="left"><pre>CLK_VIDEO_DIV2_ISP</pre></TD><TD ALIGN="left"><pre>u_core/u_isp_top/u_r_lscram/gen_sram_512x24_u_sram_512x24/A[5]</pre></TD></TR>
<TR><TD><pre>      25</TD><TD><pre>       .    -0.92    -0.82        . </TD><TD><pre>   -0.92</TD><TD><pre>     151</TD><TD ALIGN="left"><pre>CLK_VIDEO_DIV2_ISP</pre></TD><TD ALIGN="left"><pre>u_core/u_isp_top/u_vsm_ram2a/gen_sram_960x32_u_sram_960x32/A[1]</pre></TD></TR>
<TR><TD><pre>      26</TD><TD><pre>       .    -1.76    -0.76        . </TD><TD><pre>   -1.76</TD><TD><pre>     151</TD><TD ALIGN="left"><pre>CLK_VIDEO_ISP</pre></TD><TD ALIGN="left"><pre>u_core/u_isp_top/gen_rf_128x19_u_rf_128x19/A[2]</pre></TD></TR>
<TR><TD><pre>      27</TD><TD><pre>       .        .    -0.72        . </TD><TD><pre>   -0.72</TD><TD><pre>     157</TD><TD ALIGN="left"><pre>CLK_VIDEO_ISP</pre></TD><TD ALIGN="left"><pre>u_core/u_isp_top/u_r_lscram/gen_sram_512x24_u_sram_512x24/A[5]</pre></TD></TR>
<TR><TD><pre>      28</TD><TD><pre>       .        .    -0.82        . </TD><TD><pre>   -0.82</TD><TD><pre>     157</TD><TD ALIGN="left"><pre>CLK_VIDEO_ISP</pre></TD><TD ALIGN="left"><pre>u_core/u_isp_top/u_vsm_ram2a/gen_sram_960x32_u_sram_960x32/A[1]</pre></TD></TR>
<TR><TD><pre>      29</TD><TD><pre>       .        .    -0.50        . </TD><TD><pre>   -0.50</TD><TD><pre>     157</TD><TD ALIGN="left"><pre>CLK_VIP</pre></TD><TD ALIGN="left"><pre>u_core/u_vip/rdDataAfifo/wrDataReg/out_reg_297_/D</pre></TD></TR>
<TR><TD><pre>      30</TD><TD><pre>   -5.26        .        .        . </TD><TD><pre>   -5.26</TD><TD><pre>     000</TD><TD ALIGN="left"><pre>CLK_VIP</pre></TD><TD ALIGN="left"><pre>u_core/u_vip/gen_trf_64x64_u_trf_64x64/AA[3]</pre></TD></TR>
<TR><TD><pre>      31</TD><TD><pre>   -0.61        .        .        . </TD><TD><pre>   -0.61</TD><TD><pre>     000</TD><TD ALIGN="left"><pre>CLK_VIP_DIV2</pre></TD><TD ALIGN="left"><pre>u_core/u_vip/gen_trf_1kx64_m8_u_trf_1kx64_m8/D[63]</pre></TD></TR>
<TR><TD><pre>      32</TD><TD><pre>       .        .    -0.07        . </TD><TD><pre>   -0.07</TD><TD><pre>     157</TD><TD ALIGN="left"><pre>CLK_XTAL_MCU</pre></TD><TD ALIGN="left"><pre>u_core/u_ful_regd_slice/payload_reg_a_reg_21_/D</pre></TD></TR>
<TR><TD><pre>      33</TD><TD><pre>       .        .    -0.33        . </TD><TD><pre>   -0.33</TD><TD><pre>     157</TD><TD ALIGN="left"><pre>CLK_XTAL_MCU</pre></TD><TD ALIGN="left"><pre>u_core/u_ful_regd_slice/payload_reg_a_reg_43_/D</pre></TD></TR>
<TR><TD><pre>      34</TD><TD><pre>       .        .    -0.24        . </TD><TD><pre>   -0.24</TD><TD><pre>     157</TD><TD ALIGN="left"><pre>CLK_XTAL_MCU</pre></TD><TD ALIGN="left"><pre>u_core/u_ful_regd_slice/payload_reg_a_reg_65_/D</pre></TD></TR>
<TR><TD><pre>      35</TD><TD><pre>       .        .    -1.00        . </TD><TD><pre>   -1.00</TD><TD><pre>     157</TD><TD ALIGN="left"><pre>CLK_XTAL_MCU</pre></TD><TD ALIGN="left"><pre>u_core/u_ful_regd_slice/payload_reg_b_reg_14_/D</pre></TD></TR>
<TR><TD><pre>      36</TD><TD><pre>       .        .    -0.87        . </TD><TD><pre>   -0.87</TD><TD><pre>     157</TD><TD ALIGN="left"><pre>CLK_XTAL_MCU</pre></TD><TD ALIGN="left"><pre>u_core/u_ful_regd_slice/payload_reg_b_reg_24_/D</pre></TD></TR>
<TR><TD><pre>      37</TD><TD><pre>       .        .    -0.55        . </TD><TD><pre>   -0.55</TD><TD><pre>     157</TD><TD ALIGN="left"><pre>CLK_XTAL_MCU</pre></TD><TD ALIGN="left"><pre>u_core/u_ful_regd_slice/payload_reg_b_reg_41_/D</pre></TD></TR>
<TR><TD><pre>      38</TD><TD><pre>       .        .    -0.13        . </TD><TD><pre>   -0.13</TD><TD><pre>     157</TD><TD ALIGN="left"><pre>CLK_XTAL_MCU</pre></TD><TD ALIGN="left"><pre>u_core/u_ful_regd_slice/payload_reg_b_reg_47_/D</pre></TD></TR>
<TR><TD><pre>      39</TD><TD><pre>       .        .    -0.61        . </TD><TD><pre>   -0.61</TD><TD><pre>     157</TD><TD ALIGN="left"><pre>CLK_XTAL_MCU</pre></TD><TD ALIGN="left"><pre>u_core/u_ful_regd_slice/payload_reg_b_reg_58_/D</pre></TD></TR>
<TR><TD><pre>      40</TD><TD><pre>       .        .    -1.48        . </TD><TD><pre>   -1.48</TD><TD><pre>     157</TD><TD ALIGN="left"><pre>CLK_XTAL_MCU</pre></TD><TD ALIGN="left"><pre>u_core/u_ful_regd_slice/payload_reg_b_reg_65_/D</pre></TD></TR>
<TR><TD><pre>      41</TD><TD><pre>       .        .    -0.08        . </TD><TD><pre>   -0.08</TD><TD><pre>     157</TD><TD ALIGN="left"><pre>CLK_XTAL_MCU</pre></TD><TD ALIGN="left"><pre>u_core/u_rev_regd_slice/payload_reg_reg_36_/D</pre></TD></TR>
</table>
</body>
</html>
