course.canonical_course_id,course.course_id,course.course_name,course.course_num,course.dept_acro,course.dept_id,course.prof_id,course.prof_name,course.professor.dept_id,course.professor.name,course.professor.prof_id,course.professor.school_id,course.professor.teacher_id,course.resource_url,course.school_id,course.school_name,course.term,course.term_string,course.verified,course.year,course_id,db_filename,description,doc_date,document_pages.page_count,filehash,has_answers,is_featured,resource_url,title,total_views,type,type_ml,type_string,user_id,username
337847,33694296,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,1,2023,33694296,217195885,"5. Sequential LogicECE/ENGRD 2300: Digital Logic and Computer OrganizationFall 2023E. Farrell Helbling, 9/6/23Announcements Lab 2A starts next week, prelab 2A is due on Monday at noon. HW2 is due Friday at 11:59pm on gradescope. HW3 will be pos",11/5/23 11:20,50,98c36407703e575f7e3cbb82177a6daeca32b4d1,FALSE,FALSE,https://www.coursehero.com/file/217195885/ECE2300-Lecture5-annotatedpdf/,ECE2300_Lecture5_annotated.pdf,0,,Other,,1.00001E+14,ElderElectronBarracuda33
337847,33694296,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,1,2023,33694296,217195800,"9: FSMs and TimingECE/ ENGRD 2300: Digital Logic and Computer OrganizationFall 2023E. Farrell Helbling, 9/21/23Announcements Lab 2B is due on Friday, September 22nd at 7pm (TA OH) in teams Lab 2 report is due on Thursday, September 28th at 11:59p",11/5/23 11:20,55,3dd8734e4c393da9a23c2d68cd4ccadee8f8493f,FALSE,FALSE,https://www.coursehero.com/file/217195800/ECE2300-Lecture9-annotatedpdf/,ECE2300_Lecture9_annotated.pdf,0,,Other,,1.00001E+14,ElderElectronBarracuda33
337847,33694296,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,1,2023,33694296,217195761,"6. Sequential Logic (part 2)ECE/ ENGRD 2300: Digital Logic and Computer OrganizationFall 2023E. Farrell Helbling, 9/12/23Announcements Lab 2A checko s are due Friday, September 15th in o ce hours. I will notbe doing lab checko s in my o ce hours, ",11/5/23 11:20,38,2d09c856e72d8a6fc2fa2a218fcfb657a67f0212,TRUE,FALSE,https://www.coursehero.com/file/217195761/ECE2300-Lecture6-annotatedpdf/,ECE2300_Lecture6_annotated.pdf,0,,Other,,1.00001E+14,ElderElectronBarracuda33
337847,33694296,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,1,2023,33694296,217195732,"3. CMOS Logic, CombinationalBuilding BlocksECE 2300: Digital Logic and Computer OrganizationFall 2023E. Farrell Helbling, 8/31/23Announcements HW 1 is due this Friday at 11:59pm (submit online through Gradescope) There is no lab next week! The",11/5/23 11:18,30,b4d44acc3da55d356390de0171511742633bc9fc,FALSE,FALSE,https://www.coursehero.com/file/217195732/ECE2300-Lecture3-annotatedpdf/,ECE2300_Lecture3_annotated.pdf,0,,Other,,1.00001E+14,ElderElectronBarracuda33
337847,33694296,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,1,2023,33694296,217195704,"7. Finite State MachinesECE/ ENGRD 2300: Digital Logic and Computer OrganizationFall 2023E. Farrell Helbling, 9/14/23Announcements Homework 1 grades are going to be released this afternoon, you have oneweek for regrade requests.  Homework 3 is d",11/5/23 11:20,28,4ecbf3a0c950d5bb8a1994935c6981ce9567ef96,FALSE,FALSE,https://www.coursehero.com/file/217195704/ECE2300-Lecture7-annotatedpdf/,ECE2300_Lecture7_annotated.pdf,0,,Other,,1.00001E+14,ElderElectronBarracuda33
337847,33694296,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,1,2023,33694296,217195680,"8. More FSMsECE/ ENGRD 2300: Digital Logic and Computer OrganizationFall 2023E. Farrell Helbling, 9/19/23Announcements Lab 2B runs this week. Lab 2 report (completed in teams) is due next Thursday, September 28 at11:59pm on gradescope There is",11/5/23 11:20,18,456fa2d6f517c537bbf84d8b0e5e7869030b4351,FALSE,FALSE,https://www.coursehero.com/file/217195680/ECE2300-Lecture8-annotatedpdf/,ECE2300_Lecture8_annotated.pdf,0,,Other,,1.00001E+14,ElderElectronBarracuda33
337847,33694296,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,1,2023,33694296,217195422,"2. Minimization Using KarnaughMapsECE 2300: Digital Logic and Computer OrganizationFall 2023E. Farrell Helbling, 8/29/23Announcements Homework 1 is posted, due Friday at 11:59pm, submitted through Gradescope O ce hours for the semester are pinne",11/5/23 11:18,33,5060fa0fe7cc5ff9b9bd152b22d60cc3b942523d,TRUE,FALSE,https://www.coursehero.com/file/217195422/ECE2300-Lecture2-annotatedpdf/,ECE2300_Lecture2_annotated.pdf,0,,Other,,1.00001E+14,ElderElectronBarracuda33
337847,33694296,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,1,2023,33694296,217195412,"4. Combinational BuildingBlocksECE/ ENGRD 2300: Digital Logic and Computer OrganizationFall 2023E. Farrell Helbling, 9/5/23Announcements HW2 is posted, due on Friday at 11:59pm through Gradescope, please leaveample time for submission No lab th",11/5/23 11:18,27,206fcda7be03723d9e836198bbe187b8cb6de5b4,FALSE,FALSE,https://www.coursehero.com/file/217195412/ECE2300-Lecture4-annotatedpdf/,ECE2300_Lecture4_annotated.pdf,0,,Other,,1.00001E+14,ElderElectronBarracuda33
337847,33694296,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,1,2023,33694296,217195376,"1. Boolean AlgebraECE 2300: Digital Logic and Computer OrganizationFall 2023E. Farrell Helbling, 8/24/23Announcements My o ce hours are on Thursdays 3-5 pm in Rhodes 380.  Homework 1 will be posted tomorrow, due next Friday at midnight Lab 1 st",11/5/23 11:17,34,fc5b5f1f2775050fb3e4523598813911e012fd4c,FALSE,FALSE,https://www.coursehero.com/file/217195376/ECE2300-Lecture1-annotatedpdf/,ECE2300_Lecture1_annotated.pdf,0,,Other,,1.00001E+14,ElderElectronBarracuda33
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,201137171,"""Test LLM Math functionality.""import jsonimport pytestfromfromfromfromfromlangchain import LLMChainlangchain.chains.api.base import APIChainlangchain.chains.api.prompt import API_RESPONSE_PROMPT, API_URL_PROMPTlangchain.requests import Requests",4/27/23 20:46,2,736cba1fe52d7dfc0b42a71a39025cf3ef3073c2,FALSE,FALSE,https://www.coursehero.com/file/201137171/test-apipy/,test_api.py,0,,Code,,1.00001E+14,caiuuu
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,201137159,"""Test ElasticSearch functionality.""from langchain.docstore.document import Documentfrom langchain.vectorstores.elastic_vector_search import ElasticVectorSearchfrom tests.integration_tests.vectorstores.fake_embeddings import FakeEmbeddingsdef test_elas",4/27/23 20:45,1,7c0eb5a705cef502d9dfd3bc96ecacd13108eaa2,FALSE,FALSE,https://www.coursehero.com/file/201137159/test-elasticsearchpy/,test_elasticsearch.py,1,,Code,,1.00001E+14,caiuuu
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,201137149,"""Test logic on base chain class.""from typing import Any, Dict, Listimport pytestfrom pydantic import BaseModelfrom langchain.callbacks.base import CallbackManagerfrom langchain.chains.base import Chain, Memoryfrom tests.unit_tests.callbacks.fake_cal",4/27/23 20:46,3,ef7cd304f9edee210e27da9e218d837a42581a15,FALSE,FALSE,https://www.coursehero.com/file/201137149/test-basepy/,test_base.py,0,,Code,,1.00001E+14,caiuuu
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,201137147,"""Test Pinecone functionality.""import pineconefrom langchain.docstore.document import Documentfrom langchain.vectorstores.pinecone import Pineconefrom tests.integration_tests.vectorstores.fake_embeddings import FakeEmbeddingspinecone.init(api_key=""YOU",4/27/23 20:45,1,b4101a475e8095a163ab3c36ff60d5f5f262854a,FALSE,FALSE,https://www.coursehero.com/file/201137147/test-pineconepy/,test_pinecone.py,0,,Code,,1.00001E+14,caiuuu
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,201137145,"""Unit tests for agents.""from typing import Any, List, Mapping, Optionalfrom pydantic import BaseModelfromfromfromfromfromlangchain.agents import AgentExecutor, initialize_agentlangchain.agents.tools import Toollangchain.callbacks.base import Cal",4/27/23 20:45,5,103638dd247730a1f061218551faea38ea7327ae,FALSE,FALSE,https://www.coursehero.com/file/201137145/test-agentpy/,test_agent.py,1,,Code,,1.00001E+14,caiuuu
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,201137134,"""Test functionality related to natbot.""from typing import Any, List, Mapping, Optionalfrom pydantic import BaseModelfrom langchain.chains.natbot.base import NatBotChainfrom langchain.llms.base import LLMclass FakeLLM(LLM, BaseModel):""Fake LLM wrappe",4/27/23 20:46,1,d93a57f706d73b8ae5d0d2314503da716d776c9b,FALSE,FALSE,https://www.coursehero.com/file/201137134/test-natbotpy/,test_natbot.py,0,,Code,,1.00001E+14,caiuuu
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,201137125,"""Test Cohere API wrapper.""from pathlib import Pathfrom langchain.llms.cohere import Coherefrom langchain.llms.loading import load_llmfrom tests.integration_tests.llms.utils import assert_llm_equalitydef test_cohere_call() -&gt; None:""Test valid call to",4/27/23 20:44,1,ce5dc7a4252deb1056b22669444ca82bc0134e30,FALSE,FALSE,https://www.coursehero.com/file/201137125/test-coherepy/,test_cohere.py,0,,Code,,1.00001E+14,caiuuu
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,201137117,"""Test Tracer classes.""from _future_ import annotationsimport threadingfrom datetime import datetimefrom typing import List, Optional, Unionimport pytestfrom freezegun import freeze_timefrom langchain.callbacks.tracers.base import (BaseTracer,Chai",4/27/23 20:45,9,bc30cb79296f1343bf8f6cf6c802ebe3e259d402,FALSE,FALSE,https://www.coursehero.com/file/201137117/test-tracerpy/,test_tracer.py,0,,Code,,1.00001E+14,caiuuu
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,201137110,"""Test the bash utility.""import subprocessfrom pathlib import Pathfrom langchain.utilities.bash import BashProcessdef test_pwd_command() -&gt; None:""Test correct functionality.""session = BashProcess()commands = [""pwd""]output = session.run(commands)as",4/27/23 20:45,1,5f1ff796f9d1466c69d85ee6d1570015c720986b,FALSE,FALSE,https://www.coursehero.com/file/201137110/test-bashpy/,test_bash.py,0,,Code,,1.00001E+14,caiuuu
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,201137106,"""Integration test for self ask with search.""from langchain.agents.self_ask_with_search.base import SelfAskWithSearchChainfrom langchain.llms.openai import OpenAIfrom langchain.utilities.google_serper import GoogleSerperAPIWrapperdef test_self_ask_with",4/27/23 20:44,1,594da2b56641380a7efeb74e9217b275453613cf,FALSE,FALSE,https://www.coursehero.com/file/201137106/test-self-ask-with-searchpy/,test_self_ask_with_search.py,0,,Code,,1.00001E+14,caiuuu
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,201137092,"""Test openai embeddings.""from langchain.embeddings.openai import OpenAIEmbeddingsdef test_openai_embedding_documents() -&gt; None:""Test openai embeddings.""documents = [""foo bar""]embedding = OpenAIEmbeddings()output = embedding.embed_documents(documents",4/27/23 20:44,1,2ebc89908225fecfd38ba83a0b43848ee6b1fb16,FALSE,FALSE,https://www.coursehero.com/file/201137092/test-openaipy/,test_openai.py,2,,Code,,1.00001E+14,caiuuu
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,201137085,"""Test GooseAI API wrapper.""from langchain.llms.gooseai import GooseAIdef test_gooseai_call() -&gt; None:""Test valid call to gooseai.""llm = GooseAI(max_tokens=10)output = llm(""Say foo:"")assert isinstance(output, str)def test_gooseai_call_fairseq() -&gt; N",4/27/23 20:44,1,16d58a4fb43d2024378918b3effd8fea3055bc04,FALSE,FALSE,https://www.coursehero.com/file/201137085/test-gooseaipy/,test_gooseai.py,0,,Code,,1.00001E+14,caiuuu
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,201137080,"""Test functionality related to combining documents.""from typing import Any, List, Tupleimport pytestfrom langchain.chains.combine_documents.map_reduce import (_collapse_docs,_split_list_of_docs,)from langchain.docstore.document import Documentdef ",4/27/23 20:46,3,e2f25c480e07086885ef74244cf96d11381f78fe,FALSE,FALSE,https://www.coursehero.com/file/201137080/test-combine-documentspy/,test_combine_documents.py,0,,Code,,1.00001E+14,caiuuu
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,201137061,"""Test CallbackManager.""from typing import Tupleimport pytestfrom langchain.callbacks.base import (AsyncCallbackManager,BaseCallbackManager,CallbackManager,)from langchain.callbacks.shared import SharedCallbackManagerfrom langchain.schema import A",4/27/23 20:45,4,02105cb164b873eff305716d345f665390ab65e9,FALSE,FALSE,https://www.coursehero.com/file/201137061/test-callback-managerpy/,test_callback_manager.py,0,,Code,,1.00001E+14,caiuuu
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,201137059,"""Test HyDE.""from typing import List, Optionalimport numpy as npfrom pydantic import BaseModelfromfromfromfromfromlangchain.chains.hyde.base import HypotheticalDocumentEmbedderlangchain.chains.hyde.prompts import PROMPT_MAPlangchain.embeddings.b",4/27/23 20:46,2,1e8d413488279943c1753a164086e4f69132a913,FALSE,FALSE,https://www.coursehero.com/file/201137059/test-hydepy/,test_hyde.py,0,,Code,,1.00001E+14,caiuuu
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,201137057,"""Test pipeline functionality.""from typing import Dict, Listimport pytestfrom pydantic import BaseModelfrom langchain.chains.base import Chainfrom langchain.chains.sequential import SequentialChain, SimpleSequentialChainclass FakeChain(Chain, BaseMod",4/27/23 20:46,3,ffe9ea88ac4fdee6caeaacac00d0bd31bcb5cfd6,FALSE,FALSE,https://www.coursehero.com/file/201137057/test-sequentialpy/,test_sequential.py,0,,Code,,1.00001E+14,caiuuu
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,201137053,"""Test Milvus functionality.""from typing import List, Optionalfrom langchain.docstore.document import Documentfrom langchain.vectorstores import Milvusfrom tests.integration_tests.vectorstores.fake_embeddings import (FakeEmbeddings,fake_texts,)def ",4/27/23 20:45,1,51e315b13cd7ab2bb91ecd0fd32ec45567cdb910,FALSE,FALSE,https://www.coursehero.com/file/201137053/test-milvuspy/,test_milvus.py,0,,Code,,1.00001E+14,caiuuu
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,201137050,"""Test MRKL functionality.""import pytestfromfromfromfromfromlangchain.agents.mrkl.base import ZeroShotAgent, get_action_and_inputlangchain.agents.mrkl.prompt import FORMAT_INSTRUCTIONS, PREFIX, SUFFIXlangchain.agents.tools import Toollangchain.pr",4/27/23 20:45,2,813314a5dcf13594abb1cfffa83a1cb657e0e51c,FALSE,FALSE,https://www.coursehero.com/file/201137050/test-mrklpy/,test_mrkl.py,0,,Code,,1.00001E+14,caiuuu
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,201137042,"""Utils for LLM Tests.""from langchain.llms.base import BaseLLMdef assert_llm_equality(llm: BaseLLM, loaded_llm: BaseLLM) -&gt; None:""Assert LLM Equality for tests.""# Check that they are the same type.assert type(llm) = type(loaded_llm)# Client field can",4/27/23 20:44,1,88de233c7ebdace3d890db4e9b10792ce5c8b12f,FALSE,FALSE,https://www.coursehero.com/file/201137042/utilspy/,utils.py,0,,Code,,1.00001E+14,caiuuu
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,201137037,"""Integration test for Wolfram Alpha API Wrapper.""from langchain.utilities.wolfram_alpha import WolframAlphaAPIWrapperdef test_call() -&gt; None:""Test that call gives the correct answer.""search = WolframAlphaAPIWrapper()output = search.run(""what is 2x+18",4/27/23 20:44,1,48bcd1df6b95a38040cce05c522709b4b57397c3,FALSE,FALSE,https://www.coursehero.com/file/201137037/test-wolfram-alpha-apipy/,test_wolfram_alpha_api.py,0,,Code,,1.00001E+14,caiuuu
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,201137021,"""Test functionality related to ngram overlap based selector.""import pytestfrom langchain.prompts.example_selector.ngram_overlap import (NGramOverlapExampleSelector,ngram_overlap_score,)from langchain.prompts.prompt import PromptTemplateEXAMPLES = [",4/27/23 20:44,2,6ecad68ef161dcc975a6cfca57392401767a44d3,FALSE,FALSE,https://www.coursehero.com/file/201137021/test-ngram-overlap-example-selectorpy/,test_ngram_overlap_example_selector.py,1,,Code,,1.00001E+14,caiuuu
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,201137017,"""Test HuggingFace API wrapper.""import unittestfrom pathlib import Pathimport pytestfrom langchain.llms.huggingface_endpoint import HuggingFaceEndpointfrom langchain.llms.loading import load_llmfrom tests.integration_tests.llms.utils import assert_ll",4/27/23 20:44,1,402c4ea5e3b42be04649b7fa615ee8e6a24cf5d7,FALSE,FALSE,https://www.coursehero.com/file/201137017/test-huggingface-endpointpy/,test_huggingface_endpoint.py,0,,Code,,1.00001E+14,caiuuu
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,201136995,"""Test Self-hosted LLMs.""import picklefrom typing import Any, List, Optionalfrom transformers import AutoModelForCausalLM, AutoTokenizer, pipelinefrom langchain.llms import SelfHostedHuggingFaceLLM, SelfHostedPipelinemodel_reqs = [""pip:./"", ""transform",4/27/23 20:44,2,daee1890bc0e6a40775b5cfb502f26723fb5556a,FALSE,FALSE,https://www.coursehero.com/file/201136995/test-self-hosted-llmpy/,test_self_hosted_llm.py,0,,Code,,1.00001E+14,caiuuu
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,201136992,"""Test TensorflowHub embeddings.""from langchain.embeddings import TensorflowHubEmbeddingsdef test_tensorflowhub_embedding_documents() -&gt; None:""Test tensorflowhub embeddings.""documents = [""foo bar""]embedding = TensorflowHubEmbeddings()output = embeddi",4/27/23 20:44,1,56c129d7e63c4b51de130f496d565b9ea5b87e43,FALSE,FALSE,https://www.coursehero.com/file/201136992/test-tensorflow-hubpy/,test_tensorflow_hub.py,0,,Code,,1.00001E+14,caiuuu
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,201136986,"""Test Chroma functionality.""from langchain.docstore.document import Documentfrom langchain.vectorstores import Chromafrom tests.integration_tests.vectorstores.fake_embeddings import FakeEmbeddingsdef test_chroma() -&gt; None:""Test end to end constructio",4/27/23 20:45,2,7d223da3a7c417eb2c5b382bf71d4cce2483fcc8,FALSE,FALSE,https://www.coursehero.com/file/201136986/test-chromapy/,test_chroma.py,0,,Code,,1.00001E+14,caiuuu
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,201136972,"""Test transform chain.""from typing import Dictimport pytestfrom langchain.chains.transform import TransformChaindef dummy_transform(inputs: Dict[str, str]) -&gt; Dict[str, str]:""Transform a dummy input for tests.""outputs = inputsoutputs[""greeting""] = ",4/27/23 20:46,1,b4c560dd1d3d7e742b40454c77df0885d8cd6a7c,FALSE,FALSE,https://www.coursehero.com/file/201136972/test-transformpy/,test_transform.py,0,,Code,,1.00001E+14,caiuuu
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,201136969,"""Test OpenAI API wrapper.""from pathlib import Pathfrom typing import Generatorimport pytestfromfromfromfromfromlangchain.callbacks.base import CallbackManagerlangchain.llms.loading import load_llmlangchain.llms.openai import OpenAIlangchain.sc",4/27/23 20:44,3,11257727139ecd7a6bc9c3bf061eb12ae507005c,FALSE,FALSE,https://www.coursehero.com/file/201136969/test-openaipy/,test_openai.py,1,,Code,,1.00001E+14,caiuuu
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,201136962,"""Test text splitters that require an integration.""import pytestfrom langchain.text_splitter import CharacterTextSplitter, TokenTextSplitterdef test_huggingface_type_check() -&gt; None:""Test that type checks are done properly on input.""with pytest.raises",4/27/23 20:44,1,2cd7560865d1abe18b662189142be812956bd606,FALSE,FALSE,https://www.coursehero.com/file/201136962/test-text-splitterpy/,test_text_splitter.py,0,,Code,,1.00001E+14,caiuuu
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,201136958,"""Test SQL Database Chain.""from sqlalchemy import Column, Integer, MetaData, String, Table, create_engine,insertfrom langchain.chains.sql_database.base import SQLDatabaseChainfrom langchain.llms.openai import OpenAIfrom langchain.sql_database import S",4/27/23 20:44,1,2d3c98f358205ad9dd75b82b583a5a2639ecf499,FALSE,FALSE,https://www.coursehero.com/file/201136958/test-sql-databasepy/,test_sql_database.py,0,,Code,,1.00001E+14,caiuuu
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,201136940,"# flake8: noqa""Test SQL database wrapper with schema support.Using DuckDB as SQLite does not support schemas.""from sqlalchemy import (Column,Integer,MetaData,Sequence,String,Table,create_engine,event,insert,schema,)from langchain.sql_datab",4/27/23 20:45,2,1977a8ba5ed1c4274c2b0a8f5a0de8e1cbfe9154,FALSE,FALSE,https://www.coursehero.com/file/201136940/test-sql-database-schemapy/,test_sql_database_schema.py,1,,Code,,1.00001E+14,caiuuu
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,201136932,"""Test tool utils.""import pytestfrom langchain.agents.tools import Tool, toolfrom langchain.schema import AgentActiondef test_unnamed_decorator() -&gt; None:""Test functionality with unnamed decorator.""@tooldef search_api(query: str) -&gt; str:""Search the",4/27/23 20:45,2,484dd5e809e9d658008096f44c6c66c3b7e55945,FALSE,FALSE,https://www.coursehero.com/file/201136932/test-toolspy/,test_tools.py,0,,Code,,1.00001E+14,caiuuu
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,201136926,"""Integration test for Google Search API Wrapper.""from langchain.utilities.google_search import GoogleSearchAPIWrapperdef test_call() -&gt; None:""Test that call gives the correct answer.""search = GoogleSearchAPIWrapper()output = search.run(""What was Obam",4/27/23 20:44,1,13190f8da51eb787c6de17b95b9deb27e59ab7bb,FALSE,FALSE,https://www.coursehero.com/file/201136926/test-googlesearch-apipy/,test_googlesearch_api.py,0,,Code,,1.00001E+14,caiuuu
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,201136919,"""Test text splitting functionality.""import pytestfrom langchain.docstore.document import Documentfrom langchain.text_splitter import (CharacterTextSplitter,RecursiveCharacterTextSplitter,)def test_character_text_splitter() -&gt; None:""Test splitting ",4/27/23 20:45,2,a1f56f67958a26f5d7877d4548fa13c36e3410c8,FALSE,FALSE,https://www.coursehero.com/file/201136919/test-text-splitterpy/,test_text_splitter.py,0,,Code,,1.00001E+14,caiuuu
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,201136916,"""Unit tests for ReAct.""from typing import Any, List, Mapping, Optional, Unionfrom pydantic import BaseModelfromfromfromfromfromfromfromlangchain.agents.react.base import ReActChain, ReActDocstoreAgentlangchain.agents.tools import Toollangchain",4/27/23 20:45,2,c925a4121f05d17be0e39471ea5edf2677c7eb02,TRUE,FALSE,https://www.coursehero.com/file/201136916/test-reactpy/,test_react.py,0,,Code,,1.00001E+14,caiuuu
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,201136908,"""A fake callback handler for testing purposes.""from typing import Any, Dict, List, Unionfrom pydantic import BaseModelfrom langchain.callbacks.base import AsyncCallbackHandler, BaseCallbackHandlerfrom langchain.schema import AgentAction, AgentFinish, ",4/27/23 20:45,4,a7a9d141296152c40531652c73decda842f210c1,FALSE,FALSE,https://www.coursehero.com/file/201136908/fake-callback-handlerpy/,fake_callback_handler.py,0,,Code,,1.00001E+14,caiuuu
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,201136896,"""Test splitting with page numbers included.""import osfrom langchain.document_loaders import PagedPDFSplitterfrom langchain.embeddings.openai import OpenAIEmbeddingsfrom langchain.vectorstores import FAISSdef test_pdf_pagesplitter() -&gt; None:""Test spl",4/27/23 20:44,1,45f645a0dd8f6f5dbb57faed5ac9b3f4f0a6e3cd,FALSE,FALSE,https://www.coursehero.com/file/201136896/test-pdf-pagesplitterpy/,test_pdf_pagesplitter.py,0,,Code,,1.00001E+14,caiuuu
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,201136882,"""Test HuggingFace Pipeline wrapper.""from pathlib import Pathfrom transformers import AutoModelForCausalLM, AutoTokenizer, pipelinefrom langchain.llms.huggingface_pipeline import HuggingFacePipelinefrom langchain.llms.loading import load_llmfrom tests",4/27/23 20:44,1,4e1239930ab1f0979ed07579956039aa7f49aafc,FALSE,FALSE,https://www.coursehero.com/file/201136882/test-huggingface-pipelinepy/,test_huggingface_pipeline.py,1,,Code,,1.00001E+14,caiuuu
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,201136871,"""Test Qdrant functionality.""from langchain.docstore.document import Documentfrom langchain.vectorstores import Qdrantfrom tests.integration_tests.vectorstores.fake_embeddings import FakeEmbeddingsdef test_qdrant() -&gt; None:""Test end to end constructio",4/27/23 20:45,1,ceabd74ede325dcf30bfc8a0b423fb2f70414b80,FALSE,FALSE,https://www.coursehero.com/file/201136871/test-qdrantpy/,test_qdrant.py,0,,Code,,1.00001E+14,caiuuu
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,201135421,"# flake8: noqa E501""Test LLMCheckerChain functionality.""import pytestfrom langchain.chains.llm_checker.base import LLMCheckerChainfrom langchain.chains.llm_checker.prompt import (_CHECK_ASSERTIONS_TEMPLATE,_CREATE_DRAFT_ANSWER_TEMPLATE,_LIST_ASSERT",4/27/23 20:46,1,6ebc79a59fdca611afb46a259ea12c352f6c5c89,FALSE,FALSE,https://www.coursehero.com/file/201135421/test-llm-checkerpy/,test_llm_checker.py,1,,Code,,1.00001E+14,caiuuu
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,201135002,"""Test AI21 API wrapper.""from pathlib import Pathfrom langchain.llms.ai21 import AI21from langchain.llms.loading import load_llmdef test_ai21_call() -&gt; None:""Test valid call to ai21.""llm = AI21(maxTokens=10)output = llm(""Say foo:"")assert isinstance",4/27/23 20:44,1,8ef5e8d123d001097e2a0452c3f0aa169b6cd044,FALSE,FALSE,https://www.coursehero.com/file/201135002/test-ai21py/,test_ai21.py,0,,Code,,1.00001E+14,caiuuu
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,192107898,"""Wrapper around weaviate vector database.""from _future_ import annotationsfrom typing import Any, Iterable, List, Optionalfrom uuid import uuid4from langchain.docstore.document import Documentfrom langchain.embeddings.base import Embeddingsfrom lang",2/20/23 0:49,2,331b55283d63ad18ebe1e6a124a55b916ca03770,FALSE,FALSE,https://www.coursehero.com/file/192107898/weaviatepy/,weaviate.py,0,,Code,,1.00001E+14,caiuuu
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,192107892,"""Wrapper around the Milvus vector database.""from _future_ import annotationsimport uuidfrom typing import Any, Iterable, List, Optional, Tupleimport numpy as npfromfromfromfromlangchain.docstore.document import Documentlangchain.embeddings.base ",2/20/23 0:49,8,1b97fc8a643e2d255042a075e3b48ea98005f101,FALSE,FALSE,https://www.coursehero.com/file/192107892/milvuspy/,milvus.py,1,,Code,,1.00001E+14,caiuuu
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,192107879,"# flake8: noqa""Load tools.""from typing import Any, List, Optionalfromfromfromfromfromfromfromfromfromfromfromfromfromfromfromfromfromfromfromfromlangchain.agents.tools import Toollangchain.callbacks.base import BaseCallbackManager",2/20/23 0:43,5,0b4c1a1fed4488a3e9b332895b187e5b64b1b2ff,FALSE,FALSE,https://www.coursehero.com/file/192107879/load-toolspy/,load_tools.py,0,,Code,,1.00001E+14,caiuuu
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,192107875,"""Load prompts from disk.""import importlibimport jsonimport loggingfrom pathlib import Pathfrom typing import Unionimport yamlfromfromfromfromlangchain.prompts.base import BasePromptTemplate, RegexParserlangchain.prompts.few_shot import FewShot",2/20/23 0:48,3,50219461c8def003e0223550fa7f0584288cb9af,FALSE,FALSE,https://www.coursehero.com/file/192107875/loadingpy/,loading.py,0,,Code,,1.00001E+14,caiuuu
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,192107873,"""Callback Handler that prints to std out.""from typing import Any, Dict, List, Optional, Unionfrom langchain.callbacks.base import BaseCallbackHandlerfrom langchain.schema import AgentAction, AgentFinish, LLMResultclass OpenAICallbackHandler(BaseCallba",2/20/23 0:44,2,8b3f071ce979449a10fb7f5ca63d3d134ee14b19,FALSE,FALSE,https://www.coursehero.com/file/192107873/openai-infopy/,openai_info.py,1,,Code,,1.00001E+14,caiuuu
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,192107865,"""Chains are easily reusable components which can be linked together.""from langchain.chains.api.base import APIChainfrom langchain.chains.chat_vector_db.base import ChatVectorDBChainfrom langchain.chains.combine_documents.base import AnalyzeDocumentChai",2/20/23 0:44,1,30735c2c2a33271e2a0ff60b3610b0a6bad2728e,FALSE,FALSE,https://www.coursehero.com/file/192107865/-init-py/,__init__.py,0,,Code,,1.00001E+14,caiuuu
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,192107864,"""Schemas for tracers.""from _future_ import annotationsimport datetimefrom typing import Any, Dict, List, Optional, Unionfrom pydantic import BaseModel, Fieldfrom langchain.schema import LLMResultclass TracerSessionBase(BaseModel):""Base class for Tr",2/20/23 0:44,2,2aff379e68692bf75b22f43231d0bdad8b5166f3,FALSE,FALSE,https://www.coursehero.com/file/192107864/schemaspy/,schemas.py,0,,Code,,1.00001E+14,caiuuu
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,192107862,"""Select examples based on length.""import refrom typing import Callable, Dict, Listfrom pydantic import BaseModel, validatorfrom langchain.prompts.example_selector.base import BaseExampleSelectorfrom langchain.prompts.prompt import PromptTemplateclas",2/20/23 0:48,2,57c0d2d83fd8619b8670ac4ac6638fcdccf4e4f4,FALSE,FALSE,https://www.coursehero.com/file/192107862/length-basedpy/,length_based.py,0,,Code,,1.00001E+14,caiuuu
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,192107860,"# flake8: noqafrom langchain.prompts.prompt import PromptTemplate_DEFAULT_ENTITY_SUMMARIZATION_TEMPLATE = ""You are an AI assistant helping a humankeep track of facts about relevant people, places, and concepts in their life.Update the summary of the p",2/20/23 0:47,1,fd91f8d9223c95b9c349ea3a9983f62ca43e3228,FALSE,FALSE,https://www.coursehero.com/file/192107860/entity-summarizationpy/,entity_summarization.py,0,,Code,,1.00001E+14,caiuuu
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,192107856,"""Chain that combines documents by stuffing into context.""from typing import Any, Dict, List, Optional, Tuplefrom pydantic import BaseModel, Extra, Field, root_validatorfromfromfromfromfromlangchain.chains.combine_documents.base import BaseCombineD",2/20/23 0:45,2,25194aa7fb2b008edf34af23f75d5594b2550b41,FALSE,FALSE,https://www.coursehero.com/file/192107856/stuffpy/,stuff.py,0,,Code,,1.00001E+14,caiuuu
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,192107855,"""Example selector that selects examples based on SemanticSimilarity.""from _future_ import annotationsfrom typing import Any, Dict, List, Optionalfrom pydantic import BaseModel, Extrafrom langchain.embeddings.base import Embeddingsfrom langchain.promp",2/20/23 0:48,3,bc16071f43967660a890229c69e01219af610749,TRUE,FALSE,https://www.coursehero.com/file/192107855/semantic-similaritypy/,semantic_similarity.py,1,,Code,,1.00001E+14,caiuuu
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,192107852,"""Wrapper around subprocess to run commands.""import subprocessfrom typing import List, Unionclass BashProcess:""Executes bash commands and returns the output.""def _init_(self, strip_newlines: bool = False, return_err_output: bool =False):""Initialize ",2/20/23 0:49,1,a7f974411c9c726180cf6241e2206aa2d40209bc,FALSE,FALSE,https://www.coursehero.com/file/192107852/bashpy/,bash.py,0,,Code,,1.00001E+14,caiuuu
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,192107848,"""Chain that interprets a prompt and executes bash code to perform bashoperations.""from typing import Dict, Listfrom pydantic import BaseModel, Extrafromfromfromfromfromfromlangchain.chains.base import Chainlangchain.chains.llm import LLMChainl",2/20/23 0:46,2,79d5809580415ffe12b83fbe21a7bcfb4ab58288,FALSE,FALSE,https://www.coursehero.com/file/192107848/basepy/,base.py,0,,Code,,1.00001E+14,caiuuu
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,192107846,"# flake8: noqaPREFIX = ""Assistant is a large language model trained by OpenAI.Assistant is designed to be able to assist with a wide range of tasks, fromanswering simple questions to providing in-depth explanations and discussions on awide range of to",2/20/23 0:43,1,9a17f3f050fa72393e63b9cda4903819e6d37e3c,FALSE,FALSE,https://www.coursehero.com/file/192107846/promptpy/,prompt.py,0,,Code,,1.00001E+14,caiuuu
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,192107845,"""Tool for the Wolfram Alpha API.""from langchain.tools.base import BaseToolfrom langchain.utilities.wolfram_alpha import WolframAlphaAPIWrapperclass WolframAlphaQueryRun(BaseTool):""Tool that adds the capability to query using the Wolfram Alpha SDK.""na",2/20/23 0:49,1,3135cca90e1abb3d748d36d8a5d82f34046ba000,FALSE,FALSE,https://www.coursehero.com/file/192107845/toolpy/,tool.py,0,,Code,,1.00001E+14,caiuuu
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,192107842,"""Prompt template that contains few shot examples.""from typing import Any, Dict, List, Optionalfrom pydantic import BaseModel, Extra, root_validatorfrom langchain.prompts.base import (DEFAULT_FORMATTER_MAPPING,BasePromptTemplate,check_valid_template,",2/20/23 0:48,3,8f51c40fa0cae85ab84aac7567fc576b0600bd6b,FALSE,FALSE,https://www.coursehero.com/file/192107842/few-shotpy/,few_shot.py,0,,Code,,1.00001E+14,caiuuu
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,192107841,"""Utility functions for working with prompts.""from typing import Listfromfromfromfromlangchain.chains.llm import LLMChainlangchain.llms.base import BaseLLMlangchain.prompts.few_shot import FewShotPromptTemplatelangchain.prompts.prompt import Promp",2/20/23 0:43,1,145fbc0670671f0341aa141eee0994094b7a0573,FALSE,FALSE,https://www.coursehero.com/file/192107841/example-generatorpy/,example_generator.py,0,,Code,,1.00001E+14,caiuuu
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,192107839,"# flake8: noqafrom langchain.prompts.prompt import PromptTemplate_template = ""Given the following conversation and a follow up question, rephrasethe follow up question to be a standalone question.Chat History:{chat_history}Follow Up Input: {question",2/20/23 0:45,1,7d64f7bd61a85224b7e02013de8c8529ca4a37aa,FALSE,FALSE,https://www.coursehero.com/file/192107839/promptspy/,prompts.py,0,,Code,,1.00001E+14,caiuuu
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,192107836,"""Chain that hits a URL and then uses an LLM to parse results.""from _future_ import annotationsfrom typing import Dict, Listfrom pydantic import BaseModel, Extra, Field, root_validatorfrom langchain.chains import LLMChainfrom langchain.chains.base imp",2/20/23 0:44,2,166fbf7df99e5cbd206858a9d07c657142232fcf,FALSE,FALSE,https://www.coursehero.com/file/192107836/llm-requestspy/,llm_requests.py,0,,Code,,1.00001E+14,caiuuu
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,192107833,"""Chain pipeline where the outputs of one step feed directly into next.""from typing import Dict, Listfrom pydantic import BaseModel, Extra, root_validatorfrom langchain.chains.base import Chainfrom langchain.input import get_color_mappingclass Sequent",2/20/23 0:44,3,2baf2743736e01c493b4e18185d6fd0a1fdc9cf4,FALSE,FALSE,https://www.coursehero.com/file/192107833/sequentialpy/,sequential.py,0,,Code,,1.00001E+14,caiuuu
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,192107832,"""Chain that calls SearxNG meta search API.SearxNG is a privacy-friendly free metasearch engine that aggregates results frommultiple search engines and databases.For the search API refer to https:/docs.searxng.org/dev/search_api.htmlQuick Start-In ord",2/20/23 0:49,6,f4410d30a8c0f15253f5bf94a8c38357b4c10b1e,FALSE,FALSE,https://www.coursehero.com/file/192107832/searx-searchpy/,searx_search.py,1,,Code,,1.00001E+14,caiuuu
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,192107826,"""Interface for agents.""from langchain.agents.agent import Agent, AgentExecutorfrom langchain.agents.conversational.base import ConversationalAgentfrom langchain.agents.initialize import initialize_agentfrom langchain.agents.load_tools import get_all_t",2/20/23 0:43,1,7bca2a4d6edd0968b4ce357f02281a70fc16bcc8,FALSE,FALSE,https://www.coursehero.com/file/192107826/-init-py/,__init__.py,0,,Code,,1.00001E+14,caiuuu
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,192107821,"""A Tracer implementation that records to LangChain endpoint.""from _future_ import annotationsimport loggingimport osfrom abc import ABCfrom typing import Any, Dict, Optional, Unionimport requestsfrom langchain.callbacks.tracers.base import BaseTrac",2/20/23 0:44,2,427a8c74eb94cd1d41164ceb474dc23a70447c8e,FALSE,FALSE,https://www.coursehero.com/file/192107821/langchainpy/,langchain.py,0,,Code,,1.00001E+14,caiuuu
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,192107810,"# flake8: noqafrom langchain.prompts.prompt import PromptTemplateAPI_URL_PROMPT_TEMPLATE = ""You are given the below API Documentation:{api_docs}Using this documentation, generate the full API url to call for answering the userquestion.You should bui",2/20/23 0:44,1,805c431dae15f37f4f763b6ed9e2a0c59456cb74,FALSE,FALSE,https://www.coursehero.com/file/192107810/promptpy/,prompt.py,0,,Code,,1.00001E+14,caiuuu
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,192107809,"""Handle chained inputs.""from typing import Dict, List, Optional_TEXT_COLOR_MAPPING = {""blue"": ""36;1"",""yellow"": ""33;1"",""pink"": ""38;5;200"",""green"": ""32;1"",""red"": ""31;1"",}def get_color_mapping(items: List[str], excluded_colors: Optional[List] = Non",2/20/23 0:43,1,469ffab189814e642c9b9001916efcb87be4c3f7,FALSE,FALSE,https://www.coursehero.com/file/192107809/inputpy/,input.py,0,,Code,,1.00001E+14,caiuuu
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,192107789,"""Fake LLM wrapper for testing purposes.""from typing import Any, List, Mapping, Optionalfrom pydantic import BaseModelfrom langchain.llms.base import LLMclass FakeListLLM(LLM, BaseModel):""Fake LLM wrapper for testing purposes.""responses: Listi: int ",2/20/23 0:47,1,f0300e47ea846b8413d73004c7290dd298467bcf,FALSE,FALSE,https://www.coursehero.com/file/192107789/fakepy/,fake.py,0,,Code,,1.00001E+14,caiuuu
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,192107787,"# flake8: noqafrom copy import deepcopyfrom langchain.prompts.few_shot import FewShotPromptTemplatefrom langchain.prompts.prompt import PromptTemplatecritique_example = PromptTemplate(template=""Human: {input_prompt}Model: {output_from_model}Critiqu",2/20/23 0:45,3,1ad89aba1f4c177b0625a875ca0d9deac792ba72,FALSE,FALSE,https://www.coursehero.com/file/192107787/promptspy/,prompts.py,0,,Code,,1.00001E+14,caiuuu
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,192107785,"""Wrapper around ChromaDB embeddings platform.""from _future_ import annotationsimport loggingimport uuidfrom typing import Any, Dict, Iterable, List, Optionalfrom langchain.docstore.document import Documentfrom langchain.embeddings.base import Embedd",2/20/23 0:49,4,4db24947f11a889f587826e55c6b5a59c8492cf8,FALSE,FALSE,https://www.coursehero.com/file/192107785/chromapy/,chroma.py,0,,Code,,1.00001E+14,caiuuu
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,192107783,"""Chain for chatting with a vector database.""from _future_ import annotationsfrom typing import Any, Dict, List, Tuplefrom pydantic import BaseModelfrom langchain.chains.base import Chainfrom langchain.chains.chat_vector_db.prompts import CONDENSE_QUE",2/20/23 0:45,3,19d04e49b094c05fcce1994c9b64539af1dab555,FALSE,FALSE,https://www.coursehero.com/file/192107783/basepy/,base.py,0,,Code,,1.00001E+14,caiuuu
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,192107782,"""Beta Feature: base interface for cache.""from abc import ABC, abstractmethodfrom typing import Any, Dict, List, Optional, Tuplefrom sqlalchemy import Column, Integer, String, create_engine, selectfrom sqlalchemy.engine.base import Enginefrom sqlalche",2/20/23 0:43,3,108ffeaa9caff1d9a1b8b1eee1279be1fd1ae586,FALSE,FALSE,https://www.coursehero.com/file/192107782/cachepy/,cache.py,0,,Code,,1.00001E+14,caiuuu
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,192107781,"""Common schema objects.""from dataclasses import dataclassfrom typing import Any, Dict, List, NamedTuple, Optionalfrom dataclasses_json import dataclass_jsonclass AgentAction(NamedTuple):""Agent's action to take.""tool: strtool_input: strlog: strcla",2/20/23 0:43,1,d0e15566c11cea97f8790e82c8e23e81a089d631,FALSE,FALSE,https://www.coursehero.com/file/192107781/schemapy/,schema.py,0,,Code,,1.00001E+14,caiuuu
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,192107767,"""Utility functions for working with vectors and vectorstores.""from typing import Listimport numpy as npdef cosine_similarity(a: np.ndarray, b: np.ndarray) -&gt; float:""Calculate cosine similarity with numpy.""return np.dot(a, b) / (np.linalg.norm(a) * np",2/20/23 0:49,1,616a859aa0eb1abb5416645b1b133c3c55360469,TRUE,FALSE,https://www.coursehero.com/file/192107767/utilspy/,utils.py,0,,Code,,1.00001E+14,caiuuu
337847,10240474,Digital Logic and Computer Organization,2300,ECE,2,127885,LONG,0,LONG,127885,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,0,2010,10240474,39356063,"Ethics LectureProblem 8. Are you surprised that VW would install a ""smart sensor"" on cars so that the carswould release emissions controls after the cars passed inspection? Why do you think engineers atthe company went along and designed this system?V",3/24/19 23:12,1,02d415f19d2e64ce2f9c112382ebff2063f9dfc5,TRUE,FALSE,https://www.coursehero.com/file/39356063/November-30-Ethics-Lecture-Notesdocx/,November 30 Ethics Lecture Notes.docx,1,notes,Notes,Notes,1.00001E+14,oohwooooh
337847,8286246,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,0,2018,8286246,39006752,,3/15/19 10:35,6,393cfa9f317940559600ea3eb6c3dce29316e223,FALSE,FALSE,https://www.coursehero.com/file/39006752/prelim2-solutionpdf/,prelim2-solution.pdf,45,test_prep,Other,Test prep,1.00001E+14,gkthgml
337847,337847,Digital Logic and Computer Organization,2300,ECE,2,127885,LONG,0,LONG,127885,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,1,2008,337847,37400268,Kenneth Maokm633Q1Q2Q3Q4abcQ5a)b)c),1/30/19 15:51,5,b34271da28a7e960f00c414d37e6928cd61bccf3,FALSE,FALSE,https://www.coursehero.com/file/37400268/HW7pdf/,HW7.pdf,30,homework,Other,Homework Help,1.00001E+14,ken633
337847,337847,Digital Logic and Computer Organization,2300,ECE,2,127885,LONG,0,LONG,127885,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,1,2008,337847,37400258,"34.5. We do nothing about our caches. The cache is not program specific, and thus can be used betweenprograms. By keeping the caches the way they are, other programs can benefit from what's already inthe cache. The cache keeps data and the PPN keep",1/30/19 15:51,6,37a862324572cdd0a36d5b12ac41c75a2af9db8c,FALSE,FALSE,https://www.coursehero.com/file/37400258/HW8pdf/,HW8.pdf,15,homework,Assignment,Homework Help,1.00001E+14,ken633
337847,337847,Digital Logic and Computer Organization,2300,ECE,2,127885,LONG,0,LONG,127885,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,1,2008,337847,37400257,Kenneth Mao km6332.4.5.,1/30/19 15:51,8,a223e05b2ecd33b8acda582f78560a75a5f1a596,FALSE,FALSE,https://www.coursehero.com/file/37400257/HW6pdf/,HW6.pdf,21,homework,Other,Homework Help,1.00001E+14,ken633
337847,337847,Digital Logic and Computer Organization,2300,ECE,2,127885,LONG,0,LONG,127885,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,1,2008,337847,37400252,,1/30/19 15:50,5,cd40a21f7463d3bf1001977e3dbad178a4c56286,FALSE,FALSE,https://www.coursehero.com/file/37400252/HW5pdf/,HW5.pdf,19,homework,Other,Homework Help,1.00001E+14,ken633
337847,2457581,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,2457581,36388952,"ECE 2300Digital Logic &amp; Computer OrganizationSpring 2018ExceptionsInput/OutputLecture 24: 1Announcements HW8 due tomorrow Lab 6 on Monday/Tuesday Please return your FPGA boards Final Exam: Tuesday May 22, 2pm, Hollister B14 Covers the entire co",12/11/18 16:31,49,8d63180e056a5a6d1ebaf31a55a899d1be6a428e,TRUE,FALSE,https://www.coursehero.com/file/36388952/Lecture24pdf/,Lecture24.pdf,4,notes,Slides,Notes,1.00001E+14,TianlinZhao
337847,2457581,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,2457581,36388856,ECE 2300Digital Logic &amp; Computer OrganizationSpring 2018Advanced TopicsLecture 25: 1Announcements ECE Day tomorrow: Duffield atriumPhoto booth challengeMini golfStudent vs. faculty JEOPARDYGrab &amp; Go lunch (Dinosaur BBQ)Professor dunk tankMany ,12/11/18 16:31,38,09eda6c1513061bf22637da77f8e5e555da28fe1,TRUE,FALSE,https://www.coursehero.com/file/36388856/Lecture25pdf/,Lecture25.pdf,2,notes,Slides,Notes,1.00001E+14,TianlinZhao
337847,2457581,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,2457581,36388841,ECE 2300Digital Logic &amp; Computer OrganizationSpring 2018Single Cycle MicroprocessorLecture 15: 1Announcements HW 6 released (with a practice question) Lab 5 prelab (A) due tomorrowLecture 15: 2SRAM vs. DRAM SRAM advantages and disadvantagesUsua,12/11/18 16:31,21,e2d6e4a399097082aa2b5077df9439e637dee962,FALSE,FALSE,https://www.coursehero.com/file/36388841/Lecture15pdf/,Lecture15.pdf,4,notes,Slides,Notes,1.00001E+14,TianlinZhao
337847,2457581,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,2457581,36388835,ECE 2300Digital Logic &amp; Computer OrganizationSpring 2018More CachesMeasuring PerformanceLecture 22: 1Announcements HW7 due tomorrow 11:59pm Prelab 5(c) due Saturday 3pm Lab 6 (last one) released HW8 (last one) to be released tonightLecture 22: ,12/11/18 16:31,44,c93e1e2cefd7b578119f8c4d2ef09e1a8bd2476d,TRUE,FALSE,https://www.coursehero.com/file/36388835/Lecture22pdf/,Lecture22.pdf,3,notes,Slides,Notes,1.00001E+14,TianlinZhao
337847,2457581,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,2457581,36388833,ECE 2300Digital Logic &amp; Computer OrganizationSpring 2018Timing AnalysisLecture 11: 1Announcements Lab report guidelines are uploaded on CMS As part of the assignment for Lab 3 report Lab 4(A) prelab due tomorrowLecture 11: 2Synchronous Circuits,12/11/18 16:31,26,05c1449a9510b0341bff7dac4db7c3f4e2eb48b7,TRUE,FALSE,https://www.coursehero.com/file/36388833/Lecture11pdf/,Lecture11.pdf,9,notes,Slides,Notes,1.00001E+14,TianlinZhao
337847,2457581,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,2457581,36388824,ECE 2300Digital Logic &amp; Computer OrganizationSpring 2018More Binary ArithmeticALULecture 13: 1Announcements Lab 4 prelab (B) due tomorrow Lab 5 to be released tonightLecture 13: 2Example: Fixed Size 2C Addition White stone = 0 Black stone = 1,12/11/18 16:31,27,3623128c9f3cf41ada4d3c84877e0cb7374de0ef,TRUE,FALSE,https://www.coursehero.com/file/36388824/Lecture13pdf/,Lecture13.pdf,3,notes,Slides,Notes,1.00001E+14,TianlinZhao
337847,2457581,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,2457581,36388820,"ECE 2300Digital Logic &amp; Computer OrganizationSpring 2018More FSMsTiming, ClockingLecture 10: 1Announcements Prelim 1 graded High: 60 (out of 60); Mean: 46.2; Median 46.8 You can view your exam during instructor OH today,TA OH tomorrow, or lab se",12/11/18 16:30,28,66a45d0b3c6af96e9c49eb96bf4d7763b94fc5f1,FALSE,FALSE,https://www.coursehero.com/file/36388820/Lecture10pdf/,Lecture10.pdf,7,notes,Slides,Notes,1.00001E+14,TianlinZhao
337847,2457581,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,2457581,36388780,ECE 2300Digital Logic &amp; Computer OrganizationSpring 2018MemoriesLecture 14: 1Announcements HW6 will be posted tonight Lab 4b next week: Debug your design before thein-lab exerciseLecture 14: 2Review: ALU Operation EncodingsNAMEADDSUBANDORS,12/11/18 16:31,31,1bdb7666dc16f000dd00a797f2257d353bee95d7,TRUE,FALSE,https://www.coursehero.com/file/36388780/Lecture14pdf/,Lecture14.pdf,2,notes,Slides,Notes,1.00001E+14,TianlinZhao
337847,2457581,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,2457581,36388767,"ECE 2300Digital Logic &amp; Computer OrganizationSpring 2018More Single Cycle MicroprocessorLecture 16: 1Announcements HW6 due tomorrow Prelim 2: Tues April 17, 7:30pm, 101 Phillips HallCoverage: Lectures 8~16Inform instructor ASAP to resolve schedul",12/11/18 16:31,26,8d00d7206df1a335fce5070294962f132255d246,FALSE,FALSE,https://www.coursehero.com/file/36388767/Lecture16pdf/,Lecture16.pdf,4,notes,Slides,Notes,1.00001E+14,TianlinZhao
337847,2457581,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,2457581,36388551,"ECE 2300Digital Logic &amp; Computer OrganizationSpring 2018More Pipelined MicroprocessorLecture 19: 1Announcements Prelim 2 tonight, 7:30-9:00pm, PHL 101Lecture 19: 2Example: Branch Delay SlotBEQ R2,R3,XNOPOR R4,R1,R3X: AND R6,R1,R2ADDI R7,R2,3",12/11/18 16:31,28,4272e9340c5999e2c92376619b3469837a873769,FALSE,FALSE,https://www.coursehero.com/file/36388551/Lecture19pdf/,Lecture19.pdf,4,notes,Slides,Notes,1.00001E+14,TianlinZhao
337847,2457581,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,2457581,36388415,ECE 2300Digital Logic &amp; Computer OrganizationSpring 2018Virtual MemoryLecture 23: 1Announcements HW8 released: covers virtual memory (thislecture) and exception (next lecture) Lab 6 prelab due tomorrowLecture 23: 2Example: Impact of L1 Caches W,12/11/18 16:31,21,1cc69f4c0bf68c83d56da45037fa687a59eef062,TRUE,FALSE,https://www.coursehero.com/file/36388415/Lecture23pdf/,Lecture23.pdf,2,notes,Slides,Notes,1.00001E+14,TianlinZhao
337847,2457581,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,2457581,36388408,"ECE 2300Digital Logic &amp; Computer OrganizationSpring 2018More Pipelined MicroprocessorLecture 18: 1Announcements No instructor office hour today Rescheduled to Monday April 16, 4:00-5:30pm Prelim 2 review sessions Friday April 13, 4:30-6:00pm, PHL",12/11/18 16:31,35,9ab37702aea33af20fe06e99f0cc7ae8529e3113,TRUE,FALSE,https://www.coursehero.com/file/36388408/Lecture18pdf/,Lecture18.pdf,3,notes,Slides,Notes,1.00001E+14,TianlinZhao
337847,2457581,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,2457581,36388396,"ECE 2300Digital Logic &amp; Computer OrganizationSpring 2018Pipelined MicroprocessorLecture 17: 1Announcements Prelab 5(b) deadline is on Friday Prelim 2: Tues April 17, 7:30-9:00pm, PHL 101 Coverage: Lectures 8~16 FSMs, timing analysis, binary arith",12/11/18 16:31,31,2ee05e5224051210c63f3ccfe8c3bcad2e92150b,FALSE,FALSE,https://www.coursehero.com/file/36388396/Lecture17pdf/,Lecture17.pdf,7,notes,Slides,Notes,1.00001E+14,TianlinZhao
337847,2457581,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,2457581,36387856,ECE 2300Digital Logic &amp; Computer OrganizationSpring 2018Twos Complement RepresentationBinary ArithmeticLecture 12: 1Announcements HW4 due tomorrow HW5 will be released tonight Lab 3 report due next Monday/Tuesday Form group before the submission,12/11/18 16:31,27,37d688a0278ba6f6d107589cca5e0e2b549b7556,FALSE,FALSE,https://www.coursehero.com/file/36387856/Lecture12pdf/,Lecture12.pdf,2,notes,Slides,Notes,1.00001E+14,TianlinZhao
337847,2457581,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,2457581,36387855,"ECE 2300Digital Logic &amp; Computer OrganizationSpring 2018More CachesLecture 21: 1Announcements Prelim 2 stats High: 79.5 (out of 80), Mean: 65.9, Median: 68 Prelab 5(C) deadline extended to Saturday 3pm No further extension (aka slip days) allowed",12/11/18 16:31,34,383f680f2be3897e868d89d12fe0d0f27a9fdb11,TRUE,FALSE,https://www.coursehero.com/file/36387855/Lecture21pdf/,Lecture21.pdf,4,notes,Slides,Notes,1.00001E+14,TianlinZhao
337847,2457580,Digital Logic and Computer Organization,2300,ECE,2,571751,"Bojanczyk,A",0,"Bojanczyk,A",571751,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,2457580,33969002,"ECE 23 00: Digital Logic and Computer Organization F all 2017NET ID:1. (6 points) Prove the following equality using DeMorgans Law and Boolean algebra theorems.You do not have to state the theorem that is applied, but you must show every step.o&lt;=+Y)-(",10/5/18 19:39,11,cecdd7ca4a2523222594c2099eb15d86644498fa,FALSE,FALSE,https://www.coursehero.com/file/33969002/2017-prelim-1-solutionspdf/,2017-prelim 1-solutions.pdf,50,homework,Test,Homework Help,1.00001E+14,mountain4522
337847,2457580,Digital Logic and Computer Organization,2300,ECE,2,571751,"Bojanczyk,A",0,"Bojanczyk,A",571751,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,2457580,33949959,"ECE 2300: Digital Logic and Computer OrganizationFall 2017ECE 2300 Fall 2017Prelim 1Thursday, October 12, 2017Closed book, closed notes, no calculatorsTime limit: 120 minutesAcademic integrity is expected of all students of Cornell University at al",10/5/18 19:39,13,c65355d9e0cb713acd04128fa39bb54edce1b025,TRUE,FALSE,https://www.coursehero.com/file/33949959/2017-prelim1pdf/,2017-prelim1.pdf,43,,Test,,1.00001E+14,mountain4522
337847,2457581,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,2457581,28907831,"1. A combinational circuit takes two 2-bit binary numbers A = A1A0 and B = B1B0 asinputs, and outputs a 1-bit signal F indicating whether A is no less than B (namely, =1 if , and = 0 if &lt; ) and only needs to be correct when A is non-zero.a) Create a tr",3/4/18 18:18,8,a6d13ad3274d1b0812fc7b4bb094b13c63881a87,FALSE,FALSE,https://www.coursehero.com/file/28907831/Practice-Prelim-1-SP17pdf/,Practice Prelim 1 SP17.pdf,21,,Assignment,,1.00001E+14,dylee1
337847,2457581,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,2457581,28907805,"ECE / ENGRD 2300, SPRING 2017 DIGITAL LOGIC AND COMPUTER ORGANIZATIONSAMPLE FINAL1. Answer the following questions regarding processor memory hierarchy.a) Assuming 16-bit addresses, how many bits are associated with the tag, index, andoffset of the fo",3/4/18 18:18,11,e2189bddd902ae972846c9ec5fb41a8ad2061f46,TRUE,FALSE,https://www.coursehero.com/file/28907805/Sample-Final-S17pdf/,Sample Final S17.pdf,56,test_prep,Assignment,Test prep,1.00001E+14,dylee1
337847,2457581,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,2457581,28907781,"ECE / ENGRD 2300, SPRING 2017 DIGITAL LOGIC AND COMPUTER ORGANIZATIONSAMPLE PRELIM 21. Answer the following questions regarding binary arithmetic.a) Given X = 01111110 in twos complement form, first convert X into thehexadecimal form, and then convert",3/4/18 18:18,10,a83e938018f2d0d43e83ba4a59eff97131210720,TRUE,FALSE,https://www.coursehero.com/file/28907781/Practice-Prelim-2-SP17-SOLUTIONSpdf/,Practice Prelim 2 SP17 SOLUTIONS.pdf,14,,Assignment,,1.00001E+14,dylee1
337847,2457581,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,2457581,27071033,ECE 2300: Digital Logic and Computer Organization Fall 2016NET ID:1. (16 points) A 2-way set associative instruction cache has 8 sets and a block size of 8 bytes.(a) (4 points) Calculate the total cache size in bytes.2922&lt;2= (Z?(b) (4 points) How man,12/5/17 14:06,11,757be244871c5863f8269755a34071983dad02a3,FALSE,FALSE,https://www.coursehero.com/file/27071033/fall-2016-final-solutionspdf/,fall-2016-final-solutions.pdf,98,test_prep,Assignment,Test prep,1.00001E+14,ihave56years
337847,2457581,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,2457581,27071028,"ECE 2300: Digital Logic and Computer OrganizationFall 2013ECE 2300 Fall 2013Prelim 2Thursday, November 21, 2013Closed book, closed notes, no calculatorsTime limit: 120 minutesAcademic integrity is expected of all students of Cornell University at a",12/5/17 14:08,8,4585ce51efbb5ca51954390494150e1ddcd97071,FALSE,FALSE,https://www.coursehero.com/file/27071028/fall-2013-prelim2pdf/,fall-2013-prelim2.pdf,23,test_prep,Test,Test prep,1.00001E+14,ihave56years
337847,2457581,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,2457581,27071020,"ECE 2300: Digital Logic and Computer OrganizationFall 2016ECE 2300 Fall 2016Prelim 2Thursday, November 17, 2016Closed book, closed notes, no calculatorsTime limit: 120 minutesAcademic integrity is expected of all students of Cornell University at a",12/5/17 14:07,9,20877bd13d588bea2ff0f78e3253809e28d60c69,TRUE,FALSE,https://www.coursehero.com/file/27071020/fall-2016-prelim2pdf/,fall-2016-prelim2.pdf,73,test_prep,Test,Test prep,1.00001E+14,ihave56years
337847,2457581,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,2457581,27071012,"ECE 2300: Digital Logic and Computer OrganizationFall 2016ECE 2300 Fall 2016Prelim 1Thursday, October 13, 2016Closed book, closed notes, no calculatorsTime limit: 120 minutesAcademic integrity is expected of all students of Cornell University at al",12/5/17 14:09,12,d4856599cc8b2574816ec099a980a87d1b1be570,TRUE,FALSE,https://www.coursehero.com/file/27071012/fall-2016-prelim1pdf/,fall-2016-prelim1.pdf,70,test_prep,Test,Test prep,1.00001E+14,ihave56years
337847,2457581,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,2457581,27071010,"ECE 2300: Digital Logic and Computer OrganizationFall 2016ECE 2300 Fall 2016Final ExamSaturday, December 10, 2016Closed book, closed notes, no calculatorsTime limit: 150 minutesAcademic integrity is expected of all students of Cornell University at",12/5/17 14:06,13,c9971310f519979471e1eec20180cd63c742a5f2,TRUE,FALSE,https://www.coursehero.com/file/27071010/fall-2016-finalpdf/,fall-2016-final.pdf,35,test_prep,Test,Test prep,1.00001E+14,ihave56years
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,27070998,,12/5/17 14:08,6,792f054845b3e1ef14970ff9c3b4b5bbe62975eb,FALSE,FALSE,https://www.coursehero.com/file/27070998/fall-2013-prelim2-solutionspdf/,fall-2013-prelim2-solutions.pdf,32,test_prep,Other,Test prep,1.00001E+14,ihave56years
337847,2457580,Digital Logic and Computer Organization,2300,ECE,2,571751,"Bojanczyk,A",0,"Bojanczyk,A",571751,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,2457580,27046300,"INVX0INVX1ece5745-buf-resizing-insertion.txtDuring lecture today, I mentioned that _adding_ inverters can sometimes_reduce_ the path delay. This might seems counter intuitive based on whatyou learned in ECE 2300. In ECE 2300, gates had a _constant_ d",12/4/17 18:30,41,f2686b60bf32322c1b57f8a02c14b44d40083272,TRUE,FALSE,https://www.coursehero.com/file/27046300/ece5745-T09-cmos-combinational-notespdf/,ece5745-T09-cmos-combinational-notes.pdf,10,notes,Notes,Notes,1.00001E+14,antontot
337847,2457581,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,2457581,26208727,"Welcome to ENGRD 2300!I thought thiscourse was calledDigital Logic andComputer OrganizationDavid MacaulayProfessor G. Edward SuhRoadmap Course Information Course content Staff Grading and assignments Digital abstraction Reading Ch 1.1 1.3, 1",10/31/17 4:09,22,9ea820f3dc05ac3f1c5403ea0703f72be7565fc3,FALSE,FALSE,https://www.coursehero.com/file/26208727/L01Introduction-2pppdf/,L01.Introduction-2pp.pdf,2,notes,Slides,Notes,1.00001E+14,ProfWater3555
337847,2457581,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,2457581,23247757,,5/30/17 19:21,4,09a2227f2958f724ea9f6276aec7b884804bde4f,FALSE,FALSE,https://www.coursehero.com/file/23247757/ECEhw1/,ECEhw1,24,homework,Other,Homework Help,1.00001E+14,jnwosu4
337847,2457581,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,2457581,23247755,,5/30/17 19:20,2,aeec66f6e6b1833dd5fe02ea8e3e18358a89f689,FALSE,FALSE,https://www.coursehero.com/file/23247755/ECEHW3/,ECEHW3,14,homework,Other,Homework Help,1.00001E+14,jnwosu4
337847,2457581,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,2457581,23247749,,5/30/17 19:18,2,f7e75005c91cba38be87d2bbdc8601ffff0c6246,FALSE,FALSE,https://www.coursehero.com/file/23247749/Ecehomework7/,Ecehomework7,16,homework,Other,Homework Help,1.00001E+14,jnwosu4
337847,2457581,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,2457581,23247744,,5/30/17 19:20,2,179b45e9bc319ca7c74600b9a429d5e6ad7d3fc8,FALSE,FALSE,https://www.coursehero.com/file/23247744/ECEHW2/,ECEHW2,19,homework,Other,Homework Help,1.00001E+14,jnwosu4
337847,2457581,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,2457581,23247743,,5/30/17 19:19,2,4e14ccd270f1b809abc1ca991bb516042e197937,FALSE,FALSE,https://www.coursehero.com/file/23247743/ECEhw6/,ECEhw6,13,homework,Other,Homework Help,1.00001E+14,jnwosu4
337847,2457581,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,2457581,23247741,,5/30/17 19:19,2,bf1836b70ba90c2a61ef652245be41b696ba3045,FALSE,FALSE,https://www.coursehero.com/file/23247741/ECEHomework5/,ECEHomework5,11,homework,Other,Homework Help,1.00001E+14,jnwosu4
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,192107762,"# flake8: noqafrom langchain.prompts.prompt import PromptTemplateEXAMPLES = [""Question: What is the elevation range for the area that the eastern sectorof theColorado orogeny extends into?Thought 1: I need to search Colorado orogeny, find the area t",2/20/23 0:44,3,a59edc1e544b6bd02ccac1baa788aa18619d244c,TRUE,FALSE,https://www.coursehero.com/file/192107762/wiki-promptpy/,wiki_prompt.py,0,,Assignment,,1.00001E+14,caiuuu
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,192107758,"# flake8: noqaTMDB_DOCS = ""API documentation:Endpoint: https:/api.themoviedb.org/3GET /search/movieThis API is for searching movies.Query parameters table:language | string | Pass a ISO 639-1 value to display translated data for thefields that supp",2/20/23 0:44,1,29dbf934f4c9955ec5e1550a5a108ea915901337,FALSE,FALSE,https://www.coursehero.com/file/192107758/tmdb-docspy/,tmdb_docs.py,0,,Code,,1.00001E+14,caiuuu
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,192107748,"""Tool for the Bing search API.""from langchain.tools.base import BaseToolfrom langchain.utilities.bing_search import BingSearchAPIWrapperclass BingSearchRun(BaseTool):""Tool that adds the capability to query the Bing search API.""name = ""Bing Search""de",2/20/23 0:48,1,a84f9df38a8e4a9bd1192daefe186e5f2ba08969,FALSE,FALSE,https://www.coursehero.com/file/192107748/toolpy/,tool.py,0,,Code,,1.00001E+14,caiuuu
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,192107730,"""Combining documents by doing a first pass and then refining on moredocuments.""from _future_ import annotationsfrom typing import Any, Dict, List, Tuplefrom pydantic import BaseModel, Extra, Field, root_validatorfromfromfromfromfromlangchain.cha",2/20/23 0:45,3,4de0d7132cac8946f76020e32f054bc1ca7de717,FALSE,FALSE,https://www.coursehero.com/file/192107730/refinepy/,refine.py,0,,Code,,1.00001E+14,caiuuu
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,192107718,"""Models for the Constitutional AI chain.""from pydantic import BaseModelclass ConstitutionalPrinciple(BaseModel):""Class for a constitutional principle.""critique_request: strrevision_request: strname: str = ""Constitutional Principle""",2/20/23 0:45,1,6f381222c37c69c1a094a29e16791d0b0c0d65b5,FALSE,FALSE,https://www.coursehero.com/file/192107718/modelspy/,models.py,0,,Code,,1.00001E+14,caiuuu
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,192107712,"""Attempt to implement MRKL systems as described inarxiv.org/pdf/2205.00445.pdf.""from _future_ import annotationsimport refrom typing import Any, Callable, List, NamedTuple, Optional, Sequence, Tuplefromfromfromfromfromfromfromfromlangchain.ag",2/20/23 0:44,4,9d61618650a53b070e1930bffe836ab7ee5ff4d6,FALSE,FALSE,https://www.coursehero.com/file/192107712/basepy/,base.py,0,,Code,,1.00001E+14,caiuuu
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,192107708,"""Generic utility functions.""import osfrom typing import Any, Dict, Optionaldef get_from_dict_or_env(data: Dict[str, Any], key: str, env_key: str, default: Optional[str] = None) -&gt; str:""Get a value from a dictionary or an environment variable.""if ke",2/20/23 0:43,1,cc113a1235eb341d268eaa3cf3500b01c8f39762,FALSE,FALSE,https://www.coursehero.com/file/192107708/utilspy/,utils.py,0,,Code,,1.00001E+14,caiuuu
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,192107705,"""Chain that runs an arbitrary python function.""from typing import Callable, Dict, Listfrom pydantic import BaseModelfrom langchain.chains.base import Chainclass TransformChain(Chain, BaseModel):""Chain transform chain output.Example:. code-block: py",2/20/23 0:44,1,cefdeba3527f08b2d82269480f531fccbde60866,FALSE,FALSE,https://www.coursehero.com/file/192107705/transformpy/,transform.py,0,,Code,,1.00001E+14,caiuuu
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,192107696,"""Tool for the Google search API.""from langchain.tools.base import BaseToolfrom langchain.utilities.google_search import GoogleSearchAPIWrapperclass GoogleSearchRun(BaseTool):""Tool that adds the capability to query the Google search API.""name = ""Googl",2/20/23 0:48,1,1048a7f9a51c2f1f2cb45112e1ccab426288f921,FALSE,FALSE,https://www.coursehero.com/file/192107696/toolpy/,tool.py,0,,Code,,1.00001E+14,caiuuu
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,192107683,"""Interface for tools.""from inspect import signaturefrom typing import Any, Awaitable, Callable, Optional, Unionfrom langchain.tools.base import BaseToolclass Tool(BaseTool):""Tool that takes in function or coroutine directly.""description: str = ""fun",2/20/23 0:43,2,b9def508e2da184db6c0d43628841ed5912f034e,FALSE,FALSE,https://www.coursehero.com/file/192107683/toolspy/,tools.py,0,,Code,,1.00001E+14,caiuuu
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,192107682,"""Tracers that record execution of LangChain runs.""from langchain.callbacks.tracers.base import SharedTracer, Tracerfrom langchain.callbacks.tracers.langchain import BaseLangChainTracerclass SharedLangChainTracer(SharedTracer, BaseLangChainTracer):""Sha",2/20/23 0:44,1,ba3c304a4e8d8c77ec3c220b4e0c37f51ddda81f,FALSE,FALSE,https://www.coursehero.com/file/192107682/-init-py/,__init__.py,0,,Code,,1.00001E+14,caiuuu
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,192107677,"""Lightweight wrapper around request library.""from typing import Optionalimport requestsfrom pydantic import BaseModelclass RequestsWrapper(BaseModel):""Lightweight wrapper to partial out everything except the url to hit.""headers: Optional[dict] = Non",2/20/23 0:43,1,c6b171f120476c1b024a5844b6276e04039866fd,FALSE,FALSE,https://www.coursehero.com/file/192107677/requestspy/,requests.py,0,,Code,,1.00001E+14,caiuuu
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,192107032,"""Util that calls Google Search using the Serper.dev API.""from typing import Dict, Optionalimport requestsfrom pydantic.class_validators import root_validatorfrom pydantic.main import BaseModelfrom langchain.utils import get_from_dict_or_envclass Goo",2/20/23 0:49,2,9835b22306ad48a7e8e9298a128c4ad617393af8,FALSE,FALSE,https://www.coursehero.com/file/192107032/google-serperpy/,google_serper.py,0,,Code,,1.00001E+14,caiuuu
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,192107013,"""Functionality for splitting text.""from _future_ import annotationsimport loggingfrom abc import ABC, abstractmethodfrom typing import (AbstractSet,Any,Callable,Collection,Iterable,List,Literal,Optional,Union,)from langchain.docstore.docume",2/20/23 0:43,7,d1fc209a228b8747334ceceb7b5b14cb6eeedcd4,FALSE,FALSE,https://www.coursehero.com/file/192107013/text-splitterpy/,text_splitter.py,0,,Code,,1.00001E+14,caiuuu
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,192106970,"""Select and order examples based on ngram overlap score (sentence_bleu score).https:/www.nltk.org/_modules/nltk/translate/bleu_score.htmlhttps:/aclanthology.org/P02-1040.pdf""from typing import Dict, Listimport numpy as npfrom pydantic import BaseMod",2/20/23 0:48,2,75cce81fd1b0cb288113ec5e3728ef12d89396fe,TRUE,FALSE,https://www.coursehero.com/file/192106970/ngram-overlappy/,ngram_overlap.py,0,,Code,,1.00001E+14,caiuuu
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,192106951,"""Base implementation for tools or skills.""from abc import abstractmethodfrom typing import Any, List, Optionalfrom pydantic import BaseModel, Extra, Field, validatorfrom langchain.callbacks import get_callback_managerfrom langchain.callbacks.base imp",2/20/23 0:48,3,6e659430ab14c276c55986ee0f16531217a6cf5f,FALSE,FALSE,https://www.coursehero.com/file/192106951/basepy/,base.py,0,,Code,,1.00001E+14,caiuuu
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,192106933,"""Common utility functions for working with LLM APIs.""import refrom typing import Listdef enforce_stop_tokens(text: str, stop: List[str]) -&gt; str:""Cut off the text as soon as any stop words occur.""return re.split(""|"".join(stop), text)[0]",2/20/23 0:47,1,fba50c3bf257b1b7facdf28a89bad2e16d5bc18e,FALSE,FALSE,https://www.coursehero.com/file/192106933/utilspy/,utils.py,0,,Code,,1.00001E+14,caiuuu
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,192106932,"""Chain for question-answering against a vector database.""from _future_ import annotationsfrom typing import Any, Dict, List, Optionalfrom pydantic import BaseModel, Extra, Field, root_validatorfromfromfromfromfromfromfromfromfromlangchain.cha",2/20/23 0:47,3,059ed6dbc1791d59812f5a3c62d8d6fb0cadfc8a,FALSE,FALSE,https://www.coursehero.com/file/192106932/basepy/,base.py,0,,Code,,1.00001E+14,caiuuu
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,192106916,"""Chain that tries to verify assumptions before answering a question.Heavily borrowed from https:/github.com/jagilley/fact-checker""",2/20/23 0:46,1,9d4cfe2c4d0bc2987985c18d4b7e1d0c13672307,FALSE,FALSE,https://www.coursehero.com/file/192106916/-init-py/,__init__.py,0,,Other,,1.00001E+14,caiuuu
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,192106849,"""Wrapper around HuggingFace Pipeline API to run on self-hosted remotehardware.""import importlib.utilimport loggingfrom typing import Any, Callable, List, Mapping, Optionalfrom pydantic import BaseModel, Extrafrom langchain.llms.self_hosted import Se",2/20/23 0:47,4,ec89016c0c78e71f5b26f783fe93a948086782c4,FALSE,FALSE,https://www.coursehero.com/file/192106849/self-hosted-hugging-facepy/,self_hosted_hugging_face.py,18,,Code,,1.00001E+14,caiuuu
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,192106841,"# flake8: noqafrom langchain.prompts import PromptTemplateDEFAULT_REFINE_PROMPT_TMPL = (""The original question is as follows: {question}""""We have provided an existing answer: {existing_answer}""""We have the opportunity to refine the existing answe",2/20/23 0:46,1,712ebe95b23c40ecd4d9fe36bc1b62ef07468572,FALSE,FALSE,https://www.coursehero.com/file/192106841/refine-promptspy/,refine_prompts.py,0,,Code,,1.00001E+14,caiuuu
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,192106831,"""Implement an LLM driven browser.""from _future_ import annotationsfrom typing import Dict, Listfrom pydantic import BaseModel, Extrafromfromfromfromfromlangchain.chains.base import Chainlangchain.chains.llm import LLMChainlangchain.chains.natbo",2/20/23 0:46,2,836ca12a6012075263e7a3f18b162f1195af955d,FALSE,FALSE,https://www.coursehero.com/file/192106831/basepy/,base.py,0,,Code,,1.00001E+14,caiuuu
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,192106821,"# flake8: noqafrom langchain.prompts.prompt import PromptTemplate_DEFAULT_TEMPLATE = ""The following is a friendly conversation between a human andan AI. The AI is talkative and provides lots of specific details from its context.If the AI does not know",2/20/23 0:45,4,433869e91457c02e21288dc556848a9307e67d84,TRUE,FALSE,https://www.coursehero.com/file/192106821/promptpy/,prompt.py,0,,Code,,1.00001E+14,caiuuu
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,192106817,"""Memory modules for conversation prompts.""from typing import Any, Dict, List, Optionalfrom pydantic import BaseModel, Field, root_validatorfrom langchain.chains.base import Memoryfrom langchain.chains.conversation.prompt import (ENTITY_EXTRACTION_PRO",2/20/23 0:45,9,c8c959472cdd92a6f7512a5b080d4c0abf037b7b,FALSE,FALSE,https://www.coursehero.com/file/192106817/memorypy/,memory.py,0,,Code,,1.00001E+14,caiuuu
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,192106812,"""Chain that makes API calls and summarizes the responses to answer a question.""from _future_ import annotationsfrom typing import Any, Dict, List, Optionalfrom pydantic import BaseModel, Field, root_validatorfromfromfromfromfromfromlangchain.cha",2/20/23 0:44,2,ac203b6f070e0724ce9ba5673136080270715b49,FALSE,FALSE,https://www.coursehero.com/file/192106812/basepy/,base.py,0,,Code,,1.00001E+14,caiuuu
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,192106805,"# flake8: noqafrom langchain.prompts import PromptTemplateREFINE_PROMPT_TMPL = (""Your job is to produce a final summary""""We have provided an existing summary up to a certain point:{existing_answer}""""We have the opportunity to refine the existing",2/20/23 0:47,1,01fcfd882cb4993e2407fc87a352b3bd04b3f61d,FALSE,FALSE,https://www.coursehero.com/file/192106805/refine-promptspy/,refine_prompts.py,0,,Code,,1.00001E+14,caiuuu
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,192106801,"""Interface for selecting examples to include in prompts.""from abc import ABC, abstractmethodfrom typing import Any, Dict, Listclass BaseExampleSelector(ABC):""Interface for selecting examples to include in prompts.""@abstractmethoddef add_example(self",2/20/23 0:48,1,56023dee2ddfdc74eff654e017dc3fb1806765db,FALSE,FALSE,https://www.coursehero.com/file/192106801/basepy/,base.py,0,,Code,,1.00001E+14,caiuuu
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,192106798,"""All index utils.""from langchain.indexes.graph import GraphIndexCreator_all_ = [""GraphIndexCreator""]",2/20/23 0:47,1,79454ab8658a185144fb965a5f92fc64c8f44a57,FALSE,FALSE,https://www.coursehero.com/file/192106798/-init-py/,__init__.py,0,,Code,,1.00001E+14,caiuuu
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,192106797,"# flake8: noqafrom langchain.prompts.prompt import PromptTemplate_DEFAULT_ENTITY_EXTRACTION_TEMPLATE = ""Extract all entities from the followingtext. As a guideline, a proper noun is generally capitalized. You should definitelyextract all names and pla",2/20/23 0:45,1,827515d066fc48e7bcf56c4f150ec229e265c21a,FALSE,FALSE,https://www.coursehero.com/file/192106797/promptspy/,prompts.py,0,,Code,,1.00001E+14,caiuuu
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,192106790,"""Wrapper around Anthropic APIs.""import refrom typing import Any, Dict, Generator, List, Mapping, Optionalfrom pydantic import BaseModel, Extra, root_validatorfrom langchain.llms.base import LLMfrom langchain.utils import get_from_dict_or_envclass An",2/20/23 0:47,4,9d612c967fa8e8b6916343b4883530591a690499,FALSE,FALSE,https://www.coursehero.com/file/192106790/anthropicpy/,anthropic.py,0,,Code,,1.00001E+14,caiuuu
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,192106783,"""Chain that makes API calls and summarizes the responses to answer a question.""",2/20/23 0:44,1,a70913fc0065929c2add89c3dd7c707bddae2ab5,FALSE,FALSE,https://www.coursehero.com/file/192106783/-init-py/,__init__.py,0,,Assignment,,1.00001E+14,caiuuu
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,192106775,"""Chain for question-answering against a vector database.""",2/20/23 0:47,1,2140a9a14079e62a435a9ee8243d019fbb5451e4,FALSE,FALSE,https://www.coursehero.com/file/192106775/-init-py/,__init__.py,0,,Other,,1.00001E+14,caiuuu
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,192106766,"""Chain for interacting with SQL Database.""from _future_ import annotationsfrom typing import Any, Dict, Listfrom pydantic import BaseModel, Extra, Fieldfromfromfromfromfromfromlangchain.chains.base import Chainlangchain.chains.llm import LLMCha",2/20/23 0:47,4,c6581a368bac431b6a79cb4d986d00583a5dec5e,FALSE,FALSE,https://www.coursehero.com/file/192106766/basepy/,base.py,0,,Code,,1.00001E+14,caiuuu
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,192106759,"# flake8: noqafrom langchain.prompts.prompt import PromptTemplatetemplate = (""# Generate Python3 Code to solve problems# Q: On the nightstand, there is a red pencil, a purple mug, a burgundy keychain, afuchsia teddy bear, a black plate, and a blue s",2/20/23 0:46,2,0a68e050050789d640d2577eea507384e2a4a271,TRUE,FALSE,https://www.coursehero.com/file/192106759/colored-object-promptpy/,colored_object_prompt.py,0,,Code,,1.00001E+14,caiuuu
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,192106755,"""Question answering over a graph.""from _future_ import annotationsfrom typing import Any, Dict, Listfrom pydantic import Fieldfromfromfromfromfromfromlangchain.chains.base import Chainlangchain.chains.graph_qa.prompts import ENTITY_EXTRACTION_P",2/20/23 0:45,2,89b18f5ef652642f6d24f9b16b435107d32bc55a,TRUE,FALSE,https://www.coursehero.com/file/192106755/basepy/,base.py,0,,Code,,1.00001E+14,caiuuu
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,192106748,"# flake8: noqaimport timefrom sys import platformfrom typing import (TYPE_CHECKING,Any,Dict,Iterable,List,Optional,Set,Tuple,TypedDict,Union,)if TYPE_CHECKING:from playwright.sync_api import Browser, CDPSession, Page, sync_playwrightblack",2/20/23 0:46,8,532dc3ebfdd8334c20298c636acc4468456dcc87,FALSE,FALSE,https://www.coursehero.com/file/192106748/crawlerpy/,crawler.py,0,,Code,,1.00001E+14,caiuuu
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,192106741,"""Different ways to combine documents.""",2/20/23 0:45,1,e57ac9961f2c3ae672e9a825e2fbd8e668892ac8,FALSE,FALSE,https://www.coursehero.com/file/192106741/-init-py/,__init__.py,0,,Other,,1.00001E+14,caiuuu
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,192106731,"# flake8: noqafrom langchain.prompts.prompt import PromptTemplatetemplate = ('Q: Olivia has $23. She bought five bagels for $3 each. How much money does she haveleft?# solution in Python:def solution():""Olivia has $23. She bought five bagels for $",2/20/23 0:46,3,fb688e4269576b0b466b0230429f7027f56383a5,TRUE,FALSE,https://www.coursehero.com/file/192106731/math-promptpy/,math_prompt.py,0,,Code,,1.00001E+14,caiuuu
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,192106721,"# flake8: noqafrom langchain.prompts import PromptTemplatefrom langchain.prompts.base import RegexParseroutput_parser = RegexParser(regex=r""(.*?)Score: (.*)"",output_keys=[""answer"", ""score""],)prompt_template = ""Use the following pieces of context ",2/20/23 0:46,2,28939a29ef03dc6c994abb9a69f4f3493a305f51,TRUE,FALSE,https://www.coursehero.com/file/192106721/map-rerank-promptpy/,map_rerank_prompt.py,0,,Code,,1.00001E+14,caiuuu
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,192106717,"""Wrapper around GooseAI API.""import loggingfrom typing import Any, Dict, List, Mapping, Optionalfrom pydantic import BaseModel, Extra, Field, root_validatorfrom langchain.llms.base import LLMfrom langchain.utils import get_from_dict_or_envlogger = l",2/20/23 0:47,3,04da919eee80025c353ec0104e3b9226abd5bfef,FALSE,FALSE,https://www.coursehero.com/file/192106717/gooseaipy/,gooseai.py,0,,Code,,1.00001E+14,caiuuu
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,192106712,"""Prompt schema definition.""from _future_ import annotationsfrom string import Formatterfrom typing import Any, Dict, Listfrom pydantic import BaseModel, Extra, root_validatorfrom langchain.prompts.base import (DEFAULT_FORMATTER_MAPPING,BasePromptTe",2/20/23 0:48,3,136a8f92ef3c92d89a0fae1e9b1e6643355d4226,FALSE,FALSE,https://www.coursehero.com/file/192106712/promptpy/,prompt.py,1,,Code,,1.00001E+14,caiuuu
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,192106711,"# flake8: noqafrom langchain.prompts import PromptTemplateprompt_template = ""Use the following pieces of context to answer the question atthe end. If you don't know the answer, just say that you don't know, don't try tomake up an answer.{context}Que",2/20/23 0:46,1,de23051e55e2824c95504cd6de7807d059061fff,FALSE,FALSE,https://www.coursehero.com/file/192106711/stuff-promptpy/,stuff_prompt.py,0,,Code,,1.00001E+14,caiuuu
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,192106709,"# flake8: noqafrom langchain.prompts.prompt import PromptTemplate_PROMPT_TEMPLATE = ""You are an agents controlling a browser. You are given:(1) an objective that you are trying to achieve(2) the URL of your current web page(3) a simplified text desc",2/20/23 0:46,3,5ecdaa9a7eafbb70df8c09bb37d4ab1395840ac8,FALSE,FALSE,https://www.coursehero.com/file/192106709/promptpy/,prompt.py,0,,Code,,1.00001E+14,caiuuu
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,192106107,"""Question-answering with sources over a vector database.""from typing import Any, Dict, Listfrom pydantic import BaseModel, Fieldfromfromfromfromlangchain.chains.combine_documents.stuff import StuffDocumentsChainlangchain.chains.qa_with_sources.bas",2/20/23 0:46,1,8bd5ed908bac55fc6fd05b68a46eb3b4fb405e3a,FALSE,FALSE,https://www.coursehero.com/file/192106107/vector-dbpy/,vector_db.py,0,,Code,,1.00001E+14,caiuuu
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,192106043,"# flake8: noqafrom langchain.prompts.prompt import PromptTemplateweb_search_template = ""Please write a passage to answer the questionQuestion: {QUESTION}Passage:""web_search = PromptTemplate(template=web_search_template,input_variables=[""QUESTION""])",2/20/23 0:45,1,4c8ea9a8997bfa4aa2515fd89cf8aabb058eecb0,TRUE,FALSE,https://www.coursehero.com/file/192106043/promptspy/,prompts.py,0,,Code,,1.00001E+14,caiuuu
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,192105949,"# flake8: noqafrom langchain.prompts.prompt import PromptTemplate_PROMPT_TEMPLATE = ""You are GPT-3, and you can't do math.You can do basic math, and your memorization abilities are impressive, but youcan't do any complex calculations that a human coul",2/20/23 0:46,1,457cf01a2bdd00a3c424750d0a7e0ddf704f92a1,TRUE,FALSE,https://www.coursehero.com/file/192105949/promptpy/,prompt.py,0,,Code,,1.00001E+14,caiuuu
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,192105900,"# flake8: noqafrom langchain.prompts.prompt import PromptTemplate_PROMPT_TEMPLATE = ""If someone asks you to perform a task, your job is to come upwith a series of bash commands that will perform the task. There is no need to put""#!/bin/bash"" in your a",2/20/23 0:46,1,c8346ab3364fe84e491b47fa81f0e9f6c2c64c50,FALSE,FALSE,https://www.coursehero.com/file/192105900/promptpy/,prompt.py,0,,Code,,1.00001E+14,caiuuu
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,192104108,"def iterate(ci, cr, max_iterations):iterations = 0zi = 0zr = 0for i in range(max_iterations):iterations += 1zr_temp = zr*zr - zi*zi + crzi_temp = 2*zr*zi + cizi = zi_tempzr = zr_tempif (zi*zi + zr*zr) &gt; 4):breakreturn iterationsif _name_ = ""_",2/20/23 0:39,1,1492d2faea8c9ae5c06d0f66a147e808a58ca57c,FALSE,FALSE,https://www.coursehero.com/file/192104108/iteratorpy/,iterator.py,0,,Code,,1.00001E+14,caiuuu
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,190450745,# Project Backers&gt; You may support this project via  [GitHub](https:/github.com/sponsors/trekhleb) or  [Patreon](https:/www.patreon.com/trekhleb).# `O(2)` Backers`null`# `O(n)` Backers`null`# `O(nlog(n)` Backers`null`&lt;!-&lt;ul&gt;&lt;li&gt;&lt;a hre,2/7/23 18:05,1,89db3e3b3be114e49eab5e72a969e4bdb3c3ee88,FALSE,FALSE,https://www.coursehero.com/file/190450745/BACKERSmd/,BACKERS.md,0,,Code,,1.00001E+14,caiuuu
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,190435028,"# Hash Table_Read this in other languages:_[__](README.zh-CN.md),[__](README.ru-RU.md),[__](README.ja-JP.md),[_Franais_](README.fr-FR.md),[_Portugus_](README.pt-BR.md), * *( )       * *   ",2/7/23 18:10,1,1c2530c4498fd078451c6e40a47e3d8035c102c9,FALSE,FALSE,https://www.coursehero.com/file/190435028/READMEko-KRmd/,README.ko-KR.md,0,,Other,,1.00001E+14,caiuuu
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,190435026,# Algoritmi e Strutture Dati in Javascript[![CI](https:/github.com/trekhleb/javascript-algorithms/workflows/CI/badge.svg)](https:/github.com/trekhleb/javascript-algorithms/actions?query=workflow%3ACI+branch%3Amaster)[![codecov](https:/codecov.io/gh/tr,2/7/23 18:05,8,3f307c63bb95439aba333a0c2d9a48cc1b25f1db,FALSE,FALSE,https://www.coursehero.com/file/190435026/READMEit-ITmd/,README.it-IT.md,0,,Other,,1.00001E+14,caiuuu
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,190435023,"# **   -   ,        ,     .      ( ,  ) ",2/7/23 18:09,1,46f6d42bbd842432396ecf680276480ca45fdb74,FALSE,FALSE,https://www.coursehero.com/file/190435023/READMEuk-UAmd/,README.uk-UA.md,0,,Other,,1.00001E+14,caiuuu
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,190435020,# JavaScript    [![CI](https:/github.com/trekhleb/javascript-algorithms/workflows/CI/badge.svg)](https:/github.com/trekhleb/javascript-algorithms/actions?query=workflow%3ACI+branch%3Amaster)[![codecov](https:/codecov.io/gh/trekhleb/javascript,2/7/23 18:05,7,b6a816215f219c1640e0da2c852f6c2fbe068192,FALSE,FALSE,https://www.coursehero.com/file/190435020/READMEko-KRmd/,README.ko-KR.md,0,,Other,,1.00001E+14,caiuuu
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,190435018,"# Doubly Linked List_Read this in other languages:_[__](README.ru-RU.md),[__](README.zh-CN.md),[__](README.ja-JP.md),[_Portugus_](README.pt-BR.md),[__](README.ko-KR.md),[_Espaol_](README.es-ES.md),[__](README.uk-UA.md)",2/7/23 18:08,3,05d9f250f1c8e4e04c476debf925fc7ba7578816,FALSE,FALSE,https://www.coursehero.com/file/190435018/READMEmd/,README.md,1,,Code,,1.00001E+14,caiuuu
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,190435017,"#   *  *    (       ),    ,   ,   .  ",2/7/23 18:08,1,0d1b88f1b04bd6d27e06ccfe59547b8cd9cfc53e,FALSE,FALSE,https://www.coursehero.com/file/190435017/READMEuk-UAmd/,README.uk-UA.md,0,,Other,,1.00001E+14,caiuuu
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,190435016,"# , *(graph)* ,()//,,;,,;,![Graph](./images/graph.jpeg)*Made with [okso.app](https:/okso.app)*",2/7/23 18:10,1,9e48e8f785f748d864a3767e1d69b701abb2af29,FALSE,FALSE,https://www.coursehero.com/file/190435016/READMEzh-CNmd/,README.zh-CN.md,0,,Other,,1.00001E+14,caiuuu
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,190435015,"# Lista doblemente enlazada_Lea esto en otros idiomas:_[__](README.ru-RU.md),[__](README.zh-CN.md),[__](README.ja-JP.md),[_Portugus_](README.pt-BR.md)[__](README.ko-KR.md)En informtica, una *lista doblemente enlazada* es una estr",2/7/23 18:08,3,57c38f7662e8525f4a855b7358e22ef1c94fe6e9,FALSE,FALSE,https://www.coursehero.com/file/190435015/READMEes-ESmd/,README.es-ES.md,0,,Other,,1.00001E+14,caiuuu
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,190435014,"# Lista Duplamente Ligada (Doubly Linked List)Na cincia da computao, uma *lista duplamente conectada*  uma estruturade dados vinculada que se consistem em um conjunto de registrossequencialmente vinculados chamados de ns (nodes). Em cada n contm",2/7/23 18:08,2,672e4dfaac3e1b2ed60faf513209930895df1723,FALSE,FALSE,https://www.coursehero.com/file/190435014/READMEpt-BRmd/,README.pt-BR.md,0,,Other,,1.00001E+14,caiuuu
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,190435013,"# Grafo (Graph)Na cincia da computao, um *grafo*  uma abstrao de estruturade dados que se destina a implementar os conceitos da matemtica degrafos direcionados e no direcionados, especificamente o campo dateoria dos grafos.Uma estrutura de da",2/7/23 18:09,1,f57b7adbc9315b99deba9b69a96ead61780a0536,FALSE,FALSE,https://www.coursehero.com/file/190435013/READMEpt-BRmd/,README.pt-BR.md,0,,Other,,1.00001E+14,caiuuu
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,190435012,"#   *  *    (       ),    ,   ",2/7/23 18:08,1,fdcc9a39b4fb705dcdfe15ee38251dc1b29c1c9a,FALSE,FALSE,https://www.coursehero.com/file/190435012/READMEru-RUmd/,README.ru-RU.md,0,,Other,,1.00001E+14,caiuuu
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,189768612,ECE 2300‚Ä®Digital Logic &amp; Computer OrganizationFall 2019More Virtual MemoryExceptionsLecture 25: 1Announcements Prelim 2-----Mean: 80.8Check that we added correctly and total matches CMSPick up your prelim after classSolution will be post,2/2/23 23:13,45,6d96bd6fdf06156a7f05914e87363b5fa102c29d,TRUE,FALSE,https://www.coursehero.com/file/189768612/Lecture25pdf/,Lecture25.pdf,0,,Other,,1.00001E+14,klx904mh
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,189768367,"ECE 2300‚Ä®Digital Logic &amp; Computer OrganizationFall 2019High Performance Processing TechniquesLecture 27: 1Announcements Final Exam- Monday, December 16, 7-9:30pm, Uris G01- Closed everything- Covers the entire course Emphasis will be Caches t",2/2/23 23:13,48,1d1a5b6e921b394d73a63ecc0c2febbe836bec9c,FALSE,FALSE,https://www.coursehero.com/file/189768367/Lecture27pdf/,Lecture27.pdf,0,,Other,,1.00001E+14,klx904mh
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,189768304,"ECE 2300‚Ä®Digital Logic &amp; Computer OrganizationFall 2019CachesLecture 21: 1Announcements Prelim 2------Thursday, November 21, 7:30pmClosed everythingPositional number representation through pipeliningHW 6-8Practice prelims posted on Blac",2/2/23 23:13,58,f746d41d78e6c035242b5049a742b91de61eab32,FALSE,FALSE,https://www.coursehero.com/file/189768304/Lecture21pdf/,Lecture21.pdf,0,,Other,,1.00001E+14,klx904mh
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,189768259,"ECE 2300‚Ä®Digital Logic &amp; Computer OrganizationFall 2019More CachesLecture 22: 1Announcements Prelim 2-----Thursday, November 21, 7:30pmClosed everythingPositional number representation through pipeliningHW 6-8Practice prelims posted on B",2/2/23 23:13,68,f1740ae84aba5974add660bcd539504665505abc,FALSE,FALSE,https://www.coursehero.com/file/189768259/Lecture22pdf/,Lecture22.pdf,0,,Other,,1.00001E+14,klx904mh
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,189768191,"ECE 2300‚Ä®Digital Logic &amp; Computer OrganizationFall 2019More Pipelined MicroprocessorLecture 20: 1Announcements Prelim 2------Thursday, November 21, 7:30pmClosed everythingPositional number representation through pipeliningHW 6-8Practice",2/2/23 23:13,36,e9588f68b3c4dc371e1ff0bcbe80ed90728af3da,FALSE,FALSE,https://www.coursehero.com/file/189768191/Lecture20pdf/,Lecture20.pdf,0,,Other,,1.00001E+14,klx904mh
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,189768190,"ECE 2300‚Ä®Digital Logic &amp; Computer OrganizationFall 2019Measuring PerformancePerformance TradeoffsVirtual MemoryLecture 24: 1Announcements Prelim 2- Tonight, 7:30pm Phillips 219: Last names A-G Phillips 203: Last names H-L Phillips 101: La",2/2/23 23:13,44,863ac73665647e1ebc09f83a32fa10f55972e3b9,TRUE,FALSE,https://www.coursehero.com/file/189768190/Lecture24-annotatedpdf/,Lecture24-annotated.pdf,0,,Other,,1.00001E+14,klx904mh
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,189768162,"ECE 2300‚Ä®Digital Logic &amp; Computer OrganizationFall 2019More TimingLecture 11: 1Announcements Prelim 1, Thursday October 17, 7:30pm- Phillips 101, 203, 219 I will assign you to one of the three rooms- Covers lectures through synchronization and",2/2/23 23:13,28,51ac9c8ace86a1dfa2e6f0d180db6951bb02f916,FALSE,FALSE,https://www.coursehero.com/file/189768162/Lecture11pdf/,Lecture11.pdf,0,,Other,,1.00001E+14,klx904mh
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,189768141,ECE 2300‚Ä®Digital Logic &amp; Computer OrganizationFall 2019More Virtual MemoryExceptionsLecture 25: 1Announcements Prelim 2-----Mean: 80.8Check that we added correctly and total matches CMSPick up your prelim after classSolution will be post,2/2/23 23:13,46,fac058a9d091874142afa72ddb9a9aa933166ee6,TRUE,FALSE,https://www.coursehero.com/file/189768141/Lecture25-annotatedpdf/,Lecture25-annotated.pdf,0,,Other,,1.00001E+14,klx904mh
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,189768123,"ECE 2300‚Ä®Digital Logic &amp; Computer OrganizationFall 2019Measuring PerformancePerformance TradeoffsVirtual MemoryLecture 24: 1Announcements Prelim 2- Tonight, 7:30pm Phillips 219: Last names A-G Phillips 203: Last names H-L Phillips 101: La",2/2/23 23:13,43,49bae6b2f2e47a1e5b8cce4f31c69236869717e6,TRUE,FALSE,https://www.coursehero.com/file/189768123/Lecture24pdf/,Lecture24.pdf,0,,Other,,1.00001E+14,klx904mh
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,189768112,ECE 2300‚Ä®Digital Logic &amp; Computer OrganizationFall 2019Pipelined MicroprocessorLecture 19: 1Announcements HW 8 posted on Blackboard tonight- Due 11/15 at 11PM via CMS Prelab 4B due Thursday at noon Checkoff for Lab 4B must be done in lab- No,2/2/23 23:13,63,c54f7f7486be7755724a3832de9928468a3a1391,FALSE,FALSE,https://www.coursehero.com/file/189768112/Lecture19pdf/,Lecture19.pdf,0,,Other,,1.00001E+14,klx904mh
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,189768031,"ECE 2300‚Ä®Digital Logic &amp; Computer OrganizationFall 2019More CachesLecture 23: 1Announcements Prelim 2- Thursday, 7:30pm Phillips 219: Last names A-G Phillips 203: Last names H-L Phillips 101: Last names M-Z----Closed everythingPositio",2/2/23 23:13,71,5e977d6a59b7c88d985c77d3323603cadb5cb641,TRUE,FALSE,https://www.coursehero.com/file/189768031/Lecture23pdf/,Lecture23.pdf,1,,Other,,1.00001E+14,klx904mh
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,189767912,"ECE 2300‚Ä®Digital Logic &amp; Computer OrganizationFall 2019MetastabilityBinary Number RepresentationsBinary ArithmeticLecture 12: 1Announcements No HW assigned this week or next Prelim 1, Thursday October 17, 7:30pm- 90 minute exam but I give you",2/2/23 23:13,37,5fdd310103849dd06ea3025ccfcdcf168c7a32ea,TRUE,FALSE,https://www.coursehero.com/file/189767912/Lecture12pdf/,Lecture12.pdf,0,,Other,,1.00001E+14,klx904mh
337847,2457581,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,2457581,18281352,"ECE 2300: Digital Logic and Computer OrganizationFall 2013ECE 2300 Fall 2013Final ExamWednesday, December 18, 2013Closed book, closed notes, no calculatorsTime limit: 150 minutesAcademic integrity is expected of all students of Cornell University a",12/8/16 15:29,10,9627605020b1e0eec7e171ff9f9f4ba131579656,FALSE,FALSE,https://www.coursehero.com/file/18281352/practice-final/,practice-final,121,test_prep,Test,Test prep,1.00001E+14,RongTan
337847,2457580,Digital Logic and Computer Organization,2300,ECE,2,571751,"Bojanczyk,A",0,"Bojanczyk,A",571751,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,2457580,16959169,ECE 23 00: Digital Logic and Computer Organization Fall 2016NET ID:1. (6 points) Consider the expression (X-Y) - (X-Z). Use DeMorgans Law to derive thesum-of-products form.cfw_-91 36-22. (6 points) Draw a CMOS NOR gate with three inputs and one outpu,10/19/16 21:34,10,61dde23e8b591154302a8f6bf77c6502b03b0e8f,FALSE,FALSE,https://www.coursehero.com/file/16959169/prelim1-solutions/,prelim1-solutions,92,test_prep,Other,Test prep,1.00001E+14,bobafier
337847,4397039,Digital Logic and Computer Organization,2300,ECE,2,313251,EdwardSuh,0,EdwardSuh,313251,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,0,2012,4397039,16652611,"ECE/ENGRD 2300, FALL 2016 DIGITAL LOGIC AND COMPUTER ORGANIZATIONTUTORIAL B: INSTALLING QUARTUS IITutorial BInstalling Quartus IISection I: OverviewIn the first two lab sessions, we built circuits by hand using breadboard and discrete logic gates.Bu",10/9/16 15:23,6,41729ef10827a609be4c6a0835ce976a844cd3f8,FALSE,FALSE,https://www.coursehero.com/file/16652611/TutorialB/,TutorialB,11,,Lab,,1.00001E+14,GPA4.3
337847,2457580,Digital Logic and Computer Organization,2300,ECE,2,571751,"Bojanczyk,A",0,"Bojanczyk,A",571751,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,2457580,16650933,"ECE 2300: Digital Logic and Computer OrganizationFall 2013ECE 2300 Fall 2013Prelim 1Thursday, October 24, 2013Closed book, closed notes, no calculatorsTime limit: 120 minutesAcademic integrity is expected of all students of Cornell University at al",10/9/16 14:18,10,75751f3ba08d6328efad7a25e5cbcff8df643052,TRUE,FALSE,https://www.coursehero.com/file/16650933/practice-prelim1/,practice-prelim1,43,test_prep,Test,Test prep,1.00001E+14,bobafier
337847,28279780,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2023,28279780,16650923,,10/9/16 14:18,8,999205ec44ab3812b27194a686cf7720b92333c0,FALSE,FALSE,https://www.coursehero.com/file/16650923/practice-prelim1-solutions/,practice-prelim1-solutions,8,test_prep,Other,Test prep,1.00001E+14,bobafier
337847,2457580,Digital Logic and Computer Organization,2300,ECE,2,571751,"Bojanczyk,A",0,"Bojanczyk,A",571751,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,2457580,16117436,ECE 2300Digital Logic &amp; Computer OrganizationSpring 2016More Single Cycle MicroprocessorLecture 16: 1Announcements First batch of (raw) quiz scores released on CMS HW 6 will be released today Due Thursday April 14th Prelab 5(A) due tomorrow 2-we,9/15/16 19:23,22,e40e08be343593ace6eb6713e6232e31457a56d0,FALSE,FALSE,https://www.coursehero.com/file/16117436/Lecture16/,Lecture16,43,notes,Slides,Notes,1.00001E+14,gc444
337847,2457580,Digital Logic and Computer Organization,2300,ECE,2,571751,"Bojanczyk,A",0,"Bojanczyk,A",571751,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,2457580,16117432,"ECE 2300Digital Logic &amp; Computer OrganizationSpring 2016Pipelined MicroprocessorLecture 17: 1Announcements Prelim 2: Tues April 19, 7:30pm, 101 Phillips Hall Coverage: Lectures 8~16 Inform instructor ASAP to resolve schedule conflict Supplementar",9/15/16 19:23,33,ac351590880af85e2cbd26a7049685b83f34293f,FALSE,FALSE,https://www.coursehero.com/file/16117432/Lecture17/,Lecture17,5,notes,Slides,Notes,1.00001E+14,gc444
337847,2457580,Digital Logic and Computer Organization,2300,ECE,2,571751,"Bojanczyk,A",0,"Bojanczyk,A",571751,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,2457580,16117427,"ECE 2300Digital Logic &amp; Computer OrganizationSpring 2016More CachesMeasuring PerformanceLecture 22: 1Announcements Prelim 2 stats High: 84.5 (out of 90) Mean: 64.0*, Median: 65.8 Prelab 5(C) due tomorrowLecture 22: 2Review: 4-way Set Associati",9/15/16 19:23,43,ead0953e5c56a0366482596c9ee9f5a207423413,TRUE,FALSE,https://www.coursehero.com/file/16117427/Lecture22/,Lecture22,39,notes,Slides,Notes,1.00001E+14,gc444
337847,2457580,Digital Logic and Computer Organization,2300,ECE,2,571751,"Bojanczyk,A",0,"Bojanczyk,A",571751,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,2457580,16117394,ECE 2300Digital Logic &amp; Computer OrganizationSpring 2016Performance TradeoffsVirtual MemoryLecture 23: 1Announcements Lab 6 is out HW8 will be posted today HW7 due tomorrow @ 11:59pmLecture 23: 2Review: CPU Execution Time Amount of time the CP,9/15/16 19:23,26,7637d99d3f75a24169aff202a11246f336dc3235,TRUE,FALSE,https://www.coursehero.com/file/16117394/Lecture23/,Lecture23,4,notes,Slides,Notes,1.00001E+14,gc444
337847,2457580,Digital Logic and Computer Organization,2300,ECE,2,571751,"Bojanczyk,A",0,"Bojanczyk,A",571751,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,2457580,16117388,ECE 2300Digital Logic &amp; Computer OrganizationSpring 2016More Binary ArithmeticALUMemoriesLecture 13: 1Announcements HW4 due tomorrow HW5 will be posted tonight Due Friday March 25th Course schedule updated HW6 due date adjusted Final exam: Ma,9/15/16 19:23,25,d8cc6733cd16fe1c929aa7607d73977fe6cc1b75,TRUE,FALSE,https://www.coursehero.com/file/16117388/Lecture13/,Lecture13,6,notes,Slides,Notes,1.00001E+14,gc444
337847,2457580,Digital Logic and Computer Organization,2300,ECE,2,571751,"Bojanczyk,A",0,"Bojanczyk,A",571751,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,2457580,16117367,ECE 2300Digital Logic &amp; Computer OrganizationSpring 2016CachesLecture 20: 1Announcements Prelim 2 tonight from 7:30pm at PHL 101 Additional instructor office hour from4:00-5:00pm today (Rhodes 320)Lecture 20: 2Review: Pipelined MicroprocessorCU,9/15/16 19:23,41,165056c012ff70410efe14e64d32f7f2f184e738,FALSE,FALSE,https://www.coursehero.com/file/16117367/Lecture20/,Lecture20,7,notes,Slides,Notes,1.00001E+14,gc444
337847,1653741,Digital Logic,2300,ECE,2,2851,BOJANCZYK,0,BOJANCZYK,2851,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,1,2013,1653741,14324093,,9/26/13 7:44,28,1ff1922d6bdf49300e23511544214a3e101c5ff8,TRUE,FALSE,https://www.coursehero.com/file/14324093/Lecture-37-Cache-Memory/,Lecture 37 - Cache Memory,6,notes,Slides,Notes,1.00001E+14,RobertoB6
337847,1653741,Digital Logic,2300,ECE,2,2851,BOJANCZYK,0,BOJANCZYK,2851,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,1,2013,1653741,14324031,,9/26/13 7:44,29,760af0e163b9ce9ac0fec90e5bf35b8507814677,FALSE,FALSE,https://www.coursehero.com/file/14324031/Lecture-23-Conditional-Instructions/,Lecture 23 - Conditional Instructions,42,notes,Slides,Notes,1.00001E+14,RobertoB6
337847,1653741,Digital Logic,2300,ECE,2,2851,BOJANCZYK,0,BOJANCZYK,2851,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,1,2013,1653741,14324018,,9/26/13 7:44,32,fd518e5b304805103d3cbb0a277431f8ee8b230d,TRUE,FALSE,https://www.coursehero.com/file/14324018/Lecture-27-Multicycle-Structure/,Lecture 27 - Multicycle Structure,5,notes,Slides,Notes,1.00001E+14,RobertoB6
337847,1653741,Digital Logic,2300,ECE,2,2851,BOJANCZYK,0,BOJANCZYK,2851,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,1,2013,1653741,14323985,,9/26/13 7:44,33,777936f2a996a003451f2ccd24287d1d20672ca7,TRUE,FALSE,https://www.coursehero.com/file/14323985/Lecture-38-Caches/,Lecture 38 - Caches,12,notes,Slides,Notes,1.00001E+14,RobertoB6
337847,1653741,Digital Logic,2300,ECE,2,2851,BOJANCZYK,0,BOJANCZYK,2851,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,1,2013,1653741,14323983,,9/26/13 7:44,32,a8730b6b11e3b9ba2afc1262e4c0bc43eee4ab13,TRUE,FALSE,https://www.coursehero.com/file/14323983/Lecture-32-Procedure/,Lecture 32 - Procedure,4,notes,Slides,Notes,1.00001E+14,RobertoB6
337847,4613827,Digital Logic and Computer Organization,2300,ECE,2,313251,EdwardSuh,0,EdwardSuh,313251,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,0,2015,4613827,12893524,OutlineECE 2300Digital Logic and Computer OrganizationFinite State Machine (FSM) Finite State Machine (FSM) Abstraction for sequential logic FSM Synthesis (Design) FSM Analysis Reading: Ch 3.4L6 Finite State Machine 2ENGRD 2300Finite State Mach,12/6/15 18:12,8,9447414f6879ecfd9c9608b8b28cb433765052ea,FALSE,FALSE,https://www.coursehero.com/file/12893524/L07FSM-6pp/,L07.FSM-6pp,15,notes,Slides,Notes,1.00001E+14,studyCornell
337847,4613827,Digital Logic and Computer Organization,2300,ECE,2,313251,EdwardSuh,0,EdwardSuh,313251,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,0,2015,4613827,12893520,"Binary Arithmetic OverviewECE 2300Digital Logic and Computer OrganizationBinary Arithmetic Unsigned number representation Base B (2, 8, 16) Number conversion Signed number representation Addition and subtraction (in binary) Hardware implementatio",12/6/15 18:12,8,0e60e7ae3d38cb774cc6c495ee6a13026541b9e5,FALSE,FALSE,https://www.coursehero.com/file/12893520/L10BinaryArithmetic-6pp1/,L10.BinaryArithmetic-6pp(1),7,notes,Slides,Notes,1.00001E+14,studyCornell
337847,4613827,Digital Logic and Computer Organization,2300,ECE,2,313251,EdwardSuh,0,EdwardSuh,313251,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,0,2015,4613827,12893517,"ECE 2300Digital Logic and Computer OrganizationBinary ArithmeticBinary Arithmetic Overview Unsigned number representation Base B (2, 8, 16) Number conversion Signed number representation Addition and subtraction (in binary) Hardware implementatio",12/6/15 18:12,3,e00d1e3f533c14fc9e69b6bf816b30f8b9599388,FALSE,FALSE,https://www.coursehero.com/file/12893517/L10BinaryArithmetic-106/,L10.BinaryArithmetic-10.6,3,notes,Slides,Notes,1.00001E+14,studyCornell
337847,4613827,Digital Logic and Computer Organization,2300,ECE,2,313251,EdwardSuh,0,EdwardSuh,313251,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,0,2015,4613827,12893516,"Memories in Digital SystemsECE 2300Digital Logic and Computer Organization Memory is used in virtually all digital designs Microprocessors have lots of memoryMemory, Counters, Shift RegistersCachesRegister filesBuffers, queues, etcArrays for logi",12/6/15 18:12,8,a1a50273d5b9046d93af103559fdb1824c719fd3,FALSE,FALSE,https://www.coursehero.com/file/12893516/L11Memory-6pp/,L11.Memory-6pp,36,notes,Notes,Notes,1.00001E+14,studyCornell
337847,4613827,Digital Logic and Computer Organization,2300,ECE,2,313251,EdwardSuh,0,EdwardSuh,313251,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,0,2015,4613827,12893514,"Part 1 SummaryECE 2300Digital Logic and Computer OgranizationSingle Cycle MicroprocessorCMOS gatesTransistor networksBoolean algebraCombinational logic and minimizationLatches and flip-flopsSequential logic and state machinesHazards, Timing, Clo",12/6/15 18:12,10,427aa628f3a102518d70a3997b33623d1c7ce031,FALSE,FALSE,https://www.coursehero.com/file/12893514/L12SingleCycle-6pp/,L12.SingleCycle-6pp,4,notes,Slides,Notes,1.00001E+14,studyCornell
337847,4613827,Digital Logic and Computer Organization,2300,ECE,2,313251,EdwardSuh,0,EdwardSuh,313251,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,0,2015,4613827,12893513,"OutlineECE 2300Digital Logic and Computer OrganizationPipelined Microprocessor General pipelining Pipelined microprocessor Hazards Data hazards Control hazards Reading: Ch 7.4, 7.5L13 Pipelined Microprocessor 2ENGRD 2300Forget Circuits Lets So",12/6/15 18:12,11,88e548fbd52832d8a49f4a21badc9d1a68aac8f0,FALSE,FALSE,https://www.coursehero.com/file/12893513/L13Pipeline-6pp/,L13.Pipeline-6pp,33,notes,Slides,Notes,1.00001E+14,studyCornell
337847,4613827,Digital Logic and Computer Organization,2300,ECE,2,313251,EdwardSuh,0,EdwardSuh,313251,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,0,2015,4613827,12893508,"12/1/2015OverviewECE 2300Digital Logic and Computer OrganizationVirtual Memoryand Exceptions Virtual Memory Concept Protection &amp; privacy Demand paging Address Translations Page tables TLB Exceptions Reading: Chapter 8.4 (VM), 6.7.2, 7.7 (Exce",12/6/15 18:12,7,79010ce51768012c7863797c689307cbe74dc3d2,FALSE,FALSE,https://www.coursehero.com/file/12893508/L15VirtualMemory-6pp/,L15.VirtualMemory-6pp,4,notes,Slides,Notes,1.00001E+14,studyCornell
337847,4613827,Digital Logic and Computer Organization,2300,ECE,2,313251,EdwardSuh,0,EdwardSuh,313251,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,0,2015,4613827,12893505,"ENGRD&amp;2300&amp;DIGITAL&amp;LOGIC&amp;AND&amp;COMPUTER&amp;ORGANIZATION,&amp;FALL&amp;2015&amp;PROBLEM&amp;SET&amp;1&amp;Problem(Set(1(Due:&amp;Thursday,&amp;September&amp;3rd,&amp;2015&amp;at&amp;11:59pm&amp;Notes:&amp;(1)&amp;Please&amp;submit&amp;your&amp;solution&amp;as&amp;a&amp;single&amp;PDF&amp;file&amp;at&amp;http:/cms.csuglab.cornell.edu&amp;&amp;(2)&amp;Please&amp;put&amp;your",12/6/15 18:12,2,5df09761915a7d4c2f6427cd300fb4067f3dcc16,TRUE,FALSE,https://www.coursehero.com/file/12893505/pset1/,pset1,24,homework,Other,Homework Help,1.00001E+14,studyCornell
337847,4613827,Digital Logic and Computer Organization,2300,ECE,2,313251,EdwardSuh,0,EdwardSuh,313251,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,0,2015,4613827,12893503,"ENGRD&amp;2300&amp;DIGITAL&amp;LOGIC&amp;AND&amp;COMPUTER&amp;ORGANIZATION,&amp;FALL&amp;2015&amp;PROBLEM&amp;SET&amp;1&amp;Problem(Set(1(Solution(1.! &amp;a.!b.!The&amp;minimum&amp;value&amp;for&amp;VIH&amp;is&amp;3V&amp;since&amp;this&amp;is&amp;the&amp;minimum&amp;input&amp;that&amp;produces&amp;VOL.&amp;&amp;VOH&amp;=&amp;NMH&amp;+&amp;VIH&amp;=&amp;0.5V&amp;+&amp;3V&amp;=&amp;3.5V&amp;VIL&amp;=&amp;NML&amp;+&amp;VOL&amp;=",12/6/15 18:12,1,53079fd9f7358619c657ec09edcf8bab994a35c2,FALSE,FALSE,https://www.coursehero.com/file/12893503/pset1-sol/,pset1_sol,16,homework,Other,Homework Help,1.00001E+14,studyCornell
337847,4613827,Digital Logic and Computer Organization,2300,ECE,2,313251,EdwardSuh,0,EdwardSuh,313251,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,0,2015,4613827,12890558,"Applying Amperes Law Step by StepAmperes Law states that the line integral of the magnetic field around any closed loopis equal to the total current passing through that closed loop (times a factor of ) :! !! B dl = 0 Iencl""0!""!!!While Amperes ",12/6/15 18:33,2,6d7a6cbecd6bd78e115f6b3ba084cf129f997168,TRUE,FALSE,https://www.coursehero.com/file/12890558/LN21-Amperes-Law-II/,LN21 - Amperes Law II,10,notes,Slides,Notes,1.00001E+14,studyCornell
337847,4613827,Digital Logic and Computer Organization,2300,ECE,2,313251,EdwardSuh,0,EdwardSuh,313251,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,0,2015,4613827,12890553,"""RC Circa-A's LOLA: Mach .IS {LO-W ELI-i 'l'b slum char3 91mm &amp; de. Iver 'U'a't (u 1.4""; La) 4oc|oww ,.1; 4 {LIKE )M mH like, +3 hook ur .M'I'vc'cmp'c'g ""TH. ress-Lxs (0M4 o'Hau Joann-'3) am! 4k. Whale 4 ose am,fBeEre sw'r'ol' 5 $10524 6640!",12/6/15 18:33,2,29f9ca38a29a6c98871eb9096efc6e8c75c71b69,FALSE,FALSE,https://www.coursehero.com/file/12890553/LN15-RCCircuits/,LN15 - RCCircuits,8,notes,Other,Notes,1.00001E+14,studyCornell
337847,4613827,Digital Logic and Computer Organization,2300,ECE,2,313251,EdwardSuh,0,EdwardSuh,313251,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,0,2015,4613827,12890511,"NAME: NetID:ECE 2300 I ENGRD 2300Digital Logic and Computer OrganizationPreliminary ExaminationNovember 13, 2012120 MinutesClosed book, closed notes, no calculatorsWrite your netlD on every pageRead This Carefully' You are not allowed to take any",12/6/15 18:12,10,0b94108b526930772b32578ad15d8d46cdb1c9fa,FALSE,FALSE,https://www.coursehero.com/file/12890511/Fall2012-Prelim2Solution1/,Fall2012-Prelim2Solution(1),28,test_prep,Other,Test prep,1.00001E+14,studyCornell
337847,4613827,Digital Logic and Computer Organization,2300,ECE,2,313251,EdwardSuh,0,EdwardSuh,313251,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,0,2015,4613827,12890510,"NAME: NetID: X  ECE 2300 l ENGRD 2300Digital Logic and Computer OrgnizationPreliminary ExaminationNovember 15, 2011120 MinutesClosed book, closed notes, no calculatorsWrite your netlD on every pageRead This Caretully' You are not allowed to tak",12/6/15 18:12,10,b738a8797e73da4aa46a25ce90c22306cf763148,FALSE,FALSE,https://www.coursehero.com/file/12890510/Fall-2011-Prelim-22/,Fall 2011 Prelim 2(2),24,test_prep,Other,Test prep,1.00001E+14,studyCornell
337847,4613827,Digital Logic and Computer Organization,2300,ECE,2,313251,EdwardSuh,0,EdwardSuh,313251,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,0,2015,4613827,12890506,"ECE / ENGRD 2300 DIGITAL LOGIC AND COMPUTER ORGANIZATION, FALL 2015PROBLEM SET 11Problem Set 11Due: Friday, December 4th, 2015 at 11:59pmNotes: (1) Please submit your solution as a single PDF file at http:/cms.csuglab.cornell.edu(2) Please put your n",12/6/15 18:12,2,48fda25e7161a50faada4ee3e9aff70e07891438,FALSE,FALSE,https://www.coursehero.com/file/12890506/pset11/,pset11,64,homework,Assignment,Homework Help,1.00001E+14,studyCornell
337847,4613827,Digital Logic and Computer Organization,2300,ECE,2,313251,EdwardSuh,0,EdwardSuh,313251,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,0,2015,4613827,12890504,"NAME:_ NetID:_ECE 2300 / ENGRD 2300Digital Logic and Computer OrganizationPreliminary ExaminationOctober 15, 2015120 MinutesClosed book, closed notes, no calculatorsWrite your netID on every pageRead This CarefullyYou are not allowed to take any ",12/6/15 18:12,10,ef8b0a425e208add1068db98c7e67e4b68373117,TRUE,FALSE,https://www.coursehero.com/file/12890504/prelim1-F2015sol1/,prelim1-F2015sol(1),50,test_prep,Test,Test prep,1.00001E+14,studyCornell
337847,4613827,Digital Logic and Computer Organization,2300,ECE,2,313251,EdwardSuh,0,EdwardSuh,313251,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,0,2015,4613827,12890503,"NAME:_ NetID:_ECE 2300 / ENGRD 2300Introduction to Digital Logic DesignPreliminary ExaminationNovember 16, 2010120 MinutesClosed book, closed notes, no calculatorsWrite your netID on every pageRead This CarefullyYou are not allowed to take any pa",12/6/15 18:12,11,886e196d039445fe0d92414b986dd60ea9dc05de,TRUE,FALSE,https://www.coursehero.com/file/12890503/prelim2-F2010/,prelim2-F2010,25,test_prep,Test,Test prep,1.00001E+14,studyCornell
337847,4613827,Digital Logic and Computer Organization,2300,ECE,2,313251,EdwardSuh,0,EdwardSuh,313251,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,0,2015,4613827,12890502,"NAME:_ NetID:_ECE 2300 / ENGRD 2300Digital Logic and Computer OrganizationPreliminary ExaminationNovember 20, 2014120 MinutesClosed book, closed notes, no calculatorsWrite your netID on every pageRead This CarefullyYou are not allowed to take any",12/6/15 18:12,9,e9090b42077b651096609e3f41ae2e034e574135,TRUE,FALSE,https://www.coursehero.com/file/12890502/prelim2-F2014sol/,prelim2-F2014sol,34,test_prep,Test,Test prep,1.00001E+14,studyCornell
337847,4613827,Digital Logic and Computer Organization,2300,ECE,2,313251,EdwardSuh,0,EdwardSuh,313251,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,0,2015,4613827,12890501,"NAME:_ NetID:_ECE 2300 / ENGRD 2300Digital Logic and Computer OrganizationPreliminary ExaminationNovember 19, 2015120 MinutesClosed book, closed notes, no calculatorsWrite your netID on every pageRead This CarefullyYou are not allowed to take any",12/6/15 18:12,10,aac54c36d3103915f22b42062bac1eed290bbc38,TRUE,FALSE,https://www.coursehero.com/file/12890501/prelim2-F2015sol/,prelim2-F2015sol,45,test_prep,Test,Test prep,1.00001E+14,studyCornell
337847,4613827,Digital Logic and Computer Organization,2300,ECE,2,313251,EdwardSuh,0,EdwardSuh,313251,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,0,2015,4613827,12890500,"ECE2300Preelim2ECE23000Prelim2PSolutionSQuestion1a. b. Foorthecounteerdrawninpaart(a),ifaneerrorflipsabiitandchangees7to15,theenthecounteerwillnextcountto44,sinceCOUNNT[3]ishigh,andthenconntinuerepeattingthesequeenceof4to88.Quest",12/6/15 18:12,6,f5bafb07322861321616e27c599ea465574295a0,FALSE,FALSE,https://www.coursehero.com/file/12890500/prelim2-F2010-soln/,prelim2-F2010-soln,19,test_prep,Assignment,Test prep,1.00001E+14,studyCornell
337847,4613827,Digital Logic and Computer Organization,2300,ECE,2,313251,EdwardSuh,0,EdwardSuh,313251,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,0,2015,4613827,12890499,"ECE/ENGRD 2300, FALL 2015 DIGITAL LOGIC AND COMPUTER ORGANIZATIONLAB 2: DISPLAYING DATALab 2 Displaying Data  Deadlines &amp; Grading  Prelab: Due Monday, September 14, 2015 at 12:00 PM 20 points, to be done individually In-Lab Exercises: Monday, Septe",12/6/15 18:12,13,d3d0544b4228e6c5c0d4937fbb4877dce2f788d5,TRUE,FALSE,https://www.coursehero.com/file/12890499/Lab2/,Lab2,71,lab,Lab,Lab,1.00001E+14,studyCornell
337847,4613827,Digital Logic and Computer Organization,2300,ECE,2,313251,EdwardSuh,0,EdwardSuh,313251,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,0,2015,4613827,12890498,"ECE / ENGRD 2300, FALL 2015 DIGITAL LOGIC AND COMPUTER ORGANIZATIONLAB 5: PROCESSORLab 5ProcessorDeadlines &amp; Grading Group Selection: Friday, October 23, 2015 at 11:59 PM on CMS Prelab Part A (optional): Thursday October 29, 2015 at 11:59 PM, in gr",12/6/15 18:12,19,e0588426ffae9cf5470032e32e3b55e72619294e,TRUE,FALSE,https://www.coursehero.com/file/12890498/Lab5/,Lab5,77,lab,Lab,Lab,1.00001E+14,studyCornell
337847,4613827,Digital Logic and Computer Organization,2300,ECE,2,313251,EdwardSuh,0,EdwardSuh,313251,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,0,2015,4613827,12890497,"ECE / ENGRD 2300, FALL 2015 DIGITAL LOGIC AND COMPUTER ORGANIZATIONLAB 4: REACTION TIME GAMELab 4Reaction Time GameDeadlines &amp; Grading Group Selection: Friday, September 25th, 2015 on CMS Prelab Part A: Thursday, October 1, 2015 at 11:59 PM 5 point",12/6/15 18:12,22,f7d991b571910da94a69c8d629cbdb3f37afafa5,TRUE,FALSE,https://www.coursehero.com/file/12890497/Lab43/,Lab4(3),134,lab,Lab,Lab,1.00001E+14,studyCornell
337847,4613827,Digital Logic and Computer Organization,2300,ECE,2,313251,EdwardSuh,0,EdwardSuh,313251,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,0,2015,4613827,12890496,"Verilog	 TestbenchesECE2300Fall	 2015Why	 testbenches? Generate	 stimulus Monitor	 UUT	 (Unit	 Under	 Test)	 output AutomationVerilog	 TestbenchUUTStimulusVerilogUUTUUTMonitorBuilding	 blocks	 of	 a	 testbench Timescale Module	 definition",12/6/15 18:12,16,e7d9bfc01dfaab18f649709f9869c2274eaa4c14,FALSE,FALSE,https://www.coursehero.com/file/12890496/VerilogTestbenches/,VerilogTestbenches,14,lab,Slides,Lab,1.00001E+14,studyCornell
337847,4613827,Digital Logic and Computer Organization,2300,ECE,2,313251,EdwardSuh,0,EdwardSuh,313251,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,0,2015,4613827,12890493,"ECE / ENGRD 2300, FALL 2015 DIGITAL LOGIC AND COMPUTER ORGANIZATIONLAB 3: STOPWATCHLab 3StopwatchDeadlines &amp; GradingPrelab A: Monday, Sept 21, 2015, at 12.00 PM 5 points, to be done individuallyVerilog/FPGA Tutorial: Monday, Sept 21 / Tuesday, Sept ",12/6/15 18:12,10,88eddf07f211177d8098a5690374198f86db3bc7,FALSE,FALSE,https://www.coursehero.com/file/12890493/Lab3/,Lab3,86,lab,Lab,Lab,1.00001E+14,studyCornell
337847,4613827,Digital Logic and Computer Organization,2300,ECE,2,313251,EdwardSuh,0,EdwardSuh,313251,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,0,2015,4613827,12890492,The script verifies pin connections of Seven Segment Decoder. This script takes theconnection list as input and outputs whether the connections are correct and if the circuit behaves as expected.1. INSTALLATION: You need to have python installed on yo,12/6/15 18:12,2,c37ef2b9f3f4baa080a006e92f77599fd2f13676,FALSE,FALSE,https://www.coursehero.com/file/12890492/README2-1/,README(2) (1),11,lab,Other,Lab,1.00001E+14,studyCornell
337847,4613827,Digital Logic and Computer Organization,2300,ECE,2,313251,EdwardSuh,0,EdwardSuh,313251,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,0,2015,4613827,12890487,"ECE / ENGRD 2300, FALL 2015 DIGITAL LOGIC AND COMPUTER ORGANIZATIONTUTORIAL C: INTRODUCTION TO VERILOG AND QUARTUS IIIntroduction toVerilog and Quartus IITutorial CSection I: OverviewVerilog is a hardware description language (HDL) that allows us to",12/6/15 18:12,16,2d3d4cd59e8d512126da46f39063ecd7ea66ee3c,TRUE,FALSE,https://www.coursehero.com/file/12890487/TutorialC/,TutorialC,39,lab,Notes,Lab,1.00001E+14,studyCornell
337847,4613827,Digital Logic and Computer Organization,2300,ECE,2,313251,EdwardSuh,0,EdwardSuh,313251,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,0,2015,4613827,12890486,"module lab5iram2B(CLK, RESET, ADDR, Q); input CLK; input RESET; input [7:0] ADDR; output [15:0] Q; reg [15:0] mem[0:127]; / instruction memory with 16 bit entries wire [6:0] saddr; integer i; assign saddr = ADDR[7:1]; assign Q = mem[saddr]; alwa",12/6/15 18:12,3,5eb1e69bdb3e6ae6feb4662da11f10912936208a,FALSE,FALSE,https://www.coursehero.com/file/12890486/lab5iram2B1/,lab5iram2B(1),39,lab,Other,Lab,1.00001E+14,studyCornell
337847,4613827,Digital Logic and Computer Organization,2300,ECE,2,313251,EdwardSuh,0,EdwardSuh,313251,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,0,2015,4613827,12890485,"ECE / ENGRD 2300, FALL 2015 DIGITAL LOGIC AND COMPUTER ORGANIZATIONLAB 6: EXTENDING THE HEART RATE MONITORLab 6Extending the Heart Rate MonitorDeadlines &amp; GradingPrelab: Bring to your lab session, groups of 2In-Lab check-point: Monday, November 30 /",12/6/15 18:12,7,4db9c06c2865f3177b5007ccfbe86029dc96e8b5,TRUE,FALSE,https://www.coursehero.com/file/12890485/Lab61/,Lab6(1),55,lab,Lab,Lab,1.00001E+14,studyCornell
337847,4565024,Digital Logic and Computer Organization,2300,ECE,2,450623,ZhiruZhang,0,ZhiruZhang,450623,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,0,2015,4565024,11831993,"1. Assume a processor running at 2 GHz has a base CPI of 1. 35% of all instructions areloads or stores. L1 data and L2 (if present) caches are write back, write allocate. The missrates for the L1 instruction and data caches are identical. What is the to",8/6/15 1:02,9,54244e759ac50e2ca0d6bdd0255512fc794783c9,TRUE,FALSE,https://www.coursehero.com/file/11831993/Homework-8-Questions/,Homework 8 Questions,43,homework,Assignment,Homework Help,1.00001E+14,Lu.Kevin
337847,4565024,Digital Logic and Computer Organization,2300,ECE,2,450623,ZhiruZhang,0,ZhiruZhang,450623,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,0,2015,4565024,11831992,"Problem 1(a) Yes. It can hold its state when X = 1 and Y = 0.XYQQN0001010110QlastQNlast1101Yes. It can RESET when X = 0 and Y = 0, or when X = 0 and Y = 1, or when X = 1 and Y = 1.No because for Q to be high, the inputs for the NOR ",8/6/15 1:01,13,d2ea7dcedf7273131002aadf93d015214f4d4267,FALSE,FALSE,https://www.coursehero.com/file/11831992/Homework-3-Answers/,Homework 3 Answers,12,homework,Assignment,Homework Help,1.00001E+14,Lu.Kevin
337847,4565024,Digital Logic and Computer Organization,2300,ECE,2,450623,ZhiruZhang,0,ZhiruZhang,450623,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,0,2015,4565024,11831991,Problem 1:(a) (A' + B) (A + B')A'(A + B') + B(A + B')A'A + A'B' + BA + B'BA'B' + BA(Distributive)(Distributive)(Complements)(b) A' + B' + C' + ABC(ABC)' + ABC1(De Morgan's)(Complements)(c) A'C + ABC + AB'A'C + ABC + AB' + ABCC(A' + AB) + AB,8/6/15 0:57,3,3a9bbce2d67fd5b525aa2d31c296149776706dcd,FALSE,FALSE,https://www.coursehero.com/file/11831991/Homework-1-Answers/,Homework 1 Answers,15,homework,Other,Homework Help,1.00001E+14,Lu.Kevin
337847,4565024,Digital Logic and Computer Organization,2300,ECE,2,450623,ZhiruZhang,0,ZhiruZhang,450623,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,0,2015,4565024,11831990,"Problem 1:(a)ADD R1, R2, R3LW R2, 0(R1)ADD R3, R1, R4SW R3, 4(R1)SUB R4, R3, R1(b)ADD R1, R2, R3NOPNOPNOPLW R2, 0(R1)ADD R3, R1, R4NOPNOPNOPSW R3, 4(R1)SUB R4, R3, R1Problem 2:(a) YesSUB R4, R2, R5LW R3, 20(R4)ADD R1, R1, R2AND R5,",8/6/15 1:01,20,cea400701a2157507f2907020a17c2e0d860c4f1,FALSE,FALSE,https://www.coursehero.com/file/11831990/Homework-7-Answers/,Homework 7 Answers,106,homework,Assignment,Homework Help,1.00001E+14,Lu.Kevin
337847,4565024,Digital Logic and Computer Organization,2300,ECE,2,450623,ZhiruZhang,0,ZhiruZhang,450623,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,0,2015,4565024,11831989,Problem 1.(a)F = A'B' + ABF = (A'B')'(AB)')'NAND inverter = (X * 1)' = X'(b)F = A'B' + ABF = (A'B')'(AB)')'F = (A+B)(A'+B')'F = (A+B)' + (A' + B')'NOR inverter = (X + 0)' = X'Problem 2.(a)N3N2N1N0F0000dc000100010100111,8/6/15 1:01,29,6f478be05e6602d2abaca0f83667575b44957440,FALSE,FALSE,https://www.coursehero.com/file/11831989/Homework-2-Answers/,Homework 2 Answers,18,homework,Assignment,Homework Help,1.00001E+14,Lu.Kevin
337847,4565024,Digital Logic and Computer Organization,2300,ECE,2,450623,ZhiruZhang,0,ZhiruZhang,450623,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,0,2015,4565024,11831988,"Problem 1.It turns out the mysterious circuit from homework 1 is a XNOR gate. In this problem,please construct the gate-level circuits of a two-input XNOR gate usingNAND gate only.NOR gate only.Table 1: Truth table for a two-input XNOR gate (input: A",8/6/15 0:58,18,0c5595c75c1e626aafaa36b55e8a1df252626812,TRUE,FALSE,https://www.coursehero.com/file/11831988/Homework-2-Questions/,Homework 2 Questions,19,homework,Assignment,Homework Help,1.00001E+14,Lu.Kevin
337847,4565024,Digital Logic and Computer Organization,2300,ECE,2,450623,ZhiruZhang,0,ZhiruZhang,450623,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,0,2015,4565024,11831987,Problem 1.Please design a sequence detector that outputs a 1 when 101 is seen on the input for threeconsecutive clock cycles. You should have an initial state but dont need to include thereset.Input: INOutput: OUT10101101out=1 out=1 out=1(a)10101,8/6/15 0:58,4,7a77946036a8b80c7a7d48e6514ecdcf2da20b13,FALSE,FALSE,https://www.coursehero.com/file/11831987/Homework-4-Questions/,Homework 4 Questions,288,homework,Assignment,Homework Help,1.00001E+14,Lu.Kevin
337847,4565024,Digital Logic and Computer Organization,2300,ECE,2,450623,ZhiruZhang,0,ZhiruZhang,450623,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,0,2015,4565024,11831986,"Problem 1.Consider the following FSM state diagram for the pushbutton lock you learned in lecture9, where X1 and X2 are two inputs and UL is the output:Create the Transition/Output table for this FSM.Find the minimized state transition equations and m",8/6/15 1:00,13,6477e59cd4996761e8cb7f27db14cc36e55bb422,TRUE,FALSE,https://www.coursehero.com/file/11831986/Homework-5-Questions/,Homework 5 Questions,62,homework,Slides,Homework Help,1.00001E+14,Lu.Kevin
337847,4565024,Digital Logic and Computer Organization,2300,ECE,2,450623,ZhiruZhang,0,ZhiruZhang,450623,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,0,2015,4565024,11831985,"Problem 1:Base Case:K = 1, N = 2, X = 0 (decimal value of 0)Then the extended value of X would be 00, which also has decimal value of 0, thus it preserves theoriginal value of X.For the case when X is a signed value, we have the base case: K = 1, N =",8/6/15 1:01,15,74bdbaa8b9858c83c2c045e8d8b02f1cc8fc6911,FALSE,FALSE,https://www.coursehero.com/file/11831985/Homework-6-Answers/,Homework 6 Answers,48,homework,Notes,Homework Help,1.00001E+14,Lu.Kevin
337847,4565024,Digital Logic and Computer Organization,2300,ECE,2,450623,ZhiruZhang,0,ZhiruZhang,450623,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,0,2015,4565024,11831984,Problem 1:Mealy Machine (Input/Output)Clarification: the arrow going back into Init has value (0/0)(b) Moore machine(c) Transition/Output TablenamesS1 S0S1* S0*OutIn = 1In = 0Init0001000Got10101100Got101011000Got1011101001(d,8/6/15 1:06,23,b3416dde9d6a937184fd8edf2225165bd1ff7ecf,FALSE,FALSE,https://www.coursehero.com/file/11831984/Homework-4-Answers/,Homework 4 Answers,23,homework,Assignment,Homework Help,1.00001E+14,Lu.Kevin
337847,4565024,Digital Logic and Computer Organization,2300,ECE,2,450623,ZhiruZhang,0,ZhiruZhang,450623,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,0,2015,4565024,11831983,Problem 1.Prove by induction that performing the signed extension operation to extend a K-bit two'scomplement number X to N bits (N &gt; K &gt; 0) preserves the original value of X.Hint: Assuming sign-extending X to M-bit (N &gt; M &gt; K &gt; 0) preserves the value ,8/6/15 1:04,14,0e964b6bdc721079a81e7308cf9531338ae586d2,TRUE,FALSE,https://www.coursehero.com/file/11831983/Homework-6-Questions/,Homework 6 Questions,279,homework,Assignment,Homework Help,1.00001E+14,Lu.Kevin
337847,4565024,Digital Logic and Computer Organization,2300,ECE,2,450623,ZhiruZhang,0,ZhiruZhang,450623,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,0,2015,4565024,11831982,"Problem 1(a) Yes. It can hold its state when X = 1 and Y = 0.XYQQN0001010110QlastQNlast1101Yes. It can RESET when X = 0 and Y = 0, or when X = 0 and Y = 1, or when X = 1 and Y = 1.No because for Q to be high, the inputs for the NOR ",8/6/15 1:11,13,dbb3ddde140d387f0312a13a5a3f0f1f1781f4dd,FALSE,FALSE,https://www.coursehero.com/file/11831982/Homework-3-Questions/,Homework 3 Questions,10,homework,Assignment,Homework Help,1.00001E+14,Lu.Kevin
337847,4565024,Digital Logic and Computer Organization,2300,ECE,2,450623,ZhiruZhang,0,ZhiruZhang,450623,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,0,2015,4565024,11831981,1. Consider the pipelined processor without forwarding shown in Figure 1:XFigure 1Identify all data hazards in the following code segment by circling each source registerthat is read before the updated value is written back.Revise the code by insertin,8/6/15 1:06,16,1d7c8d93926a4868d0522188b2de501f162abbc6,TRUE,FALSE,https://www.coursehero.com/file/11831981/Homework-7-Questions/,Homework 7 Questions,110,homework,Slides,Homework Help,1.00001E+14,Lu.Kevin
337847,4565024,Digital Logic and Computer Organization,2300,ECE,2,450623,ZhiruZhang,0,ZhiruZhang,450623,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,0,2015,4565024,11831980,Problem 1:CPI_tot = CPI_base + CPI_data + CPI_instrCPI_ tot = 1 + (0.06)(.35)(100ns)(2Ghz) + (0.06)(100ns)(2Ghz) = 17.2CPI_tot = CPI_base + CPI_data + CPI_instrCPI_toto = 1 + (.05)(.35)(12 + (.15)(150ns)(2Ghz) + (.05)(12 + (.15)(150ns)(2Ghz) = 4.85Pr,8/6/15 1:04,24,4a0dacc6e7c8621c199ece3c5177f0606321e7dd,FALSE,FALSE,https://www.coursehero.com/file/11831980/Homework-8-Answers/,Homework 8 Answers,48,homework,Assignment,Homework Help,1.00001E+14,Lu.Kevin
337847,4565024,Digital Logic and Computer Organization,2300,ECE,2,450623,ZhiruZhang,0,ZhiruZhang,450623,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,0,2015,4565024,11831979,Problem 1:(a) Transition/Output tableY1* Y0*(input = X1 X2)NameY1 Y000011011ULS000000001000S101011001000S210101101000S311000000001(b)UL = Y1 Y0X1 X2Y1 Y000011110000000010100110000101100Y1*,8/6/15 1:04,45,1f947746e077fe4979affe8709e11dc1be68dd4b,FALSE,FALSE,https://www.coursehero.com/file/11831979/Homework-5-Answers/,Homework 5 Answers,26,homework,Assignment,Homework Help,1.00001E+14,Lu.Kevin
337847,4565024,Digital Logic and Computer Organization,2300,ECE,2,450623,ZhiruZhang,0,ZhiruZhang,450623,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,0,2015,4565024,11831978,Problem 1.Simplify the following expressions using Boolean algebra theorems to minimize the number ofliterals.(a) (A+B)(A+B)(b) A+B+C+ABC(c) AC+ABC+ABProblem 2.Table 1 shows the truth table for a mysterious logic gate called the XYZ gate.Table 1I,8/6/15 0:57,1,486dc92597cfa32d8a1db44235064fee4ab64151,TRUE,FALSE,https://www.coursehero.com/file/11831978/Homework-1-Questions/,Homework 1 Questions,15,homework,Assignment,Homework Help,1.00001E+14,Lu.Kevin
337847,4565024,Digital Logic and Computer Organization,2300,ECE,2,450623,ZhiruZhang,0,ZhiruZhang,450623,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,0,2015,4565024,11831977,"A combinational circuit takes two 2-bit binary numbers A = A1A0 and B = B1B0 asinputs, and outputs a 1-bit signal F indicating whether A is no less than B (namely, = 1 if , and = 0 if &lt; ) and only needs to be correct when A is non-zero.Create a truth t",8/6/15 1:06,41,400e237871eb15aa72eddb5b94e6c70a2310049f,FALSE,FALSE,https://www.coursehero.com/file/11831977/Exam-1-Study-Guide-with-Answers/,Exam 1 Study Guide with Answers,35,test_prep,Slides,Test prep,1.00001E+14,Lu.Kevin
337847,4565024,Digital Logic and Computer Organization,2300,ECE,2,450623,ZhiruZhang,0,ZhiruZhang,450623,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,0,2015,4565024,11831976,,8/6/15 1:07,1,5fcbe0afadd7ed3c6291b2a1eb19be427c4ae4ac,FALSE,FALSE,https://www.coursehero.com/file/11831976/Finals-Study-Guide-with-Answers/,Finals Study Guide with Answers,34,test_prep,Other,Test prep,1.00001E+14,Lu.Kevin
337847,4397039,Digital Logic and Computer Organization,2300,ECE,2,313251,EdwardSuh,0,EdwardSuh,313251,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,0,2012,4397039,10686621,"ECE 2300Digital Logic and Computer OrganizationHazards, Metastability, etc.Outline Combinational logic hazards Clock skew Metastability and asynchronous inputs Reading: 2.9.2, 3.5.3 3.5.5ENGRD 2300L10 Hazards 2Hazard (Glitch) Unplanned momentar",2/4/15 23:31,27,cc7700b932953d1c24370e447bcfaa7e663b056e,FALSE,FALSE,https://www.coursehero.com/file/10686621/L10Hazards-1pp1/,L10.Hazards-1pp(1),5,notes,Slides,Notes,1.00001E+14,fnpnana
337847,4397039,Digital Logic and Computer Organization,2300,ECE,2,313251,EdwardSuh,0,EdwardSuh,313251,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,0,2012,4397039,10686620,"ECE 2300Digital Logic and Computer OrganizationPipelined MicroprocessorOutline General pipelining Pipelined microprocessor Hazards Data hazards Control hazards Reading: Ch 7.4, 7.5ENGRD 2300L14 Pipelined Microprocessor 2Forget Circuits Lets So",2/4/15 23:31,68,04f3cabaf7f82a17f3ea2b901a0123b44bceb7fe,FALSE,FALSE,https://www.coursehero.com/file/10686620/L14Pipeline-1pp/,L14.Pipeline-1pp,16,notes,Slides,Notes,1.00001E+14,fnpnana
337847,4397039,Digital Logic and Computer Organization,2300,ECE,2,313251,EdwardSuh,0,EdwardSuh,313251,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,0,2012,4397039,10686619,"ECE 2300Digital Logic and Computer OrganizationBinary ArithmeticBinary Arithmetic Overview Number representation Positional number representation Base B (2, 8, 16) Number conversion Addition and subtraction (in binary) Hardware implementations R",2/4/15 23:30,38,5ceb2e3440dd6c8c3ca3fefd031ebf486a3eb582,FALSE,FALSE,https://www.coursehero.com/file/10686619/L06BinaryArithmetic-1pp/,L06.BinaryArithmetic-1pp,9,notes,Slides,Notes,1.00001E+14,fnpnana
337847,2457580,Digital Logic and Computer Organization,2300,ECE,2,571751,"Bojanczyk,A",0,"Bojanczyk,A",571751,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,2457580,10146165,"Binary Arithmetic OverviewECE 2300Digital Logic and Computer OrganizationBinary Arithmetic Number representation Positional number representation Base B (2, 8, 16) Number conversion Addition and subtraction (in binary) Hardware implementations R",10/20/14 18:49,7,9e84524ac7ece016750ea19dcb3eb31a51cd26e7,FALSE,FALSE,https://www.coursehero.com/file/10146165/L10BinaryArithmetic-6pp/,L10.BinaryArithmetic-6pp,24,notes,Slides,Notes,1.00001E+14,advitya
337847,2457580,Digital Logic and Computer Organization,2300,ECE,2,571751,"Bojanczyk,A",0,"Bojanczyk,A",571751,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,2457580,10146164,"Memories in Digital SystemsECE 2300Digital Logic and Computer Organization Memory is used in virtually all digital designs Microprocessors have lots of memoryMemoryCachesRegister filesBuffers, queues, etcArrays for logic functions Most microproc",10/20/14 18:49,5,5ea84a559fdb00e348e1168466e0a267104a6b84,FALSE,FALSE,https://www.coursehero.com/file/10146164/L11Memory-6pp1/,L11.Memory-6pp(1),22,notes,Notes,Notes,1.00001E+14,advitya
337847,2457580,Digital Logic and Computer Organization,2300,ECE,2,571751,"Bojanczyk,A",0,"Bojanczyk,A",571751,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,2457580,10146159,ECE 2300Digital Logic and Computer OrganizationFinite State Machine (FSM)Outline Finite State Machine (FSM) Abstraction for sequential logic FSM Synthesis (Design) FSM Analysis Reading: Ch 3.4ENGRD 2300L6 Finite State Machine 21Sequential Logi,10/20/14 18:49,22,8e50506e87094cc866c6a1ab0d9b9e347a34bf6d,FALSE,FALSE,https://www.coursehero.com/file/10146159/L06FSM-2pp/,L06.FSM-2pp,34,notes,Slides,Notes,1.00001E+14,advitya
337847,2457580,Digital Logic and Computer Organization,2300,ECE,2,571751,"Bojanczyk,A",0,"Bojanczyk,A",571751,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,2457580,10146155,ECE 2300Digital Logic and Computer OrganizationCombinational LogicMinimization and TimingRoadmap Review Combinational logic synthesis and simplification Karnaugh Map (Ch 2.7)IntuitionSum of productsProduct of sumsDont cares Combinational Logic,10/20/14 18:49,16,429ccb82638c5b6448c1633dfc61841b355bb6f7,FALSE,FALSE,https://www.coursehero.com/file/10146155/L04Minimization-2pp1/,L04.Minimization-2pp(1),9,notes,Slides,Notes,1.00001E+14,advitya
337847,1653741,Digital Logic,2300,ECE,2,2851,BOJANCZYK,0,BOJANCZYK,2851,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,1,2013,1653741,9745701,"Communication SM InputsRESET &gt;BEGIN &gt;if set 1 SM does nothing and waits. If set 0, waits for BEGIN = 1. 1-bit.sent from Command SM. If BEGIN = 1, Communication SM will be triggered tostart. 1- bit.LCD_DATA&gt; either data or control command read off RO",9/26/13 7:41,3,8fd2de02a73f595897b30299a1bb03789761d713,FALSE,FALSE,https://www.coursehero.com/file/9745701/prelab6/,prelab6,6,notes,Notes,Notes,1.00001E+14,RobertoB6
337847,1807244,Digital Logic and Computer Architecture,2300,ECE,2,450623,ZhiruZhang,0,ZhiruZhang,450623,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,1807244,9333750,"ECE 2300Digital Logic &amp; Computer OrganizationSpring 2014!Input/OutputLecture 26: !1Announcements Final Exam May 14, 7:00pm, Olin Hall 255 Covers the entire course More details to follow next Tuesday Review sessions, office hours, etc.! Lab 6 ",5/7/14 11:09,35,eb5671c0480794386cb56b8c0d1b32db672acd2f,TRUE,FALSE,https://www.coursehero.com/file/9333750/Lecture26/,Lecture26,30,notes,Slides,Notes,1.00001E+14,albertico
337847,1807244,Digital Logic and Computer Architecture,2300,ECE,2,450623,ZhiruZhang,0,ZhiruZhang,450623,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,1807244,9333749,,5/7/14 11:09,28,8a8dc06326ec09a8bd79e20a0621fcd2f89b0013,TRUE,FALSE,https://www.coursehero.com/file/9333749/Lecture25/,Lecture25,16,notes,Slides,Notes,1.00001E+14,albertico
337847,1807244,Digital Logic and Computer Architecture,2300,ECE,2,450623,ZhiruZhang,0,ZhiruZhang,450623,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,1807244,9333748,"ECE 2300Digital Logic &amp; Computer OrganizationSpring 2014More Single Cycle MicroprocessorPipelined MicroprocessorLecture 17: !1Announcements Prelim 2 Wednesday April 9, 7:30pm, Upson B17 Covers materials from lecture 8 ~ lecture 16 FSM, timing an",5/7/14 11:09,24,9c2e8a531d7f9422a6512b07d05f0da7a57f006d,FALSE,FALSE,https://www.coursehero.com/file/9333748/Lecture17/,Lecture17,5,notes,Slides,Notes,1.00001E+14,albertico
337847,1807244,Digital Logic and Computer Architecture,2300,ECE,2,450623,ZhiruZhang,0,ZhiruZhang,450623,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,1807244,9333747,"ECE 2300Digital Logic &amp; Computer OrganizationSpring 2014!Virtual MemoryLecture 24: !1Announcements Lab 5 Prelab (C) due tonight! Final exam schedule Wednesday, May 14, 7PM Email instructor if you have a schedule conflictLecture 24: !2Student-",5/7/14 11:09,24,54d789130eba13221ec8fcf5f4a6c8f87c321bbd,TRUE,FALSE,https://www.coursehero.com/file/9333747/Lecture24/,Lecture24,29,notes,Slides,Notes,1.00001E+14,albertico
337847,1807244,Digital Logic and Computer Architecture,2300,ECE,2,450623,ZhiruZhang,0,ZhiruZhang,450623,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,1807244,9333746,ECE 2300Digital Logic &amp; Computer OrganizationSpring 2014!Measuring PerformancePerformance TradeoffsLecture 23: !1Announcements HW7 due Wednesday @ 11:59pm Download the latest version from CMS! No HW assigned this week! Final exam schedule We,5/7/14 11:09,29,eb13dd1699e84529321db26ddd12d5d87a42903f,TRUE,FALSE,https://www.coursehero.com/file/9333746/Lecture23/,Lecture23,28,notes,Slides,Notes,1.00001E+14,albertico
337847,1807244,Digital Logic and Computer Architecture,2300,ECE,2,450623,ZhiruZhang,0,ZhiruZhang,450623,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,1807244,9333745,,5/7/14 11:09,53,ec095c97bfd27c91d1e2298c071c766764b999d4,FALSE,FALSE,https://www.coursehero.com/file/9333745/Lecture21-/,Lecture21_,38,notes,Slides,Notes,1.00001E+14,albertico
337847,1807244,Digital Logic and Computer Architecture,2300,ECE,2,450623,ZhiruZhang,0,ZhiruZhang,450623,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,1807244,9333744,"ECE 2300Digital Logic &amp; Computer OrganizationSpring 2014More Pipelined MicroprocessorLecture 19: !1Announcements Prelim 2 tomorrow, 7:30-9:30pm, Upson B17 Additional notes on setup/hold time constraintsposted on Piazza! No HW assigned this week",5/7/14 11:09,29,ccde01a6e84ac98ab3303f8a21c1f6dc10a1aed8,FALSE,FALSE,https://www.coursehero.com/file/9333744/Lecture19-/,Lecture19_,12,notes,Slides,Notes,1.00001E+14,albertico
337847,1807244,Digital Logic and Computer Architecture,2300,ECE,2,450623,ZhiruZhang,0,ZhiruZhang,450623,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,1807244,9333743,,5/7/14 11:09,27,114f06517bf0e39909bfa89e2e59ef63fc3dfa4a,FALSE,FALSE,https://www.coursehero.com/file/9333743/Lecture20-/,Lecture20_,22,notes,Slides,Notes,1.00001E+14,albertico
337847,1807244,Digital Logic and Computer Architecture,2300,ECE,2,450623,ZhiruZhang,0,ZhiruZhang,450623,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,1807244,9333742,,5/7/14 11:09,40,50f939977c459c380e299ed4691ea4ac81daf1f6,TRUE,FALSE,https://www.coursehero.com/file/9333742/Lecture22/,Lecture22,42,notes,Slides,Notes,1.00001E+14,albertico
337847,1807244,Digital Logic and Computer Architecture,2300,ECE,2,450623,ZhiruZhang,0,ZhiruZhang,450623,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,1807244,9333741,,5/7/14 11:09,32,8d2f7ada88b35a4f903268dd10fcc85ab6d404d8,FALSE,FALSE,https://www.coursehero.com/file/9333741/Lecture18/,Lecture18,9,notes,Slides,Notes,1.00001E+14,albertico
337847,1807244,Digital Logic and Computer Architecture,2300,ECE,2,450623,ZhiruZhang,0,ZhiruZhang,450623,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,1807244,9116508,"ECE 2300Digital Logic &amp; Computer OrganizationSpring 2014More Single Cycle MicroprocessorPipelined MicroprocessorLecture 17: !1Announcements Prelim 2 Wednesday April 9, 7:30pm, Upson B17 Covers materials from lecture 8 ~ lecture 16 FSM, timing an",4/1/14 18:47,24,ff977a0a1aa033d3b8fa61f1d7852f0318ca2635,FALSE,FALSE,https://www.coursehero.com/file/9116508/Lecture17/,Lecture17,20,notes,Slides,Notes,1.00001E+14,albertico
337847,1807244,Digital Logic and Computer Architecture,2300,ECE,2,450623,ZhiruZhang,0,ZhiruZhang,450623,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,1807244,9116507,"ECE 2300Digital Logic &amp; Computer OrganizationSpring 2014More Pipelined MicroprocessorLecture 18: !1Announcements Prelim 2: Wed April 9, 7:30-9:30pm, Upson B17 Covers materials from lecture 8 ~ lecture 16 Closed everything Review sessions Monday,",4/1/14 18:47,32,029a6fce3490ecd742ab46871b062646fb3387a0,FALSE,FALSE,https://www.coursehero.com/file/9116507/Lecture18/,Lecture18,17,notes,Slides,Notes,1.00001E+14,albertico
337847,1807244,Digital Logic and Computer Architecture,2300,ECE,2,450623,ZhiruZhang,0,ZhiruZhang,450623,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,1807244,9116506,"ECE 2300Digital Logic &amp; Computer OrganizationSpring 2014More MemoriesSingle Cycle MicroprocessorLecture 15: !1Announcements HW 6 will be posted tonight Due Wednesday March 26th! Verilog review session Time: Wednesday March 26th, 5:30-7:00pm Pl",4/1/14 18:45,27,97f5d29309634655a4f3cb3cda434a0bd4b48ee7,FALSE,FALSE,https://www.coursehero.com/file/9116506/Lecture15/,Lecture15,20,notes,Slides,Notes,1.00001E+14,albertico
337847,1807244,Digital Logic and Computer Architecture,2300,ECE,2,450623,ZhiruZhang,0,ZhiruZhang,450623,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,1807244,9116505,ECE 2300Digital Logic &amp; Computer OrganizationSpring 2014MetastabilityBinary Number RepresentationsBinary ArithmeticLecture 12: !1Announcements Prelim 1 grades to be released after class onCMS Come to instructors office hour today (4-5pm) topick,4/1/14 18:45,33,ea1ea2a724117c8b3b2bbe8b15a45c016d15d18c,FALSE,FALSE,https://www.coursehero.com/file/9116505/Lecture12/,Lecture12,15,notes,Slides,Notes,1.00001E+14,albertico
337847,1807244,Digital Logic and Computer Architecture,2300,ECE,2,450623,ZhiruZhang,0,ZhiruZhang,450623,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,1807244,9116504,"ECE 2300Digital Logic &amp; Computer OrganizationSpring 2014More Single Cycle MicroprocessorLecture 16: !1Announcements Prelim 2 Wednesday April 9th, 7:30pm, Upson B17 Covers FSM, timing analysis, binary arithmetic, ALU,memory, single-cycle microproc",4/1/14 18:45,25,7c21c8282ef12f1b7f4e89f4e5ce706dc6a33247,FALSE,FALSE,https://www.coursehero.com/file/9116504/Lecture16/,Lecture16,103,notes,Slides,Notes,1.00001E+14,albertico
337847,1807244,Digital Logic and Computer Architecture,2300,ECE,2,450623,ZhiruZhang,0,ZhiruZhang,450623,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,1807244,9116503,ECE 2300Digital Logic &amp; Computer OrganizationSpring 2014More ALUMultiplicationMemoriesLecture 14: !1Announcements Lab 4 Prelab (A) due tonight @ 11:59pm! Verilog review session: March 19th or 26th Vote on PiazzaLecture 14: !2Student-Led Exten,4/1/14 18:45,31,6208196578ae5215c9970bc51068fb1f3b125853,FALSE,FALSE,https://www.coursehero.com/file/9116503/Lecture14/,Lecture14,28,notes,Slides,Notes,1.00001E+14,albertico
337847,1807244,Digital Logic and Computer Architecture,2300,ECE,2,450623,ZhiruZhang,0,ZhiruZhang,450623,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,1807244,9116502,"ECE 2300Digital Logic &amp; Computer OrganizationSpring 2014Hazards, Timing, ClockingLecture 11: !1Announcements Prelim 1 grades will be released later this week! Rescheduled Prelim 2 Wednesday April 9, 7:30pm, UPS B17(approved by registrar) Please",4/1/14 18:45,28,d1e75bfac6ba7faf3fa3b646441aa82e0f996e29,FALSE,FALSE,https://www.coursehero.com/file/9116502/Lecture11/,Lecture11,27,notes,Slides,Notes,1.00001E+14,albertico
337847,1807244,Digital Logic and Computer Architecture,2300,ECE,2,450623,ZhiruZhang,0,ZhiruZhang,450623,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,1807244,9116501,ECE 2300Digital Logic &amp; Computer OrganizationSpring 2014More Binary ArithmeticArithmetic Logic UnitLecture 13: !1Announcements Prelim 1 grades and solution released on CMS! HW5 due Wednesday March 12 @ 11:59pm! No HW assigned this week! Veril,4/1/14 18:45,30,898cc303f47eef09cf39c044c560357f59b4caaa,FALSE,FALSE,https://www.coursehero.com/file/9116501/Lecture13/,Lecture13,18,notes,Slides,Notes,1.00001E+14,albertico
337847,1807244,Digital Logic and Computer Architecture,2300,ECE,2,450623,ZhiruZhang,0,ZhiruZhang,450623,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,1807244,9116498,"ECE/ENGRD	 2300:	 Digital	 Logic	 and	 Computer	 Organization	 	 	 	 	 	 	 	 	 	 	 	 	 	 	 	 	 	 	 	 	 	 	 	 	 	 	 	 	 	 	 	 	 	 	 	 	 	 	 Spring	 2014	 	 Homework 4Due Wednesday, March 5 at 11:59pmNotes: (1) Please submit your solution in a single PD",4/1/14 18:43,2,0496f24e42fb528fb75ae1d1a127bb0757a31e1f,FALSE,FALSE,https://www.coursehero.com/file/9116498/HW4/,HW4,24,homework,Assignment,Homework Help,1.00001E+14,albertico
337847,2457580,Digital Logic and Computer Organization,2300,ECE,2,571751,"Bojanczyk,A",0,"Bojanczyk,A",571751,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,2457580,8984723,"ECE 2300Digital Logic and Computer OrganizationLogic Synthesis and MinimizationCombinational Logic Synthesis Combinational logic Outputs depend only on current inputs Synthesis: given a functional requirement, realize a circuitthat implements that ",3/12/14 17:38,26,d3787a24587603f4b6de00b3f5ec64169711d81b,FALSE,FALSE,https://www.coursehero.com/file/8984723/L04Minimization-1pp/,L04.Minimization-1pp,12,notes,Slides,Notes,1.00001E+14,MateBookOpossum3717
337847,2457580,Digital Logic and Computer Organization,2300,ECE,2,571751,"Bojanczyk,A",0,"Bojanczyk,A",571751,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,2457580,8984720,"ECE 2300Digital Logic and Computer OrganizationSequential Logic DesignProgress so farPHYSICS: Continuousvariables, Noise, etc.COMBINATIONAL:Discrete, memoryless,noise-freeC000011112.71354 volts01101ENGRD 2300B00110011A010",3/12/14 17:38,32,d758d8a6270e5970bb5e9a282f09fb94ce1e9a6b,FALSE,FALSE,https://www.coursehero.com/file/8984720/L07Sequential-1pp/,L07.Sequential-1pp,25,notes,Slides,Notes,1.00001E+14,MateBookOpossum3717
337847,2457580,Digital Logic and Computer Organization,2300,ECE,2,571751,"Bojanczyk,A",0,"Bojanczyk,A",571751,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,2457580,8984719,"ECE 2300Digital Logic and Computer OrganizationMemoryMemories in Digital Systems Memory is used in virtually all digital designs Microprocessors have lots of memoryCachesRegister filesBuffers, queues, etcArrays for logic functions Most microproc",3/12/14 17:38,27,25460b66b10805d227aa0cfe970bc18857fee09c,FALSE,FALSE,https://www.coursehero.com/file/8984719/L11Memory-1pp/,L11.Memory-1pp,67,notes,Slides,Notes,1.00001E+14,MateBookOpossum3717
337847,2457580,Digital Logic and Computer Organization,2300,ECE,2,571751,"Bojanczyk,A",0,"Bojanczyk,A",571751,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,2457580,8984717,ECE 2300Digital Logic and Computer OgranizationSingle Cycle MicroprocessorPart 1 SummaryCMOS gatesTransistor networksBoolean algebraCombinational logic and minimizationLogic functionsBinary arithmetic and ALUsLatches and flip-flopsSequential lo,3/12/14 17:38,54,3afb64b1cdeabb3752d36fe59623f9bdcbc59c07,TRUE,FALSE,https://www.coursehero.com/file/8984717/L13SingleCycle-1pp/,L13.SingleCycle-1pp,67,notes,Slides,Notes,1.00001E+14,MateBookOpossum3717
337847,2457580,Digital Logic and Computer Organization,2300,ECE,2,571751,"Bojanczyk,A",0,"Bojanczyk,A",571751,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,2457580,8984714,"ECE 2300Digital Logic and Computer OrganizationMemory HierarchiesOverview Memory hierarchy basics memory technologies principle of locality Caches Concept Performance estimation: average memory access time Configurations: associativity, block, b",3/12/14 17:38,40,8a741262826e7b945eb084b22ab57dde1e7843bc,FALSE,FALSE,https://www.coursehero.com/file/8984714/L15Cache-1pp/,L15.Cache-1pp,49,notes,Slides,Notes,1.00001E+14,MateBookOpossum3717
337847,2457580,Digital Logic and Computer Organization,2300,ECE,2,571751,"Bojanczyk,A",0,"Bojanczyk,A",571751,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,2457580,8984713,ECE 2300Digital Logic and Computer OrganizationFinite State Machine (FSM)Outline Finite State Machine (FSM) Abstraction for sequential logic FSM Synthesis (Design) FSM Analysis Reading: Ch 3.4ENGRD 2300L8 Finite State Machine 2Sequential Logic,3/12/14 17:38,43,ffb8dbdc4b2dfc888dfdf660e3d6e6d2f129b65a,FALSE,FALSE,https://www.coursehero.com/file/8984713/L8FSM-1pp/,L8.FSM-1pp,37,notes,Slides,Notes,1.00001E+14,MateBookOpossum3717
337847,1807244,Digital Logic and Computer Architecture,2300,ECE,2,450623,ZhiruZhang,0,ZhiruZhang,450623,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,1807244,8928643,,3/2/14 13:21,6,705433618a8b81e922c7ae4865716c4f0c4de353,FALSE,FALSE,https://www.coursehero.com/file/8928643/old-prelim2-with-solutions/,old-prelim2-with-solutions,35,homework,Other,Homework Help,1.00001E+14,albertico
337847,1807244,Digital Logic and Computer Architecture,2300,ECE,2,450623,ZhiruZhang,0,ZhiruZhang,450623,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,1807244,8928642,,3/2/14 13:21,5,7ee5636ddd32aa4a80269358361414a9e41968a8,FALSE,FALSE,https://www.coursehero.com/file/8928642/old-prelim1-with-solutions/,old-prelim1-with-solutions,27,homework,Other,Homework Help,1.00001E+14,albertico
337847,1807244,Digital Logic and Computer Architecture,2300,ECE,2,450623,ZhiruZhang,0,ZhiruZhang,450623,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,1807244,8928641,,3/2/14 13:21,6,c507a73aa51cd1cf592fa4d14787ca6f62ff72d8,FALSE,FALSE,https://www.coursehero.com/file/8928641/old-final-with-solutions/,old-final-with-solutions,96,test_prep,Other,Test prep,1.00001E+14,albertico
337847,1807244,Digital Logic and Computer Architecture,2300,ECE,2,450623,ZhiruZhang,0,ZhiruZhang,450623,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,1807244,8928640,"ECE 2300: Introduction to Digital Logic DesignSpring 2010ECE 2300 Spring 2010Prelim 2Thursday, April 15, 2010Closed book, closed notes, no calculatorsTime limit: 120 minutesAcademic integrity is expected of all students of Cornell University at all",3/2/14 13:21,8,d6dc64e6ddf2b8d9260b5ab3838b0997dd08e3fd,TRUE,FALSE,https://www.coursehero.com/file/8928640/old-prelim2/,old-prelim2,70,test_prep,Test,Test prep,1.00001E+14,albertico
337847,1807244,Digital Logic and Computer Architecture,2300,ECE,2,450623,ZhiruZhang,0,ZhiruZhang,450623,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,1807244,8928639,"ECE 2300: Introduction to Digital Logic DesignSpring 2010ECE 2300 Spring 2010Final ExamThursday, May 20, 2010Closed book, closed notes, no calculatorsTime limit: 150 minutesAcademic integrity is expected of all students of Cornell University at all",3/2/14 13:21,8,205665e07a4736b5db352a0ba007fc87d9e1d3e2,TRUE,FALSE,https://www.coursehero.com/file/8928639/old-final/,old-final,78,test_prep,Test,Test prep,1.00001E+14,albertico
337847,1807244,Digital Logic and Computer Architecture,2300,ECE,2,450623,ZhiruZhang,0,ZhiruZhang,450623,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,1807244,8928638,"ECE 2300: Introduction to Digital Logic DesignSpring 2010ECE 2300 Spring 2010Prelim 1Tuesday, March 2, 2010Closed book, closed notes, no calculatorsTime limit: 120 minutesAcademic integrity is expected of all students of Cornell University at all t",3/2/14 13:21,7,8aeea49410a1d415c7c75b794b8acd630fb025d2,FALSE,FALSE,https://www.coursehero.com/file/8928638/old-prelim1/,old-prelim1,74,test_prep,Test,Test prep,1.00001E+14,albertico
337847,1807244,Digital Logic and Computer Architecture,2300,ECE,2,450623,ZhiruZhang,0,ZhiruZhang,450623,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,1807244,8928635,"ECE/ENGRD	 2300:	 Digital	 Logic	 and	 Computer	 Organization	 	 	 	 	 	 	 	 	 	 	 	 	 	 	 	 	 	 	 	 	 	 	 	 	 	 	 	 	 	 	 	 	 	 	 	 	 	 	 Spring	 2014	 	 Homework 2Due Wednesday, February 12 at 11:59pmNotes: (1) Please submit your solution in a singl",3/2/14 12:52,2,0497e0c3b5ff991dffdf70a05477e7b03a27d0c2,TRUE,FALSE,https://www.coursehero.com/file/8928635/HW2/,HW2,59,homework,Assignment,Homework Help,1.00001E+14,albertico
337847,1807244,Digital Logic and Computer Architecture,2300,ECE,2,450623,ZhiruZhang,0,ZhiruZhang,450623,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,1807244,8928634,Homework 1 Solution1. Simplify the following expressions using Boolean algebra theorems.a)b)Solution:a) ABC+AB+C=ABC+AB+(ABC+C)=(ABC+ABC)+AB+C=AB+AB+C=B+C[covering][associativity][combining][combining]b) A+B+C+D+ABCD= (ABCD)+ABCD=1[De Mor,3/2/14 12:51,4,001021bd4b95bc272e7ef9674f0a561fe41f5eae,TRUE,FALSE,https://www.coursehero.com/file/8928634/HW1-Solution/,HW1_Solution,76,homework,Assignment,Homework Help,1.00001E+14,albertico
337847,1807244,Digital Logic and Computer Architecture,2300,ECE,2,450623,ZhiruZhang,0,ZhiruZhang,450623,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,1807244,8928628,ECE 2300Digital Logic &amp; Computer OrganizationSpring 2014Course Overview!Zhiru ZhangSchool of Electrical and Computer EngineeringLecture 2: !1Digital Logic is EverywhereLecture 1: !3Changing Every Aspect of Our Lifeand many more Lecture 1: !4R,3/2/14 12:50,30,5081f05ba600082b08699bcdd43be257d8d2df9e,FALSE,FALSE,https://www.coursehero.com/file/8928628/Lecture01/,Lecture01,36,notes,Slides,Notes,1.00001E+14,albertico
337847,1807244,Digital Logic and Computer Architecture,2300,ECE,2,450623,ZhiruZhang,0,ZhiruZhang,450623,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,1807244,8928627,ECE 2300Digital Logic &amp; Computer OrganizationSpring 2014Factoring FSMsAnalyzing FSMsLecture 10: !1Announcements Prelim 1 starts on 7:30pm sharp @ PHL 203! HW 4 is posted on CMS: Due Wednesday Mar 5! Lab 3 Prelab (A) due Friday Feb 28 Lab sessi,3/2/14 12:50,25,9c901af9dc562747f164568cab924d24bf8b0589,TRUE,FALSE,https://www.coursehero.com/file/8928627/Lecture10/,Lecture10,26,notes,Slides,Notes,1.00001E+14,albertico
337847,1807244,Digital Logic and Computer Architecture,2300,ECE,2,450623,ZhiruZhang,0,ZhiruZhang,450623,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,1807244,8928626,"ECE 2300Digital Logic &amp; Computer OrganizationSpring 2014More Finite State MachinesLecture 9: !1Announcements Prelim 1 Thursday, Feb 27, 7:30-9:30pm, Phillips 203 Closed book, closed notes, closed internet 2nd review session Tuesday, Feb 25, 7:30",3/2/14 12:50,34,9ae8cdd47b8fe53b6d7cdabc538c8262616fdaa9,FALSE,FALSE,https://www.coursehero.com/file/8928626/Lecture09/,Lecture09,3,notes,Slides,Notes,1.00001E+14,albertico
337847,1807244,Digital Logic and Computer Architecture,2300,ECE,2,450623,ZhiruZhang,0,ZhiruZhang,450623,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,1807244,8928625,ECE 2300Digital Logic &amp; Computer OrganizationSpring 2014CountersShift RegistersVerilogLecture 7: !1Announcements No instructor office hour (4-5pm) today Email me to make individual appointment! HW1 grades and solution released! HW3 will be on,3/2/14 12:50,37,e9f7df7ae5e412c56b954d516b251301d7cf5fc0,FALSE,FALSE,https://www.coursehero.com/file/8928625/Lecture07/,Lecture07,26,notes,Slides,Notes,1.00001E+14,albertico
337847,1807244,Digital Logic and Computer Architecture,2300,ECE,2,450623,ZhiruZhang,0,ZhiruZhang,450623,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,1807244,8928624,ECE 2300Digital Logic &amp; Computer OrganizationSpring 2014CMOS LogicLecture 3: !1Announcements Lab 2 is on CMS Pre-lab due Thursday 11:59pm! HW 1 due Wednesday 11:59pm! HW 2 will be on CMS tonight! Lab report guidelines are on Blackboard! Upd,3/2/14 12:50,24,1c9723a6ffd96355386434c4e64d02786d14ba76,FALSE,FALSE,https://www.coursehero.com/file/8928624/Lecture04/,Lecture04,17,notes,Slides,Notes,1.00001E+14,albertico
337847,1807244,Digital Logic and Computer Architecture,2300,ECE,2,450623,ZhiruZhang,0,ZhiruZhang,450623,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,1807244,8928623,ECE 2300Digital Logic &amp; Computer OrganizationSpring 2014More VerilogFinite State MachinesLecture 8: !1Announcements HW 1 solution updated on CMS Credits to Alex Wang for spotting bugs in Q4 HW 2 is graded and solution is posted on CMS HW 3 is on,3/2/14 12:50,26,179a17f0d9be123db2038fea5393e0d8bd726b65,FALSE,FALSE,https://www.coursehero.com/file/8928623/Lecture08/,Lecture08,8,notes,Slides,Notes,1.00001E+14,albertico
337847,1807244,Digital Logic and Computer Architecture,2300,ECE,2,450623,ZhiruZhang,0,ZhiruZhang,450623,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,1807244,8928622,ECE 2300Digital Logic &amp; Computer OrganizationSpring 2014Boolean AlgebraLecture 2: !1Announcements Lab 1 is on CMS Prelab: CAD tool installation In-lab exercise: Next Monday! Still time to change lab section Monday 1:25-4:25: 33 students Monday,3/2/14 12:50,27,b0fa6f9ee64da19b37afde6181a44c31f4f19d31,FALSE,FALSE,https://www.coursehero.com/file/8928622/Lecture02/,Lecture02,22,notes,Slides,Notes,1.00001E+14,albertico
337847,1807244,Digital Logic and Computer Architecture,2300,ECE,2,450623,ZhiruZhang,0,ZhiruZhang,450623,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,1807244,8928621,"ECE 2300Digital Logic &amp; Computer OrganizationSpring 2014Combinational Building BlocksLecture 3: !1Announcements HW 2 is on CMS! Lab 2 prelab due tonight at 11:59pmLecture 5: !2Student-Led Extensions Today Yujin Koh and Ryan Sung, Transistor Sc",3/2/14 12:50,26,3f5ebcaba0b58185754c00a847b608fe7fb36e0e,FALSE,FALSE,https://www.coursehero.com/file/8928621/Lecture05/,Lecture05,24,notes,Slides,Notes,1.00001E+14,albertico
337847,1807244,Digital Logic and Computer Architecture,2300,ECE,2,450623,ZhiruZhang,0,ZhiruZhang,450623,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,1807244,8928620,ECE 2300Digital Logic &amp; Computer OrganizationSpring 2014Sequential Logic:ClocksLatchesFlip-FlopsLecture 6: !1Announcements Lab 2 report deadline extended to Feb 20 &amp; 21! HW 3 will be posted on Thursday Due Monday Feb 24! Lab 3 will be posted,3/2/14 12:50,23,dca659c44d4657e4b5bc66a0c2a14d627994872e,FALSE,FALSE,https://www.coursehero.com/file/8928620/Lecture06/,Lecture06,14,notes,Slides,Notes,1.00001E+14,albertico
337847,1807244,Digital Logic and Computer Architecture,2300,ECE,2,450623,ZhiruZhang,0,ZhiruZhang,450623,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,1807244,8928619,"ECE 2300Digital Logic &amp; Computer OrganizationSpring 2014Combinational Logic MinimizationLecture 3: !1Announcements HW 1 is on CMS Due Wednesday, Feb 5, by 11:59pm! Lab 2 will be on CMS tomorrow! Still time to change lab sections Monday 1:25-4:",3/2/14 12:50,33,2350bfc3ddc1921f2784a0e5eb4bffb289bbf481,FALSE,FALSE,https://www.coursehero.com/file/8928619/Lecture03/,Lecture03,32,notes,Slides,Notes,1.00001E+14,albertico
337847,1753573,Digital Logic ,2300,ECE,2,120,SUH,0,SUH,120,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,1,2012,1753573,8704727,"ECE 2300Digital Logic and Computer OrganizationBinary ArithmeticBinary Arithmetic Overview Number representation Positional number representation Base B (2, 8, 16) Number conversion Addition and subtraction (in binary) Hardware implementations R",1/22/14 21:57,19,d8afceaba9fe237fb4a15f52f37b52ca5b52560c,FALSE,FALSE,https://www.coursehero.com/file/8704727/L06BinaryArithmetic-2pp/,L06.BinaryArithmetic-2pp,30,notes,Slides,Notes,1.00001E+14,jmares93
337847,1753573,Digital Logic ,2300,ECE,2,120,SUH,0,SUH,120,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,1,2012,1753573,8704724,,1/22/14 21:58,1,2f35a3451d980e0b30a3c4c4f2b73fa2d8aa1c56,FALSE,FALSE,https://www.coursehero.com/file/8704724/Hw2-1/,Hw2_1,5,notes,Other,Notes,1.00001E+14,jmares93
337847,1753573,Digital Logic ,2300,ECE,2,120,SUH,0,SUH,120,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,1,2012,1753573,8704723,ECE 2300Digital Logic and Computer OrganizationShifter and RotatorOverview Shifter and Rotator Reading: Ch 5.2.5ENGRD 2300L5-1 Shift/Rotate 21Shift Functions Left Shift operation shifts each bit left by 1 positionA7 A6 A5 A4 A3 A2 A1 A0 SISO= ,1/22/14 21:58,2,74f9211404430a8f9a8d5c6f5a40f36309a43b2c,FALSE,FALSE,https://www.coursehero.com/file/8704723/L05-1Shift-Rotate-2pp/,L05-1.Shift-Rotate-2pp,12,notes,Slides,Notes,1.00001E+14,jmares93
337847,1753573,Digital Logic ,2300,ECE,2,120,SUH,0,SUH,120,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,1,2012,1753573,8701884,William Henderson (wfh42)Shela Wang (sw679)ECE 2300 Lab 4IntroductionArithmetic Logic Units (ALUs) are the building blocks of many modernprocessors that serve as a tool for performing various arithmetic and logic operations.Originally introduced by ,1/22/14 21:57,9,23f57befa1c7fb5b0440af61385b62d50ba16c10,FALSE,FALSE,https://www.coursehero.com/file/8701884/Lab4/,Lab4,83,notes,Lab,Notes,1.00001E+14,jmares93
337847,1753573,Digital Logic ,2300,ECE,2,120,SUH,0,SUH,120,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,1,2012,1753573,8701881,"William Henderson (wfh42)Mashrur Mohiuddin (mm889)ECE 2300IntroductionFinite State Machines (FSM) are essential to the design of circuits called on to performcomplex functions. Using sequential logic as elements of memory in a circuit, our ability to",1/22/14 21:57,5,b5b668e81ad84aa88cfe9549f158c217fccc2b9e,FALSE,FALSE,https://www.coursehero.com/file/8701881/Lab-6/,Lab 6,28,notes,Lab,Notes,1.00001E+14,jmares93
337847,1753573,Digital Logic ,2300,ECE,2,120,SUH,0,SUH,120,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,1,2012,1753573,8701876,2012-09-14 16:00:521/3Unnamed Doc (#8)2012-09-14 16:00:532/3Unnamed Doc (2/3)2012-09-14 16:00:533/3Unnamed Doc (3/3),1/22/14 21:57,4,5178c19171c65982a77b8667a01eb439562495fd,FALSE,FALSE,https://www.coursehero.com/file/8701876/Hw2/,Hw2,10,notes,Other,Notes,1.00001E+14,jmares93
337847,1753573,Digital Logic ,2300,ECE,2,120,SUH,0,SUH,120,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,1,2012,1753573,8701875,2012-09-14 16:00:521/3Unnamed Doc (#8)2012-09-14 16:00:532/3Unnamed Doc (2/3)2012-09-14 16:00:533/3Unnamed Doc (3/3),1/22/14 21:57,4,2e767c38e5ab21a8f0a7388e23169bf40b90ff6f,FALSE,FALSE,https://www.coursehero.com/file/8701875/Hw2-Small/,Hw2_Small,9,notes,Other,Notes,1.00001E+14,jmares93
337847,1660826,Digital Logic and Computer Organization,2300,ECE,2,261076,ALBONESI,0,ALBONESI,261076,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,1,2013,1660826,8265358,"ENGRD 2300, FALL 2013 DIGITAL LOGIC AND COMPUTER ORGANIZATIONLAB 1: WIRING AND TESTING CIRCUITSLab 1Wiring and Testing Circuits- Pre-labs are due at 1:25p.m. on Monday September 9th.- They should be turned in at the drop box associated with your lab ",10/5/13 5:28,15,c3f8e1e2f6770f08214361cfa1d536fffcc0dd4a,FALSE,FALSE,https://www.coursehero.com/file/8265358/ECE2300-2013FA-Lab1/,ECE2300_2013FA_Lab1,37,notes,Lab,Notes,1.00001E+14,YanbinF
337847,1653741,Digital Logic,2300,ECE,2,2851,BOJANCZYK,0,BOJANCZYK,2851,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,1,2013,1653741,8228240,"1ECE 2300Introduction to Digital Logic andComputer DesignSpring 2013Lecture 40Todays topicsVirtual memory paging, dynamic address translation, Table Lookaside Buer (TLB)Lecture 402Virtual memory(a) Program may exceed storage provided by MM,",9/26/13 7:44,30,f1615fc6d4539e2638a193671e59a284b1fd4ce2,TRUE,FALSE,https://www.coursehero.com/file/8228240/Lecture-41-Exceptions/,Lecture 41 - Exceptions,13,notes,Slides,Notes,1.00001E+14,RobertoB6
337847,1653741,Digital Logic,2300,ECE,2,2851,BOJANCZYK,0,BOJANCZYK,2851,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,1,2013,1653741,8228238,"Todays topicsCaches associative cache coherenceNext week: Virtual memory paging, dynamic address translation, TLB1CachesBig idea for memory systems ?Supporting observation ?Average Memory Access Time ?Cache organization ?2Cache organization3",9/26/13 7:44,27,ed041c7595cac2b72b859843a5c9e5d36b7d6d2f,TRUE,FALSE,https://www.coursehero.com/file/8228238/Lecture-39-Virtual-Memory/,Lecture 39 - Virtual Memory,28,notes,Slides,Notes,1.00001E+14,RobertoB6
337847,1653741,Digital Logic,2300,ECE,2,2851,BOJANCZYK,0,BOJANCZYK,2851,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,1,2013,1653741,8228236,"1ECE 2300Introduction to Digital Logic andComputer DesignSpring 2013April 11, 2013Lecture 33AWBAnnouncements2: HW 7: Prelab 7, Part II: Today Assembly language, Sections 6.4, 6.6April 11, 2013Lecture 33AWBRegister setName$0$at$v0-$v1$",9/26/13 7:44,27,c6bafbb052c1adf29c1f4181ea3ee61815621ef8,FALSE,FALSE,https://www.coursehero.com/file/8228236/Lecture-33/,Lecture 33,19,notes,Slides,Notes,1.00001E+14,RobertoB6
337847,1653741,Digital Logic,2300,ECE,2,2851,BOJANCZYK,0,BOJANCZYK,2851,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,1,2013,1653741,8228235,"1ECE 2300Introduction to Digital Logic andComputer DesignSpring 2013April 4, 2013Lecture 30AWBAnnouncements2: Prelim 2, April 11 Everything up to multicycle organization.: Next week no lab work oce hours during lab timeApril 4, 2013Lecture",9/26/13 7:44,39,a8b51a795a2aaa528db39ba0aa9273ae036998a5,TRUE,FALSE,https://www.coursehero.com/file/8228235/Lecture-30-Assembly/,Lecture 30 - Assembly,15,notes,Slides,Notes,1.00001E+14,RobertoB6
337847,1653741,Digital Logic,2300,ECE,2,2851,BOJANCZYK,0,BOJANCZYK,2851,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,1,2013,1653741,8228234,"1ECE 2300Introduction to Digital Logic andComputer DesignSpring 2013March 26, 2013Lecture 26AWBAnnouncements2: Read Section 6.3 and 7.3 from the textbook.: Prelim 2, April 11: Lab 7, basic structure (single cycle): AWB oce hours this week can",9/26/13 7:44,40,5dcf71db5d58bb482f8777eb0a7557e052292d75,TRUE,FALSE,https://www.coursehero.com/file/8228234/Lecture-26-Multicycle-Structure/,Lecture 26 - Multicycle Structure,30,notes,Slides,Notes,1.00001E+14,RobertoB6
337847,1653741,Digital Logic,2300,ECE,2,2851,BOJANCZYK,0,BOJANCZYK,2851,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,1,2013,1653741,8228233,"1ECE 2300Introduction to Digital Logic andComputer DesignSpring 2013April 2, 2013Lecture 28AWBAnnouncements2: Be familiar with material in Sects. 6.3, 7.3, 7.4.: Prelim 2, April 11: Lab 7, basic structure (single cycle): HW 6, due April 5Apr",9/26/13 7:44,29,8e09ba1e01e8ce6dd7e8817583437d73cb282f90,FALSE,FALSE,https://www.coursehero.com/file/8228233/Lecture-29-Assembly/,Lecture 29 - Assembly,45,notes,Slides,Notes,1.00001E+14,RobertoB6
337847,1653741,Digital Logic,2300,ECE,2,2851,BOJANCZYK,0,BOJANCZYK,2851,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,1,2013,1653741,8228232,"1ECE 2300Introduction to Digital Logic andComputer DesignSpring 2013March 14, 2013Lecture 24AWBAnnouncements2: Lab 6, Part II, due March 28: Read Section 6.3 and 7.3 from the textbook.March 14, 2013Lecture 24AWBUniversal Basic StructureRF",9/26/13 7:44,20,695281a8e0b5addb50f8ad322eb5462d8570bcfe,TRUE,FALSE,https://www.coursehero.com/file/8228232/Lecture-24-Instruction-Format/,Lecture 24 - Instruction Format,8,notes,Slides,Notes,1.00001E+14,RobertoB6
337847,1653741,Digital Logic,2300,ECE,2,2851,BOJANCZYK,0,BOJANCZYK,2851,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,1,2013,1653741,8228231,"1ECE 2300Introduction to Digital Logic andComputer DesignSpring 2013February 28, 2013Lecture 18AWBAnnouncements2Prelim 1 high - 100 points low - 32 points average - 76 pointsStudents who scored below 66 are encouraged to meetwith the instru",9/26/13 7:44,30,a65006d06c2d2422b87dbfcc4c952248fe2d017f,FALSE,FALSE,https://www.coursehero.com/file/8228231/Lecture-18-Sequential-MSI/,Lecture 18 - Sequential MSI,30,notes,Slides,Notes,1.00001E+14,RobertoB6
337847,1653741,Digital Logic,2300,ECE,2,2851,BOJANCZYK,0,BOJANCZYK,2851,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,1,2013,1653741,8228230,"1ECE 2300Introduction to Digital Logic andComputer DesignSpring 2013March 10, 2013Lecture 22AWBAnnouncements2: Lab 6, Part I, LCD display: Lab 6, Part II, after spring break: Homework 5, due Friday, March 15, at noonMarch 10, 2013Lecture 22",9/26/13 7:44,32,6c9457f4cebfc2956927c0954d8e2c700a7e6f7f,FALSE,FALSE,https://www.coursehero.com/file/8228230/Lecture-22-Single-Cycle/,Lecture 22 - Single Cycle,26,notes,Slides,Notes,1.00001E+14,RobertoB6
337847,1653741,Digital Logic,2300,ECE,2,2851,BOJANCZYK,0,BOJANCZYK,2851,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,1,2013,1653741,8228229,"1ECE 2300Introduction to Digital Logic andComputer DesignSpring 2013March 7, 2013Lecture 21AWBAnnouncements2: Lab 6, Part I, LCD display the most complicated lab so far start early: Homework 5, due Friday, March 15, at noon: If you got less ",9/26/13 7:44,28,06fb1096d8ece656b732e659ff97cf5def4e432c,TRUE,FALSE,https://www.coursehero.com/file/8228229/Lecture-21-Basic-Structure/,Lecture 21 - Basic Structure,13,notes,Slides,Notes,1.00001E+14,RobertoB6
337847,1653741,Digital Logic,2300,ECE,2,2851,BOJANCZYK,0,BOJANCZYK,2851,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,1,2013,1653741,8228228,"1ECE 2300Introduction to Digital Logic andComputer DesignSpring 2013March 3, 2013Lecture 19AWBSequential MSI2: HW 4 due Friday, March 8, noon: If you wish to nd out where you stand in the courseplease see AWB at any (reasonable) time.March 3,",9/26/13 7:44,27,d9a71fef0bc9735ae57a21489e1bdb0490ef2e5c,FALSE,FALSE,https://www.coursehero.com/file/8228228/Lecture-19-Memory/,Lecture 19 - Memory,8,notes,Slides,Notes,1.00001E+14,RobertoB6
337847,1653741,Digital Logic,2300,ECE,2,2851,BOJANCZYK,0,BOJANCZYK,2851,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,1,2013,1653741,8228227,"1ECE 2300Introduction to Digital Logic andComputer DesignSpring 2013March 5, 2013Lecture 20AWBMSI modules2combinational sequentialAdder...Registers...SSI Modules?March 5, 2013Lecture 20AWBMSI modulesCLK3CLKCLRS1S0CLRLDENa",9/26/13 7:44,19,3cc256ba64c9885f21ca8ec97ae30942889ebb59,TRUE,FALSE,https://www.coursehero.com/file/8228227/Lecture-20-Sequential-Multiplier/,Lecture 20 - Sequential Multiplier,15,notes,Slides,Notes,1.00001E+14,RobertoB6
337847,1653741,Digital Logic,2300,ECE,2,2851,BOJANCZYK,0,BOJANCZYK,2851,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,1,2013,1653741,8228225,"1ECE 2300Introduction to Digital Logic andComputer DesignSpring 2013February 20, 2013Lecture 14AWBAnnouncements2: Prelim 1, February 26, 7:30pm. Phillips 203 - (last) names starting from A* to Lieb* Phillips 219 - (last) name starting from Lie",9/26/13 7:44,30,b655649d0d3afc5f7bd8d4928ed8efe53979a22d,FALSE,FALSE,https://www.coursehero.com/file/8228225/Lecture-14-Flip-Flops/,Lecture 14 - Flip Flops,10,notes,Slides,Notes,1.00001E+14,RobertoB6
337847,1653741,Digital Logic,2300,ECE,2,2851,BOJANCZYK,0,BOJANCZYK,2851,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,1,2013,1653741,8228222,"1ECE 2300Introduction to Digital Logic andComputer DesignSpring 2013February 14, 2013Lecture 12AWBAnnouncements2: HW 3 out today: Lab 4, ALU: Prelim 1, February 26, 7:30pm. Everything up to sequential circuits.Today: Timing Section 2.9Flip ",9/26/13 7:44,38,99898ed4f8a8475a14152a3d6fda0ce3524e2e2a,FALSE,FALSE,https://www.coursehero.com/file/8228222/Lecture-12-Timing/,Lecture 12- Timing,18,notes,Slides,Notes,1.00001E+14,RobertoB6
337847,1653741,Digital Logic,2300,ECE,2,2851,BOJANCZYK,0,BOJANCZYK,2851,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,1,2013,1653741,8228221,"1ECE 2300Introduction to Digital Logic andComputer DesignSpring 2013February 11, 2013Lecture 10AWBAnnouncements2PreLab 3 due today at 4pm.Today: Arithmetic circuits, ALUFebruary 11, 2013Lecture 10AWBCarry Look Ahead Adder3Idea: Compute ca",9/26/13 7:44,29,abf1493b2079e0fe4d687b9d17f79c1337001900,FALSE,FALSE,https://www.coursehero.com/file/8228221/Lecture-11-ALU/,Lecture 11 - ALU,16,notes,Slides,Notes,1.00001E+14,RobertoB6
337847,1653741,Digital Logic,2300,ECE,2,2851,BOJANCZYK,0,BOJANCZYK,2851,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,1,2013,1653741,8228220,"1ECE 2300Introduction to Digital Logic andComputer DesignSpring 2013February 1, 2013Lecture 2AWBAnnouncements2: Lab 2 outPrelab due Wednesday, Feb 6, at 4:00pm sharp: Homework 1 out this afternoondue Feb 8 in class: Lab 1 work starts Monday,",9/26/13 7:44,26,a65fe2b48c5aaa92e80702c679456cd46b567e14,TRUE,FALSE,https://www.coursehero.com/file/8228220/Lecture-6-CMOS/,Lecture 6 - CMOS,12,notes,Slides,Notes,1.00001E+14,RobertoB6
337847,1653741,Digital Logic,2300,ECE,2,2851,BOJANCZYK,0,BOJANCZYK,2851,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,1,2013,1653741,8228219,"1ECE 2300Introduction to Digital Logic andComputer DesignSpring 2013February 7, 2013Lecture 9AWBMaterial covered so farNumber systems,Sections 1.4 and 5.3Elementary gates,Section 1.5CMOS transistors,Sections 1.6-1.7Boolean Algebra,2Sectio",9/26/13 7:44,26,5ca689fc6369871c707f83780806bc377a1d581d,TRUE,FALSE,https://www.coursehero.com/file/8228219/Lecture-9-Arithmetic-Circuits/,Lecture 9 - Arithmetic Circuits,23,notes,Slides,Notes,1.00001E+14,RobertoB6
337847,1653741,Digital Logic,2300,ECE,2,2851,BOJANCZYK,0,BOJANCZYK,2851,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,1,2013,1653741,8228218,"1ECE 2300Introduction to Digital Logic andComputer DesignSpring 2013February 11, 2013Lecture 10AWBAnnouncements2Lab 3 - VerilogMonday noon-1pm oce hours in 238 PhillipsHW 1 solutions coming soon :)grading will not be done before end of the we",9/26/13 7:44,16,f9e0a11094eced88e385e233727b129f38764f36,FALSE,FALSE,https://www.coursehero.com/file/8228218/Lecture-10-Multiplier/,Lecture 10 - Multiplier,8,notes,Slides,Notes,1.00001E+14,RobertoB6
337847,1653741,Digital Logic,2300,ECE,2,2851,BOJANCZYK,0,BOJANCZYK,2851,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,1,2013,1653741,8228217,"1ECE 2300Introduction to Digital Logic andComputer DesignSpring 2013February 5, 2013Lecture 8AWBMSI components2So far we have talked about random logic SOP or POS forms + minimization two level logic NAND, NOT gates (SSI components)Certain f",9/26/13 7:44,28,bf131b960fe90850f4c9f83417d437dcf997ad17,TRUE,FALSE,https://www.coursehero.com/file/8228217/Lecture-8-MSI-Components/,Lecture 8 - MSI Components,20,notes,Slides,Notes,1.00001E+14,RobertoB6
337847,1653741,Digital Logic,2300,ECE,2,2851,BOJANCZYK,0,BOJANCZYK,2851,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,1,2013,1653741,8228215,"1ECE 2300Introduction to Digital Logic andComputer DesignSpring 2013January 24, 2013Lecture 2AWBAnnouncements2There are now 3 lab sections:Monday1:25-4:25pm36 seats equipment constraintMonday7:00-10:00pm22 seats sta constraintTuesday 1:25",9/26/13 7:44,35,d8a27d5458a6bf147aea10d0e4ecfb4ea2f8e0de,TRUE,FALSE,https://www.coursehero.com/file/8228215/Lecture-2-Computer-Numbers-Representation/,Lecture 2 - Computer Numbers Representation,17,notes,Slides,Notes,1.00001E+14,RobertoB6
337847,1653741,Digital Logic,2300,ECE,2,2851,BOJANCZYK,0,BOJANCZYK,2851,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,1,2013,1653741,8228214,"1ECE 2300Introduction to Digital Logic andComputer DesignSpring 2013January 22, 2013Lecture 1AWBAdministrative issues: StaLecturer:Adam W. Bojanczyk (Boyanchik)TAs:2Mengjie Yu, Yingqui Cao,Rebant Srivastava, Monica LinLecturesMWF9:05-9:55",9/26/13 7:44,41,d0bdee8ff2fe525a023a86bd73af8e2d93ecca62,FALSE,FALSE,https://www.coursehero.com/file/8228214/Lecture-1-Administrative-Issues/,Lecture 1 - Administrative Issues,35,notes,Syllabus,Notes,1.00001E+14,RobertoB6
337847,1653741,Digital Logic,2300,ECE,2,2851,BOJANCZYK,0,BOJANCZYK,2851,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,1,2013,1653741,8228213,"1ECE 2300Introduction to Digital Logic andComputer DesignSpring 2013January 29, 2013Lecture 6AWBAnnouncements2: Wednesday oce hoursnoon - 1pm in the digital lab (238 Phillips)3 - 4pm in 335 Rhodes Hall: Make use of the Discussion Board on Bla",9/26/13 7:44,26,be91d0003efcf3af266320d283659bdf1e30dfef,FALSE,FALSE,https://www.coursehero.com/file/8228213/Lecture-5-Karnaugh-Maps/,Lecture 5 - Karnaugh Maps,13,notes,Slides,Notes,1.00001E+14,RobertoB6
337847,1653741,Digital Logic,2300,ECE,2,2851,BOJANCZYK,0,BOJANCZYK,2851,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,1,2013,1653741,8228212,"1ECE 2300Introduction to Digital Logic andComputer DesignSpring 2013January 24, 2013Lecture 3AWBAnnouncements2Please change your lab enrollment on Student Center.Lab 1 handout on Blackboard, Instructions on downloading and installing software.",9/26/13 7:44,37,45d4b653d59a3d54b7bb3a64f23de5ec4acc415f,TRUE,FALSE,https://www.coursehero.com/file/8228212/Lecture-3-Boolean-Algebra/,Lecture 3 - Boolean Algebra,17,notes,Slides,Notes,1.00001E+14,RobertoB6
337847,1653741,Digital Logic,2300,ECE,2,2851,BOJANCZYK,0,BOJANCZYK,2851,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,1,2013,1653741,8228211,"1ECE 2300Introduction to Digital Logic andComputer DesignSpring 2013January 28, 2013Lecture 4AWBAnnouncements2Please change your lab enrollment on Student Center.Prelab 1 due Wednesday Jan 30 at 4pm via CMS check whether you can log in tohttp",9/26/13 7:44,34,de96689562e6d70079dbbb47528fc2478add00e2,TRUE,FALSE,https://www.coursehero.com/file/8228211/Lecture-4-Boolean-Algebra/,Lecture 4 - Boolean Algebra,14,notes,Slides,Notes,1.00001E+14,RobertoB6
337847,1653741,Digital Logic,2300,ECE,2,2851,BOJANCZYK,0,BOJANCZYK,2851,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,1,2013,1653741,8228210,,9/26/13 7:43,5,3c072cbc44a924460ee175e4386ac334a60061e9,FALSE,FALSE,https://www.coursehero.com/file/8228210/HW-6-Sol/,HW 6 Sol,10,notes,Other,Notes,1.00001E+14,RobertoB6
337847,1653741,Digital Logic,2300,ECE,2,2851,BOJANCZYK,0,BOJANCZYK,2851,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,1,2013,1653741,8228209,,9/26/13 7:43,7,9479b3f81cda028828da7734be188c33dc090b13,FALSE,FALSE,https://www.coursehero.com/file/8228209/HW-4-Sol/,HW 4 Sol,13,notes,Other,Notes,1.00001E+14,RobertoB6
337847,1653741,Digital Logic,2300,ECE,2,2851,BOJANCZYK,0,BOJANCZYK,2851,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,1,2013,1653741,8228208,"ENGRD 2300, Spring 2013 Digital Logic and Computer OrganizationHomework 3 SolutionsHOMEWORK 3 SOLUTIONSProblem 1Letbe the output of the first multiplexer:0010001001100110110001111111110only whenare both .100001and01",9/26/13 7:43,6,e0e1b20b9b7c14091a1050e0c8a703535066ab51,TRUE,FALSE,https://www.coursehero.com/file/8228208/HW-3-Sol/,HW 3 Sol,18,notes,Assignment,Notes,1.00001E+14,RobertoB6
337847,1653741,Digital Logic,2300,ECE,2,2851,BOJANCZYK,0,BOJANCZYK,2851,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,1,2013,1653741,8228207,ECE 2300Homework 5 SolutionsSpring 2013Problem 1:Simplification: A only requires 25 cents. Either T flip-flops or JK flip-flops may be used.000000100050552510251100010012525105or 10or 2501010or 2510510112010105150Curre,9/26/13 7:43,3,6488c5a2d380a268bbd24d2af1030b98edba4934,TRUE,FALSE,https://www.coursehero.com/file/8228207/HW-5-Sol/,HW 5 Sol,28,notes,Assignment,Notes,1.00001E+14,RobertoB6
337847,1653741,Digital Logic,2300,ECE,2,2851,BOJANCZYK,0,BOJANCZYK,2851,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,1,2013,1653741,8228206,"ECE2300Homework 7Spring 2013Due noon, April 23, in Phillips Hall drop-box labeled ece2300.NOTE: It is important that you show how you arrived at your answers. Answers that cannotbe easily understood will not be graded.Problem 1Consider a single cyc",9/26/13 7:43,4,af2c63af9f8885d46ca5bee474612cda0666906e,TRUE,FALSE,https://www.coursehero.com/file/8228206/hw7/,hw7,34,notes,Assignment,Notes,1.00001E+14,RobertoB6
337847,1653741,Digital Logic,2300,ECE,2,2851,BOJANCZYK,0,BOJANCZYK,2851,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,1,2013,1653741,8228205,"ENGRD 2300, SPRING 2013 DIGITAL LOGIC AND COMPUTER ORGANIZATIONHOMEWORK 2HW2SolutionsProblem 1The Karnaugh Map for function F:a2 a1a0000111100110011000F = a 2 a 0 + a 2 a1 The Karnaugh Map for function G:2 1a0000111100101",9/26/13 7:43,4,8a0265dc2eaa264a78fe4e11679b35ef70aec699,TRUE,FALSE,https://www.coursehero.com/file/8228205/HW-2-Solpdf/,HW 2 Solpdf,23,notes,Assignment,Notes,1.00001E+14,RobertoB6
337847,1653741,Digital Logic,2300,ECE,2,2851,BOJANCZYK,0,BOJANCZYK,2851,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,1,2013,1653741,8228204,"ECE2300Homework 5Spring 2013Due noon, March 15, in Phillips Hall drop-box labeled ece2300.NOTE: It is important that you show how you arrived at your answers. Answers that cannotbe easily understood will not be graded.Problem 1A vending machine dis",9/26/13 7:43,4,8e156ce2652daf8cd277791103763a3927393771,TRUE,FALSE,https://www.coursehero.com/file/8228204/hw5/,hw5,27,notes,Assignment,Notes,1.00001E+14,RobertoB6
337847,1653741,Digital Logic,2300,ECE,2,2851,BOJANCZYK,0,BOJANCZYK,2851,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,1,2013,1653741,8228201,"ECE2300Homework 2Spring 2013Due February 15.NOTE: It is important that you show how you arrived at your answers.Problem 1Consider sum-of-product expression1. F (a2 , a1 , a0 ) =(0, 1, 2)2. G(a2 , a1 , a0 ) =(0, 1, 4, 6)3. H (a2 , a1 , a0 ) =(0",9/26/13 7:43,3,4a9ac1924e8777a5669d146c1dd545acb6c2dcfc,TRUE,FALSE,https://www.coursehero.com/file/8228201/hw2/,hw2,18,notes,Assignment,Notes,1.00001E+14,RobertoB6
337847,1653741,Digital Logic,2300,ECE,2,2851,BOJANCZYK,0,BOJANCZYK,2851,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,1,2013,1653741,8228200,"ECE2300Homework 6Spring 2013Due noon, April 5, in Phillips Hall drop-box labeled ece2300.NOTE: It is important that you show how you arrived at your answers. Answers that cannotbe easily understood will not be graded.Problem 1Consider a single cycl",9/26/13 7:43,3,44520203ba0d4abb99753b55f62cfcf63fbab135,TRUE,FALSE,https://www.coursehero.com/file/8228200/hw6/,hw6,50,notes,Assignment,Notes,1.00001E+14,RobertoB6
337847,1653741,Digital Logic,2300,ECE,2,2851,BOJANCZYK,0,BOJANCZYK,2851,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,1,2013,1653741,8228199,"ECE2300Homework 1Spring 2013Due February 8, in classPut your name and NetId on the top of each page.NOTE: It is important that you show how you arrived at your answers.Problem 1Consider the following pairs of decimal numbers a and b:1. a = 1210 , ",9/26/13 7:43,3,8ed03856cbdbceedcacc1d3ed8375c4a41e92b95,FALSE,FALSE,https://www.coursehero.com/file/8228199/hw1/,hw1,19,notes,Assignment,Notes,1.00001E+14,RobertoB6
337847,1653741,Digital Logic,2300,ECE,2,2851,BOJANCZYK,0,BOJANCZYK,2851,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,1,2013,1653741,8228198,"ENGRD 2300, SPRING 2013 DIGITAL LOGIC AND COMPUTER ORGANIZATIONLAB 6: USING FINITE STATE MACHINES TO OUTPUT TEXT ONTO AN LCD DISPLAYLab 6Using Finite State Machines toOutput Text onto an LCD DisplayDeadlines &amp; Grading Prelab Part A: Wednesday, Marc",9/26/13 7:43,14,e567bf88821d3cc733424d19edbf8141814f8fba,FALSE,FALSE,https://www.coursehero.com/file/8228198/Lab6-PartAB/,Lab6_PartA&amp;B,38,notes,Lab,Notes,1.00001E+14,RobertoB6
337847,1653741,Digital Logic,2300,ECE,2,2851,BOJANCZYK,0,BOJANCZYK,2851,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,1,2013,1653741,8228197,"ENGRD 2300, FALL 2012 DIGITAL LOGIC AND COMPUTER ORGANIZATIONLAB 4: 8-BIT ARITHMETIC LOGIC UNITLab 48-bit Arithmetic Logic UnitDeadlines &amp; Grading Prelab: Wednesday, February 20, 2013 at 4:00 PM 30 points, in groups of 2 Lab Exercises: Monday, Febru",9/26/13 7:42,10,913678688ec76ae2108029f9e94eadbaf891faf0,FALSE,FALSE,https://www.coursehero.com/file/8228197/Lab4/,Lab4,28,notes,Lab,Notes,1.00001E+14,RobertoB6
337847,1653741,Digital Logic,2300,ECE,2,2851,BOJANCZYK,0,BOJANCZYK,2851,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,1,2013,1653741,8228195,"ENGRD 2300, SPRING 2013 DIGITAL LOGIC AND COMPUTER ORGANIZATIONLAB 5: SIMPLE SEQUENTIAL CIRCUITLab 5Simple Sequential CircuitDeadlines &amp; Grading Prelab: Wednesday, March 6th, 2013 at 4 PM on CMS 30 points, to be done individually Lab Exercises: Mond",9/26/13 7:42,9,56e8391bbec83d969cbc6cd05d0b2910a91137a4,FALSE,FALSE,https://www.coursehero.com/file/8228195/Lab5/,Lab5,22,notes,Lab,Notes,1.00001E+14,RobertoB6
337847,1653741,Digital Logic,2300,ECE,2,2851,BOJANCZYK,0,BOJANCZYK,2851,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,1,2013,1653741,8228194,"ENGRD 2300 / ECE 2300, SPRING 2013 DIGITAL LOGIC AND COMPUTER ORGANIZATIONLAB 2: SEVEN-SEGMENT DISPLAYLab 2Seven-Segment DisplayDeadlines &amp; Grading Prelab: Wednesday, February 6, 2013 at 4 PM 30points, to be done individually Lab Exercises: Monday, ",9/26/13 7:42,7,55b43c32f7552cbb1b8cd854e7b4395e51a5fd3e,FALSE,FALSE,https://www.coursehero.com/file/8228194/Lab2/,Lab2,76,notes,Lab,Notes,1.00001E+14,RobertoB6
337847,1653741,Digital Logic,2300,ECE,2,2851,BOJANCZYK,0,BOJANCZYK,2851,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,1,2013,1653741,8228192,"ENGRD 2300, FALL 2012 DIGITAL LOGIC AND COMPUTER ORGANIZATIONLAB 3: VERILOG AND THE ALTERA DE2 BOARDLab 3Verilog and the Altera DE2 BoardDeadlines &amp; Grading Prelab: Wednesday, February 13, 2013 at 4:00 PM 30 points, done individually Lab Exercises: ",9/26/13 7:41,12,a10883881dc3fba646e8452ac8f64bf4c5e27e53,FALSE,FALSE,https://www.coursehero.com/file/8228192/lab3/,lab3,66,notes,Lab,Notes,1.00001E+14,RobertoB6
337847,1653741,Digital Logic,2300,ECE,2,2851,BOJANCZYK,0,BOJANCZYK,2851,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,1,2013,1653741,8228188,"ENGRD 2300, FALL 2012 DIGITAL LOGIC AND COMPUTER ORGANIZATIONTUTORIAL B: QUARTUS IITutorial BQuartus IISection I: BackgroundWe will be building circuits in lab itself for the first few weeks. Unfortunately, this does notprovide enough time to design",9/26/13 7:41,12,22aed5b6040a1d0c662fd53a537af58b1c1c53d3,FALSE,FALSE,https://www.coursehero.com/file/8228188/TutorialB/,TutorialB,42,notes,Notes,Notes,1.00001E+14,RobertoB6
337847,1653741,Digital Logic,2300,ECE,2,2851,BOJANCZYK,0,BOJANCZYK,2851,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,1,2013,1653741,8228186,"ENGRD 2300, SPRING 2013 DIGITAL LOGIC AND COMPUTER ORGANIZATIONLAB 1: SIMPLE COMBINATIONAL CIRCUITLab 1Simple Combinational CircuitDeadlines &amp; Grading Prelab: Wednesday, January 30th, 2013 at 4 PM 30 points, to be done individually Lab Exercises: Mo",9/26/13 7:41,5,3c2c05813aa3834710d5d140ed80fbf112bcb2f1,TRUE,FALSE,https://www.coursehero.com/file/8228186/Lab1/,Lab1,16,notes,Lab,Notes,1.00001E+14,RobertoB6
337847,1653741,Digital Logic,2300,ECE,2,2851,BOJANCZYK,0,BOJANCZYK,2851,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,1,2013,1653741,8228183,"ECE2300Homework 8Spring 2013Never dueProblem 1Assume a system with 32 bit address space and word size of 4 bytes. The system has a 32Kwords cache which is two-way set associative, with the block size of two words. (We do notcount information bits l",9/26/13 7:41,16,b1615577456081e7f5de4af439916274b626ceda,TRUE,FALSE,https://www.coursehero.com/file/8228183/practice3/,practice(3),131,notes,Assignment,Notes,1.00001E+14,RobertoB6
337847,1653741,Digital Logic,2300,ECE,2,2851,BOJANCZYK,0,BOJANCZYK,2851,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,1,2013,1653741,8228182,"ECE2300Homework 8Spring 2013Never dueProblem 1Assume a system with 32 bit address space and word size of 4 bytes. The system has a 32Kwords cache which is two-way set associative, with the block size of two words. (We do notcount information bits l",9/26/13 7:41,8,8475ecadf1557a3f5fe83071d922731da2f3e438,TRUE,FALSE,https://www.coursehero.com/file/8228182/Final-Practice/,Final Practice,122,notes,Assignment,Notes,1.00001E+14,RobertoB6
337847,1653741,Digital Logic,2300,ECE,2,2851,BOJANCZYK,0,BOJANCZYK,2851,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,1,2013,1653741,8228181,"Yuxiao TanRoberto BaquerizoApril 16, 2013Lab 6 ReportIntroductionLab 6 is split into two parts: A and B. The final end of this lab is the successfulimplementation of a driver circuit composed of two state machines that work together to programtext ",9/26/13 7:41,5,9bc9d79eac65b6031499ddf086aa1420e526b29b,FALSE,FALSE,https://www.coursehero.com/file/8228181/Lab-6-Report/,Lab 6 Report,57,notes,Lab,Notes,1.00001E+14,RobertoB6
337847,1653741,Digital Logic,2300,ECE,2,2851,BOJANCZYK,0,BOJANCZYK,2851,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,1,2013,1653741,8228180,"ECE2300Homework 7, practice problems for Exam 2Spring 2013Never dueRevisit all practice problems for Prelim 1 and Homeworks 1 - 6.Problem 1(a) Draw a 3-input CMOS NAND gate.(b) Draw a 3-input CMOS NOR gate.Problem 2Analyze (that is write a boolea",9/26/13 7:41,8,b1aaddd1ce5462af40a96447761bc808f2ab5863,TRUE,FALSE,https://www.coursehero.com/file/8228180/practice2/,practice2,992,notes,Assignment,Notes,1.00001E+14,RobertoB6
337847,1653741,Digital Logic,2300,ECE,2,2851,BOJANCZYK,0,BOJANCZYK,2851,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,1,2013,1653741,8228179,,9/26/13 7:41,1,4de0d39e35f8a71d2e31bd750e45f592c661a29f,FALSE,FALSE,https://www.coursehero.com/file/8228179/Scan0004/,Scan0004,5,notes,Other,Notes,1.00001E+14,RobertoB6
337847,1653741,Digital Logic,2300,ECE,2,2851,BOJANCZYK,0,BOJANCZYK,2851,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,1,2013,1653741,8228178,"Isaac QureshiRoberto BaquerizoMarch 14, 2013Lab 4 ReportIntroduction.The purpose of this lab is to create and implement a working ALU module. The ALUmodule should perform several functions. These include addition, subtraction, negation, movinglogic",9/26/13 7:41,3,b6d736a496007dbf3471e8c4c8faeb80f4c0ecd2,FALSE,FALSE,https://www.coursehero.com/file/8228178/Lab-4-Report/,Lab 4 Report,32,notes,Lab,Notes,1.00001E+14,RobertoB6
337847,1653741,Digital Logic,2300,ECE,2,2851,BOJANCZYK,0,BOJANCZYK,2851,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,1,2013,1653741,8228177,,9/26/13 7:41,1,36e3b45daee6bc4f2442e82cc5843a0cb86ce507,FALSE,FALSE,https://www.coursehero.com/file/8228177/Scan0002/,Scan0002,2,notes,Other,Notes,1.00001E+14,RobertoB6
337847,1653741,Digital Logic,2300,ECE,2,2851,BOJANCZYK,0,BOJANCZYK,2851,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,1,2013,1653741,8228176,,9/26/13 7:41,1,fe09a035ffb6d9d9624bc02621a6d0fda76ad0ee,FALSE,FALSE,https://www.coursehero.com/file/8228176/Scan0003/,Scan0003,7,notes,Other,Notes,1.00001E+14,RobertoB6
337847,1653741,Digital Logic,2300,ECE,2,2851,BOJANCZYK,0,BOJANCZYK,2851,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,1,2013,1653741,8228173,"Andrew PalmerRoberto BaquerizoFebruary 20, 2013Lab 2 ReportIntroduction.The seven-segment display is a simple digital display unit that consists of seven LEDelements, arranged in a way to illuminate for certain numerical values. The seven-segmentdi",9/26/13 7:41,6,58bccafa7a7f3a17ef7a6389e001c412c1139654,FALSE,FALSE,https://www.coursehero.com/file/8228173/lab2report/,lab2report,34,notes,Lab,Notes,1.00001E+14,RobertoB6
337847,1603620,Digital Logic and Computer Organization,2300,ECE,2,376911,GSuh,0,GSuh,376911,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,1,2012,1603620,7846617,"ENGRD2300	 	 	 	 	 Problem	 set	 3	 ENGRD	 2300	 Problem	 Set	 3	 Due:	 September	 21,	 2012,	 5:00	 PM	 1. Using	 the	 propagation	 and	 contamination	 delays	 in	 the	 table	 below,	 what	 are	 the	 propagation	 and	 contamination	 of	 the	 foll",5/15/13 16:10,2,017d129ea211fca2933cbbfd79a4d371edd64220,FALSE,FALSE,https://www.coursehero.com/file/7846617/Pset3/,Pset3,10,notes,Other,Notes,1.00001E+14,CindyXin
337847,2457581,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,2457581,153610247,"ECE 2300: Digital Logic and Computer OrganizationFall 2021Course InformationInstructor: E. Farrell HelblingEmail: farrell@cornell.eduInstructor office hours: Thursday 1:30 - 3:00 pmLecture: TR, 11:25 - 12:40 pm, Goldwin Smith Hall G76 - LewisLabs: ",6/11/22 9:14,5,ea92af9fe4127f41e4aac5874d134261be6c2fdb,FALSE,FALSE,https://www.coursehero.com/file/153610247/ECE-ENGRD2300-syllabus-1pdf/,ECE_ENGRD2300_syllabus (1).pdf,21,,Syllabus,,1.00001E+14,DukeCapybaraPerson558
337847,2457581,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,2457581,149290203,Timers and time management in the Linux kernel. Part 4.=Timers-This is fourth part of the [chapter](https:/0xax.gitbook.io/linuxinsides/summary/timers/) which describes timers and time management related stuffin the Linux kernel and in the previous [p,5/19/22 9:16,10,c8416f4d136ad5b357df8dd3f1555022c9f6cad7,FALSE,FALSE,https://www.coursehero.com/file/149290203/linux-timers-4md/,linux-timers-4.md,1,,Code,,1.00001E+14,caiuuu
337847,2457581,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,2457581,149290198,Timers and time management in the Linux kernel. Part 3.=The tick broadcast framework and dyntick-This is third part of the [chapter](https:/0xax.gitbook.io/linuxinsides/summary/timers/) which describes timers and time management related stuffin the Li,5/19/22 9:16,13,401b42907f41a64e2846fd6bdc18086cd2899d8d,FALSE,FALSE,https://www.coursehero.com/file/149290198/linux-timers-3md/,linux-timers-3.md,0,,Other,,1.00001E+14,caiuuu
337847,2457581,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,2457581,149290192,Interrupts and Interrupt Handling. Part 1.=Introduction-This is the first part of the new chapter of the [linux insides](https:/github.com/0xAX/linux-insides/blob/master/SUMMARY.md) book. We have come along way in the previous [chapter](https:/0xax.g,5/19/22 9:14,13,bd245ca87ce88d08c0590bc9b1d4c34b57f37f1e,FALSE,FALSE,https://www.coursehero.com/file/149290192/linux-interrupts-1md/,linux-interrupts-1.md,0,,Other,,1.00001E+14,caiuuu
337847,2457581,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,2457581,149290190,"Kernel booting process. Part 4.=The Transition to 64-bit mode-This is the fourth part of the `Kernel booting process`. Here, we will learn aboutthe first steps taken in [protected mode](http:/en.wikipedia.org/wiki/Protected_mode), like checking if th",5/19/22 9:13,16,8de64b062d1ee885cf0935e930c056fb33a80900,FALSE,FALSE,https://www.coursehero.com/file/149290190/linux-bootstrap-4md/,linux-bootstrap-4.md,0,,Other,,1.00001E+14,caiuuu
337847,2457581,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,2457581,149290189,"Per-CPU variables=Per-CPU variables are one of the kernel features. You can understand the meaning ofthis feature by reading its name. We can create a variable and each processor corewill have its own copy of this variable. In this part, we take a clo",5/19/22 9:14,6,fc2be60be2654ed00052fb392e6cf6780d35f3ea,FALSE,FALSE,https://www.coursehero.com/file/149290189/linux-cpu-1md/,linux-cpu-1.md,1,,Code,,1.00001E+14,caiuuu
337847,2457581,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,2457581,149290055,Kernel booting process. Part 5.=Kernel Decompression-This is the fifth part of the `Kernel booting process` series. We went over thetransition to 64-bit mode in the previous [part](https:/github.com/0xAX/linuxinsides/blob/v4.16/Booting/linux-bootstrap,5/19/22 9:13,10,f5f101eaf7fff30406990673fc73133011c54030,FALSE,FALSE,https://www.coursehero.com/file/149290055/linux-bootstrap-5md/,linux-bootstrap-5.md,0,,Code,,1.00001E+14,caiuuu
337847,2457581,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,2457581,149290053,Linux kernel memory management Part 2.=Fix-Mapped Addresses and ioremap-`Fix-Mapped` addresses are a set of special compile-time addresses whosecorresponding physical addresses do not have to be a linear address minus`_START_KERNEL_map`. Each fix-map,5/19/22 9:16,13,f10f5362342596969a5294b0b057da99de71bb63,FALSE,FALSE,https://www.coursehero.com/file/149290053/linux-mm-2md/,linux-mm-2.md,0,,Other,,1.00001E+14,caiuuu
337847,2457581,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,2457581,149290011,Kernel initialization. Part 1.=First steps in the kernel code-The previous [post](https:/0xax.gitbook.io/linux-insides/summary/booting/linuxbootstrap-6) was a last part of the Linux kernel [booting process](https:/0xax.gitbook.io/linux-insides/summary,5/19/22 9:14,16,5acfe07cacbe81645bf8b2ca47695cc91a881b57,TRUE,FALSE,https://www.coursehero.com/file/149290011/linux-initialization-1md/,linux-initialization-1.md,0,,Other,,1.00001E+14,caiuuu
337847,2457581,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,2457581,149290010,Kernel booting process. Part 2.=First steps in the kernel setup-We started to dive into the linux kernel's insides in the previous [part](linuxbootstrap-1.md) and saw the initial part of the kernel setup code. We stopped atthe first call to the `main`,5/19/22 9:13,13,d2227aed87d90e41cdb193064c08f19ecb434222,FALSE,FALSE,https://www.coursehero.com/file/149290010/linux-bootstrap-2md/,linux-bootstrap-2.md,0,,Other,,1.00001E+14,caiuuu
337847,2457581,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,2457581,149289918,"Executable and Linkable Format=ELF (Executable and Linkable Format) is a standard file format for executablefiles, object code, shared libraries and core dumps. Linux and many UNIX-likeoperating systems use this format. Let's look at the structure of ",5/19/22 9:17,5,84beba74b55d9f560e9a030fcef0f0ab1898b820,FALSE,FALSE,https://www.coursehero.com/file/149289918/linux-theory-2md/,linux-theory-2.md,0,,Code,,1.00001E+14,caiuuu
337847,2457581,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,2457581,149289917,Timers and time management in the Linux kernel. Part 6.=x86_64 related clock sources-This is sixth part of the [chapter](https:/0xax.gitbook.io/linuxinsides/summary/timers/) which describes timers and time management related stuffin the Linux kernel. ,5/19/22 9:16,11,f7465692ccde0afe4ff43209ebadfa2045a43364,FALSE,FALSE,https://www.coursehero.com/file/149289917/linux-timers-6md/,linux-timers-6.md,0,,Other,,1.00001E+14,caiuuu
337847,2457581,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,2457581,149289902,Interrupts and Interrupt Handling. Part 4.=Initialization of non-early interrupt gates-This is fourth part about an interrupts and exceptions handling in the Linux kerneland in the previous [part](https:/0xax.gitbook.io/linuxinsides/summary/interrupts,5/19/22 9:14,12,160c3ad02976c2525623e6d216b4948eb37cfdc8,FALSE,FALSE,https://www.coursehero.com/file/149289902/linux-interrupts-4md/,linux-interrupts-4.md,0,,Other,,1.00001E+14,caiuuu
337847,2457581,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,2457581,149289899,Notification Chains in Linux Kernel=Introduction-The Linux kernel is huge piece of [C](https:/en.wikipedia.org/wiki/C_%28programming_language%29) code which consists from many different subsystems.Each subsystem has its own purpose which is independe,5/19/22 9:14,9,e9cf7403265f4d70375dcb4011611a9ef8bb869c,FALSE,FALSE,https://www.coursehero.com/file/149289899/linux-cpu-4md/,linux-cpu-4.md,0,,Notes,,1.00001E+14,caiuuu
337847,2457581,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,2457581,149289844,# Scripts# Description`get_all_links.py` : justify one link is live or dead with network connection`latex.sh` : a script for converting Markdown files in each of the subdirectoriesinto a unified PDF typeset in LaTeX# Usage`get_all_links.py` :`./ge,5/19/22 9:16,1,1302aa87c6fff8e965fea2b8852f5f8b1a1892d2,FALSE,FALSE,https://www.coursehero.com/file/149289844/READMEmd/,README.md,0,,Code,,1.00001E+14,caiuuu
337847,2457581,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,2457581,146799380,ECE/ENGRD 2300: Digital Logic and Computer OrganizationSpring 2022Homework 5 SolutionProblem 1.Follow the steps below to perform two's complement addition.a) Use the division method to find the 8-bit two's complement representation for -33.b) Use th,5/6/22 10:54,7,2ff046662715276060d327eab797f411b84c66d5,TRUE,FALSE,https://www.coursehero.com/file/146799380/ProblemSet5Solpdf/,ProblemSet5Sol.pdf,12,,Assignment,,1.00001E+14,JudgeResolve7458
337847,2457581,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,2457581,139485048,"ECE/ENGRD 2300, FALL 2021 - DIGITAL LOGIC AND COMPUTER ORGANIZATIONLAB REPORT GUIDELINESGeneral Lab Report GuidelinesSection I: Expectations &amp; DeadlinesMost labs will require that you submit a report after you complete the lab. These lab reportsmust ",3/31/22 18:55,2,84dc6c06497e154f4f1379cdcd5994931f49aac3,FALSE,FALSE,https://www.coursehero.com/file/139485048/GeneralLabReportGuidelines-1pdf/,GeneralLabReportGuidelines (1).pdf,5,,Lab,,1.00001E+14,MajorTitaniumHeron17
337847,2457581,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,2457581,139484420,"ECE / ENGRD 2300, FALL 2021 - DIGITAL LOGIC AND COMPUTER ORGANIZATIONLAB 3: REACTION TIME GAMELab 3Reaction Time GameDeadlines &amp; GradingMeeting Minutes 3A:Prelab 3A:Lab 3A:Meeting Minutes 3B:Prelab 3B:Lab 3B:Report:Due Monday, Oct 18, at noon,",3/31/22 18:41,18,2bcf34d984c55ecd102577c2066c27b7eb3e4f43,TRUE,FALSE,https://www.coursehero.com/file/139484420/ECE-2300-Lab-3-Manual-FA21pdf/,ECE 2300 - Lab 3 Manual - FA21.pdf,28,,Other,,1.00001E+14,MajorTitaniumHeron17
337847,2457581,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,2457581,139484108,"ECE / ENGRD 2300, FALL 2021 - DIGITAL LOGIC AND COMPUTER ORGANIZATIONTUTORIAL C: INTRODUCTION TO VERILOG AND QUARTUS IIIntroduction toVerilog and Quartus IITutorial CSection I: OverviewVerilog is a hardware description language (HDL) that allows us ",3/31/22 18:40,16,80a2cfffce4acf9d6067aa0d8d8f3f226b1f7c6d,FALSE,FALSE,https://www.coursehero.com/file/139484108/Tutorial-Cpdf/,Tutorial C.pdf,4,,Other,,1.00001E+14,MajorTitaniumHeron17
337847,2457581,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,2457581,139484084,ECE/ENGRD 2300Digital Logic and Computer OrganizationIntroduction to FPGAs&amp; the Verilog HDLFall 2021Course Plan Lab 1: Mystery Circuit- .... circuit using Discrete ICs Labs 2-4: Hardware design using Verilog- ... and deploy on FPGAs Lab 5: Assem,3/31/22 18:41,76,4e1e0d1248c0771f2a0a32288c21ca380f7f9ead,FALSE,FALSE,https://www.coursehero.com/file/139484084/Tutorial-FPGA-Verilog-Fall2021-1pdf/,Tutorial-FPGA-Verilog-Fall2021 (1).pdf,8,,Other,,1.00001E+14,MajorTitaniumHeron17
337847,2457581,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,2457581,139483902,"ECE/ENGRD 2300, FALL 2021 - DIGITAL LOGIC AND COMPUTER ORGANIZATIONTUTORIAL B: INSTALLING QUARTUS IITutorial BInstalling Quartus IISection I: OverviewIn the first two lab sessions, we built circuits by hand using breadboard and discrete logic gates.",3/31/22 18:40,12,31c6b02ee1be5ab82a3cb6a0a3375ba164a9ac48,FALSE,FALSE,https://www.coursehero.com/file/139483902/Tutorial-B-revisedpdf/,Tutorial B revised.pdf,3,,Other,,1.00001E+14,MajorTitaniumHeron17
337847,2457581,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,2457581,137753057,"# https:/github.com/chakki-works/sumeval# https:/github.com/Tian312/awesome-text-summarizationfrom sumeval.metrics.rouge import RougeCalculatorfrom sumeval.metrics.bleu import BLEUCalculatordef eval_rouges(refrence_summary, model_summary):# refrence_",3/23/22 23:37,1,28d864342a5d55924f40fb3ff7e329b0d90ed594,FALSE,FALSE,https://www.coursehero.com/file/137753057/comparisonpy/,comparison.py,1,,Code,,1.00001E+14,caiuuu
337847,2457581,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,2457581,137747057,# import openCV library for image handlingimport cv2# read image to be resized by imread() function of openCV libraryimg = cv2.imread('input.jpg')print(img.shape)# set the ratio of resized imagek = 5width = int(img.shape[1])/k)height = int(img.sha,3/23/22 23:38,1,4e2faa9950ccca74ac47bb35b06e4abc7000ea1b,FALSE,FALSE,https://www.coursehero.com/file/137747057/reduce-image-sizepy/,reduce_image_size.py,1,,Code,,1.00001E+14,caiuuu
337847,2457581,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,2457581,137747017,"from tkinter import*import randomimport osfrom tkinter import messagebox# =main=class Bill_App:def _init_(self, root):self.root = rootself.root.geometry(""1350x700+0+0"")self.root.title(""Billing Software"")bg_color = ""#badc57""title = Label(self.ro",3/23/22 23:37,9,dde82d4440d42f108d69982c99384c4bb302c9bc,FALSE,FALSE,https://www.coursehero.com/file/137747017/biling-systempy/,biling_system.py,3,,Code,,1.00001E+14,caiuuu
337847,2457581,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,2457581,137746994,"from selenium import webdriverimport requests as rqimport osfrom bs4 import BeautifulSoupimport time# path= E:\web scraping\chromedriver_win32\chromedriver.exepath = input(""Enter Path : "")url = input(""Enter URL : "")output = ""output""def get_url(pa",3/23/22 23:38,1,b46cf79f9317c6a5d03217dc2e94b651102589c6,FALSE,FALSE,https://www.coursehero.com/file/137746994/scrap-imgpy/,scrap-img.py,1,,Code,,1.00001E+14,caiuuu
337847,2457581,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,2457581,137746991,"#START;import random#DEFAULT;my_dict={'R':""Rock"",'P':""Paper"",'S':""Scissors""}user_count=0comp_count=0#INPUT;games=int(input(""Enter the number of games you want to play: "")while(comp_count+user_count&lt;games):#WHILE LOOP STARTS;flag=0user_input=i",3/23/22 23:38,2,d54fffe9ff102270e31f9564dd38f438b296a779,FALSE,FALSE,https://www.coursehero.com/file/137746991/Rock-Paper-Scissors-Gamepy/,Rock_Paper_Scissors_Game.py,1,,Code,,1.00001E+14,caiuuu
337847,2457581,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,2457581,137746971,"#!/usr/bin/python3import sysimport re# the error contans for sql injection vulnerableerrors = {'MySQL': 'error in your SQL syntax','MiscError': 'mysql_fetch','MiscError2': 'num_rows','Oracle': 'ORA-01756','JDBC_CFM': 'Error Executing Database Quer",3/23/22 23:38,2,8083324e82e4257fbcdf6cc48e0472977b16434f,FALSE,FALSE,https://www.coursehero.com/file/137746971/mainpy/,main.py,9,,Code,,1.00001E+14,caiuuu
337847,1603620,Digital Logic and Computer Organization,2300,ECE,2,376911,GSuh,0,GSuh,376911,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,1,2012,1603620,7846616,"ENGRD2300Problem set 2ENGRD 2300Problem set 2Solution1. Simplify the following Boolean equations using Boolean theorems.()(a)()()(Hint:=()((), this is a very useful equation.)((b)()()()(Hint:, see (a) )())2. Wite the cano",5/15/13 16:10,4,82b98cbfe2d76cae22a56791cf02613f18204091,FALSE,FALSE,https://www.coursehero.com/file/7846616/Pset2sol/,Pset2sol,17,notes,Assignment,Notes,1.00001E+14,CindyXin
337847,1603620,Digital Logic and Computer Organization,2300,ECE,2,376911,GSuh,0,GSuh,376911,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,1,2012,1603620,7846614,"ENGRD2300)))Problem)set)1)ENGRD)2300)Problem)set)1)Solution)1.)The)device)in)Figure)1)can)work)as)inverter.)Its)voltage)transfer)curve)has)a)sharp)transition)from)2V)to)3V)(the)slope)&lt;)I1),)so)the)device)can)have)positive)noise)margins.)For)examp",5/15/13 16:10,4,79b9d32e1a28079cafbd3c6109f951443cc7f0c5,FALSE,FALSE,https://www.coursehero.com/file/7846614/Pset1sol/,Pset1sol,15,notes,Assignment,Notes,1.00001E+14,CindyXin
337847,1603620,Digital Logic and Computer Organization,2300,ECE,2,376911,GSuh,0,GSuh,376911,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,1,2012,1603620,7846613,"ECE2300Problem set 1ENGRD 2300Problem Set 1Due: September 7, 2012, 5:00 PM1. Is it possible to assign logic levels so that a device with the transfer characteristics shown inFigure 1 would serve as an inverter? If so, what are the input and output l",5/15/13 16:10,2,4490aa83a893e93f1649cad7770e66bc33fbf7a5,TRUE,FALSE,https://www.coursehero.com/file/7846613/Pset1/,Pset1,138,notes,Assignment,Notes,1.00001E+14,CindyXin
337847,1603620,Digital Logic and Computer Organization,2300,ECE,2,376911,GSuh,0,GSuh,376911,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,1,2012,1603620,7846612,"ENGRD 2300, FALL 2012 DIGITAL LOGIC AND COMPUTER ORGANIZATIONLAB 7, PT. I: SINGLE-CYCLE MICROPROCESSORLab 7, Pt. ISingle-Cycle MicroprocessorDeadlines &amp; GradingPartner Selection: Sunday, November 11, 2012 at 11:59 PM on CMSPrelab: Thursday, November",5/15/13 16:10,7,57bb67d5c2eaeef0b28963acbb9e8f4b0b5895c0,FALSE,FALSE,https://www.coursehero.com/file/7846612/Lab7PtI/,Lab7PtI,21,notes,Lab,Notes,1.00001E+14,CindyXin
337847,1603620,Digital Logic and Computer Organization,2300,ECE,2,376911,GSuh,0,GSuh,376911,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,1,2012,1603620,7846610,"ENGRD 2300, FALL 2012 DIGITAL LOGIC AND COMPUTER ORGANIZATIONLAB 5: SIMPLE SEQUENTIAL CIRCUITLab 5Simple Sequential CircuitDeadlines &amp; GradingPrelab: Friday, October 12, 2012 at 11:59 PM on CMS 20 points, to be done individuallyLab Exercises: Monday",5/15/13 16:10,9,a72d4f7131187303b56a9856ea34fcfaba662d53,FALSE,FALSE,https://www.coursehero.com/file/7846610/Lab5/,Lab5,44,notes,Lab,Notes,1.00001E+14,CindyXin
337847,1603620,Digital Logic and Computer Organization,2300,ECE,2,376911,GSuh,0,GSuh,376911,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,1,2012,1603620,7846609,"ENGRD 2300, FALL 2012 DIGITAL LOGIC AND COMPUTER ORGANIZATIONLAB 4: 8-BIT ARITHMETIC LOGIC UNITLab 48-bit Arithmetic Logic UnitDeadlines &amp; GradingPrelab: Wednesday, September 26, 2012 at 11:59 PM 20 points, in groups of 2Lab Exercises: Monday, Octob",5/15/13 16:09,10,9e78e38aeb9d87792a99419816942c77b6385382,FALSE,FALSE,https://www.coursehero.com/file/7846609/Lab4/,Lab4,23,notes,Lab,Notes,1.00001E+14,CindyXin
337847,1603620,Digital Logic and Computer Organization,2300,ECE,2,376911,GSuh,0,GSuh,376911,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,1,2012,1603620,7846608,"ENGRD 2300, FALL 2012 DIGITAL LOGIC AND COMPUTER ORGANIZATIONLAB 3: VERILOG AND THE ALTERA DE2 BOARDLab 3Verilog and the Altera DE2 BoardDeadlines &amp; GradingPrelab: Wednesday, September 19, 2012 at 11:59 PM 20 points, done individuallyLab Exercises: ",5/15/13 16:09,12,e3b5a8ce5fd01b1ebe08f1fbd899de00491dc311,FALSE,FALSE,https://www.coursehero.com/file/7846608/Lab3/,Lab3,19,notes,Lab,Notes,1.00001E+14,CindyXin
337847,1603620,Digital Logic and Computer Organization,2300,ECE,2,376911,GSuh,0,GSuh,376911,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,1,2012,1603620,7846607,"ENGRD 2300, FALL 2012 DIGITAL LOGIC AND COMPUTER ORGANIZATIONLAB 2: SEVEN-SEGMENT DISPLAYLab 2Seven-Segment DisplayDeadlines &amp; GradingPrelab: Wednesday, September 12, 2012 at 11:59 PM 20 points, to be done individuallyLab Exercises: Monday, Septembe",5/15/13 16:09,6,bbfad1134f0351abe0f3f1473908e48a08a64d58,FALSE,FALSE,https://www.coursehero.com/file/7846607/Lab2/,Lab2,47,notes,Lab,Notes,1.00001E+14,CindyXin
337847,1603620,Digital Logic and Computer Organization,2300,ECE,2,376911,GSuh,0,GSuh,376911,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,1,2012,1603620,7846606,"ENGRD 2300, FALL 2012 DIGITAL LOGIC AND COMPUTER ORGANIZATIONLAB 1: SIMPLE COMBINATIONAL CIRCUITLab 1Simple Combinational CircuitDeadlines &amp; GradingPrelab: Wednesday, September 5, 2012 at 11:59 PM 20 points, to be done individuallyLab Exercises: Mon",5/15/13 16:09,5,e14cf5580699637ac49bbd9f15ede7a1de1fa034,TRUE,FALSE,https://www.coursehero.com/file/7846606/Lab1/,Lab1,30,notes,Lab,Notes,1.00001E+14,CindyXin
337847,1495711,Intro to Digital Logic,2300,ECE,2,313251,EdwardSuh,0,EdwardSuh,313251,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,1,2011,1495711,6928322,"ECE 2300Problem Set 6 SolutionECE 2300Homework 6Solution1. Edge detector2. Sequential circuit timinga.WRITEINQ(t)Q(t+1)00000011010001111000101011011111On the rising edge of the clock, if WRITE is low then the ou",5/8/12 20:08,6,a9795ed24bc76e707216b443ee166e2c8a874785,FALSE,FALSE,https://www.coursehero.com/file/6928322/Problem-Set-6-Solution/,Problem Set 6 Solution,48,notes,Assignment,Notes,1.00001E+14,Pikafu
337847,1495711,Intro to Digital Logic,2300,ECE,2,313251,EdwardSuh,0,EdwardSuh,313251,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,1,2011,1495711,6928321,"ECE	 2300	 	 Problem	 Set	 5	 ECE	 2300	 Problem	 Set	 5	 Solution	 	 1. Maximum	 positive	 number:	 2151	 Maximum	 negative	 number:	 (215)	 	 2. Using	 8	 bits	 in	 twos	 complement	 form,	 perform	 the	 following	 additions/subtractions.	 If	",5/8/12 20:08,3,fe1e58cba340e0a2180863e4b3124462750a3ae8,TRUE,FALSE,https://www.coursehero.com/file/6928321/Problem-Set-5-Solution/,Problem Set 5 Solution,48,notes,Assignment,Notes,1.00001E+14,Pikafu
337847,1495711,Intro to Digital Logic,2300,ECE,2,313251,EdwardSuh,0,EdwardSuh,313251,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,1,2011,1495711,6925649,"ECE 2300Problem Set 8ECE 2300Problem Set 8Solution1. Free-running cfw_0 to 12, 23 to 30 counter2. SRAM timingADDR044C04CS_LOE_LWE_LDIN3EFFDOUT3E1ECE 2300Problem Set 83. DRAM Refresh Controllera. Refresh RowLpm_dff0 is equivalent to",5/8/12 20:08,3,5cd5445825fcb72ae7134d922a2be4cd9868cfdf,FALSE,FALSE,https://www.coursehero.com/file/6925649/Problem-Set-8-Solution/,Problem Set 8 Solution,41,notes,Notes,Notes,1.00001E+14,Pikafu
337847,1495711,Intro to Digital Logic,2300,ECE,2,313251,EdwardSuh,0,EdwardSuh,313251,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,1,2011,1495711,6925647,"ECE	 2300	 	 Problem	 Set	 3	 ECE	 2300	 Problem	 Set	 3	 Solution	 	 1. 	 a. Propagation	 delay	 =	 2	 ns	 +	 5	 ns	 +	 4	 ns	 =	 11	 ns	 Contamination	 delay	 =	 2	 ns	 +	 2	 ns	 =	 4	 ns	 b. Propagation	 delay	 =	 2	 ns	 +	 5	 ns	 +	 4	 ns	 +",5/8/12 20:08,3,66796eb1d0f116f437167f7495a64c52d766ca6a,FALSE,FALSE,https://www.coursehero.com/file/6925647/Problem-Set-3-Solutions/,Problem Set 3 Solutions,17,notes,Other,Notes,1.00001E+14,Pikafu
337847,1495711,Intro to Digital Logic,2300,ECE,2,313251,EdwardSuh,0,EdwardSuh,313251,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,1,2011,1495711,6925646,ECE 2300Problem Set 2ECE 2300Problem Set 2Solution1. (a) AC+BC(b) A(c) A+BC+BD+BD(please check with K-map)2. Y=AD+ACD+ABC+ABCDZ=BD+ACD(you do not need to simplify in this case)3. Write the canonical sum-of-products AND the canonical product-of,5/8/12 20:08,3,568f1c8b3fc2337cd59ce5e6761c85f02d6ed28b,FALSE,FALSE,https://www.coursehero.com/file/6925646/Problem-Set-2-Solutions/,Problem Set 2 Solutions,17,notes,Assignment,Notes,1.00001E+14,Pikafu
337847,1495711,Intro to Digital Logic,2300,ECE,2,313251,EdwardSuh,0,EdwardSuh,313251,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,1,2011,1495711,6925645,"ECE	 2300	 	 Problem	 Set	 #1	 ECE	 2300	 Problem	 Set	 #1	 Solution	 	 1. The	 device	 in	 1.54	 can	 work	 as	 inverter.	 Because	 its	 voltage	 transfer	 curve	 shows	 a	 sharp	 transition	 from	 2	 to	 3V,	 the	 device	 can	 have	 positive	 no",5/8/12 20:08,3,3513dd809d4e9290bc2f68a3ad87467f0715ef83,FALSE,FALSE,https://www.coursehero.com/file/6925645/Problem-Set-1-Solutions/,Problem Set 1 Solutions,19,notes,Other,Notes,1.00001E+14,Pikafu
337847,1495711,Intro to Digital Logic,2300,ECE,2,313251,EdwardSuh,0,EdwardSuh,313251,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,1,2011,1495711,6925644,"ECE 2300Problem Set 8ECE 2300Problem Set 8Due: November 9, 2011, 1:25 PM1.Counter DesignUsing two 74163 counters and logic gates, design a free-running counter that counts from 0 to12, 23 to 30. That is, the counters output should repeat the seque",5/8/12 20:08,2,c864694e67a0e992cfa32f1a9324056e16708e7d,TRUE,FALSE,https://www.coursehero.com/file/6925644/Problem-Set-8/,Problem Set 8,99,notes,Assignment,Notes,1.00001E+14,Pikafu
337847,1495711,Intro to Digital Logic,2300,ECE,2,313251,EdwardSuh,0,EdwardSuh,313251,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,1,2011,1495711,6925643,"ECE	 2300	 	 Problem	 Set	 7	 ECE	 2300	 Problem	 Set	 7	 Due:	 November	 2,	 2011,	 1:25	 PM	 	 1. ROM	 for	 Combinational	 Logic	 In	 class,	 we	 showed	 that	 combinational	 logic	 can	 be	 implemented	 using	 ROMs.	 The	 FPGAs	 that	 you	 hav",5/8/12 20:08,2,37b9b33acd89c7d13ce5ced0afd3f8a6cd83a125,FALSE,FALSE,https://www.coursehero.com/file/6925643/Problem-Set-7/,Problem Set 7,31,notes,Assignment,Notes,1.00001E+14,Pikafu
337847,1495711,Intro to Digital Logic,2300,ECE,2,313251,EdwardSuh,0,EdwardSuh,313251,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,1,2011,1495711,6925642,"ECE 2300Problem Set 6Problem Set 6Due: October 14th, 2011, 1:25 PM1. Design a circuit that, on the rising edge of the clock, detects whether a signal has transitionedfrom low to high or high to low since the last clock cycle. That is, if the input si",5/8/12 20:08,3,4496a842b364bca7c75ff372fef6166c8e2281fc,FALSE,FALSE,https://www.coursehero.com/file/6925642/Problem-Set-6/,Problem Set 6,31,notes,Assignment,Notes,1.00001E+14,Pikafu
337847,1495711,Intro to Digital Logic,2300,ECE,2,313251,EdwardSuh,0,EdwardSuh,313251,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,1,2011,1495711,6925641,"ECE	 2300	 	 Problem	 Set	 5	 ECE	 2300	 Problem	 Set	 5	 Due:	 October	 5,	 2011,	 1:25	 PM	 	 1. What	 is	 the	 maximum	 positive	 and	 maximum	 negative	 number	 one	 can	 represent	 using	 16bit	 2s	 complement	 binary	 format?	 	 2. Using	 ",5/8/12 20:08,3,ac0b5925b53ba4b59f8c2885424f93897d6e3efd,TRUE,FALSE,https://www.coursehero.com/file/6925641/Problem-Set-5/,Problem Set 5,23,notes,Assignment,Notes,1.00001E+14,Pikafu
337847,1495711,Intro to Digital Logic,2300,ECE,2,313251,EdwardSuh,0,EdwardSuh,313251,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,1,2011,1495711,6925640,"ECE 2300Problem Set 4ECE 2300Problem Set 4Due: September 28, 2011, 1:25 PM1. Implement the circuit from Problem Set 2, Problem 5 that multiplies two 2-bit numbers toproduce a 4-bit result using a decoder and logic gates. For reference, the original ",5/8/12 20:08,2,491a09b67e6d9fc8367f27fda97cd5c81a962e9d,FALSE,FALSE,https://www.coursehero.com/file/6925640/Problem-Set-4/,Problem Set 4,21,notes,Assignment,Notes,1.00001E+14,Pikafu
337847,1495711,Intro to Digital Logic,2300,ECE,2,313251,EdwardSuh,0,EdwardSuh,313251,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,1,2011,1495711,6925639,"ECE2300ProblemSet3ECE2300ProblemSet3Due:September21,2011,1:25PM1. Usingthepropagationandcontaminationdelaysinthetablebelow,whatarethepropagationandcontaminationofthefollowingcircuits.GatetpdtcdNOT2ns1nsNAND/NOR 4ns2nsAND/OR5ns2nsa. b. ",5/8/12 20:08,2,2eb1569ea2db81dcd4744cd52fd03881e3153711,FALSE,FALSE,https://www.coursehero.com/file/6925639/Problem-Set-3/,Problem Set 3,9,notes,Assignment,Notes,1.00001E+14,Pikafu
337847,1495711,Intro to Digital Logic,2300,ECE,2,313251,EdwardSuh,0,EdwardSuh,313251,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,1,2011,1495711,6925638,"ECE 2300Problem Set #2ECE 2300Problem Set #2Due: September 14, 2011, 1:25 PM1. Solve exercise 2.7 in the textbook (page 93). You do not need to show truth tables or K-maps.2. Solve exercise 2.15 in the textbook (page 94-95).3. Write the canonical s",5/8/12 20:08,1,4d31fde8bb3db4be6b01b66b1c5fdea5eb249bef,FALSE,FALSE,https://www.coursehero.com/file/6925638/Problem-Set-2/,Problem Set 2,10,notes,Lab,Notes,1.00001E+14,Pikafu
337847,1495711,Intro to Digital Logic,2300,ECE,2,313251,EdwardSuh,0,EdwardSuh,313251,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,1,2011,1495711,6925637,"ECE	 2300	 	 Problem	 Set	 #1	 ECE	 2300	 Problem	 Set	 #1	 Due:	 September	 7,	 2010,	 1:25	 PM	 	 	 1. Solve	 exercise	 1.54	 and	 1.55	 (page	 43	 	 44)	 from	 the	 course	 text	 book.	 	 2. In	 class,	 it	 was	 mentioned	 that	 all	 combinat",5/8/12 20:08,2,88a041808275532978451c265db515de9e97ea72,TRUE,FALSE,https://www.coursehero.com/file/6925637/Problem-Set-1/,Problem Set 1,21,notes,Assignment,Notes,1.00001E+14,Pikafu
337847,1495711,Intro to Digital Logic,2300,ECE,2,313251,EdwardSuh,0,EdwardSuh,313251,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,1,2011,1495711,6925636,"12/13/11OverviewECE 2300Digital Logic and Computer OrganizationMemory Hierarchies Memory hierarchy basics memory technologies principle of locality Caches Concept Performance estimation: average memory access time Configurations: associativity,",5/8/12 20:02,16,468b77412fe82eb075c7db5896964a9d168885d1,FALSE,FALSE,https://www.coursehero.com/file/6925636/L16Cache-full-6pp/,L16.Cache-full-6pp,61,notes,Other,Notes,1.00001E+14,Pikafu
337847,1495711,Intro to Digital Logic,2300,ECE,2,313251,EdwardSuh,0,EdwardSuh,313251,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,1,2011,1495711,6925635,"ECE 2300Digital Logic and Computer OrganizationMemory HierarchiesOverview Memory hierarchy basics memory technologies principle of locality Caches Concept Performance estimation: average memory access time Configurations: associativity, block, b",5/8/12 20:02,40,8458e2851f142b2cae6ffc9fab1d04294b941dbc,TRUE,FALSE,https://www.coursehero.com/file/6925635/L16Cache-1pp/,L16.Cache-1pp,58,notes,Slides,Notes,1.00001E+14,Pikafu
337847,1495711,Intro to Digital Logic,2300,ECE,2,313251,EdwardSuh,0,EdwardSuh,313251,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,1,2011,1495711,6925634,"ECE 2300Digital Logic and Computer OrganizationPipelined MicroprocessorOutline General pipelining Pipelined microprocessor Hazards Data hazards Control hazards Reading: Ch 7.4, 7.5ENGRD 2300L15 Pipelined Microprocessor 2Forget Circuits Lets So",5/8/12 20:02,68,bec7aeb33eabcbe182d54a8334a1e0d1c442c453,FALSE,FALSE,https://www.coursehero.com/file/6925634/L15Pipeline-1pp/,L15.Pipeline-1pp,42,notes,Slides,Notes,1.00001E+14,Pikafu
337847,1495711,Intro to Digital Logic,2300,ECE,2,313251,EdwardSuh,0,EdwardSuh,313251,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,1,2011,1495711,6925633,ECE 2300Digital Logic and Computer OgranizationSingle Cycle MicroprocessorPart 1 SummaryCMOS gatesTransistor networksBoolean algebraCombinational logic and minimizationLogic functionsBinary arithmetic and ALUsLatches and flip-flopsSequential lo,5/8/12 20:02,53,f838fa62169b9172cbe08786242fd2a124c87c36,TRUE,FALSE,https://www.coursehero.com/file/6925633/L14SingleCycle-1pp/,L14.SingleCycle-1pp,38,notes,Slides,Notes,1.00001E+14,Pikafu
337847,1495711,Intro to Digital Logic,2300,ECE,2,313251,EdwardSuh,0,EdwardSuh,313251,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,1,2011,1495711,6925632,"ECE 2300Digital Logic and Computer OrganizationCounters, Shift RegistersOutline Counters Shift registers Self-correcting counters Reading: Chapter 5.4ENGRD 2300L13 Counters and Shift Registers 2Counter Sequential circuit whose state diagram is ",5/8/12 20:02,25,62f5c7250bb1bc3171401679b7832c71ce4f4603,FALSE,FALSE,https://www.coursehero.com/file/6925632/L13Counters-1pp/,L13.Counters-1pp,48,notes,Slides,Notes,1.00001E+14,Pikafu
337847,1495711,Intro to Digital Logic,2300,ECE,2,313251,EdwardSuh,0,EdwardSuh,313251,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,1,2011,1495711,6925631,"ECE 2300Introduction to Digital Logic DesignMemoriesMemories in Digital Systems Memory is used in virtually all digital designs Microprocessors have lots of memoryCachesRegister filesBuffers, queues, etcArrays for logic functions Most microproce",5/8/12 20:02,28,46be999e2f6a79a33c89b09509d4279795d39fb3,FALSE,FALSE,https://www.coursehero.com/file/6925631/L12Memory-1pp/,L12.Memory-1pp,74,notes,Slides,Notes,1.00001E+14,Pikafu
337847,1495711,Intro to Digital Logic,2300,ECE,2,313251,EdwardSuh,0,EdwardSuh,313251,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,1,2011,1495711,6925630,"ECE 2300Digital Logic and Computer OrganizationHazards, Metastability, etc.Outline Combinational logic hazards Clock skew Metastability and asynchronous inputs Reading: 2.9.2, 3.5.3 3.5.5ENGRD 2300L11 Hazards 2Hazard (Glitch) Unplanned momentar",5/8/12 20:02,27,0d5e3a5c48305a12ebce69cc42c34ea92bd05a63,FALSE,FALSE,https://www.coursehero.com/file/6925630/L11Hazards-1pp/,L11.Hazards-1pp,21,notes,Slides,Notes,1.00001E+14,Pikafu
337847,1495711,Intro to Digital Logic,2300,ECE,2,313251,EdwardSuh,0,EdwardSuh,313251,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,1,2011,1495711,6925629,"ECE/ENGRD 2300Digital Logic and Computer OrganizationVerilogAnnouncements Lab 5 is out Prelim 1 Oct 18th Tuesday 7:30-9:30pm, PH 101 No class on Tuesday Review session Saturday or Sunday TBD Last years exam (Blackboard) Additional office hours",5/8/12 20:02,33,b0af35eb820c8dcdaeb582b9649ba49f80910370,TRUE,FALSE,https://www.coursehero.com/file/6925629/L10Verilog-1pp/,L10.Verilog-1pp,72,notes,Slides,Notes,1.00001E+14,Pikafu
337847,1495711,Intro to Digital Logic,2300,ECE,2,313251,EdwardSuh,0,EdwardSuh,313251,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,1,2011,1495711,6925628,ECE 2300Digital Logic and Computer OrganizationFinite State Machine (FSM)Outline Finite State Machine (FSM) Abstraction for sequential logic FSM Synthesis (Design) FSM Analysis Reading: Ch 3.4ENGRD 2300L9 Finite State Machine 2Sequential Logic,5/8/12 20:02,43,d2d88fe471454b31b1856d44f5dc0c010a793adc,FALSE,FALSE,https://www.coursehero.com/file/6925628/L9FSM-1pp/,L9.FSM-1pp,32,notes,Slides,Notes,1.00001E+14,Pikafu
337847,1495711,Intro to Digital Logic,2300,ECE,2,313251,EdwardSuh,0,EdwardSuh,313251,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,1,2011,1495711,6925625,"ECE 2300Digital Logic and Computer OrganizationBinary ArithmeticBinary Arithmetic Overview Number representation Positional number representation Base B (2, 8, 16) Number conversion Addition and subtraction (in binary) Hardware implementations R",5/8/12 20:01,38,a85953ed06661345ea7be8664b4d827290c2da83,FALSE,FALSE,https://www.coursehero.com/file/6925625/L06BinaryArithmetic-1pp/,L06.BinaryArithmetic-1pp,29,notes,Slides,Notes,1.00001E+14,Pikafu
337847,1495711,Intro to Digital Logic,2300,ECE,2,313251,EdwardSuh,0,EdwardSuh,313251,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,1,2011,1495711,6925623,"ECE 2300Introduction to Digital Logic DesignLogic Synthesis and MinimizationCombinational Logic Synthesis Combinational logic Outputs depend only on current inputs Synthesis: given a functional requirement, realize a circuitthat implements that fun",5/8/12 20:01,26,7fbf7ac464d226b58ec6629e26aa53b4c26927c2,FALSE,FALSE,https://www.coursehero.com/file/6925623/L04Minimization-1pp/,L04.Minimization-1pp,10,notes,Slides,Notes,1.00001E+14,Pikafu
337847,1495711,Intro to Digital Logic,2300,ECE,2,313251,EdwardSuh,0,EdwardSuh,313251,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,1,2011,1495711,6925622,ENGRD 2300Introduction to Digital Logic DesignSwitching AlgebraOutline Switching algebra basics Axioms Theorems Applications Logic synthesis Optimization Analysis Reading Chapter 2.1 2.6ENGRD 2300L3 Switching Algebra 2Combinational Devices,5/8/12 20:01,39,a4d9b98b91282266e6273c8fa79a659f44be056e,TRUE,FALSE,https://www.coursehero.com/file/6925622/L03BooleanAlgebra-1pp/,L03.BooleanAlgebra-1pp,19,notes,Slides,Notes,1.00001E+14,Pikafu
337847,1495711,Intro to Digital Logic,2300,ECE,2,313251,EdwardSuh,0,EdwardSuh,313251,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,1,2011,1495711,6925621,ENGRD 2300Digital Logic and Computer OrganizationL02. CMOS Logic Gates+=?Overview Goal: Build basic digital logic components (gates) RoadmapReviewLogic gatesMOS transistorsCMOS gates Reading Chapter 1.7 1.9ENGRD 2300L2 CMOS 2What Does Digi,5/8/12 20:01,32,ba2f36c953eea120e2d88c689efec0a820bbf931,TRUE,FALSE,https://www.coursehero.com/file/6925621/L02CMOS-1pp/,L02.CMOS-1pp,58,notes,Slides,Notes,1.00001E+14,Pikafu
337847,1495711,Intro to Digital Logic,2300,ECE,2,313251,EdwardSuh,0,EdwardSuh,313251,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,1,2011,1495711,6925620,"Welcome to ENGRD 2300!I thought thiscourse was calledDigital Logic andComputer OrganizationDavid MacaulayProfessor G. Edward SuhRoadmap Course Information Course content Staff Grading and assignments Digital abstraction Reading Ch 1.1 1.3, 1",5/8/12 20:01,42,11ebd503443356cbd679d8d43d3fb490900552b0,TRUE,FALSE,https://www.coursehero.com/file/6925620/L01Introduction-1pp/,L01.Introduction-1pp,51,notes,Slides,Notes,1.00001E+14,Pikafu
337847,2457581,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,2457581,137746970,"#!/usr/bin/env python3## Copyright(C) 2021 wuyaoping## DCT algorithm has great a robust but lower capacity.import numpy as npimport os.path as ospimport cv2FLAG = '%'# Select a part location from the middle frequencyLOC_MAX = (4, 1)LOC_MIN = (3",3/23/22 23:37,3,5af1093ccd24121e35ca004e49ba376333c13697,FALSE,FALSE,https://www.coursehero.com/file/137746970/dctpy/,dct.py,1,,Code,,1.00001E+14,caiuuu
337847,2457581,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,2457581,137746949,"import osimport shutilos.chdir(""E:\downloads"")#print(os.getcwd()#check number of files infiles = os.listdir()directory#list of extension (You can add more if you want)extentions = {""images"": ["".jpg"", "".png"", "".jpeg"", "".gif""],""videos"": ["".mp4"", """,3/23/22 23:37,1,46d19f09ce56708b979b2b81b76fd02fd1cd2356,FALSE,FALSE,https://www.coursehero.com/file/137746949/file-sortorpy/,file-sortor.py,3,,Code,,1.00001E+14,caiuuu
337847,2457581,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,2457581,137746935,import tkinter as Tkinterfrom datetime import datetimecounter = 0running = Falsedef counter_label(label):def count():if running:global counter# To manage the intial delay.if counter = 0:display = 'Ready!'else:tt = datetime.utcfromtimestamp(cou,3/23/22 23:38,2,6436e578b1d5a534d6917c9ce8b1af76d22bfefb,FALSE,FALSE,https://www.coursehero.com/file/137746935/stopwatchpy/,stopwatch.py,4,,Code,,1.00001E+14,caiuuu
337847,2457581,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,2457581,137746924,"import randomimport stringtotal = string.ascii_letters + string.digits + string.punctuationlength = 16password = "".join(random.sample(total, length)print(password)",3/23/22 23:38,1,8b9d14b338b865272968d16d810c377496df9249,FALSE,FALSE,https://www.coursehero.com/file/137746924/python-password-generatorpy/,python-password-generator.py,1,,Code,,1.00001E+14,caiuuu
337847,2457581,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,2457581,137746921,"import numpy as npdef Cal_IoU(GT_bbox, Pred_bbox):'Args:GT_bbox: the bounding box of the ground truthPred_bbox: the bounding box of the predictedReturns:IoU: Intersection over Union'#1. Calculate the area of the intersecting areaixmin = max(GT_b",3/23/22 23:37,1,2675a16c5e9542e01c2abf9eb79a2a6039c3c9b3,TRUE,FALSE,https://www.coursehero.com/file/137746921/Compute-IoUpy/,Compute_IoU.py,1,,Code,,1.00001E+14,caiuuu
337847,2457581,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,2457581,137746920,"#Importing Libraries#Importing Google Text to Speech libraryfrom gtts import gTTS#Importing PDF reader PyPDF2import PyPDF2#Open file Pathpdf_File = open('name.pdf', 'rb')#Create PDF Reader Objectpdf_Reader = PyPDF2.PdfFileReader(pdf_File)count = ",3/23/22 23:37,1,57dfdd8beff547bbf8002de8f10b778c92ed83dc,FALSE,FALSE,https://www.coursehero.com/file/137746920/Audio-bookpy/,Audio-book.py,1,,Code,,1.00001E+14,caiuuu
337847,2457581,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,2457581,137745732,"import exifreadimport requestsfrom geopy.geocoders import Nominatimdef format_lati_long(data):list_tmp=str(data).replace('[', ').replace(']', ').split(',')list=[ele.strip() for ele in list_tmp]if (list[-1].find('/') != -1):data_sec = int(list[-1].s",3/23/22 23:38,1,f6218fcbb927e7896021c09c72e2d55e5872a923,FALSE,FALSE,https://www.coursehero.com/file/137745732/gps-utilspy/,gps_utils.py,4,,Code,,1.00001E+14,caiuuu
337847,2457581,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,2457581,135359138,"""wiki: https:/en.wikipedia.org/wiki/Anagram""from collections import defaultdictfrom typing import DefaultDictdef check_anagrams(first_str: str, second_str: str) -&gt; bool:""Two strings are anagrams if they are made up of the same letters but arearran",3/12/22 20:48,1,5d6bc3ad9bd9cbb14e761e505f1aa5f563c3e06a,FALSE,FALSE,https://www.coursehero.com/file/135359138/check-anagramspy/,check_anagrams.py,1,,Code,,1.00001E+14,caiuuu
337847,2457581,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,2457581,135358670,"""Project Euler Problem 9: https:/projecteuler.net/problem=9Special Pythagorean tripletA Pythagorean triplet is a set of three natural numbers, a &lt; b &lt; c, for which,a^2 + b^2 = c^2For example, 3^2 + 4^2 = 9 + 16 = 25 = 5^2.There exists exactly one Py",3/12/22 20:51,2,a241cf2bfcfbd2a031866bb73eadc5bb072e8be8,FALSE,FALSE,https://www.coursehero.com/file/135358670/sol1py/,sol1.py,3,,Code,,1.00001E+14,caiuuu
337847,2457581,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,2457581,135358651,"from _future_ import annotationsfrom collections import dequeclass Automaton:def _init_(self, keywords: list[str]):self.adlist: list[dict] = list()self.adlist.append({""value"": "", ""next_states"": , ""fail_state"": 0, ""output"": })for keyword in keyword",3/12/22 20:48,2,a01d891bf4e7792ecefb9bbea8e4e0b9cee66b94,FALSE,FALSE,https://www.coursehero.com/file/135358651/aho-corasickpy/,aho_corasick.py,2,,Code,,1.00001E+14,caiuuu
337847,2457581,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,2457581,135358642,"def is_contains_unique_chars(input_str: str) -&gt; bool:""Check if all characters in the string is unique or not.&gt; is_contains_unique_chars(""I_love.py"")True&gt; is_contains_unique_chars(""I don't love Python"")FalseTime complexity: O(n)Space compexity: O(1",3/12/22 20:48,1,661cdf78e7f793657f0132b075c9746aba9c0890,FALSE,FALSE,https://www.coursehero.com/file/135358642/is-contains-unique-charspy/,is_contains_unique_chars.py,5,,Code,,1.00001E+14,caiuuu
337847,2457581,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,2457581,134514232,"from _future_ import annotationsimport requestsdef get_hackernews_story(story_id: str) -&gt; dict:url = f""https:/hacker-news.firebaseio.com/v0/item/{story_id}.json?print=pretty""return requests.get(url).json()def hackernews_top_stories(max_stories: int ",3/8/22 14:00,1,244f0ca51313d70af57cc8094b38bdb2796b4441,FALSE,FALSE,https://www.coursehero.com/file/134514232/get-top-hn-postspy/,get_top_hn_posts.py,0,,Code,,1.00001E+14,caiuuu
337847,2457581,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,2457581,134514230,"#!/usr/bin/env python3import requestsgiphy_api_key = ""YOUR API KEY""# Can be fetched from https:/developers.giphy.com/dashboard/def get_gifs(query: str, api_key: str = giphy_api_key) -&gt; list:""Get a list of URLs of GIFs based on a given query.""forma",3/8/22 14:00,1,7c0035b2ce6e6b07b0a1c913a82b5d21ba40fd6e,FALSE,FALSE,https://www.coursehero.com/file/134514230/giphypy/,giphy.py,2,,Code,,1.00001E+14,caiuuu
337847,2457581,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,2457581,134514218,"import globimport osimport randomfrom string import ascii_lowercase, digitsimport cv2""Flip image and bounding box for computer vision taskhttps:/paperswithcode.com/method/randomhorizontalflip""# ParamsLABEL_DIR = ""IMAGE_DIR = ""OUTPUT_DIR = ""FL",3/8/22 13:59,3,67354da02c31962be4ad643f06930b08a48c26f3,FALSE,FALSE,https://www.coursehero.com/file/134514218/flip-augmentationpy/,flip_augmentation.py,14,,Code,,1.00001E+14,caiuuu
337847,2457581,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,2457581,134514207,"import bs4import requestsdef get_movie_data_from_soup(soup: bs4.element.ResultSet) -&gt; dict[str, str]:return {""name"": soup.h3.a.text,""genre"": soup.find(""span"", class_=""genre"").text.strip(),""rating"": soup.strong.text,""page_link"": f""https:/www.imdb.co",3/8/22 14:00,1,a140ae2c78bf0aeb06b78f53dc344be3de0cf1a4,FALSE,FALSE,https://www.coursehero.com/file/134514207/get-imdbtoppy/,get_imdbtop.py,0,,Code,,1.00001E+14,caiuuu
337847,2457581,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,2457581,134514203,"""Scrape the price and pharmacy name for a prescription drug from rx siteafter providing the drug name and zipcode.""from urllib.error import HTTPErrorfrom bs4 import BeautifulSoupfrom requests import exceptions, getBASE_URL = ""https:/www.wellrx.com/",3/8/22 14:00,2,3cfec3338914f22cd78449e4cc1132471e118777,FALSE,FALSE,https://www.coursehero.com/file/134514203/fetch-well-rx-pricepy/,fetch_well_rx_price.py,17,,Code,,1.00001E+14,caiuuu
337847,2457581,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,2457581,134514193,"# ConversionConversion programs convert a type of data, a number from a numerical base or unitinto one of another type, base or unit, e.g. binary to decimal, integer to stringor foot to meters.* &lt;https:/en.wikipedia.org/wiki/Data_conversion&gt;* &lt;https:",3/8/22 13:59,1,86a61a618f1fff63f00f85bb19e5a4e14eb50ade,FALSE,FALSE,https://www.coursehero.com/file/134514193/READMEmd/,README.md,1,,Other,,1.00001E+14,caiuuu
337847,2457581,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,2457581,130802450,ECE 2300‚Ä®Digital Logic &amp; Computer OrganizationFall 2020More TimingLecture 11: 1Announcements Please complete the Engineering mid-semesterfeedback survey- Email from Associate Dean Alan Zehnder&lt;invitation@surveys.mail.cornell.edu&gt; HW 4 late de,2/17/22 3:45,31,ad3818fd40735c27cb4941584023624b2f20dec5,FALSE,FALSE,https://www.coursehero.com/file/130802450/Lecture11pdf/,Lecture11.pdf,0,,Slides,,1.00001E+14,PresidentLapwing1105
337847,2457581,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,2457581,130799992,"ECE 2300‚Ä®Digital Logic &amp; Computer OrganizationFall 2020Boolean AlgebraLecture 2: 1Announcements HW 1 posted on Canvas tonight- Due Friday, September 18, at 11:00pm Enroll on Piazza if you have not already I will be switching in and out of pre",2/17/22 3:14,40,51c2b0573c1ecc2a94a869b7c2347732bd4acbb1,FALSE,FALSE,https://www.coursehero.com/file/130799992/Lecture02pdf/,Lecture02.pdf,1,,Slides,,1.00001E+14,PresidentLapwing1105
337847,2457581,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,2457581,130798934,"ECE 2300‚Ä®Digital Logic &amp; Computer OrganizationFall 2020Sequential Logic: Latches, Clocks, Flip-FlopsLecture 6:1Announcements HW 3 posted tonight- Due Friday October 2nd at 11pm Fill out the office hours poll on PiazzaLecture 6:2Lecture Out",2/17/22 3:14,33,4bfc8a9261831a4fb0d791df169293c1d50d3257,FALSE,FALSE,https://www.coursehero.com/file/130798934/Lecture06pdf/,Lecture06.pdf,2,,Slides,,1.00001E+14,PresidentLapwing1105
337847,2457581,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,2457581,130798764,"ECE 2300‚Ä®Digital Logic &amp; Computer OrganizationFall 2020Analyzing FSMsHazards, Clocking, TimingLecture 10: 1Announcements See CUAir slide under Course Info&gt;Activitiesand Events Prelim 1- Thursday October 15, 7:30pm Willard Straight 407 and U",2/17/22 3:14,35,ac9808789702f293d80aeb7cb4eeedecb1157238,FALSE,FALSE,https://www.coursehero.com/file/130798764/Lecture10pdf/,Lecture10.pdf,2,,Slides,,1.00001E+14,PresidentLapwing1105
337847,2457581,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,2457581,130798748,ECE 2300Digital Logic &amp; Computer OrganizationFall 2020Course OverviewProfessor Dave AlbonesiSchool of Electrical and Computer EngineeringLecture 1: 1Digital Logic is UbiquitousLecture 1: 2Computers Have Huge Societal Impact,2/17/22 3:14,38,c81a85d56f041d498926a4e3b9e3c893776723ce,FALSE,FALSE,https://www.coursehero.com/file/130798748/Lecture01pdf/,Lecture01.pdf,4,,Slides,,1.00001E+14,PresidentLapwing1105
337847,2457581,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,2457581,130798723,ECE 2300‚Ä®Digital Logic &amp; Computer OrganizationFall 2020CMOS LogicCombinational Building BlocksLecture 4: 1Announcements Due dates updated on Canvas Altera boards- Fill out the form ASAP if you have not already Lab next week- Complete Verilo,2/17/22 3:14,42,4231b6e593426894e0459a5e2fbf06326a6beba3,FALSE,FALSE,https://www.coursehero.com/file/130798723/Lecture04pdf/,Lecture04.pdf,0,,Slides,,1.00001E+14,PresidentLapwing1105
337847,2457581,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,2457581,130798435,ECE 2300‚Ä®Digital Logic &amp; Computer OrganizationFall 2020Minimization Using Karnaugh MapsLecture 3: 1Announcements TA hours schedule posted on Canvas- Hours can be flexibly used for office hours or labs Labs start September 21 See the announcem,2/17/22 3:14,32,f2be81ee10138dc5493bcdee8d9ceb0d040c49f1,FALSE,FALSE,https://www.coursehero.com/file/130798435/Lecture03pdf/,Lecture03.pdf,1,,Slides,,1.00001E+14,PresidentLapwing1105
337847,2457581,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,2457581,130798110,ECE 2300‚Ä®Digital Logic &amp; Computer OrganizationFall 2020CountersShift RegistersVerilog for Sequential LogicLecture 7: 1AnnouncementsPlease clean your desks after classHW 2 due tomorrow at 11PMAll HW assignments have the same weightLab 1,2/17/22 3:14,33,29b09b312670ee4525dac325783c7c0c47af3206,FALSE,FALSE,https://www.coursehero.com/file/130798110/Lecture07pdf/,Lecture07.pdf,4,,Slides,,1.00001E+14,PresidentLapwing1105
337847,2457581,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,2457581,130797899,"ECE 2300‚Ä®Digital Logic &amp; Computer OrganizationFall 2020FSMs in VerilogFactoring FSMsLecture 9: 1Announcements HW 3 due tomorrow at 11PM Prelab 1B due Monday at noon Prelim 1- Thursday October 15, 7:30pm, Bailey 101- Covers lectures through ",2/17/22 3:14,39,9253e09bf1bbbfdfa6d05804906685be8fbf5d22,FALSE,FALSE,https://www.coursehero.com/file/130797899/Lecture09pdf/,Lecture09.pdf,1,,Slides,,1.00001E+14,PresidentLapwing1105
337847,2457581,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,2457581,130797898,ECE 2300‚Ä®Digital Logic &amp; Computer OrganizationFall 2020More Combinational Building BlocksVerilogLecture 5: 1Announcements HW 1 due Friday at 11pm via CMS Lab 1 starts next week- Tutorials B and C due Wednesday by 11pm- Install Quartus on your,2/17/22 3:14,40,6b8d1bfb7598efeee936ebfd13ee5a3068530643,FALSE,FALSE,https://www.coursehero.com/file/130797898/Lecture05pdf/,Lecture05.pdf,1,,Slides,,1.00001E+14,PresidentLapwing1105
337847,2457581,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,2457581,121575721,"ECE 2300 - DIGITAL LOGIC AND COMPUTER ORGANIZATION, FALL 2021PROBLEM SET 7Problem Set 7Due: Friday, November 19th, 2021 at 11:59pmNotes: (1) It is important that you show how you arrived at your answers.(2) Submit your solution on Gradescope. If you ",12/7/21 21:31,4,1f07cd58114e5d9f5f51490f2961376e8cb0b08a,FALSE,FALSE,https://www.coursehero.com/file/121575721/HW7pdf/,HW7.pdf,41,,Assignment,,1.00001E+14,JusticeLoris488
337847,2457581,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,2457581,121570875,"ECE 2300 - DIGITAL LOGIC AND COMPUTER ORGANIZATION, FALL 2021PROBLEM SET 8Problem Set 8Due: Friday, December 3rd, 2021 at 11:59pmNotes: (1) It is important that you show how you arrived at your answers.(2) Submit your solution on Gradescope. If you a",12/7/21 21:31,3,0d2bc7c3356252c98c1dd6ac36dfacde14ece9c2,FALSE,FALSE,https://www.coursehero.com/file/121570875/HW8pdf/,HW8.pdf,21,,Assignment,,1.00001E+14,JusticeLoris488
337847,2457581,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,2457581,121569329,"ECE / ENGRD 2300, FALL 2021 - DIGITAL LOGIC AND COMPUTER ORGANIZATIONLAB 4: PROCESSORLab 4ProcessorDeadlines &amp; GradingAll submissions are team submissions Part A (no Prelab but do start early): Meeting Minutes 4A: Due Monday, Nov 1, at noon, in gro",12/7/21 21:16,18,4687c6ecba7640ccf979a2d954fd5386d757c10f,TRUE,FALSE,https://www.coursehero.com/file/121569329/ECE-2300-Lab-4-Manual-Fall-2021pdf/,ECE 2300 - Lab 4 Manual - Fall 2021.pdf,17,,Lab,,1.00001E+14,HighnessSeaUrchin888
337847,337847,Digital Logic and Computer Organization,2300,ECE,2,127885,LONG,0,LONG,127885,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,1,2008,337847,119499622,"3. CMOS Logic, CombinationalBuilding BlocksECE 2300: Digital Logic and Computer OrganizationFall 2021E. Farrell Helbling, 9/7/21Announcements HW 1 was posted on Friday, due this Friday, midnight (submit online throughGradescope) One (or more) p",11/27/21 11:10,33,13e0e40e4c4fe01efa762b556b061ba7ee278cd0,FALSE,FALSE,https://www.coursehero.com/file/119499622/ECE2300-Lecture3-annotatedpdf/,ECE2300_Lecture3_annotated.pdf,3,,Slides,,1.00001E+14,GODFATHER0110
337847,337847,Digital Logic and Computer Organization,2300,ECE,2,127885,LONG,0,LONG,127885,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,1,2008,337847,119499588,"Lecture 9: FSMs and TimingECE/ ENGRD 2300: Digital Logic and Computer OrganizationFall 2021E. Farrell Helbling, 9/28/21Announcements Prelim 1 is tonight! Be sure to arrive early so you can get in your seat and getcomfortable before we pass out the",11/27/21 11:11,40,479b1436d3778dccdc8289a30ab252ea27c51c5b,FALSE,FALSE,https://www.coursehero.com/file/119499588/ECE2300-Lecture9-annotatedpdf/,ECE2300_Lecture9_annotated.pdf,3,,Slides,,1.00001E+14,GODFATHER0110
337847,337847,Digital Logic and Computer Organization,2300,ECE,2,127885,LONG,0,LONG,127885,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,1,2008,337847,119499382,"8. More FSMsECE/ ENGRD 2300: Digital Logic and Computer OrganizationFall 2021E. Farrell Helbling, 9/23/21Prelim 1 Announcements Reminder: exam is Tuesday, September 28 at 7:30pm in PLS 233. The exam will cover all topics through HW3. It will not ",11/27/21 11:11,44,c6096c7298a4f13b9eaceef31d0bce5a067e5158,FALSE,FALSE,https://www.coursehero.com/file/119499382/ECE2300-Lecture8-annotatedpdf/,ECE2300_Lecture8_annotated.pdf,0,,Slides,,1.00001E+14,GODFATHER0110
337847,2457581,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,2457581,119499366,"5. Sequential Logic (part 2)ECE/ ENGRD 2300: Digital Logic and Computer OrganizationFall 2021E. Farrell Helbling, 9/16/21Announcements Prelim 1 conflicts I need to know ASAP Prelim 1 covers content through HW3 HW2 is due on Friday, HW3 will be ",11/27/21 11:11,46,3f54ae8443f05f85fca4d73c8e10e362880e2987,FALSE,FALSE,https://www.coursehero.com/file/119499366/ECE2300-Lecture6-annotatedpdf/,ECE2300_Lecture6_annotated.pdf,5,,Slides,,1.00001E+14,GODFATHER0110
337847,337847,Digital Logic and Computer Organization,2300,ECE,2,127885,LONG,0,LONG,127885,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,1,2008,337847,119499339,"7. Finite State MachinesECE/ ENGRD 2300: Digital Logic and Computer OrganizationFall 2021E. Farrell Helbling, 9/21/21Lab 2 Announcements Because Prelim 1 is next week, we are oering flexibility with Lab 2 Required: you must pick up your FPGA nex",11/27/21 11:11,34,9ff2d3b9aac89bcdc44c48fd1e68e6f43da52089,FALSE,FALSE,https://www.coursehero.com/file/119499339/ECE2300-Lecture7-annotatedpdf/,ECE2300_Lecture7_annotated.pdf,0,,Slides,,1.00001E+14,GODFATHER0110
337847,337847,Digital Logic and Computer Organization,2300,ECE,2,127885,LONG,0,LONG,127885,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,1,2008,337847,119499278,"4. Combinational BuildingBlocksECE/ ENGRD 2300: Digital Logic and Computer OrganizationFall 2021E. Farrell Helbling, 9/9/21Announcements HW 2 will be posted tomorrow, it will cover CMOS logic and combinationalbuilding blocks Lab 1 is next week.",11/27/21 11:10,29,fc76ce11af0da035d2d2bc1739c77a729f6454a9,FALSE,FALSE,https://www.coursehero.com/file/119499278/ECE2300-Lecture4-annotatedpdf/,ECE2300_Lecture4_annotated.pdf,0,,Slides,,1.00001E+14,GODFATHER0110
337847,337847,Digital Logic and Computer Organization,2300,ECE,2,127885,LONG,0,LONG,127885,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,1,2008,337847,119499189,"5. Sequential LogicECE/ENGRD 2300: Digital Logic and Computer Organization9/14/21, E. Farrell HelblingAnnouncements Lab has started! I hope half of you have enjoyed it, and the other half I'm excited for youguys to start getting hands-on experience",11/27/21 11:10,28,042f121d0f6d69e7861a0a4ae7da69296bca61e3,FALSE,FALSE,https://www.coursehero.com/file/119499189/ECE2300-Lecture5-annotatedpdf/,ECE2300_Lecture5_annotated.pdf,2,,Slides,,1.00001E+14,GODFATHER0110
337847,337847,Digital Logic and Computer Organization,2300,ECE,2,127885,LONG,0,LONG,127885,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,1,2008,337847,119499172,"1. Boolean AlgebraECE 2300: Digital Logic and Computer OrganizationFall 2021E. Farrell Helbling, 8/31/21Announcements Link to the *FREE* ebook was added to Canvas (provided through the library) Again opt out for the instant access book is SEPTEMB",11/27/21 11:09,45,68e7aaf33a8659f8434555bdbf5deb3dba330e31,FALSE,FALSE,https://www.coursehero.com/file/119499172/ECE2300-Lecture1pdf/,ECE2300_Lecture1.pdf,1,,Slides,,1.00001E+14,GODFATHER0110
337847,337847,Digital Logic and Computer Organization,2300,ECE,2,127885,LONG,0,LONG,127885,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,1,2008,337847,119499157,"2. Minimization Using KarnaughMapsECE 2300: Digital Logic and Computer OrganizationFall 2021E. Farrell Helbling, 9/2/21Announcements Oce hours are 5-7pm M-F, Sun., they will start Sunday. I will post anannouncement on Canvas/ Ed with the room nu",11/27/21 11:10,29,c2a47fe5e1c4c71b15d314d946c459b707e55ac8,TRUE,FALSE,https://www.coursehero.com/file/119499157/ECE2300-Lecture2-annotatedpdf/,ECE2300_Lecture2_annotated.pdf,0,,Slides,,1.00001E+14,GODFATHER0110
337847,2457581,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,2457581,116138986,"Lecture 12: Binary Arithmetic IIECE/ ENGRD 2300: Digital Logic and Computer OrganizationFall 2021E. Farrell Helbling, 10/7/21Announcements Your prelim grades on gradescope have changed. I know that. Your grades on Canvas do not yet reflect thischa",11/10/21 15:43,30,9252580972a08e8a4491a58a54ea2f82d39b5c61,TRUE,FALSE,https://www.coursehero.com/file/116138986/ECE2300-Lecture12-annotatedpdf/,ECE2300_Lecture12_annotated.pdf,1,,Slides,,1.00001E+14,JusticeLoris488
337847,2457581,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,2457581,116138784,Lab 4a Meeting MinutesType your responses within this PDF. Then save and upload to Canvas.Each team needs to meet weekly to discuss the work of the previous week and make plans for the upcoming week.This survey has guiding questions for your discussion,11/10/21 15:43,2,84ecdd87041488d005f09a9a5195e5cfcd65e7eb,FALSE,FALSE,https://www.coursehero.com/file/116138784/Survey4apdf/,Survey4a.pdf,0,,Lab,,1.00001E+14,JusticeLoris488
337847,2457581,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,2457581,116138735,"Lecture 14: MicroprocessorECE/ ENGRD 2300: Digital Logic and Computer OrganizationE. Farrell Helbling, 10/19/21Announcements Lab 3 is currently underway!  Meeting minutes: be speci c about lab parts and tasks. You cannotsubmit general answers for",11/10/21 15:43,36,5ac323048bcb976f12721d9766f172764bed7f7d,FALSE,FALSE,https://www.coursehero.com/file/116138735/ECE2300-Lecture14-annotatedpdf/,ECE2300_Lecture14_annotated.pdf,0,,Slides,,1.00001E+14,JusticeLoris488
337847,2457581,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,2457581,116138430,"Lecture 15: Processor (II)ECE/ ENGRD 2300: Digital Logic and Computer OrganizationFall 2021E. Farrell Helbling, 10/21/21Announcements Prelab 3B is due on Sunday at 4pm. We need to check/ grade your FSMsbefore labs start. We are holding OHs for the",11/10/21 15:43,24,735b6fd3746dc840b026c95e8ec01c340d02f9a1,FALSE,FALSE,https://www.coursehero.com/file/116138430/ECE2300-Lecture15-annotatedpdf/,ECE2300_Lecture15_annotated.pdf,0,,Slides,,1.00001E+14,JusticeLoris488
337847,337847,Digital Logic and Computer Organization,2300,ECE,2,127885,LONG,0,LONG,127885,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,1,2008,337847,115680293,"ECE 2300 - DIGITAL LOGIC AND COMPUTER ORGANIZATION, FALL 2021PROBLEM SET 3Problem Set 3 SolutionDue: Friday, September 24th, 2021 at 11:59pm1.2.1ECE 2300 - DIGITAL LOGIC AND COMPUTER ORGANIZATION, FALL 2021PROBLEM SET 33.4.5.2ECE 2300 - DIG",11/8/21 8:28,3,2018644d29fd2a817d2cb05607810b3c5f5b9c58,FALSE,FALSE,https://www.coursehero.com/file/115680293/HW3-solnpdf/,HW3_soln.pdf,11,,Assignment,,1.00001E+14,GODFATHER0110
337847,337847,Digital Logic and Computer Organization,2300,ECE,2,127885,LONG,0,LONG,127885,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,1,2008,337847,115675215,"ECE 2300 - DIGITAL LOGIC AND COMPUTER ORGANIZATION, FALL 2021PROBLEM SET 5Problem Set 5Due: Friday, October 22th, 2021 at 11:59pmNotes: (1) It is important that you show how you arrived at your answers.(2) Submit your solution on Gradescope. If you a",11/8/21 8:51,5,6ac52969e2a14e6ce6b36a8a16fe92313e2d6a4b,FALSE,FALSE,https://www.coursehero.com/file/115675215/HW5pdf/,HW5.pdf,32,,Assignment,,1.00001E+14,GODFATHER0110
337847,337847,Digital Logic and Computer Organization,2300,ECE,2,127885,LONG,0,LONG,127885,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,1,2008,337847,115672097,"ECE 2300 - DIGITAL LOGIC AND COMPUTER ORGANIZATION, FALL 2021PROBLEM SET 3Problem Set 3Due: Friday, September 24th, 2021 at 11:59pmNotes: (1) It is important that you show how you arrived at your answers.(2) Submit your solution on Gradescope. If you",11/8/21 8:51,3,d6c86374cf416e6b3d3ae5e3d754e4288f8bc621,FALSE,FALSE,https://www.coursehero.com/file/115672097/2300-HW3pdf/,2300_HW3.pdf,11,,Assignment,,1.00001E+14,GODFATHER0110
337847,337847,Digital Logic and Computer Organization,2300,ECE,2,127885,LONG,0,LONG,127885,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,1,2008,337847,115669910,"ECE 2300 - DIGITAL LOGIC AND COMPUTER ORGANIZATION, FALL 2021PROBLEM SET 1Problem Set 1Due: Friday, September 10th, 2021 at 11:59pmNotes: (1) It is important that you show how you arrived at your answers.(2) Submit your solution on Gradescope. If you",11/8/21 8:23,5,95c52fc1e70f675aa9b3550e91410e38666b2776,FALSE,FALSE,https://www.coursehero.com/file/115669910/HW1pdf/,HW1.pdf,1,,Assignment,,1.00001E+14,GODFATHER0110
337847,337847,Digital Logic and Computer Organization,2300,ECE,2,127885,LONG,0,LONG,127885,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,1,2008,337847,115667960,"ECE 2300 - DIGITAL LOGIC AND COMPUTER ORGANIZATION, FALL 2021PROBLEM SET 6Problem Set 6Due: Friday, November 5th, 2021 at 11:59pmNotes: (1) It is important that you show how you arrived at your answers.(2) Submit your solution on Gradescope. If you a",11/8/21 8:14,7,0057dfeef846444678ca4efa47017e5526d4ad24,TRUE,FALSE,https://www.coursehero.com/file/115667960/HW6-solnpdf/,HW6_soln.pdf,24,,Assignment,,1.00001E+14,GODFATHER0110
337847,337847,Digital Logic and Computer Organization,2300,ECE,2,127885,LONG,0,LONG,127885,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,1,2008,337847,115667493,"ECE 2300 - DIGITAL LOGIC AND COMPUTER ORGANIZATION, FALL 2021PROBLEM SET 5 SOLUTIONProblem Set 5 SolutionDue: Friday, October 22th, 2021 at 11:59pmNotes: (1) It is important that you show how you arrived at your answers.(2) Submit your solution on Gr",11/8/21 8:14,4,4671d016306e416e24c2da8087af57887220ceb7,TRUE,FALSE,https://www.coursehero.com/file/115667493/HW5-solnpdf/,HW5_soln.pdf,49,,Assignment,,1.00001E+14,GODFATHER0110
337847,337847,Digital Logic and Computer Organization,2300,ECE,2,127885,LONG,0,LONG,127885,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,1,2008,337847,115667356,"ECE 2300 - DIGITAL LOGIC AND COMPUTER ORGANIZATION, FALL 2021PROBLEM SET 1Problem Set 1 SolutionDue: Friday, September 10th, 2021 at 11:59pm1. Simplify the following Boolean equations using Boolean theorems.(a)(b) = +   = ( +   )  = ( +  )  =",11/8/21 8:13,6,4c82bf86affc7da0bbf87e5d0c17f5ed913125ee,TRUE,FALSE,https://www.coursehero.com/file/115667356/HW1-solnpdf/,HW1_soln.pdf,7,,Assignment,,1.00001E+14,GODFATHER0110
337847,337847,Digital Logic and Computer Organization,2300,ECE,2,127885,LONG,0,LONG,127885,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,1,Fall,1,2008,337847,115666933,"ECE 2300 - DIGITAL LOGIC AND COMPUTER ORGANIZATION, FALL 2021PROBLEM SET 2Problem Set 2Due: Friday, September 17th, 2021 at 11:59pmNotes: (1) It is important that you show how you arrived at your answers.(2) Submit your solution on Gradescope. If you",11/8/21 8:13,9,e07441fba95b716cb63e61ea73fe2cd7af55df08,TRUE,FALSE,https://www.coursehero.com/file/115666933/HW2-solnpdf/,HW2_soln.pdf,9,,Assignment,,1.00001E+14,GODFATHER0110
337847,2457581,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,2457581,113583141,"ECE 2300 - DIGITAL LOGIC AND COMPUTER ORGANIZATION, FALL 2021PROBLEM SET 4Problem Set 4Due: Friday, October 8th, 2021 at 11:59pmNotes: (1) It is important that you show how you arrived at your answers.(2) Submit your solution on Gradescope. If you ar",10/27/21 22:15,5,b41f28a8f29319907797ce5fd369002b0ce72e0e,TRUE,FALSE,https://www.coursehero.com/file/113583141/HW4-1pdf/,HW4 (1).pdf,40,,Assignment,,1.00001E+14,JusticeLoris488
337847,2457581,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,2457581,106200292,,9/14/21 12:17,11,67b306abee1c632e7cc4c1ddec48d0ed3c0699f8,FALSE,FALSE,https://www.coursehero.com/file/106200292/2019-prelim1-solution1pdf/,2019-prelim1-solution(1).pdf,2,,Other,,1.00001E+14,TaMaDeBinqilin
337847,2457581,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,2457581,106189316,"ECE 2300: Digital Logic and Computer OrganizationFall 2018ECE 2300 - Fall 2018Prelim 1Thursday, October 11, 2018Closed book, closed notes, no calculators, no phonesTime limit: 120 minutesAcademic integrity is expected of all students of Cornell Uni",9/14/21 12:17,13,4a1c57a1586d44afb97c5a34bb7672f6591558b8,FALSE,FALSE,https://www.coursehero.com/file/106189316/2018-prelim1pdf/,2018-prelim1.pdf,7,,Test,,1.00001E+14,TaMaDeBinqilin
337847,2457581,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,2457581,106188462,"ECE/ENGRD	2300:	Digital	Logic	and	Computer	Organization	Fall	2020		Homework 2Due Friday, September 25th at 11:00pm via CMSNotes:(1) Submit your solution in a single PDF file named HW2.pdf(2) Put your name and NetID on the top of the first page(3) S",9/14/21 12:18,4,ff8ec4d50670609b22566580fbfc7bbf5b12295b,TRUE,FALSE,https://www.coursehero.com/file/106188462/HW2-solutionpdf/,HW2-solution.pdf,22,,Assignment,,1.00001E+14,TaMaDeBinqilin
337847,2457581,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,2457581,106188370,"ECE/ENGRD 2300: Digital Logic and Computer OrganizationFall 2020Homework 2Due Friday, September 25th at 11:00pmNotes:(1) Submit your solution in a single PDF file named HW2.pdf(2) Put your name and NetID on the top of the first page(3) Show how you",9/14/21 12:18,4,6a43999dd47a85ed5c7d70479dab4212d39fd466,TRUE,FALSE,https://www.coursehero.com/file/106188370/HW21pdf/,HW2(1).pdf,4,,Assignment,,1.00001E+14,TaMaDeBinqilin
337847,2457581,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,2457581,106188340,"ECE/ENGRD	2300:	Digital	Logic	and	Computer	Organization	Fall	2020		Homework 3Due Friday, October 2 at 11:00pmS-R LatchNotes:(1) Submit your solution in a single PDF file named HW3.pdf S-bar-R-barlatch(2) Put your name andNetID on the top of the",9/14/21 12:18,7,8a005dbfb4e8805701eb626cf4bc61a39dbaca5f,FALSE,FALSE,https://www.coursehero.com/file/106188340/HW31pdf/,HW3(1).pdf,5,,Assignment,,1.00001E+14,TaMaDeBinqilin
337847,2457581,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,2457581,106188314,"ECE/ENGRD 2300: Digital Logic and Computer OrganizationFall 2020Homework 1Due Friday, September 18th at 11:00pmNotes:(1) Please submit your solution in a single PDF file named HW1.pdf(2) Please put your name and NetID on the top of the first page(3",9/14/21 12:18,6,1a30c9d106ae8874301c9477c2b1e345149301f6,TRUE,FALSE,https://www.coursehero.com/file/106188314/HW1-solutionspdf/,HW1 solutions.pdf,7,,Assignment,,1.00001E+14,TaMaDeBinqilin
337847,2457581,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,2457581,106188284,"ECE 2300: Digital Logic and Computer OrganizationFall 2019ECE 2300 - Fall 2019Prelim 2Thursday, November 21, 2019Closed book, closed notes, no calculatorsTime limit: 120 minutesAcademic integrity is expected of all students of Cornell University at",9/14/21 12:17,12,8e70226ae350d65c0913a6d2f21813e23394f071,FALSE,FALSE,https://www.coursehero.com/file/106188284/2019-prelim2-solutionspdf/,2019-prelim2-solutions.pdf,5,,Test,,1.00001E+14,TaMaDeBinqilin
337847,2457581,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,2457581,106188256,"ECE 2300: Digital Logic and Computer OrganizationFall 2018ECE 2300 - Fall 2018Prelim 2Thursday, November 15, 2018Closed book, closed notes, no calculatorsTime limit: 120 minutesAcademic integrity is expected of all students of Cornell University at",9/14/21 12:17,9,6015bdf71b7a3d5c6aa2e96e8b13b168f9ad6b7d,TRUE,FALSE,https://www.coursehero.com/file/106188256/2018-prelim2pdf/,2018-prelim2.pdf,3,,Test,,1.00001E+14,TaMaDeBinqilin
337847,2457581,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,2457581,106188070,"ECE/ENGRD	2300:	Digital	Logic	and	Computer	Organization	Fall	2020		Homework 1Due Friday, September 18th at 11:00pmNotes:(1) Submit your solution in a single PDF file named HW1.pdf(2) Put your name and NetID on the top of the first page(3) Show how ",9/14/21 12:18,6,c91b491b8b031d3df5616cf4eb2accb3cca02c70,FALSE,FALSE,https://www.coursehero.com/file/106188070/HW11pdf/,HW1(1).pdf,2,,Assignment,,1.00001E+14,TaMaDeBinqilin
337847,2457581,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,2457581,106187896,"ECE/ENGRD	2300:	Digital	Logic	and	Computer	Organization	Fall	2020		Homework 4Due Friday, October 9 at 11:00pmNotes:(1) Submit your solution in a single PDF file named HW4.pdf(2) Put your name and NetID on the top of the first page(3) Show how you a",9/14/21 12:18,5,ad0cedb5166c4dc0bb194216db476d78bf85ea36,FALSE,FALSE,https://www.coursehero.com/file/106187896/HW42pdf/,HW4(2).pdf,7,,Assignment,,1.00001E+14,TaMaDeBinqilin
337847,2457581,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,2457581,92827484,"ECE / ENGRD 2300, SPRING 2021 - DIGITAL LOGIC AND COMPUTER ORGANIZATIONLAB 4: PROCESSORLab 4ProcessorDeadlines &amp; GradingPrelab 4A:10 points, Thursday, April 22nd, 11:59 pm ET, in groups of 2Lab 4A:15 points, Wednesday, April 28th, 11:59 ",5/11/21 23:50,18,f183b2b8442daacae278b98503b96fe64c6df2b3,TRUE,FALSE,https://www.coursehero.com/file/92827484/Lab4-1pdf/,Lab4 (1).pdf,11,,Lab,,1.00001E+14,TaMaDeBinqilin
337847,2457581,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,2457581,92827473,"ECE 2300: Digital Logic and Computer OrganizationFall 2020ECE 2300 - Fall 2020Prelim 1-2Thursday, October 15, 2020No Internet Searching, No PhonesTime limit: 120 minutesAcademic integrity is expected of all students of Cornell University at all tim",5/11/21 23:52,11,38110011762389c40fe4afd26d57934ac54c6322,FALSE,FALSE,https://www.coursehero.com/file/92827473/prelim1-2pdf/,prelim1-2.pdf,4,,Test,,1.00001E+14,TaMaDeBinqilin
337847,2457581,Digital Logic and Computer Organization,2300,ECE,2,571752,DAlbonesi,0,DAlbonesi,571752,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2014,2457581,67118206,"ECE 2300 - Spring 2020Weekly Meeting Minutes - Due Monday 09 MarchThis is to encourage you to work together, help ensure that both team members do the work (not just only oneteam member!), and allow you to work well as a team. Each team will meet wee",8/29/20 0:55,1,a40233bfce06191ccd4b1a847a81a8d27acf5081,TRUE,FALSE,https://www.coursehero.com/file/67118206/Meeting-Minutes-Prelab-3b-Editeddocx/,Meeting_Minutes_-_Prelab_3b_Edited.docx,6,,Notes,,1.00001E+14,AgentEchidna2343
337847,1274520,INTRO TO DIG LOGIC DESIGN,2300,ECE,2,124,ALBONESI/LONG,0,ALBONESI/LONG,124,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2010,1274520,5855094,"Instructors ECE 2300 Introduction to Digital Logic DesignSpring 2010 Professor Dave Albonesi (Lectures) 333 Rhodes Hall dha7@cornell.edu 254-5473 Office Hours: MW 10-11am and by appointment If my door is closed, then knock!Teaching Assistants Nathan C",4/10/10 13:24,4,c6fcfe92ee6033afbd6ac17ef1f718106aa2880d,TRUE,FALSE,https://www.coursehero.com/file/5855094/Lecture01/,Lecture01,24,notes,Syllabus,Notes,1.00001E+14,JudgeComputerStingray10339
337847,1274520,INTRO TO DIG LOGIC DESIGN,2300,ECE,2,124,ALBONESI/LONG,0,ALBONESI/LONG,124,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2010,1274520,5855093,Announcements ECE 2300 Introduction to Digital Logic DesignSpring 2010 Blackboard web site ENGRD2300-Albonesi-Spring2010 You can now pre-enrollLogic Levels Digital systems only recognize two values High voltage range (green) Undefined region Entered ,4/10/10 13:24,4,b19cd21f5c8acf9fd67f1a6a26e4291673cccc65,FALSE,FALSE,https://www.coursehero.com/file/5855093/Lecture02/,Lecture02,17,notes,Notes,Notes,1.00001E+14,JudgeComputerStingray10339
337847,1274520,INTRO TO DIG LOGIC DESIGN,2300,ECE,2,124,ALBONESI/LONG,0,ALBONESI/LONG,124,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2010,1274520,5855092,"Announcements ECE 2300 Introduction to Digital Logic DesignSpring 2010 HW 2 is on BlackboardCanonical Sums and Products Canonical sum: The sum of minterms corresponding to the on-setCombinational Logic MinimizationXYZ Z 000 F = !X,Y,Z(0,3,4,7) 001 = ",4/10/10 13:24,4,2fda06bab0425ad7b4e05b9c5dcb879f581b3e0f,FALSE,FALSE,https://www.coursehero.com/file/5855092/Lecture04/,Lecture04,12,notes,Notes,Notes,1.00001E+14,JudgeComputerStingray10339
337847,1274520,INTRO TO DIG LOGIC DESIGN,2300,ECE,2,124,ALBONESI/LONG,0,ALBONESI/LONG,124,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2010,1274520,5855091,"Announcements ECE 2300 Introduction to Digital Logic DesignSpring 2010 HW 1 due this Wednesday at noon In the HW drop boxSwitching Algebra Mathematical tool for analyzing logic circuits Based on Boolean algebra (George Boole, 1854) Lab 1 is on Blackb",4/10/10 13:24,4,ba69655ba8c51c21f4bf2d2677f5b35196e2fb7f,FALSE,FALSE,https://www.coursehero.com/file/5855091/Lecture03/,Lecture03,47,notes,Slides,Notes,1.00001E+14,JudgeComputerStingray10339
337847,1274520,INTRO TO DIG LOGIC DESIGN,2300,ECE,2,124,ALBONESI/LONG,0,ALBONESI/LONG,124,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2010,1274520,5855090,"Announcements ECE 2300 Introduction to Digital Logic DesignSpring 2010 Lab 3 is on Blackboard No class Feb 22 Make up class is Feb 26 at the usual time, room TBDPositional Number Representation What does 1432.67 mean?1432.67 = 1*103 + 4*102 + 3*101 +",4/10/10 13:24,5,7076cf22a03b52a87c53570c66e4afdc63940f0d,FALSE,FALSE,https://www.coursehero.com/file/5855090/Lecture07/,Lecture07,7,notes,Notes,Notes,1.00001E+14,JudgeComputerStingray10339
337847,1274520,INTRO TO DIG LOGIC DESIGN,2300,ECE,2,124,ALBONESI/LONG,0,ALBONESI/LONG,124,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2010,1274520,5855089,Announcements ECE 2300 Introduction to Digital Logic DesignSpring 2010 HW 4 is on Blackboard No class Feb 22 Make up class is Feb 26 at the usual time and placeArithmetic Logic Units ALUs are combinational logic circuits for Multi-bit arithmetic func,4/10/10 13:24,3,fb3f7a07661d191406c707451a4529c6d0f11d39,FALSE,FALSE,https://www.coursehero.com/file/5855089/Lecture08/,Lecture08,28,notes,Notes,Notes,1.00001E+14,JudgeComputerStingray10339
337847,1274520,INTRO TO DIG LOGIC DESIGN,2300,ECE,2,124,ALBONESI/LONG,0,ALBONESI/LONG,124,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2010,1274520,5855088,Announcements ECE 2300 Introduction to Digital Logic DesignSpring 2010 HW 3 is on BlackboardBuses Buses provide a communication channel among multiple nodes Components Set of wires connecting all the nodes Special circuits for sending and receiving bu,4/10/10 13:24,4,c89f34b8973fbca9c6f5b55f9a9f9a802ab4dd76,FALSE,FALSE,https://www.coursehero.com/file/5855088/Lecture06/,Lecture06,58,notes,Slides,Notes,1.00001E+14,JudgeComputerStingray10339
337847,1274520,INTRO TO DIG LOGIC DESIGN,2300,ECE,2,124,ALBONESI/LONG,0,ALBONESI/LONG,124,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2010,1274520,5855087,Announcements ECE 2300 Introduction to Digital Logic DesignSpring 2010 Lab 2 is on BlackboardCombinational Logic Outputs depend only on current inputs Example: Detect if the input is odd and less than tenMore Minimization Logic FunctionsLecture 5: 1,4/10/10 13:24,4,181898138d68c0f301400ac15702361b02d89af5,FALSE,FALSE,https://www.coursehero.com/file/5855087/Lecture05/,Lecture05,12,notes,Slides,Notes,1.00001E+14,JudgeComputerStingray10339
337847,1274520,INTRO TO DIG LOGIC DESIGN,2300,ECE,2,124,ALBONESI/LONG,0,ALBONESI/LONG,124,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2010,1274520,5855086,"AnnouncementsECE 2300 Introduction to Digital Logic DesignSpring 2010 No HW this week, no lab next week Prelim 1 Tuesday, March 2, 7:30-10pm, PH 101 Closed book and notes Covers all lectures through today Contact me ASAP if you have a conflictCombinat",4/10/10 13:24,4,f43b1bb94af299c83368fd6a4a0e65482a18180a,FALSE,FALSE,https://www.coursehero.com/file/5855086/Lecture09/,Lecture09,16,notes,Notes,Notes,1.00001E+14,JudgeComputerStingray10339
337847,1274520,INTRO TO DIG LOGIC DESIGN,2300,ECE,2,124,ALBONESI/LONG,0,ALBONESI/LONG,124,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2010,1274520,5855085,"AnnouncementsECE 2300 Introduction to Digital Logic DesignSpring 2010 Lab 4 posted Prelab due Friday, March 5, at noon CLK DD Flip-FlopD C Q Q D C Q QQ Prelim 1 Tuesday, March 2, 7:30-10pm, PH 101 Closed book and notes Covers all lectures through ",4/10/10 13:24,4,c00b031c35f9adacb9d85c9b480739f121f20486,FALSE,FALSE,https://www.coursehero.com/file/5855085/Lecture10/,Lecture10,21,notes,Notes,Notes,1.00001E+14,JudgeComputerStingray10339
337847,1274520,INTRO TO DIG LOGIC DESIGN,2300,ECE,2,124,ALBONESI/LONG,0,ALBONESI/LONG,124,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2010,1274520,5855084,"AnnouncementsECE 2300 Introduction to Digital Logic DesignSpring 2010Variation on Combinational Lock Two inputs, X1 and X2 Opens when it sees the sequence X1, X2, X2 New input does not have to occur every clock Reset input (clears D FFs) Mealy machine",4/10/10 13:24,4,5ab82c93e200721f34c99fd0bb3f5568c6254733,FALSE,FALSE,https://www.coursehero.com/file/5855084/Lecture12/,Lecture12,104,notes,Notes,Notes,1.00001E+14,JudgeComputerStingray10339
337847,1274520,INTRO TO DIG LOGIC DESIGN,2300,ECE,2,124,ALBONESI/LONG,0,ALBONESI/LONG,124,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2010,1274520,5855083,Announcements ECE 2300 Introduction to Digital Logic DesignSpring 2010 No discussing Prelim 1 until tomorrow HW 5 is on BlackboardSequential Circuit Design Procedure(1) Understand the problem statement and determine inputs and outputs (2) Determine sta,4/10/10 13:24,4,95ab6b4874ec919a29c032f3d915446300c6408b,FALSE,FALSE,https://www.coursehero.com/file/5855083/Lecture11/,Lecture11,10,notes,Slides,Notes,1.00001E+14,JudgeComputerStingray10339
337847,1274520,INTRO TO DIG LOGIC DESIGN,2300,ECE,2,124,ALBONESI/LONG,0,ALBONESI/LONG,124,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2010,1274520,5855082,Announcements ECE 2300 Introduction to Digital Logic DesignSpring 2010 Lab 5 posted Prelab due March 26Hardware Description Languages HDLs are used to describe hardware behavior Advantages of HDLs Prelim 1 will be back to you on Wednesday Scores and,4/10/10 13:24,5,dbf838b7bc25220edf0e7184e20011a4e9100749,FALSE,FALSE,https://www.coursehero.com/file/5855082/Lecture13/,Lecture13,15,notes,Notes,Notes,1.00001E+14,JudgeComputerStingray10339
337847,1274520,INTRO TO DIG LOGIC DESIGN,2300,ECE,2,124,ALBONESI/LONG,0,ALBONESI/LONG,124,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2010,1274520,5855081,AnnouncementsECE 2300 Introduction to Digital Logic DesignSpring 2010 Metastability and Asynchronous Inputs MemoriesSetup Time and Clock Frequency tffpd(max) + tcomb(max) + tsetup + tskew(max) &lt; tclk1/frequencyLecture 15: 1Lecture 15: 2Lecture 15:,4/10/10 13:23,4,c4130ec296fe5bc99fe2a06fa55cdc2a7ed44b27,FALSE,FALSE,https://www.coursehero.com/file/5855081/Lecture15/,Lecture15,5,notes,Notes,Notes,1.00001E+14,JudgeComputerStingray10339
337847,1274520,INTRO TO DIG LOGIC DESIGN,2300,ECE,2,124,ALBONESI/LONG,0,ALBONESI/LONG,124,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2010,1274520,5855080,"AnnouncementsECE 2300 Introduction to Digital Logic DesignSpring 2010 Hazards, Timing, Clocking HW 6 is on Blackboard Use espresso for Lab 5 Prelim 1 Average = 85 90-100: 25 80-89: 16 70-79: 13 &lt;70: 3Finite String Pattern Recognizer One input (X) and",4/10/10 13:23,4,90b330312bcaf1833d203a3145d6c3b0bd496a1a,FALSE,FALSE,https://www.coursehero.com/file/5855080/Lecture14/,Lecture14,9,notes,Notes,Notes,1.00001E+14,JudgeComputerStingray10339
337847,1274520,INTRO TO DIG LOGIC DESIGN,2300,ECE,2,124,ALBONESI/LONG,0,ALBONESI/LONG,124,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2010,1274520,5855079,AnnouncementsECE 2300 Introduction to Digital Logic DesignSpring 2010 HW 7 is on BlackboardHow Do We Get Around This Problem?Q1 change caught one cycle too soon by CLOCKDRead-Only Memory Single Cycle MicroprocessorLecture 16: 1Lecture 16: 2delayed,4/10/10 13:23,4,38d501b81d390f4e1b73fbb907213ef2985816c8,FALSE,FALSE,https://www.coursehero.com/file/5855079/Lecture16/,Lecture16,14,notes,Notes,Notes,1.00001E+14,JudgeComputerStingray10339
337847,1274520,INTRO TO DIG LOGIC DESIGN,2300,ECE,2,124,ALBONESI/LONG,0,ALBONESI/LONG,124,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2010,1274520,5855078,"AnnouncementsECE 2300 Introduction to Digital Logic DesignSpring 2010 Lab 6 is on Blackboard Updated Lecture 16 slides on Blackboard Prelim 2 Thursday, April 15, 7:30pm, Phillips 101 Covers Lectures 10-20 Closed book and notesPart 2 Overview Single c",4/10/10 13:23,4,089d6f78b5ba6ea37c685701327c3ee616619ef2,FALSE,FALSE,https://www.coursehero.com/file/5855078/Lecture17/,Lecture17,9,notes,Notes,Notes,1.00001E+14,JudgeComputerStingray10339
337847,1274520,INTRO TO DIG LOGIC DESIGN,2300,ECE,2,124,ALBONESI/LONG,0,ALBONESI/LONG,124,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,3,Spring,1,2010,1274520,5855077,"AnnouncementsECE 2300 Introduction to Digital Logic DesignSpring 2010 HW 8 is on Blackboard Prelim 2 Thursday, April 15, 7:30pm, Phillips 101 Covers Lectures 10-20 Closed book and notes Let me know if you need a make-upDR SA SB IMM MB V FS C MD N LD Z",4/10/10 13:23,4,7eb3bbdccadc2a67a9b3dcea07b8af284ecb488b,FALSE,FALSE,https://www.coursehero.com/file/5855077/Lecture18/,Lecture18,30,notes,Other,Notes,1.00001E+14,JudgeComputerStingray10339
337847,976646,INTRO TO DIG LOGIC DESIGN,2300,ECE,2,127885,LONG,0,LONG,127885,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,0,,1,2009,976646,5782808,ENGRD 2300 Introduction to Digital Logic DesignFall 2009Dr. Douglas LongSchool of Electrical and Computer EngineeringWelcome!Lecture 1: 1Instructor Information Dr. Douglas Long 204 Phillips Hall dll26@cornell.edu 255-2451 Office Hours: TBD By app,2/10/10 18:46,19,b3755a91db0c727426ee8c3b8f58bea4763a5c8f,TRUE,FALSE,https://www.coursehero.com/file/5782808/Lecture01/,Lecture01,32,notes,Syllabus,Notes,1.00001E+14,JudgeComputerStingray10339
337847,976646,INTRO TO DIG LOGIC DESIGN,2300,ECE,2,127885,LONG,0,LONG,127885,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,0,,1,2009,976646,5782806,"ENGRD 2300 Introduction to Digital Logic DesignFall 2009Boolean Algebra (Switching Algebra)Lecture 3: 1Announcements HW1 Will be posted soon This assignment is due Wed Sept 16 at 1:25pm, in the Homework Dropbox Lab 1 has been posted on Blackboard ",2/10/10 18:46,16,4c07008eb594ec7395163da2f29ef59138ee6d4a,FALSE,FALSE,https://www.coursehero.com/file/5782806/Lecture03/,Lecture03,20,notes,Notes,Notes,1.00001E+14,JudgeComputerStingray10339
337847,976646,INTRO TO DIG LOGIC DESIGN,2300,ECE,2,127885,LONG,0,LONG,127885,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,0,,1,2009,976646,5782805,"ENGRD 2300 Introduction to Digital Logic DesignFall 2009Boolean Algebra (Switching Algebra)Lecture 4: 1Announcements HW1 Will be posted soon This assignment is due Wed Sept 16 at 1:25pm, in the Homework Dropbox Lab 2 has been posted on Blackboard ",2/10/10 18:46,26,ffcd06fbdb621517185cccefbf4fc0e50dc35eba,TRUE,FALSE,https://www.coursehero.com/file/5782805/Lecture04/,Lecture04,8,notes,Slides,Notes,1.00001E+14,JudgeComputerStingray10339
337847,976646,INTRO TO DIG LOGIC DESIGN,2300,ECE,2,127885,LONG,0,LONG,127885,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,0,,1,2009,976646,5782804,"ENGRD 2300 Introduction to Digital Logic DesignFall 2009Combinational Logic: Component Minimization ( (Karnaugh Maps) g )Lecture 5: 1Announcements Review Ch 1, Ch 3.1-3.3, Ch 4.1-4.3 Lab 2 prelab due Fri, Sept 11 at 1:25pm Be sure to include your tr",2/10/10 18:46,18,8a53ca99be88e1b4a5fab91daa672215b8b94a75,FALSE,FALSE,https://www.coursehero.com/file/5782804/Lecture05/,Lecture05,7,notes,Slides,Notes,1.00001E+14,JudgeComputerStingray10339
337847,976646,INTRO TO DIG LOGIC DESIGN,2300,ECE,2,127885,LONG,0,LONG,127885,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,0,,1,2009,976646,5782803,"ENGRD 2300 Introduction to Digital Logic DesignFall 2009Combinational Logic: Component Minimization (Karnaugh Maps)Lecture 6: 1Announcements Review Ch 1, Ch 3.1-3.3, Ch 4.1-4.3 Read 4.4, 6.1 6.2 HW 1 due Wed, Sept 16 at 1:25pm Lab 3 has been posted!",2/10/10 18:46,21,3d34518e6f011b83bdb8551db56e2913a0f55dd2,FALSE,FALSE,https://www.coursehero.com/file/5782803/Lecture06/,Lecture06,19,notes,Slides,Notes,1.00001E+14,JudgeComputerStingray10339
337847,976646,INTRO TO DIG LOGIC DESIGN,2300,ECE,2,127885,LONG,0,LONG,127885,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,0,,1,2009,976646,5782802,ENGRD 2300 Introduction to Digital Logic DesignFall 2009Sequential Circuit Design Sequential Circuit SynthesisLecture 15: 1Announcements Prelim 1 Being graded. Lab 5 has been posted Prelab 5 due Monday Oct 23 Regrade Procedure g Fill out the reg,2/10/10 18:46,37,2bf5ce245007ba095b33331c127ebe4a5ceafd36,FALSE,FALSE,https://www.coursehero.com/file/5782802/Lecture15/,Lecture15,4,notes,Slides,Notes,1.00001E+14,JudgeComputerStingray10339
337847,976646,INTRO TO DIG LOGIC DESIGN,2300,ECE,2,127885,LONG,0,LONG,127885,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,0,,1,2009,976646,5782801,ENGRD 2300 Introduction to Digital Logic DesignFall 2009VerilogLecture 16: 1Announcements Prelim 1 Being graded. Regrade Procedure Fill out the regrade request form within one week HW4 to be posted soon pLecture 16: 2Readings Sections 7.1-7.8 ,2/10/10 18:46,34,2b61b0567012a1534e808930979aab4285e21383,TRUE,FALSE,https://www.coursehero.com/file/5782801/Lecture16/,Lecture16,20,notes,Slides,Notes,1.00001E+14,JudgeComputerStingray10339
337847,976646,INTRO TO DIG LOGIC DESIGN,2300,ECE,2,127885,LONG,0,LONG,127885,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,0,,1,2009,976646,5782800,"ENGRD 2300 Introduction to Digital Logic DesignFall 2009Registers Counters Shift Registers gLecture 17: 1Announcements HW4 Will be posted on Blackboard soon Will be due Friday, Nov 6 Lab 6 Will be posted on Blackboard soon P l b due Sunday, Nov 8 ",2/10/10 18:46,36,b8ff57dcb0e433d6d8b305b569db780c24d70da2,FALSE,FALSE,https://www.coursehero.com/file/5782800/Lecture17/,Lecture17,38,notes,Slides,Notes,1.00001E+14,JudgeComputerStingray10339
337847,976646,INTRO TO DIG LOGIC DESIGN,2300,ECE,2,127885,LONG,0,LONG,127885,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,0,,1,2009,976646,5782799,"ENGRD 2300 Introduction to Digital Logic DesignFall 2009 Lecture 18Clocking Long and Short Paths Asynchronous Inputs MTBFLecturer: Dr. Wesley E. Swartz November 3, 2009Lecture 18: 1Announcements HW4 Has been posted on Blackboard Due Friday, Nov 6 a",2/10/10 18:46,36,5750e960a3d72bc073ab7b9b056806bfe898c0e1,TRUE,FALSE,https://www.coursehero.com/file/5782799/Lecture18/,Lecture18,13,notes,Slides,Notes,1.00001E+14,JudgeComputerStingray10339
337847,976646,INTRO TO DIG LOGIC DESIGN,2300,ECE,2,127885,LONG,0,LONG,127885,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,0,,1,2009,976646,5782798,"ENGRD 2300 Introduction to Digital Logic DesignFall 2009Read-Only Memories Read/Write Memory SRAM DRAMLecture 19: 1Announcements HW4 Has been posted on Blackboard Due Friday, Nov 6 at 1:25pm Lab 6 Has been posted on Blackboard Prelab due Sunday, N",2/10/10 18:46,34,01a0a8e1eb58511ac6e2cf77af9412a64e11a66d,FALSE,FALSE,https://www.coursehero.com/file/5782798/Lecture19/,Lecture19,4,notes,Slides,Notes,1.00001E+14,JudgeComputerStingray10339
337847,976646,INTRO TO DIG LOGIC DESIGN,2300,ECE,2,127885,LONG,0,LONG,127885,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,0,,1,2009,976646,5782797,"ENGRD 2300 Introduction to Digital Logic DesignFall 2009Datapath and Control Single Cycle MicroprocessorLecture 20: 1 Lab 6Announcements Prelim 2 If you cannot finish the lab this week, there will be a second chance next week. Also, make-up labs ne",2/10/10 18:46,14,cbbdbdff3e373a6af2a185abddfb0df323cc9bc7,FALSE,FALSE,https://www.coursehero.com/file/5782797/Lecture20/,Lecture20,17,notes,Slides,Notes,1.00001E+14,JudgeComputerStingray10339
337847,976646,INTRO TO DIG LOGIC DESIGN,2300,ECE,2,127885,LONG,0,LONG,127885,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,0,,1,2009,976646,5782796,"ENGRD 2300 Introduction to Digital Logic DesignFall 2009Datapath and Control Single Cycle MicroprocessorLecture 21: 1 Lab 6Announcements Prelim 2 If you cannot finish the lab this week, there will be a second chance next week. Also, make-up labs ne",2/10/10 18:46,17,daaff1f2ebadde3a1d2bf3e18df98a967366a419,FALSE,FALSE,https://www.coursehero.com/file/5782796/Lecture21/,Lecture21,67,notes,Slides,Notes,1.00001E+14,JudgeComputerStingray10339
337847,976646,INTRO TO DIG LOGIC DESIGN,2300,ECE,2,127885,LONG,0,LONG,127885,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,0,,1,2009,976646,5782795,ENGRD 2300 Introduction to Digital Logic DesignFall 2009Datapath and Control Single Cycle MicroprocessorLecture 22: 1 Lab 6Announcements Prelim 2 Make-up labs this week TONIGHT in Phillips 101 Covers sequential logic Lab 7  Old prelims have been,2/10/10 18:46,18,3b6dcbf1a1001c92ca95bd1535421b4a8232668e,TRUE,FALSE,https://www.coursehero.com/file/5782795/Lecture22/,Lecture22,9,notes,Slides,Notes,1.00001E+14,JudgeComputerStingray10339
337847,976646,INTRO TO DIG LOGIC DESIGN,2300,ECE,2,127885,LONG,0,LONG,127885,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,0,,1,2009,976646,5782794,"ENGRD 2300 Introduction to Digital Logic DesignFall 2009Pipelined MicroprocessorsLecture 23: 1Announcements Lab 7 (last one!) on Blackboard Single cycle microprocessor Get an early start! Open labs Nov 23, and 24 Final labs Nov 30, Dec 1 and 2 Final",2/10/10 18:46,34,0edf9c90891b8a59866f865034afd5ffe6874ccd,FALSE,FALSE,https://www.coursehero.com/file/5782794/Lecture23/,Lecture23,15,notes,Slides,Notes,1.00001E+14,JudgeComputerStingray10339
337847,976646,INTRO TO DIG LOGIC DESIGN,2300,ECE,2,127885,LONG,0,LONG,127885,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,0,,1,2009,976646,5782793,"ENGRD 2300 Introduction to Digital Logic DesignFall 2009Pipelined MicroprocessorsLecture 24: 1Announcements Lab 7 (last one!) on Blackboard Single cycle microprocessor Get an early start! Open labs Nov 23, and 24 Final labs Nov 30, Dec 1 and 2 Final",2/10/10 18:46,14,1b9533513ad1db2a64f8cce27abfc48b60676771,FALSE,FALSE,https://www.coursehero.com/file/5782793/Lecture24/,Lecture24,19,notes,Slides,Notes,1.00001E+14,JudgeComputerStingray10339
337847,976646,INTRO TO DIG LOGIC DESIGN,2300,ECE,2,127885,LONG,0,LONG,127885,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,0,,1,2009,976646,5782792,ENGRD 2300 Introduction to Digital Logic DesignFall 2009 Programmable Logic Arrays Programmable Array Logic Devices Programmable Logic Devices Complex Programmable Logic Devices Field-Programmable Gate ArraysLecture 25 1Announcements Lab 7 (last one!),2/10/10 18:46,41,4050775701d48849a021be215e75907863dcf7b9,TRUE,FALSE,https://www.coursehero.com/file/5782792/Lecture25/,Lecture25,34,notes,Slides,Notes,1.00001E+14,JudgeComputerStingray10339
337847,976646,INTRO TO DIG LOGIC DESIGN,2300,ECE,2,127885,LONG,0,LONG,127885,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,0,,1,2009,976646,5782791,"ENGRD 2300 Introduction to Digital Logic DesignFall 2009Feedback Sequential CircuitsLecture 26: 1Announcements Lab 7 Final report due Saturday, Dec 5 Last chance lab, Mon afternoon 1:25-4:25 First come/first served (shared with another class) Final",2/10/10 18:46,22,2e6de8f0892bd38971b852c697b4260fad85f549,TRUE,FALSE,https://www.coursehero.com/file/5782791/Lecture26/,Lecture26,10,notes,Slides,Notes,1.00001E+14,JudgeComputerStingray10339
337847,976646,INTRO TO DIG LOGIC DESIGN,2300,ECE,2,127885,LONG,0,LONG,127885,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,0,,1,2009,976646,5687714,ENGRD 2300: Introduction to Digital Logic DesignFall 2009ENGRD 2300 Fall 2009 Prelim 1 SolutionsProblem 1. (25 points) Consider the following circuit. x z y a) Construct a CMOS circuit that is equivalent to the above circuit using the minimum possible ,12/25/09 22:43,6,4f09c2943b19860830d7a1c350131a40f4e7d119,TRUE,FALSE,https://www.coursehero.com/file/5687714/prelim1s/,prelim1s,91,notes,Assignment,Notes,1344960090,j328mth
337847,976646,INTRO TO DIG LOGIC DESIGN,2300,ECE,2,127885,LONG,0,LONG,127885,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,0,,1,2009,976646,5687712,,12/25/09 22:43,10,b4a05584f21235b30ff40ce7f75921940789978c,FALSE,FALSE,https://www.coursehero.com/file/5687712/Rice-hw2Sol/,Rice_hw2Sol,62,notes,Assignment,Notes,1344960090,j328mth
337847,976646,INTRO TO DIG LOGIC DESIGN,2300,ECE,2,127885,LONG,0,LONG,127885,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,0,,1,2009,976646,5687711,,12/25/09 22:43,3,69143fffe63c9bbf688854d246cc3ebdbc552dd3,FALSE,FALSE,https://www.coursehero.com/file/5687711/Rice-hw2/,Rice_hw2,38,notes,Assignment,Notes,1344960090,j328mth
337847,976646,INTRO TO DIG LOGIC DESIGN,2300,ECE,2,127885,LONG,0,LONG,127885,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,0,,1,2009,976646,5687710,,12/25/09 22:43,6,e456ab22181c4a7cabed562faabfd7efaf18a2b7,FALSE,FALSE,https://www.coursehero.com/file/5687710/Rice-hw1Sol/,Rice_hw1Sol,3,notes,Other,Notes,1344960090,j328mth
337847,976646,INTRO TO DIG LOGIC DESIGN,2300,ECE,2,127885,LONG,0,LONG,127885,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,0,,1,2009,976646,5687709,"ELEC 326: Homework 1Kartik Mohanram Due in DH 3029 by 5pm on Friday, September 11th , 2009Graded problems You may work together with others from the class to solve the problems on the homework, though each of you has to submit solutions that are individ",12/25/09 22:43,3,1baf9dab2110360cd70c4b7095acad8d10edeaed,TRUE,FALSE,https://www.coursehero.com/file/5687709/Rice-hw1/,Rice_hw1,6,notes,Assignment,Notes,1344960090,j328mth
337847,976646,INTRO TO DIG LOGIC DESIGN,2300,ECE,2,127885,LONG,0,LONG,127885,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,0,,1,2009,976646,5687708,"ENGRD 230: Introduction to Digital Logic DesignSpring 2006ENGRD 230 Spring 2006 Prelim 2 Tuesday, April 11, 2006 Closed book, closed notes, no calculators Time limit: 75 minutesAcademic integrity is expected of all students of Cornell University at all",12/25/09 22:43,8,99805ffc053c6718e52bfa21b21c41e6e61fcaf3,TRUE,FALSE,https://www.coursehero.com/file/5687708/S06prelim2s/,S06prelim2s,17,notes,Test,Notes,1344960090,j328mth
337847,976646,INTRO TO DIG LOGIC DESIGN,2300,ECE,2,127885,LONG,0,LONG,127885,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,0,,1,2009,976646,5687707,"ENGRD 230: Introduction to Digital Logic DesignSpring 2006ENGRD 230 Spring 2006 Prelim 2 Tuesday, April 11, 2006 Closed book, closed notes, no calculators Time limit: 75 minutesAcademic integrity is expected of all students of Cornell University at all",12/25/09 22:43,8,12b8bb412a76eb1bbdbd8177eea2e9f048079514,TRUE,FALSE,https://www.coursehero.com/file/5687707/S06prelim2/,S06prelim2,13,notes,Test,Notes,1344960090,j328mth
337847,976646,INTRO TO DIG LOGIC DESIGN,2300,ECE,2,127885,LONG,0,LONG,127885,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,0,,1,2009,976646,5687706,"ENGRD 230: Introduction to Digital Logic DesignSpring 2004ENGRD 230 Spring 2004 Midterm 2 SolutionsProblem 1. (25 points) An enterprising 230 student turned in the following sequential circuit, claiming that it would revolutionize the world. Unfortunat",12/25/09 22:43,7,47d2d9110816cfaa2270512c6b967f9431276bb4,TRUE,FALSE,https://www.coursehero.com/file/5687706/S04prelim2s/,S04prelim2s,11,notes,Test,Notes,1344960090,j328mth
337847,976646,INTRO TO DIG LOGIC DESIGN,2300,ECE,2,127885,LONG,0,LONG,127885,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,0,,1,2009,976646,5687705,"ENGRD 230: Introduction to Digital Logic DesignSpring 2004ENGRD 230 Spring 2004 Midterm 2 Thursday, April 15, 2004 Closed book, closed notes Time limit: 75 minutesAcademic integrity is expected of all students of Cornell University at all times, whethe",12/25/09 22:43,8,2b221d59435538b6efe10f866e515ffc9f5a41ba,FALSE,FALSE,https://www.coursehero.com/file/5687705/S04prelim2/,S04prelim2,11,notes,Test,Notes,1344960090,j328mth
337847,976646,INTRO TO DIG LOGIC DESIGN,2300,ECE,2,127885,LONG,0,LONG,127885,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,0,,1,2009,976646,5687704,"ENGRD 230: Introduction to Digital Logic DesignSpring 2004ENGRD 230 Spring 2004 Midterm 1 SolutionsProblem 1. (15 points) Draw the Karnaugh maps and minimum gate circuits that implement the following functions. (a) A,B,C(0,3,4,7) = BC + BC A 00 00 01 1",12/25/09 22:43,6,71a17c0f4050c8027b581440ec7bdb7c52020776,TRUE,FALSE,https://www.coursehero.com/file/5687704/S04prelim1sol/,S04prelim1sol,26,notes,Test,Notes,1344960090,j328mth
337847,976646,INTRO TO DIG LOGIC DESIGN,2300,ECE,2,127885,LONG,0,LONG,127885,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,0,,1,2009,976646,5687703,"ENGRD 230: Introduction to Digital Logic DesignSpring 2004ENGRD 230 Spring 2004 Midterm 1 Thursday, March 4, 2004 Closed book, closed notes Time limit: 75 minutesAcademic integrity is expected of all students of Cornell University at all times, whether",12/25/09 22:43,10,379a49d98cb5caa849fbc47a487f868dae37da21,FALSE,FALSE,https://www.coursehero.com/file/5687703/S04prelim1/,S04prelim1,8,notes,Test,Notes,1344960090,j328mth
337847,976646,INTRO TO DIG LOGIC DESIGN,2300,ECE,2,127885,LONG,0,LONG,127885,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,0,,1,2009,976646,5687702,ENGRD 2300: Introduction to Digital Logic Design Prelim2 SolutionsFall 2008ENGRD 2300 Fall 2008 Prelim 2 SolutionsProblem 1 (20 points) Consider the following circuit: X ZD0D PRN QQ0CLKCLRND1DPRN QQ1CLRNa) What are the excitation and output ,12/25/09 22:43,10,2018a400adad3264963e6046cc7944a20c4b0950,TRUE,FALSE,https://www.coursehero.com/file/5687702/F08prelim2s/,F08prelim2s,29,notes,Assignment,Notes,1344960090,j328mth
337847,976646,INTRO TO DIG LOGIC DESIGN,2300,ECE,2,127885,LONG,0,LONG,127885,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,0,,1,2009,976646,5687701,"ENGRD 2300: Introduction to Digital Logic DesignFall 2008ENGRD 2300 Fall 2008 Prelim 2 Thursday, November 6, 2008 Closed book, closed notes, no calculators Time limit: 75 minutesAcademic integrity is expected of all students of Cornell University at al",12/25/09 22:43,8,06b1401f4718f2472fb63da97fc8f0842becb4ab,TRUE,FALSE,https://www.coursehero.com/file/5687701/F08prelim2/,F08prelim2,35,notes,Test,Notes,1344960090,j328mth
337847,976646,INTRO TO DIG LOGIC DESIGN,2300,ECE,2,127885,LONG,0,LONG,127885,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,0,,1,2009,976646,5687700,ENGRD 2300: Introduction to Digital Logic Design NET ID: _Fall 2008ENGRD 2300 Fall 2008 Prelim 1 SolutionsProblem 1. (20 points) Construct a CMOS circuit for the Boolean expression Z = (C (A+B) Make sure that your CMOS circuit follows all the design ru,12/25/09 22:43,9,59de9c72f33e25cc7de98e88a4c60fbda416f65d,TRUE,FALSE,https://www.coursehero.com/file/5687700/F08prelim1sol/,F08prelim1sol,93,notes,Test,Notes,1344960090,j328mth
337847,976646,INTRO TO DIG LOGIC DESIGN,2300,ECE,2,127885,LONG,0,LONG,127885,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,0,,1,2009,976646,5687699,"ENGRD 2300: Introduction to Digital Logic DesignFall 2008ENGRD 2300 Fall 2008 Prelim 1 Thursday, October 2, 2008 Closed book, closed notes, no calculators Time limit: 75 minutesAcademic integrity is expected of all students of Cornell University at all",12/25/09 22:43,10,da0036823c81da594b62bf4e5bcbecea1cd2b7eb,TRUE,FALSE,https://www.coursehero.com/file/5687699/F08prelim1/,F08prelim1,24,notes,Test,Notes,1344960090,j328mth
337847,976646,INTRO TO DIG LOGIC DESIGN,2300,ECE,2,127885,LONG,0,LONG,127885,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,0,,1,2009,976646,5687698,"o""ARlRCRRV2hii4""ed nm jmlkj g f ytqp rE X 4r4w GG74GX50 &amp;4 ""5! &amp;# 0A) i0 S r 0YC9% 2A0% A )%Y@ 2#9 i""20A1) 20Ag G2# 4u40 y %8 % 3 S (% #1 S D 1 D B S#! ( @ % Q D 8 # # S% 1# % x % 3 % v ! (#% % 290 S 1YRQ G2# 43r0w20# '%0% Ar# iD F CCI ! ( x % u % v # ",12/25/09 22:43,8,f7a8be8bd482f944ede6630265738e438ae05198,FALSE,FALSE,https://www.coursehero.com/file/5687698/F03prelim1/,F03prelim1,32,notes,Other,Notes,1344960090,j328mth
337847,976646,INTRO TO DIG LOGIC DESIGN,2300,ECE,2,127885,LONG,0,LONG,127885,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,0,,1,2009,976646,5687697,ECE 2110: Introduction to Digital Systems Chapter 6 Combinational Logic Design PracticesDecodersPrevious Circuit Timing2Decoder Multiple-input/multiple-output device. Inputs ( n ) are less than outputs ( m ). Converts input code words into output co,12/25/09 22:43,17,840108dffcf5e7e8bb15b701603718e6750c64f0,FALSE,FALSE,https://www.coursehero.com/file/5687697/Lec5-6decoders/,Lec5-6decoders,213,notes,Slides,Notes,1344960090,j328mth
337847,976646,INTRO TO DIG LOGIC DESIGN,2300,ECE,2,127885,LONG,0,LONG,127885,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,0,,1,2009,976646,5687660,.i 6 .o 4 .ilb A B C D F R .ob W X Y Z .p 39 110-01 0001 100100 1000 000000 1000 011110 1000 00-111 1000 110100 0010 010000 0010 100000 0110 110011 1100 11-110 0100 10001- 1000 00111- 0100 10100- 1000 0101-0 0100 0-0110 0010 0001-1 1000 -11010 0100 0110-0,12/25/09 22:34,3,e1ddeabde17e7a5ea01ccdc1ca1b9d268285a984,FALSE,FALSE,https://www.coursehero.com/file/5687660/resultsTable/,resultsTable,18,notes,Other,Notes,1344960090,j328mth
337847,976646,INTRO TO DIG LOGIC DESIGN,2300,ECE,2,127885,LONG,0,LONG,127885,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,0,,1,2009,976646,5687659,Lab 5 PLA .i 6 .o 4 0000 00 1001 0000 01 0101 0000 11 0011 0000 10 0001 0001 00 0000 0001 01 1110 0001 11 1100 0001 10 0010 0010 00 0001 0010 01 0111 0010 11 0101 0010 10 0011 0011 00 0010 0011 01 0000 0011 11 1110 0011 10 0100 0100 00 0011 0100 01 1001 0,12/25/09 22:34,3,ffcd041f8a635cfce08a572023ed24ba5a69e845,FALSE,FALSE,https://www.coursehero.com/file/5687659/Lab-5-PLA/,Lab 5 PLA,52,notes,Other,Notes,1344960090,j328mth
337847,976646,INTRO TO DIG LOGIC DESIGN,2300,ECE,2,127885,LONG,0,LONG,127885,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,0,,1,2009,976646,5687658,.i 6.o 4.p 640000 00 10010000 01 01010000 11 00110000 10 00010001 00 00000001 01 11100001 11 11000001 10 00100010 00 00010010 01 01110010 11 01010010 10 00110011 00 00100011 01 00000011 11 11100011 10 01000100 00 00110100 01 10010100 ,12/25/09 22:34,2,3bbecb0a2c9a77e3fa1f4b3ce8d57c52f18d3e8b,FALSE,FALSE,https://www.coursehero.com/file/5687658/lab5table/,lab5table,17,notes,Other,Notes,1344960090,j328mth
337847,976646,INTRO TO DIG LOGIC DESIGN,2300,ECE,2,127885,LONG,0,LONG,127885,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,0,,1,2009,976646,5687655,.i 6.o 4.ilb A B C D F R.ob W X Y Z.p 39110-01 0001100100 1000000000 1000011110 100000-111 1000110100 0010010000 0010100000 0110110011 110011-110 010010001- 100000111- 010010100- 10000101-0 01000-0110 00100001-1 1000-11010 01000110-0,12/25/09 22:34,1,d195bd1c6a1592dc4d8302cd12f6832fb2c2e786,FALSE,FALSE,https://www.coursehero.com/file/5687655/lab5/,lab5,12,notes,Other,Notes,1344960090,j328mth
337847,976646,INTRO TO DIG LOGIC DESIGN,2300,ECE,2,127885,LONG,0,LONG,127885,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,0,,1,2009,976646,5687647,"ENGRD 2300: Introduction to Digital Logic Design Lab 5: Pseudorandom Number GeneratorFall 2009Lab 5. Pseudorandom Number GeneratorIn this lab you will design, build and test a pseudorandom number generator. The prelab for this lab is to be turned in no",12/25/09 22:33,8,7f827cd34d2fc44913ac9975e5e4de6d72a504af,FALSE,FALSE,https://www.coursehero.com/file/5687647/lab5/,lab5,38,notes,Lab,Notes,1344960090,j328mth
337847,976646,INTRO TO DIG LOGIC DESIGN,2300,ECE,2,127885,LONG,0,LONG,127885,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,0,,1,2009,976646,5687637,"ENGRD 2300: Introduction to Digital Logic Design Lab 7 Single Cycle MicroprocessorFall 2009Lab 7. Single Cycle MicroprocessorYou will not turn in a formal prelab for this lab; instead you will turn a postlab after your lab session. However, you must co",12/25/09 22:33,10,12167be21674960f3fa97be58fdad950b8a25561,TRUE,FALSE,https://www.coursehero.com/file/5687637/lab7/,lab7,49,notes,Lab,Notes,1344960090,j328mth
337847,976646,INTRO TO DIG LOGIC DESIGN,2300,ECE,2,127885,LONG,0,LONG,127885,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,0,,1,2009,976646,5687636,"ENGRD 2300: Introduction to Digital Logic Design Lab 6: LCD DisplayFall 2009Lab 6. LCD DisplayThe prelab for this lab is to be turned in no later than 11:59pm, Sunday, Nov 8, 2009. The Lab portion is to be completed during your lab section the week of ",12/25/09 22:33,13,f651c256339078f3aed337ce75284d1a0a69f704,FALSE,FALSE,https://www.coursehero.com/file/5687636/lab6/,lab6,23,notes,Lab,Notes,1344960090,j328mth
337847,976646,INTRO TO DIG LOGIC DESIGN,2300,ECE,2,127885,LONG,0,LONG,127885,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,0,,1,2009,976646,5687635,"ENGRD 2300: Introduction to Digital Logic DesignFall 2009Espresso TutorialThe Espresso logic minimization software can help in the design of large digital logic designs, particularly those with Boolean functions that have more than 4 inputs or with mul",12/25/09 22:33,5,0d755b0952bc122b673b5c1688c044fb287b1c13,TRUE,FALSE,https://www.coursehero.com/file/5687635/espressotutorial/,espressotutorial,30,notes,Notes,Notes,1344960090,j328mth
337847,976646,INTRO TO DIG LOGIC DESIGN,2300,ECE,2,127885,LONG,0,LONG,127885,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,0,,1,2009,976646,5687634,Notes ECE Prelim up to and including chapter 6 Know Boolean algebra Now covering chapter 7 -State Machine Design -Create a state diagram -construct state/output table -minimize state table -assign state values (binary or one-hot) Binary: encode 2^n states,12/25/09 22:33,1,69c04ae657940e7a37421265b5a1eb3395bb1dc9,FALSE,FALSE,https://www.coursehero.com/file/5687634/Notes-ECE/,Notes ECE,10,notes,Notes,Notes,1344960090,j328mth
337847,976646,INTRO TO DIG LOGIC DESIGN,2300,ECE,2,127885,LONG,0,LONG,127885,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,0,,1,2009,976646,5687633,"ENGRD 2300 ENGRD 2300 Introduction to Digital Logic DesignFall 2009Sequential Circuit Design Sequential Circuit SynthesisLecture 14: 1Announcements Prelim 1 Tue Oct 20 7:30pm, 101 Phillips Hall Closed book, closed notes, no calculators book closed n",12/25/09 22:33,13,362c8ff33787741de946f0e2e8470e32efcf9000,FALSE,FALSE,https://www.coursehero.com/file/5687633/Lecture14/,Lecture14,11,notes,Slides,Notes,1344960090,j328mth
337847,976646,INTRO TO DIG LOGIC DESIGN,2300,ECE,2,127885,LONG,0,LONG,127885,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,0,,1,2009,976646,5687632,"ENGRD 2300 ENGRD 2300 Introduction to Digital Logic DesignFall 2009Sequential Circuit Design Sequential Circuit SynthesisLecture 13: 1Announcements Prelim 1 Tue Oct 20 7:30pm, 101 Phillips Hall Closed book, closed notes, no calculators Covers up to ",12/25/09 22:33,21,e329a7f0fdc983e070a802393d8127d76c559750,FALSE,FALSE,https://www.coursehero.com/file/5687632/Lecture13/,Lecture13,7,notes,Slides,Notes,1344960090,j328mth
337847,976646,INTRO TO DIG LOGIC DESIGN,2300,ECE,2,127885,LONG,0,LONG,127885,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,0,,1,2009,976646,5687631,"ENGRD 2300 ENGRD 2300 Introduction to Digital Logic DesignFall 2009Sequential Synchronous Circuit Anal Analysis State MachinesLecture 12: 1Announcements Prelim 1 Tue Oct 20 Details to come Lab 4 make up If you have missed a lab due to illness, you",12/25/09 22:33,40,bffc21668ae902007d3bb8325a0de48fe9817665,FALSE,FALSE,https://www.coursehero.com/file/5687631/Lecture12/,Lecture12,70,notes,Slides,Notes,1344960090,j328mth
337847,976646,INTRO TO DIG LOGIC DESIGN,2300,ECE,2,127885,LONG,0,LONG,127885,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,0,,1,2009,976646,5687630,"ENGRD 2300 Introduction to Digital Logic DesignFall 2009Sequential Logic Design: Clocks Latches Flip-FlopsLecture 11: 1Announcements HW3 is due Wed Oct 7, at 1:25pm Prelim 1 Tue Oct 20 Details to come Lab 4 make up If you have missed a lab due to ",12/25/09 22:33,30,355f0698637cd6a359e92c1bbcce3cfe19597351,TRUE,FALSE,https://www.coursehero.com/file/5687630/Lecture11/,Lecture11,4,notes,Slides,Notes,1344960090,j328mth
337847,976646,INTRO TO DIG LOGIC DESIGN,2300,ECE,2,127885,LONG,0,LONG,127885,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,0,,1,2009,976646,5687629,"ENGRD 230 Introduction to Digital Logic DesignFall 2009More ALULecture 10: 1Announcements HW3 has been posted It is due Wed Oct 7, at 1:25pm Lab 4 Prelab due Monday Oct 5, Lab Oct 5,6,7 Dont forget to get an ECE account! You cannot do the labs w",12/25/09 22:33,26,a3e9aa0ce2f4be2f904b96a6b9ce4303a24cf356,FALSE,FALSE,https://www.coursehero.com/file/5687629/Lecture10/,Lecture10,5,notes,Slides,Notes,1344960090,j328mth
337847,976646,INTRO TO DIG LOGIC DESIGN,2300,ECE,2,127885,LONG,0,LONG,127885,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,0,,1,2009,976646,5687627,"ENGRD 2300 ENGRD 2300 Introduction to Digital Logic DesignFall 2009MSI Components Components XOR Gates Multiplexers Demultiplexers Decoders Encoders 3-State Drivers DriversLecture 8: 1Announcements HW2 due Wed, Sept 23 at 1:35pm Posted to Blackboard",12/25/09 22:33,49,1a2b58ec754e4ce5ec13c2f90dceea56152121c3,FALSE,FALSE,https://www.coursehero.com/file/5687627/Lecture08/,Lecture08,32,notes,Slides,Notes,1344960090,j328mth
337847,976646,INTRO TO DIG LOGIC DESIGN,2300,ECE,2,127885,LONG,0,LONG,127885,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,0,,1,2009,976646,5687626,"ENGRD 2300 Introduction to Digital Logic DesignFall 2009Timing and Hazards Documentation StandardsLecture 7: 1Announcements Review Ch 1, Ch 3.1-3.3, Ch 4.1-4.4, Ch 6.1-6.3 Read 6.3 6.9 But dont worry about the HDL (ABEL, VHDL, Verilog, etc) stuff H",12/25/09 22:33,30,5bb73895211603f2ee132b20efbeb6a901e007f0,FALSE,FALSE,https://www.coursehero.com/file/5687626/Lecture07/,Lecture07,6,notes,Slides,Notes,1344960090,j328mth
337847,976646,INTRO TO DIG LOGIC DESIGN,2300,ECE,2,127885,LONG,0,LONG,127885,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,0,,1,2009,976646,5687625,"ENGRD2300: Introduction to Digital LogicFall 2009Homework 3Due Wednesday, Oct 7, at 1:25pmProblem 1. Show how to build the following logic function using one or more 74x138 or 74x139 binary decoders and NAND gates WXYZ(0,1,3,6,11,13,15)Problem 2. Wak",12/25/09 22:33,2,86c05b264ea4acee7fc3c617dee2b61a23b47be6,FALSE,FALSE,https://www.coursehero.com/file/5687625/hw3/,hw3,41,notes,Assignment,Notes,1344960090,j328mth
337847,1464542,INTRO TO DIG LOGIC DESIGN,2300,ECE,2,127885,LONG,0,LONG,127885,11,,https://www.coursehero.com/sitemap/schools/11-Cornell-University/courses/337847-ECE2300/,11,Cornell University,0,,1,2011,1464542,6542206,"Green Oxidation of BorneolBy Joanne HongLab Instructor: Ian ChildersNovember 11, 2011PurposeThe purpose of this lab is to use green oxidation conditions in which Oxone is combined with acatalytic amount of sodium chloride in order to oxidize the nat",11/11/11 14:13,4,b2eae7ed92a662b210e29d898da531006ccc5951,FALSE,FALSE,https://www.coursehero.com/file/6542206/Orgo-Lab-report-Green-Oxidation-of-Borneol/,Orgo Lab report Green Oxidation of Borneol,1154,notes,Lab,Notes,1.00001E+14,AdmiralAtomAardvark8557