;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -11, <-20
	DJN -1, @-20
	ADD 0, 10
	SUB #0, 0
	ADD #12, @290
	SUB 0, 10
	JMZ <121, 106
	JMZ <121, 106
	SUB #0, 0
	SUB #0, 0
	SUB #12, @10
	SUB #20, 80
	SUB #12, @10
	SPL 0, <402
	SUB #12, @10
	ADD @121, 103
	ADD 0, 10
	SUB 0, 10
	ADD 3, 0
	JMZ <121, 106
	MOV -1, <-20
	MOV -1, <-20
	SUB #12, @290
	SUB #12, @290
	JMP 12, #10
	ADD 30, 9
	JMP -1, @-20
	JMP -1, @-20
	ADD #0, 0
	SUB #0, 0
	JMZ @0, 0
	SUB #0, 0
	SUB #0, 0
	MOV 30, 7
	MOV 30, 7
	SPL -7, @-420
	SPL -7, @-420
	SUB @121, 106
	SLT 121, 906
	SLT 121, 906
	JMP <121, #106
	SLT 121, 906
	JMP <121, #106
	SPL 0, <402
	SPL 0, <402
	MOV -1, <-20
	SPL @300, 90
