/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* E */
#define E__0__INTTYPE CYREG_PICU3_INTTYPE3
#define E__0__MASK 0x08u
#define E__0__PC CYREG_PRT3_PC3
#define E__0__PORT 3u
#define E__0__SHIFT 3u
#define E__AG CYREG_PRT3_AG
#define E__AMUX CYREG_PRT3_AMUX
#define E__BIE CYREG_PRT3_BIE
#define E__BIT_MASK CYREG_PRT3_BIT_MASK
#define E__BYP CYREG_PRT3_BYP
#define E__CTL CYREG_PRT3_CTL
#define E__DM0 CYREG_PRT3_DM0
#define E__DM1 CYREG_PRT3_DM1
#define E__DM2 CYREG_PRT3_DM2
#define E__DR CYREG_PRT3_DR
#define E__INP_DIS CYREG_PRT3_INP_DIS
#define E__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define E__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define E__LCD_EN CYREG_PRT3_LCD_EN
#define E__MASK 0x08u
#define E__PORT 3u
#define E__PRT CYREG_PRT3_PRT
#define E__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define E__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define E__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define E__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define E__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define E__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define E__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define E__PS CYREG_PRT3_PS
#define E__SHIFT 3u
#define E__SLW CYREG_PRT3_SLW

/* D4 */
#define D4__0__INTTYPE CYREG_PICU3_INTTYPE4
#define D4__0__MASK 0x10u
#define D4__0__PC CYREG_PRT3_PC4
#define D4__0__PORT 3u
#define D4__0__SHIFT 4u
#define D4__AG CYREG_PRT3_AG
#define D4__AMUX CYREG_PRT3_AMUX
#define D4__BIE CYREG_PRT3_BIE
#define D4__BIT_MASK CYREG_PRT3_BIT_MASK
#define D4__BYP CYREG_PRT3_BYP
#define D4__CTL CYREG_PRT3_CTL
#define D4__DM0 CYREG_PRT3_DM0
#define D4__DM1 CYREG_PRT3_DM1
#define D4__DM2 CYREG_PRT3_DM2
#define D4__DR CYREG_PRT3_DR
#define D4__INP_DIS CYREG_PRT3_INP_DIS
#define D4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define D4__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define D4__LCD_EN CYREG_PRT3_LCD_EN
#define D4__MASK 0x10u
#define D4__PORT 3u
#define D4__PRT CYREG_PRT3_PRT
#define D4__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define D4__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define D4__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define D4__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define D4__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define D4__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define D4__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define D4__PS CYREG_PRT3_PS
#define D4__SHIFT 4u
#define D4__SLW CYREG_PRT3_SLW

/* D5 */
#define D5__0__INTTYPE CYREG_PICU3_INTTYPE5
#define D5__0__MASK 0x20u
#define D5__0__PC CYREG_PRT3_PC5
#define D5__0__PORT 3u
#define D5__0__SHIFT 5u
#define D5__AG CYREG_PRT3_AG
#define D5__AMUX CYREG_PRT3_AMUX
#define D5__BIE CYREG_PRT3_BIE
#define D5__BIT_MASK CYREG_PRT3_BIT_MASK
#define D5__BYP CYREG_PRT3_BYP
#define D5__CTL CYREG_PRT3_CTL
#define D5__DM0 CYREG_PRT3_DM0
#define D5__DM1 CYREG_PRT3_DM1
#define D5__DM2 CYREG_PRT3_DM2
#define D5__DR CYREG_PRT3_DR
#define D5__INP_DIS CYREG_PRT3_INP_DIS
#define D5__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define D5__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define D5__LCD_EN CYREG_PRT3_LCD_EN
#define D5__MASK 0x20u
#define D5__PORT 3u
#define D5__PRT CYREG_PRT3_PRT
#define D5__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define D5__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define D5__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define D5__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define D5__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define D5__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define D5__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define D5__PS CYREG_PRT3_PS
#define D5__SHIFT 5u
#define D5__SLW CYREG_PRT3_SLW

/* D6 */
#define D6__0__INTTYPE CYREG_PICU3_INTTYPE6
#define D6__0__MASK 0x40u
#define D6__0__PC CYREG_PRT3_PC6
#define D6__0__PORT 3u
#define D6__0__SHIFT 6u
#define D6__AG CYREG_PRT3_AG
#define D6__AMUX CYREG_PRT3_AMUX
#define D6__BIE CYREG_PRT3_BIE
#define D6__BIT_MASK CYREG_PRT3_BIT_MASK
#define D6__BYP CYREG_PRT3_BYP
#define D6__CTL CYREG_PRT3_CTL
#define D6__DM0 CYREG_PRT3_DM0
#define D6__DM1 CYREG_PRT3_DM1
#define D6__DM2 CYREG_PRT3_DM2
#define D6__DR CYREG_PRT3_DR
#define D6__INP_DIS CYREG_PRT3_INP_DIS
#define D6__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define D6__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define D6__LCD_EN CYREG_PRT3_LCD_EN
#define D6__MASK 0x40u
#define D6__PORT 3u
#define D6__PRT CYREG_PRT3_PRT
#define D6__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define D6__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define D6__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define D6__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define D6__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define D6__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define D6__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define D6__PS CYREG_PRT3_PS
#define D6__SHIFT 6u
#define D6__SLW CYREG_PRT3_SLW

/* D7 */
#define D7__0__INTTYPE CYREG_PICU3_INTTYPE7
#define D7__0__MASK 0x80u
#define D7__0__PC CYREG_PRT3_PC7
#define D7__0__PORT 3u
#define D7__0__SHIFT 7u
#define D7__AG CYREG_PRT3_AG
#define D7__AMUX CYREG_PRT3_AMUX
#define D7__BIE CYREG_PRT3_BIE
#define D7__BIT_MASK CYREG_PRT3_BIT_MASK
#define D7__BYP CYREG_PRT3_BYP
#define D7__CTL CYREG_PRT3_CTL
#define D7__DM0 CYREG_PRT3_DM0
#define D7__DM1 CYREG_PRT3_DM1
#define D7__DM2 CYREG_PRT3_DM2
#define D7__DR CYREG_PRT3_DR
#define D7__INP_DIS CYREG_PRT3_INP_DIS
#define D7__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define D7__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define D7__LCD_EN CYREG_PRT3_LCD_EN
#define D7__MASK 0x80u
#define D7__PORT 3u
#define D7__PRT CYREG_PRT3_PRT
#define D7__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define D7__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define D7__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define D7__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define D7__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define D7__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define D7__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define D7__PS CYREG_PRT3_PS
#define D7__SHIFT 7u
#define D7__SLW CYREG_PRT3_SLW

/* RS */
#define RS__0__INTTYPE CYREG_PICU3_INTTYPE2
#define RS__0__MASK 0x04u
#define RS__0__PC CYREG_PRT3_PC2
#define RS__0__PORT 3u
#define RS__0__SHIFT 2u
#define RS__AG CYREG_PRT3_AG
#define RS__AMUX CYREG_PRT3_AMUX
#define RS__BIE CYREG_PRT3_BIE
#define RS__BIT_MASK CYREG_PRT3_BIT_MASK
#define RS__BYP CYREG_PRT3_BYP
#define RS__CTL CYREG_PRT3_CTL
#define RS__DM0 CYREG_PRT3_DM0
#define RS__DM1 CYREG_PRT3_DM1
#define RS__DM2 CYREG_PRT3_DM2
#define RS__DR CYREG_PRT3_DR
#define RS__INP_DIS CYREG_PRT3_INP_DIS
#define RS__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define RS__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define RS__LCD_EN CYREG_PRT3_LCD_EN
#define RS__MASK 0x04u
#define RS__PORT 3u
#define RS__PRT CYREG_PRT3_PRT
#define RS__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define RS__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define RS__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define RS__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define RS__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define RS__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define RS__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define RS__PS CYREG_PRT3_PS
#define RS__SHIFT 2u
#define RS__SLW CYREG_PRT3_SLW

/* LCD */
#define LCD_Sync_ctrl_reg__0__MASK 0x01u
#define LCD_Sync_ctrl_reg__0__POS 0
#define LCD_Sync_ctrl_reg__1__MASK 0x02u
#define LCD_Sync_ctrl_reg__1__POS 1
#define LCD_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define LCD_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB01_02_CTL
#define LCD_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB01_02_CTL
#define LCD_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB01_02_CTL
#define LCD_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB01_02_CTL
#define LCD_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB01_02_MSK
#define LCD_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB01_02_MSK
#define LCD_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB01_02_MSK
#define LCD_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB01_02_MSK
#define LCD_Sync_ctrl_reg__2__MASK 0x04u
#define LCD_Sync_ctrl_reg__2__POS 2
#define LCD_Sync_ctrl_reg__3__MASK 0x08u
#define LCD_Sync_ctrl_reg__3__POS 3
#define LCD_Sync_ctrl_reg__4__MASK 0x10u
#define LCD_Sync_ctrl_reg__4__POS 4
#define LCD_Sync_ctrl_reg__5__MASK 0x20u
#define LCD_Sync_ctrl_reg__5__POS 5
#define LCD_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define LCD_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB01_CTL
#define LCD_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB01_ST_CTL
#define LCD_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB01_CTL
#define LCD_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB01_ST_CTL
#define LCD_Sync_ctrl_reg__MASK 0x3Fu
#define LCD_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define LCD_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define LCD_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB01_MSK

/* MISO */
#define MISO__0__INTTYPE CYREG_PICU15_INTTYPE3
#define MISO__0__MASK 0x08u
#define MISO__0__PC CYREG_IO_PC_PRT15_PC3
#define MISO__0__PORT 15u
#define MISO__0__SHIFT 3u
#define MISO__AG CYREG_PRT15_AG
#define MISO__AMUX CYREG_PRT15_AMUX
#define MISO__BIE CYREG_PRT15_BIE
#define MISO__BIT_MASK CYREG_PRT15_BIT_MASK
#define MISO__BYP CYREG_PRT15_BYP
#define MISO__CTL CYREG_PRT15_CTL
#define MISO__DM0 CYREG_PRT15_DM0
#define MISO__DM1 CYREG_PRT15_DM1
#define MISO__DM2 CYREG_PRT15_DM2
#define MISO__DR CYREG_PRT15_DR
#define MISO__INP_DIS CYREG_PRT15_INP_DIS
#define MISO__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define MISO__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define MISO__LCD_EN CYREG_PRT15_LCD_EN
#define MISO__MASK 0x08u
#define MISO__PORT 15u
#define MISO__PRT CYREG_PRT15_PRT
#define MISO__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define MISO__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define MISO__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define MISO__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define MISO__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define MISO__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define MISO__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define MISO__PS CYREG_PRT15_PS
#define MISO__SHIFT 3u
#define MISO__SLW CYREG_PRT15_SLW

/* Rx_1 */
#define Rx_1__0__INTTYPE CYREG_PICU12_INTTYPE6
#define Rx_1__0__MASK 0x40u
#define Rx_1__0__PC CYREG_PRT12_PC6
#define Rx_1__0__PORT 12u
#define Rx_1__0__SHIFT 6u
#define Rx_1__AG CYREG_PRT12_AG
#define Rx_1__BIE CYREG_PRT12_BIE
#define Rx_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define Rx_1__BYP CYREG_PRT12_BYP
#define Rx_1__DM0 CYREG_PRT12_DM0
#define Rx_1__DM1 CYREG_PRT12_DM1
#define Rx_1__DM2 CYREG_PRT12_DM2
#define Rx_1__DR CYREG_PRT12_DR
#define Rx_1__INP_DIS CYREG_PRT12_INP_DIS
#define Rx_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Rx_1__MASK 0x40u
#define Rx_1__PORT 12u
#define Rx_1__PRT CYREG_PRT12_PRT
#define Rx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Rx_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Rx_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Rx_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Rx_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Rx_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Rx_1__PS CYREG_PRT12_PS
#define Rx_1__SHIFT 6u
#define Rx_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define Rx_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Rx_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Rx_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Rx_1__SLW CYREG_PRT12_SLW

/* SPIM */
#define SPIM_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define SPIM_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define SPIM_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB07_08_CTL
#define SPIM_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define SPIM_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB07_08_CTL
#define SPIM_BSPIM_BitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB07_08_MSK
#define SPIM_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define SPIM_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB07_08_MSK
#define SPIM_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define SPIM_BSPIM_BitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define SPIM_BSPIM_BitCounter__CONTROL_REG CYREG_B0_UDB07_CTL
#define SPIM_BSPIM_BitCounter__CONTROL_ST_REG CYREG_B0_UDB07_ST_CTL
#define SPIM_BSPIM_BitCounter__COUNT_REG CYREG_B0_UDB07_CTL
#define SPIM_BSPIM_BitCounter__COUNT_ST_REG CYREG_B0_UDB07_ST_CTL
#define SPIM_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define SPIM_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define SPIM_BSPIM_BitCounter__PERIOD_REG CYREG_B0_UDB07_MSK
#define SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB07_08_ST
#define SPIM_BSPIM_BitCounter_ST__MASK_REG CYREG_B0_UDB07_MSK
#define SPIM_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define SPIM_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define SPIM_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define SPIM_BSPIM_BitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB07_ST_CTL
#define SPIM_BSPIM_BitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB07_ST_CTL
#define SPIM_BSPIM_BitCounter_ST__STATUS_REG CYREG_B0_UDB07_ST
#define SPIM_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define SPIM_BSPIM_RxStsReg__16BIT_STATUS_REG CYREG_B0_UDB08_09_ST
#define SPIM_BSPIM_RxStsReg__4__MASK 0x10u
#define SPIM_BSPIM_RxStsReg__4__POS 4
#define SPIM_BSPIM_RxStsReg__5__MASK 0x20u
#define SPIM_BSPIM_RxStsReg__5__POS 5
#define SPIM_BSPIM_RxStsReg__6__MASK 0x40u
#define SPIM_BSPIM_RxStsReg__6__POS 6
#define SPIM_BSPIM_RxStsReg__MASK 0x70u
#define SPIM_BSPIM_RxStsReg__MASK_REG CYREG_B0_UDB08_MSK
#define SPIM_BSPIM_RxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define SPIM_BSPIM_RxStsReg__STATUS_REG CYREG_B0_UDB08_ST
#define SPIM_BSPIM_sR16_Dp_u0__16BIT_A0_REG CYREG_B0_UDB06_07_A0
#define SPIM_BSPIM_sR16_Dp_u0__16BIT_A1_REG CYREG_B0_UDB06_07_A1
#define SPIM_BSPIM_sR16_Dp_u0__16BIT_D0_REG CYREG_B0_UDB06_07_D0
#define SPIM_BSPIM_sR16_Dp_u0__16BIT_D1_REG CYREG_B0_UDB06_07_D1
#define SPIM_BSPIM_sR16_Dp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define SPIM_BSPIM_sR16_Dp_u0__16BIT_F0_REG CYREG_B0_UDB06_07_F0
#define SPIM_BSPIM_sR16_Dp_u0__16BIT_F1_REG CYREG_B0_UDB06_07_F1
#define SPIM_BSPIM_sR16_Dp_u0__A0_A1_REG CYREG_B0_UDB06_A0_A1
#define SPIM_BSPIM_sR16_Dp_u0__A0_REG CYREG_B0_UDB06_A0
#define SPIM_BSPIM_sR16_Dp_u0__A1_REG CYREG_B0_UDB06_A1
#define SPIM_BSPIM_sR16_Dp_u0__D0_D1_REG CYREG_B0_UDB06_D0_D1
#define SPIM_BSPIM_sR16_Dp_u0__D0_REG CYREG_B0_UDB06_D0
#define SPIM_BSPIM_sR16_Dp_u0__D1_REG CYREG_B0_UDB06_D1
#define SPIM_BSPIM_sR16_Dp_u0__DP_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define SPIM_BSPIM_sR16_Dp_u0__F0_F1_REG CYREG_B0_UDB06_F0_F1
#define SPIM_BSPIM_sR16_Dp_u0__F0_REG CYREG_B0_UDB06_F0
#define SPIM_BSPIM_sR16_Dp_u0__F1_REG CYREG_B0_UDB06_F1
#define SPIM_BSPIM_sR16_Dp_u1__16BIT_A0_REG CYREG_B0_UDB07_08_A0
#define SPIM_BSPIM_sR16_Dp_u1__16BIT_A1_REG CYREG_B0_UDB07_08_A1
#define SPIM_BSPIM_sR16_Dp_u1__16BIT_D0_REG CYREG_B0_UDB07_08_D0
#define SPIM_BSPIM_sR16_Dp_u1__16BIT_D1_REG CYREG_B0_UDB07_08_D1
#define SPIM_BSPIM_sR16_Dp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define SPIM_BSPIM_sR16_Dp_u1__16BIT_F0_REG CYREG_B0_UDB07_08_F0
#define SPIM_BSPIM_sR16_Dp_u1__16BIT_F1_REG CYREG_B0_UDB07_08_F1
#define SPIM_BSPIM_sR16_Dp_u1__A0_A1_REG CYREG_B0_UDB07_A0_A1
#define SPIM_BSPIM_sR16_Dp_u1__A0_REG CYREG_B0_UDB07_A0
#define SPIM_BSPIM_sR16_Dp_u1__A1_REG CYREG_B0_UDB07_A1
#define SPIM_BSPIM_sR16_Dp_u1__D0_D1_REG CYREG_B0_UDB07_D0_D1
#define SPIM_BSPIM_sR16_Dp_u1__D0_REG CYREG_B0_UDB07_D0
#define SPIM_BSPIM_sR16_Dp_u1__D1_REG CYREG_B0_UDB07_D1
#define SPIM_BSPIM_sR16_Dp_u1__DP_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define SPIM_BSPIM_sR16_Dp_u1__F0_F1_REG CYREG_B0_UDB07_F0_F1
#define SPIM_BSPIM_sR16_Dp_u1__F0_REG CYREG_B0_UDB07_F0
#define SPIM_BSPIM_sR16_Dp_u1__F1_REG CYREG_B0_UDB07_F1
#define SPIM_BSPIM_sR16_Dp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define SPIM_BSPIM_sR16_Dp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define SPIM_BSPIM_TxStsReg__0__MASK 0x01u
#define SPIM_BSPIM_TxStsReg__0__POS 0
#define SPIM_BSPIM_TxStsReg__1__MASK 0x02u
#define SPIM_BSPIM_TxStsReg__1__POS 1
#define SPIM_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define SPIM_BSPIM_TxStsReg__16BIT_STATUS_REG CYREG_B0_UDB06_07_ST
#define SPIM_BSPIM_TxStsReg__2__MASK 0x04u
#define SPIM_BSPIM_TxStsReg__2__POS 2
#define SPIM_BSPIM_TxStsReg__3__MASK 0x08u
#define SPIM_BSPIM_TxStsReg__3__POS 3
#define SPIM_BSPIM_TxStsReg__4__MASK 0x10u
#define SPIM_BSPIM_TxStsReg__4__POS 4
#define SPIM_BSPIM_TxStsReg__MASK 0x1Fu
#define SPIM_BSPIM_TxStsReg__MASK_REG CYREG_B0_UDB06_MSK
#define SPIM_BSPIM_TxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define SPIM_BSPIM_TxStsReg__STATUS_REG CYREG_B0_UDB06_ST
#define SPIM_IntClock__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define SPIM_IntClock__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define SPIM_IntClock__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define SPIM_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define SPIM_IntClock__INDEX 0x00u
#define SPIM_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define SPIM_IntClock__PM_ACT_MSK 0x01u
#define SPIM_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define SPIM_IntClock__PM_STBY_MSK 0x01u

/* Tx_1 */
#define Tx_1__0__INTTYPE CYREG_PICU12_INTTYPE7
#define Tx_1__0__MASK 0x80u
#define Tx_1__0__PC CYREG_PRT12_PC7
#define Tx_1__0__PORT 12u
#define Tx_1__0__SHIFT 7u
#define Tx_1__AG CYREG_PRT12_AG
#define Tx_1__BIE CYREG_PRT12_BIE
#define Tx_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define Tx_1__BYP CYREG_PRT12_BYP
#define Tx_1__DM0 CYREG_PRT12_DM0
#define Tx_1__DM1 CYREG_PRT12_DM1
#define Tx_1__DM2 CYREG_PRT12_DM2
#define Tx_1__DR CYREG_PRT12_DR
#define Tx_1__INP_DIS CYREG_PRT12_INP_DIS
#define Tx_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Tx_1__MASK 0x80u
#define Tx_1__PORT 12u
#define Tx_1__PRT CYREG_PRT12_PRT
#define Tx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Tx_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Tx_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Tx_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Tx_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Tx_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Tx_1__PS CYREG_PRT12_PS
#define Tx_1__SHIFT 7u
#define Tx_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define Tx_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Tx_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Tx_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Tx_1__SLW CYREG_PRT12_SLW

/* UART */
#define UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define UART_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B1_UDB11_CTL
#define UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B1_UDB11_ST_CTL
#define UART_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B1_UDB11_CTL
#define UART_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B1_UDB11_ST_CTL
#define UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B1_UDB11_MSK
#define UART_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B1_UDB11_MSK
#define UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB11_ST_CTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB11_ST_CTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B1_UDB11_ST
#define UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B0_UDB08_09_A0
#define UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B0_UDB08_09_A1
#define UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B0_UDB08_09_D0
#define UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B0_UDB08_09_D1
#define UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B0_UDB08_09_F0
#define UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B0_UDB08_09_F1
#define UART_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B0_UDB08_A0_A1
#define UART_BUART_sRX_RxShifter_u0__A0_REG CYREG_B0_UDB08_A0
#define UART_BUART_sRX_RxShifter_u0__A1_REG CYREG_B0_UDB08_A1
#define UART_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B0_UDB08_D0_D1
#define UART_BUART_sRX_RxShifter_u0__D0_REG CYREG_B0_UDB08_D0
#define UART_BUART_sRX_RxShifter_u0__D1_REG CYREG_B0_UDB08_D1
#define UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define UART_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B0_UDB08_F0_F1
#define UART_BUART_sRX_RxShifter_u0__F0_REG CYREG_B0_UDB08_F0
#define UART_BUART_sRX_RxShifter_u0__F1_REG CYREG_B0_UDB08_F1
#define UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define UART_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B1_UDB08_09_ST
#define UART_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_BUART_sRX_RxSts__3__POS 3
#define UART_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_BUART_sRX_RxSts__4__POS 4
#define UART_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_BUART_sRX_RxSts__5__POS 5
#define UART_BUART_sRX_RxSts__MASK 0x38u
#define UART_BUART_sRX_RxSts__MASK_REG CYREG_B1_UDB08_MSK
#define UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define UART_BUART_sRX_RxSts__STATUS_REG CYREG_B1_UDB08_ST
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B1_UDB08_09_A0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B1_UDB08_09_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B1_UDB08_09_D0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B1_UDB08_09_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B1_UDB08_09_F0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B1_UDB08_09_F1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B1_UDB08_A0_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B1_UDB08_A0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B1_UDB08_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B1_UDB08_D0_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B1_UDB08_D0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B1_UDB08_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B1_UDB08_F0_F1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B1_UDB08_F0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B1_UDB08_F1
#define UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B1_UDB09_10_A0
#define UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B1_UDB09_10_A1
#define UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B1_UDB09_10_D0
#define UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B1_UDB09_10_D1
#define UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B1_UDB09_10_F0
#define UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B1_UDB09_10_F1
#define UART_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B1_UDB09_A0_A1
#define UART_BUART_sTX_TxShifter_u0__A0_REG CYREG_B1_UDB09_A0
#define UART_BUART_sTX_TxShifter_u0__A1_REG CYREG_B1_UDB09_A1
#define UART_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B1_UDB09_D0_D1
#define UART_BUART_sTX_TxShifter_u0__D0_REG CYREG_B1_UDB09_D0
#define UART_BUART_sTX_TxShifter_u0__D1_REG CYREG_B1_UDB09_D1
#define UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define UART_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B1_UDB09_F0_F1
#define UART_BUART_sTX_TxShifter_u0__F0_REG CYREG_B1_UDB09_F0
#define UART_BUART_sTX_TxShifter_u0__F1_REG CYREG_B1_UDB09_F1
#define UART_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_BUART_sTX_TxSts__0__POS 0
#define UART_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_BUART_sTX_TxSts__1__POS 1
#define UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define UART_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B1_UDB10_11_ST
#define UART_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_BUART_sTX_TxSts__2__POS 2
#define UART_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_BUART_sTX_TxSts__3__POS 3
#define UART_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_BUART_sTX_TxSts__MASK_REG CYREG_B1_UDB10_MSK
#define UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define UART_BUART_sTX_TxSts__STATUS_REG CYREG_B1_UDB10_ST
#define UART_IntClock__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define UART_IntClock__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define UART_IntClock__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define UART_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_IntClock__INDEX 0x02u
#define UART_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_IntClock__PM_ACT_MSK 0x04u
#define UART_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_IntClock__PM_STBY_MSK 0x04u
#define UART_RXInternalInterrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define UART_RXInternalInterrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define UART_RXInternalInterrupt__INTC_MASK 0x08u
#define UART_RXInternalInterrupt__INTC_NUMBER 3u
#define UART_RXInternalInterrupt__INTC_PRIOR_NUM 7u
#define UART_RXInternalInterrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define UART_RXInternalInterrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define UART_RXInternalInterrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define UART_TXInternalInterrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define UART_TXInternalInterrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define UART_TXInternalInterrupt__INTC_MASK 0x10u
#define UART_TXInternalInterrupt__INTC_NUMBER 4u
#define UART_TXInternalInterrupt__INTC_PRIOR_NUM 7u
#define UART_TXInternalInterrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_4
#define UART_TXInternalInterrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define UART_TXInternalInterrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* DIS_0 */
#define DIS_0__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define DIS_0__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define DIS_0__INTC_MASK 0x01u
#define DIS_0__INTC_NUMBER 0u
#define DIS_0__INTC_PRIOR_NUM 7u
#define DIS_0__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define DIS_0__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define DIS_0__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* DIS_1 */
#define DIS_1__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define DIS_1__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define DIS_1__INTC_MASK 0x02u
#define DIS_1__INTC_NUMBER 1u
#define DIS_1__INTC_PRIOR_NUM 7u
#define DIS_1__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define DIS_1__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define DIS_1__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* DIS_2 */
#define DIS_2__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define DIS_2__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define DIS_2__INTC_MASK 0x04u
#define DIS_2__INTC_NUMBER 2u
#define DIS_2__INTC_PRIOR_NUM 7u
#define DIS_2__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define DIS_2__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define DIS_2__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* clock */
#define clock__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define clock__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define clock__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define clock__CFG2_SRC_SEL_MASK 0x07u
#define clock__INDEX 0x01u
#define clock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define clock__PM_ACT_MSK 0x02u
#define clock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define clock__PM_STBY_MSK 0x02u

/* CERO_0 */
#define CERO_0__0__INTTYPE CYREG_PICU2_INTTYPE6
#define CERO_0__0__MASK 0x40u
#define CERO_0__0__PC CYREG_PRT2_PC6
#define CERO_0__0__PORT 2u
#define CERO_0__0__SHIFT 6u
#define CERO_0__AG CYREG_PRT2_AG
#define CERO_0__AMUX CYREG_PRT2_AMUX
#define CERO_0__BIE CYREG_PRT2_BIE
#define CERO_0__BIT_MASK CYREG_PRT2_BIT_MASK
#define CERO_0__BYP CYREG_PRT2_BYP
#define CERO_0__CTL CYREG_PRT2_CTL
#define CERO_0__DM0 CYREG_PRT2_DM0
#define CERO_0__DM1 CYREG_PRT2_DM1
#define CERO_0__DM2 CYREG_PRT2_DM2
#define CERO_0__DR CYREG_PRT2_DR
#define CERO_0__INP_DIS CYREG_PRT2_INP_DIS
#define CERO_0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define CERO_0__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define CERO_0__LCD_EN CYREG_PRT2_LCD_EN
#define CERO_0__MASK 0x40u
#define CERO_0__PORT 2u
#define CERO_0__PRT CYREG_PRT2_PRT
#define CERO_0__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define CERO_0__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define CERO_0__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define CERO_0__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define CERO_0__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define CERO_0__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define CERO_0__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define CERO_0__PS CYREG_PRT2_PS
#define CERO_0__SHIFT 6u
#define CERO_0__SLW CYREG_PRT2_SLW

/* CERO_1 */
#define CERO_1__0__INTTYPE CYREG_PICU1_INTTYPE5
#define CERO_1__0__MASK 0x20u
#define CERO_1__0__PC CYREG_PRT1_PC5
#define CERO_1__0__PORT 1u
#define CERO_1__0__SHIFT 5u
#define CERO_1__AG CYREG_PRT1_AG
#define CERO_1__AMUX CYREG_PRT1_AMUX
#define CERO_1__BIE CYREG_PRT1_BIE
#define CERO_1__BIT_MASK CYREG_PRT1_BIT_MASK
#define CERO_1__BYP CYREG_PRT1_BYP
#define CERO_1__CTL CYREG_PRT1_CTL
#define CERO_1__DM0 CYREG_PRT1_DM0
#define CERO_1__DM1 CYREG_PRT1_DM1
#define CERO_1__DM2 CYREG_PRT1_DM2
#define CERO_1__DR CYREG_PRT1_DR
#define CERO_1__INP_DIS CYREG_PRT1_INP_DIS
#define CERO_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define CERO_1__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define CERO_1__LCD_EN CYREG_PRT1_LCD_EN
#define CERO_1__MASK 0x20u
#define CERO_1__PORT 1u
#define CERO_1__PRT CYREG_PRT1_PRT
#define CERO_1__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define CERO_1__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define CERO_1__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define CERO_1__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define CERO_1__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define CERO_1__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define CERO_1__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define CERO_1__PS CYREG_PRT1_PS
#define CERO_1__SHIFT 5u
#define CERO_1__SLW CYREG_PRT1_SLW

/* CERO_2 */
#define CERO_2__0__INTTYPE CYREG_PICU15_INTTYPE4
#define CERO_2__0__MASK 0x10u
#define CERO_2__0__PC CYREG_IO_PC_PRT15_PC4
#define CERO_2__0__PORT 15u
#define CERO_2__0__SHIFT 4u
#define CERO_2__AG CYREG_PRT15_AG
#define CERO_2__AMUX CYREG_PRT15_AMUX
#define CERO_2__BIE CYREG_PRT15_BIE
#define CERO_2__BIT_MASK CYREG_PRT15_BIT_MASK
#define CERO_2__BYP CYREG_PRT15_BYP
#define CERO_2__CTL CYREG_PRT15_CTL
#define CERO_2__DM0 CYREG_PRT15_DM0
#define CERO_2__DM1 CYREG_PRT15_DM1
#define CERO_2__DM2 CYREG_PRT15_DM2
#define CERO_2__DR CYREG_PRT15_DR
#define CERO_2__INP_DIS CYREG_PRT15_INP_DIS
#define CERO_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define CERO_2__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define CERO_2__LCD_EN CYREG_PRT15_LCD_EN
#define CERO_2__MASK 0x10u
#define CERO_2__PORT 15u
#define CERO_2__PRT CYREG_PRT15_PRT
#define CERO_2__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define CERO_2__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define CERO_2__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define CERO_2__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define CERO_2__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define CERO_2__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define CERO_2__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define CERO_2__PS CYREG_PRT15_PS
#define CERO_2__SHIFT 4u
#define CERO_2__SLW CYREG_PRT15_SLW

/* SCLK_1 */
#define SCLK_1__0__INTTYPE CYREG_PICU12_INTTYPE0
#define SCLK_1__0__MASK 0x01u
#define SCLK_1__0__PC CYREG_PRT12_PC0
#define SCLK_1__0__PORT 12u
#define SCLK_1__0__SHIFT 0u
#define SCLK_1__AG CYREG_PRT12_AG
#define SCLK_1__BIE CYREG_PRT12_BIE
#define SCLK_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define SCLK_1__BYP CYREG_PRT12_BYP
#define SCLK_1__DM0 CYREG_PRT12_DM0
#define SCLK_1__DM1 CYREG_PRT12_DM1
#define SCLK_1__DM2 CYREG_PRT12_DM2
#define SCLK_1__DR CYREG_PRT12_DR
#define SCLK_1__INP_DIS CYREG_PRT12_INP_DIS
#define SCLK_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define SCLK_1__MASK 0x01u
#define SCLK_1__PORT 12u
#define SCLK_1__PRT CYREG_PRT12_PRT
#define SCLK_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define SCLK_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define SCLK_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define SCLK_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define SCLK_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define SCLK_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define SCLK_1__PS CYREG_PRT12_PS
#define SCLK_1__SHIFT 0u
#define SCLK_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define SCLK_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define SCLK_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define SCLK_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define SCLK_1__SLW CYREG_PRT12_SLW

/* SCRA_1 */
#define SCRA_1__0__INTTYPE CYREG_PICU0_INTTYPE1
#define SCRA_1__0__MASK 0x02u
#define SCRA_1__0__PC CYREG_PRT0_PC1
#define SCRA_1__0__PORT 0u
#define SCRA_1__0__SHIFT 1u
#define SCRA_1__AG CYREG_PRT0_AG
#define SCRA_1__AMUX CYREG_PRT0_AMUX
#define SCRA_1__BIE CYREG_PRT0_BIE
#define SCRA_1__BIT_MASK CYREG_PRT0_BIT_MASK
#define SCRA_1__BYP CYREG_PRT0_BYP
#define SCRA_1__CTL CYREG_PRT0_CTL
#define SCRA_1__DM0 CYREG_PRT0_DM0
#define SCRA_1__DM1 CYREG_PRT0_DM1
#define SCRA_1__DM2 CYREG_PRT0_DM2
#define SCRA_1__DR CYREG_PRT0_DR
#define SCRA_1__INP_DIS CYREG_PRT0_INP_DIS
#define SCRA_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define SCRA_1__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define SCRA_1__LCD_EN CYREG_PRT0_LCD_EN
#define SCRA_1__MASK 0x02u
#define SCRA_1__PORT 0u
#define SCRA_1__PRT CYREG_PRT0_PRT
#define SCRA_1__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define SCRA_1__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define SCRA_1__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define SCRA_1__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define SCRA_1__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define SCRA_1__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define SCRA_1__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define SCRA_1__PS CYREG_PRT0_PS
#define SCRA_1__SHIFT 1u
#define SCRA_1__SLW CYREG_PRT0_SLW

/* SCRA_2 */
#define SCRA_2__0__INTTYPE CYREG_PICU0_INTTYPE2
#define SCRA_2__0__MASK 0x04u
#define SCRA_2__0__PC CYREG_PRT0_PC2
#define SCRA_2__0__PORT 0u
#define SCRA_2__0__SHIFT 2u
#define SCRA_2__AG CYREG_PRT0_AG
#define SCRA_2__AMUX CYREG_PRT0_AMUX
#define SCRA_2__BIE CYREG_PRT0_BIE
#define SCRA_2__BIT_MASK CYREG_PRT0_BIT_MASK
#define SCRA_2__BYP CYREG_PRT0_BYP
#define SCRA_2__CTL CYREG_PRT0_CTL
#define SCRA_2__DM0 CYREG_PRT0_DM0
#define SCRA_2__DM1 CYREG_PRT0_DM1
#define SCRA_2__DM2 CYREG_PRT0_DM2
#define SCRA_2__DR CYREG_PRT0_DR
#define SCRA_2__INP_DIS CYREG_PRT0_INP_DIS
#define SCRA_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define SCRA_2__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define SCRA_2__LCD_EN CYREG_PRT0_LCD_EN
#define SCRA_2__MASK 0x04u
#define SCRA_2__PORT 0u
#define SCRA_2__PRT CYREG_PRT0_PRT
#define SCRA_2__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define SCRA_2__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define SCRA_2__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define SCRA_2__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define SCRA_2__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define SCRA_2__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define SCRA_2__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define SCRA_2__PS CYREG_PRT0_PS
#define SCRA_2__SHIFT 2u
#define SCRA_2__SLW CYREG_PRT0_SLW

/* SCRA_3 */
#define SCRA_3__0__INTTYPE CYREG_PICU0_INTTYPE3
#define SCRA_3__0__MASK 0x08u
#define SCRA_3__0__PC CYREG_PRT0_PC3
#define SCRA_3__0__PORT 0u
#define SCRA_3__0__SHIFT 3u
#define SCRA_3__AG CYREG_PRT0_AG
#define SCRA_3__AMUX CYREG_PRT0_AMUX
#define SCRA_3__BIE CYREG_PRT0_BIE
#define SCRA_3__BIT_MASK CYREG_PRT0_BIT_MASK
#define SCRA_3__BYP CYREG_PRT0_BYP
#define SCRA_3__CTL CYREG_PRT0_CTL
#define SCRA_3__DM0 CYREG_PRT0_DM0
#define SCRA_3__DM1 CYREG_PRT0_DM1
#define SCRA_3__DM2 CYREG_PRT0_DM2
#define SCRA_3__DR CYREG_PRT0_DR
#define SCRA_3__INP_DIS CYREG_PRT0_INP_DIS
#define SCRA_3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define SCRA_3__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define SCRA_3__LCD_EN CYREG_PRT0_LCD_EN
#define SCRA_3__MASK 0x08u
#define SCRA_3__PORT 0u
#define SCRA_3__PRT CYREG_PRT0_PRT
#define SCRA_3__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define SCRA_3__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define SCRA_3__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define SCRA_3__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define SCRA_3__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define SCRA_3__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define SCRA_3__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define SCRA_3__PS CYREG_PRT0_PS
#define SCRA_3__SHIFT 3u
#define SCRA_3__SLW CYREG_PRT0_SLW

/* SCRB_1 */
#define SCRB_1__0__INTTYPE CYREG_PICU0_INTTYPE4
#define SCRB_1__0__MASK 0x10u
#define SCRB_1__0__PC CYREG_PRT0_PC4
#define SCRB_1__0__PORT 0u
#define SCRB_1__0__SHIFT 4u
#define SCRB_1__AG CYREG_PRT0_AG
#define SCRB_1__AMUX CYREG_PRT0_AMUX
#define SCRB_1__BIE CYREG_PRT0_BIE
#define SCRB_1__BIT_MASK CYREG_PRT0_BIT_MASK
#define SCRB_1__BYP CYREG_PRT0_BYP
#define SCRB_1__CTL CYREG_PRT0_CTL
#define SCRB_1__DM0 CYREG_PRT0_DM0
#define SCRB_1__DM1 CYREG_PRT0_DM1
#define SCRB_1__DM2 CYREG_PRT0_DM2
#define SCRB_1__DR CYREG_PRT0_DR
#define SCRB_1__INP_DIS CYREG_PRT0_INP_DIS
#define SCRB_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define SCRB_1__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define SCRB_1__LCD_EN CYREG_PRT0_LCD_EN
#define SCRB_1__MASK 0x10u
#define SCRB_1__PORT 0u
#define SCRB_1__PRT CYREG_PRT0_PRT
#define SCRB_1__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define SCRB_1__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define SCRB_1__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define SCRB_1__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define SCRB_1__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define SCRB_1__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define SCRB_1__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define SCRB_1__PS CYREG_PRT0_PS
#define SCRB_1__SHIFT 4u
#define SCRB_1__SLW CYREG_PRT0_SLW

/* SCRB_2 */
#define SCRB_2__0__INTTYPE CYREG_PICU0_INTTYPE5
#define SCRB_2__0__MASK 0x20u
#define SCRB_2__0__PC CYREG_PRT0_PC5
#define SCRB_2__0__PORT 0u
#define SCRB_2__0__SHIFT 5u
#define SCRB_2__AG CYREG_PRT0_AG
#define SCRB_2__AMUX CYREG_PRT0_AMUX
#define SCRB_2__BIE CYREG_PRT0_BIE
#define SCRB_2__BIT_MASK CYREG_PRT0_BIT_MASK
#define SCRB_2__BYP CYREG_PRT0_BYP
#define SCRB_2__CTL CYREG_PRT0_CTL
#define SCRB_2__DM0 CYREG_PRT0_DM0
#define SCRB_2__DM1 CYREG_PRT0_DM1
#define SCRB_2__DM2 CYREG_PRT0_DM2
#define SCRB_2__DR CYREG_PRT0_DR
#define SCRB_2__INP_DIS CYREG_PRT0_INP_DIS
#define SCRB_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define SCRB_2__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define SCRB_2__LCD_EN CYREG_PRT0_LCD_EN
#define SCRB_2__MASK 0x20u
#define SCRB_2__PORT 0u
#define SCRB_2__PRT CYREG_PRT0_PRT
#define SCRB_2__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define SCRB_2__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define SCRB_2__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define SCRB_2__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define SCRB_2__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define SCRB_2__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define SCRB_2__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define SCRB_2__PS CYREG_PRT0_PS
#define SCRB_2__SHIFT 5u
#define SCRB_2__SLW CYREG_PRT0_SLW

/* SCRB_3 */
#define SCRB_3__0__INTTYPE CYREG_PICU0_INTTYPE6
#define SCRB_3__0__MASK 0x40u
#define SCRB_3__0__PC CYREG_PRT0_PC6
#define SCRB_3__0__PORT 0u
#define SCRB_3__0__SHIFT 6u
#define SCRB_3__AG CYREG_PRT0_AG
#define SCRB_3__AMUX CYREG_PRT0_AMUX
#define SCRB_3__BIE CYREG_PRT0_BIE
#define SCRB_3__BIT_MASK CYREG_PRT0_BIT_MASK
#define SCRB_3__BYP CYREG_PRT0_BYP
#define SCRB_3__CTL CYREG_PRT0_CTL
#define SCRB_3__DM0 CYREG_PRT0_DM0
#define SCRB_3__DM1 CYREG_PRT0_DM1
#define SCRB_3__DM2 CYREG_PRT0_DM2
#define SCRB_3__DR CYREG_PRT0_DR
#define SCRB_3__INP_DIS CYREG_PRT0_INP_DIS
#define SCRB_3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define SCRB_3__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define SCRB_3__LCD_EN CYREG_PRT0_LCD_EN
#define SCRB_3__MASK 0x40u
#define SCRB_3__PORT 0u
#define SCRB_3__PRT CYREG_PRT0_PRT
#define SCRB_3__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define SCRB_3__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define SCRB_3__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define SCRB_3__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define SCRB_3__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define SCRB_3__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define SCRB_3__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define SCRB_3__PS CYREG_PRT0_PS
#define SCRB_3__SHIFT 6u
#define SCRB_3__SLW CYREG_PRT0_SLW

/* Linea_1 */
#define Linea_1__0__INTTYPE CYREG_PICU2_INTTYPE0
#define Linea_1__0__MASK 0x01u
#define Linea_1__0__PC CYREG_PRT2_PC0
#define Linea_1__0__PORT 2u
#define Linea_1__0__SHIFT 0u
#define Linea_1__1__INTTYPE CYREG_PICU2_INTTYPE7
#define Linea_1__1__MASK 0x80u
#define Linea_1__1__PC CYREG_PRT2_PC7
#define Linea_1__1__PORT 2u
#define Linea_1__1__SHIFT 7u
#define Linea_1__AG CYREG_PRT2_AG
#define Linea_1__AMUX CYREG_PRT2_AMUX
#define Linea_1__BIE CYREG_PRT2_BIE
#define Linea_1__BIT_MASK CYREG_PRT2_BIT_MASK
#define Linea_1__BYP CYREG_PRT2_BYP
#define Linea_1__CTL CYREG_PRT2_CTL
#define Linea_1__DM0 CYREG_PRT2_DM0
#define Linea_1__DM1 CYREG_PRT2_DM1
#define Linea_1__DM2 CYREG_PRT2_DM2
#define Linea_1__DR CYREG_PRT2_DR
#define Linea_1__INP_DIS CYREG_PRT2_INP_DIS
#define Linea_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Linea_1__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Linea_1__LCD_EN CYREG_PRT2_LCD_EN
#define Linea_1__PORT 2u
#define Linea_1__PRT CYREG_PRT2_PRT
#define Linea_1__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Linea_1__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Linea_1__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Linea_1__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Linea_1__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Linea_1__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Linea_1__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Linea_1__PS CYREG_PRT2_PS
#define Linea_1__SLW CYREG_PRT2_SLW

/* Linea_2 */
#define Linea_2__0__INTTYPE CYREG_PICU2_INTTYPE2
#define Linea_2__0__MASK 0x04u
#define Linea_2__0__PC CYREG_PRT2_PC2
#define Linea_2__0__PORT 2u
#define Linea_2__0__SHIFT 2u
#define Linea_2__1__INTTYPE CYREG_PICU2_INTTYPE5
#define Linea_2__1__MASK 0x20u
#define Linea_2__1__PC CYREG_PRT2_PC5
#define Linea_2__1__PORT 2u
#define Linea_2__1__SHIFT 5u
#define Linea_2__AG CYREG_PRT2_AG
#define Linea_2__AMUX CYREG_PRT2_AMUX
#define Linea_2__BIE CYREG_PRT2_BIE
#define Linea_2__BIT_MASK CYREG_PRT2_BIT_MASK
#define Linea_2__BYP CYREG_PRT2_BYP
#define Linea_2__CTL CYREG_PRT2_CTL
#define Linea_2__DM0 CYREG_PRT2_DM0
#define Linea_2__DM1 CYREG_PRT2_DM1
#define Linea_2__DM2 CYREG_PRT2_DM2
#define Linea_2__DR CYREG_PRT2_DR
#define Linea_2__INP_DIS CYREG_PRT2_INP_DIS
#define Linea_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Linea_2__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Linea_2__LCD_EN CYREG_PRT2_LCD_EN
#define Linea_2__PORT 2u
#define Linea_2__PRT CYREG_PRT2_PRT
#define Linea_2__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Linea_2__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Linea_2__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Linea_2__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Linea_2__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Linea_2__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Linea_2__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Linea_2__PS CYREG_PRT2_PS
#define Linea_2__SLW CYREG_PRT2_SLW

/* Linea_3 */
#define Linea_3__0__AG CYREG_PRT15_AG
#define Linea_3__0__AMUX CYREG_PRT15_AMUX
#define Linea_3__0__BIE CYREG_PRT15_BIE
#define Linea_3__0__BIT_MASK CYREG_PRT15_BIT_MASK
#define Linea_3__0__BYP CYREG_PRT15_BYP
#define Linea_3__0__CTL CYREG_PRT15_CTL
#define Linea_3__0__DM0 CYREG_PRT15_DM0
#define Linea_3__0__DM1 CYREG_PRT15_DM1
#define Linea_3__0__DM2 CYREG_PRT15_DM2
#define Linea_3__0__DR CYREG_PRT15_DR
#define Linea_3__0__INP_DIS CYREG_PRT15_INP_DIS
#define Linea_3__0__INTTYPE CYREG_PICU15_INTTYPE5
#define Linea_3__0__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define Linea_3__0__LCD_EN CYREG_PRT15_LCD_EN
#define Linea_3__0__MASK 0x20u
#define Linea_3__0__PC CYREG_IO_PC_PRT15_PC5
#define Linea_3__0__PORT 15u
#define Linea_3__0__PRT CYREG_PRT15_PRT
#define Linea_3__0__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define Linea_3__0__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define Linea_3__0__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define Linea_3__0__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define Linea_3__0__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define Linea_3__0__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define Linea_3__0__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define Linea_3__0__PS CYREG_PRT15_PS
#define Linea_3__0__SHIFT 5u
#define Linea_3__0__SLW CYREG_PRT15_SLW
#define Linea_3__1__AG CYREG_PRT12_AG
#define Linea_3__1__BIE CYREG_PRT12_BIE
#define Linea_3__1__BIT_MASK CYREG_PRT12_BIT_MASK
#define Linea_3__1__BYP CYREG_PRT12_BYP
#define Linea_3__1__DM0 CYREG_PRT12_DM0
#define Linea_3__1__DM1 CYREG_PRT12_DM1
#define Linea_3__1__DM2 CYREG_PRT12_DM2
#define Linea_3__1__DR CYREG_PRT12_DR
#define Linea_3__1__INP_DIS CYREG_PRT12_INP_DIS
#define Linea_3__1__INTTYPE CYREG_PICU12_INTTYPE5
#define Linea_3__1__MASK 0x20u
#define Linea_3__1__PC CYREG_PRT12_PC5
#define Linea_3__1__PORT 12u
#define Linea_3__1__PRT CYREG_PRT12_PRT
#define Linea_3__1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Linea_3__1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Linea_3__1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Linea_3__1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Linea_3__1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Linea_3__1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Linea_3__1__PS CYREG_PRT12_PS
#define Linea_3__1__SHIFT 5u
#define Linea_3__1__SIO_CFG CYREG_PRT12_SIO_CFG
#define Linea_3__1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Linea_3__1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Linea_3__1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Linea_3__1__SLW CYREG_PRT12_SLW

/* Timer_0 */
#define Timer_0_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define Timer_0_TimerUDB_rstSts_stsreg__0__POS 0
#define Timer_0_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define Timer_0_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B0_UDB13_14_ST
#define Timer_0_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define Timer_0_TimerUDB_rstSts_stsreg__2__POS 2
#define Timer_0_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define Timer_0_TimerUDB_rstSts_stsreg__3__POS 3
#define Timer_0_TimerUDB_rstSts_stsreg__MASK 0x0Du
#define Timer_0_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B0_UDB13_MSK
#define Timer_0_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define Timer_0_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B0_UDB13_ST
#define Timer_0_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define Timer_0_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB10_11_CTL
#define Timer_0_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB10_11_CTL
#define Timer_0_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB10_11_CTL
#define Timer_0_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB10_11_CTL
#define Timer_0_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB10_11_MSK
#define Timer_0_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB10_11_MSK
#define Timer_0_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB10_11_MSK
#define Timer_0_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB10_11_MSK
#define Timer_0_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__4__MASK 0x10u
#define Timer_0_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__4__POS 4
#define Timer_0_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define Timer_0_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define Timer_0_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define Timer_0_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B0_UDB10_CTL
#define Timer_0_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB10_ST_CTL
#define Timer_0_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B0_UDB10_CTL
#define Timer_0_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B0_UDB10_ST_CTL
#define Timer_0_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x90u
#define Timer_0_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define Timer_0_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define Timer_0_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B0_UDB10_MSK
#define Timer_0_TimerUDB_sT8_timerdp_u0__16BIT_A0_REG CYREG_B0_UDB14_15_A0
#define Timer_0_TimerUDB_sT8_timerdp_u0__16BIT_A1_REG CYREG_B0_UDB14_15_A1
#define Timer_0_TimerUDB_sT8_timerdp_u0__16BIT_D0_REG CYREG_B0_UDB14_15_D0
#define Timer_0_TimerUDB_sT8_timerdp_u0__16BIT_D1_REG CYREG_B0_UDB14_15_D1
#define Timer_0_TimerUDB_sT8_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define Timer_0_TimerUDB_sT8_timerdp_u0__16BIT_F0_REG CYREG_B0_UDB14_15_F0
#define Timer_0_TimerUDB_sT8_timerdp_u0__16BIT_F1_REG CYREG_B0_UDB14_15_F1
#define Timer_0_TimerUDB_sT8_timerdp_u0__A0_A1_REG CYREG_B0_UDB14_A0_A1
#define Timer_0_TimerUDB_sT8_timerdp_u0__A0_REG CYREG_B0_UDB14_A0
#define Timer_0_TimerUDB_sT8_timerdp_u0__A1_REG CYREG_B0_UDB14_A1
#define Timer_0_TimerUDB_sT8_timerdp_u0__D0_D1_REG CYREG_B0_UDB14_D0_D1
#define Timer_0_TimerUDB_sT8_timerdp_u0__D0_REG CYREG_B0_UDB14_D0
#define Timer_0_TimerUDB_sT8_timerdp_u0__D1_REG CYREG_B0_UDB14_D1
#define Timer_0_TimerUDB_sT8_timerdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define Timer_0_TimerUDB_sT8_timerdp_u0__F0_F1_REG CYREG_B0_UDB14_F0_F1
#define Timer_0_TimerUDB_sT8_timerdp_u0__F0_REG CYREG_B0_UDB14_F0
#define Timer_0_TimerUDB_sT8_timerdp_u0__F1_REG CYREG_B0_UDB14_F1

/* Timer_1 */
#define Timer_1_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define Timer_1_TimerUDB_rstSts_stsreg__0__POS 0
#define Timer_1_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define Timer_1_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B0_UDB00_01_ST
#define Timer_1_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define Timer_1_TimerUDB_rstSts_stsreg__2__POS 2
#define Timer_1_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define Timer_1_TimerUDB_rstSts_stsreg__3__POS 3
#define Timer_1_TimerUDB_rstSts_stsreg__MASK 0x0Du
#define Timer_1_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B0_UDB00_MSK
#define Timer_1_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define Timer_1_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define Timer_1_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define Timer_1_TimerUDB_rstSts_stsreg__STATUS_CNT_REG CYREG_B0_UDB00_ST_CTL
#define Timer_1_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB00_ST_CTL
#define Timer_1_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B0_UDB00_ST
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB00_01_CTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB00_01_CTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB00_01_CTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB00_01_CTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB00_01_MSK
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB00_01_MSK
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB00_01_MSK
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB00_01_MSK
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__4__MASK 0x10u
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__4__POS 4
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B0_UDB00_CTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB00_ST_CTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B0_UDB00_CTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B0_UDB00_ST_CTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x90u
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B0_UDB00_MSK
#define Timer_1_TimerUDB_sT8_timerdp_u0__16BIT_A0_REG CYREG_B0_UDB00_01_A0
#define Timer_1_TimerUDB_sT8_timerdp_u0__16BIT_A1_REG CYREG_B0_UDB00_01_A1
#define Timer_1_TimerUDB_sT8_timerdp_u0__16BIT_D0_REG CYREG_B0_UDB00_01_D0
#define Timer_1_TimerUDB_sT8_timerdp_u0__16BIT_D1_REG CYREG_B0_UDB00_01_D1
#define Timer_1_TimerUDB_sT8_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define Timer_1_TimerUDB_sT8_timerdp_u0__16BIT_F0_REG CYREG_B0_UDB00_01_F0
#define Timer_1_TimerUDB_sT8_timerdp_u0__16BIT_F1_REG CYREG_B0_UDB00_01_F1
#define Timer_1_TimerUDB_sT8_timerdp_u0__A0_A1_REG CYREG_B0_UDB00_A0_A1
#define Timer_1_TimerUDB_sT8_timerdp_u0__A0_REG CYREG_B0_UDB00_A0
#define Timer_1_TimerUDB_sT8_timerdp_u0__A1_REG CYREG_B0_UDB00_A1
#define Timer_1_TimerUDB_sT8_timerdp_u0__D0_D1_REG CYREG_B0_UDB00_D0_D1
#define Timer_1_TimerUDB_sT8_timerdp_u0__D0_REG CYREG_B0_UDB00_D0
#define Timer_1_TimerUDB_sT8_timerdp_u0__D1_REG CYREG_B0_UDB00_D1
#define Timer_1_TimerUDB_sT8_timerdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define Timer_1_TimerUDB_sT8_timerdp_u0__F0_F1_REG CYREG_B0_UDB00_F0_F1
#define Timer_1_TimerUDB_sT8_timerdp_u0__F0_REG CYREG_B0_UDB00_F0
#define Timer_1_TimerUDB_sT8_timerdp_u0__F1_REG CYREG_B0_UDB00_F1
#define Timer_1_TimerUDB_sT8_timerdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define Timer_1_TimerUDB_sT8_timerdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL

/* Timer_2 */
#define Timer_2_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define Timer_2_TimerUDB_rstSts_stsreg__0__POS 0
#define Timer_2_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define Timer_2_TimerUDB_rstSts_stsreg__2__POS 2
#define Timer_2_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define Timer_2_TimerUDB_rstSts_stsreg__3__POS 3
#define Timer_2_TimerUDB_rstSts_stsreg__MASK 0x0Du
#define Timer_2_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B0_UDB15_MSK
#define Timer_2_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define Timer_2_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B0_UDB15_ST
#define Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB12_13_CTL
#define Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB12_13_CTL
#define Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB12_13_CTL
#define Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB12_13_CTL
#define Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB12_13_MSK
#define Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB12_13_MSK
#define Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB12_13_MSK
#define Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB12_13_MSK
#define Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__4__MASK 0x10u
#define Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__4__POS 4
#define Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B0_UDB12_CTL
#define Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB12_ST_CTL
#define Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B0_UDB12_CTL
#define Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B0_UDB12_ST_CTL
#define Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x90u
#define Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B0_UDB12_MSK
#define Timer_2_TimerUDB_sT8_timerdp_u0__A0_A1_REG CYREG_B0_UDB15_A0_A1
#define Timer_2_TimerUDB_sT8_timerdp_u0__A0_REG CYREG_B0_UDB15_A0
#define Timer_2_TimerUDB_sT8_timerdp_u0__A1_REG CYREG_B0_UDB15_A1
#define Timer_2_TimerUDB_sT8_timerdp_u0__D0_D1_REG CYREG_B0_UDB15_D0_D1
#define Timer_2_TimerUDB_sT8_timerdp_u0__D0_REG CYREG_B0_UDB15_D0
#define Timer_2_TimerUDB_sT8_timerdp_u0__D1_REG CYREG_B0_UDB15_D1
#define Timer_2_TimerUDB_sT8_timerdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define Timer_2_TimerUDB_sT8_timerdp_u0__F0_F1_REG CYREG_B0_UDB15_F0_F1
#define Timer_2_TimerUDB_sT8_timerdp_u0__F0_REG CYREG_B0_UDB15_F0
#define Timer_2_TimerUDB_sT8_timerdp_u0__F1_REG CYREG_B0_UDB15_F1

/* sensado */
#define sensado__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define sensado__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define sensado__INTC_MASK 0x40u
#define sensado__INTC_NUMBER 6u
#define sensado__INTC_PRIOR_NUM 7u
#define sensado__INTC_PRIOR_REG CYREG_NVIC_PRI_6
#define sensado__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define sensado__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* SAMPLING */
#define SAMPLING_TimerHW__CAP0 CYREG_TMR0_CAP0
#define SAMPLING_TimerHW__CAP1 CYREG_TMR0_CAP1
#define SAMPLING_TimerHW__CFG0 CYREG_TMR0_CFG0
#define SAMPLING_TimerHW__CFG1 CYREG_TMR0_CFG1
#define SAMPLING_TimerHW__CFG2 CYREG_TMR0_CFG2
#define SAMPLING_TimerHW__CNT_CMP0 CYREG_TMR0_CNT_CMP0
#define SAMPLING_TimerHW__CNT_CMP1 CYREG_TMR0_CNT_CMP1
#define SAMPLING_TimerHW__PER0 CYREG_TMR0_PER0
#define SAMPLING_TimerHW__PER1 CYREG_TMR0_PER1
#define SAMPLING_TimerHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define SAMPLING_TimerHW__PM_ACT_MSK 0x01u
#define SAMPLING_TimerHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define SAMPLING_TimerHW__PM_STBY_MSK 0x01u
#define SAMPLING_TimerHW__RT0 CYREG_TMR0_RT0
#define SAMPLING_TimerHW__RT1 CYREG_TMR0_RT1
#define SAMPLING_TimerHW__SR0 CYREG_TMR0_SR0

/* Chipselect */
#define Chipselect__0__INTTYPE CYREG_PICU15_INTTYPE2
#define Chipselect__0__MASK 0x04u
#define Chipselect__0__PC CYREG_IO_PC_PRT15_PC2
#define Chipselect__0__PORT 15u
#define Chipselect__0__SHIFT 2u
#define Chipselect__AG CYREG_PRT15_AG
#define Chipselect__AMUX CYREG_PRT15_AMUX
#define Chipselect__BIE CYREG_PRT15_BIE
#define Chipselect__BIT_MASK CYREG_PRT15_BIT_MASK
#define Chipselect__BYP CYREG_PRT15_BYP
#define Chipselect__CTL CYREG_PRT15_CTL
#define Chipselect__DM0 CYREG_PRT15_DM0
#define Chipselect__DM1 CYREG_PRT15_DM1
#define Chipselect__DM2 CYREG_PRT15_DM2
#define Chipselect__DR CYREG_PRT15_DR
#define Chipselect__INP_DIS CYREG_PRT15_INP_DIS
#define Chipselect__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define Chipselect__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define Chipselect__LCD_EN CYREG_PRT15_LCD_EN
#define Chipselect__MASK 0x04u
#define Chipselect__PORT 15u
#define Chipselect__PRT CYREG_PRT15_PRT
#define Chipselect__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define Chipselect__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define Chipselect__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define Chipselect__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define Chipselect__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define Chipselect__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define Chipselect__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define Chipselect__PS CYREG_PRT15_PS
#define Chipselect__SHIFT 2u
#define Chipselect__SLW CYREG_PRT15_SLW

/* OFF_LINEA_1 */
#define OFF_LINEA_1__0__INTTYPE CYREG_PICU2_INTTYPE3
#define OFF_LINEA_1__0__MASK 0x08u
#define OFF_LINEA_1__0__PC CYREG_PRT2_PC3
#define OFF_LINEA_1__0__PORT 2u
#define OFF_LINEA_1__0__SHIFT 3u
#define OFF_LINEA_1__AG CYREG_PRT2_AG
#define OFF_LINEA_1__AMUX CYREG_PRT2_AMUX
#define OFF_LINEA_1__BIE CYREG_PRT2_BIE
#define OFF_LINEA_1__BIT_MASK CYREG_PRT2_BIT_MASK
#define OFF_LINEA_1__BYP CYREG_PRT2_BYP
#define OFF_LINEA_1__CTL CYREG_PRT2_CTL
#define OFF_LINEA_1__DM0 CYREG_PRT2_DM0
#define OFF_LINEA_1__DM1 CYREG_PRT2_DM1
#define OFF_LINEA_1__DM2 CYREG_PRT2_DM2
#define OFF_LINEA_1__DR CYREG_PRT2_DR
#define OFF_LINEA_1__INP_DIS CYREG_PRT2_INP_DIS
#define OFF_LINEA_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define OFF_LINEA_1__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define OFF_LINEA_1__LCD_EN CYREG_PRT2_LCD_EN
#define OFF_LINEA_1__MASK 0x08u
#define OFF_LINEA_1__PORT 2u
#define OFF_LINEA_1__PRT CYREG_PRT2_PRT
#define OFF_LINEA_1__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define OFF_LINEA_1__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define OFF_LINEA_1__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define OFF_LINEA_1__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define OFF_LINEA_1__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define OFF_LINEA_1__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define OFF_LINEA_1__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define OFF_LINEA_1__PS CYREG_PRT2_PS
#define OFF_LINEA_1__SHIFT 3u
#define OFF_LINEA_1__SLW CYREG_PRT2_SLW

/* OFF_LINEA_2 */
#define OFF_LINEA_2__0__INTTYPE CYREG_PICU2_INTTYPE4
#define OFF_LINEA_2__0__MASK 0x10u
#define OFF_LINEA_2__0__PC CYREG_PRT2_PC4
#define OFF_LINEA_2__0__PORT 2u
#define OFF_LINEA_2__0__SHIFT 4u
#define OFF_LINEA_2__AG CYREG_PRT2_AG
#define OFF_LINEA_2__AMUX CYREG_PRT2_AMUX
#define OFF_LINEA_2__BIE CYREG_PRT2_BIE
#define OFF_LINEA_2__BIT_MASK CYREG_PRT2_BIT_MASK
#define OFF_LINEA_2__BYP CYREG_PRT2_BYP
#define OFF_LINEA_2__CTL CYREG_PRT2_CTL
#define OFF_LINEA_2__DM0 CYREG_PRT2_DM0
#define OFF_LINEA_2__DM1 CYREG_PRT2_DM1
#define OFF_LINEA_2__DM2 CYREG_PRT2_DM2
#define OFF_LINEA_2__DR CYREG_PRT2_DR
#define OFF_LINEA_2__INP_DIS CYREG_PRT2_INP_DIS
#define OFF_LINEA_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define OFF_LINEA_2__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define OFF_LINEA_2__LCD_EN CYREG_PRT2_LCD_EN
#define OFF_LINEA_2__MASK 0x10u
#define OFF_LINEA_2__PORT 2u
#define OFF_LINEA_2__PRT CYREG_PRT2_PRT
#define OFF_LINEA_2__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define OFF_LINEA_2__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define OFF_LINEA_2__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define OFF_LINEA_2__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define OFF_LINEA_2__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define OFF_LINEA_2__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define OFF_LINEA_2__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define OFF_LINEA_2__PS CYREG_PRT2_PS
#define OFF_LINEA_2__SHIFT 4u
#define OFF_LINEA_2__SLW CYREG_PRT2_SLW

/* OFF_LINEA_3 */
#define OFF_LINEA_3__0__INTTYPE CYREG_PICU12_INTTYPE4
#define OFF_LINEA_3__0__MASK 0x10u
#define OFF_LINEA_3__0__PC CYREG_PRT12_PC4
#define OFF_LINEA_3__0__PORT 12u
#define OFF_LINEA_3__0__SHIFT 4u
#define OFF_LINEA_3__AG CYREG_PRT12_AG
#define OFF_LINEA_3__BIE CYREG_PRT12_BIE
#define OFF_LINEA_3__BIT_MASK CYREG_PRT12_BIT_MASK
#define OFF_LINEA_3__BYP CYREG_PRT12_BYP
#define OFF_LINEA_3__DM0 CYREG_PRT12_DM0
#define OFF_LINEA_3__DM1 CYREG_PRT12_DM1
#define OFF_LINEA_3__DM2 CYREG_PRT12_DM2
#define OFF_LINEA_3__DR CYREG_PRT12_DR
#define OFF_LINEA_3__INP_DIS CYREG_PRT12_INP_DIS
#define OFF_LINEA_3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define OFF_LINEA_3__MASK 0x10u
#define OFF_LINEA_3__PORT 12u
#define OFF_LINEA_3__PRT CYREG_PRT12_PRT
#define OFF_LINEA_3__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define OFF_LINEA_3__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define OFF_LINEA_3__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define OFF_LINEA_3__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define OFF_LINEA_3__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define OFF_LINEA_3__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define OFF_LINEA_3__PS CYREG_PRT12_PS
#define OFF_LINEA_3__SHIFT 4u
#define OFF_LINEA_3__SIO_CFG CYREG_PRT12_SIO_CFG
#define OFF_LINEA_3__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define OFF_LINEA_3__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define OFF_LINEA_3__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define OFF_LINEA_3__SLW CYREG_PRT12_SLW

/* timer_clock */
#define timer_clock__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define timer_clock__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define timer_clock__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define timer_clock__CFG2_SRC_SEL_MASK 0x07u
#define timer_clock__INDEX 0x03u
#define timer_clock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define timer_clock__PM_ACT_MSK 0x08u
#define timer_clock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define timer_clock__PM_STBY_MSK 0x08u
#define timer_clock_1__CFG0 CYREG_CLKDIST_DCFG4_CFG0
#define timer_clock_1__CFG1 CYREG_CLKDIST_DCFG4_CFG1
#define timer_clock_1__CFG2 CYREG_CLKDIST_DCFG4_CFG2
#define timer_clock_1__CFG2_SRC_SEL_MASK 0x07u
#define timer_clock_1__INDEX 0x04u
#define timer_clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define timer_clock_1__PM_ACT_MSK 0x10u
#define timer_clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define timer_clock_1__PM_STBY_MSK 0x10u

/* DISPARADORES */
#define DISPARADORES_Sync_ctrl_reg__0__MASK 0x01u
#define DISPARADORES_Sync_ctrl_reg__0__POS 0
#define DISPARADORES_Sync_ctrl_reg__1__MASK 0x02u
#define DISPARADORES_Sync_ctrl_reg__1__POS 1
#define DISPARADORES_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define DISPARADORES_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB11_12_CTL
#define DISPARADORES_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB11_12_CTL
#define DISPARADORES_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB11_12_CTL
#define DISPARADORES_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB11_12_CTL
#define DISPARADORES_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB11_12_MSK
#define DISPARADORES_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB11_12_MSK
#define DISPARADORES_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB11_12_MSK
#define DISPARADORES_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB11_12_MSK
#define DISPARADORES_Sync_ctrl_reg__2__MASK 0x04u
#define DISPARADORES_Sync_ctrl_reg__2__POS 2
#define DISPARADORES_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define DISPARADORES_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB11_CTL
#define DISPARADORES_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB11_ST_CTL
#define DISPARADORES_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB11_CTL
#define DISPARADORES_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB11_ST_CTL
#define DISPARADORES_Sync_ctrl_reg__MASK 0x07u
#define DISPARADORES_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define DISPARADORES_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define DISPARADORES_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB11_MSK

/* isr_setpoint */
#define isr_setpoint__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_setpoint__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_setpoint__INTC_MASK 0x20u
#define isr_setpoint__INTC_NUMBER 5u
#define isr_setpoint__INTC_PRIOR_NUM 7u
#define isr_setpoint__INTC_PRIOR_REG CYREG_NVIC_PRI_5
#define isr_setpoint__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_setpoint__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "Proyecto_resistencias_calefactoras_estrella_abierta"
#define CY_VERSION "PSoC Creator  4.4"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 26u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 26u
#define CYDEV_CHIP_MEMBER_4AA 25u
#define CYDEV_CHIP_MEMBER_4AB 30u
#define CYDEV_CHIP_MEMBER_4AC 14u
#define CYDEV_CHIP_MEMBER_4AD 15u
#define CYDEV_CHIP_MEMBER_4AE 16u
#define CYDEV_CHIP_MEMBER_4D 20u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 27u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 24u
#define CYDEV_CHIP_MEMBER_4I 32u
#define CYDEV_CHIP_MEMBER_4J 21u
#define CYDEV_CHIP_MEMBER_4K 22u
#define CYDEV_CHIP_MEMBER_4L 31u
#define CYDEV_CHIP_MEMBER_4M 29u
#define CYDEV_CHIP_MEMBER_4N 11u
#define CYDEV_CHIP_MEMBER_4O 8u
#define CYDEV_CHIP_MEMBER_4P 28u
#define CYDEV_CHIP_MEMBER_4Q 17u
#define CYDEV_CHIP_MEMBER_4R 9u
#define CYDEV_CHIP_MEMBER_4S 12u
#define CYDEV_CHIP_MEMBER_4T 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 23u
#define CYDEV_CHIP_MEMBER_4W 13u
#define CYDEV_CHIP_MEMBER_4X 7u
#define CYDEV_CHIP_MEMBER_4Y 18u
#define CYDEV_CHIP_MEMBER_4Z 19u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 33u
#define CYDEV_CHIP_MEMBER_FM3 37u
#define CYDEV_CHIP_MEMBER_FM4 38u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 34u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 35u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 36u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4AA_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AB_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AC_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AD_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AE_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4W_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4X_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Y_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Z_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x0000003Fu
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
