

================================================================
== Vivado HLS Report for 'rshiftWordByOctet'
================================================================
* Date:           Mon Mar  1 13:04:14 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        rocev2_prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu7eg-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|     3.633|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|      48|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     171|    -|
|Register         |        -|      -|    1162|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|    1162|     219|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      624|   1728|  460800|  230400|   96|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |ap_condition_111                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_182                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_195                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_206                  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op42_write_state2    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op7_read_state1      |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op42          |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op7           |    and   |      0|  0|   2|           1|           1|
    |tmp_last_V_fu_192_p2              |   icmp   |      0|  0|  24|          48|           1|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  48|          60|          14|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------+----+-----------+-----+-----------+
    |                      Name                     | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------------+----+-----------+-----+-----------+
    |ap_done                                        |   9|          2|    1|          2|
    |ap_phi_mux_rs_firstWord_5_new_0_phi_fu_132_p4  |  15|          3|    1|          3|
    |ap_phi_mux_sendWord_last_V_0_i_phi_fu_121_p4   |  15|          3|    1|          3|
    |rx_exh2rethShiftFifo_4_blk_n                   |   9|          2|    1|          2|
    |rx_exh2rethShiftFifo_6_blk_n                   |   9|          2|    1|          2|
    |rx_exh2rethShiftFifo_7_blk_n                   |   9|          2|    1|          2|
    |rx_exh2rethShiftFifo_8_blk_n                   |   9|          2|    1|          2|
    |rx_rethSift2mergerFi_4_blk_n                   |   9|          2|    1|          2|
    |rx_rethSift2mergerFi_4_din                     |  15|          3|    1|          3|
    |rx_rethSift2mergerFi_6_blk_n                   |   9|          2|    1|          2|
    |rx_rethSift2mergerFi_6_din                     |  15|          3|   64|        192|
    |rx_rethSift2mergerFi_7_blk_n                   |   9|          2|    1|          2|
    |rx_rethSift2mergerFi_7_din                     |  15|          3|    1|          3|
    |rx_rethSift2mergerFi_8_blk_n                   |   9|          2|    1|          2|
    |rx_rethSift2mergerFi_8_din                     |  15|          3|  512|       1536|
    +-----------------------------------------------+----+-----------+-----+-----------+
    |Total                                          | 171|         36|  589|       1758|
    +-----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+-----+----+-----+-----------+
    |             Name            |  FF | LUT| Bits| Const Bits|
    +-----------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                    |    1|   0|    1|          0|
    |ap_done_reg                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |    1|   0|    1|          0|
    |fsmState_1                   |    1|   0|    1|          0|
    |fsmState_1_load_reg_279      |    1|   0|    1|          0|
    |prevWord_data_V_19           |  512|   0|  512|          0|
    |prevWord_keep_V_16           |   64|   0|   64|          0|
    |rs_firstWord_1               |    1|   0|    1|          0|
    |rs_firstWord_1_load_reg_308  |    1|   0|    1|          0|
    |tmp_data_V_25_reg_287        |  512|   0|  512|          0|
    |tmp_dest_V_reg_303           |    1|   0|    1|          0|
    |tmp_keep_V_25_reg_293        |   64|   0|   64|          0|
    |tmp_last_V_reg_312           |    1|   0|    1|          0|
    |tmp_reg_283                  |    1|   0|    1|          0|
    +-----------------------------+-----+----+-----+-----------+
    |Total                        | 1162|   0| 1162|          0|
    +-----------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+--------------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                          |  in |    1| ap_ctrl_hs |    rshiftWordByOctet   | return value |
|ap_rst                          |  in |    1| ap_ctrl_hs |    rshiftWordByOctet   | return value |
|ap_start                        |  in |    1| ap_ctrl_hs |    rshiftWordByOctet   | return value |
|ap_done                         | out |    1| ap_ctrl_hs |    rshiftWordByOctet   | return value |
|ap_continue                     |  in |    1| ap_ctrl_hs |    rshiftWordByOctet   | return value |
|ap_idle                         | out |    1| ap_ctrl_hs |    rshiftWordByOctet   | return value |
|ap_ready                        | out |    1| ap_ctrl_hs |    rshiftWordByOctet   | return value |
|rx_exh2rethShiftFifo_8_dout     |  in |  512|   ap_fifo  | rx_exh2rethShiftFifo_8 |    pointer   |
|rx_exh2rethShiftFifo_8_empty_n  |  in |    1|   ap_fifo  | rx_exh2rethShiftFifo_8 |    pointer   |
|rx_exh2rethShiftFifo_8_read     | out |    1|   ap_fifo  | rx_exh2rethShiftFifo_8 |    pointer   |
|rx_exh2rethShiftFifo_6_dout     |  in |   64|   ap_fifo  | rx_exh2rethShiftFifo_6 |    pointer   |
|rx_exh2rethShiftFifo_6_empty_n  |  in |    1|   ap_fifo  | rx_exh2rethShiftFifo_6 |    pointer   |
|rx_exh2rethShiftFifo_6_read     | out |    1|   ap_fifo  | rx_exh2rethShiftFifo_6 |    pointer   |
|rx_exh2rethShiftFifo_7_dout     |  in |    1|   ap_fifo  | rx_exh2rethShiftFifo_7 |    pointer   |
|rx_exh2rethShiftFifo_7_empty_n  |  in |    1|   ap_fifo  | rx_exh2rethShiftFifo_7 |    pointer   |
|rx_exh2rethShiftFifo_7_read     | out |    1|   ap_fifo  | rx_exh2rethShiftFifo_7 |    pointer   |
|rx_exh2rethShiftFifo_4_dout     |  in |    1|   ap_fifo  | rx_exh2rethShiftFifo_4 |    pointer   |
|rx_exh2rethShiftFifo_4_empty_n  |  in |    1|   ap_fifo  | rx_exh2rethShiftFifo_4 |    pointer   |
|rx_exh2rethShiftFifo_4_read     | out |    1|   ap_fifo  | rx_exh2rethShiftFifo_4 |    pointer   |
|rx_rethSift2mergerFi_8_din      | out |  512|   ap_fifo  | rx_rethSift2mergerFi_8 |    pointer   |
|rx_rethSift2mergerFi_8_full_n   |  in |    1|   ap_fifo  | rx_rethSift2mergerFi_8 |    pointer   |
|rx_rethSift2mergerFi_8_write    | out |    1|   ap_fifo  | rx_rethSift2mergerFi_8 |    pointer   |
|rx_rethSift2mergerFi_6_din      | out |   64|   ap_fifo  | rx_rethSift2mergerFi_6 |    pointer   |
|rx_rethSift2mergerFi_6_full_n   |  in |    1|   ap_fifo  | rx_rethSift2mergerFi_6 |    pointer   |
|rx_rethSift2mergerFi_6_write    | out |    1|   ap_fifo  | rx_rethSift2mergerFi_6 |    pointer   |
|rx_rethSift2mergerFi_7_din      | out |    1|   ap_fifo  | rx_rethSift2mergerFi_7 |    pointer   |
|rx_rethSift2mergerFi_7_full_n   |  in |    1|   ap_fifo  | rx_rethSift2mergerFi_7 |    pointer   |
|rx_rethSift2mergerFi_7_write    | out |    1|   ap_fifo  | rx_rethSift2mergerFi_7 |    pointer   |
|rx_rethSift2mergerFi_4_din      | out |    1|   ap_fifo  | rx_rethSift2mergerFi_4 |    pointer   |
|rx_rethSift2mergerFi_4_full_n   |  in |    1|   ap_fifo  | rx_rethSift2mergerFi_4 |    pointer   |
|rx_rethSift2mergerFi_4_write    | out |    1|   ap_fifo  | rx_rethSift2mergerFi_4 |    pointer   |
+--------------------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%fsmState_1_load = load i1* @fsmState_1, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:490]   --->   Operation 3 'load' 'fsmState_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "br i1 %fsmState_1_load, label %5, label %0" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:490]   --->   Operation 4 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_NbReadReq.ap_fifo.i512P.i64P.i1P.i1P(i512* @rx_exh2rethShiftFifo_8, i64* @rx_exh2rethShiftFifo_6, i1* @rx_exh2rethShiftFifo_7, i1* @rx_exh2rethShiftFifo_4, i32 1) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:493]   --->   Operation 5 'nbreadreq' 'tmp' <Predicate = (!fsmState_1_load)> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "br i1 %tmp, label %1, label %._crit_edge3.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:493]   --->   Operation 6 'br' <Predicate = (!fsmState_1_load)> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.83ns)   --->   "%empty = call { i512, i64, i1, i1 } @_ssdm_op_Read.ap_fifo.volatile.i512P.i64P.i1P.i1P(i512* @rx_exh2rethShiftFifo_8, i64* @rx_exh2rethShiftFifo_6, i1* @rx_exh2rethShiftFifo_7, i1* @rx_exh2rethShiftFifo_4) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:496]   --->   Operation 7 'read' 'empty' <Predicate = (!fsmState_1_load & tmp)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_data_V_25 = extractvalue { i512, i64, i1, i1 } %empty, 0" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:496]   --->   Operation 8 'extractvalue' 'tmp_data_V_25' <Predicate = (!fsmState_1_load & tmp)> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_keep_V_25 = extractvalue { i512, i64, i1, i1 } %empty, 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:496]   --->   Operation 9 'extractvalue' 'tmp_keep_V_25' <Predicate = (!fsmState_1_load & tmp)> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_last_V_21 = extractvalue { i512, i64, i1, i1 } %empty, 2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:496]   --->   Operation 10 'extractvalue' 'tmp_last_V_21' <Predicate = (!fsmState_1_load & tmp)> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_dest_V = extractvalue { i512, i64, i1, i1 } %empty, 3" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:496]   --->   Operation 11 'extractvalue' 'tmp_dest_V' <Predicate = (!fsmState_1_load & tmp)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%rs_firstWord_1_load = load i1* @rs_firstWord_1, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:497]   --->   Operation 12 'load' 'rs_firstWord_1_load' <Predicate = (!fsmState_1_load & tmp)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.65ns)   --->   "br i1 %rs_firstWord_1_load, label %._crit_edge4.i, label %2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:497]   --->   Operation 13 'br' <Predicate = (!fsmState_1_load & tmp)> <Delay = 0.65>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_Result_31_i = call i48 @_ssdm_op_PartSelect.i48.i64.i32.i32(i64 %tmp_keep_V_25, i32 16, i32 63) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:515]   --->   Operation 14 'partselect' 'p_Result_31_i' <Predicate = (!fsmState_1_load & tmp & !rs_firstWord_1_load)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.13ns)   --->   "%tmp_last_V = icmp eq i48 %p_Result_31_i, 0" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:515]   --->   Operation 15 'icmp' 'tmp_last_V' <Predicate = (!fsmState_1_load & tmp & !rs_firstWord_1_load)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.65ns)   --->   "br label %._crit_edge4.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:520]   --->   Operation 16 'br' <Predicate = (!fsmState_1_load & tmp & !rs_firstWord_1_load)> <Delay = 0.65>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sendWord_last_V_0_i = phi i1 [ false, %1 ], [ %tmp_last_V, %2 ]"   --->   Operation 17 'phi' 'sendWord_last_V_0_i' <Predicate = (!fsmState_1_load & tmp)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.65ns)   --->   "br i1 %tmp_last_V_21, label %3, label %mergeST.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:524]   --->   Operation 18 'br' <Predicate = (!fsmState_1_load & tmp)> <Delay = 0.65>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %sendWord_last_V_0_i, label %._crit_edge6.i, label %4" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:528]   --->   Operation 19 'br' <Predicate = (!fsmState_1_load & tmp & tmp_last_V_21)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.65ns)   --->   "store i1 true, i1* @fsmState_1, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:530]   --->   Operation 20 'store' <Predicate = (!fsmState_1_load & tmp & tmp_last_V_21 & !sendWord_last_V_0_i)> <Delay = 0.65>
ST_1 : Operation 21 [1/1] (0.65ns)   --->   "br label %mergeST.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:532]   --->   Operation 21 'br' <Predicate = (!fsmState_1_load & tmp & tmp_last_V_21)> <Delay = 0.65>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%rs_firstWord_5_new_0 = phi i1 [ true, %._crit_edge6.i ], [ false, %._crit_edge4.i ]"   --->   Operation 22 'phi' 'rs_firstWord_5_new_0' <Predicate = (!fsmState_1_load & tmp)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "store i1 %rs_firstWord_5_new_0, i1* @rs_firstWord_1, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:523]   --->   Operation 23 'store' <Predicate = (!fsmState_1_load & tmp)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.65ns)   --->   "store i1 false, i1* @fsmState_1, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:546]   --->   Operation 24 'store' <Predicate = (fsmState_1_load)> <Delay = 0.65>

State 2 <SV = 1> <Delay = 1.83>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* @rx_exh2rethShiftFifo_8, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* @rx_exh2rethShiftFifo_4, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* @rx_exh2rethShiftFifo_6, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* @rx_exh2rethShiftFifo_7, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* @rx_rethSift2mergerFi_8, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* @rx_rethSift2mergerFi_4, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 30 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* @rx_rethSift2mergerFi_6, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* @rx_rethSift2mergerFi_7, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str112) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:479]   --->   Operation 33 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%p_Val2_s = load i512* @prevWord_data_V_19, align 16" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:508]   --->   Operation 34 'load' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%p_Val2_18 = load i64* @prevWord_keep_V_16, align 8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:512]   --->   Operation 35 'load' 'p_Val2_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%p_Result_25_i = call i384 @_ssdm_op_PartSelect.i384.i512.i32.i32(i512 %p_Val2_s, i32 128, i32 511) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:508]   --->   Operation 36 'partselect' 'p_Result_25_i' <Predicate = (!fsmState_1_load & tmp & !rs_firstWord_1_load)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln647 = trunc i512 %tmp_data_V_25 to i128" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:509]   --->   Operation 37 'trunc' 'trunc_ln647' <Predicate = (!fsmState_1_load & tmp & !rs_firstWord_1_load)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%p_Result_s = call i512 @_ssdm_op_BitConcatenate.i512.i128.i384(i128 %trunc_ln647, i384 %p_Result_25_i) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:509]   --->   Operation 38 'bitconcatenate' 'p_Result_s' <Predicate = (!fsmState_1_load & tmp & !rs_firstWord_1_load)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%p_Result_28_i = call i48 @_ssdm_op_PartSelect.i48.i64.i32.i32(i64 %p_Val2_18, i32 16, i32 63) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:512]   --->   Operation 39 'partselect' 'p_Result_28_i' <Predicate = (!fsmState_1_load & tmp & !rs_firstWord_1_load)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln647_7 = trunc i64 %tmp_keep_V_25 to i16" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:513]   --->   Operation 40 'trunc' 'trunc_ln647_7' <Predicate = (!fsmState_1_load & tmp & !rs_firstWord_1_load)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%p_Result_17 = call i64 @_ssdm_op_BitConcatenate.i64.i16.i48(i16 %trunc_ln647_7, i48 %p_Result_28_i) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:513]   --->   Operation 41 'bitconcatenate' 'p_Result_17' <Predicate = (!fsmState_1_load & tmp & !rs_firstWord_1_load)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i512P.i64P.i1P.i1P(i512* @rx_rethSift2mergerFi_8, i64* @rx_rethSift2mergerFi_6, i1* @rx_rethSift2mergerFi_7, i1* @rx_rethSift2mergerFi_4, i512 %p_Result_s, i64 %p_Result_17, i1 %tmp_last_V, i1 %tmp_dest_V) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:519]   --->   Operation 42 'write' <Predicate = (!fsmState_1_load & tmp & !rs_firstWord_1_load)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "store i512 %tmp_data_V_25, i512* @prevWord_data_V_19, align 64" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:61->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:522]   --->   Operation 43 'store' <Predicate = (!fsmState_1_load & tmp)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "store i64 %tmp_keep_V_25, i64* @prevWord_keep_V_16, align 64" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:61->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:522]   --->   Operation 44 'store' <Predicate = (!fsmState_1_load & tmp)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "br label %._crit_edge6.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:531]   --->   Operation 45 'br' <Predicate = (!fsmState_1_load & tmp & tmp_last_V_21 & !sendWord_last_V_0_i)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "br label %._crit_edge3.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:534]   --->   Operation 46 'br' <Predicate = (!fsmState_1_load & tmp)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "br label %"rshiftWordByOctet<routed_net_axis<512, 1>, 512, 12>.exit"" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:535]   --->   Operation 47 'br' <Predicate = (!fsmState_1_load)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%p_Result_i = call i384 @_ssdm_op_PartSelect.i384.i512.i32.i32(i512 %p_Val2_s, i32 128, i32 511) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:537]   --->   Operation 48 'partselect' 'p_Result_i' <Predicate = (fsmState_1_load)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%p_Result_18 = call i512 @_ssdm_op_BitConcatenate.i512.i128.i384(i128 0, i384 %p_Result_i) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:538]   --->   Operation 49 'bitconcatenate' 'p_Result_18' <Predicate = (fsmState_1_load)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%p_Result_23_i = call i48 @_ssdm_op_PartSelect.i48.i64.i32.i32(i64 %p_Val2_18, i32 16, i32 63) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:539]   --->   Operation 50 'partselect' 'p_Result_23_i' <Predicate = (fsmState_1_load)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%p_Result_19 = call i64 @_ssdm_op_BitConcatenate.i64.i16.i48(i16 0, i48 %p_Result_23_i) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:540]   --->   Operation 51 'bitconcatenate' 'p_Result_19' <Predicate = (fsmState_1_load)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i512P.i64P.i1P.i1P(i512* @rx_rethSift2mergerFi_8, i64* @rx_rethSift2mergerFi_6, i1* @rx_rethSift2mergerFi_7, i1* @rx_rethSift2mergerFi_4, i512 %p_Result_18, i64 %p_Result_19, i1 true, i1 undef) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:545]   --->   Operation 52 'write' <Predicate = (fsmState_1_load)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "br label %"rshiftWordByOctet<routed_net_axis<512, 1>, 512, 12>.exit"" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:547]   --->   Operation 53 'br' <Predicate = (fsmState_1_load)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 54 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fsmState_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ prevWord_data_V_19]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ prevWord_keep_V_16]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ rx_exh2rethShiftFifo_8]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ rx_exh2rethShiftFifo_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ rx_exh2rethShiftFifo_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ rx_exh2rethShiftFifo_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ rs_firstWord_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ rx_rethSift2mergerFi_8]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ rx_rethSift2mergerFi_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ rx_rethSift2mergerFi_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ rx_rethSift2mergerFi_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
fsmState_1_load      (load          ) [ 011]
br_ln490             (br            ) [ 000]
tmp                  (nbreadreq     ) [ 011]
br_ln493             (br            ) [ 000]
empty                (read          ) [ 000]
tmp_data_V_25        (extractvalue  ) [ 011]
tmp_keep_V_25        (extractvalue  ) [ 011]
tmp_last_V_21        (extractvalue  ) [ 011]
tmp_dest_V           (extractvalue  ) [ 011]
rs_firstWord_1_load  (load          ) [ 011]
br_ln497             (br            ) [ 000]
p_Result_31_i        (partselect    ) [ 000]
tmp_last_V           (icmp          ) [ 011]
br_ln520             (br            ) [ 000]
sendWord_last_V_0_i  (phi           ) [ 011]
br_ln524             (br            ) [ 000]
br_ln528             (br            ) [ 000]
store_ln530          (store         ) [ 000]
br_ln532             (br            ) [ 000]
rs_firstWord_5_new_0 (phi           ) [ 000]
store_ln523          (store         ) [ 000]
store_ln546          (store         ) [ 000]
specinterface_ln0    (specinterface ) [ 000]
specinterface_ln0    (specinterface ) [ 000]
specinterface_ln0    (specinterface ) [ 000]
specinterface_ln0    (specinterface ) [ 000]
specinterface_ln0    (specinterface ) [ 000]
specinterface_ln0    (specinterface ) [ 000]
specinterface_ln0    (specinterface ) [ 000]
specinterface_ln0    (specinterface ) [ 000]
specpipeline_ln479   (specpipeline  ) [ 000]
p_Val2_s             (load          ) [ 000]
p_Val2_18            (load          ) [ 000]
p_Result_25_i        (partselect    ) [ 000]
trunc_ln647          (trunc         ) [ 000]
p_Result_s           (bitconcatenate) [ 000]
p_Result_28_i        (partselect    ) [ 000]
trunc_ln647_7        (trunc         ) [ 000]
p_Result_17          (bitconcatenate) [ 000]
write_ln519          (write         ) [ 000]
store_ln61           (store         ) [ 000]
store_ln61           (store         ) [ 000]
br_ln531             (br            ) [ 000]
br_ln534             (br            ) [ 000]
br_ln535             (br            ) [ 000]
p_Result_i           (partselect    ) [ 000]
p_Result_18          (bitconcatenate) [ 000]
p_Result_23_i        (partselect    ) [ 000]
p_Result_19          (bitconcatenate) [ 000]
write_ln545          (write         ) [ 000]
br_ln547             (br            ) [ 000]
ret_ln0              (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fsmState_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fsmState_1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="prevWord_data_V_19">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prevWord_data_V_19"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="prevWord_keep_V_16">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prevWord_keep_V_16"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="rx_exh2rethShiftFifo_8">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_exh2rethShiftFifo_8"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="rx_exh2rethShiftFifo_6">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_exh2rethShiftFifo_6"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="rx_exh2rethShiftFifo_7">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_exh2rethShiftFifo_7"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="rx_exh2rethShiftFifo_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_exh2rethShiftFifo_4"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="rs_firstWord_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rs_firstWord_1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="rx_rethSift2mergerFi_8">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_rethSift2mergerFi_8"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="rx_rethSift2mergerFi_6">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_rethSift2mergerFi_6"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="rx_rethSift2mergerFi_7">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_rethSift2mergerFi_7"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="rx_rethSift2mergerFi_4">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_rethSift2mergerFi_4"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i512P.i64P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i512P.i64P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i48.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str112"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i384.i512.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i512.i128.i384"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i16.i48"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i512P.i64P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="tmp_nbreadreq_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="0" index="1" bw="512" slack="0"/>
<pin id="77" dir="0" index="2" bw="64" slack="0"/>
<pin id="78" dir="0" index="3" bw="1" slack="0"/>
<pin id="79" dir="0" index="4" bw="1" slack="0"/>
<pin id="80" dir="0" index="5" bw="1" slack="0"/>
<pin id="81" dir="1" index="6" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="empty_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="578" slack="0"/>
<pin id="90" dir="0" index="1" bw="512" slack="0"/>
<pin id="91" dir="0" index="2" bw="64" slack="0"/>
<pin id="92" dir="0" index="3" bw="1" slack="0"/>
<pin id="93" dir="0" index="4" bw="1" slack="0"/>
<pin id="94" dir="1" index="5" bw="578" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_write_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="0" slack="0"/>
<pin id="102" dir="0" index="1" bw="512" slack="0"/>
<pin id="103" dir="0" index="2" bw="64" slack="0"/>
<pin id="104" dir="0" index="3" bw="1" slack="0"/>
<pin id="105" dir="0" index="4" bw="1" slack="0"/>
<pin id="106" dir="0" index="5" bw="512" slack="0"/>
<pin id="107" dir="0" index="6" bw="64" slack="0"/>
<pin id="108" dir="0" index="7" bw="1" slack="0"/>
<pin id="109" dir="0" index="8" bw="1" slack="0"/>
<pin id="110" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln519/2 write_ln545/2 "/>
</bind>
</comp>

<comp id="118" class="1005" name="sendWord_last_V_0_i_reg_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="1"/>
<pin id="120" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="sendWord_last_V_0_i (phireg) "/>
</bind>
</comp>

<comp id="121" class="1004" name="sendWord_last_V_0_i_phi_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="1" slack="0"/>
<pin id="123" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="124" dir="0" index="2" bw="1" slack="0"/>
<pin id="125" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sendWord_last_V_0_i/1 "/>
</bind>
</comp>

<comp id="129" class="1005" name="rs_firstWord_5_new_0_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="131" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="rs_firstWord_5_new_0 (phireg) "/>
</bind>
</comp>

<comp id="132" class="1004" name="rs_firstWord_5_new_0_phi_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="135" dir="0" index="2" bw="1" slack="0"/>
<pin id="136" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="137" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="rs_firstWord_5_new_0/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="384" slack="0"/>
<pin id="142" dir="0" index="1" bw="512" slack="0"/>
<pin id="143" dir="0" index="2" bw="9" slack="0"/>
<pin id="144" dir="0" index="3" bw="10" slack="0"/>
<pin id="145" dir="1" index="4" bw="384" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_25_i/2 p_Result_i/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="grp_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="48" slack="0"/>
<pin id="151" dir="0" index="1" bw="64" slack="0"/>
<pin id="152" dir="0" index="2" bw="6" slack="0"/>
<pin id="153" dir="0" index="3" bw="7" slack="0"/>
<pin id="154" dir="1" index="4" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_28_i/2 p_Result_23_i/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="fsmState_1_load_load_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fsmState_1_load/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="tmp_data_V_25_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="578" slack="0"/>
<pin id="164" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_25/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="tmp_keep_V_25_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="578" slack="0"/>
<pin id="168" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_keep_V_25/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="tmp_last_V_21_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="578" slack="0"/>
<pin id="172" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V_21/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="tmp_dest_V_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="578" slack="0"/>
<pin id="176" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_dest_V/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="rs_firstWord_1_load_load_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rs_firstWord_1_load/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="p_Result_31_i_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="48" slack="0"/>
<pin id="184" dir="0" index="1" bw="64" slack="0"/>
<pin id="185" dir="0" index="2" bw="6" slack="0"/>
<pin id="186" dir="0" index="3" bw="7" slack="0"/>
<pin id="187" dir="1" index="4" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_31_i/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="tmp_last_V_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="48" slack="0"/>
<pin id="194" dir="0" index="1" bw="48" slack="0"/>
<pin id="195" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_last_V/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="store_ln530_store_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln530/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="store_ln523_store_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln523/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="store_ln546_store_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln546/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="p_Val2_s_load_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="512" slack="0"/>
<pin id="219" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_s/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="p_Val2_18_load_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="64" slack="0"/>
<pin id="224" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_18/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="trunc_ln647_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="512" slack="1"/>
<pin id="229" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln647/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="p_Result_s_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="512" slack="0"/>
<pin id="232" dir="0" index="1" bw="128" slack="0"/>
<pin id="233" dir="0" index="2" bw="384" slack="0"/>
<pin id="234" dir="1" index="3" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="trunc_ln647_7_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="64" slack="1"/>
<pin id="241" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln647_7/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="p_Result_17_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="64" slack="0"/>
<pin id="244" dir="0" index="1" bw="16" slack="0"/>
<pin id="245" dir="0" index="2" bw="48" slack="0"/>
<pin id="246" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_17/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="store_ln61_store_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="512" slack="1"/>
<pin id="253" dir="0" index="1" bw="512" slack="0"/>
<pin id="254" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln61/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="store_ln61_store_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="64" slack="1"/>
<pin id="258" dir="0" index="1" bw="64" slack="0"/>
<pin id="259" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln61/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="p_Result_18_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="512" slack="0"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="0" index="2" bw="384" slack="0"/>
<pin id="265" dir="1" index="3" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_18/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="p_Result_19_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="64" slack="0"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="0" index="2" bw="48" slack="0"/>
<pin id="274" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_19/2 "/>
</bind>
</comp>

<comp id="279" class="1005" name="fsmState_1_load_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="1"/>
<pin id="281" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="fsmState_1_load "/>
</bind>
</comp>

<comp id="283" class="1005" name="tmp_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="1"/>
<pin id="285" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="287" class="1005" name="tmp_data_V_25_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="512" slack="1"/>
<pin id="289" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_25 "/>
</bind>
</comp>

<comp id="293" class="1005" name="tmp_keep_V_25_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="64" slack="1"/>
<pin id="295" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_keep_V_25 "/>
</bind>
</comp>

<comp id="299" class="1005" name="tmp_last_V_21_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="1"/>
<pin id="301" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_last_V_21 "/>
</bind>
</comp>

<comp id="303" class="1005" name="tmp_dest_V_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="1"/>
<pin id="305" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_dest_V "/>
</bind>
</comp>

<comp id="308" class="1005" name="rs_firstWord_1_load_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="1"/>
<pin id="310" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="rs_firstWord_1_load "/>
</bind>
</comp>

<comp id="312" class="1005" name="tmp_last_V_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="1"/>
<pin id="314" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="82"><net_src comp="24" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="83"><net_src comp="6" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="8" pin="0"/><net_sink comp="74" pin=2"/></net>

<net id="85"><net_src comp="10" pin="0"/><net_sink comp="74" pin=3"/></net>

<net id="86"><net_src comp="12" pin="0"/><net_sink comp="74" pin=4"/></net>

<net id="87"><net_src comp="26" pin="0"/><net_sink comp="74" pin=5"/></net>

<net id="95"><net_src comp="28" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="96"><net_src comp="6" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="97"><net_src comp="8" pin="0"/><net_sink comp="88" pin=2"/></net>

<net id="98"><net_src comp="10" pin="0"/><net_sink comp="88" pin=3"/></net>

<net id="99"><net_src comp="12" pin="0"/><net_sink comp="88" pin=4"/></net>

<net id="111"><net_src comp="66" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="112"><net_src comp="16" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="113"><net_src comp="18" pin="0"/><net_sink comp="100" pin=2"/></net>

<net id="114"><net_src comp="20" pin="0"/><net_sink comp="100" pin=3"/></net>

<net id="115"><net_src comp="22" pin="0"/><net_sink comp="100" pin=4"/></net>

<net id="116"><net_src comp="40" pin="0"/><net_sink comp="100" pin=7"/></net>

<net id="117"><net_src comp="72" pin="0"/><net_sink comp="100" pin=8"/></net>

<net id="127"><net_src comp="38" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="128"><net_src comp="121" pin="4"/><net_sink comp="118" pin=0"/></net>

<net id="138"><net_src comp="40" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="38" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="146"><net_src comp="56" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="58" pin="0"/><net_sink comp="140" pin=2"/></net>

<net id="148"><net_src comp="60" pin="0"/><net_sink comp="140" pin=3"/></net>

<net id="155"><net_src comp="30" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="156"><net_src comp="32" pin="0"/><net_sink comp="149" pin=2"/></net>

<net id="157"><net_src comp="34" pin="0"/><net_sink comp="149" pin=3"/></net>

<net id="161"><net_src comp="0" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="88" pin="5"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="88" pin="5"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="88" pin="5"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="88" pin="5"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="14" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="188"><net_src comp="30" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="166" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="190"><net_src comp="32" pin="0"/><net_sink comp="182" pin=2"/></net>

<net id="191"><net_src comp="34" pin="0"/><net_sink comp="182" pin=3"/></net>

<net id="196"><net_src comp="182" pin="4"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="36" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="198"><net_src comp="192" pin="2"/><net_sink comp="121" pin=2"/></net>

<net id="203"><net_src comp="40" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="0" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="209"><net_src comp="132" pin="4"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="14" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="215"><net_src comp="38" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="0" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="220"><net_src comp="2" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="225"><net_src comp="4" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="235"><net_src comp="62" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="227" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="237"><net_src comp="140" pin="4"/><net_sink comp="230" pin=2"/></net>

<net id="238"><net_src comp="230" pin="3"/><net_sink comp="100" pin=5"/></net>

<net id="247"><net_src comp="64" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="239" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="249"><net_src comp="149" pin="4"/><net_sink comp="242" pin=2"/></net>

<net id="250"><net_src comp="242" pin="3"/><net_sink comp="100" pin=6"/></net>

<net id="255"><net_src comp="2" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="260"><net_src comp="4" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="62" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="267"><net_src comp="68" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="268"><net_src comp="140" pin="4"/><net_sink comp="261" pin=2"/></net>

<net id="269"><net_src comp="261" pin="3"/><net_sink comp="100" pin=5"/></net>

<net id="275"><net_src comp="64" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="70" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="277"><net_src comp="149" pin="4"/><net_sink comp="270" pin=2"/></net>

<net id="278"><net_src comp="270" pin="3"/><net_sink comp="100" pin=6"/></net>

<net id="282"><net_src comp="158" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="286"><net_src comp="74" pin="6"/><net_sink comp="283" pin=0"/></net>

<net id="290"><net_src comp="162" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="292"><net_src comp="287" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="296"><net_src comp="166" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="298"><net_src comp="293" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="302"><net_src comp="170" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="306"><net_src comp="174" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="100" pin=8"/></net>

<net id="311"><net_src comp="178" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="315"><net_src comp="192" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="100" pin=7"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fsmState_1 | {1 }
	Port: prevWord_data_V_19 | {2 }
	Port: prevWord_keep_V_16 | {2 }
	Port: rx_exh2rethShiftFifo_8 | {}
	Port: rx_exh2rethShiftFifo_6 | {}
	Port: rx_exh2rethShiftFifo_7 | {}
	Port: rx_exh2rethShiftFifo_4 | {}
	Port: rs_firstWord_1 | {1 }
	Port: rx_rethSift2mergerFi_8 | {2 }
	Port: rx_rethSift2mergerFi_6 | {2 }
	Port: rx_rethSift2mergerFi_7 | {2 }
	Port: rx_rethSift2mergerFi_4 | {2 }
 - Input state : 
	Port: rshiftWordByOctet : fsmState_1 | {1 }
	Port: rshiftWordByOctet : prevWord_data_V_19 | {2 }
	Port: rshiftWordByOctet : prevWord_keep_V_16 | {2 }
	Port: rshiftWordByOctet : rx_exh2rethShiftFifo_8 | {1 }
	Port: rshiftWordByOctet : rx_exh2rethShiftFifo_6 | {1 }
	Port: rshiftWordByOctet : rx_exh2rethShiftFifo_7 | {1 }
	Port: rshiftWordByOctet : rx_exh2rethShiftFifo_4 | {1 }
	Port: rshiftWordByOctet : rs_firstWord_1 | {1 }
	Port: rshiftWordByOctet : rx_rethSift2mergerFi_8 | {}
	Port: rshiftWordByOctet : rx_rethSift2mergerFi_6 | {}
	Port: rshiftWordByOctet : rx_rethSift2mergerFi_7 | {}
	Port: rshiftWordByOctet : rx_rethSift2mergerFi_4 | {}
  - Chain level:
	State 1
		br_ln490 : 1
		br_ln497 : 1
		p_Result_31_i : 1
		tmp_last_V : 2
		sendWord_last_V_0_i : 3
		br_ln524 : 1
		br_ln528 : 4
		rs_firstWord_5_new_0 : 2
		store_ln523 : 3
	State 2
		p_Result_25_i : 1
		p_Result_s : 2
		p_Result_28_i : 1
		p_Result_17 : 2
		write_ln519 : 3
		p_Result_i : 1
		p_Result_18 : 2
		p_Result_23_i : 1
		p_Result_19 : 2
		write_ln545 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|   icmp   |   tmp_last_V_fu_192  |    0    |    24   |
|----------|----------------------|---------|---------|
| nbreadreq|  tmp_nbreadreq_fu_74 |    0    |    0    |
|----------|----------------------|---------|---------|
|   read   |   empty_read_fu_88   |    0    |    0    |
|----------|----------------------|---------|---------|
|   write  |   grp_write_fu_100   |    0    |    0    |
|----------|----------------------|---------|---------|
|          |      grp_fu_140      |    0    |    0    |
|partselect|      grp_fu_149      |    0    |    0    |
|          | p_Result_31_i_fu_182 |    0    |    0    |
|----------|----------------------|---------|---------|
|          | tmp_data_V_25_fu_162 |    0    |    0    |
|extractvalue| tmp_keep_V_25_fu_166 |    0    |    0    |
|          | tmp_last_V_21_fu_170 |    0    |    0    |
|          |   tmp_dest_V_fu_174  |    0    |    0    |
|----------|----------------------|---------|---------|
|   trunc  |  trunc_ln647_fu_227  |    0    |    0    |
|          | trunc_ln647_7_fu_239 |    0    |    0    |
|----------|----------------------|---------|---------|
|          |   p_Result_s_fu_230  |    0    |    0    |
|bitconcatenate|  p_Result_17_fu_242  |    0    |    0    |
|          |  p_Result_18_fu_261  |    0    |    0    |
|          |  p_Result_19_fu_270  |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |    24   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|   fsmState_1_load_reg_279  |    1   |
| rs_firstWord_1_load_reg_308|    1   |
|rs_firstWord_5_new_0_reg_129|    1   |
| sendWord_last_V_0_i_reg_118|    1   |
|    tmp_data_V_25_reg_287   |   512  |
|     tmp_dest_V_reg_303     |    1   |
|    tmp_keep_V_25_reg_293   |   64   |
|    tmp_last_V_21_reg_299   |    1   |
|     tmp_last_V_reg_312     |    1   |
|         tmp_reg_283        |    1   |
+----------------------------+--------+
|            Total           |   584  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_100 |  p5  |   2  |  512 |  1024  ||    9    |
| grp_write_fu_100 |  p6  |   2  |  64  |   128  ||    9    |
| grp_write_fu_100 |  p7  |   2  |   1  |    2   ||    9    |
| grp_write_fu_100 |  p8  |   2  |   1  |    2   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |  1156  ||  2.624  ||    36   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   24   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    -   |   36   |
|  Register |    -   |   584  |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   584  |   60   |
+-----------+--------+--------+--------+
