/* Generated by Yosys 0.16+65 (git sha1 051517d61, gcc 9.1.0 -fPIC -Os) */

module rstmgr(clk_i, rst_ni, clk_aon_i, clk_io_div4_i, clk_main_i, clk_io_i, clk_io_div2_i, clk_usb_i, \tl_i.a_valid , \tl_i.d_ready , \tl_o.d_valid , \tl_o.d_error , \tl_o.a_ready , \ast_i.aon_pok , \cpu_i.rst_cpu_n , \cpu_i.ndmreset_req , scan_rst_ni, scanmode_i, \tl_o.d_opcode , \pwr_i.rst_lc_req , \pwr_o.rst_lc_src_n 
, \alert_dump_i.class_accum_cnt[3] , \alert_dump_i.loc_alert_cause , \alert_dump_i.alert_cause , \resets_ast_o.rst_ast_usbdev_sys_io_div4_n , \resets_o.rst_por_aon_n , \tl_i.a_opcode , \tl_i.a_param , \tl_i.a_size , \tl_i.a_source , \tl_i.a_address , \tl_i.a_mask , \tl_i.a_data , \tl_i.a_user.rsvd , \tl_i.a_user.instr_type , \tl_i.a_user.cmd_intg , \tl_i.a_user.data_intg , \tl_o.d_param , \tl_o.d_size , \tl_o.d_source , \tl_o.d_sink , \tl_o.d_data 
, \tl_o.d_user.rsp_intg , \tl_o.d_user.data_intg , \pwr_i.rst_sys_req , \pwr_i.rstreqs , \pwr_i.reset_cause , \pwr_o.rst_sys_src_n , \alert_dump_i.class_accum_cnt[2] , \alert_dump_i.class_accum_cnt[1] , \alert_dump_i.class_accum_cnt[0] , \alert_dump_i.class_esc_cnt[3] , \alert_dump_i.class_esc_cnt[2] , \alert_dump_i.class_esc_cnt[1] , \alert_dump_i.class_esc_cnt[0] , \alert_dump_i.class_esc_state[3] , \alert_dump_i.class_esc_state[2] , \alert_dump_i.class_esc_state[1] , \alert_dump_i.class_esc_state[0] , \resets_ast_o.rst_ast_usbdev_usb_n , \resets_ast_o.rst_ast_sensor_ctrl_sys_io_div4_n , \resets_o.rst_por_n , \resets_o.rst_por_io_n 
, \resets_o.rst_por_io_div2_n , \resets_o.rst_por_io_div4_n , \resets_o.rst_por_usb_n , \resets_o.rst_lc_n , \resets_o.rst_lc_io_div4_n , \resets_o.rst_sys_n , \resets_o.rst_sys_io_n , \resets_o.rst_sys_io_div4_n , \resets_o.rst_sys_aon_n , \resets_o.rst_spi_device_n , \resets_o.rst_usb_n );
  wire _000_;
  wire _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire _055_;
  wire _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire _064_;
  wire _065_;
  wire _066_;
  wire _067_;
  wire _068_;
  wire _069_;
  wire _070_;
  wire _071_;
  wire _072_;
  wire _073_;
  wire _074_;
  wire _075_;
  wire _076_;
  wire _077_;
  wire _078_;
  wire _079_;
  wire _080_;
  wire _081_;
  wire _082_;
  wire _083_;
  wire _084_;
  wire _085_;
  wire _086_;
  wire _087_;
  wire _088_;
  wire _089_;
  wire _090_;
  wire _091_;
  wire _092_;
  wire _093_;
  wire _094_;
  wire _095_;
  wire _096_;
  wire _097_;
  wire _098_;
  wire _099_;
  wire _100_;
  wire _101_;
  wire _102_;
  wire _103_;
  wire _104_;
  wire _105_;
  wire _106_;
  wire _107_;
  wire _108_;
  wire _109_;
  wire _110_;
  wire _111_;
  wire _112_;
  wire _113_;
  wire _114_;
  wire _115_;
  wire _116_;
  wire _117_;
  wire _118_;
  wire _119_;
  wire _120_;
  wire _121_;
  wire _122_;
  wire _123_;
  wire _124_;
  input [19:0] \alert_dump_i.alert_cause ;
  wire [19:0] \alert_dump_i.alert_cause ;
  input [15:0] \alert_dump_i.class_accum_cnt[0] ;
  wire [15:0] \alert_dump_i.class_accum_cnt[0] ;
  input [15:0] \alert_dump_i.class_accum_cnt[1] ;
  wire [15:0] \alert_dump_i.class_accum_cnt[1] ;
  input [15:0] \alert_dump_i.class_accum_cnt[2] ;
  wire [15:0] \alert_dump_i.class_accum_cnt[2] ;
  input [15:0] \alert_dump_i.class_accum_cnt[3] ;
  wire [15:0] \alert_dump_i.class_accum_cnt[3] ;
  input [31:0] \alert_dump_i.class_esc_cnt[0] ;
  wire [31:0] \alert_dump_i.class_esc_cnt[0] ;
  input [31:0] \alert_dump_i.class_esc_cnt[1] ;
  wire [31:0] \alert_dump_i.class_esc_cnt[1] ;
  input [31:0] \alert_dump_i.class_esc_cnt[2] ;
  wire [31:0] \alert_dump_i.class_esc_cnt[2] ;
  input [31:0] \alert_dump_i.class_esc_cnt[3] ;
  wire [31:0] \alert_dump_i.class_esc_cnt[3] ;
  input [2:0] \alert_dump_i.class_esc_state[0] ;
  wire [2:0] \alert_dump_i.class_esc_state[0] ;
  input [2:0] \alert_dump_i.class_esc_state[1] ;
  wire [2:0] \alert_dump_i.class_esc_state[1] ;
  input [2:0] \alert_dump_i.class_esc_state[2] ;
  wire [2:0] \alert_dump_i.class_esc_state[2] ;
  input [2:0] \alert_dump_i.class_esc_state[3] ;
  wire [2:0] \alert_dump_i.class_esc_state[3] ;
  input [3:0] \alert_dump_i.loc_alert_cause ;
  wire [3:0] \alert_dump_i.loc_alert_cause ;
  input \ast_i.aon_pok ;
  wire \ast_i.aon_pok ;
  input clk_aon_i;
  wire clk_aon_i;
  input clk_i;
  wire clk_i;
  input clk_io_div2_i;
  wire clk_io_div2_i;
  input clk_io_div4_i;
  wire clk_io_div4_i;
  input clk_io_i;
  wire clk_io_i;
  input clk_main_i;
  wire clk_main_i;
  input clk_usb_i;
  wire clk_usb_i;
  input \cpu_i.ndmreset_req ;
  wire \cpu_i.ndmreset_req ;
  input \cpu_i.rst_cpu_n ;
  wire \cpu_i.rst_cpu_n ;
  wire \gen_rst_por_aon[0].gen_rst_por_aon_normal.u_rst_por_aon.rst_clean_n ;
  wire \gen_rst_por_aon[0].gen_rst_por_aon_normal.u_rst_por_aon.rst_no ;
  wire \gen_rst_por_aon[0].gen_rst_por_aon_normal.u_rst_por_aon.rst_nq ;
  wire \gen_rst_por_aon[0].gen_rst_por_aon_normal.u_rst_por_aon.rst_root_n ;
  wire \gen_rst_por_aon[0].gen_rst_por_aon_normal.u_rst_por_aon.rst_root_n_pre_mux ;
  wire \gen_rst_por_aon[0].gen_rst_por_aon_normal.u_rst_por_aon.u_rst_clean_mux.clk0_i ;
  wire \gen_sw_rst_ext_regs[0].u_rst_sw_ctrl_reg.rst_ni ;
  input [1:0] \pwr_i.reset_cause ;
  wire [1:0] \pwr_i.reset_cause ;
  input [1:0] \pwr_i.rst_lc_req ;
  wire [1:0] \pwr_i.rst_lc_req ;
  input [1:0] \pwr_i.rst_sys_req ;
  wire [1:0] \pwr_i.rst_sys_req ;
  input [3:0] \pwr_i.rstreqs ;
  wire [3:0] \pwr_i.rstreqs ;
  output [1:0] \pwr_o.rst_lc_src_n ;
  wire [1:0] \pwr_o.rst_lc_src_n ;
  output [1:0] \pwr_o.rst_sys_src_n ;
  wire [1:0] \pwr_o.rst_sys_src_n ;
  output [1:0] \resets_ast_o.rst_ast_sensor_ctrl_sys_io_div4_n ;
  wire [1:0] \resets_ast_o.rst_ast_sensor_ctrl_sys_io_div4_n ;
  output [1:0] \resets_ast_o.rst_ast_usbdev_sys_io_div4_n ;
  wire [1:0] \resets_ast_o.rst_ast_usbdev_sys_io_div4_n ;
  output [1:0] \resets_ast_o.rst_ast_usbdev_usb_n ;
  wire [1:0] \resets_ast_o.rst_ast_usbdev_usb_n ;
  output [1:0] \resets_o.rst_lc_io_div4_n ;
  wire [1:0] \resets_o.rst_lc_io_div4_n ;
  output [1:0] \resets_o.rst_lc_n ;
  wire [1:0] \resets_o.rst_lc_n ;
  output [1:0] \resets_o.rst_por_aon_n ;
  wire [1:0] \resets_o.rst_por_aon_n ;
  output [1:0] \resets_o.rst_por_io_div2_n ;
  wire [1:0] \resets_o.rst_por_io_div2_n ;
  output [1:0] \resets_o.rst_por_io_div4_n ;
  wire [1:0] \resets_o.rst_por_io_div4_n ;
  output [1:0] \resets_o.rst_por_io_n ;
  wire [1:0] \resets_o.rst_por_io_n ;
  output [1:0] \resets_o.rst_por_n ;
  wire [1:0] \resets_o.rst_por_n ;
  output [1:0] \resets_o.rst_por_usb_n ;
  wire [1:0] \resets_o.rst_por_usb_n ;
  output [1:0] \resets_o.rst_spi_device_n ;
  wire [1:0] \resets_o.rst_spi_device_n ;
  output [1:0] \resets_o.rst_sys_aon_n ;
  wire [1:0] \resets_o.rst_sys_aon_n ;
  output [1:0] \resets_o.rst_sys_io_div4_n ;
  wire [1:0] \resets_o.rst_sys_io_div4_n ;
  output [1:0] \resets_o.rst_sys_io_n ;
  wire [1:0] \resets_o.rst_sys_io_n ;
  output [1:0] \resets_o.rst_sys_n ;
  wire [1:0] \resets_o.rst_sys_n ;
  output [1:0] \resets_o.rst_usb_n ;
  wire [1:0] \resets_o.rst_usb_n ;
  input rst_ni;
  wire rst_ni;
  input scan_rst_ni;
  wire scan_rst_ni;
  input scanmode_i;
  wire scanmode_i;
  input [31:0] \tl_i.a_address ;
  wire [31:0] \tl_i.a_address ;
  input [31:0] \tl_i.a_data ;
  wire [31:0] \tl_i.a_data ;
  input [3:0] \tl_i.a_mask ;
  wire [3:0] \tl_i.a_mask ;
  input [2:0] \tl_i.a_opcode ;
  wire [2:0] \tl_i.a_opcode ;
  input [2:0] \tl_i.a_param ;
  wire [2:0] \tl_i.a_param ;
  input [1:0] \tl_i.a_size ;
  wire [1:0] \tl_i.a_size ;
  input [7:0] \tl_i.a_source ;
  wire [7:0] \tl_i.a_source ;
  input [6:0] \tl_i.a_user.cmd_intg ;
  wire [6:0] \tl_i.a_user.cmd_intg ;
  input [6:0] \tl_i.a_user.data_intg ;
  wire [6:0] \tl_i.a_user.data_intg ;
  input [3:0] \tl_i.a_user.instr_type ;
  wire [3:0] \tl_i.a_user.instr_type ;
  input [4:0] \tl_i.a_user.rsvd ;
  wire [4:0] \tl_i.a_user.rsvd ;
  input \tl_i.a_valid ;
  wire \tl_i.a_valid ;
  input \tl_i.d_ready ;
  wire \tl_i.d_ready ;
  output \tl_o.a_ready ;
  wire \tl_o.a_ready ;
  output [31:0] \tl_o.d_data ;
  wire [31:0] \tl_o.d_data ;
  output \tl_o.d_error ;
  wire \tl_o.d_error ;
  output [2:0] \tl_o.d_opcode ;
  wire [2:0] \tl_o.d_opcode ;
  output [2:0] \tl_o.d_param ;
  wire [2:0] \tl_o.d_param ;
  output \tl_o.d_sink ;
  wire \tl_o.d_sink ;
  output [1:0] \tl_o.d_size ;
  wire [1:0] \tl_o.d_size ;
  output [7:0] \tl_o.d_source ;
  wire [7:0] \tl_o.d_source ;
  output [6:0] \tl_o.d_user.data_intg ;
  wire [6:0] \tl_o.d_user.data_intg ;
  output [6:0] \tl_o.d_user.rsp_intg ;
  wire [6:0] \tl_o.d_user.rsp_intg ;
  output \tl_o.d_valid ;
  wire \tl_o.d_valid ;
  wire \u_0_lc.gen_generic.u_impl_generic.rst_ni ;
  wire \u_0_lc_io_div4_mux.clk_o ;
  wire \u_0_lc_mux.clk_o ;
  wire \u_0_spi_device.gen_generic.u_impl_generic.rst_ni ;
  wire \u_0_spi_device_mux.clk_o ;
  wire \u_0_sys_io_div4_mux.clk_o ;
  wire \u_0_sys_mux.clk_o ;
  wire \u_aon_por_io_div2.gen_generic.u_impl_generic.q_o ;
  wire \u_aon_por_io_div4_mux.clk_o ;
  wire \u_aon_por_io_mux.clk_o ;
  wire \u_aon_por_mux.clk_o ;
  wire \u_aon_por_usb_mux.clk_o ;
  wire \u_aon_sys.gen_generic.u_impl_generic.rst_ni ;
  wire \u_aon_sys_aon_mux.clk_o ;
  wire \u_aon_sys_io_div4_mux.clk_o ;
  wire \u_aon_sys_mux.clk_o ;
  wire \u_aon_usb_mux.clk_o ;
  wire \u_cpu_reset_synced.gen_generic.u_impl_generic.q_o ;
  wire \u_lc_src.gen_rst_pd_n[0].u_pd_rst.d_i ;
  wire \u_lc_src.gen_rst_pd_n[0].u_pd_rst.gen_generic.u_impl_generic.rst_ni ;
  wire \u_reg.hw2reg.reset_info.hw_req.de ;
  wire \u_reg.hw2reg.reset_info.low_power_exit.de ;
  wire \u_reg.hw2reg.reset_info.ndm_reset.de ;
  wire \u_reg.u_reg_if.a_ack ;
  wire \u_sys_src.gen_rst_pd_n[0].u_pd_rst.d_i ;
  dffsre _125_ (
    .C(clk_usb_i),
    .D(1'b1),
    .E(1'b1),
    .Q(_000_),
    .R(\u_aon_sys.gen_generic.u_impl_generic.rst_ni ),
    .S(1'b1)
  );
  dffsre _126_ (
    .C(clk_usb_i),
    .D(_000_),
    .E(1'b1),
    .Q(_001_),
    .R(\u_aon_sys.gen_generic.u_impl_generic.rst_ni ),
    .S(1'b1)
  );
  dffsre _127_ (
    .C(clk_io_div2_i),
    .D(1'b1),
    .E(1'b1),
    .Q(_002_),
    .R(\u_0_spi_device.gen_generic.u_impl_generic.rst_ni ),
    .S(1'b1)
  );
  dffsre _128_ (
    .C(clk_io_div2_i),
    .D(_002_),
    .E(1'b1),
    .Q(_003_),
    .R(\u_0_spi_device.gen_generic.u_impl_generic.rst_ni ),
    .S(1'b1)
  );
  dffsre _129_ (
    .C(clk_aon_i),
    .D(1'b1),
    .E(1'b1),
    .Q(_004_),
    .R(\u_aon_sys.gen_generic.u_impl_generic.rst_ni ),
    .S(1'b1)
  );
  dffsre _130_ (
    .C(clk_aon_i),
    .D(_004_),
    .E(1'b1),
    .Q(_005_),
    .R(\u_aon_sys.gen_generic.u_impl_generic.rst_ni ),
    .S(1'b1)
  );
  dffsre _131_ (
    .C(clk_io_div4_i),
    .D(1'b1),
    .E(1'b1),
    .Q(_006_),
    .R(\u_0_spi_device.gen_generic.u_impl_generic.rst_ni ),
    .S(1'b1)
  );
  dffsre _132_ (
    .C(clk_io_div4_i),
    .D(_006_),
    .E(1'b1),
    .Q(_007_),
    .R(\u_0_spi_device.gen_generic.u_impl_generic.rst_ni ),
    .S(1'b1)
  );
  dffsre _133_ (
    .C(clk_io_div4_i),
    .D(1'b1),
    .E(1'b1),
    .Q(_008_),
    .R(\u_aon_sys.gen_generic.u_impl_generic.rst_ni ),
    .S(1'b1)
  );
  dffsre _134_ (
    .C(clk_io_div4_i),
    .D(_008_),
    .E(1'b1),
    .Q(_009_),
    .R(\u_aon_sys.gen_generic.u_impl_generic.rst_ni ),
    .S(1'b1)
  );
  dffsre _135_ (
    .C(clk_main_i),
    .D(1'b1),
    .E(1'b1),
    .Q(_010_),
    .R(\u_0_spi_device.gen_generic.u_impl_generic.rst_ni ),
    .S(1'b1)
  );
  dffsre _136_ (
    .C(clk_main_i),
    .D(_010_),
    .E(1'b1),
    .Q(_011_),
    .R(\u_0_spi_device.gen_generic.u_impl_generic.rst_ni ),
    .S(1'b1)
  );
  dffsre _137_ (
    .C(clk_main_i),
    .D(1'b1),
    .E(1'b1),
    .Q(_012_),
    .R(\u_aon_sys.gen_generic.u_impl_generic.rst_ni ),
    .S(1'b1)
  );
  dffsre _138_ (
    .C(clk_main_i),
    .D(_012_),
    .E(1'b1),
    .Q(_013_),
    .R(\u_aon_sys.gen_generic.u_impl_generic.rst_ni ),
    .S(1'b1)
  );
  dffsre _139_ (
    .C(clk_io_div4_i),
    .D(1'b1),
    .E(1'b1),
    .Q(_014_),
    .R(\u_0_lc.gen_generic.u_impl_generic.rst_ni ),
    .S(1'b1)
  );
  dffsre _140_ (
    .C(clk_io_div4_i),
    .D(_014_),
    .E(1'b1),
    .Q(_015_),
    .R(\u_0_lc.gen_generic.u_impl_generic.rst_ni ),
    .S(1'b1)
  );
  dffsre _141_ (
    .C(clk_main_i),
    .D(1'b1),
    .E(1'b1),
    .Q(_016_),
    .R(\u_0_lc.gen_generic.u_impl_generic.rst_ni ),
    .S(1'b1)
  );
  dffsre _142_ (
    .C(clk_main_i),
    .D(_016_),
    .E(1'b1),
    .Q(_017_),
    .R(\u_0_lc.gen_generic.u_impl_generic.rst_ni ),
    .S(1'b1)
  );
  dffsre _143_ (
    .C(clk_usb_i),
    .D(1'b1),
    .E(1'b1),
    .Q(_018_),
    .R(\gen_rst_por_aon[0].gen_rst_por_aon_normal.u_rst_por_aon.rst_no ),
    .S(1'b1)
  );
  dffsre _144_ (
    .C(clk_usb_i),
    .D(_018_),
    .E(1'b1),
    .Q(_019_),
    .R(\gen_rst_por_aon[0].gen_rst_por_aon_normal.u_rst_por_aon.rst_no ),
    .S(1'b1)
  );
  dffsre _145_ (
    .C(clk_io_div4_i),
    .D(1'b1),
    .E(1'b1),
    .Q(_020_),
    .R(\gen_rst_por_aon[0].gen_rst_por_aon_normal.u_rst_por_aon.rst_no ),
    .S(1'b1)
  );
  dffsre _146_ (
    .C(clk_io_div4_i),
    .D(_020_),
    .E(1'b1),
    .Q(_021_),
    .R(\gen_rst_por_aon[0].gen_rst_por_aon_normal.u_rst_por_aon.rst_no ),
    .S(1'b1)
  );
  dffsre _147_ (
    .C(clk_io_div2_i),
    .D(1'b1),
    .E(1'b1),
    .Q(_022_),
    .R(\gen_rst_por_aon[0].gen_rst_por_aon_normal.u_rst_por_aon.rst_no ),
    .S(1'b1)
  );
  dffsre _148_ (
    .C(clk_io_div2_i),
    .D(_022_),
    .E(1'b1),
    .Q(\u_aon_por_io_div2.gen_generic.u_impl_generic.q_o ),
    .R(\gen_rst_por_aon[0].gen_rst_por_aon_normal.u_rst_por_aon.rst_no ),
    .S(1'b1)
  );
  dffsre _149_ (
    .C(clk_io_i),
    .D(1'b1),
    .E(1'b1),
    .Q(_023_),
    .R(\gen_rst_por_aon[0].gen_rst_por_aon_normal.u_rst_por_aon.rst_no ),
    .S(1'b1)
  );
  dffsre _150_ (
    .C(clk_io_i),
    .D(_023_),
    .E(1'b1),
    .Q(_024_),
    .R(\gen_rst_por_aon[0].gen_rst_por_aon_normal.u_rst_por_aon.rst_no ),
    .S(1'b1)
  );
  dffsre _151_ (
    .C(clk_main_i),
    .D(1'b1),
    .E(1'b1),
    .Q(_025_),
    .R(\gen_rst_por_aon[0].gen_rst_por_aon_normal.u_rst_por_aon.rst_no ),
    .S(1'b1)
  );
  dffsre _152_ (
    .C(clk_main_i),
    .D(_025_),
    .E(1'b1),
    .Q(_026_),
    .R(\gen_rst_por_aon[0].gen_rst_por_aon_normal.u_rst_por_aon.rst_no ),
    .S(1'b1)
  );
  dffsre _153_ (
    .C(clk_i),
    .D(\u_sys_src.gen_rst_pd_n[0].u_pd_rst.d_i ),
    .E(1'b1),
    .Q(\u_0_spi_device.gen_generic.u_impl_generic.rst_ni ),
    .R(\u_aon_sys.gen_generic.u_impl_generic.rst_ni ),
    .S(1'b1)
  );
  dffsre _154_ (
    .C(clk_i),
    .D(\u_lc_src.gen_rst_pd_n[0].u_pd_rst.d_i ),
    .E(1'b1),
    .Q(\u_0_lc.gen_generic.u_impl_generic.rst_ni ),
    .R(\u_lc_src.gen_rst_pd_n[0].u_pd_rst.gen_generic.u_impl_generic.rst_ni ),
    .S(1'b1)
  );
  dffsre _155_ (
    .C(clk_i),
    .D(\u_reg.u_reg_if.a_ack ),
    .E(_027_),
    .Q(\tl_o.d_valid ),
    .R(\gen_sw_rst_ext_regs[0].u_rst_sw_ctrl_reg.rst_ni ),
    .S(1'b1)
  );
  dffsre _156_ (
    .C(clk_i),
    .D(_028_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_error ),
    .R(\gen_sw_rst_ext_regs[0].u_rst_sw_ctrl_reg.rst_ni ),
    .S(1'b1)
  );
  dffsre _157_ (
    .C(clk_i),
    .D(_029_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [0]),
    .R(\gen_sw_rst_ext_regs[0].u_rst_sw_ctrl_reg.rst_ni ),
    .S(1'b1)
  );
  dffsre _158_ (
    .C(clk_i),
    .D(_030_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [1]),
    .R(\gen_sw_rst_ext_regs[0].u_rst_sw_ctrl_reg.rst_ni ),
    .S(1'b1)
  );
  dffsre _159_ (
    .C(clk_i),
    .D(_031_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [2]),
    .R(\gen_sw_rst_ext_regs[0].u_rst_sw_ctrl_reg.rst_ni ),
    .S(1'b1)
  );
  dffsre _160_ (
    .C(clk_i),
    .D(_032_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [3]),
    .R(\gen_sw_rst_ext_regs[0].u_rst_sw_ctrl_reg.rst_ni ),
    .S(1'b1)
  );
  dffsre _161_ (
    .C(clk_i),
    .D(_033_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [31]),
    .R(\gen_sw_rst_ext_regs[0].u_rst_sw_ctrl_reg.rst_ni ),
    .S(1'b1)
  );
  dffsre _162_ (
    .C(clk_i),
    .D(\tl_i.a_source [0]),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_source [0]),
    .R(\gen_sw_rst_ext_regs[0].u_rst_sw_ctrl_reg.rst_ni ),
    .S(1'b1)
  );
  dffsre _163_ (
    .C(clk_i),
    .D(\tl_i.a_source [1]),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_source [1]),
    .R(\gen_sw_rst_ext_regs[0].u_rst_sw_ctrl_reg.rst_ni ),
    .S(1'b1)
  );
  dffsre _164_ (
    .C(clk_i),
    .D(\tl_i.a_source [2]),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_source [2]),
    .R(\gen_sw_rst_ext_regs[0].u_rst_sw_ctrl_reg.rst_ni ),
    .S(1'b1)
  );
  dffsre _165_ (
    .C(clk_i),
    .D(\tl_i.a_source [3]),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_source [3]),
    .R(\gen_sw_rst_ext_regs[0].u_rst_sw_ctrl_reg.rst_ni ),
    .S(1'b1)
  );
  dffsre _166_ (
    .C(clk_i),
    .D(\tl_i.a_source [4]),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_source [4]),
    .R(\gen_sw_rst_ext_regs[0].u_rst_sw_ctrl_reg.rst_ni ),
    .S(1'b1)
  );
  dffsre _167_ (
    .C(clk_i),
    .D(\tl_i.a_source [5]),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_source [5]),
    .R(\gen_sw_rst_ext_regs[0].u_rst_sw_ctrl_reg.rst_ni ),
    .S(1'b1)
  );
  dffsre _168_ (
    .C(clk_i),
    .D(\tl_i.a_source [6]),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_source [6]),
    .R(\gen_sw_rst_ext_regs[0].u_rst_sw_ctrl_reg.rst_ni ),
    .S(1'b1)
  );
  dffsre _169_ (
    .C(clk_i),
    .D(\tl_i.a_source [7]),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_source [7]),
    .R(\gen_sw_rst_ext_regs[0].u_rst_sw_ctrl_reg.rst_ni ),
    .S(1'b1)
  );
  dffsre _170_ (
    .C(clk_i),
    .D(\tl_i.a_size [0]),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_size [0]),
    .R(\gen_sw_rst_ext_regs[0].u_rst_sw_ctrl_reg.rst_ni ),
    .S(1'b1)
  );
  dffsre _171_ (
    .C(clk_i),
    .D(\tl_i.a_size [1]),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_size [1]),
    .R(\gen_sw_rst_ext_regs[0].u_rst_sw_ctrl_reg.rst_ni ),
    .S(1'b1)
  );
  dffsre _172_ (
    .C(clk_i),
    .D(_034_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_opcode [0]),
    .R(\gen_sw_rst_ext_regs[0].u_rst_sw_ctrl_reg.rst_ni ),
    .S(1'b1)
  );
  dffsre _173_ (
    .C(clk_i),
    .D(_035_),
    .E(\u_reg.hw2reg.reset_info.hw_req.de ),
    .Q(_036_),
    .R(\gen_sw_rst_ext_regs[0].u_rst_sw_ctrl_reg.rst_ni ),
    .S(1'b1)
  );
  dffsre _174_ (
    .C(clk_i),
    .D(1'b1),
    .E(\u_reg.hw2reg.reset_info.low_power_exit.de ),
    .Q(_038_),
    .R(\gen_sw_rst_ext_regs[0].u_rst_sw_ctrl_reg.rst_ni ),
    .S(1'b1)
  );
  dffsre _175_ (
    .C(clk_aon_i),
    .D(_041_),
    .E(_039_),
    .Q(\gen_rst_por_aon[0].gen_rst_por_aon_normal.u_rst_por_aon.rst_nq ),
    .R(\gen_rst_por_aon[0].gen_rst_por_aon_normal.u_rst_por_aon.rst_clean_n ),
    .S(1'b1)
  );
  dffsre _176_ (
    .C(clk_i),
    .D(\cpu_i.ndmreset_req ),
    .E(1'b1),
    .Q(_042_),
    .R(\gen_sw_rst_ext_regs[0].u_rst_sw_ctrl_reg.rst_ni ),
    .S(1'b1)
  );
  dffsre _177_ (
    .C(clk_i),
    .D(_042_),
    .E(1'b1),
    .Q(_049_),
    .R(\gen_sw_rst_ext_regs[0].u_rst_sw_ctrl_reg.rst_ni ),
    .S(1'b1)
  );
  dffsre _178_ (
    .C(clk_i),
    .D(_043_),
    .E(1'b1),
    .Q(\u_lc_src.gen_rst_pd_n[0].u_pd_rst.gen_generic.u_impl_generic.rst_ni ),
    .R(\gen_sw_rst_ext_regs[0].u_rst_sw_ctrl_reg.rst_ni ),
    .S(1'b1)
  );
  dffsre _179_ (
    .C(clk_i),
    .D(1'b1),
    .E(1'b1),
    .Q(_044_),
    .R(\gen_sw_rst_ext_regs[0].u_rst_sw_ctrl_reg.rst_ni ),
    .S(1'b1)
  );
  dffsre _180_ (
    .C(clk_i),
    .D(_044_),
    .E(1'b1),
    .Q(_050_),
    .R(\gen_sw_rst_ext_regs[0].u_rst_sw_ctrl_reg.rst_ni ),
    .S(1'b1)
  );
  dffsre _181_ (
    .C(clk_i),
    .D(_045_),
    .E(1'b1),
    .Q(\u_aon_sys.gen_generic.u_impl_generic.rst_ni ),
    .R(\gen_sw_rst_ext_regs[0].u_rst_sw_ctrl_reg.rst_ni ),
    .S(1'b1)
  );
  dffsre _182_ (
    .C(clk_i),
    .D(\u_lc_src.gen_rst_pd_n[0].u_pd_rst.gen_generic.u_impl_generic.rst_ni ),
    .E(1'b1),
    .Q(_046_),
    .R(\gen_sw_rst_ext_regs[0].u_rst_sw_ctrl_reg.rst_ni ),
    .S(1'b1)
  );
  dffsre _183_ (
    .C(clk_i),
    .D(_046_),
    .E(1'b1),
    .Q(_051_),
    .R(\gen_sw_rst_ext_regs[0].u_rst_sw_ctrl_reg.rst_ni ),
    .S(1'b1)
  );
  dffsre _184_ (
    .C(clk_i),
    .D(\u_0_lc.gen_generic.u_impl_generic.rst_ni ),
    .E(1'b1),
    .Q(_047_),
    .R(\gen_sw_rst_ext_regs[0].u_rst_sw_ctrl_reg.rst_ni ),
    .S(1'b1)
  );
  dffsre _185_ (
    .C(clk_i),
    .D(_047_),
    .E(1'b1),
    .Q(_052_),
    .R(\gen_sw_rst_ext_regs[0].u_rst_sw_ctrl_reg.rst_ni ),
    .S(1'b1)
  );
  dffsre _186_ (
    .C(clk_i),
    .D(\cpu_i.rst_cpu_n ),
    .E(1'b1),
    .Q(_048_),
    .R(\gen_sw_rst_ext_regs[0].u_rst_sw_ctrl_reg.rst_ni ),
    .S(1'b1)
  );
  dffsre _187_ (
    .C(clk_i),
    .D(_048_),
    .E(1'b1),
    .Q(\u_cpu_reset_synced.gen_generic.u_impl_generic.q_o ),
    .R(\gen_sw_rst_ext_regs[0].u_rst_sw_ctrl_reg.rst_ni ),
    .S(1'b1)
  );
  dffsre _188_ (
    .C(clk_aon_i),
    .D(1'b1),
    .E(1'b1),
    .Q(_053_),
    .R(\gen_rst_por_aon[0].gen_rst_por_aon_normal.u_rst_por_aon.rst_root_n ),
    .S(1'b1)
  );
  dffsre _189_ (
    .C(clk_aon_i),
    .D(_053_),
    .E(1'b1),
    .Q(_040_),
    .R(\gen_rst_por_aon[0].gen_rst_por_aon_normal.u_rst_por_aon.rst_root_n ),
    .S(1'b1)
  );
  dffsre _190_ (
    .C(clk_aon_i),
    .D(_040_),
    .E(1'b1),
    .Q(\gen_rst_por_aon[0].gen_rst_por_aon_normal.u_rst_por_aon.u_rst_clean_mux.clk0_i ),
    .R(\gen_rst_por_aon[0].gen_rst_por_aon_normal.u_rst_por_aon.rst_root_n ),
    .S(1'b1)
  );
  dffsre _191_ (
    .C(clk_aon_i),
    .D(1'b1),
    .E(1'b1),
    .Q(_054_),
    .R(\ast_i.aon_pok ),
    .S(1'b1)
  );
  dffsre _192_ (
    .C(clk_aon_i),
    .D(_054_),
    .E(1'b1),
    .Q(\gen_rst_por_aon[0].gen_rst_por_aon_normal.u_rst_por_aon.rst_root_n_pre_mux ),
    .R(\ast_i.aon_pok ),
    .S(1'b1)
  );
  dffsre _193_ (
    .C(clk_aon_i),
    .D(_056_),
    .E(_055_),
    .Q(_062_),
    .R(\gen_rst_por_aon[0].gen_rst_por_aon_normal.u_rst_por_aon.rst_clean_n ),
    .S(1'b1)
  );
  dffsre _194_ (
    .C(clk_aon_i),
    .D(_057_),
    .E(_055_),
    .Q(_063_),
    .R(\gen_rst_por_aon[0].gen_rst_por_aon_normal.u_rst_por_aon.rst_clean_n ),
    .S(1'b1)
  );
  dffsre _195_ (
    .C(clk_aon_i),
    .D(_058_),
    .E(_055_),
    .Q(_064_),
    .R(\gen_rst_por_aon[0].gen_rst_por_aon_normal.u_rst_por_aon.rst_clean_n ),
    .S(1'b1)
  );
  dffsre _196_ (
    .C(clk_aon_i),
    .D(_059_),
    .E(_055_),
    .Q(_065_),
    .R(\gen_rst_por_aon[0].gen_rst_por_aon_normal.u_rst_por_aon.rst_clean_n ),
    .S(1'b1)
  );
  dffsre _197_ (
    .C(clk_aon_i),
    .D(_060_),
    .E(_055_),
    .Q(_066_),
    .R(\gen_rst_por_aon[0].gen_rst_por_aon_normal.u_rst_por_aon.rst_clean_n ),
    .S(1'b1)
  );
  dffsre _198_ (
    .C(clk_aon_i),
    .D(_061_),
    .E(_055_),
    .Q(_067_),
    .R(\gen_rst_por_aon[0].gen_rst_por_aon_normal.u_rst_por_aon.rst_clean_n ),
    .S(1'b1)
  );
  dffsre _199_ (
    .C(clk_i),
    .D(1'b1),
    .E(\u_cpu_reset_synced.gen_generic.u_impl_generic.q_o ),
    .Q(_037_),
    .R(\gen_sw_rst_ext_regs[0].u_rst_sw_ctrl_reg.rst_ni ),
    .S(1'b1)
  );
  dffsre _200_ (
    .C(clk_i),
    .D(1'b1),
    .E(\u_reg.hw2reg.reset_info.ndm_reset.de ),
    .Q(_068_),
    .R(\gen_sw_rst_ext_regs[0].u_rst_sw_ctrl_reg.rst_ni ),
    .S(1'b1)
  );
  assign \u_reg.hw2reg.reset_info.hw_req.de  = 8'b01000000 >> { \pwr_i.reset_cause [1], _037_, \pwr_i.reset_cause [0] };
  assign \u_reg.hw2reg.reset_info.low_power_exit.de  = 8'b01000000 >> { \pwr_i.reset_cause [0], _037_, \pwr_i.reset_cause [1] };
  assign \tl_o.d_user.rsp_intg [1] = 16'b1001011001101001 >> { \tl_o.d_size [0], \tl_o.d_error , \tl_o.d_opcode [0], \tl_o.d_size [1] };
  assign \u_aon_sys_aon_mux.clk_o  = 8'b10101100 >> { scanmode_i, _005_, scan_rst_ni };
  assign \u_aon_usb_mux.clk_o  = 8'b11001010 >> { scanmode_i, scan_rst_ni, _001_ };
  assign \u_0_spi_device_mux.clk_o  = 8'b11001010 >> { scanmode_i, scan_rst_ni, _003_ };
  assign \u_lc_src.gen_rst_pd_n[0].u_pd_rst.d_i  = 4'b0100 >> { _050_, \pwr_i.rst_lc_req [1] };
  assign \tl_o.d_user.data_intg [4] = 16'b0100101110110100 >> { \tl_o.d_data [1:0], \tl_o.d_data [3], \tl_o.d_data [31] };
  assign \tl_o.d_user.data_intg [5] = 4'b1001 >> { \tl_o.d_data [2], \tl_o.d_data [3] };
  assign \gen_rst_por_aon[0].gen_rst_por_aon_normal.u_rst_por_aon.rst_root_n  = 8'b11001010 >> { scanmode_i, scan_rst_ni, \gen_rst_por_aon[0].gen_rst_por_aon_normal.u_rst_por_aon.rst_root_n_pre_mux  };
  assign \tl_o.d_user.data_intg [0] = 4'b0110 >> { \tl_o.d_data [2], \tl_o.d_data [0] };
  assign \u_reg.u_reg_if.a_ack  = 4'b0100 >> { \tl_i.a_valid , \tl_o.d_valid  };
  assign _027_ = 8'b10101100 >> { \tl_o.d_valid , \tl_i.a_valid , \tl_i.d_ready  };
  assign _041_ = 4'b1000 >> { _040_, \gen_rst_por_aon[0].gen_rst_por_aon_normal.u_rst_por_aon.u_rst_clean_mux.clk0_i  };
  assign \gen_rst_por_aon[0].gen_rst_por_aon_normal.u_rst_por_aon.rst_no  = 8'b11001010 >> { scanmode_i, scan_rst_ni, \gen_rst_por_aon[0].gen_rst_por_aon_normal.u_rst_por_aon.rst_nq  };
  assign _069_ = 64'b0000000000000000000000000000000100000000000000000000000000000000 >> { _067_, _065_, _064_, _066_, _063_, _062_ };
  assign _039_ = 8'b01001111 >> { _041_, _069_, \gen_rst_por_aon[0].gen_rst_por_aon_normal.u_rst_por_aon.rst_no  };
  assign \tl_o.d_user.data_intg [3] = 4'b1011 >> { \tl_o.d_data [0], \tl_o.d_data [31] };
  assign \tl_o.d_user.data_intg [6] = 4'b0110 >> \tl_o.d_data [2:1];
  assign \u_aon_por_mux.clk_o  = 8'b11001010 >> { scanmode_i, scan_rst_ni, _026_ };
  assign _070_ = 32'd2389667726 >> { \tl_i.a_mask [1], \tl_i.a_mask [3], \tl_i.a_size [0], \tl_i.a_mask [0], \tl_i.a_mask [2] };
  assign _071_ = 32'd32767 >> { \tl_i.a_opcode [2], \tl_i.a_mask [1], \tl_i.a_mask [3:2], \tl_i.a_mask [0] };
  assign _072_ = 64'b0000000000000000111111111111000000000000000000001110111011101110 >> { \tl_i.a_address [0], \tl_i.a_size [0], \tl_i.a_mask [0], \tl_i.a_mask [2:1], \tl_i.a_mask [3] };
  assign _073_ = 64'b0000000000000000000000000000111100000000000000000001000100010001 >> { \tl_i.a_address [1], _072_, \tl_i.a_mask [1:0], \tl_i.a_mask [2], \tl_i.a_mask [3] };
  assign _074_ = 64'b1111111111111111101110111010101011111010111110100011000000000000 >> { \tl_i.a_address [0], \tl_i.a_size [1], \u_reg.u_reg_if.a_ack , \tl_i.a_address [1], \tl_i.a_opcode [2], \tl_i.a_size [0] };
  assign _075_ = 32'd458752 >> { \tl_i.a_valid , _074_, \tl_i.a_opcode [1], \tl_i.a_opcode [2], \tl_i.a_opcode [0] };
  assign _076_ = 64'b1111000000000000110000001000000011110000111100001100000011000000 >> { _071_, \tl_i.a_size [1], \tl_i.a_opcode [0], _075_, _073_, _070_ };
  assign _032_ = 32'd4032102399 >> { _076_, \tl_i.a_address [4:3], _036_, \tl_i.a_address [2] };
  assign _033_ = 8'b10001111 >> { _076_, \tl_i.a_address [4:3] };
  assign _030_ = 32'd4279304191 >> { _076_, \tl_i.a_address [4], _038_, \tl_i.a_address [2], \tl_i.a_address [3] };
  assign _031_ = 32'd4279177039 >> { \tl_i.a_address [4:3], _076_, _068_, \tl_i.a_address [2] };
  assign _029_ = 16'b1111000111111111 >> { _076_, \tl_i.a_address [4], \tl_i.a_address [2], \tl_i.a_address [3] };
  assign _077_ = 64'b1111101100110011111100000000000000000000000000000000000000000000 >> { \u_reg.u_reg_if.a_ack , _071_, \tl_i.a_address [3], \tl_i.a_address [4], \tl_i.a_mask [0], \tl_i.a_address [2] };
  assign _078_ = 32'd1771476585 >> { \tl_i.a_user.instr_type [0], \tl_i.a_mask [2], \tl_i.a_user.instr_type [3], \tl_i.a_address [31], \tl_i.a_user.instr_type [2] };
  assign _079_ = 4'b1001 >> { \tl_i.a_address [15], \tl_i.a_address [5] };
  assign _080_ = 16'b0110100110010110 >> { \tl_i.a_address [22], \tl_i.a_opcode [2], \tl_i.a_address [9], \tl_i.a_address [24] };
  assign _081_ = 16'b0110100110010110 >> { \tl_i.a_address [12], \tl_i.a_address [18], \tl_i.a_address [28], \tl_i.a_address [2] };
  assign _082_ = 32'd2523490710 >> { \tl_i.a_user.cmd_intg [4], \tl_i.a_address [25], \tl_i.a_address [27], \tl_i.a_address [21], _081_ };
  assign _083_ = 64'b0110100110010110100101100110100110010110011010010110100110010110 >> { \tl_i.a_address [6], \tl_i.a_address [16], _079_, _080_, _082_, _078_ };
  assign _084_ = 8'b01101001 >> { \tl_i.a_data [14], \tl_i.a_data [2], \tl_i.a_data [22] };
  assign _085_ = 32'd2523490710 >> { \tl_i.a_data [28], \tl_i.a_data [20], \tl_i.a_data [27], \tl_i.a_data [12], _084_ };
  assign _086_ = 64'b1001011001101001011010011001011001101001100101101001011001101001 >> { \tl_i.a_user.data_intg [6], \tl_i.a_data [7], \tl_i.a_data [31], \tl_i.a_data [1], \tl_i.a_data [8], \tl_i.a_data [10] };
  assign _087_ = 32'd268500992 >> { _076_, _086_, _085_, _083_, _077_ };
  assign _088_ = 32'd1771476585 >> { \tl_i.a_address [29], \tl_i.a_user.instr_type [2], \tl_i.a_address [13], \tl_i.a_address [24], \tl_i.a_address [3] };
  assign _089_ = 64'b1001011001101001011010011001011001101001100101101001011001101001 >> { \tl_i.a_user.cmd_intg [3], \tl_i.a_address [26], \tl_i.a_address [8], \tl_i.a_address [19], \tl_i.a_mask [1], \tl_i.a_address [30] };
  assign _090_ = 8'b01101001 >> { \tl_i.a_user.instr_type [0], \tl_i.a_address [1], \tl_i.a_address [30] };
  assign _091_ = 16'b1001011001101001 >> { \tl_i.a_address [7], \tl_i.a_address [27:26], \tl_i.a_address [17] };
  assign _092_ = 32'd1771476585 >> { \tl_i.a_address [6], \tl_i.a_address [16], \tl_i.a_address [23], \tl_i.a_user.instr_type [1], _091_ };
  assign _093_ = 64'b0110100110010110100101100110100110010110011010010110100110010110 >> { \tl_i.a_address [22], \tl_i.a_address [11], \tl_i.a_user.cmd_intg [6], \tl_i.a_opcode [0], _090_, _092_ };
  assign _094_ = 32'd1771476585 >> { \tl_i.a_address [14], \tl_i.a_address [25], \tl_i.a_user.instr_type [3], \tl_i.a_address [20], \tl_i.a_address [4] };
  assign _095_ = 16'b1001011001101001 >> { \tl_i.a_data [17], \tl_i.a_data [4], \tl_i.a_data [21], \tl_i.a_data [28] };
  assign _096_ = 16'b1001011001101001 >> { \tl_i.a_data [26], \tl_i.a_data [23], \tl_i.a_data [19], \tl_i.a_data [27] };
  assign _097_ = 64'b1001011001101001011010011001011001101001100101101001011001101001 >> { \tl_i.a_user.data_intg [1], \tl_i.a_data [6], \tl_i.a_data [25], \tl_i.a_data [31], _096_, _095_ };
  assign _098_ = 64'b0110100110010110100101100110100110010110011010010110100110010110 >> { \tl_i.a_data [18], \tl_i.a_data [3], \tl_i.a_user.data_intg [2], \tl_i.a_data [19], \tl_i.a_data [8], \tl_i.a_data [1] };
  assign _099_ = 8'b01101001 >> { \tl_i.a_data [7], \tl_i.a_data [11], \tl_i.a_data [16] };
  assign _100_ = 32'd1771476585 >> { \tl_i.a_data [21], \tl_i.a_data [24], \tl_i.a_data [5], _099_, _098_ };
  assign _101_ = 32'd2129127294 >> { \tl_i.a_data [20], \tl_i.a_data [15], \tl_i.a_data [30], _100_, _097_ };
  assign _102_ = 16'b1001011001101001 >> { \tl_i.a_mask [1], \tl_i.a_address [30], \tl_i.a_mask [0], \tl_i.a_address [29] };
  assign _103_ = 32'd1771476585 >> { \tl_i.a_opcode [0], \tl_i.a_mask [3], \tl_i.a_user.instr_type [1], _102_, _078_ };
  assign _104_ = 16'b0110100110010110 >> { \tl_i.a_address [28], \tl_i.a_address [2], \tl_i.a_user.cmd_intg [0], \tl_i.a_address [3] };
  assign _105_ = 32'd1771476585 >> { \tl_i.a_address [1], \tl_i.a_address [6:5], \tl_i.a_address [7], _104_ };
  assign _106_ = 32'd1771476585 >> { \tl_i.a_address [9], \tl_i.a_address [11], \tl_i.a_address [8], \tl_i.a_address [10], \tl_i.a_address [28] };
  assign _107_ = 16'b1001011001101001 >> { \tl_i.a_address [14], \tl_i.a_address [12], \tl_i.a_user.cmd_intg [1], \tl_i.a_address [16] };
  assign _108_ = 32'd2523490710 >> { \tl_i.a_address [15], \tl_i.a_address [17], \tl_i.a_address [13], _107_, _106_ };
  assign _109_ = 64'b1110011101111110011111101110011101111110111001111110011101111110 >> { \tl_i.a_opcode [2], \tl_i.a_address [0], \tl_i.a_address [4], _105_, _108_, _103_ };
  assign _110_ = 64'b1001011001101001011010011001011001101001100101101001011001101001 >> { _096_, _084_, \tl_i.a_user.data_intg [5], \tl_i.a_data [13], \tl_i.a_data [18], \tl_i.a_data [3] };
  assign _111_ = 64'b0110100110010110100101100110100110010110011010010110100110010110 >> { _099_, _095_, \tl_i.a_user.data_intg [3], \tl_i.a_data [14], \tl_i.a_data [0], \tl_i.a_data [10] };
  assign _112_ = 64'b1011111011101011111010111011111011010111011111010111110111010111 >> { _111_, \tl_i.a_data [24], \tl_i.a_data [6], \tl_i.a_data [29], \tl_i.a_data [9], _110_ };
  assign _113_ = 32'd1771476585 >> { \tl_i.a_data [25], \tl_i.a_data [0], \tl_i.a_data [13], \tl_i.a_data [5], \tl_i.a_data [12] };
  assign _114_ = 64'b0110100110010110100101100110100110010110011010010110100110010110 >> { \tl_i.a_data [26], \tl_i.a_data [17], \tl_i.a_data [8], \tl_i.a_data [10], \tl_i.a_data [18], \tl_i.a_data [29] };
  assign _115_ = 32'd2523490710 >> { \tl_i.a_data [11], \tl_i.a_user.data_intg [0], \tl_i.a_data [15], \tl_i.a_data [2], _114_ };
  assign _116_ = 64'b0110100110010110100101100110100110010110011010010110100110010110 >> { \tl_i.a_data [31], \tl_i.a_data [1], \tl_i.a_data [16], \tl_i.a_data [3], \tl_i.a_data [4], \tl_i.a_data [22] };
  assign _117_ = 32'd2523490710 >> { \tl_i.a_data [9], \tl_i.a_user.data_intg [4], \tl_i.a_data [30], \tl_i.a_data [23], _116_ };
  assign _118_ = 32'd16777232 >> { _117_, _115_, _113_, _112_, _109_ };
  assign _119_ = 64'b0110100110010110100101100110100110010110011010010110100110010110 >> { \tl_i.a_address [0], \tl_i.a_address [31], \tl_i.a_address [23], \tl_i.a_user.instr_type [1], \tl_i.a_address [19], \tl_i.a_address [21] };
  assign _120_ = 32'd2523490710 >> { \tl_i.a_address [22], \tl_i.a_opcode [2], \tl_i.a_mask [0], \tl_i.a_address [29], _090_ };
  assign _121_ = 32'd2523490710 >> { \tl_i.a_user.cmd_intg [2], \tl_i.a_address [20], \tl_i.a_address [18], _120_, _106_ };
  assign _122_ = 64'b0110100110010110100101100110100110010110011010010110100110010110 >> { \tl_i.a_user.cmd_intg [5], \tl_i.a_mask [3], _079_, _091_, _088_, \tl_i.a_address [10] };
  assign _123_ = 64'b0100000100010100000000000000000000000000000000000001010001000001 >> { _094_, _093_, _089_, _081_, _088_, _101_ };
  assign _028_ = 64'b0111111011111111111111111111111111111111111111111111111111111111 >> { _123_, _087_, _118_, _122_, _121_, _119_ };
  assign \u_0_sys_mux.clk_o  = 8'b11001010 >> { scanmode_i, scan_rst_ni, _011_ };
  assign \u_aon_sys_mux.clk_o  = 8'b11001010 >> { scanmode_i, scan_rst_ni, _013_ };
  assign \u_0_sys_io_div4_mux.clk_o  = 8'b11001010 >> { scanmode_i, scan_rst_ni, _007_ };
  assign \u_aon_sys_io_div4_mux.clk_o  = 8'b11001010 >> { scanmode_i, scan_rst_ni, _009_ };
  assign \u_aon_por_io_mux.clk_o  = 8'b11001010 >> { scanmode_i, scan_rst_ni, _024_ };
  assign _034_ = 16'b0001000000000000 >> { \u_reg.u_reg_if.a_ack , \tl_i.a_opcode [2], \tl_i.a_opcode [0], \tl_i.a_opcode [1] };
  assign \u_0_lc_io_div4_mux.clk_o  = 8'b11001010 >> { scanmode_i, scan_rst_ni, _015_ };
  assign \u_aon_por_io_div4_mux.clk_o  = 8'b11001010 >> { scanmode_i, scan_rst_ni, _021_ };
  assign \u_sys_src.gen_rst_pd_n[0].u_pd_rst.d_i  = 32'd16580608 >> { _052_, \pwr_i.rst_sys_req [1], \pwr_i.reset_cause [0], \pwr_i.reset_cause [1], _049_ };
  assign \u_0_lc_mux.clk_o  = 8'b11001010 >> { scanmode_i, scan_rst_ni, _017_ };
  assign \gen_sw_rst_ext_regs[0].u_rst_sw_ctrl_reg.rst_ni  = 8'b11001010 >> { scanmode_i, scan_rst_ni, \u_aon_por_io_div2.gen_generic.u_impl_generic.q_o  };
  assign \gen_rst_por_aon[0].gen_rst_por_aon_normal.u_rst_por_aon.rst_clean_n  = 8'b11001010 >> { scanmode_i, scan_rst_ni, \gen_rst_por_aon[0].gen_rst_por_aon_normal.u_rst_por_aon.u_rst_clean_mux.clk0_i  };
  assign _035_ = 4'b1110 >> { \pwr_i.rstreqs [0], _036_ };
  assign _045_ = 32'd16580608 >> { _051_, \pwr_i.rst_sys_req [0], \pwr_i.reset_cause [0], \pwr_i.reset_cause [1], _049_ };
  assign \tl_o.d_user.data_intg [2] = 4'b0110 >> { \tl_o.d_data [1], \tl_o.d_data [3] };
  assign _043_ = 4'b0100 >> { _050_, \pwr_i.rst_lc_req [0] };
  assign \u_aon_por_usb_mux.clk_o  = 8'b11001010 >> { scanmode_i, scan_rst_ni, _019_ };
  assign _055_ = 4'b0111 >> { \gen_rst_por_aon[0].gen_rst_por_aon_normal.u_rst_por_aon.rst_no , _041_ };
  assign _056_ = 4'b0100 >> { _041_, _062_ };
  assign _060_ = 64'b0111111111111111100000000000000000000000000000000000000000000000 >> { _041_, _066_, _063_, _062_, _064_, _065_ };
  assign _057_ = 8'b01100000 >> { _041_, _063_, _062_ };
  assign _124_ = 64'b1000000000000000000000000000000001111111111111111111111111111111 >> { _067_, _063_, _062_, _064_, _065_, _066_ };
  assign _061_ = 4'b0100 >> { _041_, _124_ };
  assign _059_ = 32'd2139095040 >> { _041_, _065_, _063_, _062_, _064_ };
  assign _058_ = 16'b0111100000000000 >> { _041_, _064_, _063_, _062_ };
  assign \u_reg.hw2reg.reset_info.ndm_reset.de  = 16'b0001000000000000 >> { _049_, _037_, \pwr_i.reset_cause  };
  assign \tl_o.d_user.rsp_intg [3] = 2'b01 >> \tl_o.d_size [0];
  assign \tl_o.d_user.rsp_intg [0] = 2'b01 >> \tl_o.d_user.rsp_intg [1];
  assign \tl_o.d_user.rsp_intg [5] = 2'b01 >> \tl_o.d_opcode [0];
  assign \tl_o.a_ready  = 2'b01 >> \tl_o.d_valid ;
  assign { \tl_o.d_user.rsp_intg [6], \tl_o.d_user.rsp_intg [4], \tl_o.d_user.rsp_intg [2] } = { 1'b0, \tl_o.d_size [1], \tl_o.d_error  };
  assign \tl_o.d_user.data_intg [1] = 1'b1;
  assign \tl_o.d_sink  = 1'b0;
  assign \tl_o.d_param  = 3'b000;
  assign \tl_o.d_opcode [2:1] = 2'b00;
  assign \tl_o.d_data [30:4] = { \tl_o.d_data [31], \tl_o.d_data [31], \tl_o.d_data [31], \tl_o.d_data [31], \tl_o.d_data [31], \tl_o.d_data [31], \tl_o.d_data [31], \tl_o.d_data [31], \tl_o.d_data [31], \tl_o.d_data [31], \tl_o.d_data [31], \tl_o.d_data [31], \tl_o.d_data [31], \tl_o.d_data [31], \tl_o.d_data [31], \tl_o.d_data [31], \tl_o.d_data [31], \tl_o.d_data [31], \tl_o.d_data [31], \tl_o.d_data [31], \tl_o.d_data [31], \tl_o.d_data [31], \tl_o.d_data [31], \tl_o.d_data [31], \tl_o.d_data [31], \tl_o.d_data [31], \tl_o.d_data [31] };
  assign \resets_o.rst_usb_n  = { 1'b0, \u_aon_usb_mux.clk_o  };
  assign \resets_o.rst_sys_n  = { \u_0_sys_mux.clk_o , \u_aon_sys_mux.clk_o  };
  assign \resets_o.rst_sys_io_n  = { \u_0_spi_device_mux.clk_o , 1'b0 };
  assign \resets_o.rst_sys_io_div4_n  = { \u_0_sys_io_div4_mux.clk_o , \u_aon_sys_io_div4_mux.clk_o  };
  assign \resets_o.rst_sys_aon_n  = { 1'b0, \u_aon_sys_aon_mux.clk_o  };
  assign \resets_o.rst_spi_device_n  = { \u_0_spi_device_mux.clk_o , 1'b0 };
  assign \resets_o.rst_por_usb_n  = { 1'b0, \u_aon_por_usb_mux.clk_o  };
  assign \resets_o.rst_por_n  = { 1'b0, \u_aon_por_mux.clk_o  };
  assign \resets_o.rst_por_io_n  = { 1'b0, \u_aon_por_io_mux.clk_o  };
  assign \resets_o.rst_por_io_div4_n  = { 1'b0, \u_aon_por_io_div4_mux.clk_o  };
  assign \resets_o.rst_por_io_div2_n  = { 1'b0, \gen_sw_rst_ext_regs[0].u_rst_sw_ctrl_reg.rst_ni  };
  assign \resets_o.rst_por_aon_n  = { 1'b0, \gen_rst_por_aon[0].gen_rst_por_aon_normal.u_rst_por_aon.rst_no  };
  assign \resets_o.rst_lc_n  = { \u_0_lc_mux.clk_o , 1'b0 };
  assign \resets_o.rst_lc_io_div4_n  = { \u_0_lc_io_div4_mux.clk_o , 1'b0 };
  assign \resets_ast_o.rst_ast_usbdev_usb_n  = { 1'b0, \u_aon_usb_mux.clk_o  };
  assign \resets_ast_o.rst_ast_usbdev_sys_io_div4_n  = { \u_0_sys_io_div4_mux.clk_o , \u_aon_sys_io_div4_mux.clk_o  };
  assign \resets_ast_o.rst_ast_sensor_ctrl_sys_io_div4_n  = { \u_0_sys_io_div4_mux.clk_o , \u_aon_sys_io_div4_mux.clk_o  };
  assign \pwr_o.rst_sys_src_n  = { \u_0_spi_device.gen_generic.u_impl_generic.rst_ni , \u_aon_sys.gen_generic.u_impl_generic.rst_ni  };
  assign \pwr_o.rst_lc_src_n  = { \u_0_lc.gen_generic.u_impl_generic.rst_ni , \u_lc_src.gen_rst_pd_n[0].u_pd_rst.gen_generic.u_impl_generic.rst_ni  };
endmodule
