
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_tt_025C_1v80 Corner ===================================

Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.077122    0.006401    0.278121 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120770    0.134157    0.208280    0.486401 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.135107    0.009010    0.495411 ^ cell2/clk (fpgacell)
     3    0.092490    0.215901    1.653646    2.149057 v cell2/config_data_out (fpgacell)
                                                         cell2_cram_out (net)
                      0.221193    0.027558    2.176615 v cell3/config_data_in (fpgacell)
                                              2.176615   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.076276    0.001217    0.272936 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141708    0.155164    0.214986    0.487922 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.155874    0.008683    0.496605 ^ cell3/clk (fpgacell)
                                  0.250000    0.746605   clock uncertainty
                                  0.000000    0.746605   clock reconvergence pessimism
                                  0.336310    1.082915   library hold time
                                              1.082915   data required time
---------------------------------------------------------------------------------------------
                                              1.082915   data required time
                                             -2.176615   data arrival time
---------------------------------------------------------------------------------------------
                                              1.093701   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.077122    0.006401    0.278121 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120770    0.134157    0.208280    0.486401 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.134936    0.008184    0.494584 ^ cell0/clk (fpgacell)
     3    0.123181    0.282838    1.690656    2.185240 v cell0/config_data_out (fpgacell)
                                                         cell0_cram_out (net)
                      0.291069    0.039429    2.224670 v cell1/config_data_in (fpgacell)
                                              2.224670   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.076276    0.001217    0.272936 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141708    0.155164    0.214986    0.487922 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.161596    0.024643    0.512565 ^ cell1/clk (fpgacell)
                                  0.250000    0.762565   clock uncertainty
                                  0.000000    0.762565   clock reconvergence pessimism
                                  0.336310    1.098875   library hold time
                                              1.098875   data required time
---------------------------------------------------------------------------------------------
                                              1.098875   data required time
                                             -2.224670   data arrival time
---------------------------------------------------------------------------------------------
                                              1.125795   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.076276    0.001217    0.272936 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141708    0.155164    0.214986    0.487922 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.161596    0.024643    0.512565 ^ cell1/clk (fpgacell)
     3    0.111627    0.250985    1.697394    2.209959 v cell1/config_data_out (fpgacell)
                                                         cell1_cram_out (net)
                      0.251696    0.008177    2.218135 v cell2/config_data_in (fpgacell)
                                              2.218135   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.077122    0.006401    0.278121 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120770    0.134157    0.208280    0.486401 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.135107    0.009010    0.495411 ^ cell2/clk (fpgacell)
                                  0.250000    0.745411   clock uncertainty
                                  0.000000    0.745411   clock reconvergence pessimism
                                  0.336310    1.081721   library hold time
                                              1.081721   data required time
---------------------------------------------------------------------------------------------
                                              1.081721   data required time
                                             -2.218135   data arrival time
---------------------------------------------------------------------------------------------
                                              1.136414   slack (MET)


Startpoint: config_data_in (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003599    0.023195    0.013188 2000.013184 ^ config_data_in (in)
                                                         config_data_in (net)
                      0.023195    0.000000 2000.013184 ^ input1/A (sky130_fd_sc_hd__buf_2)
     1    0.038619    0.190517    0.202817 2000.216064 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                                         net1 (net)
                      0.190562    0.002501 2000.218506 ^ cell0/config_data_in (fpgacell)
                                           2000.218506   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.077122    0.006401    0.278121 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120770    0.134157    0.208280    0.486401 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.134936    0.008184    0.494584 ^ cell0/clk (fpgacell)
                                  0.250000    0.744584   clock uncertainty
                                  0.000000    0.744584   clock reconvergence pessimism
                                  0.438870    1.183454   library hold time
                                              1.183454   data required time
---------------------------------------------------------------------------------------------
                                              1.183454   data required time
                                           -2000.218506   data arrival time
---------------------------------------------------------------------------------------------
                                           1999.035034   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143691    0.005230 2000.219482 ^ cell3/nrst (fpgacell)
                                           2000.219482   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.076276    0.001217    0.272936 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141708    0.155164    0.214986    0.487922 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.155874    0.008683    0.496605 ^ cell3/clk (fpgacell)
                                  0.250000    0.746605   clock uncertainty
                                  0.000000    0.746605   clock reconvergence pessimism
                                  0.077920    0.824525   library hold time
                                              0.824525   data required time
---------------------------------------------------------------------------------------------
                                              0.824525   data required time
                                           -2000.219482   data arrival time
---------------------------------------------------------------------------------------------
                                           1999.395020   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.146596    0.016826 2000.231079 ^ cell2/nrst (fpgacell)
                                           2000.231079   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.077122    0.006401    0.278121 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120770    0.134157    0.208280    0.486401 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.135107    0.009010    0.495411 ^ cell2/clk (fpgacell)
                                  0.250000    0.745411   clock uncertainty
                                  0.000000    0.745411   clock reconvergence pessimism
                                  0.077920    0.823331   library hold time
                                              0.823331   data required time
---------------------------------------------------------------------------------------------
                                              0.823331   data required time
                                           -2000.231079   data arrival time
---------------------------------------------------------------------------------------------
                                           1999.407715   slack (MET)


Startpoint: en (input port clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011165    0.027078    0.018190 2000.018188 v en (in)
                                                         en (net)
                      0.027082    0.000000 2000.018188 v input3/A (sky130_fd_sc_hd__buf_12)
     7    0.124387    0.074825    0.154387 2000.172607 v input3/X (sky130_fd_sc_hd__buf_12)
                                                         net3 (net)
                      0.075727    0.006594 2000.179199 v cell3/en (fpgacell)
                                           2000.179199   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.076276    0.001217    0.272936 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141708    0.155164    0.214986    0.487922 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.155874    0.008683    0.496605 ^ cell3/clk (fpgacell)
                                  0.250000    0.746605   clock uncertainty
                                  0.000000    0.746605   clock reconvergence pessimism
                                 -0.070010    0.676595   library hold time
                                              0.676595   data required time
---------------------------------------------------------------------------------------------
                                              0.676595   data required time
                                           -2000.179199   data arrival time
---------------------------------------------------------------------------------------------
                                           1999.502563   slack (MET)


Startpoint: en (input port clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011165    0.027078    0.018190 2000.018188 v en (in)
                                                         en (net)
                      0.027082    0.000000 2000.018188 v input3/A (sky130_fd_sc_hd__buf_12)
     7    0.124387    0.074825    0.154387 2000.172607 v input3/X (sky130_fd_sc_hd__buf_12)
                                                         net3 (net)
                      0.082527    0.018417 2000.191040 v cell2/en (fpgacell)
                                           2000.191040   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.077122    0.006401    0.278121 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120770    0.134157    0.208280    0.486401 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.135107    0.009010    0.495411 ^ cell2/clk (fpgacell)
                                  0.250000    0.745411   clock uncertainty
                                  0.000000    0.745411   clock reconvergence pessimism
                                 -0.070010    0.675401   library hold time
                                              0.675401   data required time
---------------------------------------------------------------------------------------------
                                              0.675401   data required time
                                           -2000.191040   data arrival time
---------------------------------------------------------------------------------------------
                                           1999.515747   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143550    0.003638 2000.217896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176169    0.200028    0.196451 2000.414307 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.248634    0.075033 2000.489380 ^ cell1/nrst (fpgacell)
                                           2000.489380   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.076276    0.001217    0.272936 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141708    0.155164    0.214986    0.487922 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.161596    0.024643    0.512565 ^ cell1/clk (fpgacell)
                                  0.250000    0.762565   clock uncertainty
                                  0.000000    0.762565   clock reconvergence pessimism
                                  0.077920    0.840485   library hold time
                                              0.840485   data required time
---------------------------------------------------------------------------------------------
                                              0.840485   data required time
                                           -2000.489380   data arrival time
---------------------------------------------------------------------------------------------
                                           1999.648926   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011721    0.059106    0.039563 2000.039673 ^ nrst (in)
                                                         nrst (net)
                      0.059108    0.000000 2000.039673 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119543    0.143418    0.174623 2000.214233 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.143550    0.003638 2000.217896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176169    0.200028    0.196451 2000.414307 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.260215    0.085265 2000.499634 ^ cell0/nrst (fpgacell)
                                           2000.499634   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.077122    0.006401    0.278121 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120770    0.134157    0.208280    0.486401 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.134936    0.008184    0.494584 ^ cell0/clk (fpgacell)
                                  0.250000    0.744584   clock uncertainty
                                  0.000000    0.744584   clock reconvergence pessimism
                                  0.077920    0.822504   library hold time
                                              0.822504   data required time
---------------------------------------------------------------------------------------------
                                              0.822504   data required time
                                           -2000.499634   data arrival time
---------------------------------------------------------------------------------------------
                                           1999.677124   slack (MET)


Startpoint: en (input port clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011165    0.027078    0.018190 2000.018188 v en (in)
                                                         en (net)
                      0.027082    0.000000 2000.018188 v input3/A (sky130_fd_sc_hd__buf_12)
     7    0.124387    0.074825    0.154387 2000.172607 v input3/X (sky130_fd_sc_hd__buf_12)
                                                         net3 (net)
                      0.075352    0.005230 2000.177856 v max_cap265/A (sky130_fd_sc_hd__buf_12)
     5    0.209378    0.099116    0.166892 2000.344727 v max_cap265/X (sky130_fd_sc_hd__buf_12)
                                                         net265 (net)
                      0.203882    0.087539 2000.432251 v cell1/en (fpgacell)
                                           2000.432251   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.076276    0.001217    0.272936 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141708    0.155164    0.214986    0.487922 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.161596    0.024643    0.512565 ^ cell1/clk (fpgacell)
                                  0.250000    0.762565   clock uncertainty
                                  0.000000    0.762565   clock reconvergence pessimism
                                 -0.070010    0.692555   library hold time
                                              0.692555   data required time
---------------------------------------------------------------------------------------------
                                              0.692555   data required time
                                           -2000.432251   data arrival time
---------------------------------------------------------------------------------------------
                                           1999.739746   slack (MET)


Startpoint: en (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011165    0.027078    0.018190 2000.018188 v en (in)
                                                         en (net)
                      0.027082    0.000000 2000.018188 v input3/A (sky130_fd_sc_hd__buf_12)
     7    0.124387    0.074825    0.154387 2000.172607 v input3/X (sky130_fd_sc_hd__buf_12)
                                                         net3 (net)
                      0.075352    0.005230 2000.177856 v max_cap265/A (sky130_fd_sc_hd__buf_12)
     5    0.209378    0.099116    0.166892 2000.344727 v max_cap265/X (sky130_fd_sc_hd__buf_12)
                                                         net265 (net)
                      0.221474    0.099135 2000.443848 v cell0/en (fpgacell)
                                           2000.443848   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.077122    0.006401    0.278121 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120770    0.134157    0.208280    0.486401 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.134936    0.008184    0.494584 ^ cell0/clk (fpgacell)
                                  0.250000    0.744584   clock uncertainty
                                  0.000000    0.744584   clock reconvergence pessimism
                                 -0.070010    0.674574   library hold time
                                              0.674574   data required time
---------------------------------------------------------------------------------------------
                                              0.674574   data required time
                                           -2000.443848   data arrival time
---------------------------------------------------------------------------------------------
                                           1999.769287   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011285    0.027343    0.018417 2000.018433 v config_en (in)
                                                         config_en (net)
                      0.027347    0.000000 2000.018433 v input2/A (sky130_fd_sc_hd__buf_12)
     7    0.130544    0.077644    0.155524 2000.173950 v input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.078393    0.006366 2000.180298 v cell3/config_en (fpgacell)
                                           2000.180298   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.076276    0.001217    0.272936 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141708    0.155164    0.214986    0.487922 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.155874    0.008683    0.496605 ^ cell3/clk (fpgacell)
                                  0.250000    0.746605   clock uncertainty
                                  0.000000    0.746605   clock reconvergence pessimism
                                 -1.064420   -0.317815   library hold time
                                             -0.317815   data required time
---------------------------------------------------------------------------------------------
                                             -0.317815   data required time
                                           -2000.180298   data arrival time
---------------------------------------------------------------------------------------------
                                           2000.498169   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011285    0.027343    0.018417 2000.018433 v config_en (in)
                                                         config_en (net)
                      0.027347    0.000000 2000.018433 v input2/A (sky130_fd_sc_hd__buf_12)
     7    0.130544    0.077644    0.155524 2000.173950 v input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.086640    0.020236 2000.194214 v cell2/config_en (fpgacell)
                                           2000.194214   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.077122    0.006401    0.278121 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120770    0.134157    0.208280    0.486401 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.135107    0.009010    0.495411 ^ cell2/clk (fpgacell)
                                  0.250000    0.745411   clock uncertainty
                                  0.000000    0.745411   clock reconvergence pessimism
                                 -1.064420   -0.319009   library hold time
                                             -0.319009   data required time
---------------------------------------------------------------------------------------------
                                             -0.319009   data required time
                                           -2000.194214   data arrival time
---------------------------------------------------------------------------------------------
                                           2000.513184   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011285    0.027343    0.018417 2000.018433 v config_en (in)
                                                         config_en (net)
                      0.027347    0.000000 2000.018433 v input2/A (sky130_fd_sc_hd__buf_12)
     7    0.130544    0.077644    0.155524 2000.173950 v input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.077896    0.003865 2000.177856 v max_cap266/A (sky130_fd_sc_hd__buf_12)
     5    0.204042    0.095378    0.167802 2000.345703 v max_cap266/X (sky130_fd_sc_hd__buf_12)
                                                         net266 (net)
                      0.197792    0.084583 2000.430298 v cell1/config_en (fpgacell)
                                           2000.430298   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.076276    0.001217    0.272936 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141708    0.155164    0.214986    0.487922 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.161596    0.024643    0.512565 ^ cell1/clk (fpgacell)
                                  0.250000    0.762565   clock uncertainty
                                  0.000000    0.762565   clock reconvergence pessimism
                                 -1.064420   -0.301855   library hold time
                                             -0.301855   data required time
---------------------------------------------------------------------------------------------
                                             -0.301855   data required time
                                           -2000.430298   data arrival time
---------------------------------------------------------------------------------------------
                                           2000.732178   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011285    0.027343    0.018417 2000.018433 v config_en (in)
                                                         config_en (net)
                      0.027347    0.000000 2000.018433 v input2/A (sky130_fd_sc_hd__buf_12)
     7    0.130544    0.077644    0.155524 2000.173950 v input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.077896    0.003865 2000.177856 v max_cap266/A (sky130_fd_sc_hd__buf_12)
     5    0.204042    0.095378    0.167802 2000.345703 v max_cap266/X (sky130_fd_sc_hd__buf_12)
                                                         net266 (net)
                      0.217137    0.097089 2000.442749 v cell0/config_en (fpgacell)
                                           2000.442749   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.077122    0.006401    0.278121 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120770    0.134157    0.208280    0.486401 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.134936    0.008184    0.494584 ^ cell0/clk (fpgacell)
                                  0.250000    0.744584   clock uncertainty
                                  0.000000    0.744584   clock reconvergence pessimism
                                 -1.064420   -0.319836   library hold time
                                             -0.319836   data required time
---------------------------------------------------------------------------------------------
                                             -0.319836   data required time
                                           -2000.442749   data arrival time
---------------------------------------------------------------------------------------------
                                           2000.762695   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: config_data_out (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.076276    0.001217    0.272936 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141708    0.155164    0.214986    0.487922 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.155874    0.008683    0.496605 ^ cell3/clk (fpgacell)
     3    0.038608    0.096731    1.579602    2.076207 v cell3/config_data_out (fpgacell)
                                                         net136 (net)
                      0.097044    0.005899    2.082105 v output136/A (sky130_fd_sc_hd__buf_2)
     1    0.034347    0.089718    0.203648    2.285754 v output136/X (sky130_fd_sc_hd__buf_2)
                                                         config_data_out (net)
                      0.089724    0.000758    2.286511 v config_data_out (out)
                                              2.286511   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                             -2.286511   data arrival time
---------------------------------------------------------------------------------------------
                                           2002.036377   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.077122    0.006401    0.278121 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120770    0.134157    0.208280    0.486401 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.134936    0.008184    0.494584 ^ cell0/clk (fpgacell)
     1    0.006303    0.021916   10.696703   11.191286 v cell0/SBsouth_out[13] (fpgacell)
                                                         net205 (net)
                      0.021916    0.000126   11.191413 v output205/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.089952    0.170335   11.361748 v output205/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[13] (net)
                      0.089958    0.000747   11.362494 v io_south_out[13] (out)
                                             11.362494   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.362494   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.112427   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.077122    0.006401    0.278121 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120770    0.134157    0.208280    0.486401 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.134936    0.008184    0.494584 ^ cell0/clk (fpgacell)
     1    0.006394    0.022016   10.703448   11.198032 v cell0/SBwest_out[13] (fpgacell)
                                                         net237 (net)
                      0.022016    0.000168   11.198200 v output237/A (sky130_fd_sc_hd__buf_2)
     1    0.034165    0.089463    0.169995   11.368195 v output237/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[13] (net)
                      0.089468    0.000706   11.368901 v io_west_out[13] (out)
                                             11.368901   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.368901   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.118896   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.077122    0.006401    0.278121 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120770    0.134157    0.208280    0.486401 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.135107    0.009010    0.495411 ^ cell2/clk (fpgacell)
     1    0.006434    0.022043   10.703492   11.198903 v cell2/SBwest_out[13] (fpgacell)
                                                         net254 (net)
                      0.022043    0.000171   11.199075 v output254/A (sky130_fd_sc_hd__buf_2)
     1    0.034176    0.089487    0.170027   11.369102 v output254/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[29] (net)
                      0.089492    0.000706   11.369807 v io_west_out[29] (out)
                                             11.369807   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.369807   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.119751   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.076276    0.001217    0.272936 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141708    0.155164    0.214986    0.487922 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.161596    0.024643    0.512565 ^ cell1/clk (fpgacell)
     1    0.006240    0.021875   10.696631   11.209196 v cell1/SBsouth_out[13] (fpgacell)
                                                         net222 (net)
                      0.021875    0.000123   11.209319 v output222/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.089952    0.170318   11.379637 v output222/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[29] (net)
                      0.089958    0.000747   11.380384 v io_south_out[29] (out)
                                             11.380384   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.380384   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.130249   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.077122    0.006401    0.278121 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120770    0.134157    0.208280    0.486401 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.134936    0.008184    0.494584 ^ cell0/clk (fpgacell)
     1    0.005722    0.021538   10.749028   11.243611 v cell0/SBsouth_out[7] (fpgacell)
                                                         net230 (net)
                      0.021538    0.000122   11.243733 v output230/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.089792    0.170062   11.413795 v output230/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[7] (net)
                      0.089797    0.000733   11.414528 v io_south_out[7] (out)
                                             11.414528   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.414528   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.164551   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.076276    0.001217    0.272936 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141708    0.155164    0.214986    0.487922 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.161596    0.024643    0.512565 ^ cell1/clk (fpgacell)
     1    0.005623    0.021472   10.748915   11.261480 v cell1/SBsouth_out[7] (fpgacell)
                                                         net216 (net)
                      0.021472    0.000118   11.261599 v output216/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.089791    0.170036   11.431634 v output216/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[23] (net)
                      0.089797    0.000733   11.432366 v io_south_out[23] (out)
                                             11.432366   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.432366   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.182251   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.077122    0.006401    0.278121 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120770    0.134157    0.208280    0.486401 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.134936    0.008184    0.494584 ^ cell0/clk (fpgacell)
     1    0.005730    0.021558   10.787971   11.282555 v cell0/SBsouth_out[11] (fpgacell)
                                                         net203 (net)
                      0.021558    0.000117   11.282672 v output203/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.089949    0.170190   11.452862 v output203/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[11] (net)
                      0.089955    0.000747   11.453609 v io_south_out[11] (out)
                                             11.453609   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.453609   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.203613   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.076276    0.001217    0.272936 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141708    0.155164    0.214986    0.487922 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.161596    0.024643    0.512565 ^ cell1/clk (fpgacell)
     1    0.005783    0.021594   10.788032   11.300596 v cell1/SBsouth_out[11] (fpgacell)
                                                         net220 (net)
                      0.021594    0.000121   11.300717 v output220/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.089792    0.170084   11.470801 v output220/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[27] (net)
                      0.089798    0.000733   11.471535 v io_south_out[27] (out)
                                             11.471535   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.471535   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.221436   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.077122    0.006401    0.278121 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120770    0.134157    0.208280    0.486401 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.135107    0.009010    0.495411 ^ cell2/clk (fpgacell)
     1    0.006675    0.022359   10.813188   11.308599 v cell2/SBwest_out[7] (fpgacell)
                                                         net248 (net)
                      0.022359    0.000171   11.308769 v output248/A (sky130_fd_sc_hd__buf_2)
     1    0.034089    0.089304    0.169991   11.478761 v output248/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[23] (net)
                      0.089308    0.000705   11.479465 v io_west_out[23] (out)
                                             11.479465   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.479465   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.229370   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.077122    0.006401    0.278121 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120770    0.134157    0.208280    0.486401 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.134936    0.008184    0.494584 ^ cell0/clk (fpgacell)
     1    0.006836    0.022465   10.813372   11.307956 v cell0/SBwest_out[7] (fpgacell)
                                                         net262 (net)
                      0.022465    0.000174   11.308130 v output262/A (sky130_fd_sc_hd__buf_2)
     1    0.034236    0.089629    0.170292   11.478422 v output262/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[7] (net)
                      0.089634    0.000727   11.479150 v io_west_out[7] (out)
                                             11.479150   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.479150   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.229126   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.077122    0.006401    0.278121 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120770    0.134157    0.208280    0.486401 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.134936    0.008184    0.494584 ^ cell0/clk (fpgacell)
     1    0.006303    0.021920   10.815874   11.310458 v cell0/SBwest_out[11] (fpgacell)
                                                         net235 (net)
                      0.021920    0.000168   11.310626 v output235/A (sky130_fd_sc_hd__buf_2)
     1    0.034095    0.089312    0.169825   11.480451 v output235/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[11] (net)
                      0.089317    0.000705   11.481156 v io_west_out[11] (out)
                                             11.481156   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.481156   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.231201   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.077122    0.006401    0.278121 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120770    0.134157    0.208280    0.486401 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.135107    0.009010    0.495411 ^ cell2/clk (fpgacell)
     1    0.006335    0.021941   10.815909   11.311320 v cell2/SBwest_out[11] (fpgacell)
                                                         net252 (net)
                      0.021941    0.000170   11.311490 v output252/A (sky130_fd_sc_hd__buf_2)
     1    0.034234    0.089619    0.170077   11.481567 v output252/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[27] (net)
                      0.089625    0.000727   11.482294 v io_west_out[27] (out)
                                             11.482294   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.482294   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.232300   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.077122    0.006401    0.278121 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120770    0.134157    0.208280    0.486401 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.134936    0.008184    0.494584 ^ cell0/clk (fpgacell)
     1    0.005330    0.021297   10.846707   11.341290 v cell0/SBsouth_out[4] (fpgacell)
                                                         net227 (net)
                      0.021297    0.000117   11.341408 v output227/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.089946    0.170084   11.511493 v output227/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[4] (net)
                      0.089952    0.000747   11.512239 v io_south_out[4] (out)
                                             11.512239   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.512239   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.262085   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.076276    0.001217    0.272936 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141708    0.155164    0.214986    0.487922 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.161596    0.024643    0.512565 ^ cell1/clk (fpgacell)
     1    0.005383    0.021332   10.846767   11.359332 v cell1/SBsouth_out[4] (fpgacell)
                                                         net213 (net)
                      0.021332    0.000121   11.359453 v output213/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.089790    0.169979   11.529432 v output213/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[20] (net)
                      0.089795    0.000733   11.530165 v io_south_out[20] (out)
                                             11.530165   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.530165   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.280029   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.077122    0.006401    0.278121 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120770    0.134157    0.208280    0.486401 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.134936    0.008184    0.494584 ^ cell0/clk (fpgacell)
     1    0.005322    0.021292   10.867807   11.362391 v cell0/SBsouth_out[5] (fpgacell)
                                                         net228 (net)
                      0.021292    0.000122   11.362513 v output228/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.089947    0.170083   11.532596 v output228/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[5] (net)
                      0.089952    0.000747   11.533342 v io_south_out[5] (out)
                                             11.533342   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.533342   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.283203   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.077122    0.006401    0.278121 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120770    0.134157    0.208280    0.486401 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.135107    0.009010    0.495411 ^ cell2/clk (fpgacell)
     1    0.006075    0.021782   10.880849   11.376260 v cell2/SBwest_out[4] (fpgacell)
                                                         net245 (net)
                      0.021782    0.000088   11.376348 v output245/A (sky130_fd_sc_hd__buf_2)
     1    0.034318    0.089813    0.170145   11.546492 v output245/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[20] (net)
                      0.089819    0.000759   11.547252 v io_west_out[20] (out)
                                             11.547252   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.547252   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.297119   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.077122    0.006401    0.278121 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120770    0.134157    0.208280    0.486401 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.134936    0.008184    0.494584 ^ cell0/clk (fpgacell)
     1    0.006003    0.021740   10.880754   11.375339 v cell0/SBwest_out[4] (fpgacell)
                                                         net259 (net)
                      0.021740    0.000168   11.375506 v output259/A (sky130_fd_sc_hd__buf_2)
     1    0.034153    0.089435    0.169862   11.545368 v output259/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[4] (net)
                      0.089440    0.000705   11.546074 v io_west_out[4] (out)
                                             11.546074   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.546074   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.296021   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.076276    0.001217    0.272936 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141708    0.155164    0.214986    0.487922 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.161596    0.024643    0.512565 ^ cell1/clk (fpgacell)
     1    0.005223    0.021225   10.867695   11.380260 v cell1/SBsouth_out[5] (fpgacell)
                                                         net214 (net)
                      0.021225    0.000118   11.380378 v output214/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.089946    0.170056   11.550434 v output214/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[21] (net)
                      0.089951    0.000747   11.551181 v io_south_out[21] (out)
                                             11.551181   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.551181   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.301147   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.076276    0.001217    0.272936 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141708    0.155164    0.214986    0.487922 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.155874    0.008683    0.496605 ^ cell3/clk (fpgacell)
     1    0.006016    0.022529   10.891210   11.387815 v cell3/CBeast_out[13] (fpgacell)
                                                         net158 (net)
                      0.022529    0.000080   11.387895 v output158/A (sky130_fd_sc_hd__buf_2)
     1    0.033971    0.089011    0.169911   11.557806 v output158/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[29] (net)
                      0.089015    0.000614   11.558419 v io_east_out[29] (out)
                                             11.558419   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.558419   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.308228   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.076276    0.001217    0.272936 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141708    0.155164    0.214986    0.487922 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.161596    0.024643    0.512565 ^ cell1/clk (fpgacell)
     1    0.005805    0.022373   10.890969   11.403535 v cell1/CBeast_out[13] (fpgacell)
                                                         net141 (net)
                      0.022373    0.000081   11.403615 v output141/A (sky130_fd_sc_hd__buf_2)
     1    0.034226    0.089595    0.170259   11.573874 v output141/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[13] (net)
                      0.089600    0.000698   11.574573 v io_east_out[13] (out)
                                             11.574573   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.574573   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.324585   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.077122    0.006401    0.278121 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120770    0.134157    0.208280    0.486401 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.134936    0.008184    0.494584 ^ cell0/clk (fpgacell)
     1    0.005382    0.021834   10.908298   11.402883 v cell0/SBsouth_out[3] (fpgacell)
                                                         net226 (net)
                      0.021834    0.000120   11.403003 v output226/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.089795    0.170181   11.573184 v output226/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[3] (net)
                      0.089800    0.000733   11.573916 v io_south_out[3] (out)
                                             11.573916   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.573916   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.323975   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.077122    0.006401    0.278121 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120770    0.134157    0.208280    0.486401 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.134936    0.008184    0.494584 ^ cell0/clk (fpgacell)
     1    0.007382    0.022654   10.918810   11.413394 v cell0/SBsouth_out[10] (fpgacell)
                                                         net202 (net)
                      0.022654    0.000120   11.413514 v output202/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.089802    0.170512   11.584026 v output202/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[10] (net)
                      0.089808    0.000733   11.584760 v io_south_out[10] (out)
                                             11.584760   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.584760   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.334595   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.077122    0.006401    0.278121 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120770    0.134157    0.208280    0.486401 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.135107    0.009010    0.495411 ^ cell2/clk (fpgacell)
     1    0.008399    0.023094   10.923485   11.418896 v cell2/SBwest_out[8] (fpgacell)
                                                         net249 (net)
                      0.023094    0.000171   11.419066 v output249/A (sky130_fd_sc_hd__buf_2)
     1    0.034168    0.089479    0.170436   11.589502 v output249/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[24] (net)
                      0.089483    0.000706   11.590208 v io_west_out[24] (out)
                                             11.590208   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.590208   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.340088   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.077122    0.006401    0.278121 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120770    0.134157    0.208280    0.486401 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.134936    0.008184    0.494584 ^ cell0/clk (fpgacell)
     1    0.008342    0.023069   10.923421   11.418005 v cell0/SBwest_out[8] (fpgacell)
                                                         net263 (net)
                      0.023069    0.000166   11.418171 v output263/A (sky130_fd_sc_hd__buf_2)
     1    0.034159    0.089459    0.170409   11.588579 v output263/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[8] (net)
                      0.089464    0.000706   11.589286 v io_west_out[8] (out)
                                             11.589286   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.589286   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.339233   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.076276    0.001217    0.272936 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141708    0.155164    0.214986    0.487922 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.161596    0.024643    0.512565 ^ cell1/clk (fpgacell)
     1    0.005498    0.021977   10.908479   11.421044 v cell1/SBsouth_out[3] (fpgacell)
                                                         net211 (net)
                      0.021977    0.000125   11.421169 v output211/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.089953    0.170359   11.591528 v output211/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[19] (net)
                      0.089959    0.000747   11.592275 v io_south_out[19] (out)
                                             11.592275   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.592275   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.342163   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.077122    0.006401    0.278121 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120770    0.134157    0.208280    0.486401 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.135107    0.009010    0.495411 ^ cell2/clk (fpgacell)
     1    0.005304    0.021747   10.930200   11.425611 v cell2/CBnorth_out[13] (fpgacell)
                                                         net173 (net)
                      0.021747    0.000097   11.425707 v output173/A (sky130_fd_sc_hd__buf_2)
     1    0.034321    0.089822    0.170131   11.595838 v output173/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[13] (net)
                      0.089828    0.000766   11.596604 v io_north_out[13] (out)
                                             11.596604   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.596604   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.346436   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.076276    0.001217    0.272936 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141708    0.155164    0.214986    0.487922 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.155874    0.008683    0.496605 ^ cell3/clk (fpgacell)
     1    0.005259    0.021693   10.930129   11.426734 v cell3/CBnorth_out[13] (fpgacell)
                                                         net190 (net)
                      0.021693    0.000096   11.426829 v output190/A (sky130_fd_sc_hd__buf_2)
     1    0.034567    0.090365    0.170543   11.597372 v output190/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[29] (net)
                      0.090371    0.000802   11.598174 v io_north_out[29] (out)
                                             11.598174   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.598174   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.348022   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.076276    0.001217    0.272936 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141708    0.155164    0.214986    0.487922 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.155874    0.008683    0.496605 ^ cell3/clk (fpgacell)
     1    0.005844    0.022393   10.932817   11.429422 v cell3/CBeast_out[7] (fpgacell)
                                                         net152 (net)
                      0.022393    0.000078   11.429501 v output152/A (sky130_fd_sc_hd__buf_2)
     1    0.034113    0.089332    0.170089   11.599589 v output152/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[23] (net)
                      0.089336    0.000655   11.600245 v io_east_out[23] (out)
                                             11.600245   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.600245   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.350098   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.077122    0.006401    0.278121 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120770    0.134157    0.208280    0.486401 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.134936    0.008184    0.494584 ^ cell0/clk (fpgacell)
     1    0.006380    0.021966   10.934813   11.429398 v cell0/SBwest_out[5] (fpgacell)
                                                         net260 (net)
                      0.021966    0.000089   11.429486 v output260/A (sky130_fd_sc_hd__buf_2)
     1    0.034156    0.089443    0.169957   11.599443 v output260/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[5] (net)
                      0.089448    0.000706   11.600149 v io_west_out[5] (out)
                                             11.600149   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.600149   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.350098   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.076276    0.001217    0.272936 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141708    0.155164    0.214986    0.487922 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.161596    0.024643    0.512565 ^ cell1/clk (fpgacell)
     1    0.007498    0.022718   10.918941   11.431507 v cell1/SBsouth_out[10] (fpgacell)
                                                         net219 (net)
                      0.022718    0.000125   11.431632 v output219/A (sky130_fd_sc_hd__buf_2)
     1    0.034398    0.089987    0.170682   11.602314 v output219/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[26] (net)
                      0.089993    0.000747   11.603061 v io_south_out[26] (out)
                                             11.603061   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.603061   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.353027   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.077122    0.006401    0.278121 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120770    0.134157    0.208280    0.486401 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.134936    0.008184    0.494584 ^ cell0/clk (fpgacell)
     1    0.006282    0.021915   10.936460   11.431043 v cell0/SBsouth_out[8] (fpgacell)
                                                         net231 (net)
                      0.021915    0.000120   11.431163 v output231/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.089952    0.170334   11.601497 v output231/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[8] (net)
                      0.089958    0.000747   11.602244 v io_south_out[8] (out)
                                             11.602244   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.602244   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.352173   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.077122    0.006401    0.278121 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120770    0.134157    0.208280    0.486401 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.135107    0.009010    0.495411 ^ cell2/clk (fpgacell)
     1    0.006334    0.021941   10.934750   11.430161 v cell2/SBwest_out[5] (fpgacell)
                                                         net246 (net)
                      0.021941    0.000171   11.430331 v output246/A (sky130_fd_sc_hd__buf_2)
     1    0.034213    0.089571    0.170046   11.600378 v output246/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[21] (net)
                      0.089576    0.000717   11.601094 v io_west_out[21] (out)
                                             11.601094   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.601094   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.350952   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.077122    0.006401    0.278121 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120770    0.134157    0.208280    0.486401 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.135107    0.009010    0.495411 ^ cell2/clk (fpgacell)
     1    0.006334    0.022272   10.947253   11.442664 v cell2/SBwest_out[3] (fpgacell)
                                                         net243 (net)
                      0.022272    0.000171   11.442836 v output243/A (sky130_fd_sc_hd__buf_2)
     1    0.034168    0.089471    0.170103   11.612939 v output243/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[19] (net)
                      0.089476    0.000706   11.613645 v io_west_out[19] (out)
                                             11.613645   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.613645   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.363525   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.077122    0.006401    0.278121 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120770    0.134157    0.208280    0.486401 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.134936    0.008184    0.494584 ^ cell0/clk (fpgacell)
     1    0.006303    0.022252   10.947219   11.441802 v cell0/SBwest_out[3] (fpgacell)
                                                         net258 (net)
                      0.022252    0.000168   11.441971 v output258/A (sky130_fd_sc_hd__buf_2)
     1    0.034168    0.089472    0.170095   11.612065 v output258/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[3] (net)
                      0.089477    0.000706   11.612772 v io_west_out[3] (out)
                                             11.612772   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.612772   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.362793   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.076276    0.001217    0.272936 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141708    0.155164    0.214986    0.487922 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.161596    0.024643    0.512565 ^ cell1/clk (fpgacell)
     1    0.005639    0.022151   10.932509   11.445074 v cell1/CBeast_out[7] (fpgacell)
                                                         net166 (net)
                      0.022151    0.000069   11.445144 v output166/A (sky130_fd_sc_hd__buf_2)
     1    0.034126    0.089363    0.170006   11.615150 v output166/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[7] (net)
                      0.089367    0.000666   11.615816 v io_east_out[7] (out)
                                             11.615816   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.615816   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.365723   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.076276    0.001217    0.272936 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141708    0.155164    0.214986    0.487922 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.161596    0.024643    0.512565 ^ cell1/clk (fpgacell)
     1    0.006223    0.021876   10.936393   11.448957 v cell1/SBsouth_out[8] (fpgacell)
                                                         net217 (net)
                      0.021876    0.000118   11.449076 v output217/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.089952    0.170318   11.619393 v output217/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[24] (net)
                      0.089958    0.000747   11.620141 v io_south_out[24] (out)
                                             11.620141   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.620141   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.370117   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.077122    0.006401    0.278121 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120770    0.134157    0.208280    0.486401 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.134936    0.008184    0.494584 ^ cell0/clk (fpgacell)
     1    0.006362    0.021953   10.982927   11.477510 v cell0/SBwest_out[10] (fpgacell)
                                                         net234 (net)
                      0.021953    0.000089   11.477600 v output234/A (sky130_fd_sc_hd__buf_2)
     1    0.034170    0.089473    0.169979   11.647578 v output234/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[10] (net)
                      0.089478    0.000706   11.648285 v io_west_out[10] (out)
                                             11.648285   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.648285   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.398315   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.077122    0.006401    0.278121 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120770    0.134157    0.208280    0.486401 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.135107    0.009010    0.495411 ^ cell2/clk (fpgacell)
     1    0.006334    0.021941   10.982883   11.478294 v cell2/SBwest_out[10] (fpgacell)
                                                         net251 (net)
                      0.021941    0.000171   11.478466 v output251/A (sky130_fd_sc_hd__buf_2)
     1    0.034211    0.089567    0.170043   11.648508 v output251/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[26] (net)
                      0.089572    0.000717   11.649225 v io_west_out[26] (out)
                                             11.649225   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.649225   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.399170   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.077122    0.006401    0.278121 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120770    0.134157    0.208280    0.486401 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.134936    0.008184    0.494584 ^ cell0/clk (fpgacell)
     1    0.006303    0.022732   10.991896   11.486480 v cell0/SBwest_out[14] (fpgacell)
                                                         net238 (net)
                      0.022732    0.000168   11.486648 v output238/A (sky130_fd_sc_hd__buf_2)
     1    0.034195    0.089539    0.170332   11.656980 v output238/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[14] (net)
                      0.089544    0.000716   11.657696 v io_west_out[14] (out)
                                             11.657696   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.657696   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.407593   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.077122    0.006401    0.278121 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120770    0.134157    0.208280    0.486401 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.135107    0.009010    0.495411 ^ cell2/clk (fpgacell)
     1    0.006384    0.022791   10.991985   11.487396 v cell2/SBwest_out[14] (fpgacell)
                                                         net256 (net)
                      0.022791    0.000171   11.487567 v output256/A (sky130_fd_sc_hd__buf_2)
     1    0.034156    0.089451    0.170290   11.657857 v output256/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[30] (net)
                      0.089456    0.000706   11.658564 v io_west_out[30] (out)
                                             11.658564   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.658564   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.408569   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.077122    0.006401    0.278121 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120770    0.134157    0.208280    0.486401 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.134936    0.008184    0.494584 ^ cell0/clk (fpgacell)
     1    0.006222    0.022679   10.996895   11.491478 v cell0/SBsouth_out[12] (fpgacell)
                                                         net204 (net)
                      0.022679    0.000122   11.491600 v output204/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.089960    0.170642   11.662242 v output204/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[12] (net)
                      0.089965    0.000747   11.662989 v io_south_out[12] (out)
                                             11.662989   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.662989   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.412842   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.077122    0.006401    0.278121 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120770    0.134157    0.208280    0.486401 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.135107    0.009010    0.495411 ^ cell2/clk (fpgacell)
     1    0.006177    0.022636   11.014237   11.509648 v cell2/CBnorth_out[11] (fpgacell)
                                                         net171 (net)
                      0.022636    0.000103   11.509751 v output171/A (sky130_fd_sc_hd__buf_2)
     1    0.034321    0.089831    0.170489   11.680241 v output171/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[11] (net)
                      0.089837    0.000766   11.681007 v io_north_out[11] (out)
                                             11.681007   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.681007   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.431030   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.076276    0.001217    0.272936 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141708    0.155164    0.214986    0.487922 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.155874    0.008683    0.496605 ^ cell3/clk (fpgacell)
     1    0.006038    0.022535   11.014083   11.510688 v cell3/CBnorth_out[11] (fpgacell)
                                                         net188 (net)
                      0.022535    0.000099   11.510787 v output188/A (sky130_fd_sc_hd__buf_2)
     1    0.034321    0.089830    0.170449   11.681236 v output188/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[27] (net)
                      0.089836    0.000766   11.682002 v io_north_out[27] (out)
                                             11.682002   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.682002   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.431885   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.076276    0.001217    0.272936 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141708    0.155164    0.214986    0.487922 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.161596    0.024643    0.512565 ^ cell1/clk (fpgacell)
     1    0.006123    0.022607   10.996785   11.509350 v cell1/SBsouth_out[12] (fpgacell)
                                                         net221 (net)
                      0.022607    0.000118   11.509468 v output221/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.089959    0.170614   11.680082 v output221/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[28] (net)
                      0.089965    0.000747   11.680829 v io_south_out[28] (out)
                                             11.680829   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.680829   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.430786   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.077122    0.006401    0.278121 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120770    0.134157    0.208280    0.486401 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.134936    0.008184    0.494584 ^ cell0/clk (fpgacell)
     1    0.006522    0.022885   11.021449   11.516033 v cell0/SBsouth_out[14] (fpgacell)
                                                         net206 (net)
                      0.022885    0.000122   11.516154 v output206/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.089805    0.170606   11.686760 v output206/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[14] (net)
                      0.089810    0.000733   11.687493 v io_south_out[14] (out)
                                             11.687493   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.687493   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.437378   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.076276    0.001217    0.272936 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141708    0.155164    0.214986    0.487922 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.155874    0.008683    0.496605 ^ cell3/clk (fpgacell)
     1    0.005718    0.022250   11.026855   11.523458 v cell3/CBeast_out[11] (fpgacell)
                                                         net156 (net)
                      0.022250    0.000069   11.523528 v output156/A (sky130_fd_sc_hd__buf_2)
     1    0.033946    0.088956    0.169753   11.693281 v output156/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[27] (net)
                      0.088959    0.000614   11.693895 v io_east_out[27] (out)
                                             11.693895   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.693895   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.443726   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.076276    0.001217    0.272936 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141708    0.155164    0.214986    0.487922 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.155874    0.008683    0.496605 ^ cell3/clk (fpgacell)
     1    0.005941    0.022475   11.025277   11.521881 v cell3/CBeast_out[15] (fpgacell)
                                                         net161 (net)
                      0.022475    0.000078   11.521959 v output161/A (sky130_fd_sc_hd__buf_2)
     1    0.034192    0.089518    0.170244   11.692204 v output161/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[31] (net)
                      0.089523    0.000688   11.692892 v io_east_out[31] (out)
                                             11.692892   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.692892   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.442871   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.077122    0.006401    0.278121 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120770    0.134157    0.208280    0.486401 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.134936    0.008184    0.494584 ^ cell0/clk (fpgacell)
     1    0.005382    0.022512   11.028563   11.523148 v cell0/SBsouth_out[15] (fpgacell)
                                                         net207 (net)
                      0.022512    0.000120   11.523267 v output207/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.089958    0.170575   11.693842 v output207/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[15] (net)
                      0.089964    0.000747   11.694589 v io_south_out[15] (out)
                                             11.694589   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.694589   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.444458   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.076276    0.001217    0.272936 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141708    0.155164    0.214986    0.487922 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.155874    0.008683    0.496605 ^ cell3/clk (fpgacell)
     1    0.005298    0.021743   11.035991   11.532596 v cell3/CBnorth_out[7] (fpgacell)
                                                         net184 (net)
                      0.021743    0.000098   11.532693 v output184/A (sky130_fd_sc_hd__buf_2)
     1    0.034321    0.089822    0.170129   11.702822 v output184/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[23] (net)
                      0.089828    0.000766   11.703588 v io_north_out[23] (out)
                                             11.703588   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.703588   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.453491   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.077122    0.006401    0.278121 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120770    0.134157    0.208280    0.486401 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.135107    0.009010    0.495411 ^ cell2/clk (fpgacell)
     1    0.005445    0.021924   11.036222   11.531632 v cell2/CBnorth_out[7] (fpgacell)
                                                         net198 (net)
                      0.021924    0.000103   11.531735 v output198/A (sky130_fd_sc_hd__buf_2)
     1    0.034576    0.090386    0.170651   11.702386 v output198/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[7] (net)
                      0.090393    0.000803   11.703189 v io_north_out[7] (out)
                                             11.703189   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.703189   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.453125   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.077122    0.006401    0.278121 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120770    0.134157    0.208280    0.486401 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.134936    0.008184    0.494584 ^ cell0/clk (fpgacell)
     1    0.006762    0.022243   11.035973   11.530557 v cell0/SBsouth_out[9] (fpgacell)
                                                         net232 (net)
                      0.022243    0.000124   11.530681 v output232/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.089955    0.170466   11.701147 v output232/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[9] (net)
                      0.089961    0.000747   11.701894 v io_south_out[9] (out)
                                             11.701894   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.701894   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.451782   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.076276    0.001217    0.272936 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141708    0.155164    0.214986    0.487922 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.161596    0.024643    0.512565 ^ cell1/clk (fpgacell)
     1    0.006423    0.022814   11.021339   11.533905 v cell1/SBsouth_out[14] (fpgacell)
                                                         net224 (net)
                      0.022814    0.000118   11.534023 v output224/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.089804    0.170577   11.704600 v output224/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[30] (net)
                      0.089809    0.000733   11.705333 v io_south_out[30] (out)
                                             11.705333   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.705333   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.455322   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.076276    0.001217    0.272936 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141708    0.155164    0.214986    0.487922 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.161596    0.024643    0.512565 ^ cell1/clk (fpgacell)
     1    0.005805    0.022371   11.025121   11.537685 v cell1/CBeast_out[15] (fpgacell)
                                                         net143 (net)
                      0.022371    0.000069   11.537755 v output143/A (sky130_fd_sc_hd__buf_2)
     1    0.033927    0.088915    0.169767   11.707522 v output143/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[15] (net)
                      0.088919    0.000613   11.708136 v io_east_out[15] (out)
                                             11.708136   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.708136   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.458130   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.076276    0.001217    0.272936 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141708    0.155164    0.214986    0.487922 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.161596    0.024643    0.512565 ^ cell1/clk (fpgacell)
     1    0.005913    0.022443   11.027115   11.539680 v cell1/CBeast_out[11] (fpgacell)
                                                         net139 (net)
                      0.022443    0.000084   11.539764 v output139/A (sky130_fd_sc_hd__buf_2)
     1    0.034026    0.089137    0.169963   11.709727 v output139/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[11] (net)
                      0.089141    0.000635   11.710361 v io_east_out[11] (out)
                                             11.710361   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.710361   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.460327   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.076276    0.001217    0.272936 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141708    0.155164    0.214986    0.487922 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.161596    0.024643    0.512565 ^ cell1/clk (fpgacell)
     1    0.005323    0.022443   11.028470   11.541035 v cell1/SBsouth_out[15] (fpgacell)
                                                         net225 (net)
                      0.022443    0.000118   11.541153 v output225/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.089957    0.170547   11.711700 v output225/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[31] (net)
                      0.089963    0.000747   11.712447 v io_south_out[31] (out)
                                             11.712447   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.712447   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.462402   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.077122    0.006401    0.278121 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120770    0.134157    0.208280    0.486401 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.134936    0.008184    0.494584 ^ cell0/clk (fpgacell)
     1    0.005765    0.030883   11.041428   11.536012 v cell0/SBsouth_out[6] (fpgacell)
                                                         net229 (net)
                      0.030883    0.000128   11.536139 v output229/A (sky130_fd_sc_hd__buf_2)
     1    0.034396    0.089931    0.174187   11.710326 v output229/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[6] (net)
                      0.089936    0.000748   11.711074 v io_south_out[6] (out)
                                             11.711074   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.711074   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.461060   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.077122    0.006401    0.278121 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120770    0.134157    0.208280    0.486401 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.135107    0.009010    0.495411 ^ cell2/clk (fpgacell)
     1    0.006575    0.022921   11.046449   11.541860 v cell2/SBwest_out[6] (fpgacell)
                                                         net247 (net)
                      0.022921    0.000171   11.542030 v output247/A (sky130_fd_sc_hd__buf_2)
     1    0.034225    0.089609    0.170456   11.712485 v output247/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[22] (net)
                      0.089614    0.000727   11.713212 v io_west_out[22] (out)
                                             11.713212   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.713212   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.463135   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.077122    0.006401    0.278121 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120770    0.134157    0.208280    0.486401 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.134936    0.008184    0.494584 ^ cell0/clk (fpgacell)
     1    0.006447    0.022828   11.046308   11.540892 v cell0/SBwest_out[6] (fpgacell)
                                                         net261 (net)
                      0.022828    0.000166   11.541058 v output261/A (sky130_fd_sc_hd__buf_2)
     1    0.034094    0.089318    0.170190   11.711247 v output261/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[6] (net)
                      0.089323    0.000705   11.711952 v io_west_out[6] (out)
                                             11.711952   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.711952   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.461914   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.076276    0.001217    0.272936 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141708    0.155164    0.214986    0.487922 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.161596    0.024643    0.512565 ^ cell1/clk (fpgacell)
     1    0.007148    0.022500   11.036412   11.548977 v cell1/SBsouth_out[9] (fpgacell)
                                                         net218 (net)
                      0.022500    0.000139   11.549116 v output218/A (sky130_fd_sc_hd__buf_2)
     1    0.034501    0.090244    0.170718   11.719833 v output218/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[25] (net)
                      0.090252    0.000835   11.720669 v io_south_out[25] (out)
                                             11.720669   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.720669   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.470581   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.076276    0.001217    0.272936 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141708    0.155164    0.214986    0.487922 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.161596    0.024643    0.512565 ^ cell1/clk (fpgacell)
     1    0.005640    0.030739   11.041167   11.553733 v cell1/SBsouth_out[6] (fpgacell)
                                                         net215 (net)
                      0.030739    0.000123   11.553855 v output215/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.089908    0.174104   11.727960 v output215/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[22] (net)
                      0.089914    0.000747   11.728706 v io_south_out[22] (out)
                                             11.728706   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.728706   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.478516   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.077122    0.006401    0.278121 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120770    0.134157    0.208280    0.486401 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.134936    0.008184    0.494584 ^ cell0/clk (fpgacell)
     1    0.006082    0.022578   11.072088   11.566672 v cell0/SBsouth_out[1] (fpgacell)
                                                         net212 (net)
                      0.022578    0.000120   11.566792 v output212/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.089959    0.170601   11.737393 v output212/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[1] (net)
                      0.089964    0.000747   11.738140 v io_south_out[1] (out)
                                             11.738140   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.738140   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.488159   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.077122    0.006401    0.278121 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120770    0.134157    0.208280    0.486401 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.135107    0.009010    0.495411 ^ cell2/clk (fpgacell)
     1    0.006384    0.021974   11.081455   11.576866 v cell2/SBwest_out[9] (fpgacell)
                                                         net250 (net)
                      0.021974    0.000171   11.577037 v output250/A (sky130_fd_sc_hd__buf_2)
     1    0.034170    0.089474    0.169988   11.747025 v output250/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[25] (net)
                      0.089479    0.000706   11.747730 v io_west_out[25] (out)
                                             11.747730   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.747730   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.497681   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.077122    0.006401    0.278121 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120770    0.134157    0.208280    0.486401 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.134936    0.008184    0.494584 ^ cell0/clk (fpgacell)
     1    0.006263    0.021893   11.081319   11.575902 v cell0/SBwest_out[9] (fpgacell)
                                                         net264 (net)
                      0.021893    0.000167   11.576069 v output264/A (sky130_fd_sc_hd__buf_2)
     1    0.034153    0.089437    0.169924   11.745993 v output264/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[9] (net)
                      0.089441    0.000705   11.746698 v io_west_out[9] (out)
                                             11.746698   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.746698   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.496704   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.076276    0.001217    0.272936 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141708    0.155164    0.214986    0.487922 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.161596    0.024643    0.512565 ^ cell1/clk (fpgacell)
     1    0.006023    0.022536   11.072023   11.584589 v cell1/SBsouth_out[1] (fpgacell)
                                                         net209 (net)
                      0.022536    0.000118   11.584707 v output209/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.089958    0.170584   11.755291 v output209/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[17] (net)
                      0.089964    0.000747   11.756039 v io_south_out[17] (out)
                                             11.756039   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.756039   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.506104   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.077122    0.006401    0.278121 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120770    0.134157    0.208280    0.486401 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.134936    0.008184    0.494584 ^ cell0/clk (fpgacell)
     1    0.006362    0.025057   11.113378   11.607961 v cell0/SBwest_out[15] (fpgacell)
                                                         net239 (net)
                      0.025057    0.000089   11.608050 v output239/A (sky130_fd_sc_hd__buf_2)
     1    0.034162    0.089453    0.171273   11.779323 v output239/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[15] (net)
                      0.089458    0.000705   11.780028 v io_west_out[15] (out)
                                             11.780028   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.780028   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.529907   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.077122    0.006401    0.278121 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120770    0.134157    0.208280    0.486401 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.135107    0.009010    0.495411 ^ cell2/clk (fpgacell)
     1    0.006299    0.025019   11.113295   11.608706 v cell2/SBwest_out[15] (fpgacell)
                                                         net257 (net)
                      0.025019    0.000171   11.608876 v output257/A (sky130_fd_sc_hd__buf_2)
     1    0.034203    0.089545    0.171323   11.780198 v output257/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[31] (net)
                      0.089550    0.000717   11.780915 v io_west_out[31] (out)
                                             11.780915   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.780915   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.530884   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.077122    0.006401    0.278121 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120770    0.134157    0.208280    0.486401 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.135107    0.009010    0.495411 ^ cell2/clk (fpgacell)
     1    0.006284    0.022727   11.120943   11.616354 v cell2/SBwest_out[1] (fpgacell)
                                                         net241 (net)
                      0.022727    0.000171   11.616524 v output241/A (sky130_fd_sc_hd__buf_2)
     1    0.034225    0.089607    0.170377   11.786901 v output241/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[17] (net)
                      0.089613    0.000727   11.787628 v io_west_out[17] (out)
                                             11.787628   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.787628   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.537720   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.077122    0.006401    0.278121 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120770    0.134157    0.208280    0.486401 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.134936    0.008184    0.494584 ^ cell0/clk (fpgacell)
     1    0.006163    0.022640   11.120810   11.615394 v cell0/SBwest_out[1] (fpgacell)
                                                         net244 (net)
                      0.022640    0.000167   11.615561 v output244/A (sky130_fd_sc_hd__buf_2)
     1    0.034087    0.089300    0.170100   11.785661 v output244/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[1] (net)
                      0.089305    0.000705   11.786366 v io_west_out[1] (out)
                                             11.786366   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.786366   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.536255   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.076276    0.001217    0.272936 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141708    0.155164    0.214986    0.487922 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.155874    0.008683    0.496605 ^ cell3/clk (fpgacell)
     1    0.006418    0.022815   11.124460   11.621064 v cell3/CBeast_out[4] (fpgacell)
                                                         net149 (net)
                      0.022815    0.000069   11.621134 v output149/A (sky130_fd_sc_hd__buf_2)
     1    0.033989    0.089058    0.170053   11.791187 v output149/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[20] (net)
                      0.089062    0.000624   11.791811 v io_east_out[20] (out)
                                             11.791811   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.791811   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.541748   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.076276    0.001217    0.272936 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141708    0.155164    0.214986    0.487922 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.155874    0.008683    0.496605 ^ cell3/clk (fpgacell)
     1    0.006436    0.022828   11.137339   11.633943 v cell3/CBeast_out[5] (fpgacell)
                                                         net150 (net)
                      0.022828    0.000077   11.634020 v output150/A (sky130_fd_sc_hd__buf_2)
     1    0.034035    0.089161    0.170135   11.804155 v output150/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[21] (net)
                      0.089165    0.000635   11.804790 v io_east_out[21] (out)
                                             11.804790   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.804790   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.554688   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.076276    0.001217    0.272936 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141708    0.155164    0.214986    0.487922 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.161596    0.024643    0.512565 ^ cell1/clk (fpgacell)
     1    0.006505    0.022877   11.124556   11.637121 v cell1/CBeast_out[4] (fpgacell)
                                                         net163 (net)
                      0.022877    0.000069   11.637190 v output163/A (sky130_fd_sc_hd__buf_2)
     1    0.034013    0.089115    0.170115   11.807304 v output163/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[4] (net)
                      0.089119    0.000634   11.807939 v io_east_out[4] (out)
                                             11.807939   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.807939   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.557861   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.076276    0.001217    0.272936 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141708    0.155164    0.214986    0.487922 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.155874    0.008683    0.496605 ^ cell3/clk (fpgacell)
     1    0.007033    0.023245   11.149695   11.646300 v cell3/CBeast_out[10] (fpgacell)
                                                         net155 (net)
                      0.023245    0.000078   11.646379 v output155/A (sky130_fd_sc_hd__buf_2)
     1    0.034062    0.089224    0.170350   11.816729 v output155/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[26] (net)
                      0.089228    0.000646   11.817374 v io_east_out[26] (out)
                                             11.817374   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.817374   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.567261   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.076276    0.001217    0.272936 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141708    0.155164    0.214986    0.487922 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.155874    0.008683    0.496605 ^ cell3/clk (fpgacell)
     1    0.005859    0.022416   11.149784   11.646389 v cell3/CBnorth_out[5] (fpgacell)
                                                         net182 (net)
                      0.022416    0.000096   11.646485 v output182/A (sky130_fd_sc_hd__buf_2)
     1    0.034287    0.089748    0.170347   11.816833 v output182/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[21] (net)
                      0.089754    0.000752   11.817585 v io_north_out[21] (out)
                                             11.817585   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.817585   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.567505   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.077122    0.006401    0.278121 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120770    0.134157    0.208280    0.486401 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.135107    0.009010    0.495411 ^ cell2/clk (fpgacell)
     1    0.005944    0.022477   11.149879   11.645289 v cell2/CBnorth_out[5] (fpgacell)
                                                         net196 (net)
                      0.022477    0.000099   11.645388 v output196/A (sky130_fd_sc_hd__buf_2)
     1    0.034282    0.089739    0.170363   11.815751 v output196/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[5] (net)
                      0.089745    0.000752   11.816504 v io_north_out[5] (out)
                                             11.816504   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.816504   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.566528   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.076276    0.001217    0.272936 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141708    0.155164    0.214986    0.487922 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.161596    0.024643    0.512565 ^ cell1/clk (fpgacell)
     1    0.006305    0.022734   11.137194   11.649759 v cell1/CBeast_out[5] (fpgacell)
                                                         net164 (net)
                      0.022734    0.000069   11.649828 v output164/A (sky130_fd_sc_hd__buf_2)
     1    0.033927    0.088919    0.169914   11.819742 v output164/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[5] (net)
                      0.088922    0.000613   11.820354 v io_east_out[5] (out)
                                             11.820354   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.820354   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.570190   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.076276    0.001217    0.272936 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141708    0.155164    0.214986    0.487922 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.155874    0.008683    0.496605 ^ cell3/clk (fpgacell)
     1    0.005179    0.021601   11.152707   11.649312 v cell3/CBnorth_out[8] (fpgacell)
                                                         net185 (net)
                      0.021601    0.000101   11.649413 v output185/A (sky130_fd_sc_hd__buf_2)
     1    0.034321    0.089821    0.170072   11.819486 v output185/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[24] (net)
                      0.089827    0.000766   11.820251 v io_north_out[24] (out)
                                             11.820251   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.820251   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.570190   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.077122    0.006401    0.278121 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120770    0.134157    0.208280    0.486401 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.135107    0.009010    0.495411 ^ cell2/clk (fpgacell)
     1    0.005091    0.021497   11.152571   11.647982 v cell2/CBnorth_out[8] (fpgacell)
                                                         net199 (net)
                      0.021497    0.000097   11.648078 v output199/A (sky130_fd_sc_hd__buf_2)
     1    0.034287    0.089740    0.169977   11.818055 v output199/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[8] (net)
                      0.089746    0.000752   11.818808 v io_north_out[8] (out)
                                             11.818808   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.818808   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.568848   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.076276    0.001217    0.272936 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141708    0.155164    0.214986    0.487922 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.155874    0.008683    0.496605 ^ cell3/clk (fpgacell)
     1    0.005923    0.022462   11.163325   11.659930 v cell3/CBeast_out[8] (fpgacell)
                                                         net153 (net)
                      0.022462    0.000077   11.660007 v output153/A (sky130_fd_sc_hd__buf_2)
     1    0.033954    0.088974    0.169853   11.829860 v output153/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[24] (net)
                      0.088978    0.000614   11.830474 v io_east_out[24] (out)
                                             11.830474   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.830474   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.580444   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.076276    0.001217    0.272936 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141708    0.155164    0.214986    0.487922 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.161596    0.024643    0.512565 ^ cell1/clk (fpgacell)
     1    0.006905    0.023153   11.149554   11.662120 v cell1/CBeast_out[10] (fpgacell)
                                                         net138 (net)
                      0.023153    0.000069   11.662189 v output138/A (sky130_fd_sc_hd__buf_2)
     1    0.033936    0.088939    0.170101   11.832290 v output138/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[10] (net)
                      0.088942    0.000613   11.832903 v io_east_out[10] (out)
                                             11.832903   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.832903   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.582886   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.077122    0.006401    0.278121 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120770    0.134157    0.208280    0.486401 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.135107    0.009010    0.495411 ^ cell2/clk (fpgacell)
     1    0.007444    0.023549   11.168640   11.664050 v cell2/CBnorth_out[10] (fpgacell)
                                                         net170 (net)
                      0.023549    0.000099   11.664149 v output170/A (sky130_fd_sc_hd__buf_2)
     1    0.034321    0.089831    0.170871   11.835020 v output170/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[10] (net)
                      0.089837    0.000766   11.835787 v io_north_out[10] (out)
                                             11.835787   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.835787   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.585693   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.076276    0.001217    0.272936 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141708    0.155164    0.214986    0.487922 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.155874    0.008683    0.496605 ^ cell3/clk (fpgacell)
     1    0.007359    0.023487   11.168546   11.665150 v cell3/CBnorth_out[10] (fpgacell)
                                                         net187 (net)
                      0.023487    0.000096   11.665246 v output187/A (sky130_fd_sc_hd__buf_2)
     1    0.034321    0.089832    0.170845   11.836091 v output187/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[26] (net)
                      0.089838    0.000766   11.836857 v io_north_out[26] (out)
                                             11.836857   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.836857   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.586792   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.076276    0.001217    0.272936 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141708    0.155164    0.214986    0.487922 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.161596    0.024643    0.512565 ^ cell1/clk (fpgacell)
     1    0.005913    0.022456   11.163315   11.675880 v cell1/CBeast_out[8] (fpgacell)
                                                         net167 (net)
                      0.022456    0.000084   11.675964 v output167/A (sky130_fd_sc_hd__buf_2)
     1    0.034100    0.089305    0.170089   11.846053 v output167/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[8] (net)
                      0.089309    0.000655   11.846709 v io_east_out[8] (out)
                                             11.846709   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.846709   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.596558   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.076276    0.001217    0.272936 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141708    0.155164    0.214986    0.487922 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.155874    0.008683    0.496605 ^ cell3/clk (fpgacell)
     1    0.005459    0.021934   11.181805   11.678409 v cell3/CBnorth_out[3] (fpgacell)
                                                         net179 (net)
                      0.021934    0.000096   11.678505 v output179/A (sky130_fd_sc_hd__buf_2)
     1    0.034321    0.089824    0.170206   11.848711 v output179/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[19] (net)
                      0.089830    0.000766   11.849477 v io_north_out[19] (out)
                                             11.849477   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.849477   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.599487   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.077122    0.006401    0.278121 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120770    0.134157    0.208280    0.486401 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.135107    0.009010    0.495411 ^ cell2/clk (fpgacell)
     1    0.005596    0.022103   11.182018   11.677429 v cell2/CBnorth_out[3] (fpgacell)
                                                         net194 (net)
                      0.022103    0.000100   11.677529 v output194/A (sky130_fd_sc_hd__buf_2)
     1    0.034582    0.090402    0.170735   11.848265 v output194/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[3] (net)
                      0.090409    0.000803   11.849068 v io_north_out[3] (out)
                                             11.849068   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.849068   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.599121   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.076276    0.001217    0.272936 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141708    0.155164    0.214986    0.487922 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.155874    0.008683    0.496605 ^ cell3/clk (fpgacell)
     1    0.005459    0.021941   11.184664   11.681269 v cell3/CBnorth_out[6] (fpgacell)
                                                         net183 (net)
                      0.021941    0.000096   11.681365 v output183/A (sky130_fd_sc_hd__buf_2)
     1    0.034321    0.089824    0.170209   11.851573 v output183/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[22] (net)
                      0.089830    0.000766   11.852340 v io_north_out[22] (out)
                                             11.852340   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.852340   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.602295   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.077122    0.006401    0.278121 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120770    0.134157    0.208280    0.486401 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.135107    0.009010    0.495411 ^ cell2/clk (fpgacell)
     1    0.005504    0.021996   11.184734   11.680145 v cell2/CBnorth_out[6] (fpgacell)
                                                         net197 (net)
                      0.021996    0.000097   11.680242 v output197/A (sky130_fd_sc_hd__buf_2)
     1    0.034321    0.089825    0.170232   11.850473 v output197/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[6] (net)
                      0.089831    0.000766   11.851240 v io_north_out[6] (out)
                                             11.851240   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.851240   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.601074   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.077122    0.006401    0.278121 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120770    0.134157    0.208280    0.486401 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.135107    0.009010    0.495411 ^ cell2/clk (fpgacell)
     1    0.006482    0.022855   11.192646   11.688057 v cell2/CBnorth_out[4] (fpgacell)
                                                         net195 (net)
                      0.022855    0.000103   11.688160 v output195/A (sky130_fd_sc_hd__buf_2)
     1    0.034321    0.089833    0.170578   11.858738 v output195/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[4] (net)
                      0.089839    0.000766   11.859505 v io_north_out[4] (out)
                                             11.859505   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.859505   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.609497   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.077122    0.006401    0.278121 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120770    0.134157    0.208280    0.486401 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.135107    0.009010    0.495411 ^ cell2/clk (fpgacell)
     1    0.008884    0.030587   11.189415   11.684826 v cell2/SBwest_out[2] (fpgacell)
                                                         net242 (net)
                      0.030587    0.000171   11.684997 v output242/A (sky130_fd_sc_hd__buf_2)
     1    0.034089    0.089256    0.173518   11.858515 v output242/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[18] (net)
                      0.089261    0.000705   11.859220 v io_west_out[18] (out)
                                             11.859220   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.859220   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.609009   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.077122    0.006401    0.278121 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120770    0.134157    0.208280    0.486401 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.134936    0.008184    0.494584 ^ cell0/clk (fpgacell)
     1    0.008847    0.030611   11.189368   11.683952 v cell0/SBwest_out[2] (fpgacell)
                                                         net255 (net)
                      0.030611    0.000089   11.684041 v output255/A (sky130_fd_sc_hd__buf_2)
     1    0.034280    0.089693    0.173834   11.857875 v output255/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[2] (net)
                      0.089699    0.000769   11.858644 v io_west_out[2] (out)
                                             11.858644   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.858644   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.608643   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.076276    0.001217    0.272936 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141708    0.155164    0.214986    0.487922 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.155874    0.008683    0.496605 ^ cell3/clk (fpgacell)
     1    0.006388    0.022787   11.192543   11.689148 v cell3/CBnorth_out[4] (fpgacell)
                                                         net181 (net)
                      0.022787    0.000101   11.689249 v output181/A (sky130_fd_sc_hd__buf_2)
     1    0.034574    0.090389    0.170996   11.860245 v output181/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[20] (net)
                      0.090396    0.000802   11.861047 v io_north_out[20] (out)
                                             11.861047   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.861047   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.610840   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.076276    0.001217    0.272936 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141708    0.155164    0.214986    0.487922 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.155874    0.008683    0.496605 ^ cell3/clk (fpgacell)
     1    0.013223    0.027286   11.199910   11.696514 v cell3/CBeast_out[3] (fpgacell)
                                                         net147 (net)
                      0.027286    0.000077   11.696591 v output147/A (sky130_fd_sc_hd__buf_2)
     1    0.033951    0.088944    0.171910   11.868501 v output147/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[19] (net)
                      0.088947    0.000614   11.869115 v io_east_out[19] (out)
                                             11.869115   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.869115   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.619019   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.076276    0.001217    0.272936 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141708    0.155164    0.214986    0.487922 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.155874    0.008683    0.496605 ^ cell3/clk (fpgacell)
     1    0.006736    0.023044   11.199631   11.696236 v cell3/CBeast_out[12] (fpgacell)
                                                         net157 (net)
                      0.023044    0.000079   11.696315 v output157/A (sky130_fd_sc_hd__buf_2)
     1    0.034130    0.089375    0.170383   11.866697 v output157/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[28] (net)
                      0.089379    0.000655   11.867352 v io_east_out[28] (out)
                                             11.867352   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.867352   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.617310   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.076276    0.001217    0.272936 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141708    0.155164    0.214986    0.487922 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.155874    0.008683    0.496605 ^ cell3/clk (fpgacell)
     1    0.006611    0.022954   11.201133   11.697738 v cell3/CBeast_out[14] (fpgacell)
                                                         net160 (net)
                      0.022954    0.000070   11.697807 v output160/A (sky130_fd_sc_hd__buf_2)
     1    0.033984    0.089048    0.170099   11.867907 v output160/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[30] (net)
                      0.089051    0.000624   11.868529 v io_east_out[30] (out)
                                             11.868529   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.868529   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.618408   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.076276    0.001217    0.272936 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141708    0.155164    0.214986    0.487922 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.161596    0.024643    0.512565 ^ cell1/clk (fpgacell)
     1    0.006505    0.022878   11.199375   11.711940 v cell1/CBeast_out[12] (fpgacell)
                                                         net140 (net)
                      0.022878    0.000069   11.712009 v output140/A (sky130_fd_sc_hd__buf_2)
     1    0.033955    0.088979    0.170021   11.882030 v output140/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[12] (net)
                      0.088983    0.000614   11.882645 v io_east_out[12] (out)
                                             11.882645   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.882645   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.632446   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.077122    0.006401    0.278121 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120770    0.134157    0.208280    0.486401 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.134936    0.008184    0.494584 ^ cell0/clk (fpgacell)
     1    0.007248    0.025858   11.215287   11.709871 v cell0/SBwest_out[12] (fpgacell)
                                                         net236 (net)
                      0.025858    0.000175   11.710047 v output236/A (sky130_fd_sc_hd__buf_2)
     1    0.034227    0.089596    0.171722   11.881769 v output236/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[12] (net)
                      0.089602    0.000727   11.882496 v io_west_out[12] (out)
                                             11.882496   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.882496   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.632446   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.076276    0.001217    0.272936 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141708    0.155164    0.214986    0.487922 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.161596    0.024643    0.512565 ^ cell1/clk (fpgacell)
     1    0.006614    0.022956   11.201137   11.713701 v cell1/CBeast_out[14] (fpgacell)
                                                         net142 (net)
                      0.022956    0.000069   11.713771 v output142/A (sky130_fd_sc_hd__buf_2)
     1    0.034022    0.089133    0.170162   11.883932 v output142/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[14] (net)
                      0.089137    0.000634   11.884566 v io_east_out[14] (out)
                                             11.884566   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.884566   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.634521   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.077122    0.006401    0.278121 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120770    0.134157    0.208280    0.486401 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.135107    0.009010    0.495411 ^ cell2/clk (fpgacell)
     1    0.007079    0.025737   11.215103   11.710514 v cell2/SBwest_out[12] (fpgacell)
                                                         net253 (net)
                      0.025737    0.000088   11.710602 v output253/A (sky130_fd_sc_hd__buf_2)
     1    0.034098    0.089310    0.171445   11.882047 v output253/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[28] (net)
                      0.089315    0.000705   11.882752 v io_west_out[28] (out)
                                             11.882752   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.882752   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.632690   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.076276    0.001217    0.272936 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141708    0.155164    0.214986    0.487922 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.161596    0.024643    0.512565 ^ cell1/clk (fpgacell)
     1    0.013213    0.027269   11.199898   11.712463 v cell1/CBeast_out[3] (fpgacell)
                                                         net162 (net)
                      0.027269    0.000084   11.712547 v output162/A (sky130_fd_sc_hd__buf_2)
     1    0.034100    0.089281    0.172147   11.884694 v output162/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[3] (net)
                      0.089285    0.000655   11.885350 v io_east_out[3] (out)
                                             11.885350   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.885350   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.635254   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.077122    0.006401    0.278121 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120770    0.134157    0.208280    0.486401 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.135107    0.009010    0.495411 ^ cell2/clk (fpgacell)
     1    0.005904    0.022438   11.221394   11.716805 v cell2/CBnorth_out[15] (fpgacell)
                                                         net175 (net)
                      0.022438    0.000097   11.716902 v output175/A (sky130_fd_sc_hd__buf_2)
     1    0.034282    0.089739    0.170348   11.887250 v output175/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[15] (net)
                      0.089745    0.000752   11.888002 v io_north_out[15] (out)
                                             11.888002   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.888002   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.637939   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.076276    0.001217    0.272936 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141708    0.155164    0.214986    0.487922 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.155874    0.008683    0.496605 ^ cell3/clk (fpgacell)
     1    0.005979    0.022492   11.221477   11.718081 v cell3/CBnorth_out[15] (fpgacell)
                                                         net193 (net)
                      0.022492    0.000101   11.718183 v output193/A (sky130_fd_sc_hd__buf_2)
     1    0.034386    0.089971    0.170550   11.888732 v output193/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[31] (net)
                      0.089977    0.000772   11.889503 v io_north_out[31] (out)
                                             11.889503   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.889503   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.639526   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.077122    0.006401    0.278121 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120770    0.134157    0.208280    0.486401 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.135107    0.009010    0.495411 ^ cell2/clk (fpgacell)
     1    0.005584    0.022097   11.227459   11.722870 v cell2/CBnorth_out[14] (fpgacell)
                                                         net174 (net)
                      0.022097    0.000100   11.722970 v output174/A (sky130_fd_sc_hd__buf_2)
     1    0.034321    0.089826    0.170272   11.893242 v output174/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[14] (net)
                      0.089832    0.000766   11.894009 v io_north_out[14] (out)
                                             11.894009   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.894009   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.643799   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.076276    0.001217    0.272936 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141708    0.155164    0.214986    0.487922 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.155874    0.008683    0.496605 ^ cell3/clk (fpgacell)
     1    0.005498    0.021990   11.227325   11.723929 v cell3/CBnorth_out[14] (fpgacell)
                                                         net192 (net)
                      0.021990    0.000098   11.724028 v output192/A (sky130_fd_sc_hd__buf_2)
     1    0.034423    0.090047    0.170417   11.894444 v output192/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[30] (net)
                      0.090053    0.000773   11.895217 v io_north_out[30] (out)
                                             11.895217   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.895217   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.645264   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.077122    0.006401    0.278121 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120770    0.134157    0.208280    0.486401 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.134936    0.008184    0.494584 ^ cell0/clk (fpgacell)
     1    0.007962    0.029753   11.240918   11.735502 v cell0/SBsouth_out[2] (fpgacell)
                                                         net223 (net)
                      0.029753    0.000124   11.735626 v output223/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.089915    0.173680   11.909306 v output223/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[2] (net)
                      0.089921    0.000747   11.910053 v io_south_out[2] (out)
                                             11.910053   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.910053   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.660034   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.076276    0.001217    0.272936 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141708    0.155164    0.214986    0.487922 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.155874    0.008683    0.496605 ^ cell3/clk (fpgacell)
     1    0.007218    0.023386   11.244552   11.741156 v cell3/CBeast_out[9] (fpgacell)
                                                         net154 (net)
                      0.023386    0.000069   11.741225 v output154/A (sky130_fd_sc_hd__buf_2)
     1    0.033984    0.089046    0.170282   11.911508 v output154/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[25] (net)
                      0.089050    0.000624   11.912131 v io_east_out[25] (out)
                                             11.912131   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.912131   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.661987   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.076276    0.001217    0.272936 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141708    0.155164    0.214986    0.487922 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.161596    0.024643    0.512565 ^ cell1/clk (fpgacell)
     1    0.007305    0.023448   11.244648   11.757214 v cell1/CBeast_out[9] (fpgacell)
                                                         net168 (net)
                      0.023448    0.000069   11.757282 v output168/A (sky130_fd_sc_hd__buf_2)
     1    0.034022    0.089131    0.170371   11.927654 v output168/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[9] (net)
                      0.089135    0.000634   11.928288 v io_east_out[9] (out)
                                             11.928288   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.928288   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.678223   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.076276    0.001217    0.272936 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141708    0.155164    0.214986    0.487922 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.161596    0.024643    0.512565 ^ cell1/clk (fpgacell)
     1    0.007883    0.029685   11.240787   11.753351 v cell1/SBsouth_out[2] (fpgacell)
                                                         net210 (net)
                      0.029685    0.000121   11.753472 v output210/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.089915    0.173650   11.927123 v output210/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[18] (net)
                      0.089921    0.000747   11.927870 v io_south_out[18] (out)
                                             11.927870   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.927870   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.677734   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.077122    0.006401    0.278121 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120770    0.134157    0.208280    0.486401 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.135107    0.009010    0.495411 ^ cell2/clk (fpgacell)
     1    0.006144    0.022613   11.298652   11.794063 v cell2/CBnorth_out[12] (fpgacell)
                                                         net172 (net)
                      0.022613    0.000099   11.794162 v output172/A (sky130_fd_sc_hd__buf_2)
     1    0.034282    0.089741    0.170418   11.964580 v output172/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[12] (net)
                      0.089746    0.000752   11.965332 v io_north_out[12] (out)
                                             11.965332   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.965332   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.715210   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.076276    0.001217    0.272936 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141708    0.155164    0.214986    0.487922 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.155874    0.008683    0.496605 ^ cell3/clk (fpgacell)
     1    0.005498    0.021979   11.297532   11.794137 v cell3/CBnorth_out[9] (fpgacell)
                                                         net186 (net)
                      0.021979    0.000098   11.794234 v output186/A (sky130_fd_sc_hd__buf_2)
     1    0.034282    0.089735    0.170163   11.964396 v output186/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[25] (net)
                      0.089740    0.000752   11.965149 v io_north_out[25] (out)
                                             11.965149   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.965149   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.714966   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.077122    0.006401    0.278121 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120770    0.134157    0.208280    0.486401 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.135107    0.009010    0.495411 ^ cell2/clk (fpgacell)
     1    0.005439    0.021907   11.297439   11.792850 v cell2/CBnorth_out[9] (fpgacell)
                                                         net200 (net)
                      0.021907    0.000094   11.792944 v output200/A (sky130_fd_sc_hd__buf_2)
     1    0.034321    0.089824    0.170195   11.963140 v output200/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[9] (net)
                      0.089830    0.000766   11.963905 v io_north_out[9] (out)
                                             11.963905   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.963905   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.713867   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.076276    0.001217    0.272936 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141708    0.155164    0.214986    0.487922 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.155874    0.008683    0.496605 ^ cell3/clk (fpgacell)
     1    0.006059    0.022551   11.298558   11.795162 v cell3/CBnorth_out[12] (fpgacell)
                                                         net189 (net)
                      0.022551    0.000096   11.795259 v output189/A (sky130_fd_sc_hd__buf_2)
     1    0.034282    0.089740    0.170393   11.965652 v output189/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[28] (net)
                      0.089746    0.000752   11.966404 v io_north_out[28] (out)
                                             11.966404   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.966404   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.716431   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.076276    0.001217    0.272936 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141708    0.155164    0.214986    0.487922 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.155874    0.008683    0.496605 ^ cell3/clk (fpgacell)
     1    0.004979    0.021366   11.346751   11.843356 v cell3/CBnorth_out[1] (fpgacell)
                                                         net177 (net)
                      0.021366    0.000101   11.843457 v output177/A (sky130_fd_sc_hd__buf_2)
     1    0.034321    0.089819    0.169977   12.013434 v output177/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[17] (net)
                      0.089825    0.000766   12.014200 v io_north_out[17] (out)
                                             12.014200   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.014200   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.764160   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.077122    0.006401    0.278121 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120770    0.134157    0.208280    0.486401 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.135107    0.009010    0.495411 ^ cell2/clk (fpgacell)
     1    0.004904    0.021279   11.346634   11.842045 v cell2/CBnorth_out[1] (fpgacell)
                                                         net180 (net)
                      0.021279    0.000097   11.842142 v output180/A (sky130_fd_sc_hd__buf_2)
     1    0.034282    0.089728    0.169880   12.012022 v output180/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[1] (net)
                      0.089734    0.000752   12.012774 v io_north_out[1] (out)
                                             12.012774   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.012774   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.762817   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.076276    0.001217    0.272936 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141708    0.155164    0.214986    0.487922 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.155874    0.008683    0.496605 ^ cell3/clk (fpgacell)
     1    0.006298    0.022723   11.360293   11.856898 v cell3/CBnorth_out[2] (fpgacell)
                                                         net178 (net)
                      0.022723    0.000098   11.856996 v output178/A (sky130_fd_sc_hd__buf_2)
     1    0.034282    0.089742    0.170463   12.027458 v output178/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[18] (net)
                      0.089747    0.000752   12.028211 v io_north_out[18] (out)
                                             12.028211   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.028211   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.778198   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.077122    0.006401    0.278121 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120770    0.134157    0.208280    0.486401 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.135107    0.009010    0.495411 ^ cell2/clk (fpgacell)
     1    0.006251    0.022689   11.360242   11.855653 v cell2/CBnorth_out[2] (fpgacell)
                                                         net191 (net)
                      0.022689    0.000094   11.855747 v output191/A (sky130_fd_sc_hd__buf_2)
     1    0.034321    0.089831    0.170511   12.026258 v output191/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[2] (net)
                      0.089837    0.000766   12.027024 v io_north_out[2] (out)
                                             12.027024   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.027024   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.776855   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.076276    0.001217    0.272936 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141708    0.155164    0.214986    0.487922 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.155874    0.008683    0.496605 ^ cell3/clk (fpgacell)
     1    0.005518    0.029164   11.378284   11.874888 v cell3/CBeast_out[6] (fpgacell)
                                                         net151 (net)
                      0.029164    0.000069   11.874957 v output151/A (sky130_fd_sc_hd__buf_2)
     1    0.033955    0.088937    0.172725   12.047683 v output151/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[22] (net)
                      0.088941    0.000614   12.048296 v io_east_out[22] (out)
                                             12.048296   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.048296   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.798218   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.076276    0.001217    0.272936 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141708    0.155164    0.214986    0.487922 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.161596    0.024643    0.512565 ^ cell1/clk (fpgacell)
     1    0.005696    0.029481   11.378730   11.891295 v cell1/CBeast_out[6] (fpgacell)
                                                         net165 (net)
                      0.029481    0.000084   11.891379 v output165/A (sky130_fd_sc_hd__buf_2)
     1    0.034026    0.089097    0.172978   12.064358 v output165/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[6] (net)
                      0.089101    0.000635   12.064993 v io_east_out[6] (out)
                                             12.064993   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.064993   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.814819   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.076276    0.001217    0.272936 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141708    0.155164    0.214986    0.487922 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.155874    0.008683    0.496605 ^ cell3/clk (fpgacell)
     1    0.014218    0.028088   11.478374   11.974978 v cell3/CBeast_out[1] (fpgacell)
                                                         net145 (net)
                      0.028088    0.000069   11.975048 v output145/A (sky130_fd_sc_hd__buf_2)
     1    0.033952    0.088939    0.172257   12.147305 v output145/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[17] (net)
                      0.088943    0.000614   12.147919 v io_east_out[17] (out)
                                             12.147919   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.147919   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.897827   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.076276    0.001217    0.272936 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141708    0.155164    0.214986    0.487922 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.155874    0.008683    0.496605 ^ cell3/clk (fpgacell)
     1    0.007735    0.022851   11.496039   11.992643 v cell3/CBeast_out[2] (fpgacell)
                                                         net146 (net)
                      0.022851    0.000078   11.992722 v output146/A (sky130_fd_sc_hd__buf_2)
     1    0.034110    0.089331    0.170268   12.162990 v output146/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[18] (net)
                      0.089335    0.000655   12.163646 v io_east_out[18] (out)
                                             12.163646   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.163646   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.913574   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.076276    0.001217    0.272936 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141708    0.155164    0.214986    0.487922 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.161596    0.024643    0.512565 ^ cell1/clk (fpgacell)
     1    0.014413    0.028225   11.478589   11.991154 v cell1/CBeast_out[1] (fpgacell)
                                                         net148 (net)
                      0.028225    0.000084   11.991239 v output148/A (sky130_fd_sc_hd__buf_2)
     1    0.034018    0.089089    0.172422   12.163661 v output148/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[1] (net)
                      0.089093    0.000634   12.164295 v io_east_out[1] (out)
                                             12.164295   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.164295   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.914185   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.076276    0.001217    0.272936 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141708    0.155164    0.214986    0.487922 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.161596    0.024643    0.512565 ^ cell1/clk (fpgacell)
     1    0.007608    0.022801   11.495894   12.008459 v cell1/CBeast_out[2] (fpgacell)
                                                         net159 (net)
                      0.022801    0.000069   12.008529 v output159/A (sky130_fd_sc_hd__buf_2)
     1    0.034112    0.089341    0.170244   12.178773 v output159/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[2] (net)
                      0.089345    0.000666   12.179440 v io_east_out[2] (out)
                                             12.179440   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.179440   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.929443   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.076276    0.001217    0.272936 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141708    0.155164    0.214986    0.487922 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.161596    0.024643    0.512565 ^ cell1/clk (fpgacell)
     1    0.022400    0.033290   10.826343   11.338908 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.033290    0.000000   11.338908 v cell0/CBeast_in[7] (fpgacell)
     1    0.007822    0.023818    9.438705   20.777613 v cell0/SBsouth_out[0] (fpgacell)
                                                         net201 (net)
                      0.023818    0.000123   20.777735 v output201/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.089801    0.171003   20.948738 v output201/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[0] (net)
                      0.089806    0.000732   20.949471 v io_south_out[0] (out)
                                             20.949471   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -20.949471   data arrival time
---------------------------------------------------------------------------------------------
                                           2020.699463   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.076276    0.001217    0.272936 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141708    0.155164    0.214986    0.487922 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.155874    0.008683    0.496605 ^ cell3/clk (fpgacell)
     1    0.022400    0.033290   10.826343   11.322948 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.033290    0.000000   11.322948 v cell2/CBeast_in[7] (fpgacell)
     1    0.006234    0.022674    9.486409   20.809357 v cell2/SBwest_out[0] (fpgacell)
                                                         net240 (net)
                      0.022674    0.000171   20.809526 v output240/A (sky130_fd_sc_hd__buf_2)
     1    0.034202    0.089553    0.170321   20.979847 v output240/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[16] (net)
                      0.089558    0.000716   20.980564 v io_west_out[16] (out)
                                             20.980564   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -20.980564   data arrival time
---------------------------------------------------------------------------------------------
                                           2020.730347   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.076276    0.001217    0.272936 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141708    0.155164    0.214986    0.487922 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.161596    0.024643    0.512565 ^ cell1/clk (fpgacell)
     1    0.022400    0.033290   10.826343   11.338908 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.033290    0.000000   11.338908 v cell0/CBeast_in[7] (fpgacell)
     1    0.006501    0.022868    9.486706   20.825613 v cell0/SBwest_out[0] (fpgacell)
                                                         net233 (net)
                      0.022868    0.000176   20.825790 v output233/A (sky130_fd_sc_hd__buf_2)
     1    0.034156    0.089452    0.170322   20.996113 v output233/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[0] (net)
                      0.089457    0.000705   20.996817 v io_west_out[0] (out)
                                             20.996817   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -20.996817   data arrival time
---------------------------------------------------------------------------------------------
                                           2020.746704   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.076276    0.001217    0.272936 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141708    0.155164    0.214986    0.487922 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.155874    0.008683    0.496605 ^ cell3/clk (fpgacell)
     1    0.022400    0.033290   10.826343   11.322948 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.033290    0.000000   11.322948 v cell2/CBeast_in[7] (fpgacell)
     1    0.005189    0.021615    9.821826   21.144773 v cell2/CBnorth_out[0] (fpgacell)
                                                         net169 (net)
                      0.021615    0.000101   21.144875 v output169/A (sky130_fd_sc_hd__buf_2)
     1    0.034321    0.089821    0.170077   21.314953 v output169/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[0] (net)
                      0.089827    0.000767   21.315720 v io_north_out[0] (out)
                                             21.315720   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -21.315720   data arrival time
---------------------------------------------------------------------------------------------
                                           2021.065796   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.076276    0.001217    0.272936 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141708    0.155164    0.214986    0.487922 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.155874    0.008683    0.496605 ^ cell3/clk (fpgacell)
     1    0.022400    0.033290   10.826343   11.322948 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.033290    0.000000   11.322948 v cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.045388    9.726020   21.048967 v cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.045388    0.000000   21.048967 v cell3/SBwest_in[0] (fpgacell)
     1    0.013836    0.027767    2.137648   23.186617 v cell3/CBeast_out[0] (fpgacell)
                                                         net144 (net)
                      0.027767    0.000078   23.186693 v output144/A (sky130_fd_sc_hd__buf_2)
     1    0.034019    0.089095    0.172227   23.358921 v output144/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[16] (net)
                      0.089098    0.000634   23.359554 v io_east_out[16] (out)
                                             23.359554   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -23.359554   data arrival time
---------------------------------------------------------------------------------------------
                                           2023.109375   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.076276    0.001217    0.272936 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141708    0.155164    0.214986    0.487922 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.161596    0.024643    0.512565 ^ cell1/clk (fpgacell)
     1    0.013700    0.029225   11.129225   11.641790 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029225    0.000000   11.641790 v cell0/CBeast_in[1] (fpgacell)
     1    0.034900    0.045388    9.735845   21.377634 v cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.045388    0.000000   21.377634 v cell1/SBwest_in[0] (fpgacell)
     1    0.007723    0.023748    1.817886   23.195520 v cell1/SBsouth_out[0] (fpgacell)
                                                         net208 (net)
                      0.023748    0.000119   23.195641 v output208/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.089801    0.170973   23.366611 v output208/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[16] (net)
                      0.089806    0.000732   23.367344 v io_south_out[16] (out)
                                             23.367344   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -23.367344   data arrival time
---------------------------------------------------------------------------------------------
                                           2023.117310   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.076276    0.001217    0.272936 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141708    0.155164    0.214986    0.487922 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.155874    0.008683    0.496605 ^ cell3/clk (fpgacell)
     1    0.022400    0.033290   10.826343   11.322948 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.033290    0.000000   11.322948 v cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.045388    9.726020   21.048967 v cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.045388    0.000000   21.048967 v cell3/SBwest_in[0] (fpgacell)
     1    0.005098    0.021506    2.250728   23.299696 v cell3/CBnorth_out[0] (fpgacell)
                                                         net176 (net)
                      0.021506    0.000098   23.299793 v output176/A (sky130_fd_sc_hd__buf_2)
     1    0.034321    0.089820    0.170033   23.469826 v output176/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[16] (net)
                      0.089826    0.000767   23.470592 v io_north_out[16] (out)
                                             23.470592   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -23.470592   data arrival time
---------------------------------------------------------------------------------------------
                                           2023.220581   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027024    0.126727    0.088571    0.088571 ^ clk (in)
                                                         clk (net)
                      0.126790    0.000000    0.088571 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057790    0.076246    0.183148    0.271720 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.076276    0.001217    0.272936 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141708    0.155164    0.214986    0.487922 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.161596    0.024643    0.512565 ^ cell1/clk (fpgacell)
     1    0.013700    0.029225   11.129225   11.641790 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029225    0.000000   11.641790 v cell0/CBeast_in[1] (fpgacell)
     1    0.034900    0.045388    9.735845   21.377634 v cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.045388    0.000000   21.377634 v cell1/SBwest_in[0] (fpgacell)
     1    0.013705    0.027673    2.137503   23.515137 v cell1/CBeast_out[0] (fpgacell)
                                                         net137 (net)
                      0.027673    0.000069   23.515207 v output137/A (sky130_fd_sc_hd__buf_2)
     1    0.033936    0.088907    0.172049   23.687256 v output137/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[0] (net)
                      0.088910    0.000613   23.687868 v io_east_out[0] (out)
                                             23.687868   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -23.687868   data arrival time
---------------------------------------------------------------------------------------------
                                           2023.437744   slack (MET)



