0.7
2020.2
Oct 19 2021
03:16:22
E:/Xilinx_trn/lab4_z1/lab4_z1/solution3/sim/verilog/AESL_automem_firstVector_arr.v,1667894510,systemVerilog,,,,AESL_automem_firstVector_arr,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
E:/Xilinx_trn/lab4_z1/lab4_z1/solution3/sim/verilog/AESL_automem_resultVecror_arr.v,1667894510,systemVerilog,,,,AESL_automem_resultVecror_arr,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
E:/Xilinx_trn/lab4_z1/lab4_z1/solution3/sim/verilog/AESL_automem_secondVector_arr.v,1667894510,systemVerilog,,,,AESL_automem_secondVector_arr,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
E:/Xilinx_trn/lab4_z1/lab4_z1/solution3/sim/verilog/csv_file_dump.svh,1667894510,verilog,,,,,,,,,,,,
E:/Xilinx_trn/lab4_z1/lab4_z1/solution3/sim/verilog/dataflow_monitor.sv,1667894510,systemVerilog,E:/Xilinx_trn/lab4_z1/lab4_z1/solution3/sim/verilog/nodf_module_interface.svh;E:/Xilinx_trn/lab4_z1/lab4_z1/solution3/sim/verilog/seq_loop_interface.svh;E:/Xilinx_trn/lab4_z1/lab4_z1/solution3/sim/verilog/upc_loop_interface.svh,,E:/Xilinx_trn/lab4_z1/lab4_z1/solution3/sim/verilog/dump_file_agent.svh;E:/Xilinx_trn/lab4_z1/lab4_z1/solution3/sim/verilog/csv_file_dump.svh;E:/Xilinx_trn/lab4_z1/lab4_z1/solution3/sim/verilog/sample_agent.svh;E:/Xilinx_trn/lab4_z1/lab4_z1/solution3/sim/verilog/loop_sample_agent.svh;E:/Xilinx_trn/lab4_z1/lab4_z1/solution3/sim/verilog/sample_manager.svh;E:/Xilinx_trn/lab4_z1/lab4_z1/solution3/sim/verilog/nodf_module_interface.svh;E:/Xilinx_trn/lab4_z1/lab4_z1/solution3/sim/verilog/nodf_module_monitor.svh;E:/Xilinx_trn/lab4_z1/lab4_z1/solution3/sim/verilog/seq_loop_interface.svh;E:/Xilinx_trn/lab4_z1/lab4_z1/solution3/sim/verilog/seq_loop_monitor.svh;E:/Xilinx_trn/lab4_z1/lab4_z1/solution3/sim/verilog/upc_loop_interface.svh;E:/Xilinx_trn/lab4_z1/lab4_z1/solution3/sim/verilog/upc_loop_monitor.svh,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
E:/Xilinx_trn/lab4_z1/lab4_z1/solution3/sim/verilog/dump_file_agent.svh,1667894510,verilog,,,,,,,,,,,,
E:/Xilinx_trn/lab4_z1/lab4_z1/solution3/sim/verilog/fifo_para.vh,1667894510,verilog,,,,,,,,,,,,
E:/Xilinx_trn/lab4_z1/lab4_z1/solution3/sim/verilog/lab4_z1.autotb.v,1667894510,systemVerilog,,,E:/Xilinx_trn/lab4_z1/lab4_z1/solution3/sim/verilog/fifo_para.vh,apatb_lab4_z1_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
E:/Xilinx_trn/lab4_z1/lab4_z1/solution3/sim/verilog/lab4_z1.v,1667894488,systemVerilog,,,,lab4_z1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
E:/Xilinx_trn/lab4_z1/lab4_z1/solution3/sim/verilog/lab4_z1_flow_control_loop_pipe_sequential_init.v,1667894488,systemVerilog,,,,lab4_z1_flow_control_loop_pipe_sequential_init,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
E:/Xilinx_trn/lab4_z1/lab4_z1/solution3/sim/verilog/lab4_z1_lab4_z1_Pipeline_L1.v,1667894488,systemVerilog,,,,lab4_z1_lab4_z1_Pipeline_L1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
E:/Xilinx_trn/lab4_z1/lab4_z1/solution3/sim/verilog/lab4_z1_mac_muladd_16s_16s_32ns_32_4_1.v,1667894488,systemVerilog,,,,lab4_z1_mac_muladd_16s_16s_32ns_32_4_1;lab4_z1_mac_muladd_16s_16s_32ns_32_4_1_DSP48_0,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
E:/Xilinx_trn/lab4_z1/lab4_z1/solution3/sim/verilog/loop_sample_agent.svh,1667894510,verilog,,,,,,,,,,,,
E:/Xilinx_trn/lab4_z1/lab4_z1/solution3/sim/verilog/nodf_module_interface.svh,1667894510,verilog,,,,nodf_module_intf,,,,,,,,
E:/Xilinx_trn/lab4_z1/lab4_z1/solution3/sim/verilog/nodf_module_monitor.svh,1667894510,verilog,,,,,,,,,,,,
E:/Xilinx_trn/lab4_z1/lab4_z1/solution3/sim/verilog/sample_agent.svh,1667894510,verilog,,,,,,,,,,,,
E:/Xilinx_trn/lab4_z1/lab4_z1/solution3/sim/verilog/sample_manager.svh,1667894510,verilog,,,,,,,,,,,,
E:/Xilinx_trn/lab4_z1/lab4_z1/solution3/sim/verilog/seq_loop_interface.svh,1667894510,verilog,,,,seq_loop_intf,,,,,,,,
E:/Xilinx_trn/lab4_z1/lab4_z1/solution3/sim/verilog/seq_loop_monitor.svh,1667894510,verilog,,,,,,,,,,,,
E:/Xilinx_trn/lab4_z1/lab4_z1/solution3/sim/verilog/upc_loop_interface.svh,1667894510,verilog,,,,upc_loop_intf,,,,,,,,
E:/Xilinx_trn/lab4_z1/lab4_z1/solution3/sim/verilog/upc_loop_monitor.svh,1667894510,verilog,,,,,,,,,,,,
