/*
 * DM9000A.c
 *
 *  Created on: 2015-3-5
 *      Author: ChiliWang
 */
/*
 * SMC pin MUX
 */
#define SMC0_A03_PORTA_MUX  ((uint16_t) ((uint16_t) 0<<0))
#define SMC0_A04_PORTA_MUX  ((uint16_t) ((uint16_t) 0<<2))
#define SMC0_A05_PORTA_MUX  ((uint16_t) ((uint16_t) 0<<4))
#define SMC0_A06_PORTA_MUX  ((uint16_t) ((uint16_t) 0<<6))
#define SMC0_A07_PORTA_MUX  ((uint16_t) ((uint16_t) 0<<8))
#define SMC0_A08_PORTA_MUX  ((uint16_t) ((uint16_t) 0<<10))
#define SMC0_A09_PORTA_MUX  ((uint16_t) ((uint16_t) 0<<12))
#define SMC0_A10_PORTA_MUX  ((uint16_t) ((uint16_t) 0<<14))
#define SMC0_A11_PORTA_MUX  ((uint32_t) ((uint32_t) 0<<16))
#define SMC0_A12_PORTA_MUX  ((uint32_t) ((uint32_t) 0<<18))
#define SMC0_A13_PORTB_MUX  ((uint16_t) ((uint16_t) 0<<4))
#define SMC0_A14_PORTA_MUX  ((uint32_t) ((uint32_t) 0<<20))
#define SMC0_A15_PORTA_MUX  ((uint32_t) ((uint32_t) 0<<22))
#define SMC0_A16_PORTB_MUX  ((uint16_t) ((uint16_t) 0<<6))
#define SMC0_A17_PORTA_MUX  ((uint32_t) ((uint32_t) 0<<24))
#define SMC0_A18_PORTA_MUX  ((uint32_t) ((uint32_t) 0<<26))
#define SMC0_A19_PORTA_MUX  ((uint32_t) ((uint32_t) 0<<28))
#define SMC0_A20_PORTA_MUX  ((uint32_t) ((uint32_t) 0<<30))
#define SMC0_A21_PORTB_MUX  ((uint16_t) ((uint16_t) 0<<12))
#define SMC0_A22_PORTB_MUX  ((uint16_t) ((uint16_t) 0<<14))
#define SMC0_A23_PORTB_MUX  ((uint32_t) ((uint32_t) 0<<16))
#define SMC0_A24_PORTB_MUX  ((uint32_t) ((uint32_t) 0<<20))
#define SMC0_A25_PORTB_MUX  ((uint32_t) ((uint32_t) 0<<22))
#define SMC0_AMS1_PORTB_MUX  ((uint16_t) ((uint16_t) 0<<2))
#define SMC0_AMS2_PORTB_MUX  ((uint16_t) ((uint16_t) 0<<8))
#define SMC0_AMS3_PORTB_MUX  ((uint16_t) ((uint16_t) 0<<10))
#define SMC0_NORCLK_PORTB_MUX  ((uint16_t) ((uint16_t) 0<<0))
#define SMC0_BG_PORTB_MUX  ((uint32_t) ((uint32_t) 0<<24))
#define SMC0_BGH_PORTB_MUX  ((uint32_t) ((uint32_t) 0<<18))


#define SMC0_A03_PORTA_FER  ((uint16_t) ((uint16_t) 1<<0))
#define SMC0_A04_PORTA_FER  ((uint16_t) ((uint16_t) 1<<1))
#define SMC0_A05_PORTA_FER  ((uint16_t) ((uint16_t) 1<<2))
#define SMC0_A06_PORTA_FER  ((uint16_t) ((uint16_t) 1<<3))
#define SMC0_A07_PORTA_FER  ((uint16_t) ((uint16_t) 1<<4))
#define SMC0_A08_PORTA_FER  ((uint16_t) ((uint16_t) 1<<5))
#define SMC0_A09_PORTA_FER  ((uint16_t) ((uint16_t) 1<<6))
#define SMC0_A10_PORTA_FER  ((uint16_t) ((uint16_t) 1<<7))
#define SMC0_A11_PORTA_FER  ((uint32_t) ((uint32_t) 1<<8))
#define SMC0_A12_PORTA_FER  ((uint32_t) ((uint32_t) 1<<9))
#define SMC0_A13_PORTB_FER  ((uint16_t) ((uint16_t) 1<<2))
#define SMC0_A14_PORTA_FER  ((uint32_t) ((uint32_t) 1<<10))
#define SMC0_A15_PORTA_FER  ((uint32_t) ((uint32_t) 1<<11))
#define SMC0_A16_PORTB_FER  ((uint16_t) ((uint16_t) 1<<3))
#define SMC0_A17_PORTA_FER  ((uint32_t) ((uint32_t) 1<<12))
#define SMC0_A18_PORTA_FER  ((uint32_t) ((uint32_t) 1<<13))
#define SMC0_A19_PORTA_FER  ((uint32_t) ((uint32_t) 1<<14))
#define SMC0_A20_PORTA_FER  ((uint32_t) ((uint32_t) 1<<15))
#define SMC0_A21_PORTB_FER  ((uint16_t) ((uint16_t) 1<<6))
#define SMC0_A22_PORTB_FER  ((uint16_t) ((uint16_t) 1<<7))
#define SMC0_A23_PORTB_FER  ((uint32_t) ((uint32_t) 1<<8))
#define SMC0_A24_PORTB_FER  ((uint32_t) ((uint32_t) 1<<10))
#define SMC0_A25_PORTB_FER  ((uint32_t) ((uint32_t) 1<<11))
#define SMC0_AMS1_PORTB_FER  ((uint16_t) ((uint16_t) 1<<1))
#define SMC0_AMS2_PORTB_FER  ((uint16_t) ((uint16_t) 1<<4))
#define SMC0_AMS3_PORTB_FER  ((uint16_t) ((uint16_t) 1<<5))
#define SMC0_NORCLK_PORTB_FER  ((uint16_t) ((uint16_t) 1<<0))
#define SMC0_BG_PORTB_FER  ((uint32_t) ((uint32_t) 1<<12))
#define SMC0_BGH_PORTB_FER  ((uint32_t) ((uint32_t) 1<<9))


#include "dri_dm9000a.h"
#include <stdint.h>
#include <ccblkfn.h>
#include <math.h>
#include <stdio.h>
#include <services/gpio/adi_gpio.h>
#include "post_debug.h"
#include "dev_pwr.h"

uint8_t DM9000A_MAC[6] = {0x11,0x02,0x03,0x04,0x05,0x06};//{0xe1,0x2e,0x4f,0xff,0x55,0xab};
uint8_t Multicast[6]   = {0x01,0x0c,0xcd,0x04,0x00,0x01};//{0xff , 0xff , 0xff , 0xff , 0xff, 0xff};

/*
 * DM9000A some REGs
 */
#define NCR     0X00 //Network Control Register
#define NSR 	0x01 //Network Status Register

#define TCR		0x02 //TX Control Register
#define TSR1	0x03 //TX Status Register I
#define TSR2	0x04 //TX Status Register II

#define RCR		0x05 //RX Control Register
#define RSR		0x06 //RX Status Register
#define ROCR    0X07 //Receive Overflow Counter Register

#define BPTR    0X08 //Back Pressure Threshold Register
#define FCTR    0X3A //Flow Control Threshold Register
#define SMCR    0X2F //Special Mode Control Register

#define EPCR    0X0B //EEPROM & PHY Control Register
#define EPAR    0X0C //EEPROM & PHY Control Register
#define EPDRL   0X0D //EEPROM & PHY Control Register
#define EPDRH   0X0E //EEPROM & PHY Control Register
#define WUCR    0x0F //wake up control register.
#define PAR_BASE 0X10 //MAC address base ADDR
#define MAR_BASE 0X16 //Multi-cast address base ADDR

#define GPCR	0x1E //General Purpose Control Register
#define GPR		0x1f //General Purpose Register

#define ETCSR   0x30 //Early Transmit Control/Status Register
#define MRCMDX	0xf0 //Memory Data Pre-Fetch Read Command Without Address Increment Register
#define MRCMDX1	0xf1 //Memory Data Read Command With Address Increment Register
#define MRCMD	0xf2 //Memory Data Read Command With Address Increment Register

#define MRRL    0xf4 //Memory Data Read_ address Register Low Byte
#define MRRH    0xf5 //Memory Data Read_ address Register High Byte

#define MWCMDX	0xf6 //Memory Data Write Command Without Address Increment Register
#define MWCMD	0xf8 //Memory Data Write Command With Address Increment Register

#define MWRL    0xfa //Memory Data Write_ address Register Low Byte
#define MWRH    0xfb //Memory Data Write_ address Register High Byte

#define TXPLL	0xfc //TX Packet Length Low Byte Register
#define TXPLH	0xfd //TX Packet Length High Byte Register

#define ISR		0xfe //Interrupt Status Register
#define IMR		0xff //Interrupt Mask Register


/*=============  D A T A  =============*/
/* DMA Manager includes */
#include <services/dma/adi_dma.h>

/* DMA Stream Handle */
ADI_DMA_STREAM_HANDLE   hMemDmaStream3;
/* Source DMA Handle */
ADI_DMA_CHANNEL_HANDLE  hSrcDmaChannel3;
/* Destination DMA Handle */
ADI_DMA_CHANNEL_HANDLE  hDestDmaChannel3;
/* Memory to handle DMA Stream */
static uint8_t MemDmaStreamMem3[160u];
/*
 * Word/Memory transfer size to use for this example
 * Enable only one word transfer size
 */
//#define MEMCOPY_XFER_1BYTE		/* Enable macro for 1 byte transfer */
#define MEMCOPY_XFER_2BYTES		/* Enable macro for 2 bytes transfer */
//#define MEMCOPY_XFER_4BYTES		/* Enable macro for 4 bytes transfer */

/* Word/Memory transfer size in bytes */
#if defined (MEMCOPY_XFER_4BYTES)	/* 4 bytes transfer */
#define MEMCOPY_MSIZE               ADI_DMA_MSIZE_4BYTES
#define MEMCOPY_MSIZE_IN_BYTES      (4u)
#elif defined (MEMCOPY_XFER_2BYTES)	/* 2 bytes transfer */
#define MEMCOPY_MSIZE               ADI_DMA_MSIZE_2BYTES
#define MEMCOPY_MSIZE_IN_BYTES      (2u)
#else								/* 1 byte transfer */
#define MEMCOPY_MSIZE               ADI_DMA_MSIZE_1BYTE
#define MEMCOPY_MSIZE_IN_BYTES      (1u)
#endif
/*
 * MDMA Stream ID to use for this example
 */
#define MEMCOPY_STREAM_ID3           ADI_DMA_MEMDMA_S3       /* Stream 3 */
volatile int MDMA_Param;
volatile bool tsr = 1;
volatile int sended = 0;
volatile int recved = 0;
void WriteReg(uint8_t RegAddr, uint8_t RegValue);

static void myMDAM_Callback3 (void *pCBParam, uint32_t event, void *pArg);

/*
 * memcpy DMA init
 */
uint32_t MDMA3_Init(void)
{
	ADI_DMA_RESULT      eResult = ADI_DMA_SUCCESS;
    /* IF (Success) */
    if (eResult == ADI_DMA_SUCCESS)
    {
        /* Open a Memory DMA Stream */
        eResult = adi_mdma_Open (MEMCOPY_STREAM_ID3,
                                 &MemDmaStreamMem3[0],
                                 &hMemDmaStream3,
                                 &hSrcDmaChannel3,
                                 &hDestDmaChannel3,
                                 myMDAM_Callback3,
                                 (void *)&MDMA_Param);

        /* IF (Failure) */
        if (eResult != ADI_DMA_SUCCESS)
        {
        	printf("Failed to open MDMA stream", eResult);
        }
    }

    return 0;
}
/*
 * DM9000A IO operation definition.
 */
#define  pADDR_DM9000A  	((volatile uint16_t *)(0xBC800000))
#define  pDATA_DM9000A  	((volatile uint16_t *)(0xBC800008))

#pragma inline
void WriteReg(uint8_t RegAddr, uint8_t RegValue)
{
	*pADDR_DM9000A = RegAddr;

	int clk = 2;//188ns
	while(clk--)
	{
		asm(" NOP; ");
	}

	*pDATA_DM9000A = RegValue;
}
#pragma inline
uint8_t ReadReg(uint8_t RegAddr)
{
	*pADDR_DM9000A =  RegAddr;

	int clk = 2;//188ns
	while(clk--)
	{
		asm(" NOP; ");
	}

	return (*pDATA_DM9000A);
}
void phy_w (unsigned char phy_offset , unsigned int reg_data)
{
	WriteReg(EPAR , phy_offset | 0x40); //;;⒁入寄存位O置於EPAR
	WriteReg(EPDRH , reg_data >> 8);	//;;Y料的High Byte 置入EPDRH
	WriteReg(EPDRL , reg_data & 0xff);  //;;Y料的Low Byte 置入EPDRL
	WriteReg(EPCR , 0x0a);  			//;;_始M行入
	int clk = 7500;   				    //;;delay 150us p少下面指令BUS 幼
	while(clk--)
	{
		asm("NOP;");
	}
	while((ReadReg(EPCR) & 0x01) == 0x01); 	//;;反覆_定DM9000A 是否完成
		WriteReg(EPCR , 0x00);  		//;;入完成， 回驼常模式
}
uint32_t SetupSMC_ForDM9000A(void);
ADI_GPIO_RESULT DM9000A_IRQ_Init(void);
int DM9000A_Core_Send( void * buf, int len );
void DM9000A_Setup(void);
uint8_t *pBuf;

/*
 * DM9000A IRQ ISR
 */
void DM9000A_ISR(ADI_GPIO_PIN_INTERRUPT const ePinInt,const uint32_t event, void *pArg)
{
	/* turn off the INT to prevent INIT err */
	WriteReg(IMR, 0x80);
	uint16_t status = ReadReg( ISR );
	if( status & 0x01 )//接收包中断
	{
		WriteReg( ISR, 0x01 );//清除中断
		WriteReg( ISR, 0x01 );//清除中断
		/* 读取状态位，不偏移内存指针 */
		status = ReadReg( MRCMDX );
		status = ReadReg( MRCMDX );
		if( ( status & 0x1 ) == 0 )//异常包
		{
			//DEBUG_STATEMENT("received abnormal packet!\n\n");
			return ;
		}else if(( status & 0x1 ) == 1)//接收正确包
		{
			recved = 1;
			adi_gpio_Toggle(ADI_GPIO_PORT_G, ADI_GPIO_PIN_13);

		}else//异常，重新初始化
		{
			DM9000A_Setup();
			return;
		}

	}

	if(status & 0x02)//发送包中断
	{
		WriteReg( ISR, 0x02 );//清除中断
		sended = 1;
	}
	/* turn on the INT to prevent INIT err */
	WriteReg(IMR, 0x83);
}

void ReadID(void)
{
	uint8_t vendorID1 = ReadReg(0x28);
	uint8_t vendorID2 = ReadReg(0x29);
	printf("VendorID: %02x%02x\n",vendorID1, vendorID2);

	uint8_t PID1 = ReadReg(0x2A);
	uint8_t PID2 = ReadReg(0x2B);
	printf("PID: %02x%02x\n",PID1, PID2);
}

/*
 * DM9000a Receive
 */
int DM9000A_Recv( void * buf )
{
	uint8_t status = 0;
	uint16_t FrameCnt = 0;
	uint32_t rx_length = 0;
	status = ReadReg( MRCMDX );
	status = ReadReg( MRCMDX );
	if( ( status & 0x1 ) == 0 )//异常包
	{
		//DEBUG_STATEMENT("received abnormal packet!\n\n");
		return -1;
	}else if(( status & 0x1 ) == 1)//接收正确包
	{
		while( ( status & 0x1 ) == 1 )//data valid
		{

			*pADDR_DM9000A = MRCMD;

			/*
			 * move 4-Bytes following operation.
			 */
			status 	  = *pDATA_DM9000A;
			rx_length = *pDATA_DM9000A;
			if(rx_length > 1518)//错误
			{
				DM9000A_Setup();
				return -1;
			}

			uint32_t tmp_length = ( rx_length - 4 + 1 ) >> 1;
			int i;
			for( i = 0; i < tmp_length; i++ )
			{
				(( uint16_t *)buf)[i] = *pDATA_DM9000A;
			}

			FrameCnt++;
			status = ReadReg( MRCMDX );
			status = ReadReg( MRCMDX );

		}

	}else//异常，重新初始化
	{
		DM9000A_Setup();
		return -1;
	}



	return FrameCnt;
}
static void myMDAM_Callback3 (void *pCBParam, uint32_t event, void *pArg)
{
	int len = *((int *)pCBParam);
	switch ( event )
	{
		case ADI_DMA_EVENT_BUFFER_PROCESSED:
			/* Resume A03 in SMC mode */
			*pREG_PORTA_FER |= SMC0_A03_PORTA_FER;
			WriteReg( TXPLL, len & 0xff );
			WriteReg( TXPLH, ( len >> 8 ) & 0xff );

			/* start send */
			WriteReg( TCR, 0x1 );


			break;
		default:
			break;

	}

}
/*
 * DM9000A Send
 */
int DM9000A_Core_Send( void * buf, int len )
{
/*1036耗时100us*/



	int tmp_length = ( len + 1 ) >> 1 ;
	int i;
	static uint32_t cnt = 1;
	uint8_t nsr;
	uint16_t TRPA;
	uint16_t sram_addr;
	/*
	 * Setup fast send mode, when FIFO get 75%, DM9000a send auto.
	 */
	//WriteReg(ETCSR, 0x83);


	*pADDR_DM9000A = MWCMD;
	sended = *pTCOUNT;
	for( i = 0; i < tmp_length; i++ )
		*pDATA_DM9000A = ((uint16_t*)buf)[i];
	recved = *pTCOUNT;
	sended = sended - recved;


	WriteReg( TXPLH, ( len >> 8 ) & 0xff );
	WriteReg( TXPLL, len & 0xff );

	WriteReg( TCR, 0x1 );

	cnt++;
	return 0;
}
/*
 * Send data with DMA.
 */
int DM9000A_DMA_Send( void * buf, int len )
{

	ADI_DMA_RESULT      eResult = ADI_DMA_SUCCESS;

	uint16_t TRPA = 1;
	static uint32_t cnt = 0;

	/* 从第二帧开始对齐dm9000a的发送指针 */
//	if(cnt)
//	{
//		*pREG_PORTA_FER |= SMC0_A03_PORTA_FER;
//		TRPA = ReadReg(0x23);
//		TRPA = (TRPA << 8) + ReadReg(0x22) - 4;
//		if(TRPA <= 0XBFF)
//		{
//			WriteReg(MWRH, TRPA >> 8);
//			WriteReg(MWRL, TRPA);
//		}
//		else
//		{
//			TRPA += (int)TRPA + 0XC00;
//			WriteReg(MWRH, TRPA >> 8);
//			WriteReg(MWRL, TRPA);
//		}
//	}

	/* start write the send FIFO */
	*pADDR_DM9000A = MWCMD;

	/* Use DMA we should cancel the multiplex. */
	*pREG_PORTA_FER &= ~SMC0_A03_PORTA_FER;
	/* set the A03 to 1, means always write data in DMA process. */
	*pREG_PORTA_DATA_SET = ADI_GPIO_PIN_0;

	MDMA_Param = len;
	eResult = adi_mdma_Copy1D (hMemDmaStream3, (void *)pDATA_DM9000A, buf, ADI_DMA_MSIZE_2BYTES, (len +1 ) >> 1);
	if(eResult != ADI_DMA_SUCCESS)
	{
		DEBUG_PRINT("failed to copy memory : %d! \n", eResult);
	}
	cnt = 1;
	return 0;
}
void DM9000A_Setup(void)
{
		/* power on phy in the dm9000 */
		WriteReg( GPR, 0x00 );
		/* wait for phy power on*/
		int clk = 10000;//20us
		while(clk--)
		{
			asm(" NOP; ");
		}

		/* software reset 1, setup twice to make sure done. */
		WriteReg( NCR, 0x03 );
		clk = 10000;//20us
		while(clk--)
		{
			asm(" NOP; ");
		}
		WriteReg( NCR, 0x00 );
		/* software reset 2, setup twice to make sure done. */
		WriteReg( NCR, 0x03 );
		clk = 10000;//20us
		while(clk--)
		{
			asm(" NOP; ");
		}
		WriteReg( NCR, 0x00 );


		/* Reset the phy */
		phy_w(0x00 , 0x8000);
		clk = 10000;//20us
		while(clk--)
		{
			asm(" NOP; ");
		}
		/* setup 100M full-duplex mode */
		phy_w(0x00 , 0x2100);
		/* setup 100M full-duplex mode */
		phy_w(0x00 , 0x2100);
		/* power on phy in the dm9000 */
		WriteReg( GPR, 0x00 );
		/* wait for phy power on*/
		clk = 10000;//20us
		while(clk--)
		{
			asm(" NOP; ");
		}
		/* MAC address set */
		for(int i = 0; i < 6; i++)
		{
			WriteReg(PAR_BASE + i, DM9000A_MAC[i]);
		}

//		for(int i = 0; i < 6; i++)
//		{
//			DM9000A_MAC[i] = ReadReg(PAR_BASE + i);
//			printf("%02x ", DM9000A_MAC[i] );
//		}
//		printf("\n");
		/* multi-cast address set */
		for(int i = 0; i < 6; i++)
		{
			WriteReg(MAR_BASE + i, 0);
		}

		/* turn off the INT to prevent INIT err */
		WriteReg(IMR, 0x80);

		/*read NSR, clear legacy status bit*/
		ReadReg( NSR );

		/* Clear TCR */
		WriteReg(TCR, 0x00);

		/* Clear ROCR */
		ReadReg(ROCR);

		/* Clear ISR */
		WriteReg(ISR, 0xff);

		WriteReg(WUCR, 0x00);
		/* Transmit Control Register 2, set in LED mode1 */
		WriteReg(0x2d, 0x80);


		/*( 0x1 | 0x02 | ( 1 << 7 ) )
		 * Enable transmitted and received INT
		 * Enable address pointer automatically toggle to start when pointer reached summit
		 */
		WriteReg( IMR, (  0x1 | ( 1 << 7 ) ));
//		uint8_t imr = ReadReg(IMR);//131

		/*
		 * Enable Rx
		 * Enable Promiscuous Mode( 1 << 1 )
		 * Enable Discard CRC Error Packet
		 * Enable Discard Long Packet : Packet length is over 1522byte
		 */
		WriteReg( RCR, ( 0x1 | ( 1 << 4 ) | ( 1 << 5 ) ) );
//		uint8_t rcr = ReadReg(RCR);//49

		/* auto send when 75% frame length */
//		WriteReg(ETCSR, 0x83);
}
/*
 * DM9000A INIT
 */
void Init_DM9000A(void)
{
	/*
	 * init the smc0 bank3
	 */
	MDMA3_Init();
	SetupSMC_ForDM9000A();
	DM9000A_IRQ_Init();
	DM9000A_Setup();
//	ReadID();
//	ReadID();


}
void DM9000A_Test(void)
{
	static int i = 0;

	uint8_t isr = ReadReg( ISR );
	uint8_t rsr = ReadReg( RSR );
	uint8_t imr = ReadReg( IMR );
	if(isr & 0x01)
	{
		WriteReg(ISR, 0x01);
		DM9000A_Recv(pBuf);
		recved = 0;
	}
}
/*
 * DM9000A_IRQ_Init init
 */
ADI_GPIO_RESULT DM9000A_IRQ_Init(void)
{
	ADI_GPIO_RESULT result;
	static uint8_t gpioMemory[64];
	uint32_t gpioMaxCallbacks;
	result = adi_gpio_Init(
					(void*)gpioMemory,
					64,
					&gpioMaxCallbacks);
	if (result != ADI_GPIO_SUCCESS)
	{
		DEBUG_PRINT("adi_gpio_Init failed : %d\n", result);
	}
	/*
	 * PD9 is IRQ pin for DM9000A, Setup in input mode
	 */
	result = adi_gpio_SetDirection(
		ADI_GPIO_PORT_D,
		ADI_GPIO_PIN_9,
		ADI_GPIO_DIRECTION_INPUT);
	if (result != ADI_GPIO_SUCCESS)
	{
		DEBUG_PRINT("adi_gpio_SetDirection failed : %d\n", result);
	}

	/* set GPIO output DM9000A PIIN A03 */
	result = adi_gpio_SetDirection(
		ADI_GPIO_PORT_A,
		ADI_GPIO_PIN_0,
		ADI_GPIO_DIRECTION_OUTPUT);
	if (result != ADI_GPIO_SUCCESS) {
		printf("%s failed\n", result);
	}



//	do
//	{
//		 //分配IRQ和字节
//		result = adi_gpio_PinInterruptAssignment(ADI_GPIO_PIN_INTERRUPT_3, ADI_GPIO_PIN_ASSIGN_BYTE_1, ADI_GPIO_PIN_ASSIGN_PDH_PINT3);
//	    if(result != ADI_GPIO_SUCCESS)
//	    {
//	  		  DEBUG_PRINT("\n\t Failed in function adi_gpio_PinInterruptAssignment : %d",result);
//	  		  break;
//	    }
//
//	    //分配具体引脚和中断方式
//	    result = adi_gpio_SetPinIntEdgeSense(ADI_GPIO_PIN_INTERRUPT_3, ADI_GPIO_PIN_9, ADI_GPIO_SENSE_RISING_EDGE);
//	    if(result != ADI_GPIO_SUCCESS)
//	    {
//	  		  DEBUG_PRINT("\n\t Failed in function adi_gpio_SetPinIntEdgeSense : %d",result);
//	  		  break;
//	    }
//
//	    //登记IRQ回调函数
//	    result = adi_gpio_RegisterCallback(ADI_GPIO_PIN_INTERRUPT_3, ADI_GPIO_PIN_9, DM9000A_ISR, NULL);
//	    if(result != ADI_GPIO_SUCCESS)
//	    {
//	  		  DEBUG_PRINT("\n\t Failed in function adi_gpio_RegisterCallback : %d",result);
//	  		  break;
//	    }
//
//	    //使能中断
//	    result = adi_gpio_EnablePinInterruptMask(ADI_GPIO_PIN_INTERRUPT_3, ADI_GPIO_PIN_9, true);
//	    if(result != ADI_GPIO_SUCCESS)
//	    {
//	  		  DEBUG_PRINT("\n\t Failed in function adi_gpio_RegisterCallback : %d",result);
//	  		  break;
//	    }
//	}while(0);

	return result;
}


/*
 * FREQ is in MHz, CYCLE is in nanosecond
 */
/*
 * FREQ is in MHz, CYCLE is in nanosecond
 */
static bool myGetSCLK0(float *freq, float *cycle)
{

	int msel, csel, syssel, s0sel, df;
	uint32_t cgu_ctl, cgu_div;

	cgu_ctl = *pREG_CGU0_CTL;
	cgu_div = *pREG_CGU0_DIV;

	msel = (cgu_ctl & BITM_CGU_CTL_MSEL) >> BITP_CGU_CTL_MSEL;
	df = (cgu_ctl & BITM_CGU_CTL_DF) >> BITP_CGU_CTL_DF;
	csel = (cgu_div & BITM_CGU_DIV_CSEL) >> BITP_CGU_DIV_CSEL;
	syssel = (cgu_div & BITM_CGU_DIV_SYSSEL) >> BITP_CGU_DIV_SYSSEL;
	s0sel = (cgu_div & BITM_CGU_DIV_S0SEL) >> BITP_CGU_DIV_S0SEL;

	*freq = CLKIN_DM9000A * msel / (1 + df) / syssel / s0sel;
	*cycle = 1000 / *freq;

	return true;
}
/*
 * control ads1278 with SMC module bank1，so we should configure the SMC
 */
uint32_t SetupSMC_ForDM9000A(void)
{

	float freq, cycle;
	int bclk;
	int wst, wht, wat, rst, rht, rat;
	int prest, preat, tt, it, pgws;
	uint32_t smc_b3ctl, smc_b3tim, smc_b3etim;

    /* SMC0 PORTx_MUX registers */
	*pREG_PORTA_MUX |= SMC0_A03_PORTA_MUX | SMC0_A04_PORTA_MUX
	 | SMC0_A05_PORTA_MUX | SMC0_A06_PORTA_MUX | SMC0_A07_PORTA_MUX
	 | SMC0_A08_PORTA_MUX | SMC0_A09_PORTA_MUX | SMC0_A10_PORTA_MUX
	 | SMC0_A11_PORTA_MUX | SMC0_A12_PORTA_MUX | SMC0_A14_PORTA_MUX
	 | SMC0_A15_PORTA_MUX | SMC0_A17_PORTA_MUX | SMC0_A18_PORTA_MUX
	 | SMC0_A19_PORTA_MUX | SMC0_A20_PORTA_MUX;
	*pREG_PORTB_MUX |= SMC0_A13_PORTB_MUX | SMC0_A16_PORTB_MUX
	 | SMC0_A21_PORTB_MUX | SMC0_A22_PORTB_MUX | SMC0_A23_PORTB_MUX
	 | SMC0_A24_PORTB_MUX | SMC0_A25_PORTB_MUX | SMC0_AMS1_PORTB_MUX
	 | SMC0_AMS2_PORTB_MUX | SMC0_AMS3_PORTB_MUX | SMC0_NORCLK_PORTB_MUX
	 | SMC0_BG_PORTB_MUX | SMC0_BGH_PORTB_MUX;

    /* SMC0 PORTx_FER registers */
    *pREG_PORTA_FER |= SMC0_A03_PORTA_FER | SMC0_A04_PORTA_FER
     | SMC0_A05_PORTA_FER | SMC0_A06_PORTA_FER | SMC0_A07_PORTA_FER
     | SMC0_A08_PORTA_FER | SMC0_A09_PORTA_FER | SMC0_A10_PORTA_FER
     | SMC0_A11_PORTA_FER | SMC0_A12_PORTA_FER | SMC0_A14_PORTA_FER
     | SMC0_A15_PORTA_FER | SMC0_A17_PORTA_FER | SMC0_A18_PORTA_FER
     | SMC0_A19_PORTA_FER | SMC0_A20_PORTA_FER;
    *pREG_PORTB_FER |= SMC0_A13_PORTB_FER | SMC0_A16_PORTB_FER
     | SMC0_A21_PORTB_FER | SMC0_A22_PORTB_FER | SMC0_A23_PORTB_FER
     | SMC0_A24_PORTB_FER | SMC0_A25_PORTB_FER | SMC0_AMS1_PORTB_FER
     | SMC0_AMS2_PORTB_FER | SMC0_AMS3_PORTB_FER | SMC0_NORCLK_PORTB_FER
     | SMC0_BG_PORTB_FER | SMC0_BGH_PORTB_FER;

	GetSCLK0(&freq, &cycle);

	/* Write setup time, 0ns + Write operation interval 20ns */
	wst = ceilf(2 / cycle);

	/* Write access time >= 10ns */
	wat = ceilf (10 / cycle);

	/* Write hold time , >=3ns*/
	wht = ceilf(3 / cycle);


	/* Read setup time , 0ns + read operation interval 40ns*/
	rst = ceilf (5 / cycle);
	if (rst < 1)
		rst = 1;

	/* Read access time >= 10ns */
	rat = ceilf (30 / cycle);

	/* Read hold time <= 3ns */
	rht = ceilf (3 / cycle);


/////must set the following pre-time,cannot be zero at the same time/////
	/* Pre setup time, must */
	prest = 0;

	/* Pre access time */
	preat = 0;

	/* Memory transition time */
	tt = 0;

	/* Memory idle time */
	it = 0;


	smc_b3tim = (((wst << BITP_SMC_B3TIM_WST) & BITM_SMC_B3TIM_WST)
		     | ((wht << BITP_SMC_B3TIM_WHT) & BITM_SMC_B3TIM_WHT)
		     | ((wat << BITP_SMC_B3TIM_WAT) & BITM_SMC_B3TIM_WAT)
		     | ((rst << BITP_SMC_B3TIM_RST) & BITM_SMC_B3TIM_RST)
		     | ((rht << BITP_SMC_B3TIM_RHT) & BITM_SMC_B3TIM_RHT)
		     | ((rat << BITP_SMC_B3TIM_RAT) & BITM_SMC_B3TIM_RAT));

	smc_b3etim = (((prest << BITP_SMC_B3ETIM_PREST) & BITM_SMC_B3ETIM_PREST)
		      | ((preat << BITP_SMC_B3ETIM_PREAT) & BITM_SMC_B3ETIM_PREAT))
		      | ((tt << BITP_SMC_B0ETIM_TT) & BITM_SMC_B0ETIM_TT)
		      | ((it << BITP_SMC_B0ETIM_IT) & BITM_SMC_B0ETIM_IT);

	smc_b3ctl = ((1 << BITP_SMC_B3CTL_EN)  //Enable bank3
		     | (0 << BITP_SMC_B3CTL_MODE)); //setup async  RAM mode



	*pREG_SMC0_B3TIM = smc_b3tim;
	asm(" ssync ; ");
	*pREG_SMC0_B3ETIM = smc_b3etim;
	asm(" ssync ; ");
	*pREG_SMC0_B3CTL = smc_b3ctl;
	asm(" ssync ; ");

	return 0;
}


