#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002837369b1a0 .scope module, "testbench_shift_register" "testbench_shift_register" 2 1;
 .timescale 0 0;
v00000283735466f0_0 .var "clk", 0 0;
v0000028373546790_0 .var "data", 0 0;
v0000028373546830_0 .var "reset", 0 0;
v00000283735468d0_0 .var "shift_enable", 0 0;
v0000028373546970_0 .net "stored_data", 7 0, L_0000028373547290;  1 drivers
S_000002837369bd90 .scope module, "dut" "shift_register" 2 13, 3 1 0, S_000002837369b1a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "data";
    .port_info 3 /INPUT 1 "shift_enable";
    .port_info 4 /OUTPUT 8 "stored_data";
L_0000028373547290 .functor BUFZ 8, v0000028373534440_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0000028373696f30_0 .net "clk", 0 0, v00000283735466f0_0;  1 drivers
v000002837369bf20_0 .net "data", 0 0, v0000028373546790_0;  1 drivers
v0000028373534440_0 .var "data_register", 7 0;
v00000283735344e0_0 .net "reset", 0 0, v0000028373546830_0;  1 drivers
v00000283735465b0_0 .net "shift_enable", 0 0, v00000283735468d0_0;  1 drivers
v0000028373546650_0 .net "stored_data", 7 0, L_0000028373547290;  alias, 1 drivers
E_0000028373699f10 .event posedge, v0000028373696f30_0;
    .scope S_000002837369bd90;
T_0 ;
    %wait E_0000028373699f10;
    %load/vec4 v00000283735344e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000028373534440_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000283735465b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0000028373534440_0;
    %parti/s 7, 0, 2;
    %load/vec4 v000002837369bf20_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000028373534440_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000002837369b1a0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000283735466f0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000283735466f0_0, 0, 1;
    %delay 5, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_000002837369b1a0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028373546830_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028373546830_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028373546830_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_000002837369b1a0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028373546790_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028373546790_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028373546790_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028373546790_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028373546790_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_000002837369b1a0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000283735468d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000283735468d0_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000283735468d0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000283735468d0_0, 0, 1;
    %delay 30, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000283735468d0_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_000002837369b1a0;
T_5 ;
    %wait E_0000028373699f10;
    %vpi_call 2 66 "$display", "Stored Data: %b", v0000028373546970_0 {0 0 0};
    %load/vec4 v0000028373546970_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_5.0, 6;
    %vpi_call 2 68 "$display", "Passed: Initial state test" {0 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call 2 70 "$display", "Failed: Initial state test" {0 0 0};
T_5.1 ;
    %load/vec4 v0000028373546970_0;
    %cmpi/e 1, 0, 8;
    %jmp/0xz  T_5.2, 6;
    %vpi_call 2 73 "$display", "Passed: Shift operation test" {0 0 0};
    %jmp T_5.3;
T_5.2 ;
    %vpi_call 2 75 "$display", "Failed: Shift operation test" {0 0 0};
T_5.3 ;
    %load/vec4 v0000028373546970_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_5.4, 6;
    %vpi_call 2 78 "$display", "Passed: Reset operation test" {0 0 0};
    %jmp T_5.5;
T_5.4 ;
    %vpi_call 2 80 "$display", "Failed: Reset operation test" {0 0 0};
T_5.5 ;
    %load/vec4 v0000028373546970_0;
    %cmpi/e 1, 0, 8;
    %jmp/0xz  T_5.6, 6;
    %vpi_call 2 83 "$display", "Passed: Data change test" {0 0 0};
    %jmp T_5.7;
T_5.6 ;
    %vpi_call 2 85 "$display", "Failed: Data change test" {0 0 0};
T_5.7 ;
    %load/vec4 v0000028373546970_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_5.8, 6;
    %vpi_call 2 88 "$display", "Passed: Shift enable change test" {0 0 0};
    %jmp T_5.9;
T_5.8 ;
    %vpi_call 2 90 "$display", "Failed: Shift enable change test" {0 0 0};
T_5.9 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000002837369b1a0;
T_6 ;
    %vpi_call 2 95 "$dumpfile", "WaveOutput.vcd" {0 0 0};
    %vpi_call 2 96 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002837369b1a0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_000002837369b1a0;
T_7 ;
    %delay 200, 0;
    %vpi_call 2 102 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench_shift_register.v";
    "shift_register.v";
