# try to load verilog language file
read_verilog verilog_specify.v