

================================================================
== Vitis HLS Report for 'cnn_Pipeline_pad_for_rows_pad_for_cols'
================================================================
* Date:           Tue Jan 28 19:05:38 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        CNN_Optimal
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.323 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      796|      796|  7.960 us|  7.960 us|  796|  796|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- pad_for_rows_pad_for_cols  |      794|      794|        12|          1|          1|   784|       yes|
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|    189|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   0|    297|    284|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|     72|    -|
|Register         |        -|   -|    391|    128|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|    688|    673|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|      1|      3|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+----+----+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP| FF | LUT| URAM|
    +--------------------------+----------------------+---------+----+----+----+-----+
    |mul_5ns_7ns_11_1_1_U43    |mul_5ns_7ns_11_1_1    |        0|   0|   0|  33|    0|
    |mul_5ns_7ns_11_1_1_U46    |mul_5ns_7ns_11_1_1    |        0|   0|   0|  33|    0|
    |mul_5ns_7ns_11_1_1_U47    |mul_5ns_7ns_11_1_1    |        0|   0|   0|  33|    0|
    |sparsemux_9_2_24_1_1_U48  |sparsemux_9_2_24_1_1  |        0|   0|   0|  20|    0|
    |urem_5ns_4ns_3_9_1_U44    |urem_5ns_4ns_3_9_1    |        0|   0|  99|  55|    0|
    |urem_5ns_4ns_5_9_1_U42    |urem_5ns_4ns_5_9_1    |        0|   0|  99|  55|    0|
    |urem_5ns_5ns_5_9_1_U45    |urem_5ns_5ns_5_9_1    |        0|   0|  99|  55|    0|
    +--------------------------+----------------------+---------+----+----+----+-----+
    |Total                     |                      |        0|   0| 297| 284|    0|
    +--------------------------+----------------------+---------+----+----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+----+---+----+------------+------------+
    |         Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+----+---+----+------------+------------+
    |add_ln13_1_fu_602_p2           |         +|   0|  0|  13|          10|           1|
    |add_ln13_fu_614_p2             |         +|   0|  0|  13|           5|           1|
    |add_ln15_1_fu_680_p2           |         +|   0|  0|  13|           5|           1|
    |add_ln15_fu_762_p2             |         +|   0|  0|  13|           5|           2|
    |add_ln19_4_fu_756_p2           |         +|   0|  0|   8|           8|           8|
    |add_ln19_5_fu_823_p2           |         +|   0|  0|   7|           6|           6|
    |add_ln19_fu_807_p2             |         +|   0|  0|   7|           6|           6|
    |empty_fu_668_p2                |         +|   0|  0|  13|           5|           2|
    |sub_ln19_fu_747_p2             |         -|   0|  0|   8|           8|           8|
    |ap_predicate_pred1002_state12  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred1006_state12  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred1010_state12  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred1014_state12  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred887_state12   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred893_state12   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred899_state12   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred905_state12   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred911_state12   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred917_state12   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred932_state12   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred936_state12   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred940_state12   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred944_state12   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred948_state12   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred952_state12   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred963_state12   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred967_state12   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred971_state12   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred975_state12   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred979_state12   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred983_state12   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred994_state12   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred998_state12   |       and|   0|  0|   2|           1|           1|
    |icmp_ln13_fu_596_p2            |      icmp|   0|  0|  13|          10|           9|
    |icmp_ln15_fu_620_p2            |      icmp|   0|  0|  13|           5|           4|
    |ap_predicate_pred1020_state12  |        or|   0|  0|   2|           1|           1|
    |ap_predicate_pred927_state12   |        or|   0|  0|   2|           1|           1|
    |ap_predicate_pred958_state12   |        or|   0|  0|   2|           1|           1|
    |ap_predicate_pred989_state12   |        or|   0|  0|   2|           1|           1|
    |select_ln13_1_fu_634_p3        |    select|   0|  0|   5|           1|           5|
    |select_ln13_fu_626_p3          |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0                  |       xor|   0|  0|   2|           1|           2|
    +-------------------------------+----------+----+---+----+------------+------------+
    |Total                          |          |   0|  0| 189|         104|          84|
    +-------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_c_load               |   9|          2|    5|         10|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   10|         20|
    |ap_sig_allocacmp_r_load               |   9|          2|    5|         10|
    |c_fu_150                              |   9|          2|    5|         10|
    |indvar_flatten_fu_158                 |   9|          2|   10|         20|
    |r_fu_154                              |   9|          2|    5|         10|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  72|         16|   42|         84|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln19_4_reg_935                 |   8|   0|    8|          0|
    |add_ln19_5_reg_969                 |   6|   0|    6|          0|
    |add_ln19_5_reg_969_pp0_iter10_reg  |   6|   0|    6|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |ap_predicate_pred1002_state12      |   1|   0|    1|          0|
    |ap_predicate_pred1006_state12      |   1|   0|    1|          0|
    |ap_predicate_pred1010_state12      |   1|   0|    1|          0|
    |ap_predicate_pred1014_state12      |   1|   0|    1|          0|
    |ap_predicate_pred1020_state12      |   1|   0|    1|          0|
    |ap_predicate_pred887_state12       |   1|   0|    1|          0|
    |ap_predicate_pred893_state12       |   1|   0|    1|          0|
    |ap_predicate_pred899_state12       |   1|   0|    1|          0|
    |ap_predicate_pred905_state12       |   1|   0|    1|          0|
    |ap_predicate_pred911_state12       |   1|   0|    1|          0|
    |ap_predicate_pred917_state12       |   1|   0|    1|          0|
    |ap_predicate_pred927_state12       |   1|   0|    1|          0|
    |ap_predicate_pred932_state12       |   1|   0|    1|          0|
    |ap_predicate_pred936_state12       |   1|   0|    1|          0|
    |ap_predicate_pred940_state12       |   1|   0|    1|          0|
    |ap_predicate_pred944_state12       |   1|   0|    1|          0|
    |ap_predicate_pred948_state12       |   1|   0|    1|          0|
    |ap_predicate_pred952_state12       |   1|   0|    1|          0|
    |ap_predicate_pred958_state12       |   1|   0|    1|          0|
    |ap_predicate_pred963_state12       |   1|   0|    1|          0|
    |ap_predicate_pred967_state12       |   1|   0|    1|          0|
    |ap_predicate_pred971_state12       |   1|   0|    1|          0|
    |ap_predicate_pred975_state12       |   1|   0|    1|          0|
    |ap_predicate_pred979_state12       |   1|   0|    1|          0|
    |ap_predicate_pred983_state12       |   1|   0|    1|          0|
    |ap_predicate_pred989_state12       |   1|   0|    1|          0|
    |ap_predicate_pred994_state12       |   1|   0|    1|          0|
    |ap_predicate_pred998_state12       |   1|   0|    1|          0|
    |c_fu_150                           |   5|   0|    5|          0|
    |empty_reg_925                      |   5|   0|    5|          0|
    |indvar_flatten_fu_158              |  10|   0|   10|          0|
    |r_fu_154                           |   5|   0|    5|          0|
    |select_ln13_reg_908                |   5|   0|    5|          0|
    |tmp_558_reg_940                    |   3|   0|    3|          0|
    |tmp_reg_974                        |  24|   0|   24|          0|
    |trunc_ln19_1_reg_945               |   3|   0|    3|          0|
    |trunc_ln6_reg_920                  |   2|   0|    2|          0|
    |trunc_ln7_reg_931                  |   2|   0|    2|          0|
    |select_ln13_reg_908                |  64|  32|    5|          0|
    |trunc_ln19_1_reg_945               |  64|  32|    3|          0|
    |trunc_ln6_reg_920                  |  64|  32|    2|          0|
    |trunc_ln7_reg_931                  |  64|  32|    2|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 391| 128|  147|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+----------------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  cnn_Pipeline_pad_for_rows_pad_for_cols|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  cnn_Pipeline_pad_for_rows_pad_for_cols|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  cnn_Pipeline_pad_for_rows_pad_for_cols|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  cnn_Pipeline_pad_for_rows_pad_for_cols|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  cnn_Pipeline_pad_for_rows_pad_for_cols|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  cnn_Pipeline_pad_for_rows_pad_for_cols|  return value|
|img_in_0_address0     |  out|    8|   ap_memory|                                img_in_0|         array|
|img_in_0_ce0          |  out|    1|   ap_memory|                                img_in_0|         array|
|img_in_0_q0           |   in|   24|   ap_memory|                                img_in_0|         array|
|img_in_1_address0     |  out|    8|   ap_memory|                                img_in_1|         array|
|img_in_1_ce0          |  out|    1|   ap_memory|                                img_in_1|         array|
|img_in_1_q0           |   in|   24|   ap_memory|                                img_in_1|         array|
|img_in_2_address0     |  out|    8|   ap_memory|                                img_in_2|         array|
|img_in_2_ce0          |  out|    1|   ap_memory|                                img_in_2|         array|
|img_in_2_q0           |   in|   24|   ap_memory|                                img_in_2|         array|
|img_in_3_address0     |  out|    8|   ap_memory|                                img_in_3|         array|
|img_in_3_ce0          |  out|    1|   ap_memory|                                img_in_3|         array|
|img_in_3_q0           |   in|   24|   ap_memory|                                img_in_3|         array|
|pad_img0_27_address0  |  out|    6|   ap_memory|                             pad_img0_27|         array|
|pad_img0_27_ce0       |  out|    1|   ap_memory|                             pad_img0_27|         array|
|pad_img0_27_we0       |  out|    1|   ap_memory|                             pad_img0_27|         array|
|pad_img0_27_d0        |  out|   24|   ap_memory|                             pad_img0_27|         array|
|pad_img0_26_address0  |  out|    6|   ap_memory|                             pad_img0_26|         array|
|pad_img0_26_ce0       |  out|    1|   ap_memory|                             pad_img0_26|         array|
|pad_img0_26_we0       |  out|    1|   ap_memory|                             pad_img0_26|         array|
|pad_img0_26_d0        |  out|   24|   ap_memory|                             pad_img0_26|         array|
|pad_img0_25_address0  |  out|    6|   ap_memory|                             pad_img0_25|         array|
|pad_img0_25_ce0       |  out|    1|   ap_memory|                             pad_img0_25|         array|
|pad_img0_25_we0       |  out|    1|   ap_memory|                             pad_img0_25|         array|
|pad_img0_25_d0        |  out|   24|   ap_memory|                             pad_img0_25|         array|
|pad_img0_24_address0  |  out|    6|   ap_memory|                             pad_img0_24|         array|
|pad_img0_24_ce0       |  out|    1|   ap_memory|                             pad_img0_24|         array|
|pad_img0_24_we0       |  out|    1|   ap_memory|                             pad_img0_24|         array|
|pad_img0_24_d0        |  out|   24|   ap_memory|                             pad_img0_24|         array|
|pad_img0_23_address0  |  out|    6|   ap_memory|                             pad_img0_23|         array|
|pad_img0_23_ce0       |  out|    1|   ap_memory|                             pad_img0_23|         array|
|pad_img0_23_we0       |  out|    1|   ap_memory|                             pad_img0_23|         array|
|pad_img0_23_d0        |  out|   24|   ap_memory|                             pad_img0_23|         array|
|pad_img0_22_address0  |  out|    6|   ap_memory|                             pad_img0_22|         array|
|pad_img0_22_ce0       |  out|    1|   ap_memory|                             pad_img0_22|         array|
|pad_img0_22_we0       |  out|    1|   ap_memory|                             pad_img0_22|         array|
|pad_img0_22_d0        |  out|   24|   ap_memory|                             pad_img0_22|         array|
|pad_img0_21_address0  |  out|    6|   ap_memory|                             pad_img0_21|         array|
|pad_img0_21_ce0       |  out|    1|   ap_memory|                             pad_img0_21|         array|
|pad_img0_21_we0       |  out|    1|   ap_memory|                             pad_img0_21|         array|
|pad_img0_21_d0        |  out|   24|   ap_memory|                             pad_img0_21|         array|
|pad_img0_20_address0  |  out|    6|   ap_memory|                             pad_img0_20|         array|
|pad_img0_20_ce0       |  out|    1|   ap_memory|                             pad_img0_20|         array|
|pad_img0_20_we0       |  out|    1|   ap_memory|                             pad_img0_20|         array|
|pad_img0_20_d0        |  out|   24|   ap_memory|                             pad_img0_20|         array|
|pad_img0_19_address0  |  out|    6|   ap_memory|                             pad_img0_19|         array|
|pad_img0_19_ce0       |  out|    1|   ap_memory|                             pad_img0_19|         array|
|pad_img0_19_we0       |  out|    1|   ap_memory|                             pad_img0_19|         array|
|pad_img0_19_d0        |  out|   24|   ap_memory|                             pad_img0_19|         array|
|pad_img0_18_address0  |  out|    6|   ap_memory|                             pad_img0_18|         array|
|pad_img0_18_ce0       |  out|    1|   ap_memory|                             pad_img0_18|         array|
|pad_img0_18_we0       |  out|    1|   ap_memory|                             pad_img0_18|         array|
|pad_img0_18_d0        |  out|   24|   ap_memory|                             pad_img0_18|         array|
|pad_img0_17_address0  |  out|    6|   ap_memory|                             pad_img0_17|         array|
|pad_img0_17_ce0       |  out|    1|   ap_memory|                             pad_img0_17|         array|
|pad_img0_17_we0       |  out|    1|   ap_memory|                             pad_img0_17|         array|
|pad_img0_17_d0        |  out|   24|   ap_memory|                             pad_img0_17|         array|
|pad_img0_16_address0  |  out|    6|   ap_memory|                             pad_img0_16|         array|
|pad_img0_16_ce0       |  out|    1|   ap_memory|                             pad_img0_16|         array|
|pad_img0_16_we0       |  out|    1|   ap_memory|                             pad_img0_16|         array|
|pad_img0_16_d0        |  out|   24|   ap_memory|                             pad_img0_16|         array|
|pad_img0_15_address0  |  out|    6|   ap_memory|                             pad_img0_15|         array|
|pad_img0_15_ce0       |  out|    1|   ap_memory|                             pad_img0_15|         array|
|pad_img0_15_we0       |  out|    1|   ap_memory|                             pad_img0_15|         array|
|pad_img0_15_d0        |  out|   24|   ap_memory|                             pad_img0_15|         array|
|pad_img0_14_address0  |  out|    6|   ap_memory|                             pad_img0_14|         array|
|pad_img0_14_ce0       |  out|    1|   ap_memory|                             pad_img0_14|         array|
|pad_img0_14_we0       |  out|    1|   ap_memory|                             pad_img0_14|         array|
|pad_img0_14_d0        |  out|   24|   ap_memory|                             pad_img0_14|         array|
|pad_img0_13_address0  |  out|    6|   ap_memory|                             pad_img0_13|         array|
|pad_img0_13_ce0       |  out|    1|   ap_memory|                             pad_img0_13|         array|
|pad_img0_13_we0       |  out|    1|   ap_memory|                             pad_img0_13|         array|
|pad_img0_13_d0        |  out|   24|   ap_memory|                             pad_img0_13|         array|
|pad_img0_12_address0  |  out|    6|   ap_memory|                             pad_img0_12|         array|
|pad_img0_12_ce0       |  out|    1|   ap_memory|                             pad_img0_12|         array|
|pad_img0_12_we0       |  out|    1|   ap_memory|                             pad_img0_12|         array|
|pad_img0_12_d0        |  out|   24|   ap_memory|                             pad_img0_12|         array|
|pad_img0_11_address0  |  out|    6|   ap_memory|                             pad_img0_11|         array|
|pad_img0_11_ce0       |  out|    1|   ap_memory|                             pad_img0_11|         array|
|pad_img0_11_we0       |  out|    1|   ap_memory|                             pad_img0_11|         array|
|pad_img0_11_d0        |  out|   24|   ap_memory|                             pad_img0_11|         array|
|pad_img0_10_address0  |  out|    6|   ap_memory|                             pad_img0_10|         array|
|pad_img0_10_ce0       |  out|    1|   ap_memory|                             pad_img0_10|         array|
|pad_img0_10_we0       |  out|    1|   ap_memory|                             pad_img0_10|         array|
|pad_img0_10_d0        |  out|   24|   ap_memory|                             pad_img0_10|         array|
|pad_img0_9_address0   |  out|    6|   ap_memory|                              pad_img0_9|         array|
|pad_img0_9_ce0        |  out|    1|   ap_memory|                              pad_img0_9|         array|
|pad_img0_9_we0        |  out|    1|   ap_memory|                              pad_img0_9|         array|
|pad_img0_9_d0         |  out|   24|   ap_memory|                              pad_img0_9|         array|
|pad_img0_8_address0   |  out|    6|   ap_memory|                              pad_img0_8|         array|
|pad_img0_8_ce0        |  out|    1|   ap_memory|                              pad_img0_8|         array|
|pad_img0_8_we0        |  out|    1|   ap_memory|                              pad_img0_8|         array|
|pad_img0_8_d0         |  out|   24|   ap_memory|                              pad_img0_8|         array|
|pad_img0_7_address0   |  out|    6|   ap_memory|                              pad_img0_7|         array|
|pad_img0_7_ce0        |  out|    1|   ap_memory|                              pad_img0_7|         array|
|pad_img0_7_we0        |  out|    1|   ap_memory|                              pad_img0_7|         array|
|pad_img0_7_d0         |  out|   24|   ap_memory|                              pad_img0_7|         array|
|pad_img0_6_address0   |  out|    6|   ap_memory|                              pad_img0_6|         array|
|pad_img0_6_ce0        |  out|    1|   ap_memory|                              pad_img0_6|         array|
|pad_img0_6_we0        |  out|    1|   ap_memory|                              pad_img0_6|         array|
|pad_img0_6_d0         |  out|   24|   ap_memory|                              pad_img0_6|         array|
|pad_img0_5_address0   |  out|    6|   ap_memory|                              pad_img0_5|         array|
|pad_img0_5_ce0        |  out|    1|   ap_memory|                              pad_img0_5|         array|
|pad_img0_5_we0        |  out|    1|   ap_memory|                              pad_img0_5|         array|
|pad_img0_5_d0         |  out|   24|   ap_memory|                              pad_img0_5|         array|
|pad_img0_4_address0   |  out|    6|   ap_memory|                              pad_img0_4|         array|
|pad_img0_4_ce0        |  out|    1|   ap_memory|                              pad_img0_4|         array|
|pad_img0_4_we0        |  out|    1|   ap_memory|                              pad_img0_4|         array|
|pad_img0_4_d0         |  out|   24|   ap_memory|                              pad_img0_4|         array|
|pad_img0_3_address0   |  out|    6|   ap_memory|                              pad_img0_3|         array|
|pad_img0_3_ce0        |  out|    1|   ap_memory|                              pad_img0_3|         array|
|pad_img0_3_we0        |  out|    1|   ap_memory|                              pad_img0_3|         array|
|pad_img0_3_d0         |  out|   24|   ap_memory|                              pad_img0_3|         array|
|pad_img0_2_address0   |  out|    6|   ap_memory|                              pad_img0_2|         array|
|pad_img0_2_ce0        |  out|    1|   ap_memory|                              pad_img0_2|         array|
|pad_img0_2_we0        |  out|    1|   ap_memory|                              pad_img0_2|         array|
|pad_img0_2_d0         |  out|   24|   ap_memory|                              pad_img0_2|         array|
|pad_img0_1_address0   |  out|    6|   ap_memory|                              pad_img0_1|         array|
|pad_img0_1_ce0        |  out|    1|   ap_memory|                              pad_img0_1|         array|
|pad_img0_1_we0        |  out|    1|   ap_memory|                              pad_img0_1|         array|
|pad_img0_1_d0         |  out|   24|   ap_memory|                              pad_img0_1|         array|
|pad_img0_address0     |  out|    6|   ap_memory|                                pad_img0|         array|
|pad_img0_ce0          |  out|    1|   ap_memory|                                pad_img0|         array|
|pad_img0_we0          |  out|    1|   ap_memory|                                pad_img0|         array|
|pad_img0_d0           |  out|   24|   ap_memory|                                pad_img0|         array|
+----------------------+-----+-----+------------+----------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.32>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%c = alloca i32 1" [CNN_Optimal/src/utils.cpp:15->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 15 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%r = alloca i32 1" [CNN_Optimal/src/utils.cpp:13->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 16 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 17 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %img_in_3, void @empty_4, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %img_in_2, void @empty_4, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %img_in_1, void @empty_4, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %img_in_0, void @empty_4, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln13 = store i5 0, i5 %r" [CNN_Optimal/src/utils.cpp:13->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 23 'store' 'store_ln13' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln15 = store i5 0, i5 %c" [CNN_Optimal/src/utils.cpp:15->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 24 'store' 'store_ln15' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 25 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i10 %indvar_flatten" [CNN_Optimal/src/utils.cpp:13->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 26 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.73ns)   --->   "%icmp_ln13 = icmp_eq  i10 %indvar_flatten_load, i10 784" [CNN_Optimal/src/utils.cpp:13->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 27 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (1.73ns)   --->   "%add_ln13_1 = add i10 %indvar_flatten_load, i10 1" [CNN_Optimal/src/utils.cpp:13->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 28 'add' 'add_ln13_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %icmp_ln13, void %for.inc12.i, void %for.inc.preheader.exitStub" [CNN_Optimal/src/utils.cpp:13->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 29 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%c_load = load i5 %c" [CNN_Optimal/src/utils.cpp:15->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 30 'load' 'c_load' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%r_load = load i5 %r" [CNN_Optimal/src/utils.cpp:13->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 31 'load' 'r_load' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.78ns)   --->   "%add_ln13 = add i5 %r_load, i5 1" [CNN_Optimal/src/utils.cpp:13->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 32 'add' 'add_ln13' <Predicate = (!icmp_ln13)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (1.78ns)   --->   "%icmp_ln15 = icmp_eq  i5 %c_load, i5 28" [CNN_Optimal/src/utils.cpp:15->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 33 'icmp' 'icmp_ln15' <Predicate = (!icmp_ln13)> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (1.21ns)   --->   "%select_ln13 = select i1 %icmp_ln15, i5 0, i5 %c_load" [CNN_Optimal/src/utils.cpp:13->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 34 'select' 'select_ln13' <Predicate = (!icmp_ln13)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (1.21ns)   --->   "%select_ln13_1 = select i1 %icmp_ln15, i5 %add_ln13, i5 %r_load" [CNN_Optimal/src/utils.cpp:13->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 35 'select' 'select_ln13_1' <Predicate = (!icmp_ln13)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 36 [9/9] (3.20ns)   --->   "%urem_ln13 = urem i5 %select_ln13_1, i5 7" [CNN_Optimal/src/utils.cpp:13->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 36 'urem' 'urem_ln13' <Predicate = (!icmp_ln13)> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i5 %select_ln13_1" [CNN_Optimal/src/utils.cpp:13->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 37 'zext' 'zext_ln13' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (3.74ns)   --->   "%mul_ln13 = mul i11 %zext_ln13, i11 37" [CNN_Optimal/src/utils.cpp:13->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 38 'mul' 'mul_ln13' <Predicate = (!icmp_ln13)> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i2 @_ssdm_op_PartSelect.i2.i11.i32.i32, i11 %mul_ln13, i32 8, i32 9" [CNN_Optimal/src/utils.cpp:13->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 39 'partselect' 'trunc_ln6' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.78ns)   --->   "%empty = add i5 %select_ln13_1, i5 3" [CNN_Optimal/src/utils.cpp:13->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 40 'add' 'empty' <Predicate = (!icmp_ln13)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [9/9] (3.20ns)   --->   "%urem_ln19 = urem i5 %select_ln13, i5 7" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 41 'urem' 'urem_ln19' <Predicate = (!icmp_ln13)> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (1.78ns)   --->   "%add_ln15_1 = add i5 %select_ln13, i5 1" [CNN_Optimal/src/utils.cpp:15->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 42 'add' 'add_ln15_1' <Predicate = (!icmp_ln13)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln13 = store i10 %add_ln13_1, i10 %indvar_flatten" [CNN_Optimal/src/utils.cpp:13->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 43 'store' 'store_ln13' <Predicate = (!icmp_ln13)> <Delay = 1.58>
ST_1 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln13 = store i5 %select_ln13_1, i5 %r" [CNN_Optimal/src/utils.cpp:13->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 44 'store' 'store_ln13' <Predicate = (!icmp_ln13)> <Delay = 1.58>
ST_1 : Operation 45 [1/1] (1.58ns)   --->   "%store_ln15 = store i5 %add_ln15_1, i5 %c" [CNN_Optimal/src/utils.cpp:15->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 45 'store' 'store_ln15' <Predicate = (!icmp_ln13)> <Delay = 1.58>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln15 = br void %for.inc.i" [CNN_Optimal/src/utils.cpp:15->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 46 'br' 'br_ln15' <Predicate = (!icmp_ln13)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.60>
ST_2 : Operation 47 [8/9] (3.20ns)   --->   "%urem_ln13 = urem i5 %select_ln13_1, i5 7" [CNN_Optimal/src/utils.cpp:13->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 47 'urem' 'urem_ln13' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [9/9] (3.20ns)   --->   "%urem_ln15 = urem i5 %empty, i5 9" [CNN_Optimal/src/utils.cpp:15->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 48 'urem' 'urem_ln15' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i5 %empty" [CNN_Optimal/src/utils.cpp:15->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 49 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (3.74ns)   --->   "%mul_ln15 = mul i11 %zext_ln15, i11 57" [CNN_Optimal/src/utils.cpp:15->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 50 'mul' 'mul_ln15' <Predicate = true> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i2 @_ssdm_op_PartSelect.i2.i11.i32.i32, i11 %mul_ln15, i32 9, i32 10" [CNN_Optimal/src/utils.cpp:15->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 51 'partselect' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [8/9] (3.20ns)   --->   "%urem_ln19 = urem i5 %select_ln13, i5 7" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 52 'urem' 'urem_ln19' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (1.86ns)   --->   "%switch_ln19 = switch i2 %trunc_ln7, void %arrayidx112.i6.case.3, i2 0, void %arrayidx112.i6.case.0, i2 1, void %arrayidx112.i6.case.1, i2 2, void %arrayidx112.i6.case.2" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 53 'switch' 'switch_ln19' <Predicate = true> <Delay = 1.86>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx112.i6.exit" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 54 'br' 'br_ln19' <Predicate = (trunc_ln7 == 2)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx112.i6.exit" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 55 'br' 'br_ln19' <Predicate = (trunc_ln7 == 1)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx112.i6.exit" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 56 'br' 'br_ln19' <Predicate = (trunc_ln7 == 0)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx112.i6.exit" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 57 'br' 'br_ln19' <Predicate = (trunc_ln7 == 3)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.20>
ST_3 : Operation 58 [7/9] (3.20ns)   --->   "%urem_ln13 = urem i5 %select_ln13_1, i5 7" [CNN_Optimal/src/utils.cpp:13->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 58 'urem' 'urem_ln13' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [8/9] (3.20ns)   --->   "%urem_ln15 = urem i5 %empty, i5 9" [CNN_Optimal/src/utils.cpp:15->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 59 'urem' 'urem_ln15' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [7/9] (3.20ns)   --->   "%urem_ln19 = urem i5 %select_ln13, i5 7" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 60 'urem' 'urem_ln19' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.20>
ST_4 : Operation 61 [6/9] (3.20ns)   --->   "%urem_ln13 = urem i5 %select_ln13_1, i5 7" [CNN_Optimal/src/utils.cpp:13->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 61 'urem' 'urem_ln13' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [7/9] (3.20ns)   --->   "%urem_ln15 = urem i5 %empty, i5 9" [CNN_Optimal/src/utils.cpp:15->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 62 'urem' 'urem_ln15' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [6/9] (3.20ns)   --->   "%urem_ln19 = urem i5 %select_ln13, i5 7" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 63 'urem' 'urem_ln19' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.20>
ST_5 : Operation 64 [5/9] (3.20ns)   --->   "%urem_ln13 = urem i5 %select_ln13_1, i5 7" [CNN_Optimal/src/utils.cpp:13->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 64 'urem' 'urem_ln13' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [6/9] (3.20ns)   --->   "%urem_ln15 = urem i5 %empty, i5 9" [CNN_Optimal/src/utils.cpp:15->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 65 'urem' 'urem_ln15' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [5/9] (3.20ns)   --->   "%urem_ln19 = urem i5 %select_ln13, i5 7" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 66 'urem' 'urem_ln19' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.20>
ST_6 : Operation 67 [4/9] (3.20ns)   --->   "%urem_ln13 = urem i5 %select_ln13_1, i5 7" [CNN_Optimal/src/utils.cpp:13->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 67 'urem' 'urem_ln13' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [5/9] (3.20ns)   --->   "%urem_ln15 = urem i5 %empty, i5 9" [CNN_Optimal/src/utils.cpp:15->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 68 'urem' 'urem_ln15' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 69 [4/9] (3.20ns)   --->   "%urem_ln19 = urem i5 %select_ln13, i5 7" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 69 'urem' 'urem_ln19' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.20>
ST_7 : Operation 70 [3/9] (3.20ns)   --->   "%urem_ln13 = urem i5 %select_ln13_1, i5 7" [CNN_Optimal/src/utils.cpp:13->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 70 'urem' 'urem_ln13' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 71 [4/9] (3.20ns)   --->   "%urem_ln15 = urem i5 %empty, i5 9" [CNN_Optimal/src/utils.cpp:15->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 71 'urem' 'urem_ln15' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 72 [3/9] (3.20ns)   --->   "%urem_ln19 = urem i5 %select_ln13, i5 7" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 72 'urem' 'urem_ln19' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.20>
ST_8 : Operation 73 [2/9] (3.20ns)   --->   "%urem_ln13 = urem i5 %select_ln13_1, i5 7" [CNN_Optimal/src/utils.cpp:13->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 73 'urem' 'urem_ln13' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 74 [3/9] (3.20ns)   --->   "%urem_ln15 = urem i5 %empty, i5 9" [CNN_Optimal/src/utils.cpp:15->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 74 'urem' 'urem_ln15' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 75 [2/9] (3.20ns)   --->   "%urem_ln19 = urem i5 %select_ln13, i5 7" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 75 'urem' 'urem_ln19' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.87>
ST_9 : Operation 76 [1/9] (3.20ns)   --->   "%urem_ln13 = urem i5 %select_ln13_1, i5 7" [CNN_Optimal/src/utils.cpp:13->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 76 'urem' 'urem_ln13' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln19 = trunc i5 %urem_ln13" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 77 'trunc' 'trunc_ln19' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 %trunc_ln19, i5 0" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 78 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 79 [1/1] (0.00ns)   --->   "%shl_ln19 = shl i5 %urem_ln13, i5 2" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 79 'shl' 'shl_ln19' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i5 %shl_ln19" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 80 'zext' 'zext_ln19' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 81 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln19 = sub i8 %tmp_s, i8 %zext_ln19" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 81 'sub' 'sub_ln19' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 82 [2/9] (3.20ns)   --->   "%urem_ln15 = urem i5 %empty, i5 9" [CNN_Optimal/src/utils.cpp:15->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 82 'urem' 'urem_ln15' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln19_2 = zext i5 %select_ln13" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 83 'zext' 'zext_ln19_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 84 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln19_4 = add i8 %sub_ln19, i8 %zext_ln19_2" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 84 'add' 'add_ln19_4' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 85 [1/1] (1.78ns)   --->   "%add_ln15 = add i5 %select_ln13, i5 3" [CNN_Optimal/src/utils.cpp:15->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 85 'add' 'add_ln15' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln19_4 = zext i5 %add_ln15" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 86 'zext' 'zext_ln19_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 87 [1/1] (3.74ns)   --->   "%mul_ln19 = mul i11 %zext_ln19_4, i11 37" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 87 'mul' 'mul_ln19' <Predicate = true> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_558 = partselect i3 @_ssdm_op_PartSelect.i3.i11.i32.i32, i11 %mul_ln19, i32 8, i32 10" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 88 'partselect' 'tmp_558' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 89 [1/9] (3.20ns)   --->   "%urem_ln19 = urem i5 %select_ln13, i5 7" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 89 'urem' 'urem_ln19' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln19_1 = trunc i3 %urem_ln19" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 90 'trunc' 'trunc_ln19_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 91 [1/1] (1.87ns)   --->   "%switch_ln19 = switch i3 %trunc_ln19_1, void %arrayidx112.i6_2.case.2, i3 4, void %arrayidx112.i6_2.case.0, i3 5, void %arrayidx112.i6_2.case.1, i3 3, void %arrayidx112.i6_2.case.6, i3 0, void %arrayidx112.i6_2.case.3, i3 1, void %arrayidx112.i6_2.case.4, i3 2, void %arrayidx112.i6_2.case.5" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 91 'switch' 'switch_ln19' <Predicate = (trunc_ln7 == 2)> <Delay = 1.87>
ST_9 : Operation 92 [1/1] (1.87ns)   --->   "%switch_ln19 = switch i3 %trunc_ln19_1, void %arrayidx112.i6_1.case.2, i3 4, void %arrayidx112.i6_1.case.0, i3 5, void %arrayidx112.i6_1.case.1, i3 3, void %arrayidx112.i6_1.case.6, i3 0, void %arrayidx112.i6_1.case.3, i3 1, void %arrayidx112.i6_1.case.4, i3 2, void %arrayidx112.i6_1.case.5" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 92 'switch' 'switch_ln19' <Predicate = (trunc_ln7 == 1)> <Delay = 1.87>
ST_9 : Operation 93 [1/1] (1.87ns)   --->   "%switch_ln19 = switch i3 %trunc_ln19_1, void %arrayidx112.i6_0.case.2, i3 4, void %arrayidx112.i6_0.case.0, i3 5, void %arrayidx112.i6_0.case.1, i3 3, void %arrayidx112.i6_0.case.6, i3 0, void %arrayidx112.i6_0.case.3, i3 1, void %arrayidx112.i6_0.case.4, i3 2, void %arrayidx112.i6_0.case.5" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 93 'switch' 'switch_ln19' <Predicate = (trunc_ln7 == 0)> <Delay = 1.87>
ST_9 : Operation 94 [1/1] (1.87ns)   --->   "%switch_ln19 = switch i3 %trunc_ln19_1, void %arrayidx112.i6_3.case.2, i3 4, void %arrayidx112.i6_3.case.0, i3 5, void %arrayidx112.i6_3.case.1, i3 3, void %arrayidx112.i6_3.case.6, i3 0, void %arrayidx112.i6_3.case.3, i3 1, void %arrayidx112.i6_3.case.4, i3 2, void %arrayidx112.i6_3.case.5" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 94 'switch' 'switch_ln19' <Predicate = (trunc_ln7 == 3)> <Delay = 1.87>

State 10 <SV = 9> <Delay = 6.69>
ST_10 : Operation 95 [1/9] (3.20ns)   --->   "%urem_ln15 = urem i5 %empty, i5 9" [CNN_Optimal/src/utils.cpp:15->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 95 'urem' 'urem_ln15' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln15 = trunc i5 %urem_ln15" [CNN_Optimal/src/utils.cpp:15->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 96 'trunc' 'trunc_ln15' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln19_1 = zext i5 %urem_ln15" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 97 'zext' 'zext_ln19_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_2256 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %trunc_ln15, i2 0" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 98 'bitconcatenate' 'tmp_2256' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 99 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln19 = add i6 %tmp_2256, i6 %zext_ln19_1" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 99 'add' 'add_ln19' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln19_3 = zext i8 %add_ln19_4" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 100 'zext' 'zext_ln19_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 101 [1/1] (0.00ns)   --->   "%img_in_0_addr = getelementptr i24 %img_in_0, i64 0, i64 %zext_ln19_3" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 101 'getelementptr' 'img_in_0_addr' <Predicate = (trunc_ln6 == 0)> <Delay = 0.00>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%img_in_1_addr = getelementptr i24 %img_in_1, i64 0, i64 %zext_ln19_3" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 102 'getelementptr' 'img_in_1_addr' <Predicate = (trunc_ln6 == 1)> <Delay = 0.00>
ST_10 : Operation 103 [1/1] (0.00ns)   --->   "%img_in_2_addr = getelementptr i24 %img_in_2, i64 0, i64 %zext_ln19_3" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 103 'getelementptr' 'img_in_2_addr' <Predicate = (trunc_ln6 == 2)> <Delay = 0.00>
ST_10 : Operation 104 [1/1] (0.00ns)   --->   "%img_in_3_addr = getelementptr i24 %img_in_3, i64 0, i64 %zext_ln19_3" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 104 'getelementptr' 'img_in_3_addr' <Predicate = (trunc_ln6 == 3)> <Delay = 0.00>
ST_10 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln19_5 = zext i3 %tmp_558" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 105 'zext' 'zext_ln19_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 106 [1/1] (3.49ns) (root node of TernaryAdder)   --->   "%add_ln19_5 = add i6 %add_ln19, i6 %zext_ln19_5" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 106 'add' 'add_ln19_5' <Predicate = true> <Delay = 3.49> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 107 [2/2] (3.25ns)   --->   "%img_in_0_load = load i8 %img_in_0_addr" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 107 'load' 'img_in_0_load' <Predicate = (trunc_ln6 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 196> <RAM>
ST_10 : Operation 108 [2/2] (3.25ns)   --->   "%img_in_1_load = load i8 %img_in_1_addr" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 108 'load' 'img_in_1_load' <Predicate = (trunc_ln6 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 196> <RAM>
ST_10 : Operation 109 [2/2] (3.25ns)   --->   "%img_in_2_load = load i8 %img_in_2_addr" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 109 'load' 'img_in_2_load' <Predicate = (trunc_ln6 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 196> <RAM>
ST_10 : Operation 110 [2/2] (3.25ns)   --->   "%img_in_3_load = load i8 %img_in_3_addr" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 110 'load' 'img_in_3_load' <Predicate = (trunc_ln6 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 196> <RAM>

State 11 <SV = 10> <Delay = 5.08>
ST_11 : Operation 111 [1/2] (3.25ns)   --->   "%img_in_0_load = load i8 %img_in_0_addr" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 111 'load' 'img_in_0_load' <Predicate = (trunc_ln6 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 196> <RAM>
ST_11 : Operation 112 [1/2] (3.25ns)   --->   "%img_in_1_load = load i8 %img_in_1_addr" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 112 'load' 'img_in_1_load' <Predicate = (trunc_ln6 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 196> <RAM>
ST_11 : Operation 113 [1/2] (3.25ns)   --->   "%img_in_2_load = load i8 %img_in_2_addr" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 113 'load' 'img_in_2_load' <Predicate = (trunc_ln6 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 196> <RAM>
ST_11 : Operation 114 [1/2] (3.25ns)   --->   "%img_in_3_load = load i8 %img_in_3_addr" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 114 'load' 'img_in_3_load' <Predicate = (trunc_ln6 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 196> <RAM>
ST_11 : Operation 115 [1/1] (1.82ns)   --->   "%tmp = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i2, i2 0, i24 %img_in_0_load, i2 1, i24 %img_in_1_load, i2 2, i24 %img_in_2_load, i2 3, i24 %img_in_3_load, i24 0, i2 %trunc_ln6" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 115 'sparsemux' 'tmp' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 204 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 204 'ret' 'ret_ln0' <Predicate = (icmp_ln13)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 3.25>
ST_12 : Operation 116 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @pad_for_rows_pad_for_cols_str"   --->   Operation 116 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 117 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 784, i64 784, i64 784"   --->   Operation 117 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 118 [1/1] (0.00ns)   --->   "%specpipeline_ln17 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [CNN_Optimal/src/utils.cpp:17->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 118 'specpipeline' 'specpipeline_ln17' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln19_6 = zext i6 %add_ln19_5" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 119 'zext' 'zext_ln19_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 120 [1/1] (0.00ns)   --->   "%pad_img0_addr = getelementptr i24 %pad_img0, i64 0, i64 %zext_ln19_6" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 120 'getelementptr' 'pad_img0_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 121 [1/1] (0.00ns)   --->   "%pad_img0_1_addr = getelementptr i24 %pad_img0_1, i64 0, i64 %zext_ln19_6" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 121 'getelementptr' 'pad_img0_1_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 122 [1/1] (0.00ns)   --->   "%pad_img0_2_addr = getelementptr i24 %pad_img0_2, i64 0, i64 %zext_ln19_6" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 122 'getelementptr' 'pad_img0_2_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 123 [1/1] (0.00ns)   --->   "%pad_img0_3_addr = getelementptr i24 %pad_img0_3, i64 0, i64 %zext_ln19_6" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 123 'getelementptr' 'pad_img0_3_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 124 [1/1] (0.00ns)   --->   "%pad_img0_4_addr = getelementptr i24 %pad_img0_4, i64 0, i64 %zext_ln19_6" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 124 'getelementptr' 'pad_img0_4_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 125 [1/1] (0.00ns)   --->   "%pad_img0_5_addr = getelementptr i24 %pad_img0_5, i64 0, i64 %zext_ln19_6" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 125 'getelementptr' 'pad_img0_5_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 126 [1/1] (0.00ns)   --->   "%pad_img0_6_addr = getelementptr i24 %pad_img0_6, i64 0, i64 %zext_ln19_6" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 126 'getelementptr' 'pad_img0_6_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 127 [1/1] (0.00ns)   --->   "%pad_img0_7_addr = getelementptr i24 %pad_img0_7, i64 0, i64 %zext_ln19_6" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 127 'getelementptr' 'pad_img0_7_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 128 [1/1] (0.00ns)   --->   "%pad_img0_8_addr = getelementptr i24 %pad_img0_8, i64 0, i64 %zext_ln19_6" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 128 'getelementptr' 'pad_img0_8_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 129 [1/1] (0.00ns)   --->   "%pad_img0_9_addr = getelementptr i24 %pad_img0_9, i64 0, i64 %zext_ln19_6" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 129 'getelementptr' 'pad_img0_9_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 130 [1/1] (0.00ns)   --->   "%pad_img0_10_addr = getelementptr i24 %pad_img0_10, i64 0, i64 %zext_ln19_6" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 130 'getelementptr' 'pad_img0_10_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 131 [1/1] (0.00ns)   --->   "%pad_img0_11_addr = getelementptr i24 %pad_img0_11, i64 0, i64 %zext_ln19_6" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 131 'getelementptr' 'pad_img0_11_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 132 [1/1] (0.00ns)   --->   "%pad_img0_12_addr = getelementptr i24 %pad_img0_12, i64 0, i64 %zext_ln19_6" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 132 'getelementptr' 'pad_img0_12_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 133 [1/1] (0.00ns)   --->   "%pad_img0_13_addr = getelementptr i24 %pad_img0_13, i64 0, i64 %zext_ln19_6" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 133 'getelementptr' 'pad_img0_13_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 134 [1/1] (0.00ns)   --->   "%pad_img0_14_addr = getelementptr i24 %pad_img0_14, i64 0, i64 %zext_ln19_6" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 134 'getelementptr' 'pad_img0_14_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 135 [1/1] (0.00ns)   --->   "%pad_img0_15_addr = getelementptr i24 %pad_img0_15, i64 0, i64 %zext_ln19_6" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 135 'getelementptr' 'pad_img0_15_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 136 [1/1] (0.00ns)   --->   "%pad_img0_16_addr = getelementptr i24 %pad_img0_16, i64 0, i64 %zext_ln19_6" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 136 'getelementptr' 'pad_img0_16_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 137 [1/1] (0.00ns)   --->   "%pad_img0_17_addr = getelementptr i24 %pad_img0_17, i64 0, i64 %zext_ln19_6" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 137 'getelementptr' 'pad_img0_17_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 138 [1/1] (0.00ns)   --->   "%pad_img0_18_addr = getelementptr i24 %pad_img0_18, i64 0, i64 %zext_ln19_6" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 138 'getelementptr' 'pad_img0_18_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 139 [1/1] (0.00ns)   --->   "%pad_img0_19_addr = getelementptr i24 %pad_img0_19, i64 0, i64 %zext_ln19_6" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 139 'getelementptr' 'pad_img0_19_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 140 [1/1] (0.00ns)   --->   "%pad_img0_20_addr = getelementptr i24 %pad_img0_20, i64 0, i64 %zext_ln19_6" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 140 'getelementptr' 'pad_img0_20_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 141 [1/1] (0.00ns)   --->   "%pad_img0_21_addr = getelementptr i24 %pad_img0_21, i64 0, i64 %zext_ln19_6" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 141 'getelementptr' 'pad_img0_21_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 142 [1/1] (0.00ns)   --->   "%pad_img0_22_addr = getelementptr i24 %pad_img0_22, i64 0, i64 %zext_ln19_6" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 142 'getelementptr' 'pad_img0_22_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 143 [1/1] (0.00ns)   --->   "%pad_img0_23_addr = getelementptr i24 %pad_img0_23, i64 0, i64 %zext_ln19_6" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 143 'getelementptr' 'pad_img0_23_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 144 [1/1] (0.00ns)   --->   "%pad_img0_24_addr = getelementptr i24 %pad_img0_24, i64 0, i64 %zext_ln19_6" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 144 'getelementptr' 'pad_img0_24_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 145 [1/1] (0.00ns)   --->   "%pad_img0_25_addr = getelementptr i24 %pad_img0_25, i64 0, i64 %zext_ln19_6" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 145 'getelementptr' 'pad_img0_25_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 146 [1/1] (0.00ns)   --->   "%pad_img0_26_addr = getelementptr i24 %pad_img0_26, i64 0, i64 %zext_ln19_6" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 146 'getelementptr' 'pad_img0_26_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 147 [1/1] (0.00ns)   --->   "%pad_img0_27_addr = getelementptr i24 %pad_img0_27, i64 0, i64 %zext_ln19_6" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 147 'getelementptr' 'pad_img0_27_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 148 [1/1] (3.25ns)   --->   "%store_ln19 = store i24 %tmp, i6 %pad_img0_19_addr" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 148 'store' 'store_ln19' <Predicate = (trunc_ln7 == 2 & trunc_ln19_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_12 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx112.i6_2.exit" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 149 'br' 'br_ln19' <Predicate = (trunc_ln7 == 2 & trunc_ln19_1 == 2)> <Delay = 0.00>
ST_12 : Operation 150 [1/1] (3.25ns)   --->   "%store_ln19 = store i24 %tmp, i6 %pad_img0_18_addr" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 150 'store' 'store_ln19' <Predicate = (trunc_ln7 == 2 & trunc_ln19_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_12 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx112.i6_2.exit" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 151 'br' 'br_ln19' <Predicate = (trunc_ln7 == 2 & trunc_ln19_1 == 1)> <Delay = 0.00>
ST_12 : Operation 152 [1/1] (3.25ns)   --->   "%store_ln19 = store i24 %tmp, i6 %pad_img0_17_addr" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 152 'store' 'store_ln19' <Predicate = (trunc_ln7 == 2 & trunc_ln19_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_12 : Operation 153 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx112.i6_2.exit" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 153 'br' 'br_ln19' <Predicate = (trunc_ln7 == 2 & trunc_ln19_1 == 0)> <Delay = 0.00>
ST_12 : Operation 154 [1/1] (3.25ns)   --->   "%store_ln19 = store i24 %tmp, i6 %pad_img0_20_addr" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 154 'store' 'store_ln19' <Predicate = (trunc_ln7 == 2 & trunc_ln19_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_12 : Operation 155 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx112.i6_2.exit" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 155 'br' 'br_ln19' <Predicate = (trunc_ln7 == 2 & trunc_ln19_1 == 3)> <Delay = 0.00>
ST_12 : Operation 156 [1/1] (3.25ns)   --->   "%store_ln19 = store i24 %tmp, i6 %pad_img0_15_addr" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 156 'store' 'store_ln19' <Predicate = (trunc_ln7 == 2 & trunc_ln19_1 == 5)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_12 : Operation 157 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx112.i6_2.exit" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 157 'br' 'br_ln19' <Predicate = (trunc_ln7 == 2 & trunc_ln19_1 == 5)> <Delay = 0.00>
ST_12 : Operation 158 [1/1] (3.25ns)   --->   "%store_ln19 = store i24 %tmp, i6 %pad_img0_14_addr" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 158 'store' 'store_ln19' <Predicate = (trunc_ln7 == 2 & trunc_ln19_1 == 4)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_12 : Operation 159 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx112.i6_2.exit" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 159 'br' 'br_ln19' <Predicate = (trunc_ln7 == 2 & trunc_ln19_1 == 4)> <Delay = 0.00>
ST_12 : Operation 160 [1/1] (3.25ns)   --->   "%store_ln19 = store i24 %tmp, i6 %pad_img0_16_addr" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 160 'store' 'store_ln19' <Predicate = (trunc_ln7 == 2 & trunc_ln19_1 == 7) | (trunc_ln7 == 2 & trunc_ln19_1 == 6)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_12 : Operation 161 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx112.i6_2.exit" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 161 'br' 'br_ln19' <Predicate = (trunc_ln7 == 2 & trunc_ln19_1 == 7) | (trunc_ln7 == 2 & trunc_ln19_1 == 6)> <Delay = 0.00>
ST_12 : Operation 162 [1/1] (3.25ns)   --->   "%store_ln19 = store i24 %tmp, i6 %pad_img0_12_addr" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 162 'store' 'store_ln19' <Predicate = (trunc_ln7 == 1 & trunc_ln19_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_12 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx112.i6_1.exit" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 163 'br' 'br_ln19' <Predicate = (trunc_ln7 == 1 & trunc_ln19_1 == 2)> <Delay = 0.00>
ST_12 : Operation 164 [1/1] (3.25ns)   --->   "%store_ln19 = store i24 %tmp, i6 %pad_img0_11_addr" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 164 'store' 'store_ln19' <Predicate = (trunc_ln7 == 1 & trunc_ln19_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_12 : Operation 165 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx112.i6_1.exit" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 165 'br' 'br_ln19' <Predicate = (trunc_ln7 == 1 & trunc_ln19_1 == 1)> <Delay = 0.00>
ST_12 : Operation 166 [1/1] (3.25ns)   --->   "%store_ln19 = store i24 %tmp, i6 %pad_img0_10_addr" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 166 'store' 'store_ln19' <Predicate = (trunc_ln7 == 1 & trunc_ln19_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_12 : Operation 167 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx112.i6_1.exit" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 167 'br' 'br_ln19' <Predicate = (trunc_ln7 == 1 & trunc_ln19_1 == 0)> <Delay = 0.00>
ST_12 : Operation 168 [1/1] (3.25ns)   --->   "%store_ln19 = store i24 %tmp, i6 %pad_img0_13_addr" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 168 'store' 'store_ln19' <Predicate = (trunc_ln7 == 1 & trunc_ln19_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_12 : Operation 169 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx112.i6_1.exit" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 169 'br' 'br_ln19' <Predicate = (trunc_ln7 == 1 & trunc_ln19_1 == 3)> <Delay = 0.00>
ST_12 : Operation 170 [1/1] (3.25ns)   --->   "%store_ln19 = store i24 %tmp, i6 %pad_img0_8_addr" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 170 'store' 'store_ln19' <Predicate = (trunc_ln7 == 1 & trunc_ln19_1 == 5)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_12 : Operation 171 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx112.i6_1.exit" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 171 'br' 'br_ln19' <Predicate = (trunc_ln7 == 1 & trunc_ln19_1 == 5)> <Delay = 0.00>
ST_12 : Operation 172 [1/1] (3.25ns)   --->   "%store_ln19 = store i24 %tmp, i6 %pad_img0_7_addr" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 172 'store' 'store_ln19' <Predicate = (trunc_ln7 == 1 & trunc_ln19_1 == 4)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_12 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx112.i6_1.exit" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 173 'br' 'br_ln19' <Predicate = (trunc_ln7 == 1 & trunc_ln19_1 == 4)> <Delay = 0.00>
ST_12 : Operation 174 [1/1] (3.25ns)   --->   "%store_ln19 = store i24 %tmp, i6 %pad_img0_9_addr" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 174 'store' 'store_ln19' <Predicate = (trunc_ln7 == 1 & trunc_ln19_1 == 7) | (trunc_ln7 == 1 & trunc_ln19_1 == 6)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_12 : Operation 175 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx112.i6_1.exit" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 175 'br' 'br_ln19' <Predicate = (trunc_ln7 == 1 & trunc_ln19_1 == 7) | (trunc_ln7 == 1 & trunc_ln19_1 == 6)> <Delay = 0.00>
ST_12 : Operation 176 [1/1] (3.25ns)   --->   "%store_ln19 = store i24 %tmp, i6 %pad_img0_5_addr" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 176 'store' 'store_ln19' <Predicate = (trunc_ln7 == 0 & trunc_ln19_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_12 : Operation 177 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx112.i6_0.exit" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 177 'br' 'br_ln19' <Predicate = (trunc_ln7 == 0 & trunc_ln19_1 == 2)> <Delay = 0.00>
ST_12 : Operation 178 [1/1] (3.25ns)   --->   "%store_ln19 = store i24 %tmp, i6 %pad_img0_4_addr" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 178 'store' 'store_ln19' <Predicate = (trunc_ln7 == 0 & trunc_ln19_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_12 : Operation 179 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx112.i6_0.exit" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 179 'br' 'br_ln19' <Predicate = (trunc_ln7 == 0 & trunc_ln19_1 == 1)> <Delay = 0.00>
ST_12 : Operation 180 [1/1] (3.25ns)   --->   "%store_ln19 = store i24 %tmp, i6 %pad_img0_3_addr" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 180 'store' 'store_ln19' <Predicate = (trunc_ln7 == 0 & trunc_ln19_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_12 : Operation 181 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx112.i6_0.exit" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 181 'br' 'br_ln19' <Predicate = (trunc_ln7 == 0 & trunc_ln19_1 == 0)> <Delay = 0.00>
ST_12 : Operation 182 [1/1] (3.25ns)   --->   "%store_ln19 = store i24 %tmp, i6 %pad_img0_6_addr" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 182 'store' 'store_ln19' <Predicate = (trunc_ln7 == 0 & trunc_ln19_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_12 : Operation 183 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx112.i6_0.exit" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 183 'br' 'br_ln19' <Predicate = (trunc_ln7 == 0 & trunc_ln19_1 == 3)> <Delay = 0.00>
ST_12 : Operation 184 [1/1] (3.25ns)   --->   "%store_ln19 = store i24 %tmp, i6 %pad_img0_1_addr" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 184 'store' 'store_ln19' <Predicate = (trunc_ln7 == 0 & trunc_ln19_1 == 5)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_12 : Operation 185 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx112.i6_0.exit" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 185 'br' 'br_ln19' <Predicate = (trunc_ln7 == 0 & trunc_ln19_1 == 5)> <Delay = 0.00>
ST_12 : Operation 186 [1/1] (3.25ns)   --->   "%store_ln19 = store i24 %tmp, i6 %pad_img0_addr" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 186 'store' 'store_ln19' <Predicate = (trunc_ln7 == 0 & trunc_ln19_1 == 4)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_12 : Operation 187 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx112.i6_0.exit" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 187 'br' 'br_ln19' <Predicate = (trunc_ln7 == 0 & trunc_ln19_1 == 4)> <Delay = 0.00>
ST_12 : Operation 188 [1/1] (3.25ns)   --->   "%store_ln19 = store i24 %tmp, i6 %pad_img0_2_addr" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 188 'store' 'store_ln19' <Predicate = (trunc_ln7 == 0 & trunc_ln19_1 == 7) | (trunc_ln7 == 0 & trunc_ln19_1 == 6)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_12 : Operation 189 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx112.i6_0.exit" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 189 'br' 'br_ln19' <Predicate = (trunc_ln7 == 0 & trunc_ln19_1 == 7) | (trunc_ln7 == 0 & trunc_ln19_1 == 6)> <Delay = 0.00>
ST_12 : Operation 190 [1/1] (3.25ns)   --->   "%store_ln19 = store i24 %tmp, i6 %pad_img0_26_addr" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 190 'store' 'store_ln19' <Predicate = (trunc_ln7 == 3 & trunc_ln19_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_12 : Operation 191 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx112.i6_3.exit" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 191 'br' 'br_ln19' <Predicate = (trunc_ln7 == 3 & trunc_ln19_1 == 2)> <Delay = 0.00>
ST_12 : Operation 192 [1/1] (3.25ns)   --->   "%store_ln19 = store i24 %tmp, i6 %pad_img0_25_addr" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 192 'store' 'store_ln19' <Predicate = (trunc_ln7 == 3 & trunc_ln19_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_12 : Operation 193 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx112.i6_3.exit" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 193 'br' 'br_ln19' <Predicate = (trunc_ln7 == 3 & trunc_ln19_1 == 1)> <Delay = 0.00>
ST_12 : Operation 194 [1/1] (3.25ns)   --->   "%store_ln19 = store i24 %tmp, i6 %pad_img0_24_addr" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 194 'store' 'store_ln19' <Predicate = (trunc_ln7 == 3 & trunc_ln19_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_12 : Operation 195 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx112.i6_3.exit" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 195 'br' 'br_ln19' <Predicate = (trunc_ln7 == 3 & trunc_ln19_1 == 0)> <Delay = 0.00>
ST_12 : Operation 196 [1/1] (3.25ns)   --->   "%store_ln19 = store i24 %tmp, i6 %pad_img0_27_addr" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 196 'store' 'store_ln19' <Predicate = (trunc_ln7 == 3 & trunc_ln19_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_12 : Operation 197 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx112.i6_3.exit" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 197 'br' 'br_ln19' <Predicate = (trunc_ln7 == 3 & trunc_ln19_1 == 3)> <Delay = 0.00>
ST_12 : Operation 198 [1/1] (3.25ns)   --->   "%store_ln19 = store i24 %tmp, i6 %pad_img0_22_addr" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 198 'store' 'store_ln19' <Predicate = (trunc_ln7 == 3 & trunc_ln19_1 == 5)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_12 : Operation 199 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx112.i6_3.exit" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 199 'br' 'br_ln19' <Predicate = (trunc_ln7 == 3 & trunc_ln19_1 == 5)> <Delay = 0.00>
ST_12 : Operation 200 [1/1] (3.25ns)   --->   "%store_ln19 = store i24 %tmp, i6 %pad_img0_21_addr" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 200 'store' 'store_ln19' <Predicate = (trunc_ln7 == 3 & trunc_ln19_1 == 4)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_12 : Operation 201 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx112.i6_3.exit" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 201 'br' 'br_ln19' <Predicate = (trunc_ln7 == 3 & trunc_ln19_1 == 4)> <Delay = 0.00>
ST_12 : Operation 202 [1/1] (3.25ns)   --->   "%store_ln19 = store i24 %tmp, i6 %pad_img0_23_addr" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 202 'store' 'store_ln19' <Predicate = (trunc_ln7 == 3 & trunc_ln19_1 == 7) | (trunc_ln7 == 3 & trunc_ln19_1 == 6)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_12 : Operation 203 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx112.i6_3.exit" [CNN_Optimal/src/utils.cpp:19->CNN_Optimal/src/cnn.cpp:70]   --->   Operation 203 'br' 'br_ln19' <Predicate = (trunc_ln7 == 3 & trunc_ln19_1 == 7) | (trunc_ln7 == 3 & trunc_ln19_1 == 6)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ img_in_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ img_in_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ img_in_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ img_in_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ pad_img0_27]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ pad_img0_26]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ pad_img0_25]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ pad_img0_24]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ pad_img0_23]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ pad_img0_22]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ pad_img0_21]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ pad_img0_20]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ pad_img0_19]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ pad_img0_18]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ pad_img0_17]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ pad_img0_16]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ pad_img0_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ pad_img0_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ pad_img0_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ pad_img0_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ pad_img0_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ pad_img0_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ pad_img0_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ pad_img0_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ pad_img0_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ pad_img0_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ pad_img0_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ pad_img0_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ pad_img0_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ pad_img0_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ pad_img0_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ pad_img0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
c                     (alloca           ) [ 0100000000000]
r                     (alloca           ) [ 0100000000000]
indvar_flatten        (alloca           ) [ 0100000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000]
store_ln0             (store            ) [ 0000000000000]
store_ln13            (store            ) [ 0000000000000]
store_ln15            (store            ) [ 0000000000000]
br_ln0                (br               ) [ 0000000000000]
indvar_flatten_load   (load             ) [ 0000000000000]
icmp_ln13             (icmp             ) [ 0111111111110]
add_ln13_1            (add              ) [ 0000000000000]
br_ln13               (br               ) [ 0000000000000]
c_load                (load             ) [ 0000000000000]
r_load                (load             ) [ 0000000000000]
add_ln13              (add              ) [ 0000000000000]
icmp_ln15             (icmp             ) [ 0000000000000]
select_ln13           (select           ) [ 0111111111000]
select_ln13_1         (select           ) [ 0111111111000]
zext_ln13             (zext             ) [ 0000000000000]
mul_ln13              (mul              ) [ 0000000000000]
trunc_ln6             (partselect       ) [ 0111111111110]
empty                 (add              ) [ 0111111111100]
add_ln15_1            (add              ) [ 0000000000000]
store_ln13            (store            ) [ 0000000000000]
store_ln13            (store            ) [ 0000000000000]
store_ln15            (store            ) [ 0000000000000]
br_ln15               (br               ) [ 0000000000000]
zext_ln15             (zext             ) [ 0000000000000]
mul_ln15              (mul              ) [ 0000000000000]
trunc_ln7             (partselect       ) [ 0111111111111]
switch_ln19           (switch           ) [ 0000000000000]
br_ln19               (br               ) [ 0000000000000]
br_ln19               (br               ) [ 0000000000000]
br_ln19               (br               ) [ 0000000000000]
br_ln19               (br               ) [ 0000000000000]
urem_ln13             (urem             ) [ 0000000000000]
trunc_ln19            (trunc            ) [ 0000000000000]
tmp_s                 (bitconcatenate   ) [ 0000000000000]
shl_ln19              (shl              ) [ 0000000000000]
zext_ln19             (zext             ) [ 0000000000000]
sub_ln19              (sub              ) [ 0000000000000]
zext_ln19_2           (zext             ) [ 0000000000000]
add_ln19_4            (add              ) [ 0100000000100]
add_ln15              (add              ) [ 0000000000000]
zext_ln19_4           (zext             ) [ 0000000000000]
mul_ln19              (mul              ) [ 0000000000000]
tmp_558               (partselect       ) [ 0100000000100]
urem_ln19             (urem             ) [ 0000000000000]
trunc_ln19_1          (trunc            ) [ 0100000000111]
switch_ln19           (switch           ) [ 0000000000000]
switch_ln19           (switch           ) [ 0000000000000]
switch_ln19           (switch           ) [ 0000000000000]
switch_ln19           (switch           ) [ 0000000000000]
urem_ln15             (urem             ) [ 0000000000000]
trunc_ln15            (trunc            ) [ 0000000000000]
zext_ln19_1           (zext             ) [ 0000000000000]
tmp_2256              (bitconcatenate   ) [ 0000000000000]
add_ln19              (add              ) [ 0000000000000]
zext_ln19_3           (zext             ) [ 0000000000000]
img_in_0_addr         (getelementptr    ) [ 0100000000010]
img_in_1_addr         (getelementptr    ) [ 0100000000010]
img_in_2_addr         (getelementptr    ) [ 0100000000010]
img_in_3_addr         (getelementptr    ) [ 0100000000010]
zext_ln19_5           (zext             ) [ 0000000000000]
add_ln19_5            (add              ) [ 0100000000011]
img_in_0_load         (load             ) [ 0000000000000]
img_in_1_load         (load             ) [ 0000000000000]
img_in_2_load         (load             ) [ 0000000000000]
img_in_3_load         (load             ) [ 0000000000000]
tmp                   (sparsemux        ) [ 0100000000001]
specloopname_ln0      (specloopname     ) [ 0000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 0000000000000]
specpipeline_ln17     (specpipeline     ) [ 0000000000000]
zext_ln19_6           (zext             ) [ 0000000000000]
pad_img0_addr         (getelementptr    ) [ 0000000000000]
pad_img0_1_addr       (getelementptr    ) [ 0000000000000]
pad_img0_2_addr       (getelementptr    ) [ 0000000000000]
pad_img0_3_addr       (getelementptr    ) [ 0000000000000]
pad_img0_4_addr       (getelementptr    ) [ 0000000000000]
pad_img0_5_addr       (getelementptr    ) [ 0000000000000]
pad_img0_6_addr       (getelementptr    ) [ 0000000000000]
pad_img0_7_addr       (getelementptr    ) [ 0000000000000]
pad_img0_8_addr       (getelementptr    ) [ 0000000000000]
pad_img0_9_addr       (getelementptr    ) [ 0000000000000]
pad_img0_10_addr      (getelementptr    ) [ 0000000000000]
pad_img0_11_addr      (getelementptr    ) [ 0000000000000]
pad_img0_12_addr      (getelementptr    ) [ 0000000000000]
pad_img0_13_addr      (getelementptr    ) [ 0000000000000]
pad_img0_14_addr      (getelementptr    ) [ 0000000000000]
pad_img0_15_addr      (getelementptr    ) [ 0000000000000]
pad_img0_16_addr      (getelementptr    ) [ 0000000000000]
pad_img0_17_addr      (getelementptr    ) [ 0000000000000]
pad_img0_18_addr      (getelementptr    ) [ 0000000000000]
pad_img0_19_addr      (getelementptr    ) [ 0000000000000]
pad_img0_20_addr      (getelementptr    ) [ 0000000000000]
pad_img0_21_addr      (getelementptr    ) [ 0000000000000]
pad_img0_22_addr      (getelementptr    ) [ 0000000000000]
pad_img0_23_addr      (getelementptr    ) [ 0000000000000]
pad_img0_24_addr      (getelementptr    ) [ 0000000000000]
pad_img0_25_addr      (getelementptr    ) [ 0000000000000]
pad_img0_26_addr      (getelementptr    ) [ 0000000000000]
pad_img0_27_addr      (getelementptr    ) [ 0000000000000]
store_ln19            (store            ) [ 0000000000000]
br_ln19               (br               ) [ 0000000000000]
store_ln19            (store            ) [ 0000000000000]
br_ln19               (br               ) [ 0000000000000]
store_ln19            (store            ) [ 0000000000000]
br_ln19               (br               ) [ 0000000000000]
store_ln19            (store            ) [ 0000000000000]
br_ln19               (br               ) [ 0000000000000]
store_ln19            (store            ) [ 0000000000000]
br_ln19               (br               ) [ 0000000000000]
store_ln19            (store            ) [ 0000000000000]
br_ln19               (br               ) [ 0000000000000]
store_ln19            (store            ) [ 0000000000000]
br_ln19               (br               ) [ 0000000000000]
store_ln19            (store            ) [ 0000000000000]
br_ln19               (br               ) [ 0000000000000]
store_ln19            (store            ) [ 0000000000000]
br_ln19               (br               ) [ 0000000000000]
store_ln19            (store            ) [ 0000000000000]
br_ln19               (br               ) [ 0000000000000]
store_ln19            (store            ) [ 0000000000000]
br_ln19               (br               ) [ 0000000000000]
store_ln19            (store            ) [ 0000000000000]
br_ln19               (br               ) [ 0000000000000]
store_ln19            (store            ) [ 0000000000000]
br_ln19               (br               ) [ 0000000000000]
store_ln19            (store            ) [ 0000000000000]
br_ln19               (br               ) [ 0000000000000]
store_ln19            (store            ) [ 0000000000000]
br_ln19               (br               ) [ 0000000000000]
store_ln19            (store            ) [ 0000000000000]
br_ln19               (br               ) [ 0000000000000]
store_ln19            (store            ) [ 0000000000000]
br_ln19               (br               ) [ 0000000000000]
store_ln19            (store            ) [ 0000000000000]
br_ln19               (br               ) [ 0000000000000]
store_ln19            (store            ) [ 0000000000000]
br_ln19               (br               ) [ 0000000000000]
store_ln19            (store            ) [ 0000000000000]
br_ln19               (br               ) [ 0000000000000]
store_ln19            (store            ) [ 0000000000000]
br_ln19               (br               ) [ 0000000000000]
store_ln19            (store            ) [ 0000000000000]
br_ln19               (br               ) [ 0000000000000]
store_ln19            (store            ) [ 0000000000000]
br_ln19               (br               ) [ 0000000000000]
store_ln19            (store            ) [ 0000000000000]
br_ln19               (br               ) [ 0000000000000]
store_ln19            (store            ) [ 0000000000000]
br_ln19               (br               ) [ 0000000000000]
store_ln19            (store            ) [ 0000000000000]
br_ln19               (br               ) [ 0000000000000]
store_ln19            (store            ) [ 0000000000000]
br_ln19               (br               ) [ 0000000000000]
store_ln19            (store            ) [ 0000000000000]
br_ln19               (br               ) [ 0000000000000]
ret_ln0               (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="img_in_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_in_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="img_in_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_in_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="img_in_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_in_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="img_in_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_in_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="pad_img0_27">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img0_27"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="pad_img0_26">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img0_26"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="pad_img0_25">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img0_25"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="pad_img0_24">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img0_24"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="pad_img0_23">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img0_23"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="pad_img0_22">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img0_22"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="pad_img0_21">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img0_21"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="pad_img0_20">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img0_20"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="pad_img0_19">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img0_19"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="pad_img0_18">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img0_18"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="pad_img0_17">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img0_17"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="pad_img0_16">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img0_16"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="pad_img0_15">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img0_15"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="pad_img0_14">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img0_14"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="pad_img0_13">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img0_13"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="pad_img0_12">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img0_12"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="pad_img0_11">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img0_11"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="pad_img0_10">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img0_10"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="pad_img0_9">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img0_9"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="pad_img0_8">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img0_8"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="pad_img0_7">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img0_7"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="pad_img0_6">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img0_6"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="pad_img0_5">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img0_5"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="pad_img0_4">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img0_4"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="pad_img0_3">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img0_3"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="pad_img0_2">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img0_2"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="pad_img0_1">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img0_1"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="pad_img0">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img0"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i3.i5"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.4i24.i24.i2"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_for_rows_pad_for_cols_str"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="150" class="1004" name="c_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="r_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="r/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="indvar_flatten_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="img_in_0_addr_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="24" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="8" slack="0"/>
<pin id="166" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img_in_0_addr/10 "/>
</bind>
</comp>

<comp id="169" class="1004" name="img_in_1_addr_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="24" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="8" slack="0"/>
<pin id="173" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img_in_1_addr/10 "/>
</bind>
</comp>

<comp id="176" class="1004" name="img_in_2_addr_gep_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="24" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="8" slack="0"/>
<pin id="180" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img_in_2_addr/10 "/>
</bind>
</comp>

<comp id="183" class="1004" name="img_in_3_addr_gep_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="24" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="0" index="2" bw="8" slack="0"/>
<pin id="187" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img_in_3_addr/10 "/>
</bind>
</comp>

<comp id="190" class="1004" name="grp_access_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="8" slack="0"/>
<pin id="192" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="193" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="img_in_0_load/10 "/>
</bind>
</comp>

<comp id="196" class="1004" name="grp_access_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="8" slack="0"/>
<pin id="198" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="199" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="img_in_1_load/10 "/>
</bind>
</comp>

<comp id="202" class="1004" name="grp_access_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="8" slack="0"/>
<pin id="204" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="205" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="img_in_2_load/10 "/>
</bind>
</comp>

<comp id="208" class="1004" name="grp_access_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="8" slack="0"/>
<pin id="210" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="211" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="img_in_3_load/10 "/>
</bind>
</comp>

<comp id="214" class="1004" name="pad_img0_addr_gep_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="24" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="0" index="2" bw="6" slack="0"/>
<pin id="218" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pad_img0_addr/12 "/>
</bind>
</comp>

<comp id="221" class="1004" name="pad_img0_1_addr_gep_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="24" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="0" index="2" bw="6" slack="0"/>
<pin id="225" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pad_img0_1_addr/12 "/>
</bind>
</comp>

<comp id="228" class="1004" name="pad_img0_2_addr_gep_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="24" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="0" index="2" bw="6" slack="0"/>
<pin id="232" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pad_img0_2_addr/12 "/>
</bind>
</comp>

<comp id="235" class="1004" name="pad_img0_3_addr_gep_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="24" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="0" index="2" bw="6" slack="0"/>
<pin id="239" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pad_img0_3_addr/12 "/>
</bind>
</comp>

<comp id="242" class="1004" name="pad_img0_4_addr_gep_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="24" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="0" index="2" bw="6" slack="0"/>
<pin id="246" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pad_img0_4_addr/12 "/>
</bind>
</comp>

<comp id="249" class="1004" name="pad_img0_5_addr_gep_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="24" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="0" index="2" bw="6" slack="0"/>
<pin id="253" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pad_img0_5_addr/12 "/>
</bind>
</comp>

<comp id="256" class="1004" name="pad_img0_6_addr_gep_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="24" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="0" index="2" bw="6" slack="0"/>
<pin id="260" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pad_img0_6_addr/12 "/>
</bind>
</comp>

<comp id="263" class="1004" name="pad_img0_7_addr_gep_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="24" slack="0"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="0" index="2" bw="6" slack="0"/>
<pin id="267" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pad_img0_7_addr/12 "/>
</bind>
</comp>

<comp id="270" class="1004" name="pad_img0_8_addr_gep_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="24" slack="0"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="0" index="2" bw="6" slack="0"/>
<pin id="274" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pad_img0_8_addr/12 "/>
</bind>
</comp>

<comp id="277" class="1004" name="pad_img0_9_addr_gep_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="24" slack="0"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="0" index="2" bw="6" slack="0"/>
<pin id="281" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pad_img0_9_addr/12 "/>
</bind>
</comp>

<comp id="284" class="1004" name="pad_img0_10_addr_gep_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="24" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="0" index="2" bw="6" slack="0"/>
<pin id="288" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pad_img0_10_addr/12 "/>
</bind>
</comp>

<comp id="291" class="1004" name="pad_img0_11_addr_gep_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="24" slack="0"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="0" index="2" bw="6" slack="0"/>
<pin id="295" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pad_img0_11_addr/12 "/>
</bind>
</comp>

<comp id="298" class="1004" name="pad_img0_12_addr_gep_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="24" slack="0"/>
<pin id="300" dir="0" index="1" bw="1" slack="0"/>
<pin id="301" dir="0" index="2" bw="6" slack="0"/>
<pin id="302" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pad_img0_12_addr/12 "/>
</bind>
</comp>

<comp id="305" class="1004" name="pad_img0_13_addr_gep_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="24" slack="0"/>
<pin id="307" dir="0" index="1" bw="1" slack="0"/>
<pin id="308" dir="0" index="2" bw="6" slack="0"/>
<pin id="309" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pad_img0_13_addr/12 "/>
</bind>
</comp>

<comp id="312" class="1004" name="pad_img0_14_addr_gep_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="24" slack="0"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="0" index="2" bw="6" slack="0"/>
<pin id="316" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pad_img0_14_addr/12 "/>
</bind>
</comp>

<comp id="319" class="1004" name="pad_img0_15_addr_gep_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="24" slack="0"/>
<pin id="321" dir="0" index="1" bw="1" slack="0"/>
<pin id="322" dir="0" index="2" bw="6" slack="0"/>
<pin id="323" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pad_img0_15_addr/12 "/>
</bind>
</comp>

<comp id="326" class="1004" name="pad_img0_16_addr_gep_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="24" slack="0"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="0" index="2" bw="6" slack="0"/>
<pin id="330" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pad_img0_16_addr/12 "/>
</bind>
</comp>

<comp id="333" class="1004" name="pad_img0_17_addr_gep_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="24" slack="0"/>
<pin id="335" dir="0" index="1" bw="1" slack="0"/>
<pin id="336" dir="0" index="2" bw="6" slack="0"/>
<pin id="337" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pad_img0_17_addr/12 "/>
</bind>
</comp>

<comp id="340" class="1004" name="pad_img0_18_addr_gep_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="24" slack="0"/>
<pin id="342" dir="0" index="1" bw="1" slack="0"/>
<pin id="343" dir="0" index="2" bw="6" slack="0"/>
<pin id="344" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pad_img0_18_addr/12 "/>
</bind>
</comp>

<comp id="347" class="1004" name="pad_img0_19_addr_gep_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="24" slack="0"/>
<pin id="349" dir="0" index="1" bw="1" slack="0"/>
<pin id="350" dir="0" index="2" bw="6" slack="0"/>
<pin id="351" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pad_img0_19_addr/12 "/>
</bind>
</comp>

<comp id="354" class="1004" name="pad_img0_20_addr_gep_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="24" slack="0"/>
<pin id="356" dir="0" index="1" bw="1" slack="0"/>
<pin id="357" dir="0" index="2" bw="6" slack="0"/>
<pin id="358" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pad_img0_20_addr/12 "/>
</bind>
</comp>

<comp id="361" class="1004" name="pad_img0_21_addr_gep_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="24" slack="0"/>
<pin id="363" dir="0" index="1" bw="1" slack="0"/>
<pin id="364" dir="0" index="2" bw="6" slack="0"/>
<pin id="365" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pad_img0_21_addr/12 "/>
</bind>
</comp>

<comp id="368" class="1004" name="pad_img0_22_addr_gep_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="24" slack="0"/>
<pin id="370" dir="0" index="1" bw="1" slack="0"/>
<pin id="371" dir="0" index="2" bw="6" slack="0"/>
<pin id="372" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pad_img0_22_addr/12 "/>
</bind>
</comp>

<comp id="375" class="1004" name="pad_img0_23_addr_gep_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="24" slack="0"/>
<pin id="377" dir="0" index="1" bw="1" slack="0"/>
<pin id="378" dir="0" index="2" bw="6" slack="0"/>
<pin id="379" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pad_img0_23_addr/12 "/>
</bind>
</comp>

<comp id="382" class="1004" name="pad_img0_24_addr_gep_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="24" slack="0"/>
<pin id="384" dir="0" index="1" bw="1" slack="0"/>
<pin id="385" dir="0" index="2" bw="6" slack="0"/>
<pin id="386" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pad_img0_24_addr/12 "/>
</bind>
</comp>

<comp id="389" class="1004" name="pad_img0_25_addr_gep_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="24" slack="0"/>
<pin id="391" dir="0" index="1" bw="1" slack="0"/>
<pin id="392" dir="0" index="2" bw="6" slack="0"/>
<pin id="393" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pad_img0_25_addr/12 "/>
</bind>
</comp>

<comp id="396" class="1004" name="pad_img0_26_addr_gep_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="24" slack="0"/>
<pin id="398" dir="0" index="1" bw="1" slack="0"/>
<pin id="399" dir="0" index="2" bw="6" slack="0"/>
<pin id="400" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pad_img0_26_addr/12 "/>
</bind>
</comp>

<comp id="403" class="1004" name="pad_img0_27_addr_gep_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="24" slack="0"/>
<pin id="405" dir="0" index="1" bw="1" slack="0"/>
<pin id="406" dir="0" index="2" bw="6" slack="0"/>
<pin id="407" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pad_img0_27_addr/12 "/>
</bind>
</comp>

<comp id="410" class="1004" name="store_ln19_access_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="6" slack="0"/>
<pin id="412" dir="0" index="1" bw="24" slack="1"/>
<pin id="413" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="414" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/12 "/>
</bind>
</comp>

<comp id="416" class="1004" name="store_ln19_access_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="6" slack="0"/>
<pin id="418" dir="0" index="1" bw="24" slack="1"/>
<pin id="419" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="420" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/12 "/>
</bind>
</comp>

<comp id="422" class="1004" name="store_ln19_access_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="6" slack="0"/>
<pin id="424" dir="0" index="1" bw="24" slack="1"/>
<pin id="425" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="426" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/12 "/>
</bind>
</comp>

<comp id="428" class="1004" name="store_ln19_access_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="6" slack="0"/>
<pin id="430" dir="0" index="1" bw="24" slack="1"/>
<pin id="431" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="432" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/12 "/>
</bind>
</comp>

<comp id="434" class="1004" name="store_ln19_access_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="6" slack="0"/>
<pin id="436" dir="0" index="1" bw="24" slack="1"/>
<pin id="437" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="438" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/12 "/>
</bind>
</comp>

<comp id="440" class="1004" name="store_ln19_access_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="6" slack="0"/>
<pin id="442" dir="0" index="1" bw="24" slack="1"/>
<pin id="443" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="444" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/12 "/>
</bind>
</comp>

<comp id="446" class="1004" name="store_ln19_access_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="6" slack="0"/>
<pin id="448" dir="0" index="1" bw="24" slack="1"/>
<pin id="449" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="450" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/12 "/>
</bind>
</comp>

<comp id="452" class="1004" name="store_ln19_access_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="6" slack="0"/>
<pin id="454" dir="0" index="1" bw="24" slack="1"/>
<pin id="455" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="456" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/12 "/>
</bind>
</comp>

<comp id="458" class="1004" name="store_ln19_access_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="6" slack="0"/>
<pin id="460" dir="0" index="1" bw="24" slack="1"/>
<pin id="461" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="462" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/12 "/>
</bind>
</comp>

<comp id="464" class="1004" name="store_ln19_access_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="6" slack="0"/>
<pin id="466" dir="0" index="1" bw="24" slack="1"/>
<pin id="467" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="468" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/12 "/>
</bind>
</comp>

<comp id="470" class="1004" name="store_ln19_access_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="6" slack="0"/>
<pin id="472" dir="0" index="1" bw="24" slack="1"/>
<pin id="473" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="474" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/12 "/>
</bind>
</comp>

<comp id="476" class="1004" name="store_ln19_access_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="6" slack="0"/>
<pin id="478" dir="0" index="1" bw="24" slack="1"/>
<pin id="479" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="480" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/12 "/>
</bind>
</comp>

<comp id="482" class="1004" name="store_ln19_access_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="6" slack="0"/>
<pin id="484" dir="0" index="1" bw="24" slack="1"/>
<pin id="485" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="486" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/12 "/>
</bind>
</comp>

<comp id="488" class="1004" name="store_ln19_access_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="6" slack="0"/>
<pin id="490" dir="0" index="1" bw="24" slack="1"/>
<pin id="491" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="492" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/12 "/>
</bind>
</comp>

<comp id="494" class="1004" name="store_ln19_access_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="6" slack="0"/>
<pin id="496" dir="0" index="1" bw="24" slack="1"/>
<pin id="497" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="498" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/12 "/>
</bind>
</comp>

<comp id="500" class="1004" name="store_ln19_access_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="6" slack="0"/>
<pin id="502" dir="0" index="1" bw="24" slack="1"/>
<pin id="503" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="504" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/12 "/>
</bind>
</comp>

<comp id="506" class="1004" name="store_ln19_access_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="6" slack="0"/>
<pin id="508" dir="0" index="1" bw="24" slack="1"/>
<pin id="509" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="510" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/12 "/>
</bind>
</comp>

<comp id="512" class="1004" name="store_ln19_access_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="6" slack="0"/>
<pin id="514" dir="0" index="1" bw="24" slack="1"/>
<pin id="515" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="516" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/12 "/>
</bind>
</comp>

<comp id="518" class="1004" name="store_ln19_access_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="6" slack="0"/>
<pin id="520" dir="0" index="1" bw="24" slack="1"/>
<pin id="521" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="522" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/12 "/>
</bind>
</comp>

<comp id="524" class="1004" name="store_ln19_access_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="6" slack="0"/>
<pin id="526" dir="0" index="1" bw="24" slack="1"/>
<pin id="527" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="528" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/12 "/>
</bind>
</comp>

<comp id="530" class="1004" name="store_ln19_access_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="6" slack="0"/>
<pin id="532" dir="0" index="1" bw="24" slack="1"/>
<pin id="533" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="534" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/12 "/>
</bind>
</comp>

<comp id="536" class="1004" name="store_ln19_access_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="6" slack="0"/>
<pin id="538" dir="0" index="1" bw="24" slack="1"/>
<pin id="539" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="540" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/12 "/>
</bind>
</comp>

<comp id="542" class="1004" name="store_ln19_access_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="6" slack="0"/>
<pin id="544" dir="0" index="1" bw="24" slack="1"/>
<pin id="545" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="546" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/12 "/>
</bind>
</comp>

<comp id="548" class="1004" name="store_ln19_access_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="6" slack="0"/>
<pin id="550" dir="0" index="1" bw="24" slack="1"/>
<pin id="551" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="552" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/12 "/>
</bind>
</comp>

<comp id="554" class="1004" name="store_ln19_access_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="6" slack="0"/>
<pin id="556" dir="0" index="1" bw="24" slack="1"/>
<pin id="557" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="558" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/12 "/>
</bind>
</comp>

<comp id="560" class="1004" name="store_ln19_access_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="6" slack="0"/>
<pin id="562" dir="0" index="1" bw="24" slack="1"/>
<pin id="563" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="564" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/12 "/>
</bind>
</comp>

<comp id="566" class="1004" name="store_ln19_access_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="6" slack="0"/>
<pin id="568" dir="0" index="1" bw="24" slack="1"/>
<pin id="569" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="570" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/12 "/>
</bind>
</comp>

<comp id="572" class="1004" name="store_ln19_access_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="6" slack="0"/>
<pin id="574" dir="0" index="1" bw="24" slack="1"/>
<pin id="575" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="576" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/12 "/>
</bind>
</comp>

<comp id="578" class="1004" name="store_ln0_store_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="1" slack="0"/>
<pin id="580" dir="0" index="1" bw="10" slack="0"/>
<pin id="581" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="583" class="1004" name="store_ln13_store_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="1" slack="0"/>
<pin id="585" dir="0" index="1" bw="5" slack="0"/>
<pin id="586" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/1 "/>
</bind>
</comp>

<comp id="588" class="1004" name="store_ln15_store_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="1" slack="0"/>
<pin id="590" dir="0" index="1" bw="5" slack="0"/>
<pin id="591" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/1 "/>
</bind>
</comp>

<comp id="593" class="1004" name="indvar_flatten_load_load_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="10" slack="0"/>
<pin id="595" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="596" class="1004" name="icmp_ln13_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="10" slack="0"/>
<pin id="598" dir="0" index="1" bw="10" slack="0"/>
<pin id="599" dir="1" index="2" bw="1" slack="10"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/1 "/>
</bind>
</comp>

<comp id="602" class="1004" name="add_ln13_1_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="10" slack="0"/>
<pin id="604" dir="0" index="1" bw="1" slack="0"/>
<pin id="605" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_1/1 "/>
</bind>
</comp>

<comp id="608" class="1004" name="c_load_load_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="5" slack="0"/>
<pin id="610" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_load/1 "/>
</bind>
</comp>

<comp id="611" class="1004" name="r_load_load_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="5" slack="0"/>
<pin id="613" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_load/1 "/>
</bind>
</comp>

<comp id="614" class="1004" name="add_ln13_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="5" slack="0"/>
<pin id="616" dir="0" index="1" bw="1" slack="0"/>
<pin id="617" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13/1 "/>
</bind>
</comp>

<comp id="620" class="1004" name="icmp_ln15_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="5" slack="0"/>
<pin id="622" dir="0" index="1" bw="5" slack="0"/>
<pin id="623" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15/1 "/>
</bind>
</comp>

<comp id="626" class="1004" name="select_ln13_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="1" slack="0"/>
<pin id="628" dir="0" index="1" bw="5" slack="0"/>
<pin id="629" dir="0" index="2" bw="5" slack="0"/>
<pin id="630" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13/1 "/>
</bind>
</comp>

<comp id="634" class="1004" name="select_ln13_1_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="1" slack="0"/>
<pin id="636" dir="0" index="1" bw="5" slack="0"/>
<pin id="637" dir="0" index="2" bw="5" slack="0"/>
<pin id="638" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13_1/1 "/>
</bind>
</comp>

<comp id="642" class="1004" name="grp_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="5" slack="0"/>
<pin id="644" dir="0" index="1" bw="4" slack="0"/>
<pin id="645" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="urem_ln13/1 "/>
</bind>
</comp>

<comp id="648" class="1004" name="zext_ln13_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="5" slack="0"/>
<pin id="650" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13/1 "/>
</bind>
</comp>

<comp id="652" class="1004" name="mul_ln13_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="5" slack="0"/>
<pin id="654" dir="0" index="1" bw="7" slack="0"/>
<pin id="655" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln13/1 "/>
</bind>
</comp>

<comp id="658" class="1004" name="trunc_ln6_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="2" slack="0"/>
<pin id="660" dir="0" index="1" bw="11" slack="0"/>
<pin id="661" dir="0" index="2" bw="5" slack="0"/>
<pin id="662" dir="0" index="3" bw="5" slack="0"/>
<pin id="663" dir="1" index="4" bw="2" slack="9"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln6/1 "/>
</bind>
</comp>

<comp id="668" class="1004" name="empty_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="5" slack="0"/>
<pin id="670" dir="0" index="1" bw="3" slack="0"/>
<pin id="671" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="674" class="1004" name="grp_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="5" slack="0"/>
<pin id="676" dir="0" index="1" bw="4" slack="0"/>
<pin id="677" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="urem_ln19/1 "/>
</bind>
</comp>

<comp id="680" class="1004" name="add_ln15_1_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="5" slack="0"/>
<pin id="682" dir="0" index="1" bw="1" slack="0"/>
<pin id="683" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15_1/1 "/>
</bind>
</comp>

<comp id="686" class="1004" name="store_ln13_store_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="10" slack="0"/>
<pin id="688" dir="0" index="1" bw="10" slack="0"/>
<pin id="689" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/1 "/>
</bind>
</comp>

<comp id="691" class="1004" name="store_ln13_store_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="5" slack="0"/>
<pin id="693" dir="0" index="1" bw="5" slack="0"/>
<pin id="694" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/1 "/>
</bind>
</comp>

<comp id="696" class="1004" name="store_ln15_store_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="5" slack="0"/>
<pin id="698" dir="0" index="1" bw="5" slack="0"/>
<pin id="699" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/1 "/>
</bind>
</comp>

<comp id="701" class="1004" name="grp_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="5" slack="1"/>
<pin id="703" dir="0" index="1" bw="5" slack="0"/>
<pin id="704" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="urem_ln15/2 "/>
</bind>
</comp>

<comp id="706" class="1004" name="zext_ln15_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="5" slack="1"/>
<pin id="708" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/2 "/>
</bind>
</comp>

<comp id="709" class="1004" name="mul_ln15_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="5" slack="0"/>
<pin id="711" dir="0" index="1" bw="7" slack="0"/>
<pin id="712" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln15/2 "/>
</bind>
</comp>

<comp id="715" class="1004" name="trunc_ln7_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="2" slack="0"/>
<pin id="717" dir="0" index="1" bw="11" slack="0"/>
<pin id="718" dir="0" index="2" bw="5" slack="0"/>
<pin id="719" dir="0" index="3" bw="5" slack="0"/>
<pin id="720" dir="1" index="4" bw="2" slack="7"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln7/2 "/>
</bind>
</comp>

<comp id="725" class="1004" name="trunc_ln19_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="4" slack="0"/>
<pin id="727" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln19/9 "/>
</bind>
</comp>

<comp id="729" class="1004" name="tmp_s_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="8" slack="0"/>
<pin id="731" dir="0" index="1" bw="3" slack="0"/>
<pin id="732" dir="0" index="2" bw="1" slack="0"/>
<pin id="733" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/9 "/>
</bind>
</comp>

<comp id="737" class="1004" name="shl_ln19_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="4" slack="0"/>
<pin id="739" dir="0" index="1" bw="3" slack="0"/>
<pin id="740" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln19/9 "/>
</bind>
</comp>

<comp id="743" class="1004" name="zext_ln19_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="5" slack="0"/>
<pin id="745" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19/9 "/>
</bind>
</comp>

<comp id="747" class="1004" name="sub_ln19_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="8" slack="0"/>
<pin id="749" dir="0" index="1" bw="5" slack="0"/>
<pin id="750" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln19/9 "/>
</bind>
</comp>

<comp id="753" class="1004" name="zext_ln19_2_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="5" slack="8"/>
<pin id="755" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19_2/9 "/>
</bind>
</comp>

<comp id="756" class="1004" name="add_ln19_4_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="8" slack="0"/>
<pin id="758" dir="0" index="1" bw="5" slack="0"/>
<pin id="759" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19_4/9 "/>
</bind>
</comp>

<comp id="762" class="1004" name="add_ln15_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="5" slack="8"/>
<pin id="764" dir="0" index="1" bw="3" slack="0"/>
<pin id="765" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15/9 "/>
</bind>
</comp>

<comp id="767" class="1004" name="zext_ln19_4_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="5" slack="0"/>
<pin id="769" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19_4/9 "/>
</bind>
</comp>

<comp id="771" class="1004" name="mul_ln19_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="5" slack="0"/>
<pin id="773" dir="0" index="1" bw="7" slack="0"/>
<pin id="774" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln19/9 "/>
</bind>
</comp>

<comp id="777" class="1004" name="tmp_558_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="3" slack="0"/>
<pin id="779" dir="0" index="1" bw="11" slack="0"/>
<pin id="780" dir="0" index="2" bw="5" slack="0"/>
<pin id="781" dir="0" index="3" bw="5" slack="0"/>
<pin id="782" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_558/9 "/>
</bind>
</comp>

<comp id="787" class="1004" name="trunc_ln19_1_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="3" slack="0"/>
<pin id="789" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln19_1/9 "/>
</bind>
</comp>

<comp id="791" class="1004" name="trunc_ln15_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="5" slack="0"/>
<pin id="793" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln15/10 "/>
</bind>
</comp>

<comp id="795" class="1004" name="zext_ln19_1_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="5" slack="0"/>
<pin id="797" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19_1/10 "/>
</bind>
</comp>

<comp id="799" class="1004" name="tmp_2256_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="6" slack="0"/>
<pin id="801" dir="0" index="1" bw="4" slack="0"/>
<pin id="802" dir="0" index="2" bw="1" slack="0"/>
<pin id="803" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2256/10 "/>
</bind>
</comp>

<comp id="807" class="1004" name="add_ln19_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="6" slack="0"/>
<pin id="809" dir="0" index="1" bw="5" slack="0"/>
<pin id="810" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19/10 "/>
</bind>
</comp>

<comp id="813" class="1004" name="zext_ln19_3_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="8" slack="1"/>
<pin id="815" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19_3/10 "/>
</bind>
</comp>

<comp id="820" class="1004" name="zext_ln19_5_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="3" slack="1"/>
<pin id="822" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19_5/10 "/>
</bind>
</comp>

<comp id="823" class="1004" name="add_ln19_5_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="6" slack="0"/>
<pin id="825" dir="0" index="1" bw="3" slack="0"/>
<pin id="826" dir="1" index="2" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19_5/10 "/>
</bind>
</comp>

<comp id="829" class="1004" name="tmp_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="24" slack="0"/>
<pin id="831" dir="0" index="1" bw="1" slack="0"/>
<pin id="832" dir="0" index="2" bw="24" slack="0"/>
<pin id="833" dir="0" index="3" bw="1" slack="0"/>
<pin id="834" dir="0" index="4" bw="24" slack="0"/>
<pin id="835" dir="0" index="5" bw="2" slack="0"/>
<pin id="836" dir="0" index="6" bw="24" slack="0"/>
<pin id="837" dir="0" index="7" bw="1" slack="0"/>
<pin id="838" dir="0" index="8" bw="24" slack="0"/>
<pin id="839" dir="0" index="9" bw="1" slack="0"/>
<pin id="840" dir="0" index="10" bw="2" slack="10"/>
<pin id="841" dir="1" index="11" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp/11 "/>
</bind>
</comp>

<comp id="852" class="1004" name="zext_ln19_6_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="6" slack="2"/>
<pin id="854" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19_6/12 "/>
</bind>
</comp>

<comp id="883" class="1005" name="c_reg_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="5" slack="0"/>
<pin id="885" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="890" class="1005" name="r_reg_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="5" slack="0"/>
<pin id="892" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="897" class="1005" name="indvar_flatten_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="10" slack="0"/>
<pin id="899" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="904" class="1005" name="icmp_ln13_reg_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="1" slack="10"/>
<pin id="906" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln13 "/>
</bind>
</comp>

<comp id="908" class="1005" name="select_ln13_reg_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="5" slack="1"/>
<pin id="910" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln13 "/>
</bind>
</comp>

<comp id="915" class="1005" name="select_ln13_1_reg_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="5" slack="1"/>
<pin id="917" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln13_1 "/>
</bind>
</comp>

<comp id="920" class="1005" name="trunc_ln6_reg_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="2" slack="9"/>
<pin id="922" dir="1" index="1" bw="2" slack="10"/>
</pin_list>
<bind>
<opset="trunc_ln6 "/>
</bind>
</comp>

<comp id="925" class="1005" name="empty_reg_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="5" slack="1"/>
<pin id="927" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="931" class="1005" name="trunc_ln7_reg_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="2" slack="7"/>
<pin id="933" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln7 "/>
</bind>
</comp>

<comp id="935" class="1005" name="add_ln19_4_reg_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="8" slack="1"/>
<pin id="937" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln19_4 "/>
</bind>
</comp>

<comp id="940" class="1005" name="tmp_558_reg_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="3" slack="1"/>
<pin id="942" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="tmp_558 "/>
</bind>
</comp>

<comp id="945" class="1005" name="trunc_ln19_1_reg_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="3" slack="3"/>
<pin id="947" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln19_1 "/>
</bind>
</comp>

<comp id="949" class="1005" name="img_in_0_addr_reg_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="8" slack="1"/>
<pin id="951" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="img_in_0_addr "/>
</bind>
</comp>

<comp id="954" class="1005" name="img_in_1_addr_reg_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="8" slack="1"/>
<pin id="956" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="img_in_1_addr "/>
</bind>
</comp>

<comp id="959" class="1005" name="img_in_2_addr_reg_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="8" slack="1"/>
<pin id="961" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="img_in_2_addr "/>
</bind>
</comp>

<comp id="964" class="1005" name="img_in_3_addr_reg_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="8" slack="1"/>
<pin id="966" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="img_in_3_addr "/>
</bind>
</comp>

<comp id="969" class="1005" name="add_ln19_5_reg_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="6" slack="2"/>
<pin id="971" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="add_ln19_5 "/>
</bind>
</comp>

<comp id="974" class="1005" name="tmp_reg_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="24" slack="1"/>
<pin id="976" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="153"><net_src comp="64" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="64" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="64" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="167"><net_src comp="0" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="132" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="174"><net_src comp="2" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="132" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="181"><net_src comp="4" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="132" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="188"><net_src comp="6" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="132" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="195"><net_src comp="162" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="201"><net_src comp="169" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="207"><net_src comp="176" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="213"><net_src comp="183" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="219"><net_src comp="62" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="132" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="226"><net_src comp="60" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="132" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="233"><net_src comp="58" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="132" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="240"><net_src comp="56" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="132" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="247"><net_src comp="54" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="132" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="254"><net_src comp="52" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="132" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="261"><net_src comp="50" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="132" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="268"><net_src comp="48" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="132" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="275"><net_src comp="46" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="132" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="282"><net_src comp="44" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="283"><net_src comp="132" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="289"><net_src comp="42" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="132" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="296"><net_src comp="40" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="297"><net_src comp="132" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="303"><net_src comp="38" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="132" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="310"><net_src comp="36" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="311"><net_src comp="132" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="317"><net_src comp="34" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="318"><net_src comp="132" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="324"><net_src comp="32" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="325"><net_src comp="132" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="331"><net_src comp="30" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="332"><net_src comp="132" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="338"><net_src comp="28" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="339"><net_src comp="132" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="345"><net_src comp="26" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="346"><net_src comp="132" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="352"><net_src comp="24" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="353"><net_src comp="132" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="359"><net_src comp="22" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="360"><net_src comp="132" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="366"><net_src comp="20" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="367"><net_src comp="132" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="373"><net_src comp="18" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="374"><net_src comp="132" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="380"><net_src comp="16" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="381"><net_src comp="132" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="387"><net_src comp="14" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="388"><net_src comp="132" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="394"><net_src comp="12" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="395"><net_src comp="132" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="401"><net_src comp="10" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="402"><net_src comp="132" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="408"><net_src comp="8" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="409"><net_src comp="132" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="415"><net_src comp="347" pin="3"/><net_sink comp="410" pin=0"/></net>

<net id="421"><net_src comp="340" pin="3"/><net_sink comp="416" pin=0"/></net>

<net id="427"><net_src comp="333" pin="3"/><net_sink comp="422" pin=0"/></net>

<net id="433"><net_src comp="354" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="439"><net_src comp="319" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="445"><net_src comp="312" pin="3"/><net_sink comp="440" pin=0"/></net>

<net id="451"><net_src comp="326" pin="3"/><net_sink comp="446" pin=0"/></net>

<net id="457"><net_src comp="298" pin="3"/><net_sink comp="452" pin=0"/></net>

<net id="463"><net_src comp="291" pin="3"/><net_sink comp="458" pin=0"/></net>

<net id="469"><net_src comp="284" pin="3"/><net_sink comp="464" pin=0"/></net>

<net id="475"><net_src comp="305" pin="3"/><net_sink comp="470" pin=0"/></net>

<net id="481"><net_src comp="270" pin="3"/><net_sink comp="476" pin=0"/></net>

<net id="487"><net_src comp="263" pin="3"/><net_sink comp="482" pin=0"/></net>

<net id="493"><net_src comp="277" pin="3"/><net_sink comp="488" pin=0"/></net>

<net id="499"><net_src comp="249" pin="3"/><net_sink comp="494" pin=0"/></net>

<net id="505"><net_src comp="242" pin="3"/><net_sink comp="500" pin=0"/></net>

<net id="511"><net_src comp="235" pin="3"/><net_sink comp="506" pin=0"/></net>

<net id="517"><net_src comp="256" pin="3"/><net_sink comp="512" pin=0"/></net>

<net id="523"><net_src comp="221" pin="3"/><net_sink comp="518" pin=0"/></net>

<net id="529"><net_src comp="214" pin="3"/><net_sink comp="524" pin=0"/></net>

<net id="535"><net_src comp="228" pin="3"/><net_sink comp="530" pin=0"/></net>

<net id="541"><net_src comp="396" pin="3"/><net_sink comp="536" pin=0"/></net>

<net id="547"><net_src comp="389" pin="3"/><net_sink comp="542" pin=0"/></net>

<net id="553"><net_src comp="382" pin="3"/><net_sink comp="548" pin=0"/></net>

<net id="559"><net_src comp="403" pin="3"/><net_sink comp="554" pin=0"/></net>

<net id="565"><net_src comp="368" pin="3"/><net_sink comp="560" pin=0"/></net>

<net id="571"><net_src comp="361" pin="3"/><net_sink comp="566" pin=0"/></net>

<net id="577"><net_src comp="375" pin="3"/><net_sink comp="572" pin=0"/></net>

<net id="582"><net_src comp="76" pin="0"/><net_sink comp="578" pin=0"/></net>

<net id="587"><net_src comp="78" pin="0"/><net_sink comp="583" pin=0"/></net>

<net id="592"><net_src comp="78" pin="0"/><net_sink comp="588" pin=0"/></net>

<net id="600"><net_src comp="593" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="601"><net_src comp="80" pin="0"/><net_sink comp="596" pin=1"/></net>

<net id="606"><net_src comp="593" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="607"><net_src comp="82" pin="0"/><net_sink comp="602" pin=1"/></net>

<net id="618"><net_src comp="611" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="619"><net_src comp="84" pin="0"/><net_sink comp="614" pin=1"/></net>

<net id="624"><net_src comp="608" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="625"><net_src comp="86" pin="0"/><net_sink comp="620" pin=1"/></net>

<net id="631"><net_src comp="620" pin="2"/><net_sink comp="626" pin=0"/></net>

<net id="632"><net_src comp="78" pin="0"/><net_sink comp="626" pin=1"/></net>

<net id="633"><net_src comp="608" pin="1"/><net_sink comp="626" pin=2"/></net>

<net id="639"><net_src comp="620" pin="2"/><net_sink comp="634" pin=0"/></net>

<net id="640"><net_src comp="614" pin="2"/><net_sink comp="634" pin=1"/></net>

<net id="641"><net_src comp="611" pin="1"/><net_sink comp="634" pin=2"/></net>

<net id="646"><net_src comp="634" pin="3"/><net_sink comp="642" pin=0"/></net>

<net id="647"><net_src comp="88" pin="0"/><net_sink comp="642" pin=1"/></net>

<net id="651"><net_src comp="634" pin="3"/><net_sink comp="648" pin=0"/></net>

<net id="656"><net_src comp="648" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="657"><net_src comp="90" pin="0"/><net_sink comp="652" pin=1"/></net>

<net id="664"><net_src comp="92" pin="0"/><net_sink comp="658" pin=0"/></net>

<net id="665"><net_src comp="652" pin="2"/><net_sink comp="658" pin=1"/></net>

<net id="666"><net_src comp="94" pin="0"/><net_sink comp="658" pin=2"/></net>

<net id="667"><net_src comp="96" pin="0"/><net_sink comp="658" pin=3"/></net>

<net id="672"><net_src comp="634" pin="3"/><net_sink comp="668" pin=0"/></net>

<net id="673"><net_src comp="98" pin="0"/><net_sink comp="668" pin=1"/></net>

<net id="678"><net_src comp="626" pin="3"/><net_sink comp="674" pin=0"/></net>

<net id="679"><net_src comp="88" pin="0"/><net_sink comp="674" pin=1"/></net>

<net id="684"><net_src comp="626" pin="3"/><net_sink comp="680" pin=0"/></net>

<net id="685"><net_src comp="84" pin="0"/><net_sink comp="680" pin=1"/></net>

<net id="690"><net_src comp="602" pin="2"/><net_sink comp="686" pin=0"/></net>

<net id="695"><net_src comp="634" pin="3"/><net_sink comp="691" pin=0"/></net>

<net id="700"><net_src comp="680" pin="2"/><net_sink comp="696" pin=0"/></net>

<net id="705"><net_src comp="100" pin="0"/><net_sink comp="701" pin=1"/></net>

<net id="713"><net_src comp="706" pin="1"/><net_sink comp="709" pin=0"/></net>

<net id="714"><net_src comp="102" pin="0"/><net_sink comp="709" pin=1"/></net>

<net id="721"><net_src comp="92" pin="0"/><net_sink comp="715" pin=0"/></net>

<net id="722"><net_src comp="709" pin="2"/><net_sink comp="715" pin=1"/></net>

<net id="723"><net_src comp="96" pin="0"/><net_sink comp="715" pin=2"/></net>

<net id="724"><net_src comp="104" pin="0"/><net_sink comp="715" pin=3"/></net>

<net id="728"><net_src comp="642" pin="2"/><net_sink comp="725" pin=0"/></net>

<net id="734"><net_src comp="112" pin="0"/><net_sink comp="729" pin=0"/></net>

<net id="735"><net_src comp="725" pin="1"/><net_sink comp="729" pin=1"/></net>

<net id="736"><net_src comp="78" pin="0"/><net_sink comp="729" pin=2"/></net>

<net id="741"><net_src comp="642" pin="2"/><net_sink comp="737" pin=0"/></net>

<net id="742"><net_src comp="114" pin="0"/><net_sink comp="737" pin=1"/></net>

<net id="746"><net_src comp="737" pin="2"/><net_sink comp="743" pin=0"/></net>

<net id="751"><net_src comp="729" pin="3"/><net_sink comp="747" pin=0"/></net>

<net id="752"><net_src comp="743" pin="1"/><net_sink comp="747" pin=1"/></net>

<net id="760"><net_src comp="747" pin="2"/><net_sink comp="756" pin=0"/></net>

<net id="761"><net_src comp="753" pin="1"/><net_sink comp="756" pin=1"/></net>

<net id="766"><net_src comp="98" pin="0"/><net_sink comp="762" pin=1"/></net>

<net id="770"><net_src comp="762" pin="2"/><net_sink comp="767" pin=0"/></net>

<net id="775"><net_src comp="767" pin="1"/><net_sink comp="771" pin=0"/></net>

<net id="776"><net_src comp="90" pin="0"/><net_sink comp="771" pin=1"/></net>

<net id="783"><net_src comp="116" pin="0"/><net_sink comp="777" pin=0"/></net>

<net id="784"><net_src comp="771" pin="2"/><net_sink comp="777" pin=1"/></net>

<net id="785"><net_src comp="94" pin="0"/><net_sink comp="777" pin=2"/></net>

<net id="786"><net_src comp="104" pin="0"/><net_sink comp="777" pin=3"/></net>

<net id="790"><net_src comp="674" pin="2"/><net_sink comp="787" pin=0"/></net>

<net id="794"><net_src comp="701" pin="2"/><net_sink comp="791" pin=0"/></net>

<net id="798"><net_src comp="701" pin="2"/><net_sink comp="795" pin=0"/></net>

<net id="804"><net_src comp="130" pin="0"/><net_sink comp="799" pin=0"/></net>

<net id="805"><net_src comp="791" pin="1"/><net_sink comp="799" pin=1"/></net>

<net id="806"><net_src comp="106" pin="0"/><net_sink comp="799" pin=2"/></net>

<net id="811"><net_src comp="799" pin="3"/><net_sink comp="807" pin=0"/></net>

<net id="812"><net_src comp="795" pin="1"/><net_sink comp="807" pin=1"/></net>

<net id="816"><net_src comp="813" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="817"><net_src comp="813" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="818"><net_src comp="813" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="819"><net_src comp="813" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="827"><net_src comp="807" pin="2"/><net_sink comp="823" pin=0"/></net>

<net id="828"><net_src comp="820" pin="1"/><net_sink comp="823" pin=1"/></net>

<net id="842"><net_src comp="134" pin="0"/><net_sink comp="829" pin=0"/></net>

<net id="843"><net_src comp="106" pin="0"/><net_sink comp="829" pin=1"/></net>

<net id="844"><net_src comp="190" pin="3"/><net_sink comp="829" pin=2"/></net>

<net id="845"><net_src comp="108" pin="0"/><net_sink comp="829" pin=3"/></net>

<net id="846"><net_src comp="196" pin="3"/><net_sink comp="829" pin=4"/></net>

<net id="847"><net_src comp="110" pin="0"/><net_sink comp="829" pin=5"/></net>

<net id="848"><net_src comp="202" pin="3"/><net_sink comp="829" pin=6"/></net>

<net id="849"><net_src comp="136" pin="0"/><net_sink comp="829" pin=7"/></net>

<net id="850"><net_src comp="208" pin="3"/><net_sink comp="829" pin=8"/></net>

<net id="851"><net_src comp="138" pin="0"/><net_sink comp="829" pin=9"/></net>

<net id="855"><net_src comp="852" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="857"><net_src comp="852" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="858"><net_src comp="852" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="859"><net_src comp="852" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="860"><net_src comp="852" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="861"><net_src comp="852" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="862"><net_src comp="852" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="863"><net_src comp="852" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="864"><net_src comp="852" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="865"><net_src comp="852" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="866"><net_src comp="852" pin="1"/><net_sink comp="291" pin=2"/></net>

<net id="867"><net_src comp="852" pin="1"/><net_sink comp="298" pin=2"/></net>

<net id="868"><net_src comp="852" pin="1"/><net_sink comp="305" pin=2"/></net>

<net id="869"><net_src comp="852" pin="1"/><net_sink comp="312" pin=2"/></net>

<net id="870"><net_src comp="852" pin="1"/><net_sink comp="319" pin=2"/></net>

<net id="871"><net_src comp="852" pin="1"/><net_sink comp="326" pin=2"/></net>

<net id="872"><net_src comp="852" pin="1"/><net_sink comp="333" pin=2"/></net>

<net id="873"><net_src comp="852" pin="1"/><net_sink comp="340" pin=2"/></net>

<net id="874"><net_src comp="852" pin="1"/><net_sink comp="347" pin=2"/></net>

<net id="875"><net_src comp="852" pin="1"/><net_sink comp="354" pin=2"/></net>

<net id="876"><net_src comp="852" pin="1"/><net_sink comp="361" pin=2"/></net>

<net id="877"><net_src comp="852" pin="1"/><net_sink comp="368" pin=2"/></net>

<net id="878"><net_src comp="852" pin="1"/><net_sink comp="375" pin=2"/></net>

<net id="879"><net_src comp="852" pin="1"/><net_sink comp="382" pin=2"/></net>

<net id="880"><net_src comp="852" pin="1"/><net_sink comp="389" pin=2"/></net>

<net id="881"><net_src comp="852" pin="1"/><net_sink comp="396" pin=2"/></net>

<net id="882"><net_src comp="852" pin="1"/><net_sink comp="403" pin=2"/></net>

<net id="886"><net_src comp="150" pin="1"/><net_sink comp="883" pin=0"/></net>

<net id="887"><net_src comp="883" pin="1"/><net_sink comp="588" pin=1"/></net>

<net id="888"><net_src comp="883" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="889"><net_src comp="883" pin="1"/><net_sink comp="696" pin=1"/></net>

<net id="893"><net_src comp="154" pin="1"/><net_sink comp="890" pin=0"/></net>

<net id="894"><net_src comp="890" pin="1"/><net_sink comp="583" pin=1"/></net>

<net id="895"><net_src comp="890" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="896"><net_src comp="890" pin="1"/><net_sink comp="691" pin=1"/></net>

<net id="900"><net_src comp="158" pin="1"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="578" pin=1"/></net>

<net id="902"><net_src comp="897" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="903"><net_src comp="897" pin="1"/><net_sink comp="686" pin=1"/></net>

<net id="907"><net_src comp="596" pin="2"/><net_sink comp="904" pin=0"/></net>

<net id="911"><net_src comp="626" pin="3"/><net_sink comp="908" pin=0"/></net>

<net id="912"><net_src comp="908" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="913"><net_src comp="908" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="914"><net_src comp="908" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="918"><net_src comp="634" pin="3"/><net_sink comp="915" pin=0"/></net>

<net id="919"><net_src comp="915" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="923"><net_src comp="658" pin="4"/><net_sink comp="920" pin=0"/></net>

<net id="924"><net_src comp="920" pin="1"/><net_sink comp="829" pin=10"/></net>

<net id="928"><net_src comp="668" pin="2"/><net_sink comp="925" pin=0"/></net>

<net id="929"><net_src comp="925" pin="1"/><net_sink comp="701" pin=0"/></net>

<net id="930"><net_src comp="925" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="934"><net_src comp="715" pin="4"/><net_sink comp="931" pin=0"/></net>

<net id="938"><net_src comp="756" pin="2"/><net_sink comp="935" pin=0"/></net>

<net id="939"><net_src comp="935" pin="1"/><net_sink comp="813" pin=0"/></net>

<net id="943"><net_src comp="777" pin="4"/><net_sink comp="940" pin=0"/></net>

<net id="944"><net_src comp="940" pin="1"/><net_sink comp="820" pin=0"/></net>

<net id="948"><net_src comp="787" pin="1"/><net_sink comp="945" pin=0"/></net>

<net id="952"><net_src comp="162" pin="3"/><net_sink comp="949" pin=0"/></net>

<net id="953"><net_src comp="949" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="957"><net_src comp="169" pin="3"/><net_sink comp="954" pin=0"/></net>

<net id="958"><net_src comp="954" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="962"><net_src comp="176" pin="3"/><net_sink comp="959" pin=0"/></net>

<net id="963"><net_src comp="959" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="967"><net_src comp="183" pin="3"/><net_sink comp="964" pin=0"/></net>

<net id="968"><net_src comp="964" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="972"><net_src comp="823" pin="2"/><net_sink comp="969" pin=0"/></net>

<net id="973"><net_src comp="969" pin="1"/><net_sink comp="852" pin=0"/></net>

<net id="977"><net_src comp="829" pin="11"/><net_sink comp="974" pin=0"/></net>

<net id="978"><net_src comp="974" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="979"><net_src comp="974" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="980"><net_src comp="974" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="981"><net_src comp="974" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="982"><net_src comp="974" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="983"><net_src comp="974" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="984"><net_src comp="974" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="985"><net_src comp="974" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="986"><net_src comp="974" pin="1"/><net_sink comp="458" pin=1"/></net>

<net id="987"><net_src comp="974" pin="1"/><net_sink comp="464" pin=1"/></net>

<net id="988"><net_src comp="974" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="989"><net_src comp="974" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="990"><net_src comp="974" pin="1"/><net_sink comp="482" pin=1"/></net>

<net id="991"><net_src comp="974" pin="1"/><net_sink comp="488" pin=1"/></net>

<net id="992"><net_src comp="974" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="993"><net_src comp="974" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="994"><net_src comp="974" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="995"><net_src comp="974" pin="1"/><net_sink comp="512" pin=1"/></net>

<net id="996"><net_src comp="974" pin="1"/><net_sink comp="518" pin=1"/></net>

<net id="997"><net_src comp="974" pin="1"/><net_sink comp="524" pin=1"/></net>

<net id="998"><net_src comp="974" pin="1"/><net_sink comp="530" pin=1"/></net>

<net id="999"><net_src comp="974" pin="1"/><net_sink comp="536" pin=1"/></net>

<net id="1000"><net_src comp="974" pin="1"/><net_sink comp="542" pin=1"/></net>

<net id="1001"><net_src comp="974" pin="1"/><net_sink comp="548" pin=1"/></net>

<net id="1002"><net_src comp="974" pin="1"/><net_sink comp="554" pin=1"/></net>

<net id="1003"><net_src comp="974" pin="1"/><net_sink comp="560" pin=1"/></net>

<net id="1004"><net_src comp="974" pin="1"/><net_sink comp="566" pin=1"/></net>

<net id="1005"><net_src comp="974" pin="1"/><net_sink comp="572" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: img_in_0 | {}
	Port: img_in_1 | {}
	Port: img_in_2 | {}
	Port: img_in_3 | {}
	Port: pad_img0_27 | {12 }
	Port: pad_img0_26 | {12 }
	Port: pad_img0_25 | {12 }
	Port: pad_img0_24 | {12 }
	Port: pad_img0_23 | {12 }
	Port: pad_img0_22 | {12 }
	Port: pad_img0_21 | {12 }
	Port: pad_img0_20 | {12 }
	Port: pad_img0_19 | {12 }
	Port: pad_img0_18 | {12 }
	Port: pad_img0_17 | {12 }
	Port: pad_img0_16 | {12 }
	Port: pad_img0_15 | {12 }
	Port: pad_img0_14 | {12 }
	Port: pad_img0_13 | {12 }
	Port: pad_img0_12 | {12 }
	Port: pad_img0_11 | {12 }
	Port: pad_img0_10 | {12 }
	Port: pad_img0_9 | {12 }
	Port: pad_img0_8 | {12 }
	Port: pad_img0_7 | {12 }
	Port: pad_img0_6 | {12 }
	Port: pad_img0_5 | {12 }
	Port: pad_img0_4 | {12 }
	Port: pad_img0_3 | {12 }
	Port: pad_img0_2 | {12 }
	Port: pad_img0_1 | {12 }
	Port: pad_img0 | {12 }
 - Input state : 
	Port: cnn_Pipeline_pad_for_rows_pad_for_cols : img_in_0 | {10 11 }
	Port: cnn_Pipeline_pad_for_rows_pad_for_cols : img_in_1 | {10 11 }
	Port: cnn_Pipeline_pad_for_rows_pad_for_cols : img_in_2 | {10 11 }
	Port: cnn_Pipeline_pad_for_rows_pad_for_cols : img_in_3 | {10 11 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln13 : 1
		store_ln15 : 1
		indvar_flatten_load : 1
		icmp_ln13 : 2
		add_ln13_1 : 2
		br_ln13 : 3
		c_load : 1
		r_load : 1
		add_ln13 : 2
		icmp_ln15 : 2
		select_ln13 : 3
		select_ln13_1 : 3
		urem_ln13 : 4
		zext_ln13 : 4
		mul_ln13 : 5
		trunc_ln6 : 6
		empty : 4
		urem_ln19 : 4
		add_ln15_1 : 4
		store_ln13 : 3
		store_ln13 : 4
		store_ln15 : 5
	State 2
		mul_ln15 : 1
		trunc_ln7 : 2
		switch_ln19 : 3
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		trunc_ln19 : 1
		tmp_s : 2
		shl_ln19 : 1
		zext_ln19 : 1
		sub_ln19 : 2
		add_ln19_4 : 3
		zext_ln19_4 : 1
		mul_ln19 : 2
		tmp_558 : 3
		trunc_ln19_1 : 1
		switch_ln19 : 2
		switch_ln19 : 2
		switch_ln19 : 2
		switch_ln19 : 2
	State 10
		trunc_ln15 : 1
		zext_ln19_1 : 1
		tmp_2256 : 2
		add_ln19 : 3
		img_in_0_addr : 1
		img_in_1_addr : 1
		img_in_2_addr : 1
		img_in_3_addr : 1
		add_ln19_5 : 4
		img_in_0_load : 2
		img_in_1_load : 2
		img_in_2_load : 2
		img_in_3_load : 2
	State 11
		tmp : 1
	State 12
		pad_img0_addr : 1
		pad_img0_1_addr : 1
		pad_img0_2_addr : 1
		pad_img0_3_addr : 1
		pad_img0_4_addr : 1
		pad_img0_5_addr : 1
		pad_img0_6_addr : 1
		pad_img0_7_addr : 1
		pad_img0_8_addr : 1
		pad_img0_9_addr : 1
		pad_img0_10_addr : 1
		pad_img0_11_addr : 1
		pad_img0_12_addr : 1
		pad_img0_13_addr : 1
		pad_img0_14_addr : 1
		pad_img0_15_addr : 1
		pad_img0_16_addr : 1
		pad_img0_17_addr : 1
		pad_img0_18_addr : 1
		pad_img0_19_addr : 1
		pad_img0_20_addr : 1
		pad_img0_21_addr : 1
		pad_img0_22_addr : 1
		pad_img0_23_addr : 1
		pad_img0_24_addr : 1
		pad_img0_25_addr : 1
		pad_img0_26_addr : 1
		pad_img0_27_addr : 1
		store_ln19 : 2
		store_ln19 : 2
		store_ln19 : 2
		store_ln19 : 2
		store_ln19 : 2
		store_ln19 : 2
		store_ln19 : 2
		store_ln19 : 2
		store_ln19 : 2
		store_ln19 : 2
		store_ln19 : 2
		store_ln19 : 2
		store_ln19 : 2
		store_ln19 : 2
		store_ln19 : 2
		store_ln19 : 2
		store_ln19 : 2
		store_ln19 : 2
		store_ln19 : 2
		store_ln19 : 2
		store_ln19 : 2
		store_ln19 : 2
		store_ln19 : 2
		store_ln19 : 2
		store_ln19 : 2
		store_ln19 : 2
		store_ln19 : 2
		store_ln19 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |      grp_fu_642      |    0    |    99   |    55   |
|   urem   |      grp_fu_674      |    0    |    99   |    55   |
|          |      grp_fu_701      |    0    |    99   |    55   |
|----------|----------------------|---------|---------|---------|
|          |    mul_ln13_fu_652   |    0    |    0    |    33   |
|    mul   |    mul_ln15_fu_709   |    0    |    0    |    33   |
|          |    mul_ln19_fu_771   |    0    |    0    |    33   |
|----------|----------------------|---------|---------|---------|
|          |   add_ln13_1_fu_602  |    0    |    0    |    13   |
|          |    add_ln13_fu_614   |    0    |    0    |    13   |
|          |     empty_fu_668     |    0    |    0    |    13   |
|    add   |   add_ln15_1_fu_680  |    0    |    0    |    13   |
|          |   add_ln19_4_fu_756  |    0    |    0    |    8    |
|          |    add_ln15_fu_762   |    0    |    0    |    13   |
|          |    add_ln19_fu_807   |    0    |    0    |    7    |
|          |   add_ln19_5_fu_823  |    0    |    0    |    7    |
|----------|----------------------|---------|---------|---------|
|   icmp   |   icmp_ln13_fu_596   |    0    |    0    |    13   |
|          |   icmp_ln15_fu_620   |    0    |    0    |    13   |
|----------|----------------------|---------|---------|---------|
| sparsemux|      tmp_fu_829      |    0    |    0    |    20   |
|----------|----------------------|---------|---------|---------|
|  select  |  select_ln13_fu_626  |    0    |    0    |    5    |
|          | select_ln13_1_fu_634 |    0    |    0    |    5    |
|----------|----------------------|---------|---------|---------|
|    sub   |    sub_ln19_fu_747   |    0    |    0    |    8    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln13_fu_648   |    0    |    0    |    0    |
|          |   zext_ln15_fu_706   |    0    |    0    |    0    |
|          |   zext_ln19_fu_743   |    0    |    0    |    0    |
|          |  zext_ln19_2_fu_753  |    0    |    0    |    0    |
|   zext   |  zext_ln19_4_fu_767  |    0    |    0    |    0    |
|          |  zext_ln19_1_fu_795  |    0    |    0    |    0    |
|          |  zext_ln19_3_fu_813  |    0    |    0    |    0    |
|          |  zext_ln19_5_fu_820  |    0    |    0    |    0    |
|          |  zext_ln19_6_fu_852  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   trunc_ln6_fu_658   |    0    |    0    |    0    |
|partselect|   trunc_ln7_fu_715   |    0    |    0    |    0    |
|          |    tmp_558_fu_777    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   trunc_ln19_fu_725  |    0    |    0    |    0    |
|   trunc  |  trunc_ln19_1_fu_787 |    0    |    0    |    0    |
|          |   trunc_ln15_fu_791  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|bitconcatenate|     tmp_s_fu_729     |    0    |    0    |    0    |
|          |    tmp_2256_fu_799   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|    shl   |    shl_ln19_fu_737   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    0    |   297   |   415   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|  add_ln19_4_reg_935  |    8   |
|  add_ln19_5_reg_969  |    6   |
|       c_reg_883      |    5   |
|     empty_reg_925    |    5   |
|   icmp_ln13_reg_904  |    1   |
| img_in_0_addr_reg_949|    8   |
| img_in_1_addr_reg_954|    8   |
| img_in_2_addr_reg_959|    8   |
| img_in_3_addr_reg_964|    8   |
|indvar_flatten_reg_897|   10   |
|       r_reg_890      |    5   |
| select_ln13_1_reg_915|    5   |
|  select_ln13_reg_908 |    5   |
|    tmp_558_reg_940   |    3   |
|      tmp_reg_974     |   24   |
| trunc_ln19_1_reg_945 |    3   |
|   trunc_ln6_reg_920  |    2   |
|   trunc_ln7_reg_931  |    2   |
+----------------------+--------+
|         Total        |   116  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_190 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_196 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_202 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_208 |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_642    |  p0  |   2  |   5  |   10   ||    9    |
|     grp_fu_674    |  p0  |   2  |   5  |   10   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   84   ||  9.528  ||    54   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   297  |   415  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    9   |    -   |   54   |
|  Register |    -   |    -   |   116  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    9   |   413  |   469  |
+-----------+--------+--------+--------+--------+
