Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Oct 15 20:05:40 2019
| Host         : Danielitoh running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file calculadora_monedas_timing_summary_routed.rpt -pb calculadora_monedas_timing_summary_routed.pb -rpx calculadora_monedas_timing_summary_routed.rpx -warn_on_violation
| Design       : calculadora_monedas
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 27 register/latch pins with no clock driven by root clock pin: nolabel_line34/clk_1Hz_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line65/nolabel_line36/r_BCD_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line65/nolabel_line36/r_BCD_reg[11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line65/nolabel_line36/r_BCD_reg[12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line65/nolabel_line36/r_BCD_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line65/nolabel_line36/r_BCD_reg[14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line65/nolabel_line36/r_BCD_reg[15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line65/nolabel_line36/r_BCD_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line65/nolabel_line36/r_BCD_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line65/nolabel_line36/r_BCD_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line65/nolabel_line36/r_BCD_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line65/nolabel_line36/r_BCD_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line65/nolabel_line36/r_BCD_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line65/nolabel_line36/r_BCD_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line65/nolabel_line36/r_BCD_reg[9]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/clk_1Hz_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 78 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.491        0.000                      0                  228        0.199        0.000                      0                  228        4.500        0.000                       0                   133  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.491        0.000                      0                  228        0.199        0.000                      0                  228        4.500        0.000                       0                   133  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.491ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.199ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.491ns  (required time - arrival time)
  Source:                 nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.026ns  (logic 0.828ns (20.569%)  route 3.198ns (79.431%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.618     5.139    nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/clk_IBUF_BUFG
    SLICE_X63Y24         FDRE                                         r  nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/counter_reg[11]/Q
                         net (fo=2, routed)           0.860     6.455    nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/counter[11]
    SLICE_X62Y24         LUT4 (Prop_lut4_I0_O)        0.124     6.579 f  nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/counter[0]_i_7/O
                         net (fo=1, routed)           0.444     7.023    nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/counter[0]_i_7_n_0
    SLICE_X62Y24         LUT5 (Prop_lut5_I4_O)        0.124     7.147 f  nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/counter[0]_i_3/O
                         net (fo=3, routed)           0.852     7.999    nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/counter[0]_i_3_n_0
    SLICE_X62Y26         LUT4 (Prop_lut4_I2_O)        0.124     8.123 r  nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/counter[27]_i_1__0/O
                         net (fo=27, routed)          1.042     9.165    nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/clk_1Hz_1
    SLICE_X63Y22         FDRE                                         r  nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.505    14.846    nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/clk_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/counter_reg[1]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X63Y22         FDRE (Setup_fdre_C_R)       -0.429    14.656    nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -9.165    
  -------------------------------------------------------------------
                         slack                                  5.491    

Slack (MET) :             5.491ns  (required time - arrival time)
  Source:                 nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.026ns  (logic 0.828ns (20.569%)  route 3.198ns (79.431%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.618     5.139    nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/clk_IBUF_BUFG
    SLICE_X63Y24         FDRE                                         r  nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/counter_reg[11]/Q
                         net (fo=2, routed)           0.860     6.455    nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/counter[11]
    SLICE_X62Y24         LUT4 (Prop_lut4_I0_O)        0.124     6.579 f  nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/counter[0]_i_7/O
                         net (fo=1, routed)           0.444     7.023    nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/counter[0]_i_7_n_0
    SLICE_X62Y24         LUT5 (Prop_lut5_I4_O)        0.124     7.147 f  nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/counter[0]_i_3/O
                         net (fo=3, routed)           0.852     7.999    nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/counter[0]_i_3_n_0
    SLICE_X62Y26         LUT4 (Prop_lut4_I2_O)        0.124     8.123 r  nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/counter[27]_i_1__0/O
                         net (fo=27, routed)          1.042     9.165    nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/clk_1Hz_1
    SLICE_X63Y22         FDRE                                         r  nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.505    14.846    nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/clk_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/counter_reg[2]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X63Y22         FDRE (Setup_fdre_C_R)       -0.429    14.656    nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -9.165    
  -------------------------------------------------------------------
                         slack                                  5.491    

Slack (MET) :             5.491ns  (required time - arrival time)
  Source:                 nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.026ns  (logic 0.828ns (20.569%)  route 3.198ns (79.431%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.618     5.139    nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/clk_IBUF_BUFG
    SLICE_X63Y24         FDRE                                         r  nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/counter_reg[11]/Q
                         net (fo=2, routed)           0.860     6.455    nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/counter[11]
    SLICE_X62Y24         LUT4 (Prop_lut4_I0_O)        0.124     6.579 f  nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/counter[0]_i_7/O
                         net (fo=1, routed)           0.444     7.023    nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/counter[0]_i_7_n_0
    SLICE_X62Y24         LUT5 (Prop_lut5_I4_O)        0.124     7.147 f  nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/counter[0]_i_3/O
                         net (fo=3, routed)           0.852     7.999    nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/counter[0]_i_3_n_0
    SLICE_X62Y26         LUT4 (Prop_lut4_I2_O)        0.124     8.123 r  nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/counter[27]_i_1__0/O
                         net (fo=27, routed)          1.042     9.165    nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/clk_1Hz_1
    SLICE_X63Y22         FDRE                                         r  nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.505    14.846    nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/clk_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/counter_reg[3]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X63Y22         FDRE (Setup_fdre_C_R)       -0.429    14.656    nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -9.165    
  -------------------------------------------------------------------
                         slack                                  5.491    

Slack (MET) :             5.491ns  (required time - arrival time)
  Source:                 nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.026ns  (logic 0.828ns (20.569%)  route 3.198ns (79.431%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.618     5.139    nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/clk_IBUF_BUFG
    SLICE_X63Y24         FDRE                                         r  nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/counter_reg[11]/Q
                         net (fo=2, routed)           0.860     6.455    nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/counter[11]
    SLICE_X62Y24         LUT4 (Prop_lut4_I0_O)        0.124     6.579 f  nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/counter[0]_i_7/O
                         net (fo=1, routed)           0.444     7.023    nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/counter[0]_i_7_n_0
    SLICE_X62Y24         LUT5 (Prop_lut5_I4_O)        0.124     7.147 f  nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/counter[0]_i_3/O
                         net (fo=3, routed)           0.852     7.999    nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/counter[0]_i_3_n_0
    SLICE_X62Y26         LUT4 (Prop_lut4_I2_O)        0.124     8.123 r  nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/counter[27]_i_1__0/O
                         net (fo=27, routed)          1.042     9.165    nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/clk_1Hz_1
    SLICE_X63Y22         FDRE                                         r  nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.505    14.846    nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/clk_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/counter_reg[4]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X63Y22         FDRE (Setup_fdre_C_R)       -0.429    14.656    nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -9.165    
  -------------------------------------------------------------------
                         slack                                  5.491    

Slack (MET) :             5.605ns  (required time - arrival time)
  Source:                 nolabel_line65/nolabel_line36/r_BCD_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line65/nolabel_line36/r_BCD_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.133ns  (logic 0.828ns (20.034%)  route 3.305ns (79.966%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.629     5.150    nolabel_line65/nolabel_line36/clk_IBUF_BUFG
    SLICE_X63Y17         FDRE                                         r  nolabel_line65/nolabel_line36/r_BCD_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y17         FDRE (Prop_fdre_C_Q)         0.456     5.606 r  nolabel_line65/nolabel_line36/r_BCD_reg[12]/Q
                         net (fo=10, routed)          1.134     6.740    nolabel_line65/nolabel_line36/BCD[12]
    SLICE_X62Y15         LUT5 (Prop_lut5_I0_O)        0.124     6.864 r  nolabel_line65/nolabel_line36/r_BCD[15]_i_9/O
                         net (fo=3, routed)           0.990     7.854    nolabel_line65/nolabel_line36/r_BCD[15]_i_9_n_0
    SLICE_X62Y16         LUT6 (Prop_lut6_I0_O)        0.124     7.978 f  nolabel_line65/nolabel_line36/r_BCD[15]_i_5/O
                         net (fo=8, routed)           0.602     8.580    nolabel_line65/nolabel_line36/r_BCD[15]_i_5_n_0
    SLICE_X63Y17         LUT6 (Prop_lut6_I3_O)        0.124     8.704 r  nolabel_line65/nolabel_line36/r_BCD[15]_i_1/O
                         net (fo=4, routed)           0.580     9.283    nolabel_line65/nolabel_line36/r_BCD[13]
    SLICE_X62Y17         FDRE                                         r  nolabel_line65/nolabel_line36/r_BCD_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.511    14.852    nolabel_line65/nolabel_line36/clk_IBUF_BUFG
    SLICE_X62Y17         FDRE                                         r  nolabel_line65/nolabel_line36/r_BCD_reg[13]/C
                         clock pessimism              0.276    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X62Y17         FDRE (Setup_fdre_C_CE)      -0.205    14.888    nolabel_line65/nolabel_line36/r_BCD_reg[13]
  -------------------------------------------------------------------
                         required time                         14.888    
                         arrival time                          -9.283    
  -------------------------------------------------------------------
                         slack                                  5.605    

Slack (MET) :             5.605ns  (required time - arrival time)
  Source:                 nolabel_line65/nolabel_line36/r_BCD_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line65/nolabel_line36/r_BCD_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.133ns  (logic 0.828ns (20.034%)  route 3.305ns (79.966%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.629     5.150    nolabel_line65/nolabel_line36/clk_IBUF_BUFG
    SLICE_X63Y17         FDRE                                         r  nolabel_line65/nolabel_line36/r_BCD_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y17         FDRE (Prop_fdre_C_Q)         0.456     5.606 r  nolabel_line65/nolabel_line36/r_BCD_reg[12]/Q
                         net (fo=10, routed)          1.134     6.740    nolabel_line65/nolabel_line36/BCD[12]
    SLICE_X62Y15         LUT5 (Prop_lut5_I0_O)        0.124     6.864 r  nolabel_line65/nolabel_line36/r_BCD[15]_i_9/O
                         net (fo=3, routed)           0.990     7.854    nolabel_line65/nolabel_line36/r_BCD[15]_i_9_n_0
    SLICE_X62Y16         LUT6 (Prop_lut6_I0_O)        0.124     7.978 f  nolabel_line65/nolabel_line36/r_BCD[15]_i_5/O
                         net (fo=8, routed)           0.602     8.580    nolabel_line65/nolabel_line36/r_BCD[15]_i_5_n_0
    SLICE_X63Y17         LUT6 (Prop_lut6_I3_O)        0.124     8.704 r  nolabel_line65/nolabel_line36/r_BCD[15]_i_1/O
                         net (fo=4, routed)           0.580     9.283    nolabel_line65/nolabel_line36/r_BCD[13]
    SLICE_X62Y17         FDRE                                         r  nolabel_line65/nolabel_line36/r_BCD_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.511    14.852    nolabel_line65/nolabel_line36/clk_IBUF_BUFG
    SLICE_X62Y17         FDRE                                         r  nolabel_line65/nolabel_line36/r_BCD_reg[14]/C
                         clock pessimism              0.276    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X62Y17         FDRE (Setup_fdre_C_CE)      -0.205    14.888    nolabel_line65/nolabel_line36/r_BCD_reg[14]
  -------------------------------------------------------------------
                         required time                         14.888    
                         arrival time                          -9.283    
  -------------------------------------------------------------------
                         slack                                  5.605    

Slack (MET) :             5.630ns  (required time - arrival time)
  Source:                 nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.886ns  (logic 0.828ns (21.309%)  route 3.058ns (78.691%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.618     5.139    nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/clk_IBUF_BUFG
    SLICE_X63Y24         FDRE                                         r  nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/counter_reg[11]/Q
                         net (fo=2, routed)           0.860     6.455    nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/counter[11]
    SLICE_X62Y24         LUT4 (Prop_lut4_I0_O)        0.124     6.579 f  nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/counter[0]_i_7/O
                         net (fo=1, routed)           0.444     7.023    nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/counter[0]_i_7_n_0
    SLICE_X62Y24         LUT5 (Prop_lut5_I4_O)        0.124     7.147 f  nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/counter[0]_i_3/O
                         net (fo=3, routed)           0.852     7.999    nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/counter[0]_i_3_n_0
    SLICE_X62Y26         LUT4 (Prop_lut4_I2_O)        0.124     8.123 r  nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/counter[27]_i_1__0/O
                         net (fo=27, routed)          0.902     9.025    nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/clk_1Hz_1
    SLICE_X63Y23         FDRE                                         r  nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.504    14.845    nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/clk_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/counter_reg[5]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X63Y23         FDRE (Setup_fdre_C_R)       -0.429    14.655    nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -9.025    
  -------------------------------------------------------------------
                         slack                                  5.630    

Slack (MET) :             5.630ns  (required time - arrival time)
  Source:                 nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.886ns  (logic 0.828ns (21.309%)  route 3.058ns (78.691%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.618     5.139    nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/clk_IBUF_BUFG
    SLICE_X63Y24         FDRE                                         r  nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/counter_reg[11]/Q
                         net (fo=2, routed)           0.860     6.455    nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/counter[11]
    SLICE_X62Y24         LUT4 (Prop_lut4_I0_O)        0.124     6.579 f  nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/counter[0]_i_7/O
                         net (fo=1, routed)           0.444     7.023    nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/counter[0]_i_7_n_0
    SLICE_X62Y24         LUT5 (Prop_lut5_I4_O)        0.124     7.147 f  nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/counter[0]_i_3/O
                         net (fo=3, routed)           0.852     7.999    nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/counter[0]_i_3_n_0
    SLICE_X62Y26         LUT4 (Prop_lut4_I2_O)        0.124     8.123 r  nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/counter[27]_i_1__0/O
                         net (fo=27, routed)          0.902     9.025    nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/clk_1Hz_1
    SLICE_X63Y23         FDRE                                         r  nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.504    14.845    nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/clk_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/counter_reg[6]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X63Y23         FDRE (Setup_fdre_C_R)       -0.429    14.655    nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -9.025    
  -------------------------------------------------------------------
                         slack                                  5.630    

Slack (MET) :             5.630ns  (required time - arrival time)
  Source:                 nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.886ns  (logic 0.828ns (21.309%)  route 3.058ns (78.691%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.618     5.139    nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/clk_IBUF_BUFG
    SLICE_X63Y24         FDRE                                         r  nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/counter_reg[11]/Q
                         net (fo=2, routed)           0.860     6.455    nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/counter[11]
    SLICE_X62Y24         LUT4 (Prop_lut4_I0_O)        0.124     6.579 f  nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/counter[0]_i_7/O
                         net (fo=1, routed)           0.444     7.023    nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/counter[0]_i_7_n_0
    SLICE_X62Y24         LUT5 (Prop_lut5_I4_O)        0.124     7.147 f  nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/counter[0]_i_3/O
                         net (fo=3, routed)           0.852     7.999    nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/counter[0]_i_3_n_0
    SLICE_X62Y26         LUT4 (Prop_lut4_I2_O)        0.124     8.123 r  nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/counter[27]_i_1__0/O
                         net (fo=27, routed)          0.902     9.025    nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/clk_1Hz_1
    SLICE_X63Y23         FDRE                                         r  nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.504    14.845    nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/clk_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/counter_reg[7]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X63Y23         FDRE (Setup_fdre_C_R)       -0.429    14.655    nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -9.025    
  -------------------------------------------------------------------
                         slack                                  5.630    

Slack (MET) :             5.630ns  (required time - arrival time)
  Source:                 nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.886ns  (logic 0.828ns (21.309%)  route 3.058ns (78.691%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.618     5.139    nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/clk_IBUF_BUFG
    SLICE_X63Y24         FDRE                                         r  nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/counter_reg[11]/Q
                         net (fo=2, routed)           0.860     6.455    nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/counter[11]
    SLICE_X62Y24         LUT4 (Prop_lut4_I0_O)        0.124     6.579 f  nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/counter[0]_i_7/O
                         net (fo=1, routed)           0.444     7.023    nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/counter[0]_i_7_n_0
    SLICE_X62Y24         LUT5 (Prop_lut5_I4_O)        0.124     7.147 f  nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/counter[0]_i_3/O
                         net (fo=3, routed)           0.852     7.999    nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/counter[0]_i_3_n_0
    SLICE_X62Y26         LUT4 (Prop_lut4_I2_O)        0.124     8.123 r  nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/counter[27]_i_1__0/O
                         net (fo=27, routed)          0.902     9.025    nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/clk_1Hz_1
    SLICE_X63Y23         FDRE                                         r  nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.504    14.845    nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/clk_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/counter_reg[8]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X63Y23         FDRE (Setup_fdre_C_R)       -0.429    14.655    nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -9.025    
  -------------------------------------------------------------------
                         slack                                  5.630    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 nolabel_line65/nolabel_line36/r_BCD_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line65/nolabel_line36/r_BCD_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (61.083%)  route 0.119ns (38.917%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.590     1.473    nolabel_line65/nolabel_line36/clk_IBUF_BUFG
    SLICE_X65Y16         FDRE                                         r  nolabel_line65/nolabel_line36/r_BCD_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y16         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  nolabel_line65/nolabel_line36/r_BCD_reg[3]/Q
                         net (fo=6, routed)           0.119     1.733    nolabel_line65/nolabel_line36/BCD[3]
    SLICE_X63Y16         LUT6 (Prop_lut6_I4_O)        0.045     1.778 r  nolabel_line65/nolabel_line36/r_BCD[4]_i_1/O
                         net (fo=1, routed)           0.000     1.778    nolabel_line65/nolabel_line36/r_BCD0_in[4]
    SLICE_X63Y16         FDRE                                         r  nolabel_line65/nolabel_line36/r_BCD_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.859     1.986    nolabel_line65/nolabel_line36/clk_IBUF_BUFG
    SLICE_X63Y16         FDRE                                         r  nolabel_line65/nolabel_line36/r_BCD_reg[4]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X63Y16         FDRE (Hold_fdre_C_D)         0.092     1.579    nolabel_line65/nolabel_line36/r_BCD_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 nolabel_line65/nolabel_line36/r_BCD_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line65/nolabel_line36/r_BCD_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.569%)  route 0.121ns (39.431%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.590     1.473    nolabel_line65/nolabel_line36/clk_IBUF_BUFG
    SLICE_X62Y16         FDRE                                         r  nolabel_line65/nolabel_line36/r_BCD_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  nolabel_line65/nolabel_line36/r_BCD_reg[6]/Q
                         net (fo=7, routed)           0.121     1.735    nolabel_line65/nolabel_line36/BCD[6]
    SLICE_X63Y16         LUT6 (Prop_lut6_I0_O)        0.045     1.780 r  nolabel_line65/nolabel_line36/r_BCD[7]_i_2/O
                         net (fo=1, routed)           0.000     1.780    nolabel_line65/nolabel_line36/r_BCD0_in[7]
    SLICE_X63Y16         FDRE                                         r  nolabel_line65/nolabel_line36/r_BCD_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.859     1.986    nolabel_line65/nolabel_line36/clk_IBUF_BUFG
    SLICE_X63Y16         FDRE                                         r  nolabel_line65/nolabel_line36/r_BCD_reg[7]/C
                         clock pessimism             -0.500     1.486    
    SLICE_X63Y16         FDRE (Hold_fdre_C_D)         0.092     1.578    nolabel_line65/nolabel_line36/r_BCD_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 nolabel_line65/nolabel_line36/r_Binary_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line65/nolabel_line36/r_Binary_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.249ns (73.396%)  route 0.090ns (26.604%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.587     1.470    nolabel_line65/nolabel_line36/clk_IBUF_BUFG
    SLICE_X60Y18         FDRE                                         r  nolabel_line65/nolabel_line36/r_Binary_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDRE (Prop_fdre_C_Q)         0.148     1.618 r  nolabel_line65/nolabel_line36/r_Binary_reg[7]/Q
                         net (fo=1, routed)           0.090     1.708    nolabel_line65/nolabel_line36/r_Binary_reg_n_0_[7]
    SLICE_X60Y18         LUT3 (Prop_lut3_I0_O)        0.101     1.809 r  nolabel_line65/nolabel_line36/r_Binary[8]_i_1/O
                         net (fo=1, routed)           0.000     1.809    nolabel_line65/nolabel_line36/r_Binary[8]_i_1_n_0
    SLICE_X60Y18         FDRE                                         r  nolabel_line65/nolabel_line36/r_Binary_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.855     1.982    nolabel_line65/nolabel_line36/clk_IBUF_BUFG
    SLICE_X60Y18         FDRE                                         r  nolabel_line65/nolabel_line36/r_Binary_reg[8]/C
                         clock pessimism             -0.512     1.470    
    SLICE_X60Y18         FDRE (Hold_fdre_C_D)         0.131     1.601    nolabel_line65/nolabel_line36/r_Binary_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 nolabel_line65/nolabel_line36/r_BCD_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line65/nolabel_line36/r_BCD_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.337%)  route 0.156ns (45.663%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.589     1.472    nolabel_line65/nolabel_line36/clk_IBUF_BUFG
    SLICE_X65Y17         FDRE                                         r  nolabel_line65/nolabel_line36/r_BCD_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y17         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  nolabel_line65/nolabel_line36/r_BCD_reg[8]/Q
                         net (fo=3, routed)           0.156     1.769    nolabel_line65/nolabel_line36/r_BCD_reg[14]_0[0]
    SLICE_X64Y17         LUT6 (Prop_lut6_I0_O)        0.045     1.814 r  nolabel_line65/nolabel_line36/r_BCD[9]_i_1/O
                         net (fo=1, routed)           0.000     1.814    nolabel_line65/nolabel_line36/r_BCD0_in[9]
    SLICE_X64Y17         FDRE                                         r  nolabel_line65/nolabel_line36/r_BCD_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.858     1.985    nolabel_line65/nolabel_line36/clk_IBUF_BUFG
    SLICE_X64Y17         FDRE                                         r  nolabel_line65/nolabel_line36/r_BCD_reg[9]/C
                         clock pessimism             -0.500     1.485    
    SLICE_X64Y17         FDRE (Hold_fdre_C_D)         0.120     1.605    nolabel_line65/nolabel_line36/r_BCD_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 nolabel_line65/nolabel_line36/r_Binary_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line65/nolabel_line36/r_Binary_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.249ns (72.541%)  route 0.094ns (27.459%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.588     1.471    nolabel_line65/nolabel_line36/clk_IBUF_BUFG
    SLICE_X60Y17         FDRE                                         r  nolabel_line65/nolabel_line36/r_Binary_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y17         FDRE (Prop_fdre_C_Q)         0.148     1.619 r  nolabel_line65/nolabel_line36/r_Binary_reg[1]/Q
                         net (fo=1, routed)           0.094     1.713    nolabel_line65/nolabel_line36/r_Binary_reg_n_0_[1]
    SLICE_X60Y17         LUT3 (Prop_lut3_I0_O)        0.101     1.814 r  nolabel_line65/nolabel_line36/r_Binary[2]_i_1/O
                         net (fo=1, routed)           0.000     1.814    nolabel_line65/nolabel_line36/r_Binary[2]_i_1_n_0
    SLICE_X60Y17         FDRE                                         r  nolabel_line65/nolabel_line36/r_Binary_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.856     1.983    nolabel_line65/nolabel_line36/clk_IBUF_BUFG
    SLICE_X60Y17         FDRE                                         r  nolabel_line65/nolabel_line36/r_Binary_reg[2]/C
                         clock pessimism             -0.512     1.471    
    SLICE_X60Y17         FDRE (Hold_fdre_C_D)         0.131     1.602    nolabel_line65/nolabel_line36/r_Binary_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 nolabel_line65/nolabel_line36/r_Binary_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line65/nolabel_line36/r_Binary_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.209ns (56.318%)  route 0.162ns (43.682%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.587     1.470    nolabel_line65/nolabel_line36/clk_IBUF_BUFG
    SLICE_X60Y18         FDRE                                         r  nolabel_line65/nolabel_line36/r_Binary_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDRE (Prop_fdre_C_Q)         0.164     1.634 r  nolabel_line65/nolabel_line36/r_Binary_reg[5]/Q
                         net (fo=1, routed)           0.162     1.796    nolabel_line65/nolabel_line36/r_Binary_reg_n_0_[5]
    SLICE_X60Y18         LUT3 (Prop_lut3_I0_O)        0.045     1.841 r  nolabel_line65/nolabel_line36/r_Binary[6]_i_1/O
                         net (fo=1, routed)           0.000     1.841    nolabel_line65/nolabel_line36/r_Binary[6]_i_1_n_0
    SLICE_X60Y18         FDRE                                         r  nolabel_line65/nolabel_line36/r_Binary_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.855     1.982    nolabel_line65/nolabel_line36/clk_IBUF_BUFG
    SLICE_X60Y18         FDRE                                         r  nolabel_line65/nolabel_line36/r_Binary_reg[6]/C
                         clock pessimism             -0.512     1.470    
    SLICE_X60Y18         FDRE (Hold_fdre_C_D)         0.121     1.591    nolabel_line65/nolabel_line36/r_Binary_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 nolabel_line65/nolabel_line36/r_Loop_Count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line65/nolabel_line36/r_Loop_Count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.496%)  route 0.179ns (49.504%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.590     1.473    nolabel_line65/nolabel_line36/clk_IBUF_BUFG
    SLICE_X61Y13         FDRE                                         r  nolabel_line65/nolabel_line36/r_Loop_Count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y13         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  nolabel_line65/nolabel_line36/r_Loop_Count_reg[6]/Q
                         net (fo=4, routed)           0.179     1.794    nolabel_line65/nolabel_line36/r_Loop_Count_reg_n_0_[6]
    SLICE_X61Y13         LUT4 (Prop_lut4_I1_O)        0.042     1.836 r  nolabel_line65/nolabel_line36/r_Loop_Count[7]_i_2/O
                         net (fo=1, routed)           0.000     1.836    nolabel_line65/nolabel_line36/r_Loop_Count[7]
    SLICE_X61Y13         FDRE                                         r  nolabel_line65/nolabel_line36/r_Loop_Count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.859     1.986    nolabel_line65/nolabel_line36/clk_IBUF_BUFG
    SLICE_X61Y13         FDRE                                         r  nolabel_line65/nolabel_line36/r_Loop_Count_reg[7]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X61Y13         FDRE (Hold_fdre_C_D)         0.107     1.580    nolabel_line65/nolabel_line36/r_Loop_Count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 nolabel_line65/nolabel_line36/r_Loop_Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line65/nolabel_line36/r_Loop_Count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.212ns (52.270%)  route 0.194ns (47.730%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.590     1.473    nolabel_line65/nolabel_line36/clk_IBUF_BUFG
    SLICE_X60Y13         FDRE                                         r  nolabel_line65/nolabel_line36/r_Loop_Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y13         FDRE (Prop_fdre_C_Q)         0.164     1.637 r  nolabel_line65/nolabel_line36/r_Loop_Count_reg[0]/Q
                         net (fo=8, routed)           0.194     1.831    nolabel_line65/nolabel_line36/r_Loop_Count_reg_n_0_[0]
    SLICE_X60Y12         LUT5 (Prop_lut5_I2_O)        0.048     1.879 r  nolabel_line65/nolabel_line36/r_Loop_Count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.879    nolabel_line65/nolabel_line36/r_Loop_Count[3]
    SLICE_X60Y12         FDRE                                         r  nolabel_line65/nolabel_line36/r_Loop_Count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.860     1.987    nolabel_line65/nolabel_line36/clk_IBUF_BUFG
    SLICE_X60Y12         FDRE                                         r  nolabel_line65/nolabel_line36/r_Loop_Count_reg[3]/C
                         clock pessimism             -0.498     1.489    
    SLICE_X60Y12         FDRE (Hold_fdre_C_D)         0.131     1.620    nolabel_line65/nolabel_line36/r_Loop_Count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.582     1.465    nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/clk_IBUF_BUFG
    SLICE_X63Y24         FDRE                                         r  nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/counter_reg[12]/Q
                         net (fo=2, routed)           0.117     1.723    nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/counter[12]
    SLICE_X63Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.831 r  nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/counter0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.831    nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/counter0_carry__1_n_4
    SLICE_X63Y24         FDRE                                         r  nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.850     1.977    nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/clk_IBUF_BUFG
    SLICE_X63Y24         FDRE                                         r  nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/counter_reg[12]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X63Y24         FDRE (Hold_fdre_C_D)         0.105     1.570    nolabel_line65/nolabel_line37/nolabel_line22/nolabel_line34/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 nolabel_line65/nolabel_line36/r_Binary_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line65/nolabel_line36/r_Binary_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.247ns (62.148%)  route 0.150ns (37.852%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.587     1.470    nolabel_line65/nolabel_line36/clk_IBUF_BUFG
    SLICE_X60Y18         FDRE                                         r  nolabel_line65/nolabel_line36/r_Binary_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDRE (Prop_fdre_C_Q)         0.148     1.618 r  nolabel_line65/nolabel_line36/r_Binary_reg[9]/Q
                         net (fo=1, routed)           0.150     1.769    nolabel_line65/nolabel_line36/r_Binary_reg_n_0_[9]
    SLICE_X60Y17         LUT3 (Prop_lut3_I0_O)        0.099     1.868 r  nolabel_line65/nolabel_line36/r_Binary[10]_i_1/O
                         net (fo=1, routed)           0.000     1.868    nolabel_line65/nolabel_line36/r_Binary[10]_i_1_n_0
    SLICE_X60Y17         FDRE                                         r  nolabel_line65/nolabel_line36/r_Binary_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.856     1.983    nolabel_line65/nolabel_line36/clk_IBUF_BUFG
    SLICE_X60Y17         FDRE                                         r  nolabel_line65/nolabel_line36/r_Binary_reg[10]/C
                         clock pessimism             -0.498     1.485    
    SLICE_X60Y17         FDRE (Hold_fdre_C_D)         0.120     1.605    nolabel_line65/nolabel_line36/r_Binary_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y25   nolabel_line34/clk_1Hz_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y26   nolabel_line34/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y26   nolabel_line34/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y27   nolabel_line34/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y27   nolabel_line34/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y27   nolabel_line34/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y27   nolabel_line34/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y28   nolabel_line34/counter_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y28   nolabel_line34/counter_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y29   nolabel_line34/counter_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y29   nolabel_line34/counter_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y29   nolabel_line34/counter_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y29   nolabel_line34/counter_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y30   nolabel_line34/counter_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y30   nolabel_line34/counter_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y14   nolabel_line65/nolabel_line35/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y14   nolabel_line65/nolabel_line35/counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y15   nolabel_line65/nolabel_line35/counter_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y15   nolabel_line65/nolabel_line35/counter_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y25   nolabel_line34/clk_1Hz_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y25   nolabel_line34/clk_1Hz_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y26   nolabel_line34/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y26   nolabel_line34/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y27   nolabel_line34/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y27   nolabel_line34/counter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y27   nolabel_line34/counter_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y27   nolabel_line34/counter_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y24   nolabel_line34/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y24   nolabel_line34/counter_reg[1]/C



