INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_signedminmin_40.hw.xilinx_u280_xdma_201920_3/reports/link
	Log files: /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_signedminmin_40.hw.xilinx_u280_xdma_201920_3/logs/link
INFO: [v++ 60-1548] Creating build summary session with primary output /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/build_dir_3cores_signedminmin_40.hw.xilinx_u280_xdma_201920_3/krnl_vaddmul.link.xclbin.link_summary, at Mon Nov  4 08:41:28 2024
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Mon Nov  4 08:41:28 2024
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_signedminmin_40.hw.xilinx_u280_xdma_201920_3/reports/link/v++_link_krnl_vaddmul.link_guidance.html', at Mon Nov  4 08:41:30 2024
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u280_xdma_201920_3/xilinx_u280_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u280_xdma_201920_3/hw/xilinx_u280_xdma_201920_3.xsa'
INFO: [v++ 74-78] Compiler Version string: 2021.2
INFO: [v++ 60-1302] Platform 'xilinx_u280_xdma_201920_3.xpfm' has been explicitly enabled for this release.
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u280_xdma_201920_3
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [08:41:45] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_signedminmin_40.hw.xilinx_u280_xdma_201920_3/krnl_vaddmul.xo -keep --config /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_signedminmin_40.hw.xilinx_u280_xdma_201920_3/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u280_xdma_201920_3/xilinx_u280_xdma_201920_3.xpfm --target hw --output_dir /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_signedminmin_40.hw.xilinx_u280_xdma_201920_3/link/int --temp_dir /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_signedminmin_40.hw.xilinx_u280_xdma_201920_3/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_signedminmin_40.hw.xilinx_u280_xdma_201920_3/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Mon Nov  4 08:41:49 2024
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_signedminmin_40.hw.xilinx_u280_xdma_201920_3/krnl_vaddmul.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_signedminmin_40.hw.xilinx_u280_xdma_201920_3/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [08:42:00] build_xd_ip_db started: /tools/Xilinx/Vitis/2021.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_signedminmin_40.hw.xilinx_u280_xdma_201920_3/link/sys_link/xilinx_u280_xdma_201920_3.hpfm -clkid 0 -ip /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_signedminmin_40.hw.xilinx_u280_xdma_201920_3/link/sys_link/iprepo/xilinx_com_hls_krnl_vaddmul_1_0,krnl_vaddmul -o /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_signedminmin_40.hw.xilinx_u280_xdma_201920_3/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [08:42:08] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2167.246 ; gain = 0.000 ; free physical = 17935 ; free virtual = 490481
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_signedminmin_40.hw.xilinx_u280_xdma_201920_3/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [08:42:08] cfgen started: /tools/Xilinx/Vitis/2021.2/bin/cfgen  -nk krnl_vaddmul:3 -sp krnl_vaddmul_1.in1:HBM[0] -sp krnl_vaddmul_1.in2:HBM[1] -sp krnl_vaddmul_1.out_add:HBM[2] -sp krnl_vaddmul_1.out_mul:HBM[3] -sp krnl_vaddmul_2.in1:HBM[8] -sp krnl_vaddmul_2.in2:HBM[9] -sp krnl_vaddmul_2.out_add:HBM[10] -sp krnl_vaddmul_2.out_mul:HBM[11] -sp krnl_vaddmul_3.in1:HBM[28:31] -sp krnl_vaddmul_3.in2:HBM[28:31] -sp krnl_vaddmul_3.out_add:HBM[28:31] -sp krnl_vaddmul_3.out_mul:HBM[28:31] -dmclkid 0 -r /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_signedminmin_40.hw.xilinx_u280_xdma_201920_3/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_signedminmin_40.hw.xilinx_u280_xdma_201920_3/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul, num: 3  {krnl_vaddmul_1 krnl_vaddmul_2 krnl_vaddmul_3}
INFO: [CFGEN 83-0] Port Specs: 
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul_1, k_port: in1, sptag: HBM[0]
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul_1, k_port: in2, sptag: HBM[1]
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul_1, k_port: out_add, sptag: HBM[2]
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul_1, k_port: out_mul, sptag: HBM[3]
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul_2, k_port: in1, sptag: HBM[8]
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul_2, k_port: in2, sptag: HBM[9]
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul_2, k_port: out_add, sptag: HBM[10]
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul_2, k_port: out_mul, sptag: HBM[11]
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul_3, k_port: in1, sptag: HBM[28:31]
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul_3, k_port: in2, sptag: HBM[28:31]
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul_3, k_port: out_add, sptag: HBM[28:31]
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul_3, k_port: out_mul, sptag: HBM[28:31]
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_vaddmul_1.in1 to HBM[0] for directive krnl_vaddmul_1.in1:HBM[0]
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_vaddmul_1.in2 to HBM[1] for directive krnl_vaddmul_1.in2:HBM[1]
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_vaddmul_1.out_add to HBM[2] for directive krnl_vaddmul_1.out_add:HBM[2]
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_vaddmul_1.out_mul to HBM[3] for directive krnl_vaddmul_1.out_mul:HBM[3]
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_vaddmul_2.in1 to HBM[8] for directive krnl_vaddmul_2.in1:HBM[8]
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_vaddmul_2.in2 to HBM[9] for directive krnl_vaddmul_2.in2:HBM[9]
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_vaddmul_2.out_add to HBM[10] for directive krnl_vaddmul_2.out_add:HBM[10]
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_vaddmul_2.out_mul to HBM[11] for directive krnl_vaddmul_2.out_mul:HBM[11]
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_vaddmul_3.in1 to HBM[28:31] for directive krnl_vaddmul_3.in1:HBM[28:31]
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_vaddmul_3.in2 to HBM[28:31] for directive krnl_vaddmul_3.in2:HBM[28:31]
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_vaddmul_3.out_add to HBM[28:31] for directive krnl_vaddmul_3.out_add:HBM[28:31]
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_vaddmul_3.out_mul to HBM[28:31] for directive krnl_vaddmul_3.out_mul:HBM[28:31]
INFO: [SYSTEM_LINK 82-37] [08:42:16] cfgen finished successfully
Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2167.246 ; gain = 0.000 ; free physical = 17932 ; free virtual = 490478
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [08:42:16] cf2bd started: /tools/Xilinx/Vitis/2021.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_signedminmin_40.hw.xilinx_u280_xdma_201920_3/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_signedminmin_40.hw.xilinx_u280_xdma_201920_3/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_signedminmin_40.hw.xilinx_u280_xdma_201920_3/link/sys_link/_sysl/.xsd --temp_dir /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_signedminmin_40.hw.xilinx_u280_xdma_201920_3/link/sys_link --output_dir /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_signedminmin_40.hw.xilinx_u280_xdma_201920_3/link/int --target_bd pfm_dynamic.bd
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_signedminmin_40.hw.xilinx_u280_xdma_201920_3/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_signedminmin_40.hw.xilinx_u280_xdma_201920_3/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd pfm_dynamic.bd -dn dr -dp /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_signedminmin_40.hw.xilinx_u280_xdma_201920_3/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [08:42:21] cf2bd finished successfully
Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2167.246 ; gain = 0.000 ; free physical = 17933 ; free virtual = 490485
INFO: [v++ 60-1441] [08:42:21] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:19 ; elapsed = 00:00:35 . Memory (MB): peak = 2062.191 ; gain = 0.000 ; free physical = 17975 ; free virtual = 490527
INFO: [v++ 60-1443] [08:42:21] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_signedminmin_40.hw.xilinx_u280_xdma_201920_3/link/int/sdsl.dat -rtd /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_signedminmin_40.hw.xilinx_u280_xdma_201920_3/link/int/cf2sw.rtd -nofilter /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_signedminmin_40.hw.xilinx_u280_xdma_201920_3/link/int/cf2sw_full.rtd -xclbin /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_signedminmin_40.hw.xilinx_u280_xdma_201920_3/link/int/xclbin_orig.xml -o /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_signedminmin_40.hw.xilinx_u280_xdma_201920_3/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_signedminmin_40.hw.xilinx_u280_xdma_201920_3/link/run_link
INFO: [v++ 60-1441] [08:42:27] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2062.191 ; gain = 0.000 ; free physical = 17977 ; free virtual = 490529
INFO: [v++ 60-1443] [08:42:27] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_signedminmin_40.hw.xilinx_u280_xdma_201920_3/link/run_link
INFO: [v++ 60-1441] [08:42:28] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2062.191 ; gain = 0.000 ; free physical = 17920 ; free virtual = 490472
INFO: [v++ 60-1443] [08:42:28] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f xilinx_u280_xdma_201920_3 --remote_ip_cache /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/.ipcache -s --output_dir /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_signedminmin_40.hw.xilinx_u280_xdma_201920_3/link/int --log_dir /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_signedminmin_40.hw.xilinx_u280_xdma_201920_3/logs/link --report_dir /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_signedminmin_40.hw.xilinx_u280_xdma_201920_3/reports/link --config /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_signedminmin_40.hw.xilinx_u280_xdma_201920_3/link/int/vplConfig.ini -k /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_signedminmin_40.hw.xilinx_u280_xdma_201920_3/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_signedminmin_40.hw.xilinx_u280_xdma_201920_3/link --no-info --iprepo /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_signedminmin_40.hw.xilinx_u280_xdma_201920_3/link/int/xo/ip_repo/xilinx_com_hls_krnl_vaddmul_1_0 --messageDb /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_signedminmin_40.hw.xilinx_u280_xdma_201920_3/link/run_link/vpl.pb /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_signedminmin_40.hw.xilinx_u280_xdma_201920_3/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_signedminmin_40.hw.xilinx_u280_xdma_201920_3/link/run_link

****** vpl v2021.2 (64-bit)
  **** SW Build 3363252 on 2021-10-14-04:41:01
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_signedminmin_40.hw.xilinx_u280_xdma_201920_3/link/int/kernel_info.dat'.
INFO: [VPL 74-78] Compiler Version string: 2021.2
INFO: [VPL 60-423]   Target device: xilinx_u280_xdma_201920_3
INFO: [VPL 60-1032] Extracting hardware platform to /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_signedminmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/.local/hw_platform
[08:52:01] Run vpl: Step create_project: Started
Creating Vivado project.
[08:52:18] Run vpl: Step create_project: Completed
[08:52:18] Run vpl: Step create_bd: Started
[08:53:37] Run vpl: Step create_bd: RUNNING...
[08:54:55] Run vpl: Step create_bd: RUNNING...
[08:56:12] Run vpl: Step create_bd: RUNNING...
[08:57:31] Run vpl: Step create_bd: RUNNING...
[08:58:48] Run vpl: Step create_bd: RUNNING...
[09:00:07] Run vpl: Step create_bd: RUNNING...
[09:01:24] Run vpl: Step create_bd: RUNNING...
[09:02:43] Run vpl: Step create_bd: RUNNING...
[09:03:33] Run vpl: Step create_bd: Completed
[09:03:33] Run vpl: Step update_bd: Started
[09:03:37] Run vpl: Step update_bd: Completed
[09:03:37] Run vpl: Step generate_target: Started
[09:04:54] Run vpl: Step generate_target: RUNNING...
[09:06:12] Run vpl: Step generate_target: RUNNING...
[09:07:29] Run vpl: Step generate_target: RUNNING...
[09:08:48] Run vpl: Step generate_target: RUNNING...
[09:09:09] Run vpl: Step generate_target: Completed
[09:09:09] Run vpl: Step config_hw_runs: Started
[09:09:23] Run vpl: Step config_hw_runs: Completed
[09:09:23] Run vpl: Step synth: Started
[09:09:56] Block-level synthesis in progress, 0 of 3 jobs complete, 1 job running.
[09:10:27] Block-level synthesis in progress, 0 of 3 jobs complete, 1 job running.
[09:10:58] Block-level synthesis in progress, 0 of 3 jobs complete, 1 job running.
[09:11:30] Block-level synthesis in progress, 0 of 3 jobs complete, 1 job running.
[09:12:01] Block-level synthesis in progress, 0 of 3 jobs complete, 1 job running.
[09:12:32] Block-level synthesis in progress, 0 of 3 jobs complete, 1 job running.
[09:13:03] Block-level synthesis in progress, 0 of 3 jobs complete, 1 job running.
[09:13:34] Block-level synthesis in progress, 0 of 3 jobs complete, 1 job running.
[09:14:05] Block-level synthesis in progress, 0 of 3 jobs complete, 1 job running.
[09:14:36] Block-level synthesis in progress, 0 of 3 jobs complete, 1 job running.
[09:15:07] Block-level synthesis in progress, 0 of 3 jobs complete, 1 job running.
[09:15:39] Block-level synthesis in progress, 0 of 3 jobs complete, 1 job running.
[09:16:10] Block-level synthesis in progress, 1 of 3 jobs complete, 0 jobs running.
[09:16:44] Block-level synthesis in progress, 1 of 3 jobs complete, 2 jobs running.
[09:17:15] Top-level synthesis in progress.
[09:17:46] Top-level synthesis in progress.
[09:18:17] Top-level synthesis in progress.
[09:18:49] Top-level synthesis in progress.
[09:19:02] Run vpl: Step synth: Completed
[09:19:02] Run vpl: Step impl: Started
[09:29:35] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 00h 47m 04s 

[09:29:35] Starting logic optimization..
[09:31:41] Phase 1 Retarget
[09:31:41] Phase 2 Constant propagation
[09:32:13] Phase 3 Sweep
[09:33:46] Phase 4 BUFG optimization
[09:33:46] Phase 5 Shift Register Optimization
[09:33:46] Phase 6 Post Processing Netlist
[09:36:23] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 06m 47s 

[09:36:23] Starting logic placement..
[09:37:25] Phase 1 Placer Initialization
[09:37:25] Phase 1.1 Placer Initialization Netlist Sorting
[09:42:06] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[09:43:08] Phase 1.3 Build Placer Netlist Model
[09:45:45] Phase 1.4 Constrain Clocks/Macros
[09:46:17] Phase 2 Global Placement
[09:46:17] Phase 2.1 Floorplanning
[09:47:19] Phase 2.1.1 Partition Driven Placement
[09:47:19] Phase 2.1.1.1 PBP: Partition Driven Placement
[09:48:54] Phase 2.1.1.2 PBP: Clock Region Placement
[09:49:57] Phase 2.1.1.3 PBP: Compute Congestion
[09:50:28] Phase 2.1.1.4 PBP: UpdateTiming
[09:51:00] Phase 2.1.1.5 PBP: Add part constraints
[09:51:31] Phase 2.2 Physical Synthesis After Floorplan
[09:52:34] Phase 2.3 Update Timing before SLR Path Opt
[09:52:34] Phase 2.4 Post-Processing in Floorplanning
[09:52:34] Phase 2.5 Global Placement Core
[10:06:44] Phase 2.5.1 Physical Synthesis In Placer
[10:12:28] Phase 3 Detail Placement
[10:12:28] Phase 3.1 Commit Multi Column Macros
[10:12:28] Phase 3.2 Commit Most Macros & LUTRAMs
[10:15:06] Phase 3.3 Small Shape DP
[10:15:06] Phase 3.3.1 Small Shape Clustering
[10:15:06] Phase 3.3.2 Flow Legalize Slice Clusters
[10:15:06] Phase 3.3.3 Slice Area Swap
[10:18:14] Phase 3.4 Place Remaining
[10:18:14] Phase 3.5 Re-assign LUT pins
[10:18:45] Phase 3.6 Pipeline Register Optimization
[10:18:45] Phase 3.7 Fast Optimization
[10:21:24] Phase 4 Post Placement Optimization and Clean-Up
[10:21:24] Phase 4.1 Post Commit Optimization
[10:24:01] Phase 4.1.1 Post Placement Optimization
[10:24:01] Phase 4.1.1.1 BUFG Insertion
[10:24:01] Phase 1 Physical Synthesis Initialization
[10:25:36] Phase 4.1.1.2 BUFG Replication
[10:25:36] Phase 4.1.1.3 Post Placement Timing Optimization
[10:31:52] Phase 4.1.1.4 Replication
[10:33:26] Phase 4.2 Post Placement Cleanup
[10:33:26] Phase 4.3 Placer Reporting
[10:33:26] Phase 4.3.1 Print Estimated Congestion
[10:33:58] Phase 4.4 Final Placement Cleanup
[10:38:41] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 01h 02m 17s 

[10:38:41] Starting logic routing..
[10:40:15] Phase 1 Build RT Design
[10:43:57] Phase 2 Router Initialization
[10:43:57] Phase 2.1 Fix Topology Constraints
[10:44:28] Phase 2.2 Pre Route Cleanup
[10:44:28] Phase 2.3 Global Clock Net Routing
[10:45:00] Phase 2.4 Update Timing
[10:49:44] Phase 2.5 Update Timing for Bus Skew
[10:49:44] Phase 2.5.1 Update Timing
[10:51:50] Phase 3 Initial Routing
[10:51:50] Phase 3.1 Global Routing
[10:54:27] Phase 4 Rip-up And Reroute
[10:54:27] Phase 4.1 Global Iteration 0
[11:18:05] Phase 4.2 Global Iteration 1
[11:21:13] Phase 4.3 Global Iteration 2
[11:23:51] Phase 4.4 Global Iteration 3
[11:26:59] Phase 4.5 Global Iteration 4
[11:29:37] Phase 5 Delay and Skew Optimization
[11:29:37] Phase 5.1 Delay CleanUp
[11:29:37] Phase 5.1.1 Update Timing
[11:31:43] Phase 5.1.2 Update Timing
[11:32:46] Phase 5.2 Clock Skew Optimization
[11:33:17] Phase 6 Post Hold Fix
[11:33:17] Phase 6.1 Hold Fix Iter
[11:33:17] Phase 6.1.1 Update Timing
[11:35:23] Phase 6.1.2 Lut RouteThru Assignment for hold
[11:35:23] Phase 6.2 Additional Hold Fix
[11:38:31] Phase 7 Leaf Clock Prog Delay Opt
[11:44:18] Phase 7.1 Delay CleanUp
[11:44:18] Phase 7.1.1 Update Timing
[11:45:53] Phase 7.1.2 Update Timing
[11:46:55] Phase 7.2 Hold Fix Iter
[11:46:55] Phase 7.2.1 Update Timing
[11:49:01] Phase 7.2.2 Lut RouteThru Assignment for hold
[11:49:01] Phase 7.3 Additional Hold Fix
[11:53:13] Phase 7.4 Global Iteration for Hold
[11:53:13] Phase 7.4.1 Update Timing
[11:56:23] Phase 8 Route finalize
[11:56:54] Phase 9 Verifying routed nets
[11:57:25] Phase 10 Depositing Routes
[11:57:57] Phase 11 Resolve XTalk
[11:58:28] Phase 12 Post Router Timing
[12:00:35] Phase 13 Physical Synthesis in Router
[12:00:35] Phase 13.1 Physical Synthesis Initialization
[12:02:42] Phase 13.2 Critical Path Optimization
[12:04:17] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 01h 25m 36s 

[12:04:17] Starting bitstream generation..
[12:19:28] Creating bitmap...
[12:29:29] Writing bitstream ./pfm_top_i_dynamic_region_my_rm_partial.bit...
[12:29:29] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 00h 25m 12s 
[12:29:29] Run vpl: Step impl: Completed
[12:29:33] Run vpl: FINISHED. Run Status: impl Complete!
INFO: [v++ 60-1441] [12:29:37] Run run_link: Step vpl: Completed
Time (s): cpu = 00:01:50 ; elapsed = 03:47:08 . Memory (MB): peak = 2062.191 ; gain = 0.000 ; free physical = 18994 ; free virtual = 489068
INFO: [v++ 60-1443] [12:29:37] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_signedminmin_40.hw.xilinx_u280_xdma_201920_3/link/run_link
INFO: [v++ 60-991] clock name 'clkwiz_kernel_clk_out1' (clock ID '0') is being mapped to clock name 'DATA_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'clkwiz_kernel2_clk_out1' (clock ID '1') is being mapped to clock name 'KERNEL_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'clk_out1_pfm_top_clkwiz_hbm_aclk_0' (clock ID '') is being mapped to clock name 'clk_out1_pfm_top_clkwiz_hbm_aclk_0' in the xclbin
INFO: [v++ 60-1230] The compiler selected the following frequencies for the runtime controllable kernel clock(s) and scalable system clock(s): System (SYSTEM) clock: clk_out1_pfm_top_clkwiz_hbm_aclk_0 = 450, Kernel (DATA) clock: clkwiz_kernel_clk_out1 = 294, Kernel (KERNEL) clock: clkwiz_kernel2_clk_out1 = 500
INFO: [v++ 60-1453] Command Line: cf2sw -a /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_signedminmin_40.hw.xilinx_u280_xdma_201920_3/link/int/address_map.xml -sdsl /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_signedminmin_40.hw.xilinx_u280_xdma_201920_3/link/int/sdsl.dat -xclbin /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_signedminmin_40.hw.xilinx_u280_xdma_201920_3/link/int/xclbin_orig.xml -rtd /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_signedminmin_40.hw.xilinx_u280_xdma_201920_3/link/int/krnl_vaddmul.link.rtd -o /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_signedminmin_40.hw.xilinx_u280_xdma_201920_3/link/int/krnl_vaddmul.link.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
INFO: [v++ 60-1441] [12:29:44] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2062.191 ; gain = 0.000 ; free physical = 18985 ; free virtual = 489059
INFO: [v++ 60-1443] [12:29:44] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section DEBUG_IP_LAYOUT:JSON:/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_signedminmin_40.hw.xilinx_u280_xdma_201920_3/link/int/debug_ip_layout.rtd --add-section BITSTREAM:RAW:/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_signedminmin_40.hw.xilinx_u280_xdma_201920_3/link/int/partial.bit --force --target hw --key-value SYS:dfx_enable:true --add-section :JSON:/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_signedminmin_40.hw.xilinx_u280_xdma_201920_3/link/int/krnl_vaddmul.link.rtd --append-section :JSON:/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_signedminmin_40.hw.xilinx_u280_xdma_201920_3/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_signedminmin_40.hw.xilinx_u280_xdma_201920_3/link/int/krnl_vaddmul.link_xml.rtd --add-section BUILD_METADATA:JSON:/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_signedminmin_40.hw.xilinx_u280_xdma_201920_3/link/int/krnl_vaddmul.link_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_signedminmin_40.hw.xilinx_u280_xdma_201920_3/link/int/krnl_vaddmul.link.xml --add-section SYSTEM_METADATA:RAW:/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_signedminmin_40.hw.xilinx_u280_xdma_201920_3/link/int/systemDiagramModelSlrBaseAddress.json --output /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/./build_dir_3cores_signedminmin_40.hw.xilinx_u280_xdma_201920_3/krnl_vaddmul.link.xclbin
INFO: [v++ 60-1454] Run Directory: /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_signedminmin_40.hw.xilinx_u280_xdma_201920_3/link/run_link
XRT Build Version: 2.14.354 (2022.2)
       Build Date: 2022-10-08 09:49:58
          Hash ID: 43926231f7183688add2dccfd391b36a1f000bea
Creating a default 'in-memory' xclbin image.

Section: 'DEBUG_IP_LAYOUT'(9) was successfully added.
Size   : 296 bytes
Format : JSON
File   : '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_signedminmin_40.hw.xilinx_u280_xdma_201920_3/link/int/debug_ip_layout.rtd'

Section: 'BITSTREAM'(0) was successfully added.
Size   : 51814551 bytes
Format : RAW
File   : '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_signedminmin_40.hw.xilinx_u280_xdma_201920_3/link/int/partial.bit'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was successfully added.
Size   : 410 bytes
Format : JSON
File   : '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_signedminmin_40.hw.xilinx_u280_xdma_201920_3/link/int/krnl_vaddmul.link_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 4295 bytes
Format : JSON
File   : '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_signedminmin_40.hw.xilinx_u280_xdma_201920_3/link/int/krnl_vaddmul.link_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 7584 bytes
Format : RAW
File   : '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_signedminmin_40.hw.xilinx_u280_xdma_201920_3/link/int/krnl_vaddmul.link.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 25938 bytes
Format : RAW
File   : '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_signedminmin_40.hw.xilinx_u280_xdma_201920_3/link/int/systemDiagramModelSlrBaseAddress.json'

Section: 'IP_LAYOUT'(8) was successfully appended to.
Format : JSON
File   : 'ip_layout'
Successfully wrote (51884317 bytes) to the output file: /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/./build_dir_3cores_signedminmin_40.hw.xilinx_u280_xdma_201920_3/krnl_vaddmul.link.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [12:29:46] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:02 . Memory (MB): peak = 2062.191 ; gain = 0.000 ; free physical = 18930 ; free virtual = 489054
INFO: [v++ 60-1443] [12:29:46] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/./build_dir_3cores_signedminmin_40.hw.xilinx_u280_xdma_201920_3/krnl_vaddmul.link.xclbin.info --input /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/./build_dir_3cores_signedminmin_40.hw.xilinx_u280_xdma_201920_3/krnl_vaddmul.link.xclbin
INFO: [v++ 60-1454] Run Directory: /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_signedminmin_40.hw.xilinx_u280_xdma_201920_3/link/run_link
INFO: [v++ 60-1441] [12:29:47] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:01 . Memory (MB): peak = 2062.191 ; gain = 0.000 ; free physical = 18928 ; free virtual = 489052
INFO: [v++ 60-1443] [12:29:47] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_signedminmin_40.hw.xilinx_u280_xdma_201920_3/link/run_link
INFO: [v++ 60-1441] [12:29:47] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2062.191 ; gain = 0.000 ; free physical = 18928 ; free virtual = 489052
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_signedminmin_40.hw.xilinx_u280_xdma_201920_3/reports/link/system_estimate_krnl_vaddmul.link.xtxt
INFO: [v++ 60-586] Created /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/build_dir_3cores_signedminmin_40.hw.xilinx_u280_xdma_201920_3/krnl_vaddmul.link.ltx
INFO: [v++ 60-586] Created ./build_dir_3cores_signedminmin_40.hw.xilinx_u280_xdma_201920_3/krnl_vaddmul.link.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_signedminmin_40.hw.xilinx_u280_xdma_201920_3/reports/link/v++_link_krnl_vaddmul.link_guidance.html
	Timing Report: /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_signedminmin_40.hw.xilinx_u280_xdma_201920_3/reports/link/imp/impl_1_xilinx_u280_xdma_201920_3_bb_locked_timing_summary_routed.rpt
	Vivado Log: /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_signedminmin_40.hw.xilinx_u280_xdma_201920_3/logs/link/vivado.log
	Steps Log File: /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_signedminmin_40.hw.xilinx_u280_xdma_201920_3/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/build_dir_3cores_signedminmin_40.hw.xilinx_u280_xdma_201920_3/krnl_vaddmul.link.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 3h 48m 31s
