#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_0000020e3304bc20 .scope module, "tb_mips" "tb_mips" 2 1;
 .timescale 0 0;
v0000020e330b1dd0_0 .var "clk", 0 0;
v0000020e330b16f0_0 .var/i "i", 31 0;
v0000020e330b18d0_0 .var "res", 0 0;
S_0000020e33047280 .scope module, "mips_DUT" "mips" 2 7, 3 1 0, S_0000020e3304bc20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
v0000020e330b0250_0 .net "ALUOp", 1 0, v0000020e33039e50_0;  1 drivers
v0000020e330b1f10_0 .net "ALUSrc", 0 0, v0000020e33039f90_0;  1 drivers
v0000020e330b0890_0 .net "Branch", 0 0, v0000020e3303a210_0;  1 drivers
v0000020e330b0430_0 .net "Jal", 0 0, v0000020e330394f0_0;  1 drivers
v0000020e330b0930_0 .net "Jr", 0 0, v0000020e33038e10_0;  1 drivers
v0000020e330b1b50_0 .net "Jump", 0 0, v0000020e330399f0_0;  1 drivers
v0000020e330b09d0_0 .net "MemRead", 0 0, v0000020e33038eb0_0;  1 drivers
v0000020e330b0a70_0 .net "MemToReg", 0 0, v0000020e33039a90_0;  1 drivers
v0000020e330b0d90_0 .net "MemWrite", 0 0, v0000020e33038f50_0;  1 drivers
v0000020e330b01b0_0 .net "OpCode", 5 0, L_0000020e330b0c50;  1 drivers
v0000020e330b04d0_0 .net "RegDst", 0 0, v0000020e33039bd0_0;  1 drivers
v0000020e330b1330_0 .net "RegWrite", 0 0, v0000020e33038910_0;  1 drivers
v0000020e330b1ab0_0 .net "clk", 0 0, v0000020e330b1dd0_0;  1 drivers
v0000020e330b11f0_0 .net "funct", 5 0, L_0000020e330b15b0;  1 drivers
v0000020e330b0b10_0 .net "reset", 0 0, v0000020e330b18d0_0;  1 drivers
S_0000020e3301ba30 .scope module, "Control" "control" 3 25, 4 1 0, S_0000020e33047280;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /OUTPUT 1 "RegDst";
    .port_info 3 /OUTPUT 1 "ALUSrc";
    .port_info 4 /OUTPUT 1 "MemtoReg";
    .port_info 5 /OUTPUT 1 "RegWrite";
    .port_info 6 /OUTPUT 1 "MemRead";
    .port_info 7 /OUTPUT 1 "MemWrite";
    .port_info 8 /OUTPUT 1 "Branch";
    .port_info 9 /OUTPUT 2 "AluOP";
    .port_info 10 /OUTPUT 1 "Jump";
    .port_info 11 /OUTPUT 1 "Jal";
    .port_info 12 /OUTPUT 1 "Jr";
v0000020e33039f90_0 .var "ALUSrc", 0 0;
v0000020e33039e50_0 .var "AluOP", 1 0;
v0000020e3303a210_0 .var "Branch", 0 0;
v0000020e330394f0_0 .var "Jal", 0 0;
v0000020e33038e10_0 .var "Jr", 0 0;
v0000020e330399f0_0 .var "Jump", 0 0;
v0000020e33038eb0_0 .var "MemRead", 0 0;
v0000020e33038f50_0 .var "MemWrite", 0 0;
v0000020e33039a90_0 .var "MemtoReg", 0 0;
v0000020e33039bd0_0 .var "RegDst", 0 0;
v0000020e33038910_0 .var "RegWrite", 0 0;
v0000020e330385f0_0 .net "funct", 5 0, L_0000020e330b15b0;  alias, 1 drivers
v0000020e3303a030_0 .net "opcode", 5 0, L_0000020e330b0c50;  alias, 1 drivers
E_0000020e33042310 .event anyedge, v0000020e3303a030_0;
S_0000020e3301bbc0 .scope module, "Datapath" "datapath" 3 23, 5 1 0, S_0000020e33047280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "RegDst";
    .port_info 3 /INPUT 1 "AluSrc";
    .port_info 4 /INPUT 1 "MemtoReg";
    .port_info 5 /INPUT 1 "RegWrite";
    .port_info 6 /INPUT 1 "MemRead";
    .port_info 7 /INPUT 1 "MemWrite";
    .port_info 8 /INPUT 1 "Branch";
    .port_info 9 /INPUT 2 "ALUOp";
    .port_info 10 /OUTPUT 6 "OpCode";
    .port_info 11 /OUTPUT 6 "funct";
    .port_info 12 /INPUT 1 "Jump";
    .port_info 13 /INPUT 1 "Jal";
    .port_info 14 /INPUT 1 "Jr";
v0000020e330af6e0_0 .net "ALUCtrl", 3 0, v0000020e330389b0_0;  1 drivers
v0000020e330ae1a0_0 .net "ALUOp", 1 0, v0000020e33039e50_0;  alias, 1 drivers
v0000020e330aee20_0 .net "ALUout", 31 0, v0000020e33039d10_0;  1 drivers
v0000020e330ae240_0 .net "AluSrc", 0 0, v0000020e33039f90_0;  alias, 1 drivers
v0000020e330afbe0_0 .net "Branch", 0 0, v0000020e3303a210_0;  alias, 1 drivers
v0000020e330aed80_0 .net "Instruction", 31 0, L_0000020e33041c20;  1 drivers
v0000020e330af960_0 .net "Jal", 0 0, v0000020e330394f0_0;  alias, 1 drivers
v0000020e330afdc0_0 .net "Jr", 0 0, v0000020e33038e10_0;  alias, 1 drivers
v0000020e330afc80_0 .net "Jump", 0 0, v0000020e330399f0_0;  alias, 1 drivers
v0000020e330aece0_0 .net "MemRead", 0 0, v0000020e33038eb0_0;  alias, 1 drivers
v0000020e330ae880_0 .net "MemWrite", 0 0, v0000020e33038f50_0;  alias, 1 drivers
v0000020e330ae2e0_0 .net "MemtoReg", 0 0, v0000020e33039a90_0;  alias, 1 drivers
v0000020e330afe60_0 .net "OpCode", 5 0, L_0000020e330b0c50;  alias, 1 drivers
v0000020e330aeb00_0 .net "PC_adr", 31 0, v0000020e330393b0_0;  1 drivers
v0000020e330af000_0 .net "PCsel", 0 0, L_0000020e33041750;  1 drivers
v0000020e330ae380_0 .net "ReadData", 31 0, L_0000020e33041440;  1 drivers
v0000020e330afa00_0 .net "ReadRegister1", 31 0, L_0000020e330b0110;  1 drivers
v0000020e330af0a0_0 .net "ReadRegister2", 31 0, L_0000020e330b0f70;  1 drivers
v0000020e330afaa0_0 .net "RegDst", 0 0, v0000020e33039bd0_0;  alias, 1 drivers
v0000020e330ae920_0 .net "RegWrite", 0 0, v0000020e33038910_0;  alias, 1 drivers
v0000020e330af1e0_0 .net "Zero", 0 0, L_0000020e330b1830;  1 drivers
L_0000020e330b4880 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000020e330afb40_0 .net/2u *"_ivl_24", 31 0, L_0000020e330b4880;  1 drivers
v0000020e330aeec0_0 .net "clk", 0 0, v0000020e330b1dd0_0;  alias, 1 drivers
v0000020e330ae9c0_0 .net "funct", 5 0, L_0000020e330b15b0;  alias, 1 drivers
v0000020e330aff00_0 .net "jSignExtend", 31 0, L_0000020e330b1a10;  1 drivers
v0000020e330ae420_0 .net "muxJrOut", 31 0, L_0000020e3310df50;  1 drivers
v0000020e330aef60_0 .net "muxPcSel", 0 0, L_0000020e3310d0f0;  1 drivers
v0000020e330ae560_0 .net "muxRData", 31 0, L_0000020e3310cb50;  1 drivers
v0000020e330ae600_0 .net "muxRDest", 4 0, L_0000020e3310d190;  1 drivers
v0000020e330ae6a0_0 .net "muxSignExtend", 31 0, L_0000020e3310c970;  1 drivers
v0000020e330aea60_0 .net "muxalu_out", 31 0, L_0000020e3310cfb0;  1 drivers
v0000020e330b1510_0 .net "muxdata_out", 31 0, L_0000020e3310c1f0;  1 drivers
v0000020e330b10b0_0 .net "muxinstr_out", 4 0, L_0000020e3310d550;  1 drivers
v0000020e330b07f0_0 .net "reset", 0 0, v0000020e330b18d0_0;  alias, 1 drivers
v0000020e330b1e70_0 .net "signExtend", 31 0, L_0000020e330b0570;  1 drivers
E_0000020e33042b10 .event anyedge, v0000020e330393b0_0;
L_0000020e330b0c50 .part L_0000020e33041c20, 26, 6;
L_0000020e330b15b0 .part L_0000020e33041c20, 0, 6;
L_0000020e330b1d30 .part v0000020e330393b0_0, 0, 8;
L_0000020e330b1470 .part v0000020e33039d10_0, 0, 8;
L_0000020e330b1790 .part L_0000020e33041c20, 21, 5;
L_0000020e330b1010 .part L_0000020e33041c20, 16, 5;
L_0000020e330b1c90 .part L_0000020e33041c20, 0, 16;
L_0000020e3310c6f0 .part L_0000020e33041c20, 0, 26;
L_0000020e3310dd70 .part L_0000020e33041c20, 16, 5;
L_0000020e3310deb0 .part L_0000020e33041c20, 11, 5;
L_0000020e3310d9b0 .arith/sum 32, v0000020e330393b0_0, L_0000020e330b4880;
S_0000020e33013d20 .scope module, "Alu" "alu" 5 45, 6 1 0, S_0000020e3301bbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "opA";
    .port_info 1 /INPUT 32 "opB";
    .port_info 2 /INPUT 4 "ALUop";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
v0000020e33039270_0 .net "ALUop", 3 0, v0000020e330389b0_0;  alias, 1 drivers
L_0000020e330b43b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020e33039590_0 .net/2u *"_ivl_0", 31 0, L_0000020e330b43b8;  1 drivers
v0000020e33038690_0 .net "opA", 31 0, L_0000020e330b0110;  alias, 1 drivers
v0000020e33039c70_0 .net "opB", 31 0, L_0000020e3310cfb0;  alias, 1 drivers
v0000020e33039d10_0 .var "result", 31 0;
v0000020e3303a0d0_0 .net "zero", 0 0, L_0000020e330b1830;  alias, 1 drivers
E_0000020e33042350 .event anyedge, v0000020e33039c70_0, v0000020e33038690_0, v0000020e33039270_0;
L_0000020e330b1830 .cmp/eq 32, v0000020e33039d10_0, L_0000020e330b43b8;
S_0000020e33013eb0 .scope module, "AluControl" "alucontrol" 5 44, 7 1 0, S_0000020e3301bbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "AluOp";
    .port_info 1 /INPUT 6 "FnField";
    .port_info 2 /OUTPUT 4 "AluCtrl";
v0000020e330389b0_0 .var "AluCtrl", 3 0;
v0000020e33038ff0_0 .net "AluOp", 1 0, v0000020e33039e50_0;  alias, 1 drivers
v0000020e33039310_0 .net "FnField", 5 0, L_0000020e330b15b0;  alias, 1 drivers
E_0000020e33042390 .event anyedge, v0000020e330385f0_0, v0000020e33039e50_0;
S_0000020e3300e2f0 .scope module, "PC" "pclogic" 5 63, 8 1 0, S_0000020e3301bbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "ain";
    .port_info 3 /OUTPUT 32 "aout";
    .port_info 4 /INPUT 1 "pcsel";
    .port_info 5 /INPUT 1 "jmp";
v0000020e3303a170_0 .net "ain", 31 0, L_0000020e3310df50;  alias, 1 drivers
v0000020e330393b0_0 .var "aout", 31 0;
v0000020e3302e760_0 .net "clk", 0 0, v0000020e330b1dd0_0;  alias, 1 drivers
v0000020e330adb30_0 .net "jmp", 0 0, v0000020e330399f0_0;  alias, 1 drivers
v0000020e330adbd0_0 .net "pcsel", 0 0, L_0000020e33041750;  alias, 1 drivers
v0000020e330adc70_0 .net "reset", 0 0, v0000020e330b18d0_0;  alias, 1 drivers
E_0000020e330433d0 .event posedge, v0000020e3302e760_0;
S_0000020e3300e480 .scope module, "Signextend" "signextend" 5 48, 9 1 0, S_0000020e3301bbc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 16 "in";
v0000020e330ad4f0_0 .net *"_ivl_1", 0 0, L_0000020e330b0390;  1 drivers
v0000020e330acaf0_0 .net *"_ivl_2", 15 0, L_0000020e330b06b0;  1 drivers
v0000020e330ad770_0 .net "in", 15 0, L_0000020e330b1c90;  1 drivers
v0000020e330ad590_0 .net "out", 31 0, L_0000020e330b0570;  alias, 1 drivers
L_0000020e330b0390 .part L_0000020e330b1c90, 15, 1;
LS_0000020e330b06b0_0_0 .concat [ 1 1 1 1], L_0000020e330b0390, L_0000020e330b0390, L_0000020e330b0390, L_0000020e330b0390;
LS_0000020e330b06b0_0_4 .concat [ 1 1 1 1], L_0000020e330b0390, L_0000020e330b0390, L_0000020e330b0390, L_0000020e330b0390;
LS_0000020e330b06b0_0_8 .concat [ 1 1 1 1], L_0000020e330b0390, L_0000020e330b0390, L_0000020e330b0390, L_0000020e330b0390;
LS_0000020e330b06b0_0_12 .concat [ 1 1 1 1], L_0000020e330b0390, L_0000020e330b0390, L_0000020e330b0390, L_0000020e330b0390;
L_0000020e330b06b0 .concat [ 4 4 4 4], LS_0000020e330b06b0_0_0, LS_0000020e330b06b0_0_4, LS_0000020e330b06b0_0_8, LS_0000020e330b06b0_0_12;
L_0000020e330b0570 .concat [ 16 16 0 0], L_0000020e330b1c90, L_0000020e330b06b0;
S_0000020e3300cdb0 .scope module, "andPC" "andm" 5 47, 10 1 0, S_0000020e3301bbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inA";
    .port_info 1 /INPUT 1 "inB";
    .port_info 2 /OUTPUT 1 "out";
L_0000020e33041750 .functor AND 1, v0000020e3303a210_0, L_0000020e330b1830, C4<1>, C4<1>;
v0000020e330ac870_0 .net "inA", 0 0, v0000020e3303a210_0;  alias, 1 drivers
v0000020e330adef0_0 .net "inB", 0 0, L_0000020e330b1830;  alias, 1 drivers
v0000020e330add10_0 .net "out", 0 0, L_0000020e33041750;  alias, 1 drivers
S_0000020e3300cf40 .scope module, "jumpSignExtend" "Jumpsignextend" 5 50, 9 7 0, S_0000020e3301bbc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 26 "in";
v0000020e330ad630_0 .net *"_ivl_1", 0 0, L_0000020e330b13d0;  1 drivers
v0000020e330ac690_0 .net *"_ivl_2", 5 0, L_0000020e330b0610;  1 drivers
v0000020e330ac5f0_0 .net "in", 25 0, L_0000020e3310c6f0;  1 drivers
v0000020e330ac730_0 .net "out", 31 0, L_0000020e330b1a10;  alias, 1 drivers
L_0000020e330b13d0 .part L_0000020e3310c6f0, 25, 1;
LS_0000020e330b0610_0_0 .concat [ 1 1 1 1], L_0000020e330b13d0, L_0000020e330b13d0, L_0000020e330b13d0, L_0000020e330b13d0;
LS_0000020e330b0610_0_4 .concat [ 1 1 0 0], L_0000020e330b13d0, L_0000020e330b13d0;
L_0000020e330b0610 .concat [ 4 2 0 0], LS_0000020e330b0610_0_0, LS_0000020e330b0610_0_4;
L_0000020e330b1a10 .concat [ 26 6 0 0], L_0000020e3310c6f0, L_0000020e330b0610;
S_0000020e33008490 .scope module, "memdata" "mem_sync" 5 41, 11 1 0, S_0000020e3301bbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "a";
    .port_info 2 /OUTPUT 32 "dout";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /INPUT 1 "mread";
    .port_info 5 /INPUT 1 "mwrite";
P_0000020e32fd6270 .param/l "L" 0 11 5, +C4<00000000000000000000000100000000>;
P_0000020e32fd62a8 .param/l "S" 0 11 4, +C4<00000000000000000000000000100000>;
L_0000020e33041440 .functor BUFZ 32, L_0000020e330b1fb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000020e330ac7d0_0 .net *"_ivl_0", 31 0, L_0000020e330b1fb0;  1 drivers
v0000020e330acb90_0 .net *"_ivl_2", 9 0, L_0000020e330b1150;  1 drivers
L_0000020e330b4130 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000020e330adf90_0 .net *"_ivl_5", 1 0, L_0000020e330b4130;  1 drivers
v0000020e330aca50_0 .net "a", 7 0, L_0000020e330b1470;  1 drivers
v0000020e330ad3b0_0 .net "clk", 0 0, v0000020e330b1dd0_0;  alias, 1 drivers
v0000020e330ad810_0 .net "din", 31 0, L_0000020e330b0f70;  alias, 1 drivers
v0000020e330ad450_0 .net "dout", 31 0, L_0000020e33041440;  alias, 1 drivers
v0000020e330ac230 .array "memory", 0 255, 31 0;
v0000020e330ace10_0 .net "mread", 0 0, v0000020e33038eb0_0;  alias, 1 drivers
v0000020e330ac9b0_0 .net "mwrite", 0 0, v0000020e33038f50_0;  alias, 1 drivers
L_0000020e330b1fb0 .array/port v0000020e330ac230, L_0000020e330b1150;
L_0000020e330b1150 .concat [ 8 2 0 0], L_0000020e330b1470, L_0000020e330b4130;
S_0000020e33008620 .scope module, "meminstr" "mem_async" 5 40, 12 1 0, S_0000020e3301bbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /OUTPUT 32 "d";
P_0000020e32fd60f0 .param/l "L" 0 12 5, +C4<00000000000000000000000100000000>;
P_0000020e32fd6128 .param/l "S" 0 12 4, +C4<00000000000000000000000000100000>;
L_0000020e33041c20 .functor BUFZ 32, L_0000020e330b0ed0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000020e330acc30_0 .net *"_ivl_0", 31 0, L_0000020e330b0ed0;  1 drivers
v0000020e330ac910_0 .net *"_ivl_2", 9 0, L_0000020e330b0cf0;  1 drivers
L_0000020e330b40e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000020e330ad6d0_0 .net *"_ivl_5", 1 0, L_0000020e330b40e8;  1 drivers
v0000020e330ad8b0_0 .net "a", 7 0, L_0000020e330b1d30;  1 drivers
v0000020e330accd0_0 .net "d", 31 0, L_0000020e33041c20;  alias, 1 drivers
v0000020e330addb0 .array "memory", 0 255, 31 0;
E_0000020e33043f10 .event anyedge, v0000020e330ad8b0_0;
L_0000020e330b0ed0 .array/port v0000020e330addb0, L_0000020e330b0cf0;
L_0000020e330b0cf0 .concat [ 8 2 0 0], L_0000020e330b1d30, L_0000020e330b40e8;
S_0000020e33005640 .scope module, "muxJr" "mux" 5 61, 13 1 0, S_0000020e3301bbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "ina";
    .port_info 2 /INPUT 32 "inb";
    .port_info 3 /OUTPUT 32 "out";
P_0000020e33043a10 .param/l "DATA_LENGTH" 0 13 3, +C4<00000000000000000000000000100000>;
v0000020e330ad950_0 .net *"_ivl_0", 31 0, L_0000020e3310cbf0;  1 drivers
L_0000020e330b48c8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020e330acd70_0 .net *"_ivl_3", 30 0, L_0000020e330b48c8;  1 drivers
L_0000020e330b4910 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020e330ac190_0 .net/2u *"_ivl_4", 31 0, L_0000020e330b4910;  1 drivers
v0000020e330aceb0_0 .net *"_ivl_6", 0 0, L_0000020e3310d230;  1 drivers
v0000020e330ac2d0_0 .net "ina", 31 0, L_0000020e3310c970;  alias, 1 drivers
v0000020e330acf50_0 .net "inb", 31 0, L_0000020e330b0110;  alias, 1 drivers
v0000020e330ac550_0 .net "out", 31 0, L_0000020e3310df50;  alias, 1 drivers
v0000020e330acff0_0 .net "sel", 0 0, v0000020e33038e10_0;  alias, 1 drivers
L_0000020e3310cbf0 .concat [ 1 31 0 0], v0000020e33038e10_0, L_0000020e330b48c8;
L_0000020e3310d230 .cmp/eq 32, L_0000020e3310cbf0, L_0000020e330b4910;
L_0000020e3310df50 .functor MUXZ 32, L_0000020e330b0110, L_0000020e3310c970, L_0000020e3310d230, C4<>;
S_0000020e330057d0 .scope module, "muxRegDest" "mux" 5 59, 13 1 0, S_0000020e3301bbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 5 "ina";
    .port_info 2 /INPUT 5 "inb";
    .port_info 3 /OUTPUT 5 "out";
P_0000020e33043690 .param/l "DATA_LENGTH" 0 13 3, +C4<00000000000000000000000000000101>;
v0000020e330ad090_0 .net *"_ivl_0", 31 0, L_0000020e3310dff0;  1 drivers
L_0000020e330b4718 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020e330ad130_0 .net *"_ivl_3", 30 0, L_0000020e330b4718;  1 drivers
L_0000020e330b4760 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020e330ad1d0_0 .net/2u *"_ivl_4", 31 0, L_0000020e330b4760;  1 drivers
v0000020e330ac370_0 .net *"_ivl_6", 0 0, L_0000020e3310c290;  1 drivers
v0000020e330ad270_0 .net "ina", 4 0, L_0000020e3310d550;  alias, 1 drivers
L_0000020e330b47a8 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0000020e330ac0f0_0 .net "inb", 4 0, L_0000020e330b47a8;  1 drivers
v0000020e330ade50_0 .net "out", 4 0, L_0000020e3310d190;  alias, 1 drivers
v0000020e330ad310_0 .net "sel", 0 0, v0000020e330394f0_0;  alias, 1 drivers
L_0000020e3310dff0 .concat [ 1 31 0 0], v0000020e330394f0_0, L_0000020e330b4718;
L_0000020e3310c290 .cmp/eq 32, L_0000020e3310dff0, L_0000020e330b4760;
L_0000020e3310d190 .functor MUXZ 5, L_0000020e330b47a8, L_0000020e3310d550, L_0000020e3310c290, C4<>;
S_0000020e3309b580 .scope module, "muxRegDestData" "mux" 5 60, 13 1 0, S_0000020e3301bbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "ina";
    .port_info 2 /INPUT 32 "inb";
    .port_info 3 /OUTPUT 32 "out";
P_0000020e33043dd0 .param/l "DATA_LENGTH" 0 13 3, +C4<00000000000000000000000000100000>;
v0000020e330ad9f0_0 .net *"_ivl_0", 31 0, L_0000020e3310de10;  1 drivers
L_0000020e330b47f0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020e330ada90_0 .net *"_ivl_3", 30 0, L_0000020e330b47f0;  1 drivers
L_0000020e330b4838 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020e330ac410_0 .net/2u *"_ivl_4", 31 0, L_0000020e330b4838;  1 drivers
v0000020e330ac4b0_0 .net *"_ivl_6", 0 0, L_0000020e3310d910;  1 drivers
v0000020e3309d490_0 .net "ina", 31 0, L_0000020e3310c1f0;  alias, 1 drivers
v0000020e3309cef0_0 .net "inb", 31 0, L_0000020e3310d9b0;  1 drivers
v0000020e3309ce50_0 .net "out", 31 0, L_0000020e3310cb50;  alias, 1 drivers
v0000020e3309c3b0_0 .net "sel", 0 0, v0000020e330394f0_0;  alias, 1 drivers
L_0000020e3310de10 .concat [ 1 31 0 0], v0000020e330394f0_0, L_0000020e330b47f0;
L_0000020e3310d910 .cmp/eq 32, L_0000020e3310de10, L_0000020e330b4838;
L_0000020e3310cb50 .functor MUXZ 32, L_0000020e3310d9b0, L_0000020e3310c1f0, L_0000020e3310d910, C4<>;
S_0000020e3309bd50 .scope module, "muxSE" "mux" 5 56, 13 1 0, S_0000020e3301bbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "ina";
    .port_info 2 /INPUT 32 "inb";
    .port_info 3 /OUTPUT 32 "out";
P_0000020e33043b90 .param/l "DATA_LENGTH" 0 13 3, +C4<00000000000000000000000000100000>;
v0000020e3309cc70_0 .net *"_ivl_0", 31 0, L_0000020e3310dcd0;  1 drivers
L_0000020e330b45b0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020e3309c270_0 .net *"_ivl_3", 30 0, L_0000020e330b45b0;  1 drivers
L_0000020e330b45f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020e3309c450_0 .net/2u *"_ivl_4", 31 0, L_0000020e330b45f8;  1 drivers
v0000020e3309cf90_0 .net *"_ivl_6", 0 0, L_0000020e3310c8d0;  1 drivers
v0000020e3309de90_0 .net "ina", 31 0, L_0000020e330b0570;  alias, 1 drivers
v0000020e3309cd10_0 .net "inb", 31 0, L_0000020e330b1a10;  alias, 1 drivers
v0000020e3309c630_0 .net "out", 31 0, L_0000020e3310c970;  alias, 1 drivers
v0000020e3309dcb0_0 .net "sel", 0 0, v0000020e330399f0_0;  alias, 1 drivers
L_0000020e3310dcd0 .concat [ 1 31 0 0], v0000020e330399f0_0, L_0000020e330b45b0;
L_0000020e3310c8d0 .cmp/eq 32, L_0000020e3310dcd0, L_0000020e330b45f8;
L_0000020e3310c970 .functor MUXZ 32, L_0000020e330b1a10, L_0000020e330b0570, L_0000020e3310c8d0, C4<>;
S_0000020e3309c070 .scope module, "muxalu" "mux" 5 54, 13 1 0, S_0000020e3301bbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "ina";
    .port_info 2 /INPUT 32 "inb";
    .port_info 3 /OUTPUT 32 "out";
P_0000020e33043e10 .param/l "DATA_LENGTH" 0 13 3, +C4<00000000000000000000000000100000>;
v0000020e3309d850_0 .net *"_ivl_0", 31 0, L_0000020e3310d870;  1 drivers
L_0000020e330b4490 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020e3309d030_0 .net *"_ivl_3", 30 0, L_0000020e330b4490;  1 drivers
L_0000020e330b44d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020e3309c590_0 .net/2u *"_ivl_4", 31 0, L_0000020e330b44d8;  1 drivers
v0000020e3309c6d0_0 .net *"_ivl_6", 0 0, L_0000020e3310d5f0;  1 drivers
v0000020e3309c810_0 .net "ina", 31 0, L_0000020e330b0f70;  alias, 1 drivers
v0000020e3309c8b0_0 .net "inb", 31 0, L_0000020e330b0570;  alias, 1 drivers
v0000020e3309c310_0 .net "out", 31 0, L_0000020e3310cfb0;  alias, 1 drivers
v0000020e3309dad0_0 .net "sel", 0 0, v0000020e33039f90_0;  alias, 1 drivers
L_0000020e3310d870 .concat [ 1 31 0 0], v0000020e33039f90_0, L_0000020e330b4490;
L_0000020e3310d5f0 .cmp/eq 32, L_0000020e3310d870, L_0000020e330b44d8;
L_0000020e3310cfb0 .functor MUXZ 32, L_0000020e330b0570, L_0000020e330b0f70, L_0000020e3310d5f0, C4<>;
S_0000020e3309bbc0 .scope module, "muxdata" "mux" 5 55, 13 1 0, S_0000020e3301bbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "ina";
    .port_info 2 /INPUT 32 "inb";
    .port_info 3 /OUTPUT 32 "out";
P_0000020e330439d0 .param/l "DATA_LENGTH" 0 13 3, +C4<00000000000000000000000000100000>;
v0000020e3309c770_0 .net *"_ivl_0", 31 0, L_0000020e3310ca10;  1 drivers
L_0000020e330b4520 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020e3309d8f0_0 .net *"_ivl_3", 30 0, L_0000020e330b4520;  1 drivers
L_0000020e330b4568 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020e3309d990_0 .net/2u *"_ivl_4", 31 0, L_0000020e330b4568;  1 drivers
v0000020e3309d0d0_0 .net *"_ivl_6", 0 0, L_0000020e3310dc30;  1 drivers
v0000020e3309d170_0 .net "ina", 31 0, v0000020e33039d10_0;  alias, 1 drivers
v0000020e3309d530_0 .net "inb", 31 0, L_0000020e33041440;  alias, 1 drivers
v0000020e3309d210_0 .net "out", 31 0, L_0000020e3310c1f0;  alias, 1 drivers
v0000020e3309cdb0_0 .net "sel", 0 0, v0000020e33039a90_0;  alias, 1 drivers
L_0000020e3310ca10 .concat [ 1 31 0 0], v0000020e33039a90_0, L_0000020e330b4520;
L_0000020e3310dc30 .cmp/eq 32, L_0000020e3310ca10, L_0000020e330b4568;
L_0000020e3310c1f0 .functor MUXZ 32, L_0000020e33041440, v0000020e33039d10_0, L_0000020e3310dc30, C4<>;
S_0000020e3309b710 .scope module, "muxinstr" "mux" 5 52, 13 1 0, S_0000020e3301bbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 5 "ina";
    .port_info 2 /INPUT 5 "inb";
    .port_info 3 /OUTPUT 5 "out";
P_0000020e33043f50 .param/l "DATA_LENGTH" 0 13 3, +C4<00000000000000000000000000000101>;
v0000020e3309d2b0_0 .net *"_ivl_0", 31 0, L_0000020e3310daf0;  1 drivers
L_0000020e330b4400 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020e3309df30_0 .net *"_ivl_3", 30 0, L_0000020e330b4400;  1 drivers
L_0000020e330b4448 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020e3309d350_0 .net/2u *"_ivl_4", 31 0, L_0000020e330b4448;  1 drivers
v0000020e3309c4f0_0 .net *"_ivl_6", 0 0, L_0000020e3310db90;  1 drivers
v0000020e3309ca90_0 .net "ina", 4 0, L_0000020e3310dd70;  1 drivers
v0000020e3309db70_0 .net "inb", 4 0, L_0000020e3310deb0;  1 drivers
v0000020e3309d5d0_0 .net "out", 4 0, L_0000020e3310d550;  alias, 1 drivers
v0000020e3309ddf0_0 .net "sel", 0 0, v0000020e33039bd0_0;  alias, 1 drivers
L_0000020e3310daf0 .concat [ 1 31 0 0], v0000020e33039bd0_0, L_0000020e330b4400;
L_0000020e3310db90 .cmp/eq 32, L_0000020e3310daf0, L_0000020e330b4448;
L_0000020e3310d550 .functor MUXZ 5, L_0000020e3310deb0, L_0000020e3310dd70, L_0000020e3310db90, C4<>;
S_0000020e3309b8a0 .scope module, "muxpcsel" "mux" 5 57, 13 1 0, S_0000020e3301bbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 1 "ina";
    .port_info 2 /INPUT 1 "inb";
    .port_info 3 /OUTPUT 1 "out";
P_0000020e33043a50 .param/l "DATA_LENGTH" 0 13 3, +C4<00000000000000000000000000000001>;
v0000020e3309dfd0_0 .net *"_ivl_0", 31 0, L_0000020e3310cc90;  1 drivers
L_0000020e330b4640 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020e3309d3f0_0 .net *"_ivl_3", 30 0, L_0000020e330b4640;  1 drivers
L_0000020e330b4688 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020e3309c9f0_0 .net/2u *"_ivl_4", 31 0, L_0000020e330b4688;  1 drivers
v0000020e3309d670_0 .net *"_ivl_6", 0 0, L_0000020e3310cab0;  1 drivers
v0000020e3309cb30_0 .net "ina", 0 0, L_0000020e33041750;  alias, 1 drivers
L_0000020e330b46d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020e3309d710_0 .net "inb", 0 0, L_0000020e330b46d0;  1 drivers
v0000020e3309d7b0_0 .net "out", 0 0, L_0000020e3310d0f0;  alias, 1 drivers
v0000020e3309da30_0 .net "sel", 0 0, v0000020e330399f0_0;  alias, 1 drivers
L_0000020e3310cc90 .concat [ 1 31 0 0], v0000020e330399f0_0, L_0000020e330b4640;
L_0000020e3310cab0 .cmp/eq 32, L_0000020e3310cc90, L_0000020e330b4688;
L_0000020e3310d0f0 .functor MUXZ 1, L_0000020e330b46d0, L_0000020e33041750, L_0000020e3310cab0, C4<>;
S_0000020e3309bee0 .scope module, "registerfile" "rf" 5 42, 14 1 0, S_0000020e3301bbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "RegWrite";
    .port_info 2 /INPUT 5 "ra";
    .port_info 3 /INPUT 5 "rb";
    .port_info 4 /INPUT 5 "rc";
    .port_info 5 /OUTPUT 32 "da";
    .port_info 6 /OUTPUT 32 "db";
    .port_info 7 /INPUT 32 "dc";
v0000020e3309dc10_0 .net "RegWrite", 0 0, v0000020e33038910_0;  alias, 1 drivers
v0000020e3309dd50_0 .net *"_ivl_0", 31 0, L_0000020e330b1290;  1 drivers
v0000020e3309e070_0 .net *"_ivl_10", 6 0, L_0000020e330b0e30;  1 drivers
L_0000020e330b4208 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000020e3309e110_0 .net *"_ivl_13", 1 0, L_0000020e330b4208;  1 drivers
L_0000020e330b4250 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020e3309c950_0 .net/2u *"_ivl_14", 31 0, L_0000020e330b4250;  1 drivers
v0000020e3309cbd0_0 .net *"_ivl_18", 31 0, L_0000020e330b02f0;  1 drivers
L_0000020e330b4298 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020e330afd20_0 .net *"_ivl_21", 26 0, L_0000020e330b4298;  1 drivers
L_0000020e330b42e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020e330af320_0 .net/2u *"_ivl_22", 31 0, L_0000020e330b42e0;  1 drivers
v0000020e330af500_0 .net *"_ivl_24", 0 0, L_0000020e330b1bf0;  1 drivers
v0000020e330aeba0_0 .net *"_ivl_26", 31 0, L_0000020e330b1650;  1 drivers
v0000020e330af280_0 .net *"_ivl_28", 6 0, L_0000020e330b0750;  1 drivers
L_0000020e330b4178 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020e330af820_0 .net *"_ivl_3", 26 0, L_0000020e330b4178;  1 drivers
L_0000020e330b4328 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000020e330af460_0 .net *"_ivl_31", 1 0, L_0000020e330b4328;  1 drivers
L_0000020e330b4370 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020e330af140_0 .net/2u *"_ivl_32", 31 0, L_0000020e330b4370;  1 drivers
L_0000020e330b41c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020e330ae4c0_0 .net/2u *"_ivl_4", 31 0, L_0000020e330b41c0;  1 drivers
v0000020e330af3c0_0 .net *"_ivl_6", 0 0, L_0000020e330b1970;  1 drivers
v0000020e330af5a0_0 .net *"_ivl_8", 31 0, L_0000020e330b0bb0;  1 drivers
v0000020e330aec40_0 .net "clk", 0 0, v0000020e330b1dd0_0;  alias, 1 drivers
v0000020e330ae740_0 .net "da", 31 0, L_0000020e330b0110;  alias, 1 drivers
v0000020e330affa0_0 .net "db", 31 0, L_0000020e330b0f70;  alias, 1 drivers
v0000020e330af780_0 .net "dc", 31 0, L_0000020e3310cb50;  alias, 1 drivers
v0000020e330ae7e0 .array "memory", 0 31, 31 0;
v0000020e330ae100_0 .net "ra", 4 0, L_0000020e330b1790;  1 drivers
v0000020e330af640_0 .net "rb", 4 0, L_0000020e330b1010;  1 drivers
v0000020e330af8c0_0 .net "rc", 4 0, L_0000020e3310d190;  alias, 1 drivers
L_0000020e330b1290 .concat [ 5 27 0 0], L_0000020e330b1790, L_0000020e330b4178;
L_0000020e330b1970 .cmp/ne 32, L_0000020e330b1290, L_0000020e330b41c0;
L_0000020e330b0bb0 .array/port v0000020e330ae7e0, L_0000020e330b0e30;
L_0000020e330b0e30 .concat [ 5 2 0 0], L_0000020e330b1790, L_0000020e330b4208;
L_0000020e330b0110 .functor MUXZ 32, L_0000020e330b4250, L_0000020e330b0bb0, L_0000020e330b1970, C4<>;
L_0000020e330b02f0 .concat [ 5 27 0 0], L_0000020e330b1010, L_0000020e330b4298;
L_0000020e330b1bf0 .cmp/ne 32, L_0000020e330b02f0, L_0000020e330b42e0;
L_0000020e330b1650 .array/port v0000020e330ae7e0, L_0000020e330b0750;
L_0000020e330b0750 .concat [ 5 2 0 0], L_0000020e330b1010, L_0000020e330b4328;
L_0000020e330b0f70 .functor MUXZ 32, L_0000020e330b4370, L_0000020e330b1650, L_0000020e330b1bf0, C4<>;
    .scope S_0000020e33008620;
T_0 ;
    %vpi_call 12 15 "$readmemh", "meminstr.dat", v0000020e330addb0 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0000020e33008620;
T_1 ;
    %wait E_0000020e33043f10;
    %vpi_call 12 19 "$display", "instruction access at address %d", v0000020e330ad8b0_0 {0 0 0};
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000020e33008490;
T_2 ;
    %wait E_0000020e330433d0;
    %load/vec4 v0000020e330ac9b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0000020e330ad810_0;
    %load/vec4 v0000020e330aca50_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020e330ac230, 0, 4;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000020e33008490;
T_3 ;
    %vpi_call 11 28 "$readmemh", "memdata.dat", v0000020e330ac230 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0000020e3309bee0;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020e330ae7e0, 4, 0;
    %end;
    .thread T_4;
    .scope S_0000020e3309bee0;
T_5 ;
    %wait E_0000020e330433d0;
    %load/vec4 v0000020e3309dc10_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0000020e330af780_0;
    %load/vec4 v0000020e330af8c0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020e330ae7e0, 0, 4;
    %vpi_call 14 23 "$display", "reg write[%d] with %d ", v0000020e330af8c0_0, v0000020e330af780_0 {0 0 0};
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000020e33013eb0;
T_6 ;
    %wait E_0000020e33042390;
    %load/vec4 v0000020e33038ff0_0;
    %load/vec4 v0000020e33039310_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 63, 63, 8;
    %cmp/x;
    %jmp/1 T_6.0, 4;
    %dup/vec4;
    %pushi/vec4 127, 63, 8;
    %cmp/x;
    %jmp/1 T_6.1, 4;
    %dup/vec4;
    %pushi/vec4 240, 112, 8;
    %cmp/x;
    %jmp/1 T_6.2, 4;
    %dup/vec4;
    %pushi/vec4 242, 112, 8;
    %cmp/x;
    %jmp/1 T_6.3, 4;
    %dup/vec4;
    %pushi/vec4 244, 112, 8;
    %cmp/x;
    %jmp/1 T_6.4, 4;
    %dup/vec4;
    %pushi/vec4 245, 112, 8;
    %cmp/x;
    %jmp/1 T_6.5, 4;
    %dup/vec4;
    %pushi/vec4 250, 112, 8;
    %cmp/x;
    %jmp/1 T_6.6, 4;
    %jmp T_6.7;
T_6.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000020e330389b0_0, 0, 4;
    %jmp T_6.7;
T_6.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000020e330389b0_0, 0, 4;
    %jmp T_6.7;
T_6.2 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000020e330389b0_0, 0, 4;
    %jmp T_6.7;
T_6.3 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000020e330389b0_0, 0, 4;
    %jmp T_6.7;
T_6.4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000020e330389b0_0, 0, 4;
    %jmp T_6.7;
T_6.5 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000020e330389b0_0, 0, 4;
    %jmp T_6.7;
T_6.6 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000020e330389b0_0, 0, 4;
    %jmp T_6.7;
T_6.7 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000020e33013d20;
T_7 ;
    %wait E_0000020e33042350;
    %load/vec4 v0000020e33039270_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %jmp T_7.6;
T_7.0 ;
    %load/vec4 v0000020e33038690_0;
    %load/vec4 v0000020e33039c70_0;
    %and;
    %store/vec4 v0000020e33039d10_0, 0, 32;
    %jmp T_7.6;
T_7.1 ;
    %load/vec4 v0000020e33038690_0;
    %load/vec4 v0000020e33039c70_0;
    %or;
    %store/vec4 v0000020e33039d10_0, 0, 32;
    %jmp T_7.6;
T_7.2 ;
    %load/vec4 v0000020e33038690_0;
    %load/vec4 v0000020e33039c70_0;
    %add;
    %store/vec4 v0000020e33039d10_0, 0, 32;
    %jmp T_7.6;
T_7.3 ;
    %load/vec4 v0000020e33038690_0;
    %load/vec4 v0000020e33039c70_0;
    %sub;
    %store/vec4 v0000020e33039d10_0, 0, 32;
    %jmp T_7.6;
T_7.4 ;
    %load/vec4 v0000020e33038690_0;
    %load/vec4 v0000020e33039c70_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_7.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_7.8, 8;
T_7.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.8, 8;
 ; End of false expr.
    %blend;
T_7.8;
    %store/vec4 v0000020e33039d10_0, 0, 32;
    %jmp T_7.6;
T_7.5 ;
    %load/vec4 v0000020e33038690_0;
    %load/vec4 v0000020e33039c70_0;
    %or;
    %inv;
    %store/vec4 v0000020e33039d10_0, 0, 32;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000020e3300e2f0;
T_8 ;
    %wait E_0000020e330433d0;
    %load/vec4 v0000020e330adc70_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020e330393b0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000020e330adb30_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.2, 6;
    %load/vec4 v0000020e330393b0_0;
    %parti/s 6, 26, 6;
    %load/vec4 v0000020e3303a170_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000020e330393b0_0, 0, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0000020e330adbd0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.4, 4;
    %load/vec4 v0000020e330393b0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000020e330393b0_0, 0;
T_8.4 ;
    %load/vec4 v0000020e330adbd0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %load/vec4 v0000020e3303a170_0;
    %load/vec4 v0000020e330393b0_0;
    %add;
    %addi 1, 0, 32;
    %assign/vec4 v0000020e330393b0_0, 0;
    %vpi_call 8 24 "$display", "a branch at pc of ain %d", v0000020e3303a170_0 {0 0 0};
T_8.6 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000020e3301bbc0;
T_9 ;
    %wait E_0000020e33042b10;
    %vpi_call 5 65 "$display", "pc is %d", v0000020e330aeb00_0 {0 0 0};
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000020e3301ba30;
T_10 ;
    %wait E_0000020e33042310;
    %load/vec4 v0000020e3303a030_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %pushi/vec4 4095, 4095, 12;
    %split/vec4 1;
    %store/vec4 v0000020e33038e10_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000020e330394f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000020e330399f0_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v0000020e33039e50_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0000020e3303a210_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000020e33038f50_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000020e33038eb0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000020e33038910_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000020e33039a90_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000020e33039f90_0, 0, 1;
    %store/vec4 v0000020e33039bd0_0, 0, 1;
    %jmp T_10.7;
T_10.0 ;
    %load/vec4 v0000020e330385f0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %pushi/vec4 2320, 0, 12;
    %split/vec4 1;
    %store/vec4 v0000020e33038e10_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000020e330394f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000020e330399f0_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v0000020e33039e50_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0000020e3303a210_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000020e33038f50_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000020e33038eb0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000020e33038910_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000020e33039a90_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000020e33039f90_0, 0, 1;
    %store/vec4 v0000020e33039bd0_0, 0, 1;
    %jmp T_10.10;
T_10.8 ;
    %pushi/vec4 5, 0, 12;
    %split/vec4 1;
    %store/vec4 v0000020e33038e10_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000020e330394f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000020e330399f0_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v0000020e33039e50_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0000020e3303a210_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000020e33038f50_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000020e33038eb0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000020e33038910_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000020e33039a90_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000020e33039f90_0, 0, 1;
    %store/vec4 v0000020e33039bd0_0, 0, 1;
    %jmp T_10.10;
T_10.10 ;
    %pop/vec4 1;
    %jmp T_10.7;
T_10.1 ;
    %pushi/vec4 1920, 0, 12;
    %split/vec4 1;
    %store/vec4 v0000020e33038e10_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000020e330394f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000020e330399f0_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v0000020e33039e50_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0000020e3303a210_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000020e33038f50_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000020e33038eb0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000020e33038910_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000020e33039a90_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000020e33039f90_0, 0, 1;
    %store/vec4 v0000020e33039bd0_0, 0, 1;
    %jmp T_10.7;
T_10.2 ;
    %pushi/vec4 3648, 2560, 12;
    %split/vec4 1;
    %store/vec4 v0000020e33038e10_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000020e330394f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000020e330399f0_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v0000020e33039e50_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0000020e3303a210_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000020e33038f50_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000020e33038eb0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000020e33038910_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000020e33039a90_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000020e33039f90_0, 0, 1;
    %store/vec4 v0000020e33039bd0_0, 0, 1;
    %jmp T_10.7;
T_10.3 ;
    %pushi/vec4 2600, 2560, 12;
    %split/vec4 1;
    %store/vec4 v0000020e33038e10_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000020e330394f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000020e330399f0_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v0000020e33039e50_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0000020e3303a210_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000020e33038f50_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000020e33038eb0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000020e33038910_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000020e33039a90_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000020e33039f90_0, 0, 1;
    %store/vec4 v0000020e33039bd0_0, 0, 1;
    %jmp T_10.7;
T_10.4 ;
    %pushi/vec4 3846, 1536, 12;
    %split/vec4 1;
    %store/vec4 v0000020e33038e10_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000020e330394f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000020e330399f0_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v0000020e33039e50_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0000020e3303a210_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000020e33038f50_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000020e33038eb0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000020e33038910_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000020e33039a90_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000020e33039f90_0, 0, 1;
    %store/vec4 v0000020e33039bd0_0, 0, 1;
    %jmp T_10.7;
T_10.5 ;
    %pushi/vec4 3588, 3584, 12;
    %split/vec4 1;
    %store/vec4 v0000020e33038e10_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000020e330394f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000020e330399f0_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v0000020e33039e50_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0000020e3303a210_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000020e33038f50_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000020e33038eb0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000020e33038910_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000020e33039a90_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000020e33039f90_0, 0, 1;
    %store/vec4 v0000020e33039bd0_0, 0, 1;
    %jmp T_10.7;
T_10.7 ;
    %pop/vec4 1;
    %vpi_call 4 37 "$display", "opcode %b", v0000020e3303a030_0 {0 0 0};
    %load/vec4 v0000020e330399f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.11, 8;
    %vpi_call 4 39 "$display", "jump enables" {0 0 0};
T_10.11 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000020e3304bc20;
T_11 ;
T_11.0 ;
    %delay 5, 0;
    %load/vec4 v0000020e330b1dd0_0;
    %inv;
    %store/vec4 v0000020e330b1dd0_0, 0, 1;
    %jmp T_11.0;
    %end;
    .thread T_11;
    .scope S_0000020e3304bc20;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020e330b1dd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020e330b18d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020e330b18d0_0, 0, 1;
    %delay 3000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020e330b16f0_0, 0, 32;
T_12.0 ;
    %load/vec4 v0000020e330b16f0_0;
    %cmpi/s 50, 0, 32;
    %jmp/0xz T_12.1, 5;
    %vpi_call 2 19 "$display", "memory content at %d is %d", v0000020e330b16f0_0, &A<v0000020e330ac230, v0000020e330b16f0_0 > {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000020e330b16f0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0000020e330b16f0_0, 0, 32;
    %jmp T_12.0;
T_12.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020e330b16f0_0, 0, 32;
T_12.2 ;
    %load/vec4 v0000020e330b16f0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_12.3, 5;
    %vpi_call 2 22 "$display", "reg[%d] : %d", v0000020e330b16f0_0, &A<v0000020e330ae7e0, v0000020e330b16f0_0 > {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000020e330b16f0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0000020e330b16f0_0, 0, 32;
    %jmp T_12.2;
T_12.3 ;
    %vpi_call 2 24 "$finish" {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    ".\tb_mips.v";
    ".\mips.v";
    ".\control.v";
    ".\datapath.v";
    ".\alu.v";
    ".\alucontrol.v";
    ".\pclogic.v";
    ".\signextend.v";
    ".\andm.v";
    ".\mem_sync.v";
    ".\mem_async.v";
    ".\mux.v";
    ".\rf.v";
