{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 17 22:46:26 2018 " "Info: Processing started: Mon Sep 17 22:46:26 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off segment -c segment --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off segment -c segment --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "KEY\[3\] " "Info: Assuming node \"KEY\[3\]\" is an undefined clock" {  } { { "segmentlab1.v" "" { Text "C:/Users/owner/Desktop/de2_lab/lab2_segment/segmentlab1.v" 5 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "KEY\[3\] " "Info: No valid register-to-register data paths exist for clock \"KEY\[3\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "A\[15\] SW\[15\] KEY\[3\] 4.675 ns register " "Info: tsu for register \"A\[15\]\" (data pin = \"SW\[15\]\", clock pin = \"KEY\[3\]\") is 4.675 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.357 ns + Longest pin register " "Info: + Longest pin to register delay is 7.357 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns SW\[15\] 1 PIN PIN_U4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_U4; Fanout = 2; PIN Node = 'SW\[15\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[15] } "NODE_NAME" } } { "segmentlab1.v" "" { Text "C:/Users/owner/Desktop/de2_lab/lab2_segment/segmentlab1.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.159 ns) + CELL(0.366 ns) 7.357 ns A\[15\] 2 REG LCFF_X64_Y8_N31 7 " "Info: 2: + IC(6.159 ns) + CELL(0.366 ns) = 7.357 ns; Loc. = LCFF_X64_Y8_N31; Fanout = 7; REG Node = 'A\[15\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.525 ns" { SW[15] A[15] } "NODE_NAME" } } { "segmentlab1.v" "" { Text "C:/Users/owner/Desktop/de2_lab/lab2_segment/segmentlab1.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.198 ns ( 16.28 % ) " "Info: Total cell delay = 1.198 ns ( 16.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.159 ns ( 83.72 % ) " "Info: Total interconnect delay = 6.159 ns ( 83.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.357 ns" { SW[15] A[15] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.357 ns" { SW[15] {} SW[15]~combout {} A[15] {} } { 0.000ns 0.000ns 6.159ns } { 0.000ns 0.832ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "segmentlab1.v" "" { Text "C:/Users/owner/Desktop/de2_lab/lab2_segment/segmentlab1.v" 48 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[3\] destination 2.646 ns - Shortest register " "Info: - Shortest clock path from clock \"KEY\[3\]\" to destination register is 2.646 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[3\] 1 CLK PIN_W26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_W26; Fanout = 1; CLK Node = 'KEY\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[3] } "NODE_NAME" } } { "segmentlab1.v" "" { Text "C:/Users/owner/Desktop/de2_lab/lab2_segment/segmentlab1.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.091 ns) + CELL(0.155 ns) 1.108 ns KEY\[3\]~clk_delay_ctrl 2 COMB CLKDELAYCTRL_G7 1 " "Info: 2: + IC(0.091 ns) + CELL(0.155 ns) = 1.108 ns; Loc. = CLKDELAYCTRL_G7; Fanout = 1; COMB Node = 'KEY\[3\]~clk_delay_ctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.246 ns" { KEY[3] KEY[3]~clk_delay_ctrl } "NODE_NAME" } } { "segmentlab1.v" "" { Text "C:/Users/owner/Desktop/de2_lab/lab2_segment/segmentlab1.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.108 ns KEY\[3\]~clkctrl 3 COMB CLKCTRL_G7 16 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.108 ns; Loc. = CLKCTRL_G7; Fanout = 16; COMB Node = 'KEY\[3\]~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { KEY[3]~clk_delay_ctrl KEY[3]~clkctrl } "NODE_NAME" } } { "segmentlab1.v" "" { Text "C:/Users/owner/Desktop/de2_lab/lab2_segment/segmentlab1.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.537 ns) 2.646 ns A\[15\] 4 REG LCFF_X64_Y8_N31 7 " "Info: 4: + IC(1.001 ns) + CELL(0.537 ns) = 2.646 ns; Loc. = LCFF_X64_Y8_N31; Fanout = 7; REG Node = 'A\[15\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.538 ns" { KEY[3]~clkctrl A[15] } "NODE_NAME" } } { "segmentlab1.v" "" { Text "C:/Users/owner/Desktop/de2_lab/lab2_segment/segmentlab1.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.554 ns ( 58.73 % ) " "Info: Total cell delay = 1.554 ns ( 58.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.092 ns ( 41.27 % ) " "Info: Total interconnect delay = 1.092 ns ( 41.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.646 ns" { KEY[3] KEY[3]~clk_delay_ctrl KEY[3]~clkctrl A[15] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.646 ns" { KEY[3] {} KEY[3]~combout {} KEY[3]~clk_delay_ctrl {} KEY[3]~clkctrl {} A[15] {} } { 0.000ns 0.000ns 0.091ns 0.000ns 1.001ns } { 0.000ns 0.862ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.357 ns" { SW[15] A[15] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.357 ns" { SW[15] {} SW[15]~combout {} A[15] {} } { 0.000ns 0.000ns 6.159ns } { 0.000ns 0.832ns 0.366ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.646 ns" { KEY[3] KEY[3]~clk_delay_ctrl KEY[3]~clkctrl A[15] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.646 ns" { KEY[3] {} KEY[3]~combout {} KEY[3]~clk_delay_ctrl {} KEY[3]~clkctrl {} A[15] {} } { 0.000ns 0.000ns 0.091ns 0.000ns 1.001ns } { 0.000ns 0.862ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "KEY\[3\] HEX1\[1\] A\[6\] 7.509 ns register " "Info: tco from clock \"KEY\[3\]\" to destination pin \"HEX1\[1\]\" through register \"A\[6\]\" is 7.509 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[3\] source 2.670 ns + Longest register " "Info: + Longest clock path from clock \"KEY\[3\]\" to source register is 2.670 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[3\] 1 CLK PIN_W26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_W26; Fanout = 1; CLK Node = 'KEY\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[3] } "NODE_NAME" } } { "segmentlab1.v" "" { Text "C:/Users/owner/Desktop/de2_lab/lab2_segment/segmentlab1.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.091 ns) + CELL(0.155 ns) 1.108 ns KEY\[3\]~clk_delay_ctrl 2 COMB CLKDELAYCTRL_G7 1 " "Info: 2: + IC(0.091 ns) + CELL(0.155 ns) = 1.108 ns; Loc. = CLKDELAYCTRL_G7; Fanout = 1; COMB Node = 'KEY\[3\]~clk_delay_ctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.246 ns" { KEY[3] KEY[3]~clk_delay_ctrl } "NODE_NAME" } } { "segmentlab1.v" "" { Text "C:/Users/owner/Desktop/de2_lab/lab2_segment/segmentlab1.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.108 ns KEY\[3\]~clkctrl 3 COMB CLKCTRL_G7 16 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.108 ns; Loc. = CLKCTRL_G7; Fanout = 16; COMB Node = 'KEY\[3\]~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { KEY[3]~clk_delay_ctrl KEY[3]~clkctrl } "NODE_NAME" } } { "segmentlab1.v" "" { Text "C:/Users/owner/Desktop/de2_lab/lab2_segment/segmentlab1.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.537 ns) 2.670 ns A\[6\] 4 REG LCFF_X64_Y4_N13 7 " "Info: 4: + IC(1.025 ns) + CELL(0.537 ns) = 2.670 ns; Loc. = LCFF_X64_Y4_N13; Fanout = 7; REG Node = 'A\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { KEY[3]~clkctrl A[6] } "NODE_NAME" } } { "segmentlab1.v" "" { Text "C:/Users/owner/Desktop/de2_lab/lab2_segment/segmentlab1.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.554 ns ( 58.20 % ) " "Info: Total cell delay = 1.554 ns ( 58.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.116 ns ( 41.80 % ) " "Info: Total interconnect delay = 1.116 ns ( 41.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.670 ns" { KEY[3] KEY[3]~clk_delay_ctrl KEY[3]~clkctrl A[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.670 ns" { KEY[3] {} KEY[3]~combout {} KEY[3]~clk_delay_ctrl {} KEY[3]~clkctrl {} A[6] {} } { 0.000ns 0.000ns 0.091ns 0.000ns 1.025ns } { 0.000ns 0.862ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "segmentlab1.v" "" { Text "C:/Users/owner/Desktop/de2_lab/lab2_segment/segmentlab1.v" 48 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.589 ns + Longest register pin " "Info: + Longest register to pin delay is 4.589 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns A\[6\] 1 REG LCFF_X64_Y4_N13 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y4_N13; Fanout = 7; REG Node = 'A\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[6] } "NODE_NAME" } } { "segmentlab1.v" "" { Text "C:/Users/owner/Desktop/de2_lab/lab2_segment/segmentlab1.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.692 ns) + CELL(0.420 ns) 1.112 ns hex_7seg:dsp1\|WideOr5~0 2 COMB LCCOMB_X64_Y4_N26 1 " "Info: 2: + IC(0.692 ns) + CELL(0.420 ns) = 1.112 ns; Loc. = LCCOMB_X64_Y4_N26; Fanout = 1; COMB Node = 'hex_7seg:dsp1\|WideOr5~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.112 ns" { A[6] hex_7seg:dsp1|WideOr5~0 } "NODE_NAME" } } { "hex_7seg.v" "" { Text "C:/Users/owner/Desktop/de2_lab/lab2_segment/hex_7seg.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.688 ns) + CELL(2.789 ns) 4.589 ns HEX1\[1\] 3 PIN PIN_V21 0 " "Info: 3: + IC(0.688 ns) + CELL(2.789 ns) = 4.589 ns; Loc. = PIN_V21; Fanout = 0; PIN Node = 'HEX1\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.477 ns" { hex_7seg:dsp1|WideOr5~0 HEX1[1] } "NODE_NAME" } } { "segmentlab1.v" "" { Text "C:/Users/owner/Desktop/de2_lab/lab2_segment/segmentlab1.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.209 ns ( 69.93 % ) " "Info: Total cell delay = 3.209 ns ( 69.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.380 ns ( 30.07 % ) " "Info: Total interconnect delay = 1.380 ns ( 30.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.589 ns" { A[6] hex_7seg:dsp1|WideOr5~0 HEX1[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.589 ns" { A[6] {} hex_7seg:dsp1|WideOr5~0 {} HEX1[1] {} } { 0.000ns 0.692ns 0.688ns } { 0.000ns 0.420ns 2.789ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.670 ns" { KEY[3] KEY[3]~clk_delay_ctrl KEY[3]~clkctrl A[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.670 ns" { KEY[3] {} KEY[3]~combout {} KEY[3]~clk_delay_ctrl {} KEY[3]~clkctrl {} A[6] {} } { 0.000ns 0.000ns 0.091ns 0.000ns 1.025ns } { 0.000ns 0.862ns 0.155ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.589 ns" { A[6] hex_7seg:dsp1|WideOr5~0 HEX1[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.589 ns" { A[6] {} hex_7seg:dsp1|WideOr5~0 {} HEX1[1] {} } { 0.000ns 0.692ns 0.688ns } { 0.000ns 0.420ns 2.789ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SW\[15\] LEDR\[15\] 9.870 ns Longest " "Info: Longest tpd from source pin \"SW\[15\]\" to destination pin \"LEDR\[15\]\" is 9.870 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns SW\[15\] 1 PIN PIN_U4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_U4; Fanout = 2; PIN Node = 'SW\[15\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[15] } "NODE_NAME" } } { "segmentlab1.v" "" { Text "C:/Users/owner/Desktop/de2_lab/lab2_segment/segmentlab1.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.240 ns) + CELL(2.798 ns) 9.870 ns LEDR\[15\] 2 PIN PIN_AE13 0 " "Info: 2: + IC(6.240 ns) + CELL(2.798 ns) = 9.870 ns; Loc. = PIN_AE13; Fanout = 0; PIN Node = 'LEDR\[15\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.038 ns" { SW[15] LEDR[15] } "NODE_NAME" } } { "segmentlab1.v" "" { Text "C:/Users/owner/Desktop/de2_lab/lab2_segment/segmentlab1.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.630 ns ( 36.78 % ) " "Info: Total cell delay = 3.630 ns ( 36.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.240 ns ( 63.22 % ) " "Info: Total interconnect delay = 6.240 ns ( 63.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.870 ns" { SW[15] LEDR[15] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.870 ns" { SW[15] {} SW[15]~combout {} LEDR[15] {} } { 0.000ns 0.000ns 6.240ns } { 0.000ns 0.832ns 2.798ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "A\[3\] SW\[3\] KEY\[3\] 0.494 ns register " "Info: th for register \"A\[3\]\" (data pin = \"SW\[3\]\", clock pin = \"KEY\[3\]\") is 0.494 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[3\] destination 2.684 ns + Longest register " "Info: + Longest clock path from clock \"KEY\[3\]\" to destination register is 2.684 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[3\] 1 CLK PIN_W26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_W26; Fanout = 1; CLK Node = 'KEY\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[3] } "NODE_NAME" } } { "segmentlab1.v" "" { Text "C:/Users/owner/Desktop/de2_lab/lab2_segment/segmentlab1.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.091 ns) + CELL(0.155 ns) 1.108 ns KEY\[3\]~clk_delay_ctrl 2 COMB CLKDELAYCTRL_G7 1 " "Info: 2: + IC(0.091 ns) + CELL(0.155 ns) = 1.108 ns; Loc. = CLKDELAYCTRL_G7; Fanout = 1; COMB Node = 'KEY\[3\]~clk_delay_ctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.246 ns" { KEY[3] KEY[3]~clk_delay_ctrl } "NODE_NAME" } } { "segmentlab1.v" "" { Text "C:/Users/owner/Desktop/de2_lab/lab2_segment/segmentlab1.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.108 ns KEY\[3\]~clkctrl 3 COMB CLKCTRL_G7 16 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.108 ns; Loc. = CLKCTRL_G7; Fanout = 16; COMB Node = 'KEY\[3\]~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { KEY[3]~clk_delay_ctrl KEY[3]~clkctrl } "NODE_NAME" } } { "segmentlab1.v" "" { Text "C:/Users/owner/Desktop/de2_lab/lab2_segment/segmentlab1.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.039 ns) + CELL(0.537 ns) 2.684 ns A\[3\] 4 REG LCFF_X28_Y1_N23 7 " "Info: 4: + IC(1.039 ns) + CELL(0.537 ns) = 2.684 ns; Loc. = LCFF_X28_Y1_N23; Fanout = 7; REG Node = 'A\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.576 ns" { KEY[3]~clkctrl A[3] } "NODE_NAME" } } { "segmentlab1.v" "" { Text "C:/Users/owner/Desktop/de2_lab/lab2_segment/segmentlab1.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.554 ns ( 57.90 % ) " "Info: Total cell delay = 1.554 ns ( 57.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.130 ns ( 42.10 % ) " "Info: Total interconnect delay = 1.130 ns ( 42.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { KEY[3] KEY[3]~clk_delay_ctrl KEY[3]~clkctrl A[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { KEY[3] {} KEY[3]~combout {} KEY[3]~clk_delay_ctrl {} KEY[3]~clkctrl {} A[3] {} } { 0.000ns 0.000ns 0.091ns 0.000ns 1.039ns } { 0.000ns 0.862ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "segmentlab1.v" "" { Text "C:/Users/owner/Desktop/de2_lab/lab2_segment/segmentlab1.v" 48 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.456 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.456 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[3\] 1 PIN PIN_AE14 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AE14; Fanout = 2; PIN Node = 'SW\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[3] } "NODE_NAME" } } { "segmentlab1.v" "" { Text "C:/Users/owner/Desktop/de2_lab/lab2_segment/segmentlab1.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.366 ns) 2.456 ns A\[3\] 2 REG LCFF_X28_Y1_N23 7 " "Info: 2: + IC(1.091 ns) + CELL(0.366 ns) = 2.456 ns; Loc. = LCFF_X28_Y1_N23; Fanout = 7; REG Node = 'A\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.457 ns" { SW[3] A[3] } "NODE_NAME" } } { "segmentlab1.v" "" { Text "C:/Users/owner/Desktop/de2_lab/lab2_segment/segmentlab1.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.365 ns ( 55.58 % ) " "Info: Total cell delay = 1.365 ns ( 55.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.091 ns ( 44.42 % ) " "Info: Total interconnect delay = 1.091 ns ( 44.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.456 ns" { SW[3] A[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.456 ns" { SW[3] {} SW[3]~combout {} A[3] {} } { 0.000ns 0.000ns 1.091ns } { 0.000ns 0.999ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { KEY[3] KEY[3]~clk_delay_ctrl KEY[3]~clkctrl A[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { KEY[3] {} KEY[3]~combout {} KEY[3]~clk_delay_ctrl {} KEY[3]~clkctrl {} A[3] {} } { 0.000ns 0.000ns 0.091ns 0.000ns 1.039ns } { 0.000ns 0.862ns 0.155ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.456 ns" { SW[3] A[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.456 ns" { SW[3] {} SW[3]~combout {} A[3] {} } { 0.000ns 0.000ns 1.091ns } { 0.000ns 0.999ns 0.366ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "164 " "Info: Peak virtual memory: 164 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 17 22:46:27 2018 " "Info: Processing ended: Mon Sep 17 22:46:27 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
