Vaughn Betz , Jonathan Rose, VPR: A new packing, placement and routing tool for FPGA research, Proceedings of the 7th International Workshop on Field-Programmable Logic and Applications, p.213-222, September 01-03, 1997
Jason G. Brown , R. D.  (Shawn) Blanton, CAEN-BIST: Testing the NanoFabric, Proceedings of the International Test Conference on International Test Conference, p.462-471, October 26-28, 2004
AndrÃ© Dehon, Nanowire-based programmable architectures, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.1 n.2, p.109-162, July 2005[doi>10.1145/1084748.1084750]
Andre DeHon , Helia Naeimi, Seven Strategies for Tolerating Highly Defective Fabrication, IEEE Design & Test, v.22 n.4, p.306-315, July 2005[doi>10.1109/MDT.2005.94]
Duan, X., Huang, Y., and Lieber, C. 2002. Nonvolatile memory and programmable logic from molecule-gated nanowires. Nano Lett. 2, 487--490.
Huang, Y., Duan, X., Cui, Y., Lauhon, L. J., Kim, K., and Lieber, C. M. 2001. Logic gates and computation from assembled nanowire building blocks. Science 294, 1313--1317.
ITRS. 2005. International Technology Roadmap for Semiconductors. http://public.itrs.net.
Margarida Jacome , Chen He , Gustavo de Veciana , Stephen Bijansky, Defect tolerant probabilistic design paradigm for nanotechnologies, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA[doi>10.1145/996566.996730]
Mishra, M. and Goldstein, S. 2003. Defect tolerance at the end of the roadmap. In Proceedings of the International Test Conference 1201--1210.
Mitra, S., Saxena, N., and McCluskey, E. 2000. Common-mode failures in redundant VLSI systems: A survey. IEEE Trans. Reliab. 49, 285--295.
Shubhendu S. Mukherjee , Joel Emer , Steven K. Reinhardt, The Soft Error Problem: An Architectural Perspective, Proceedings of the 11th International Symposium on High-Performance Computer Architecture, p.243-247, February 12-16, 2005[doi>10.1109/HPCA.2005.37]
PTM. 2007. Predictive technology model. http://www.eas.asu.edu/~ptm.
Reza M. P. Rad , Mohammad Tehranipoor, A new hybrid FPGA with nanoscale clusters and CMOS routing, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1147094]
Wenjing Rao , Alex Orailoglu , Ramesh Karri, Topology aware mapping of logic functions onto nanowire-based crossbar architectures, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1147093]
Rejimon, T. and Bhanja, S. 2006. Probabilistic error model for unreliable nano-logic gates. In Proceedings of the IEEE Conference on Nanotech. 47--50.
Herman Schmit , Vikas Chandra, Layout techniques for FPGA switch blocks, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.13 n.1, p.96-105, January 2005[doi>10.1109/TVLSI.2004.840402]
Sentovich, E. M., Singh, K. J., Lavagno, L., Moon, C., Murgai, R., Saldanha, A., Savoj, H., Stephan, P. R., Brayton, R. K., and Sangiovanni-Vincentelli, A. 1992. SIS: A system for sequential circuit synthesis. Tech. rep. UCB/ERL M92/41. Department of Electrical Engineering, University of California, Berkeley.
Premkishore Shivakumar , Michael Kistler , Stephen W. Keckler , Doug Burger , Lorenzo Alvisi, Modeling the Effect of Technology Trends on the Soft Error Rate of Combinational Logic, Proceedings of the 2002 International Conference on Dependable Systems and Networks, p.389-398, June 23-26, 2002
Snider, G., Kuekes, P., Hogg, T., and Williams, R. 2005. Nanoelectronic architectures. Appl. Phys. A 80, 1183--1195.
Snider, G. and Williams, R. 2007. Nano/CMOS architectures using a field-programmable nanowire interconnect. Nanotech. 18.
Strukov, D. and Likharev, K. 2005. CMOL FPGA: A reconfigurable architecture for hybrid digital circuits with two-terminal nanodevices. Nanotech. 16, 888--900.
M. B. Tahoori, A mapping algorithm for defect-tolerance of reconfigurable nano-architectures, Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, p.668-672, November 06-10, 2005, San Jose, CA
Ziegler, M. and Stan, M. 2003. The CMOS/nano interface from a circuits perspective. In Proceedings of the International Symposium Circuits and Systems. 904--907.
