Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Jun 20 08:16:50 2024
| Host         : kanai-CFSR3-1 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/kanai/reserch/pycmpgen/comp2_1project/timing_report32_16.txt
| Design       : compressor2_1_32_16_shiftregister
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  512         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (512)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (512)
5. checking no_input_delay (32)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (512)
--------------------------
 There are 512 register/latch pins with no clock driven by root clock pin: clk (HIGH)

src0_reg[0]/C
src0_reg[10]/C
src0_reg[11]/C
src0_reg[12]/C
src0_reg[13]/C
src0_reg[14]/C
src0_reg[15]/C
src0_reg[1]/C
src0_reg[2]/C
src0_reg[3]/C
src0_reg[4]/C
src0_reg[5]/C
src0_reg[6]/C
src0_reg[7]/C
src0_reg[8]/C
src0_reg[9]/C
src10_reg[0]/C
src10_reg[10]/C
src10_reg[11]/C
src10_reg[12]/C
src10_reg[13]/C
src10_reg[14]/C
src10_reg[15]/C
src10_reg[1]/C
src10_reg[2]/C
src10_reg[3]/C
src10_reg[4]/C
src10_reg[5]/C
src10_reg[6]/C
src10_reg[7]/C
src10_reg[8]/C
src10_reg[9]/C
src11_reg[0]/C
src11_reg[10]/C
src11_reg[11]/C
src11_reg[12]/C
src11_reg[13]/C
src11_reg[14]/C
src11_reg[15]/C
src11_reg[1]/C
src11_reg[2]/C
src11_reg[3]/C
src11_reg[4]/C
src11_reg[5]/C
src11_reg[6]/C
src11_reg[7]/C
src11_reg[8]/C
src11_reg[9]/C
src12_reg[0]/C
src12_reg[10]/C
src12_reg[11]/C
src12_reg[12]/C
src12_reg[13]/C
src12_reg[14]/C
src12_reg[15]/C
src12_reg[1]/C
src12_reg[2]/C
src12_reg[3]/C
src12_reg[4]/C
src12_reg[5]/C
src12_reg[6]/C
src12_reg[7]/C
src12_reg[8]/C
src12_reg[9]/C
src13_reg[0]/C
src13_reg[10]/C
src13_reg[11]/C
src13_reg[12]/C
src13_reg[13]/C
src13_reg[14]/C
src13_reg[15]/C
src13_reg[1]/C
src13_reg[2]/C
src13_reg[3]/C
src13_reg[4]/C
src13_reg[5]/C
src13_reg[6]/C
src13_reg[7]/C
src13_reg[8]/C
src13_reg[9]/C
src14_reg[0]/C
src14_reg[10]/C
src14_reg[11]/C
src14_reg[12]/C
src14_reg[13]/C
src14_reg[14]/C
src14_reg[15]/C
src14_reg[1]/C
src14_reg[2]/C
src14_reg[3]/C
src14_reg[4]/C
src14_reg[5]/C
src14_reg[6]/C
src14_reg[7]/C
src14_reg[8]/C
src14_reg[9]/C
src15_reg[0]/C
src15_reg[10]/C
src15_reg[11]/C
src15_reg[12]/C
src15_reg[13]/C
src15_reg[14]/C
src15_reg[15]/C
src15_reg[1]/C
src15_reg[2]/C
src15_reg[3]/C
src15_reg[4]/C
src15_reg[5]/C
src15_reg[6]/C
src15_reg[7]/C
src15_reg[8]/C
src15_reg[9]/C
src16_reg[0]/C
src16_reg[10]/C
src16_reg[11]/C
src16_reg[12]/C
src16_reg[13]/C
src16_reg[14]/C
src16_reg[15]/C
src16_reg[1]/C
src16_reg[2]/C
src16_reg[3]/C
src16_reg[4]/C
src16_reg[5]/C
src16_reg[6]/C
src16_reg[7]/C
src16_reg[8]/C
src16_reg[9]/C
src17_reg[0]/C
src17_reg[10]/C
src17_reg[11]/C
src17_reg[12]/C
src17_reg[13]/C
src17_reg[14]/C
src17_reg[15]/C
src17_reg[1]/C
src17_reg[2]/C
src17_reg[3]/C
src17_reg[4]/C
src17_reg[5]/C
src17_reg[6]/C
src17_reg[7]/C
src17_reg[8]/C
src17_reg[9]/C
src18_reg[0]/C
src18_reg[10]/C
src18_reg[11]/C
src18_reg[12]/C
src18_reg[13]/C
src18_reg[14]/C
src18_reg[15]/C
src18_reg[1]/C
src18_reg[2]/C
src18_reg[3]/C
src18_reg[4]/C
src18_reg[5]/C
src18_reg[6]/C
src18_reg[7]/C
src18_reg[8]/C
src18_reg[9]/C
src19_reg[0]/C
src19_reg[10]/C
src19_reg[11]/C
src19_reg[12]/C
src19_reg[13]/C
src19_reg[14]/C
src19_reg[15]/C
src19_reg[1]/C
src19_reg[2]/C
src19_reg[3]/C
src19_reg[4]/C
src19_reg[5]/C
src19_reg[6]/C
src19_reg[7]/C
src19_reg[8]/C
src19_reg[9]/C
src1_reg[0]/C
src1_reg[10]/C
src1_reg[11]/C
src1_reg[12]/C
src1_reg[13]/C
src1_reg[14]/C
src1_reg[15]/C
src1_reg[1]/C
src1_reg[2]/C
src1_reg[3]/C
src1_reg[4]/C
src1_reg[5]/C
src1_reg[6]/C
src1_reg[7]/C
src1_reg[8]/C
src1_reg[9]/C
src20_reg[0]/C
src20_reg[10]/C
src20_reg[11]/C
src20_reg[12]/C
src20_reg[13]/C
src20_reg[14]/C
src20_reg[15]/C
src20_reg[1]/C
src20_reg[2]/C
src20_reg[3]/C
src20_reg[4]/C
src20_reg[5]/C
src20_reg[6]/C
src20_reg[7]/C
src20_reg[8]/C
src20_reg[9]/C
src21_reg[0]/C
src21_reg[10]/C
src21_reg[11]/C
src21_reg[12]/C
src21_reg[13]/C
src21_reg[14]/C
src21_reg[15]/C
src21_reg[1]/C
src21_reg[2]/C
src21_reg[3]/C
src21_reg[4]/C
src21_reg[5]/C
src21_reg[6]/C
src21_reg[7]/C
src21_reg[8]/C
src21_reg[9]/C
src22_reg[0]/C
src22_reg[10]/C
src22_reg[11]/C
src22_reg[12]/C
src22_reg[13]/C
src22_reg[14]/C
src22_reg[15]/C
src22_reg[1]/C
src22_reg[2]/C
src22_reg[3]/C
src22_reg[4]/C
src22_reg[5]/C
src22_reg[6]/C
src22_reg[7]/C
src22_reg[8]/C
src22_reg[9]/C
src23_reg[0]/C
src23_reg[10]/C
src23_reg[11]/C
src23_reg[12]/C
src23_reg[13]/C
src23_reg[14]/C
src23_reg[15]/C
src23_reg[1]/C
src23_reg[2]/C
src23_reg[3]/C
src23_reg[4]/C
src23_reg[5]/C
src23_reg[6]/C
src23_reg[7]/C
src23_reg[8]/C
src23_reg[9]/C
src24_reg[0]/C
src24_reg[10]/C
src24_reg[11]/C
src24_reg[12]/C
src24_reg[13]/C
src24_reg[14]/C
src24_reg[15]/C
src24_reg[1]/C
src24_reg[2]/C
src24_reg[3]/C
src24_reg[4]/C
src24_reg[5]/C
src24_reg[6]/C
src24_reg[7]/C
src24_reg[8]/C
src24_reg[9]/C
src25_reg[0]/C
src25_reg[10]/C
src25_reg[11]/C
src25_reg[12]/C
src25_reg[13]/C
src25_reg[14]/C
src25_reg[15]/C
src25_reg[1]/C
src25_reg[2]/C
src25_reg[3]/C
src25_reg[4]/C
src25_reg[5]/C
src25_reg[6]/C
src25_reg[7]/C
src25_reg[8]/C
src25_reg[9]/C
src26_reg[0]/C
src26_reg[10]/C
src26_reg[11]/C
src26_reg[12]/C
src26_reg[13]/C
src26_reg[14]/C
src26_reg[15]/C
src26_reg[1]/C
src26_reg[2]/C
src26_reg[3]/C
src26_reg[4]/C
src26_reg[5]/C
src26_reg[6]/C
src26_reg[7]/C
src26_reg[8]/C
src26_reg[9]/C
src27_reg[0]/C
src27_reg[10]/C
src27_reg[11]/C
src27_reg[12]/C
src27_reg[13]/C
src27_reg[14]/C
src27_reg[15]/C
src27_reg[1]/C
src27_reg[2]/C
src27_reg[3]/C
src27_reg[4]/C
src27_reg[5]/C
src27_reg[6]/C
src27_reg[7]/C
src27_reg[8]/C
src27_reg[9]/C
src28_reg[0]/C
src28_reg[10]/C
src28_reg[11]/C
src28_reg[12]/C
src28_reg[13]/C
src28_reg[14]/C
src28_reg[15]/C
src28_reg[1]/C
src28_reg[2]/C
src28_reg[3]/C
src28_reg[4]/C
src28_reg[5]/C
src28_reg[6]/C
src28_reg[7]/C
src28_reg[8]/C
src28_reg[9]/C
src29_reg[0]/C
src29_reg[10]/C
src29_reg[11]/C
src29_reg[12]/C
src29_reg[13]/C
src29_reg[14]/C
src29_reg[15]/C
src29_reg[1]/C
src29_reg[2]/C
src29_reg[3]/C
src29_reg[4]/C
src29_reg[5]/C
src29_reg[6]/C
src29_reg[7]/C
src29_reg[8]/C
src29_reg[9]/C
src2_reg[0]/C
src2_reg[10]/C
src2_reg[11]/C
src2_reg[12]/C
src2_reg[13]/C
src2_reg[14]/C
src2_reg[15]/C
src2_reg[1]/C
src2_reg[2]/C
src2_reg[3]/C
src2_reg[4]/C
src2_reg[5]/C
src2_reg[6]/C
src2_reg[7]/C
src2_reg[8]/C
src2_reg[9]/C
src30_reg[0]/C
src30_reg[10]/C
src30_reg[11]/C
src30_reg[12]/C
src30_reg[13]/C
src30_reg[14]/C
src30_reg[15]/C
src30_reg[1]/C
src30_reg[2]/C
src30_reg[3]/C
src30_reg[4]/C
src30_reg[5]/C
src30_reg[6]/C
src30_reg[7]/C
src30_reg[8]/C
src30_reg[9]/C
src31_reg[0]/C
src31_reg[10]/C
src31_reg[11]/C
src31_reg[12]/C
src31_reg[13]/C
src31_reg[14]/C
src31_reg[15]/C
src31_reg[1]/C
src31_reg[2]/C
src31_reg[3]/C
src31_reg[4]/C
src31_reg[5]/C
src31_reg[6]/C
src31_reg[7]/C
src31_reg[8]/C
src31_reg[9]/C
src3_reg[0]/C
src3_reg[10]/C
src3_reg[11]/C
src3_reg[12]/C
src3_reg[13]/C
src3_reg[14]/C
src3_reg[15]/C
src3_reg[1]/C
src3_reg[2]/C
src3_reg[3]/C
src3_reg[4]/C
src3_reg[5]/C
src3_reg[6]/C
src3_reg[7]/C
src3_reg[8]/C
src3_reg[9]/C
src4_reg[0]/C
src4_reg[10]/C
src4_reg[11]/C
src4_reg[12]/C
src4_reg[13]/C
src4_reg[14]/C
src4_reg[15]/C
src4_reg[1]/C
src4_reg[2]/C
src4_reg[3]/C
src4_reg[4]/C
src4_reg[5]/C
src4_reg[6]/C
src4_reg[7]/C
src4_reg[8]/C
src4_reg[9]/C
src5_reg[0]/C
src5_reg[10]/C
src5_reg[11]/C
src5_reg[12]/C
src5_reg[13]/C
src5_reg[14]/C
src5_reg[15]/C
src5_reg[1]/C
src5_reg[2]/C
src5_reg[3]/C
src5_reg[4]/C
src5_reg[5]/C
src5_reg[6]/C
src5_reg[7]/C
src5_reg[8]/C
src5_reg[9]/C
src6_reg[0]/C
src6_reg[10]/C
src6_reg[11]/C
src6_reg[12]/C
src6_reg[13]/C
src6_reg[14]/C
src6_reg[15]/C
src6_reg[1]/C
src6_reg[2]/C
src6_reg[3]/C
src6_reg[4]/C
src6_reg[5]/C
src6_reg[6]/C
src6_reg[7]/C
src6_reg[8]/C
src6_reg[9]/C
src7_reg[0]/C
src7_reg[10]/C
src7_reg[11]/C
src7_reg[12]/C
src7_reg[13]/C
src7_reg[14]/C
src7_reg[15]/C
src7_reg[1]/C
src7_reg[2]/C
src7_reg[3]/C
src7_reg[4]/C
src7_reg[5]/C
src7_reg[6]/C
src7_reg[7]/C
src7_reg[8]/C
src7_reg[9]/C
src8_reg[0]/C
src8_reg[10]/C
src8_reg[11]/C
src8_reg[12]/C
src8_reg[13]/C
src8_reg[14]/C
src8_reg[15]/C
src8_reg[1]/C
src8_reg[2]/C
src8_reg[3]/C
src8_reg[4]/C
src8_reg[5]/C
src8_reg[6]/C
src8_reg[7]/C
src8_reg[8]/C
src8_reg[9]/C
src9_reg[0]/C
src9_reg[10]/C
src9_reg[11]/C
src9_reg[12]/C
src9_reg[13]/C
src9_reg[14]/C
src9_reg[15]/C
src9_reg[1]/C
src9_reg[2]/C
src9_reg[3]/C
src9_reg[4]/C
src9_reg[5]/C
src9_reg[6]/C
src9_reg[7]/C
src9_reg[8]/C
src9_reg[9]/C


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (512)
--------------------------------------------------
 There are 512 pins that are not constrained for maximum delay. (HIGH)

src0_reg[0]/D
src0_reg[10]/D
src0_reg[11]/D
src0_reg[12]/D
src0_reg[13]/D
src0_reg[14]/D
src0_reg[15]/D
src0_reg[1]/D
src0_reg[2]/D
src0_reg[3]/D
src0_reg[4]/D
src0_reg[5]/D
src0_reg[6]/D
src0_reg[7]/D
src0_reg[8]/D
src0_reg[9]/D
src10_reg[0]/D
src10_reg[10]/D
src10_reg[11]/D
src10_reg[12]/D
src10_reg[13]/D
src10_reg[14]/D
src10_reg[15]/D
src10_reg[1]/D
src10_reg[2]/D
src10_reg[3]/D
src10_reg[4]/D
src10_reg[5]/D
src10_reg[6]/D
src10_reg[7]/D
src10_reg[8]/D
src10_reg[9]/D
src11_reg[0]/D
src11_reg[10]/D
src11_reg[11]/D
src11_reg[12]/D
src11_reg[13]/D
src11_reg[14]/D
src11_reg[15]/D
src11_reg[1]/D
src11_reg[2]/D
src11_reg[3]/D
src11_reg[4]/D
src11_reg[5]/D
src11_reg[6]/D
src11_reg[7]/D
src11_reg[8]/D
src11_reg[9]/D
src12_reg[0]/D
src12_reg[10]/D
src12_reg[11]/D
src12_reg[12]/D
src12_reg[13]/D
src12_reg[14]/D
src12_reg[15]/D
src12_reg[1]/D
src12_reg[2]/D
src12_reg[3]/D
src12_reg[4]/D
src12_reg[5]/D
src12_reg[6]/D
src12_reg[7]/D
src12_reg[8]/D
src12_reg[9]/D
src13_reg[0]/D
src13_reg[10]/D
src13_reg[11]/D
src13_reg[12]/D
src13_reg[13]/D
src13_reg[14]/D
src13_reg[15]/D
src13_reg[1]/D
src13_reg[2]/D
src13_reg[3]/D
src13_reg[4]/D
src13_reg[5]/D
src13_reg[6]/D
src13_reg[7]/D
src13_reg[8]/D
src13_reg[9]/D
src14_reg[0]/D
src14_reg[10]/D
src14_reg[11]/D
src14_reg[12]/D
src14_reg[13]/D
src14_reg[14]/D
src14_reg[15]/D
src14_reg[1]/D
src14_reg[2]/D
src14_reg[3]/D
src14_reg[4]/D
src14_reg[5]/D
src14_reg[6]/D
src14_reg[7]/D
src14_reg[8]/D
src14_reg[9]/D
src15_reg[0]/D
src15_reg[10]/D
src15_reg[11]/D
src15_reg[12]/D
src15_reg[13]/D
src15_reg[14]/D
src15_reg[15]/D
src15_reg[1]/D
src15_reg[2]/D
src15_reg[3]/D
src15_reg[4]/D
src15_reg[5]/D
src15_reg[6]/D
src15_reg[7]/D
src15_reg[8]/D
src15_reg[9]/D
src16_reg[0]/D
src16_reg[10]/D
src16_reg[11]/D
src16_reg[12]/D
src16_reg[13]/D
src16_reg[14]/D
src16_reg[15]/D
src16_reg[1]/D
src16_reg[2]/D
src16_reg[3]/D
src16_reg[4]/D
src16_reg[5]/D
src16_reg[6]/D
src16_reg[7]/D
src16_reg[8]/D
src16_reg[9]/D
src17_reg[0]/D
src17_reg[10]/D
src17_reg[11]/D
src17_reg[12]/D
src17_reg[13]/D
src17_reg[14]/D
src17_reg[15]/D
src17_reg[1]/D
src17_reg[2]/D
src17_reg[3]/D
src17_reg[4]/D
src17_reg[5]/D
src17_reg[6]/D
src17_reg[7]/D
src17_reg[8]/D
src17_reg[9]/D
src18_reg[0]/D
src18_reg[10]/D
src18_reg[11]/D
src18_reg[12]/D
src18_reg[13]/D
src18_reg[14]/D
src18_reg[15]/D
src18_reg[1]/D
src18_reg[2]/D
src18_reg[3]/D
src18_reg[4]/D
src18_reg[5]/D
src18_reg[6]/D
src18_reg[7]/D
src18_reg[8]/D
src18_reg[9]/D
src19_reg[0]/D
src19_reg[10]/D
src19_reg[11]/D
src19_reg[12]/D
src19_reg[13]/D
src19_reg[14]/D
src19_reg[15]/D
src19_reg[1]/D
src19_reg[2]/D
src19_reg[3]/D
src19_reg[4]/D
src19_reg[5]/D
src19_reg[6]/D
src19_reg[7]/D
src19_reg[8]/D
src19_reg[9]/D
src1_reg[0]/D
src1_reg[10]/D
src1_reg[11]/D
src1_reg[12]/D
src1_reg[13]/D
src1_reg[14]/D
src1_reg[15]/D
src1_reg[1]/D
src1_reg[2]/D
src1_reg[3]/D
src1_reg[4]/D
src1_reg[5]/D
src1_reg[6]/D
src1_reg[7]/D
src1_reg[8]/D
src1_reg[9]/D
src20_reg[0]/D
src20_reg[10]/D
src20_reg[11]/D
src20_reg[12]/D
src20_reg[13]/D
src20_reg[14]/D
src20_reg[15]/D
src20_reg[1]/D
src20_reg[2]/D
src20_reg[3]/D
src20_reg[4]/D
src20_reg[5]/D
src20_reg[6]/D
src20_reg[7]/D
src20_reg[8]/D
src20_reg[9]/D
src21_reg[0]/D
src21_reg[10]/D
src21_reg[11]/D
src21_reg[12]/D
src21_reg[13]/D
src21_reg[14]/D
src21_reg[15]/D
src21_reg[1]/D
src21_reg[2]/D
src21_reg[3]/D
src21_reg[4]/D
src21_reg[5]/D
src21_reg[6]/D
src21_reg[7]/D
src21_reg[8]/D
src21_reg[9]/D
src22_reg[0]/D
src22_reg[10]/D
src22_reg[11]/D
src22_reg[12]/D
src22_reg[13]/D
src22_reg[14]/D
src22_reg[15]/D
src22_reg[1]/D
src22_reg[2]/D
src22_reg[3]/D
src22_reg[4]/D
src22_reg[5]/D
src22_reg[6]/D
src22_reg[7]/D
src22_reg[8]/D
src22_reg[9]/D
src23_reg[0]/D
src23_reg[10]/D
src23_reg[11]/D
src23_reg[12]/D
src23_reg[13]/D
src23_reg[14]/D
src23_reg[15]/D
src23_reg[1]/D
src23_reg[2]/D
src23_reg[3]/D
src23_reg[4]/D
src23_reg[5]/D
src23_reg[6]/D
src23_reg[7]/D
src23_reg[8]/D
src23_reg[9]/D
src24_reg[0]/D
src24_reg[10]/D
src24_reg[11]/D
src24_reg[12]/D
src24_reg[13]/D
src24_reg[14]/D
src24_reg[15]/D
src24_reg[1]/D
src24_reg[2]/D
src24_reg[3]/D
src24_reg[4]/D
src24_reg[5]/D
src24_reg[6]/D
src24_reg[7]/D
src24_reg[8]/D
src24_reg[9]/D
src25_reg[0]/D
src25_reg[10]/D
src25_reg[11]/D
src25_reg[12]/D
src25_reg[13]/D
src25_reg[14]/D
src25_reg[15]/D
src25_reg[1]/D
src25_reg[2]/D
src25_reg[3]/D
src25_reg[4]/D
src25_reg[5]/D
src25_reg[6]/D
src25_reg[7]/D
src25_reg[8]/D
src25_reg[9]/D
src26_reg[0]/D
src26_reg[10]/D
src26_reg[11]/D
src26_reg[12]/D
src26_reg[13]/D
src26_reg[14]/D
src26_reg[15]/D
src26_reg[1]/D
src26_reg[2]/D
src26_reg[3]/D
src26_reg[4]/D
src26_reg[5]/D
src26_reg[6]/D
src26_reg[7]/D
src26_reg[8]/D
src26_reg[9]/D
src27_reg[0]/D
src27_reg[10]/D
src27_reg[11]/D
src27_reg[12]/D
src27_reg[13]/D
src27_reg[14]/D
src27_reg[15]/D
src27_reg[1]/D
src27_reg[2]/D
src27_reg[3]/D
src27_reg[4]/D
src27_reg[5]/D
src27_reg[6]/D
src27_reg[7]/D
src27_reg[8]/D
src27_reg[9]/D
src28_reg[0]/D
src28_reg[10]/D
src28_reg[11]/D
src28_reg[12]/D
src28_reg[13]/D
src28_reg[14]/D
src28_reg[15]/D
src28_reg[1]/D
src28_reg[2]/D
src28_reg[3]/D
src28_reg[4]/D
src28_reg[5]/D
src28_reg[6]/D
src28_reg[7]/D
src28_reg[8]/D
src28_reg[9]/D
src29_reg[0]/D
src29_reg[10]/D
src29_reg[11]/D
src29_reg[12]/D
src29_reg[13]/D
src29_reg[14]/D
src29_reg[15]/D
src29_reg[1]/D
src29_reg[2]/D
src29_reg[3]/D
src29_reg[4]/D
src29_reg[5]/D
src29_reg[6]/D
src29_reg[7]/D
src29_reg[8]/D
src29_reg[9]/D
src2_reg[0]/D
src2_reg[10]/D
src2_reg[11]/D
src2_reg[12]/D
src2_reg[13]/D
src2_reg[14]/D
src2_reg[15]/D
src2_reg[1]/D
src2_reg[2]/D
src2_reg[3]/D
src2_reg[4]/D
src2_reg[5]/D
src2_reg[6]/D
src2_reg[7]/D
src2_reg[8]/D
src2_reg[9]/D
src30_reg[0]/D
src30_reg[10]/D
src30_reg[11]/D
src30_reg[12]/D
src30_reg[13]/D
src30_reg[14]/D
src30_reg[15]/D
src30_reg[1]/D
src30_reg[2]/D
src30_reg[3]/D
src30_reg[4]/D
src30_reg[5]/D
src30_reg[6]/D
src30_reg[7]/D
src30_reg[8]/D
src30_reg[9]/D
src31_reg[0]/D
src31_reg[10]/D
src31_reg[11]/D
src31_reg[12]/D
src31_reg[13]/D
src31_reg[14]/D
src31_reg[15]/D
src31_reg[1]/D
src31_reg[2]/D
src31_reg[3]/D
src31_reg[4]/D
src31_reg[5]/D
src31_reg[6]/D
src31_reg[7]/D
src31_reg[8]/D
src31_reg[9]/D
src3_reg[0]/D
src3_reg[10]/D
src3_reg[11]/D
src3_reg[12]/D
src3_reg[13]/D
src3_reg[14]/D
src3_reg[15]/D
src3_reg[1]/D
src3_reg[2]/D
src3_reg[3]/D
src3_reg[4]/D
src3_reg[5]/D
src3_reg[6]/D
src3_reg[7]/D
src3_reg[8]/D
src3_reg[9]/D
src4_reg[0]/D
src4_reg[10]/D
src4_reg[11]/D
src4_reg[12]/D
src4_reg[13]/D
src4_reg[14]/D
src4_reg[15]/D
src4_reg[1]/D
src4_reg[2]/D
src4_reg[3]/D
src4_reg[4]/D
src4_reg[5]/D
src4_reg[6]/D
src4_reg[7]/D
src4_reg[8]/D
src4_reg[9]/D
src5_reg[0]/D
src5_reg[10]/D
src5_reg[11]/D
src5_reg[12]/D
src5_reg[13]/D
src5_reg[14]/D
src5_reg[15]/D
src5_reg[1]/D
src5_reg[2]/D
src5_reg[3]/D
src5_reg[4]/D
src5_reg[5]/D
src5_reg[6]/D
src5_reg[7]/D
src5_reg[8]/D
src5_reg[9]/D
src6_reg[0]/D
src6_reg[10]/D
src6_reg[11]/D
src6_reg[12]/D
src6_reg[13]/D
src6_reg[14]/D
src6_reg[15]/D
src6_reg[1]/D
src6_reg[2]/D
src6_reg[3]/D
src6_reg[4]/D
src6_reg[5]/D
src6_reg[6]/D
src6_reg[7]/D
src6_reg[8]/D
src6_reg[9]/D
src7_reg[0]/D
src7_reg[10]/D
src7_reg[11]/D
src7_reg[12]/D
src7_reg[13]/D
src7_reg[14]/D
src7_reg[15]/D
src7_reg[1]/D
src7_reg[2]/D
src7_reg[3]/D
src7_reg[4]/D
src7_reg[5]/D
src7_reg[6]/D
src7_reg[7]/D
src7_reg[8]/D
src7_reg[9]/D
src8_reg[0]/D
src8_reg[10]/D
src8_reg[11]/D
src8_reg[12]/D
src8_reg[13]/D
src8_reg[14]/D
src8_reg[15]/D
src8_reg[1]/D
src8_reg[2]/D
src8_reg[3]/D
src8_reg[4]/D
src8_reg[5]/D
src8_reg[6]/D
src8_reg[7]/D
src8_reg[8]/D
src8_reg[9]/D
src9_reg[0]/D
src9_reg[10]/D
src9_reg[11]/D
src9_reg[12]/D
src9_reg[13]/D
src9_reg[14]/D
src9_reg[15]/D
src9_reg[1]/D
src9_reg[2]/D
src9_reg[3]/D
src9_reg[4]/D
src9_reg[5]/D
src9_reg[6]/D
src9_reg[7]/D
src9_reg[8]/D
src9_reg[9]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (32)
-------------------------------
 There are 32 input ports with no input delay specified. (HIGH)

in_data0
in_data1
in_data10
in_data11
in_data12
in_data13
in_data14
in_data15
in_data16
in_data17
in_data18
in_data19
in_data2
in_data20
in_data21
in_data22
in_data23
in_data24
in_data25
in_data26
in_data27
in_data28
in_data29
in_data3
in_data30
in_data31
in_data4
in_data5
in_data6
in_data7
in_data8
in_data9

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

dst[0]
dst[10]
dst[11]
dst[12]
dst[13]
dst[14]
dst[15]
dst[16]
dst[17]
dst[18]
dst[19]
dst[1]
dst[20]
dst[2]
dst[3]
dst[4]
dst[5]
dst[6]
dst[7]
dst[8]
dst[9]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  533          inf        0.000                      0                  533           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           533 Endpoints
Min Delay           533 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src6_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.859ns  (logic 5.790ns (45.027%)  route 7.069ns (54.973%))
  Logic Levels:           14  (CARRY4=7 FDRE=1 LUT2=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDRE                         0.000     0.000 r  src6_reg[0]/C
    SLICE_X0Y114         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src6_reg[0]/Q
                         net (fo=5, routed)           1.286     1.627    compressor2_1_32_16/compressor_inst/gpc1/lut6_2_inst0/I1
    SLICE_X1Y108                                                      r  compressor2_1_32_16/compressor_inst/gpc1/lut6_2_inst0/LUT6/I1
    SLICE_X1Y108         LUT6 (Prop_lut6_I1_O)        0.097     1.724 r  compressor2_1_32_16/compressor_inst/gpc1/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.724    compressor2_1_32_16/compressor_inst/gpc1/lut6_2_inst0_n_1
    SLICE_X1Y108                                                      r  compressor2_1_32_16/compressor_inst/gpc1/carry4_inst0/S[0]
    SLICE_X1Y108         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187     1.911 r  compressor2_1_32_16/compressor_inst/gpc1/carry4_inst0/O[0]
                         net (fo=4, routed)           0.962     2.873    compressor2_1_32_16/compressor_inst/gpc85/lut6_2_inst0/I3
    SLICE_X0Y109                                                      r  compressor2_1_32_16/compressor_inst/gpc85/lut6_2_inst0/LUT6/I3
    SLICE_X0Y109         LUT6 (Prop_lut6_I3_O)        0.224     3.097 r  compressor2_1_32_16/compressor_inst/gpc85/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     3.097    compressor2_1_32_16/compressor_inst/gpc85/lut6_2_inst0_n_1
    SLICE_X0Y109                                                      r  compressor2_1_32_16/compressor_inst/gpc85/carry4_inst0/S[0]
    SLICE_X0Y109         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     3.400 r  compressor2_1_32_16/compressor_inst/gpc85/carry4_inst0/O[1]
                         net (fo=6, routed)           0.638     4.038    compressor2_1_32_16/compressor_inst/gpc162/lut6_2_inst1/I4
    SLICE_X1Y109                                                      r  compressor2_1_32_16/compressor_inst/gpc162/lut6_2_inst1/LUT6/I4
    SLICE_X1Y109         LUT6 (Prop_lut6_I4_O)        0.225     4.263 r  compressor2_1_32_16/compressor_inst/gpc162/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     4.263    compressor2_1_32_16/compressor_inst/gpc162/lut6_2_inst1_n_1
    SLICE_X1Y109                                                      r  compressor2_1_32_16/compressor_inst/gpc162/carry4_inst0/S[1]
    SLICE_X1Y109         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     4.740 r  compressor2_1_32_16/compressor_inst/gpc162/carry4_inst0/O[3]
                         net (fo=2, routed)           0.704     5.444    compressor2_1_32_16/compressor_inst/gpc195/lut6_2_inst2_1[0]
    SLICE_X5Y107                                                      r  compressor2_1_32_16/compressor_inst/gpc195/lut4_prop0/I3
    SLICE_X5Y107         LUT4 (Prop_lut4_I3_O)        0.234     5.678 r  compressor2_1_32_16/compressor_inst/gpc195/lut4_prop0/O
                         net (fo=1, routed)           0.000     5.678    compressor2_1_32_16/compressor_inst/gpc195/lut4_prop0_n_0
    SLICE_X5Y107                                                      r  compressor2_1_32_16/compressor_inst/gpc195/carry4_inst0/S[0]
    SLICE_X5Y107         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     6.130 r  compressor2_1_32_16/compressor_inst/gpc195/carry4_inst0/O[3]
                         net (fo=2, routed)           1.168     7.298    compressor2_1_32_16/rowadder2_1inst/src0[6]
    SLICE_X5Y98                                                       r  compressor2_1_32_16/rowadder2_1inst/lut_6_prop/I0
    SLICE_X5Y98          LUT2 (Prop_lut2_I0_O)        0.234     7.532 r  compressor2_1_32_16/rowadder2_1inst/lut_6_prop/O
                         net (fo=1, routed)           0.000     7.532    compressor2_1_32_16/rowadder2_1inst/prop[6]
    SLICE_X5Y98                                                       r  compressor2_1_32_16/rowadder2_1inst/carry4_7_4/S[2]
    SLICE_X5Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     7.833 r  compressor2_1_32_16/rowadder2_1inst/carry4_7_4/CO[3]
                         net (fo=1, routed)           0.000     7.833    compressor2_1_32_16/rowadder2_1inst/carryout[7]
    SLICE_X5Y99                                                       r  compressor2_1_32_16/rowadder2_1inst/carry4_11_8/CI
    SLICE_X5Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.922 r  compressor2_1_32_16/rowadder2_1inst/carry4_11_8/CO[3]
                         net (fo=1, routed)           0.001     7.923    compressor2_1_32_16/rowadder2_1inst/carryout[11]
    SLICE_X5Y100                                                      r  compressor2_1_32_16/rowadder2_1inst/carry4_15_12/CI
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.153 r  compressor2_1_32_16/rowadder2_1inst/carry4_15_12/O[1]
                         net (fo=1, routed)           2.310    10.463    dst_OBUF[13]
    V17                                                               r  dst_OBUF[13]_inst/I
    V17                  OBUF (Prop_obuf_I_O)         2.396    12.859 r  dst_OBUF[13]_inst/O
                         net (fo=0)                   0.000    12.859    dst[13]
    V17                                                               r  dst[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src6_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.807ns  (logic 5.720ns (44.662%)  route 7.087ns (55.338%))
  Logic Levels:           13  (CARRY4=6 FDRE=1 LUT2=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDRE                         0.000     0.000 r  src6_reg[0]/C
    SLICE_X0Y114         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src6_reg[0]/Q
                         net (fo=5, routed)           1.286     1.627    compressor2_1_32_16/compressor_inst/gpc1/lut6_2_inst0/I1
    SLICE_X1Y108                                                      r  compressor2_1_32_16/compressor_inst/gpc1/lut6_2_inst0/LUT6/I1
    SLICE_X1Y108         LUT6 (Prop_lut6_I1_O)        0.097     1.724 r  compressor2_1_32_16/compressor_inst/gpc1/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.724    compressor2_1_32_16/compressor_inst/gpc1/lut6_2_inst0_n_1
    SLICE_X1Y108                                                      r  compressor2_1_32_16/compressor_inst/gpc1/carry4_inst0/S[0]
    SLICE_X1Y108         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187     1.911 r  compressor2_1_32_16/compressor_inst/gpc1/carry4_inst0/O[0]
                         net (fo=4, routed)           0.962     2.873    compressor2_1_32_16/compressor_inst/gpc85/lut6_2_inst0/I3
    SLICE_X0Y109                                                      r  compressor2_1_32_16/compressor_inst/gpc85/lut6_2_inst0/LUT6/I3
    SLICE_X0Y109         LUT6 (Prop_lut6_I3_O)        0.224     3.097 r  compressor2_1_32_16/compressor_inst/gpc85/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     3.097    compressor2_1_32_16/compressor_inst/gpc85/lut6_2_inst0_n_1
    SLICE_X0Y109                                                      r  compressor2_1_32_16/compressor_inst/gpc85/carry4_inst0/S[0]
    SLICE_X0Y109         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     3.400 r  compressor2_1_32_16/compressor_inst/gpc85/carry4_inst0/O[1]
                         net (fo=6, routed)           0.638     4.038    compressor2_1_32_16/compressor_inst/gpc162/lut6_2_inst1/I4
    SLICE_X1Y109                                                      r  compressor2_1_32_16/compressor_inst/gpc162/lut6_2_inst1/LUT6/I4
    SLICE_X1Y109         LUT6 (Prop_lut6_I4_O)        0.225     4.263 r  compressor2_1_32_16/compressor_inst/gpc162/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     4.263    compressor2_1_32_16/compressor_inst/gpc162/lut6_2_inst1_n_1
    SLICE_X1Y109                                                      r  compressor2_1_32_16/compressor_inst/gpc162/carry4_inst0/S[1]
    SLICE_X1Y109         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     4.740 r  compressor2_1_32_16/compressor_inst/gpc162/carry4_inst0/O[3]
                         net (fo=2, routed)           0.704     5.444    compressor2_1_32_16/compressor_inst/gpc195/lut6_2_inst2_1[0]
    SLICE_X5Y107                                                      r  compressor2_1_32_16/compressor_inst/gpc195/lut4_prop0/I3
    SLICE_X5Y107         LUT4 (Prop_lut4_I3_O)        0.234     5.678 r  compressor2_1_32_16/compressor_inst/gpc195/lut4_prop0/O
                         net (fo=1, routed)           0.000     5.678    compressor2_1_32_16/compressor_inst/gpc195/lut4_prop0_n_0
    SLICE_X5Y107                                                      r  compressor2_1_32_16/compressor_inst/gpc195/carry4_inst0/S[0]
    SLICE_X5Y107         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     6.130 r  compressor2_1_32_16/compressor_inst/gpc195/carry4_inst0/O[3]
                         net (fo=2, routed)           1.168     7.298    compressor2_1_32_16/rowadder2_1inst/src0[6]
    SLICE_X5Y98                                                       r  compressor2_1_32_16/rowadder2_1inst/lut_6_prop/I0
    SLICE_X5Y98          LUT2 (Prop_lut2_I0_O)        0.234     7.532 r  compressor2_1_32_16/rowadder2_1inst/lut_6_prop/O
                         net (fo=1, routed)           0.000     7.532    compressor2_1_32_16/rowadder2_1inst/prop[6]
    SLICE_X5Y98                                                       r  compressor2_1_32_16/rowadder2_1inst/carry4_7_4/S[2]
    SLICE_X5Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     7.833 r  compressor2_1_32_16/rowadder2_1inst/carry4_7_4/CO[3]
                         net (fo=1, routed)           0.000     7.833    compressor2_1_32_16/rowadder2_1inst/carryout[7]
    SLICE_X5Y99                                                       r  compressor2_1_32_16/rowadder2_1inst/carry4_11_8/CI
    SLICE_X5Y99          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.063 r  compressor2_1_32_16/rowadder2_1inst/carry4_11_8/O[1]
                         net (fo=1, routed)           2.329    10.392    dst_OBUF[9]
    V12                                                               r  dst_OBUF[9]_inst/I
    V12                  OBUF (Prop_obuf_I_O)         2.415    12.807 r  dst_OBUF[9]_inst/O
                         net (fo=0)                   0.000    12.807    dst[9]
    V12                                                               r  dst[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src6_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.804ns  (logic 5.875ns (45.884%)  route 6.929ns (54.116%))
  Logic Levels:           15  (CARRY4=8 FDRE=1 LUT2=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDRE                         0.000     0.000 r  src6_reg[0]/C
    SLICE_X0Y114         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src6_reg[0]/Q
                         net (fo=5, routed)           1.286     1.627    compressor2_1_32_16/compressor_inst/gpc1/lut6_2_inst0/I1
    SLICE_X1Y108                                                      r  compressor2_1_32_16/compressor_inst/gpc1/lut6_2_inst0/LUT6/I1
    SLICE_X1Y108         LUT6 (Prop_lut6_I1_O)        0.097     1.724 r  compressor2_1_32_16/compressor_inst/gpc1/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.724    compressor2_1_32_16/compressor_inst/gpc1/lut6_2_inst0_n_1
    SLICE_X1Y108                                                      r  compressor2_1_32_16/compressor_inst/gpc1/carry4_inst0/S[0]
    SLICE_X1Y108         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187     1.911 r  compressor2_1_32_16/compressor_inst/gpc1/carry4_inst0/O[0]
                         net (fo=4, routed)           0.962     2.873    compressor2_1_32_16/compressor_inst/gpc85/lut6_2_inst0/I3
    SLICE_X0Y109                                                      r  compressor2_1_32_16/compressor_inst/gpc85/lut6_2_inst0/LUT6/I3
    SLICE_X0Y109         LUT6 (Prop_lut6_I3_O)        0.224     3.097 r  compressor2_1_32_16/compressor_inst/gpc85/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     3.097    compressor2_1_32_16/compressor_inst/gpc85/lut6_2_inst0_n_1
    SLICE_X0Y109                                                      r  compressor2_1_32_16/compressor_inst/gpc85/carry4_inst0/S[0]
    SLICE_X0Y109         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     3.400 r  compressor2_1_32_16/compressor_inst/gpc85/carry4_inst0/O[1]
                         net (fo=6, routed)           0.638     4.038    compressor2_1_32_16/compressor_inst/gpc162/lut6_2_inst1/I4
    SLICE_X1Y109                                                      r  compressor2_1_32_16/compressor_inst/gpc162/lut6_2_inst1/LUT6/I4
    SLICE_X1Y109         LUT6 (Prop_lut6_I4_O)        0.225     4.263 r  compressor2_1_32_16/compressor_inst/gpc162/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     4.263    compressor2_1_32_16/compressor_inst/gpc162/lut6_2_inst1_n_1
    SLICE_X1Y109                                                      r  compressor2_1_32_16/compressor_inst/gpc162/carry4_inst0/S[1]
    SLICE_X1Y109         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     4.740 r  compressor2_1_32_16/compressor_inst/gpc162/carry4_inst0/O[3]
                         net (fo=2, routed)           0.704     5.444    compressor2_1_32_16/compressor_inst/gpc195/lut6_2_inst2_1[0]
    SLICE_X5Y107                                                      r  compressor2_1_32_16/compressor_inst/gpc195/lut4_prop0/I3
    SLICE_X5Y107         LUT4 (Prop_lut4_I3_O)        0.234     5.678 r  compressor2_1_32_16/compressor_inst/gpc195/lut4_prop0/O
                         net (fo=1, routed)           0.000     5.678    compressor2_1_32_16/compressor_inst/gpc195/lut4_prop0_n_0
    SLICE_X5Y107                                                      r  compressor2_1_32_16/compressor_inst/gpc195/carry4_inst0/S[0]
    SLICE_X5Y107         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     6.130 r  compressor2_1_32_16/compressor_inst/gpc195/carry4_inst0/O[3]
                         net (fo=2, routed)           1.168     7.298    compressor2_1_32_16/rowadder2_1inst/src0[6]
    SLICE_X5Y98                                                       r  compressor2_1_32_16/rowadder2_1inst/lut_6_prop/I0
    SLICE_X5Y98          LUT2 (Prop_lut2_I0_O)        0.234     7.532 r  compressor2_1_32_16/rowadder2_1inst/lut_6_prop/O
                         net (fo=1, routed)           0.000     7.532    compressor2_1_32_16/rowadder2_1inst/prop[6]
    SLICE_X5Y98                                                       r  compressor2_1_32_16/rowadder2_1inst/carry4_7_4/S[2]
    SLICE_X5Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     7.833 r  compressor2_1_32_16/rowadder2_1inst/carry4_7_4/CO[3]
                         net (fo=1, routed)           0.000     7.833    compressor2_1_32_16/rowadder2_1inst/carryout[7]
    SLICE_X5Y99                                                       r  compressor2_1_32_16/rowadder2_1inst/carry4_11_8/CI
    SLICE_X5Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.922 r  compressor2_1_32_16/rowadder2_1inst/carry4_11_8/CO[3]
                         net (fo=1, routed)           0.001     7.923    compressor2_1_32_16/rowadder2_1inst/carryout[11]
    SLICE_X5Y100                                                      r  compressor2_1_32_16/rowadder2_1inst/carry4_15_12/CI
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.012 r  compressor2_1_32_16/rowadder2_1inst/carry4_15_12/CO[3]
                         net (fo=1, routed)           0.000     8.012    compressor2_1_32_16/rowadder2_1inst/carryout[15]
    SLICE_X5Y101                                                      r  compressor2_1_32_16/rowadder2_1inst/carry4_19_16/CI
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.242 r  compressor2_1_32_16/rowadder2_1inst/carry4_19_16/O[1]
                         net (fo=1, routed)           2.170    10.412    dst_OBUF[17]
    V16                                                               r  dst_OBUF[17]_inst/I
    V16                  OBUF (Prop_obuf_I_O)         2.392    12.804 r  dst_OBUF[17]_inst/O
                         net (fo=0)                   0.000    12.804    dst[17]
    V16                                                               r  dst[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src6_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.792ns  (logic 5.727ns (44.770%)  route 7.065ns (55.230%))
  Logic Levels:           13  (CARRY4=6 FDRE=1 LUT2=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDRE                         0.000     0.000 r  src6_reg[0]/C
    SLICE_X0Y114         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src6_reg[0]/Q
                         net (fo=5, routed)           1.286     1.627    compressor2_1_32_16/compressor_inst/gpc1/lut6_2_inst0/I1
    SLICE_X1Y108                                                      r  compressor2_1_32_16/compressor_inst/gpc1/lut6_2_inst0/LUT6/I1
    SLICE_X1Y108         LUT6 (Prop_lut6_I1_O)        0.097     1.724 r  compressor2_1_32_16/compressor_inst/gpc1/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.724    compressor2_1_32_16/compressor_inst/gpc1/lut6_2_inst0_n_1
    SLICE_X1Y108                                                      r  compressor2_1_32_16/compressor_inst/gpc1/carry4_inst0/S[0]
    SLICE_X1Y108         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187     1.911 r  compressor2_1_32_16/compressor_inst/gpc1/carry4_inst0/O[0]
                         net (fo=4, routed)           0.962     2.873    compressor2_1_32_16/compressor_inst/gpc85/lut6_2_inst0/I3
    SLICE_X0Y109                                                      r  compressor2_1_32_16/compressor_inst/gpc85/lut6_2_inst0/LUT6/I3
    SLICE_X0Y109         LUT6 (Prop_lut6_I3_O)        0.224     3.097 r  compressor2_1_32_16/compressor_inst/gpc85/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     3.097    compressor2_1_32_16/compressor_inst/gpc85/lut6_2_inst0_n_1
    SLICE_X0Y109                                                      r  compressor2_1_32_16/compressor_inst/gpc85/carry4_inst0/S[0]
    SLICE_X0Y109         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     3.400 r  compressor2_1_32_16/compressor_inst/gpc85/carry4_inst0/O[1]
                         net (fo=6, routed)           0.638     4.038    compressor2_1_32_16/compressor_inst/gpc162/lut6_2_inst1/I4
    SLICE_X1Y109                                                      r  compressor2_1_32_16/compressor_inst/gpc162/lut6_2_inst1/LUT6/I4
    SLICE_X1Y109         LUT6 (Prop_lut6_I4_O)        0.225     4.263 r  compressor2_1_32_16/compressor_inst/gpc162/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     4.263    compressor2_1_32_16/compressor_inst/gpc162/lut6_2_inst1_n_1
    SLICE_X1Y109                                                      r  compressor2_1_32_16/compressor_inst/gpc162/carry4_inst0/S[1]
    SLICE_X1Y109         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     4.740 r  compressor2_1_32_16/compressor_inst/gpc162/carry4_inst0/O[3]
                         net (fo=2, routed)           0.704     5.444    compressor2_1_32_16/compressor_inst/gpc195/lut6_2_inst2_1[0]
    SLICE_X5Y107                                                      r  compressor2_1_32_16/compressor_inst/gpc195/lut4_prop0/I3
    SLICE_X5Y107         LUT4 (Prop_lut4_I3_O)        0.234     5.678 r  compressor2_1_32_16/compressor_inst/gpc195/lut4_prop0/O
                         net (fo=1, routed)           0.000     5.678    compressor2_1_32_16/compressor_inst/gpc195/lut4_prop0_n_0
    SLICE_X5Y107                                                      r  compressor2_1_32_16/compressor_inst/gpc195/carry4_inst0/S[0]
    SLICE_X5Y107         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     6.130 r  compressor2_1_32_16/compressor_inst/gpc195/carry4_inst0/O[3]
                         net (fo=2, routed)           1.168     7.298    compressor2_1_32_16/rowadder2_1inst/src0[6]
    SLICE_X5Y98                                                       r  compressor2_1_32_16/rowadder2_1inst/lut_6_prop/I0
    SLICE_X5Y98          LUT2 (Prop_lut2_I0_O)        0.234     7.532 r  compressor2_1_32_16/rowadder2_1inst/lut_6_prop/O
                         net (fo=1, routed)           0.000     7.532    compressor2_1_32_16/rowadder2_1inst/prop[6]
    SLICE_X5Y98                                                       r  compressor2_1_32_16/rowadder2_1inst/carry4_7_4/S[2]
    SLICE_X5Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     7.833 r  compressor2_1_32_16/rowadder2_1inst/carry4_7_4/CO[3]
                         net (fo=1, routed)           0.000     7.833    compressor2_1_32_16/rowadder2_1inst/carryout[7]
    SLICE_X5Y99                                                       r  compressor2_1_32_16/rowadder2_1inst/carry4_11_8/CI
    SLICE_X5Y99          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     8.067 r  compressor2_1_32_16/rowadder2_1inst/carry4_11_8/O[3]
                         net (fo=1, routed)           2.307    10.374    dst_OBUF[11]
    U11                                                               r  dst_OBUF[11]_inst/I
    U11                  OBUF (Prop_obuf_I_O)         2.418    12.792 r  dst_OBUF[11]_inst/O
                         net (fo=0)                   0.000    12.792    dst[11]
    U11                                                               r  dst[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src6_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.781ns  (logic 5.872ns (45.941%)  route 6.909ns (54.059%))
  Logic Levels:           15  (CARRY4=8 FDRE=1 LUT2=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDRE                         0.000     0.000 r  src6_reg[0]/C
    SLICE_X0Y114         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src6_reg[0]/Q
                         net (fo=5, routed)           1.286     1.627    compressor2_1_32_16/compressor_inst/gpc1/lut6_2_inst0/I1
    SLICE_X1Y108                                                      r  compressor2_1_32_16/compressor_inst/gpc1/lut6_2_inst0/LUT6/I1
    SLICE_X1Y108         LUT6 (Prop_lut6_I1_O)        0.097     1.724 r  compressor2_1_32_16/compressor_inst/gpc1/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.724    compressor2_1_32_16/compressor_inst/gpc1/lut6_2_inst0_n_1
    SLICE_X1Y108                                                      r  compressor2_1_32_16/compressor_inst/gpc1/carry4_inst0/S[0]
    SLICE_X1Y108         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187     1.911 r  compressor2_1_32_16/compressor_inst/gpc1/carry4_inst0/O[0]
                         net (fo=4, routed)           0.962     2.873    compressor2_1_32_16/compressor_inst/gpc85/lut6_2_inst0/I3
    SLICE_X0Y109                                                      r  compressor2_1_32_16/compressor_inst/gpc85/lut6_2_inst0/LUT6/I3
    SLICE_X0Y109         LUT6 (Prop_lut6_I3_O)        0.224     3.097 r  compressor2_1_32_16/compressor_inst/gpc85/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     3.097    compressor2_1_32_16/compressor_inst/gpc85/lut6_2_inst0_n_1
    SLICE_X0Y109                                                      r  compressor2_1_32_16/compressor_inst/gpc85/carry4_inst0/S[0]
    SLICE_X0Y109         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     3.400 r  compressor2_1_32_16/compressor_inst/gpc85/carry4_inst0/O[1]
                         net (fo=6, routed)           0.638     4.038    compressor2_1_32_16/compressor_inst/gpc162/lut6_2_inst1/I4
    SLICE_X1Y109                                                      r  compressor2_1_32_16/compressor_inst/gpc162/lut6_2_inst1/LUT6/I4
    SLICE_X1Y109         LUT6 (Prop_lut6_I4_O)        0.225     4.263 r  compressor2_1_32_16/compressor_inst/gpc162/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     4.263    compressor2_1_32_16/compressor_inst/gpc162/lut6_2_inst1_n_1
    SLICE_X1Y109                                                      r  compressor2_1_32_16/compressor_inst/gpc162/carry4_inst0/S[1]
    SLICE_X1Y109         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     4.740 r  compressor2_1_32_16/compressor_inst/gpc162/carry4_inst0/O[3]
                         net (fo=2, routed)           0.704     5.444    compressor2_1_32_16/compressor_inst/gpc195/lut6_2_inst2_1[0]
    SLICE_X5Y107                                                      r  compressor2_1_32_16/compressor_inst/gpc195/lut4_prop0/I3
    SLICE_X5Y107         LUT4 (Prop_lut4_I3_O)        0.234     5.678 r  compressor2_1_32_16/compressor_inst/gpc195/lut4_prop0/O
                         net (fo=1, routed)           0.000     5.678    compressor2_1_32_16/compressor_inst/gpc195/lut4_prop0_n_0
    SLICE_X5Y107                                                      r  compressor2_1_32_16/compressor_inst/gpc195/carry4_inst0/S[0]
    SLICE_X5Y107         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     6.130 r  compressor2_1_32_16/compressor_inst/gpc195/carry4_inst0/O[3]
                         net (fo=2, routed)           1.168     7.298    compressor2_1_32_16/rowadder2_1inst/src0[6]
    SLICE_X5Y98                                                       r  compressor2_1_32_16/rowadder2_1inst/lut_6_prop/I0
    SLICE_X5Y98          LUT2 (Prop_lut2_I0_O)        0.234     7.532 r  compressor2_1_32_16/rowadder2_1inst/lut_6_prop/O
                         net (fo=1, routed)           0.000     7.532    compressor2_1_32_16/rowadder2_1inst/prop[6]
    SLICE_X5Y98                                                       r  compressor2_1_32_16/rowadder2_1inst/carry4_7_4/S[2]
    SLICE_X5Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     7.833 r  compressor2_1_32_16/rowadder2_1inst/carry4_7_4/CO[3]
                         net (fo=1, routed)           0.000     7.833    compressor2_1_32_16/rowadder2_1inst/carryout[7]
    SLICE_X5Y99                                                       r  compressor2_1_32_16/rowadder2_1inst/carry4_11_8/CI
    SLICE_X5Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.922 r  compressor2_1_32_16/rowadder2_1inst/carry4_11_8/CO[3]
                         net (fo=1, routed)           0.001     7.923    compressor2_1_32_16/rowadder2_1inst/carryout[11]
    SLICE_X5Y100                                                      r  compressor2_1_32_16/rowadder2_1inst/carry4_15_12/CI
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.012 r  compressor2_1_32_16/rowadder2_1inst/carry4_15_12/CO[3]
                         net (fo=1, routed)           0.000     8.012    compressor2_1_32_16/rowadder2_1inst/carryout[15]
    SLICE_X5Y101                                                      r  compressor2_1_32_16/rowadder2_1inst/carry4_19_16/CI
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     8.246 r  compressor2_1_32_16/rowadder2_1inst/carry4_19_16/O[3]
                         net (fo=1, routed)           2.150    10.396    dst_OBUF[19]
    T16                                                               r  dst_OBUF[19]_inst/I
    T16                  OBUF (Prop_obuf_I_O)         2.385    12.781 r  dst_OBUF[19]_inst/O
                         net (fo=0)                   0.000    12.781    dst[19]
    T16                                                               r  dst[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src6_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.752ns  (logic 5.656ns (44.356%)  route 7.096ns (55.644%))
  Logic Levels:           13  (CARRY4=6 FDRE=1 LUT2=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDRE                         0.000     0.000 r  src6_reg[0]/C
    SLICE_X0Y114         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src6_reg[0]/Q
                         net (fo=5, routed)           1.286     1.627    compressor2_1_32_16/compressor_inst/gpc1/lut6_2_inst0/I1
    SLICE_X1Y108                                                      r  compressor2_1_32_16/compressor_inst/gpc1/lut6_2_inst0/LUT6/I1
    SLICE_X1Y108         LUT6 (Prop_lut6_I1_O)        0.097     1.724 r  compressor2_1_32_16/compressor_inst/gpc1/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.724    compressor2_1_32_16/compressor_inst/gpc1/lut6_2_inst0_n_1
    SLICE_X1Y108                                                      r  compressor2_1_32_16/compressor_inst/gpc1/carry4_inst0/S[0]
    SLICE_X1Y108         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187     1.911 r  compressor2_1_32_16/compressor_inst/gpc1/carry4_inst0/O[0]
                         net (fo=4, routed)           0.962     2.873    compressor2_1_32_16/compressor_inst/gpc85/lut6_2_inst0/I3
    SLICE_X0Y109                                                      r  compressor2_1_32_16/compressor_inst/gpc85/lut6_2_inst0/LUT6/I3
    SLICE_X0Y109         LUT6 (Prop_lut6_I3_O)        0.224     3.097 r  compressor2_1_32_16/compressor_inst/gpc85/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     3.097    compressor2_1_32_16/compressor_inst/gpc85/lut6_2_inst0_n_1
    SLICE_X0Y109                                                      r  compressor2_1_32_16/compressor_inst/gpc85/carry4_inst0/S[0]
    SLICE_X0Y109         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     3.400 r  compressor2_1_32_16/compressor_inst/gpc85/carry4_inst0/O[1]
                         net (fo=6, routed)           0.638     4.038    compressor2_1_32_16/compressor_inst/gpc162/lut6_2_inst1/I4
    SLICE_X1Y109                                                      r  compressor2_1_32_16/compressor_inst/gpc162/lut6_2_inst1/LUT6/I4
    SLICE_X1Y109         LUT6 (Prop_lut6_I4_O)        0.225     4.263 r  compressor2_1_32_16/compressor_inst/gpc162/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     4.263    compressor2_1_32_16/compressor_inst/gpc162/lut6_2_inst1_n_1
    SLICE_X1Y109                                                      r  compressor2_1_32_16/compressor_inst/gpc162/carry4_inst0/S[1]
    SLICE_X1Y109         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     4.740 r  compressor2_1_32_16/compressor_inst/gpc162/carry4_inst0/O[3]
                         net (fo=2, routed)           0.704     5.444    compressor2_1_32_16/compressor_inst/gpc195/lut6_2_inst2_1[0]
    SLICE_X5Y107                                                      r  compressor2_1_32_16/compressor_inst/gpc195/lut4_prop0/I3
    SLICE_X5Y107         LUT4 (Prop_lut4_I3_O)        0.234     5.678 r  compressor2_1_32_16/compressor_inst/gpc195/lut4_prop0/O
                         net (fo=1, routed)           0.000     5.678    compressor2_1_32_16/compressor_inst/gpc195/lut4_prop0_n_0
    SLICE_X5Y107                                                      r  compressor2_1_32_16/compressor_inst/gpc195/carry4_inst0/S[0]
    SLICE_X5Y107         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     6.130 r  compressor2_1_32_16/compressor_inst/gpc195/carry4_inst0/O[3]
                         net (fo=2, routed)           1.168     7.298    compressor2_1_32_16/rowadder2_1inst/src0[6]
    SLICE_X5Y98                                                       r  compressor2_1_32_16/rowadder2_1inst/lut_6_prop/I0
    SLICE_X5Y98          LUT2 (Prop_lut2_I0_O)        0.234     7.532 r  compressor2_1_32_16/rowadder2_1inst/lut_6_prop/O
                         net (fo=1, routed)           0.000     7.532    compressor2_1_32_16/rowadder2_1inst/prop[6]
    SLICE_X5Y98                                                       r  compressor2_1_32_16/rowadder2_1inst/carry4_7_4/S[2]
    SLICE_X5Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     7.833 r  compressor2_1_32_16/rowadder2_1inst/carry4_7_4/CO[3]
                         net (fo=1, routed)           0.000     7.833    compressor2_1_32_16/rowadder2_1inst/carryout[7]
    SLICE_X5Y99                                                       r  compressor2_1_32_16/rowadder2_1inst/carry4_11_8/CI
    SLICE_X5Y99          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     7.992 r  compressor2_1_32_16/rowadder2_1inst/carry4_11_8/O[0]
                         net (fo=1, routed)           2.338    10.330    dst_OBUF[8]
    V10                                                               r  dst_OBUF[8]_inst/I
    V10                  OBUF (Prop_obuf_I_O)         2.422    12.752 r  dst_OBUF[8]_inst/O
                         net (fo=0)                   0.000    12.752    dst[8]
    V10                                                               r  dst[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src6_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.750ns  (logic 5.800ns (45.493%)  route 6.950ns (54.507%))
  Logic Levels:           14  (CARRY4=7 FDRE=1 LUT2=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDRE                         0.000     0.000 r  src6_reg[0]/C
    SLICE_X0Y114         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src6_reg[0]/Q
                         net (fo=5, routed)           1.286     1.627    compressor2_1_32_16/compressor_inst/gpc1/lut6_2_inst0/I1
    SLICE_X1Y108                                                      r  compressor2_1_32_16/compressor_inst/gpc1/lut6_2_inst0/LUT6/I1
    SLICE_X1Y108         LUT6 (Prop_lut6_I1_O)        0.097     1.724 r  compressor2_1_32_16/compressor_inst/gpc1/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.724    compressor2_1_32_16/compressor_inst/gpc1/lut6_2_inst0_n_1
    SLICE_X1Y108                                                      r  compressor2_1_32_16/compressor_inst/gpc1/carry4_inst0/S[0]
    SLICE_X1Y108         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187     1.911 r  compressor2_1_32_16/compressor_inst/gpc1/carry4_inst0/O[0]
                         net (fo=4, routed)           0.962     2.873    compressor2_1_32_16/compressor_inst/gpc85/lut6_2_inst0/I3
    SLICE_X0Y109                                                      r  compressor2_1_32_16/compressor_inst/gpc85/lut6_2_inst0/LUT6/I3
    SLICE_X0Y109         LUT6 (Prop_lut6_I3_O)        0.224     3.097 r  compressor2_1_32_16/compressor_inst/gpc85/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     3.097    compressor2_1_32_16/compressor_inst/gpc85/lut6_2_inst0_n_1
    SLICE_X0Y109                                                      r  compressor2_1_32_16/compressor_inst/gpc85/carry4_inst0/S[0]
    SLICE_X0Y109         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     3.400 r  compressor2_1_32_16/compressor_inst/gpc85/carry4_inst0/O[1]
                         net (fo=6, routed)           0.638     4.038    compressor2_1_32_16/compressor_inst/gpc162/lut6_2_inst1/I4
    SLICE_X1Y109                                                      r  compressor2_1_32_16/compressor_inst/gpc162/lut6_2_inst1/LUT6/I4
    SLICE_X1Y109         LUT6 (Prop_lut6_I4_O)        0.225     4.263 r  compressor2_1_32_16/compressor_inst/gpc162/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     4.263    compressor2_1_32_16/compressor_inst/gpc162/lut6_2_inst1_n_1
    SLICE_X1Y109                                                      r  compressor2_1_32_16/compressor_inst/gpc162/carry4_inst0/S[1]
    SLICE_X1Y109         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     4.740 r  compressor2_1_32_16/compressor_inst/gpc162/carry4_inst0/O[3]
                         net (fo=2, routed)           0.704     5.444    compressor2_1_32_16/compressor_inst/gpc195/lut6_2_inst2_1[0]
    SLICE_X5Y107                                                      r  compressor2_1_32_16/compressor_inst/gpc195/lut4_prop0/I3
    SLICE_X5Y107         LUT4 (Prop_lut4_I3_O)        0.234     5.678 r  compressor2_1_32_16/compressor_inst/gpc195/lut4_prop0/O
                         net (fo=1, routed)           0.000     5.678    compressor2_1_32_16/compressor_inst/gpc195/lut4_prop0_n_0
    SLICE_X5Y107                                                      r  compressor2_1_32_16/compressor_inst/gpc195/carry4_inst0/S[0]
    SLICE_X5Y107         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     6.130 r  compressor2_1_32_16/compressor_inst/gpc195/carry4_inst0/O[3]
                         net (fo=2, routed)           1.168     7.298    compressor2_1_32_16/rowadder2_1inst/src0[6]
    SLICE_X5Y98                                                       r  compressor2_1_32_16/rowadder2_1inst/lut_6_prop/I0
    SLICE_X5Y98          LUT2 (Prop_lut2_I0_O)        0.234     7.532 r  compressor2_1_32_16/rowadder2_1inst/lut_6_prop/O
                         net (fo=1, routed)           0.000     7.532    compressor2_1_32_16/rowadder2_1inst/prop[6]
    SLICE_X5Y98                                                       r  compressor2_1_32_16/rowadder2_1inst/carry4_7_4/S[2]
    SLICE_X5Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     7.833 r  compressor2_1_32_16/rowadder2_1inst/carry4_7_4/CO[3]
                         net (fo=1, routed)           0.000     7.833    compressor2_1_32_16/rowadder2_1inst/carryout[7]
    SLICE_X5Y99                                                       r  compressor2_1_32_16/rowadder2_1inst/carry4_11_8/CI
    SLICE_X5Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.922 r  compressor2_1_32_16/rowadder2_1inst/carry4_11_8/CO[3]
                         net (fo=1, routed)           0.001     7.923    compressor2_1_32_16/rowadder2_1inst/carryout[11]
    SLICE_X5Y100                                                      r  compressor2_1_32_16/rowadder2_1inst/carry4_15_12/CI
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     8.157 r  compressor2_1_32_16/rowadder2_1inst/carry4_15_12/O[3]
                         net (fo=1, routed)           2.191    10.348    dst_OBUF[15]
    U18                                                               r  dst_OBUF[15]_inst/I
    U18                  OBUF (Prop_obuf_I_O)         2.402    12.750 r  dst_OBUF[15]_inst/O
                         net (fo=0)                   0.000    12.750    dst[15]
    U18                                                               r  dst[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src6_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.748ns  (logic 5.810ns (45.578%)  route 6.938ns (54.422%))
  Logic Levels:           15  (CARRY4=8 FDRE=1 LUT2=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDRE                         0.000     0.000 r  src6_reg[0]/C
    SLICE_X0Y114         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src6_reg[0]/Q
                         net (fo=5, routed)           1.286     1.627    compressor2_1_32_16/compressor_inst/gpc1/lut6_2_inst0/I1
    SLICE_X1Y108                                                      r  compressor2_1_32_16/compressor_inst/gpc1/lut6_2_inst0/LUT6/I1
    SLICE_X1Y108         LUT6 (Prop_lut6_I1_O)        0.097     1.724 r  compressor2_1_32_16/compressor_inst/gpc1/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.724    compressor2_1_32_16/compressor_inst/gpc1/lut6_2_inst0_n_1
    SLICE_X1Y108                                                      r  compressor2_1_32_16/compressor_inst/gpc1/carry4_inst0/S[0]
    SLICE_X1Y108         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187     1.911 r  compressor2_1_32_16/compressor_inst/gpc1/carry4_inst0/O[0]
                         net (fo=4, routed)           0.962     2.873    compressor2_1_32_16/compressor_inst/gpc85/lut6_2_inst0/I3
    SLICE_X0Y109                                                      r  compressor2_1_32_16/compressor_inst/gpc85/lut6_2_inst0/LUT6/I3
    SLICE_X0Y109         LUT6 (Prop_lut6_I3_O)        0.224     3.097 r  compressor2_1_32_16/compressor_inst/gpc85/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     3.097    compressor2_1_32_16/compressor_inst/gpc85/lut6_2_inst0_n_1
    SLICE_X0Y109                                                      r  compressor2_1_32_16/compressor_inst/gpc85/carry4_inst0/S[0]
    SLICE_X0Y109         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     3.400 r  compressor2_1_32_16/compressor_inst/gpc85/carry4_inst0/O[1]
                         net (fo=6, routed)           0.638     4.038    compressor2_1_32_16/compressor_inst/gpc162/lut6_2_inst1/I4
    SLICE_X1Y109                                                      r  compressor2_1_32_16/compressor_inst/gpc162/lut6_2_inst1/LUT6/I4
    SLICE_X1Y109         LUT6 (Prop_lut6_I4_O)        0.225     4.263 r  compressor2_1_32_16/compressor_inst/gpc162/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     4.263    compressor2_1_32_16/compressor_inst/gpc162/lut6_2_inst1_n_1
    SLICE_X1Y109                                                      r  compressor2_1_32_16/compressor_inst/gpc162/carry4_inst0/S[1]
    SLICE_X1Y109         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     4.740 r  compressor2_1_32_16/compressor_inst/gpc162/carry4_inst0/O[3]
                         net (fo=2, routed)           0.704     5.444    compressor2_1_32_16/compressor_inst/gpc195/lut6_2_inst2_1[0]
    SLICE_X5Y107                                                      r  compressor2_1_32_16/compressor_inst/gpc195/lut4_prop0/I3
    SLICE_X5Y107         LUT4 (Prop_lut4_I3_O)        0.234     5.678 r  compressor2_1_32_16/compressor_inst/gpc195/lut4_prop0/O
                         net (fo=1, routed)           0.000     5.678    compressor2_1_32_16/compressor_inst/gpc195/lut4_prop0_n_0
    SLICE_X5Y107                                                      r  compressor2_1_32_16/compressor_inst/gpc195/carry4_inst0/S[0]
    SLICE_X5Y107         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     6.130 r  compressor2_1_32_16/compressor_inst/gpc195/carry4_inst0/O[3]
                         net (fo=2, routed)           1.168     7.298    compressor2_1_32_16/rowadder2_1inst/src0[6]
    SLICE_X5Y98                                                       r  compressor2_1_32_16/rowadder2_1inst/lut_6_prop/I0
    SLICE_X5Y98          LUT2 (Prop_lut2_I0_O)        0.234     7.532 r  compressor2_1_32_16/rowadder2_1inst/lut_6_prop/O
                         net (fo=1, routed)           0.000     7.532    compressor2_1_32_16/rowadder2_1inst/prop[6]
    SLICE_X5Y98                                                       r  compressor2_1_32_16/rowadder2_1inst/carry4_7_4/S[2]
    SLICE_X5Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     7.833 r  compressor2_1_32_16/rowadder2_1inst/carry4_7_4/CO[3]
                         net (fo=1, routed)           0.000     7.833    compressor2_1_32_16/rowadder2_1inst/carryout[7]
    SLICE_X5Y99                                                       r  compressor2_1_32_16/rowadder2_1inst/carry4_11_8/CI
    SLICE_X5Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.922 r  compressor2_1_32_16/rowadder2_1inst/carry4_11_8/CO[3]
                         net (fo=1, routed)           0.001     7.923    compressor2_1_32_16/rowadder2_1inst/carryout[11]
    SLICE_X5Y100                                                      r  compressor2_1_32_16/rowadder2_1inst/carry4_15_12/CI
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.012 r  compressor2_1_32_16/rowadder2_1inst/carry4_15_12/CO[3]
                         net (fo=1, routed)           0.000     8.012    compressor2_1_32_16/rowadder2_1inst/carryout[15]
    SLICE_X5Y101                                                      r  compressor2_1_32_16/rowadder2_1inst/carry4_19_16/CI
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     8.171 r  compressor2_1_32_16/rowadder2_1inst/carry4_19_16/O[0]
                         net (fo=1, routed)           2.179    10.350    dst_OBUF[16]
    U17                                                               r  dst_OBUF[16]_inst/I
    U17                  OBUF (Prop_obuf_I_O)         2.398    12.748 r  dst_OBUF[16]_inst/O
                         net (fo=0)                   0.000    12.748    dst[16]
    U17                                                               r  dst[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src6_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.696ns  (logic 5.727ns (45.109%)  route 6.969ns (54.891%))
  Logic Levels:           14  (CARRY4=7 FDRE=1 LUT2=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDRE                         0.000     0.000 r  src6_reg[0]/C
    SLICE_X0Y114         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src6_reg[0]/Q
                         net (fo=5, routed)           1.286     1.627    compressor2_1_32_16/compressor_inst/gpc1/lut6_2_inst0/I1
    SLICE_X1Y108                                                      r  compressor2_1_32_16/compressor_inst/gpc1/lut6_2_inst0/LUT6/I1
    SLICE_X1Y108         LUT6 (Prop_lut6_I1_O)        0.097     1.724 r  compressor2_1_32_16/compressor_inst/gpc1/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.724    compressor2_1_32_16/compressor_inst/gpc1/lut6_2_inst0_n_1
    SLICE_X1Y108                                                      r  compressor2_1_32_16/compressor_inst/gpc1/carry4_inst0/S[0]
    SLICE_X1Y108         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187     1.911 r  compressor2_1_32_16/compressor_inst/gpc1/carry4_inst0/O[0]
                         net (fo=4, routed)           0.962     2.873    compressor2_1_32_16/compressor_inst/gpc85/lut6_2_inst0/I3
    SLICE_X0Y109                                                      r  compressor2_1_32_16/compressor_inst/gpc85/lut6_2_inst0/LUT6/I3
    SLICE_X0Y109         LUT6 (Prop_lut6_I3_O)        0.224     3.097 r  compressor2_1_32_16/compressor_inst/gpc85/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     3.097    compressor2_1_32_16/compressor_inst/gpc85/lut6_2_inst0_n_1
    SLICE_X0Y109                                                      r  compressor2_1_32_16/compressor_inst/gpc85/carry4_inst0/S[0]
    SLICE_X0Y109         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     3.400 r  compressor2_1_32_16/compressor_inst/gpc85/carry4_inst0/O[1]
                         net (fo=6, routed)           0.638     4.038    compressor2_1_32_16/compressor_inst/gpc162/lut6_2_inst1/I4
    SLICE_X1Y109                                                      r  compressor2_1_32_16/compressor_inst/gpc162/lut6_2_inst1/LUT6/I4
    SLICE_X1Y109         LUT6 (Prop_lut6_I4_O)        0.225     4.263 r  compressor2_1_32_16/compressor_inst/gpc162/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     4.263    compressor2_1_32_16/compressor_inst/gpc162/lut6_2_inst1_n_1
    SLICE_X1Y109                                                      r  compressor2_1_32_16/compressor_inst/gpc162/carry4_inst0/S[1]
    SLICE_X1Y109         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     4.740 r  compressor2_1_32_16/compressor_inst/gpc162/carry4_inst0/O[3]
                         net (fo=2, routed)           0.704     5.444    compressor2_1_32_16/compressor_inst/gpc195/lut6_2_inst2_1[0]
    SLICE_X5Y107                                                      r  compressor2_1_32_16/compressor_inst/gpc195/lut4_prop0/I3
    SLICE_X5Y107         LUT4 (Prop_lut4_I3_O)        0.234     5.678 r  compressor2_1_32_16/compressor_inst/gpc195/lut4_prop0/O
                         net (fo=1, routed)           0.000     5.678    compressor2_1_32_16/compressor_inst/gpc195/lut4_prop0_n_0
    SLICE_X5Y107                                                      r  compressor2_1_32_16/compressor_inst/gpc195/carry4_inst0/S[0]
    SLICE_X5Y107         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     6.130 r  compressor2_1_32_16/compressor_inst/gpc195/carry4_inst0/O[3]
                         net (fo=2, routed)           1.168     7.298    compressor2_1_32_16/rowadder2_1inst/src0[6]
    SLICE_X5Y98                                                       r  compressor2_1_32_16/rowadder2_1inst/lut_6_prop/I0
    SLICE_X5Y98          LUT2 (Prop_lut2_I0_O)        0.234     7.532 r  compressor2_1_32_16/rowadder2_1inst/lut_6_prop/O
                         net (fo=1, routed)           0.000     7.532    compressor2_1_32_16/rowadder2_1inst/prop[6]
    SLICE_X5Y98                                                       r  compressor2_1_32_16/rowadder2_1inst/carry4_7_4/S[2]
    SLICE_X5Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     7.833 r  compressor2_1_32_16/rowadder2_1inst/carry4_7_4/CO[3]
                         net (fo=1, routed)           0.000     7.833    compressor2_1_32_16/rowadder2_1inst/carryout[7]
    SLICE_X5Y99                                                       r  compressor2_1_32_16/rowadder2_1inst/carry4_11_8/CI
    SLICE_X5Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.922 r  compressor2_1_32_16/rowadder2_1inst/carry4_11_8/CO[3]
                         net (fo=1, routed)           0.001     7.923    compressor2_1_32_16/rowadder2_1inst/carryout[11]
    SLICE_X5Y100                                                      r  compressor2_1_32_16/rowadder2_1inst/carry4_15_12/CI
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     8.082 r  compressor2_1_32_16/rowadder2_1inst/carry4_15_12/O[0]
                         net (fo=1, routed)           2.210    10.292    dst_OBUF[12]
    T11                                                               r  dst_OBUF[12]_inst/I
    T11                  OBUF (Prop_obuf_I_O)         2.404    12.696 r  dst_OBUF[12]_inst/O
                         net (fo=0)                   0.000    12.696    dst[12]
    T11                                                               r  dst[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src6_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.690ns  (logic 5.881ns (46.345%)  route 6.809ns (53.655%))
  Logic Levels:           16  (CARRY4=9 FDRE=1 LUT2=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDRE                         0.000     0.000 r  src6_reg[0]/C
    SLICE_X0Y114         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src6_reg[0]/Q
                         net (fo=5, routed)           1.286     1.627    compressor2_1_32_16/compressor_inst/gpc1/lut6_2_inst0/I1
    SLICE_X1Y108                                                      r  compressor2_1_32_16/compressor_inst/gpc1/lut6_2_inst0/LUT6/I1
    SLICE_X1Y108         LUT6 (Prop_lut6_I1_O)        0.097     1.724 r  compressor2_1_32_16/compressor_inst/gpc1/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.724    compressor2_1_32_16/compressor_inst/gpc1/lut6_2_inst0_n_1
    SLICE_X1Y108                                                      r  compressor2_1_32_16/compressor_inst/gpc1/carry4_inst0/S[0]
    SLICE_X1Y108         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187     1.911 r  compressor2_1_32_16/compressor_inst/gpc1/carry4_inst0/O[0]
                         net (fo=4, routed)           0.962     2.873    compressor2_1_32_16/compressor_inst/gpc85/lut6_2_inst0/I3
    SLICE_X0Y109                                                      r  compressor2_1_32_16/compressor_inst/gpc85/lut6_2_inst0/LUT6/I3
    SLICE_X0Y109         LUT6 (Prop_lut6_I3_O)        0.224     3.097 r  compressor2_1_32_16/compressor_inst/gpc85/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     3.097    compressor2_1_32_16/compressor_inst/gpc85/lut6_2_inst0_n_1
    SLICE_X0Y109                                                      r  compressor2_1_32_16/compressor_inst/gpc85/carry4_inst0/S[0]
    SLICE_X0Y109         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     3.400 r  compressor2_1_32_16/compressor_inst/gpc85/carry4_inst0/O[1]
                         net (fo=6, routed)           0.638     4.038    compressor2_1_32_16/compressor_inst/gpc162/lut6_2_inst1/I4
    SLICE_X1Y109                                                      r  compressor2_1_32_16/compressor_inst/gpc162/lut6_2_inst1/LUT6/I4
    SLICE_X1Y109         LUT6 (Prop_lut6_I4_O)        0.225     4.263 r  compressor2_1_32_16/compressor_inst/gpc162/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     4.263    compressor2_1_32_16/compressor_inst/gpc162/lut6_2_inst1_n_1
    SLICE_X1Y109                                                      r  compressor2_1_32_16/compressor_inst/gpc162/carry4_inst0/S[1]
    SLICE_X1Y109         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     4.740 r  compressor2_1_32_16/compressor_inst/gpc162/carry4_inst0/O[3]
                         net (fo=2, routed)           0.704     5.444    compressor2_1_32_16/compressor_inst/gpc195/lut6_2_inst2_1[0]
    SLICE_X5Y107                                                      r  compressor2_1_32_16/compressor_inst/gpc195/lut4_prop0/I3
    SLICE_X5Y107         LUT4 (Prop_lut4_I3_O)        0.234     5.678 r  compressor2_1_32_16/compressor_inst/gpc195/lut4_prop0/O
                         net (fo=1, routed)           0.000     5.678    compressor2_1_32_16/compressor_inst/gpc195/lut4_prop0_n_0
    SLICE_X5Y107                                                      r  compressor2_1_32_16/compressor_inst/gpc195/carry4_inst0/S[0]
    SLICE_X5Y107         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     6.130 r  compressor2_1_32_16/compressor_inst/gpc195/carry4_inst0/O[3]
                         net (fo=2, routed)           1.168     7.298    compressor2_1_32_16/rowadder2_1inst/src0[6]
    SLICE_X5Y98                                                       r  compressor2_1_32_16/rowadder2_1inst/lut_6_prop/I0
    SLICE_X5Y98          LUT2 (Prop_lut2_I0_O)        0.234     7.532 r  compressor2_1_32_16/rowadder2_1inst/lut_6_prop/O
                         net (fo=1, routed)           0.000     7.532    compressor2_1_32_16/rowadder2_1inst/prop[6]
    SLICE_X5Y98                                                       r  compressor2_1_32_16/rowadder2_1inst/carry4_7_4/S[2]
    SLICE_X5Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     7.833 r  compressor2_1_32_16/rowadder2_1inst/carry4_7_4/CO[3]
                         net (fo=1, routed)           0.000     7.833    compressor2_1_32_16/rowadder2_1inst/carryout[7]
    SLICE_X5Y99                                                       r  compressor2_1_32_16/rowadder2_1inst/carry4_11_8/CI
    SLICE_X5Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.922 r  compressor2_1_32_16/rowadder2_1inst/carry4_11_8/CO[3]
                         net (fo=1, routed)           0.001     7.923    compressor2_1_32_16/rowadder2_1inst/carryout[11]
    SLICE_X5Y100                                                      r  compressor2_1_32_16/rowadder2_1inst/carry4_15_12/CI
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.012 r  compressor2_1_32_16/rowadder2_1inst/carry4_15_12/CO[3]
                         net (fo=1, routed)           0.000     8.012    compressor2_1_32_16/rowadder2_1inst/carryout[15]
    SLICE_X5Y101                                                      r  compressor2_1_32_16/rowadder2_1inst/carry4_19_16/CI
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.101 r  compressor2_1_32_16/rowadder2_1inst/carry4_19_16/CO[3]
                         net (fo=1, routed)           0.000     8.101    compressor2_1_32_16/rowadder2_1inst/carryout[19]
    SLICE_X5Y102                                                      r  compressor2_1_32_16/rowadder2_1inst/carry4_23_20/CI
    SLICE_X5Y102         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     8.260 r  compressor2_1_32_16/rowadder2_1inst/carry4_23_20/O[0]
                         net (fo=1, routed)           2.050    10.310    dst_OBUF[20]
    R16                                                               r  dst_OBUF[20]_inst/I
    R16                  OBUF (Prop_obuf_I_O)         2.380    12.690 r  dst_OBUF[20]_inst/O
                         net (fo=0)                   0.000    12.690    dst[20]
    R16                                                               r  dst[20] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src4_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src4_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.239ns  (logic 0.128ns (53.482%)  route 0.111ns (46.518%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y107        FDRE                         0.000     0.000 r  src4_reg[9]/C
    SLICE_X13Y107        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src4_reg[9]/Q
                         net (fo=5, routed)           0.111     0.239    src4[9]
    SLICE_X14Y106        FDRE                                         r  src4_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src30_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src30_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.141ns (57.882%)  route 0.103ns (42.118%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y110         FDRE                         0.000     0.000 r  src30_reg[2]/C
    SLICE_X1Y110         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src30_reg[2]/Q
                         net (fo=5, routed)           0.103     0.244    src30[2]
    SLICE_X3Y110         FDRE                                         r  src30_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src1_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.245ns  (logic 0.128ns (52.321%)  route 0.117ns (47.679%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y102        FDRE                         0.000     0.000 r  src1_reg[12]/C
    SLICE_X15Y102        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src1_reg[12]/Q
                         net (fo=5, routed)           0.117     0.245    src1[12]
    SLICE_X15Y101        FDRE                                         r  src1_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src29_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src29_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.246ns  (logic 0.141ns (57.298%)  route 0.105ns (42.702%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y109         FDRE                         0.000     0.000 r  src29_reg[3]/C
    SLICE_X5Y109         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src29_reg[3]/Q
                         net (fo=5, routed)           0.105     0.246    src29[3]
    SLICE_X7Y108         FDRE                                         r  src29_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src21_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src21_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.906%)  route 0.119ns (48.094%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y102        FDRE                         0.000     0.000 r  src21_reg[9]/C
    SLICE_X13Y102        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src21_reg[9]/Q
                         net (fo=2, routed)           0.119     0.247    src21[9]
    SLICE_X12Y102        FDRE                                         r  src21_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src16_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src16_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.141ns (57.050%)  route 0.106ns (42.950%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y103        FDRE                         0.000     0.000 r  src16_reg[9]/C
    SLICE_X13Y103        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src16_reg[9]/Q
                         net (fo=2, routed)           0.106     0.247    src16[9]
    SLICE_X15Y102        FDRE                                         r  src16_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src29_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src29_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.128ns (51.568%)  route 0.120ns (48.432%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y102         FDRE                         0.000     0.000 r  src29_reg[12]/C
    SLICE_X7Y102         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src29_reg[12]/Q
                         net (fo=2, routed)           0.120     0.248    src29[12]
    SLICE_X6Y101         FDRE                                         r  src29_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src27_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src27_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.128ns (51.453%)  route 0.121ns (48.547%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y106        FDRE                         0.000     0.000 r  src27_reg[7]/C
    SLICE_X11Y106        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src27_reg[7]/Q
                         net (fo=5, routed)           0.121     0.249    src27[7]
    SLICE_X11Y105        FDRE                                         r  src27_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src18_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src18_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.141ns (56.650%)  route 0.108ns (43.350%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y111         FDRE                         0.000     0.000 r  src18_reg[0]/C
    SLICE_X1Y111         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src18_reg[0]/Q
                         net (fo=5, routed)           0.108     0.249    src18[0]
    SLICE_X2Y112         FDRE                                         r  src18_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src1_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.141ns (56.650%)  route 0.108ns (43.350%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y107        FDRE                         0.000     0.000 r  src1_reg[9]/C
    SLICE_X13Y107        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src1_reg[9]/Q
                         net (fo=5, routed)           0.108     0.249    src1[9]
    SLICE_X14Y106        FDRE                                         r  src1_reg[10]/D
  -------------------------------------------------------------------    -------------------





