{
    "code": "module TopModule (\n    input wire clk,        // Clock signal, triggers on the positive edge\n    input wire resetn,     // Active-low, synchronous reset\n    input wire in,         // 1-bit input signal\n    output reg out         // 1-bit output signal\n);\n\n    reg [3:0] shift_reg;   // 4-bit shift register\n\n    always @(posedge clk) begin\n        if (!resetn) begin\n            // Reset condition: initialize all flip-flops to 0\n            shift_reg <= 4'b0000;\n        end else begin\n            // Shift operation\n            shift_reg <= {shift_reg[2:0], in};\n        end\n    end\n\n    always @(posedge clk) begin\n        if (!resetn) begin\n            out <= 1'b0;\n        end else begin\n            out <= shift_reg[3];\n        end\n    end\n\nendmodule",
    "test_results": {
        "num_mismatch": 88,
        "passfail": "R"
    }
}