{"Source Block": ["hdl/library/common/up_delay_cntrl.v@112:122@HdlIdDef", "  wire    [ 4:0]                  up_rdata_s;\n  wire    [(DATA_WIDTH-1):0]      up_drdata4_s;\n  wire    [(DATA_WIDTH-1):0]      up_drdata3_s;\n  wire    [(DATA_WIDTH-1):0]      up_drdata2_s;\n  wire    [(DATA_WIDTH-1):0]      up_drdata1_s;\n  wire    [(DATA_WIDTH-1):0]      up_drdata0_s;\n\n  // variables\n\n  genvar                          n;\n\n"], "Clone Blocks": [["hdl/library/common/up_delay_cntrl.v@111:121", "  wire                            up_rreq_s;\n  wire    [ 4:0]                  up_rdata_s;\n  wire    [(DATA_WIDTH-1):0]      up_drdata4_s;\n  wire    [(DATA_WIDTH-1):0]      up_drdata3_s;\n  wire    [(DATA_WIDTH-1):0]      up_drdata2_s;\n  wire    [(DATA_WIDTH-1):0]      up_drdata1_s;\n  wire    [(DATA_WIDTH-1):0]      up_drdata0_s;\n\n  // variables\n\n  genvar                          n;\n"], ["hdl/library/common/up_delay_cntrl.v@110:120", "  wire                            up_wreq_s;\n  wire                            up_rreq_s;\n  wire    [ 4:0]                  up_rdata_s;\n  wire    [(DATA_WIDTH-1):0]      up_drdata4_s;\n  wire    [(DATA_WIDTH-1):0]      up_drdata3_s;\n  wire    [(DATA_WIDTH-1):0]      up_drdata2_s;\n  wire    [(DATA_WIDTH-1):0]      up_drdata1_s;\n  wire    [(DATA_WIDTH-1):0]      up_drdata0_s;\n\n  // variables\n\n"], ["hdl/library/common/up_delay_cntrl.v@106:116", "  reg     [((DATA_WIDTH*5)-1):0]  up_dwdata = 'd0;\n\n  // internal signals\n\n  wire                            up_wreq_s;\n  wire                            up_rreq_s;\n  wire    [ 4:0]                  up_rdata_s;\n  wire    [(DATA_WIDTH-1):0]      up_drdata4_s;\n  wire    [(DATA_WIDTH-1):0]      up_drdata3_s;\n  wire    [(DATA_WIDTH-1):0]      up_drdata2_s;\n  wire    [(DATA_WIDTH-1):0]      up_drdata1_s;\n"], ["hdl/library/common/up_delay_cntrl.v@107:117", "\n  // internal signals\n\n  wire                            up_wreq_s;\n  wire                            up_rreq_s;\n  wire    [ 4:0]                  up_rdata_s;\n  wire    [(DATA_WIDTH-1):0]      up_drdata4_s;\n  wire    [(DATA_WIDTH-1):0]      up_drdata3_s;\n  wire    [(DATA_WIDTH-1):0]      up_drdata2_s;\n  wire    [(DATA_WIDTH-1):0]      up_drdata1_s;\n  wire    [(DATA_WIDTH-1):0]      up_drdata0_s;\n"], ["hdl/library/common/up_delay_cntrl.v@109:119", "\n  wire                            up_wreq_s;\n  wire                            up_rreq_s;\n  wire    [ 4:0]                  up_rdata_s;\n  wire    [(DATA_WIDTH-1):0]      up_drdata4_s;\n  wire    [(DATA_WIDTH-1):0]      up_drdata3_s;\n  wire    [(DATA_WIDTH-1):0]      up_drdata2_s;\n  wire    [(DATA_WIDTH-1):0]      up_drdata1_s;\n  wire    [(DATA_WIDTH-1):0]      up_drdata0_s;\n\n  // variables\n"], ["hdl/library/common/up_delay_cntrl.v@108:118", "  // internal signals\n\n  wire                            up_wreq_s;\n  wire                            up_rreq_s;\n  wire    [ 4:0]                  up_rdata_s;\n  wire    [(DATA_WIDTH-1):0]      up_drdata4_s;\n  wire    [(DATA_WIDTH-1):0]      up_drdata3_s;\n  wire    [(DATA_WIDTH-1):0]      up_drdata2_s;\n  wire    [(DATA_WIDTH-1):0]      up_drdata1_s;\n  wire    [(DATA_WIDTH-1):0]      up_drdata0_s;\n\n"], ["hdl/library/common/up_delay_cntrl.v@105:115", "  reg     [(DATA_WIDTH-1):0]      up_dld = 'd0;\n  reg     [((DATA_WIDTH*5)-1):0]  up_dwdata = 'd0;\n\n  // internal signals\n\n  wire                            up_wreq_s;\n  wire                            up_rreq_s;\n  wire    [ 4:0]                  up_rdata_s;\n  wire    [(DATA_WIDTH-1):0]      up_drdata4_s;\n  wire    [(DATA_WIDTH-1):0]      up_drdata3_s;\n  wire    [(DATA_WIDTH-1):0]      up_drdata2_s;\n"]], "Diff Content": {"Delete": [], "Add": [[117, "  wire    [(DATA_WIDTH-1):0]      up_dld_s;\n"], [117, "  wire    [((DATA_WIDTH*5)-1):0]  up_dwdata_s;\n"]]}}