/*
 * SPDX-FileCopyrightText: 2024 Espressif Systems (Shanghai) CO LTD
 *
 * SPDX-License-Identifier: Apache-2.0
 */
#ifndef _SOC_DMA2D_STRUCT_H_
#define _SOC_DMA2D_STRUCT_H_


#ifdef __cplusplus
extern "C" {
#endif
#include "soc.h"

typedef volatile struct {
    union {
        struct {
            uint32_t out_dscr_port_blk_h           :    14;  /*Set the vertical height of tx block size in dscr port mode*/
            uint32_t out_dscr_port_blk_v           :    14;  /*Set the horizontal width of tx block size in dscr port mode*/
            uint32_t reserved28                    :    4;  /*reserved*/
        };
        uint32_t val;
    } dscr_port_blk;
    union {
        struct {
            uint32_t out_dscr_port_blk_h_ch1       :    14;  /*Set the vertical height of tx block size in dscr port mode*/
            uint32_t out_dscr_port_blk_v_ch1       :    14;  /*Set the horizontal width of tx block size in dscr port mode*/
            uint32_t reserved28                    :    4;  /*reserved*/
        };
        uint32_t val;
    } dscr_port_blk_ch1;
    union {
        struct {
            uint32_t out_dscr_port_blk_h_ch2       :    14;  /*Set the vertical height of tx block size in dscr port mode*/
            uint32_t out_dscr_port_blk_v_ch2       :    14;  /*Set the horizontal width of tx block size in dscr port mode*/
            uint32_t reserved28                    :    4;  /*reserved*/
        };
        uint32_t val;
    } dscr_port_blk_ch2;
    struct {
        union {
            struct {
                uint32_t out_auto_wrback               :    1;  /*Set this bit to enable automatic outlink-writeback when all the data pointed by outlink descriptor has been received.*/
                uint32_t out_eof_mode                  :    1;  /*EOF flag generation mode when receiving data. 1: EOF flag for Tx channel 0 is generated when data need to read has been popped from FIFO in DMA*/
                uint32_t outdscr_burst_en              :    1;  /*Set this bit to 1 to enable INCR burst transfer for Tx channel 0 reading link descriptor when accessing internal SRAM. */
                uint32_t out_ecc_aes_en                :    1;  /*When access address space is ecc/aes area, this bit should be set to 1. In this case, the start address of square should be 16-bit aligned. The width of square multiply byte number of one pixel should be 16-bit aligned. */
                uint32_t out_check_owner               :    1;  /*Set this bit to enable checking the owner attribute of the link descriptor.*/
                uint32_t out_loop_test                 :    1;  /*reserved*/
                uint32_t out_mem_burst_length          :    3;  /*Block size of Tx channel 0. 0: single      1: 16 bytes      2: 32 bytes    3: 64 bytes    4: 128 bytes*/
                uint32_t out_macro_block_size          :    2;  /*Sel TX macro-block size 0: 8pixel*8pixel     1: 8pixel*16pixel     2: 16pixel*16pixel     3: no macro-block     , only useful in mode 1 of the link descriptor*/
                uint32_t out_dscr_port_en              :    1;  /*Set this bit to 1 to obtain descriptor from IP port*/
                uint32_t out_page_bound_en             :    1;  /*Set this bit to 1 to make sure AXI read data don't cross the address boundary which define by mem_burst_length*/
                uint32_t reserved13                    :    3;  /*reserved*/
                uint32_t out_reorder_en                :    1;  /*Enable TX channel 0 macro block reorder when set to 1, only channel0 have this selection*/
                uint32_t reserved17                    :    7;  /*reserved*/
                uint32_t out_rst                       :    1;  /*Write 1 then write 0 to this bit to reset TX channel*/
                uint32_t out_cmd_disable               :    1;  /*Write 1 before reset and write 0 after reset*/
                uint32_t out_arb_weight_opt_dis        :    1;  /*Set this bit to 1 to disable arbiter optimum weight function.*/
                uint32_t reserved27                    :    5;  /*reserved*/
            };
            uint32_t val;
        } conf0;
        union {
            struct {
                uint32_t out_done                      :    1;  /*The raw interrupt bit turns to high level when the last data pointed by one outlink descriptor has been transmitted to peripherals for Tx channel 0.*/
                uint32_t out_eof                       :    1;  /*The raw interrupt bit turns to high level when the last data pointed by one outlink descriptor has been read from memory for Tx channel 0. */
                uint32_t out_dscr_err                  :    1;  /*The raw interrupt bit turns to high level when detecting outlink descriptor error, including owner error, the second and third word error of outlink descriptor for Tx channel 0.*/
                uint32_t out_total_eof                 :    1;  /*The raw interrupt bit turns to high level when data corresponding a outlink (includes one link descriptor or few link descriptors) is transmitted out for Tx channel 0.*/
                uint32_t outfifo_ovf_l1                :    1;  /*The raw interrupt bit turns to high level when fifo is overflow. */
                uint32_t outfifo_udf_l1                :    1;  /*The raw interrupt bit turns to high level when fifo is underflow. */
                uint32_t outfifo_ovf_l2                :    1;  /*The raw interrupt bit turns to high level when fifo is overflow. */
                uint32_t outfifo_udf_l2                :    1;  /*The raw interrupt bit turns to high level when fifo is underflow. */
                uint32_t outfifo_ovf_l3                :    1;  /*The raw interrupt bit turns to high level when fifo is overflow. */
                uint32_t outfifo_udf_l3                :    1;  /*The raw interrupt bit turns to high level when fifo is underflow. */
                uint32_t outfifo_ro_ovf                :    1;  /*The raw interrupt bit turns to high level when reorder fifo is overflow. */
                uint32_t outfifo_ro_udf                :    1;  /*The raw interrupt bit turns to high level when reorder fifo is underflow. */
                uint32_t out_dscr_task_ovf             :    1;  /*The raw interrupt bit turns to high level when dscr ready task fifo is overflow. */
                uint32_t reserved13                    :    19;  /*reserved*/
            };
            uint32_t val;
        } int_raw;
        union {
            struct {
                uint32_t out_done                      :    1;  /*The interrupt enable bit for the OUT_DONE_CH_INT interrupt.*/
                uint32_t out_eof                       :    1;  /*The interrupt enable bit for the OUT_EOF_CH_INT interrupt.*/
                uint32_t out_dscr_err                  :    1;  /*The interrupt enable bit for the OUT_DSCR_ERR_CH_INT interrupt.*/
                uint32_t out_total_eof                 :    1;  /*The interrupt enable bit for the OUT_TOTAL_EOF_CH_INT interrupt.*/
                uint32_t outfifo_ovf_l1                :    1;  /*The interrupt enable bit for the OUTFIFO_OVF_L1_CH_INT interrupt.*/
                uint32_t outfifo_udf_l1                :    1;  /*The interrupt enable bit for the OUTFIFO_UDF_L1_CH_INT interrupt.*/
                uint32_t outfifo_ovf_l2                :    1;  /*The interrupt enable bit for the OUTFIFO_OVF_L2_CH_INT interrupt.*/
                uint32_t outfifo_udf_l2                :    1;  /*The interrupt enable bit for the OUTFIFO_UDF_L2_CH_INT interrupt.*/
                uint32_t outfifo_ovf_l3                :    1;  /*The interrupt enable bit for the OUTFIFO_OVF_L3_CH_INT interrupt.*/
                uint32_t outfifo_udf_l3                :    1;  /*The interrupt enable bit for the OUTFIFO_UDF_L3_CH_INT interrupt.*/
                uint32_t outfifo_ro_ovf                :    1;  /*The interrupt enable bit for the OUTFIFO_RO_OVF_CH_INT interrupt.*/
                uint32_t outfifo_ro_udf                :    1;  /*The interrupt enable bit for the OUTFIFO_RO_UDF_CH_INT interrupt.*/
                uint32_t out_dscr_task_ovf             :    1;  /*The interrupt enable bit for the OUT_DSCR_TASK_OVF_CH_INT interrupt.*/
                uint32_t reserved13                    :    19;  /*reserved*/
            };
            uint32_t val;
        } int_ena;
        union {
            struct {
                uint32_t out_done                      :    1;  /*The raw interrupt status bit for the OUT_DONE_CH_INT interrupt.*/
                uint32_t out_eof                       :    1;  /*The raw interrupt status bit for the OUT_EOF_CH_INT interrupt.*/
                uint32_t out_dscr_err                  :    1;  /*The raw interrupt status bit for the OUT_DSCR_ERR_CH_INT interrupt.*/
                uint32_t out_total_eof                 :    1;  /*The raw interrupt status bit for the OUT_TOTAL_EOF_CH_INT interrupt.*/
                uint32_t outfifo_ovf_l1                :    1;  /*The raw interrupt status bit for the OUTFIFO_OVF_L1_CH_INT interrupt.*/
                uint32_t outfifo_udf_l1                :    1;  /*The raw interrupt status bit for the OUTFIFO_UDF_L1_CH_INT interrupt.*/
                uint32_t outfifo_ovf_l2                :    1;  /*The raw interrupt status bit for the OUTFIFO_OVF_L2_CH_INT interrupt.*/
                uint32_t outfifo_udf_l2                :    1;  /*The raw interrupt status bit for the OUTFIFO_UDF_L2_CH_INT interrupt.*/
                uint32_t outfifo_ovf_l3                :    1;  /*The raw interrupt status bit for the OUTFIFO_OVF_L3_CH_INT interrupt.*/
                uint32_t outfifo_udf_l3                :    1;  /*The raw interrupt status bit for the OUTFIFO_UDF_L3_CH_INT interrupt.*/
                uint32_t outfifo_ro_ovf                :    1;  /*The raw interrupt status bit for the OUTFIFO_RO_OVF_CH_INT interrupt.*/
                uint32_t outfifo_ro_udf                :    1;  /*The raw interrupt status bit for the OUTFIFO_RO_UDF_CH_INT interrupt.*/
                uint32_t out_dscr_task_ovf             :    1;  /*The raw interrupt status bit for the OUT_DSCR_TASK_OVF_CH_INT interrupt.*/
                uint32_t reserved13                    :    19;  /*reserved*/
            };
            uint32_t val;
        } int_st;
        union {
            struct {
                uint32_t out_done                      :    1;  /*Set this bit to clear the OUT_DONE_CH_INT interrupt.*/
                uint32_t out_eof                       :    1;  /*Set this bit to clear the OUT_EOF_CH_INT interrupt.*/
                uint32_t out_dscr_err                  :    1;  /*Set this bit to clear the OUT_DSCR_ERR_CH_INT interrupt.*/
                uint32_t out_total_eof                 :    1;  /*Set this bit to clear the OUT_TOTAL_EOF_CH_INT interrupt.*/
                uint32_t outfifo_ovf_l1                :    1;  /*Set this bit to clear the OUTFIFO_OVF_L1_CH_INT interrupt.*/
                uint32_t outfifo_udf_l1                :    1;  /*Set this bit to clear the OUTFIFO_UDF_L1_CH_INT interrupt.*/
                uint32_t outfifo_ovf_l2                :    1;  /*Set this bit to clear the OUTFIFO_OVF_L2_CH_INT interrupt.*/
                uint32_t outfifo_udf_l2                :    1;  /*Set this bit to clear the OUTFIFO_UDF_L2_CH_INT interrupt.*/
                uint32_t outfifo_ovf_l3                :    1;  /*Set this bit to clear the OUTFIFO_OVF_L3_CH_INT interrupt.*/
                uint32_t outfifo_udf_l3                :    1;  /*Set this bit to clear the OUTFIFO_UDF_L3_CH_INT interrupt.*/
                uint32_t outfifo_ro_ovf                :    1;  /*Set this bit to clear the OUTFIFO_RO_OVF_CH_INT interrupt.*/
                uint32_t outfifo_ro_udf                :    1;  /*Set this bit to clear the OUTFIFO_RO_UDF_CH_INT interrupt.*/
                uint32_t out_dscr_task_ovf             :    1;  /*Set this bit to clear the OUT_DSCR_TASK_OVF_CH_INT interrupt.*/
                uint32_t reserved13                    :    19;  /*reserved*/
            };
            uint32_t val;
        } int_clr;
        union {
            struct {
                uint32_t outfifo_full_l2               :    1;  /*Tx FIFO full signal for Tx channel 0.*/
                uint32_t outfifo_empty_l2              :    1;  /*Tx FIFO empty signal for Tx channel 0.*/
                uint32_t outfifo_cnt_l2                :    4;  /*The register stores the byte number of the data in Tx FIFO for Tx channel 0.*/
                uint32_t reserved6                     :    1;  /*reserved*/
                uint32_t out_remain_under_1b           :    1;  /*reserved*/
                uint32_t out_remain_under_2b           :    1;  /*reserved*/
                uint32_t out_remain_under_3b           :    1;  /*reserved*/
                uint32_t out_remain_under_4b           :    1;  /*reserved*/
                uint32_t out_remain_under_5b           :    1;  /*reserved*/
                uint32_t out_remain_under_6b           :    1;  /*reserved*/
                uint32_t out_remain_under_7b           :    1;  /*reserved*/
                uint32_t out_remain_under_8b           :    1;  /*reserved*/
                uint32_t outfifo_full_l1               :    1;  /*Tx FIFO full signal for Tx channel 0.*/
                uint32_t outfifo_empty_l1              :    1;  /*Tx FIFO empty signal for Tx channel 0.*/
                uint32_t outfifo_cnt_l1                :    5;  /*The register stores the byte number of the data in Tx FIFO for Tx channel 0.*/
                uint32_t outfifo_full_l3               :    1;  /*Tx FIFO full signal for Tx channel 0.*/
                uint32_t outfifo_empty_l3              :    1;  /*Tx FIFO empty signal for Tx channel 0.*/
                uint32_t outfifo_cnt_l3                :    5;  /*The register stores the byte number of the data in Tx FIFO for Tx channel 0.*/
                uint32_t reserved29                    :    3;  /*reserved*/
            };
            uint32_t val;
        } outfifo_status;
        union {
            struct {
                uint32_t outfifo_wdata                 :    10;  /*This register stores the data that need to be pushed into DMA Tx FIFO.*/
                uint32_t outfifo_push                  :    1;  /*Set this bit to push data into DMA Tx FIFO.*/
                uint32_t reserved11                    :    21;  /*reserved*/
            };
            uint32_t val;
        } push;
        union {
            struct {
                uint32_t reserved0                     :    20;  /*reserved*/
                uint32_t outlink_stop                  :    1;  /*Set this bit to stop dealing with the outlink descriptors.*/
                uint32_t outlink_start                 :    1;  /*Set this bit to start dealing with the outlink descriptors.*/
                uint32_t outlink_restart               :    1;  /*Set this bit to restart a new outlink from the last address. */
                uint32_t outlink_park                  :    1;  /*1: the outlink descriptor's FSM is in idle state.  0: the outlink descriptor's FSM is working.*/
                uint32_t reserved24                    :    8;  /*reserved*/
            };
            uint32_t val;
        } link_conf;
        uint32_t link_addr;
        union {
            struct {
                uint32_t outlink_dscr_addr             :    18;  /*This register stores the current outlink descriptor's address.*/
                uint32_t out_dscr_state                :    2;  /*This register stores the current descriptor state machine state.*/
                uint32_t out_state                     :    4;  /*This register stores the current control module state machine state.*/
                uint32_t out_reset_avail               :    1;  /*This register indicate that if the channel reset is safety.*/
                uint32_t reserved25                    :    7;  /*reserved*/
            };
            uint32_t val;
        } state;
        uint32_t eof_des_addr;
        uint32_t dscr;
        uint32_t dscr_bf0;
        uint32_t dscr_bf1;
        union {
            struct {
                uint32_t out_peri_sel                  :    3;  /*This register is used to select peripheral for Tx channel   0:  jpeg     1: display-1     2: display-2     3: display-3      7: no choose*/
                uint32_t reserved3                     :    29;  /*reserved*/
            };
            uint32_t val;
        } peri_sel;
        union {
            struct {
                uint32_t out_arb_token_num             :    4;  /*Set the max number of token count of arbiter*/
                uint32_t out_arb_priority              :    4;  /*Set the priority of channel*/
                uint32_t reserved8                     :    24;  /*reserved*/
            };
            uint32_t val;
        } arb;
        union {
            struct {
                uint32_t outfifo_ro_cnt                :    6;  /*The register stores the byte number of the data in color convert Tx FIFO for channel 0.*/
                uint32_t out_ro_wr_state               :    2;  /*The register stores the state of read ram of reorder*/
                uint32_t out_ro_rd_state               :    2;  /*The register stores the state of write ram of reorder*/
                uint32_t out_pixel_byte                :    4;  /*the number of bytes contained in a pixel at TX channel     0: 1byte     1: 1.5bytes     2 : 2bytes     3: 2.5bytes     4: 3bytes     5: 4bytes*/
                uint32_t out_burst_block_num           :    4;  /*the number of macro blocks contained in a burst of data at TX channel*/
                uint32_t reserved18                    :    14;  /*reserved*/
            };
            uint32_t val;
        } ro_status;
        union {
            struct {
                uint32_t reserved0                     :    4;  /*reserved*/
                uint32_t out_ro_ram_force_pd           :    1;  /*unused! dma reorder ram power down*/
                uint32_t out_ro_ram_force_pu           :    1;  /*unused! dma reorder ram power up*/
                uint32_t out_ro_ram_clk_fo             :    1;  /*1: Force to open the clock and bypass the gate-clock when accessing the RAM in DMA. 0: A gate-clock will be used when accessing the RAM in DMA.*/
                uint32_t reserved7                     :    25;  /*reserved*/
            };
            uint32_t val;
        } ro_pd_conf;
        union {
            struct {
                uint32_t out_color_output_sel          :    2;  /*Set final color convert process and output type    0: RGB888 to RGB565     1: YUV444 to YUV422     2: output directly*/
                uint32_t out_color_3b_proc_en          :    1;  /*Enable generic color convert modlue between color input & color output, need to configure parameter.*/
                uint32_t out_color_input_sel           :    3;  /*Set first color convert process and input color type    0: RGB565 to RGB888     1: YUV422 to YUV444      2: Other 2byte/pixel type    3: Other 3byte/pixel type    7: disable color space convert*/
                uint32_t reserved6                     :    26;  /*reserved*/
            };
            uint32_t val;
        } color_convert;
        union {
            struct {
                uint32_t out_scramble_sel_pre          :    3;  /*Scramble data before color convert :  0 : BYTE2-1-0   1 : BYTE2-0-1    2 : BYTE1-0-2    3 : BYTE1-2-0    4 : BYTE0-2-1    5 : BYTE0-1-2*/
                uint32_t reserved3                     :    29;  /*reserved*/
            };
            uint32_t val;
        } scramble;
        union {
            struct {
                uint32_t out_color_param_h0            :    21;  /*Set first 2 parameter of most significant byte of pending 3 bytes*/
                uint32_t reserved21                    :    11;  /*reserved*/
            };
            uint32_t val;
        } color_param0;
        union {
            struct {
                uint32_t out_color_param_h1            :    28;  /*Set last 2 parameter of most significant byte of pending 3 bytes*/
                uint32_t reserved28                    :    4;  /*reserved*/
            };
            uint32_t val;
        } color_param1;
        union {
            struct {
                uint32_t out_color_param_m0            :    21;  /*Set first 2 parameter of midium significant byte of pending 3 bytes*/
                uint32_t reserved21                    :    11;  /*reserved*/
            };
            uint32_t val;
        } color_param2;
        union {
            struct {
                uint32_t out_color_param_m1            :    28;  /*Set last 2 parameter of midium significant byte of pending 3 bytes*/
                uint32_t reserved28                    :    4;  /*reserved*/
            };
            uint32_t val;
        } color_param3;
        union {
            struct {
                uint32_t out_color_param_l0            :    21;  /*Set first 2 parameter of least significant byte of pending 3 bytes*/
                uint32_t reserved21                    :    11;  /*reserved*/
            };
            uint32_t val;
        } color_param4;
        union {
            struct {
                uint32_t out_color_param_l1            :    28;  /*Set last 2 parameter of least significant byte of pending 3 bytes*/
                uint32_t reserved28                    :    4;  /*reserved*/
            };
            uint32_t val;
        } color_param5;
        union {
            struct {
                uint32_t out_etm_en                    :    1;  /*Configures the enable of the etm function, 1 is enable.*/
                uint32_t out_etm_loop_en               :    1;  /*Configures the enable of the descriptors loop etm function, 1 is enable.*/
                uint32_t out_dscr_task_max             :    2;  /*Configures the maximum number of cacheable descriptors.*/
                uint32_t reserved4                     :    28;  /*reserved*/
            };
            uint32_t val;
        } etm_conf;
        uint32_t reserved_70;
        uint32_t reserved_74;
        uint32_t reserved_78;
        uint32_t reserved_7c;
        uint32_t reserved_80;
        uint32_t reserved_84;
        uint32_t reserved_88;
        uint32_t reserved_8c;
        uint32_t reserved_90;
        uint32_t reserved_94;
        uint32_t reserved_98;
        uint32_t reserved_9c;
        uint32_t reserved_a0;
        uint32_t reserved_a4;
        uint32_t reserved_a8;
        uint32_t reserved_ac;
        uint32_t reserved_b0;
        uint32_t reserved_b4;
        uint32_t reserved_b8;
        uint32_t reserved_bc;
        uint32_t reserved_c0;
        uint32_t reserved_c4;
        uint32_t reserved_c8;
        uint32_t reserved_cc;
        uint32_t reserved_d0;
        uint32_t reserved_d4;
        uint32_t reserved_d8;
        uint32_t reserved_dc;
        uint32_t reserved_e0;
        uint32_t reserved_e4;
        uint32_t reserved_e8;
        uint32_t reserved_ec;
        uint32_t reserved_f0;
        uint32_t reserved_f4;
        uint32_t reserved_f8;
        uint32_t reserved_fc;
    } ch[3];
    union {
        struct {
            uint32_t out_auto_wrback_ch3           :    1;  /*Set this bit to enable automatic outlink-writeback when all the data pointed by outlink descriptor has been received.*/
            uint32_t out_eof_mode_ch3              :    1;  /*EOF flag generation mode when receiving data. 1: EOF flag for Tx channel 0 is generated when data need to read has been popped from FIFO in DMA*/
            uint32_t outdscr_burst_en_ch3          :    1;  /*Set this bit to 1 to enable INCR burst transfer for Tx channel 0 reading link descriptor when accessing internal SRAM. */
            uint32_t out_ecc_aes_en_ch3            :    1;  /*When access address space is ecc/aes area, this bit should be set to 1. In this case, the start address of square should be 16-bit aligned. The width of square multiply byte number of one pixel should be 16-bit aligned. */
            uint32_t out_check_owner_ch3           :    1;  /*Set this bit to enable checking the owner attribute of the link descriptor.*/
            uint32_t out_loop_test_ch3             :    1;  /*reserved*/
            uint32_t out_mem_burst_length_ch3      :    3;  /*Block size of Tx channel 2. 0: single      1: 16 bytes      2: 32 bytes    3: 64 bytes    4: 128 bytes*/
            uint32_t out_macro_block_size_ch3      :    2;  /*Sel TX macro-block size 0: 8pixel*8pixel     1: 8pixel*16pixel     2: 16pixel*16pixel     3: no macro-block     , only useful in mode 1 of the link descriptor*/
            uint32_t out_dscr_port_en_ch3          :    1;  /*Set this bit to 1 to obtain descriptor from IP port*/
            uint32_t out_page_bound_en_ch3         :    1;  /*Set this bit to 1 to make sure AXI read data don't cross the address boundary which define by mem_burst_length*/
            uint32_t reserved13                    :    11;  /*reserved*/
            uint32_t out_rst_ch3                   :    1;  /*Write 1 then write 0 to this bit to reset TX channel*/
            uint32_t out_cmd_disable_ch3           :    1;  /*Write 1 before reset and write 0 after reset*/
            uint32_t out_arb_weight_opt_dis_ch3    :    1;  /*Set this bit to 1 to disable arbiter optimum weight function.*/
            uint32_t reserved27                    :    5;  /*reserved*/
        };
        uint32_t val;
    } conf0_ch3;
    union {
        struct {
            uint32_t out_done_ch3                  :    1;  /*The raw interrupt bit turns to high level when the last data pointed by one outlink descriptor has been transmitted to peripherals for Tx channel 0.*/
            uint32_t out_eof_ch3                   :    1;  /*The raw interrupt bit turns to high level when the last data pointed by one outlink descriptor has been read from memory for Tx channel 0. */
            uint32_t out_dscr_err_ch3              :    1;  /*The raw interrupt bit turns to high level when detecting outlink descriptor error, including owner error, the second and third word error of outlink descriptor for Tx channel 0.*/
            uint32_t out_total_eof_ch3             :    1;  /*The raw interrupt bit turns to high level when data corresponding a outlink (includes one link descriptor or few link descriptors) is transmitted out for Tx channel 0.*/
            uint32_t outfifo_ovf_l1_ch3            :    1;  /*The raw interrupt bit turns to high level when fifo is overflow. */
            uint32_t outfifo_udf_l1_ch3            :    1;  /*The raw interrupt bit turns to high level when fifo is underflow. */
            uint32_t outfifo_ovf_l2_ch3            :    1;  /*The raw interrupt bit turns to high level when fifo is overflow. */
            uint32_t outfifo_udf_l2_ch3            :    1;  /*The raw interrupt bit turns to high level when fifo is underflow. */
            uint32_t outfifo_ovf_l3_ch3            :    1;  /*The raw interrupt bit turns to high level when fifo is overflow. */
            uint32_t outfifo_udf_l3_ch3            :    1;  /*The raw interrupt bit turns to high level when fifo is underflow. */
            uint32_t outfifo_ro_ovf_ch3            :    1;  /*The raw interrupt bit turns to high level when reorder fifo is overflow. */
            uint32_t outfifo_ro_udf_ch3            :    1;  /*The raw interrupt bit turns to high level when reorder fifo is underflow. */
            uint32_t out_dscr_task_ovf_ch3         :    1;  /*The raw interrupt bit turns to high level when dscr ready task fifo is overflow. */
            uint32_t reserved13                    :    19;  /*reserved*/
        };
        uint32_t val;
    } int_raw_ch3;
    union {
        struct {
            uint32_t out_done_ch3                  :    1;  /*The interrupt enable bit for the OUT_DONE_CH_INT interrupt.*/
            uint32_t out_eof_ch3                   :    1;  /*The interrupt enable bit for the OUT_EOF_CH_INT interrupt.*/
            uint32_t out_dscr_err_ch3              :    1;  /*The interrupt enable bit for the OUT_DSCR_ERR_CH_INT interrupt.*/
            uint32_t out_total_eof_ch3             :    1;  /*The interrupt enable bit for the OUT_TOTAL_EOF_CH_INT interrupt.*/
            uint32_t outfifo_ovf_l1_ch3            :    1;  /*The interrupt enable bit for the OUTFIFO_OVF_L1_CH_INT interrupt.*/
            uint32_t outfifo_udf_l1_ch3            :    1;  /*The interrupt enable bit for the OUTFIFO_UDF_L1_CH_INT interrupt.*/
            uint32_t outfifo_ovf_l2_ch3            :    1;  /*The interrupt enable bit for the OUTFIFO_OVF_L2_CH_INT interrupt.*/
            uint32_t outfifo_udf_l2_ch3            :    1;  /*The interrupt enable bit for the OUTFIFO_UDF_L2_CH_INT interrupt.*/
            uint32_t outfifo_ovf_l3_ch3            :    1;  /*The interrupt enable bit for the OUTFIFO_OVF_L3_CH_INT interrupt.*/
            uint32_t outfifo_udf_l3_ch3            :    1;  /*The interrupt enable bit for the OUTFIFO_UDF_L3_CH_INT interrupt.*/
            uint32_t outfifo_ro_ovf_ch3            :    1;  /*The interrupt enable bit for the OUTFIFO_RO_OVF_CH_INT interrupt.*/
            uint32_t outfifo_ro_udf_ch3            :    1;  /*The interrupt enable bit for the OUTFIFO_RO_UDF_CH_INT interrupt.*/
            uint32_t out_dscr_task_ovf_ch3         :    1;  /*The interrupt enable bit for the OUT_DSCR_TASK_OVF_CH_INT interrupt.*/
            uint32_t reserved13                    :    19;  /*reserved*/
        };
        uint32_t val;
    } int_ena_ch3;
    union {
        struct {
            uint32_t out_done_ch3                  :    1;  /*The raw interrupt status bit for the OUT_DONE_CH_INT interrupt.*/
            uint32_t out_eof_ch3                   :    1;  /*The raw interrupt status bit for the OUT_EOF_CH_INT interrupt.*/
            uint32_t out_dscr_err_ch3              :    1;  /*The raw interrupt status bit for the OUT_DSCR_ERR_CH_INT interrupt.*/
            uint32_t out_total_eof_ch3             :    1;  /*The raw interrupt status bit for the OUT_TOTAL_EOF_CH_INT interrupt.*/
            uint32_t outfifo_ovf_l1_ch3            :    1;  /*The raw interrupt status bit for the OUTFIFO_OVF_L1_CH_INT interrupt.*/
            uint32_t outfifo_udf_l1_ch3            :    1;  /*The raw interrupt status bit for the OUTFIFO_UDF_L1_CH_INT interrupt.*/
            uint32_t outfifo_ovf_l2_ch3            :    1;  /*The raw interrupt status bit for the OUTFIFO_OVF_L2_CH_INT interrupt.*/
            uint32_t outfifo_udf_l2_ch3            :    1;  /*The raw interrupt status bit for the OUTFIFO_UDF_L2_CH_INT interrupt.*/
            uint32_t outfifo_ovf_l3_ch3            :    1;  /*The raw interrupt status bit for the OUTFIFO_OVF_L3_CH_INT interrupt.*/
            uint32_t outfifo_udf_l3_ch3            :    1;  /*The raw interrupt status bit for the OUTFIFO_UDF_L3_CH_INT interrupt.*/
            uint32_t outfifo_ro_ovf_ch3            :    1;  /*The raw interrupt status bit for the OUTFIFO_RO_OVF_CH_INT interrupt.*/
            uint32_t outfifo_ro_udf_ch3            :    1;  /*The raw interrupt status bit for the OUTFIFO_RO_UDF_CH_INT interrupt.*/
            uint32_t out_dscr_task_ovf_ch3         :    1;  /*The raw interrupt status bit for the OUT_DSCR_TASK_OVF_CH_INT interrupt.*/
            uint32_t reserved13                    :    19;  /*reserved*/
        };
        uint32_t val;
    } int_st_ch3;
    union {
        struct {
            uint32_t out_done_ch3                  :    1;  /*Set this bit to clear the OUT_DONE_CH_INT interrupt.*/
            uint32_t out_eof_ch3                   :    1;  /*Set this bit to clear the OUT_EOF_CH_INT interrupt.*/
            uint32_t out_dscr_err_ch3              :    1;  /*Set this bit to clear the OUT_DSCR_ERR_CH_INT interrupt.*/
            uint32_t out_total_eof_ch3             :    1;  /*Set this bit to clear the OUT_TOTAL_EOF_CH_INT interrupt.*/
            uint32_t outfifo_ovf_l1_ch3            :    1;  /*Set this bit to clear the OUTFIFO_OVF_L1_CH_INT interrupt.*/
            uint32_t outfifo_udf_l1_ch3            :    1;  /*Set this bit to clear the OUTFIFO_UDF_L1_CH_INT interrupt.*/
            uint32_t outfifo_ovf_l2_ch3            :    1;  /*Set this bit to clear the OUTFIFO_OVF_L2_CH_INT interrupt.*/
            uint32_t outfifo_udf_l2_ch3            :    1;  /*Set this bit to clear the OUTFIFO_UDF_L2_CH_INT interrupt.*/
            uint32_t outfifo_ovf_l3_ch3            :    1;  /*Set this bit to clear the OUTFIFO_OVF_L3_CH_INT interrupt.*/
            uint32_t outfifo_udf_l3_ch3            :    1;  /*Set this bit to clear the OUTFIFO_UDF_L3_CH_INT interrupt.*/
            uint32_t outfifo_ro_ovf_ch3            :    1;  /*Set this bit to clear the OUTFIFO_RO_OVF_CH_INT interrupt.*/
            uint32_t outfifo_ro_udf_ch3            :    1;  /*Set this bit to clear the OUTFIFO_RO_UDF_CH_INT interrupt.*/
            uint32_t out_dscr_task_ovf_ch3         :    1;  /*Set this bit to clear the OUT_DSCR_TASK_OVF_CH_INT interrupt.*/
            uint32_t reserved13                    :    19;  /*reserved*/
        };
        uint32_t val;
    } int_clr_ch3;
    union {
        struct {
            uint32_t outfifo_full_l2_ch3           :    1;  /*Tx FIFO full signal for Tx channel 3.*/
            uint32_t outfifo_empty_l2_ch3          :    1;  /*Tx FIFO empty signal for Tx channel 3.*/
            uint32_t outfifo_cnt_l2_ch3            :    4;  /*The register stores the byte number of the data in Tx FIFO for Tx channel 3.*/
            uint32_t reserved6                     :    1;  /*reserved*/
            uint32_t out_remain_under_1b_ch3       :    1;  /*reserved*/
            uint32_t out_remain_under_2b_ch3       :    1;  /*reserved*/
            uint32_t out_remain_under_3b_ch3       :    1;  /*reserved*/
            uint32_t out_remain_under_4b_ch3       :    1;  /*reserved*/
            uint32_t out_remain_under_5b_ch3       :    1;  /*reserved*/
            uint32_t out_remain_under_6b_ch3       :    1;  /*reserved*/
            uint32_t out_remain_under_7b_ch3       :    1;  /*reserved*/
            uint32_t out_remain_under_8b_ch3       :    1;  /*reserved*/
            uint32_t outfifo_full_l1_ch3           :    1;  /*Tx FIFO full signal for Tx channel 3.*/
            uint32_t outfifo_empty_l1_ch3          :    1;  /*Tx FIFO empty signal for Tx channel 3.*/
            uint32_t outfifo_cnt_l1_ch3            :    5;  /*The register stores the byte number of the data in Tx FIFO for Tx channel 3.*/
            uint32_t outfifo_full_l3_ch3           :    1;  /*Tx FIFO full signal for Tx channel 3.*/
            uint32_t outfifo_empty_l3_ch3          :    1;  /*Tx FIFO empty signal for Tx channel 3.*/
            uint32_t outfifo_cnt_l3_ch3            :    5;  /*The register stores the byte number of the data in Tx FIFO for Tx channel 3.*/
            uint32_t reserved29                    :    3;  /*reserved*/
        };
        uint32_t val;
    } outfifo_status_ch3;
    union {
        struct {
            uint32_t outfifo_wdata_ch3             :    10;  /*This register stores the data that need to be pushed into DMA Tx FIFO.*/
            uint32_t outfifo_push_ch3              :    1;  /*Set this bit to push data into DMA Tx FIFO.*/
            uint32_t reserved11                    :    21;  /*reserved*/
        };
        uint32_t val;
    } push_ch3;
    union {
        struct {
            uint32_t reserved0                     :    20;  /*reserved*/
            uint32_t outlink_stop_ch3              :    1;  /*Set this bit to stop dealing with the outlink descriptors.*/
            uint32_t outlink_start_ch3             :    1;  /*Set this bit to start dealing with the outlink descriptors.*/
            uint32_t outlink_restart_ch3           :    1;  /*Set this bit to restart a new outlink from the last address. */
            uint32_t outlink_park_ch3              :    1;  /*1: the outlink descriptor's FSM is in idle state.  0: the outlink descriptor's FSM is working.*/
            uint32_t reserved24                    :    8;  /*reserved*/
        };
        uint32_t val;
    } link_conf_ch3;
    uint32_t link_addr_ch3;
    union {
        struct {
            uint32_t outlink_dscr_addr_ch3         :    18;  /*This register stores the current outlink descriptor's address.*/
            uint32_t out_dscr_state_ch3            :    2;  /*This register stores the current descriptor state machine state.*/
            uint32_t out_state_ch3                 :    4;  /*This register stores the current control module state machine state.*/
            uint32_t out_reset_avail_ch3           :    1;  /*This register indicate that if the channel reset is safety.*/
            uint32_t reserved25                    :    7;  /*reserved*/
        };
        uint32_t val;
    } state_ch3;
    uint32_t eof_des_addr_ch3;
    uint32_t dscr_ch3;
    uint32_t dscr_bf0_ch3;
    uint32_t dscr_bf1_ch3;
    union {
        struct {
            uint32_t out_peri_sel_ch3              :    3;  /*This register is used to select peripheral for Tx channel   0:  jpeg     1: display-1     2: display-2     3: display-3      7: no choose*/
            uint32_t reserved3                     :    29;  /*reserved*/
        };
        uint32_t val;
    } peri_sel_ch3;
    union {
        struct {
            uint32_t out_arb_token_num_ch3         :    4;  /*Set the max number of token count of arbiter*/
            uint32_t out_arb_priority_ch3          :    4;  /*Set the priority of channel*/
            uint32_t reserved8                     :    24;  /*reserved*/
        };
        uint32_t val;
    } arb_ch3;
    union {
        struct {
            uint32_t outfifo_ro_cnt_ch3            :    6;  /*The register stores the byte number of the data in color convert Tx FIFO for channel 3.*/
            uint32_t reserved6                     :    4;  /*reserved*/
            uint32_t out_pixel_byte_ch3            :    4;  /*the number of bytes contained in a pixel at TX channel     0: 1byte     1: 1.5bytes     2 : 2bytes     3: 2.5bytes     4: 3bytes     5: 4bytes*/
            uint32_t out_burst_block_num_ch3       :    4;  /*the number of macro blocks contained in a burst of data at TX channel*/
            uint32_t reserved18                    :    14;  /*reserved*/
        };
        uint32_t val;
    } ro_status_ch3;
    uint32_t reserved_344;
    union {
        struct {
            uint32_t out_color_output_sel_ch3      :    2;  /*Set final color convert process and output type    0: RGB888 to RGB565     1: YUV444 to YUV422     2: output directly*/
            uint32_t out_color_3b_proc_en_ch3      :    1;  /*Enable generic color convert modlue between color input & color output, need to configure parameter.*/
            uint32_t out_color_input_sel_ch3       :    3;  /*Set first color convert process and input color type    0: RGB565 to RGB888     1: YUV422 to YUV444      2: Other 2byte/pixel type    3: Other 3byte/pixel type    7: disable color space convert*/
            uint32_t reserved6                     :    26;  /*reserved*/
        };
        uint32_t val;
    } color_convert_ch3;
    union {
        struct {
            uint32_t out_scramble_sel_pre_ch3      :    3;  /*Scramble data before color convert :  0 : BYTE2-1-0   1 : BYTE2-0-1    2 : BYTE1-0-2    3 : BYTE1-2-0    4 : BYTE0-2-1    5 : BYTE0-1-2*/
            uint32_t reserved3                     :    29;  /*reserved*/
        };
        uint32_t val;
    } scramble_ch3;
    union {
        struct {
            uint32_t out_color_param_h0_ch3        :    21;  /*Set first 2 parameter of most significant byte of pending 3 bytes*/
            uint32_t reserved21                    :    11;  /*reserved*/
        };
        uint32_t val;
    } color_param0_ch3;
    union {
        struct {
            uint32_t out_color_param_h1_ch3        :    28;  /*Set last 2 parameter of most significant byte of pending 3 bytes*/
            uint32_t reserved28                    :    4;  /*reserved*/
        };
        uint32_t val;
    } color_param1_ch3;
    union {
        struct {
            uint32_t out_color_param_m0_ch3        :    21;  /*Set first 2 parameter of midium significant byte of pending 3 bytes*/
            uint32_t reserved21                    :    11;  /*reserved*/
        };
        uint32_t val;
    } color_param2_ch3;
    union {
        struct {
            uint32_t out_color_param_m1_ch3        :    28;  /*Set last 2 parameter of midium significant byte of pending 3 bytes*/
            uint32_t reserved28                    :    4;  /*reserved*/
        };
        uint32_t val;
    } color_param3_ch3;
    union {
        struct {
            uint32_t out_color_param_l0_ch3        :    21;  /*Set first 2 parameter of least significant byte of pending 3 bytes*/
            uint32_t reserved21                    :    11;  /*reserved*/
        };
        uint32_t val;
    } color_param4_ch3;
    union {
        struct {
            uint32_t out_color_param_l1_ch3        :    28;  /*Set last 2 parameter of least significant byte of pending 3 bytes*/
            uint32_t reserved28                    :    4;  /*reserved*/
        };
        uint32_t val;
    } color_param5_ch3;
    union {
        struct {
            uint32_t out_etm_en_ch3                :    1;  /*Configures the enable of the etm function, 1 is enable.*/
            uint32_t out_etm_loop_en_ch3           :    1;  /*Configures the enable of the descriptors loop etm function, 1 is enable.*/
            uint32_t out_dscr_task_max_ch3         :    2;  /*Configures the maximum number of cacheable descriptors.*/
            uint32_t reserved4                     :    28;  /*reserved*/
        };
        uint32_t val;
    } etm_conf_ch3;
    union {
        struct {
            uint32_t out_dscr_port_blk_h_ch3       :    14;  /*Set the vertical height of tx block size in dscr port mode*/
            uint32_t out_dscr_port_blk_v_ch3       :    14;  /*Set the horizontal width of tx block size in dscr port mode*/
            uint32_t reserved28                    :    4;  /*reserved*/
        };
        uint32_t val;
    } dscr_port_blk_ch3;
    uint32_t reserved_370;
    uint32_t reserved_374;
    uint32_t reserved_378;
    uint32_t reserved_37c;
    uint32_t reserved_380;
    uint32_t reserved_384;
    uint32_t reserved_388;
    uint32_t reserved_38c;
    uint32_t reserved_390;
    uint32_t reserved_394;
    uint32_t reserved_398;
    uint32_t reserved_39c;
    uint32_t reserved_3a0;
    uint32_t reserved_3a4;
    uint32_t reserved_3a8;
    uint32_t reserved_3ac;
    uint32_t reserved_3b0;
    uint32_t reserved_3b4;
    uint32_t reserved_3b8;
    uint32_t reserved_3bc;
    uint32_t reserved_3c0;
    uint32_t reserved_3c4;
    uint32_t reserved_3c8;
    uint32_t reserved_3cc;
    uint32_t reserved_3d0;
    uint32_t reserved_3d4;
    uint32_t reserved_3d8;
    uint32_t reserved_3dc;
    uint32_t reserved_3e0;
    uint32_t reserved_3e4;
    uint32_t reserved_3e8;
    uint32_t reserved_3ec;
    uint32_t reserved_3f0;
    uint32_t reserved_3f4;
    uint32_t reserved_3f8;
    uint32_t reserved_3fc;
    uint32_t reserved_400;
    uint32_t reserved_404;
    uint32_t reserved_408;
    uint32_t reserved_40c;
    uint32_t reserved_410;
    uint32_t reserved_414;
    uint32_t reserved_418;
    uint32_t reserved_41c;
    uint32_t reserved_420;
    uint32_t reserved_424;
    uint32_t reserved_428;
    uint32_t reserved_42c;
    uint32_t reserved_430;
    uint32_t reserved_434;
    uint32_t reserved_438;
    uint32_t reserved_43c;
    uint32_t reserved_440;
    uint32_t reserved_444;
    uint32_t reserved_448;
    uint32_t reserved_44c;
    uint32_t reserved_450;
    uint32_t reserved_454;
    uint32_t reserved_458;
    uint32_t reserved_45c;
    uint32_t reserved_460;
    uint32_t reserved_464;
    uint32_t reserved_468;
    uint32_t reserved_46c;
    uint32_t reserved_470;
    uint32_t reserved_474;
    uint32_t reserved_478;
    uint32_t reserved_47c;
    uint32_t reserved_480;
    uint32_t reserved_484;
    uint32_t reserved_488;
    uint32_t reserved_48c;
    uint32_t reserved_490;
    uint32_t reserved_494;
    uint32_t reserved_498;
    uint32_t reserved_49c;
    uint32_t reserved_4a0;
    uint32_t reserved_4a4;
    uint32_t reserved_4a8;
    uint32_t reserved_4ac;
    uint32_t reserved_4b0;
    uint32_t reserved_4b4;
    uint32_t reserved_4b8;
    uint32_t reserved_4bc;
    uint32_t reserved_4c0;
    uint32_t reserved_4c4;
    uint32_t reserved_4c8;
    uint32_t reserved_4cc;
    uint32_t reserved_4d0;
    uint32_t reserved_4d4;
    uint32_t reserved_4d8;
    uint32_t reserved_4dc;
    uint32_t reserved_4e0;
    uint32_t reserved_4e4;
    uint32_t reserved_4e8;
    uint32_t reserved_4ec;
    uint32_t reserved_4f0;
    uint32_t reserved_4f4;
    uint32_t reserved_4f8;
    uint32_t reserved_4fc;
    uint32_t reserved_648;
    struct {
        union {
            struct {
                uint32_t in_mem_trans_en               :    1;  /*enable memory trans of the same channel*/
                uint32_t reserved1                     :    1;  /*reserved*/
                uint32_t indscr_burst_en               :    1;  /*Set this bit to 1 to enable INCR burst transfer for Rx transmitting link descriptor when accessing SRAM. */
                uint32_t in_ecc_aes_en                 :    1;  /*When access address space is ecc/aes area, this bit should be set to 1. In this case, the start address of square should be 16-bit aligned. The width of square multiply byte number of one pixel should be 16-bit aligned. */
                uint32_t in_check_owner                :    1;  /*Set this bit to enable checking the owner attribute of the link descriptor.*/
                uint32_t in_loop_test                  :    1;  /*reserved*/
                uint32_t in_mem_burst_length           :    3;  /*Block size of Rx channel 0. 0: single      1: 16 bytes      2: 32 bytes    3: 64 bytes    4: 128 bytes*/
                uint32_t in_macro_block_size           :    2;  /*Sel RX macro-block size 0: 8pixel*8pixel     1: 8pixel*16pixel     2: 16pixel*16pixel     3: no macro-block     , only useful in mode 1 of the link descriptor*/
                uint32_t in_dscr_port_en               :    1;  /*Set this bit to 1 to obtain descriptor from IP port*/
                uint32_t in_page_bound_en              :    1;  /*Set this bit to 1 to make sure AXI write data don't cross the address boundary which define by mem_burst_length*/
                uint32_t reserved13                    :    3;  /*reserved*/
                uint32_t in_reorder_en                 :    1;  /*Enable RX channel 0 macro block reorder when set to 1, only channel0 have this selection*/
                uint32_t reserved17                    :    7;  /*reserved*/
                uint32_t in_rst                        :    1;  /*Write 1 then write 0 to this bit to reset Rx channel*/
                uint32_t in_cmd_disable                :    1;  /*Write 1 before reset and write 0 after reset*/
                uint32_t in_arb_weight_opt_dis         :    1;  /*Set this bit to 1 to disable arbiter optimum weight function.*/
                uint32_t reserved27                    :    5;  /*reserved*/
            };
            uint32_t val;
        } conf0;
        union {
            struct {
                uint32_t in_done                       :    1;  /*The raw interrupt bit turns to high level when the last data pointed by one inlink descriptor has been transmitted to peripherals for Rx channel 0.*/
                uint32_t in_suc_eof                    :    1;  /*The raw interrupt bit turns to high level when the last data pointed by one inlink descriptor has been received and no data error is detected for Rx channel 0.*/
                uint32_t in_err_eof                    :    1;  /*The raw interrupt bit turns to high level when the last data pointed by one inlink descriptor has been received and data error is detected */
                uint32_t in_dscr_err                   :    1;  /*The raw interrupt bit turns to high level when detecting inlink descriptor error, including owner error, the second and third word error of inlink descriptor for Rx channel 0.*/
                uint32_t infifo_ovf_l1                 :    1;  /*The raw interrupt bit turns to high level when fifo of Rx channel is overflow. */
                uint32_t infifo_udf_l1                 :    1;  /*The raw interrupt bit turns to high level when fifo of Rx channel is underflow. */
                uint32_t infifo_ovf_l2                 :    1;  /*The raw interrupt bit turns to high level when fifo of Rx channel is overflow. */
                uint32_t infifo_udf_l2                 :    1;  /*The raw interrupt bit turns to high level when fifo of Rx channel is underflow. */
                uint32_t infifo_ovf_l3                 :    1;  /*The raw interrupt bit turns to high level when fifo of Rx channel is overflow. */
                uint32_t infifo_udf_l3                 :    1;  /*The raw interrupt bit turns to high level when fifo of Rx channel is underflow. */
                uint32_t in_dscr_empty                 :    1;  /*The raw interrupt bit turns to high level when the last descriptor is done but fifo also remain data.*/
                uint32_t infifo_ro_ovf                 :    1;  /*The raw interrupt bit turns to high level when reorder fifo is overflow. */
                uint32_t infifo_ro_udf                 :    1;  /*The raw interrupt bit turns to high level when reorder fifo is underflow. */
                uint32_t in_dscr_task_ovf              :    1;  /*The raw interrupt bit turns to high level when dscr ready task fifo is overflow. */
                uint32_t reserved14                    :    18;  /*reserved*/
            };
            uint32_t val;
        } int_raw;
        union {
            struct {
                uint32_t in_done                       :    1;  /*The interrupt enable bit for the IN_DONE_CH_INT interrupt.*/
                uint32_t in_suc_eof                    :    1;  /*The interrupt enable bit for the IN_SUC_EOF_CH_INT interrupt.*/
                uint32_t in_err_eof                    :    1;  /*The interrupt enable bit for the IN_ERR_EOF_CH_INT interrupt.*/
                uint32_t in_dscr_err                   :    1;  /*The interrupt enable bit for the IN_DSCR_ERR_CH_INT interrupt.*/
                uint32_t infifo_ovf_l1                 :    1;  /*The interrupt enable bit for the INFIFO_OVF_L1_CH_INT interrupt.*/
                uint32_t infifo_udf_l1                 :    1;  /*The interrupt enable bit for the INFIFO_UDF_L1_CH_INT interrupt.*/
                uint32_t infifo_ovf_l2                 :    1;  /*The interrupt enable bit for the INFIFO_OVF_L2_CH_INT interrupt.*/
                uint32_t infifo_udf_l2                 :    1;  /*The interrupt enable bit for the INFIFO_UDF_L2_CH_INT interrupt.*/
                uint32_t infifo_ovf_l3                 :    1;  /*The interrupt enable bit for the INFIFO_OVF_L3_CH_INT interrupt.*/
                uint32_t infifo_udf_l3                 :    1;  /*The interrupt enable bit for the INFIFO_UDF_L3_CH_INT interrupt.*/
                uint32_t in_dscr_empty                 :    1;  /*The interrupt enable bit for the IN_DSCR_EMPTY_CH_INT interrupt.*/
                uint32_t infifo_ro_ovf                 :    1;  /*The interrupt enable bit for the INFIFO_RO_OVF_CH_INT interrupt.*/
                uint32_t infifo_ro_udf                 :    1;  /*The interrupt enable bit for the INFIFO_RO_UDF_CH_INT interrupt.*/
                uint32_t in_dscr_task_ovf              :    1;  /*The interrupt enable bit for the IN_DSCR_TASK_OVF_CH_INT interrupt.*/
                uint32_t reserved14                    :    18;  /*reserved*/
            };
            uint32_t val;
        } int_ena;
        union {
            struct {
                uint32_t in_done                       :    1;  /*The raw interrupt status bit for the IN_DONE_CH_INT interrupt.*/
                uint32_t in_suc_eof                    :    1;  /*The raw interrupt status bit for the IN_SUC_EOF_CH_INT interrupt.*/
                uint32_t in_err_eof                    :    1;  /*The raw interrupt status bit for the IN_ERR_EOF_CH_INT interrupt.*/
                uint32_t in_dscr_err                   :    1;  /*The raw interrupt status bit for the IN_DSCR_ERR_CH_INT interrupt.*/
                uint32_t infifo_ovf_l1                 :    1;  /*The raw interrupt status bit for the INFIFO_OVF_L1_CH_INT interrupt.*/
                uint32_t infifo_udf_l1                 :    1;  /*The raw interrupt status bit for the INFIFO_UDF_L1_CH_INT interrupt.*/
                uint32_t infifo_ovf_l2                 :    1;  /*The raw interrupt status bit for the INFIFO_OVF_L2_CH_INT interrupt.*/
                uint32_t infifo_udf_l2                 :    1;  /*The raw interrupt status bit for the INFIFO_UDF_L2_CH_INT interrupt.*/
                uint32_t infifo_ovf_l3                 :    1;  /*The raw interrupt status bit for the INFIFO_OVF_L3_CH_INT interrupt.*/
                uint32_t infifo_udf_l3                 :    1;  /*The raw interrupt status bit for the INFIFO_UDF_L3_CH_INT interrupt.*/
                uint32_t in_dscr_empty                 :    1;  /*The raw interrupt status bit for the IN_DSCR_EMPTY_CH_INT interrupt.*/
                uint32_t infifo_ro_ovf                 :    1;  /*The raw interrupt status bit for the INFIFO_RO_OVF_CH_INT interrupt.*/
                uint32_t infifo_ro_udf                 :    1;  /*The raw interrupt status bit for the INFIFO_RO_UDF_CH_INT interrupt.*/
                uint32_t in_dscr_task_ovf              :    1;  /*The raw interrupt status bit for the IN_DSCR_TASK_OVF_CH_INT interrupt.*/
                uint32_t reserved14                    :    18;  /*reserved*/
            };
            uint32_t val;
        } int_st;
        union {
            struct {
                uint32_t in_done                       :    1;  /*Set this bit to clear the IN_DONE_CH_INT interrupt.*/
                uint32_t in_suc_eof                    :    1;  /*Set this bit to clear the IN_SUC_EOF_CH_INT interrupt.*/
                uint32_t in_err_eof                    :    1;  /*Set this bit to clear the IN_ERR_EOF_CH_INT interrupt.*/
                uint32_t in_dscr_err                   :    1;  /*Set this bit to clear the INDSCR_ERR_CH_INT interrupt.*/
                uint32_t infifo_ovf_l1                 :    1;  /*Set this bit to clear the INFIFO_OVF_L1_CH_INT interrupt.*/
                uint32_t infifo_udf_l1                 :    1;  /*Set this bit to clear the INFIFO_UDF_L1_CH_INT interrupt.*/
                uint32_t infifo_ovf_l2                 :    1;  /*Set this bit to clear the INFIFO_OVF_L2_CH_INT interrupt.*/
                uint32_t infifo_udf_l2                 :    1;  /*Set this bit to clear the INFIFO_UDF_L2_CH_INT interrupt.*/
                uint32_t infifo_ovf_l3                 :    1;  /*Set this bit to clear the INFIFO_OVF_L3_CH_INT interrupt.*/
                uint32_t infifo_udf_l3                 :    1;  /*Set this bit to clear the INFIFO_UDF_L3_CH_INT interrupt.*/
                uint32_t in_dscr_empty                 :    1;  /*Set this bit to clear the IN_DSCR_EMPTY_CH_INT interrupt.*/
                uint32_t infifo_ro_ovf                 :    1;  /*Set this bit to clear the INFIFO_RO_OVF_CH_INT interrupt.*/
                uint32_t infifo_ro_udf                 :    1;  /*Set this bit to clear the INFIFO_RO_UDF_CH_INT interrupt.*/
                uint32_t in_dscr_task_ovf              :    1;  /*Set this bit to clear the IN_DSCR_TASK_OVF_CH_INT interrupt.*/
                uint32_t reserved14                    :    18;  /*reserved*/
            };
            uint32_t val;
        } int_clr;
        union {
            struct {
                uint32_t infifo_full_l2                :    1;  /*Rx FIFO full signal for Rx channel.*/
                uint32_t infifo_empty_l2               :    1;  /*Rx FIFO empty signal for Rx channel.*/
                uint32_t infifo_cnt_l2                 :    4;  /*The register stores the byte number of the data in Rx FIFO for Rx channel.*/
                uint32_t reserved6                     :    1;  /*reserved*/
                uint32_t in_remain_under_1b            :    1;  /*reserved*/
                uint32_t in_remain_under_2b            :    1;  /*reserved*/
                uint32_t in_remain_under_3b            :    1;  /*reserved*/
                uint32_t in_remain_under_4b            :    1;  /*reserved*/
                uint32_t in_remain_under_5b            :    1;  /*reserved*/
                uint32_t in_remain_under_6b            :    1;  /*reserved*/
                uint32_t in_remain_under_7b            :    1;  /*reserved*/
                uint32_t in_remain_under_8b            :    1;  /*reserved*/
                uint32_t infifo_full_l1                :    1;  /*Rx FIFO full signal for Rx channel 0.*/
                uint32_t infifo_empty_l1               :    1;  /*Rx FIFO empty signal for Rx channel 0.*/
                uint32_t infifo_cnt_l1                 :    5;  /*The register stores the byte number of the data in Rx FIFO for Rx channel 0.*/
                uint32_t infifo_full_l3                :    1;  /*Rx FIFO full signal for Rx channel 0.*/
                uint32_t infifo_empty_l3               :    1;  /*Rx FIFO empty signal for Rx channel 0.*/
                uint32_t infifo_cnt_l3                 :    5;  /*The register stores the byte number of the data in Rx FIFO for Rx channel 0.*/
                uint32_t reserved29                    :    3;  /*reserved*/
            };
            uint32_t val;
        } infifo_status;
        union {
            struct {
                uint32_t infifo_rdata                  :    11;  /*This register stores the data popping from DMA Rx FIFO.*/
                uint32_t infifo_pop                    :    1;  /*Set this bit to pop data from DMA Rx FIFO.*/
                uint32_t reserved12                    :    20;  /*reserved*/
            };
            uint32_t val;
        } pop;
        union {
            struct {
                uint32_t reserved0                     :    20;  /*reserved*/
                uint32_t inlink_auto_ret               :    1;  /*Set this bit to return to current inlink descriptor's address, when there are some errors in current receiving data.*/
                uint32_t inlink_stop                   :    1;  /*Set this bit to stop dealing with the inlink descriptors.*/
                uint32_t inlink_start                  :    1;  /*Set this bit to start dealing with the inlink descriptors.*/
                uint32_t inlink_restart                :    1;  /*Set this bit to mount a new inlink descriptor.*/
                uint32_t inlink_park                   :    1;  /*1: the inlink descriptor's FSM is in idle state.  0: the inlink descriptor's FSM is working.*/
                uint32_t reserved25                    :    7;  /*reserved*/
            };
            uint32_t val;
        } link_conf;
        uint32_t link_addr;
        union {
            struct {
                uint32_t inlink_dscr_addr              :    18;  /*This register stores the current inlink descriptor's address.*/
                uint32_t in_dscr_state                 :    2;  /*reserved*/
                uint32_t in_state                      :    3;  /*reserved*/
                uint32_t in_reset_avail                :    1;  /*This register indicate that if the channel reset is safety.*/
                uint32_t reserved24                    :    8;  /*reserved*/
            };
            uint32_t val;
        } state;
        uint32_t suc_eof_des_addr;
        uint32_t err_eof_des_addr;
        uint32_t dscr;
        uint32_t dscr_bf0;
        uint32_t dscr_bf1;
        union {
            struct {
                uint32_t in_peri_sel                   :    3;  /*This register is used to select peripheral for Rx channel   0:  jpeg     1: display-1     2: display-2        7: no choose*/
                uint32_t reserved3                     :    29;  /*reserved*/
            };
            uint32_t val;
        } peri_sel;
        union {
            struct {
                uint32_t in_arb_token_num              :    4;  /*Set the max number of token count of arbiter*/
                uint32_t in_arb_priority               :    4;  /*Set the priority of channel*/
                uint32_t reserved8                     :    24;  /*reserved*/
            };
            uint32_t val;
        } arb;
        union {
            struct {
                uint32_t infifo_ro_cnt                 :    5;  /*The register stores the byte number of the data in color convert Rx FIFO for channel 0.*/
                uint32_t in_ro_wr_state                :    2;  /*The register stores the state of read ram of reorder*/
                uint32_t in_ro_rd_state                :    2;  /*The register stores the state of write ram of reorder*/
                uint32_t in_pixel_byte                 :    4;  /*the number of bytes contained in a pixel at RX channel     0: 1byte     1: 1.5bytes     2 : 2bytes     3: 2.5bytes     4: 3bytes     5: 4bytes*/
                uint32_t in_burst_block_num            :    4;  /*the number of macro blocks contained in a burst of data at RX channel*/
                uint32_t reserved17                    :    15;  /*reserved*/
            };
            uint32_t val;
        } ro_status;
        union {
            struct {
                uint32_t reserved0                     :    4;  /*reserved*/
                uint32_t in_ro_ram_force_pd            :    1;  /*unused! dma reorder ram power down*/
                uint32_t in_ro_ram_force_pu            :    1;  /*unused! dma reorder ram power up*/
                uint32_t in_ro_ram_clk_fo              :    1;  /*1: Force to open the clock and bypass the gate-clock when accessing the RAM in DMA. 0: A gate-clock will be used when accessing the RAM in DMA.*/
                uint32_t reserved7                     :    25;  /*reserved*/
            };
            uint32_t val;
        } ro_pd_conf;
        union {
            struct {
                uint32_t in_color_output_sel           :    2;  /*Set final color convert process and output type    0: RGB888 to RGB565     1: output directly     2: YUV444 to YUV422    3: YUV444 to YUV420*/
                uint32_t in_color_3b_proc_en           :    1;  /*Enable generic color convert modlue between color input & color output, need to configure parameter.*/
                uint32_t in_color_input_sel            :    3;  /*Set first color convert process and input color type    0: YUV422/420 to YUV444     1: YUV422      2: YUV444/420      7: disable color space convert*/
                uint32_t reserved6                     :    26;  /*reserved*/
            };
            uint32_t val;
        } color_convert;
        union {
            struct {
                uint32_t in_scramble_sel_pre           :    3;  /*Scramble data before color convert :  0 : BYTE2-1-0   1 : BYTE2-0-1    2 : BYTE1-0-2    3 : BYTE1-2-0    4 : BYTE0-2-1    5 : BYTE0-1-2*/
                uint32_t in_scramble_sel_post          :    3;  /*Scramble data after color convert :  0 : BYTE2-1-0   1 : BYTE2-0-1    2 : BYTE1-0-2    3 : BYTE1-2-0    4 : BYTE0-2-1    5 : BYTE0-1-2*/
                uint32_t reserved6                     :    26;  /*reserved*/
            };
            uint32_t val;
        } scramble;
        union {
            struct {
                uint32_t in_color_param_h0             :    21;  /*Set first 2 parameter of most significant byte of pending 3 bytes*/
                uint32_t reserved21                    :    11;  /*reserved*/
            };
            uint32_t val;
        } color_param0;
        union {
            struct {
                uint32_t in_color_param_h1             :    28;  /*Set last 2 parameter of most significant byte of pending 3 bytes*/
                uint32_t reserved28                    :    4;  /*reserved*/
            };
            uint32_t val;
        } color_param1;
        union {
            struct {
                uint32_t in_color_param_m0             :    21;  /*Set first 2 parameter of midium significant byte of pending 3 bytes*/
                uint32_t reserved21                    :    11;  /*reserved*/
            };
            uint32_t val;
        } color_param2;
        union {
            struct {
                uint32_t in_color_param_m1             :    28;  /*Set last 2 parameter of midium significant byte of pending 3 bytes*/
                uint32_t reserved28                    :    4;  /*reserved*/
            };
            uint32_t val;
        } color_param3;
        union {
            struct {
                uint32_t in_color_param_l0             :    21;  /*Set first 2 parameter of least significant byte of pending 3 bytes*/
                uint32_t reserved21                    :    11;  /*reserved*/
            };
            uint32_t val;
        } color_param4;
        union {
            struct {
                uint32_t in_color_param_l1             :    28;  /*Set last 2 parameter of least significant byte of pending 3 bytes*/
                uint32_t reserved28                    :    4;  /*reserved*/
            };
            uint32_t val;
        } color_param5;
        union {
            struct {
                uint32_t in_etm_en                     :    1;  /*Configures the enable of the etm function, 1 is enable.*/
                uint32_t in_etm_loop_en                :    1;  /*Configures the enable of the descriptors loop etm function, 1 is enable.*/
                uint32_t in_dscr_task_max              :    2;  /*Configures the maximum number of cacheable descriptors.*/
                uint32_t reserved4                     :    28;  /*reserved*/
            };
            uint32_t val;
        } etm_conf;
        uint32_t reserved_570;
        uint32_t reserved_574;
        uint32_t reserved_578;
        uint32_t reserved_57c;
        uint32_t reserved_580;
        uint32_t reserved_584;
        uint32_t reserved_588;
        uint32_t reserved_58c;
        uint32_t reserved_590;
        uint32_t reserved_594;
        uint32_t reserved_598;
        uint32_t reserved_59c;
        uint32_t reserved_5a0;
        uint32_t reserved_5a4;
        uint32_t reserved_5a8;
        uint32_t reserved_5ac;
        uint32_t reserved_5b0;
        uint32_t reserved_5b4;
        uint32_t reserved_5b8;
        uint32_t reserved_5bc;
        uint32_t reserved_5c0;
        uint32_t reserved_5c4;
        uint32_t reserved_5c8;
        uint32_t reserved_5cc;
        uint32_t reserved_5d0;
        uint32_t reserved_5d4;
        uint32_t reserved_5d8;
        uint32_t reserved_5dc;
        uint32_t reserved_5e0;
        uint32_t reserved_5e4;
        uint32_t reserved_5e8;
        uint32_t reserved_5ec;
        uint32_t reserved_5f0;
        uint32_t reserved_5f4;
        uint32_t reserved_5f8;
        uint32_t reserved_5fc;
    } ch[2];
    uint32_t reserved_6dc;
    uint32_t reserved_6e0;
    uint32_t reserved_6e4;
    uint32_t reserved_6e8;
    uint32_t reserved_6ec;
    uint32_t reserved_6f0;
    uint32_t reserved_6f4;
    uint32_t reserved_6f8;
    uint32_t reserved_6fc;
    union {
        struct {
            uint32_t in_mem_trans_en_ch2           :    1;  /*enable memory trans of the same channel*/
            uint32_t reserved1                     :    1;  /*reserved*/
            uint32_t indscr_burst_en_ch2           :    1;  /*Set this bit to 1 to enable INCR burst transfer for Rx transmitting link descriptor when accessing SRAM. */
            uint32_t in_ecc_aes_en_ch2             :    1;  /*When access address space is ecc/aes area, this bit should be set to 1. In this case, the start address of square should be 16-bit aligned. The width of square multiply byte number of one pixel should be 16-bit aligned. */
            uint32_t in_check_owner_ch2            :    1;  /*Set this bit to enable checking the owner attribute of the link descriptor.*/
            uint32_t in_loop_test_ch2              :    1;  /*reserved*/
            uint32_t in_mem_burst_length_ch2       :    3;  /*Block size of Rx channel 1. 0: single      1: 16 bytes      2: 32 bytes    3: 64 bytes    4: 128 bytes*/
            uint32_t in_macro_block_size_ch2       :    2;  /*Sel RX macro-block size 0: 8pixel*8pixel     1: 8pixel*16pixel     2: 16pixel*16pixel     3: no macro-block     , only useful in mode 1 of the link descriptor*/
            uint32_t in_dscr_port_en_ch2           :    1;  /*Set this bit to 1 to obtain descriptor from IP port*/
            uint32_t in_page_bound_en_ch2          :    1;  /*Set this bit to 1 to make sure AXI write data don't cross the address boundary which define by mem_burst_length*/
            uint32_t reserved13                    :    11;  /*reserved*/
            uint32_t in_rst_ch2                    :    1;  /*Write 1 then write 0 to this bit to reset Rx channel*/
            uint32_t in_cmd_disable_ch2            :    1;  /*Write 1 before reset and write 0 after reset*/
            uint32_t in_arb_weight_opt_dis_ch2     :    1;  /*Set this bit to 1 to disable arbiter optimum weight function.*/
            uint32_t reserved27                    :    5;  /*reserved*/
        };
        uint32_t val;
    } conf0_ch2;
    union {
        struct {
            uint32_t in_done_ch2                   :    1;  /*The raw interrupt bit turns to high level when the last data pointed by one inlink descriptor has been transmitted to peripherals for Rx channel 1.*/
            uint32_t in_suc_eof_ch2                :    1;  /*The raw interrupt bit turns to high level when the last data pointed by one inlink descriptor has been received and no data error is detected for Rx channel 1.*/
            uint32_t in_err_eof_ch2                :    1;  /*The raw interrupt bit turns to high level when the last data pointed by one inlink descriptor has been received and data error is detected */
            uint32_t in_dscr_err_ch2               :    1;  /*The raw interrupt bit turns to high level when detecting inlink descriptor error, including owner error, the second and third word error of inlink descriptor for Rx channel 1.*/
            uint32_t infifo_ovf_l1_ch2             :    1;  /*This raw interrupt bit turns to high level when fifo of Rx channel is overflow. */
            uint32_t infifo_udf_l1_ch2             :    1;  /*This raw interrupt bit turns to high level when fifo of Rx channel is underflow. */
            uint32_t infifo_ovf_l2_ch2             :    1;  /*This raw interrupt bit turns to high level when fifo of Rx channel is overflow. */
            uint32_t infifo_udf_l2_ch2             :    1;  /*This raw interrupt bit turns to high level when fifo of Rx channel is underflow. */
            uint32_t infifo_ovf_l3_ch2             :    1;  /*This raw interrupt bit turns to high level when fifo of Rx channel is overflow. */
            uint32_t infifo_udf_l3_ch2             :    1;  /*This raw interrupt bit turns to high level when fifo of Rx channel is underflow. */
            uint32_t in_dscr_empty_ch2             :    1;  /*The raw interrupt bit turns to high level when the last descriptor is done but fifo also remain data.*/
            uint32_t in_dscr_task_ovf_ch2          :    1;  /*The raw interrupt bit turns to high level when dscr ready task fifo is overflow. */
            uint32_t reserved12                    :    20;  /*reserved*/
        };
        uint32_t val;
    } int_raw_ch2;
    union {
        struct {
            uint32_t in_done_ch2                   :    1;  /*The interrupt enable bit for the IN_DONE_CH_INT interrupt.*/
            uint32_t in_suc_eof_ch2                :    1;  /*The interrupt enable bit for the IN_SUC_EOF_CH_INT interrupt.*/
            uint32_t in_err_eof_ch2                :    1;  /*The interrupt enable bit for the IN_ERR_EOF_CH_INT interrupt.*/
            uint32_t in_dscr_err_ch2               :    1;  /*The interrupt enable bit for the IN_DSCR_ERR_CH_INT interrupt.*/
            uint32_t infifo_ovf_l1_ch2             :    1;  /*The interrupt enable bit for the INFIFO_OVF_L1_CH_INT interrupt.*/
            uint32_t infifo_udf_l1_ch2             :    1;  /*The interrupt enable bit for the INFIFO_UDF_L1_CH_INT interrupt.*/
            uint32_t infifo_ovf_l2_ch2             :    1;  /*The interrupt enable bit for the INFIFO_OVF_L2_CH_INT interrupt.*/
            uint32_t infifo_udf_l2_ch2             :    1;  /*The interrupt enable bit for the INFIFO_UDF_L2_CH_INT interrupt.*/
            uint32_t infifo_ovf_l3_ch2             :    1;  /*The interrupt enable bit for the INFIFO_OVF_L3_CH_INT interrupt.*/
            uint32_t infifo_udf_l3_ch2             :    1;  /*The interrupt enable bit for the INFIFO_UDF_L3_CH_INT interrupt.*/
            uint32_t in_dscr_empty_ch2             :    1;  /*The interrupt enable bit for the IN_DSCR_EMPTY_CH_INT interrupt.*/
            uint32_t in_dscr_task_ovf_ch2          :    1;  /*The interrupt enable bit for the IN_DSCR_TASK_OVF_CH_INT interrupt.*/
            uint32_t reserved12                    :    20;  /*reserved*/
        };
        uint32_t val;
    } int_ena_ch2;
    union {
        struct {
            uint32_t in_done_ch2                   :    1;  /*The raw interrupt status bit for the IN_DONE_CH_INT interrupt.*/
            uint32_t in_suc_eof_ch2                :    1;  /*The raw interrupt status bit for the IN_SUC_EOF_CH_INT interrupt.*/
            uint32_t in_err_eof_ch2                :    1;  /*The raw interrupt status bit for the IN_ERR_EOF_CH_INT interrupt.*/
            uint32_t in_dscr_err_ch2               :    1;  /*The raw interrupt status bit for the IN_DSCR_ERR_CH_INT interrupt.*/
            uint32_t infifo_ovf_l1_ch2             :    1;  /*The raw interrupt status bit for the INFIFO_OVF_L1_CH_INT interrupt.*/
            uint32_t infifo_udf_l1_ch2             :    1;  /*The raw interrupt status bit for the INFIFO_UDF_L1_CH_INT interrupt.*/
            uint32_t infifo_ovf_l2_ch2             :    1;  /*The raw interrupt status bit for the INFIFO_OVF_L2_CH_INT interrupt.*/
            uint32_t infifo_udf_l2_ch2             :    1;  /*The raw interrupt status bit for the INFIFO_UDF_L2_CH_INT interrupt.*/
            uint32_t infifo_ovf_l3_ch2             :    1;  /*The raw interrupt status bit for the INFIFO_OVF_L3_CH_INT interrupt.*/
            uint32_t infifo_udf_l3_ch2             :    1;  /*The raw interrupt status bit for the INFIFO_UDF_L3_CH_INT interrupt.*/
            uint32_t in_dscr_empty_ch2             :    1;  /*The raw interrupt status bit for the IN_DSCR_EMPTY_CH_INT interrupt.*/
            uint32_t in_dscr_task_ovf_ch2          :    1;  /*The raw interrupt status bit for the IN_DSCR_TASK_OVF_CH_INT interrupt.*/
            uint32_t reserved12                    :    20;  /*reserved*/
        };
        uint32_t val;
    } int_st_ch2;
    union {
        struct {
            uint32_t in_done_ch2                   :    1;  /*Set this bit to clear the IN_DONE_CH_INT interrupt.*/
            uint32_t in_suc_eof_ch2                :    1;  /*Set this bit to clear the IN_SUC_EOF_CH_INT interrupt.*/
            uint32_t in_err_eof_ch2                :    1;  /*Set this bit to clear the IN_ERR_EOF_CH_INT interrupt.*/
            uint32_t in_dscr_err_ch2               :    1;  /*Set this bit to clear the INDSCR_ERR_CH_INT interrupt.*/
            uint32_t infifo_ovf_l1_ch2             :    1;  /*Set this bit to clear the INFIFO_OVF_L1_CH_INT interrupt.*/
            uint32_t infifo_udf_l1_ch2             :    1;  /*Set this bit to clear the INFIFO_UDF_L1_CH_INT interrupt.*/
            uint32_t infifo_ovf_l2_ch2             :    1;  /*Set this bit to clear the INFIFO_OVF_L2_CH_INT interrupt.*/
            uint32_t infifo_udf_l2_ch2             :    1;  /*Set this bit to clear the INFIFO_UDF_L2_CH_INT interrupt.*/
            uint32_t infifo_ovf_l3_ch2             :    1;  /*Set this bit to clear the INFIFO_OVF_L3_CH_INT interrupt.*/
            uint32_t infifo_udf_l3_ch2             :    1;  /*Set this bit to clear the INFIFO_UDF_L3_CH_INT interrupt.*/
            uint32_t in_dscr_empty_ch2             :    1;  /*Set this bit to clear the IN_DSCR_EMPTY_CH_INT interrupt.*/
            uint32_t in_dscr_task_ovf_ch2          :    1;  /*Set this bit to clear the IN_DSCR_TASK_OVF_CH_INT interrupt.*/
            uint32_t reserved12                    :    20;  /*reserved*/
        };
        uint32_t val;
    } int_clr_ch2;
    union {
        struct {
            uint32_t infifo_full_l2_ch2            :    1;  /*Rx FIFO full signal for Rx channel.*/
            uint32_t infifo_empty_l2_ch2           :    1;  /*Rx FIFO empty signal for Rx channel.*/
            uint32_t infifo_cnt_l2_ch2             :    4;  /*The register stores the byte number of the data in Rx FIFO for Rx channel.*/
            uint32_t reserved6                     :    1;  /*reserved*/
            uint32_t in_remain_under_1b_ch2        :    1;  /*reserved*/
            uint32_t in_remain_under_2b_ch2        :    1;  /*reserved*/
            uint32_t in_remain_under_3b_ch2        :    1;  /*reserved*/
            uint32_t in_remain_under_4b_ch2        :    1;  /*reserved*/
            uint32_t in_remain_under_5b_ch2        :    1;  /*reserved*/
            uint32_t in_remain_under_6b_ch2        :    1;  /*reserved*/
            uint32_t in_remain_under_7b_ch2        :    1;  /*reserved*/
            uint32_t in_remain_under_8b_ch2        :    1;  /*reserved*/
            uint32_t infifo_full_l1_ch2            :    1;  /*Rx FIFO full signal for Rx channel 2.*/
            uint32_t infifo_empty_l1_ch2           :    1;  /*Rx FIFO empty signal for Rx channel 2.*/
            uint32_t infifo_cnt_l1_ch2             :    5;  /*The register stores the byte number of the data in Rx FIFO for Rx channel 2.*/
            uint32_t infifo_full_l3_ch2            :    1;  /*Rx FIFO full signal for Rx channel 2.*/
            uint32_t infifo_empty_l3_ch2           :    1;  /*Rx FIFO empty signal for Rx channel 2.*/
            uint32_t infifo_cnt_l3_ch2             :    5;  /*The register stores the byte number of the data in Rx FIFO for Rx channel 2.*/
            uint32_t reserved29                    :    3;  /*reserved*/
        };
        uint32_t val;
    } infifo_status_ch2;
    union {
        struct {
            uint32_t infifo_rdata_ch2              :    11;  /*This register stores the data popping from DMA Rx FIFO.*/
            uint32_t infifo_pop_ch2                :    1;  /*Set this bit to pop data from DMA Rx FIFO.*/
            uint32_t reserved12                    :    20;  /*reserved*/
        };
        uint32_t val;
    } pop_ch2;
    union {
        struct {
            uint32_t reserved0                     :    20;  /*reserved*/
            uint32_t inlink_auto_ret_ch2           :    1;  /*Set this bit to return to current inlink descriptor's address, when there are some errors in current receiving data.*/
            uint32_t inlink_stop_ch2               :    1;  /*Set this bit to stop dealing with the inlink descriptors.*/
            uint32_t inlink_start_ch2              :    1;  /*Set this bit to start dealing with the inlink descriptors.*/
            uint32_t inlink_restart_ch2            :    1;  /*Set this bit to mount a new inlink descriptor.*/
            uint32_t inlink_park_ch2               :    1;  /*1: the inlink descriptor's FSM is in idle state.  0: the inlink descriptor's FSM is working.*/
            uint32_t reserved25                    :    7;  /*reserved*/
        };
        uint32_t val;
    } link_conf_ch2;
    uint32_t link_addr_ch2;
    union {
        struct {
            uint32_t inlink_dscr_addr_ch2          :    18;  /*This register stores the current inlink descriptor's address.*/
            uint32_t in_dscr_state_ch2             :    2;  /*reserved*/
            uint32_t in_state_ch2                  :    3;  /*reserved*/
            uint32_t in_reset_avail_ch2            :    1;  /*This register indicate that if the channel reset is safety.*/
            uint32_t reserved24                    :    8;  /*reserved*/
        };
        uint32_t val;
    } state_ch2;
    uint32_t suc_eof_des_addr_ch2;
    uint32_t err_eof_des_addr_ch2;
    uint32_t dscr_ch2;
    uint32_t dscr_bf0_ch2;
    uint32_t dscr_bf1_ch2;
    union {
        struct {
            uint32_t in_peri_sel_ch2               :    3;  /*This register is used to select peripheral for Rx channel   0:  jpeg     1: display-1     2: display-2        7: no choose*/
            uint32_t reserved3                     :    29;  /*reserved*/
        };
        uint32_t val;
    } peri_sel_ch2;
    union {
        struct {
            uint32_t in_arb_token_num_ch2          :    4;  /*Set the max number of token count of arbiter*/
            uint32_t in_arb_priority_ch2           :    4;  /*Set the priority of channel*/
            uint32_t reserved8                     :    24;  /*reserved*/
        };
        uint32_t val;
    } arb_ch2;
    union {
        struct {
            uint32_t in_pixel_byte_ch2             :    4;  /*the number of bytes contained in a pixel at RX channel     0: 1byte     1: 1.5bytes     2 : 2bytes     3: 2.5bytes     4: 3bytes     5: 4bytes*/
            uint32_t in_burst_block_num_ch2        :    4;  /*the number of macro blocks contained in a burst of data at RX channel*/
            uint32_t reserved8                     :    24;  /*reserved*/
        };
        uint32_t val;
    } ro_status_ch2;
    uint32_t reserved_748;
    uint32_t reserved_74c;
    uint32_t reserved_750;
    uint32_t reserved_754;
    uint32_t reserved_758;
    uint32_t reserved_75c;
    uint32_t reserved_760;
    uint32_t reserved_764;
    uint32_t reserved_768;
    union {
        struct {
            uint32_t in_etm_en_ch2                 :    1;  /*Configures the enable of the etm function, 1 is enable.*/
            uint32_t in_etm_loop_en_ch2            :    1;  /*Configures the enable of the descriptors loop etm function, 1 is enable.*/
            uint32_t in_dscr_task_max_ch2          :    2;  /*Configures the maximum number of cacheable descriptors.*/
            uint32_t reserved4                     :    28;  /*reserved*/
        };
        uint32_t val;
    } etm_conf_ch2;
    uint32_t reserved_770;
    uint32_t reserved_774;
    uint32_t reserved_778;
    uint32_t reserved_77c;
    uint32_t reserved_780;
    uint32_t reserved_784;
    uint32_t reserved_788;
    uint32_t reserved_78c;
    uint32_t reserved_790;
    uint32_t reserved_794;
    uint32_t reserved_798;
    uint32_t reserved_79c;
    uint32_t reserved_7a0;
    uint32_t reserved_7a4;
    uint32_t reserved_7a8;
    uint32_t reserved_7ac;
    uint32_t reserved_7b0;
    uint32_t reserved_7b4;
    uint32_t reserved_7b8;
    uint32_t reserved_7bc;
    uint32_t reserved_7c0;
    uint32_t reserved_7c4;
    uint32_t reserved_7c8;
    uint32_t reserved_7cc;
    uint32_t reserved_7d0;
    uint32_t reserved_7d4;
    uint32_t reserved_7d8;
    uint32_t reserved_7dc;
    uint32_t reserved_7e0;
    uint32_t reserved_7e4;
    uint32_t reserved_7e8;
    uint32_t reserved_7ec;
    uint32_t reserved_7f0;
    uint32_t reserved_7f4;
    uint32_t reserved_7f8;
    uint32_t reserved_7fc;
    uint32_t reserved_800;
    uint32_t reserved_804;
    uint32_t reserved_808;
    uint32_t reserved_80c;
    uint32_t reserved_810;
    uint32_t reserved_814;
    uint32_t reserved_818;
    uint32_t reserved_81c;
    uint32_t reserved_820;
    uint32_t reserved_824;
    uint32_t reserved_828;
    uint32_t reserved_82c;
    uint32_t reserved_830;
    uint32_t reserved_834;
    uint32_t reserved_838;
    uint32_t reserved_83c;
    uint32_t reserved_840;
    uint32_t reserved_844;
    uint32_t reserved_848;
    uint32_t reserved_84c;
    uint32_t reserved_850;
    uint32_t reserved_854;
    uint32_t reserved_858;
    uint32_t reserved_85c;
    uint32_t reserved_860;
    uint32_t reserved_864;
    uint32_t reserved_868;
    uint32_t reserved_86c;
    uint32_t reserved_870;
    uint32_t reserved_874;
    uint32_t reserved_878;
    uint32_t reserved_87c;
    uint32_t reserved_880;
    uint32_t reserved_884;
    uint32_t reserved_888;
    uint32_t reserved_88c;
    uint32_t reserved_890;
    uint32_t reserved_894;
    uint32_t reserved_898;
    uint32_t reserved_89c;
    uint32_t reserved_8a0;
    uint32_t reserved_8a4;
    uint32_t reserved_8a8;
    uint32_t reserved_8ac;
    uint32_t reserved_8b0;
    uint32_t reserved_8b4;
    uint32_t reserved_8b8;
    uint32_t reserved_8bc;
    uint32_t reserved_8c0;
    uint32_t reserved_8c4;
    uint32_t reserved_8c8;
    uint32_t reserved_8cc;
    uint32_t reserved_8d0;
    uint32_t reserved_8d4;
    uint32_t reserved_8d8;
    uint32_t reserved_8dc;
    uint32_t reserved_8e0;
    uint32_t reserved_8e4;
    uint32_t reserved_8e8;
    uint32_t reserved_8ec;
    uint32_t reserved_8f0;
    uint32_t reserved_8f4;
    uint32_t reserved_8f8;
    uint32_t reserved_8fc;
    uint32_t reserved_900;
    uint32_t reserved_904;
    uint32_t reserved_908;
    uint32_t reserved_90c;
    uint32_t reserved_910;
    uint32_t reserved_914;
    uint32_t reserved_918;
    uint32_t reserved_91c;
    uint32_t reserved_920;
    uint32_t reserved_924;
    uint32_t reserved_928;
    uint32_t reserved_92c;
    uint32_t reserved_930;
    uint32_t reserved_934;
    uint32_t reserved_938;
    uint32_t reserved_93c;
    uint32_t reserved_940;
    uint32_t reserved_944;
    uint32_t reserved_948;
    uint32_t reserved_94c;
    uint32_t reserved_950;
    uint32_t reserved_954;
    uint32_t reserved_958;
    uint32_t reserved_95c;
    uint32_t reserved_960;
    uint32_t reserved_964;
    uint32_t reserved_968;
    uint32_t reserved_96c;
    uint32_t reserved_970;
    uint32_t reserved_974;
    uint32_t reserved_978;
    uint32_t reserved_97c;
    uint32_t reserved_980;
    uint32_t reserved_984;
    uint32_t reserved_988;
    uint32_t reserved_98c;
    uint32_t reserved_990;
    uint32_t reserved_994;
    uint32_t reserved_998;
    uint32_t reserved_99c;
    uint32_t reserved_9a0;
    uint32_t reserved_9a4;
    uint32_t reserved_9a8;
    uint32_t reserved_9ac;
    uint32_t reserved_9b0;
    uint32_t reserved_9b4;
    uint32_t reserved_9b8;
    uint32_t reserved_9bc;
    uint32_t reserved_9c0;
    uint32_t reserved_9c4;
    uint32_t reserved_9c8;
    uint32_t reserved_9cc;
    uint32_t reserved_9d0;
    uint32_t reserved_9d4;
    uint32_t reserved_9d8;
    uint32_t reserved_9dc;
    uint32_t reserved_9e0;
    uint32_t reserved_9e4;
    uint32_t reserved_9e8;
    uint32_t reserved_9ec;
    uint32_t reserved_9f0;
    uint32_t reserved_9f4;
    uint32_t reserved_9f8;
    uint32_t reserved_9fc;
    union {
        struct {
            uint32_t rid_err_cnt                   :    4;  /*AXI read id err cnt*/
            uint32_t rresp_err_cnt                 :    4;  /*AXI read resp err cnt*/
            uint32_t wresp_err_cnt                 :    4;  /*AXI write resp err cnt*/
            uint32_t rd_fifo_cnt                   :    3;  /*AXI read cmd fifo remain cmd count*/
            uint32_t rd_bak_fifo_cnt               :    4;  /*AXI read backup cmd fifo remain cmd count*/
            uint32_t wr_fifo_cnt                   :    3;  /*AXI write cmd fifo remain cmd count*/
            uint32_t wr_bak_fifo_cnt               :    4;  /*AXI write backup cmd fifo remain cmd count*/
            uint32_t reserved26                    :    6;  /*reserved*/
        };
        uint32_t val;
    } axi_err;
    union {
        struct {
            uint32_t axim_rd_rst                   :    1;  /*Write 1 then write 0  to this bit to reset axi master read data FIFO.*/
            uint32_t axim_wr_rst                   :    1;  /*Write 1 then write 0  to this bit to reset axi master write data FIFO.*/
            uint32_t clk_en                        :    1;  /*1'h1: Force clock on for register. 1'h0: Support clock only when application writes registers.*/
            uint32_t reserved3                     :    29;  /*reserved*/
        };
        uint32_t val;
    } rst_conf;
    uint32_t intr_mem_start_addr;
    uint32_t intr_mem_end_addr;
    uint32_t extr_mem_start_addr;
    uint32_t extr_mem_end_addr;
    union {
        struct {
            uint32_t out_arb_timeout_num           :    16;  /*Set the max number of timeout count of arbiter*/
            uint32_t out_weight_en                 :    1;  /*reserved*/
            uint32_t reserved17                    :    15;  /*reserved*/
        };
        uint32_t val;
    } arb_config;
    union {
        struct {
            uint32_t in_arb_timeout_num            :    16;  /*Set the max number of timeout count of arbiter*/
            uint32_t in_weight_en                  :    1;  /*reserved*/
            uint32_t reserved17                    :    15;  /*reserved*/
        };
        uint32_t val;
    } arb_config;
    union {
        struct {
            uint32_t rdn_ena                       :    1;  /*reserved*/
            uint32_t rdn_result                    :    1;  /*reserved*/
            uint32_t reserved2                     :    30;  /*reserved*/
        };
        uint32_t val;
    } rdn_result;
    uint32_t rdn_eco_high;
    uint32_t rdn_eco_low;
    uint32_t date;
} dma2d_dev_t;
extern dma2d_dev_t DMA2D;
#ifdef __cplusplus
}
#endif



#endif /*_SOC_DMA2D_STRUCT_H_ */
