Set parameter Username
Academic license - for non-commercial use only - expires 2024-11-05
Set parameter NonConvex to value 2
Set parameter Threads to value 144
Set parameter MIPGap to value 1.0000000474974513e-03
Set parameter TimeLimit to value 120
Gurobi Optimizer version 10.0.3 build v10.0.3rc0 (linux64)

CPU model: Intel(R) Xeon(R) CPU E7-8890 v3 @ 2.50GHz, instruction set [SSE2|AVX|AVX2]
Thread count: 72 physical cores, 144 logical processors, using up to 144 threads

Optimize a model with 55 rows, 162 columns and 100 nonzeros
Model fingerprint: 0x20a64dc7
Model has 80 quadratic constraints
Model has 46 general constraints
Variable types: 97 continuous, 65 integer (25 binary)
Coefficient statistics:
  Matrix range     [1e+00, 1e+03]
  QMatrix range    [1e-06, 1e+02]
  QLMatrix range   [1e+00, 3e+05]
  Objective range  [1e+00, 1e+00]
  Bounds range     [1e+00, 1e+00]
  RHS range        [1e+00, 1e+08]
  QRHS range       [1e+00, 1e+06]
  GenCon rhs range [1e+00, 2e+12]
  GenCon coe range [1e+00, 1e+00]
Warning: Model contains large rhs on indicator constraints
         Consider reformulating model or setting NumericFocus parameter
         to avoid numerical issues.
Presolve removed 53 rows and 158 columns
Presolve time: 0.01s
Presolved: 2 rows, 4 columns, 4 nonzeros
Presolved model has 1 SOS constraint(s)
Presolved model has 1 quadratic constraint(s)
Variable types: 0 continuous, 4 integer (1 binary)

Root relaxation: objective 2.294690e+07, 1 iterations, 0.00 seconds (0.00 work units)

    Nodes    |    Current Node    |     Objective Bounds      |     Work
 Expl Unexpl |  Obj  Depth IntInf | Incumbent    BestBd   Gap | It/Node Time

     0     0 2.2947e+07    0    -          - 2.2947e+07      -     -    0s
     0     0 2.2947e+07    0    -          - 2.2947e+07      -     -    0s
     0     0 2.2947e+07    0    -          - 2.2947e+07      -     -    0s
     0     0 2.2947e+07    0    -          - 2.2947e+07      -     -    0s
     0     0 2.2947e+07    0    -          - 2.2947e+07      -     -    0s
     0     0 2.2947e+07    0    -          - 2.2947e+07      -     -    0s
     0     0 2.2947e+07    0    -          - 2.2947e+07      -     -    0s
     0     0 2.2947e+07    0    -          - 2.2947e+07      -     -    0s
     0     0 2.2947e+07    0    -          - 2.2947e+07      -     -    0s
     0     0 2.2947e+07    0    1          - 2.2947e+07      -     -    0s
H    0     0                    2.294690e+07 2.2947e+07  0.00%     -    0s

Explored 1 nodes (10 simplex iterations) in 0.01 seconds (0.00 work units)
Thread count was 144 (of 144 available processors)

Solution count 1: 2.29469e+07 

Optimal solution found (tolerance 1.00e-03)
Warning: some integer variables take values larger than the maximum
         supported value (2000000000)
Best objective 2.294689686354e+07, best bound 2.294689686354e+07, gap 0.0000%
TP 1.0
PP 1.0
DP 1.0
num_copy 1.0
num_chips_per_copy 1024.0
Shape[0] 8.0
Shape[1] 8.0
Shape[2] 16.0
Link_BW[0] 450.0
Link_BW[1] 450.0
Link_BW[2] 450.0
FFT_sram_size 2097152.0
C12 64.0
layer_per_stage 1.0
DRAM_BW 3072.0
tile_size 1.0
num_tile 1.0
shard_M[0] 1048576.0
shard_M[1] 1048576.0
shard_K[0] 512.0
shard_K[1] 512.0
shard_N[0] 1024.0
shard_N[1] 1024.0
shard_intermediate_buffer_size[0] 2147483648.0
shard_initiation_buffer_size[0] 1073741824.0
shard_initiation_buffer_size[1] 1073741824.0
Micro_Batch_Size 1.0
num_micro_batch_per_pipeline 1.0
C28 1.0
ALL_TO_ALL_communication_size[0] 0.0
ALL_TO_ALL_communication_size[1] 2097152.0
C31 0.0
C32 1048576.0
C33 2199023255552.0
Config[0] -0.0
Config[1] 1.0
Ab_onchip[0,0] 0.0
Ab_onchip[0,1] 0.0
Ab_dram[0,0] 1.0
Ab_dram[0,1] 1.0
Ac[0,0] 1.0
Ac[0,1] 0.0
Ac[1,0] 0.0
Ac[1,1] 1.0
Ad[0,0] 1.0
Ad[0,1] 0.0
Ad[1,0] 0.0
Ad[1,1] 1.0
Par_total[0] 1056.0
Par_total[1] 1056.0
C50 0.0
C51 1.0
C52 1.0
C53 1.0
C54 0.0
C55 1.0
C56 1.0
C57 1.0
shard_intermediate_buffer_size_depth_original[0] 4294967296.0
shard_intermediate_buffer_size_depth_two[0] 4294967296.0
shard_intermediate_buffer_size_depth_one[0] 2147483648.0
shard_initiation_buffer_size_depth_one[0] 2000000000.0
shard_initiation_buffer_size_depth_one[1] 1073741824.0
weight_tiling[0] 1.0
weight_tiling[1] 1.0
C65 0.0
C66 0.0
SRAM_Per_Config_total[0] 0.0
SRAM_Per_Config_total[1] 0.0
SRAM_Per_Config_intermediate_dram[0] 2147483648.0
SRAM_Per_Config_intermediate_dram[1] 2147483648.0
SRAM_Per_Config_intermediate_onchip[0] 0.0
SRAM_Per_Config_intermediate_onchip[1] 0.0
SRAM_Per_Config_initiation[0] 2000000000.0
SRAM_Per_Config_initiation[1] 1073741824.0
dram_bytes_per_config_intermediate[0] 2147483648.0
dram_bytes_per_config_intermediate[1] 2147483648.0
dram_bytes_per_config_initiation[0] 1073741824.0
dram_bytes_per_config_initiation[1] 1073741824.0
C79 2147483648.0
C80 2147483648.0
dram_bytes_initiation 0.0
dram_bytes_intermediate 0.0
dram_bytes_total 0.0
C84 2147483648.0
C85 4294967296.0
FLOP_per_kernel[0] 1099511627776.0
FLOP_per_kernel[1] 1099511627776.0
C88 2147483648.0
C89 2147483648.0
Compute_Latency[0] 1230025.9962144664
Compute_Latency[1] 1230025.9962144664
C92 1099511627776.0
C93 0.0
C94 1099511627776.0
C95 0.0
C96 1099511627776.0
C97 1099511627776.0
Memory_Latency[0] 699050.6666666666
Memory_Latency[1] 699050.6666666666
memory_latency[0] 699050.6666666666
memory_latency[1] 699050.6666666666
explicit_memory_latency[0] 0.0
explicit_memory_latency[1] 0.0
C104 2147483648.0
C105 2147483648.0
Network_Latency[0] 0.0
Network_Latency[1] 19088743.537777778
p2p_latency 0.0
Network_Latency_ALL_TO_ALL_tmp[0,0] 0.0
Network_Latency_ALL_TO_ALL_tmp[0,1] 0.0
Network_Latency_ALL_TO_ALL_tmp[0,2] 0.0
Network_Latency_ALL_TO_ALL_tmp[1,0] 19088743.537777778
Network_Latency_ALL_TO_ALL_tmp[1,1] 19088743.537777778
Network_Latency_ALL_TO_ALL_tmp[1,2] 19088743.537777778
Network_Latency_ALL_TO_ALL[0] 0.0
Network_Latency_ALL_TO_ALL[1] 19088743.537777778
C117 0.0
C118 0.0
C119 0.0
C120 2097152.0
C121 2097152.0
C122 2097152.0
Per_Config_II[0] 1929076.6628811397
Per_Config_II[1] 21017820.20065891
C125 22946896.86354005
ns_per_batch 22946896.86354005
LINK_cost[0] 921600.0
LINK_cost[1] 921600.0
LINK_cost[2] 921600.0
SWITCH_cost[0] 2764800.0
SWITCH_cost[1] 2764800.0
SWITCH_cost[2] 1382400.0
C133 64.0
C134 128.0
C135 128.0
less_or_equal_one_chip 0.0
less_or_equal_four_chip 0.0
total_DRAM_cost 3145728.0
total_accelerator_cost 20480000.0
total_link_cost 2764800.0
total_switch_cost 6912000.0
C142 2764800.0
C143 6912000.0
total_cost 33302528.0
LINK_power[0] 4792.320013046265
LINK_power[1] 4792.320013046265
LINK_power[2] 4792.320013046265
SWITCH_power[0] 5990.400123596191
SWITCH_power[1] 5990.400123596191
SWITCH_power[2] 2995.2000617980957
C151 64.0
C152 128.0
C153 128.0
total_DRAM_power 176915.7421875
total_accelerator_power 523854.96875
total_link_power 14376.960039138794
total_switch_power 14976.000308990479
C158 14376.960039138794
C159 14976.000308990479
total_power 730123.6712856293
final_ns 22946896.86354005
****************************************************************************************************
TP 1.0
PP 1.0
DP 1.0
global_batch_size 1
micro_batch_size 1.0
num_micro_batch_per_pipeline 1.0

DRAM_BW 3072.0
Link_BW [450.0, 450.0, 450.0]
total_cost 33302528.0
total_power 730123.6712856293

final_ns 22946896.86354005
final_s 0.02294689686354005
GFLOPS 993214.470703125
num_chip 1024
FLOP 2251799813685248.0
util 0.09648567070747122
