

================================================================
== Vitis HLS Report for 'p_hls_fptosi_float_i32'
================================================================
* Date:           Sat Nov  9 05:57:12 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        ImageProcessing
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.287 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        1|  10.000 ns|  10.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|    627|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|     13|    -|
|Register         |        -|   -|     66|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|     66|    640|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|      3|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+-----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+-----+------------+------------+
    |add_ln346_fu_88_p2    |         +|   0|  0|   16|           9|           8|
    |result_V_2_fu_170_p2  |         -|   0|  0|   39|           1|          32|
    |sub_ln1512_fu_102_p2  |         -|   0|  0|   15|           7|           8|
    |r_V_fu_128_p2         |      lshr|   0|  0|  242|          79|          79|
    |result_V_fu_175_p3    |    select|   0|  0|   32|           1|          32|
    |ush_fu_112_p3         |    select|   0|  0|    9|           1|           9|
    |val_fu_162_p3         |    select|   0|  0|   32|           1|          32|
    |r_V_1_fu_134_p2       |       shl|   0|  0|  242|          79|          79|
    +----------------------+----------+----+---+-----+------------+------------+
    |Total                 |          |   0|  0|  627|         178|         279|
    +----------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_return  |  13|          3|   32|         96|
    +-----------+----+-----------+-----+-----------+
    |Total      |  13|          3|   32|         96|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |ap_ce_reg           |   1|   0|    1|          0|
    |ap_return_int_reg   |  32|   0|   32|          0|
    |p_Result_s_reg_181  |   1|   0|    1|          0|
    |val_reg_186         |  32|   0|   32|          0|
    +--------------------+----+----+-----+-----------+
    |Total               |  66|   0|   66|          0|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+------------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-----------+-----+-----+------------+------------------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|  __hls_fptosi_float_i32|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|  __hls_fptosi_float_i32|  return value|
|ap_return  |  out|   32|  ap_ctrl_hs|  __hls_fptosi_float_i32|  return value|
|ap_ce      |   in|    1|  ap_ctrl_hs|  __hls_fptosi_float_i32|  return value|
|x          |   in|   32|     ap_none|                       x|        scalar|
+-----------+-----+-----+------------+------------------------+--------------+

