#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Wed Jan 24 09:44:37 2018
# Process ID: 28053
# Current directory: /tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.runs/impl_1
# Command line: vivado -log FPBN_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source FPBN_top.tcl -notrace
# Log file: /tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.runs/impl_1/FPBN_top.vdi
# Journal file: /tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source FPBN_top.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/ip/div_gen_0/div_gen_0.dcp' for cell 'vip_moy1/D1'
INFO: [Netlist 29-17] Analyzing 269 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc]
WARNING: [Vivado 12-180] No cells matched 'l1/g1/o0_i_1'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:448]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells l1/g1/o0_i_1]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:448]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:448]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'l1/g1/o0_i_1'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:449]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells l1/g1/o0_i_1]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:449]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:449]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'l1/g1/o0_i_1'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:450]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells l1/g1/o0_i_1]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:450]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:450]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'l1/g1/o0_i_1'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:451]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells l1/g1/o0_i_1]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:451]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:451]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'l1/g1/o0_i_1'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:452]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells l1/g1/o0_i_1]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:452]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:452]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'l2/g1/o0_i_1__0'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:454]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells l2/g1/o0_i_1__0]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:454]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:454]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'l2/g1/o0_i_1__0'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:455]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells l2/g1/o0_i_1__0]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:455]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:455]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'l2/g1/o0_i_1__0'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:456]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells l2/g1/o0_i_1__0]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:456]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:456]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'l2/g1/o0_i_1__0'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:457]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells l2/g1/o0_i_1__0]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:457]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:457]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'l2/g1/o0_i_1__0'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:458]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells l2/g1/o0_i_1__0]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:458]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:458]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'l3/g1/o0_i_1__1'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:460]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells l3/g1/o0_i_1__1]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:460]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:460]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'l3/g1/o0_i_1__1'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:461]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells l3/g1/o0_i_1__1]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:461]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:461]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'l3/g1/o0_i_1__1'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:462]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells l3/g1/o0_i_1__1]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:462]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:462]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'l3/g1/o0_i_1__1'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:463]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells l3/g1/o0_i_1__1]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:463]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:463]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'l3/g1/o0_i_1__1'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:464]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells l3/g1/o0_i_1__1]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:464]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:464]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1438.023 ; gain = 336.430 ; free physical = 1722 ; free virtual = 13990
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1490.043 ; gain = 0.000 ; free physical = 1715 ; free virtual = 13983
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c63ad794

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1490.043 ; gain = 0.000 ; free physical = 1715 ; free virtual = 13983
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1939.531 ; gain = 0.000 ; free physical = 1320 ; free virtual = 13588

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 164e11164

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1948.531 ; gain = 458.488 ; free physical = 1303 ; free virtual = 13572

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 25a4cb661

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1991.191 ; gain = 501.148 ; free physical = 1282 ; free virtual = 13550

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 25a4cb661

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1991.191 ; gain = 501.148 ; free physical = 1282 ; free virtual = 13550
Phase 1 Placer Initialization | Checksum: 25a4cb661

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1991.191 ; gain = 501.148 ; free physical = 1282 ; free virtual = 13550

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1100281de

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 2015.203 ; gain = 525.160 ; free physical = 1266 ; free virtual = 13534

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1100281de

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 2015.203 ; gain = 525.160 ; free physical = 1266 ; free virtual = 13534

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1613b4e21

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 2015.203 ; gain = 525.160 ; free physical = 1262 ; free virtual = 13530

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 164149d0d

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2015.203 ; gain = 525.160 ; free physical = 1263 ; free virtual = 13531

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 180f3f42e

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2015.203 ; gain = 525.160 ; free physical = 1266 ; free virtual = 13534

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 165e9aeaf

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2015.203 ; gain = 525.160 ; free physical = 1261 ; free virtual = 13529

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 2048ec225

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2015.203 ; gain = 525.160 ; free physical = 1253 ; free virtual = 13521

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1484b1a9b

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 2015.203 ; gain = 525.160 ; free physical = 1252 ; free virtual = 13521

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 16e9ab532

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 2015.203 ; gain = 525.160 ; free physical = 1252 ; free virtual = 13521
Phase 3 Detail Placement | Checksum: 16e9ab532

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 2015.203 ; gain = 525.160 ; free physical = 1252 ; free virtual = 13521

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 19a460cdd

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Place 46-38] Processed net vip_moy2/D1/U0/i_synth/i_has_aresetn.i_reg_reset/first_q, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-38] Processed net vip_moy1/D1/U0/i_synth/i_has_aresetn.i_reg_reset/first_q, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-41] BUFG insertion identified 2 candidate nets, 0 success, 2 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 19a460cdd

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 2015.203 ; gain = 525.160 ; free physical = 1252 ; free virtual = 13520
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.547. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 152775e68

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 2015.203 ; gain = 525.160 ; free physical = 1251 ; free virtual = 13519
Phase 4.1 Post Commit Optimization | Checksum: 152775e68

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 2015.203 ; gain = 525.160 ; free physical = 1251 ; free virtual = 13519

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 152775e68

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 2015.203 ; gain = 525.160 ; free physical = 1252 ; free virtual = 13520

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 152775e68

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 2015.203 ; gain = 525.160 ; free physical = 1252 ; free virtual = 13520

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 138936406

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 2015.203 ; gain = 525.160 ; free physical = 1252 ; free virtual = 13520
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 138936406

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 2015.203 ; gain = 525.160 ; free physical = 1252 ; free virtual = 13520
Ending Placer Task | Checksum: 107c5d042

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 2015.203 ; gain = 525.160 ; free physical = 1266 ; free virtual = 13534
26 Infos, 30 Warnings, 15 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 2015.203 ; gain = 577.176 ; free physical = 1266 ; free virtual = 13534
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2015.203 ; gain = 0.000 ; free physical = 1251 ; free virtual = 13535
INFO: [Common 17-1381] The checkpoint '/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.runs/impl_1/FPBN_top_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2017.195 ; gain = 1.992 ; free physical = 1254 ; free virtual = 13525
report_utilization: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2017.195 ; gain = 0.000 ; free physical = 1263 ; free virtual = 13535
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2017.195 ; gain = 0.000 ; free physical = 1263 ; free virtual = 13534
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: a535b028 ConstDB: 0 ShapeSum: 6290201a RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 578f5448

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2137.867 ; gain = 120.664 ; free physical = 1129 ; free virtual = 13401

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 578f5448

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2137.871 ; gain = 120.668 ; free physical = 1129 ; free virtual = 13400

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 578f5448

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2137.871 ; gain = 120.668 ; free physical = 1113 ; free virtual = 13385

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 578f5448

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2137.871 ; gain = 120.668 ; free physical = 1113 ; free virtual = 13385
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 181d6166f

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2153.219 ; gain = 136.016 ; free physical = 1100 ; free virtual = 13371
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.467  | TNS=0.000  | WHS=-0.188 | THS=-165.148|

Phase 2 Router Initialization | Checksum: ec17bcee

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2153.219 ; gain = 136.016 ; free physical = 1099 ; free virtual = 13371

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1fa645eed

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 2153.219 ; gain = 136.016 ; free physical = 1099 ; free virtual = 13370

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 499
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.803  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 273aa0f3a

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 2153.219 ; gain = 136.016 ; free physical = 1101 ; free virtual = 13372

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.803  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 183f3204a

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 2153.219 ; gain = 136.016 ; free physical = 1101 ; free virtual = 13372
Phase 4 Rip-up And Reroute | Checksum: 183f3204a

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 2153.219 ; gain = 136.016 ; free physical = 1101 ; free virtual = 13372

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 183f3204a

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 2153.219 ; gain = 136.016 ; free physical = 1101 ; free virtual = 13372

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 183f3204a

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 2153.219 ; gain = 136.016 ; free physical = 1101 ; free virtual = 13372
Phase 5 Delay and Skew Optimization | Checksum: 183f3204a

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 2153.219 ; gain = 136.016 ; free physical = 1101 ; free virtual = 13372

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 20f8f83c5

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 2153.219 ; gain = 136.016 ; free physical = 1101 ; free virtual = 13373
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.816  | TNS=0.000  | WHS=0.012  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1680ec8d6

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 2153.219 ; gain = 136.016 ; free physical = 1101 ; free virtual = 13373
Phase 6 Post Hold Fix | Checksum: 1680ec8d6

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 2153.219 ; gain = 136.016 ; free physical = 1101 ; free virtual = 13373

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.10045 %
  Global Horizontal Routing Utilization  = 1.80291 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1f7c356a2

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 2153.219 ; gain = 136.016 ; free physical = 1101 ; free virtual = 13373

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1f7c356a2

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 2153.219 ; gain = 136.016 ; free physical = 1100 ; free virtual = 13372

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1f8ac64f7

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 2153.219 ; gain = 136.016 ; free physical = 1100 ; free virtual = 13372

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.816  | TNS=0.000  | WHS=0.012  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1f8ac64f7

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 2153.219 ; gain = 136.016 ; free physical = 1100 ; free virtual = 13372
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 2153.219 ; gain = 136.016 ; free physical = 1120 ; free virtual = 13392

Routing Is Done.
39 Infos, 30 Warnings, 15 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 2153.219 ; gain = 136.023 ; free physical = 1120 ; free virtual = 13392
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2153.219 ; gain = 0.000 ; free physical = 1102 ; free virtual = 13393
INFO: [Common 17-1381] The checkpoint '/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.runs/impl_1/FPBN_top_routed.dcp' has been generated.
Command: report_drc -file FPBN_top_drc_routed.rpt -pb FPBN_top_drc_routed.pb -rpx FPBN_top_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.runs/impl_1/FPBN_top_drc_routed.rpt.
report_drc completed successfully
Command: report_methodology -file FPBN_top_methodology_drc_routed.rpt -rpx FPBN_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.runs/impl_1/FPBN_top_methodology_drc_routed.rpt.
report_methodology completed successfully
Command: report_power -file FPBN_top_power_routed.rpt -pb FPBN_top_power_summary_routed.pb -rpx FPBN_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
46 Infos, 30 Warnings, 15 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-273] Loop limit of 100 reached; Use -loop_limit switch to increase the number of loops reported
Command: write_bitstream -force FPBN_top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Running DRC as a precondition to command write_bitstream
Command: report_drc (run_mandatory_drcs) for: bitstream_checks
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 10 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any net in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [net_nets <myHier/myNet>'. The cells in the loop are: netW/N1/R1/r0/i1/o0, netW/N1/R1/r0/i2/o0, netW/N1/R1/r0/i3/o0, netW/N1/R1/r0/i4/o0, netW/N1/R1/r0/i5/o0, netW/N1/R1/r0/g1/o0_i_1, netW/N1/R1/r0/g1/o0_i_1__0, netW/N1/R1/r0/g1/o0_i_1__1, netW/N1/R1/r0/g1/o0_i_1__2, and netW/N1/R1/r0/g1/o0_i_1__3.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 10 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any net in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [net_nets <myHier/myNet>'. The cells in the loop are: netW/N1/R1/r1/i1/o0, netW/N1/R1/r1/i2/o0, netW/N1/R1/r1/i3/o0, netW/N1/R1/r1/i4/o0, netW/N1/R1/r1/i5/o0, netW/N1/R1/r1/g1/o0_i_1__4, netW/N1/R1/r1/g1/o0_i_1__5, netW/N1/R1/r1/g1/o0_i_1__6, netW/N1/R1/r1/g1/o0_i_1__7, and netW/N1/R1/r1/g1/o0_i_1__8.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 10 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any net in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [net_nets <myHier/myNet>'. The cells in the loop are: netW/N1/R1/r3/i1/o0, netW/N1/R1/r3/i2/o0, netW/N1/R1/r3/i3/o0, netW/N1/R1/r3/i4/o0, netW/N1/R1/r3/i5/o0, netW/N1/R1/r3/g1/o0_i_1__14, netW/N1/R1/r3/g1/o0_i_1__15, netW/N1/R1/r3/g1/o0_i_1__16, netW/N1/R1/r3/g1/o0_i_1__17, and netW/N1/R1/r3/g1/o0_i_1__18.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 10 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any net in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [net_nets <myHier/myNet>'. The cells in the loop are: netW/N1/R1/r4/i1/o0, netW/N1/R1/r4/i2/o0, netW/N1/R1/r4/i3/o0, netW/N1/R1/r4/i4/o0, netW/N1/R1/r4/i5/o0, netW/N1/R1/r4/g1/o0_i_1__19, netW/N1/R1/r4/g1/o0_i_1__20, netW/N1/R1/r4/g1/o0_i_1__21, netW/N1/R1/r4/g1/o0_i_1__22, and netW/N1/R1/r4/g1/o0_i_1__23.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 10 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any net in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [net_nets <myHier/myNet>'. The cells in the loop are: netW/N1/R1/r5/i1/o0, netW/N1/R1/r5/i2/o0, netW/N1/R1/r5/i3/o0, netW/N1/R1/r5/i4/o0, netW/N1/R1/r5/i5/o0, netW/N1/R1/r5/g1/o0_i_1__24, netW/N1/R1/r5/g1/o0_i_1__25, netW/N1/R1/r5/g1/o0_i_1__26, netW/N1/R1/r5/g1/o0_i_1__27, and netW/N1/R1/r5/g1/o0_i_1__28.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 10 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any net in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [net_nets <myHier/myNet>'. The cells in the loop are: netW/N1/R1/r6/i1/o0, netW/N1/R1/r6/i2/o0, netW/N1/R1/r6/i3/o0, netW/N1/R1/r6/i4/o0, netW/N1/R1/r6/i5/o0, netW/N1/R1/r6/g1/o0_i_1__29, netW/N1/R1/r6/g1/o0_i_1__30, netW/N1/R1/r6/g1/o0_i_1__31, netW/N1/R1/r6/g1/o0_i_1__32, and netW/N1/R1/r6/g1/o0_i_1__33.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 10 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any net in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [net_nets <myHier/myNet>'. The cells in the loop are: netW/N1/R1/r7/i1/o0, netW/N1/R1/r7/i2/o0, netW/N1/R1/r7/i3/o0, netW/N1/R1/r7/i4/o0, netW/N1/R1/r7/i5/o0, netW/N1/R1/r7/g1/o0_i_1__34, netW/N1/R1/r7/g1/o0_i_1__35, netW/N1/R1/r7/g1/o0_i_1__36, netW/N1/R1/r7/g1/o0_i_1__37, and netW/N1/R1/r7/g1/o0_i_1__38.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 10 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any net in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [net_nets <myHier/myNet>'. The cells in the loop are: netW/N1/R1/r8/i1/o0, netW/N1/R1/r8/i2/o0, netW/N1/R1/r8/i3/o0, netW/N1/R1/r8/i4/o0, netW/N1/R1/r8/i5/o0, netW/N1/R1/r8/g1/o0_i_1__39, netW/N1/R1/r8/g1/o0_i_1__40, netW/N1/R1/r8/g1/o0_i_1__41, netW/N1/R1/r8/g1/o0_i_1__42, and netW/N1/R1/r8/g1/o0_i_1__43.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 10 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any net in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [net_nets <myHier/myNet>'. The cells in the loop are: netW/N1/R1/r9/i1/o0, netW/N1/R1/r9/i2/o0, netW/N1/R1/r9/i3/o0, netW/N1/R1/r9/i4/o0, netW/N1/R1/r9/i5/o0, netW/N1/R1/r9/g1/o0_i_1__44, netW/N1/R1/r9/g1/o0_i_1__45, netW/N1/R1/r9/g1/o0_i_1__46, netW/N1/R1/r9/g1/o0_i_1__47, and netW/N1/R1/r9/g1/o0_i_1__48.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 10 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any net in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [net_nets <myHier/myNet>'. The cells in the loop are: netW/N2/R1/r0/i1/o0, netW/N2/R1/r0/i2/o0, netW/N2/R1/r0/i3/o0, netW/N2/R1/r0/i4/o0, netW/N2/R1/r0/i5/o0, netW/N2/R1/r0/g1/o0_i_1__49, netW/N2/R1/r0/g1/o0_i_1__50, netW/N2/R1/r0/g1/o0_i_1__51, netW/N2/R1/r0/g1/o0_i_1__52, and netW/N2/R1/r0/g1/o0_i_1__53.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 10 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any net in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [net_nets <myHier/myNet>'. The cells in the loop are: netW/N2/R1/r1/i1/o0, netW/N2/R1/r1/i2/o0, netW/N2/R1/r1/i3/o0, netW/N2/R1/r1/i4/o0, netW/N2/R1/r1/i5/o0, netW/N2/R1/r1/g1/o0_i_1__54, netW/N2/R1/r1/g1/o0_i_1__55, netW/N2/R1/r1/g1/o0_i_1__56, netW/N2/R1/r1/g1/o0_i_1__57, and netW/N2/R1/r1/g1/o0_i_1__58.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 10 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any net in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [net_nets <myHier/myNet>'. The cells in the loop are: netW/N2/R1/r2/i1/o0, netW/N2/R1/r2/i2/o0, netW/N2/R1/r2/i3/o0, netW/N2/R1/r2/i4/o0, netW/N2/R1/r2/i5/o0, netW/N2/R1/r2/g1/o0_i_1__59, netW/N2/R1/r2/g1/o0_i_1__60, netW/N2/R1/r2/g1/o0_i_1__61, netW/N2/R1/r2/g1/o0_i_1__62, and netW/N2/R1/r2/g1/o0_i_1__63.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 10 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any net in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [net_nets <myHier/myNet>'. The cells in the loop are: netW/N2/R1/r3/i1/o0, netW/N2/R1/r3/i2/o0, netW/N2/R1/r3/i3/o0, netW/N2/R1/r3/i4/o0, netW/N2/R1/r3/i5/o0, netW/N2/R1/r3/g1/o0_i_1__64, netW/N2/R1/r3/g1/o0_i_1__65, netW/N2/R1/r3/g1/o0_i_1__66, netW/N2/R1/r3/g1/o0_i_1__67, and netW/N2/R1/r3/g1/o0_i_1__68.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 10 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any net in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [net_nets <myHier/myNet>'. The cells in the loop are: netW/N2/R1/r4/i1/o0, netW/N2/R1/r4/i2/o0, netW/N2/R1/r4/i3/o0, netW/N2/R1/r4/i4/o0, netW/N2/R1/r4/i5/o0, netW/N2/R1/r4/g1/o0_i_1__69, netW/N2/R1/r4/g1/o0_i_1__70, netW/N2/R1/r4/g1/o0_i_1__71, netW/N2/R1/r4/g1/o0_i_1__72, and netW/N2/R1/r4/g1/o0_i_1__73.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 10 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any net in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [net_nets <myHier/myNet>'. The cells in the loop are: netW/N2/R1/r5/i1/o0, netW/N2/R1/r5/i2/o0, netW/N2/R1/r5/i3/o0, netW/N2/R1/r5/i4/o0, netW/N2/R1/r5/i5/o0, netW/N2/R1/r5/g1/o0_i_1__74, netW/N2/R1/r5/g1/o0_i_1__75, netW/N2/R1/r5/g1/o0_i_1__76, netW/N2/R1/r5/g1/o0_i_1__77, and netW/N2/R1/r5/g1/o0_i_1__78.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 10 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any net in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [net_nets <myHier/myNet>'. The cells in the loop are: netW/N2/R1/r6/i1/o0, netW/N2/R1/r6/i2/o0, netW/N2/R1/r6/i3/o0, netW/N2/R1/r6/i4/o0, netW/N2/R1/r6/i5/o0, netW/N2/R1/r6/g1/o0_i_1__79, netW/N2/R1/r6/g1/o0_i_1__80, netW/N2/R1/r6/g1/o0_i_1__81, netW/N2/R1/r6/g1/o0_i_1__82, and netW/N2/R1/r6/g1/o0_i_1__83.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 10 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any net in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [net_nets <myHier/myNet>'. The cells in the loop are: netW/N2/R1/r7/i1/o0, netW/N2/R1/r7/i2/o0, netW/N2/R1/r7/i3/o0, netW/N2/R1/r7/i4/o0, netW/N2/R1/r7/i5/o0, netW/N2/R1/r7/g1/o0_i_1__84, netW/N2/R1/r7/g1/o0_i_1__85, netW/N2/R1/r7/g1/o0_i_1__86, netW/N2/R1/r7/g1/o0_i_1__87, and netW/N2/R1/r7/g1/o0_i_1__88.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 10 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any net in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [net_nets <myHier/myNet>'. The cells in the loop are: netW/N2/R1/r8/i1/o0, netW/N2/R1/r8/i2/o0, netW/N2/R1/r8/i3/o0, netW/N2/R1/r8/i4/o0, netW/N2/R1/r8/i5/o0, netW/N2/R1/r8/g1/o0_i_1__89, netW/N2/R1/r8/g1/o0_i_1__90, netW/N2/R1/r8/g1/o0_i_1__91, netW/N2/R1/r8/g1/o0_i_1__92, and netW/N2/R1/r8/g1/o0_i_1__93.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 10 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any net in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [net_nets <myHier/myNet>'. The cells in the loop are: netW/N2/R1/r9/i1/o0, netW/N2/R1/r9/i2/o0, netW/N2/R1/r9/i3/o0, netW/N2/R1/r9/i4/o0, netW/N2/R1/r9/i5/o0, netW/N2/R1/r9/g1/o0_i_1__94, netW/N2/R1/r9/g1/o0_i_1__95, netW/N2/R1/r9/g1/o0_i_1__96, netW/N2/R1/r9/g1/o0_i_1__97, and netW/N2/R1/r9/g1/o0_i_1__98.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 10 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any net in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [net_nets <myHier/myNet>'. The cells in the loop are: netW/N3/R1/r1/i1/o0, netW/N3/R1/r1/i2/o0, netW/N3/R1/r1/i3/o0, netW/N3/R1/r1/i4/o0, netW/N3/R1/r1/i5/o0, netW/N3/R1/r1/g1/o0_i_1__104, netW/N3/R1/r1/g1/o0_i_1__105, netW/N3/R1/r1/g1/o0_i_1__106, netW/N3/R1/r1/g1/o0_i_1__107, and netW/N3/R1/r1/g1/o0_i_1__108.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 10 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any net in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [net_nets <myHier/myNet>'. The cells in the loop are: netW/N3/R1/r2/i1/o0, netW/N3/R1/r2/i2/o0, netW/N3/R1/r2/i3/o0, netW/N3/R1/r2/i4/o0, netW/N3/R1/r2/i5/o0, netW/N3/R1/r2/g1/o0_i_1__109, netW/N3/R1/r2/g1/o0_i_1__110, netW/N3/R1/r2/g1/o0_i_1__111, netW/N3/R1/r2/g1/o0_i_1__112, and netW/N3/R1/r2/g1/o0_i_1__113.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 10 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any net in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [net_nets <myHier/myNet>'. The cells in the loop are: netW/N3/R1/r3/i1/o0, netW/N3/R1/r3/i2/o0, netW/N3/R1/r3/i3/o0, netW/N3/R1/r3/i4/o0, netW/N3/R1/r3/i5/o0, netW/N3/R1/r3/g1/o0_i_1__114, netW/N3/R1/r3/g1/o0_i_1__115, netW/N3/R1/r3/g1/o0_i_1__116, netW/N3/R1/r3/g1/o0_i_1__117, and netW/N3/R1/r3/g1/o0_i_1__118.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 10 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any net in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [net_nets <myHier/myNet>'. The cells in the loop are: netW/N3/R1/r4/i1/o0, netW/N3/R1/r4/i2/o0, netW/N3/R1/r4/i3/o0, netW/N3/R1/r4/i4/o0, netW/N3/R1/r4/i5/o0, netW/N3/R1/r4/g1/o0_i_1__119, netW/N3/R1/r4/g1/o0_i_1__120, netW/N3/R1/r4/g1/o0_i_1__121, netW/N3/R1/r4/g1/o0_i_1__122, and netW/N3/R1/r4/g1/o0_i_1__123.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 10 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any net in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [net_nets <myHier/myNet>'. The cells in the loop are: netW/N3/R1/r5/i1/o0, netW/N3/R1/r5/i2/o0, netW/N3/R1/r5/i3/o0, netW/N3/R1/r5/i4/o0, netW/N3/R1/r5/i5/o0, netW/N3/R1/r5/g1/o0_i_1__124, netW/N3/R1/r5/g1/o0_i_1__125, netW/N3/R1/r5/g1/o0_i_1__126, netW/N3/R1/r5/g1/o0_i_1__127, and netW/N3/R1/r5/g1/o0_i_1__128.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 10 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any net in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [net_nets <myHier/myNet>'. The cells in the loop are: netW/N3/R1/r6/i1/o0, netW/N3/R1/r6/i2/o0, netW/N3/R1/r6/i3/o0, netW/N3/R1/r6/i4/o0, netW/N3/R1/r6/i5/o0, netW/N3/R1/r6/g1/o0_i_1__129, netW/N3/R1/r6/g1/o0_i_1__130, netW/N3/R1/r6/g1/o0_i_1__131, netW/N3/R1/r6/g1/o0_i_1__132, and netW/N3/R1/r6/g1/o0_i_1__133.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 10 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any net in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [net_nets <myHier/myNet>'. The cells in the loop are: netW/N3/R1/r7/i1/o0, netW/N3/R1/r7/i2/o0, netW/N3/R1/r7/i3/o0, netW/N3/R1/r7/i4/o0, netW/N3/R1/r7/i5/o0, netW/N3/R1/r7/g1/o0_i_1__134, netW/N3/R1/r7/g1/o0_i_1__135, netW/N3/R1/r7/g1/o0_i_1__136, netW/N3/R1/r7/g1/o0_i_1__137, and netW/N3/R1/r7/g1/o0_i_1__138.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 10 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any net in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [net_nets <myHier/myNet>'. The cells in the loop are: netW/N3/R1/r8/i1/o0, netW/N3/R1/r8/i2/o0, netW/N3/R1/r8/i3/o0, netW/N3/R1/r8/i4/o0, netW/N3/R1/r8/i5/o0, netW/N3/R1/r8/g1/o0_i_1__139, netW/N3/R1/r8/g1/o0_i_1__140, netW/N3/R1/r8/g1/o0_i_1__141, netW/N3/R1/r8/g1/o0_i_1__142, and netW/N3/R1/r8/g1/o0_i_1__143.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 10 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any net in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [net_nets <myHier/myNet>'. The cells in the loop are: netW/N3/R1/r9/i1/o0, netW/N3/R1/r9/i2/o0, netW/N3/R1/r9/i3/o0, netW/N3/R1/r9/i4/o0, netW/N3/R1/r9/i5/o0, netW/N3/R1/r9/g1/o0_i_1__144, netW/N3/R1/r9/g1/o0_i_1__145, netW/N3/R1/r9/g1/o0_i_1__146, netW/N3/R1/r9/g1/o0_i_1__147, and netW/N3/R1/r9/g1/o0_i_1__148.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 10 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any net in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [net_nets <myHier/myNet>'. The cells in the loop are: netW/N4/R1/r0/i1/o0, netW/N4/R1/r0/i2/o0, netW/N4/R1/r0/i3/o0, netW/N4/R1/r0/i4/o0, netW/N4/R1/r0/i5/o0, netW/N4/R1/r0/g1/o0_i_1__149, netW/N4/R1/r0/g1/o0_i_1__150, netW/N4/R1/r0/g1/o0_i_1__151, netW/N4/R1/r0/g1/o0_i_1__152, and netW/N4/R1/r0/g1/o0_i_1__153.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 10 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any net in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [net_nets <myHier/myNet>'. The cells in the loop are: netW/N4/R1/r1/i1/o0, netW/N4/R1/r1/i2/o0, netW/N4/R1/r1/i3/o0, netW/N4/R1/r1/i4/o0, netW/N4/R1/r1/i5/o0, netW/N4/R1/r1/g1/o0_i_1__154, netW/N4/R1/r1/g1/o0_i_1__155, netW/N4/R1/r1/g1/o0_i_1__156, netW/N4/R1/r1/g1/o0_i_1__157, and netW/N4/R1/r1/g1/o0_i_1__158.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 10 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any net in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [net_nets <myHier/myNet>'. The cells in the loop are: netW/N4/R1/r2/i1/o0, netW/N4/R1/r2/i2/o0, netW/N4/R1/r2/i3/o0, netW/N4/R1/r2/i4/o0, netW/N4/R1/r2/i5/o0, netW/N4/R1/r2/g1/o0_i_1__159, netW/N4/R1/r2/g1/o0_i_1__160, netW/N4/R1/r2/g1/o0_i_1__161, netW/N4/R1/r2/g1/o0_i_1__162, and netW/N4/R1/r2/g1/o0_i_1__163.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 10 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any net in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [net_nets <myHier/myNet>'. The cells in the loop are: netW/N4/R1/r3/i1/o0, netW/N4/R1/r3/i2/o0, netW/N4/R1/r3/i3/o0, netW/N4/R1/r3/i4/o0, netW/N4/R1/r3/i5/o0, netW/N4/R1/r3/g1/o0_i_1__164, netW/N4/R1/r3/g1/o0_i_1__165, netW/N4/R1/r3/g1/o0_i_1__166, netW/N4/R1/r3/g1/o0_i_1__167, and netW/N4/R1/r3/g1/o0_i_1__168.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 10 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any net in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [net_nets <myHier/myNet>'. The cells in the loop are: netW/N4/R1/r4/i1/o0, netW/N4/R1/r4/i2/o0, netW/N4/R1/r4/i3/o0, netW/N4/R1/r4/i4/o0, netW/N4/R1/r4/i5/o0, netW/N4/R1/r4/g1/o0_i_1__169, netW/N4/R1/r4/g1/o0_i_1__170, netW/N4/R1/r4/g1/o0_i_1__171, netW/N4/R1/r4/g1/o0_i_1__172, and netW/N4/R1/r4/g1/o0_i_1__173.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 10 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any net in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [net_nets <myHier/myNet>'. The cells in the loop are: netW/N4/R1/r5/i1/o0, netW/N4/R1/r5/i2/o0, netW/N4/R1/r5/i3/o0, netW/N4/R1/r5/i4/o0, netW/N4/R1/r5/i5/o0, netW/N4/R1/r5/g1/o0_i_1__174, netW/N4/R1/r5/g1/o0_i_1__175, netW/N4/R1/r5/g1/o0_i_1__176, netW/N4/R1/r5/g1/o0_i_1__177, and netW/N4/R1/r5/g1/o0_i_1__178.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 10 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any net in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [net_nets <myHier/myNet>'. The cells in the loop are: netW/N4/R1/r6/i1/o0, netW/N4/R1/r6/i2/o0, netW/N4/R1/r6/i3/o0, netW/N4/R1/r6/i4/o0, netW/N4/R1/r6/i5/o0, netW/N4/R1/r6/g1/o0_i_1__179, netW/N4/R1/r6/g1/o0_i_1__180, netW/N4/R1/r6/g1/o0_i_1__181, netW/N4/R1/r6/g1/o0_i_1__182, and netW/N4/R1/r6/g1/o0_i_1__183.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 10 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any net in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [net_nets <myHier/myNet>'. The cells in the loop are: netW/N4/R1/r7/i1/o0, netW/N4/R1/r7/i2/o0, netW/N4/R1/r7/i3/o0, netW/N4/R1/r7/i4/o0, netW/N4/R1/r7/i5/o0, netW/N4/R1/r7/g1/o0_i_1__184, netW/N4/R1/r7/g1/o0_i_1__185, netW/N4/R1/r7/g1/o0_i_1__186, netW/N4/R1/r7/g1/o0_i_1__187, and netW/N4/R1/r7/g1/o0_i_1__188.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 10 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any net in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [net_nets <myHier/myNet>'. The cells in the loop are: netW/N4/R1/r8/i1/o0, netW/N4/R1/r8/i2/o0, netW/N4/R1/r8/i3/o0, netW/N4/R1/r8/i4/o0, netW/N4/R1/r8/i5/o0, netW/N4/R1/r8/g1/o0_i_1__189, netW/N4/R1/r8/g1/o0_i_1__190, netW/N4/R1/r8/g1/o0_i_1__191, netW/N4/R1/r8/g1/o0_i_1__192, and netW/N4/R1/r8/g1/o0_i_1__193.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 10 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any net in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [net_nets <myHier/myNet>'. The cells in the loop are: netW/N4/R1/r9/i1/o0, netW/N4/R1/r9/i2/o0, netW/N4/R1/r9/i3/o0, netW/N4/R1/r9/i4/o0, netW/N4/R1/r9/i5/o0, netW/N4/R1/r9/g1/o0_i_1__194, netW/N4/R1/r9/g1/o0_i_1__195, netW/N4/R1/r9/g1/o0_i_1__196, netW/N4/R1/r9/g1/o0_i_1__197, and netW/N4/R1/r9/g1/o0_i_1__198.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 10 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any net in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [net_nets <myHier/myNet>'. The cells in the loop are: netW/N5/R1/r0/i1/o0, netW/N5/R1/r0/i2/o0, netW/N5/R1/r0/i3/o0, netW/N5/R1/r0/i4/o0, netW/N5/R1/r0/i5/o0, netW/N5/R1/r0/g1/o0_i_1__199, netW/N5/R1/r0/g1/o0_i_1__200, netW/N5/R1/r0/g1/o0_i_1__201, netW/N5/R1/r0/g1/o0_i_1__202, and netW/N5/R1/r0/g1/o0_i_1__203.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 10 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any net in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [net_nets <myHier/myNet>'. The cells in the loop are: netW/N5/R1/r1/i1/o0, netW/N5/R1/r1/i2/o0, netW/N5/R1/r1/i3/o0, netW/N5/R1/r1/i4/o0, netW/N5/R1/r1/i5/o0, netW/N5/R1/r1/g1/o0_i_1__204, netW/N5/R1/r1/g1/o0_i_1__205, netW/N5/R1/r1/g1/o0_i_1__206, netW/N5/R1/r1/g1/o0_i_1__207, and netW/N5/R1/r1/g1/o0_i_1__208.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 10 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any net in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [net_nets <myHier/myNet>'. The cells in the loop are: netW/N5/R1/r2/i1/o0, netW/N5/R1/r2/i2/o0, netW/N5/R1/r2/i3/o0, netW/N5/R1/r2/i4/o0, netW/N5/R1/r2/i5/o0, netW/N5/R1/r2/g1/o0_i_1__209, netW/N5/R1/r2/g1/o0_i_1__210, netW/N5/R1/r2/g1/o0_i_1__211, netW/N5/R1/r2/g1/o0_i_1__212, and netW/N5/R1/r2/g1/o0_i_1__213.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 10 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any net in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [net_nets <myHier/myNet>'. The cells in the loop are: netW/N5/R1/r3/i1/o0, netW/N5/R1/r3/i2/o0, netW/N5/R1/r3/i3/o0, netW/N5/R1/r3/i4/o0, netW/N5/R1/r3/i5/o0, netW/N5/R1/r3/g1/o0_i_1__214, netW/N5/R1/r3/g1/o0_i_1__215, netW/N5/R1/r3/g1/o0_i_1__216, netW/N5/R1/r3/g1/o0_i_1__217, and netW/N5/R1/r3/g1/o0_i_1__218.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 10 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any net in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [net_nets <myHier/myNet>'. The cells in the loop are: netW/N5/R1/r4/i1/o0, netW/N5/R1/r4/i2/o0, netW/N5/R1/r4/i3/o0, netW/N5/R1/r4/i4/o0, netW/N5/R1/r4/i5/o0, netW/N5/R1/r4/g1/o0_i_1__219, netW/N5/R1/r4/g1/o0_i_1__220, netW/N5/R1/r4/g1/o0_i_1__221, netW/N5/R1/r4/g1/o0_i_1__222, and netW/N5/R1/r4/g1/o0_i_1__223.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 10 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any net in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [net_nets <myHier/myNet>'. The cells in the loop are: netW/N5/R1/r5/i1/o0, netW/N5/R1/r5/i2/o0, netW/N5/R1/r5/i3/o0, netW/N5/R1/r5/i4/o0, netW/N5/R1/r5/i5/o0, netW/N5/R1/r5/g1/o0_i_1__224, netW/N5/R1/r5/g1/o0_i_1__225, netW/N5/R1/r5/g1/o0_i_1__226, netW/N5/R1/r5/g1/o0_i_1__227, and netW/N5/R1/r5/g1/o0_i_1__228.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 10 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any net in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [net_nets <myHier/myNet>'. The cells in the loop are: netW/N5/R1/r6/i1/o0, netW/N5/R1/r6/i2/o0, netW/N5/R1/r6/i3/o0, netW/N5/R1/r6/i4/o0, netW/N5/R1/r6/i5/o0, netW/N5/R1/r6/g1/o0_i_1__229, netW/N5/R1/r6/g1/o0_i_1__230, netW/N5/R1/r6/g1/o0_i_1__231, netW/N5/R1/r6/g1/o0_i_1__232, and netW/N5/R1/r6/g1/o0_i_1__233.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 10 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any net in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [net_nets <myHier/myNet>'. The cells in the loop are: netW/N5/R1/r7/i1/o0, netW/N5/R1/r7/i2/o0, netW/N5/R1/r7/i3/o0, netW/N5/R1/r7/i4/o0, netW/N5/R1/r7/i5/o0, netW/N5/R1/r7/g1/o0_i_1__234, netW/N5/R1/r7/g1/o0_i_1__235, netW/N5/R1/r7/g1/o0_i_1__236, netW/N5/R1/r7/g1/o0_i_1__237, and netW/N5/R1/r7/g1/o0_i_1__238.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 10 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any net in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [net_nets <myHier/myNet>'. The cells in the loop are: netW/N5/R1/r8/i1/o0, netW/N5/R1/r8/i2/o0, netW/N5/R1/r8/i3/o0, netW/N5/R1/r8/i4/o0, netW/N5/R1/r8/i5/o0, netW/N5/R1/r8/g1/o0_i_1__239, netW/N5/R1/r8/g1/o0_i_1__240, netW/N5/R1/r8/g1/o0_i_1__241, netW/N5/R1/r8/g1/o0_i_1__242, and netW/N5/R1/r8/g1/o0_i_1__243.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 10 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any net in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [net_nets <myHier/myNet>'. The cells in the loop are: netW/N5/R1/r9/i1/o0, netW/N5/R1/r9/i2/o0, netW/N5/R1/r9/i3/o0, netW/N5/R1/r9/i4/o0, netW/N5/R1/r9/i5/o0, netW/N5/R1/r9/g1/o0_i_1__244, netW/N5/R1/r9/g1/o0_i_1__245, netW/N5/R1/r9/g1/o0_i_1__246, netW/N5/R1/r9/g1/o0_i_1__247, and netW/N5/R1/r9/g1/o0_i_1__248.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 10 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any net in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [net_nets <myHier/myNet>'. The cells in the loop are: netW/N6/R1/r0/i1/o0, netW/N6/R1/r0/i2/o0, netW/N6/R1/r0/i3/o0, netW/N6/R1/r0/i4/o0, netW/N6/R1/r0/i5/o0, netW/N6/R1/r0/g1/o0_i_1__249, netW/N6/R1/r0/g1/o0_i_1__250, netW/N6/R1/r0/g1/o0_i_1__251, netW/N6/R1/r0/g1/o0_i_1__252, and netW/N6/R1/r0/g1/o0_i_1__253.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 10 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any net in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [net_nets <myHier/myNet>'. The cells in the loop are: netW/N6/R1/r1/i1/o0, netW/N6/R1/r1/i2/o0, netW/N6/R1/r1/i3/o0, netW/N6/R1/r1/i4/o0, netW/N6/R1/r1/i5/o0, netW/N6/R1/r1/g1/o0_i_1__254, netW/N6/R1/r1/g1/o0_i_1__255, netW/N6/R1/r1/g1/o0_i_1__256, netW/N6/R1/r1/g1/o0_i_1__257, and netW/N6/R1/r1/g1/o0_i_1__258.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 10 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any net in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [net_nets <myHier/myNet>'. The cells in the loop are: netW/N6/R1/r2/i1/o0, netW/N6/R1/r2/i2/o0, netW/N6/R1/r2/i3/o0, netW/N6/R1/r2/i4/o0, netW/N6/R1/r2/i5/o0, netW/N6/R1/r2/g1/o0_i_1__259, netW/N6/R1/r2/g1/o0_i_1__260, netW/N6/R1/r2/g1/o0_i_1__261, netW/N6/R1/r2/g1/o0_i_1__262, and netW/N6/R1/r2/g1/o0_i_1__263.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 10 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any net in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [net_nets <myHier/myNet>'. The cells in the loop are: netW/N6/R1/r3/i1/o0, netW/N6/R1/r3/i2/o0, netW/N6/R1/r3/i3/o0, netW/N6/R1/r3/i4/o0, netW/N6/R1/r3/i5/o0, netW/N6/R1/r3/g1/o0_i_1__264, netW/N6/R1/r3/g1/o0_i_1__265, netW/N6/R1/r3/g1/o0_i_1__266, netW/N6/R1/r3/g1/o0_i_1__267, and netW/N6/R1/r3/g1/o0_i_1__268.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 10 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any net in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [net_nets <myHier/myNet>'. The cells in the loop are: netW/N6/R1/r4/i1/o0, netW/N6/R1/r4/i2/o0, netW/N6/R1/r4/i3/o0, netW/N6/R1/r4/i4/o0, netW/N6/R1/r4/i5/o0, netW/N6/R1/r4/g1/o0_i_1__269, netW/N6/R1/r4/g1/o0_i_1__270, netW/N6/R1/r4/g1/o0_i_1__271, netW/N6/R1/r4/g1/o0_i_1__272, and netW/N6/R1/r4/g1/o0_i_1__273.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 10 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any net in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [net_nets <myHier/myNet>'. The cells in the loop are: netW/N6/R1/r5/i1/o0, netW/N6/R1/r5/i2/o0, netW/N6/R1/r5/i3/o0, netW/N6/R1/r5/i4/o0, netW/N6/R1/r5/i5/o0, netW/N6/R1/r5/g1/o0_i_1__274, netW/N6/R1/r5/g1/o0_i_1__275, netW/N6/R1/r5/g1/o0_i_1__276, netW/N6/R1/r5/g1/o0_i_1__277, and netW/N6/R1/r5/g1/o0_i_1__278.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 10 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any net in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [net_nets <myHier/myNet>'. The cells in the loop are: netW/N6/R1/r6/i1/o0, netW/N6/R1/r6/i2/o0, netW/N6/R1/r6/i3/o0, netW/N6/R1/r6/i4/o0, netW/N6/R1/r6/i5/o0, netW/N6/R1/r6/g1/o0_i_1__279, netW/N6/R1/r6/g1/o0_i_1__280, netW/N6/R1/r6/g1/o0_i_1__281, netW/N6/R1/r6/g1/o0_i_1__282, and netW/N6/R1/r6/g1/o0_i_1__283.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 10 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any net in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [net_nets <myHier/myNet>'. The cells in the loop are: netW/N6/R1/r7/i1/o0, netW/N6/R1/r7/i2/o0, netW/N6/R1/r7/i3/o0, netW/N6/R1/r7/i4/o0, netW/N6/R1/r7/i5/o0, netW/N6/R1/r7/g1/o0_i_1__284, netW/N6/R1/r7/g1/o0_i_1__285, netW/N6/R1/r7/g1/o0_i_1__286, netW/N6/R1/r7/g1/o0_i_1__287, and netW/N6/R1/r7/g1/o0_i_1__288.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 10 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any net in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [net_nets <myHier/myNet>'. The cells in the loop are: netW/N6/R1/r8/i1/o0, netW/N6/R1/r8/i2/o0, netW/N6/R1/r8/i3/o0, netW/N6/R1/r8/i4/o0, netW/N6/R1/r8/i5/o0, netW/N6/R1/r8/g1/o0_i_1__289, netW/N6/R1/r8/g1/o0_i_1__290, netW/N6/R1/r8/g1/o0_i_1__291, netW/N6/R1/r8/g1/o0_i_1__292, and netW/N6/R1/r8/g1/o0_i_1__293.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 10 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any net in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [net_nets <myHier/myNet>'. The cells in the loop are: netW/N6/R1/r9/i1/o0, netW/N6/R1/r9/i2/o0, netW/N6/R1/r9/i3/o0, netW/N6/R1/r9/i4/o0, netW/N6/R1/r9/i5/o0, netW/N6/R1/r9/g1/o0_i_1__294, netW/N6/R1/r9/g1/o0_i_1__295, netW/N6/R1/r9/g1/o0_i_1__296, netW/N6/R1/r9/g1/o0_i_1__297, and netW/N6/R1/r9/g1/o0_i_1__298.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 10 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N1/R1/r2/i1/o0, netW/N1/R1/r2/i2/o0, netW/N1/R1/r2/i3/o0, netW/N1/R1/r2/i4/o0, netW/N1/R1/r2/i5/o0, netW/N1/R1/r2/g1/o0_i_1__9, netW/N1/R1/r2/g1/o0_i_1__10, netW/N1/R1/r2/g1/o0_i_1__11, netW/N1/R1/r2/g1/o0_i_1__12, and netW/N1/R1/r2/g1/o0_i_1__13.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 10 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N3/R1/r0/i1/o0, netW/N3/R1/r0/i2/o0, netW/N3/R1/r0/i3/o0, netW/N3/R1/r0/i4/o0, netW/N3/R1/r0/i5/o0, netW/N3/R1/r0/g1/o0_i_1__99, netW/N3/R1/r0/g1/o0_i_1__100, netW/N3/R1/r0/g1/o0_i_1__101, netW/N3/R1/r0/g1/o0_i_1__102, and netW/N3/R1/r0/g1/o0_i_1__103.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N1/N1/G0/index_temp_reg[2]_i_2_n_1 is a gated clock net sourced by a combinational pin netW/N1/N1/G0/index_temp_reg[2]_i_2/O, cell netW/N1/N1/G0/index_temp_reg[2]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N1/N1/MEM0/Prob[0]_0 is a gated clock net sourced by a combinational pin netW/N1/N1/MEM0/Prob_reg[0][8]_i_1/O, cell netW/N1/N1/MEM0/Prob_reg[0][8]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N1/N1/MEM0/data_out_reg[9]_i_2_n_1 is a gated clock net sourced by a combinational pin netW/N1/N1/MEM0/data_out_reg[9]_i_2/O, cell netW/N1/N1/MEM0/data_out_reg[9]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N1/N1/MEM0/index_temp_reg[4]_i_2_n_1 is a gated clock net sourced by a combinational pin netW/N1/N1/MEM0/index_temp_reg[4]_i_2/O, cell netW/N1/N1/MEM0/index_temp_reg[4]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N2/N1/G0/index_temp_reg[2]_i_2__0_n_1 is a gated clock net sourced by a combinational pin netW/N2/N1/G0/index_temp_reg[2]_i_2__0/O, cell netW/N2/N1/G0/index_temp_reg[2]_i_2__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N2/N1/MEM0/Prob[0]_2 is a gated clock net sourced by a combinational pin netW/N2/N1/MEM0/Prob_reg[0][9]_i_1/O, cell netW/N2/N1/MEM0/Prob_reg[0][9]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N2/N1/MEM0/data_out_reg[9]_i_2__0_n_1 is a gated clock net sourced by a combinational pin netW/N2/N1/MEM0/data_out_reg[9]_i_2__0/O, cell netW/N2/N1/MEM0/data_out_reg[9]_i_2__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N2/N1/MEM0/index_temp_reg[4]_i_2__0_n_1 is a gated clock net sourced by a combinational pin netW/N2/N1/MEM0/index_temp_reg[4]_i_2__0/O, cell netW/N2/N1/MEM0/index_temp_reg[4]_i_2__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N3/N1/G0/index_temp_reg[2]_i_2__1_n_1 is a gated clock net sourced by a combinational pin netW/N3/N1/G0/index_temp_reg[2]_i_2__1/O, cell netW/N3/N1/G0/index_temp_reg[2]_i_2__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N3/N1/G0/prog_link_reg[0]_7 is a gated clock net sourced by a combinational pin netW/N3/N1/G0/prog_link_reg_reg[0][0]_i_1/O, cell netW/N3/N1/G0/prog_link_reg_reg[0][0]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N3/N1/G0/prog_link_reg[1]_6 is a gated clock net sourced by a combinational pin netW/N3/N1/G0/prog_link_reg_reg[1][0]_i_1/O, cell netW/N3/N1/G0/prog_link_reg_reg[1][0]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N3/N1/G0/prog_link_reg[2]_5 is a gated clock net sourced by a combinational pin netW/N3/N1/G0/prog_link_reg_reg[2][0]_i_1/O, cell netW/N3/N1/G0/prog_link_reg_reg[2][0]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N3/N1/G0/prog_link_reg[3]_4 is a gated clock net sourced by a combinational pin netW/N3/N1/G0/prog_link_reg_reg[3][0]_i_1/O, cell netW/N3/N1/G0/prog_link_reg_reg[3][0]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N3/N1/G0/prog_link_reg[4]_3 is a gated clock net sourced by a combinational pin netW/N3/N1/G0/prog_link_reg_reg[4][0]_i_1/O, cell netW/N3/N1/G0/prog_link_reg_reg[4][0]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N3/N1/MEM0/E[0] is a gated clock net sourced by a combinational pin netW/N3/N1/MEM0/Prob_reg[31][8]_i_1/O, cell netW/N3/N1/MEM0/Prob_reg[31][8]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N3/N1/MEM0/Prob[0]__0 is a gated clock net sourced by a combinational pin netW/N3/N1/MEM0/Prob_reg[0][8]_i_1__0/O, cell netW/N3/N1/MEM0/Prob_reg[0][8]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N3/N1/MEM0/Prob[10]_29 is a gated clock net sourced by a combinational pin netW/N3/N1/MEM0/Prob_reg[10][8]_i_1/O, cell netW/N3/N1/MEM0/Prob_reg[10][8]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N3/N1/MEM0/Prob[11]_28 is a gated clock net sourced by a combinational pin netW/N3/N1/MEM0/Prob_reg[11][8]_i_1/O, cell netW/N3/N1/MEM0/Prob_reg[11][8]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N3/N1/MEM0/Prob[12]_27 is a gated clock net sourced by a combinational pin netW/N3/N1/MEM0/Prob_reg[12][8]_i_1/O, cell netW/N3/N1/MEM0/Prob_reg[12][8]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N3/N1/MEM0/Prob[13]_26 is a gated clock net sourced by a combinational pin netW/N3/N1/MEM0/Prob_reg[13][8]_i_1/O, cell netW/N3/N1/MEM0/Prob_reg[13][8]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N3/N1/MEM0/Prob[14]_25 is a gated clock net sourced by a combinational pin netW/N3/N1/MEM0/Prob_reg[14][8]_i_1/O, cell netW/N3/N1/MEM0/Prob_reg[14][8]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N3/N1/MEM0/Prob[15]_24 is a gated clock net sourced by a combinational pin netW/N3/N1/MEM0/Prob_reg[15][8]_i_1/O, cell netW/N3/N1/MEM0/Prob_reg[15][8]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N3/N1/MEM0/Prob[16]_23 is a gated clock net sourced by a combinational pin netW/N3/N1/MEM0/Prob_reg[16][8]_i_1/O, cell netW/N3/N1/MEM0/Prob_reg[16][8]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N3/N1/MEM0/Prob[17]_22 is a gated clock net sourced by a combinational pin netW/N3/N1/MEM0/Prob_reg[17][8]_i_1/O, cell netW/N3/N1/MEM0/Prob_reg[17][8]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N3/N1/MEM0/Prob[18]_21 is a gated clock net sourced by a combinational pin netW/N3/N1/MEM0/Prob_reg[18][8]_i_1/O, cell netW/N3/N1/MEM0/Prob_reg[18][8]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N3/N1/MEM0/Prob[19]_20 is a gated clock net sourced by a combinational pin netW/N3/N1/MEM0/Prob_reg[19][8]_i_1/O, cell netW/N3/N1/MEM0/Prob_reg[19][8]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N3/N1/MEM0/Prob[1]_38 is a gated clock net sourced by a combinational pin netW/N3/N1/MEM0/Prob_reg[1][8]_i_1/O, cell netW/N3/N1/MEM0/Prob_reg[1][8]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N3/N1/MEM0/Prob[20]_19 is a gated clock net sourced by a combinational pin netW/N3/N1/MEM0/Prob_reg[20][8]_i_1/O, cell netW/N3/N1/MEM0/Prob_reg[20][8]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N3/N1/MEM0/Prob[21]_18 is a gated clock net sourced by a combinational pin netW/N3/N1/MEM0/Prob_reg[21][8]_i_1/O, cell netW/N3/N1/MEM0/Prob_reg[21][8]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N3/N1/MEM0/Prob[22]_17 is a gated clock net sourced by a combinational pin netW/N3/N1/MEM0/Prob_reg[22][8]_i_1/O, cell netW/N3/N1/MEM0/Prob_reg[22][8]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N3/N1/MEM0/Prob[23]_16 is a gated clock net sourced by a combinational pin netW/N3/N1/MEM0/Prob_reg[23][8]_i_1/O, cell netW/N3/N1/MEM0/Prob_reg[23][8]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N3/N1/MEM0/Prob[24]_15 is a gated clock net sourced by a combinational pin netW/N3/N1/MEM0/Prob_reg[24][8]_i_1/O, cell netW/N3/N1/MEM0/Prob_reg[24][8]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N3/N1/MEM0/Prob[25]_14 is a gated clock net sourced by a combinational pin netW/N3/N1/MEM0/Prob_reg[25][8]_i_1/O, cell netW/N3/N1/MEM0/Prob_reg[25][8]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N3/N1/MEM0/Prob[26]_13 is a gated clock net sourced by a combinational pin netW/N3/N1/MEM0/Prob_reg[26][8]_i_1/O, cell netW/N3/N1/MEM0/Prob_reg[26][8]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N3/N1/MEM0/Prob[27]_12 is a gated clock net sourced by a combinational pin netW/N3/N1/MEM0/Prob_reg[27][8]_i_1/O, cell netW/N3/N1/MEM0/Prob_reg[27][8]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N3/N1/MEM0/Prob[28]_11 is a gated clock net sourced by a combinational pin netW/N3/N1/MEM0/Prob_reg[28][8]_i_1/O, cell netW/N3/N1/MEM0/Prob_reg[28][8]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N3/N1/MEM0/Prob[29]_10 is a gated clock net sourced by a combinational pin netW/N3/N1/MEM0/Prob_reg[29][8]_i_1/O, cell netW/N3/N1/MEM0/Prob_reg[29][8]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N3/N1/MEM0/Prob[2]_37 is a gated clock net sourced by a combinational pin netW/N3/N1/MEM0/Prob_reg[2][8]_i_1/O, cell netW/N3/N1/MEM0/Prob_reg[2][8]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N3/N1/MEM0/Prob[30]_9 is a gated clock net sourced by a combinational pin netW/N3/N1/MEM0/Prob_reg[30][8]_i_1/O, cell netW/N3/N1/MEM0/Prob_reg[30][8]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N3/N1/MEM0/Prob[3]_36 is a gated clock net sourced by a combinational pin netW/N3/N1/MEM0/Prob_reg[3][8]_i_1/O, cell netW/N3/N1/MEM0/Prob_reg[3][8]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N3/N1/MEM0/Prob[4]_35 is a gated clock net sourced by a combinational pin netW/N3/N1/MEM0/Prob_reg[4][8]_i_1/O, cell netW/N3/N1/MEM0/Prob_reg[4][8]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N3/N1/MEM0/Prob[5]_34 is a gated clock net sourced by a combinational pin netW/N3/N1/MEM0/Prob_reg[5][8]_i_1/O, cell netW/N3/N1/MEM0/Prob_reg[5][8]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N3/N1/MEM0/Prob[6]_33 is a gated clock net sourced by a combinational pin netW/N3/N1/MEM0/Prob_reg[6][8]_i_1/O, cell netW/N3/N1/MEM0/Prob_reg[6][8]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N3/N1/MEM0/Prob[7]_32 is a gated clock net sourced by a combinational pin netW/N3/N1/MEM0/Prob_reg[7][8]_i_1/O, cell netW/N3/N1/MEM0/Prob_reg[7][8]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N3/N1/MEM0/Prob[8]_31 is a gated clock net sourced by a combinational pin netW/N3/N1/MEM0/Prob_reg[8][8]_i_1/O, cell netW/N3/N1/MEM0/Prob_reg[8][8]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N3/N1/MEM0/Prob[9]_30 is a gated clock net sourced by a combinational pin netW/N3/N1/MEM0/Prob_reg[9][8]_i_1/O, cell netW/N3/N1/MEM0/Prob_reg[9][8]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N3/N1/MEM0/data_out_reg[9]_i_2__1_n_1 is a gated clock net sourced by a combinational pin netW/N3/N1/MEM0/data_out_reg[9]_i_2__1/O, cell netW/N3/N1/MEM0/data_out_reg[9]_i_2__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N3/N1/MEM0/index_temp_reg[4]_i_2__1_n_1 is a gated clock net sourced by a combinational pin netW/N3/N1/MEM0/index_temp_reg[4]_i_2__1/O, cell netW/N3/N1/MEM0/index_temp_reg[4]_i_2__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N4/N1/G0/index_temp_reg[2]_i_2__2_n_1 is a gated clock net sourced by a combinational pin netW/N4/N1/G0/index_temp_reg[2]_i_2__2/O, cell netW/N4/N1/G0/index_temp_reg[2]_i_2__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N4/N1/G0/prog_link_reg[0]_43 is a gated clock net sourced by a combinational pin netW/N4/N1/G0/prog_link_reg_reg[0][0]_i_1__0/O, cell netW/N4/N1/G0/prog_link_reg_reg[0][0]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N4/N1/G0/prog_link_reg[1]_42 is a gated clock net sourced by a combinational pin netW/N4/N1/G0/prog_link_reg_reg[1][0]_i_1__0/O, cell netW/N4/N1/G0/prog_link_reg_reg[1][0]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N4/N1/G0/prog_link_reg[2]_41 is a gated clock net sourced by a combinational pin netW/N4/N1/G0/prog_link_reg_reg[2][0]_i_1__0/O, cell netW/N4/N1/G0/prog_link_reg_reg[2][0]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N4/N1/G0/prog_link_reg[3]_40 is a gated clock net sourced by a combinational pin netW/N4/N1/G0/prog_link_reg_reg[3][0]_i_1__0/O, cell netW/N4/N1/G0/prog_link_reg_reg[3][0]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N4/N1/G0/prog_link_reg[4]_39 is a gated clock net sourced by a combinational pin netW/N4/N1/G0/prog_link_reg_reg[4][0]_i_1__0/O, cell netW/N4/N1/G0/prog_link_reg_reg[4][0]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N4/N1/MEM0/E[0] is a gated clock net sourced by a combinational pin netW/N4/N1/MEM0/Prob_reg[31][8]_i_1__0/O, cell netW/N4/N1/MEM0/Prob_reg[31][8]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N4/N1/MEM0/Prob[0]__0 is a gated clock net sourced by a combinational pin netW/N4/N1/MEM0/Prob_reg[0][8]_i_1__1/O, cell netW/N4/N1/MEM0/Prob_reg[0][8]_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N4/N1/MEM0/Prob[10]_65 is a gated clock net sourced by a combinational pin netW/N4/N1/MEM0/Prob_reg[10][8]_i_1__0/O, cell netW/N4/N1/MEM0/Prob_reg[10][8]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N4/N1/MEM0/Prob[11]_64 is a gated clock net sourced by a combinational pin netW/N4/N1/MEM0/Prob_reg[11][8]_i_1__0/O, cell netW/N4/N1/MEM0/Prob_reg[11][8]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N4/N1/MEM0/Prob[12]_63 is a gated clock net sourced by a combinational pin netW/N4/N1/MEM0/Prob_reg[12][8]_i_1__0/O, cell netW/N4/N1/MEM0/Prob_reg[12][8]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N4/N1/MEM0/Prob[13]_62 is a gated clock net sourced by a combinational pin netW/N4/N1/MEM0/Prob_reg[13][8]_i_1__0/O, cell netW/N4/N1/MEM0/Prob_reg[13][8]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N4/N1/MEM0/Prob[14]_61 is a gated clock net sourced by a combinational pin netW/N4/N1/MEM0/Prob_reg[14][8]_i_1__0/O, cell netW/N4/N1/MEM0/Prob_reg[14][8]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N4/N1/MEM0/Prob[15]_60 is a gated clock net sourced by a combinational pin netW/N4/N1/MEM0/Prob_reg[15][8]_i_1__0/O, cell netW/N4/N1/MEM0/Prob_reg[15][8]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N4/N1/MEM0/Prob[16]_59 is a gated clock net sourced by a combinational pin netW/N4/N1/MEM0/Prob_reg[16][8]_i_1__0/O, cell netW/N4/N1/MEM0/Prob_reg[16][8]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N4/N1/MEM0/Prob[17]_58 is a gated clock net sourced by a combinational pin netW/N4/N1/MEM0/Prob_reg[17][8]_i_1__0/O, cell netW/N4/N1/MEM0/Prob_reg[17][8]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N4/N1/MEM0/Prob[18]_57 is a gated clock net sourced by a combinational pin netW/N4/N1/MEM0/Prob_reg[18][8]_i_1__0/O, cell netW/N4/N1/MEM0/Prob_reg[18][8]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N4/N1/MEM0/Prob[19]_56 is a gated clock net sourced by a combinational pin netW/N4/N1/MEM0/Prob_reg[19][8]_i_1__0/O, cell netW/N4/N1/MEM0/Prob_reg[19][8]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N4/N1/MEM0/Prob[1]_74 is a gated clock net sourced by a combinational pin netW/N4/N1/MEM0/Prob_reg[1][8]_i_1__0/O, cell netW/N4/N1/MEM0/Prob_reg[1][8]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N4/N1/MEM0/Prob[20]_55 is a gated clock net sourced by a combinational pin netW/N4/N1/MEM0/Prob_reg[20][8]_i_1__0/O, cell netW/N4/N1/MEM0/Prob_reg[20][8]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N4/N1/MEM0/Prob[21]_54 is a gated clock net sourced by a combinational pin netW/N4/N1/MEM0/Prob_reg[21][8]_i_1__0/O, cell netW/N4/N1/MEM0/Prob_reg[21][8]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N4/N1/MEM0/Prob[22]_53 is a gated clock net sourced by a combinational pin netW/N4/N1/MEM0/Prob_reg[22][8]_i_1__0/O, cell netW/N4/N1/MEM0/Prob_reg[22][8]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N4/N1/MEM0/Prob[23]_52 is a gated clock net sourced by a combinational pin netW/N4/N1/MEM0/Prob_reg[23][8]_i_1__0/O, cell netW/N4/N1/MEM0/Prob_reg[23][8]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N4/N1/MEM0/Prob[24]_51 is a gated clock net sourced by a combinational pin netW/N4/N1/MEM0/Prob_reg[24][8]_i_1__0/O, cell netW/N4/N1/MEM0/Prob_reg[24][8]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N4/N1/MEM0/Prob[25]_50 is a gated clock net sourced by a combinational pin netW/N4/N1/MEM0/Prob_reg[25][8]_i_1__0/O, cell netW/N4/N1/MEM0/Prob_reg[25][8]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N4/N1/MEM0/Prob[26]_49 is a gated clock net sourced by a combinational pin netW/N4/N1/MEM0/Prob_reg[26][8]_i_1__0/O, cell netW/N4/N1/MEM0/Prob_reg[26][8]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N4/N1/MEM0/Prob[27]_48 is a gated clock net sourced by a combinational pin netW/N4/N1/MEM0/Prob_reg[27][8]_i_1__0/O, cell netW/N4/N1/MEM0/Prob_reg[27][8]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N4/N1/MEM0/Prob[28]_47 is a gated clock net sourced by a combinational pin netW/N4/N1/MEM0/Prob_reg[28][8]_i_1__0/O, cell netW/N4/N1/MEM0/Prob_reg[28][8]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N4/N1/MEM0/Prob[29]_46 is a gated clock net sourced by a combinational pin netW/N4/N1/MEM0/Prob_reg[29][8]_i_1__0/O, cell netW/N4/N1/MEM0/Prob_reg[29][8]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N4/N1/MEM0/Prob[2]_73 is a gated clock net sourced by a combinational pin netW/N4/N1/MEM0/Prob_reg[2][8]_i_1__0/O, cell netW/N4/N1/MEM0/Prob_reg[2][8]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N4/N1/MEM0/Prob[30]_45 is a gated clock net sourced by a combinational pin netW/N4/N1/MEM0/Prob_reg[30][8]_i_1__0/O, cell netW/N4/N1/MEM0/Prob_reg[30][8]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N4/N1/MEM0/Prob[3]_72 is a gated clock net sourced by a combinational pin netW/N4/N1/MEM0/Prob_reg[3][8]_i_1__0/O, cell netW/N4/N1/MEM0/Prob_reg[3][8]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N4/N1/MEM0/Prob[4]_71 is a gated clock net sourced by a combinational pin netW/N4/N1/MEM0/Prob_reg[4][8]_i_1__0/O, cell netW/N4/N1/MEM0/Prob_reg[4][8]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N4/N1/MEM0/Prob[5]_70 is a gated clock net sourced by a combinational pin netW/N4/N1/MEM0/Prob_reg[5][8]_i_1__0/O, cell netW/N4/N1/MEM0/Prob_reg[5][8]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N4/N1/MEM0/Prob[6]_69 is a gated clock net sourced by a combinational pin netW/N4/N1/MEM0/Prob_reg[6][8]_i_1__0/O, cell netW/N4/N1/MEM0/Prob_reg[6][8]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N4/N1/MEM0/Prob[7]_68 is a gated clock net sourced by a combinational pin netW/N4/N1/MEM0/Prob_reg[7][8]_i_1__0/O, cell netW/N4/N1/MEM0/Prob_reg[7][8]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N4/N1/MEM0/Prob[8]_67 is a gated clock net sourced by a combinational pin netW/N4/N1/MEM0/Prob_reg[8][8]_i_1__0/O, cell netW/N4/N1/MEM0/Prob_reg[8][8]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N4/N1/MEM0/Prob[9]_66 is a gated clock net sourced by a combinational pin netW/N4/N1/MEM0/Prob_reg[9][8]_i_1__0/O, cell netW/N4/N1/MEM0/Prob_reg[9][8]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N4/N1/MEM0/data_out_reg[9]_i_2__2_n_1 is a gated clock net sourced by a combinational pin netW/N4/N1/MEM0/data_out_reg[9]_i_2__2/O, cell netW/N4/N1/MEM0/data_out_reg[9]_i_2__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N4/N1/MEM0/index_temp_reg[4]_i_2__2_n_1 is a gated clock net sourced by a combinational pin netW/N4/N1/MEM0/index_temp_reg[4]_i_2__2/O, cell netW/N4/N1/MEM0/index_temp_reg[4]_i_2__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N5/N1/G0/index_temp_reg[2]_i_2__3_n_1 is a gated clock net sourced by a combinational pin netW/N5/N1/G0/index_temp_reg[2]_i_2__3/O, cell netW/N5/N1/G0/index_temp_reg[2]_i_2__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N5/N1/G0/prog_link_reg[0]_79 is a gated clock net sourced by a combinational pin netW/N5/N1/G0/prog_link_reg_reg[0][0]_i_1__1/O, cell netW/N5/N1/G0/prog_link_reg_reg[0][0]_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N5/N1/G0/prog_link_reg[1]_78 is a gated clock net sourced by a combinational pin netW/N5/N1/G0/prog_link_reg_reg[1][0]_i_1__1/O, cell netW/N5/N1/G0/prog_link_reg_reg[1][0]_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N5/N1/G0/prog_link_reg[2]_77 is a gated clock net sourced by a combinational pin netW/N5/N1/G0/prog_link_reg_reg[2][0]_i_1__1/O, cell netW/N5/N1/G0/prog_link_reg_reg[2][0]_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N5/N1/G0/prog_link_reg[3]_76 is a gated clock net sourced by a combinational pin netW/N5/N1/G0/prog_link_reg_reg[3][0]_i_1__1/O, cell netW/N5/N1/G0/prog_link_reg_reg[3][0]_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N5/N1/G0/prog_link_reg[4]_75 is a gated clock net sourced by a combinational pin netW/N5/N1/G0/prog_link_reg_reg[4][0]_i_1__1/O, cell netW/N5/N1/G0/prog_link_reg_reg[4][0]_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N5/N1/MEM0/E[0] is a gated clock net sourced by a combinational pin netW/N5/N1/MEM0/Prob_reg[31][8]_i_1__1/O, cell netW/N5/N1/MEM0/Prob_reg[31][8]_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N5/N1/MEM0/Prob[0]__0 is a gated clock net sourced by a combinational pin netW/N5/N1/MEM0/Prob_reg[0][8]_i_1__2/O, cell netW/N5/N1/MEM0/Prob_reg[0][8]_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N5/N1/MEM0/Prob[10]_101 is a gated clock net sourced by a combinational pin netW/N5/N1/MEM0/Prob_reg[10][8]_i_1__1/O, cell netW/N5/N1/MEM0/Prob_reg[10][8]_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N5/N1/MEM0/Prob[11]_100 is a gated clock net sourced by a combinational pin netW/N5/N1/MEM0/Prob_reg[11][8]_i_1__1/O, cell netW/N5/N1/MEM0/Prob_reg[11][8]_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N5/N1/MEM0/Prob[12]_99 is a gated clock net sourced by a combinational pin netW/N5/N1/MEM0/Prob_reg[12][8]_i_1__1/O, cell netW/N5/N1/MEM0/Prob_reg[12][8]_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N5/N1/MEM0/Prob[13]_98 is a gated clock net sourced by a combinational pin netW/N5/N1/MEM0/Prob_reg[13][8]_i_1__1/O, cell netW/N5/N1/MEM0/Prob_reg[13][8]_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
INFO: [Common 17-14] Message 'DRC PDRC-153' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC RTSTAT-10] No routable loads: 4643 net(s) have no routable loads. The problem bus(es) and/or net(s) are vip_moy1/D1/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_fixed.i_fix_to_flt/i_fpo/FIX_TO_FLT_OP.SPD.OP/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1/CARRY_OUT, vip_moy2/D1/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_fixed.i_fix_to_flt/i_fpo/FIX_TO_FLT_OP.SPD.OP/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1/CARRY_OUT, vip_moy1/D1/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_fixed.i_fix_to_flt/i_fpo/FIX_TO_FLT_OP.SPD.OP/M_ABS/CHAIN_GEN[0].C_MUX.CARRY_MUX_n_0, vip_moy1/D1/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_fixed.i_fix_to_flt/i_fpo/FIX_TO_FLT_OP.SPD.OP/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1/CHAIN_GEN[0].C_MUX.CARRY_MUX_n_0, vip_moy2/D1/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_fixed.i_fix_to_flt/i_fpo/FIX_TO_FLT_OP.SPD.OP/M_ABS/CHAIN_GEN[0].C_MUX.CARRY_MUX_n_0, vip_moy2/D1/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_fixed.i_fix_to_flt/i_fpo/FIX_TO_FLT_OP.SPD.OP/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1/CHAIN_GEN[0].C_MUX.CARRY_MUX_n_0, vip_moy1/D1/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_fixed.i_fix_to_flt/i_fpo/FIX_TO_FLT_OP.SPD.OP/M_ABS/CHAIN_GEN[1].C_MUX.CARRY_MUX_n_0, vip_moy2/D1/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_fixed.i_fix_to_flt/i_fpo/FIX_TO_FLT_OP.SPD.OP/ROUND/LOGIC.RND1/CHAIN_GEN[1].C_MUX.CARRY_MUX_n_0, vip_moy1/D1/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_fixed.i_fix_to_flt/i_fpo/FIX_TO_FLT_OP.SPD.OP/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1/CHAIN_GEN[1].C_MUX.CARRY_MUX_n_0, vip_moy2/D1/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_fixed.i_fix_to_flt/i_fpo/FIX_TO_FLT_OP.SPD.OP/M_ABS/CHAIN_GEN[1].C_MUX.CARRY_MUX_n_0, vip_moy1/D1/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_fixed.i_fix_to_flt/i_fpo/FIX_TO_FLT_OP.SPD.OP/ROUND/LOGIC.RND1/CHAIN_GEN[1].C_MUX.CARRY_MUX_n_0, vip_moy2/D1/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_fixed.i_fix_to_flt/i_fpo/FIX_TO_FLT_OP.SPD.OP/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1/CHAIN_GEN[1].C_MUX.CARRY_MUX_n_0, vip_moy2/D1/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_fixed.i_fix_to_flt/i_fpo/FIX_TO_FLT_OP.SPD.OP/ROUND/LOGIC.RND1/CHAIN_GEN[2].C_MUX.CARRY_MUX_n_0, vip_moy1/D1/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_fixed.i_fix_to_flt/i_fpo/FIX_TO_FLT_OP.SPD.OP/M_ABS/CHAIN_GEN[2].C_MUX.CARRY_MUX_n_0, vip_moy1/D1/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_fixed.i_fix_to_flt/i_fpo/FIX_TO_FLT_OP.SPD.OP/ROUND/LOGIC.RND1/CHAIN_GEN[2].C_MUX.CARRY_MUX_n_0... and (the first 15 of 4443 listed).
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: vip_moy1/D1/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_estimator/i_multadd/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: vip_moy1/D1/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_iterative_unit/i_extra_digits.i_add/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: vip_moy1/D1/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_iterative_unit/i_extra_digits.i_multadd/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: vip_moy1/D1/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_iterative_unit/i_splice[0].i_add/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: vip_moy1/D1/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_iterative_unit/i_splice[0].i_mult/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: vip_moy1/D1/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_iterative_unit/i_splice[1].i_add/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: vip_moy1/D1/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_iterative_unit/i_splice[1].i_mult/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: vip_moy1/D1/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_iterative_unit/i_splice[2].i_add/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: vip_moy1/D1/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_iterative_unit/i_splice[2].i_mult/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: vip_moy1/D1/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_iterative_unit/i_splice[3].i_add/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: vip_moy1/D1/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_iterative_unit/i_splice[3].i_mult/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: vip_moy1/D1/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_iterative_unit/i_splice[4].i_add/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: vip_moy1/D1/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_iterative_unit/i_splice[4].i_mult/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: vip_moy1/D1/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_quotient_collector/i_typical_case.i_addsub/i_vx5_sp3.i_casc_dsp48.i_lower_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: vip_moy1/D1/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_quotient_collector/i_typical_case.i_addsub/i_vx5_sp3.i_casc_dsp48.i_upper_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: vip_moy2/D1/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_estimator/i_multadd/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: vip_moy2/D1/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_iterative_unit/i_extra_digits.i_add/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: vip_moy2/D1/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_iterative_unit/i_extra_digits.i_multadd/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: vip_moy2/D1/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_iterative_unit/i_splice[0].i_add/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: vip_moy2/D1/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_iterative_unit/i_splice[0].i_mult/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: vip_moy2/D1/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_iterative_unit/i_splice[1].i_add/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: vip_moy2/D1/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_iterative_unit/i_splice[1].i_mult/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: vip_moy2/D1/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_iterative_unit/i_splice[2].i_add/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: vip_moy2/D1/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_iterative_unit/i_splice[2].i_mult/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: vip_moy2/D1/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_iterative_unit/i_splice[3].i_add/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: vip_moy2/D1/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_iterative_unit/i_splice[3].i_mult/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: vip_moy2/D1/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_iterative_unit/i_splice[4].i_add/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: vip_moy2/D1/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_iterative_unit/i_splice[4].i_mult/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: vip_moy2/D1/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_quotient_collector/i_typical_case.i_addsub/i_vx5_sp3.i_casc_dsp48.i_lower_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: vip_moy2/D1/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_quotient_collector/i_typical_case.i_addsub/i_vx5_sp3.i_casc_dsp48.i_upper_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: vip_moy1/D1/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_iterative_unit/i_extra_digits.i_add/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: vip_moy1/D1/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_iterative_unit/i_splice[0].i_add/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: vip_moy1/D1/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_iterative_unit/i_splice[1].i_add/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: vip_moy1/D1/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_iterative_unit/i_splice[2].i_add/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: vip_moy1/D1/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_iterative_unit/i_splice[3].i_add/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: vip_moy1/D1/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_iterative_unit/i_splice[4].i_add/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: vip_moy1/D1/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_quotient_collector/i_typical_case.i_addsub/i_vx5_sp3.i_casc_dsp48.i_lower_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: vip_moy1/D1/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_quotient_collector/i_typical_case.i_addsub/i_vx5_sp3.i_casc_dsp48.i_upper_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: vip_moy2/D1/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_iterative_unit/i_extra_digits.i_add/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: vip_moy2/D1/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_iterative_unit/i_splice[0].i_add/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: vip_moy2/D1/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_iterative_unit/i_splice[1].i_add/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: vip_moy2/D1/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_iterative_unit/i_splice[2].i_add/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: vip_moy2/D1/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_iterative_unit/i_splice[3].i_add/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: vip_moy2/D1/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_iterative_unit/i_splice[4].i_add/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: vip_moy2/D1/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_quotient_collector/i_typical_case.i_addsub/i_vx5_sp3.i_casc_dsp48.i_lower_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: vip_moy2/D1/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_quotient_collector/i_typical_case.i_addsub/i_vx5_sp3.i_casc_dsp48.i_upper_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 230 Warnings, 46 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./FPBN_top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Wed Jan 24 09:45:57 2018. For additional details about this file, please refer to the WebTalk help file at /softslin/vivado_17.1/Vivado/2017.1/doc/webtalk_introduction.html.
105 Infos, 192 Warnings, 15 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2601.578 ; gain = 334.270 ; free physical = 895 ; free virtual = 13184
INFO: [Common 17-206] Exiting Vivado at Wed Jan 24 09:45:57 2018...
