/********************************************************************************
 * Broadcom Proprietary and Confidential. (c)2016 Broadcom. All rights reserved.
 *
 * This program is the proprietary software of Broadcom and/or its
 * licensors, and may only be used, duplicated, modified or distributed pursuant
 * to the terms and conditions of a separate, written license agreement executed
 * between you and Broadcom (an "Authorized License").  Except as set forth in
 * an Authorized License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and Broadcom
 * expressly reserves all rights in and to the Software and all intellectual
 * property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 * HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 * NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 * Except as expressly set forth in the Authorized License,
 *
 * 1. This program, including its structure, sequence and organization,
 *    constitutes the valuable trade secrets of Broadcom, and you shall use all
 *    reasonable efforts to protect the confidentiality thereof, and to use
 *    this information only in connection with your use of Broadcom integrated
 *    circuit products.
 *
 * 2. TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *    AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *    WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT
 *    TO THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED
 *    WARRANTIES OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A
 *    PARTICULAR PURPOSE, LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET
 *    ENJOYMENT, QUIET POSSESSION OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME
 *    THE ENTIRE RISK ARISING OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 *
 * 3. TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *    LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT,
 *    OR EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO
 *    YOUR USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN
 *    ADVISED OF THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS
 *    OF THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER
 *    IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF
 *    ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Fri Feb 26 13:25:14 2016
 *                 Full Compile MD5 Checksum  1560bfee4f086d6e1d49e6bd3406a38d
 *                     (minus title and desc)
 *                 MD5 Checksum               8d7264bb382089f88abd2b1abb2a6340
 *
 * lock_release:   n/a
 * Compiled with:  RDB Utility                unknown
 *                 RDB.pm                     823
 *                 generate_int_id.pl         1.0
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              /home/pntruong/sbin/generate_int_id.pl
 *                 DVTSWVER                   n/a
 *
 *
********************************************************************************/

#include "bchp.h"
#include "bchp_memc_l2_0_1.h"

#ifndef BCHP_INT_ID_MEMC_L2_0_1_H__
#define BCHP_INT_ID_MEMC_L2_0_1_H__

#define BCHP_INT_ID_ARC_4_INTR                BCHP_INT_ID_CREATE(BCHP_MEMC_L2_0_1_CPU_STATUS, BCHP_MEMC_L2_0_1_CPU_STATUS_ARC_4_INTR_SHIFT)
#define BCHP_INT_ID_ARC_5_INTR                BCHP_INT_ID_CREATE(BCHP_MEMC_L2_0_1_CPU_STATUS, BCHP_MEMC_L2_0_1_CPU_STATUS_ARC_5_INTR_SHIFT)
#define BCHP_INT_ID_ARC_6_INTR                BCHP_INT_ID_CREATE(BCHP_MEMC_L2_0_1_CPU_STATUS, BCHP_MEMC_L2_0_1_CPU_STATUS_ARC_6_INTR_SHIFT)
#define BCHP_INT_ID_ARC_7_INTR                BCHP_INT_ID_CREATE(BCHP_MEMC_L2_0_1_CPU_STATUS, BCHP_MEMC_L2_0_1_CPU_STATUS_ARC_7_INTR_SHIFT)
#define BCHP_INT_ID_GSIZE_VIOL_INTR_PFRI_4    BCHP_INT_ID_CREATE(BCHP_MEMC_L2_0_1_CPU_STATUS, BCHP_MEMC_L2_0_1_CPU_STATUS_GSIZE_VIOL_INTR_PFRI_4_SHIFT)
#define BCHP_INT_ID_LMB0_ATW_INTR             BCHP_INT_ID_CREATE(BCHP_MEMC_L2_0_1_CPU_STATUS, BCHP_MEMC_L2_0_1_CPU_STATUS_LMB0_ATW_INTR_SHIFT)
#define BCHP_INT_ID_LMB1_ATW_INTR             BCHP_INT_ID_CREATE(BCHP_MEMC_L2_0_1_CPU_STATUS, BCHP_MEMC_L2_0_1_CPU_STATUS_LMB1_ATW_INTR_SHIFT)
#define BCHP_INT_ID_LMB2_ATW_INTR             BCHP_INT_ID_CREATE(BCHP_MEMC_L2_0_1_CPU_STATUS, BCHP_MEMC_L2_0_1_CPU_STATUS_LMB2_ATW_INTR_SHIFT)
#define BCHP_INT_ID_LMB3_ATW_INTR             BCHP_INT_ID_CREATE(BCHP_MEMC_L2_0_1_CPU_STATUS, BCHP_MEMC_L2_0_1_CPU_STATUS_LMB3_ATW_INTR_SHIFT)
#define BCHP_INT_ID_MISSING_EOG_INTR_PFRI_4   BCHP_INT_ID_CREATE(BCHP_MEMC_L2_0_1_CPU_STATUS, BCHP_MEMC_L2_0_1_CPU_STATUS_MISSING_EOG_INTR_PFRI_4_SHIFT)
#define BCHP_INT_ID_MISSING_SOG_INTR_PFRI_4   BCHP_INT_ID_CREATE(BCHP_MEMC_L2_0_1_CPU_STATUS, BCHP_MEMC_L2_0_1_CPU_STATUS_MISSING_SOG_INTR_PFRI_4_SHIFT)
#define BCHP_INT_ID_MIXED_TYPE_VIOL_INTR_PFRI_0 BCHP_INT_ID_CREATE(BCHP_MEMC_L2_0_1_CPU_STATUS, BCHP_MEMC_L2_0_1_CPU_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_0_SHIFT)
#define BCHP_INT_ID_MIXED_TYPE_VIOL_INTR_PFRI_1 BCHP_INT_ID_CREATE(BCHP_MEMC_L2_0_1_CPU_STATUS, BCHP_MEMC_L2_0_1_CPU_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_1_SHIFT)
#define BCHP_INT_ID_MIXED_TYPE_VIOL_INTR_PFRI_2 BCHP_INT_ID_CREATE(BCHP_MEMC_L2_0_1_CPU_STATUS, BCHP_MEMC_L2_0_1_CPU_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_2_SHIFT)
#define BCHP_INT_ID_MIXED_TYPE_VIOL_INTR_PFRI_3 BCHP_INT_ID_CREATE(BCHP_MEMC_L2_0_1_CPU_STATUS, BCHP_MEMC_L2_0_1_CPU_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_3_SHIFT)
#define BCHP_INT_ID_MIXED_TYPE_VIOL_INTR_PFRI_4 BCHP_INT_ID_CREATE(BCHP_MEMC_L2_0_1_CPU_STATUS, BCHP_MEMC_L2_0_1_CPU_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_4_SHIFT)
#define BCHP_INT_ID_MIXED_TYPE_VIOL_INTR_PFRI_5 BCHP_INT_ID_CREATE(BCHP_MEMC_L2_0_1_CPU_STATUS, BCHP_MEMC_L2_0_1_CPU_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_5_SHIFT)
#define BCHP_INT_ID_MIXED_TYPE_VIOL_INTR_PFRI_6 BCHP_INT_ID_CREATE(BCHP_MEMC_L2_0_1_CPU_STATUS, BCHP_MEMC_L2_0_1_CPU_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_6_SHIFT)
#define BCHP_INT_ID_MIXED_TYPE_VIOL_INTR_PFRI_7 BCHP_INT_ID_CREATE(BCHP_MEMC_L2_0_1_CPU_STATUS, BCHP_MEMC_L2_0_1_CPU_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_7_SHIFT)
#define BCHP_INT_ID_PAGE_BREAK_INTR_PFRI_4    BCHP_INT_ID_CREATE(BCHP_MEMC_L2_0_1_CPU_STATUS, BCHP_MEMC_L2_0_1_CPU_STATUS_PAGE_BREAK_INTR_PFRI_4_SHIFT)
#define BCHP_INT_ID_UBUS_ARC_0_INTR           BCHP_INT_ID_CREATE(BCHP_MEMC_L2_0_1_CPU_STATUS, BCHP_MEMC_L2_0_1_CPU_STATUS_UBUS_ARC_0_INTR_SHIFT)
#define BCHP_INT_ID_UBUS_ARC_1_INTR           BCHP_INT_ID_CREATE(BCHP_MEMC_L2_0_1_CPU_STATUS, BCHP_MEMC_L2_0_1_CPU_STATUS_UBUS_ARC_1_INTR_SHIFT)
#define BCHP_INT_ID_UBUS_ARC_2_INTR           BCHP_INT_ID_CREATE(BCHP_MEMC_L2_0_1_CPU_STATUS, BCHP_MEMC_L2_0_1_CPU_STATUS_UBUS_ARC_2_INTR_SHIFT)
#define BCHP_INT_ID_UBUS_ARC_3_INTR           BCHP_INT_ID_CREATE(BCHP_MEMC_L2_0_1_CPU_STATUS, BCHP_MEMC_L2_0_1_CPU_STATUS_UBUS_ARC_3_INTR_SHIFT)
#define BCHP_INT_ID_UBUS_ARC_4_INTR           BCHP_INT_ID_CREATE(BCHP_MEMC_L2_0_1_CPU_STATUS, BCHP_MEMC_L2_0_1_CPU_STATUS_UBUS_ARC_4_INTR_SHIFT)
#define BCHP_INT_ID_UBUS_ARC_5_INTR           BCHP_INT_ID_CREATE(BCHP_MEMC_L2_0_1_CPU_STATUS, BCHP_MEMC_L2_0_1_CPU_STATUS_UBUS_ARC_5_INTR_SHIFT)
#define BCHP_INT_ID_UBUS_ARC_6_INTR           BCHP_INT_ID_CREATE(BCHP_MEMC_L2_0_1_CPU_STATUS, BCHP_MEMC_L2_0_1_CPU_STATUS_UBUS_ARC_6_INTR_SHIFT)
#define BCHP_INT_ID_UBUS_ARC_7_INTR           BCHP_INT_ID_CREATE(BCHP_MEMC_L2_0_1_CPU_STATUS, BCHP_MEMC_L2_0_1_CPU_STATUS_UBUS_ARC_7_INTR_SHIFT)
#define BCHP_INT_ID_UBUS_ATW_INTR             BCHP_INT_ID_CREATE(BCHP_MEMC_L2_0_1_CPU_STATUS, BCHP_MEMC_L2_0_1_CPU_STATUS_UBUS_ATW_INTR_SHIFT)
#define BCHP_INT_ID_UBUS_FIFO_OVERFLOW_INTR   BCHP_INT_ID_CREATE(BCHP_MEMC_L2_0_1_CPU_STATUS, BCHP_MEMC_L2_0_1_CPU_STATUS_UBUS_FIFO_OVERFLOW_INTR_SHIFT)
#define BCHP_INT_ID_UBUS_FIFO_UNDERFLOW_INTR  BCHP_INT_ID_CREATE(BCHP_MEMC_L2_0_1_CPU_STATUS, BCHP_MEMC_L2_0_1_CPU_STATUS_UBUS_FIFO_UNDERFLOW_INTR_SHIFT)

#endif /* #ifndef BCHP_INT_ID_MEMC_L2_0_1_H__ */

/* End of File */
