Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Apr 23 23:49:15 2025
| Host         : SWQ2003 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_control_sets_placed.rpt
| Design       : Top
| Device       : xc7k160t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |  1578 |
|    Minimum number of control sets                        |  1578 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    27 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  1578 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |   257 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |  1319 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              11 |            4 |
| No           | No                    | Yes                    |              72 |           27 |
| No           | Yes                   | No                     |             969 |          283 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |           44233 |        16987 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------+------------------------------------------------------------------+------------------------------------------+------------------+----------------+--------------+
|        Clock Signal        |                           Enable Signal                          |             Set/Reset Signal             | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------+------------------------------------------------------------------+------------------------------------------+------------------+----------------+--------------+
|  clock_line_1_BUFG         |                                                                  |                                          |                2 |              3 |         1.50 |
|  clk_div_inst_2/CLK        |                                                                  | reset_IBUF                               |                1 |              4 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[5]_rep__0_8[0]    | rst_soc_IBUF_BUFG                        |                2 |              8 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_exe_fun_reg[4]_4[0]            | rst_soc_IBUF_BUFG                        |                4 |              8 |         2.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[9]_rep_12[0]      | rst_soc_IBUF_BUFG                        |                4 |              8 |         2.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_exe_fun_reg[4]_6[0]            | rst_soc_IBUF_BUFG                        |                1 |              8 |         8.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[8]_rep__0_4[0]    | rst_soc_IBUF_BUFG                        |                1 |              8 |         8.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/E[0]                                   | rst_soc_IBUF_BUFG                        |                3 |              8 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[9]_rep__0_5[0]    | rst_soc_IBUF_BUFG                        |                1 |              8 |         8.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[8]_rep__0_1[0]    | rst_soc_IBUF_BUFG                        |                1 |              8 |         8.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[2]_rep_2[0]       | rst_soc_IBUF_BUFG                        |                5 |              8 |         1.60 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[2]_rep_6[0]       | rst_soc_IBUF_BUFG                        |                4 |              8 |         2.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[2]_rep_7[0]       | rst_soc_IBUF_BUFG                        |                6 |              8 |         1.33 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[2]_rep_8[0]       | rst_soc_IBUF_BUFG                        |                6 |              8 |         1.33 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[2]_rep_9[0]       | rst_soc_IBUF_BUFG                        |                4 |              8 |         2.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[2]_rep_4[0]       | rst_soc_IBUF_BUFG                        |                4 |              8 |         2.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[2]_rep__0_1[0]    | rst_soc_IBUF_BUFG                        |                1 |              8 |         8.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[2]_rep__0_2[0]    | rst_soc_IBUF_BUFG                        |                1 |              8 |         8.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[2]_rep__0_3[0]    | rst_soc_IBUF_BUFG                        |                4 |              8 |         2.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[2]_rep__0_4[0]    | rst_soc_IBUF_BUFG                        |                6 |              8 |         1.33 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[2]_rep_5[0]       | rst_soc_IBUF_BUFG                        |                3 |              8 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[2]_rep__0_5[0]    | rst_soc_IBUF_BUFG                        |                8 |              8 |         1.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[2]_rep__1_1[0]    | rst_soc_IBUF_BUFG                        |                3 |              8 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[2]_rep__1_2[0]    | rst_soc_IBUF_BUFG                        |                3 |              8 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[6]_rep__0_26[0]   | rst_soc_IBUF_BUFG                        |                3 |              8 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[2]_rep_10[0]      | rst_soc_IBUF_BUFG                        |                4 |              8 |         2.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[2]_rep__1_3[0]    | rst_soc_IBUF_BUFG                        |                6 |              8 |         1.33 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[2]_rep__1_4[0]    | rst_soc_IBUF_BUFG                        |                2 |              8 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[2]_rep__1_5[0]    | rst_soc_IBUF_BUFG                        |                2 |              8 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[2]_rep__2_1[0]    | rst_soc_IBUF_BUFG                        |                1 |              8 |         8.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[6]_rep__0_35[0]   | rst_soc_IBUF_BUFG                        |                1 |              8 |         8.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[6]_rep_5[0]       | rst_soc_IBUF_BUFG                        |                1 |              8 |         8.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[8]_rep__0_5[0]    | rst_soc_IBUF_BUFG                        |                1 |              8 |         8.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_exe_fun_reg[4]_5[0]            | rst_soc_IBUF_BUFG                        |                1 |              8 |         8.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[8]_rep__0_15[0]   | rst_soc_IBUF_BUFG                        |                3 |              8 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[2]_rep_1[0]       | rst_soc_IBUF_BUFG                        |                4 |              8 |         2.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[2]_rep_3[0]       | rst_soc_IBUF_BUFG                        |                3 |              8 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[6]_rep_6[0]       | rst_soc_IBUF_BUFG                        |                1 |              8 |         8.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[6]_rep__0_38[0]   | rst_soc_IBUF_BUFG                        |                1 |              8 |         8.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[8]_rep__0_9[0]    | rst_soc_IBUF_BUFG                        |                1 |              8 |         8.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[2]_rep__2_5[0]    | rst_soc_IBUF_BUFG                        |                4 |              8 |         2.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[8]_rep_9[0]       | rst_soc_IBUF_BUFG                        |                3 |              8 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[9]_rep_10[0]      | rst_soc_IBUF_BUFG                        |                3 |              8 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[9]_rep__0_8[0]    | rst_soc_IBUF_BUFG                        |                4 |              8 |         2.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[2]_rep__3_3[0]    | rst_soc_IBUF_BUFG                        |                2 |              8 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[6]_rep_7[0]       | rst_soc_IBUF_BUFG                        |                6 |              8 |         1.33 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[6]_rep__0_21[0]   | rst_soc_IBUF_BUFG                        |                4 |              8 |         2.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[2]_rep__2_3[0]    | rst_soc_IBUF_BUFG                        |                1 |              8 |         8.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[9]_rep_8[0]       | rst_soc_IBUF_BUFG                        |                2 |              8 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[9]_rep_9[0]       | rst_soc_IBUF_BUFG                        |                3 |              8 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[6]_rep_8[0]       | rst_soc_IBUF_BUFG                        |                6 |              8 |         1.33 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[6]_rep__0_22[0]   | rst_soc_IBUF_BUFG                        |                3 |              8 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[9]_rep_20[0]      | rst_soc_IBUF_BUFG                        |                2 |              8 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[2]_rep__3_2[0]    | rst_soc_IBUF_BUFG                        |                3 |              8 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[8]_rep__0_12[0]   | rst_soc_IBUF_BUFG                        |                2 |              8 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[2]_rep__3_4[0]    | rst_soc_IBUF_BUFG                        |                3 |              8 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[2]_rep__4_0[0]    | rst_soc_IBUF_BUFG                        |                1 |              8 |         8.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[2]_rep__2_4[0]    | rst_soc_IBUF_BUFG                        |                4 |              8 |         2.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[6]_rep__0_29[0]   | rst_soc_IBUF_BUFG                        |                3 |              8 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[2]_rep__3_0[0]    | rst_soc_IBUF_BUFG                        |                1 |              8 |         8.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[6]_rep__0_30[0]   | rst_soc_IBUF_BUFG                        |                1 |              8 |         8.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[6]_rep__0_32[0]   | rst_soc_IBUF_BUFG                        |                3 |              8 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[6]_rep__1_0[0]    | rst_soc_IBUF_BUFG                        |                7 |              8 |         1.14 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[6]_rep__0_20[0]   | rst_soc_IBUF_BUFG                        |                2 |              8 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[6]_rep_9[0]       | rst_soc_IBUF_BUFG                        |                1 |              8 |         8.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[6]_rep__0_34[0]   | rst_soc_IBUF_BUFG                        |                2 |              8 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[6]_rep__0_31[0]   | rst_soc_IBUF_BUFG                        |                2 |              8 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[2]_rep__4_2[0]    | rst_soc_IBUF_BUFG                        |                1 |              8 |         8.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[2]_rep__2_2[0]    | rst_soc_IBUF_BUFG                        |                2 |              8 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[2]_rep__4_3[0]    | rst_soc_IBUF_BUFG                        |                2 |              8 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[6]_rep_3[0]       | rst_soc_IBUF_BUFG                        |                3 |              8 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[6]_rep__0_17[0]   | rst_soc_IBUF_BUFG                        |                2 |              8 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[6]_rep__0_23[0]   | rst_soc_IBUF_BUFG                        |                2 |              8 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[6]_rep_4[0]       | rst_soc_IBUF_BUFG                        |                8 |              8 |         1.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[3]_rep__0_1[0]    | rst_soc_IBUF_BUFG                        |                1 |              8 |         8.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[9]_rep__0_7[0]    | rst_soc_IBUF_BUFG                        |                4 |              8 |         2.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[6]_rep__0_18[0]   | rst_soc_IBUF_BUFG                        |                4 |              8 |         2.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[3]_rep_3[0]       | rst_soc_IBUF_BUFG                        |                3 |              8 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[6]_rep__0_24[0]   | rst_soc_IBUF_BUFG                        |                5 |              8 |         1.60 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[8]_rep__0_2[0]    | rst_soc_IBUF_BUFG                        |                2 |              8 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[3]_rep__1_6[0]    | rst_soc_IBUF_BUFG                        |                3 |              8 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[3]_rep_2[0]       | rst_soc_IBUF_BUFG                        |                2 |              8 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[3]_rep__3_4[0]    | rst_soc_IBUF_BUFG                        |                3 |              8 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[6]_rep__0_37[0]   | rst_soc_IBUF_BUFG                        |                2 |              8 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[9]_rep_1[0]       | rst_soc_IBUF_BUFG                        |                3 |              8 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[3]_rep__3_6[0]    | rst_soc_IBUF_BUFG                        |                5 |              8 |         1.60 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[3]_rep_4[0]       | rst_soc_IBUF_BUFG                        |                8 |              8 |         1.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[6]_rep__0_19[0]   | rst_soc_IBUF_BUFG                        |                5 |              8 |         1.60 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[3]_rep__1_4[0]    | rst_soc_IBUF_BUFG                        |                2 |              8 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[6]_rep__0_28[0]   | rst_soc_IBUF_BUFG                        |                3 |              8 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[9]_rep__0_13[0]   | rst_soc_IBUF_BUFG                        |                3 |              8 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[3]_rep_5[0]       | rst_soc_IBUF_BUFG                        |                4 |              8 |         2.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[6]_rep__0_25[0]   | rst_soc_IBUF_BUFG                        |                3 |              8 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[6]_rep__0_27[0]   | rst_soc_IBUF_BUFG                        |                2 |              8 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[3]_rep__3_5[0]    | rst_soc_IBUF_BUFG                        |                3 |              8 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[3]_rep__1_5[0]    | rst_soc_IBUF_BUFG                        |                1 |              8 |         8.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[6]_rep__0_33[0]   | rst_soc_IBUF_BUFG                        |                1 |              8 |         8.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[3]_rep__3_2[0]    | rst_soc_IBUF_BUFG                        |                1 |              8 |         8.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[3]_rep__3_3[0]    | rst_soc_IBUF_BUFG                        |                1 |              8 |         8.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[9]_rep__0_22[0]   | rst_soc_IBUF_BUFG                        |                2 |              8 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[9]_rep_16[0]      | rst_soc_IBUF_BUFG                        |                1 |              8 |         8.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[9]_rep_25[0]      | rst_soc_IBUF_BUFG                        |                4 |              8 |         2.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[9]_rep_24[0]      | rst_soc_IBUF_BUFG                        |                4 |              8 |         2.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[3]_rep__0_2[0]    | rst_soc_IBUF_BUFG                        |                6 |              8 |         1.33 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[7]_rep_4[0]       | rst_soc_IBUF_BUFG                        |                1 |              8 |         8.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[7]_rep__0_7[0]    | rst_soc_IBUF_BUFG                        |                1 |              8 |         8.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[3]_rep_8[0]       | rst_soc_IBUF_BUFG                        |                3 |              8 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[3]_rep_7[0]       | rst_soc_IBUF_BUFG                        |                3 |              8 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[9]_rep__0_6[0]    | rst_soc_IBUF_BUFG                        |                1 |              8 |         8.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[7]_rep_10[0]      | rst_soc_IBUF_BUFG                        |                2 |              8 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[7]_rep__0_3[0]    | rst_soc_IBUF_BUFG                        |                2 |              8 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[3]_rep__1_2[0]    | rst_soc_IBUF_BUFG                        |                2 |              8 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[3]_rep__3_0[0]    | rst_soc_IBUF_BUFG                        |                1 |              8 |         8.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[3]_rep_1[0]       | rst_soc_IBUF_BUFG                        |                2 |              8 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[3]_rep__2_1[0]    | rst_soc_IBUF_BUFG                        |                1 |              8 |         8.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[7]_rep_8[0]       | rst_soc_IBUF_BUFG                        |                3 |              8 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[3]_rep__1_3[0]    | rst_soc_IBUF_BUFG                        |                7 |              8 |         1.14 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[8]_rep__0_14[0]   | rst_soc_IBUF_BUFG                        |                2 |              8 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[8]_rep__0_3[0]    | rst_soc_IBUF_BUFG                        |                1 |              8 |         8.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[9]_rep_22[0]      | rst_soc_IBUF_BUFG                        |                3 |              8 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[9]_rep_21[0]      | rst_soc_IBUF_BUFG                        |                1 |              8 |         8.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[3]_rep_6[0]       | rst_soc_IBUF_BUFG                        |                8 |              8 |         1.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[9]_rep_3[0]       | rst_soc_IBUF_BUFG                        |                3 |              8 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[3]_rep_9[0]       | rst_soc_IBUF_BUFG                        |                2 |              8 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[7]_rep_9[0]       | rst_soc_IBUF_BUFG                        |                1 |              8 |         8.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[7]_rep__0_0[0]    | rst_soc_IBUF_BUFG                        |                3 |              8 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[9]_rep_4[0]       | rst_soc_IBUF_BUFG                        |                5 |              8 |         1.60 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[9]_rep__0_0[0]    | rst_soc_IBUF_BUFG                        |                2 |              8 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[3]_rep__1_1[0]    | rst_soc_IBUF_BUFG                        |                3 |              8 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[8]_rep_7[0]       | rst_soc_IBUF_BUFG                        |                5 |              8 |         1.60 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[4]_rep__2_9[0]    | rst_soc_IBUF_BUFG                        |                5 |              8 |         1.60 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[4]_rep__2_17[0]   | rst_soc_IBUF_BUFG                        |                5 |              8 |         1.60 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[4]_rep__2_8[0]    | rst_soc_IBUF_BUFG                        |                7 |              8 |         1.14 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[9]_rep__0_11[0]   | rst_soc_IBUF_BUFG                        |                1 |              8 |         8.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[4]_rep__2_22[0]   | rst_soc_IBUF_BUFG                        |                8 |              8 |         1.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[8]_rep_10[0]      | rst_soc_IBUF_BUFG                        |                4 |              8 |         2.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[8]_rep_14[0]      | rst_soc_IBUF_BUFG                        |                4 |              8 |         2.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[8]_rep__0_13[0]   | rst_soc_IBUF_BUFG                        |                3 |              8 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[7]_rep_6[0]       | rst_soc_IBUF_BUFG                        |                7 |              8 |         1.14 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[7]_rep_7[0]       | rst_soc_IBUF_BUFG                        |                2 |              8 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[4]_rep__2_1[0]    | rst_soc_IBUF_BUFG                        |                3 |              8 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[4]_rep__2_16[0]   | rst_soc_IBUF_BUFG                        |                1 |              8 |         8.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[7]_rep__0_1[0]    | rst_soc_IBUF_BUFG                        |                2 |              8 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[9]_rep__0_14[0]   | rst_soc_IBUF_BUFG                        |                2 |              8 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[9]_rep__0_21[0]   | rst_soc_IBUF_BUFG                        |                3 |              8 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[4]_rep__3_2[0]    | rst_soc_IBUF_BUFG                        |                1 |              8 |         8.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[4]_rep__2_13[0]   | rst_soc_IBUF_BUFG                        |                1 |              8 |         8.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[4]_rep__2_25[0]   | rst_soc_IBUF_BUFG                        |                5 |              8 |         1.60 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[4]_rep__2_15[0]   | rst_soc_IBUF_BUFG                        |                1 |              8 |         8.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[4]_rep__3_1[0]    | rst_soc_IBUF_BUFG                        |                1 |              8 |         8.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[4]_rep__3_11[0]   | rst_soc_IBUF_BUFG                        |                1 |              8 |         8.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[7]_rep_11[0]      | rst_soc_IBUF_BUFG                        |                1 |              8 |         8.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[4]_rep__2_0[0]    | rst_soc_IBUF_BUFG                        |                3 |              8 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[7]_rep__0_2[0]    | rst_soc_IBUF_BUFG                        |                2 |              8 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[7]_rep__0_4[0]    | rst_soc_IBUF_BUFG                        |                2 |              8 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[7]_rep_1[0]       | rst_soc_IBUF_BUFG                        |                1 |              8 |         8.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[7]_rep__0_5[0]    | rst_soc_IBUF_BUFG                        |                1 |              8 |         8.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[7]_rep__0_6[0]    | rst_soc_IBUF_BUFG                        |                1 |              8 |         8.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[4]_rep__2_18[0]   | rst_soc_IBUF_BUFG                        |                1 |              8 |         8.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[4]_rep__3_13[0]   | rst_soc_IBUF_BUFG                        |                1 |              8 |         8.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[4]_rep__2_7[0]    | rst_soc_IBUF_BUFG                        |                4 |              8 |         2.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[4]_rep__3_15[0]   | rst_soc_IBUF_BUFG                        |                2 |              8 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[4]_rep__2_19[0]   | rst_soc_IBUF_BUFG                        |                6 |              8 |         1.33 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[4]_rep__2_28[0]   | rst_soc_IBUF_BUFG                        |                2 |              8 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[9]_rep_23[0]      | rst_soc_IBUF_BUFG                        |                1 |              8 |         8.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[4]_rep__2_14[0]   | rst_soc_IBUF_BUFG                        |                2 |              8 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[4]_rep__3_10[0]   | rst_soc_IBUF_BUFG                        |                1 |              8 |         8.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[4]_rep__3_14[0]   | rst_soc_IBUF_BUFG                        |                3 |              8 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[4]_rep__2_5[0]    | rst_soc_IBUF_BUFG                        |                7 |              8 |         1.14 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[9]_rep_2[0]       | rst_soc_IBUF_BUFG                        |                5 |              8 |         1.60 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[4]_rep__2_10[0]   | rst_soc_IBUF_BUFG                        |                1 |              8 |         8.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[4]_rep__2_12[0]   | rst_soc_IBUF_BUFG                        |                1 |              8 |         8.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[4]_rep__2_2[0]    | rst_soc_IBUF_BUFG                        |                6 |              8 |         1.33 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[7]_rep_3[0]       | rst_soc_IBUF_BUFG                        |                7 |              8 |         1.14 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[4]_rep__2_21[0]   | rst_soc_IBUF_BUFG                        |                5 |              8 |         1.60 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[4]_rep__2_23[0]   | rst_soc_IBUF_BUFG                        |                1 |              8 |         8.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[9]_rep__0_9[0]    | rst_soc_IBUF_BUFG                        |                2 |              8 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[4]_rep__2_29[0]   | rst_soc_IBUF_BUFG                        |                2 |              8 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[4]_rep__2_4[0]    | rst_soc_IBUF_BUFG                        |                2 |              8 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[4]_rep__3_0[0]    | rst_soc_IBUF_BUFG                        |                1 |              8 |         8.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[4]_rep__3_12[0]   | rst_soc_IBUF_BUFG                        |                2 |              8 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[4]_rep__2_26[0]   | rst_soc_IBUF_BUFG                        |                6 |              8 |         1.33 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[4]_rep__2_30[0]   | rst_soc_IBUF_BUFG                        |                2 |              8 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[4]_rep__2_6[0]    | rst_soc_IBUF_BUFG                        |                4 |              8 |         2.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[4]_rep__3_16[0]   | rst_soc_IBUF_BUFG                        |                1 |              8 |         8.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[4]_rep__3_17[0]   | rst_soc_IBUF_BUFG                        |                2 |              8 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[9]_rep__0_4[0]    | rst_soc_IBUF_BUFG                        |                1 |              8 |         8.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[4]_rep__2_20[0]   | rst_soc_IBUF_BUFG                        |                3 |              8 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[4]_rep__2_24[0]   | rst_soc_IBUF_BUFG                        |                2 |              8 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[4]_rep__2_3[0]    | rst_soc_IBUF_BUFG                        |                3 |              8 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[7]_rep_12[0]      | rst_soc_IBUF_BUFG                        |                5 |              8 |         1.60 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[4]_rep__2_11[0]   | rst_soc_IBUF_BUFG                        |                1 |              8 |         8.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[4]_rep__2_31[0]   | rst_soc_IBUF_BUFG                        |                3 |              8 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[4]_rep__2_27[0]   | rst_soc_IBUF_BUFG                        |                2 |              8 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[5]_rep__0_2[0]    | rst_soc_IBUF_BUFG                        |                3 |              8 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[5]_rep__0_4[0]    | rst_soc_IBUF_BUFG                        |                1 |              8 |         8.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[5]_rep__0_5[0]    | rst_soc_IBUF_BUFG                        |                1 |              8 |         8.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[9]_rep__0_15[0]   | rst_soc_IBUF_BUFG                        |                1 |              8 |         8.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[5]_rep__0_9[0]    | rst_soc_IBUF_BUFG                        |                1 |              8 |         8.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[5]_rep__1_1[0]    | rst_soc_IBUF_BUFG                        |                2 |              8 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[9]_rep_15[0]      | rst_soc_IBUF_BUFG                        |                1 |              8 |         8.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[7]_rep_5[0]       | rst_soc_IBUF_BUFG                        |                1 |              8 |         8.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[9]_rep__0_3[0]    | rst_soc_IBUF_BUFG                        |                1 |              8 |         8.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[9]_rep_14[0]      | rst_soc_IBUF_BUFG                        |                5 |              8 |         1.60 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[9]_rep_6[0]       | rst_soc_IBUF_BUFG                        |                4 |              8 |         2.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[4]_rep__3_9[0]    | rst_soc_IBUF_BUFG                        |                2 |              8 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[5]_rep__0_11[0]   | rst_soc_IBUF_BUFG                        |                2 |              8 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[9]_rep_17[0]      | rst_soc_IBUF_BUFG                        |                1 |              8 |         8.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[5]_rep__1_3[0]    | rst_soc_IBUF_BUFG                        |                5 |              8 |         1.60 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[5]_rep__1_5[0]    | rst_soc_IBUF_BUFG                        |                1 |              8 |         8.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[9]_rep__0_1[0]    | rst_soc_IBUF_BUFG                        |                1 |              8 |         8.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[9]_rep_11[0]      | rst_soc_IBUF_BUFG                        |                3 |              8 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[9]_rep_13[0]      | rst_soc_IBUF_BUFG                        |                2 |              8 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[9]_rep_19[0]      | rst_soc_IBUF_BUFG                        |                1 |              8 |         8.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[9]_rep__0_16[0]   | rst_soc_IBUF_BUFG                        |                1 |              8 |         8.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[7]_rep_13[0]      | rst_soc_IBUF_BUFG                        |                2 |              8 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[7]_rep_2[0]       | rst_soc_IBUF_BUFG                        |                1 |              8 |         8.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[9]_rep__0_19[0]   | rst_soc_IBUF_BUFG                        |                3 |              8 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[9]_rep_5[0]       | rst_soc_IBUF_BUFG                        |                4 |              8 |         2.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[5]_rep__1_0[0]    | rst_soc_IBUF_BUFG                        |                3 |              8 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[4]_rep__3_4[0]    | rst_soc_IBUF_BUFG                        |                5 |              8 |         1.60 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[9]_rep_7[0]       | rst_soc_IBUF_BUFG                        |                5 |              8 |         1.60 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[9]_rep_18[0]      | rst_soc_IBUF_BUFG                        |                1 |              8 |         8.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[8]_rep__0_0[0]    | rst_soc_IBUF_BUFG                        |                1 |              8 |         8.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[9]_rep__0_17[0]   | rst_soc_IBUF_BUFG                        |                2 |              8 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[8]_rep__0_6[0]    | rst_soc_IBUF_BUFG                        |                1 |              8 |         8.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[9]_rep__0_12[0]   | rst_soc_IBUF_BUFG                        |                1 |              8 |         8.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[5]_rep__0_6[0]    | rst_soc_IBUF_BUFG                        |                3 |              8 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[5]_rep__1_2[0]    | rst_soc_IBUF_BUFG                        |                2 |              8 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[5]_rep__1_4[0]    | rst_soc_IBUF_BUFG                        |                2 |              8 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[9]_rep__0_20[0]   | rst_soc_IBUF_BUFG                        |                2 |              8 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[9]_rep__0_25[0]   | rst_soc_IBUF_BUFG                        |                2 |              8 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[8]_rep_11[0]      | rst_soc_IBUF_BUFG                        |                5 |              8 |         1.60 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[8]_rep_8[0]       | rst_soc_IBUF_BUFG                        |                5 |              8 |         1.60 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[8]_rep__0_10[0]   | rst_soc_IBUF_BUFG                        |                1 |              8 |         8.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[8]_rep__0_7[0]    | rst_soc_IBUF_BUFG                        |                2 |              8 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[4]_rep__3_3[0]    | rst_soc_IBUF_BUFG                        |                2 |              8 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[8]_rep__0_8[0]    | rst_soc_IBUF_BUFG                        |                3 |              8 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[9]_rep__0_2[0]    | rst_soc_IBUF_BUFG                        |                1 |              8 |         8.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[9]_rep__0_18[0]   | rst_soc_IBUF_BUFG                        |                1 |              8 |         8.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[5]_rep__0_12[0]   | rst_soc_IBUF_BUFG                        |                2 |              8 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[5]_rep__0_7[0]    | rst_soc_IBUF_BUFG                        |                2 |              8 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[5]_rep__0_1[0]    | rst_soc_IBUF_BUFG                        |                6 |              8 |         1.33 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[5]_rep__0_13[0]   | rst_soc_IBUF_BUFG                        |                3 |              8 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[5]_rep__0_3[0]    | rst_soc_IBUF_BUFG                        |                4 |              8 |         2.00 |
| ~clock_line_1_BUFG         |                                                                  |                                          |                2 |              8 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[9]_rep__0_23[0]   | rst_soc_IBUF_BUFG                        |                2 |              8 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[9]_rep__0_10[0]   | rst_soc_IBUF_BUFG                        |                1 |              8 |         8.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[8]_rep_12[0]      | rst_soc_IBUF_BUFG                        |                4 |              8 |         2.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[4]_rep__3_6[0]    | rst_soc_IBUF_BUFG                        |                1 |              8 |         8.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[4]_rep__3_8[0]    | rst_soc_IBUF_BUFG                        |                2 |              8 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[8]_rep_13[0]      | rst_soc_IBUF_BUFG                        |                4 |              8 |         2.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[8]_rep_15[0]      | rst_soc_IBUF_BUFG                        |                2 |              8 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[4]_rep__3_5[0]    | rst_soc_IBUF_BUFG                        |                2 |              8 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[8]_rep__0_11[0]   | rst_soc_IBUF_BUFG                        |                2 |              8 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[4]_rep__3_7[0]    | rst_soc_IBUF_BUFG                        |                1 |              8 |         8.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[5]_rep__0_10[0]   | rst_soc_IBUF_BUFG                        |                1 |              8 |         8.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[9]_rep__0_24[0]   | rst_soc_IBUF_BUFG                        |                4 |              8 |         2.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[6]_rep__0_36[0]   | rst_soc_IBUF_BUFG                        |                1 |              8 |         8.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/inst_reg[23]_0                           | soc_inst/core/if_io_reg/inst[31]_i_1_n_0 |                5 |             29 |         5.80 |
|  clock_line_1_BUFG         | soc_inst/apb_periph/sdt_outputdata_reg_1                         | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/apb_periph/sdt_outputdata_reg_0                         | rst_soc_IBUF_BUFG                        |               16 |             32 |         2.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[2]_7[0]           | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[2]_6[0]           | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[2]_2[0]           | rst_soc_IBUF_BUFG                        |                8 |             32 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[2]_0[0]           | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[2]_1[0]           | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[2]_4[0]           | rst_soc_IBUF_BUFG                        |               18 |             32 |         1.78 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[2]_3[0]           | rst_soc_IBUF_BUFG                        |               17 |             32 |         1.88 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[2]_5[0]           | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[2]_rep__4_22[0]   | rst_soc_IBUF_BUFG                        |               19 |             32 |         1.68 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[2]_rep__4_16[0]   | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[2]_rep__4_11[0]   | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[2]_rep__4_21[0]   | rst_soc_IBUF_BUFG                        |               17 |             32 |         1.88 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[2]_rep__4_6[0]    | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[2]_rep__4_24[0]   | rst_soc_IBUF_BUFG                        |               21 |             32 |         1.52 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[2]_rep__4_4[0]    | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[2]_rep__4_9[0]    | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[2]_rep__4_17[0]   | rst_soc_IBUF_BUFG                        |               15 |             32 |         2.13 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[2]_rep__4_26[0]   | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[2]_rep__4_25[0]   | rst_soc_IBUF_BUFG                        |               18 |             32 |         1.78 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[2]_rep__4_19[0]   | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[2]_rep__4_5[0]    | rst_soc_IBUF_BUFG                        |               15 |             32 |         2.13 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[2]_rep__4_15[0]   | rst_soc_IBUF_BUFG                        |               16 |             32 |         2.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[2]_rep__4_7[0]    | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[2]_rep__4_13[0]   | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[2]_rep__4_20[0]   | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[2]_rep__4_18[0]   | rst_soc_IBUF_BUFG                        |               16 |             32 |         2.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[2]_rep__4_12[0]   | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[2]_rep__4_23[0]   | rst_soc_IBUF_BUFG                        |               21 |             32 |         1.52 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[2]_rep__4_14[0]   | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[2]_rep__4_8[0]    | rst_soc_IBUF_BUFG                        |               15 |             32 |         2.13 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[2]_rep__4_27[0]   | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[2]_rep__4_10[0]   | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[4]_15[0]          | rst_soc_IBUF_BUFG                        |               15 |             32 |         2.13 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[3]_rep__4_1[0]    | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[3]_rep__4_3[0]    | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[4]_17[0]          | rst_soc_IBUF_BUFG                        |               15 |             32 |         2.13 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[3]_rep__4_6[0]    | rst_soc_IBUF_BUFG                        |               16 |             32 |         2.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[3]_rep__4_14[0]   | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[3]_rep__4_19[0]   | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[3]_rep__4_5[0]    | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[3]_rep__4_15[0]   | rst_soc_IBUF_BUFG                        |               18 |             32 |         1.78 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[3]_rep__4_2[0]    | rst_soc_IBUF_BUFG                        |               18 |             32 |         1.78 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[3]_3[0]           | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[3]_rep__4_4[0]    | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[3]_rep__4_17[0]   | rst_soc_IBUF_BUFG                        |               19 |             32 |         1.68 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[3]_rep__4_7[0]    | rst_soc_IBUF_BUFG                        |               20 |             32 |         1.60 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[3]_rep__4_8[0]    | rst_soc_IBUF_BUFG                        |               17 |             32 |         1.88 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[4]_10[0]          | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[3]_rep__4_10[0]   | rst_soc_IBUF_BUFG                        |               20 |             32 |         1.60 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[4]_1[0]           | rst_soc_IBUF_BUFG                        |                9 |             32 |         3.56 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[3]_rep__4_18[0]   | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[4]_11[0]          | rst_soc_IBUF_BUFG                        |               15 |             32 |         2.13 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[4]_0[0]           | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[4]_12[0]          | rst_soc_IBUF_BUFG                        |               10 |             32 |         3.20 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[3]_2[0]           | rst_soc_IBUF_BUFG                        |               15 |             32 |         2.13 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[3]_1[0]           | rst_soc_IBUF_BUFG                        |               15 |             32 |         2.13 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[3]_rep__4_16[0]   | rst_soc_IBUF_BUFG                        |               16 |             32 |         2.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[3]_rep__4_20[0]   | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[3]_0[0]           | rst_soc_IBUF_BUFG                        |               10 |             32 |         3.20 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[4]_14[0]          | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[3]_rep__4_11[0]   | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[3]_rep__4_13[0]   | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[3]_rep__4_12[0]   | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[3]_rep__4_9[0]    | rst_soc_IBUF_BUFG                        |               16 |             32 |         2.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[4]_16[0]          | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[4]_13[0]          | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[4]_rep__3_22[0]   | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[4]_rep__3_25[0]   | rst_soc_IBUF_BUFG                        |               16 |             32 |         2.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[4]_rep__3_26[0]   | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[4]_2[0]           | rst_soc_IBUF_BUFG                        |                9 |             32 |         3.56 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[4]_4[0]           | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[4]_9[0]           | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[4]_rep__3_20[0]   | rst_soc_IBUF_BUFG                        |               17 |             32 |         1.88 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[4]_rep__3_27[0]   | rst_soc_IBUF_BUFG                        |               15 |             32 |         2.13 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[4]_rep__3_28[0]   | rst_soc_IBUF_BUFG                        |               15 |             32 |         2.13 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[4]_rep__3_19[0]   | rst_soc_IBUF_BUFG                        |               17 |             32 |         1.88 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[4]_3[0]           | rst_soc_IBUF_BUFG                        |                9 |             32 |         3.56 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[4]_rep__3_24[0]   | rst_soc_IBUF_BUFG                        |               16 |             32 |         2.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[4]_rep__3_21[0]   | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[4]_7[0]           | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[4]_8[0]           | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[4]_rep__3_29[0]   | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[4]_6[0]           | rst_soc_IBUF_BUFG                        |                8 |             32 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[4]_5[0]           | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[4]_18[0]          | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[4]_rep__3_18[0]   | rst_soc_IBUF_BUFG                        |               17 |             32 |         1.88 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[4]_rep__3_23[0]   | rst_soc_IBUF_BUFG                        |               15 |             32 |         2.13 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[8]_11[0]          | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[5]_rep__1_13[0]   | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[4]_rep__3_35[0]   | rst_soc_IBUF_BUFG                        |               18 |             32 |         1.78 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[4]_rep__3_37[0]   | rst_soc_IBUF_BUFG                        |               17 |             32 |         1.88 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[4]_rep__3_41[0]   | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[4]_rep__3_43[0]   | rst_soc_IBUF_BUFG                        |               15 |             32 |         2.13 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[5]_rep__1_10[0]   | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[5]_rep__1_8[0]    | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[5]_1[0]           | rst_soc_IBUF_BUFG                        |                9 |             32 |         3.56 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[4]_rep__3_32[0]   | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[5]_7[0]           | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[5]_8[0]           | rst_soc_IBUF_BUFG                        |               16 |             32 |         2.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[5]_rep__1_11[0]   | rst_soc_IBUF_BUFG                        |               17 |             32 |         1.88 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[4]_rep__3_42[0]   | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[4]_rep__3_36[0]   | rst_soc_IBUF_BUFG                        |               15 |             32 |         2.13 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[4]_rep__3_34[0]   | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[4]_rep__3_40[0]   | rst_soc_IBUF_BUFG                        |               15 |             32 |         2.13 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[5]_rep__1_12[0]   | rst_soc_IBUF_BUFG                        |               17 |             32 |         1.88 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[5]_rep__1_14[0]   | rst_soc_IBUF_BUFG                        |               18 |             32 |         1.78 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[4]_rep__3_45[0]   | rst_soc_IBUF_BUFG                        |               15 |             32 |         2.13 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[5]_0[0]           | rst_soc_IBUF_BUFG                        |               10 |             32 |         3.20 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[5]_2[0]           | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[5]_3[0]           | rst_soc_IBUF_BUFG                        |               17 |             32 |         1.88 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[5]_rep__1_6[0]    | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[5]_rep__1_7[0]    | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[4]_rep__3_39[0]   | rst_soc_IBUF_BUFG                        |               15 |             32 |         2.13 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[4]_rep__3_44[0]   | rst_soc_IBUF_BUFG                        |               20 |             32 |         1.60 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[5]_rep__1_9[0]    | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[4]_rep__3_38[0]   | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[5]_9[0]           | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[5]_6[0]           | rst_soc_IBUF_BUFG                        |                8 |             32 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[5]_4[0]           | rst_soc_IBUF_BUFG                        |               16 |             32 |         2.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[5]_5[0]           | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[4]_rep__3_31[0]   | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[4]_rep__3_46[0]   | rst_soc_IBUF_BUFG                        |               10 |             32 |         3.20 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[4]_rep__3_48[0]   | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[4]_rep__3_33[0]   | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[4]_rep__3_47[0]   | rst_soc_IBUF_BUFG                        |                9 |             32 |         3.56 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[4]_rep__3_30[0]   | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[6]_rep__1_17[0]   | rst_soc_IBUF_BUFG                        |               18 |             32 |         1.78 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[6]_rep__1_18[0]   | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[6]_rep__1_19[0]   | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[6]_rep__1_2[0]    | rst_soc_IBUF_BUFG                        |               17 |             32 |         1.88 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[6]_rep__1_20[0]   | rst_soc_IBUF_BUFG                        |               18 |             32 |         1.78 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[6]_rep__1_12[0]   | rst_soc_IBUF_BUFG                        |               15 |             32 |         2.13 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[6]_rep__1_21[0]   | rst_soc_IBUF_BUFG                        |               19 |             32 |         1.68 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[6]_rep__1_22[0]   | rst_soc_IBUF_BUFG                        |               15 |             32 |         2.13 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[6]_rep__1_16[0]   | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[6]_4[0]           | rst_soc_IBUF_BUFG                        |               15 |             32 |         2.13 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[6]_3[0]           | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[6]_5[0]           | rst_soc_IBUF_BUFG                        |               20 |             32 |         1.60 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[6]_1[0]           | rst_soc_IBUF_BUFG                        |               15 |             32 |         2.13 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[6]_6[0]           | rst_soc_IBUF_BUFG                        |               16 |             32 |         2.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[6]_7[0]           | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[6]_0[0]           | rst_soc_IBUF_BUFG                        |               15 |             32 |         2.13 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[6]_rep__1_13[0]   | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[6]_rep__1_14[0]   | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[6]_rep__1_15[0]   | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[6]_2[0]           | rst_soc_IBUF_BUFG                        |               17 |             32 |         1.88 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[6]_rep__1_1[0]    | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[6]_rep__1_10[0]   | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[6]_rep__1_11[0]   | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[7]_rep__0_14[0]   | rst_soc_IBUF_BUFG                        |               16 |             32 |         2.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[8]_0[0]           | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[7]_11[0]          | rst_soc_IBUF_BUFG                        |               16 |             32 |         2.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[7]_rep__0_13[0]   | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[8]_1[0]           | rst_soc_IBUF_BUFG                        |               16 |             32 |         2.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[7]_3[0]           | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[7]_9[0]           | rst_soc_IBUF_BUFG                        |               17 |             32 |         1.88 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[6]_rep__1_4[0]    | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[6]_rep__1_8[0]    | rst_soc_IBUF_BUFG                        |               17 |             32 |         1.88 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[6]_rep__1_5[0]    | rst_soc_IBUF_BUFG                        |               17 |             32 |         1.88 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[6]_rep__1_9[0]    | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[7]_4[0]           | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[7]_5[0]           | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[7]_7[0]           | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[7]_rep__0_10[0]   | rst_soc_IBUF_BUFG                        |               15 |             32 |         2.13 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[7]_rep__0_12[0]   | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[6]_rep__1_7[0]    | rst_soc_IBUF_BUFG                        |               15 |             32 |         2.13 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[6]_rep__1_3[0]    | rst_soc_IBUF_BUFG                        |               15 |             32 |         2.13 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[7]_0[0]           | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[7]_rep__0_11[0]   | rst_soc_IBUF_BUFG                        |               17 |             32 |         1.88 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[7]_1[0]           | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[7]_rep__0_8[0]    | rst_soc_IBUF_BUFG                        |               16 |             32 |         2.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[8]_10[0]          | rst_soc_IBUF_BUFG                        |               16 |             32 |         2.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[6]_rep__1_6[0]    | rst_soc_IBUF_BUFG                        |               16 |             32 |         2.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[7]_rep__0_15[0]   | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[7]_rep__0_9[0]    | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[7]_10[0]          | rst_soc_IBUF_BUFG                        |               15 |             32 |         2.13 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[7]_12[0]          | rst_soc_IBUF_BUFG                        |               16 |             32 |         2.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[7]_2[0]           | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[7]_6[0]           | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[7]_8[0]           | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[9]_12[0]          | rst_soc_IBUF_BUFG                        |               17 |             32 |         1.88 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[8]_rep__0_24[0]   | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[9]_10[0]          | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[9]_3[0]           | rst_soc_IBUF_BUFG                        |               17 |             32 |         1.88 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[9]_4[0]           | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[9]_7[0]           | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[8]_rep__0_23[0]   | rst_soc_IBUF_BUFG                        |               18 |             32 |         1.78 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[9]_8[0]           | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[8]_14[0]          | rst_soc_IBUF_BUFG                        |               15 |             32 |         2.13 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[9]_14[0]          | rst_soc_IBUF_BUFG                        |               15 |             32 |         2.13 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[8]_12[0]          | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[8]_4[0]           | rst_soc_IBUF_BUFG                        |               20 |             32 |         1.60 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[8]_15[0]          | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[8]_5[0]           | rst_soc_IBUF_BUFG                        |               15 |             32 |         2.13 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[8]_rep__0_19[0]   | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[8]_rep__0_20[0]   | rst_soc_IBUF_BUFG                        |               16 |             32 |         2.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[8]_rep__0_18[0]   | rst_soc_IBUF_BUFG                        |               16 |             32 |         2.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[9]_0[0]           | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[9]_11[0]          | rst_soc_IBUF_BUFG                        |               16 |             32 |         2.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[9]_16[0]          | rst_soc_IBUF_BUFG                        |               15 |             32 |         2.13 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[8]_3[0]           | rst_soc_IBUF_BUFG                        |               17 |             32 |         1.88 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[8]_9[0]           | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[8]_13[0]          | rst_soc_IBUF_BUFG                        |               15 |             32 |         2.13 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[8]_6[0]           | rst_soc_IBUF_BUFG                        |               10 |             32 |         3.20 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[8]_rep__0_22[0]   | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[9]_17[0]          | rst_soc_IBUF_BUFG                        |               17 |             32 |         1.88 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[9]_2[0]           | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[9]_5[0]           | rst_soc_IBUF_BUFG                        |               16 |             32 |         2.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[8]_7[0]           | rst_soc_IBUF_BUFG                        |               18 |             32 |         1.78 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[9]_6[0]           | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[9]_15[0]          | rst_soc_IBUF_BUFG                        |               17 |             32 |         1.88 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[8]_2[0]           | rst_soc_IBUF_BUFG                        |               21 |             32 |         1.52 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[8]_rep__0_17[0]   | rst_soc_IBUF_BUFG                        |               16 |             32 |         2.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[9]_1[0]           | rst_soc_IBUF_BUFG                        |               15 |             32 |         2.13 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[9]_13[0]          | rst_soc_IBUF_BUFG                        |               16 |             32 |         2.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[8]_8[0]           | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[8]_rep__0_16[0]   | rst_soc_IBUF_BUFG                        |               15 |             32 |         2.13 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[8]_rep__0_21[0]   | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[9]_rep_27[0]      | rst_soc_IBUF_BUFG                        |               15 |             32 |         2.13 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[9]_rep__0_26[0]   | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[9]_9[0]           | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[9]_rep__0_27[0]   | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[9]_rep__0_30[0]   | rst_soc_IBUF_BUFG                        |               16 |             32 |         2.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[9]_rep__0_31[0]   | rst_soc_IBUF_BUFG                        |               16 |             32 |         2.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[9]_rep__0_32[0]   | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[9]_rep__0_37[0]   | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[9]_rep_28[0]      | rst_soc_IBUF_BUFG                        |               18 |             32 |         1.78 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[9]_rep_26[0]      | rst_soc_IBUF_BUFG                        |               16 |             32 |         2.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[9]_rep__0_28[0]   | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[9]_rep__0_29[0]   | rst_soc_IBUF_BUFG                        |               15 |             32 |         2.13 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[9]_rep__0_35[0]   | rst_soc_IBUF_BUFG                        |               15 |             32 |         2.13 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[9]_rep__0_33[0]   | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[9]_rep__0_36[0]   | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[9]_rep__0_38[0]   | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[9]_rep__0_34[0]   | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[9]_rep__0_39[0]   | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[9]_rep__0_47[0]   | rst_soc_IBUF_BUFG                        |               16 |             32 |         2.00 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[9]_rep__0_41[0]   | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[9]_rep__0_51[0]   | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[9]_rep__0_56[0]   | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[9]_rep__0_48[0]   | rst_soc_IBUF_BUFG                        |               19 |             32 |         1.68 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[9]_rep__0_54[0]   | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[9]_rep__0_52[0]   | rst_soc_IBUF_BUFG                        |               15 |             32 |         2.13 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[9]_rep__0_42[0]   | rst_soc_IBUF_BUFG                        |               17 |             32 |         1.88 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[9]_rep__0_49[0]   | rst_soc_IBUF_BUFG                        |               15 |             32 |         2.13 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[9]_rep__0_43[0]   | rst_soc_IBUF_BUFG                        |               19 |             32 |         1.68 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[9]_rep__0_45[0]   | rst_soc_IBUF_BUFG                        |               20 |             32 |         1.60 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[9]_rep__0_40[0]   | rst_soc_IBUF_BUFG                        |               19 |             32 |         1.68 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[9]_rep__0_44[0]   | rst_soc_IBUF_BUFG                        |               18 |             32 |         1.78 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[9]_rep__0_53[0]   | rst_soc_IBUF_BUFG                        |               15 |             32 |         2.13 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[9]_rep__0_50[0]   | rst_soc_IBUF_BUFG                        |               15 |             32 |         2.13 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[9]_rep__0_55[0]   | rst_soc_IBUF_BUFG                        |               19 |             32 |         1.68 |
|  clock_line_1_BUFG         | soc_inst/core/if_io_reg_n/pc_io_reg_reg_pc_reg[9]_rep__0_46[0]   | rst_soc_IBUF_BUFG                        |               16 |             32 |         2.00 |
|  clock_line_1_BUFG         | soc_inst/core/mem_io_reg/E[0]                                    | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/mem_io_reg/wb_io_reg_rd_addr_reg[0]_2[0]           | rst_soc_IBUF_BUFG                        |               20 |             32 |         1.60 |
|  clock_line_1_BUFG         | soc_inst/core/mem_io_reg/wb_io_reg_rd_addr_reg[1]_0[0]           | rst_soc_IBUF_BUFG                        |               18 |             32 |         1.78 |
|  clock_line_1_BUFG         | soc_inst/core/mem_io_reg/wb_io_reg_rd_addr_reg[1]_11[0]          | rst_soc_IBUF_BUFG                        |               18 |             32 |         1.78 |
|  clock_line_1_BUFG         | soc_inst/core/mem_io_reg/wb_io_reg_rd_addr_reg[1]_1[0]           | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/mem_io_reg/wb_io_reg_rd_addr_reg[1]_13[0]          | rst_soc_IBUF_BUFG                        |               17 |             32 |         1.88 |
|  clock_line_1_BUFG         | soc_inst/core/mem_io_reg/wb_io_reg_rd_addr_reg[1]_6[0]           | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/mem_io_reg/wb_io_reg_rd_addr_reg[1]_10[0]          | rst_soc_IBUF_BUFG                        |               17 |             32 |         1.88 |
|  clock_line_1_BUFG         | soc_inst/core/mem_io_reg/wb_io_reg_rd_addr_reg[1]_8[0]           | rst_soc_IBUF_BUFG                        |               17 |             32 |         1.88 |
|  clock_line_1_BUFG         | soc_inst/core/mem_io_reg/wb_io_reg_rd_addr_reg[1]_9[0]           | rst_soc_IBUF_BUFG                        |               19 |             32 |         1.68 |
|  clock_line_1_BUFG         | soc_inst/core/mem_io_reg/wb_io_reg_rd_addr_reg[1]_5[0]           | rst_soc_IBUF_BUFG                        |               18 |             32 |         1.78 |
|  clock_line_1_BUFG         | soc_inst/core/mem_io_reg/wb_io_reg_rd_addr_reg[1]_14[0]          | rst_soc_IBUF_BUFG                        |               17 |             32 |         1.88 |
|  clock_line_1_BUFG         | soc_inst/core/mem_io_reg/wb_io_reg_rd_addr_reg[0]_3[0]           | rst_soc_IBUF_BUFG                        |               21 |             32 |         1.52 |
|  clock_line_1_BUFG         | soc_inst/core/mem_io_reg/wb_io_reg_rd_addr_reg[1]_17[0]          | rst_soc_IBUF_BUFG                        |               18 |             32 |         1.78 |
|  clock_line_1_BUFG         | soc_inst/core/mem_io_reg/wb_io_reg_rd_addr_reg[1]_16[0]          | rst_soc_IBUF_BUFG                        |               16 |             32 |         2.00 |
|  clock_line_1_BUFG         | soc_inst/core/mem_io_reg/wb_io_reg_rd_addr_reg[1]_2[0]           | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/mem_io_reg/wb_io_reg_rd_addr_reg[1]_4[0]           | rst_soc_IBUF_BUFG                        |               16 |             32 |         2.00 |
|  clock_line_1_BUFG         | soc_inst/core/mem_io_reg/wb_io_reg_rd_addr_reg[1]_12[0]          | rst_soc_IBUF_BUFG                        |               24 |             32 |         1.33 |
|  clock_line_1_BUFG         | soc_inst/core/mem_io_reg/wb_io_reg_rd_addr_reg[0]_4[0]           | rst_soc_IBUF_BUFG                        |               15 |             32 |         2.13 |
|  clock_line_1_BUFG         | soc_inst/core/mem_io_reg/wb_io_reg_rd_addr_reg[0]_5[0]           | rst_soc_IBUF_BUFG                        |               20 |             32 |         1.60 |
|  clock_line_1_BUFG         | soc_inst/core/mem_io_reg/wb_io_reg_rd_addr_reg[1]_15[0]          | rst_soc_IBUF_BUFG                        |               18 |             32 |         1.78 |
|  clock_line_1_BUFG         | soc_inst/core/mem_io_reg/wb_io_reg_rd_addr_reg[0]_1[0]           | rst_soc_IBUF_BUFG                        |               16 |             32 |         2.00 |
|  clock_line_1_BUFG         | soc_inst/core/mem_io_reg/wb_io_reg_rd_addr_reg[1]_7[0]           | rst_soc_IBUF_BUFG                        |               15 |             32 |         2.13 |
|  clock_line_1_BUFG         | soc_inst/core/mem_io_reg/wb_io_reg_rd_addr_reg[0]_0[0]           | rst_soc_IBUF_BUFG                        |               20 |             32 |         1.60 |
|  clock_line_1_BUFG         | soc_inst/core/mem_io_reg/wb_io_reg_rd_addr_reg[1]_3[0]           | rst_soc_IBUF_BUFG                        |               18 |             32 |         1.78 |
|  clock_line_1_BUFG         | soc_inst/core/mem_io_reg/wb_io_reg_rd_wen_reg_3[0]               | rst_soc_IBUF_BUFG                        |               15 |             32 |         2.13 |
|  clock_line_1_BUFG         | soc_inst/core/mem_io_reg/wb_io_reg_rd_wen_reg_1[0]               | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/mem_io_reg/wb_io_reg_rd_wen_reg_0[0]               | rst_soc_IBUF_BUFG                        |               17 |             32 |         1.88 |
|  clock_line_1_BUFG         | soc_inst/core/mem_io_reg/wb_io_reg_rd_wen_reg_5[0]               | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/mem_io_reg/wb_io_reg_rd_wen_reg_2[0]               | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/mem_io_reg/wb_io_reg_rd_wen_reg_4[0]               | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/inst_reg[23]                             | rst_soc_IBUF_BUFG                        |               10 |             32 |         3.20 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/E[0]                                     | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[1]_17[0]  | rst_soc_IBUF_BUFG                        |                9 |             32 |         3.56 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[1]_2[0]   | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[1]_20[0]  | rst_soc_IBUF_BUFG                        |                6 |             32 |         5.33 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[1]_21[0]  | rst_soc_IBUF_BUFG                        |                6 |             32 |         5.33 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[0]_0[0]   | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[1]_0[0]   | rst_soc_IBUF_BUFG                        |               17 |             32 |         1.88 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[1]_1[0]   | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[1]_10[0]  | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[1]_15[0]  | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[1]_16[0]  | rst_soc_IBUF_BUFG                        |                9 |             32 |         3.56 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[1]_18[0]  | rst_soc_IBUF_BUFG                        |               18 |             32 |         1.78 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[1]_19[0]  | rst_soc_IBUF_BUFG                        |                9 |             32 |         3.56 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[1]_22[0]  | rst_soc_IBUF_BUFG                        |                7 |             32 |         4.57 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[1]_23[0]  | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[1]_24[0]  | rst_soc_IBUF_BUFG                        |               15 |             32 |         2.13 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[0]_2[0]   | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[1]_12[0]  | rst_soc_IBUF_BUFG                        |                9 |             32 |         3.56 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[1]_13[0]  | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[1]_14[0]  | rst_soc_IBUF_BUFG                        |               10 |             32 |         3.20 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[1]_25[0]  | rst_soc_IBUF_BUFG                        |                9 |             32 |         3.56 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[1]_26[0]  | rst_soc_IBUF_BUFG                        |               10 |             32 |         3.20 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[1]_27[0]  | rst_soc_IBUF_BUFG                        |               10 |             32 |         3.20 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[1]_28[0]  | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[1]_11[0]  | rst_soc_IBUF_BUFG                        |               10 |             32 |         3.20 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[1]_29[0]  | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[1]_3[0]   | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[0]_1[0]   | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[2]_10[0]  | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[2]_6[0]   | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[2]_7[0]   | rst_soc_IBUF_BUFG                        |                9 |             32 |         3.56 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[2]_11[0]  | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[2]_3[0]   | rst_soc_IBUF_BUFG                        |                9 |             32 |         3.56 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[2]_0[0]   | rst_soc_IBUF_BUFG                        |                9 |             32 |         3.56 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[2]_8[0]   | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[2]_9[0]   | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[1]_8[0]   | rst_soc_IBUF_BUFG                        |                9 |             32 |         3.56 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[1]_7[0]   | rst_soc_IBUF_BUFG                        |               10 |             32 |         3.20 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[1]_30[0]  | rst_soc_IBUF_BUFG                        |                9 |             32 |         3.56 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[2]_1[0]   | rst_soc_IBUF_BUFG                        |               10 |             32 |         3.20 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[1]_9[0]   | rst_soc_IBUF_BUFG                        |               10 |             32 |         3.20 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[2]_12[0]  | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[2]_13[0]  | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[2]_2[0]   | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[1]_4[0]   | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[2]_4[0]   | rst_soc_IBUF_BUFG                        |                9 |             32 |         3.56 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[2]_5[0]   | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[1]_5[0]   | rst_soc_IBUF_BUFG                        |               10 |             32 |         3.20 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[1]_6[0]   | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[4]_22[0]  | rst_soc_IBUF_BUFG                        |               15 |             32 |         2.13 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[4]_2[0]   | rst_soc_IBUF_BUFG                        |               16 |             32 |         2.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[4]_9[0]   | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[3]_11[0]  | rst_soc_IBUF_BUFG                        |                8 |             32 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[3]_13[0]  | rst_soc_IBUF_BUFG                        |               10 |             32 |         3.20 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[6]_3[0]   | rst_soc_IBUF_BUFG                        |               15 |             32 |         2.13 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[6]_4[0]   | rst_soc_IBUF_BUFG                        |               17 |             32 |         1.88 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[6]_6[0]   | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[4]_0[0]   | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[3]_3[0]   | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[3]_12[0]  | rst_soc_IBUF_BUFG                        |                9 |             32 |         3.56 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[4]_20[0]  | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_0[0]   | rst_soc_IBUF_BUFG                        |                9 |             32 |         3.56 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[4]_11[0]  | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[5]_0[0]   | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_1[0]   | rst_soc_IBUF_BUFG                        |                8 |             32 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[3]_6[0]   | rst_soc_IBUF_BUFG                        |                8 |             32 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_10[0]  | rst_soc_IBUF_BUFG                        |               16 |             32 |         2.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_104[0] | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[3]_10[0]  | rst_soc_IBUF_BUFG                        |                8 |             32 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_106[0] | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_107[0] | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[4]_1[0]   | rst_soc_IBUF_BUFG                        |               16 |             32 |         2.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_108[0] | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[3]_19[0]  | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[5]_1[0]   | rst_soc_IBUF_BUFG                        |                9 |             32 |         3.56 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[3]_17[0]  | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[4]_5[0]   | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[3]_4[0]   | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[4]_7[0]   | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[3]_9[0]   | rst_soc_IBUF_BUFG                        |                5 |             32 |         6.40 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[4]_12[0]  | rst_soc_IBUF_BUFG                        |                8 |             32 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[4]_15[0]  | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[3]_1[0]   | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[4]_16[0]  | rst_soc_IBUF_BUFG                        |                9 |             32 |         3.56 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[4]_10[0]  | rst_soc_IBUF_BUFG                        |                9 |             32 |         3.56 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[3]_0[0]   | rst_soc_IBUF_BUFG                        |               16 |             32 |         2.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[3]_8[0]   | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[4]_21[0]  | rst_soc_IBUF_BUFG                        |               10 |             32 |         3.20 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[3]_7[0]   | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[3]_5[0]   | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[4]_18[0]  | rst_soc_IBUF_BUFG                        |                8 |             32 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[3]_15[0]  | rst_soc_IBUF_BUFG                        |                8 |             32 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[4]_19[0]  | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[4]_3[0]   | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[5]_2[0]   | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[5]_3[0]   | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_100[0] | rst_soc_IBUF_BUFG                        |               10 |             32 |         3.20 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_101[0] | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[4]_4[0]   | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[4]_13[0]  | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[6]_5[0]   | rst_soc_IBUF_BUFG                        |               16 |             32 |         2.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[4]_6[0]   | rst_soc_IBUF_BUFG                        |               10 |             32 |         3.20 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[3]_16[0]  | rst_soc_IBUF_BUFG                        |               10 |             32 |         3.20 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[4]_17[0]  | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[4]_8[0]   | rst_soc_IBUF_BUFG                        |                8 |             32 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[6]_2[0]   | rst_soc_IBUF_BUFG                        |               16 |             32 |         2.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_102[0] | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[3]_2[0]   | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[4]_14[0]  | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_103[0] | rst_soc_IBUF_BUFG                        |                7 |             32 |         4.57 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[3]_14[0]  | rst_soc_IBUF_BUFG                        |                6 |             32 |         5.33 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[3]_18[0]  | rst_soc_IBUF_BUFG                        |                9 |             32 |         3.56 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_105[0] | rst_soc_IBUF_BUFG                        |               16 |             32 |         2.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_158[0] | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_164[0] | rst_soc_IBUF_BUFG                        |                9 |             32 |         3.56 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_151[0] | rst_soc_IBUF_BUFG                        |                9 |             32 |         3.56 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_116[0] | rst_soc_IBUF_BUFG                        |               10 |             32 |         3.20 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_16[0]  | rst_soc_IBUF_BUFG                        |               10 |             32 |         3.20 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_165[0] | rst_soc_IBUF_BUFG                        |               15 |             32 |         2.13 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_166[0] | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_119[0] | rst_soc_IBUF_BUFG                        |                8 |             32 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_125[0] | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_117[0] | rst_soc_IBUF_BUFG                        |               15 |             32 |         2.13 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_127[0] | rst_soc_IBUF_BUFG                        |                7 |             32 |         4.57 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_128[0] | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_14[0]  | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_131[0] | rst_soc_IBUF_BUFG                        |                7 |             32 |         4.57 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_143[0] | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_13[0]  | rst_soc_IBUF_BUFG                        |               15 |             32 |         2.13 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_114[0] | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_138[0] | rst_soc_IBUF_BUFG                        |               10 |             32 |         3.20 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_113[0] | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_152[0] | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_156[0] | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_129[0] | rst_soc_IBUF_BUFG                        |               16 |             32 |         2.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_112[0] | rst_soc_IBUF_BUFG                        |                9 |             32 |         3.56 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_160[0] | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_115[0] | rst_soc_IBUF_BUFG                        |                5 |             32 |         6.40 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_122[0] | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_12[0]  | rst_soc_IBUF_BUFG                        |               10 |             32 |         3.20 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_120[0] | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_109[0] | rst_soc_IBUF_BUFG                        |                9 |             32 |         3.56 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_148[0] | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_126[0] | rst_soc_IBUF_BUFG                        |                9 |             32 |         3.56 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_132[0] | rst_soc_IBUF_BUFG                        |                6 |             32 |         5.33 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_135[0] | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_136[0] | rst_soc_IBUF_BUFG                        |               10 |             32 |         3.20 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_118[0] | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_130[0] | rst_soc_IBUF_BUFG                        |                6 |             32 |         5.33 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_139[0] | rst_soc_IBUF_BUFG                        |                8 |             32 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_147[0] | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_15[0]  | rst_soc_IBUF_BUFG                        |               10 |             32 |         3.20 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_110[0] | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_153[0] | rst_soc_IBUF_BUFG                        |                8 |             32 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_154[0] | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_157[0] | rst_soc_IBUF_BUFG                        |               15 |             32 |         2.13 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_11[0]  | rst_soc_IBUF_BUFG                        |               16 |             32 |         2.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_123[0] | rst_soc_IBUF_BUFG                        |               10 |             32 |         3.20 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_121[0] | rst_soc_IBUF_BUFG                        |                6 |             32 |         5.33 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_141[0] | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_142[0] | rst_soc_IBUF_BUFG                        |                8 |             32 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_145[0] | rst_soc_IBUF_BUFG                        |               16 |             32 |         2.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_111[0] | rst_soc_IBUF_BUFG                        |               20 |             32 |         1.60 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_133[0] | rst_soc_IBUF_BUFG                        |               15 |             32 |         2.13 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_146[0] | rst_soc_IBUF_BUFG                        |                8 |             32 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_149[0] | rst_soc_IBUF_BUFG                        |                9 |             32 |         3.56 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_137[0] | rst_soc_IBUF_BUFG                        |               10 |             32 |         3.20 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_150[0] | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_144[0] | rst_soc_IBUF_BUFG                        |               10 |             32 |         3.20 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_155[0] | rst_soc_IBUF_BUFG                        |               10 |             32 |         3.20 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_159[0] | rst_soc_IBUF_BUFG                        |                6 |             32 |         5.33 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_124[0] | rst_soc_IBUF_BUFG                        |                9 |             32 |         3.56 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_134[0] | rst_soc_IBUF_BUFG                        |               10 |             32 |         3.20 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_140[0] | rst_soc_IBUF_BUFG                        |                7 |             32 |         4.57 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_161[0] | rst_soc_IBUF_BUFG                        |               15 |             32 |         2.13 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_162[0] | rst_soc_IBUF_BUFG                        |               15 |             32 |         2.13 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_163[0] | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_171[0] | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_190[0] | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_170[0] | rst_soc_IBUF_BUFG                        |               10 |             32 |         3.20 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_188[0] | rst_soc_IBUF_BUFG                        |               15 |             32 |         2.13 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_178[0] | rst_soc_IBUF_BUFG                        |               10 |             32 |         3.20 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_191[0] | rst_soc_IBUF_BUFG                        |               16 |             32 |         2.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_193[0] | rst_soc_IBUF_BUFG                        |                7 |             32 |         4.57 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_195[0] | rst_soc_IBUF_BUFG                        |                6 |             32 |         5.33 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_185[0] | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_184[0] | rst_soc_IBUF_BUFG                        |               10 |             32 |         3.20 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_189[0] | rst_soc_IBUF_BUFG                        |                9 |             32 |         3.56 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_167[0] | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_192[0] | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_194[0] | rst_soc_IBUF_BUFG                        |                9 |             32 |         3.56 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_196[0] | rst_soc_IBUF_BUFG                        |                9 |             32 |         3.56 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_2[0]   | rst_soc_IBUF_BUFG                        |                8 |             32 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_20[0]  | rst_soc_IBUF_BUFG                        |               16 |             32 |         2.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_186[0] | rst_soc_IBUF_BUFG                        |               17 |             32 |         1.88 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_201[0] | rst_soc_IBUF_BUFG                        |               10 |             32 |         3.20 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_202[0] | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_206[0] | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_210[0] | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_177[0] | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_179[0] | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_182[0] | rst_soc_IBUF_BUFG                        |               19 |             32 |         1.68 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_187[0] | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_180[0] | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_19[0]  | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_203[0] | rst_soc_IBUF_BUFG                        |               19 |             32 |         1.68 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_212[0] | rst_soc_IBUF_BUFG                        |                6 |             32 |         5.33 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_214[0] | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_215[0] | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_207[0] | rst_soc_IBUF_BUFG                        |               16 |             32 |         2.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_168[0] | rst_soc_IBUF_BUFG                        |               10 |             32 |         3.20 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_216[0] | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_197[0] | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_174[0] | rst_soc_IBUF_BUFG                        |               15 |             32 |         2.13 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_204[0] | rst_soc_IBUF_BUFG                        |               16 |             32 |         2.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_217[0] | rst_soc_IBUF_BUFG                        |                8 |             32 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_169[0] | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_218[0] | rst_soc_IBUF_BUFG                        |                8 |             32 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_211[0] | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_219[0] | rst_soc_IBUF_BUFG                        |               10 |             32 |         3.20 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_213[0] | rst_soc_IBUF_BUFG                        |               10 |             32 |         3.20 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_173[0] | rst_soc_IBUF_BUFG                        |               10 |             32 |         3.20 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_221[0] | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_222[0] | rst_soc_IBUF_BUFG                        |                8 |             32 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_176[0] | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_208[0] | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_198[0] | rst_soc_IBUF_BUFG                        |               10 |             32 |         3.20 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_209[0] | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_175[0] | rst_soc_IBUF_BUFG                        |                8 |             32 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_200[0] | rst_soc_IBUF_BUFG                        |                7 |             32 |         4.57 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_18[0]  | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_172[0] | rst_soc_IBUF_BUFG                        |               16 |             32 |         2.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_17[0]  | rst_soc_IBUF_BUFG                        |                9 |             32 |         3.56 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_199[0] | rst_soc_IBUF_BUFG                        |               16 |             32 |         2.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_205[0] | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_183[0] | rst_soc_IBUF_BUFG                        |                9 |             32 |         3.56 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_21[0]  | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_22[0]  | rst_soc_IBUF_BUFG                        |               10 |             32 |         3.20 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_220[0] | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_181[0] | rst_soc_IBUF_BUFG                        |               19 |             32 |         1.68 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_223[0] | rst_soc_IBUF_BUFG                        |                8 |             32 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_228[0] | rst_soc_IBUF_BUFG                        |               15 |             32 |         2.13 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_241[0] | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_227[0] | rst_soc_IBUF_BUFG                        |                7 |             32 |         4.57 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_276[0] | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_234[0] | rst_soc_IBUF_BUFG                        |               10 |             32 |         3.20 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_277[0] | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_279[0] | rst_soc_IBUF_BUFG                        |               19 |             32 |         1.68 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_249[0] | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_28[0]  | rst_soc_IBUF_BUFG                        |                9 |             32 |         3.56 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_251[0] | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_250[0] | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_261[0] | rst_soc_IBUF_BUFG                        |                5 |             32 |         6.40 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_271[0] | rst_soc_IBUF_BUFG                        |                8 |             32 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_254[0] | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_272[0] | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_274[0] | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_243[0] | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_260[0] | rst_soc_IBUF_BUFG                        |                5 |             32 |         6.40 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_252[0] | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_269[0] | rst_soc_IBUF_BUFG                        |               15 |             32 |         2.13 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_278[0] | rst_soc_IBUF_BUFG                        |               15 |             32 |         2.13 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_281[0] | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_233[0] | rst_soc_IBUF_BUFG                        |               17 |             32 |         1.88 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_235[0] | rst_soc_IBUF_BUFG                        |                9 |             32 |         3.56 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_27[0]  | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_24[0]  | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_263[0] | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_280[0] | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_238[0] | rst_soc_IBUF_BUFG                        |               10 |             32 |         3.20 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_267[0] | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_255[0] | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_259[0] | rst_soc_IBUF_BUFG                        |                7 |             32 |         4.57 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_245[0] | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_224[0] | rst_soc_IBUF_BUFG                        |                9 |             32 |         3.56 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_258[0] | rst_soc_IBUF_BUFG                        |               17 |             32 |         1.88 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_253[0] | rst_soc_IBUF_BUFG                        |               10 |             32 |         3.20 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_230[0] | rst_soc_IBUF_BUFG                        |               10 |             32 |         3.20 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_237[0] | rst_soc_IBUF_BUFG                        |               18 |             32 |         1.78 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_236[0] | rst_soc_IBUF_BUFG                        |               16 |             32 |         2.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_225[0] | rst_soc_IBUF_BUFG                        |               16 |             32 |         2.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_265[0] | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_25[0]  | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_268[0] | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_240[0] | rst_soc_IBUF_BUFG                        |                9 |             32 |         3.56 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_23[0]  | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_275[0] | rst_soc_IBUF_BUFG                        |                9 |             32 |         3.56 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_242[0] | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_232[0] | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_244[0] | rst_soc_IBUF_BUFG                        |                6 |             32 |         5.33 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_246[0] | rst_soc_IBUF_BUFG                        |                6 |             32 |         5.33 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_247[0] | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_231[0] | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_256[0] | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_26[0]  | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_229[0] | rst_soc_IBUF_BUFG                        |               17 |             32 |         1.88 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_226[0] | rst_soc_IBUF_BUFG                        |                9 |             32 |         3.56 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_248[0] | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_264[0] | rst_soc_IBUF_BUFG                        |                8 |             32 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_266[0] | rst_soc_IBUF_BUFG                        |                7 |             32 |         4.57 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_257[0] | rst_soc_IBUF_BUFG                        |               16 |             32 |         2.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_270[0] | rst_soc_IBUF_BUFG                        |                8 |             32 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_273[0] | rst_soc_IBUF_BUFG                        |                9 |             32 |         3.56 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_239[0] | rst_soc_IBUF_BUFG                        |                7 |             32 |         4.57 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_262[0] | rst_soc_IBUF_BUFG                        |               15 |             32 |         2.13 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_338[0] | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_3[0]   | rst_soc_IBUF_BUFG                        |               15 |             32 |         2.13 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_284[0] | rst_soc_IBUF_BUFG                        |                9 |             32 |         3.56 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_307[0] | rst_soc_IBUF_BUFG                        |               16 |             32 |         2.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_309[0] | rst_soc_IBUF_BUFG                        |                6 |             32 |         5.33 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_319[0] | rst_soc_IBUF_BUFG                        |                8 |             32 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_339[0] | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_293[0] | rst_soc_IBUF_BUFG                        |               15 |             32 |         2.13 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_312[0] | rst_soc_IBUF_BUFG                        |                9 |             32 |         3.56 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_315[0] | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_298[0] | rst_soc_IBUF_BUFG                        |                7 |             32 |         4.57 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_308[0] | rst_soc_IBUF_BUFG                        |               17 |             32 |         1.88 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_31[0]  | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_285[0] | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_289[0] | rst_soc_IBUF_BUFG                        |               15 |             32 |         2.13 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_313[0] | rst_soc_IBUF_BUFG                        |                8 |             32 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_317[0] | rst_soc_IBUF_BUFG                        |               10 |             32 |         3.20 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_320[0] | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_300[0] | rst_soc_IBUF_BUFG                        |                8 |             32 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_306[0] | rst_soc_IBUF_BUFG                        |                9 |             32 |         3.56 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_318[0] | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_323[0] | rst_soc_IBUF_BUFG                        |               10 |             32 |         3.20 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_331[0] | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_296[0] | rst_soc_IBUF_BUFG                        |               10 |             32 |         3.20 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_286[0] | rst_soc_IBUF_BUFG                        |               16 |             32 |         2.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_32[0]  | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_282[0] | rst_soc_IBUF_BUFG                        |               16 |             32 |         2.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_316[0] | rst_soc_IBUF_BUFG                        |               15 |             32 |         2.13 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_301[0] | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_330[0] | rst_soc_IBUF_BUFG                        |                7 |             32 |         4.57 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_302[0] | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_314[0] | rst_soc_IBUF_BUFG                        |               10 |             32 |         3.20 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_29[0]  | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_305[0] | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_299[0] | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_30[0]  | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_287[0] | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_304[0] | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_325[0] | rst_soc_IBUF_BUFG                        |                7 |             32 |         4.57 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_324[0] | rst_soc_IBUF_BUFG                        |                8 |             32 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_322[0] | rst_soc_IBUF_BUFG                        |               10 |             32 |         3.20 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_294[0] | rst_soc_IBUF_BUFG                        |               16 |             32 |         2.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_326[0] | rst_soc_IBUF_BUFG                        |                8 |             32 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_327[0] | rst_soc_IBUF_BUFG                        |               10 |             32 |         3.20 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_333[0] | rst_soc_IBUF_BUFG                        |               10 |             32 |         3.20 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_334[0] | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_335[0] | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_290[0] | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_291[0] | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_297[0] | rst_soc_IBUF_BUFG                        |                6 |             32 |         5.33 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_303[0] | rst_soc_IBUF_BUFG                        |                9 |             32 |         3.56 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_310[0] | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_283[0] | rst_soc_IBUF_BUFG                        |               17 |             32 |         1.88 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_311[0] | rst_soc_IBUF_BUFG                        |               17 |             32 |         1.88 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_292[0] | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_288[0] | rst_soc_IBUF_BUFG                        |                9 |             32 |         3.56 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_321[0] | rst_soc_IBUF_BUFG                        |                8 |             32 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_329[0] | rst_soc_IBUF_BUFG                        |                9 |             32 |         3.56 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_328[0] | rst_soc_IBUF_BUFG                        |                7 |             32 |         4.57 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_332[0] | rst_soc_IBUF_BUFG                        |                6 |             32 |         5.33 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_295[0] | rst_soc_IBUF_BUFG                        |               10 |             32 |         3.20 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_337[0] | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_33[0]  | rst_soc_IBUF_BUFG                        |                6 |             32 |         5.33 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_336[0] | rst_soc_IBUF_BUFG                        |               16 |             32 |         2.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_396[0] | rst_soc_IBUF_BUFG                        |               16 |             32 |         2.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_370[0] | rst_soc_IBUF_BUFG                        |               10 |             32 |         3.20 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_397[0] | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_374[0] | rst_soc_IBUF_BUFG                        |                9 |             32 |         3.56 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_358[0] | rst_soc_IBUF_BUFG                        |               20 |             32 |         1.60 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_363[0] | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_378[0] | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_345[0] | rst_soc_IBUF_BUFG                        |               17 |             32 |         1.88 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_351[0] | rst_soc_IBUF_BUFG                        |                9 |             32 |         3.56 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_375[0] | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_379[0] | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_38[0]  | rst_soc_IBUF_BUFG                        |                9 |             32 |         3.56 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_357[0] | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_380[0] | rst_soc_IBUF_BUFG                        |               16 |             32 |         2.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_381[0] | rst_soc_IBUF_BUFG                        |               10 |             32 |         3.20 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_387[0] | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_348[0] | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_372[0] | rst_soc_IBUF_BUFG                        |               16 |             32 |         2.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_389[0] | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_342[0] | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_377[0] | rst_soc_IBUF_BUFG                        |                8 |             32 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_36[0]  | rst_soc_IBUF_BUFG                        |               15 |             32 |         2.13 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_343[0] | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_352[0] | rst_soc_IBUF_BUFG                        |               17 |             32 |         1.88 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_344[0] | rst_soc_IBUF_BUFG                        |               19 |             32 |         1.68 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_356[0] | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_362[0] | rst_soc_IBUF_BUFG                        |               16 |             32 |         2.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_364[0] | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_340[0] | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_367[0] | rst_soc_IBUF_BUFG                        |               16 |             32 |         2.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_350[0] | rst_soc_IBUF_BUFG                        |               18 |             32 |         1.78 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_369[0] | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_373[0] | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_382[0] | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_376[0] | rst_soc_IBUF_BUFG                        |                8 |             32 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_383[0] | rst_soc_IBUF_BUFG                        |               15 |             32 |         2.13 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_388[0] | rst_soc_IBUF_BUFG                        |                5 |             32 |         6.40 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_341[0] | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_35[0]  | rst_soc_IBUF_BUFG                        |                8 |             32 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_349[0] | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_347[0] | rst_soc_IBUF_BUFG                        |                9 |             32 |         3.56 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_365[0] | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_366[0] | rst_soc_IBUF_BUFG                        |                7 |             32 |         4.57 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_37[0]  | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_384[0] | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_353[0] | rst_soc_IBUF_BUFG                        |               15 |             32 |         2.13 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_371[0] | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_346[0] | rst_soc_IBUF_BUFG                        |               17 |             32 |         1.88 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_34[0]  | rst_soc_IBUF_BUFG                        |               16 |             32 |         2.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_354[0] | rst_soc_IBUF_BUFG                        |               10 |             32 |         3.20 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_355[0] | rst_soc_IBUF_BUFG                        |                7 |             32 |         4.57 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_360[0] | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_361[0] | rst_soc_IBUF_BUFG                        |               15 |             32 |         2.13 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_385[0] | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_39[0]  | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_390[0] | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_391[0] | rst_soc_IBUF_BUFG                        |                9 |             32 |         3.56 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_392[0] | rst_soc_IBUF_BUFG                        |               16 |             32 |         2.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_386[0] | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_393[0] | rst_soc_IBUF_BUFG                        |                8 |             32 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_394[0] | rst_soc_IBUF_BUFG                        |               15 |             32 |         2.13 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_395[0] | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_368[0] | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_359[0] | rst_soc_IBUF_BUFG                        |               10 |             32 |         3.20 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_421[0] | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_401[0] | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_418[0] | rst_soc_IBUF_BUFG                        |               15 |             32 |         2.13 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_42[0]  | rst_soc_IBUF_BUFG                        |                6 |             32 |         5.33 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_419[0] | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_428[0] | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_440[0] | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_431[0] | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_412[0] | rst_soc_IBUF_BUFG                        |               10 |             32 |         3.20 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_411[0] | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_40[0]  | rst_soc_IBUF_BUFG                        |               20 |             32 |         1.60 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_429[0] | rst_soc_IBUF_BUFG                        |               10 |             32 |         3.20 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_409[0] | rst_soc_IBUF_BUFG                        |               10 |             32 |         3.20 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_432[0] | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_436[0] | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_438[0] | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_44[0]  | rst_soc_IBUF_BUFG                        |                9 |             32 |         3.56 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_413[0] | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_403[0] | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_43[0]  | rst_soc_IBUF_BUFG                        |               10 |             32 |         3.20 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_439[0] | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_443[0] | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_445[0] | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_399[0] | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_41[0]  | rst_soc_IBUF_BUFG                        |                8 |             32 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_417[0] | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_424[0] | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_435[0] | rst_soc_IBUF_BUFG                        |                6 |             32 |         5.33 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_441[0] | rst_soc_IBUF_BUFG                        |               10 |             32 |         3.20 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_448[0] | rst_soc_IBUF_BUFG                        |               10 |             32 |         3.20 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_415[0] | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_408[0] | rst_soc_IBUF_BUFG                        |               17 |             32 |         1.88 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_420[0] | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_451[0] | rst_soc_IBUF_BUFG                        |               10 |             32 |         3.20 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_400[0] | rst_soc_IBUF_BUFG                        |                8 |             32 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_402[0] | rst_soc_IBUF_BUFG                        |               16 |             32 |         2.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_452[0] | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_45[0]  | rst_soc_IBUF_BUFG                        |               16 |             32 |         2.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_405[0] | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_416[0] | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_426[0] | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_427[0] | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_398[0] | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_404[0] | rst_soc_IBUF_BUFG                        |               19 |             32 |         1.68 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_430[0] | rst_soc_IBUF_BUFG                        |               15 |             32 |         2.13 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_433[0] | rst_soc_IBUF_BUFG                        |               16 |             32 |         2.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_442[0] | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_4[0]   | rst_soc_IBUF_BUFG                        |               17 |             32 |         1.88 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_422[0] | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_414[0] | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_407[0] | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_434[0] | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_444[0] | rst_soc_IBUF_BUFG                        |               15 |             32 |         2.13 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_423[0] | rst_soc_IBUF_BUFG                        |               10 |             32 |         3.20 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_446[0] | rst_soc_IBUF_BUFG                        |               15 |             32 |         2.13 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_447[0] | rst_soc_IBUF_BUFG                        |                8 |             32 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_449[0] | rst_soc_IBUF_BUFG                        |               15 |             32 |         2.13 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_437[0] | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_410[0] | rst_soc_IBUF_BUFG                        |                9 |             32 |         3.56 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_450[0] | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_453[0] | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_454[0] | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_425[0] | rst_soc_IBUF_BUFG                        |               17 |             32 |         1.88 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_406[0] | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_505[0] | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_51[0]  | rst_soc_IBUF_BUFG                        |               10 |             32 |         3.20 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_510[0] | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_467[0] | rst_soc_IBUF_BUFG                        |               10 |             32 |         3.20 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_458[0] | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_469[0] | rst_soc_IBUF_BUFG                        |               16 |             32 |         2.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_503[0] | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_511[0] | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_483[0] | rst_soc_IBUF_BUFG                        |               10 |             32 |         3.20 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_482[0] | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_468[0] | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_495[0] | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_457[0] | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_496[0] | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_500[0] | rst_soc_IBUF_BUFG                        |                7 |             32 |         4.57 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_501[0] | rst_soc_IBUF_BUFG                        |               16 |             32 |         2.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_459[0] | rst_soc_IBUF_BUFG                        |               16 |             32 |         2.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_484[0] | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_488[0] | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_466[0] | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_497[0] | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_50[0]  | rst_soc_IBUF_BUFG                        |               10 |             32 |         3.20 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_508[0] | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_456[0] | rst_soc_IBUF_BUFG                        |                9 |             32 |         3.56 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_480[0] | rst_soc_IBUF_BUFG                        |               18 |             32 |         1.78 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_493[0] | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_471[0] | rst_soc_IBUF_BUFG                        |               15 |             32 |         2.13 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_479[0] | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_46[0]  | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_461[0] | rst_soc_IBUF_BUFG                        |                8 |             32 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_462[0] | rst_soc_IBUF_BUFG                        |               10 |             32 |         3.20 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_486[0] | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_499[0] | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_465[0] | rst_soc_IBUF_BUFG                        |               16 |             32 |         2.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_506[0] | rst_soc_IBUF_BUFG                        |               17 |             32 |         1.88 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_472[0] | rst_soc_IBUF_BUFG                        |               16 |             32 |         2.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_464[0] | rst_soc_IBUF_BUFG                        |               15 |             32 |         2.13 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_489[0] | rst_soc_IBUF_BUFG                        |                8 |             32 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_473[0] | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_487[0] | rst_soc_IBUF_BUFG                        |               10 |             32 |         3.20 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_491[0] | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_5[0]   | rst_soc_IBUF_BUFG                        |                8 |             32 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_507[0] | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_476[0] | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_475[0] | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_490[0] | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_502[0] | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_509[0] | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_477[0] | rst_soc_IBUF_BUFG                        |               19 |             32 |         1.68 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_455[0] | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_463[0] | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_470[0] | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_474[0] | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_478[0] | rst_soc_IBUF_BUFG                        |               10 |             32 |         3.20 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_485[0] | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_47[0]  | rst_soc_IBUF_BUFG                        |                8 |             32 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_49[0]  | rst_soc_IBUF_BUFG                        |                8 |             32 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_498[0] | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_460[0] | rst_soc_IBUF_BUFG                        |               17 |             32 |         1.88 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_481[0] | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_494[0] | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_504[0] | rst_soc_IBUF_BUFG                        |               15 |             32 |         2.13 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_48[0]  | rst_soc_IBUF_BUFG                        |                9 |             32 |         3.56 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_492[0] | rst_soc_IBUF_BUFG                        |                8 |             32 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_526[0] | rst_soc_IBUF_BUFG                        |                8 |             32 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_550[0] | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_525[0] | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_528[0] | rst_soc_IBUF_BUFG                        |               10 |             32 |         3.20 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_520[0] | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_546[0] | rst_soc_IBUF_BUFG                        |               15 |             32 |         2.13 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_548[0] | rst_soc_IBUF_BUFG                        |                9 |             32 |         3.56 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_551[0] | rst_soc_IBUF_BUFG                        |                9 |             32 |         3.56 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_552[0] | rst_soc_IBUF_BUFG                        |               10 |             32 |         3.20 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_554[0] | rst_soc_IBUF_BUFG                        |               15 |             32 |         2.13 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_549[0] | rst_soc_IBUF_BUFG                        |                9 |             32 |         3.56 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_560[0] | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_565[0] | rst_soc_IBUF_BUFG                        |                9 |             32 |         3.56 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_529[0] | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_567[0] | rst_soc_IBUF_BUFG                        |                9 |             32 |         3.56 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_568[0] | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_559[0] | rst_soc_IBUF_BUFG                        |               10 |             32 |         3.20 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_561[0] | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_513[0] | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_569[0] | rst_soc_IBUF_BUFG                        |               10 |             32 |         3.20 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_57[0]  | rst_soc_IBUF_BUFG                        |               10 |             32 |         3.20 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_530[0] | rst_soc_IBUF_BUFG                        |                9 |             32 |         3.56 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_52[0]  | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_521[0] | rst_soc_IBUF_BUFG                        |               10 |             32 |         3.20 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_536[0] | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_547[0] | rst_soc_IBUF_BUFG                        |                9 |             32 |         3.56 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_54[0]  | rst_soc_IBUF_BUFG                        |               10 |             32 |         3.20 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_539[0] | rst_soc_IBUF_BUFG                        |                9 |             32 |         3.56 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_534[0] | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_540[0] | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_541[0] | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_545[0] | rst_soc_IBUF_BUFG                        |               10 |             32 |         3.20 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_531[0] | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_535[0] | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_55[0]  | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_553[0] | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_517[0] | rst_soc_IBUF_BUFG                        |               19 |             32 |         1.68 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_514[0] | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_512[0] | rst_soc_IBUF_BUFG                        |               10 |             32 |         3.20 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_522[0] | rst_soc_IBUF_BUFG                        |               18 |             32 |         1.78 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_523[0] | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_533[0] | rst_soc_IBUF_BUFG                        |                9 |             32 |         3.56 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_542[0] | rst_soc_IBUF_BUFG                        |               10 |             32 |         3.20 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_56[0]  | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_516[0] | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_543[0] | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_532[0] | rst_soc_IBUF_BUFG                        |               10 |             32 |         3.20 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_544[0] | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_558[0] | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_556[0] | rst_soc_IBUF_BUFG                        |                9 |             32 |         3.56 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_527[0] | rst_soc_IBUF_BUFG                        |               10 |             32 |         3.20 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_518[0] | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_53[0]  | rst_soc_IBUF_BUFG                        |                8 |             32 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_557[0] | rst_soc_IBUF_BUFG                        |               10 |             32 |         3.20 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_515[0] | rst_soc_IBUF_BUFG                        |                9 |             32 |         3.56 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_524[0] | rst_soc_IBUF_BUFG                        |                9 |             32 |         3.56 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_537[0] | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_562[0] | rst_soc_IBUF_BUFG                        |               10 |             32 |         3.20 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_563[0] | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_564[0] | rst_soc_IBUF_BUFG                        |               10 |             32 |         3.20 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_566[0] | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_555[0] | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_538[0] | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_519[0] | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_578[0] | rst_soc_IBUF_BUFG                        |                7 |             32 |         4.57 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_574[0] | rst_soc_IBUF_BUFG                        |                9 |             32 |         3.56 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_576[0] | rst_soc_IBUF_BUFG                        |                9 |             32 |         3.56 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_610[0] | rst_soc_IBUF_BUFG                        |               15 |             32 |         2.13 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_575[0] | rst_soc_IBUF_BUFG                        |                8 |             32 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_588[0] | rst_soc_IBUF_BUFG                        |               10 |             32 |         3.20 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_602[0] | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_581[0] | rst_soc_IBUF_BUFG                        |                8 |             32 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_584[0] | rst_soc_IBUF_BUFG                        |                9 |             32 |         3.56 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_59[0]  | rst_soc_IBUF_BUFG                        |               10 |             32 |         3.20 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_590[0] | rst_soc_IBUF_BUFG                        |                8 |             32 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_570[0] | rst_soc_IBUF_BUFG                        |                7 |             32 |         4.57 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_582[0] | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_613[0] | rst_soc_IBUF_BUFG                        |                9 |             32 |         3.56 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_614[0] | rst_soc_IBUF_BUFG                        |               10 |             32 |         3.20 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_586[0] | rst_soc_IBUF_BUFG                        |                7 |             32 |         4.57 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_592[0] | rst_soc_IBUF_BUFG                        |                7 |             32 |         4.57 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_587[0] | rst_soc_IBUF_BUFG                        |                8 |             32 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_596[0] | rst_soc_IBUF_BUFG                        |                6 |             32 |         5.33 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_615[0] | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_619[0] | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_601[0] | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_603[0] | rst_soc_IBUF_BUFG                        |               10 |             32 |         3.20 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_589[0] | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_611[0] | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_573[0] | rst_soc_IBUF_BUFG                        |                7 |             32 |         4.57 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_572[0] | rst_soc_IBUF_BUFG                        |               10 |             32 |         3.20 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_585[0] | rst_soc_IBUF_BUFG                        |                8 |             32 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_61[0]  | rst_soc_IBUF_BUFG                        |               10 |             32 |         3.20 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_583[0] | rst_soc_IBUF_BUFG                        |                7 |             32 |         4.57 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_594[0] | rst_soc_IBUF_BUFG                        |                9 |             32 |         3.56 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_577[0] | rst_soc_IBUF_BUFG                        |                8 |             32 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_617[0] | rst_soc_IBUF_BUFG                        |                9 |             32 |         3.56 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_623[0] | rst_soc_IBUF_BUFG                        |               10 |             32 |         3.20 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_625[0] | rst_soc_IBUF_BUFG                        |               10 |             32 |         3.20 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_6[0]   | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_597[0] | rst_soc_IBUF_BUFG                        |                5 |             32 |         6.40 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_595[0] | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_604[0] | rst_soc_IBUF_BUFG                        |               15 |             32 |         2.13 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_605[0] | rst_soc_IBUF_BUFG                        |               16 |             32 |         2.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_618[0] | rst_soc_IBUF_BUFG                        |                9 |             32 |         3.56 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_62[0]  | rst_soc_IBUF_BUFG                        |               10 |             32 |         3.20 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_607[0] | rst_soc_IBUF_BUFG                        |               18 |             32 |         1.78 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_599[0] | rst_soc_IBUF_BUFG                        |                7 |             32 |         4.57 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_606[0] | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_621[0] | rst_soc_IBUF_BUFG                        |               15 |             32 |         2.13 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_622[0] | rst_soc_IBUF_BUFG                        |                7 |             32 |         4.57 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_608[0] | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_58[0]  | rst_soc_IBUF_BUFG                        |               10 |             32 |         3.20 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_593[0] | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_60[0]  | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_616[0] | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_580[0] | rst_soc_IBUF_BUFG                        |               10 |             32 |         3.20 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_598[0] | rst_soc_IBUF_BUFG                        |                6 |             32 |         5.33 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_609[0] | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_620[0] | rst_soc_IBUF_BUFG                        |                7 |             32 |         4.57 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_624[0] | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_612[0] | rst_soc_IBUF_BUFG                        |               16 |             32 |         2.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_626[0] | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_627[0] | rst_soc_IBUF_BUFG                        |                8 |             32 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_579[0] | rst_soc_IBUF_BUFG                        |                9 |             32 |         3.56 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_571[0] | rst_soc_IBUF_BUFG                        |                9 |             32 |         3.56 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_600[0] | rst_soc_IBUF_BUFG                        |               15 |             32 |         2.13 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_663[0] | rst_soc_IBUF_BUFG                        |                8 |             32 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_635[0] | rst_soc_IBUF_BUFG                        |               10 |             32 |         3.20 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_657[0] | rst_soc_IBUF_BUFG                        |                8 |             32 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_66[0]  | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_660[0] | rst_soc_IBUF_BUFG                        |                7 |             32 |         4.57 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_661[0] | rst_soc_IBUF_BUFG                        |                8 |             32 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_684[0] | rst_soc_IBUF_BUFG                        |               17 |             32 |         1.88 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_646[0] | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_667[0] | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_67[0]  | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_633[0] | rst_soc_IBUF_BUFG                        |                8 |             32 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_658[0] | rst_soc_IBUF_BUFG                        |                7 |             32 |         4.57 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_68[0]  | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_668[0] | rst_soc_IBUF_BUFG                        |               16 |             32 |         2.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_680[0] | rst_soc_IBUF_BUFG                        |                9 |             32 |         3.56 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_685[0] | rst_soc_IBUF_BUFG                        |               16 |             32 |         2.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_671[0] | rst_soc_IBUF_BUFG                        |               10 |             32 |         3.20 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_644[0] | rst_soc_IBUF_BUFG                        |               15 |             32 |         2.13 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_637[0] | rst_soc_IBUF_BUFG                        |                9 |             32 |         3.56 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_673[0] | rst_soc_IBUF_BUFG                        |               10 |             32 |         3.20 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_628[0] | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_629[0] | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_672[0] | rst_soc_IBUF_BUFG                        |               16 |             32 |         2.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_631[0] | rst_soc_IBUF_BUFG                        |                9 |             32 |         3.56 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_656[0] | rst_soc_IBUF_BUFG                        |               16 |             32 |         2.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_659[0] | rst_soc_IBUF_BUFG                        |                7 |             32 |         4.57 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_677[0] | rst_soc_IBUF_BUFG                        |                9 |             32 |         3.56 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_675[0] | rst_soc_IBUF_BUFG                        |                9 |             32 |         3.56 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_670[0] | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_63[0]  | rst_soc_IBUF_BUFG                        |                9 |             32 |         3.56 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_669[0] | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_642[0] | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_641[0] | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_645[0] | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_634[0] | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_636[0] | rst_soc_IBUF_BUFG                        |                7 |             32 |         4.57 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_662[0] | rst_soc_IBUF_BUFG                        |                8 |             32 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_676[0] | rst_soc_IBUF_BUFG                        |                8 |             32 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_639[0] | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_654[0] | rst_soc_IBUF_BUFG                        |               15 |             32 |         2.13 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_65[0]  | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_650[0] | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_638[0] | rst_soc_IBUF_BUFG                        |                7 |             32 |         4.57 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_678[0] | rst_soc_IBUF_BUFG                        |                8 |             32 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_648[0] | rst_soc_IBUF_BUFG                        |               15 |             32 |         2.13 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_649[0] | rst_soc_IBUF_BUFG                        |               10 |             32 |         3.20 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_681[0] | rst_soc_IBUF_BUFG                        |               15 |             32 |         2.13 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_632[0] | rst_soc_IBUF_BUFG                        |                8 |             32 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_679[0] | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_640[0] | rst_soc_IBUF_BUFG                        |                6 |             32 |         5.33 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_64[0]  | rst_soc_IBUF_BUFG                        |               15 |             32 |         2.13 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_665[0] | rst_soc_IBUF_BUFG                        |                9 |             32 |         3.56 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_651[0] | rst_soc_IBUF_BUFG                        |               16 |             32 |         2.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_643[0] | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_655[0] | rst_soc_IBUF_BUFG                        |               15 |             32 |         2.13 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_653[0] | rst_soc_IBUF_BUFG                        |               17 |             32 |         1.88 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_666[0] | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_674[0] | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_682[0] | rst_soc_IBUF_BUFG                        |               19 |             32 |         1.68 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_647[0] | rst_soc_IBUF_BUFG                        |               15 |             32 |         2.13 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_630[0] | rst_soc_IBUF_BUFG                        |                9 |             32 |         3.56 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_664[0] | rst_soc_IBUF_BUFG                        |                7 |             32 |         4.57 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_652[0] | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_683[0] | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_110[0] | rst_soc_IBUF_BUFG                        |                9 |             32 |         3.56 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_111[0] | rst_soc_IBUF_BUFG                        |                9 |             32 |         3.56 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_689[0] | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_687[0] | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_74[0]  | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_112[0] | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_113[0] | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_85[0]  | rst_soc_IBUF_BUFG                        |                8 |             32 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_105[0] | rst_soc_IBUF_BUFG                        |               15 |             32 |         2.13 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_88[0]  | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_114[0] | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_115[0] | rst_soc_IBUF_BUFG                        |               17 |             32 |         1.88 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_118[0] | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_90[0]  | rst_soc_IBUF_BUFG                        |               10 |             32 |         3.20 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_690[0] | rst_soc_IBUF_BUFG                        |               10 |             32 |         3.20 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_69[0]  | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_7[0]   | rst_soc_IBUF_BUFG                        |                9 |             32 |         3.56 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_77[0]  | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_78[0]  | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_89[0]  | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_97[0]  | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_99[0]  | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_103[0] | rst_soc_IBUF_BUFG                        |               16 |             32 |         2.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_691[0] | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_688[0] | rst_soc_IBUF_BUFG                        |               18 |             32 |         1.78 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_692[0] | rst_soc_IBUF_BUFG                        |                9 |             32 |         3.56 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_116[0] | rst_soc_IBUF_BUFG                        |                8 |             32 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_117[0] | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_686[0] | rst_soc_IBUF_BUFG                        |               15 |             32 |         2.13 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_79[0]  | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_80[0]  | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_81[0]  | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_70[0]  | rst_soc_IBUF_BUFG                        |               10 |             32 |         3.20 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_91[0]  | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_94[0]  | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_9[0]   | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_95[0]  | rst_soc_IBUF_BUFG                        |               19 |             32 |         1.68 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_87[0]  | rst_soc_IBUF_BUFG                        |                9 |             32 |         3.56 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_98[0]  | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_71[0]  | rst_soc_IBUF_BUFG                        |               10 |             32 |         3.20 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_0[0]   | rst_soc_IBUF_BUFG                        |               15 |             32 |         2.13 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_86[0]  | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_100[0] | rst_soc_IBUF_BUFG                        |               15 |             32 |         2.13 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_73[0]  | rst_soc_IBUF_BUFG                        |               16 |             32 |         2.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_101[0] | rst_soc_IBUF_BUFG                        |               15 |             32 |         2.13 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_104[0] | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_107[0] | rst_soc_IBUF_BUFG                        |                9 |             32 |         3.56 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_82[0]  | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_83[0]  | rst_soc_IBUF_BUFG                        |               18 |             32 |         1.78 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_93[0]  | rst_soc_IBUF_BUFG                        |               10 |             32 |         3.20 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_92[0]  | rst_soc_IBUF_BUFG                        |                8 |             32 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_1[0]   | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_72[0]  | rst_soc_IBUF_BUFG                        |               15 |             32 |         2.13 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_75[0]  | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_84[0]  | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_96[0]  | rst_soc_IBUF_BUFG                        |               10 |             32 |         3.20 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_10[0]  | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_76[0]  | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_8[0]   | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_102[0] | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_106[0] | rst_soc_IBUF_BUFG                        |                8 |             32 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_108[0] | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_109[0] | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_11[0]  | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_136[0] | rst_soc_IBUF_BUFG                        |               15 |             32 |         2.13 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_167[0] | rst_soc_IBUF_BUFG                        |                7 |             32 |         4.57 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_135[0] | rst_soc_IBUF_BUFG                        |               15 |             32 |         2.13 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_125[0] | rst_soc_IBUF_BUFG                        |               15 |             32 |         2.13 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_127[0] | rst_soc_IBUF_BUFG                        |               16 |             32 |         2.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_138[0] | rst_soc_IBUF_BUFG                        |               15 |             32 |         2.13 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_166[0] | rst_soc_IBUF_BUFG                        |               17 |             32 |         1.88 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_173[0] | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_161[0] | rst_soc_IBUF_BUFG                        |                9 |             32 |         3.56 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_160[0] | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_126[0] | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_131[0] | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_164[0] | rst_soc_IBUF_BUFG                        |                7 |             32 |         4.57 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_139[0] | rst_soc_IBUF_BUFG                        |               18 |             32 |         1.78 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_174[0] | rst_soc_IBUF_BUFG                        |               10 |             32 |         3.20 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_175[0] | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[7]_591[0] | rst_soc_IBUF_BUFG                        |                6 |             32 |         5.33 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_162[0] | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_149[0] | rst_soc_IBUF_BUFG                        |               16 |             32 |         2.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_124[0] | rst_soc_IBUF_BUFG                        |               18 |             32 |         1.78 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_169[0] | rst_soc_IBUF_BUFG                        |                9 |             32 |         3.56 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_140[0] | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_148[0] | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_146[0] | rst_soc_IBUF_BUFG                        |               16 |             32 |         2.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_159[0] | rst_soc_IBUF_BUFG                        |                8 |             32 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_168[0] | rst_soc_IBUF_BUFG                        |               10 |             32 |         3.20 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_13[0]  | rst_soc_IBUF_BUFG                        |               17 |             32 |         1.88 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_150[0] | rst_soc_IBUF_BUFG                        |               10 |             32 |         3.20 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_12[0]  | rst_soc_IBUF_BUFG                        |               15 |             32 |         2.13 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_144[0] | rst_soc_IBUF_BUFG                        |                8 |             32 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_120[0] | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_151[0] | rst_soc_IBUF_BUFG                        |                8 |             32 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_141[0] | rst_soc_IBUF_BUFG                        |               15 |             32 |         2.13 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_123[0] | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_132[0] | rst_soc_IBUF_BUFG                        |               16 |             32 |         2.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_145[0] | rst_soc_IBUF_BUFG                        |               10 |             32 |         3.20 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_122[0] | rst_soc_IBUF_BUFG                        |               15 |             32 |         2.13 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_130[0] | rst_soc_IBUF_BUFG                        |               15 |             32 |         2.13 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_143[0] | rst_soc_IBUF_BUFG                        |               16 |             32 |         2.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_133[0] | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_152[0] | rst_soc_IBUF_BUFG                        |               15 |             32 |         2.13 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_157[0] | rst_soc_IBUF_BUFG                        |                9 |             32 |         3.56 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_163[0] | rst_soc_IBUF_BUFG                        |                7 |             32 |         4.57 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_154[0] | rst_soc_IBUF_BUFG                        |                8 |             32 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_153[0] | rst_soc_IBUF_BUFG                        |                9 |             32 |         3.56 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_165[0] | rst_soc_IBUF_BUFG                        |                9 |             32 |         3.56 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_142[0] | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_17[0]  | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_155[0] | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_121[0] | rst_soc_IBUF_BUFG                        |               15 |             32 |         2.13 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_129[0] | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_137[0] | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_14[0]  | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_147[0] | rst_soc_IBUF_BUFG                        |                8 |             32 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_15[0]  | rst_soc_IBUF_BUFG                        |               10 |             32 |         3.20 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_128[0] | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_134[0] | rst_soc_IBUF_BUFG                        |               16 |             32 |         2.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_156[0] | rst_soc_IBUF_BUFG                        |                8 |             32 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_119[0] | rst_soc_IBUF_BUFG                        |               16 |             32 |         2.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_16[0]  | rst_soc_IBUF_BUFG                        |               15 |             32 |         2.13 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_170[0] | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_171[0] | rst_soc_IBUF_BUFG                        |                7 |             32 |         4.57 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_158[0] | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_172[0] | rst_soc_IBUF_BUFG                        |                9 |             32 |         3.56 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_225[0] | rst_soc_IBUF_BUFG                        |                8 |             32 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_229[0] | rst_soc_IBUF_BUFG                        |                9 |             32 |         3.56 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_196[0] | rst_soc_IBUF_BUFG                        |               17 |             32 |         1.88 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_183[0] | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_185[0] | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_194[0] | rst_soc_IBUF_BUFG                        |               15 |             32 |         2.13 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_214[0] | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_23[0]  | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_203[0] | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_202[0] | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_184[0] | rst_soc_IBUF_BUFG                        |               15 |             32 |         2.13 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_230[0] | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_24[0]  | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_25[0]  | rst_soc_IBUF_BUFG                        |                9 |             32 |         3.56 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_218[0] | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_217[0] | rst_soc_IBUF_BUFG                        |               10 |             32 |         3.20 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_220[0] | rst_soc_IBUF_BUFG                        |               15 |             32 |         2.13 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_204[0] | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_178[0] | rst_soc_IBUF_BUFG                        |                9 |             32 |         3.56 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_182[0] | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_208[0] | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_216[0] | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_26[0]  | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_212[0] | rst_soc_IBUF_BUFG                        |               19 |             32 |         1.68 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_195[0] | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_200[0] | rst_soc_IBUF_BUFG                        |               10 |             32 |         3.20 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_188[0] | rst_soc_IBUF_BUFG                        |               15 |             32 |         2.13 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_19[0]  | rst_soc_IBUF_BUFG                        |               15 |             32 |         2.13 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_193[0] | rst_soc_IBUF_BUFG                        |               15 |             32 |         2.13 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_2[0]   | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_206[0] | rst_soc_IBUF_BUFG                        |               10 |             32 |         3.20 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_219[0] | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_22[0]  | rst_soc_IBUF_BUFG                        |                9 |             32 |         3.56 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_181[0] | rst_soc_IBUF_BUFG                        |               15 |             32 |         2.13 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_221[0] | rst_soc_IBUF_BUFG                        |               15 |             32 |         2.13 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_177[0] | rst_soc_IBUF_BUFG                        |                9 |             32 |         3.56 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_180[0] | rst_soc_IBUF_BUFG                        |               10 |             32 |         3.20 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_189[0] | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_18[0]  | rst_soc_IBUF_BUFG                        |               15 |             32 |         2.13 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_190[0] | rst_soc_IBUF_BUFG                        |               15 |             32 |         2.13 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_207[0] | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_209[0] | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_179[0] | rst_soc_IBUF_BUFG                        |               10 |             32 |         3.20 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_197[0] | rst_soc_IBUF_BUFG                        |               15 |             32 |         2.13 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_192[0] | rst_soc_IBUF_BUFG                        |               17 |             32 |         1.88 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_191[0] | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_210[0] | rst_soc_IBUF_BUFG                        |               10 |             32 |         3.20 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_211[0] | rst_soc_IBUF_BUFG                        |               10 |             32 |         3.20 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_198[0] | rst_soc_IBUF_BUFG                        |               10 |             32 |         3.20 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_205[0] | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_187[0] | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_213[0] | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_222[0] | rst_soc_IBUF_BUFG                        |               10 |             32 |         3.20 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_199[0] | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_21[0]  | rst_soc_IBUF_BUFG                        |                8 |             32 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_186[0] | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_223[0] | rst_soc_IBUF_BUFG                        |                7 |             32 |         4.57 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_224[0] | rst_soc_IBUF_BUFG                        |                6 |             32 |         5.33 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_201[0] | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_226[0] | rst_soc_IBUF_BUFG                        |                9 |             32 |         3.56 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_227[0] | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_228[0] | rst_soc_IBUF_BUFG                        |               10 |             32 |         3.20 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_20[0]  | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_215[0] | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_32[0]  | rst_soc_IBUF_BUFG                        |                8 |             32 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_29[0]  | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_30[0]  | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_67[0]  | rst_soc_IBUF_BUFG                        |               15 |             32 |         2.13 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_3[0]   | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_80[0]  | rst_soc_IBUF_BUFG                        |                9 |             32 |         3.56 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_82[0]  | rst_soc_IBUF_BUFG                        |                8 |             32 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_36[0]  | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_48[0]  | rst_soc_IBUF_BUFG                        |               15 |             32 |         2.13 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_70[0]  | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_27[0]  | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_68[0]  | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_83[0]  | rst_soc_IBUF_BUFG                        |               10 |             32 |         3.20 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_37[0]  | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_4[0]   | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_84[0]  | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_85[0]  | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_46[0]  | rst_soc_IBUF_BUFG                        |               15 |             32 |         2.13 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_38[0]  | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_69[0]  | rst_soc_IBUF_BUFG                        |               16 |             32 |         2.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_72[0]  | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_55[0]  | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_61[0]  | rst_soc_IBUF_BUFG                        |                7 |             32 |         4.57 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_60[0]  | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_74[0]  | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_28[0]  | rst_soc_IBUF_BUFG                        |                7 |             32 |         4.57 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_64[0]  | rst_soc_IBUF_BUFG                        |               17 |             32 |         1.88 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_63[0]  | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_59[0]  | rst_soc_IBUF_BUFG                        |               15 |             32 |         2.13 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_76[0]  | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_40[0]  | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_44[0]  | rst_soc_IBUF_BUFG                        |               15 |             32 |         2.13 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_31[0]  | rst_soc_IBUF_BUFG                        |                8 |             32 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_43[0]  | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_47[0]  | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_39[0]  | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_56[0]  | rst_soc_IBUF_BUFG                        |               16 |             32 |         2.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_58[0]  | rst_soc_IBUF_BUFG                        |                8 |             32 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_6[0]   | rst_soc_IBUF_BUFG                        |               16 |             32 |         2.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_65[0]  | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_51[0]  | rst_soc_IBUF_BUFG                        |               10 |             32 |         3.20 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_52[0]  | rst_soc_IBUF_BUFG                        |               16 |             32 |         2.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_66[0]  | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_7[0]   | rst_soc_IBUF_BUFG                        |               17 |             32 |         1.88 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_5[0]   | rst_soc_IBUF_BUFG                        |               16 |             32 |         2.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_50[0]  | rst_soc_IBUF_BUFG                        |                9 |             32 |         3.56 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_57[0]  | rst_soc_IBUF_BUFG                        |                6 |             32 |         5.33 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_71[0]  | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_73[0]  | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_34[0]  | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_41[0]  | rst_soc_IBUF_BUFG                        |               16 |             32 |         2.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_42[0]  | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_53[0]  | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_35[0]  | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_45[0]  | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_75[0]  | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_77[0]  | rst_soc_IBUF_BUFG                        |               16 |             32 |         2.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_78[0]  | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_79[0]  | rst_soc_IBUF_BUFG                        |                9 |             32 |         3.56 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_49[0]  | rst_soc_IBUF_BUFG                        |               12 |             32 |         2.67 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_81[0]  | rst_soc_IBUF_BUFG                        |               16 |             32 |         2.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_33[0]  | rst_soc_IBUF_BUFG                        |                7 |             32 |         4.57 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_54[0]  | rst_soc_IBUF_BUFG                        |                7 |             32 |         4.57 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_62[0]  | rst_soc_IBUF_BUFG                        |                9 |             32 |         3.56 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_99[0]  | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_91[0]  | rst_soc_IBUF_BUFG                        |                9 |             32 |         3.56 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_90[0]  | rst_soc_IBUF_BUFG                        |               10 |             32 |         3.20 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_94[0]  | rst_soc_IBUF_BUFG                        |               10 |             32 |         3.20 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_9[0]   | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_92[0]  | rst_soc_IBUF_BUFG                        |               13 |             32 |         2.46 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_93[0]  | rst_soc_IBUF_BUFG                        |               17 |             32 |         1.88 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_86[0]  | rst_soc_IBUF_BUFG                        |               14 |             32 |         2.29 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_95[0]  | rst_soc_IBUF_BUFG                        |                7 |             32 |         4.57 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_96[0]  | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_98[0]  | rst_soc_IBUF_BUFG                        |               10 |             32 |         3.20 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_87[0]  | rst_soc_IBUF_BUFG                        |                9 |             32 |         3.56 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_88[0]  | rst_soc_IBUF_BUFG                        |               17 |             32 |         1.88 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_97[0]  | rst_soc_IBUF_BUFG                        |               11 |             32 |         2.91 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_89[0]  | rst_soc_IBUF_BUFG                        |                8 |             32 |         4.00 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/pc_io_reg_reg_pc_reg[2]_rep[0]           | rst_soc_IBUF_BUFG                        |               15 |             32 |         2.13 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/pc_io_reg_reg_pc_reg[2]_rep_0[0]         | rst_soc_IBUF_BUFG                        |               17 |             32 |         1.88 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/pc_io_reg_reg_pc_reg[4]_rep__2[0]        | rst_soc_IBUF_BUFG                        |               18 |             32 |         1.78 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/id_io_reg_csr_addr_default_reg[8]_176[0] | rst_soc_IBUF_BUFG                        |               15 |             32 |         2.13 |
|  clock_line_1_BUFG         | soc_inst/core/id_io_reg/inst_reg[23]_1                           | rst_soc_IBUF_BUFG                        |               12 |             44 |         3.67 |
|  clock_line_1_BUFG         | soc_inst/apb_periph/led_io_bus_wen                               | rst_soc_IBUF_BUFG                        |               38 |             64 |         1.68 |
|  clk_pll_inst/inst/clk_out |                                                                  | reset_IBUF                               |               26 |             68 |         2.62 |
|  clock_line_1_BUFG         |                                                                  | rst_soc_IBUF_BUFG                        |              283 |            969 |         3.42 |
+----------------------------+------------------------------------------------------------------+------------------------------------------+------------------+----------------+--------------+


