<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1040" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1040{left:96px;bottom:48px;letter-spacing:-0.15px;}
#t2_1040{left:666px;bottom:48px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t3_1040{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t4_1040{left:601px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.71px;}
#t5_1040{left:96px;bottom:1038px;letter-spacing:0.14px;word-spacing:-0.48px;}
#t6_1040{left:716px;bottom:1038px;letter-spacing:0.1px;}
#t7_1040{left:743px;bottom:1038px;letter-spacing:0.12px;}
#t8_1040{left:96px;bottom:1017px;letter-spacing:0.13px;word-spacing:-0.52px;}
#t9_1040{left:96px;bottom:996px;letter-spacing:0.13px;word-spacing:-0.46px;}
#ta_1040{left:96px;bottom:956px;letter-spacing:0.14px;}
#tb_1040{left:168px;bottom:956px;letter-spacing:0.01px;word-spacing:0.22px;}
#tc_1040{left:96px;bottom:921px;letter-spacing:0.07px;word-spacing:-0.39px;}
#td_1040{left:96px;bottom:899px;letter-spacing:0.14px;word-spacing:-0.66px;}
#te_1040{left:96px;bottom:878px;letter-spacing:0.12px;word-spacing:-0.48px;}
#tf_1040{left:96px;bottom:843px;letter-spacing:0.08px;word-spacing:-0.42px;}
#tg_1040{left:96px;bottom:812px;}
#th_1040{left:124px;bottom:812px;letter-spacing:0.12px;word-spacing:-0.45px;}
#ti_1040{left:96px;bottom:785px;}
#tj_1040{left:124px;bottom:785px;letter-spacing:0.13px;word-spacing:1.35px;}
#tk_1040{left:124px;bottom:763px;letter-spacing:0.14px;}
#tl_1040{left:96px;bottom:724px;letter-spacing:0.14px;}
#tm_1040{left:168px;bottom:724px;letter-spacing:0.18px;word-spacing:-0.05px;}
#tn_1040{left:96px;bottom:688px;letter-spacing:0.11px;word-spacing:-0.47px;}
#to_1040{left:96px;bottom:667px;letter-spacing:0.12px;word-spacing:-0.53px;}
#tp_1040{left:96px;bottom:646px;letter-spacing:0.12px;word-spacing:-0.55px;}
#tq_1040{left:96px;bottom:624px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tr_1040{left:96px;bottom:603px;letter-spacing:0.13px;word-spacing:-0.45px;}
#ts_1040{left:96px;bottom:568px;letter-spacing:0.11px;word-spacing:-0.55px;}
#tt_1040{left:96px;bottom:546px;letter-spacing:0.13px;word-spacing:-0.49px;}
#tu_1040{left:96px;bottom:525px;letter-spacing:0.11px;word-spacing:-0.45px;}
#tv_1040{left:96px;bottom:503px;letter-spacing:0.14px;word-spacing:-0.48px;}
#tw_1040{left:96px;bottom:482px;letter-spacing:0.12px;word-spacing:-0.46px;}
#tx_1040{left:96px;bottom:461px;letter-spacing:0.11px;word-spacing:-0.45px;}
#ty_1040{left:96px;bottom:439px;letter-spacing:0.11px;word-spacing:-0.99px;}
#tz_1040{left:96px;bottom:418px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t10_1040{left:96px;bottom:383px;letter-spacing:0.13px;word-spacing:-0.5px;}
#t11_1040{left:96px;bottom:361px;letter-spacing:0.12px;word-spacing:-0.97px;}
#t12_1040{left:96px;bottom:340px;letter-spacing:0.13px;word-spacing:-0.43px;}
#t13_1040{left:96px;bottom:319px;letter-spacing:0.13px;word-spacing:-1.1px;}
#t14_1040{left:270px;bottom:319px;letter-spacing:0.12px;word-spacing:-1.13px;}
#t15_1040{left:96px;bottom:297px;letter-spacing:0.08px;word-spacing:-0.4px;}
#t16_1040{left:96px;bottom:262px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t17_1040{left:166px;bottom:237px;letter-spacing:-0.14px;word-spacing:-0.05px;}
#t18_1040{left:96px;bottom:201px;letter-spacing:0.14px;word-spacing:-0.87px;}
#t19_1040{left:96px;bottom:180px;letter-spacing:0.13px;word-spacing:-0.48px;}
#t1a_1040{left:106px;bottom:154px;letter-spacing:-0.15px;word-spacing:-0.02px;}
#t1b_1040{left:186px;bottom:134px;letter-spacing:-0.13px;}
#t1c_1040{left:230px;bottom:134px;}
#t1d_1040{left:239px;bottom:134px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t1e_1040{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_1040{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_1040{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s3_1040{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s4_1040{font-size:18px;font-family:TimesNewRoman-Italic_626;color:#000;}
.s5_1040{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s6_1040{font-size:18px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.s7_1040{font-size:14px;font-family:Arial_61s;color:#000;}
.s8_1040{font-size:14px;font-family:Arial-Bold_61q;color:#000;}
.s9_1040{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1040" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_61s;
	src: url("fonts/Arial_61s.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_61v;
	src: url("fonts/TimesNewRoman-Bold_61v.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Italic_626;
	src: url("fonts/TimesNewRoman-Italic_626.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1040Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1040" style="-webkit-user-select: none;"><object width="935" height="1210" data="1040/1040.svg" type="image/svg+xml" id="pdf1040" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1040" class="t s1_1040">585 </span><span id="t2_1040" class="t s2_1040">Secure Virtual Machine </span>
<span id="t3_1040" class="t s1_1040">AMD64 Technology </span><span id="t4_1040" class="t s1_1040">24593—Rev. 3.41—June 2023 </span>
<span id="t5_1040" class="t s3_1040">The VMM must ensure that ENTER and EXIT operations are properly matched, and </span><span id="t6_1040" class="t s4_1040">not </span><span id="t7_1040" class="t s3_1040">nested, </span>
<span id="t8_1040" class="t s3_1040">otherwise processor behavior is undefined. Also undefined are ENTER when the processor is already </span>
<span id="t9_1040" class="t s3_1040">in SMM, and EXIT when the processor is not in SMM. </span>
<span id="ta_1040" class="t s5_1040">15.30.4 </span><span id="tb_1040" class="t s5_1040">VM_HSAVE_PA MSR (C001_0117h) </span>
<span id="tc_1040" class="t s3_1040">The 64-bit read/write VM_HSAVE_PA MSR holds the physical address of a 4KB block of memory </span>
<span id="td_1040" class="t s3_1040">where VMRUN saves host state, and from which #VMEXIT reloads host state. The VMM software is </span>
<span id="te_1040" class="t s3_1040">expected to set up this register before issuing the first VMRUN instruction. </span>
<span id="tf_1040" class="t s3_1040">Writing this MSR causes a #GP if: </span>
<span id="tg_1040" class="t s6_1040">• </span><span id="th_1040" class="t s3_1040">any of the low 12 bits of the address written are nonzero, or </span>
<span id="ti_1040" class="t s6_1040">• </span><span id="tj_1040" class="t s3_1040">the address written is greater than or equal to the maximum supported physical address for this </span>
<span id="tk_1040" class="t s3_1040">implementation. </span>
<span id="tl_1040" class="t s5_1040">15.30.5 </span><span id="tm_1040" class="t s5_1040">TSC Ratio MSR (C000_0104h) </span>
<span id="tn_1040" class="t s3_1040">Writing to the TSC Ratio MSR allows the hypervisor to control the guest's view of the Time Stamp </span>
<span id="to_1040" class="t s3_1040">Counter. The contents of TSC Ratio MSR sets the value of the TSCRatio. This constant scales the </span>
<span id="tp_1040" class="t s3_1040">timestamp value returned when the TSC is read by a guest via the RDTSC or RDTSCP instructions or </span>
<span id="tq_1040" class="t s3_1040">when the TSC, MPERF, or MPerfReadOnly MSRs are read via the RDMSR instruction by a guest </span>
<span id="tr_1040" class="t s3_1040">running under virtualization. </span>
<span id="ts_1040" class="t s3_1040">This facility allows the hypervisor to provide a consistent TSC, MPERF, and MPerfReadOnly rate for </span>
<span id="tt_1040" class="t s3_1040">a guest process when moving that process between cores that have a differing P0 rate. The TSCRatio </span>
<span id="tu_1040" class="t s3_1040">does not affect the value read from the TSC, MPERF, and MPerfReadOnly MSRs when in host mode </span>
<span id="tv_1040" class="t s3_1040">or when virtualization is disabled. System Management Mode (SMM) code sees unscaled TSC, </span>
<span id="tw_1040" class="t s3_1040">MPERF and MPerfReadOnly values unless the SMM code is executed within a guest container. The </span>
<span id="tx_1040" class="t s3_1040">TSCRatio value does not affect the rate of the underlying TSC, MPERF, and MPerfReadOnly </span>
<span id="ty_1040" class="t s3_1040">counters, nor the value that gets written to the TSC, MPERF, and MPerfReadOnly MSRs counters on a </span>
<span id="tz_1040" class="t s3_1040">write by either the host or the guest. </span>
<span id="t10_1040" class="t s3_1040">The TSC Ratio MSR specifies the TSCRatio value as a fixed-point binary number in 8.32 format, </span>
<span id="t11_1040" class="t s3_1040">which is composed of 8 bits of integer and 32 bits of fraction. This number is the ratio of the desired P0 </span>
<span id="t12_1040" class="t s3_1040">frequency to be presented to the guest relative to the P0 frequency of the core (See Section 17.1, “P- </span>
<span id="t13_1040" class="t s3_1040">State Control,” on page </span><span id="t14_1040" class="t s3_1040">657). The reset value of the TSCRatio is 1.0, which sets the guest P0 frequency </span>
<span id="t15_1040" class="t s3_1040">to match the core P0 frequency. </span>
<span id="t16_1040" class="t s3_1040">Note that: </span>
<span id="t17_1040" class="t s7_1040">TSCFreq = Core P0 frequency * TSCRatio, so TSCRatio = (Desired TSCFreq) / Core P0 frequency. </span>
<span id="t18_1040" class="t s3_1040">The TSC value read by the guest is computed using the TSC Ratio MSR along with the TSC_OFFSET </span>
<span id="t19_1040" class="t s3_1040">field from the VMCB so that the actual value returned is: </span>
<span id="t1a_1040" class="t s7_1040">TSC Value (in guest) = (P0 frequency * TSCRatio * t) + VMCB.TSC_OFFSET + (Last Value Written to TSC) * TSCRatio </span>
<span id="t1b_1040" class="t s7_1040">Where </span><span id="t1c_1040" class="t s8_1040">t </span><span id="t1d_1040" class="t s7_1040">is time since the TSC was last written via the TSC MSR (or since reset if not written) </span>
<span id="t1e_1040" class="t s9_1040">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
