[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 1 1 1 1 0 2 None -td ./results/RF_1_1_1_1_0_2_None/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.130] Done elaborating.
Total FIRRTL Compile Time: 1055.1 ms
Total FIRRTL Compile Time: 27.5 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534354225586
test RF Success: 0 tests passed in 5 cycles taking 0.015592 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 2 s, completed Aug 15, 2018 5:30:27 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 1 1 1 1 0 2 Soft -td ./results/RF_1_1_1_1_0_2_Soft/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.146] Done elaborating.
Total FIRRTL Compile Time: 1138.1 ms
Total FIRRTL Compile Time: 29.4 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534354232484
test RF Success: 0 tests passed in 5 cycles taking 0.015417 seconds
[[35minfo[0m] [0.001] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:30:34 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 1 1 1 1 0 2 Firm -td ./results/RF_1_1_1_1_0_2_Firm/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.165] Done elaborating.
Total FIRRTL Compile Time: 1146.1 ms
Total FIRRTL Compile Time: 29.2 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534354239292
test RF Success: 0 tests passed in 5 cycles taking 0.015060 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:30:41 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 1 1 1 1 0 4 None -td ./results/RF_1_1_1_1_0_4_None/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.137] Done elaborating.
Total FIRRTL Compile Time: 938.9 ms
Total FIRRTL Compile Time: 25.7 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534354246105
test RF Success: 0 tests passed in 5 cycles taking 0.015913 seconds
[[35minfo[0m] [0.003] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 2 s, completed Aug 15, 2018 5:30:47 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 1 1 1 1 0 4 Soft -td ./results/RF_1_1_1_1_0_4_Soft/[0m
[[35minfo[0m] [0.004] Elaborating design...
[[35minfo[0m] [0.149] Done elaborating.
Total FIRRTL Compile Time: 1114.3 ms
Total FIRRTL Compile Time: 29.3 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534354252875
test RF Success: 0 tests passed in 5 cycles taking 0.016367 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 2 s, completed Aug 15, 2018 5:30:54 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 1 1 1 1 0 4 Firm -td ./results/RF_1_1_1_1_0_4_Firm/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.124] Done elaborating.
Total FIRRTL Compile Time: 946.8 ms
Total FIRRTL Compile Time: 26.7 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.000] SEED 1534354259469
test RF Success: 0 tests passed in 5 cycles taking 0.013827 seconds
[[35minfo[0m] [0.001] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 2 s, completed Aug 15, 2018 5:31:01 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 1 1 1 1 0 8 None -td ./results/RF_1_1_1_1_0_8_None/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.121] Done elaborating.
Total FIRRTL Compile Time: 1093.5 ms
Total FIRRTL Compile Time: 27.0 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534354265907
test RF Success: 0 tests passed in 5 cycles taking 0.013513 seconds
[[35minfo[0m] [0.001] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:31:07 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 1 1 1 1 0 8 Soft -td ./results/RF_1_1_1_1_0_8_Soft/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.149] Done elaborating.
Total FIRRTL Compile Time: 1200.3 ms
Total FIRRTL Compile Time: 32.6 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.002] SEED 1534354272493
test RF Success: 0 tests passed in 5 cycles taking 0.017106 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:31:14 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 1 1 1 1 0 8 Firm -td ./results/RF_1_1_1_1_0_8_Firm/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.121] Done elaborating.
Total FIRRTL Compile Time: 1204.7 ms
Total FIRRTL Compile Time: 41.1 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534354279233
test RF Success: 0 tests passed in 5 cycles taking 0.017154 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:31:21 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 1 1 1 1 0 16 None -td ./results/RF_1_1_1_1_0_16_None/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.123] Done elaborating.
Total FIRRTL Compile Time: 1070.6 ms
Total FIRRTL Compile Time: 35.2 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534354286064
test RF Success: 0 tests passed in 5 cycles taking 0.020185 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 2 s, completed Aug 15, 2018 5:31:27 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 1 1 1 1 0 16 Soft -td ./results/RF_1_1_1_1_0_16_Soft/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.146] Done elaborating.
Total FIRRTL Compile Time: 1005.2 ms
Total FIRRTL Compile Time: 38.9 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.002] SEED 1534354292489
test RF Success: 0 tests passed in 5 cycles taking 0.030343 seconds
[[35minfo[0m] [0.003] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 2 s, completed Aug 15, 2018 5:31:34 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 1 1 1 1 0 16 Firm -td ./results/RF_1_1_1_1_0_16_Firm/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.155] Done elaborating.
Total FIRRTL Compile Time: 1155.8 ms
Total FIRRTL Compile Time: 35.0 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.002] SEED 1534354299116
test RF Success: 0 tests passed in 5 cycles taking 0.015993 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:31:40 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 1 1 1 1 2 2 None -td ./results/RF_1_1_1_1_2_2_None/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.134] Done elaborating.
Total FIRRTL Compile Time: 1199.4 ms
Total FIRRTL Compile Time: 53.9 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.002] SEED 1534354305638
test RF Success: 0 tests passed in 5 cycles taking 0.018355 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:31:47 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 1 1 1 1 2 2 Soft -td ./results/RF_1_1_1_1_2_2_Soft/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.143] Done elaborating.
Total FIRRTL Compile Time: 1116.2 ms
Total FIRRTL Compile Time: 45.5 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534354312412
test RF Success: 0 tests passed in 5 cycles taking 0.019536 seconds
[[35minfo[0m] [0.001] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:31:54 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 1 1 1 1 2 4 None -td ./results/RF_1_1_1_1_2_4_None/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.130] Done elaborating.
Total FIRRTL Compile Time: 1025.8 ms
Total FIRRTL Compile Time: 46.6 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.002] SEED 1534354319097
test RF Success: 0 tests passed in 5 cycles taking 0.021646 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 2 s, completed Aug 15, 2018 5:32:00 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 1 1 1 1 2 4 Soft -td ./results/RF_1_1_1_1_2_4_Soft/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.148] Done elaborating.
Total FIRRTL Compile Time: 1186.9 ms
Total FIRRTL Compile Time: 67.6 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534354325517
test RF Success: 0 tests passed in 5 cycles taking 0.020044 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:32:07 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 1 1 1 1 2 8 None -td ./results/RF_1_1_1_1_2_8_None/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.128] Done elaborating.
Total FIRRTL Compile Time: 992.8 ms
Total FIRRTL Compile Time: 52.7 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534354332441
test RF Success: 0 tests passed in 5 cycles taking 0.020148 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 2 s, completed Aug 15, 2018 5:32:14 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 1 1 1 1 2 8 Soft -td ./results/RF_1_1_1_1_2_8_Soft/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.142] Done elaborating.
Total FIRRTL Compile Time: 998.1 ms
Total FIRRTL Compile Time: 51.6 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534354338897
test RF Success: 0 tests passed in 5 cycles taking 0.019040 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:32:20 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 1 1 1 1 2 16 None -td ./results/RF_1_1_1_1_2_16_None/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.133] Done elaborating.
Total FIRRTL Compile Time: 1085.6 ms
Total FIRRTL Compile Time: 49.0 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.002] SEED 1534354345484
test RF Success: 0 tests passed in 5 cycles taking 0.017919 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:32:27 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 1 1 1 1 2 16 Soft -td ./results/RF_1_1_1_1_2_16_Soft/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.142] Done elaborating.
Total FIRRTL Compile Time: 1005.1 ms
Total FIRRTL Compile Time: 60.3 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534354351958
test RF Success: 0 tests passed in 5 cycles taking 0.020277 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 2 s, completed Aug 15, 2018 5:32:33 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 1 1 1 1 4 2 None -td ./results/RF_1_1_1_1_4_2_None/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.145] Done elaborating.
Total FIRRTL Compile Time: 1260.8 ms
Total FIRRTL Compile Time: 90.0 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534354358561
test RF Success: 0 tests passed in 5 cycles taking 0.020034 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:32:40 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 1 1 1 1 4 2 Soft -td ./results/RF_1_1_1_1_4_2_Soft/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.152] Done elaborating.
Total FIRRTL Compile Time: 1081.2 ms
Total FIRRTL Compile Time: 73.8 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534354365734
test RF Success: 0 tests passed in 5 cycles taking 0.018586 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:32:47 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 1 1 1 1 4 4 None -td ./results/RF_1_1_1_1_4_4_None/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.147] Done elaborating.
Total FIRRTL Compile Time: 1275.8 ms
Total FIRRTL Compile Time: 85.1 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534354372336
test RF Success: 0 tests passed in 5 cycles taking 0.022788 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:32:54 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 1 1 1 1 4 4 Soft -td ./results/RF_1_1_1_1_4_4_Soft/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.159] Done elaborating.
Total FIRRTL Compile Time: 1208.3 ms
Total FIRRTL Compile Time: 83.5 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534354379152
test RF Success: 0 tests passed in 5 cycles taking 0.016985 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:33:01 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 1 1 1 1 4 8 None -td ./results/RF_1_1_1_1_4_8_None/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.179] Done elaborating.
Total FIRRTL Compile Time: 1312.6 ms
Total FIRRTL Compile Time: 85.8 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.002] SEED 1534354386277
test RF Success: 0 tests passed in 5 cycles taking 0.026632 seconds
[[35minfo[0m] [0.003] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:33:08 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 1 1 1 1 4 8 Soft -td ./results/RF_1_1_1_1_4_8_Soft/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.154] Done elaborating.
Total FIRRTL Compile Time: 1258.2 ms
Total FIRRTL Compile Time: 113.2 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534354393265
test RF Success: 0 tests passed in 5 cycles taking 0.019317 seconds
[[35minfo[0m] [0.003] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:33:15 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 1 1 1 1 4 16 None -td ./results/RF_1_1_1_1_4_16_None/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.138] Done elaborating.
Total FIRRTL Compile Time: 1142.2 ms
Total FIRRTL Compile Time: 101.6 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534354400513
test RF Success: 0 tests passed in 5 cycles taking 0.019628 seconds
[[35minfo[0m] [0.001] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:33:22 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 1 1 1 1 4 16 Soft -td ./results/RF_1_1_1_1_4_16_Soft/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.159] Done elaborating.
Total FIRRTL Compile Time: 1156.2 ms
Total FIRRTL Compile Time: 71.5 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534354407368
test RF Success: 0 tests passed in 5 cycles taking 0.018792 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:33:29 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 1 1 1 1 6 2 None -td ./results/RF_1_1_1_1_6_2_None/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.164] Done elaborating.
Total FIRRTL Compile Time: 1289.9 ms
Total FIRRTL Compile Time: 124.6 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534354414156
test RF Success: 0 tests passed in 5 cycles taking 0.024463 seconds
[[35minfo[0m] [0.001] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:33:36 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 1 1 1 1 6 2 Soft -td ./results/RF_1_1_1_1_6_2_Soft/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.167] Done elaborating.
Total FIRRTL Compile Time: 1397.2 ms
Total FIRRTL Compile Time: 128.0 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534354421430
test RF Success: 0 tests passed in 5 cycles taking 0.021586 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:33:43 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 1 1 1 1 6 4 None -td ./results/RF_1_1_1_1_6_4_None/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.164] Done elaborating.
Total FIRRTL Compile Time: 1366.6 ms
Total FIRRTL Compile Time: 149.6 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534354428465
test RF Success: 0 tests passed in 5 cycles taking 0.028727 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:33:50 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 1 1 1 1 6 4 Soft -td ./results/RF_1_1_1_1_6_4_Soft/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.178] Done elaborating.
Total FIRRTL Compile Time: 1206.2 ms
Total FIRRTL Compile Time: 126.6 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534354435447
test RF Success: 0 tests passed in 5 cycles taking 0.024693 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:33:57 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 1 1 1 1 6 8 None -td ./results/RF_1_1_1_1_6_8_None/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.155] Done elaborating.
Total FIRRTL Compile Time: 1221.9 ms
Total FIRRTL Compile Time: 126.2 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534354442391
test RF Success: 0 tests passed in 5 cycles taking 0.018335 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:34:04 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 1 1 1 1 6 8 Soft -td ./results/RF_1_1_1_1_6_8_Soft/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.167] Done elaborating.
Total FIRRTL Compile Time: 1415.3 ms
Total FIRRTL Compile Time: 149.2 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.002] SEED 1534354449275
test RF Success: 0 tests passed in 5 cycles taking 0.024233 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:34:11 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 1 1 1 1 6 16 None -td ./results/RF_1_1_1_1_6_16_None/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.159] Done elaborating.
Total FIRRTL Compile Time: 1411.6 ms
Total FIRRTL Compile Time: 137.8 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534354456294
test RF Success: 0 tests passed in 5 cycles taking 0.020818 seconds
[[35minfo[0m] [0.001] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:34:18 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 1 1 1 1 6 16 Soft -td ./results/RF_1_1_1_1_6_16_Soft/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.179] Done elaborating.
Total FIRRTL Compile Time: 1454.7 ms
Total FIRRTL Compile Time: 170.0 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.002] SEED 1534354463364
test RF Success: 0 tests passed in 5 cycles taking 0.028643 seconds
[[35minfo[0m] [0.003] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:34:25 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 1 1 2 2 0 2 None -td ./results/RF_1_1_2_2_0_2_None/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.123] Done elaborating.
Total FIRRTL Compile Time: 999.7 ms
Total FIRRTL Compile Time: 30.0 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534354470897
test RF Success: 0 tests passed in 5 cycles taking 0.014368 seconds
[[35minfo[0m] [0.001] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 2 s, completed Aug 15, 2018 5:34:32 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 1 1 2 2 0 2 Soft -td ./results/RF_1_1_2_2_0_2_Soft/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.144] Done elaborating.
Total FIRRTL Compile Time: 1194.0 ms
Total FIRRTL Compile Time: 38.3 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.002] SEED 1534354477525
test RF Success: 0 tests passed in 5 cycles taking 0.018919 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:34:39 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 1 1 2 2 0 2 Firm -td ./results/RF_1_1_2_2_0_2_Firm/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.139] Done elaborating.
Total FIRRTL Compile Time: 1101.4 ms
Total FIRRTL Compile Time: 38.6 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534354484537
test RF Success: 0 tests passed in 5 cycles taking 0.016982 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:34:46 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 1 1 2 2 0 4 None -td ./results/RF_1_1_2_2_0_4_None/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.132] Done elaborating.
Total FIRRTL Compile Time: 981.3 ms
Total FIRRTL Compile Time: 29.3 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.000] SEED 1534354491075
test RF Success: 0 tests passed in 5 cycles taking 0.016150 seconds
[[35minfo[0m] [0.001] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 2 s, completed Aug 15, 2018 5:34:52 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 1 1 2 2 0 4 Soft -td ./results/RF_1_1_2_2_0_4_Soft/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.157] Done elaborating.
Total FIRRTL Compile Time: 1141.3 ms
Total FIRRTL Compile Time: 38.7 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534354497640
test RF Success: 0 tests passed in 5 cycles taking 0.016987 seconds
[[35minfo[0m] [0.001] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:34:59 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 1 1 2 2 0 4 Firm -td ./results/RF_1_1_2_2_0_4_Firm/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.159] Done elaborating.
Total FIRRTL Compile Time: 1117.3 ms
Total FIRRTL Compile Time: 36.3 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534354504841
test RF Success: 0 tests passed in 5 cycles taking 0.018345 seconds
[[35minfo[0m] [0.001] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:35:06 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 1 1 2 2 0 8 None -td ./results/RF_1_1_2_2_0_8_None/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.128] Done elaborating.
Total FIRRTL Compile Time: 1056.2 ms
Total FIRRTL Compile Time: 26.4 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534354511446
test RF Success: 0 tests passed in 5 cycles taking 0.015900 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 2 s, completed Aug 15, 2018 5:35:13 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 1 1 2 2 0 8 Soft -td ./results/RF_1_1_2_2_0_8_Soft/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.148] Done elaborating.
Total FIRRTL Compile Time: 1170.8 ms
Total FIRRTL Compile Time: 49.3 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534354517957
test RF Success: 0 tests passed in 5 cycles taking 0.017693 seconds
[[35minfo[0m] [0.001] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:35:19 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 1 1 2 2 0 8 Firm -td ./results/RF_1_1_2_2_0_8_Firm/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.130] Done elaborating.
Total FIRRTL Compile Time: 1189.5 ms
Total FIRRTL Compile Time: 38.3 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.002] SEED 1534354524829
test RF Success: 0 tests passed in 5 cycles taking 0.018185 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:35:26 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 1 1 2 2 0 16 None -td ./results/RF_1_1_2_2_0_16_None/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.130] Done elaborating.
Total FIRRTL Compile Time: 1063.9 ms
Total FIRRTL Compile Time: 36.4 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534354531378
test RF Success: 0 tests passed in 5 cycles taking 0.016643 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:35:33 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 1 1 2 2 0 16 Soft -td ./results/RF_1_1_2_2_0_16_Soft/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.146] Done elaborating.
Total FIRRTL Compile Time: 1042.4 ms
Total FIRRTL Compile Time: 52.3 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534354538027
test RF Success: 0 tests passed in 5 cycles taking 0.023689 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:35:39 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 1 1 2 2 0 16 Firm -td ./results/RF_1_1_2_2_0_16_Firm/[0m
[[35minfo[0m] [0.004] Elaborating design...
[[35minfo[0m] [0.156] Done elaborating.
Total FIRRTL Compile Time: 1024.5 ms
Total FIRRTL Compile Time: 36.1 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534354545096
test RF Success: 0 tests passed in 5 cycles taking 0.016829 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:35:46 PM[0m
Clean All Chisel Results ...
Clean All Design Compiler Results ...
RF
324
sbt "test:runMain pe.Test RF 1 1 1 1 0 2 None -td ./results/RF_1_1_1_1_0_2_None/"
sbt "test:runMain pe.Test RF 1 1 1 1 0 2 Soft -td ./results/RF_1_1_1_1_0_2_Soft/"
sbt "test:runMain pe.Test RF 1 1 1 1 0 2 Firm -td ./results/RF_1_1_1_1_0_2_Firm/"
sbt "test:runMain pe.Test RF 1 1 1 1 0 4 None -td ./results/RF_1_1_1_1_0_4_None/"
sbt "test:runMain pe.Test RF 1 1 1 1 0 4 Soft -td ./results/RF_1_1_1_1_0_4_Soft/"
sbt "test:runMain pe.Test RF 1 1 1 1 0 4 Firm -td ./results/RF_1_1_1_1_0_4_Firm/"
sbt "test:runMain pe.Test RF 1 1 1 1 0 8 None -td ./results/RF_1_1_1_1_0_8_None/"
sbt "test:runMain pe.Test RF 1 1 1 1 0 8 Soft -td ./results/RF_1_1_1_1_0_8_Soft/"
sbt "test:runMain pe.Test RF 1 1 1 1 0 8 Firm -td ./results/RF_1_1_1_1_0_8_Firm/"
sbt "test:runMain pe.Test RF 1 1 1 1 0 16 None -td ./results/RF_1_1_1_1_0_16_None/"
sbt "test:runMain pe.Test RF 1 1 1 1 0 16 Soft -td ./results/RF_1_1_1_1_0_16_Soft/"
sbt "test:runMain pe.Test RF 1 1 1 1 0 16 Firm -td ./results/RF_1_1_1_1_0_16_Firm/"
sbt "test:runMain pe.Test RF 1 1 1 1 2 2 None -td ./results/RF_1_1_1_1_2_2_None/"
sbt "test:runMain pe.Test RF 1 1 1 1 2 2 Soft -td ./results/RF_1_1_1_1_2_2_Soft/"
sbt "test:runMain pe.Test RF 1 1 1 1 2 4 None -td ./results/RF_1_1_1_1_2_4_None/"
sbt "test:runMain pe.Test RF 1 1 1 1 2 4 Soft -td ./results/RF_1_1_1_1_2_4_Soft/"
sbt "test:runMain pe.Test RF 1 1 1 1 2 8 None -td ./results/RF_1_1_1_1_2_8_None/"
sbt "test:runMain pe.Test RF 1 1 1 1 2 8 Soft -td ./results/RF_1_1_1_1_2_8_Soft/"
sbt "test:runMain pe.Test RF 1 1 1 1 2 16 None -td ./results/RF_1_1_1_1_2_16_None/"
sbt "test:runMain pe.Test RF 1 1 1 1 2 16 Soft -td ./results/RF_1_1_1_1_2_16_Soft/"
sbt "test:runMain pe.Test RF 1 1 1 1 4 2 None -td ./results/RF_1_1_1_1_4_2_None/"
sbt "test:runMain pe.Test RF 1 1 1 1 4 2 Soft -td ./results/RF_1_1_1_1_4_2_Soft/"
sbt "test:runMain pe.Test RF 1 1 1 1 4 4 None -td ./results/RF_1_1_1_1_4_4_None/"
sbt "test:runMain pe.Test RF 1 1 1 1 4 4 Soft -td ./results/RF_1_1_1_1_4_4_Soft/"
sbt "test:runMain pe.Test RF 1 1 1 1 4 8 None -td ./results/RF_1_1_1_1_4_8_None/"
sbt "test:runMain pe.Test RF 1 1 1 1 4 8 Soft -td ./results/RF_1_1_1_1_4_8_Soft/"
sbt "test:runMain pe.Test RF 1 1 1 1 4 16 None -td ./results/RF_1_1_1_1_4_16_None/"
sbt "test:runMain pe.Test RF 1 1 1 1 4 16 Soft -td ./results/RF_1_1_1_1_4_16_Soft/"
sbt "test:runMain pe.Test RF 1 1 1 1 6 2 None -td ./results/RF_1_1_1_1_6_2_None/"
sbt "test:runMain pe.Test RF 1 1 1 1 6 2 Soft -td ./results/RF_1_1_1_1_6_2_Soft/"
sbt "test:runMain pe.Test RF 1 1 1 1 6 4 None -td ./results/RF_1_1_1_1_6_4_None/"
sbt "test:runMain pe.Test RF 1 1 1 1 6 4 Soft -td ./results/RF_1_1_1_1_6_4_Soft/"
sbt "test:runMain pe.Test RF 1 1 1 1 6 8 None -td ./results/RF_1_1_1_1_6_8_None/"
sbt "test:runMain pe.Test RF 1 1 1 1 6 8 Soft -td ./results/RF_1_1_1_1_6_8_Soft/"
sbt "test:runMain pe.Test RF 1 1 1 1 6 16 None -td ./results/RF_1_1_1_1_6_16_None/"
sbt "test:runMain pe.Test RF 1 1 1 1 6 16 Soft -td ./results/RF_1_1_1_1_6_16_Soft/"
sbt "test:runMain pe.Test RF 1 1 2 2 0 2 None -td ./results/RF_1_1_2_2_0_2_None/"
sbt "test:runMain pe.Test RF 1 1 2 2 0 2 Soft -td ./results/RF_1_1_2_2_0_2_Soft/"
sbt "test:runMain pe.Test RF 1 1 2 2 0 2 Firm -td ./results/RF_1_1_2_2_0_2_Firm/"
sbt "test:runMain pe.Test RF 1 1 2 2 0 4 None -td ./results/RF_1_1_2_2_0_4_None/"
sbt "test:runMain pe.Test RF 1 1 2 2 0 4 Soft -td ./results/RF_1_1_2_2_0_4_Soft/"
sbt "test:runMain pe.Test RF 1 1 2 2 0 4 Firm -td ./results/RF_1_1_2_2_0_4_Firm/"
sbt "test:runMain pe.Test RF 1 1 2 2 0 8 None -td ./results/RF_1_1_2_2_0_8_None/"
sbt "test:runMain pe.Test RF 1 1 2 2 0 8 Soft -td ./results/RF_1_1_2_2_0_8_Soft/"
sbt "test:runMain pe.Test RF 1 1 2 2 0 8 Firm -td ./results/RF_1_1_2_2_0_8_Firm/"
sbt "test:runMain pe.Test RF 1 1 2 2 0 16 None -td ./results/RF_1_1_2_2_0_16_None/"
sbt "test:runMain pe.Test RF 1 1 2 2 0 16 Soft -td ./results/RF_1_1_2_2_0_16_Soft/"
sbt "test:runMain pe.Test RF 1 1 2 2 0 16 Firm -td ./results/RF_1_1_2_2_0_16_Firm/"
sbt "test:runMain pe.Test RF 1 1 2 2 2 2 None -td ./results/RF[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 1 1 2 2 2 2 None -td ./results/RF_1_1_2_2_2_2_None/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.130] Done elaborating.
Total FIRRTL Compile Time: 1037.6 ms
Total FIRRTL Compile Time: 51.5 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534354551544
test RF Success: 0 tests passed in 5 cycles taking 0.016278 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 2 s, completed Aug 15, 2018 5:35:53 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 1 1 2 2 2 2 Soft -td ./results/RF_1_1_2_2_2_2_Soft/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.144] Done elaborating.
Total FIRRTL Compile Time: 1065.9 ms
Total FIRRTL Compile Time: 51.3 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534354558295
test RF Success: 0 tests passed in 5 cycles taking 0.018584 seconds
[[35minfo[0m] [0.001] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:36:00 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 1 1 2 2 2 4 None -td ./results/RF_1_1_2_2_2_4_None/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.137] Done elaborating.
Total FIRRTL Compile Time: 1283.8 ms
Total FIRRTL Compile Time: 62.1 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534354564878
test RF Success: 0 tests passed in 5 cycles taking 0.019440 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:36:06 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 1 1 2 2 2 4 Soft -td ./results/RF_1_1_2_2_2_4_Soft/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.149] Done elaborating.
Total FIRRTL Compile Time: 1169.0 ms
Total FIRRTL Compile Time: 50.0 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534354571738
test RF Success: 0 tests passed in 5 cycles taking 0.019120 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:36:13 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 1 1 2 2 2 8 None -td ./results/RF_1_1_2_2_2_8_None/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.141] Done elaborating.
Total FIRRTL Compile Time: 1103.8 ms
Total FIRRTL Compile Time: 50.3 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534354578838
test RF Success: 0 tests passed in 5 cycles taking 0.019022 seconds
[[35minfo[0m] [0.001] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:36:20 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 1 1 2 2 2 8 Soft -td ./results/RF_1_1_2_2_2_8_Soft/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.148] Done elaborating.
Total FIRRTL Compile Time: 1145.6 ms
Total FIRRTL Compile Time: 48.4 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534354585412
test RF Success: 0 tests passed in 5 cycles taking 0.016147 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:36:27 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 1 1 2 2 2 16 None -td ./results/RF_1_1_2_2_2_16_None/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.174] Done elaborating.
Total FIRRTL Compile Time: 1202.8 ms
Total FIRRTL Compile Time: 61.0 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.002] SEED 1534354592036
test RF Success: 0 tests passed in 5 cycles taking 0.020590 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:36:34 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 1 1 2 2 2 16 Soft -td ./results/RF_1_1_2_2_2_16_Soft/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.145] Done elaborating.
Total FIRRTL Compile Time: 1090.1 ms
Total FIRRTL Compile Time: 50.0 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534354598891
test RF Success: 0 tests passed in 5 cycles taking 0.016675 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 2 s, completed Aug 15, 2018 5:36:40 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 1 1 2 2 4 2 None -td ./results/RF_1_1_2_2_4_2_None/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.140] Done elaborating.
Total FIRRTL Compile Time: 1036.7 ms
Total FIRRTL Compile Time: 82.4 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534354605456
test RF Success: 0 tests passed in 5 cycles taking 0.017785 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:36:47 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 1 1 2 2 4 2 Soft -td ./results/RF_1_1_2_2_4_2_Soft/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.173] Done elaborating.
Total FIRRTL Compile Time: 1220.4 ms
Total FIRRTL Compile Time: 76.7 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534354612349
test RF Success: 0 tests passed in 5 cycles taking 0.019974 seconds
[[35minfo[0m] [0.001] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:36:54 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 1 1 2 2 4 4 None -td ./results/RF_1_1_2_2_4_4_None/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.141] Done elaborating.
Total FIRRTL Compile Time: 1234.1 ms
Total FIRRTL Compile Time: 92.6 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.000] SEED 1534354619306
test RF Success: 0 tests passed in 5 cycles taking 0.022027 seconds
[[35minfo[0m] [0.001] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:37:01 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 1 1 2 2 4 4 Soft -td ./results/RF_1_1_2_2_4_4_Soft/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.169] Done elaborating.
Total FIRRTL Compile Time: 1267.6 ms
Total FIRRTL Compile Time: 80.1 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534354626033
test RF Success: 0 tests passed in 5 cycles taking 0.019085 seconds
[[35minfo[0m] [0.001] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:37:08 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 1 1 2 2 4 8 None -td ./results/RF_1_1_2_2_4_8_None/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.147] Done elaborating.
Total FIRRTL Compile Time: 1318.9 ms
Total FIRRTL Compile Time: 102.9 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534354633108
test RF Success: 0 tests passed in 5 cycles taking 0.019229 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:37:15 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 1 1 2 2 4 8 Soft -td ./results/RF_1_1_2_2_4_8_Soft/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.160] Done elaborating.
Total FIRRTL Compile Time: 1251.3 ms
Total FIRRTL Compile Time: 90.7 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534354640387
test RF Success: 0 tests passed in 5 cycles taking 0.022697 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:37:22 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 1 1 2 2 4 16 None -td ./results/RF_1_1_2_2_4_16_None/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.143] Done elaborating.
Total FIRRTL Compile Time: 1275.7 ms
Total FIRRTL Compile Time: 84.2 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534354647562
test RF Success: 0 tests passed in 5 cycles taking 0.020463 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:37:29 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 1 1 2 2 4 16 Soft -td ./results/RF_1_1_2_2_4_16_Soft/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.160] Done elaborating.
Total FIRRTL Compile Time: 1165.5 ms
Total FIRRTL Compile Time: 97.3 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534354654692
test RF Success: 0 tests passed in 5 cycles taking 0.022810 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:37:36 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 1 1 2 2 6 2 None -td ./results/RF_1_1_2_2_6_2_None/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.157] Done elaborating.
Total FIRRTL Compile Time: 1395.5 ms
Total FIRRTL Compile Time: 198.2 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534354661932
test RF Success: 0 tests passed in 5 cycles taking 0.022554 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:37:44 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 1 1 2 2 6 2 Soft -td ./results/RF_1_1_2_2_6_2_Soft/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.175] Done elaborating.
Total FIRRTL Compile Time: 1319.9 ms
Total FIRRTL Compile Time: 146.7 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534354669262
test RF Success: 0 tests passed in 5 cycles taking 0.021833 seconds
[[35minfo[0m] [0.001] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:37:51 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 1 1 2 2 6 4 None -td ./results/RF_1_1_2_2_6_4_None/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.161] Done elaborating.
Total FIRRTL Compile Time: 1410.4 ms
Total FIRRTL Compile Time: 151.9 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534354676592
test RF Success: 0 tests passed in 5 cycles taking 0.026104 seconds
[[35minfo[0m] [0.001] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:37:58 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 1 1 2 2 6 4 Soft -td ./results/RF_1_1_2_2_6_4_Soft/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.188] Done elaborating.
Total FIRRTL Compile Time: 1408.9 ms
Total FIRRTL Compile Time: 144.5 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534354683817
test RF Success: 0 tests passed in 5 cycles taking 0.021147 seconds
[[35minfo[0m] [0.001] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:38:06 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 1 1 2 2 6 8 None -td ./results/RF_1_1_2_2_6_8_None/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.177] Done elaborating.
Total FIRRTL Compile Time: 1399.4 ms
Total FIRRTL Compile Time: 198.4 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534354690946
test RF Success: 0 tests passed in 5 cycles taking 0.022654 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:38:13 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 1 1 2 2 6 8 Soft -td ./results/RF_1_1_2_2_6_8_Soft/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.176] Done elaborating.
Total FIRRTL Compile Time: 1185.0 ms
Total FIRRTL Compile Time: 149.5 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534354698420
test RF Success: 0 tests passed in 5 cycles taking 0.025623 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:38:20 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 1 1 2 2 6 16 None -td ./results/RF_1_1_2_2_6_16_None/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.163] Done elaborating.
Total FIRRTL Compile Time: 1243.9 ms
Total FIRRTL Compile Time: 154.0 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.002] SEED 1534354705334
test RF Success: 0 tests passed in 5 cycles taking 0.027741 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:38:27 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 1 1 2 2 6 16 Soft -td ./results/RF_1_1_2_2_6_16_Soft/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.180] Done elaborating.
Total FIRRTL Compile Time: 1537.8 ms
Total FIRRTL Compile Time: 159.8 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534354712488
test RF Success: 0 tests passed in 5 cycles taking 0.023042 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:38:35 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 1 1 4 4 0 2 None -td ./results/RF_1_1_4_4_0_2_None/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.144] Done elaborating.
Total FIRRTL Compile Time: 1125.2 ms
Total FIRRTL Compile Time: 42.4 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.002] SEED 1534354720085
test RF Success: 0 tests passed in 5 cycles taking 0.026780 seconds
[[35minfo[0m] [0.003] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:38:41 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 1 1 4 4 0 2 Soft -td ./results/RF_1_1_4_4_0_2_Soft/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.175] Done elaborating.
Total FIRRTL Compile Time: 1165.3 ms
Total FIRRTL Compile Time: 49.4 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534354727109
test RF Success: 0 tests passed in 5 cycles taking 0.020468 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:38:49 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 1 1 4 4 0 2 Firm -td ./results/RF_1_1_4_4_0_2_Firm/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.136] Done elaborating.
Total FIRRTL Compile Time: 1206.0 ms
Total FIRRTL Compile Time: 49.3 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.002] SEED 1534354733945
test RF Success: 0 tests passed in 5 cycles taking 0.021809 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:38:55 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 1 1 4 4 0 4 None -td ./results/RF_1_1_4_4_0_4_None/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.129] Done elaborating.
Total FIRRTL Compile Time: 1229.5 ms
Total FIRRTL Compile Time: 38.4 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534354740776
test RF Success: 0 tests passed in 5 cycles taking 0.020574 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:39:02 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 1 1 4 4 0 4 Soft -td ./results/RF_1_1_4_4_0_4_Soft/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.151] Done elaborating.
Total FIRRTL Compile Time: 1267.5 ms
Total FIRRTL Compile Time: 56.3 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534354747825
test RF Success: 0 tests passed in 5 cycles taking 0.021337 seconds
[[35minfo[0m] [0.001] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:39:09 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 1 1 4 4 0 4 Firm -td ./results/RF_1_1_4_4_0_4_Firm/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.135] Done elaborating.
Total FIRRTL Compile Time: 1003.3 ms
Total FIRRTL Compile Time: 44.4 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.002] SEED 1534354754549
test RF Success: 0 tests passed in 5 cycles taking 0.023589 seconds
[[35minfo[0m] [0.003] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 2 s, completed Aug 15, 2018 5:39:16 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 1 1 4 4 0 8 None -td ./results/RF_1_1_4_4_0_8_None/[0m
[[35minfo[0m] [0.004] Elaborating design...
[[35minfo[0m] [0.144] Done elaborating.
Total FIRRTL Compile Time: 940.6 ms
Total FIRRTL Compile Time: 33.5 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534354760919
test RF Success: 0 tests passed in 5 cycles taking 0.017021 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 2 s, completed Aug 15, 2018 5:39:22 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 1 1 4 4 0 8 Soft -td ./results/RF_1_1_4_4_0_8_Soft/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.164] Done elaborating.
Total FIRRTL Compile Time: 1217.5 ms
Total FIRRTL Compile Time: 52.0 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534354767502
test RF Success: 0 tests passed in 5 cycles taking 0.023161 seconds
[[35minfo[0m] [0.001] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:39:29 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 1 1 4 4 0 8 Firm -td ./results/RF_1_1_4_4_0_8_Firm/[0m
[[35minfo[0m] [0.005] Elaborating design...
[[35minfo[0m] [0.192] Done elaborating.
Total FIRRTL Compile Time: 1179.2 ms
Total FIRRTL Compile Time: 46.0 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.002] SEED 1534354774617
test RF Success: 0 tests passed in 5 cycles taking 0.028641 seconds
[[35minfo[0m] [0.004] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:39:36 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 1 1 4 4 0 16 None -td ./results/RF_1_1_4_4_0_16_None/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.126] Done elaborating.
Total FIRRTL Compile Time: 1160.2 ms
Total FIRRTL Compile Time: 36.9 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534354781455
test RF Success: 0 tests passed in 5 cycles taking 0.018025 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:39:43 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 1 1 4 4 0 16 Soft -td ./results/RF_1_1_4_4_0_16_Soft/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.190] Done elaborating.
Total FIRRTL Compile Time: 1192.3 ms
Total FIRRTL Compile Time: 49.2 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534354788021
test RF Success: 0 tests passed in 5 cycles taking 0.021695 seconds
[[35minfo[0m] [0.001] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:39:50 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 1 1 4 4 0 16 Firm -td ./results/RF_1_1_4_4_0_16_Firm/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.151] Done elaborating.
Total FIRRTL Compile Time: 1043.0 ms
Total FIRRTL Compile Time: 42.2 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.002] SEED 1534354795160
test RF Success: 0 tests passed in 5 cycles taking 0.022179 seconds
[[35minfo[0m] [0.003] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:39:56 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 1 1 4 4 2 2 None -td ./results/RF_1_1_4_4_2_2_None/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.131] Done elaborating.
Total FIRRTL Compile Time: 1007.1 ms
Total FIRRTL Compile Time: 77.1 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534354801708
test RF Success: 0 tests passed in 5 cycles taking 0.018314 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 2 s, completed Aug 15, 2018 5:40:03 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 1 1 4 4 2 2 Soft -td ./results/RF_1_1_4_4_2_2_Soft/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.165] Done elaborating.
Total FIRRTL Compile Time: 1160.0 ms
Total FIRRTL Compile Time: 61.7 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.002] SEED 1534354808136
test RF Success: 0 tests passed in 5 cycles taking 0.019718 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:40:10 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 1 1 4 4 2 4 None -td ./results/RF_1_1_4_4_2_4_None/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.166] Done elaborating.
Total FIRRTL Compile Time: 980.7 ms
Total FIRRTL Compile Time: 56.6 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534354815309
test RF Success: 0 tests passed in 5 cycles taking 0.017613 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:40:17 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 1 1 4 4 2 4 Soft -td ./results/RF_1_1_4_4_2_4_Soft/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.187] Done elaborating.
Total FIRRTL Compile Time: 1206.9 ms
Total FIRRTL Compile Time: 65.9 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.002] SEED 1534354822206
test RF Success: 0 tests passed in 5 cycles taking 0.018856 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:40:24 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 1 1 4 4 2 8 None -td ./results/RF_1_1_4_4_2_8_None/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.135] Done elaborating.
Total FIRRTL Compile Time: 1150.3 ms
Total FIRRTL Compile Time: 53.9 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534354829509
test RF Success: 0 tests passed in 5 cycles taking 0.019918 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:40:31 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 1 1 4 4 2 8 Soft -td ./results/RF_1_1_4_4_2_8_Soft/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.202] Done elaborating.
Total FIRRTL Compile Time: 1224.1 ms
Total FIRRTL Compile Time: 63.8 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534354836771
test RF Success: 0 tests passed in 5 cycles taking 0.022534 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:40:38 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 1 1 4 4 2 16 None -td ./results/RF_1_1_4_4_2_16_None/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.129] Done elaborating.
Total FIRRTL Compile Time: 1236.2 ms
Total FIRRTL Compile Time: 65.6 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.002] SEED 1534354843945
test RF Success: 0 tests passed in 5 cycles taking 0.024823 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:40:45 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 1 1 4 4 2 16 Soft -td ./results/RF_1_1_4_4_2_16_Soft/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.181] Done elaborating.
Total FIRRTL Compile Time: 1078.7 ms
Total FIRRTL Compile Time: 63.5 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534354850826
test RF Success: 0 tests passed in 5 cycles taking 0.019963 seconds
[[35minfo[0m] [0.001] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:40:52 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 1 1 4 4 4 2 None -td ./results/RF_1_1_4_4_4_2_None/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.146] Done elaborating.
Total FIRRTL Compile Time: 1122.7 ms
Total FIRRTL Compile Time: 85.9 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534354857301
test RF Success: 0 tests passed in 5 cycles taking 0.017714 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:40:59 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 1 1 4 4 4 2 Soft -td ./results/RF_1_1_4_4_4_2_Soft/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.171] Done elaborating.
Total FIRRTL Compile Time: 1388.9 ms
Total FIRRTL Compile Time: 86.2 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534354864084
test RF Success: 0 tests passed in 5 cycles taking 0.019731 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:41:06 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 1 1 4 4 4 4 None -td ./results/RF_1_1_4_4_4_4_None/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.139] Done elaborating.
Total FIRRTL Compile Time: 1142.7 ms
Total FIRRTL Compile Time: 130.8 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.002] SEED 1534354871020
test RF Success: 0 tests passed in 5 cycles taking 0.023037 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:41:13 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 1 1 4 4 4 4 Soft -td ./results/RF_1_1_4_4_4_4_Soft/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.163] Done elaborating.
Total FIRRTL Compile Time: 1468.0 ms
Total FIRRTL Compile Time: 114.5 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534354877656
test RF Success: 0 tests passed in 5 cycles taking 0.025295 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:41:20 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 1 1 4 4 4 8 None -td ./results/RF_1_1_4_4_4_8_None/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.148] Done elaborating.
Total FIRRTL Compile Time: 1107.5 ms
Total FIRRTL Compile Time: 115.7 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534354884851
test RF Success: 0 tests passed in 5 cycles taking 0.021829 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:41:26 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 1 1 4 4 4 8 Soft -td ./results/RF_1_1_4_4_4_8_Soft/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.185] Done elaborating.
Total FIRRTL Compile Time: 1249.5 ms
Total FIRRTL Compile Time: 111.1 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.000] SEED 1534354891793
test RF Success: 0 tests passed in 5 cycles taking 0.023904 seconds
[[35minfo[0m] [0.001] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:41:33 PM[0m
_1_1_2_2_2_2_None/"
sbt "test:runMain pe.Test RF 1 1 2 2 2 2 Soft -td ./results/RF_1_1_2_2_2_2_Soft/"
sbt "test:runMain pe.Test RF 1 1 2 2 2 4 None -td ./results/RF_1_1_2_2_2_4_None/"
sbt "test:runMain pe.Test RF 1 1 2 2 2 4 Soft -td ./results/RF_1_1_2_2_2_4_Soft/"
sbt "test:runMain pe.Test RF 1 1 2 2 2 8 None -td ./results/RF_1_1_2_2_2_8_None/"
sbt "test:runMain pe.Test RF 1 1 2 2 2 8 Soft -td ./results/RF_1_1_2_2_2_8_Soft/"
sbt "test:runMain pe.Test RF 1 1 2 2 2 16 None -td ./results/RF_1_1_2_2_2_16_None/"
sbt "test:runMain pe.Test RF 1 1 2 2 2 16 Soft -td ./results/RF_1_1_2_2_2_16_Soft/"
sbt "test:runMain pe.Test RF 1 1 2 2 4 2 None -td ./results/RF_1_1_2_2_4_2_None/"
sbt "test:runMain pe.Test RF 1 1 2 2 4 2 Soft -td ./results/RF_1_1_2_2_4_2_Soft/"
sbt "test:runMain pe.Test RF 1 1 2 2 4 4 None -td ./results/RF_1_1_2_2_4_4_None/"
sbt "test:runMain pe.Test RF 1 1 2 2 4 4 Soft -td ./results/RF_1_1_2_2_4_4_Soft/"
sbt "test:runMain pe.Test RF 1 1 2 2 4 8 None -td ./results/RF_1_1_2_2_4_8_None/"
sbt "test:runMain pe.Test RF 1 1 2 2 4 8 Soft -td ./results/RF_1_1_2_2_4_8_Soft/"
sbt "test:runMain pe.Test RF 1 1 2 2 4 16 None -td ./results/RF_1_1_2_2_4_16_None/"
sbt "test:runMain pe.Test RF 1 1 2 2 4 16 Soft -td ./results/RF_1_1_2_2_4_16_Soft/"
sbt "test:runMain pe.Test RF 1 1 2 2 6 2 None -td ./results/RF_1_1_2_2_6_2_None/"
sbt "test:runMain pe.Test RF 1 1 2 2 6 2 Soft -td ./results/RF_1_1_2_2_6_2_Soft/"
sbt "test:runMain pe.Test RF 1 1 2 2 6 4 None -td ./results/RF_1_1_2_2_6_4_None/"
sbt "test:runMain pe.Test RF 1 1 2 2 6 4 Soft -td ./results/RF_1_1_2_2_6_4_Soft/"
sbt "test:runMain pe.Test RF 1 1 2 2 6 8 None -td ./results/RF_1_1_2_2_6_8_None/"
sbt "test:runMain pe.Test RF 1 1 2 2 6 8 Soft -td ./results/RF_1_1_2_2_6_8_Soft/"
sbt "test:runMain pe.Test RF 1 1 2 2 6 16 None -td ./results/RF_1_1_2_2_6_16_None/"
sbt "test:runMain pe.Test RF 1 1 2 2 6 16 Soft -td ./results/RF_1_1_2_2_6_16_Soft/"
sbt "test:runMain pe.Test RF 1 1 4 4 0 2 None -td ./results/RF_1_1_4_4_0_2_None/"
sbt "test:runMain pe.Test RF 1 1 4 4 0 2 Soft -td ./results/RF_1_1_4_4_0_2_Soft/"
sbt "test:runMain pe.Test RF 1 1 4 4 0 2 Firm -td ./results/RF_1_1_4_4_0_2_Firm/"
sbt "test:runMain pe.Test RF 1 1 4 4 0 4 None -td ./results/RF_1_1_4_4_0_4_None/"
sbt "test:runMain pe.Test RF 1 1 4 4 0 4 Soft -td ./results/RF_1_1_4_4_0_4_Soft/"
sbt "test:runMain pe.Test RF 1 1 4 4 0 4 Firm -td ./results/RF_1_1_4_4_0_4_Firm/"
sbt "test:runMain pe.Test RF 1 1 4 4 0 8 None -td ./results/RF_1_1_4_4_0_8_None/"
sbt "test:runMain pe.Test RF 1 1 4 4 0 8 Soft -td ./results/RF_1_1_4_4_0_8_Soft/"
sbt "test:runMain pe.Test RF 1 1 4 4 0 8 Firm -td ./results/RF_1_1_4_4_0_8_Firm/"
sbt "test:runMain pe.Test RF 1 1 4 4 0 16 None -td ./results/RF_1_1_4_4_0_16_None/"
sbt "test:runMain pe.Test RF 1 1 4 4 0 16 Soft -td ./results/RF_1_1_4_4_0_16_Soft/"
sbt "test:runMain pe.Test RF 1 1 4 4 0 16 Firm -td ./results/RF_1_1_4_4_0_16_Firm/"
sbt "test:runMain pe.Test RF 1 1 4 4 2 2 None -td ./results/RF_1_1_4_4_2_2_None/"
sbt "test:runMain pe.Test RF 1 1 4 4 2 2 Soft -td ./results/RF_1_1_4_4_2_2_Soft/"
sbt "test:runMain pe.Test RF 1 1 4 4 2 4 None -td ./results/RF_1_1_4_4_2_4_None/"
sbt "test:runMain pe.Test RF 1 1 4 4 2 4 Soft -td ./results/RF_1_1_4_4_2_4_Soft/"
sbt "test:runMain pe.Test RF 1 1 4 4 2 8 None -td ./results/RF_1_1_4_4_2_8_None/"
sbt "test:runMain pe.Test RF 1 1 4 4 2 8 Soft -td ./results/RF_1_1_4_4_2_8_Soft/"
sbt "test:runMain pe.Test RF 1 1 4 4 2 16 None -td ./results/RF_1_1_4_4_2_16_None/"
sbt "test:runMain pe.Test RF 1 1 4 4 2 16 Soft -td ./results/RF_1_1_4_4_2_16_Soft/"
sbt "test:runMain pe.Test RF 1 1 4 4 4 2 None -td ./results/RF_1_1_4_4_4_2_None/"
sbt "test:runMain pe.Test RF 1 1 4 4 4 2 Soft -td ./results/RF_1_1_4_4_4_2_Soft/"
sbt "test:runMain pe.Test RF 1 1 4 4 4 4 None -td ./results/RF_1_1_4_4_4_4_None/"
sbt "test:runMain pe.Test RF 1 1 4 4 4 4 Soft -td ./results/RF_1_1_4_4_4_4_Soft/"
sbt "test:runMain pe.Test RF 1 1 4 4 4 8 None -td ./results/RF_1_1_4_4_4_8_None/"
sbt "test:runMain pe.Test RF 1 1 4 4 4 8 Soft -td ./results/RF_1_1_4_4_4_8_Soft/"
sbt "test:runMain pe.Test RF 1 1 4 4[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 1 1 4 4 4 16 None -td ./results/RF_1_1_4_4_4_16_None/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.155] Done elaborating.
Total FIRRTL Compile Time: 1297.9 ms
Total FIRRTL Compile Time: 105.5 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534354898598
test RF Success: 0 tests passed in 5 cycles taking 0.023896 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:41:40 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 1 1 4 4 4 16 Soft -td ./results/RF_1_1_4_4_4_16_Soft/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.181] Done elaborating.
Total FIRRTL Compile Time: 1227.6 ms
Total FIRRTL Compile Time: 114.1 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534354905890
test RF Success: 0 tests passed in 5 cycles taking 0.020768 seconds
[[35minfo[0m] [0.001] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:41:48 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 1 1 4 4 6 2 None -td ./results/RF_1_1_4_4_6_2_None/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.161] Done elaborating.
Total FIRRTL Compile Time: 1377.5 ms
Total FIRRTL Compile Time: 236.4 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534354912827
test RF Success: 0 tests passed in 5 cycles taking 0.024301 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:41:55 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 1 1 4 4 6 2 Soft -td ./results/RF_1_1_4_4_6_2_Soft/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.188] Done elaborating.
Total FIRRTL Compile Time: 1512.5 ms
Total FIRRTL Compile Time: 180.5 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534354920165
test RF Success: 0 tests passed in 5 cycles taking 0.021169 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:42:02 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 1 1 4 4 6 4 None -td ./results/RF_1_1_4_4_6_4_None/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.166] Done elaborating.
Total FIRRTL Compile Time: 1321.9 ms
Total FIRRTL Compile Time: 174.3 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.002] SEED 1534354927626
test RF Success: 0 tests passed in 5 cycles taking 0.057481 seconds
[[35minfo[0m] [0.003] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:42:09 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 1 1 4 4 6 4 Soft -td ./results/RF_1_1_4_4_6_4_Soft/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.157] Done elaborating.
Total FIRRTL Compile Time: 1394.8 ms
Total FIRRTL Compile Time: 228.2 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.002] SEED 1534354934911
test RF Success: 0 tests passed in 5 cycles taking 0.024357 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:42:17 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 1 1 4 4 6 8 None -td ./results/RF_1_1_4_4_6_8_None/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.161] Done elaborating.
Total FIRRTL Compile Time: 1474.6 ms
Total FIRRTL Compile Time: 224.5 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.002] SEED 1534354942004
test RF Success: 0 tests passed in 5 cycles taking 0.027567 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:42:24 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 1 1 4 4 6 8 Soft -td ./results/RF_1_1_4_4_6_8_Soft/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.178] Done elaborating.
Total FIRRTL Compile Time: 1389.3 ms
Total FIRRTL Compile Time: 177.8 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534354949386
test RF Success: 0 tests passed in 5 cycles taking 0.021629 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:42:31 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 1 1 4 4 6 16 None -td ./results/RF_1_1_4_4_6_16_None/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.172] Done elaborating.
Total FIRRTL Compile Time: 1374.1 ms
Total FIRRTL Compile Time: 175.2 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534354956654
test RF Success: 0 tests passed in 5 cycles taking 0.025316 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:42:39 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 1 1 4 4 6 16 Soft -td ./results/RF_1_1_4_4_6_16_Soft/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.196] Done elaborating.
Total FIRRTL Compile Time: 1345.3 ms
Total FIRRTL Compile Time: 201.3 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534354964062
test RF Success: 0 tests passed in 5 cycles taking 0.022790 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:42:46 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 2 2 1 1 0 2 None -td ./results/RF_2_2_1_1_0_2_None/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.122] Done elaborating.
Total FIRRTL Compile Time: 1013.7 ms
Total FIRRTL Compile Time: 25.5 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534354971450
test RF Success: 0 tests passed in 5 cycles taking 0.012608 seconds
[[35minfo[0m] [0.001] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 2 s, completed Aug 15, 2018 5:42:53 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 2 2 1 1 0 2 Soft -td ./results/RF_2_2_1_1_0_2_Soft/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.147] Done elaborating.
Total FIRRTL Compile Time: 1179.5 ms
Total FIRRTL Compile Time: 40.3 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534354977900
test RF Success: 0 tests passed in 5 cycles taking 0.019032 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:42:59 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 2 2 1 1 0 2 Firm -td ./results/RF_2_2_1_1_0_2_Firm/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.167] Done elaborating.
Total FIRRTL Compile Time: 1195.1 ms
Total FIRRTL Compile Time: 40.7 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534354984594
test RF Success: 0 tests passed in 5 cycles taking 0.018409 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:43:06 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 2 2 1 1 0 4 None -td ./results/RF_2_2_1_1_0_4_None/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.135] Done elaborating.
Total FIRRTL Compile Time: 951.5 ms
Total FIRRTL Compile Time: 26.6 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534354991374
test RF Success: 0 tests passed in 5 cycles taking 0.013027 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 2 s, completed Aug 15, 2018 5:43:13 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 2 2 1 1 0 4 Soft -td ./results/RF_2_2_1_1_0_4_Soft/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.152] Done elaborating.
Total FIRRTL Compile Time: 1106.6 ms
Total FIRRTL Compile Time: 40.5 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534354997719
test RF Success: 0 tests passed in 5 cycles taking 0.020649 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:43:19 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 2 2 1 1 0 4 Firm -td ./results/RF_2_2_1_1_0_4_Firm/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.126] Done elaborating.
Total FIRRTL Compile Time: 1069.7 ms
Total FIRRTL Compile Time: 32.5 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534355004276
test RF Success: 0 tests passed in 5 cycles taking 0.015899 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 2 s, completed Aug 15, 2018 5:43:26 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 2 2 1 1 0 8 None -td ./results/RF_2_2_1_1_0_8_None/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.136] Done elaborating.
Total FIRRTL Compile Time: 983.7 ms
Total FIRRTL Compile Time: 29.0 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534355010875
test RF Success: 0 tests passed in 5 cycles taking 0.012617 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 2 s, completed Aug 15, 2018 5:43:32 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 2 2 1 1 0 8 Soft -td ./results/RF_2_2_1_1_0_8_Soft/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.142] Done elaborating.
Total FIRRTL Compile Time: 1041.7 ms
Total FIRRTL Compile Time: 32.8 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534355017206
test RF Success: 0 tests passed in 5 cycles taking 0.017878 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 2 s, completed Aug 15, 2018 5:43:38 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 2 2 1 1 0 8 Firm -td ./results/RF_2_2_1_1_0_8_Firm/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.152] Done elaborating.
Total FIRRTL Compile Time: 1208.8 ms
Total FIRRTL Compile Time: 39.0 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534355024110
test RF Success: 0 tests passed in 5 cycles taking 0.017398 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:43:46 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 2 2 1 1 0 16 None -td ./results/RF_2_2_1_1_0_16_None/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.135] Done elaborating.
Total FIRRTL Compile Time: 1178.5 ms
Total FIRRTL Compile Time: 33.6 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.002] SEED 1534355030630
test RF Success: 0 tests passed in 5 cycles taking 0.016679 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:43:52 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 2 2 1 1 0 16 Soft -td ./results/RF_2_2_1_1_0_16_Soft/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.143] Done elaborating.
Total FIRRTL Compile Time: 1133.6 ms
Total FIRRTL Compile Time: 35.3 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534355037241
test RF Success: 0 tests passed in 5 cycles taking 0.016289 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:43:59 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 2 2 1 1 0 16 Firm -td ./results/RF_2_2_1_1_0_16_Firm/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.131] Done elaborating.
Total FIRRTL Compile Time: 983.7 ms
Total FIRRTL Compile Time: 33.3 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534355044000
test RF Success: 0 tests passed in 5 cycles taking 0.013973 seconds
[[35minfo[0m] [0.001] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 2 s, completed Aug 15, 2018 5:44:05 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 2 2 1 1 2 2 None -td ./results/RF_2_2_1_1_2_2_None/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.128] Done elaborating.
Total FIRRTL Compile Time: 1196.0 ms
Total FIRRTL Compile Time: 79.9 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534355050250
test RF Success: 0 tests passed in 5 cycles taking 0.019099 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:44:12 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 2 2 1 1 2 2 Soft -td ./results/RF_2_2_1_1_2_2_Soft/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.163] Done elaborating.
Total FIRRTL Compile Time: 1023.5 ms
Total FIRRTL Compile Time: 53.6 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534355056870
test RF Success: 0 tests passed in 5 cycles taking 0.016640 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:44:18 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 2 2 1 1 2 4 None -td ./results/RF_2_2_1_1_2_4_None/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.133] Done elaborating.
Total FIRRTL Compile Time: 1173.3 ms
Total FIRRTL Compile Time: 55.7 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.002] SEED 1534355063426
test RF Success: 0 tests passed in 5 cycles taking 0.019253 seconds
[[35minfo[0m] [0.003] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:44:25 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 2 2 1 1 2 4 Soft -td ./results/RF_2_2_1_1_2_4_Soft/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.148] Done elaborating.
Total FIRRTL Compile Time: 1203.0 ms
Total FIRRTL Compile Time: 68.6 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534355069995
test RF Success: 0 tests passed in 5 cycles taking 0.019143 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:44:31 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 2 2 1 1 2 8 None -td ./results/RF_2_2_1_1_2_8_None/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.132] Done elaborating.
Total FIRRTL Compile Time: 1081.6 ms
Total FIRRTL Compile Time: 55.7 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534355077035
test RF Success: 0 tests passed in 5 cycles taking 0.014705 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 2 s, completed Aug 15, 2018 5:44:38 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 2 2 1 1 2 8 Soft -td ./results/RF_2_2_1_1_2_8_Soft/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.151] Done elaborating.
Total FIRRTL Compile Time: 1207.5 ms
Total FIRRTL Compile Time: 76.4 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534355083717
test RF Success: 0 tests passed in 5 cycles taking 0.021605 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:44:45 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 2 2 1 1 2 16 None -td ./results/RF_2_2_1_1_2_16_None/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.130] Done elaborating.
Total FIRRTL Compile Time: 1093.7 ms
Total FIRRTL Compile Time: 55.0 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534355090520
test RF Success: 0 tests passed in 5 cycles taking 0.022116 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:44:52 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 2 2 1 1 2 16 Soft -td ./results/RF_2_2_1_1_2_16_Soft/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.165] Done elaborating.
Total FIRRTL Compile Time: 1027.4 ms
Total FIRRTL Compile Time: 56.1 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534355097225
test RF Success: 0 tests passed in 5 cycles taking 0.016083 seconds
[[35minfo[0m] [0.001] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:44:59 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 2 2 1 1 4 2 None -td ./results/RF_2_2_1_1_4_2_None/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.142] Done elaborating.
Total FIRRTL Compile Time: 1403.4 ms
Total FIRRTL Compile Time: 108.0 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534355103659
test RF Success: 0 tests passed in 5 cycles taking 0.023808 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:45:05 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 2 2 1 1 4 2 Soft -td ./results/RF_2_2_1_1_4_2_Soft/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.151] Done elaborating.
Total FIRRTL Compile Time: 1178.9 ms
Total FIRRTL Compile Time: 85.2 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.002] SEED 1534355110743
test RF Success: 0 tests passed in 5 cycles taking 0.020140 seconds
[[35minfo[0m] [0.003] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:45:12 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 2 2 1 1 4 4 None -td ./results/RF_2_2_1_1_4_4_None/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.156] Done elaborating.
Total FIRRTL Compile Time: 1353.5 ms
Total FIRRTL Compile Time: 104.0 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.002] SEED 1534355117482
test RF Success: 0 tests passed in 5 cycles taking 0.024977 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:45:19 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 2 2 1 1 4 4 Soft -td ./results/RF_2_2_1_1_4_4_Soft/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.155] Done elaborating.
Total FIRRTL Compile Time: 1301.7 ms
Total FIRRTL Compile Time: 95.6 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534355124846
test RF Success: 0 tests passed in 5 cycles taking 0.020854 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:45:27 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 2 2 1 1 4 8 None -td ./results/RF_2_2_1_1_4_8_None/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.154] Done elaborating.
Total FIRRTL Compile Time: 1256.0 ms
Total FIRRTL Compile Time: 101.5 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534355131875
test RF Success: 0 tests passed in 5 cycles taking 0.024180 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:45:34 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 2 2 1 1 4 8 Soft -td ./results/RF_2_2_1_1_4_8_Soft/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.175] Done elaborating.
Total FIRRTL Compile Time: 1228.4 ms
Total FIRRTL Compile Time: 84.9 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534355138998
test RF Success: 0 tests passed in 5 cycles taking 0.019876 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:45:41 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 2 2 1 1 4 16 None -td ./results/RF_2_2_1_1_4_16_None/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.150] Done elaborating.
Total FIRRTL Compile Time: 1154.4 ms
Total FIRRTL Compile Time: 94.5 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534355146107
test RF Success: 0 tests passed in 5 cycles taking 0.019561 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:45:48 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 2 2 1 1 4 16 Soft -td ./results/RF_2_2_1_1_4_16_Soft/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.167] Done elaborating.
Total FIRRTL Compile Time: 1243.0 ms
Total FIRRTL Compile Time: 90.4 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534355153086
test RF Success: 0 tests passed in 5 cycles taking 0.022204 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:45:55 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 2 2 1 1 6 2 None -td ./results/RF_2_2_1_1_6_2_None/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.160] Done elaborating.
Total FIRRTL Compile Time: 1212.5 ms
Total FIRRTL Compile Time: 204.3 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534355159887
test RF Success: 0 tests passed in 5 cycles taking 0.024106 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:46:02 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 2 2 1 1 6 2 Soft -td ./results/RF_2_2_1_1_6_2_Soft/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.178] Done elaborating.
Total FIRRTL Compile Time: 1358.6 ms
Total FIRRTL Compile Time: 152.6 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534355167359
test RF Success: 0 tests passed in 5 cycles taking 0.025073 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:46:09 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 2 2 1 1 6 4 None -td ./results/RF_2_2_1_1_6_4_None/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.171] Done elaborating.
Total FIRRTL Compile Time: 1405.2 ms
Total FIRRTL Compile Time: 154.7 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534355174891
test RF Success: 0 tests passed in 5 cycles taking 0.019194 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:46:17 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 2 2 1 1 6 4 Soft -td ./results/RF_2_2_1_1_6_4_Soft/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.200] Done elaborating.
Total FIRRTL Compile Time: 1433.0 ms
Total FIRRTL Compile Time: 187.6 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534355182164
test RF Success: 0 tests passed in 5 cycles taking 0.025070 seconds
[[35minfo[0m] [0.001] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:46:24 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 2 2 1 1 6 8 None -td ./results/RF_2_2_1_1_6_8_None/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.156] Done elaborating.
Total FIRRTL Compile Time: 1284.5 ms
Total FIRRTL Compile Time: 152.8 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534355189455
test RF Success: 0 tests passed in 5 cycles taking 0.020403 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:46:31 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 2 2 1 1 6 8 Soft -td ./results/RF_2_2_1_1_6_8_Soft/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.174] Done elaborating.
Total FIRRTL Compile Time: 1442.6 ms
Total FIRRTL Compile Time: 153.3 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534355196404
test RF Success: 0 tests passed in 5 cycles taking 0.029901 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:46:38 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 2 2 1 1 6 16 None -td ./results/RF_2_2_1_1_6_16_None/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.172] Done elaborating.
Total FIRRTL Compile Time: 1384.8 ms
Total FIRRTL Compile Time: 159.0 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534355203542
test RF Success: 0 tests passed in 5 cycles taking 0.021128 seconds
[[35minfo[0m] [0.001] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:46:45 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 2 2 1 1 6 16 Soft -td ./results/RF_2_2_1_1_6_16_Soft/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.176] Done elaborating.
Total FIRRTL Compile Time: 1355.4 ms
Total FIRRTL Compile Time: 153.9 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534355210871
test RF Success: 0 tests passed in 5 cycles taking 0.022290 seconds
[[35minfo[0m] [0.001] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:46:53 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 2 2 2 2 0 2 None -td ./results/RF_2_2_2_2_0_2_None/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.131] Done elaborating.
Total FIRRTL Compile Time: 1073.4 ms
Total FIRRTL Compile Time: 30.2 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534355218287
test RF Success: 0 tests passed in 5 cycles taking 0.017995 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:47:00 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 2 2 2 2 0 2 Soft -td ./results/RF_2_2_2_2_0_2_Soft/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.147] Done elaborating.
Total FIRRTL Compile Time: 1070.3 ms
Total FIRRTL Compile Time: 46.9 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.000] SEED 1534355224899
test RF Success: 0 tests passed in 5 cycles taking 0.017626 seconds
[[35minfo[0m] [0.001] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:47:06 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 2 2 2 2 0 2 Firm -td ./results/RF_2_2_2_2_0_2_Firm/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.136] Done elaborating.
Total FIRRTL Compile Time: 992.7 ms
Total FIRRTL Compile Time: 33.9 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534355231486
test RF Success: 0 tests passed in 5 cycles taking 0.016696 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 2 s, completed Aug 15, 2018 5:47:13 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 2 2 2 2 0 4 None -td ./results/RF_2_2_2_2_0_4_None/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.132] Done elaborating.
Total FIRRTL Compile Time: 1016.9 ms
Total FIRRTL Compile Time: 26.5 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534355238342
test RF Success: 0 tests passed in 5 cycles taking 0.014042 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 2 s, completed Aug 15, 2018 5:47:20 PM[0m
 4 16 None -td ./results/RF_1_1_4_4_4_16_None/"
sbt "test:runMain pe.Test RF 1 1 4 4 4 16 Soft -td ./results/RF_1_1_4_4_4_16_Soft/"
sbt "test:runMain pe.Test RF 1 1 4 4 6 2 None -td ./results/RF_1_1_4_4_6_2_None/"
sbt "test:runMain pe.Test RF 1 1 4 4 6 2 Soft -td ./results/RF_1_1_4_4_6_2_Soft/"
sbt "test:runMain pe.Test RF 1 1 4 4 6 4 None -td ./results/RF_1_1_4_4_6_4_None/"
sbt "test:runMain pe.Test RF 1 1 4 4 6 4 Soft -td ./results/RF_1_1_4_4_6_4_Soft/"
sbt "test:runMain pe.Test RF 1 1 4 4 6 8 None -td ./results/RF_1_1_4_4_6_8_None/"
sbt "test:runMain pe.Test RF 1 1 4 4 6 8 Soft -td ./results/RF_1_1_4_4_6_8_Soft/"
sbt "test:runMain pe.Test RF 1 1 4 4 6 16 None -td ./results/RF_1_1_4_4_6_16_None/"
sbt "test:runMain pe.Test RF 1 1 4 4 6 16 Soft -td ./results/RF_1_1_4_4_6_16_Soft/"
sbt "test:runMain pe.Test RF 2 2 1 1 0 2 None -td ./results/RF_2_2_1_1_0_2_None/"
sbt "test:runMain pe.Test RF 2 2 1 1 0 2 Soft -td ./results/RF_2_2_1_1_0_2_Soft/"
sbt "test:runMain pe.Test RF 2 2 1 1 0 2 Firm -td ./results/RF_2_2_1_1_0_2_Firm/"
sbt "test:runMain pe.Test RF 2 2 1 1 0 4 None -td ./results/RF_2_2_1_1_0_4_None/"
sbt "test:runMain pe.Test RF 2 2 1 1 0 4 Soft -td ./results/RF_2_2_1_1_0_4_Soft/"
sbt "test:runMain pe.Test RF 2 2 1 1 0 4 Firm -td ./results/RF_2_2_1_1_0_4_Firm/"
sbt "test:runMain pe.Test RF 2 2 1 1 0 8 None -td ./results/RF_2_2_1_1_0_8_None/"
sbt "test:runMain pe.Test RF 2 2 1 1 0 8 Soft -td ./results/RF_2_2_1_1_0_8_Soft/"
sbt "test:runMain pe.Test RF 2 2 1 1 0 8 Firm -td ./results/RF_2_2_1_1_0_8_Firm/"
sbt "test:runMain pe.Test RF 2 2 1 1 0 16 None -td ./results/RF_2_2_1_1_0_16_None/"
sbt "test:runMain pe.Test RF 2 2 1 1 0 16 Soft -td ./results/RF_2_2_1_1_0_16_Soft/"
sbt "test:runMain pe.Test RF 2 2 1 1 0 16 Firm -td ./results/RF_2_2_1_1_0_16_Firm/"
sbt "test:runMain pe.Test RF 2 2 1 1 2 2 None -td ./results/RF_2_2_1_1_2_2_None/"
sbt "test:runMain pe.Test RF 2 2 1 1 2 2 Soft -td ./results/RF_2_2_1_1_2_2_Soft/"
sbt "test:runMain pe.Test RF 2 2 1 1 2 4 None -td ./results/RF_2_2_1_1_2_4_None/"
sbt "test:runMain pe.Test RF 2 2 1 1 2 4 Soft -td ./results/RF_2_2_1_1_2_4_Soft/"
sbt "test:runMain pe.Test RF 2 2 1 1 2 8 None -td ./results/RF_2_2_1_1_2_8_None/"
sbt "test:runMain pe.Test RF 2 2 1 1 2 8 Soft -td ./results/RF_2_2_1_1_2_8_Soft/"
sbt "test:runMain pe.Test RF 2 2 1 1 2 16 None -td ./results/RF_2_2_1_1_2_16_None/"
sbt "test:runMain pe.Test RF 2 2 1 1 2 16 Soft -td ./results/RF_2_2_1_1_2_16_Soft/"
sbt "test:runMain pe.Test RF 2 2 1 1 4 2 None -td ./results/RF_2_2_1_1_4_2_None/"
sbt "test:runMain pe.Test RF 2 2 1 1 4 2 Soft -td ./results/RF_2_2_1_1_4_2_Soft/"
sbt "test:runMain pe.Test RF 2 2 1 1 4 4 None -td ./results/RF_2_2_1_1_4_4_None/"
sbt "test:runMain pe.Test RF 2 2 1 1 4 4 Soft -td ./results/RF_2_2_1_1_4_4_Soft/"
sbt "test:runMain pe.Test RF 2 2 1 1 4 8 None -td ./results/RF_2_2_1_1_4_8_None/"
sbt "test:runMain pe.Test RF 2 2 1 1 4 8 Soft -td ./results/RF_2_2_1_1_4_8_Soft/"
sbt "test:runMain pe.Test RF 2 2 1 1 4 16 None -td ./results/RF_2_2_1_1_4_16_None/"
sbt "test:runMain pe.Test RF 2 2 1 1 4 16 Soft -td ./results/RF_2_2_1_1_4_16_Soft/"
sbt "test:runMain pe.Test RF 2 2 1 1 6 2 None -td ./results/RF_2_2_1_1_6_2_None/"
sbt "test:runMain pe.Test RF 2 2 1 1 6 2 Soft -td ./results/RF_2_2_1_1_6_2_Soft/"
sbt "test:runMain pe.Test RF 2 2 1 1 6 4 None -td ./results/RF_2_2_1_1_6_4_None/"
sbt "test:runMain pe.Test RF 2 2 1 1 6 4 Soft -td ./results/RF_2_2_1_1_6_4_Soft/"
sbt "test:runMain pe.Test RF 2 2 1 1 6 8 None -td ./results/RF_2_2_1_1_6_8_None/"
sbt "test:runMain pe.Test RF 2 2 1 1 6 8 Soft -td ./results/RF_2_2_1_1_6_8_Soft/"
sbt "test:runMain pe.Test RF 2 2 1 1 6 16 None -td ./results/RF_2_2_1_1_6_16_None/"
sbt "test:runMain pe.Test RF 2 2 1 1 6 16 Soft -td ./results/RF_2_2_1_1_6_16_Soft/"
sbt "test:runMain pe.Test RF 2 2 2 2 0 2 None -td ./results/RF_2_2_2_2_0_2_None/"
sbt "test:runMain pe.Test RF 2 2 2 2 0 2 Soft -td ./results/RF_2_2_2_2_0_2_Soft/"
sbt "test:runMain pe.Test RF 2 2 2 2 0 2 Firm -td ./results/RF_2_2_2_2_0_2_Firm/"
sbt "test:runMain pe.Test RF 2 2 2 2 0 4 None -td ./results/RF_2_2_2_2_0_4_None/"
sbt "t[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 2 2 2 2 0 4 Soft -td ./results/RF_2_2_2_2_0_4_Soft/[0m
[[35minfo[0m] [0.004] Elaborating design...
[[35minfo[0m] [0.156] Done elaborating.
Total FIRRTL Compile Time: 1059.3 ms
Total FIRRTL Compile Time: 43.8 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534355245331
test RF Success: 0 tests passed in 5 cycles taking 0.018132 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 2 s, completed Aug 15, 2018 5:47:27 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 2 2 2 2 0 4 Firm -td ./results/RF_2_2_2_2_0_4_Firm/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.127] Done elaborating.
Total FIRRTL Compile Time: 1075.2 ms
Total FIRRTL Compile Time: 41.0 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534355251961
test RF Success: 0 tests passed in 5 cycles taking 0.017915 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 2 s, completed Aug 15, 2018 5:47:33 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 2 2 2 2 0 8 None -td ./results/RF_2_2_2_2_0_8_None/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.127] Done elaborating.
Total FIRRTL Compile Time: 1067.6 ms
Total FIRRTL Compile Time: 34.9 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534355258461
test RF Success: 0 tests passed in 5 cycles taking 0.020281 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 2 s, completed Aug 15, 2018 5:47:40 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 2 2 2 2 0 8 Soft -td ./results/RF_2_2_2_2_0_8_Soft/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.176] Done elaborating.
Total FIRRTL Compile Time: 1094.8 ms
Total FIRRTL Compile Time: 41.9 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534355265408
test RF Success: 0 tests passed in 5 cycles taking 0.020722 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:47:47 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 2 2 2 2 0 8 Firm -td ./results/RF_2_2_2_2_0_8_Firm/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.132] Done elaborating.
Total FIRRTL Compile Time: 1142.1 ms
Total FIRRTL Compile Time: 40.8 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534355272206
test RF Success: 0 tests passed in 5 cycles taking 0.019225 seconds
[[35minfo[0m] [0.001] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:47:54 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 2 2 2 2 0 16 None -td ./results/RF_2_2_2_2_0_16_None/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.127] Done elaborating.
Total FIRRTL Compile Time: 1092.2 ms
Total FIRRTL Compile Time: 29.1 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534355279069
test RF Success: 0 tests passed in 5 cycles taking 0.015752 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 2 s, completed Aug 15, 2018 5:48:00 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 2 2 2 2 0 16 Soft -td ./results/RF_2_2_2_2_0_16_Soft/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.149] Done elaborating.
Total FIRRTL Compile Time: 1217.0 ms
Total FIRRTL Compile Time: 76.8 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534355285637
test RF Success: 0 tests passed in 5 cycles taking 0.027056 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:48:07 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 2 2 2 2 0 16 Firm -td ./results/RF_2_2_2_2_0_16_Firm/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.142] Done elaborating.
Total FIRRTL Compile Time: 1040.9 ms
Total FIRRTL Compile Time: 33.5 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534355292864
test RF Success: 0 tests passed in 5 cycles taking 0.017164 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:48:14 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 2 2 2 2 2 2 None -td ./results/RF_2_2_2_2_2_2_None/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.133] Done elaborating.
Total FIRRTL Compile Time: 1285.6 ms
Total FIRRTL Compile Time: 87.6 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.002] SEED 1534355299552
test RF Success: 0 tests passed in 5 cycles taking 0.019124 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:48:21 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 2 2 2 2 2 2 Soft -td ./results/RF_2_2_2_2_2_2_Soft/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.150] Done elaborating.
Total FIRRTL Compile Time: 1215.6 ms
Total FIRRTL Compile Time: 82.1 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534355306481
test RF Success: 0 tests passed in 5 cycles taking 0.022837 seconds
[[35minfo[0m] [0.001] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:48:28 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 2 2 2 2 2 4 None -td ./results/RF_2_2_2_2_2_4_None/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.153] Done elaborating.
Total FIRRTL Compile Time: 1049.8 ms
Total FIRRTL Compile Time: 57.5 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534355313186
test RF Success: 0 tests passed in 5 cycles taking 0.017671 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 2 s, completed Aug 15, 2018 5:48:34 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 2 2 2 2 2 4 Soft -td ./results/RF_2_2_2_2_2_4_Soft/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.153] Done elaborating.
Total FIRRTL Compile Time: 1238.0 ms
Total FIRRTL Compile Time: 64.6 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534355319835
test RF Success: 0 tests passed in 5 cycles taking 0.021292 seconds
[[35minfo[0m] [0.001] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:48:41 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 2 2 2 2 2 8 None -td ./results/RF_2_2_2_2_2_8_None/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.137] Done elaborating.
Total FIRRTL Compile Time: 1225.3 ms
Total FIRRTL Compile Time: 66.8 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534355326758
test RF Success: 0 tests passed in 5 cycles taking 0.018197 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:48:48 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 2 2 2 2 2 8 Soft -td ./results/RF_2_2_2_2_2_8_Soft/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.165] Done elaborating.
Total FIRRTL Compile Time: 1265.6 ms
Total FIRRTL Compile Time: 63.1 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534355333539
test RF Success: 0 tests passed in 5 cycles taking 0.023208 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:48:55 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 2 2 2 2 2 16 None -td ./results/RF_2_2_2_2_2_16_None/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.127] Done elaborating.
Total FIRRTL Compile Time: 1158.1 ms
Total FIRRTL Compile Time: 84.4 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.003] SEED 1534355340342
test RF Success: 0 tests passed in 5 cycles taking 0.029101 seconds
[[35minfo[0m] [0.003] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:49:02 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 2 2 2 2 2 16 Soft -td ./results/RF_2_2_2_2_2_16_Soft/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.172] Done elaborating.
Total FIRRTL Compile Time: 1084.9 ms
Total FIRRTL Compile Time: 71.1 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534355347085
test RF Success: 0 tests passed in 5 cycles taking 0.020389 seconds
[[35minfo[0m] [0.001] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:49:09 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 2 2 2 2 4 2 None -td ./results/RF_2_2_2_2_4_2_None/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.138] Done elaborating.
Total FIRRTL Compile Time: 1304.8 ms
Total FIRRTL Compile Time: 94.2 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.000] SEED 1534355353492
test RF Success: 0 tests passed in 5 cycles taking 0.020028 seconds
[[35minfo[0m] [0.001] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:49:15 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 2 2 2 2 4 2 Soft -td ./results/RF_2_2_2_2_4_2_Soft/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.161] Done elaborating.
Total FIRRTL Compile Time: 1307.8 ms
Total FIRRTL Compile Time: 117.6 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534355360455
test RF Success: 0 tests passed in 5 cycles taking 0.020725 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:49:22 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 2 2 2 2 4 4 None -td ./results/RF_2_2_2_2_4_4_None/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.139] Done elaborating.
Total FIRRTL Compile Time: 1235.0 ms
Total FIRRTL Compile Time: 103.5 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534355367442
test RF Success: 0 tests passed in 5 cycles taking 0.023834 seconds
[[35minfo[0m] [0.001] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:49:29 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 2 2 2 2 4 4 Soft -td ./results/RF_2_2_2_2_4_4_Soft/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.155] Done elaborating.
Total FIRRTL Compile Time: 1342.1 ms
Total FIRRTL Compile Time: 94.5 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534355374290
test RF Success: 0 tests passed in 5 cycles taking 0.021347 seconds
[[35minfo[0m] [0.001] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:49:36 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 2 2 2 2 4 8 None -td ./results/RF_2_2_2_2_4_8_None/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.139] Done elaborating.
Total FIRRTL Compile Time: 1191.4 ms
Total FIRRTL Compile Time: 92.7 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534355381262
test RF Success: 0 tests passed in 5 cycles taking 0.020080 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:49:43 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 2 2 2 2 4 8 Soft -td ./results/RF_2_2_2_2_4_8_Soft/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.157] Done elaborating.
Total FIRRTL Compile Time: 1282.9 ms
Total FIRRTL Compile Time: 101.8 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534355387994
test RF Success: 0 tests passed in 5 cycles taking 0.021203 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:49:50 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 2 2 2 2 4 16 None -td ./results/RF_2_2_2_2_4_16_None/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.139] Done elaborating.
Total FIRRTL Compile Time: 1346.8 ms
Total FIRRTL Compile Time: 106.6 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.002] SEED 1534355394947
test RF Success: 0 tests passed in 5 cycles taking 0.029770 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:49:57 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 2 2 2 2 4 16 Soft -td ./results/RF_2_2_2_2_4_16_Soft/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.151] Done elaborating.
Total FIRRTL Compile Time: 1309.1 ms
Total FIRRTL Compile Time: 82.6 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534355401933
test RF Success: 0 tests passed in 5 cycles taking 0.021595 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:50:04 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 2 2 2 2 6 2 None -td ./results/RF_2_2_2_2_6_2_None/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.162] Done elaborating.
Total FIRRTL Compile Time: 1425.3 ms
Total FIRRTL Compile Time: 161.7 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534355408751
test RF Success: 0 tests passed in 5 cycles taking 0.020672 seconds
[[35minfo[0m] [0.001] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:50:11 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 2 2 2 2 6 2 Soft -td ./results/RF_2_2_2_2_6_2_Soft/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.180] Done elaborating.
Total FIRRTL Compile Time: 1295.3 ms
Total FIRRTL Compile Time: 150.2 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534355416028
test RF Success: 0 tests passed in 5 cycles taking 0.024105 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:50:18 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 2 2 2 2 6 4 None -td ./results/RF_2_2_2_2_6_4_None/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.167] Done elaborating.
Total FIRRTL Compile Time: 1348.5 ms
Total FIRRTL Compile Time: 163.6 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534355423064
test RF Success: 0 tests passed in 5 cycles taking 0.020731 seconds
[[35minfo[0m] [0.001] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:50:25 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 2 2 2 2 6 4 Soft -td ./results/RF_2_2_2_2_6_4_Soft/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.177] Done elaborating.
Total FIRRTL Compile Time: 1270.0 ms
Total FIRRTL Compile Time: 149.9 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534355430537
test RF Success: 0 tests passed in 5 cycles taking 0.024226 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:50:32 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 2 2 2 2 6 8 None -td ./results/RF_2_2_2_2_6_8_None/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.183] Done elaborating.
Total FIRRTL Compile Time: 1462.5 ms
Total FIRRTL Compile Time: 218.3 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534355437563
test RF Success: 0 tests passed in 5 cycles taking 0.020460 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:50:40 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 2 2 2 2 6 8 Soft -td ./results/RF_2_2_2_2_6_8_Soft/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.174] Done elaborating.
Total FIRRTL Compile Time: 1282.3 ms
Total FIRRTL Compile Time: 152.0 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534355444989
test RF Success: 0 tests passed in 5 cycles taking 0.021356 seconds
[[35minfo[0m] [0.001] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:50:47 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 2 2 2 2 6 16 None -td ./results/RF_2_2_2_2_6_16_None/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.206] Done elaborating.
Total FIRRTL Compile Time: 1519.1 ms
Total FIRRTL Compile Time: 192.9 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534355452125
test RF Success: 0 tests passed in 5 cycles taking 0.026264 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:50:54 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 2 2 2 2 6 16 Soft -td ./results/RF_2_2_2_2_6_16_Soft/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.200] Done elaborating.
Total FIRRTL Compile Time: 1277.4 ms
Total FIRRTL Compile Time: 154.8 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534355459435
test RF Success: 0 tests passed in 5 cycles taking 0.020126 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:51:01 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 2 2 4 4 0 2 None -td ./results/RF_2_2_4_4_0_2_None/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.163] Done elaborating.
Total FIRRTL Compile Time: 1214.2 ms
Total FIRRTL Compile Time: 39.4 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.002] SEED 1534355466710
test RF Success: 0 tests passed in 5 cycles taking 0.018260 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:51:08 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 2 2 4 4 0 2 Soft -td ./results/RF_2_2_4_4_0_2_Soft/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.157] Done elaborating.
Total FIRRTL Compile Time: 1158.0 ms
Total FIRRTL Compile Time: 58.5 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534355473707
test RF Success: 0 tests passed in 5 cycles taking 0.023288 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:51:15 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 2 2 4 4 0 2 Firm -td ./results/RF_2_2_4_4_0_2_Firm/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.142] Done elaborating.
Total FIRRTL Compile Time: 1083.5 ms
Total FIRRTL Compile Time: 66.5 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534355480422
test RF Success: 0 tests passed in 5 cycles taking 0.027660 seconds
[[35minfo[0m] [0.004] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:51:22 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 2 2 4 4 0 4 None -td ./results/RF_2_2_4_4_0_4_None/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.133] Done elaborating.
Total FIRRTL Compile Time: 1148.0 ms
Total FIRRTL Compile Time: 52.7 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.002] SEED 1534355487366
test RF Success: 0 tests passed in 5 cycles taking 0.027663 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:51:29 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 2 2 4 4 0 4 Soft -td ./results/RF_2_2_4_4_0_4_Soft/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.176] Done elaborating.
Total FIRRTL Compile Time: 1251.8 ms
Total FIRRTL Compile Time: 87.5 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.002] SEED 1534355494261
test RF Success: 0 tests passed in 5 cycles taking 0.025540 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:51:36 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 2 2 4 4 0 4 Firm -td ./results/RF_2_2_4_4_0_4_Firm/[0m
[[35minfo[0m] [0.004] Elaborating design...
[[35minfo[0m] [0.192] Done elaborating.
Total FIRRTL Compile Time: 1037.1 ms
Total FIRRTL Compile Time: 43.5 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534355501543
test RF Success: 0 tests passed in 5 cycles taking 0.018913 seconds
[[35minfo[0m] [0.001] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:51:43 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 2 2 4 4 0 8 None -td ./results/RF_2_2_4_4_0_8_None/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.135] Done elaborating.
Total FIRRTL Compile Time: 992.3 ms
Total FIRRTL Compile Time: 32.3 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534355508342
test RF Success: 0 tests passed in 5 cycles taking 0.015483 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 2 s, completed Aug 15, 2018 5:51:49 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 2 2 4 4 0 8 Soft -td ./results/RF_2_2_4_4_0_8_Soft/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.167] Done elaborating.
Total FIRRTL Compile Time: 1074.4 ms
Total FIRRTL Compile Time: 74.9 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534355514920
test RF Success: 0 tests passed in 5 cycles taking 0.021386 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:51:56 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 2 2 4 4 0 8 Firm -td ./results/RF_2_2_4_4_0_8_Firm/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.153] Done elaborating.
Total FIRRTL Compile Time: 1171.6 ms
Total FIRRTL Compile Time: 47.9 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534355521585
test RF Success: 0 tests passed in 5 cycles taking 0.023118 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:52:03 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 2 2 4 4 0 16 None -td ./results/RF_2_2_4_4_0_16_None/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.136] Done elaborating.
Total FIRRTL Compile Time: 969.4 ms
Total FIRRTL Compile Time: 43.1 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534355528397
test RF Success: 0 tests passed in 5 cycles taking 0.017000 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 2 s, completed Aug 15, 2018 5:52:10 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 2 2 4 4 0 16 Soft -td ./results/RF_2_2_4_4_0_16_Soft/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.183] Done elaborating.
Total FIRRTL Compile Time: 1109.8 ms
Total FIRRTL Compile Time: 53.9 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534355534895
test RF Success: 0 tests passed in 5 cycles taking 0.023051 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:52:16 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 2 2 4 4 0 16 Firm -td ./results/RF_2_2_4_4_0_16_Firm/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.151] Done elaborating.
Total FIRRTL Compile Time: 1185.3 ms
Total FIRRTL Compile Time: 64.3 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.002] SEED 1534355541585
test RF Success: 0 tests passed in 5 cycles taking 0.027588 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:52:23 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 2 2 4 4 2 2 None -td ./results/RF_2_2_4_4_2_2_None/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.153] Done elaborating.
Total FIRRTL Compile Time: 1276.5 ms
Total FIRRTL Compile Time: 70.8 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534355548445
test RF Success: 0 tests passed in 5 cycles taking 0.019321 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:52:30 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 2 2 4 4 2 2 Soft -td ./results/RF_2_2_4_4_2_2_Soft/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.168] Done elaborating.
Total FIRRTL Compile Time: 1429.6 ms
Total FIRRTL Compile Time: 78.3 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534355555308
test RF Success: 0 tests passed in 5 cycles taking 0.036017 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:52:37 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 2 2 4 4 2 4 None -td ./results/RF_2_2_4_4_2_4_None/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.178] Done elaborating.
Total FIRRTL Compile Time: 1207.6 ms
Total FIRRTL Compile Time: 65.0 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534355562452
test RF Success: 0 tests passed in 5 cycles taking 0.020847 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:52:44 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 2 2 4 4 2 4 Soft -td ./results/RF_2_2_4_4_2_4_Soft/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.158] Done elaborating.
Total FIRRTL Compile Time: 1343.9 ms
Total FIRRTL Compile Time: 80.7 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534355568874
test RF Success: 0 tests passed in 5 cycles taking 0.022806 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:52:51 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 2 2 4 4 2 8 None -td ./results/RF_2_2_4_4_2_8_None/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.136] Done elaborating.
Total FIRRTL Compile Time: 1245.7 ms
Total FIRRTL Compile Time: 75.7 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534355575825
test RF Success: 0 tests passed in 5 cycles taking 0.023988 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:52:57 PM[0m
est:runMain pe.Test RF 2 2 2 2 0 4 Soft -td ./results/RF_2_2_2_2_0_4_Soft/"
sbt "test:runMain pe.Test RF 2 2 2 2 0 4 Firm -td ./results/RF_2_2_2_2_0_4_Firm/"
sbt "test:runMain pe.Test RF 2 2 2 2 0 8 None -td ./results/RF_2_2_2_2_0_8_None/"
sbt "test:runMain pe.Test RF 2 2 2 2 0 8 Soft -td ./results/RF_2_2_2_2_0_8_Soft/"
sbt "test:runMain pe.Test RF 2 2 2 2 0 8 Firm -td ./results/RF_2_2_2_2_0_8_Firm/"
sbt "test:runMain pe.Test RF 2 2 2 2 0 16 None -td ./results/RF_2_2_2_2_0_16_None/"
sbt "test:runMain pe.Test RF 2 2 2 2 0 16 Soft -td ./results/RF_2_2_2_2_0_16_Soft/"
sbt "test:runMain pe.Test RF 2 2 2 2 0 16 Firm -td ./results/RF_2_2_2_2_0_16_Firm/"
sbt "test:runMain pe.Test RF 2 2 2 2 2 2 None -td ./results/RF_2_2_2_2_2_2_None/"
sbt "test:runMain pe.Test RF 2 2 2 2 2 2 Soft -td ./results/RF_2_2_2_2_2_2_Soft/"
sbt "test:runMain pe.Test RF 2 2 2 2 2 4 None -td ./results/RF_2_2_2_2_2_4_None/"
sbt "test:runMain pe.Test RF 2 2 2 2 2 4 Soft -td ./results/RF_2_2_2_2_2_4_Soft/"
sbt "test:runMain pe.Test RF 2 2 2 2 2 8 None -td ./results/RF_2_2_2_2_2_8_None/"
sbt "test:runMain pe.Test RF 2 2 2 2 2 8 Soft -td ./results/RF_2_2_2_2_2_8_Soft/"
sbt "test:runMain pe.Test RF 2 2 2 2 2 16 None -td ./results/RF_2_2_2_2_2_16_None/"
sbt "test:runMain pe.Test RF 2 2 2 2 2 16 Soft -td ./results/RF_2_2_2_2_2_16_Soft/"
sbt "test:runMain pe.Test RF 2 2 2 2 4 2 None -td ./results/RF_2_2_2_2_4_2_None/"
sbt "test:runMain pe.Test RF 2 2 2 2 4 2 Soft -td ./results/RF_2_2_2_2_4_2_Soft/"
sbt "test:runMain pe.Test RF 2 2 2 2 4 4 None -td ./results/RF_2_2_2_2_4_4_None/"
sbt "test:runMain pe.Test RF 2 2 2 2 4 4 Soft -td ./results/RF_2_2_2_2_4_4_Soft/"
sbt "test:runMain pe.Test RF 2 2 2 2 4 8 None -td ./results/RF_2_2_2_2_4_8_None/"
sbt "test:runMain pe.Test RF 2 2 2 2 4 8 Soft -td ./results/RF_2_2_2_2_4_8_Soft/"
sbt "test:runMain pe.Test RF 2 2 2 2 4 16 None -td ./results/RF_2_2_2_2_4_16_None/"
sbt "test:runMain pe.Test RF 2 2 2 2 4 16 Soft -td ./results/RF_2_2_2_2_4_16_Soft/"
sbt "test:runMain pe.Test RF 2 2 2 2 6 2 None -td ./results/RF_2_2_2_2_6_2_None/"
sbt "test:runMain pe.Test RF 2 2 2 2 6 2 Soft -td ./results/RF_2_2_2_2_6_2_Soft/"
sbt "test:runMain pe.Test RF 2 2 2 2 6 4 None -td ./results/RF_2_2_2_2_6_4_None/"
sbt "test:runMain pe.Test RF 2 2 2 2 6 4 Soft -td ./results/RF_2_2_2_2_6_4_Soft/"
sbt "test:runMain pe.Test RF 2 2 2 2 6 8 None -td ./results/RF_2_2_2_2_6_8_None/"
sbt "test:runMain pe.Test RF 2 2 2 2 6 8 Soft -td ./results/RF_2_2_2_2_6_8_Soft/"
sbt "test:runMain pe.Test RF 2 2 2 2 6 16 None -td ./results/RF_2_2_2_2_6_16_None/"
sbt "test:runMain pe.Test RF 2 2 2 2 6 16 Soft -td ./results/RF_2_2_2_2_6_16_Soft/"
sbt "test:runMain pe.Test RF 2 2 4 4 0 2 None -td ./results/RF_2_2_4_4_0_2_None/"
sbt "test:runMain pe.Test RF 2 2 4 4 0 2 Soft -td ./results/RF_2_2_4_4_0_2_Soft/"
sbt "test:runMain pe.Test RF 2 2 4 4 0 2 Firm -td ./results/RF_2_2_4_4_0_2_Firm/"
sbt "test:runMain pe.Test RF 2 2 4 4 0 4 None -td ./results/RF_2_2_4_4_0_4_None/"
sbt "test:runMain pe.Test RF 2 2 4 4 0 4 Soft -td ./results/RF_2_2_4_4_0_4_Soft/"
sbt "test:runMain pe.Test RF 2 2 4 4 0 4 Firm -td ./results/RF_2_2_4_4_0_4_Firm/"
sbt "test:runMain pe.Test RF 2 2 4 4 0 8 None -td ./results/RF_2_2_4_4_0_8_None/"
sbt "test:runMain pe.Test RF 2 2 4 4 0 8 Soft -td ./results/RF_2_2_4_4_0_8_Soft/"
sbt "test:runMain pe.Test RF 2 2 4 4 0 8 Firm -td ./results/RF_2_2_4_4_0_8_Firm/"
sbt "test:runMain pe.Test RF 2 2 4 4 0 16 None -td ./results/RF_2_2_4_4_0_16_None/"
sbt "test:runMain pe.Test RF 2 2 4 4 0 16 Soft -td ./results/RF_2_2_4_4_0_16_Soft/"
sbt "test:runMain pe.Test RF 2 2 4 4 0 16 Firm -td ./results/RF_2_2_4_4_0_16_Firm/"
sbt "test:runMain pe.Test RF 2 2 4 4 2 2 None -td ./results/RF_2_2_4_4_2_2_None/"
sbt "test:runMain pe.Test RF 2 2 4 4 2 2 Soft -td ./results/RF_2_2_4_4_2_2_Soft/"
sbt "test:runMain pe.Test RF 2 2 4 4 2 4 None -td ./results/RF_2_2_4_4_2_4_None/"
sbt "test:runMain pe.Test RF 2 2 4 4 2 4 Soft -td ./results/RF_2_2_4_4_2_4_Soft/"
sbt "test:runMain pe.Test RF 2 2 4 4 2 8 None -td ./results/RF_2_2_4_4_2_8_None/"
sbt "test:runMain pe.Test RF 2 2 4 4 2 8 Soft -td ./results/[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 2 2 4 4 2 8 Soft -td ./results/RF_2_2_4_4_2_8_Soft/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.158] Done elaborating.
Total FIRRTL Compile Time: 1254.0 ms
Total FIRRTL Compile Time: 78.2 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534355582779
test RF Success: 0 tests passed in 5 cycles taking 0.023706 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:53:04 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 2 2 4 4 2 16 None -td ./results/RF_2_2_4_4_2_16_None/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.133] Done elaborating.
Total FIRRTL Compile Time: 1206.8 ms
Total FIRRTL Compile Time: 73.2 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.002] SEED 1534355589580
test RF Success: 0 tests passed in 5 cycles taking 0.018862 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:53:11 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 2 2 4 4 2 16 Soft -td ./results/RF_2_2_4_4_2_16_Soft/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.158] Done elaborating.
Total FIRRTL Compile Time: 1200.3 ms
Total FIRRTL Compile Time: 65.8 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534355596427
test RF Success: 0 tests passed in 5 cycles taking 0.026874 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:53:18 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 2 2 4 4 4 2 None -td ./results/RF_2_2_4_4_4_2_None/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.145] Done elaborating.
Total FIRRTL Compile Time: 1380.9 ms
Total FIRRTL Compile Time: 114.0 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534355603411
test RF Success: 0 tests passed in 5 cycles taking 0.022699 seconds
[[35minfo[0m] [0.001] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:53:25 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 2 2 4 4 4 2 Soft -td ./results/RF_2_2_4_4_4_2_Soft/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.172] Done elaborating.
Total FIRRTL Compile Time: 1311.7 ms
Total FIRRTL Compile Time: 100.0 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534355610840
test RF Success: 0 tests passed in 5 cycles taking 0.021577 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:53:33 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 2 2 4 4 4 4 None -td ./results/RF_2_2_4_4_4_4_None/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.146] Done elaborating.
Total FIRRTL Compile Time: 1364.1 ms
Total FIRRTL Compile Time: 162.9 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534355617879
test RF Success: 0 tests passed in 5 cycles taking 0.023107 seconds
[[35minfo[0m] [0.001] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:53:40 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 2 2 4 4 4 4 Soft -td ./results/RF_2_2_4_4_4_4_Soft/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.180] Done elaborating.
Total FIRRTL Compile Time: 1356.8 ms
Total FIRRTL Compile Time: 92.1 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534355624907
test RF Success: 0 tests passed in 5 cycles taking 0.020851 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:53:47 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 2 2 4 4 4 8 None -td ./results/RF_2_2_4_4_4_8_None/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.151] Done elaborating.
Total FIRRTL Compile Time: 1324.6 ms
Total FIRRTL Compile Time: 136.8 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534355632131
test RF Success: 0 tests passed in 5 cycles taking 0.022979 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:53:54 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 2 2 4 4 4 8 Soft -td ./results/RF_2_2_4_4_4_8_Soft/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.176] Done elaborating.
Total FIRRTL Compile Time: 1257.5 ms
Total FIRRTL Compile Time: 94.0 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534355639367
test RF Success: 0 tests passed in 5 cycles taking 0.020016 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:54:01 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 2 2 4 4 4 16 None -td ./results/RF_2_2_4_4_4_16_None/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.143] Done elaborating.
Total FIRRTL Compile Time: 1259.3 ms
Total FIRRTL Compile Time: 101.9 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534355646156
test RF Success: 0 tests passed in 5 cycles taking 0.023690 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:54:08 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 2 2 4 4 4 16 Soft -td ./results/RF_2_2_4_4_4_16_Soft/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.172] Done elaborating.
Total FIRRTL Compile Time: 1297.7 ms
Total FIRRTL Compile Time: 95.8 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534355652967
test RF Success: 0 tests passed in 5 cycles taking 0.020556 seconds
[[35minfo[0m] [0.001] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:54:15 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 2 2 4 4 6 2 None -td ./results/RF_2_2_4_4_6_2_None/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.182] Done elaborating.
Total FIRRTL Compile Time: 1393.9 ms
Total FIRRTL Compile Time: 247.4 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534355659931
test RF Success: 0 tests passed in 5 cycles taking 0.027302 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:54:22 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 2 2 4 4 6 2 Soft -td ./results/RF_2_2_4_4_6_2_Soft/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.195] Done elaborating.
Total FIRRTL Compile Time: 1495.5 ms
Total FIRRTL Compile Time: 214.6 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534355667348
test RF Success: 0 tests passed in 5 cycles taking 0.020809 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:54:29 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 2 2 4 4 6 4 None -td ./results/RF_2_2_4_4_6_4_None/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.159] Done elaborating.
Total FIRRTL Compile Time: 1368.2 ms
Total FIRRTL Compile Time: 278.5 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.002] SEED 1534355674822
test RF Success: 0 tests passed in 5 cycles taking 0.032721 seconds
[[35minfo[0m] [0.003] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:54:37 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 2 2 4 4 6 4 Soft -td ./results/RF_2_2_4_4_6_4_Soft/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.195] Done elaborating.
Total FIRRTL Compile Time: 1663.3 ms
Total FIRRTL Compile Time: 222.5 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534355682006
test RF Success: 0 tests passed in 5 cycles taking 0.021922 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 4 s, completed Aug 15, 2018 5:54:44 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 2 2 4 4 6 8 None -td ./results/RF_2_2_4_4_6_8_None/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.161] Done elaborating.
Total FIRRTL Compile Time: 1553.0 ms
Total FIRRTL Compile Time: 285.0 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534355689612
test RF Success: 0 tests passed in 5 cycles taking 0.029163 seconds
[[35minfo[0m] [0.001] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:54:52 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 2 2 4 4 6 8 Soft -td ./results/RF_2_2_4_4_6_8_Soft/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.186] Done elaborating.
Total FIRRTL Compile Time: 1320.2 ms
Total FIRRTL Compile Time: 200.6 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534355697191
test RF Success: 0 tests passed in 5 cycles taking 0.018697 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:54:59 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 2 2 4 4 6 16 None -td ./results/RF_2_2_4_4_6_16_None/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.165] Done elaborating.
Total FIRRTL Compile Time: 1559.8 ms
Total FIRRTL Compile Time: 293.8 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534355704590
test RF Success: 0 tests passed in 5 cycles taking 0.030274 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:55:07 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 2 2 4 4 6 16 Soft -td ./results/RF_2_2_4_4_6_16_Soft/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.194] Done elaborating.
Total FIRRTL Compile Time: 1385.9 ms
Total FIRRTL Compile Time: 216.2 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534355712421
test RF Success: 0 tests passed in 5 cycles taking 0.021980 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:55:14 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 4 4 1 1 0 2 None -td ./results/RF_4_4_1_1_0_2_None/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.131] Done elaborating.
Total FIRRTL Compile Time: 1133.2 ms
Total FIRRTL Compile Time: 34.8 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534355719491
test RF Success: 0 tests passed in 5 cycles taking 0.017948 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:55:21 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 4 4 1 1 0 2 Soft -td ./results/RF_4_4_1_1_0_2_Soft/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.147] Done elaborating.
Total FIRRTL Compile Time: 1174.7 ms
Total FIRRTL Compile Time: 51.9 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534355725927
test RF Success: 0 tests passed in 5 cycles taking 0.018809 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:55:27 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 4 4 1 1 0 2 Firm -td ./results/RF_4_4_1_1_0_2_Firm/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.141] Done elaborating.
Total FIRRTL Compile Time: 1150.7 ms
Total FIRRTL Compile Time: 48.5 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534355732545
test RF Success: 0 tests passed in 5 cycles taking 0.020175 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:55:34 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 4 4 1 1 0 4 None -td ./results/RF_4_4_1_1_0_4_None/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.129] Done elaborating.
Total FIRRTL Compile Time: 1086.8 ms
Total FIRRTL Compile Time: 33.3 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534355739510
test RF Success: 0 tests passed in 5 cycles taking 0.014647 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 2 s, completed Aug 15, 2018 5:55:41 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 4 4 1 1 0 4 Soft -td ./results/RF_4_4_1_1_0_4_Soft/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.165] Done elaborating.
Total FIRRTL Compile Time: 1132.0 ms
Total FIRRTL Compile Time: 42.3 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534355746359
test RF Success: 0 tests passed in 5 cycles taking 0.018609 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:55:48 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 4 4 1 1 0 4 Firm -td ./results/RF_4_4_1_1_0_4_Firm/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.137] Done elaborating.
Total FIRRTL Compile Time: 1092.4 ms
Total FIRRTL Compile Time: 50.0 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.002] SEED 1534355753028
test RF Success: 0 tests passed in 5 cycles taking 0.022030 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:55:54 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 4 4 1 1 0 8 None -td ./results/RF_4_4_1_1_0_8_None/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.129] Done elaborating.
Total FIRRTL Compile Time: 1013.5 ms
Total FIRRTL Compile Time: 29.6 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534355759632
test RF Success: 0 tests passed in 5 cycles taking 0.013119 seconds
[[35minfo[0m] [0.001] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 2 s, completed Aug 15, 2018 5:56:01 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 4 4 1 1 0 8 Soft -td ./results/RF_4_4_1_1_0_8_Soft/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.153] Done elaborating.
Total FIRRTL Compile Time: 968.1 ms
Total FIRRTL Compile Time: 39.9 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534355766038
test RF Success: 0 tests passed in 5 cycles taking 0.017620 seconds
[[35minfo[0m] [0.001] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 2 s, completed Aug 15, 2018 5:56:07 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 4 4 1 1 0 8 Firm -td ./results/RF_4_4_1_1_0_8_Firm/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.138] Done elaborating.
Total FIRRTL Compile Time: 1103.5 ms
Total FIRRTL Compile Time: 48.6 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534355772497
test RF Success: 0 tests passed in 5 cycles taking 0.025140 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:56:14 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 4 4 1 1 0 16 None -td ./results/RF_4_4_1_1_0_16_None/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.138] Done elaborating.
Total FIRRTL Compile Time: 1045.4 ms
Total FIRRTL Compile Time: 30.5 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534355779209
test RF Success: 0 tests passed in 5 cycles taking 0.014463 seconds
[[35minfo[0m] [0.001] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 2 s, completed Aug 15, 2018 5:56:20 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 4 4 1 1 0 16 Soft -td ./results/RF_4_4_1_1_0_16_Soft/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.154] Done elaborating.
Total FIRRTL Compile Time: 1073.2 ms
Total FIRRTL Compile Time: 40.5 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534355785534
test RF Success: 0 tests passed in 5 cycles taking 0.019539 seconds
[[35minfo[0m] [0.001] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:56:27 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 4 4 1 1 0 16 Firm -td ./results/RF_4_4_1_1_0_16_Firm/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.131] Done elaborating.
Total FIRRTL Compile Time: 1101.8 ms
Total FIRRTL Compile Time: 45.3 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534355792415
test RF Success: 0 tests passed in 5 cycles taking 0.018697 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:56:34 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 4 4 1 1 2 2 None -td ./results/RF_4_4_1_1_2_2_None/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.133] Done elaborating.
Total FIRRTL Compile Time: 1200.7 ms
Total FIRRTL Compile Time: 78.1 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534355798979
test RF Success: 0 tests passed in 5 cycles taking 0.017282 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:56:40 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 4 4 1 1 2 2 Soft -td ./results/RF_4_4_1_1_2_2_Soft/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.159] Done elaborating.
Total FIRRTL Compile Time: 1106.8 ms
Total FIRRTL Compile Time: 76.2 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534355805875
test RF Success: 0 tests passed in 5 cycles taking 0.018838 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:56:47 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 4 4 1 1 2 4 None -td ./results/RF_4_4_1_1_2_4_None/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.127] Done elaborating.
Total FIRRTL Compile Time: 1214.1 ms
Total FIRRTL Compile Time: 74.4 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534355812878
test RF Success: 0 tests passed in 5 cycles taking 0.016020 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:56:54 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 4 4 1 1 2 4 Soft -td ./results/RF_4_4_1_1_2_4_Soft/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.151] Done elaborating.
Total FIRRTL Compile Time: 1238.0 ms
Total FIRRTL Compile Time: 75.8 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534355819465
test RF Success: 0 tests passed in 5 cycles taking 0.029059 seconds
[[35minfo[0m] [0.003] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:57:01 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 4 4 1 1 2 8 None -td ./results/RF_4_4_1_1_2_8_None/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.134] Done elaborating.
Total FIRRTL Compile Time: 1257.0 ms
Total FIRRTL Compile Time: 77.2 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.002] SEED 1534355826466
test RF Success: 0 tests passed in 5 cycles taking 0.016762 seconds
[[35minfo[0m] [0.003] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:57:08 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 4 4 1 1 2 8 Soft -td ./results/RF_4_4_1_1_2_8_Soft/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.152] Done elaborating.
Total FIRRTL Compile Time: 1086.2 ms
Total FIRRTL Compile Time: 79.0 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534355833390
test RF Success: 0 tests passed in 5 cycles taking 0.019459 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:57:15 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 4 4 1 1 2 16 None -td ./results/RF_4_4_1_1_2_16_None/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.135] Done elaborating.
Total FIRRTL Compile Time: 1204.7 ms
Total FIRRTL Compile Time: 77.9 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534355840296
test RF Success: 0 tests passed in 5 cycles taking 0.018644 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:57:22 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 4 4 1 1 2 16 Soft -td ./results/RF_4_4_1_1_2_16_Soft/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.154] Done elaborating.
Total FIRRTL Compile Time: 1058.0 ms
Total FIRRTL Compile Time: 75.1 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534355847050
test RF Success: 0 tests passed in 5 cycles taking 0.019369 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:57:28 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 4 4 1 1 4 2 None -td ./results/RF_4_4_1_1_4_2_None/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.139] Done elaborating.
Total FIRRTL Compile Time: 1184.5 ms
Total FIRRTL Compile Time: 106.7 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534355853781
test RF Success: 0 tests passed in 5 cycles taking 0.017652 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:57:35 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 4 4 1 1 4 2 Soft -td ./results/RF_4_4_1_1_4_2_Soft/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.165] Done elaborating.
Total FIRRTL Compile Time: 1171.1 ms
Total FIRRTL Compile Time: 103.2 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534355860622
test RF Success: 0 tests passed in 5 cycles taking 0.016314 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:57:42 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 4 4 1 1 4 4 None -td ./results/RF_4_4_1_1_4_4_None/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.142] Done elaborating.
Total FIRRTL Compile Time: 1200.8 ms
Total FIRRTL Compile Time: 107.5 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534355867444
test RF Success: 0 tests passed in 5 cycles taking 0.018359 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:57:49 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 4 4 1 1 4 4 Soft -td ./results/RF_4_4_1_1_4_4_Soft/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.158] Done elaborating.
Total FIRRTL Compile Time: 1353.1 ms
Total FIRRTL Compile Time: 103.5 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534355874069
test RF Success: 0 tests passed in 5 cycles taking 0.018633 seconds
[[35minfo[0m] [0.001] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:57:56 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 4 4 1 1 4 8 None -td ./results/RF_4_4_1_1_4_8_None/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.141] Done elaborating.
Total FIRRTL Compile Time: 1187.4 ms
Total FIRRTL Compile Time: 106.8 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534355881067
test RF Success: 0 tests passed in 5 cycles taking 0.017784 seconds
[[35minfo[0m] [0.001] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:58:03 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 4 4 1 1 4 8 Soft -td ./results/RF_4_4_1_1_4_8_Soft/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.160] Done elaborating.
Total FIRRTL Compile Time: 1390.4 ms
Total FIRRTL Compile Time: 107.9 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534355888031
test RF Success: 0 tests passed in 5 cycles taking 0.017490 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:58:10 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 4 4 1 1 4 16 None -td ./results/RF_4_4_1_1_4_16_None/[0m
[[35minfo[0m] [0.004] Elaborating design...
[[35minfo[0m] [0.145] Done elaborating.
Total FIRRTL Compile Time: 1203.6 ms
Total FIRRTL Compile Time: 105.8 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534355895052
test RF Success: 0 tests passed in 5 cycles taking 0.017462 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:58:17 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 4 4 1 1 4 16 Soft -td ./results/RF_4_4_1_1_4_16_Soft/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.155] Done elaborating.
Total FIRRTL Compile Time: 1361.8 ms
Total FIRRTL Compile Time: 105.8 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534355901970
test RF Success: 0 tests passed in 5 cycles taking 0.017904 seconds
[[35minfo[0m] [0.001] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:58:24 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 4 4 1 1 6 2 None -td ./results/RF_4_4_1_1_6_2_None/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.162] Done elaborating.
Total FIRRTL Compile Time: 1510.1 ms
Total FIRRTL Compile Time: 253.9 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534355909282
test RF Success: 0 tests passed in 5 cycles taking 0.021712 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:58:31 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 4 4 1 1 6 2 Soft -td ./results/RF_4_4_1_1_6_2_Soft/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.182] Done elaborating.
Total FIRRTL Compile Time: 1434.5 ms
Total FIRRTL Compile Time: 223.9 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.000] SEED 1534355916793
test RF Success: 0 tests passed in 5 cycles taking 0.019428 seconds
[[35minfo[0m] [0.001] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:58:39 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 4 4 1 1 6 4 None -td ./results/RF_4_4_1_1_6_4_None/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.159] Done elaborating.
Total FIRRTL Compile Time: 1555.6 ms
Total FIRRTL Compile Time: 306.5 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.002] SEED 1534355923952
test RF Success: 0 tests passed in 5 cycles taking 0.022833 seconds
[[35minfo[0m] [0.003] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:58:46 PM[0m
RF_2_2_4_4_2_8_Soft/"
sbt "test:runMain pe.Test RF 2 2 4 4 2 16 None -td ./results/RF_2_2_4_4_2_16_None/"
sbt "test:runMain pe.Test RF 2 2 4 4 2 16 Soft -td ./results/RF_2_2_4_4_2_16_Soft/"
sbt "test:runMain pe.Test RF 2 2 4 4 4 2 None -td ./results/RF_2_2_4_4_4_2_None/"
sbt "test:runMain pe.Test RF 2 2 4 4 4 2 Soft -td ./results/RF_2_2_4_4_4_2_Soft/"
sbt "test:runMain pe.Test RF 2 2 4 4 4 4 None -td ./results/RF_2_2_4_4_4_4_None/"
sbt "test:runMain pe.Test RF 2 2 4 4 4 4 Soft -td ./results/RF_2_2_4_4_4_4_Soft/"
sbt "test:runMain pe.Test RF 2 2 4 4 4 8 None -td ./results/RF_2_2_4_4_4_8_None/"
sbt "test:runMain pe.Test RF 2 2 4 4 4 8 Soft -td ./results/RF_2_2_4_4_4_8_Soft/"
sbt "test:runMain pe.Test RF 2 2 4 4 4 16 None -td ./results/RF_2_2_4_4_4_16_None/"
sbt "test:runMain pe.Test RF 2 2 4 4 4 16 Soft -td ./results/RF_2_2_4_4_4_16_Soft/"
sbt "test:runMain pe.Test RF 2 2 4 4 6 2 None -td ./results/RF_2_2_4_4_6_2_None/"
sbt "test:runMain pe.Test RF 2 2 4 4 6 2 Soft -td ./results/RF_2_2_4_4_6_2_Soft/"
sbt "test:runMain pe.Test RF 2 2 4 4 6 4 None -td ./results/RF_2_2_4_4_6_4_None/"
sbt "test:runMain pe.Test RF 2 2 4 4 6 4 Soft -td ./results/RF_2_2_4_4_6_4_Soft/"
sbt "test:runMain pe.Test RF 2 2 4 4 6 8 None -td ./results/RF_2_2_4_4_6_8_None/"
sbt "test:runMain pe.Test RF 2 2 4 4 6 8 Soft -td ./results/RF_2_2_4_4_6_8_Soft/"
sbt "test:runMain pe.Test RF 2 2 4 4 6 16 None -td ./results/RF_2_2_4_4_6_16_None/"
sbt "test:runMain pe.Test RF 2 2 4 4 6 16 Soft -td ./results/RF_2_2_4_4_6_16_Soft/"
sbt "test:runMain pe.Test RF 4 4 1 1 0 2 None -td ./results/RF_4_4_1_1_0_2_None/"
sbt "test:runMain pe.Test RF 4 4 1 1 0 2 Soft -td ./results/RF_4_4_1_1_0_2_Soft/"
sbt "test:runMain pe.Test RF 4 4 1 1 0 2 Firm -td ./results/RF_4_4_1_1_0_2_Firm/"
sbt "test:runMain pe.Test RF 4 4 1 1 0 4 None -td ./results/RF_4_4_1_1_0_4_None/"
sbt "test:runMain pe.Test RF 4 4 1 1 0 4 Soft -td ./results/RF_4_4_1_1_0_4_Soft/"
sbt "test:runMain pe.Test RF 4 4 1 1 0 4 Firm -td ./results/RF_4_4_1_1_0_4_Firm/"
sbt "test:runMain pe.Test RF 4 4 1 1 0 8 None -td ./results/RF_4_4_1_1_0_8_None/"
sbt "test:runMain pe.Test RF 4 4 1 1 0 8 Soft -td ./results/RF_4_4_1_1_0_8_Soft/"
sbt "test:runMain pe.Test RF 4 4 1 1 0 8 Firm -td ./results/RF_4_4_1_1_0_8_Firm/"
sbt "test:runMain pe.Test RF 4 4 1 1 0 16 None -td ./results/RF_4_4_1_1_0_16_None/"
sbt "test:runMain pe.Test RF 4 4 1 1 0 16 Soft -td ./results/RF_4_4_1_1_0_16_Soft/"
sbt "test:runMain pe.Test RF 4 4 1 1 0 16 Firm -td ./results/RF_4_4_1_1_0_16_Firm/"
sbt "test:runMain pe.Test RF 4 4 1 1 2 2 None -td ./results/RF_4_4_1_1_2_2_None/"
sbt "test:runMain pe.Test RF 4 4 1 1 2 2 Soft -td ./results/RF_4_4_1_1_2_2_Soft/"
sbt "test:runMain pe.Test RF 4 4 1 1 2 4 None -td ./results/RF_4_4_1_1_2_4_None/"
sbt "test:runMain pe.Test RF 4 4 1 1 2 4 Soft -td ./results/RF_4_4_1_1_2_4_Soft/"
sbt "test:runMain pe.Test RF 4 4 1 1 2 8 None -td ./results/RF_4_4_1_1_2_8_None/"
sbt "test:runMain pe.Test RF 4 4 1 1 2 8 Soft -td ./results/RF_4_4_1_1_2_8_Soft/"
sbt "test:runMain pe.Test RF 4 4 1 1 2 16 None -td ./results/RF_4_4_1_1_2_16_None/"
sbt "test:runMain pe.Test RF 4 4 1 1 2 16 Soft -td ./results/RF_4_4_1_1_2_16_Soft/"
sbt "test:runMain pe.Test RF 4 4 1 1 4 2 None -td ./results/RF_4_4_1_1_4_2_None/"
sbt "test:runMain pe.Test RF 4 4 1 1 4 2 Soft -td ./results/RF_4_4_1_1_4_2_Soft/"
sbt "test:runMain pe.Test RF 4 4 1 1 4 4 None -td ./results/RF_4_4_1_1_4_4_None/"
sbt "test:runMain pe.Test RF 4 4 1 1 4 4 Soft -td ./results/RF_4_4_1_1_4_4_Soft/"
sbt "test:runMain pe.Test RF 4 4 1 1 4 8 None -td ./results/RF_4_4_1_1_4_8_None/"
sbt "test:runMain pe.Test RF 4 4 1 1 4 8 Soft -td ./results/RF_4_4_1_1_4_8_Soft/"
sbt "test:runMain pe.Test RF 4 4 1 1 4 16 None -td ./results/RF_4_4_1_1_4_16_None/"
sbt "test:runMain pe.Test RF 4 4 1 1 4 16 Soft -td ./results/RF_4_4_1_1_4_16_Soft/"
sbt "test:runMain pe.Test RF 4 4 1 1 6 2 None -td ./results/RF_4_4_1_1_6_2_None/"
sbt "test:runMain pe.Test RF 4 4 1 1 6 2 Soft -td ./results/RF_4_4_1_1_6_2_Soft/"
sbt "test:runMain pe.Test RF 4 4 1 1 6 4 None -td ./results/RF_4_4_1_1_6_4_None/"
sbt "test:runMain pe.Test RF 4[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 4 4 1 1 6 4 Soft -td ./results/RF_4_4_1_1_6_4_Soft/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.192] Done elaborating.
Total FIRRTL Compile Time: 1418.5 ms
Total FIRRTL Compile Time: 272.9 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534355931586
test RF Success: 0 tests passed in 5 cycles taking 0.020985 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:58:54 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 4 4 1 1 6 8 None -td ./results/RF_4_4_1_1_6_8_None/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.163] Done elaborating.
Total FIRRTL Compile Time: 1348.7 ms
Total FIRRTL Compile Time: 269.0 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534355939077
test RF Success: 0 tests passed in 5 cycles taking 0.019057 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:59:01 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 4 4 1 1 6 8 Soft -td ./results/RF_4_4_1_1_6_8_Soft/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.170] Done elaborating.
Total FIRRTL Compile Time: 1418.3 ms
Total FIRRTL Compile Time: 225.7 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534355946281
test RF Success: 0 tests passed in 5 cycles taking 0.020098 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:59:08 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 4 4 1 1 6 16 None -td ./results/RF_4_4_1_1_6_16_None/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.166] Done elaborating.
Total FIRRTL Compile Time: 1541.3 ms
Total FIRRTL Compile Time: 267.3 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534355953662
test RF Success: 0 tests passed in 5 cycles taking 0.024187 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:59:16 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 4 4 1 1 6 16 Soft -td ./results/RF_4_4_1_1_6_16_Soft/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.171] Done elaborating.
Total FIRRTL Compile Time: 1345.8 ms
Total FIRRTL Compile Time: 282.4 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534355961062
test RF Success: 0 tests passed in 5 cycles taking 0.021282 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:59:23 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 4 4 2 2 0 2 None -td ./results/RF_4_4_2_2_0_2_None/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.125] Done elaborating.
Total FIRRTL Compile Time: 1005.4 ms
Total FIRRTL Compile Time: 31.1 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534355968298
test RF Success: 0 tests passed in 5 cycles taking 0.014775 seconds
[[35minfo[0m] [0.001] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 2 s, completed Aug 15, 2018 5:59:29 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 4 4 2 2 0 2 Soft -td ./results/RF_4_4_2_2_0_2_Soft/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.155] Done elaborating.
Total FIRRTL Compile Time: 1251.5 ms
Total FIRRTL Compile Time: 58.4 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534355974783
test RF Success: 0 tests passed in 5 cycles taking 0.024160 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:59:36 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 4 4 2 2 0 2 Firm -td ./results/RF_4_4_2_2_0_2_Firm/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.135] Done elaborating.
Total FIRRTL Compile Time: 1189.8 ms
Total FIRRTL Compile Time: 46.4 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534355981574
test RF Success: 0 tests passed in 5 cycles taking 0.021345 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:59:43 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 4 4 2 2 0 4 None -td ./results/RF_4_4_2_2_0_4_None/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.131] Done elaborating.
Total FIRRTL Compile Time: 1143.2 ms
Total FIRRTL Compile Time: 45.0 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534355988424
test RF Success: 0 tests passed in 5 cycles taking 0.018383 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:59:50 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 4 4 2 2 0 4 Soft -td ./results/RF_4_4_2_2_0_4_Soft/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.159] Done elaborating.
Total FIRRTL Compile Time: 1228.7 ms
Total FIRRTL Compile Time: 51.9 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.002] SEED 1534355995071
test RF Success: 0 tests passed in 5 cycles taking 0.041290 seconds
[[35minfo[0m] [0.003] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 5:59:57 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 4 4 2 2 0 4 Firm -td ./results/RF_4_4_2_2_0_4_Firm/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.139] Done elaborating.
Total FIRRTL Compile Time: 972.1 ms
Total FIRRTL Compile Time: 40.4 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534356001975
test RF Success: 0 tests passed in 5 cycles taking 0.018643 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 2 s, completed Aug 15, 2018 6:00:03 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 4 4 2 2 0 8 None -td ./results/RF_4_4_2_2_0_8_None/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.144] Done elaborating.
Total FIRRTL Compile Time: 1065.4 ms
Total FIRRTL Compile Time: 35.0 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.002] SEED 1534356008534
test RF Success: 0 tests passed in 5 cycles taking 0.021304 seconds
[[35minfo[0m] [0.003] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 6:00:10 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 4 4 2 2 0 8 Soft -td ./results/RF_4_4_2_2_0_8_Soft/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.155] Done elaborating.
Total FIRRTL Compile Time: 1216.2 ms
Total FIRRTL Compile Time: 53.5 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534356015186
test RF Success: 0 tests passed in 5 cycles taking 0.026110 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 6:00:17 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 4 4 2 2 0 8 Firm -td ./results/RF_4_4_2_2_0_8_Firm/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.135] Done elaborating.
Total FIRRTL Compile Time: 1149.2 ms
Total FIRRTL Compile Time: 43.3 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534356021975
test RF Success: 0 tests passed in 5 cycles taking 0.017793 seconds
[[35minfo[0m] [0.001] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 6:00:23 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 4 4 2 2 0 16 None -td ./results/RF_4_4_2_2_0_16_None/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.118] Done elaborating.
Total FIRRTL Compile Time: 959.0 ms
Total FIRRTL Compile Time: 33.1 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534356028585
test RF Success: 0 tests passed in 5 cycles taking 0.015556 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 2 s, completed Aug 15, 2018 6:00:30 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 4 4 2 2 0 16 Soft -td ./results/RF_4_4_2_2_0_16_Soft/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.164] Done elaborating.
Total FIRRTL Compile Time: 1257.1 ms
Total FIRRTL Compile Time: 52.0 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534356035205
test RF Success: 0 tests passed in 5 cycles taking 0.022068 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 6:00:37 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 4 4 2 2 0 16 Firm -td ./results/RF_4_4_2_2_0_16_Firm/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.137] Done elaborating.
Total FIRRTL Compile Time: 1143.5 ms
Total FIRRTL Compile Time: 56.5 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534356042435
test RF Success: 0 tests passed in 5 cycles taking 0.023109 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 6:00:44 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 4 4 2 2 2 2 None -td ./results/RF_4_4_2_2_2_2_None/[0m
[[35minfo[0m] [0.004] Elaborating design...
[[35minfo[0m] [0.145] Done elaborating.
Total FIRRTL Compile Time: 1138.5 ms
Total FIRRTL Compile Time: 63.3 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534356048994
test RF Success: 0 tests passed in 5 cycles taking 0.016736 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 6:00:50 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 4 4 2 2 2 2 Soft -td ./results/RF_4_4_2_2_2_2_Soft/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.162] Done elaborating.
Total FIRRTL Compile Time: 1251.7 ms
Total FIRRTL Compile Time: 75.2 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534356055636
test RF Success: 0 tests passed in 5 cycles taking 0.024342 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 6:00:57 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 4 4 2 2 2 4 None -td ./results/RF_4_4_2_2_2_4_None/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.134] Done elaborating.
Total FIRRTL Compile Time: 1089.5 ms
Total FIRRTL Compile Time: 68.5 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534356062394
test RF Success: 0 tests passed in 5 cycles taking 0.016906 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 6:01:04 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 4 4 2 2 2 4 Soft -td ./results/RF_4_4_2_2_2_4_Soft/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.159] Done elaborating.
Total FIRRTL Compile Time: 1281.8 ms
Total FIRRTL Compile Time: 89.8 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.002] SEED 1534356068795
test RF Success: 0 tests passed in 5 cycles taking 0.022666 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 6:01:10 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 4 4 2 2 2 8 None -td ./results/RF_4_4_2_2_2_8_None/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.128] Done elaborating.
Total FIRRTL Compile Time: 1142.6 ms
Total FIRRTL Compile Time: 63.9 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534356075785
test RF Success: 0 tests passed in 5 cycles taking 0.014899 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 6:01:17 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 4 4 2 2 2 8 Soft -td ./results/RF_4_4_2_2_2_8_Soft/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.158] Done elaborating.
Total FIRRTL Compile Time: 1056.0 ms
Total FIRRTL Compile Time: 62.0 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534356082410
test RF Success: 0 tests passed in 5 cycles taking 0.022271 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 6:01:24 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 4 4 2 2 2 16 None -td ./results/RF_4_4_2_2_2_16_None/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.138] Done elaborating.
Total FIRRTL Compile Time: 1085.4 ms
Total FIRRTL Compile Time: 78.6 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534356089029
test RF Success: 0 tests passed in 5 cycles taking 0.021610 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 6:01:30 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 4 4 2 2 2 16 Soft -td ./results/RF_4_4_2_2_2_16_Soft/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.150] Done elaborating.
Total FIRRTL Compile Time: 1285.3 ms
Total FIRRTL Compile Time: 90.8 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534356095789
test RF Success: 0 tests passed in 5 cycles taking 0.025175 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 6:01:37 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 4 4 2 2 4 2 None -td ./results/RF_4_4_2_2_4_2_None/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.152] Done elaborating.
Total FIRRTL Compile Time: 1256.8 ms
Total FIRRTL Compile Time: 127.8 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534356103103
test RF Success: 0 tests passed in 5 cycles taking 0.020354 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 6:01:45 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 4 4 2 2 4 2 Soft -td ./results/RF_4_4_2_2_4_2_Soft/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.155] Done elaborating.
Total FIRRTL Compile Time: 1197.4 ms
Total FIRRTL Compile Time: 99.5 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534356109914
test RF Success: 0 tests passed in 5 cycles taking 0.024800 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 6:01:52 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 4 4 2 2 4 4 None -td ./results/RF_4_4_2_2_4_4_None/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.143] Done elaborating.
Total FIRRTL Compile Time: 1241.0 ms
Total FIRRTL Compile Time: 99.4 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534356116803
test RF Success: 0 tests passed in 5 cycles taking 0.020018 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 6:01:58 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 4 4 2 2 4 4 Soft -td ./results/RF_4_4_2_2_4_4_Soft/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.159] Done elaborating.
Total FIRRTL Compile Time: 1448.7 ms
Total FIRRTL Compile Time: 125.0 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534356123812
test RF Success: 0 tests passed in 5 cycles taking 0.018879 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 6:02:06 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 4 4 2 2 4 8 None -td ./results/RF_4_4_2_2_4_8_None/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.152] Done elaborating.
Total FIRRTL Compile Time: 1279.9 ms
Total FIRRTL Compile Time: 118.8 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534356130908
test RF Success: 0 tests passed in 5 cycles taking 0.018329 seconds
[[35minfo[0m] [0.001] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 6:02:13 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 4 4 2 2 4 8 Soft -td ./results/RF_4_4_2_2_4_8_Soft/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.161] Done elaborating.
Total FIRRTL Compile Time: 1438.2 ms
Total FIRRTL Compile Time: 123.3 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534356138070
test RF Success: 0 tests passed in 5 cycles taking 0.022939 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 6:02:20 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 4 4 2 2 4 16 None -td ./results/RF_4_4_2_2_4_16_None/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.155] Done elaborating.
Total FIRRTL Compile Time: 1394.6 ms
Total FIRRTL Compile Time: 133.4 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534356145524
test RF Success: 0 tests passed in 5 cycles taking 0.021829 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 6:02:27 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 4 4 2 2 4 16 Soft -td ./results/RF_4_4_2_2_4_16_Soft/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.191] Done elaborating.
Total FIRRTL Compile Time: 1358.6 ms
Total FIRRTL Compile Time: 108.2 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.000] SEED 1534356152935
test RF Success: 0 tests passed in 5 cycles taking 0.016683 seconds
[[35minfo[0m] [0.001] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 6:02:35 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 4 4 2 2 6 2 None -td ./results/RF_4_4_2_2_6_2_None/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.168] Done elaborating.
Total FIRRTL Compile Time: 1367.8 ms
Total FIRRTL Compile Time: 253.5 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534356159881
test RF Success: 0 tests passed in 5 cycles taking 0.021988 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 6:02:42 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 4 4 2 2 6 2 Soft -td ./results/RF_4_4_2_2_6_2_Soft/[0m
[[35minfo[0m] [0.004] Elaborating design...
[[35minfo[0m] [0.182] Done elaborating.
Total FIRRTL Compile Time: 1723.3 ms
Total FIRRTL Compile Time: 273.3 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534356167143
test RF Success: 0 tests passed in 5 cycles taking 0.020183 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 4 s, completed Aug 15, 2018 6:02:50 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 4 4 2 2 6 4 None -td ./results/RF_4_4_2_2_6_4_None/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.164] Done elaborating.
Total FIRRTL Compile Time: 1406.7 ms
Total FIRRTL Compile Time: 268.4 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534356174763
test RF Success: 0 tests passed in 5 cycles taking 0.022351 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 6:02:57 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 4 4 2 2 6 4 Soft -td ./results/RF_4_4_2_2_6_4_Soft/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.181] Done elaborating.
Total FIRRTL Compile Time: 1399.5 ms
Total FIRRTL Compile Time: 227.7 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534356182294
test RF Success: 0 tests passed in 5 cycles taking 0.019122 seconds
[[35minfo[0m] [0.001] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 6:03:04 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 4 4 2 2 6 8 None -td ./results/RF_4_4_2_2_6_8_None/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.169] Done elaborating.
Total FIRRTL Compile Time: 1411.2 ms
Total FIRRTL Compile Time: 244.5 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534356189539
test RF Success: 0 tests passed in 5 cycles taking 0.020363 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 6:03:12 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 4 4 2 2 6 8 Soft -td ./results/RF_4_4_2_2_6_8_Soft/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.186] Done elaborating.
Total FIRRTL Compile Time: 1496.5 ms
Total FIRRTL Compile Time: 256.8 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534356196909
test RF Success: 0 tests passed in 5 cycles taking 0.023966 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 6:03:19 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 4 4 2 2 6 16 None -td ./results/RF_4_4_2_2_6_16_None/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.173] Done elaborating.
Total FIRRTL Compile Time: 1445.6 ms
Total FIRRTL Compile Time: 325.0 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534356204359
test RF Success: 0 tests passed in 5 cycles taking 0.021738 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 6:03:27 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 4 4 2 2 6 16 Soft -td ./results/RF_4_4_2_2_6_16_Soft/[0m
[[35minfo[0m] [0.004] Elaborating design...
[[35minfo[0m] [0.201] Done elaborating.
Total FIRRTL Compile Time: 1328.2 ms
Total FIRRTL Compile Time: 233.1 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534356211849
test RF Success: 0 tests passed in 5 cycles taking 0.020817 seconds
[[35minfo[0m] [0.001] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 6:03:34 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 4 4 4 4 0 2 None -td ./results/RF_4_4_4_4_0_2_None/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.133] Done elaborating.
Total FIRRTL Compile Time: 1074.8 ms
Total FIRRTL Compile Time: 38.4 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534356219222
test RF Success: 0 tests passed in 5 cycles taking 0.016923 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 2 s, completed Aug 15, 2018 6:03:41 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 4 4 4 4 0 2 Soft -td ./results/RF_4_4_4_4_0_2_Soft/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.179] Done elaborating.
Total FIRRTL Compile Time: 1259.5 ms
Total FIRRTL Compile Time: 67.3 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.002] SEED 1534356225889
test RF Success: 0 tests passed in 5 cycles taking 0.026182 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 6:03:47 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 4 4 4 4 0 2 Firm -td ./results/RF_4_4_4_4_0_2_Firm/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.149] Done elaborating.
Total FIRRTL Compile Time: 1209.3 ms
Total FIRRTL Compile Time: 53.9 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534356232789
test RF Success: 0 tests passed in 5 cycles taking 0.019281 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 6:03:54 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 4 4 4 4 0 4 None -td ./results/RF_4_4_4_4_0_4_None/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.134] Done elaborating.
Total FIRRTL Compile Time: 1084.9 ms
Total FIRRTL Compile Time: 38.2 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534356239618
test RF Success: 0 tests passed in 5 cycles taking 0.017625 seconds
[[35minfo[0m] [0.001] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 2 s, completed Aug 15, 2018 6:04:01 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 4 4 4 4 0 4 Soft -td ./results/RF_4_4_4_4_0_4_Soft/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.172] Done elaborating.
Total FIRRTL Compile Time: 1057.6 ms
Total FIRRTL Compile Time: 55.8 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.002] SEED 1534356246216
test RF Success: 0 tests passed in 5 cycles taking 0.023676 seconds
[[35minfo[0m] [0.004] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 6:04:08 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 4 4 4 4 0 4 Firm -td ./results/RF_4_4_4_4_0_4_Firm/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.166] Done elaborating.
Total FIRRTL Compile Time: 1245.3 ms
Total FIRRTL Compile Time: 54.6 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534356253166
test RF Success: 0 tests passed in 5 cycles taking 0.027294 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 6:04:15 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 4 4 4 4 0 8 None -td ./results/RF_4_4_4_4_0_8_None/[0m
[[35minfo[0m] [0.004] Elaborating design...
[[35minfo[0m] [0.196] Done elaborating.
Total FIRRTL Compile Time: 1137.4 ms
Total FIRRTL Compile Time: 58.8 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534356260130
test RF Success: 0 tests passed in 5 cycles taking 0.019697 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 6:04:22 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 4 4 4 4 0 8 Soft -td ./results/RF_4_4_4_4_0_8_Soft/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.167] Done elaborating.
Total FIRRTL Compile Time: 1123.9 ms
Total FIRRTL Compile Time: 53.3 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534356267296
test RF Success: 0 tests passed in 5 cycles taking 0.025233 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 6:04:29 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 4 4 4 4 0 8 Firm -td ./results/RF_4_4_4_4_0_8_Firm/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.145] Done elaborating.
Total FIRRTL Compile Time: 1125.1 ms
Total FIRRTL Compile Time: 47.0 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534356273903
test RF Success: 0 tests passed in 5 cycles taking 0.018793 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 6:04:35 PM[0m
 4 1 1 6 4 Soft -td ./results/RF_4_4_1_1_6_4_Soft/"
sbt "test:runMain pe.Test RF 4 4 1 1 6 8 None -td ./results/RF_4_4_1_1_6_8_None/"
sbt "test:runMain pe.Test RF 4 4 1 1 6 8 Soft -td ./results/RF_4_4_1_1_6_8_Soft/"
sbt "test:runMain pe.Test RF 4 4 1 1 6 16 None -td ./results/RF_4_4_1_1_6_16_None/"
sbt "test:runMain pe.Test RF 4 4 1 1 6 16 Soft -td ./results/RF_4_4_1_1_6_16_Soft/"
sbt "test:runMain pe.Test RF 4 4 2 2 0 2 None -td ./results/RF_4_4_2_2_0_2_None/"
sbt "test:runMain pe.Test RF 4 4 2 2 0 2 Soft -td ./results/RF_4_4_2_2_0_2_Soft/"
sbt "test:runMain pe.Test RF 4 4 2 2 0 2 Firm -td ./results/RF_4_4_2_2_0_2_Firm/"
sbt "test:runMain pe.Test RF 4 4 2 2 0 4 None -td ./results/RF_4_4_2_2_0_4_None/"
sbt "test:runMain pe.Test RF 4 4 2 2 0 4 Soft -td ./results/RF_4_4_2_2_0_4_Soft/"
sbt "test:runMain pe.Test RF 4 4 2 2 0 4 Firm -td ./results/RF_4_4_2_2_0_4_Firm/"
sbt "test:runMain pe.Test RF 4 4 2 2 0 8 None -td ./results/RF_4_4_2_2_0_8_None/"
sbt "test:runMain pe.Test RF 4 4 2 2 0 8 Soft -td ./results/RF_4_4_2_2_0_8_Soft/"
sbt "test:runMain pe.Test RF 4 4 2 2 0 8 Firm -td ./results/RF_4_4_2_2_0_8_Firm/"
sbt "test:runMain pe.Test RF 4 4 2 2 0 16 None -td ./results/RF_4_4_2_2_0_16_None/"
sbt "test:runMain pe.Test RF 4 4 2 2 0 16 Soft -td ./results/RF_4_4_2_2_0_16_Soft/"
sbt "test:runMain pe.Test RF 4 4 2 2 0 16 Firm -td ./results/RF_4_4_2_2_0_16_Firm/"
sbt "test:runMain pe.Test RF 4 4 2 2 2 2 None -td ./results/RF_4_4_2_2_2_2_None/"
sbt "test:runMain pe.Test RF 4 4 2 2 2 2 Soft -td ./results/RF_4_4_2_2_2_2_Soft/"
sbt "test:runMain pe.Test RF 4 4 2 2 2 4 None -td ./results/RF_4_4_2_2_2_4_None/"
sbt "test:runMain pe.Test RF 4 4 2 2 2 4 Soft -td ./results/RF_4_4_2_2_2_4_Soft/"
sbt "test:runMain pe.Test RF 4 4 2 2 2 8 None -td ./results/RF_4_4_2_2_2_8_None/"
sbt "test:runMain pe.Test RF 4 4 2 2 2 8 Soft -td ./results/RF_4_4_2_2_2_8_Soft/"
sbt "test:runMain pe.Test RF 4 4 2 2 2 16 None -td ./results/RF_4_4_2_2_2_16_None/"
sbt "test:runMain pe.Test RF 4 4 2 2 2 16 Soft -td ./results/RF_4_4_2_2_2_16_Soft/"
sbt "test:runMain pe.Test RF 4 4 2 2 4 2 None -td ./results/RF_4_4_2_2_4_2_None/"
sbt "test:runMain pe.Test RF 4 4 2 2 4 2 Soft -td ./results/RF_4_4_2_2_4_2_Soft/"
sbt "test:runMain pe.Test RF 4 4 2 2 4 4 None -td ./results/RF_4_4_2_2_4_4_None/"
sbt "test:runMain pe.Test RF 4 4 2 2 4 4 Soft -td ./results/RF_4_4_2_2_4_4_Soft/"
sbt "test:runMain pe.Test RF 4 4 2 2 4 8 None -td ./results/RF_4_4_2_2_4_8_None/"
sbt "test:runMain pe.Test RF 4 4 2 2 4 8 Soft -td ./results/RF_4_4_2_2_4_8_Soft/"
sbt "test:runMain pe.Test RF 4 4 2 2 4 16 None -td ./results/RF_4_4_2_2_4_16_None/"
sbt "test:runMain pe.Test RF 4 4 2 2 4 16 Soft -td ./results/RF_4_4_2_2_4_16_Soft/"
sbt "test:runMain pe.Test RF 4 4 2 2 6 2 None -td ./results/RF_4_4_2_2_6_2_None/"
sbt "test:runMain pe.Test RF 4 4 2 2 6 2 Soft -td ./results/RF_4_4_2_2_6_2_Soft/"
sbt "test:runMain pe.Test RF 4 4 2 2 6 4 None -td ./results/RF_4_4_2_2_6_4_None/"
sbt "test:runMain pe.Test RF 4 4 2 2 6 4 Soft -td ./results/RF_4_4_2_2_6_4_Soft/"
sbt "test:runMain pe.Test RF 4 4 2 2 6 8 None -td ./results/RF_4_4_2_2_6_8_None/"
sbt "test:runMain pe.Test RF 4 4 2 2 6 8 Soft -td ./results/RF_4_4_2_2_6_8_Soft/"
sbt "test:runMain pe.Test RF 4 4 2 2 6 16 None -td ./results/RF_4_4_2_2_6_16_None/"
sbt "test:runMain pe.Test RF 4 4 2 2 6 16 Soft -td ./results/RF_4_4_2_2_6_16_Soft/"
sbt "test:runMain pe.Test RF 4 4 4 4 0 2 None -td ./results/RF_4_4_4_4_0_2_None/"
sbt "test:runMain pe.Test RF 4 4 4 4 0 2 Soft -td ./results/RF_4_4_4_4_0_2_Soft/"
sbt "test:runMain pe.Test RF 4 4 4 4 0 2 Firm -td ./results/RF_4_4_4_4_0_2_Firm/"
sbt "test:runMain pe.Test RF 4 4 4 4 0 4 None -td ./results/RF_4_4_4_4_0_4_None/"
sbt "test:runMain pe.Test RF 4 4 4 4 0 4 Soft -td ./results/RF_4_4_4_4_0_4_Soft/"
sbt "test:runMain pe.Test RF 4 4 4 4 0 4 Firm -td ./results/RF_4_4_4_4_0_4_Firm/"
sbt "test:runMain pe.Test RF 4 4 4 4 0 8 None -td ./results/RF_4_4_4_4_0_8_None/"
sbt "test:runMain pe.Test RF 4 4 4 4 0 8 Soft -td ./results/RF_4_4_4_4_0_8_Soft/"
sbt "test:runMain pe.Test RF 4 4 4 4 0 8 Firm -td ./results/RF_4_4_4_4_0_8_Firm/"
sbt [0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 4 4 4 4 0 16 None -td ./results/RF_4_4_4_4_0_16_None/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.145] Done elaborating.
Total FIRRTL Compile Time: 1082.6 ms
Total FIRRTL Compile Time: 37.9 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534356280804
test RF Success: 0 tests passed in 5 cycles taking 0.016146 seconds
[[35minfo[0m] [0.001] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 6:04:42 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 4 4 4 4 0 16 Soft -td ./results/RF_4_4_4_4_0_16_Soft/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.175] Done elaborating.
Total FIRRTL Compile Time: 1222.8 ms
Total FIRRTL Compile Time: 100.0 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534356287681
test RF Success: 0 tests passed in 5 cycles taking 0.025715 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 6:04:49 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 4 4 4 4 0 16 Firm -td ./results/RF_4_4_4_4_0_16_Firm/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.145] Done elaborating.
Total FIRRTL Compile Time: 1204.5 ms
Total FIRRTL Compile Time: 67.8 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534356294704
test RF Success: 0 tests passed in 5 cycles taking 0.025662 seconds
[[35minfo[0m] [0.001] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 6:04:56 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 4 4 4 4 2 2 None -td ./results/RF_4_4_4_4_2_2_None/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.141] Done elaborating.
Total FIRRTL Compile Time: 1160.1 ms
Total FIRRTL Compile Time: 85.6 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534356301784
test RF Success: 0 tests passed in 5 cycles taking 0.025649 seconds
[[35minfo[0m] [0.003] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 6:05:03 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 4 4 4 4 2 2 Soft -td ./results/RF_4_4_4_4_2_2_Soft/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.171] Done elaborating.
Total FIRRTL Compile Time: 1408.0 ms
Total FIRRTL Compile Time: 65.9 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534356308635
test RF Success: 0 tests passed in 5 cycles taking 0.026581 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 6:05:10 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 4 4 4 4 2 4 None -td ./results/RF_4_4_4_4_2_4_None/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.134] Done elaborating.
Total FIRRTL Compile Time: 1317.4 ms
Total FIRRTL Compile Time: 92.0 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.002] SEED 1534356315865
test RF Success: 0 tests passed in 5 cycles taking 0.024832 seconds
[[35minfo[0m] [0.003] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 6:05:18 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 4 4 4 4 2 4 Soft -td ./results/RF_4_4_4_4_2_4_Soft/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.168] Done elaborating.
Total FIRRTL Compile Time: 1296.1 ms
Total FIRRTL Compile Time: 63.9 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534356323014
test RF Success: 0 tests passed in 5 cycles taking 0.026111 seconds
[[35minfo[0m] [0.001] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 6:05:25 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 4 4 4 4 2 8 None -td ./results/RF_4_4_4_4_2_8_None/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.132] Done elaborating.
Total FIRRTL Compile Time: 1031.7 ms
Total FIRRTL Compile Time: 67.5 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.002] SEED 1534356329860
test RF Success: 0 tests passed in 5 cycles taking 0.022351 seconds
[[35minfo[0m] [0.003] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 2 s, completed Aug 15, 2018 6:05:31 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 4 4 4 4 2 8 Soft -td ./results/RF_4_4_4_4_2_8_Soft/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.166] Done elaborating.
Total FIRRTL Compile Time: 1386.9 ms
Total FIRRTL Compile Time: 93.9 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.002] SEED 1534356336217
test RF Success: 0 tests passed in 5 cycles taking 0.033306 seconds
[[35minfo[0m] [0.003] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 6:05:38 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 4 4 4 4 2 16 None -td ./results/RF_4_4_4_4_2_16_None/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.134] Done elaborating.
Total FIRRTL Compile Time: 1260.1 ms
Total FIRRTL Compile Time: 68.5 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534356343418
test RF Success: 0 tests passed in 5 cycles taking 0.017352 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 6:05:45 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 4 4 4 4 2 16 Soft -td ./results/RF_4_4_4_4_2_16_Soft/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.168] Done elaborating.
Total FIRRTL Compile Time: 1332.5 ms
Total FIRRTL Compile Time: 77.5 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534356350480
test RF Success: 0 tests passed in 5 cycles taking 0.025961 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 6:05:52 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 4 4 4 4 4 2 None -td ./results/RF_4_4_4_4_4_2_None/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.149] Done elaborating.
Total FIRRTL Compile Time: 1404.4 ms
Total FIRRTL Compile Time: 141.8 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534356357531
test RF Success: 0 tests passed in 5 cycles taking 0.022697 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 6:05:59 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 4 4 4 4 4 2 Soft -td ./results/RF_4_4_4_4_4_2_Soft/[0m
[[35minfo[0m] [0.021] Elaborating design...
[[35minfo[0m] [0.205] Done elaborating.
Total FIRRTL Compile Time: 1223.8 ms
Total FIRRTL Compile Time: 93.9 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534356364581
test RF Success: 0 tests passed in 5 cycles taking 0.025720 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 6:06:06 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 4 4 4 4 4 4 None -td ./results/RF_4_4_4_4_4_4_None/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.146] Done elaborating.
Total FIRRTL Compile Time: 1219.5 ms
Total FIRRTL Compile Time: 126.2 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534356371701
test RF Success: 0 tests passed in 5 cycles taking 0.020043 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 6:06:13 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 4 4 4 4 4 4 Soft -td ./results/RF_4_4_4_4_4_4_Soft/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.184] Done elaborating.
Total FIRRTL Compile Time: 1364.4 ms
Total FIRRTL Compile Time: 104.8 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534356378619
test RF Success: 0 tests passed in 5 cycles taking 0.028964 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 6:06:21 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 4 4 4 4 4 8 None -td ./results/RF_4_4_4_4_4_8_None/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.148] Done elaborating.
Total FIRRTL Compile Time: 1333.1 ms
Total FIRRTL Compile Time: 139.3 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534356385712
test RF Success: 0 tests passed in 5 cycles taking 0.020983 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 6:06:28 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 4 4 4 4 4 8 Soft -td ./results/RF_4_4_4_4_4_8_Soft/[0m
[[35minfo[0m] [0.006] Elaborating design...
[[35minfo[0m] [0.221] Done elaborating.
Total FIRRTL Compile Time: 1406.0 ms
Total FIRRTL Compile Time: 101.5 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534356393127
test RF Success: 0 tests passed in 5 cycles taking 0.020989 seconds
[[35minfo[0m] [0.001] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 6:06:35 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 4 4 4 4 4 16 None -td ./results/RF_4_4_4_4_4_16_None/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.149] Done elaborating.
Total FIRRTL Compile Time: 1362.2 ms
Total FIRRTL Compile Time: 135.8 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534356400268
test RF Success: 0 tests passed in 5 cycles taking 0.021862 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 6:06:42 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 4 4 4 4 4 16 Soft -td ./results/RF_4_4_4_4_4_16_Soft/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.174] Done elaborating.
Total FIRRTL Compile Time: 1464.7 ms
Total FIRRTL Compile Time: 106.0 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.002] SEED 1534356407172
test RF Success: 0 tests passed in 5 cycles taking 0.024372 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 6:06:49 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 4 4 4 4 6 2 None -td ./results/RF_4_4_4_4_6_2_None/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.165] Done elaborating.
Total FIRRTL Compile Time: 1562.3 ms
Total FIRRTL Compile Time: 301.5 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534356414818
test RF Success: 0 tests passed in 5 cycles taking 0.023273 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 4 s, completed Aug 15, 2018 6:06:57 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 4 4 4 4 6 2 Soft -td ./results/RF_4_4_4_4_6_2_Soft/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.185] Done elaborating.
Total FIRRTL Compile Time: 1419.3 ms
Total FIRRTL Compile Time: 240.3 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534356422382
test RF Success: 0 tests passed in 5 cycles taking 0.025159 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 6:07:04 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 4 4 4 4 6 4 None -td ./results/RF_4_4_4_4_6_4_None/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.209] Done elaborating.
Total FIRRTL Compile Time: 1598.7 ms
Total FIRRTL Compile Time: 313.3 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534356430036
test RF Success: 0 tests passed in 5 cycles taking 0.024162 seconds
[[35minfo[0m] [0.001] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 4 s, completed Aug 15, 2018 6:07:12 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 4 4 4 4 6 4 Soft -td ./results/RF_4_4_4_4_6_4_Soft/[0m
[[35minfo[0m] [0.004] Elaborating design...
[[35minfo[0m] [0.181] Done elaborating.
Total FIRRTL Compile Time: 1409.2 ms
Total FIRRTL Compile Time: 247.0 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534356437907
test RF Success: 0 tests passed in 5 cycles taking 0.022141 seconds
[[35minfo[0m] [0.001] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 6:07:20 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 4 4 4 4 6 8 None -td ./results/RF_4_4_4_4_6_8_None/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.183] Done elaborating.
Total FIRRTL Compile Time: 1479.8 ms
Total FIRRTL Compile Time: 355.1 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.002] SEED 1534356445537
test RF Success: 0 tests passed in 5 cycles taking 0.031981 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 6:07:28 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 4 4 4 4 6 8 Soft -td ./results/RF_4_4_4_4_6_8_Soft/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.185] Done elaborating.
Total FIRRTL Compile Time: 1559.0 ms
Total FIRRTL Compile Time: 271.8 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534356452894
test RF Success: 0 tests passed in 5 cycles taking 0.025209 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 6:07:35 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 4 4 4 4 6 16 None -td ./results/RF_4_4_4_4_6_16_None/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.176] Done elaborating.
Total FIRRTL Compile Time: 1762.8 ms
Total FIRRTL Compile Time: 339.2 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534356460509
test RF Success: 0 tests passed in 5 cycles taking 0.024080 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 4 s, completed Aug 15, 2018 6:07:43 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test RF 4 4 4 4 6 16 Soft -td ./results/RF_4_4_4_4_6_16_Soft/[0m
[[35minfo[0m] [0.004] Elaborating design...
[[35minfo[0m] [0.192] Done elaborating.
Total FIRRTL Compile Time: 1667.8 ms
Total FIRRTL Compile Time: 238.3 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.002] SEED 1534356468577
test RF Success: 0 tests passed in 5 cycles taking 0.022323 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 4 s, completed Aug 15, 2018 6:07:51 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test ALU 2 Identity -td ./results/ALU_2_Identity/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.098] Done elaborating.
Total FIRRTL Compile Time: 1116.0 ms
Total FIRRTL Compile Time: 28.8 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534356476192
test ALU Success: 0 tests passed in 5 cycles taking 0.015056 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 2 s, completed Aug 15, 2018 6:07:57 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test ALU 2 Add -td ./results/ALU_2_Add/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.110] Done elaborating.
Total FIRRTL Compile Time: 905.7 ms
Total FIRRTL Compile Time: 25.7 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534356482560
test ALU Success: 0 tests passed in 5 cycles taking 0.011349 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 2 s, completed Aug 15, 2018 6:08:04 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test ALU 2 Max -td ./results/ALU_2_Max/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.097] Done elaborating.
Total FIRRTL Compile Time: 873.6 ms
Total FIRRTL Compile Time: 24.4 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534356488810
test ALU Success: 0 tests passed in 5 cycles taking 0.013184 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 2 s, completed Aug 15, 2018 6:08:10 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test ALU 2 Accumulate -td ./results/ALU_2_Accumulate/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.098] Done elaborating.
Total FIRRTL Compile Time: 1023.2 ms
Total FIRRTL Compile Time: 27.1 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534356495001
test ALU Success: 0 tests passed in 5 cycles taking 0.011927 seconds
[[35minfo[0m] [0.001] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 2 s, completed Aug 15, 2018 6:08:16 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test ALU 2 Identity/Add -td ./results/ALU_2_Identity_Add/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.100] Done elaborating.
Total FIRRTL Compile Time: 1022.3 ms
Total FIRRTL Compile Time: 27.7 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534356501612
test ALU Success: 0 tests passed in 5 cycles taking 0.010437 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 2 s, completed Aug 15, 2018 6:08:23 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test ALU 2 Add/Max -td ./results/ALU_2_Add_Max/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.103] Done elaborating.
Total FIRRTL Compile Time: 1100.5 ms
Total FIRRTL Compile Time: 33.4 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534356508232
test ALU Success: 0 tests passed in 5 cycles taking 0.014955 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 2 s, completed Aug 15, 2018 6:08:29 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test ALU 2 Max/Accumulate -td ./results/ALU_2_Max_Accumulate/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.120] Done elaborating.
Total FIRRTL Compile Time: 1059.9 ms
Total FIRRTL Compile Time: 31.7 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534356514897
test ALU Success: 0 tests passed in 5 cycles taking 0.014654 seconds
[[35minfo[0m] [0.001] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 2 s, completed Aug 15, 2018 6:08:36 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test ALU 2 Identity/Add/Max -td ./results/ALU_2_Identity_Add_Max/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.104] Done elaborating.
Total FIRRTL Compile Time: 1006.3 ms
Total FIRRTL Compile Time: 30.0 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.002] SEED 1534356521392
test ALU Success: 0 tests passed in 5 cycles taking 0.014975 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 2 s, completed Aug 15, 2018 6:08:43 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test ALU 2 Add/Max/Accumulate -td ./results/ALU_2_Add_Max_Accumulate/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.111] Done elaborating.
Total FIRRTL Compile Time: 1181.4 ms
Total FIRRTL Compile Time: 37.7 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534356527637
test ALU Success: 0 tests passed in 5 cycles taking 0.016861 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 6:08:49 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test ALU 2 Identity/Add/Max/Accumulate -td ./results/ALU_2_Identity_Add_Max_Accumulate/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.095] Done elaborating.
Total FIRRTL Compile Time: 904.4 ms
Total FIRRTL Compile Time: 28.4 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534356534385
test ALU Success: 0 tests passed in 5 cycles taking 0.010586 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 2 s, completed Aug 15, 2018 6:08:55 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test ALU 4 Identity -td ./results/ALU_4_Identity/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.106] Done elaborating.
Total FIRRTL Compile Time: 1132.6 ms
Total FIRRTL Compile Time: 29.2 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.002] SEED 1534356540783
test ALU Success: 0 tests passed in 5 cycles taking 0.014395 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 6:09:02 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test ALU 4 Add -td ./results/ALU_4_Add/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.101] Done elaborating.
Total FIRRTL Compile Time: 1068.2 ms
Total FIRRTL Compile Time: 25.4 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534356547399
test ALU Success: 0 tests passed in 5 cycles taking 0.012119 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 2 s, completed Aug 15, 2018 6:09:09 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test ALU 4 Max -td ./results/ALU_4_Max/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.099] Done elaborating.
Total FIRRTL Compile Time: 1097.7 ms
Total FIRRTL Compile Time: 29.1 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534356553921
test ALU Success: 0 tests passed in 5 cycles taking 0.014869 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 2 s, completed Aug 15, 2018 6:09:15 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test ALU 4 Accumulate -td ./results/ALU_4_Accumulate/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.101] Done elaborating.
Total FIRRTL Compile Time: 1030.9 ms
Total FIRRTL Compile Time: 25.3 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534356560572
test ALU Success: 0 tests passed in 5 cycles taking 0.012014 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 2 s, completed Aug 15, 2018 6:09:22 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test ALU 4 Identity/Add -td ./results/ALU_4_Identity_Add/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.111] Done elaborating.
Total FIRRTL Compile Time: 1028.3 ms
Total FIRRTL Compile Time: 27.4 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534356567084
test ALU Success: 0 tests passed in 5 cycles taking 0.012178 seconds
[[35minfo[0m] [0.001] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 2 s, completed Aug 15, 2018 6:09:28 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test ALU 4 Add/Max -td ./results/ALU_4_Add_Max/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.118] Done elaborating.
Total FIRRTL Compile Time: 1002.8 ms
Total FIRRTL Compile Time: 28.6 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534356573629
test ALU Success: 0 tests passed in 5 cycles taking 0.013550 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 2 s, completed Aug 15, 2018 6:09:35 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test ALU 4 Max/Accumulate -td ./results/ALU_4_Max_Accumulate/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.085] Done elaborating.
Total FIRRTL Compile Time: 1146.8 ms
Total FIRRTL Compile Time: 33.3 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534356580213
test ALU Success: 0 tests passed in 5 cycles taking 0.014546 seconds
[[35minfo[0m] [0.001] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 2 s, completed Aug 15, 2018 6:09:41 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test ALU 4 Identity/Add/Max -td ./results/ALU_4_Identity_Add_Max/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.108] Done elaborating.
Total FIRRTL Compile Time: 1155.0 ms
Total FIRRTL Compile Time: 44.5 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.002] SEED 1534356586970
test ALU Success: 0 tests passed in 5 cycles taking 0.015632 seconds
[[35minfo[0m] [0.003] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 6:09:48 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test ALU 4 Add/Max/Accumulate -td ./results/ALU_4_Add_Max_Accumulate/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.103] Done elaborating.
Total FIRRTL Compile Time: 1007.6 ms
Total FIRRTL Compile Time: 26.0 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534356593735
test ALU Success: 0 tests passed in 5 cycles taking 0.012092 seconds
[[35minfo[0m] [0.001] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 2 s, completed Aug 15, 2018 6:09:55 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test ALU 4 Identity/Add/Max/Accumulate -td ./results/ALU_4_Identity_Add_Max_Accumulate/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.144] Done elaborating.
Total FIRRTL Compile Time: 1099.3 ms
Total FIRRTL Compile Time: 29.6 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534356600173
test ALU Success: 0 tests passed in 5 cycles taking 0.015379 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 2 s, completed Aug 15, 2018 6:10:01 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test ALU 8 Identity -td ./results/ALU_8_Identity/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.103] Done elaborating.
Total FIRRTL Compile Time: 1106.9 ms
Total FIRRTL Compile Time: 43.6 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.002] SEED 1534356607031
test ALU Success: 0 tests passed in 5 cycles taking 0.019492 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 6:10:08 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test ALU 8 Add -td ./results/ALU_8_Add/[0m
[[35minfo[0m] [0.004] Elaborating design...
[[35minfo[0m] [0.124] Done elaborating.
Total FIRRTL Compile Time: 1129.0 ms
Total FIRRTL Compile Time: 31.7 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534356613637
test ALU Success: 0 tests passed in 5 cycles taking 0.014272 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 6:10:15 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test ALU 8 Max -td ./results/ALU_8_Max/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.108] Done elaborating.
Total FIRRTL Compile Time: 1017.8 ms
Total FIRRTL Compile Time: 27.2 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534356620435
test ALU Success: 0 tests passed in 5 cycles taking 0.012268 seconds
[[35minfo[0m] [0.001] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 2 s, completed Aug 15, 2018 6:10:22 PM[0m
"test:runMain pe.Test RF 4 4 4 4 0 16 None -td ./results/RF_4_4_4_4_0_16_None/"
sbt "test:runMain pe.Test RF 4 4 4 4 0 16 Soft -td ./results/RF_4_4_4_4_0_16_Soft/"
sbt "test:runMain pe.Test RF 4 4 4 4 0 16 Firm -td ./results/RF_4_4_4_4_0_16_Firm/"
sbt "test:runMain pe.Test RF 4 4 4 4 2 2 None -td ./results/RF_4_4_4_4_2_2_None/"
sbt "test:runMain pe.Test RF 4 4 4 4 2 2 Soft -td ./results/RF_4_4_4_4_2_2_Soft/"
sbt "test:runMain pe.Test RF 4 4 4 4 2 4 None -td ./results/RF_4_4_4_4_2_4_None/"
sbt "test:runMain pe.Test RF 4 4 4 4 2 4 Soft -td ./results/RF_4_4_4_4_2_4_Soft/"
sbt "test:runMain pe.Test RF 4 4 4 4 2 8 None -td ./results/RF_4_4_4_4_2_8_None/"
sbt "test:runMain pe.Test RF 4 4 4 4 2 8 Soft -td ./results/RF_4_4_4_4_2_8_Soft/"
sbt "test:runMain pe.Test RF 4 4 4 4 2 16 None -td ./results/RF_4_4_4_4_2_16_None/"
sbt "test:runMain pe.Test RF 4 4 4 4 2 16 Soft -td ./results/RF_4_4_4_4_2_16_Soft/"
sbt "test:runMain pe.Test RF 4 4 4 4 4 2 None -td ./results/RF_4_4_4_4_4_2_None/"
sbt "test:runMain pe.Test RF 4 4 4 4 4 2 Soft -td ./results/RF_4_4_4_4_4_2_Soft/"
sbt "test:runMain pe.Test RF 4 4 4 4 4 4 None -td ./results/RF_4_4_4_4_4_4_None/"
sbt "test:runMain pe.Test RF 4 4 4 4 4 4 Soft -td ./results/RF_4_4_4_4_4_4_Soft/"
sbt "test:runMain pe.Test RF 4 4 4 4 4 8 None -td ./results/RF_4_4_4_4_4_8_None/"
sbt "test:runMain pe.Test RF 4 4 4 4 4 8 Soft -td ./results/RF_4_4_4_4_4_8_Soft/"
sbt "test:runMain pe.Test RF 4 4 4 4 4 16 None -td ./results/RF_4_4_4_4_4_16_None/"
sbt "test:runMain pe.Test RF 4 4 4 4 4 16 Soft -td ./results/RF_4_4_4_4_4_16_Soft/"
sbt "test:runMain pe.Test RF 4 4 4 4 6 2 None -td ./results/RF_4_4_4_4_6_2_None/"
sbt "test:runMain pe.Test RF 4 4 4 4 6 2 Soft -td ./results/RF_4_4_4_4_6_2_Soft/"
sbt "test:runMain pe.Test RF 4 4 4 4 6 4 None -td ./results/RF_4_4_4_4_6_4_None/"
sbt "test:runMain pe.Test RF 4 4 4 4 6 4 Soft -td ./results/RF_4_4_4_4_6_4_Soft/"
sbt "test:runMain pe.Test RF 4 4 4 4 6 8 None -td ./results/RF_4_4_4_4_6_8_None/"
sbt "test:runMain pe.Test RF 4 4 4 4 6 8 Soft -td ./results/RF_4_4_4_4_6_8_Soft/"
sbt "test:runMain pe.Test RF 4 4 4 4 6 16 None -td ./results/RF_4_4_4_4_6_16_None/"
sbt "test:runMain pe.Test RF 4 4 4 4 6 16 Soft -td ./results/RF_4_4_4_4_6_16_Soft/"
ALU
40
sbt "test:runMain pe.Test ALU 2 Identity -td ./results/ALU_2_Identity/"
sbt "test:runMain pe.Test ALU 2 Add -td ./results/ALU_2_Add/"
sbt "test:runMain pe.Test ALU 2 Max -td ./results/ALU_2_Max/"
sbt "test:runMain pe.Test ALU 2 Accumulate -td ./results/ALU_2_Accumulate/"
sbt "test:runMain pe.Test ALU 2 Identity/Add -td ./results/ALU_2_Identity_Add/"
sbt "test:runMain pe.Test ALU 2 Add/Max -td ./results/ALU_2_Add_Max/"
sbt "test:runMain pe.Test ALU 2 Max/Accumulate -td ./results/ALU_2_Max_Accumulate/"
sbt "test:runMain pe.Test ALU 2 Identity/Add/Max -td ./results/ALU_2_Identity_Add_Max/"
sbt "test:runMain pe.Test ALU 2 Add/Max/Accumulate -td ./results/ALU_2_Add_Max_Accumulate/"
sbt "test:runMain pe.Test ALU 2 Identity/Add/Max/Accumulate -td ./results/ALU_2_Identity_Add_Max_Accumulate/"
sbt "test:runMain pe.Test ALU 4 Identity -td ./results/ALU_4_Identity/"
sbt "test:runMain pe.Test ALU 4 Add -td ./results/ALU_4_Add/"
sbt "test:runMain pe.Test ALU 4 Max -td ./results/ALU_4_Max/"
sbt "test:runMain pe.Test ALU 4 Accumulate -td ./results/ALU_4_Accumulate/"
sbt "test:runMain pe.Test ALU 4 Identity/Add -td ./results/ALU_4_Identity_Add/"
sbt "test:runMain pe.Test ALU 4 Add/Max -td ./results/ALU_4_Add_Max/"
sbt "test:runMain pe.Test ALU 4 Max/Accumulate -td ./results/ALU_4_Max_Accumulate/"
sbt "test:runMain pe.Test ALU 4 Identity/Add/Max -td ./results/ALU_4_Identity_Add_Max/"
sbt "test:runMain pe.Test ALU 4 Add/Max/Accumulate -td ./results/ALU_4_Add_Max_Accumulate/"
sbt "test:runMain pe.Test ALU 4 Identity/Add/Max/Accumulate -td ./results/ALU_4_Identity_Add_Max_Accumulate/"
sbt "test:runMain pe.Test ALU 8 Identity -td ./results/ALU_8_Identity/"
sbt "test:runMain pe.Test ALU 8 Add -td ./results/ALU_8_Add/"
sbt "test:runMain pe.Test ALU 8 Max -td ./results/ALU_8_Max/"
sbt "test:runMain pe.Test ALU 8 Accumulate -td ./results/ALU_8_Accumulate[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test ALU 8 Accumulate -td ./results/ALU_8_Accumulate/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.111] Done elaborating.
Total FIRRTL Compile Time: 930.1 ms
Total FIRRTL Compile Time: 28.5 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534356626648
test ALU Success: 0 tests passed in 5 cycles taking 0.012491 seconds
[[35minfo[0m] [0.001] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 2 s, completed Aug 15, 2018 6:10:28 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test ALU 8 Identity/Add -td ./results/ALU_8_Identity_Add/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.104] Done elaborating.
Total FIRRTL Compile Time: 903.5 ms
Total FIRRTL Compile Time: 29.9 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534356633398
test ALU Success: 0 tests passed in 5 cycles taking 0.010763 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 2 s, completed Aug 15, 2018 6:10:34 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test ALU 8 Add/Max -td ./results/ALU_8_Add_Max/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.105] Done elaborating.
Total FIRRTL Compile Time: 956.5 ms
Total FIRRTL Compile Time: 33.3 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534356639870
test ALU Success: 0 tests passed in 5 cycles taking 0.016951 seconds
[[35minfo[0m] [0.001] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 2 s, completed Aug 15, 2018 6:10:41 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test ALU 8 Max/Accumulate -td ./results/ALU_8_Max_Accumulate/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.096] Done elaborating.
Total FIRRTL Compile Time: 1085.7 ms
Total FIRRTL Compile Time: 29.4 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534356646490
test ALU Success: 0 tests passed in 5 cycles taking 0.015056 seconds
[[35minfo[0m] [0.003] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 2 s, completed Aug 15, 2018 6:10:48 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test ALU 8 Identity/Add/Max -td ./results/ALU_8_Identity_Add_Max/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.098] Done elaborating.
Total FIRRTL Compile Time: 1130.6 ms
Total FIRRTL Compile Time: 34.5 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534356653009
test ALU Success: 0 tests passed in 5 cycles taking 0.014870 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 6:10:54 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test ALU 8 Add/Max/Accumulate -td ./results/ALU_8_Add_Max_Accumulate/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.107] Done elaborating.
Total FIRRTL Compile Time: 1154.5 ms
Total FIRRTL Compile Time: 34.0 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534356659528
test ALU Success: 0 tests passed in 5 cycles taking 0.018194 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 6:11:01 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test ALU 8 Identity/Add/Max/Accumulate -td ./results/ALU_8_Identity_Add_Max_Accumulate/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.103] Done elaborating.
Total FIRRTL Compile Time: 1095.9 ms
Total FIRRTL Compile Time: 27.7 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534356666398
test ALU Success: 0 tests passed in 5 cycles taking 0.014214 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 6:11:08 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test ALU 16 Identity -td ./results/ALU_16_Identity/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.099] Done elaborating.
Total FIRRTL Compile Time: 912.2 ms
Total FIRRTL Compile Time: 26.9 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534356673285
test ALU Success: 0 tests passed in 5 cycles taking 0.011352 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 2 s, completed Aug 15, 2018 6:11:14 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test ALU 16 Add -td ./results/ALU_16_Add/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.114] Done elaborating.
Total FIRRTL Compile Time: 978.8 ms
Total FIRRTL Compile Time: 28.0 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534356679633
test ALU Success: 0 tests passed in 5 cycles taking 0.012711 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 2 s, completed Aug 15, 2018 6:11:21 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test ALU 16 Max -td ./results/ALU_16_Max/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.113] Done elaborating.
Total FIRRTL Compile Time: 993.5 ms
Total FIRRTL Compile Time: 26.8 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534356686007
test ALU Success: 0 tests passed in 5 cycles taking 0.012278 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 2 s, completed Aug 15, 2018 6:11:27 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test ALU 16 Accumulate -td ./results/ALU_16_Accumulate/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.101] Done elaborating.
Total FIRRTL Compile Time: 1045.6 ms
Total FIRRTL Compile Time: 27.3 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534356692726
test ALU Success: 0 tests passed in 5 cycles taking 0.014125 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 2 s, completed Aug 15, 2018 6:11:34 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test ALU 16 Identity/Add -td ./results/ALU_16_Identity_Add/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.100] Done elaborating.
Total FIRRTL Compile Time: 953.7 ms
Total FIRRTL Compile Time: 24.3 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534356699388
test ALU Success: 0 tests passed in 5 cycles taking 0.011107 seconds
[[35minfo[0m] [0.001] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 2 s, completed Aug 15, 2018 6:11:40 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test ALU 16 Add/Max -td ./results/ALU_16_Add_Max/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.102] Done elaborating.
Total FIRRTL Compile Time: 1111.2 ms
Total FIRRTL Compile Time: 31.2 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534356705769
test ALU Success: 0 tests passed in 5 cycles taking 0.014770 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 2 s, completed Aug 15, 2018 6:11:47 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test ALU 16 Max/Accumulate -td ./results/ALU_16_Max_Accumulate/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.096] Done elaborating.
Total FIRRTL Compile Time: 1091.0 ms
Total FIRRTL Compile Time: 29.5 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.002] SEED 1534356712294
test ALU Success: 0 tests passed in 5 cycles taking 0.015074 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 2 s, completed Aug 15, 2018 6:11:54 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test ALU 16 Identity/Add/Max -td ./results/ALU_16_Identity_Add_Max/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.100] Done elaborating.
Total FIRRTL Compile Time: 1125.9 ms
Total FIRRTL Compile Time: 42.0 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534356718858
test ALU Success: 0 tests passed in 5 cycles taking 0.013879 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 6:12:00 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test ALU 16 Add/Max/Accumulate -td ./results/ALU_16_Add_Max_Accumulate/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.097] Done elaborating.
Total FIRRTL Compile Time: 1016.7 ms
Total FIRRTL Compile Time: 26.7 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534356725750
test ALU Success: 0 tests passed in 5 cycles taking 0.014678 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 2 s, completed Aug 15, 2018 6:12:07 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test ALU 16 Identity/Add/Max/Accumulate -td ./results/ALU_16_Identity_Add_Max_Accumulate/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.102] Done elaborating.
Total FIRRTL Compile Time: 970.6 ms
Total FIRRTL Compile Time: 29.6 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534356731905
test ALU Success: 0 tests passed in 5 cycles taking 0.013033 seconds
[[35minfo[0m] [0.001] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 2 s, completed Aug 15, 2018 6:12:13 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test NLU 2 2 Identity/Add/Max/Accumulate -td ./results/NLU_2_2_Identity_Add_Max_Accumulate/[0m
[0m[[31merror[0m] [0m(run-main-0) java.lang.IllegalArgumentException: requirement failed: Unsupported Function[0m
java.lang.IllegalArgumentException: requirement failed: Unsupported Function
	at scala.Predef$.require(Predef.scala:224)
	at pe.NLUConfig$$anonfun$37.apply(PE.scala:269)
	at pe.NLUConfig$$anonfun$37.apply(PE.scala:268)
	at scala.collection.immutable.List.foreach(List.scala:392)
	at pe.NLUConfig.<init>(PE.scala:268)
	at pe.Test$.delayedEndpoint$pe$Test$1(Test.scala:60)
	at pe.Test$delayedInit$body.apply(Test.scala:42)
	at scala.Function0$class.apply$mcV$sp(Function0.scala:34)
	at scala.runtime.AbstractFunction0.apply$mcV$sp(AbstractFunction0.scala:12)
	at scala.App$$anonfun$main$1.apply(App.scala:76)
	at scala.App$$anonfun$main$1.apply(App.scala:76)
	at scala.collection.immutable.List.foreach(List.scala:392)
	at scala.collection.generic.TraversableForwarder$class.foreach(TraversableForwarder.scala:35)
	at scala.App$class.main(App.scala:76)
	at pe.Test$.main(Test.scala:42)
	at pe.Test.main(Test.scala)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:498)
[0m[[31mtrace[0m] [0mStack trace suppressed: run [34mlast test:runMain[0m for the full output.[0m
java.lang.RuntimeException: Nonzero exit code: 1
	at scala.sys.package$.error(package.scala:27)
[0m[[31mtrace[0m] [0mStack trace suppressed: run [34mlast test:runMain[0m for the full output.[0m
[0m[[31merror[0m] [0m(test:[31mrunMain[0m) Nonzero exit code: 1[0m
[0m[[31merror[0m] [0mTotal time: 1 s, completed Aug 15, 2018 6:12:18 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test NLU 2 2 Identity/Add/Max/Accumulate -td ./results/NLU_2_2_Identity_Add_Max_Accumulate/[0m
[0m[[31merror[0m] [0m(run-main-0) java.lang.IllegalArgumentException: requirement failed: Unsupported Function[0m
java.lang.IllegalArgumentException: requirement failed: Unsupported Function
	at scala.Predef$.require(Predef.scala:224)
	at pe.NLUConfig$$anonfun$37.apply(PE.scala:269)
	at pe.NLUConfig$$anonfun$37.apply(PE.scala:268)
	at scala.collection.immutable.List.foreach(List.scala:392)
	at pe.NLUConfig.<init>(PE.scala:268)
	at pe.Test$.delayedEndpoint$pe$Test$1(Test.scala:60)
	at pe.Test$delayedInit$body.apply(Test.scala:42)
	at scala.Function0$class.apply$mcV$sp(Function0.scala:34)
	at scala.runtime.AbstractFunction0.apply$mcV$sp(AbstractFunction0.scala:12)
	at scala.App$$anonfun$main$1.apply(App.scala:76)
	at scala.App$$anonfun$main$1.apply(App.scala:76)
	at scala.collection.immutable.List.foreach(List.scala:392)
	at scala.collection.generic.TraversableForwarder$class.foreach(TraversableForwarder.scala:35)
	at scala.App$class.main(App.scala:76)
	at pe.Test$.main(Test.scala:42)
	at pe.Test.main(Test.scala)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:498)
[0m[[31mtrace[0m] [0mStack trace suppressed: run [34mlast test:runMain[0m for the full output.[0m
java.lang.RuntimeException: Nonzero exit code: 1
	at scala.sys.package$.error(package.scala:27)
[0m[[31mtrace[0m] [0mStack trace suppressed: run [34mlast test:runMain[0m for the full output.[0m
[0m[[31merror[0m] [0m(test:[31mrunMain[0m) Nonzero exit code: 1[0m
[0m[[31merror[0m] [0mTotal time: 1 s, completed Aug 15, 2018 6:12:23 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test NLU 2 2 Identity/Add/Max/Accumulate -td ./results/NLU_2_2_Identity_Add_Max_Accumulate/[0m
[0m[[31merror[0m] [0m(run-main-0) java.lang.IllegalArgumentException: requirement failed: Unsupported Function[0m
java.lang.IllegalArgumentException: requirement failed: Unsupported Function
	at scala.Predef$.require(Predef.scala:224)
	at pe.NLUConfig$$anonfun$37.apply(PE.scala:269)
	at pe.NLUConfig$$anonfun$37.apply(PE.scala:268)
	at scala.collection.immutable.List.foreach(List.scala:392)
	at pe.NLUConfig.<init>(PE.scala:268)
	at pe.Test$.delayedEndpoint$pe$Test$1(Test.scala:60)
	at pe.Test$delayedInit$body.apply(Test.scala:42)
	at scala.Function0$class.apply$mcV$sp(Function0.scala:34)
	at scala.runtime.AbstractFunction0.apply$mcV$sp(AbstractFunction0.scala:12)
	at scala.App$$anonfun$main$1.apply(App.scala:76)
	at scala.App$$anonfun$main$1.apply(App.scala:76)
	at scala.collection.immutable.List.foreach(List.scala:392)
	at scala.collection.generic.TraversableForwarder$class.foreach(TraversableForwarder.scala:35)
	at scala.App$class.main(App.scala:76)
	at pe.Test$.main(Test.scala:42)
	at pe.Test.main(Test.scala)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:498)
[0m[[31mtrace[0m] [0mStack trace suppressed: run [34mlast test:runMain[0m for the full output.[0m
java.lang.RuntimeException: Nonzero exit code: 1
	at scala.sys.package$.error(package.scala:27)
[0m[[31mtrace[0m] [0mStack trace suppressed: run [34mlast test:runMain[0m for the full output.[0m
[0m[[31merror[0m] [0m(test:[31mrunMain[0m) Nonzero exit code: 1[0m
[0m[[31merror[0m] [0mTotal time: 1 s, completed Aug 15, 2018 6:12:27 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test NLU 4 4 Identity/Add/Max/Accumulate -td ./results/NLU_4_4_Identity_Add_Max_Accumulate/[0m
[0m[[31merror[0m] [0m(run-main-0) java.lang.IllegalArgumentException: requirement failed: Unsupported Function[0m
java.lang.IllegalArgumentException: requirement failed: Unsupported Function
	at scala.Predef$.require(Predef.scala:224)
	at pe.NLUConfig$$anonfun$37.apply(PE.scala:269)
	at pe.NLUConfig$$anonfun$37.apply(PE.scala:268)
	at scala.collection.immutable.List.foreach(List.scala:392)
	at pe.NLUConfig.<init>(PE.scala:268)
	at pe.Test$.delayedEndpoint$pe$Test$1(Test.scala:60)
	at pe.Test$delayedInit$body.apply(Test.scala:42)
	at scala.Function0$class.apply$mcV$sp(Function0.scala:34)
	at scala.runtime.AbstractFunction0.apply$mcV$sp(AbstractFunction0.scala:12)
	at scala.App$$anonfun$main$1.apply(App.scala:76)
	at scala.App$$anonfun$main$1.apply(App.scala:76)
	at scala.collection.immutable.List.foreach(List.scala:392)
	at scala.collection.generic.TraversableForwarder$class.foreach(TraversableForwarder.scala:35)
	at scala.App$class.main(App.scala:76)
	at pe.Test$.main(Test.scala:42)
	at pe.Test.main(Test.scala)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:498)
[0m[[31mtrace[0m] [0mStack trace suppressed: run [34mlast test:runMain[0m for the full output.[0m
java.lang.RuntimeException: Nonzero exit code: 1
	at scala.sys.package$.error(package.scala:27)
[0m[[31mtrace[0m] [0mStack trace suppressed: run [34mlast test:runMain[0m for the full output.[0m
[0m[[31merror[0m] [0m(test:[31mrunMain[0m) Nonzero exit code: 1[0m
[0m[[31merror[0m] [0mTotal time: 1 s, completed Aug 15, 2018 6:12:32 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test NLU 4 4 Identity/Add/Max/Accumulate -td ./results/NLU_4_4_Identity_Add_Max_Accumulate/[0m
[0m[[31merror[0m] [0m(run-main-0) java.lang.IllegalArgumentException: requirement failed: Unsupported Function[0m
java.lang.IllegalArgumentException: requirement failed: Unsupported Function
	at scala.Predef$.require(Predef.scala:224)
	at pe.NLUConfig$$anonfun$37.apply(PE.scala:269)
	at pe.NLUConfig$$anonfun$37.apply(PE.scala:268)
	at scala.collection.immutable.List.foreach(List.scala:392)
	at pe.NLUConfig.<init>(PE.scala:268)
	at pe.Test$.delayedEndpoint$pe$Test$1(Test.scala:60)
	at pe.Test$delayedInit$body.apply(Test.scala:42)
	at scala.Function0$class.apply$mcV$sp(Function0.scala:34)
	at scala.runtime.AbstractFunction0.apply$mcV$sp(AbstractFunction0.scala:12)
	at scala.App$$anonfun$main$1.apply(App.scala:76)
	at scala.App$$anonfun$main$1.apply(App.scala:76)
	at scala.collection.immutable.List.foreach(List.scala:392)
	at scala.collection.generic.TraversableForwarder$class.foreach(TraversableForwarder.scala:35)
	at scala.App$class.main(App.scala:76)
	at pe.Test$.main(Test.scala:42)
	at pe.Test.main(Test.scala)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:498)
[0m[[31mtrace[0m] [0mStack trace suppressed: run [34mlast test:runMain[0m for the full output.[0m
java.lang.RuntimeException: Nonzero exit code: 1
	at scala.sys.package$.error(package.scala:27)
[0m[[31mtrace[0m] [0mStack trace suppressed: run [34mlast test:runMain[0m for the full output.[0m
[0m[[31merror[0m] [0m(test:[31mrunMain[0m) Nonzero exit code: 1[0m
[0m[[31merror[0m] [0mTotal time: 1 s, completed Aug 15, 2018 6:12:37 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test NLU 4 4 Identity/Add/Max/Accumulate -td ./results/NLU_4_4_Identity_Add_Max_Accumulate/[0m
[0m[[31merror[0m] [0m(run-main-0) java.lang.IllegalArgumentException: requirement failed: Unsupported Function[0m
java.lang.IllegalArgumentException: requirement failed: Unsupported Function
	at scala.Predef$.require(Predef.scala:224)
	at pe.NLUConfig$$anonfun$37.apply(PE.scala:269)
	at pe.NLUConfig$$anonfun$37.apply(PE.scala:268)
	at scala.collection.immutable.List.foreach(List.scala:392)
	at pe.NLUConfig.<init>(PE.scala:268)
	at pe.Test$.delayedEndpoint$pe$Test$1(Test.scala:60)
	at pe.Test$delayedInit$body.apply(Test.scala:42)
	at scala.Function0$class.apply$mcV$sp(Function0.scala:34)
	at scala.runtime.AbstractFunction0.apply$mcV$sp(AbstractFunction0.scala:12)
	at scala.App$$anonfun$main$1.apply(App.scala:76)
	at scala.App$$anonfun$main$1.apply(App.scala:76)
	at scala.collection.immutable.List.foreach(List.scala:392)
	at scala.collection.generic.TraversableForwarder$class.foreach(TraversableForwarder.scala:35)
	at scala.App$class.main(App.scala:76)
	at pe.Test$.main(Test.scala:42)
	at pe.Test.main(Test.scala)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:498)
[0m[[31mtrace[0m] [0mStack trace suppressed: run [34mlast test:runMain[0m for the full output.[0m
java.lang.RuntimeException: Nonzero exit code: 1
	at scala.sys.package$.error(package.scala:27)
[0m[[31mtrace[0m] [0mStack trace suppressed: run [34mlast test:runMain[0m for the full output.[0m
[0m[[31merror[0m] [0m(test:[31mrunMain[0m) Nonzero exit code: 1[0m
[0m[[31merror[0m] [0mTotal time: 1 s, completed Aug 15, 2018 6:12:42 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test NLU 8 8 Identity/Add/Max/Accumulate -td ./results/NLU_8_8_Identity_Add_Max_Accumulate/[0m
[0m[[31merror[0m] [0m(run-main-0) java.lang.IllegalArgumentException: requirement failed: Unsupported Function[0m
java.lang.IllegalArgumentException: requirement failed: Unsupported Function
	at scala.Predef$.require(Predef.scala:224)
	at pe.NLUConfig$$anonfun$37.apply(PE.scala:269)
	at pe.NLUConfig$$anonfun$37.apply(PE.scala:268)
	at scala.collection.immutable.List.foreach(List.scala:392)
	at pe.NLUConfig.<init>(PE.scala:268)
	at pe.Test$.delayedEndpoint$pe$Test$1(Test.scala:60)
	at pe.Test$delayedInit$body.apply(Test.scala:42)
	at scala.Function0$class.apply$mcV$sp(Function0.scala:34)
	at scala.runtime.AbstractFunction0.apply$mcV$sp(AbstractFunction0.scala:12)
	at scala.App$$anonfun$main$1.apply(App.scala:76)
	at scala.App$$anonfun$main$1.apply(App.scala:76)
	at scala.collection.immutable.List.foreach(List.scala:392)
	at scala.collection.generic.TraversableForwarder$class.foreach(TraversableForwarder.scala:35)
	at scala.App$class.main(App.scala:76)
	at pe.Test$.main(Test.scala:42)
	at pe.Test.main(Test.scala)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:498)
[0m[[31mtrace[0m] [0mStack trace suppressed: run [34mlast test:runMain[0m for the full output.[0m
java.lang.RuntimeException: Nonzero exit code: 1
	at scala.sys.package$.error(package.scala:27)
[0m[[31mtrace[0m] [0mStack trace suppressed: run [34mlast test:runMain[0m for the full output.[0m
[0m[[31merror[0m] [0m(test:[31mrunMain[0m) Nonzero exit code: 1[0m
[0m[[31merror[0m] [0mTotal time: 1 s, completed Aug 15, 2018 6:12:46 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test NLU 8 8 Identity/Add/Max/Accumulate -td ./results/NLU_8_8_Identity_Add_Max_Accumulate/[0m
[0m[[31merror[0m] [0m(run-main-0) java.lang.IllegalArgumentException: requirement failed: Unsupported Function[0m
java.lang.IllegalArgumentException: requirement failed: Unsupported Function
	at scala.Predef$.require(Predef.scala:224)
	at pe.NLUConfig$$anonfun$37.apply(PE.scala:269)
	at pe.NLUConfig$$anonfun$37.apply(PE.scala:268)
	at scala.collection.immutable.List.foreach(List.scala:392)
	at pe.NLUConfig.<init>(PE.scala:268)
	at pe.Test$.delayedEndpoint$pe$Test$1(Test.scala:60)
	at pe.Test$delayedInit$body.apply(Test.scala:42)
	at scala.Function0$class.apply$mcV$sp(Function0.scala:34)
	at scala.runtime.AbstractFunction0.apply$mcV$sp(AbstractFunction0.scala:12)
	at scala.App$$anonfun$main$1.apply(App.scala:76)
	at scala.App$$anonfun$main$1.apply(App.scala:76)
	at scala.collection.immutable.List.foreach(List.scala:392)
	at scala.collection.generic.TraversableForwarder$class.foreach(TraversableForwarder.scala:35)
	at scala.App$class.main(App.scala:76)
	at pe.Test$.main(Test.scala:42)
	at pe.Test.main(Test.scala)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:498)
[0m[[31mtrace[0m] [0mStack trace suppressed: run [34mlast test:runMain[0m for the full output.[0m
java.lang.RuntimeException: Nonzero exit code: 1
	at scala.sys.package$.error(package.scala:27)
[0m[[31mtrace[0m] [0mStack trace suppressed: run [34mlast test:runMain[0m for the full output.[0m
[0m[[31merror[0m] [0m(test:[31mrunMain[0m) Nonzero exit code: 1[0m
[0m[[31merror[0m] [0mTotal time: 1 s, completed Aug 15, 2018 6:12:52 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test NLU 8 8 Identity/Add/Max/Accumulate -td ./results/NLU_8_8_Identity_Add_Max_Accumulate/[0m
[0m[[31merror[0m] [0m(run-main-0) java.lang.IllegalArgumentException: requirement failed: Unsupported Function[0m
java.lang.IllegalArgumentException: requirement failed: Unsupported Function
	at scala.Predef$.require(Predef.scala:224)
	at pe.NLUConfig$$anonfun$37.apply(PE.scala:269)
	at pe.NLUConfig$$anonfun$37.apply(PE.scala:268)
	at scala.collection.immutable.List.foreach(List.scala:392)
	at pe.NLUConfig.<init>(PE.scala:268)
	at pe.Test$.delayedEndpoint$pe$Test$1(Test.scala:60)
	at pe.Test$delayedInit$body.apply(Test.scala:42)
	at scala.Function0$class.apply$mcV$sp(Function0.scala:34)
	at scala.runtime.AbstractFunction0.apply$mcV$sp(AbstractFunction0.scala:12)
	at scala.App$$anonfun$main$1.apply(App.scala:76)
	at scala.App$$anonfun$main$1.apply(App.scala:76)
	at scala.collection.immutable.List.foreach(List.scala:392)
	at scala.collection.generic.TraversableForwarder$class.foreach(TraversableForwarder.scala:35)
	at scala.App$class.main(App.scala:76)
	at pe.Test$.main(Test.scala:42)
	at pe.Test.main(Test.scala)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:498)
[0m[[31mtrace[0m] [0mStack trace suppressed: run [34mlast test:runMain[0m for the full output.[0m
java.lang.RuntimeException: Nonzero exit code: 1
	at scala.sys.package$.error(package.scala:27)
[0m[[31mtrace[0m] [0mStack trace suppressed: run [34mlast test:runMain[0m for the full output.[0m
[0m[[31merror[0m] [0m(test:[31mrunMain[0m) Nonzero exit code: 1[0m
[0m[[31merror[0m] [0mTotal time: 1 s, completed Aug 15, 2018 6:12:56 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test NLU 16 16 Identity/Add/Max/Accumulate -td ./results/NLU_16_16_Identity_Add_Max_Accumulate/[0m
[0m[[31merror[0m] [0m(run-main-0) java.lang.IllegalArgumentException: requirement failed: Unsupported Function[0m
java.lang.IllegalArgumentException: requirement failed: Unsupported Function
	at scala.Predef$.require(Predef.scala:224)
	at pe.NLUConfig$$anonfun$37.apply(PE.scala:269)
	at pe.NLUConfig$$anonfun$37.apply(PE.scala:268)
	at scala.collection.immutable.List.foreach(List.scala:392)
	at pe.NLUConfig.<init>(PE.scala:268)
	at pe.Test$.delayedEndpoint$pe$Test$1(Test.scala:60)
	at pe.Test$delayedInit$body.apply(Test.scala:42)
	at scala.Function0$class.apply$mcV$sp(Function0.scala:34)
	at scala.runtime.AbstractFunction0.apply$mcV$sp(AbstractFunction0.scala:12)
	at scala.App$$anonfun$main$1.apply(App.scala:76)
	at scala.App$$anonfun$main$1.apply(App.scala:76)
	at scala.collection.immutable.List.foreach(List.scala:392)
	at scala.collection.generic.TraversableForwarder$class.foreach(TraversableForwarder.scala:35)
	at scala.App$class.main(App.scala:76)
	at pe.Test$.main(Test.scala:42)
	at pe.Test.main(Test.scala)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:498)
[0m[[31mtrace[0m] [0mStack trace suppressed: run [34mlast test:runMain[0m for the full output.[0m
java.lang.RuntimeException: Nonzero exit code: 1
	at scala.sys.package$.error(package.scala:27)
[0m[[31mtrace[0m] [0mStack trace suppressed: run [34mlast test:runMain[0m for the full output.[0m
[0m[[31merror[0m] [0m(test:[31mrunMain[0m) Nonzero exit code: 1[0m
[0m[[31merror[0m] [0mTotal time: 1 s, completed Aug 15, 2018 6:13:02 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test NLU 16 16 Identity/Add/Max/Accumulate -td ./results/NLU_16_16_Identity_Add_Max_Accumulate/[0m
[0m[[31merror[0m] [0m(run-main-0) java.lang.IllegalArgumentException: requirement failed: Unsupported Function[0m
java.lang.IllegalArgumentException: requirement failed: Unsupported Function
	at scala.Predef$.require(Predef.scala:224)
	at pe.NLUConfig$$anonfun$37.apply(PE.scala:269)
	at pe.NLUConfig$$anonfun$37.apply(PE.scala:268)
	at scala.collection.immutable.List.foreach(List.scala:392)
	at pe.NLUConfig.<init>(PE.scala:268)
	at pe.Test$.delayedEndpoint$pe$Test$1(Test.scala:60)
	at pe.Test$delayedInit$body.apply(Test.scala:42)
	at scala.Function0$class.apply$mcV$sp(Function0.scala:34)
	at scala.runtime.AbstractFunction0.apply$mcV$sp(AbstractFunction0.scala:12)
	at scala.App$$anonfun$main$1.apply(App.scala:76)
	at scala.App$$anonfun$main$1.apply(App.scala:76)
	at scala.collection.immutable.List.foreach(List.scala:392)
	at scala.collection.generic.TraversableForwarder$class.foreach(TraversableForwarder.scala:35)
	at scala.App$class.main(App.scala:76)
	at pe.Test$.main(Test.scala:42)
	at pe.Test.main(Test.scala)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:498)
[0m[[31mtrace[0m] [0mStack trace suppressed: run [34mlast test:runMain[0m for the full output.[0m
java.lang.RuntimeException: Nonzero exit code: 1
	at scala.sys.package$.error(package.scala:27)
[0m[[31mtrace[0m] [0mStack trace suppressed: run [34mlast test:runMain[0m for the full output.[0m
[0m[[31merror[0m] [0m(test:[31mrunMain[0m) Nonzero exit code: 1[0m
[0m[[31merror[0m] [0mTotal time: 1 s, completed Aug 15, 2018 6:13:06 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test NLU 16 16 Identity/Add/Max/Accumulate -td ./results/NLU_16_16_Identity_Add_Max_Accumulate/[0m
[0m[[31merror[0m] [0m(run-main-0) java.lang.IllegalArgumentException: requirement failed: Unsupported Function[0m
java.lang.IllegalArgumentException: requirement failed: Unsupported Function
	at scala.Predef$.require(Predef.scala:224)
	at pe.NLUConfig$$anonfun$37.apply(PE.scala:269)
	at pe.NLUConfig$$anonfun$37.apply(PE.scala:268)
	at scala.collection.immutable.List.foreach(List.scala:392)
	at pe.NLUConfig.<init>(PE.scala:268)
	at pe.Test$.delayedEndpoint$pe$Test$1(Test.scala:60)
	at pe.Test$delayedInit$body.apply(Test.scala:42)
	at scala.Function0$class.apply$mcV$sp(Function0.scala:34)
	at scala.runtime.AbstractFunction0.apply$mcV$sp(AbstractFunction0.scala:12)
	at scala.App$$anonfun$main$1.apply(App.scala:76)
	at scala.App$$anonfun$main$1.apply(App.scala:76)
	at scala.collection.immutable.List.foreach(List.scala:392)
	at scala.collection.generic.TraversableForwarder$class.foreach(TraversableForwarder.scala:35)
	at scala.App$class.main(App.scala:76)
	at pe.Test$.main(Test.scala:42)
	at pe.Test.main(Test.scala)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:498)
[0m[[31mtrace[0m] [0mStack trace suppressed: run [34mlast test:runMain[0m for the full output.[0m
java.lang.RuntimeException: Nonzero exit code: 1
	at scala.sys.package$.error(package.scala:27)
[0m[[31mtrace[0m] [0mStack trace suppressed: run [34mlast test:runMain[0m for the full output.[0m
[0m[[31merror[0m] [0m(test:[31mrunMain[0m) Nonzero exit code: 1[0m
[0m[[31merror[0m] [0mTotal time: 1 s, completed Aug 15, 2018 6:13:11 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test IPU 1 2 4 None -td ./results/IPU_1_2_4_None/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.109] Done elaborating.
Total FIRRTL Compile Time: 1090.7 ms
Total FIRRTL Compile Time: 34.0 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534356796642
test IPU Success: 0 tests passed in 5 cycles taking 0.012000 seconds
[[35minfo[0m] [0.001] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 2 s, completed Aug 15, 2018 6:13:18 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test IPU 1 2 4 Firm -td ./results/IPU_1_2_4_Firm/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.108] Done elaborating.
Total FIRRTL Compile Time: 1127.9 ms
Total FIRRTL Compile Time: 34.6 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534356802907
test IPU Success: 0 tests passed in 5 cycles taking 0.017050 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 2 s, completed Aug 15, 2018 6:13:24 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test IPU 1 2 5 None -td ./results/IPU_1_2_5_None/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.110] Done elaborating.
Total FIRRTL Compile Time: 961.9 ms
Total FIRRTL Compile Time: 30.3 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534356809492
test IPU Success: 0 tests passed in 5 cycles taking 0.012578 seconds
[[35minfo[0m] [0.001] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 2 s, completed Aug 15, 2018 6:13:31 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test IPU 1 2 5 Firm -td ./results/IPU_1_2_5_Firm/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.109] Done elaborating.
Total FIRRTL Compile Time: 1113.4 ms
Total FIRRTL Compile Time: 38.2 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534356815854
test IPU Success: 0 tests passed in 5 cycles taking 0.016638 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 2 s, completed Aug 15, 2018 6:13:37 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test IPU 1 4 8 None -td ./results/IPU_1_4_8_None/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.117] Done elaborating.
Total FIRRTL Compile Time: 1035.4 ms
Total FIRRTL Compile Time: 31.0 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534356822342
test IPU Success: 0 tests passed in 5 cycles taking 0.014485 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 2 s, completed Aug 15, 2018 6:13:44 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test IPU 1 4 8 Firm -td ./results/IPU_1_4_8_Firm/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.110] Done elaborating.
Total FIRRTL Compile Time: 1114.6 ms
Total FIRRTL Compile Time: 34.0 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534356828848
test IPU Success: 0 tests passed in 5 cycles taking 0.017093 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 2 s, completed Aug 15, 2018 6:13:50 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test IPU 1 4 9 None -td ./results/IPU_1_4_9_None/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.105] Done elaborating.
Total FIRRTL Compile Time: 963.3 ms
Total FIRRTL Compile Time: 30.3 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.000] SEED 1534356835385
test IPU Success: 0 tests passed in 5 cycles taking 0.012139 seconds
[[35minfo[0m] [0.001] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 2 s, completed Aug 15, 2018 6:13:56 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test IPU 1 4 9 Firm -td ./results/IPU_1_4_9_Firm/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.106] Done elaborating.
Total FIRRTL Compile Time: 1021.7 ms
Total FIRRTL Compile Time: 37.2 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534356841522
test IPU Success: 0 tests passed in 5 cycles taking 0.016086 seconds
[[35minfo[0m] [0.001] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 2 s, completed Aug 15, 2018 6:14:03 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test IPU 1 8 16 None -td ./results/IPU_1_8_16_None/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.108] Done elaborating.
Total FIRRTL Compile Time: 925.5 ms
Total FIRRTL Compile Time: 31.8 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.000] SEED 1534356847850
test IPU Success: 0 tests passed in 5 cycles taking 0.012384 seconds
[[35minfo[0m] [0.001] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 2 s, completed Aug 15, 2018 6:14:09 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test IPU 1 8 16 Firm -td ./results/IPU_1_8_16_Firm/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.112] Done elaborating.
Total FIRRTL Compile Time: 894.3 ms
Total FIRRTL Compile Time: 31.8 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534356854017
test IPU Success: 0 tests passed in 5 cycles taking 0.014183 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 2 s, completed Aug 15, 2018 6:14:15 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test IPU 1 8 17 None -td ./results/IPU_1_8_17_None/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.108] Done elaborating.
Total FIRRTL Compile Time: 976.2 ms
Total FIRRTL Compile Time: 33.1 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534356860349
test IPU Success: 0 tests passed in 5 cycles taking 0.014815 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 2 s, completed Aug 15, 2018 6:14:21 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test IPU 1 8 17 Firm -td ./results/IPU_1_8_17_Firm/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.115] Done elaborating.
Total FIRRTL Compile Time: 963.5 ms
Total FIRRTL Compile Time: 32.1 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534356866583
test IPU Success: 0 tests passed in 5 cycles taking 0.015058 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 2 s, completed Aug 15, 2018 6:14:28 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test IPU 1 16 32 None -td ./results/IPU_1_16_32_None/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.108] Done elaborating.
Total FIRRTL Compile Time: 1155.2 ms
Total FIRRTL Compile Time: 35.7 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534356872799
test IPU Success: 0 tests passed in 5 cycles taking 0.014616 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 6:14:34 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test IPU 1 16 32 Firm -td ./results/IPU_1_16_32_Firm/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.111] Done elaborating.
Total FIRRTL Compile Time: 1126.3 ms
Total FIRRTL Compile Time: 35.0 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534356879455
test IPU Success: 0 tests passed in 5 cycles taking 0.018559 seconds
[[35minfo[0m] [0.001] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 6:14:41 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test IPU 1 16 33 None -td ./results/IPU_1_16_33_None/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.118] Done elaborating.
Total FIRRTL Compile Time: 938.3 ms
Total FIRRTL Compile Time: 33.3 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534356886197
test IPU Success: 0 tests passed in 5 cycles taking 0.012802 seconds
[[35minfo[0m] [0.001] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 2 s, completed Aug 15, 2018 6:14:47 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test IPU 1 16 33 Firm -td ./results/IPU_1_16_33_Firm/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.109] Done elaborating.
Total FIRRTL Compile Time: 1002.8 ms
Total FIRRTL Compile Time: 25.1 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534356892556
test IPU Success: 0 tests passed in 5 cycles taking 0.014346 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 2 s, completed Aug 15, 2018 6:14:54 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test IPU 8 2 4 None -td ./results/IPU_8_2_4_None/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.134] Done elaborating.
Total FIRRTL Compile Time: 1154.9 ms
Total FIRRTL Compile Time: 61.6 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534356899176
test IPU Success: 0 tests passed in 5 cycles taking 0.026622 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 6:15:01 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test IPU 8 2 4 Firm -td ./results/IPU_8_2_4_Firm/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.129] Done elaborating.
Total FIRRTL Compile Time: 1208.8 ms
Total FIRRTL Compile Time: 82.2 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.002] SEED 1534356905910
test IPU Success: 0 tests passed in 5 cycles taking 0.026632 seconds
[[35minfo[0m] [0.003] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 6:15:07 PM[0m
/"
sbt "test:runMain pe.Test ALU 8 Identity/Add -td ./results/ALU_8_Identity_Add/"
sbt "test:runMain pe.Test ALU 8 Add/Max -td ./results/ALU_8_Add_Max/"
sbt "test:runMain pe.Test ALU 8 Max/Accumulate -td ./results/ALU_8_Max_Accumulate/"
sbt "test:runMain pe.Test ALU 8 Identity/Add/Max -td ./results/ALU_8_Identity_Add_Max/"
sbt "test:runMain pe.Test ALU 8 Add/Max/Accumulate -td ./results/ALU_8_Add_Max_Accumulate/"
sbt "test:runMain pe.Test ALU 8 Identity/Add/Max/Accumulate -td ./results/ALU_8_Identity_Add_Max_Accumulate/"
sbt "test:runMain pe.Test ALU 16 Identity -td ./results/ALU_16_Identity/"
sbt "test:runMain pe.Test ALU 16 Add -td ./results/ALU_16_Add/"
sbt "test:runMain pe.Test ALU 16 Max -td ./results/ALU_16_Max/"
sbt "test:runMain pe.Test ALU 16 Accumulate -td ./results/ALU_16_Accumulate/"
sbt "test:runMain pe.Test ALU 16 Identity/Add -td ./results/ALU_16_Identity_Add/"
sbt "test:runMain pe.Test ALU 16 Add/Max -td ./results/ALU_16_Add_Max/"
sbt "test:runMain pe.Test ALU 16 Max/Accumulate -td ./results/ALU_16_Max_Accumulate/"
sbt "test:runMain pe.Test ALU 16 Identity/Add/Max -td ./results/ALU_16_Identity_Add_Max/"
sbt "test:runMain pe.Test ALU 16 Add/Max/Accumulate -td ./results/ALU_16_Add_Max_Accumulate/"
sbt "test:runMain pe.Test ALU 16 Identity/Add/Max/Accumulate -td ./results/ALU_16_Identity_Add_Max_Accumulate/"
NLU
12
sbt "test:runMain pe.Test NLU 2 2 Identity/Add/Max/Accumulate -td ./results/NLU_2_2_Identity_Add_Max_Accumulate/"
sbt "test:runMain pe.Test NLU 2 2 Identity/Add/Max/Accumulate -td ./results/NLU_2_2_Identity_Add_Max_Accumulate/"
sbt "test:runMain pe.Test NLU 2 2 Identity/Add/Max/Accumulate -td ./results/NLU_2_2_Identity_Add_Max_Accumulate/"
sbt "test:runMain pe.Test NLU 4 4 Identity/Add/Max/Accumulate -td ./results/NLU_4_4_Identity_Add_Max_Accumulate/"
sbt "test:runMain pe.Test NLU 4 4 Identity/Add/Max/Accumulate -td ./results/NLU_4_4_Identity_Add_Max_Accumulate/"
sbt "test:runMain pe.Test NLU 4 4 Identity/Add/Max/Accumulate -td ./results/NLU_4_4_Identity_Add_Max_Accumulate/"
sbt "test:runMain pe.Test NLU 8 8 Identity/Add/Max/Accumulate -td ./results/NLU_8_8_Identity_Add_Max_Accumulate/"
sbt "test:runMain pe.Test NLU 8 8 Identity/Add/Max/Accumulate -td ./results/NLU_8_8_Identity_Add_Max_Accumulate/"
sbt "test:runMain pe.Test NLU 8 8 Identity/Add/Max/Accumulate -td ./results/NLU_8_8_Identity_Add_Max_Accumulate/"
sbt "test:runMain pe.Test NLU 16 16 Identity/Add/Max/Accumulate -td ./results/NLU_16_16_Identity_Add_Max_Accumulate/"
sbt "test:runMain pe.Test NLU 16 16 Identity/Add/Max/Accumulate -td ./results/NLU_16_16_Identity_Add_Max_Accumulate/"
sbt "test:runMain pe.Test NLU 16 16 Identity/Add/Max/Accumulate -td ./results/NLU_16_16_Identity_Add_Max_Accumulate/"
IPU
48
sbt "test:runMain pe.Test IPU 1 2 4 None -td ./results/IPU_1_2_4_None/"
sbt "test:runMain pe.Test IPU 1 2 4 Firm -td ./results/IPU_1_2_4_Firm/"
sbt "test:runMain pe.Test IPU 1 2 5 None -td ./results/IPU_1_2_5_None/"
sbt "test:runMain pe.Test IPU 1 2 5 Firm -td ./results/IPU_1_2_5_Firm/"
sbt "test:runMain pe.Test IPU 1 4 8 None -td ./results/IPU_1_4_8_None/"
sbt "test:runMain pe.Test IPU 1 4 8 Firm -td ./results/IPU_1_4_8_Firm/"
sbt "test:runMain pe.Test IPU 1 4 9 None -td ./results/IPU_1_4_9_None/"
sbt "test:runMain pe.Test IPU 1 4 9 Firm -td ./results/IPU_1_4_9_Firm/"
sbt "test:runMain pe.Test IPU 1 8 16 None -td ./results/IPU_1_8_16_None/"
sbt "test:runMain pe.Test IPU 1 8 16 Firm -td ./results/IPU_1_8_16_Firm/"
sbt "test:runMain pe.Test IPU 1 8 17 None -td ./results/IPU_1_8_17_None/"
sbt "test:runMain pe.Test IPU 1 8 17 Firm -td ./results/IPU_1_8_17_Firm/"
sbt "test:runMain pe.Test IPU 1 16 32 None -td ./results/IPU_1_16_32_None/"
sbt "test:runMain pe.Test IPU 1 16 32 Firm -td ./results/IPU_1_16_32_Firm/"
sbt "test:runMain pe.Test IPU 1 16 33 None -td ./results/IPU_1_16_33_None/"
sbt "test:runMain pe.Test IPU 1 16 33 Firm -td ./results/IPU_1_16_33_Firm/"
sbt "test:runMain pe.Test IPU 8 2 4 None -td ./results/IPU_8_2_4_None/"
sbt "test:runMain pe.Test IPU 8 2 4 Firm -td ./results/IPU_8_2_4_Firm/"
sbt "test:runMain pe.Test IPU 8 2 12 No[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test IPU 8 2 12 None -td ./results/IPU_8_2_12_None/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.119] Done elaborating.
Total FIRRTL Compile Time: 1167.5 ms
Total FIRRTL Compile Time: 62.8 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.002] SEED 1534356912778
test IPU Success: 0 tests passed in 5 cycles taking 0.042554 seconds
[[35minfo[0m] [0.003] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 6:15:14 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test IPU 8 2 12 Firm -td ./results/IPU_8_2_12_Firm/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.136] Done elaborating.
Total FIRRTL Compile Time: 1116.2 ms
Total FIRRTL Compile Time: 68.0 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.002] SEED 1534356919615
test IPU Success: 0 tests passed in 5 cycles taking 0.028389 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 6:15:21 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test IPU 8 4 8 None -td ./results/IPU_8_4_8_None/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.113] Done elaborating.
Total FIRRTL Compile Time: 1082.5 ms
Total FIRRTL Compile Time: 54.7 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534356926330
test IPU Success: 0 tests passed in 5 cycles taking 0.023089 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 2 s, completed Aug 15, 2018 6:15:28 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test IPU 8 4 8 Firm -td ./results/IPU_8_4_8_Firm/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.123] Done elaborating.
Total FIRRTL Compile Time: 1126.3 ms
Total FIRRTL Compile Time: 53.7 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534356933013
test IPU Success: 0 tests passed in 5 cycles taking 0.023681 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 6:15:34 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test IPU 8 4 16 None -td ./results/IPU_8_4_16_None/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.128] Done elaborating.
Total FIRRTL Compile Time: 1078.1 ms
Total FIRRTL Compile Time: 74.2 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534356940150
test IPU Success: 0 tests passed in 5 cycles taking 0.029030 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 6:15:41 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test IPU 8 4 16 Firm -td ./results/IPU_8_4_16_Firm/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.122] Done elaborating.
Total FIRRTL Compile Time: 1193.4 ms
Total FIRRTL Compile Time: 57.2 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534356946896
test IPU Success: 0 tests passed in 5 cycles taking 0.022271 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 6:15:48 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test IPU 8 8 16 None -td ./results/IPU_8_8_16_None/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.114] Done elaborating.
Total FIRRTL Compile Time: 1112.5 ms
Total FIRRTL Compile Time: 57.4 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534356953276
test IPU Success: 0 tests passed in 5 cycles taking 0.023279 seconds
[[35minfo[0m] [0.001] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 2 s, completed Aug 15, 2018 6:15:55 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test IPU 8 8 16 Firm -td ./results/IPU_8_8_16_Firm/[0m
[[35minfo[0m] [0.004] Elaborating design...
[[35minfo[0m] [0.127] Done elaborating.
Total FIRRTL Compile Time: 1086.7 ms
Total FIRRTL Compile Time: 63.9 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534356960127
test IPU Success: 0 tests passed in 5 cycles taking 0.024175 seconds
[[35minfo[0m] [0.001] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 6:16:01 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test IPU 8 8 24 None -td ./results/IPU_8_8_24_None/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.121] Done elaborating.
Total FIRRTL Compile Time: 1045.6 ms
Total FIRRTL Compile Time: 53.1 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534356966835
test IPU Success: 0 tests passed in 5 cycles taking 0.022786 seconds
[[35minfo[0m] [0.001] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 6:16:08 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test IPU 8 8 24 Firm -td ./results/IPU_8_8_24_Firm/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.130] Done elaborating.
Total FIRRTL Compile Time: 1304.3 ms
Total FIRRTL Compile Time: 62.3 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534356973445
test IPU Success: 0 tests passed in 5 cycles taking 0.026730 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 6:16:15 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test IPU 8 16 32 None -td ./results/IPU_8_16_32_None/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.123] Done elaborating.
Total FIRRTL Compile Time: 1170.7 ms
Total FIRRTL Compile Time: 54.0 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534356980269
test IPU Success: 0 tests passed in 5 cycles taking 0.024445 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 6:16:22 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test IPU 8 16 32 Firm -td ./results/IPU_8_16_32_Firm/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.126] Done elaborating.
Total FIRRTL Compile Time: 1185.2 ms
Total FIRRTL Compile Time: 58.6 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534356986871
test IPU Success: 0 tests passed in 5 cycles taking 0.027127 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 6:16:28 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test IPU 8 16 40 None -td ./results/IPU_8_16_40_None/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.172] Done elaborating.
Total FIRRTL Compile Time: 1175.1 ms
Total FIRRTL Compile Time: 52.4 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534356993618
test IPU Success: 0 tests passed in 5 cycles taking 0.025882 seconds
[[35minfo[0m] [0.001] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 6:16:35 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test IPU 8 16 40 Firm -td ./results/IPU_8_16_40_Firm/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.126] Done elaborating.
Total FIRRTL Compile Time: 1052.5 ms
Total FIRRTL Compile Time: 52.4 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534357000432
test IPU Success: 0 tests passed in 5 cycles taking 0.023288 seconds
[[35minfo[0m] [0.001] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 2 s, completed Aug 15, 2018 6:16:42 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test IPU 16 2 4 None -td ./results/IPU_16_2_4_None/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.123] Done elaborating.
Total FIRRTL Compile Time: 1215.1 ms
Total FIRRTL Compile Time: 73.0 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.002] SEED 1534357006897
test IPU Success: 0 tests passed in 5 cycles taking 0.029618 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 6:16:48 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test IPU 16 2 4 Firm -td ./results/IPU_16_2_4_Firm/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.170] Done elaborating.
Total FIRRTL Compile Time: 1245.0 ms
Total FIRRTL Compile Time: 83.1 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.002] SEED 1534357014019
test IPU Success: 0 tests passed in 5 cycles taking 0.031966 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 6:16:56 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test IPU 16 2 20 None -td ./results/IPU_16_2_20_None/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.136] Done elaborating.
Total FIRRTL Compile Time: 1247.8 ms
Total FIRRTL Compile Time: 66.0 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534357021132
test IPU Success: 0 tests passed in 5 cycles taking 0.027718 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 6:17:03 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test IPU 16 2 20 Firm -td ./results/IPU_16_2_20_Firm/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.132] Done elaborating.
Total FIRRTL Compile Time: 1176.6 ms
Total FIRRTL Compile Time: 66.8 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534357028000
test IPU Success: 0 tests passed in 5 cycles taking 0.027972 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 6:17:09 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test IPU 16 4 8 None -td ./results/IPU_16_4_8_None/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.132] Done elaborating.
Total FIRRTL Compile Time: 1073.6 ms
Total FIRRTL Compile Time: 59.2 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534357035083
test IPU Success: 0 tests passed in 5 cycles taking 0.027899 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 6:17:16 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test IPU 16 4 8 Firm -td ./results/IPU_16_4_8_Firm/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.141] Done elaborating.
Total FIRRTL Compile Time: 1210.1 ms
Total FIRRTL Compile Time: 69.1 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534357041440
test IPU Success: 0 tests passed in 5 cycles taking 0.026833 seconds
[[35minfo[0m] [0.001] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 6:17:23 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test IPU 16 4 24 None -td ./results/IPU_16_4_24_None/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.136] Done elaborating.
Total FIRRTL Compile Time: 1085.5 ms
Total FIRRTL Compile Time: 64.0 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534357048407
test IPU Success: 0 tests passed in 5 cycles taking 0.029274 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 6:17:30 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test IPU 16 4 24 Firm -td ./results/IPU_16_4_24_Firm/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.154] Done elaborating.
Total FIRRTL Compile Time: 1144.5 ms
Total FIRRTL Compile Time: 81.7 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534357054946
test IPU Success: 0 tests passed in 5 cycles taking 0.044352 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 6:17:36 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test IPU 16 8 16 None -td ./results/IPU_16_8_16_None/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.125] Done elaborating.
Total FIRRTL Compile Time: 1215.3 ms
Total FIRRTL Compile Time: 95.2 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.002] SEED 1534357061906
test IPU Success: 0 tests passed in 5 cycles taking 0.035812 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 6:17:43 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test IPU 16 8 16 Firm -td ./results/IPU_16_8_16_Firm/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.130] Done elaborating.
Total FIRRTL Compile Time: 1333.6 ms
Total FIRRTL Compile Time: 77.4 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534357068931
test IPU Success: 0 tests passed in 5 cycles taking 0.031511 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 6:17:51 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test IPU 16 8 32 None -td ./results/IPU_16_8_32_None/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.134] Done elaborating.
Total FIRRTL Compile Time: 1141.1 ms
Total FIRRTL Compile Time: 65.8 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534357075978
test IPU Success: 0 tests passed in 5 cycles taking 0.029153 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 6:17:57 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test IPU 16 8 32 Firm -td ./results/IPU_16_8_32_Firm/[0m
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.140] Done elaborating.
Total FIRRTL Compile Time: 1305.0 ms
Total FIRRTL Compile Time: 67.9 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534357082832
test IPU Success: 0 tests passed in 5 cycles taking 0.026950 seconds
[[35minfo[0m] [0.001] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 6:18:04 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test IPU 16 16 32 None -td ./results/IPU_16_16_32_None/[0m
[[35minfo[0m] [0.004] Elaborating design...
[[35minfo[0m] [0.174] Done elaborating.
Total FIRRTL Compile Time: 1320.8 ms
Total FIRRTL Compile Time: 72.2 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534357090138
test IPU Success: 0 tests passed in 5 cycles taking 0.033931 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 6:18:12 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test IPU 16 16 32 Firm -td ./results/IPU_16_16_32_Firm/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.161] Done elaborating.
Total FIRRTL Compile Time: 1306.9 ms
Total FIRRTL Compile Time: 69.7 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534357097150
test IPU Success: 0 tests passed in 5 cycles taking 0.031150 seconds
[[35minfo[0m] [0.001] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 6:18:19 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test IPU 16 16 48 None -td ./results/IPU_16_16_48_None/[0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [0.137] Done elaborating.
Total FIRRTL Compile Time: 1288.1 ms
Total FIRRTL Compile Time: 79.1 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534357104196
test IPU Success: 0 tests passed in 5 cycles taking 0.032888 seconds
[[35minfo[0m] [0.003] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 6:18:26 PM[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/shuangchenli/RISC-V/processing-engine/gen/project[0m
[0m[[0minfo[0m] [0mSet current project to processing-engine (in build file:/home/shuangchenli/RISC-V/processing-engine/gen/)[0m
[0m[[0minfo[0m] [0mRunning pe.Test IPU 16 16 48 Firm -td ./results/IPU_16_16_48_Firm/[0m
[[35minfo[0m] [0.004] Elaborating design...
[[35minfo[0m] [0.143] Done elaborating.
Total FIRRTL Compile Time: 1267.7 ms
Total FIRRTL Compile Time: 69.3 ms
End of dependency graph
Circuit state created
[[35minfo[0m] [0.001] SEED 1534357111095
test IPU Success: 0 tests passed in 5 cycles taking 0.028114 seconds
[[35minfo[0m] [0.002] RAN 0 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 3 s, completed Aug 15, 2018 6:18:33 PM[0m
Total FIRRTL Compile Time: 1274.7 ms
Total FIRRTL Compile Time: 1675.1 ms
Total FIRRTL Compile Time: 1194.3 ms
Total FIRRTL Compile Time: 1451.4 ms
Total FIRRTL Compile Time: 1305.9 ms
Total FIRRTL Compile Time: 1353.9 ms
Total FIRRTL Compile Time: 1083.4 ms
Total FIRRTL Compile Time: 1270.5 ms
Total FIRRTL Compile Time: 1142.4 ms
Total FIRRTL Compile Time: 1234.6 ms
Total FIRRTL Compile Time: 1103.9 ms
Total FIRRTL Compile Time: 1789.5 ms
Total FIRRTL Compile Time: 1334.9 ms
Total FIRRTL Compile Time: 1267.2 ms
Total FIRRTL Compile Time: 1606.1 ms
Total FIRRTL Compile Time: 1335.5 ms
Total FIRRTL Compile Time: 1655.9 ms
Total FIRRTL Compile Time: 1450.0 ms
Total FIRRTL Compile Time: 1273.0 ms
Total FIRRTL Compile Time: 1346.7 ms
Total FIRRTL Compile Time: 1152.7 ms
Total FIRRTL Compile Time: 1269.8 ms
Total FIRRTL Compile Time: 2202.9 ms
Total FIRRTL Compile Time: 1786.0 ms
Total FIRRTL Compile Time: 1723.4 ms
Total FIRRTL Compile Time: 1399.0 ms
Total FIRRTL Compile Time: 1053.6 ms
Total FIRRTL Compile Time: 1934.0 ms
Total FIRRTL Compile Time: 1281.8 ms
Total FIRRTL Compile Time: 1103.1 ms
Total FIRRTL Compile Time: 1673.2 ms
Total FIRRTL Compile Time: 1269.2 ms
Total FIRRTL Compile Time: 1271.4 ms
Total FIRRTL Compile Time: 1096.7 ms
Total FIRRTL Compile Time: 1295.0 ms
Total FIRRTL Compile Time: 1586.7 ms
Total FIRRTL Compile Time: 1194.0 ms
Total FIRRTL Compile Time: 1379.3 ms
Total FIRRTL Compile Time: 1246.6 ms
Total FIRRTL Compile Time: 1460.2 ms
Total FIRRTL Compile Time: 1158.6 ms
Total FIRRTL Compile Time: 1607.5 ms
Total FIRRTL Compile Time: 1334.0 ms
Total FIRRTL Compile Time: 1252.8 ms
Total FIRRTL Compile Time: 1460.2 ms
Total FIRRTL Compile Time: 1538.1 ms
Total FIRRTL Compile Time: 1362.1 ms
Total FIRRTL Compile Time: 1298.8 ms
Total FIRRTL Compile Time: 1566.6 ms
Total FIRRTL Compile Time: 1281.3 ms
Total FIRRTL Compile Time: 1080.4 ms
Total FIRRTL Compile Time: 1239.7 ms
Total FIRRTL Compile Time: 1470.9 ms
Total FIRRTL Compile Time: 1571.6 ms
Total FIRRTL Compile Time: 1419.3 ms
Total FIRRTL Compile Time: 1344.2 ms
Total FIRRTL Compile Time: 1231.2 ms
Total FIRRTL Compile Time: 1379.3 ms
Total FIRRTL Compile Time: 1088.2 ms
Total FIRRTL Compile Time: 1636.5 ms
Total FIRRTL Compile Time: 1305.4 ms
Total FIRRTL Compile Time: 1605.6 ms
Total FIRRTL Compile Time: 1463.0 ms
Total FIRRTL Compile Time: 1219.0 ms
Total FIRRTL Compile Time: 1196.9 ms
Total FIRRTL Compile Time: 1240.8 ms
Total FIRRTL Compile Time: 1121.6 ms
Total FIRRTL Compile Time: 1188.9 ms
Total FIRRTL Compile Time: 1062.9 ms
Total FIRRTL Compile Time: 1281.9 ms
Total FIRRTL Compile Time: 1705.5 ms
Total FIRRTL Compile Time: 1528.6 ms
Total FIRRTL Compile Time: 1227.7 ms
Total FIRRTL Compile Time: 1147.7 ms
Total FIRRTL Compile Time: 1232.6 ms
Total FIRRTL Compile Time: 1166.3 ms
Total FIRRTL Compile Time: 1294.0 ms
Total FIRRTL Compile Time: 1520.3 ms
Total FIRRTL Compile Time: 1404.6 ms
Total FIRRTL Compile Time: 1479.1 ms
Total FIRRTL Compile Time: 1870.2 ms
Total FIRRTL Compile Time: 1244.8 ms
Total FIRRTL Compile Time: 1292.6 ms
Total FIRRTL Compile Time: 2021.5 ms
Total FIRRTL Compile Time: 1132.4 ms
Total FIRRTL Compile Time: 1107.5 ms
Total FIRRTL Compile Time: 1288.9 ms
Total FIRRTL Compile Time: 1177.7 ms
Total FIRRTL Compile Time: 1255.0 ms
Total FIRRTL Compile Time: 1245.7 ms
Total FIRRTL Compile Time: 1130.3 ms
Total FIRRTL Compile Time: 1266.1 ms
Total FIRRTL Compile Time: 1358.7 ms
Total FIRRTL Compile Time: 1239.6 ms
Total FIRRTL Compile Time: 1631.1 ms
Total FIRRTL Compile Time: 1537.2 ms
Total FIRRTL Compile Time: 1497.3 ms
Total FIRRTL Compile Time: 1375.2 ms
Total FIRRTL Compile Time: 1369.4 ms
Total FIRRTL Compile Time: 1054.3 ms
Total FIRRTL Compile Time: 1322.0 ms
Total FIRRTL Compile Time: 1248.0 ms
Total FIRRTL Compile Time: 1486.1 ms
Total FIRRTL Compile Time: 1220.1 ms
Total FIRRTL Compile Time: 1595.0 ms
Total FIRRTL Compile Time: 1351.7 ms
Total FIRRTL Compile Time: 1520.8 ms
Total FIRRTL Compile Time: 1315.7 ms
Total FIRRTL Compile Time: 1149.2 ms
Total FIRRTL Compile Time: 1191.8 ms
Total FIRRTL Compile Time: 1184.5 ms
Total FIRRTL Compile Time: 1329.0 ms
Total FIRRTL Compile Time: 1319.2 ms
Total FIRRTL Compile Time: 1665.3 ms
Total FIRRTL Compile Time: 1145.3 ms
Total FIRRTL Compile Time: 1360.6 ms
Total FIRRTL Compile Time: 1688.2 ms
Total FIRRTL Compile Time: 1553.3 ms
Total FIRRTL Compile Time: 1405.4 ms
Total FIRRTL Compile Time: 1160.7 ms
Total FIRRTL Compile Time: 1062.5 ms
Total FIRRTL Compile Time: 1214.8 ms
Total FIRRTL Compile Time: 1413.2 ms
Total FIRRTL Compile Time: 1258.8 ms
Total FIRRTL Compile Time: 1520.5 ms
Total FIRRTL Compile Time: 1315.4 ms
Total FIRRTL Compile Time: 1473.5 ms
Total FIRRTL Compile Time: 1425.2 ms
Total FIRRTL Compile Time: 1456.7 ms
Total FIRRTL Compile Time: 1496.2 ms
Total FIRRTL Compile Time: 1126.7 ms
Total FIRRTL Compile Time: 1632.9 ms
Total FIRRTL Compile Time: 1476.8 ms
Total FIRRTL Compile Time: 1477.1 ms
Total FIRRTL Compile Time: 1211.5 ms
Total FIRRTL Compile Time: 1645.2 ms
Total FIRRTL Compile Time: 1265.7 ms
Total FIRRTL Compile Time: 1334.4 ms
Total FIRRTL Compile Time: 1866.0 ms
Total FIRRTL Compile Time: 1168.2 ms
Total FIRRTL Compile Time: 1742.6 ms
Total FIRRTL Compile Time: 1213.0 ms
Total FIRRTL Compile Time: 1788.6 ms
Total FIRRTL Compile Time: 1041.7 ms
Total FIRRTL Compile Time: 1388.2 ms
Total FIRRTL Compile Time: 1226.9 ms
Total FIRRTL Compile Time: 1753.7 ms
Total FIRRTL Compile Time: 1255.8 ms
Total FIRRTL Compile Time: 1370.2 ms
Total FIRRTL Compile Time: 1153.9 ms
Total FIRRTL Compile Time: 1451.2 ms
Total FIRRTL Compile Time: 1255.2 ms
Total FIRRTL Compile Time: 1156.7 ms
Total FIRRTL Compile Time: 1129.4 ms
Total FIRRTL Compile Time: 1726.8 ms
Total FIRRTL Compile Time: 1415.1 ms
Total FIRRTL Compile Time: 1174.7 ms
Total FIRRTL Compile Time: 1781.0 ms
Total FIRRTL Compile Time: 1439.5 ms
Total FIRRTL Compile Time: 1327.2 ms
Total FIRRTL Compile Time: 1536.3 ms
Total FIRRTL Compile Time: 1537.6 ms
Total FIRRTL Compile Time: 1159.4 ms
Total FIRRTL Compile Time: 1574.6 ms
Total FIRRTL Compile Time: 1480.9 ms
Total FIRRTL Compile Time: 1326.8 ms
Total FIRRTL Compile Time: 1493.4 ms
Total FIRRTL Compile Time: 1632.2 ms
Total FIRRTL Compile Time: 1313.0 ms
Total FIRRTL Compile Time: 1473.2 ms
Total FIRRTL Compile Time: 1321.3 ms
Total FIRRTL Compile Time: 1693.0 ms
Total FIRRTL Compile Time: 1134.9 ms
Total FIRRTL Compile Time: 1501.3 ms
Total FIRRTL Compile Time: 1791.3 ms
Total FIRRTL Compile Time: 1880.4 ms
Total FIRRTL Compile Time: 1819.1 ms
Total FIRRTL Compile Time: 1371.0 ms
Total FIRRTL Compile Time: 1221.9 ms
Total FIRRTL Compile Time: 1224.6 ms
Total FIRRTL Compile Time: 1586.5 ms
Total FIRRTL Compile Time: 1443.8 ms
Total FIRRTL Compile Time: 1084.9 ms
Total FIRRTL Compile Time: 1272.7 ms
Total FIRRTL Compile Time: 1474.7 ms
Total FIRRTL Compile Time: 1381.5 ms
Total FIRRTL Compile Time: 1495.8 ms
Total FIRRTL Compile Time: 1361.0 ms
Total FIRRTL Compile Time: 1281.3 ms
Total FIRRTL Compile Time: 1445.7 ms
Total FIRRTL Compile Time: 1600.2 ms
Total FIRRTL Compile Time: 1223.7 ms
Total FIRRTL Compile Time: 1202.2 ms
Total FIRRTL Compile Time: 1403.4 ms
Total FIRRTL Compile Time: 1701.6 ms
Total FIRRTL Compile Time: 1142.2 ms
Total FIRRTL Compile Time: 1362.8 ms
Total FIRRTL Compile Time: 1605.3 ms
Total FIRRTL Compile Time: 1505.3 ms
Total FIRRTL Compile Time: 1440.7 ms
Total FIRRTL Compile Time: 1372.4 ms
Total FIRRTL Compile Time: 1449.7 ms
Total FIRRTL Compile Time: 1536.3 ms
Total FIRRTL Compile Time: 1211.4 ms
Total FIRRTL Compile Time: 1259.0 ms
Total FIRRTL Compile Time: 1158.9 ms
Total FIRRTL Compile Time: 1756.5 ms
Total FIRRTL Compile Time: 1536.3 ms
Total FIRRTL Compile Time: 1117.7 ms
Total FIRRTL Compile Time: 1603.2 ms
Total FIRRTL Compile Time: 1718.1 ms
Total FIRRTL Compile Time: 1280.7 ms
Total FIRRTL Compile Time: 1469.3 ms
Total FIRRTL Compile Time: 1418.8 ms
Total FIRRTL Compile Time: 1318.6 ms
Total FIRRTL Compile Time: 1049.3 ms
Total FIRRTL Compile Time: 1352.8 ms
Total FIRRTL Compile Time: 1146.4 ms
Total FIRRTL Compile Time: 1245.5 ms
Total FIRRTL Compile Time: 1667.6 ms
Total FIRRTL Compile Time: 2095.9 ms
Total FIRRTL Compile Time: 1342.9 ms
Total FIRRTL Compile Time: 1229.5 ms
Total FIRRTL Compile Time: 1198.3 ms
Total FIRRTL Compile Time: 1228.4 ms
Total FIRRTL Compile Time: 1794.8 ms
Total FIRRTL Compile Time: 1572.6 ms
Total FIRRTL Compile Time: 1185.3 ms
Total FIRRTL Compile Time: 1330.2 ms
Total FIRRTL Compile Time: 1449.4 ms
Total FIRRTL Compile Time: 1998.4 ms
Total FIRRTL Compile Time: 1167.6 ms
Total FIRRTL Compile Time: 1098.9 ms
Total FIRRTL Compile Time: 1271.5 ms
Total FIRRTL Compile Time: 1269.9 ms
Total FIRRTL Compile Time: 1251.6 ms
Total FIRRTL Compile Time: 1848.2 ms
Total FIRRTL Compile Time: 1218.0 ms
Total FIRRTL Compile Time: 1396.9 ms
Total FIRRTL Compile Time: 1181.7 ms
Total FIRRTL Compile Time: 1127.4 ms
Total FIRRTL Compile Time: 1906.9 ms
Total FIRRTL Compile Time: 1218.4 ms
Total FIRRTL Compile Time: 1370.5 ms
Total FIRRTL Compile Time: 1777.3 ms
Total FIRRTL Compile Time: 1057.9 ms
Total FIRRTL Compile Time: 1043.6 ms
Total FIRRTL Compile Time: 1066.8 ms
Total FIRRTL Compile Time: 1055.4 ms
Total FIRRTL Compile Time: 1574.6 ms
Total FIRRTL Compile Time: 1293.9 ms
Total FIRRTL Compile Time: 1637.7 ms
Total FIRRTL Compile Time: 1639.4 ms
Total FIRRTL Compile Time: 1593.1 ms
Total FIRRTL Compile Time: 1195.0 ms
Total FIRRTL Compile Time: 1655.0 ms
Total FIRRTL Compile Time: 1065.8 ms
Total FIRRTL Compile Time: 1211.8 ms
Total FIRRTL Compile Time: 1723.8 ms
Total FIRRTL Compile Time: 1262.1 ms
Total FIRRTL Compile Time: 1567.4 ms
Total FIRRTL Compile Time: 1239.8 ms
Total FIRRTL Compile Time: 1520.5 ms
Total FIRRTL Compile Time: 1468.1 ms
Total FIRRTL Compile Time: 1351.5 ms
Total FIRRTL Compile Time: 1282.8 ms
Total FIRRTL Compile Time: 1494.7 ms
Total FIRRTL Compile Time: 1532.3 ms
Total FIRRTL Compile Time: 1161.5 ms
Total FIRRTL Compile Time: 1198.3 ms
Total FIRRTL Compile Time: 1411.6 ms
Total FIRRTL Compile Time: 1186.7 ms
Total FIRRTL Compile Time: 1417.5 ms
Total FIRRTL Compile Time: 1283.3 ms
Total FIRRTL Compile Time: 1181.3 ms
Total FIRRTL Compile Time: 1202.1 ms
Total FIRRTL Compile Time: 1328.2 ms
Total FIRRTL Compile Time: 1484.4 ms
Total FIRRTL Compile Time: 1157.4 ms
Total FIRRTL Compile Time: 1164.4 ms
Total FIRRTL Compile Time: 1403.1 ms
Total FIRRTL Compile Time: 1379.8 ms
Total FIRRTL Compile Time: 1328.5 ms
Total FIRRTL Compile Time: 1590.2 ms
Total FIRRTL Compile Time: 1177.7 ms
Total FIRRTL Compile Time: 1727.3 ms
Total FIRRTL Compile Time: 1616.9 ms
Total FIRRTL Compile Time: 1901.4 ms
Total FIRRTL Compile Time: 1199.6 ms
Total FIRRTL Compile Time: 1180.4 ms
Total FIRRTL Compile Time: 1469.2 ms
Total FIRRTL Compile Time: 1185.9 ms
Total FIRRTL Compile Time: 1230.7 ms
Total FIRRTL Compile Time: 1169.1 ms
Total FIRRTL Compile Time: 1243.3 ms
Total FIRRTL Compile Time: 1056.2 ms
Total FIRRTL Compile Time: 1533.3 ms
Total FIRRTL Compile Time: 1307.3 ms
Total FIRRTL Compile Time: 1751.5 ms
Total FIRRTL Compile Time: 1100.3 ms
Total FIRRTL Compile Time: 1239.1 ms
Total FIRRTL Compile Time: 1235.7 ms
Total FIRRTL Compile Time: 1191.5 ms
Total FIRRTL Compile Time: 1308.3 ms
Total FIRRTL Compile Time: 1161.4 ms
Total FIRRTL Compile Time: 1596.1 ms
Total FIRRTL Compile Time: 1282.3 ms
Total FIRRTL Compile Time: 1480.5 ms
Total FIRRTL Compile Time: 1424.3 ms
Total FIRRTL Compile Time: 1141.9 ms
Total FIRRTL Compile Time: 1244.6 ms
Total FIRRTL Compile Time: 1413.0 ms
Total FIRRTL Compile Time: 1275.5 ms
Total FIRRTL Compile Time: 1357.3 ms
Total FIRRTL Compile Time: 1191.4 ms
Total FIRRTL Compile Time: 1315.3 ms
Total FIRRTL Compile Time: 1400.7 ms
Total FIRRTL Compile Time: 1420.5 ms
Total FIRRTL Compile Time: 1247.7 ms
Total FIRRTL Compile Time: 1241.7 ms
Total FIRRTL Compile Time: 2102.3 ms
Total FIRRTL Compile Time: 1207.2 ms
Total FIRRTL Compile Time: 1377.1 ms
Total FIRRTL Compile Time: 1253.8 ms
Total FIRRTL Compile Time: 1378.4 ms
Total FIRRTL Compile Time: 1188.4 ms
Total FIRRTL Compile Time: 1234.4 ms
Total FIRRTL Compile Time: 1193.5 ms
Total FIRRTL Compile Time: 1067.2 ms
Total FIRRTL Compile Time: 1304.6 ms
Total FIRRTL Compile Time: 1509.2 ms
Total FIRRTL Compile Time: 1208.1 ms
Total FIRRTL Compile Time: 1149.2 ms
Total FIRRTL Compile Time: 1206.8 ms
Total FIRRTL Compile Time: 1365.7 ms
Total FIRRTL Compile Time: 1758.2 ms
Total FIRRTL Compile Time: 1094.2 ms
Total FIRRTL Compile Time: 1105.1 ms
Total FIRRTL Compile Time: 1188.3 ms
Total FIRRTL Compile Time: 1832.4 ms
Total FIRRTL Compile Time: 1263.1 ms
Total FIRRTL Compile Time: 1150.1 ms
Total FIRRTL Compile Time: 1286.3 ms
Total FIRRTL Compile Time: 1669.1 ms
Total FIRRTL Compile Time: 1681.6 ms
Total FIRRTL Compile Time: 1474.3 ms
Total FIRRTL Compile Time: 1249.1 ms
Total FIRRTL Compile Time: 1160.6 ms
Total FIRRTL Compile Time: 1264.7 ms
Total FIRRTL Compile Time: 1770.2 ms
Total FIRRTL Compile Time: 1246.9 ms
Total FIRRTL Compile Time: 1995.3 ms
Total FIRRTL Compile Time: 1433.7 ms
Total FIRRTL Compile Time: 1280.7 ms
Total FIRRTL Compile Time: 1201.4 ms
Total FIRRTL Compile Time: 1527.6 ms
Total FIRRTL Compile Time: 1618.7 ms
Total FIRRTL Compile Time: 1063.2 ms
Total FIRRTL Compile Time: 1077.2 ms
Total FIRRTL Compile Time: 1397.0 ms
Total FIRRTL Compile Time: 1157.2 ms
Total FIRRTL Compile Time: 1584.4 ms
Total FIRRTL Compile Time: 2014.5 ms
Total FIRRTL Compile Time: 1135.2 ms
Total FIRRTL Compile Time: 1564.6 ms
Total FIRRTL Compile Time: 1404.1 ms
Total FIRRTL Compile Time: 1973.9 ms
Total FIRRTL Compile Time: 1646.0 ms
Total FIRRTL Compile Time: 1290.5 ms
Total FIRRTL Compile Time: 1228.8 ms
Total FIRRTL Compile Time: 1072.3 ms
Total FIRRTL Compile Time: 1635.8 ms
Total FIRRTL Compile Time: 1236.4 ms
Total FIRRTL Compile Time: 1679.3 ms
Total FIRRTL Compile Time: 1200.0 ms
Total FIRRTL Compile Time: 1162.3 ms
Total FIRRTL Compile Time: 1480.5 ms
Total FIRRTL Compile Time: 1477.6 ms
Total FIRRTL Compile Time: 1046.8 ms
Total FIRRTL Compile Time: 1648.4 ms
Total FIRRTL Compile Time: 1196.6 ms
Total FIRRTL Compile Time: 1131.6 ms
Total FIRRTL Compile Time: 1063.0 ms
Total FIRRTL Compile Time: 1068.5 ms
Total FIRRTL Compile Time: 1354.3 ms
Total FIRRTL Compile Time: 1254.9 ms
Total FIRRTL Compile Time: 1382.7 ms
Total FIRRTL Compile Time: 1186.5 ms
Total FIRRTL Compile Time: 1867.8 ms
Total FIRRTL Compile Time: 1549.0 ms
Total FIRRTL Compile Time: 1650.1 ms
Total FIRRTL Compile Time: 1249.1 ms
Total FIRRTL Compile Time: 1721.6 ms
Total FIRRTL Compile Time: 1680.7 ms
Total FIRRTL Compile Time: 1318.6 ms
Total FIRRTL Compile Time: 2009.4 ms
Total FIRRTL Compile Time: 1109.2 ms
Total FIRRTL Compile Time: 1435.0 ms
Total FIRRTL Compile Time: 1487.0 ms
Total FIRRTL Compile Time: 1545.5 ms
Total FIRRTL Compile Time: 1148.0 ms
Total FIRRTL Compile Time: 1530.9 ms
Total FIRRTL Compile Time: 1328.1 ms
Total FIRRTL Compile Time: 1353.5 ms
Total FIRRTL Compile Time: 1373.6 ms
Total FIRRTL Compile Time: 1308.3 ms
Total FIRRTL Compile Time: 1323.1 ms
Total FIRRTL Compile Time: 1477.8 ms
Total FIRRTL Compile Time: 1284.5 ms
Total FIRRTL Compile Time: 1072.6 ms
Total FIRRTL Compile Time: 1527.4 ms
Total FIRRTL Compile Time: 1165.5 ms
ne -td ./results/IPU_8_2_12_None/"
sbt "test:runMain pe.Test IPU 8 2 12 Firm -td ./results/IPU_8_2_12_Firm/"
sbt "test:runMain pe.Test IPU 8 4 8 None -td ./results/IPU_8_4_8_None/"
sbt "test:runMain pe.Test IPU 8 4 8 Firm -td ./results/IPU_8_4_8_Firm/"
sbt "test:runMain pe.Test IPU 8 4 16 None -td ./results/IPU_8_4_16_None/"
sbt "test:runMain pe.Test IPU 8 4 16 Firm -td ./results/IPU_8_4_16_Firm/"
sbt "test:runMain pe.Test IPU 8 8 16 None -td ./results/IPU_8_8_16_None/"
sbt "test:runMain pe.Test IPU 8 8 16 Firm -td ./results/IPU_8_8_16_Firm/"
sbt "test:runMain pe.Test IPU 8 8 24 None -td ./results/IPU_8_8_24_None/"
sbt "test:runMain pe.Test IPU 8 8 24 Firm -td ./results/IPU_8_8_24_Firm/"
sbt "test:runMain pe.Test IPU 8 16 32 None -td ./results/IPU_8_16_32_None/"
sbt "test:runMain pe.Test IPU 8 16 32 Firm -td ./results/IPU_8_16_32_Firm/"
sbt "test:runMain pe.Test IPU 8 16 40 None -td ./results/IPU_8_16_40_None/"
sbt "test:runMain pe.Test IPU 8 16 40 Firm -td ./results/IPU_8_16_40_Firm/"
sbt "test:runMain pe.Test IPU 16 2 4 None -td ./results/IPU_16_2_4_None/"
sbt "test:runMain pe.Test IPU 16 2 4 Firm -td ./results/IPU_16_2_4_Firm/"
sbt "test:runMain pe.Test IPU 16 2 20 None -td ./results/IPU_16_2_20_None/"
sbt "test:runMain pe.Test IPU 16 2 20 Firm -td ./results/IPU_16_2_20_Firm/"
sbt "test:runMain pe.Test IPU 16 4 8 None -td ./results/IPU_16_4_8_None/"
sbt "test:runMain pe.Test IPU 16 4 8 Firm -td ./results/IPU_16_4_8_Firm/"
sbt "test:runMain pe.Test IPU 16 4 24 None -td ./results/IPU_16_4_24_None/"
sbt "test:runMain pe.Test IPU 16 4 24 Firm -td ./results/IPU_16_4_24_Firm/"
sbt "test:runMain pe.Test IPU 16 8 16 None -td ./results/IPU_16_8_16_None/"
sbt "test:runMain pe.Test IPU 16 8 16 Firm -td ./results/IPU_16_8_16_Firm/"
sbt "test:runMain pe.Test IPU 16 8 32 None -td ./results/IPU_16_8_32_None/"
sbt "test:runMain pe.Test IPU 16 8 32 Firm -td ./results/IPU_16_8_32_Firm/"
sbt "test:runMain pe.Test IPU 16 16 32 None -td ./results/IPU_16_16_32_None/"
sbt "test:runMain pe.Test IPU 16 16 32 Firm -td ./results/IPU_16_16_32_Firm/"
sbt "test:runMain pe.Test IPU 16 16 48 None -td ./results/IPU_16_16_48_None/"
sbt "test:runMain pe.Test IPU 16 16 48 Firm -td ./results/IPU_16_16_48_Firm/"
