/*
 * This file is part of libsidplayfp, a SID player engine.
 *
 * Copyright 2011-2012 Leando Nini <drfiemost@users.sourceforge.net>
 * Copyright 2007-2010 Antti Lankila
 * Copyright 2000 Simon White
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA
 */

#include "c64.h"

SIDPLAY2_NAMESPACE_START

const float64_t c64::CLOCK_FREQ_NTSC = 1022727.14;
const float64_t c64::CLOCK_FREQ_PAL  = 985248.4;

const float64_t c64::VIC_FREQ_PAL    = 50.0;
const float64_t c64::VIC_FREQ_NTSC   = 60.0;

c64::c64()
:c64env  (&m_scheduler),
 m_cpuFreq(CLOCK_FREQ_PAL),
 cpu     (this),
 cia1    (this),
 cia2    (this),
 vic     (this),
 mmu     (&m_scheduler, &ioBank)
{
    ioBank.setBank(0, &vic);
    ioBank.setBank(1, &vic);
    ioBank.setBank(2, &vic);
    ioBank.setBank(3, &vic);
    ioBank.setBank(4, &sidBank);
    ioBank.setBank(5, &sidBank);
    ioBank.setBank(6, &sidBank);
    ioBank.setBank(7, &sidBank);
    ioBank.setBank(8, &colorRAMBank);
    ioBank.setBank(9, &colorRAMBank);
    ioBank.setBank(0xa, &colorRAMBank);
    ioBank.setBank(0xb, &colorRAMBank);
    ioBank.setBank(0xc, &cia1);
    ioBank.setBank(0xd, &cia2);
    ioBank.setBank(0xe, &disconnectedBusBank);
    ioBank.setBank(0xf, &disconnectedBusBank);
}

void c64::reset()
{
    m_scheduler.reset();

    //cpu.reset  ();
    cia1.reset ();
    cia2.reset ();
    vic.reset  ();
    sidBank.reset();
    colorRAMBank.reset();
    mmu.reset();

    irqCount = 0;
    oldBAState = true;
}

void c64::setMainCpuSpeed(const double cpuFreq)
{
    m_cpuFreq = cpuFreq;
    if (m_cpuFreq == CLOCK_FREQ_PAL)
    {
        const float64_t clockPAL = m_cpuFreq / VIC_FREQ_PAL;
        cia1.clock (clockPAL);
        cia2.clock (clockPAL);
        vic.chip   (MOS6569);
    }
    else
    {
        const float64_t clockNTSC = m_cpuFreq / VIC_FREQ_NTSC;
        cia1.clock (clockNTSC);
        cia2.clock (clockNTSC);
        vic.chip   (MOS6567R8);
    }
}

SIDPLAY2_NAMESPACE_STOP
