54c54
< 'test', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.2 Reserved Register and Bit Behavior'
---
> 'test', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.2 Reserved Register, Bit and Bit Field Value Behavior'
114c114
< 'test', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 5 Message Passing Registers', '5.3 Reserved Register and Bit Behavior'
---
> 'test', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 5 Message Passing Registers', '5.3 Reserved Register, Bit and Bit Field Value Behavior'
137c137
< 'test', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.3 Reserved Register and Bit Behavior'
---
> 'test', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.3 Reserved Register, Bit and Bit Field Value Behavior'
206c206
< 'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 5 Globally Shared Memory Registers', '5.3 Reserved Register and Bit Behavior'
---
> 'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 5 Globally Shared Memory Registers', '5.3 Reserved Register, Bit and Bit Field Value Behavior'
268,277c268,270
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 1 Overview', '1.2 Packets'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 1 Overview', '1.3 Control Symbols'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 1 Overview', '1.4 PCS and PMA Layers'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 1 Overview', '1.5 LP-Serial Protocol'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 1 Overview', '1.6 LP-Serial Registers'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 1 Overview', '1.7 Signal Descriptions'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 1 Overview', '1.8 AC Electrical Specifications'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 1 Overview', '1.9 Interface Management'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 1 Overview', '1.10 System Resources'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 1 Overview', '1.11 Manufacturability and Testability'
---
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 1 Overview', '1.2 Contents'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 1 Overview', '1.3 Terminology'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 1 Overview', '1.4 Conventions'
283c276
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.4.2 16-Bit Packet CRC Code'
---
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.4.2 CRC-16 Code'
293c286,287
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.5 Link-Response Control Symbol'
---
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.5 VC-Status Control Symbol'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.6 Link-Response Control Symbol'
305a300,301
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.6.3 CRC-13 Code'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.6.4 CRC-13 Parallel Code Generation'
323a320,321
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.7.7 Mark (/M/)'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.7.8 Illegal'
325,341c323,365
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.9 Idle Sequence'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.9.1 Idle Sequence Generation'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.10 1x Link Transmission Rules'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.11 4x Link Striping and Transmission Rules'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.6 Retimers and Repeaters'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.6.1 Retimers'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.6.2 Repeaters'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7 Port Initialization'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.1 1x Mode Initialization'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.2 1x/4x Mode Initialization'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3 State Machines'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.1 State Machine Conventions'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.2 State Machine Variables and Functions'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.3 Lane Synchronization State Machine'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.4 Lane Alignment State Machine'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.5 1x Mode Initialization State Machine'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.6 1x/4x Mode Initialization State Machine'
---
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.6 LP-Serial Link Widths'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7 Idle Sequence'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.1 Clock Compensation Sequence'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.2 Idle Sequence 1 (IDLE1)'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3 Idle Sequence 1 Generation'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4 Idle Sequence 2 (IDLE2)'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1 Idle Frame'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.1 IDLE Sequence 2 Random Data Field'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.2 IDLE Sequence 2 CS Field Marker'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.3 IDLE2 Command and Status Field (CS field)'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.4 IDLE2 CS Field Use'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.5 Idle Sequence Selection'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.8 Scrambling'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.8.1 Scrambling Rules'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.8.2 Descrambler Synchronization'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.8.3 Descrambler Synchronization Verification'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.9 1x Mode Transmission Rules'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.9.1 1x Ports'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.9.2 Nx Ports Operating in 1x Mode'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.6 shall be modified for a port supporting both 2x and a wider Nx mode to'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.10 Nx Link Striping and Transmission Rules'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.11 Retimers and Repeaters'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.11.1 Retimers'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.11.2 Repeaters'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12 Port Initialization'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.1 1x Mode Initialization'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.4 and Section 4.12.4.2 respectively.'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.2 1x/Nx Mode Initialization'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.3 Baud Rate Discovery'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4 State Machines'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.1 State Machine Conventions, Functions and Variables'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.1.1 State Machine Conventions'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.1.2 State Machine Functions'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.1.3 State Machine Variables'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.2 Lane Synchronization State Machine'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.3 Lane Alignment State Machine'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.4 1x/2x Mode Detect State Machine'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.5 1x Mode Initialization State Machine'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.7 1x/2x Mode Initialization State Machine'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.8 1x/Mx/Nx Mode Initialization State Machines'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.8.1 1x/2x/Nx Initialization State Machine'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.8.2 1x/Mx/Nx Initialization State Machine (N > M > 2)'
344,381c368,418
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.3 Control Symbols'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.3.1 Control Symbol Delimiting'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.3.2 Control Symbol Transmission'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.3.3 Embedded Control Symbols'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.3.4 Multicast-Event Control Symbols'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.4 Packets'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.4.1 Packet Delimiting'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.4.1.1 Packet Start'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.4.1.2 Packet Termination'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.4.2 Acknowledgment Identifier'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.4.3 Packet Priority and Transaction Request Flows'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.5 Link Maintenance Protocol'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.6 Packet Transmission Protocol'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.7 Flow Control'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.7.1 Receiver-Controlled Flow Control'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.7.2 Transmitter-Controlled Flow Control'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.7.2.1 Input Retry-Stopped Recovery Process'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.7.2.2 Output Retry-Stopped Recovery Process'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.7.2.3 Receive Buffer Management'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.7.2.4 Effective Number of Free Receive Buffers'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.7.2.5 Speculative Packet Transmission'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.7.3 Flow Control Mode Negotiation'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.8 Canceling Packets'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9 Transaction and Packet Delivery Ordering Rules'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.10 Deadlock Avoidance'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11 Error Detection and Recovery'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.1 Lost Packet Detection'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2 Link Behavior Under Error'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.1 Recoverable Errors'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.2 Idle Sequence Errors'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.3 Control Symbol Errors'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.3.1 Link Protocol Violations'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.3.2 Corrupted Control symbols'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.4 Packet Errors'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.5 Link Time-Out'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.6 Input Error-Stopped Recovery Process'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.7 Output Error-Stopped Recovery Process'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.12 Power Management'
---
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.3 Traffic types'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.4 Virtual Channels'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.4.1 Virtual channel 0 (VC0)'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.4.2 Virtual Channels 1-8 (VC1-8)'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.4.3 Virtual Channel Utilization'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.5 Control Symbols'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.5.1 Control Symbol Selection'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.5.2 Control Symbol Delimiting'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.5.3 Control Symbol Use'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.5.3.1 Link Initialization'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.5.3.2 Buffer Status Maintenance'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.5.3.3 Embedded Control Symbols'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.5.3.4 Multicast-Event Control Symbols'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.6 Packets'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.6.1 Packet Delimiting'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.6.1.1 Packet Start'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.6.1.2 Packet Termination'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.6.2 Acknowledgment Identifier'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.6.3 Packet Priority and Transaction Request Flows'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.7 Link Maintenance Protocol'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.8 Packet Transmission Protocol'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9 Flow Control'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9.1 Receiver-Controlled Flow Control'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9.1.1 Reliable Traffic VC Receivers'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9.1.2 Continuous Traffic VC Receivers'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9.1.3 Single VC Retry Protocol'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9.1.4 Input Retry-Stopped Recovery Process'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9.1.5 Output Retry-Stopped Recovery Process'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9.2 Transmitter-Controlled Flow Control'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9.2.1 Receive Buffer Management'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9.2.2 Effective Number of Free Receive Buffers'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9.2.3 Speculative Packet Transmission'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9.3 Flow Control Mode Negotiation'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.10 Canceling Packets'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11 Transaction and Packet Delivery Ordering Rules'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.12 Deadlock Avoidance'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13 Error Detection and Recovery'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.1 Lost Packet Detection'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2 Link Behavior Under Error'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.1 Recoverable Errors'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.2 Idle Sequence Errors'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.2.1 IDLE1 Sequence Errors'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.2.2 IDLE2 Sequence Errors'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.3 Control Symbol Errors'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.3.1 Link Protocol Violations'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.3.2 Corrupted Control symbols'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.4 Packet Errors'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.5 Link Timeout'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.6 Input Error-Stopped Recovery Process'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.7 Output Error-Stopped Recovery Process'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.14 Power Management'
384c421
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.3 Reserved Register and Bit Behavior'
---
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.3 Reserved Register, Bit and Bit Field Value Behavior'
387,393c424,433
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5 Generic End Point Devices'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.1 Register Map'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2 Command and Status Registers (CSRs)'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.1 1x/4x LP-Serial Register Block Header (Block Offset 0x0)'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.2 Port Link Time-out Control CSR (Block Offset 0x20)'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.3 Port Response Time-out Control CSR (Block Offset 0x24)'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.4 Port General Control CSR (Block Offset 0x3C)'
---
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5 LP-Serial Extended Feature Blocks'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.1 Generic End Point Devices'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2 Generic End Point Devices, software assisted error recovery option'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.3 Generic End Point Free Devices'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.4 Generic End Point Free Devices, software assisted error recovery option'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6 LP-Serial Command and Status Registers (CSRs)'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.1 LP-Serial Register Block Header (Block Offset 0x0)'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2 Port Link Timeout Control CSR (Block Offset 0x20)'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.3 Port Response Timeout Control CSR (Block Offset 0x24)'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.4 Port General Control CSR (Block Offset 0x3C)'
397,409c437,652
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.1 Introduction'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.2 Signal Definitions'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.3 Equalization'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.4 Explanatory Note on Transmitter and Receiver Specifications'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.5 Transmitter Specifications'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.6 Receiver Specifications'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.7 Receiver Eye Diagrams'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.8 Measurement and Test Requirements'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.8.1 Eye template measurements'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.8.2 Jitter test measurements'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.8.3 Transmit jitter'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.8.4 Jitter tolerance'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.0 Gb/s link'
---
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.1 Introduction'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.2 References'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.3 Abbreviations'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.4 Definitions'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.4.1 Definition of Amplitude and Swing'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.4.2 Transmitter (Near-End) Template'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.4.3 Receiver (Far-End) Template'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.4.3.1 Level I Receiver Template'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.4.3.2 Level II Receiver Template'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.4.4 Definition of Skew and Relative Wander'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.4.5 Total Wander Mask'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.4.6 Relative Wander Mask'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.4.7 Random Jitter Mask'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.4.8 Defined Test Patterns'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.4.9 Reference Model'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.5 Common Electrical Specification'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.5.1 Introduction'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.5.2 Data Patterns'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.5.3 Signal Levels'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.5.4 Bit Error Ratio'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.5.4.1 Level I Bit Error Ratio'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.5.4.2 Level II Bit Error Ratio'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.5.5 Ground Differences'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.5.6 Cross Talk'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.5.7 Transmitter Test Load'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.5.8 Transmitter Lane-to-Lane Skew'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.5.9 Receiver Input Lane-to-Lane Skew'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.5.10 Transmitter Short Circuit Current'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.5.11 Differential Resistance and Return Loss, Transmitter and'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.5.12 Baud Rate Tolerance'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.5.13 Termination and DC Blocking'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.6 Pulse Response Channel Modelling'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.6.1 Generating a Pulse Response'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.6.2 Basic Pulse Response Definitions'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.6.3 Transmitter Pulse Definition'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.6.4 Receiver Pulse Response'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.6.5 Crosstalk Pulse Response'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.6.6 Decision Feedback Equalizer'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.6.7 Time Continuous Transverse Filter'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.6.7.1 Time Continuous Zero-Pole Equalizer Adaption'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.6.8 Time Continuous Zero/Pole'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.6.9 Degrees of Freedom'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.6.9.1 Receiver Sample Point'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.6.9.2 Transmit Emphasis'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.7 Jitter Modelling'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.7.1 High Frequency Jitter vs. Wander'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.7.2 Total Wander vs. Relative Wander'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.7.3 Correlated vs. Uncorrelated Jitter'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.7.4 Jitter Distributions'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.7.4.1 Unbounded and Bounded Gaussian Distribution'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.7.4.2 Bounded Gaussian Distribution'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.7.4.3 High Probability Jitter'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.7.4.4 Total Jitter'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.7.4.5 Probability Distribution Function vs. Cumulative Distribution'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.7.4.6 BathTub Curves'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.7.4.7 Specification of GJ and HPJ'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.7.4.8 Example of Bounded Gaussian'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.7.5 Statistical Eye Methodology'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.7.5.1 Derivation of Cursors and Calculation of PDF'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.7.5.2 Inclusion of Sampling Jitter'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.7.5.3 Generation of Statistical Eye'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25Gbaud, 2.5Gbaud, and', '9.1 Level I Application Goals'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25Gbaud, 2.5Gbaud, and', '9.2 Equalization'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25Gbaud, 2.5Gbaud, and', '9.3 Explanatory Note on Level I Transmitter and'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25Gbaud, 2.5Gbaud, and', '9.4 Level I Electrical Specification'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25Gbaud, 2.5Gbaud, and', '9.4.1 Level I Short Run Transmitter Characteristics'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25Gbaud, 2.5Gbaud, and', '9.4.1.1 Level I SR Transmitter Test Load'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25Gbaud, 2.5Gbaud, and', '9.4.1.2 Level I SR Transmitter Baud Rate'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25Gbaud, 2.5Gbaud, and', '9.4.1.3 Level I SR Transmitter Amplitude and Swing'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25Gbaud, 2.5Gbaud, and', '9.4.1.4 Level I SR Transmitter Rise and Fall Times'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25Gbaud, 2.5Gbaud, and', '9.4.1.5 Level I SR Transmitter Differential Pair Skew'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25Gbaud, 2.5Gbaud, and', '9.4.1.6 Level I SR Transmitter Output Resistance and Return Loss'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25Gbaud, 2.5Gbaud, and', '9.4.1.7 Level I SR Transmitter Lane-to-Lane Skew'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25Gbaud, 2.5Gbaud, and', '9.4.1.8 Level I SR Transmitter Short Circuit Current'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25Gbaud, 2.5Gbaud, and', '9.4.1.9 Level I SR Transmitter Template and Jitter'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25Gbaud, 2.5Gbaud, and', '9.4.2 Level I Long Run Transmitter Characteristics'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25Gbaud, 2.5Gbaud, and', '9.4.2.1 Level I LR Transmitter Test Load'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25Gbaud, 2.5Gbaud, and', '9.4.2.2 Level I LR Transmitter Baud Rate'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25Gbaud, 2.5Gbaud, and', '9.4.2.3 Level I LR Transmitter Amplitude and Swing'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25Gbaud, 2.5Gbaud, and', '9.4.2.4 Level I LR Transmitter Rise and Fall Times'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25Gbaud, 2.5Gbaud, and', '9.4.2.5 Level I LR Transmitter Differential Pair Skew'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25Gbaud, 2.5Gbaud, and', '9.4.2.6 Level I LR Transmitter Output Resistance and Return Loss'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25Gbaud, 2.5Gbaud, and', '9.4.2.7 Level I LR Transmitter Lane-to-Lane Skew'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25Gbaud, 2.5Gbaud, and', '9.4.2.8 Level I LR Transmitter Short Circuit Current'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25Gbaud, 2.5Gbaud, and', '9.4.2.9 Level I LR Transmitter Template and Jitter'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25Gbaud, 2.5Gbaud, and', '9.4.3 Level I Receiver Specifications'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25Gbaud, 2.5Gbaud, and', '9.4.3.1 Level I Receiver Input Baud Rate'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25Gbaud, 2.5Gbaud, and', '9.4.3.2 Level I Receiver Reference Input Signals'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25Gbaud, 2.5Gbaud, and', '9.4.3.3 Level I Receiver Input Signal Amplitude'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25Gbaud, 2.5Gbaud, and', '9.4.3.4 Level I Receiver Absolute Input Voltage'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25Gbaud, 2.5Gbaud, and', '9.4.3.5 Level I Receiver Input Common Mode Impedance'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25Gbaud, 2.5Gbaud, and', '9.4.3.6 Level I Receiver Input Lane-to-Lane Skew'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25Gbaud, 2.5Gbaud, and', '9.4.3.7 Level I Receiver Input Resistance and Return Loss'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25Gbaud, 2.5Gbaud, and', '9.4.3.8 Level I Receiver Input Jitter Tolerance'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25Gbaud, 2.5Gbaud, and', '9.5 Level I Measurement and Test Requirements'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25Gbaud, 2.5Gbaud, and', '9.5.1 Level I Transmitter Measurements'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25Gbaud, 2.5Gbaud, and', '9.5.1.1 Level I Eye Template Measurements'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25Gbaud, 2.5Gbaud, and', '9.5.1.2 Level I Jitter Test Measurements'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25Gbaud, 2.5Gbaud, and', '9.5.1.3 Level I Transmit Jitter Load'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25Gbaud, 2.5Gbaud, and', '9.5.2 Level I Receiver Jitter Tolerance'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.1 Level II Application Goals'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.1.1 Common to Level II Short run, Medium run and Long run'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.1.2 Application Goals for Level II Short Run'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.1.3 Application Goals for Level II Medium Run'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.1.4 Application Goals for Long Run'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.1.5 Explanatory Note on Transmitter and Receiver'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.2 Equalization'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.3 Link Compliance Methodology'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.3.1 Overview'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.3.2 Reference Models'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.3.3 Channel Compliance'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.3.4 Transmitter Compliance'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.3.5 Receiver Compliance'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.4 Level II Short Run Interface - General Requirements'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.4.1 Jitter and Inter-operability Methodology'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.4.1.1 Level II SR Defined Test Patterns1'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.4.1.2 Level II SR Channel Compliance'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.4.1.3 Level II SR Transmitter Inter-operability'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.4.1.4 Level II SR Receiver Inter-operability'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.4.2 Level II SR Electrical Characteristics'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.4.2.1 Level II SR Transmitter Characteristics'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.4.2.1.1 Level II SR Transmitter Test Load'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.4.2.1.2 Level II SR Transmitter Baud Rate'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.4.2.1.3 Level II SR Transmitter Amplitude and Swing'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.4.2.1.4 Level II SR Transmitter Rise and Fall Times'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.4.2.1.5 Level II SR Transmitter Differential Pair Skew'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.4.2.1.6 Level II SR Transmitter Output Resistance and Return Loss'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.4.2.1.7 Level II SR Transmitter Lane-to-Lane Skew'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.4.2.1.8 Level II SR Transmitter Template and Jitter'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.4.2.2 Level II SR Receiver Characteristics'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.4.2.2.1 Level II SR Receiver Input Baud Rate'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.4.2.2.2 Level II SR Receiver Reference Input Signals'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.4.2.2.3 Level II SR Receiver Input Signal Amplitude'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.4.2.2.4 Level II SR Receiver Absolute Input Voltage'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.4.2.2.5 Level II SR Receiver Input Common Mode Impedance'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.4.2.2.6 Level II SR Receiver Input Lane-to-Lane Skew'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.4.2.2.7 Level II SR Receiver Input Resistance and Return Loss'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.4.2.2.8 Level II SR Receiver Input Jitter Tolerance'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.4.2.3 Level II SR Link and Jitter Budgets'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.4.3 Level II SR StatEye.org Template'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.5 Level II Long Run Interface General Requirements'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.5.1 Long Run Jitter and Inter-operability Methodology'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.5.1.1 Level II LR Channel Compliance'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.5.1.2 Level II LR Transmitter Inter-operability'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.5.1.3 Level II LR Receiver Inter-operability'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.5.2 Level II LR Interface Electrical Characteristics'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.5.2.1 Level II LR Transmitter Characteristics'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.5.2.1.1 Level II LR Transmitter Test Load'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.5.2.1.2 Level II LR Transmitter Baud Rate'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.5.2.1.3 Level II LR Transmitter Amplitude and Swing'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.5.2.1.4 Level II LR Transmitter Rise and Fall Times'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.5.2.1.5 Level II LR Transmitter Differential Pair Skew'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.5.2.1.6 Level II LR Transmitter Output Resistance and Return Loss'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.5.2.1.7 Level II LR Transmitter Lane-to-Lane Skew'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.5.2.1.8 Level II LR Transmitter Short Circuit Current'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.5.2.1.9 Level II LR Transmitter Template and Jitter'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.5.2.2 Level II LR Receiver Characteristics'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.5.2.2.1 Level II LR Receiver Input Baud Rate'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.5.2.2.2 Level II LR Receiver Reference Input Signals'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.5.2.2.3 Level II LR Receiver Input Signal Amplitude'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.5.2.2.4 Level II LR Receiver Absolute Input Voltage'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.5.2.2.5 Level II LR Receiver Input Common Mode Impedance'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.5.2.2.6 Level II LR Receiver Input Lane-to-Lane Skew'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.5.2.2.7 Level II LR Receiver Input Resistance and Return Loss'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.5.2.2.8 Level II LR Receiver Jitter Tolerance'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.5.3 Level II LR Link and Jitter Budgets'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.5.4 Level II LR StatEye.org Template'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.6 Level II Medium Run Interface General'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.6.1 Medium Run Jitter and Inter-operability Methodology'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.6.1.1 Level II Medium Run Channel Compliance'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.6.1.2 Level II MR Transmitter Inter-operability'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.6.1.3 Medium Receiver Inter-operability'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.6.2 Level II MR Interface Electrical Characteristics'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.6.2.1 Level II MR Transmitter Characteristics'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.6.2.1.1 Level II MR Transmitter Test Load'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.6.2.1.2 Level II MR Transmitter Baud Rate'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.6.2.1.3 Level II MR Transmitter Amplitude and Swing'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.6.2.1.4 Level II MR Transmitter Rise and Fall Times'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.6.2.1.5 Level II MR Transmitter Differential Pair Skew'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.6.2.1.6 Level II MR Transmitter Output Resistance and Return Loss'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.6.2.1.7 Level II MR Transmitter Lane-to-Lane Skew'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.6.2.1.8 Level II MR Transmitter Short Circuit Current'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.6.2.1.9 Level II MR Transmitter Template and Jitter'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.6.2.2 Level II MR Receiver Characteristics'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.6.2.2.1 Level II MR Receiver Input Baud Rate'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.6.2.2.2 Level II MR Receiver Reference Input Signals'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.6.2.2.3 Level II MR Receiver Input Signal Amplitude'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.6.2.2.4 Level II MR Receiver Absolute Input Voltage'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.6.2.2.5 Level II MR Receiver Input Common Mode Impedance'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.6.2.2.6 Level II MR Receiver Input Lane-to-Lane Skew'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.6.2.2.7 Level II MR Receiver Input Resistance and Return Loss'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.6.2.2.8 Level II MR Receiver Jitter Tolerance'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.6.3 Level II MR Link and Jitter Budgets'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.6.4 Level II MR StatEye.org Template'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.7 Level II Measurement and Test Requirements'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.7.1 High Frequency Transmit Jitter Measurement'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.7.1.1 BERT Implementation'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.7.1.2 Spectrum Analyzer and Oscilloscope Methodology'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.7.1.2.1 Band Limited1 Unbounded Gaussian Noise'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.7.1.2.2 Band Limited 60 Second Total Jitter Measurements'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.7.1.2.3 Uncorrelated High Probability Jitter'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.7.1.2.4 Total High Probability Jitter'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.7.2 Total Transmit Wander Measurement'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.7.3 Relative Transmit Wander Measurement'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.7.4 Jitter Tolerance'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.7.4.1 Jitter Tolerance with Relative Wander Lab Setup'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.7.4.1.1 General'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.7.4.1.2 Synchronization'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.7.4.1.3 Jitter'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.7.4.1.4 Amplitude'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.7.4.2 Jitter Tolerance with no Relative Wander Lab Setup'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.7.4.3 Jitter Tolerance with Defined ISI and no Relative Wander'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.7.4.4 Jitter Transfer'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.7.4.5 Network Analysis Measurement'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.7.4.6 Eye Mask Measurement Setup'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.0 Gb/s link'
523c766
< 'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.1 Port Error Detect, Enable and Capture CSRs'
---
> 'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.1 Port n Error Detect, Enable and Capture CSRs'
526c769
< 'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.4 Port Behavior When Error Rate Failed Threshold is Reached'
---
> 'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.4 Port Behavior When Error Rate Failed Threshold is'
529c772
< 'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.3.1 Logical/Transport Error Detect, Enable and Capture CSRs'
---
> 'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.3.1 Logical/Transport Error Detect, Enable and Capture'
547,551c790,800
< 'test', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 1 Flow Control Overview', '1.1 Introduction'
< 'test', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 1 Flow Control Overview', '1.2 Requirements'
< 'test', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 1 Flow Control Overview', '1.3 Problem Illustration'
< 'test', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 2 Logical Layer Flow Control Operation', '2.1 Introduction'
< 'test', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 2 Logical Layer Flow Control Operation', '2.2 Fabric Link Congestion'
---
> 'test', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 1 Flow Control Overview', '1.1 Congestion Management'
> 'test', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 1 Flow Control Overview', '1.1.1 Introduction'
> 'test', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 1 Flow Control Overview', '1.1.2 Requirements'
> 'test', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 1 Flow Control Overview', '1.1.3 Problem Illustration'
> 'test', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 1 Flow Control Overview', '1.2 Flow Arbitration'
> 'test', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 1 Flow Control Overview', '1.2.1 Fixed / Static Resource Allocation'
> 'test', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 1 Flow Control Overview', '1.2.2 Dynamic Resource Allocation Protocol'
> 'test', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 2 Logical Layer Flow Control Operation', '2.1 Fabric Link Congestion'
> 'test', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 2 Logical Layer Flow Control Operation', '2.2 Flow Arbitration'
> 'test', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 2 Logical Layer Flow Control Operation', '2.2.1 Arbitration Protocol'
> 'test', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 2 Logical Layer Flow Control Operation', '2.2.2 Number Of Outstanding Requests'
561,562c810,813
< 'test', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 2 Logical Layer Flow Control Operation', '2.4.5 End Point Flow Control Rules'
< 'test', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 2 Logical Layer Flow Control Operation', '2.4.6 Switch Flow Control Rules'
---
> 'test', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 2 Logical Layer Flow Control Operation', '2.4.5 End Point Congestion Management Rules'
> 'test', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 2 Logical Layer Flow Control Operation', '2.4.6 Switch Congestion Management Rules'
> 'test', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 2 Logical Layer Flow Control Operation', '2.4.7 Endpoint Rules for the Arbitration Protocol'
> 'test', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 2 Logical Layer Flow Control Operation', '2.4.8 Abnormal De-allocation of Resources'
565c816,817
< 'test', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 3 Packet Format Descriptions', '3.3 Transport and Physical Layer Packet Format'
---
> 'test', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 3 Packet Format Descriptions', '3.3 Flow Arbitration Message Fields (FAM)'
> 'test', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 3 Packet Format Descriptions', '3.4 Transport and Physical Layer Packet Format'
567,568c819
< 'test', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 4 Logical Layer Flow Control Extensions Register Bits', '4.2 Processing Elements Features CAR (Configuration Space Offset 0x10)'
< 'test', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 4 Logical Layer Flow Control Extensions Register Bits', '4.3 Port n Control CSR (Block Offset 0x08)'
---
> 'test', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 4 Logical Layer Flow Control Extensions Register Bits', '4.2 Processing Elements Features CAR (Offset 0x10 Word 0)'
584c835,836
< 'test', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 2 Data Streaming Systems', '2.6 Deadlock Considerations'
---
> 'test', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 2 Data Streaming Systems', '2.6 End-to-end Traffic Management'
> 'test', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 2 Data Streaming Systems', '2.7 Deadlock Considerations'
592a845,850
> 'test', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.4 Traffic Management'
> 'test', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.4.1 Traffic Management Operand'
> 'test', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.4.2 On/Off Traffic Management'
> 'test', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.4.3 Rate Base Traffic Management'
> 'test', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.4.4 Credit Based Traffic Management'
> 'test', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.4.5 Rules for Traffic Management'
595c853,857
< 'test', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3 Type 9 Extended Packet Format (Extended Data-Streaming Class)'
---
> 'test', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3 Type 9 Extended Packet Format'
> 'test', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.1 TM Operand'
> 'test', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.2 Basic Traffic Management'
> 'test', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Rate Based Traffic Management'
> 'test', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.4 Credit Based Traffic Management'
598,604c860,867
< 'test', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.3 Reserved Register and Bit Behavior'
< 'test', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.4 Capability Registers (CARs)'
< 'test', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.4.1 Source Operations CAR (Configuration Space Offset 0x18)'
< 'test', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.4.2 Destination Operations CAR (Configuration Space Offset 0x1C)'
< 'test', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.4.3 Data Streaming Information CAR (Configuration Space Offset 0x3C)'
< 'test', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.5 Command and Status Registers (CSRs)'
< 'test', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.5.1 Data Streaming Logical Layer Control CSR (Configuration Space Offset 0x48)'
---
> 'test', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.3 Reserved Register, Bit and Bit Field Value Behavior'
> 'test', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.4 Additions to Existing Registers'
> 'test', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.5 Capability Registers (CARs)'
> 'test', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.5.1 Source Operations CAR (Configuration Space Offset 0x18)'
> 'test', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.5.2 Destination Operations CAR (Configuration Space Offset 0x1C)'
> 'test', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.5.3 Data Streaming Information CAR (Configuration Space Offset 0x3C)'
> 'test', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.6 Command and Status Registers (CSRs)'
> 'test', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.6.1 Data Streaming Logical Layer Control CSR (Configuration Space Offset 0x48)'
606,607c869,870
< 'test', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 1 Overview', '1.1 Overview'
< 'test', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 1 Overview', '1.2 Requirements'
---
> 'test', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 1 Overview', '1.2 Overview'
> 'test', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 1 Overview', '1.3 Requirements'
635a899,916
> 'test', 'RapidIO Interconnect Specification Part 12: Virtual Output Queueing Extensions Specification', 'Chapter 1 Introduction', '1.1 Problem Illustration'
> 'test', 'RapidIO Interconnect Specification Part 12: Virtual Output Queueing Extensions Specification', 'Chapter 1 Introduction', '1.2 Terminology'
> 'test', 'RapidIO Interconnect Specification Part 12: Virtual Output Queueing Extensions Specification', 'Chapter 1 Introduction', '1.3 Conventions'
> 'test', 'RapidIO Interconnect Specification Part 12: Virtual Output Queueing Extensions Specification', 'Chapter 2 Overview', '2.1 Congestion Message'
> 'test', 'RapidIO Interconnect Specification Part 12: Virtual Output Queueing Extensions Specification', 'Chapter 2 Overview', '2.2 Traffic Staging'
> 'test', 'RapidIO Interconnect Specification Part 12: Virtual Output Queueing Extensions Specification', 'Chapter 2 Overview', '2.3 Adding Device Independence'
> 'test', 'RapidIO Interconnect Specification Part 12: Virtual Output Queueing Extensions Specification', 'Chapter 2 Overview', '2.4 Relationship With Virtual Channels'
> 'test', 'RapidIO Interconnect Specification Part 12: Virtual Output Queueing Extensions Specification', 'Chapter 2 Overview', '2.5 Additional Queueing Considerations'
> 'test', 'RapidIO Interconnect Specification Part 12: Virtual Output Queueing Extensions Specification', 'Chapter 3 Control Symbol Format', '3.1 Stype2 Control Symbol'
> 'test', 'RapidIO Interconnect Specification Part 12: Virtual Output Queueing Extensions Specification', 'Chapter 3 Control Symbol Format', '3.2 VC_Status Symbol Linking'
> 'test', 'RapidIO Interconnect Specification Part 12: Virtual Output Queueing Extensions Specification', 'Chapter 4 Rules', '4.1 Implementation Rules'
> 'test', 'RapidIO Interconnect Specification Part 12: Virtual Output Queueing Extensions Specification', 'Chapter 4 Rules', '4.2 Rules for Generating Backpressure Control Symbols'
> 'test', 'RapidIO Interconnect Specification Part 12: Virtual Output Queueing Extensions Specification', 'Chapter 4 Rules', '4.3 Rules for Interpreting Backpressure Control Symbols'
> 'test', 'RapidIO Interconnect Specification Part 12: Virtual Output Queueing Extensions Specification', 'Chapter 5 Register Definitions', '5.1 VoQ Backpressure Extended Features Block'
> 'test', 'RapidIO Interconnect Specification Part 12: Virtual Output Queueing Extensions Specification', 'Chapter 5 Register Definitions', '5.1.1 Register Map'
> 'test', 'RapidIO Interconnect Specification Part 12: Virtual Output Queueing Extensions Specification', 'Chapter 5 Register Definitions', '5.1.2 VoQ Backpressure Control Block Registers'
> 'test', 'RapidIO Interconnect Specification Part 12: Virtual Output Queueing Extensions Specification', 'Chapter 5 Register Definitions', '5.1.2.1 LP-Serial VC Register Block Header (Block Offset 0x0)'
> 'test', 'RapidIO Interconnect Specification Part 12: Virtual Output Queueing Extensions Specification', 'Chapter 5 Register Definitions', '5.1.2.2 Port n VoQ Control Status Register (Block Offset - Variable, see Section 5.1.1)'
