{"Hanjun Kim": [1, ["Scalable Speculative Parallelization on Commodity Clusters", ["Hanjun Kim", "Arun Raman", "Feng Liu", "Jae W. Lee", "David I. August"], "https://doi.org/10.1109/MICRO.2010.19", "micro", 2010]], "Arun Raman": [0, ["Scalable Speculative Parallelization on Commodity Clusters", ["Hanjun Kim", "Arun Raman", "Feng Liu", "Jae W. Lee", "David I. August"], "https://doi.org/10.1109/MICRO.2010.19", "micro", 2010]], "Feng Liu": [0, ["Scalable Speculative Parallelization on Commodity Clusters", ["Hanjun Kim", "Arun Raman", "Feng Liu", "Jae W. Lee", "David I. August"], "https://doi.org/10.1109/MICRO.2010.19", "micro", 2010]], "Jae W. Lee": [1, ["Scalable Speculative Parallelization on Commodity Clusters", ["Hanjun Kim", "Arun Raman", "Feng Liu", "Jae W. Lee", "David I. August"], "https://doi.org/10.1109/MICRO.2010.19", "micro", 2010], ["Probabilistic Distance-Based Arbitration: Providing Equality of Service for Many-Core CMPs", ["Michael Mihn-Jong Lee", "John Kim", "Dennis Abts", "Michael R. Marty", "Jae W. Lee"], "https://doi.org/10.1109/MICRO.2010.18", "micro", 2010]], "David I. August": [0, ["Scalable Speculative Parallelization on Commodity Clusters", ["Hanjun Kim", "Arun Raman", "Feng Liu", "Jae W. Lee", "David I. August"], "https://doi.org/10.1109/MICRO.2010.19", "micro", 2010]], "Utku Aydonat": [0, ["Hardware Support for Relaxed Concurrency Control in Transactional Memory", ["Utku Aydonat", "Tarek S. Abdelrahman"], "https://doi.org/10.1109/MICRO.2010.25", "micro", 2010]], "Tarek S. Abdelrahman": [0, ["Hardware Support for Relaxed Concurrency Control in Transactional Memory", ["Utku Aydonat", "Tarek S. Abdelrahman"], "https://doi.org/10.1109/MICRO.2010.25", "micro", 2010]], "Marc Lupon": [0, ["A Dynamically Adaptable Hardware Transactional Memory", ["Marc Lupon", "Grigorios Magklis", "Antonio Gonzalez"], "https://doi.org/10.1109/MICRO.2010.23", "micro", 2010]], "Grigorios Magklis": [0, ["A Dynamically Adaptable Hardware Transactional Memory", ["Marc Lupon", "Grigorios Magklis", "Antonio Gonzalez"], "https://doi.org/10.1109/MICRO.2010.23", "micro", 2010]], "Antonio Gonzalez": [0, ["A Dynamically Adaptable Hardware Transactional Memory", ["Marc Lupon", "Grigorios Magklis", "Antonio Gonzalez"], "https://doi.org/10.1109/MICRO.2010.23", "micro", 2010]], "Jae-Woong Chung": [0.9996712952852249, ["ASF: AMD64 Extension for Lock-Free Data Structures and Transactional Memory", ["Jae-Woong Chung", "Luke Yen", "Stephan Diestelhorst", "Martin Pohlack", "Michael Hohmuth", "David Christie", "Dan Grossman"], "https://doi.org/10.1109/MICRO.2010.40", "micro", 2010]], "Luke Yen": [0, ["ASF: AMD64 Extension for Lock-Free Data Structures and Transactional Memory", ["Jae-Woong Chung", "Luke Yen", "Stephan Diestelhorst", "Martin Pohlack", "Michael Hohmuth", "David Christie", "Dan Grossman"], "https://doi.org/10.1109/MICRO.2010.40", "micro", 2010]], "Stephan Diestelhorst": [0, ["ASF: AMD64 Extension for Lock-Free Data Structures and Transactional Memory", ["Jae-Woong Chung", "Luke Yen", "Stephan Diestelhorst", "Martin Pohlack", "Michael Hohmuth", "David Christie", "Dan Grossman"], "https://doi.org/10.1109/MICRO.2010.40", "micro", 2010]], "Martin Pohlack": [0, ["ASF: AMD64 Extension for Lock-Free Data Structures and Transactional Memory", ["Jae-Woong Chung", "Luke Yen", "Stephan Diestelhorst", "Martin Pohlack", "Michael Hohmuth", "David Christie", "Dan Grossman"], "https://doi.org/10.1109/MICRO.2010.40", "micro", 2010]], "Michael Hohmuth": [0, ["ASF: AMD64 Extension for Lock-Free Data Structures and Transactional Memory", ["Jae-Woong Chung", "Luke Yen", "Stephan Diestelhorst", "Martin Pohlack", "Michael Hohmuth", "David Christie", "Dan Grossman"], "https://doi.org/10.1109/MICRO.2010.40", "micro", 2010]], "David Christie": [0, ["ASF: AMD64 Extension for Lock-Free Data Structures and Transactional Memory", ["Jae-Woong Chung", "Luke Yen", "Stephan Diestelhorst", "Martin Pohlack", "Michael Hohmuth", "David Christie", "Dan Grossman"], "https://doi.org/10.1109/MICRO.2010.40", "micro", 2010]], "Dan Grossman": [0, ["ASF: AMD64 Extension for Lock-Free Data Structures and Transactional Memory", ["Jae-Woong Chung", "Luke Yen", "Stephan Diestelhorst", "Martin Pohlack", "Michael Hohmuth", "David Christie", "Dan Grossman"], "https://doi.org/10.1109/MICRO.2010.40", "micro", 2010]], "Hsiang-Yun Cheng": [0, ["Memory Latency Reduction via Thread Throttling", ["Hsiang-Yun Cheng", "Chung-Hsiang Lin", "Jian Li", "Chia-Lin Yang"], "https://doi.org/10.1109/MICRO.2010.39", "micro", 2010]], "Chung-Hsiang Lin": [0, ["Memory Latency Reduction via Thread Throttling", ["Hsiang-Yun Cheng", "Chung-Hsiang Lin", "Jian Li", "Chia-Lin Yang"], "https://doi.org/10.1109/MICRO.2010.39", "micro", 2010]], "Jian Li": [0, ["Memory Latency Reduction via Thread Throttling", ["Hsiang-Yun Cheng", "Chung-Hsiang Lin", "Jian Li", "Chia-Lin Yang"], "https://doi.org/10.1109/MICRO.2010.39", "micro", 2010]], "Chia-Lin Yang": [0.0003973046550527215, ["Memory Latency Reduction via Thread Throttling", ["Hsiang-Yun Cheng", "Chung-Hsiang Lin", "Jian Li", "Chia-Lin Yang"], "https://doi.org/10.1109/MICRO.2010.39", "micro", 2010]], "Yoongu Kim": [0.9984750747680664, ["Thread Cluster Memory Scheduling: Exploiting Differences in Memory Access Behavior", ["Yoongu Kim", "Michael Papamichael", "Onur Mutlu", "Mor Harchol-Balter"], "https://doi.org/10.1109/MICRO.2010.51", "micro", 2010]], "Michael Papamichael": [0, ["Thread Cluster Memory Scheduling: Exploiting Differences in Memory Access Behavior", ["Yoongu Kim", "Michael Papamichael", "Onur Mutlu", "Mor Harchol-Balter"], "https://doi.org/10.1109/MICRO.2010.51", "micro", 2010]], "Onur Mutlu": [0, ["Thread Cluster Memory Scheduling: Exploiting Differences in Memory Access Behavior", ["Yoongu Kim", "Michael Papamichael", "Onur Mutlu", "Mor Harchol-Balter"], "https://doi.org/10.1109/MICRO.2010.51", "micro", 2010]], "Mor Harchol-Balter": [0, ["Thread Cluster Memory Scheduling: Exploiting Differences in Memory Access Behavior", ["Yoongu Kim", "Michael Papamichael", "Onur Mutlu", "Mor Harchol-Balter"], "https://doi.org/10.1109/MICRO.2010.51", "micro", 2010]], "Vijay Janapa Reddi": [0, ["Voltage Smoothing: Characterizing and Mitigating Voltage Noise in Production Processors via Software-Guided Thread Scheduling", ["Vijay Janapa Reddi", "Svilen Kanev", "Wonyoung Kim", "Simone Campanoni", "Michael D. Smith", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1109/MICRO.2010.35", "micro", 2010]], "Svilen Kanev": [0, ["Voltage Smoothing: Characterizing and Mitigating Voltage Noise in Production Processors via Software-Guided Thread Scheduling", ["Vijay Janapa Reddi", "Svilen Kanev", "Wonyoung Kim", "Simone Campanoni", "Michael D. Smith", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1109/MICRO.2010.35", "micro", 2010]], "Wonyoung Kim": [0.9998257905244827, ["Voltage Smoothing: Characterizing and Mitigating Voltage Noise in Production Processors via Software-Guided Thread Scheduling", ["Vijay Janapa Reddi", "Svilen Kanev", "Wonyoung Kim", "Simone Campanoni", "Michael D. Smith", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1109/MICRO.2010.35", "micro", 2010]], "Simone Campanoni": [0, ["Voltage Smoothing: Characterizing and Mitigating Voltage Noise in Production Processors via Software-Guided Thread Scheduling", ["Vijay Janapa Reddi", "Svilen Kanev", "Wonyoung Kim", "Simone Campanoni", "Michael D. Smith", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1109/MICRO.2010.35", "micro", 2010]], "Michael D. Smith": [0, ["Voltage Smoothing: Characterizing and Mitigating Voltage Noise in Production Processors via Software-Guided Thread Scheduling", ["Vijay Janapa Reddi", "Svilen Kanev", "Wonyoung Kim", "Simone Campanoni", "Michael D. Smith", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1109/MICRO.2010.35", "micro", 2010]], "Gu-Yeon Wei": [0, ["Voltage Smoothing: Characterizing and Mitigating Voltage Noise in Production Processors via Software-Guided Thread Scheduling", ["Vijay Janapa Reddi", "Svilen Kanev", "Wonyoung Kim", "Simone Campanoni", "Michael D. Smith", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1109/MICRO.2010.35", "micro", 2010]], "David M. Brooks": [0, ["Voltage Smoothing: Characterizing and Mitigating Voltage Noise in Production Processors via Software-Guided Thread Scheduling", ["Vijay Janapa Reddi", "Svilen Kanev", "Wonyoung Kim", "Simone Campanoni", "Michael D. Smith", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1109/MICRO.2010.35", "micro", 2010]], "Yoav Etsion": [0, ["Task Superscalar: An Out-of-Order Task Pipeline", ["Yoav Etsion", "Felipe Cabarcas", "Alejandro Rico", "Alex Ramirez", "Rosa M. Badia", "Eduard Ayguade", "Jesus Labarta", "Mateo Valero"], "https://doi.org/10.1109/MICRO.2010.13", "micro", 2010]], "Felipe Cabarcas": [0, ["Task Superscalar: An Out-of-Order Task Pipeline", ["Yoav Etsion", "Felipe Cabarcas", "Alejandro Rico", "Alex Ramirez", "Rosa M. Badia", "Eduard Ayguade", "Jesus Labarta", "Mateo Valero"], "https://doi.org/10.1109/MICRO.2010.13", "micro", 2010]], "Alejandro Rico": [0, ["Task Superscalar: An Out-of-Order Task Pipeline", ["Yoav Etsion", "Felipe Cabarcas", "Alejandro Rico", "Alex Ramirez", "Rosa M. Badia", "Eduard Ayguade", "Jesus Labarta", "Mateo Valero"], "https://doi.org/10.1109/MICRO.2010.13", "micro", 2010]], "Alex Ramirez": [0, ["Task Superscalar: An Out-of-Order Task Pipeline", ["Yoav Etsion", "Felipe Cabarcas", "Alejandro Rico", "Alex Ramirez", "Rosa M. Badia", "Eduard Ayguade", "Jesus Labarta", "Mateo Valero"], "https://doi.org/10.1109/MICRO.2010.13", "micro", 2010]], "Rosa M. Badia": [0, ["Task Superscalar: An Out-of-Order Task Pipeline", ["Yoav Etsion", "Felipe Cabarcas", "Alejandro Rico", "Alex Ramirez", "Rosa M. Badia", "Eduard Ayguade", "Jesus Labarta", "Mateo Valero"], "https://doi.org/10.1109/MICRO.2010.13", "micro", 2010]], "Eduard Ayguade": [0, ["Task Superscalar: An Out-of-Order Task Pipeline", ["Yoav Etsion", "Felipe Cabarcas", "Alejandro Rico", "Alex Ramirez", "Rosa M. Badia", "Eduard Ayguade", "Jesus Labarta", "Mateo Valero"], "https://doi.org/10.1109/MICRO.2010.13", "micro", 2010]], "Jesus Labarta": [0, ["Task Superscalar: An Out-of-Order Task Pipeline", ["Yoav Etsion", "Felipe Cabarcas", "Alejandro Rico", "Alex Ramirez", "Rosa M. Badia", "Eduard Ayguade", "Jesus Labarta", "Mateo Valero"], "https://doi.org/10.1109/MICRO.2010.13", "micro", 2010]], "Mateo Valero": [0, ["Task Superscalar: An Out-of-Order Task Pipeline", ["Yoav Etsion", "Felipe Cabarcas", "Alejandro Rico", "Alex Ramirez", "Rosa M. Badia", "Eduard Ayguade", "Jesus Labarta", "Mateo Valero"], "https://doi.org/10.1109/MICRO.2010.13", "micro", 2010], ["Architectural Support for Fair Reader-Writer Locking", ["Enrique Vallejo", "Ramon Beivide", "Adrian Cristal", "Tim Harris", "Fernando Vallejo", "Osman S. Unsal", "Mateo Valero"], "https://doi.org/10.1109/MICRO.2010.12", "micro", 2010]], "Erika Gunadi": [0, ["Combating Aging with the Colt Duty Cycle Equalizer", ["Erika Gunadi", "Abhishek A. Sinkar", "Nam Sung Kim", "Mikko H. Lipasti"], "https://doi.org/10.1109/MICRO.2010.37", "micro", 2010]], "Abhishek A. Sinkar": [0, ["Combating Aging with the Colt Duty Cycle Equalizer", ["Erika Gunadi", "Abhishek A. Sinkar", "Nam Sung Kim", "Mikko H. Lipasti"], "https://doi.org/10.1109/MICRO.2010.37", "micro", 2010]], "Nam Sung Kim": [0.9872660338878632, ["Combating Aging with the Colt Duty Cycle Equalizer", ["Erika Gunadi", "Abhishek A. Sinkar", "Nam Sung Kim", "Mikko H. Lipasti"], "https://doi.org/10.1109/MICRO.2010.37", "micro", 2010]], "Mikko H. Lipasti": [0, ["Combating Aging with the Colt Duty Cycle Equalizer", ["Erika Gunadi", "Abhishek A. Sinkar", "Nam Sung Kim", "Mikko H. Lipasti"], "https://doi.org/10.1109/MICRO.2010.37", "micro", 2010]], "Nak Hee Seong": [0, ["SAFER: Stuck-At-Fault Error Recovery for Memories", ["Nak Hee Seong", "Dong Hyuk Woo", "Vijayalakshmi Srinivasan", "Jude A. Rivers", "Hsien-Hsin S. Lee"], "https://doi.org/10.1109/MICRO.2010.46", "micro", 2010]], "Dong Hyuk Woo": [0.9880758374929428, ["SAFER: Stuck-At-Fault Error Recovery for Memories", ["Nak Hee Seong", "Dong Hyuk Woo", "Vijayalakshmi Srinivasan", "Jude A. Rivers", "Hsien-Hsin S. Lee"], "https://doi.org/10.1109/MICRO.2010.46", "micro", 2010]], "Vijayalakshmi Srinivasan": [0, ["SAFER: Stuck-At-Fault Error Recovery for Memories", ["Nak Hee Seong", "Dong Hyuk Woo", "Vijayalakshmi Srinivasan", "Jude A. Rivers", "Hsien-Hsin S. Lee"], "https://doi.org/10.1109/MICRO.2010.46", "micro", 2010]], "Jude A. Rivers": [0, ["SAFER: Stuck-At-Fault Error Recovery for Memories", ["Nak Hee Seong", "Dong Hyuk Woo", "Vijayalakshmi Srinivasan", "Jude A. Rivers", "Hsien-Hsin S. Lee"], "https://doi.org/10.1109/MICRO.2010.46", "micro", 2010]], "Hsien-Hsin S. Lee": [3.7107883432696553e-09, ["SAFER: Stuck-At-Fault Error Recovery for Memories", ["Nak Hee Seong", "Dong Hyuk Woo", "Vijayalakshmi Srinivasan", "Jude A. Rivers", "Hsien-Hsin S. Lee"], "https://doi.org/10.1109/MICRO.2010.46", "micro", 2010]], "Arun A. Nair": [0, ["AVF Stressmark: Towards an Automated Methodology for Bounding the Worst-Case Vulnerability to Soft Errors", ["Arun A. Nair", "Lizy Kurian John", "Lieven Eeckhout"], "https://doi.org/10.1109/MICRO.2010.34", "micro", 2010]], "Lizy Kurian John": [0, ["AVF Stressmark: Towards an Automated Methodology for Bounding the Worst-Case Vulnerability to Soft Errors", ["Arun A. Nair", "Lizy Kurian John", "Lieven Eeckhout"], "https://doi.org/10.1109/MICRO.2010.34", "micro", 2010]], "Lieven Eeckhout": [0, ["AVF Stressmark: Towards an Automated Methodology for Bounding the Worst-Case Vulnerability to Soft Errors", ["Arun A. Nair", "Lizy Kurian John", "Lieven Eeckhout"], "https://doi.org/10.1109/MICRO.2010.34", "micro", 2010]], "Daniel Y. Deng": [0, ["Flexible and Efficient Instruction-Grained Run-Time Monitoring Using On-Chip Reconfigurable Fabric", ["Daniel Y. Deng", "Daniel Lo", "Greg Malysa", "Skyler Schneider", "G. Edward Suh"], "https://doi.org/10.1109/MICRO.2010.17", "micro", 2010]], "Daniel Lo": [0, ["Flexible and Efficient Instruction-Grained Run-Time Monitoring Using On-Chip Reconfigurable Fabric", ["Daniel Y. Deng", "Daniel Lo", "Greg Malysa", "Skyler Schneider", "G. Edward Suh"], "https://doi.org/10.1109/MICRO.2010.17", "micro", 2010]], "Greg Malysa": [0, ["Flexible and Efficient Instruction-Grained Run-Time Monitoring Using On-Chip Reconfigurable Fabric", ["Daniel Y. Deng", "Daniel Lo", "Greg Malysa", "Skyler Schneider", "G. Edward Suh"], "https://doi.org/10.1109/MICRO.2010.17", "micro", 2010]], "Skyler Schneider": [0, ["Flexible and Efficient Instruction-Grained Run-Time Monitoring Using On-Chip Reconfigurable Fabric", ["Daniel Y. Deng", "Daniel Lo", "Greg Malysa", "Skyler Schneider", "G. Edward Suh"], "https://doi.org/10.1109/MICRO.2010.17", "micro", 2010]], "G. Edward Suh": [4.7297046487648764e-11, ["Flexible and Efficient Instruction-Grained Run-Time Monitoring Using On-Chip Reconfigurable Fabric", ["Daniel Y. Deng", "Daniel Lo", "Greg Malysa", "Skyler Schneider", "G. Edward Suh"], "https://doi.org/10.1109/MICRO.2010.17", "micro", 2010]], "Aamer Jaleel": [0, ["Achieving Non-Inclusive Cache Performance with Inclusive Caches: Temporal Locality Aware (TLA) Cache Management Policies", ["Aamer Jaleel", "Eric Borch", "Malini Bhandaru", "Simon C. Steely Jr.", "Joel S. Emer"], "https://doi.org/10.1109/MICRO.2010.52", "micro", 2010]], "Eric Borch": [0, ["Achieving Non-Inclusive Cache Performance with Inclusive Caches: Temporal Locality Aware (TLA) Cache Management Policies", ["Aamer Jaleel", "Eric Borch", "Malini Bhandaru", "Simon C. Steely Jr.", "Joel S. Emer"], "https://doi.org/10.1109/MICRO.2010.52", "micro", 2010]], "Malini Bhandaru": [0, ["Achieving Non-Inclusive Cache Performance with Inclusive Caches: Temporal Locality Aware (TLA) Cache Management Policies", ["Aamer Jaleel", "Eric Borch", "Malini Bhandaru", "Simon C. Steely Jr.", "Joel S. Emer"], "https://doi.org/10.1109/MICRO.2010.52", "micro", 2010]], "Simon C. Steely Jr.": [0, ["Achieving Non-Inclusive Cache Performance with Inclusive Caches: Temporal Locality Aware (TLA) Cache Management Policies", ["Aamer Jaleel", "Eric Borch", "Malini Bhandaru", "Simon C. Steely Jr.", "Joel S. Emer"], "https://doi.org/10.1109/MICRO.2010.52", "micro", 2010]], "Joel S. Emer": [0, ["Achieving Non-Inclusive Cache Performance with Inclusive Caches: Temporal Locality Aware (TLA) Cache Management Policies", ["Aamer Jaleel", "Eric Borch", "Malini Bhandaru", "Simon C. Steely Jr.", "Joel S. Emer"], "https://doi.org/10.1109/MICRO.2010.52", "micro", 2010]], "Dongyuan Zhan": [0, ["STEM: Spatiotemporal Management of Capacity for Intra-core Last Level Caches", ["Dongyuan Zhan", "Hong Jiang", "Sharad C. Seth"], "https://doi.org/10.1109/MICRO.2010.31", "micro", 2010]], "Hong Jiang": [0, ["STEM: Spatiotemporal Management of Capacity for Intra-core Last Level Caches", ["Dongyuan Zhan", "Hong Jiang", "Sharad C. Seth"], "https://doi.org/10.1109/MICRO.2010.31", "micro", 2010]], "Sharad C. Seth": [0, ["STEM: Spatiotemporal Management of Capacity for Intra-core Last Level Caches", ["Dongyuan Zhan", "Hong Jiang", "Sharad C. Seth"], "https://doi.org/10.1109/MICRO.2010.31", "micro", 2010]], "Samira Manabi Khan": [0, ["Sampling Dead Block Prediction for Last-Level Caches", ["Samira Manabi Khan", "Yingying Tian", "Daniel A. Jimenez"], "https://doi.org/10.1109/MICRO.2010.24", "micro", 2010]], "Yingying Tian": [0, ["Sampling Dead Block Prediction for Last-Level Caches", ["Samira Manabi Khan", "Yingying Tian", "Daniel A. Jimenez"], "https://doi.org/10.1109/MICRO.2010.24", "micro", 2010]], "Daniel A. Jimenez": [0, ["Sampling Dead Block Prediction for Last-Level Caches", ["Samira Manabi Khan", "Yingying Tian", "Daniel A. Jimenez"], "https://doi.org/10.1109/MICRO.2010.24", "micro", 2010]], "Daniel Sanchez": [0, ["The ZCache: Decoupling Ways and Associativity", ["Daniel Sanchez", "Christos Kozyrakis"], "https://doi.org/10.1109/MICRO.2010.20", "micro", 2010]], "Christos Kozyrakis": [0, ["The ZCache: Decoupling Ways and Associativity", ["Daniel Sanchez", "Christos Kozyrakis"], "https://doi.org/10.1109/MICRO.2010.20", "micro", 2010]], "Rajkishore Barik": [0, ["Efficient Selection of Vector Instructions Using Dynamic Programming", ["Rajkishore Barik", "Jisheng Zhao", "Vivek Sarkar"], "https://doi.org/10.1109/MICRO.2010.38", "micro", 2010]], "Jisheng Zhao": [0, ["Efficient Selection of Vector Instructions Using Dynamic Programming", ["Rajkishore Barik", "Jisheng Zhao", "Vivek Sarkar"], "https://doi.org/10.1109/MICRO.2010.38", "micro", 2010]], "Vivek Sarkar": [0, ["Efficient Selection of Vector Instructions Using Dynamic Programming", ["Rajkishore Barik", "Jisheng Zhao", "Vivek Sarkar"], "https://doi.org/10.1109/MICRO.2010.38", "micro", 2010]], "Jaekyu Lee": [0.9985511153936386, ["Many-Thread Aware Prefetching Mechanisms for GPGPU Applications", ["Jaekyu Lee", "Nagesh B. Lakshminarayana", "Hyesoon Kim", "Richard W. Vuduc"], "https://doi.org/10.1109/MICRO.2010.44", "micro", 2010]], "Nagesh B. Lakshminarayana": [0, ["Many-Thread Aware Prefetching Mechanisms for GPGPU Applications", ["Jaekyu Lee", "Nagesh B. Lakshminarayana", "Hyesoon Kim", "Richard W. Vuduc"], "https://doi.org/10.1109/MICRO.2010.44", "micro", 2010]], "Hyesoon Kim": [0.997093603014946, ["Many-Thread Aware Prefetching Mechanisms for GPGPU Applications", ["Jaekyu Lee", "Nagesh B. Lakshminarayana", "Hyesoon Kim", "Richard W. Vuduc"], "https://doi.org/10.1109/MICRO.2010.44", "micro", 2010], ["SD3: A Scalable Approach to Dynamic Data-Dependence Profiling", ["Minjang Kim", "Hyesoon Kim", "Chi-Keung Luk"], "https://doi.org/10.1109/MICRO.2010.49", "micro", 2010]], "Richard W. Vuduc": [0, ["Many-Thread Aware Prefetching Mechanisms for GPGPU Applications", ["Jaekyu Lee", "Nagesh B. Lakshminarayana", "Hyesoon Kim", "Richard W. Vuduc"], "https://doi.org/10.1109/MICRO.2010.44", "micro", 2010]], "Eric S. Chung": [4.787108991877176e-05, ["Single-Chip Heterogeneous Computing: Does the Future Include Custom Logic, FPGAs, and GPGPUs?", ["Eric S. Chung", "Peter A. Milder", "James C. Hoe", "Ken Mai"], "https://doi.org/10.1109/MICRO.2010.36", "micro", 2010]], "Peter A. Milder": [0, ["Single-Chip Heterogeneous Computing: Does the Future Include Custom Logic, FPGAs, and GPGPUs?", ["Eric S. Chung", "Peter A. Milder", "James C. Hoe", "Ken Mai"], "https://doi.org/10.1109/MICRO.2010.36", "micro", 2010]], "James C. Hoe": [0, ["Single-Chip Heterogeneous Computing: Does the Future Include Custom Logic, FPGAs, and GPGPUs?", ["Eric S. Chung", "Peter A. Milder", "James C. Hoe", "Ken Mai"], "https://doi.org/10.1109/MICRO.2010.36", "micro", 2010]], "Ken Mai": [0, ["Single-Chip Heterogeneous Computing: Does the Future Include Custom Logic, FPGAs, and GPGPUs?", ["Eric S. Chung", "Peter A. Milder", "James C. Hoe", "Ken Mai"], "https://doi.org/10.1109/MICRO.2010.36", "micro", 2010]], "Michael Steffen": [0, ["Improving SIMT Efficiency of Global Rendering Algorithms with Architectural Support for Dynamic Micro-Kernels", ["Michael Steffen", "Joseph Zambreno"], "https://doi.org/10.1109/MICRO.2010.45", "micro", 2010]], "Joseph Zambreno": [0, ["Improving SIMT Efficiency of Global Rendering Algorithms with Architectural Support for Dynamic Micro-Kernels", ["Michael Steffen", "Joseph Zambreno"], "https://doi.org/10.1109/MICRO.2010.45", "micro", 2010]], "Adrian Nistor": [0, ["InstantCheck: Checking the Determinism of Parallel Programs Using On-the-Fly Incremental Hashing", ["Adrian Nistor", "Darko Marinov", "Josep Torrellas"], "https://doi.org/10.1109/MICRO.2010.55", "micro", 2010]], "Darko Marinov": [0, ["InstantCheck: Checking the Determinism of Parallel Programs Using On-the-Fly Incremental Hashing", ["Adrian Nistor", "Darko Marinov", "Josep Torrellas"], "https://doi.org/10.1109/MICRO.2010.55", "micro", 2010]], "Josep Torrellas": [0, ["InstantCheck: Checking the Determinism of Parallel Programs Using On-the-Fly Incremental Hashing", ["Adrian Nistor", "Darko Marinov", "Josep Torrellas"], "https://doi.org/10.1109/MICRO.2010.55", "micro", 2010], ["AtomTracker: A Comprehensive Approach to Atomic Region Inference and Violation Detection", ["Abdullah Muzahid", "Norimasa Otsuki", "Josep Torrellas"], "https://doi.org/10.1109/MICRO.2010.32", "micro", 2010], ["ScalableBulk: Scalable Cache Coherence for Atomic Blocks in a Lazy Environment", ["Xuehai Qian", "Wonsun Ahn", "Josep Torrellas"], "https://doi.org/10.1109/MICRO.2010.29", "micro", 2010]], "Jie Yu": [0.031336999498307705, ["Tolerating Concurrency Bugs Using Transactions as Lifeguards", ["Jie Yu", "Satish Narayanasamy"], "https://doi.org/10.1109/MICRO.2010.56", "micro", 2010]], "Satish Narayanasamy": [0, ["Tolerating Concurrency Bugs Using Transactions as Lifeguards", ["Jie Yu", "Satish Narayanasamy"], "https://doi.org/10.1109/MICRO.2010.56", "micro", 2010]], "Enrique Vallejo": [0, ["Architectural Support for Fair Reader-Writer Locking", ["Enrique Vallejo", "Ramon Beivide", "Adrian Cristal", "Tim Harris", "Fernando Vallejo", "Osman S. Unsal", "Mateo Valero"], "https://doi.org/10.1109/MICRO.2010.12", "micro", 2010]], "Ramon Beivide": [0, ["Architectural Support for Fair Reader-Writer Locking", ["Enrique Vallejo", "Ramon Beivide", "Adrian Cristal", "Tim Harris", "Fernando Vallejo", "Osman S. Unsal", "Mateo Valero"], "https://doi.org/10.1109/MICRO.2010.12", "micro", 2010]], "Adrian Cristal": [0, ["Architectural Support for Fair Reader-Writer Locking", ["Enrique Vallejo", "Ramon Beivide", "Adrian Cristal", "Tim Harris", "Fernando Vallejo", "Osman S. Unsal", "Mateo Valero"], "https://doi.org/10.1109/MICRO.2010.12", "micro", 2010]], "Tim Harris": [0, ["Architectural Support for Fair Reader-Writer Locking", ["Enrique Vallejo", "Ramon Beivide", "Adrian Cristal", "Tim Harris", "Fernando Vallejo", "Osman S. Unsal", "Mateo Valero"], "https://doi.org/10.1109/MICRO.2010.12", "micro", 2010]], "Fernando Vallejo": [0, ["Architectural Support for Fair Reader-Writer Locking", ["Enrique Vallejo", "Ramon Beivide", "Adrian Cristal", "Tim Harris", "Fernando Vallejo", "Osman S. Unsal", "Mateo Valero"], "https://doi.org/10.1109/MICRO.2010.12", "micro", 2010]], "Osman S. Unsal": [0, ["Architectural Support for Fair Reader-Writer Locking", ["Enrique Vallejo", "Ramon Beivide", "Adrian Cristal", "Tim Harris", "Fernando Vallejo", "Osman S. Unsal", "Mateo Valero"], "https://doi.org/10.1109/MICRO.2010.12", "micro", 2010]], "Abdullah Muzahid": [0, ["AtomTracker: A Comprehensive Approach to Atomic Region Inference and Violation Detection", ["Abdullah Muzahid", "Norimasa Otsuki", "Josep Torrellas"], "https://doi.org/10.1109/MICRO.2010.32", "micro", 2010]], "Norimasa Otsuki": [0, ["AtomTracker: A Comprehensive Approach to Atomic Region Inference and Violation Detection", ["Abdullah Muzahid", "Norimasa Otsuki", "Josep Torrellas"], "https://doi.org/10.1109/MICRO.2010.32", "micro", 2010]], "Ryota Shioya": [0, ["Register Cache System Not for Latency Reduction Purpose", ["Ryota Shioya", "Kazuo Horio", "Masahiro Goshima", "Shuichi Sakai"], "https://doi.org/10.1109/MICRO.2010.43", "micro", 2010]], "Kazuo Horio": [0, ["Register Cache System Not for Latency Reduction Purpose", ["Ryota Shioya", "Kazuo Horio", "Masahiro Goshima", "Shuichi Sakai"], "https://doi.org/10.1109/MICRO.2010.43", "micro", 2010]], "Masahiro Goshima": [0, ["Register Cache System Not for Latency Reduction Purpose", ["Ryota Shioya", "Kazuo Horio", "Masahiro Goshima", "Shuichi Sakai"], "https://doi.org/10.1109/MICRO.2010.43", "micro", 2010]], "Shuichi Sakai": [0, ["Register Cache System Not for Latency Reduction Purpose", ["Ryota Shioya", "Kazuo Horio", "Masahiro Goshima", "Shuichi Sakai"], "https://doi.org/10.1109/MICRO.2010.43", "micro", 2010]], "Shekhar Srikantaiah": [0, ["Synergistic TLBs for High Performance Address Translation in Chip Multiprocessors", ["Shekhar Srikantaiah", "Mahmut T. Kandemir"], "https://doi.org/10.1109/MICRO.2010.26", "micro", 2010]], "Mahmut T. Kandemir": [0, ["Synergistic TLBs for High Performance Address Translation in Chip Multiprocessors", ["Shekhar Srikantaiah", "Mahmut T. Kandemir"], "https://doi.org/10.1109/MICRO.2010.26", "micro", 2010]], "Shantanu Gupta": [0, ["Erasing Core Boundaries for Robust and Configurable Performance", ["Shantanu Gupta", "Shuguang Feng", "Amin Ansari", "Scott A. Mahlke"], "https://doi.org/10.1109/MICRO.2010.30", "micro", 2010]], "Shuguang Feng": [0, ["Erasing Core Boundaries for Robust and Configurable Performance", ["Shantanu Gupta", "Shuguang Feng", "Amin Ansari", "Scott A. Mahlke"], "https://doi.org/10.1109/MICRO.2010.30", "micro", 2010]], "Amin Ansari": [0, ["Erasing Core Boundaries for Robust and Configurable Performance", ["Shantanu Gupta", "Shuguang Feng", "Amin Ansari", "Scott A. Mahlke"], "https://doi.org/10.1109/MICRO.2010.30", "micro", 2010]], "Scott A. Mahlke": [0, ["Erasing Core Boundaries for Robust and Configurable Performance", ["Shantanu Gupta", "Shuguang Feng", "Amin Ansari", "Scott A. Mahlke"], "https://doi.org/10.1109/MICRO.2010.30", "micro", 2010]], "Guoping Long": [0, ["Minimal Multi-threading: Finding and Removing Redundant Instructions in Multi-threaded Processors", ["Guoping Long", "Diana Franklin", "Susmit Biswas", "Pablo J. Ortiz", "Jason Oberg", "Dongrui Fan", "Frederic T. Chong"], "https://doi.org/10.1109/MICRO.2010.41", "micro", 2010]], "Diana Franklin": [0, ["Minimal Multi-threading: Finding and Removing Redundant Instructions in Multi-threaded Processors", ["Guoping Long", "Diana Franklin", "Susmit Biswas", "Pablo J. Ortiz", "Jason Oberg", "Dongrui Fan", "Frederic T. Chong"], "https://doi.org/10.1109/MICRO.2010.41", "micro", 2010]], "Susmit Biswas": [0, ["Minimal Multi-threading: Finding and Removing Redundant Instructions in Multi-threaded Processors", ["Guoping Long", "Diana Franklin", "Susmit Biswas", "Pablo J. Ortiz", "Jason Oberg", "Dongrui Fan", "Frederic T. Chong"], "https://doi.org/10.1109/MICRO.2010.41", "micro", 2010]], "Pablo J. Ortiz": [0, ["Minimal Multi-threading: Finding and Removing Redundant Instructions in Multi-threaded Processors", ["Guoping Long", "Diana Franklin", "Susmit Biswas", "Pablo J. Ortiz", "Jason Oberg", "Dongrui Fan", "Frederic T. Chong"], "https://doi.org/10.1109/MICRO.2010.41", "micro", 2010]], "Jason Oberg": [0, ["Minimal Multi-threading: Finding and Removing Redundant Instructions in Multi-threaded Processors", ["Guoping Long", "Diana Franklin", "Susmit Biswas", "Pablo J. Ortiz", "Jason Oberg", "Dongrui Fan", "Frederic T. Chong"], "https://doi.org/10.1109/MICRO.2010.41", "micro", 2010]], "Dongrui Fan": [0, ["Minimal Multi-threading: Finding and Removing Redundant Instructions in Multi-threaded Processors", ["Guoping Long", "Diana Franklin", "Susmit Biswas", "Pablo J. Ortiz", "Jason Oberg", "Dongrui Fan", "Frederic T. Chong"], "https://doi.org/10.1109/MICRO.2010.41", "micro", 2010]], "Frederic T. Chong": [2.5101569928974974e-15, ["Minimal Multi-threading: Finding and Removing Redundant Instructions in Multi-threaded Processors", ["Guoping Long", "Diana Franklin", "Susmit Biswas", "Pablo J. Ortiz", "Jason Oberg", "Dongrui Fan", "Frederic T. Chong"], "https://doi.org/10.1109/MICRO.2010.41", "micro", 2010]], "Timothy N. Miller": [0, ["Parichute: Generalized Turbocode-Based Error Correction for Near-Threshold Caches", ["Timothy N. Miller", "Renji Thomas", "James Dinan", "Bruce M. Adcock", "Radu Teodorescu"], "https://doi.org/10.1109/MICRO.2010.28", "micro", 2010]], "Renji Thomas": [0, ["Parichute: Generalized Turbocode-Based Error Correction for Near-Threshold Caches", ["Timothy N. Miller", "Renji Thomas", "James Dinan", "Bruce M. Adcock", "Radu Teodorescu"], "https://doi.org/10.1109/MICRO.2010.28", "micro", 2010]], "James Dinan": [0, ["Parichute: Generalized Turbocode-Based Error Correction for Near-Threshold Caches", ["Timothy N. Miller", "Renji Thomas", "James Dinan", "Bruce M. Adcock", "Radu Teodorescu"], "https://doi.org/10.1109/MICRO.2010.28", "micro", 2010]], "Bruce M. Adcock": [0, ["Parichute: Generalized Turbocode-Based Error Correction for Near-Threshold Caches", ["Timothy N. Miller", "Renji Thomas", "James Dinan", "Bruce M. Adcock", "Radu Teodorescu"], "https://doi.org/10.1109/MICRO.2010.28", "micro", 2010]], "Radu Teodorescu": [0, ["Parichute: Generalized Turbocode-Based Error Correction for Near-Threshold Caches", ["Timothy N. Miller", "Renji Thomas", "James Dinan", "Bruce M. Adcock", "Radu Teodorescu"], "https://doi.org/10.1109/MICRO.2010.28", "micro", 2010]], "Thomas Vogelsang": [0, ["Understanding the Energy Consumption of Dynamic Random Access Memories", ["Thomas Vogelsang"], "https://doi.org/10.1109/MICRO.2010.42", "micro", 2010]], "Jeffrey Stuecheli": [0, ["Elastic Refresh: Techniques to Mitigate Refresh Penalties in High Density Memory", ["Jeffrey Stuecheli", "Dimitris Kaseridis", "Hillery C. Hunter", "Lizy K. John"], "https://doi.org/10.1109/MICRO.2010.22", "micro", 2010]], "Dimitris Kaseridis": [0, ["Elastic Refresh: Techniques to Mitigate Refresh Penalties in High Density Memory", ["Jeffrey Stuecheli", "Dimitris Kaseridis", "Hillery C. Hunter", "Lizy K. John"], "https://doi.org/10.1109/MICRO.2010.22", "micro", 2010]], "Hillery C. Hunter": [0, ["Elastic Refresh: Techniques to Mitigate Refresh Penalties in High Density Memory", ["Jeffrey Stuecheli", "Dimitris Kaseridis", "Hillery C. Hunter", "Lizy K. John"], "https://doi.org/10.1109/MICRO.2010.22", "micro", 2010]], "Lizy K. John": [0, ["Elastic Refresh: Techniques to Mitigate Refresh Penalties in High Density Memory", ["Jeffrey Stuecheli", "Dimitris Kaseridis", "Hillery C. Hunter", "Lizy K. John"], "https://doi.org/10.1109/MICRO.2010.22", "micro", 2010]], "Adrian M. Caulfield": [0, ["Moneta: A High-Performance Storage Array Architecture for Next-Generation, Non-volatile Memories", ["Adrian M. Caulfield", "Arup De", "Joel Coburn", "Todor I. Mollow", "Rajesh K. Gupta", "Steven Swanson"], "https://doi.org/10.1109/MICRO.2010.33", "micro", 2010]], "Arup De": [0, ["Moneta: A High-Performance Storage Array Architecture for Next-Generation, Non-volatile Memories", ["Adrian M. Caulfield", "Arup De", "Joel Coburn", "Todor I. Mollow", "Rajesh K. Gupta", "Steven Swanson"], "https://doi.org/10.1109/MICRO.2010.33", "micro", 2010]], "Joel Coburn": [0, ["Moneta: A High-Performance Storage Array Architecture for Next-Generation, Non-volatile Memories", ["Adrian M. Caulfield", "Arup De", "Joel Coburn", "Todor I. Mollow", "Rajesh K. Gupta", "Steven Swanson"], "https://doi.org/10.1109/MICRO.2010.33", "micro", 2010]], "Todor I. Mollow": [0, ["Moneta: A High-Performance Storage Array Architecture for Next-Generation, Non-volatile Memories", ["Adrian M. Caulfield", "Arup De", "Joel Coburn", "Todor I. Mollow", "Rajesh K. Gupta", "Steven Swanson"], "https://doi.org/10.1109/MICRO.2010.33", "micro", 2010]], "Rajesh K. Gupta": [0, ["Moneta: A High-Performance Storage Array Architecture for Next-Generation, Non-volatile Memories", ["Adrian M. Caulfield", "Arup De", "Joel Coburn", "Todor I. Mollow", "Rajesh K. Gupta", "Steven Swanson"], "https://doi.org/10.1109/MICRO.2010.33", "micro", 2010]], "Steven Swanson": [0, ["Moneta: A High-Performance Storage Array Architecture for Next-Generation, Non-volatile Memories", ["Adrian M. Caulfield", "Arup De", "Joel Coburn", "Todor I. Mollow", "Rajesh K. Gupta", "Steven Swanson"], "https://doi.org/10.1109/MICRO.2010.33", "micro", 2010]], "Minseon Ahn": [0.9921046048402786, ["Pseudo-Circuit: Accelerating Communication for On-Chip Interconnection Networks", ["Minseon Ahn", "Eun Jung Kim"], "https://doi.org/10.1109/MICRO.2010.10", "micro", 2010]], "Eun Jung Kim": [0.9897301346063614, ["Pseudo-Circuit: Accelerating Communication for On-Chip Interconnection Networks", ["Minseon Ahn", "Eun Jung Kim"], "https://doi.org/10.1109/MICRO.2010.10", "micro", 2010]], "Jin Ouyang": [0, ["LOFT: A High Performance Network-on-Chip Providing Quality-of-Service Support", ["Jin Ouyang", "Yuan Xie"], "https://doi.org/10.1109/MICRO.2010.21", "micro", 2010]], "Yuan Xie": [0, ["LOFT: A High Performance Network-on-Chip Providing Quality-of-Service Support", ["Jin Ouyang", "Yuan Xie"], "https://doi.org/10.1109/MICRO.2010.21", "micro", 2010]], "Ali Bakhoda": [0, ["Throughput-Effective On-Chip Networks for Manycore Accelerators", ["Ali Bakhoda", "John Kim", "Tor M. Aamodt"], "https://doi.org/10.1109/MICRO.2010.50", "micro", 2010]], "John Kim": [1, ["Throughput-Effective On-Chip Networks for Manycore Accelerators", ["Ali Bakhoda", "John Kim", "Tor M. Aamodt"], "https://doi.org/10.1109/MICRO.2010.50", "micro", 2010], ["Probabilistic Distance-Based Arbitration: Providing Equality of Service for Many-Core CMPs", ["Michael Mihn-Jong Lee", "John Kim", "Dennis Abts", "Michael R. Marty", "Jae W. Lee"], "https://doi.org/10.1109/MICRO.2010.18", "micro", 2010]], "Tor M. Aamodt": [0, ["Throughput-Effective On-Chip Networks for Manycore Accelerators", ["Ali Bakhoda", "John Kim", "Tor M. Aamodt"], "https://doi.org/10.1109/MICRO.2010.50", "micro", 2010]], "Syed Ali Raza Jafri": [0, ["Adaptive Flow Control for Robust Performance and Energy", ["Syed Ali Raza Jafri", "Yu-Ju Hong", "Mithuna Thottethodi", "T. N. Vijaykumar"], "https://doi.org/10.1109/MICRO.2010.48", "micro", 2010]], "Yu-Ju Hong": [0.43022672832012177, ["Adaptive Flow Control for Robust Performance and Energy", ["Syed Ali Raza Jafri", "Yu-Ju Hong", "Mithuna Thottethodi", "T. N. Vijaykumar"], "https://doi.org/10.1109/MICRO.2010.48", "micro", 2010]], "Mithuna Thottethodi": [0, ["Adaptive Flow Control for Robust Performance and Energy", ["Syed Ali Raza Jafri", "Yu-Ju Hong", "Mithuna Thottethodi", "T. N. Vijaykumar"], "https://doi.org/10.1109/MICRO.2010.48", "micro", 2010]], "T. N. Vijaykumar": [0, ["Adaptive Flow Control for Robust Performance and Energy", ["Syed Ali Raza Jafri", "Yu-Ju Hong", "Mithuna Thottethodi", "T. N. Vijaykumar"], "https://doi.org/10.1109/MICRO.2010.48", "micro", 2010]], "Xuehai Qian": [0, ["ScalableBulk: Scalable Cache Coherence for Atomic Blocks in a Lazy Environment", ["Xuehai Qian", "Wonsun Ahn", "Josep Torrellas"], "https://doi.org/10.1109/MICRO.2010.29", "micro", 2010]], "Wonsun Ahn": [0.9340991526842117, ["ScalableBulk: Scalable Cache Coherence for Atomic Blocks in a Lazy Environment", ["Xuehai Qian", "Wonsun Ahn", "Josep Torrellas"], "https://doi.org/10.1109/MICRO.2010.29", "micro", 2010]], "Daehoon Kim": [0.9937753528356552, ["Virtual Snooping: Filtering Snoops in Virtualized Multi-cores", ["Daehoon Kim", "Hwanju Kim", "Jaehyuk Huh"], "https://doi.org/10.1109/MICRO.2010.16", "micro", 2010]], "Hwanju Kim": [0.9778648018836975, ["Virtual Snooping: Filtering Snoops in Virtualized Multi-cores", ["Daehoon Kim", "Hwanju Kim", "Jaehyuk Huh"], "https://doi.org/10.1109/MICRO.2010.16", "micro", 2010]], "Jaehyuk Huh": [1, ["Virtual Snooping: Filtering Snoops in Virtualized Multi-cores", ["Daehoon Kim", "Hwanju Kim", "Jaehyuk Huh"], "https://doi.org/10.1109/MICRO.2010.16", "micro", 2010]], "Meng Zhang": [0, ["Fractal Coherence: Scalably Verifiable Cache Coherence", ["Meng Zhang", "Alvin R. Lebeck", "Daniel J. Sorin"], "https://doi.org/10.1109/MICRO.2010.11", "micro", 2010]], "Alvin R. Lebeck": [0, ["Fractal Coherence: Scalably Verifiable Cache Coherence", ["Meng Zhang", "Alvin R. Lebeck", "Daniel J. Sorin"], "https://doi.org/10.1109/MICRO.2010.11", "micro", 2010]], "Daniel J. Sorin": [0, ["Fractal Coherence: Scalably Verifiable Cache Coherence", ["Meng Zhang", "Alvin R. Lebeck", "Daniel J. Sorin"], "https://doi.org/10.1109/MICRO.2010.11", "micro", 2010]], "Christophe Dubach": [0, ["A Predictive Model for Dynamic Microarchitectural Adaptivity Control", ["Christophe Dubach", "Timothy M. Jones", "Edwin V. Bonilla", "Michael F. P. OBoyle"], "https://doi.org/10.1109/MICRO.2010.14", "micro", 2010]], "Timothy M. Jones": [0, ["A Predictive Model for Dynamic Microarchitectural Adaptivity Control", ["Christophe Dubach", "Timothy M. Jones", "Edwin V. Bonilla", "Michael F. P. OBoyle"], "https://doi.org/10.1109/MICRO.2010.14", "micro", 2010]], "Edwin V. Bonilla": [0, ["A Predictive Model for Dynamic Microarchitectural Adaptivity Control", ["Christophe Dubach", "Timothy M. Jones", "Edwin V. Bonilla", "Michael F. P. OBoyle"], "https://doi.org/10.1109/MICRO.2010.14", "micro", 2010]], "Michael F. P. OBoyle": [0, ["A Predictive Model for Dynamic Microarchitectural Adaptivity Control", ["Christophe Dubach", "Timothy M. Jones", "Edwin V. Bonilla", "Michael F. P. OBoyle"], "https://doi.org/10.1109/MICRO.2010.14", "micro", 2010]], "Matthew A. Watkins": [0, ["ReMAP: A Reconfigurable Heterogeneous Multicore Architecture", ["Matthew A. Watkins", "David H. Albonesi"], "https://doi.org/10.1109/MICRO.2010.15", "micro", 2010]], "David H. Albonesi": [0, ["ReMAP: A Reconfigurable Heterogeneous Multicore Architecture", ["Matthew A. Watkins", "David H. Albonesi"], "https://doi.org/10.1109/MICRO.2010.15", "micro", 2010]], "Michael Mihn-Jong Lee": [1.7283545261648214e-08, ["Probabilistic Distance-Based Arbitration: Providing Equality of Service for Many-Core CMPs", ["Michael Mihn-Jong Lee", "John Kim", "Dennis Abts", "Michael R. Marty", "Jae W. Lee"], "https://doi.org/10.1109/MICRO.2010.18", "micro", 2010]], "Dennis Abts": [0, ["Probabilistic Distance-Based Arbitration: Providing Equality of Service for Many-Core CMPs", ["Michael Mihn-Jong Lee", "John Kim", "Dennis Abts", "Michael R. Marty", "Jae W. Lee"], "https://doi.org/10.1109/MICRO.2010.18", "micro", 2010]], "Michael R. Marty": [0, ["Probabilistic Distance-Based Arbitration: Providing Equality of Service for Many-Core CMPs", ["Michael Mihn-Jong Lee", "John Kim", "Dennis Abts", "Michael R. Marty", "Jae W. Lee"], "https://doi.org/10.1109/MICRO.2010.18", "micro", 2010]], "Jianwei Chen": [0, ["Adaptive and Speculative Slack Simulations of CMPs on CMPs", ["Jianwei Chen", "Lakshmi Kumar Dabbiru", "Daniel Wong", "Murali Annavaram", "Michel Dubois"], "https://doi.org/10.1109/MICRO.2010.47", "micro", 2010]], "Lakshmi Kumar Dabbiru": [0, ["Adaptive and Speculative Slack Simulations of CMPs on CMPs", ["Jianwei Chen", "Lakshmi Kumar Dabbiru", "Daniel Wong", "Murali Annavaram", "Michel Dubois"], "https://doi.org/10.1109/MICRO.2010.47", "micro", 2010]], "Daniel Wong": [0, ["Adaptive and Speculative Slack Simulations of CMPs on CMPs", ["Jianwei Chen", "Lakshmi Kumar Dabbiru", "Daniel Wong", "Murali Annavaram", "Michel Dubois"], "https://doi.org/10.1109/MICRO.2010.47", "micro", 2010]], "Murali Annavaram": [0, ["Adaptive and Speculative Slack Simulations of CMPs on CMPs", ["Jianwei Chen", "Lakshmi Kumar Dabbiru", "Daniel Wong", "Murali Annavaram", "Michel Dubois"], "https://doi.org/10.1109/MICRO.2010.47", "micro", 2010]], "Michel Dubois": [0, ["Adaptive and Speculative Slack Simulations of CMPs on CMPs", ["Jianwei Chen", "Lakshmi Kumar Dabbiru", "Daniel Wong", "Murali Annavaram", "Michel Dubois"], "https://doi.org/10.1109/MICRO.2010.47", "micro", 2010]], "Minjang Kim": [0.6659618467092514, ["SD3: A Scalable Approach to Dynamic Data-Dependence Profiling", ["Minjang Kim", "Hyesoon Kim", "Chi-Keung Luk"], "https://doi.org/10.1109/MICRO.2010.49", "micro", 2010]], "Chi-Keung Luk": [0, ["SD3: A Scalable Approach to Dynamic Data-Dependence Profiling", ["Minjang Kim", "Hyesoon Kim", "Chi-Keung Luk"], "https://doi.org/10.1109/MICRO.2010.49", "micro", 2010]], "Aparna Kotha": [0, ["Automatic Parallelization in a Binary Rewriter", ["Aparna Kotha", "Kapil Anand", "Matthew Smithson", "Greeshma Yellareddy", "Rajeev Barua"], "https://doi.org/10.1109/MICRO.2010.27", "micro", 2010]], "Kapil Anand": [0, ["Automatic Parallelization in a Binary Rewriter", ["Aparna Kotha", "Kapil Anand", "Matthew Smithson", "Greeshma Yellareddy", "Rajeev Barua"], "https://doi.org/10.1109/MICRO.2010.27", "micro", 2010]], "Matthew Smithson": [0, ["Automatic Parallelization in a Binary Rewriter", ["Aparna Kotha", "Kapil Anand", "Matthew Smithson", "Greeshma Yellareddy", "Rajeev Barua"], "https://doi.org/10.1109/MICRO.2010.27", "micro", 2010]], "Greeshma Yellareddy": [0, ["Automatic Parallelization in a Binary Rewriter", ["Aparna Kotha", "Kapil Anand", "Matthew Smithson", "Greeshma Yellareddy", "Rajeev Barua"], "https://doi.org/10.1109/MICRO.2010.27", "micro", 2010]], "Rajeev Barua": [0, ["Automatic Parallelization in a Binary Rewriter", ["Aparna Kotha", "Kapil Anand", "Matthew Smithson", "Greeshma Yellareddy", "Rajeev Barua"], "https://doi.org/10.1109/MICRO.2010.27", "micro", 2010]]}