@W: FA239 :"c:\git\fpga\binary_to_7segment.v":19:2:19:5|ROM r_Hex_Encoding_2[6:0] (in view: work.Binary_to_7Segment(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\git\fpga\binary_to_7segment.v":19:2:19:5|ROM r_Hex_Encoding_2[6:0] (in view: work.Binary_to_7Segment(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FX1039 :"c:\git\fpga\debounce_switch.v":11:1:11:6|User-specified initial value defined for instance Debounce_Switch_Inst.r_Count[17:0] is being ignored. 
@W: FX1039 :"c:\git\fpga\debounce_switch.v":11:1:11:6|User-specified initial value defined for instance Debounce_Switch_Inst.r_State is being ignored. 
@W: FX1039 :"c:\git\fpga\binary_to_7segment.v":17:0:17:5|User-specified initial value defined for instance Inst.r_Hex_Encoding[6:0] is being ignored. 
@W: FX1039 :"c:\git\fpga\project_7_segment_top.v":36:2:36:7|User-specified initial value defined for instance r_Count[3:0] is being ignored. 
@W: FX1039 :"c:\git\fpga\project_7_segment_top.v":36:2:36:7|User-specified initial value defined for instance r_Switch_1 is being ignored. 
