--  Simulation Model Generator
--  Xilinx EDK 14.7 EDK_P.20131013
--  Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--
--  File     bfm_system.prj (Wed Mar 20 17:46:27 2019)
--
verilog cdn_axi4_lite_master_bfm_wrap_v2_01_b "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/cdn_axi4_lite_master_bfm_wrap_v2_01_b/hdl/verilog/cdn_axi4_lite_master_bfm_wrap.v" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/cdn_axi4_lite_master_bfm_wrap_v2_01_b/hdl/verilog/" -i "/home/administrator/Development/test_rig/pcores/axi_lite_ram_v1_00_a/devl/bfmsim/pcores/" -i "/home/administrator/Development/test_rig/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/Digilent/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog cdn_axi4_slave_bfm_wrap_v2_01_b "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/cdn_axi4_slave_bfm_wrap_v2_01_b/hdl/verilog/cdn_axi4_slave_bfm_wrap.v" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/cdn_axi4_slave_bfm_wrap_v2_01_b/hdl/verilog/" -i "/home/administrator/Development/test_rig/pcores/axi_lite_ram_v1_00_a/devl/bfmsim/pcores/" -i "/home/administrator/Development/test_rig/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/Digilent/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog axi_interconnect_v1_06_a "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_sample_cycle_ratio.v" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/" -i "/home/administrator/Development/test_rig/pcores/axi_lite_ram_v1_00_a/devl/bfmsim/pcores/" -i "/home/administrator/Development/test_rig/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/Digilent/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog axi_interconnect_v1_06_a "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_sync_clock_converter.v" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/" -i "/home/administrator/Development/test_rig/pcores/axi_lite_ram_v1_00_a/devl/bfmsim/pcores/" -i "/home/administrator/Development/test_rig/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/Digilent/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog axi_interconnect_v1_06_a "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_a_axi3_conv.v" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/" -i "/home/administrator/Development/test_rig/pcores/axi_lite_ram_v1_00_a/devl/bfmsim/pcores/" -i "/home/administrator/Development/test_rig/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/Digilent/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog axi_interconnect_v1_06_a "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_addr_arbiter_sasd.v" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/" -i "/home/administrator/Development/test_rig/pcores/axi_lite_ram_v1_00_a/devl/bfmsim/pcores/" -i "/home/administrator/Development/test_rig/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/Digilent/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog axi_interconnect_v1_06_a "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_addr_arbiter.v" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/" -i "/home/administrator/Development/test_rig/pcores/axi_lite_ram_v1_00_a/devl/bfmsim/pcores/" -i "/home/administrator/Development/test_rig/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/Digilent/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog axi_interconnect_v1_06_a "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_addr_decoder.v" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/" -i "/home/administrator/Development/test_rig/pcores/axi_lite_ram_v1_00_a/devl/bfmsim/pcores/" -i "/home/administrator/Development/test_rig/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/Digilent/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog axi_interconnect_v1_06_a "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_a_downsizer.v" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/" -i "/home/administrator/Development/test_rig/pcores/axi_lite_ram_v1_00_a/devl/bfmsim/pcores/" -i "/home/administrator/Development/test_rig/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/Digilent/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog axi_interconnect_v1_06_a "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_arbiter_resp.v" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/" -i "/home/administrator/Development/test_rig/pcores/axi_lite_ram_v1_00_a/devl/bfmsim/pcores/" -i "/home/administrator/Development/test_rig/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/Digilent/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog axi_interconnect_v1_06_a "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_a_upsizer.v" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/" -i "/home/administrator/Development/test_rig/pcores/axi_lite_ram_v1_00_a/devl/bfmsim/pcores/" -i "/home/administrator/Development/test_rig/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/Digilent/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog axi_interconnect_v1_06_a "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi3_conv.v" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/" -i "/home/administrator/Development/test_rig/pcores/axi_lite_ram_v1_00_a/devl/bfmsim/pcores/" -i "/home/administrator/Development/test_rig/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/Digilent/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog axi_interconnect_v1_06_a "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_fifo.v" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/" -i "/home/administrator/Development/test_rig/pcores/axi_lite_ram_v1_00_a/devl/bfmsim/pcores/" -i "/home/administrator/Development/test_rig/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/Digilent/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog axi_interconnect_v1_06_a "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_clock_converter.v" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/" -i "/home/administrator/Development/test_rig/pcores/axi_lite_ram_v1_00_a/devl/bfmsim/pcores/" -i "/home/administrator/Development/test_rig/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/Digilent/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog axi_interconnect_v1_06_a "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_register_slice.v" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/" -i "/home/administrator/Development/test_rig/pcores/axi_lite_ram_v1_00_a/devl/bfmsim/pcores/" -i "/home/administrator/Development/test_rig/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/Digilent/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog axi_interconnect_v1_06_a "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_reg_srl_fifo.v" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/" -i "/home/administrator/Development/test_rig/pcores/axi_lite_ram_v1_00_a/devl/bfmsim/pcores/" -i "/home/administrator/Development/test_rig/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/Digilent/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog axi_interconnect_v1_06_a "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_crossbar.v" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/" -i "/home/administrator/Development/test_rig/pcores/axi_lite_ram_v1_00_a/devl/bfmsim/pcores/" -i "/home/administrator/Development/test_rig/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/Digilent/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog axi_interconnect_v1_06_a "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_srl_fifo.v" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/" -i "/home/administrator/Development/test_rig/pcores/axi_lite_ram_v1_00_a/devl/bfmsim/pcores/" -i "/home/administrator/Development/test_rig/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/Digilent/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog axi_interconnect_v1_06_a "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_data_fifo.v" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/" -i "/home/administrator/Development/test_rig/pcores/axi_lite_ram_v1_00_a/devl/bfmsim/pcores/" -i "/home/administrator/Development/test_rig/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/Digilent/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog axi_interconnect_v1_06_a "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_downsizer.v" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/" -i "/home/administrator/Development/test_rig/pcores/axi_lite_ram_v1_00_a/devl/bfmsim/pcores/" -i "/home/administrator/Development/test_rig/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/Digilent/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog axi_interconnect_v1_06_a "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axilite_conv.v" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/" -i "/home/administrator/Development/test_rig/pcores/axi_lite_ram_v1_00_a/devl/bfmsim/pcores/" -i "/home/administrator/Development/test_rig/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/Digilent/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog axi_interconnect_v1_06_a "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_protocol_converter.v" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/" -i "/home/administrator/Development/test_rig/pcores/axi_lite_ram_v1_00_a/devl/bfmsim/pcores/" -i "/home/administrator/Development/test_rig/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/Digilent/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog axi_interconnect_v1_06_a "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_register_slice.v" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/" -i "/home/administrator/Development/test_rig/pcores/axi_lite_ram_v1_00_a/devl/bfmsim/pcores/" -i "/home/administrator/Development/test_rig/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/Digilent/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog axi_interconnect_v1_06_a "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/" -i "/home/administrator/Development/test_rig/pcores/axi_lite_ram_v1_00_a/devl/bfmsim/pcores/" -i "/home/administrator/Development/test_rig/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/Digilent/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog axi_interconnect_v1_06_a "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_b_downsizer.v" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/" -i "/home/administrator/Development/test_rig/pcores/axi_lite_ram_v1_00_a/devl/bfmsim/pcores/" -i "/home/administrator/Development/test_rig/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/Digilent/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog axi_interconnect_v1_06_a "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_carry_and.v" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/" -i "/home/administrator/Development/test_rig/pcores/axi_lite_ram_v1_00_a/devl/bfmsim/pcores/" -i "/home/administrator/Development/test_rig/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/Digilent/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog axi_interconnect_v1_06_a "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_carry_latch_and.v" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/" -i "/home/administrator/Development/test_rig/pcores/axi_lite_ram_v1_00_a/devl/bfmsim/pcores/" -i "/home/administrator/Development/test_rig/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/Digilent/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog axi_interconnect_v1_06_a "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_carry_latch_or.v" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/" -i "/home/administrator/Development/test_rig/pcores/axi_lite_ram_v1_00_a/devl/bfmsim/pcores/" -i "/home/administrator/Development/test_rig/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/Digilent/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog axi_interconnect_v1_06_a "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_carry_or.v" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/" -i "/home/administrator/Development/test_rig/pcores/axi_lite_ram_v1_00_a/devl/bfmsim/pcores/" -i "/home/administrator/Development/test_rig/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/Digilent/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog axi_interconnect_v1_06_a "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_carry.v" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/" -i "/home/administrator/Development/test_rig/pcores/axi_lite_ram_v1_00_a/devl/bfmsim/pcores/" -i "/home/administrator/Development/test_rig/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/Digilent/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog axi_interconnect_v1_06_a "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_command_fifo.v" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/" -i "/home/administrator/Development/test_rig/pcores/axi_lite_ram_v1_00_a/devl/bfmsim/pcores/" -i "/home/administrator/Development/test_rig/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/Digilent/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog axi_interconnect_v1_06_a "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator_mask_static.v" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/" -i "/home/administrator/Development/test_rig/pcores/axi_lite_ram_v1_00_a/devl/bfmsim/pcores/" -i "/home/administrator/Development/test_rig/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/Digilent/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog axi_interconnect_v1_06_a "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator_mask.v" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/" -i "/home/administrator/Development/test_rig/pcores/axi_lite_ram_v1_00_a/devl/bfmsim/pcores/" -i "/home/administrator/Development/test_rig/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/Digilent/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog axi_interconnect_v1_06_a "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator_sel_mask_static.v" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/" -i "/home/administrator/Development/test_rig/pcores/axi_lite_ram_v1_00_a/devl/bfmsim/pcores/" -i "/home/administrator/Development/test_rig/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/Digilent/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog axi_interconnect_v1_06_a "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator_sel_mask.v" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/" -i "/home/administrator/Development/test_rig/pcores/axi_lite_ram_v1_00_a/devl/bfmsim/pcores/" -i "/home/administrator/Development/test_rig/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/Digilent/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog axi_interconnect_v1_06_a "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator_sel_static.v" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/" -i "/home/administrator/Development/test_rig/pcores/axi_lite_ram_v1_00_a/devl/bfmsim/pcores/" -i "/home/administrator/Development/test_rig/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/Digilent/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog axi_interconnect_v1_06_a "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator_sel.v" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/" -i "/home/administrator/Development/test_rig/pcores/axi_lite_ram_v1_00_a/devl/bfmsim/pcores/" -i "/home/administrator/Development/test_rig/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/Digilent/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog axi_interconnect_v1_06_a "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator_static.v" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/" -i "/home/administrator/Development/test_rig/pcores/axi_lite_ram_v1_00_a/devl/bfmsim/pcores/" -i "/home/administrator/Development/test_rig/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/Digilent/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog axi_interconnect_v1_06_a "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator.v" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/" -i "/home/administrator/Development/test_rig/pcores/axi_lite_ram_v1_00_a/devl/bfmsim/pcores/" -i "/home/administrator/Development/test_rig/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/Digilent/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog axi_interconnect_v1_06_a "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_converter_bank.v" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/" -i "/home/administrator/Development/test_rig/pcores/axi_lite_ram_v1_00_a/devl/bfmsim/pcores/" -i "/home/administrator/Development/test_rig/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/Digilent/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog axi_interconnect_v1_06_a "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_crossbar_sasd.v" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/" -i "/home/administrator/Development/test_rig/pcores/axi_lite_ram_v1_00_a/devl/bfmsim/pcores/" -i "/home/administrator/Development/test_rig/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/Digilent/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog axi_interconnect_v1_06_a "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_crossbar.v" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/" -i "/home/administrator/Development/test_rig/pcores/axi_lite_ram_v1_00_a/devl/bfmsim/pcores/" -i "/home/administrator/Development/test_rig/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/Digilent/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog axi_interconnect_v1_06_a "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_data_fifo_bank.v" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/" -i "/home/administrator/Development/test_rig/pcores/axi_lite_ram_v1_00_a/devl/bfmsim/pcores/" -i "/home/administrator/Development/test_rig/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/Digilent/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog axi_interconnect_v1_06_a "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_decerr_slave.v" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/" -i "/home/administrator/Development/test_rig/pcores/axi_lite_ram_v1_00_a/devl/bfmsim/pcores/" -i "/home/administrator/Development/test_rig/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/Digilent/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog axi_interconnect_v1_06_a "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_fifo_gen.v" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/" -i "/home/administrator/Development/test_rig/pcores/axi_lite_ram_v1_00_a/devl/bfmsim/pcores/" -i "/home/administrator/Development/test_rig/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/Digilent/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog axi_interconnect_v1_06_a "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_mux_enc.v" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/" -i "/home/administrator/Development/test_rig/pcores/axi_lite_ram_v1_00_a/devl/bfmsim/pcores/" -i "/home/administrator/Development/test_rig/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/Digilent/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog axi_interconnect_v1_06_a "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_mux.v" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/" -i "/home/administrator/Development/test_rig/pcores/axi_lite_ram_v1_00_a/devl/bfmsim/pcores/" -i "/home/administrator/Development/test_rig/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/Digilent/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog axi_interconnect_v1_06_a "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_ndeep_srl.v" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/" -i "/home/administrator/Development/test_rig/pcores/axi_lite_ram_v1_00_a/devl/bfmsim/pcores/" -i "/home/administrator/Development/test_rig/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/Digilent/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog axi_interconnect_v1_06_a "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_nto1_mux.v" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/" -i "/home/administrator/Development/test_rig/pcores/axi_lite_ram_v1_00_a/devl/bfmsim/pcores/" -i "/home/administrator/Development/test_rig/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/Digilent/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog axi_interconnect_v1_06_a "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_protocol_conv_bank.v" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/" -i "/home/administrator/Development/test_rig/pcores/axi_lite_ram_v1_00_a/devl/bfmsim/pcores/" -i "/home/administrator/Development/test_rig/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/Digilent/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog axi_interconnect_v1_06_a "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_r_axi3_conv.v" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/" -i "/home/administrator/Development/test_rig/pcores/axi_lite_ram_v1_00_a/devl/bfmsim/pcores/" -i "/home/administrator/Development/test_rig/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/Digilent/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog axi_interconnect_v1_06_a "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_r_downsizer.v" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/" -i "/home/administrator/Development/test_rig/pcores/axi_lite_ram_v1_00_a/devl/bfmsim/pcores/" -i "/home/administrator/Development/test_rig/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/Digilent/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog axi_interconnect_v1_06_a "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_register_slice_bank.v" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/" -i "/home/administrator/Development/test_rig/pcores/axi_lite_ram_v1_00_a/devl/bfmsim/pcores/" -i "/home/administrator/Development/test_rig/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/Digilent/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog axi_interconnect_v1_06_a "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_r_upsizer.v" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/" -i "/home/administrator/Development/test_rig/pcores/axi_lite_ram_v1_00_a/devl/bfmsim/pcores/" -i "/home/administrator/Development/test_rig/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/Digilent/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog axi_interconnect_v1_06_a "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_si_transactor.v" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/" -i "/home/administrator/Development/test_rig/pcores/axi_lite_ram_v1_00_a/devl/bfmsim/pcores/" -i "/home/administrator/Development/test_rig/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/Digilent/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog axi_interconnect_v1_06_a "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_splitter.v" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/" -i "/home/administrator/Development/test_rig/pcores/axi_lite_ram_v1_00_a/devl/bfmsim/pcores/" -i "/home/administrator/Development/test_rig/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/Digilent/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog axi_interconnect_v1_06_a "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_w_axi3_conv.v" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/" -i "/home/administrator/Development/test_rig/pcores/axi_lite_ram_v1_00_a/devl/bfmsim/pcores/" -i "/home/administrator/Development/test_rig/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/Digilent/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog axi_interconnect_v1_06_a "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_wdata_mux.v" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/" -i "/home/administrator/Development/test_rig/pcores/axi_lite_ram_v1_00_a/devl/bfmsim/pcores/" -i "/home/administrator/Development/test_rig/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/Digilent/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog axi_interconnect_v1_06_a "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_wdata_router.v" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/" -i "/home/administrator/Development/test_rig/pcores/axi_lite_ram_v1_00_a/devl/bfmsim/pcores/" -i "/home/administrator/Development/test_rig/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/Digilent/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog axi_interconnect_v1_06_a "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_w_downsizer.v" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/" -i "/home/administrator/Development/test_rig/pcores/axi_lite_ram_v1_00_a/devl/bfmsim/pcores/" -i "/home/administrator/Development/test_rig/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/Digilent/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog axi_interconnect_v1_06_a "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_w_upsizer.v" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/" -i "/home/administrator/Development/test_rig/pcores/axi_lite_ram_v1_00_a/devl/bfmsim/pcores/" -i "/home/administrator/Development/test_rig/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/Digilent/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
verilog axi_interconnect_v1_06_a "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/axi_interconnect.v" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/" -i "/home/administrator/Development/test_rig/pcores/axi_lite_ram_v1_00_a/devl/bfmsim/pcores/" -i "/home/administrator/Development/test_rig/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/Digilent/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" -i "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/"
vhdl proc_common_v3_00_a "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family.vhd"
vhdl proc_common_v3_00_a "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd"
vhdl proc_common_v3_00_a "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/coregen_comp_defs.vhd"
vhdl proc_common_v3_00_a "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/common_types_pkg.vhd"
vhdl proc_common_v3_00_a "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd"
vhdl proc_common_v3_00_a "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/conv_funs_pkg.vhd"
vhdl proc_common_v3_00_a "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd"
vhdl proc_common_v3_00_a "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd"
vhdl proc_common_v3_00_a "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd"
vhdl proc_common_v3_00_a "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/basic_sfifo_fg.vhd"
vhdl proc_common_v3_00_a "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd"
vhdl proc_common_v3_00_a "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/addsub.vhd"
vhdl proc_common_v3_00_a "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_bit.vhd"
vhdl proc_common_v3_00_a "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter.vhd"
vhdl proc_common_v3_00_a "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr.vhd"
vhdl proc_common_v3_00_a "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr_ai.vhd"
vhdl proc_common_v3_00_a "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/down_counter.vhd"
vhdl proc_common_v3_00_a "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/eval_timer.vhd"
vhdl proc_common_v3_00_a "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/inferred_lut4.vhd"
vhdl proc_common_v3_00_a "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer.vhd"
vhdl proc_common_v3_00_a "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer128.vhd"
vhdl proc_common_v3_00_a "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_mirror128.vhd"
vhdl proc_common_v3_00_a "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd"
vhdl proc_common_v3_00_a "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg2.vhd"
vhdl proc_common_v3_00_a "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot.vhd"
vhdl proc_common_v3_00_a "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_bits.vhd"
vhdl proc_common_v3_00_a "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd"
vhdl proc_common_v3_00_a "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate.vhd"
vhdl proc_common_v3_00_a "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd"
vhdl proc_common_v3_00_a "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder_bit.vhd"
vhdl proc_common_v3_00_a "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder.vhd"
vhdl proc_common_v3_00_a "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_bit.vhd"
vhdl proc_common_v3_00_a "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter.vhd"
vhdl proc_common_v3_00_a "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_top.vhd"
vhdl proc_common_v3_00_a "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter.vhd"
vhdl proc_common_v3_00_a "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter_top.vhd"
vhdl proc_common_v3_00_a "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_dpram_select.vhd"
vhdl proc_common_v3_00_a "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect.vhd"
vhdl proc_common_v3_00_a "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_mask.vhd"
vhdl proc_common_v3_00_a "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl16_fifo.vhd"
vhdl proc_common_v3_00_a "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd"
vhdl proc_common_v3_00_a "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo2.vhd"
vhdl proc_common_v3_00_a "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo3.vhd"
vhdl proc_common_v3_00_a "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu.vhd"
vhdl proc_common_v3_00_a "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/valid_be.vhd"
vhdl proc_common_v3_00_a "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_with_enable_f.vhd"
vhdl proc_common_v3_00_a "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/muxf_struct_f.vhd"
vhdl proc_common_v3_00_a "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd"
vhdl proc_common_v3_00_a "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd"
vhdl proc_common_v3_00_a "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_i_f.vhd"
vhdl proc_common_v3_00_a "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot_f.vhd"
vhdl proc_common_v3_00_a "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd"
vhdl proc_common_v3_00_a "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd"
vhdl proc_common_v3_00_a "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/compare_vectors_f.vhd"
vhdl proc_common_v3_00_a "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd"
vhdl proc_common_v3_00_a "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd"
vhdl proc_common_v3_00_a "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy_f.vhd"
vhdl proc_common_v3_00_a "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate_f.vhd"
vhdl proc_common_v3_00_a "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/soft_reset.vhd"
vhdl axi_master_lite_v1_00_a "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_lite_v1_00_a/hdl/vhdl/axi_master_lite_reset.vhd"
vhdl axi_master_lite_v1_00_a "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_lite_v1_00_a/hdl/vhdl/axi_master_lite_cntlr.vhd"
vhdl axi_master_lite_v1_00_a "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_lite_v1_00_a/hdl/vhdl/axi_master_lite.vhd"
vhdl axi_lite_ram_v1_00_a "/home/administrator/Development/test_rig/pcores/axi_lite_ram_v1_00_a/hdl/vhdl/axi_lite_ram.vhd"
verilog work "bfm_system_bfm_processor_wrapper.v"
verilog work "bfm_system_bfm_memory_wrapper.v"
verilog work "bfm_system_axi4lite_bus_wrapper.v"
vhdl work "bfm_system_axi_lite_ram_inst_wrapper.vhd"
verilog work "bfm_system.v"
verilog work "bfm_system_tb.v"
verilog work "/opt/Xilinx/14.7/ISE_DS/ISE/verilog/src/glbl.v" -i "/opt/Xilinx/14.7/ISE_DS/ISE/verilog/src/"
nosort
