<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
rc: 1 (means success: 0)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/basicreg.v.html" target="file-frame">third_party/tests/ivtest/ivltests/basicreg.v</a>
defines: 
time_elapsed: 1.308s
ram usage: 34816 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmp7f296mxm/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/basicreg.v.html" target="file-frame">third_party/tests/ivtest/ivltests/basicreg.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/basicreg.v.html#l-22" target="file-frame">third_party/tests/ivtest/ivltests/basicreg.v:22</a>: No timescale set for &#34;basicreg&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/basicreg.v.html#l-33" target="file-frame">third_party/tests/ivtest/ivltests/basicreg.v:33</a>: No timescale set for &#34;tbench&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/basicreg.v.html#l-22" target="file-frame">third_party/tests/ivtest/ivltests/basicreg.v:22</a>: Compile module &#34;work@basicreg&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/basicreg.v.html#l-33" target="file-frame">third_party/tests/ivtest/ivltests/basicreg.v:33</a>: Compile module &#34;work@tbench&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/basicreg.v.html#l-33" target="file-frame">third_party/tests/ivtest/ivltests/basicreg.v:33</a>: Top level module &#34;work@tbench&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5
+ cat /tmpfs/tmp/tmp7f296mxm/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_basicreg
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmp7f296mxm/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmp7f296mxm/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@tbench)
 |vpiName:work@tbench
 |uhdmallPackages:
 \_package: builtin, parent:work@tbench
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallModules:
 \_module: work@basicreg, file:<a href="../../../../third_party/tests/ivtest/ivltests/basicreg.v.html" target="file-frame">third_party/tests/ivtest/ivltests/basicreg.v</a>, line:22, parent:work@tbench
   |vpiDefName:work@basicreg
   |vpiFullName:work@basicreg
   |vpiProcess:
   \_always: , line:28
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:28
       |vpiCondition:
       \_operation: , line:28
         |vpiOpType:39
         |vpiOperand:
         \_ref_obj: (clk), line:28
           |vpiName:clk
           |vpiFullName:work@basicreg.clk
       |vpiStmt:
       \_assignment: , line:29
         |vpiLhs:
         \_ref_obj: (q), line:29
           |vpiName:q
           |vpiFullName:work@basicreg.q
         |vpiRhs:
         \_ref_obj: (d), line:29
           |vpiName:d
           |vpiFullName:work@basicreg.d
   |vpiPort:
   \_port: (clk), line:22
     |vpiName:clk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk), line:22
         |vpiName:clk
         |vpiFullName:work@basicreg.clk
   |vpiPort:
   \_port: (d), line:22
     |vpiName:d
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (d), line:22
         |vpiName:d
         |vpiFullName:work@basicreg.d
   |vpiPort:
   \_port: (q), line:22
     |vpiName:q
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (q), line:25
         |vpiName:q
         |vpiFullName:work@basicreg.q
         |vpiNetType:48
   |vpiNet:
   \_logic_net: (q), line:25
   |vpiNet:
   \_logic_net: (clk), line:22
   |vpiNet:
   \_logic_net: (d), line:22
 |uhdmallModules:
 \_module: work@tbench, file:<a href="../../../../third_party/tests/ivtest/ivltests/basicreg.v.html" target="file-frame">third_party/tests/ivtest/ivltests/basicreg.v</a>, line:33, parent:work@tbench
   |vpiDefName:work@tbench
   |vpiFullName:work@tbench
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:41
       |vpiFullName:work@tbench
       |vpiStmt:
       \_assignment: , line:42
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (clk), line:42
           |vpiName:clk
           |vpiFullName:work@tbench.clk
         |vpiRhs:
         \_constant: , line:42
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiStmt:
       \_assignment: , line:43
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (d), line:43
           |vpiName:d
           |vpiFullName:work@tbench.d
         |vpiRhs:
         \_constant: , line:43
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiStmt:
       \_delay_control: , line:44
         |#1
       |vpiStmt:
       \_assignment: , line:45
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (clk), line:45
           |vpiName:clk
           |vpiFullName:work@tbench.clk
         |vpiRhs:
         \_constant: , line:45
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
       |vpiStmt:
       \_delay_control: , line:46
         |#1
       |vpiStmt:
       \_if_stmt: , line:47
         |vpiCondition:
         \_operation: , line:47
           |vpiOpType:17
           |vpiOperand:
           \_ref_obj: (q), line:47
             |vpiName:q
             |vpiFullName:work@tbench.q
           |vpiOperand:
           \_constant: , line:47
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
         |vpiStmt:
         \_begin: , line:48
           |vpiFullName:work@tbench
           |vpiStmt:
           \_sys_func_call: ($display), line:49
             |vpiName:$display
             |vpiArgument:
             \_constant: , line:49
               |vpiConstType:6
               |vpiDecompile:&#34;FAILED - Q isn&#39;t 0 on first edge&#34;
               |vpiSize:34
               |STRING:&#34;FAILED - Q isn&#39;t 0 on first edge&#34;
           |vpiStmt:
           \_sys_func_call: ($finish), line:50
             |vpiName:$finish
       |vpiStmt:
       \_assignment: , line:52
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (d), line:52
           |vpiName:d
           |vpiFullName:work@tbench.d
         |vpiRhs:
         \_constant: , line:52
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
       |vpiStmt:
       \_delay_control: , line:53
         |#1
       |vpiStmt:
       \_assignment: , line:54
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (clk), line:54
           |vpiName:clk
           |vpiFullName:work@tbench.clk
         |vpiRhs:
         \_constant: , line:54
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiStmt:
       \_delay_control: , line:55
         |#1
       |vpiStmt:
       \_if_stmt: , line:56
         |vpiCondition:
         \_operation: , line:56
           |vpiOpType:17
           |vpiOperand:
           \_ref_obj: (q), line:56
             |vpiName:q
             |vpiFullName:work@tbench.q
           |vpiOperand:
           \_constant: , line:56
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
         |vpiStmt:
         \_begin: , line:57
           |vpiFullName:work@tbench
           |vpiStmt:
           \_sys_func_call: ($display), line:58
             |vpiName:$display
             |vpiArgument:
             \_constant: , line:58
               |vpiConstType:6
               |vpiDecompile:&#34;FAILED - Q isn&#39;t 0 after first falling edge&#34;
               |vpiSize:45
               |STRING:&#34;FAILED - Q isn&#39;t 0 after first falling edge&#34;
           |vpiStmt:
           \_sys_func_call: ($finish), line:59
             |vpiName:$finish
       |vpiStmt:
       \_delay_control: , line:61
         |#1
       |vpiStmt:
       \_assignment: , line:62
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (d), line:62
           |vpiName:d
           |vpiFullName:work@tbench.d
         |vpiRhs:
         \_constant: , line:62
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
       |vpiStmt:
       \_assignment: , line:63
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (clk), line:63
           |vpiName:clk
           |vpiFullName:work@tbench.clk
         |vpiRhs:
         \_constant: , line:63
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
       |vpiStmt:
       \_delay_control: , line:64
         |#1
       |vpiStmt:
       \_if_stmt: , line:65
         |vpiCondition:
         \_operation: , line:65
           |vpiOpType:17
           |vpiOperand:
           \_ref_obj: (q), line:65
             |vpiName:q
             |vpiFullName:work@tbench.q
           |vpiOperand:
           \_constant: , line:65
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
         |vpiStmt:
         \_begin: , line:66
           |vpiFullName:work@tbench
           |vpiStmt:
           \_sys_func_call: ($display), line:67
             |vpiName:$display
             |vpiArgument:
             \_constant: , line:67
               |vpiConstType:6
               |vpiDecompile:&#34;FAILED - Q isn&#39;t 1 2nd raising edge&#34;
               |vpiSize:37
               |STRING:&#34;FAILED - Q isn&#39;t 1 2nd raising edge&#34;
           |vpiStmt:
           \_sys_func_call: ($finish), line:68
             |vpiName:$finish
       |vpiStmt:
       \_delay_control: , line:70
         |#1
       |vpiStmt:
       \_assignment: , line:71
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (clk), line:71
           |vpiName:clk
           |vpiFullName:work@tbench.clk
         |vpiRhs:
         \_constant: , line:71
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiStmt:
       \_delay_control: , line:72
         |#1
       |vpiStmt:
       \_if_stmt: , line:73
         |vpiCondition:
         \_operation: , line:73
           |vpiOpType:17
           |vpiOperand:
           \_ref_obj: (q), line:73
             |vpiName:q
             |vpiFullName:work@tbench.q
           |vpiOperand:
           \_constant: , line:73
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
         |vpiStmt:
         \_begin: , line:74
           |vpiFullName:work@tbench
           |vpiStmt:
           \_sys_func_call: ($display), line:75
             |vpiName:$display
             |vpiArgument:
             \_constant: , line:75
               |vpiConstType:6
               |vpiDecompile:&#34;FAILED - Q isn&#39;t 1 after 2nd falling edge&#34;
               |vpiSize:43
               |STRING:&#34;FAILED - Q isn&#39;t 1 after 2nd falling edge&#34;
           |vpiStmt:
           \_sys_func_call: ($finish), line:76
             |vpiName:$finish
       |vpiStmt:
       \_sys_func_call: ($display), line:78
         |vpiName:$display
         |vpiArgument:
         \_constant: , line:78
           |vpiConstType:6
           |vpiDecompile:&#34;PASSED&#34;
           |vpiSize:8
           |STRING:&#34;PASSED&#34;
   |vpiNet:
   \_logic_net: (clk), line:35
     |vpiName:clk
     |vpiFullName:work@tbench.clk
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (d), line:35
     |vpiName:d
     |vpiFullName:work@tbench.d
     |vpiNetType:48
 |uhdmtopModules:
 \_module: work@tbench (work@tbench), file:<a href="../../../../third_party/tests/ivtest/ivltests/basicreg.v.html" target="file-frame">third_party/tests/ivtest/ivltests/basicreg.v</a>, line:33
   |vpiDefName:work@tbench
   |vpiName:work@tbench
   |vpiModule:
   \_module: work@basicreg (u_reg), file:<a href="../../../../third_party/tests/ivtest/ivltests/basicreg.v.html" target="file-frame">third_party/tests/ivtest/ivltests/basicreg.v</a>, line:37, parent:work@tbench
     |vpiDefName:work@basicreg
     |vpiName:u_reg
     |vpiFullName:work@tbench.u_reg
     |vpiPort:
     \_port: (clk), line:22, parent:u_reg
       |vpiName:clk
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (clk)
         |vpiName:clk
         |vpiActual:
         \_logic_net: (clk), line:35, parent:work@tbench
           |vpiName:clk
           |vpiFullName:work@tbench.clk
           |vpiNetType:48
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (clk), line:22, parent:u_reg
           |vpiName:clk
           |vpiFullName:work@tbench.u_reg.clk
     |vpiPort:
     \_port: (d), line:22, parent:u_reg
       |vpiName:d
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (d)
         |vpiName:d
         |vpiActual:
         \_logic_net: (d), line:35, parent:work@tbench
           |vpiName:d
           |vpiFullName:work@tbench.d
           |vpiNetType:48
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (d), line:22, parent:u_reg
           |vpiName:d
           |vpiFullName:work@tbench.u_reg.d
     |vpiPort:
     \_port: (q), line:22, parent:u_reg
       |vpiName:q
       |vpiDirection:2
       |vpiHighConn:
       \_ref_obj: (q)
         |vpiName:q
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (q), line:25, parent:u_reg
           |vpiName:q
           |vpiFullName:work@tbench.u_reg.q
           |vpiNetType:48
     |vpiNet:
     \_logic_net: (q), line:25, parent:u_reg
     |vpiNet:
     \_logic_net: (clk), line:22, parent:u_reg
     |vpiNet:
     \_logic_net: (d), line:22, parent:u_reg
     |vpiInstance:
     \_module: work@tbench (work@tbench), file:<a href="../../../../third_party/tests/ivtest/ivltests/basicreg.v.html" target="file-frame">third_party/tests/ivtest/ivltests/basicreg.v</a>, line:33
   |vpiNet:
   \_logic_net: (clk), line:35, parent:work@tbench
   |vpiNet:
   \_logic_net: (d), line:35, parent:work@tbench
Object: \work_tbench of type 3000
Object: \work_tbench of type 32
Object: \u_reg of type 32
Object: \clk of type 44
Object: \d of type 44
Object: \q of type 44
Object: \q of type 36
Object: \clk of type 36
Object: \d of type 36
Object: \clk of type 36
Object: \d of type 36
Object: \work_basicreg of type 32
Object:  of type 1
Object:  of type 13
Object:  of type 39
Object: \clk of type 608
Object:  of type 3
Object: \q of type 608
Object: \d of type 608
Object: \q of type 36
Object: \clk of type 36
Object: \d of type 36
Object: \work_tbench of type 32
Object:  of type 24
Object:  of type 4
Object:  of type 3
Object: \clk of type 608
Object:  of type 7
Object:  of type 3
Object: \d of type 608
Object:  of type 7
Object:  of type 11
ERROR: Encountered unhandled object type: 11

</pre>
</body>