INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 00:29:03 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : matrix_power
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.480ns  (required time - arrival time)
  Source:                 buffer13/outs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.100ns period=8.200ns})
  Destination:            buffer3/dataReg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.100ns period=8.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.200ns  (clk rise@8.200ns - clk rise@0.000ns)
  Data Path Delay:        4.490ns  (logic 1.142ns (25.435%)  route 3.348ns (74.565%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 8.683 - 8.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=513, unset)          0.508     0.508    buffer13/clk
    SLICE_X10Y131        FDRE                                         r  buffer13/outs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y131        FDRE (Prop_fdre_C_Q)         0.232     0.740 f  buffer13/outs_reg[3]/Q
                         net (fo=4, routed)           0.338     1.078    buffer13/control/Q[1]
    SLICE_X9Y132         LUT2 (Prop_lut2_I1_O)        0.119     1.197 r  buffer13/control/result0_carry_i_4/O
                         net (fo=1, routed)           0.000     1.197    cmpi0/S[0]
    SLICE_X9Y132         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.266     1.463 r  cmpi0/result0_carry/CO[2]
                         net (fo=44, routed)          0.471     1.933    buffer14/control/outputValid_reg_4[0]
    SLICE_X4Y129         LUT6 (Prop_lut6_I5_O)        0.123     2.056 r  buffer14/control/dataReg[0]_i_2/O
                         net (fo=4, routed)           0.266     2.322    control_merge0/tehb/control/dataReg_reg[0]
    SLICE_X4Y130         LUT6 (Prop_lut6_I3_O)        0.043     2.365 r  control_merge0/tehb/control/dataReg[5]_i_3/O
                         net (fo=33, routed)          0.706     3.072    control_merge0/tehb/control/transmitValue_reg
    SLICE_X6Y125         LUT3 (Prop_lut3_I1_O)        0.052     3.124 r  control_merge0/tehb/control/fullReg_i_2__8/O
                         net (fo=9, routed)           0.525     3.649    control_merge0/fork_valid/generateBlocks[0].regblock/outs_reg[0]
    SLICE_X8Y128         LUT5 (Prop_lut5_I0_O)        0.138     3.787 f  control_merge0/fork_valid/generateBlocks[0].regblock/fullReg_i_6/O
                         net (fo=1, routed)           0.173     3.960    fork2/control/generateBlocks[1].regblock/transmitValue_reg_4
    SLICE_X8Y127         LUT4 (Prop_lut4_I3_O)        0.126     4.086 r  fork2/control/generateBlocks[1].regblock/fullReg_i_4__4/O
                         net (fo=4, routed)           0.574     4.660    control_merge0/tehb/control/dataReg_reg[5]_1
    SLICE_X6Y125         LUT5 (Prop_lut5_I4_O)        0.043     4.703 r  control_merge0/tehb/control/dataReg[5]_i_1__1/O
                         net (fo=6, routed)           0.295     4.998    buffer3/E[0]
    SLICE_X6Y125         FDRE                                         r  buffer3/dataReg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.200     8.200 r  
                                                      0.000     8.200 r  clk (IN)
                         net (fo=513, unset)          0.483     8.683    buffer3/clk
    SLICE_X6Y125         FDRE                                         r  buffer3/dataReg_reg[1]/C
                         clock pessimism              0.000     8.683    
                         clock uncertainty           -0.035     8.647    
    SLICE_X6Y125         FDRE (Setup_fdre_C_CE)      -0.169     8.478    buffer3/dataReg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.478    
                         arrival time                          -4.998    
  -------------------------------------------------------------------
                         slack                                  3.480    




