

================================================================
== Vivado HLS Report for 'toGray_CvtColor'
================================================================
* Date:           Fri Jun 26 19:31:14 2015

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        grayScale_IP
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.08|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |    1|  2080081|    1|  2080081|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-----+---------+----------+-----------+-----------+----------+----------+
        |               |    Latency    | Iteration|  Initiation Interval  |   Trip   |          |
        |   Loop Name   | min |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +---------------+-----+---------+----------+-----------+-----------+----------+----------+
        |- loop_height  |    0|  2080080| 3 ~ 1926 |          -|          -| 0 ~ 1080 |    no    |
        | + loop_width  |    0|     1923|         5|          1|          1| 0 ~ 1920 |    yes   |
        +---------------+-----+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 8
* Pipeline: 1
  Pipeline-0: II = 1, D = 5, States = { 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond2)
3 --> 
	8  / (exitcond)
	4  / (!exitcond)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	3  / true
8 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_9 [1/1] 0.00ns
ap_fixed_base.exit27.i.i:0  call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_V, [8 x i8]* @str86, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str87, [1 x i8]* @str87, [8 x i8]* @str86)

ST_1: stg_10 [1/1] 0.00ns
ap_fixed_base.exit27.i.i:1  call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_2_V, [8 x i8]* @str82, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str83, [1 x i8]* @str83, [8 x i8]* @str82)

ST_1: stg_11 [1/1] 0.00ns
ap_fixed_base.exit27.i.i:2  call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_1_V, [8 x i8]* @str78, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str79, [1 x i8]* @str79, [8 x i8]* @str78)

ST_1: stg_12 [1/1] 0.00ns
ap_fixed_base.exit27.i.i:3  call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_0_V, [8 x i8]* @str74, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str75, [1 x i8]* @str75, [8 x i8]* @str74)

ST_1: p_src_cols_V_read_1 [1/1] 0.00ns
ap_fixed_base.exit27.i.i:4  %p_src_cols_V_read_1 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %p_src_cols_V_read)

ST_1: p_src_rows_V_read_1 [1/1] 0.00ns
ap_fixed_base.exit27.i.i:5  %p_src_rows_V_read_1 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %p_src_rows_V_read)

ST_1: stg_15 [1/1] 1.57ns
ap_fixed_base.exit27.i.i:6  br label %._crit_edge3


 <State 2>: 2.14ns
ST_2: i [1/1] 0.00ns
._crit_edge3:0  %i = phi i11 [ %i_1, %2 ], [ 0, %ap_fixed_base.exit27.i.i ]

ST_2: i_cast [1/1] 0.00ns
._crit_edge3:1  %i_cast = zext i11 %i to i12

ST_2: exitcond2 [1/1] 2.14ns
._crit_edge3:2  %exitcond2 = icmp eq i12 %i_cast, %p_src_rows_V_read_1

ST_2: stg_19 [1/1] 0.00ns
._crit_edge3:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 1080, i64 0)

ST_2: i_1 [1/1] 1.84ns
._crit_edge3:4  %i_1 = add i11 %i, 1

ST_2: stg_21 [1/1] 0.00ns
._crit_edge3:5  br i1 %exitcond2, label %3, label %0

ST_2: stg_22 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str1813) nounwind

ST_2: tmp_7 [1/1] 0.00ns
:1  %tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1813)

ST_2: stg_24 [1/1] 1.57ns
:2  br label %1

ST_2: stg_25 [1/1] 0.00ns
:0  ret void


 <State 3>: 2.14ns
ST_3: j [1/1] 0.00ns
:0  %j = phi i11 [ 0, %0 ], [ %j_1, %"operator>>.exit_ifconv" ]

ST_3: j_cast [1/1] 0.00ns
:1  %j_cast = zext i11 %j to i12

ST_3: exitcond [1/1] 2.14ns
:2  %exitcond = icmp eq i12 %j_cast, %p_src_cols_V_read_1

ST_3: stg_29 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 1920, i64 0)

ST_3: j_1 [1/1] 1.84ns
:4  %j_1 = add i11 %j, 1

ST_3: stg_31 [1/1] 0.00ns
:5  br i1 %exitcond, label %2, label %"operator>>.exit_ifconv"


 <State 4>: 8.08ns
ST_4: tmp_9 [1/1] 0.00ns
operator>>.exit_ifconv:3  %tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1818)

ST_4: stg_33 [1/1] 0.00ns
operator>>.exit_ifconv:4  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1805) nounwind

ST_4: tmp_13 [1/1] 1.70ns
operator>>.exit_ifconv:5  %tmp_13 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_0_V)

ST_4: tmp_14 [1/1] 1.70ns
operator>>.exit_ifconv:6  %tmp_14 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_1_V)

ST_4: tmp_15 [1/1] 1.70ns
operator>>.exit_ifconv:7  %tmp_15 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_2_V)

ST_4: empty [1/1] 0.00ns
operator>>.exit_ifconv:8  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1818, i32 %tmp_9)

ST_4: OP2_V_2_i_cast [1/1] 0.00ns
operator>>.exit_ifconv:13  %OP2_V_2_i_cast = zext i8 %tmp_15 to i31

ST_4: r_V_4_i [1/1] 6.38ns
operator>>.exit_ifconv:14  %r_V_4_i = mul i31 %OP2_V_2_i_cast, 5016387


 <State 5>: 6.38ns
ST_5: OP2_V_i_cast [1/1] 0.00ns
operator>>.exit_ifconv:9  %OP2_V_i_cast = zext i8 %tmp_13 to i30

ST_5: r_V [1/1] 3.36ns
operator>>.exit_ifconv:10  %r_V = mul i30 %OP2_V_i_cast, 1912602

ST_5: tmp1_i_cast [1/1] 0.00ns
operator>>.exit_ifconv:15  %tmp1_i_cast = zext i30 %r_V to i31

ST_5: p_Val2_1 [1/1] 3.02ns
operator>>.exit_ifconv:16  %p_Val2_1 = add i31 %r_V_4_i, %tmp1_i_cast

ST_5: tmp_i_cast [1/1] 0.00ns
operator>>.exit_ifconv:17  %tmp_i_cast = zext i31 %p_Val2_1 to i32


 <State 6>: 6.38ns
ST_6: OP2_V_1_i [1/1] 0.00ns
operator>>.exit_ifconv:11  %OP2_V_1_i = zext i8 %tmp_14 to i32

ST_6: r_V_3_i [1/1] 3.36ns
operator>>.exit_ifconv:12  %r_V_3_i = mul i32 %OP2_V_1_i, 9848225

ST_6: r_V_1 [1/1] 3.02ns
operator>>.exit_ifconv:18  %r_V_1 = add i32 %r_V_3_i, %tmp_i_cast

ST_6: p_Val2_3 [1/1] 0.00ns
operator>>.exit_ifconv:19  %p_Val2_3 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %r_V_1, i32 24, i32 31)

ST_6: tmp [1/1] 0.00ns
operator>>.exit_ifconv:20  %tmp = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_1, i32 23)

ST_6: tmp_10 [1/1] 0.00ns
operator>>.exit_ifconv:22  %tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_1, i32 31)


 <State 7>: 6.16ns
ST_7: stg_51 [1/1] 0.00ns
operator>>.exit_ifconv:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str1814) nounwind

ST_7: tmp_8 [1/1] 0.00ns
operator>>.exit_ifconv:1  %tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str1814)

ST_7: stg_53 [1/1] 0.00ns
operator>>.exit_ifconv:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1805) nounwind

ST_7: tmp_38_i_i_i [1/1] 0.00ns
operator>>.exit_ifconv:21  %tmp_38_i_i_i = zext i1 %tmp to i8

ST_7: p_Val2_4 [1/1] 1.72ns
operator>>.exit_ifconv:23  %p_Val2_4 = add i8 %p_Val2_3, %tmp_38_i_i_i

ST_7: tmp_11 [1/1] 0.00ns
operator>>.exit_ifconv:24  %tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_4, i32 7)

ST_7: p_Result_1_i_i_i_not [1/1] 1.37ns
operator>>.exit_ifconv:25  %p_Result_1_i_i_i_not = xor i1 %tmp_10, true

ST_7: not_carry [1/1] 1.37ns
operator>>.exit_ifconv:26  %not_carry = or i1 %tmp_11, %p_Result_1_i_i_i_not

ST_7: p_Val2_s [1/1] 1.37ns
operator>>.exit_ifconv:27  %p_Val2_s = select i1 %not_carry, i8 %p_Val2_4, i8 -1

ST_7: tmp_s [1/1] 0.00ns
operator>>.exit_ifconv:28  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1825)

ST_7: stg_61 [1/1] 0.00ns
operator>>.exit_ifconv:29  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1805) nounwind

ST_7: stg_62 [1/1] 1.70ns
operator>>.exit_ifconv:30  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_V, i8 %p_Val2_s)

ST_7: empty_29 [1/1] 0.00ns
operator>>.exit_ifconv:31  %empty_29 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1825, i32 %tmp_s)

ST_7: empty_30 [1/1] 0.00ns
operator>>.exit_ifconv:32  %empty_30 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str1814, i32 %tmp_8)

ST_7: stg_65 [1/1] 0.00ns
operator>>.exit_ifconv:33  br label %1


 <State 8>: 0.00ns
ST_8: empty_31 [1/1] 0.00ns
:0  %empty_31 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1813, i32 %tmp_7)

ST_8: stg_67 [1/1] 0.00ns
:1  br label %._crit_edge3



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_src_rows_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x8ed55e0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_src_cols_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x8ed4590; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_src_data_stream_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x8ed47d0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_src_data_stream_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x8ed54c0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_src_data_stream_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x33c2a0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x8ff6da0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_9                (specinterface    ) [ 000000000]
stg_10               (specinterface    ) [ 000000000]
stg_11               (specinterface    ) [ 000000000]
stg_12               (specinterface    ) [ 000000000]
p_src_cols_V_read_1  (read             ) [ 001111111]
p_src_rows_V_read_1  (read             ) [ 001111111]
stg_15               (br               ) [ 011111111]
i                    (phi              ) [ 001000000]
i_cast               (zext             ) [ 000000000]
exitcond2            (icmp             ) [ 001111111]
stg_19               (speclooptripcount) [ 000000000]
i_1                  (add              ) [ 011111111]
stg_21               (br               ) [ 000000000]
stg_22               (specloopname     ) [ 000000000]
tmp_7                (specregionbegin  ) [ 000111111]
stg_24               (br               ) [ 001111111]
stg_25               (ret              ) [ 000000000]
j                    (phi              ) [ 000100000]
j_cast               (zext             ) [ 000000000]
exitcond             (icmp             ) [ 001111111]
stg_29               (speclooptripcount) [ 000000000]
j_1                  (add              ) [ 001111111]
stg_31               (br               ) [ 000000000]
tmp_9                (specregionbegin  ) [ 000000000]
stg_33               (specprotocol     ) [ 000000000]
tmp_13               (read             ) [ 000101000]
tmp_14               (read             ) [ 000101100]
tmp_15               (read             ) [ 000000000]
empty                (specregionend    ) [ 000000000]
OP2_V_2_i_cast       (zext             ) [ 000000000]
r_V_4_i              (mul              ) [ 000101000]
OP2_V_i_cast         (zext             ) [ 000000000]
r_V                  (mul              ) [ 000000000]
tmp1_i_cast          (zext             ) [ 000000000]
p_Val2_1             (add              ) [ 000000000]
tmp_i_cast           (zext             ) [ 000100100]
OP2_V_1_i            (zext             ) [ 000000000]
r_V_3_i              (mul              ) [ 000000000]
r_V_1                (add              ) [ 000000000]
p_Val2_3             (partselect       ) [ 000100010]
tmp                  (bitselect        ) [ 000100010]
tmp_10               (bitselect        ) [ 000100010]
stg_51               (specloopname     ) [ 000000000]
tmp_8                (specregionbegin  ) [ 000000000]
stg_53               (specpipeline     ) [ 000000000]
tmp_38_i_i_i         (zext             ) [ 000000000]
p_Val2_4             (add              ) [ 000000000]
tmp_11               (bitselect        ) [ 000000000]
p_Result_1_i_i_i_not (xor              ) [ 000000000]
not_carry            (or               ) [ 000000000]
p_Val2_s             (select           ) [ 000000000]
tmp_s                (specregionbegin  ) [ 000000000]
stg_61               (specprotocol     ) [ 000000000]
stg_62               (write            ) [ 000000000]
empty_29             (specregionend    ) [ 000000000]
empty_30             (specregionend    ) [ 000000000]
stg_65               (br               ) [ 001111111]
empty_31             (specregionend    ) [ 000000000]
stg_67               (br               ) [ 011111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_src_rows_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_rows_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_src_cols_V_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_cols_V_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_src_data_stream_0_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_data_stream_0_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_src_data_stream_1_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_data_stream_1_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_src_data_stream_2_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_data_stream_2_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_dst_data_stream_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str86"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str87"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str82"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str83"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str78"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str79"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str74"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str75"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1813"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1818"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1805"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1814"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1825"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="96" class="1004" name="p_src_cols_V_read_1_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="12" slack="0"/>
<pin id="98" dir="0" index="1" bw="12" slack="0"/>
<pin id="99" dir="1" index="2" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_src_cols_V_read_1/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="p_src_rows_V_read_1_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="12" slack="0"/>
<pin id="104" dir="0" index="1" bw="12" slack="0"/>
<pin id="105" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_src_rows_V_read_1/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="tmp_13_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="8" slack="0"/>
<pin id="110" dir="0" index="1" bw="8" slack="0"/>
<pin id="111" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_13/4 "/>
</bind>
</comp>

<comp id="114" class="1004" name="tmp_14_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="8" slack="0"/>
<pin id="116" dir="0" index="1" bw="8" slack="0"/>
<pin id="117" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_14/4 "/>
</bind>
</comp>

<comp id="120" class="1004" name="tmp_15_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="8" slack="0"/>
<pin id="122" dir="0" index="1" bw="8" slack="0"/>
<pin id="123" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_15/4 "/>
</bind>
</comp>

<comp id="126" class="1004" name="stg_62_write_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="0" slack="0"/>
<pin id="128" dir="0" index="1" bw="8" slack="0"/>
<pin id="129" dir="0" index="2" bw="8" slack="0"/>
<pin id="130" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_62/7 "/>
</bind>
</comp>

<comp id="133" class="1005" name="i_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="11" slack="1"/>
<pin id="135" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="137" class="1004" name="i_phi_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="11" slack="0"/>
<pin id="139" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="140" dir="0" index="2" bw="1" slack="1"/>
<pin id="141" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="144" class="1005" name="j_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="11" slack="1"/>
<pin id="146" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="148" class="1004" name="j_phi_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="1"/>
<pin id="150" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="151" dir="0" index="2" bw="11" slack="0"/>
<pin id="152" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="156" class="1004" name="i_cast_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="11" slack="0"/>
<pin id="158" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="exitcond2_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="11" slack="0"/>
<pin id="162" dir="0" index="1" bw="12" slack="1"/>
<pin id="163" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="i_1_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="11" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="j_cast_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="11" slack="0"/>
<pin id="173" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast/3 "/>
</bind>
</comp>

<comp id="175" class="1004" name="exitcond_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="11" slack="0"/>
<pin id="177" dir="0" index="1" bw="12" slack="2"/>
<pin id="178" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/3 "/>
</bind>
</comp>

<comp id="180" class="1004" name="j_1_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="11" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/3 "/>
</bind>
</comp>

<comp id="186" class="1004" name="OP2_V_2_i_cast_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="8" slack="0"/>
<pin id="188" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP2_V_2_i_cast/4 "/>
</bind>
</comp>

<comp id="190" class="1004" name="r_V_4_i_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="8" slack="0"/>
<pin id="192" dir="0" index="1" bw="24" slack="0"/>
<pin id="193" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_4_i/4 "/>
</bind>
</comp>

<comp id="196" class="1004" name="OP2_V_i_cast_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="8" slack="1"/>
<pin id="198" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP2_V_i_cast/5 "/>
</bind>
</comp>

<comp id="199" class="1004" name="r_V_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="8" slack="0"/>
<pin id="201" dir="0" index="1" bw="22" slack="0"/>
<pin id="202" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/5 "/>
</bind>
</comp>

<comp id="205" class="1004" name="tmp1_i_cast_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="30" slack="0"/>
<pin id="207" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp1_i_cast/5 "/>
</bind>
</comp>

<comp id="209" class="1004" name="p_Val2_1_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="31" slack="1"/>
<pin id="211" dir="0" index="1" bw="30" slack="0"/>
<pin id="212" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_1/5 "/>
</bind>
</comp>

<comp id="214" class="1004" name="tmp_i_cast_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="31" slack="0"/>
<pin id="216" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_cast/5 "/>
</bind>
</comp>

<comp id="218" class="1004" name="OP2_V_1_i_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="8" slack="2"/>
<pin id="220" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP2_V_1_i/6 "/>
</bind>
</comp>

<comp id="221" class="1004" name="r_V_3_i_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="8" slack="0"/>
<pin id="223" dir="0" index="1" bw="25" slack="0"/>
<pin id="224" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_3_i/6 "/>
</bind>
</comp>

<comp id="227" class="1004" name="r_V_1_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="0"/>
<pin id="229" dir="0" index="1" bw="31" slack="1"/>
<pin id="230" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_1/6 "/>
</bind>
</comp>

<comp id="232" class="1004" name="p_Val2_3_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="8" slack="0"/>
<pin id="234" dir="0" index="1" bw="32" slack="0"/>
<pin id="235" dir="0" index="2" bw="6" slack="0"/>
<pin id="236" dir="0" index="3" bw="6" slack="0"/>
<pin id="237" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_3/6 "/>
</bind>
</comp>

<comp id="242" class="1004" name="tmp_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="0" index="1" bw="32" slack="0"/>
<pin id="245" dir="0" index="2" bw="6" slack="0"/>
<pin id="246" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/6 "/>
</bind>
</comp>

<comp id="250" class="1004" name="tmp_10_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="32" slack="0"/>
<pin id="253" dir="0" index="2" bw="6" slack="0"/>
<pin id="254" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/6 "/>
</bind>
</comp>

<comp id="258" class="1004" name="tmp_38_i_i_i_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="1"/>
<pin id="260" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_38_i_i_i/7 "/>
</bind>
</comp>

<comp id="261" class="1004" name="p_Val2_4_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="8" slack="1"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_4/7 "/>
</bind>
</comp>

<comp id="266" class="1004" name="tmp_11_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="0" index="1" bw="8" slack="0"/>
<pin id="269" dir="0" index="2" bw="4" slack="0"/>
<pin id="270" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/7 "/>
</bind>
</comp>

<comp id="274" class="1004" name="p_Result_1_i_i_i_not_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="1"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_Result_1_i_i_i_not/7 "/>
</bind>
</comp>

<comp id="279" class="1004" name="not_carry_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="0"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="not_carry/7 "/>
</bind>
</comp>

<comp id="285" class="1004" name="p_Val2_s_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="0"/>
<pin id="287" dir="0" index="1" bw="8" slack="0"/>
<pin id="288" dir="0" index="2" bw="1" slack="0"/>
<pin id="289" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_s/7 "/>
</bind>
</comp>

<comp id="294" class="1005" name="p_src_cols_V_read_1_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="12" slack="2"/>
<pin id="296" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="p_src_cols_V_read_1 "/>
</bind>
</comp>

<comp id="299" class="1005" name="p_src_rows_V_read_1_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="12" slack="1"/>
<pin id="301" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_src_rows_V_read_1 "/>
</bind>
</comp>

<comp id="304" class="1005" name="exitcond2_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="1"/>
<pin id="306" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond2 "/>
</bind>
</comp>

<comp id="308" class="1005" name="i_1_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="11" slack="0"/>
<pin id="310" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="313" class="1005" name="exitcond_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="1"/>
<pin id="315" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="317" class="1005" name="j_1_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="11" slack="0"/>
<pin id="319" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="322" class="1005" name="tmp_13_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="8" slack="1"/>
<pin id="324" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="327" class="1005" name="tmp_14_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="8" slack="2"/>
<pin id="329" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="332" class="1005" name="r_V_4_i_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="31" slack="1"/>
<pin id="334" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="r_V_4_i "/>
</bind>
</comp>

<comp id="337" class="1005" name="tmp_i_cast_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="32" slack="1"/>
<pin id="339" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_cast "/>
</bind>
</comp>

<comp id="342" class="1005" name="p_Val2_3_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="8" slack="1"/>
<pin id="344" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_3 "/>
</bind>
</comp>

<comp id="347" class="1005" name="tmp_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="1"/>
<pin id="349" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="352" class="1005" name="tmp_10_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="1"/>
<pin id="354" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="100"><net_src comp="32" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="2" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="32" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="0" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="58" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="4" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="58" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="6" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="58" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="8" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="131"><net_src comp="94" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="10" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="34" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="143"><net_src comp="133" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="147"><net_src comp="34" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="154"><net_src comp="144" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="159"><net_src comp="137" pin="4"/><net_sink comp="156" pin=0"/></net>

<net id="164"><net_src comp="156" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="169"><net_src comp="137" pin="4"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="42" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="174"><net_src comp="148" pin="4"/><net_sink comp="171" pin=0"/></net>

<net id="179"><net_src comp="171" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="184"><net_src comp="148" pin="4"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="42" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="189"><net_src comp="120" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="194"><net_src comp="186" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="62" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="203"><net_src comp="196" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="64" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="208"><net_src comp="199" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="213"><net_src comp="205" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="217"><net_src comp="209" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="225"><net_src comp="218" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="66" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="231"><net_src comp="221" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="238"><net_src comp="68" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="227" pin="2"/><net_sink comp="232" pin=1"/></net>

<net id="240"><net_src comp="70" pin="0"/><net_sink comp="232" pin=2"/></net>

<net id="241"><net_src comp="72" pin="0"/><net_sink comp="232" pin=3"/></net>

<net id="247"><net_src comp="74" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="227" pin="2"/><net_sink comp="242" pin=1"/></net>

<net id="249"><net_src comp="76" pin="0"/><net_sink comp="242" pin=2"/></net>

<net id="255"><net_src comp="74" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="227" pin="2"/><net_sink comp="250" pin=1"/></net>

<net id="257"><net_src comp="72" pin="0"/><net_sink comp="250" pin=2"/></net>

<net id="265"><net_src comp="258" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="271"><net_src comp="84" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="272"><net_src comp="261" pin="2"/><net_sink comp="266" pin=1"/></net>

<net id="273"><net_src comp="86" pin="0"/><net_sink comp="266" pin=2"/></net>

<net id="278"><net_src comp="88" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="283"><net_src comp="266" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="274" pin="2"/><net_sink comp="279" pin=1"/></net>

<net id="290"><net_src comp="279" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="291"><net_src comp="261" pin="2"/><net_sink comp="285" pin=1"/></net>

<net id="292"><net_src comp="90" pin="0"/><net_sink comp="285" pin=2"/></net>

<net id="293"><net_src comp="285" pin="3"/><net_sink comp="126" pin=2"/></net>

<net id="297"><net_src comp="96" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="302"><net_src comp="102" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="307"><net_src comp="160" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="311"><net_src comp="165" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="316"><net_src comp="175" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="320"><net_src comp="180" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="325"><net_src comp="108" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="330"><net_src comp="114" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="335"><net_src comp="190" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="340"><net_src comp="214" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="345"><net_src comp="232" pin="4"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="350"><net_src comp="242" pin="3"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="355"><net_src comp="250" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="274" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_dst_data_stream_V | {7 }
  - Chain level:
	State 1
	State 2
		i_cast : 1
		exitcond2 : 2
		i_1 : 1
		stg_21 : 3
	State 3
		j_cast : 1
		exitcond : 2
		j_1 : 1
		stg_31 : 3
	State 4
		empty : 1
		r_V_4_i : 1
	State 5
		r_V : 1
		tmp1_i_cast : 2
		p_Val2_1 : 3
		tmp_i_cast : 4
	State 6
		r_V_3_i : 1
		r_V_1 : 2
		p_Val2_3 : 3
		tmp : 3
		tmp_10 : 3
	State 7
		p_Val2_4 : 1
		tmp_11 : 2
		not_carry : 3
		p_Val2_s : 3
		stg_62 : 4
		empty_29 : 1
		empty_30 : 1
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|
| Operation|         Functional Unit         |  DSP48E |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|
|          |            i_1_fu_165           |    0    |    0    |    11   |
|          |            j_1_fu_180           |    0    |    0    |    11   |
|    add   |         p_Val2_1_fu_209         |    0    |    0    |    0    |
|          |           r_V_1_fu_227          |    0    |    0    |    0    |
|          |         p_Val2_4_fu_261         |    0    |    0    |    8    |
|----------|---------------------------------|---------|---------|---------|
|   icmp   |         exitcond2_fu_160        |    0    |    0    |    14   |
|          |         exitcond_fu_175         |    0    |    0    |    14   |
|----------|---------------------------------|---------|---------|---------|
|  select  |         p_Val2_s_fu_285         |    0    |    0    |    8    |
|----------|---------------------------------|---------|---------|---------|
|          |          r_V_4_i_fu_190         |    1    |    0    |    1    |
|    mul   |            r_V_fu_199           |    0    |    0    |    0    |
|          |          r_V_3_i_fu_221         |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|    xor   |   p_Result_1_i_i_i_not_fu_274   |    0    |    0    |    1    |
|----------|---------------------------------|---------|---------|---------|
|    or    |         not_carry_fu_279        |    0    |    0    |    1    |
|----------|---------------------------------|---------|---------|---------|
|          |  p_src_cols_V_read_1_read_fu_96 |    0    |    0    |    0    |
|          | p_src_rows_V_read_1_read_fu_102 |    0    |    0    |    0    |
|   read   |        tmp_13_read_fu_108       |    0    |    0    |    0    |
|          |        tmp_14_read_fu_114       |    0    |    0    |    0    |
|          |        tmp_15_read_fu_120       |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   write  |       stg_62_write_fu_126       |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |          i_cast_fu_156          |    0    |    0    |    0    |
|          |          j_cast_fu_171          |    0    |    0    |    0    |
|          |      OP2_V_2_i_cast_fu_186      |    0    |    0    |    0    |
|   zext   |       OP2_V_i_cast_fu_196       |    0    |    0    |    0    |
|          |        tmp1_i_cast_fu_205       |    0    |    0    |    0    |
|          |        tmp_i_cast_fu_214        |    0    |    0    |    0    |
|          |         OP2_V_1_i_fu_218        |    0    |    0    |    0    |
|          |       tmp_38_i_i_i_fu_258       |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|partselect|         p_Val2_3_fu_232         |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |            tmp_fu_242           |    0    |    0    |    0    |
| bitselect|          tmp_10_fu_250          |    0    |    0    |    0    |
|          |          tmp_11_fu_266          |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   Total  |                                 |    1    |    0    |    69   |
|----------|---------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|     exitcond2_reg_304     |    1   |
|      exitcond_reg_313     |    1   |
|        i_1_reg_308        |   11   |
|         i_reg_133         |   11   |
|        j_1_reg_317        |   11   |
|         j_reg_144         |   11   |
|      p_Val2_3_reg_342     |    8   |
|p_src_cols_V_read_1_reg_294|   12   |
|p_src_rows_V_read_1_reg_299|   12   |
|      r_V_4_i_reg_332      |   31   |
|       tmp_10_reg_352      |    1   |
|       tmp_13_reg_322      |    8   |
|       tmp_14_reg_327      |    8   |
|     tmp_i_cast_reg_337    |   32   |
|        tmp_reg_347        |    1   |
+---------------------------+--------+
|           Total           |   159  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           | DSP48E |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    1   |    0   |   69   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   159  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   159  |   69   |
+-----------+--------+--------+--------+
