// Seed: 3959882978
module module_0 ();
  tri0 id_1 = 1, id_2, id_3, id_4;
  module_3 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3,
      id_3,
      id_4,
      id_3,
      id_2,
      id_3,
      id_1,
      id_2,
      id_2,
      id_2,
      id_4,
      id_1,
      id_1,
      id_4,
      id_3,
      id_3,
      id_1,
      id_4
  );
endmodule
module module_1 (
    output uwire id_0,
    output tri0 id_1,
    input supply1 id_2,
    input tri1 id_3,
    input wire id_4,
    output wire id_5,
    input supply1 id_6,
    input tri1 id_7,
    output wire id_8,
    output wor id_9,
    input wor id_10,
    input tri0 id_11
);
  xor primCall (id_0, id_10, id_11, id_2, id_3, id_4, id_6, id_7);
  module_0 modCall_1 ();
  assign modCall_1.id_4 = 0;
endmodule
module module_2;
  wire id_1;
  module_0 modCall_1 ();
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  output wire id_21;
  input wire id_20;
  output wire id_19;
  output wire id_18;
  output wire id_17;
  output wire id_16;
  input wire id_15;
  inout wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_22, id_23;
  wire id_24;
  assign id_4 = 1;
endmodule
