// Seed: 2889284748
module module_0 (
    input tri0 id_0,
    output tri0 id_1,
    output uwire id_2,
    output wire id_3,
    input wand id_4,
    output supply1 id_5,
    output wor id_6,
    output supply1 id_7,
    input wor id_8,
    output wire id_9,
    input wand id_10,
    output wand id_11,
    output tri id_12,
    input wand id_13,
    output wand id_14,
    input tri0 id_15,
    input wire id_16,
    input wire id_17,
    input supply1 id_18,
    input supply1 id_19,
    input wand id_20,
    input wor id_21,
    input tri id_22,
    input tri0 id_23,
    input tri id_24,
    input wand id_25
    , id_37,
    output tri id_26,
    output tri0 id_27,
    input tri1 id_28,
    output wor id_29,
    output tri id_30,
    input tri0 id_31,
    output tri id_32,
    input wire id_33,
    input tri id_34
    , id_38,
    output wire id_35
);
  if ("") begin
    `define pp_39 0
  end
  tri0 id_40 = id_18;
  supply0 id_41 = 1;
endmodule
module module_1 (
    output tri0 id_0,
    input wor id_1,
    input tri1 id_2,
    output supply1 id_3,
    input tri id_4,
    input tri0 id_5
    , id_14, id_15,
    output wor id_6,
    input supply0 id_7,
    output supply0 id_8,
    input tri0 id_9,
    inout wand id_10,
    input wire id_11,
    input wire id_12
);
  assign id_3 = id_4;
  module_0(
      id_5,
      id_6,
      id_3,
      id_6,
      id_9,
      id_0,
      id_0,
      id_8,
      id_1,
      id_10,
      id_9,
      id_10,
      id_10,
      id_12,
      id_8,
      id_1,
      id_4,
      id_12,
      id_4,
      id_7,
      id_10,
      id_2,
      id_10,
      id_12,
      id_2,
      id_9,
      id_0,
      id_0,
      id_4,
      id_10,
      id_8,
      id_1,
      id_3,
      id_2,
      id_2,
      id_6
  );
endmodule
