{"Tom Borgstrom": [0, ["System prototypes: virtual, hardware or hybrid?", ["Tom Borgstrom", "Eshel Haritan", "Ron Wilson", "David Abada", "Andrew Dauman", "Ramesh Chandra", "Olivier Mielo", "Chuck Cruse", "Achim Nohl"], "https://doi.org/10.1145/1629911.1629913", "dac", 2009]], "Eshel Haritan": [0, ["System prototypes: virtual, hardware or hybrid?", ["Tom Borgstrom", "Eshel Haritan", "Ron Wilson", "David Abada", "Andrew Dauman", "Ramesh Chandra", "Olivier Mielo", "Chuck Cruse", "Achim Nohl"], "https://doi.org/10.1145/1629911.1629913", "dac", 2009], ["EDA in flux: should I stay or should I go?", ["Eshel Haritan", "Andreas Kuehlmann", "Tina Jones", "John Epperheimer", "Jan M. Rabaey", "Rahul Razdan", "Naveen Gupta"], "https://doi.org/10.1145/1629911.1629938", "dac", 2009], ["From milliwatts to megawatts: system level power challenge", ["Ruchir Puri", "Eshel Haritan", "Stan Krolikoski", "Jason Cong", "Tim Kogel", "Bradley D. McCredie", "John Shen", "Andres Takach"], "https://doi.org/10.1145/1629911.1630105", "dac", 2009]], "Ron Wilson": [0, ["System prototypes: virtual, hardware or hybrid?", ["Tom Borgstrom", "Eshel Haritan", "Ron Wilson", "David Abada", "Andrew Dauman", "Ramesh Chandra", "Olivier Mielo", "Chuck Cruse", "Achim Nohl"], "https://doi.org/10.1145/1629911.1629913", "dac", 2009]], "David Abada": [0, ["System prototypes: virtual, hardware or hybrid?", ["Tom Borgstrom", "Eshel Haritan", "Ron Wilson", "David Abada", "Andrew Dauman", "Ramesh Chandra", "Olivier Mielo", "Chuck Cruse", "Achim Nohl"], "https://doi.org/10.1145/1629911.1629913", "dac", 2009]], "Andrew Dauman": [0, ["System prototypes: virtual, hardware or hybrid?", ["Tom Borgstrom", "Eshel Haritan", "Ron Wilson", "David Abada", "Andrew Dauman", "Ramesh Chandra", "Olivier Mielo", "Chuck Cruse", "Achim Nohl"], "https://doi.org/10.1145/1629911.1629913", "dac", 2009]], "Ramesh Chandra": [0, ["System prototypes: virtual, hardware or hybrid?", ["Tom Borgstrom", "Eshel Haritan", "Ron Wilson", "David Abada", "Andrew Dauman", "Ramesh Chandra", "Olivier Mielo", "Chuck Cruse", "Achim Nohl"], "https://doi.org/10.1145/1629911.1629913", "dac", 2009]], "Olivier Mielo": [0, ["System prototypes: virtual, hardware or hybrid?", ["Tom Borgstrom", "Eshel Haritan", "Ron Wilson", "David Abada", "Andrew Dauman", "Ramesh Chandra", "Olivier Mielo", "Chuck Cruse", "Achim Nohl"], "https://doi.org/10.1145/1629911.1629913", "dac", 2009]], "Chuck Cruse": [0, ["System prototypes: virtual, hardware or hybrid?", ["Tom Borgstrom", "Eshel Haritan", "Ron Wilson", "David Abada", "Andrew Dauman", "Ramesh Chandra", "Olivier Mielo", "Chuck Cruse", "Achim Nohl"], "https://doi.org/10.1145/1629911.1629913", "dac", 2009]], "Achim Nohl": [0, ["System prototypes: virtual, hardware or hybrid?", ["Tom Borgstrom", "Eshel Haritan", "Ron Wilson", "David Abada", "Andrew Dauman", "Ramesh Chandra", "Olivier Mielo", "Chuck Cruse", "Achim Nohl"], "https://doi.org/10.1145/1629911.1629913", "dac", 2009]], "Keith A. Bowman": [0, ["Circuit techniques for dynamic variation tolerance", ["Keith A. Bowman", "James Tschanz", "Chris Wilkerson", "Shih-Lien Lu", "Tanay Karnik", "Vivek De", "Shekhar Y. Borkar"], "https://doi.org/10.1145/1629911.1629915", "dac", 2009]], "James Tschanz": [0, ["Circuit techniques for dynamic variation tolerance", ["Keith A. Bowman", "James Tschanz", "Chris Wilkerson", "Shih-Lien Lu", "Tanay Karnik", "Vivek De", "Shekhar Y. Borkar"], "https://doi.org/10.1145/1629911.1629915", "dac", 2009]], "Chris Wilkerson": [0, ["Circuit techniques for dynamic variation tolerance", ["Keith A. Bowman", "James Tschanz", "Chris Wilkerson", "Shih-Lien Lu", "Tanay Karnik", "Vivek De", "Shekhar Y. Borkar"], "https://doi.org/10.1145/1629911.1629915", "dac", 2009]], "Shih-Lien Lu": [0, ["Circuit techniques for dynamic variation tolerance", ["Keith A. Bowman", "James Tschanz", "Chris Wilkerson", "Shih-Lien Lu", "Tanay Karnik", "Vivek De", "Shekhar Y. Borkar"], "https://doi.org/10.1145/1629911.1629915", "dac", 2009]], "Tanay Karnik": [0, ["Circuit techniques for dynamic variation tolerance", ["Keith A. Bowman", "James Tschanz", "Chris Wilkerson", "Shih-Lien Lu", "Tanay Karnik", "Vivek De", "Shekhar Y. Borkar"], "https://doi.org/10.1145/1629911.1629915", "dac", 2009]], "Vivek De": [0, ["Circuit techniques for dynamic variation tolerance", ["Keith A. Bowman", "James Tschanz", "Chris Wilkerson", "Shih-Lien Lu", "Tanay Karnik", "Vivek De", "Shekhar Y. Borkar"], "https://doi.org/10.1145/1629911.1629915", "dac", 2009]], "Shekhar Y. Borkar": [0, ["Circuit techniques for dynamic variation tolerance", ["Keith A. Bowman", "James Tschanz", "Chris Wilkerson", "Shih-Lien Lu", "Tanay Karnik", "Vivek De", "Shekhar Y. Borkar"], "https://doi.org/10.1145/1629911.1629915", "dac", 2009]], "Emre Tuncer": [0, ["Enabling adaptability through elastic clocks", ["Emre Tuncer", "Jordi Cortadella", "Luciano Lavagno"], "https://doi.org/10.1145/1629911.1629916", "dac", 2009]], "Jordi Cortadella": [0, ["Enabling adaptability through elastic clocks", ["Emre Tuncer", "Jordi Cortadella", "Luciano Lavagno"], "https://doi.org/10.1145/1629911.1629916", "dac", 2009], ["Retiming and recycling for elastic systems with early evaluation", ["Dmitry Bufistov", "Jordi Cortadella", "Marc Galceran Oms", "Jorge Julvez", "Michael Kishinevsky"], "https://doi.org/10.1145/1629911.1629988", "dac", 2009], ["Speculation in elastic systems", ["Marc Galceran Oms", "Jordi Cortadella", "Michael Kishinevsky"], "https://doi.org/10.1145/1629911.1629989", "dac", 2009]], "Luciano Lavagno": [0, ["Enabling adaptability through elastic clocks", ["Emre Tuncer", "Jordi Cortadella", "Luciano Lavagno"], "https://doi.org/10.1145/1629911.1629916", "dac", 2009]], "Shidhartha Das": [0, ["Addressing design margins through error-tolerant circuits", ["Shidhartha Das", "David T. Blaauw", "David M. Bull", "Krisztian Flautner", "Rob Aitken"], "https://doi.org/10.1145/1629911.1629917", "dac", 2009]], "David T. Blaauw": [0, ["Addressing design margins through error-tolerant circuits", ["Shidhartha Das", "David T. Blaauw", "David M. Bull", "Krisztian Flautner", "Rob Aitken"], "https://doi.org/10.1145/1629911.1629917", "dac", 2009], ["Worst-case aggressor-victim alignment with current-source driver models", ["Ravikishore Gandikota", "Li Ding", "Peivand Tehrani", "David T. Blaauw"], "https://doi.org/10.1145/1629911.1629919", "dac", 2009], ["Efficient smart sampling based full-chip leakage analysis for intra-die variation considering state dependence", ["Vineeth Veetil", "Dennis Sylvester", "David T. Blaauw", "Saumil Shah", "Steffen Rochel"], "https://doi.org/10.1145/1629911.1629956", "dac", 2009], ["Vicis: a reliable network for unreliable silicon", ["David Fick", "Andrew DeOrio", "Jin Hu", "Valeria Bertacco", "David T. Blaauw", "Dennis Sylvester"], "https://doi.org/10.1145/1629911.1630119", "dac", 2009]], "David M. Bull": [0, ["Addressing design margins through error-tolerant circuits", ["Shidhartha Das", "David T. Blaauw", "David M. Bull", "Krisztian Flautner", "Rob Aitken"], "https://doi.org/10.1145/1629911.1629917", "dac", 2009]], "Krisztian Flautner": [0, ["Addressing design margins through error-tolerant circuits", ["Shidhartha Das", "David T. Blaauw", "David M. Bull", "Krisztian Flautner", "Rob Aitken"], "https://doi.org/10.1145/1629911.1629917", "dac", 2009]], "Rob Aitken": [0, ["Addressing design margins through error-tolerant circuits", ["Shidhartha Das", "David T. Blaauw", "David M. Bull", "Krisztian Flautner", "Rob Aitken"], "https://doi.org/10.1145/1629911.1629917", "dac", 2009]], "Ravikishore Gandikota": [0, ["Worst-case aggressor-victim alignment with current-source driver models", ["Ravikishore Gandikota", "Li Ding", "Peivand Tehrani", "David T. Blaauw"], "https://doi.org/10.1145/1629911.1629919", "dac", 2009]], "Li Ding": [0, ["Worst-case aggressor-victim alignment with current-source driver models", ["Ravikishore Gandikota", "Li Ding", "Peivand Tehrani", "David T. Blaauw"], "https://doi.org/10.1145/1629911.1629919", "dac", 2009]], "Peivand Tehrani": [0, ["Worst-case aggressor-victim alignment with current-source driver models", ["Ravikishore Gandikota", "Li Ding", "Peivand Tehrani", "David T. Blaauw"], "https://doi.org/10.1145/1629911.1629919", "dac", 2009]], "David D. Ling": [0, ["A moment-based effective characterization waveform for static timing analysis", ["David D. Ling", "Chandu Visweswariah", "Peter Feldmann", "Soroush Abbaspour"], "https://doi.org/10.1145/1629911.1629920", "dac", 2009]], "Chandu Visweswariah": [0, ["A moment-based effective characterization waveform for static timing analysis", ["David D. Ling", "Chandu Visweswariah", "Peter Feldmann", "Soroush Abbaspour"], "https://doi.org/10.1145/1629911.1629920", "dac", 2009], ["Statistical ordering of correlated timing quantities and its application for path ranking", ["Jinjun Xiong", "Chandu Visweswariah", "Vladimir Zolotov"], "https://doi.org/10.1145/1629911.1629948", "dac", 2009], ["Statistical multilayer process space coverage for at-speed test", ["Jinjun Xiong", "Yiyu Shi", "Vladimir Zolotov", "Chandu Visweswariah"], "https://doi.org/10.1145/1629911.1630004", "dac", 2009]], "Peter Feldmann": [0, ["A moment-based effective characterization waveform for static timing analysis", ["David D. Ling", "Chandu Visweswariah", "Peter Feldmann", "Soroush Abbaspour"], "https://doi.org/10.1145/1629911.1629920", "dac", 2009]], "Soroush Abbaspour": [0, ["A moment-based effective characterization waveform for static timing analysis", ["David D. Ling", "Chandu Visweswariah", "Peter Feldmann", "Soroush Abbaspour"], "https://doi.org/10.1145/1629911.1629920", "dac", 2009]], "Shihheng Tsai": [0, ["A false-path aware formal static timing analyzer considering simultaneous input transitions", ["Shihheng Tsai", "Chung-Yang Huang"], "https://doi.org/10.1145/1629911.1629921", "dac", 2009]], "Chung-Yang Huang": [0, ["A false-path aware formal static timing analyzer considering simultaneous input transitions", ["Shihheng Tsai", "Chung-Yang Huang"], "https://doi.org/10.1145/1629911.1629921", "dac", 2009]], "Theo Kluter": [0, ["Way Stealing: cache-assisted automatic instruction set extensions", ["Theo Kluter", "Philip Brisk", "Paolo Ienne", "Edoardo Charbon"], "https://doi.org/10.1145/1629911.1629923", "dac", 2009]], "Philip Brisk": [0, ["Way Stealing: cache-assisted automatic instruction set extensions", ["Theo Kluter", "Philip Brisk", "Paolo Ienne", "Edoardo Charbon"], "https://doi.org/10.1145/1629911.1629923", "dac", 2009], ["Thermal-aware data flow analysis", ["Jose Luis Ayala", "David Atienza", "Philip Brisk"], "https://doi.org/10.1145/1629911.1630069", "dac", 2009]], "Paolo Ienne": [0, ["Way Stealing: cache-assisted automatic instruction set extensions", ["Theo Kluter", "Philip Brisk", "Paolo Ienne", "Edoardo Charbon"], "https://doi.org/10.1145/1629911.1629923", "dac", 2009]], "Edoardo Charbon": [0, ["Way Stealing: cache-assisted automatic instruction set extensions", ["Theo Kluter", "Philip Brisk", "Paolo Ienne", "Edoardo Charbon"], "https://doi.org/10.1145/1629911.1629923", "dac", 2009]], "Zhonglei Wang": [9.902395309985268e-12, ["SysCOLA: a framework for co-development of automotive software and system platform", ["Zhonglei Wang", "Andreas Herkersdorf", "Wolfgang Haberl", "Martin Wechs"], "https://doi.org/10.1145/1629911.1629924", "dac", 2009], ["An efficient approach for system-level timing simulation of compiler-optimized embedded software", ["Zhonglei Wang", "Andreas Herkersdorf"], "https://doi.org/10.1145/1629911.1629973", "dac", 2009]], "Andreas Herkersdorf": [0, ["SysCOLA: a framework for co-development of automotive software and system platform", ["Zhonglei Wang", "Andreas Herkersdorf", "Wolfgang Haberl", "Martin Wechs"], "https://doi.org/10.1145/1629911.1629924", "dac", 2009], ["An efficient approach for system-level timing simulation of compiler-optimized embedded software", ["Zhonglei Wang", "Andreas Herkersdorf"], "https://doi.org/10.1145/1629911.1629973", "dac", 2009]], "Wolfgang Haberl": [0, ["SysCOLA: a framework for co-development of automotive software and system platform", ["Zhonglei Wang", "Andreas Herkersdorf", "Wolfgang Haberl", "Martin Wechs"], "https://doi.org/10.1145/1629911.1629924", "dac", 2009]], "Martin Wechs": [0, ["SysCOLA: a framework for co-development of automotive software and system platform", ["Zhonglei Wang", "Andreas Herkersdorf", "Wolfgang Haberl", "Martin Wechs"], "https://doi.org/10.1145/1629911.1629924", "dac", 2009]], "Michael Glass": [0, ["Designing heterogeneous ECU networks via compact architecture encoding and hybrid timing analysis", ["Michael Glass", "Martin Lukasiewycz", "Jurgen Teich", "Unmesh D. Bordoloi", "Samarjit Chakraborty"], "https://doi.org/10.1145/1629911.1629925", "dac", 2009]], "Martin Lukasiewycz": [0, ["Designing heterogeneous ECU networks via compact architecture encoding and hybrid timing analysis", ["Michael Glass", "Martin Lukasiewycz", "Jurgen Teich", "Unmesh D. Bordoloi", "Samarjit Chakraborty"], "https://doi.org/10.1145/1629911.1629925", "dac", 2009]], "Jurgen Teich": [0, ["Designing heterogeneous ECU networks via compact architecture encoding and hybrid timing analysis", ["Michael Glass", "Martin Lukasiewycz", "Jurgen Teich", "Unmesh D. Bordoloi", "Samarjit Chakraborty"], "https://doi.org/10.1145/1629911.1629925", "dac", 2009]], "Unmesh D. Bordoloi": [0, ["Designing heterogeneous ECU networks via compact architecture encoding and hybrid timing analysis", ["Michael Glass", "Martin Lukasiewycz", "Jurgen Teich", "Unmesh D. Bordoloi", "Samarjit Chakraborty"], "https://doi.org/10.1145/1629911.1629925", "dac", 2009], ["Evaluating design trade-offs in customizable processors", ["Unmesh D. Bordoloi", "Huynh Phung Huynh", "Samarjit Chakraborty", "Tulika Mitra"], "https://doi.org/10.1145/1629911.1629978", "dac", 2009]], "Samarjit Chakraborty": [0, ["Designing heterogeneous ECU networks via compact architecture encoding and hybrid timing analysis", ["Michael Glass", "Martin Lukasiewycz", "Jurgen Teich", "Unmesh D. Bordoloi", "Samarjit Chakraborty"], "https://doi.org/10.1145/1629911.1629925", "dac", 2009], ["Evaluating design trade-offs in customizable processors", ["Unmesh D. Bordoloi", "Huynh Phung Huynh", "Samarjit Chakraborty", "Tulika Mitra"], "https://doi.org/10.1145/1629911.1629978", "dac", 2009], ["Context-sensitive timing analysis of Esterel programs", ["Lei Ju", "Bach Khoa Huynh", "Samarjit Chakraborty", "Abhik Roychoudhury"], "https://doi.org/10.1145/1629911.1630132", "dac", 2009]], "Jungseob Lee": [0.9999361634254456, ["Optimizing throughput of power- and thermal-constrained multicore processors using DVFS and per-core power-gating", ["Jungseob Lee", "Nam Sung Kim"], "https://doi.org/10.1145/1629911.1629926", "dac", 2009]], "Nam Sung Kim": [0.9872660338878632, ["Optimizing throughput of power- and thermal-constrained multicore processors using DVFS and per-core power-gating", ["Jungseob Lee", "Nam Sung Kim"], "https://doi.org/10.1145/1629911.1629926", "dac", 2009]], "Thorlindur Thorolfsson": [0, ["Design automation for a 3DIC FFT processor for synthetic aperture radar: a case study", ["Thorlindur Thorolfsson", "Kiran Gonsalves", "Paul D. Franzon"], "https://doi.org/10.1145/1629911.1629928", "dac", 2009]], "Kiran Gonsalves": [0, ["Design automation for a 3DIC FFT processor for synthetic aperture radar: a case study", ["Thorlindur Thorolfsson", "Kiran Gonsalves", "Paul D. Franzon"], "https://doi.org/10.1145/1629911.1629928", "dac", 2009]], "Paul D. Franzon": [0, ["Design automation for a 3DIC FFT processor for synthetic aperture radar: a case study", ["Thorlindur Thorolfsson", "Kiran Gonsalves", "Paul D. Franzon"], "https://doi.org/10.1145/1629911.1629928", "dac", 2009]], "Yan Pan": [0, ["Selective wordline voltage boosting for caches to manage yield under process variations", ["Yan Pan", "Joonho Kong", "Serkan Ozdemir", "Gokhan Memik", "Sung Woo Chung"], "https://doi.org/10.1145/1629911.1629929", "dac", 2009]], "Joonho Kong": [0, ["Selective wordline voltage boosting for caches to manage yield under process variations", ["Yan Pan", "Joonho Kong", "Serkan Ozdemir", "Gokhan Memik", "Sung Woo Chung"], "https://doi.org/10.1145/1629911.1629929", "dac", 2009]], "Serkan Ozdemir": [0, ["Selective wordline voltage boosting for caches to manage yield under process variations", ["Yan Pan", "Joonho Kong", "Serkan Ozdemir", "Gokhan Memik", "Sung Woo Chung"], "https://doi.org/10.1145/1629911.1629929", "dac", 2009]], "Gokhan Memik": [0, ["Selective wordline voltage boosting for caches to manage yield under process variations", ["Yan Pan", "Joonho Kong", "Serkan Ozdemir", "Gokhan Memik", "Sung Woo Chung"], "https://doi.org/10.1145/1629911.1629929", "dac", 2009]], "Sung Woo Chung": [1, ["Selective wordline voltage boosting for caches to manage yield under process variations", ["Yan Pan", "Joonho Kong", "Serkan Ozdemir", "Gokhan Memik", "Sung Woo Chung"], "https://doi.org/10.1145/1629911.1629929", "dac", 2009]], "Kun Yuan": [0, ["Double patterning lithography friendly detailed routing with redundant via consideration", ["Kun Yuan", "Katrina Lu", "David Z. Pan"], "https://doi.org/10.1145/1629911.1629930", "dac", 2009]], "Katrina Lu": [0, ["Double patterning lithography friendly detailed routing with redundant via consideration", ["Kun Yuan", "Katrina Lu", "David Z. Pan"], "https://doi.org/10.1145/1629911.1629930", "dac", 2009]], "David Z. Pan": [0, ["Double patterning lithography friendly detailed routing with redundant via consideration", ["Kun Yuan", "Katrina Lu", "David Z. Pan"], "https://doi.org/10.1145/1629911.1629930", "dac", 2009], ["O-Router: an optical routing framework for low power on-chip silicon nano-photonic integration", ["Duo Ding", "Yilin Zhang", "Haiyu Huang", "Ray T. Chen", "David Z. Pan"], "https://doi.org/10.1145/1629911.1629983", "dac", 2009], ["RegPlace: a high quality open-source placement framework for structured ASICs", ["Ashutosh Chakraborty", "Anurag Kumar", "David Z. Pan"], "https://doi.org/10.1145/1629911.1630029", "dac", 2009], ["An SDRAM-aware router for Networks-on-Chip", ["Wooyoung Jang", "David Z. Pan"], "https://doi.org/10.1145/1629911.1630117", "dac", 2009]], "David Abercrombie": [0, ["Use of lithography simulation for the calibration of equation-based design rule checks", ["David Abercrombie", "Fedor Pikus", "Cosmin Cazan"], "https://doi.org/10.1145/1629911.1629931", "dac", 2009]], "Fedor Pikus": [0, ["Use of lithography simulation for the calibration of equation-based design rule checks", ["David Abercrombie", "Fedor Pikus", "Cosmin Cazan"], "https://doi.org/10.1145/1629911.1629931", "dac", 2009]], "Cosmin Cazan": [0, ["Use of lithography simulation for the calibration of equation-based design rule checks", ["David Abercrombie", "Fedor Pikus", "Cosmin Cazan"], "https://doi.org/10.1145/1629911.1629931", "dac", 2009]], "Jie Zhang": [0, ["Carbon nanotube circuits in the presence of carbon nanotube density variations", ["Jie Zhang", "Nishant Patil", "Arash Hazeghi", "Subhasish Mitra"], "https://doi.org/10.1145/1629911.1629933", "dac", 2009], ["Digital VLSI logic technology using Carbon Nanotube FETs: frequently asked questions", ["Nishant Patil", "Albert Lin", "Jie Zhang", "H.-S. Philip Wong", "Subhasish Mitra"], "https://doi.org/10.1145/1629911.1629995", "dac", 2009]], "Nishant Patil": [0, ["Carbon nanotube circuits in the presence of carbon nanotube density variations", ["Jie Zhang", "Nishant Patil", "Arash Hazeghi", "Subhasish Mitra"], "https://doi.org/10.1145/1629911.1629933", "dac", 2009], ["Digital VLSI logic technology using Carbon Nanotube FETs: frequently asked questions", ["Nishant Patil", "Albert Lin", "Jie Zhang", "H.-S. Philip Wong", "Subhasish Mitra"], "https://doi.org/10.1145/1629911.1629995", "dac", 2009]], "Arash Hazeghi": [0, ["Carbon nanotube circuits in the presence of carbon nanotube density variations", ["Jie Zhang", "Nishant Patil", "Arash Hazeghi", "Subhasish Mitra"], "https://doi.org/10.1145/1629911.1629933", "dac", 2009]], "Subhasish Mitra": [0, ["Carbon nanotube circuits in the presence of carbon nanotube density variations", ["Jie Zhang", "Nishant Patil", "Arash Hazeghi", "Subhasish Mitra"], "https://doi.org/10.1145/1629911.1629933", "dac", 2009], ["Digital VLSI logic technology using Carbon Nanotube FETs: frequently asked questions", ["Nishant Patil", "Albert Lin", "Jie Zhang", "H.-S. Philip Wong", "Subhasish Mitra"], "https://doi.org/10.1145/1629911.1629995", "dac", 2009]], "M. Haykel Ben Jamaa": [0, ["Decoding nanowire arrays fabricated with the multi-spacer patterning technique", ["M. Haykel Ben Jamaa", "Yusuf Leblebici", "Giovanni De Micheli"], "https://doi.org/10.1145/1629911.1629934", "dac", 2009]], "Yusuf Leblebici": [0, ["Decoding nanowire arrays fabricated with the multi-spacer patterning technique", ["M. Haykel Ben Jamaa", "Yusuf Leblebici", "Giovanni De Micheli"], "https://doi.org/10.1145/1629911.1629934", "dac", 2009]], "Giovanni De Micheli": [0, ["Decoding nanowire arrays fabricated with the multi-spacer patterning technique", ["M. Haykel Ben Jamaa", "Yusuf Leblebici", "Giovanni De Micheli"], "https://doi.org/10.1145/1629911.1629934", "dac", 2009], ["NoC topology synthesis for supporting shutdown of voltage islands in SoCs", ["Ciprian Seiculescu", "Srinivasan Murali", "Luca Benini", "Giovanni De Micheli"], "https://doi.org/10.1145/1629911.1630121", "dac", 2009]], "Marek A. Bawiec": [0, ["Boolean logic function synthesis for generalised threshold gate circuits", ["Marek A. Bawiec", "Maciej Nikodem"], "https://doi.org/10.1145/1629911.1629935", "dac", 2009]], "Maciej Nikodem": [0, ["Boolean logic function synthesis for generalised threshold gate circuits", ["Marek A. Bawiec", "Maciej Nikodem"], "https://doi.org/10.1145/1629911.1629935", "dac", 2009]], "Wei Xu": [0, ["Improving STT MRAM storage density through smaller-than-worst-case transistor sizing", ["Wei Xu", "Yiran Chen", "Xiaobin Wang", "Tong Zhang"], "https://doi.org/10.1145/1629911.1629936", "dac", 2009]], "Yiran Chen": [0, ["Improving STT MRAM storage density through smaller-than-worst-case transistor sizing", ["Wei Xu", "Yiran Chen", "Xiaobin Wang", "Tong Zhang"], "https://doi.org/10.1145/1629911.1629936", "dac", 2009]], "Xiaobin Wang": [2.8082522973704727e-09, ["Improving STT MRAM storage density through smaller-than-worst-case transistor sizing", ["Wei Xu", "Yiran Chen", "Xiaobin Wang", "Tong Zhang"], "https://doi.org/10.1145/1629911.1629936", "dac", 2009]], "Tong Zhang": [0, ["Improving STT MRAM storage density through smaller-than-worst-case transistor sizing", ["Wei Xu", "Yiran Chen", "Xiaobin Wang", "Tong Zhang"], "https://doi.org/10.1145/1629911.1629936", "dac", 2009]], "Andreas Kuehlmann": [0, ["EDA in flux: should I stay or should I go?", ["Eshel Haritan", "Andreas Kuehlmann", "Tina Jones", "John Epperheimer", "Jan M. Rabaey", "Rahul Razdan", "Naveen Gupta"], "https://doi.org/10.1145/1629911.1629938", "dac", 2009], ["Guess, solder, measure, repeat: how do I get my mixed-signal chip right?", ["Geoffrey Ying", "Andreas Kuehlmann", "Kenneth S. Kundert", "Georges G. E. Gielen", "Eric Grimme", "Martin OLeary", "Sandeep Tare", "Warren Wong"], "https://doi.org/10.1145/1629911.1630046", "dac", 2009]], "Tina Jones": [0, ["EDA in flux: should I stay or should I go?", ["Eshel Haritan", "Andreas Kuehlmann", "Tina Jones", "John Epperheimer", "Jan M. Rabaey", "Rahul Razdan", "Naveen Gupta"], "https://doi.org/10.1145/1629911.1629938", "dac", 2009]], "John Epperheimer": [0, ["EDA in flux: should I stay or should I go?", ["Eshel Haritan", "Andreas Kuehlmann", "Tina Jones", "John Epperheimer", "Jan M. Rabaey", "Rahul Razdan", "Naveen Gupta"], "https://doi.org/10.1145/1629911.1629938", "dac", 2009]], "Jan M. Rabaey": [0, ["EDA in flux: should I stay or should I go?", ["Eshel Haritan", "Andreas Kuehlmann", "Tina Jones", "John Epperheimer", "Jan M. Rabaey", "Rahul Razdan", "Naveen Gupta"], "https://doi.org/10.1145/1629911.1629938", "dac", 2009]], "Rahul Razdan": [0, ["EDA in flux: should I stay or should I go?", ["Eshel Haritan", "Andreas Kuehlmann", "Tina Jones", "John Epperheimer", "Jan M. Rabaey", "Rahul Razdan", "Naveen Gupta"], "https://doi.org/10.1145/1629911.1629938", "dac", 2009]], "Naveen Gupta": [0, ["EDA in flux: should I stay or should I go?", ["Eshel Haritan", "Andreas Kuehlmann", "Tina Jones", "John Epperheimer", "Jan M. Rabaey", "Rahul Razdan", "Naveen Gupta"], "https://doi.org/10.1145/1629911.1629938", "dac", 2009]], "Shekhar Borkar": [0, ["Design perspectives on 22nm CMOS and beyond", ["Shekhar Borkar"], "https://doi.org/10.1145/1629911.1629940", "dac", 2009]], "Andrzej J. Strojwas": [0, ["Creating an affordable 22nm node using design-lithography co-optimization", ["Andrzej J. Strojwas", "Tejas Jhaveri", "Vyacheslav Rovner", "Lawrence T. Pileggi"], "https://doi.org/10.1145/1629911.1629941", "dac", 2009]], "Tejas Jhaveri": [0, ["Creating an affordable 22nm node using design-lithography co-optimization", ["Andrzej J. Strojwas", "Tejas Jhaveri", "Vyacheslav Rovner", "Lawrence T. Pileggi"], "https://doi.org/10.1145/1629911.1629941", "dac", 2009]], "Vyacheslav Rovner": [0, ["Creating an affordable 22nm node using design-lithography co-optimization", ["Andrzej J. Strojwas", "Tejas Jhaveri", "Vyacheslav Rovner", "Lawrence T. Pileggi"], "https://doi.org/10.1145/1629911.1629941", "dac", 2009]], "Lawrence T. Pileggi": [0, ["Creating an affordable 22nm node using design-lithography co-optimization", ["Andrzej J. Strojwas", "Tejas Jhaveri", "Vyacheslav Rovner", "Lawrence T. Pileggi"], "https://doi.org/10.1145/1629911.1629941", "dac", 2009], ["SRAM parametric failure analysis", ["Jian Wang", "Soner Yaldiz", "Xin Li", "Lawrence T. Pileggi"], "https://doi.org/10.1145/1629911.1630041", "dac", 2009]], "Kaushik Roy": [0, ["Device/circuit interactions at 22nm technology node", ["Kaushik Roy", "Jaydeep P. Kulkarni", "Sumeet Kumar Gupta"], "https://doi.org/10.1145/1629911.1629942", "dac", 2009], ["A voltage-scalable & process variation resilient hybrid SRAM architecture for MPEG-4 video processors", ["Ik Joon Chang", "Debabrata Mohapatra", "Kaushik Roy"], "https://doi.org/10.1145/1629911.1630087", "dac", 2009]], "Jaydeep P. Kulkarni": [0, ["Device/circuit interactions at 22nm technology node", ["Kaushik Roy", "Jaydeep P. Kulkarni", "Sumeet Kumar Gupta"], "https://doi.org/10.1145/1629911.1629942", "dac", 2009]], "Sumeet Kumar Gupta": [0, ["Device/circuit interactions at 22nm technology node", ["Kaushik Roy", "Jaydeep P. Kulkarni", "Sumeet Kumar Gupta"], "https://doi.org/10.1145/1629911.1629942", "dac", 2009]], "Carl J. Anderson": [0, ["Beyond innovation: dealing with the risks and complexity of processor design in 22nm", ["Carl J. Anderson"], "https://doi.org/10.1145/1629911.1629943", "dac", 2009]], "Lerong Cheng": [0, ["Physically justifiable die-level modeling of spatial variation in view of systematic across wafer variability", ["Lerong Cheng", "Puneet Gupta", "Costas J. Spanos", "Kun Qian", "Lei He"], "https://doi.org/10.1145/1629911.1629945", "dac", 2009]], "Puneet Gupta": [0, ["Physically justifiable die-level modeling of spatial variation in view of systematic across wafer variability", ["Lerong Cheng", "Puneet Gupta", "Costas J. Spanos", "Kun Qian", "Lei He"], "https://doi.org/10.1145/1629911.1629945", "dac", 2009]], "Costas J. Spanos": [0, ["Physically justifiable die-level modeling of spatial variation in view of systematic across wafer variability", ["Lerong Cheng", "Puneet Gupta", "Costas J. Spanos", "Kun Qian", "Lei He"], "https://doi.org/10.1145/1629911.1629945", "dac", 2009]], "Kun Qian": [0, ["Physically justifiable die-level modeling of spatial variation in view of systematic across wafer variability", ["Lerong Cheng", "Puneet Gupta", "Costas J. Spanos", "Kun Qian", "Lei He"], "https://doi.org/10.1145/1629911.1629945", "dac", 2009]], "Lei He": [0, ["Physically justifiable die-level modeling of spatial variation in view of systematic across wafer variability", ["Lerong Cheng", "Puneet Gupta", "Costas J. Spanos", "Kun Qian", "Lei He"], "https://doi.org/10.1145/1629911.1629945", "dac", 2009], ["PiCAP: a parallel and incremental capacitance extraction considering stochastic process variation", ["Fang Gong", "Hao Yu", "Lei He"], "https://doi.org/10.1145/1629911.1630109", "dac", 2009]], "Shingo Takahashi": [0, ["A Gaussian mixture model for statistical timing analysis", ["Shingo Takahashi", "Yuki Yoshida", "Shuji Tsukiyama"], "https://doi.org/10.1145/1629911.1629946", "dac", 2009]], "Yuki Yoshida": [0, ["A Gaussian mixture model for statistical timing analysis", ["Shingo Takahashi", "Yuki Yoshida", "Shuji Tsukiyama"], "https://doi.org/10.1145/1629911.1629946", "dac", 2009]], "Shuji Tsukiyama": [0, ["A Gaussian mixture model for statistical timing analysis", ["Shingo Takahashi", "Yuki Yoshida", "Shuji Tsukiyama"], "https://doi.org/10.1145/1629911.1629946", "dac", 2009]], "James R. Burnham": [0, ["A stochastic jitter model for analyzing digital timing-recovery circuits", ["James R. Burnham", "Chih-Kong Ken Yang", "Haitham A. Hindi"], "https://doi.org/10.1145/1629911.1629947", "dac", 2009]], "Chih-Kong Ken Yang": [3.882187105119783e-08, ["A stochastic jitter model for analyzing digital timing-recovery circuits", ["James R. Burnham", "Chih-Kong Ken Yang", "Haitham A. Hindi"], "https://doi.org/10.1145/1629911.1629947", "dac", 2009]], "Haitham A. Hindi": [0, ["A stochastic jitter model for analyzing digital timing-recovery circuits", ["James R. Burnham", "Chih-Kong Ken Yang", "Haitham A. Hindi"], "https://doi.org/10.1145/1629911.1629947", "dac", 2009]], "Jinjun Xiong": [0, ["Statistical ordering of correlated timing quantities and its application for path ranking", ["Jinjun Xiong", "Chandu Visweswariah", "Vladimir Zolotov"], "https://doi.org/10.1145/1629911.1629948", "dac", 2009], ["Statistical multilayer process space coverage for at-speed test", ["Jinjun Xiong", "Yiyu Shi", "Vladimir Zolotov", "Chandu Visweswariah"], "https://doi.org/10.1145/1629911.1630004", "dac", 2009]], "Vladimir Zolotov": [0, ["Statistical ordering of correlated timing quantities and its application for path ranking", ["Jinjun Xiong", "Chandu Visweswariah", "Vladimir Zolotov"], "https://doi.org/10.1145/1629911.1629948", "dac", 2009], ["Statistical multilayer process space coverage for at-speed test", ["Jinjun Xiong", "Yiyu Shi", "Vladimir Zolotov", "Chandu Visweswariah"], "https://doi.org/10.1145/1629911.1630004", "dac", 2009]], "Ayhan A. Mutlu": [0, ["A parametric approach for handling local variation effects in timing analysis", ["Ayhan A. Mutlu", "Jiayong Le", "Ruben Molina", "Mustafa Celik"], "https://doi.org/10.1145/1629911.1629949", "dac", 2009]], "Jiayong Le": [0, ["A parametric approach for handling local variation effects in timing analysis", ["Ayhan A. Mutlu", "Jiayong Le", "Ruben Molina", "Mustafa Celik"], "https://doi.org/10.1145/1629911.1629949", "dac", 2009]], "Ruben Molina": [0, ["A parametric approach for handling local variation effects in timing analysis", ["Ayhan A. Mutlu", "Jiayong Le", "Ruben Molina", "Mustafa Celik"], "https://doi.org/10.1145/1629911.1629949", "dac", 2009]], "Mustafa Celik": [0, ["A parametric approach for handling local variation effects in timing analysis", ["Ayhan A. Mutlu", "Jiayong Le", "Ruben Molina", "Mustafa Celik"], "https://doi.org/10.1145/1629911.1629949", "dac", 2009]], "Karthik Shankar": [0, ["Non-intrusive dynamic application profiling for multitasked applications", ["Karthik Shankar", "Roman L. Lysecky"], "https://doi.org/10.1145/1629911.1629951", "dac", 2009]], "Roman L. Lysecky": [0, ["Non-intrusive dynamic application profiling for multitasked applications", ["Karthik Shankar", "Roman L. Lysecky"], "https://doi.org/10.1145/1629911.1629951", "dac", 2009]], "Chun-Hung Lai": [0, ["A trace-capable instruction cache for cost efficient real-time program trace compression in SoC", ["Chun-Hung Lai", "Fu-Ching Yang", "Chung-Fu Kao", "Ing-Jer Huang"], "https://doi.org/10.1145/1629911.1629952", "dac", 2009]], "Fu-Ching Yang": [1.70262455867487e-05, ["A trace-capable instruction cache for cost efficient real-time program trace compression in SoC", ["Chun-Hung Lai", "Fu-Ching Yang", "Chung-Fu Kao", "Ing-Jer Huang"], "https://doi.org/10.1145/1629911.1629952", "dac", 2009]], "Chung-Fu Kao": [0, ["A trace-capable instruction cache for cost efficient real-time program trace compression in SoC", ["Chun-Hung Lai", "Fu-Ching Yang", "Chung-Fu Kao", "Ing-Jer Huang"], "https://doi.org/10.1145/1629911.1629952", "dac", 2009]], "Ing-Jer Huang": [0, ["A trace-capable instruction cache for cost efficient real-time program trace compression in SoC", ["Chun-Hung Lai", "Fu-Ching Yang", "Chung-Fu Kao", "Ing-Jer Huang"], "https://doi.org/10.1145/1629911.1629952", "dac", 2009]], "Thanh Nga Dang": [0, ["Generating test programs to cover pipeline interactions", ["Thanh Nga Dang", "Abhik Roychoudhury", "Tulika Mitra", "Prabhat Mishra"], "https://doi.org/10.1145/1629911.1629953", "dac", 2009]], "Abhik Roychoudhury": [0, ["Generating test programs to cover pipeline interactions", ["Thanh Nga Dang", "Abhik Roychoudhury", "Tulika Mitra", "Prabhat Mishra"], "https://doi.org/10.1145/1629911.1629953", "dac", 2009], ["Context-sensitive timing analysis of Esterel programs", ["Lei Ju", "Bach Khoa Huynh", "Samarjit Chakraborty", "Abhik Roychoudhury"], "https://doi.org/10.1145/1629911.1630132", "dac", 2009]], "Tulika Mitra": [0, ["Generating test programs to cover pipeline interactions", ["Thanh Nga Dang", "Abhik Roychoudhury", "Tulika Mitra", "Prabhat Mishra"], "https://doi.org/10.1145/1629911.1629953", "dac", 2009], ["Evaluating design trade-offs in customizable processors", ["Unmesh D. Bordoloi", "Huynh Phung Huynh", "Samarjit Chakraborty", "Tulika Mitra"], "https://doi.org/10.1145/1629911.1629978", "dac", 2009], ["Dynamic thermal management via architectural adaptation", ["Ramkumar Jayaseelan", "Tulika Mitra"], "https://doi.org/10.1145/1629911.1630038", "dac", 2009], ["A DVS-based pipelined reconfigurable instruction memory", ["Zhiguo Ge", "Tulika Mitra", "Weng-Fai Wong"], "https://doi.org/10.1145/1629911.1630142", "dac", 2009]], "Prabhat Mishra": [0, ["Generating test programs to cover pipeline interactions", ["Thanh Nga Dang", "Abhik Roychoudhury", "Tulika Mitra", "Prabhat Mishra"], "https://doi.org/10.1145/1629911.1629953", "dac", 2009]], "Chi-Neng Wen": [0, ["NUDA: a non-uniform debugging architecture and non-intrusive race detection for many-core", ["Chi-Neng Wen", "Shu-Hsuan Chou", "Tien-Fu Chen", "Alan Peisheng Su"], "https://doi.org/10.1145/1629911.1629954", "dac", 2009], ["No cache-coherence: a single-cycle ring interconnection for multi-core L1-NUCA sharing on 3D chips", ["Shu-Hsuan Chou", "Chien-Chih Chen", "Chi-Neng Wen", "Yi-Chao Chan", "Tien-Fu Chen", "Chao-Ching Wang", "Jinn-Shyan Wang"], "https://doi.org/10.1145/1629911.1630062", "dac", 2009]], "Shu-Hsuan Chou": [0, ["NUDA: a non-uniform debugging architecture and non-intrusive race detection for many-core", ["Chi-Neng Wen", "Shu-Hsuan Chou", "Tien-Fu Chen", "Alan Peisheng Su"], "https://doi.org/10.1145/1629911.1629954", "dac", 2009], ["No cache-coherence: a single-cycle ring interconnection for multi-core L1-NUCA sharing on 3D chips", ["Shu-Hsuan Chou", "Chien-Chih Chen", "Chi-Neng Wen", "Yi-Chao Chan", "Tien-Fu Chen", "Chao-Ching Wang", "Jinn-Shyan Wang"], "https://doi.org/10.1145/1629911.1630062", "dac", 2009]], "Tien-Fu Chen": [0, ["NUDA: a non-uniform debugging architecture and non-intrusive race detection for many-core", ["Chi-Neng Wen", "Shu-Hsuan Chou", "Tien-Fu Chen", "Alan Peisheng Su"], "https://doi.org/10.1145/1629911.1629954", "dac", 2009], ["No cache-coherence: a single-cycle ring interconnection for multi-core L1-NUCA sharing on 3D chips", ["Shu-Hsuan Chou", "Chien-Chih Chen", "Chi-Neng Wen", "Yi-Chao Chan", "Tien-Fu Chen", "Chao-Ching Wang", "Jinn-Shyan Wang"], "https://doi.org/10.1145/1629911.1630062", "dac", 2009]], "Alan Peisheng Su": [0, ["NUDA: a non-uniform debugging architecture and non-intrusive race detection for many-core", ["Chi-Neng Wen", "Shu-Hsuan Chou", "Tien-Fu Chen", "Alan Peisheng Su"], "https://doi.org/10.1145/1629911.1629954", "dac", 2009]], "Vineeth Veetil": [0, ["Efficient smart sampling based full-chip leakage analysis for intra-die variation considering state dependence", ["Vineeth Veetil", "Dennis Sylvester", "David T. Blaauw", "Saumil Shah", "Steffen Rochel"], "https://doi.org/10.1145/1629911.1629956", "dac", 2009]], "Dennis Sylvester": [0, ["Efficient smart sampling based full-chip leakage analysis for intra-die variation considering state dependence", ["Vineeth Veetil", "Dennis Sylvester", "David T. Blaauw", "Saumil Shah", "Steffen Rochel"], "https://doi.org/10.1145/1629911.1629956", "dac", 2009], ["Vicis: a reliable network for unreliable silicon", ["David Fick", "Andrew DeOrio", "Jin Hu", "Valeria Bertacco", "David T. Blaauw", "Dennis Sylvester"], "https://doi.org/10.1145/1629911.1630119", "dac", 2009]], "Saumil Shah": [0, ["Efficient smart sampling based full-chip leakage analysis for intra-die variation considering state dependence", ["Vineeth Veetil", "Dennis Sylvester", "David T. Blaauw", "Saumil Shah", "Steffen Rochel"], "https://doi.org/10.1145/1629911.1629956", "dac", 2009]], "Steffen Rochel": [0, ["Efficient smart sampling based full-chip leakage analysis for intra-die variation considering state dependence", ["Vineeth Veetil", "Dennis Sylvester", "David T. Blaauw", "Saumil Shah", "Steffen Rochel"], "https://doi.org/10.1145/1629911.1629956", "dac", 2009]], "Eli Arbel": [0, ["Resurrecting infeasible clock-gating functions", ["Eli Arbel", "Cindy Eisner", "Oleg Rokhlenko"], "https://doi.org/10.1145/1629911.1629957", "dac", 2009]], "Cindy Eisner": [0, ["Resurrecting infeasible clock-gating functions", ["Eli Arbel", "Cindy Eisner", "Oleg Rokhlenko"], "https://doi.org/10.1145/1629911.1629957", "dac", 2009]], "Oleg Rokhlenko": [0, ["Resurrecting infeasible clock-gating functions", ["Eli Arbel", "Cindy Eisner", "Oleg Rokhlenko"], "https://doi.org/10.1145/1629911.1629957", "dac", 2009]], "Renshen Wang": [3.846308037694368e-12, ["Low power gated bus synthesis using shortest-path Steiner graph for system-on-chip communications", ["Renshen Wang", "Nan-Chi Chou", "Bill Salefski", "Chung-Kuan Cheng"], "https://doi.org/10.1145/1629911.1629958", "dac", 2009]], "Nan-Chi Chou": [0, ["Low power gated bus synthesis using shortest-path Steiner graph for system-on-chip communications", ["Renshen Wang", "Nan-Chi Chou", "Bill Salefski", "Chung-Kuan Cheng"], "https://doi.org/10.1145/1629911.1629958", "dac", 2009]], "Bill Salefski": [0, ["Low power gated bus synthesis using shortest-path Steiner graph for system-on-chip communications", ["Renshen Wang", "Nan-Chi Chou", "Bill Salefski", "Chung-Kuan Cheng"], "https://doi.org/10.1145/1629911.1629958", "dac", 2009]], "Chung-Kuan Cheng": [0, ["Low power gated bus synthesis using shortest-path Steiner graph for system-on-chip communications", ["Renshen Wang", "Nan-Chi Chou", "Bill Salefski", "Chung-Kuan Cheng"], "https://doi.org/10.1145/1629911.1629958", "dac", 2009]], "Cedric Walravens": [0, ["ActivaSC: a highly efficient and non-intrusive extension for activity-based analysis of SystemC models", ["Cedric Walravens", "Yves Vanderperren", "Wim Dehaene"], "https://doi.org/10.1145/1629911.1629959", "dac", 2009]], "Yves Vanderperren": [0, ["ActivaSC: a highly efficient and non-intrusive extension for activity-based analysis of SystemC models", ["Cedric Walravens", "Yves Vanderperren", "Wim Dehaene"], "https://doi.org/10.1145/1629911.1629959", "dac", 2009]], "Wim Dehaene": [0, ["ActivaSC: a highly efficient and non-intrusive extension for activity-based analysis of SystemC models", ["Cedric Walravens", "Yves Vanderperren", "Wim Dehaene"], "https://doi.org/10.1145/1629911.1629959", "dac", 2009]], "Jin Shi": [0, ["GPU friendly fast Poisson solver for structured power grid network analysis", ["Jin Shi", "Yici Cai", "Wenting Hou", "Liwei Ma", "Sheldon X.-D. Tan", "Pei-Hsin Ho", "Xiaoyi Wang"], "https://doi.org/10.1145/1629911.1629961", "dac", 2009]], "Yici Cai": [0, ["GPU friendly fast Poisson solver for structured power grid network analysis", ["Jin Shi", "Yici Cai", "Wenting Hou", "Liwei Ma", "Sheldon X.-D. Tan", "Pei-Hsin Ho", "Xiaoyi Wang"], "https://doi.org/10.1145/1629911.1629961", "dac", 2009]], "Wenting Hou": [0, ["GPU friendly fast Poisson solver for structured power grid network analysis", ["Jin Shi", "Yici Cai", "Wenting Hou", "Liwei Ma", "Sheldon X.-D. Tan", "Pei-Hsin Ho", "Xiaoyi Wang"], "https://doi.org/10.1145/1629911.1629961", "dac", 2009]], "Liwei Ma": [0, ["GPU friendly fast Poisson solver for structured power grid network analysis", ["Jin Shi", "Yici Cai", "Wenting Hou", "Liwei Ma", "Sheldon X.-D. Tan", "Pei-Hsin Ho", "Xiaoyi Wang"], "https://doi.org/10.1145/1629911.1629961", "dac", 2009]], "Sheldon X.-D. Tan": [0, ["GPU friendly fast Poisson solver for structured power grid network analysis", ["Jin Shi", "Yici Cai", "Wenting Hou", "Liwei Ma", "Sheldon X.-D. Tan", "Pei-Hsin Ho", "Xiaoyi Wang"], "https://doi.org/10.1145/1629911.1629961", "dac", 2009]], "Pei-Hsin Ho": [0, ["GPU friendly fast Poisson solver for structured power grid network analysis", ["Jin Shi", "Yici Cai", "Wenting Hou", "Liwei Ma", "Sheldon X.-D. Tan", "Pei-Hsin Ho", "Xiaoyi Wang"], "https://doi.org/10.1145/1629911.1629961", "dac", 2009]], "Xiaoyi Wang": [2.5983750063683295e-13, ["GPU friendly fast Poisson solver for structured power grid network analysis", ["Jin Shi", "Yici Cai", "Wenting Hou", "Liwei Ma", "Sheldon X.-D. Tan", "Pei-Hsin Ho", "Xiaoyi Wang"], "https://doi.org/10.1145/1629911.1629961", "dac", 2009]], "Nahi H. Abdul Ghani": [0, ["Fast vectorless power grid verification using an approximate inverse technique", ["Nahi H. Abdul Ghani", "Farid N. Najm"], "https://doi.org/10.1145/1629911.1629962", "dac", 2009]], "Farid N. Najm": [0, ["Fast vectorless power grid verification using an approximate inverse technique", ["Nahi H. Abdul Ghani", "Farid N. Najm"], "https://doi.org/10.1145/1629911.1629962", "dac", 2009], ["Clock skew optimization via wiresizing for timing sign-off covering all process corners", ["Sari Onaissi", "Khaled R. Heloue", "Farid N. Najm"], "https://doi.org/10.1145/1629911.1629964", "dac", 2009]], "Gorschwin Fey": [0, ["Computing bounds for fault tolerance using formal techniques", ["Gorschwin Fey", "Andre Sulflow", "Rolf Drechsler"], "https://doi.org/10.1145/1629911.1629963", "dac", 2009]], "Andre Sulflow": [0, ["Computing bounds for fault tolerance using formal techniques", ["Gorschwin Fey", "Andre Sulflow", "Rolf Drechsler"], "https://doi.org/10.1145/1629911.1629963", "dac", 2009]], "Rolf Drechsler": [0, ["Computing bounds for fault tolerance using formal techniques", ["Gorschwin Fey", "Andre Sulflow", "Rolf Drechsler"], "https://doi.org/10.1145/1629911.1629963", "dac", 2009], ["BDD-based synthesis of reversible logic for large functions", ["Robert Wille", "Rolf Drechsler"], "https://doi.org/10.1145/1629911.1629984", "dac", 2009]], "Sari Onaissi": [0, ["Clock skew optimization via wiresizing for timing sign-off covering all process corners", ["Sari Onaissi", "Khaled R. Heloue", "Farid N. Najm"], "https://doi.org/10.1145/1629911.1629964", "dac", 2009]], "Khaled R. Heloue": [0, ["Clock skew optimization via wiresizing for timing sign-off covering all process corners", ["Sari Onaissi", "Khaled R. Heloue", "Farid N. Najm"], "https://doi.org/10.1145/1629911.1629964", "dac", 2009]], "Jason Cong": [0, ["Moore's Law: another casualty of the financial meltdown?", ["Jason Cong", "N. S. Nagaraj", "Ruchir Puri", "William H. Joyner", "Jeff Burns", "Moshe Gavrielov", "Riko Radojcic", "Peter Rickert", "Hans Stork"], "https://doi.org/10.1145/1629911.1629966", "dac", 2009], ["From milliwatts to megawatts: system level power challenge", ["Ruchir Puri", "Eshel Haritan", "Stan Krolikoski", "Jason Cong", "Tim Kogel", "Bradley D. McCredie", "John Shen", "Andres Takach"], "https://doi.org/10.1145/1629911.1630105", "dac", 2009]], "N. S. Nagaraj": [0, ["Moore's Law: another casualty of the financial meltdown?", ["Jason Cong", "N. S. Nagaraj", "Ruchir Puri", "William H. Joyner", "Jeff Burns", "Moshe Gavrielov", "Riko Radojcic", "Peter Rickert", "Hans Stork"], "https://doi.org/10.1145/1629911.1629966", "dac", 2009]], "Ruchir Puri": [0, ["Moore's Law: another casualty of the financial meltdown?", ["Jason Cong", "N. S. Nagaraj", "Ruchir Puri", "William H. Joyner", "Jeff Burns", "Moshe Gavrielov", "Riko Radojcic", "Peter Rickert", "Hans Stork"], "https://doi.org/10.1145/1629911.1629966", "dac", 2009], ["From milliwatts to megawatts: system level power challenge", ["Ruchir Puri", "Eshel Haritan", "Stan Krolikoski", "Jason Cong", "Tim Kogel", "Bradley D. McCredie", "John Shen", "Andres Takach"], "https://doi.org/10.1145/1629911.1630105", "dac", 2009]], "William H. Joyner": [0, ["Moore's Law: another casualty of the financial meltdown?", ["Jason Cong", "N. S. Nagaraj", "Ruchir Puri", "William H. Joyner", "Jeff Burns", "Moshe Gavrielov", "Riko Radojcic", "Peter Rickert", "Hans Stork"], "https://doi.org/10.1145/1629911.1629966", "dac", 2009]], "Jeff Burns": [0, ["Moore's Law: another casualty of the financial meltdown?", ["Jason Cong", "N. S. Nagaraj", "Ruchir Puri", "William H. Joyner", "Jeff Burns", "Moshe Gavrielov", "Riko Radojcic", "Peter Rickert", "Hans Stork"], "https://doi.org/10.1145/1629911.1629966", "dac", 2009]], "Moshe Gavrielov": [0, ["Moore's Law: another casualty of the financial meltdown?", ["Jason Cong", "N. S. Nagaraj", "Ruchir Puri", "William H. Joyner", "Jeff Burns", "Moshe Gavrielov", "Riko Radojcic", "Peter Rickert", "Hans Stork"], "https://doi.org/10.1145/1629911.1629966", "dac", 2009]], "Riko Radojcic": [0, ["Moore's Law: another casualty of the financial meltdown?", ["Jason Cong", "N. S. Nagaraj", "Ruchir Puri", "William H. Joyner", "Jeff Burns", "Moshe Gavrielov", "Riko Radojcic", "Peter Rickert", "Hans Stork"], "https://doi.org/10.1145/1629911.1629966", "dac", 2009]], "Peter Rickert": [0, ["Moore's Law: another casualty of the financial meltdown?", ["Jason Cong", "N. S. Nagaraj", "Ruchir Puri", "William H. Joyner", "Jeff Burns", "Moshe Gavrielov", "Riko Radojcic", "Peter Rickert", "Hans Stork"], "https://doi.org/10.1145/1629911.1629966", "dac", 2009]], "Hans Stork": [0, ["Moore's Law: another casualty of the financial meltdown?", ["Jason Cong", "N. S. Nagaraj", "Ruchir Puri", "William H. Joyner", "Jeff Burns", "Moshe Gavrielov", "Riko Radojcic", "Peter Rickert", "Hans Stork"], "https://doi.org/10.1145/1629911.1629966", "dac", 2009]], "Pradip A. Thaker": [0, ["Holistic verification: myth or magic bullet?", ["Pradip A. Thaker"], "https://doi.org/10.1145/1629911.1629968", "dac", 2009]], "Warren Stapleton": [0, ["Verification problems in reusing internal design components", ["Warren Stapleton", "Paul Tobin"], "https://doi.org/10.1145/1629911.1629969", "dac", 2009]], "Paul Tobin": [0, ["Verification problems in reusing internal design components", ["Warren Stapleton", "Paul Tobin"], "https://doi.org/10.1145/1629911.1629969", "dac", 2009]], "Dave Whipp": [0, ["Exploiting \"architecture for verification\" to streamline the verification process", ["Dave Whipp"], "https://doi.org/10.1145/1629911.1629970", "dac", 2009]], "Eric Chesters": [0, ["Role of the verification team throughout the ASIC development life cycle", ["Eric Chesters"], "https://doi.org/10.1145/1629911.1629971", "dac", 2009]], "Hui Zeng": [0, ["MPTLsim: a simulator for X86 multicore processors", ["Hui Zeng", "Matt T. Yourst", "Kanad Ghose", "Dmitry V. Ponomarev"], "https://doi.org/10.1145/1629911.1629974", "dac", 2009]], "Matt T. Yourst": [0, ["MPTLsim: a simulator for X86 multicore processors", ["Hui Zeng", "Matt T. Yourst", "Kanad Ghose", "Dmitry V. Ponomarev"], "https://doi.org/10.1145/1629911.1629974", "dac", 2009]], "Kanad Ghose": [0, ["MPTLsim: a simulator for X86 multicore processors", ["Hui Zeng", "Matt T. Yourst", "Kanad Ghose", "Dmitry V. Ponomarev"], "https://doi.org/10.1145/1629911.1629974", "dac", 2009]], "Dmitry V. Ponomarev": [0, ["MPTLsim: a simulator for X86 multicore processors", ["Hui Zeng", "Matt T. Yourst", "Kanad Ghose", "Dmitry V. Ponomarev"], "https://doi.org/10.1145/1629911.1629974", "dac", 2009]], "Tsuyoshi Isshiki": [0, ["Trace-driven workload simulation method for Multiprocessor System-On-Chips", ["Tsuyoshi Isshiki", "Dongju Li", "Hiroaki Kunieda", "Toshio Isomura", "Kazuo Satou"], "https://doi.org/10.1145/1629911.1629975", "dac", 2009]], "Dongju Li": [0, ["Trace-driven workload simulation method for Multiprocessor System-On-Chips", ["Tsuyoshi Isshiki", "Dongju Li", "Hiroaki Kunieda", "Toshio Isomura", "Kazuo Satou"], "https://doi.org/10.1145/1629911.1629975", "dac", 2009]], "Hiroaki Kunieda": [0, ["Trace-driven workload simulation method for Multiprocessor System-On-Chips", ["Tsuyoshi Isshiki", "Dongju Li", "Hiroaki Kunieda", "Toshio Isomura", "Kazuo Satou"], "https://doi.org/10.1145/1629911.1629975", "dac", 2009]], "Toshio Isomura": [0, ["Trace-driven workload simulation method for Multiprocessor System-On-Chips", ["Tsuyoshi Isshiki", "Dongju Li", "Hiroaki Kunieda", "Toshio Isomura", "Kazuo Satou"], "https://doi.org/10.1145/1629911.1629975", "dac", 2009]], "Kazuo Satou": [0, ["Trace-driven workload simulation method for Multiprocessor System-On-Chips", ["Tsuyoshi Isshiki", "Dongju Li", "Hiroaki Kunieda", "Toshio Isomura", "Kazuo Satou"], "https://doi.org/10.1145/1629911.1629975", "dac", 2009]], "Lang Lin": [0, ["Analysis and mitigation of process variation impacts on Power-Attack Tolerance", ["Lang Lin", "Wayne P. Burleson"], "https://doi.org/10.1145/1629911.1629977", "dac", 2009]], "Wayne P. Burleson": [0, ["Analysis and mitigation of process variation impacts on Power-Attack Tolerance", ["Lang Lin", "Wayne P. Burleson"], "https://doi.org/10.1145/1629911.1629977", "dac", 2009]], "Huynh Phung Huynh": [0, ["Evaluating design trade-offs in customizable processors", ["Unmesh D. Bordoloi", "Huynh Phung Huynh", "Samarjit Chakraborty", "Tulika Mitra"], "https://doi.org/10.1145/1629911.1629978", "dac", 2009]], "Haris Javaid": [0, ["A design flow for application specific heterogeneous pipelined multiprocessor systems", ["Haris Javaid", "Sri Parameswaran"], "https://doi.org/10.1145/1629911.1629979", "dac", 2009]], "Sri Parameswaran": [0, ["A design flow for application specific heterogeneous pipelined multiprocessor systems", ["Haris Javaid", "Sri Parameswaran"], "https://doi.org/10.1145/1629911.1629979", "dac", 2009]], "Arash Arfaee": [0, ["Xquasher: a tool for efficient computation of multiple linear expressions", ["Arash Arfaee", "Ali Irturk", "Nikolay Laptev", "Farzan Fallah", "Ryan Kastner"], "https://doi.org/10.1145/1629911.1629980", "dac", 2009]], "Ali Irturk": [0, ["Xquasher: a tool for efficient computation of multiple linear expressions", ["Arash Arfaee", "Ali Irturk", "Nikolay Laptev", "Farzan Fallah", "Ryan Kastner"], "https://doi.org/10.1145/1629911.1629980", "dac", 2009]], "Nikolay Laptev": [0, ["Xquasher: a tool for efficient computation of multiple linear expressions", ["Arash Arfaee", "Ali Irturk", "Nikolay Laptev", "Farzan Fallah", "Ryan Kastner"], "https://doi.org/10.1145/1629911.1629980", "dac", 2009]], "Farzan Fallah": [0, ["Xquasher: a tool for efficient computation of multiple linear expressions", ["Arash Arfaee", "Ali Irturk", "Nikolay Laptev", "Farzan Fallah", "Ryan Kastner"], "https://doi.org/10.1145/1629911.1629980", "dac", 2009]], "Ryan Kastner": [0, ["Xquasher: a tool for efficient computation of multiple linear expressions", ["Arash Arfaee", "Ali Irturk", "Nikolay Laptev", "Farzan Fallah", "Ryan Kastner"], "https://doi.org/10.1145/1629911.1629980", "dac", 2009]], "Cliff Chiung-Yu Lin": [0, ["ILP-based pin-count aware design methodology for microfluidic biochips", ["Cliff Chiung-Yu Lin", "Yao-Wen Chang"], "https://doi.org/10.1145/1629911.1629982", "dac", 2009]], "Yao-Wen Chang": [4.253035257306692e-08, ["ILP-based pin-count aware design methodology for microfluidic biochips", ["Cliff Chiung-Yu Lin", "Yao-Wen Chang"], "https://doi.org/10.1145/1629911.1629982", "dac", 2009], ["Flip-chip routing with unified area-I/O pad assignments for package-board co-design", ["Jia-Wei Fang", "Martin D. F. Wong", "Yao-Wen Chang"], "https://doi.org/10.1145/1629911.1630002", "dac", 2009], ["Spare-cell-aware multilevel analytical placement", ["Zhe-Wei Jiang", "Meng-Kai Hsu", "Yao-Wen Chang", "Kai-Yuan Chao"], "https://doi.org/10.1145/1629911.1630027", "dac", 2009], ["Thermal-driven analog placement considering device matching", ["Mark Po-Hung Lin", "Hongbo Zhang", "Martin D. F. Wong", "Yao-Wen Chang"], "https://doi.org/10.1145/1629911.1630064", "dac", 2009]], "Duo Ding": [0, ["O-Router: an optical routing framework for low power on-chip silicon nano-photonic integration", ["Duo Ding", "Yilin Zhang", "Haiyu Huang", "Ray T. Chen", "David Z. Pan"], "https://doi.org/10.1145/1629911.1629983", "dac", 2009]], "Yilin Zhang": [0, ["O-Router: an optical routing framework for low power on-chip silicon nano-photonic integration", ["Duo Ding", "Yilin Zhang", "Haiyu Huang", "Ray T. Chen", "David Z. Pan"], "https://doi.org/10.1145/1629911.1629983", "dac", 2009]], "Haiyu Huang": [0, ["O-Router: an optical routing framework for low power on-chip silicon nano-photonic integration", ["Duo Ding", "Yilin Zhang", "Haiyu Huang", "Ray T. Chen", "David Z. Pan"], "https://doi.org/10.1145/1629911.1629983", "dac", 2009]], "Ray T. Chen": [0, ["O-Router: an optical routing framework for low power on-chip silicon nano-photonic integration", ["Duo Ding", "Yilin Zhang", "Haiyu Huang", "Ray T. Chen", "David Z. Pan"], "https://doi.org/10.1145/1629911.1629983", "dac", 2009]], "Robert Wille": [0, ["BDD-based synthesis of reversible logic for large functions", ["Robert Wille", "Rolf Drechsler"], "https://doi.org/10.1145/1629911.1629984", "dac", 2009]], "Michael Pellauer": [0, ["Soft connections: addressing the hardware-design modularity problem", ["Michael Pellauer", "Michael Adler", "Derek Chiou", "Joel S. Emer"], "https://doi.org/10.1145/1629911.1629986", "dac", 2009]], "Michael Adler": [0, ["Soft connections: addressing the hardware-design modularity problem", ["Michael Pellauer", "Michael Adler", "Derek Chiou", "Joel S. Emer"], "https://doi.org/10.1145/1629911.1629986", "dac", 2009]], "Derek Chiou": [0, ["Soft connections: addressing the hardware-design modularity problem", ["Michael Pellauer", "Michael Adler", "Derek Chiou", "Joel S. Emer"], "https://doi.org/10.1145/1629911.1629986", "dac", 2009]], "Joel S. Emer": [0, ["Soft connections: addressing the hardware-design modularity problem", ["Michael Pellauer", "Michael Adler", "Derek Chiou", "Joel S. Emer"], "https://doi.org/10.1145/1629911.1629986", "dac", 2009]], "Andrei Hagiescu": [0, ["A computing origami: folding streams in FPGAs", ["Andrei Hagiescu", "Weng-Fai Wong", "David F. Bacon", "Rodric M. Rabbah"], "https://doi.org/10.1145/1629911.1629987", "dac", 2009]], "Weng-Fai Wong": [0, ["A computing origami: folding streams in FPGAs", ["Andrei Hagiescu", "Weng-Fai Wong", "David F. Bacon", "Rodric M. Rabbah"], "https://doi.org/10.1145/1629911.1629987", "dac", 2009], ["A DVS-based pipelined reconfigurable instruction memory", ["Zhiguo Ge", "Tulika Mitra", "Weng-Fai Wong"], "https://doi.org/10.1145/1629911.1630142", "dac", 2009]], "David F. Bacon": [0, ["A computing origami: folding streams in FPGAs", ["Andrei Hagiescu", "Weng-Fai Wong", "David F. Bacon", "Rodric M. Rabbah"], "https://doi.org/10.1145/1629911.1629987", "dac", 2009]], "Rodric M. Rabbah": [0, ["A computing origami: folding streams in FPGAs", ["Andrei Hagiescu", "Weng-Fai Wong", "David F. Bacon", "Rodric M. Rabbah"], "https://doi.org/10.1145/1629911.1629987", "dac", 2009]], "Dmitry Bufistov": [0, ["Retiming and recycling for elastic systems with early evaluation", ["Dmitry Bufistov", "Jordi Cortadella", "Marc Galceran Oms", "Jorge Julvez", "Michael Kishinevsky"], "https://doi.org/10.1145/1629911.1629988", "dac", 2009]], "Marc Galceran Oms": [0, ["Retiming and recycling for elastic systems with early evaluation", ["Dmitry Bufistov", "Jordi Cortadella", "Marc Galceran Oms", "Jorge Julvez", "Michael Kishinevsky"], "https://doi.org/10.1145/1629911.1629988", "dac", 2009], ["Speculation in elastic systems", ["Marc Galceran Oms", "Jordi Cortadella", "Michael Kishinevsky"], "https://doi.org/10.1145/1629911.1629989", "dac", 2009]], "Jorge Julvez": [0, ["Retiming and recycling for elastic systems with early evaluation", ["Dmitry Bufistov", "Jordi Cortadella", "Marc Galceran Oms", "Jorge Julvez", "Michael Kishinevsky"], "https://doi.org/10.1145/1629911.1629988", "dac", 2009]], "Michael Kishinevsky": [0, ["Retiming and recycling for elastic systems with early evaluation", ["Dmitry Bufistov", "Jordi Cortadella", "Marc Galceran Oms", "Jorge Julvez", "Michael Kishinevsky"], "https://doi.org/10.1145/1629911.1629988", "dac", 2009], ["Speculation in elastic systems", ["Marc Galceran Oms", "Jordi Cortadella", "Michael Kishinevsky"], "https://doi.org/10.1145/1629911.1629989", "dac", 2009]], "Mark Redford": [0, ["DFM: don't care or competitive weapon?", ["Mark Redford", "Joseph Sawicki", "Prasad Subramaniam", "Cliff Hou", "Yervant Zorian", "Kimon Michaels"], "https://doi.org/10.1145/1629911.1629991", "dac", 2009]], "Joseph Sawicki": [0, ["DFM: don't care or competitive weapon?", ["Mark Redford", "Joseph Sawicki", "Prasad Subramaniam", "Cliff Hou", "Yervant Zorian", "Kimon Michaels"], "https://doi.org/10.1145/1629911.1629991", "dac", 2009]], "Prasad Subramaniam": [0, ["DFM: don't care or competitive weapon?", ["Mark Redford", "Joseph Sawicki", "Prasad Subramaniam", "Cliff Hou", "Yervant Zorian", "Kimon Michaels"], "https://doi.org/10.1145/1629911.1629991", "dac", 2009]], "Cliff Hou": [0, ["DFM: don't care or competitive weapon?", ["Mark Redford", "Joseph Sawicki", "Prasad Subramaniam", "Cliff Hou", "Yervant Zorian", "Kimon Michaels"], "https://doi.org/10.1145/1629911.1629991", "dac", 2009]], "Yervant Zorian": [0, ["DFM: don't care or competitive weapon?", ["Mark Redford", "Joseph Sawicki", "Prasad Subramaniam", "Cliff Hou", "Yervant Zorian", "Kimon Michaels"], "https://doi.org/10.1145/1629911.1629991", "dac", 2009]], "Kimon Michaels": [0, ["DFM: don't care or competitive weapon?", ["Mark Redford", "Joseph Sawicki", "Prasad Subramaniam", "Cliff Hou", "Yervant Zorian", "Kimon Michaels"], "https://doi.org/10.1145/1629911.1629991", "dac", 2009]], "Jeff Welser": [0, ["The semiconductor industry's nanoelectronics research initiative: motivation and challenges", ["Jeff Welser"], "https://doi.org/10.1145/1629911.1629993", "dac", 2009]], "Ken Uchida": [0, ["Single-electron devices for ubiquitous and secure computing applications", ["Ken Uchida"], "https://doi.org/10.1145/1629911.1629994", "dac", 2009]], "Albert Lin": [0, ["Digital VLSI logic technology using Carbon Nanotube FETs: frequently asked questions", ["Nishant Patil", "Albert Lin", "Jie Zhang", "H.-S. Philip Wong", "Subhasish Mitra"], "https://doi.org/10.1145/1629911.1629995", "dac", 2009]], "H.-S. Philip Wong": [0, ["Digital VLSI logic technology using Carbon Nanotube FETs: frequently asked questions", ["Nishant Patil", "Albert Lin", "Jie Zhang", "H.-S. Philip Wong", "Subhasish Mitra"], "https://doi.org/10.1145/1629911.1629995", "dac", 2009]], "Kelin J. Kuhn": [0, ["CMOS scaling beyond 32nm: challenges and opportunities", ["Kelin J. Kuhn"], "https://doi.org/10.1145/1629911.1629996", "dac", 2009]], "Chih-Hung Liu": [0, ["An O(n log n) path-based obstacle-avoiding algorithm for rectilinear Steiner tree construction", ["Chih-Hung Liu", "Shih-Yi Yuan", "Sy-Yen Kuo", "Yao-Hsin Chou"], "https://doi.org/10.1145/1629911.1629998", "dac", 2009]], "Shih-Yi Yuan": [0, ["An O(n log n) path-based obstacle-avoiding algorithm for rectilinear Steiner tree construction", ["Chih-Hung Liu", "Shih-Yi Yuan", "Sy-Yen Kuo", "Yao-Hsin Chou"], "https://doi.org/10.1145/1629911.1629998", "dac", 2009]], "Sy-Yen Kuo": [0, ["An O(n log n) path-based obstacle-avoiding algorithm for rectilinear Steiner tree construction", ["Chih-Hung Liu", "Shih-Yi Yuan", "Sy-Yen Kuo", "Yao-Hsin Chou"], "https://doi.org/10.1145/1629911.1629998", "dac", 2009], ["Handling don't-care conditions in high-level synthesis and application for reducing initialized registers", ["Hong-Zu Chou", "Kai-Hui Chang", "Sy-Yen Kuo"], "https://doi.org/10.1145/1629911.1630019", "dac", 2009]], "Yao-Hsin Chou": [0, ["An O(n log n) path-based obstacle-avoiding algorithm for rectilinear Steiner tree construction", ["Chih-Hung Liu", "Shih-Yi Yuan", "Sy-Yen Kuo", "Yao-Hsin Chou"], "https://doi.org/10.1145/1629911.1629998", "dac", 2009]], "Tai-Hsuan Wu": [7.0624899869552605e-15, ["GRIP: scalable 3D global routing using integer programming", ["Tai-Hsuan Wu", "Azadeh Davoodi", "Jeffrey T. Linderoth"], "https://doi.org/10.1145/1629911.1629999", "dac", 2009]], "Azadeh Davoodi": [0, ["GRIP: scalable 3D global routing using integer programming", ["Tai-Hsuan Wu", "Azadeh Davoodi", "Jeffrey T. Linderoth"], "https://doi.org/10.1145/1629911.1629999", "dac", 2009]], "Jeffrey T. Linderoth": [0, ["GRIP: scalable 3D global routing using integer programming", ["Tai-Hsuan Wu", "Azadeh Davoodi", "Jeffrey T. Linderoth"], "https://doi.org/10.1145/1629911.1629999", "dac", 2009]], "Hui Kong": [0, ["Automatic bus planner for dense PCBs", ["Hui Kong", "Tan Yan", "Martin D. F. Wong"], "https://doi.org/10.1145/1629911.1630000", "dac", 2009]], "Tan Yan": [0, ["Automatic bus planner for dense PCBs", ["Hui Kong", "Tan Yan", "Martin D. F. Wong"], "https://doi.org/10.1145/1629911.1630000", "dac", 2009], ["A correct network flow model for escape routing", ["Tan Yan", "Martin D. F. Wong"], "https://doi.org/10.1145/1629911.1630001", "dac", 2009]], "Martin D. F. Wong": [0, ["Automatic bus planner for dense PCBs", ["Hui Kong", "Tan Yan", "Martin D. F. Wong"], "https://doi.org/10.1145/1629911.1630000", "dac", 2009], ["A correct network flow model for escape routing", ["Tan Yan", "Martin D. F. Wong"], "https://doi.org/10.1145/1629911.1630001", "dac", 2009], ["Flip-chip routing with unified area-I/O pad assignments for package-board co-design", ["Jia-Wei Fang", "Martin D. F. Wong", "Yao-Wen Chang"], "https://doi.org/10.1145/1629911.1630002", "dac", 2009], ["Thermal-driven analog placement considering device matching", ["Mark Po-Hung Lin", "Hongbo Zhang", "Martin D. F. Wong", "Yao-Wen Chang"], "https://doi.org/10.1145/1629911.1630064", "dac", 2009]], "Jia-Wei Fang": [0, ["Flip-chip routing with unified area-I/O pad assignments for package-board co-design", ["Jia-Wei Fang", "Martin D. F. Wong", "Yao-Wen Chang"], "https://doi.org/10.1145/1629911.1630002", "dac", 2009]], "Yiyu Shi": [0, ["Statistical multilayer process space coverage for at-speed test", ["Jinjun Xiong", "Yiyu Shi", "Vladimir Zolotov", "Chandu Visweswariah"], "https://doi.org/10.1145/1629911.1630004", "dac", 2009]], "Nicholas Callegari": [0, ["Speedpath analysis based on hypothesis pruning and ranking", ["Nicholas Callegari", "Li-C. Wang", "Pouria Bastani"], "https://doi.org/10.1145/1629911.1630005", "dac", 2009]], "Li-C. Wang": [9.818648686632514e-05, ["Speedpath analysis based on hypothesis pruning and ranking", ["Nicholas Callegari", "Li-C. Wang", "Pouria Bastani"], "https://doi.org/10.1145/1629911.1630005", "dac", 2009], ["Predicting variability in nanoscale lithography processes", ["Dragoljub Gagi Drmanac", "Frank Liu", "Li-C. Wang"], "https://doi.org/10.1145/1629911.1630053", "dac", 2009]], "Pouria Bastani": [0, ["Speedpath analysis based on hypothesis pruning and ranking", ["Nicholas Callegari", "Li-C. Wang", "Pouria Bastani"], "https://doi.org/10.1145/1629911.1630005", "dac", 2009]], "Xiao Liu": [0, ["Interconnection fabric design for tracing signals in post-silicon validation", ["Xiao Liu", "Qiang Xu"], "https://doi.org/10.1145/1629911.1630006", "dac", 2009]], "Qiang Xu": [0, ["Interconnection fabric design for tracing signals in post-silicon validation", ["Xiao Liu", "Qiang Xu"], "https://doi.org/10.1145/1629911.1630006", "dac", 2009], ["On systematic illegal state identification for pseudo-functional testing", ["Feng Yuan", "Qiang Xu"], "https://doi.org/10.1145/1629911.1630095", "dac", 2009]], "Anant Vishnoi": [0, ["Online cache state dumping for processor debug", ["Anant Vishnoi", "Preeti Ranjan Panda", "M. Balakrishnan"], "https://doi.org/10.1145/1629911.1630007", "dac", 2009]], "Preeti Ranjan Panda": [0, ["Online cache state dumping for processor debug", ["Anant Vishnoi", "Preeti Ranjan Panda", "M. Balakrishnan"], "https://doi.org/10.1145/1629911.1630007", "dac", 2009]], "M. Balakrishnan": [0, ["Online cache state dumping for processor debug", ["Anant Vishnoi", "Preeti Ranjan Panda", "M. Balakrishnan"], "https://doi.org/10.1145/1629911.1630007", "dac", 2009]], "Xin Li": [0, ["Finding deterministic solution from underdetermined equation: large-scale performance modeling by least angle regression", ["Xin Li"], "https://doi.org/10.1145/1629911.1630009", "dac", 2009], ["Efficient design-specific worst-case corner extraction for integrated circuits", ["Hong Zhang", "Tsung-Hao Chen", "Ming Yuan Ting", "Xin Li"], "https://doi.org/10.1145/1629911.1630013", "dac", 2009], ["SRAM parametric failure analysis", ["Jian Wang", "Soner Yaldiz", "Xin Li", "Lawrence T. Pileggi"], "https://doi.org/10.1145/1629911.1630041", "dac", 2009]], "Amit Mehrotra": [0, ["A robust and efficient harmonic balance (HB) using direct solution of HB Jacobian", ["Amit Mehrotra", "Abhishek Somani"], "https://doi.org/10.1145/1629911.1630010", "dac", 2009]], "Abhishek Somani": [0, ["A robust and efficient harmonic balance (HB) using direct solution of HB Jacobian", ["Amit Mehrotra", "Abhishek Somani"], "https://doi.org/10.1145/1629911.1630010", "dac", 2009]], "Jaeha Kim": [0.9453411847352982, ["Stochastic steady-state and AC analyses of mixed-signal systems", ["Jaeha Kim", "Jihong Ren", "Mark A. Horowitz"], "https://doi.org/10.1145/1629911.1630011", "dac", 2009]], "Jihong Ren": [0, ["Stochastic steady-state and AC analyses of mixed-signal systems", ["Jaeha Kim", "Jihong Ren", "Mark A. Horowitz"], "https://doi.org/10.1145/1629911.1630011", "dac", 2009]], "Mark A. Horowitz": [0, ["Stochastic steady-state and AC analyses of mixed-signal systems", ["Jaeha Kim", "Jihong Ren", "Mark A. Horowitz"], "https://doi.org/10.1145/1629911.1630011", "dac", 2009]], "Wei Dong": [0.00018742437532637268, ["Parallelizable stable explicit numerical integration for efficient circuit simulation", ["Wei Dong", "Peng Li"], "https://doi.org/10.1145/1629911.1630012", "dac", 2009]], "Peng Li": [0, ["Parallelizable stable explicit numerical integration for efficient circuit simulation", ["Wei Dong", "Peng Li"], "https://doi.org/10.1145/1629911.1630012", "dac", 2009]], "Hong Zhang": [0, ["Efficient design-specific worst-case corner extraction for integrated circuits", ["Hong Zhang", "Tsung-Hao Chen", "Ming Yuan Ting", "Xin Li"], "https://doi.org/10.1145/1629911.1630013", "dac", 2009]], "Tsung-Hao Chen": [0, ["Efficient design-specific worst-case corner extraction for integrated circuits", ["Hong Zhang", "Tsung-Hao Chen", "Ming Yuan Ting", "Xin Li"], "https://doi.org/10.1145/1629911.1630013", "dac", 2009]], "Ming Yuan Ting": [0, ["Efficient design-specific worst-case corner extraction for integrated circuits", ["Hong Zhang", "Tsung-Hao Chen", "Ming Yuan Ting", "Xin Li"], "https://doi.org/10.1145/1629911.1630013", "dac", 2009]], "Mihir R. Choudhury": [0, ["Timing-driven optimization using lookahead logic circuits", ["Mihir R. Choudhury", "Kartik Mohanram"], "https://doi.org/10.1145/1629911.1630015", "dac", 2009]], "Kartik Mohanram": [0, ["Timing-driven optimization using lookahead logic circuits", ["Mihir R. Choudhury", "Kartik Mohanram"], "https://doi.org/10.1145/1629911.1630015", "dac", 2009]], "Kuo-Hua Wang": [1.4488119290945178e-06, ["Simulation and SAT-based Boolean matching for large Boolean networks", ["Kuo-Hua Wang", "Chung-Ming Chan", "Jung-Chang Liu"], "https://doi.org/10.1145/1629911.1630016", "dac", 2009]], "Chung-Ming Chan": [0, ["Simulation and SAT-based Boolean matching for large Boolean networks", ["Kuo-Hua Wang", "Chung-Ming Chan", "Jung-Chang Liu"], "https://doi.org/10.1145/1629911.1630016", "dac", 2009]], "Jung-Chang Liu": [0, ["Simulation and SAT-based Boolean matching for large Boolean networks", ["Kuo-Hua Wang", "Chung-Ming Chan", "Jung-Chang Liu"], "https://doi.org/10.1145/1629911.1630016", "dac", 2009]], "Hsien-Te Chen": [0, ["New spare cell design for IR drop minimization in Engineering Change Order", ["Hsien-Te Chen", "Chieh-Chun Chang", "TingTing Hwang"], "https://doi.org/10.1145/1629911.1630017", "dac", 2009]], "Chieh-Chun Chang": [2.4855117771949153e-05, ["New spare cell design for IR drop minimization in Engineering Change Order", ["Hsien-Te Chen", "Chieh-Chun Chang", "TingTing Hwang"], "https://doi.org/10.1145/1629911.1630017", "dac", 2009]], "TingTing Hwang": [2.0288438897647643e-11, ["New spare cell design for IR drop minimization in Engineering Change Order", ["Hsien-Te Chen", "Chieh-Chun Chang", "TingTing Hwang"], "https://doi.org/10.1145/1629911.1630017", "dac", 2009]], "Iris Hui-Ru Jiang": [0, ["Matching-based minimum-cost spare cell selection for design changes", ["Iris Hui-Ru Jiang", "Hua-Yu Chang", "Liang-Gi Chang", "Huang-Bi Hung"], "https://doi.org/10.1145/1629911.1630018", "dac", 2009]], "Hua-Yu Chang": [0.0006560848269145936, ["Matching-based minimum-cost spare cell selection for design changes", ["Iris Hui-Ru Jiang", "Hua-Yu Chang", "Liang-Gi Chang", "Huang-Bi Hung"], "https://doi.org/10.1145/1629911.1630018", "dac", 2009]], "Liang-Gi Chang": [0.0014924811548553407, ["Matching-based minimum-cost spare cell selection for design changes", ["Iris Hui-Ru Jiang", "Hua-Yu Chang", "Liang-Gi Chang", "Huang-Bi Hung"], "https://doi.org/10.1145/1629911.1630018", "dac", 2009]], "Huang-Bi Hung": [0, ["Matching-based minimum-cost spare cell selection for design changes", ["Iris Hui-Ru Jiang", "Hua-Yu Chang", "Liang-Gi Chang", "Huang-Bi Hung"], "https://doi.org/10.1145/1629911.1630018", "dac", 2009]], "Hong-Zu Chou": [0, ["Handling don't-care conditions in high-level synthesis and application for reducing initialized registers", ["Hong-Zu Chou", "Kai-Hui Chang", "Sy-Yen Kuo"], "https://doi.org/10.1145/1629911.1630019", "dac", 2009]], "Kai-Hui Chang": [0.00013722812582273036, ["Handling don't-care conditions in high-level synthesis and application for reducing initialized registers", ["Hong-Zu Chou", "Kai-Hui Chang", "Sy-Yen Kuo"], "https://doi.org/10.1145/1629911.1630019", "dac", 2009]], "Patrick Groeneveld": [0, ["Oil fields, hedge funds, and drugs", ["Patrick Groeneveld", "Rob A. Rutenbar", "Jed W. Pitera", "Erik C. Carlson", "Jinsong Chen"], "https://doi.org/10.1145/1629911.1630021", "dac", 2009]], "Rob A. Rutenbar": [0, ["Oil fields, hedge funds, and drugs", ["Patrick Groeneveld", "Rob A. Rutenbar", "Jed W. Pitera", "Erik C. Carlson", "Jinsong Chen"], "https://doi.org/10.1145/1629911.1630021", "dac", 2009]], "Jed W. Pitera": [0, ["Oil fields, hedge funds, and drugs", ["Patrick Groeneveld", "Rob A. Rutenbar", "Jed W. Pitera", "Erik C. Carlson", "Jinsong Chen"], "https://doi.org/10.1145/1629911.1630021", "dac", 2009]], "Erik C. Carlson": [0, ["Oil fields, hedge funds, and drugs", ["Patrick Groeneveld", "Rob A. Rutenbar", "Jed W. Pitera", "Erik C. Carlson", "Jinsong Chen"], "https://doi.org/10.1145/1629911.1630021", "dac", 2009]], "Jinsong Chen": [0, ["Oil fields, hedge funds, and drugs", ["Patrick Groeneveld", "Rob A. Rutenbar", "Jed W. Pitera", "Erik C. Carlson", "Jinsong Chen"], "https://doi.org/10.1145/1629911.1630021", "dac", 2009]], "Luis von Ahn": [1.7676556832851853e-11, ["Human computation", ["Luis von Ahn"], "https://doi.org/10.1145/1629911.1630023", "dac", 2009]], "Dileep George": [0, ["How to make computers that work like the brain", ["Dileep George"], "https://doi.org/10.1145/1629911.1630024", "dac", 2009]], "Shiyan Hu": [0, ["A fully polynomial time approximation scheme for timing driven minimum cost buffer insertion", ["Shiyan Hu", "Zhuo Li", "Charles J. Alpert"], "https://doi.org/10.1145/1629911.1630026", "dac", 2009]], "Zhuo Li": [0, ["A fully polynomial time approximation scheme for timing driven minimum cost buffer insertion", ["Shiyan Hu", "Zhuo Li", "Charles J. Alpert"], "https://doi.org/10.1145/1629911.1630026", "dac", 2009]], "Charles J. Alpert": [0, ["A fully polynomial time approximation scheme for timing driven minimum cost buffer insertion", ["Shiyan Hu", "Zhuo Li", "Charles J. Alpert"], "https://doi.org/10.1145/1629911.1630026", "dac", 2009]], "Zhe-Wei Jiang": [0, ["Spare-cell-aware multilevel analytical placement", ["Zhe-Wei Jiang", "Meng-Kai Hsu", "Yao-Wen Chang", "Kai-Yuan Chao"], "https://doi.org/10.1145/1629911.1630027", "dac", 2009]], "Meng-Kai Hsu": [0, ["Spare-cell-aware multilevel analytical placement", ["Zhe-Wei Jiang", "Meng-Kai Hsu", "Yao-Wen Chang", "Kai-Yuan Chao"], "https://doi.org/10.1145/1629911.1630027", "dac", 2009]], "Kai-Yuan Chao": [0, ["Spare-cell-aware multilevel analytical placement", ["Zhe-Wei Jiang", "Meng-Kai Hsu", "Yao-Wen Chang", "Kai-Yuan Chao"], "https://doi.org/10.1145/1629911.1630027", "dac", 2009]], "Jackey Z. Yan": [0, ["Handling complexities in modern large-scale mixed-size placement", ["Jackey Z. Yan", "Natarajan Viswanathan", "Chris Chu"], "https://doi.org/10.1145/1629911.1630028", "dac", 2009]], "Natarajan Viswanathan": [0, ["Handling complexities in modern large-scale mixed-size placement", ["Jackey Z. Yan", "Natarajan Viswanathan", "Chris Chu"], "https://doi.org/10.1145/1629911.1630028", "dac", 2009]], "Chris Chu": [5.475139508437366e-10, ["Handling complexities in modern large-scale mixed-size placement", ["Jackey Z. Yan", "Natarajan Viswanathan", "Chris Chu"], "https://doi.org/10.1145/1629911.1630028", "dac", 2009]], "Ashutosh Chakraborty": [0, ["RegPlace: a high quality open-source placement framework for structured ASICs", ["Ashutosh Chakraborty", "Anurag Kumar", "David Z. Pan"], "https://doi.org/10.1145/1629911.1630029", "dac", 2009]], "Anurag Kumar": [0, ["RegPlace: a high quality open-source placement framework for structured ASICs", ["Ashutosh Chakraborty", "Anurag Kumar", "David Z. Pan"], "https://doi.org/10.1145/1629911.1630029", "dac", 2009]], "Gabriel Marcilio": [0, ["A novel verification technique to uncover out-of-order DUV behaviors", ["Gabriel Marcilio", "Luiz C. V. dos Santos", "Bruno Albertini", "Sandro Rigo"], "https://doi.org/10.1145/1629911.1630031", "dac", 2009]], "Luiz C. V. dos Santos": [0, ["A novel verification technique to uncover out-of-order DUV behaviors", ["Gabriel Marcilio", "Luiz C. V. dos Santos", "Bruno Albertini", "Sandro Rigo"], "https://doi.org/10.1145/1629911.1630031", "dac", 2009]], "Bruno Albertini": [0, ["A novel verification technique to uncover out-of-order DUV behaviors", ["Gabriel Marcilio", "Luiz C. V. dos Santos", "Bruno Albertini", "Sandro Rigo"], "https://doi.org/10.1145/1629911.1630031", "dac", 2009]], "Sandro Rigo": [0, ["A novel verification technique to uncover out-of-order DUV behaviors", ["Gabriel Marcilio", "Luiz C. V. dos Santos", "Bruno Albertini", "Sandro Rigo"], "https://doi.org/10.1145/1629911.1630031", "dac", 2009]], "Alon Gluska": [0, ["Shortening the verification cycle with synthesizable abstract models", ["Alon Gluska", "Lior Libis"], "https://doi.org/10.1145/1629911.1630032", "dac", 2009]], "Lior Libis": [0, ["Shortening the verification cycle with synthesizable abstract models", ["Alon Gluska", "Lior Libis"], "https://doi.org/10.1145/1629911.1630032", "dac", 2009]], "Pankaj Chauhan": [0, ["Non-cycle-accurate sequential equivalence checking", ["Pankaj Chauhan", "Deepak Goyal", "Gagan Hasteer", "Anmol Mathur", "Nikhil Sharma"], "https://doi.org/10.1145/1629911.1630033", "dac", 2009]], "Deepak Goyal": [0, ["Non-cycle-accurate sequential equivalence checking", ["Pankaj Chauhan", "Deepak Goyal", "Gagan Hasteer", "Anmol Mathur", "Nikhil Sharma"], "https://doi.org/10.1145/1629911.1630033", "dac", 2009]], "Gagan Hasteer": [0, ["Non-cycle-accurate sequential equivalence checking", ["Pankaj Chauhan", "Deepak Goyal", "Gagan Hasteer", "Anmol Mathur", "Nikhil Sharma"], "https://doi.org/10.1145/1629911.1630033", "dac", 2009]], "Anmol Mathur": [0, ["Non-cycle-accurate sequential equivalence checking", ["Pankaj Chauhan", "Deepak Goyal", "Gagan Hasteer", "Anmol Mathur", "Nikhil Sharma"], "https://doi.org/10.1145/1629911.1630033", "dac", 2009]], "Nikhil Sharma": [0, ["Non-cycle-accurate sequential equivalence checking", ["Pankaj Chauhan", "Deepak Goyal", "Gagan Hasteer", "Anmol Mathur", "Nikhil Sharma"], "https://doi.org/10.1145/1629911.1630033", "dac", 2009]], "Benny Godlin": [0, ["Regression verification", ["Benny Godlin", "Ofer Strichman"], "https://doi.org/10.1145/1629911.1630034", "dac", 2009]], "Ofer Strichman": [0, ["Regression verification", ["Benny Godlin", "Ofer Strichman"], "https://doi.org/10.1145/1629911.1630034", "dac", 2009]], "Yufu Zhang": [0, ["Accurate temperature estimation using noisy thermal sensors", ["Yufu Zhang", "Ankur Srivastava"], "https://doi.org/10.1145/1629911.1630036", "dac", 2009]], "Ankur Srivastava": [0, ["Accurate temperature estimation using noisy thermal sensors", ["Yufu Zhang", "Ankur Srivastava"], "https://doi.org/10.1145/1629911.1630036", "dac", 2009]], "Ryan Cochran": [0, ["Spectral techniques for high-resolution thermal characterization with limited sensor data", ["Ryan Cochran", "Sherief Reda"], "https://doi.org/10.1145/1629911.1630037", "dac", 2009]], "Sherief Reda": [0, ["Spectral techniques for high-resolution thermal characterization with limited sensor data", ["Ryan Cochran", "Sherief Reda"], "https://doi.org/10.1145/1629911.1630037", "dac", 2009]], "Ramkumar Jayaseelan": [0, ["Dynamic thermal management via architectural adaptation", ["Ramkumar Jayaseelan", "Tulika Mitra"], "https://doi.org/10.1145/1629911.1630038", "dac", 2009]], "Min Bao": [0, ["On-line thermal aware dynamic voltage scaling for energy optimization with frequency/temperature dependency consideration", ["Min Bao", "Alexandru Andrei", "Petru Eles", "Zebo Peng"], "https://doi.org/10.1145/1629911.1630039", "dac", 2009]], "Alexandru Andrei": [0, ["On-line thermal aware dynamic voltage scaling for energy optimization with frequency/temperature dependency consideration", ["Min Bao", "Alexandru Andrei", "Petru Eles", "Zebo Peng"], "https://doi.org/10.1145/1629911.1630039", "dac", 2009]], "Petru Eles": [0, ["On-line thermal aware dynamic voltage scaling for energy optimization with frequency/temperature dependency consideration", ["Min Bao", "Alexandru Andrei", "Petru Eles", "Zebo Peng"], "https://doi.org/10.1145/1629911.1630039", "dac", 2009], ["Quality-driven synthesis of embedded multi-mode control systems", ["Soheil Samii", "Petru Eles", "Zebo Peng", "Anton Cervin"], "https://doi.org/10.1145/1629911.1630131", "dac", 2009]], "Zebo Peng": [0, ["On-line thermal aware dynamic voltage scaling for energy optimization with frequency/temperature dependency consideration", ["Min Bao", "Alexandru Andrei", "Petru Eles", "Zebo Peng"], "https://doi.org/10.1145/1629911.1630039", "dac", 2009], ["Quality-driven synthesis of embedded multi-mode control systems", ["Soheil Samii", "Petru Eles", "Zebo Peng", "Anton Cervin"], "https://doi.org/10.1145/1629911.1630131", "dac", 2009]], "Jian Wang": [0.40413545072078705, ["SRAM parametric failure analysis", ["Jian Wang", "Soner Yaldiz", "Xin Li", "Lawrence T. Pileggi"], "https://doi.org/10.1145/1629911.1630041", "dac", 2009]], "Soner Yaldiz": [0, ["SRAM parametric failure analysis", ["Jian Wang", "Soner Yaldiz", "Xin Li", "Lawrence T. Pileggi"], "https://doi.org/10.1145/1629911.1630041", "dac", 2009]], "Weiguang Sheng": [0, ["Soft error optimization of standard cell circuits based on gate sizing and multi-objective genetic algorithm", ["Weiguang Sheng", "Liyi Xiao", "Zhigang Mao"], "https://doi.org/10.1145/1629911.1630042", "dac", 2009]], "Liyi Xiao": [0, ["Soft error optimization of standard cell circuits based on gate sizing and multi-objective genetic algorithm", ["Weiguang Sheng", "Liyi Xiao", "Zhigang Mao"], "https://doi.org/10.1145/1629911.1630042", "dac", 2009]], "Zhigang Mao": [0, ["Soft error optimization of standard cell circuits based on gate sizing and multi-objective genetic algorithm", ["Weiguang Sheng", "Liyi Xiao", "Zhigang Mao"], "https://doi.org/10.1145/1629911.1630042", "dac", 2009]], "Smita Krishnaswamy": [0, ["Improving testability and soft-error resilience through retiming", ["Smita Krishnaswamy", "Igor L. Markov", "John P. Hayes"], "https://doi.org/10.1145/1629911.1630043", "dac", 2009]], "Igor L. Markov": [0, ["Improving testability and soft-error resilience through retiming", ["Smita Krishnaswamy", "Igor L. Markov", "John P. Hayes"], "https://doi.org/10.1145/1629911.1630043", "dac", 2009]], "John P. Hayes": [0, ["Improving testability and soft-error resilience through retiming", ["Smita Krishnaswamy", "Igor L. Markov", "John P. Hayes"], "https://doi.org/10.1145/1629911.1630043", "dac", 2009]], "Yinghai Lu": [0, ["Statistical reliability analysis under process variation and aging effects", ["Yinghai Lu", "Li Shang", "Hai Zhou", "Hengliang Zhu", "Fan Yang", "Xuan Zeng"], "https://doi.org/10.1145/1629911.1630044", "dac", 2009], ["Multicore parallel min-cost flow algorithm for CAD applications", ["Yinghai Lu", "Hai Zhou", "Li Shang", "Xuan Zeng"], "https://doi.org/10.1145/1629911.1630124", "dac", 2009]], "Li Shang": [0, ["Statistical reliability analysis under process variation and aging effects", ["Yinghai Lu", "Li Shang", "Hai Zhou", "Hengliang Zhu", "Fan Yang", "Xuan Zeng"], "https://doi.org/10.1145/1629911.1630044", "dac", 2009], ["Spectrum: a hybrid nanophotonic-electric on-chip network", ["Zheng Li", "Dan Fay", "Alan Rolf Mickelson", "Li Shang", "Manish Vachharajani", "Dejan Filipovic", "Wounjhang Park", "Yihe Sun"], "https://doi.org/10.1145/1629911.1630060", "dac", 2009], ["Process variation characterization of chip-level multiprocessors", ["Lide Zhang", "Lan S. Bai", "Robert P. Dick", "Li Shang", "Russ Joseph"], "https://doi.org/10.1145/1629911.1630092", "dac", 2009], ["Multicore parallel min-cost flow algorithm for CAD applications", ["Yinghai Lu", "Hai Zhou", "Li Shang", "Xuan Zeng"], "https://doi.org/10.1145/1629911.1630124", "dac", 2009]], "Hai Zhou": [0, ["Statistical reliability analysis under process variation and aging effects", ["Yinghai Lu", "Li Shang", "Hai Zhou", "Hengliang Zhu", "Fan Yang", "Xuan Zeng"], "https://doi.org/10.1145/1629911.1630044", "dac", 2009], ["Provably good and practically efficient algorithms for CMP dummy fill", ["Chunyang Feng", "Hai Zhou", "Changhao Yan", "Jun Tao", "Xuan Zeng"], "https://doi.org/10.1145/1629911.1630052", "dac", 2009], ["Multicore parallel min-cost flow algorithm for CAD applications", ["Yinghai Lu", "Hai Zhou", "Li Shang", "Xuan Zeng"], "https://doi.org/10.1145/1629911.1630124", "dac", 2009]], "Hengliang Zhu": [0, ["Statistical reliability analysis under process variation and aging effects", ["Yinghai Lu", "Li Shang", "Hai Zhou", "Hengliang Zhu", "Fan Yang", "Xuan Zeng"], "https://doi.org/10.1145/1629911.1630044", "dac", 2009]], "Fan Yang": [4.2260115151293576e-05, ["Statistical reliability analysis under process variation and aging effects", ["Yinghai Lu", "Li Shang", "Hai Zhou", "Hengliang Zhu", "Fan Yang", "Xuan Zeng"], "https://doi.org/10.1145/1629911.1630044", "dac", 2009]], "Xuan Zeng": [0, ["Statistical reliability analysis under process variation and aging effects", ["Yinghai Lu", "Li Shang", "Hai Zhou", "Hengliang Zhu", "Fan Yang", "Xuan Zeng"], "https://doi.org/10.1145/1629911.1630044", "dac", 2009], ["Provably good and practically efficient algorithms for CMP dummy fill", ["Chunyang Feng", "Hai Zhou", "Changhao Yan", "Jun Tao", "Xuan Zeng"], "https://doi.org/10.1145/1629911.1630052", "dac", 2009], ["Multicore parallel min-cost flow algorithm for CAD applications", ["Yinghai Lu", "Hai Zhou", "Li Shang", "Xuan Zeng"], "https://doi.org/10.1145/1629911.1630124", "dac", 2009]], "Geoffrey Ying": [0, ["Guess, solder, measure, repeat: how do I get my mixed-signal chip right?", ["Geoffrey Ying", "Andreas Kuehlmann", "Kenneth S. Kundert", "Georges G. E. Gielen", "Eric Grimme", "Martin OLeary", "Sandeep Tare", "Warren Wong"], "https://doi.org/10.1145/1629911.1630046", "dac", 2009]], "Kenneth S. Kundert": [0, ["Guess, solder, measure, repeat: how do I get my mixed-signal chip right?", ["Geoffrey Ying", "Andreas Kuehlmann", "Kenneth S. Kundert", "Georges G. E. Gielen", "Eric Grimme", "Martin OLeary", "Sandeep Tare", "Warren Wong"], "https://doi.org/10.1145/1629911.1630046", "dac", 2009]], "Georges G. E. Gielen": [0, ["Guess, solder, measure, repeat: how do I get my mixed-signal chip right?", ["Geoffrey Ying", "Andreas Kuehlmann", "Kenneth S. Kundert", "Georges G. E. Gielen", "Eric Grimme", "Martin OLeary", "Sandeep Tare", "Warren Wong"], "https://doi.org/10.1145/1629911.1630046", "dac", 2009]], "Eric Grimme": [0, ["Guess, solder, measure, repeat: how do I get my mixed-signal chip right?", ["Geoffrey Ying", "Andreas Kuehlmann", "Kenneth S. Kundert", "Georges G. E. Gielen", "Eric Grimme", "Martin OLeary", "Sandeep Tare", "Warren Wong"], "https://doi.org/10.1145/1629911.1630046", "dac", 2009]], "Martin OLeary": [0, ["Guess, solder, measure, repeat: how do I get my mixed-signal chip right?", ["Geoffrey Ying", "Andreas Kuehlmann", "Kenneth S. Kundert", "Georges G. E. Gielen", "Eric Grimme", "Martin OLeary", "Sandeep Tare", "Warren Wong"], "https://doi.org/10.1145/1629911.1630046", "dac", 2009]], "Sandeep Tare": [0, ["Guess, solder, measure, repeat: how do I get my mixed-signal chip right?", ["Geoffrey Ying", "Andreas Kuehlmann", "Kenneth S. Kundert", "Georges G. E. Gielen", "Eric Grimme", "Martin OLeary", "Sandeep Tare", "Warren Wong"], "https://doi.org/10.1145/1629911.1630046", "dac", 2009]], "Warren Wong": [0, ["Guess, solder, measure, repeat: how do I get my mixed-signal chip right?", ["Geoffrey Ying", "Andreas Kuehlmann", "Kenneth S. Kundert", "Georges G. E. Gielen", "Eric Grimme", "Martin OLeary", "Sandeep Tare", "Warren Wong"], "https://doi.org/10.1145/1629911.1630046", "dac", 2009]], "Charles E. Leiserson": [0, ["The Cilk++ concurrency platform", ["Charles E. Leiserson"], "https://doi.org/10.1145/1629911.1630048", "dac", 2009]], "David H. Bailey": [0, ["Misleading performance claims in parallel computations", ["David H. Bailey"], "https://doi.org/10.1145/1629911.1630049", "dac", 2009]], "Steven P. Levitan": [0, ["Massively parallel processing: it's d\u00e9j\u00e0 vu all over again", ["Steven P. Levitan", "Donald M. Chiarulli"], "https://doi.org/10.1145/1629911.1630050", "dac", 2009]], "Donald M. Chiarulli": [0, ["Massively parallel processing: it's d\u00e9j\u00e0 vu all over again", ["Steven P. Levitan", "Donald M. Chiarulli"], "https://doi.org/10.1145/1629911.1630050", "dac", 2009]], "Chunyang Feng": [0, ["Provably good and practically efficient algorithms for CMP dummy fill", ["Chunyang Feng", "Hai Zhou", "Changhao Yan", "Jun Tao", "Xuan Zeng"], "https://doi.org/10.1145/1629911.1630052", "dac", 2009]], "Changhao Yan": [0, ["Provably good and practically efficient algorithms for CMP dummy fill", ["Chunyang Feng", "Hai Zhou", "Changhao Yan", "Jun Tao", "Xuan Zeng"], "https://doi.org/10.1145/1629911.1630052", "dac", 2009]], "Jun Tao": [0, ["Provably good and practically efficient algorithms for CMP dummy fill", ["Chunyang Feng", "Hai Zhou", "Changhao Yan", "Jun Tao", "Xuan Zeng"], "https://doi.org/10.1145/1629911.1630052", "dac", 2009]], "Dragoljub Gagi Drmanac": [0, ["Predicting variability in nanoscale lithography processes", ["Dragoljub Gagi Drmanac", "Frank Liu", "Li-C. Wang"], "https://doi.org/10.1145/1629911.1630053", "dac", 2009]], "Frank Liu": [0, ["Predicting variability in nanoscale lithography processes", ["Dragoljub Gagi Drmanac", "Frank Liu", "Li-C. Wang"], "https://doi.org/10.1145/1629911.1630053", "dac", 2009], ["Variability analysis under layout pattern-dependent rapid-thermal annealing process", ["Yun Ye", "Frank Liu", "Min Chen", "Yu Cao"], "https://doi.org/10.1145/1629911.1630054", "dac", 2009]], "Yun Ye": [0.0668149832636118, ["Variability analysis under layout pattern-dependent rapid-thermal annealing process", ["Yun Ye", "Frank Liu", "Min Chen", "Yu Cao"], "https://doi.org/10.1145/1629911.1630054", "dac", 2009]], "Min Chen": [0, ["Variability analysis under layout pattern-dependent rapid-thermal annealing process", ["Yun Ye", "Frank Liu", "Min Chen", "Yu Cao"], "https://doi.org/10.1145/1629911.1630054", "dac", 2009]], "Yu Cao": [0, ["Variability analysis under layout pattern-dependent rapid-thermal annealing process", ["Yun Ye", "Frank Liu", "Min Chen", "Yu Cao"], "https://doi.org/10.1145/1629911.1630054", "dac", 2009]], "Debapriya Chatterjee": [0, ["Event-driven gate-level simulation with GP-GPUs", ["Debapriya Chatterjee", "Andrew DeOrio", "Valeria Bertacco"], "https://doi.org/10.1145/1629911.1630056", "dac", 2009]], "Andrew DeOrio": [0, ["Event-driven gate-level simulation with GP-GPUs", ["Debapriya Chatterjee", "Andrew DeOrio", "Valeria Bertacco"], "https://doi.org/10.1145/1629911.1630056", "dac", 2009], ["Human computing for EDA", ["Andrew DeOrio", "Valeria Bertacco"], "https://doi.org/10.1145/1629911.1630073", "dac", 2009], ["Vicis: a reliable network for unreliable silicon", ["David Fick", "Andrew DeOrio", "Jin Hu", "Valeria Bertacco", "David T. Blaauw", "Dennis Sylvester"], "https://doi.org/10.1145/1629911.1630119", "dac", 2009]], "Valeria Bertacco": [0, ["Event-driven gate-level simulation with GP-GPUs", ["Debapriya Chatterjee", "Andrew DeOrio", "Valeria Bertacco"], "https://doi.org/10.1145/1629911.1630056", "dac", 2009], ["Human computing for EDA", ["Andrew DeOrio", "Valeria Bertacco"], "https://doi.org/10.1145/1629911.1630073", "dac", 2009], ["Debugging strategies for mere mortals", ["Valeria Bertacco"], "https://doi.org/10.1145/1629911.1630079", "dac", 2009], ["Vicis: a reliable network for unreliable silicon", ["David Fick", "Andrew DeOrio", "Jin Hu", "Valeria Bertacco", "David T. Blaauw", "Dennis Sylvester"], "https://doi.org/10.1145/1629911.1630119", "dac", 2009]], "Himanshu Jain": [0, ["Efficient SAT solving for non-clausal formulas using DPLL, graphs, and watched cuts", ["Himanshu Jain", "Edmund M. Clarke"], "https://doi.org/10.1145/1629911.1630057", "dac", 2009]], "Edmund M. Clarke": [0, ["Efficient SAT solving for non-clausal formulas using DPLL, graphs, and watched cuts", ["Himanshu Jain", "Edmund M. Clarke"], "https://doi.org/10.1145/1629911.1630057", "dac", 2009]], "Kuntal Nanshi": [0, ["Constraints in one-to-many concretization for abstraction refinement", ["Kuntal Nanshi", "Fabio Somenzi"], "https://doi.org/10.1145/1629911.1630058", "dac", 2009]], "Fabio Somenzi": [0, ["Constraints in one-to-many concretization for abstraction refinement", ["Kuntal Nanshi", "Fabio Somenzi"], "https://doi.org/10.1145/1629911.1630058", "dac", 2009]], "Zheng Li": [0, ["Spectrum: a hybrid nanophotonic-electric on-chip network", ["Zheng Li", "Dan Fay", "Alan Rolf Mickelson", "Li Shang", "Manish Vachharajani", "Dejan Filipovic", "Wounjhang Park", "Yihe Sun"], "https://doi.org/10.1145/1629911.1630060", "dac", 2009]], "Dan Fay": [0, ["Spectrum: a hybrid nanophotonic-electric on-chip network", ["Zheng Li", "Dan Fay", "Alan Rolf Mickelson", "Li Shang", "Manish Vachharajani", "Dejan Filipovic", "Wounjhang Park", "Yihe Sun"], "https://doi.org/10.1145/1629911.1630060", "dac", 2009]], "Alan Rolf Mickelson": [0, ["Spectrum: a hybrid nanophotonic-electric on-chip network", ["Zheng Li", "Dan Fay", "Alan Rolf Mickelson", "Li Shang", "Manish Vachharajani", "Dejan Filipovic", "Wounjhang Park", "Yihe Sun"], "https://doi.org/10.1145/1629911.1630060", "dac", 2009]], "Manish Vachharajani": [0, ["Spectrum: a hybrid nanophotonic-electric on-chip network", ["Zheng Li", "Dan Fay", "Alan Rolf Mickelson", "Li Shang", "Manish Vachharajani", "Dejan Filipovic", "Wounjhang Park", "Yihe Sun"], "https://doi.org/10.1145/1629911.1630060", "dac", 2009]], "Dejan Filipovic": [0, ["Spectrum: a hybrid nanophotonic-electric on-chip network", ["Zheng Li", "Dan Fay", "Alan Rolf Mickelson", "Li Shang", "Manish Vachharajani", "Dejan Filipovic", "Wounjhang Park", "Yihe Sun"], "https://doi.org/10.1145/1629911.1630060", "dac", 2009]], "Wounjhang Park": [0.9498477876186371, ["Spectrum: a hybrid nanophotonic-electric on-chip network", ["Zheng Li", "Dan Fay", "Alan Rolf Mickelson", "Li Shang", "Manish Vachharajani", "Dejan Filipovic", "Wounjhang Park", "Yihe Sun"], "https://doi.org/10.1145/1629911.1630060", "dac", 2009]], "Yihe Sun": [0.002803687588311732, ["Spectrum: a hybrid nanophotonic-electric on-chip network", ["Zheng Li", "Dan Fay", "Alan Rolf Mickelson", "Li Shang", "Manish Vachharajani", "Dejan Filipovic", "Wounjhang Park", "Yihe Sun"], "https://doi.org/10.1145/1629911.1630060", "dac", 2009]], "Sudeep Pasricha": [0, ["Exploring serial vertical interconnects for 3D ICs", ["Sudeep Pasricha"], "https://doi.org/10.1145/1629911.1630061", "dac", 2009]], "Chien-Chih Chen": [0, ["No cache-coherence: a single-cycle ring interconnection for multi-core L1-NUCA sharing on 3D chips", ["Shu-Hsuan Chou", "Chien-Chih Chen", "Chi-Neng Wen", "Yi-Chao Chan", "Tien-Fu Chen", "Chao-Ching Wang", "Jinn-Shyan Wang"], "https://doi.org/10.1145/1629911.1630062", "dac", 2009]], "Yi-Chao Chan": [0, ["No cache-coherence: a single-cycle ring interconnection for multi-core L1-NUCA sharing on 3D chips", ["Shu-Hsuan Chou", "Chien-Chih Chen", "Chi-Neng Wen", "Yi-Chao Chan", "Tien-Fu Chen", "Chao-Ching Wang", "Jinn-Shyan Wang"], "https://doi.org/10.1145/1629911.1630062", "dac", 2009]], "Chao-Ching Wang": [1.4082631061285156e-08, ["No cache-coherence: a single-cycle ring interconnection for multi-core L1-NUCA sharing on 3D chips", ["Shu-Hsuan Chou", "Chien-Chih Chen", "Chi-Neng Wen", "Yi-Chao Chan", "Tien-Fu Chen", "Chao-Ching Wang", "Jinn-Shyan Wang"], "https://doi.org/10.1145/1629911.1630062", "dac", 2009]], "Jinn-Shyan Wang": [1.5903467556199757e-05, ["No cache-coherence: a single-cycle ring interconnection for multi-core L1-NUCA sharing on 3D chips", ["Shu-Hsuan Chou", "Chien-Chih Chen", "Chi-Neng Wen", "Yi-Chao Chan", "Tien-Fu Chen", "Chao-Ching Wang", "Jinn-Shyan Wang"], "https://doi.org/10.1145/1629911.1630062", "dac", 2009]], "Mark Po-Hung Lin": [0, ["Thermal-driven analog placement considering device matching", ["Mark Po-Hung Lin", "Hongbo Zhang", "Martin D. F. Wong", "Yao-Wen Chang"], "https://doi.org/10.1145/1629911.1630064", "dac", 2009]], "Hongbo Zhang": [0, ["Thermal-driven analog placement considering device matching", ["Mark Po-Hung Lin", "Hongbo Zhang", "Martin D. F. Wong", "Yao-Wen Chang"], "https://doi.org/10.1145/1629911.1630064", "dac", 2009]], "Yan Li": [0, ["Yield-driven iterative robust circuit optimization algorithm", ["Yan Li", "Vladimir Stojanovic"], "https://doi.org/10.1145/1629911.1630065", "dac", 2009]], "Vladimir Stojanovic": [0, ["Yield-driven iterative robust circuit optimization algorithm", ["Yan Li", "Vladimir Stojanovic"], "https://doi.org/10.1145/1629911.1630065", "dac", 2009]], "Xuening Sun": [2.3388088798981244e-08, ["Contract-based system-level composition of analog circuits", ["Xuening Sun", "Pierluigi Nuzzo", "Chang-Ching Wu", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/1629911.1630066", "dac", 2009]], "Pierluigi Nuzzo": [0, ["Contract-based system-level composition of analog circuits", ["Xuening Sun", "Pierluigi Nuzzo", "Chang-Ching Wu", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/1629911.1630066", "dac", 2009]], "Chang-Ching Wu": [0.001869065046776086, ["Contract-based system-level composition of analog circuits", ["Xuening Sun", "Pierluigi Nuzzo", "Chang-Ching Wu", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/1629911.1630066", "dac", 2009]], "Alberto L. Sangiovanni-Vincentelli": [0, ["Contract-based system-level composition of analog circuits", ["Xuening Sun", "Pierluigi Nuzzo", "Chang-Ching Wu", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/1629911.1630066", "dac", 2009], ["Scheduling the FlexRay bus using optimization techniques", ["Haibo Zeng", "Wei Zheng", "Marco Di Natale", "Arkadeb Ghosal", "Paolo Giusto", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/1629911.1630133", "dac", 2009]], "Atanu Chattopadhyay": [0, ["Serial reconfigurable mismatch-tolerant clock distribution", ["Atanu Chattopadhyay", "Zeljko Zilic"], "https://doi.org/10.1145/1629911.1630068", "dac", 2009]], "Zeljko Zilic": [0, ["Serial reconfigurable mismatch-tolerant clock distribution", ["Atanu Chattopadhyay", "Zeljko Zilic"], "https://doi.org/10.1145/1629911.1630068", "dac", 2009]], "Jose Luis Ayala": [0, ["Thermal-aware data flow analysis", ["Jose Luis Ayala", "David Atienza", "Philip Brisk"], "https://doi.org/10.1145/1629911.1630069", "dac", 2009]], "David Atienza": [0, ["Thermal-aware data flow analysis", ["Jose Luis Ayala", "David Atienza", "Philip Brisk"], "https://doi.org/10.1145/1629911.1630069", "dac", 2009]], "Mustafa Altun": [0, ["Nanoscale digital computation through percolation", ["Mustafa Altun", "Marc D. Riedel", "Claudia Neuhauser"], "https://doi.org/10.1145/1629911.1630070", "dac", 2009]], "Marc D. Riedel": [0, ["Nanoscale digital computation through percolation", ["Mustafa Altun", "Marc D. Riedel", "Claudia Neuhauser"], "https://doi.org/10.1145/1629911.1630070", "dac", 2009]], "Claudia Neuhauser": [0, ["Nanoscale digital computation through percolation", ["Mustafa Altun", "Marc D. Riedel", "Claudia Neuhauser"], "https://doi.org/10.1145/1629911.1630070", "dac", 2009]], "Bo Marr": [0, ["A learning digital computer", ["Bo Marr", "Arindam Basu", "Stephen Brink", "Paul E. Hasler"], "https://doi.org/10.1145/1629911.1630071", "dac", 2009]], "Arindam Basu": [0, ["A learning digital computer", ["Bo Marr", "Arindam Basu", "Stephen Brink", "Paul E. Hasler"], "https://doi.org/10.1145/1629911.1630071", "dac", 2009]], "Stephen Brink": [0, ["A learning digital computer", ["Bo Marr", "Arindam Basu", "Stephen Brink", "Paul E. Hasler"], "https://doi.org/10.1145/1629911.1630071", "dac", 2009]], "Paul E. Hasler": [0, ["A learning digital computer", ["Bo Marr", "Arindam Basu", "Stephen Brink", "Paul E. Hasler"], "https://doi.org/10.1145/1629911.1630071", "dac", 2009]], "Shimeng Huang": [0, ["Programmable neural processing on a smartdust", ["Shimeng Huang", "Joseph Oresko", "Yuwen Sun", "Allen C. Cheng"], "https://doi.org/10.1145/1629911.1630072", "dac", 2009]], "Joseph Oresko": [0, ["Programmable neural processing on a smartdust", ["Shimeng Huang", "Joseph Oresko", "Yuwen Sun", "Allen C. Cheng"], "https://doi.org/10.1145/1629911.1630072", "dac", 2009]], "Yuwen Sun": [0.000633787305559963, ["Programmable neural processing on a smartdust", ["Shimeng Huang", "Joseph Oresko", "Yuwen Sun", "Allen C. Cheng"], "https://doi.org/10.1145/1629911.1630072", "dac", 2009]], "Allen C. Cheng": [0, ["Programmable neural processing on a smartdust", ["Shimeng Huang", "Joseph Oresko", "Yuwen Sun", "Allen C. Cheng"], "https://doi.org/10.1145/1629911.1630072", "dac", 2009]], "Andreas Raabe": [0, ["Synthesizing hardware from sketches", ["Andreas Raabe", "Rastislav Bodik"], "https://doi.org/10.1145/1629911.1630074", "dac", 2009]], "Rastislav Bodik": [0, ["Synthesizing hardware from sketches", ["Andreas Raabe", "Rastislav Bodik"], "https://doi.org/10.1145/1629911.1630074", "dac", 2009]], "Pai H. Chou": [0, ["Endosymbiotic computing: enabling surrogate GUI and cyber-physical connectivity", ["Pai H. Chou"], "https://doi.org/10.1145/1629911.1630075", "dac", 2009]], "Masahiro Fujita": [0, ["Debugging from high level down to gate level", ["Masahiro Fujita", "Yoshihisa Kojima", "Amir Masoud Gharehbaghi"], "https://doi.org/10.1145/1629911.1630077", "dac", 2009], ["Polynomial datapath optimization using partitioning and compensation heuristics", ["O. Sarbishei", "Bijan Alizadeh", "Masahiro Fujita"], "https://doi.org/10.1145/1629911.1630151", "dac", 2009]], "Yoshihisa Kojima": [0, ["Debugging from high level down to gate level", ["Masahiro Fujita", "Yoshihisa Kojima", "Amir Masoud Gharehbaghi"], "https://doi.org/10.1145/1629911.1630077", "dac", 2009]], "Amir Masoud Gharehbaghi": [0, ["Debugging from high level down to gate level", ["Masahiro Fujita", "Yoshihisa Kojima", "Amir Masoud Gharehbaghi"], "https://doi.org/10.1145/1629911.1630077", "dac", 2009]], "Andreas G. Veneris": [0, ["The day Sherlock Holmes decided to do EDA", ["Andreas G. Veneris", "Sean Safarpour"], "https://doi.org/10.1145/1629911.1630078", "dac", 2009]], "Sean Safarpour": [0, ["The day Sherlock Holmes decided to do EDA", ["Andreas G. Veneris", "Sean Safarpour"], "https://doi.org/10.1145/1629911.1630078", "dac", 2009]], "Gila Kamhi": [0, ["MAGENTA: transaction-based statistical micro-architectural root-cause analysis", ["Gila Kamhi", "Alexander Novakovsky", "Andreas Tiemeyer", "Adriana Wolffberg"], "https://doi.org/10.1145/1629911.1630080", "dac", 2009]], "Alexander Novakovsky": [0, ["MAGENTA: transaction-based statistical micro-architectural root-cause analysis", ["Gila Kamhi", "Alexander Novakovsky", "Andreas Tiemeyer", "Adriana Wolffberg"], "https://doi.org/10.1145/1629911.1630080", "dac", 2009]], "Andreas Tiemeyer": [0, ["MAGENTA: transaction-based statistical micro-architectural root-cause analysis", ["Gila Kamhi", "Alexander Novakovsky", "Andreas Tiemeyer", "Adriana Wolffberg"], "https://doi.org/10.1145/1629911.1630080", "dac", 2009]], "Adriana Wolffberg": [0, ["MAGENTA: transaction-based statistical micro-architectural root-cause analysis", ["Gila Kamhi", "Alexander Novakovsky", "Andreas Tiemeyer", "Adriana Wolffberg"], "https://doi.org/10.1145/1629911.1630080", "dac", 2009]], "Michael Siegel": [0, ["Untwist your brain: efficient debugging and diagnosis of complex assertions", ["Michael Siegel", "Adriana Maggiore", "Christian Pichler"], "https://doi.org/10.1145/1629911.1630081", "dac", 2009]], "Adriana Maggiore": [0, ["Untwist your brain: efficient debugging and diagnosis of complex assertions", ["Michael Siegel", "Adriana Maggiore", "Christian Pichler"], "https://doi.org/10.1145/1629911.1630081", "dac", 2009]], "Christian Pichler": [0, ["Untwist your brain: efficient debugging and diagnosis of complex assertions", ["Michael Siegel", "Adriana Maggiore", "Christian Pichler"], "https://doi.org/10.1145/1629911.1630081", "dac", 2009]], "Rajeev K. Ranjan": [0, ["Beyond verification: leveraging formal for debugging", ["Rajeev K. Ranjan", "Claudionor Coelho", "Sebastian Skalberg"], "https://doi.org/10.1145/1629911.1630082", "dac", 2009]], "Claudionor Coelho": [0, ["Beyond verification: leveraging formal for debugging", ["Rajeev K. Ranjan", "Claudionor Coelho", "Sebastian Skalberg"], "https://doi.org/10.1145/1629911.1630082", "dac", 2009]], "Sebastian Skalberg": [0, ["Beyond verification: leveraging formal for debugging", ["Rajeev K. Ranjan", "Claudionor Coelho", "Sebastian Skalberg"], "https://doi.org/10.1145/1629911.1630082", "dac", 2009]], "Mian Dong": [0.47375383973121643, ["Power modeling of graphical user interfaces on OLED displays", ["Mian Dong", "Yung-Seok Kevin Choi", "Lin Zhong"], "https://doi.org/10.1145/1629911.1630084", "dac", 2009]], "Yung-Seok Kevin Choi": [0.23997710645198822, ["Power modeling of graphical user interfaces on OLED displays", ["Mian Dong", "Yung-Seok Kevin Choi", "Lin Zhong"], "https://doi.org/10.1145/1629911.1630084", "dac", 2009]], "Lin Zhong": [0, ["Power modeling of graphical user interfaces on OLED displays", ["Mian Dong", "Yung-Seok Kevin Choi", "Lin Zhong"], "https://doi.org/10.1145/1629911.1630084", "dac", 2009]], "Veera Papirla": [0, ["Energy-aware error control coding for Flash memories", ["Veera Papirla", "Chaitali Chakrabarti"], "https://doi.org/10.1145/1629911.1630085", "dac", 2009]], "Chaitali Chakrabarti": [0, ["Energy-aware error control coding for Flash memories", ["Veera Papirla", "Chaitali Chakrabarti"], "https://doi.org/10.1145/1629911.1630085", "dac", 2009]], "Gaurav Dhiman": [0, ["PDRAM: a hybrid PRAM and DRAM main memory system", ["Gaurav Dhiman", "Raid Zuhair Ayoub", "Tajana Rosing"], "https://doi.org/10.1145/1629911.1630086", "dac", 2009]], "Raid Zuhair Ayoub": [0, ["PDRAM: a hybrid PRAM and DRAM main memory system", ["Gaurav Dhiman", "Raid Zuhair Ayoub", "Tajana Rosing"], "https://doi.org/10.1145/1629911.1630086", "dac", 2009]], "Tajana Rosing": [0, ["PDRAM: a hybrid PRAM and DRAM main memory system", ["Gaurav Dhiman", "Raid Zuhair Ayoub", "Tajana Rosing"], "https://doi.org/10.1145/1629911.1630086", "dac", 2009]], "Ik Joon Chang": [0.9843351393938065, ["A voltage-scalable & process variation resilient hybrid SRAM architecture for MPEG-4 video processors", ["Ik Joon Chang", "Debabrata Mohapatra", "Kaushik Roy"], "https://doi.org/10.1145/1629911.1630087", "dac", 2009]], "Debabrata Mohapatra": [0, ["A voltage-scalable & process variation resilient hybrid SRAM architecture for MPEG-4 video processors", ["Ik Joon Chang", "Debabrata Mohapatra", "Kaushik Roy"], "https://doi.org/10.1145/1629911.1630087", "dac", 2009]], "Ryan Helinski": [0, ["A physical unclonable function defined using power distribution system equivalent resistance variations", ["Ryan Helinski", "Dhruva Acharyya", "Jim Plusquellic"], "https://doi.org/10.1145/1629911.1630089", "dac", 2009]], "Dhruva Acharyya": [0, ["A physical unclonable function defined using power distribution system equivalent resistance variations", ["Ryan Helinski", "Dhruva Acharyya", "Jim Plusquellic"], "https://doi.org/10.1145/1629911.1630089", "dac", 2009]], "Jim Plusquellic": [0, ["A physical unclonable function defined using power distribution system equivalent resistance variations", ["Ryan Helinski", "Dhruva Acharyya", "Jim Plusquellic"], "https://doi.org/10.1145/1629911.1630089", "dac", 2009]], "Daniel Y. Deng": [0, ["Hardware authentication leveraging performance limits in detailed simulations and emulations", ["Daniel Y. Deng", "Andrew H. Chan", "G. Edward Suh"], "https://doi.org/10.1145/1629911.1630090", "dac", 2009]], "Andrew H. Chan": [0, ["Hardware authentication leveraging performance limits in detailed simulations and emulations", ["Daniel Y. Deng", "Andrew H. Chan", "G. Edward Suh"], "https://doi.org/10.1145/1629911.1630090", "dac", 2009]], "G. Edward Suh": [4.7297046487648764e-11, ["Hardware authentication leveraging performance limits in detailed simulations and emulations", ["Daniel Y. Deng", "Andrew H. Chan", "G. Edward Suh"], "https://doi.org/10.1145/1629911.1630090", "dac", 2009]], "Miodrag Potkonjak": [0, ["Hardware Trojan horse detection using gate-level characterization", ["Miodrag Potkonjak", "Ani Nahapetian", "Michael Nelson", "Tammara Massey"], "https://doi.org/10.1145/1629911.1630091", "dac", 2009]], "Ani Nahapetian": [0, ["Hardware Trojan horse detection using gate-level characterization", ["Miodrag Potkonjak", "Ani Nahapetian", "Michael Nelson", "Tammara Massey"], "https://doi.org/10.1145/1629911.1630091", "dac", 2009]], "Michael Nelson": [0, ["Hardware Trojan horse detection using gate-level characterization", ["Miodrag Potkonjak", "Ani Nahapetian", "Michael Nelson", "Tammara Massey"], "https://doi.org/10.1145/1629911.1630091", "dac", 2009]], "Tammara Massey": [0, ["Hardware Trojan horse detection using gate-level characterization", ["Miodrag Potkonjak", "Ani Nahapetian", "Michael Nelson", "Tammara Massey"], "https://doi.org/10.1145/1629911.1630091", "dac", 2009]], "Lide Zhang": [0, ["Process variation characterization of chip-level multiprocessors", ["Lide Zhang", "Lan S. Bai", "Robert P. Dick", "Li Shang", "Russ Joseph"], "https://doi.org/10.1145/1629911.1630092", "dac", 2009]], "Lan S. Bai": [0.0072339854668825865, ["Process variation characterization of chip-level multiprocessors", ["Lide Zhang", "Lan S. Bai", "Robert P. Dick", "Li Shang", "Russ Joseph"], "https://doi.org/10.1145/1629911.1630092", "dac", 2009]], "Robert P. Dick": [0, ["Process variation characterization of chip-level multiprocessors", ["Lide Zhang", "Lan S. Bai", "Robert P. Dick", "Li Shang", "Russ Joseph"], "https://doi.org/10.1145/1629911.1630092", "dac", 2009]], "Russ Joseph": [0, ["Process variation characterization of chip-level multiprocessors", ["Lide Zhang", "Lan S. Bai", "Robert P. Dick", "Li Shang", "Russ Joseph"], "https://doi.org/10.1145/1629911.1630092", "dac", 2009]], "Junjun Gu": [0, ["Information hiding for trusted system design", ["Junjun Gu", "Gang Qu", "Qiang Zhou"], "https://doi.org/10.1145/1629911.1630093", "dac", 2009]], "Gang Qu": [0, ["Information hiding for trusted system design", ["Junjun Gu", "Gang Qu", "Qiang Zhou"], "https://doi.org/10.1145/1629911.1630093", "dac", 2009]], "Qiang Zhou": [0, ["Information hiding for trusted system design", ["Junjun Gu", "Gang Qu", "Qiang Zhou"], "https://doi.org/10.1145/1629911.1630093", "dac", 2009]], "Feng Yuan": [0, ["On systematic illegal state identification for pseudo-functional testing", ["Feng Yuan", "Qiang Xu"], "https://doi.org/10.1145/1629911.1630095", "dac", 2009]], "Wing Chiu Tam": [0, ["Automated failure population creation for validating integrated circuit diagnosis methods", ["Wing Chiu Tam", "Osei Poku", "R. D. Shawn Blanton"], "https://doi.org/10.1145/1629911.1630096", "dac", 2009]], "Osei Poku": [0, ["Automated failure population creation for validating integrated circuit diagnosis methods", ["Wing Chiu Tam", "Osei Poku", "R. D. Shawn Blanton"], "https://doi.org/10.1145/1629911.1630096", "dac", 2009]], "R. D. Shawn Blanton": [0, ["Automated failure population creation for validating integrated circuit diagnosis methods", ["Wing Chiu Tam", "Osei Poku", "R. D. Shawn Blanton"], "https://doi.org/10.1145/1629911.1630096", "dac", 2009]], "Mango Chia-Tso Chao": [0, ["Fault models for embedded-DRAM macros", ["Mango Chia-Tso Chao", "Hao-Yu Yang", "Rei-Fu Huang", "Shih-Chin Lin", "Ching-Yu Chin"], "https://doi.org/10.1145/1629911.1630097", "dac", 2009]], "Hao-Yu Yang": [0.00284161587478593, ["Fault models for embedded-DRAM macros", ["Mango Chia-Tso Chao", "Hao-Yu Yang", "Rei-Fu Huang", "Shih-Chin Lin", "Ching-Yu Chin"], "https://doi.org/10.1145/1629911.1630097", "dac", 2009]], "Rei-Fu Huang": [0, ["Fault models for embedded-DRAM macros", ["Mango Chia-Tso Chao", "Hao-Yu Yang", "Rei-Fu Huang", "Shih-Chin Lin", "Ching-Yu Chin"], "https://doi.org/10.1145/1629911.1630097", "dac", 2009]], "Shih-Chin Lin": [0, ["Fault models for embedded-DRAM macros", ["Mango Chia-Tso Chao", "Hao-Yu Yang", "Rei-Fu Huang", "Shih-Chin Lin", "Ching-Yu Chin"], "https://doi.org/10.1145/1629911.1630097", "dac", 2009]], "Ching-Yu Chin": [0, ["Fault models for embedded-DRAM macros", ["Mango Chia-Tso Chao", "Hao-Yu Yang", "Rei-Fu Huang", "Shih-Chin Lin", "Ching-Yu Chin"], "https://doi.org/10.1145/1629911.1630097", "dac", 2009]], "Ender Yilmaz": [0, ["Adaptive test elimination for analog/RF circuits", ["Ender Yilmaz", "Sule Ozev"], "https://doi.org/10.1145/1629911.1630098", "dac", 2009]], "Sule Ozev": [0, ["Adaptive test elimination for analog/RF circuits", ["Ender Yilmaz", "Sule Ozev"], "https://doi.org/10.1145/1629911.1630098", "dac", 2009]], "Heiko Falk": [0, ["WCET-aware register allocation based on graph coloring", ["Heiko Falk"], "https://doi.org/10.1145/1629911.1630100", "dac", 2009], ["Optimal static WCET-aware scratchpad allocation of program code", ["Heiko Falk", "Jan C. Kleinsorge"], "https://doi.org/10.1145/1629911.1630101", "dac", 2009]], "Jan C. Kleinsorge": [0, ["Optimal static WCET-aware scratchpad allocation of program code", ["Heiko Falk", "Jan C. Kleinsorge"], "https://doi.org/10.1145/1629911.1630101", "dac", 2009]], "Vladimir Uzelac": [0, ["A real-time program trace compressor utilizing double move-to-front method", ["Vladimir Uzelac", "Aleksandar Milenkovic"], "https://doi.org/10.1145/1629911.1630102", "dac", 2009]], "Aleksandar Milenkovic": [0, ["A real-time program trace compressor utilizing double move-to-front method", ["Vladimir Uzelac", "Aleksandar Milenkovic"], "https://doi.org/10.1145/1629911.1630102", "dac", 2009]], "Jose Baiocchi": [0, ["Heterogeneous code cache: using scratchpad and main memory in dynamic binary translators", ["Jose Baiocchi", "Bruce R. Childers"], "https://doi.org/10.1145/1629911.1630103", "dac", 2009]], "Bruce R. Childers": [0, ["Heterogeneous code cache: using scratchpad and main memory in dynamic binary translators", ["Jose Baiocchi", "Bruce R. Childers"], "https://doi.org/10.1145/1629911.1630103", "dac", 2009]], "Stan Krolikoski": [0, ["From milliwatts to megawatts: system level power challenge", ["Ruchir Puri", "Eshel Haritan", "Stan Krolikoski", "Jason Cong", "Tim Kogel", "Bradley D. McCredie", "John Shen", "Andres Takach"], "https://doi.org/10.1145/1629911.1630105", "dac", 2009]], "Tim Kogel": [0, ["From milliwatts to megawatts: system level power challenge", ["Ruchir Puri", "Eshel Haritan", "Stan Krolikoski", "Jason Cong", "Tim Kogel", "Bradley D. McCredie", "John Shen", "Andres Takach"], "https://doi.org/10.1145/1629911.1630105", "dac", 2009]], "Bradley D. McCredie": [0, ["From milliwatts to megawatts: system level power challenge", ["Ruchir Puri", "Eshel Haritan", "Stan Krolikoski", "Jason Cong", "Tim Kogel", "Bradley D. McCredie", "John Shen", "Andres Takach"], "https://doi.org/10.1145/1629911.1630105", "dac", 2009]], "John Shen": [0, ["From milliwatts to megawatts: system level power challenge", ["Ruchir Puri", "Eshel Haritan", "Stan Krolikoski", "Jason Cong", "Tim Kogel", "Bradley D. McCredie", "John Shen", "Andres Takach"], "https://doi.org/10.1145/1629911.1630105", "dac", 2009]], "Andres Takach": [0, ["From milliwatts to megawatts: system level power challenge", ["Ruchir Puri", "Eshel Haritan", "Stan Krolikoski", "Jason Cong", "Tim Kogel", "Bradley D. McCredie", "John Shen", "Andres Takach"], "https://doi.org/10.1145/1629911.1630105", "dac", 2009]], "Wenwen Chai": [0, ["A direct integral-equation solver of linear complexity for large-scale 3D capacitance and impedance extraction", ["Wenwen Chai", "Dan Jiao", "Cheng-Kok Koh"], "https://doi.org/10.1145/1629911.1630107", "dac", 2009]], "Dan Jiao": [0, ["A direct integral-equation solver of linear complexity for large-scale 3D capacitance and impedance extraction", ["Wenwen Chai", "Dan Jiao", "Cheng-Kok Koh"], "https://doi.org/10.1145/1629911.1630107", "dac", 2009]], "Cheng-Kok Koh": [0.0002752652144408785, ["A direct integral-equation solver of linear complexity for large-scale 3D capacitance and impedance extraction", ["Wenwen Chai", "Dan Jiao", "Cheng-Kok Koh"], "https://doi.org/10.1145/1629911.1630107", "dac", 2009]], "Wenjian Yu": [1.1414829828026996e-06, ["Variational capacitance extraction of on-chip interconnects based on continuous surface model", ["Wenjian Yu", "Chao Hu", "Wangyang Zhang"], "https://doi.org/10.1145/1629911.1630108", "dac", 2009]], "Chao Hu": [0, ["Variational capacitance extraction of on-chip interconnects based on continuous surface model", ["Wenjian Yu", "Chao Hu", "Wangyang Zhang"], "https://doi.org/10.1145/1629911.1630108", "dac", 2009]], "Wangyang Zhang": [0, ["Variational capacitance extraction of on-chip interconnects based on continuous surface model", ["Wenjian Yu", "Chao Hu", "Wangyang Zhang"], "https://doi.org/10.1145/1629911.1630108", "dac", 2009]], "Fang Gong": [0, ["PiCAP: a parallel and incremental capacitance extraction considering stochastic process variation", ["Fang Gong", "Hao Yu", "Lei He"], "https://doi.org/10.1145/1629911.1630109", "dac", 2009]], "Hao Yu": [0.05930156260728836, ["PiCAP: a parallel and incremental capacitance extraction considering stochastic process variation", ["Fang Gong", "Hao Yu", "Lei He"], "https://doi.org/10.1145/1629911.1630109", "dac", 2009]], "Tarek A. El-Moselhy": [0, ["An efficient resistance sensitivity extraction algorithm for conductors of arbitrary shapes", ["Tarek A. El-Moselhy", "Ibrahim M. Elfadel", "Bill Dewey"], "https://doi.org/10.1145/1629911.1630110", "dac", 2009]], "Ibrahim M. Elfadel": [0, ["An efficient resistance sensitivity extraction algorithm for conductors of arbitrary shapes", ["Tarek A. El-Moselhy", "Ibrahim M. Elfadel", "Bill Dewey"], "https://doi.org/10.1145/1629911.1630110", "dac", 2009]], "Bill Dewey": [0, ["An efficient resistance sensitivity extraction algorithm for conductors of arbitrary shapes", ["Tarek A. El-Moselhy", "Ibrahim M. Elfadel", "Bill Dewey"], "https://doi.org/10.1145/1629911.1630110", "dac", 2009]], "Vinay Hanumaiah": [0, ["Throughput optimal task allocation under thermal constraints for multi-core processors", ["Vinay Hanumaiah", "Ravishankar Rao", "Sarma B. K. Vrudhula", "Karam S. Chatha"], "https://doi.org/10.1145/1629911.1630112", "dac", 2009]], "Ravishankar Rao": [0, ["Throughput optimal task allocation under thermal constraints for multi-core processors", ["Vinay Hanumaiah", "Ravishankar Rao", "Sarma B. K. Vrudhula", "Karam S. Chatha"], "https://doi.org/10.1145/1629911.1630112", "dac", 2009]], "Sarma B. K. Vrudhula": [0, ["Throughput optimal task allocation under thermal constraints for multi-core processors", ["Vinay Hanumaiah", "Ravishankar Rao", "Sarma B. K. Vrudhula", "Karam S. Chatha"], "https://doi.org/10.1145/1629911.1630112", "dac", 2009]], "Karam S. Chatha": [0, ["Throughput optimal task allocation under thermal constraints for multi-core processors", ["Vinay Hanumaiah", "Ravishankar Rao", "Sarma B. K. Vrudhula", "Karam S. Chatha"], "https://doi.org/10.1145/1629911.1630112", "dac", 2009]], "Shaobo Liu": [0, ["An adaptive scheduling and voltage/frequency selection algorithm for real-time energy harvesting systems", ["Shaobo Liu", "Qing Wu", "Qinru Qiu"], "https://doi.org/10.1145/1629911.1630113", "dac", 2009]], "Qing Wu": [0.00010747280612122267, ["An adaptive scheduling and voltage/frequency selection algorithm for real-time energy harvesting systems", ["Shaobo Liu", "Qing Wu", "Qinru Qiu"], "https://doi.org/10.1145/1629911.1630113", "dac", 2009]], "Qinru Qiu": [0, ["An adaptive scheduling and voltage/frequency selection algorithm for real-time energy harvesting systems", ["Shaobo Liu", "Qing Wu", "Qinru Qiu"], "https://doi.org/10.1145/1629911.1630113", "dac", 2009]], "Vijay Janapa Reddi": [0, ["Software-assisted hardware reliability: abstracting circuit-level challenges to the software stack", ["Vijay Janapa Reddi", "Simone Campanoni", "Meeta Sharma Gupta", "Michael D. Smith", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1145/1629911.1630114", "dac", 2009]], "Simone Campanoni": [0, ["Software-assisted hardware reliability: abstracting circuit-level challenges to the software stack", ["Vijay Janapa Reddi", "Simone Campanoni", "Meeta Sharma Gupta", "Michael D. Smith", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1145/1629911.1630114", "dac", 2009]], "Meeta Sharma Gupta": [0, ["Software-assisted hardware reliability: abstracting circuit-level challenges to the software stack", ["Vijay Janapa Reddi", "Simone Campanoni", "Meeta Sharma Gupta", "Michael D. Smith", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1145/1629911.1630114", "dac", 2009]], "Michael D. Smith": [0, ["Software-assisted hardware reliability: abstracting circuit-level challenges to the software stack", ["Vijay Janapa Reddi", "Simone Campanoni", "Meeta Sharma Gupta", "Michael D. Smith", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1145/1629911.1630114", "dac", 2009]], "Gu-Yeon Wei": [0, ["Software-assisted hardware reliability: abstracting circuit-level challenges to the software stack", ["Vijay Janapa Reddi", "Simone Campanoni", "Meeta Sharma Gupta", "Michael D. Smith", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1145/1629911.1630114", "dac", 2009]], "David M. Brooks": [0, ["Software-assisted hardware reliability: abstracting circuit-level challenges to the software stack", ["Vijay Janapa Reddi", "Simone Campanoni", "Meeta Sharma Gupta", "Michael D. Smith", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1145/1629911.1630114", "dac", 2009]], "Hochang Jang": [0.5177314653992653, ["Simultaneous clock buffer sizing and polarity assignment for power/ground noise minimization", ["Hochang Jang", "Taewhan Kim"], "https://doi.org/10.1145/1629911.1630115", "dac", 2009]], "Taewhan Kim": [1, ["Simultaneous clock buffer sizing and polarity assignment for power/ground noise minimization", ["Hochang Jang", "Taewhan Kim"], "https://doi.org/10.1145/1629911.1630115", "dac", 2009]], "Wooyoung Jang": [0.998606950044632, ["An SDRAM-aware router for Networks-on-Chip", ["Wooyoung Jang", "David Z. Pan"], "https://doi.org/10.1145/1629911.1630117", "dac", 2009]], "Jun-hee Yoo": [0.8667702972888947, ["Multiprocessor System-on-Chip designs with active memory processors for higher memory efficiency", ["Jun-hee Yoo", "Sungjoo Yoo", "Kiyoung Choi"], "https://doi.org/10.1145/1629911.1630118", "dac", 2009]], "Sungjoo Yoo": [1, ["Multiprocessor System-on-Chip designs with active memory processors for higher memory efficiency", ["Jun-hee Yoo", "Sungjoo Yoo", "Kiyoung Choi"], "https://doi.org/10.1145/1629911.1630118", "dac", 2009]], "Kiyoung Choi": [1, ["Multiprocessor System-on-Chip designs with active memory processors for higher memory efficiency", ["Jun-hee Yoo", "Sungjoo Yoo", "Kiyoung Choi"], "https://doi.org/10.1145/1629911.1630118", "dac", 2009]], "David Fick": [0, ["Vicis: a reliable network for unreliable silicon", ["David Fick", "Andrew DeOrio", "Jin Hu", "Valeria Bertacco", "David T. Blaauw", "Dennis Sylvester"], "https://doi.org/10.1145/1629911.1630119", "dac", 2009]], "Jin Hu": [0, ["Vicis: a reliable network for unreliable silicon", ["David Fick", "Andrew DeOrio", "Jin Hu", "Valeria Bertacco", "David T. Blaauw", "Dennis Sylvester"], "https://doi.org/10.1145/1629911.1630119", "dac", 2009]], "Siddharth Garg": [0, ["Technology-driven limits on DVFS controllability of multiple voltage-frequency island designs: a system-level perspective", ["Siddharth Garg", "Diana Marculescu", "Radu Marculescu", "Umit Y. Ogras"], "https://doi.org/10.1145/1629911.1630120", "dac", 2009]], "Diana Marculescu": [0, ["Technology-driven limits on DVFS controllability of multiple voltage-frequency island designs: a system-level perspective", ["Siddharth Garg", "Diana Marculescu", "Radu Marculescu", "Umit Y. Ogras"], "https://doi.org/10.1145/1629911.1630120", "dac", 2009]], "Radu Marculescu": [0, ["Technology-driven limits on DVFS controllability of multiple voltage-frequency island designs: a system-level perspective", ["Siddharth Garg", "Diana Marculescu", "Radu Marculescu", "Umit Y. Ogras"], "https://doi.org/10.1145/1629911.1630120", "dac", 2009]], "Umit Y. Ogras": [0, ["Technology-driven limits on DVFS controllability of multiple voltage-frequency island designs: a system-level perspective", ["Siddharth Garg", "Diana Marculescu", "Radu Marculescu", "Umit Y. Ogras"], "https://doi.org/10.1145/1629911.1630120", "dac", 2009]], "Ciprian Seiculescu": [0, ["NoC topology synthesis for supporting shutdown of voltage islands in SoCs", ["Ciprian Seiculescu", "Srinivasan Murali", "Luca Benini", "Giovanni De Micheli"], "https://doi.org/10.1145/1629911.1630121", "dac", 2009]], "Srinivasan Murali": [0, ["NoC topology synthesis for supporting shutdown of voltage islands in SoCs", ["Ciprian Seiculescu", "Srinivasan Murali", "Luca Benini", "Giovanni De Micheli"], "https://doi.org/10.1145/1629911.1630121", "dac", 2009]], "Luca Benini": [0, ["NoC topology synthesis for supporting shutdown of voltage islands in SoCs", ["Ciprian Seiculescu", "Srinivasan Murali", "Luca Benini", "Giovanni De Micheli"], "https://doi.org/10.1145/1629911.1630121", "dac", 2009]], "Yoonjin Kim": [0.9931565225124359, ["Hierarchical reconfigurable computing arrays for efficient CGRA-based embedded systems", ["Yoonjin Kim", "Rabi N. Mahapatra"], "https://doi.org/10.1145/1629911.1630123", "dac", 2009]], "Rabi N. Mahapatra": [0, ["Hierarchical reconfigurable computing arrays for efficient CGRA-based embedded systems", ["Yoonjin Kim", "Rabi N. Mahapatra"], "https://doi.org/10.1145/1629911.1630123", "dac", 2009]], "Scott Cromar": [0, ["FPGA-targeted high-level binding algorithm for power and area reduction with glitch-estimation", ["Scott Cromar", "Jaeho Lee", "Deming Chen"], "https://doi.org/10.1145/1629911.1630125", "dac", 2009]], "Jaeho Lee": [0.9637002348899841, ["FPGA-targeted high-level binding algorithm for power and area reduction with glitch-estimation", ["Scott Cromar", "Jaeho Lee", "Deming Chen"], "https://doi.org/10.1145/1629911.1630125", "dac", 2009]], "Deming Chen": [0, ["FPGA-targeted high-level binding algorithm for power and area reduction with glitch-estimation", ["Scott Cromar", "Jaeho Lee", "Deming Chen"], "https://doi.org/10.1145/1629911.1630125", "dac", 2009]], "Amirhossein Alimohammad": [0, ["FPGA-based accelerator for the verification of leading-edge wireless systems", ["Amirhossein Alimohammad", "Saeed Fouladi Fard", "Bruce F. Cockburn"], "https://doi.org/10.1145/1629911.1630126", "dac", 2009]], "Saeed Fouladi Fard": [0, ["FPGA-based accelerator for the verification of leading-edge wireless systems", ["Amirhossein Alimohammad", "Saeed Fouladi Fard", "Bruce F. Cockburn"], "https://doi.org/10.1145/1629911.1630126", "dac", 2009]], "Bruce F. Cockburn": [0, ["FPGA-based accelerator for the verification of leading-edge wireless systems", ["Amirhossein Alimohammad", "Saeed Fouladi Fard", "Bruce F. Cockburn"], "https://doi.org/10.1145/1629911.1630126", "dac", 2009]], "Chen Huang": [0, ["Transmuting coprocessors: dynamic loading of FPGA coprocessors", ["Chen Huang", "Frank Vahid"], "https://doi.org/10.1145/1629911.1630127", "dac", 2009]], "Frank Vahid": [0, ["Transmuting coprocessors: dynamic loading of FPGA coprocessors", ["Chen Huang", "Frank Vahid"], "https://doi.org/10.1145/1629911.1630127", "dac", 2009]], "Mahmut T. Kandemir": [0, ["Dynamic thread and data mapping for NoC based CMPs", ["Mahmut T. Kandemir", "Ozcan Ozturk", "Sai Prashanth Muralidhara"], "https://doi.org/10.1145/1629911.1630129", "dac", 2009]], "Ozcan Ozturk": [0, ["Dynamic thread and data mapping for NoC based CMPs", ["Mahmut T. Kandemir", "Ozcan Ozturk", "Sai Prashanth Muralidhara"], "https://doi.org/10.1145/1629911.1630129", "dac", 2009]], "Sai Prashanth Muralidhara": [0, ["Dynamic thread and data mapping for NoC based CMPs", ["Mahmut T. Kandemir", "Ozcan Ozturk", "Sai Prashanth Muralidhara"], "https://doi.org/10.1145/1629911.1630129", "dac", 2009]], "Yuan-Hao Chang": [1.506132818462902e-07, ["A commitment-based management strategy for the performance and reliability enhancement of flash-memory storage systems", ["Yuan-Hao Chang", "Tei-Wei Kuo"], "https://doi.org/10.1145/1629911.1630130", "dac", 2009]], "Tei-Wei Kuo": [0, ["A commitment-based management strategy for the performance and reliability enhancement of flash-memory storage systems", ["Yuan-Hao Chang", "Tei-Wei Kuo"], "https://doi.org/10.1145/1629911.1630130", "dac", 2009]], "Soheil Samii": [0, ["Quality-driven synthesis of embedded multi-mode control systems", ["Soheil Samii", "Petru Eles", "Zebo Peng", "Anton Cervin"], "https://doi.org/10.1145/1629911.1630131", "dac", 2009]], "Anton Cervin": [0, ["Quality-driven synthesis of embedded multi-mode control systems", ["Soheil Samii", "Petru Eles", "Zebo Peng", "Anton Cervin"], "https://doi.org/10.1145/1629911.1630131", "dac", 2009]], "Lei Ju": [0.001596404705196619, ["Context-sensitive timing analysis of Esterel programs", ["Lei Ju", "Bach Khoa Huynh", "Samarjit Chakraborty", "Abhik Roychoudhury"], "https://doi.org/10.1145/1629911.1630132", "dac", 2009]], "Bach Khoa Huynh": [0, ["Context-sensitive timing analysis of Esterel programs", ["Lei Ju", "Bach Khoa Huynh", "Samarjit Chakraborty", "Abhik Roychoudhury"], "https://doi.org/10.1145/1629911.1630132", "dac", 2009]], "Haibo Zeng": [0, ["Scheduling the FlexRay bus using optimization techniques", ["Haibo Zeng", "Wei Zheng", "Marco Di Natale", "Arkadeb Ghosal", "Paolo Giusto", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/1629911.1630133", "dac", 2009]], "Wei Zheng": [0, ["Scheduling the FlexRay bus using optimization techniques", ["Haibo Zeng", "Wei Zheng", "Marco Di Natale", "Arkadeb Ghosal", "Paolo Giusto", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/1629911.1630133", "dac", 2009]], "Marco Di Natale": [0, ["Scheduling the FlexRay bus using optimization techniques", ["Haibo Zeng", "Wei Zheng", "Marco Di Natale", "Arkadeb Ghosal", "Paolo Giusto", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/1629911.1630133", "dac", 2009]], "Arkadeb Ghosal": [0, ["Scheduling the FlexRay bus using optimization techniques", ["Haibo Zeng", "Wei Zheng", "Marco Di Natale", "Arkadeb Ghosal", "Paolo Giusto", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/1629911.1630133", "dac", 2009]], "Paolo Giusto": [0, ["Scheduling the FlexRay bus using optimization techniques", ["Haibo Zeng", "Wei Zheng", "Marco Di Natale", "Arkadeb Ghosal", "Paolo Giusto", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/1629911.1630133", "dac", 2009]], "Hiroyuki Yagi": [0, ["The wild west: conquest of complex hardware-dependent software design", ["Hiroyuki Yagi", "Wolfgang Rosenstiel", "Jakob Engblom", "Jason Andrews", "Kees A. Vissers", "Marc Serughetti"], "https://doi.org/10.1145/1629911.1630135", "dac", 2009]], "Wolfgang Rosenstiel": [0, ["The wild west: conquest of complex hardware-dependent software design", ["Hiroyuki Yagi", "Wolfgang Rosenstiel", "Jakob Engblom", "Jason Andrews", "Kees A. Vissers", "Marc Serughetti"], "https://doi.org/10.1145/1629911.1630135", "dac", 2009]], "Jakob Engblom": [0, ["The wild west: conquest of complex hardware-dependent software design", ["Hiroyuki Yagi", "Wolfgang Rosenstiel", "Jakob Engblom", "Jason Andrews", "Kees A. Vissers", "Marc Serughetti"], "https://doi.org/10.1145/1629911.1630135", "dac", 2009]], "Jason Andrews": [0, ["The wild west: conquest of complex hardware-dependent software design", ["Hiroyuki Yagi", "Wolfgang Rosenstiel", "Jakob Engblom", "Jason Andrews", "Kees A. Vissers", "Marc Serughetti"], "https://doi.org/10.1145/1629911.1630135", "dac", 2009]], "Kees A. Vissers": [0, ["The wild west: conquest of complex hardware-dependent software design", ["Hiroyuki Yagi", "Wolfgang Rosenstiel", "Jakob Engblom", "Jason Andrews", "Kees A. Vissers", "Marc Serughetti"], "https://doi.org/10.1145/1629911.1630135", "dac", 2009]], "Marc Serughetti": [0, ["The wild west: conquest of complex hardware-dependent software design", ["Hiroyuki Yagi", "Wolfgang Rosenstiel", "Jakob Engblom", "Jason Andrews", "Kees A. Vissers", "Marc Serughetti"], "https://doi.org/10.1145/1629911.1630135", "dac", 2009]], "Jonathan D. Ellithorpe": [0, ["Internet-in-a-Box: emulating datacenter network architectures using FPGAs", ["Jonathan D. Ellithorpe", "Zhangxi Tan", "Randy H. Katz"], "https://doi.org/10.1145/1629911.1630137", "dac", 2009]], "Zhangxi Tan": [0, ["Internet-in-a-Box: emulating datacenter network architectures using FPGAs", ["Jonathan D. Ellithorpe", "Zhangxi Tan", "Randy H. Katz"], "https://doi.org/10.1145/1629911.1630137", "dac", 2009]], "Randy H. Katz": [0, ["Internet-in-a-Box: emulating datacenter network architectures using FPGAs", ["Jonathan D. Ellithorpe", "Zhangxi Tan", "Randy H. Katz"], "https://doi.org/10.1145/1629911.1630137", "dac", 2009]], "Prith Banerjee": [0, ["Sustainable data centers: enabled by supply and demand side management", ["Prith Banerjee", "Chandrakant D. Patel", "Cullen Bash", "Parthasarathy Ranganathan"], "https://doi.org/10.1145/1629911.1630138", "dac", 2009]], "Chandrakant D. Patel": [0, ["Sustainable data centers: enabled by supply and demand side management", ["Prith Banerjee", "Chandrakant D. Patel", "Cullen Bash", "Parthasarathy Ranganathan"], "https://doi.org/10.1145/1629911.1630138", "dac", 2009]], "Cullen Bash": [0, ["Sustainable data centers: enabled by supply and demand side management", ["Prith Banerjee", "Chandrakant D. Patel", "Cullen Bash", "Parthasarathy Ranganathan"], "https://doi.org/10.1145/1629911.1630138", "dac", 2009]], "Parthasarathy Ranganathan": [0, ["Sustainable data centers: enabled by supply and demand side management", ["Prith Banerjee", "Chandrakant D. Patel", "Cullen Bash", "Parthasarathy Ranganathan"], "https://doi.org/10.1145/1629911.1630138", "dac", 2009]], "Dilip D. Kandlur": [0, ["Green data centers and hot chips", ["Dilip D. Kandlur", "Tom W. Keller"], "https://doi.org/10.1145/1629911.1630139", "dac", 2009]], "Tom W. Keller": [0, ["Green data centers and hot chips", ["Dilip D. Kandlur", "Tom W. Keller"], "https://doi.org/10.1145/1629911.1630139", "dac", 2009]], "Erick Amador": [0, ["Optimum LDPC decoder: a memory architecture problem", ["Erick Amador", "Renaud Pacalet", "Vincent Rezard"], "https://doi.org/10.1145/1629911.1630141", "dac", 2009]], "Renaud Pacalet": [0, ["Optimum LDPC decoder: a memory architecture problem", ["Erick Amador", "Renaud Pacalet", "Vincent Rezard"], "https://doi.org/10.1145/1629911.1630141", "dac", 2009]], "Vincent Rezard": [0, ["Optimum LDPC decoder: a memory architecture problem", ["Erick Amador", "Renaud Pacalet", "Vincent Rezard"], "https://doi.org/10.1145/1629911.1630141", "dac", 2009]], "Zhiguo Ge": [0, ["A DVS-based pipelined reconfigurable instruction memory", ["Zhiguo Ge", "Tulika Mitra", "Weng-Fai Wong"], "https://doi.org/10.1145/1629911.1630142", "dac", 2009]], "Talal Bonny": [0, ["LICT: left-uncompressed instructions compression technique to improve the decoding performance of VLIW processors", ["Talal Bonny", "Jorg Henkel"], "https://doi.org/10.1145/1629911.1630143", "dac", 2009]], "Jorg Henkel": [0, ["LICT: left-uncompressed instructions compression technique to improve the decoding performance of VLIW processors", ["Talal Bonny", "Jorg Henkel"], "https://doi.org/10.1145/1629911.1630143", "dac", 2009]], "Sanghyuk Jung": [0.9860439747571945, ["Hierarchical architecture of flash-based storage systems for high performance and durability", ["Sanghyuk Jung", "Jin Hyuk Kim", "Yong Ho Song"], "https://doi.org/10.1145/1629911.1630144", "dac", 2009]], "Jin Hyuk Kim": [0.9958140552043915, ["Hierarchical architecture of flash-based storage systems for high performance and durability", ["Sanghyuk Jung", "Jin Hyuk Kim", "Yong Ho Song"], "https://doi.org/10.1145/1629911.1630144", "dac", 2009]], "Yong Ho Song": [0.0002627232897793874, ["Hierarchical architecture of flash-based storage systems for high performance and durability", ["Sanghyuk Jung", "Jin Hyuk Kim", "Yong Ho Song"], "https://doi.org/10.1145/1629911.1630144", "dac", 2009]], "Marc Geilen": [0, ["Reduction techniques for synchronous dataflow graphs", ["Marc Geilen"], "https://doi.org/10.1145/1629911.1630146", "dac", 2009], ["A parameterized compositional multi-dimensional multiple-choice knapsack heuristic for CMP run-time management", ["Hamid Shojaei", "Amir Hossein Ghamarian", "Twan Basten", "Marc Geilen", "Sander Stuijk", "Rob Hoes"], "https://doi.org/10.1145/1629911.1630147", "dac", 2009]], "Hamid Shojaei": [0, ["A parameterized compositional multi-dimensional multiple-choice knapsack heuristic for CMP run-time management", ["Hamid Shojaei", "Amir Hossein Ghamarian", "Twan Basten", "Marc Geilen", "Sander Stuijk", "Rob Hoes"], "https://doi.org/10.1145/1629911.1630147", "dac", 2009]], "Amir Hossein Ghamarian": [0, ["A parameterized compositional multi-dimensional multiple-choice knapsack heuristic for CMP run-time management", ["Hamid Shojaei", "Amir Hossein Ghamarian", "Twan Basten", "Marc Geilen", "Sander Stuijk", "Rob Hoes"], "https://doi.org/10.1145/1629911.1630147", "dac", 2009]], "Twan Basten": [0, ["A parameterized compositional multi-dimensional multiple-choice knapsack heuristic for CMP run-time management", ["Hamid Shojaei", "Amir Hossein Ghamarian", "Twan Basten", "Marc Geilen", "Sander Stuijk", "Rob Hoes"], "https://doi.org/10.1145/1629911.1630147", "dac", 2009]], "Sander Stuijk": [0, ["A parameterized compositional multi-dimensional multiple-choice knapsack heuristic for CMP run-time management", ["Hamid Shojaei", "Amir Hossein Ghamarian", "Twan Basten", "Marc Geilen", "Sander Stuijk", "Rob Hoes"], "https://doi.org/10.1145/1629911.1630147", "dac", 2009]], "Rob Hoes": [0, ["A parameterized compositional multi-dimensional multiple-choice knapsack heuristic for CMP run-time management", ["Hamid Shojaei", "Amir Hossein Ghamarian", "Twan Basten", "Marc Geilen", "Sander Stuijk", "Rob Hoes"], "https://doi.org/10.1145/1629911.1630147", "dac", 2009]], "William Plishker": [0, ["Mode grouping for more effective generalized scheduling of dynamic dataflow applications", ["William Plishker", "Nimish Sane", "Shuvra S. Bhattacharyya"], "https://doi.org/10.1145/1629911.1630148", "dac", 2009]], "Nimish Sane": [0, ["Mode grouping for more effective generalized scheduling of dynamic dataflow applications", ["William Plishker", "Nimish Sane", "Shuvra S. Bhattacharyya"], "https://doi.org/10.1145/1629911.1630148", "dac", 2009]], "Shuvra S. Bhattacharyya": [0, ["Mode grouping for more effective generalized scheduling of dynamic dataflow applications", ["William Plishker", "Nimish Sane", "Shuvra S. Bhattacharyya"], "https://doi.org/10.1145/1629911.1630148", "dac", 2009]], "Jian Chen": [0, ["Efficient program scheduling for heterogeneous multi-core processors", ["Jian Chen", "Lizy Kurian John"], "https://doi.org/10.1145/1629911.1630149", "dac", 2009]], "Lizy Kurian John": [0, ["Efficient program scheduling for heterogeneous multi-core processors", ["Jian Chen", "Lizy Kurian John"], "https://doi.org/10.1145/1629911.1630149", "dac", 2009]], "O. Sarbishei": [0, ["Polynomial datapath optimization using partitioning and compensation heuristics", ["O. Sarbishei", "Bijan Alizadeh", "Masahiro Fujita"], "https://doi.org/10.1145/1629911.1630151", "dac", 2009]], "Bijan Alizadeh": [0, ["Polynomial datapath optimization using partitioning and compensation heuristics", ["O. Sarbishei", "Bijan Alizadeh", "Masahiro Fujita"], "https://doi.org/10.1145/1629911.1630151", "dac", 2009]], "Insup Shin": [0.9706981182098389, ["Register allocation for high-level synthesis using dual supply voltages", ["Insup Shin", "Seungwhun Paik", "Youngsoo Shin"], "https://doi.org/10.1145/1629911.1630152", "dac", 2009]], "Seungwhun Paik": [0.9998691529035568, ["Register allocation for high-level synthesis using dual supply voltages", ["Insup Shin", "Seungwhun Paik", "Youngsoo Shin"], "https://doi.org/10.1145/1629911.1630152", "dac", 2009]], "Youngsoo Shin": [0.9997629821300507, ["Register allocation for high-level synthesis using dual supply voltages", ["Insup Shin", "Seungwhun Paik", "Youngsoo Shin"], "https://doi.org/10.1145/1629911.1630152", "dac", 2009]], "Yifang Liu": [0, ["GPU-based parallelization for fast circuit optimization", ["Yifang Liu", "Jiang Hu"], "https://doi.org/10.1145/1629911.1630153", "dac", 2009]], "Jiang Hu": [0, ["GPU-based parallelization for fast circuit optimization", ["Yifang Liu", "Jiang Hu"], "https://doi.org/10.1145/1629911.1630153", "dac", 2009]], "Thomas Baumann": [0, ["Architectural assessment of design techniques to improve speed and robustness in embedded microprocessors", ["Thomas Baumann", "Doris Schmitt-Landsiedel", "Christian Pacha"], "https://doi.org/10.1145/1629911.1630154", "dac", 2009]], "Doris Schmitt-Landsiedel": [0, ["Architectural assessment of design techniques to improve speed and robustness in embedded microprocessors", ["Thomas Baumann", "Doris Schmitt-Landsiedel", "Christian Pacha"], "https://doi.org/10.1145/1629911.1630154", "dac", 2009]], "Christian Pacha": [0, ["Architectural assessment of design techniques to improve speed and robustness in embedded microprocessors", ["Thomas Baumann", "Doris Schmitt-Landsiedel", "Christian Pacha"], "https://doi.org/10.1145/1629911.1630154", "dac", 2009]], "Jorge Fernandez Villena": [0, ["ARMS - automatic residue-minimization based sampling for multi-point modeling techniques", ["Jorge Fernandez Villena", "Luis Miguel Silveira"], "https://doi.org/10.1145/1629911.1630156", "dac", 2009]], "Luis Miguel Silveira": [0, ["ARMS - automatic residue-minimization based sampling for multi-point modeling techniques", ["Jorge Fernandez Villena", "Luis Miguel Silveira"], "https://doi.org/10.1145/1629911.1630156", "dac", 2009]], "N. Wong": [0, ["An efficient passivity test for descriptor systems via canonical projector techniques", ["N. Wong"], "https://doi.org/10.1145/1629911.1630157", "dac", 2009]], "Zhenhai Zhu": [0, ["A parameterized mask model for lithography simulation", ["Zhenhai Zhu"], "https://doi.org/10.1145/1629911.1630158", "dac", 2009]]}