% titlepage so the title page is more centered
\documentclass[titlepage]{scrartcl}

% use helvetica font
\usepackage[scaled=1.05]{helvet}
\usepackage[T1]{fontenc}
\renewcommand\familydefault{\sfdefault}

% for nice tables
\usepackage{tabularx}
\newcolumntype{Y}{>{\centering\arraybackslash}X} % centers text horizontally

% provides \isempty test
\usepackage{xifthen}

% make tables slightly bigger
\renewcommand{\arraystretch}{1.5}

% title page information
\begin{titlepage} 
\title{0x}
\subtitle{A 32-Bit VM written in Rust powered by a custom instruction set}
\author{0xffset}
\date{}
\end{titlepage}

% === document start ===
\begin{document}
\maketitle
\newpage
\tableofcontents
\newpage

\section{Specs}
\begin{itemize}
	\item 32-bit architecture
	\item 8 32-bit general purpose registers
	\item Variable sized memory
	\item Variable sized display
	\item Variable sized hard drive
\end{itemize}
\newpage

\section{Glossary}
\subsection{Specialized registers}
\begin{itemize}
	\item \textbf{PC} (32-Bit): Program Counter
	\item \textbf{SP} (32-Bit): Stack pointer
	\item \textbf{FP} (32-Bit): Frame pointer
	\item \textbf{ACC} (32-Bit): Accumulator
	\item \textbf{SR} (32-Bit): Status register
\end{itemize}
\subsection{Operands}
\begin{itemize}
	\item \textbf{S}: Stack
	\item \textbf{R} (32-Bit): Register
	\item \textbf{Ro} (32-Bit): Origin register
	\item \textbf{Rd} (32-Bit): Destination register
	\item \textbf{R0} (32-Bit): Lowest general purpose register
	\item \textbf{Rx} (32-Bit): Highest general purpose register \vspace{1ex}
	\item \textbf{Rs} (32-Bit): Status register
	\item \textbf{Sb} (8-Bit): Bit in status register
	\item \textbf{S0}: Lowest bit in status register
	\item \textbf{Sx}: Highest bit of status register \vspace{1ex}
	\item \textbf{M} (32-Bit): Memory address
	\item \textbf{M0} (32-Bit): Lowest memory address
	\item \textbf{Mx} (32-Bit): Highest memory address
	\item \textbf{Mo} (32-Bit): Origin memory address
	\item \textbf{Md} (32-Bit): Destination memory address
	\item \textbf{k} (32-Bit): Constant memory address \vspace{1ex}
	\item \textbf{K} (32-Bit): Constant
\end{itemize}
\subsection{Opcodes}
\begin{tabularx}{\textwidth}{|Y|Y|Y|Y|}
	\hline
	\itshape{Instruction} & \itshape{Parameter 1} & \itshape{Parameter 2} & \itshape{Parameter n} \\
	\hline
	xxxx xxxx             & aaaa aaaa             & bbbb bbbb             & nnnn nnnn             \\
	\hline
\end{tabularx}
\newpage

\section{Status register}
\begin{tabularx}{\textwidth}{|Y|Y|Y|Y|Y|Y|Y|Y|}
	\hline
	 &  &  &  &  &  & \textbf{O} & \textbf{Z} \\
	\hline
\end{tabularx}


% generates a flag description
\newcommand{\flagdesc}[3]{
	\hfill \break
	\textbf{#2 - #1 flag:}
	\begin{itemize}
		\item #3
	\end{itemize}
}

\flagdesc{Zero}{Z}{If the result of an operation is zero, the zero flag is set.}
\flagdesc{Overflow}{O}{If the result of an operation is too large to fit in 32-Bit, the overflow flag is set.}
\newpage

\section{Instructions}

% generates a instruction description page
\newcommand{\instruction}[9]{
	\subsection{#1 - #2}
	\begin{tabularx}{\textwidth}{XXX}
		\textbf{Description:}     &                   &                          \\
		\multicolumn{3}{>{\hsize=\dimexpr3\hsize+3\tabcolsep}X}{#3}              \\ [1ex]
		\textbf{Operation:}       &                   &                          \\
		\multicolumn{3}{>{\hsize=\dimexpr3\hsize+3\tabcolsep}X}{#4}              \\ [1ex]
		\textbf{Syntax}           & \textbf{Operands} & \textbf{Program counter} \\
		\texttt{#5}               & #6                & #7                       \\ [1ex]
		\textbf{Opcode:}          &                   &                          \\
		\multicolumn{3}{>{\hsize=\dimexpr3\hsize+3\tabcolsep}X}{#8}              \\ [1ex]
		\textbf{Status register:} &                   &                          \\
		% ugly because of tabularx but it works https://tex.stackexchange.com/questions/236155/tabularx-and-multicolumn
		\multicolumn{3}{>{\hsize=\dimexpr3\hsize+3\tabcolsep}X}{#9}              \\ [1ex]
	\end{tabularx}
	\newpage
}

% generates obcode table
\newcommand{\opcodegen}[4]{
	\begin{tabularx}{\textwidth}{|Y|Y|Y|Y|}
		\hline
		#1 & #2 & #3 & #4 \\
		\hline
	\end{tabularx}
}

% returns a dash if the argument is empty else the argument
\newcommand{\conditionwrapper}[1]{
	\ifthenelse{\isempty{#1}}
	{-}
	{#1}
}

\newcommand{\srtabledescriptor}[2]{
	\hfill \break
	\textbf{#1} - #2
}

% generates the status register table
\newcommand{\srtable}[4]{
	\begin{tabularx}{\textwidth}{YYYYYYYY}
		 &  &  &  &  &  & \textbf{O} & \textbf{Z} \\
	\end{tabularx}
	\begin{tabularx}{\textwidth}{|Y|Y|Y|Y|Y|Y|Y|Y|}
		\hline
		 &  &  &  &  &  & \conditionwrapper{#3} & \conditionwrapper{#1} \\
		\hline
	\end{tabularx}
	\ifthenelse{\isempty{#1}}
	{}
	{
		\ifthenelse{\isempty{#2}}
		{\srtabledescriptor{Z}{Set if the operation results in 0}}
		{\srtabledescriptor{Z}{#2}}
	}
	\ifthenelse{\isempty{#3}}
	{}
	{
		\ifthenelse{\isempty{#4}}
		{\srtabledescriptor{O}{Set if the operation overflows}}
		{\srtabledescriptor{O}{#4}}
	}
}

% shurthand for textsubscript
\newcommand{\tss}[1]{\textsubscript{#1}}

% actual instruction entries
\instruction{HALT}{Halt}
{Halts the program.}
{None}
{HALT}
{None}
{None}
{\opcodegen{1111 1111}{}{}{}}
{\srtable{}{}{}{}}

\instruction{NOP}{No operation}
{Does nothing.}
{None}
{NOP}
{None}
{PC + 1 $\rightarrow$ PC}
{\opcodegen{0000 0000}{}{}{}}
{\srtable{}{}{}{}}

\instruction{MOVR}{Move to register}
{Moves value \texttt{K} into register \texttt{Rd}.}
{K $\rightarrow$ Rd}
{MOVR K, Rd}
{$0 \leq K \leq 2^{32} - 1 \hfill \break R0 \leq Rd \leq Rx$}
{PC + 1 $\rightarrow$ PC}
{\opcodegen{0001 0000}{KKKK KKKK}{dddd dddd}{}}
{\srtable{}{}{}{}}

\instruction{MOVM}{Move to memory}
{Moves value \texttt{K} into memory location \texttt{k}.}
{K $\rightarrow$ k}
{MOVM K, k}
{$0 \leq K \leq 2^{32} - 1 \hfill \break M0 \leq k \leq Mx$}
{PC + 1 $\rightarrow$ PC}
{\opcodegen{0001 0001}{KKKK KKKK}{kkkk kkkk}{}}
{\srtable{}{}{}{}}

\instruction{MOVRR}{Move register to register}
{Moves value from register \texttt{Ro} into register \texttt{Rd}.}
{Ro $\rightarrow$ Rd}
{MOVRR Ro, Rd}
{$R0 \leq Ro, Rd \leq Rx$}
{PC + 1 $\rightarrow$ PC}
{\opcodegen{0001 0010}{oooo oooo}{dddd dddd}{}}
{\srtable{}{}{}{}}

\instruction{MOVRM}{Move register to memory}
{Moves value from a register \texttt{Ro} into memory location \texttt{k}.}
{Ro $\rightarrow$ k}
{MOVRM Ro, k}
{$M0 \leq k \leq Mx \hfill \break R0 \leq Ro \leq Rx$}
{PC + 1 $\rightarrow$ PC}
{\opcodegen{0001 0011}{oooo oooo}{kkkk kkkk}{}}
{\srtable{}{}{}{}}

\instruction{MOVMR}{Move memory to register}
{Moves value from memory location \texttt{k} into register \texttt{Rd}.}
{k $\rightarrow$ Rd}
{MOVMR k, Rd}
{$M0 \leq k \leq Mx \hfill \break R0 \leq Rd \leq Rx$}
{PC + 1 $\rightarrow$ PC}
{\opcodegen{0001 0100}{kkkk kkkk}{dddd dddd}{}}
{\srtable{}{}{}{}}

\instruction{MOVRPR}{Move register pointer to register}
{Moves a value from memory location \texttt{Ro*} into register \texttt{Rd}.}
{Ro* $\rightarrow$ Rd}
{MOVRPR Ro, Rd}
{$R0 \leq Ro, Rd \leq Rx$}
{PC + 1 $\rightarrow$ PC}
{\opcodegen{0001 0111}{oooo oooo}{dddd dddd}{}}
{\srtable{}{}{}{}}

\instruction{MOVROR}{Move register pointer + offset to register}
{Moves a value from memory location \texttt{Ro* + K} into register \texttt{Rd}.}
{Ro* + K $\rightarrow$ Rd}
{MOVROR Ro, K, Rd}
{$0 \leq K \leq 2^{32} - 1 \hfill \break R0 \leq Ro, Rd \leq Rx$}
{PC + 1 $\rightarrow$ PC}
{\opcodegen{0001 1000}{oooo oooo}{KKKK KKKK}{dddd dddd}}
{\srtable{}{}{}{}}

\instruction{LOAD}{Load buffer}
{Copys a byte buffer from device at \texttt{Ro*} to memory range \texttt{k to k + R}.}
{Ro* $\rightarrow$ k to k + R}
{LOAD Ro, R, k}
{$M0 \leq k \leq Mx \hfill \break R0 \leq Ro, R \leq Rx$}
{PC + 1 $\rightarrow$ PC}
{\opcodegen{0001 1001}{oooo oooo}{RRRR RRRR}{kkkk kkkk}}
{\srtable{}{}{}{}}

\instruction{LOADR}{Load buffer}
{Copys a byte buffer from device at \texttt{Ro*} to memory range \texttt{Rd* to Rd* + R}.}
{Ro* $\rightarrow$ Rd* to Rd* + R}
{LOADR Ro, R, Rd}
{$R0 \leq Ro, R, Rd \leq Rx$}
{PC + 1 $\rightarrow$ PC}
{\opcodegen{0001 1010}{oooo oooo}{RRRR RRRR}{dddd dddd}}
{\srtable{}{}{}{}}

\instruction{LOADM}{Load buffer}
{Copys a byte buffer from device at \texttt{Ro*} to memory range \texttt{Md* to Md* + R}.}
{Ro* $\rightarrow$ Md* to Md* + R}
{LOADM Ro, R, Md}
{$M0 \leq Md \leq Mx \hfill \break R0 \leq Ro, R \leq Rx$}
{PC + 1 $\rightarrow$ PC}
{\opcodegen{0001 1011}{oooo oooo}{RRRR RRRR}{dddd dddd}}
{\srtable{}{}{}{}}

\instruction{STORE}{Store buffer}
{Copys a byte buffer from memory range \texttt{k to k + R} to device at \texttt{Rd*}.}
{k to k + R $\rightarrow$ Rd*}
{STORE k, R, Rd}
{$M0 \leq k \leq Mx \hfill \break R0 \leq Ro, R \leq Rx$}
{PC + 1 $\rightarrow$ PC}
{\opcodegen{0001 1100}{kkkk kkkk}{RRRR RRRR}{dddd dddd}}
{\srtable{}{}{}{}}

\instruction{STORER}{Store buffer}
{Copys a byte buffer from memory range \texttt{Ro* to Ro* + R} to device at \texttt{Rd*}.}
{Ro* to Ro* + R $\rightarrow$ Rd*}
{STORER Ro, R, Rd}
{$R0 \leq Ro, R, Rd \leq Rx$}
{PC + 1 $\rightarrow$ PC}
{\opcodegen{0001 1101}{oooo oooo}{RRRR RRRR}{dddd dddd}}
{\srtable{}{}{}{}}

\instruction{STOREM}{Store buffer}
{Copys a byte buffer from memory range \texttt{Mo* to Mo* + R} to device at \texttt{Rd*}.}
{Mo* to Mo* + R $\rightarrow$ Rd*}
{STOREM Mo, R, Rd}
{$M0 \leq k \leq Mx \hfill \break R0 \leq R, Rd \leq Rx$}
{PC + 1 $\rightarrow$ PC}
{\opcodegen{0001 1110}{oooo oooo}{RRRR RRRR}{dddd dddd}}
{\srtable{}{}{}{}}

\instruction{POP}{Pop}
{Pops a value from the stack into register \texttt{Rd}.}
{S $\rightarrow$ Rd, SP - 4 $\rightarrow$ SP}
{POP Rd}
{$R0 \leq Rd \leq Rx$}
{PC + 1 $\rightarrow$ PC}
{\opcodegen{0000 0101}{dddd dddd}{}{}}
{\srtable{}{}{}{}}

\instruction{PUSH}{Push}
{Pushes value \texttt{K} onto the stack.}
{SP + 4 $\rightarrow$ SP, K $\rightarrow$ S}
{PUSH K}
{$0 \leq K \leq 2^{32} - 1$}
{PC + 1 $\rightarrow$ PC}
{\opcodegen{0001 0101}{KKKK KKKK}{}{}}
{\srtable{}{}{}{}}

\instruction{PUSHR}{Push register}
{Pushes value \texttt{Ro} onto the stack.}
{SP + 4 $\rightarrow$ SP, Ro $\rightarrow$ S}
{PUSH Ro}
{$R0 \leq Ro \leq Rx$}
{PC + 1 $\rightarrow$ PC}
{\opcodegen{0001 0110}{oooo oooo}{}{}}
{\srtable{}{}{}{}}

\instruction{ADD}{Add}
{Adds value \texttt{K} and register \texttt{R} together and stores the result in \texttt{ACC}.}
{K + R $\rightarrow$ ACC}
{ADD K, R}
{$0 \leq K \leq 2^{32} - 1 \hfill \break R0 \leq R \leq Rx$}
{PC + 1 $\rightarrow$ PC}
{\opcodegen{0010 0000}{KKKK KKKK}{RRRR RRRR}{}}
{\srtable{x}{}{x}{}}

\instruction{ADDR}{Add register}
{Adds register \texttt{R\tss{1}} and register \texttt{R\tss{2}} together and stores the result in \texttt{ACC}.}
{R\tss{1} + R\tss{2} $\rightarrow$ ACC}
{ADDR R\tss{1}, R\tss{2}}
{$R0 \leq R_{1}, R_{2} \leq Rx$}
{PC + 1 $\rightarrow$ PC}
{\opcodegen{0010 0001}{R\tss{1}R\tss{1} R\tss{1}R\tss{1}}{R\tss{2}R\tss{2} R\tss{2}R\tss{2}}{}}
{\srtable{x}{}{x}{}}

\instruction{SUB}{Subtract}
{Subtracts value \texttt{K} from register \texttt{R} and stores the result in \texttt{ACC}.}
{R - K $\rightarrow$ ACC}
{SUB R, K}
{$0 \leq K \leq 2^{32} - 1 \hfill \break R0 \leq R \leq Rx$}
{PC + 1 $\rightarrow$ PC}
{\opcodegen{0010 0010}{RRRR RRRR}{KKKK KKKK}{}}
{\srtable{x}{}{x}{}}

\instruction{SUBWR}{Subtract register from word}
{Subtracts register \texttt{R} from value \texttt{K} and stores the result in \texttt{ACC}.}
{K - R $\rightarrow$ ACC}
{SUBWR K, R}
{$0 \leq K \leq 2^{32} - 1 \hfill \break R0 \leq R \leq Rx$}
{PC + 1 $\rightarrow$ PC}
{\opcodegen{0010 0010}{KKKK KKKK}{RRRR RRRR}{}}
{\srtable{x}{}{x}{}}

\instruction{SUBR}{Subtract register}
{Subtracts register \texttt{R\tss{2}} from register \texttt{R\tss{1}} and stores the result in \texttt{ACC}.}
{R\tss{1} - R\tss{2} $\rightarrow$ ACC}
{SUBR R\tss{1}, R\tss{2}}
{$0 \leq K \leq 2^{32} - 1 \hfill \break R0 \leq R_{1}, R_{2} \leq Rx$}
{PC + 1 $\rightarrow$ PC}
{\opcodegen{0010 0011}{R\tss{1}R\tss{1} R\tss{1}R\tss{1}}{R\tss{2}R\tss{2} R\tss{2}R\tss{2}}{}}
{\srtable{x}{}{x}{}}

\instruction{MULT}{Multiply}
{Multiplies value \texttt{K} and register \texttt{R} together and stores the result in \texttt{ACC}.}
{K $\times$ R $\rightarrow$ ACC}
{MULT K, R}
{$0 \leq K \leq 2^{32} - 1 \hfill \break R0 \leq R \leq Rx$}
{PC + 1 $\rightarrow$ PC}
{\opcodegen{0010 0101}{KKKK KKKK}{RRRR RRRR}{}}
{\srtable{x}{}{x}{}}

\instruction{MULTR}{Multiply register}
{Multiplies register \texttt{R\tss{1}} and register \texttt{R\tss{2}} together and stores the result in \texttt{ACC}.}
{R\tss{1} $\times$ R\tss{2} $\rightarrow$ ACC}
{MULTR R\tss{1}, R\tss{2}}
{$R0 \leq R_{1}, R_{2} \leq Rx$}
{PC + 1 $\rightarrow$ PC}
{\opcodegen{0010 0110}{R\tss{1}R\tss{1} R\tss{1}R\tss{1}}{R\tss{2}R\tss{2} R\tss{2}R\tss{2}}{}}
{\srtable{x}{}{x}{}}

\instruction{DIV}{Divide}
{Devides register \texttt{R} by value \texttt{K} and stores the result in \texttt{ACC}.}
{R $\div$ K $\rightarrow$ ACC}
{DIV R, K}
{$0 \leq K \leq 2^{32} - 1 \hfill \break R0 \leq R \leq Rx$}
{PC + 1 $\rightarrow$ PC}
{\opcodegen{0010 0111}{RRRR RRRR}{KKKK KKKK}{}}
{\srtable{x}{}{x}{}}

\instruction{DIVWR}{Divide word by register}
{Devides value \texttt{K} by register \texttt{R} and stores the result in \texttt{ACC}.}
{K $\div$  R $\rightarrow$ ACC}
{DIVWR K, R}
{$0 \leq K \leq 2^{32} - 1 \hfill \break R0 \leq R \leq Rx$}
{PC + 1 $\rightarrow$ PC}
{\opcodegen{0010 1000}{KKKK KKKK}{RRRR RRRR}{}}
{\srtable{x}{}{x}{}}

\instruction{DIVR}{Divide registers}
{Divides register \texttt{R\tss{1}} by register \texttt{R\tss{2}} and stores the result in \texttt{ACC}.}
{R\tss{1} $\div$ R\tss{2} $\rightarrow$ ACC}
{DIVR R\tss{1}, R\tss{2}}
{$0 \leq K \leq 2^{32} - 1 \hfill \break R0 \leq R_{1}, R_{2} \leq Rx$}
{PC + 1 $\rightarrow$ PC}
{\opcodegen{0010 1001}{R\tss{1}R\tss{1} R\tss{1}R\tss{1}}{R\tss{2}R\tss{2} R\tss{2}R\tss{2}}{}}
{\srtable{x}{}{x}{}}

\instruction{INC}{Increment}
{Increments register \texttt{Rd} by one.}
{Rd + 1 $\rightarrow$ Rd}
{INC Rd}
{$R0 \leq Rd \leq Rx$}
{PC + 1 $\rightarrow$ PC}
{\opcodegen{0010 1010}{dddd dddd}{}{}}
{\srtable{x}{}{x}{}}

\instruction{DEC}{Decrement}
{Decrements register \texttt{Rd} by one.}
{Rd - 1 $\rightarrow$ Rd}
{DEC Rd}
{$R0 \leq Rd \leq Rx$}
{PC + 1 $\rightarrow$ PC}
{\opcodegen{0010 1011}{dddd dddd}{}{}}
{\srtable{x}{}{x}{}}

\instruction{LSF}{Left shift}
{Shifts register \texttt{Rd} left by \texttt{K} bits.}
{Rd $\ll$ K $\rightarrow$ Rd}
{LSF Rd, K}
{$0 \leq K \leq 2^{32} - 1 \hfill \break R0 \leq Rd \leq Rx$}
{PC + 1 $\rightarrow$ PC}
{\opcodegen{0101 0000}{dddd dddd}{KKKK KKKK}{}}
{\srtable{x}{}{}{}}

\instruction{LSFR}{Left shift by register}
{Shifts register \texttt{Rd} left by \texttt{R} bits.}
{Rd $\ll$ R $\rightarrow$ Rd}
{LSFR Rd, R}
{$R0 \leq Rd, R \leq Rx$}
{PC + 1 $\rightarrow$ PC}
{\opcodegen{0101 0001}{dddd dddd}{RRRR RRRR}{}}
{\srtable{x}{}{}{}}

\instruction{RSF}{Right shift}
{Shifts register \texttt{Rd} right by \texttt{K} bits.}
{Rd $\gg$ K $\rightarrow$ Rd}
{RSF Rd, K}
{$0 \leq K \leq 2^{32} - 1 \hfill \break R0 \leq Rd \leq Rx$}
{PC + 1 $\rightarrow$ PC}
{\opcodegen{0101 0010}{dddd dddd}{KKKK KKKK}{}}
{\srtable{x}{}{}{}}

\instruction{RSFR}{Right shift by register}
{Shifts register \texttt{Rd} right by \texttt{R} bits.}
{Rd $\gg$ R $\rightarrow$ Rd}
{RSFR Rd, R}
{$R0 \leq Rd, R \leq Rx$}
{PC + 1 $\rightarrow$ PC}
{\opcodegen{0101 0011}{dddd dddd}{RRRR RRRR}{}}
{\srtable{x}{}{}{}}

\instruction{WLSF}{Wrapping left shift}
{Shifts register \texttt{Rd} left by \texttt{K} bits and wraps the bits around.}
{Rd $\ll$ K $\rightarrow$ Rd}
{WLSF Rd, K}
{$0 \leq K \leq 2^{32} - 1 \hfill \break R0 \leq Rd \leq Rx$}
{PC + 1 $\rightarrow$ PC}
{\opcodegen{0101 0100}{dddd dddd}{KKKK KKKK}{}}
{\srtable{x}{}{}{}}

\instruction{WLSFR}{Wrapping left shift by register}
{Shifts register \texttt{Rd} left by \texttt{R} bits and wraps the bits around.}
{Rd $\ll$ R $\rightarrow$ Rd}
{WLSFR Rd, R}
{$R0 \leq Rd, R \leq Rx$}
{PC + 1 $\rightarrow$ PC}
{\opcodegen{0101 0101}{dddd dddd}{RRRR RRRR}{}}
{\srtable{x}{}{}{}}

\instruction{WRSF}{Wrapping right shift}
{Shifts register \texttt{Rd} right by \texttt{K} bits and wraps the bits around.}
{Rd $\gg$ K $\rightarrow$ Rd}
{WRSF Rd, K}
{$0 \leq K \leq 2^{32} - 1 \hfill \break R0 \leq Rd \leq Rx$}
{PC + 1 $\rightarrow$ PC}
{\opcodegen{0101 0110}{dddd dddd}{KKKK KKKK}{}}
{\srtable{x}{}{}{}}

\instruction{WRSFR}{wrapping right shift by register}
{Shifts register \texttt{Rd} right by \texttt{R} bits and wraps the bits around.}
{Rd $\gg$ R $\rightarrow$ Rd}
{WRSFR Rd, R}
{$R0 \leq Rd, R \leq Rx$}
{PC + 1 $\rightarrow$ PC}
{\opcodegen{0101 0111}{dddd dddd}{RRRR RRRR}{}}
{\srtable{x}{}{}{}}

\instruction{AND}{Bitwise AND}
{Performs a bitwise AND operation on register \texttt{Rd} with value \texttt{K} and stores the result in \texttt{Rd}.}
{Rd \& K $\rightarrow$ Rd}
{AND Rd, K}
{$0 \leq K \leq 2^{32} - 1 \hfill \break R0 \leq Rd \leq Rx$}
{PC + 1 $\rightarrow$ PC}
{\opcodegen{0101 1000}{dddd dddd}{KKKK KKKK}{}}
{\srtable{x}{}{}{}}

\instruction{ANDR}{Bitwise AND by register}
{Performs a bitwise AND operation on register \texttt{Rd} with register \texttt{R} and stores the result in \texttt{Rd}.}
{Rd \& R $\rightarrow$ Rd}
{ANDR Rd, R}
{$R0 \leq Rd, R \leq Rx$}
{PC + 1 $\rightarrow$ PC}
{\opcodegen{0101 1001}{dddd dddd}{KKKK KKKK}{}}
{\srtable{x}{}{}{}}

\instruction{OR}{Bitwise OR}
{Performs a bitwise OR operation on register \texttt{Rd} with value \texttt{K} and stores the result in \texttt{Rd}.}
{Rd | K $\rightarrow$ Rd}
{OR Rd, K}
{$0 \leq K \leq 2^{32} - 1 \hfill \break R0 \leq Rd \leq Rx$}
{PC + 1 $\rightarrow$ PC}
{\opcodegen{0101 1010}{dddd dddd}{KKKK KKKK}{}}
{\srtable{x}{}{}{}}

\instruction{ORR}{Bitwise OR by register}
{Performs a bitwise OR operation on register \texttt{Rd} with register \texttt{R} and stores the result in \texttt{Rd}.}
{Rd | R $\rightarrow$ Rd}
{ORR Rd, R}
{$R0 \leq Rd, R \leq Rx$}
{PC + 1 $\rightarrow$ PC}
{\opcodegen{0101 1011}{dddd dddd}{KKKK KKKK}{}}
{\srtable{x}{}{}{}}

\instruction{XOR}{Bitwise XOR}
{Performs a bitwise XOR operation on register \texttt{Rd} with value \texttt{K} and stores the result in \texttt{Rd}.}
{Rd \string^ K $\rightarrow$ Rd}
{XOR Rd, K}
{$0 \leq K \leq 2^{32} - 1 \hfill \break R0 \leq Rd \leq Rx$}
{PC + 1 $\rightarrow$ PC}
{\opcodegen{0101 1100}{dddd dddd}{KKKK KKKK}{}}
{\srtable{x}{}{}{}}

\instruction{XORR}{Bitwise XOR by register}
{Performs a bitwise XOR operation on register \texttt{Rd} with register \texttt{R} and stores the result in \texttt{Rd}.}
{Rd \string^ R $\rightarrow$ Rd}
{XORR Rd, R}
{$R0 \leq Rd, R \leq Rx$}
{PC + 1 $\rightarrow$ PC}
{\opcodegen{0101 1101}{dddd dddd}{KKKK KKKK}{}}
{\srtable{x}{}{}{}}

\instruction{NOT}{Not}
{Flips the bits of register \texttt{Rd}.}
{\string~Rd $\rightarrow$ Rd}
{NOT Rd}
{$R0 \leq Rd \leq Rx$}
{PC + 1 $\rightarrow$ PC}
{\opcodegen{0101 1110}{dddd dddd}{}{}}
{\srtable{x}{}{}{}}

\instruction{BRBS}{Branch if bit set}
{If the \texttt{Sb} bit in the SR is set, branch to absolute address \texttt{k}.}
{If SR(Sb) = 1 then k $\rightarrow$ PC else PC + 1 $\rightarrow$ PC}
{BRBS Sb, k}
{$M0 \leq k \leq Mx \hfill \break S0 \leq Sb \leq Sx$}
{k $\rightarrow$ PC \hfill \break PC + 1 $\rightarrow$ PC}
{\opcodegen{0011 0000}{bbbb bbbb}{kkkk kkkk}{}}
{\srtable{}{}{}{}}

\instruction{BRBC}{Branch if bit clear}
{If the \texttt{Sb} bit in the SR is clear, branch to absolute address \texttt{k}.}
{If SR(Sb) = 0 then k $\rightarrow$ PC else PC + 1 $\rightarrow$ PC}
{BRBC Sb, k}
{$M0 \leq k \leq Mx \hfill \break S0 \leq Sb \leq Sx$}
{k $\rightarrow$ PC \hfill \break PC + 1 $\rightarrow$ PC}
{\opcodegen{0011 0001}{bbbb bbbb}{kkkk kkkk}{}}
{\srtable{}{}{}{}}

\instruction{BREQ}{Branch if equal}
{If \texttt{K} is equal to \texttt{ACC}, branch to absolute address \texttt{k}.}
{If ACC = K then k $\rightarrow$ PC else PC + 1 $\rightarrow$ PC}
{BREQ K, k}
{$0 \leq K \leq 2^{32} - 1 \hfill \break M0 \leq k \leq Mx$}
{k $\rightarrow$ PC \hfill \break PC + 1 $\rightarrow$ PC}
{\opcodegen{0011 0010}{KKKK KKKK}{kkkk kkkk}{}}
{\srtable{}{}{}{}}

\instruction{BREQR}{Branch if equal register}
{If \texttt{R} is equal to \texttt{ACC}, branch to absolute address \texttt{k}.}
{If ACC = R then k $\rightarrow$ PC else PC + 1 $\rightarrow$ PC}
{BREQR R, k}
{$M0 \leq k \leq Mx \hfill \break R0 \leq R \leq Rx$}
{k $\rightarrow$ PC \hfill \break PC + 1 $\rightarrow$ PC}
{\opcodegen{0011 0011}{RRRR RRRR}{kkkk kkkk}{}}
{\srtable{}{}{}{}}

\instruction{BREQRW}{Branch if equal register and word}
{If \texttt{K} is equal to \texttt{R}, branch to absolute address \texttt{k}.}
{If R = K then k $\rightarrow$ PC else PC + 1 $\rightarrow$ PC}
{BREQRW R, K, k}
{$0 \leq K \leq 2^{32} - 1 \hfill \break M0 \leq k \leq Mx \hfill \break R0 \leq R \leq Rx$}
{k $\rightarrow$ PC \hfill \break PC + 1 $\rightarrow$ PC}
{\opcodegen{0011 0100}{RRRR RRRR}{KKKK KKKK}{kkkk kkkk}}
{\srtable{}{}{}{}}

\instruction{BREQRR}{Branch if equal registers}
{If \texttt{R\tss{1}} is equal to \texttt{R\tss{2}}, branch to absolute address \texttt{k}.}
{If R\tss{1} = R\tss{2} then k $\rightarrow$ PC else PC + 1 $\rightarrow$ PC}
{BREQRR R\tss{1}, R\tss{2}, k}
{$0 \leq K \leq 2^{32} - 1 \hfill \break R0 \leq R_{1}, R_{2} \leq Rx$}
{k $\rightarrow$ PC \hfill \break PC + 1 $\rightarrow$ PC}
{\opcodegen{0011 0101}{R\tss{1}R\tss{1} R\tss{1}R\tss{1}}{R\tss{2}R\tss{2} R\tss{2}R\tss{2}}{kkkk kkkk}}
{\srtable{}{}{}{}}

\instruction{BRNQ}{Branch if not equal}
{If \texttt{K} is not equal to \texttt{ACC}, branch to absolute address \texttt{k}.}
{If ACC $\neq$ K then k $\rightarrow$ PC else PC + 1 $\rightarrow$ PC}
{BRNQ K, k}
{$0 \leq K \leq 2^{32} - 1 \hfill \break M0 \leq k \leq Mx$}
{k $\rightarrow$ PC \hfill \break PC + 1 $\rightarrow$ PC}
{\opcodegen{0011 0110}{KKKK KKKK}{kkkk kkkk}{}}
{\srtable{}{}{}{}}

\instruction{BRNQR}{Branch if not equal register}
{If \texttt{R} is not equal to \texttt{ACC}, branch to absolute address \texttt{k}.}
{If ACC $\neq$ R then k $\rightarrow$ PC else PC + 1 $\rightarrow$ PC}
{BRNQR R, k}
{$M0 \leq k \leq Mx \hfill \break R0 \leq R \leq Rx$}
{k $\rightarrow$ PC \hfill \break PC + 1 $\rightarrow$ PC}
{\opcodegen{0011 0111}{RRRR RRRR}{kkkk kkkk}{}}
{\srtable{}{}{}{}}

\instruction{BRNQRW}{Branch if not equal register and word}
{If \texttt{K} is not equal to \texttt{R}, branch to absolute address \texttt{k}.}
{If R $\neq$ K then k $\rightarrow$ PC else PC + 1 $\rightarrow$ PC}
{BRNQRW R, K, k}
{$0 \leq K \leq 2^{32} - 1 \hfill \break M0 \leq k \leq Mx \hfill \break R0 \leq R \leq Rx$}
{k $\rightarrow$ PC \hfill \break PC + 1 $\rightarrow$ PC}
{\opcodegen{0011 1000}{RRRR RRRR}{KKKK KKKK}{kkkk kkkk}}
{\srtable{}{}{}{}}

\instruction{BREQRR}{Branch if not equal registers}
{If \texttt{R\tss{1}} is not equal to \texttt{R\tss{2}}, branch to absolute address \texttt{k}.}
{If R\tss{1} $\neq$ R\tss{2} then k $\rightarrow$ PC else PC + 1 $\rightarrow$ PC}
{BRNQRR R\tss{1}, R\tss{2}, k}
{$0 \leq K \leq 2^{32} - 1 \hfill \break R0 \leq R_{1}, R_{2} \leq Rx$}
{k $\rightarrow$ PC \hfill \break PC + 1 $\rightarrow$ PC}
{\opcodegen{0011 1001}{R\tss{1}R\tss{1} R\tss{1}R\tss{1}}{R\tss{2}R\tss{2} R\tss{2}R\tss{2}}{kkkk kkkk}}
{\srtable{}{}{}{}}

\instruction{BRLT}{Branch if less than}
{If \texttt{ACC} is less than \texttt{K}, branch to absolute address \texttt{k}.}
{If ACC < K then k $\rightarrow$ PC else PC + 1 $\rightarrow$ PC}
{BRLT K, k}
{$0 \leq K \leq 2^{32} - 1 \hfill \break M0 \leq k \leq Mx$}
{k $\rightarrow$ PC \hfill \break PC + 1 $\rightarrow$ PC}
{\opcodegen{0011 1010}{KKKK KKKK}{kkkk kkkk}{}}
{\srtable{}{}{}{}}

\instruction{BRLTR}{Branch if less than register}
{If \texttt{ACC} is less than \texttt{R}, branch to absolute address \texttt{k}.}
{If ACC < R then k $\rightarrow$ PC else PC + 1 $\rightarrow$ PC}
{BRLTR R, k}
{$M0 \leq k \leq Mx \hfill \break R0 \leq R \leq Rx$}
{k $\rightarrow$ PC \hfill \break PC + 1 $\rightarrow$ PC}
{\opcodegen{0011 1011}{RRRR RRRR}{kkkk kkkk}{}}
{\srtable{}{}{}{}}

\instruction{BRLTRW}{Branch if less than register and word}
{If \texttt{R} is less than \texttt{K}, branch to absolute address \texttt{k}.}
{If R < K then k $\rightarrow$ PC else PC + 1 $\rightarrow$ PC}
{BRLTRW R, K, k}
{$0 \leq K \leq 2^{32} - 1 \hfill \break M0 \leq k \leq Mx \hfill \break R0 \leq R \leq Rx$}
{k $\rightarrow$ PC \hfill \break PC + 1 $\rightarrow$ PC}
{\opcodegen{0011 1100}{RRRR RRRR}{KKKK KKKK}{kkkk kkkk}}
{\srtable{}{}{}{}}

\instruction{BRLTRR}{Branch if less than registers}
{If \texttt{R\tss{1}} is less than \texttt{R\tss{2}}, branch to absolute address \texttt{k}.}
{If R\tss{1} < R\tss{2} then k $\rightarrow$ PC else PC + 1 $\rightarrow$ PC}
{BRLTRR R\tss{1}, R\tss{2}, k}
{$0 \leq K \leq 2^{32} - 1 \hfill \break R0 \leq R_{1}, R_{2} \leq Rx$}
{k $\rightarrow$ PC \hfill \break PC + 1 $\rightarrow$ PC}
{\opcodegen{0011 1101}{R\tss{1}R\tss{1} R\tss{1}R\tss{1}}{R\tss{2}R\tss{2} R\tss{2}R\tss{2}}{kkkk kkkk}}
{\srtable{}{}{}{}}

\instruction{BRGT}{Branch if greater than}
{If \texttt{ACC} is greater than \texttt{K}, branch to absolute address \texttt{k}.}
{If ACC > K then k $\rightarrow$ PC else PC + 1 $\rightarrow$ PC}
{BRGT K, k}
{$0 \leq K \leq 2^{32} - 1 \hfill \break M0 \leq k \leq Mx$}
{k $\rightarrow$ PC \hfill \break PC + 1 $\rightarrow$ PC}
{\opcodegen{0011 1110}{KKKK KKKK}{kkkk kkkk}{}}
{\srtable{}{}{}{}}

\instruction{BRGTR}{Branch if greater than register}
{If \texttt{ACC} is greater than \texttt{R}, branch to absolute address \texttt{k}.}
{If ACC > R then k $\rightarrow$ PC else PC + 1 $\rightarrow$ PC}
{BRGTR R, k}
{$M0 \leq k \leq Mx \hfill \break R0 \leq R \leq Rx$}
{k $\rightarrow$ PC \hfill \break PC + 1 $\rightarrow$ PC}
{\opcodegen{0011 1111}{RRRR RRRR}{kkkk kkkk}{}}
{\srtable{}{}{}{}}

\instruction{BRGTRW}{Branch if greater than register and word}
{If \texttt{R} is greater than \texttt{K}, branch to absolute address \texttt{k}.}
{If R > K then k $\rightarrow$ PC else PC + 1 $\rightarrow$ PC}
{BRGTRW R, K, k}
{$0 \leq K \leq 2^{32} - 1 \hfill \break M0 \leq k \leq Mx \hfill \break R0 \leq R \leq Rx$}
{k $\rightarrow$ PC \hfill \break PC + 1 $\rightarrow$ PC}
{\opcodegen{0100 0000}{RRRR RRRR}{KKKK KKKK}{kkkk kkkk}}
{\srtable{}{}{}{}}

\instruction{BRGTRR}{Branch if greater than registers}
{If \texttt{R\tss{1}} is greater than \texttt{R\tss{2}}, branch to absolute address \texttt{k}.}
{If R\tss{1} > R\tss{2} then k $\rightarrow$ PC else PC + 1 $\rightarrow$ PC}
{BRGTRR R\tss{1}, R\tss{2}, k}
{$0 \leq K \leq 2^{32} - 1 \hfill \break R0 \leq R_{1}, R_{2} \leq Rx$}
{k $\rightarrow$ PC \hfill \break PC + 1 $\rightarrow$ PC}
{\opcodegen{0100 0001}{R\tss{1}R\tss{1} R\tss{1}R\tss{1}}{R\tss{2}R\tss{2} R\tss{2}R\tss{2}}{kkkk kkkk}}
{\srtable{}{}{}{}}

\instruction{BRLTE}{Branch if less than or equals}
{If \texttt{ACC} is less than or equals \texttt{K}, branch to absolute address \texttt{k}.}
{If ACC $\leq$ K then k $\rightarrow$ PC else PC + 1 $\rightarrow$ PC}
{BRLTE K, k}
{$0 \leq K \leq 2^{32} - 1 \hfill \break M0 \leq k \leq Mx$}
{k $\rightarrow$ PC \hfill \break PC + 1 $\rightarrow$ PC}
{\opcodegen{0100 0010}{KKKK KKKK}{kkkk kkkk}{}}
{\srtable{}{}{}{}}

\instruction{BRLTER}{Branch if less than or equals register}
{If \texttt{ACC} is less than or equals \texttt{R}, branch to absolute address \texttt{k}.}
{If ACC $\leq$ R then k $\rightarrow$ PC else PC + 1 $\rightarrow$ PC}
{BRLTER R, k}
{$M0 \leq k \leq Mx \hfill \break R0 \leq R \leq Rx$}
{k $\rightarrow$ PC \hfill \break PC + 1 $\rightarrow$ PC}
{\opcodegen{0100 0011}{RRRR RRRR}{kkkk kkkk}{}}
{\srtable{}{}{}{}}

\instruction{BRLTERW}{Branch if less than or equals register and word}
{If \texttt{R} is less than or equals \texttt{K}, branch to absolute address \texttt{k}.}
{If R $\leq$ K then k $\rightarrow$ PC else PC + 1 $\rightarrow$ PC}
{BRLTERW R, K, k}
{$0 \leq K \leq 2^{32} - 1 \hfill \break M0 \leq k \leq Mx \hfill \break R0 \leq R \leq Rx$}
{k $\rightarrow$ PC \hfill \break PC + 1 $\rightarrow$ PC}
{\opcodegen{0100 0100}{RRRR RRRR}{KKKK KKKK}{kkkk kkkk}}
{\srtable{}{}{}{}}

\instruction{BRLTERR}{Branch if less than or equals registers}
{If \texttt{R\tss{1}} is less than or equals \texttt{R\tss{2}}, branch to absolute address \texttt{k}.}
{If R\tss{1} $\leq$ R\tss{2} then k $\rightarrow$ PC else PC + 1 $\rightarrow$ PC}
{BRLTERR R\tss{1}, R\tss{2}, k}
{$0 \leq K \leq 2^{32} - 1 \hfill \break R0 \leq R_{1}, R_{2} \leq Rx$}
{k $\rightarrow$ PC \hfill \break PC + 1 $\rightarrow$ PC}
{\opcodegen{0100 0101}{R\tss{1}R\tss{1} R\tss{1}R\tss{1}}{R\tss{2}R\tss{2} R\tss{2}R\tss{2}}{kkkk kkkk}}
{\srtable{}{}{}{}}

\instruction{BRGTE}{Branch if greater than or equals}
{If \texttt{ACC} is greater than or equals \texttt{K}, branch to absolute address \texttt{k}.}
{If ACC $\geq$ K then k $\rightarrow$ PC else PC + 1 $\rightarrow$ PC}
{BRGTE K, k}
{$0 \leq K \leq 2^{32} - 1 \hfill \break M0 \leq k \leq Mx$}
{k $\rightarrow$ PC \hfill \break PC + 1 $\rightarrow$ PC}
{\opcodegen{0100 0110}{KKKK KKKK}{kkkk kkkk}{}}
{\srtable{}{}{}{}}

\instruction{BRGTER}{Branch if greater than or equals register}
{If \texttt{ACC} is greater than or equals \texttt{R}, branch to absolute address \texttt{k}.}
{If ACC $\geq$ R then k $\rightarrow$ PC else PC + 1 $\rightarrow$ PC}
{BRGTER R, k}
{$M0 \leq k \leq Mx \hfill \break R0 \leq R \leq Rx$}
{k $\rightarrow$ PC \hfill \break PC + 1 $\rightarrow$ PC}
{\opcodegen{0100 0111}{RRRR RRRR}{kkkk kkkk}{}}
{\srtable{}{}{}{}}

\instruction{BRGTERW}{Branch if greater than or equals register and word}
{If \texttt{R} is greater than or equals \texttt{K}, branch to absolute address \texttt{k}.}
{If R $\geq$ K then k $\rightarrow$ PC else PC + 1 $\rightarrow$ PC}
{BRGTERW R, K, k}
{$0 \leq K \leq 2^{32} - 1 \hfill \break M0 \leq k \leq Mx \hfill \break R0 \leq R \leq Rx$}
{k $\rightarrow$ PC \hfill \break PC + 1 $\rightarrow$ PC}
{\opcodegen{0100 1000}{RRRR RRRR}{KKKK KKKK}{kkkk kkkk}}
{\srtable{}{}{}{}}

\instruction{BRGTERR}{Branch if greater than or equals registers}
{If \texttt{R\tss{1}} is greater than or equals \texttt{R\tss{2}}, branch to absolute address \texttt{k}.}
{If R\tss{1} $\geq$ R\tss{2} then k $\rightarrow$ PC else PC + 1 $\rightarrow$ PC}
{BRGTERR R\tss{1}, R\tss{2}, k}
{$0 \leq K \leq 2^{32} - 1 \hfill \break R0 \leq R_{1}, R_{2} \leq Rx$}
{k $\rightarrow$ PC \hfill \break PC + 1 $\rightarrow$ PC}
{\opcodegen{0100 1001}{R\tss{1}R\tss{1} R\tss{1}R\tss{1}}{R\tss{2}R\tss{2} R\tss{2}R\tss{2}}{kkkk kkkk}}
{\srtable{}{}{}{}}

\instruction{JMP}{Jump}
{Jump to absolute address \texttt{k}.}
{k $\rightarrow$ PC}
{JMP k}
{$M0 \leq k \leq Mx$}
{k $\rightarrow$ PC}
{\opcodegen{0000 0001}{kkkk kkkk}{}{}}
{\srtable{}{}{}{}}

\instruction{CALL}{Call subroutine}
{Push \texttt{SF} onto the stack and jump to absolute address \texttt{k}.}
{SF $\rightarrow$ PC, k $\rightarrow$ PC}
{CALL k}
{$M0 \leq k \leq Mx$}
{k $\rightarrow$ PC}
{\opcodegen{0000 0010}{kkkk kkkk}{}{}}
{\srtable{}{}{}{}}

\instruction{CALLR}{Call subroutine from register}
{Push \texttt{SF} onto the stack and jump to absolute address \texttt{R}.}
{SF $\rightarrow$ PC, R $\rightarrow$ PC}
{CALLR R}
{$R0 \leq R \leq Rx$}
{k $\rightarrow$ PC}
{\opcodegen{0000 0011}{RRRR RRRR}{}{}}
{\srtable{}{}{}{}}

\instruction{RET}{Return from subroutine}
{Pop \texttt{SF} from stack and return from subroutine.}
{SF $\rightarrow$ R0 - Rx, SF $\rightarrow$ PC}
{RET}
{None}
{SF $\rightarrow$ PC}
{\opcodegen{0000 0100}{}{}{}}
{\srtable{}{}{}{}}

% === end of file ===
\end{document}
