strict digraph "" {
	node [label="\N"];
	"152:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fa03f8b4f50>",
		def_var="['CMD1_dat']",
		fillcolor=deepskyblue,
		label="152:AS
CMD1_dat = (cmd == 4'b0001) & ((bit[5:0] == 6'b001000) | (bit[5:0] == 6'b010000) | (bit[5:0] == 6'b010001) | (bit[5:0] == \
6'b010010) | (bit[5:0] == 6'b010011) | (bit[5:0] == 6'b010100) | (bit[5:0] == 6'b010101) | (bit[5:0] == 6'b010110) | (bit[5:0] == \
6'b010111) | (bit[5:0] == 6'b011000));",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['cmd', 'bit', 'bit', 'bit', 'bit', 'bit', 'bit', 'bit', 'bit', 'bit', 'bit']"];
}
