G_RDT_ECO_OPTIMIZE_PATCH_RELATIVE2CWD = "1"
G_REPORT_MODNAME = "dfxsecure_plugin"
G_CONF_COMPARE_TYPE = "WRITE_HIER"
G_COMPARE_AFTER_PATCH = "0"
G_ERROR_ON_EMPTY_STDCELL_LIBS = "0"
G_CONFIGURE_RETENTION = "0"
G_EXIT_ON_UPF_ERROR = "1"
G_TAR_PAR_RTL = "0"
G_CONF_NAME_MAP_TYPE = "NAME_FIRST"
G_MANMAP_IN_SETUPMODE = "0"
G_SET_MULTIBIT_OPTIONS = "-prefix "auto_vector_" -delimiter "__""
G_CDNS_SYN_EXE = "/p/hdk/cad/genus/17.11-s014/bin/genus -legacy_ui"
G_LEGAL_RTL_OWNERS = "gkhdk socfebe rtlhdk cadlib"
G_STD_CELL_LIBS = "/p/hdk/cad/stdcells/e05/18ww08.3_e05_j.1_tglgt/lib/nldm/p1274d7/nn/e05_nn_p1274d7_tttt_v065_to_v065_t100_max.lib /p/hdk/cad/stdcells/e05/18ww08.3_e05_j.1_tglgt/lib/nldm/p1274d7/nn/e05_nn_p1274d7_tttt_v065_t100_max.lib /p/hdk/cad/stdcells/e05/18ww08.3_e05_j.1_tglgt/lib/nldm/p1274d7/wn/e05_wn_p1274d7_tttt_v065_t100_max.lib /p/hdk/cad/stdcells/e05/18ww08.3_e05_j.1_tglgt/lib/nldm/p1274d7/ln/e05_ln_p1274d7_tttt_v065_to_v065_t100_max.lib /p/hdk/cad/stdcells/e05/18ww08.3_e05_j.1_tglgt/lib/nldm/p1274d7/ln/e05_ln_p1274d7_tttt_v065_t100_max.lib"
G_REF_ANALYSIS_STYLE = "pre_syn"
G_REF_USE_F_FILE = "0"
G_CONF_KEEP_DIR = "0"
G_CONF_HIER_PREPEND_STR = " dofile /nfs/iind/disks/dteg_disk007/users/adithya1/srinidh/TSA/dteg-dfxsecure_plugin/target/dfxsecure_plugin/ADL/mat1.5.3.p0_p1274.7/aceroot/results/DC/dfxsecure_plugin/fev/outputs/hier_fev_prepend.do"
G_VERBOSE = "0"
G_REF_VERILOG_FILE_LIST = " /nfs/iind/disks/dteg_disk007/users/adithya1/srinidh/TSA/dteg-dfxsecure_plugin/source/rtl/dfxsecure_plugin/dfxsecure_plugin.sv"
G_EXIT_ON_ERROR = "1"
G_MULTI_DIM_TO_1DIM = "1"
G_CONT_ON_WRG_PATH = "1"
G_COPY_VERILOG_FUNC_MODEL = "1"
G_CONF_MIN_COMMAND_SECONDS = "30"
G_TAR_UPF_LOADER = "0"
G_DESIGN_NAME = "dfxsecure_plugin"
G_FEV_DOT_TCL_PATH = "/nfs/iind/disks/dteg_disk007/users/adithya1/srinidh/TSA/dteg-dfxsecure_plugin/target/dfxsecure_plugin/ADL/mat1.5.3.p0_p1274.7/aceroot/results/DC/dfxsecure_plugin/collateral/floorplan"
G_REPORT_MISMATCH_PIN = "1"
G_CONF_ANALYZE_ABORT = "1"
G_GENERATE_ALIAS_MAPFILE = "0"
G_REF_RTL_2STAGE = "0"
G_REF_DESIGN_NAME = "dfxsecure_plugin"
G_EXTRACT_MACRO_WITH_ATTR = "0"
G_ILLEGAL_DEFINES_LIST = "DC INTEL_DC INTEL_DC_BUG SYNTH SYNTHESIS"
G_ERROR_ON_WRONG_INPUTS = "0"
G_TAR_CTECH_BEHAVE = "1"
G_SET_TCL_CMD_ECHO = "0"
G_ENABLE_AUTO_SETUP = "0"
G_DISABLE_CHECKPT_IF_PASS = "0"
G_VSDC_FILE_LIST = "/nfs/iind/disks/dteg_disk007/users/adithya1/srinidh/TSA/dteg-dfxsecure_plugin/target/dfxsecure_plugin/ADL/mat1.5.3.p0_p1274.7/aceroot/results/DC/dfxsecure_plugin/syn/outputs/dfxsecure_plugin.syn_final.vsdc"
G_EXTRACT_TESTCASE = "1"
G_FV_ECO = "0"
G_LEGAL_HIP_OWNERS = "gkhdk socfebe rtlhdk cadlib"
G_READ_NETLIST_FROM_COLLATERAL = "0"
G_COMPARE_POWER_INTENT = "1"
G_COMPARE_PST = "0"
G_FEV_ENABLE_EMAIL = "0"
G_FEV_PHASE_MAP = "0"
G_READ_LIB_BOTH = "1"
G_FEV_ISO_OUT_EQ = "1"
G_CONF_MAP_UNREACH = "0"
G_VERIFY_DISABLED_PORTS = "1"
G_REPORT_CHECKSUM_ONLY_FOR_GATE = "0"
G_FUNC_PIN_MAPPING = "-function_pin_mapping"
G_STOP_AFTER_DOFILE = "0"
G_FEV_LOCALLIB = "0"
G_USE_VHDL_DW = "0"
G_LIBRARY_TYPE = "e05"
G_TAR_CHILD_UPF_PATH = "/nfs/iind/disks/dteg_disk007/users/adithya1/srinidh/TSA/dteg-dfxsecure_plugin/target/dfxsecure_plugin/ADL/mat1.5.3.p0_p1274.7/aceroot/results/DC/dfxsecure_plugin/collateral/upf"
G_CONF_NO_BBOX_NAME_MATCH = "0"
G_TAR_VERILOG_CONFIG = "rev_config"
G_CPC_IN_SETUP = "0"
G_CREATE_MERGE_CONSTRAINTS_FOR_ECO = "0"
G_DISABLE_SUFFIX_LIB = "0"
G_CONF_CASE_SENSE = "0"
G_CONTINUE_ECO_VERIFY = "1"
G_COMPARE_POWER_GRID = "1"
G_REF_FILE_EXT = ".v"
G_CONF_ENABLE_DUAL_CELL_MAP_FILE = "0"
G_COMPARE_POWER_CONSISTENCY = "1"
G_FEV_SIG_GEN = "0"
G_CONF_USE_SRC = "0"
G_CONF_ANALYZE_OPTION = "AUTO"
G_CONF_PHASE_MAP = "0"
G_FLOW_VARIANT = "fev_r2g"
G_CONF_MANUAL_MAP_POINTS = "0"
G_REPORT_NU_ERRGEN = "0"
G_USE_SPICE_NETLIST = "0"
G_REF_UPF_LIST = "/nfs/iind/disks/dteg_disk007/users/adithya1/srinidh/TSA/dteg-dfxsecure_plugin/target/dfxsecure_plugin/ADL/mat1.5.3.p0_p1274.7/aceroot/results/DC/dfxsecure_plugin/collateral/rtl/dfxsecure_plugin.upf"
G_FEV_LOCAL_REGRESSION = "0"
G_WRITE_PIN_CONST2_DOFILE = "1"
G_ELAB_BY_LIB = "0"
G_CONF_GATE_UNDRIVEN_SIGNAL_0 = "0"
G_FV_LP = "0"
G_TAR_DESIGN_NAME = "dfxsecure_plugin"
G_CONF_DC_RESOURCE_FILE = "/nfs/iind/disks/dteg_disk007/users/adithya1/srinidh/TSA/dteg-dfxsecure_plugin/target/dfxsecure_plugin/ADL/mat1.5.3.p0_p1274.7/aceroot/results/DC/dfxsecure_plugin/syn/reports/dfxsecure_plugin.syn_final.resources"
G_ARCHIVE_RTL = "1"
G_CONF_DYNAMIC_HIER = "1"
G_VSDC_APPLY_NAME_CHANGE = "0"
G_CONF_DP_WORDLEVEL = "0"
G_CONF_ANALYZE_DP = "0"
G_CONF_NEW_PST_FORMAT = "1"
G_FEV_SIM2SYN = "0"
G_POLARIS_CONFIG = "/p/hdk/cad/rdt_fev/18.2.2/features/metrics_polaris/config/rdt.yaml"
G_TAR_USE_F_FILE = "0"
G_CONF_CREATE_PROJECT = "0"
G_GET_PRIMITIVES_VLG_LIB = "1"
G_CONF_VALID_MODEL = "nodff_to_dlat_zero nodff_to_dlat_feedback seq_constant latch_fold latch_transparent"
G_CONF_EXTRACT_BBOX_CONSTRAINT = "0"
G_PARTIAL_HIER_FEV = "0"
G_REF_SEARCH_PATH = "/nfs/iind/disks/dteg_disk007/users/adithya1/srinidh/TSA/dteg-dfxsecure_plugin/source/rtl/include /nfs/iind/disks/dteg_disk007/users/adithya1/srinidh/TSA/dteg-dfxsecure_plugin/target/dfxsecure_plugin/ADL/mat1.5.3.p0_p1274.7/aceroot/results/DC/dfxsecure_plugin/collateral/rtl"
G_CONF_RETAIN_ASSIGNS = "1"
G_BBOX_FDR_BUFFER = "0"
G_NOBBOXEMPTY_GATE_CELLS = "1"
G_TAR_GATE_LIST = "/nfs/iind/disks/dteg_disk007/users/adithya1/srinidh/TSA/dteg-dfxsecure_plugin/target/dfxsecure_plugin/ADL/mat1.5.3.p0_p1274.7/aceroot/results/DC/dfxsecure_plugin/syn/outputs/dfxsecure_plugin.syn_final.vg"
G_REF_CTECH_BEHAVE = "1"
G_COMPARE_PG_OPTION = "-exclude unmapped_simple_domain_element"
G_REF_CHILD_UPF_PATH = "/nfs/iind/disks/dteg_disk007/users/adithya1/srinidh/TSA/dteg-dfxsecure_plugin/target/dfxsecure_plugin/ADL/mat1.5.3.p0_p1274.7/aceroot/results/DC/dfxsecure_plugin/collateral/upf"
G_SYSVERILOG_OPTION = "-systemverilog"
G_CONF_ANA_ECO_EFFORT = "HIGH"
G_REF_VERILOG_CONFIG = "gold_config"
G_CONF_GATE_CLOCK = "1"
G_UNSET_ENVS = "0"
G_DOFILE_FIRST = "0"
G_CONF_HIER_APPEND_STR = " dofile /nfs/iind/disks/dteg_disk007/users/adithya1/srinidh/TSA/dteg-dfxsecure_plugin/target/dfxsecure_plugin/ADL/mat1.5.3.p0_p1274.7/aceroot/results/DC/dfxsecure_plugin/fev/outputs/hier_fev_append.do"
G_REF_UPF_LOADER = "0"
G_TAR_RTL_2STAGE = "0"
G_CONF_REMODEL = " "
G_CONF_ECO_PRESERVE_CLOCK = "1"
G_ENABLE_USER_LEC = "0"
G_LOGSCAN_RULES = "lec"
G_CONF_ANALYZE_SETUP = "1"
G_LIB_PG_PIN = "0"
G_HANDLE_FT = "0"
G_SCRIPTS_SEARCH_PATH = "./scripts ./inputs /nfs/iind/disks/dteg_disk007/users/adithya1/srinidh/TSA/dteg-dfxsecure_plugin/target/dfxsecure_plugin/ADL/mat1.5.3.p0_p1274.7/aceroot/results/DC/dfxsecure_plugin/common/scripts /nfs/iind/disks/dteg_disk007/users/adithya1/srinidh/TSA/dteg-dfxsecure_plugin/target/dfxsecure_plugin/ADL/mat1.5.3.p0_p1274.7/aceroot/results/DC/dfxsecure_plugin/collateral/rtl /nfs/iind/disks/dteg_disk007/users/adithya1/srinidh/TSA/dteg-dfxsecure_plugin/target/dfxsecure_plugin/ADL/mat1.5.3.p0_p1274.7/aceroot/results/DC/dfxsecure_plugin/collateral/upf /nfs/iind/disks/dteg_disk007/users/adithya1/srinidh/TSA/dteg-dfxsecure_plugin/target/dfxsecure_plugin/ADL/mat1.5.3.p0_p1274.7/aceroot/results/DC/dfxsecure_plugin/collateral/timing_common /nfs/iind/disks/dteg_disk007/users/adithya1/srinidh/TSA/dteg-dfxsecure_plugin/target/dfxsecure_plugin/ADL/mat1.5.3.p0_p1274.7/aceroot/results/DC/dfxsecure_plugin/collateral/dft /nfs/iind/disks/dteg_disk007/users/adithya1/srinidh/TSA/dteg-dfxsecure_plugin/target/dfxsecure_plugin/ADL/mat1.5.3.p0_p1274.7/aceroot/results/DC/dfxsecure_plugin/collateral/floorplan /nfs/iind/disks/dteg_disk007/users/adithya1/srinidh/TSA/dteg-dfxsecure_plugin/target/dfxsecure_plugin/ADL/mat1.5.3.p0_p1274.7/aceroot/results/DC/dfxsecure_plugin/collateral/netlist /nfs/iind/disks/dteg_disk007/users/adithya1/srinidh/TSA/dteg-dfxsecure_plugin/target/dfxsecure_plugin/ADL/mat1.5.3.p0_p1274.7/aceroot/results/DC/dfxsecure_plugin/collateral/cfg /p/hdk/pu_tu/prd/rdt_fev_overrides/siphdk_sip_overrides.p018/p1274/flows/rdt/fev/scripts/soc/ /p/hdk/pu_tu/prd/rdt_fev_overrides/siphdk_sip_overrides.p018/p1274/flows/rdt/fev/scripts /p/hdk/pu_tu/prd/rdt_fev_overrides/siphdk_sip_overrides.p018/p1274/flows/rdt/common/scripts /p/hdk/pu_tu/prd/visa_sd/06.18.08/scripts /p/hdk/cad/rdt_fev/18.2.2/scripts/soc/ /p/hdk/cad/rdt_fev/18.2.2/scripts /p/hdk/pu_tu/prd/kits_10nm/18.3.1.1/flows/rdt/p1274.7/common/scripts /p/hdk/pu_tu/prd/kits_10nm/18.3.1.1/flows/rdt/common/scripts /p/hdk/pu_tu/prd/rdt/1.5.3.p004/scripts /p/hdk/pu_tu/prd/rdt/1.5.3.p004/config /p/hdk/pu_tu/prd/rdt/1.5.3.p004/static_interface_config /p/hdk/pu_tu/prd/rdt/1.5.3.p004/kaboom/"
G_POLARIS_TAG = "dfxsecure_plugin"
G_FEV_MAIL_TO = "adithya1"
G_USE_CONFIGULATE = "1"
G_TAR_FILE_EXT = ".v"
G_REF_RTL_LIST = "/nfs/iind/disks/dteg_disk007/users/adithya1/srinidh/TSA/dteg-dfxsecure_plugin/target/dfxsecure_plugin/ADL/mat1.5.3.p0_p1274.7/aceroot/results/DC/dfxsecure_plugin/collateral/rtl/rtl_list.tcl"
G_DONT_RUN_POLARIS = "0"
G_TAR_ANALYSIS_STYLE = "post_syn"
G_CONF_SCAN_STITCH = "0"
G_FUNC_DEFAULT = "-functiondefault z"
G_CONF_ECO_STREAMLINED_FLOW = "0"
G_READ_ALIAS_MAPFILE = "0"
G_GEN_STD_CELL_LIBS = "0"
G_TAR_UPF_LIST = "/nfs/iind/disks/dteg_disk007/users/adithya1/srinidh/TSA/dteg-dfxsecure_plugin/target/dfxsecure_plugin/ADL/mat1.5.3.p0_p1274.7/aceroot/results/DC/dfxsecure_plugin/syn/outputs/dfxsecure_plugin.syn_final.upf"
G_FEV_MODE = "UNIT"
G_CONF_COMPARE_THREADS = "1"
G_STD_CELL_VERILOG = "/p/hdk/cad/stdcells/e05/18ww08.3_e05_j.1_tglgt/v/primitives/e05_primitives_verilog.v /p/hdk/cad/stdcells/e05/18ww08.3_e05_j.1_tglgt/v/nn/e05_nn_core.v /p/hdk/cad/stdcells/e05/18ww08.3_e05_j.1_tglgt/v/ln/e05_ln_core.v /p/hdk/cad/stdcells/e05/18ww08.3_e05_j.1_tglgt/v/wn/e05_wn_core.v"
G_FEV_SIG_MERGE = "0"
G_REF_DEFINES_LIST = "INTEL_SVA_OFF"
G_CONF_PRE_SYN_SCRIPT = "/p/hdk/cad/rdt_fev/18.2.2/utils/eco/presyn.tcl"
G_DISABLE_CHECKSYSCONF = "0"
G_DISABLE_DEFAULT_NAMING_RULE = "1"
G_DONT_READ_STDCELL_LIBS = "0"
G_DES_VERILOG_FORMAT = "-sv09"
G_CONF_ECO_TYPE = "FEF"
G_CONFIGURE_HIPS = "1"
G_CONF_RTL_UNDRIVEN_SIGNAL_0 = "0"
G_LIB_VERILOG_FORMAT = "-verilog"
G_SKIP_COMPARE_FOR_LP = "0"
G_CONF_DISABLE_CHECKPT = "0"
G_EXCLUDE_LOGIC_PIN_PG_EC = "1"
G_CONF_RTL_UNDEFINED_BBOX = "0"
G_REF_DELETE_DEFINES = "DC"
G_USE_FEV_DOT_TCL = "0"
G_REF_PAR_RTL = "0"
G_PG_RENAM_RULE = "{bracdot2und \[%d\]\. _@1_} {brac2und \[%d\] _@1_} {dot2und \. _}"
G_INV_DESIGN_CELL_MAPPING = "*ctech_lib_clk_div2_reset*"
G_CONF_COMPARE_EFFORT = "low"
