 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MyDesign
Version: P-2019.03-SP1
Date   : Wed Nov 10 23:43:02 2021
****************************************

Operating Conditions: slow   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm
Wire Load Model Mode: top

  Startpoint: weight_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dut_sram_write_data_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  weight_reg[2]/CK (DFFR_X2)                            0.0000     0.0000 r
  weight_reg[2]/QN (DFFR_X2)                            0.4121     0.4121 f
  U1057/ZN (INV_X8)                                     0.1847     0.5968 r
  U711/ZN (XNOR2_X2)                                    0.3097     0.9065 r
  U713/ZN (XNOR2_X2)                                    0.3306     1.2371 r
  U694/ZN (XNOR2_X2)                                    0.3188     1.5558 r
  U634/ZN (NAND3_X2)                                    0.1429     1.6987 f
  U633/ZN (NAND3_X2)                                    0.1189     1.8176 r
  U629/ZN (NAND2_X2)                                    0.0779     1.8955 f
  U529/ZN (INV_X4)                                      0.0576     1.9530 r
  U1244/ZN (AOI21_X2)                                   0.0518     2.0048 f
  dut_sram_write_data_reg[11]/D (DFF_X2)                0.0000     2.0048 f
  data arrival time                                                2.0048

  clock clk (rise edge)                                 2.3000     2.3000
  clock network delay (ideal)                           0.0000     2.3000
  clock uncertainty                                    -0.0500     2.2500
  dut_sram_write_data_reg[11]/CK (DFF_X2)               0.0000     2.2500 r
  library setup time                                   -0.3077     1.9423
  data required time                                               1.9423
  --------------------------------------------------------------------------
  data required time                                               1.9423
  data arrival time                                               -2.0048
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.0625


1
