-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
-- Date        : Thu Jul 18 12:06:52 2024
-- Host        : nothon-Swift-SF314-57 running 64-bit Ubuntu 24.04 LTS
-- Command     : write_vhdl -force -mode funcsim
--               /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/main_design_v_mix_0_0_sim_netlist.vhdl
-- Design      : main_design_v_mix_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-2
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_CTRL_s_axi is
  port (
    \i7_fu_346_reg[1]\ : out STD_LOGIC;
    ap_start : out STD_LOGIC;
    \i7_fu_346_reg[0]\ : out STD_LOGIC;
    HwReg_layerEnableFlag_fu_796_p3 : out STD_LOGIC;
    layerEnable : out STD_LOGIC_VECTOR ( 2 downto 0 );
    HwReg_layerEnableFlag_2_fu_740_p3 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    HwReg_layerEnableFlag_1_fu_788_p3 : out STD_LOGIC;
    \i7_fu_346_reg[1]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \int_layerStartX_2_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \i7_fu_346_reg[1]_1\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \int_layerStartY_2_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \FSM_onehot_rstate_reg[1]_0\ : out STD_LOGIC;
    width : out STD_LOGIC_VECTOR ( 11 downto 0 );
    background_Y_R : out STD_LOGIC_VECTOR ( 7 downto 0 );
    layerHeight_1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    layerHeight_2 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    background_V_B : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_CTRL_BVALID : out STD_LOGIC;
    \FSM_onehot_wstate_reg[2]_0\ : out STD_LOGIC;
    \FSM_onehot_wstate_reg[1]_0\ : out STD_LOGIC;
    s_axi_CTRL_RVALID : out STD_LOGIC;
    height : out STD_LOGIC_VECTOR ( 11 downto 0 );
    background_U_G : out STD_LOGIC_VECTOR ( 7 downto 0 );
    layerWidth_1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    layerScaleFactor_1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    layerWidth_2 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    layerScaleFactor_2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_CTRL_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    interrupt : out STD_LOGIC;
    i7_fu_346 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    HwReg_layerEnableFlag_reg_1156 : in STD_LOGIC;
    HwReg_layerEnableFlag_3_fu_294 : in STD_LOGIC;
    HwReg_layerEnableFlag_4_fu_298 : in STD_LOGIC;
    \HwReg_layerStartX_reg_1181_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \HwReg_layerStartX_1_reg_1146_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \HwReg_layerStartY_reg_1176_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \HwReg_layerStartY_1_reg_1141_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_CTRL_ARVALID : in STD_LOGIC;
    s_axi_CTRL_ARADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    s_axi_CTRL_AWADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    int_ap_start_reg_0 : in STD_LOGIC;
    s_axi_CTRL_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_CTRL_RREADY : in STD_LOGIC;
    s_axi_CTRL_WVALID : in STD_LOGIC;
    s_axi_CTRL_AWVALID : in STD_LOGIC;
    s_axi_CTRL_BREADY : in STD_LOGIC
  );
end main_design_v_mix_0_0_CTRL_s_axi;

architecture STRUCTURE of main_design_v_mix_0_0_CTRL_s_axi is
  signal \FSM_onehot_rstate[1]_i_1_n_9\ : STD_LOGIC;
  signal \FSM_onehot_rstate[2]_i_1_n_9\ : STD_LOGIC;
  signal \^fsm_onehot_rstate_reg[1]_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[1]_i_1_n_9\ : STD_LOGIC;
  signal \FSM_onehot_wstate[2]_i_1_n_9\ : STD_LOGIC;
  signal \FSM_onehot_wstate[3]_i_1_n_9\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[1]_0\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[2]_0\ : STD_LOGIC;
  signal ap_idle : STD_LOGIC;
  signal \^ap_start\ : STD_LOGIC;
  signal ar_hs : STD_LOGIC;
  signal auto_restart_status_i_1_n_9 : STD_LOGIC;
  signal auto_restart_status_reg_n_9 : STD_LOGIC;
  signal \^background_u_g\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^background_v_b\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^background_y_r\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^height\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \int_ap_ready__0\ : STD_LOGIC;
  signal int_ap_ready_i_1_n_9 : STD_LOGIC;
  signal int_ap_start5_out : STD_LOGIC;
  signal int_ap_start_i_1_n_9 : STD_LOGIC;
  signal int_auto_restart_i_1_n_9 : STD_LOGIC;
  signal int_background_U_G0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_background_U_G[15]_i_1_n_9\ : STD_LOGIC;
  signal \int_background_U_G_reg_n_9_[10]\ : STD_LOGIC;
  signal \int_background_U_G_reg_n_9_[11]\ : STD_LOGIC;
  signal \int_background_U_G_reg_n_9_[12]\ : STD_LOGIC;
  signal \int_background_U_G_reg_n_9_[13]\ : STD_LOGIC;
  signal \int_background_U_G_reg_n_9_[14]\ : STD_LOGIC;
  signal \int_background_U_G_reg_n_9_[15]\ : STD_LOGIC;
  signal \int_background_U_G_reg_n_9_[8]\ : STD_LOGIC;
  signal \int_background_U_G_reg_n_9_[9]\ : STD_LOGIC;
  signal int_background_V_B0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_background_V_B[15]_i_1_n_9\ : STD_LOGIC;
  signal \int_background_V_B_reg_n_9_[10]\ : STD_LOGIC;
  signal \int_background_V_B_reg_n_9_[11]\ : STD_LOGIC;
  signal \int_background_V_B_reg_n_9_[12]\ : STD_LOGIC;
  signal \int_background_V_B_reg_n_9_[13]\ : STD_LOGIC;
  signal \int_background_V_B_reg_n_9_[14]\ : STD_LOGIC;
  signal \int_background_V_B_reg_n_9_[15]\ : STD_LOGIC;
  signal \int_background_V_B_reg_n_9_[8]\ : STD_LOGIC;
  signal \int_background_V_B_reg_n_9_[9]\ : STD_LOGIC;
  signal int_background_Y_R0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_background_Y_R[15]_i_1_n_9\ : STD_LOGIC;
  signal \int_background_Y_R_reg_n_9_[10]\ : STD_LOGIC;
  signal \int_background_Y_R_reg_n_9_[11]\ : STD_LOGIC;
  signal \int_background_Y_R_reg_n_9_[12]\ : STD_LOGIC;
  signal \int_background_Y_R_reg_n_9_[13]\ : STD_LOGIC;
  signal \int_background_Y_R_reg_n_9_[14]\ : STD_LOGIC;
  signal \int_background_Y_R_reg_n_9_[15]\ : STD_LOGIC;
  signal \int_background_Y_R_reg_n_9_[8]\ : STD_LOGIC;
  signal \int_background_Y_R_reg_n_9_[9]\ : STD_LOGIC;
  signal int_gie_i_1_n_9 : STD_LOGIC;
  signal int_gie_i_2_n_9 : STD_LOGIC;
  signal int_gie_i_3_n_9 : STD_LOGIC;
  signal int_gie_reg_n_9 : STD_LOGIC;
  signal int_height0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_height[15]_i_1_n_9\ : STD_LOGIC;
  signal \int_height_reg_n_9_[12]\ : STD_LOGIC;
  signal \int_height_reg_n_9_[13]\ : STD_LOGIC;
  signal \int_height_reg_n_9_[14]\ : STD_LOGIC;
  signal \int_height_reg_n_9_[15]\ : STD_LOGIC;
  signal \int_ier[0]_i_1_n_9\ : STD_LOGIC;
  signal \int_ier[1]_i_1_n_9\ : STD_LOGIC;
  signal \int_ier[1]_i_2_n_9\ : STD_LOGIC;
  signal \int_ier[1]_i_3_n_9\ : STD_LOGIC;
  signal \int_ier_reg_n_9_[0]\ : STD_LOGIC;
  signal int_interrupt0 : STD_LOGIC;
  signal int_isr7_out : STD_LOGIC;
  signal \int_isr[0]_i_1_n_9\ : STD_LOGIC;
  signal \int_isr[1]_i_1_n_9\ : STD_LOGIC;
  signal \int_isr_reg_n_9_[0]\ : STD_LOGIC;
  signal \int_isr_reg_n_9_[1]\ : STD_LOGIC;
  signal int_layerAlpha_10 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_layerAlpha_1[15]_i_1_n_9\ : STD_LOGIC;
  signal \int_layerAlpha_1[15]_i_3_n_9\ : STD_LOGIC;
  signal \int_layerAlpha_1[15]_i_4_n_9\ : STD_LOGIC;
  signal \int_layerAlpha_1_reg_n_9_[0]\ : STD_LOGIC;
  signal \int_layerAlpha_1_reg_n_9_[10]\ : STD_LOGIC;
  signal \int_layerAlpha_1_reg_n_9_[11]\ : STD_LOGIC;
  signal \int_layerAlpha_1_reg_n_9_[12]\ : STD_LOGIC;
  signal \int_layerAlpha_1_reg_n_9_[13]\ : STD_LOGIC;
  signal \int_layerAlpha_1_reg_n_9_[14]\ : STD_LOGIC;
  signal \int_layerAlpha_1_reg_n_9_[15]\ : STD_LOGIC;
  signal \int_layerAlpha_1_reg_n_9_[1]\ : STD_LOGIC;
  signal \int_layerAlpha_1_reg_n_9_[2]\ : STD_LOGIC;
  signal \int_layerAlpha_1_reg_n_9_[3]\ : STD_LOGIC;
  signal \int_layerAlpha_1_reg_n_9_[4]\ : STD_LOGIC;
  signal \int_layerAlpha_1_reg_n_9_[5]\ : STD_LOGIC;
  signal \int_layerAlpha_1_reg_n_9_[6]\ : STD_LOGIC;
  signal \int_layerAlpha_1_reg_n_9_[7]\ : STD_LOGIC;
  signal \int_layerAlpha_1_reg_n_9_[8]\ : STD_LOGIC;
  signal \int_layerAlpha_1_reg_n_9_[9]\ : STD_LOGIC;
  signal int_layerAlpha_20 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_layerAlpha_2[15]_i_1_n_9\ : STD_LOGIC;
  signal \int_layerAlpha_2[15]_i_3_n_9\ : STD_LOGIC;
  signal \int_layerAlpha_2_reg_n_9_[0]\ : STD_LOGIC;
  signal \int_layerAlpha_2_reg_n_9_[10]\ : STD_LOGIC;
  signal \int_layerAlpha_2_reg_n_9_[11]\ : STD_LOGIC;
  signal \int_layerAlpha_2_reg_n_9_[12]\ : STD_LOGIC;
  signal \int_layerAlpha_2_reg_n_9_[13]\ : STD_LOGIC;
  signal \int_layerAlpha_2_reg_n_9_[14]\ : STD_LOGIC;
  signal \int_layerAlpha_2_reg_n_9_[15]\ : STD_LOGIC;
  signal \int_layerAlpha_2_reg_n_9_[1]\ : STD_LOGIC;
  signal \int_layerAlpha_2_reg_n_9_[2]\ : STD_LOGIC;
  signal \int_layerAlpha_2_reg_n_9_[3]\ : STD_LOGIC;
  signal \int_layerAlpha_2_reg_n_9_[4]\ : STD_LOGIC;
  signal \int_layerAlpha_2_reg_n_9_[5]\ : STD_LOGIC;
  signal \int_layerAlpha_2_reg_n_9_[6]\ : STD_LOGIC;
  signal \int_layerAlpha_2_reg_n_9_[7]\ : STD_LOGIC;
  signal \int_layerAlpha_2_reg_n_9_[8]\ : STD_LOGIC;
  signal \int_layerAlpha_2_reg_n_9_[9]\ : STD_LOGIC;
  signal \int_layerEnable[0]_i_1_n_9\ : STD_LOGIC;
  signal \int_layerEnable[10]_i_1_n_9\ : STD_LOGIC;
  signal \int_layerEnable[11]_i_1_n_9\ : STD_LOGIC;
  signal \int_layerEnable[12]_i_1_n_9\ : STD_LOGIC;
  signal \int_layerEnable[13]_i_1_n_9\ : STD_LOGIC;
  signal \int_layerEnable[14]_i_1_n_9\ : STD_LOGIC;
  signal \int_layerEnable[15]_i_1_n_9\ : STD_LOGIC;
  signal \int_layerEnable[16]_i_1_n_9\ : STD_LOGIC;
  signal \int_layerEnable[17]_i_1_n_9\ : STD_LOGIC;
  signal \int_layerEnable[18]_i_1_n_9\ : STD_LOGIC;
  signal \int_layerEnable[19]_i_1_n_9\ : STD_LOGIC;
  signal \int_layerEnable[1]_i_1_n_9\ : STD_LOGIC;
  signal \int_layerEnable[20]_i_1_n_9\ : STD_LOGIC;
  signal \int_layerEnable[21]_i_1_n_9\ : STD_LOGIC;
  signal \int_layerEnable[22]_i_1_n_9\ : STD_LOGIC;
  signal \int_layerEnable[23]_i_1_n_9\ : STD_LOGIC;
  signal \int_layerEnable[24]_i_1_n_9\ : STD_LOGIC;
  signal \int_layerEnable[25]_i_1_n_9\ : STD_LOGIC;
  signal \int_layerEnable[26]_i_1_n_9\ : STD_LOGIC;
  signal \int_layerEnable[27]_i_1_n_9\ : STD_LOGIC;
  signal \int_layerEnable[28]_i_1_n_9\ : STD_LOGIC;
  signal \int_layerEnable[29]_i_1_n_9\ : STD_LOGIC;
  signal \int_layerEnable[2]_i_1_n_9\ : STD_LOGIC;
  signal \int_layerEnable[30]_i_1_n_9\ : STD_LOGIC;
  signal \int_layerEnable[31]_i_1_n_9\ : STD_LOGIC;
  signal \int_layerEnable[31]_i_2_n_9\ : STD_LOGIC;
  signal \int_layerEnable[31]_i_3_n_9\ : STD_LOGIC;
  signal \int_layerEnable[3]_i_1_n_9\ : STD_LOGIC;
  signal \int_layerEnable[4]_i_1_n_9\ : STD_LOGIC;
  signal \int_layerEnable[5]_i_1_n_9\ : STD_LOGIC;
  signal \int_layerEnable[6]_i_1_n_9\ : STD_LOGIC;
  signal \int_layerEnable[7]_i_1_n_9\ : STD_LOGIC;
  signal \int_layerEnable[8]_i_1_n_9\ : STD_LOGIC;
  signal \int_layerEnable[9]_i_1_n_9\ : STD_LOGIC;
  signal \int_layerEnable_reg_n_9_[10]\ : STD_LOGIC;
  signal \int_layerEnable_reg_n_9_[11]\ : STD_LOGIC;
  signal \int_layerEnable_reg_n_9_[12]\ : STD_LOGIC;
  signal \int_layerEnable_reg_n_9_[13]\ : STD_LOGIC;
  signal \int_layerEnable_reg_n_9_[14]\ : STD_LOGIC;
  signal \int_layerEnable_reg_n_9_[15]\ : STD_LOGIC;
  signal \int_layerEnable_reg_n_9_[16]\ : STD_LOGIC;
  signal \int_layerEnable_reg_n_9_[17]\ : STD_LOGIC;
  signal \int_layerEnable_reg_n_9_[18]\ : STD_LOGIC;
  signal \int_layerEnable_reg_n_9_[19]\ : STD_LOGIC;
  signal \int_layerEnable_reg_n_9_[20]\ : STD_LOGIC;
  signal \int_layerEnable_reg_n_9_[21]\ : STD_LOGIC;
  signal \int_layerEnable_reg_n_9_[22]\ : STD_LOGIC;
  signal \int_layerEnable_reg_n_9_[23]\ : STD_LOGIC;
  signal \int_layerEnable_reg_n_9_[24]\ : STD_LOGIC;
  signal \int_layerEnable_reg_n_9_[25]\ : STD_LOGIC;
  signal \int_layerEnable_reg_n_9_[26]\ : STD_LOGIC;
  signal \int_layerEnable_reg_n_9_[27]\ : STD_LOGIC;
  signal \int_layerEnable_reg_n_9_[28]\ : STD_LOGIC;
  signal \int_layerEnable_reg_n_9_[29]\ : STD_LOGIC;
  signal \int_layerEnable_reg_n_9_[30]\ : STD_LOGIC;
  signal \int_layerEnable_reg_n_9_[31]\ : STD_LOGIC;
  signal \int_layerEnable_reg_n_9_[3]\ : STD_LOGIC;
  signal \int_layerEnable_reg_n_9_[4]\ : STD_LOGIC;
  signal \int_layerEnable_reg_n_9_[5]\ : STD_LOGIC;
  signal \int_layerEnable_reg_n_9_[6]\ : STD_LOGIC;
  signal \int_layerEnable_reg_n_9_[7]\ : STD_LOGIC;
  signal \int_layerEnable_reg_n_9_[8]\ : STD_LOGIC;
  signal \int_layerEnable_reg_n_9_[9]\ : STD_LOGIC;
  signal int_layerHeight_10 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_layerHeight_1[15]_i_1_n_9\ : STD_LOGIC;
  signal \int_layerHeight_1[15]_i_3_n_9\ : STD_LOGIC;
  signal int_layerHeight_20 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_layerHeight_2[15]_i_1_n_9\ : STD_LOGIC;
  signal \int_layerHeight_2[15]_i_3_n_9\ : STD_LOGIC;
  signal int_layerScaleFactor_10 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \int_layerScaleFactor_1[7]_i_1_n_9\ : STD_LOGIC;
  signal int_layerScaleFactor_20 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \int_layerScaleFactor_2[7]_i_1_n_9\ : STD_LOGIC;
  signal int_layerStartX_10 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_layerStartX_1[15]_i_1_n_9\ : STD_LOGIC;
  signal \int_layerStartX_1[15]_i_3_n_9\ : STD_LOGIC;
  signal int_layerStartX_20 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_layerStartX_2[15]_i_1_n_9\ : STD_LOGIC;
  signal \int_layerStartX_2[15]_i_3_n_9\ : STD_LOGIC;
  signal int_layerStartY_10 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_layerStartY_1[15]_i_1_n_9\ : STD_LOGIC;
  signal int_layerStartY_20 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_layerStartY_2[15]_i_1_n_9\ : STD_LOGIC;
  signal int_layerStride_10 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_layerStride_1[15]_i_1_n_9\ : STD_LOGIC;
  signal \int_layerStride_1[15]_i_3_n_9\ : STD_LOGIC;
  signal \int_layerStride_1_reg_n_9_[0]\ : STD_LOGIC;
  signal \int_layerStride_1_reg_n_9_[10]\ : STD_LOGIC;
  signal \int_layerStride_1_reg_n_9_[11]\ : STD_LOGIC;
  signal \int_layerStride_1_reg_n_9_[12]\ : STD_LOGIC;
  signal \int_layerStride_1_reg_n_9_[13]\ : STD_LOGIC;
  signal \int_layerStride_1_reg_n_9_[14]\ : STD_LOGIC;
  signal \int_layerStride_1_reg_n_9_[15]\ : STD_LOGIC;
  signal \int_layerStride_1_reg_n_9_[1]\ : STD_LOGIC;
  signal \int_layerStride_1_reg_n_9_[2]\ : STD_LOGIC;
  signal \int_layerStride_1_reg_n_9_[3]\ : STD_LOGIC;
  signal \int_layerStride_1_reg_n_9_[4]\ : STD_LOGIC;
  signal \int_layerStride_1_reg_n_9_[5]\ : STD_LOGIC;
  signal \int_layerStride_1_reg_n_9_[6]\ : STD_LOGIC;
  signal \int_layerStride_1_reg_n_9_[7]\ : STD_LOGIC;
  signal \int_layerStride_1_reg_n_9_[8]\ : STD_LOGIC;
  signal \int_layerStride_1_reg_n_9_[9]\ : STD_LOGIC;
  signal int_layerStride_20 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_layerStride_2[15]_i_1_n_9\ : STD_LOGIC;
  signal \int_layerStride_2[15]_i_3_n_9\ : STD_LOGIC;
  signal \int_layerStride_2_reg_n_9_[0]\ : STD_LOGIC;
  signal \int_layerStride_2_reg_n_9_[10]\ : STD_LOGIC;
  signal \int_layerStride_2_reg_n_9_[11]\ : STD_LOGIC;
  signal \int_layerStride_2_reg_n_9_[12]\ : STD_LOGIC;
  signal \int_layerStride_2_reg_n_9_[13]\ : STD_LOGIC;
  signal \int_layerStride_2_reg_n_9_[14]\ : STD_LOGIC;
  signal \int_layerStride_2_reg_n_9_[15]\ : STD_LOGIC;
  signal \int_layerStride_2_reg_n_9_[1]\ : STD_LOGIC;
  signal \int_layerStride_2_reg_n_9_[2]\ : STD_LOGIC;
  signal \int_layerStride_2_reg_n_9_[3]\ : STD_LOGIC;
  signal \int_layerStride_2_reg_n_9_[4]\ : STD_LOGIC;
  signal \int_layerStride_2_reg_n_9_[5]\ : STD_LOGIC;
  signal \int_layerStride_2_reg_n_9_[6]\ : STD_LOGIC;
  signal \int_layerStride_2_reg_n_9_[7]\ : STD_LOGIC;
  signal \int_layerStride_2_reg_n_9_[8]\ : STD_LOGIC;
  signal \int_layerStride_2_reg_n_9_[9]\ : STD_LOGIC;
  signal int_layerWidth_10 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_layerWidth_1[15]_i_1_n_9\ : STD_LOGIC;
  signal int_layerWidth_20 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_layerWidth_2[15]_i_1_n_9\ : STD_LOGIC;
  signal int_reserve0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_reserve[15]_i_1_n_9\ : STD_LOGIC;
  signal \int_reserve[15]_i_4_n_9\ : STD_LOGIC;
  signal \int_reserve_reg_n_9_[0]\ : STD_LOGIC;
  signal \int_reserve_reg_n_9_[10]\ : STD_LOGIC;
  signal \int_reserve_reg_n_9_[11]\ : STD_LOGIC;
  signal \int_reserve_reg_n_9_[12]\ : STD_LOGIC;
  signal \int_reserve_reg_n_9_[13]\ : STD_LOGIC;
  signal \int_reserve_reg_n_9_[14]\ : STD_LOGIC;
  signal \int_reserve_reg_n_9_[15]\ : STD_LOGIC;
  signal \int_reserve_reg_n_9_[1]\ : STD_LOGIC;
  signal \int_reserve_reg_n_9_[2]\ : STD_LOGIC;
  signal \int_reserve_reg_n_9_[3]\ : STD_LOGIC;
  signal \int_reserve_reg_n_9_[4]\ : STD_LOGIC;
  signal \int_reserve_reg_n_9_[5]\ : STD_LOGIC;
  signal \int_reserve_reg_n_9_[6]\ : STD_LOGIC;
  signal \int_reserve_reg_n_9_[7]\ : STD_LOGIC;
  signal \int_reserve_reg_n_9_[8]\ : STD_LOGIC;
  signal \int_reserve_reg_n_9_[9]\ : STD_LOGIC;
  signal int_task_ap_done0 : STD_LOGIC;
  signal \int_task_ap_done__0\ : STD_LOGIC;
  signal int_task_ap_done_i_1_n_9 : STD_LOGIC;
  signal int_task_ap_done_i_3_n_9 : STD_LOGIC;
  signal int_task_ap_done_i_4_n_9 : STD_LOGIC;
  signal int_task_ap_done_i_5_n_9 : STD_LOGIC;
  signal int_video_format0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_video_format[15]_i_1_n_9\ : STD_LOGIC;
  signal \int_video_format_reg_n_9_[0]\ : STD_LOGIC;
  signal \int_video_format_reg_n_9_[10]\ : STD_LOGIC;
  signal \int_video_format_reg_n_9_[11]\ : STD_LOGIC;
  signal \int_video_format_reg_n_9_[12]\ : STD_LOGIC;
  signal \int_video_format_reg_n_9_[13]\ : STD_LOGIC;
  signal \int_video_format_reg_n_9_[14]\ : STD_LOGIC;
  signal \int_video_format_reg_n_9_[15]\ : STD_LOGIC;
  signal \int_video_format_reg_n_9_[1]\ : STD_LOGIC;
  signal \int_video_format_reg_n_9_[2]\ : STD_LOGIC;
  signal \int_video_format_reg_n_9_[3]\ : STD_LOGIC;
  signal \int_video_format_reg_n_9_[4]\ : STD_LOGIC;
  signal \int_video_format_reg_n_9_[5]\ : STD_LOGIC;
  signal \int_video_format_reg_n_9_[6]\ : STD_LOGIC;
  signal \int_video_format_reg_n_9_[7]\ : STD_LOGIC;
  signal \int_video_format_reg_n_9_[8]\ : STD_LOGIC;
  signal \int_video_format_reg_n_9_[9]\ : STD_LOGIC;
  signal int_width0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_width[15]_i_1_n_9\ : STD_LOGIC;
  signal \int_width[15]_i_3_n_9\ : STD_LOGIC;
  signal \int_width_reg_n_9_[12]\ : STD_LOGIC;
  signal \int_width_reg_n_9_[13]\ : STD_LOGIC;
  signal \int_width_reg_n_9_[14]\ : STD_LOGIC;
  signal \int_width_reg_n_9_[15]\ : STD_LOGIC;
  signal \^interrupt\ : STD_LOGIC;
  signal \^layerenable\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^layerheight_1\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^layerheight_2\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^layerscalefactor_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^layerscalefactor_2\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal layerStartX_1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal layerStartX_2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal layerStartY_1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal layerStartY_2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^layerwidth_1\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^layerwidth_2\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 12 to 12 );
  signal p_22_in : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \rdata[0]_i_11_n_9\ : STD_LOGIC;
  signal \rdata[0]_i_12_n_9\ : STD_LOGIC;
  signal \rdata[0]_i_13_n_9\ : STD_LOGIC;
  signal \rdata[0]_i_14_n_9\ : STD_LOGIC;
  signal \rdata[0]_i_15_n_9\ : STD_LOGIC;
  signal \rdata[0]_i_16_n_9\ : STD_LOGIC;
  signal \rdata[0]_i_17_n_9\ : STD_LOGIC;
  signal \rdata[0]_i_18_n_9\ : STD_LOGIC;
  signal \rdata[0]_i_1_n_9\ : STD_LOGIC;
  signal \rdata[0]_i_2_n_9\ : STD_LOGIC;
  signal \rdata[0]_i_3_n_9\ : STD_LOGIC;
  signal \rdata[0]_i_4_n_9\ : STD_LOGIC;
  signal \rdata[0]_i_5_n_9\ : STD_LOGIC;
  signal \rdata[0]_i_6_n_9\ : STD_LOGIC;
  signal \rdata[0]_i_7_n_9\ : STD_LOGIC;
  signal \rdata[0]_i_8_n_9\ : STD_LOGIC;
  signal \rdata[0]_i_9_n_9\ : STD_LOGIC;
  signal \rdata[10]_i_11_n_9\ : STD_LOGIC;
  signal \rdata[10]_i_12_n_9\ : STD_LOGIC;
  signal \rdata[10]_i_1_n_9\ : STD_LOGIC;
  signal \rdata[10]_i_3_n_9\ : STD_LOGIC;
  signal \rdata[10]_i_4_n_9\ : STD_LOGIC;
  signal \rdata[10]_i_5_n_9\ : STD_LOGIC;
  signal \rdata[10]_i_6_n_9\ : STD_LOGIC;
  signal \rdata[10]_i_7_n_9\ : STD_LOGIC;
  signal \rdata[10]_i_8_n_9\ : STD_LOGIC;
  signal \rdata[10]_i_9_n_9\ : STD_LOGIC;
  signal \rdata[11]_i_11_n_9\ : STD_LOGIC;
  signal \rdata[11]_i_12_n_9\ : STD_LOGIC;
  signal \rdata[11]_i_1_n_9\ : STD_LOGIC;
  signal \rdata[11]_i_3_n_9\ : STD_LOGIC;
  signal \rdata[11]_i_4_n_9\ : STD_LOGIC;
  signal \rdata[11]_i_5_n_9\ : STD_LOGIC;
  signal \rdata[11]_i_6_n_9\ : STD_LOGIC;
  signal \rdata[11]_i_7_n_9\ : STD_LOGIC;
  signal \rdata[11]_i_8_n_9\ : STD_LOGIC;
  signal \rdata[11]_i_9_n_9\ : STD_LOGIC;
  signal \rdata[12]_i_11_n_9\ : STD_LOGIC;
  signal \rdata[12]_i_12_n_9\ : STD_LOGIC;
  signal \rdata[12]_i_1_n_9\ : STD_LOGIC;
  signal \rdata[12]_i_3_n_9\ : STD_LOGIC;
  signal \rdata[12]_i_4_n_9\ : STD_LOGIC;
  signal \rdata[12]_i_5_n_9\ : STD_LOGIC;
  signal \rdata[12]_i_6_n_9\ : STD_LOGIC;
  signal \rdata[12]_i_7_n_9\ : STD_LOGIC;
  signal \rdata[12]_i_8_n_9\ : STD_LOGIC;
  signal \rdata[12]_i_9_n_9\ : STD_LOGIC;
  signal \rdata[13]_i_11_n_9\ : STD_LOGIC;
  signal \rdata[13]_i_12_n_9\ : STD_LOGIC;
  signal \rdata[13]_i_1_n_9\ : STD_LOGIC;
  signal \rdata[13]_i_3_n_9\ : STD_LOGIC;
  signal \rdata[13]_i_4_n_9\ : STD_LOGIC;
  signal \rdata[13]_i_5_n_9\ : STD_LOGIC;
  signal \rdata[13]_i_6_n_9\ : STD_LOGIC;
  signal \rdata[13]_i_7_n_9\ : STD_LOGIC;
  signal \rdata[13]_i_8_n_9\ : STD_LOGIC;
  signal \rdata[13]_i_9_n_9\ : STD_LOGIC;
  signal \rdata[14]_i_11_n_9\ : STD_LOGIC;
  signal \rdata[14]_i_12_n_9\ : STD_LOGIC;
  signal \rdata[14]_i_1_n_9\ : STD_LOGIC;
  signal \rdata[14]_i_3_n_9\ : STD_LOGIC;
  signal \rdata[14]_i_4_n_9\ : STD_LOGIC;
  signal \rdata[14]_i_5_n_9\ : STD_LOGIC;
  signal \rdata[14]_i_6_n_9\ : STD_LOGIC;
  signal \rdata[14]_i_7_n_9\ : STD_LOGIC;
  signal \rdata[14]_i_8_n_9\ : STD_LOGIC;
  signal \rdata[14]_i_9_n_9\ : STD_LOGIC;
  signal \rdata[15]_i_10_n_9\ : STD_LOGIC;
  signal \rdata[15]_i_11_n_9\ : STD_LOGIC;
  signal \rdata[15]_i_13_n_9\ : STD_LOGIC;
  signal \rdata[15]_i_14_n_9\ : STD_LOGIC;
  signal \rdata[15]_i_15_n_9\ : STD_LOGIC;
  signal \rdata[15]_i_1_n_9\ : STD_LOGIC;
  signal \rdata[15]_i_2_n_9\ : STD_LOGIC;
  signal \rdata[15]_i_3_n_9\ : STD_LOGIC;
  signal \rdata[15]_i_5_n_9\ : STD_LOGIC;
  signal \rdata[15]_i_6_n_9\ : STD_LOGIC;
  signal \rdata[15]_i_7_n_9\ : STD_LOGIC;
  signal \rdata[15]_i_8_n_9\ : STD_LOGIC;
  signal \rdata[15]_i_9_n_9\ : STD_LOGIC;
  signal \rdata[16]_i_1_n_9\ : STD_LOGIC;
  signal \rdata[17]_i_1_n_9\ : STD_LOGIC;
  signal \rdata[18]_i_1_n_9\ : STD_LOGIC;
  signal \rdata[19]_i_1_n_9\ : STD_LOGIC;
  signal \rdata[1]_i_10_n_9\ : STD_LOGIC;
  signal \rdata[1]_i_11_n_9\ : STD_LOGIC;
  signal \rdata[1]_i_12_n_9\ : STD_LOGIC;
  signal \rdata[1]_i_13_n_9\ : STD_LOGIC;
  signal \rdata[1]_i_14_n_9\ : STD_LOGIC;
  signal \rdata[1]_i_15_n_9\ : STD_LOGIC;
  signal \rdata[1]_i_16_n_9\ : STD_LOGIC;
  signal \rdata[1]_i_17_n_9\ : STD_LOGIC;
  signal \rdata[1]_i_18_n_9\ : STD_LOGIC;
  signal \rdata[1]_i_1_n_9\ : STD_LOGIC;
  signal \rdata[1]_i_2_n_9\ : STD_LOGIC;
  signal \rdata[1]_i_3_n_9\ : STD_LOGIC;
  signal \rdata[1]_i_4_n_9\ : STD_LOGIC;
  signal \rdata[1]_i_5_n_9\ : STD_LOGIC;
  signal \rdata[1]_i_6_n_9\ : STD_LOGIC;
  signal \rdata[1]_i_7_n_9\ : STD_LOGIC;
  signal \rdata[1]_i_9_n_9\ : STD_LOGIC;
  signal \rdata[20]_i_1_n_9\ : STD_LOGIC;
  signal \rdata[21]_i_1_n_9\ : STD_LOGIC;
  signal \rdata[22]_i_1_n_9\ : STD_LOGIC;
  signal \rdata[23]_i_1_n_9\ : STD_LOGIC;
  signal \rdata[24]_i_1_n_9\ : STD_LOGIC;
  signal \rdata[25]_i_1_n_9\ : STD_LOGIC;
  signal \rdata[26]_i_1_n_9\ : STD_LOGIC;
  signal \rdata[27]_i_1_n_9\ : STD_LOGIC;
  signal \rdata[28]_i_1_n_9\ : STD_LOGIC;
  signal \rdata[29]_i_1_n_9\ : STD_LOGIC;
  signal \rdata[2]_i_10_n_9\ : STD_LOGIC;
  signal \rdata[2]_i_11_n_9\ : STD_LOGIC;
  signal \rdata[2]_i_12_n_9\ : STD_LOGIC;
  signal \rdata[2]_i_13_n_9\ : STD_LOGIC;
  signal \rdata[2]_i_14_n_9\ : STD_LOGIC;
  signal \rdata[2]_i_2_n_9\ : STD_LOGIC;
  signal \rdata[2]_i_3_n_9\ : STD_LOGIC;
  signal \rdata[2]_i_4_n_9\ : STD_LOGIC;
  signal \rdata[2]_i_6_n_9\ : STD_LOGIC;
  signal \rdata[2]_i_8_n_9\ : STD_LOGIC;
  signal \rdata[2]_i_9_n_9\ : STD_LOGIC;
  signal \rdata[30]_i_1_n_9\ : STD_LOGIC;
  signal \rdata[31]_i_1_n_9\ : STD_LOGIC;
  signal \rdata[31]_i_3_n_9\ : STD_LOGIC;
  signal \rdata[31]_i_4_n_9\ : STD_LOGIC;
  signal \rdata[3]_i_10_n_9\ : STD_LOGIC;
  signal \rdata[3]_i_11_n_9\ : STD_LOGIC;
  signal \rdata[3]_i_12_n_9\ : STD_LOGIC;
  signal \rdata[3]_i_13_n_9\ : STD_LOGIC;
  signal \rdata[3]_i_14_n_9\ : STD_LOGIC;
  signal \rdata[3]_i_2_n_9\ : STD_LOGIC;
  signal \rdata[3]_i_3_n_9\ : STD_LOGIC;
  signal \rdata[3]_i_4_n_9\ : STD_LOGIC;
  signal \rdata[3]_i_6_n_9\ : STD_LOGIC;
  signal \rdata[3]_i_8_n_9\ : STD_LOGIC;
  signal \rdata[3]_i_9_n_9\ : STD_LOGIC;
  signal \rdata[4]_i_10_n_9\ : STD_LOGIC;
  signal \rdata[4]_i_11_n_9\ : STD_LOGIC;
  signal \rdata[4]_i_12_n_9\ : STD_LOGIC;
  signal \rdata[4]_i_13_n_9\ : STD_LOGIC;
  signal \rdata[4]_i_2_n_9\ : STD_LOGIC;
  signal \rdata[4]_i_3_n_9\ : STD_LOGIC;
  signal \rdata[4]_i_4_n_9\ : STD_LOGIC;
  signal \rdata[4]_i_7_n_9\ : STD_LOGIC;
  signal \rdata[4]_i_8_n_9\ : STD_LOGIC;
  signal \rdata[4]_i_9_n_9\ : STD_LOGIC;
  signal \rdata[5]_i_10_n_9\ : STD_LOGIC;
  signal \rdata[5]_i_11_n_9\ : STD_LOGIC;
  signal \rdata[5]_i_12_n_9\ : STD_LOGIC;
  signal \rdata[5]_i_13_n_9\ : STD_LOGIC;
  signal \rdata[5]_i_2_n_9\ : STD_LOGIC;
  signal \rdata[5]_i_3_n_9\ : STD_LOGIC;
  signal \rdata[5]_i_4_n_9\ : STD_LOGIC;
  signal \rdata[5]_i_7_n_9\ : STD_LOGIC;
  signal \rdata[5]_i_8_n_9\ : STD_LOGIC;
  signal \rdata[5]_i_9_n_9\ : STD_LOGIC;
  signal \rdata[6]_i_10_n_9\ : STD_LOGIC;
  signal \rdata[6]_i_11_n_9\ : STD_LOGIC;
  signal \rdata[6]_i_12_n_9\ : STD_LOGIC;
  signal \rdata[6]_i_13_n_9\ : STD_LOGIC;
  signal \rdata[6]_i_14_n_9\ : STD_LOGIC;
  signal \rdata[6]_i_2_n_9\ : STD_LOGIC;
  signal \rdata[6]_i_3_n_9\ : STD_LOGIC;
  signal \rdata[6]_i_4_n_9\ : STD_LOGIC;
  signal \rdata[6]_i_6_n_9\ : STD_LOGIC;
  signal \rdata[6]_i_8_n_9\ : STD_LOGIC;
  signal \rdata[6]_i_9_n_9\ : STD_LOGIC;
  signal \rdata[7]_i_10_n_9\ : STD_LOGIC;
  signal \rdata[7]_i_11_n_9\ : STD_LOGIC;
  signal \rdata[7]_i_12_n_9\ : STD_LOGIC;
  signal \rdata[7]_i_13_n_9\ : STD_LOGIC;
  signal \rdata[7]_i_14_n_9\ : STD_LOGIC;
  signal \rdata[7]_i_15_n_9\ : STD_LOGIC;
  signal \rdata[7]_i_16_n_9\ : STD_LOGIC;
  signal \rdata[7]_i_2_n_9\ : STD_LOGIC;
  signal \rdata[7]_i_3_n_9\ : STD_LOGIC;
  signal \rdata[7]_i_4_n_9\ : STD_LOGIC;
  signal \rdata[7]_i_6_n_9\ : STD_LOGIC;
  signal \rdata[7]_i_8_n_9\ : STD_LOGIC;
  signal \rdata[7]_i_9_n_9\ : STD_LOGIC;
  signal \rdata[8]_i_11_n_9\ : STD_LOGIC;
  signal \rdata[8]_i_12_n_9\ : STD_LOGIC;
  signal \rdata[8]_i_1_n_9\ : STD_LOGIC;
  signal \rdata[8]_i_3_n_9\ : STD_LOGIC;
  signal \rdata[8]_i_4_n_9\ : STD_LOGIC;
  signal \rdata[8]_i_5_n_9\ : STD_LOGIC;
  signal \rdata[8]_i_6_n_9\ : STD_LOGIC;
  signal \rdata[8]_i_7_n_9\ : STD_LOGIC;
  signal \rdata[8]_i_8_n_9\ : STD_LOGIC;
  signal \rdata[8]_i_9_n_9\ : STD_LOGIC;
  signal \rdata[9]_i_12_n_9\ : STD_LOGIC;
  signal \rdata[9]_i_13_n_9\ : STD_LOGIC;
  signal \rdata[9]_i_14_n_9\ : STD_LOGIC;
  signal \rdata[9]_i_15_n_9\ : STD_LOGIC;
  signal \rdata[9]_i_1_n_9\ : STD_LOGIC;
  signal \rdata[9]_i_2_n_9\ : STD_LOGIC;
  signal \rdata[9]_i_4_n_9\ : STD_LOGIC;
  signal \rdata[9]_i_6_n_9\ : STD_LOGIC;
  signal \rdata[9]_i_7_n_9\ : STD_LOGIC;
  signal \rdata[9]_i_8_n_9\ : STD_LOGIC;
  signal \rdata[9]_i_9_n_9\ : STD_LOGIC;
  signal \rdata_reg[0]_i_10_n_9\ : STD_LOGIC;
  signal \rdata_reg[10]_i_10_n_9\ : STD_LOGIC;
  signal \rdata_reg[10]_i_2_n_9\ : STD_LOGIC;
  signal \rdata_reg[11]_i_10_n_9\ : STD_LOGIC;
  signal \rdata_reg[11]_i_2_n_9\ : STD_LOGIC;
  signal \rdata_reg[12]_i_10_n_9\ : STD_LOGIC;
  signal \rdata_reg[12]_i_2_n_9\ : STD_LOGIC;
  signal \rdata_reg[13]_i_10_n_9\ : STD_LOGIC;
  signal \rdata_reg[13]_i_2_n_9\ : STD_LOGIC;
  signal \rdata_reg[14]_i_10_n_9\ : STD_LOGIC;
  signal \rdata_reg[14]_i_2_n_9\ : STD_LOGIC;
  signal \rdata_reg[15]_i_12_n_9\ : STD_LOGIC;
  signal \rdata_reg[15]_i_4_n_9\ : STD_LOGIC;
  signal \rdata_reg[1]_i_8_n_9\ : STD_LOGIC;
  signal \rdata_reg[2]_i_1_n_9\ : STD_LOGIC;
  signal \rdata_reg[2]_i_5_n_9\ : STD_LOGIC;
  signal \rdata_reg[2]_i_7_n_9\ : STD_LOGIC;
  signal \rdata_reg[3]_i_1_n_9\ : STD_LOGIC;
  signal \rdata_reg[3]_i_5_n_9\ : STD_LOGIC;
  signal \rdata_reg[3]_i_7_n_9\ : STD_LOGIC;
  signal \rdata_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \rdata_reg[4]_i_5_n_9\ : STD_LOGIC;
  signal \rdata_reg[4]_i_6_n_9\ : STD_LOGIC;
  signal \rdata_reg[5]_i_1_n_9\ : STD_LOGIC;
  signal \rdata_reg[5]_i_5_n_9\ : STD_LOGIC;
  signal \rdata_reg[5]_i_6_n_9\ : STD_LOGIC;
  signal \rdata_reg[6]_i_1_n_9\ : STD_LOGIC;
  signal \rdata_reg[6]_i_5_n_9\ : STD_LOGIC;
  signal \rdata_reg[6]_i_7_n_9\ : STD_LOGIC;
  signal \rdata_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal \rdata_reg[7]_i_5_n_9\ : STD_LOGIC;
  signal \rdata_reg[7]_i_7_n_9\ : STD_LOGIC;
  signal \rdata_reg[8]_i_10_n_9\ : STD_LOGIC;
  signal \rdata_reg[8]_i_2_n_9\ : STD_LOGIC;
  signal \rdata_reg[9]_i_10_n_9\ : STD_LOGIC;
  signal \rdata_reg[9]_i_11_n_9\ : STD_LOGIC;
  signal \rdata_reg[9]_i_3_n_9\ : STD_LOGIC;
  signal \rdata_reg[9]_i_5_n_9\ : STD_LOGIC;
  signal \^s_axi_ctrl_bvalid\ : STD_LOGIC;
  signal \^s_axi_ctrl_rdata\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^s_axi_ctrl_rvalid\ : STD_LOGIC;
  signal waddr : STD_LOGIC;
  signal \waddr_reg_n_9_[10]\ : STD_LOGIC;
  signal \waddr_reg_n_9_[11]\ : STD_LOGIC;
  signal \waddr_reg_n_9_[2]\ : STD_LOGIC;
  signal \waddr_reg_n_9_[3]\ : STD_LOGIC;
  signal \waddr_reg_n_9_[4]\ : STD_LOGIC;
  signal \waddr_reg_n_9_[5]\ : STD_LOGIC;
  signal \waddr_reg_n_9_[6]\ : STD_LOGIC;
  signal \waddr_reg_n_9_[7]\ : STD_LOGIC;
  signal \waddr_reg_n_9_[8]\ : STD_LOGIC;
  signal \waddr_reg_n_9_[9]\ : STD_LOGIC;
  signal \^width\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[1]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[2]_i_1\ : label is "soft_lutpair15";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[1]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[2]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[1]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[2]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[3]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute SOFT_HLUTNM of \HwReg_layerStartX_1_reg_1146[0]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \HwReg_layerStartX_1_reg_1146[10]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \HwReg_layerStartX_1_reg_1146[11]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \HwReg_layerStartX_1_reg_1146[12]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \HwReg_layerStartX_1_reg_1146[13]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \HwReg_layerStartX_1_reg_1146[14]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \HwReg_layerStartX_1_reg_1146[15]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \HwReg_layerStartX_1_reg_1146[1]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \HwReg_layerStartX_1_reg_1146[2]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \HwReg_layerStartX_1_reg_1146[3]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \HwReg_layerStartX_1_reg_1146[4]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \HwReg_layerStartX_1_reg_1146[5]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \HwReg_layerStartX_1_reg_1146[6]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \HwReg_layerStartX_1_reg_1146[7]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \HwReg_layerStartX_1_reg_1146[8]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \HwReg_layerStartX_1_reg_1146[9]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \HwReg_layerStartY_1_reg_1141[0]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \HwReg_layerStartY_1_reg_1141[10]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \HwReg_layerStartY_1_reg_1141[11]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \HwReg_layerStartY_1_reg_1141[12]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \HwReg_layerStartY_1_reg_1141[13]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \HwReg_layerStartY_1_reg_1141[14]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \HwReg_layerStartY_1_reg_1141[15]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \HwReg_layerStartY_1_reg_1141[1]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \HwReg_layerStartY_1_reg_1141[2]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \HwReg_layerStartY_1_reg_1141[3]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \HwReg_layerStartY_1_reg_1141[4]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \HwReg_layerStartY_1_reg_1141[5]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \HwReg_layerStartY_1_reg_1141[6]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \HwReg_layerStartY_1_reg_1141[7]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \HwReg_layerStartY_1_reg_1141[8]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \HwReg_layerStartY_1_reg_1141[9]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1__18\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \i7_fu_346[1]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of int_ap_idle_i_1 : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of int_ap_start_i_1 : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \int_background_U_G[0]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \int_background_U_G[10]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \int_background_U_G[11]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \int_background_U_G[12]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \int_background_U_G[13]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \int_background_U_G[14]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \int_background_U_G[15]_i_2\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \int_background_U_G[1]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \int_background_U_G[2]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \int_background_U_G[3]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \int_background_U_G[4]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \int_background_U_G[5]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \int_background_U_G[6]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \int_background_U_G[7]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \int_background_U_G[8]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \int_background_U_G[9]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \int_background_V_B[0]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \int_background_V_B[10]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \int_background_V_B[11]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \int_background_V_B[12]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \int_background_V_B[13]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \int_background_V_B[14]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \int_background_V_B[15]_i_2\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \int_background_V_B[1]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \int_background_V_B[2]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \int_background_V_B[3]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \int_background_V_B[4]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \int_background_V_B[5]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \int_background_V_B[6]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \int_background_V_B[7]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \int_background_V_B[8]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \int_background_V_B[9]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \int_background_Y_R[0]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \int_background_Y_R[10]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \int_background_Y_R[11]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \int_background_Y_R[12]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \int_background_Y_R[13]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \int_background_Y_R[14]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \int_background_Y_R[15]_i_2\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \int_background_Y_R[1]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \int_background_Y_R[2]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \int_background_Y_R[3]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \int_background_Y_R[4]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \int_background_Y_R[5]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \int_background_Y_R[6]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \int_background_Y_R[7]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \int_background_Y_R[8]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \int_background_Y_R[9]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of int_gie_i_2 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of int_gie_i_3 : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \int_height[0]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \int_height[10]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \int_height[11]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \int_height[12]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \int_height[13]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \int_height[14]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \int_height[15]_i_2\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \int_height[1]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \int_height[2]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \int_height[3]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \int_height[4]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \int_height[5]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \int_height[6]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \int_height[7]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \int_height[8]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \int_height[9]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \int_ier[1]_i_3\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \int_isr[0]_i_2\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \int_layerAlpha_1[0]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \int_layerAlpha_1[10]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \int_layerAlpha_1[11]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \int_layerAlpha_1[12]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \int_layerAlpha_1[13]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \int_layerAlpha_1[14]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \int_layerAlpha_1[15]_i_2\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \int_layerAlpha_1[1]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \int_layerAlpha_1[2]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \int_layerAlpha_1[3]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \int_layerAlpha_1[4]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \int_layerAlpha_1[5]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \int_layerAlpha_1[6]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \int_layerAlpha_1[7]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \int_layerAlpha_1[8]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \int_layerAlpha_1[9]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \int_layerAlpha_2[0]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \int_layerAlpha_2[10]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \int_layerAlpha_2[11]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \int_layerAlpha_2[12]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \int_layerAlpha_2[13]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \int_layerAlpha_2[14]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \int_layerAlpha_2[15]_i_2\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \int_layerAlpha_2[1]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \int_layerAlpha_2[2]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \int_layerAlpha_2[3]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \int_layerAlpha_2[4]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \int_layerAlpha_2[5]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \int_layerAlpha_2[6]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \int_layerAlpha_2[7]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \int_layerAlpha_2[8]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \int_layerAlpha_2[9]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \int_layerEnable[0]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \int_layerEnable[10]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \int_layerEnable[11]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \int_layerEnable[12]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \int_layerEnable[13]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \int_layerEnable[14]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \int_layerEnable[15]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \int_layerEnable[16]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \int_layerEnable[17]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \int_layerEnable[18]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \int_layerEnable[19]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \int_layerEnable[1]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \int_layerEnable[20]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \int_layerEnable[21]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \int_layerEnable[22]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \int_layerEnable[23]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \int_layerEnable[24]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \int_layerEnable[25]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \int_layerEnable[26]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \int_layerEnable[27]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \int_layerEnable[28]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \int_layerEnable[29]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \int_layerEnable[2]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \int_layerEnable[30]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \int_layerEnable[31]_i_2\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \int_layerEnable[31]_i_3\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \int_layerEnable[3]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \int_layerEnable[4]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \int_layerEnable[5]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \int_layerEnable[6]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \int_layerEnable[7]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \int_layerEnable[8]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \int_layerEnable[9]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \int_layerHeight_1[0]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \int_layerHeight_1[10]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \int_layerHeight_1[11]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \int_layerHeight_1[12]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \int_layerHeight_1[13]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \int_layerHeight_1[14]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \int_layerHeight_1[15]_i_2\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \int_layerHeight_1[15]_i_3\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \int_layerHeight_1[1]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \int_layerHeight_1[2]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \int_layerHeight_1[3]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \int_layerHeight_1[4]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \int_layerHeight_1[5]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \int_layerHeight_1[6]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \int_layerHeight_1[7]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \int_layerHeight_1[8]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \int_layerHeight_1[9]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \int_layerHeight_2[0]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \int_layerHeight_2[10]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \int_layerHeight_2[11]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \int_layerHeight_2[12]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \int_layerHeight_2[13]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \int_layerHeight_2[14]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \int_layerHeight_2[15]_i_2\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \int_layerHeight_2[15]_i_3\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \int_layerHeight_2[1]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \int_layerHeight_2[2]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \int_layerHeight_2[3]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \int_layerHeight_2[4]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \int_layerHeight_2[5]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \int_layerHeight_2[6]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \int_layerHeight_2[7]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \int_layerHeight_2[8]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \int_layerHeight_2[9]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \int_layerScaleFactor_1[0]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \int_layerScaleFactor_1[1]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \int_layerScaleFactor_1[2]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \int_layerScaleFactor_1[3]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \int_layerScaleFactor_1[4]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \int_layerScaleFactor_1[5]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \int_layerScaleFactor_1[6]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \int_layerScaleFactor_1[7]_i_2\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \int_layerScaleFactor_2[0]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \int_layerScaleFactor_2[1]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \int_layerScaleFactor_2[2]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \int_layerScaleFactor_2[3]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \int_layerScaleFactor_2[4]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \int_layerScaleFactor_2[5]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \int_layerScaleFactor_2[6]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \int_layerScaleFactor_2[7]_i_2\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \int_layerStartX_1[0]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \int_layerStartX_1[10]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \int_layerStartX_1[11]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \int_layerStartX_1[12]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \int_layerStartX_1[13]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \int_layerStartX_1[14]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \int_layerStartX_1[15]_i_2\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \int_layerStartX_1[1]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \int_layerStartX_1[2]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \int_layerStartX_1[3]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \int_layerStartX_1[4]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \int_layerStartX_1[5]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \int_layerStartX_1[6]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \int_layerStartX_1[7]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \int_layerStartX_1[8]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \int_layerStartX_1[9]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \int_layerStartX_2[0]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \int_layerStartX_2[10]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \int_layerStartX_2[11]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \int_layerStartX_2[12]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \int_layerStartX_2[13]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \int_layerStartX_2[14]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \int_layerStartX_2[15]_i_2\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \int_layerStartX_2[1]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \int_layerStartX_2[2]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \int_layerStartX_2[3]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \int_layerStartX_2[4]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \int_layerStartX_2[5]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \int_layerStartX_2[6]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \int_layerStartX_2[7]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \int_layerStartX_2[8]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \int_layerStartX_2[9]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \int_layerStartY_1[0]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \int_layerStartY_1[10]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \int_layerStartY_1[11]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \int_layerStartY_1[12]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \int_layerStartY_1[13]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \int_layerStartY_1[14]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \int_layerStartY_1[15]_i_2\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \int_layerStartY_1[1]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \int_layerStartY_1[2]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \int_layerStartY_1[3]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \int_layerStartY_1[4]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \int_layerStartY_1[5]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \int_layerStartY_1[6]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \int_layerStartY_1[7]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \int_layerStartY_1[8]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \int_layerStartY_1[9]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \int_layerStartY_2[0]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \int_layerStartY_2[10]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \int_layerStartY_2[11]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \int_layerStartY_2[12]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \int_layerStartY_2[13]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \int_layerStartY_2[14]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \int_layerStartY_2[15]_i_2\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \int_layerStartY_2[1]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \int_layerStartY_2[2]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \int_layerStartY_2[3]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \int_layerStartY_2[4]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \int_layerStartY_2[5]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \int_layerStartY_2[6]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \int_layerStartY_2[7]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \int_layerStartY_2[8]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \int_layerStartY_2[9]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \int_layerStride_1[0]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \int_layerStride_1[10]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \int_layerStride_1[11]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \int_layerStride_1[12]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \int_layerStride_1[13]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \int_layerStride_1[14]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \int_layerStride_1[15]_i_2\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \int_layerStride_1[1]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \int_layerStride_1[2]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \int_layerStride_1[3]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \int_layerStride_1[4]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \int_layerStride_1[5]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \int_layerStride_1[6]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \int_layerStride_1[7]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \int_layerStride_1[8]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \int_layerStride_1[9]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \int_layerStride_2[0]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \int_layerStride_2[10]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \int_layerStride_2[11]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \int_layerStride_2[12]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \int_layerStride_2[13]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \int_layerStride_2[14]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \int_layerStride_2[15]_i_2\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \int_layerStride_2[1]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \int_layerStride_2[2]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \int_layerStride_2[3]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \int_layerStride_2[4]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \int_layerStride_2[5]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \int_layerStride_2[6]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \int_layerStride_2[7]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \int_layerStride_2[8]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \int_layerStride_2[9]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \int_layerWidth_1[0]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \int_layerWidth_1[10]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \int_layerWidth_1[11]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \int_layerWidth_1[12]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \int_layerWidth_1[13]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \int_layerWidth_1[14]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \int_layerWidth_1[15]_i_2\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \int_layerWidth_1[1]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \int_layerWidth_1[2]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \int_layerWidth_1[3]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \int_layerWidth_1[4]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \int_layerWidth_1[5]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \int_layerWidth_1[6]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \int_layerWidth_1[7]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \int_layerWidth_1[8]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \int_layerWidth_1[9]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \int_layerWidth_2[0]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \int_layerWidth_2[10]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \int_layerWidth_2[11]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \int_layerWidth_2[12]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \int_layerWidth_2[13]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \int_layerWidth_2[14]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \int_layerWidth_2[15]_i_2\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \int_layerWidth_2[1]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \int_layerWidth_2[2]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \int_layerWidth_2[3]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \int_layerWidth_2[4]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \int_layerWidth_2[5]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \int_layerWidth_2[6]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \int_layerWidth_2[7]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \int_layerWidth_2[8]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \int_layerWidth_2[9]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \int_reserve[0]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \int_reserve[10]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \int_reserve[11]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \int_reserve[12]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \int_reserve[13]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \int_reserve[14]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \int_reserve[15]_i_2\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \int_reserve[15]_i_3\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \int_reserve[1]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \int_reserve[2]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \int_reserve[3]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \int_reserve[4]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \int_reserve[5]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \int_reserve[6]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \int_reserve[7]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \int_reserve[8]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \int_reserve[9]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of int_task_ap_done_i_3 : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of int_task_ap_done_i_4 : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of int_task_ap_done_i_5 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \int_video_format[0]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \int_video_format[10]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \int_video_format[11]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \int_video_format[12]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \int_video_format[13]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \int_video_format[14]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \int_video_format[15]_i_2\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \int_video_format[1]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \int_video_format[2]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \int_video_format[3]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \int_video_format[4]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \int_video_format[5]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \int_video_format[6]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \int_video_format[7]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \int_video_format[8]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \int_video_format[9]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \int_width[0]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \int_width[10]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \int_width[11]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \int_width[12]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \int_width[13]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \int_width[14]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \int_width[15]_i_2\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \int_width[1]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \int_width[2]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \int_width[3]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \int_width[4]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \int_width[5]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \int_width[6]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \int_width[7]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \int_width[8]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \int_width[9]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \rdata[0]_i_17\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \rdata[0]_i_6\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \rdata[10]_i_4\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \rdata[11]_i_4\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \rdata[12]_i_4\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \rdata[13]_i_4\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \rdata[14]_i_4\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \rdata[15]_i_13\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \rdata[15]_i_6\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \rdata[1]_i_10\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \rdata[1]_i_2\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \rdata[1]_i_4\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \rdata[6]_i_6\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \rdata[7]_i_12\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \rdata[7]_i_8\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \rdata[8]_i_4\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \rdata[9]_i_2\ : label is "soft_lutpair8";
begin
  \FSM_onehot_rstate_reg[1]_0\ <= \^fsm_onehot_rstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[1]_0\ <= \^fsm_onehot_wstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[2]_0\ <= \^fsm_onehot_wstate_reg[2]_0\;
  ap_start <= \^ap_start\;
  background_U_G(7 downto 0) <= \^background_u_g\(7 downto 0);
  background_V_B(7 downto 0) <= \^background_v_b\(7 downto 0);
  background_Y_R(7 downto 0) <= \^background_y_r\(7 downto 0);
  height(11 downto 0) <= \^height\(11 downto 0);
  interrupt <= \^interrupt\;
  layerEnable(2 downto 0) <= \^layerenable\(2 downto 0);
  layerHeight_1(15 downto 0) <= \^layerheight_1\(15 downto 0);
  layerHeight_2(15 downto 0) <= \^layerheight_2\(15 downto 0);
  layerScaleFactor_1(7 downto 0) <= \^layerscalefactor_1\(7 downto 0);
  layerScaleFactor_2(7 downto 0) <= \^layerscalefactor_2\(7 downto 0);
  layerWidth_1(15 downto 0) <= \^layerwidth_1\(15 downto 0);
  layerWidth_2(15 downto 0) <= \^layerwidth_2\(15 downto 0);
  s_axi_CTRL_BVALID <= \^s_axi_ctrl_bvalid\;
  s_axi_CTRL_RDATA(31 downto 0) <= \^s_axi_ctrl_rdata\(31 downto 0);
  s_axi_CTRL_RVALID <= \^s_axi_ctrl_rvalid\;
  width(11 downto 0) <= \^width\(11 downto 0);
\FSM_onehot_rstate[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F747"
    )
        port map (
      I0 => s_axi_CTRL_ARVALID,
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      I2 => \^s_axi_ctrl_rvalid\,
      I3 => s_axi_CTRL_RREADY,
      O => \FSM_onehot_rstate[1]_i_1_n_9\
    );
\FSM_onehot_rstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => s_axi_CTRL_ARVALID,
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      I2 => s_axi_CTRL_RREADY,
      I3 => \^s_axi_ctrl_rvalid\,
      O => \FSM_onehot_rstate[2]_i_1_n_9\
    );
\FSM_onehot_rstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[1]_i_1_n_9\,
      Q => \^fsm_onehot_rstate_reg[1]_0\,
      R => SR(0)
    );
\FSM_onehot_rstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[2]_i_1_n_9\,
      Q => \^s_axi_ctrl_rvalid\,
      R => SR(0)
    );
\FSM_onehot_wstate[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888BFF8B"
    )
        port map (
      I0 => s_axi_CTRL_BREADY,
      I1 => \^s_axi_ctrl_bvalid\,
      I2 => \^fsm_onehot_wstate_reg[2]_0\,
      I3 => \^fsm_onehot_wstate_reg[1]_0\,
      I4 => s_axi_CTRL_AWVALID,
      O => \FSM_onehot_wstate[1]_i_1_n_9\
    );
\FSM_onehot_wstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => s_axi_CTRL_AWVALID,
      I1 => \^fsm_onehot_wstate_reg[1]_0\,
      I2 => s_axi_CTRL_WVALID,
      I3 => \^fsm_onehot_wstate_reg[2]_0\,
      O => \FSM_onehot_wstate[2]_i_1_n_9\
    );
\FSM_onehot_wstate[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => s_axi_CTRL_WVALID,
      I1 => \^fsm_onehot_wstate_reg[2]_0\,
      I2 => s_axi_CTRL_BREADY,
      I3 => \^s_axi_ctrl_bvalid\,
      O => \FSM_onehot_wstate[3]_i_1_n_9\
    );
\FSM_onehot_wstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[1]_i_1_n_9\,
      Q => \^fsm_onehot_wstate_reg[1]_0\,
      R => SR(0)
    );
\FSM_onehot_wstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[2]_i_1_n_9\,
      Q => \^fsm_onehot_wstate_reg[2]_0\,
      R => SR(0)
    );
\FSM_onehot_wstate_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[3]_i_1_n_9\,
      Q => \^s_axi_ctrl_bvalid\,
      R => SR(0)
    );
\HwReg_layerEnableFlag_1_reg_1151[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => i7_fu_346(1),
      I1 => HwReg_layerEnableFlag_4_fu_298,
      I2 => i7_fu_346(0),
      I3 => \^layerenable\(0),
      O => HwReg_layerEnableFlag_1_fu_788_p3
    );
\HwReg_layerEnableFlag_2_reg_1121[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \int_layerEnable_reg_n_9_[3]\,
      I1 => i7_fu_346(0),
      I2 => \^layerenable\(2),
      I3 => i7_fu_346(1),
      I4 => HwReg_layerEnableFlag_3_fu_294,
      O => HwReg_layerEnableFlag_2_fu_740_p3
    );
\HwReg_layerEnableFlag_5_fu_302[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => i7_fu_346(1),
      I1 => \^layerenable\(1),
      I2 => i7_fu_346(0),
      I3 => HwReg_layerEnableFlag_reg_1156,
      O => HwReg_layerEnableFlag_fu_796_p3
    );
\HwReg_layerStartX_1_reg_1146[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => layerStartX_2(0),
      I1 => i7_fu_346(1),
      I2 => \HwReg_layerStartX_1_reg_1146_reg[15]\(0),
      O => \int_layerStartX_2_reg[15]_0\(0)
    );
\HwReg_layerStartX_1_reg_1146[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => layerStartX_2(10),
      I1 => i7_fu_346(1),
      I2 => \HwReg_layerStartX_1_reg_1146_reg[15]\(10),
      O => \int_layerStartX_2_reg[15]_0\(10)
    );
\HwReg_layerStartX_1_reg_1146[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => layerStartX_2(11),
      I1 => i7_fu_346(1),
      I2 => \HwReg_layerStartX_1_reg_1146_reg[15]\(11),
      O => \int_layerStartX_2_reg[15]_0\(11)
    );
\HwReg_layerStartX_1_reg_1146[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => layerStartX_2(12),
      I1 => i7_fu_346(1),
      I2 => \HwReg_layerStartX_1_reg_1146_reg[15]\(12),
      O => \int_layerStartX_2_reg[15]_0\(12)
    );
\HwReg_layerStartX_1_reg_1146[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => layerStartX_2(13),
      I1 => i7_fu_346(1),
      I2 => \HwReg_layerStartX_1_reg_1146_reg[15]\(13),
      O => \int_layerStartX_2_reg[15]_0\(13)
    );
\HwReg_layerStartX_1_reg_1146[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => layerStartX_2(14),
      I1 => i7_fu_346(1),
      I2 => \HwReg_layerStartX_1_reg_1146_reg[15]\(14),
      O => \int_layerStartX_2_reg[15]_0\(14)
    );
\HwReg_layerStartX_1_reg_1146[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => layerStartX_2(15),
      I1 => i7_fu_346(1),
      I2 => \HwReg_layerStartX_1_reg_1146_reg[15]\(15),
      O => \int_layerStartX_2_reg[15]_0\(15)
    );
\HwReg_layerStartX_1_reg_1146[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => layerStartX_2(1),
      I1 => i7_fu_346(1),
      I2 => \HwReg_layerStartX_1_reg_1146_reg[15]\(1),
      O => \int_layerStartX_2_reg[15]_0\(1)
    );
\HwReg_layerStartX_1_reg_1146[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => layerStartX_2(2),
      I1 => i7_fu_346(1),
      I2 => \HwReg_layerStartX_1_reg_1146_reg[15]\(2),
      O => \int_layerStartX_2_reg[15]_0\(2)
    );
\HwReg_layerStartX_1_reg_1146[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => layerStartX_2(3),
      I1 => i7_fu_346(1),
      I2 => \HwReg_layerStartX_1_reg_1146_reg[15]\(3),
      O => \int_layerStartX_2_reg[15]_0\(3)
    );
\HwReg_layerStartX_1_reg_1146[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => layerStartX_2(4),
      I1 => i7_fu_346(1),
      I2 => \HwReg_layerStartX_1_reg_1146_reg[15]\(4),
      O => \int_layerStartX_2_reg[15]_0\(4)
    );
\HwReg_layerStartX_1_reg_1146[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => layerStartX_2(5),
      I1 => i7_fu_346(1),
      I2 => \HwReg_layerStartX_1_reg_1146_reg[15]\(5),
      O => \int_layerStartX_2_reg[15]_0\(5)
    );
\HwReg_layerStartX_1_reg_1146[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => layerStartX_2(6),
      I1 => i7_fu_346(1),
      I2 => \HwReg_layerStartX_1_reg_1146_reg[15]\(6),
      O => \int_layerStartX_2_reg[15]_0\(6)
    );
\HwReg_layerStartX_1_reg_1146[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => layerStartX_2(7),
      I1 => i7_fu_346(1),
      I2 => \HwReg_layerStartX_1_reg_1146_reg[15]\(7),
      O => \int_layerStartX_2_reg[15]_0\(7)
    );
\HwReg_layerStartX_1_reg_1146[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => layerStartX_2(8),
      I1 => i7_fu_346(1),
      I2 => \HwReg_layerStartX_1_reg_1146_reg[15]\(8),
      O => \int_layerStartX_2_reg[15]_0\(8)
    );
\HwReg_layerStartX_1_reg_1146[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => layerStartX_2(9),
      I1 => i7_fu_346(1),
      I2 => \HwReg_layerStartX_1_reg_1146_reg[15]\(9),
      O => \int_layerStartX_2_reg[15]_0\(9)
    );
\HwReg_layerStartX_reg_1181[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => i7_fu_346(1),
      I1 => layerStartX_1(0),
      I2 => i7_fu_346(0),
      I3 => \HwReg_layerStartX_reg_1181_reg[15]\(0),
      O => \i7_fu_346_reg[1]_0\(0)
    );
\HwReg_layerStartX_reg_1181[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => i7_fu_346(1),
      I1 => layerStartX_1(10),
      I2 => i7_fu_346(0),
      I3 => \HwReg_layerStartX_reg_1181_reg[15]\(10),
      O => \i7_fu_346_reg[1]_0\(10)
    );
\HwReg_layerStartX_reg_1181[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => i7_fu_346(1),
      I1 => layerStartX_1(11),
      I2 => i7_fu_346(0),
      I3 => \HwReg_layerStartX_reg_1181_reg[15]\(11),
      O => \i7_fu_346_reg[1]_0\(11)
    );
\HwReg_layerStartX_reg_1181[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => i7_fu_346(1),
      I1 => layerStartX_1(12),
      I2 => i7_fu_346(0),
      I3 => \HwReg_layerStartX_reg_1181_reg[15]\(12),
      O => \i7_fu_346_reg[1]_0\(12)
    );
\HwReg_layerStartX_reg_1181[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => i7_fu_346(1),
      I1 => layerStartX_1(13),
      I2 => i7_fu_346(0),
      I3 => \HwReg_layerStartX_reg_1181_reg[15]\(13),
      O => \i7_fu_346_reg[1]_0\(13)
    );
\HwReg_layerStartX_reg_1181[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => i7_fu_346(1),
      I1 => layerStartX_1(14),
      I2 => i7_fu_346(0),
      I3 => \HwReg_layerStartX_reg_1181_reg[15]\(14),
      O => \i7_fu_346_reg[1]_0\(14)
    );
\HwReg_layerStartX_reg_1181[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => i7_fu_346(1),
      I1 => layerStartX_1(15),
      I2 => i7_fu_346(0),
      I3 => \HwReg_layerStartX_reg_1181_reg[15]\(15),
      O => \i7_fu_346_reg[1]_0\(15)
    );
\HwReg_layerStartX_reg_1181[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => i7_fu_346(1),
      I1 => layerStartX_1(1),
      I2 => i7_fu_346(0),
      I3 => \HwReg_layerStartX_reg_1181_reg[15]\(1),
      O => \i7_fu_346_reg[1]_0\(1)
    );
\HwReg_layerStartX_reg_1181[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => i7_fu_346(1),
      I1 => layerStartX_1(2),
      I2 => i7_fu_346(0),
      I3 => \HwReg_layerStartX_reg_1181_reg[15]\(2),
      O => \i7_fu_346_reg[1]_0\(2)
    );
\HwReg_layerStartX_reg_1181[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => i7_fu_346(1),
      I1 => layerStartX_1(3),
      I2 => i7_fu_346(0),
      I3 => \HwReg_layerStartX_reg_1181_reg[15]\(3),
      O => \i7_fu_346_reg[1]_0\(3)
    );
\HwReg_layerStartX_reg_1181[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => i7_fu_346(1),
      I1 => layerStartX_1(4),
      I2 => i7_fu_346(0),
      I3 => \HwReg_layerStartX_reg_1181_reg[15]\(4),
      O => \i7_fu_346_reg[1]_0\(4)
    );
\HwReg_layerStartX_reg_1181[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => i7_fu_346(1),
      I1 => layerStartX_1(5),
      I2 => i7_fu_346(0),
      I3 => \HwReg_layerStartX_reg_1181_reg[15]\(5),
      O => \i7_fu_346_reg[1]_0\(5)
    );
\HwReg_layerStartX_reg_1181[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => i7_fu_346(1),
      I1 => layerStartX_1(6),
      I2 => i7_fu_346(0),
      I3 => \HwReg_layerStartX_reg_1181_reg[15]\(6),
      O => \i7_fu_346_reg[1]_0\(6)
    );
\HwReg_layerStartX_reg_1181[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => i7_fu_346(1),
      I1 => layerStartX_1(7),
      I2 => i7_fu_346(0),
      I3 => \HwReg_layerStartX_reg_1181_reg[15]\(7),
      O => \i7_fu_346_reg[1]_0\(7)
    );
\HwReg_layerStartX_reg_1181[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => i7_fu_346(1),
      I1 => layerStartX_1(8),
      I2 => i7_fu_346(0),
      I3 => \HwReg_layerStartX_reg_1181_reg[15]\(8),
      O => \i7_fu_346_reg[1]_0\(8)
    );
\HwReg_layerStartX_reg_1181[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => i7_fu_346(1),
      I1 => layerStartX_1(9),
      I2 => i7_fu_346(0),
      I3 => \HwReg_layerStartX_reg_1181_reg[15]\(9),
      O => \i7_fu_346_reg[1]_0\(9)
    );
\HwReg_layerStartY_1_reg_1141[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => layerStartY_2(0),
      I1 => i7_fu_346(1),
      I2 => \HwReg_layerStartY_1_reg_1141_reg[15]\(0),
      O => \int_layerStartY_2_reg[15]_0\(0)
    );
\HwReg_layerStartY_1_reg_1141[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => layerStartY_2(10),
      I1 => i7_fu_346(1),
      I2 => \HwReg_layerStartY_1_reg_1141_reg[15]\(10),
      O => \int_layerStartY_2_reg[15]_0\(10)
    );
\HwReg_layerStartY_1_reg_1141[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => layerStartY_2(11),
      I1 => i7_fu_346(1),
      I2 => \HwReg_layerStartY_1_reg_1141_reg[15]\(11),
      O => \int_layerStartY_2_reg[15]_0\(11)
    );
\HwReg_layerStartY_1_reg_1141[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => layerStartY_2(12),
      I1 => i7_fu_346(1),
      I2 => \HwReg_layerStartY_1_reg_1141_reg[15]\(12),
      O => \int_layerStartY_2_reg[15]_0\(12)
    );
\HwReg_layerStartY_1_reg_1141[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => layerStartY_2(13),
      I1 => i7_fu_346(1),
      I2 => \HwReg_layerStartY_1_reg_1141_reg[15]\(13),
      O => \int_layerStartY_2_reg[15]_0\(13)
    );
\HwReg_layerStartY_1_reg_1141[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => layerStartY_2(14),
      I1 => i7_fu_346(1),
      I2 => \HwReg_layerStartY_1_reg_1141_reg[15]\(14),
      O => \int_layerStartY_2_reg[15]_0\(14)
    );
\HwReg_layerStartY_1_reg_1141[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => layerStartY_2(15),
      I1 => i7_fu_346(1),
      I2 => \HwReg_layerStartY_1_reg_1141_reg[15]\(15),
      O => \int_layerStartY_2_reg[15]_0\(15)
    );
\HwReg_layerStartY_1_reg_1141[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => layerStartY_2(1),
      I1 => i7_fu_346(1),
      I2 => \HwReg_layerStartY_1_reg_1141_reg[15]\(1),
      O => \int_layerStartY_2_reg[15]_0\(1)
    );
\HwReg_layerStartY_1_reg_1141[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => layerStartY_2(2),
      I1 => i7_fu_346(1),
      I2 => \HwReg_layerStartY_1_reg_1141_reg[15]\(2),
      O => \int_layerStartY_2_reg[15]_0\(2)
    );
\HwReg_layerStartY_1_reg_1141[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => layerStartY_2(3),
      I1 => i7_fu_346(1),
      I2 => \HwReg_layerStartY_1_reg_1141_reg[15]\(3),
      O => \int_layerStartY_2_reg[15]_0\(3)
    );
\HwReg_layerStartY_1_reg_1141[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => layerStartY_2(4),
      I1 => i7_fu_346(1),
      I2 => \HwReg_layerStartY_1_reg_1141_reg[15]\(4),
      O => \int_layerStartY_2_reg[15]_0\(4)
    );
\HwReg_layerStartY_1_reg_1141[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => layerStartY_2(5),
      I1 => i7_fu_346(1),
      I2 => \HwReg_layerStartY_1_reg_1141_reg[15]\(5),
      O => \int_layerStartY_2_reg[15]_0\(5)
    );
\HwReg_layerStartY_1_reg_1141[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => layerStartY_2(6),
      I1 => i7_fu_346(1),
      I2 => \HwReg_layerStartY_1_reg_1141_reg[15]\(6),
      O => \int_layerStartY_2_reg[15]_0\(6)
    );
\HwReg_layerStartY_1_reg_1141[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => layerStartY_2(7),
      I1 => i7_fu_346(1),
      I2 => \HwReg_layerStartY_1_reg_1141_reg[15]\(7),
      O => \int_layerStartY_2_reg[15]_0\(7)
    );
\HwReg_layerStartY_1_reg_1141[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => layerStartY_2(8),
      I1 => i7_fu_346(1),
      I2 => \HwReg_layerStartY_1_reg_1141_reg[15]\(8),
      O => \int_layerStartY_2_reg[15]_0\(8)
    );
\HwReg_layerStartY_1_reg_1141[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => layerStartY_2(9),
      I1 => i7_fu_346(1),
      I2 => \HwReg_layerStartY_1_reg_1141_reg[15]\(9),
      O => \int_layerStartY_2_reg[15]_0\(9)
    );
\HwReg_layerStartY_reg_1176[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => i7_fu_346(1),
      I1 => layerStartY_1(0),
      I2 => i7_fu_346(0),
      I3 => \HwReg_layerStartY_reg_1176_reg[15]\(0),
      O => \i7_fu_346_reg[1]_1\(0)
    );
\HwReg_layerStartY_reg_1176[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => i7_fu_346(1),
      I1 => layerStartY_1(10),
      I2 => i7_fu_346(0),
      I3 => \HwReg_layerStartY_reg_1176_reg[15]\(10),
      O => \i7_fu_346_reg[1]_1\(10)
    );
\HwReg_layerStartY_reg_1176[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => i7_fu_346(1),
      I1 => layerStartY_1(11),
      I2 => i7_fu_346(0),
      I3 => \HwReg_layerStartY_reg_1176_reg[15]\(11),
      O => \i7_fu_346_reg[1]_1\(11)
    );
\HwReg_layerStartY_reg_1176[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => i7_fu_346(1),
      I1 => layerStartY_1(12),
      I2 => i7_fu_346(0),
      I3 => \HwReg_layerStartY_reg_1176_reg[15]\(12),
      O => \i7_fu_346_reg[1]_1\(12)
    );
\HwReg_layerStartY_reg_1176[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => i7_fu_346(1),
      I1 => layerStartY_1(13),
      I2 => i7_fu_346(0),
      I3 => \HwReg_layerStartY_reg_1176_reg[15]\(13),
      O => \i7_fu_346_reg[1]_1\(13)
    );
\HwReg_layerStartY_reg_1176[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => i7_fu_346(1),
      I1 => layerStartY_1(14),
      I2 => i7_fu_346(0),
      I3 => \HwReg_layerStartY_reg_1176_reg[15]\(14),
      O => \i7_fu_346_reg[1]_1\(14)
    );
\HwReg_layerStartY_reg_1176[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => i7_fu_346(1),
      I1 => layerStartY_1(15),
      I2 => i7_fu_346(0),
      I3 => \HwReg_layerStartY_reg_1176_reg[15]\(15),
      O => \i7_fu_346_reg[1]_1\(15)
    );
\HwReg_layerStartY_reg_1176[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => i7_fu_346(1),
      I1 => layerStartY_1(1),
      I2 => i7_fu_346(0),
      I3 => \HwReg_layerStartY_reg_1176_reg[15]\(1),
      O => \i7_fu_346_reg[1]_1\(1)
    );
\HwReg_layerStartY_reg_1176[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => i7_fu_346(1),
      I1 => layerStartY_1(2),
      I2 => i7_fu_346(0),
      I3 => \HwReg_layerStartY_reg_1176_reg[15]\(2),
      O => \i7_fu_346_reg[1]_1\(2)
    );
\HwReg_layerStartY_reg_1176[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => i7_fu_346(1),
      I1 => layerStartY_1(3),
      I2 => i7_fu_346(0),
      I3 => \HwReg_layerStartY_reg_1176_reg[15]\(3),
      O => \i7_fu_346_reg[1]_1\(3)
    );
\HwReg_layerStartY_reg_1176[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => i7_fu_346(1),
      I1 => layerStartY_1(4),
      I2 => i7_fu_346(0),
      I3 => \HwReg_layerStartY_reg_1176_reg[15]\(4),
      O => \i7_fu_346_reg[1]_1\(4)
    );
\HwReg_layerStartY_reg_1176[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => i7_fu_346(1),
      I1 => layerStartY_1(5),
      I2 => i7_fu_346(0),
      I3 => \HwReg_layerStartY_reg_1176_reg[15]\(5),
      O => \i7_fu_346_reg[1]_1\(5)
    );
\HwReg_layerStartY_reg_1176[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => i7_fu_346(1),
      I1 => layerStartY_1(6),
      I2 => i7_fu_346(0),
      I3 => \HwReg_layerStartY_reg_1176_reg[15]\(6),
      O => \i7_fu_346_reg[1]_1\(6)
    );
\HwReg_layerStartY_reg_1176[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => i7_fu_346(1),
      I1 => layerStartY_1(7),
      I2 => i7_fu_346(0),
      I3 => \HwReg_layerStartY_reg_1176_reg[15]\(7),
      O => \i7_fu_346_reg[1]_1\(7)
    );
\HwReg_layerStartY_reg_1176[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => i7_fu_346(1),
      I1 => layerStartY_1(8),
      I2 => i7_fu_346(0),
      I3 => \HwReg_layerStartY_reg_1176_reg[15]\(8),
      O => \i7_fu_346_reg[1]_1\(8)
    );
\HwReg_layerStartY_reg_1176[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => i7_fu_346(1),
      I1 => layerStartY_1(9),
      I2 => i7_fu_346(0),
      I3 => \HwReg_layerStartY_reg_1176_reg[15]\(9),
      O => \i7_fu_346_reg[1]_1\(9)
    );
\ap_CS_fsm[1]_i_1__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F8888"
    )
        port map (
      I0 => Q(0),
      I1 => \^ap_start\,
      I2 => i7_fu_346(1),
      I3 => i7_fu_346(0),
      I4 => Q(1),
      O => D(0)
    );
auto_restart_status_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFAA"
    )
        port map (
      I0 => p_22_in(7),
      I1 => \^ap_start\,
      I2 => Q(0),
      I3 => auto_restart_status_reg_n_9,
      O => auto_restart_status_i_1_n_9
    );
auto_restart_status_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => auto_restart_status_i_1_n_9,
      Q => auto_restart_status_reg_n_9,
      R => SR(0)
    );
\i7_fu_346[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0666"
    )
        port map (
      I0 => i7_fu_346(0),
      I1 => Q(1),
      I2 => \^ap_start\,
      I3 => Q(0),
      O => \i7_fu_346_reg[0]\
    );
\i7_fu_346[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"006A6A6A"
    )
        port map (
      I0 => i7_fu_346(1),
      I1 => Q(1),
      I2 => i7_fu_346(0),
      I3 => \^ap_start\,
      I4 => Q(0),
      O => \i7_fu_346_reg[1]\
    );
int_ap_idle_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => \^ap_start\,
      O => ap_idle
    );
int_ap_idle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_idle,
      Q => p_22_in(2),
      R => SR(0)
    );
int_ap_ready_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => p_22_in(7),
      I1 => int_ap_start_reg_0,
      I2 => int_task_ap_done0,
      I3 => \int_ap_ready__0\,
      O => int_ap_ready_i_1_n_9
    );
int_ap_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_ready_i_1_n_9,
      Q => \int_ap_ready__0\,
      R => SR(0)
    );
int_ap_start_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => p_22_in(7),
      I1 => int_ap_start_reg_0,
      I2 => int_ap_start5_out,
      I3 => \^ap_start\,
      O => int_ap_start_i_1_n_9
    );
int_ap_start_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \int_width[15]_i_3_n_9\,
      I3 => \waddr_reg_n_9_[5]\,
      I4 => \waddr_reg_n_9_[4]\,
      O => int_ap_start5_out
    );
int_ap_start_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_start_i_1_n_9,
      Q => \^ap_start\,
      R => SR(0)
    );
int_auto_restart_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF00020000"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => \waddr_reg_n_9_[4]\,
      I2 => \waddr_reg_n_9_[5]\,
      I3 => \int_width[15]_i_3_n_9\,
      I4 => s_axi_CTRL_WSTRB(0),
      I5 => p_22_in(7),
      O => int_auto_restart_i_1_n_9
    );
int_auto_restart_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_auto_restart_i_1_n_9,
      Q => p_22_in(7),
      R => SR(0)
    );
\int_background_U_G[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^background_u_g\(0),
      O => int_background_U_G0(0)
    );
\int_background_U_G[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_background_U_G_reg_n_9_[10]\,
      O => int_background_U_G0(10)
    );
\int_background_U_G[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_background_U_G_reg_n_9_[11]\,
      O => int_background_U_G0(11)
    );
\int_background_U_G[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_background_U_G_reg_n_9_[12]\,
      O => int_background_U_G0(12)
    );
\int_background_U_G[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_background_U_G_reg_n_9_[13]\,
      O => int_background_U_G0(13)
    );
\int_background_U_G[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_background_U_G_reg_n_9_[14]\,
      O => int_background_U_G0(14)
    );
\int_background_U_G[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \waddr_reg_n_9_[4]\,
      I1 => \waddr_reg_n_9_[5]\,
      I2 => \int_width[15]_i_3_n_9\,
      O => \int_background_U_G[15]_i_1_n_9\
    );
\int_background_U_G[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_background_U_G_reg_n_9_[15]\,
      O => int_background_U_G0(15)
    );
\int_background_U_G[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^background_u_g\(1),
      O => int_background_U_G0(1)
    );
\int_background_U_G[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^background_u_g\(2),
      O => int_background_U_G0(2)
    );
\int_background_U_G[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^background_u_g\(3),
      O => int_background_U_G0(3)
    );
\int_background_U_G[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^background_u_g\(4),
      O => int_background_U_G0(4)
    );
\int_background_U_G[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^background_u_g\(5),
      O => int_background_U_G0(5)
    );
\int_background_U_G[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^background_u_g\(6),
      O => int_background_U_G0(6)
    );
\int_background_U_G[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^background_u_g\(7),
      O => int_background_U_G0(7)
    );
\int_background_U_G[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_background_U_G_reg_n_9_[8]\,
      O => int_background_U_G0(8)
    );
\int_background_U_G[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_background_U_G_reg_n_9_[9]\,
      O => int_background_U_G0(9)
    );
\int_background_U_G_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_background_U_G[15]_i_1_n_9\,
      D => int_background_U_G0(0),
      Q => \^background_u_g\(0),
      R => SR(0)
    );
\int_background_U_G_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_background_U_G[15]_i_1_n_9\,
      D => int_background_U_G0(10),
      Q => \int_background_U_G_reg_n_9_[10]\,
      R => SR(0)
    );
\int_background_U_G_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_background_U_G[15]_i_1_n_9\,
      D => int_background_U_G0(11),
      Q => \int_background_U_G_reg_n_9_[11]\,
      R => SR(0)
    );
\int_background_U_G_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_background_U_G[15]_i_1_n_9\,
      D => int_background_U_G0(12),
      Q => \int_background_U_G_reg_n_9_[12]\,
      R => SR(0)
    );
\int_background_U_G_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_background_U_G[15]_i_1_n_9\,
      D => int_background_U_G0(13),
      Q => \int_background_U_G_reg_n_9_[13]\,
      R => SR(0)
    );
\int_background_U_G_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_background_U_G[15]_i_1_n_9\,
      D => int_background_U_G0(14),
      Q => \int_background_U_G_reg_n_9_[14]\,
      R => SR(0)
    );
\int_background_U_G_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_background_U_G[15]_i_1_n_9\,
      D => int_background_U_G0(15),
      Q => \int_background_U_G_reg_n_9_[15]\,
      R => SR(0)
    );
\int_background_U_G_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_background_U_G[15]_i_1_n_9\,
      D => int_background_U_G0(1),
      Q => \^background_u_g\(1),
      R => SR(0)
    );
\int_background_U_G_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_background_U_G[15]_i_1_n_9\,
      D => int_background_U_G0(2),
      Q => \^background_u_g\(2),
      R => SR(0)
    );
\int_background_U_G_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_background_U_G[15]_i_1_n_9\,
      D => int_background_U_G0(3),
      Q => \^background_u_g\(3),
      R => SR(0)
    );
\int_background_U_G_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_background_U_G[15]_i_1_n_9\,
      D => int_background_U_G0(4),
      Q => \^background_u_g\(4),
      R => SR(0)
    );
\int_background_U_G_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_background_U_G[15]_i_1_n_9\,
      D => int_background_U_G0(5),
      Q => \^background_u_g\(5),
      R => SR(0)
    );
\int_background_U_G_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_background_U_G[15]_i_1_n_9\,
      D => int_background_U_G0(6),
      Q => \^background_u_g\(6),
      R => SR(0)
    );
\int_background_U_G_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_background_U_G[15]_i_1_n_9\,
      D => int_background_U_G0(7),
      Q => \^background_u_g\(7),
      R => SR(0)
    );
\int_background_U_G_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_background_U_G[15]_i_1_n_9\,
      D => int_background_U_G0(8),
      Q => \int_background_U_G_reg_n_9_[8]\,
      R => SR(0)
    );
\int_background_U_G_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_background_U_G[15]_i_1_n_9\,
      D => int_background_U_G0(9),
      Q => \int_background_U_G_reg_n_9_[9]\,
      R => SR(0)
    );
\int_background_V_B[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^background_v_b\(0),
      O => int_background_V_B0(0)
    );
\int_background_V_B[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_background_V_B_reg_n_9_[10]\,
      O => int_background_V_B0(10)
    );
\int_background_V_B[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_background_V_B_reg_n_9_[11]\,
      O => int_background_V_B0(11)
    );
\int_background_V_B[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_background_V_B_reg_n_9_[12]\,
      O => int_background_V_B0(12)
    );
\int_background_V_B[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_background_V_B_reg_n_9_[13]\,
      O => int_background_V_B0(13)
    );
\int_background_V_B[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_background_V_B_reg_n_9_[14]\,
      O => int_background_V_B0(14)
    );
\int_background_V_B[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \waddr_reg_n_9_[4]\,
      I1 => \int_ier[1]_i_2_n_9\,
      I2 => \waddr_reg_n_9_[5]\,
      O => \int_background_V_B[15]_i_1_n_9\
    );
\int_background_V_B[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_background_V_B_reg_n_9_[15]\,
      O => int_background_V_B0(15)
    );
\int_background_V_B[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^background_v_b\(1),
      O => int_background_V_B0(1)
    );
\int_background_V_B[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^background_v_b\(2),
      O => int_background_V_B0(2)
    );
\int_background_V_B[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^background_v_b\(3),
      O => int_background_V_B0(3)
    );
\int_background_V_B[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^background_v_b\(4),
      O => int_background_V_B0(4)
    );
\int_background_V_B[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^background_v_b\(5),
      O => int_background_V_B0(5)
    );
\int_background_V_B[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^background_v_b\(6),
      O => int_background_V_B0(6)
    );
\int_background_V_B[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^background_v_b\(7),
      O => int_background_V_B0(7)
    );
\int_background_V_B[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_background_V_B_reg_n_9_[8]\,
      O => int_background_V_B0(8)
    );
\int_background_V_B[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_background_V_B_reg_n_9_[9]\,
      O => int_background_V_B0(9)
    );
\int_background_V_B_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_background_V_B[15]_i_1_n_9\,
      D => int_background_V_B0(0),
      Q => \^background_v_b\(0),
      R => SR(0)
    );
\int_background_V_B_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_background_V_B[15]_i_1_n_9\,
      D => int_background_V_B0(10),
      Q => \int_background_V_B_reg_n_9_[10]\,
      R => SR(0)
    );
\int_background_V_B_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_background_V_B[15]_i_1_n_9\,
      D => int_background_V_B0(11),
      Q => \int_background_V_B_reg_n_9_[11]\,
      R => SR(0)
    );
\int_background_V_B_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_background_V_B[15]_i_1_n_9\,
      D => int_background_V_B0(12),
      Q => \int_background_V_B_reg_n_9_[12]\,
      R => SR(0)
    );
\int_background_V_B_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_background_V_B[15]_i_1_n_9\,
      D => int_background_V_B0(13),
      Q => \int_background_V_B_reg_n_9_[13]\,
      R => SR(0)
    );
\int_background_V_B_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_background_V_B[15]_i_1_n_9\,
      D => int_background_V_B0(14),
      Q => \int_background_V_B_reg_n_9_[14]\,
      R => SR(0)
    );
\int_background_V_B_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_background_V_B[15]_i_1_n_9\,
      D => int_background_V_B0(15),
      Q => \int_background_V_B_reg_n_9_[15]\,
      R => SR(0)
    );
\int_background_V_B_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_background_V_B[15]_i_1_n_9\,
      D => int_background_V_B0(1),
      Q => \^background_v_b\(1),
      R => SR(0)
    );
\int_background_V_B_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_background_V_B[15]_i_1_n_9\,
      D => int_background_V_B0(2),
      Q => \^background_v_b\(2),
      R => SR(0)
    );
\int_background_V_B_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_background_V_B[15]_i_1_n_9\,
      D => int_background_V_B0(3),
      Q => \^background_v_b\(3),
      R => SR(0)
    );
\int_background_V_B_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_background_V_B[15]_i_1_n_9\,
      D => int_background_V_B0(4),
      Q => \^background_v_b\(4),
      R => SR(0)
    );
\int_background_V_B_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_background_V_B[15]_i_1_n_9\,
      D => int_background_V_B0(5),
      Q => \^background_v_b\(5),
      R => SR(0)
    );
\int_background_V_B_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_background_V_B[15]_i_1_n_9\,
      D => int_background_V_B0(6),
      Q => \^background_v_b\(6),
      R => SR(0)
    );
\int_background_V_B_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_background_V_B[15]_i_1_n_9\,
      D => int_background_V_B0(7),
      Q => \^background_v_b\(7),
      R => SR(0)
    );
\int_background_V_B_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_background_V_B[15]_i_1_n_9\,
      D => int_background_V_B0(8),
      Q => \int_background_V_B_reg_n_9_[8]\,
      R => SR(0)
    );
\int_background_V_B_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_background_V_B[15]_i_1_n_9\,
      D => int_background_V_B0(9),
      Q => \int_background_V_B_reg_n_9_[9]\,
      R => SR(0)
    );
\int_background_Y_R[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^background_y_r\(0),
      O => int_background_Y_R0(0)
    );
\int_background_Y_R[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_background_Y_R_reg_n_9_[10]\,
      O => int_background_Y_R0(10)
    );
\int_background_Y_R[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_background_Y_R_reg_n_9_[11]\,
      O => int_background_Y_R0(11)
    );
\int_background_Y_R[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_background_Y_R_reg_n_9_[12]\,
      O => int_background_Y_R0(12)
    );
\int_background_Y_R[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_background_Y_R_reg_n_9_[13]\,
      O => int_background_Y_R0(13)
    );
\int_background_Y_R[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_background_Y_R_reg_n_9_[14]\,
      O => int_background_Y_R0(14)
    );
\int_background_Y_R[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \int_ier[1]_i_2_n_9\,
      I1 => \waddr_reg_n_9_[5]\,
      I2 => \waddr_reg_n_9_[4]\,
      O => \int_background_Y_R[15]_i_1_n_9\
    );
\int_background_Y_R[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_background_Y_R_reg_n_9_[15]\,
      O => int_background_Y_R0(15)
    );
\int_background_Y_R[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^background_y_r\(1),
      O => int_background_Y_R0(1)
    );
\int_background_Y_R[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^background_y_r\(2),
      O => int_background_Y_R0(2)
    );
\int_background_Y_R[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^background_y_r\(3),
      O => int_background_Y_R0(3)
    );
\int_background_Y_R[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^background_y_r\(4),
      O => int_background_Y_R0(4)
    );
\int_background_Y_R[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^background_y_r\(5),
      O => int_background_Y_R0(5)
    );
\int_background_Y_R[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^background_y_r\(6),
      O => int_background_Y_R0(6)
    );
\int_background_Y_R[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^background_y_r\(7),
      O => int_background_Y_R0(7)
    );
\int_background_Y_R[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_background_Y_R_reg_n_9_[8]\,
      O => int_background_Y_R0(8)
    );
\int_background_Y_R[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_background_Y_R_reg_n_9_[9]\,
      O => int_background_Y_R0(9)
    );
\int_background_Y_R_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_background_Y_R[15]_i_1_n_9\,
      D => int_background_Y_R0(0),
      Q => \^background_y_r\(0),
      R => SR(0)
    );
\int_background_Y_R_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_background_Y_R[15]_i_1_n_9\,
      D => int_background_Y_R0(10),
      Q => \int_background_Y_R_reg_n_9_[10]\,
      R => SR(0)
    );
\int_background_Y_R_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_background_Y_R[15]_i_1_n_9\,
      D => int_background_Y_R0(11),
      Q => \int_background_Y_R_reg_n_9_[11]\,
      R => SR(0)
    );
\int_background_Y_R_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_background_Y_R[15]_i_1_n_9\,
      D => int_background_Y_R0(12),
      Q => \int_background_Y_R_reg_n_9_[12]\,
      R => SR(0)
    );
\int_background_Y_R_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_background_Y_R[15]_i_1_n_9\,
      D => int_background_Y_R0(13),
      Q => \int_background_Y_R_reg_n_9_[13]\,
      R => SR(0)
    );
\int_background_Y_R_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_background_Y_R[15]_i_1_n_9\,
      D => int_background_Y_R0(14),
      Q => \int_background_Y_R_reg_n_9_[14]\,
      R => SR(0)
    );
\int_background_Y_R_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_background_Y_R[15]_i_1_n_9\,
      D => int_background_Y_R0(15),
      Q => \int_background_Y_R_reg_n_9_[15]\,
      R => SR(0)
    );
\int_background_Y_R_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_background_Y_R[15]_i_1_n_9\,
      D => int_background_Y_R0(1),
      Q => \^background_y_r\(1),
      R => SR(0)
    );
\int_background_Y_R_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_background_Y_R[15]_i_1_n_9\,
      D => int_background_Y_R0(2),
      Q => \^background_y_r\(2),
      R => SR(0)
    );
\int_background_Y_R_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_background_Y_R[15]_i_1_n_9\,
      D => int_background_Y_R0(3),
      Q => \^background_y_r\(3),
      R => SR(0)
    );
\int_background_Y_R_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_background_Y_R[15]_i_1_n_9\,
      D => int_background_Y_R0(4),
      Q => \^background_y_r\(4),
      R => SR(0)
    );
\int_background_Y_R_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_background_Y_R[15]_i_1_n_9\,
      D => int_background_Y_R0(5),
      Q => \^background_y_r\(5),
      R => SR(0)
    );
\int_background_Y_R_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_background_Y_R[15]_i_1_n_9\,
      D => int_background_Y_R0(6),
      Q => \^background_y_r\(6),
      R => SR(0)
    );
\int_background_Y_R_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_background_Y_R[15]_i_1_n_9\,
      D => int_background_Y_R0(7),
      Q => \^background_y_r\(7),
      R => SR(0)
    );
\int_background_Y_R_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_background_Y_R[15]_i_1_n_9\,
      D => int_background_Y_R0(8),
      Q => \int_background_Y_R_reg_n_9_[8]\,
      R => SR(0)
    );
\int_background_Y_R_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_background_Y_R[15]_i_1_n_9\,
      D => int_background_Y_R0(9),
      Q => \int_background_Y_R_reg_n_9_[9]\,
      R => SR(0)
    );
int_gie_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0800"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => int_gie_i_2_n_9,
      I3 => int_gie_i_3_n_9,
      I4 => int_gie_reg_n_9,
      O => int_gie_i_1_n_9
    );
int_gie_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \waddr_reg_n_9_[3]\,
      I1 => \waddr_reg_n_9_[5]\,
      I2 => \waddr_reg_n_9_[4]\,
      O => int_gie_i_2_n_9
    );
int_gie_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \waddr_reg_n_9_[8]\,
      I1 => \waddr_reg_n_9_[9]\,
      I2 => \int_ier[1]_i_3_n_9\,
      I3 => \waddr_reg_n_9_[2]\,
      I4 => \waddr_reg_n_9_[6]\,
      O => int_gie_i_3_n_9
    );
int_gie_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_gie_i_1_n_9,
      Q => int_gie_reg_n_9,
      R => SR(0)
    );
\int_height[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^height\(0),
      O => int_height0(0)
    );
\int_height[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^height\(10),
      O => int_height0(10)
    );
\int_height[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^height\(11),
      O => int_height0(11)
    );
\int_height[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_height_reg_n_9_[12]\,
      O => int_height0(12)
    );
\int_height[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_height_reg_n_9_[13]\,
      O => int_height0(13)
    );
\int_height[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_height_reg_n_9_[14]\,
      O => int_height0(14)
    );
\int_height[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \waddr_reg_n_9_[4]\,
      I1 => \int_ier[1]_i_2_n_9\,
      I2 => \waddr_reg_n_9_[5]\,
      O => \int_height[15]_i_1_n_9\
    );
\int_height[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_height_reg_n_9_[15]\,
      O => int_height0(15)
    );
\int_height[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^height\(1),
      O => int_height0(1)
    );
\int_height[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^height\(2),
      O => int_height0(2)
    );
\int_height[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^height\(3),
      O => int_height0(3)
    );
\int_height[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^height\(4),
      O => int_height0(4)
    );
\int_height[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^height\(5),
      O => int_height0(5)
    );
\int_height[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^height\(6),
      O => int_height0(6)
    );
\int_height[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^height\(7),
      O => int_height0(7)
    );
\int_height[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^height\(8),
      O => int_height0(8)
    );
\int_height[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^height\(9),
      O => int_height0(9)
    );
\int_height_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_9\,
      D => int_height0(0),
      Q => \^height\(0),
      R => SR(0)
    );
\int_height_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_9\,
      D => int_height0(10),
      Q => \^height\(10),
      R => SR(0)
    );
\int_height_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_9\,
      D => int_height0(11),
      Q => \^height\(11),
      R => SR(0)
    );
\int_height_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_9\,
      D => int_height0(12),
      Q => \int_height_reg_n_9_[12]\,
      R => SR(0)
    );
\int_height_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_9\,
      D => int_height0(13),
      Q => \int_height_reg_n_9_[13]\,
      R => SR(0)
    );
\int_height_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_9\,
      D => int_height0(14),
      Q => \int_height_reg_n_9_[14]\,
      R => SR(0)
    );
\int_height_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_9\,
      D => int_height0(15),
      Q => \int_height_reg_n_9_[15]\,
      R => SR(0)
    );
\int_height_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_9\,
      D => int_height0(1),
      Q => \^height\(1),
      R => SR(0)
    );
\int_height_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_9\,
      D => int_height0(2),
      Q => \^height\(2),
      R => SR(0)
    );
\int_height_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_9\,
      D => int_height0(3),
      Q => \^height\(3),
      R => SR(0)
    );
\int_height_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_9\,
      D => int_height0(4),
      Q => \^height\(4),
      R => SR(0)
    );
\int_height_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_9\,
      D => int_height0(5),
      Q => \^height\(5),
      R => SR(0)
    );
\int_height_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_9\,
      D => int_height0(6),
      Q => \^height\(6),
      R => SR(0)
    );
\int_height_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_9\,
      D => int_height0(7),
      Q => \^height\(7),
      R => SR(0)
    );
\int_height_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_9\,
      D => int_height0(8),
      Q => \^height\(8),
      R => SR(0)
    );
\int_height_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_9\,
      D => int_height0(9),
      Q => \^height\(9),
      R => SR(0)
    );
\int_ier[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \waddr_reg_n_9_[4]\,
      I3 => \waddr_reg_n_9_[5]\,
      I4 => \int_ier[1]_i_2_n_9\,
      I5 => \int_ier_reg_n_9_[0]\,
      O => \int_ier[0]_i_1_n_9\
    );
\int_ier[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \waddr_reg_n_9_[4]\,
      I3 => \waddr_reg_n_9_[5]\,
      I4 => \int_ier[1]_i_2_n_9\,
      I5 => p_0_in,
      O => \int_ier[1]_i_1_n_9\
    );
\int_ier[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFDFFFF"
    )
        port map (
      I0 => \waddr_reg_n_9_[3]\,
      I1 => \waddr_reg_n_9_[6]\,
      I2 => \waddr_reg_n_9_[8]\,
      I3 => \waddr_reg_n_9_[9]\,
      I4 => \int_ier[1]_i_3_n_9\,
      I5 => \waddr_reg_n_9_[2]\,
      O => \int_ier[1]_i_2_n_9\
    );
\int_ier[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \^fsm_onehot_wstate_reg[2]_0\,
      I1 => s_axi_CTRL_WVALID,
      I2 => \waddr_reg_n_9_[7]\,
      I3 => \waddr_reg_n_9_[10]\,
      I4 => \waddr_reg_n_9_[11]\,
      O => \int_ier[1]_i_3_n_9\
    );
\int_ier_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[0]_i_1_n_9\,
      Q => \int_ier_reg_n_9_[0]\,
      R => SR(0)
    );
\int_ier_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[1]_i_1_n_9\,
      Q => p_0_in,
      R => SR(0)
    );
int_interrupt_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => int_gie_reg_n_9,
      I1 => \int_isr_reg_n_9_[1]\,
      I2 => \int_isr_reg_n_9_[0]\,
      O => int_interrupt0
    );
int_interrupt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_interrupt0,
      Q => \^interrupt\,
      R => SR(0)
    );
\int_isr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F888"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => int_isr7_out,
      I2 => \int_ier_reg_n_9_[0]\,
      I3 => int_ap_start_reg_0,
      I4 => \int_isr_reg_n_9_[0]\,
      O => \int_isr[0]_i_1_n_9\
    );
\int_isr[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => s_axi_CTRL_WSTRB(0),
      I1 => \waddr_reg_n_9_[5]\,
      I2 => \waddr_reg_n_9_[4]\,
      I3 => \waddr_reg_n_9_[3]\,
      I4 => int_gie_i_3_n_9,
      O => int_isr7_out
    );
\int_isr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F888"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => int_isr7_out,
      I2 => p_0_in,
      I3 => int_ap_start_reg_0,
      I4 => \int_isr_reg_n_9_[1]\,
      O => \int_isr[1]_i_1_n_9\
    );
\int_isr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[0]_i_1_n_9\,
      Q => \int_isr_reg_n_9_[0]\,
      R => SR(0)
    );
\int_isr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[1]_i_1_n_9\,
      Q => \int_isr_reg_n_9_[1]\,
      R => SR(0)
    );
\int_layerAlpha_1[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \int_layerAlpha_1_reg_n_9_[0]\,
      O => int_layerAlpha_10(0)
    );
\int_layerAlpha_1[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_layerAlpha_1_reg_n_9_[10]\,
      O => int_layerAlpha_10(10)
    );
\int_layerAlpha_1[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_layerAlpha_1_reg_n_9_[11]\,
      O => int_layerAlpha_10(11)
    );
\int_layerAlpha_1[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_layerAlpha_1_reg_n_9_[12]\,
      O => int_layerAlpha_10(12)
    );
\int_layerAlpha_1[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_layerAlpha_1_reg_n_9_[13]\,
      O => int_layerAlpha_10(13)
    );
\int_layerAlpha_1[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_layerAlpha_1_reg_n_9_[14]\,
      O => int_layerAlpha_10(14)
    );
\int_layerAlpha_1[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \int_layerAlpha_1[15]_i_3_n_9\,
      I1 => \waddr_reg_n_9_[4]\,
      O => \int_layerAlpha_1[15]_i_1_n_9\
    );
\int_layerAlpha_1[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_layerAlpha_1_reg_n_9_[15]\,
      O => int_layerAlpha_10(15)
    );
\int_layerAlpha_1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \waddr_reg_n_9_[3]\,
      I1 => \int_layerAlpha_1[15]_i_4_n_9\,
      I2 => \waddr_reg_n_9_[6]\,
      I3 => \waddr_reg_n_9_[2]\,
      I4 => \waddr_reg_n_9_[8]\,
      I5 => \waddr_reg_n_9_[5]\,
      O => \int_layerAlpha_1[15]_i_3_n_9\
    );
\int_layerAlpha_1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \waddr_reg_n_9_[9]\,
      I1 => \^fsm_onehot_wstate_reg[2]_0\,
      I2 => s_axi_CTRL_WVALID,
      I3 => \waddr_reg_n_9_[7]\,
      I4 => \waddr_reg_n_9_[10]\,
      I5 => \waddr_reg_n_9_[11]\,
      O => \int_layerAlpha_1[15]_i_4_n_9\
    );
\int_layerAlpha_1[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \int_layerAlpha_1_reg_n_9_[1]\,
      O => int_layerAlpha_10(1)
    );
\int_layerAlpha_1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \int_layerAlpha_1_reg_n_9_[2]\,
      O => int_layerAlpha_10(2)
    );
\int_layerAlpha_1[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \int_layerAlpha_1_reg_n_9_[3]\,
      O => int_layerAlpha_10(3)
    );
\int_layerAlpha_1[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \int_layerAlpha_1_reg_n_9_[4]\,
      O => int_layerAlpha_10(4)
    );
\int_layerAlpha_1[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \int_layerAlpha_1_reg_n_9_[5]\,
      O => int_layerAlpha_10(5)
    );
\int_layerAlpha_1[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \int_layerAlpha_1_reg_n_9_[6]\,
      O => int_layerAlpha_10(6)
    );
\int_layerAlpha_1[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \int_layerAlpha_1_reg_n_9_[7]\,
      O => int_layerAlpha_10(7)
    );
\int_layerAlpha_1[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_layerAlpha_1_reg_n_9_[8]\,
      O => int_layerAlpha_10(8)
    );
\int_layerAlpha_1[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_layerAlpha_1_reg_n_9_[9]\,
      O => int_layerAlpha_10(9)
    );
\int_layerAlpha_1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerAlpha_1[15]_i_1_n_9\,
      D => int_layerAlpha_10(0),
      Q => \int_layerAlpha_1_reg_n_9_[0]\,
      R => SR(0)
    );
\int_layerAlpha_1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerAlpha_1[15]_i_1_n_9\,
      D => int_layerAlpha_10(10),
      Q => \int_layerAlpha_1_reg_n_9_[10]\,
      R => SR(0)
    );
\int_layerAlpha_1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerAlpha_1[15]_i_1_n_9\,
      D => int_layerAlpha_10(11),
      Q => \int_layerAlpha_1_reg_n_9_[11]\,
      R => SR(0)
    );
\int_layerAlpha_1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerAlpha_1[15]_i_1_n_9\,
      D => int_layerAlpha_10(12),
      Q => \int_layerAlpha_1_reg_n_9_[12]\,
      R => SR(0)
    );
\int_layerAlpha_1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerAlpha_1[15]_i_1_n_9\,
      D => int_layerAlpha_10(13),
      Q => \int_layerAlpha_1_reg_n_9_[13]\,
      R => SR(0)
    );
\int_layerAlpha_1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerAlpha_1[15]_i_1_n_9\,
      D => int_layerAlpha_10(14),
      Q => \int_layerAlpha_1_reg_n_9_[14]\,
      R => SR(0)
    );
\int_layerAlpha_1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerAlpha_1[15]_i_1_n_9\,
      D => int_layerAlpha_10(15),
      Q => \int_layerAlpha_1_reg_n_9_[15]\,
      R => SR(0)
    );
\int_layerAlpha_1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerAlpha_1[15]_i_1_n_9\,
      D => int_layerAlpha_10(1),
      Q => \int_layerAlpha_1_reg_n_9_[1]\,
      R => SR(0)
    );
\int_layerAlpha_1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerAlpha_1[15]_i_1_n_9\,
      D => int_layerAlpha_10(2),
      Q => \int_layerAlpha_1_reg_n_9_[2]\,
      R => SR(0)
    );
\int_layerAlpha_1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerAlpha_1[15]_i_1_n_9\,
      D => int_layerAlpha_10(3),
      Q => \int_layerAlpha_1_reg_n_9_[3]\,
      R => SR(0)
    );
\int_layerAlpha_1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerAlpha_1[15]_i_1_n_9\,
      D => int_layerAlpha_10(4),
      Q => \int_layerAlpha_1_reg_n_9_[4]\,
      R => SR(0)
    );
\int_layerAlpha_1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerAlpha_1[15]_i_1_n_9\,
      D => int_layerAlpha_10(5),
      Q => \int_layerAlpha_1_reg_n_9_[5]\,
      R => SR(0)
    );
\int_layerAlpha_1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerAlpha_1[15]_i_1_n_9\,
      D => int_layerAlpha_10(6),
      Q => \int_layerAlpha_1_reg_n_9_[6]\,
      R => SR(0)
    );
\int_layerAlpha_1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerAlpha_1[15]_i_1_n_9\,
      D => int_layerAlpha_10(7),
      Q => \int_layerAlpha_1_reg_n_9_[7]\,
      R => SR(0)
    );
\int_layerAlpha_1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerAlpha_1[15]_i_1_n_9\,
      D => int_layerAlpha_10(8),
      Q => \int_layerAlpha_1_reg_n_9_[8]\,
      R => SR(0)
    );
\int_layerAlpha_1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerAlpha_1[15]_i_1_n_9\,
      D => int_layerAlpha_10(9),
      Q => \int_layerAlpha_1_reg_n_9_[9]\,
      R => SR(0)
    );
\int_layerAlpha_2[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \int_layerAlpha_2_reg_n_9_[0]\,
      O => int_layerAlpha_20(0)
    );
\int_layerAlpha_2[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_layerAlpha_2_reg_n_9_[10]\,
      O => int_layerAlpha_20(10)
    );
\int_layerAlpha_2[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_layerAlpha_2_reg_n_9_[11]\,
      O => int_layerAlpha_20(11)
    );
\int_layerAlpha_2[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_layerAlpha_2_reg_n_9_[12]\,
      O => int_layerAlpha_20(12)
    );
\int_layerAlpha_2[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_layerAlpha_2_reg_n_9_[13]\,
      O => int_layerAlpha_20(13)
    );
\int_layerAlpha_2[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_layerAlpha_2_reg_n_9_[14]\,
      O => int_layerAlpha_20(14)
    );
\int_layerAlpha_2[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \int_layerAlpha_2[15]_i_3_n_9\,
      I1 => \waddr_reg_n_9_[4]\,
      O => \int_layerAlpha_2[15]_i_1_n_9\
    );
\int_layerAlpha_2[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_layerAlpha_2_reg_n_9_[15]\,
      O => int_layerAlpha_20(15)
    );
\int_layerAlpha_2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \waddr_reg_n_9_[3]\,
      I1 => \int_layerAlpha_1[15]_i_4_n_9\,
      I2 => \waddr_reg_n_9_[8]\,
      I3 => \waddr_reg_n_9_[6]\,
      I4 => \waddr_reg_n_9_[2]\,
      I5 => \waddr_reg_n_9_[5]\,
      O => \int_layerAlpha_2[15]_i_3_n_9\
    );
\int_layerAlpha_2[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \int_layerAlpha_2_reg_n_9_[1]\,
      O => int_layerAlpha_20(1)
    );
\int_layerAlpha_2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \int_layerAlpha_2_reg_n_9_[2]\,
      O => int_layerAlpha_20(2)
    );
\int_layerAlpha_2[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \int_layerAlpha_2_reg_n_9_[3]\,
      O => int_layerAlpha_20(3)
    );
\int_layerAlpha_2[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \int_layerAlpha_2_reg_n_9_[4]\,
      O => int_layerAlpha_20(4)
    );
\int_layerAlpha_2[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \int_layerAlpha_2_reg_n_9_[5]\,
      O => int_layerAlpha_20(5)
    );
\int_layerAlpha_2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \int_layerAlpha_2_reg_n_9_[6]\,
      O => int_layerAlpha_20(6)
    );
\int_layerAlpha_2[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \int_layerAlpha_2_reg_n_9_[7]\,
      O => int_layerAlpha_20(7)
    );
\int_layerAlpha_2[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_layerAlpha_2_reg_n_9_[8]\,
      O => int_layerAlpha_20(8)
    );
\int_layerAlpha_2[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_layerAlpha_2_reg_n_9_[9]\,
      O => int_layerAlpha_20(9)
    );
\int_layerAlpha_2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerAlpha_2[15]_i_1_n_9\,
      D => int_layerAlpha_20(0),
      Q => \int_layerAlpha_2_reg_n_9_[0]\,
      R => SR(0)
    );
\int_layerAlpha_2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerAlpha_2[15]_i_1_n_9\,
      D => int_layerAlpha_20(10),
      Q => \int_layerAlpha_2_reg_n_9_[10]\,
      R => SR(0)
    );
\int_layerAlpha_2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerAlpha_2[15]_i_1_n_9\,
      D => int_layerAlpha_20(11),
      Q => \int_layerAlpha_2_reg_n_9_[11]\,
      R => SR(0)
    );
\int_layerAlpha_2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerAlpha_2[15]_i_1_n_9\,
      D => int_layerAlpha_20(12),
      Q => \int_layerAlpha_2_reg_n_9_[12]\,
      R => SR(0)
    );
\int_layerAlpha_2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerAlpha_2[15]_i_1_n_9\,
      D => int_layerAlpha_20(13),
      Q => \int_layerAlpha_2_reg_n_9_[13]\,
      R => SR(0)
    );
\int_layerAlpha_2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerAlpha_2[15]_i_1_n_9\,
      D => int_layerAlpha_20(14),
      Q => \int_layerAlpha_2_reg_n_9_[14]\,
      R => SR(0)
    );
\int_layerAlpha_2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerAlpha_2[15]_i_1_n_9\,
      D => int_layerAlpha_20(15),
      Q => \int_layerAlpha_2_reg_n_9_[15]\,
      R => SR(0)
    );
\int_layerAlpha_2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerAlpha_2[15]_i_1_n_9\,
      D => int_layerAlpha_20(1),
      Q => \int_layerAlpha_2_reg_n_9_[1]\,
      R => SR(0)
    );
\int_layerAlpha_2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerAlpha_2[15]_i_1_n_9\,
      D => int_layerAlpha_20(2),
      Q => \int_layerAlpha_2_reg_n_9_[2]\,
      R => SR(0)
    );
\int_layerAlpha_2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerAlpha_2[15]_i_1_n_9\,
      D => int_layerAlpha_20(3),
      Q => \int_layerAlpha_2_reg_n_9_[3]\,
      R => SR(0)
    );
\int_layerAlpha_2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerAlpha_2[15]_i_1_n_9\,
      D => int_layerAlpha_20(4),
      Q => \int_layerAlpha_2_reg_n_9_[4]\,
      R => SR(0)
    );
\int_layerAlpha_2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerAlpha_2[15]_i_1_n_9\,
      D => int_layerAlpha_20(5),
      Q => \int_layerAlpha_2_reg_n_9_[5]\,
      R => SR(0)
    );
\int_layerAlpha_2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerAlpha_2[15]_i_1_n_9\,
      D => int_layerAlpha_20(6),
      Q => \int_layerAlpha_2_reg_n_9_[6]\,
      R => SR(0)
    );
\int_layerAlpha_2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerAlpha_2[15]_i_1_n_9\,
      D => int_layerAlpha_20(7),
      Q => \int_layerAlpha_2_reg_n_9_[7]\,
      R => SR(0)
    );
\int_layerAlpha_2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerAlpha_2[15]_i_1_n_9\,
      D => int_layerAlpha_20(8),
      Q => \int_layerAlpha_2_reg_n_9_[8]\,
      R => SR(0)
    );
\int_layerAlpha_2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerAlpha_2[15]_i_1_n_9\,
      D => int_layerAlpha_20(9),
      Q => \int_layerAlpha_2_reg_n_9_[9]\,
      R => SR(0)
    );
\int_layerEnable[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^layerenable\(0),
      O => \int_layerEnable[0]_i_1_n_9\
    );
\int_layerEnable[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_layerEnable_reg_n_9_[10]\,
      O => \int_layerEnable[10]_i_1_n_9\
    );
\int_layerEnable[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_layerEnable_reg_n_9_[11]\,
      O => \int_layerEnable[11]_i_1_n_9\
    );
\int_layerEnable[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_layerEnable_reg_n_9_[12]\,
      O => \int_layerEnable[12]_i_1_n_9\
    );
\int_layerEnable[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_layerEnable_reg_n_9_[13]\,
      O => \int_layerEnable[13]_i_1_n_9\
    );
\int_layerEnable[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_layerEnable_reg_n_9_[14]\,
      O => \int_layerEnable[14]_i_1_n_9\
    );
\int_layerEnable[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_layerEnable_reg_n_9_[15]\,
      O => \int_layerEnable[15]_i_1_n_9\
    );
\int_layerEnable[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(16),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \int_layerEnable_reg_n_9_[16]\,
      O => \int_layerEnable[16]_i_1_n_9\
    );
\int_layerEnable[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(17),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \int_layerEnable_reg_n_9_[17]\,
      O => \int_layerEnable[17]_i_1_n_9\
    );
\int_layerEnable[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(18),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \int_layerEnable_reg_n_9_[18]\,
      O => \int_layerEnable[18]_i_1_n_9\
    );
\int_layerEnable[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(19),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \int_layerEnable_reg_n_9_[19]\,
      O => \int_layerEnable[19]_i_1_n_9\
    );
\int_layerEnable[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^layerenable\(1),
      O => \int_layerEnable[1]_i_1_n_9\
    );
\int_layerEnable[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(20),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \int_layerEnable_reg_n_9_[20]\,
      O => \int_layerEnable[20]_i_1_n_9\
    );
\int_layerEnable[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(21),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \int_layerEnable_reg_n_9_[21]\,
      O => \int_layerEnable[21]_i_1_n_9\
    );
\int_layerEnable[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(22),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \int_layerEnable_reg_n_9_[22]\,
      O => \int_layerEnable[22]_i_1_n_9\
    );
\int_layerEnable[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(23),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \int_layerEnable_reg_n_9_[23]\,
      O => \int_layerEnable[23]_i_1_n_9\
    );
\int_layerEnable[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(24),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \int_layerEnable_reg_n_9_[24]\,
      O => \int_layerEnable[24]_i_1_n_9\
    );
\int_layerEnable[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(25),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \int_layerEnable_reg_n_9_[25]\,
      O => \int_layerEnable[25]_i_1_n_9\
    );
\int_layerEnable[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(26),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \int_layerEnable_reg_n_9_[26]\,
      O => \int_layerEnable[26]_i_1_n_9\
    );
\int_layerEnable[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(27),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \int_layerEnable_reg_n_9_[27]\,
      O => \int_layerEnable[27]_i_1_n_9\
    );
\int_layerEnable[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(28),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \int_layerEnable_reg_n_9_[28]\,
      O => \int_layerEnable[28]_i_1_n_9\
    );
\int_layerEnable[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(29),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \int_layerEnable_reg_n_9_[29]\,
      O => \int_layerEnable[29]_i_1_n_9\
    );
\int_layerEnable[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^layerenable\(2),
      O => \int_layerEnable[2]_i_1_n_9\
    );
\int_layerEnable[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(30),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \int_layerEnable_reg_n_9_[30]\,
      O => \int_layerEnable[30]_i_1_n_9\
    );
\int_layerEnable[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => \int_layerEnable[31]_i_3_n_9\,
      I1 => \waddr_reg_n_9_[5]\,
      I2 => \waddr_reg_n_9_[3]\,
      I3 => \waddr_reg_n_9_[6]\,
      I4 => \waddr_reg_n_9_[4]\,
      O => \int_layerEnable[31]_i_1_n_9\
    );
\int_layerEnable[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(31),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \int_layerEnable_reg_n_9_[31]\,
      O => \int_layerEnable[31]_i_2_n_9\
    );
\int_layerEnable[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \waddr_reg_n_9_[8]\,
      I1 => \waddr_reg_n_9_[9]\,
      I2 => \int_ier[1]_i_3_n_9\,
      I3 => \waddr_reg_n_9_[2]\,
      O => \int_layerEnable[31]_i_3_n_9\
    );
\int_layerEnable[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \int_layerEnable_reg_n_9_[3]\,
      O => \int_layerEnable[3]_i_1_n_9\
    );
\int_layerEnable[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \int_layerEnable_reg_n_9_[4]\,
      O => \int_layerEnable[4]_i_1_n_9\
    );
\int_layerEnable[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \int_layerEnable_reg_n_9_[5]\,
      O => \int_layerEnable[5]_i_1_n_9\
    );
\int_layerEnable[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \int_layerEnable_reg_n_9_[6]\,
      O => \int_layerEnable[6]_i_1_n_9\
    );
\int_layerEnable[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \int_layerEnable_reg_n_9_[7]\,
      O => \int_layerEnable[7]_i_1_n_9\
    );
\int_layerEnable[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_layerEnable_reg_n_9_[8]\,
      O => \int_layerEnable[8]_i_1_n_9\
    );
\int_layerEnable[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_layerEnable_reg_n_9_[9]\,
      O => \int_layerEnable[9]_i_1_n_9\
    );
\int_layerEnable_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerEnable[31]_i_1_n_9\,
      D => \int_layerEnable[0]_i_1_n_9\,
      Q => \^layerenable\(0),
      R => SR(0)
    );
\int_layerEnable_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerEnable[31]_i_1_n_9\,
      D => \int_layerEnable[10]_i_1_n_9\,
      Q => \int_layerEnable_reg_n_9_[10]\,
      R => SR(0)
    );
\int_layerEnable_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerEnable[31]_i_1_n_9\,
      D => \int_layerEnable[11]_i_1_n_9\,
      Q => \int_layerEnable_reg_n_9_[11]\,
      R => SR(0)
    );
\int_layerEnable_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerEnable[31]_i_1_n_9\,
      D => \int_layerEnable[12]_i_1_n_9\,
      Q => \int_layerEnable_reg_n_9_[12]\,
      R => SR(0)
    );
\int_layerEnable_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerEnable[31]_i_1_n_9\,
      D => \int_layerEnable[13]_i_1_n_9\,
      Q => \int_layerEnable_reg_n_9_[13]\,
      R => SR(0)
    );
\int_layerEnable_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerEnable[31]_i_1_n_9\,
      D => \int_layerEnable[14]_i_1_n_9\,
      Q => \int_layerEnable_reg_n_9_[14]\,
      R => SR(0)
    );
\int_layerEnable_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerEnable[31]_i_1_n_9\,
      D => \int_layerEnable[15]_i_1_n_9\,
      Q => \int_layerEnable_reg_n_9_[15]\,
      R => SR(0)
    );
\int_layerEnable_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerEnable[31]_i_1_n_9\,
      D => \int_layerEnable[16]_i_1_n_9\,
      Q => \int_layerEnable_reg_n_9_[16]\,
      R => SR(0)
    );
\int_layerEnable_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerEnable[31]_i_1_n_9\,
      D => \int_layerEnable[17]_i_1_n_9\,
      Q => \int_layerEnable_reg_n_9_[17]\,
      R => SR(0)
    );
\int_layerEnable_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerEnable[31]_i_1_n_9\,
      D => \int_layerEnable[18]_i_1_n_9\,
      Q => \int_layerEnable_reg_n_9_[18]\,
      R => SR(0)
    );
\int_layerEnable_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerEnable[31]_i_1_n_9\,
      D => \int_layerEnable[19]_i_1_n_9\,
      Q => \int_layerEnable_reg_n_9_[19]\,
      R => SR(0)
    );
\int_layerEnable_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerEnable[31]_i_1_n_9\,
      D => \int_layerEnable[1]_i_1_n_9\,
      Q => \^layerenable\(1),
      R => SR(0)
    );
\int_layerEnable_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerEnable[31]_i_1_n_9\,
      D => \int_layerEnable[20]_i_1_n_9\,
      Q => \int_layerEnable_reg_n_9_[20]\,
      R => SR(0)
    );
\int_layerEnable_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerEnable[31]_i_1_n_9\,
      D => \int_layerEnable[21]_i_1_n_9\,
      Q => \int_layerEnable_reg_n_9_[21]\,
      R => SR(0)
    );
\int_layerEnable_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerEnable[31]_i_1_n_9\,
      D => \int_layerEnable[22]_i_1_n_9\,
      Q => \int_layerEnable_reg_n_9_[22]\,
      R => SR(0)
    );
\int_layerEnable_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerEnable[31]_i_1_n_9\,
      D => \int_layerEnable[23]_i_1_n_9\,
      Q => \int_layerEnable_reg_n_9_[23]\,
      R => SR(0)
    );
\int_layerEnable_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerEnable[31]_i_1_n_9\,
      D => \int_layerEnable[24]_i_1_n_9\,
      Q => \int_layerEnable_reg_n_9_[24]\,
      R => SR(0)
    );
\int_layerEnable_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerEnable[31]_i_1_n_9\,
      D => \int_layerEnable[25]_i_1_n_9\,
      Q => \int_layerEnable_reg_n_9_[25]\,
      R => SR(0)
    );
\int_layerEnable_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerEnable[31]_i_1_n_9\,
      D => \int_layerEnable[26]_i_1_n_9\,
      Q => \int_layerEnable_reg_n_9_[26]\,
      R => SR(0)
    );
\int_layerEnable_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerEnable[31]_i_1_n_9\,
      D => \int_layerEnable[27]_i_1_n_9\,
      Q => \int_layerEnable_reg_n_9_[27]\,
      R => SR(0)
    );
\int_layerEnable_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerEnable[31]_i_1_n_9\,
      D => \int_layerEnable[28]_i_1_n_9\,
      Q => \int_layerEnable_reg_n_9_[28]\,
      R => SR(0)
    );
\int_layerEnable_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerEnable[31]_i_1_n_9\,
      D => \int_layerEnable[29]_i_1_n_9\,
      Q => \int_layerEnable_reg_n_9_[29]\,
      R => SR(0)
    );
\int_layerEnable_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerEnable[31]_i_1_n_9\,
      D => \int_layerEnable[2]_i_1_n_9\,
      Q => \^layerenable\(2),
      R => SR(0)
    );
\int_layerEnable_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerEnable[31]_i_1_n_9\,
      D => \int_layerEnable[30]_i_1_n_9\,
      Q => \int_layerEnable_reg_n_9_[30]\,
      R => SR(0)
    );
\int_layerEnable_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerEnable[31]_i_1_n_9\,
      D => \int_layerEnable[31]_i_2_n_9\,
      Q => \int_layerEnable_reg_n_9_[31]\,
      R => SR(0)
    );
\int_layerEnable_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerEnable[31]_i_1_n_9\,
      D => \int_layerEnable[3]_i_1_n_9\,
      Q => \int_layerEnable_reg_n_9_[3]\,
      R => SR(0)
    );
\int_layerEnable_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerEnable[31]_i_1_n_9\,
      D => \int_layerEnable[4]_i_1_n_9\,
      Q => \int_layerEnable_reg_n_9_[4]\,
      R => SR(0)
    );
\int_layerEnable_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerEnable[31]_i_1_n_9\,
      D => \int_layerEnable[5]_i_1_n_9\,
      Q => \int_layerEnable_reg_n_9_[5]\,
      R => SR(0)
    );
\int_layerEnable_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerEnable[31]_i_1_n_9\,
      D => \int_layerEnable[6]_i_1_n_9\,
      Q => \int_layerEnable_reg_n_9_[6]\,
      R => SR(0)
    );
\int_layerEnable_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerEnable[31]_i_1_n_9\,
      D => \int_layerEnable[7]_i_1_n_9\,
      Q => \int_layerEnable_reg_n_9_[7]\,
      R => SR(0)
    );
\int_layerEnable_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerEnable[31]_i_1_n_9\,
      D => \int_layerEnable[8]_i_1_n_9\,
      Q => \int_layerEnable_reg_n_9_[8]\,
      R => SR(0)
    );
\int_layerEnable_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerEnable[31]_i_1_n_9\,
      D => \int_layerEnable[9]_i_1_n_9\,
      Q => \int_layerEnable_reg_n_9_[9]\,
      R => SR(0)
    );
\int_layerHeight_1[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^layerheight_1\(0),
      O => int_layerHeight_10(0)
    );
\int_layerHeight_1[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^layerheight_1\(10),
      O => int_layerHeight_10(10)
    );
\int_layerHeight_1[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^layerheight_1\(11),
      O => int_layerHeight_10(11)
    );
\int_layerHeight_1[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^layerheight_1\(12),
      O => int_layerHeight_10(12)
    );
\int_layerHeight_1[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^layerheight_1\(13),
      O => int_layerHeight_10(13)
    );
\int_layerHeight_1[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^layerheight_1\(14),
      O => int_layerHeight_10(14)
    );
\int_layerHeight_1[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \int_layerHeight_1[15]_i_3_n_9\,
      I1 => \waddr_reg_n_9_[5]\,
      I2 => \waddr_reg_n_9_[4]\,
      O => \int_layerHeight_1[15]_i_1_n_9\
    );
\int_layerHeight_1[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^layerheight_1\(15),
      O => int_layerHeight_10(15)
    );
\int_layerHeight_1[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \waddr_reg_n_9_[3]\,
      I1 => \int_layerAlpha_1[15]_i_4_n_9\,
      I2 => \waddr_reg_n_9_[6]\,
      I3 => \waddr_reg_n_9_[2]\,
      I4 => \waddr_reg_n_9_[8]\,
      O => \int_layerHeight_1[15]_i_3_n_9\
    );
\int_layerHeight_1[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^layerheight_1\(1),
      O => int_layerHeight_10(1)
    );
\int_layerHeight_1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^layerheight_1\(2),
      O => int_layerHeight_10(2)
    );
\int_layerHeight_1[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^layerheight_1\(3),
      O => int_layerHeight_10(3)
    );
\int_layerHeight_1[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^layerheight_1\(4),
      O => int_layerHeight_10(4)
    );
\int_layerHeight_1[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^layerheight_1\(5),
      O => int_layerHeight_10(5)
    );
\int_layerHeight_1[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^layerheight_1\(6),
      O => int_layerHeight_10(6)
    );
\int_layerHeight_1[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^layerheight_1\(7),
      O => int_layerHeight_10(7)
    );
\int_layerHeight_1[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^layerheight_1\(8),
      O => int_layerHeight_10(8)
    );
\int_layerHeight_1[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^layerheight_1\(9),
      O => int_layerHeight_10(9)
    );
\int_layerHeight_1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerHeight_1[15]_i_1_n_9\,
      D => int_layerHeight_10(0),
      Q => \^layerheight_1\(0),
      R => SR(0)
    );
\int_layerHeight_1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerHeight_1[15]_i_1_n_9\,
      D => int_layerHeight_10(10),
      Q => \^layerheight_1\(10),
      R => SR(0)
    );
\int_layerHeight_1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerHeight_1[15]_i_1_n_9\,
      D => int_layerHeight_10(11),
      Q => \^layerheight_1\(11),
      R => SR(0)
    );
\int_layerHeight_1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerHeight_1[15]_i_1_n_9\,
      D => int_layerHeight_10(12),
      Q => \^layerheight_1\(12),
      R => SR(0)
    );
\int_layerHeight_1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerHeight_1[15]_i_1_n_9\,
      D => int_layerHeight_10(13),
      Q => \^layerheight_1\(13),
      R => SR(0)
    );
\int_layerHeight_1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerHeight_1[15]_i_1_n_9\,
      D => int_layerHeight_10(14),
      Q => \^layerheight_1\(14),
      R => SR(0)
    );
\int_layerHeight_1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerHeight_1[15]_i_1_n_9\,
      D => int_layerHeight_10(15),
      Q => \^layerheight_1\(15),
      R => SR(0)
    );
\int_layerHeight_1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerHeight_1[15]_i_1_n_9\,
      D => int_layerHeight_10(1),
      Q => \^layerheight_1\(1),
      R => SR(0)
    );
\int_layerHeight_1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerHeight_1[15]_i_1_n_9\,
      D => int_layerHeight_10(2),
      Q => \^layerheight_1\(2),
      R => SR(0)
    );
\int_layerHeight_1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerHeight_1[15]_i_1_n_9\,
      D => int_layerHeight_10(3),
      Q => \^layerheight_1\(3),
      R => SR(0)
    );
\int_layerHeight_1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerHeight_1[15]_i_1_n_9\,
      D => int_layerHeight_10(4),
      Q => \^layerheight_1\(4),
      R => SR(0)
    );
\int_layerHeight_1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerHeight_1[15]_i_1_n_9\,
      D => int_layerHeight_10(5),
      Q => \^layerheight_1\(5),
      R => SR(0)
    );
\int_layerHeight_1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerHeight_1[15]_i_1_n_9\,
      D => int_layerHeight_10(6),
      Q => \^layerheight_1\(6),
      R => SR(0)
    );
\int_layerHeight_1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerHeight_1[15]_i_1_n_9\,
      D => int_layerHeight_10(7),
      Q => \^layerheight_1\(7),
      R => SR(0)
    );
\int_layerHeight_1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerHeight_1[15]_i_1_n_9\,
      D => int_layerHeight_10(8),
      Q => \^layerheight_1\(8),
      R => SR(0)
    );
\int_layerHeight_1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerHeight_1[15]_i_1_n_9\,
      D => int_layerHeight_10(9),
      Q => \^layerheight_1\(9),
      R => SR(0)
    );
\int_layerHeight_2[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^layerheight_2\(0),
      O => int_layerHeight_20(0)
    );
\int_layerHeight_2[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^layerheight_2\(10),
      O => int_layerHeight_20(10)
    );
\int_layerHeight_2[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^layerheight_2\(11),
      O => int_layerHeight_20(11)
    );
\int_layerHeight_2[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^layerheight_2\(12),
      O => int_layerHeight_20(12)
    );
\int_layerHeight_2[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^layerheight_2\(13),
      O => int_layerHeight_20(13)
    );
\int_layerHeight_2[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^layerheight_2\(14),
      O => int_layerHeight_20(14)
    );
\int_layerHeight_2[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \int_layerHeight_2[15]_i_3_n_9\,
      I1 => \waddr_reg_n_9_[5]\,
      I2 => \waddr_reg_n_9_[4]\,
      O => \int_layerHeight_2[15]_i_1_n_9\
    );
\int_layerHeight_2[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^layerheight_2\(15),
      O => int_layerHeight_20(15)
    );
\int_layerHeight_2[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \waddr_reg_n_9_[3]\,
      I1 => \int_layerAlpha_1[15]_i_4_n_9\,
      I2 => \waddr_reg_n_9_[8]\,
      I3 => \waddr_reg_n_9_[6]\,
      I4 => \waddr_reg_n_9_[2]\,
      O => \int_layerHeight_2[15]_i_3_n_9\
    );
\int_layerHeight_2[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^layerheight_2\(1),
      O => int_layerHeight_20(1)
    );
\int_layerHeight_2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^layerheight_2\(2),
      O => int_layerHeight_20(2)
    );
\int_layerHeight_2[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^layerheight_2\(3),
      O => int_layerHeight_20(3)
    );
\int_layerHeight_2[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^layerheight_2\(4),
      O => int_layerHeight_20(4)
    );
\int_layerHeight_2[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^layerheight_2\(5),
      O => int_layerHeight_20(5)
    );
\int_layerHeight_2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^layerheight_2\(6),
      O => int_layerHeight_20(6)
    );
\int_layerHeight_2[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^layerheight_2\(7),
      O => int_layerHeight_20(7)
    );
\int_layerHeight_2[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^layerheight_2\(8),
      O => int_layerHeight_20(8)
    );
\int_layerHeight_2[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^layerheight_2\(9),
      O => int_layerHeight_20(9)
    );
\int_layerHeight_2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerHeight_2[15]_i_1_n_9\,
      D => int_layerHeight_20(0),
      Q => \^layerheight_2\(0),
      R => SR(0)
    );
\int_layerHeight_2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerHeight_2[15]_i_1_n_9\,
      D => int_layerHeight_20(10),
      Q => \^layerheight_2\(10),
      R => SR(0)
    );
\int_layerHeight_2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerHeight_2[15]_i_1_n_9\,
      D => int_layerHeight_20(11),
      Q => \^layerheight_2\(11),
      R => SR(0)
    );
\int_layerHeight_2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerHeight_2[15]_i_1_n_9\,
      D => int_layerHeight_20(12),
      Q => \^layerheight_2\(12),
      R => SR(0)
    );
\int_layerHeight_2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerHeight_2[15]_i_1_n_9\,
      D => int_layerHeight_20(13),
      Q => \^layerheight_2\(13),
      R => SR(0)
    );
\int_layerHeight_2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerHeight_2[15]_i_1_n_9\,
      D => int_layerHeight_20(14),
      Q => \^layerheight_2\(14),
      R => SR(0)
    );
\int_layerHeight_2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerHeight_2[15]_i_1_n_9\,
      D => int_layerHeight_20(15),
      Q => \^layerheight_2\(15),
      R => SR(0)
    );
\int_layerHeight_2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerHeight_2[15]_i_1_n_9\,
      D => int_layerHeight_20(1),
      Q => \^layerheight_2\(1),
      R => SR(0)
    );
\int_layerHeight_2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerHeight_2[15]_i_1_n_9\,
      D => int_layerHeight_20(2),
      Q => \^layerheight_2\(2),
      R => SR(0)
    );
\int_layerHeight_2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerHeight_2[15]_i_1_n_9\,
      D => int_layerHeight_20(3),
      Q => \^layerheight_2\(3),
      R => SR(0)
    );
\int_layerHeight_2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerHeight_2[15]_i_1_n_9\,
      D => int_layerHeight_20(4),
      Q => \^layerheight_2\(4),
      R => SR(0)
    );
\int_layerHeight_2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerHeight_2[15]_i_1_n_9\,
      D => int_layerHeight_20(5),
      Q => \^layerheight_2\(5),
      R => SR(0)
    );
\int_layerHeight_2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerHeight_2[15]_i_1_n_9\,
      D => int_layerHeight_20(6),
      Q => \^layerheight_2\(6),
      R => SR(0)
    );
\int_layerHeight_2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerHeight_2[15]_i_1_n_9\,
      D => int_layerHeight_20(7),
      Q => \^layerheight_2\(7),
      R => SR(0)
    );
\int_layerHeight_2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerHeight_2[15]_i_1_n_9\,
      D => int_layerHeight_20(8),
      Q => \^layerheight_2\(8),
      R => SR(0)
    );
\int_layerHeight_2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerHeight_2[15]_i_1_n_9\,
      D => int_layerHeight_20(9),
      Q => \^layerheight_2\(9),
      R => SR(0)
    );
\int_layerScaleFactor_1[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^layerscalefactor_1\(0),
      O => int_layerScaleFactor_10(0)
    );
\int_layerScaleFactor_1[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^layerscalefactor_1\(1),
      O => int_layerScaleFactor_10(1)
    );
\int_layerScaleFactor_1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^layerscalefactor_1\(2),
      O => int_layerScaleFactor_10(2)
    );
\int_layerScaleFactor_1[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^layerscalefactor_1\(3),
      O => int_layerScaleFactor_10(3)
    );
\int_layerScaleFactor_1[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^layerscalefactor_1\(4),
      O => int_layerScaleFactor_10(4)
    );
\int_layerScaleFactor_1[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^layerscalefactor_1\(5),
      O => int_layerScaleFactor_10(5)
    );
\int_layerScaleFactor_1[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^layerscalefactor_1\(6),
      O => int_layerScaleFactor_10(6)
    );
\int_layerScaleFactor_1[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \waddr_reg_n_9_[4]\,
      I1 => \int_layerStride_1[15]_i_3_n_9\,
      O => \int_layerScaleFactor_1[7]_i_1_n_9\
    );
\int_layerScaleFactor_1[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^layerscalefactor_1\(7),
      O => int_layerScaleFactor_10(7)
    );
\int_layerScaleFactor_1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerScaleFactor_1[7]_i_1_n_9\,
      D => int_layerScaleFactor_10(0),
      Q => \^layerscalefactor_1\(0),
      R => SR(0)
    );
\int_layerScaleFactor_1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerScaleFactor_1[7]_i_1_n_9\,
      D => int_layerScaleFactor_10(1),
      Q => \^layerscalefactor_1\(1),
      R => SR(0)
    );
\int_layerScaleFactor_1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerScaleFactor_1[7]_i_1_n_9\,
      D => int_layerScaleFactor_10(2),
      Q => \^layerscalefactor_1\(2),
      R => SR(0)
    );
\int_layerScaleFactor_1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerScaleFactor_1[7]_i_1_n_9\,
      D => int_layerScaleFactor_10(3),
      Q => \^layerscalefactor_1\(3),
      R => SR(0)
    );
\int_layerScaleFactor_1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerScaleFactor_1[7]_i_1_n_9\,
      D => int_layerScaleFactor_10(4),
      Q => \^layerscalefactor_1\(4),
      R => SR(0)
    );
\int_layerScaleFactor_1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerScaleFactor_1[7]_i_1_n_9\,
      D => int_layerScaleFactor_10(5),
      Q => \^layerscalefactor_1\(5),
      R => SR(0)
    );
\int_layerScaleFactor_1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerScaleFactor_1[7]_i_1_n_9\,
      D => int_layerScaleFactor_10(6),
      Q => \^layerscalefactor_1\(6),
      R => SR(0)
    );
\int_layerScaleFactor_1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerScaleFactor_1[7]_i_1_n_9\,
      D => int_layerScaleFactor_10(7),
      Q => \^layerscalefactor_1\(7),
      R => SR(0)
    );
\int_layerScaleFactor_2[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^layerscalefactor_2\(0),
      O => int_layerScaleFactor_20(0)
    );
\int_layerScaleFactor_2[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^layerscalefactor_2\(1),
      O => int_layerScaleFactor_20(1)
    );
\int_layerScaleFactor_2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^layerscalefactor_2\(2),
      O => int_layerScaleFactor_20(2)
    );
\int_layerScaleFactor_2[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^layerscalefactor_2\(3),
      O => int_layerScaleFactor_20(3)
    );
\int_layerScaleFactor_2[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^layerscalefactor_2\(4),
      O => int_layerScaleFactor_20(4)
    );
\int_layerScaleFactor_2[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^layerscalefactor_2\(5),
      O => int_layerScaleFactor_20(5)
    );
\int_layerScaleFactor_2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^layerscalefactor_2\(6),
      O => int_layerScaleFactor_20(6)
    );
\int_layerScaleFactor_2[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \waddr_reg_n_9_[4]\,
      I1 => \int_layerStride_2[15]_i_3_n_9\,
      O => \int_layerScaleFactor_2[7]_i_1_n_9\
    );
\int_layerScaleFactor_2[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^layerscalefactor_2\(7),
      O => int_layerScaleFactor_20(7)
    );
\int_layerScaleFactor_2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerScaleFactor_2[7]_i_1_n_9\,
      D => int_layerScaleFactor_20(0),
      Q => \^layerscalefactor_2\(0),
      R => SR(0)
    );
\int_layerScaleFactor_2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerScaleFactor_2[7]_i_1_n_9\,
      D => int_layerScaleFactor_20(1),
      Q => \^layerscalefactor_2\(1),
      R => SR(0)
    );
\int_layerScaleFactor_2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerScaleFactor_2[7]_i_1_n_9\,
      D => int_layerScaleFactor_20(2),
      Q => \^layerscalefactor_2\(2),
      R => SR(0)
    );
\int_layerScaleFactor_2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerScaleFactor_2[7]_i_1_n_9\,
      D => int_layerScaleFactor_20(3),
      Q => \^layerscalefactor_2\(3),
      R => SR(0)
    );
\int_layerScaleFactor_2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerScaleFactor_2[7]_i_1_n_9\,
      D => int_layerScaleFactor_20(4),
      Q => \^layerscalefactor_2\(4),
      R => SR(0)
    );
\int_layerScaleFactor_2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerScaleFactor_2[7]_i_1_n_9\,
      D => int_layerScaleFactor_20(5),
      Q => \^layerscalefactor_2\(5),
      R => SR(0)
    );
\int_layerScaleFactor_2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerScaleFactor_2[7]_i_1_n_9\,
      D => int_layerScaleFactor_20(6),
      Q => \^layerscalefactor_2\(6),
      R => SR(0)
    );
\int_layerScaleFactor_2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerScaleFactor_2[7]_i_1_n_9\,
      D => int_layerScaleFactor_20(7),
      Q => \^layerscalefactor_2\(7),
      R => SR(0)
    );
\int_layerStartX_1[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => layerStartX_1(0),
      O => int_layerStartX_10(0)
    );
\int_layerStartX_1[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => layerStartX_1(10),
      O => int_layerStartX_10(10)
    );
\int_layerStartX_1[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => layerStartX_1(11),
      O => int_layerStartX_10(11)
    );
\int_layerStartX_1[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => layerStartX_1(12),
      O => int_layerStartX_10(12)
    );
\int_layerStartX_1[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => layerStartX_1(13),
      O => int_layerStartX_10(13)
    );
\int_layerStartX_1[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => layerStartX_1(14),
      O => int_layerStartX_10(14)
    );
\int_layerStartX_1[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \int_layerStartX_1[15]_i_3_n_9\,
      I1 => \waddr_reg_n_9_[4]\,
      O => \int_layerStartX_1[15]_i_1_n_9\
    );
\int_layerStartX_1[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => layerStartX_1(15),
      O => int_layerStartX_10(15)
    );
\int_layerStartX_1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \waddr_reg_n_9_[8]\,
      I1 => \waddr_reg_n_9_[2]\,
      I2 => \waddr_reg_n_9_[6]\,
      I3 => \int_layerAlpha_1[15]_i_4_n_9\,
      I4 => \waddr_reg_n_9_[3]\,
      I5 => \waddr_reg_n_9_[5]\,
      O => \int_layerStartX_1[15]_i_3_n_9\
    );
\int_layerStartX_1[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => layerStartX_1(1),
      O => int_layerStartX_10(1)
    );
\int_layerStartX_1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => layerStartX_1(2),
      O => int_layerStartX_10(2)
    );
\int_layerStartX_1[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => layerStartX_1(3),
      O => int_layerStartX_10(3)
    );
\int_layerStartX_1[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => layerStartX_1(4),
      O => int_layerStartX_10(4)
    );
\int_layerStartX_1[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => layerStartX_1(5),
      O => int_layerStartX_10(5)
    );
\int_layerStartX_1[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => layerStartX_1(6),
      O => int_layerStartX_10(6)
    );
\int_layerStartX_1[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => layerStartX_1(7),
      O => int_layerStartX_10(7)
    );
\int_layerStartX_1[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => layerStartX_1(8),
      O => int_layerStartX_10(8)
    );
\int_layerStartX_1[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => layerStartX_1(9),
      O => int_layerStartX_10(9)
    );
\int_layerStartX_1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerStartX_1[15]_i_1_n_9\,
      D => int_layerStartX_10(0),
      Q => layerStartX_1(0),
      R => SR(0)
    );
\int_layerStartX_1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerStartX_1[15]_i_1_n_9\,
      D => int_layerStartX_10(10),
      Q => layerStartX_1(10),
      R => SR(0)
    );
\int_layerStartX_1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerStartX_1[15]_i_1_n_9\,
      D => int_layerStartX_10(11),
      Q => layerStartX_1(11),
      R => SR(0)
    );
\int_layerStartX_1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerStartX_1[15]_i_1_n_9\,
      D => int_layerStartX_10(12),
      Q => layerStartX_1(12),
      R => SR(0)
    );
\int_layerStartX_1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerStartX_1[15]_i_1_n_9\,
      D => int_layerStartX_10(13),
      Q => layerStartX_1(13),
      R => SR(0)
    );
\int_layerStartX_1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerStartX_1[15]_i_1_n_9\,
      D => int_layerStartX_10(14),
      Q => layerStartX_1(14),
      R => SR(0)
    );
\int_layerStartX_1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerStartX_1[15]_i_1_n_9\,
      D => int_layerStartX_10(15),
      Q => layerStartX_1(15),
      R => SR(0)
    );
\int_layerStartX_1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerStartX_1[15]_i_1_n_9\,
      D => int_layerStartX_10(1),
      Q => layerStartX_1(1),
      R => SR(0)
    );
\int_layerStartX_1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerStartX_1[15]_i_1_n_9\,
      D => int_layerStartX_10(2),
      Q => layerStartX_1(2),
      R => SR(0)
    );
\int_layerStartX_1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerStartX_1[15]_i_1_n_9\,
      D => int_layerStartX_10(3),
      Q => layerStartX_1(3),
      R => SR(0)
    );
\int_layerStartX_1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerStartX_1[15]_i_1_n_9\,
      D => int_layerStartX_10(4),
      Q => layerStartX_1(4),
      R => SR(0)
    );
\int_layerStartX_1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerStartX_1[15]_i_1_n_9\,
      D => int_layerStartX_10(5),
      Q => layerStartX_1(5),
      R => SR(0)
    );
\int_layerStartX_1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerStartX_1[15]_i_1_n_9\,
      D => int_layerStartX_10(6),
      Q => layerStartX_1(6),
      R => SR(0)
    );
\int_layerStartX_1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerStartX_1[15]_i_1_n_9\,
      D => int_layerStartX_10(7),
      Q => layerStartX_1(7),
      R => SR(0)
    );
\int_layerStartX_1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerStartX_1[15]_i_1_n_9\,
      D => int_layerStartX_10(8),
      Q => layerStartX_1(8),
      R => SR(0)
    );
\int_layerStartX_1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerStartX_1[15]_i_1_n_9\,
      D => int_layerStartX_10(9),
      Q => layerStartX_1(9),
      R => SR(0)
    );
\int_layerStartX_2[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => layerStartX_2(0),
      O => int_layerStartX_20(0)
    );
\int_layerStartX_2[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => layerStartX_2(10),
      O => int_layerStartX_20(10)
    );
\int_layerStartX_2[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => layerStartX_2(11),
      O => int_layerStartX_20(11)
    );
\int_layerStartX_2[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => layerStartX_2(12),
      O => int_layerStartX_20(12)
    );
\int_layerStartX_2[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => layerStartX_2(13),
      O => int_layerStartX_20(13)
    );
\int_layerStartX_2[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => layerStartX_2(14),
      O => int_layerStartX_20(14)
    );
\int_layerStartX_2[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \int_layerStartX_2[15]_i_3_n_9\,
      I1 => \waddr_reg_n_9_[4]\,
      O => \int_layerStartX_2[15]_i_1_n_9\
    );
\int_layerStartX_2[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => layerStartX_2(15),
      O => int_layerStartX_20(15)
    );
\int_layerStartX_2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => \waddr_reg_n_9_[2]\,
      I1 => \waddr_reg_n_9_[6]\,
      I2 => \waddr_reg_n_9_[8]\,
      I3 => \int_layerAlpha_1[15]_i_4_n_9\,
      I4 => \waddr_reg_n_9_[3]\,
      I5 => \waddr_reg_n_9_[5]\,
      O => \int_layerStartX_2[15]_i_3_n_9\
    );
\int_layerStartX_2[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => layerStartX_2(1),
      O => int_layerStartX_20(1)
    );
\int_layerStartX_2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => layerStartX_2(2),
      O => int_layerStartX_20(2)
    );
\int_layerStartX_2[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => layerStartX_2(3),
      O => int_layerStartX_20(3)
    );
\int_layerStartX_2[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => layerStartX_2(4),
      O => int_layerStartX_20(4)
    );
\int_layerStartX_2[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => layerStartX_2(5),
      O => int_layerStartX_20(5)
    );
\int_layerStartX_2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => layerStartX_2(6),
      O => int_layerStartX_20(6)
    );
\int_layerStartX_2[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => layerStartX_2(7),
      O => int_layerStartX_20(7)
    );
\int_layerStartX_2[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => layerStartX_2(8),
      O => int_layerStartX_20(8)
    );
\int_layerStartX_2[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => layerStartX_2(9),
      O => int_layerStartX_20(9)
    );
\int_layerStartX_2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerStartX_2[15]_i_1_n_9\,
      D => int_layerStartX_20(0),
      Q => layerStartX_2(0),
      R => SR(0)
    );
\int_layerStartX_2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerStartX_2[15]_i_1_n_9\,
      D => int_layerStartX_20(10),
      Q => layerStartX_2(10),
      R => SR(0)
    );
\int_layerStartX_2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerStartX_2[15]_i_1_n_9\,
      D => int_layerStartX_20(11),
      Q => layerStartX_2(11),
      R => SR(0)
    );
\int_layerStartX_2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerStartX_2[15]_i_1_n_9\,
      D => int_layerStartX_20(12),
      Q => layerStartX_2(12),
      R => SR(0)
    );
\int_layerStartX_2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerStartX_2[15]_i_1_n_9\,
      D => int_layerStartX_20(13),
      Q => layerStartX_2(13),
      R => SR(0)
    );
\int_layerStartX_2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerStartX_2[15]_i_1_n_9\,
      D => int_layerStartX_20(14),
      Q => layerStartX_2(14),
      R => SR(0)
    );
\int_layerStartX_2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerStartX_2[15]_i_1_n_9\,
      D => int_layerStartX_20(15),
      Q => layerStartX_2(15),
      R => SR(0)
    );
\int_layerStartX_2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerStartX_2[15]_i_1_n_9\,
      D => int_layerStartX_20(1),
      Q => layerStartX_2(1),
      R => SR(0)
    );
\int_layerStartX_2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerStartX_2[15]_i_1_n_9\,
      D => int_layerStartX_20(2),
      Q => layerStartX_2(2),
      R => SR(0)
    );
\int_layerStartX_2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerStartX_2[15]_i_1_n_9\,
      D => int_layerStartX_20(3),
      Q => layerStartX_2(3),
      R => SR(0)
    );
\int_layerStartX_2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerStartX_2[15]_i_1_n_9\,
      D => int_layerStartX_20(4),
      Q => layerStartX_2(4),
      R => SR(0)
    );
\int_layerStartX_2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerStartX_2[15]_i_1_n_9\,
      D => int_layerStartX_20(5),
      Q => layerStartX_2(5),
      R => SR(0)
    );
\int_layerStartX_2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerStartX_2[15]_i_1_n_9\,
      D => int_layerStartX_20(6),
      Q => layerStartX_2(6),
      R => SR(0)
    );
\int_layerStartX_2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerStartX_2[15]_i_1_n_9\,
      D => int_layerStartX_20(7),
      Q => layerStartX_2(7),
      R => SR(0)
    );
\int_layerStartX_2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerStartX_2[15]_i_1_n_9\,
      D => int_layerStartX_20(8),
      Q => layerStartX_2(8),
      R => SR(0)
    );
\int_layerStartX_2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerStartX_2[15]_i_1_n_9\,
      D => int_layerStartX_20(9),
      Q => layerStartX_2(9),
      R => SR(0)
    );
\int_layerStartY_1[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => layerStartY_1(0),
      O => int_layerStartY_10(0)
    );
\int_layerStartY_1[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => layerStartY_1(10),
      O => int_layerStartY_10(10)
    );
\int_layerStartY_1[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => layerStartY_1(11),
      O => int_layerStartY_10(11)
    );
\int_layerStartY_1[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => layerStartY_1(12),
      O => int_layerStartY_10(12)
    );
\int_layerStartY_1[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => layerStartY_1(13),
      O => int_layerStartY_10(13)
    );
\int_layerStartY_1[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => layerStartY_1(14),
      O => int_layerStartY_10(14)
    );
\int_layerStartY_1[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \waddr_reg_n_9_[4]\,
      I1 => \int_layerAlpha_1[15]_i_3_n_9\,
      O => \int_layerStartY_1[15]_i_1_n_9\
    );
\int_layerStartY_1[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => layerStartY_1(15),
      O => int_layerStartY_10(15)
    );
\int_layerStartY_1[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => layerStartY_1(1),
      O => int_layerStartY_10(1)
    );
\int_layerStartY_1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => layerStartY_1(2),
      O => int_layerStartY_10(2)
    );
\int_layerStartY_1[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => layerStartY_1(3),
      O => int_layerStartY_10(3)
    );
\int_layerStartY_1[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => layerStartY_1(4),
      O => int_layerStartY_10(4)
    );
\int_layerStartY_1[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => layerStartY_1(5),
      O => int_layerStartY_10(5)
    );
\int_layerStartY_1[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => layerStartY_1(6),
      O => int_layerStartY_10(6)
    );
\int_layerStartY_1[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => layerStartY_1(7),
      O => int_layerStartY_10(7)
    );
\int_layerStartY_1[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => layerStartY_1(8),
      O => int_layerStartY_10(8)
    );
\int_layerStartY_1[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => layerStartY_1(9),
      O => int_layerStartY_10(9)
    );
\int_layerStartY_1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerStartY_1[15]_i_1_n_9\,
      D => int_layerStartY_10(0),
      Q => layerStartY_1(0),
      R => SR(0)
    );
\int_layerStartY_1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerStartY_1[15]_i_1_n_9\,
      D => int_layerStartY_10(10),
      Q => layerStartY_1(10),
      R => SR(0)
    );
\int_layerStartY_1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerStartY_1[15]_i_1_n_9\,
      D => int_layerStartY_10(11),
      Q => layerStartY_1(11),
      R => SR(0)
    );
\int_layerStartY_1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerStartY_1[15]_i_1_n_9\,
      D => int_layerStartY_10(12),
      Q => layerStartY_1(12),
      R => SR(0)
    );
\int_layerStartY_1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerStartY_1[15]_i_1_n_9\,
      D => int_layerStartY_10(13),
      Q => layerStartY_1(13),
      R => SR(0)
    );
\int_layerStartY_1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerStartY_1[15]_i_1_n_9\,
      D => int_layerStartY_10(14),
      Q => layerStartY_1(14),
      R => SR(0)
    );
\int_layerStartY_1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerStartY_1[15]_i_1_n_9\,
      D => int_layerStartY_10(15),
      Q => layerStartY_1(15),
      R => SR(0)
    );
\int_layerStartY_1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerStartY_1[15]_i_1_n_9\,
      D => int_layerStartY_10(1),
      Q => layerStartY_1(1),
      R => SR(0)
    );
\int_layerStartY_1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerStartY_1[15]_i_1_n_9\,
      D => int_layerStartY_10(2),
      Q => layerStartY_1(2),
      R => SR(0)
    );
\int_layerStartY_1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerStartY_1[15]_i_1_n_9\,
      D => int_layerStartY_10(3),
      Q => layerStartY_1(3),
      R => SR(0)
    );
\int_layerStartY_1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerStartY_1[15]_i_1_n_9\,
      D => int_layerStartY_10(4),
      Q => layerStartY_1(4),
      R => SR(0)
    );
\int_layerStartY_1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerStartY_1[15]_i_1_n_9\,
      D => int_layerStartY_10(5),
      Q => layerStartY_1(5),
      R => SR(0)
    );
\int_layerStartY_1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerStartY_1[15]_i_1_n_9\,
      D => int_layerStartY_10(6),
      Q => layerStartY_1(6),
      R => SR(0)
    );
\int_layerStartY_1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerStartY_1[15]_i_1_n_9\,
      D => int_layerStartY_10(7),
      Q => layerStartY_1(7),
      R => SR(0)
    );
\int_layerStartY_1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerStartY_1[15]_i_1_n_9\,
      D => int_layerStartY_10(8),
      Q => layerStartY_1(8),
      R => SR(0)
    );
\int_layerStartY_1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerStartY_1[15]_i_1_n_9\,
      D => int_layerStartY_10(9),
      Q => layerStartY_1(9),
      R => SR(0)
    );
\int_layerStartY_2[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => layerStartY_2(0),
      O => int_layerStartY_20(0)
    );
\int_layerStartY_2[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => layerStartY_2(10),
      O => int_layerStartY_20(10)
    );
\int_layerStartY_2[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => layerStartY_2(11),
      O => int_layerStartY_20(11)
    );
\int_layerStartY_2[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => layerStartY_2(12),
      O => int_layerStartY_20(12)
    );
\int_layerStartY_2[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => layerStartY_2(13),
      O => int_layerStartY_20(13)
    );
\int_layerStartY_2[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => layerStartY_2(14),
      O => int_layerStartY_20(14)
    );
\int_layerStartY_2[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \waddr_reg_n_9_[4]\,
      I1 => \int_layerAlpha_2[15]_i_3_n_9\,
      O => \int_layerStartY_2[15]_i_1_n_9\
    );
\int_layerStartY_2[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => layerStartY_2(15),
      O => int_layerStartY_20(15)
    );
\int_layerStartY_2[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => layerStartY_2(1),
      O => int_layerStartY_20(1)
    );
\int_layerStartY_2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => layerStartY_2(2),
      O => int_layerStartY_20(2)
    );
\int_layerStartY_2[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => layerStartY_2(3),
      O => int_layerStartY_20(3)
    );
\int_layerStartY_2[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => layerStartY_2(4),
      O => int_layerStartY_20(4)
    );
\int_layerStartY_2[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => layerStartY_2(5),
      O => int_layerStartY_20(5)
    );
\int_layerStartY_2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => layerStartY_2(6),
      O => int_layerStartY_20(6)
    );
\int_layerStartY_2[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => layerStartY_2(7),
      O => int_layerStartY_20(7)
    );
\int_layerStartY_2[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => layerStartY_2(8),
      O => int_layerStartY_20(8)
    );
\int_layerStartY_2[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => layerStartY_2(9),
      O => int_layerStartY_20(9)
    );
\int_layerStartY_2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerStartY_2[15]_i_1_n_9\,
      D => int_layerStartY_20(0),
      Q => layerStartY_2(0),
      R => SR(0)
    );
\int_layerStartY_2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerStartY_2[15]_i_1_n_9\,
      D => int_layerStartY_20(10),
      Q => layerStartY_2(10),
      R => SR(0)
    );
\int_layerStartY_2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerStartY_2[15]_i_1_n_9\,
      D => int_layerStartY_20(11),
      Q => layerStartY_2(11),
      R => SR(0)
    );
\int_layerStartY_2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerStartY_2[15]_i_1_n_9\,
      D => int_layerStartY_20(12),
      Q => layerStartY_2(12),
      R => SR(0)
    );
\int_layerStartY_2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerStartY_2[15]_i_1_n_9\,
      D => int_layerStartY_20(13),
      Q => layerStartY_2(13),
      R => SR(0)
    );
\int_layerStartY_2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerStartY_2[15]_i_1_n_9\,
      D => int_layerStartY_20(14),
      Q => layerStartY_2(14),
      R => SR(0)
    );
\int_layerStartY_2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerStartY_2[15]_i_1_n_9\,
      D => int_layerStartY_20(15),
      Q => layerStartY_2(15),
      R => SR(0)
    );
\int_layerStartY_2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerStartY_2[15]_i_1_n_9\,
      D => int_layerStartY_20(1),
      Q => layerStartY_2(1),
      R => SR(0)
    );
\int_layerStartY_2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerStartY_2[15]_i_1_n_9\,
      D => int_layerStartY_20(2),
      Q => layerStartY_2(2),
      R => SR(0)
    );
\int_layerStartY_2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerStartY_2[15]_i_1_n_9\,
      D => int_layerStartY_20(3),
      Q => layerStartY_2(3),
      R => SR(0)
    );
\int_layerStartY_2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerStartY_2[15]_i_1_n_9\,
      D => int_layerStartY_20(4),
      Q => layerStartY_2(4),
      R => SR(0)
    );
\int_layerStartY_2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerStartY_2[15]_i_1_n_9\,
      D => int_layerStartY_20(5),
      Q => layerStartY_2(5),
      R => SR(0)
    );
\int_layerStartY_2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerStartY_2[15]_i_1_n_9\,
      D => int_layerStartY_20(6),
      Q => layerStartY_2(6),
      R => SR(0)
    );
\int_layerStartY_2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerStartY_2[15]_i_1_n_9\,
      D => int_layerStartY_20(7),
      Q => layerStartY_2(7),
      R => SR(0)
    );
\int_layerStartY_2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerStartY_2[15]_i_1_n_9\,
      D => int_layerStartY_20(8),
      Q => layerStartY_2(8),
      R => SR(0)
    );
\int_layerStartY_2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerStartY_2[15]_i_1_n_9\,
      D => int_layerStartY_20(9),
      Q => layerStartY_2(9),
      R => SR(0)
    );
\int_layerStride_1[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \int_layerStride_1_reg_n_9_[0]\,
      O => int_layerStride_10(0)
    );
\int_layerStride_1[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_layerStride_1_reg_n_9_[10]\,
      O => int_layerStride_10(10)
    );
\int_layerStride_1[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_layerStride_1_reg_n_9_[11]\,
      O => int_layerStride_10(11)
    );
\int_layerStride_1[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_layerStride_1_reg_n_9_[12]\,
      O => int_layerStride_10(12)
    );
\int_layerStride_1[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_layerStride_1_reg_n_9_[13]\,
      O => int_layerStride_10(13)
    );
\int_layerStride_1[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_layerStride_1_reg_n_9_[14]\,
      O => int_layerStride_10(14)
    );
\int_layerStride_1[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \int_layerStride_1[15]_i_3_n_9\,
      I1 => \waddr_reg_n_9_[4]\,
      O => \int_layerStride_1[15]_i_1_n_9\
    );
\int_layerStride_1[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_layerStride_1_reg_n_9_[15]\,
      O => int_layerStride_10(15)
    );
\int_layerStride_1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \waddr_reg_n_9_[5]\,
      I1 => \waddr_reg_n_9_[3]\,
      I2 => \int_layerAlpha_1[15]_i_4_n_9\,
      I3 => \waddr_reg_n_9_[6]\,
      I4 => \waddr_reg_n_9_[2]\,
      I5 => \waddr_reg_n_9_[8]\,
      O => \int_layerStride_1[15]_i_3_n_9\
    );
\int_layerStride_1[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \int_layerStride_1_reg_n_9_[1]\,
      O => int_layerStride_10(1)
    );
\int_layerStride_1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \int_layerStride_1_reg_n_9_[2]\,
      O => int_layerStride_10(2)
    );
\int_layerStride_1[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \int_layerStride_1_reg_n_9_[3]\,
      O => int_layerStride_10(3)
    );
\int_layerStride_1[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \int_layerStride_1_reg_n_9_[4]\,
      O => int_layerStride_10(4)
    );
\int_layerStride_1[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \int_layerStride_1_reg_n_9_[5]\,
      O => int_layerStride_10(5)
    );
\int_layerStride_1[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \int_layerStride_1_reg_n_9_[6]\,
      O => int_layerStride_10(6)
    );
\int_layerStride_1[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \int_layerStride_1_reg_n_9_[7]\,
      O => int_layerStride_10(7)
    );
\int_layerStride_1[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_layerStride_1_reg_n_9_[8]\,
      O => int_layerStride_10(8)
    );
\int_layerStride_1[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_layerStride_1_reg_n_9_[9]\,
      O => int_layerStride_10(9)
    );
\int_layerStride_1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerStride_1[15]_i_1_n_9\,
      D => int_layerStride_10(0),
      Q => \int_layerStride_1_reg_n_9_[0]\,
      R => SR(0)
    );
\int_layerStride_1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerStride_1[15]_i_1_n_9\,
      D => int_layerStride_10(10),
      Q => \int_layerStride_1_reg_n_9_[10]\,
      R => SR(0)
    );
\int_layerStride_1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerStride_1[15]_i_1_n_9\,
      D => int_layerStride_10(11),
      Q => \int_layerStride_1_reg_n_9_[11]\,
      R => SR(0)
    );
\int_layerStride_1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerStride_1[15]_i_1_n_9\,
      D => int_layerStride_10(12),
      Q => \int_layerStride_1_reg_n_9_[12]\,
      R => SR(0)
    );
\int_layerStride_1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerStride_1[15]_i_1_n_9\,
      D => int_layerStride_10(13),
      Q => \int_layerStride_1_reg_n_9_[13]\,
      R => SR(0)
    );
\int_layerStride_1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerStride_1[15]_i_1_n_9\,
      D => int_layerStride_10(14),
      Q => \int_layerStride_1_reg_n_9_[14]\,
      R => SR(0)
    );
\int_layerStride_1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerStride_1[15]_i_1_n_9\,
      D => int_layerStride_10(15),
      Q => \int_layerStride_1_reg_n_9_[15]\,
      R => SR(0)
    );
\int_layerStride_1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerStride_1[15]_i_1_n_9\,
      D => int_layerStride_10(1),
      Q => \int_layerStride_1_reg_n_9_[1]\,
      R => SR(0)
    );
\int_layerStride_1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerStride_1[15]_i_1_n_9\,
      D => int_layerStride_10(2),
      Q => \int_layerStride_1_reg_n_9_[2]\,
      R => SR(0)
    );
\int_layerStride_1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerStride_1[15]_i_1_n_9\,
      D => int_layerStride_10(3),
      Q => \int_layerStride_1_reg_n_9_[3]\,
      R => SR(0)
    );
\int_layerStride_1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerStride_1[15]_i_1_n_9\,
      D => int_layerStride_10(4),
      Q => \int_layerStride_1_reg_n_9_[4]\,
      R => SR(0)
    );
\int_layerStride_1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerStride_1[15]_i_1_n_9\,
      D => int_layerStride_10(5),
      Q => \int_layerStride_1_reg_n_9_[5]\,
      R => SR(0)
    );
\int_layerStride_1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerStride_1[15]_i_1_n_9\,
      D => int_layerStride_10(6),
      Q => \int_layerStride_1_reg_n_9_[6]\,
      R => SR(0)
    );
\int_layerStride_1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerStride_1[15]_i_1_n_9\,
      D => int_layerStride_10(7),
      Q => \int_layerStride_1_reg_n_9_[7]\,
      R => SR(0)
    );
\int_layerStride_1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerStride_1[15]_i_1_n_9\,
      D => int_layerStride_10(8),
      Q => \int_layerStride_1_reg_n_9_[8]\,
      R => SR(0)
    );
\int_layerStride_1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerStride_1[15]_i_1_n_9\,
      D => int_layerStride_10(9),
      Q => \int_layerStride_1_reg_n_9_[9]\,
      R => SR(0)
    );
\int_layerStride_2[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \int_layerStride_2_reg_n_9_[0]\,
      O => int_layerStride_20(0)
    );
\int_layerStride_2[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_layerStride_2_reg_n_9_[10]\,
      O => int_layerStride_20(10)
    );
\int_layerStride_2[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_layerStride_2_reg_n_9_[11]\,
      O => int_layerStride_20(11)
    );
\int_layerStride_2[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_layerStride_2_reg_n_9_[12]\,
      O => int_layerStride_20(12)
    );
\int_layerStride_2[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_layerStride_2_reg_n_9_[13]\,
      O => int_layerStride_20(13)
    );
\int_layerStride_2[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_layerStride_2_reg_n_9_[14]\,
      O => int_layerStride_20(14)
    );
\int_layerStride_2[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \int_layerStride_2[15]_i_3_n_9\,
      I1 => \waddr_reg_n_9_[4]\,
      O => \int_layerStride_2[15]_i_1_n_9\
    );
\int_layerStride_2[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_layerStride_2_reg_n_9_[15]\,
      O => int_layerStride_20(15)
    );
\int_layerStride_2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \waddr_reg_n_9_[5]\,
      I1 => \waddr_reg_n_9_[3]\,
      I2 => \int_layerAlpha_1[15]_i_4_n_9\,
      I3 => \waddr_reg_n_9_[8]\,
      I4 => \waddr_reg_n_9_[6]\,
      I5 => \waddr_reg_n_9_[2]\,
      O => \int_layerStride_2[15]_i_3_n_9\
    );
\int_layerStride_2[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \int_layerStride_2_reg_n_9_[1]\,
      O => int_layerStride_20(1)
    );
\int_layerStride_2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \int_layerStride_2_reg_n_9_[2]\,
      O => int_layerStride_20(2)
    );
\int_layerStride_2[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \int_layerStride_2_reg_n_9_[3]\,
      O => int_layerStride_20(3)
    );
\int_layerStride_2[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \int_layerStride_2_reg_n_9_[4]\,
      O => int_layerStride_20(4)
    );
\int_layerStride_2[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \int_layerStride_2_reg_n_9_[5]\,
      O => int_layerStride_20(5)
    );
\int_layerStride_2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \int_layerStride_2_reg_n_9_[6]\,
      O => int_layerStride_20(6)
    );
\int_layerStride_2[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \int_layerStride_2_reg_n_9_[7]\,
      O => int_layerStride_20(7)
    );
\int_layerStride_2[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_layerStride_2_reg_n_9_[8]\,
      O => int_layerStride_20(8)
    );
\int_layerStride_2[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_layerStride_2_reg_n_9_[9]\,
      O => int_layerStride_20(9)
    );
\int_layerStride_2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerStride_2[15]_i_1_n_9\,
      D => int_layerStride_20(0),
      Q => \int_layerStride_2_reg_n_9_[0]\,
      R => SR(0)
    );
\int_layerStride_2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerStride_2[15]_i_1_n_9\,
      D => int_layerStride_20(10),
      Q => \int_layerStride_2_reg_n_9_[10]\,
      R => SR(0)
    );
\int_layerStride_2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerStride_2[15]_i_1_n_9\,
      D => int_layerStride_20(11),
      Q => \int_layerStride_2_reg_n_9_[11]\,
      R => SR(0)
    );
\int_layerStride_2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerStride_2[15]_i_1_n_9\,
      D => int_layerStride_20(12),
      Q => \int_layerStride_2_reg_n_9_[12]\,
      R => SR(0)
    );
\int_layerStride_2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerStride_2[15]_i_1_n_9\,
      D => int_layerStride_20(13),
      Q => \int_layerStride_2_reg_n_9_[13]\,
      R => SR(0)
    );
\int_layerStride_2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerStride_2[15]_i_1_n_9\,
      D => int_layerStride_20(14),
      Q => \int_layerStride_2_reg_n_9_[14]\,
      R => SR(0)
    );
\int_layerStride_2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerStride_2[15]_i_1_n_9\,
      D => int_layerStride_20(15),
      Q => \int_layerStride_2_reg_n_9_[15]\,
      R => SR(0)
    );
\int_layerStride_2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerStride_2[15]_i_1_n_9\,
      D => int_layerStride_20(1),
      Q => \int_layerStride_2_reg_n_9_[1]\,
      R => SR(0)
    );
\int_layerStride_2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerStride_2[15]_i_1_n_9\,
      D => int_layerStride_20(2),
      Q => \int_layerStride_2_reg_n_9_[2]\,
      R => SR(0)
    );
\int_layerStride_2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerStride_2[15]_i_1_n_9\,
      D => int_layerStride_20(3),
      Q => \int_layerStride_2_reg_n_9_[3]\,
      R => SR(0)
    );
\int_layerStride_2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerStride_2[15]_i_1_n_9\,
      D => int_layerStride_20(4),
      Q => \int_layerStride_2_reg_n_9_[4]\,
      R => SR(0)
    );
\int_layerStride_2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerStride_2[15]_i_1_n_9\,
      D => int_layerStride_20(5),
      Q => \int_layerStride_2_reg_n_9_[5]\,
      R => SR(0)
    );
\int_layerStride_2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerStride_2[15]_i_1_n_9\,
      D => int_layerStride_20(6),
      Q => \int_layerStride_2_reg_n_9_[6]\,
      R => SR(0)
    );
\int_layerStride_2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerStride_2[15]_i_1_n_9\,
      D => int_layerStride_20(7),
      Q => \int_layerStride_2_reg_n_9_[7]\,
      R => SR(0)
    );
\int_layerStride_2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerStride_2[15]_i_1_n_9\,
      D => int_layerStride_20(8),
      Q => \int_layerStride_2_reg_n_9_[8]\,
      R => SR(0)
    );
\int_layerStride_2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerStride_2[15]_i_1_n_9\,
      D => int_layerStride_20(9),
      Q => \int_layerStride_2_reg_n_9_[9]\,
      R => SR(0)
    );
\int_layerWidth_1[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^layerwidth_1\(0),
      O => int_layerWidth_10(0)
    );
\int_layerWidth_1[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^layerwidth_1\(10),
      O => int_layerWidth_10(10)
    );
\int_layerWidth_1[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^layerwidth_1\(11),
      O => int_layerWidth_10(11)
    );
\int_layerWidth_1[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^layerwidth_1\(12),
      O => int_layerWidth_10(12)
    );
\int_layerWidth_1[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^layerwidth_1\(13),
      O => int_layerWidth_10(13)
    );
\int_layerWidth_1[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^layerwidth_1\(14),
      O => int_layerWidth_10(14)
    );
\int_layerWidth_1[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \waddr_reg_n_9_[4]\,
      I1 => \int_layerStartX_1[15]_i_3_n_9\,
      O => \int_layerWidth_1[15]_i_1_n_9\
    );
\int_layerWidth_1[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^layerwidth_1\(15),
      O => int_layerWidth_10(15)
    );
\int_layerWidth_1[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^layerwidth_1\(1),
      O => int_layerWidth_10(1)
    );
\int_layerWidth_1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^layerwidth_1\(2),
      O => int_layerWidth_10(2)
    );
\int_layerWidth_1[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^layerwidth_1\(3),
      O => int_layerWidth_10(3)
    );
\int_layerWidth_1[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^layerwidth_1\(4),
      O => int_layerWidth_10(4)
    );
\int_layerWidth_1[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^layerwidth_1\(5),
      O => int_layerWidth_10(5)
    );
\int_layerWidth_1[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^layerwidth_1\(6),
      O => int_layerWidth_10(6)
    );
\int_layerWidth_1[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^layerwidth_1\(7),
      O => int_layerWidth_10(7)
    );
\int_layerWidth_1[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^layerwidth_1\(8),
      O => int_layerWidth_10(8)
    );
\int_layerWidth_1[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^layerwidth_1\(9),
      O => int_layerWidth_10(9)
    );
\int_layerWidth_1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerWidth_1[15]_i_1_n_9\,
      D => int_layerWidth_10(0),
      Q => \^layerwidth_1\(0),
      R => SR(0)
    );
\int_layerWidth_1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerWidth_1[15]_i_1_n_9\,
      D => int_layerWidth_10(10),
      Q => \^layerwidth_1\(10),
      R => SR(0)
    );
\int_layerWidth_1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerWidth_1[15]_i_1_n_9\,
      D => int_layerWidth_10(11),
      Q => \^layerwidth_1\(11),
      R => SR(0)
    );
\int_layerWidth_1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerWidth_1[15]_i_1_n_9\,
      D => int_layerWidth_10(12),
      Q => \^layerwidth_1\(12),
      R => SR(0)
    );
\int_layerWidth_1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerWidth_1[15]_i_1_n_9\,
      D => int_layerWidth_10(13),
      Q => \^layerwidth_1\(13),
      R => SR(0)
    );
\int_layerWidth_1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerWidth_1[15]_i_1_n_9\,
      D => int_layerWidth_10(14),
      Q => \^layerwidth_1\(14),
      R => SR(0)
    );
\int_layerWidth_1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerWidth_1[15]_i_1_n_9\,
      D => int_layerWidth_10(15),
      Q => \^layerwidth_1\(15),
      R => SR(0)
    );
\int_layerWidth_1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerWidth_1[15]_i_1_n_9\,
      D => int_layerWidth_10(1),
      Q => \^layerwidth_1\(1),
      R => SR(0)
    );
\int_layerWidth_1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerWidth_1[15]_i_1_n_9\,
      D => int_layerWidth_10(2),
      Q => \^layerwidth_1\(2),
      R => SR(0)
    );
\int_layerWidth_1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerWidth_1[15]_i_1_n_9\,
      D => int_layerWidth_10(3),
      Q => \^layerwidth_1\(3),
      R => SR(0)
    );
\int_layerWidth_1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerWidth_1[15]_i_1_n_9\,
      D => int_layerWidth_10(4),
      Q => \^layerwidth_1\(4),
      R => SR(0)
    );
\int_layerWidth_1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerWidth_1[15]_i_1_n_9\,
      D => int_layerWidth_10(5),
      Q => \^layerwidth_1\(5),
      R => SR(0)
    );
\int_layerWidth_1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerWidth_1[15]_i_1_n_9\,
      D => int_layerWidth_10(6),
      Q => \^layerwidth_1\(6),
      R => SR(0)
    );
\int_layerWidth_1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerWidth_1[15]_i_1_n_9\,
      D => int_layerWidth_10(7),
      Q => \^layerwidth_1\(7),
      R => SR(0)
    );
\int_layerWidth_1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerWidth_1[15]_i_1_n_9\,
      D => int_layerWidth_10(8),
      Q => \^layerwidth_1\(8),
      R => SR(0)
    );
\int_layerWidth_1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerWidth_1[15]_i_1_n_9\,
      D => int_layerWidth_10(9),
      Q => \^layerwidth_1\(9),
      R => SR(0)
    );
\int_layerWidth_2[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^layerwidth_2\(0),
      O => int_layerWidth_20(0)
    );
\int_layerWidth_2[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^layerwidth_2\(10),
      O => int_layerWidth_20(10)
    );
\int_layerWidth_2[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^layerwidth_2\(11),
      O => int_layerWidth_20(11)
    );
\int_layerWidth_2[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^layerwidth_2\(12),
      O => int_layerWidth_20(12)
    );
\int_layerWidth_2[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^layerwidth_2\(13),
      O => int_layerWidth_20(13)
    );
\int_layerWidth_2[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^layerwidth_2\(14),
      O => int_layerWidth_20(14)
    );
\int_layerWidth_2[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \waddr_reg_n_9_[4]\,
      I1 => \int_layerStartX_2[15]_i_3_n_9\,
      O => \int_layerWidth_2[15]_i_1_n_9\
    );
\int_layerWidth_2[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^layerwidth_2\(15),
      O => int_layerWidth_20(15)
    );
\int_layerWidth_2[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^layerwidth_2\(1),
      O => int_layerWidth_20(1)
    );
\int_layerWidth_2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^layerwidth_2\(2),
      O => int_layerWidth_20(2)
    );
\int_layerWidth_2[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^layerwidth_2\(3),
      O => int_layerWidth_20(3)
    );
\int_layerWidth_2[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^layerwidth_2\(4),
      O => int_layerWidth_20(4)
    );
\int_layerWidth_2[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^layerwidth_2\(5),
      O => int_layerWidth_20(5)
    );
\int_layerWidth_2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^layerwidth_2\(6),
      O => int_layerWidth_20(6)
    );
\int_layerWidth_2[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^layerwidth_2\(7),
      O => int_layerWidth_20(7)
    );
\int_layerWidth_2[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^layerwidth_2\(8),
      O => int_layerWidth_20(8)
    );
\int_layerWidth_2[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^layerwidth_2\(9),
      O => int_layerWidth_20(9)
    );
\int_layerWidth_2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerWidth_2[15]_i_1_n_9\,
      D => int_layerWidth_20(0),
      Q => \^layerwidth_2\(0),
      R => SR(0)
    );
\int_layerWidth_2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerWidth_2[15]_i_1_n_9\,
      D => int_layerWidth_20(10),
      Q => \^layerwidth_2\(10),
      R => SR(0)
    );
\int_layerWidth_2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerWidth_2[15]_i_1_n_9\,
      D => int_layerWidth_20(11),
      Q => \^layerwidth_2\(11),
      R => SR(0)
    );
\int_layerWidth_2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerWidth_2[15]_i_1_n_9\,
      D => int_layerWidth_20(12),
      Q => \^layerwidth_2\(12),
      R => SR(0)
    );
\int_layerWidth_2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerWidth_2[15]_i_1_n_9\,
      D => int_layerWidth_20(13),
      Q => \^layerwidth_2\(13),
      R => SR(0)
    );
\int_layerWidth_2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerWidth_2[15]_i_1_n_9\,
      D => int_layerWidth_20(14),
      Q => \^layerwidth_2\(14),
      R => SR(0)
    );
\int_layerWidth_2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerWidth_2[15]_i_1_n_9\,
      D => int_layerWidth_20(15),
      Q => \^layerwidth_2\(15),
      R => SR(0)
    );
\int_layerWidth_2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerWidth_2[15]_i_1_n_9\,
      D => int_layerWidth_20(1),
      Q => \^layerwidth_2\(1),
      R => SR(0)
    );
\int_layerWidth_2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerWidth_2[15]_i_1_n_9\,
      D => int_layerWidth_20(2),
      Q => \^layerwidth_2\(2),
      R => SR(0)
    );
\int_layerWidth_2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerWidth_2[15]_i_1_n_9\,
      D => int_layerWidth_20(3),
      Q => \^layerwidth_2\(3),
      R => SR(0)
    );
\int_layerWidth_2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerWidth_2[15]_i_1_n_9\,
      D => int_layerWidth_20(4),
      Q => \^layerwidth_2\(4),
      R => SR(0)
    );
\int_layerWidth_2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerWidth_2[15]_i_1_n_9\,
      D => int_layerWidth_20(5),
      Q => \^layerwidth_2\(5),
      R => SR(0)
    );
\int_layerWidth_2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerWidth_2[15]_i_1_n_9\,
      D => int_layerWidth_20(6),
      Q => \^layerwidth_2\(6),
      R => SR(0)
    );
\int_layerWidth_2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerWidth_2[15]_i_1_n_9\,
      D => int_layerWidth_20(7),
      Q => \^layerwidth_2\(7),
      R => SR(0)
    );
\int_layerWidth_2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerWidth_2[15]_i_1_n_9\,
      D => int_layerWidth_20(8),
      Q => \^layerwidth_2\(8),
      R => SR(0)
    );
\int_layerWidth_2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_layerWidth_2[15]_i_1_n_9\,
      D => int_layerWidth_20(9),
      Q => \^layerwidth_2\(9),
      R => SR(0)
    );
\int_reserve[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \int_reserve_reg_n_9_[0]\,
      O => int_reserve0(0)
    );
\int_reserve[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_reserve_reg_n_9_[10]\,
      O => int_reserve0(10)
    );
\int_reserve[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_reserve_reg_n_9_[11]\,
      O => int_reserve0(11)
    );
\int_reserve[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_reserve_reg_n_9_[12]\,
      O => int_reserve0(12)
    );
\int_reserve[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_reserve_reg_n_9_[13]\,
      O => int_reserve0(13)
    );
\int_reserve[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_reserve_reg_n_9_[14]\,
      O => int_reserve0(14)
    );
\int_reserve[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => \waddr_reg_n_9_[11]\,
      I1 => \waddr_reg_n_9_[10]\,
      I2 => \waddr_reg_n_9_[2]\,
      I3 => \waddr_reg_n_9_[3]\,
      I4 => p_0_out(12),
      I5 => \int_reserve[15]_i_4_n_9\,
      O => \int_reserve[15]_i_1_n_9\
    );
\int_reserve[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_reserve_reg_n_9_[15]\,
      O => int_reserve0(15)
    );
\int_reserve[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_CTRL_WVALID,
      I1 => \^fsm_onehot_wstate_reg[2]_0\,
      O => p_0_out(12)
    );
\int_reserve[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \waddr_reg_n_9_[4]\,
      I1 => \waddr_reg_n_9_[5]\,
      I2 => \waddr_reg_n_9_[6]\,
      I3 => \waddr_reg_n_9_[8]\,
      I4 => \waddr_reg_n_9_[9]\,
      I5 => \waddr_reg_n_9_[7]\,
      O => \int_reserve[15]_i_4_n_9\
    );
\int_reserve[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \int_reserve_reg_n_9_[1]\,
      O => int_reserve0(1)
    );
\int_reserve[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \int_reserve_reg_n_9_[2]\,
      O => int_reserve0(2)
    );
\int_reserve[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \int_reserve_reg_n_9_[3]\,
      O => int_reserve0(3)
    );
\int_reserve[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \int_reserve_reg_n_9_[4]\,
      O => int_reserve0(4)
    );
\int_reserve[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \int_reserve_reg_n_9_[5]\,
      O => int_reserve0(5)
    );
\int_reserve[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \int_reserve_reg_n_9_[6]\,
      O => int_reserve0(6)
    );
\int_reserve[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \int_reserve_reg_n_9_[7]\,
      O => int_reserve0(7)
    );
\int_reserve[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_reserve_reg_n_9_[8]\,
      O => int_reserve0(8)
    );
\int_reserve[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_reserve_reg_n_9_[9]\,
      O => int_reserve0(9)
    );
\int_reserve_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_reserve[15]_i_1_n_9\,
      D => int_reserve0(0),
      Q => \int_reserve_reg_n_9_[0]\,
      R => SR(0)
    );
\int_reserve_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_reserve[15]_i_1_n_9\,
      D => int_reserve0(10),
      Q => \int_reserve_reg_n_9_[10]\,
      R => SR(0)
    );
\int_reserve_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_reserve[15]_i_1_n_9\,
      D => int_reserve0(11),
      Q => \int_reserve_reg_n_9_[11]\,
      R => SR(0)
    );
\int_reserve_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_reserve[15]_i_1_n_9\,
      D => int_reserve0(12),
      Q => \int_reserve_reg_n_9_[12]\,
      R => SR(0)
    );
\int_reserve_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_reserve[15]_i_1_n_9\,
      D => int_reserve0(13),
      Q => \int_reserve_reg_n_9_[13]\,
      R => SR(0)
    );
\int_reserve_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_reserve[15]_i_1_n_9\,
      D => int_reserve0(14),
      Q => \int_reserve_reg_n_9_[14]\,
      R => SR(0)
    );
\int_reserve_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_reserve[15]_i_1_n_9\,
      D => int_reserve0(15),
      Q => \int_reserve_reg_n_9_[15]\,
      R => SR(0)
    );
\int_reserve_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_reserve[15]_i_1_n_9\,
      D => int_reserve0(1),
      Q => \int_reserve_reg_n_9_[1]\,
      R => SR(0)
    );
\int_reserve_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_reserve[15]_i_1_n_9\,
      D => int_reserve0(2),
      Q => \int_reserve_reg_n_9_[2]\,
      R => SR(0)
    );
\int_reserve_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_reserve[15]_i_1_n_9\,
      D => int_reserve0(3),
      Q => \int_reserve_reg_n_9_[3]\,
      R => SR(0)
    );
\int_reserve_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_reserve[15]_i_1_n_9\,
      D => int_reserve0(4),
      Q => \int_reserve_reg_n_9_[4]\,
      R => SR(0)
    );
\int_reserve_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_reserve[15]_i_1_n_9\,
      D => int_reserve0(5),
      Q => \int_reserve_reg_n_9_[5]\,
      R => SR(0)
    );
\int_reserve_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_reserve[15]_i_1_n_9\,
      D => int_reserve0(6),
      Q => \int_reserve_reg_n_9_[6]\,
      R => SR(0)
    );
\int_reserve_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_reserve[15]_i_1_n_9\,
      D => int_reserve0(7),
      Q => \int_reserve_reg_n_9_[7]\,
      R => SR(0)
    );
\int_reserve_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_reserve[15]_i_1_n_9\,
      D => int_reserve0(8),
      Q => \int_reserve_reg_n_9_[8]\,
      R => SR(0)
    );
\int_reserve_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_reserve[15]_i_1_n_9\,
      D => int_reserve0(9),
      Q => \int_reserve_reg_n_9_[9]\,
      R => SR(0)
    );
int_task_ap_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7520FFFF75207520"
    )
        port map (
      I0 => auto_restart_status_reg_n_9,
      I1 => p_22_in(2),
      I2 => ap_idle,
      I3 => int_ap_start_reg_0,
      I4 => int_task_ap_done0,
      I5 => \int_task_ap_done__0\,
      O => int_task_ap_done_i_1_n_9
    );
int_task_ap_done_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000000"
    )
        port map (
      I0 => \rdata[0]_i_8_n_9\,
      I1 => int_task_ap_done_i_3_n_9,
      I2 => int_task_ap_done_i_4_n_9,
      I3 => \rdata[6]_i_6_n_9\,
      I4 => int_task_ap_done_i_5_n_9,
      I5 => ar_hs,
      O => int_task_ap_done0
    );
int_task_ap_done_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(3),
      I1 => s_axi_CTRL_ARADDR(2),
      O => int_task_ap_done_i_3_n_9
    );
int_task_ap_done_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(1),
      I1 => s_axi_CTRL_ARADDR(0),
      O => int_task_ap_done_i_4_n_9
    );
int_task_ap_done_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(9),
      I1 => s_axi_CTRL_ARADDR(8),
      O => int_task_ap_done_i_5_n_9
    );
int_task_ap_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_task_ap_done_i_1_n_9,
      Q => \int_task_ap_done__0\,
      R => SR(0)
    );
\int_video_format[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \int_video_format_reg_n_9_[0]\,
      O => int_video_format0(0)
    );
\int_video_format[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_video_format_reg_n_9_[10]\,
      O => int_video_format0(10)
    );
\int_video_format[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_video_format_reg_n_9_[11]\,
      O => int_video_format0(11)
    );
\int_video_format[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_video_format_reg_n_9_[12]\,
      O => int_video_format0(12)
    );
\int_video_format[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_video_format_reg_n_9_[13]\,
      O => int_video_format0(13)
    );
\int_video_format[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_video_format_reg_n_9_[14]\,
      O => int_video_format0(14)
    );
\int_video_format[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \int_width[15]_i_3_n_9\,
      I1 => \waddr_reg_n_9_[5]\,
      I2 => \waddr_reg_n_9_[4]\,
      O => \int_video_format[15]_i_1_n_9\
    );
\int_video_format[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_video_format_reg_n_9_[15]\,
      O => int_video_format0(15)
    );
\int_video_format[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \int_video_format_reg_n_9_[1]\,
      O => int_video_format0(1)
    );
\int_video_format[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \int_video_format_reg_n_9_[2]\,
      O => int_video_format0(2)
    );
\int_video_format[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \int_video_format_reg_n_9_[3]\,
      O => int_video_format0(3)
    );
\int_video_format[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \int_video_format_reg_n_9_[4]\,
      O => int_video_format0(4)
    );
\int_video_format[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \int_video_format_reg_n_9_[5]\,
      O => int_video_format0(5)
    );
\int_video_format[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \int_video_format_reg_n_9_[6]\,
      O => int_video_format0(6)
    );
\int_video_format[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \int_video_format_reg_n_9_[7]\,
      O => int_video_format0(7)
    );
\int_video_format[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_video_format_reg_n_9_[8]\,
      O => int_video_format0(8)
    );
\int_video_format[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_video_format_reg_n_9_[9]\,
      O => int_video_format0(9)
    );
\int_video_format_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_video_format[15]_i_1_n_9\,
      D => int_video_format0(0),
      Q => \int_video_format_reg_n_9_[0]\,
      R => SR(0)
    );
\int_video_format_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_video_format[15]_i_1_n_9\,
      D => int_video_format0(10),
      Q => \int_video_format_reg_n_9_[10]\,
      R => SR(0)
    );
\int_video_format_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_video_format[15]_i_1_n_9\,
      D => int_video_format0(11),
      Q => \int_video_format_reg_n_9_[11]\,
      R => SR(0)
    );
\int_video_format_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_video_format[15]_i_1_n_9\,
      D => int_video_format0(12),
      Q => \int_video_format_reg_n_9_[12]\,
      R => SR(0)
    );
\int_video_format_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_video_format[15]_i_1_n_9\,
      D => int_video_format0(13),
      Q => \int_video_format_reg_n_9_[13]\,
      R => SR(0)
    );
\int_video_format_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_video_format[15]_i_1_n_9\,
      D => int_video_format0(14),
      Q => \int_video_format_reg_n_9_[14]\,
      R => SR(0)
    );
\int_video_format_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_video_format[15]_i_1_n_9\,
      D => int_video_format0(15),
      Q => \int_video_format_reg_n_9_[15]\,
      R => SR(0)
    );
\int_video_format_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_video_format[15]_i_1_n_9\,
      D => int_video_format0(1),
      Q => \int_video_format_reg_n_9_[1]\,
      R => SR(0)
    );
\int_video_format_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_video_format[15]_i_1_n_9\,
      D => int_video_format0(2),
      Q => \int_video_format_reg_n_9_[2]\,
      R => SR(0)
    );
\int_video_format_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_video_format[15]_i_1_n_9\,
      D => int_video_format0(3),
      Q => \int_video_format_reg_n_9_[3]\,
      R => SR(0)
    );
\int_video_format_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_video_format[15]_i_1_n_9\,
      D => int_video_format0(4),
      Q => \int_video_format_reg_n_9_[4]\,
      R => SR(0)
    );
\int_video_format_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_video_format[15]_i_1_n_9\,
      D => int_video_format0(5),
      Q => \int_video_format_reg_n_9_[5]\,
      R => SR(0)
    );
\int_video_format_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_video_format[15]_i_1_n_9\,
      D => int_video_format0(6),
      Q => \int_video_format_reg_n_9_[6]\,
      R => SR(0)
    );
\int_video_format_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_video_format[15]_i_1_n_9\,
      D => int_video_format0(7),
      Q => \int_video_format_reg_n_9_[7]\,
      R => SR(0)
    );
\int_video_format_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_video_format[15]_i_1_n_9\,
      D => int_video_format0(8),
      Q => \int_video_format_reg_n_9_[8]\,
      R => SR(0)
    );
\int_video_format_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_video_format[15]_i_1_n_9\,
      D => int_video_format0(9),
      Q => \int_video_format_reg_n_9_[9]\,
      R => SR(0)
    );
\int_width[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^width\(0),
      O => int_width0(0)
    );
\int_width[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^width\(10),
      O => int_width0(10)
    );
\int_width[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^width\(11),
      O => int_width0(11)
    );
\int_width[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_width_reg_n_9_[12]\,
      O => int_width0(12)
    );
\int_width[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_width_reg_n_9_[13]\,
      O => int_width0(13)
    );
\int_width[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_width_reg_n_9_[14]\,
      O => int_width0(14)
    );
\int_width[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \waddr_reg_n_9_[4]\,
      I1 => \int_width[15]_i_3_n_9\,
      I2 => \waddr_reg_n_9_[5]\,
      O => \int_width[15]_i_1_n_9\
    );
\int_width[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_width_reg_n_9_[15]\,
      O => int_width0(15)
    );
\int_width[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => \waddr_reg_n_9_[3]\,
      I1 => \waddr_reg_n_9_[6]\,
      I2 => \waddr_reg_n_9_[8]\,
      I3 => \waddr_reg_n_9_[9]\,
      I4 => \int_ier[1]_i_3_n_9\,
      I5 => \waddr_reg_n_9_[2]\,
      O => \int_width[15]_i_3_n_9\
    );
\int_width[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^width\(1),
      O => int_width0(1)
    );
\int_width[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^width\(2),
      O => int_width0(2)
    );
\int_width[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^width\(3),
      O => int_width0(3)
    );
\int_width[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^width\(4),
      O => int_width0(4)
    );
\int_width[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^width\(5),
      O => int_width0(5)
    );
\int_width[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^width\(6),
      O => int_width0(6)
    );
\int_width[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^width\(7),
      O => int_width0(7)
    );
\int_width[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^width\(8),
      O => int_width0(8)
    );
\int_width[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^width\(9),
      O => int_width0(9)
    );
\int_width_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_9\,
      D => int_width0(0),
      Q => \^width\(0),
      R => SR(0)
    );
\int_width_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_9\,
      D => int_width0(10),
      Q => \^width\(10),
      R => SR(0)
    );
\int_width_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_9\,
      D => int_width0(11),
      Q => \^width\(11),
      R => SR(0)
    );
\int_width_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_9\,
      D => int_width0(12),
      Q => \int_width_reg_n_9_[12]\,
      R => SR(0)
    );
\int_width_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_9\,
      D => int_width0(13),
      Q => \int_width_reg_n_9_[13]\,
      R => SR(0)
    );
\int_width_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_9\,
      D => int_width0(14),
      Q => \int_width_reg_n_9_[14]\,
      R => SR(0)
    );
\int_width_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_9\,
      D => int_width0(15),
      Q => \int_width_reg_n_9_[15]\,
      R => SR(0)
    );
\int_width_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_9\,
      D => int_width0(1),
      Q => \^width\(1),
      R => SR(0)
    );
\int_width_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_9\,
      D => int_width0(2),
      Q => \^width\(2),
      R => SR(0)
    );
\int_width_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_9\,
      D => int_width0(3),
      Q => \^width\(3),
      R => SR(0)
    );
\int_width_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_9\,
      D => int_width0(4),
      Q => \^width\(4),
      R => SR(0)
    );
\int_width_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_9\,
      D => int_width0(5),
      Q => \^width\(5),
      R => SR(0)
    );
\int_width_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_9\,
      D => int_width0(6),
      Q => \^width\(6),
      R => SR(0)
    );
\int_width_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_9\,
      D => int_width0(7),
      Q => \^width\(7),
      R => SR(0)
    );
\int_width_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_9\,
      D => int_width0(8),
      Q => \^width\(8),
      R => SR(0)
    );
\int_width_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_9\,
      D => int_width0(9),
      Q => \^width\(9),
      R => SR(0)
    );
\rdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A888FFFFA8880000"
    )
        port map (
      I0 => \rdata[0]_i_2_n_9\,
      I1 => \rdata[0]_i_3_n_9\,
      I2 => s_axi_CTRL_ARADDR(2),
      I3 => \rdata[0]_i_4_n_9\,
      I4 => ar_hs,
      I5 => \^s_axi_ctrl_rdata\(0),
      O => \rdata[0]_i_1_n_9\
    );
\rdata[0]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4A40000"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(8),
      I1 => \^background_u_g\(0),
      I2 => s_axi_CTRL_ARADDR(9),
      I3 => \^layerscalefactor_1\(0),
      I4 => \rdata[0]_i_17_n_9\,
      O => \rdata[0]_i_11_n_9\
    );
\rdata[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A8080000A808"
    )
        port map (
      I0 => \rdata[15]_i_13_n_9\,
      I1 => \^width\(0),
      I2 => s_axi_CTRL_ARADDR(9),
      I3 => layerStartY_1(0),
      I4 => s_axi_CTRL_ARADDR(8),
      I5 => layerStartY_2(0),
      O => \rdata[0]_i_12_n_9\
    );
\rdata[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A8080000A808"
    )
        port map (
      I0 => \rdata[15]_i_13_n_9\,
      I1 => \int_video_format_reg_n_9_[0]\,
      I2 => s_axi_CTRL_ARADDR(9),
      I3 => \int_layerStride_1_reg_n_9_[0]\,
      I4 => s_axi_CTRL_ARADDR(8),
      I5 => \int_layerStride_2_reg_n_9_[0]\,
      O => \rdata[0]_i_13_n_9\
    );
\rdata[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000222E2222"
    )
        port map (
      I0 => \rdata[0]_i_18_n_9\,
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => s_axi_CTRL_ARADDR(9),
      I3 => s_axi_CTRL_ARADDR(8),
      I4 => \^layerenable\(0),
      I5 => s_axi_CTRL_ARADDR(7),
      O => \rdata[0]_i_14_n_9\
    );
\rdata[0]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => layerStartX_2(0),
      I1 => s_axi_CTRL_ARADDR(8),
      I2 => layerStartX_1(0),
      I3 => s_axi_CTRL_ARADDR(9),
      I4 => \int_ier_reg_n_9_[0]\,
      O => \rdata[0]_i_15_n_9\
    );
\rdata[0]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^layerheight_2\(0),
      I1 => s_axi_CTRL_ARADDR(8),
      I2 => \^layerheight_1\(0),
      I3 => s_axi_CTRL_ARADDR(9),
      I4 => \^background_y_r\(0),
      O => \rdata[0]_i_16_n_9\
    );
\rdata[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9811"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(6),
      I1 => s_axi_CTRL_ARADDR(7),
      I2 => \^layerscalefactor_2\(0),
      I3 => s_axi_CTRL_ARADDR(8),
      O => \rdata[0]_i_17_n_9\
    );
\rdata[0]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \int_layerAlpha_2_reg_n_9_[0]\,
      I1 => s_axi_CTRL_ARADDR(8),
      I2 => \int_layerAlpha_1_reg_n_9_[0]\,
      I3 => s_axi_CTRL_ARADDR(9),
      I4 => \^ap_start\,
      O => \rdata[0]_i_18_n_9\
    );
\rdata[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008101"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(11),
      I1 => s_axi_CTRL_ARADDR(10),
      I2 => s_axi_CTRL_ARADDR(7),
      I3 => \int_reserve_reg_n_9_[0]\,
      I4 => s_axi_CTRL_ARADDR(0),
      I5 => s_axi_CTRL_ARADDR(1),
      O => \rdata[0]_i_2_n_9\
    );
\rdata[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8B8FF00"
    )
        port map (
      I0 => \rdata[0]_i_5_n_9\,
      I1 => s_axi_CTRL_ARADDR(4),
      I2 => \rdata[0]_i_6_n_9\,
      I3 => \rdata[0]_i_7_n_9\,
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => s_axi_CTRL_ARADDR(2),
      O => \rdata[0]_i_3_n_9\
    );
\rdata[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101010000000100"
    )
        port map (
      I0 => \rdata[0]_i_8_n_9\,
      I1 => s_axi_CTRL_ARADDR(9),
      I2 => s_axi_CTRL_ARADDR(8),
      I3 => int_gie_reg_n_9,
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \int_isr_reg_n_9_[0]\,
      O => \rdata[0]_i_4_n_9\
    );
\rdata[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110001000100010"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(7),
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => \rdata[0]_i_9_n_9\,
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => int_task_ap_done_i_5_n_9,
      I5 => \^background_v_b\(0),
      O => \rdata[0]_i_5_n_9\
    );
\rdata[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000D0000"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(8),
      I1 => s_axi_CTRL_ARADDR(9),
      I2 => s_axi_CTRL_ARADDR(7),
      I3 => s_axi_CTRL_ARADDR(6),
      I4 => \rdata_reg[0]_i_10_n_9\,
      O => \rdata[0]_i_6_n_9\
    );
\rdata[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rdata[0]_i_11_n_9\,
      I1 => \rdata[0]_i_12_n_9\,
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \rdata[0]_i_13_n_9\,
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => \rdata[0]_i_14_n_9\,
      O => \rdata[0]_i_7_n_9\
    );
\rdata[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(4),
      I1 => s_axi_CTRL_ARADDR(5),
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => s_axi_CTRL_ARADDR(7),
      O => \rdata[0]_i_8_n_9\
    );
\rdata[0]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \^layerwidth_2\(0),
      I1 => s_axi_CTRL_ARADDR(8),
      I2 => \^layerwidth_1\(0),
      I3 => s_axi_CTRL_ARADDR(9),
      I4 => \^height\(0),
      O => \rdata[0]_i_9_n_9\
    );
\rdata[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FF800080008000"
    )
        port map (
      I0 => \rdata[15]_i_3_n_9\,
      I1 => \rdata_reg[10]_i_2_n_9\,
      I2 => \rdata[10]_i_3_n_9\,
      I3 => s_axi_CTRL_ARADDR(3),
      I4 => \rdata[10]_i_4_n_9\,
      I5 => \rdata[10]_i_5_n_9\,
      O => \rdata[10]_i_1_n_9\
    );
\rdata[10]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFC7F7FFFFC7F7"
    )
        port map (
      I0 => \int_layerEnable_reg_n_9_[10]\,
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => s_axi_CTRL_ARADDR(9),
      I3 => \int_layerAlpha_1_reg_n_9_[10]\,
      I4 => s_axi_CTRL_ARADDR(8),
      I5 => \int_layerAlpha_2_reg_n_9_[10]\,
      O => \rdata[10]_i_11_n_9\
    );
\rdata[10]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFABFBFFFFABFB"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(6),
      I1 => \int_video_format_reg_n_9_[10]\,
      I2 => s_axi_CTRL_ARADDR(9),
      I3 => \int_layerStride_1_reg_n_9_[10]\,
      I4 => s_axi_CTRL_ARADDR(8),
      I5 => \int_layerStride_2_reg_n_9_[10]\,
      O => \rdata[10]_i_12_n_9\
    );
\rdata[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2FFFFFFE2FFFF00"
    )
        port map (
      I0 => \^layerheight_1\(10),
      I1 => s_axi_CTRL_ARADDR(8),
      I2 => \^layerheight_2\(10),
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => s_axi_CTRL_ARADDR(9),
      I5 => \^height\(10),
      O => \rdata[10]_i_3_n_9\
    );
\rdata[10]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8003"
    )
        port map (
      I0 => \int_reserve_reg_n_9_[10]\,
      I1 => s_axi_CTRL_ARADDR(7),
      I2 => s_axi_CTRL_ARADDR(10),
      I3 => s_axi_CTRL_ARADDR(11),
      O => \rdata[10]_i_4_n_9\
    );
\rdata[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800B800B8FF"
    )
        port map (
      I0 => \rdata[10]_i_8_n_9\,
      I1 => s_axi_CTRL_ARADDR(5),
      I2 => \rdata[10]_i_9_n_9\,
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => s_axi_CTRL_ARADDR(7),
      I5 => \rdata_reg[10]_i_10_n_9\,
      O => \rdata[10]_i_5_n_9\
    );
\rdata[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEECCC000C0"
    )
        port map (
      I0 => \int_background_Y_R_reg_n_9_[10]\,
      I1 => s_axi_CTRL_ARADDR(9),
      I2 => layerStartX_1(10),
      I3 => s_axi_CTRL_ARADDR(8),
      I4 => layerStartX_2(10),
      I5 => s_axi_CTRL_ARADDR(5),
      O => \rdata[10]_i_6_n_9\
    );
\rdata[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22222222FFF333F3"
    )
        port map (
      I0 => \int_background_V_B_reg_n_9_[10]\,
      I1 => s_axi_CTRL_ARADDR(9),
      I2 => \^layerwidth_1\(10),
      I3 => s_axi_CTRL_ARADDR(8),
      I4 => \^layerwidth_2\(10),
      I5 => s_axi_CTRL_ARADDR(5),
      O => \rdata[10]_i_7_n_9\
    );
\rdata[10]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80800100"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(7),
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => s_axi_CTRL_ARADDR(9),
      I3 => \int_background_U_G_reg_n_9_[10]\,
      I4 => s_axi_CTRL_ARADDR(8),
      O => \rdata[10]_i_8_n_9\
    );
\rdata[10]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A8080000A808"
    )
        port map (
      I0 => \rdata[15]_i_13_n_9\,
      I1 => \^width\(10),
      I2 => s_axi_CTRL_ARADDR(9),
      I3 => layerStartY_1(10),
      I4 => s_axi_CTRL_ARADDR(8),
      I5 => layerStartY_2(10),
      O => \rdata[10]_i_9_n_9\
    );
\rdata[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FF800080008000"
    )
        port map (
      I0 => \rdata[15]_i_3_n_9\,
      I1 => \rdata_reg[11]_i_2_n_9\,
      I2 => \rdata[11]_i_3_n_9\,
      I3 => s_axi_CTRL_ARADDR(3),
      I4 => \rdata[11]_i_4_n_9\,
      I5 => \rdata[11]_i_5_n_9\,
      O => \rdata[11]_i_1_n_9\
    );
\rdata[11]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFC7F7FFFFC7F7"
    )
        port map (
      I0 => \int_layerEnable_reg_n_9_[11]\,
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => s_axi_CTRL_ARADDR(9),
      I3 => \int_layerAlpha_1_reg_n_9_[11]\,
      I4 => s_axi_CTRL_ARADDR(8),
      I5 => \int_layerAlpha_2_reg_n_9_[11]\,
      O => \rdata[11]_i_11_n_9\
    );
\rdata[11]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFABFBFFFFABFB"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(6),
      I1 => \int_video_format_reg_n_9_[11]\,
      I2 => s_axi_CTRL_ARADDR(9),
      I3 => \int_layerStride_1_reg_n_9_[11]\,
      I4 => s_axi_CTRL_ARADDR(8),
      I5 => \int_layerStride_2_reg_n_9_[11]\,
      O => \rdata[11]_i_12_n_9\
    );
\rdata[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2FFFFFFE2FFFF00"
    )
        port map (
      I0 => \^layerheight_1\(11),
      I1 => s_axi_CTRL_ARADDR(8),
      I2 => \^layerheight_2\(11),
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => s_axi_CTRL_ARADDR(9),
      I5 => \^height\(11),
      O => \rdata[11]_i_3_n_9\
    );
\rdata[11]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8003"
    )
        port map (
      I0 => \int_reserve_reg_n_9_[11]\,
      I1 => s_axi_CTRL_ARADDR(7),
      I2 => s_axi_CTRL_ARADDR(10),
      I3 => s_axi_CTRL_ARADDR(11),
      O => \rdata[11]_i_4_n_9\
    );
\rdata[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800B800B8FF"
    )
        port map (
      I0 => \rdata[11]_i_8_n_9\,
      I1 => s_axi_CTRL_ARADDR(5),
      I2 => \rdata[11]_i_9_n_9\,
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => s_axi_CTRL_ARADDR(7),
      I5 => \rdata_reg[11]_i_10_n_9\,
      O => \rdata[11]_i_5_n_9\
    );
\rdata[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEECCC000C0"
    )
        port map (
      I0 => \int_background_Y_R_reg_n_9_[11]\,
      I1 => s_axi_CTRL_ARADDR(9),
      I2 => layerStartX_1(11),
      I3 => s_axi_CTRL_ARADDR(8),
      I4 => layerStartX_2(11),
      I5 => s_axi_CTRL_ARADDR(5),
      O => \rdata[11]_i_6_n_9\
    );
\rdata[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22222222FFF333F3"
    )
        port map (
      I0 => \int_background_V_B_reg_n_9_[11]\,
      I1 => s_axi_CTRL_ARADDR(9),
      I2 => \^layerwidth_1\(11),
      I3 => s_axi_CTRL_ARADDR(8),
      I4 => \^layerwidth_2\(11),
      I5 => s_axi_CTRL_ARADDR(5),
      O => \rdata[11]_i_7_n_9\
    );
\rdata[11]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80800100"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(7),
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => s_axi_CTRL_ARADDR(9),
      I3 => \int_background_U_G_reg_n_9_[11]\,
      I4 => s_axi_CTRL_ARADDR(8),
      O => \rdata[11]_i_8_n_9\
    );
\rdata[11]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A8080000A808"
    )
        port map (
      I0 => \rdata[15]_i_13_n_9\,
      I1 => \^width\(11),
      I2 => s_axi_CTRL_ARADDR(9),
      I3 => layerStartY_1(11),
      I4 => s_axi_CTRL_ARADDR(8),
      I5 => layerStartY_2(11),
      O => \rdata[11]_i_9_n_9\
    );
\rdata[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FF800080008000"
    )
        port map (
      I0 => \rdata[15]_i_3_n_9\,
      I1 => \rdata_reg[12]_i_2_n_9\,
      I2 => \rdata[12]_i_3_n_9\,
      I3 => s_axi_CTRL_ARADDR(3),
      I4 => \rdata[12]_i_4_n_9\,
      I5 => \rdata[12]_i_5_n_9\,
      O => \rdata[12]_i_1_n_9\
    );
\rdata[12]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFC7F7FFFFC7F7"
    )
        port map (
      I0 => \int_layerEnable_reg_n_9_[12]\,
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => s_axi_CTRL_ARADDR(9),
      I3 => \int_layerAlpha_1_reg_n_9_[12]\,
      I4 => s_axi_CTRL_ARADDR(8),
      I5 => \int_layerAlpha_2_reg_n_9_[12]\,
      O => \rdata[12]_i_11_n_9\
    );
\rdata[12]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFABFBFFFFABFB"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(6),
      I1 => \int_video_format_reg_n_9_[12]\,
      I2 => s_axi_CTRL_ARADDR(9),
      I3 => \int_layerStride_1_reg_n_9_[12]\,
      I4 => s_axi_CTRL_ARADDR(8),
      I5 => \int_layerStride_2_reg_n_9_[12]\,
      O => \rdata[12]_i_12_n_9\
    );
\rdata[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2FFFFFFE2FFFF00"
    )
        port map (
      I0 => \^layerheight_1\(12),
      I1 => s_axi_CTRL_ARADDR(8),
      I2 => \^layerheight_2\(12),
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => s_axi_CTRL_ARADDR(9),
      I5 => \int_height_reg_n_9_[12]\,
      O => \rdata[12]_i_3_n_9\
    );
\rdata[12]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8003"
    )
        port map (
      I0 => \int_reserve_reg_n_9_[12]\,
      I1 => s_axi_CTRL_ARADDR(7),
      I2 => s_axi_CTRL_ARADDR(10),
      I3 => s_axi_CTRL_ARADDR(11),
      O => \rdata[12]_i_4_n_9\
    );
\rdata[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800B800B8FF"
    )
        port map (
      I0 => \rdata[12]_i_8_n_9\,
      I1 => s_axi_CTRL_ARADDR(5),
      I2 => \rdata[12]_i_9_n_9\,
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => s_axi_CTRL_ARADDR(7),
      I5 => \rdata_reg[12]_i_10_n_9\,
      O => \rdata[12]_i_5_n_9\
    );
\rdata[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEECCC000C0"
    )
        port map (
      I0 => \int_background_Y_R_reg_n_9_[12]\,
      I1 => s_axi_CTRL_ARADDR(9),
      I2 => layerStartX_1(12),
      I3 => s_axi_CTRL_ARADDR(8),
      I4 => layerStartX_2(12),
      I5 => s_axi_CTRL_ARADDR(5),
      O => \rdata[12]_i_6_n_9\
    );
\rdata[12]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22222222FFF333F3"
    )
        port map (
      I0 => \int_background_V_B_reg_n_9_[12]\,
      I1 => s_axi_CTRL_ARADDR(9),
      I2 => \^layerwidth_1\(12),
      I3 => s_axi_CTRL_ARADDR(8),
      I4 => \^layerwidth_2\(12),
      I5 => s_axi_CTRL_ARADDR(5),
      O => \rdata[12]_i_7_n_9\
    );
\rdata[12]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80800100"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(7),
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => s_axi_CTRL_ARADDR(9),
      I3 => \int_background_U_G_reg_n_9_[12]\,
      I4 => s_axi_CTRL_ARADDR(8),
      O => \rdata[12]_i_8_n_9\
    );
\rdata[12]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A8080000A808"
    )
        port map (
      I0 => \rdata[15]_i_13_n_9\,
      I1 => \int_width_reg_n_9_[12]\,
      I2 => s_axi_CTRL_ARADDR(9),
      I3 => layerStartY_1(12),
      I4 => s_axi_CTRL_ARADDR(8),
      I5 => layerStartY_2(12),
      O => \rdata[12]_i_9_n_9\
    );
\rdata[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FF800080008000"
    )
        port map (
      I0 => \rdata[15]_i_3_n_9\,
      I1 => \rdata_reg[13]_i_2_n_9\,
      I2 => \rdata[13]_i_3_n_9\,
      I3 => s_axi_CTRL_ARADDR(3),
      I4 => \rdata[13]_i_4_n_9\,
      I5 => \rdata[13]_i_5_n_9\,
      O => \rdata[13]_i_1_n_9\
    );
\rdata[13]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFC7F7FFFFC7F7"
    )
        port map (
      I0 => \int_layerEnable_reg_n_9_[13]\,
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => s_axi_CTRL_ARADDR(9),
      I3 => \int_layerAlpha_1_reg_n_9_[13]\,
      I4 => s_axi_CTRL_ARADDR(8),
      I5 => \int_layerAlpha_2_reg_n_9_[13]\,
      O => \rdata[13]_i_11_n_9\
    );
\rdata[13]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFABFBFFFFABFB"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(6),
      I1 => \int_video_format_reg_n_9_[13]\,
      I2 => s_axi_CTRL_ARADDR(9),
      I3 => \int_layerStride_1_reg_n_9_[13]\,
      I4 => s_axi_CTRL_ARADDR(8),
      I5 => \int_layerStride_2_reg_n_9_[13]\,
      O => \rdata[13]_i_12_n_9\
    );
\rdata[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2FFFFFFE2FFFF00"
    )
        port map (
      I0 => \^layerheight_1\(13),
      I1 => s_axi_CTRL_ARADDR(8),
      I2 => \^layerheight_2\(13),
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => s_axi_CTRL_ARADDR(9),
      I5 => \int_height_reg_n_9_[13]\,
      O => \rdata[13]_i_3_n_9\
    );
\rdata[13]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8003"
    )
        port map (
      I0 => \int_reserve_reg_n_9_[13]\,
      I1 => s_axi_CTRL_ARADDR(7),
      I2 => s_axi_CTRL_ARADDR(10),
      I3 => s_axi_CTRL_ARADDR(11),
      O => \rdata[13]_i_4_n_9\
    );
\rdata[13]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800B800B8FF"
    )
        port map (
      I0 => \rdata[13]_i_8_n_9\,
      I1 => s_axi_CTRL_ARADDR(5),
      I2 => \rdata[13]_i_9_n_9\,
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => s_axi_CTRL_ARADDR(7),
      I5 => \rdata_reg[13]_i_10_n_9\,
      O => \rdata[13]_i_5_n_9\
    );
\rdata[13]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEECCC000C0"
    )
        port map (
      I0 => \int_background_Y_R_reg_n_9_[13]\,
      I1 => s_axi_CTRL_ARADDR(9),
      I2 => layerStartX_1(13),
      I3 => s_axi_CTRL_ARADDR(8),
      I4 => layerStartX_2(13),
      I5 => s_axi_CTRL_ARADDR(5),
      O => \rdata[13]_i_6_n_9\
    );
\rdata[13]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22222222FFF333F3"
    )
        port map (
      I0 => \int_background_V_B_reg_n_9_[13]\,
      I1 => s_axi_CTRL_ARADDR(9),
      I2 => \^layerwidth_1\(13),
      I3 => s_axi_CTRL_ARADDR(8),
      I4 => \^layerwidth_2\(13),
      I5 => s_axi_CTRL_ARADDR(5),
      O => \rdata[13]_i_7_n_9\
    );
\rdata[13]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80800100"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(7),
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => s_axi_CTRL_ARADDR(9),
      I3 => \int_background_U_G_reg_n_9_[13]\,
      I4 => s_axi_CTRL_ARADDR(8),
      O => \rdata[13]_i_8_n_9\
    );
\rdata[13]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A8080000A808"
    )
        port map (
      I0 => \rdata[15]_i_13_n_9\,
      I1 => \int_width_reg_n_9_[13]\,
      I2 => s_axi_CTRL_ARADDR(9),
      I3 => layerStartY_1(13),
      I4 => s_axi_CTRL_ARADDR(8),
      I5 => layerStartY_2(13),
      O => \rdata[13]_i_9_n_9\
    );
\rdata[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FF800080008000"
    )
        port map (
      I0 => \rdata[15]_i_3_n_9\,
      I1 => \rdata_reg[14]_i_2_n_9\,
      I2 => \rdata[14]_i_3_n_9\,
      I3 => s_axi_CTRL_ARADDR(3),
      I4 => \rdata[14]_i_4_n_9\,
      I5 => \rdata[14]_i_5_n_9\,
      O => \rdata[14]_i_1_n_9\
    );
\rdata[14]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFC7F7FFFFC7F7"
    )
        port map (
      I0 => \int_layerEnable_reg_n_9_[14]\,
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => s_axi_CTRL_ARADDR(9),
      I3 => \int_layerAlpha_1_reg_n_9_[14]\,
      I4 => s_axi_CTRL_ARADDR(8),
      I5 => \int_layerAlpha_2_reg_n_9_[14]\,
      O => \rdata[14]_i_11_n_9\
    );
\rdata[14]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFABFBFFFFABFB"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(6),
      I1 => \int_video_format_reg_n_9_[14]\,
      I2 => s_axi_CTRL_ARADDR(9),
      I3 => \int_layerStride_1_reg_n_9_[14]\,
      I4 => s_axi_CTRL_ARADDR(8),
      I5 => \int_layerStride_2_reg_n_9_[14]\,
      O => \rdata[14]_i_12_n_9\
    );
\rdata[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2FFFFFFE2FFFF00"
    )
        port map (
      I0 => \^layerheight_1\(14),
      I1 => s_axi_CTRL_ARADDR(8),
      I2 => \^layerheight_2\(14),
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => s_axi_CTRL_ARADDR(9),
      I5 => \int_height_reg_n_9_[14]\,
      O => \rdata[14]_i_3_n_9\
    );
\rdata[14]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8003"
    )
        port map (
      I0 => \int_reserve_reg_n_9_[14]\,
      I1 => s_axi_CTRL_ARADDR(7),
      I2 => s_axi_CTRL_ARADDR(10),
      I3 => s_axi_CTRL_ARADDR(11),
      O => \rdata[14]_i_4_n_9\
    );
\rdata[14]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800B800B8FF"
    )
        port map (
      I0 => \rdata[14]_i_8_n_9\,
      I1 => s_axi_CTRL_ARADDR(5),
      I2 => \rdata[14]_i_9_n_9\,
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => s_axi_CTRL_ARADDR(7),
      I5 => \rdata_reg[14]_i_10_n_9\,
      O => \rdata[14]_i_5_n_9\
    );
\rdata[14]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEECCC000C0"
    )
        port map (
      I0 => \int_background_Y_R_reg_n_9_[14]\,
      I1 => s_axi_CTRL_ARADDR(9),
      I2 => layerStartX_1(14),
      I3 => s_axi_CTRL_ARADDR(8),
      I4 => layerStartX_2(14),
      I5 => s_axi_CTRL_ARADDR(5),
      O => \rdata[14]_i_6_n_9\
    );
\rdata[14]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22222222FFF333F3"
    )
        port map (
      I0 => \int_background_V_B_reg_n_9_[14]\,
      I1 => s_axi_CTRL_ARADDR(9),
      I2 => \^layerwidth_1\(14),
      I3 => s_axi_CTRL_ARADDR(8),
      I4 => \^layerwidth_2\(14),
      I5 => s_axi_CTRL_ARADDR(5),
      O => \rdata[14]_i_7_n_9\
    );
\rdata[14]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80800100"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(7),
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => s_axi_CTRL_ARADDR(9),
      I3 => \int_background_U_G_reg_n_9_[14]\,
      I4 => s_axi_CTRL_ARADDR(8),
      O => \rdata[14]_i_8_n_9\
    );
\rdata[14]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A8080000A808"
    )
        port map (
      I0 => \rdata[15]_i_13_n_9\,
      I1 => \int_width_reg_n_9_[14]\,
      I2 => s_axi_CTRL_ARADDR(9),
      I3 => layerStartY_1(14),
      I4 => s_axi_CTRL_ARADDR(8),
      I5 => layerStartY_2(14),
      O => \rdata[14]_i_9_n_9\
    );
\rdata[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888880"
    )
        port map (
      I0 => \^fsm_onehot_rstate_reg[1]_0\,
      I1 => s_axi_CTRL_ARVALID,
      I2 => s_axi_CTRL_ARADDR(1),
      I3 => s_axi_CTRL_ARADDR(0),
      I4 => s_axi_CTRL_ARADDR(2),
      O => \rdata[15]_i_1_n_9\
    );
\rdata[15]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80800100"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(7),
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => s_axi_CTRL_ARADDR(9),
      I3 => \int_background_U_G_reg_n_9_[15]\,
      I4 => s_axi_CTRL_ARADDR(8),
      O => \rdata[15]_i_10_n_9\
    );
\rdata[15]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A8080000A808"
    )
        port map (
      I0 => \rdata[15]_i_13_n_9\,
      I1 => \int_width_reg_n_9_[15]\,
      I2 => s_axi_CTRL_ARADDR(9),
      I3 => layerStartY_1(15),
      I4 => s_axi_CTRL_ARADDR(8),
      I5 => layerStartY_2(15),
      O => \rdata[15]_i_11_n_9\
    );
\rdata[15]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(7),
      I1 => s_axi_CTRL_ARADDR(6),
      O => \rdata[15]_i_13_n_9\
    );
\rdata[15]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFC7F7FFFFC7F7"
    )
        port map (
      I0 => \int_layerEnable_reg_n_9_[15]\,
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => s_axi_CTRL_ARADDR(9),
      I3 => \int_layerAlpha_1_reg_n_9_[15]\,
      I4 => s_axi_CTRL_ARADDR(8),
      I5 => \int_layerAlpha_2_reg_n_9_[15]\,
      O => \rdata[15]_i_14_n_9\
    );
\rdata[15]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFABFBFFFFABFB"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(6),
      I1 => \int_video_format_reg_n_9_[15]\,
      I2 => s_axi_CTRL_ARADDR(9),
      I3 => \int_layerStride_1_reg_n_9_[15]\,
      I4 => s_axi_CTRL_ARADDR(8),
      I5 => \int_layerStride_2_reg_n_9_[15]\,
      O => \rdata[15]_i_15_n_9\
    );
\rdata[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FF800080008000"
    )
        port map (
      I0 => \rdata[15]_i_3_n_9\,
      I1 => \rdata_reg[15]_i_4_n_9\,
      I2 => \rdata[15]_i_5_n_9\,
      I3 => s_axi_CTRL_ARADDR(3),
      I4 => \rdata[15]_i_6_n_9\,
      I5 => \rdata[15]_i_7_n_9\,
      O => \rdata[15]_i_2_n_9\
    );
\rdata[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000100000001"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(6),
      I1 => s_axi_CTRL_ARADDR(7),
      I2 => s_axi_CTRL_ARADDR(10),
      I3 => s_axi_CTRL_ARADDR(11),
      I4 => s_axi_CTRL_ARADDR(8),
      I5 => s_axi_CTRL_ARADDR(9),
      O => \rdata[15]_i_3_n_9\
    );
\rdata[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2FFFFFFE2FFFF00"
    )
        port map (
      I0 => \^layerheight_1\(15),
      I1 => s_axi_CTRL_ARADDR(8),
      I2 => \^layerheight_2\(15),
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => s_axi_CTRL_ARADDR(9),
      I5 => \int_height_reg_n_9_[15]\,
      O => \rdata[15]_i_5_n_9\
    );
\rdata[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8003"
    )
        port map (
      I0 => \int_reserve_reg_n_9_[15]\,
      I1 => s_axi_CTRL_ARADDR(7),
      I2 => s_axi_CTRL_ARADDR(10),
      I3 => s_axi_CTRL_ARADDR(11),
      O => \rdata[15]_i_6_n_9\
    );
\rdata[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800B800B8FF"
    )
        port map (
      I0 => \rdata[15]_i_10_n_9\,
      I1 => s_axi_CTRL_ARADDR(5),
      I2 => \rdata[15]_i_11_n_9\,
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => s_axi_CTRL_ARADDR(7),
      I5 => \rdata_reg[15]_i_12_n_9\,
      O => \rdata[15]_i_7_n_9\
    );
\rdata[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEECCC000C0"
    )
        port map (
      I0 => \int_background_Y_R_reg_n_9_[15]\,
      I1 => s_axi_CTRL_ARADDR(9),
      I2 => layerStartX_1(15),
      I3 => s_axi_CTRL_ARADDR(8),
      I4 => layerStartX_2(15),
      I5 => s_axi_CTRL_ARADDR(5),
      O => \rdata[15]_i_8_n_9\
    );
\rdata[15]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22222222FFF333F3"
    )
        port map (
      I0 => \int_background_V_B_reg_n_9_[15]\,
      I1 => s_axi_CTRL_ARADDR(9),
      I2 => \^layerwidth_1\(15),
      I3 => s_axi_CTRL_ARADDR(8),
      I4 => \^layerwidth_2\(15),
      I5 => s_axi_CTRL_ARADDR(5),
      O => \rdata[15]_i_9_n_9\
    );
\rdata[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \rdata[31]_i_4_n_9\,
      I1 => s_axi_CTRL_ARADDR(2),
      I2 => \int_layerEnable_reg_n_9_[16]\,
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => s_axi_CTRL_ARADDR(3),
      O => \rdata[16]_i_1_n_9\
    );
\rdata[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \rdata[31]_i_4_n_9\,
      I1 => s_axi_CTRL_ARADDR(2),
      I2 => \int_layerEnable_reg_n_9_[17]\,
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => s_axi_CTRL_ARADDR(3),
      O => \rdata[17]_i_1_n_9\
    );
\rdata[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \rdata[31]_i_4_n_9\,
      I1 => s_axi_CTRL_ARADDR(2),
      I2 => \int_layerEnable_reg_n_9_[18]\,
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => s_axi_CTRL_ARADDR(3),
      O => \rdata[18]_i_1_n_9\
    );
\rdata[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \rdata[31]_i_4_n_9\,
      I1 => s_axi_CTRL_ARADDR(2),
      I2 => \int_layerEnable_reg_n_9_[19]\,
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => s_axi_CTRL_ARADDR(3),
      O => \rdata[19]_i_1_n_9\
    );
\rdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8FFFFFFA8000000"
    )
        port map (
      I0 => \rdata[1]_i_2_n_9\,
      I1 => \rdata[1]_i_3_n_9\,
      I2 => \rdata[1]_i_4_n_9\,
      I3 => s_axi_CTRL_ARVALID,
      I4 => \^fsm_onehot_rstate_reg[1]_0\,
      I5 => \^s_axi_ctrl_rdata\(1),
      O => \rdata[1]_i_1_n_9\
    );
\rdata[1]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F5450000"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(6),
      I1 => \^layerscalefactor_2\(1),
      I2 => s_axi_CTRL_ARADDR(8),
      I3 => s_axi_CTRL_ARADDR(7),
      I4 => \rdata[1]_i_16_n_9\,
      O => \rdata[1]_i_10_n_9\
    );
\rdata[1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCE200E2"
    )
        port map (
      I0 => \^width\(1),
      I1 => s_axi_CTRL_ARADDR(9),
      I2 => layerStartY_1(1),
      I3 => s_axi_CTRL_ARADDR(8),
      I4 => layerStartY_2(1),
      I5 => s_axi_CTRL_ARADDR(6),
      O => \rdata[1]_i_11_n_9\
    );
\rdata[1]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"888B"
    )
        port map (
      I0 => \rdata[1]_i_17_n_9\,
      I1 => s_axi_CTRL_ARADDR(5),
      I2 => s_axi_CTRL_ARADDR(7),
      I3 => \rdata[1]_i_18_n_9\,
      O => \rdata[1]_i_12_n_9\
    );
\rdata[1]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \^layerwidth_2\(1),
      I1 => s_axi_CTRL_ARADDR(8),
      I2 => \^layerwidth_1\(1),
      I3 => s_axi_CTRL_ARADDR(9),
      I4 => \^height\(1),
      O => \rdata[1]_i_13_n_9\
    );
\rdata[1]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCE200E2"
    )
        port map (
      I0 => p_0_in,
      I1 => s_axi_CTRL_ARADDR(9),
      I2 => layerStartX_1(1),
      I3 => s_axi_CTRL_ARADDR(8),
      I4 => layerStartX_2(1),
      I5 => s_axi_CTRL_ARADDR(6),
      O => \rdata[1]_i_14_n_9\
    );
\rdata[1]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCE200E2"
    )
        port map (
      I0 => \^background_y_r\(1),
      I1 => s_axi_CTRL_ARADDR(9),
      I2 => \^layerheight_1\(1),
      I3 => s_axi_CTRL_ARADDR(8),
      I4 => \^layerheight_2\(1),
      I5 => s_axi_CTRL_ARADDR(6),
      O => \rdata[1]_i_15_n_9\
    );
\rdata[1]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCB8"
    )
        port map (
      I0 => \^layerscalefactor_1\(1),
      I1 => s_axi_CTRL_ARADDR(9),
      I2 => \^background_u_g\(1),
      I3 => s_axi_CTRL_ARADDR(8),
      O => \rdata[1]_i_16_n_9\
    );
\rdata[1]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCE200E2"
    )
        port map (
      I0 => \int_video_format_reg_n_9_[1]\,
      I1 => s_axi_CTRL_ARADDR(9),
      I2 => \int_layerStride_1_reg_n_9_[1]\,
      I3 => s_axi_CTRL_ARADDR(8),
      I4 => \int_layerStride_2_reg_n_9_[1]\,
      I5 => s_axi_CTRL_ARADDR(6),
      O => \rdata[1]_i_17_n_9\
    );
\rdata[1]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCC47CCFFCC47FF"
    )
        port map (
      I0 => \int_layerAlpha_2_reg_n_9_[1]\,
      I1 => s_axi_CTRL_ARADDR(8),
      I2 => \int_layerAlpha_1_reg_n_9_[1]\,
      I3 => s_axi_CTRL_ARADDR(9),
      I4 => s_axi_CTRL_ARADDR(6),
      I5 => \int_task_ap_done__0\,
      O => \rdata[1]_i_18_n_9\
    );
\rdata[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000001"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(1),
      I1 => \rdata[1]_i_5_n_9\,
      I2 => s_axi_CTRL_ARADDR(0),
      I3 => s_axi_CTRL_ARADDR(10),
      I4 => s_axi_CTRL_ARADDR(7),
      O => \rdata[1]_i_2_n_9\
    );
\rdata[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CFC0AAAA"
    )
        port map (
      I0 => \rdata[1]_i_6_n_9\,
      I1 => \rdata[1]_i_7_n_9\,
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \rdata_reg[1]_i_8_n_9\,
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => s_axi_CTRL_ARADDR(2),
      O => \rdata[1]_i_3_n_9\
    );
\rdata[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(2),
      I1 => \rdata[1]_i_9_n_9\,
      I2 => s_axi_CTRL_ARADDR(3),
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => s_axi_CTRL_ARADDR(9),
      O => \rdata[1]_i_4_n_9\
    );
\rdata[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"46FFFF46FFFFFF46"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(6),
      I1 => s_axi_CTRL_ARADDR(7),
      I2 => \^layerenable\(1),
      I3 => s_axi_CTRL_ARADDR(11),
      I4 => s_axi_CTRL_ARADDR(10),
      I5 => \int_reserve_reg_n_9_[1]\,
      O => \rdata[1]_i_5_n_9\
    );
\rdata[1]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \rdata[1]_i_10_n_9\,
      I1 => s_axi_CTRL_ARADDR(5),
      I2 => \rdata[1]_i_11_n_9\,
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => \rdata[1]_i_12_n_9\,
      O => \rdata[1]_i_6_n_9\
    );
\rdata[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000222E2222"
    )
        port map (
      I0 => \rdata[1]_i_13_n_9\,
      I1 => s_axi_CTRL_ARADDR(5),
      I2 => s_axi_CTRL_ARADDR(9),
      I3 => s_axi_CTRL_ARADDR(8),
      I4 => \^background_v_b\(1),
      I5 => s_axi_CTRL_ARADDR(6),
      O => \rdata[1]_i_7_n_9\
    );
\rdata[1]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(6),
      I1 => s_axi_CTRL_ARADDR(8),
      I2 => s_axi_CTRL_ARADDR(5),
      I3 => \int_isr_reg_n_9_[1]\,
      O => \rdata[1]_i_9_n_9\
    );
\rdata[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \rdata[31]_i_4_n_9\,
      I1 => s_axi_CTRL_ARADDR(2),
      I2 => \int_layerEnable_reg_n_9_[20]\,
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => s_axi_CTRL_ARADDR(3),
      O => \rdata[20]_i_1_n_9\
    );
\rdata[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \rdata[31]_i_4_n_9\,
      I1 => s_axi_CTRL_ARADDR(2),
      I2 => \int_layerEnable_reg_n_9_[21]\,
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => s_axi_CTRL_ARADDR(3),
      O => \rdata[21]_i_1_n_9\
    );
\rdata[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \rdata[31]_i_4_n_9\,
      I1 => s_axi_CTRL_ARADDR(2),
      I2 => \int_layerEnable_reg_n_9_[22]\,
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => s_axi_CTRL_ARADDR(3),
      O => \rdata[22]_i_1_n_9\
    );
\rdata[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \rdata[31]_i_4_n_9\,
      I1 => s_axi_CTRL_ARADDR(2),
      I2 => \int_layerEnable_reg_n_9_[23]\,
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => s_axi_CTRL_ARADDR(3),
      O => \rdata[23]_i_1_n_9\
    );
\rdata[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \rdata[31]_i_4_n_9\,
      I1 => s_axi_CTRL_ARADDR(2),
      I2 => \int_layerEnable_reg_n_9_[24]\,
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => s_axi_CTRL_ARADDR(3),
      O => \rdata[24]_i_1_n_9\
    );
\rdata[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \rdata[31]_i_4_n_9\,
      I1 => s_axi_CTRL_ARADDR(2),
      I2 => \int_layerEnable_reg_n_9_[25]\,
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => s_axi_CTRL_ARADDR(3),
      O => \rdata[25]_i_1_n_9\
    );
\rdata[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \rdata[31]_i_4_n_9\,
      I1 => s_axi_CTRL_ARADDR(2),
      I2 => \int_layerEnable_reg_n_9_[26]\,
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => s_axi_CTRL_ARADDR(3),
      O => \rdata[26]_i_1_n_9\
    );
\rdata[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \rdata[31]_i_4_n_9\,
      I1 => s_axi_CTRL_ARADDR(2),
      I2 => \int_layerEnable_reg_n_9_[27]\,
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => s_axi_CTRL_ARADDR(3),
      O => \rdata[27]_i_1_n_9\
    );
\rdata[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \rdata[31]_i_4_n_9\,
      I1 => s_axi_CTRL_ARADDR(2),
      I2 => \int_layerEnable_reg_n_9_[28]\,
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => s_axi_CTRL_ARADDR(3),
      O => \rdata[28]_i_1_n_9\
    );
\rdata[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \rdata[31]_i_4_n_9\,
      I1 => s_axi_CTRL_ARADDR(2),
      I2 => \int_layerEnable_reg_n_9_[29]\,
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => s_axi_CTRL_ARADDR(3),
      O => \rdata[29]_i_1_n_9\
    );
\rdata[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2FFFFFFE2FFFF00"
    )
        port map (
      I0 => \^layerheight_1\(2),
      I1 => s_axi_CTRL_ARADDR(8),
      I2 => \^layerheight_2\(2),
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => s_axi_CTRL_ARADDR(9),
      I5 => \^height\(2),
      O => \rdata[2]_i_10_n_9\
    );
\rdata[2]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \^width\(2),
      I1 => s_axi_CTRL_ARADDR(9),
      I2 => layerStartY_1(2),
      I3 => s_axi_CTRL_ARADDR(8),
      I4 => layerStartY_2(2),
      I5 => s_axi_CTRL_ARADDR(6),
      O => \rdata[2]_i_11_n_9\
    );
\rdata[2]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEAEAEAEFEAE"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(6),
      I1 => \^background_u_g\(2),
      I2 => s_axi_CTRL_ARADDR(9),
      I3 => \^layerscalefactor_1\(2),
      I4 => s_axi_CTRL_ARADDR(8),
      I5 => \^layerscalefactor_2\(2),
      O => \rdata[2]_i_12_n_9\
    );
\rdata[2]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEAEAEAEFEAE"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(6),
      I1 => p_22_in(2),
      I2 => s_axi_CTRL_ARADDR(9),
      I3 => \int_layerAlpha_1_reg_n_9_[2]\,
      I4 => s_axi_CTRL_ARADDR(8),
      I5 => \int_layerAlpha_2_reg_n_9_[2]\,
      O => \rdata[2]_i_13_n_9\
    );
\rdata[2]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \int_video_format_reg_n_9_[2]\,
      I1 => s_axi_CTRL_ARADDR(9),
      I2 => \int_layerStride_1_reg_n_9_[2]\,
      I3 => s_axi_CTRL_ARADDR(8),
      I4 => \int_layerStride_2_reg_n_9_[2]\,
      I5 => s_axi_CTRL_ARADDR(6),
      O => \rdata[2]_i_14_n_9\
    );
\rdata[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \rdata[2]_i_4_n_9\,
      I1 => \rdata_reg[2]_i_5_n_9\,
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \rdata[2]_i_6_n_9\,
      I4 => \rdata_reg[2]_i_7_n_9\,
      O => \rdata[2]_i_2_n_9\
    );
\rdata[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4044400000000000"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(6),
      I1 => \rdata[7]_i_8_n_9\,
      I2 => \rdata[2]_i_8_n_9\,
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => \rdata[2]_i_9_n_9\,
      I5 => \rdata[2]_i_10_n_9\,
      O => \rdata[2]_i_3_n_9\
    );
\rdata[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"800000A2000000A2"
    )
        port map (
      I0 => \rdata[7]_i_12_n_9\,
      I1 => s_axi_CTRL_ARADDR(8),
      I2 => s_axi_CTRL_ARADDR(9),
      I3 => s_axi_CTRL_ARADDR(11),
      I4 => s_axi_CTRL_ARADDR(10),
      I5 => \int_reserve_reg_n_9_[2]\,
      O => \rdata[2]_i_4_n_9\
    );
\rdata[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0300030B00000000"
    )
        port map (
      I0 => \^layerenable\(2),
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => s_axi_CTRL_ARADDR(7),
      I3 => s_axi_CTRL_ARADDR(9),
      I4 => s_axi_CTRL_ARADDR(8),
      I5 => \rdata[6]_i_6_n_9\,
      O => \rdata[2]_i_6_n_9\
    );
\rdata[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22222222FFF333F3"
    )
        port map (
      I0 => \^background_v_b\(2),
      I1 => s_axi_CTRL_ARADDR(9),
      I2 => \^layerwidth_1\(2),
      I3 => s_axi_CTRL_ARADDR(8),
      I4 => \^layerwidth_2\(2),
      I5 => s_axi_CTRL_ARADDR(5),
      O => \rdata[2]_i_8_n_9\
    );
\rdata[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEECCC000C0"
    )
        port map (
      I0 => \^background_y_r\(2),
      I1 => s_axi_CTRL_ARADDR(9),
      I2 => layerStartX_1(2),
      I3 => s_axi_CTRL_ARADDR(8),
      I4 => layerStartX_2(2),
      I5 => s_axi_CTRL_ARADDR(5),
      O => \rdata[2]_i_9_n_9\
    );
\rdata[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \rdata[31]_i_4_n_9\,
      I1 => s_axi_CTRL_ARADDR(2),
      I2 => \int_layerEnable_reg_n_9_[30]\,
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => s_axi_CTRL_ARADDR(3),
      O => \rdata[30]_i_1_n_9\
    );
\rdata[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF00000000"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(1),
      I1 => s_axi_CTRL_ARADDR(11),
      I2 => s_axi_CTRL_ARADDR(9),
      I3 => s_axi_CTRL_ARADDR(10),
      I4 => s_axi_CTRL_ARADDR(6),
      I5 => ar_hs,
      O => \rdata[31]_i_1_n_9\
    );
\rdata[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_CTRL_ARVALID,
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      O => ar_hs
    );
\rdata[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \rdata[31]_i_4_n_9\,
      I1 => s_axi_CTRL_ARADDR(2),
      I2 => \int_layerEnable_reg_n_9_[31]\,
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => s_axi_CTRL_ARADDR(3),
      O => \rdata[31]_i_3_n_9\
    );
\rdata[31]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(7),
      I1 => s_axi_CTRL_ARADDR(8),
      I2 => s_axi_CTRL_ARADDR(5),
      I3 => s_axi_CTRL_ARADDR(0),
      O => \rdata[31]_i_4_n_9\
    );
\rdata[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2FFFFFFE2FFFF00"
    )
        port map (
      I0 => \^layerheight_1\(3),
      I1 => s_axi_CTRL_ARADDR(8),
      I2 => \^layerheight_2\(3),
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => s_axi_CTRL_ARADDR(9),
      I5 => \^height\(3),
      O => \rdata[3]_i_10_n_9\
    );
\rdata[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \^width\(3),
      I1 => s_axi_CTRL_ARADDR(9),
      I2 => layerStartY_1(3),
      I3 => s_axi_CTRL_ARADDR(8),
      I4 => layerStartY_2(3),
      I5 => s_axi_CTRL_ARADDR(6),
      O => \rdata[3]_i_11_n_9\
    );
\rdata[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEAEAEAEFEAE"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(6),
      I1 => \^background_u_g\(3),
      I2 => s_axi_CTRL_ARADDR(9),
      I3 => \^layerscalefactor_1\(3),
      I4 => s_axi_CTRL_ARADDR(8),
      I5 => \^layerscalefactor_2\(3),
      O => \rdata[3]_i_12_n_9\
    );
\rdata[3]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEAEAEAEFEAE"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(6),
      I1 => \int_ap_ready__0\,
      I2 => s_axi_CTRL_ARADDR(9),
      I3 => \int_layerAlpha_1_reg_n_9_[3]\,
      I4 => s_axi_CTRL_ARADDR(8),
      I5 => \int_layerAlpha_2_reg_n_9_[3]\,
      O => \rdata[3]_i_13_n_9\
    );
\rdata[3]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \int_video_format_reg_n_9_[3]\,
      I1 => s_axi_CTRL_ARADDR(9),
      I2 => \int_layerStride_1_reg_n_9_[3]\,
      I3 => s_axi_CTRL_ARADDR(8),
      I4 => \int_layerStride_2_reg_n_9_[3]\,
      I5 => s_axi_CTRL_ARADDR(6),
      O => \rdata[3]_i_14_n_9\
    );
\rdata[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \rdata[3]_i_4_n_9\,
      I1 => \rdata_reg[3]_i_5_n_9\,
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \rdata[3]_i_6_n_9\,
      I4 => \rdata_reg[3]_i_7_n_9\,
      O => \rdata[3]_i_2_n_9\
    );
\rdata[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4044400000000000"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(6),
      I1 => \rdata[7]_i_8_n_9\,
      I2 => \rdata[3]_i_8_n_9\,
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => \rdata[3]_i_9_n_9\,
      I5 => \rdata[3]_i_10_n_9\,
      O => \rdata[3]_i_3_n_9\
    );
\rdata[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"800000A2000000A2"
    )
        port map (
      I0 => \rdata[7]_i_12_n_9\,
      I1 => s_axi_CTRL_ARADDR(8),
      I2 => s_axi_CTRL_ARADDR(9),
      I3 => s_axi_CTRL_ARADDR(11),
      I4 => s_axi_CTRL_ARADDR(10),
      I5 => \int_reserve_reg_n_9_[3]\,
      O => \rdata[3]_i_4_n_9\
    );
\rdata[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0300030B00000000"
    )
        port map (
      I0 => \int_layerEnable_reg_n_9_[3]\,
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => s_axi_CTRL_ARADDR(7),
      I3 => s_axi_CTRL_ARADDR(9),
      I4 => s_axi_CTRL_ARADDR(8),
      I5 => \rdata[6]_i_6_n_9\,
      O => \rdata[3]_i_6_n_9\
    );
\rdata[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22222222FFF333F3"
    )
        port map (
      I0 => \^background_v_b\(3),
      I1 => s_axi_CTRL_ARADDR(9),
      I2 => \^layerwidth_1\(3),
      I3 => s_axi_CTRL_ARADDR(8),
      I4 => \^layerwidth_2\(3),
      I5 => s_axi_CTRL_ARADDR(5),
      O => \rdata[3]_i_8_n_9\
    );
\rdata[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEECCC000C0"
    )
        port map (
      I0 => \^background_y_r\(3),
      I1 => s_axi_CTRL_ARADDR(9),
      I2 => layerStartX_1(3),
      I3 => s_axi_CTRL_ARADDR(8),
      I4 => layerStartX_2(3),
      I5 => s_axi_CTRL_ARADDR(5),
      O => \rdata[3]_i_9_n_9\
    );
\rdata[4]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \^width\(4),
      I1 => s_axi_CTRL_ARADDR(9),
      I2 => layerStartY_1(4),
      I3 => s_axi_CTRL_ARADDR(8),
      I4 => layerStartY_2(4),
      I5 => s_axi_CTRL_ARADDR(6),
      O => \rdata[4]_i_10_n_9\
    );
\rdata[4]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEAEAEAEFEAE"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(6),
      I1 => \^background_u_g\(4),
      I2 => s_axi_CTRL_ARADDR(9),
      I3 => \^layerscalefactor_1\(4),
      I4 => s_axi_CTRL_ARADDR(8),
      I5 => \^layerscalefactor_2\(4),
      O => \rdata[4]_i_11_n_9\
    );
\rdata[4]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030380800003808"
    )
        port map (
      I0 => \int_layerEnable_reg_n_9_[4]\,
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => s_axi_CTRL_ARADDR(9),
      I3 => \int_layerAlpha_1_reg_n_9_[4]\,
      I4 => s_axi_CTRL_ARADDR(8),
      I5 => \int_layerAlpha_2_reg_n_9_[4]\,
      O => \rdata[4]_i_12_n_9\
    );
\rdata[4]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCE200E2"
    )
        port map (
      I0 => \int_video_format_reg_n_9_[4]\,
      I1 => s_axi_CTRL_ARADDR(9),
      I2 => \int_layerStride_1_reg_n_9_[4]\,
      I3 => s_axi_CTRL_ARADDR(8),
      I4 => \int_layerStride_2_reg_n_9_[4]\,
      I5 => s_axi_CTRL_ARADDR(6),
      O => \rdata[4]_i_13_n_9\
    );
\rdata[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"808F808080808080"
    )
        port map (
      I0 => \rdata[4]_i_4_n_9\,
      I1 => \rdata_reg[4]_i_5_n_9\,
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => s_axi_CTRL_ARADDR(7),
      I4 => \rdata[6]_i_6_n_9\,
      I5 => \rdata_reg[4]_i_6_n_9\,
      O => \rdata[4]_i_2_n_9\
    );
\rdata[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A800000"
    )
        port map (
      I0 => \rdata[15]_i_3_n_9\,
      I1 => \rdata[4]_i_7_n_9\,
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \rdata[4]_i_8_n_9\,
      I4 => \rdata[4]_i_9_n_9\,
      O => \rdata[4]_i_3_n_9\
    );
\rdata[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"800000A2000000A2"
    )
        port map (
      I0 => \rdata[7]_i_12_n_9\,
      I1 => s_axi_CTRL_ARADDR(8),
      I2 => s_axi_CTRL_ARADDR(9),
      I3 => s_axi_CTRL_ARADDR(11),
      I4 => s_axi_CTRL_ARADDR(10),
      I5 => \int_reserve_reg_n_9_[4]\,
      O => \rdata[4]_i_4_n_9\
    );
\rdata[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22222222FFF333F3"
    )
        port map (
      I0 => \^background_v_b\(4),
      I1 => s_axi_CTRL_ARADDR(9),
      I2 => \^layerwidth_1\(4),
      I3 => s_axi_CTRL_ARADDR(8),
      I4 => \^layerwidth_2\(4),
      I5 => s_axi_CTRL_ARADDR(5),
      O => \rdata[4]_i_7_n_9\
    );
\rdata[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEECCC000C0"
    )
        port map (
      I0 => \^background_y_r\(4),
      I1 => s_axi_CTRL_ARADDR(9),
      I2 => layerStartX_1(4),
      I3 => s_axi_CTRL_ARADDR(8),
      I4 => layerStartX_2(4),
      I5 => s_axi_CTRL_ARADDR(5),
      O => \rdata[4]_i_8_n_9\
    );
\rdata[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2FFFFFFE2FFFF00"
    )
        port map (
      I0 => \^layerheight_1\(4),
      I1 => s_axi_CTRL_ARADDR(8),
      I2 => \^layerheight_2\(4),
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => s_axi_CTRL_ARADDR(9),
      I5 => \^height\(4),
      O => \rdata[4]_i_9_n_9\
    );
\rdata[5]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \^width\(5),
      I1 => s_axi_CTRL_ARADDR(9),
      I2 => layerStartY_1(5),
      I3 => s_axi_CTRL_ARADDR(8),
      I4 => layerStartY_2(5),
      I5 => s_axi_CTRL_ARADDR(6),
      O => \rdata[5]_i_10_n_9\
    );
\rdata[5]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEAEAEAEFEAE"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(6),
      I1 => \^background_u_g\(5),
      I2 => s_axi_CTRL_ARADDR(9),
      I3 => \^layerscalefactor_1\(5),
      I4 => s_axi_CTRL_ARADDR(8),
      I5 => \^layerscalefactor_2\(5),
      O => \rdata[5]_i_11_n_9\
    );
\rdata[5]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030380800003808"
    )
        port map (
      I0 => \int_layerEnable_reg_n_9_[5]\,
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => s_axi_CTRL_ARADDR(9),
      I3 => \int_layerAlpha_1_reg_n_9_[5]\,
      I4 => s_axi_CTRL_ARADDR(8),
      I5 => \int_layerAlpha_2_reg_n_9_[5]\,
      O => \rdata[5]_i_12_n_9\
    );
\rdata[5]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCE200E2"
    )
        port map (
      I0 => \int_video_format_reg_n_9_[5]\,
      I1 => s_axi_CTRL_ARADDR(9),
      I2 => \int_layerStride_1_reg_n_9_[5]\,
      I3 => s_axi_CTRL_ARADDR(8),
      I4 => \int_layerStride_2_reg_n_9_[5]\,
      I5 => s_axi_CTRL_ARADDR(6),
      O => \rdata[5]_i_13_n_9\
    );
\rdata[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"808F808080808080"
    )
        port map (
      I0 => \rdata[5]_i_4_n_9\,
      I1 => \rdata_reg[5]_i_5_n_9\,
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => s_axi_CTRL_ARADDR(7),
      I4 => \rdata[6]_i_6_n_9\,
      I5 => \rdata_reg[5]_i_6_n_9\,
      O => \rdata[5]_i_2_n_9\
    );
\rdata[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A800000"
    )
        port map (
      I0 => \rdata[15]_i_3_n_9\,
      I1 => \rdata[5]_i_7_n_9\,
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \rdata[5]_i_8_n_9\,
      I4 => \rdata[5]_i_9_n_9\,
      O => \rdata[5]_i_3_n_9\
    );
\rdata[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"800000A2000000A2"
    )
        port map (
      I0 => \rdata[7]_i_12_n_9\,
      I1 => s_axi_CTRL_ARADDR(8),
      I2 => s_axi_CTRL_ARADDR(9),
      I3 => s_axi_CTRL_ARADDR(11),
      I4 => s_axi_CTRL_ARADDR(10),
      I5 => \int_reserve_reg_n_9_[5]\,
      O => \rdata[5]_i_4_n_9\
    );
\rdata[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22222222FFF333F3"
    )
        port map (
      I0 => \^background_v_b\(5),
      I1 => s_axi_CTRL_ARADDR(9),
      I2 => \^layerwidth_1\(5),
      I3 => s_axi_CTRL_ARADDR(8),
      I4 => \^layerwidth_2\(5),
      I5 => s_axi_CTRL_ARADDR(5),
      O => \rdata[5]_i_7_n_9\
    );
\rdata[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEECCC000C0"
    )
        port map (
      I0 => \^background_y_r\(5),
      I1 => s_axi_CTRL_ARADDR(9),
      I2 => layerStartX_1(5),
      I3 => s_axi_CTRL_ARADDR(8),
      I4 => layerStartX_2(5),
      I5 => s_axi_CTRL_ARADDR(5),
      O => \rdata[5]_i_8_n_9\
    );
\rdata[5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2FFFFFFE2FFFF00"
    )
        port map (
      I0 => \^layerheight_1\(5),
      I1 => s_axi_CTRL_ARADDR(8),
      I2 => \^layerheight_2\(5),
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => s_axi_CTRL_ARADDR(9),
      I5 => \^height\(5),
      O => \rdata[5]_i_9_n_9\
    );
\rdata[6]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2FFFFFFE2FFFF00"
    )
        port map (
      I0 => \^layerheight_1\(6),
      I1 => s_axi_CTRL_ARADDR(8),
      I2 => \^layerheight_2\(6),
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => s_axi_CTRL_ARADDR(9),
      I5 => \^height\(6),
      O => \rdata[6]_i_10_n_9\
    );
\rdata[6]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \^width\(6),
      I1 => s_axi_CTRL_ARADDR(9),
      I2 => layerStartY_1(6),
      I3 => s_axi_CTRL_ARADDR(8),
      I4 => layerStartY_2(6),
      I5 => s_axi_CTRL_ARADDR(6),
      O => \rdata[6]_i_11_n_9\
    );
\rdata[6]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEAEAEAEFEAE"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(6),
      I1 => \^background_u_g\(6),
      I2 => s_axi_CTRL_ARADDR(9),
      I3 => \^layerscalefactor_1\(6),
      I4 => s_axi_CTRL_ARADDR(8),
      I5 => \^layerscalefactor_2\(6),
      O => \rdata[6]_i_12_n_9\
    );
\rdata[6]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030380800003808"
    )
        port map (
      I0 => \int_layerEnable_reg_n_9_[6]\,
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => s_axi_CTRL_ARADDR(9),
      I3 => \int_layerAlpha_1_reg_n_9_[6]\,
      I4 => s_axi_CTRL_ARADDR(8),
      I5 => \int_layerAlpha_2_reg_n_9_[6]\,
      O => \rdata[6]_i_13_n_9\
    );
\rdata[6]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCE200E2"
    )
        port map (
      I0 => \int_video_format_reg_n_9_[6]\,
      I1 => s_axi_CTRL_ARADDR(9),
      I2 => \int_layerStride_1_reg_n_9_[6]\,
      I3 => s_axi_CTRL_ARADDR(8),
      I4 => \int_layerStride_2_reg_n_9_[6]\,
      I5 => s_axi_CTRL_ARADDR(6),
      O => \rdata[6]_i_14_n_9\
    );
\rdata[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"808F808080808080"
    )
        port map (
      I0 => \rdata[6]_i_4_n_9\,
      I1 => \rdata_reg[6]_i_5_n_9\,
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => s_axi_CTRL_ARADDR(7),
      I4 => \rdata[6]_i_6_n_9\,
      I5 => \rdata_reg[6]_i_7_n_9\,
      O => \rdata[6]_i_2_n_9\
    );
\rdata[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A800000"
    )
        port map (
      I0 => \rdata[15]_i_3_n_9\,
      I1 => \rdata[6]_i_8_n_9\,
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \rdata[6]_i_9_n_9\,
      I4 => \rdata[6]_i_10_n_9\,
      O => \rdata[6]_i_3_n_9\
    );
\rdata[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"800000A2000000A2"
    )
        port map (
      I0 => \rdata[7]_i_12_n_9\,
      I1 => s_axi_CTRL_ARADDR(8),
      I2 => s_axi_CTRL_ARADDR(9),
      I3 => s_axi_CTRL_ARADDR(11),
      I4 => s_axi_CTRL_ARADDR(10),
      I5 => \int_reserve_reg_n_9_[6]\,
      O => \rdata[6]_i_4_n_9\
    );
\rdata[6]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(10),
      I1 => s_axi_CTRL_ARADDR(11),
      O => \rdata[6]_i_6_n_9\
    );
\rdata[6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22222222FFF333F3"
    )
        port map (
      I0 => \^background_v_b\(6),
      I1 => s_axi_CTRL_ARADDR(9),
      I2 => \^layerwidth_1\(6),
      I3 => s_axi_CTRL_ARADDR(8),
      I4 => \^layerwidth_2\(6),
      I5 => s_axi_CTRL_ARADDR(5),
      O => \rdata[6]_i_8_n_9\
    );
\rdata[6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEECCC000C0"
    )
        port map (
      I0 => \^background_y_r\(6),
      I1 => s_axi_CTRL_ARADDR(9),
      I2 => layerStartX_1(6),
      I3 => s_axi_CTRL_ARADDR(8),
      I4 => layerStartX_2(6),
      I5 => s_axi_CTRL_ARADDR(5),
      O => \rdata[6]_i_9_n_9\
    );
\rdata[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEECCC000C0"
    )
        port map (
      I0 => \^background_y_r\(7),
      I1 => s_axi_CTRL_ARADDR(9),
      I2 => layerStartX_1(7),
      I3 => s_axi_CTRL_ARADDR(8),
      I4 => layerStartX_2(7),
      I5 => s_axi_CTRL_ARADDR(5),
      O => \rdata[7]_i_10_n_9\
    );
\rdata[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2FFFFFFE2FFFF00"
    )
        port map (
      I0 => \^layerheight_1\(7),
      I1 => s_axi_CTRL_ARADDR(8),
      I2 => \^layerheight_2\(7),
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => s_axi_CTRL_ARADDR(9),
      I5 => \^height\(7),
      O => \rdata[7]_i_11_n_9\
    );
\rdata[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8111"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(6),
      I1 => s_axi_CTRL_ARADDR(7),
      I2 => s_axi_CTRL_ARADDR(10),
      I3 => s_axi_CTRL_ARADDR(8),
      O => \rdata[7]_i_12_n_9\
    );
\rdata[7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \^width\(7),
      I1 => s_axi_CTRL_ARADDR(9),
      I2 => layerStartY_1(7),
      I3 => s_axi_CTRL_ARADDR(8),
      I4 => layerStartY_2(7),
      I5 => s_axi_CTRL_ARADDR(6),
      O => \rdata[7]_i_13_n_9\
    );
\rdata[7]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEAEAEAEFEAE"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(6),
      I1 => \^background_u_g\(7),
      I2 => s_axi_CTRL_ARADDR(9),
      I3 => \^layerscalefactor_1\(7),
      I4 => s_axi_CTRL_ARADDR(8),
      I5 => \^layerscalefactor_2\(7),
      O => \rdata[7]_i_14_n_9\
    );
\rdata[7]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEAEAEAEFEAE"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(6),
      I1 => p_22_in(7),
      I2 => s_axi_CTRL_ARADDR(9),
      I3 => \int_layerAlpha_1_reg_n_9_[7]\,
      I4 => s_axi_CTRL_ARADDR(8),
      I5 => \int_layerAlpha_2_reg_n_9_[7]\,
      O => \rdata[7]_i_15_n_9\
    );
\rdata[7]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \int_video_format_reg_n_9_[7]\,
      I1 => s_axi_CTRL_ARADDR(9),
      I2 => \int_layerStride_1_reg_n_9_[7]\,
      I3 => s_axi_CTRL_ARADDR(8),
      I4 => \int_layerStride_2_reg_n_9_[7]\,
      I5 => s_axi_CTRL_ARADDR(6),
      O => \rdata[7]_i_16_n_9\
    );
\rdata[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \rdata[7]_i_4_n_9\,
      I1 => \rdata_reg[7]_i_5_n_9\,
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \rdata[7]_i_6_n_9\,
      I4 => \rdata_reg[7]_i_7_n_9\,
      O => \rdata[7]_i_2_n_9\
    );
\rdata[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4044400000000000"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(6),
      I1 => \rdata[7]_i_8_n_9\,
      I2 => \rdata[7]_i_9_n_9\,
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => \rdata[7]_i_10_n_9\,
      I5 => \rdata[7]_i_11_n_9\,
      O => \rdata[7]_i_3_n_9\
    );
\rdata[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"800000A2000000A2"
    )
        port map (
      I0 => \rdata[7]_i_12_n_9\,
      I1 => s_axi_CTRL_ARADDR(8),
      I2 => s_axi_CTRL_ARADDR(9),
      I3 => s_axi_CTRL_ARADDR(11),
      I4 => s_axi_CTRL_ARADDR(10),
      I5 => \int_reserve_reg_n_9_[7]\,
      O => \rdata[7]_i_4_n_9\
    );
\rdata[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0300030B00000000"
    )
        port map (
      I0 => \int_layerEnable_reg_n_9_[7]\,
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => s_axi_CTRL_ARADDR(7),
      I3 => s_axi_CTRL_ARADDR(9),
      I4 => s_axi_CTRL_ARADDR(8),
      I5 => \rdata[6]_i_6_n_9\,
      O => \rdata[7]_i_6_n_9\
    );
\rdata[7]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001101"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(11),
      I1 => s_axi_CTRL_ARADDR(10),
      I2 => s_axi_CTRL_ARADDR(8),
      I3 => s_axi_CTRL_ARADDR(9),
      I4 => s_axi_CTRL_ARADDR(7),
      O => \rdata[7]_i_8_n_9\
    );
\rdata[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22222222FFF333F3"
    )
        port map (
      I0 => \^background_v_b\(7),
      I1 => s_axi_CTRL_ARADDR(9),
      I2 => \^layerwidth_1\(7),
      I3 => s_axi_CTRL_ARADDR(8),
      I4 => \^layerwidth_2\(7),
      I5 => s_axi_CTRL_ARADDR(5),
      O => \rdata[7]_i_9_n_9\
    );
\rdata[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FF800080008000"
    )
        port map (
      I0 => \rdata[15]_i_3_n_9\,
      I1 => \rdata_reg[8]_i_2_n_9\,
      I2 => \rdata[8]_i_3_n_9\,
      I3 => s_axi_CTRL_ARADDR(3),
      I4 => \rdata[8]_i_4_n_9\,
      I5 => \rdata[8]_i_5_n_9\,
      O => \rdata[8]_i_1_n_9\
    );
\rdata[8]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFC7F7FFFFC7F7"
    )
        port map (
      I0 => \int_layerEnable_reg_n_9_[8]\,
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => s_axi_CTRL_ARADDR(9),
      I3 => \int_layerAlpha_1_reg_n_9_[8]\,
      I4 => s_axi_CTRL_ARADDR(8),
      I5 => \int_layerAlpha_2_reg_n_9_[8]\,
      O => \rdata[8]_i_11_n_9\
    );
\rdata[8]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFABFBFFFFABFB"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(6),
      I1 => \int_video_format_reg_n_9_[8]\,
      I2 => s_axi_CTRL_ARADDR(9),
      I3 => \int_layerStride_1_reg_n_9_[8]\,
      I4 => s_axi_CTRL_ARADDR(8),
      I5 => \int_layerStride_2_reg_n_9_[8]\,
      O => \rdata[8]_i_12_n_9\
    );
\rdata[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2FFFFFFE2FFFF00"
    )
        port map (
      I0 => \^layerheight_1\(8),
      I1 => s_axi_CTRL_ARADDR(8),
      I2 => \^layerheight_2\(8),
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => s_axi_CTRL_ARADDR(9),
      I5 => \^height\(8),
      O => \rdata[8]_i_3_n_9\
    );
\rdata[8]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8003"
    )
        port map (
      I0 => \int_reserve_reg_n_9_[8]\,
      I1 => s_axi_CTRL_ARADDR(7),
      I2 => s_axi_CTRL_ARADDR(10),
      I3 => s_axi_CTRL_ARADDR(11),
      O => \rdata[8]_i_4_n_9\
    );
\rdata[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800B800B8FF"
    )
        port map (
      I0 => \rdata[8]_i_8_n_9\,
      I1 => s_axi_CTRL_ARADDR(5),
      I2 => \rdata[8]_i_9_n_9\,
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => s_axi_CTRL_ARADDR(7),
      I5 => \rdata_reg[8]_i_10_n_9\,
      O => \rdata[8]_i_5_n_9\
    );
\rdata[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEECCC000C0"
    )
        port map (
      I0 => \int_background_Y_R_reg_n_9_[8]\,
      I1 => s_axi_CTRL_ARADDR(9),
      I2 => layerStartX_1(8),
      I3 => s_axi_CTRL_ARADDR(8),
      I4 => layerStartX_2(8),
      I5 => s_axi_CTRL_ARADDR(5),
      O => \rdata[8]_i_6_n_9\
    );
\rdata[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22222222FFF333F3"
    )
        port map (
      I0 => \int_background_V_B_reg_n_9_[8]\,
      I1 => s_axi_CTRL_ARADDR(9),
      I2 => \^layerwidth_1\(8),
      I3 => s_axi_CTRL_ARADDR(8),
      I4 => \^layerwidth_2\(8),
      I5 => s_axi_CTRL_ARADDR(5),
      O => \rdata[8]_i_7_n_9\
    );
\rdata[8]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80800100"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(7),
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => s_axi_CTRL_ARADDR(9),
      I3 => \int_background_U_G_reg_n_9_[8]\,
      I4 => s_axi_CTRL_ARADDR(8),
      O => \rdata[8]_i_8_n_9\
    );
\rdata[8]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A8080000A808"
    )
        port map (
      I0 => \rdata[15]_i_13_n_9\,
      I1 => \^width\(8),
      I2 => s_axi_CTRL_ARADDR(9),
      I3 => layerStartY_1(8),
      I4 => s_axi_CTRL_ARADDR(8),
      I5 => layerStartY_2(8),
      O => \rdata[8]_i_9_n_9\
    );
\rdata[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000FFFF40000000"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(6),
      I1 => \rdata[9]_i_2_n_9\,
      I2 => \rdata_reg[9]_i_3_n_9\,
      I3 => \rdata[9]_i_4_n_9\,
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \rdata_reg[9]_i_5_n_9\,
      O => \rdata[9]_i_1_n_9\
    );
\rdata[9]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEAEAEAEFEAE"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(6),
      I1 => \^interrupt\,
      I2 => s_axi_CTRL_ARADDR(9),
      I3 => \int_layerAlpha_1_reg_n_9_[9]\,
      I4 => s_axi_CTRL_ARADDR(8),
      I5 => \int_layerAlpha_2_reg_n_9_[9]\,
      O => \rdata[9]_i_12_n_9\
    );
\rdata[9]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \int_video_format_reg_n_9_[9]\,
      I1 => s_axi_CTRL_ARADDR(9),
      I2 => \int_layerStride_1_reg_n_9_[9]\,
      I3 => s_axi_CTRL_ARADDR(8),
      I4 => \int_layerStride_2_reg_n_9_[9]\,
      I5 => s_axi_CTRL_ARADDR(6),
      O => \rdata[9]_i_13_n_9\
    );
\rdata[9]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A8080000A808"
    )
        port map (
      I0 => \rdata[15]_i_13_n_9\,
      I1 => \^width\(9),
      I2 => s_axi_CTRL_ARADDR(9),
      I3 => layerStartY_1(9),
      I4 => s_axi_CTRL_ARADDR(8),
      I5 => layerStartY_2(9),
      O => \rdata[9]_i_14_n_9\
    );
\rdata[9]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80800100"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(7),
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => s_axi_CTRL_ARADDR(9),
      I3 => \int_background_U_G_reg_n_9_[9]\,
      I4 => s_axi_CTRL_ARADDR(8),
      O => \rdata[9]_i_15_n_9\
    );
\rdata[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01010001"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(7),
      I1 => s_axi_CTRL_ARADDR(10),
      I2 => s_axi_CTRL_ARADDR(11),
      I3 => s_axi_CTRL_ARADDR(8),
      I4 => s_axi_CTRL_ARADDR(9),
      O => \rdata[9]_i_2_n_9\
    );
\rdata[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2FFFFFFE2FFFF00"
    )
        port map (
      I0 => \^layerheight_1\(9),
      I1 => s_axi_CTRL_ARADDR(8),
      I2 => \^layerheight_2\(9),
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => s_axi_CTRL_ARADDR(9),
      I5 => \^height\(9),
      O => \rdata[9]_i_4_n_9\
    );
\rdata[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEECCC000C0"
    )
        port map (
      I0 => \int_background_Y_R_reg_n_9_[9]\,
      I1 => s_axi_CTRL_ARADDR(9),
      I2 => layerStartX_1(9),
      I3 => s_axi_CTRL_ARADDR(8),
      I4 => layerStartX_2(9),
      I5 => s_axi_CTRL_ARADDR(5),
      O => \rdata[9]_i_6_n_9\
    );
\rdata[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22222222FFF333F3"
    )
        port map (
      I0 => \int_background_V_B_reg_n_9_[9]\,
      I1 => s_axi_CTRL_ARADDR(9),
      I2 => \^layerwidth_1\(9),
      I3 => s_axi_CTRL_ARADDR(8),
      I4 => \^layerwidth_2\(9),
      I5 => s_axi_CTRL_ARADDR(5),
      O => \rdata[9]_i_7_n_9\
    );
\rdata[9]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22A20000"
    )
        port map (
      I0 => \rdata[9]_i_2_n_9\,
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => \int_layerEnable_reg_n_9_[9]\,
      I3 => s_axi_CTRL_ARADDR(9),
      I4 => \rdata_reg[9]_i_10_n_9\,
      O => \rdata[9]_i_8_n_9\
    );
\rdata[9]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"81010000"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(11),
      I1 => s_axi_CTRL_ARADDR(10),
      I2 => s_axi_CTRL_ARADDR(7),
      I3 => \int_reserve_reg_n_9_[9]\,
      I4 => \rdata_reg[9]_i_11_n_9\,
      O => \rdata[9]_i_9_n_9\
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \rdata[0]_i_1_n_9\,
      Q => \^s_axi_ctrl_rdata\(0),
      R => '0'
    );
\rdata_reg[0]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[0]_i_15_n_9\,
      I1 => \rdata[0]_i_16_n_9\,
      O => \rdata_reg[0]_i_10_n_9\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[10]_i_1_n_9\,
      Q => \^s_axi_ctrl_rdata\(10),
      R => \rdata[15]_i_1_n_9\
    );
\rdata_reg[10]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[10]_i_11_n_9\,
      I1 => \rdata[10]_i_12_n_9\,
      O => \rdata_reg[10]_i_10_n_9\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[10]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[10]_i_6_n_9\,
      I1 => \rdata[10]_i_7_n_9\,
      O => \rdata_reg[10]_i_2_n_9\,
      S => s_axi_CTRL_ARADDR(4)
    );
\rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[11]_i_1_n_9\,
      Q => \^s_axi_ctrl_rdata\(11),
      R => \rdata[15]_i_1_n_9\
    );
\rdata_reg[11]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[11]_i_11_n_9\,
      I1 => \rdata[11]_i_12_n_9\,
      O => \rdata_reg[11]_i_10_n_9\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[11]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[11]_i_6_n_9\,
      I1 => \rdata[11]_i_7_n_9\,
      O => \rdata_reg[11]_i_2_n_9\,
      S => s_axi_CTRL_ARADDR(4)
    );
\rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[12]_i_1_n_9\,
      Q => \^s_axi_ctrl_rdata\(12),
      R => \rdata[15]_i_1_n_9\
    );
\rdata_reg[12]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[12]_i_11_n_9\,
      I1 => \rdata[12]_i_12_n_9\,
      O => \rdata_reg[12]_i_10_n_9\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[12]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[12]_i_6_n_9\,
      I1 => \rdata[12]_i_7_n_9\,
      O => \rdata_reg[12]_i_2_n_9\,
      S => s_axi_CTRL_ARADDR(4)
    );
\rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[13]_i_1_n_9\,
      Q => \^s_axi_ctrl_rdata\(13),
      R => \rdata[15]_i_1_n_9\
    );
\rdata_reg[13]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[13]_i_11_n_9\,
      I1 => \rdata[13]_i_12_n_9\,
      O => \rdata_reg[13]_i_10_n_9\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[13]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[13]_i_6_n_9\,
      I1 => \rdata[13]_i_7_n_9\,
      O => \rdata_reg[13]_i_2_n_9\,
      S => s_axi_CTRL_ARADDR(4)
    );
\rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[14]_i_1_n_9\,
      Q => \^s_axi_ctrl_rdata\(14),
      R => \rdata[15]_i_1_n_9\
    );
\rdata_reg[14]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[14]_i_11_n_9\,
      I1 => \rdata[14]_i_12_n_9\,
      O => \rdata_reg[14]_i_10_n_9\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[14]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[14]_i_6_n_9\,
      I1 => \rdata[14]_i_7_n_9\,
      O => \rdata_reg[14]_i_2_n_9\,
      S => s_axi_CTRL_ARADDR(4)
    );
\rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[15]_i_2_n_9\,
      Q => \^s_axi_ctrl_rdata\(15),
      R => \rdata[15]_i_1_n_9\
    );
\rdata_reg[15]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[15]_i_14_n_9\,
      I1 => \rdata[15]_i_15_n_9\,
      O => \rdata_reg[15]_i_12_n_9\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[15]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[15]_i_8_n_9\,
      I1 => \rdata[15]_i_9_n_9\,
      O => \rdata_reg[15]_i_4_n_9\,
      S => s_axi_CTRL_ARADDR(4)
    );
\rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[16]_i_1_n_9\,
      Q => \^s_axi_ctrl_rdata\(16),
      R => \rdata[31]_i_1_n_9\
    );
\rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[17]_i_1_n_9\,
      Q => \^s_axi_ctrl_rdata\(17),
      R => \rdata[31]_i_1_n_9\
    );
\rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[18]_i_1_n_9\,
      Q => \^s_axi_ctrl_rdata\(18),
      R => \rdata[31]_i_1_n_9\
    );
\rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[19]_i_1_n_9\,
      Q => \^s_axi_ctrl_rdata\(19),
      R => \rdata[31]_i_1_n_9\
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \rdata[1]_i_1_n_9\,
      Q => \^s_axi_ctrl_rdata\(1),
      R => '0'
    );
\rdata_reg[1]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[1]_i_14_n_9\,
      I1 => \rdata[1]_i_15_n_9\,
      O => \rdata_reg[1]_i_8_n_9\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[20]_i_1_n_9\,
      Q => \^s_axi_ctrl_rdata\(20),
      R => \rdata[31]_i_1_n_9\
    );
\rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[21]_i_1_n_9\,
      Q => \^s_axi_ctrl_rdata\(21),
      R => \rdata[31]_i_1_n_9\
    );
\rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[22]_i_1_n_9\,
      Q => \^s_axi_ctrl_rdata\(22),
      R => \rdata[31]_i_1_n_9\
    );
\rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[23]_i_1_n_9\,
      Q => \^s_axi_ctrl_rdata\(23),
      R => \rdata[31]_i_1_n_9\
    );
\rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[24]_i_1_n_9\,
      Q => \^s_axi_ctrl_rdata\(24),
      R => \rdata[31]_i_1_n_9\
    );
\rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[25]_i_1_n_9\,
      Q => \^s_axi_ctrl_rdata\(25),
      R => \rdata[31]_i_1_n_9\
    );
\rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[26]_i_1_n_9\,
      Q => \^s_axi_ctrl_rdata\(26),
      R => \rdata[31]_i_1_n_9\
    );
\rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[27]_i_1_n_9\,
      Q => \^s_axi_ctrl_rdata\(27),
      R => \rdata[31]_i_1_n_9\
    );
\rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[28]_i_1_n_9\,
      Q => \^s_axi_ctrl_rdata\(28),
      R => \rdata[31]_i_1_n_9\
    );
\rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[29]_i_1_n_9\,
      Q => \^s_axi_ctrl_rdata\(29),
      R => \rdata[31]_i_1_n_9\
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata_reg[2]_i_1_n_9\,
      Q => \^s_axi_ctrl_rdata\(2),
      R => \rdata[15]_i_1_n_9\
    );
\rdata_reg[2]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[2]_i_2_n_9\,
      I1 => \rdata[2]_i_3_n_9\,
      O => \rdata_reg[2]_i_1_n_9\,
      S => s_axi_CTRL_ARADDR(3)
    );
\rdata_reg[2]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[2]_i_11_n_9\,
      I1 => \rdata[2]_i_12_n_9\,
      O => \rdata_reg[2]_i_5_n_9\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[2]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[2]_i_13_n_9\,
      I1 => \rdata[2]_i_14_n_9\,
      O => \rdata_reg[2]_i_7_n_9\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[30]_i_1_n_9\,
      Q => \^s_axi_ctrl_rdata\(30),
      R => \rdata[31]_i_1_n_9\
    );
\rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[31]_i_3_n_9\,
      Q => \^s_axi_ctrl_rdata\(31),
      R => \rdata[31]_i_1_n_9\
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata_reg[3]_i_1_n_9\,
      Q => \^s_axi_ctrl_rdata\(3),
      R => \rdata[15]_i_1_n_9\
    );
\rdata_reg[3]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[3]_i_2_n_9\,
      I1 => \rdata[3]_i_3_n_9\,
      O => \rdata_reg[3]_i_1_n_9\,
      S => s_axi_CTRL_ARADDR(3)
    );
\rdata_reg[3]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[3]_i_11_n_9\,
      I1 => \rdata[3]_i_12_n_9\,
      O => \rdata_reg[3]_i_5_n_9\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[3]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[3]_i_13_n_9\,
      I1 => \rdata[3]_i_14_n_9\,
      O => \rdata_reg[3]_i_7_n_9\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata_reg[4]_i_1_n_9\,
      Q => \^s_axi_ctrl_rdata\(4),
      R => \rdata[15]_i_1_n_9\
    );
\rdata_reg[4]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[4]_i_2_n_9\,
      I1 => \rdata[4]_i_3_n_9\,
      O => \rdata_reg[4]_i_1_n_9\,
      S => s_axi_CTRL_ARADDR(3)
    );
\rdata_reg[4]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[4]_i_10_n_9\,
      I1 => \rdata[4]_i_11_n_9\,
      O => \rdata_reg[4]_i_5_n_9\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[4]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[4]_i_12_n_9\,
      I1 => \rdata[4]_i_13_n_9\,
      O => \rdata_reg[4]_i_6_n_9\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata_reg[5]_i_1_n_9\,
      Q => \^s_axi_ctrl_rdata\(5),
      R => \rdata[15]_i_1_n_9\
    );
\rdata_reg[5]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[5]_i_2_n_9\,
      I1 => \rdata[5]_i_3_n_9\,
      O => \rdata_reg[5]_i_1_n_9\,
      S => s_axi_CTRL_ARADDR(3)
    );
\rdata_reg[5]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[5]_i_10_n_9\,
      I1 => \rdata[5]_i_11_n_9\,
      O => \rdata_reg[5]_i_5_n_9\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[5]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[5]_i_12_n_9\,
      I1 => \rdata[5]_i_13_n_9\,
      O => \rdata_reg[5]_i_6_n_9\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata_reg[6]_i_1_n_9\,
      Q => \^s_axi_ctrl_rdata\(6),
      R => \rdata[15]_i_1_n_9\
    );
\rdata_reg[6]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[6]_i_2_n_9\,
      I1 => \rdata[6]_i_3_n_9\,
      O => \rdata_reg[6]_i_1_n_9\,
      S => s_axi_CTRL_ARADDR(3)
    );
\rdata_reg[6]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[6]_i_11_n_9\,
      I1 => \rdata[6]_i_12_n_9\,
      O => \rdata_reg[6]_i_5_n_9\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[6]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[6]_i_13_n_9\,
      I1 => \rdata[6]_i_14_n_9\,
      O => \rdata_reg[6]_i_7_n_9\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata_reg[7]_i_1_n_9\,
      Q => \^s_axi_ctrl_rdata\(7),
      R => \rdata[15]_i_1_n_9\
    );
\rdata_reg[7]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[7]_i_2_n_9\,
      I1 => \rdata[7]_i_3_n_9\,
      O => \rdata_reg[7]_i_1_n_9\,
      S => s_axi_CTRL_ARADDR(3)
    );
\rdata_reg[7]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[7]_i_13_n_9\,
      I1 => \rdata[7]_i_14_n_9\,
      O => \rdata_reg[7]_i_5_n_9\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[7]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[7]_i_15_n_9\,
      I1 => \rdata[7]_i_16_n_9\,
      O => \rdata_reg[7]_i_7_n_9\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[8]_i_1_n_9\,
      Q => \^s_axi_ctrl_rdata\(8),
      R => \rdata[15]_i_1_n_9\
    );
\rdata_reg[8]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[8]_i_11_n_9\,
      I1 => \rdata[8]_i_12_n_9\,
      O => \rdata_reg[8]_i_10_n_9\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[8]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[8]_i_6_n_9\,
      I1 => \rdata[8]_i_7_n_9\,
      O => \rdata_reg[8]_i_2_n_9\,
      S => s_axi_CTRL_ARADDR(4)
    );
\rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[9]_i_1_n_9\,
      Q => \^s_axi_ctrl_rdata\(9),
      R => \rdata[15]_i_1_n_9\
    );
\rdata_reg[9]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[9]_i_12_n_9\,
      I1 => \rdata[9]_i_13_n_9\,
      O => \rdata_reg[9]_i_10_n_9\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[9]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[9]_i_14_n_9\,
      I1 => \rdata[9]_i_15_n_9\,
      O => \rdata_reg[9]_i_11_n_9\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[9]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[9]_i_6_n_9\,
      I1 => \rdata[9]_i_7_n_9\,
      O => \rdata_reg[9]_i_3_n_9\,
      S => s_axi_CTRL_ARADDR(4)
    );
\rdata_reg[9]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[9]_i_8_n_9\,
      I1 => \rdata[9]_i_9_n_9\,
      O => \rdata_reg[9]_i_5_n_9\,
      S => s_axi_CTRL_ARADDR(4)
    );
\waddr[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_wstate_reg[1]_0\,
      I1 => s_axi_CTRL_AWVALID,
      O => waddr
    );
\waddr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_AWADDR(8),
      Q => \waddr_reg_n_9_[10]\,
      R => '0'
    );
\waddr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_AWADDR(9),
      Q => \waddr_reg_n_9_[11]\,
      R => '0'
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_AWADDR(0),
      Q => \waddr_reg_n_9_[2]\,
      R => '0'
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_AWADDR(1),
      Q => \waddr_reg_n_9_[3]\,
      R => '0'
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_AWADDR(2),
      Q => \waddr_reg_n_9_[4]\,
      R => '0'
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_AWADDR(3),
      Q => \waddr_reg_n_9_[5]\,
      R => '0'
    );
\waddr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_AWADDR(4),
      Q => \waddr_reg_n_9_[6]\,
      R => '0'
    );
\waddr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_AWADDR(5),
      Q => \waddr_reg_n_9_[7]\,
      R => '0'
    );
\waddr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_AWADDR(6),
      Q => \waddr_reg_n_9_[8]\,
      R => '0'
    );
\waddr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_AWADDR(7),
      Q => \waddr_reg_n_9_[9]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_entry_proc is
  port (
    start_once_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_sync_reg_entry_proc_U0_ap_ready_reg : out STD_LOGIC;
    start_once_reg_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    start_once_reg_reg_1 : in STD_LOGIC;
    start_once_reg_reg_2 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    start_for_v_mix_core_alpha_false_false_U0_full_n : in STD_LOGIC;
    v_mix_core_alpha_false_false_U0_ap_start : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    start_for_v_mix_core_alpha_false_false_10_U0_full_n : in STD_LOGIC;
    \mOutPtr_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mOutPtr_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    v_mix_core_alpha_false_false_10_U0_ap_start : in STD_LOGIC;
    \mOutPtr_reg[3]_1\ : in STD_LOGIC;
    grp_VMixHlsDataFlowFunction_fu_476_ap_start_reg : in STD_LOGIC
  );
end main_design_v_mix_0_0_entry_proc;

architecture STRUCTURE of main_design_v_mix_0_0_entry_proc is
  signal \^ap_sync_reg_entry_proc_u0_ap_ready_reg\ : STD_LOGIC;
  signal \^start_once_reg\ : STD_LOGIC;
begin
  ap_sync_reg_entry_proc_U0_ap_ready_reg <= \^ap_sync_reg_entry_proc_u0_ap_ready_reg\;
  start_once_reg <= \^start_once_reg\;
\mOutPtr[3]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF40404040404040"
    )
        port map (
      I0 => \^start_once_reg\,
      I1 => start_for_v_mix_core_alpha_false_false_U0_full_n,
      I2 => \^ap_sync_reg_entry_proc_u0_ap_ready_reg\,
      I3 => v_mix_core_alpha_false_false_U0_ap_start,
      I4 => Q(0),
      I5 => CO(0),
      O => E(0)
    );
\mOutPtr[3]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF40404040404040"
    )
        port map (
      I0 => \^start_once_reg\,
      I1 => start_for_v_mix_core_alpha_false_false_10_U0_full_n,
      I2 => \^ap_sync_reg_entry_proc_u0_ap_ready_reg\,
      I3 => \mOutPtr_reg[3]\(0),
      I4 => \mOutPtr_reg[3]_0\(0),
      I5 => v_mix_core_alpha_false_false_10_U0_ap_start,
      O => start_once_reg_reg_0(0)
    );
\mOutPtr[3]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44404040"
    )
        port map (
      I0 => \mOutPtr_reg[3]_1\,
      I1 => grp_VMixHlsDataFlowFunction_fu_476_ap_start_reg,
      I2 => \^start_once_reg\,
      I3 => start_for_v_mix_core_alpha_false_false_U0_full_n,
      I4 => start_for_v_mix_core_alpha_false_false_10_U0_full_n,
      O => \^ap_sync_reg_entry_proc_u0_ap_ready_reg\
    );
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => start_once_reg_reg_2,
      Q => \^start_once_reg\,
      R => start_once_reg_reg_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg is
  port (
    push : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    HwReg_layerWidth_2_val_c28_full_n : in STD_LOGIC;
    \SRL_SIG_reg[0][15]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    \width_reg_160_reg[0]\ : in STD_LOGIC
  );
end main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg;

architecture STRUCTURE of main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg is
  signal \SRL_SIG_reg[0]_42\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \SRL_SIG_reg[1]_43\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^push\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG[0][12]_i_1__7\ : label is "soft_lutpair684";
  attribute SOFT_HLUTNM of \SRL_SIG[0][13]_i_1__7\ : label is "soft_lutpair684";
  attribute SOFT_HLUTNM of \SRL_SIG[0][14]_i_1__7\ : label is "soft_lutpair685";
  attribute SOFT_HLUTNM of \SRL_SIG[0][15]_i_2__7\ : label is "soft_lutpair685";
  attribute SOFT_HLUTNM of \width_reg_160[0]_i_1__2\ : label is "soft_lutpair678";
  attribute SOFT_HLUTNM of \width_reg_160[10]_i_1__2\ : label is "soft_lutpair683";
  attribute SOFT_HLUTNM of \width_reg_160[11]_i_2__2\ : label is "soft_lutpair683";
  attribute SOFT_HLUTNM of \width_reg_160[1]_i_1__2\ : label is "soft_lutpair678";
  attribute SOFT_HLUTNM of \width_reg_160[2]_i_1__2\ : label is "soft_lutpair679";
  attribute SOFT_HLUTNM of \width_reg_160[3]_i_1__2\ : label is "soft_lutpair679";
  attribute SOFT_HLUTNM of \width_reg_160[4]_i_1__2\ : label is "soft_lutpair680";
  attribute SOFT_HLUTNM of \width_reg_160[5]_i_1__2\ : label is "soft_lutpair680";
  attribute SOFT_HLUTNM of \width_reg_160[6]_i_1__2\ : label is "soft_lutpair681";
  attribute SOFT_HLUTNM of \width_reg_160[7]_i_1__2\ : label is "soft_lutpair681";
  attribute SOFT_HLUTNM of \width_reg_160[8]_i_1__2\ : label is "soft_lutpair682";
  attribute SOFT_HLUTNM of \width_reg_160[9]_i_1__2\ : label is "soft_lutpair682";
begin
  push <= \^push\;
\SRL_SIG[0][12]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_43\(12),
      I1 => \SRL_SIG_reg[0]_42\(12),
      I2 => \width_reg_160_reg[0]\,
      O => D(12)
    );
\SRL_SIG[0][13]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_43\(13),
      I1 => \SRL_SIG_reg[0]_42\(13),
      I2 => \width_reg_160_reg[0]\,
      O => D(13)
    );
\SRL_SIG[0][14]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_43\(14),
      I1 => \SRL_SIG_reg[0]_42\(14),
      I2 => \width_reg_160_reg[0]\,
      O => D(14)
    );
\SRL_SIG[0][15]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => HwReg_layerWidth_2_val_c28_full_n,
      I1 => \SRL_SIG_reg[0][15]_0\(0),
      O => \^push\
    );
\SRL_SIG[0][15]_i_2__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_43\(15),
      I1 => \SRL_SIG_reg[0]_42\(15),
      I2 => \width_reg_160_reg[0]\,
      O => D(15)
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][15]_1\(0),
      Q => \SRL_SIG_reg[0]_42\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][15]_1\(10),
      Q => \SRL_SIG_reg[0]_42\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][15]_1\(11),
      Q => \SRL_SIG_reg[0]_42\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][15]_1\(12),
      Q => \SRL_SIG_reg[0]_42\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][15]_1\(13),
      Q => \SRL_SIG_reg[0]_42\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][15]_1\(14),
      Q => \SRL_SIG_reg[0]_42\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][15]_1\(15),
      Q => \SRL_SIG_reg[0]_42\(15),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][15]_1\(1),
      Q => \SRL_SIG_reg[0]_42\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][15]_1\(2),
      Q => \SRL_SIG_reg[0]_42\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][15]_1\(3),
      Q => \SRL_SIG_reg[0]_42\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][15]_1\(4),
      Q => \SRL_SIG_reg[0]_42\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][15]_1\(5),
      Q => \SRL_SIG_reg[0]_42\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][15]_1\(6),
      Q => \SRL_SIG_reg[0]_42\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][15]_1\(7),
      Q => \SRL_SIG_reg[0]_42\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][15]_1\(8),
      Q => \SRL_SIG_reg[0]_42\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][15]_1\(9),
      Q => \SRL_SIG_reg[0]_42\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_42\(0),
      Q => \SRL_SIG_reg[1]_43\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_42\(10),
      Q => \SRL_SIG_reg[1]_43\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_42\(11),
      Q => \SRL_SIG_reg[1]_43\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_42\(12),
      Q => \SRL_SIG_reg[1]_43\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_42\(13),
      Q => \SRL_SIG_reg[1]_43\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_42\(14),
      Q => \SRL_SIG_reg[1]_43\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_42\(15),
      Q => \SRL_SIG_reg[1]_43\(15),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_42\(1),
      Q => \SRL_SIG_reg[1]_43\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_42\(2),
      Q => \SRL_SIG_reg[1]_43\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_42\(3),
      Q => \SRL_SIG_reg[1]_43\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_42\(4),
      Q => \SRL_SIG_reg[1]_43\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_42\(5),
      Q => \SRL_SIG_reg[1]_43\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_42\(6),
      Q => \SRL_SIG_reg[1]_43\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_42\(7),
      Q => \SRL_SIG_reg[1]_43\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_42\(8),
      Q => \SRL_SIG_reg[1]_43\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_42\(9),
      Q => \SRL_SIG_reg[1]_43\(9),
      R => '0'
    );
\width_reg_160[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_43\(0),
      I1 => \SRL_SIG_reg[0]_42\(0),
      I2 => \width_reg_160_reg[0]\,
      O => D(0)
    );
\width_reg_160[10]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_43\(10),
      I1 => \SRL_SIG_reg[0]_42\(10),
      I2 => \width_reg_160_reg[0]\,
      O => D(10)
    );
\width_reg_160[11]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_43\(11),
      I1 => \SRL_SIG_reg[0]_42\(11),
      I2 => \width_reg_160_reg[0]\,
      O => D(11)
    );
\width_reg_160[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_43\(1),
      I1 => \SRL_SIG_reg[0]_42\(1),
      I2 => \width_reg_160_reg[0]\,
      O => D(1)
    );
\width_reg_160[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_43\(2),
      I1 => \SRL_SIG_reg[0]_42\(2),
      I2 => \width_reg_160_reg[0]\,
      O => D(2)
    );
\width_reg_160[3]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_43\(3),
      I1 => \SRL_SIG_reg[0]_42\(3),
      I2 => \width_reg_160_reg[0]\,
      O => D(3)
    );
\width_reg_160[4]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_43\(4),
      I1 => \SRL_SIG_reg[0]_42\(4),
      I2 => \width_reg_160_reg[0]\,
      O => D(4)
    );
\width_reg_160[5]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_43\(5),
      I1 => \SRL_SIG_reg[0]_42\(5),
      I2 => \width_reg_160_reg[0]\,
      O => D(5)
    );
\width_reg_160[6]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_43\(6),
      I1 => \SRL_SIG_reg[0]_42\(6),
      I2 => \width_reg_160_reg[0]\,
      O => D(6)
    );
\width_reg_160[7]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_43\(7),
      I1 => \SRL_SIG_reg[0]_42\(7),
      I2 => \width_reg_160_reg[0]\,
      O => D(7)
    );
\width_reg_160[8]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_43\(8),
      I1 => \SRL_SIG_reg[0]_42\(8),
      I2 => \width_reg_160_reg[0]\,
      O => D(8)
    );
\width_reg_160[9]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_43\(9),
      I1 => \SRL_SIG_reg[0]_42\(9),
      I2 => \width_reg_160_reg[0]\,
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg_100 is
  port (
    push : out STD_LOGIC;
    if_din : out STD_LOGIC_VECTOR ( 15 downto 0 );
    HwReg_layerWidth_1_val_c21_full_n : in STD_LOGIC;
    \SRL_SIG_reg[0][15]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    \empty_73_reg_148_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg_100 : entity is "main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg";
end main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg_100;

architecture STRUCTURE of main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg_100 is
  signal \SRL_SIG_reg[0]_28\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \SRL_SIG_reg[1]_29\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^push\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG[0][12]_i_1__5\ : label is "soft_lutpair605";
  attribute SOFT_HLUTNM of \SRL_SIG[0][13]_i_1__5\ : label is "soft_lutpair605";
  attribute SOFT_HLUTNM of \SRL_SIG[0][14]_i_1__5\ : label is "soft_lutpair606";
  attribute SOFT_HLUTNM of \SRL_SIG[0][15]_i_2__5\ : label is "soft_lutpair606";
  attribute SOFT_HLUTNM of \empty_73_reg_148[0]_i_1\ : label is "soft_lutpair599";
  attribute SOFT_HLUTNM of \empty_73_reg_148[10]_i_1\ : label is "soft_lutpair604";
  attribute SOFT_HLUTNM of \empty_73_reg_148[11]_i_2\ : label is "soft_lutpair604";
  attribute SOFT_HLUTNM of \empty_73_reg_148[1]_i_1\ : label is "soft_lutpair599";
  attribute SOFT_HLUTNM of \empty_73_reg_148[2]_i_1\ : label is "soft_lutpair600";
  attribute SOFT_HLUTNM of \empty_73_reg_148[3]_i_1\ : label is "soft_lutpair600";
  attribute SOFT_HLUTNM of \empty_73_reg_148[4]_i_1\ : label is "soft_lutpair601";
  attribute SOFT_HLUTNM of \empty_73_reg_148[5]_i_1\ : label is "soft_lutpair601";
  attribute SOFT_HLUTNM of \empty_73_reg_148[6]_i_1\ : label is "soft_lutpair602";
  attribute SOFT_HLUTNM of \empty_73_reg_148[7]_i_1\ : label is "soft_lutpair602";
  attribute SOFT_HLUTNM of \empty_73_reg_148[8]_i_1\ : label is "soft_lutpair603";
  attribute SOFT_HLUTNM of \empty_73_reg_148[9]_i_1\ : label is "soft_lutpair603";
begin
  push <= \^push\;
\SRL_SIG[0][12]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_29\(12),
      I1 => \SRL_SIG_reg[0]_28\(12),
      I2 => \empty_73_reg_148_reg[0]\,
      O => if_din(12)
    );
\SRL_SIG[0][13]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_29\(13),
      I1 => \SRL_SIG_reg[0]_28\(13),
      I2 => \empty_73_reg_148_reg[0]\,
      O => if_din(13)
    );
\SRL_SIG[0][14]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_29\(14),
      I1 => \SRL_SIG_reg[0]_28\(14),
      I2 => \empty_73_reg_148_reg[0]\,
      O => if_din(14)
    );
\SRL_SIG[0][15]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => HwReg_layerWidth_1_val_c21_full_n,
      I1 => \SRL_SIG_reg[0][15]_0\,
      O => \^push\
    );
\SRL_SIG[0][15]_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_29\(15),
      I1 => \SRL_SIG_reg[0]_28\(15),
      I2 => \empty_73_reg_148_reg[0]\,
      O => if_din(15)
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(0),
      Q => \SRL_SIG_reg[0]_28\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(10),
      Q => \SRL_SIG_reg[0]_28\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(11),
      Q => \SRL_SIG_reg[0]_28\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(12),
      Q => \SRL_SIG_reg[0]_28\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(13),
      Q => \SRL_SIG_reg[0]_28\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(14),
      Q => \SRL_SIG_reg[0]_28\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(15),
      Q => \SRL_SIG_reg[0]_28\(15),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(1),
      Q => \SRL_SIG_reg[0]_28\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(2),
      Q => \SRL_SIG_reg[0]_28\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(3),
      Q => \SRL_SIG_reg[0]_28\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(4),
      Q => \SRL_SIG_reg[0]_28\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(5),
      Q => \SRL_SIG_reg[0]_28\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(6),
      Q => \SRL_SIG_reg[0]_28\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(7),
      Q => \SRL_SIG_reg[0]_28\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(8),
      Q => \SRL_SIG_reg[0]_28\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(9),
      Q => \SRL_SIG_reg[0]_28\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_28\(0),
      Q => \SRL_SIG_reg[1]_29\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_28\(10),
      Q => \SRL_SIG_reg[1]_29\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_28\(11),
      Q => \SRL_SIG_reg[1]_29\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_28\(12),
      Q => \SRL_SIG_reg[1]_29\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_28\(13),
      Q => \SRL_SIG_reg[1]_29\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_28\(14),
      Q => \SRL_SIG_reg[1]_29\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_28\(15),
      Q => \SRL_SIG_reg[1]_29\(15),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_28\(1),
      Q => \SRL_SIG_reg[1]_29\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_28\(2),
      Q => \SRL_SIG_reg[1]_29\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_28\(3),
      Q => \SRL_SIG_reg[1]_29\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_28\(4),
      Q => \SRL_SIG_reg[1]_29\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_28\(5),
      Q => \SRL_SIG_reg[1]_29\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_28\(6),
      Q => \SRL_SIG_reg[1]_29\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_28\(7),
      Q => \SRL_SIG_reg[1]_29\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_28\(8),
      Q => \SRL_SIG_reg[1]_29\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_28\(9),
      Q => \SRL_SIG_reg[1]_29\(9),
      R => '0'
    );
\empty_73_reg_148[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_29\(0),
      I1 => \SRL_SIG_reg[0]_28\(0),
      I2 => \empty_73_reg_148_reg[0]\,
      O => if_din(0)
    );
\empty_73_reg_148[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_29\(10),
      I1 => \SRL_SIG_reg[0]_28\(10),
      I2 => \empty_73_reg_148_reg[0]\,
      O => if_din(10)
    );
\empty_73_reg_148[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_29\(11),
      I1 => \SRL_SIG_reg[0]_28\(11),
      I2 => \empty_73_reg_148_reg[0]\,
      O => if_din(11)
    );
\empty_73_reg_148[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_29\(1),
      I1 => \SRL_SIG_reg[0]_28\(1),
      I2 => \empty_73_reg_148_reg[0]\,
      O => if_din(1)
    );
\empty_73_reg_148[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_29\(2),
      I1 => \SRL_SIG_reg[0]_28\(2),
      I2 => \empty_73_reg_148_reg[0]\,
      O => if_din(2)
    );
\empty_73_reg_148[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_29\(3),
      I1 => \SRL_SIG_reg[0]_28\(3),
      I2 => \empty_73_reg_148_reg[0]\,
      O => if_din(3)
    );
\empty_73_reg_148[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_29\(4),
      I1 => \SRL_SIG_reg[0]_28\(4),
      I2 => \empty_73_reg_148_reg[0]\,
      O => if_din(4)
    );
\empty_73_reg_148[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_29\(5),
      I1 => \SRL_SIG_reg[0]_28\(5),
      I2 => \empty_73_reg_148_reg[0]\,
      O => if_din(5)
    );
\empty_73_reg_148[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_29\(6),
      I1 => \SRL_SIG_reg[0]_28\(6),
      I2 => \empty_73_reg_148_reg[0]\,
      O => if_din(6)
    );
\empty_73_reg_148[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_29\(7),
      I1 => \SRL_SIG_reg[0]_28\(7),
      I2 => \empty_73_reg_148_reg[0]\,
      O => if_din(7)
    );
\empty_73_reg_148[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_29\(8),
      I1 => \SRL_SIG_reg[0]_28\(8),
      I2 => \empty_73_reg_148_reg[0]\,
      O => if_din(8)
    );
\empty_73_reg_148[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_29\(9),
      I1 => \SRL_SIG_reg[0]_28\(9),
      I2 => \empty_73_reg_148_reg[0]\,
      O => if_din(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg_104 is
  port (
    push : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    HwReg_layerHeight_2_val_c36_full_n : in STD_LOGIC;
    \SRL_SIG_reg[0][15]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    \height_reg_155_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg_104 : entity is "main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg";
end main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg_104;

architecture STRUCTURE of main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg_104 is
  signal \SRL_SIG_reg[0]_44\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \SRL_SIG_reg[1]_45\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^push\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG[0][12]_i_1__8\ : label is "soft_lutpair551";
  attribute SOFT_HLUTNM of \SRL_SIG[0][13]_i_1__8\ : label is "soft_lutpair551";
  attribute SOFT_HLUTNM of \SRL_SIG[0][14]_i_1__8\ : label is "soft_lutpair552";
  attribute SOFT_HLUTNM of \SRL_SIG[0][15]_i_2__8\ : label is "soft_lutpair552";
  attribute SOFT_HLUTNM of \height_reg_155[0]_i_1__2\ : label is "soft_lutpair545";
  attribute SOFT_HLUTNM of \height_reg_155[10]_i_1__2\ : label is "soft_lutpair550";
  attribute SOFT_HLUTNM of \height_reg_155[11]_i_1__2\ : label is "soft_lutpair550";
  attribute SOFT_HLUTNM of \height_reg_155[1]_i_1__2\ : label is "soft_lutpair545";
  attribute SOFT_HLUTNM of \height_reg_155[2]_i_1__2\ : label is "soft_lutpair546";
  attribute SOFT_HLUTNM of \height_reg_155[3]_i_1__2\ : label is "soft_lutpair546";
  attribute SOFT_HLUTNM of \height_reg_155[4]_i_1__2\ : label is "soft_lutpair547";
  attribute SOFT_HLUTNM of \height_reg_155[5]_i_1__2\ : label is "soft_lutpair547";
  attribute SOFT_HLUTNM of \height_reg_155[6]_i_1__2\ : label is "soft_lutpair548";
  attribute SOFT_HLUTNM of \height_reg_155[7]_i_1__2\ : label is "soft_lutpair548";
  attribute SOFT_HLUTNM of \height_reg_155[8]_i_1__2\ : label is "soft_lutpair549";
  attribute SOFT_HLUTNM of \height_reg_155[9]_i_1__2\ : label is "soft_lutpair549";
begin
  push <= \^push\;
\SRL_SIG[0][12]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_45\(12),
      I1 => \SRL_SIG_reg[0]_44\(12),
      I2 => \height_reg_155_reg[0]\,
      O => D(12)
    );
\SRL_SIG[0][13]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_45\(13),
      I1 => \SRL_SIG_reg[0]_44\(13),
      I2 => \height_reg_155_reg[0]\,
      O => D(13)
    );
\SRL_SIG[0][14]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_45\(14),
      I1 => \SRL_SIG_reg[0]_44\(14),
      I2 => \height_reg_155_reg[0]\,
      O => D(14)
    );
\SRL_SIG[0][15]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => HwReg_layerHeight_2_val_c36_full_n,
      I1 => \SRL_SIG_reg[0][15]_0\(0),
      O => \^push\
    );
\SRL_SIG[0][15]_i_2__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_45\(15),
      I1 => \SRL_SIG_reg[0]_44\(15),
      I2 => \height_reg_155_reg[0]\,
      O => D(15)
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][15]_1\(0),
      Q => \SRL_SIG_reg[0]_44\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][15]_1\(10),
      Q => \SRL_SIG_reg[0]_44\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][15]_1\(11),
      Q => \SRL_SIG_reg[0]_44\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][15]_1\(12),
      Q => \SRL_SIG_reg[0]_44\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][15]_1\(13),
      Q => \SRL_SIG_reg[0]_44\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][15]_1\(14),
      Q => \SRL_SIG_reg[0]_44\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][15]_1\(15),
      Q => \SRL_SIG_reg[0]_44\(15),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][15]_1\(1),
      Q => \SRL_SIG_reg[0]_44\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][15]_1\(2),
      Q => \SRL_SIG_reg[0]_44\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][15]_1\(3),
      Q => \SRL_SIG_reg[0]_44\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][15]_1\(4),
      Q => \SRL_SIG_reg[0]_44\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][15]_1\(5),
      Q => \SRL_SIG_reg[0]_44\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][15]_1\(6),
      Q => \SRL_SIG_reg[0]_44\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][15]_1\(7),
      Q => \SRL_SIG_reg[0]_44\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][15]_1\(8),
      Q => \SRL_SIG_reg[0]_44\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][15]_1\(9),
      Q => \SRL_SIG_reg[0]_44\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_44\(0),
      Q => \SRL_SIG_reg[1]_45\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_44\(10),
      Q => \SRL_SIG_reg[1]_45\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_44\(11),
      Q => \SRL_SIG_reg[1]_45\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_44\(12),
      Q => \SRL_SIG_reg[1]_45\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_44\(13),
      Q => \SRL_SIG_reg[1]_45\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_44\(14),
      Q => \SRL_SIG_reg[1]_45\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_44\(15),
      Q => \SRL_SIG_reg[1]_45\(15),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_44\(1),
      Q => \SRL_SIG_reg[1]_45\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_44\(2),
      Q => \SRL_SIG_reg[1]_45\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_44\(3),
      Q => \SRL_SIG_reg[1]_45\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_44\(4),
      Q => \SRL_SIG_reg[1]_45\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_44\(5),
      Q => \SRL_SIG_reg[1]_45\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_44\(6),
      Q => \SRL_SIG_reg[1]_45\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_44\(7),
      Q => \SRL_SIG_reg[1]_45\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_44\(8),
      Q => \SRL_SIG_reg[1]_45\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_44\(9),
      Q => \SRL_SIG_reg[1]_45\(9),
      R => '0'
    );
\height_reg_155[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_45\(0),
      I1 => \SRL_SIG_reg[0]_44\(0),
      I2 => \height_reg_155_reg[0]\,
      O => D(0)
    );
\height_reg_155[10]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_45\(10),
      I1 => \SRL_SIG_reg[0]_44\(10),
      I2 => \height_reg_155_reg[0]\,
      O => D(10)
    );
\height_reg_155[11]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_45\(11),
      I1 => \SRL_SIG_reg[0]_44\(11),
      I2 => \height_reg_155_reg[0]\,
      O => D(11)
    );
\height_reg_155[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_45\(1),
      I1 => \SRL_SIG_reg[0]_44\(1),
      I2 => \height_reg_155_reg[0]\,
      O => D(1)
    );
\height_reg_155[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_45\(2),
      I1 => \SRL_SIG_reg[0]_44\(2),
      I2 => \height_reg_155_reg[0]\,
      O => D(2)
    );
\height_reg_155[3]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_45\(3),
      I1 => \SRL_SIG_reg[0]_44\(3),
      I2 => \height_reg_155_reg[0]\,
      O => D(3)
    );
\height_reg_155[4]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_45\(4),
      I1 => \SRL_SIG_reg[0]_44\(4),
      I2 => \height_reg_155_reg[0]\,
      O => D(4)
    );
\height_reg_155[5]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_45\(5),
      I1 => \SRL_SIG_reg[0]_44\(5),
      I2 => \height_reg_155_reg[0]\,
      O => D(5)
    );
\height_reg_155[6]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_45\(6),
      I1 => \SRL_SIG_reg[0]_44\(6),
      I2 => \height_reg_155_reg[0]\,
      O => D(6)
    );
\height_reg_155[7]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_45\(7),
      I1 => \SRL_SIG_reg[0]_44\(7),
      I2 => \height_reg_155_reg[0]\,
      O => D(7)
    );
\height_reg_155[8]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_45\(8),
      I1 => \SRL_SIG_reg[0]_44\(8),
      I2 => \height_reg_155_reg[0]\,
      O => D(8)
    );
\height_reg_155[9]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_45\(9),
      I1 => \SRL_SIG_reg[0]_44\(9),
      I2 => \height_reg_155_reg[0]\,
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg_105 is
  port (
    push : out STD_LOGIC;
    \SRL_SIG_reg[1][15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    HwReg_layerHeight_2_val_c35_full_n : in STD_LOGIC;
    \SRL_SIG_reg[0][15]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    \height_reg_155_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg_105 : entity is "main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg";
end main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg_105;

architecture STRUCTURE of main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg_105 is
  signal \SRL_SIG_reg[0]_50\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \SRL_SIG_reg[1]_51\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^push\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG[0][12]_i_1__10\ : label is "soft_lutpair541";
  attribute SOFT_HLUTNM of \SRL_SIG[0][13]_i_1__10\ : label is "soft_lutpair541";
  attribute SOFT_HLUTNM of \SRL_SIG[0][14]_i_1__10\ : label is "soft_lutpair542";
  attribute SOFT_HLUTNM of \SRL_SIG[0][15]_i_2__10\ : label is "soft_lutpair542";
  attribute SOFT_HLUTNM of \height_reg_155[0]_i_1__3\ : label is "soft_lutpair535";
  attribute SOFT_HLUTNM of \height_reg_155[10]_i_1__3\ : label is "soft_lutpair540";
  attribute SOFT_HLUTNM of \height_reg_155[11]_i_1__3\ : label is "soft_lutpair540";
  attribute SOFT_HLUTNM of \height_reg_155[1]_i_1__3\ : label is "soft_lutpair535";
  attribute SOFT_HLUTNM of \height_reg_155[2]_i_1__3\ : label is "soft_lutpair536";
  attribute SOFT_HLUTNM of \height_reg_155[3]_i_1__3\ : label is "soft_lutpair536";
  attribute SOFT_HLUTNM of \height_reg_155[4]_i_1__3\ : label is "soft_lutpair537";
  attribute SOFT_HLUTNM of \height_reg_155[5]_i_1__3\ : label is "soft_lutpair537";
  attribute SOFT_HLUTNM of \height_reg_155[6]_i_1__3\ : label is "soft_lutpair538";
  attribute SOFT_HLUTNM of \height_reg_155[7]_i_1__3\ : label is "soft_lutpair538";
  attribute SOFT_HLUTNM of \height_reg_155[8]_i_1__3\ : label is "soft_lutpair539";
  attribute SOFT_HLUTNM of \height_reg_155[9]_i_1__3\ : label is "soft_lutpair539";
begin
  push <= \^push\;
\SRL_SIG[0][12]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_51\(12),
      I1 => \SRL_SIG_reg[0]_50\(12),
      I2 => \height_reg_155_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(12)
    );
\SRL_SIG[0][13]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_51\(13),
      I1 => \SRL_SIG_reg[0]_50\(13),
      I2 => \height_reg_155_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(13)
    );
\SRL_SIG[0][14]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_51\(14),
      I1 => \SRL_SIG_reg[0]_50\(14),
      I2 => \height_reg_155_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(14)
    );
\SRL_SIG[0][15]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => HwReg_layerHeight_2_val_c35_full_n,
      I1 => \SRL_SIG_reg[0][15]_0\,
      O => \^push\
    );
\SRL_SIG[0][15]_i_2__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_51\(15),
      I1 => \SRL_SIG_reg[0]_50\(15),
      I2 => \height_reg_155_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(15)
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(0),
      Q => \SRL_SIG_reg[0]_50\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(10),
      Q => \SRL_SIG_reg[0]_50\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(11),
      Q => \SRL_SIG_reg[0]_50\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(12),
      Q => \SRL_SIG_reg[0]_50\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(13),
      Q => \SRL_SIG_reg[0]_50\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(14),
      Q => \SRL_SIG_reg[0]_50\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(15),
      Q => \SRL_SIG_reg[0]_50\(15),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(1),
      Q => \SRL_SIG_reg[0]_50\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(2),
      Q => \SRL_SIG_reg[0]_50\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(3),
      Q => \SRL_SIG_reg[0]_50\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(4),
      Q => \SRL_SIG_reg[0]_50\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(5),
      Q => \SRL_SIG_reg[0]_50\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(6),
      Q => \SRL_SIG_reg[0]_50\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(7),
      Q => \SRL_SIG_reg[0]_50\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(8),
      Q => \SRL_SIG_reg[0]_50\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(9),
      Q => \SRL_SIG_reg[0]_50\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_50\(0),
      Q => \SRL_SIG_reg[1]_51\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_50\(10),
      Q => \SRL_SIG_reg[1]_51\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_50\(11),
      Q => \SRL_SIG_reg[1]_51\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_50\(12),
      Q => \SRL_SIG_reg[1]_51\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_50\(13),
      Q => \SRL_SIG_reg[1]_51\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_50\(14),
      Q => \SRL_SIG_reg[1]_51\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_50\(15),
      Q => \SRL_SIG_reg[1]_51\(15),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_50\(1),
      Q => \SRL_SIG_reg[1]_51\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_50\(2),
      Q => \SRL_SIG_reg[1]_51\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_50\(3),
      Q => \SRL_SIG_reg[1]_51\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_50\(4),
      Q => \SRL_SIG_reg[1]_51\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_50\(5),
      Q => \SRL_SIG_reg[1]_51\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_50\(6),
      Q => \SRL_SIG_reg[1]_51\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_50\(7),
      Q => \SRL_SIG_reg[1]_51\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_50\(8),
      Q => \SRL_SIG_reg[1]_51\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_50\(9),
      Q => \SRL_SIG_reg[1]_51\(9),
      R => '0'
    );
\height_reg_155[0]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_51\(0),
      I1 => \SRL_SIG_reg[0]_50\(0),
      I2 => \height_reg_155_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(0)
    );
\height_reg_155[10]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_51\(10),
      I1 => \SRL_SIG_reg[0]_50\(10),
      I2 => \height_reg_155_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(10)
    );
\height_reg_155[11]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_51\(11),
      I1 => \SRL_SIG_reg[0]_50\(11),
      I2 => \height_reg_155_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(11)
    );
\height_reg_155[1]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_51\(1),
      I1 => \SRL_SIG_reg[0]_50\(1),
      I2 => \height_reg_155_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(1)
    );
\height_reg_155[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_51\(2),
      I1 => \SRL_SIG_reg[0]_50\(2),
      I2 => \height_reg_155_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(2)
    );
\height_reg_155[3]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_51\(3),
      I1 => \SRL_SIG_reg[0]_50\(3),
      I2 => \height_reg_155_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(3)
    );
\height_reg_155[4]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_51\(4),
      I1 => \SRL_SIG_reg[0]_50\(4),
      I2 => \height_reg_155_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(4)
    );
\height_reg_155[5]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_51\(5),
      I1 => \SRL_SIG_reg[0]_50\(5),
      I2 => \height_reg_155_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(5)
    );
\height_reg_155[6]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_51\(6),
      I1 => \SRL_SIG_reg[0]_50\(6),
      I2 => \height_reg_155_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(6)
    );
\height_reg_155[7]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_51\(7),
      I1 => \SRL_SIG_reg[0]_50\(7),
      I2 => \height_reg_155_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(7)
    );
\height_reg_155[8]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_51\(8),
      I1 => \SRL_SIG_reg[0]_50\(8),
      I2 => \height_reg_155_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(8)
    );
\height_reg_155[9]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_51\(9),
      I1 => \SRL_SIG_reg[0]_50\(9),
      I2 => \height_reg_155_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg_106 is
  port (
    push : out STD_LOGIC;
    \SRL_SIG_reg[1][15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    HwReg_layerHeight_2_val_c34_full_n : in STD_LOGIC;
    \SRL_SIG_reg[0][15]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    \height_reg_155_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg_106 : entity is "main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg";
end main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg_106;

architecture STRUCTURE of main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg_106 is
  signal \SRL_SIG_reg[0]_56\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \SRL_SIG_reg[1]_57\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^push\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG[0][12]_i_1__12\ : label is "soft_lutpair531";
  attribute SOFT_HLUTNM of \SRL_SIG[0][13]_i_1__12\ : label is "soft_lutpair531";
  attribute SOFT_HLUTNM of \SRL_SIG[0][14]_i_1__12\ : label is "soft_lutpair532";
  attribute SOFT_HLUTNM of \SRL_SIG[0][15]_i_2__12\ : label is "soft_lutpair532";
  attribute SOFT_HLUTNM of \height_reg_155[0]_i_1__4\ : label is "soft_lutpair525";
  attribute SOFT_HLUTNM of \height_reg_155[10]_i_1__4\ : label is "soft_lutpair530";
  attribute SOFT_HLUTNM of \height_reg_155[11]_i_1__4\ : label is "soft_lutpair530";
  attribute SOFT_HLUTNM of \height_reg_155[1]_i_1__4\ : label is "soft_lutpair525";
  attribute SOFT_HLUTNM of \height_reg_155[2]_i_1__4\ : label is "soft_lutpair526";
  attribute SOFT_HLUTNM of \height_reg_155[3]_i_1__4\ : label is "soft_lutpair526";
  attribute SOFT_HLUTNM of \height_reg_155[4]_i_1__4\ : label is "soft_lutpair527";
  attribute SOFT_HLUTNM of \height_reg_155[5]_i_1__4\ : label is "soft_lutpair527";
  attribute SOFT_HLUTNM of \height_reg_155[6]_i_1__4\ : label is "soft_lutpair528";
  attribute SOFT_HLUTNM of \height_reg_155[7]_i_1__4\ : label is "soft_lutpair528";
  attribute SOFT_HLUTNM of \height_reg_155[8]_i_1__4\ : label is "soft_lutpair529";
  attribute SOFT_HLUTNM of \height_reg_155[9]_i_1__4\ : label is "soft_lutpair529";
begin
  push <= \^push\;
\SRL_SIG[0][12]_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_57\(12),
      I1 => \SRL_SIG_reg[0]_56\(12),
      I2 => \height_reg_155_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(12)
    );
\SRL_SIG[0][13]_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_57\(13),
      I1 => \SRL_SIG_reg[0]_56\(13),
      I2 => \height_reg_155_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(13)
    );
\SRL_SIG[0][14]_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_57\(14),
      I1 => \SRL_SIG_reg[0]_56\(14),
      I2 => \height_reg_155_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(14)
    );
\SRL_SIG[0][15]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => HwReg_layerHeight_2_val_c34_full_n,
      I1 => \SRL_SIG_reg[0][15]_0\,
      O => \^push\
    );
\SRL_SIG[0][15]_i_2__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_57\(15),
      I1 => \SRL_SIG_reg[0]_56\(15),
      I2 => \height_reg_155_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(15)
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(0),
      Q => \SRL_SIG_reg[0]_56\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(10),
      Q => \SRL_SIG_reg[0]_56\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(11),
      Q => \SRL_SIG_reg[0]_56\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(12),
      Q => \SRL_SIG_reg[0]_56\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(13),
      Q => \SRL_SIG_reg[0]_56\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(14),
      Q => \SRL_SIG_reg[0]_56\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(15),
      Q => \SRL_SIG_reg[0]_56\(15),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(1),
      Q => \SRL_SIG_reg[0]_56\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(2),
      Q => \SRL_SIG_reg[0]_56\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(3),
      Q => \SRL_SIG_reg[0]_56\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(4),
      Q => \SRL_SIG_reg[0]_56\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(5),
      Q => \SRL_SIG_reg[0]_56\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(6),
      Q => \SRL_SIG_reg[0]_56\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(7),
      Q => \SRL_SIG_reg[0]_56\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(8),
      Q => \SRL_SIG_reg[0]_56\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(9),
      Q => \SRL_SIG_reg[0]_56\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_56\(0),
      Q => \SRL_SIG_reg[1]_57\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_56\(10),
      Q => \SRL_SIG_reg[1]_57\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_56\(11),
      Q => \SRL_SIG_reg[1]_57\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_56\(12),
      Q => \SRL_SIG_reg[1]_57\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_56\(13),
      Q => \SRL_SIG_reg[1]_57\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_56\(14),
      Q => \SRL_SIG_reg[1]_57\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_56\(15),
      Q => \SRL_SIG_reg[1]_57\(15),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_56\(1),
      Q => \SRL_SIG_reg[1]_57\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_56\(2),
      Q => \SRL_SIG_reg[1]_57\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_56\(3),
      Q => \SRL_SIG_reg[1]_57\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_56\(4),
      Q => \SRL_SIG_reg[1]_57\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_56\(5),
      Q => \SRL_SIG_reg[1]_57\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_56\(6),
      Q => \SRL_SIG_reg[1]_57\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_56\(7),
      Q => \SRL_SIG_reg[1]_57\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_56\(8),
      Q => \SRL_SIG_reg[1]_57\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_56\(9),
      Q => \SRL_SIG_reg[1]_57\(9),
      R => '0'
    );
\height_reg_155[0]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_57\(0),
      I1 => \SRL_SIG_reg[0]_56\(0),
      I2 => \height_reg_155_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(0)
    );
\height_reg_155[10]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_57\(10),
      I1 => \SRL_SIG_reg[0]_56\(10),
      I2 => \height_reg_155_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(10)
    );
\height_reg_155[11]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_57\(11),
      I1 => \SRL_SIG_reg[0]_56\(11),
      I2 => \height_reg_155_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(11)
    );
\height_reg_155[1]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_57\(1),
      I1 => \SRL_SIG_reg[0]_56\(1),
      I2 => \height_reg_155_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(1)
    );
\height_reg_155[2]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_57\(2),
      I1 => \SRL_SIG_reg[0]_56\(2),
      I2 => \height_reg_155_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(2)
    );
\height_reg_155[3]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_57\(3),
      I1 => \SRL_SIG_reg[0]_56\(3),
      I2 => \height_reg_155_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(3)
    );
\height_reg_155[4]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_57\(4),
      I1 => \SRL_SIG_reg[0]_56\(4),
      I2 => \height_reg_155_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(4)
    );
\height_reg_155[5]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_57\(5),
      I1 => \SRL_SIG_reg[0]_56\(5),
      I2 => \height_reg_155_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(5)
    );
\height_reg_155[6]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_57\(6),
      I1 => \SRL_SIG_reg[0]_56\(6),
      I2 => \height_reg_155_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(6)
    );
\height_reg_155[7]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_57\(7),
      I1 => \SRL_SIG_reg[0]_56\(7),
      I2 => \height_reg_155_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(7)
    );
\height_reg_155[8]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_57\(8),
      I1 => \SRL_SIG_reg[0]_56\(8),
      I2 => \height_reg_155_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(8)
    );
\height_reg_155[9]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_57\(9),
      I1 => \SRL_SIG_reg[0]_56\(9),
      I2 => \height_reg_155_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg_107 is
  port (
    push : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    HwReg_layerHeight_2_val_c33_full_n : in STD_LOGIC;
    \SRL_SIG_reg[0][15]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    \empty_reg_143_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg_107 : entity is "main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg";
end main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg_107;

architecture STRUCTURE of main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg_107 is
  signal \SRL_SIG_reg[0]_62\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \SRL_SIG_reg[1]_63\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^push\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][12]_srl3_i_1__0\ : label is "soft_lutpair521";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][13]_srl3_i_1__0\ : label is "soft_lutpair521";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][14]_srl3_i_1__0\ : label is "soft_lutpair522";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][15]_srl3_i_1__0\ : label is "soft_lutpair522";
  attribute SOFT_HLUTNM of \empty_reg_143[0]_i_1__0\ : label is "soft_lutpair515";
  attribute SOFT_HLUTNM of \empty_reg_143[10]_i_1__0\ : label is "soft_lutpair520";
  attribute SOFT_HLUTNM of \empty_reg_143[11]_i_1__0\ : label is "soft_lutpair520";
  attribute SOFT_HLUTNM of \empty_reg_143[1]_i_1__0\ : label is "soft_lutpair515";
  attribute SOFT_HLUTNM of \empty_reg_143[2]_i_1__0\ : label is "soft_lutpair516";
  attribute SOFT_HLUTNM of \empty_reg_143[3]_i_1__0\ : label is "soft_lutpair516";
  attribute SOFT_HLUTNM of \empty_reg_143[4]_i_1__0\ : label is "soft_lutpair517";
  attribute SOFT_HLUTNM of \empty_reg_143[5]_i_1__0\ : label is "soft_lutpair517";
  attribute SOFT_HLUTNM of \empty_reg_143[6]_i_1__0\ : label is "soft_lutpair518";
  attribute SOFT_HLUTNM of \empty_reg_143[7]_i_1__0\ : label is "soft_lutpair518";
  attribute SOFT_HLUTNM of \empty_reg_143[8]_i_1__0\ : label is "soft_lutpair519";
  attribute SOFT_HLUTNM of \empty_reg_143[9]_i_1__0\ : label is "soft_lutpair519";
begin
  push <= \^push\;
\SRL_SIG[0][15]_i_1__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => HwReg_layerHeight_2_val_c33_full_n,
      I1 => \SRL_SIG_reg[0][15]_0\,
      O => \^push\
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(0),
      Q => \SRL_SIG_reg[0]_62\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(10),
      Q => \SRL_SIG_reg[0]_62\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(11),
      Q => \SRL_SIG_reg[0]_62\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(12),
      Q => \SRL_SIG_reg[0]_62\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(13),
      Q => \SRL_SIG_reg[0]_62\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(14),
      Q => \SRL_SIG_reg[0]_62\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(15),
      Q => \SRL_SIG_reg[0]_62\(15),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(1),
      Q => \SRL_SIG_reg[0]_62\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(2),
      Q => \SRL_SIG_reg[0]_62\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(3),
      Q => \SRL_SIG_reg[0]_62\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(4),
      Q => \SRL_SIG_reg[0]_62\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(5),
      Q => \SRL_SIG_reg[0]_62\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(6),
      Q => \SRL_SIG_reg[0]_62\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(7),
      Q => \SRL_SIG_reg[0]_62\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(8),
      Q => \SRL_SIG_reg[0]_62\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(9),
      Q => \SRL_SIG_reg[0]_62\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_62\(0),
      Q => \SRL_SIG_reg[1]_63\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_62\(10),
      Q => \SRL_SIG_reg[1]_63\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_62\(11),
      Q => \SRL_SIG_reg[1]_63\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_62\(12),
      Q => \SRL_SIG_reg[1]_63\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_62\(13),
      Q => \SRL_SIG_reg[1]_63\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_62\(14),
      Q => \SRL_SIG_reg[1]_63\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_62\(15),
      Q => \SRL_SIG_reg[1]_63\(15),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_62\(1),
      Q => \SRL_SIG_reg[1]_63\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_62\(2),
      Q => \SRL_SIG_reg[1]_63\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_62\(3),
      Q => \SRL_SIG_reg[1]_63\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_62\(4),
      Q => \SRL_SIG_reg[1]_63\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_62\(5),
      Q => \SRL_SIG_reg[1]_63\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_62\(6),
      Q => \SRL_SIG_reg[1]_63\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_62\(7),
      Q => \SRL_SIG_reg[1]_63\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_62\(8),
      Q => \SRL_SIG_reg[1]_63\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_62\(9),
      Q => \SRL_SIG_reg[1]_63\(9),
      R => '0'
    );
\SRL_SIG_reg[2][12]_srl3_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_63\(12),
      I1 => \SRL_SIG_reg[0]_62\(12),
      I2 => \empty_reg_143_reg[0]\,
      O => \in\(12)
    );
\SRL_SIG_reg[2][13]_srl3_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_63\(13),
      I1 => \SRL_SIG_reg[0]_62\(13),
      I2 => \empty_reg_143_reg[0]\,
      O => \in\(13)
    );
\SRL_SIG_reg[2][14]_srl3_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_63\(14),
      I1 => \SRL_SIG_reg[0]_62\(14),
      I2 => \empty_reg_143_reg[0]\,
      O => \in\(14)
    );
\SRL_SIG_reg[2][15]_srl3_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_63\(15),
      I1 => \SRL_SIG_reg[0]_62\(15),
      I2 => \empty_reg_143_reg[0]\,
      O => \in\(15)
    );
\empty_reg_143[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_63\(0),
      I1 => \SRL_SIG_reg[0]_62\(0),
      I2 => \empty_reg_143_reg[0]\,
      O => \in\(0)
    );
\empty_reg_143[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_63\(10),
      I1 => \SRL_SIG_reg[0]_62\(10),
      I2 => \empty_reg_143_reg[0]\,
      O => \in\(10)
    );
\empty_reg_143[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_63\(11),
      I1 => \SRL_SIG_reg[0]_62\(11),
      I2 => \empty_reg_143_reg[0]\,
      O => \in\(11)
    );
\empty_reg_143[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_63\(1),
      I1 => \SRL_SIG_reg[0]_62\(1),
      I2 => \empty_reg_143_reg[0]\,
      O => \in\(1)
    );
\empty_reg_143[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_63\(2),
      I1 => \SRL_SIG_reg[0]_62\(2),
      I2 => \empty_reg_143_reg[0]\,
      O => \in\(2)
    );
\empty_reg_143[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_63\(3),
      I1 => \SRL_SIG_reg[0]_62\(3),
      I2 => \empty_reg_143_reg[0]\,
      O => \in\(3)
    );
\empty_reg_143[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_63\(4),
      I1 => \SRL_SIG_reg[0]_62\(4),
      I2 => \empty_reg_143_reg[0]\,
      O => \in\(4)
    );
\empty_reg_143[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_63\(5),
      I1 => \SRL_SIG_reg[0]_62\(5),
      I2 => \empty_reg_143_reg[0]\,
      O => \in\(5)
    );
\empty_reg_143[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_63\(6),
      I1 => \SRL_SIG_reg[0]_62\(6),
      I2 => \empty_reg_143_reg[0]\,
      O => \in\(6)
    );
\empty_reg_143[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_63\(7),
      I1 => \SRL_SIG_reg[0]_62\(7),
      I2 => \empty_reg_143_reg[0]\,
      O => \in\(7)
    );
\empty_reg_143[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_63\(8),
      I1 => \SRL_SIG_reg[0]_62\(8),
      I2 => \empty_reg_143_reg[0]\,
      O => \in\(8)
    );
\empty_reg_143[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_63\(9),
      I1 => \SRL_SIG_reg[0]_62\(9),
      I2 => \empty_reg_143_reg[0]\,
      O => \in\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg_108 is
  port (
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \SRL_SIG_reg[1][6]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][7]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][8]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][6]_1\ : out STD_LOGIC;
    \SRL_SIG_reg[1][2]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][0]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][9]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][3]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][1]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][10]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][10]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[1][11]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][5]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][7]_1\ : out STD_LOGIC;
    \SRL_SIG_reg[1][4]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][2]_1\ : out STD_LOGIC;
    \SRL_SIG_reg[1][5]_1\ : out STD_LOGIC;
    \SRL_SIG_reg[1][4]_1\ : out STD_LOGIC;
    \SRL_SIG_reg[1][5]_2\ : out STD_LOGIC;
    push : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[1][14]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \shl_ln449_reg_320_reg[5]\ : in STD_LOGIC;
    \shl_ln449_reg_320_reg[0]\ : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \shl_ln449_reg_320_reg[0]_0\ : in STD_LOGIC;
    \shl_ln449_reg_320_reg[4]\ : in STD_LOGIC;
    \shl_ln449_reg_320_reg[0]_1\ : in STD_LOGIC;
    HwReg_layerHeight_1_val_c_full_n : in STD_LOGIC;
    \SRL_SIG_reg[0][15]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg_108 : entity is "main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg";
end main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg_108;

architecture STRUCTURE of main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg_108 is
  signal HwReg_layerHeight_1_val_c_dout : STD_LOGIC_VECTOR ( 11 downto 4 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \SRL_SIG_reg[0]_36\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^srl_sig_reg[1][0]_0\ : STD_LOGIC;
  signal \^srl_sig_reg[1][10]_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^srl_sig_reg[1][1]_0\ : STD_LOGIC;
  signal \^srl_sig_reg[1][2]_0\ : STD_LOGIC;
  signal \^srl_sig_reg[1][2]_1\ : STD_LOGIC;
  signal \^srl_sig_reg[1][3]_0\ : STD_LOGIC;
  signal \^srl_sig_reg[1][5]_1\ : STD_LOGIC;
  signal \^srl_sig_reg[1][6]_0\ : STD_LOGIC;
  signal \^srl_sig_reg[1][6]_1\ : STD_LOGIC;
  signal \^srl_sig_reg[1][7]_0\ : STD_LOGIC;
  signal \^srl_sig_reg[1][8]_0\ : STD_LOGIC;
  signal \^srl_sig_reg[1][9]_0\ : STD_LOGIC;
  signal \SRL_SIG_reg[1]_37\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^push\ : STD_LOGIC;
  signal \shl_ln449_reg_320[13]_i_6_n_9\ : STD_LOGIC;
  signal \shl_ln449_reg_320[15]_i_10_n_9\ : STD_LOGIC;
  signal \shl_ln449_reg_320[15]_i_7_n_9\ : STD_LOGIC;
  signal \shl_ln449_reg_320[4]_i_2_n_9\ : STD_LOGIC;
  signal \shl_ln449_reg_320[5]_i_2_n_9\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \shl_ln449_reg_320[0]_i_1\ : label is "soft_lutpair506";
  attribute SOFT_HLUTNM of \shl_ln449_reg_320[11]_i_4\ : label is "soft_lutpair509";
  attribute SOFT_HLUTNM of \shl_ln449_reg_320[11]_i_5\ : label is "soft_lutpair508";
  attribute SOFT_HLUTNM of \shl_ln449_reg_320[13]_i_4\ : label is "soft_lutpair512";
  attribute SOFT_HLUTNM of \shl_ln449_reg_320[15]_i_11\ : label is "soft_lutpair512";
  attribute SOFT_HLUTNM of \shl_ln449_reg_320[15]_i_13\ : label is "soft_lutpair511";
  attribute SOFT_HLUTNM of \shl_ln449_reg_320[15]_i_14\ : label is "soft_lutpair509";
  attribute SOFT_HLUTNM of \shl_ln449_reg_320[15]_i_5\ : label is "soft_lutpair511";
  attribute SOFT_HLUTNM of \shl_ln449_reg_320[15]_i_6\ : label is "soft_lutpair510";
  attribute SOFT_HLUTNM of \shl_ln449_reg_320[15]_i_9\ : label is "soft_lutpair510";
  attribute SOFT_HLUTNM of \shl_ln449_reg_320[1]_i_2\ : label is "soft_lutpair506";
  attribute SOFT_HLUTNM of \shl_ln449_reg_320[2]_i_2\ : label is "soft_lutpair508";
  attribute SOFT_HLUTNM of \shl_ln449_reg_320[3]_i_1\ : label is "soft_lutpair507";
  attribute SOFT_HLUTNM of \shl_ln449_reg_320[4]_i_1\ : label is "soft_lutpair507";
begin
  Q(0) <= \^q\(0);
  \SRL_SIG_reg[1][0]_0\ <= \^srl_sig_reg[1][0]_0\;
  \SRL_SIG_reg[1][10]_1\(0) <= \^srl_sig_reg[1][10]_1\(0);
  \SRL_SIG_reg[1][1]_0\ <= \^srl_sig_reg[1][1]_0\;
  \SRL_SIG_reg[1][2]_0\ <= \^srl_sig_reg[1][2]_0\;
  \SRL_SIG_reg[1][2]_1\ <= \^srl_sig_reg[1][2]_1\;
  \SRL_SIG_reg[1][3]_0\ <= \^srl_sig_reg[1][3]_0\;
  \SRL_SIG_reg[1][5]_1\ <= \^srl_sig_reg[1][5]_1\;
  \SRL_SIG_reg[1][6]_0\ <= \^srl_sig_reg[1][6]_0\;
  \SRL_SIG_reg[1][6]_1\ <= \^srl_sig_reg[1][6]_1\;
  \SRL_SIG_reg[1][7]_0\ <= \^srl_sig_reg[1][7]_0\;
  \SRL_SIG_reg[1][8]_0\ <= \^srl_sig_reg[1][8]_0\;
  \SRL_SIG_reg[1][9]_0\ <= \^srl_sig_reg[1][9]_0\;
  push <= \^push\;
\SRL_SIG[0][15]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => HwReg_layerHeight_1_val_c_full_n,
      I1 => \SRL_SIG_reg[0][15]_0\,
      O => \^push\
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][15]_1\(0),
      Q => \SRL_SIG_reg[0]_36\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][15]_1\(10),
      Q => \SRL_SIG_reg[0]_36\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][15]_1\(11),
      Q => \SRL_SIG_reg[0]_36\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][15]_1\(12),
      Q => \SRL_SIG_reg[0]_36\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][15]_1\(13),
      Q => \SRL_SIG_reg[0]_36\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][15]_1\(14),
      Q => \^q\(0),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][15]_1\(15),
      Q => \SRL_SIG_reg[0]_36\(15),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][15]_1\(1),
      Q => \SRL_SIG_reg[0]_36\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][15]_1\(2),
      Q => \SRL_SIG_reg[0]_36\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][15]_1\(3),
      Q => \SRL_SIG_reg[0]_36\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][15]_1\(4),
      Q => \SRL_SIG_reg[0]_36\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][15]_1\(5),
      Q => \SRL_SIG_reg[0]_36\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][15]_1\(6),
      Q => \SRL_SIG_reg[0]_36\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][15]_1\(7),
      Q => \SRL_SIG_reg[0]_36\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][15]_1\(8),
      Q => \SRL_SIG_reg[0]_36\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][15]_1\(9),
      Q => \SRL_SIG_reg[0]_36\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_36\(0),
      Q => \SRL_SIG_reg[1]_37\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_36\(10),
      Q => \SRL_SIG_reg[1]_37\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_36\(11),
      Q => \SRL_SIG_reg[1]_37\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_36\(12),
      Q => \SRL_SIG_reg[1]_37\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_36\(13),
      Q => \SRL_SIG_reg[1]_37\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \^q\(0),
      Q => \SRL_SIG_reg[1][14]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_36\(15),
      Q => \SRL_SIG_reg[1]_37\(15),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_36\(1),
      Q => \SRL_SIG_reg[1]_37\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_36\(2),
      Q => \SRL_SIG_reg[1]_37\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_36\(3),
      Q => \SRL_SIG_reg[1]_37\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_36\(4),
      Q => \SRL_SIG_reg[1]_37\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_36\(5),
      Q => \SRL_SIG_reg[1]_37\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_36\(6),
      Q => \SRL_SIG_reg[1]_37\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_36\(7),
      Q => \SRL_SIG_reg[1]_37\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_36\(8),
      Q => \SRL_SIG_reg[1]_37\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_36\(9),
      Q => \SRL_SIG_reg[1]_37\(9),
      R => '0'
    );
\shl_ln449_reg_320[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88800800"
    )
        port map (
      I0 => \shl_ln449_reg_320_reg[0]\,
      I1 => \shl_ln449_reg_320_reg[0]_1\,
      I2 => \shl_ln449_reg_320_reg[0]_0\,
      I3 => \SRL_SIG_reg[0]_36\(0),
      I4 => \SRL_SIG_reg[1]_37\(0),
      O => D(0)
    );
\shl_ln449_reg_320[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000CCAAAAAAAA"
    )
        port map (
      I0 => \^srl_sig_reg[1][9]_0\,
      I1 => HwReg_layerHeight_1_val_c_dout(7),
      I2 => \^srl_sig_reg[1][3]_0\,
      I3 => \out\(2),
      I4 => \out\(1),
      I5 => \out\(0),
      O => \^srl_sig_reg[1][7]_0\
    );
\shl_ln449_reg_320[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => HwReg_layerHeight_1_val_c_dout(8),
      I1 => HwReg_layerHeight_1_val_c_dout(4),
      I2 => \^srl_sig_reg[1][0]_0\,
      I3 => \out\(2),
      I4 => \out\(1),
      O => \^srl_sig_reg[1][8]_0\
    );
\shl_ln449_reg_320[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_37\(8),
      I1 => \SRL_SIG_reg[0]_36\(8),
      I2 => \shl_ln449_reg_320_reg[0]_0\,
      O => HwReg_layerHeight_1_val_c_dout(8)
    );
\shl_ln449_reg_320[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_37\(4),
      I1 => \SRL_SIG_reg[0]_36\(4),
      I2 => \shl_ln449_reg_320_reg[0]_0\,
      O => HwReg_layerHeight_1_val_c_dout(4)
    );
\shl_ln449_reg_320[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => HwReg_layerHeight_1_val_c_dout(9),
      I1 => HwReg_layerHeight_1_val_c_dout(5),
      I2 => \^srl_sig_reg[1][1]_0\,
      I3 => \out\(2),
      I4 => \out\(1),
      O => \^srl_sig_reg[1][9]_0\
    );
\shl_ln449_reg_320[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => \^srl_sig_reg[1][10]_1\(0),
      I1 => \^srl_sig_reg[1][6]_1\,
      I2 => \^srl_sig_reg[1][2]_0\,
      I3 => \out\(2),
      I4 => \out\(1),
      O => \SRL_SIG_reg[1][10]_0\
    );
\shl_ln449_reg_320[13]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_37\(10),
      I1 => \SRL_SIG_reg[0]_36\(10),
      I2 => \shl_ln449_reg_320_reg[0]_0\,
      O => \^srl_sig_reg[1][10]_1\(0)
    );
\shl_ln449_reg_320[13]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFFFAF0FCF0FAF0"
    )
        port map (
      I0 => HwReg_layerHeight_1_val_c_dout(4),
      I1 => \^srl_sig_reg[1][0]_0\,
      I2 => \shl_ln449_reg_320[13]_i_6_n_9\,
      I3 => \out\(2),
      I4 => \out\(1),
      I5 => HwReg_layerHeight_1_val_c_dout(8),
      O => \SRL_SIG_reg[1][4]_0\
    );
\shl_ln449_reg_320[13]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100100"
    )
        port map (
      I0 => \out\(2),
      I1 => \out\(1),
      I2 => \shl_ln449_reg_320_reg[0]_0\,
      I3 => \SRL_SIG_reg[0]_36\(12),
      I4 => \SRL_SIG_reg[1]_37\(12),
      O => \shl_ln449_reg_320[13]_i_6_n_9\
    );
\shl_ln449_reg_320[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => HwReg_layerHeight_1_val_c_dout(11),
      I1 => HwReg_layerHeight_1_val_c_dout(7),
      I2 => \^srl_sig_reg[1][3]_0\,
      I3 => \out\(2),
      I4 => \out\(1),
      O => \SRL_SIG_reg[1][11]_0\
    );
\shl_ln449_reg_320[15]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100100"
    )
        port map (
      I0 => \out\(2),
      I1 => \out\(1),
      I2 => \shl_ln449_reg_320_reg[0]_0\,
      I3 => \SRL_SIG_reg[0]_36\(13),
      I4 => \SRL_SIG_reg[1]_37\(13),
      O => \shl_ln449_reg_320[15]_i_10_n_9\
    );
\shl_ln449_reg_320[15]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_37\(9),
      I1 => \SRL_SIG_reg[0]_36\(9),
      I2 => \shl_ln449_reg_320_reg[0]_0\,
      O => HwReg_layerHeight_1_val_c_dout(9)
    );
\shl_ln449_reg_320[15]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_37\(6),
      I1 => \SRL_SIG_reg[0]_36\(6),
      I2 => \shl_ln449_reg_320_reg[0]_0\,
      O => \^srl_sig_reg[1][6]_1\
    );
\shl_ln449_reg_320[15]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_37\(2),
      I1 => \SRL_SIG_reg[0]_36\(2),
      I2 => \shl_ln449_reg_320_reg[0]_0\,
      O => \^srl_sig_reg[1][2]_0\
    );
\shl_ln449_reg_320[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFFFAF0FCF0FAF0"
    )
        port map (
      I0 => HwReg_layerHeight_1_val_c_dout(7),
      I1 => \^srl_sig_reg[1][3]_0\,
      I2 => \shl_ln449_reg_320[15]_i_7_n_9\,
      I3 => \out\(2),
      I4 => \out\(1),
      I5 => HwReg_layerHeight_1_val_c_dout(11),
      O => \SRL_SIG_reg[1][7]_1\
    );
\shl_ln449_reg_320[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFFFAF0FCF0FAF0"
    )
        port map (
      I0 => HwReg_layerHeight_1_val_c_dout(5),
      I1 => \^srl_sig_reg[1][1]_0\,
      I2 => \shl_ln449_reg_320[15]_i_10_n_9\,
      I3 => \out\(2),
      I4 => \out\(1),
      I5 => HwReg_layerHeight_1_val_c_dout(9),
      O => \SRL_SIG_reg[1][5]_0\
    );
\shl_ln449_reg_320[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_37\(7),
      I1 => \SRL_SIG_reg[0]_36\(7),
      I2 => \shl_ln449_reg_320_reg[0]_0\,
      O => HwReg_layerHeight_1_val_c_dout(7)
    );
\shl_ln449_reg_320[15]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_37\(3),
      I1 => \SRL_SIG_reg[0]_36\(3),
      I2 => \shl_ln449_reg_320_reg[0]_0\,
      O => \^srl_sig_reg[1][3]_0\
    );
\shl_ln449_reg_320[15]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100100"
    )
        port map (
      I0 => \out\(2),
      I1 => \out\(1),
      I2 => \shl_ln449_reg_320_reg[0]_0\,
      I3 => \SRL_SIG_reg[0]_36\(15),
      I4 => \SRL_SIG_reg[1]_37\(15),
      O => \shl_ln449_reg_320[15]_i_7_n_9\
    );
\shl_ln449_reg_320[15]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_37\(11),
      I1 => \SRL_SIG_reg[0]_36\(11),
      I2 => \shl_ln449_reg_320_reg[0]_0\,
      O => HwReg_layerHeight_1_val_c_dout(11)
    );
\shl_ln449_reg_320[15]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_37\(5),
      I1 => \SRL_SIG_reg[0]_36\(5),
      I2 => \shl_ln449_reg_320_reg[0]_0\,
      O => HwReg_layerHeight_1_val_c_dout(5)
    );
\shl_ln449_reg_320[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_37\(0),
      I1 => \SRL_SIG_reg[0]_36\(0),
      I2 => \shl_ln449_reg_320_reg[0]_0\,
      O => \^srl_sig_reg[1][0]_0\
    );
\shl_ln449_reg_320[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_37\(1),
      I1 => \SRL_SIG_reg[0]_36\(1),
      I2 => \shl_ln449_reg_320_reg[0]_0\,
      O => \^srl_sig_reg[1][1]_0\
    );
\shl_ln449_reg_320[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^srl_sig_reg[1][2]_1\,
      I1 => \shl_ln449_reg_320_reg[5]\,
      I2 => \shl_ln449_reg_320[4]_i_2_n_9\,
      I3 => \shl_ln449_reg_320_reg[0]\,
      O => D(1)
    );
\shl_ln449_reg_320[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA0000CCF00000"
    )
        port map (
      I0 => \^srl_sig_reg[1][0]_0\,
      I1 => \SRL_SIG_reg[1]_37\(2),
      I2 => \SRL_SIG_reg[0]_36\(2),
      I3 => \shl_ln449_reg_320_reg[0]_0\,
      I4 => \shl_ln449_reg_320_reg[4]\,
      I5 => \out\(0),
      O => \^srl_sig_reg[1][2]_1\
    );
\shl_ln449_reg_320[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \shl_ln449_reg_320[4]_i_2_n_9\,
      I1 => \shl_ln449_reg_320_reg[5]\,
      I2 => \shl_ln449_reg_320[5]_i_2_n_9\,
      I3 => \shl_ln449_reg_320_reg[0]\,
      O => D(2)
    );
\shl_ln449_reg_320[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA0000CCF00000"
    )
        port map (
      I0 => \^srl_sig_reg[1][1]_0\,
      I1 => \SRL_SIG_reg[1]_37\(3),
      I2 => \SRL_SIG_reg[0]_36\(3),
      I3 => \shl_ln449_reg_320_reg[0]_0\,
      I4 => \shl_ln449_reg_320_reg[4]\,
      I5 => \out\(0),
      O => \shl_ln449_reg_320[4]_i_2_n_9\
    );
\shl_ln449_reg_320[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \shl_ln449_reg_320[5]_i_2_n_9\,
      I1 => \shl_ln449_reg_320_reg[5]\,
      I2 => \^srl_sig_reg[1][5]_1\,
      I3 => \shl_ln449_reg_320_reg[0]\,
      O => D(3)
    );
\shl_ln449_reg_320[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000CC00F000AA"
    )
        port map (
      I0 => HwReg_layerHeight_1_val_c_dout(4),
      I1 => \^srl_sig_reg[1][2]_0\,
      I2 => \^srl_sig_reg[1][0]_0\,
      I3 => \out\(2),
      I4 => \out\(1),
      I5 => \out\(0),
      O => \shl_ln449_reg_320[5]_i_2_n_9\
    );
\shl_ln449_reg_320[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000CC00F000AA"
    )
        port map (
      I0 => HwReg_layerHeight_1_val_c_dout(5),
      I1 => \^srl_sig_reg[1][3]_0\,
      I2 => \^srl_sig_reg[1][1]_0\,
      I3 => \out\(2),
      I4 => \out\(1),
      I5 => \out\(0),
      O => \^srl_sig_reg[1][5]_1\
    );
\shl_ln449_reg_320[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACAC0000FF000000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_37\(4),
      I1 => \SRL_SIG_reg[0]_36\(4),
      I2 => \shl_ln449_reg_320_reg[0]_0\,
      I3 => \^srl_sig_reg[1][6]_1\,
      I4 => \shl_ln449_reg_320_reg[4]\,
      I5 => \out\(0),
      O => \SRL_SIG_reg[1][4]_1\
    );
\shl_ln449_reg_320[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACAC0000FF000000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_37\(5),
      I1 => \SRL_SIG_reg[0]_36\(5),
      I2 => \shl_ln449_reg_320_reg[0]_0\,
      I3 => HwReg_layerHeight_1_val_c_dout(7),
      I4 => \shl_ln449_reg_320_reg[4]\,
      I5 => \out\(0),
      O => \SRL_SIG_reg[1][5]_2\
    );
\shl_ln449_reg_320[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^srl_sig_reg[1][6]_0\,
      I1 => \shl_ln449_reg_320_reg[5]\,
      I2 => \^srl_sig_reg[1][7]_0\,
      I3 => \shl_ln449_reg_320_reg[0]\,
      O => D(4)
    );
\shl_ln449_reg_320[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000CCAAAAAAAA"
    )
        port map (
      I0 => \^srl_sig_reg[1][8]_0\,
      I1 => \^srl_sig_reg[1][6]_1\,
      I2 => \^srl_sig_reg[1][2]_0\,
      I3 => \out\(2),
      I4 => \out\(1),
      I5 => \out\(0),
      O => \^srl_sig_reg[1][6]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg_109 is
  port (
    push : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    HwReg_layerHeight_1_val_c32_full_n : in STD_LOGIC;
    AXIvideo2MultiPixStream_5_U0_HwReg_layerWidth_1_val_c24_write : in STD_LOGIC;
    \SRL_SIG_reg[0][15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    \height_reg_155_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg_109 : entity is "main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg";
end main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg_109;

architecture STRUCTURE of main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg_109 is
  signal \SRL_SIG_reg[0]_12\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \SRL_SIG_reg[1]_13\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^push\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG[0][12]_i_1__0\ : label is "soft_lutpair502";
  attribute SOFT_HLUTNM of \SRL_SIG[0][13]_i_1__0\ : label is "soft_lutpair502";
  attribute SOFT_HLUTNM of \SRL_SIG[0][14]_i_1__0\ : label is "soft_lutpair503";
  attribute SOFT_HLUTNM of \SRL_SIG[0][15]_i_2__0\ : label is "soft_lutpair503";
  attribute SOFT_HLUTNM of \height_reg_155[0]_i_1\ : label is "soft_lutpair496";
  attribute SOFT_HLUTNM of \height_reg_155[10]_i_1\ : label is "soft_lutpair501";
  attribute SOFT_HLUTNM of \height_reg_155[11]_i_1\ : label is "soft_lutpair501";
  attribute SOFT_HLUTNM of \height_reg_155[1]_i_1\ : label is "soft_lutpair496";
  attribute SOFT_HLUTNM of \height_reg_155[2]_i_1\ : label is "soft_lutpair497";
  attribute SOFT_HLUTNM of \height_reg_155[3]_i_1\ : label is "soft_lutpair497";
  attribute SOFT_HLUTNM of \height_reg_155[4]_i_1\ : label is "soft_lutpair498";
  attribute SOFT_HLUTNM of \height_reg_155[5]_i_1\ : label is "soft_lutpair498";
  attribute SOFT_HLUTNM of \height_reg_155[6]_i_1\ : label is "soft_lutpair499";
  attribute SOFT_HLUTNM of \height_reg_155[7]_i_1\ : label is "soft_lutpair499";
  attribute SOFT_HLUTNM of \height_reg_155[8]_i_1\ : label is "soft_lutpair500";
  attribute SOFT_HLUTNM of \height_reg_155[9]_i_1\ : label is "soft_lutpair500";
begin
  push <= \^push\;
\SRL_SIG[0][12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_13\(12),
      I1 => \SRL_SIG_reg[0]_12\(12),
      I2 => \height_reg_155_reg[0]\,
      O => D(12)
    );
\SRL_SIG[0][13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_13\(13),
      I1 => \SRL_SIG_reg[0]_12\(13),
      I2 => \height_reg_155_reg[0]\,
      O => D(13)
    );
\SRL_SIG[0][14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_13\(14),
      I1 => \SRL_SIG_reg[0]_12\(14),
      I2 => \height_reg_155_reg[0]\,
      O => D(14)
    );
\SRL_SIG[0][15]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => HwReg_layerHeight_1_val_c32_full_n,
      I1 => AXIvideo2MultiPixStream_5_U0_HwReg_layerWidth_1_val_c24_write,
      O => \^push\
    );
\SRL_SIG[0][15]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_13\(15),
      I1 => \SRL_SIG_reg[0]_12\(15),
      I2 => \height_reg_155_reg[0]\,
      O => D(15)
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][15]_0\(0),
      Q => \SRL_SIG_reg[0]_12\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][15]_0\(10),
      Q => \SRL_SIG_reg[0]_12\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][15]_0\(11),
      Q => \SRL_SIG_reg[0]_12\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][15]_0\(12),
      Q => \SRL_SIG_reg[0]_12\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][15]_0\(13),
      Q => \SRL_SIG_reg[0]_12\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][15]_0\(14),
      Q => \SRL_SIG_reg[0]_12\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][15]_0\(15),
      Q => \SRL_SIG_reg[0]_12\(15),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][15]_0\(1),
      Q => \SRL_SIG_reg[0]_12\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][15]_0\(2),
      Q => \SRL_SIG_reg[0]_12\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][15]_0\(3),
      Q => \SRL_SIG_reg[0]_12\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][15]_0\(4),
      Q => \SRL_SIG_reg[0]_12\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][15]_0\(5),
      Q => \SRL_SIG_reg[0]_12\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][15]_0\(6),
      Q => \SRL_SIG_reg[0]_12\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][15]_0\(7),
      Q => \SRL_SIG_reg[0]_12\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][15]_0\(8),
      Q => \SRL_SIG_reg[0]_12\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][15]_0\(9),
      Q => \SRL_SIG_reg[0]_12\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_12\(0),
      Q => \SRL_SIG_reg[1]_13\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_12\(10),
      Q => \SRL_SIG_reg[1]_13\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_12\(11),
      Q => \SRL_SIG_reg[1]_13\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_12\(12),
      Q => \SRL_SIG_reg[1]_13\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_12\(13),
      Q => \SRL_SIG_reg[1]_13\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_12\(14),
      Q => \SRL_SIG_reg[1]_13\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_12\(15),
      Q => \SRL_SIG_reg[1]_13\(15),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_12\(1),
      Q => \SRL_SIG_reg[1]_13\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_12\(2),
      Q => \SRL_SIG_reg[1]_13\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_12\(3),
      Q => \SRL_SIG_reg[1]_13\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_12\(4),
      Q => \SRL_SIG_reg[1]_13\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_12\(5),
      Q => \SRL_SIG_reg[1]_13\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_12\(6),
      Q => \SRL_SIG_reg[1]_13\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_12\(7),
      Q => \SRL_SIG_reg[1]_13\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_12\(8),
      Q => \SRL_SIG_reg[1]_13\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_12\(9),
      Q => \SRL_SIG_reg[1]_13\(9),
      R => '0'
    );
\height_reg_155[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_13\(0),
      I1 => \SRL_SIG_reg[0]_12\(0),
      I2 => \height_reg_155_reg[0]\,
      O => D(0)
    );
\height_reg_155[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_13\(10),
      I1 => \SRL_SIG_reg[0]_12\(10),
      I2 => \height_reg_155_reg[0]\,
      O => D(10)
    );
\height_reg_155[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_13\(11),
      I1 => \SRL_SIG_reg[0]_12\(11),
      I2 => \height_reg_155_reg[0]\,
      O => D(11)
    );
\height_reg_155[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_13\(1),
      I1 => \SRL_SIG_reg[0]_12\(1),
      I2 => \height_reg_155_reg[0]\,
      O => D(1)
    );
\height_reg_155[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_13\(2),
      I1 => \SRL_SIG_reg[0]_12\(2),
      I2 => \height_reg_155_reg[0]\,
      O => D(2)
    );
\height_reg_155[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_13\(3),
      I1 => \SRL_SIG_reg[0]_12\(3),
      I2 => \height_reg_155_reg[0]\,
      O => D(3)
    );
\height_reg_155[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_13\(4),
      I1 => \SRL_SIG_reg[0]_12\(4),
      I2 => \height_reg_155_reg[0]\,
      O => D(4)
    );
\height_reg_155[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_13\(5),
      I1 => \SRL_SIG_reg[0]_12\(5),
      I2 => \height_reg_155_reg[0]\,
      O => D(5)
    );
\height_reg_155[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_13\(6),
      I1 => \SRL_SIG_reg[0]_12\(6),
      I2 => \height_reg_155_reg[0]\,
      O => D(6)
    );
\height_reg_155[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_13\(7),
      I1 => \SRL_SIG_reg[0]_12\(7),
      I2 => \height_reg_155_reg[0]\,
      O => D(7)
    );
\height_reg_155[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_13\(8),
      I1 => \SRL_SIG_reg[0]_12\(8),
      I2 => \height_reg_155_reg[0]\,
      O => D(8)
    );
\height_reg_155[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_13\(9),
      I1 => \SRL_SIG_reg[0]_12\(9),
      I2 => \height_reg_155_reg[0]\,
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg_110 is
  port (
    push : out STD_LOGIC;
    \SRL_SIG_reg[1][15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    HwReg_layerHeight_1_val_c31_full_n : in STD_LOGIC;
    \SRL_SIG_reg[0][15]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    \height_reg_155_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg_110 : entity is "main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg";
end main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg_110;

architecture STRUCTURE of main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg_110 is
  signal \SRL_SIG_reg[0]_18\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \SRL_SIG_reg[1]_19\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^push\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG[0][12]_i_1__2\ : label is "soft_lutpair492";
  attribute SOFT_HLUTNM of \SRL_SIG[0][13]_i_1__2\ : label is "soft_lutpair492";
  attribute SOFT_HLUTNM of \SRL_SIG[0][14]_i_1__2\ : label is "soft_lutpair493";
  attribute SOFT_HLUTNM of \SRL_SIG[0][15]_i_2__2\ : label is "soft_lutpair493";
  attribute SOFT_HLUTNM of \height_reg_155[0]_i_1__0\ : label is "soft_lutpair486";
  attribute SOFT_HLUTNM of \height_reg_155[10]_i_1__0\ : label is "soft_lutpair491";
  attribute SOFT_HLUTNM of \height_reg_155[11]_i_1__0\ : label is "soft_lutpair491";
  attribute SOFT_HLUTNM of \height_reg_155[1]_i_1__0\ : label is "soft_lutpair486";
  attribute SOFT_HLUTNM of \height_reg_155[2]_i_1__0\ : label is "soft_lutpair487";
  attribute SOFT_HLUTNM of \height_reg_155[3]_i_1__0\ : label is "soft_lutpair487";
  attribute SOFT_HLUTNM of \height_reg_155[4]_i_1__0\ : label is "soft_lutpair488";
  attribute SOFT_HLUTNM of \height_reg_155[5]_i_1__0\ : label is "soft_lutpair488";
  attribute SOFT_HLUTNM of \height_reg_155[6]_i_1__0\ : label is "soft_lutpair489";
  attribute SOFT_HLUTNM of \height_reg_155[7]_i_1__0\ : label is "soft_lutpair489";
  attribute SOFT_HLUTNM of \height_reg_155[8]_i_1__0\ : label is "soft_lutpair490";
  attribute SOFT_HLUTNM of \height_reg_155[9]_i_1__0\ : label is "soft_lutpair490";
begin
  push <= \^push\;
\SRL_SIG[0][12]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_19\(12),
      I1 => \SRL_SIG_reg[0]_18\(12),
      I2 => \height_reg_155_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(12)
    );
\SRL_SIG[0][13]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_19\(13),
      I1 => \SRL_SIG_reg[0]_18\(13),
      I2 => \height_reg_155_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(13)
    );
\SRL_SIG[0][14]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_19\(14),
      I1 => \SRL_SIG_reg[0]_18\(14),
      I2 => \height_reg_155_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(14)
    );
\SRL_SIG[0][15]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => HwReg_layerHeight_1_val_c31_full_n,
      I1 => \SRL_SIG_reg[0][15]_0\,
      O => \^push\
    );
\SRL_SIG[0][15]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_19\(15),
      I1 => \SRL_SIG_reg[0]_18\(15),
      I2 => \height_reg_155_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(15)
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(0),
      Q => \SRL_SIG_reg[0]_18\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(10),
      Q => \SRL_SIG_reg[0]_18\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(11),
      Q => \SRL_SIG_reg[0]_18\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(12),
      Q => \SRL_SIG_reg[0]_18\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(13),
      Q => \SRL_SIG_reg[0]_18\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(14),
      Q => \SRL_SIG_reg[0]_18\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(15),
      Q => \SRL_SIG_reg[0]_18\(15),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(1),
      Q => \SRL_SIG_reg[0]_18\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(2),
      Q => \SRL_SIG_reg[0]_18\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(3),
      Q => \SRL_SIG_reg[0]_18\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(4),
      Q => \SRL_SIG_reg[0]_18\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(5),
      Q => \SRL_SIG_reg[0]_18\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(6),
      Q => \SRL_SIG_reg[0]_18\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(7),
      Q => \SRL_SIG_reg[0]_18\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(8),
      Q => \SRL_SIG_reg[0]_18\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(9),
      Q => \SRL_SIG_reg[0]_18\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_18\(0),
      Q => \SRL_SIG_reg[1]_19\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_18\(10),
      Q => \SRL_SIG_reg[1]_19\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_18\(11),
      Q => \SRL_SIG_reg[1]_19\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_18\(12),
      Q => \SRL_SIG_reg[1]_19\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_18\(13),
      Q => \SRL_SIG_reg[1]_19\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_18\(14),
      Q => \SRL_SIG_reg[1]_19\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_18\(15),
      Q => \SRL_SIG_reg[1]_19\(15),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_18\(1),
      Q => \SRL_SIG_reg[1]_19\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_18\(2),
      Q => \SRL_SIG_reg[1]_19\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_18\(3),
      Q => \SRL_SIG_reg[1]_19\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_18\(4),
      Q => \SRL_SIG_reg[1]_19\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_18\(5),
      Q => \SRL_SIG_reg[1]_19\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_18\(6),
      Q => \SRL_SIG_reg[1]_19\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_18\(7),
      Q => \SRL_SIG_reg[1]_19\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_18\(8),
      Q => \SRL_SIG_reg[1]_19\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_18\(9),
      Q => \SRL_SIG_reg[1]_19\(9),
      R => '0'
    );
\height_reg_155[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_19\(0),
      I1 => \SRL_SIG_reg[0]_18\(0),
      I2 => \height_reg_155_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(0)
    );
\height_reg_155[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_19\(10),
      I1 => \SRL_SIG_reg[0]_18\(10),
      I2 => \height_reg_155_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(10)
    );
\height_reg_155[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_19\(11),
      I1 => \SRL_SIG_reg[0]_18\(11),
      I2 => \height_reg_155_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(11)
    );
\height_reg_155[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_19\(1),
      I1 => \SRL_SIG_reg[0]_18\(1),
      I2 => \height_reg_155_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(1)
    );
\height_reg_155[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_19\(2),
      I1 => \SRL_SIG_reg[0]_18\(2),
      I2 => \height_reg_155_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(2)
    );
\height_reg_155[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_19\(3),
      I1 => \SRL_SIG_reg[0]_18\(3),
      I2 => \height_reg_155_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(3)
    );
\height_reg_155[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_19\(4),
      I1 => \SRL_SIG_reg[0]_18\(4),
      I2 => \height_reg_155_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(4)
    );
\height_reg_155[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_19\(5),
      I1 => \SRL_SIG_reg[0]_18\(5),
      I2 => \height_reg_155_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(5)
    );
\height_reg_155[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_19\(6),
      I1 => \SRL_SIG_reg[0]_18\(6),
      I2 => \height_reg_155_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(6)
    );
\height_reg_155[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_19\(7),
      I1 => \SRL_SIG_reg[0]_18\(7),
      I2 => \height_reg_155_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(7)
    );
\height_reg_155[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_19\(8),
      I1 => \SRL_SIG_reg[0]_18\(8),
      I2 => \height_reg_155_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(8)
    );
\height_reg_155[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_19\(9),
      I1 => \SRL_SIG_reg[0]_18\(9),
      I2 => \height_reg_155_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg_111 is
  port (
    push : out STD_LOGIC;
    \SRL_SIG_reg[1][15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    HwReg_layerHeight_1_val_c30_full_n : in STD_LOGIC;
    \SRL_SIG_reg[0][15]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    \height_reg_155_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg_111 : entity is "main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg";
end main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg_111;

architecture STRUCTURE of main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg_111 is
  signal \SRL_SIG_reg[0]_24\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \SRL_SIG_reg[1]_25\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^push\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG[0][12]_i_1__4\ : label is "soft_lutpair482";
  attribute SOFT_HLUTNM of \SRL_SIG[0][13]_i_1__4\ : label is "soft_lutpair482";
  attribute SOFT_HLUTNM of \SRL_SIG[0][14]_i_1__4\ : label is "soft_lutpair483";
  attribute SOFT_HLUTNM of \SRL_SIG[0][15]_i_2__4\ : label is "soft_lutpair483";
  attribute SOFT_HLUTNM of \height_reg_155[0]_i_1__1\ : label is "soft_lutpair476";
  attribute SOFT_HLUTNM of \height_reg_155[10]_i_1__1\ : label is "soft_lutpair481";
  attribute SOFT_HLUTNM of \height_reg_155[11]_i_1__1\ : label is "soft_lutpair481";
  attribute SOFT_HLUTNM of \height_reg_155[1]_i_1__1\ : label is "soft_lutpair476";
  attribute SOFT_HLUTNM of \height_reg_155[2]_i_1__1\ : label is "soft_lutpair477";
  attribute SOFT_HLUTNM of \height_reg_155[3]_i_1__1\ : label is "soft_lutpair477";
  attribute SOFT_HLUTNM of \height_reg_155[4]_i_1__1\ : label is "soft_lutpair478";
  attribute SOFT_HLUTNM of \height_reg_155[5]_i_1__1\ : label is "soft_lutpair478";
  attribute SOFT_HLUTNM of \height_reg_155[6]_i_1__1\ : label is "soft_lutpair479";
  attribute SOFT_HLUTNM of \height_reg_155[7]_i_1__1\ : label is "soft_lutpair479";
  attribute SOFT_HLUTNM of \height_reg_155[8]_i_1__1\ : label is "soft_lutpair480";
  attribute SOFT_HLUTNM of \height_reg_155[9]_i_1__1\ : label is "soft_lutpair480";
begin
  push <= \^push\;
\SRL_SIG[0][12]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_25\(12),
      I1 => \SRL_SIG_reg[0]_24\(12),
      I2 => \height_reg_155_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(12)
    );
\SRL_SIG[0][13]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_25\(13),
      I1 => \SRL_SIG_reg[0]_24\(13),
      I2 => \height_reg_155_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(13)
    );
\SRL_SIG[0][14]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_25\(14),
      I1 => \SRL_SIG_reg[0]_24\(14),
      I2 => \height_reg_155_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(14)
    );
\SRL_SIG[0][15]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => HwReg_layerHeight_1_val_c30_full_n,
      I1 => \SRL_SIG_reg[0][15]_0\,
      O => \^push\
    );
\SRL_SIG[0][15]_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_25\(15),
      I1 => \SRL_SIG_reg[0]_24\(15),
      I2 => \height_reg_155_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(15)
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(0),
      Q => \SRL_SIG_reg[0]_24\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(10),
      Q => \SRL_SIG_reg[0]_24\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(11),
      Q => \SRL_SIG_reg[0]_24\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(12),
      Q => \SRL_SIG_reg[0]_24\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(13),
      Q => \SRL_SIG_reg[0]_24\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(14),
      Q => \SRL_SIG_reg[0]_24\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(15),
      Q => \SRL_SIG_reg[0]_24\(15),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(1),
      Q => \SRL_SIG_reg[0]_24\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(2),
      Q => \SRL_SIG_reg[0]_24\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(3),
      Q => \SRL_SIG_reg[0]_24\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(4),
      Q => \SRL_SIG_reg[0]_24\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(5),
      Q => \SRL_SIG_reg[0]_24\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(6),
      Q => \SRL_SIG_reg[0]_24\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(7),
      Q => \SRL_SIG_reg[0]_24\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(8),
      Q => \SRL_SIG_reg[0]_24\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(9),
      Q => \SRL_SIG_reg[0]_24\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_24\(0),
      Q => \SRL_SIG_reg[1]_25\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_24\(10),
      Q => \SRL_SIG_reg[1]_25\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_24\(11),
      Q => \SRL_SIG_reg[1]_25\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_24\(12),
      Q => \SRL_SIG_reg[1]_25\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_24\(13),
      Q => \SRL_SIG_reg[1]_25\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_24\(14),
      Q => \SRL_SIG_reg[1]_25\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_24\(15),
      Q => \SRL_SIG_reg[1]_25\(15),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_24\(1),
      Q => \SRL_SIG_reg[1]_25\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_24\(2),
      Q => \SRL_SIG_reg[1]_25\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_24\(3),
      Q => \SRL_SIG_reg[1]_25\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_24\(4),
      Q => \SRL_SIG_reg[1]_25\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_24\(5),
      Q => \SRL_SIG_reg[1]_25\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_24\(6),
      Q => \SRL_SIG_reg[1]_25\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_24\(7),
      Q => \SRL_SIG_reg[1]_25\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_24\(8),
      Q => \SRL_SIG_reg[1]_25\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_24\(9),
      Q => \SRL_SIG_reg[1]_25\(9),
      R => '0'
    );
\height_reg_155[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_25\(0),
      I1 => \SRL_SIG_reg[0]_24\(0),
      I2 => \height_reg_155_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(0)
    );
\height_reg_155[10]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_25\(10),
      I1 => \SRL_SIG_reg[0]_24\(10),
      I2 => \height_reg_155_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(10)
    );
\height_reg_155[11]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_25\(11),
      I1 => \SRL_SIG_reg[0]_24\(11),
      I2 => \height_reg_155_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(11)
    );
\height_reg_155[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_25\(1),
      I1 => \SRL_SIG_reg[0]_24\(1),
      I2 => \height_reg_155_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(1)
    );
\height_reg_155[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_25\(2),
      I1 => \SRL_SIG_reg[0]_24\(2),
      I2 => \height_reg_155_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(2)
    );
\height_reg_155[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_25\(3),
      I1 => \SRL_SIG_reg[0]_24\(3),
      I2 => \height_reg_155_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(3)
    );
\height_reg_155[4]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_25\(4),
      I1 => \SRL_SIG_reg[0]_24\(4),
      I2 => \height_reg_155_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(4)
    );
\height_reg_155[5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_25\(5),
      I1 => \SRL_SIG_reg[0]_24\(5),
      I2 => \height_reg_155_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(5)
    );
\height_reg_155[6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_25\(6),
      I1 => \SRL_SIG_reg[0]_24\(6),
      I2 => \height_reg_155_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(6)
    );
\height_reg_155[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_25\(7),
      I1 => \SRL_SIG_reg[0]_24\(7),
      I2 => \height_reg_155_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(7)
    );
\height_reg_155[8]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_25\(8),
      I1 => \SRL_SIG_reg[0]_24\(8),
      I2 => \height_reg_155_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(8)
    );
\height_reg_155[9]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_25\(9),
      I1 => \SRL_SIG_reg[0]_24\(9),
      I2 => \height_reg_155_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg_112 is
  port (
    push : out STD_LOGIC;
    if_din : out STD_LOGIC_VECTOR ( 15 downto 0 );
    HwReg_layerHeight_1_val_c29_full_n : in STD_LOGIC;
    \SRL_SIG_reg[0][15]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    \empty_reg_143_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg_112 : entity is "main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg";
end main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg_112;

architecture STRUCTURE of main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg_112 is
  signal \SRL_SIG_reg[0]_30\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \SRL_SIG_reg[1]_31\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^push\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG[0][12]_i_1__6\ : label is "soft_lutpair472";
  attribute SOFT_HLUTNM of \SRL_SIG[0][13]_i_1__6\ : label is "soft_lutpair472";
  attribute SOFT_HLUTNM of \SRL_SIG[0][14]_i_1__6\ : label is "soft_lutpair473";
  attribute SOFT_HLUTNM of \SRL_SIG[0][15]_i_2__6\ : label is "soft_lutpair473";
  attribute SOFT_HLUTNM of \empty_reg_143[0]_i_1\ : label is "soft_lutpair466";
  attribute SOFT_HLUTNM of \empty_reg_143[10]_i_1\ : label is "soft_lutpair471";
  attribute SOFT_HLUTNM of \empty_reg_143[11]_i_1\ : label is "soft_lutpair471";
  attribute SOFT_HLUTNM of \empty_reg_143[1]_i_1\ : label is "soft_lutpair466";
  attribute SOFT_HLUTNM of \empty_reg_143[2]_i_1\ : label is "soft_lutpair467";
  attribute SOFT_HLUTNM of \empty_reg_143[3]_i_1\ : label is "soft_lutpair467";
  attribute SOFT_HLUTNM of \empty_reg_143[4]_i_1\ : label is "soft_lutpair468";
  attribute SOFT_HLUTNM of \empty_reg_143[5]_i_1\ : label is "soft_lutpair468";
  attribute SOFT_HLUTNM of \empty_reg_143[6]_i_1\ : label is "soft_lutpair469";
  attribute SOFT_HLUTNM of \empty_reg_143[7]_i_1\ : label is "soft_lutpair469";
  attribute SOFT_HLUTNM of \empty_reg_143[8]_i_1\ : label is "soft_lutpair470";
  attribute SOFT_HLUTNM of \empty_reg_143[9]_i_1\ : label is "soft_lutpair470";
begin
  push <= \^push\;
\SRL_SIG[0][12]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_31\(12),
      I1 => \SRL_SIG_reg[0]_30\(12),
      I2 => \empty_reg_143_reg[0]\,
      O => if_din(12)
    );
\SRL_SIG[0][13]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_31\(13),
      I1 => \SRL_SIG_reg[0]_30\(13),
      I2 => \empty_reg_143_reg[0]\,
      O => if_din(13)
    );
\SRL_SIG[0][14]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_31\(14),
      I1 => \SRL_SIG_reg[0]_30\(14),
      I2 => \empty_reg_143_reg[0]\,
      O => if_din(14)
    );
\SRL_SIG[0][15]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => HwReg_layerHeight_1_val_c29_full_n,
      I1 => \SRL_SIG_reg[0][15]_0\,
      O => \^push\
    );
\SRL_SIG[0][15]_i_2__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_31\(15),
      I1 => \SRL_SIG_reg[0]_30\(15),
      I2 => \empty_reg_143_reg[0]\,
      O => if_din(15)
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(0),
      Q => \SRL_SIG_reg[0]_30\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(10),
      Q => \SRL_SIG_reg[0]_30\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(11),
      Q => \SRL_SIG_reg[0]_30\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(12),
      Q => \SRL_SIG_reg[0]_30\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(13),
      Q => \SRL_SIG_reg[0]_30\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(14),
      Q => \SRL_SIG_reg[0]_30\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(15),
      Q => \SRL_SIG_reg[0]_30\(15),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(1),
      Q => \SRL_SIG_reg[0]_30\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(2),
      Q => \SRL_SIG_reg[0]_30\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(3),
      Q => \SRL_SIG_reg[0]_30\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(4),
      Q => \SRL_SIG_reg[0]_30\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(5),
      Q => \SRL_SIG_reg[0]_30\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(6),
      Q => \SRL_SIG_reg[0]_30\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(7),
      Q => \SRL_SIG_reg[0]_30\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(8),
      Q => \SRL_SIG_reg[0]_30\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(9),
      Q => \SRL_SIG_reg[0]_30\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_30\(0),
      Q => \SRL_SIG_reg[1]_31\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_30\(10),
      Q => \SRL_SIG_reg[1]_31\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_30\(11),
      Q => \SRL_SIG_reg[1]_31\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_30\(12),
      Q => \SRL_SIG_reg[1]_31\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_30\(13),
      Q => \SRL_SIG_reg[1]_31\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_30\(14),
      Q => \SRL_SIG_reg[1]_31\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_30\(15),
      Q => \SRL_SIG_reg[1]_31\(15),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_30\(1),
      Q => \SRL_SIG_reg[1]_31\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_30\(2),
      Q => \SRL_SIG_reg[1]_31\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_30\(3),
      Q => \SRL_SIG_reg[1]_31\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_30\(4),
      Q => \SRL_SIG_reg[1]_31\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_30\(5),
      Q => \SRL_SIG_reg[1]_31\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_30\(6),
      Q => \SRL_SIG_reg[1]_31\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_30\(7),
      Q => \SRL_SIG_reg[1]_31\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_30\(8),
      Q => \SRL_SIG_reg[1]_31\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_30\(9),
      Q => \SRL_SIG_reg[1]_31\(9),
      R => '0'
    );
\empty_reg_143[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_31\(0),
      I1 => \SRL_SIG_reg[0]_30\(0),
      I2 => \empty_reg_143_reg[0]\,
      O => if_din(0)
    );
\empty_reg_143[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_31\(10),
      I1 => \SRL_SIG_reg[0]_30\(10),
      I2 => \empty_reg_143_reg[0]\,
      O => if_din(10)
    );
\empty_reg_143[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_31\(11),
      I1 => \SRL_SIG_reg[0]_30\(11),
      I2 => \empty_reg_143_reg[0]\,
      O => if_din(11)
    );
\empty_reg_143[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_31\(1),
      I1 => \SRL_SIG_reg[0]_30\(1),
      I2 => \empty_reg_143_reg[0]\,
      O => if_din(1)
    );
\empty_reg_143[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_31\(2),
      I1 => \SRL_SIG_reg[0]_30\(2),
      I2 => \empty_reg_143_reg[0]\,
      O => if_din(2)
    );
\empty_reg_143[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_31\(3),
      I1 => \SRL_SIG_reg[0]_30\(3),
      I2 => \empty_reg_143_reg[0]\,
      O => if_din(3)
    );
\empty_reg_143[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_31\(4),
      I1 => \SRL_SIG_reg[0]_30\(4),
      I2 => \empty_reg_143_reg[0]\,
      O => if_din(4)
    );
\empty_reg_143[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_31\(5),
      I1 => \SRL_SIG_reg[0]_30\(5),
      I2 => \empty_reg_143_reg[0]\,
      O => if_din(5)
    );
\empty_reg_143[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_31\(6),
      I1 => \SRL_SIG_reg[0]_30\(6),
      I2 => \empty_reg_143_reg[0]\,
      O => if_din(6)
    );
\empty_reg_143[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_31\(7),
      I1 => \SRL_SIG_reg[0]_30\(7),
      I2 => \empty_reg_143_reg[0]\,
      O => if_din(7)
    );
\empty_reg_143[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_31\(8),
      I1 => \SRL_SIG_reg[0]_30\(8),
      I2 => \empty_reg_143_reg[0]\,
      O => if_din(8)
    );
\empty_reg_143[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_31\(9),
      I1 => \SRL_SIG_reg[0]_30\(9),
      I2 => \empty_reg_143_reg[0]\,
      O => if_din(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg_93 is
  port (
    push : out STD_LOGIC;
    \SRL_SIG_reg[1][15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    HwReg_layerWidth_2_val_c27_full_n : in STD_LOGIC;
    \SRL_SIG_reg[0][15]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    \width_reg_160_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg_93 : entity is "main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg";
end main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg_93;

architecture STRUCTURE of main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg_93 is
  signal \SRL_SIG_reg[0]_48\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \SRL_SIG_reg[1]_49\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^push\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG[0][12]_i_1__9\ : label is "soft_lutpair674";
  attribute SOFT_HLUTNM of \SRL_SIG[0][13]_i_1__9\ : label is "soft_lutpair674";
  attribute SOFT_HLUTNM of \SRL_SIG[0][14]_i_1__9\ : label is "soft_lutpair675";
  attribute SOFT_HLUTNM of \SRL_SIG[0][15]_i_2__9\ : label is "soft_lutpair675";
  attribute SOFT_HLUTNM of \width_reg_160[0]_i_1__3\ : label is "soft_lutpair668";
  attribute SOFT_HLUTNM of \width_reg_160[10]_i_1__3\ : label is "soft_lutpair673";
  attribute SOFT_HLUTNM of \width_reg_160[11]_i_2__3\ : label is "soft_lutpair673";
  attribute SOFT_HLUTNM of \width_reg_160[1]_i_1__3\ : label is "soft_lutpair668";
  attribute SOFT_HLUTNM of \width_reg_160[2]_i_1__3\ : label is "soft_lutpair669";
  attribute SOFT_HLUTNM of \width_reg_160[3]_i_1__3\ : label is "soft_lutpair669";
  attribute SOFT_HLUTNM of \width_reg_160[4]_i_1__3\ : label is "soft_lutpair670";
  attribute SOFT_HLUTNM of \width_reg_160[5]_i_1__3\ : label is "soft_lutpair670";
  attribute SOFT_HLUTNM of \width_reg_160[6]_i_1__3\ : label is "soft_lutpair671";
  attribute SOFT_HLUTNM of \width_reg_160[7]_i_1__3\ : label is "soft_lutpair671";
  attribute SOFT_HLUTNM of \width_reg_160[8]_i_1__3\ : label is "soft_lutpair672";
  attribute SOFT_HLUTNM of \width_reg_160[9]_i_1__3\ : label is "soft_lutpair672";
begin
  push <= \^push\;
\SRL_SIG[0][12]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_49\(12),
      I1 => \SRL_SIG_reg[0]_48\(12),
      I2 => \width_reg_160_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(12)
    );
\SRL_SIG[0][13]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_49\(13),
      I1 => \SRL_SIG_reg[0]_48\(13),
      I2 => \width_reg_160_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(13)
    );
\SRL_SIG[0][14]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_49\(14),
      I1 => \SRL_SIG_reg[0]_48\(14),
      I2 => \width_reg_160_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(14)
    );
\SRL_SIG[0][15]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => HwReg_layerWidth_2_val_c27_full_n,
      I1 => \SRL_SIG_reg[0][15]_0\,
      O => \^push\
    );
\SRL_SIG[0][15]_i_2__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_49\(15),
      I1 => \SRL_SIG_reg[0]_48\(15),
      I2 => \width_reg_160_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(15)
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(0),
      Q => \SRL_SIG_reg[0]_48\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(10),
      Q => \SRL_SIG_reg[0]_48\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(11),
      Q => \SRL_SIG_reg[0]_48\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(12),
      Q => \SRL_SIG_reg[0]_48\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(13),
      Q => \SRL_SIG_reg[0]_48\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(14),
      Q => \SRL_SIG_reg[0]_48\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(15),
      Q => \SRL_SIG_reg[0]_48\(15),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(1),
      Q => \SRL_SIG_reg[0]_48\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(2),
      Q => \SRL_SIG_reg[0]_48\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(3),
      Q => \SRL_SIG_reg[0]_48\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(4),
      Q => \SRL_SIG_reg[0]_48\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(5),
      Q => \SRL_SIG_reg[0]_48\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(6),
      Q => \SRL_SIG_reg[0]_48\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(7),
      Q => \SRL_SIG_reg[0]_48\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(8),
      Q => \SRL_SIG_reg[0]_48\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(9),
      Q => \SRL_SIG_reg[0]_48\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_48\(0),
      Q => \SRL_SIG_reg[1]_49\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_48\(10),
      Q => \SRL_SIG_reg[1]_49\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_48\(11),
      Q => \SRL_SIG_reg[1]_49\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_48\(12),
      Q => \SRL_SIG_reg[1]_49\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_48\(13),
      Q => \SRL_SIG_reg[1]_49\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_48\(14),
      Q => \SRL_SIG_reg[1]_49\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_48\(15),
      Q => \SRL_SIG_reg[1]_49\(15),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_48\(1),
      Q => \SRL_SIG_reg[1]_49\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_48\(2),
      Q => \SRL_SIG_reg[1]_49\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_48\(3),
      Q => \SRL_SIG_reg[1]_49\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_48\(4),
      Q => \SRL_SIG_reg[1]_49\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_48\(5),
      Q => \SRL_SIG_reg[1]_49\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_48\(6),
      Q => \SRL_SIG_reg[1]_49\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_48\(7),
      Q => \SRL_SIG_reg[1]_49\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_48\(8),
      Q => \SRL_SIG_reg[1]_49\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_48\(9),
      Q => \SRL_SIG_reg[1]_49\(9),
      R => '0'
    );
\width_reg_160[0]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_49\(0),
      I1 => \SRL_SIG_reg[0]_48\(0),
      I2 => \width_reg_160_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(0)
    );
\width_reg_160[10]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_49\(10),
      I1 => \SRL_SIG_reg[0]_48\(10),
      I2 => \width_reg_160_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(10)
    );
\width_reg_160[11]_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_49\(11),
      I1 => \SRL_SIG_reg[0]_48\(11),
      I2 => \width_reg_160_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(11)
    );
\width_reg_160[1]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_49\(1),
      I1 => \SRL_SIG_reg[0]_48\(1),
      I2 => \width_reg_160_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(1)
    );
\width_reg_160[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_49\(2),
      I1 => \SRL_SIG_reg[0]_48\(2),
      I2 => \width_reg_160_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(2)
    );
\width_reg_160[3]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_49\(3),
      I1 => \SRL_SIG_reg[0]_48\(3),
      I2 => \width_reg_160_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(3)
    );
\width_reg_160[4]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_49\(4),
      I1 => \SRL_SIG_reg[0]_48\(4),
      I2 => \width_reg_160_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(4)
    );
\width_reg_160[5]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_49\(5),
      I1 => \SRL_SIG_reg[0]_48\(5),
      I2 => \width_reg_160_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(5)
    );
\width_reg_160[6]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_49\(6),
      I1 => \SRL_SIG_reg[0]_48\(6),
      I2 => \width_reg_160_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(6)
    );
\width_reg_160[7]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_49\(7),
      I1 => \SRL_SIG_reg[0]_48\(7),
      I2 => \width_reg_160_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(7)
    );
\width_reg_160[8]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_49\(8),
      I1 => \SRL_SIG_reg[0]_48\(8),
      I2 => \width_reg_160_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(8)
    );
\width_reg_160[9]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_49\(9),
      I1 => \SRL_SIG_reg[0]_48\(9),
      I2 => \width_reg_160_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg_94 is
  port (
    push : out STD_LOGIC;
    \SRL_SIG_reg[1][15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    HwReg_layerWidth_2_val_c26_full_n : in STD_LOGIC;
    \SRL_SIG_reg[0][15]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    \width_reg_160_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg_94 : entity is "main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg";
end main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg_94;

architecture STRUCTURE of main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg_94 is
  signal \SRL_SIG_reg[0]_54\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \SRL_SIG_reg[1]_55\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^push\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG[0][12]_i_1__11\ : label is "soft_lutpair664";
  attribute SOFT_HLUTNM of \SRL_SIG[0][13]_i_1__11\ : label is "soft_lutpair664";
  attribute SOFT_HLUTNM of \SRL_SIG[0][14]_i_1__11\ : label is "soft_lutpair665";
  attribute SOFT_HLUTNM of \SRL_SIG[0][15]_i_2__11\ : label is "soft_lutpair665";
  attribute SOFT_HLUTNM of \width_reg_160[0]_i_1__4\ : label is "soft_lutpair658";
  attribute SOFT_HLUTNM of \width_reg_160[10]_i_1__4\ : label is "soft_lutpair663";
  attribute SOFT_HLUTNM of \width_reg_160[11]_i_2__4\ : label is "soft_lutpair663";
  attribute SOFT_HLUTNM of \width_reg_160[1]_i_1__4\ : label is "soft_lutpair658";
  attribute SOFT_HLUTNM of \width_reg_160[2]_i_1__4\ : label is "soft_lutpair659";
  attribute SOFT_HLUTNM of \width_reg_160[3]_i_1__4\ : label is "soft_lutpair659";
  attribute SOFT_HLUTNM of \width_reg_160[4]_i_1__4\ : label is "soft_lutpair660";
  attribute SOFT_HLUTNM of \width_reg_160[5]_i_1__4\ : label is "soft_lutpair660";
  attribute SOFT_HLUTNM of \width_reg_160[6]_i_1__4\ : label is "soft_lutpair661";
  attribute SOFT_HLUTNM of \width_reg_160[7]_i_1__4\ : label is "soft_lutpair661";
  attribute SOFT_HLUTNM of \width_reg_160[8]_i_1__4\ : label is "soft_lutpair662";
  attribute SOFT_HLUTNM of \width_reg_160[9]_i_1__4\ : label is "soft_lutpair662";
begin
  push <= \^push\;
\SRL_SIG[0][12]_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_55\(12),
      I1 => \SRL_SIG_reg[0]_54\(12),
      I2 => \width_reg_160_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(12)
    );
\SRL_SIG[0][13]_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_55\(13),
      I1 => \SRL_SIG_reg[0]_54\(13),
      I2 => \width_reg_160_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(13)
    );
\SRL_SIG[0][14]_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_55\(14),
      I1 => \SRL_SIG_reg[0]_54\(14),
      I2 => \width_reg_160_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(14)
    );
\SRL_SIG[0][15]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => HwReg_layerWidth_2_val_c26_full_n,
      I1 => \SRL_SIG_reg[0][15]_0\,
      O => \^push\
    );
\SRL_SIG[0][15]_i_2__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_55\(15),
      I1 => \SRL_SIG_reg[0]_54\(15),
      I2 => \width_reg_160_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(15)
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(0),
      Q => \SRL_SIG_reg[0]_54\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(10),
      Q => \SRL_SIG_reg[0]_54\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(11),
      Q => \SRL_SIG_reg[0]_54\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(12),
      Q => \SRL_SIG_reg[0]_54\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(13),
      Q => \SRL_SIG_reg[0]_54\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(14),
      Q => \SRL_SIG_reg[0]_54\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(15),
      Q => \SRL_SIG_reg[0]_54\(15),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(1),
      Q => \SRL_SIG_reg[0]_54\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(2),
      Q => \SRL_SIG_reg[0]_54\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(3),
      Q => \SRL_SIG_reg[0]_54\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(4),
      Q => \SRL_SIG_reg[0]_54\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(5),
      Q => \SRL_SIG_reg[0]_54\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(6),
      Q => \SRL_SIG_reg[0]_54\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(7),
      Q => \SRL_SIG_reg[0]_54\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(8),
      Q => \SRL_SIG_reg[0]_54\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(9),
      Q => \SRL_SIG_reg[0]_54\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_54\(0),
      Q => \SRL_SIG_reg[1]_55\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_54\(10),
      Q => \SRL_SIG_reg[1]_55\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_54\(11),
      Q => \SRL_SIG_reg[1]_55\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_54\(12),
      Q => \SRL_SIG_reg[1]_55\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_54\(13),
      Q => \SRL_SIG_reg[1]_55\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_54\(14),
      Q => \SRL_SIG_reg[1]_55\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_54\(15),
      Q => \SRL_SIG_reg[1]_55\(15),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_54\(1),
      Q => \SRL_SIG_reg[1]_55\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_54\(2),
      Q => \SRL_SIG_reg[1]_55\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_54\(3),
      Q => \SRL_SIG_reg[1]_55\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_54\(4),
      Q => \SRL_SIG_reg[1]_55\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_54\(5),
      Q => \SRL_SIG_reg[1]_55\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_54\(6),
      Q => \SRL_SIG_reg[1]_55\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_54\(7),
      Q => \SRL_SIG_reg[1]_55\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_54\(8),
      Q => \SRL_SIG_reg[1]_55\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_54\(9),
      Q => \SRL_SIG_reg[1]_55\(9),
      R => '0'
    );
\width_reg_160[0]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_55\(0),
      I1 => \SRL_SIG_reg[0]_54\(0),
      I2 => \width_reg_160_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(0)
    );
\width_reg_160[10]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_55\(10),
      I1 => \SRL_SIG_reg[0]_54\(10),
      I2 => \width_reg_160_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(10)
    );
\width_reg_160[11]_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_55\(11),
      I1 => \SRL_SIG_reg[0]_54\(11),
      I2 => \width_reg_160_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(11)
    );
\width_reg_160[1]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_55\(1),
      I1 => \SRL_SIG_reg[0]_54\(1),
      I2 => \width_reg_160_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(1)
    );
\width_reg_160[2]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_55\(2),
      I1 => \SRL_SIG_reg[0]_54\(2),
      I2 => \width_reg_160_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(2)
    );
\width_reg_160[3]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_55\(3),
      I1 => \SRL_SIG_reg[0]_54\(3),
      I2 => \width_reg_160_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(3)
    );
\width_reg_160[4]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_55\(4),
      I1 => \SRL_SIG_reg[0]_54\(4),
      I2 => \width_reg_160_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(4)
    );
\width_reg_160[5]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_55\(5),
      I1 => \SRL_SIG_reg[0]_54\(5),
      I2 => \width_reg_160_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(5)
    );
\width_reg_160[6]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_55\(6),
      I1 => \SRL_SIG_reg[0]_54\(6),
      I2 => \width_reg_160_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(6)
    );
\width_reg_160[7]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_55\(7),
      I1 => \SRL_SIG_reg[0]_54\(7),
      I2 => \width_reg_160_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(7)
    );
\width_reg_160[8]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_55\(8),
      I1 => \SRL_SIG_reg[0]_54\(8),
      I2 => \width_reg_160_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(8)
    );
\width_reg_160[9]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_55\(9),
      I1 => \SRL_SIG_reg[0]_54\(9),
      I2 => \width_reg_160_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg_95 is
  port (
    push : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    HwReg_layerWidth_2_val_c25_full_n : in STD_LOGIC;
    \SRL_SIG_reg[0][15]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    \empty_75_reg_148_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg_95 : entity is "main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg";
end main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg_95;

architecture STRUCTURE of main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg_95 is
  signal \SRL_SIG_reg[0]_60\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \SRL_SIG_reg[1]_61\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^push\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][12]_srl3_i_1\ : label is "soft_lutpair654";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][13]_srl3_i_1\ : label is "soft_lutpair654";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][14]_srl3_i_1\ : label is "soft_lutpair655";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][15]_srl3_i_1\ : label is "soft_lutpair655";
  attribute SOFT_HLUTNM of \empty_75_reg_148[0]_i_1\ : label is "soft_lutpair648";
  attribute SOFT_HLUTNM of \empty_75_reg_148[10]_i_1\ : label is "soft_lutpair653";
  attribute SOFT_HLUTNM of \empty_75_reg_148[11]_i_2\ : label is "soft_lutpair653";
  attribute SOFT_HLUTNM of \empty_75_reg_148[1]_i_1\ : label is "soft_lutpair648";
  attribute SOFT_HLUTNM of \empty_75_reg_148[2]_i_1\ : label is "soft_lutpair649";
  attribute SOFT_HLUTNM of \empty_75_reg_148[3]_i_1\ : label is "soft_lutpair649";
  attribute SOFT_HLUTNM of \empty_75_reg_148[4]_i_1\ : label is "soft_lutpair650";
  attribute SOFT_HLUTNM of \empty_75_reg_148[5]_i_1\ : label is "soft_lutpair650";
  attribute SOFT_HLUTNM of \empty_75_reg_148[6]_i_1\ : label is "soft_lutpair651";
  attribute SOFT_HLUTNM of \empty_75_reg_148[7]_i_1\ : label is "soft_lutpair651";
  attribute SOFT_HLUTNM of \empty_75_reg_148[8]_i_1\ : label is "soft_lutpair652";
  attribute SOFT_HLUTNM of \empty_75_reg_148[9]_i_1\ : label is "soft_lutpair652";
begin
  push <= \^push\;
\SRL_SIG[0][15]_i_1__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => HwReg_layerWidth_2_val_c25_full_n,
      I1 => \SRL_SIG_reg[0][15]_0\,
      O => \^push\
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(0),
      Q => \SRL_SIG_reg[0]_60\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(10),
      Q => \SRL_SIG_reg[0]_60\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(11),
      Q => \SRL_SIG_reg[0]_60\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(12),
      Q => \SRL_SIG_reg[0]_60\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(13),
      Q => \SRL_SIG_reg[0]_60\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(14),
      Q => \SRL_SIG_reg[0]_60\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(15),
      Q => \SRL_SIG_reg[0]_60\(15),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(1),
      Q => \SRL_SIG_reg[0]_60\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(2),
      Q => \SRL_SIG_reg[0]_60\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(3),
      Q => \SRL_SIG_reg[0]_60\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(4),
      Q => \SRL_SIG_reg[0]_60\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(5),
      Q => \SRL_SIG_reg[0]_60\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(6),
      Q => \SRL_SIG_reg[0]_60\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(7),
      Q => \SRL_SIG_reg[0]_60\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(8),
      Q => \SRL_SIG_reg[0]_60\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(9),
      Q => \SRL_SIG_reg[0]_60\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_60\(0),
      Q => \SRL_SIG_reg[1]_61\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_60\(10),
      Q => \SRL_SIG_reg[1]_61\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_60\(11),
      Q => \SRL_SIG_reg[1]_61\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_60\(12),
      Q => \SRL_SIG_reg[1]_61\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_60\(13),
      Q => \SRL_SIG_reg[1]_61\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_60\(14),
      Q => \SRL_SIG_reg[1]_61\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_60\(15),
      Q => \SRL_SIG_reg[1]_61\(15),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_60\(1),
      Q => \SRL_SIG_reg[1]_61\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_60\(2),
      Q => \SRL_SIG_reg[1]_61\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_60\(3),
      Q => \SRL_SIG_reg[1]_61\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_60\(4),
      Q => \SRL_SIG_reg[1]_61\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_60\(5),
      Q => \SRL_SIG_reg[1]_61\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_60\(6),
      Q => \SRL_SIG_reg[1]_61\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_60\(7),
      Q => \SRL_SIG_reg[1]_61\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_60\(8),
      Q => \SRL_SIG_reg[1]_61\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_60\(9),
      Q => \SRL_SIG_reg[1]_61\(9),
      R => '0'
    );
\SRL_SIG_reg[2][12]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_61\(12),
      I1 => \SRL_SIG_reg[0]_60\(12),
      I2 => \empty_75_reg_148_reg[0]\,
      O => \in\(12)
    );
\SRL_SIG_reg[2][13]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_61\(13),
      I1 => \SRL_SIG_reg[0]_60\(13),
      I2 => \empty_75_reg_148_reg[0]\,
      O => \in\(13)
    );
\SRL_SIG_reg[2][14]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_61\(14),
      I1 => \SRL_SIG_reg[0]_60\(14),
      I2 => \empty_75_reg_148_reg[0]\,
      O => \in\(14)
    );
\SRL_SIG_reg[2][15]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_61\(15),
      I1 => \SRL_SIG_reg[0]_60\(15),
      I2 => \empty_75_reg_148_reg[0]\,
      O => \in\(15)
    );
\empty_75_reg_148[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_61\(0),
      I1 => \SRL_SIG_reg[0]_60\(0),
      I2 => \empty_75_reg_148_reg[0]\,
      O => \in\(0)
    );
\empty_75_reg_148[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_61\(10),
      I1 => \SRL_SIG_reg[0]_60\(10),
      I2 => \empty_75_reg_148_reg[0]\,
      O => \in\(10)
    );
\empty_75_reg_148[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_61\(11),
      I1 => \SRL_SIG_reg[0]_60\(11),
      I2 => \empty_75_reg_148_reg[0]\,
      O => \in\(11)
    );
\empty_75_reg_148[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_61\(1),
      I1 => \SRL_SIG_reg[0]_60\(1),
      I2 => \empty_75_reg_148_reg[0]\,
      O => \in\(1)
    );
\empty_75_reg_148[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_61\(2),
      I1 => \SRL_SIG_reg[0]_60\(2),
      I2 => \empty_75_reg_148_reg[0]\,
      O => \in\(2)
    );
\empty_75_reg_148[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_61\(3),
      I1 => \SRL_SIG_reg[0]_60\(3),
      I2 => \empty_75_reg_148_reg[0]\,
      O => \in\(3)
    );
\empty_75_reg_148[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_61\(4),
      I1 => \SRL_SIG_reg[0]_60\(4),
      I2 => \empty_75_reg_148_reg[0]\,
      O => \in\(4)
    );
\empty_75_reg_148[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_61\(5),
      I1 => \SRL_SIG_reg[0]_60\(5),
      I2 => \empty_75_reg_148_reg[0]\,
      O => \in\(5)
    );
\empty_75_reg_148[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_61\(6),
      I1 => \SRL_SIG_reg[0]_60\(6),
      I2 => \empty_75_reg_148_reg[0]\,
      O => \in\(6)
    );
\empty_75_reg_148[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_61\(7),
      I1 => \SRL_SIG_reg[0]_60\(7),
      I2 => \empty_75_reg_148_reg[0]\,
      O => \in\(7)
    );
\empty_75_reg_148[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_61\(8),
      I1 => \SRL_SIG_reg[0]_60\(8),
      I2 => \empty_75_reg_148_reg[0]\,
      O => \in\(8)
    );
\empty_75_reg_148[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_61\(9),
      I1 => \SRL_SIG_reg[0]_60\(9),
      I2 => \empty_75_reg_148_reg[0]\,
      O => \in\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg_96 is
  port (
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \SRL_SIG_reg[1][6]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][7]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][8]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][6]_1\ : out STD_LOGIC;
    \SRL_SIG_reg[1][2]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][0]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][9]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][3]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][1]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][10]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][10]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[1][11]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][5]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][7]_1\ : out STD_LOGIC;
    \SRL_SIG_reg[1][4]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][2]_1\ : out STD_LOGIC;
    \SRL_SIG_reg[1][5]_1\ : out STD_LOGIC;
    \SRL_SIG_reg[1][4]_1\ : out STD_LOGIC;
    \SRL_SIG_reg[1][5]_2\ : out STD_LOGIC;
    push : out STD_LOGIC;
    \SRL_SIG_reg[0][14]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \shl_ln450_reg_325_reg[5]\ : in STD_LOGIC;
    \shl_ln450_reg_325_reg[0]\ : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \shl_ln450_reg_325_reg[0]_0\ : in STD_LOGIC;
    \shl_ln450_reg_325_reg[4]\ : in STD_LOGIC;
    \shl_ln450_reg_325_reg[0]_1\ : in STD_LOGIC;
    HwReg_layerWidth_1_val_c_full_n : in STD_LOGIC;
    \SRL_SIG_reg[0][15]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg_96 : entity is "main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg";
end main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg_96;

architecture STRUCTURE of main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg_96 is
  signal HwReg_layerWidth_1_val_c_dout : STD_LOGIC_VECTOR ( 11 downto 4 );
  signal \^srl_sig_reg[0][14]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \SRL_SIG_reg[0]_34\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^srl_sig_reg[1][0]_0\ : STD_LOGIC;
  signal \^srl_sig_reg[1][10]_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^srl_sig_reg[1][1]_0\ : STD_LOGIC;
  signal \^srl_sig_reg[1][2]_0\ : STD_LOGIC;
  signal \^srl_sig_reg[1][2]_1\ : STD_LOGIC;
  signal \^srl_sig_reg[1][3]_0\ : STD_LOGIC;
  signal \^srl_sig_reg[1][5]_1\ : STD_LOGIC;
  signal \^srl_sig_reg[1][6]_0\ : STD_LOGIC;
  signal \^srl_sig_reg[1][6]_1\ : STD_LOGIC;
  signal \^srl_sig_reg[1][7]_0\ : STD_LOGIC;
  signal \^srl_sig_reg[1][8]_0\ : STD_LOGIC;
  signal \^srl_sig_reg[1][9]_0\ : STD_LOGIC;
  signal \SRL_SIG_reg[1]_35\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^push\ : STD_LOGIC;
  signal \shl_ln450_reg_325[13]_i_6_n_9\ : STD_LOGIC;
  signal \shl_ln450_reg_325[15]_i_12_n_9\ : STD_LOGIC;
  signal \shl_ln450_reg_325[15]_i_9_n_9\ : STD_LOGIC;
  signal \shl_ln450_reg_325[4]_i_2_n_9\ : STD_LOGIC;
  signal \shl_ln450_reg_325[5]_i_2_n_9\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \shl_ln450_reg_325[0]_i_1\ : label is "soft_lutpair639";
  attribute SOFT_HLUTNM of \shl_ln450_reg_325[11]_i_4\ : label is "soft_lutpair642";
  attribute SOFT_HLUTNM of \shl_ln450_reg_325[11]_i_5\ : label is "soft_lutpair641";
  attribute SOFT_HLUTNM of \shl_ln450_reg_325[13]_i_4\ : label is "soft_lutpair645";
  attribute SOFT_HLUTNM of \shl_ln450_reg_325[15]_i_11\ : label is "soft_lutpair643";
  attribute SOFT_HLUTNM of \shl_ln450_reg_325[15]_i_13\ : label is "soft_lutpair645";
  attribute SOFT_HLUTNM of \shl_ln450_reg_325[15]_i_15\ : label is "soft_lutpair644";
  attribute SOFT_HLUTNM of \shl_ln450_reg_325[15]_i_16\ : label is "soft_lutpair642";
  attribute SOFT_HLUTNM of \shl_ln450_reg_325[15]_i_7\ : label is "soft_lutpair644";
  attribute SOFT_HLUTNM of \shl_ln450_reg_325[15]_i_8\ : label is "soft_lutpair643";
  attribute SOFT_HLUTNM of \shl_ln450_reg_325[1]_i_2\ : label is "soft_lutpair639";
  attribute SOFT_HLUTNM of \shl_ln450_reg_325[2]_i_2\ : label is "soft_lutpair641";
  attribute SOFT_HLUTNM of \shl_ln450_reg_325[3]_i_1\ : label is "soft_lutpair640";
  attribute SOFT_HLUTNM of \shl_ln450_reg_325[4]_i_1\ : label is "soft_lutpair640";
begin
  \SRL_SIG_reg[0][14]_0\(0) <= \^srl_sig_reg[0][14]_0\(0);
  \SRL_SIG_reg[1][0]_0\ <= \^srl_sig_reg[1][0]_0\;
  \SRL_SIG_reg[1][10]_1\(0) <= \^srl_sig_reg[1][10]_1\(0);
  \SRL_SIG_reg[1][1]_0\ <= \^srl_sig_reg[1][1]_0\;
  \SRL_SIG_reg[1][2]_0\ <= \^srl_sig_reg[1][2]_0\;
  \SRL_SIG_reg[1][2]_1\ <= \^srl_sig_reg[1][2]_1\;
  \SRL_SIG_reg[1][3]_0\ <= \^srl_sig_reg[1][3]_0\;
  \SRL_SIG_reg[1][5]_1\ <= \^srl_sig_reg[1][5]_1\;
  \SRL_SIG_reg[1][6]_0\ <= \^srl_sig_reg[1][6]_0\;
  \SRL_SIG_reg[1][6]_1\ <= \^srl_sig_reg[1][6]_1\;
  \SRL_SIG_reg[1][7]_0\ <= \^srl_sig_reg[1][7]_0\;
  \SRL_SIG_reg[1][8]_0\ <= \^srl_sig_reg[1][8]_0\;
  \SRL_SIG_reg[1][9]_0\ <= \^srl_sig_reg[1][9]_0\;
  push <= \^push\;
\SRL_SIG[0][15]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => HwReg_layerWidth_1_val_c_full_n,
      I1 => \SRL_SIG_reg[0][15]_0\,
      O => \^push\
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][15]_1\(0),
      Q => \SRL_SIG_reg[0]_34\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][15]_1\(10),
      Q => \SRL_SIG_reg[0]_34\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][15]_1\(11),
      Q => \SRL_SIG_reg[0]_34\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][15]_1\(12),
      Q => \SRL_SIG_reg[0]_34\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][15]_1\(13),
      Q => \SRL_SIG_reg[0]_34\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][15]_1\(14),
      Q => \^srl_sig_reg[0][14]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][15]_1\(15),
      Q => \SRL_SIG_reg[0]_34\(15),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][15]_1\(1),
      Q => \SRL_SIG_reg[0]_34\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][15]_1\(2),
      Q => \SRL_SIG_reg[0]_34\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][15]_1\(3),
      Q => \SRL_SIG_reg[0]_34\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][15]_1\(4),
      Q => \SRL_SIG_reg[0]_34\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][15]_1\(5),
      Q => \SRL_SIG_reg[0]_34\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][15]_1\(6),
      Q => \SRL_SIG_reg[0]_34\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][15]_1\(7),
      Q => \SRL_SIG_reg[0]_34\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][15]_1\(8),
      Q => \SRL_SIG_reg[0]_34\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][15]_1\(9),
      Q => \SRL_SIG_reg[0]_34\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_34\(0),
      Q => \SRL_SIG_reg[1]_35\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_34\(10),
      Q => \SRL_SIG_reg[1]_35\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_34\(11),
      Q => \SRL_SIG_reg[1]_35\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_34\(12),
      Q => \SRL_SIG_reg[1]_35\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_34\(13),
      Q => \SRL_SIG_reg[1]_35\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \^srl_sig_reg[0][14]_0\(0),
      Q => Q(0),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_34\(15),
      Q => \SRL_SIG_reg[1]_35\(15),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_34\(1),
      Q => \SRL_SIG_reg[1]_35\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_34\(2),
      Q => \SRL_SIG_reg[1]_35\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_34\(3),
      Q => \SRL_SIG_reg[1]_35\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_34\(4),
      Q => \SRL_SIG_reg[1]_35\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_34\(5),
      Q => \SRL_SIG_reg[1]_35\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_34\(6),
      Q => \SRL_SIG_reg[1]_35\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_34\(7),
      Q => \SRL_SIG_reg[1]_35\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_34\(8),
      Q => \SRL_SIG_reg[1]_35\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_34\(9),
      Q => \SRL_SIG_reg[1]_35\(9),
      R => '0'
    );
\shl_ln450_reg_325[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88800800"
    )
        port map (
      I0 => \shl_ln450_reg_325_reg[0]\,
      I1 => \shl_ln450_reg_325_reg[0]_1\,
      I2 => \shl_ln450_reg_325_reg[0]_0\,
      I3 => \SRL_SIG_reg[0]_34\(0),
      I4 => \SRL_SIG_reg[1]_35\(0),
      O => D(0)
    );
\shl_ln450_reg_325[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000CCAAAAAAAA"
    )
        port map (
      I0 => \^srl_sig_reg[1][9]_0\,
      I1 => HwReg_layerWidth_1_val_c_dout(7),
      I2 => \^srl_sig_reg[1][3]_0\,
      I3 => \out\(2),
      I4 => \out\(1),
      I5 => \out\(0),
      O => \^srl_sig_reg[1][7]_0\
    );
\shl_ln450_reg_325[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => HwReg_layerWidth_1_val_c_dout(8),
      I1 => HwReg_layerWidth_1_val_c_dout(4),
      I2 => \^srl_sig_reg[1][0]_0\,
      I3 => \out\(2),
      I4 => \out\(1),
      O => \^srl_sig_reg[1][8]_0\
    );
\shl_ln450_reg_325[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_35\(8),
      I1 => \SRL_SIG_reg[0]_34\(8),
      I2 => \shl_ln450_reg_325_reg[0]_0\,
      O => HwReg_layerWidth_1_val_c_dout(8)
    );
\shl_ln450_reg_325[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_35\(4),
      I1 => \SRL_SIG_reg[0]_34\(4),
      I2 => \shl_ln450_reg_325_reg[0]_0\,
      O => HwReg_layerWidth_1_val_c_dout(4)
    );
\shl_ln450_reg_325[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => HwReg_layerWidth_1_val_c_dout(9),
      I1 => HwReg_layerWidth_1_val_c_dout(5),
      I2 => \^srl_sig_reg[1][1]_0\,
      I3 => \out\(2),
      I4 => \out\(1),
      O => \^srl_sig_reg[1][9]_0\
    );
\shl_ln450_reg_325[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => \^srl_sig_reg[1][10]_1\(0),
      I1 => \^srl_sig_reg[1][6]_1\,
      I2 => \^srl_sig_reg[1][2]_0\,
      I3 => \out\(2),
      I4 => \out\(1),
      O => \SRL_SIG_reg[1][10]_0\
    );
\shl_ln450_reg_325[13]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_35\(10),
      I1 => \SRL_SIG_reg[0]_34\(10),
      I2 => \shl_ln450_reg_325_reg[0]_0\,
      O => \^srl_sig_reg[1][10]_1\(0)
    );
\shl_ln450_reg_325[13]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFFFAF0FCF0FAF0"
    )
        port map (
      I0 => HwReg_layerWidth_1_val_c_dout(4),
      I1 => \^srl_sig_reg[1][0]_0\,
      I2 => \shl_ln450_reg_325[13]_i_6_n_9\,
      I3 => \out\(2),
      I4 => \out\(1),
      I5 => HwReg_layerWidth_1_val_c_dout(8),
      O => \SRL_SIG_reg[1][4]_0\
    );
\shl_ln450_reg_325[13]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100100"
    )
        port map (
      I0 => \out\(2),
      I1 => \out\(1),
      I2 => \shl_ln450_reg_325_reg[0]_0\,
      I3 => \SRL_SIG_reg[0]_34\(12),
      I4 => \SRL_SIG_reg[1]_35\(12),
      O => \shl_ln450_reg_325[13]_i_6_n_9\
    );
\shl_ln450_reg_325[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => HwReg_layerWidth_1_val_c_dout(11),
      I1 => HwReg_layerWidth_1_val_c_dout(7),
      I2 => \^srl_sig_reg[1][3]_0\,
      I3 => \out\(2),
      I4 => \out\(1),
      O => \SRL_SIG_reg[1][11]_0\
    );
\shl_ln450_reg_325[15]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_35\(11),
      I1 => \SRL_SIG_reg[0]_34\(11),
      I2 => \shl_ln450_reg_325_reg[0]_0\,
      O => HwReg_layerWidth_1_val_c_dout(11)
    );
\shl_ln450_reg_325[15]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_35\(5),
      I1 => \SRL_SIG_reg[0]_34\(5),
      I2 => \shl_ln450_reg_325_reg[0]_0\,
      O => HwReg_layerWidth_1_val_c_dout(5)
    );
\shl_ln450_reg_325[15]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100100"
    )
        port map (
      I0 => \out\(2),
      I1 => \out\(1),
      I2 => \shl_ln450_reg_325_reg[0]_0\,
      I3 => \SRL_SIG_reg[0]_34\(13),
      I4 => \SRL_SIG_reg[1]_35\(13),
      O => \shl_ln450_reg_325[15]_i_12_n_9\
    );
\shl_ln450_reg_325[15]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_35\(9),
      I1 => \SRL_SIG_reg[0]_34\(9),
      I2 => \shl_ln450_reg_325_reg[0]_0\,
      O => HwReg_layerWidth_1_val_c_dout(9)
    );
\shl_ln450_reg_325[15]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_35\(6),
      I1 => \SRL_SIG_reg[0]_34\(6),
      I2 => \shl_ln450_reg_325_reg[0]_0\,
      O => \^srl_sig_reg[1][6]_1\
    );
\shl_ln450_reg_325[15]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_35\(2),
      I1 => \SRL_SIG_reg[0]_34\(2),
      I2 => \shl_ln450_reg_325_reg[0]_0\,
      O => \^srl_sig_reg[1][2]_0\
    );
\shl_ln450_reg_325[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFFFAF0FCF0FAF0"
    )
        port map (
      I0 => HwReg_layerWidth_1_val_c_dout(7),
      I1 => \^srl_sig_reg[1][3]_0\,
      I2 => \shl_ln450_reg_325[15]_i_9_n_9\,
      I3 => \out\(2),
      I4 => \out\(1),
      I5 => HwReg_layerWidth_1_val_c_dout(11),
      O => \SRL_SIG_reg[1][7]_1\
    );
\shl_ln450_reg_325[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFFFAF0FCF0FAF0"
    )
        port map (
      I0 => HwReg_layerWidth_1_val_c_dout(5),
      I1 => \^srl_sig_reg[1][1]_0\,
      I2 => \shl_ln450_reg_325[15]_i_12_n_9\,
      I3 => \out\(2),
      I4 => \out\(1),
      I5 => HwReg_layerWidth_1_val_c_dout(9),
      O => \SRL_SIG_reg[1][5]_0\
    );
\shl_ln450_reg_325[15]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_35\(7),
      I1 => \SRL_SIG_reg[0]_34\(7),
      I2 => \shl_ln450_reg_325_reg[0]_0\,
      O => HwReg_layerWidth_1_val_c_dout(7)
    );
\shl_ln450_reg_325[15]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_35\(3),
      I1 => \SRL_SIG_reg[0]_34\(3),
      I2 => \shl_ln450_reg_325_reg[0]_0\,
      O => \^srl_sig_reg[1][3]_0\
    );
\shl_ln450_reg_325[15]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100100"
    )
        port map (
      I0 => \out\(2),
      I1 => \out\(1),
      I2 => \shl_ln450_reg_325_reg[0]_0\,
      I3 => \SRL_SIG_reg[0]_34\(15),
      I4 => \SRL_SIG_reg[1]_35\(15),
      O => \shl_ln450_reg_325[15]_i_9_n_9\
    );
\shl_ln450_reg_325[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_35\(0),
      I1 => \SRL_SIG_reg[0]_34\(0),
      I2 => \shl_ln450_reg_325_reg[0]_0\,
      O => \^srl_sig_reg[1][0]_0\
    );
\shl_ln450_reg_325[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_35\(1),
      I1 => \SRL_SIG_reg[0]_34\(1),
      I2 => \shl_ln450_reg_325_reg[0]_0\,
      O => \^srl_sig_reg[1][1]_0\
    );
\shl_ln450_reg_325[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^srl_sig_reg[1][2]_1\,
      I1 => \shl_ln450_reg_325_reg[5]\,
      I2 => \shl_ln450_reg_325[4]_i_2_n_9\,
      I3 => \shl_ln450_reg_325_reg[0]\,
      O => D(1)
    );
\shl_ln450_reg_325[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA0000CCF00000"
    )
        port map (
      I0 => \^srl_sig_reg[1][0]_0\,
      I1 => \SRL_SIG_reg[1]_35\(2),
      I2 => \SRL_SIG_reg[0]_34\(2),
      I3 => \shl_ln450_reg_325_reg[0]_0\,
      I4 => \shl_ln450_reg_325_reg[4]\,
      I5 => \out\(0),
      O => \^srl_sig_reg[1][2]_1\
    );
\shl_ln450_reg_325[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \shl_ln450_reg_325[4]_i_2_n_9\,
      I1 => \shl_ln450_reg_325_reg[5]\,
      I2 => \shl_ln450_reg_325[5]_i_2_n_9\,
      I3 => \shl_ln450_reg_325_reg[0]\,
      O => D(2)
    );
\shl_ln450_reg_325[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA0000CCF00000"
    )
        port map (
      I0 => \^srl_sig_reg[1][1]_0\,
      I1 => \SRL_SIG_reg[1]_35\(3),
      I2 => \SRL_SIG_reg[0]_34\(3),
      I3 => \shl_ln450_reg_325_reg[0]_0\,
      I4 => \shl_ln450_reg_325_reg[4]\,
      I5 => \out\(0),
      O => \shl_ln450_reg_325[4]_i_2_n_9\
    );
\shl_ln450_reg_325[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \shl_ln450_reg_325[5]_i_2_n_9\,
      I1 => \shl_ln450_reg_325_reg[5]\,
      I2 => \^srl_sig_reg[1][5]_1\,
      I3 => \shl_ln450_reg_325_reg[0]\,
      O => D(3)
    );
\shl_ln450_reg_325[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000CC00F000AA"
    )
        port map (
      I0 => HwReg_layerWidth_1_val_c_dout(4),
      I1 => \^srl_sig_reg[1][2]_0\,
      I2 => \^srl_sig_reg[1][0]_0\,
      I3 => \out\(2),
      I4 => \out\(1),
      I5 => \out\(0),
      O => \shl_ln450_reg_325[5]_i_2_n_9\
    );
\shl_ln450_reg_325[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000CC00F000AA"
    )
        port map (
      I0 => HwReg_layerWidth_1_val_c_dout(5),
      I1 => \^srl_sig_reg[1][3]_0\,
      I2 => \^srl_sig_reg[1][1]_0\,
      I3 => \out\(2),
      I4 => \out\(1),
      I5 => \out\(0),
      O => \^srl_sig_reg[1][5]_1\
    );
\shl_ln450_reg_325[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACAC0000FF000000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_35\(4),
      I1 => \SRL_SIG_reg[0]_34\(4),
      I2 => \shl_ln450_reg_325_reg[0]_0\,
      I3 => \^srl_sig_reg[1][6]_1\,
      I4 => \shl_ln450_reg_325_reg[4]\,
      I5 => \out\(0),
      O => \SRL_SIG_reg[1][4]_1\
    );
\shl_ln450_reg_325[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACAC0000FF000000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_35\(5),
      I1 => \SRL_SIG_reg[0]_34\(5),
      I2 => \shl_ln450_reg_325_reg[0]_0\,
      I3 => HwReg_layerWidth_1_val_c_dout(7),
      I4 => \shl_ln450_reg_325_reg[4]\,
      I5 => \out\(0),
      O => \SRL_SIG_reg[1][5]_2\
    );
\shl_ln450_reg_325[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^srl_sig_reg[1][6]_0\,
      I1 => \shl_ln450_reg_325_reg[5]\,
      I2 => \^srl_sig_reg[1][7]_0\,
      I3 => \shl_ln450_reg_325_reg[0]\,
      O => D(4)
    );
\shl_ln450_reg_325[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000CCAAAAAAAA"
    )
        port map (
      I0 => \^srl_sig_reg[1][8]_0\,
      I1 => \^srl_sig_reg[1][6]_1\,
      I2 => \^srl_sig_reg[1][2]_0\,
      I3 => \out\(2),
      I4 => \out\(1),
      I5 => \out\(0),
      O => \^srl_sig_reg[1][6]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg_97 is
  port (
    push : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    HwReg_layerWidth_1_val_c24_full_n : in STD_LOGIC;
    AXIvideo2MultiPixStream_5_U0_HwReg_layerWidth_1_val_c24_write : in STD_LOGIC;
    \SRL_SIG_reg[0][15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    \width_reg_160_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg_97 : entity is "main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg";
end main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg_97;

architecture STRUCTURE of main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg_97 is
  signal \SRL_SIG_reg[0]_10\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \SRL_SIG_reg[1]_11\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^push\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG[0][12]_i_1\ : label is "soft_lutpair635";
  attribute SOFT_HLUTNM of \SRL_SIG[0][13]_i_1\ : label is "soft_lutpair635";
  attribute SOFT_HLUTNM of \SRL_SIG[0][14]_i_1\ : label is "soft_lutpair636";
  attribute SOFT_HLUTNM of \SRL_SIG[0][15]_i_2\ : label is "soft_lutpair636";
  attribute SOFT_HLUTNM of \width_reg_160[0]_i_1\ : label is "soft_lutpair629";
  attribute SOFT_HLUTNM of \width_reg_160[10]_i_1\ : label is "soft_lutpair634";
  attribute SOFT_HLUTNM of \width_reg_160[11]_i_2\ : label is "soft_lutpair634";
  attribute SOFT_HLUTNM of \width_reg_160[1]_i_1\ : label is "soft_lutpair629";
  attribute SOFT_HLUTNM of \width_reg_160[2]_i_1\ : label is "soft_lutpair630";
  attribute SOFT_HLUTNM of \width_reg_160[3]_i_1\ : label is "soft_lutpair630";
  attribute SOFT_HLUTNM of \width_reg_160[4]_i_1\ : label is "soft_lutpair631";
  attribute SOFT_HLUTNM of \width_reg_160[5]_i_1\ : label is "soft_lutpair631";
  attribute SOFT_HLUTNM of \width_reg_160[6]_i_1\ : label is "soft_lutpair632";
  attribute SOFT_HLUTNM of \width_reg_160[7]_i_1\ : label is "soft_lutpair632";
  attribute SOFT_HLUTNM of \width_reg_160[8]_i_1\ : label is "soft_lutpair633";
  attribute SOFT_HLUTNM of \width_reg_160[9]_i_1\ : label is "soft_lutpair633";
begin
  push <= \^push\;
\SRL_SIG[0][12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_11\(12),
      I1 => \SRL_SIG_reg[0]_10\(12),
      I2 => \width_reg_160_reg[0]\,
      O => D(12)
    );
\SRL_SIG[0][13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_11\(13),
      I1 => \SRL_SIG_reg[0]_10\(13),
      I2 => \width_reg_160_reg[0]\,
      O => D(13)
    );
\SRL_SIG[0][14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_11\(14),
      I1 => \SRL_SIG_reg[0]_10\(14),
      I2 => \width_reg_160_reg[0]\,
      O => D(14)
    );
\SRL_SIG[0][15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => HwReg_layerWidth_1_val_c24_full_n,
      I1 => AXIvideo2MultiPixStream_5_U0_HwReg_layerWidth_1_val_c24_write,
      O => \^push\
    );
\SRL_SIG[0][15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_11\(15),
      I1 => \SRL_SIG_reg[0]_10\(15),
      I2 => \width_reg_160_reg[0]\,
      O => D(15)
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][15]_0\(0),
      Q => \SRL_SIG_reg[0]_10\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][15]_0\(10),
      Q => \SRL_SIG_reg[0]_10\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][15]_0\(11),
      Q => \SRL_SIG_reg[0]_10\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][15]_0\(12),
      Q => \SRL_SIG_reg[0]_10\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][15]_0\(13),
      Q => \SRL_SIG_reg[0]_10\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][15]_0\(14),
      Q => \SRL_SIG_reg[0]_10\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][15]_0\(15),
      Q => \SRL_SIG_reg[0]_10\(15),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][15]_0\(1),
      Q => \SRL_SIG_reg[0]_10\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][15]_0\(2),
      Q => \SRL_SIG_reg[0]_10\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][15]_0\(3),
      Q => \SRL_SIG_reg[0]_10\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][15]_0\(4),
      Q => \SRL_SIG_reg[0]_10\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][15]_0\(5),
      Q => \SRL_SIG_reg[0]_10\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][15]_0\(6),
      Q => \SRL_SIG_reg[0]_10\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][15]_0\(7),
      Q => \SRL_SIG_reg[0]_10\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][15]_0\(8),
      Q => \SRL_SIG_reg[0]_10\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0][15]_0\(9),
      Q => \SRL_SIG_reg[0]_10\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_10\(0),
      Q => \SRL_SIG_reg[1]_11\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_10\(10),
      Q => \SRL_SIG_reg[1]_11\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_10\(11),
      Q => \SRL_SIG_reg[1]_11\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_10\(12),
      Q => \SRL_SIG_reg[1]_11\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_10\(13),
      Q => \SRL_SIG_reg[1]_11\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_10\(14),
      Q => \SRL_SIG_reg[1]_11\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_10\(15),
      Q => \SRL_SIG_reg[1]_11\(15),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_10\(1),
      Q => \SRL_SIG_reg[1]_11\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_10\(2),
      Q => \SRL_SIG_reg[1]_11\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_10\(3),
      Q => \SRL_SIG_reg[1]_11\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_10\(4),
      Q => \SRL_SIG_reg[1]_11\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_10\(5),
      Q => \SRL_SIG_reg[1]_11\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_10\(6),
      Q => \SRL_SIG_reg[1]_11\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_10\(7),
      Q => \SRL_SIG_reg[1]_11\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_10\(8),
      Q => \SRL_SIG_reg[1]_11\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_10\(9),
      Q => \SRL_SIG_reg[1]_11\(9),
      R => '0'
    );
\width_reg_160[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_11\(0),
      I1 => \SRL_SIG_reg[0]_10\(0),
      I2 => \width_reg_160_reg[0]\,
      O => D(0)
    );
\width_reg_160[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_11\(10),
      I1 => \SRL_SIG_reg[0]_10\(10),
      I2 => \width_reg_160_reg[0]\,
      O => D(10)
    );
\width_reg_160[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_11\(11),
      I1 => \SRL_SIG_reg[0]_10\(11),
      I2 => \width_reg_160_reg[0]\,
      O => D(11)
    );
\width_reg_160[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_11\(1),
      I1 => \SRL_SIG_reg[0]_10\(1),
      I2 => \width_reg_160_reg[0]\,
      O => D(1)
    );
\width_reg_160[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_11\(2),
      I1 => \SRL_SIG_reg[0]_10\(2),
      I2 => \width_reg_160_reg[0]\,
      O => D(2)
    );
\width_reg_160[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_11\(3),
      I1 => \SRL_SIG_reg[0]_10\(3),
      I2 => \width_reg_160_reg[0]\,
      O => D(3)
    );
\width_reg_160[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_11\(4),
      I1 => \SRL_SIG_reg[0]_10\(4),
      I2 => \width_reg_160_reg[0]\,
      O => D(4)
    );
\width_reg_160[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_11\(5),
      I1 => \SRL_SIG_reg[0]_10\(5),
      I2 => \width_reg_160_reg[0]\,
      O => D(5)
    );
\width_reg_160[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_11\(6),
      I1 => \SRL_SIG_reg[0]_10\(6),
      I2 => \width_reg_160_reg[0]\,
      O => D(6)
    );
\width_reg_160[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_11\(7),
      I1 => \SRL_SIG_reg[0]_10\(7),
      I2 => \width_reg_160_reg[0]\,
      O => D(7)
    );
\width_reg_160[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_11\(8),
      I1 => \SRL_SIG_reg[0]_10\(8),
      I2 => \width_reg_160_reg[0]\,
      O => D(8)
    );
\width_reg_160[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_11\(9),
      I1 => \SRL_SIG_reg[0]_10\(9),
      I2 => \width_reg_160_reg[0]\,
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg_98 is
  port (
    push : out STD_LOGIC;
    \SRL_SIG_reg[1][15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    HwReg_layerWidth_1_val_c23_full_n : in STD_LOGIC;
    \SRL_SIG_reg[0][15]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    \width_reg_160_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg_98 : entity is "main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg";
end main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg_98;

architecture STRUCTURE of main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg_98 is
  signal \SRL_SIG_reg[0]_16\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \SRL_SIG_reg[1]_17\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^push\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG[0][12]_i_1__1\ : label is "soft_lutpair625";
  attribute SOFT_HLUTNM of \SRL_SIG[0][13]_i_1__1\ : label is "soft_lutpair625";
  attribute SOFT_HLUTNM of \SRL_SIG[0][14]_i_1__1\ : label is "soft_lutpair626";
  attribute SOFT_HLUTNM of \SRL_SIG[0][15]_i_2__1\ : label is "soft_lutpair626";
  attribute SOFT_HLUTNM of \width_reg_160[0]_i_1__0\ : label is "soft_lutpair619";
  attribute SOFT_HLUTNM of \width_reg_160[10]_i_1__0\ : label is "soft_lutpair624";
  attribute SOFT_HLUTNM of \width_reg_160[11]_i_2__0\ : label is "soft_lutpair624";
  attribute SOFT_HLUTNM of \width_reg_160[1]_i_1__0\ : label is "soft_lutpair619";
  attribute SOFT_HLUTNM of \width_reg_160[2]_i_1__0\ : label is "soft_lutpair620";
  attribute SOFT_HLUTNM of \width_reg_160[3]_i_1__0\ : label is "soft_lutpair620";
  attribute SOFT_HLUTNM of \width_reg_160[4]_i_1__0\ : label is "soft_lutpair621";
  attribute SOFT_HLUTNM of \width_reg_160[5]_i_1__0\ : label is "soft_lutpair621";
  attribute SOFT_HLUTNM of \width_reg_160[6]_i_1__0\ : label is "soft_lutpair622";
  attribute SOFT_HLUTNM of \width_reg_160[7]_i_1__0\ : label is "soft_lutpair622";
  attribute SOFT_HLUTNM of \width_reg_160[8]_i_1__0\ : label is "soft_lutpair623";
  attribute SOFT_HLUTNM of \width_reg_160[9]_i_1__0\ : label is "soft_lutpair623";
begin
  push <= \^push\;
\SRL_SIG[0][12]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_17\(12),
      I1 => \SRL_SIG_reg[0]_16\(12),
      I2 => \width_reg_160_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(12)
    );
\SRL_SIG[0][13]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_17\(13),
      I1 => \SRL_SIG_reg[0]_16\(13),
      I2 => \width_reg_160_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(13)
    );
\SRL_SIG[0][14]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_17\(14),
      I1 => \SRL_SIG_reg[0]_16\(14),
      I2 => \width_reg_160_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(14)
    );
\SRL_SIG[0][15]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => HwReg_layerWidth_1_val_c23_full_n,
      I1 => \SRL_SIG_reg[0][15]_0\,
      O => \^push\
    );
\SRL_SIG[0][15]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_17\(15),
      I1 => \SRL_SIG_reg[0]_16\(15),
      I2 => \width_reg_160_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(15)
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(0),
      Q => \SRL_SIG_reg[0]_16\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(10),
      Q => \SRL_SIG_reg[0]_16\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(11),
      Q => \SRL_SIG_reg[0]_16\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(12),
      Q => \SRL_SIG_reg[0]_16\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(13),
      Q => \SRL_SIG_reg[0]_16\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(14),
      Q => \SRL_SIG_reg[0]_16\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(15),
      Q => \SRL_SIG_reg[0]_16\(15),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(1),
      Q => \SRL_SIG_reg[0]_16\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(2),
      Q => \SRL_SIG_reg[0]_16\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(3),
      Q => \SRL_SIG_reg[0]_16\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(4),
      Q => \SRL_SIG_reg[0]_16\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(5),
      Q => \SRL_SIG_reg[0]_16\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(6),
      Q => \SRL_SIG_reg[0]_16\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(7),
      Q => \SRL_SIG_reg[0]_16\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(8),
      Q => \SRL_SIG_reg[0]_16\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(9),
      Q => \SRL_SIG_reg[0]_16\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_16\(0),
      Q => \SRL_SIG_reg[1]_17\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_16\(10),
      Q => \SRL_SIG_reg[1]_17\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_16\(11),
      Q => \SRL_SIG_reg[1]_17\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_16\(12),
      Q => \SRL_SIG_reg[1]_17\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_16\(13),
      Q => \SRL_SIG_reg[1]_17\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_16\(14),
      Q => \SRL_SIG_reg[1]_17\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_16\(15),
      Q => \SRL_SIG_reg[1]_17\(15),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_16\(1),
      Q => \SRL_SIG_reg[1]_17\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_16\(2),
      Q => \SRL_SIG_reg[1]_17\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_16\(3),
      Q => \SRL_SIG_reg[1]_17\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_16\(4),
      Q => \SRL_SIG_reg[1]_17\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_16\(5),
      Q => \SRL_SIG_reg[1]_17\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_16\(6),
      Q => \SRL_SIG_reg[1]_17\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_16\(7),
      Q => \SRL_SIG_reg[1]_17\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_16\(8),
      Q => \SRL_SIG_reg[1]_17\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_16\(9),
      Q => \SRL_SIG_reg[1]_17\(9),
      R => '0'
    );
\width_reg_160[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_17\(0),
      I1 => \SRL_SIG_reg[0]_16\(0),
      I2 => \width_reg_160_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(0)
    );
\width_reg_160[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_17\(10),
      I1 => \SRL_SIG_reg[0]_16\(10),
      I2 => \width_reg_160_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(10)
    );
\width_reg_160[11]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_17\(11),
      I1 => \SRL_SIG_reg[0]_16\(11),
      I2 => \width_reg_160_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(11)
    );
\width_reg_160[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_17\(1),
      I1 => \SRL_SIG_reg[0]_16\(1),
      I2 => \width_reg_160_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(1)
    );
\width_reg_160[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_17\(2),
      I1 => \SRL_SIG_reg[0]_16\(2),
      I2 => \width_reg_160_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(2)
    );
\width_reg_160[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_17\(3),
      I1 => \SRL_SIG_reg[0]_16\(3),
      I2 => \width_reg_160_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(3)
    );
\width_reg_160[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_17\(4),
      I1 => \SRL_SIG_reg[0]_16\(4),
      I2 => \width_reg_160_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(4)
    );
\width_reg_160[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_17\(5),
      I1 => \SRL_SIG_reg[0]_16\(5),
      I2 => \width_reg_160_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(5)
    );
\width_reg_160[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_17\(6),
      I1 => \SRL_SIG_reg[0]_16\(6),
      I2 => \width_reg_160_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(6)
    );
\width_reg_160[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_17\(7),
      I1 => \SRL_SIG_reg[0]_16\(7),
      I2 => \width_reg_160_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(7)
    );
\width_reg_160[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_17\(8),
      I1 => \SRL_SIG_reg[0]_16\(8),
      I2 => \width_reg_160_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(8)
    );
\width_reg_160[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_17\(9),
      I1 => \SRL_SIG_reg[0]_16\(9),
      I2 => \width_reg_160_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg_99 is
  port (
    push : out STD_LOGIC;
    \SRL_SIG_reg[1][15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    HwReg_layerWidth_1_val_c22_full_n : in STD_LOGIC;
    \SRL_SIG_reg[0][15]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    \width_reg_160_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg_99 : entity is "main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg";
end main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg_99;

architecture STRUCTURE of main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg_99 is
  signal \SRL_SIG_reg[0]_22\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \SRL_SIG_reg[1]_23\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^push\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG[0][12]_i_1__3\ : label is "soft_lutpair615";
  attribute SOFT_HLUTNM of \SRL_SIG[0][13]_i_1__3\ : label is "soft_lutpair615";
  attribute SOFT_HLUTNM of \SRL_SIG[0][14]_i_1__3\ : label is "soft_lutpair616";
  attribute SOFT_HLUTNM of \SRL_SIG[0][15]_i_2__3\ : label is "soft_lutpair616";
  attribute SOFT_HLUTNM of \width_reg_160[0]_i_1__1\ : label is "soft_lutpair609";
  attribute SOFT_HLUTNM of \width_reg_160[10]_i_1__1\ : label is "soft_lutpair614";
  attribute SOFT_HLUTNM of \width_reg_160[11]_i_2__1\ : label is "soft_lutpair614";
  attribute SOFT_HLUTNM of \width_reg_160[1]_i_1__1\ : label is "soft_lutpair609";
  attribute SOFT_HLUTNM of \width_reg_160[2]_i_1__1\ : label is "soft_lutpair610";
  attribute SOFT_HLUTNM of \width_reg_160[3]_i_1__1\ : label is "soft_lutpair610";
  attribute SOFT_HLUTNM of \width_reg_160[4]_i_1__1\ : label is "soft_lutpair611";
  attribute SOFT_HLUTNM of \width_reg_160[5]_i_1__1\ : label is "soft_lutpair611";
  attribute SOFT_HLUTNM of \width_reg_160[6]_i_1__1\ : label is "soft_lutpair612";
  attribute SOFT_HLUTNM of \width_reg_160[7]_i_1__1\ : label is "soft_lutpair612";
  attribute SOFT_HLUTNM of \width_reg_160[8]_i_1__1\ : label is "soft_lutpair613";
  attribute SOFT_HLUTNM of \width_reg_160[9]_i_1__1\ : label is "soft_lutpair613";
begin
  push <= \^push\;
\SRL_SIG[0][12]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_23\(12),
      I1 => \SRL_SIG_reg[0]_22\(12),
      I2 => \width_reg_160_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(12)
    );
\SRL_SIG[0][13]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_23\(13),
      I1 => \SRL_SIG_reg[0]_22\(13),
      I2 => \width_reg_160_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(13)
    );
\SRL_SIG[0][14]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_23\(14),
      I1 => \SRL_SIG_reg[0]_22\(14),
      I2 => \width_reg_160_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(14)
    );
\SRL_SIG[0][15]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => HwReg_layerWidth_1_val_c22_full_n,
      I1 => \SRL_SIG_reg[0][15]_0\,
      O => \^push\
    );
\SRL_SIG[0][15]_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_23\(15),
      I1 => \SRL_SIG_reg[0]_22\(15),
      I2 => \width_reg_160_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(15)
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(0),
      Q => \SRL_SIG_reg[0]_22\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(10),
      Q => \SRL_SIG_reg[0]_22\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(11),
      Q => \SRL_SIG_reg[0]_22\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(12),
      Q => \SRL_SIG_reg[0]_22\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(13),
      Q => \SRL_SIG_reg[0]_22\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(14),
      Q => \SRL_SIG_reg[0]_22\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(15),
      Q => \SRL_SIG_reg[0]_22\(15),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(1),
      Q => \SRL_SIG_reg[0]_22\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(2),
      Q => \SRL_SIG_reg[0]_22\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(3),
      Q => \SRL_SIG_reg[0]_22\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(4),
      Q => \SRL_SIG_reg[0]_22\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(5),
      Q => \SRL_SIG_reg[0]_22\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(6),
      Q => \SRL_SIG_reg[0]_22\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(7),
      Q => \SRL_SIG_reg[0]_22\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(8),
      Q => \SRL_SIG_reg[0]_22\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(9),
      Q => \SRL_SIG_reg[0]_22\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_22\(0),
      Q => \SRL_SIG_reg[1]_23\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_22\(10),
      Q => \SRL_SIG_reg[1]_23\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_22\(11),
      Q => \SRL_SIG_reg[1]_23\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_22\(12),
      Q => \SRL_SIG_reg[1]_23\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_22\(13),
      Q => \SRL_SIG_reg[1]_23\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_22\(14),
      Q => \SRL_SIG_reg[1]_23\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_22\(15),
      Q => \SRL_SIG_reg[1]_23\(15),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_22\(1),
      Q => \SRL_SIG_reg[1]_23\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_22\(2),
      Q => \SRL_SIG_reg[1]_23\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_22\(3),
      Q => \SRL_SIG_reg[1]_23\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_22\(4),
      Q => \SRL_SIG_reg[1]_23\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_22\(5),
      Q => \SRL_SIG_reg[1]_23\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_22\(6),
      Q => \SRL_SIG_reg[1]_23\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_22\(7),
      Q => \SRL_SIG_reg[1]_23\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_22\(8),
      Q => \SRL_SIG_reg[1]_23\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_22\(9),
      Q => \SRL_SIG_reg[1]_23\(9),
      R => '0'
    );
\width_reg_160[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_23\(0),
      I1 => \SRL_SIG_reg[0]_22\(0),
      I2 => \width_reg_160_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(0)
    );
\width_reg_160[10]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_23\(10),
      I1 => \SRL_SIG_reg[0]_22\(10),
      I2 => \width_reg_160_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(10)
    );
\width_reg_160[11]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_23\(11),
      I1 => \SRL_SIG_reg[0]_22\(11),
      I2 => \width_reg_160_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(11)
    );
\width_reg_160[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_23\(1),
      I1 => \SRL_SIG_reg[0]_22\(1),
      I2 => \width_reg_160_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(1)
    );
\width_reg_160[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_23\(2),
      I1 => \SRL_SIG_reg[0]_22\(2),
      I2 => \width_reg_160_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(2)
    );
\width_reg_160[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_23\(3),
      I1 => \SRL_SIG_reg[0]_22\(3),
      I2 => \width_reg_160_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(3)
    );
\width_reg_160[4]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_23\(4),
      I1 => \SRL_SIG_reg[0]_22\(4),
      I2 => \width_reg_160_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(4)
    );
\width_reg_160[5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_23\(5),
      I1 => \SRL_SIG_reg[0]_22\(5),
      I2 => \width_reg_160_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(5)
    );
\width_reg_160[6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_23\(6),
      I1 => \SRL_SIG_reg[0]_22\(6),
      I2 => \width_reg_160_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(6)
    );
\width_reg_160[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_23\(7),
      I1 => \SRL_SIG_reg[0]_22\(7),
      I2 => \width_reg_160_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(7)
    );
\width_reg_160[8]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_23\(8),
      I1 => \SRL_SIG_reg[0]_22\(8),
      I2 => \width_reg_160_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(8)
    );
\width_reg_160[9]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_23\(9),
      I1 => \SRL_SIG_reg[0]_22\(9),
      I2 => \width_reg_160_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \addr_reg[0]\ : out STD_LOGIC;
    \addr_reg[0]_0\ : out STD_LOGIC;
    \addr_reg[0]_1\ : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \addr_reg[0]_2\ : out STD_LOGIC;
    \addr_reg[0]_3\ : out STD_LOGIC;
    \addr_reg[0]_4\ : out STD_LOGIC;
    \addr_reg[0]_5\ : out STD_LOGIC;
    \addr_reg[0]_6\ : out STD_LOGIC;
    \addr_reg[0]_7\ : out STD_LOGIC;
    \addr_reg[0]_8\ : out STD_LOGIC;
    \addr_reg[0]_9\ : out STD_LOGIC;
    \shl_ln450_reg_274_reg[5]\ : in STD_LOGIC;
    \shl_ln450_reg_274_reg[5]_0\ : in STD_LOGIC;
    \shl_ln450_reg_274_reg[5]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    push : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC
  );
end main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg;

architecture STRUCTURE of main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg is
  signal HwReg_layerWidth_2_val_c_dout : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \^addr_reg[0]\ : STD_LOGIC;
  signal \^addr_reg[0]_0\ : STD_LOGIC;
  signal \^addr_reg[0]_1\ : STD_LOGIC;
  signal \^addr_reg[0]_2\ : STD_LOGIC;
  signal \^addr_reg[0]_8\ : STD_LOGIC;
  signal \^addr_reg[0]_9\ : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerWidth_2_val_c_U/U_main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerWidth_2_val_c_U/U_main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][0]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][10]_srl3\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerWidth_2_val_c_U/U_main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][10]_srl3\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerWidth_2_val_c_U/U_main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][10]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][11]_srl3\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerWidth_2_val_c_U/U_main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][11]_srl3\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerWidth_2_val_c_U/U_main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][11]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][12]_srl3\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerWidth_2_val_c_U/U_main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][12]_srl3\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerWidth_2_val_c_U/U_main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][12]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][13]_srl3\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerWidth_2_val_c_U/U_main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][13]_srl3\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerWidth_2_val_c_U/U_main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][13]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][14]_srl3\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerWidth_2_val_c_U/U_main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][14]_srl3\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerWidth_2_val_c_U/U_main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][14]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][15]_srl3\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerWidth_2_val_c_U/U_main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][15]_srl3\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerWidth_2_val_c_U/U_main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][15]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerWidth_2_val_c_U/U_main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerWidth_2_val_c_U/U_main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][1]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerWidth_2_val_c_U/U_main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerWidth_2_val_c_U/U_main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][2]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerWidth_2_val_c_U/U_main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerWidth_2_val_c_U/U_main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][3]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerWidth_2_val_c_U/U_main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerWidth_2_val_c_U/U_main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][4]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerWidth_2_val_c_U/U_main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerWidth_2_val_c_U/U_main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][5]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerWidth_2_val_c_U/U_main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerWidth_2_val_c_U/U_main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][6]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerWidth_2_val_c_U/U_main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerWidth_2_val_c_U/U_main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][7]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerWidth_2_val_c_U/U_main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerWidth_2_val_c_U/U_main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][8]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerWidth_2_val_c_U/U_main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerWidth_2_val_c_U/U_main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][9]_srl3 ";
begin
  \addr_reg[0]\ <= \^addr_reg[0]\;
  \addr_reg[0]_0\ <= \^addr_reg[0]_0\;
  \addr_reg[0]_1\ <= \^addr_reg[0]_1\;
  \addr_reg[0]_2\ <= \^addr_reg[0]_2\;
  \addr_reg[0]_8\ <= \^addr_reg[0]_8\;
  \addr_reg[0]_9\ <= \^addr_reg[0]_9\;
  \out\(9 downto 0) <= \^out\(9 downto 0);
\SRL_SIG_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(0),
      Q => \^out\(0)
    );
\SRL_SIG_reg[2][10]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(10),
      Q => \^out\(8)
    );
\SRL_SIG_reg[2][11]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(11),
      Q => HwReg_layerWidth_2_val_c_dout(11)
    );
\SRL_SIG_reg[2][12]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(12),
      Q => HwReg_layerWidth_2_val_c_dout(12)
    );
\SRL_SIG_reg[2][13]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(13),
      Q => HwReg_layerWidth_2_val_c_dout(13)
    );
\SRL_SIG_reg[2][14]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(14),
      Q => \^out\(9)
    );
\SRL_SIG_reg[2][15]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(15),
      Q => HwReg_layerWidth_2_val_c_dout(15)
    );
\SRL_SIG_reg[2][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(1),
      Q => \^out\(1)
    );
\SRL_SIG_reg[2][2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(2),
      Q => \^out\(2)
    );
\SRL_SIG_reg[2][3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(3),
      Q => \^out\(3)
    );
\SRL_SIG_reg[2][4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(4),
      Q => \^out\(4)
    );
\SRL_SIG_reg[2][5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(5),
      Q => \^out\(5)
    );
\SRL_SIG_reg[2][6]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(6),
      Q => \^out\(6)
    );
\SRL_SIG_reg[2][7]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(7),
      Q => \^out\(7)
    );
\SRL_SIG_reg[2][8]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(8),
      Q => HwReg_layerWidth_2_val_c_dout(8)
    );
\SRL_SIG_reg[2][9]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(9),
      Q => HwReg_layerWidth_2_val_c_dout(9)
    );
\shl_ln450_reg_274[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000CCAAAAAAAA"
    )
        port map (
      I0 => \^addr_reg[0]_2\,
      I1 => \^out\(7),
      I2 => \^out\(3),
      I3 => \shl_ln450_reg_274_reg[5]_1\(2),
      I4 => \shl_ln450_reg_274_reg[5]_1\(1),
      I5 => \shl_ln450_reg_274_reg[5]_1\(0),
      O => \^addr_reg[0]_0\
    );
\shl_ln450_reg_274[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => HwReg_layerWidth_2_val_c_dout(8),
      I1 => \^out\(4),
      I2 => \^out\(0),
      I3 => \shl_ln450_reg_274_reg[5]_1\(2),
      I4 => \shl_ln450_reg_274_reg[5]_1\(1),
      O => \^addr_reg[0]_1\
    );
\shl_ln450_reg_274[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => HwReg_layerWidth_2_val_c_dout(9),
      I1 => \^out\(5),
      I2 => \^out\(1),
      I3 => \shl_ln450_reg_274_reg[5]_1\(2),
      I4 => \shl_ln450_reg_274_reg[5]_1\(1),
      O => \^addr_reg[0]_2\
    );
\shl_ln450_reg_274[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => \^out\(8),
      I1 => \^out\(6),
      I2 => \^out\(2),
      I3 => \shl_ln450_reg_274_reg[5]_1\(2),
      I4 => \shl_ln450_reg_274_reg[5]_1\(1),
      O => \addr_reg[0]_3\
    );
\shl_ln450_reg_274[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^out\(4),
      I1 => \^out\(0),
      I2 => \shl_ln450_reg_274_reg[5]_1\(2),
      I3 => \shl_ln450_reg_274_reg[5]_1\(1),
      I4 => HwReg_layerWidth_2_val_c_dout(12),
      I5 => HwReg_layerWidth_2_val_c_dout(8),
      O => \addr_reg[0]_7\
    );
\shl_ln450_reg_274[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => HwReg_layerWidth_2_val_c_dout(11),
      I1 => \^out\(7),
      I2 => \^out\(3),
      I3 => \shl_ln450_reg_274_reg[5]_1\(2),
      I4 => \shl_ln450_reg_274_reg[5]_1\(1),
      O => \addr_reg[0]_4\
    );
\shl_ln450_reg_274[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^out\(7),
      I1 => \^out\(3),
      I2 => \shl_ln450_reg_274_reg[5]_1\(2),
      I3 => \shl_ln450_reg_274_reg[5]_1\(1),
      I4 => HwReg_layerWidth_2_val_c_dout(15),
      I5 => HwReg_layerWidth_2_val_c_dout(11),
      O => \addr_reg[0]_6\
    );
\shl_ln450_reg_274[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^out\(5),
      I1 => \^out\(1),
      I2 => \shl_ln450_reg_274_reg[5]_1\(2),
      I3 => \shl_ln450_reg_274_reg[5]_1\(1),
      I4 => HwReg_layerWidth_2_val_c_dout(13),
      I5 => HwReg_layerWidth_2_val_c_dout(9),
      O => \addr_reg[0]_5\
    );
\shl_ln450_reg_274[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^addr_reg[0]_8\,
      I1 => \shl_ln450_reg_274_reg[5]\,
      I2 => \^addr_reg[0]_9\,
      I3 => \shl_ln450_reg_274_reg[5]_0\,
      O => D(0)
    );
\shl_ln450_reg_274[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000CC00F000AA"
    )
        port map (
      I0 => \^out\(4),
      I1 => \^out\(2),
      I2 => \^out\(0),
      I3 => \shl_ln450_reg_274_reg[5]_1\(2),
      I4 => \shl_ln450_reg_274_reg[5]_1\(1),
      I5 => \shl_ln450_reg_274_reg[5]_1\(0),
      O => \^addr_reg[0]_8\
    );
\shl_ln450_reg_274[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000CC00F000AA"
    )
        port map (
      I0 => \^out\(5),
      I1 => \^out\(3),
      I2 => \^out\(1),
      I3 => \shl_ln450_reg_274_reg[5]_1\(2),
      I4 => \shl_ln450_reg_274_reg[5]_1\(1),
      I5 => \shl_ln450_reg_274_reg[5]_1\(0),
      O => \^addr_reg[0]_9\
    );
\shl_ln450_reg_274[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^addr_reg[0]\,
      I1 => \shl_ln450_reg_274_reg[5]\,
      I2 => \^addr_reg[0]_0\,
      I3 => \shl_ln450_reg_274_reg[5]_0\,
      O => D(1)
    );
\shl_ln450_reg_274[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000CCAAAAAAAA"
    )
        port map (
      I0 => \^addr_reg[0]_1\,
      I1 => \^out\(6),
      I2 => \^out\(2),
      I3 => \shl_ln450_reg_274_reg[5]_1\(2),
      I4 => \shl_ln450_reg_274_reg[5]_1\(1),
      I5 => \shl_ln450_reg_274_reg[5]_1\(0),
      O => \^addr_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg_103 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \addr_reg[0]\ : out STD_LOGIC;
    \addr_reg[0]_0\ : out STD_LOGIC;
    \addr_reg[0]_1\ : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \addr_reg[0]_2\ : out STD_LOGIC;
    \addr_reg[0]_3\ : out STD_LOGIC;
    \addr_reg[0]_4\ : out STD_LOGIC;
    \addr_reg[0]_5\ : out STD_LOGIC;
    \addr_reg[0]_6\ : out STD_LOGIC;
    \addr_reg[0]_7\ : out STD_LOGIC;
    \addr_reg[0]_8\ : out STD_LOGIC;
    \addr_reg[0]_9\ : out STD_LOGIC;
    \shl_ln449_reg_269_reg[5]\ : in STD_LOGIC;
    \shl_ln449_reg_269_reg[5]_0\ : in STD_LOGIC;
    \shl_ln449_reg_269_reg[5]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    push : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg_103 : entity is "main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg";
end main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg_103;

architecture STRUCTURE of main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg_103 is
  signal HwReg_layerHeight_2_val_c_dout : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \^addr_reg[0]\ : STD_LOGIC;
  signal \^addr_reg[0]_0\ : STD_LOGIC;
  signal \^addr_reg[0]_1\ : STD_LOGIC;
  signal \^addr_reg[0]_2\ : STD_LOGIC;
  signal \^addr_reg[0]_8\ : STD_LOGIC;
  signal \^addr_reg[0]_9\ : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerHeight_2_val_c_U/U_main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerHeight_2_val_c_U/U_main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][0]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][10]_srl3\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerHeight_2_val_c_U/U_main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][10]_srl3\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerHeight_2_val_c_U/U_main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][10]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][11]_srl3\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerHeight_2_val_c_U/U_main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][11]_srl3\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerHeight_2_val_c_U/U_main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][11]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][12]_srl3\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerHeight_2_val_c_U/U_main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][12]_srl3\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerHeight_2_val_c_U/U_main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][12]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][13]_srl3\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerHeight_2_val_c_U/U_main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][13]_srl3\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerHeight_2_val_c_U/U_main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][13]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][14]_srl3\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerHeight_2_val_c_U/U_main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][14]_srl3\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerHeight_2_val_c_U/U_main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][14]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][15]_srl3\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerHeight_2_val_c_U/U_main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][15]_srl3\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerHeight_2_val_c_U/U_main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][15]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerHeight_2_val_c_U/U_main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerHeight_2_val_c_U/U_main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][1]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerHeight_2_val_c_U/U_main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerHeight_2_val_c_U/U_main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][2]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerHeight_2_val_c_U/U_main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerHeight_2_val_c_U/U_main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][3]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerHeight_2_val_c_U/U_main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerHeight_2_val_c_U/U_main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][4]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerHeight_2_val_c_U/U_main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerHeight_2_val_c_U/U_main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][5]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerHeight_2_val_c_U/U_main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerHeight_2_val_c_U/U_main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][6]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerHeight_2_val_c_U/U_main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerHeight_2_val_c_U/U_main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][7]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerHeight_2_val_c_U/U_main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerHeight_2_val_c_U/U_main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][8]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerHeight_2_val_c_U/U_main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerHeight_2_val_c_U/U_main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][9]_srl3 ";
begin
  \addr_reg[0]\ <= \^addr_reg[0]\;
  \addr_reg[0]_0\ <= \^addr_reg[0]_0\;
  \addr_reg[0]_1\ <= \^addr_reg[0]_1\;
  \addr_reg[0]_2\ <= \^addr_reg[0]_2\;
  \addr_reg[0]_8\ <= \^addr_reg[0]_8\;
  \addr_reg[0]_9\ <= \^addr_reg[0]_9\;
  \out\(9 downto 0) <= \^out\(9 downto 0);
\SRL_SIG_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(0),
      Q => \^out\(0)
    );
\SRL_SIG_reg[2][10]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(10),
      Q => \^out\(8)
    );
\SRL_SIG_reg[2][11]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(11),
      Q => HwReg_layerHeight_2_val_c_dout(11)
    );
\SRL_SIG_reg[2][12]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(12),
      Q => HwReg_layerHeight_2_val_c_dout(12)
    );
\SRL_SIG_reg[2][13]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(13),
      Q => HwReg_layerHeight_2_val_c_dout(13)
    );
\SRL_SIG_reg[2][14]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(14),
      Q => \^out\(9)
    );
\SRL_SIG_reg[2][15]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(15),
      Q => HwReg_layerHeight_2_val_c_dout(15)
    );
\SRL_SIG_reg[2][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(1),
      Q => \^out\(1)
    );
\SRL_SIG_reg[2][2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(2),
      Q => \^out\(2)
    );
\SRL_SIG_reg[2][3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(3),
      Q => \^out\(3)
    );
\SRL_SIG_reg[2][4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(4),
      Q => \^out\(4)
    );
\SRL_SIG_reg[2][5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(5),
      Q => \^out\(5)
    );
\SRL_SIG_reg[2][6]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(6),
      Q => \^out\(6)
    );
\SRL_SIG_reg[2][7]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(7),
      Q => \^out\(7)
    );
\SRL_SIG_reg[2][8]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(8),
      Q => HwReg_layerHeight_2_val_c_dout(8)
    );
\SRL_SIG_reg[2][9]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(9),
      Q => HwReg_layerHeight_2_val_c_dout(9)
    );
\shl_ln449_reg_269[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000CCAAAAAAAA"
    )
        port map (
      I0 => \^addr_reg[0]_2\,
      I1 => \^out\(7),
      I2 => \^out\(3),
      I3 => \shl_ln449_reg_269_reg[5]_1\(2),
      I4 => \shl_ln449_reg_269_reg[5]_1\(1),
      I5 => \shl_ln449_reg_269_reg[5]_1\(0),
      O => \^addr_reg[0]_0\
    );
\shl_ln449_reg_269[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => HwReg_layerHeight_2_val_c_dout(8),
      I1 => \^out\(4),
      I2 => \^out\(0),
      I3 => \shl_ln449_reg_269_reg[5]_1\(2),
      I4 => \shl_ln449_reg_269_reg[5]_1\(1),
      O => \^addr_reg[0]_1\
    );
\shl_ln449_reg_269[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => HwReg_layerHeight_2_val_c_dout(9),
      I1 => \^out\(5),
      I2 => \^out\(1),
      I3 => \shl_ln449_reg_269_reg[5]_1\(2),
      I4 => \shl_ln449_reg_269_reg[5]_1\(1),
      O => \^addr_reg[0]_2\
    );
\shl_ln449_reg_269[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => \^out\(8),
      I1 => \^out\(6),
      I2 => \^out\(2),
      I3 => \shl_ln449_reg_269_reg[5]_1\(2),
      I4 => \shl_ln449_reg_269_reg[5]_1\(1),
      O => \addr_reg[0]_3\
    );
\shl_ln449_reg_269[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^out\(4),
      I1 => \^out\(0),
      I2 => \shl_ln449_reg_269_reg[5]_1\(2),
      I3 => \shl_ln449_reg_269_reg[5]_1\(1),
      I4 => HwReg_layerHeight_2_val_c_dout(12),
      I5 => HwReg_layerHeight_2_val_c_dout(8),
      O => \addr_reg[0]_7\
    );
\shl_ln449_reg_269[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => HwReg_layerHeight_2_val_c_dout(11),
      I1 => \^out\(7),
      I2 => \^out\(3),
      I3 => \shl_ln449_reg_269_reg[5]_1\(2),
      I4 => \shl_ln449_reg_269_reg[5]_1\(1),
      O => \addr_reg[0]_4\
    );
\shl_ln449_reg_269[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^out\(7),
      I1 => \^out\(3),
      I2 => \shl_ln449_reg_269_reg[5]_1\(2),
      I3 => \shl_ln449_reg_269_reg[5]_1\(1),
      I4 => HwReg_layerHeight_2_val_c_dout(15),
      I5 => HwReg_layerHeight_2_val_c_dout(11),
      O => \addr_reg[0]_6\
    );
\shl_ln449_reg_269[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^out\(5),
      I1 => \^out\(1),
      I2 => \shl_ln449_reg_269_reg[5]_1\(2),
      I3 => \shl_ln449_reg_269_reg[5]_1\(1),
      I4 => HwReg_layerHeight_2_val_c_dout(13),
      I5 => HwReg_layerHeight_2_val_c_dout(9),
      O => \addr_reg[0]_5\
    );
\shl_ln449_reg_269[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^addr_reg[0]_8\,
      I1 => \shl_ln449_reg_269_reg[5]\,
      I2 => \^addr_reg[0]_9\,
      I3 => \shl_ln449_reg_269_reg[5]_0\,
      O => D(0)
    );
\shl_ln449_reg_269[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000CC00F000AA"
    )
        port map (
      I0 => \^out\(4),
      I1 => \^out\(2),
      I2 => \^out\(0),
      I3 => \shl_ln449_reg_269_reg[5]_1\(2),
      I4 => \shl_ln449_reg_269_reg[5]_1\(1),
      I5 => \shl_ln449_reg_269_reg[5]_1\(0),
      O => \^addr_reg[0]_8\
    );
\shl_ln449_reg_269[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000CC00F000AA"
    )
        port map (
      I0 => \^out\(5),
      I1 => \^out\(3),
      I2 => \^out\(1),
      I3 => \shl_ln449_reg_269_reg[5]_1\(2),
      I4 => \shl_ln449_reg_269_reg[5]_1\(1),
      I5 => \shl_ln449_reg_269_reg[5]_1\(0),
      O => \^addr_reg[0]_9\
    );
\shl_ln449_reg_269[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^addr_reg[0]\,
      I1 => \shl_ln449_reg_269_reg[5]\,
      I2 => \^addr_reg[0]_0\,
      I3 => \shl_ln449_reg_269_reg[5]_0\,
      O => D(1)
    );
\shl_ln449_reg_269[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000CCAAAAAAAA"
    )
        port map (
      I0 => \^addr_reg[0]_1\,
      I1 => \^out\(6),
      I2 => \^out\(2),
      I3 => \shl_ln449_reg_269_reg[5]_1\(2),
      I4 => \shl_ln449_reg_269_reg[5]_1\(1),
      I5 => \shl_ln449_reg_269_reg[5]_1\(0),
      O => \^addr_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \layerStartY_reg_303_reg[0]\ : in STD_LOGIC;
    entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write : in STD_LOGIC;
    \layerStartY_reg_303_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_clk : in STD_LOGIC
  );
end main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg;

architecture STRUCTURE of main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg is
  signal push : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[6][0]_srl7\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartY_1_val19_c_U/U_main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg/SRL_SIG_reg[6] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[6][0]_srl7\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartY_1_val19_c_U/U_main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg/SRL_SIG_reg[6][0]_srl7 ";
  attribute srl_bus_name of \SRL_SIG_reg[6][10]_srl7\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartY_1_val19_c_U/U_main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg/SRL_SIG_reg[6] ";
  attribute srl_name of \SRL_SIG_reg[6][10]_srl7\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartY_1_val19_c_U/U_main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg/SRL_SIG_reg[6][10]_srl7 ";
  attribute srl_bus_name of \SRL_SIG_reg[6][11]_srl7\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartY_1_val19_c_U/U_main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg/SRL_SIG_reg[6] ";
  attribute srl_name of \SRL_SIG_reg[6][11]_srl7\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartY_1_val19_c_U/U_main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg/SRL_SIG_reg[6][11]_srl7 ";
  attribute srl_bus_name of \SRL_SIG_reg[6][12]_srl7\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartY_1_val19_c_U/U_main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg/SRL_SIG_reg[6] ";
  attribute srl_name of \SRL_SIG_reg[6][12]_srl7\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartY_1_val19_c_U/U_main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg/SRL_SIG_reg[6][12]_srl7 ";
  attribute srl_bus_name of \SRL_SIG_reg[6][13]_srl7\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartY_1_val19_c_U/U_main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg/SRL_SIG_reg[6] ";
  attribute srl_name of \SRL_SIG_reg[6][13]_srl7\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartY_1_val19_c_U/U_main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg/SRL_SIG_reg[6][13]_srl7 ";
  attribute srl_bus_name of \SRL_SIG_reg[6][14]_srl7\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartY_1_val19_c_U/U_main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg/SRL_SIG_reg[6] ";
  attribute srl_name of \SRL_SIG_reg[6][14]_srl7\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartY_1_val19_c_U/U_main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg/SRL_SIG_reg[6][14]_srl7 ";
  attribute srl_bus_name of \SRL_SIG_reg[6][15]_srl7\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartY_1_val19_c_U/U_main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg/SRL_SIG_reg[6] ";
  attribute srl_name of \SRL_SIG_reg[6][15]_srl7\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartY_1_val19_c_U/U_main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg/SRL_SIG_reg[6][15]_srl7 ";
  attribute srl_bus_name of \SRL_SIG_reg[6][1]_srl7\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartY_1_val19_c_U/U_main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg/SRL_SIG_reg[6] ";
  attribute srl_name of \SRL_SIG_reg[6][1]_srl7\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartY_1_val19_c_U/U_main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg/SRL_SIG_reg[6][1]_srl7 ";
  attribute srl_bus_name of \SRL_SIG_reg[6][2]_srl7\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartY_1_val19_c_U/U_main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg/SRL_SIG_reg[6] ";
  attribute srl_name of \SRL_SIG_reg[6][2]_srl7\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartY_1_val19_c_U/U_main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg/SRL_SIG_reg[6][2]_srl7 ";
  attribute srl_bus_name of \SRL_SIG_reg[6][3]_srl7\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartY_1_val19_c_U/U_main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg/SRL_SIG_reg[6] ";
  attribute srl_name of \SRL_SIG_reg[6][3]_srl7\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartY_1_val19_c_U/U_main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg/SRL_SIG_reg[6][3]_srl7 ";
  attribute srl_bus_name of \SRL_SIG_reg[6][4]_srl7\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartY_1_val19_c_U/U_main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg/SRL_SIG_reg[6] ";
  attribute srl_name of \SRL_SIG_reg[6][4]_srl7\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartY_1_val19_c_U/U_main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg/SRL_SIG_reg[6][4]_srl7 ";
  attribute srl_bus_name of \SRL_SIG_reg[6][5]_srl7\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartY_1_val19_c_U/U_main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg/SRL_SIG_reg[6] ";
  attribute srl_name of \SRL_SIG_reg[6][5]_srl7\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartY_1_val19_c_U/U_main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg/SRL_SIG_reg[6][5]_srl7 ";
  attribute srl_bus_name of \SRL_SIG_reg[6][6]_srl7\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartY_1_val19_c_U/U_main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg/SRL_SIG_reg[6] ";
  attribute srl_name of \SRL_SIG_reg[6][6]_srl7\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartY_1_val19_c_U/U_main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg/SRL_SIG_reg[6][6]_srl7 ";
  attribute srl_bus_name of \SRL_SIG_reg[6][7]_srl7\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartY_1_val19_c_U/U_main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg/SRL_SIG_reg[6] ";
  attribute srl_name of \SRL_SIG_reg[6][7]_srl7\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartY_1_val19_c_U/U_main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg/SRL_SIG_reg[6][7]_srl7 ";
  attribute srl_bus_name of \SRL_SIG_reg[6][8]_srl7\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartY_1_val19_c_U/U_main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg/SRL_SIG_reg[6] ";
  attribute srl_name of \SRL_SIG_reg[6][8]_srl7\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartY_1_val19_c_U/U_main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg/SRL_SIG_reg[6][8]_srl7 ";
  attribute srl_bus_name of \SRL_SIG_reg[6][9]_srl7\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartY_1_val19_c_U/U_main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg/SRL_SIG_reg[6] ";
  attribute srl_name of \SRL_SIG_reg[6][9]_srl7\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartY_1_val19_c_U/U_main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg/SRL_SIG_reg[6][9]_srl7 ";
begin
\SRL_SIG_reg[6][0]_srl7\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \layerStartY_reg_303_reg[15]\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[6][0]_srl7_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \layerStartY_reg_303_reg[0]\,
      I1 => entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write,
      O => push
    );
\SRL_SIG_reg[6][10]_srl7\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \layerStartY_reg_303_reg[15]\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[6][11]_srl7\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \layerStartY_reg_303_reg[15]\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[6][12]_srl7\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \layerStartY_reg_303_reg[15]\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[6][13]_srl7\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \layerStartY_reg_303_reg[15]\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[6][14]_srl7\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \layerStartY_reg_303_reg[15]\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[6][15]_srl7\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \layerStartY_reg_303_reg[15]\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[6][1]_srl7\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \layerStartY_reg_303_reg[15]\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[6][2]_srl7\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \layerStartY_reg_303_reg[15]\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[6][3]_srl7\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \layerStartY_reg_303_reg[15]\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[6][4]_srl7\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \layerStartY_reg_303_reg[15]\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[6][5]_srl7\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \layerStartY_reg_303_reg[15]\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[6][6]_srl7\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \layerStartY_reg_303_reg[15]\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[6][7]_srl7\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \layerStartY_reg_303_reg[15]\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[6][8]_srl7\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \layerStartY_reg_303_reg[15]\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[6][9]_srl7\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \layerStartY_reg_303_reg[15]\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg_102 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \layerStartX_reg_309_reg[0]\ : in STD_LOGIC;
    entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write : in STD_LOGIC;
    \layerStartX_reg_309_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg_102 : entity is "main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg";
end main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg_102;

architecture STRUCTURE of main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg_102 is
  signal push : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[6][0]_srl7\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartX_1_val17_c_U/U_main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg/SRL_SIG_reg[6] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[6][0]_srl7\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartX_1_val17_c_U/U_main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg/SRL_SIG_reg[6][0]_srl7 ";
  attribute srl_bus_name of \SRL_SIG_reg[6][10]_srl7\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartX_1_val17_c_U/U_main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg/SRL_SIG_reg[6] ";
  attribute srl_name of \SRL_SIG_reg[6][10]_srl7\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartX_1_val17_c_U/U_main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg/SRL_SIG_reg[6][10]_srl7 ";
  attribute srl_bus_name of \SRL_SIG_reg[6][11]_srl7\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartX_1_val17_c_U/U_main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg/SRL_SIG_reg[6] ";
  attribute srl_name of \SRL_SIG_reg[6][11]_srl7\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartX_1_val17_c_U/U_main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg/SRL_SIG_reg[6][11]_srl7 ";
  attribute srl_bus_name of \SRL_SIG_reg[6][12]_srl7\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartX_1_val17_c_U/U_main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg/SRL_SIG_reg[6] ";
  attribute srl_name of \SRL_SIG_reg[6][12]_srl7\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartX_1_val17_c_U/U_main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg/SRL_SIG_reg[6][12]_srl7 ";
  attribute srl_bus_name of \SRL_SIG_reg[6][13]_srl7\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartX_1_val17_c_U/U_main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg/SRL_SIG_reg[6] ";
  attribute srl_name of \SRL_SIG_reg[6][13]_srl7\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartX_1_val17_c_U/U_main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg/SRL_SIG_reg[6][13]_srl7 ";
  attribute srl_bus_name of \SRL_SIG_reg[6][14]_srl7\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartX_1_val17_c_U/U_main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg/SRL_SIG_reg[6] ";
  attribute srl_name of \SRL_SIG_reg[6][14]_srl7\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartX_1_val17_c_U/U_main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg/SRL_SIG_reg[6][14]_srl7 ";
  attribute srl_bus_name of \SRL_SIG_reg[6][15]_srl7\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartX_1_val17_c_U/U_main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg/SRL_SIG_reg[6] ";
  attribute srl_name of \SRL_SIG_reg[6][15]_srl7\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartX_1_val17_c_U/U_main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg/SRL_SIG_reg[6][15]_srl7 ";
  attribute srl_bus_name of \SRL_SIG_reg[6][1]_srl7\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartX_1_val17_c_U/U_main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg/SRL_SIG_reg[6] ";
  attribute srl_name of \SRL_SIG_reg[6][1]_srl7\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartX_1_val17_c_U/U_main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg/SRL_SIG_reg[6][1]_srl7 ";
  attribute srl_bus_name of \SRL_SIG_reg[6][2]_srl7\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartX_1_val17_c_U/U_main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg/SRL_SIG_reg[6] ";
  attribute srl_name of \SRL_SIG_reg[6][2]_srl7\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartX_1_val17_c_U/U_main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg/SRL_SIG_reg[6][2]_srl7 ";
  attribute srl_bus_name of \SRL_SIG_reg[6][3]_srl7\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartX_1_val17_c_U/U_main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg/SRL_SIG_reg[6] ";
  attribute srl_name of \SRL_SIG_reg[6][3]_srl7\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartX_1_val17_c_U/U_main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg/SRL_SIG_reg[6][3]_srl7 ";
  attribute srl_bus_name of \SRL_SIG_reg[6][4]_srl7\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartX_1_val17_c_U/U_main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg/SRL_SIG_reg[6] ";
  attribute srl_name of \SRL_SIG_reg[6][4]_srl7\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartX_1_val17_c_U/U_main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg/SRL_SIG_reg[6][4]_srl7 ";
  attribute srl_bus_name of \SRL_SIG_reg[6][5]_srl7\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartX_1_val17_c_U/U_main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg/SRL_SIG_reg[6] ";
  attribute srl_name of \SRL_SIG_reg[6][5]_srl7\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartX_1_val17_c_U/U_main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg/SRL_SIG_reg[6][5]_srl7 ";
  attribute srl_bus_name of \SRL_SIG_reg[6][6]_srl7\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartX_1_val17_c_U/U_main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg/SRL_SIG_reg[6] ";
  attribute srl_name of \SRL_SIG_reg[6][6]_srl7\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartX_1_val17_c_U/U_main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg/SRL_SIG_reg[6][6]_srl7 ";
  attribute srl_bus_name of \SRL_SIG_reg[6][7]_srl7\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartX_1_val17_c_U/U_main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg/SRL_SIG_reg[6] ";
  attribute srl_name of \SRL_SIG_reg[6][7]_srl7\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartX_1_val17_c_U/U_main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg/SRL_SIG_reg[6][7]_srl7 ";
  attribute srl_bus_name of \SRL_SIG_reg[6][8]_srl7\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartX_1_val17_c_U/U_main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg/SRL_SIG_reg[6] ";
  attribute srl_name of \SRL_SIG_reg[6][8]_srl7\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartX_1_val17_c_U/U_main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg/SRL_SIG_reg[6][8]_srl7 ";
  attribute srl_bus_name of \SRL_SIG_reg[6][9]_srl7\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartX_1_val17_c_U/U_main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg/SRL_SIG_reg[6] ";
  attribute srl_name of \SRL_SIG_reg[6][9]_srl7\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartX_1_val17_c_U/U_main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg/SRL_SIG_reg[6][9]_srl7 ";
begin
\SRL_SIG_reg[6][0]_srl7\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \layerStartX_reg_309_reg[15]\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[6][0]_srl7_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \layerStartX_reg_309_reg[0]\,
      I1 => entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write,
      O => push
    );
\SRL_SIG_reg[6][10]_srl7\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \layerStartX_reg_309_reg[15]\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[6][11]_srl7\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \layerStartX_reg_309_reg[15]\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[6][12]_srl7\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \layerStartX_reg_309_reg[15]\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[6][13]_srl7\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \layerStartX_reg_309_reg[15]\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[6][14]_srl7\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \layerStartX_reg_309_reg[15]\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[6][15]_srl7\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \layerStartX_reg_309_reg[15]\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[6][1]_srl7\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \layerStartX_reg_309_reg[15]\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[6][2]_srl7\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \layerStartX_reg_309_reg[15]\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[6][3]_srl7\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \layerStartX_reg_309_reg[15]\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[6][4]_srl7\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \layerStartX_reg_309_reg[15]\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[6][5]_srl7\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \layerStartX_reg_309_reg[15]\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[6][6]_srl7\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \layerStartX_reg_309_reg[15]\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[6][7]_srl7\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \layerStartX_reg_309_reg[15]\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[6][8]_srl7\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \layerStartX_reg_309_reg[15]\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[6][9]_srl7\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \layerStartX_reg_309_reg[15]\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg is
  port (
    full_n_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    HwReg_layerStartY_2_val20_c_full_n : in STD_LOGIC;
    HwReg_layerScaleFactor_1_val25_c_full_n : in STD_LOGIC;
    HwReg_layerScaleFactor_2_val26_c_full_n : in STD_LOGIC;
    \mOutPtr_reg[0]\ : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    \layerStartY_reg_257_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_clk : in STD_LOGIC
  );
end main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg;

architecture STRUCTURE of main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg is
  signal \^full_n_reg\ : STD_LOGIC;
  signal push : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[7][0]_srl8\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartY_2_val20_c_U/U_main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg/SRL_SIG_reg[7] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[7][0]_srl8\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartY_2_val20_c_U/U_main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg/SRL_SIG_reg[7][0]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][10]_srl8\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartY_2_val20_c_U/U_main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][10]_srl8\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartY_2_val20_c_U/U_main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg/SRL_SIG_reg[7][10]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][11]_srl8\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartY_2_val20_c_U/U_main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][11]_srl8\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartY_2_val20_c_U/U_main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg/SRL_SIG_reg[7][11]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][12]_srl8\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartY_2_val20_c_U/U_main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][12]_srl8\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartY_2_val20_c_U/U_main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg/SRL_SIG_reg[7][12]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][13]_srl8\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartY_2_val20_c_U/U_main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][13]_srl8\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartY_2_val20_c_U/U_main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg/SRL_SIG_reg[7][13]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][14]_srl8\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartY_2_val20_c_U/U_main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][14]_srl8\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartY_2_val20_c_U/U_main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg/SRL_SIG_reg[7][14]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][15]_srl8\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartY_2_val20_c_U/U_main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][15]_srl8\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartY_2_val20_c_U/U_main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg/SRL_SIG_reg[7][15]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][1]_srl8\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartY_2_val20_c_U/U_main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][1]_srl8\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartY_2_val20_c_U/U_main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg/SRL_SIG_reg[7][1]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][2]_srl8\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartY_2_val20_c_U/U_main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][2]_srl8\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartY_2_val20_c_U/U_main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg/SRL_SIG_reg[7][2]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][3]_srl8\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartY_2_val20_c_U/U_main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][3]_srl8\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartY_2_val20_c_U/U_main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg/SRL_SIG_reg[7][3]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][4]_srl8\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartY_2_val20_c_U/U_main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][4]_srl8\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartY_2_val20_c_U/U_main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg/SRL_SIG_reg[7][4]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][5]_srl8\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartY_2_val20_c_U/U_main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][5]_srl8\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartY_2_val20_c_U/U_main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg/SRL_SIG_reg[7][5]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][6]_srl8\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartY_2_val20_c_U/U_main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][6]_srl8\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartY_2_val20_c_U/U_main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg/SRL_SIG_reg[7][6]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][7]_srl8\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartY_2_val20_c_U/U_main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][7]_srl8\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartY_2_val20_c_U/U_main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg/SRL_SIG_reg[7][7]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][8]_srl8\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartY_2_val20_c_U/U_main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][8]_srl8\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartY_2_val20_c_U/U_main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg/SRL_SIG_reg[7][8]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][9]_srl8\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartY_2_val20_c_U/U_main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][9]_srl8\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartY_2_val20_c_U/U_main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg/SRL_SIG_reg[7][9]_srl8 ";
begin
  full_n_reg <= \^full_n_reg\;
\SRL_SIG_reg[6][0]_srl7_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => HwReg_layerStartY_2_val20_c_full_n,
      I1 => HwReg_layerScaleFactor_1_val25_c_full_n,
      I2 => HwReg_layerScaleFactor_2_val26_c_full_n,
      I3 => \mOutPtr_reg[0]\,
      I4 => \mOutPtr_reg[0]_0\,
      O => \^full_n_reg\
    );
\SRL_SIG_reg[7][0]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \layerStartY_reg_257_reg[15]\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[7][0]_srl8_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => HwReg_layerStartY_2_val20_c_full_n,
      I1 => \^full_n_reg\,
      O => push
    );
\SRL_SIG_reg[7][10]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \layerStartY_reg_257_reg[15]\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[7][11]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \layerStartY_reg_257_reg[15]\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[7][12]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \layerStartY_reg_257_reg[15]\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[7][13]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \layerStartY_reg_257_reg[15]\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[7][14]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \layerStartY_reg_257_reg[15]\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[7][15]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \layerStartY_reg_257_reg[15]\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[7][1]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \layerStartY_reg_257_reg[15]\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[7][2]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \layerStartY_reg_257_reg[15]\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[7][3]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \layerStartY_reg_257_reg[15]\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[7][4]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \layerStartY_reg_257_reg[15]\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[7][5]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \layerStartY_reg_257_reg[15]\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[7][6]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \layerStartY_reg_257_reg[15]\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[7][7]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \layerStartY_reg_257_reg[15]\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[7][8]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \layerStartY_reg_257_reg[15]\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[7][9]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \layerStartY_reg_257_reg[15]\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg_101 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \layerStartX_reg_263_reg[0]\ : in STD_LOGIC;
    entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write : in STD_LOGIC;
    \layerStartX_reg_263_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg_101 : entity is "main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg";
end main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg_101;

architecture STRUCTURE of main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg_101 is
  signal push : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[7][0]_srl8\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartX_2_val18_c_U/U_main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg/SRL_SIG_reg[7] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[7][0]_srl8\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartX_2_val18_c_U/U_main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg/SRL_SIG_reg[7][0]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][10]_srl8\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartX_2_val18_c_U/U_main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][10]_srl8\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartX_2_val18_c_U/U_main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg/SRL_SIG_reg[7][10]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][11]_srl8\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartX_2_val18_c_U/U_main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][11]_srl8\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartX_2_val18_c_U/U_main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg/SRL_SIG_reg[7][11]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][12]_srl8\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartX_2_val18_c_U/U_main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][12]_srl8\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartX_2_val18_c_U/U_main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg/SRL_SIG_reg[7][12]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][13]_srl8\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartX_2_val18_c_U/U_main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][13]_srl8\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartX_2_val18_c_U/U_main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg/SRL_SIG_reg[7][13]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][14]_srl8\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartX_2_val18_c_U/U_main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][14]_srl8\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartX_2_val18_c_U/U_main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg/SRL_SIG_reg[7][14]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][15]_srl8\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartX_2_val18_c_U/U_main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][15]_srl8\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartX_2_val18_c_U/U_main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg/SRL_SIG_reg[7][15]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][1]_srl8\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartX_2_val18_c_U/U_main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][1]_srl8\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartX_2_val18_c_U/U_main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg/SRL_SIG_reg[7][1]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][2]_srl8\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartX_2_val18_c_U/U_main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][2]_srl8\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartX_2_val18_c_U/U_main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg/SRL_SIG_reg[7][2]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][3]_srl8\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartX_2_val18_c_U/U_main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][3]_srl8\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartX_2_val18_c_U/U_main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg/SRL_SIG_reg[7][3]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][4]_srl8\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartX_2_val18_c_U/U_main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][4]_srl8\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartX_2_val18_c_U/U_main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg/SRL_SIG_reg[7][4]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][5]_srl8\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartX_2_val18_c_U/U_main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][5]_srl8\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartX_2_val18_c_U/U_main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg/SRL_SIG_reg[7][5]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][6]_srl8\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartX_2_val18_c_U/U_main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][6]_srl8\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartX_2_val18_c_U/U_main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg/SRL_SIG_reg[7][6]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][7]_srl8\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartX_2_val18_c_U/U_main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][7]_srl8\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartX_2_val18_c_U/U_main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg/SRL_SIG_reg[7][7]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][8]_srl8\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartX_2_val18_c_U/U_main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][8]_srl8\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartX_2_val18_c_U/U_main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg/SRL_SIG_reg[7][8]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][9]_srl8\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartX_2_val18_c_U/U_main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][9]_srl8\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerStartX_2_val18_c_U/U_main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg/SRL_SIG_reg[7][9]_srl8 ";
begin
\SRL_SIG_reg[7][0]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \layerStartX_reg_263_reg[15]\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[7][0]_srl8_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \layerStartX_reg_263_reg[0]\,
      I1 => entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write,
      O => push
    );
\SRL_SIG_reg[7][10]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \layerStartX_reg_263_reg[15]\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[7][11]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \layerStartX_reg_263_reg[15]\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[7][12]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \layerStartX_reg_263_reg[15]\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[7][13]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \layerStartX_reg_263_reg[15]\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[7][14]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \layerStartX_reg_263_reg[15]\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[7][15]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \layerStartX_reg_263_reg[15]\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[7][1]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \layerStartX_reg_263_reg[15]\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[7][2]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \layerStartX_reg_263_reg[15]\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[7][3]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \layerStartX_reg_263_reg[15]\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[7][4]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \layerStartX_reg_263_reg[15]\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[7][5]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \layerStartX_reg_263_reg[15]\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[7][6]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \layerStartX_reg_263_reg[15]\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[7][7]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \layerStartX_reg_263_reg[15]\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[7][8]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \layerStartX_reg_263_reg[15]\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[7][9]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \layerStartX_reg_263_reg[15]\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_fifo_w1_d2_S_ShiftReg is
  port (
    \SRL_SIG_reg[0][0]_0\ : out STD_LOGIC;
    y_fu_600 : out STD_LOGIC;
    HwReg_layerEnableFlag_2_val_c_dout : out STD_LOGIC;
    \SRL_SIG_reg[0][0]_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \y_fu_60_reg[11]\ : in STD_LOGIC;
    addr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[1][0]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[1][0]_1\ : in STD_LOGIC
  );
end main_design_v_mix_0_0_fifo_w1_d2_S_ShiftReg;

architecture STRUCTURE of main_design_v_mix_0_0_fifo_w1_d2_S_ShiftReg is
  signal \SRL_SIG[1][0]_i_1__9_n_9\ : STD_LOGIC;
  signal \^srl_sig_reg[0][0]_0\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_9_[1][0]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \HwReg_layerEnableFlag_2_val_read_reg_139[0]_i_1\ : label is "soft_lutpair455";
  attribute SOFT_HLUTNM of \y_fu_60[0]_i_1__1\ : label is "soft_lutpair455";
begin
  \SRL_SIG_reg[0][0]_0\ <= \^srl_sig_reg[0][0]_0\;
\HwReg_layerEnableFlag_2_val_read_reg_139[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SRL_SIG_reg_n_9_[1][0]\,
      I1 => addr(0),
      I2 => \^srl_sig_reg[0][0]_0\,
      O => HwReg_layerEnableFlag_2_val_c_dout
    );
\SRL_SIG[1][0]_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^srl_sig_reg[0][0]_0\,
      I1 => \SRL_SIG_reg[1][0]_0\,
      I2 => \SRL_SIG_reg[1][0]_1\,
      I3 => \SRL_SIG_reg_n_9_[1][0]\,
      O => \SRL_SIG[1][0]_i_1__9_n_9\
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \SRL_SIG_reg[0][0]_1\,
      Q => \^srl_sig_reg[0][0]_0\,
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \SRL_SIG[1][0]_i_1__9_n_9\,
      Q => \SRL_SIG_reg_n_9_[1][0]\,
      R => '0'
    );
\y_fu_60[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \y_fu_60_reg[11]\,
      I1 => \^srl_sig_reg[0][0]_0\,
      I2 => addr(0),
      I3 => \SRL_SIG_reg_n_9_[1][0]\,
      O => y_fu_600
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_fifo_w1_d2_S_ShiftReg_113 is
  port (
    y_fu_640 : out STD_LOGIC;
    \SRL_SIG_reg[1][0]_0\ : out STD_LOGIC;
    HwReg_layerEnableFlag_2_val_c20_dout : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \SRL_SIG_reg[0][0]_0\ : in STD_LOGIC;
    addr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][0]_2\ : in STD_LOGIC;
    HwReg_layerEnableFlag_3_fu_294 : in STD_LOGIC;
    HwReg_layerEnableFlag_2_val_c19_full_n : in STD_LOGIC;
    \SRL_SIG_reg[0][0]_3\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_design_v_mix_0_0_fifo_w1_d2_S_ShiftReg_113 : entity is "main_design_v_mix_0_0_fifo_w1_d2_S_ShiftReg";
end main_design_v_mix_0_0_fifo_w1_d2_S_ShiftReg_113;

architecture STRUCTURE of main_design_v_mix_0_0_fifo_w1_d2_S_ShiftReg_113 is
  signal \SRL_SIG[0][0]_i_1__6_n_9\ : STD_LOGIC;
  signal \SRL_SIG[1][0]_i_1__6_n_9\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_9_[0][0]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_9_[1][0]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG[0][0]_i_1__6\ : label is "soft_lutpair452";
  attribute SOFT_HLUTNM of \SRL_SIG[1][0]_i_1__6\ : label is "soft_lutpair452";
  attribute SOFT_HLUTNM of \layerEnableFlag_reg_151[0]_i_1__2\ : label is "soft_lutpair451";
  attribute SOFT_HLUTNM of \y_fu_64[0]_i_1__2\ : label is "soft_lutpair451";
begin
\SRL_SIG[0][0]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => HwReg_layerEnableFlag_3_fu_294,
      I1 => \SRL_SIG_reg[0][0]_1\(0),
      I2 => \SRL_SIG_reg[0][0]_2\,
      I3 => \SRL_SIG_reg_n_9_[0][0]\,
      O => \SRL_SIG[0][0]_i_1__6_n_9\
    );
\SRL_SIG[0][0]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => \SRL_SIG_reg_n_9_[1][0]\,
      I1 => addr(0),
      I2 => \SRL_SIG_reg_n_9_[0][0]\,
      I3 => \SRL_SIG_reg[0][0]_0\,
      I4 => HwReg_layerEnableFlag_2_val_c19_full_n,
      I5 => \SRL_SIG_reg[0][0]_3\,
      O => \SRL_SIG_reg[1][0]_0\
    );
\SRL_SIG[1][0]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \SRL_SIG_reg_n_9_[0][0]\,
      I1 => \SRL_SIG_reg[0][0]_1\(0),
      I2 => \SRL_SIG_reg[0][0]_2\,
      I3 => \SRL_SIG_reg_n_9_[1][0]\,
      O => \SRL_SIG[1][0]_i_1__6_n_9\
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \SRL_SIG[0][0]_i_1__6_n_9\,
      Q => \SRL_SIG_reg_n_9_[0][0]\,
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \SRL_SIG[1][0]_i_1__6_n_9\,
      Q => \SRL_SIG_reg_n_9_[1][0]\,
      R => '0'
    );
\layerEnableFlag_reg_151[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SRL_SIG_reg_n_9_[1][0]\,
      I1 => addr(0),
      I2 => \SRL_SIG_reg_n_9_[0][0]\,
      O => HwReg_layerEnableFlag_2_val_c20_dout
    );
\y_fu_64[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \SRL_SIG_reg[0][0]_0\,
      I1 => \SRL_SIG_reg_n_9_[0][0]\,
      I2 => addr(0),
      I3 => \SRL_SIG_reg_n_9_[1][0]\,
      O => y_fu_640
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_fifo_w1_d2_S_ShiftReg_114 is
  port (
    \SRL_SIG_reg[0][0]_0\ : out STD_LOGIC;
    y_fu_640 : out STD_LOGIC;
    \SRL_SIG_reg[1][0]_0\ : out STD_LOGIC;
    HwReg_layerEnableFlag_2_val_c19_dout : out STD_LOGIC;
    \SRL_SIG_reg[0][0]_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \SRL_SIG_reg[0][0]_2\ : in STD_LOGIC;
    addr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[1][0]_1\ : in STD_LOGIC;
    \SRL_SIG_reg[1][0]_2\ : in STD_LOGIC;
    HwReg_layerEnableFlag_2_val_c18_full_n : in STD_LOGIC;
    \SRL_SIG_reg[0][0]_3\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_design_v_mix_0_0_fifo_w1_d2_S_ShiftReg_114 : entity is "main_design_v_mix_0_0_fifo_w1_d2_S_ShiftReg";
end main_design_v_mix_0_0_fifo_w1_d2_S_ShiftReg_114;

architecture STRUCTURE of main_design_v_mix_0_0_fifo_w1_d2_S_ShiftReg_114 is
  signal \SRL_SIG[1][0]_i_1__7_n_9\ : STD_LOGIC;
  signal \^srl_sig_reg[0][0]_0\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_9_[1][0]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \layerEnableFlag_reg_151[0]_i_1__3\ : label is "soft_lutpair448";
  attribute SOFT_HLUTNM of \y_fu_64[0]_i_1__3\ : label is "soft_lutpair448";
begin
  \SRL_SIG_reg[0][0]_0\ <= \^srl_sig_reg[0][0]_0\;
\SRL_SIG[0][0]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => \SRL_SIG_reg_n_9_[1][0]\,
      I1 => addr(0),
      I2 => \^srl_sig_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_2\,
      I4 => HwReg_layerEnableFlag_2_val_c18_full_n,
      I5 => \SRL_SIG_reg[0][0]_3\,
      O => \SRL_SIG_reg[1][0]_0\
    );
\SRL_SIG[1][0]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^srl_sig_reg[0][0]_0\,
      I1 => \SRL_SIG_reg[1][0]_1\,
      I2 => \SRL_SIG_reg[1][0]_2\,
      I3 => \SRL_SIG_reg_n_9_[1][0]\,
      O => \SRL_SIG[1][0]_i_1__7_n_9\
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \SRL_SIG_reg[0][0]_1\,
      Q => \^srl_sig_reg[0][0]_0\,
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \SRL_SIG[1][0]_i_1__7_n_9\,
      Q => \SRL_SIG_reg_n_9_[1][0]\,
      R => '0'
    );
\layerEnableFlag_reg_151[0]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SRL_SIG_reg_n_9_[1][0]\,
      I1 => addr(0),
      I2 => \^srl_sig_reg[0][0]_0\,
      O => HwReg_layerEnableFlag_2_val_c19_dout
    );
\y_fu_64[0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \SRL_SIG_reg[0][0]_2\,
      I1 => \^srl_sig_reg[0][0]_0\,
      I2 => addr(0),
      I3 => \SRL_SIG_reg_n_9_[1][0]\,
      O => y_fu_640
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_fifo_w1_d2_S_ShiftReg_115 is
  port (
    \SRL_SIG_reg[0][0]_0\ : out STD_LOGIC;
    y_fu_640 : out STD_LOGIC;
    \SRL_SIG_reg[1][0]_0\ : out STD_LOGIC;
    HwReg_layerEnableFlag_2_val_c18_dout : out STD_LOGIC;
    \SRL_SIG_reg[0][0]_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \SRL_SIG_reg[0][0]_2\ : in STD_LOGIC;
    addr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[1][0]_1\ : in STD_LOGIC;
    \SRL_SIG_reg[1][0]_2\ : in STD_LOGIC;
    HwReg_layerEnableFlag_2_val_c_full_n : in STD_LOGIC;
    \SRL_SIG_reg[0][0]_3\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_design_v_mix_0_0_fifo_w1_d2_S_ShiftReg_115 : entity is "main_design_v_mix_0_0_fifo_w1_d2_S_ShiftReg";
end main_design_v_mix_0_0_fifo_w1_d2_S_ShiftReg_115;

architecture STRUCTURE of main_design_v_mix_0_0_fifo_w1_d2_S_ShiftReg_115 is
  signal \SRL_SIG[1][0]_i_1__8_n_9\ : STD_LOGIC;
  signal \^srl_sig_reg[0][0]_0\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_9_[1][0]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \layerEnableFlag_reg_151[0]_i_1__4\ : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of \y_fu_64[0]_i_1__4\ : label is "soft_lutpair445";
begin
  \SRL_SIG_reg[0][0]_0\ <= \^srl_sig_reg[0][0]_0\;
\SRL_SIG[0][0]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => \SRL_SIG_reg_n_9_[1][0]\,
      I1 => addr(0),
      I2 => \^srl_sig_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_2\,
      I4 => HwReg_layerEnableFlag_2_val_c_full_n,
      I5 => \SRL_SIG_reg[0][0]_3\,
      O => \SRL_SIG_reg[1][0]_0\
    );
\SRL_SIG[1][0]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^srl_sig_reg[0][0]_0\,
      I1 => \SRL_SIG_reg[1][0]_1\,
      I2 => \SRL_SIG_reg[1][0]_2\,
      I3 => \SRL_SIG_reg_n_9_[1][0]\,
      O => \SRL_SIG[1][0]_i_1__8_n_9\
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \SRL_SIG_reg[0][0]_1\,
      Q => \^srl_sig_reg[0][0]_0\,
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \SRL_SIG[1][0]_i_1__8_n_9\,
      Q => \SRL_SIG_reg_n_9_[1][0]\,
      R => '0'
    );
\layerEnableFlag_reg_151[0]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SRL_SIG_reg_n_9_[1][0]\,
      I1 => addr(0),
      I2 => \^srl_sig_reg[0][0]_0\,
      O => HwReg_layerEnableFlag_2_val_c18_dout
    );
\y_fu_64[0]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \SRL_SIG_reg[0][0]_2\,
      I1 => \^srl_sig_reg[0][0]_0\,
      I2 => addr(0),
      I3 => \SRL_SIG_reg_n_9_[1][0]\,
      O => y_fu_640
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_fifo_w1_d2_S_ShiftReg_116 is
  port (
    \SRL_SIG_reg[0][0]_0\ : out STD_LOGIC;
    y_fu_600 : out STD_LOGIC;
    HwReg_layerEnableFlag_1_val_c_dout : out STD_LOGIC;
    \SRL_SIG_reg[0][0]_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \y_fu_60_reg[11]\ : in STD_LOGIC;
    addr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[1][0]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[1][0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_design_v_mix_0_0_fifo_w1_d2_S_ShiftReg_116 : entity is "main_design_v_mix_0_0_fifo_w1_d2_S_ShiftReg";
end main_design_v_mix_0_0_fifo_w1_d2_S_ShiftReg_116;

architecture STRUCTURE of main_design_v_mix_0_0_fifo_w1_d2_S_ShiftReg_116 is
  signal \SRL_SIG[1][0]_i_1__5_n_9\ : STD_LOGIC;
  signal \^srl_sig_reg[0][0]_0\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_9_[1][0]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \HwReg_layerEnableFlag_1_val_read_reg_139[0]_i_1\ : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of \y_fu_60[0]_i_1__0\ : label is "soft_lutpair442";
begin
  \SRL_SIG_reg[0][0]_0\ <= \^srl_sig_reg[0][0]_0\;
\HwReg_layerEnableFlag_1_val_read_reg_139[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SRL_SIG_reg_n_9_[1][0]\,
      I1 => addr(0),
      I2 => \^srl_sig_reg[0][0]_0\,
      O => HwReg_layerEnableFlag_1_val_c_dout
    );
\SRL_SIG[1][0]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^srl_sig_reg[0][0]_0\,
      I1 => \SRL_SIG_reg[1][0]_0\,
      I2 => \SRL_SIG_reg[1][0]_1\,
      I3 => \SRL_SIG_reg_n_9_[1][0]\,
      O => \SRL_SIG[1][0]_i_1__5_n_9\
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \SRL_SIG_reg[0][0]_1\,
      Q => \^srl_sig_reg[0][0]_0\,
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \SRL_SIG[1][0]_i_1__5_n_9\,
      Q => \SRL_SIG_reg_n_9_[1][0]\,
      R => '0'
    );
\y_fu_60[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \y_fu_60_reg[11]\,
      I1 => \^srl_sig_reg[0][0]_0\,
      I2 => addr(0),
      I3 => \SRL_SIG_reg_n_9_[1][0]\,
      O => y_fu_600
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_fifo_w1_d2_S_ShiftReg_117 is
  port (
    y_fu_640 : out STD_LOGIC;
    \SRL_SIG_reg[1][0]_0\ : out STD_LOGIC;
    HwReg_layerEnableFlag_1_val_c17_dout : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \SRL_SIG_reg[0][0]_0\ : in STD_LOGIC;
    addr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][0]_1\ : in STD_LOGIC;
    AXIvideo2MultiPixStream_5_U0_HwReg_layerWidth_1_val_c24_write : in STD_LOGIC;
    HwReg_layerEnableFlag_reg_1156 : in STD_LOGIC;
    HwReg_layerEnableFlag_1_val_c16_full_n : in STD_LOGIC;
    \SRL_SIG_reg[0][0]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_design_v_mix_0_0_fifo_w1_d2_S_ShiftReg_117 : entity is "main_design_v_mix_0_0_fifo_w1_d2_S_ShiftReg";
end main_design_v_mix_0_0_fifo_w1_d2_S_ShiftReg_117;

architecture STRUCTURE of main_design_v_mix_0_0_fifo_w1_d2_S_ShiftReg_117 is
  signal \SRL_SIG[0][0]_i_1__2_n_9\ : STD_LOGIC;
  signal \SRL_SIG[1][0]_i_1__2_n_9\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_9_[0][0]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_9_[1][0]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG[0][0]_i_1__2\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \SRL_SIG[1][0]_i_1__2\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \layerEnableFlag_reg_151[0]_i_1\ : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of \y_fu_64[0]_i_1\ : label is "soft_lutpair438";
begin
\SRL_SIG[0][0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => HwReg_layerEnableFlag_reg_1156,
      I1 => \SRL_SIG_reg[0][0]_1\,
      I2 => AXIvideo2MultiPixStream_5_U0_HwReg_layerWidth_1_val_c24_write,
      I3 => \SRL_SIG_reg_n_9_[0][0]\,
      O => \SRL_SIG[0][0]_i_1__2_n_9\
    );
\SRL_SIG[0][0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => \SRL_SIG_reg_n_9_[1][0]\,
      I1 => addr(0),
      I2 => \SRL_SIG_reg_n_9_[0][0]\,
      I3 => HwReg_layerEnableFlag_1_val_c16_full_n,
      I4 => \SRL_SIG_reg[0][0]_0\,
      I5 => \SRL_SIG_reg[0][0]_2\,
      O => \SRL_SIG_reg[1][0]_0\
    );
\SRL_SIG[1][0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \SRL_SIG_reg_n_9_[0][0]\,
      I1 => \SRL_SIG_reg[0][0]_1\,
      I2 => AXIvideo2MultiPixStream_5_U0_HwReg_layerWidth_1_val_c24_write,
      I3 => \SRL_SIG_reg_n_9_[1][0]\,
      O => \SRL_SIG[1][0]_i_1__2_n_9\
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \SRL_SIG[0][0]_i_1__2_n_9\,
      Q => \SRL_SIG_reg_n_9_[0][0]\,
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \SRL_SIG[1][0]_i_1__2_n_9\,
      Q => \SRL_SIG_reg_n_9_[1][0]\,
      R => '0'
    );
\layerEnableFlag_reg_151[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SRL_SIG_reg_n_9_[1][0]\,
      I1 => addr(0),
      I2 => \SRL_SIG_reg_n_9_[0][0]\,
      O => HwReg_layerEnableFlag_1_val_c17_dout
    );
\y_fu_64[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \SRL_SIG_reg[0][0]_0\,
      I1 => \SRL_SIG_reg_n_9_[0][0]\,
      I2 => addr(0),
      I3 => \SRL_SIG_reg_n_9_[1][0]\,
      O => y_fu_640
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_fifo_w1_d2_S_ShiftReg_118 is
  port (
    \SRL_SIG_reg[0][0]_0\ : out STD_LOGIC;
    y_fu_640 : out STD_LOGIC;
    \SRL_SIG_reg[1][0]_0\ : out STD_LOGIC;
    HwReg_layerEnableFlag_1_val_c16_dout : out STD_LOGIC;
    \SRL_SIG_reg[0][0]_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \SRL_SIG_reg[0][0]_2\ : in STD_LOGIC;
    addr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[1][0]_1\ : in STD_LOGIC;
    \SRL_SIG_reg[1][0]_2\ : in STD_LOGIC;
    HwReg_layerEnableFlag_1_val_c15_full_n : in STD_LOGIC;
    \SRL_SIG_reg[0][0]_3\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_design_v_mix_0_0_fifo_w1_d2_S_ShiftReg_118 : entity is "main_design_v_mix_0_0_fifo_w1_d2_S_ShiftReg";
end main_design_v_mix_0_0_fifo_w1_d2_S_ShiftReg_118;

architecture STRUCTURE of main_design_v_mix_0_0_fifo_w1_d2_S_ShiftReg_118 is
  signal \SRL_SIG[1][0]_i_1__3_n_9\ : STD_LOGIC;
  signal \^srl_sig_reg[0][0]_0\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_9_[1][0]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \layerEnableFlag_reg_151[0]_i_1__0\ : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of \y_fu_64[0]_i_1__0\ : label is "soft_lutpair435";
begin
  \SRL_SIG_reg[0][0]_0\ <= \^srl_sig_reg[0][0]_0\;
\SRL_SIG[0][0]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => \SRL_SIG_reg_n_9_[1][0]\,
      I1 => addr(0),
      I2 => \^srl_sig_reg[0][0]_0\,
      I3 => HwReg_layerEnableFlag_1_val_c15_full_n,
      I4 => \SRL_SIG_reg[0][0]_2\,
      I5 => \SRL_SIG_reg[0][0]_3\,
      O => \SRL_SIG_reg[1][0]_0\
    );
\SRL_SIG[1][0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^srl_sig_reg[0][0]_0\,
      I1 => \SRL_SIG_reg[1][0]_1\,
      I2 => \SRL_SIG_reg[1][0]_2\,
      I3 => \SRL_SIG_reg_n_9_[1][0]\,
      O => \SRL_SIG[1][0]_i_1__3_n_9\
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \SRL_SIG_reg[0][0]_1\,
      Q => \^srl_sig_reg[0][0]_0\,
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \SRL_SIG[1][0]_i_1__3_n_9\,
      Q => \SRL_SIG_reg_n_9_[1][0]\,
      R => '0'
    );
\layerEnableFlag_reg_151[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SRL_SIG_reg_n_9_[1][0]\,
      I1 => addr(0),
      I2 => \^srl_sig_reg[0][0]_0\,
      O => HwReg_layerEnableFlag_1_val_c16_dout
    );
\y_fu_64[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \SRL_SIG_reg[0][0]_2\,
      I1 => \^srl_sig_reg[0][0]_0\,
      I2 => addr(0),
      I3 => \SRL_SIG_reg_n_9_[1][0]\,
      O => y_fu_640
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_fifo_w1_d2_S_ShiftReg_119 is
  port (
    \SRL_SIG_reg[0][0]_0\ : out STD_LOGIC;
    y_fu_640 : out STD_LOGIC;
    \SRL_SIG_reg[1][0]_0\ : out STD_LOGIC;
    HwReg_layerEnableFlag_1_val_c15_dout : out STD_LOGIC;
    \SRL_SIG_reg[0][0]_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \SRL_SIG_reg[0][0]_2\ : in STD_LOGIC;
    addr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[1][0]_1\ : in STD_LOGIC;
    \SRL_SIG_reg[1][0]_2\ : in STD_LOGIC;
    HwReg_layerEnableFlag_1_val_c_full_n : in STD_LOGIC;
    \SRL_SIG_reg[0][0]_3\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_design_v_mix_0_0_fifo_w1_d2_S_ShiftReg_119 : entity is "main_design_v_mix_0_0_fifo_w1_d2_S_ShiftReg";
end main_design_v_mix_0_0_fifo_w1_d2_S_ShiftReg_119;

architecture STRUCTURE of main_design_v_mix_0_0_fifo_w1_d2_S_ShiftReg_119 is
  signal \SRL_SIG[1][0]_i_1__4_n_9\ : STD_LOGIC;
  signal \^srl_sig_reg[0][0]_0\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_9_[1][0]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \layerEnableFlag_reg_151[0]_i_1__1\ : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of \y_fu_64[0]_i_1__1\ : label is "soft_lutpair432";
begin
  \SRL_SIG_reg[0][0]_0\ <= \^srl_sig_reg[0][0]_0\;
\SRL_SIG[0][0]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => \SRL_SIG_reg_n_9_[1][0]\,
      I1 => addr(0),
      I2 => \^srl_sig_reg[0][0]_0\,
      I3 => HwReg_layerEnableFlag_1_val_c_full_n,
      I4 => \SRL_SIG_reg[0][0]_2\,
      I5 => \SRL_SIG_reg[0][0]_3\,
      O => \SRL_SIG_reg[1][0]_0\
    );
\SRL_SIG[1][0]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^srl_sig_reg[0][0]_0\,
      I1 => \SRL_SIG_reg[1][0]_1\,
      I2 => \SRL_SIG_reg[1][0]_2\,
      I3 => \SRL_SIG_reg_n_9_[1][0]\,
      O => \SRL_SIG[1][0]_i_1__4_n_9\
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \SRL_SIG_reg[0][0]_1\,
      Q => \^srl_sig_reg[0][0]_0\,
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \SRL_SIG[1][0]_i_1__4_n_9\,
      Q => \SRL_SIG_reg_n_9_[1][0]\,
      R => '0'
    );
\layerEnableFlag_reg_151[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SRL_SIG_reg_n_9_[1][0]\,
      I1 => addr(0),
      I2 => \^srl_sig_reg[0][0]_0\,
      O => HwReg_layerEnableFlag_1_val_c15_dout
    );
\y_fu_64[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \SRL_SIG_reg[0][0]_2\,
      I1 => \^srl_sig_reg[0][0]_0\,
      I2 => addr(0),
      I3 => \SRL_SIG_reg_n_9_[1][0]\,
      O => y_fu_640
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_fifo_w1_d2_S_ShiftReg_120 is
  port (
    \SRL_SIG_reg[0][0]_0\ : out STD_LOGIC;
    y_fu_600 : out STD_LOGIC;
    \SRL_SIG_reg[1][0]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][0]_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    v_mix_yuv2rgb_false_4_U0_ap_start : in STD_LOGIC;
    \y_fu_60_reg[11]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    addr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \layerEnableFlag_1_reg_125_reg[0]\ : in STD_LOGIC;
    \layerEnableFlag_1_reg_125_reg[0]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[1][0]_1\ : in STD_LOGIC;
    \SRL_SIG_reg[1][0]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_design_v_mix_0_0_fifo_w1_d2_S_ShiftReg_120 : entity is "main_design_v_mix_0_0_fifo_w1_d2_S_ShiftReg";
end main_design_v_mix_0_0_fifo_w1_d2_S_ShiftReg_120;

architecture STRUCTURE of main_design_v_mix_0_0_fifo_w1_d2_S_ShiftReg_120 is
  signal \SRL_SIG[1][0]_i_1__1_n_9\ : STD_LOGIC;
  signal \^srl_sig_reg[0][0]_0\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_9_[1][0]\ : STD_LOGIC;
begin
  \SRL_SIG_reg[0][0]_0\ <= \^srl_sig_reg[0][0]_0\;
\SRL_SIG[1][0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^srl_sig_reg[0][0]_0\,
      I1 => \SRL_SIG_reg[1][0]_1\,
      I2 => \SRL_SIG_reg[1][0]_2\,
      I3 => \SRL_SIG_reg_n_9_[1][0]\,
      O => \SRL_SIG[1][0]_i_1__1_n_9\
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \SRL_SIG_reg[0][0]_1\,
      Q => \^srl_sig_reg[0][0]_0\,
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \SRL_SIG[1][0]_i_1__1_n_9\,
      Q => \SRL_SIG_reg_n_9_[1][0]\,
      R => '0'
    );
\layerEnableFlag_1_reg_125[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \SRL_SIG_reg_n_9_[1][0]\,
      I1 => addr(0),
      I2 => \^srl_sig_reg[0][0]_0\,
      I3 => \layerEnableFlag_1_reg_125_reg[0]\,
      I4 => \layerEnableFlag_1_reg_125_reg[0]_0\,
      O => \SRL_SIG_reg[1][0]_0\
    );
\y_fu_60[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080800000008000"
    )
        port map (
      I0 => v_mix_yuv2rgb_false_4_U0_ap_start,
      I1 => \y_fu_60_reg[11]\,
      I2 => Q(0),
      I3 => \^srl_sig_reg[0][0]_0\,
      I4 => addr(0),
      I5 => \SRL_SIG_reg_n_9_[1][0]\,
      O => y_fu_600
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_fifo_w1_d2_S_ShiftReg_121 is
  port (
    \SRL_SIG_reg[0][0]_0\ : out STD_LOGIC;
    y_07_fu_640 : out STD_LOGIC;
    \SRL_SIG_reg[1][0]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][0]_1\ : out STD_LOGIC;
    \SRL_SIG_reg[0][0]_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \SRL_SIG_reg[0][0]_2\ : in STD_LOGIC;
    addr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \layerEnableFlag_3_reg_137_reg[0]\ : in STD_LOGIC;
    \SRL_SIG_reg[1][0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    HwReg_layerEnableFlag_0_val_c13_full_n : in STD_LOGIC;
    \SRL_SIG_reg[0][0]_3\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_design_v_mix_0_0_fifo_w1_d2_S_ShiftReg_121 : entity is "main_design_v_mix_0_0_fifo_w1_d2_S_ShiftReg";
end main_design_v_mix_0_0_fifo_w1_d2_S_ShiftReg_121;

architecture STRUCTURE of main_design_v_mix_0_0_fifo_w1_d2_S_ShiftReg_121 is
  signal \SRL_SIG[1][0]_i_1_n_9\ : STD_LOGIC;
  signal \^srl_sig_reg[0][0]_0\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_9_[1][0]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \layerEnableFlag_3_reg_137[0]_i_1\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \y_07_fu_64[0]_i_1\ : label is "soft_lutpair428";
begin
  \SRL_SIG_reg[0][0]_0\ <= \^srl_sig_reg[0][0]_0\;
\SRL_SIG[0][0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => \SRL_SIG_reg_n_9_[1][0]\,
      I1 => addr(0),
      I2 => \^srl_sig_reg[0][0]_0\,
      I3 => HwReg_layerEnableFlag_0_val_c13_full_n,
      I4 => \SRL_SIG_reg[0][0]_2\,
      I5 => \SRL_SIG_reg[0][0]_3\,
      O => \SRL_SIG_reg[1][0]_1\
    );
\SRL_SIG[1][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^srl_sig_reg[0][0]_0\,
      I1 => \SRL_SIG_reg[1][0]_2\(0),
      I2 => \SRL_SIG_reg_n_9_[1][0]\,
      O => \SRL_SIG[1][0]_i_1_n_9\
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \SRL_SIG_reg[0][0]_1\,
      Q => \^srl_sig_reg[0][0]_0\,
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \SRL_SIG[1][0]_i_1_n_9\,
      Q => \SRL_SIG_reg_n_9_[1][0]\,
      R => '0'
    );
\layerEnableFlag_3_reg_137[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \SRL_SIG_reg_n_9_[1][0]\,
      I1 => addr(0),
      I2 => \^srl_sig_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_2\,
      I4 => \layerEnableFlag_3_reg_137_reg[0]\,
      O => \SRL_SIG_reg[1][0]_0\
    );
\y_07_fu_64[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \SRL_SIG_reg[0][0]_2\,
      I1 => \^srl_sig_reg[0][0]_0\,
      I2 => addr(0),
      I3 => \SRL_SIG_reg_n_9_[1][0]\,
      O => y_07_fu_640
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_fifo_w1_d2_S_ShiftReg_122 is
  port (
    \SRL_SIG_reg[0][0]_0\ : out STD_LOGIC;
    y_07_fu_640 : out STD_LOGIC;
    \SRL_SIG_reg[1][0]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][0]_1\ : out STD_LOGIC;
    \SRL_SIG_reg[0][0]_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \SRL_SIG_reg[0][0]_2\ : in STD_LOGIC;
    addr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \layerEnableFlag_2_reg_137_reg[0]\ : in STD_LOGIC;
    \SRL_SIG_reg[1][0]_2\ : in STD_LOGIC;
    \SRL_SIG_reg[1][0]_3\ : in STD_LOGIC;
    HwReg_layerEnableFlag_0_val_c_full_n : in STD_LOGIC;
    \SRL_SIG_reg[0][0]_3\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_design_v_mix_0_0_fifo_w1_d2_S_ShiftReg_122 : entity is "main_design_v_mix_0_0_fifo_w1_d2_S_ShiftReg";
end main_design_v_mix_0_0_fifo_w1_d2_S_ShiftReg_122;

architecture STRUCTURE of main_design_v_mix_0_0_fifo_w1_d2_S_ShiftReg_122 is
  signal \SRL_SIG[1][0]_i_1__0_n_9\ : STD_LOGIC;
  signal \^srl_sig_reg[0][0]_0\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_9_[1][0]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \layerEnableFlag_2_reg_137[0]_i_1\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \y_07_fu_64[0]_i_1__0\ : label is "soft_lutpair425";
begin
  \SRL_SIG_reg[0][0]_0\ <= \^srl_sig_reg[0][0]_0\;
\SRL_SIG[0][0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => \SRL_SIG_reg_n_9_[1][0]\,
      I1 => addr(0),
      I2 => \^srl_sig_reg[0][0]_0\,
      I3 => HwReg_layerEnableFlag_0_val_c_full_n,
      I4 => \SRL_SIG_reg[0][0]_2\,
      I5 => \SRL_SIG_reg[0][0]_3\,
      O => \SRL_SIG_reg[1][0]_1\
    );
\SRL_SIG[1][0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^srl_sig_reg[0][0]_0\,
      I1 => \SRL_SIG_reg[1][0]_2\,
      I2 => \SRL_SIG_reg[1][0]_3\,
      I3 => \SRL_SIG_reg_n_9_[1][0]\,
      O => \SRL_SIG[1][0]_i_1__0_n_9\
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \SRL_SIG_reg[0][0]_1\,
      Q => \^srl_sig_reg[0][0]_0\,
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \SRL_SIG[1][0]_i_1__0_n_9\,
      Q => \SRL_SIG_reg_n_9_[1][0]\,
      R => '0'
    );
\layerEnableFlag_2_reg_137[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \SRL_SIG_reg_n_9_[1][0]\,
      I1 => addr(0),
      I2 => \^srl_sig_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_2\,
      I4 => \layerEnableFlag_2_reg_137_reg[0]\,
      O => \SRL_SIG_reg[1][0]_0\
    );
\y_07_fu_64[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \SRL_SIG_reg[0][0]_2\,
      I1 => \^srl_sig_reg[0][0]_0\,
      I2 => addr(0),
      I3 => \SRL_SIG_reg_n_9_[1][0]\,
      O => y_07_fu_640
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg is
  port (
    \and_ln476_4_reg_221_reg[0]\ : out STD_LOGIC;
    \and_ln476_4_reg_221_reg[0]_0\ : out STD_LOGIC;
    \and_ln476_4_reg_221_reg[0]_1\ : out STD_LOGIC;
    \and_ln476_4_reg_221_reg[0]_2\ : out STD_LOGIC;
    \and_ln476_4_reg_221_reg[0]_3\ : out STD_LOGIC;
    \and_ln476_4_reg_221_reg[0]_4\ : out STD_LOGIC;
    \and_ln476_4_reg_221_reg[0]_5\ : out STD_LOGIC;
    \and_ln476_4_reg_221_reg[0]_6\ : out STD_LOGIC;
    \and_ln476_4_reg_221_reg[0]_7\ : out STD_LOGIC;
    \and_ln476_4_reg_221_reg[0]_8\ : out STD_LOGIC;
    \and_ln476_4_reg_221_reg[0]_9\ : out STD_LOGIC;
    \and_ln476_4_reg_221_reg[0]_10\ : out STD_LOGIC;
    \and_ln476_4_reg_221_reg[0]_11\ : out STD_LOGIC;
    \and_ln476_4_reg_221_reg[0]_12\ : out STD_LOGIC;
    \and_ln476_4_reg_221_reg[0]_13\ : out STD_LOGIC;
    \and_ln476_4_reg_221_reg[0]_14\ : out STD_LOGIC;
    \and_ln476_4_reg_221_reg[0]_15\ : out STD_LOGIC;
    \and_ln476_4_reg_221_reg[0]_16\ : out STD_LOGIC;
    \and_ln476_4_reg_221_reg[0]_17\ : out STD_LOGIC;
    \and_ln476_4_reg_221_reg[0]_18\ : out STD_LOGIC;
    \and_ln476_4_reg_221_reg[0]_19\ : out STD_LOGIC;
    \and_ln476_4_reg_221_reg[0]_20\ : out STD_LOGIC;
    \and_ln476_4_reg_221_reg[0]_21\ : out STD_LOGIC;
    \and_ln476_4_reg_221_reg[0]_22\ : out STD_LOGIC;
    and_ln476_4_reg_221 : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[0]\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC
  );
end main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg;

architecture STRUCTURE of main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg is
  signal \SRL_SIG_reg[0]_64\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \SRL_SIG_reg[1]_65\ : STD_LOGIC_VECTOR ( 23 downto 0 );
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \SRL_SIG_reg[0]_64\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(10),
      Q => \SRL_SIG_reg[0]_64\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(11),
      Q => \SRL_SIG_reg[0]_64\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(12),
      Q => \SRL_SIG_reg[0]_64\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(13),
      Q => \SRL_SIG_reg[0]_64\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(14),
      Q => \SRL_SIG_reg[0]_64\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(15),
      Q => \SRL_SIG_reg[0]_64\(15),
      R => '0'
    );
\SRL_SIG_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(16),
      Q => \SRL_SIG_reg[0]_64\(16),
      R => '0'
    );
\SRL_SIG_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(17),
      Q => \SRL_SIG_reg[0]_64\(17),
      R => '0'
    );
\SRL_SIG_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(18),
      Q => \SRL_SIG_reg[0]_64\(18),
      R => '0'
    );
\SRL_SIG_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(19),
      Q => \SRL_SIG_reg[0]_64\(19),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \SRL_SIG_reg[0]_64\(1),
      R => '0'
    );
\SRL_SIG_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(20),
      Q => \SRL_SIG_reg[0]_64\(20),
      R => '0'
    );
\SRL_SIG_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(21),
      Q => \SRL_SIG_reg[0]_64\(21),
      R => '0'
    );
\SRL_SIG_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(22),
      Q => \SRL_SIG_reg[0]_64\(22),
      R => '0'
    );
\SRL_SIG_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(23),
      Q => \SRL_SIG_reg[0]_64\(23),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \SRL_SIG_reg[0]_64\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \SRL_SIG_reg[0]_64\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \SRL_SIG_reg[0]_64\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(5),
      Q => \SRL_SIG_reg[0]_64\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(6),
      Q => \SRL_SIG_reg[0]_64\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(7),
      Q => \SRL_SIG_reg[0]_64\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(8),
      Q => \SRL_SIG_reg[0]_64\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(9),
      Q => \SRL_SIG_reg[0]_64\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_64\(0),
      Q => \SRL_SIG_reg[1]_65\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_64\(10),
      Q => \SRL_SIG_reg[1]_65\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_64\(11),
      Q => \SRL_SIG_reg[1]_65\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_64\(12),
      Q => \SRL_SIG_reg[1]_65\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_64\(13),
      Q => \SRL_SIG_reg[1]_65\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_64\(14),
      Q => \SRL_SIG_reg[1]_65\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_64\(15),
      Q => \SRL_SIG_reg[1]_65\(15),
      R => '0'
    );
\SRL_SIG_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_64\(16),
      Q => \SRL_SIG_reg[1]_65\(16),
      R => '0'
    );
\SRL_SIG_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_64\(17),
      Q => \SRL_SIG_reg[1]_65\(17),
      R => '0'
    );
\SRL_SIG_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_64\(18),
      Q => \SRL_SIG_reg[1]_65\(18),
      R => '0'
    );
\SRL_SIG_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_64\(19),
      Q => \SRL_SIG_reg[1]_65\(19),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_64\(1),
      Q => \SRL_SIG_reg[1]_65\(1),
      R => '0'
    );
\SRL_SIG_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_64\(20),
      Q => \SRL_SIG_reg[1]_65\(20),
      R => '0'
    );
\SRL_SIG_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_64\(21),
      Q => \SRL_SIG_reg[1]_65\(21),
      R => '0'
    );
\SRL_SIG_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_64\(22),
      Q => \SRL_SIG_reg[1]_65\(22),
      R => '0'
    );
\SRL_SIG_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_64\(23),
      Q => \SRL_SIG_reg[1]_65\(23),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_64\(2),
      Q => \SRL_SIG_reg[1]_65\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_64\(3),
      Q => \SRL_SIG_reg[1]_65\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_64\(4),
      Q => \SRL_SIG_reg[1]_65\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_64\(5),
      Q => \SRL_SIG_reg[1]_65\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_64\(6),
      Q => \SRL_SIG_reg[1]_65\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_64\(7),
      Q => \SRL_SIG_reg[1]_65\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_64\(8),
      Q => \SRL_SIG_reg[1]_65\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_64\(9),
      Q => \SRL_SIG_reg[1]_65\(9),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22200200"
    )
        port map (
      I0 => and_ln476_4_reg_221,
      I1 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]\,
      I2 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[0]\,
      I3 => \SRL_SIG_reg[0]_64\(0),
      I4 => \SRL_SIG_reg[1]_65\(0),
      O => \and_ln476_4_reg_221_reg[0]\
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22200200"
    )
        port map (
      I0 => and_ln476_4_reg_221,
      I1 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]\,
      I2 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[0]\,
      I3 => \SRL_SIG_reg[0]_64\(10),
      I4 => \SRL_SIG_reg[1]_65\(10),
      O => \and_ln476_4_reg_221_reg[0]_9\
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22200200"
    )
        port map (
      I0 => and_ln476_4_reg_221,
      I1 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]\,
      I2 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[0]\,
      I3 => \SRL_SIG_reg[0]_64\(11),
      I4 => \SRL_SIG_reg[1]_65\(11),
      O => \and_ln476_4_reg_221_reg[0]_10\
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22200200"
    )
        port map (
      I0 => and_ln476_4_reg_221,
      I1 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]\,
      I2 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[0]\,
      I3 => \SRL_SIG_reg[0]_64\(12),
      I4 => \SRL_SIG_reg[1]_65\(12),
      O => \and_ln476_4_reg_221_reg[0]_11\
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22200200"
    )
        port map (
      I0 => and_ln476_4_reg_221,
      I1 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]\,
      I2 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[0]\,
      I3 => \SRL_SIG_reg[0]_64\(13),
      I4 => \SRL_SIG_reg[1]_65\(13),
      O => \and_ln476_4_reg_221_reg[0]_12\
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22200200"
    )
        port map (
      I0 => and_ln476_4_reg_221,
      I1 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]\,
      I2 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[0]\,
      I3 => \SRL_SIG_reg[0]_64\(14),
      I4 => \SRL_SIG_reg[1]_65\(14),
      O => \and_ln476_4_reg_221_reg[0]_13\
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22200200"
    )
        port map (
      I0 => and_ln476_4_reg_221,
      I1 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]\,
      I2 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[0]\,
      I3 => \SRL_SIG_reg[0]_64\(15),
      I4 => \SRL_SIG_reg[1]_65\(15),
      O => \and_ln476_4_reg_221_reg[0]_14\
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125[16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22200200"
    )
        port map (
      I0 => and_ln476_4_reg_221,
      I1 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]\,
      I2 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[0]\,
      I3 => \SRL_SIG_reg[0]_64\(16),
      I4 => \SRL_SIG_reg[1]_65\(16),
      O => \and_ln476_4_reg_221_reg[0]_15\
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125[17]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22200200"
    )
        port map (
      I0 => and_ln476_4_reg_221,
      I1 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]\,
      I2 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[0]\,
      I3 => \SRL_SIG_reg[0]_64\(17),
      I4 => \SRL_SIG_reg[1]_65\(17),
      O => \and_ln476_4_reg_221_reg[0]_16\
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125[18]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22200200"
    )
        port map (
      I0 => and_ln476_4_reg_221,
      I1 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]\,
      I2 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[0]\,
      I3 => \SRL_SIG_reg[0]_64\(18),
      I4 => \SRL_SIG_reg[1]_65\(18),
      O => \and_ln476_4_reg_221_reg[0]_17\
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22200200"
    )
        port map (
      I0 => and_ln476_4_reg_221,
      I1 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]\,
      I2 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[0]\,
      I3 => \SRL_SIG_reg[0]_64\(19),
      I4 => \SRL_SIG_reg[1]_65\(19),
      O => \and_ln476_4_reg_221_reg[0]_18\
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22200200"
    )
        port map (
      I0 => and_ln476_4_reg_221,
      I1 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]\,
      I2 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[0]\,
      I3 => \SRL_SIG_reg[0]_64\(1),
      I4 => \SRL_SIG_reg[1]_65\(1),
      O => \and_ln476_4_reg_221_reg[0]_0\
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125[20]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22200200"
    )
        port map (
      I0 => and_ln476_4_reg_221,
      I1 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]\,
      I2 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[0]\,
      I3 => \SRL_SIG_reg[0]_64\(20),
      I4 => \SRL_SIG_reg[1]_65\(20),
      O => \and_ln476_4_reg_221_reg[0]_19\
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125[21]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22200200"
    )
        port map (
      I0 => and_ln476_4_reg_221,
      I1 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]\,
      I2 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[0]\,
      I3 => \SRL_SIG_reg[0]_64\(21),
      I4 => \SRL_SIG_reg[1]_65\(21),
      O => \and_ln476_4_reg_221_reg[0]_20\
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125[22]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22200200"
    )
        port map (
      I0 => and_ln476_4_reg_221,
      I1 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]\,
      I2 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[0]\,
      I3 => \SRL_SIG_reg[0]_64\(22),
      I4 => \SRL_SIG_reg[1]_65\(22),
      O => \and_ln476_4_reg_221_reg[0]_21\
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125[23]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22200200"
    )
        port map (
      I0 => and_ln476_4_reg_221,
      I1 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]\,
      I2 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[0]\,
      I3 => \SRL_SIG_reg[0]_64\(23),
      I4 => \SRL_SIG_reg[1]_65\(23),
      O => \and_ln476_4_reg_221_reg[0]_22\
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22200200"
    )
        port map (
      I0 => and_ln476_4_reg_221,
      I1 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]\,
      I2 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[0]\,
      I3 => \SRL_SIG_reg[0]_64\(2),
      I4 => \SRL_SIG_reg[1]_65\(2),
      O => \and_ln476_4_reg_221_reg[0]_1\
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22200200"
    )
        port map (
      I0 => and_ln476_4_reg_221,
      I1 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]\,
      I2 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[0]\,
      I3 => \SRL_SIG_reg[0]_64\(3),
      I4 => \SRL_SIG_reg[1]_65\(3),
      O => \and_ln476_4_reg_221_reg[0]_2\
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22200200"
    )
        port map (
      I0 => and_ln476_4_reg_221,
      I1 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]\,
      I2 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[0]\,
      I3 => \SRL_SIG_reg[0]_64\(4),
      I4 => \SRL_SIG_reg[1]_65\(4),
      O => \and_ln476_4_reg_221_reg[0]_3\
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22200200"
    )
        port map (
      I0 => and_ln476_4_reg_221,
      I1 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]\,
      I2 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[0]\,
      I3 => \SRL_SIG_reg[0]_64\(5),
      I4 => \SRL_SIG_reg[1]_65\(5),
      O => \and_ln476_4_reg_221_reg[0]_4\
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22200200"
    )
        port map (
      I0 => and_ln476_4_reg_221,
      I1 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]\,
      I2 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[0]\,
      I3 => \SRL_SIG_reg[0]_64\(6),
      I4 => \SRL_SIG_reg[1]_65\(6),
      O => \and_ln476_4_reg_221_reg[0]_5\
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22200200"
    )
        port map (
      I0 => and_ln476_4_reg_221,
      I1 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]\,
      I2 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[0]\,
      I3 => \SRL_SIG_reg[0]_64\(7),
      I4 => \SRL_SIG_reg[1]_65\(7),
      O => \and_ln476_4_reg_221_reg[0]_6\
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22200200"
    )
        port map (
      I0 => and_ln476_4_reg_221,
      I1 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]\,
      I2 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[0]\,
      I3 => \SRL_SIG_reg[0]_64\(8),
      I4 => \SRL_SIG_reg[1]_65\(8),
      O => \and_ln476_4_reg_221_reg[0]_7\
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22200200"
    )
        port map (
      I0 => and_ln476_4_reg_221,
      I1 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]\,
      I2 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[0]\,
      I3 => \SRL_SIG_reg[0]_64\(9),
      I4 => \SRL_SIG_reg[1]_65\(9),
      O => \and_ln476_4_reg_221_reg[0]_8\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg_73 is
  port (
    if_din : out STD_LOGIC_VECTOR ( 23 downto 0 );
    push : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC;
    \SRL_SIG_reg[0][0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg_73 : entity is "main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg";
end main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg_73;

architecture STRUCTURE of main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg_73 is
  signal \SRL_SIG_reg[0]_40\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \SRL_SIG_reg[1]_41\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG[0][0]_i_1__6\ : label is "soft_lutpair744";
  attribute SOFT_HLUTNM of \SRL_SIG[0][10]_i_1__6\ : label is "soft_lutpair749";
  attribute SOFT_HLUTNM of \SRL_SIG[0][11]_i_1__6\ : label is "soft_lutpair749";
  attribute SOFT_HLUTNM of \SRL_SIG[0][12]_i_1__6\ : label is "soft_lutpair750";
  attribute SOFT_HLUTNM of \SRL_SIG[0][13]_i_1__6\ : label is "soft_lutpair750";
  attribute SOFT_HLUTNM of \SRL_SIG[0][14]_i_1__6\ : label is "soft_lutpair751";
  attribute SOFT_HLUTNM of \SRL_SIG[0][15]_i_1__6\ : label is "soft_lutpair751";
  attribute SOFT_HLUTNM of \SRL_SIG[0][16]_i_1__6\ : label is "soft_lutpair752";
  attribute SOFT_HLUTNM of \SRL_SIG[0][17]_i_1__6\ : label is "soft_lutpair752";
  attribute SOFT_HLUTNM of \SRL_SIG[0][18]_i_1__6\ : label is "soft_lutpair753";
  attribute SOFT_HLUTNM of \SRL_SIG[0][19]_i_1__6\ : label is "soft_lutpair753";
  attribute SOFT_HLUTNM of \SRL_SIG[0][1]_i_1__6\ : label is "soft_lutpair744";
  attribute SOFT_HLUTNM of \SRL_SIG[0][20]_i_1__6\ : label is "soft_lutpair754";
  attribute SOFT_HLUTNM of \SRL_SIG[0][21]_i_1__6\ : label is "soft_lutpair754";
  attribute SOFT_HLUTNM of \SRL_SIG[0][22]_i_1__6\ : label is "soft_lutpair755";
  attribute SOFT_HLUTNM of \SRL_SIG[0][23]_i_2__6\ : label is "soft_lutpair755";
  attribute SOFT_HLUTNM of \SRL_SIG[0][2]_i_1__6\ : label is "soft_lutpair745";
  attribute SOFT_HLUTNM of \SRL_SIG[0][3]_i_1__6\ : label is "soft_lutpair745";
  attribute SOFT_HLUTNM of \SRL_SIG[0][4]_i_1__6\ : label is "soft_lutpair746";
  attribute SOFT_HLUTNM of \SRL_SIG[0][5]_i_1__6\ : label is "soft_lutpair746";
  attribute SOFT_HLUTNM of \SRL_SIG[0][6]_i_1__6\ : label is "soft_lutpair747";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_1__6\ : label is "soft_lutpair747";
  attribute SOFT_HLUTNM of \SRL_SIG[0][8]_i_1__6\ : label is "soft_lutpair748";
  attribute SOFT_HLUTNM of \SRL_SIG[0][9]_i_1__6\ : label is "soft_lutpair748";
begin
\SRL_SIG[0][0]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_41\(0),
      I1 => \SRL_SIG_reg[0]_40\(0),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(0)
    );
\SRL_SIG[0][10]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_41\(10),
      I1 => \SRL_SIG_reg[0]_40\(10),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(10)
    );
\SRL_SIG[0][11]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_41\(11),
      I1 => \SRL_SIG_reg[0]_40\(11),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(11)
    );
\SRL_SIG[0][12]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_41\(12),
      I1 => \SRL_SIG_reg[0]_40\(12),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(12)
    );
\SRL_SIG[0][13]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_41\(13),
      I1 => \SRL_SIG_reg[0]_40\(13),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(13)
    );
\SRL_SIG[0][14]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_41\(14),
      I1 => \SRL_SIG_reg[0]_40\(14),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(14)
    );
\SRL_SIG[0][15]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_41\(15),
      I1 => \SRL_SIG_reg[0]_40\(15),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(15)
    );
\SRL_SIG[0][16]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_41\(16),
      I1 => \SRL_SIG_reg[0]_40\(16),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(16)
    );
\SRL_SIG[0][17]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_41\(17),
      I1 => \SRL_SIG_reg[0]_40\(17),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(17)
    );
\SRL_SIG[0][18]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_41\(18),
      I1 => \SRL_SIG_reg[0]_40\(18),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(18)
    );
\SRL_SIG[0][19]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_41\(19),
      I1 => \SRL_SIG_reg[0]_40\(19),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(19)
    );
\SRL_SIG[0][1]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_41\(1),
      I1 => \SRL_SIG_reg[0]_40\(1),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(1)
    );
\SRL_SIG[0][20]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_41\(20),
      I1 => \SRL_SIG_reg[0]_40\(20),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(20)
    );
\SRL_SIG[0][21]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_41\(21),
      I1 => \SRL_SIG_reg[0]_40\(21),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(21)
    );
\SRL_SIG[0][22]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_41\(22),
      I1 => \SRL_SIG_reg[0]_40\(22),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(22)
    );
\SRL_SIG[0][23]_i_2__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_41\(23),
      I1 => \SRL_SIG_reg[0]_40\(23),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(23)
    );
\SRL_SIG[0][2]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_41\(2),
      I1 => \SRL_SIG_reg[0]_40\(2),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(2)
    );
\SRL_SIG[0][3]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_41\(3),
      I1 => \SRL_SIG_reg[0]_40\(3),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(3)
    );
\SRL_SIG[0][4]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_41\(4),
      I1 => \SRL_SIG_reg[0]_40\(4),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(4)
    );
\SRL_SIG[0][5]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_41\(5),
      I1 => \SRL_SIG_reg[0]_40\(5),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(5)
    );
\SRL_SIG[0][6]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_41\(6),
      I1 => \SRL_SIG_reg[0]_40\(6),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(6)
    );
\SRL_SIG[0][7]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_41\(7),
      I1 => \SRL_SIG_reg[0]_40\(7),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(7)
    );
\SRL_SIG[0][8]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_41\(8),
      I1 => \SRL_SIG_reg[0]_40\(8),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(8)
    );
\SRL_SIG[0][9]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_41\(9),
      I1 => \SRL_SIG_reg[0]_40\(9),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(9)
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(0),
      Q => \SRL_SIG_reg[0]_40\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(10),
      Q => \SRL_SIG_reg[0]_40\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(11),
      Q => \SRL_SIG_reg[0]_40\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(12),
      Q => \SRL_SIG_reg[0]_40\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(13),
      Q => \SRL_SIG_reg[0]_40\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(14),
      Q => \SRL_SIG_reg[0]_40\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(15),
      Q => \SRL_SIG_reg[0]_40\(15),
      R => '0'
    );
\SRL_SIG_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(16),
      Q => \SRL_SIG_reg[0]_40\(16),
      R => '0'
    );
\SRL_SIG_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(17),
      Q => \SRL_SIG_reg[0]_40\(17),
      R => '0'
    );
\SRL_SIG_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(18),
      Q => \SRL_SIG_reg[0]_40\(18),
      R => '0'
    );
\SRL_SIG_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(19),
      Q => \SRL_SIG_reg[0]_40\(19),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(1),
      Q => \SRL_SIG_reg[0]_40\(1),
      R => '0'
    );
\SRL_SIG_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(20),
      Q => \SRL_SIG_reg[0]_40\(20),
      R => '0'
    );
\SRL_SIG_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(21),
      Q => \SRL_SIG_reg[0]_40\(21),
      R => '0'
    );
\SRL_SIG_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(22),
      Q => \SRL_SIG_reg[0]_40\(22),
      R => '0'
    );
\SRL_SIG_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(23),
      Q => \SRL_SIG_reg[0]_40\(23),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(2),
      Q => \SRL_SIG_reg[0]_40\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(3),
      Q => \SRL_SIG_reg[0]_40\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(4),
      Q => \SRL_SIG_reg[0]_40\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(5),
      Q => \SRL_SIG_reg[0]_40\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(6),
      Q => \SRL_SIG_reg[0]_40\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(7),
      Q => \SRL_SIG_reg[0]_40\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(8),
      Q => \SRL_SIG_reg[0]_40\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(9),
      Q => \SRL_SIG_reg[0]_40\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_40\(0),
      Q => \SRL_SIG_reg[1]_41\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_40\(10),
      Q => \SRL_SIG_reg[1]_41\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_40\(11),
      Q => \SRL_SIG_reg[1]_41\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_40\(12),
      Q => \SRL_SIG_reg[1]_41\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_40\(13),
      Q => \SRL_SIG_reg[1]_41\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_40\(14),
      Q => \SRL_SIG_reg[1]_41\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_40\(15),
      Q => \SRL_SIG_reg[1]_41\(15),
      R => '0'
    );
\SRL_SIG_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_40\(16),
      Q => \SRL_SIG_reg[1]_41\(16),
      R => '0'
    );
\SRL_SIG_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_40\(17),
      Q => \SRL_SIG_reg[1]_41\(17),
      R => '0'
    );
\SRL_SIG_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_40\(18),
      Q => \SRL_SIG_reg[1]_41\(18),
      R => '0'
    );
\SRL_SIG_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_40\(19),
      Q => \SRL_SIG_reg[1]_41\(19),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_40\(1),
      Q => \SRL_SIG_reg[1]_41\(1),
      R => '0'
    );
\SRL_SIG_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_40\(20),
      Q => \SRL_SIG_reg[1]_41\(20),
      R => '0'
    );
\SRL_SIG_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_40\(21),
      Q => \SRL_SIG_reg[1]_41\(21),
      R => '0'
    );
\SRL_SIG_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_40\(22),
      Q => \SRL_SIG_reg[1]_41\(22),
      R => '0'
    );
\SRL_SIG_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_40\(23),
      Q => \SRL_SIG_reg[1]_41\(23),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_40\(2),
      Q => \SRL_SIG_reg[1]_41\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_40\(3),
      Q => \SRL_SIG_reg[1]_41\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_40\(4),
      Q => \SRL_SIG_reg[1]_41\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_40\(5),
      Q => \SRL_SIG_reg[1]_41\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_40\(6),
      Q => \SRL_SIG_reg[1]_41\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_40\(7),
      Q => \SRL_SIG_reg[1]_41\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_40\(8),
      Q => \SRL_SIG_reg[1]_41\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_40\(9),
      Q => \SRL_SIG_reg[1]_41\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg_74 is
  port (
    if_din : out STD_LOGIC_VECTOR ( 23 downto 0 );
    push : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC;
    \SRL_SIG_reg[0][0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg_74 : entity is "main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg";
end main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg_74;

architecture STRUCTURE of main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg_74 is
  signal \SRL_SIG_reg[0]_52\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \SRL_SIG_reg[1]_53\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG[0][0]_i_1__8\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \SRL_SIG[0][10]_i_1__8\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \SRL_SIG[0][11]_i_1__8\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \SRL_SIG[0][12]_i_1__8\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \SRL_SIG[0][13]_i_1__8\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \SRL_SIG[0][14]_i_1__8\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \SRL_SIG[0][15]_i_1__8\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \SRL_SIG[0][16]_i_1__8\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \SRL_SIG[0][17]_i_1__8\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \SRL_SIG[0][18]_i_1__8\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \SRL_SIG[0][19]_i_1__8\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \SRL_SIG[0][1]_i_1__8\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \SRL_SIG[0][20]_i_1__8\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \SRL_SIG[0][21]_i_1__8\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \SRL_SIG[0][22]_i_1__8\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \SRL_SIG[0][23]_i_2__8\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \SRL_SIG[0][2]_i_1__8\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \SRL_SIG[0][3]_i_1__8\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \SRL_SIG[0][4]_i_1__8\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \SRL_SIG[0][5]_i_1__8\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \SRL_SIG[0][6]_i_1__8\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_1__8\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \SRL_SIG[0][8]_i_1__8\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \SRL_SIG[0][9]_i_1__8\ : label is "soft_lutpair292";
begin
\SRL_SIG[0][0]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_53\(0),
      I1 => \SRL_SIG_reg[0]_52\(0),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(0)
    );
\SRL_SIG[0][10]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_53\(10),
      I1 => \SRL_SIG_reg[0]_52\(10),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(10)
    );
\SRL_SIG[0][11]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_53\(11),
      I1 => \SRL_SIG_reg[0]_52\(11),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(11)
    );
\SRL_SIG[0][12]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_53\(12),
      I1 => \SRL_SIG_reg[0]_52\(12),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(12)
    );
\SRL_SIG[0][13]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_53\(13),
      I1 => \SRL_SIG_reg[0]_52\(13),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(13)
    );
\SRL_SIG[0][14]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_53\(14),
      I1 => \SRL_SIG_reg[0]_52\(14),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(14)
    );
\SRL_SIG[0][15]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_53\(15),
      I1 => \SRL_SIG_reg[0]_52\(15),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(15)
    );
\SRL_SIG[0][16]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_53\(16),
      I1 => \SRL_SIG_reg[0]_52\(16),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(16)
    );
\SRL_SIG[0][17]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_53\(17),
      I1 => \SRL_SIG_reg[0]_52\(17),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(17)
    );
\SRL_SIG[0][18]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_53\(18),
      I1 => \SRL_SIG_reg[0]_52\(18),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(18)
    );
\SRL_SIG[0][19]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_53\(19),
      I1 => \SRL_SIG_reg[0]_52\(19),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(19)
    );
\SRL_SIG[0][1]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_53\(1),
      I1 => \SRL_SIG_reg[0]_52\(1),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(1)
    );
\SRL_SIG[0][20]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_53\(20),
      I1 => \SRL_SIG_reg[0]_52\(20),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(20)
    );
\SRL_SIG[0][21]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_53\(21),
      I1 => \SRL_SIG_reg[0]_52\(21),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(21)
    );
\SRL_SIG[0][22]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_53\(22),
      I1 => \SRL_SIG_reg[0]_52\(22),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(22)
    );
\SRL_SIG[0][23]_i_2__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_53\(23),
      I1 => \SRL_SIG_reg[0]_52\(23),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(23)
    );
\SRL_SIG[0][2]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_53\(2),
      I1 => \SRL_SIG_reg[0]_52\(2),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(2)
    );
\SRL_SIG[0][3]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_53\(3),
      I1 => \SRL_SIG_reg[0]_52\(3),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(3)
    );
\SRL_SIG[0][4]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_53\(4),
      I1 => \SRL_SIG_reg[0]_52\(4),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(4)
    );
\SRL_SIG[0][5]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_53\(5),
      I1 => \SRL_SIG_reg[0]_52\(5),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(5)
    );
\SRL_SIG[0][6]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_53\(6),
      I1 => \SRL_SIG_reg[0]_52\(6),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(6)
    );
\SRL_SIG[0][7]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_53\(7),
      I1 => \SRL_SIG_reg[0]_52\(7),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(7)
    );
\SRL_SIG[0][8]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_53\(8),
      I1 => \SRL_SIG_reg[0]_52\(8),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(8)
    );
\SRL_SIG[0][9]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_53\(9),
      I1 => \SRL_SIG_reg[0]_52\(9),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(9)
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(0),
      Q => \SRL_SIG_reg[0]_52\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(10),
      Q => \SRL_SIG_reg[0]_52\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(11),
      Q => \SRL_SIG_reg[0]_52\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(12),
      Q => \SRL_SIG_reg[0]_52\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(13),
      Q => \SRL_SIG_reg[0]_52\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(14),
      Q => \SRL_SIG_reg[0]_52\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(15),
      Q => \SRL_SIG_reg[0]_52\(15),
      R => '0'
    );
\SRL_SIG_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(16),
      Q => \SRL_SIG_reg[0]_52\(16),
      R => '0'
    );
\SRL_SIG_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(17),
      Q => \SRL_SIG_reg[0]_52\(17),
      R => '0'
    );
\SRL_SIG_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(18),
      Q => \SRL_SIG_reg[0]_52\(18),
      R => '0'
    );
\SRL_SIG_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(19),
      Q => \SRL_SIG_reg[0]_52\(19),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(1),
      Q => \SRL_SIG_reg[0]_52\(1),
      R => '0'
    );
\SRL_SIG_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(20),
      Q => \SRL_SIG_reg[0]_52\(20),
      R => '0'
    );
\SRL_SIG_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(21),
      Q => \SRL_SIG_reg[0]_52\(21),
      R => '0'
    );
\SRL_SIG_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(22),
      Q => \SRL_SIG_reg[0]_52\(22),
      R => '0'
    );
\SRL_SIG_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(23),
      Q => \SRL_SIG_reg[0]_52\(23),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(2),
      Q => \SRL_SIG_reg[0]_52\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(3),
      Q => \SRL_SIG_reg[0]_52\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(4),
      Q => \SRL_SIG_reg[0]_52\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(5),
      Q => \SRL_SIG_reg[0]_52\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(6),
      Q => \SRL_SIG_reg[0]_52\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(7),
      Q => \SRL_SIG_reg[0]_52\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(8),
      Q => \SRL_SIG_reg[0]_52\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(9),
      Q => \SRL_SIG_reg[0]_52\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_52\(0),
      Q => \SRL_SIG_reg[1]_53\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_52\(10),
      Q => \SRL_SIG_reg[1]_53\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_52\(11),
      Q => \SRL_SIG_reg[1]_53\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_52\(12),
      Q => \SRL_SIG_reg[1]_53\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_52\(13),
      Q => \SRL_SIG_reg[1]_53\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_52\(14),
      Q => \SRL_SIG_reg[1]_53\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_52\(15),
      Q => \SRL_SIG_reg[1]_53\(15),
      R => '0'
    );
\SRL_SIG_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_52\(16),
      Q => \SRL_SIG_reg[1]_53\(16),
      R => '0'
    );
\SRL_SIG_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_52\(17),
      Q => \SRL_SIG_reg[1]_53\(17),
      R => '0'
    );
\SRL_SIG_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_52\(18),
      Q => \SRL_SIG_reg[1]_53\(18),
      R => '0'
    );
\SRL_SIG_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_52\(19),
      Q => \SRL_SIG_reg[1]_53\(19),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_52\(1),
      Q => \SRL_SIG_reg[1]_53\(1),
      R => '0'
    );
\SRL_SIG_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_52\(20),
      Q => \SRL_SIG_reg[1]_53\(20),
      R => '0'
    );
\SRL_SIG_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_52\(21),
      Q => \SRL_SIG_reg[1]_53\(21),
      R => '0'
    );
\SRL_SIG_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_52\(22),
      Q => \SRL_SIG_reg[1]_53\(22),
      R => '0'
    );
\SRL_SIG_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_52\(23),
      Q => \SRL_SIG_reg[1]_53\(23),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_52\(2),
      Q => \SRL_SIG_reg[1]_53\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_52\(3),
      Q => \SRL_SIG_reg[1]_53\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_52\(4),
      Q => \SRL_SIG_reg[1]_53\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_52\(5),
      Q => \SRL_SIG_reg[1]_53\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_52\(6),
      Q => \SRL_SIG_reg[1]_53\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_52\(7),
      Q => \SRL_SIG_reg[1]_53\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_52\(8),
      Q => \SRL_SIG_reg[1]_53\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_52\(9),
      Q => \SRL_SIG_reg[1]_53\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg_75 is
  port (
    if_din : out STD_LOGIC_VECTOR ( 23 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC;
    \SRL_SIG_reg[0][0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg_75 : entity is "main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg";
end main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg_75;

architecture STRUCTURE of main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg_75 is
  signal \SRL_SIG_reg[0]_46\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \SRL_SIG_reg[1]_47\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG[0][0]_i_1__7\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \SRL_SIG[0][10]_i_1__7\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \SRL_SIG[0][11]_i_1__7\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \SRL_SIG[0][12]_i_1__7\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \SRL_SIG[0][13]_i_1__7\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \SRL_SIG[0][14]_i_1__7\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \SRL_SIG[0][15]_i_1__7\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \SRL_SIG[0][16]_i_1__7\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \SRL_SIG[0][17]_i_1__7\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \SRL_SIG[0][18]_i_1__7\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \SRL_SIG[0][19]_i_1__7\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \SRL_SIG[0][1]_i_1__7\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \SRL_SIG[0][20]_i_1__7\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \SRL_SIG[0][21]_i_1__7\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \SRL_SIG[0][22]_i_1__7\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \SRL_SIG[0][23]_i_2__7\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \SRL_SIG[0][2]_i_1__7\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \SRL_SIG[0][3]_i_1__7\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \SRL_SIG[0][4]_i_1__7\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \SRL_SIG[0][5]_i_1__7\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \SRL_SIG[0][6]_i_1__7\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_1__7\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \SRL_SIG[0][8]_i_1__7\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \SRL_SIG[0][9]_i_1__7\ : label is "soft_lutpair279";
begin
\SRL_SIG[0][0]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_47\(0),
      I1 => \SRL_SIG_reg[0]_46\(0),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(0)
    );
\SRL_SIG[0][10]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_47\(10),
      I1 => \SRL_SIG_reg[0]_46\(10),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(10)
    );
\SRL_SIG[0][11]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_47\(11),
      I1 => \SRL_SIG_reg[0]_46\(11),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(11)
    );
\SRL_SIG[0][12]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_47\(12),
      I1 => \SRL_SIG_reg[0]_46\(12),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(12)
    );
\SRL_SIG[0][13]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_47\(13),
      I1 => \SRL_SIG_reg[0]_46\(13),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(13)
    );
\SRL_SIG[0][14]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_47\(14),
      I1 => \SRL_SIG_reg[0]_46\(14),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(14)
    );
\SRL_SIG[0][15]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_47\(15),
      I1 => \SRL_SIG_reg[0]_46\(15),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(15)
    );
\SRL_SIG[0][16]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_47\(16),
      I1 => \SRL_SIG_reg[0]_46\(16),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(16)
    );
\SRL_SIG[0][17]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_47\(17),
      I1 => \SRL_SIG_reg[0]_46\(17),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(17)
    );
\SRL_SIG[0][18]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_47\(18),
      I1 => \SRL_SIG_reg[0]_46\(18),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(18)
    );
\SRL_SIG[0][19]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_47\(19),
      I1 => \SRL_SIG_reg[0]_46\(19),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(19)
    );
\SRL_SIG[0][1]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_47\(1),
      I1 => \SRL_SIG_reg[0]_46\(1),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(1)
    );
\SRL_SIG[0][20]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_47\(20),
      I1 => \SRL_SIG_reg[0]_46\(20),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(20)
    );
\SRL_SIG[0][21]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_47\(21),
      I1 => \SRL_SIG_reg[0]_46\(21),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(21)
    );
\SRL_SIG[0][22]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_47\(22),
      I1 => \SRL_SIG_reg[0]_46\(22),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(22)
    );
\SRL_SIG[0][23]_i_2__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_47\(23),
      I1 => \SRL_SIG_reg[0]_46\(23),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(23)
    );
\SRL_SIG[0][2]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_47\(2),
      I1 => \SRL_SIG_reg[0]_46\(2),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(2)
    );
\SRL_SIG[0][3]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_47\(3),
      I1 => \SRL_SIG_reg[0]_46\(3),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(3)
    );
\SRL_SIG[0][4]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_47\(4),
      I1 => \SRL_SIG_reg[0]_46\(4),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(4)
    );
\SRL_SIG[0][5]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_47\(5),
      I1 => \SRL_SIG_reg[0]_46\(5),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(5)
    );
\SRL_SIG[0][6]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_47\(6),
      I1 => \SRL_SIG_reg[0]_46\(6),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(6)
    );
\SRL_SIG[0][7]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_47\(7),
      I1 => \SRL_SIG_reg[0]_46\(7),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(7)
    );
\SRL_SIG[0][8]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_47\(8),
      I1 => \SRL_SIG_reg[0]_46\(8),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(8)
    );
\SRL_SIG[0][9]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_47\(9),
      I1 => \SRL_SIG_reg[0]_46\(9),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(9)
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \SRL_SIG_reg[0]_46\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(10),
      Q => \SRL_SIG_reg[0]_46\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(11),
      Q => \SRL_SIG_reg[0]_46\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(12),
      Q => \SRL_SIG_reg[0]_46\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(13),
      Q => \SRL_SIG_reg[0]_46\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(14),
      Q => \SRL_SIG_reg[0]_46\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(15),
      Q => \SRL_SIG_reg[0]_46\(15),
      R => '0'
    );
\SRL_SIG_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(16),
      Q => \SRL_SIG_reg[0]_46\(16),
      R => '0'
    );
\SRL_SIG_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(17),
      Q => \SRL_SIG_reg[0]_46\(17),
      R => '0'
    );
\SRL_SIG_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(18),
      Q => \SRL_SIG_reg[0]_46\(18),
      R => '0'
    );
\SRL_SIG_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(19),
      Q => \SRL_SIG_reg[0]_46\(19),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \SRL_SIG_reg[0]_46\(1),
      R => '0'
    );
\SRL_SIG_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(20),
      Q => \SRL_SIG_reg[0]_46\(20),
      R => '0'
    );
\SRL_SIG_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(21),
      Q => \SRL_SIG_reg[0]_46\(21),
      R => '0'
    );
\SRL_SIG_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(22),
      Q => \SRL_SIG_reg[0]_46\(22),
      R => '0'
    );
\SRL_SIG_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(23),
      Q => \SRL_SIG_reg[0]_46\(23),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \SRL_SIG_reg[0]_46\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \SRL_SIG_reg[0]_46\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \SRL_SIG_reg[0]_46\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(5),
      Q => \SRL_SIG_reg[0]_46\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(6),
      Q => \SRL_SIG_reg[0]_46\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(7),
      Q => \SRL_SIG_reg[0]_46\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(8),
      Q => \SRL_SIG_reg[0]_46\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(9),
      Q => \SRL_SIG_reg[0]_46\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_46\(0),
      Q => \SRL_SIG_reg[1]_47\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_46\(10),
      Q => \SRL_SIG_reg[1]_47\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_46\(11),
      Q => \SRL_SIG_reg[1]_47\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_46\(12),
      Q => \SRL_SIG_reg[1]_47\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_46\(13),
      Q => \SRL_SIG_reg[1]_47\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_46\(14),
      Q => \SRL_SIG_reg[1]_47\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_46\(15),
      Q => \SRL_SIG_reg[1]_47\(15),
      R => '0'
    );
\SRL_SIG_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_46\(16),
      Q => \SRL_SIG_reg[1]_47\(16),
      R => '0'
    );
\SRL_SIG_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_46\(17),
      Q => \SRL_SIG_reg[1]_47\(17),
      R => '0'
    );
\SRL_SIG_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_46\(18),
      Q => \SRL_SIG_reg[1]_47\(18),
      R => '0'
    );
\SRL_SIG_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_46\(19),
      Q => \SRL_SIG_reg[1]_47\(19),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_46\(1),
      Q => \SRL_SIG_reg[1]_47\(1),
      R => '0'
    );
\SRL_SIG_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_46\(20),
      Q => \SRL_SIG_reg[1]_47\(20),
      R => '0'
    );
\SRL_SIG_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_46\(21),
      Q => \SRL_SIG_reg[1]_47\(21),
      R => '0'
    );
\SRL_SIG_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_46\(22),
      Q => \SRL_SIG_reg[1]_47\(22),
      R => '0'
    );
\SRL_SIG_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_46\(23),
      Q => \SRL_SIG_reg[1]_47\(23),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_46\(2),
      Q => \SRL_SIG_reg[1]_47\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_46\(3),
      Q => \SRL_SIG_reg[1]_47\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_46\(4),
      Q => \SRL_SIG_reg[1]_47\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_46\(5),
      Q => \SRL_SIG_reg[1]_47\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_46\(6),
      Q => \SRL_SIG_reg[1]_47\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_46\(7),
      Q => \SRL_SIG_reg[1]_47\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_46\(8),
      Q => \SRL_SIG_reg[1]_47\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_46\(9),
      Q => \SRL_SIG_reg[1]_47\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg_76 is
  port (
    if_din : out STD_LOGIC_VECTOR ( 23 downto 0 );
    push : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC;
    \SRL_SIG_reg[0][0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg_76 : entity is "main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg";
end main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg_76;

architecture STRUCTURE of main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg_76 is
  signal \SRL_SIG_reg[0]_58\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \SRL_SIG_reg[1]_59\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG[0][0]_i_1__9\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \SRL_SIG[0][10]_i_1__9\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \SRL_SIG[0][11]_i_1__9\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \SRL_SIG[0][12]_i_1__9\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \SRL_SIG[0][13]_i_1__9\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \SRL_SIG[0][14]_i_1__9\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \SRL_SIG[0][15]_i_1__9\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \SRL_SIG[0][16]_i_1__9\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \SRL_SIG[0][17]_i_1__9\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \SRL_SIG[0][18]_i_1__9\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \SRL_SIG[0][19]_i_1__9\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \SRL_SIG[0][1]_i_1__9\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \SRL_SIG[0][20]_i_1__9\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \SRL_SIG[0][21]_i_1__9\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \SRL_SIG[0][22]_i_1__9\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \SRL_SIG[0][23]_i_2__9\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \SRL_SIG[0][2]_i_1__9\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \SRL_SIG[0][3]_i_1__9\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \SRL_SIG[0][4]_i_1__9\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \SRL_SIG[0][5]_i_1__9\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \SRL_SIG[0][6]_i_1__9\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_1__9\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \SRL_SIG[0][8]_i_1__9\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \SRL_SIG[0][9]_i_1__9\ : label is "soft_lutpair305";
begin
\SRL_SIG[0][0]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_59\(0),
      I1 => \SRL_SIG_reg[0]_58\(0),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(0)
    );
\SRL_SIG[0][10]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_59\(10),
      I1 => \SRL_SIG_reg[0]_58\(10),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(10)
    );
\SRL_SIG[0][11]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_59\(11),
      I1 => \SRL_SIG_reg[0]_58\(11),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(11)
    );
\SRL_SIG[0][12]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_59\(12),
      I1 => \SRL_SIG_reg[0]_58\(12),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(12)
    );
\SRL_SIG[0][13]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_59\(13),
      I1 => \SRL_SIG_reg[0]_58\(13),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(13)
    );
\SRL_SIG[0][14]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_59\(14),
      I1 => \SRL_SIG_reg[0]_58\(14),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(14)
    );
\SRL_SIG[0][15]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_59\(15),
      I1 => \SRL_SIG_reg[0]_58\(15),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(15)
    );
\SRL_SIG[0][16]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_59\(16),
      I1 => \SRL_SIG_reg[0]_58\(16),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(16)
    );
\SRL_SIG[0][17]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_59\(17),
      I1 => \SRL_SIG_reg[0]_58\(17),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(17)
    );
\SRL_SIG[0][18]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_59\(18),
      I1 => \SRL_SIG_reg[0]_58\(18),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(18)
    );
\SRL_SIG[0][19]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_59\(19),
      I1 => \SRL_SIG_reg[0]_58\(19),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(19)
    );
\SRL_SIG[0][1]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_59\(1),
      I1 => \SRL_SIG_reg[0]_58\(1),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(1)
    );
\SRL_SIG[0][20]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_59\(20),
      I1 => \SRL_SIG_reg[0]_58\(20),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(20)
    );
\SRL_SIG[0][21]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_59\(21),
      I1 => \SRL_SIG_reg[0]_58\(21),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(21)
    );
\SRL_SIG[0][22]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_59\(22),
      I1 => \SRL_SIG_reg[0]_58\(22),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(22)
    );
\SRL_SIG[0][23]_i_2__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_59\(23),
      I1 => \SRL_SIG_reg[0]_58\(23),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(23)
    );
\SRL_SIG[0][2]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_59\(2),
      I1 => \SRL_SIG_reg[0]_58\(2),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(2)
    );
\SRL_SIG[0][3]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_59\(3),
      I1 => \SRL_SIG_reg[0]_58\(3),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(3)
    );
\SRL_SIG[0][4]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_59\(4),
      I1 => \SRL_SIG_reg[0]_58\(4),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(4)
    );
\SRL_SIG[0][5]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_59\(5),
      I1 => \SRL_SIG_reg[0]_58\(5),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(5)
    );
\SRL_SIG[0][6]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_59\(6),
      I1 => \SRL_SIG_reg[0]_58\(6),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(6)
    );
\SRL_SIG[0][7]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_59\(7),
      I1 => \SRL_SIG_reg[0]_58\(7),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(7)
    );
\SRL_SIG[0][8]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_59\(8),
      I1 => \SRL_SIG_reg[0]_58\(8),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(8)
    );
\SRL_SIG[0][9]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_59\(9),
      I1 => \SRL_SIG_reg[0]_58\(9),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(9)
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(0),
      Q => \SRL_SIG_reg[0]_58\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(10),
      Q => \SRL_SIG_reg[0]_58\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(11),
      Q => \SRL_SIG_reg[0]_58\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(12),
      Q => \SRL_SIG_reg[0]_58\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(13),
      Q => \SRL_SIG_reg[0]_58\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(14),
      Q => \SRL_SIG_reg[0]_58\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(15),
      Q => \SRL_SIG_reg[0]_58\(15),
      R => '0'
    );
\SRL_SIG_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(16),
      Q => \SRL_SIG_reg[0]_58\(16),
      R => '0'
    );
\SRL_SIG_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(17),
      Q => \SRL_SIG_reg[0]_58\(17),
      R => '0'
    );
\SRL_SIG_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(18),
      Q => \SRL_SIG_reg[0]_58\(18),
      R => '0'
    );
\SRL_SIG_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(19),
      Q => \SRL_SIG_reg[0]_58\(19),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(1),
      Q => \SRL_SIG_reg[0]_58\(1),
      R => '0'
    );
\SRL_SIG_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(20),
      Q => \SRL_SIG_reg[0]_58\(20),
      R => '0'
    );
\SRL_SIG_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(21),
      Q => \SRL_SIG_reg[0]_58\(21),
      R => '0'
    );
\SRL_SIG_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(22),
      Q => \SRL_SIG_reg[0]_58\(22),
      R => '0'
    );
\SRL_SIG_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(23),
      Q => \SRL_SIG_reg[0]_58\(23),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(2),
      Q => \SRL_SIG_reg[0]_58\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(3),
      Q => \SRL_SIG_reg[0]_58\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(4),
      Q => \SRL_SIG_reg[0]_58\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(5),
      Q => \SRL_SIG_reg[0]_58\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(6),
      Q => \SRL_SIG_reg[0]_58\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(7),
      Q => \SRL_SIG_reg[0]_58\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(8),
      Q => \SRL_SIG_reg[0]_58\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(9),
      Q => \SRL_SIG_reg[0]_58\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_58\(0),
      Q => \SRL_SIG_reg[1]_59\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_58\(10),
      Q => \SRL_SIG_reg[1]_59\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_58\(11),
      Q => \SRL_SIG_reg[1]_59\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_58\(12),
      Q => \SRL_SIG_reg[1]_59\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_58\(13),
      Q => \SRL_SIG_reg[1]_59\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_58\(14),
      Q => \SRL_SIG_reg[1]_59\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_58\(15),
      Q => \SRL_SIG_reg[1]_59\(15),
      R => '0'
    );
\SRL_SIG_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_58\(16),
      Q => \SRL_SIG_reg[1]_59\(16),
      R => '0'
    );
\SRL_SIG_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_58\(17),
      Q => \SRL_SIG_reg[1]_59\(17),
      R => '0'
    );
\SRL_SIG_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_58\(18),
      Q => \SRL_SIG_reg[1]_59\(18),
      R => '0'
    );
\SRL_SIG_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_58\(19),
      Q => \SRL_SIG_reg[1]_59\(19),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_58\(1),
      Q => \SRL_SIG_reg[1]_59\(1),
      R => '0'
    );
\SRL_SIG_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_58\(20),
      Q => \SRL_SIG_reg[1]_59\(20),
      R => '0'
    );
\SRL_SIG_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_58\(21),
      Q => \SRL_SIG_reg[1]_59\(21),
      R => '0'
    );
\SRL_SIG_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_58\(22),
      Q => \SRL_SIG_reg[1]_59\(22),
      R => '0'
    );
\SRL_SIG_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_58\(23),
      Q => \SRL_SIG_reg[1]_59\(23),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_58\(2),
      Q => \SRL_SIG_reg[1]_59\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_58\(3),
      Q => \SRL_SIG_reg[1]_59\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_58\(4),
      Q => \SRL_SIG_reg[1]_59\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_58\(5),
      Q => \SRL_SIG_reg[1]_59\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_58\(6),
      Q => \SRL_SIG_reg[1]_59\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_58\(7),
      Q => \SRL_SIG_reg[1]_59\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_58\(8),
      Q => \SRL_SIG_reg[1]_59\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_58\(9),
      Q => \SRL_SIG_reg[1]_59\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg_77 is
  port (
    \and_ln476_3_reg_392_reg[0]\ : out STD_LOGIC;
    \and_ln476_3_reg_392_reg[0]_0\ : out STD_LOGIC;
    \and_ln476_3_reg_392_reg[0]_1\ : out STD_LOGIC;
    \and_ln476_3_reg_392_reg[0]_2\ : out STD_LOGIC;
    \and_ln476_3_reg_392_reg[0]_3\ : out STD_LOGIC;
    \and_ln476_3_reg_392_reg[0]_4\ : out STD_LOGIC;
    \and_ln476_3_reg_392_reg[0]_5\ : out STD_LOGIC;
    \and_ln476_3_reg_392_reg[0]_6\ : out STD_LOGIC;
    \and_ln476_3_reg_392_reg[0]_7\ : out STD_LOGIC;
    \and_ln476_3_reg_392_reg[0]_8\ : out STD_LOGIC;
    \and_ln476_3_reg_392_reg[0]_9\ : out STD_LOGIC;
    \and_ln476_3_reg_392_reg[0]_10\ : out STD_LOGIC;
    \and_ln476_3_reg_392_reg[0]_11\ : out STD_LOGIC;
    \and_ln476_3_reg_392_reg[0]_12\ : out STD_LOGIC;
    \and_ln476_3_reg_392_reg[0]_13\ : out STD_LOGIC;
    \and_ln476_3_reg_392_reg[0]_14\ : out STD_LOGIC;
    \and_ln476_3_reg_392_reg[0]_15\ : out STD_LOGIC;
    \and_ln476_3_reg_392_reg[0]_16\ : out STD_LOGIC;
    \and_ln476_3_reg_392_reg[0]_17\ : out STD_LOGIC;
    \and_ln476_3_reg_392_reg[0]_18\ : out STD_LOGIC;
    \and_ln476_3_reg_392_reg[0]_19\ : out STD_LOGIC;
    \and_ln476_3_reg_392_reg[0]_20\ : out STD_LOGIC;
    \and_ln476_3_reg_392_reg[0]_21\ : out STD_LOGIC;
    \and_ln476_3_reg_392_reg[0]_22\ : out STD_LOGIC;
    and_ln476_3_reg_392 : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[0]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[7]\ : in STD_LOGIC;
    push : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg_77 : entity is "main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg";
end main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg_77;

architecture STRUCTURE of main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg_77 is
  signal \SRL_SIG_reg[0]_32\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \SRL_SIG_reg[1]_33\ : STD_LOGIC_VECTOR ( 23 downto 0 );
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(0),
      Q => \SRL_SIG_reg[0]_32\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(10),
      Q => \SRL_SIG_reg[0]_32\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(11),
      Q => \SRL_SIG_reg[0]_32\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(12),
      Q => \SRL_SIG_reg[0]_32\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(13),
      Q => \SRL_SIG_reg[0]_32\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(14),
      Q => \SRL_SIG_reg[0]_32\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(15),
      Q => \SRL_SIG_reg[0]_32\(15),
      R => '0'
    );
\SRL_SIG_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(16),
      Q => \SRL_SIG_reg[0]_32\(16),
      R => '0'
    );
\SRL_SIG_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(17),
      Q => \SRL_SIG_reg[0]_32\(17),
      R => '0'
    );
\SRL_SIG_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(18),
      Q => \SRL_SIG_reg[0]_32\(18),
      R => '0'
    );
\SRL_SIG_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(19),
      Q => \SRL_SIG_reg[0]_32\(19),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(1),
      Q => \SRL_SIG_reg[0]_32\(1),
      R => '0'
    );
\SRL_SIG_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(20),
      Q => \SRL_SIG_reg[0]_32\(20),
      R => '0'
    );
\SRL_SIG_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(21),
      Q => \SRL_SIG_reg[0]_32\(21),
      R => '0'
    );
\SRL_SIG_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(22),
      Q => \SRL_SIG_reg[0]_32\(22),
      R => '0'
    );
\SRL_SIG_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(23),
      Q => \SRL_SIG_reg[0]_32\(23),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(2),
      Q => \SRL_SIG_reg[0]_32\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(3),
      Q => \SRL_SIG_reg[0]_32\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(4),
      Q => \SRL_SIG_reg[0]_32\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(5),
      Q => \SRL_SIG_reg[0]_32\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(6),
      Q => \SRL_SIG_reg[0]_32\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(7),
      Q => \SRL_SIG_reg[0]_32\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(8),
      Q => \SRL_SIG_reg[0]_32\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(9),
      Q => \SRL_SIG_reg[0]_32\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_32\(0),
      Q => \SRL_SIG_reg[1]_33\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_32\(10),
      Q => \SRL_SIG_reg[1]_33\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_32\(11),
      Q => \SRL_SIG_reg[1]_33\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_32\(12),
      Q => \SRL_SIG_reg[1]_33\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_32\(13),
      Q => \SRL_SIG_reg[1]_33\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_32\(14),
      Q => \SRL_SIG_reg[1]_33\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_32\(15),
      Q => \SRL_SIG_reg[1]_33\(15),
      R => '0'
    );
\SRL_SIG_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_32\(16),
      Q => \SRL_SIG_reg[1]_33\(16),
      R => '0'
    );
\SRL_SIG_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_32\(17),
      Q => \SRL_SIG_reg[1]_33\(17),
      R => '0'
    );
\SRL_SIG_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_32\(18),
      Q => \SRL_SIG_reg[1]_33\(18),
      R => '0'
    );
\SRL_SIG_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_32\(19),
      Q => \SRL_SIG_reg[1]_33\(19),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_32\(1),
      Q => \SRL_SIG_reg[1]_33\(1),
      R => '0'
    );
\SRL_SIG_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_32\(20),
      Q => \SRL_SIG_reg[1]_33\(20),
      R => '0'
    );
\SRL_SIG_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_32\(21),
      Q => \SRL_SIG_reg[1]_33\(21),
      R => '0'
    );
\SRL_SIG_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_32\(22),
      Q => \SRL_SIG_reg[1]_33\(22),
      R => '0'
    );
\SRL_SIG_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_32\(23),
      Q => \SRL_SIG_reg[1]_33\(23),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_32\(2),
      Q => \SRL_SIG_reg[1]_33\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_32\(3),
      Q => \SRL_SIG_reg[1]_33\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_32\(4),
      Q => \SRL_SIG_reg[1]_33\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_32\(5),
      Q => \SRL_SIG_reg[1]_33\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_32\(6),
      Q => \SRL_SIG_reg[1]_33\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_32\(7),
      Q => \SRL_SIG_reg[1]_33\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_32\(8),
      Q => \SRL_SIG_reg[1]_33\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_32\(9),
      Q => \SRL_SIG_reg[1]_33\(9),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202200"
    )
        port map (
      I0 => and_ln476_3_reg_392,
      I1 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[0]\,
      I2 => \SRL_SIG_reg[1]_33\(0),
      I3 => \SRL_SIG_reg[0]_32\(0),
      I4 => \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[7]\,
      O => \and_ln476_3_reg_392_reg[0]_6\
    );
\ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202200"
    )
        port map (
      I0 => and_ln476_3_reg_392,
      I1 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[0]\,
      I2 => \SRL_SIG_reg[1]_33\(1),
      I3 => \SRL_SIG_reg[0]_32\(1),
      I4 => \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[7]\,
      O => \and_ln476_3_reg_392_reg[0]_5\
    );
\ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202200"
    )
        port map (
      I0 => and_ln476_3_reg_392,
      I1 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[0]\,
      I2 => \SRL_SIG_reg[1]_33\(2),
      I3 => \SRL_SIG_reg[0]_32\(2),
      I4 => \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[7]\,
      O => \and_ln476_3_reg_392_reg[0]_4\
    );
\ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202200"
    )
        port map (
      I0 => and_ln476_3_reg_392,
      I1 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[0]\,
      I2 => \SRL_SIG_reg[1]_33\(3),
      I3 => \SRL_SIG_reg[0]_32\(3),
      I4 => \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[7]\,
      O => \and_ln476_3_reg_392_reg[0]_3\
    );
\ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202200"
    )
        port map (
      I0 => and_ln476_3_reg_392,
      I1 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[0]\,
      I2 => \SRL_SIG_reg[1]_33\(4),
      I3 => \SRL_SIG_reg[0]_32\(4),
      I4 => \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[7]\,
      O => \and_ln476_3_reg_392_reg[0]_2\
    );
\ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202200"
    )
        port map (
      I0 => and_ln476_3_reg_392,
      I1 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[0]\,
      I2 => \SRL_SIG_reg[1]_33\(5),
      I3 => \SRL_SIG_reg[0]_32\(5),
      I4 => \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[7]\,
      O => \and_ln476_3_reg_392_reg[0]_1\
    );
\ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202200"
    )
        port map (
      I0 => and_ln476_3_reg_392,
      I1 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[0]\,
      I2 => \SRL_SIG_reg[1]_33\(6),
      I3 => \SRL_SIG_reg[0]_32\(6),
      I4 => \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[7]\,
      O => \and_ln476_3_reg_392_reg[0]_0\
    );
\ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202200"
    )
        port map (
      I0 => and_ln476_3_reg_392,
      I1 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[0]\,
      I2 => \SRL_SIG_reg[1]_33\(7),
      I3 => \SRL_SIG_reg[0]_32\(7),
      I4 => \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[7]\,
      O => \and_ln476_3_reg_392_reg[0]\
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202200"
    )
        port map (
      I0 => and_ln476_3_reg_392,
      I1 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[0]\,
      I2 => \SRL_SIG_reg[1]_33\(8),
      I3 => \SRL_SIG_reg[0]_32\(8),
      I4 => \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[7]\,
      O => \and_ln476_3_reg_392_reg[0]_14\
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202200"
    )
        port map (
      I0 => and_ln476_3_reg_392,
      I1 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[0]\,
      I2 => \SRL_SIG_reg[1]_33\(9),
      I3 => \SRL_SIG_reg[0]_32\(9),
      I4 => \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[7]\,
      O => \and_ln476_3_reg_392_reg[0]_13\
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202200"
    )
        port map (
      I0 => and_ln476_3_reg_392,
      I1 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[0]\,
      I2 => \SRL_SIG_reg[1]_33\(10),
      I3 => \SRL_SIG_reg[0]_32\(10),
      I4 => \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[7]\,
      O => \and_ln476_3_reg_392_reg[0]_12\
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202200"
    )
        port map (
      I0 => and_ln476_3_reg_392,
      I1 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[0]\,
      I2 => \SRL_SIG_reg[1]_33\(11),
      I3 => \SRL_SIG_reg[0]_32\(11),
      I4 => \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[7]\,
      O => \and_ln476_3_reg_392_reg[0]_11\
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202200"
    )
        port map (
      I0 => and_ln476_3_reg_392,
      I1 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[0]\,
      I2 => \SRL_SIG_reg[1]_33\(12),
      I3 => \SRL_SIG_reg[0]_32\(12),
      I4 => \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[7]\,
      O => \and_ln476_3_reg_392_reg[0]_10\
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202200"
    )
        port map (
      I0 => and_ln476_3_reg_392,
      I1 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[0]\,
      I2 => \SRL_SIG_reg[1]_33\(13),
      I3 => \SRL_SIG_reg[0]_32\(13),
      I4 => \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[7]\,
      O => \and_ln476_3_reg_392_reg[0]_9\
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202200"
    )
        port map (
      I0 => and_ln476_3_reg_392,
      I1 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[0]\,
      I2 => \SRL_SIG_reg[1]_33\(14),
      I3 => \SRL_SIG_reg[0]_32\(14),
      I4 => \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[7]\,
      O => \and_ln476_3_reg_392_reg[0]_8\
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202200"
    )
        port map (
      I0 => and_ln476_3_reg_392,
      I1 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[0]\,
      I2 => \SRL_SIG_reg[1]_33\(15),
      I3 => \SRL_SIG_reg[0]_32\(15),
      I4 => \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[7]\,
      O => \and_ln476_3_reg_392_reg[0]_7\
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202200"
    )
        port map (
      I0 => and_ln476_3_reg_392,
      I1 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[0]\,
      I2 => \SRL_SIG_reg[1]_33\(16),
      I3 => \SRL_SIG_reg[0]_32\(16),
      I4 => \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[7]\,
      O => \and_ln476_3_reg_392_reg[0]_22\
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202200"
    )
        port map (
      I0 => and_ln476_3_reg_392,
      I1 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[0]\,
      I2 => \SRL_SIG_reg[1]_33\(17),
      I3 => \SRL_SIG_reg[0]_32\(17),
      I4 => \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[7]\,
      O => \and_ln476_3_reg_392_reg[0]_21\
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202200"
    )
        port map (
      I0 => and_ln476_3_reg_392,
      I1 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[0]\,
      I2 => \SRL_SIG_reg[1]_33\(18),
      I3 => \SRL_SIG_reg[0]_32\(18),
      I4 => \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[7]\,
      O => \and_ln476_3_reg_392_reg[0]_20\
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202200"
    )
        port map (
      I0 => and_ln476_3_reg_392,
      I1 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[0]\,
      I2 => \SRL_SIG_reg[1]_33\(19),
      I3 => \SRL_SIG_reg[0]_32\(19),
      I4 => \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[7]\,
      O => \and_ln476_3_reg_392_reg[0]_19\
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202200"
    )
        port map (
      I0 => and_ln476_3_reg_392,
      I1 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[0]\,
      I2 => \SRL_SIG_reg[1]_33\(20),
      I3 => \SRL_SIG_reg[0]_32\(20),
      I4 => \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[7]\,
      O => \and_ln476_3_reg_392_reg[0]_18\
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202200"
    )
        port map (
      I0 => and_ln476_3_reg_392,
      I1 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[0]\,
      I2 => \SRL_SIG_reg[1]_33\(21),
      I3 => \SRL_SIG_reg[0]_32\(21),
      I4 => \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[7]\,
      O => \and_ln476_3_reg_392_reg[0]_17\
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202200"
    )
        port map (
      I0 => and_ln476_3_reg_392,
      I1 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[0]\,
      I2 => \SRL_SIG_reg[1]_33\(22),
      I3 => \SRL_SIG_reg[0]_32\(22),
      I4 => \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[7]\,
      O => \and_ln476_3_reg_392_reg[0]_16\
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202200"
    )
        port map (
      I0 => and_ln476_3_reg_392,
      I1 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[0]\,
      I2 => \SRL_SIG_reg[1]_33\(23),
      I3 => \SRL_SIG_reg[0]_32\(23),
      I4 => \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[7]\,
      O => \and_ln476_3_reg_392_reg[0]_15\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg_78 is
  port (
    if_din : out STD_LOGIC_VECTOR ( 23 downto 0 );
    push : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC;
    \SRL_SIG_reg[0][0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg_78 : entity is "main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg";
end main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg_78;

architecture STRUCTURE of main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg_78 is
  signal \SRL_SIG_reg[0]_8\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \SRL_SIG_reg[1]_9\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG[0][0]_i_1__2\ : label is "soft_lutpair730";
  attribute SOFT_HLUTNM of \SRL_SIG[0][10]_i_1__2\ : label is "soft_lutpair735";
  attribute SOFT_HLUTNM of \SRL_SIG[0][11]_i_1__2\ : label is "soft_lutpair735";
  attribute SOFT_HLUTNM of \SRL_SIG[0][12]_i_1__2\ : label is "soft_lutpair736";
  attribute SOFT_HLUTNM of \SRL_SIG[0][13]_i_1__2\ : label is "soft_lutpair736";
  attribute SOFT_HLUTNM of \SRL_SIG[0][14]_i_1__2\ : label is "soft_lutpair737";
  attribute SOFT_HLUTNM of \SRL_SIG[0][15]_i_1__2\ : label is "soft_lutpair737";
  attribute SOFT_HLUTNM of \SRL_SIG[0][16]_i_1__2\ : label is "soft_lutpair738";
  attribute SOFT_HLUTNM of \SRL_SIG[0][17]_i_1__2\ : label is "soft_lutpair738";
  attribute SOFT_HLUTNM of \SRL_SIG[0][18]_i_1__2\ : label is "soft_lutpair739";
  attribute SOFT_HLUTNM of \SRL_SIG[0][19]_i_1__2\ : label is "soft_lutpair739";
  attribute SOFT_HLUTNM of \SRL_SIG[0][1]_i_1__2\ : label is "soft_lutpair730";
  attribute SOFT_HLUTNM of \SRL_SIG[0][20]_i_1__2\ : label is "soft_lutpair740";
  attribute SOFT_HLUTNM of \SRL_SIG[0][21]_i_1__2\ : label is "soft_lutpair740";
  attribute SOFT_HLUTNM of \SRL_SIG[0][22]_i_1__2\ : label is "soft_lutpair741";
  attribute SOFT_HLUTNM of \SRL_SIG[0][23]_i_2__2\ : label is "soft_lutpair741";
  attribute SOFT_HLUTNM of \SRL_SIG[0][2]_i_1__2\ : label is "soft_lutpair731";
  attribute SOFT_HLUTNM of \SRL_SIG[0][3]_i_1__2\ : label is "soft_lutpair731";
  attribute SOFT_HLUTNM of \SRL_SIG[0][4]_i_1__2\ : label is "soft_lutpair732";
  attribute SOFT_HLUTNM of \SRL_SIG[0][5]_i_1__2\ : label is "soft_lutpair732";
  attribute SOFT_HLUTNM of \SRL_SIG[0][6]_i_1__2\ : label is "soft_lutpair733";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_1__2\ : label is "soft_lutpair733";
  attribute SOFT_HLUTNM of \SRL_SIG[0][8]_i_1__2\ : label is "soft_lutpair734";
  attribute SOFT_HLUTNM of \SRL_SIG[0][9]_i_1__2\ : label is "soft_lutpair734";
begin
\SRL_SIG[0][0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_9\(0),
      I1 => \SRL_SIG_reg[0]_8\(0),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(0)
    );
\SRL_SIG[0][10]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_9\(10),
      I1 => \SRL_SIG_reg[0]_8\(10),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(10)
    );
\SRL_SIG[0][11]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_9\(11),
      I1 => \SRL_SIG_reg[0]_8\(11),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(11)
    );
\SRL_SIG[0][12]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_9\(12),
      I1 => \SRL_SIG_reg[0]_8\(12),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(12)
    );
\SRL_SIG[0][13]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_9\(13),
      I1 => \SRL_SIG_reg[0]_8\(13),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(13)
    );
\SRL_SIG[0][14]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_9\(14),
      I1 => \SRL_SIG_reg[0]_8\(14),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(14)
    );
\SRL_SIG[0][15]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_9\(15),
      I1 => \SRL_SIG_reg[0]_8\(15),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(15)
    );
\SRL_SIG[0][16]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_9\(16),
      I1 => \SRL_SIG_reg[0]_8\(16),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(16)
    );
\SRL_SIG[0][17]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_9\(17),
      I1 => \SRL_SIG_reg[0]_8\(17),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(17)
    );
\SRL_SIG[0][18]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_9\(18),
      I1 => \SRL_SIG_reg[0]_8\(18),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(18)
    );
\SRL_SIG[0][19]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_9\(19),
      I1 => \SRL_SIG_reg[0]_8\(19),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(19)
    );
\SRL_SIG[0][1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_9\(1),
      I1 => \SRL_SIG_reg[0]_8\(1),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(1)
    );
\SRL_SIG[0][20]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_9\(20),
      I1 => \SRL_SIG_reg[0]_8\(20),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(20)
    );
\SRL_SIG[0][21]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_9\(21),
      I1 => \SRL_SIG_reg[0]_8\(21),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(21)
    );
\SRL_SIG[0][22]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_9\(22),
      I1 => \SRL_SIG_reg[0]_8\(22),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(22)
    );
\SRL_SIG[0][23]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_9\(23),
      I1 => \SRL_SIG_reg[0]_8\(23),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(23)
    );
\SRL_SIG[0][2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_9\(2),
      I1 => \SRL_SIG_reg[0]_8\(2),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(2)
    );
\SRL_SIG[0][3]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_9\(3),
      I1 => \SRL_SIG_reg[0]_8\(3),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(3)
    );
\SRL_SIG[0][4]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_9\(4),
      I1 => \SRL_SIG_reg[0]_8\(4),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(4)
    );
\SRL_SIG[0][5]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_9\(5),
      I1 => \SRL_SIG_reg[0]_8\(5),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(5)
    );
\SRL_SIG[0][6]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_9\(6),
      I1 => \SRL_SIG_reg[0]_8\(6),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(6)
    );
\SRL_SIG[0][7]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_9\(7),
      I1 => \SRL_SIG_reg[0]_8\(7),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(7)
    );
\SRL_SIG[0][8]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_9\(8),
      I1 => \SRL_SIG_reg[0]_8\(8),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(8)
    );
\SRL_SIG[0][9]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_9\(9),
      I1 => \SRL_SIG_reg[0]_8\(9),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(9)
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(0),
      Q => \SRL_SIG_reg[0]_8\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(10),
      Q => \SRL_SIG_reg[0]_8\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(11),
      Q => \SRL_SIG_reg[0]_8\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(12),
      Q => \SRL_SIG_reg[0]_8\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(13),
      Q => \SRL_SIG_reg[0]_8\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(14),
      Q => \SRL_SIG_reg[0]_8\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(15),
      Q => \SRL_SIG_reg[0]_8\(15),
      R => '0'
    );
\SRL_SIG_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(16),
      Q => \SRL_SIG_reg[0]_8\(16),
      R => '0'
    );
\SRL_SIG_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(17),
      Q => \SRL_SIG_reg[0]_8\(17),
      R => '0'
    );
\SRL_SIG_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(18),
      Q => \SRL_SIG_reg[0]_8\(18),
      R => '0'
    );
\SRL_SIG_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(19),
      Q => \SRL_SIG_reg[0]_8\(19),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(1),
      Q => \SRL_SIG_reg[0]_8\(1),
      R => '0'
    );
\SRL_SIG_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(20),
      Q => \SRL_SIG_reg[0]_8\(20),
      R => '0'
    );
\SRL_SIG_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(21),
      Q => \SRL_SIG_reg[0]_8\(21),
      R => '0'
    );
\SRL_SIG_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(22),
      Q => \SRL_SIG_reg[0]_8\(22),
      R => '0'
    );
\SRL_SIG_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(23),
      Q => \SRL_SIG_reg[0]_8\(23),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(2),
      Q => \SRL_SIG_reg[0]_8\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(3),
      Q => \SRL_SIG_reg[0]_8\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(4),
      Q => \SRL_SIG_reg[0]_8\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(5),
      Q => \SRL_SIG_reg[0]_8\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(6),
      Q => \SRL_SIG_reg[0]_8\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(7),
      Q => \SRL_SIG_reg[0]_8\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(8),
      Q => \SRL_SIG_reg[0]_8\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(9),
      Q => \SRL_SIG_reg[0]_8\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_8\(0),
      Q => \SRL_SIG_reg[1]_9\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_8\(10),
      Q => \SRL_SIG_reg[1]_9\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_8\(11),
      Q => \SRL_SIG_reg[1]_9\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_8\(12),
      Q => \SRL_SIG_reg[1]_9\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_8\(13),
      Q => \SRL_SIG_reg[1]_9\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_8\(14),
      Q => \SRL_SIG_reg[1]_9\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_8\(15),
      Q => \SRL_SIG_reg[1]_9\(15),
      R => '0'
    );
\SRL_SIG_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_8\(16),
      Q => \SRL_SIG_reg[1]_9\(16),
      R => '0'
    );
\SRL_SIG_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_8\(17),
      Q => \SRL_SIG_reg[1]_9\(17),
      R => '0'
    );
\SRL_SIG_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_8\(18),
      Q => \SRL_SIG_reg[1]_9\(18),
      R => '0'
    );
\SRL_SIG_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_8\(19),
      Q => \SRL_SIG_reg[1]_9\(19),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_8\(1),
      Q => \SRL_SIG_reg[1]_9\(1),
      R => '0'
    );
\SRL_SIG_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_8\(20),
      Q => \SRL_SIG_reg[1]_9\(20),
      R => '0'
    );
\SRL_SIG_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_8\(21),
      Q => \SRL_SIG_reg[1]_9\(21),
      R => '0'
    );
\SRL_SIG_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_8\(22),
      Q => \SRL_SIG_reg[1]_9\(22),
      R => '0'
    );
\SRL_SIG_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_8\(23),
      Q => \SRL_SIG_reg[1]_9\(23),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_8\(2),
      Q => \SRL_SIG_reg[1]_9\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_8\(3),
      Q => \SRL_SIG_reg[1]_9\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_8\(4),
      Q => \SRL_SIG_reg[1]_9\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_8\(5),
      Q => \SRL_SIG_reg[1]_9\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_8\(6),
      Q => \SRL_SIG_reg[1]_9\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_8\(7),
      Q => \SRL_SIG_reg[1]_9\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_8\(8),
      Q => \SRL_SIG_reg[1]_9\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_8\(9),
      Q => \SRL_SIG_reg[1]_9\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg_79 is
  port (
    if_din : out STD_LOGIC_VECTOR ( 23 downto 0 );
    push : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC;
    \SRL_SIG_reg[0][0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg_79 : entity is "main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg";
end main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg_79;

architecture STRUCTURE of main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg_79 is
  signal \SRL_SIG_reg[0]_20\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \SRL_SIG_reg[1]_21\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG[0][0]_i_1__4\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \SRL_SIG[0][10]_i_1__4\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \SRL_SIG[0][11]_i_1__4\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \SRL_SIG[0][12]_i_1__4\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \SRL_SIG[0][13]_i_1__4\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \SRL_SIG[0][14]_i_1__4\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \SRL_SIG[0][15]_i_1__4\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \SRL_SIG[0][16]_i_1__4\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \SRL_SIG[0][17]_i_1__4\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \SRL_SIG[0][18]_i_1__4\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \SRL_SIG[0][19]_i_1__4\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \SRL_SIG[0][1]_i_1__4\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \SRL_SIG[0][20]_i_1__4\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \SRL_SIG[0][21]_i_1__4\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \SRL_SIG[0][22]_i_1__4\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \SRL_SIG[0][23]_i_2__4\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \SRL_SIG[0][2]_i_1__4\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \SRL_SIG[0][3]_i_1__4\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \SRL_SIG[0][4]_i_1__4\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \SRL_SIG[0][5]_i_1__4\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \SRL_SIG[0][6]_i_1__4\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_1__4\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \SRL_SIG[0][8]_i_1__4\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \SRL_SIG[0][9]_i_1__4\ : label is "soft_lutpair253";
begin
\SRL_SIG[0][0]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_21\(0),
      I1 => \SRL_SIG_reg[0]_20\(0),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(0)
    );
\SRL_SIG[0][10]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_21\(10),
      I1 => \SRL_SIG_reg[0]_20\(10),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(10)
    );
\SRL_SIG[0][11]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_21\(11),
      I1 => \SRL_SIG_reg[0]_20\(11),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(11)
    );
\SRL_SIG[0][12]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_21\(12),
      I1 => \SRL_SIG_reg[0]_20\(12),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(12)
    );
\SRL_SIG[0][13]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_21\(13),
      I1 => \SRL_SIG_reg[0]_20\(13),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(13)
    );
\SRL_SIG[0][14]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_21\(14),
      I1 => \SRL_SIG_reg[0]_20\(14),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(14)
    );
\SRL_SIG[0][15]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_21\(15),
      I1 => \SRL_SIG_reg[0]_20\(15),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(15)
    );
\SRL_SIG[0][16]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_21\(16),
      I1 => \SRL_SIG_reg[0]_20\(16),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(16)
    );
\SRL_SIG[0][17]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_21\(17),
      I1 => \SRL_SIG_reg[0]_20\(17),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(17)
    );
\SRL_SIG[0][18]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_21\(18),
      I1 => \SRL_SIG_reg[0]_20\(18),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(18)
    );
\SRL_SIG[0][19]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_21\(19),
      I1 => \SRL_SIG_reg[0]_20\(19),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(19)
    );
\SRL_SIG[0][1]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_21\(1),
      I1 => \SRL_SIG_reg[0]_20\(1),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(1)
    );
\SRL_SIG[0][20]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_21\(20),
      I1 => \SRL_SIG_reg[0]_20\(20),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(20)
    );
\SRL_SIG[0][21]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_21\(21),
      I1 => \SRL_SIG_reg[0]_20\(21),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(21)
    );
\SRL_SIG[0][22]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_21\(22),
      I1 => \SRL_SIG_reg[0]_20\(22),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(22)
    );
\SRL_SIG[0][23]_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_21\(23),
      I1 => \SRL_SIG_reg[0]_20\(23),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(23)
    );
\SRL_SIG[0][2]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_21\(2),
      I1 => \SRL_SIG_reg[0]_20\(2),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(2)
    );
\SRL_SIG[0][3]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_21\(3),
      I1 => \SRL_SIG_reg[0]_20\(3),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(3)
    );
\SRL_SIG[0][4]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_21\(4),
      I1 => \SRL_SIG_reg[0]_20\(4),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(4)
    );
\SRL_SIG[0][5]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_21\(5),
      I1 => \SRL_SIG_reg[0]_20\(5),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(5)
    );
\SRL_SIG[0][6]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_21\(6),
      I1 => \SRL_SIG_reg[0]_20\(6),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(6)
    );
\SRL_SIG[0][7]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_21\(7),
      I1 => \SRL_SIG_reg[0]_20\(7),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(7)
    );
\SRL_SIG[0][8]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_21\(8),
      I1 => \SRL_SIG_reg[0]_20\(8),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(8)
    );
\SRL_SIG[0][9]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_21\(9),
      I1 => \SRL_SIG_reg[0]_20\(9),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(9)
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(0),
      Q => \SRL_SIG_reg[0]_20\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(10),
      Q => \SRL_SIG_reg[0]_20\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(11),
      Q => \SRL_SIG_reg[0]_20\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(12),
      Q => \SRL_SIG_reg[0]_20\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(13),
      Q => \SRL_SIG_reg[0]_20\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(14),
      Q => \SRL_SIG_reg[0]_20\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(15),
      Q => \SRL_SIG_reg[0]_20\(15),
      R => '0'
    );
\SRL_SIG_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(16),
      Q => \SRL_SIG_reg[0]_20\(16),
      R => '0'
    );
\SRL_SIG_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(17),
      Q => \SRL_SIG_reg[0]_20\(17),
      R => '0'
    );
\SRL_SIG_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(18),
      Q => \SRL_SIG_reg[0]_20\(18),
      R => '0'
    );
\SRL_SIG_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(19),
      Q => \SRL_SIG_reg[0]_20\(19),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(1),
      Q => \SRL_SIG_reg[0]_20\(1),
      R => '0'
    );
\SRL_SIG_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(20),
      Q => \SRL_SIG_reg[0]_20\(20),
      R => '0'
    );
\SRL_SIG_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(21),
      Q => \SRL_SIG_reg[0]_20\(21),
      R => '0'
    );
\SRL_SIG_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(22),
      Q => \SRL_SIG_reg[0]_20\(22),
      R => '0'
    );
\SRL_SIG_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(23),
      Q => \SRL_SIG_reg[0]_20\(23),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(2),
      Q => \SRL_SIG_reg[0]_20\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(3),
      Q => \SRL_SIG_reg[0]_20\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(4),
      Q => \SRL_SIG_reg[0]_20\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(5),
      Q => \SRL_SIG_reg[0]_20\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(6),
      Q => \SRL_SIG_reg[0]_20\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(7),
      Q => \SRL_SIG_reg[0]_20\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(8),
      Q => \SRL_SIG_reg[0]_20\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(9),
      Q => \SRL_SIG_reg[0]_20\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_20\(0),
      Q => \SRL_SIG_reg[1]_21\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_20\(10),
      Q => \SRL_SIG_reg[1]_21\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_20\(11),
      Q => \SRL_SIG_reg[1]_21\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_20\(12),
      Q => \SRL_SIG_reg[1]_21\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_20\(13),
      Q => \SRL_SIG_reg[1]_21\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_20\(14),
      Q => \SRL_SIG_reg[1]_21\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_20\(15),
      Q => \SRL_SIG_reg[1]_21\(15),
      R => '0'
    );
\SRL_SIG_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_20\(16),
      Q => \SRL_SIG_reg[1]_21\(16),
      R => '0'
    );
\SRL_SIG_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_20\(17),
      Q => \SRL_SIG_reg[1]_21\(17),
      R => '0'
    );
\SRL_SIG_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_20\(18),
      Q => \SRL_SIG_reg[1]_21\(18),
      R => '0'
    );
\SRL_SIG_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_20\(19),
      Q => \SRL_SIG_reg[1]_21\(19),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_20\(1),
      Q => \SRL_SIG_reg[1]_21\(1),
      R => '0'
    );
\SRL_SIG_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_20\(20),
      Q => \SRL_SIG_reg[1]_21\(20),
      R => '0'
    );
\SRL_SIG_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_20\(21),
      Q => \SRL_SIG_reg[1]_21\(21),
      R => '0'
    );
\SRL_SIG_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_20\(22),
      Q => \SRL_SIG_reg[1]_21\(22),
      R => '0'
    );
\SRL_SIG_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_20\(23),
      Q => \SRL_SIG_reg[1]_21\(23),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_20\(2),
      Q => \SRL_SIG_reg[1]_21\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_20\(3),
      Q => \SRL_SIG_reg[1]_21\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_20\(4),
      Q => \SRL_SIG_reg[1]_21\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_20\(5),
      Q => \SRL_SIG_reg[1]_21\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_20\(6),
      Q => \SRL_SIG_reg[1]_21\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_20\(7),
      Q => \SRL_SIG_reg[1]_21\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_20\(8),
      Q => \SRL_SIG_reg[1]_21\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_20\(9),
      Q => \SRL_SIG_reg[1]_21\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg_80 is
  port (
    if_din : out STD_LOGIC_VECTOR ( 23 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC;
    \SRL_SIG_reg[0][0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg_80 : entity is "main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg";
end main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg_80;

architecture STRUCTURE of main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg_80 is
  signal \SRL_SIG_reg[0]_14\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \SRL_SIG_reg[1]_15\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG[0][0]_i_1__3\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \SRL_SIG[0][10]_i_1__3\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \SRL_SIG[0][11]_i_1__3\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \SRL_SIG[0][12]_i_1__3\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \SRL_SIG[0][13]_i_1__3\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \SRL_SIG[0][14]_i_1__3\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \SRL_SIG[0][15]_i_1__3\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \SRL_SIG[0][16]_i_1__3\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \SRL_SIG[0][17]_i_1__3\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \SRL_SIG[0][18]_i_1__3\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \SRL_SIG[0][19]_i_1__3\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \SRL_SIG[0][1]_i_1__3\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \SRL_SIG[0][20]_i_1__3\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \SRL_SIG[0][21]_i_1__3\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \SRL_SIG[0][22]_i_1__3\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \SRL_SIG[0][23]_i_2__3\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \SRL_SIG[0][2]_i_1__3\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \SRL_SIG[0][3]_i_1__3\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \SRL_SIG[0][4]_i_1__3\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \SRL_SIG[0][5]_i_1__3\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \SRL_SIG[0][6]_i_1__3\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_1__3\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \SRL_SIG[0][8]_i_1__3\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \SRL_SIG[0][9]_i_1__3\ : label is "soft_lutpair240";
begin
\SRL_SIG[0][0]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_15\(0),
      I1 => \SRL_SIG_reg[0]_14\(0),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(0)
    );
\SRL_SIG[0][10]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_15\(10),
      I1 => \SRL_SIG_reg[0]_14\(10),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(10)
    );
\SRL_SIG[0][11]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_15\(11),
      I1 => \SRL_SIG_reg[0]_14\(11),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(11)
    );
\SRL_SIG[0][12]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_15\(12),
      I1 => \SRL_SIG_reg[0]_14\(12),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(12)
    );
\SRL_SIG[0][13]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_15\(13),
      I1 => \SRL_SIG_reg[0]_14\(13),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(13)
    );
\SRL_SIG[0][14]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_15\(14),
      I1 => \SRL_SIG_reg[0]_14\(14),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(14)
    );
\SRL_SIG[0][15]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_15\(15),
      I1 => \SRL_SIG_reg[0]_14\(15),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(15)
    );
\SRL_SIG[0][16]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_15\(16),
      I1 => \SRL_SIG_reg[0]_14\(16),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(16)
    );
\SRL_SIG[0][17]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_15\(17),
      I1 => \SRL_SIG_reg[0]_14\(17),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(17)
    );
\SRL_SIG[0][18]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_15\(18),
      I1 => \SRL_SIG_reg[0]_14\(18),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(18)
    );
\SRL_SIG[0][19]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_15\(19),
      I1 => \SRL_SIG_reg[0]_14\(19),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(19)
    );
\SRL_SIG[0][1]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_15\(1),
      I1 => \SRL_SIG_reg[0]_14\(1),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(1)
    );
\SRL_SIG[0][20]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_15\(20),
      I1 => \SRL_SIG_reg[0]_14\(20),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(20)
    );
\SRL_SIG[0][21]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_15\(21),
      I1 => \SRL_SIG_reg[0]_14\(21),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(21)
    );
\SRL_SIG[0][22]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_15\(22),
      I1 => \SRL_SIG_reg[0]_14\(22),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(22)
    );
\SRL_SIG[0][23]_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_15\(23),
      I1 => \SRL_SIG_reg[0]_14\(23),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(23)
    );
\SRL_SIG[0][2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_15\(2),
      I1 => \SRL_SIG_reg[0]_14\(2),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(2)
    );
\SRL_SIG[0][3]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_15\(3),
      I1 => \SRL_SIG_reg[0]_14\(3),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(3)
    );
\SRL_SIG[0][4]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_15\(4),
      I1 => \SRL_SIG_reg[0]_14\(4),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(4)
    );
\SRL_SIG[0][5]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_15\(5),
      I1 => \SRL_SIG_reg[0]_14\(5),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(5)
    );
\SRL_SIG[0][6]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_15\(6),
      I1 => \SRL_SIG_reg[0]_14\(6),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(6)
    );
\SRL_SIG[0][7]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_15\(7),
      I1 => \SRL_SIG_reg[0]_14\(7),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(7)
    );
\SRL_SIG[0][8]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_15\(8),
      I1 => \SRL_SIG_reg[0]_14\(8),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(8)
    );
\SRL_SIG[0][9]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_15\(9),
      I1 => \SRL_SIG_reg[0]_14\(9),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(9)
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \SRL_SIG_reg[0]_14\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(10),
      Q => \SRL_SIG_reg[0]_14\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(11),
      Q => \SRL_SIG_reg[0]_14\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(12),
      Q => \SRL_SIG_reg[0]_14\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(13),
      Q => \SRL_SIG_reg[0]_14\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(14),
      Q => \SRL_SIG_reg[0]_14\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(15),
      Q => \SRL_SIG_reg[0]_14\(15),
      R => '0'
    );
\SRL_SIG_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(16),
      Q => \SRL_SIG_reg[0]_14\(16),
      R => '0'
    );
\SRL_SIG_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(17),
      Q => \SRL_SIG_reg[0]_14\(17),
      R => '0'
    );
\SRL_SIG_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(18),
      Q => \SRL_SIG_reg[0]_14\(18),
      R => '0'
    );
\SRL_SIG_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(19),
      Q => \SRL_SIG_reg[0]_14\(19),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \SRL_SIG_reg[0]_14\(1),
      R => '0'
    );
\SRL_SIG_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(20),
      Q => \SRL_SIG_reg[0]_14\(20),
      R => '0'
    );
\SRL_SIG_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(21),
      Q => \SRL_SIG_reg[0]_14\(21),
      R => '0'
    );
\SRL_SIG_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(22),
      Q => \SRL_SIG_reg[0]_14\(22),
      R => '0'
    );
\SRL_SIG_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(23),
      Q => \SRL_SIG_reg[0]_14\(23),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \SRL_SIG_reg[0]_14\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \SRL_SIG_reg[0]_14\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \SRL_SIG_reg[0]_14\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(5),
      Q => \SRL_SIG_reg[0]_14\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(6),
      Q => \SRL_SIG_reg[0]_14\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(7),
      Q => \SRL_SIG_reg[0]_14\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(8),
      Q => \SRL_SIG_reg[0]_14\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(9),
      Q => \SRL_SIG_reg[0]_14\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_14\(0),
      Q => \SRL_SIG_reg[1]_15\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_14\(10),
      Q => \SRL_SIG_reg[1]_15\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_14\(11),
      Q => \SRL_SIG_reg[1]_15\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_14\(12),
      Q => \SRL_SIG_reg[1]_15\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_14\(13),
      Q => \SRL_SIG_reg[1]_15\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_14\(14),
      Q => \SRL_SIG_reg[1]_15\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_14\(15),
      Q => \SRL_SIG_reg[1]_15\(15),
      R => '0'
    );
\SRL_SIG_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_14\(16),
      Q => \SRL_SIG_reg[1]_15\(16),
      R => '0'
    );
\SRL_SIG_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_14\(17),
      Q => \SRL_SIG_reg[1]_15\(17),
      R => '0'
    );
\SRL_SIG_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_14\(18),
      Q => \SRL_SIG_reg[1]_15\(18),
      R => '0'
    );
\SRL_SIG_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_14\(19),
      Q => \SRL_SIG_reg[1]_15\(19),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_14\(1),
      Q => \SRL_SIG_reg[1]_15\(1),
      R => '0'
    );
\SRL_SIG_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_14\(20),
      Q => \SRL_SIG_reg[1]_15\(20),
      R => '0'
    );
\SRL_SIG_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_14\(21),
      Q => \SRL_SIG_reg[1]_15\(21),
      R => '0'
    );
\SRL_SIG_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_14\(22),
      Q => \SRL_SIG_reg[1]_15\(22),
      R => '0'
    );
\SRL_SIG_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_14\(23),
      Q => \SRL_SIG_reg[1]_15\(23),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_14\(2),
      Q => \SRL_SIG_reg[1]_15\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_14\(3),
      Q => \SRL_SIG_reg[1]_15\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_14\(4),
      Q => \SRL_SIG_reg[1]_15\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_14\(5),
      Q => \SRL_SIG_reg[1]_15\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_14\(6),
      Q => \SRL_SIG_reg[1]_15\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_14\(7),
      Q => \SRL_SIG_reg[1]_15\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_14\(8),
      Q => \SRL_SIG_reg[1]_15\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_14\(9),
      Q => \SRL_SIG_reg[1]_15\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg_81 is
  port (
    if_din : out STD_LOGIC_VECTOR ( 23 downto 0 );
    push : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC;
    \SRL_SIG_reg[0][0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg_81 : entity is "main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg";
end main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg_81;

architecture STRUCTURE of main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg_81 is
  signal \SRL_SIG_reg[0]_26\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \SRL_SIG_reg[1]_27\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG[0][0]_i_1__5\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \SRL_SIG[0][10]_i_1__5\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \SRL_SIG[0][11]_i_1__5\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \SRL_SIG[0][12]_i_1__5\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \SRL_SIG[0][13]_i_1__5\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \SRL_SIG[0][14]_i_1__5\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \SRL_SIG[0][15]_i_1__5\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \SRL_SIG[0][16]_i_1__5\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \SRL_SIG[0][17]_i_1__5\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \SRL_SIG[0][18]_i_1__5\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \SRL_SIG[0][19]_i_1__5\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \SRL_SIG[0][1]_i_1__5\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \SRL_SIG[0][20]_i_1__5\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \SRL_SIG[0][21]_i_1__5\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \SRL_SIG[0][22]_i_1__5\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \SRL_SIG[0][23]_i_2__5\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \SRL_SIG[0][2]_i_1__5\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \SRL_SIG[0][3]_i_1__5\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \SRL_SIG[0][4]_i_1__5\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \SRL_SIG[0][5]_i_1__5\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \SRL_SIG[0][6]_i_1__5\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_1__5\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \SRL_SIG[0][8]_i_1__5\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \SRL_SIG[0][9]_i_1__5\ : label is "soft_lutpair266";
begin
\SRL_SIG[0][0]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_27\(0),
      I1 => \SRL_SIG_reg[0]_26\(0),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(0)
    );
\SRL_SIG[0][10]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_27\(10),
      I1 => \SRL_SIG_reg[0]_26\(10),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(10)
    );
\SRL_SIG[0][11]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_27\(11),
      I1 => \SRL_SIG_reg[0]_26\(11),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(11)
    );
\SRL_SIG[0][12]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_27\(12),
      I1 => \SRL_SIG_reg[0]_26\(12),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(12)
    );
\SRL_SIG[0][13]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_27\(13),
      I1 => \SRL_SIG_reg[0]_26\(13),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(13)
    );
\SRL_SIG[0][14]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_27\(14),
      I1 => \SRL_SIG_reg[0]_26\(14),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(14)
    );
\SRL_SIG[0][15]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_27\(15),
      I1 => \SRL_SIG_reg[0]_26\(15),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(15)
    );
\SRL_SIG[0][16]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_27\(16),
      I1 => \SRL_SIG_reg[0]_26\(16),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(16)
    );
\SRL_SIG[0][17]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_27\(17),
      I1 => \SRL_SIG_reg[0]_26\(17),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(17)
    );
\SRL_SIG[0][18]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_27\(18),
      I1 => \SRL_SIG_reg[0]_26\(18),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(18)
    );
\SRL_SIG[0][19]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_27\(19),
      I1 => \SRL_SIG_reg[0]_26\(19),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(19)
    );
\SRL_SIG[0][1]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_27\(1),
      I1 => \SRL_SIG_reg[0]_26\(1),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(1)
    );
\SRL_SIG[0][20]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_27\(20),
      I1 => \SRL_SIG_reg[0]_26\(20),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(20)
    );
\SRL_SIG[0][21]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_27\(21),
      I1 => \SRL_SIG_reg[0]_26\(21),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(21)
    );
\SRL_SIG[0][22]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_27\(22),
      I1 => \SRL_SIG_reg[0]_26\(22),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(22)
    );
\SRL_SIG[0][23]_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_27\(23),
      I1 => \SRL_SIG_reg[0]_26\(23),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(23)
    );
\SRL_SIG[0][2]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_27\(2),
      I1 => \SRL_SIG_reg[0]_26\(2),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(2)
    );
\SRL_SIG[0][3]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_27\(3),
      I1 => \SRL_SIG_reg[0]_26\(3),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(3)
    );
\SRL_SIG[0][4]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_27\(4),
      I1 => \SRL_SIG_reg[0]_26\(4),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(4)
    );
\SRL_SIG[0][5]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_27\(5),
      I1 => \SRL_SIG_reg[0]_26\(5),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(5)
    );
\SRL_SIG[0][6]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_27\(6),
      I1 => \SRL_SIG_reg[0]_26\(6),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(6)
    );
\SRL_SIG[0][7]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_27\(7),
      I1 => \SRL_SIG_reg[0]_26\(7),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(7)
    );
\SRL_SIG[0][8]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_27\(8),
      I1 => \SRL_SIG_reg[0]_26\(8),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(8)
    );
\SRL_SIG[0][9]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_27\(9),
      I1 => \SRL_SIG_reg[0]_26\(9),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(9)
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(0),
      Q => \SRL_SIG_reg[0]_26\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(10),
      Q => \SRL_SIG_reg[0]_26\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(11),
      Q => \SRL_SIG_reg[0]_26\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(12),
      Q => \SRL_SIG_reg[0]_26\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(13),
      Q => \SRL_SIG_reg[0]_26\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(14),
      Q => \SRL_SIG_reg[0]_26\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(15),
      Q => \SRL_SIG_reg[0]_26\(15),
      R => '0'
    );
\SRL_SIG_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(16),
      Q => \SRL_SIG_reg[0]_26\(16),
      R => '0'
    );
\SRL_SIG_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(17),
      Q => \SRL_SIG_reg[0]_26\(17),
      R => '0'
    );
\SRL_SIG_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(18),
      Q => \SRL_SIG_reg[0]_26\(18),
      R => '0'
    );
\SRL_SIG_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(19),
      Q => \SRL_SIG_reg[0]_26\(19),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(1),
      Q => \SRL_SIG_reg[0]_26\(1),
      R => '0'
    );
\SRL_SIG_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(20),
      Q => \SRL_SIG_reg[0]_26\(20),
      R => '0'
    );
\SRL_SIG_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(21),
      Q => \SRL_SIG_reg[0]_26\(21),
      R => '0'
    );
\SRL_SIG_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(22),
      Q => \SRL_SIG_reg[0]_26\(22),
      R => '0'
    );
\SRL_SIG_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(23),
      Q => \SRL_SIG_reg[0]_26\(23),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(2),
      Q => \SRL_SIG_reg[0]_26\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(3),
      Q => \SRL_SIG_reg[0]_26\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(4),
      Q => \SRL_SIG_reg[0]_26\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(5),
      Q => \SRL_SIG_reg[0]_26\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(6),
      Q => \SRL_SIG_reg[0]_26\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(7),
      Q => \SRL_SIG_reg[0]_26\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(8),
      Q => \SRL_SIG_reg[0]_26\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(9),
      Q => \SRL_SIG_reg[0]_26\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_26\(0),
      Q => \SRL_SIG_reg[1]_27\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_26\(10),
      Q => \SRL_SIG_reg[1]_27\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_26\(11),
      Q => \SRL_SIG_reg[1]_27\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_26\(12),
      Q => \SRL_SIG_reg[1]_27\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_26\(13),
      Q => \SRL_SIG_reg[1]_27\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_26\(14),
      Q => \SRL_SIG_reg[1]_27\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_26\(15),
      Q => \SRL_SIG_reg[1]_27\(15),
      R => '0'
    );
\SRL_SIG_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_26\(16),
      Q => \SRL_SIG_reg[1]_27\(16),
      R => '0'
    );
\SRL_SIG_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_26\(17),
      Q => \SRL_SIG_reg[1]_27\(17),
      R => '0'
    );
\SRL_SIG_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_26\(18),
      Q => \SRL_SIG_reg[1]_27\(18),
      R => '0'
    );
\SRL_SIG_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_26\(19),
      Q => \SRL_SIG_reg[1]_27\(19),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_26\(1),
      Q => \SRL_SIG_reg[1]_27\(1),
      R => '0'
    );
\SRL_SIG_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_26\(20),
      Q => \SRL_SIG_reg[1]_27\(20),
      R => '0'
    );
\SRL_SIG_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_26\(21),
      Q => \SRL_SIG_reg[1]_27\(21),
      R => '0'
    );
\SRL_SIG_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_26\(22),
      Q => \SRL_SIG_reg[1]_27\(22),
      R => '0'
    );
\SRL_SIG_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_26\(23),
      Q => \SRL_SIG_reg[1]_27\(23),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_26\(2),
      Q => \SRL_SIG_reg[1]_27\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_26\(3),
      Q => \SRL_SIG_reg[1]_27\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_26\(4),
      Q => \SRL_SIG_reg[1]_27\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_26\(5),
      Q => \SRL_SIG_reg[1]_27\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_26\(6),
      Q => \SRL_SIG_reg[1]_27\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_26\(7),
      Q => \SRL_SIG_reg[1]_27\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_26\(8),
      Q => \SRL_SIG_reg[1]_27\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_26\(9),
      Q => \SRL_SIG_reg[1]_27\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg_82 is
  port (
    if_din : out STD_LOGIC_VECTOR ( 23 downto 0 );
    push : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC;
    \SRL_SIG_reg[0][0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg_82 : entity is "main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg";
end main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg_82;

architecture STRUCTURE of main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg_82 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG[0][0]_i_1\ : label is "soft_lutpair717";
  attribute SOFT_HLUTNM of \SRL_SIG[0][10]_i_1\ : label is "soft_lutpair722";
  attribute SOFT_HLUTNM of \SRL_SIG[0][11]_i_1\ : label is "soft_lutpair722";
  attribute SOFT_HLUTNM of \SRL_SIG[0][12]_i_1\ : label is "soft_lutpair723";
  attribute SOFT_HLUTNM of \SRL_SIG[0][13]_i_1\ : label is "soft_lutpair723";
  attribute SOFT_HLUTNM of \SRL_SIG[0][14]_i_1\ : label is "soft_lutpair724";
  attribute SOFT_HLUTNM of \SRL_SIG[0][15]_i_1\ : label is "soft_lutpair724";
  attribute SOFT_HLUTNM of \SRL_SIG[0][16]_i_1\ : label is "soft_lutpair725";
  attribute SOFT_HLUTNM of \SRL_SIG[0][17]_i_1\ : label is "soft_lutpair725";
  attribute SOFT_HLUTNM of \SRL_SIG[0][18]_i_1\ : label is "soft_lutpair726";
  attribute SOFT_HLUTNM of \SRL_SIG[0][19]_i_1\ : label is "soft_lutpair726";
  attribute SOFT_HLUTNM of \SRL_SIG[0][1]_i_1\ : label is "soft_lutpair717";
  attribute SOFT_HLUTNM of \SRL_SIG[0][20]_i_1\ : label is "soft_lutpair727";
  attribute SOFT_HLUTNM of \SRL_SIG[0][21]_i_1\ : label is "soft_lutpair727";
  attribute SOFT_HLUTNM of \SRL_SIG[0][22]_i_1\ : label is "soft_lutpair728";
  attribute SOFT_HLUTNM of \SRL_SIG[0][23]_i_2\ : label is "soft_lutpair728";
  attribute SOFT_HLUTNM of \SRL_SIG[0][2]_i_1\ : label is "soft_lutpair718";
  attribute SOFT_HLUTNM of \SRL_SIG[0][3]_i_1\ : label is "soft_lutpair718";
  attribute SOFT_HLUTNM of \SRL_SIG[0][4]_i_1\ : label is "soft_lutpair719";
  attribute SOFT_HLUTNM of \SRL_SIG[0][5]_i_1\ : label is "soft_lutpair719";
  attribute SOFT_HLUTNM of \SRL_SIG[0][6]_i_1\ : label is "soft_lutpair720";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_1\ : label is "soft_lutpair720";
  attribute SOFT_HLUTNM of \SRL_SIG[0][8]_i_1\ : label is "soft_lutpair721";
  attribute SOFT_HLUTNM of \SRL_SIG[0][9]_i_1\ : label is "soft_lutpair721";
begin
\SRL_SIG[0][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(0)
    );
\SRL_SIG[0][10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => \SRL_SIG_reg[0]_0\(10),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(10)
    );
\SRL_SIG[0][11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(11),
      I1 => \SRL_SIG_reg[0]_0\(11),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(11)
    );
\SRL_SIG[0][12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(12),
      I1 => \SRL_SIG_reg[0]_0\(12),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(12)
    );
\SRL_SIG[0][13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(13),
      I1 => \SRL_SIG_reg[0]_0\(13),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(13)
    );
\SRL_SIG[0][14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(14),
      I1 => \SRL_SIG_reg[0]_0\(14),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(14)
    );
\SRL_SIG[0][15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(15),
      I1 => \SRL_SIG_reg[0]_0\(15),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(15)
    );
\SRL_SIG[0][16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(16),
      I1 => \SRL_SIG_reg[0]_0\(16),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(16)
    );
\SRL_SIG[0][17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(17),
      I1 => \SRL_SIG_reg[0]_0\(17),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(17)
    );
\SRL_SIG[0][18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(18),
      I1 => \SRL_SIG_reg[0]_0\(18),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(18)
    );
\SRL_SIG[0][19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(19),
      I1 => \SRL_SIG_reg[0]_0\(19),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(19)
    );
\SRL_SIG[0][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(1)
    );
\SRL_SIG[0][20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(20),
      I1 => \SRL_SIG_reg[0]_0\(20),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(20)
    );
\SRL_SIG[0][21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(21),
      I1 => \SRL_SIG_reg[0]_0\(21),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(21)
    );
\SRL_SIG[0][22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(22),
      I1 => \SRL_SIG_reg[0]_0\(22),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(22)
    );
\SRL_SIG[0][23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(23),
      I1 => \SRL_SIG_reg[0]_0\(23),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(23)
    );
\SRL_SIG[0][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(2)
    );
\SRL_SIG[0][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(3)
    );
\SRL_SIG[0][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(4)
    );
\SRL_SIG[0][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(5)
    );
\SRL_SIG[0][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(6)
    );
\SRL_SIG[0][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(7)
    );
\SRL_SIG[0][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => \SRL_SIG_reg[0]_0\(8),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(8)
    );
\SRL_SIG[0][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => \SRL_SIG_reg[0]_0\(9),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(9)
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(11),
      Q => \SRL_SIG_reg[0]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(12),
      Q => \SRL_SIG_reg[0]_0\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(13),
      Q => \SRL_SIG_reg[0]_0\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(14),
      Q => \SRL_SIG_reg[0]_0\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(15),
      Q => \SRL_SIG_reg[0]_0\(15),
      R => '0'
    );
\SRL_SIG_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(16),
      Q => \SRL_SIG_reg[0]_0\(16),
      R => '0'
    );
\SRL_SIG_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(17),
      Q => \SRL_SIG_reg[0]_0\(17),
      R => '0'
    );
\SRL_SIG_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(18),
      Q => \SRL_SIG_reg[0]_0\(18),
      R => '0'
    );
\SRL_SIG_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(19),
      Q => \SRL_SIG_reg[0]_0\(19),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(20),
      Q => \SRL_SIG_reg[0]_0\(20),
      R => '0'
    );
\SRL_SIG_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(21),
      Q => \SRL_SIG_reg[0]_0\(21),
      R => '0'
    );
\SRL_SIG_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(22),
      Q => \SRL_SIG_reg[0]_0\(22),
      R => '0'
    );
\SRL_SIG_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(23),
      Q => \SRL_SIG_reg[0]_0\(23),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(11),
      Q => \SRL_SIG_reg[1]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(12),
      Q => \SRL_SIG_reg[1]_1\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(13),
      Q => \SRL_SIG_reg[1]_1\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(14),
      Q => \SRL_SIG_reg[1]_1\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(15),
      Q => \SRL_SIG_reg[1]_1\(15),
      R => '0'
    );
\SRL_SIG_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(16),
      Q => \SRL_SIG_reg[1]_1\(16),
      R => '0'
    );
\SRL_SIG_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(17),
      Q => \SRL_SIG_reg[1]_1\(17),
      R => '0'
    );
\SRL_SIG_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(18),
      Q => \SRL_SIG_reg[1]_1\(18),
      R => '0'
    );
\SRL_SIG_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(19),
      Q => \SRL_SIG_reg[1]_1\(19),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(20),
      Q => \SRL_SIG_reg[1]_1\(20),
      R => '0'
    );
\SRL_SIG_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(21),
      Q => \SRL_SIG_reg[1]_1\(21),
      R => '0'
    );
\SRL_SIG_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(22),
      Q => \SRL_SIG_reg[1]_1\(22),
      R => '0'
    );
\SRL_SIG_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(23),
      Q => \SRL_SIG_reg[1]_1\(23),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg_83 is
  port (
    if_din : out STD_LOGIC_VECTOR ( 23 downto 0 );
    push : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC;
    \SRL_SIG_reg[0][0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg_83 : entity is "main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg";
end main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg_83;

architecture STRUCTURE of main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg_83 is
  signal \SRL_SIG_reg[0]_4\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \SRL_SIG_reg[1]_5\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG[0][0]_i_1__1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \SRL_SIG[0][10]_i_1__1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \SRL_SIG[0][11]_i_1__1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \SRL_SIG[0][12]_i_1__1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \SRL_SIG[0][13]_i_1__1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \SRL_SIG[0][14]_i_1__1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \SRL_SIG[0][15]_i_1__1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \SRL_SIG[0][16]_i_1__1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \SRL_SIG[0][17]_i_1__1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \SRL_SIG[0][18]_i_1__1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \SRL_SIG[0][19]_i_1__1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \SRL_SIG[0][1]_i_1__1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \SRL_SIG[0][20]_i_1__1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \SRL_SIG[0][21]_i_1__1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \SRL_SIG[0][22]_i_1__1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \SRL_SIG[0][23]_i_2__1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \SRL_SIG[0][2]_i_1__1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \SRL_SIG[0][3]_i_1__1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \SRL_SIG[0][4]_i_1__1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \SRL_SIG[0][5]_i_1__1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \SRL_SIG[0][6]_i_1__1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_1__1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \SRL_SIG[0][8]_i_1__1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \SRL_SIG[0][9]_i_1__1\ : label is "soft_lutpair226";
begin
\SRL_SIG[0][0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(0),
      I1 => \SRL_SIG_reg[0]_4\(0),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(0)
    );
\SRL_SIG[0][10]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(10),
      I1 => \SRL_SIG_reg[0]_4\(10),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(10)
    );
\SRL_SIG[0][11]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(11),
      I1 => \SRL_SIG_reg[0]_4\(11),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(11)
    );
\SRL_SIG[0][12]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(12),
      I1 => \SRL_SIG_reg[0]_4\(12),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(12)
    );
\SRL_SIG[0][13]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(13),
      I1 => \SRL_SIG_reg[0]_4\(13),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(13)
    );
\SRL_SIG[0][14]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(14),
      I1 => \SRL_SIG_reg[0]_4\(14),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(14)
    );
\SRL_SIG[0][15]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(15),
      I1 => \SRL_SIG_reg[0]_4\(15),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(15)
    );
\SRL_SIG[0][16]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(16),
      I1 => \SRL_SIG_reg[0]_4\(16),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(16)
    );
\SRL_SIG[0][17]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(17),
      I1 => \SRL_SIG_reg[0]_4\(17),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(17)
    );
\SRL_SIG[0][18]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(18),
      I1 => \SRL_SIG_reg[0]_4\(18),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(18)
    );
\SRL_SIG[0][19]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(19),
      I1 => \SRL_SIG_reg[0]_4\(19),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(19)
    );
\SRL_SIG[0][1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(1),
      I1 => \SRL_SIG_reg[0]_4\(1),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(1)
    );
\SRL_SIG[0][20]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(20),
      I1 => \SRL_SIG_reg[0]_4\(20),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(20)
    );
\SRL_SIG[0][21]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(21),
      I1 => \SRL_SIG_reg[0]_4\(21),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(21)
    );
\SRL_SIG[0][22]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(22),
      I1 => \SRL_SIG_reg[0]_4\(22),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(22)
    );
\SRL_SIG[0][23]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(23),
      I1 => \SRL_SIG_reg[0]_4\(23),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(23)
    );
\SRL_SIG[0][2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(2),
      I1 => \SRL_SIG_reg[0]_4\(2),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(2)
    );
\SRL_SIG[0][3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(3),
      I1 => \SRL_SIG_reg[0]_4\(3),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(3)
    );
\SRL_SIG[0][4]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(4),
      I1 => \SRL_SIG_reg[0]_4\(4),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(4)
    );
\SRL_SIG[0][5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(5),
      I1 => \SRL_SIG_reg[0]_4\(5),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(5)
    );
\SRL_SIG[0][6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(6),
      I1 => \SRL_SIG_reg[0]_4\(6),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(6)
    );
\SRL_SIG[0][7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(7),
      I1 => \SRL_SIG_reg[0]_4\(7),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(7)
    );
\SRL_SIG[0][8]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(8),
      I1 => \SRL_SIG_reg[0]_4\(8),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(8)
    );
\SRL_SIG[0][9]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(9),
      I1 => \SRL_SIG_reg[0]_4\(9),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(9)
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(0),
      Q => \SRL_SIG_reg[0]_4\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(10),
      Q => \SRL_SIG_reg[0]_4\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(11),
      Q => \SRL_SIG_reg[0]_4\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(12),
      Q => \SRL_SIG_reg[0]_4\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(13),
      Q => \SRL_SIG_reg[0]_4\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(14),
      Q => \SRL_SIG_reg[0]_4\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(15),
      Q => \SRL_SIG_reg[0]_4\(15),
      R => '0'
    );
\SRL_SIG_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(16),
      Q => \SRL_SIG_reg[0]_4\(16),
      R => '0'
    );
\SRL_SIG_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(17),
      Q => \SRL_SIG_reg[0]_4\(17),
      R => '0'
    );
\SRL_SIG_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(18),
      Q => \SRL_SIG_reg[0]_4\(18),
      R => '0'
    );
\SRL_SIG_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(19),
      Q => \SRL_SIG_reg[0]_4\(19),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(1),
      Q => \SRL_SIG_reg[0]_4\(1),
      R => '0'
    );
\SRL_SIG_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(20),
      Q => \SRL_SIG_reg[0]_4\(20),
      R => '0'
    );
\SRL_SIG_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(21),
      Q => \SRL_SIG_reg[0]_4\(21),
      R => '0'
    );
\SRL_SIG_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(22),
      Q => \SRL_SIG_reg[0]_4\(22),
      R => '0'
    );
\SRL_SIG_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(23),
      Q => \SRL_SIG_reg[0]_4\(23),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(2),
      Q => \SRL_SIG_reg[0]_4\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(3),
      Q => \SRL_SIG_reg[0]_4\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(4),
      Q => \SRL_SIG_reg[0]_4\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(5),
      Q => \SRL_SIG_reg[0]_4\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(6),
      Q => \SRL_SIG_reg[0]_4\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(7),
      Q => \SRL_SIG_reg[0]_4\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(8),
      Q => \SRL_SIG_reg[0]_4\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(9),
      Q => \SRL_SIG_reg[0]_4\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_4\(0),
      Q => \SRL_SIG_reg[1]_5\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_4\(10),
      Q => \SRL_SIG_reg[1]_5\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_4\(11),
      Q => \SRL_SIG_reg[1]_5\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_4\(12),
      Q => \SRL_SIG_reg[1]_5\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_4\(13),
      Q => \SRL_SIG_reg[1]_5\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_4\(14),
      Q => \SRL_SIG_reg[1]_5\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_4\(15),
      Q => \SRL_SIG_reg[1]_5\(15),
      R => '0'
    );
\SRL_SIG_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_4\(16),
      Q => \SRL_SIG_reg[1]_5\(16),
      R => '0'
    );
\SRL_SIG_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_4\(17),
      Q => \SRL_SIG_reg[1]_5\(17),
      R => '0'
    );
\SRL_SIG_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_4\(18),
      Q => \SRL_SIG_reg[1]_5\(18),
      R => '0'
    );
\SRL_SIG_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_4\(19),
      Q => \SRL_SIG_reg[1]_5\(19),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_4\(1),
      Q => \SRL_SIG_reg[1]_5\(1),
      R => '0'
    );
\SRL_SIG_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_4\(20),
      Q => \SRL_SIG_reg[1]_5\(20),
      R => '0'
    );
\SRL_SIG_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_4\(21),
      Q => \SRL_SIG_reg[1]_5\(21),
      R => '0'
    );
\SRL_SIG_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_4\(22),
      Q => \SRL_SIG_reg[1]_5\(22),
      R => '0'
    );
\SRL_SIG_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_4\(23),
      Q => \SRL_SIG_reg[1]_5\(23),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_4\(2),
      Q => \SRL_SIG_reg[1]_5\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_4\(3),
      Q => \SRL_SIG_reg[1]_5\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_4\(4),
      Q => \SRL_SIG_reg[1]_5\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_4\(5),
      Q => \SRL_SIG_reg[1]_5\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_4\(6),
      Q => \SRL_SIG_reg[1]_5\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_4\(7),
      Q => \SRL_SIG_reg[1]_5\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_4\(8),
      Q => \SRL_SIG_reg[1]_5\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_4\(9),
      Q => \SRL_SIG_reg[1]_5\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg_84 is
  port (
    if_din : out STD_LOGIC_VECTOR ( 23 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC;
    \SRL_SIG_reg[0][0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg_84 : entity is "main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg";
end main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg_84;

architecture STRUCTURE of main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg_84 is
  signal \SRL_SIG_reg[0]_2\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \SRL_SIG_reg[1]_3\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG[0][0]_i_1__0\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \SRL_SIG[0][10]_i_1__0\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \SRL_SIG[0][11]_i_1__0\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \SRL_SIG[0][12]_i_1__0\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \SRL_SIG[0][13]_i_1__0\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \SRL_SIG[0][14]_i_1__0\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \SRL_SIG[0][15]_i_1__0\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \SRL_SIG[0][16]_i_1__0\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \SRL_SIG[0][17]_i_1__0\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \SRL_SIG[0][18]_i_1__0\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \SRL_SIG[0][19]_i_1__0\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \SRL_SIG[0][1]_i_1__0\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \SRL_SIG[0][20]_i_1__0\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \SRL_SIG[0][21]_i_1__0\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \SRL_SIG[0][22]_i_1__0\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \SRL_SIG[0][23]_i_2__0\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \SRL_SIG[0][2]_i_1__0\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \SRL_SIG[0][3]_i_1__0\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \SRL_SIG[0][4]_i_1__0\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \SRL_SIG[0][5]_i_1__0\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \SRL_SIG[0][6]_i_1__0\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_1__0\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \SRL_SIG[0][8]_i_1__0\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \SRL_SIG[0][9]_i_1__0\ : label is "soft_lutpair213";
begin
\SRL_SIG[0][0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_3\(0),
      I1 => \SRL_SIG_reg[0]_2\(0),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(0)
    );
\SRL_SIG[0][10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_3\(10),
      I1 => \SRL_SIG_reg[0]_2\(10),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(10)
    );
\SRL_SIG[0][11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_3\(11),
      I1 => \SRL_SIG_reg[0]_2\(11),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(11)
    );
\SRL_SIG[0][12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_3\(12),
      I1 => \SRL_SIG_reg[0]_2\(12),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(12)
    );
\SRL_SIG[0][13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_3\(13),
      I1 => \SRL_SIG_reg[0]_2\(13),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(13)
    );
\SRL_SIG[0][14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_3\(14),
      I1 => \SRL_SIG_reg[0]_2\(14),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(14)
    );
\SRL_SIG[0][15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_3\(15),
      I1 => \SRL_SIG_reg[0]_2\(15),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(15)
    );
\SRL_SIG[0][16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_3\(16),
      I1 => \SRL_SIG_reg[0]_2\(16),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(16)
    );
\SRL_SIG[0][17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_3\(17),
      I1 => \SRL_SIG_reg[0]_2\(17),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(17)
    );
\SRL_SIG[0][18]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_3\(18),
      I1 => \SRL_SIG_reg[0]_2\(18),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(18)
    );
\SRL_SIG[0][19]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_3\(19),
      I1 => \SRL_SIG_reg[0]_2\(19),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(19)
    );
\SRL_SIG[0][1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_3\(1),
      I1 => \SRL_SIG_reg[0]_2\(1),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(1)
    );
\SRL_SIG[0][20]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_3\(20),
      I1 => \SRL_SIG_reg[0]_2\(20),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(20)
    );
\SRL_SIG[0][21]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_3\(21),
      I1 => \SRL_SIG_reg[0]_2\(21),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(21)
    );
\SRL_SIG[0][22]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_3\(22),
      I1 => \SRL_SIG_reg[0]_2\(22),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(22)
    );
\SRL_SIG[0][23]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_3\(23),
      I1 => \SRL_SIG_reg[0]_2\(23),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(23)
    );
\SRL_SIG[0][2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_3\(2),
      I1 => \SRL_SIG_reg[0]_2\(2),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(2)
    );
\SRL_SIG[0][3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_3\(3),
      I1 => \SRL_SIG_reg[0]_2\(3),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(3)
    );
\SRL_SIG[0][4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_3\(4),
      I1 => \SRL_SIG_reg[0]_2\(4),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(4)
    );
\SRL_SIG[0][5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_3\(5),
      I1 => \SRL_SIG_reg[0]_2\(5),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(5)
    );
\SRL_SIG[0][6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_3\(6),
      I1 => \SRL_SIG_reg[0]_2\(6),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(6)
    );
\SRL_SIG[0][7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_3\(7),
      I1 => \SRL_SIG_reg[0]_2\(7),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(7)
    );
\SRL_SIG[0][8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_3\(8),
      I1 => \SRL_SIG_reg[0]_2\(8),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(8)
    );
\SRL_SIG[0][9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_3\(9),
      I1 => \SRL_SIG_reg[0]_2\(9),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(9)
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \SRL_SIG_reg[0]_2\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(10),
      Q => \SRL_SIG_reg[0]_2\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(11),
      Q => \SRL_SIG_reg[0]_2\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(12),
      Q => \SRL_SIG_reg[0]_2\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(13),
      Q => \SRL_SIG_reg[0]_2\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(14),
      Q => \SRL_SIG_reg[0]_2\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(15),
      Q => \SRL_SIG_reg[0]_2\(15),
      R => '0'
    );
\SRL_SIG_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(16),
      Q => \SRL_SIG_reg[0]_2\(16),
      R => '0'
    );
\SRL_SIG_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(17),
      Q => \SRL_SIG_reg[0]_2\(17),
      R => '0'
    );
\SRL_SIG_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(18),
      Q => \SRL_SIG_reg[0]_2\(18),
      R => '0'
    );
\SRL_SIG_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(19),
      Q => \SRL_SIG_reg[0]_2\(19),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \SRL_SIG_reg[0]_2\(1),
      R => '0'
    );
\SRL_SIG_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(20),
      Q => \SRL_SIG_reg[0]_2\(20),
      R => '0'
    );
\SRL_SIG_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(21),
      Q => \SRL_SIG_reg[0]_2\(21),
      R => '0'
    );
\SRL_SIG_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(22),
      Q => \SRL_SIG_reg[0]_2\(22),
      R => '0'
    );
\SRL_SIG_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(23),
      Q => \SRL_SIG_reg[0]_2\(23),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \SRL_SIG_reg[0]_2\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \SRL_SIG_reg[0]_2\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \SRL_SIG_reg[0]_2\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(5),
      Q => \SRL_SIG_reg[0]_2\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(6),
      Q => \SRL_SIG_reg[0]_2\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(7),
      Q => \SRL_SIG_reg[0]_2\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(8),
      Q => \SRL_SIG_reg[0]_2\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(9),
      Q => \SRL_SIG_reg[0]_2\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_2\(0),
      Q => \SRL_SIG_reg[1]_3\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_2\(10),
      Q => \SRL_SIG_reg[1]_3\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_2\(11),
      Q => \SRL_SIG_reg[1]_3\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_2\(12),
      Q => \SRL_SIG_reg[1]_3\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_2\(13),
      Q => \SRL_SIG_reg[1]_3\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_2\(14),
      Q => \SRL_SIG_reg[1]_3\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_2\(15),
      Q => \SRL_SIG_reg[1]_3\(15),
      R => '0'
    );
\SRL_SIG_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_2\(16),
      Q => \SRL_SIG_reg[1]_3\(16),
      R => '0'
    );
\SRL_SIG_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_2\(17),
      Q => \SRL_SIG_reg[1]_3\(17),
      R => '0'
    );
\SRL_SIG_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_2\(18),
      Q => \SRL_SIG_reg[1]_3\(18),
      R => '0'
    );
\SRL_SIG_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_2\(19),
      Q => \SRL_SIG_reg[1]_3\(19),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_2\(1),
      Q => \SRL_SIG_reg[1]_3\(1),
      R => '0'
    );
\SRL_SIG_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_2\(20),
      Q => \SRL_SIG_reg[1]_3\(20),
      R => '0'
    );
\SRL_SIG_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_2\(21),
      Q => \SRL_SIG_reg[1]_3\(21),
      R => '0'
    );
\SRL_SIG_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_2\(22),
      Q => \SRL_SIG_reg[1]_3\(22),
      R => '0'
    );
\SRL_SIG_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_2\(23),
      Q => \SRL_SIG_reg[1]_3\(23),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_2\(2),
      Q => \SRL_SIG_reg[1]_3\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_2\(3),
      Q => \SRL_SIG_reg[1]_3\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_2\(4),
      Q => \SRL_SIG_reg[1]_3\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_2\(5),
      Q => \SRL_SIG_reg[1]_3\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_2\(6),
      Q => \SRL_SIG_reg[1]_3\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_2\(7),
      Q => \SRL_SIG_reg[1]_3\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_2\(8),
      Q => \SRL_SIG_reg[1]_3\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_2\(9),
      Q => \SRL_SIG_reg[1]_3\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg_85 is
  port (
    if_din : out STD_LOGIC_VECTOR ( 23 downto 0 );
    push : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC;
    \SRL_SIG_reg[0][0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg_85 : entity is "main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg";
end main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg_85;

architecture STRUCTURE of main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg_85 is
  signal \SRL_SIG_reg[0]_68\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \SRL_SIG_reg[1]_69\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG[0][0]_i_1__11\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \SRL_SIG[0][10]_i_1__11\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \SRL_SIG[0][11]_i_1__11\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \SRL_SIG[0][12]_i_1__11\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \SRL_SIG[0][13]_i_1__11\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \SRL_SIG[0][14]_i_1__11\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \SRL_SIG[0][15]_i_1__11\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \SRL_SIG[0][16]_i_1__11\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \SRL_SIG[0][17]_i_1__11\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \SRL_SIG[0][18]_i_1__11\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \SRL_SIG[0][19]_i_1__11\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \SRL_SIG[0][1]_i_1__11\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \SRL_SIG[0][20]_i_1__11\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \SRL_SIG[0][21]_i_1__11\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \SRL_SIG[0][22]_i_1__11\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \SRL_SIG[0][23]_i_2__11\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \SRL_SIG[0][2]_i_1__11\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \SRL_SIG[0][3]_i_1__11\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \SRL_SIG[0][4]_i_1__11\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \SRL_SIG[0][5]_i_1__11\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \SRL_SIG[0][6]_i_1__11\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_1__11\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \SRL_SIG[0][8]_i_1__11\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \SRL_SIG[0][9]_i_1__11\ : label is "soft_lutpair331";
begin
\SRL_SIG[0][0]_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_69\(0),
      I1 => \SRL_SIG_reg[0]_68\(0),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(0)
    );
\SRL_SIG[0][10]_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_69\(10),
      I1 => \SRL_SIG_reg[0]_68\(10),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(10)
    );
\SRL_SIG[0][11]_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_69\(11),
      I1 => \SRL_SIG_reg[0]_68\(11),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(11)
    );
\SRL_SIG[0][12]_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_69\(12),
      I1 => \SRL_SIG_reg[0]_68\(12),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(12)
    );
\SRL_SIG[0][13]_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_69\(13),
      I1 => \SRL_SIG_reg[0]_68\(13),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(13)
    );
\SRL_SIG[0][14]_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_69\(14),
      I1 => \SRL_SIG_reg[0]_68\(14),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(14)
    );
\SRL_SIG[0][15]_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_69\(15),
      I1 => \SRL_SIG_reg[0]_68\(15),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(15)
    );
\SRL_SIG[0][16]_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_69\(16),
      I1 => \SRL_SIG_reg[0]_68\(16),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(16)
    );
\SRL_SIG[0][17]_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_69\(17),
      I1 => \SRL_SIG_reg[0]_68\(17),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(17)
    );
\SRL_SIG[0][18]_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_69\(18),
      I1 => \SRL_SIG_reg[0]_68\(18),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(18)
    );
\SRL_SIG[0][19]_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_69\(19),
      I1 => \SRL_SIG_reg[0]_68\(19),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(19)
    );
\SRL_SIG[0][1]_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_69\(1),
      I1 => \SRL_SIG_reg[0]_68\(1),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(1)
    );
\SRL_SIG[0][20]_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_69\(20),
      I1 => \SRL_SIG_reg[0]_68\(20),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(20)
    );
\SRL_SIG[0][21]_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_69\(21),
      I1 => \SRL_SIG_reg[0]_68\(21),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(21)
    );
\SRL_SIG[0][22]_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_69\(22),
      I1 => \SRL_SIG_reg[0]_68\(22),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(22)
    );
\SRL_SIG[0][23]_i_2__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_69\(23),
      I1 => \SRL_SIG_reg[0]_68\(23),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(23)
    );
\SRL_SIG[0][2]_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_69\(2),
      I1 => \SRL_SIG_reg[0]_68\(2),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(2)
    );
\SRL_SIG[0][3]_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_69\(3),
      I1 => \SRL_SIG_reg[0]_68\(3),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(3)
    );
\SRL_SIG[0][4]_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_69\(4),
      I1 => \SRL_SIG_reg[0]_68\(4),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(4)
    );
\SRL_SIG[0][5]_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_69\(5),
      I1 => \SRL_SIG_reg[0]_68\(5),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(5)
    );
\SRL_SIG[0][6]_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_69\(6),
      I1 => \SRL_SIG_reg[0]_68\(6),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(6)
    );
\SRL_SIG[0][7]_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_69\(7),
      I1 => \SRL_SIG_reg[0]_68\(7),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(7)
    );
\SRL_SIG[0][8]_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_69\(8),
      I1 => \SRL_SIG_reg[0]_68\(8),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(8)
    );
\SRL_SIG[0][9]_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_69\(9),
      I1 => \SRL_SIG_reg[0]_68\(9),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(9)
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(0),
      Q => \SRL_SIG_reg[0]_68\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(10),
      Q => \SRL_SIG_reg[0]_68\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(11),
      Q => \SRL_SIG_reg[0]_68\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(12),
      Q => \SRL_SIG_reg[0]_68\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(13),
      Q => \SRL_SIG_reg[0]_68\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(14),
      Q => \SRL_SIG_reg[0]_68\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(15),
      Q => \SRL_SIG_reg[0]_68\(15),
      R => '0'
    );
\SRL_SIG_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(16),
      Q => \SRL_SIG_reg[0]_68\(16),
      R => '0'
    );
\SRL_SIG_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(17),
      Q => \SRL_SIG_reg[0]_68\(17),
      R => '0'
    );
\SRL_SIG_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(18),
      Q => \SRL_SIG_reg[0]_68\(18),
      R => '0'
    );
\SRL_SIG_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(19),
      Q => \SRL_SIG_reg[0]_68\(19),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(1),
      Q => \SRL_SIG_reg[0]_68\(1),
      R => '0'
    );
\SRL_SIG_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(20),
      Q => \SRL_SIG_reg[0]_68\(20),
      R => '0'
    );
\SRL_SIG_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(21),
      Q => \SRL_SIG_reg[0]_68\(21),
      R => '0'
    );
\SRL_SIG_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(22),
      Q => \SRL_SIG_reg[0]_68\(22),
      R => '0'
    );
\SRL_SIG_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(23),
      Q => \SRL_SIG_reg[0]_68\(23),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(2),
      Q => \SRL_SIG_reg[0]_68\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(3),
      Q => \SRL_SIG_reg[0]_68\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(4),
      Q => \SRL_SIG_reg[0]_68\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(5),
      Q => \SRL_SIG_reg[0]_68\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(6),
      Q => \SRL_SIG_reg[0]_68\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(7),
      Q => \SRL_SIG_reg[0]_68\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(8),
      Q => \SRL_SIG_reg[0]_68\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(9),
      Q => \SRL_SIG_reg[0]_68\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_68\(0),
      Q => \SRL_SIG_reg[1]_69\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_68\(10),
      Q => \SRL_SIG_reg[1]_69\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_68\(11),
      Q => \SRL_SIG_reg[1]_69\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_68\(12),
      Q => \SRL_SIG_reg[1]_69\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_68\(13),
      Q => \SRL_SIG_reg[1]_69\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_68\(14),
      Q => \SRL_SIG_reg[1]_69\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_68\(15),
      Q => \SRL_SIG_reg[1]_69\(15),
      R => '0'
    );
\SRL_SIG_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_68\(16),
      Q => \SRL_SIG_reg[1]_69\(16),
      R => '0'
    );
\SRL_SIG_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_68\(17),
      Q => \SRL_SIG_reg[1]_69\(17),
      R => '0'
    );
\SRL_SIG_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_68\(18),
      Q => \SRL_SIG_reg[1]_69\(18),
      R => '0'
    );
\SRL_SIG_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_68\(19),
      Q => \SRL_SIG_reg[1]_69\(19),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_68\(1),
      Q => \SRL_SIG_reg[1]_69\(1),
      R => '0'
    );
\SRL_SIG_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_68\(20),
      Q => \SRL_SIG_reg[1]_69\(20),
      R => '0'
    );
\SRL_SIG_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_68\(21),
      Q => \SRL_SIG_reg[1]_69\(21),
      R => '0'
    );
\SRL_SIG_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_68\(22),
      Q => \SRL_SIG_reg[1]_69\(22),
      R => '0'
    );
\SRL_SIG_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_68\(23),
      Q => \SRL_SIG_reg[1]_69\(23),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_68\(2),
      Q => \SRL_SIG_reg[1]_69\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_68\(3),
      Q => \SRL_SIG_reg[1]_69\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_68\(4),
      Q => \SRL_SIG_reg[1]_69\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_68\(5),
      Q => \SRL_SIG_reg[1]_69\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_68\(6),
      Q => \SRL_SIG_reg[1]_69\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_68\(7),
      Q => \SRL_SIG_reg[1]_69\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_68\(8),
      Q => \SRL_SIG_reg[1]_69\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_68\(9),
      Q => \SRL_SIG_reg[1]_69\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg_86 is
  port (
    if_din : out STD_LOGIC_VECTOR ( 23 downto 0 );
    push : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC;
    \SRL_SIG_reg[0][0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg_86 : entity is "main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg";
end main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg_86;

architecture STRUCTURE of main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg_86 is
  signal \SRL_SIG_reg[0]_66\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \SRL_SIG_reg[1]_67\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG[0][0]_i_1__10\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \SRL_SIG[0][10]_i_1__10\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \SRL_SIG[0][11]_i_1__10\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \SRL_SIG[0][12]_i_1__10\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \SRL_SIG[0][13]_i_1__10\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \SRL_SIG[0][14]_i_1__10\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \SRL_SIG[0][15]_i_1__10\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \SRL_SIG[0][16]_i_1__10\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \SRL_SIG[0][17]_i_1__10\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \SRL_SIG[0][18]_i_1__10\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \SRL_SIG[0][19]_i_1__10\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \SRL_SIG[0][1]_i_1__10\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \SRL_SIG[0][20]_i_1__10\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \SRL_SIG[0][21]_i_1__10\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \SRL_SIG[0][22]_i_1__10\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \SRL_SIG[0][23]_i_2__10\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \SRL_SIG[0][2]_i_1__10\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \SRL_SIG[0][3]_i_1__10\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \SRL_SIG[0][4]_i_1__10\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \SRL_SIG[0][5]_i_1__10\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \SRL_SIG[0][6]_i_1__10\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_1__10\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \SRL_SIG[0][8]_i_1__10\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \SRL_SIG[0][9]_i_1__10\ : label is "soft_lutpair318";
begin
\SRL_SIG[0][0]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_67\(0),
      I1 => \SRL_SIG_reg[0]_66\(0),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(0)
    );
\SRL_SIG[0][10]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_67\(10),
      I1 => \SRL_SIG_reg[0]_66\(10),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(10)
    );
\SRL_SIG[0][11]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_67\(11),
      I1 => \SRL_SIG_reg[0]_66\(11),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(11)
    );
\SRL_SIG[0][12]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_67\(12),
      I1 => \SRL_SIG_reg[0]_66\(12),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(12)
    );
\SRL_SIG[0][13]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_67\(13),
      I1 => \SRL_SIG_reg[0]_66\(13),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(13)
    );
\SRL_SIG[0][14]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_67\(14),
      I1 => \SRL_SIG_reg[0]_66\(14),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(14)
    );
\SRL_SIG[0][15]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_67\(15),
      I1 => \SRL_SIG_reg[0]_66\(15),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(15)
    );
\SRL_SIG[0][16]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_67\(16),
      I1 => \SRL_SIG_reg[0]_66\(16),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(16)
    );
\SRL_SIG[0][17]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_67\(17),
      I1 => \SRL_SIG_reg[0]_66\(17),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(17)
    );
\SRL_SIG[0][18]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_67\(18),
      I1 => \SRL_SIG_reg[0]_66\(18),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(18)
    );
\SRL_SIG[0][19]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_67\(19),
      I1 => \SRL_SIG_reg[0]_66\(19),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(19)
    );
\SRL_SIG[0][1]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_67\(1),
      I1 => \SRL_SIG_reg[0]_66\(1),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(1)
    );
\SRL_SIG[0][20]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_67\(20),
      I1 => \SRL_SIG_reg[0]_66\(20),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(20)
    );
\SRL_SIG[0][21]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_67\(21),
      I1 => \SRL_SIG_reg[0]_66\(21),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(21)
    );
\SRL_SIG[0][22]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_67\(22),
      I1 => \SRL_SIG_reg[0]_66\(22),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(22)
    );
\SRL_SIG[0][23]_i_2__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_67\(23),
      I1 => \SRL_SIG_reg[0]_66\(23),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(23)
    );
\SRL_SIG[0][2]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_67\(2),
      I1 => \SRL_SIG_reg[0]_66\(2),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(2)
    );
\SRL_SIG[0][3]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_67\(3),
      I1 => \SRL_SIG_reg[0]_66\(3),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(3)
    );
\SRL_SIG[0][4]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_67\(4),
      I1 => \SRL_SIG_reg[0]_66\(4),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(4)
    );
\SRL_SIG[0][5]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_67\(5),
      I1 => \SRL_SIG_reg[0]_66\(5),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(5)
    );
\SRL_SIG[0][6]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_67\(6),
      I1 => \SRL_SIG_reg[0]_66\(6),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(6)
    );
\SRL_SIG[0][7]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_67\(7),
      I1 => \SRL_SIG_reg[0]_66\(7),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(7)
    );
\SRL_SIG[0][8]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_67\(8),
      I1 => \SRL_SIG_reg[0]_66\(8),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(8)
    );
\SRL_SIG[0][9]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_67\(9),
      I1 => \SRL_SIG_reg[0]_66\(9),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => if_din(9)
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => Q(0),
      Q => \SRL_SIG_reg[0]_66\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => Q(10),
      Q => \SRL_SIG_reg[0]_66\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => Q(11),
      Q => \SRL_SIG_reg[0]_66\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => Q(12),
      Q => \SRL_SIG_reg[0]_66\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => Q(13),
      Q => \SRL_SIG_reg[0]_66\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => Q(14),
      Q => \SRL_SIG_reg[0]_66\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => Q(15),
      Q => \SRL_SIG_reg[0]_66\(15),
      R => '0'
    );
\SRL_SIG_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => Q(16),
      Q => \SRL_SIG_reg[0]_66\(16),
      R => '0'
    );
\SRL_SIG_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => Q(17),
      Q => \SRL_SIG_reg[0]_66\(17),
      R => '0'
    );
\SRL_SIG_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => Q(18),
      Q => \SRL_SIG_reg[0]_66\(18),
      R => '0'
    );
\SRL_SIG_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => Q(19),
      Q => \SRL_SIG_reg[0]_66\(19),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => Q(1),
      Q => \SRL_SIG_reg[0]_66\(1),
      R => '0'
    );
\SRL_SIG_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => Q(20),
      Q => \SRL_SIG_reg[0]_66\(20),
      R => '0'
    );
\SRL_SIG_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => Q(21),
      Q => \SRL_SIG_reg[0]_66\(21),
      R => '0'
    );
\SRL_SIG_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => Q(22),
      Q => \SRL_SIG_reg[0]_66\(22),
      R => '0'
    );
\SRL_SIG_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => Q(23),
      Q => \SRL_SIG_reg[0]_66\(23),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => Q(2),
      Q => \SRL_SIG_reg[0]_66\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => Q(3),
      Q => \SRL_SIG_reg[0]_66\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => Q(4),
      Q => \SRL_SIG_reg[0]_66\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => Q(5),
      Q => \SRL_SIG_reg[0]_66\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => Q(6),
      Q => \SRL_SIG_reg[0]_66\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => Q(7),
      Q => \SRL_SIG_reg[0]_66\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => Q(8),
      Q => \SRL_SIG_reg[0]_66\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => Q(9),
      Q => \SRL_SIG_reg[0]_66\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_66\(0),
      Q => \SRL_SIG_reg[1]_67\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_66\(10),
      Q => \SRL_SIG_reg[1]_67\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_66\(11),
      Q => \SRL_SIG_reg[1]_67\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_66\(12),
      Q => \SRL_SIG_reg[1]_67\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_66\(13),
      Q => \SRL_SIG_reg[1]_67\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_66\(14),
      Q => \SRL_SIG_reg[1]_67\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_66\(15),
      Q => \SRL_SIG_reg[1]_67\(15),
      R => '0'
    );
\SRL_SIG_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_66\(16),
      Q => \SRL_SIG_reg[1]_67\(16),
      R => '0'
    );
\SRL_SIG_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_66\(17),
      Q => \SRL_SIG_reg[1]_67\(17),
      R => '0'
    );
\SRL_SIG_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_66\(18),
      Q => \SRL_SIG_reg[1]_67\(18),
      R => '0'
    );
\SRL_SIG_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_66\(19),
      Q => \SRL_SIG_reg[1]_67\(19),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_66\(1),
      Q => \SRL_SIG_reg[1]_67\(1),
      R => '0'
    );
\SRL_SIG_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_66\(20),
      Q => \SRL_SIG_reg[1]_67\(20),
      R => '0'
    );
\SRL_SIG_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_66\(21),
      Q => \SRL_SIG_reg[1]_67\(21),
      R => '0'
    );
\SRL_SIG_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_66\(22),
      Q => \SRL_SIG_reg[1]_67\(22),
      R => '0'
    );
\SRL_SIG_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_66\(23),
      Q => \SRL_SIG_reg[1]_67\(23),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_66\(2),
      Q => \SRL_SIG_reg[1]_67\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_66\(3),
      Q => \SRL_SIG_reg[1]_67\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_66\(4),
      Q => \SRL_SIG_reg[1]_67\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_66\(5),
      Q => \SRL_SIG_reg[1]_67\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_66\(6),
      Q => \SRL_SIG_reg[1]_67\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_66\(7),
      Q => \SRL_SIG_reg[1]_67\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_66\(8),
      Q => \SRL_SIG_reg[1]_67\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_66\(9),
      Q => \SRL_SIG_reg[1]_67\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg_87 is
  port (
    D : out STD_LOGIC_VECTOR ( 23 downto 0 );
    and_ln476_4_reg_221 : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[0]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[0]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[1]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[2]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[3]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[4]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[5]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[6]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[7]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[8]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[9]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[10]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[11]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[12]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[13]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[14]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[15]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[16]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[17]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[18]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[19]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[20]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[21]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[22]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][23]_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg_87 : entity is "main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg";
end main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg_87;

architecture STRUCTURE of main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg_87 is
  signal \SRL_SIG_reg[0]_38\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \SRL_SIG_reg[1]_39\ : STD_LOGIC_VECTOR ( 23 downto 0 );
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][23]_0\(0),
      Q => \SRL_SIG_reg[0]_38\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][23]_0\(10),
      Q => \SRL_SIG_reg[0]_38\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][23]_0\(11),
      Q => \SRL_SIG_reg[0]_38\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][23]_0\(12),
      Q => \SRL_SIG_reg[0]_38\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][23]_0\(13),
      Q => \SRL_SIG_reg[0]_38\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][23]_0\(14),
      Q => \SRL_SIG_reg[0]_38\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][23]_0\(15),
      Q => \SRL_SIG_reg[0]_38\(15),
      R => '0'
    );
\SRL_SIG_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][23]_0\(16),
      Q => \SRL_SIG_reg[0]_38\(16),
      R => '0'
    );
\SRL_SIG_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][23]_0\(17),
      Q => \SRL_SIG_reg[0]_38\(17),
      R => '0'
    );
\SRL_SIG_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][23]_0\(18),
      Q => \SRL_SIG_reg[0]_38\(18),
      R => '0'
    );
\SRL_SIG_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][23]_0\(19),
      Q => \SRL_SIG_reg[0]_38\(19),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][23]_0\(1),
      Q => \SRL_SIG_reg[0]_38\(1),
      R => '0'
    );
\SRL_SIG_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][23]_0\(20),
      Q => \SRL_SIG_reg[0]_38\(20),
      R => '0'
    );
\SRL_SIG_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][23]_0\(21),
      Q => \SRL_SIG_reg[0]_38\(21),
      R => '0'
    );
\SRL_SIG_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][23]_0\(22),
      Q => \SRL_SIG_reg[0]_38\(22),
      R => '0'
    );
\SRL_SIG_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][23]_0\(23),
      Q => \SRL_SIG_reg[0]_38\(23),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][23]_0\(2),
      Q => \SRL_SIG_reg[0]_38\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][23]_0\(3),
      Q => \SRL_SIG_reg[0]_38\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][23]_0\(4),
      Q => \SRL_SIG_reg[0]_38\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][23]_0\(5),
      Q => \SRL_SIG_reg[0]_38\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][23]_0\(6),
      Q => \SRL_SIG_reg[0]_38\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][23]_0\(7),
      Q => \SRL_SIG_reg[0]_38\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][23]_0\(8),
      Q => \SRL_SIG_reg[0]_38\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][23]_0\(9),
      Q => \SRL_SIG_reg[0]_38\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_38\(0),
      Q => \SRL_SIG_reg[1]_39\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_38\(10),
      Q => \SRL_SIG_reg[1]_39\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_38\(11),
      Q => \SRL_SIG_reg[1]_39\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_38\(12),
      Q => \SRL_SIG_reg[1]_39\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_38\(13),
      Q => \SRL_SIG_reg[1]_39\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_38\(14),
      Q => \SRL_SIG_reg[1]_39\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_38\(15),
      Q => \SRL_SIG_reg[1]_39\(15),
      R => '0'
    );
\SRL_SIG_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_38\(16),
      Q => \SRL_SIG_reg[1]_39\(16),
      R => '0'
    );
\SRL_SIG_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_38\(17),
      Q => \SRL_SIG_reg[1]_39\(17),
      R => '0'
    );
\SRL_SIG_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_38\(18),
      Q => \SRL_SIG_reg[1]_39\(18),
      R => '0'
    );
\SRL_SIG_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_38\(19),
      Q => \SRL_SIG_reg[1]_39\(19),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_38\(1),
      Q => \SRL_SIG_reg[1]_39\(1),
      R => '0'
    );
\SRL_SIG_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_38\(20),
      Q => \SRL_SIG_reg[1]_39\(20),
      R => '0'
    );
\SRL_SIG_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_38\(21),
      Q => \SRL_SIG_reg[1]_39\(21),
      R => '0'
    );
\SRL_SIG_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_38\(22),
      Q => \SRL_SIG_reg[1]_39\(22),
      R => '0'
    );
\SRL_SIG_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_38\(23),
      Q => \SRL_SIG_reg[1]_39\(23),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_38\(2),
      Q => \SRL_SIG_reg[1]_39\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_38\(3),
      Q => \SRL_SIG_reg[1]_39\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_38\(4),
      Q => \SRL_SIG_reg[1]_39\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_38\(5),
      Q => \SRL_SIG_reg[1]_39\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_38\(6),
      Q => \SRL_SIG_reg[1]_39\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_38\(7),
      Q => \SRL_SIG_reg[1]_39\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_38\(8),
      Q => \SRL_SIG_reg[1]_39\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_38\(9),
      Q => \SRL_SIG_reg[1]_39\(9),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10101100"
    )
        port map (
      I0 => and_ln476_4_reg_221,
      I1 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]\,
      I2 => \SRL_SIG_reg[1]_39\(0),
      I3 => \SRL_SIG_reg[0]_38\(0),
      I4 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[0]\,
      I5 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[0]_0\,
      O => D(0)
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10101100"
    )
        port map (
      I0 => and_ln476_4_reg_221,
      I1 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]\,
      I2 => \SRL_SIG_reg[1]_39\(10),
      I3 => \SRL_SIG_reg[0]_38\(10),
      I4 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[0]\,
      I5 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[10]\,
      O => D(10)
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10101100"
    )
        port map (
      I0 => and_ln476_4_reg_221,
      I1 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]\,
      I2 => \SRL_SIG_reg[1]_39\(11),
      I3 => \SRL_SIG_reg[0]_38\(11),
      I4 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[0]\,
      I5 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[11]\,
      O => D(11)
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10101100"
    )
        port map (
      I0 => and_ln476_4_reg_221,
      I1 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]\,
      I2 => \SRL_SIG_reg[1]_39\(12),
      I3 => \SRL_SIG_reg[0]_38\(12),
      I4 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[0]\,
      I5 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[12]\,
      O => D(12)
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10101100"
    )
        port map (
      I0 => and_ln476_4_reg_221,
      I1 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]\,
      I2 => \SRL_SIG_reg[1]_39\(13),
      I3 => \SRL_SIG_reg[0]_38\(13),
      I4 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[0]\,
      I5 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[13]\,
      O => D(13)
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10101100"
    )
        port map (
      I0 => and_ln476_4_reg_221,
      I1 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]\,
      I2 => \SRL_SIG_reg[1]_39\(14),
      I3 => \SRL_SIG_reg[0]_38\(14),
      I4 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[0]\,
      I5 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[14]\,
      O => D(14)
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10101100"
    )
        port map (
      I0 => and_ln476_4_reg_221,
      I1 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]\,
      I2 => \SRL_SIG_reg[1]_39\(15),
      I3 => \SRL_SIG_reg[0]_38\(15),
      I4 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[0]\,
      I5 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[15]\,
      O => D(15)
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10101100"
    )
        port map (
      I0 => and_ln476_4_reg_221,
      I1 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]\,
      I2 => \SRL_SIG_reg[1]_39\(16),
      I3 => \SRL_SIG_reg[0]_38\(16),
      I4 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[0]\,
      I5 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[16]\,
      O => D(16)
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10101100"
    )
        port map (
      I0 => and_ln476_4_reg_221,
      I1 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]\,
      I2 => \SRL_SIG_reg[1]_39\(17),
      I3 => \SRL_SIG_reg[0]_38\(17),
      I4 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[0]\,
      I5 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[17]\,
      O => D(17)
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10101100"
    )
        port map (
      I0 => and_ln476_4_reg_221,
      I1 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]\,
      I2 => \SRL_SIG_reg[1]_39\(18),
      I3 => \SRL_SIG_reg[0]_38\(18),
      I4 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[0]\,
      I5 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[18]\,
      O => D(18)
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10101100"
    )
        port map (
      I0 => and_ln476_4_reg_221,
      I1 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]\,
      I2 => \SRL_SIG_reg[1]_39\(19),
      I3 => \SRL_SIG_reg[0]_38\(19),
      I4 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[0]\,
      I5 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[19]\,
      O => D(19)
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10101100"
    )
        port map (
      I0 => and_ln476_4_reg_221,
      I1 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]\,
      I2 => \SRL_SIG_reg[1]_39\(1),
      I3 => \SRL_SIG_reg[0]_38\(1),
      I4 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[0]\,
      I5 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[1]\,
      O => D(1)
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10101100"
    )
        port map (
      I0 => and_ln476_4_reg_221,
      I1 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]\,
      I2 => \SRL_SIG_reg[1]_39\(20),
      I3 => \SRL_SIG_reg[0]_38\(20),
      I4 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[0]\,
      I5 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[20]\,
      O => D(20)
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10101100"
    )
        port map (
      I0 => and_ln476_4_reg_221,
      I1 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]\,
      I2 => \SRL_SIG_reg[1]_39\(21),
      I3 => \SRL_SIG_reg[0]_38\(21),
      I4 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[0]\,
      I5 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[21]\,
      O => D(21)
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10101100"
    )
        port map (
      I0 => and_ln476_4_reg_221,
      I1 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]\,
      I2 => \SRL_SIG_reg[1]_39\(22),
      I3 => \SRL_SIG_reg[0]_38\(22),
      I4 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[0]\,
      I5 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[22]\,
      O => D(22)
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10101100"
    )
        port map (
      I0 => and_ln476_4_reg_221,
      I1 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]\,
      I2 => \SRL_SIG_reg[1]_39\(23),
      I3 => \SRL_SIG_reg[0]_38\(23),
      I4 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[0]\,
      I5 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_0\,
      O => D(23)
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10101100"
    )
        port map (
      I0 => and_ln476_4_reg_221,
      I1 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]\,
      I2 => \SRL_SIG_reg[1]_39\(2),
      I3 => \SRL_SIG_reg[0]_38\(2),
      I4 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[0]\,
      I5 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[2]\,
      O => D(2)
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10101100"
    )
        port map (
      I0 => and_ln476_4_reg_221,
      I1 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]\,
      I2 => \SRL_SIG_reg[1]_39\(3),
      I3 => \SRL_SIG_reg[0]_38\(3),
      I4 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[0]\,
      I5 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[3]\,
      O => D(3)
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10101100"
    )
        port map (
      I0 => and_ln476_4_reg_221,
      I1 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]\,
      I2 => \SRL_SIG_reg[1]_39\(4),
      I3 => \SRL_SIG_reg[0]_38\(4),
      I4 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[0]\,
      I5 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[4]\,
      O => D(4)
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10101100"
    )
        port map (
      I0 => and_ln476_4_reg_221,
      I1 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]\,
      I2 => \SRL_SIG_reg[1]_39\(5),
      I3 => \SRL_SIG_reg[0]_38\(5),
      I4 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[0]\,
      I5 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[5]\,
      O => D(5)
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10101100"
    )
        port map (
      I0 => and_ln476_4_reg_221,
      I1 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]\,
      I2 => \SRL_SIG_reg[1]_39\(6),
      I3 => \SRL_SIG_reg[0]_38\(6),
      I4 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[0]\,
      I5 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[6]\,
      O => D(6)
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10101100"
    )
        port map (
      I0 => and_ln476_4_reg_221,
      I1 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]\,
      I2 => \SRL_SIG_reg[1]_39\(7),
      I3 => \SRL_SIG_reg[0]_38\(7),
      I4 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[0]\,
      I5 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[7]\,
      O => D(7)
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10101100"
    )
        port map (
      I0 => and_ln476_4_reg_221,
      I1 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]\,
      I2 => \SRL_SIG_reg[1]_39\(8),
      I3 => \SRL_SIG_reg[0]_38\(8),
      I4 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[0]\,
      I5 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[8]\,
      O => D(8)
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10101100"
    )
        port map (
      I0 => and_ln476_4_reg_221,
      I1 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]\,
      I2 => \SRL_SIG_reg[1]_39\(9),
      I3 => \SRL_SIG_reg[0]_38\(9),
      I4 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[0]\,
      I5 => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[9]\,
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg_88 is
  port (
    Q : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \SRL_SIG_reg[1][23]_0\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    push : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg_88 : entity is "main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg";
end main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg_88;

architecture STRUCTURE of main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg_88 is
  signal \^q\ : STD_LOGIC_VECTOR ( 23 downto 0 );
begin
  Q(23 downto 0) <= \^q\(23 downto 0);
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(0),
      Q => \^q\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(10),
      Q => \^q\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(11),
      Q => \^q\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(12),
      Q => \^q\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(13),
      Q => \^q\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(14),
      Q => \^q\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(15),
      Q => \^q\(15),
      R => '0'
    );
\SRL_SIG_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(16),
      Q => \^q\(16),
      R => '0'
    );
\SRL_SIG_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(17),
      Q => \^q\(17),
      R => '0'
    );
\SRL_SIG_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(18),
      Q => \^q\(18),
      R => '0'
    );
\SRL_SIG_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(19),
      Q => \^q\(19),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(1),
      Q => \^q\(1),
      R => '0'
    );
\SRL_SIG_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(20),
      Q => \^q\(20),
      R => '0'
    );
\SRL_SIG_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(21),
      Q => \^q\(21),
      R => '0'
    );
\SRL_SIG_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(22),
      Q => \^q\(22),
      R => '0'
    );
\SRL_SIG_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(23),
      Q => \^q\(23),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(2),
      Q => \^q\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(3),
      Q => \^q\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(4),
      Q => \^q\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(5),
      Q => \^q\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(6),
      Q => \^q\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(7),
      Q => \^q\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(8),
      Q => \^q\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(9),
      Q => \^q\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^q\(0),
      Q => \SRL_SIG_reg[1][23]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^q\(10),
      Q => \SRL_SIG_reg[1][23]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^q\(11),
      Q => \SRL_SIG_reg[1][23]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^q\(12),
      Q => \SRL_SIG_reg[1][23]_0\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^q\(13),
      Q => \SRL_SIG_reg[1][23]_0\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^q\(14),
      Q => \SRL_SIG_reg[1][23]_0\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^q\(15),
      Q => \SRL_SIG_reg[1][23]_0\(15),
      R => '0'
    );
\SRL_SIG_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^q\(16),
      Q => \SRL_SIG_reg[1][23]_0\(16),
      R => '0'
    );
\SRL_SIG_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^q\(17),
      Q => \SRL_SIG_reg[1][23]_0\(17),
      R => '0'
    );
\SRL_SIG_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^q\(18),
      Q => \SRL_SIG_reg[1][23]_0\(18),
      R => '0'
    );
\SRL_SIG_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^q\(19),
      Q => \SRL_SIG_reg[1][23]_0\(19),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^q\(1),
      Q => \SRL_SIG_reg[1][23]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^q\(20),
      Q => \SRL_SIG_reg[1][23]_0\(20),
      R => '0'
    );
\SRL_SIG_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^q\(21),
      Q => \SRL_SIG_reg[1][23]_0\(21),
      R => '0'
    );
\SRL_SIG_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^q\(22),
      Q => \SRL_SIG_reg[1][23]_0\(22),
      R => '0'
    );
\SRL_SIG_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^q\(23),
      Q => \SRL_SIG_reg[1][23]_0\(23),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^q\(2),
      Q => \SRL_SIG_reg[1][23]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^q\(3),
      Q => \SRL_SIG_reg[1][23]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^q\(4),
      Q => \SRL_SIG_reg[1][23]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^q\(5),
      Q => \SRL_SIG_reg[1][23]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^q\(6),
      Q => \SRL_SIG_reg[1][23]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^q\(7),
      Q => \SRL_SIG_reg[1][23]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^q\(8),
      Q => \SRL_SIG_reg[1][23]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^q\(9),
      Q => \SRL_SIG_reg[1][23]_0\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg_89 is
  port (
    \SRL_SIG_reg[1][23]_0\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    push : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC;
    \SRL_SIG_reg[0][0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg_89 : entity is "main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg";
end main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg_89;

architecture STRUCTURE of main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg_89 is
  signal \SRL_SIG_reg[0]_70\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \SRL_SIG_reg[1]_71\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG[0][0]_i_1__12\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \SRL_SIG[0][10]_i_1__12\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \SRL_SIG[0][11]_i_1__12\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \SRL_SIG[0][12]_i_1__12\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \SRL_SIG[0][13]_i_1__12\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \SRL_SIG[0][14]_i_1__12\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \SRL_SIG[0][15]_i_1__12\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \SRL_SIG[0][16]_i_1__12\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \SRL_SIG[0][17]_i_1__12\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \SRL_SIG[0][18]_i_1__12\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \SRL_SIG[0][19]_i_1__12\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \SRL_SIG[0][1]_i_1__12\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \SRL_SIG[0][20]_i_1__12\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \SRL_SIG[0][21]_i_1__12\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \SRL_SIG[0][22]_i_1__12\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \SRL_SIG[0][23]_i_2__12\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \SRL_SIG[0][2]_i_1__12\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \SRL_SIG[0][3]_i_1__12\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \SRL_SIG[0][4]_i_1__12\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \SRL_SIG[0][5]_i_1__12\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \SRL_SIG[0][6]_i_1__12\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_1__12\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \SRL_SIG[0][8]_i_1__12\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \SRL_SIG[0][9]_i_1__12\ : label is "soft_lutpair344";
begin
\SRL_SIG[0][0]_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_71\(0),
      I1 => \SRL_SIG_reg[0]_70\(0),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => \SRL_SIG_reg[1][23]_0\(0)
    );
\SRL_SIG[0][10]_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_71\(10),
      I1 => \SRL_SIG_reg[0]_70\(10),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => \SRL_SIG_reg[1][23]_0\(10)
    );
\SRL_SIG[0][11]_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_71\(11),
      I1 => \SRL_SIG_reg[0]_70\(11),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => \SRL_SIG_reg[1][23]_0\(11)
    );
\SRL_SIG[0][12]_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_71\(12),
      I1 => \SRL_SIG_reg[0]_70\(12),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => \SRL_SIG_reg[1][23]_0\(12)
    );
\SRL_SIG[0][13]_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_71\(13),
      I1 => \SRL_SIG_reg[0]_70\(13),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => \SRL_SIG_reg[1][23]_0\(13)
    );
\SRL_SIG[0][14]_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_71\(14),
      I1 => \SRL_SIG_reg[0]_70\(14),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => \SRL_SIG_reg[1][23]_0\(14)
    );
\SRL_SIG[0][15]_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_71\(15),
      I1 => \SRL_SIG_reg[0]_70\(15),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => \SRL_SIG_reg[1][23]_0\(15)
    );
\SRL_SIG[0][16]_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_71\(16),
      I1 => \SRL_SIG_reg[0]_70\(16),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => \SRL_SIG_reg[1][23]_0\(16)
    );
\SRL_SIG[0][17]_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_71\(17),
      I1 => \SRL_SIG_reg[0]_70\(17),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => \SRL_SIG_reg[1][23]_0\(17)
    );
\SRL_SIG[0][18]_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_71\(18),
      I1 => \SRL_SIG_reg[0]_70\(18),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => \SRL_SIG_reg[1][23]_0\(18)
    );
\SRL_SIG[0][19]_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_71\(19),
      I1 => \SRL_SIG_reg[0]_70\(19),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => \SRL_SIG_reg[1][23]_0\(19)
    );
\SRL_SIG[0][1]_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_71\(1),
      I1 => \SRL_SIG_reg[0]_70\(1),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => \SRL_SIG_reg[1][23]_0\(1)
    );
\SRL_SIG[0][20]_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_71\(20),
      I1 => \SRL_SIG_reg[0]_70\(20),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => \SRL_SIG_reg[1][23]_0\(20)
    );
\SRL_SIG[0][21]_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_71\(21),
      I1 => \SRL_SIG_reg[0]_70\(21),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => \SRL_SIG_reg[1][23]_0\(21)
    );
\SRL_SIG[0][22]_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_71\(22),
      I1 => \SRL_SIG_reg[0]_70\(22),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => \SRL_SIG_reg[1][23]_0\(22)
    );
\SRL_SIG[0][23]_i_2__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_71\(23),
      I1 => \SRL_SIG_reg[0]_70\(23),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => \SRL_SIG_reg[1][23]_0\(23)
    );
\SRL_SIG[0][2]_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_71\(2),
      I1 => \SRL_SIG_reg[0]_70\(2),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => \SRL_SIG_reg[1][23]_0\(2)
    );
\SRL_SIG[0][3]_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_71\(3),
      I1 => \SRL_SIG_reg[0]_70\(3),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => \SRL_SIG_reg[1][23]_0\(3)
    );
\SRL_SIG[0][4]_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_71\(4),
      I1 => \SRL_SIG_reg[0]_70\(4),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => \SRL_SIG_reg[1][23]_0\(4)
    );
\SRL_SIG[0][5]_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_71\(5),
      I1 => \SRL_SIG_reg[0]_70\(5),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => \SRL_SIG_reg[1][23]_0\(5)
    );
\SRL_SIG[0][6]_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_71\(6),
      I1 => \SRL_SIG_reg[0]_70\(6),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => \SRL_SIG_reg[1][23]_0\(6)
    );
\SRL_SIG[0][7]_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_71\(7),
      I1 => \SRL_SIG_reg[0]_70\(7),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => \SRL_SIG_reg[1][23]_0\(7)
    );
\SRL_SIG[0][8]_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_71\(8),
      I1 => \SRL_SIG_reg[0]_70\(8),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => \SRL_SIG_reg[1][23]_0\(8)
    );
\SRL_SIG[0][9]_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_71\(9),
      I1 => \SRL_SIG_reg[0]_70\(9),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => \SRL_SIG_reg[1][23]_0\(9)
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(0),
      Q => \SRL_SIG_reg[0]_70\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(10),
      Q => \SRL_SIG_reg[0]_70\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(11),
      Q => \SRL_SIG_reg[0]_70\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(12),
      Q => \SRL_SIG_reg[0]_70\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(13),
      Q => \SRL_SIG_reg[0]_70\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(14),
      Q => \SRL_SIG_reg[0]_70\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(15),
      Q => \SRL_SIG_reg[0]_70\(15),
      R => '0'
    );
\SRL_SIG_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(16),
      Q => \SRL_SIG_reg[0]_70\(16),
      R => '0'
    );
\SRL_SIG_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(17),
      Q => \SRL_SIG_reg[0]_70\(17),
      R => '0'
    );
\SRL_SIG_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(18),
      Q => \SRL_SIG_reg[0]_70\(18),
      R => '0'
    );
\SRL_SIG_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(19),
      Q => \SRL_SIG_reg[0]_70\(19),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(1),
      Q => \SRL_SIG_reg[0]_70\(1),
      R => '0'
    );
\SRL_SIG_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(20),
      Q => \SRL_SIG_reg[0]_70\(20),
      R => '0'
    );
\SRL_SIG_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(21),
      Q => \SRL_SIG_reg[0]_70\(21),
      R => '0'
    );
\SRL_SIG_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(22),
      Q => \SRL_SIG_reg[0]_70\(22),
      R => '0'
    );
\SRL_SIG_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(23),
      Q => \SRL_SIG_reg[0]_70\(23),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(2),
      Q => \SRL_SIG_reg[0]_70\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(3),
      Q => \SRL_SIG_reg[0]_70\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(4),
      Q => \SRL_SIG_reg[0]_70\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(5),
      Q => \SRL_SIG_reg[0]_70\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(6),
      Q => \SRL_SIG_reg[0]_70\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(7),
      Q => \SRL_SIG_reg[0]_70\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(8),
      Q => \SRL_SIG_reg[0]_70\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(9),
      Q => \SRL_SIG_reg[0]_70\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_70\(0),
      Q => \SRL_SIG_reg[1]_71\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_70\(10),
      Q => \SRL_SIG_reg[1]_71\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_70\(11),
      Q => \SRL_SIG_reg[1]_71\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_70\(12),
      Q => \SRL_SIG_reg[1]_71\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_70\(13),
      Q => \SRL_SIG_reg[1]_71\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_70\(14),
      Q => \SRL_SIG_reg[1]_71\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_70\(15),
      Q => \SRL_SIG_reg[1]_71\(15),
      R => '0'
    );
\SRL_SIG_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_70\(16),
      Q => \SRL_SIG_reg[1]_71\(16),
      R => '0'
    );
\SRL_SIG_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_70\(17),
      Q => \SRL_SIG_reg[1]_71\(17),
      R => '0'
    );
\SRL_SIG_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_70\(18),
      Q => \SRL_SIG_reg[1]_71\(18),
      R => '0'
    );
\SRL_SIG_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_70\(19),
      Q => \SRL_SIG_reg[1]_71\(19),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_70\(1),
      Q => \SRL_SIG_reg[1]_71\(1),
      R => '0'
    );
\SRL_SIG_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_70\(20),
      Q => \SRL_SIG_reg[1]_71\(20),
      R => '0'
    );
\SRL_SIG_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_70\(21),
      Q => \SRL_SIG_reg[1]_71\(21),
      R => '0'
    );
\SRL_SIG_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_70\(22),
      Q => \SRL_SIG_reg[1]_71\(22),
      R => '0'
    );
\SRL_SIG_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_70\(23),
      Q => \SRL_SIG_reg[1]_71\(23),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_70\(2),
      Q => \SRL_SIG_reg[1]_71\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_70\(3),
      Q => \SRL_SIG_reg[1]_71\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_70\(4),
      Q => \SRL_SIG_reg[1]_71\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_70\(5),
      Q => \SRL_SIG_reg[1]_71\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_70\(6),
      Q => \SRL_SIG_reg[1]_71\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_70\(7),
      Q => \SRL_SIG_reg[1]_71\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_70\(8),
      Q => \SRL_SIG_reg[1]_71\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_70\(9),
      Q => \SRL_SIG_reg[1]_71\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg_90 is
  port (
    \SRL_SIG_reg[0][23]_0\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \SRL_SIG_reg[1][23]_0\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \SRL_SIG_reg[1][7]_0\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    push : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC;
    \data_p2_reg[16]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg_90 : entity is "main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg";
end main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg_90;

architecture STRUCTURE of main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg_90 is
  signal \^srl_sig_reg[0][23]_0\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \^srl_sig_reg[1][23]_0\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \data_p2[0]_i_1\ : label is "soft_lutpair707";
  attribute SOFT_HLUTNM of \data_p2[10]_i_1\ : label is "soft_lutpair712";
  attribute SOFT_HLUTNM of \data_p2[11]_i_1\ : label is "soft_lutpair712";
  attribute SOFT_HLUTNM of \data_p2[12]_i_1\ : label is "soft_lutpair713";
  attribute SOFT_HLUTNM of \data_p2[13]_i_1\ : label is "soft_lutpair713";
  attribute SOFT_HLUTNM of \data_p2[14]_i_1\ : label is "soft_lutpair714";
  attribute SOFT_HLUTNM of \data_p2[15]_i_1\ : label is "soft_lutpair714";
  attribute SOFT_HLUTNM of \data_p2[16]_i_1\ : label is "soft_lutpair703";
  attribute SOFT_HLUTNM of \data_p2[17]_i_1\ : label is "soft_lutpair703";
  attribute SOFT_HLUTNM of \data_p2[18]_i_1\ : label is "soft_lutpair704";
  attribute SOFT_HLUTNM of \data_p2[19]_i_1\ : label is "soft_lutpair704";
  attribute SOFT_HLUTNM of \data_p2[1]_i_1\ : label is "soft_lutpair707";
  attribute SOFT_HLUTNM of \data_p2[20]_i_1\ : label is "soft_lutpair705";
  attribute SOFT_HLUTNM of \data_p2[21]_i_1\ : label is "soft_lutpair705";
  attribute SOFT_HLUTNM of \data_p2[22]_i_1\ : label is "soft_lutpair706";
  attribute SOFT_HLUTNM of \data_p2[23]_i_2\ : label is "soft_lutpair706";
  attribute SOFT_HLUTNM of \data_p2[2]_i_1\ : label is "soft_lutpair708";
  attribute SOFT_HLUTNM of \data_p2[3]_i_1\ : label is "soft_lutpair708";
  attribute SOFT_HLUTNM of \data_p2[4]_i_1\ : label is "soft_lutpair709";
  attribute SOFT_HLUTNM of \data_p2[5]_i_1\ : label is "soft_lutpair709";
  attribute SOFT_HLUTNM of \data_p2[6]_i_1\ : label is "soft_lutpair710";
  attribute SOFT_HLUTNM of \data_p2[7]_i_1\ : label is "soft_lutpair710";
  attribute SOFT_HLUTNM of \data_p2[8]_i_1\ : label is "soft_lutpair711";
  attribute SOFT_HLUTNM of \data_p2[9]_i_1\ : label is "soft_lutpair711";
begin
  \SRL_SIG_reg[0][23]_0\(23 downto 0) <= \^srl_sig_reg[0][23]_0\(23 downto 0);
  \SRL_SIG_reg[1][23]_0\(23 downto 0) <= \^srl_sig_reg[1][23]_0\(23 downto 0);
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(0),
      Q => \^srl_sig_reg[0][23]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(10),
      Q => \^srl_sig_reg[0][23]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(11),
      Q => \^srl_sig_reg[0][23]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(12),
      Q => \^srl_sig_reg[0][23]_0\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(13),
      Q => \^srl_sig_reg[0][23]_0\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(14),
      Q => \^srl_sig_reg[0][23]_0\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(15),
      Q => \^srl_sig_reg[0][23]_0\(15),
      R => '0'
    );
\SRL_SIG_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(16),
      Q => \^srl_sig_reg[0][23]_0\(16),
      R => '0'
    );
\SRL_SIG_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(17),
      Q => \^srl_sig_reg[0][23]_0\(17),
      R => '0'
    );
\SRL_SIG_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(18),
      Q => \^srl_sig_reg[0][23]_0\(18),
      R => '0'
    );
\SRL_SIG_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(19),
      Q => \^srl_sig_reg[0][23]_0\(19),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(1),
      Q => \^srl_sig_reg[0][23]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(20),
      Q => \^srl_sig_reg[0][23]_0\(20),
      R => '0'
    );
\SRL_SIG_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(21),
      Q => \^srl_sig_reg[0][23]_0\(21),
      R => '0'
    );
\SRL_SIG_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(22),
      Q => \^srl_sig_reg[0][23]_0\(22),
      R => '0'
    );
\SRL_SIG_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(23),
      Q => \^srl_sig_reg[0][23]_0\(23),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(2),
      Q => \^srl_sig_reg[0][23]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(3),
      Q => \^srl_sig_reg[0][23]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(4),
      Q => \^srl_sig_reg[0][23]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(5),
      Q => \^srl_sig_reg[0][23]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(6),
      Q => \^srl_sig_reg[0][23]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(7),
      Q => \^srl_sig_reg[0][23]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(8),
      Q => \^srl_sig_reg[0][23]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(9),
      Q => \^srl_sig_reg[0][23]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^srl_sig_reg[0][23]_0\(0),
      Q => \^srl_sig_reg[1][23]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^srl_sig_reg[0][23]_0\(10),
      Q => \^srl_sig_reg[1][23]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^srl_sig_reg[0][23]_0\(11),
      Q => \^srl_sig_reg[1][23]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^srl_sig_reg[0][23]_0\(12),
      Q => \^srl_sig_reg[1][23]_0\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^srl_sig_reg[0][23]_0\(13),
      Q => \^srl_sig_reg[1][23]_0\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^srl_sig_reg[0][23]_0\(14),
      Q => \^srl_sig_reg[1][23]_0\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^srl_sig_reg[0][23]_0\(15),
      Q => \^srl_sig_reg[1][23]_0\(15),
      R => '0'
    );
\SRL_SIG_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^srl_sig_reg[0][23]_0\(16),
      Q => \^srl_sig_reg[1][23]_0\(16),
      R => '0'
    );
\SRL_SIG_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^srl_sig_reg[0][23]_0\(17),
      Q => \^srl_sig_reg[1][23]_0\(17),
      R => '0'
    );
\SRL_SIG_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^srl_sig_reg[0][23]_0\(18),
      Q => \^srl_sig_reg[1][23]_0\(18),
      R => '0'
    );
\SRL_SIG_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^srl_sig_reg[0][23]_0\(19),
      Q => \^srl_sig_reg[1][23]_0\(19),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^srl_sig_reg[0][23]_0\(1),
      Q => \^srl_sig_reg[1][23]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^srl_sig_reg[0][23]_0\(20),
      Q => \^srl_sig_reg[1][23]_0\(20),
      R => '0'
    );
\SRL_SIG_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^srl_sig_reg[0][23]_0\(21),
      Q => \^srl_sig_reg[1][23]_0\(21),
      R => '0'
    );
\SRL_SIG_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^srl_sig_reg[0][23]_0\(22),
      Q => \^srl_sig_reg[1][23]_0\(22),
      R => '0'
    );
\SRL_SIG_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^srl_sig_reg[0][23]_0\(23),
      Q => \^srl_sig_reg[1][23]_0\(23),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^srl_sig_reg[0][23]_0\(2),
      Q => \^srl_sig_reg[1][23]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^srl_sig_reg[0][23]_0\(3),
      Q => \^srl_sig_reg[1][23]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^srl_sig_reg[0][23]_0\(4),
      Q => \^srl_sig_reg[1][23]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^srl_sig_reg[0][23]_0\(5),
      Q => \^srl_sig_reg[1][23]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^srl_sig_reg[0][23]_0\(6),
      Q => \^srl_sig_reg[1][23]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^srl_sig_reg[0][23]_0\(7),
      Q => \^srl_sig_reg[1][23]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^srl_sig_reg[0][23]_0\(8),
      Q => \^srl_sig_reg[1][23]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^srl_sig_reg[0][23]_0\(9),
      Q => \^srl_sig_reg[1][23]_0\(9),
      R => '0'
    );
\data_p2[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^srl_sig_reg[1][23]_0\(8),
      I1 => \^srl_sig_reg[0][23]_0\(8),
      I2 => \data_p2_reg[16]\,
      O => \SRL_SIG_reg[1][7]_0\(0)
    );
\data_p2[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^srl_sig_reg[1][23]_0\(18),
      I1 => \^srl_sig_reg[0][23]_0\(18),
      I2 => \data_p2_reg[16]\,
      O => \SRL_SIG_reg[1][7]_0\(10)
    );
\data_p2[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^srl_sig_reg[1][23]_0\(19),
      I1 => \^srl_sig_reg[0][23]_0\(19),
      I2 => \data_p2_reg[16]\,
      O => \SRL_SIG_reg[1][7]_0\(11)
    );
\data_p2[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^srl_sig_reg[1][23]_0\(20),
      I1 => \^srl_sig_reg[0][23]_0\(20),
      I2 => \data_p2_reg[16]\,
      O => \SRL_SIG_reg[1][7]_0\(12)
    );
\data_p2[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^srl_sig_reg[1][23]_0\(21),
      I1 => \^srl_sig_reg[0][23]_0\(21),
      I2 => \data_p2_reg[16]\,
      O => \SRL_SIG_reg[1][7]_0\(13)
    );
\data_p2[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^srl_sig_reg[1][23]_0\(22),
      I1 => \^srl_sig_reg[0][23]_0\(22),
      I2 => \data_p2_reg[16]\,
      O => \SRL_SIG_reg[1][7]_0\(14)
    );
\data_p2[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^srl_sig_reg[1][23]_0\(23),
      I1 => \^srl_sig_reg[0][23]_0\(23),
      I2 => \data_p2_reg[16]\,
      O => \SRL_SIG_reg[1][7]_0\(15)
    );
\data_p2[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^srl_sig_reg[1][23]_0\(0),
      I1 => \^srl_sig_reg[0][23]_0\(0),
      I2 => \data_p2_reg[16]\,
      O => \SRL_SIG_reg[1][7]_0\(16)
    );
\data_p2[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^srl_sig_reg[1][23]_0\(1),
      I1 => \^srl_sig_reg[0][23]_0\(1),
      I2 => \data_p2_reg[16]\,
      O => \SRL_SIG_reg[1][7]_0\(17)
    );
\data_p2[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^srl_sig_reg[1][23]_0\(2),
      I1 => \^srl_sig_reg[0][23]_0\(2),
      I2 => \data_p2_reg[16]\,
      O => \SRL_SIG_reg[1][7]_0\(18)
    );
\data_p2[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^srl_sig_reg[1][23]_0\(3),
      I1 => \^srl_sig_reg[0][23]_0\(3),
      I2 => \data_p2_reg[16]\,
      O => \SRL_SIG_reg[1][7]_0\(19)
    );
\data_p2[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^srl_sig_reg[1][23]_0\(9),
      I1 => \^srl_sig_reg[0][23]_0\(9),
      I2 => \data_p2_reg[16]\,
      O => \SRL_SIG_reg[1][7]_0\(1)
    );
\data_p2[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^srl_sig_reg[1][23]_0\(4),
      I1 => \^srl_sig_reg[0][23]_0\(4),
      I2 => \data_p2_reg[16]\,
      O => \SRL_SIG_reg[1][7]_0\(20)
    );
\data_p2[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^srl_sig_reg[1][23]_0\(5),
      I1 => \^srl_sig_reg[0][23]_0\(5),
      I2 => \data_p2_reg[16]\,
      O => \SRL_SIG_reg[1][7]_0\(21)
    );
\data_p2[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^srl_sig_reg[1][23]_0\(6),
      I1 => \^srl_sig_reg[0][23]_0\(6),
      I2 => \data_p2_reg[16]\,
      O => \SRL_SIG_reg[1][7]_0\(22)
    );
\data_p2[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^srl_sig_reg[1][23]_0\(7),
      I1 => \^srl_sig_reg[0][23]_0\(7),
      I2 => \data_p2_reg[16]\,
      O => \SRL_SIG_reg[1][7]_0\(23)
    );
\data_p2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^srl_sig_reg[1][23]_0\(10),
      I1 => \^srl_sig_reg[0][23]_0\(10),
      I2 => \data_p2_reg[16]\,
      O => \SRL_SIG_reg[1][7]_0\(2)
    );
\data_p2[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^srl_sig_reg[1][23]_0\(11),
      I1 => \^srl_sig_reg[0][23]_0\(11),
      I2 => \data_p2_reg[16]\,
      O => \SRL_SIG_reg[1][7]_0\(3)
    );
\data_p2[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^srl_sig_reg[1][23]_0\(12),
      I1 => \^srl_sig_reg[0][23]_0\(12),
      I2 => \data_p2_reg[16]\,
      O => \SRL_SIG_reg[1][7]_0\(4)
    );
\data_p2[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^srl_sig_reg[1][23]_0\(13),
      I1 => \^srl_sig_reg[0][23]_0\(13),
      I2 => \data_p2_reg[16]\,
      O => \SRL_SIG_reg[1][7]_0\(5)
    );
\data_p2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^srl_sig_reg[1][23]_0\(14),
      I1 => \^srl_sig_reg[0][23]_0\(14),
      I2 => \data_p2_reg[16]\,
      O => \SRL_SIG_reg[1][7]_0\(6)
    );
\data_p2[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^srl_sig_reg[1][23]_0\(15),
      I1 => \^srl_sig_reg[0][23]_0\(15),
      I2 => \data_p2_reg[16]\,
      O => \SRL_SIG_reg[1][7]_0\(7)
    );
\data_p2[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^srl_sig_reg[1][23]_0\(16),
      I1 => \^srl_sig_reg[0][23]_0\(16),
      I2 => \data_p2_reg[16]\,
      O => \SRL_SIG_reg[1][7]_0\(8)
    );
\data_p2[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^srl_sig_reg[1][23]_0\(17),
      I1 => \^srl_sig_reg[0][23]_0\(17),
      I2 => \data_p2_reg[16]\,
      O => \SRL_SIG_reg[1][7]_0\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_fifo_w3_d2_S_ShiftReg is
  port (
    hwReg_6_val_dout : out STD_LOGIC_VECTOR ( 0 to 0 );
    push : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read : in STD_LOGIC;
    \SRL_SIG_reg[1][2]_0\ : in STD_LOGIC;
    addr : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end main_design_v_mix_0_0_fifo_w3_d2_S_ShiftReg;

architecture STRUCTURE of main_design_v_mix_0_0_fifo_w3_d2_S_ShiftReg is
  signal \SRL_SIG[1][2]_i_1_n_9\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_9_[0][2]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_9_[1][2]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG[1][2]_i_1\ : label is "soft_lutpair463";
  attribute SOFT_HLUTNM of \tmp_5_reg_279[0]_i_1\ : label is "soft_lutpair463";
begin
\SRL_SIG[1][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \SRL_SIG_reg_n_9_[0][2]\,
      I1 => v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read,
      I2 => \SRL_SIG_reg[1][2]_0\,
      I3 => \SRL_SIG_reg_n_9_[1][2]\,
      O => \SRL_SIG[1][2]_i_1_n_9\
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \out\(0),
      Q => \SRL_SIG_reg_n_9_[0][2]\,
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \SRL_SIG[1][2]_i_1_n_9\,
      Q => \SRL_SIG_reg_n_9_[1][2]\,
      R => '0'
    );
\tmp_5_reg_279[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SRL_SIG_reg_n_9_[1][2]\,
      I1 => addr(0),
      I2 => \SRL_SIG_reg_n_9_[0][2]\,
      O => hwReg_6_val_dout(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_fifo_w3_d7_S_ShiftReg is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    HwReg_layerEnable_val16_c12_full_n : in STD_LOGIC;
    entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write : in STD_LOGIC;
    \SRL_SIG_reg[0][2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_clk : in STD_LOGIC
  );
end main_design_v_mix_0_0_fifo_w3_d7_S_ShiftReg;

architecture STRUCTURE of main_design_v_mix_0_0_fifo_w3_d7_S_ShiftReg is
  signal push : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[6][0]_srl7\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerEnable_val16_c12_U/U_main_design_v_mix_0_0_fifo_w3_d7_S_ShiftReg/SRL_SIG_reg[6] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[6][0]_srl7\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerEnable_val16_c12_U/U_main_design_v_mix_0_0_fifo_w3_d7_S_ShiftReg/SRL_SIG_reg[6][0]_srl7 ";
  attribute srl_bus_name of \SRL_SIG_reg[6][1]_srl7\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerEnable_val16_c12_U/U_main_design_v_mix_0_0_fifo_w3_d7_S_ShiftReg/SRL_SIG_reg[6] ";
  attribute srl_name of \SRL_SIG_reg[6][1]_srl7\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerEnable_val16_c12_U/U_main_design_v_mix_0_0_fifo_w3_d7_S_ShiftReg/SRL_SIG_reg[6][1]_srl7 ";
  attribute srl_bus_name of \SRL_SIG_reg[6][2]_srl7\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerEnable_val16_c12_U/U_main_design_v_mix_0_0_fifo_w3_d7_S_ShiftReg/SRL_SIG_reg[6] ";
  attribute srl_name of \SRL_SIG_reg[6][2]_srl7\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerEnable_val16_c12_U/U_main_design_v_mix_0_0_fifo_w3_d7_S_ShiftReg/SRL_SIG_reg[6][2]_srl7 ";
begin
\SRL_SIG_reg[6][0]_srl7\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \SRL_SIG_reg[0][2]\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[6][0]_srl7_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => HwReg_layerEnable_val16_c12_full_n,
      I1 => entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write,
      O => push
    );
\SRL_SIG_reg[6][1]_srl7\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \SRL_SIG_reg[0][2]\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[6][2]_srl7\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \SRL_SIG_reg[0][2]\(2),
      Q => \out\(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_fifo_w8_d7_S_ShiftReg is
  port (
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \HwReg_layerScaleFactor_reg_1161_reg[6]\ : out STD_LOGIC;
    \HwReg_layerScaleFactor_reg_1161_reg[6]_0\ : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \HwReg_layerScaleFactor_reg_1161_reg[1]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \HwReg_layerScaleFactor_reg_1161_reg[3]\ : out STD_LOGIC;
    \HwReg_layerScaleFactor_reg_1161_reg[2]\ : out STD_LOGIC;
    \shl_ln449_reg_320_reg[8]\ : in STD_LOGIC;
    \shl_ln449_reg_320_reg[13]\ : in STD_LOGIC;
    \shl_ln449_reg_320_reg[11]\ : in STD_LOGIC;
    \shl_ln449_reg_320_reg[10]\ : in STD_LOGIC;
    \shl_ln449_reg_320_reg[12]\ : in STD_LOGIC;
    \shl_ln449_reg_320_reg[14]\ : in STD_LOGIC;
    \shl_ln449_reg_320_reg[13]_0\ : in STD_LOGIC;
    \shl_ln449_reg_320_reg[15]\ : in STD_LOGIC;
    \shl_ln449_reg_320_reg[15]_0\ : in STD_LOGIC;
    \shl_ln449_reg_320[15]_i_4_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \shl_ln450_reg_325_reg[8]\ : in STD_LOGIC;
    \shl_ln450_reg_325_reg[13]\ : in STD_LOGIC;
    \shl_ln450_reg_325_reg[11]\ : in STD_LOGIC;
    \shl_ln450_reg_325_reg[10]\ : in STD_LOGIC;
    \shl_ln450_reg_325_reg[12]\ : in STD_LOGIC;
    \shl_ln450_reg_325_reg[14]\ : in STD_LOGIC;
    \shl_ln450_reg_325_reg[13]_0\ : in STD_LOGIC;
    \shl_ln450_reg_325_reg[15]\ : in STD_LOGIC;
    \shl_ln450_reg_325_reg[15]_0\ : in STD_LOGIC;
    HwReg_layerWidth_1_val_c_dout : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \shl_ln449_reg_320_reg[2]\ : in STD_LOGIC;
    \shl_ln449_reg_320_reg[6]\ : in STD_LOGIC;
    \shl_ln449_reg_320_reg[7]\ : in STD_LOGIC;
    \shl_ln449_reg_320_reg[7]_0\ : in STD_LOGIC;
    \shl_ln450_reg_325_reg[2]\ : in STD_LOGIC;
    \shl_ln450_reg_325_reg[6]\ : in STD_LOGIC;
    \shl_ln450_reg_325_reg[7]\ : in STD_LOGIC;
    \shl_ln450_reg_325_reg[7]_0\ : in STD_LOGIC;
    \shl_ln449_reg_320[15]_i_12_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \shl_ln449_reg_320[15]_i_12_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \shl_ln450_reg_325[15]_i_14_0\ : in STD_LOGIC;
    \shl_ln450_reg_325[15]_i_14_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \shl_ln450_reg_325[15]_i_14_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[6][7]_srl7_0\ : in STD_LOGIC;
    entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write : in STD_LOGIC;
    \shl_ln450_reg_325[15]_i_2_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_clk : in STD_LOGIC
  );
end main_design_v_mix_0_0_fifo_w8_d7_S_ShiftReg;

architecture STRUCTURE of main_design_v_mix_0_0_fifo_w8_d7_S_ShiftReg is
  signal HwReg_layerScaleFactor_1_val25_c_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^hwreg_layerscalefactor_reg_1161_reg[3]\ : STD_LOGIC;
  signal \^hwreg_layerscalefactor_reg_1161_reg[6]\ : STD_LOGIC;
  signal \^hwreg_layerscalefactor_reg_1161_reg[6]_0\ : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal push : STD_LOGIC;
  signal \shl_ln449_reg_320[11]_i_3_n_9\ : STD_LOGIC;
  signal \shl_ln449_reg_320[12]_i_3_n_9\ : STD_LOGIC;
  signal \shl_ln449_reg_320[13]_i_3_n_9\ : STD_LOGIC;
  signal \shl_ln449_reg_320[15]_i_12_n_9\ : STD_LOGIC;
  signal \shl_ln449_reg_320[15]_i_15_n_9\ : STD_LOGIC;
  signal \shl_ln449_reg_320[15]_i_4_n_9\ : STD_LOGIC;
  signal \shl_ln449_reg_320[7]_i_2_n_9\ : STD_LOGIC;
  signal \shl_ln449_reg_320[8]_i_2_n_9\ : STD_LOGIC;
  signal \shl_ln450_reg_325[11]_i_3_n_9\ : STD_LOGIC;
  signal \shl_ln450_reg_325[12]_i_3_n_9\ : STD_LOGIC;
  signal \shl_ln450_reg_325[13]_i_3_n_9\ : STD_LOGIC;
  signal \shl_ln450_reg_325[15]_i_14_n_9\ : STD_LOGIC;
  signal \shl_ln450_reg_325[15]_i_17_n_9\ : STD_LOGIC;
  signal \shl_ln450_reg_325[15]_i_5_n_9\ : STD_LOGIC;
  signal \shl_ln450_reg_325[7]_i_2_n_9\ : STD_LOGIC;
  signal \shl_ln450_reg_325[8]_i_2_n_9\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[6][0]_srl7\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerScaleFactor_1_val25_c_U/U_main_design_v_mix_0_0_fifo_w8_d7_S_ShiftReg/SRL_SIG_reg[6] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[6][0]_srl7\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerScaleFactor_1_val25_c_U/U_main_design_v_mix_0_0_fifo_w8_d7_S_ShiftReg/SRL_SIG_reg[6][0]_srl7 ";
  attribute srl_bus_name of \SRL_SIG_reg[6][1]_srl7\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerScaleFactor_1_val25_c_U/U_main_design_v_mix_0_0_fifo_w8_d7_S_ShiftReg/SRL_SIG_reg[6] ";
  attribute srl_name of \SRL_SIG_reg[6][1]_srl7\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerScaleFactor_1_val25_c_U/U_main_design_v_mix_0_0_fifo_w8_d7_S_ShiftReg/SRL_SIG_reg[6][1]_srl7 ";
  attribute srl_bus_name of \SRL_SIG_reg[6][2]_srl7\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerScaleFactor_1_val25_c_U/U_main_design_v_mix_0_0_fifo_w8_d7_S_ShiftReg/SRL_SIG_reg[6] ";
  attribute srl_name of \SRL_SIG_reg[6][2]_srl7\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerScaleFactor_1_val25_c_U/U_main_design_v_mix_0_0_fifo_w8_d7_S_ShiftReg/SRL_SIG_reg[6][2]_srl7 ";
  attribute srl_bus_name of \SRL_SIG_reg[6][3]_srl7\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerScaleFactor_1_val25_c_U/U_main_design_v_mix_0_0_fifo_w8_d7_S_ShiftReg/SRL_SIG_reg[6] ";
  attribute srl_name of \SRL_SIG_reg[6][3]_srl7\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerScaleFactor_1_val25_c_U/U_main_design_v_mix_0_0_fifo_w8_d7_S_ShiftReg/SRL_SIG_reg[6][3]_srl7 ";
  attribute srl_bus_name of \SRL_SIG_reg[6][4]_srl7\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerScaleFactor_1_val25_c_U/U_main_design_v_mix_0_0_fifo_w8_d7_S_ShiftReg/SRL_SIG_reg[6] ";
  attribute srl_name of \SRL_SIG_reg[6][4]_srl7\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerScaleFactor_1_val25_c_U/U_main_design_v_mix_0_0_fifo_w8_d7_S_ShiftReg/SRL_SIG_reg[6][4]_srl7 ";
  attribute srl_bus_name of \SRL_SIG_reg[6][5]_srl7\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerScaleFactor_1_val25_c_U/U_main_design_v_mix_0_0_fifo_w8_d7_S_ShiftReg/SRL_SIG_reg[6] ";
  attribute srl_name of \SRL_SIG_reg[6][5]_srl7\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerScaleFactor_1_val25_c_U/U_main_design_v_mix_0_0_fifo_w8_d7_S_ShiftReg/SRL_SIG_reg[6][5]_srl7 ";
  attribute srl_bus_name of \SRL_SIG_reg[6][6]_srl7\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerScaleFactor_1_val25_c_U/U_main_design_v_mix_0_0_fifo_w8_d7_S_ShiftReg/SRL_SIG_reg[6] ";
  attribute srl_name of \SRL_SIG_reg[6][6]_srl7\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerScaleFactor_1_val25_c_U/U_main_design_v_mix_0_0_fifo_w8_d7_S_ShiftReg/SRL_SIG_reg[6][6]_srl7 ";
  attribute srl_bus_name of \SRL_SIG_reg[6][7]_srl7\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerScaleFactor_1_val25_c_U/U_main_design_v_mix_0_0_fifo_w8_d7_S_ShiftReg/SRL_SIG_reg[6] ";
  attribute srl_name of \SRL_SIG_reg[6][7]_srl7\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerScaleFactor_1_val25_c_U/U_main_design_v_mix_0_0_fifo_w8_d7_S_ShiftReg/SRL_SIG_reg[6][7]_srl7 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \shl_ln449_reg_320[7]_i_1\ : label is "soft_lutpair558";
  attribute SOFT_HLUTNM of \shl_ln449_reg_320[8]_i_1\ : label is "soft_lutpair558";
  attribute SOFT_HLUTNM of \shl_ln450_reg_325[15]_i_2\ : label is "soft_lutpair557";
  attribute SOFT_HLUTNM of \shl_ln450_reg_325[15]_i_6\ : label is "soft_lutpair557";
  attribute SOFT_HLUTNM of \shl_ln450_reg_325[2]_i_3\ : label is "soft_lutpair560";
  attribute SOFT_HLUTNM of \shl_ln450_reg_325[4]_i_3\ : label is "soft_lutpair560";
  attribute SOFT_HLUTNM of \shl_ln450_reg_325[7]_i_1\ : label is "soft_lutpair559";
  attribute SOFT_HLUTNM of \shl_ln450_reg_325[8]_i_1\ : label is "soft_lutpair559";
begin
  \HwReg_layerScaleFactor_reg_1161_reg[3]\ <= \^hwreg_layerscalefactor_reg_1161_reg[3]\;
  \HwReg_layerScaleFactor_reg_1161_reg[6]\ <= \^hwreg_layerscalefactor_reg_1161_reg[6]\;
  \HwReg_layerScaleFactor_reg_1161_reg[6]_0\ <= \^hwreg_layerscalefactor_reg_1161_reg[6]_0\;
  \out\(2 downto 0) <= \^out\(2 downto 0);
\SRL_SIG_reg[6][0]_srl7\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \shl_ln450_reg_325[15]_i_2_0\(0),
      Q => HwReg_layerScaleFactor_1_val25_c_dout(0)
    );
\SRL_SIG_reg[6][0]_srl7_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SRL_SIG_reg[6][7]_srl7_0\,
      I1 => entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write,
      O => push
    );
\SRL_SIG_reg[6][1]_srl7\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \shl_ln450_reg_325[15]_i_2_0\(1),
      Q => \^out\(0)
    );
\SRL_SIG_reg[6][2]_srl7\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \shl_ln450_reg_325[15]_i_2_0\(2),
      Q => \^out\(1)
    );
\SRL_SIG_reg[6][3]_srl7\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \shl_ln450_reg_325[15]_i_2_0\(3),
      Q => \^out\(2)
    );
\SRL_SIG_reg[6][4]_srl7\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \shl_ln450_reg_325[15]_i_2_0\(4),
      Q => HwReg_layerScaleFactor_1_val25_c_dout(4)
    );
\SRL_SIG_reg[6][5]_srl7\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \shl_ln450_reg_325[15]_i_2_0\(5),
      Q => HwReg_layerScaleFactor_1_val25_c_dout(5)
    );
\SRL_SIG_reg[6][6]_srl7\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \shl_ln450_reg_325[15]_i_2_0\(6),
      Q => HwReg_layerScaleFactor_1_val25_c_dout(6)
    );
\SRL_SIG_reg[6][7]_srl7\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \shl_ln450_reg_325[15]_i_2_0\(7),
      Q => HwReg_layerScaleFactor_1_val25_c_dout(7)
    );
\shl_ln449_reg_320[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFC840C840C840"
    )
        port map (
      I0 => \^out\(0),
      I1 => \^hwreg_layerscalefactor_reg_1161_reg[6]_0\,
      I2 => \shl_ln449_reg_320_reg[13]\,
      I3 => \shl_ln449_reg_320_reg[11]\,
      I4 => \shl_ln449_reg_320_reg[10]\,
      I5 => \^hwreg_layerscalefactor_reg_1161_reg[6]\,
      O => D(5)
    );
\shl_ln449_reg_320[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAA808080"
    )
        port map (
      I0 => \^out\(0),
      I1 => \^hwreg_layerscalefactor_reg_1161_reg[6]_0\,
      I2 => \shl_ln449_reg_320_reg[12]\,
      I3 => \^hwreg_layerscalefactor_reg_1161_reg[6]\,
      I4 => \shl_ln449_reg_320_reg[11]\,
      I5 => \shl_ln449_reg_320[11]_i_3_n_9\,
      O => D(6)
    );
\shl_ln449_reg_320[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F888"
    )
        port map (
      I0 => \shl_ln449_reg_320_reg[13]\,
      I1 => \^hwreg_layerscalefactor_reg_1161_reg[6]\,
      I2 => \shl_ln449_reg_320_reg[14]\,
      I3 => \^hwreg_layerscalefactor_reg_1161_reg[6]_0\,
      I4 => \^out\(0),
      O => \shl_ln449_reg_320[11]_i_3_n_9\
    );
\shl_ln449_reg_320[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAA808080"
    )
        port map (
      I0 => \^out\(0),
      I1 => \^hwreg_layerscalefactor_reg_1161_reg[6]_0\,
      I2 => \shl_ln449_reg_320_reg[13]\,
      I3 => \^hwreg_layerscalefactor_reg_1161_reg[6]\,
      I4 => \shl_ln449_reg_320_reg[12]\,
      I5 => \shl_ln449_reg_320[12]_i_3_n_9\,
      O => D(7)
    );
\shl_ln449_reg_320[12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F888"
    )
        port map (
      I0 => \shl_ln449_reg_320_reg[14]\,
      I1 => \^hwreg_layerscalefactor_reg_1161_reg[6]\,
      I2 => \shl_ln449_reg_320_reg[13]_0\,
      I3 => \^hwreg_layerscalefactor_reg_1161_reg[6]_0\,
      I4 => \^out\(0),
      O => \shl_ln449_reg_320[12]_i_3_n_9\
    );
\shl_ln449_reg_320[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAA808080"
    )
        port map (
      I0 => \^out\(0),
      I1 => \^hwreg_layerscalefactor_reg_1161_reg[6]_0\,
      I2 => \shl_ln449_reg_320_reg[14]\,
      I3 => \^hwreg_layerscalefactor_reg_1161_reg[6]\,
      I4 => \shl_ln449_reg_320_reg[13]\,
      I5 => \shl_ln449_reg_320[13]_i_3_n_9\,
      O => D(8)
    );
\shl_ln449_reg_320[13]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F888"
    )
        port map (
      I0 => \shl_ln449_reg_320_reg[13]_0\,
      I1 => \^hwreg_layerscalefactor_reg_1161_reg[6]\,
      I2 => \shl_ln449_reg_320_reg[15]\,
      I3 => \^hwreg_layerscalefactor_reg_1161_reg[6]_0\,
      I4 => \^out\(0),
      O => \shl_ln449_reg_320[13]_i_3_n_9\
    );
\shl_ln449_reg_320[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF888888F8F88888"
    )
        port map (
      I0 => \^hwreg_layerscalefactor_reg_1161_reg[6]_0\,
      I1 => \shl_ln449_reg_320[15]_i_4_n_9\,
      I2 => \shl_ln449_reg_320_reg[15]\,
      I3 => \shl_ln449_reg_320_reg[14]\,
      I4 => \^hwreg_layerscalefactor_reg_1161_reg[6]\,
      I5 => \^out\(0),
      O => D(9)
    );
\shl_ln449_reg_320[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFC840C840C840"
    )
        port map (
      I0 => \^out\(0),
      I1 => \^hwreg_layerscalefactor_reg_1161_reg[6]_0\,
      I2 => \shl_ln449_reg_320_reg[15]_0\,
      I3 => \shl_ln449_reg_320_reg[15]\,
      I4 => \shl_ln449_reg_320[15]_i_4_n_9\,
      I5 => \^hwreg_layerscalefactor_reg_1161_reg[6]\,
      O => D(10)
    );
\shl_ln449_reg_320[15]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAEAAAAAAAEAA"
    )
        port map (
      I0 => \shl_ln449_reg_320[15]_i_15_n_9\,
      I1 => \^out\(1),
      I2 => \^out\(2),
      I3 => \shl_ln449_reg_320[15]_i_4_0\(5),
      I4 => \^out\(0),
      I5 => \shl_ln449_reg_320_reg[13]_0\,
      O => \shl_ln449_reg_320[15]_i_12_n_9\
    );
\shl_ln449_reg_320[15]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101010000010000"
    )
        port map (
      I0 => \^out\(0),
      I1 => \^out\(1),
      I2 => \^out\(2),
      I3 => \shl_ln449_reg_320[15]_i_12_0\,
      I4 => Q(0),
      I5 => \shl_ln449_reg_320[15]_i_12_1\(0),
      O => \shl_ln449_reg_320[15]_i_15_n_9\
    );
\shl_ln449_reg_320[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBAAAAAAABAAAAA"
    )
        port map (
      I0 => \shl_ln449_reg_320[15]_i_12_n_9\,
      I1 => \^out\(0),
      I2 => \shl_ln449_reg_320[15]_i_4_0\(4),
      I3 => \^out\(1),
      I4 => \^out\(2),
      I5 => \shl_ln449_reg_320[15]_i_4_0\(2),
      O => \shl_ln449_reg_320[15]_i_4_n_9\
    );
\shl_ln449_reg_320[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \shl_ln449_reg_320[15]_i_4_0\(0),
      I1 => \^hwreg_layerscalefactor_reg_1161_reg[6]\,
      I2 => \shl_ln449_reg_320[15]_i_4_0\(1),
      I3 => \^hwreg_layerscalefactor_reg_1161_reg[3]\,
      I4 => \^hwreg_layerscalefactor_reg_1161_reg[6]_0\,
      O => D(0)
    );
\shl_ln449_reg_320[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF808080"
    )
        port map (
      I0 => \shl_ln449_reg_320[15]_i_4_0\(1),
      I1 => \^hwreg_layerscalefactor_reg_1161_reg[3]\,
      I2 => \^hwreg_layerscalefactor_reg_1161_reg[6]\,
      I3 => \shl_ln449_reg_320_reg[2]\,
      I4 => \^hwreg_layerscalefactor_reg_1161_reg[6]_0\,
      O => D(1)
    );
\shl_ln449_reg_320[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \shl_ln449_reg_320_reg[6]\,
      I1 => \^hwreg_layerscalefactor_reg_1161_reg[6]\,
      I2 => \shl_ln449_reg_320[7]_i_2_n_9\,
      I3 => \^hwreg_layerscalefactor_reg_1161_reg[6]_0\,
      O => D(2)
    );
\shl_ln449_reg_320[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \shl_ln449_reg_320[7]_i_2_n_9\,
      I1 => \^hwreg_layerscalefactor_reg_1161_reg[6]\,
      I2 => \shl_ln449_reg_320[8]_i_2_n_9\,
      I3 => \^hwreg_layerscalefactor_reg_1161_reg[6]_0\,
      O => D(3)
    );
\shl_ln449_reg_320[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0C080400"
    )
        port map (
      I0 => \^out\(0),
      I1 => \^out\(1),
      I2 => \^out\(2),
      I3 => \shl_ln449_reg_320[15]_i_4_0\(2),
      I4 => \shl_ln449_reg_320[15]_i_4_0\(0),
      I5 => \shl_ln449_reg_320_reg[7]\,
      O => \shl_ln449_reg_320[7]_i_2_n_9\
    );
\shl_ln449_reg_320[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \shl_ln449_reg_320[8]_i_2_n_9\,
      I1 => \^hwreg_layerscalefactor_reg_1161_reg[6]\,
      I2 => \shl_ln449_reg_320_reg[8]\,
      I3 => \^hwreg_layerscalefactor_reg_1161_reg[6]_0\,
      O => D(4)
    );
\shl_ln449_reg_320[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0C080400"
    )
        port map (
      I0 => \^out\(0),
      I1 => \^out\(1),
      I2 => \^out\(2),
      I3 => \shl_ln449_reg_320[15]_i_4_0\(3),
      I4 => \shl_ln449_reg_320[15]_i_4_0\(1),
      I5 => \shl_ln449_reg_320_reg[7]_0\,
      O => \shl_ln449_reg_320[8]_i_2_n_9\
    );
\shl_ln450_reg_325[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFC840C840C840"
    )
        port map (
      I0 => \^out\(0),
      I1 => \^hwreg_layerscalefactor_reg_1161_reg[6]_0\,
      I2 => \shl_ln450_reg_325_reg[13]\,
      I3 => \shl_ln450_reg_325_reg[11]\,
      I4 => \shl_ln450_reg_325_reg[10]\,
      I5 => \^hwreg_layerscalefactor_reg_1161_reg[6]\,
      O => \HwReg_layerScaleFactor_reg_1161_reg[1]\(5)
    );
\shl_ln450_reg_325[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAA808080"
    )
        port map (
      I0 => \^out\(0),
      I1 => \^hwreg_layerscalefactor_reg_1161_reg[6]_0\,
      I2 => \shl_ln450_reg_325_reg[12]\,
      I3 => \^hwreg_layerscalefactor_reg_1161_reg[6]\,
      I4 => \shl_ln450_reg_325_reg[11]\,
      I5 => \shl_ln450_reg_325[11]_i_3_n_9\,
      O => \HwReg_layerScaleFactor_reg_1161_reg[1]\(6)
    );
\shl_ln450_reg_325[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F888"
    )
        port map (
      I0 => \shl_ln450_reg_325_reg[13]\,
      I1 => \^hwreg_layerscalefactor_reg_1161_reg[6]\,
      I2 => \shl_ln450_reg_325_reg[14]\,
      I3 => \^hwreg_layerscalefactor_reg_1161_reg[6]_0\,
      I4 => \^out\(0),
      O => \shl_ln450_reg_325[11]_i_3_n_9\
    );
\shl_ln450_reg_325[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAA808080"
    )
        port map (
      I0 => \^out\(0),
      I1 => \^hwreg_layerscalefactor_reg_1161_reg[6]_0\,
      I2 => \shl_ln450_reg_325_reg[13]\,
      I3 => \^hwreg_layerscalefactor_reg_1161_reg[6]\,
      I4 => \shl_ln450_reg_325_reg[12]\,
      I5 => \shl_ln450_reg_325[12]_i_3_n_9\,
      O => \HwReg_layerScaleFactor_reg_1161_reg[1]\(7)
    );
\shl_ln450_reg_325[12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F888"
    )
        port map (
      I0 => \shl_ln450_reg_325_reg[14]\,
      I1 => \^hwreg_layerscalefactor_reg_1161_reg[6]\,
      I2 => \shl_ln450_reg_325_reg[13]_0\,
      I3 => \^hwreg_layerscalefactor_reg_1161_reg[6]_0\,
      I4 => \^out\(0),
      O => \shl_ln450_reg_325[12]_i_3_n_9\
    );
\shl_ln450_reg_325[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAA808080"
    )
        port map (
      I0 => \^out\(0),
      I1 => \^hwreg_layerscalefactor_reg_1161_reg[6]_0\,
      I2 => \shl_ln450_reg_325_reg[14]\,
      I3 => \^hwreg_layerscalefactor_reg_1161_reg[6]\,
      I4 => \shl_ln450_reg_325_reg[13]\,
      I5 => \shl_ln450_reg_325[13]_i_3_n_9\,
      O => \HwReg_layerScaleFactor_reg_1161_reg[1]\(8)
    );
\shl_ln450_reg_325[13]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F888"
    )
        port map (
      I0 => \shl_ln450_reg_325_reg[13]_0\,
      I1 => \^hwreg_layerscalefactor_reg_1161_reg[6]\,
      I2 => \shl_ln450_reg_325_reg[15]\,
      I3 => \^hwreg_layerscalefactor_reg_1161_reg[6]_0\,
      I4 => \^out\(0),
      O => \shl_ln450_reg_325[13]_i_3_n_9\
    );
\shl_ln450_reg_325[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF888888F8F88888"
    )
        port map (
      I0 => \^hwreg_layerscalefactor_reg_1161_reg[6]_0\,
      I1 => \shl_ln450_reg_325[15]_i_5_n_9\,
      I2 => \shl_ln450_reg_325_reg[15]\,
      I3 => \shl_ln450_reg_325_reg[14]\,
      I4 => \^hwreg_layerscalefactor_reg_1161_reg[6]\,
      I5 => \^out\(0),
      O => \HwReg_layerScaleFactor_reg_1161_reg[1]\(9)
    );
\shl_ln450_reg_325[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFC840C840C840"
    )
        port map (
      I0 => \^out\(0),
      I1 => \^hwreg_layerscalefactor_reg_1161_reg[6]_0\,
      I2 => \shl_ln450_reg_325_reg[15]_0\,
      I3 => \shl_ln450_reg_325_reg[15]\,
      I4 => \shl_ln450_reg_325[15]_i_5_n_9\,
      I5 => \^hwreg_layerscalefactor_reg_1161_reg[6]\,
      O => \HwReg_layerScaleFactor_reg_1161_reg[1]\(10)
    );
\shl_ln450_reg_325[15]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAEAAAAAAAEAA"
    )
        port map (
      I0 => \shl_ln450_reg_325[15]_i_17_n_9\,
      I1 => \^out\(1),
      I2 => \^out\(2),
      I3 => HwReg_layerWidth_1_val_c_dout(5),
      I4 => \^out\(0),
      I5 => \shl_ln450_reg_325_reg[13]_0\,
      O => \shl_ln450_reg_325[15]_i_14_n_9\
    );
\shl_ln450_reg_325[15]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101010000010000"
    )
        port map (
      I0 => \^out\(0),
      I1 => \^out\(1),
      I2 => \^out\(2),
      I3 => \shl_ln450_reg_325[15]_i_14_0\,
      I4 => \shl_ln450_reg_325[15]_i_14_1\(0),
      I5 => \shl_ln450_reg_325[15]_i_14_2\(0),
      O => \shl_ln450_reg_325[15]_i_17_n_9\
    );
\shl_ln450_reg_325[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => HwReg_layerScaleFactor_1_val25_c_dout(6),
      I1 => HwReg_layerScaleFactor_1_val25_c_dout(7),
      I2 => HwReg_layerScaleFactor_1_val25_c_dout(4),
      I3 => HwReg_layerScaleFactor_1_val25_c_dout(5),
      I4 => HwReg_layerScaleFactor_1_val25_c_dout(0),
      O => \^hwreg_layerscalefactor_reg_1161_reg[6]_0\
    );
\shl_ln450_reg_325[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBAAAAAAABAAAAA"
    )
        port map (
      I0 => \shl_ln450_reg_325[15]_i_14_n_9\,
      I1 => \^out\(0),
      I2 => HwReg_layerWidth_1_val_c_dout(4),
      I3 => \^out\(1),
      I4 => \^out\(2),
      I5 => HwReg_layerWidth_1_val_c_dout(2),
      O => \shl_ln450_reg_325[15]_i_5_n_9\
    );
\shl_ln450_reg_325[15]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => HwReg_layerScaleFactor_1_val25_c_dout(6),
      I1 => HwReg_layerScaleFactor_1_val25_c_dout(7),
      I2 => HwReg_layerScaleFactor_1_val25_c_dout(4),
      I3 => HwReg_layerScaleFactor_1_val25_c_dout(5),
      I4 => HwReg_layerScaleFactor_1_val25_c_dout(0),
      O => \^hwreg_layerscalefactor_reg_1161_reg[6]\
    );
\shl_ln450_reg_325[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => HwReg_layerWidth_1_val_c_dout(0),
      I1 => \^hwreg_layerscalefactor_reg_1161_reg[6]\,
      I2 => HwReg_layerWidth_1_val_c_dout(1),
      I3 => \^hwreg_layerscalefactor_reg_1161_reg[3]\,
      I4 => \^hwreg_layerscalefactor_reg_1161_reg[6]_0\,
      O => \HwReg_layerScaleFactor_reg_1161_reg[1]\(0)
    );
\shl_ln450_reg_325[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF808080"
    )
        port map (
      I0 => HwReg_layerWidth_1_val_c_dout(1),
      I1 => \^hwreg_layerscalefactor_reg_1161_reg[3]\,
      I2 => \^hwreg_layerscalefactor_reg_1161_reg[6]\,
      I3 => \shl_ln450_reg_325_reg[2]\,
      I4 => \^hwreg_layerscalefactor_reg_1161_reg[6]_0\,
      O => \HwReg_layerScaleFactor_reg_1161_reg[1]\(1)
    );
\shl_ln450_reg_325[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(1),
      I2 => \^out\(0),
      O => \^hwreg_layerscalefactor_reg_1161_reg[3]\
    );
\shl_ln450_reg_325[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(1),
      I1 => \^out\(2),
      O => \HwReg_layerScaleFactor_reg_1161_reg[2]\
    );
\shl_ln450_reg_325[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \shl_ln450_reg_325_reg[6]\,
      I1 => \^hwreg_layerscalefactor_reg_1161_reg[6]\,
      I2 => \shl_ln450_reg_325[7]_i_2_n_9\,
      I3 => \^hwreg_layerscalefactor_reg_1161_reg[6]_0\,
      O => \HwReg_layerScaleFactor_reg_1161_reg[1]\(2)
    );
\shl_ln450_reg_325[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \shl_ln450_reg_325[7]_i_2_n_9\,
      I1 => \^hwreg_layerscalefactor_reg_1161_reg[6]\,
      I2 => \shl_ln450_reg_325[8]_i_2_n_9\,
      I3 => \^hwreg_layerscalefactor_reg_1161_reg[6]_0\,
      O => \HwReg_layerScaleFactor_reg_1161_reg[1]\(3)
    );
\shl_ln450_reg_325[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0C080400"
    )
        port map (
      I0 => \^out\(0),
      I1 => \^out\(1),
      I2 => \^out\(2),
      I3 => HwReg_layerWidth_1_val_c_dout(2),
      I4 => HwReg_layerWidth_1_val_c_dout(0),
      I5 => \shl_ln450_reg_325_reg[7]\,
      O => \shl_ln450_reg_325[7]_i_2_n_9\
    );
\shl_ln450_reg_325[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \shl_ln450_reg_325[8]_i_2_n_9\,
      I1 => \^hwreg_layerscalefactor_reg_1161_reg[6]\,
      I2 => \shl_ln450_reg_325_reg[8]\,
      I3 => \^hwreg_layerscalefactor_reg_1161_reg[6]_0\,
      O => \HwReg_layerScaleFactor_reg_1161_reg[1]\(4)
    );
\shl_ln450_reg_325[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0C080400"
    )
        port map (
      I0 => \^out\(0),
      I1 => \^out\(1),
      I2 => \^out\(2),
      I3 => HwReg_layerWidth_1_val_c_dout(3),
      I4 => HwReg_layerWidth_1_val_c_dout(1),
      I5 => \shl_ln450_reg_325_reg[7]_0\,
      O => \shl_ln450_reg_325[8]_i_2_n_9\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_fifo_w8_d8_S_ShiftReg is
  port (
    D : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \HwReg_layerScaleFactor_1_reg_1126_reg[6]\ : out STD_LOGIC;
    \HwReg_layerScaleFactor_1_reg_1126_reg[6]_0\ : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \HwReg_layerScaleFactor_1_reg_1126_reg[1]\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \shl_ln449_reg_269_reg[8]\ : in STD_LOGIC;
    \shl_ln449_reg_269_reg[13]\ : in STD_LOGIC;
    \shl_ln449_reg_269_reg[11]\ : in STD_LOGIC;
    \shl_ln449_reg_269_reg[10]\ : in STD_LOGIC;
    \shl_ln449_reg_269_reg[12]\ : in STD_LOGIC;
    \shl_ln449_reg_269_reg[14]\ : in STD_LOGIC;
    \shl_ln449_reg_269_reg[13]_0\ : in STD_LOGIC;
    \shl_ln449_reg_269_reg[15]\ : in STD_LOGIC;
    \shl_ln449_reg_269_reg[15]_0\ : in STD_LOGIC;
    \shl_ln449_reg_269[15]_i_4_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \shl_ln450_reg_274_reg[8]\ : in STD_LOGIC;
    \shl_ln450_reg_274_reg[13]\ : in STD_LOGIC;
    \shl_ln450_reg_274_reg[11]\ : in STD_LOGIC;
    \shl_ln450_reg_274_reg[10]\ : in STD_LOGIC;
    \shl_ln450_reg_274_reg[12]\ : in STD_LOGIC;
    \shl_ln450_reg_274_reg[14]\ : in STD_LOGIC;
    \shl_ln450_reg_274_reg[13]_0\ : in STD_LOGIC;
    \shl_ln450_reg_274_reg[15]\ : in STD_LOGIC;
    \shl_ln450_reg_274_reg[15]_0\ : in STD_LOGIC;
    \shl_ln450_reg_274[15]_i_5_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \shl_ln449_reg_269_reg[4]\ : in STD_LOGIC;
    \shl_ln449_reg_269_reg[6]\ : in STD_LOGIC;
    \shl_ln450_reg_274_reg[4]\ : in STD_LOGIC;
    \shl_ln450_reg_274_reg[6]\ : in STD_LOGIC;
    \SRL_SIG_reg[7][7]_srl8_0\ : in STD_LOGIC;
    entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write : in STD_LOGIC;
    \shl_ln450_reg_274[15]_i_2_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_clk : in STD_LOGIC
  );
end main_design_v_mix_0_0_fifo_w8_d8_S_ShiftReg;

architecture STRUCTURE of main_design_v_mix_0_0_fifo_w8_d8_S_ShiftReg is
  signal \^hwreg_layerscalefactor_1_reg_1126_reg[6]\ : STD_LOGIC;
  signal \^hwreg_layerscalefactor_1_reg_1126_reg[6]_0\ : STD_LOGIC;
  signal HwReg_layerScaleFactor_2_val26_c_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^out\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal push : STD_LOGIC;
  signal \shl_ln449_reg_269[11]_i_3_n_9\ : STD_LOGIC;
  signal \shl_ln449_reg_269[12]_i_3_n_9\ : STD_LOGIC;
  signal \shl_ln449_reg_269[13]_i_3_n_9\ : STD_LOGIC;
  signal \shl_ln449_reg_269[15]_i_4_n_9\ : STD_LOGIC;
  signal \shl_ln449_reg_269[15]_i_5_n_9\ : STD_LOGIC;
  signal \shl_ln449_reg_269[3]_i_2_n_9\ : STD_LOGIC;
  signal \shl_ln449_reg_269[4]_i_2_n_9\ : STD_LOGIC;
  signal \shl_ln449_reg_269[7]_i_2_n_9\ : STD_LOGIC;
  signal \shl_ln449_reg_269[7]_i_3_n_9\ : STD_LOGIC;
  signal \shl_ln449_reg_269[8]_i_2_n_9\ : STD_LOGIC;
  signal \shl_ln449_reg_269[8]_i_3_n_9\ : STD_LOGIC;
  signal \shl_ln450_reg_274[11]_i_3_n_9\ : STD_LOGIC;
  signal \shl_ln450_reg_274[12]_i_3_n_9\ : STD_LOGIC;
  signal \shl_ln450_reg_274[13]_i_3_n_9\ : STD_LOGIC;
  signal \shl_ln450_reg_274[15]_i_5_n_9\ : STD_LOGIC;
  signal \shl_ln450_reg_274[15]_i_7_n_9\ : STD_LOGIC;
  signal \shl_ln450_reg_274[2]_i_2_n_9\ : STD_LOGIC;
  signal \shl_ln450_reg_274[3]_i_2_n_9\ : STD_LOGIC;
  signal \shl_ln450_reg_274[4]_i_2_n_9\ : STD_LOGIC;
  signal \shl_ln450_reg_274[7]_i_2_n_9\ : STD_LOGIC;
  signal \shl_ln450_reg_274[7]_i_3_n_9\ : STD_LOGIC;
  signal \shl_ln450_reg_274[8]_i_2_n_9\ : STD_LOGIC;
  signal \shl_ln450_reg_274[8]_i_3_n_9\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[7][0]_srl8\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerScaleFactor_2_val26_c_U/U_main_design_v_mix_0_0_fifo_w8_d8_S_ShiftReg/SRL_SIG_reg[7] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[7][0]_srl8\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerScaleFactor_2_val26_c_U/U_main_design_v_mix_0_0_fifo_w8_d8_S_ShiftReg/SRL_SIG_reg[7][0]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][1]_srl8\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerScaleFactor_2_val26_c_U/U_main_design_v_mix_0_0_fifo_w8_d8_S_ShiftReg/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][1]_srl8\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerScaleFactor_2_val26_c_U/U_main_design_v_mix_0_0_fifo_w8_d8_S_ShiftReg/SRL_SIG_reg[7][1]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][2]_srl8\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerScaleFactor_2_val26_c_U/U_main_design_v_mix_0_0_fifo_w8_d8_S_ShiftReg/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][2]_srl8\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerScaleFactor_2_val26_c_U/U_main_design_v_mix_0_0_fifo_w8_d8_S_ShiftReg/SRL_SIG_reg[7][2]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][3]_srl8\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerScaleFactor_2_val26_c_U/U_main_design_v_mix_0_0_fifo_w8_d8_S_ShiftReg/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][3]_srl8\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerScaleFactor_2_val26_c_U/U_main_design_v_mix_0_0_fifo_w8_d8_S_ShiftReg/SRL_SIG_reg[7][3]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][4]_srl8\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerScaleFactor_2_val26_c_U/U_main_design_v_mix_0_0_fifo_w8_d8_S_ShiftReg/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][4]_srl8\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerScaleFactor_2_val26_c_U/U_main_design_v_mix_0_0_fifo_w8_d8_S_ShiftReg/SRL_SIG_reg[7][4]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][5]_srl8\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerScaleFactor_2_val26_c_U/U_main_design_v_mix_0_0_fifo_w8_d8_S_ShiftReg/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][5]_srl8\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerScaleFactor_2_val26_c_U/U_main_design_v_mix_0_0_fifo_w8_d8_S_ShiftReg/SRL_SIG_reg[7][5]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][6]_srl8\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerScaleFactor_2_val26_c_U/U_main_design_v_mix_0_0_fifo_w8_d8_S_ShiftReg/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][6]_srl8\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerScaleFactor_2_val26_c_U/U_main_design_v_mix_0_0_fifo_w8_d8_S_ShiftReg/SRL_SIG_reg[7][6]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][7]_srl8\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerScaleFactor_2_val26_c_U/U_main_design_v_mix_0_0_fifo_w8_d8_S_ShiftReg/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][7]_srl8\ : label is "inst/\grp_VMixHlsDataFlowFunction_fu_476/HwReg_layerScaleFactor_2_val26_c_U/U_main_design_v_mix_0_0_fifo_w8_d8_S_ShiftReg/SRL_SIG_reg[7][7]_srl8 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \shl_ln449_reg_269[0]_i_1\ : label is "soft_lutpair566";
  attribute SOFT_HLUTNM of \shl_ln449_reg_269[3]_i_1\ : label is "soft_lutpair569";
  attribute SOFT_HLUTNM of \shl_ln449_reg_269[4]_i_1\ : label is "soft_lutpair569";
  attribute SOFT_HLUTNM of \shl_ln449_reg_269[7]_i_1\ : label is "soft_lutpair567";
  attribute SOFT_HLUTNM of \shl_ln449_reg_269[8]_i_1\ : label is "soft_lutpair567";
  attribute SOFT_HLUTNM of \shl_ln450_reg_274[2]_i_2\ : label is "soft_lutpair566";
  attribute SOFT_HLUTNM of \shl_ln450_reg_274[3]_i_1\ : label is "soft_lutpair570";
  attribute SOFT_HLUTNM of \shl_ln450_reg_274[4]_i_1\ : label is "soft_lutpair570";
  attribute SOFT_HLUTNM of \shl_ln450_reg_274[7]_i_1\ : label is "soft_lutpair568";
  attribute SOFT_HLUTNM of \shl_ln450_reg_274[8]_i_1\ : label is "soft_lutpair568";
begin
  \HwReg_layerScaleFactor_1_reg_1126_reg[6]\ <= \^hwreg_layerscalefactor_1_reg_1126_reg[6]\;
  \HwReg_layerScaleFactor_1_reg_1126_reg[6]_0\ <= \^hwreg_layerscalefactor_1_reg_1126_reg[6]_0\;
  \out\(2 downto 0) <= \^out\(2 downto 0);
\SRL_SIG_reg[7][0]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \shl_ln450_reg_274[15]_i_2_0\(0),
      Q => HwReg_layerScaleFactor_2_val26_c_dout(0)
    );
\SRL_SIG_reg[7][0]_srl8_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SRL_SIG_reg[7][7]_srl8_0\,
      I1 => entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write,
      O => push
    );
\SRL_SIG_reg[7][1]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \shl_ln450_reg_274[15]_i_2_0\(1),
      Q => \^out\(0)
    );
\SRL_SIG_reg[7][2]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \shl_ln450_reg_274[15]_i_2_0\(2),
      Q => \^out\(1)
    );
\SRL_SIG_reg[7][3]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \shl_ln450_reg_274[15]_i_2_0\(3),
      Q => \^out\(2)
    );
\SRL_SIG_reg[7][4]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \shl_ln450_reg_274[15]_i_2_0\(4),
      Q => HwReg_layerScaleFactor_2_val26_c_dout(4)
    );
\SRL_SIG_reg[7][5]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \shl_ln450_reg_274[15]_i_2_0\(5),
      Q => HwReg_layerScaleFactor_2_val26_c_dout(5)
    );
\SRL_SIG_reg[7][6]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \shl_ln450_reg_274[15]_i_2_0\(6),
      Q => HwReg_layerScaleFactor_2_val26_c_dout(6)
    );
\SRL_SIG_reg[7][7]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \shl_ln450_reg_274[15]_i_2_0\(7),
      Q => HwReg_layerScaleFactor_2_val26_c_dout(7)
    );
\shl_ln449_reg_269[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \^hwreg_layerscalefactor_1_reg_1126_reg[6]_0\,
      I1 => \^out\(2),
      I2 => \^out\(1),
      I3 => \^out\(0),
      I4 => \shl_ln449_reg_269[15]_i_4_0\(0),
      O => D(0)
    );
\shl_ln449_reg_269[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFC840C840C840"
    )
        port map (
      I0 => \^out\(0),
      I1 => \^hwreg_layerscalefactor_1_reg_1126_reg[6]_0\,
      I2 => \shl_ln449_reg_269_reg[13]\,
      I3 => \shl_ln449_reg_269_reg[11]\,
      I4 => \shl_ln449_reg_269_reg[10]\,
      I5 => \^hwreg_layerscalefactor_1_reg_1126_reg[6]\,
      O => D(8)
    );
\shl_ln449_reg_269[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAA808080"
    )
        port map (
      I0 => \^out\(0),
      I1 => \^hwreg_layerscalefactor_1_reg_1126_reg[6]_0\,
      I2 => \shl_ln449_reg_269_reg[12]\,
      I3 => \^hwreg_layerscalefactor_1_reg_1126_reg[6]\,
      I4 => \shl_ln449_reg_269_reg[11]\,
      I5 => \shl_ln449_reg_269[11]_i_3_n_9\,
      O => D(9)
    );
\shl_ln449_reg_269[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F888"
    )
        port map (
      I0 => \shl_ln449_reg_269_reg[13]\,
      I1 => \^hwreg_layerscalefactor_1_reg_1126_reg[6]\,
      I2 => \shl_ln449_reg_269_reg[14]\,
      I3 => \^hwreg_layerscalefactor_1_reg_1126_reg[6]_0\,
      I4 => \^out\(0),
      O => \shl_ln449_reg_269[11]_i_3_n_9\
    );
\shl_ln449_reg_269[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAA808080"
    )
        port map (
      I0 => \^out\(0),
      I1 => \^hwreg_layerscalefactor_1_reg_1126_reg[6]_0\,
      I2 => \shl_ln449_reg_269_reg[13]\,
      I3 => \^hwreg_layerscalefactor_1_reg_1126_reg[6]\,
      I4 => \shl_ln449_reg_269_reg[12]\,
      I5 => \shl_ln449_reg_269[12]_i_3_n_9\,
      O => D(10)
    );
\shl_ln449_reg_269[12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F888"
    )
        port map (
      I0 => \shl_ln449_reg_269_reg[14]\,
      I1 => \^hwreg_layerscalefactor_1_reg_1126_reg[6]\,
      I2 => \shl_ln449_reg_269_reg[13]_0\,
      I3 => \^hwreg_layerscalefactor_1_reg_1126_reg[6]_0\,
      I4 => \^out\(0),
      O => \shl_ln449_reg_269[12]_i_3_n_9\
    );
\shl_ln449_reg_269[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAA808080"
    )
        port map (
      I0 => \^out\(0),
      I1 => \^hwreg_layerscalefactor_1_reg_1126_reg[6]_0\,
      I2 => \shl_ln449_reg_269_reg[14]\,
      I3 => \^hwreg_layerscalefactor_1_reg_1126_reg[6]\,
      I4 => \shl_ln449_reg_269_reg[13]\,
      I5 => \shl_ln449_reg_269[13]_i_3_n_9\,
      O => D(11)
    );
\shl_ln449_reg_269[13]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F888"
    )
        port map (
      I0 => \shl_ln449_reg_269_reg[13]_0\,
      I1 => \^hwreg_layerscalefactor_1_reg_1126_reg[6]\,
      I2 => \shl_ln449_reg_269_reg[15]\,
      I3 => \^hwreg_layerscalefactor_1_reg_1126_reg[6]_0\,
      I4 => \^out\(0),
      O => \shl_ln449_reg_269[13]_i_3_n_9\
    );
\shl_ln449_reg_269[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF888888F8F88888"
    )
        port map (
      I0 => \^hwreg_layerscalefactor_1_reg_1126_reg[6]_0\,
      I1 => \shl_ln449_reg_269[15]_i_4_n_9\,
      I2 => \shl_ln449_reg_269_reg[15]\,
      I3 => \shl_ln449_reg_269_reg[14]\,
      I4 => \^hwreg_layerscalefactor_1_reg_1126_reg[6]\,
      I5 => \^out\(0),
      O => D(12)
    );
\shl_ln449_reg_269[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFC840C840C840"
    )
        port map (
      I0 => \^out\(0),
      I1 => \^hwreg_layerscalefactor_1_reg_1126_reg[6]_0\,
      I2 => \shl_ln449_reg_269_reg[15]_0\,
      I3 => \shl_ln449_reg_269_reg[15]\,
      I4 => \shl_ln449_reg_269[15]_i_4_n_9\,
      I5 => \^hwreg_layerscalefactor_1_reg_1126_reg[6]\,
      O => D(13)
    );
\shl_ln449_reg_269[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBAAAAAAABAAAAA"
    )
        port map (
      I0 => \shl_ln449_reg_269[15]_i_5_n_9\,
      I1 => \^out\(0),
      I2 => \shl_ln449_reg_269[15]_i_4_0\(6),
      I3 => \^out\(1),
      I4 => \^out\(2),
      I5 => \shl_ln449_reg_269[15]_i_4_0\(2),
      O => \shl_ln449_reg_269[15]_i_4_n_9\
    );
\shl_ln449_reg_269[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF321000003210"
    )
        port map (
      I0 => \^out\(1),
      I1 => \^out\(2),
      I2 => \shl_ln449_reg_269[15]_i_4_0\(9),
      I3 => \shl_ln449_reg_269[15]_i_4_0\(8),
      I4 => \^out\(0),
      I5 => \shl_ln449_reg_269_reg[13]_0\,
      O => \shl_ln449_reg_269[15]_i_5_n_9\
    );
\shl_ln449_reg_269[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \shl_ln449_reg_269[15]_i_4_0\(0),
      I1 => \^hwreg_layerscalefactor_1_reg_1126_reg[6]\,
      I2 => \shl_ln449_reg_269[15]_i_4_0\(1),
      I3 => \shl_ln450_reg_274[2]_i_2_n_9\,
      I4 => \^hwreg_layerscalefactor_1_reg_1126_reg[6]_0\,
      O => D(1)
    );
\shl_ln449_reg_269[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF808080"
    )
        port map (
      I0 => \shl_ln449_reg_269[15]_i_4_0\(1),
      I1 => \shl_ln450_reg_274[2]_i_2_n_9\,
      I2 => \^hwreg_layerscalefactor_1_reg_1126_reg[6]\,
      I3 => \shl_ln449_reg_269[3]_i_2_n_9\,
      I4 => \^hwreg_layerscalefactor_1_reg_1126_reg[6]_0\,
      O => D(2)
    );
\shl_ln449_reg_269[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \shl_ln449_reg_269[3]_i_2_n_9\,
      I1 => \^hwreg_layerscalefactor_1_reg_1126_reg[6]\,
      I2 => \shl_ln449_reg_269[4]_i_2_n_9\,
      I3 => \^hwreg_layerscalefactor_1_reg_1126_reg[6]_0\,
      O => D(3)
    );
\shl_ln449_reg_269[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => \shl_ln449_reg_269[15]_i_4_0\(0),
      I1 => \shl_ln449_reg_269[15]_i_4_0\(2),
      I2 => \^out\(2),
      I3 => \^out\(1),
      I4 => \^out\(0),
      O => \shl_ln449_reg_269[3]_i_2_n_9\
    );
\shl_ln449_reg_269[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \shl_ln449_reg_269[4]_i_2_n_9\,
      I1 => \^hwreg_layerscalefactor_1_reg_1126_reg[6]\,
      I2 => \shl_ln449_reg_269_reg[4]\,
      I3 => \^hwreg_layerscalefactor_1_reg_1126_reg[6]_0\,
      O => D(4)
    );
\shl_ln449_reg_269[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => \shl_ln449_reg_269[15]_i_4_0\(1),
      I1 => \shl_ln449_reg_269[15]_i_4_0\(3),
      I2 => \^out\(2),
      I3 => \^out\(1),
      I4 => \^out\(0),
      O => \shl_ln449_reg_269[4]_i_2_n_9\
    );
\shl_ln449_reg_269[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \shl_ln449_reg_269_reg[6]\,
      I1 => \^hwreg_layerscalefactor_1_reg_1126_reg[6]\,
      I2 => \shl_ln449_reg_269[7]_i_2_n_9\,
      I3 => \^hwreg_layerscalefactor_1_reg_1126_reg[6]_0\,
      O => D(5)
    );
\shl_ln449_reg_269[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \shl_ln449_reg_269[7]_i_2_n_9\,
      I1 => \^hwreg_layerscalefactor_1_reg_1126_reg[6]\,
      I2 => \shl_ln449_reg_269[8]_i_2_n_9\,
      I3 => \^hwreg_layerscalefactor_1_reg_1126_reg[6]_0\,
      O => D(6)
    );
\shl_ln449_reg_269[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0C080400"
    )
        port map (
      I0 => \^out\(0),
      I1 => \^out\(1),
      I2 => \^out\(2),
      I3 => \shl_ln449_reg_269[15]_i_4_0\(2),
      I4 => \shl_ln449_reg_269[15]_i_4_0\(0),
      I5 => \shl_ln449_reg_269[7]_i_3_n_9\,
      O => \shl_ln449_reg_269[7]_i_2_n_9\
    );
\shl_ln449_reg_269[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => \shl_ln449_reg_269[15]_i_4_0\(4),
      I1 => \shl_ln449_reg_269[15]_i_4_0\(6),
      I2 => \^out\(2),
      I3 => \^out\(1),
      I4 => \^out\(0),
      O => \shl_ln449_reg_269[7]_i_3_n_9\
    );
\shl_ln449_reg_269[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \shl_ln449_reg_269[8]_i_2_n_9\,
      I1 => \^hwreg_layerscalefactor_1_reg_1126_reg[6]\,
      I2 => \shl_ln449_reg_269_reg[8]\,
      I3 => \^hwreg_layerscalefactor_1_reg_1126_reg[6]_0\,
      O => D(7)
    );
\shl_ln449_reg_269[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0C080400"
    )
        port map (
      I0 => \^out\(0),
      I1 => \^out\(1),
      I2 => \^out\(2),
      I3 => \shl_ln449_reg_269[15]_i_4_0\(3),
      I4 => \shl_ln449_reg_269[15]_i_4_0\(1),
      I5 => \shl_ln449_reg_269[8]_i_3_n_9\,
      O => \shl_ln449_reg_269[8]_i_2_n_9\
    );
\shl_ln449_reg_269[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => \shl_ln449_reg_269[15]_i_4_0\(5),
      I1 => \shl_ln449_reg_269[15]_i_4_0\(7),
      I2 => \^out\(2),
      I3 => \^out\(1),
      I4 => \^out\(0),
      O => \shl_ln449_reg_269[8]_i_3_n_9\
    );
\shl_ln450_reg_274[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \^hwreg_layerscalefactor_1_reg_1126_reg[6]_0\,
      I1 => \^out\(2),
      I2 => \^out\(1),
      I3 => \^out\(0),
      I4 => \shl_ln450_reg_274[15]_i_5_0\(0),
      O => \HwReg_layerScaleFactor_1_reg_1126_reg[1]\(0)
    );
\shl_ln450_reg_274[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFC840C840C840"
    )
        port map (
      I0 => \^out\(0),
      I1 => \^hwreg_layerscalefactor_1_reg_1126_reg[6]_0\,
      I2 => \shl_ln450_reg_274_reg[13]\,
      I3 => \shl_ln450_reg_274_reg[11]\,
      I4 => \shl_ln450_reg_274_reg[10]\,
      I5 => \^hwreg_layerscalefactor_1_reg_1126_reg[6]\,
      O => \HwReg_layerScaleFactor_1_reg_1126_reg[1]\(8)
    );
\shl_ln450_reg_274[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAA808080"
    )
        port map (
      I0 => \^out\(0),
      I1 => \^hwreg_layerscalefactor_1_reg_1126_reg[6]_0\,
      I2 => \shl_ln450_reg_274_reg[12]\,
      I3 => \^hwreg_layerscalefactor_1_reg_1126_reg[6]\,
      I4 => \shl_ln450_reg_274_reg[11]\,
      I5 => \shl_ln450_reg_274[11]_i_3_n_9\,
      O => \HwReg_layerScaleFactor_1_reg_1126_reg[1]\(9)
    );
\shl_ln450_reg_274[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F888"
    )
        port map (
      I0 => \shl_ln450_reg_274_reg[13]\,
      I1 => \^hwreg_layerscalefactor_1_reg_1126_reg[6]\,
      I2 => \shl_ln450_reg_274_reg[14]\,
      I3 => \^hwreg_layerscalefactor_1_reg_1126_reg[6]_0\,
      I4 => \^out\(0),
      O => \shl_ln450_reg_274[11]_i_3_n_9\
    );
\shl_ln450_reg_274[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAA808080"
    )
        port map (
      I0 => \^out\(0),
      I1 => \^hwreg_layerscalefactor_1_reg_1126_reg[6]_0\,
      I2 => \shl_ln450_reg_274_reg[13]\,
      I3 => \^hwreg_layerscalefactor_1_reg_1126_reg[6]\,
      I4 => \shl_ln450_reg_274_reg[12]\,
      I5 => \shl_ln450_reg_274[12]_i_3_n_9\,
      O => \HwReg_layerScaleFactor_1_reg_1126_reg[1]\(10)
    );
\shl_ln450_reg_274[12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F888"
    )
        port map (
      I0 => \shl_ln450_reg_274_reg[14]\,
      I1 => \^hwreg_layerscalefactor_1_reg_1126_reg[6]\,
      I2 => \shl_ln450_reg_274_reg[13]_0\,
      I3 => \^hwreg_layerscalefactor_1_reg_1126_reg[6]_0\,
      I4 => \^out\(0),
      O => \shl_ln450_reg_274[12]_i_3_n_9\
    );
\shl_ln450_reg_274[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAA808080"
    )
        port map (
      I0 => \^out\(0),
      I1 => \^hwreg_layerscalefactor_1_reg_1126_reg[6]_0\,
      I2 => \shl_ln450_reg_274_reg[14]\,
      I3 => \^hwreg_layerscalefactor_1_reg_1126_reg[6]\,
      I4 => \shl_ln450_reg_274_reg[13]\,
      I5 => \shl_ln450_reg_274[13]_i_3_n_9\,
      O => \HwReg_layerScaleFactor_1_reg_1126_reg[1]\(11)
    );
\shl_ln450_reg_274[13]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F888"
    )
        port map (
      I0 => \shl_ln450_reg_274_reg[13]_0\,
      I1 => \^hwreg_layerscalefactor_1_reg_1126_reg[6]\,
      I2 => \shl_ln450_reg_274_reg[15]\,
      I3 => \^hwreg_layerscalefactor_1_reg_1126_reg[6]_0\,
      I4 => \^out\(0),
      O => \shl_ln450_reg_274[13]_i_3_n_9\
    );
\shl_ln450_reg_274[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF888888F8F88888"
    )
        port map (
      I0 => \^hwreg_layerscalefactor_1_reg_1126_reg[6]_0\,
      I1 => \shl_ln450_reg_274[15]_i_5_n_9\,
      I2 => \shl_ln450_reg_274_reg[15]\,
      I3 => \shl_ln450_reg_274_reg[14]\,
      I4 => \^hwreg_layerscalefactor_1_reg_1126_reg[6]\,
      I5 => \^out\(0),
      O => \HwReg_layerScaleFactor_1_reg_1126_reg[1]\(12)
    );
\shl_ln450_reg_274[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFC840C840C840"
    )
        port map (
      I0 => \^out\(0),
      I1 => \^hwreg_layerscalefactor_1_reg_1126_reg[6]_0\,
      I2 => \shl_ln450_reg_274_reg[15]_0\,
      I3 => \shl_ln450_reg_274_reg[15]\,
      I4 => \shl_ln450_reg_274[15]_i_5_n_9\,
      I5 => \^hwreg_layerscalefactor_1_reg_1126_reg[6]\,
      O => \HwReg_layerScaleFactor_1_reg_1126_reg[1]\(13)
    );
\shl_ln450_reg_274[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => HwReg_layerScaleFactor_2_val26_c_dout(6),
      I1 => HwReg_layerScaleFactor_2_val26_c_dout(7),
      I2 => HwReg_layerScaleFactor_2_val26_c_dout(4),
      I3 => HwReg_layerScaleFactor_2_val26_c_dout(5),
      I4 => HwReg_layerScaleFactor_2_val26_c_dout(0),
      O => \^hwreg_layerscalefactor_1_reg_1126_reg[6]_0\
    );
\shl_ln450_reg_274[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBAAAAAAABAAAAA"
    )
        port map (
      I0 => \shl_ln450_reg_274[15]_i_7_n_9\,
      I1 => \^out\(0),
      I2 => \shl_ln450_reg_274[15]_i_5_0\(6),
      I3 => \^out\(1),
      I4 => \^out\(2),
      I5 => \shl_ln450_reg_274[15]_i_5_0\(2),
      O => \shl_ln450_reg_274[15]_i_5_n_9\
    );
\shl_ln450_reg_274[15]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => HwReg_layerScaleFactor_2_val26_c_dout(6),
      I1 => HwReg_layerScaleFactor_2_val26_c_dout(7),
      I2 => HwReg_layerScaleFactor_2_val26_c_dout(4),
      I3 => HwReg_layerScaleFactor_2_val26_c_dout(5),
      I4 => HwReg_layerScaleFactor_2_val26_c_dout(0),
      O => \^hwreg_layerscalefactor_1_reg_1126_reg[6]\
    );
\shl_ln450_reg_274[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF321000003210"
    )
        port map (
      I0 => \^out\(1),
      I1 => \^out\(2),
      I2 => \shl_ln450_reg_274[15]_i_5_0\(9),
      I3 => \shl_ln450_reg_274[15]_i_5_0\(8),
      I4 => \^out\(0),
      I5 => \shl_ln450_reg_274_reg[13]_0\,
      O => \shl_ln450_reg_274[15]_i_7_n_9\
    );
\shl_ln450_reg_274[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \shl_ln450_reg_274[15]_i_5_0\(0),
      I1 => \^hwreg_layerscalefactor_1_reg_1126_reg[6]\,
      I2 => \shl_ln450_reg_274[15]_i_5_0\(1),
      I3 => \shl_ln450_reg_274[2]_i_2_n_9\,
      I4 => \^hwreg_layerscalefactor_1_reg_1126_reg[6]_0\,
      O => \HwReg_layerScaleFactor_1_reg_1126_reg[1]\(1)
    );
\shl_ln450_reg_274[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF808080"
    )
        port map (
      I0 => \shl_ln450_reg_274[15]_i_5_0\(1),
      I1 => \shl_ln450_reg_274[2]_i_2_n_9\,
      I2 => \^hwreg_layerscalefactor_1_reg_1126_reg[6]\,
      I3 => \shl_ln450_reg_274[3]_i_2_n_9\,
      I4 => \^hwreg_layerscalefactor_1_reg_1126_reg[6]_0\,
      O => \HwReg_layerScaleFactor_1_reg_1126_reg[1]\(2)
    );
\shl_ln450_reg_274[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(1),
      I2 => \^out\(0),
      O => \shl_ln450_reg_274[2]_i_2_n_9\
    );
\shl_ln450_reg_274[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \shl_ln450_reg_274[3]_i_2_n_9\,
      I1 => \^hwreg_layerscalefactor_1_reg_1126_reg[6]\,
      I2 => \shl_ln450_reg_274[4]_i_2_n_9\,
      I3 => \^hwreg_layerscalefactor_1_reg_1126_reg[6]_0\,
      O => \HwReg_layerScaleFactor_1_reg_1126_reg[1]\(3)
    );
\shl_ln450_reg_274[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => \shl_ln450_reg_274[15]_i_5_0\(0),
      I1 => \shl_ln450_reg_274[15]_i_5_0\(2),
      I2 => \^out\(2),
      I3 => \^out\(1),
      I4 => \^out\(0),
      O => \shl_ln450_reg_274[3]_i_2_n_9\
    );
\shl_ln450_reg_274[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \shl_ln450_reg_274[4]_i_2_n_9\,
      I1 => \^hwreg_layerscalefactor_1_reg_1126_reg[6]\,
      I2 => \shl_ln450_reg_274_reg[4]\,
      I3 => \^hwreg_layerscalefactor_1_reg_1126_reg[6]_0\,
      O => \HwReg_layerScaleFactor_1_reg_1126_reg[1]\(4)
    );
\shl_ln450_reg_274[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => \shl_ln450_reg_274[15]_i_5_0\(1),
      I1 => \shl_ln450_reg_274[15]_i_5_0\(3),
      I2 => \^out\(2),
      I3 => \^out\(1),
      I4 => \^out\(0),
      O => \shl_ln450_reg_274[4]_i_2_n_9\
    );
\shl_ln450_reg_274[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \shl_ln450_reg_274_reg[6]\,
      I1 => \^hwreg_layerscalefactor_1_reg_1126_reg[6]\,
      I2 => \shl_ln450_reg_274[7]_i_2_n_9\,
      I3 => \^hwreg_layerscalefactor_1_reg_1126_reg[6]_0\,
      O => \HwReg_layerScaleFactor_1_reg_1126_reg[1]\(5)
    );
\shl_ln450_reg_274[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \shl_ln450_reg_274[7]_i_2_n_9\,
      I1 => \^hwreg_layerscalefactor_1_reg_1126_reg[6]\,
      I2 => \shl_ln450_reg_274[8]_i_2_n_9\,
      I3 => \^hwreg_layerscalefactor_1_reg_1126_reg[6]_0\,
      O => \HwReg_layerScaleFactor_1_reg_1126_reg[1]\(6)
    );
\shl_ln450_reg_274[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0C080400"
    )
        port map (
      I0 => \^out\(0),
      I1 => \^out\(1),
      I2 => \^out\(2),
      I3 => \shl_ln450_reg_274[15]_i_5_0\(2),
      I4 => \shl_ln450_reg_274[15]_i_5_0\(0),
      I5 => \shl_ln450_reg_274[7]_i_3_n_9\,
      O => \shl_ln450_reg_274[7]_i_2_n_9\
    );
\shl_ln450_reg_274[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => \shl_ln450_reg_274[15]_i_5_0\(4),
      I1 => \shl_ln450_reg_274[15]_i_5_0\(6),
      I2 => \^out\(2),
      I3 => \^out\(1),
      I4 => \^out\(0),
      O => \shl_ln450_reg_274[7]_i_3_n_9\
    );
\shl_ln450_reg_274[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \shl_ln450_reg_274[8]_i_2_n_9\,
      I1 => \^hwreg_layerscalefactor_1_reg_1126_reg[6]\,
      I2 => \shl_ln450_reg_274_reg[8]\,
      I3 => \^hwreg_layerscalefactor_1_reg_1126_reg[6]_0\,
      O => \HwReg_layerScaleFactor_1_reg_1126_reg[1]\(7)
    );
\shl_ln450_reg_274[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0C080400"
    )
        port map (
      I0 => \^out\(0),
      I1 => \^out\(1),
      I2 => \^out\(2),
      I3 => \shl_ln450_reg_274[15]_i_5_0\(3),
      I4 => \shl_ln450_reg_274[15]_i_5_0\(1),
      I5 => \shl_ln450_reg_274[8]_i_3_n_9\,
      O => \shl_ln450_reg_274[8]_i_2_n_9\
    );
\shl_ln450_reg_274[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => \shl_ln450_reg_274[15]_i_5_0\(5),
      I1 => \shl_ln450_reg_274[15]_i_5_0\(7),
      I2 => \^out\(2),
      I3 => \^out\(1),
      I4 => \^out\(0),
      O => \shl_ln450_reg_274[8]_i_3_n_9\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_0 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_sig_allocacmp_x_1 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_loop_init_int_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    full_n_reg : out STD_LOGIC;
    ap_done_cache_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    srcLayer2Rgb_full_n : in STD_LOGIC;
    srcLayer2Yuv_empty_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \icmp_ln897_fu_72_p2_carry_i_1__0_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[2]_0\ : in STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg0 : in STD_LOGIC
  );
end main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init;

architecture STRUCTURE of main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init is
  signal \ap_CS_fsm[2]_i_3__8_n_9\ : STD_LOGIC;
  signal \ap_block_pp0_stage0_11001__1\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__18_n_9\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__18_n_9\ : STD_LOGIC;
  signal \icmp_ln897_fu_72_p2_carry_i_5__0_n_9\ : STD_LOGIC;
  signal \icmp_ln897_fu_72_p2_carry_i_6__0_n_9\ : STD_LOGIC;
  signal \icmp_ln897_fu_72_p2_carry_i_7__0_n_9\ : STD_LOGIC;
  signal \icmp_ln897_fu_72_p2_carry_i_8__0_n_9\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_2__10\ : label is "soft_lutpair846";
  attribute SOFT_HLUTNM of \x_fu_40[11]_i_2__5\ : label is "soft_lutpair846";
begin
\ap_CS_fsm[1]_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5404"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\(1),
      I1 => \ap_CS_fsm[2]_i_3__8_n_9\,
      I2 => \ap_CS_fsm_reg[1]\(0),
      I3 => \ap_CS_fsm_reg[1]_0\(0),
      O => D(0)
    );
\ap_CS_fsm[2]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10001055"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\(0),
      I1 => \ap_CS_fsm_reg[2]\(0),
      I2 => \ap_CS_fsm_reg[2]_0\,
      I3 => \ap_CS_fsm_reg[1]\(1),
      I4 => \ap_CS_fsm[2]_i_3__8_n_9\,
      O => D(1)
    );
\ap_CS_fsm[2]_i_3__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22E20000"
    )
        port map (
      I0 => ap_done_cache,
      I1 => grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg,
      I2 => CO(0),
      I3 => \ap_block_pp0_stage0_11001__1\,
      I4 => \ap_CS_fsm_reg[1]\(2),
      O => \ap_CS_fsm[2]_i_3__8_n_9\
    );
\ap_done_cache_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D500FFFFD5000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => srcLayer2Yuv_empty_n,
      I2 => srcLayer2Rgb_full_n,
      I3 => CO(0),
      I4 => grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg,
      I5 => ap_done_cache,
      O => \ap_done_cache_i_1__18_n_9\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__18_n_9\,
      Q => ap_done_cache,
      R => ap_done_cache_reg_0
    );
\ap_enable_reg_pp0_iter1_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A0A0A088A8A8A8"
    )
        port map (
      I0 => ap_rst_n,
      I1 => grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => srcLayer2Yuv_empty_n,
      I4 => srcLayer2Rgb_full_n,
      I5 => CO(0),
      O => ap_rst_n_0
    );
\ap_loop_init_int_i_1__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBF3BB"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => ap_rst_n,
      I2 => CO(0),
      I3 => grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg,
      I4 => \ap_block_pp0_stage0_11001__1\,
      O => \ap_loop_init_int_i_1__18_n_9\
    );
\ap_loop_init_int_i_2__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => srcLayer2Yuv_empty_n,
      I2 => srcLayer2Rgb_full_n,
      O => \ap_block_pp0_stage0_11001__1\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__18_n_9\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFBBBBAAAAAAAA"
    )
        port map (
      I0 => grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg0,
      I1 => CO(0),
      I2 => srcLayer2Rgb_full_n,
      I3 => srcLayer2Yuv_empty_n,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg,
      O => full_n_reg
    );
\icmp_ln897_fu_72_p2_carry_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AD50000"
    )
        port map (
      I0 => Q(9),
      I1 => grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \icmp_ln897_fu_72_p2_carry_i_1__0_0\(9),
      I4 => \icmp_ln897_fu_72_p2_carry_i_5__0_n_9\,
      O => S(3)
    );
\icmp_ln897_fu_72_p2_carry_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AD50000"
    )
        port map (
      I0 => Q(6),
      I1 => grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \icmp_ln897_fu_72_p2_carry_i_1__0_0\(6),
      I4 => \icmp_ln897_fu_72_p2_carry_i_6__0_n_9\,
      O => S(2)
    );
\icmp_ln897_fu_72_p2_carry_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AD50000"
    )
        port map (
      I0 => Q(3),
      I1 => grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \icmp_ln897_fu_72_p2_carry_i_1__0_0\(3),
      I4 => \icmp_ln897_fu_72_p2_carry_i_7__0_n_9\,
      O => S(1)
    );
\icmp_ln897_fu_72_p2_carry_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AD50000"
    )
        port map (
      I0 => Q(0),
      I1 => grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \icmp_ln897_fu_72_p2_carry_i_1__0_0\(0),
      I4 => \icmp_ln897_fu_72_p2_carry_i_8__0_n_9\,
      O => S(0)
    );
\icmp_ln897_fu_72_p2_carry_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => Q(10),
      I1 => \icmp_ln897_fu_72_p2_carry_i_1__0_0\(10),
      I2 => Q(11),
      I3 => grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \icmp_ln897_fu_72_p2_carry_i_1__0_0\(11),
      O => \icmp_ln897_fu_72_p2_carry_i_5__0_n_9\
    );
\icmp_ln897_fu_72_p2_carry_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => Q(7),
      I1 => \icmp_ln897_fu_72_p2_carry_i_1__0_0\(7),
      I2 => Q(8),
      I3 => grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \icmp_ln897_fu_72_p2_carry_i_1__0_0\(8),
      O => \icmp_ln897_fu_72_p2_carry_i_6__0_n_9\
    );
\icmp_ln897_fu_72_p2_carry_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => Q(4),
      I1 => \icmp_ln897_fu_72_p2_carry_i_1__0_0\(4),
      I2 => Q(5),
      I3 => grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \icmp_ln897_fu_72_p2_carry_i_1__0_0\(5),
      O => \icmp_ln897_fu_72_p2_carry_i_7__0_n_9\
    );
\icmp_ln897_fu_72_p2_carry_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => Q(1),
      I1 => \icmp_ln897_fu_72_p2_carry_i_1__0_0\(1),
      I2 => Q(2),
      I3 => grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \icmp_ln897_fu_72_p2_carry_i_1__0_0\(2),
      O => \icmp_ln897_fu_72_p2_carry_i_8__0_n_9\
    );
\x_2_fu_78_p2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(8),
      I1 => grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_1(8)
    );
\x_2_fu_78_p2_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(7),
      I1 => grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_1(7)
    );
\x_2_fu_78_p2_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(6),
      I1 => grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_1(6)
    );
\x_2_fu_78_p2_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(5),
      I1 => grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_1(5)
    );
\x_2_fu_78_p2_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(11),
      I1 => grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_1(11)
    );
\x_2_fu_78_p2_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(10),
      I1 => grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_1(10)
    );
\x_2_fu_78_p2_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(9),
      I1 => grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_1(9)
    );
x_2_fu_78_p2_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(0),
      I1 => grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_1(0)
    );
x_2_fu_78_p2_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(4),
      I1 => grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_1(4)
    );
x_2_fu_78_p2_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(3),
      I1 => grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_1(3)
    );
x_2_fu_78_p2_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(2),
      I1 => grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_1(2)
    );
x_2_fu_78_p2_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(1),
      I1 => grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_1(1)
    );
\x_fu_40[0]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => Q(0),
      O => ap_loop_init_int_reg_0(0)
    );
\x_fu_40[11]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000080808080"
    )
        port map (
      I0 => grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg,
      I1 => CO(0),
      I2 => ap_loop_init_int,
      I3 => srcLayer2Rgb_full_n,
      I4 => srcLayer2Yuv_empty_n,
      I5 => ap_enable_reg_pp0_iter1,
      O => SR(0)
    );
\x_fu_40[11]_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40004444"
    )
        port map (
      I0 => CO(0),
      I1 => grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg,
      I2 => srcLayer2Rgb_full_n,
      I3 => srcLayer2Yuv_empty_n,
      I4 => ap_enable_reg_pp0_iter1,
      O => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_124 is
  port (
    s_axis_video2_TREADY_int_regslice : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \eol_reg_163_reg[0]\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_sig_allocacmp_j_3 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \axi_data_fu_108_reg[23]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \axi_last_reg_170_reg[0]\ : out STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_ap_start_reg_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_loop_init_int_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \HwReg_layerEnableFlag_2_reg_1121_reg[0]\ : out STD_LOGIC;
    \state_reg[0]\ : out STD_LOGIC;
    push : out STD_LOGIC;
    ap_done_cache_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_sequential_state_reg[0]\ : in STD_LOGIC;
    \FSM_sequential_state_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_state_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_ap_start_reg : in STD_LOGIC;
    \eol_reg_163_reg[0]_0\ : in STD_LOGIC;
    \eol_reg_163_reg[0]_1\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    i_fu_112 : in STD_LOGIC;
    \SRL_SIG_reg[1][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    srcLayer2_full_n : in STD_LOGIC;
    \j_fu_88_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \icmp_ln3105_fu_203_p2_carry_i_1__1_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \axi_data_fu_92_reg[23]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \axi_data_fu_92_reg[23]_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    axi_last_reg_170 : in STD_LOGIC;
    s_axis_video2_TLAST_int_regslice : in STD_LOGIC;
    \icmp_ln3105_reg_299_reg[0]\ : in STD_LOGIC;
    \ap_loop_init_int_i_2__7_0\ : in STD_LOGIC;
    HwReg_layerEnableFlag_3_fu_294 : in STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_ap_start_reg_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_124 : entity is "main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init";
end main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_124;

architecture STRUCTURE of main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_124 is
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__14_n_9\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__14_n_9\ : STD_LOGIC;
  signal \ap_loop_init_int_i_2__7_n_9\ : STD_LOGIC;
  signal \ap_loop_init_int_i_3__0_n_9\ : STD_LOGIC;
  signal ap_loop_init_int_i_4_n_9 : STD_LOGIC;
  signal \icmp_ln3105_fu_203_p2_carry_i_5__1_n_9\ : STD_LOGIC;
  signal \icmp_ln3105_fu_203_p2_carry_i_6__1_n_9\ : STD_LOGIC;
  signal \icmp_ln3105_fu_203_p2_carry_i_7__1_n_9\ : STD_LOGIC;
  signal \icmp_ln3105_fu_203_p2_carry_i_8__1_n_9\ : STD_LOGIC;
  signal \j_fu_88[11]_i_3__0_n_9\ : STD_LOGIC;
  signal \j_fu_88[11]_i_4_n_9\ : STD_LOGIC;
  signal \j_fu_88[11]_i_5_n_9\ : STD_LOGIC;
  signal \j_fu_88[11]_i_6_n_9\ : STD_LOGIC;
  signal p_13_in : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[5]_i_1__1\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \ap_CS_fsm[6]_i_1__1\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_3__0\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of ap_loop_init_int_i_4 : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \axi_data_fu_92[0]_i_1__0\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \axi_data_fu_92[10]_i_1__0\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \axi_data_fu_92[11]_i_1__0\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \axi_data_fu_92[12]_i_1__0\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \axi_data_fu_92[13]_i_1__0\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \axi_data_fu_92[14]_i_1__0\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \axi_data_fu_92[15]_i_1__0\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \axi_data_fu_92[16]_i_1__0\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \axi_data_fu_92[17]_i_1__0\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \axi_data_fu_92[18]_i_1__0\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \axi_data_fu_92[19]_i_1__0\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \axi_data_fu_92[1]_i_1__0\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \axi_data_fu_92[20]_i_1__0\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \axi_data_fu_92[21]_i_1__0\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \axi_data_fu_92[22]_i_1__0\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \axi_data_fu_92[23]_i_2__0\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \axi_data_fu_92[2]_i_1__0\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \axi_data_fu_92[3]_i_1__0\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \axi_data_fu_92[4]_i_1__0\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \axi_data_fu_92[5]_i_1__0\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \axi_data_fu_92[6]_i_1__0\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \axi_data_fu_92[7]_i_1__0\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \axi_data_fu_92[8]_i_1__0\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \axi_data_fu_92[9]_i_1__0\ : label is "soft_lutpair414";
begin
\SRL_SIG[0][23]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A8000000"
    )
        port map (
      I0 => Q(1),
      I1 => \SRL_SIG_reg[1][0]\(0),
      I2 => \j_fu_88[11]_i_4_n_9\,
      I3 => srcLayer2_full_n,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => \icmp_ln3105_reg_299_reg[0]\,
      O => push
    );
\ack_in_t_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF005700000000"
    )
        port map (
      I0 => Q(1),
      I1 => \j_fu_88[11]_i_4_n_9\,
      I2 => \ap_loop_init_int_i_2__7_n_9\,
      I3 => \FSM_sequential_state_reg[0]\,
      I4 => \FSM_sequential_state_reg[0]_0\,
      I5 => \FSM_sequential_state_reg[0]_1\(0),
      O => s_axis_video2_TREADY_int_regslice
    );
\ap_CS_fsm[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBAAAA"
    )
        port map (
      I0 => i_fu_112,
      I1 => p_13_in,
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_ap_start_reg,
      I3 => ap_done_cache,
      I4 => Q(1),
      O => D(0)
    );
\ap_CS_fsm[6]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F200"
    )
        port map (
      I0 => ap_done_cache,
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_ap_start_reg,
      I2 => p_13_in,
      I3 => Q(1),
      O => D(1)
    );
\ap_CS_fsm[6]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE0000000000000"
    )
        port map (
      I0 => \SRL_SIG_reg[1][0]\(0),
      I1 => \j_fu_88[11]_i_4_n_9\,
      I2 => srcLayer2_full_n,
      I3 => \j_fu_88[11]_i_5_n_9\,
      I4 => CO(0),
      I5 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_ap_start_reg,
      O => p_13_in
    );
\ap_done_cache_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_13_in,
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_ap_start_reg,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__14_n_9\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__14_n_9\,
      Q => ap_done_cache,
      R => ap_done_cache_reg_0
    );
\ap_enable_reg_pp0_iter1_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"808C8080"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => ap_rst_n,
      I2 => \ap_loop_init_int_i_2__7_n_9\,
      I3 => CO(0),
      I4 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_ap_start_reg,
      O => ap_enable_reg_pp0_iter1_reg
    );
\ap_loop_init_int_i_1__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFB3BBBB"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => ap_rst_n,
      I2 => \ap_loop_init_int_i_2__7_n_9\,
      I3 => CO(0),
      I4 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_ap_start_reg,
      O => \ap_loop_init_int_i_1__14_n_9\
    );
\ap_loop_init_int_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAABAAAAA"
    )
        port map (
      I0 => \ap_loop_init_int_i_3__0_n_9\,
      I1 => CO(0),
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_ap_start_reg,
      I3 => ap_loop_init_int_i_4_n_9,
      I4 => \j_fu_88[11]_i_6_n_9\,
      I5 => \SRL_SIG_reg[1][0]\(0),
      O => \ap_loop_init_int_i_2__7_n_9\
    );
\ap_loop_init_int_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => srcLayer2_full_n,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \icmp_ln3105_reg_299_reg[0]\,
      O => \ap_loop_init_int_i_3__0_n_9\
    );
ap_loop_init_int_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \eol_reg_163_reg[0]_1\,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \icmp_ln3105_reg_299_reg[0]\,
      O => ap_loop_init_int_i_4_n_9
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__14_n_9\,
      Q => ap_loop_init_int,
      R => '0'
    );
\axi_data_fu_92[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_data_fu_92_reg[23]\(0),
      I1 => \j_fu_88[11]_i_4_n_9\,
      I2 => \axi_data_fu_92_reg[23]_0\(0),
      O => \axi_data_fu_108_reg[23]\(0)
    );
\axi_data_fu_92[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_data_fu_92_reg[23]\(10),
      I1 => \j_fu_88[11]_i_4_n_9\,
      I2 => \axi_data_fu_92_reg[23]_0\(10),
      O => \axi_data_fu_108_reg[23]\(10)
    );
\axi_data_fu_92[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_data_fu_92_reg[23]\(11),
      I1 => \j_fu_88[11]_i_4_n_9\,
      I2 => \axi_data_fu_92_reg[23]_0\(11),
      O => \axi_data_fu_108_reg[23]\(11)
    );
\axi_data_fu_92[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_data_fu_92_reg[23]\(12),
      I1 => \j_fu_88[11]_i_4_n_9\,
      I2 => \axi_data_fu_92_reg[23]_0\(12),
      O => \axi_data_fu_108_reg[23]\(12)
    );
\axi_data_fu_92[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_data_fu_92_reg[23]\(13),
      I1 => \j_fu_88[11]_i_4_n_9\,
      I2 => \axi_data_fu_92_reg[23]_0\(13),
      O => \axi_data_fu_108_reg[23]\(13)
    );
\axi_data_fu_92[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_data_fu_92_reg[23]\(14),
      I1 => \j_fu_88[11]_i_4_n_9\,
      I2 => \axi_data_fu_92_reg[23]_0\(14),
      O => \axi_data_fu_108_reg[23]\(14)
    );
\axi_data_fu_92[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_data_fu_92_reg[23]\(15),
      I1 => \j_fu_88[11]_i_4_n_9\,
      I2 => \axi_data_fu_92_reg[23]_0\(15),
      O => \axi_data_fu_108_reg[23]\(15)
    );
\axi_data_fu_92[16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_data_fu_92_reg[23]\(16),
      I1 => \j_fu_88[11]_i_4_n_9\,
      I2 => \axi_data_fu_92_reg[23]_0\(16),
      O => \axi_data_fu_108_reg[23]\(16)
    );
\axi_data_fu_92[17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_data_fu_92_reg[23]\(17),
      I1 => \j_fu_88[11]_i_4_n_9\,
      I2 => \axi_data_fu_92_reg[23]_0\(17),
      O => \axi_data_fu_108_reg[23]\(17)
    );
\axi_data_fu_92[18]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_data_fu_92_reg[23]\(18),
      I1 => \j_fu_88[11]_i_4_n_9\,
      I2 => \axi_data_fu_92_reg[23]_0\(18),
      O => \axi_data_fu_108_reg[23]\(18)
    );
\axi_data_fu_92[19]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_data_fu_92_reg[23]\(19),
      I1 => \j_fu_88[11]_i_4_n_9\,
      I2 => \axi_data_fu_92_reg[23]_0\(19),
      O => \axi_data_fu_108_reg[23]\(19)
    );
\axi_data_fu_92[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_data_fu_92_reg[23]\(1),
      I1 => \j_fu_88[11]_i_4_n_9\,
      I2 => \axi_data_fu_92_reg[23]_0\(1),
      O => \axi_data_fu_108_reg[23]\(1)
    );
\axi_data_fu_92[20]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_data_fu_92_reg[23]\(20),
      I1 => \j_fu_88[11]_i_4_n_9\,
      I2 => \axi_data_fu_92_reg[23]_0\(20),
      O => \axi_data_fu_108_reg[23]\(20)
    );
\axi_data_fu_92[21]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_data_fu_92_reg[23]\(21),
      I1 => \j_fu_88[11]_i_4_n_9\,
      I2 => \axi_data_fu_92_reg[23]_0\(21),
      O => \axi_data_fu_108_reg[23]\(21)
    );
\axi_data_fu_92[22]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_data_fu_92_reg[23]\(22),
      I1 => \j_fu_88[11]_i_4_n_9\,
      I2 => \axi_data_fu_92_reg[23]_0\(22),
      O => \axi_data_fu_108_reg[23]\(22)
    );
\axi_data_fu_92[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACACAC000C0C0C00"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_ap_start_reg,
      I1 => \SRL_SIG_reg[1][0]\(0),
      I2 => \j_fu_88[11]_i_4_n_9\,
      I3 => srcLayer2_full_n,
      I4 => \j_fu_88[11]_i_5_n_9\,
      I5 => ap_loop_init_int,
      O => E(0)
    );
\axi_data_fu_92[23]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_data_fu_92_reg[23]\(23),
      I1 => \j_fu_88[11]_i_4_n_9\,
      I2 => \axi_data_fu_92_reg[23]_0\(23),
      O => \axi_data_fu_108_reg[23]\(23)
    );
\axi_data_fu_92[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_data_fu_92_reg[23]\(2),
      I1 => \j_fu_88[11]_i_4_n_9\,
      I2 => \axi_data_fu_92_reg[23]_0\(2),
      O => \axi_data_fu_108_reg[23]\(2)
    );
\axi_data_fu_92[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_data_fu_92_reg[23]\(3),
      I1 => \j_fu_88[11]_i_4_n_9\,
      I2 => \axi_data_fu_92_reg[23]_0\(3),
      O => \axi_data_fu_108_reg[23]\(3)
    );
\axi_data_fu_92[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_data_fu_92_reg[23]\(4),
      I1 => \j_fu_88[11]_i_4_n_9\,
      I2 => \axi_data_fu_92_reg[23]_0\(4),
      O => \axi_data_fu_108_reg[23]\(4)
    );
\axi_data_fu_92[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_data_fu_92_reg[23]\(5),
      I1 => \j_fu_88[11]_i_4_n_9\,
      I2 => \axi_data_fu_92_reg[23]_0\(5),
      O => \axi_data_fu_108_reg[23]\(5)
    );
\axi_data_fu_92[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_data_fu_92_reg[23]\(6),
      I1 => \j_fu_88[11]_i_4_n_9\,
      I2 => \axi_data_fu_92_reg[23]_0\(6),
      O => \axi_data_fu_108_reg[23]\(6)
    );
\axi_data_fu_92[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_data_fu_92_reg[23]\(7),
      I1 => \j_fu_88[11]_i_4_n_9\,
      I2 => \axi_data_fu_92_reg[23]_0\(7),
      O => \axi_data_fu_108_reg[23]\(7)
    );
\axi_data_fu_92[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_data_fu_92_reg[23]\(8),
      I1 => \j_fu_88[11]_i_4_n_9\,
      I2 => \axi_data_fu_92_reg[23]_0\(8),
      O => \axi_data_fu_108_reg[23]\(8)
    );
\axi_data_fu_92[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_data_fu_92_reg[23]\(9),
      I1 => \j_fu_88[11]_i_4_n_9\,
      I2 => \axi_data_fu_92_reg[23]_0\(9),
      O => \axi_data_fu_108_reg[23]\(9)
    );
\axi_last_fu_96[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_last_reg_170,
      I1 => \j_fu_88[11]_i_4_n_9\,
      I2 => s_axis_video2_TLAST_int_regslice,
      O => \axi_last_reg_170_reg[0]\
    );
\eol_reg_163[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA0AAAAAAACCAACC"
    )
        port map (
      I0 => \eol_reg_163_reg[0]_0\,
      I1 => \eol_reg_163_reg[0]_1\,
      I2 => ap_loop_init_int,
      I3 => \ap_loop_init_int_i_2__7_n_9\,
      I4 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_ap_start_reg,
      I5 => \j_fu_88[11]_i_5_n_9\,
      O => \eol_reg_163_reg[0]\
    );
grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_ap_start_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5D550C00"
    )
        port map (
      I0 => p_13_in,
      I1 => HwReg_layerEnableFlag_3_fu_294,
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_ap_start_reg_reg_0(0),
      I3 => Q(0),
      I4 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_ap_start_reg,
      O => \HwReg_layerEnableFlag_2_reg_1121_reg[0]\
    );
\icmp_ln3105_fu_203_p2_carry_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0888A222"
    )
        port map (
      I0 => \icmp_ln3105_fu_203_p2_carry_i_5__1_n_9\,
      I1 => \j_fu_88_reg[11]\(9),
      I2 => ap_loop_init_int,
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_ap_start_reg,
      I4 => \icmp_ln3105_fu_203_p2_carry_i_1__1_0\(9),
      O => S(3)
    );
\icmp_ln3105_fu_203_p2_carry_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0888A222"
    )
        port map (
      I0 => \icmp_ln3105_fu_203_p2_carry_i_6__1_n_9\,
      I1 => \j_fu_88_reg[11]\(6),
      I2 => ap_loop_init_int,
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_ap_start_reg,
      I4 => \icmp_ln3105_fu_203_p2_carry_i_1__1_0\(6),
      O => S(2)
    );
\icmp_ln3105_fu_203_p2_carry_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0888A222"
    )
        port map (
      I0 => \icmp_ln3105_fu_203_p2_carry_i_7__1_n_9\,
      I1 => \j_fu_88_reg[11]\(3),
      I2 => ap_loop_init_int,
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_ap_start_reg,
      I4 => \icmp_ln3105_fu_203_p2_carry_i_1__1_0\(3),
      O => S(1)
    );
\icmp_ln3105_fu_203_p2_carry_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002AD5"
    )
        port map (
      I0 => \j_fu_88_reg[11]\(0),
      I1 => ap_loop_init_int,
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_ap_start_reg,
      I3 => \icmp_ln3105_fu_203_p2_carry_i_1__1_0\(0),
      I4 => \icmp_ln3105_fu_203_p2_carry_i_8__1_n_9\,
      O => S(0)
    );
\icmp_ln3105_fu_203_p2_carry_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \j_fu_88_reg[11]\(11),
      I1 => \icmp_ln3105_fu_203_p2_carry_i_1__1_0\(11),
      I2 => \j_fu_88_reg[11]\(10),
      I3 => ap_loop_init_int,
      I4 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_ap_start_reg,
      I5 => \icmp_ln3105_fu_203_p2_carry_i_1__1_0\(10),
      O => \icmp_ln3105_fu_203_p2_carry_i_5__1_n_9\
    );
\icmp_ln3105_fu_203_p2_carry_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \j_fu_88_reg[11]\(8),
      I1 => \icmp_ln3105_fu_203_p2_carry_i_1__1_0\(8),
      I2 => \j_fu_88_reg[11]\(7),
      I3 => ap_loop_init_int,
      I4 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_ap_start_reg,
      I5 => \icmp_ln3105_fu_203_p2_carry_i_1__1_0\(7),
      O => \icmp_ln3105_fu_203_p2_carry_i_6__1_n_9\
    );
\icmp_ln3105_fu_203_p2_carry_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \j_fu_88_reg[11]\(5),
      I1 => \icmp_ln3105_fu_203_p2_carry_i_1__1_0\(5),
      I2 => \j_fu_88_reg[11]\(4),
      I3 => ap_loop_init_int,
      I4 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_ap_start_reg,
      I5 => \icmp_ln3105_fu_203_p2_carry_i_1__1_0\(4),
      O => \icmp_ln3105_fu_203_p2_carry_i_7__1_n_9\
    );
\icmp_ln3105_fu_203_p2_carry_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF6F6F6FCCF6F6F6"
    )
        port map (
      I0 => \j_fu_88_reg[11]\(2),
      I1 => \icmp_ln3105_fu_203_p2_carry_i_1__1_0\(2),
      I2 => \j_fu_88_reg[11]\(1),
      I3 => ap_loop_init_int,
      I4 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_ap_start_reg,
      I5 => \icmp_ln3105_fu_203_p2_carry_i_1__1_0\(1),
      O => \icmp_ln3105_fu_203_p2_carry_i_8__1_n_9\
    );
\icmp_ln3105_reg_299[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABABABA800A8A8"
    )
        port map (
      I0 => CO(0),
      I1 => \SRL_SIG_reg[1][0]\(0),
      I2 => \j_fu_88[11]_i_4_n_9\,
      I3 => srcLayer2_full_n,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => \icmp_ln3105_reg_299_reg[0]\,
      O => \state_reg[0]\
    );
\j_4_fu_209_p2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_88_reg[11]\(8),
      I1 => ap_loop_init_int,
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_ap_start_reg,
      O => ap_sig_allocacmp_j_3(8)
    );
\j_4_fu_209_p2_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_88_reg[11]\(7),
      I1 => ap_loop_init_int,
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_ap_start_reg,
      O => ap_sig_allocacmp_j_3(7)
    );
\j_4_fu_209_p2_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_88_reg[11]\(6),
      I1 => ap_loop_init_int,
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_ap_start_reg,
      O => ap_sig_allocacmp_j_3(6)
    );
\j_4_fu_209_p2_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_88_reg[11]\(5),
      I1 => ap_loop_init_int,
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_ap_start_reg,
      O => ap_sig_allocacmp_j_3(5)
    );
\j_4_fu_209_p2_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_88_reg[11]\(11),
      I1 => ap_loop_init_int,
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_ap_start_reg,
      O => ap_sig_allocacmp_j_3(11)
    );
\j_4_fu_209_p2_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_88_reg[11]\(10),
      I1 => ap_loop_init_int,
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_ap_start_reg,
      O => ap_sig_allocacmp_j_3(10)
    );
\j_4_fu_209_p2_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_88_reg[11]\(9),
      I1 => ap_loop_init_int,
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_ap_start_reg,
      O => ap_sig_allocacmp_j_3(9)
    );
j_4_fu_209_p2_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_88_reg[11]\(0),
      I1 => ap_loop_init_int,
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_ap_start_reg,
      O => ap_sig_allocacmp_j_3(0)
    );
j_4_fu_209_p2_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_88_reg[11]\(4),
      I1 => ap_loop_init_int,
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_ap_start_reg,
      O => ap_sig_allocacmp_j_3(4)
    );
j_4_fu_209_p2_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_88_reg[11]\(3),
      I1 => ap_loop_init_int,
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_ap_start_reg,
      O => ap_sig_allocacmp_j_3(3)
    );
j_4_fu_209_p2_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_88_reg[11]\(2),
      I1 => ap_loop_init_int,
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_ap_start_reg,
      O => ap_sig_allocacmp_j_3(2)
    );
j_4_fu_209_p2_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_88_reg[11]\(1),
      I1 => ap_loop_init_int,
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_ap_start_reg,
      O => ap_sig_allocacmp_j_3(1)
    );
\j_fu_88[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \j_fu_88_reg[11]\(0),
      O => ap_loop_init_int_reg_0(0)
    );
\j_fu_88[11]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => CO(0),
      I1 => \j_fu_88[11]_i_3__0_n_9\,
      O => SR(0)
    );
\j_fu_88[11]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2220222022200000"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_ap_start_reg,
      I1 => CO(0),
      I2 => \SRL_SIG_reg[1][0]\(0),
      I3 => \j_fu_88[11]_i_4_n_9\,
      I4 => srcLayer2_full_n,
      I5 => \j_fu_88[11]_i_5_n_9\,
      O => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_ap_start_reg_reg(0)
    );
\j_fu_88[11]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"575757FFFFFFFFFF"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \j_fu_88[11]_i_5_n_9\,
      I2 => srcLayer2_full_n,
      I3 => \j_fu_88[11]_i_4_n_9\,
      I4 => \SRL_SIG_reg[1][0]\(0),
      I5 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_ap_start_reg,
      O => \j_fu_88[11]_i_3__0_n_9\
    );
\j_fu_88[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFBBBFFFFFFFF"
    )
        port map (
      I0 => CO(0),
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_ap_start_reg,
      I2 => \eol_reg_163_reg[0]_1\,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \icmp_ln3105_reg_299_reg[0]\,
      I5 => \j_fu_88[11]_i_6_n_9\,
      O => \j_fu_88[11]_i_4_n_9\
    );
\j_fu_88[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \icmp_ln3105_reg_299_reg[0]\,
      I1 => ap_enable_reg_pp0_iter1,
      O => \j_fu_88[11]_i_5_n_9\
    );
\j_fu_88[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F2222222FFFFFFF"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => \icmp_ln3105_reg_299_reg[0]\,
      I2 => \ap_loop_init_int_i_2__7_0\,
      I3 => ap_loop_init_int,
      I4 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_ap_start_reg,
      I5 => \eol_reg_163_reg[0]_0\,
      O => \j_fu_88[11]_i_6_n_9\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_125 is
  port (
    \ap_CS_fsm_reg[8]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sof_reg_83_reg[0]\ : out STD_LOGIC;
    \data_p1_reg[0]\ : out STD_LOGIC;
    \data_p1_reg[0]_0\ : out STD_LOGIC;
    ap_done_cache_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \sof_reg_83_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180_ap_start_reg : in STD_LOGIC;
    sof_reg_83 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180_ap_start_reg0 : in STD_LOGIC;
    HwReg_layerEnableFlag_3_fu_294 : in STD_LOGIC;
    s_axis_video2_TLAST_int_regslice : in STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180_axi_last_out : in STD_LOGIC;
    s_axis_video2_TUSER_int_regslice : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_125 : entity is "main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init";
end main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_125;

architecture STRUCTURE of main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_125 is
  signal \ack_in_t_i_5__0_n_9\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__13_n_9\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__13_n_9\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ack_in_t_i_5__0\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1__2\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__13\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \axi_data_fu_108[23]_i_3\ : label is "soft_lutpair407";
begin
\ack_in_t_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFFFFBFFF"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180_ap_start_reg,
      I3 => \sof_reg_83_reg[0]_0\(0),
      I4 => \ack_in_t_i_5__0_n_9\,
      I5 => Q(2),
      O => \ap_CS_fsm_reg[8]\
    );
\ack_in_t_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => sof_reg_83,
      I1 => ap_loop_init_int,
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180_ap_start_reg,
      O => \ack_in_t_i_5__0_n_9\
    );
\ap_CS_fsm[2]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAFBBBBAAAAAAAA"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180_ap_start_reg0,
      I1 => ap_done_cache,
      I2 => sof_reg_83,
      I3 => ap_loop_init_int,
      I4 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180_ap_start_reg,
      I5 => Q(1),
      O => D(0)
    );
\ap_CS_fsm[3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A220800"
    )
        port map (
      I0 => Q(1),
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => sof_reg_83,
      I4 => ap_done_cache,
      O => D(1)
    );
\ap_done_cache_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => sof_reg_83,
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180_ap_start_reg,
      I3 => ap_done_cache,
      O => \ap_done_cache_i_1__13_n_9\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__13_n_9\,
      Q => ap_done_cache,
      R => ap_done_cache_reg_0
    );
\ap_loop_init_int_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FF57F55"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \sof_reg_83_reg[0]_0\(0),
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => sof_reg_83,
      O => \ap_loop_init_int_i_1__13_n_9\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__13_n_9\,
      Q => ap_loop_init_int,
      R => '0'
    );
\axi_data_fu_108[23]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80800080"
    )
        port map (
      I0 => Q(1),
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180_ap_start_reg,
      I2 => \sof_reg_83_reg[0]_0\(0),
      I3 => sof_reg_83,
      I4 => ap_loop_init_int,
      O => \ap_CS_fsm_reg[2]\
    );
\axi_last_fu_54[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFFFBF80800080"
    )
        port map (
      I0 => s_axis_video2_TLAST_int_regslice,
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180_ap_start_reg,
      I2 => \sof_reg_83_reg[0]_0\(0),
      I3 => sof_reg_83,
      I4 => ap_loop_init_int,
      I5 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180_axi_last_out,
      O => \data_p1_reg[0]\
    );
grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180_ap_start_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD0D0D0"
    )
        port map (
      I0 => sof_reg_83,
      I1 => ap_loop_init_int,
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180_ap_start_reg,
      I3 => Q(0),
      I4 => HwReg_layerEnableFlag_3_fu_294,
      O => \sof_reg_83_reg[0]\
    );
\sof_reg_83[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF80FF80"
    )
        port map (
      I0 => s_axis_video2_TUSER_int_regslice,
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180_ap_start_reg,
      I2 => \sof_reg_83_reg[0]_0\(0),
      I3 => sof_reg_83,
      I4 => ap_loop_init_int,
      O => \data_p1_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_126 is
  port (
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[8]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]\ : out STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg_reg : out STD_LOGIC;
    \axi_last_reg_103_reg[0]\ : out STD_LOGIC;
    ap_done_cache_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_eol_out : in STD_LOGIC;
    eol_reg_114 : in STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \axi_data_fu_108_reg[0]\ : in STD_LOGIC;
    ap_loop_init_int_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    s_axis_video2_TLAST_int_regslice : in STD_LOGIC;
    select_ln3150_reg_420 : in STD_LOGIC;
    axi_last_23_loc_fu_92 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_126 : entity is "main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init";
end main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_126;

architecture STRUCTURE of main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_126 is
  signal \ap_CS_fsm[8]_i_2__0_n_9\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__15_n_9\ : STD_LOGIC;
  signal \ap_loop_init_int_i_1__15_n_9\ : STD_LOGIC;
  signal \^ap_loop_init_int_reg_0\ : STD_LOGIC;
  signal \axi_last_23_loc_fu_92[0]_i_2_n_9\ : STD_LOGIC;
  signal \axi_last_23_loc_fu_92[0]_i_3_n_9\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[8]_i_2__0\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__15\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \axi_last_23_loc_fu_92[0]_i_3\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg_i_1 : label is "soft_lutpair406";
begin
  ap_loop_init_int_reg_0 <= \^ap_loop_init_int_reg_0\;
\ack_in_t_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2000000000000"
    )
        port map (
      I0 => Q(1),
      I1 => eol_reg_114,
      I2 => \^ap_loop_init_int_reg_0\,
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_eol_out,
      I4 => ap_loop_init_int_reg_1(0),
      I5 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg,
      O => \ap_CS_fsm_reg[8]\
    );
\ap_CS_fsm[8]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABFAAAA"
    )
        port map (
      I0 => Q(0),
      I1 => \ap_CS_fsm[8]_i_2__0_n_9\,
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg,
      I3 => ap_done_cache,
      I4 => Q(1),
      O => D(0)
    );
\ap_CS_fsm[8]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => eol_reg_114,
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg,
      I2 => \^ap_loop_init_int_reg_0\,
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_eol_out,
      O => \ap_CS_fsm[8]_i_2__0_n_9\
    );
\ap_CS_fsm[9]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2EEE22200000000"
    )
        port map (
      I0 => ap_done_cache,
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg,
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_eol_out,
      I3 => \^ap_loop_init_int_reg_0\,
      I4 => eol_reg_114,
      I5 => Q(1),
      O => D(1)
    );
\ap_done_cache_i_1__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_eol_out,
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => eol_reg_114,
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg,
      I4 => ap_done_cache,
      O => \ap_done_cache_i_1__15_n_9\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__15_n_9\,
      Q => ap_done_cache,
      R => ap_done_cache_reg_0
    );
\ap_loop_init_int_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFF7FDDDD5555"
    )
        port map (
      I0 => ap_rst_n,
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg,
      I2 => ap_loop_init_int_reg_1(0),
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_eol_out,
      I4 => eol_reg_114,
      I5 => \^ap_loop_init_int_reg_0\,
      O => \ap_loop_init_int_i_1__15_n_9\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__15_n_9\,
      Q => \^ap_loop_init_int_reg_0\,
      R => '0'
    );
\axi_data_fu_108[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAAAAAABAAAAAAA"
    )
        port map (
      I0 => \axi_data_fu_108_reg[0]\,
      I1 => \ap_CS_fsm[8]_i_2__0_n_9\,
      I2 => ap_loop_init_int_reg_1(0),
      I3 => Q(1),
      I4 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg,
      I5 => \^ap_loop_init_int_reg_0\,
      O => E(0)
    );
\axi_last_23_loc_fu_92[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => eol_reg_114,
      I1 => \axi_last_23_loc_fu_92[0]_i_2_n_9\,
      I2 => select_ln3150_reg_420,
      I3 => \axi_last_23_loc_fu_92[0]_i_3_n_9\,
      I4 => Q(1),
      I5 => axi_last_23_loc_fu_92,
      O => \axi_last_reg_103_reg[0]\
    );
\axi_last_23_loc_fu_92[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg,
      I1 => \^ap_loop_init_int_reg_0\,
      O => \axi_last_23_loc_fu_92[0]_i_2_n_9\
    );
\axi_last_23_loc_fu_92[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B800"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_eol_out,
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => eol_reg_114,
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg,
      O => \axi_last_23_loc_fu_92[0]_i_3_n_9\
    );
\axi_last_reg_103[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0888F7FF0000"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg,
      I1 => ap_loop_init_int_reg_1(0),
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_eol_out,
      I3 => \^ap_loop_init_int_reg_0\,
      I4 => eol_reg_114,
      I5 => s_axis_video2_TLAST_int_regslice,
      O => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg_reg
    );
grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAEEEAE"
    )
        port map (
      I0 => Q(0),
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg,
      I2 => eol_reg_114,
      I3 => \^ap_loop_init_int_reg_0\,
      I4 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_eol_out,
      O => \ap_CS_fsm_reg[7]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_129 is
  port (
    \sof_4_reg_158_reg[0]\ : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC;
    \state_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \axi_last_2_reg_170_reg[0]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_loop_init_int_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    full_n_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    full_n_reg_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_sig_allocacmp_j_5 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_loop_init_int_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    full_n_reg_1 : out STD_LOGIC;
    grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_ap_start_reg_reg : out STD_LOGIC;
    push : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \axi_last_3_fu_96_reg[0]\ : in STD_LOGIC;
    \SRL_SIG_reg[1][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_ap_start_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln3105_reg_299_reg[0]\ : in STD_LOGIC;
    \SRL_SIG_reg[1][0]_0\ : in STD_LOGIC;
    srcLayer1_full_n : in STD_LOGIC;
    \axi_data_3_fu_92_reg[23]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \axi_data_3_fu_92_reg[23]_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    axi_last_2_reg_170 : in STD_LOGIC;
    s_axis_video1_TLAST_int_regslice : in STD_LOGIC;
    ap_done_cache_reg_0 : in STD_LOGIC;
    i_fu_112 : in STD_LOGIC;
    \icmp_ln3105_reg_299_reg[0]_0\ : in STD_LOGIC;
    \j_fu_88_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    icmp_ln3105_fu_203_p2_carry : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \eol_reg_163_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_129 : entity is "main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init";
end main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_129;

architecture STRUCTURE of main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_129 is
  signal \SRL_SIG[0][23]_i_2_n_9\ : STD_LOGIC;
  signal ack_in_t_i_5_n_9 : STD_LOGIC;
  signal \ap_CS_fsm[6]_i_2__0_n_9\ : STD_LOGIC;
  signal ap_block_pp0_stage0_subdone : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__6_n_9\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__6_n_9\ : STD_LOGIC;
  signal \ap_loop_init_int_i_2__2_n_9\ : STD_LOGIC;
  signal ap_loop_init_int_i_3_n_9 : STD_LOGIC;
  signal \^ap_loop_init_int_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \axi_data_3_fu_92[23]_i_3_n_9\ : STD_LOGIC;
  signal \axi_data_3_fu_92[23]_i_4_n_9\ : STD_LOGIC;
  signal \axi_data_3_fu_92[23]_i_5_n_9\ : STD_LOGIC;
  signal \axi_data_3_fu_92[23]_i_6_n_9\ : STD_LOGIC;
  signal \axi_data_3_fu_92[23]_i_7_n_9\ : STD_LOGIC;
  signal \eol_reg_163[0]_i_2__0_n_9\ : STD_LOGIC;
  signal icmp_ln3105_fu_203_p2_carry_i_10_n_9 : STD_LOGIC;
  signal icmp_ln3105_fu_203_p2_carry_i_11_n_9 : STD_LOGIC;
  signal icmp_ln3105_fu_203_p2_carry_i_12_n_9 : STD_LOGIC;
  signal icmp_ln3105_fu_203_p2_carry_i_13_n_9 : STD_LOGIC;
  signal icmp_ln3105_fu_203_p2_carry_i_14_n_9 : STD_LOGIC;
  signal icmp_ln3105_fu_203_p2_carry_i_15_n_9 : STD_LOGIC;
  signal icmp_ln3105_fu_203_p2_carry_i_16_n_9 : STD_LOGIC;
  signal icmp_ln3105_fu_203_p2_carry_i_17_n_9 : STD_LOGIC;
  signal \icmp_ln3105_fu_203_p2_carry_i_5__0_n_9\ : STD_LOGIC;
  signal \icmp_ln3105_fu_203_p2_carry_i_6__0_n_9\ : STD_LOGIC;
  signal \icmp_ln3105_fu_203_p2_carry_i_7__0_n_9\ : STD_LOGIC;
  signal \icmp_ln3105_fu_203_p2_carry_i_8__0_n_9\ : STD_LOGIC;
  signal icmp_ln3105_fu_203_p2_carry_i_9_n_9 : STD_LOGIC;
  signal \j_fu_88[11]_i_3_n_9\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG[0][23]_i_2\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \ap_CS_fsm[6]_i_2__0\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_2__2\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \axi_data_3_fu_92[0]_i_1\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \axi_data_3_fu_92[10]_i_1\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \axi_data_3_fu_92[11]_i_1\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \axi_data_3_fu_92[12]_i_1\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \axi_data_3_fu_92[13]_i_1\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \axi_data_3_fu_92[14]_i_1\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \axi_data_3_fu_92[15]_i_1\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \axi_data_3_fu_92[16]_i_1\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \axi_data_3_fu_92[17]_i_1\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \axi_data_3_fu_92[18]_i_1\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \axi_data_3_fu_92[19]_i_1\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \axi_data_3_fu_92[1]_i_1\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \axi_data_3_fu_92[20]_i_1\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \axi_data_3_fu_92[21]_i_1\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \axi_data_3_fu_92[22]_i_1\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \axi_data_3_fu_92[23]_i_2\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \axi_data_3_fu_92[23]_i_4\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \axi_data_3_fu_92[23]_i_6\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \axi_data_3_fu_92[23]_i_7\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \axi_data_3_fu_92[2]_i_1\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \axi_data_3_fu_92[3]_i_1\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \axi_data_3_fu_92[4]_i_1\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \axi_data_3_fu_92[5]_i_1\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \axi_data_3_fu_92[6]_i_1\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \axi_data_3_fu_92[7]_i_1\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \axi_data_3_fu_92[8]_i_1\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \axi_data_3_fu_92[9]_i_1\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of icmp_ln3105_fu_203_p2_carry_i_10 : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of icmp_ln3105_fu_203_p2_carry_i_12 : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of icmp_ln3105_fu_203_p2_carry_i_13 : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of icmp_ln3105_fu_203_p2_carry_i_15 : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of icmp_ln3105_fu_203_p2_carry_i_16 : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \icmp_ln3105_fu_203_p2_carry_i_6__0\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \icmp_ln3105_fu_203_p2_carry_i_7__0\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of icmp_ln3105_fu_203_p2_carry_i_9 : label is "soft_lutpair387";
begin
  ap_loop_init_int_reg_0(0) <= \^ap_loop_init_int_reg_0\(0);
\SRL_SIG[0][23]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FE000000000000"
    )
        port map (
      I0 => \SRL_SIG_reg[1][0]\(0),
      I1 => \SRL_SIG[0][23]_i_2_n_9\,
      I2 => \SRL_SIG_reg[1][0]_0\,
      I3 => \ap_CS_fsm[6]_i_2__0_n_9\,
      I4 => srcLayer1_full_n,
      I5 => Q(0),
      O => push
    );
\SRL_SIG[0][23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => CO(0),
      I1 => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_ap_start_reg,
      O => \SRL_SIG[0][23]_i_2_n_9\
    );
\ack_in_t_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => \SRL_SIG_reg[1][0]\(0),
      I1 => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_ap_start_reg,
      I2 => CO(0),
      I3 => Q(0),
      I4 => Q(1),
      I5 => ack_in_t_i_5_n_9,
      O => \state_reg[0]\
    );
ack_in_t_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4747474700FF0000"
    )
        port map (
      I0 => \axi_last_3_fu_96_reg[0]\,
      I1 => ap_loop_init_int,
      I2 => \icmp_ln3105_reg_299_reg[0]\,
      I3 => \SRL_SIG_reg[1][0]_0\,
      I4 => srcLayer1_full_n,
      I5 => \ap_CS_fsm[6]_i_2__0_n_9\,
      O => ack_in_t_i_5_n_9
    );
\ap_CS_fsm[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEAEAEABAFAFAFA"
    )
        port map (
      I0 => i_fu_112,
      I1 => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_ap_start_reg,
      I2 => Q(0),
      I3 => \icmp_ln3105_reg_299_reg[0]_0\,
      I4 => CO(0),
      I5 => ap_done_cache,
      O => full_n_reg_0(0)
    );
\ap_CS_fsm[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E000E000FF000000"
    )
        port map (
      I0 => \ap_CS_fsm[6]_i_2__0_n_9\,
      I1 => srcLayer1_full_n,
      I2 => CO(0),
      I3 => Q(0),
      I4 => ap_done_cache,
      I5 => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_ap_start_reg,
      O => full_n_reg_0(1)
    );
\ap_CS_fsm[6]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_done_cache_reg_0,
      I1 => ap_enable_reg_pp0_iter1,
      O => \ap_CS_fsm[6]_i_2__0_n_9\
    );
\ap_done_cache_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8AAFFFFA8AA0000"
    )
        port map (
      I0 => CO(0),
      I1 => srcLayer1_full_n,
      I2 => ap_done_cache_reg_0,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_ap_start_reg,
      I5 => ap_done_cache,
      O => \ap_done_cache_i_1__6_n_9\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__6_n_9\,
      Q => ap_done_cache,
      R => SR(0)
    );
\ap_enable_reg_pp0_iter1_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A800000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_ap_start_reg,
      I2 => ap_block_pp0_stage0_subdone,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \ap_loop_init_int_i_2__2_n_9\,
      O => ap_rst_n_0
    );
ap_enable_reg_pp0_iter1_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEEEE0E"
    )
        port map (
      I0 => \ap_CS_fsm[6]_i_2__0_n_9\,
      I1 => srcLayer1_full_n,
      I2 => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_ap_start_reg,
      I3 => CO(0),
      I4 => \SRL_SIG_reg[1][0]\(0),
      I5 => \j_fu_88[11]_i_3_n_9\,
      O => ap_block_pp0_stage0_subdone
    );
\ap_loop_init_int_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"777F7F7F77777777"
    )
        port map (
      I0 => \ap_loop_init_int_i_2__2_n_9\,
      I1 => ap_rst_n,
      I2 => ap_loop_init_int_i_3_n_9,
      I3 => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_ap_start_reg,
      I4 => \j_fu_88[11]_i_3_n_9\,
      I5 => ap_loop_init_int,
      O => \ap_loop_init_int_i_1__6_n_9\
    );
\ap_loop_init_int_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"555DFFFF"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_ap_start_reg,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_done_cache_reg_0,
      I3 => srcLayer1_full_n,
      I4 => CO(0),
      O => \ap_loop_init_int_i_2__2_n_9\
    );
ap_loop_init_int_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE0EEEE00000000"
    )
        port map (
      I0 => \SRL_SIG_reg[1][0]\(0),
      I1 => CO(0),
      I2 => srcLayer1_full_n,
      I3 => ap_done_cache_reg_0,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_ap_start_reg,
      O => ap_loop_init_int_i_3_n_9
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__6_n_9\,
      Q => ap_loop_init_int,
      R => '0'
    );
\axi_data_3_fu_92[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_data_3_fu_92_reg[23]\(0),
      I1 => \axi_data_3_fu_92[23]_i_5_n_9\,
      I2 => \axi_data_3_fu_92_reg[23]_0\(0),
      O => D(0)
    );
\axi_data_3_fu_92[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_data_3_fu_92_reg[23]\(10),
      I1 => \axi_data_3_fu_92[23]_i_5_n_9\,
      I2 => \axi_data_3_fu_92_reg[23]_0\(10),
      O => D(10)
    );
\axi_data_3_fu_92[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_data_3_fu_92_reg[23]\(11),
      I1 => \axi_data_3_fu_92[23]_i_5_n_9\,
      I2 => \axi_data_3_fu_92_reg[23]_0\(11),
      O => D(11)
    );
\axi_data_3_fu_92[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_data_3_fu_92_reg[23]\(12),
      I1 => \axi_data_3_fu_92[23]_i_5_n_9\,
      I2 => \axi_data_3_fu_92_reg[23]_0\(12),
      O => D(12)
    );
\axi_data_3_fu_92[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_data_3_fu_92_reg[23]\(13),
      I1 => \axi_data_3_fu_92[23]_i_5_n_9\,
      I2 => \axi_data_3_fu_92_reg[23]_0\(13),
      O => D(13)
    );
\axi_data_3_fu_92[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_data_3_fu_92_reg[23]\(14),
      I1 => \axi_data_3_fu_92[23]_i_5_n_9\,
      I2 => \axi_data_3_fu_92_reg[23]_0\(14),
      O => D(14)
    );
\axi_data_3_fu_92[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_data_3_fu_92_reg[23]\(15),
      I1 => \axi_data_3_fu_92[23]_i_5_n_9\,
      I2 => \axi_data_3_fu_92_reg[23]_0\(15),
      O => D(15)
    );
\axi_data_3_fu_92[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_data_3_fu_92_reg[23]\(16),
      I1 => \axi_data_3_fu_92[23]_i_5_n_9\,
      I2 => \axi_data_3_fu_92_reg[23]_0\(16),
      O => D(16)
    );
\axi_data_3_fu_92[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_data_3_fu_92_reg[23]\(17),
      I1 => \axi_data_3_fu_92[23]_i_5_n_9\,
      I2 => \axi_data_3_fu_92_reg[23]_0\(17),
      O => D(17)
    );
\axi_data_3_fu_92[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_data_3_fu_92_reg[23]\(18),
      I1 => \axi_data_3_fu_92[23]_i_5_n_9\,
      I2 => \axi_data_3_fu_92_reg[23]_0\(18),
      O => D(18)
    );
\axi_data_3_fu_92[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_data_3_fu_92_reg[23]\(19),
      I1 => \axi_data_3_fu_92[23]_i_5_n_9\,
      I2 => \axi_data_3_fu_92_reg[23]_0\(19),
      O => D(19)
    );
\axi_data_3_fu_92[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_data_3_fu_92_reg[23]\(1),
      I1 => \axi_data_3_fu_92[23]_i_5_n_9\,
      I2 => \axi_data_3_fu_92_reg[23]_0\(1),
      O => D(1)
    );
\axi_data_3_fu_92[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_data_3_fu_92_reg[23]\(20),
      I1 => \axi_data_3_fu_92[23]_i_5_n_9\,
      I2 => \axi_data_3_fu_92_reg[23]_0\(20),
      O => D(20)
    );
\axi_data_3_fu_92[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_data_3_fu_92_reg[23]\(21),
      I1 => \axi_data_3_fu_92[23]_i_5_n_9\,
      I2 => \axi_data_3_fu_92_reg[23]_0\(21),
      O => D(21)
    );
\axi_data_3_fu_92[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_data_3_fu_92_reg[23]\(22),
      I1 => \axi_data_3_fu_92[23]_i_5_n_9\,
      I2 => \axi_data_3_fu_92_reg[23]_0\(22),
      O => D(22)
    );
\axi_data_3_fu_92[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEFEEEFEEEEEE"
    )
        port map (
      I0 => \axi_data_3_fu_92[23]_i_3_n_9\,
      I1 => \^ap_loop_init_int_reg_0\(0),
      I2 => \axi_data_3_fu_92[23]_i_4_n_9\,
      I3 => \ap_CS_fsm[6]_i_2__0_n_9\,
      I4 => \axi_last_3_fu_96_reg[0]\,
      I5 => \SRL_SIG_reg[1][0]\(0),
      O => E(0)
    );
\axi_data_3_fu_92[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_data_3_fu_92_reg[23]\(23),
      I1 => \axi_data_3_fu_92[23]_i_5_n_9\,
      I2 => \axi_data_3_fu_92_reg[23]_0\(23),
      O => D(23)
    );
\axi_data_3_fu_92[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5033500050F05000"
    )
        port map (
      I0 => \icmp_ln3105_reg_299_reg[0]\,
      I1 => \axi_data_3_fu_92[23]_i_4_n_9\,
      I2 => \axi_data_3_fu_92[23]_i_6_n_9\,
      I3 => \ap_CS_fsm[6]_i_2__0_n_9\,
      I4 => srcLayer1_full_n,
      I5 => \SRL_SIG_reg[1][0]_0\,
      O => \axi_data_3_fu_92[23]_i_3_n_9\
    );
\axi_data_3_fu_92[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_ap_start_reg,
      O => \axi_data_3_fu_92[23]_i_4_n_9\
    );
\axi_data_3_fu_92[23]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDFFDDDDFDDD"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_ap_start_reg,
      I1 => CO(0),
      I2 => \SRL_SIG_reg[1][0]_0\,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => ap_done_cache_reg_0,
      I5 => \axi_data_3_fu_92[23]_i_7_n_9\,
      O => \axi_data_3_fu_92[23]_i_5_n_9\
    );
\axi_data_3_fu_92[23]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \SRL_SIG_reg[1][0]\(0),
      I1 => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_ap_start_reg,
      I2 => CO(0),
      O => \axi_data_3_fu_92[23]_i_6_n_9\
    );
\axi_data_3_fu_92[23]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_last_3_fu_96_reg[0]\,
      I1 => ap_loop_init_int,
      I2 => \icmp_ln3105_reg_299_reg[0]\,
      O => \axi_data_3_fu_92[23]_i_7_n_9\
    );
\axi_data_3_fu_92[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_data_3_fu_92_reg[23]\(2),
      I1 => \axi_data_3_fu_92[23]_i_5_n_9\,
      I2 => \axi_data_3_fu_92_reg[23]_0\(2),
      O => D(2)
    );
\axi_data_3_fu_92[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_data_3_fu_92_reg[23]\(3),
      I1 => \axi_data_3_fu_92[23]_i_5_n_9\,
      I2 => \axi_data_3_fu_92_reg[23]_0\(3),
      O => D(3)
    );
\axi_data_3_fu_92[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_data_3_fu_92_reg[23]\(4),
      I1 => \axi_data_3_fu_92[23]_i_5_n_9\,
      I2 => \axi_data_3_fu_92_reg[23]_0\(4),
      O => D(4)
    );
\axi_data_3_fu_92[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_data_3_fu_92_reg[23]\(5),
      I1 => \axi_data_3_fu_92[23]_i_5_n_9\,
      I2 => \axi_data_3_fu_92_reg[23]_0\(5),
      O => D(5)
    );
\axi_data_3_fu_92[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_data_3_fu_92_reg[23]\(6),
      I1 => \axi_data_3_fu_92[23]_i_5_n_9\,
      I2 => \axi_data_3_fu_92_reg[23]_0\(6),
      O => D(6)
    );
\axi_data_3_fu_92[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_data_3_fu_92_reg[23]\(7),
      I1 => \axi_data_3_fu_92[23]_i_5_n_9\,
      I2 => \axi_data_3_fu_92_reg[23]_0\(7),
      O => D(7)
    );
\axi_data_3_fu_92[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_data_3_fu_92_reg[23]\(8),
      I1 => \axi_data_3_fu_92[23]_i_5_n_9\,
      I2 => \axi_data_3_fu_92_reg[23]_0\(8),
      O => D(8)
    );
\axi_data_3_fu_92[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_data_3_fu_92_reg[23]\(9),
      I1 => \axi_data_3_fu_92[23]_i_5_n_9\,
      I2 => \axi_data_3_fu_92_reg[23]_0\(9),
      O => D(9)
    );
\axi_last_3_fu_96[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_last_2_reg_170,
      I1 => \axi_data_3_fu_92[23]_i_5_n_9\,
      I2 => s_axis_video1_TLAST_int_regslice,
      O => \axi_last_2_reg_170_reg[0]\
    );
\eol_reg_163[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB0000BBBF0000"
    )
        port map (
      I0 => \axi_data_3_fu_92[23]_i_4_n_9\,
      I1 => \ap_CS_fsm[6]_i_2__0_n_9\,
      I2 => \axi_last_3_fu_96_reg[0]\,
      I3 => \SRL_SIG_reg[1][0]\(0),
      I4 => \eol_reg_163[0]_i_2__0_n_9\,
      I5 => CO(0),
      O => \sof_4_reg_158_reg[0]\
    );
\eol_reg_163[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAEFFFFAAAA0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1][0]_0\,
      I1 => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_ap_start_reg,
      I2 => CO(0),
      I3 => \SRL_SIG_reg[1][0]\(0),
      I4 => \eol_reg_163_reg[0]\,
      I5 => \icmp_ln3105_reg_299_reg[0]\,
      O => \eol_reg_163[0]_i_2__0_n_9\
    );
grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBFBBBBAAAAAAAA"
    )
        port map (
      I0 => i_fu_112,
      I1 => CO(0),
      I2 => srcLayer1_full_n,
      I3 => ap_done_cache_reg_0,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_ap_start_reg,
      O => full_n_reg_1
    );
icmp_ln3105_fu_203_p2_carry_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9008"
    )
        port map (
      I0 => icmp_ln3105_fu_203_p2_carry(7),
      I1 => \j_fu_88_reg[11]\(7),
      I2 => icmp_ln3105_fu_203_p2_carry(6),
      I3 => \j_fu_88_reg[11]\(6),
      O => icmp_ln3105_fu_203_p2_carry_i_10_n_9
    );
icmp_ln3105_fu_203_p2_carry_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \j_fu_88_reg[11]\(3),
      I1 => \j_fu_88_reg[11]\(4),
      O => icmp_ln3105_fu_203_p2_carry_i_11_n_9
    );
icmp_ln3105_fu_203_p2_carry_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => icmp_ln3105_fu_203_p2_carry(3),
      I1 => icmp_ln3105_fu_203_p2_carry(4),
      O => icmp_ln3105_fu_203_p2_carry_i_12_n_9
    );
icmp_ln3105_fu_203_p2_carry_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9008"
    )
        port map (
      I0 => icmp_ln3105_fu_203_p2_carry(4),
      I1 => \j_fu_88_reg[11]\(4),
      I2 => icmp_ln3105_fu_203_p2_carry(3),
      I3 => \j_fu_88_reg[11]\(3),
      O => icmp_ln3105_fu_203_p2_carry_i_13_n_9
    );
icmp_ln3105_fu_203_p2_carry_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \j_fu_88_reg[11]\(0),
      I1 => \j_fu_88_reg[11]\(1),
      I2 => \j_fu_88_reg[11]\(2),
      I3 => icmp_ln3105_fu_203_p2_carry(2),
      I4 => icmp_ln3105_fu_203_p2_carry(0),
      I5 => icmp_ln3105_fu_203_p2_carry(1),
      O => icmp_ln3105_fu_203_p2_carry_i_14_n_9
    );
icmp_ln3105_fu_203_p2_carry_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40041000"
    )
        port map (
      I0 => icmp_ln3105_fu_203_p2_carry(0),
      I1 => icmp_ln3105_fu_203_p2_carry(1),
      I2 => \j_fu_88_reg[11]\(2),
      I3 => icmp_ln3105_fu_203_p2_carry(2),
      I4 => \j_fu_88_reg[11]\(1),
      O => icmp_ln3105_fu_203_p2_carry_i_15_n_9
    );
icmp_ln3105_fu_203_p2_carry_i_16: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82000082"
    )
        port map (
      I0 => icmp_ln3105_fu_203_p2_carry(0),
      I1 => icmp_ln3105_fu_203_p2_carry(2),
      I2 => \j_fu_88_reg[11]\(2),
      I3 => \j_fu_88_reg[11]\(1),
      I4 => icmp_ln3105_fu_203_p2_carry(1),
      O => icmp_ln3105_fu_203_p2_carry_i_16_n_9
    );
icmp_ln3105_fu_203_p2_carry_i_17: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => icmp_ln3105_fu_203_p2_carry(1),
      I1 => icmp_ln3105_fu_203_p2_carry(0),
      I2 => icmp_ln3105_fu_203_p2_carry(2),
      O => icmp_ln3105_fu_203_p2_carry_i_17_n_9
    );
\icmp_ln3105_fu_203_p2_carry_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC33030308020303"
    )
        port map (
      I0 => \icmp_ln3105_fu_203_p2_carry_i_5__0_n_9\,
      I1 => icmp_ln3105_fu_203_p2_carry(11),
      I2 => \icmp_ln3105_fu_203_p2_carry_i_6__0_n_9\,
      I3 => \j_fu_88_reg[11]\(11),
      I4 => \axi_data_3_fu_92[23]_i_4_n_9\,
      I5 => \icmp_ln3105_fu_203_p2_carry_i_7__0_n_9\,
      O => S(3)
    );
\icmp_ln3105_fu_203_p2_carry_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC33030308020303"
    )
        port map (
      I0 => \icmp_ln3105_fu_203_p2_carry_i_8__0_n_9\,
      I1 => icmp_ln3105_fu_203_p2_carry(8),
      I2 => icmp_ln3105_fu_203_p2_carry_i_9_n_9,
      I3 => \j_fu_88_reg[11]\(8),
      I4 => \axi_data_3_fu_92[23]_i_4_n_9\,
      I5 => icmp_ln3105_fu_203_p2_carry_i_10_n_9,
      O => S(2)
    );
\icmp_ln3105_fu_203_p2_carry_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC33030308020303"
    )
        port map (
      I0 => icmp_ln3105_fu_203_p2_carry_i_11_n_9,
      I1 => icmp_ln3105_fu_203_p2_carry(5),
      I2 => icmp_ln3105_fu_203_p2_carry_i_12_n_9,
      I3 => \j_fu_88_reg[11]\(5),
      I4 => \axi_data_3_fu_92[23]_i_4_n_9\,
      I5 => icmp_ln3105_fu_203_p2_carry_i_13_n_9,
      O => S(1)
    );
\icmp_ln3105_fu_203_p2_carry_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEEAAAAFAEEFFFF"
    )
        port map (
      I0 => icmp_ln3105_fu_203_p2_carry_i_14_n_9,
      I1 => icmp_ln3105_fu_203_p2_carry_i_15_n_9,
      I2 => icmp_ln3105_fu_203_p2_carry_i_16_n_9,
      I3 => \j_fu_88_reg[11]\(0),
      I4 => \axi_data_3_fu_92[23]_i_4_n_9\,
      I5 => icmp_ln3105_fu_203_p2_carry_i_17_n_9,
      O => S(0)
    );
\icmp_ln3105_fu_203_p2_carry_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \j_fu_88_reg[11]\(9),
      I1 => \j_fu_88_reg[11]\(10),
      O => \icmp_ln3105_fu_203_p2_carry_i_5__0_n_9\
    );
\icmp_ln3105_fu_203_p2_carry_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => icmp_ln3105_fu_203_p2_carry(9),
      I1 => icmp_ln3105_fu_203_p2_carry(10),
      O => \icmp_ln3105_fu_203_p2_carry_i_6__0_n_9\
    );
\icmp_ln3105_fu_203_p2_carry_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9008"
    )
        port map (
      I0 => icmp_ln3105_fu_203_p2_carry(10),
      I1 => \j_fu_88_reg[11]\(10),
      I2 => icmp_ln3105_fu_203_p2_carry(9),
      I3 => \j_fu_88_reg[11]\(9),
      O => \icmp_ln3105_fu_203_p2_carry_i_7__0_n_9\
    );
\icmp_ln3105_fu_203_p2_carry_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \j_fu_88_reg[11]\(6),
      I1 => \j_fu_88_reg[11]\(7),
      O => \icmp_ln3105_fu_203_p2_carry_i_8__0_n_9\
    );
icmp_ln3105_fu_203_p2_carry_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => icmp_ln3105_fu_203_p2_carry(6),
      I1 => icmp_ln3105_fu_203_p2_carry(7),
      O => icmp_ln3105_fu_203_p2_carry_i_9_n_9
    );
\icmp_ln3105_reg_299[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F5FDF0F0A0A0"
    )
        port map (
      I0 => \icmp_ln3105_reg_299_reg[0]_0\,
      I1 => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_ap_start_reg,
      I2 => CO(0),
      I3 => \SRL_SIG_reg[1][0]\(0),
      I4 => \j_fu_88[11]_i_3_n_9\,
      I5 => ap_done_cache_reg_0,
      O => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_ap_start_reg_reg
    );
\j_6_fu_209_p2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \j_fu_88_reg[11]\(8),
      O => ap_sig_allocacmp_j_5(8)
    );
\j_6_fu_209_p2_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \j_fu_88_reg[11]\(7),
      O => ap_sig_allocacmp_j_5(7)
    );
\j_6_fu_209_p2_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \j_fu_88_reg[11]\(6),
      O => ap_sig_allocacmp_j_5(6)
    );
\j_6_fu_209_p2_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \j_fu_88_reg[11]\(5),
      O => ap_sig_allocacmp_j_5(5)
    );
\j_6_fu_209_p2_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \j_fu_88_reg[11]\(11),
      O => ap_sig_allocacmp_j_5(11)
    );
\j_6_fu_209_p2_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \j_fu_88_reg[11]\(10),
      O => ap_sig_allocacmp_j_5(10)
    );
\j_6_fu_209_p2_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \j_fu_88_reg[11]\(9),
      O => ap_sig_allocacmp_j_5(9)
    );
j_6_fu_209_p2_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_88_reg[11]\(0),
      I1 => ap_loop_init_int,
      I2 => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_ap_start_reg,
      O => ap_sig_allocacmp_j_5(0)
    );
j_6_fu_209_p2_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \j_fu_88_reg[11]\(4),
      O => ap_sig_allocacmp_j_5(4)
    );
j_6_fu_209_p2_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \j_fu_88_reg[11]\(3),
      O => ap_sig_allocacmp_j_5(3)
    );
j_6_fu_209_p2_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \j_fu_88_reg[11]\(2),
      O => ap_sig_allocacmp_j_5(2)
    );
j_6_fu_209_p2_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \j_fu_88_reg[11]\(1),
      O => ap_sig_allocacmp_j_5(1)
    );
\j_fu_88[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \j_fu_88_reg[11]\(0),
      O => ap_loop_init_int_reg_1(0)
    );
\j_fu_88[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080800080808080"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_ap_start_reg,
      I2 => CO(0),
      I3 => srcLayer1_full_n,
      I4 => ap_done_cache_reg_0,
      I5 => ap_enable_reg_pp0_iter1,
      O => \^ap_loop_init_int_reg_0\(0)
    );
\j_fu_88[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEAA0000"
    )
        port map (
      I0 => \j_fu_88[11]_i_3_n_9\,
      I1 => \ap_CS_fsm[6]_i_2__0_n_9\,
      I2 => srcLayer1_full_n,
      I3 => \SRL_SIG_reg[1][0]\(0),
      I4 => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_ap_start_reg,
      I5 => CO(0),
      O => full_n_reg(0)
    );
\j_fu_88[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF000000"
    )
        port map (
      I0 => \axi_last_3_fu_96_reg[0]\,
      I1 => ap_loop_init_int,
      I2 => \icmp_ln3105_reg_299_reg[0]\,
      I3 => \SRL_SIG_reg[1][0]_0\,
      I4 => srcLayer1_full_n,
      I5 => \ap_CS_fsm[6]_i_2__0_n_9\,
      O => \j_fu_88[11]_i_3_n_9\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_130 is
  port (
    ap_rst_n_0 : out STD_LOGIC;
    s_axis_video1_TREADY_int_regslice : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    \data_p1_reg[0]\ : out STD_LOGIC;
    \data_p1_reg[0]_0\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \FSM_sequential_state_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_loop_init_int_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_state_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_state_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    sof_reg_83 : in STD_LOGIC;
    grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_ap_start_reg : in STD_LOGIC;
    grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_ap_start_reg0 : in STD_LOGIC;
    \axi_data_2_fu_108_reg[0]\ : in STD_LOGIC;
    \axi_data_2_fu_108_reg[0]_0\ : in STD_LOGIC;
    HwReg_layerEnableFlag_reg_1156 : in STD_LOGIC;
    s_axis_video1_TLAST_int_regslice : in STD_LOGIC;
    grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_axi_last_out : in STD_LOGIC;
    s_axis_video1_TUSER_int_regslice : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_130 : entity is "main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init";
end main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_130;

architecture STRUCTURE of main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_130 is
  signal ack_in_t_i_3_n_9 : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__5_n_9\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__5_n_9\ : STD_LOGIC;
  signal \^ap_rst_n_0\ : STD_LOGIC;
  signal \axi_data_2_fu_108[23]_i_3_n_9\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1__0\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__5\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__5\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \axi_data_2_fu_108[23]_i_3\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_ap_start_reg_i_1 : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \sof_reg_83[0]_i_1__0\ : label is "soft_lutpair382";
begin
  ap_rst_n_0 <= \^ap_rst_n_0\;
\ack_in_t_i_1__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^ap_rst_n_0\
    );
\ack_in_t_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAA00000000"
    )
        port map (
      I0 => ack_in_t_i_3_n_9,
      I1 => \FSM_sequential_state_reg[0]\,
      I2 => Q(3),
      I3 => ap_loop_init_int_reg_1(0),
      I4 => \FSM_sequential_state_reg[0]_0\,
      I5 => \FSM_sequential_state_reg[0]_1\(0),
      O => s_axis_video1_TREADY_int_regslice
    );
ack_in_t_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \axi_data_2_fu_108[23]_i_3_n_9\,
      I1 => ap_loop_init_int_reg_1(0),
      I2 => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_ap_start_reg,
      I3 => Q(1),
      I4 => Q(2),
      I5 => Q(3),
      O => ack_in_t_i_3_n_9
    );
\ap_CS_fsm[2]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8A008AAA"
    )
        port map (
      I0 => Q(1),
      I1 => ap_loop_init_int,
      I2 => sof_reg_83,
      I3 => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_ap_start_reg,
      I4 => ap_done_cache,
      I5 => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_ap_start_reg0,
      O => D(0)
    );
\ap_CS_fsm[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0808A808"
    )
        port map (
      I0 => Q(1),
      I1 => ap_done_cache,
      I2 => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_ap_start_reg,
      I3 => sof_reg_83,
      I4 => ap_loop_init_int,
      O => D(1)
    );
\ap_done_cache_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => sof_reg_83,
      I1 => ap_loop_init_int,
      I2 => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_ap_start_reg,
      I3 => ap_done_cache,
      O => \ap_done_cache_i_1__5_n_9\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__5_n_9\,
      Q => ap_done_cache,
      R => \^ap_rst_n_0\
    );
\ap_loop_init_int_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"74CC"
    )
        port map (
      I0 => ap_loop_init_int_reg_1(0),
      I1 => ap_loop_init_int,
      I2 => sof_reg_83,
      I3 => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_ap_start_reg,
      O => \ap_loop_init_int_i_1__5_n_9\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__5_n_9\,
      Q => ap_loop_init_int,
      S => \^ap_rst_n_0\
    );
\axi_data_2_fu_108[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8000FFFFFFFF"
    )
        port map (
      I0 => Q(1),
      I1 => \axi_data_2_fu_108[23]_i_3_n_9\,
      I2 => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_ap_start_reg,
      I3 => ap_loop_init_int_reg_1(0),
      I4 => \axi_data_2_fu_108_reg[0]\,
      I5 => \axi_data_2_fu_108_reg[0]_0\,
      O => E(0)
    );
\axi_data_2_fu_108[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => sof_reg_83,
      O => \axi_data_2_fu_108[23]_i_3_n_9\
    );
\axi_last_fu_54[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFFFBF80800080"
    )
        port map (
      I0 => s_axis_video1_TLAST_int_regslice,
      I1 => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_ap_start_reg,
      I2 => ap_loop_init_int_reg_1(0),
      I3 => sof_reg_83,
      I4 => ap_loop_init_int,
      I5 => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_axi_last_out,
      O => \data_p1_reg[0]\
    );
grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_ap_start_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB0B0B0"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => sof_reg_83,
      I2 => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_ap_start_reg,
      I3 => HwReg_layerEnableFlag_reg_1156,
      I4 => Q(0),
      O => ap_loop_init_int_reg_0
    );
\sof_reg_83[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF80FF80"
    )
        port map (
      I0 => s_axis_video1_TUSER_int_regslice,
      I1 => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_ap_start_reg,
      I2 => ap_loop_init_int_reg_1(0),
      I3 => sof_reg_83,
      I4 => ap_loop_init_int,
      O => \data_p1_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_131 is
  port (
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    \state_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \axi_last_4_reg_103_reg[0]\ : out STD_LOGIC;
    grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg_reg : out STD_LOGIC;
    \data_p1_reg[0]\ : out STD_LOGIC;
    \axi_last_4_reg_103_reg[0]_0\ : out STD_LOGIC;
    ap_done_cache_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_loop_init_int_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg : in STD_LOGIC;
    eol_1_reg_114 : in STD_LOGIC;
    grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_eol_out : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    s_axis_video1_TLAST_int_regslice : in STD_LOGIC;
    select_ln3150_reg_420 : in STD_LOGIC;
    axi_last_4_loc_fu_92 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_131 : entity is "main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init";
end main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_131;

architecture STRUCTURE of main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_131 is
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__7_n_9\ : STD_LOGIC;
  signal \ap_loop_init_int_i_1__7_n_9\ : STD_LOGIC;
  signal \^ap_loop_init_int_reg_0\ : STD_LOGIC;
  signal axi_last_4_loc_fu_920 : STD_LOGIC;
  signal \^axi_last_4_reg_103_reg[0]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[8]_i_2\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \axi_last_4_loc_fu_92[0]_i_2\ : label is "soft_lutpair379";
begin
  ap_loop_init_int_reg_0 <= \^ap_loop_init_int_reg_0\;
  \axi_last_4_reg_103_reg[0]\ <= \^axi_last_4_reg_103_reg[0]\;
\ap_CS_fsm[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAAABAA"
    )
        port map (
      I0 => Q(0),
      I1 => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg,
      I2 => ap_done_cache,
      I3 => Q(1),
      I4 => \^axi_last_4_reg_103_reg[0]\,
      O => D(0)
    );
\ap_CS_fsm[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3500"
    )
        port map (
      I0 => eol_1_reg_114,
      I1 => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_eol_out,
      I2 => \^ap_loop_init_int_reg_0\,
      I3 => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg,
      O => \^axi_last_4_reg_103_reg[0]\
    );
\ap_CS_fsm[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAA0000C0AA0000"
    )
        port map (
      I0 => ap_done_cache,
      I1 => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_eol_out,
      I2 => \^ap_loop_init_int_reg_0\,
      I3 => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg,
      I4 => Q(1),
      I5 => eol_1_reg_114,
      O => D(1)
    );
\ap_done_cache_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CAFFCA00"
    )
        port map (
      I0 => eol_1_reg_114,
      I1 => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_eol_out,
      I2 => \^ap_loop_init_int_reg_0\,
      I3 => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg,
      I4 => ap_done_cache,
      O => \ap_done_cache_i_1__7_n_9\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__7_n_9\,
      Q => ap_done_cache,
      R => ap_done_cache_reg_0
    );
\ap_loop_init_int_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF57FF5FF557F55"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_loop_init_int_reg_1(0),
      I2 => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg,
      I3 => \^ap_loop_init_int_reg_0\,
      I4 => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_eol_out,
      I5 => eol_1_reg_114,
      O => \ap_loop_init_int_i_1__7_n_9\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__7_n_9\,
      Q => \^ap_loop_init_int_reg_0\,
      R => '0'
    );
\axi_data_2_fu_108[23]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80008800"
    )
        port map (
      I0 => ap_loop_init_int_reg_1(0),
      I1 => Q(1),
      I2 => \^ap_loop_init_int_reg_0\,
      I3 => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg,
      I4 => eol_1_reg_114,
      O => \state_reg[0]\
    );
\axi_last_4_loc_fu_92[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AFFFFEA2A0000"
    )
        port map (
      I0 => eol_1_reg_114,
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg,
      I3 => select_ln3150_reg_420,
      I4 => axi_last_4_loc_fu_920,
      I5 => axi_last_4_loc_fu_92,
      O => \axi_last_4_reg_103_reg[0]_0\
    );
\axi_last_4_loc_fu_92[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0800080"
    )
        port map (
      I0 => eol_1_reg_114,
      I1 => Q(1),
      I2 => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg,
      I3 => \^ap_loop_init_int_reg_0\,
      I4 => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_eol_out,
      O => axi_last_4_loc_fu_920
    );
\axi_last_4_reg_103[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBF0888FFFF0000"
    )
        port map (
      I0 => s_axis_video1_TLAST_int_regslice,
      I1 => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg,
      I2 => \^ap_loop_init_int_reg_0\,
      I3 => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_eol_out,
      I4 => eol_1_reg_114,
      I5 => ap_loop_init_int_reg_1(0),
      O => \data_p1_reg[0]\
    );
grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF082A"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg,
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_eol_out,
      I3 => eol_1_reg_114,
      I4 => Q(0),
      O => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_134 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_loop_init_int_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_ap_start_reg_reg : out STD_LOGIC;
    push : out STD_LOGIC;
    \eol_reg_163_reg[0]\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_p1_reg[23]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_sig_allocacmp_j_7 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_loop_init_int_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_p1_reg[0]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]\ : out STD_LOGIC;
    \icmp_ln3105_reg_299_reg[0]\ : out STD_LOGIC;
    ap_done_cache_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_ap_start_reg : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln3105_reg_299_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    srcLayer0_full_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    \eol_reg_163_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \eol_reg_163_reg[0]_1\ : in STD_LOGIC;
    \axi_last_fu_96_reg[0]\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    AXIvideo2MultiPixStream_1_U0_ap_ready : in STD_LOGIC;
    \axi_data_fu_92_reg[23]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \axi_data_fu_92_reg[23]_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \ack_in_t_i_5__1_0\ : in STD_LOGIC;
    \j_fu_88_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    icmp_ln3105_fu_203_p2_carry_i_1_0 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axis_video_TLAST_int_regslice : in STD_LOGIC;
    axi_last_12_reg_152 : in STD_LOGIC;
    grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_ap_start_reg_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    HwReg_layerEnableFlag_4_fu_298 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_134 : entity is "main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init";
end main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_134;

architecture STRUCTURE of main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_134 is
  signal \ap_CS_fsm[5]_i_3_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[6]_i_3_n_9\ : STD_LOGIC;
  signal \ap_block_pp0_stage0_11001__0\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal ap_done_cache_i_1_n_9 : STD_LOGIC;
  signal ap_loop_init : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__0_n_9\ : STD_LOGIC;
  signal \^ap_loop_init_int_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \axi_data_fu_92[23]_i_3_n_9\ : STD_LOGIC;
  signal icmp_ln3105_fu_203_p2_carry_i_5_n_9 : STD_LOGIC;
  signal icmp_ln3105_fu_203_p2_carry_i_6_n_9 : STD_LOGIC;
  signal icmp_ln3105_fu_203_p2_carry_i_7_n_9 : STD_LOGIC;
  signal icmp_ln3105_fu_203_p2_carry_i_8_n_9 : STD_LOGIC;
  signal \or_ln3109_fu_215_p2__3\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG[0][23]_i_1\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \ap_CS_fsm[5]_i_3\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \ap_CS_fsm[6]_i_1\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \ap_CS_fsm[6]_i_3\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of ap_done_cache_i_1 : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of ap_enable_reg_pp0_iter1_i_1 : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__0\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \axi_data_fu_92[0]_i_1\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \axi_data_fu_92[10]_i_1\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \axi_data_fu_92[11]_i_1\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \axi_data_fu_92[12]_i_1\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \axi_data_fu_92[13]_i_1\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \axi_data_fu_92[14]_i_1\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \axi_data_fu_92[15]_i_1\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \axi_data_fu_92[16]_i_1\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \axi_data_fu_92[17]_i_1\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \axi_data_fu_92[18]_i_1\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \axi_data_fu_92[19]_i_1\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \axi_data_fu_92[1]_i_1\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \axi_data_fu_92[20]_i_1\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \axi_data_fu_92[21]_i_1\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \axi_data_fu_92[22]_i_1\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \axi_data_fu_92[23]_i_1__0\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \axi_data_fu_92[23]_i_2\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \axi_data_fu_92[23]_i_3\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \axi_data_fu_92[2]_i_1\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \axi_data_fu_92[3]_i_1\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \axi_data_fu_92[4]_i_1\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \axi_data_fu_92[5]_i_1\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \axi_data_fu_92[6]_i_1\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \axi_data_fu_92[7]_i_1\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \axi_data_fu_92[8]_i_1\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \axi_data_fu_92[9]_i_1\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \eol_reg_163[0]_i_2\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \j_fu_88[11]_i_1__1\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \j_fu_88[11]_i_2__1\ : label is "soft_lutpair358";
begin
  ap_loop_init_int_reg_0(0) <= \^ap_loop_init_int_reg_0\(0);
\SRL_SIG[0][23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => srcLayer0_full_n,
      I1 => Q(1),
      I2 => \eol_reg_163_reg[0]_0\,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \ap_block_pp0_stage0_11001__0\,
      O => push
    );
\ack_in_t_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000800000008"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_ap_start_reg,
      I1 => \icmp_ln3105_reg_299_reg[0]_0\(0),
      I2 => CO(0),
      I3 => \or_ln3109_fu_215_p2__3\,
      I4 => \ap_CS_fsm[6]_i_3_n_9\,
      I5 => srcLayer0_full_n,
      O => grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_ap_start_reg_reg
    );
\ap_CS_fsm[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444FF4F44444444"
    )
        port map (
      I0 => AXIvideo2MultiPixStream_1_U0_ap_ready,
      I1 => Q(0),
      I2 => ap_done_cache,
      I3 => grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_ap_start_reg,
      I4 => \ap_CS_fsm[5]_i_3_n_9\,
      I5 => Q(1),
      O => D(0)
    );
\ap_CS_fsm[5]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_ap_start_reg,
      I1 => CO(0),
      I2 => \ap_block_pp0_stage0_11001__0\,
      O => \ap_CS_fsm[5]_i_3_n_9\
    );
\ap_CS_fsm[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20AA2000"
    )
        port map (
      I0 => Q(1),
      I1 => \ap_block_pp0_stage0_11001__0\,
      I2 => CO(0),
      I3 => grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_ap_start_reg,
      I4 => ap_done_cache,
      O => D(1)
    );
\ap_CS_fsm[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444F44444444"
    )
        port map (
      I0 => srcLayer0_full_n,
      I1 => \ap_CS_fsm[6]_i_3_n_9\,
      I2 => \or_ln3109_fu_215_p2__3\,
      I3 => CO(0),
      I4 => \icmp_ln3105_reg_299_reg[0]_0\(0),
      I5 => grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_ap_start_reg,
      O => \ap_block_pp0_stage0_11001__0\
    );
\ap_CS_fsm[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => \eol_reg_163_reg[0]_0\,
      O => \ap_CS_fsm[6]_i_3_n_9\
    );
\ap_CS_fsm[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8B8B800B8B8"
    )
        port map (
      I0 => \ack_in_t_i_5__1_0\,
      I1 => ap_loop_init,
      I2 => \eol_reg_163_reg[0]_1\,
      I3 => \eol_reg_163_reg[0]_0\,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => \axi_last_fu_96_reg[0]\,
      O => \or_ln3109_fu_215_p2__3\
    );
ap_done_cache_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => \ap_block_pp0_stage0_11001__0\,
      I1 => CO(0),
      I2 => grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_ap_start_reg,
      I3 => ap_done_cache,
      O => ap_done_cache_i_1_n_9
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_cache_i_1_n_9,
      Q => ap_done_cache,
      R => ap_done_cache_reg_0
    );
ap_enable_reg_pp0_iter1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88880C00"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => ap_rst_n,
      I2 => CO(0),
      I3 => grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_ap_start_reg,
      I4 => \ap_block_pp0_stage0_11001__0\,
      O => ap_enable_reg_pp0_iter1_reg
    );
\ap_loop_init_int_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBFB3B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => ap_rst_n,
      I2 => grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_ap_start_reg,
      I3 => CO(0),
      I4 => \ap_block_pp0_stage0_11001__0\,
      O => \ap_loop_init_int_i_1__0_n_9\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__0_n_9\,
      Q => ap_loop_init_int,
      R => '0'
    );
\axi_data_fu_92[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \axi_data_fu_92_reg[23]\(0),
      I1 => \axi_data_fu_92_reg[23]_0\(0),
      I2 => \axi_data_fu_92[23]_i_3_n_9\,
      O => \data_p1_reg[23]\(0)
    );
\axi_data_fu_92[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \axi_data_fu_92_reg[23]\(10),
      I1 => \axi_data_fu_92_reg[23]_0\(10),
      I2 => \axi_data_fu_92[23]_i_3_n_9\,
      O => \data_p1_reg[23]\(10)
    );
\axi_data_fu_92[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \axi_data_fu_92_reg[23]\(11),
      I1 => \axi_data_fu_92_reg[23]_0\(11),
      I2 => \axi_data_fu_92[23]_i_3_n_9\,
      O => \data_p1_reg[23]\(11)
    );
\axi_data_fu_92[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \axi_data_fu_92_reg[23]\(12),
      I1 => \axi_data_fu_92_reg[23]_0\(12),
      I2 => \axi_data_fu_92[23]_i_3_n_9\,
      O => \data_p1_reg[23]\(12)
    );
\axi_data_fu_92[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \axi_data_fu_92_reg[23]\(13),
      I1 => \axi_data_fu_92_reg[23]_0\(13),
      I2 => \axi_data_fu_92[23]_i_3_n_9\,
      O => \data_p1_reg[23]\(13)
    );
\axi_data_fu_92[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \axi_data_fu_92_reg[23]\(14),
      I1 => \axi_data_fu_92_reg[23]_0\(14),
      I2 => \axi_data_fu_92[23]_i_3_n_9\,
      O => \data_p1_reg[23]\(14)
    );
\axi_data_fu_92[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \axi_data_fu_92_reg[23]\(15),
      I1 => \axi_data_fu_92_reg[23]_0\(15),
      I2 => \axi_data_fu_92[23]_i_3_n_9\,
      O => \data_p1_reg[23]\(15)
    );
\axi_data_fu_92[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \axi_data_fu_92_reg[23]\(16),
      I1 => \axi_data_fu_92_reg[23]_0\(16),
      I2 => \axi_data_fu_92[23]_i_3_n_9\,
      O => \data_p1_reg[23]\(16)
    );
\axi_data_fu_92[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \axi_data_fu_92_reg[23]\(17),
      I1 => \axi_data_fu_92_reg[23]_0\(17),
      I2 => \axi_data_fu_92[23]_i_3_n_9\,
      O => \data_p1_reg[23]\(17)
    );
\axi_data_fu_92[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \axi_data_fu_92_reg[23]\(18),
      I1 => \axi_data_fu_92_reg[23]_0\(18),
      I2 => \axi_data_fu_92[23]_i_3_n_9\,
      O => \data_p1_reg[23]\(18)
    );
\axi_data_fu_92[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \axi_data_fu_92_reg[23]\(19),
      I1 => \axi_data_fu_92_reg[23]_0\(19),
      I2 => \axi_data_fu_92[23]_i_3_n_9\,
      O => \data_p1_reg[23]\(19)
    );
\axi_data_fu_92[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \axi_data_fu_92_reg[23]\(1),
      I1 => \axi_data_fu_92_reg[23]_0\(1),
      I2 => \axi_data_fu_92[23]_i_3_n_9\,
      O => \data_p1_reg[23]\(1)
    );
\axi_data_fu_92[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \axi_data_fu_92_reg[23]\(20),
      I1 => \axi_data_fu_92_reg[23]_0\(20),
      I2 => \axi_data_fu_92[23]_i_3_n_9\,
      O => \data_p1_reg[23]\(20)
    );
\axi_data_fu_92[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \axi_data_fu_92_reg[23]\(21),
      I1 => \axi_data_fu_92_reg[23]_0\(21),
      I2 => \axi_data_fu_92[23]_i_3_n_9\,
      O => \data_p1_reg[23]\(21)
    );
\axi_data_fu_92[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \axi_data_fu_92_reg[23]\(22),
      I1 => \axi_data_fu_92_reg[23]_0\(22),
      I2 => \axi_data_fu_92[23]_i_3_n_9\,
      O => \data_p1_reg[23]\(22)
    );
\axi_data_fu_92[23]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F8"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_ap_start_reg,
      I2 => \axi_data_fu_92[23]_i_3_n_9\,
      I3 => \ap_block_pp0_stage0_11001__0\,
      O => \^ap_loop_init_int_reg_0\(0)
    );
\axi_data_fu_92[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \axi_data_fu_92_reg[23]\(23),
      I1 => \axi_data_fu_92_reg[23]_0\(23),
      I2 => \axi_data_fu_92[23]_i_3_n_9\,
      O => \data_p1_reg[23]\(23)
    );
\axi_data_fu_92[23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_ap_start_reg,
      I1 => \or_ln3109_fu_215_p2__3\,
      I2 => CO(0),
      O => \axi_data_fu_92[23]_i_3_n_9\
    );
\axi_data_fu_92[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \axi_data_fu_92_reg[23]\(2),
      I1 => \axi_data_fu_92_reg[23]_0\(2),
      I2 => \axi_data_fu_92[23]_i_3_n_9\,
      O => \data_p1_reg[23]\(2)
    );
\axi_data_fu_92[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \axi_data_fu_92_reg[23]\(3),
      I1 => \axi_data_fu_92_reg[23]_0\(3),
      I2 => \axi_data_fu_92[23]_i_3_n_9\,
      O => \data_p1_reg[23]\(3)
    );
\axi_data_fu_92[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \axi_data_fu_92_reg[23]\(4),
      I1 => \axi_data_fu_92_reg[23]_0\(4),
      I2 => \axi_data_fu_92[23]_i_3_n_9\,
      O => \data_p1_reg[23]\(4)
    );
\axi_data_fu_92[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \axi_data_fu_92_reg[23]\(5),
      I1 => \axi_data_fu_92_reg[23]_0\(5),
      I2 => \axi_data_fu_92[23]_i_3_n_9\,
      O => \data_p1_reg[23]\(5)
    );
\axi_data_fu_92[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \axi_data_fu_92_reg[23]\(6),
      I1 => \axi_data_fu_92_reg[23]_0\(6),
      I2 => \axi_data_fu_92[23]_i_3_n_9\,
      O => \data_p1_reg[23]\(6)
    );
\axi_data_fu_92[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \axi_data_fu_92_reg[23]\(7),
      I1 => \axi_data_fu_92_reg[23]_0\(7),
      I2 => \axi_data_fu_92[23]_i_3_n_9\,
      O => \data_p1_reg[23]\(7)
    );
\axi_data_fu_92[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \axi_data_fu_92_reg[23]\(8),
      I1 => \axi_data_fu_92_reg[23]_0\(8),
      I2 => \axi_data_fu_92[23]_i_3_n_9\,
      O => \data_p1_reg[23]\(8)
    );
\axi_data_fu_92[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \axi_data_fu_92_reg[23]\(9),
      I1 => \axi_data_fu_92_reg[23]_0\(9),
      I2 => \axi_data_fu_92[23]_i_3_n_9\,
      O => \data_p1_reg[23]\(9)
    );
\axi_last_fu_96[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_axis_video_TLAST_int_regslice,
      I1 => \axi_data_fu_92[23]_i_3_n_9\,
      I2 => axi_last_12_reg_152,
      I3 => \^ap_loop_init_int_reg_0\(0),
      I4 => \axi_last_fu_96_reg[0]\,
      O => \data_p1_reg[0]\
    );
\eol_reg_163[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA00C0AAAAAACA"
    )
        port map (
      I0 => \eol_reg_163_reg[0]_1\,
      I1 => \axi_last_fu_96_reg[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \eol_reg_163_reg[0]_0\,
      I4 => \ap_block_pp0_stage0_11001__0\,
      I5 => ap_loop_init,
      O => \eol_reg_163_reg[0]\
    );
\eol_reg_163[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_ap_start_reg,
      O => ap_loop_init
    );
grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF404040FFFF4040"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_ap_start_reg_reg_0(0),
      I1 => Q(0),
      I2 => HwReg_layerEnableFlag_4_fu_298,
      I3 => \ap_block_pp0_stage0_11001__0\,
      I4 => grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_ap_start_reg,
      I5 => CO(0),
      O => \ap_CS_fsm_reg[4]\
    );
icmp_ln3105_fu_203_p2_carry_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AD50000"
    )
        port map (
      I0 => \j_fu_88_reg[11]\(9),
      I1 => grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => icmp_ln3105_fu_203_p2_carry_i_1_0(9),
      I4 => icmp_ln3105_fu_203_p2_carry_i_5_n_9,
      O => S(3)
    );
icmp_ln3105_fu_203_p2_carry_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AD50000"
    )
        port map (
      I0 => \j_fu_88_reg[11]\(6),
      I1 => grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => icmp_ln3105_fu_203_p2_carry_i_1_0(6),
      I4 => icmp_ln3105_fu_203_p2_carry_i_6_n_9,
      O => S(2)
    );
icmp_ln3105_fu_203_p2_carry_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AD50000"
    )
        port map (
      I0 => \j_fu_88_reg[11]\(3),
      I1 => grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => icmp_ln3105_fu_203_p2_carry_i_1_0(3),
      I4 => icmp_ln3105_fu_203_p2_carry_i_7_n_9,
      O => S(1)
    );
icmp_ln3105_fu_203_p2_carry_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AD50000"
    )
        port map (
      I0 => \j_fu_88_reg[11]\(0),
      I1 => grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => icmp_ln3105_fu_203_p2_carry_i_1_0(0),
      I4 => icmp_ln3105_fu_203_p2_carry_i_8_n_9,
      O => S(0)
    );
icmp_ln3105_fu_203_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \j_fu_88_reg[11]\(10),
      I1 => icmp_ln3105_fu_203_p2_carry_i_1_0(10),
      I2 => \j_fu_88_reg[11]\(11),
      I3 => grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => icmp_ln3105_fu_203_p2_carry_i_1_0(11),
      O => icmp_ln3105_fu_203_p2_carry_i_5_n_9
    );
icmp_ln3105_fu_203_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \j_fu_88_reg[11]\(7),
      I1 => icmp_ln3105_fu_203_p2_carry_i_1_0(7),
      I2 => \j_fu_88_reg[11]\(8),
      I3 => grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => icmp_ln3105_fu_203_p2_carry_i_1_0(8),
      O => icmp_ln3105_fu_203_p2_carry_i_6_n_9
    );
icmp_ln3105_fu_203_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \j_fu_88_reg[11]\(4),
      I1 => icmp_ln3105_fu_203_p2_carry_i_1_0(4),
      I2 => \j_fu_88_reg[11]\(5),
      I3 => grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => icmp_ln3105_fu_203_p2_carry_i_1_0(5),
      O => icmp_ln3105_fu_203_p2_carry_i_7_n_9
    );
icmp_ln3105_fu_203_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \j_fu_88_reg[11]\(1),
      I1 => icmp_ln3105_fu_203_p2_carry_i_1_0(1),
      I2 => \j_fu_88_reg[11]\(2),
      I3 => grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => icmp_ln3105_fu_203_p2_carry_i_1_0(2),
      O => icmp_ln3105_fu_203_p2_carry_i_8_n_9
    );
\icmp_ln3105_reg_299[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => CO(0),
      I1 => \ap_block_pp0_stage0_11001__0\,
      I2 => \eol_reg_163_reg[0]_0\,
      O => \icmp_ln3105_reg_299_reg[0]\
    );
\j_8_fu_209_p2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_88_reg[11]\(8),
      I1 => grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_j_7(8)
    );
\j_8_fu_209_p2_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_88_reg[11]\(7),
      I1 => grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_j_7(7)
    );
\j_8_fu_209_p2_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_88_reg[11]\(6),
      I1 => grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_j_7(6)
    );
\j_8_fu_209_p2_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_88_reg[11]\(5),
      I1 => grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_j_7(5)
    );
\j_8_fu_209_p2_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_88_reg[11]\(11),
      I1 => grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_j_7(11)
    );
\j_8_fu_209_p2_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_88_reg[11]\(10),
      I1 => grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_j_7(10)
    );
\j_8_fu_209_p2_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_88_reg[11]\(9),
      I1 => grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_j_7(9)
    );
j_8_fu_209_p2_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_88_reg[11]\(0),
      I1 => grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_j_7(0)
    );
j_8_fu_209_p2_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_88_reg[11]\(4),
      I1 => grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_j_7(4)
    );
j_8_fu_209_p2_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_88_reg[11]\(3),
      I1 => grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_j_7(3)
    );
j_8_fu_209_p2_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_88_reg[11]\(2),
      I1 => grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_j_7(2)
    );
j_8_fu_209_p2_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_88_reg[11]\(1),
      I1 => grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_j_7(1)
    );
\j_fu_88[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \j_fu_88_reg[11]\(0),
      O => ap_loop_init_int_reg_1(0)
    );
\j_fu_88[11]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_ap_start_reg,
      I1 => CO(0),
      I2 => ap_loop_init_int,
      I3 => \ap_block_pp0_stage0_11001__0\,
      O => SR(0)
    );
\j_fu_88[11]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => CO(0),
      I1 => grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_ap_start_reg,
      I2 => \ap_block_pp0_stage0_11001__0\,
      O => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_135 is
  port (
    s_axis_video_TREADY_int_regslice : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_p1_reg[0]\ : out STD_LOGIC;
    \data_p1_reg[0]_0\ : out STD_LOGIC;
    \HwReg_layerEnableFlag_1_reg_1151_reg[0]\ : out STD_LOGIC;
    ap_done_cache_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_sequential_state_reg[0]\ : in STD_LOGIC;
    \FSM_sequential_state_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_state_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162_ap_start_reg : in STD_LOGIC;
    sof_reg_83 : in STD_LOGIC;
    axi_data_fu_1061 : in STD_LOGIC;
    \sof_reg_83_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    HwReg_layerEnableFlag_4_fu_298 : in STD_LOGIC;
    s_axis_video_TLAST_int_regslice : in STD_LOGIC;
    grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162_axi_last_out : in STD_LOGIC;
    s_axis_video_TUSER_int_regslice : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_135 : entity is "main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init";
end main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_135;

architecture STRUCTURE of main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_135 is
  signal ack_in_t_i_4_n_9 : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_2_n_9\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__0_n_9\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal ap_loop_init_int_i_1_n_9 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ack_in_t_i_4 : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_2\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__0\ : label is "soft_lutpair356";
begin
\ack_in_t_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => ack_in_t_i_4_n_9,
      I1 => Q(2),
      I2 => \FSM_sequential_state_reg[0]\,
      I3 => Q(3),
      I4 => \FSM_sequential_state_reg[0]_0\,
      I5 => \FSM_sequential_state_reg[0]_1\(0),
      O => s_axis_video_TREADY_int_regslice
    );
ack_in_t_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C4000000"
    )
        port map (
      I0 => sof_reg_83,
      I1 => grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \sof_reg_83_reg[0]\(0),
      I4 => Q(1),
      O => ack_in_t_i_4_n_9
    );
\ap_CS_fsm[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888FF8F88888888"
    )
        port map (
      I0 => Q(0),
      I1 => HwReg_layerEnableFlag_4_fu_298,
      I2 => ap_done_cache,
      I3 => grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162_ap_start_reg,
      I4 => \ap_CS_fsm[2]_i_2_n_9\,
      I5 => Q(1),
      O => D(0)
    );
\ap_CS_fsm[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => sof_reg_83,
      O => \ap_CS_fsm[2]_i_2_n_9\
    );
\ap_CS_fsm[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08AA0800"
    )
        port map (
      I0 => Q(1),
      I1 => sof_reg_83,
      I2 => ap_loop_init_int,
      I3 => grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162_ap_start_reg,
      I4 => ap_done_cache,
      O => D(1)
    );
\ap_done_cache_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => sof_reg_83,
      I1 => ap_loop_init_int,
      I2 => grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162_ap_start_reg,
      I3 => ap_done_cache,
      O => \ap_done_cache_i_1__0_n_9\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__0_n_9\,
      Q => ap_done_cache,
      R => ap_done_cache_reg_0
    );
ap_loop_init_int_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7D75FDF5"
    )
        port map (
      I0 => ap_rst_n,
      I1 => grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => sof_reg_83,
      I4 => \sof_reg_83_reg[0]\(0),
      O => ap_loop_init_int_i_1_n_9
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_loop_init_int_i_1_n_9,
      Q => ap_loop_init_int,
      R => '0'
    );
\axi_data_fu_106[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEAAAEAAAAAAAAAA"
    )
        port map (
      I0 => axi_data_fu_1061,
      I1 => Q(1),
      I2 => sof_reg_83,
      I3 => grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \sof_reg_83_reg[0]\(0),
      O => E(0)
    );
\axi_last_fu_54[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFBBFF80008800"
    )
        port map (
      I0 => s_axis_video_TLAST_int_regslice,
      I1 => \sof_reg_83_reg[0]\(0),
      I2 => ap_loop_init_int,
      I3 => grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162_ap_start_reg,
      I4 => sof_reg_83,
      I5 => grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162_axi_last_out,
      O => \data_p1_reg[0]\
    );
grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162_ap_start_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F8888"
    )
        port map (
      I0 => HwReg_layerEnableFlag_4_fu_298,
      I1 => Q(0),
      I2 => sof_reg_83,
      I3 => ap_loop_init_int,
      I4 => grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162_ap_start_reg,
      O => \HwReg_layerEnableFlag_1_reg_1151_reg[0]\
    );
\sof_reg_83[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8800"
    )
        port map (
      I0 => s_axis_video_TUSER_int_regslice,
      I1 => \sof_reg_83_reg[0]\(0),
      I2 => ap_loop_init_int,
      I3 => grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162_ap_start_reg,
      I4 => sof_reg_83,
      O => \data_p1_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_136 is
  port (
    \state_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \ap_CS_fsm_reg[8]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[8]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_p1_reg[0]\ : out STD_LOGIC;
    \select_ln3150_reg_394_reg[0]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]\ : out STD_LOGIC;
    ap_done_cache_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_loop_init_int_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    eol_2_reg_114 : in STD_LOGIC;
    grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_eol_fu_210_ap_start_reg : in STD_LOGIC;
    grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_eol_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \axi_data_fu_106_reg[23]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \ap_CS_fsm_reg[9]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_rst_n : in STD_LOGIC;
    s_axis_video_TLAST_int_regslice : in STD_LOGIC;
    select_ln3150_reg_394 : in STD_LOGIC;
    axi_last_4_loc_fu_90 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_136 : entity is "main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init";
end main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_136;

architecture STRUCTURE of main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_136 is
  signal \^ap_cs_fsm_reg[8]\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__1_n_9\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__1_n_9\ : STD_LOGIC;
  signal \ap_phi_mux_eol_2_phi_fu_117_p4__0\ : STD_LOGIC;
  signal axi_last_4_loc_fu_900 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ack_in_t_i_6 : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \ap_CS_fsm[8]_i_1\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \ap_CS_fsm[9]_i_1\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \ap_CS_fsm[9]_i_2\ : label is "soft_lutpair353";
begin
  \ap_CS_fsm_reg[8]\ <= \^ap_cs_fsm_reg[8]\;
ack_in_t_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0020A020"
    )
        port map (
      I0 => ap_loop_init_int_reg_0(0),
      I1 => eol_2_reg_114,
      I2 => grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_eol_fu_210_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_eol_out,
      O => \state_reg[0]\
    );
\ap_CS_fsm[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFBAAAA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[9]\(0),
      I1 => ap_done_cache,
      I2 => grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_eol_fu_210_ap_start_reg,
      I3 => \ap_phi_mux_eol_2_phi_fu_117_p4__0\,
      I4 => \ap_CS_fsm_reg[9]\(1),
      O => \ap_CS_fsm_reg[8]_0\(0)
    );
\ap_CS_fsm[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A80"
    )
        port map (
      I0 => \ap_CS_fsm_reg[9]\(1),
      I1 => \ap_phi_mux_eol_2_phi_fu_117_p4__0\,
      I2 => grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_eol_fu_210_ap_start_reg,
      I3 => ap_done_cache,
      O => \ap_CS_fsm_reg[8]_0\(1)
    );
\ap_CS_fsm[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_eol_out,
      I1 => ap_loop_init_int,
      I2 => grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_eol_fu_210_ap_start_reg,
      I3 => eol_2_reg_114,
      O => \ap_phi_mux_eol_2_phi_fu_117_p4__0\
    );
\ap_done_cache_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_eol_out,
      I1 => ap_loop_init_int,
      I2 => eol_2_reg_114,
      I3 => grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_eol_fu_210_ap_start_reg,
      I4 => ap_done_cache,
      O => \ap_done_cache_i_1__1_n_9\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__1_n_9\,
      Q => ap_done_cache,
      R => ap_done_cache_reg_0
    );
\ap_loop_init_int_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD577D5FFD5FFD5"
    )
        port map (
      I0 => ap_rst_n,
      I1 => grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_eol_fu_210_ap_start_reg,
      I2 => eol_2_reg_114,
      I3 => ap_loop_init_int,
      I4 => grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_eol_out,
      I5 => ap_loop_init_int_reg_0(0),
      O => \ap_loop_init_int_i_1__1_n_9\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__1_n_9\,
      Q => ap_loop_init_int,
      R => '0'
    );
\axi_data_fu_106[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Q(0),
      I1 => \ap_phi_mux_eol_2_phi_fu_117_p4__0\,
      I2 => \^ap_cs_fsm_reg[8]\,
      I3 => \axi_data_fu_106_reg[23]\(0),
      O => D(0)
    );
\axi_data_fu_106[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Q(10),
      I1 => \ap_phi_mux_eol_2_phi_fu_117_p4__0\,
      I2 => \^ap_cs_fsm_reg[8]\,
      I3 => \axi_data_fu_106_reg[23]\(10),
      O => D(10)
    );
\axi_data_fu_106[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Q(11),
      I1 => \ap_phi_mux_eol_2_phi_fu_117_p4__0\,
      I2 => \^ap_cs_fsm_reg[8]\,
      I3 => \axi_data_fu_106_reg[23]\(11),
      O => D(11)
    );
\axi_data_fu_106[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Q(12),
      I1 => \ap_phi_mux_eol_2_phi_fu_117_p4__0\,
      I2 => \^ap_cs_fsm_reg[8]\,
      I3 => \axi_data_fu_106_reg[23]\(12),
      O => D(12)
    );
\axi_data_fu_106[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Q(13),
      I1 => \ap_phi_mux_eol_2_phi_fu_117_p4__0\,
      I2 => \^ap_cs_fsm_reg[8]\,
      I3 => \axi_data_fu_106_reg[23]\(13),
      O => D(13)
    );
\axi_data_fu_106[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Q(14),
      I1 => \ap_phi_mux_eol_2_phi_fu_117_p4__0\,
      I2 => \^ap_cs_fsm_reg[8]\,
      I3 => \axi_data_fu_106_reg[23]\(14),
      O => D(14)
    );
\axi_data_fu_106[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Q(15),
      I1 => \ap_phi_mux_eol_2_phi_fu_117_p4__0\,
      I2 => \^ap_cs_fsm_reg[8]\,
      I3 => \axi_data_fu_106_reg[23]\(15),
      O => D(15)
    );
\axi_data_fu_106[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Q(16),
      I1 => \ap_phi_mux_eol_2_phi_fu_117_p4__0\,
      I2 => \^ap_cs_fsm_reg[8]\,
      I3 => \axi_data_fu_106_reg[23]\(16),
      O => D(16)
    );
\axi_data_fu_106[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Q(17),
      I1 => \ap_phi_mux_eol_2_phi_fu_117_p4__0\,
      I2 => \^ap_cs_fsm_reg[8]\,
      I3 => \axi_data_fu_106_reg[23]\(17),
      O => D(17)
    );
\axi_data_fu_106[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Q(18),
      I1 => \ap_phi_mux_eol_2_phi_fu_117_p4__0\,
      I2 => \^ap_cs_fsm_reg[8]\,
      I3 => \axi_data_fu_106_reg[23]\(18),
      O => D(18)
    );
\axi_data_fu_106[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Q(19),
      I1 => \ap_phi_mux_eol_2_phi_fu_117_p4__0\,
      I2 => \^ap_cs_fsm_reg[8]\,
      I3 => \axi_data_fu_106_reg[23]\(19),
      O => D(19)
    );
\axi_data_fu_106[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Q(1),
      I1 => \ap_phi_mux_eol_2_phi_fu_117_p4__0\,
      I2 => \^ap_cs_fsm_reg[8]\,
      I3 => \axi_data_fu_106_reg[23]\(1),
      O => D(1)
    );
\axi_data_fu_106[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Q(20),
      I1 => \ap_phi_mux_eol_2_phi_fu_117_p4__0\,
      I2 => \^ap_cs_fsm_reg[8]\,
      I3 => \axi_data_fu_106_reg[23]\(20),
      O => D(20)
    );
\axi_data_fu_106[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Q(21),
      I1 => \ap_phi_mux_eol_2_phi_fu_117_p4__0\,
      I2 => \^ap_cs_fsm_reg[8]\,
      I3 => \axi_data_fu_106_reg[23]\(21),
      O => D(21)
    );
\axi_data_fu_106[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Q(22),
      I1 => \ap_phi_mux_eol_2_phi_fu_117_p4__0\,
      I2 => \^ap_cs_fsm_reg[8]\,
      I3 => \axi_data_fu_106_reg[23]\(22),
      O => D(22)
    );
\axi_data_fu_106[23]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Q(23),
      I1 => \ap_phi_mux_eol_2_phi_fu_117_p4__0\,
      I2 => \^ap_cs_fsm_reg[8]\,
      I3 => \axi_data_fu_106_reg[23]\(23),
      O => D(23)
    );
\axi_data_fu_106[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00080088000800"
    )
        port map (
      I0 => \ap_CS_fsm_reg[9]\(1),
      I1 => ap_loop_init_int_reg_0(0),
      I2 => eol_2_reg_114,
      I3 => grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_eol_fu_210_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_eol_out,
      O => \^ap_cs_fsm_reg[8]\
    );
\axi_data_fu_106[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Q(2),
      I1 => \ap_phi_mux_eol_2_phi_fu_117_p4__0\,
      I2 => \^ap_cs_fsm_reg[8]\,
      I3 => \axi_data_fu_106_reg[23]\(2),
      O => D(2)
    );
\axi_data_fu_106[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Q(3),
      I1 => \ap_phi_mux_eol_2_phi_fu_117_p4__0\,
      I2 => \^ap_cs_fsm_reg[8]\,
      I3 => \axi_data_fu_106_reg[23]\(3),
      O => D(3)
    );
\axi_data_fu_106[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Q(4),
      I1 => \ap_phi_mux_eol_2_phi_fu_117_p4__0\,
      I2 => \^ap_cs_fsm_reg[8]\,
      I3 => \axi_data_fu_106_reg[23]\(4),
      O => D(4)
    );
\axi_data_fu_106[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Q(5),
      I1 => \ap_phi_mux_eol_2_phi_fu_117_p4__0\,
      I2 => \^ap_cs_fsm_reg[8]\,
      I3 => \axi_data_fu_106_reg[23]\(5),
      O => D(5)
    );
\axi_data_fu_106[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Q(6),
      I1 => \ap_phi_mux_eol_2_phi_fu_117_p4__0\,
      I2 => \^ap_cs_fsm_reg[8]\,
      I3 => \axi_data_fu_106_reg[23]\(6),
      O => D(6)
    );
\axi_data_fu_106[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Q(7),
      I1 => \ap_phi_mux_eol_2_phi_fu_117_p4__0\,
      I2 => \^ap_cs_fsm_reg[8]\,
      I3 => \axi_data_fu_106_reg[23]\(7),
      O => D(7)
    );
\axi_data_fu_106[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Q(8),
      I1 => \ap_phi_mux_eol_2_phi_fu_117_p4__0\,
      I2 => \^ap_cs_fsm_reg[8]\,
      I3 => \axi_data_fu_106_reg[23]\(8),
      O => D(8)
    );
\axi_data_fu_106[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Q(9),
      I1 => \ap_phi_mux_eol_2_phi_fu_117_p4__0\,
      I2 => \^ap_cs_fsm_reg[8]\,
      I3 => \axi_data_fu_106_reg[23]\(9),
      O => D(9)
    );
\axi_last_4_loc_fu_90[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => select_ln3150_reg_394,
      I1 => ap_loop_init_int,
      I2 => grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_eol_fu_210_ap_start_reg,
      I3 => eol_2_reg_114,
      I4 => axi_last_4_loc_fu_900,
      I5 => axi_last_4_loc_fu_90,
      O => \select_ln3150_reg_394_reg[0]\
    );
\axi_last_4_loc_fu_90[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8080000"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_eol_fu_210_ap_start_reg,
      I1 => eol_2_reg_114,
      I2 => ap_loop_init_int,
      I3 => grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_eol_out,
      I4 => \ap_CS_fsm_reg[9]\(1),
      O => axi_last_4_loc_fu_900
    );
\axi_last_4_reg_103[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F8F0B8F0F8F0"
    )
        port map (
      I0 => s_axis_video_TLAST_int_regslice,
      I1 => ap_loop_init_int_reg_0(0),
      I2 => eol_2_reg_114,
      I3 => grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_eol_fu_210_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_eol_out,
      O => \data_p1_reg[0]\
    );
grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_eol_fu_210_ap_start_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABFAAAA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[9]\(0),
      I1 => grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_eol_out,
      I2 => ap_loop_init_int,
      I3 => eol_2_reg_114,
      I4 => grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_eol_fu_210_ap_start_reg,
      O => \ap_CS_fsm_reg[7]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_58 is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_0 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_sig_allocacmp_x_3 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_loop_init_int_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    full_n_reg : out STD_LOGIC;
    ap_done_cache_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    srcLayer1Rgb_full_n : in STD_LOGIC;
    srcLayer1Yuv_empty_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    icmp_ln897_fu_72_p2_carry_i_1_0 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[2]_0\ : in STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_58 : entity is "main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init";
end main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_58;

architecture STRUCTURE of main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_58 is
  signal \ap_CS_fsm[2]_i_3__4_n_9\ : STD_LOGIC;
  signal \ap_block_pp0_stage0_11001__1\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__10_n_9\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__10_n_9\ : STD_LOGIC;
  signal icmp_ln897_fu_72_p2_carry_i_5_n_9 : STD_LOGIC;
  signal icmp_ln897_fu_72_p2_carry_i_6_n_9 : STD_LOGIC;
  signal icmp_ln897_fu_72_p2_carry_i_7_n_9 : STD_LOGIC;
  signal icmp_ln897_fu_72_p2_carry_i_8_n_9 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_2__5\ : label is "soft_lutpair842";
  attribute SOFT_HLUTNM of \x_fu_40[11]_i_2__1\ : label is "soft_lutpair842";
begin
\ap_CS_fsm[1]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5404"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\(1),
      I1 => \ap_CS_fsm[2]_i_3__4_n_9\,
      I2 => \ap_CS_fsm_reg[1]\(0),
      I3 => \ap_CS_fsm_reg[1]_0\(0),
      O => D(0)
    );
\ap_CS_fsm[2]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10001055"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\(0),
      I1 => \ap_CS_fsm_reg[2]\(0),
      I2 => \ap_CS_fsm_reg[2]_0\,
      I3 => \ap_CS_fsm_reg[1]\(1),
      I4 => \ap_CS_fsm[2]_i_3__4_n_9\,
      O => D(1)
    );
\ap_CS_fsm[2]_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22E20000"
    )
        port map (
      I0 => ap_done_cache,
      I1 => grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg,
      I2 => CO(0),
      I3 => \ap_block_pp0_stage0_11001__1\,
      I4 => \ap_CS_fsm_reg[1]\(2),
      O => \ap_CS_fsm[2]_i_3__4_n_9\
    );
\ap_done_cache_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D500FFFFD5000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => srcLayer1Yuv_empty_n,
      I2 => srcLayer1Rgb_full_n,
      I3 => CO(0),
      I4 => grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg,
      I5 => ap_done_cache,
      O => \ap_done_cache_i_1__10_n_9\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__10_n_9\,
      Q => ap_done_cache,
      R => ap_done_cache_reg_0
    );
\ap_enable_reg_pp0_iter1_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A0A0A088A8A8A8"
    )
        port map (
      I0 => ap_rst_n,
      I1 => grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => srcLayer1Yuv_empty_n,
      I4 => srcLayer1Rgb_full_n,
      I5 => CO(0),
      O => ap_rst_n_0
    );
\ap_loop_init_int_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBF3BB"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => ap_rst_n,
      I2 => CO(0),
      I3 => grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg,
      I4 => \ap_block_pp0_stage0_11001__1\,
      O => \ap_loop_init_int_i_1__10_n_9\
    );
\ap_loop_init_int_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => srcLayer1Yuv_empty_n,
      I2 => srcLayer1Rgb_full_n,
      O => \ap_block_pp0_stage0_11001__1\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__10_n_9\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFBBBBAAAAAAAA"
    )
        port map (
      I0 => grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg0,
      I1 => CO(0),
      I2 => srcLayer1Rgb_full_n,
      I3 => srcLayer1Yuv_empty_n,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg,
      O => full_n_reg
    );
icmp_ln897_fu_72_p2_carry_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AD50000"
    )
        port map (
      I0 => Q(9),
      I1 => grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => icmp_ln897_fu_72_p2_carry_i_1_0(9),
      I4 => icmp_ln897_fu_72_p2_carry_i_5_n_9,
      O => S(3)
    );
icmp_ln897_fu_72_p2_carry_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AD50000"
    )
        port map (
      I0 => Q(6),
      I1 => grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => icmp_ln897_fu_72_p2_carry_i_1_0(6),
      I4 => icmp_ln897_fu_72_p2_carry_i_6_n_9,
      O => S(2)
    );
icmp_ln897_fu_72_p2_carry_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AD50000"
    )
        port map (
      I0 => Q(3),
      I1 => grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => icmp_ln897_fu_72_p2_carry_i_1_0(3),
      I4 => icmp_ln897_fu_72_p2_carry_i_7_n_9,
      O => S(1)
    );
icmp_ln897_fu_72_p2_carry_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AD50000"
    )
        port map (
      I0 => Q(0),
      I1 => grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => icmp_ln897_fu_72_p2_carry_i_1_0(0),
      I4 => icmp_ln897_fu_72_p2_carry_i_8_n_9,
      O => S(0)
    );
icmp_ln897_fu_72_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => Q(10),
      I1 => icmp_ln897_fu_72_p2_carry_i_1_0(10),
      I2 => Q(11),
      I3 => grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => icmp_ln897_fu_72_p2_carry_i_1_0(11),
      O => icmp_ln897_fu_72_p2_carry_i_5_n_9
    );
icmp_ln897_fu_72_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => Q(7),
      I1 => icmp_ln897_fu_72_p2_carry_i_1_0(7),
      I2 => Q(8),
      I3 => grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => icmp_ln897_fu_72_p2_carry_i_1_0(8),
      O => icmp_ln897_fu_72_p2_carry_i_6_n_9
    );
icmp_ln897_fu_72_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => Q(4),
      I1 => icmp_ln897_fu_72_p2_carry_i_1_0(4),
      I2 => Q(5),
      I3 => grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => icmp_ln897_fu_72_p2_carry_i_1_0(5),
      O => icmp_ln897_fu_72_p2_carry_i_7_n_9
    );
icmp_ln897_fu_72_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => Q(1),
      I1 => icmp_ln897_fu_72_p2_carry_i_1_0(1),
      I2 => Q(2),
      I3 => grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => icmp_ln897_fu_72_p2_carry_i_1_0(2),
      O => icmp_ln897_fu_72_p2_carry_i_8_n_9
    );
\x_4_fu_78_p2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(8),
      I1 => grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_3(8)
    );
\x_4_fu_78_p2_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(7),
      I1 => grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_3(7)
    );
\x_4_fu_78_p2_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(6),
      I1 => grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_3(6)
    );
\x_4_fu_78_p2_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(5),
      I1 => grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_3(5)
    );
\x_4_fu_78_p2_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(11),
      I1 => grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_3(11)
    );
\x_4_fu_78_p2_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(10),
      I1 => grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_3(10)
    );
\x_4_fu_78_p2_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(9),
      I1 => grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_3(9)
    );
x_4_fu_78_p2_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(0),
      I1 => grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_3(0)
    );
x_4_fu_78_p2_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(4),
      I1 => grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_3(4)
    );
x_4_fu_78_p2_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(3),
      I1 => grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_3(3)
    );
x_4_fu_78_p2_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(2),
      I1 => grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_3(2)
    );
x_4_fu_78_p2_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(1),
      I1 => grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_3(1)
    );
\x_fu_40[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => Q(0),
      O => ap_loop_init_int_reg_0(0)
    );
\x_fu_40[11]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000080808080"
    )
        port map (
      I0 => grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg,
      I1 => CO(0),
      I2 => ap_loop_init_int,
      I3 => srcLayer1Rgb_full_n,
      I4 => srcLayer1Yuv_empty_n,
      I5 => ap_enable_reg_pp0_iter1,
      O => SR(0)
    );
\x_fu_40[11]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40004444"
    )
        port map (
      I0 => CO(0),
      I1 => grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg,
      I2 => srcLayer1Rgb_full_n,
      I3 => srcLayer1Yuv_empty_n,
      I4 => ap_enable_reg_pp0_iter1,
      O => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_59 is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_0 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_sig_allocacmp_x_5 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_loop_init_int_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    full_n_reg : out STD_LOGIC;
    ap_done_cache_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_ap_start_reg : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    outLayer0_full_n : in STD_LOGIC;
    srcLayer0Yuv_empty_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    icmp_ln897_fu_78_p2_carry_i_1_0 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[2]_0\ : in STD_LOGIC;
    v_mix_yuv2rgb_false_4_U0_ap_start : in STD_LOGIC;
    HwReg_layerEnableFlag_0_val_c_empty_n : in STD_LOGIC;
    grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_ap_start_reg0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_59 : entity is "main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init";
end main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_59;

architecture STRUCTURE of main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_59 is
  signal \ap_CS_fsm[2]_i_3__1_n_9\ : STD_LOGIC;
  signal \ap_block_pp0_stage0_11001__1\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__4_n_9\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__4_n_9\ : STD_LOGIC;
  signal icmp_ln897_fu_78_p2_carry_i_5_n_9 : STD_LOGIC;
  signal icmp_ln897_fu_78_p2_carry_i_6_n_9 : STD_LOGIC;
  signal icmp_ln897_fu_78_p2_carry_i_7_n_9 : STD_LOGIC;
  signal icmp_ln897_fu_78_p2_carry_i_8_n_9 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_2__1\ : label is "soft_lutpair838";
  attribute SOFT_HLUTNM of \x_fu_46[11]_i_2\ : label is "soft_lutpair838";
begin
\ap_CS_fsm[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54040404"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\(1),
      I1 => \ap_CS_fsm[2]_i_3__1_n_9\,
      I2 => \ap_CS_fsm_reg[1]\(0),
      I3 => v_mix_yuv2rgb_false_4_U0_ap_start,
      I4 => HwReg_layerEnableFlag_0_val_c_empty_n,
      O => D(0)
    );
\ap_CS_fsm[2]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10001055"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\(0),
      I1 => \ap_CS_fsm_reg[2]\(0),
      I2 => \ap_CS_fsm_reg[2]_0\,
      I3 => \ap_CS_fsm_reg[1]\(1),
      I4 => \ap_CS_fsm[2]_i_3__1_n_9\,
      O => D(1)
    );
\ap_CS_fsm[2]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22E20000"
    )
        port map (
      I0 => ap_done_cache,
      I1 => grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_ap_start_reg,
      I2 => CO(0),
      I3 => \ap_block_pp0_stage0_11001__1\,
      I4 => \ap_CS_fsm_reg[1]\(2),
      O => \ap_CS_fsm[2]_i_3__1_n_9\
    );
\ap_done_cache_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D500FFFFD5000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => srcLayer0Yuv_empty_n,
      I2 => outLayer0_full_n,
      I3 => CO(0),
      I4 => grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_ap_start_reg,
      I5 => ap_done_cache,
      O => \ap_done_cache_i_1__4_n_9\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__4_n_9\,
      Q => ap_done_cache,
      R => ap_done_cache_reg_0
    );
\ap_enable_reg_pp0_iter1_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A0A0A088A8A8A8"
    )
        port map (
      I0 => ap_rst_n,
      I1 => grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_ap_start_reg,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => srcLayer0Yuv_empty_n,
      I4 => outLayer0_full_n,
      I5 => CO(0),
      O => ap_rst_n_0
    );
\ap_loop_init_int_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBF3BB"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => ap_rst_n,
      I2 => CO(0),
      I3 => grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_ap_start_reg,
      I4 => \ap_block_pp0_stage0_11001__1\,
      O => \ap_loop_init_int_i_1__4_n_9\
    );
\ap_loop_init_int_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => srcLayer0Yuv_empty_n,
      I2 => outLayer0_full_n,
      O => \ap_block_pp0_stage0_11001__1\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__4_n_9\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFBBBBAAAAAAAA"
    )
        port map (
      I0 => grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_ap_start_reg0,
      I1 => CO(0),
      I2 => outLayer0_full_n,
      I3 => srcLayer0Yuv_empty_n,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_ap_start_reg,
      O => full_n_reg
    );
icmp_ln897_fu_78_p2_carry_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AD50000"
    )
        port map (
      I0 => Q(9),
      I1 => grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => icmp_ln897_fu_78_p2_carry_i_1_0(9),
      I4 => icmp_ln897_fu_78_p2_carry_i_5_n_9,
      O => S(3)
    );
icmp_ln897_fu_78_p2_carry_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AD50000"
    )
        port map (
      I0 => Q(6),
      I1 => grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => icmp_ln897_fu_78_p2_carry_i_1_0(6),
      I4 => icmp_ln897_fu_78_p2_carry_i_6_n_9,
      O => S(2)
    );
icmp_ln897_fu_78_p2_carry_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AD50000"
    )
        port map (
      I0 => Q(3),
      I1 => grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => icmp_ln897_fu_78_p2_carry_i_1_0(3),
      I4 => icmp_ln897_fu_78_p2_carry_i_7_n_9,
      O => S(1)
    );
icmp_ln897_fu_78_p2_carry_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AD50000"
    )
        port map (
      I0 => Q(0),
      I1 => grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => icmp_ln897_fu_78_p2_carry_i_1_0(0),
      I4 => icmp_ln897_fu_78_p2_carry_i_8_n_9,
      O => S(0)
    );
icmp_ln897_fu_78_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => Q(10),
      I1 => icmp_ln897_fu_78_p2_carry_i_1_0(10),
      I2 => Q(11),
      I3 => grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => icmp_ln897_fu_78_p2_carry_i_1_0(11),
      O => icmp_ln897_fu_78_p2_carry_i_5_n_9
    );
icmp_ln897_fu_78_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => Q(7),
      I1 => icmp_ln897_fu_78_p2_carry_i_1_0(7),
      I2 => Q(8),
      I3 => grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => icmp_ln897_fu_78_p2_carry_i_1_0(8),
      O => icmp_ln897_fu_78_p2_carry_i_6_n_9
    );
icmp_ln897_fu_78_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => Q(4),
      I1 => icmp_ln897_fu_78_p2_carry_i_1_0(4),
      I2 => Q(5),
      I3 => grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => icmp_ln897_fu_78_p2_carry_i_1_0(5),
      O => icmp_ln897_fu_78_p2_carry_i_7_n_9
    );
icmp_ln897_fu_78_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => Q(1),
      I1 => icmp_ln897_fu_78_p2_carry_i_1_0(1),
      I2 => Q(2),
      I3 => grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => icmp_ln897_fu_78_p2_carry_i_1_0(2),
      O => icmp_ln897_fu_78_p2_carry_i_8_n_9
    );
\x_6_fu_84_p2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(8),
      I1 => grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_5(8)
    );
\x_6_fu_84_p2_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(7),
      I1 => grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_5(7)
    );
\x_6_fu_84_p2_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(6),
      I1 => grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_5(6)
    );
\x_6_fu_84_p2_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(5),
      I1 => grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_5(5)
    );
\x_6_fu_84_p2_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(11),
      I1 => grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_5(11)
    );
\x_6_fu_84_p2_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(10),
      I1 => grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_5(10)
    );
\x_6_fu_84_p2_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(9),
      I1 => grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_5(9)
    );
x_6_fu_84_p2_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(0),
      I1 => grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_5(0)
    );
x_6_fu_84_p2_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(4),
      I1 => grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_5(4)
    );
x_6_fu_84_p2_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(3),
      I1 => grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_5(3)
    );
x_6_fu_84_p2_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(2),
      I1 => grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_5(2)
    );
x_6_fu_84_p2_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(1),
      I1 => grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_5(1)
    );
\x_fu_46[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => Q(0),
      O => ap_loop_init_int_reg_0(0)
    );
\x_fu_46[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000080808080"
    )
        port map (
      I0 => grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_ap_start_reg,
      I1 => CO(0),
      I2 => ap_loop_init_int,
      I3 => outLayer0_full_n,
      I4 => srcLayer0Yuv_empty_n,
      I5 => ap_enable_reg_pp0_iter1,
      O => SR(0)
    );
\x_fu_46[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40004444"
    )
        port map (
      I0 => CO(0),
      I1 => grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_ap_start_reg,
      I2 => outLayer0_full_n,
      I3 => srcLayer0Yuv_empty_n,
      I4 => ap_enable_reg_pp0_iter1,
      O => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_60 is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_0 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_sig_allocacmp_x_7 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_loop_init_int_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    full_n_reg : out STD_LOGIC;
    ap_done_cache_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    srcLayer2x_full_n : in STD_LOGIC;
    srcLayer2Rgb_empty_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \icmp_ln107_fu_72_p2_carry_i_1__0_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[2]_0\ : in STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_60 : entity is "main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init";
end main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_60;

architecture STRUCTURE of main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_60 is
  signal \ap_CS_fsm[2]_i_3__9_n_9\ : STD_LOGIC;
  signal \ap_block_pp0_stage0_11001__1\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__19_n_9\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__19_n_9\ : STD_LOGIC;
  signal \icmp_ln107_fu_72_p2_carry_i_5__0_n_9\ : STD_LOGIC;
  signal \icmp_ln107_fu_72_p2_carry_i_6__0_n_9\ : STD_LOGIC;
  signal \icmp_ln107_fu_72_p2_carry_i_7__0_n_9\ : STD_LOGIC;
  signal \icmp_ln107_fu_72_p2_carry_i_8__0_n_9\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_2__11\ : label is "soft_lutpair833";
  attribute SOFT_HLUTNM of \x_fu_40[11]_i_2__6\ : label is "soft_lutpair833";
begin
\ap_CS_fsm[1]_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5404"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\(1),
      I1 => \ap_CS_fsm[2]_i_3__9_n_9\,
      I2 => \ap_CS_fsm_reg[1]\(0),
      I3 => \ap_CS_fsm_reg[1]_0\(0),
      O => D(0)
    );
\ap_CS_fsm[2]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10001055"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\(0),
      I1 => \ap_CS_fsm_reg[2]\(0),
      I2 => \ap_CS_fsm_reg[2]_0\,
      I3 => \ap_CS_fsm_reg[1]\(1),
      I4 => \ap_CS_fsm[2]_i_3__9_n_9\,
      O => D(1)
    );
\ap_CS_fsm[2]_i_3__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0808A808"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\(2),
      I1 => ap_done_cache,
      I2 => grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg,
      I3 => CO(0),
      I4 => \ap_block_pp0_stage0_11001__1\,
      O => \ap_CS_fsm[2]_i_3__9_n_9\
    );
\ap_done_cache_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D500FFFFD5000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => srcLayer2Rgb_empty_n,
      I2 => srcLayer2x_full_n,
      I3 => CO(0),
      I4 => grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg,
      I5 => ap_done_cache,
      O => \ap_done_cache_i_1__19_n_9\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__19_n_9\,
      Q => ap_done_cache,
      R => ap_done_cache_reg_0
    );
\ap_enable_reg_pp0_iter1_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A0A0A088A8A8A8"
    )
        port map (
      I0 => ap_rst_n,
      I1 => grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => srcLayer2Rgb_empty_n,
      I4 => srcLayer2x_full_n,
      I5 => CO(0),
      O => ap_rst_n_0
    );
\ap_loop_init_int_i_1__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBF3BB"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => ap_rst_n,
      I2 => CO(0),
      I3 => grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg,
      I4 => \ap_block_pp0_stage0_11001__1\,
      O => \ap_loop_init_int_i_1__19_n_9\
    );
\ap_loop_init_int_i_2__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => srcLayer2Rgb_empty_n,
      I2 => srcLayer2x_full_n,
      O => \ap_block_pp0_stage0_11001__1\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__19_n_9\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFBBBBAAAAAAAA"
    )
        port map (
      I0 => grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg0,
      I1 => CO(0),
      I2 => srcLayer2x_full_n,
      I3 => srcLayer2Rgb_empty_n,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg,
      O => full_n_reg
    );
\icmp_ln107_fu_72_p2_carry_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AD50000"
    )
        port map (
      I0 => Q(9),
      I1 => grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \icmp_ln107_fu_72_p2_carry_i_1__0_0\(9),
      I4 => \icmp_ln107_fu_72_p2_carry_i_5__0_n_9\,
      O => S(3)
    );
\icmp_ln107_fu_72_p2_carry_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AD50000"
    )
        port map (
      I0 => Q(6),
      I1 => grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \icmp_ln107_fu_72_p2_carry_i_1__0_0\(6),
      I4 => \icmp_ln107_fu_72_p2_carry_i_6__0_n_9\,
      O => S(2)
    );
\icmp_ln107_fu_72_p2_carry_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AD50000"
    )
        port map (
      I0 => Q(3),
      I1 => grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \icmp_ln107_fu_72_p2_carry_i_1__0_0\(3),
      I4 => \icmp_ln107_fu_72_p2_carry_i_7__0_n_9\,
      O => S(1)
    );
\icmp_ln107_fu_72_p2_carry_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AD50000"
    )
        port map (
      I0 => Q(0),
      I1 => grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \icmp_ln107_fu_72_p2_carry_i_1__0_0\(0),
      I4 => \icmp_ln107_fu_72_p2_carry_i_8__0_n_9\,
      O => S(0)
    );
\icmp_ln107_fu_72_p2_carry_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => Q(10),
      I1 => \icmp_ln107_fu_72_p2_carry_i_1__0_0\(10),
      I2 => Q(11),
      I3 => grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \icmp_ln107_fu_72_p2_carry_i_1__0_0\(11),
      O => \icmp_ln107_fu_72_p2_carry_i_5__0_n_9\
    );
\icmp_ln107_fu_72_p2_carry_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => Q(7),
      I1 => \icmp_ln107_fu_72_p2_carry_i_1__0_0\(7),
      I2 => Q(8),
      I3 => grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \icmp_ln107_fu_72_p2_carry_i_1__0_0\(8),
      O => \icmp_ln107_fu_72_p2_carry_i_6__0_n_9\
    );
\icmp_ln107_fu_72_p2_carry_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => Q(4),
      I1 => \icmp_ln107_fu_72_p2_carry_i_1__0_0\(4),
      I2 => Q(5),
      I3 => grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \icmp_ln107_fu_72_p2_carry_i_1__0_0\(5),
      O => \icmp_ln107_fu_72_p2_carry_i_7__0_n_9\
    );
\icmp_ln107_fu_72_p2_carry_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => Q(1),
      I1 => \icmp_ln107_fu_72_p2_carry_i_1__0_0\(1),
      I2 => Q(2),
      I3 => grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \icmp_ln107_fu_72_p2_carry_i_1__0_0\(2),
      O => \icmp_ln107_fu_72_p2_carry_i_8__0_n_9\
    );
\x_8_fu_78_p2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(8),
      I1 => grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_7(8)
    );
\x_8_fu_78_p2_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(7),
      I1 => grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_7(7)
    );
\x_8_fu_78_p2_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(6),
      I1 => grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_7(6)
    );
\x_8_fu_78_p2_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(5),
      I1 => grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_7(5)
    );
\x_8_fu_78_p2_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(11),
      I1 => grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_7(11)
    );
\x_8_fu_78_p2_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(10),
      I1 => grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_7(10)
    );
\x_8_fu_78_p2_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(9),
      I1 => grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_7(9)
    );
x_8_fu_78_p2_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(0),
      I1 => grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_7(0)
    );
x_8_fu_78_p2_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(4),
      I1 => grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_7(4)
    );
x_8_fu_78_p2_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(3),
      I1 => grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_7(3)
    );
x_8_fu_78_p2_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(2),
      I1 => grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_7(2)
    );
x_8_fu_78_p2_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(1),
      I1 => grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_7(1)
    );
\x_fu_40[0]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => Q(0),
      O => ap_loop_init_int_reg_0(0)
    );
\x_fu_40[11]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000080808080"
    )
        port map (
      I0 => grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg,
      I1 => CO(0),
      I2 => ap_loop_init_int,
      I3 => srcLayer2x_full_n,
      I4 => srcLayer2Rgb_empty_n,
      I5 => ap_enable_reg_pp0_iter1,
      O => SR(0)
    );
\x_fu_40[11]_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40004444"
    )
        port map (
      I0 => CO(0),
      I1 => grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg,
      I2 => srcLayer2x_full_n,
      I3 => srcLayer2Rgb_empty_n,
      I4 => ap_enable_reg_pp0_iter1,
      O => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_61 is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_0 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_sig_allocacmp_x_9 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_loop_init_int_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    full_n_reg : out STD_LOGIC;
    ap_done_cache_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    srcLayer1x_full_n : in STD_LOGIC;
    srcLayer1Rgb_empty_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    icmp_ln107_fu_72_p2_carry_i_1_0 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[2]_0\ : in STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_61 : entity is "main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init";
end main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_61;

architecture STRUCTURE of main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_61 is
  signal \ap_CS_fsm[2]_i_3__5_n_9\ : STD_LOGIC;
  signal \ap_block_pp0_stage0_11001__1\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__11_n_9\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__11_n_9\ : STD_LOGIC;
  signal icmp_ln107_fu_72_p2_carry_i_5_n_9 : STD_LOGIC;
  signal icmp_ln107_fu_72_p2_carry_i_6_n_9 : STD_LOGIC;
  signal icmp_ln107_fu_72_p2_carry_i_7_n_9 : STD_LOGIC;
  signal icmp_ln107_fu_72_p2_carry_i_8_n_9 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_2__6\ : label is "soft_lutpair829";
  attribute SOFT_HLUTNM of \x_fu_40[11]_i_2__2\ : label is "soft_lutpair829";
begin
\ap_CS_fsm[1]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5404"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\(1),
      I1 => \ap_CS_fsm[2]_i_3__5_n_9\,
      I2 => \ap_CS_fsm_reg[1]\(0),
      I3 => \ap_CS_fsm_reg[1]_0\(0),
      O => D(0)
    );
\ap_CS_fsm[2]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10001055"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\(0),
      I1 => \ap_CS_fsm_reg[2]\(0),
      I2 => \ap_CS_fsm_reg[2]_0\,
      I3 => \ap_CS_fsm_reg[1]\(1),
      I4 => \ap_CS_fsm[2]_i_3__5_n_9\,
      O => D(1)
    );
\ap_CS_fsm[2]_i_3__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0808A808"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\(2),
      I1 => ap_done_cache,
      I2 => grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg,
      I3 => CO(0),
      I4 => \ap_block_pp0_stage0_11001__1\,
      O => \ap_CS_fsm[2]_i_3__5_n_9\
    );
\ap_done_cache_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D500FFFFD5000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => srcLayer1Rgb_empty_n,
      I2 => srcLayer1x_full_n,
      I3 => CO(0),
      I4 => grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg,
      I5 => ap_done_cache,
      O => \ap_done_cache_i_1__11_n_9\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__11_n_9\,
      Q => ap_done_cache,
      R => ap_done_cache_reg_0
    );
\ap_enable_reg_pp0_iter1_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A0A0A088A8A8A8"
    )
        port map (
      I0 => ap_rst_n,
      I1 => grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => srcLayer1Rgb_empty_n,
      I4 => srcLayer1x_full_n,
      I5 => CO(0),
      O => ap_rst_n_0
    );
\ap_loop_init_int_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBF3BB"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => ap_rst_n,
      I2 => CO(0),
      I3 => grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg,
      I4 => \ap_block_pp0_stage0_11001__1\,
      O => \ap_loop_init_int_i_1__11_n_9\
    );
\ap_loop_init_int_i_2__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => srcLayer1Rgb_empty_n,
      I2 => srcLayer1x_full_n,
      O => \ap_block_pp0_stage0_11001__1\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__11_n_9\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFBBBBAAAAAAAA"
    )
        port map (
      I0 => grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg0,
      I1 => CO(0),
      I2 => srcLayer1x_full_n,
      I3 => srcLayer1Rgb_empty_n,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg,
      O => full_n_reg
    );
icmp_ln107_fu_72_p2_carry_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AD50000"
    )
        port map (
      I0 => Q(9),
      I1 => grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => icmp_ln107_fu_72_p2_carry_i_1_0(9),
      I4 => icmp_ln107_fu_72_p2_carry_i_5_n_9,
      O => S(3)
    );
icmp_ln107_fu_72_p2_carry_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AD50000"
    )
        port map (
      I0 => Q(6),
      I1 => grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => icmp_ln107_fu_72_p2_carry_i_1_0(6),
      I4 => icmp_ln107_fu_72_p2_carry_i_6_n_9,
      O => S(2)
    );
icmp_ln107_fu_72_p2_carry_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AD50000"
    )
        port map (
      I0 => Q(3),
      I1 => grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => icmp_ln107_fu_72_p2_carry_i_1_0(3),
      I4 => icmp_ln107_fu_72_p2_carry_i_7_n_9,
      O => S(1)
    );
icmp_ln107_fu_72_p2_carry_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AD50000"
    )
        port map (
      I0 => Q(0),
      I1 => grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => icmp_ln107_fu_72_p2_carry_i_1_0(0),
      I4 => icmp_ln107_fu_72_p2_carry_i_8_n_9,
      O => S(0)
    );
icmp_ln107_fu_72_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => Q(10),
      I1 => icmp_ln107_fu_72_p2_carry_i_1_0(10),
      I2 => Q(11),
      I3 => grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => icmp_ln107_fu_72_p2_carry_i_1_0(11),
      O => icmp_ln107_fu_72_p2_carry_i_5_n_9
    );
icmp_ln107_fu_72_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => Q(7),
      I1 => icmp_ln107_fu_72_p2_carry_i_1_0(7),
      I2 => Q(8),
      I3 => grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => icmp_ln107_fu_72_p2_carry_i_1_0(8),
      O => icmp_ln107_fu_72_p2_carry_i_6_n_9
    );
icmp_ln107_fu_72_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => Q(4),
      I1 => icmp_ln107_fu_72_p2_carry_i_1_0(4),
      I2 => Q(5),
      I3 => grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => icmp_ln107_fu_72_p2_carry_i_1_0(5),
      O => icmp_ln107_fu_72_p2_carry_i_7_n_9
    );
icmp_ln107_fu_72_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => Q(1),
      I1 => icmp_ln107_fu_72_p2_carry_i_1_0(1),
      I2 => Q(2),
      I3 => grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => icmp_ln107_fu_72_p2_carry_i_1_0(2),
      O => icmp_ln107_fu_72_p2_carry_i_8_n_9
    );
\x_10_fu_78_p2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(8),
      I1 => grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_9(8)
    );
\x_10_fu_78_p2_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(7),
      I1 => grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_9(7)
    );
\x_10_fu_78_p2_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(6),
      I1 => grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_9(6)
    );
\x_10_fu_78_p2_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(5),
      I1 => grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_9(5)
    );
\x_10_fu_78_p2_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(11),
      I1 => grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_9(11)
    );
\x_10_fu_78_p2_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(10),
      I1 => grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_9(10)
    );
\x_10_fu_78_p2_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(9),
      I1 => grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_9(9)
    );
x_10_fu_78_p2_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(0),
      I1 => grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_9(0)
    );
x_10_fu_78_p2_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(4),
      I1 => grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_9(4)
    );
x_10_fu_78_p2_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(3),
      I1 => grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_9(3)
    );
x_10_fu_78_p2_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(2),
      I1 => grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_9(2)
    );
x_10_fu_78_p2_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(1),
      I1 => grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_9(1)
    );
\x_fu_40[0]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => Q(0),
      O => ap_loop_init_int_reg_0(0)
    );
\x_fu_40[11]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000080808080"
    )
        port map (
      I0 => grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg,
      I1 => CO(0),
      I2 => ap_loop_init_int,
      I3 => srcLayer1x_full_n,
      I4 => srcLayer1Rgb_empty_n,
      I5 => ap_enable_reg_pp0_iter1,
      O => SR(0)
    );
\x_fu_40[11]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40004444"
    )
        port map (
      I0 => CO(0),
      I1 => grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg,
      I2 => srcLayer1x_full_n,
      I3 => srcLayer1Rgb_empty_n,
      I4 => ap_enable_reg_pp0_iter1,
      O => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_62 is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_0 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_sig_allocacmp_x : out STD_LOGIC_VECTOR ( 11 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_loop_init_int_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    full_n_reg : out STD_LOGIC;
    ap_done_cache_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start_reg : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    outYuv_full_n : in STD_LOGIC;
    outLayer2_empty_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    icmp_ln1042_fu_78_p2_carry_i_1_0 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    v_mix_rgb2yuv_false_U0_ap_start : in STD_LOGIC;
    start_for_v_mix_444_to_422_false_U0_full_n : in STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : in STD_LOGIC;
    grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start_reg0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_62 : entity is "main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init";
end main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_62;

architecture STRUCTURE of main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_62 is
  signal \ap_CS_fsm[2]_i_3__10_n_9\ : STD_LOGIC;
  signal \ap_block_pp0_stage0_11001__1\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__21_n_9\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__21_n_9\ : STD_LOGIC;
  signal icmp_ln1042_fu_78_p2_carry_i_5_n_9 : STD_LOGIC;
  signal icmp_ln1042_fu_78_p2_carry_i_6_n_9 : STD_LOGIC;
  signal icmp_ln1042_fu_78_p2_carry_i_7_n_9 : STD_LOGIC;
  signal icmp_ln1042_fu_78_p2_carry_i_8_n_9 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_2__12\ : label is "soft_lutpair825";
  attribute SOFT_HLUTNM of \x_05_fu_46[11]_i_2__1\ : label is "soft_lutpair825";
begin
\ap_CS_fsm[1]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5404540454040404"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\(1),
      I1 => \ap_CS_fsm[2]_i_3__10_n_9\,
      I2 => \ap_CS_fsm_reg[1]\(0),
      I3 => v_mix_rgb2yuv_false_U0_ap_start,
      I4 => start_for_v_mix_444_to_422_false_U0_full_n,
      I5 => \ap_CS_fsm_reg[1]_0\,
      O => D(0)
    );
\ap_CS_fsm[2]_i_1__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1015"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\(0),
      I1 => \ap_CS_fsm_reg[2]\(0),
      I2 => \ap_CS_fsm_reg[1]\(1),
      I3 => \ap_CS_fsm[2]_i_3__10_n_9\,
      O => D(1)
    );
\ap_CS_fsm[2]_i_3__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22E20000"
    )
        port map (
      I0 => ap_done_cache,
      I1 => grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start_reg,
      I2 => CO(0),
      I3 => \ap_block_pp0_stage0_11001__1\,
      I4 => \ap_CS_fsm_reg[1]\(2),
      O => \ap_CS_fsm[2]_i_3__10_n_9\
    );
\ap_done_cache_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D500FFFFD5000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => outLayer2_empty_n,
      I2 => outYuv_full_n,
      I3 => CO(0),
      I4 => grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start_reg,
      I5 => ap_done_cache,
      O => \ap_done_cache_i_1__21_n_9\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__21_n_9\,
      Q => ap_done_cache,
      R => ap_done_cache_reg_0
    );
\ap_enable_reg_pp0_iter1_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A0A0A088A8A8A8"
    )
        port map (
      I0 => ap_rst_n,
      I1 => grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start_reg,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => outLayer2_empty_n,
      I4 => outYuv_full_n,
      I5 => CO(0),
      O => ap_rst_n_0
    );
\ap_loop_init_int_i_1__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBF3BB"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => ap_rst_n,
      I2 => CO(0),
      I3 => grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start_reg,
      I4 => \ap_block_pp0_stage0_11001__1\,
      O => \ap_loop_init_int_i_1__21_n_9\
    );
\ap_loop_init_int_i_2__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => outLayer2_empty_n,
      I2 => outYuv_full_n,
      O => \ap_block_pp0_stage0_11001__1\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__21_n_9\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFBBBBAAAAAAAA"
    )
        port map (
      I0 => grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start_reg0,
      I1 => CO(0),
      I2 => outYuv_full_n,
      I3 => outLayer2_empty_n,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start_reg,
      O => full_n_reg
    );
icmp_ln1042_fu_78_p2_carry_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AD50000"
    )
        port map (
      I0 => Q(9),
      I1 => grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => icmp_ln1042_fu_78_p2_carry_i_1_0(9),
      I4 => icmp_ln1042_fu_78_p2_carry_i_5_n_9,
      O => S(3)
    );
icmp_ln1042_fu_78_p2_carry_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AD50000"
    )
        port map (
      I0 => Q(6),
      I1 => grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => icmp_ln1042_fu_78_p2_carry_i_1_0(6),
      I4 => icmp_ln1042_fu_78_p2_carry_i_6_n_9,
      O => S(2)
    );
icmp_ln1042_fu_78_p2_carry_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AD50000"
    )
        port map (
      I0 => Q(3),
      I1 => grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => icmp_ln1042_fu_78_p2_carry_i_1_0(3),
      I4 => icmp_ln1042_fu_78_p2_carry_i_7_n_9,
      O => S(1)
    );
icmp_ln1042_fu_78_p2_carry_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AD50000"
    )
        port map (
      I0 => Q(0),
      I1 => grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => icmp_ln1042_fu_78_p2_carry_i_1_0(0),
      I4 => icmp_ln1042_fu_78_p2_carry_i_8_n_9,
      O => S(0)
    );
icmp_ln1042_fu_78_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => Q(10),
      I1 => icmp_ln1042_fu_78_p2_carry_i_1_0(10),
      I2 => Q(11),
      I3 => grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => icmp_ln1042_fu_78_p2_carry_i_1_0(11),
      O => icmp_ln1042_fu_78_p2_carry_i_5_n_9
    );
icmp_ln1042_fu_78_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => Q(7),
      I1 => icmp_ln1042_fu_78_p2_carry_i_1_0(7),
      I2 => Q(8),
      I3 => grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => icmp_ln1042_fu_78_p2_carry_i_1_0(8),
      O => icmp_ln1042_fu_78_p2_carry_i_6_n_9
    );
icmp_ln1042_fu_78_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => Q(4),
      I1 => icmp_ln1042_fu_78_p2_carry_i_1_0(4),
      I2 => Q(5),
      I3 => grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => icmp_ln1042_fu_78_p2_carry_i_1_0(5),
      O => icmp_ln1042_fu_78_p2_carry_i_7_n_9
    );
icmp_ln1042_fu_78_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => Q(1),
      I1 => icmp_ln1042_fu_78_p2_carry_i_1_0(1),
      I2 => Q(2),
      I3 => grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => icmp_ln1042_fu_78_p2_carry_i_1_0(2),
      O => icmp_ln1042_fu_78_p2_carry_i_8_n_9
    );
\x_05_fu_46[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => Q(0),
      O => ap_loop_init_int_reg_0(0)
    );
\x_05_fu_46[11]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000080808080"
    )
        port map (
      I0 => grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start_reg,
      I1 => CO(0),
      I2 => ap_loop_init_int,
      I3 => outYuv_full_n,
      I4 => outLayer2_empty_n,
      I5 => ap_enable_reg_pp0_iter1,
      O => SR(0)
    );
\x_05_fu_46[11]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40004444"
    )
        port map (
      I0 => CO(0),
      I1 => grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start_reg,
      I2 => outYuv_full_n,
      I3 => outLayer2_empty_n,
      I4 => ap_enable_reg_pp0_iter1,
      O => E(0)
    );
\x_11_fu_84_p2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(8),
      I1 => grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x(8)
    );
\x_11_fu_84_p2_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(7),
      I1 => grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x(7)
    );
\x_11_fu_84_p2_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(6),
      I1 => grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x(6)
    );
\x_11_fu_84_p2_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(5),
      I1 => grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x(5)
    );
\x_11_fu_84_p2_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(11),
      I1 => grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x(11)
    );
\x_11_fu_84_p2_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(10),
      I1 => grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x(10)
    );
\x_11_fu_84_p2_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(9),
      I1 => grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x(9)
    );
x_11_fu_84_p2_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(0),
      I1 => grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x(0)
    );
x_11_fu_84_p2_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(4),
      I1 => grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x(4)
    );
x_11_fu_84_p2_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(3),
      I1 => grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x(3)
    );
x_11_fu_84_p2_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(2),
      I1 => grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x(2)
    );
x_11_fu_84_p2_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(1),
      I1 => grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_63 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    full_n_reg : out STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \layerStartX_reg_309_reg[11]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \x_fu_88_reg[11]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \trunc_ln1812_4_reg_1036_reg[9]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \add71_i_reg_365_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \x_fu_88_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \x_fu_88_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    and_ln476_3_fu_292_p2 : out STD_LOGIC;
    grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_ready : out STD_LOGIC;
    \x_fu_88_reg[11]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg_reg_0 : out STD_LOGIC;
    ap_done_cache_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_done_reg1 : in STD_LOGIC;
    outLayer1_full_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    outLayer0_empty_n : in STD_LOGIC;
    empty_reg_315 : in STD_LOGIC;
    \icmp_ln465_reg_388[0]_i_2_0\ : in STD_LOGIC;
    srcLayer1x_empty_n : in STD_LOGIC;
    \icmp_ln465_reg_388[0]_i_2_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \x_fu_88_reg[11]_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \icmp_ln477_fu_256_p2_carry__0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \icmp_ln465_reg_388_reg[0]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    tmp_7_reg_330 : in STD_LOGIC;
    rev18_reg_373 : in STD_LOGIC;
    \and_ln476_3_reg_392_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \and_ln476_3_reg_392_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    notrhs_i_reg_378 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_63 : entity is "main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init";
end main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_63;

architecture STRUCTURE of main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_63 is
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__12_n_9\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__12_n_9\ : STD_LOGIC;
  signal ap_sig_allocacmp_x_12 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^full_n_reg\ : STD_LOGIC;
  signal \icmp_ln465_reg_388[0]_i_3_n_9\ : STD_LOGIC;
  signal \x_fu_88[11]_i_4_n_9\ : STD_LOGIC;
  signal \x_fu_88[11]_i_5_n_9\ : STD_LOGIC;
  signal \x_fu_88[11]_i_6_n_9\ : STD_LOGIC;
  signal \x_fu_88[4]_i_3_n_9\ : STD_LOGIC;
  signal \x_fu_88[4]_i_4_n_9\ : STD_LOGIC;
  signal \x_fu_88[4]_i_5_n_9\ : STD_LOGIC;
  signal \x_fu_88[4]_i_6_n_9\ : STD_LOGIC;
  signal \x_fu_88[8]_i_2_n_9\ : STD_LOGIC;
  signal \x_fu_88[8]_i_3_n_9\ : STD_LOGIC;
  signal \x_fu_88[8]_i_4_n_9\ : STD_LOGIC;
  signal \x_fu_88[8]_i_5_n_9\ : STD_LOGIC;
  signal \x_fu_88_reg[11]_i_3_n_11\ : STD_LOGIC;
  signal \x_fu_88_reg[11]_i_3_n_12\ : STD_LOGIC;
  signal \x_fu_88_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \x_fu_88_reg[4]_i_1_n_11\ : STD_LOGIC;
  signal \x_fu_88_reg[4]_i_1_n_12\ : STD_LOGIC;
  signal \x_fu_88_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \x_fu_88_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \x_fu_88_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \x_fu_88_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \x_fu_88_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal \NLW_x_fu_88_reg[11]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_x_fu_88_reg[11]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter1_i_1__8\ : label is "soft_lutpair816";
  attribute SOFT_HLUTNM of ap_loop_exit_ready_pp0_iter1_reg_i_1 : label is "soft_lutpair817";
  attribute SOFT_HLUTNM of grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg_i_1 : label is "soft_lutpair817";
  attribute SOFT_HLUTNM of \i__carry_i_10\ : label is "soft_lutpair823";
  attribute SOFT_HLUTNM of \i__carry_i_11\ : label is "soft_lutpair819";
  attribute SOFT_HLUTNM of \i__carry_i_12\ : label is "soft_lutpair818";
  attribute SOFT_HLUTNM of \i__carry_i_13\ : label is "soft_lutpair819";
  attribute SOFT_HLUTNM of \i__carry_i_14\ : label is "soft_lutpair820";
  attribute SOFT_HLUTNM of \i__carry_i_15\ : label is "soft_lutpair820";
  attribute SOFT_HLUTNM of \i__carry_i_5\ : label is "soft_lutpair822";
  attribute SOFT_HLUTNM of \i__carry_i_6\ : label is "soft_lutpair821";
  attribute SOFT_HLUTNM of \i__carry_i_7\ : label is "soft_lutpair821";
  attribute SOFT_HLUTNM of \i__carry_i_8\ : label is "soft_lutpair823";
  attribute SOFT_HLUTNM of \i__carry_i_9\ : label is "soft_lutpair822";
  attribute SOFT_HLUTNM of \x_fu_88[11]_i_1\ : label is "soft_lutpair818";
  attribute SOFT_HLUTNM of \x_fu_88[11]_i_2\ : label is "soft_lutpair816";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \x_fu_88_reg[11]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \x_fu_88_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \x_fu_88_reg[8]_i_1\ : label is 35;
begin
  full_n_reg <= \^full_n_reg\;
\and_ln476_3_reg_392[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => tmp_7_reg_330,
      I1 => rev18_reg_373,
      I2 => \and_ln476_3_reg_392_reg[0]\(0),
      I3 => \and_ln476_3_reg_392_reg[0]_0\(0),
      I4 => notrhs_i_reg_378,
      O => and_ln476_3_fu_292_p2
    );
\ap_CS_fsm[2]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAFFBABAAAAAAAAA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]\(0),
      I1 => \^full_n_reg\,
      I2 => ap_loop_exit_ready_pp0_iter1_reg,
      I3 => grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg,
      I4 => ap_done_cache,
      I5 => \ap_CS_fsm_reg[3]\(2),
      O => D(0)
    );
\ap_CS_fsm[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F44444444"
    )
        port map (
      I0 => grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg_reg_1(0),
      I1 => \ap_CS_fsm_reg[3]\(1),
      I2 => ap_done_reg1,
      I3 => grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg,
      I4 => ap_done_cache,
      I5 => \ap_CS_fsm_reg[3]\(2),
      O => D(1)
    );
\ap_done_cache_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7530"
    )
        port map (
      I0 => grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg,
      I1 => \^full_n_reg\,
      I2 => ap_loop_exit_ready_pp0_iter1_reg,
      I3 => ap_done_cache,
      O => \ap_done_cache_i_1__12_n_9\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__12_n_9\,
      Q => ap_done_cache,
      R => ap_done_cache_reg_0
    );
\ap_enable_reg_pp0_iter1_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C5C00000"
    )
        port map (
      I0 => CO(0),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \^full_n_reg\,
      I3 => grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg,
      I4 => ap_rst_n,
      O => ap_enable_reg_pp0_iter1_reg
    );
ap_loop_exit_ready_pp0_iter1_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => CO(0),
      I1 => grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg,
      O => grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_ready
    );
\ap_loop_init_int_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF33BB"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg,
      I1 => ap_rst_n,
      I2 => grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg,
      I3 => \^full_n_reg\,
      I4 => ap_loop_init_int,
      O => \ap_loop_init_int_i_1__12_n_9\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__12_n_9\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8CFF8C8C"
    )
        port map (
      I0 => \^full_n_reg\,
      I1 => grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg,
      I2 => CO(0),
      I3 => grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg_reg_1(0),
      I4 => \ap_CS_fsm_reg[3]\(1),
      O => grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg_reg_0
    );
\i__carry_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \icmp_ln465_reg_388_reg[0]\(9),
      I1 => ap_sig_allocacmp_x_12(9),
      I2 => \icmp_ln465_reg_388_reg[0]\(11),
      I3 => ap_sig_allocacmp_x_12(11),
      I4 => ap_sig_allocacmp_x_12(10),
      I5 => \icmp_ln465_reg_388_reg[0]\(10),
      O => \trunc_ln1812_4_reg_1036_reg[9]\(3)
    );
\i__carry_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \x_fu_88_reg[11]_1\(7),
      I1 => ap_loop_init_int,
      I2 => grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg,
      O => ap_sig_allocacmp_x_12(7)
    );
\i__carry_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \x_fu_88_reg[11]_1\(3),
      I1 => ap_loop_init_int,
      I2 => grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg,
      O => ap_sig_allocacmp_x_12(3)
    );
\i__carry_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \x_fu_88_reg[11]_1\(5),
      I1 => ap_loop_init_int,
      I2 => grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg,
      O => ap_sig_allocacmp_x_12(5)
    );
\i__carry_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \x_fu_88_reg[11]_1\(4),
      I1 => ap_loop_init_int,
      I2 => grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg,
      O => ap_sig_allocacmp_x_12(4)
    );
\i__carry_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \x_fu_88_reg[11]_1\(1),
      I1 => ap_loop_init_int,
      I2 => grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg,
      O => ap_sig_allocacmp_x_12(1)
    );
\i__carry_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \x_fu_88_reg[11]_1\(2),
      I1 => ap_loop_init_int,
      I2 => grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg,
      O => ap_sig_allocacmp_x_12(2)
    );
\i__carry_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \icmp_ln465_reg_388_reg[0]\(6),
      I1 => ap_sig_allocacmp_x_12(6),
      I2 => \icmp_ln465_reg_388_reg[0]\(8),
      I3 => ap_sig_allocacmp_x_12(8),
      I4 => ap_sig_allocacmp_x_12(7),
      I5 => \icmp_ln465_reg_388_reg[0]\(7),
      O => \trunc_ln1812_4_reg_1036_reg[9]\(2)
    );
\i__carry_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \icmp_ln465_reg_388_reg[0]\(3),
      I1 => ap_sig_allocacmp_x_12(3),
      I2 => \icmp_ln465_reg_388_reg[0]\(5),
      I3 => ap_sig_allocacmp_x_12(5),
      I4 => ap_sig_allocacmp_x_12(4),
      I5 => \icmp_ln465_reg_388_reg[0]\(4),
      O => \trunc_ln1812_4_reg_1036_reg[9]\(1)
    );
\i__carry_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => ap_sig_allocacmp_x_12(0),
      I1 => \icmp_ln465_reg_388_reg[0]\(0),
      I2 => \icmp_ln465_reg_388_reg[0]\(1),
      I3 => ap_sig_allocacmp_x_12(1),
      I4 => \icmp_ln465_reg_388_reg[0]\(2),
      I5 => ap_sig_allocacmp_x_12(2),
      O => \trunc_ln1812_4_reg_1036_reg[9]\(0)
    );
\i__carry_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \x_fu_88_reg[11]_1\(9),
      I1 => ap_loop_init_int,
      I2 => grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg,
      O => ap_sig_allocacmp_x_12(9)
    );
\i__carry_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \x_fu_88_reg[11]_1\(11),
      I1 => ap_loop_init_int,
      I2 => grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg,
      O => ap_sig_allocacmp_x_12(11)
    );
\i__carry_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \x_fu_88_reg[11]_1\(10),
      I1 => ap_loop_init_int,
      I2 => grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg,
      O => ap_sig_allocacmp_x_12(10)
    );
\i__carry_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \x_fu_88_reg[11]_1\(6),
      I1 => ap_loop_init_int,
      I2 => grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg,
      O => ap_sig_allocacmp_x_12(6)
    );
\i__carry_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \x_fu_88_reg[11]_1\(8),
      I1 => ap_loop_init_int,
      I2 => grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg,
      O => ap_sig_allocacmp_x_12(8)
    );
\icmp_ln465_reg_388[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => outLayer1_full_n,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => \icmp_ln465_reg_388[0]_i_3_n_9\,
      O => \^full_n_reg\
    );
\icmp_ln465_reg_388[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFF55FFDFFFDF"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => outLayer0_empty_n,
      I2 => empty_reg_315,
      I3 => \icmp_ln465_reg_388[0]_i_2_0\,
      I4 => srcLayer1x_empty_n,
      I5 => \icmp_ln465_reg_388[0]_i_2_1\,
      O => \icmp_ln465_reg_388[0]_i_3_n_9\
    );
\icmp_ln477_fu_256_p2_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => \icmp_ln477_fu_256_p2_carry__0\(11),
      I1 => grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \x_fu_88_reg[11]_1\(11),
      I4 => \icmp_ln477_fu_256_p2_carry__0\(10),
      I5 => \x_fu_88_reg[11]_1\(10),
      O => \layerStartX_reg_309_reg[11]\(1)
    );
\icmp_ln477_fu_256_p2_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => \icmp_ln477_fu_256_p2_carry__0\(9),
      I1 => grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \x_fu_88_reg[11]_1\(9),
      I4 => \icmp_ln477_fu_256_p2_carry__0\(8),
      I5 => \x_fu_88_reg[11]_1\(8),
      O => \layerStartX_reg_309_reg[11]\(0)
    );
\icmp_ln477_fu_256_p2_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \x_fu_88_reg[11]_1\(11),
      I1 => \icmp_ln477_fu_256_p2_carry__0\(11),
      I2 => \x_fu_88_reg[11]_1\(10),
      I3 => ap_loop_init_int,
      I4 => grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg,
      I5 => \icmp_ln477_fu_256_p2_carry__0\(10),
      O => \x_fu_88_reg[11]\(1)
    );
\icmp_ln477_fu_256_p2_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \x_fu_88_reg[11]_1\(9),
      I1 => \icmp_ln477_fu_256_p2_carry__0\(9),
      I2 => \x_fu_88_reg[11]_1\(8),
      I3 => ap_loop_init_int,
      I4 => grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg,
      I5 => \icmp_ln477_fu_256_p2_carry__0\(8),
      O => \x_fu_88_reg[11]\(0)
    );
icmp_ln477_fu_256_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F888F00FF8F8F00"
    )
        port map (
      I0 => grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \x_fu_88_reg[11]_1\(7),
      I3 => \icmp_ln477_fu_256_p2_carry__0\(7),
      I4 => \icmp_ln477_fu_256_p2_carry__0\(6),
      I5 => \x_fu_88_reg[11]_1\(6),
      O => grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg_reg(3)
    );
icmp_ln477_fu_256_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => \icmp_ln477_fu_256_p2_carry__0\(5),
      I1 => grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \x_fu_88_reg[11]_1\(5),
      I4 => \icmp_ln477_fu_256_p2_carry__0\(4),
      I5 => \x_fu_88_reg[11]_1\(4),
      O => grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg_reg(2)
    );
icmp_ln477_fu_256_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => \icmp_ln477_fu_256_p2_carry__0\(3),
      I1 => grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \x_fu_88_reg[11]_1\(3),
      I4 => \icmp_ln477_fu_256_p2_carry__0\(2),
      I5 => \x_fu_88_reg[11]_1\(2),
      O => grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg_reg(1)
    );
icmp_ln477_fu_256_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => \icmp_ln477_fu_256_p2_carry__0\(1),
      I1 => grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \x_fu_88_reg[11]_1\(1),
      I4 => \icmp_ln477_fu_256_p2_carry__0\(0),
      I5 => \x_fu_88_reg[11]_1\(0),
      O => grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg_reg(0)
    );
icmp_ln477_fu_256_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \x_fu_88_reg[11]_1\(7),
      I1 => \icmp_ln477_fu_256_p2_carry__0\(7),
      I2 => \x_fu_88_reg[11]_1\(6),
      I3 => ap_loop_init_int,
      I4 => grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg,
      I5 => \icmp_ln477_fu_256_p2_carry__0\(6),
      O => \x_fu_88_reg[7]_0\(3)
    );
icmp_ln477_fu_256_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \x_fu_88_reg[11]_1\(5),
      I1 => \icmp_ln477_fu_256_p2_carry__0\(5),
      I2 => \x_fu_88_reg[11]_1\(4),
      I3 => ap_loop_init_int,
      I4 => grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg,
      I5 => \icmp_ln477_fu_256_p2_carry__0\(4),
      O => \x_fu_88_reg[7]_0\(2)
    );
icmp_ln477_fu_256_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \x_fu_88_reg[11]_1\(3),
      I1 => \icmp_ln477_fu_256_p2_carry__0\(3),
      I2 => \x_fu_88_reg[11]_1\(2),
      I3 => ap_loop_init_int,
      I4 => grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg,
      I5 => \icmp_ln477_fu_256_p2_carry__0\(2),
      O => \x_fu_88_reg[7]_0\(1)
    );
icmp_ln477_fu_256_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \x_fu_88_reg[11]_1\(1),
      I1 => \icmp_ln477_fu_256_p2_carry__0\(1),
      I2 => \x_fu_88_reg[11]_1\(0),
      I3 => ap_loop_init_int,
      I4 => grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg,
      I5 => \icmp_ln477_fu_256_p2_carry__0\(0),
      O => \x_fu_88_reg[7]_0\(0)
    );
\icmp_ln478_fu_268_p2_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => Q(11),
      I1 => grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \x_fu_88_reg[11]_1\(11),
      I4 => Q(10),
      I5 => \x_fu_88_reg[11]_1\(10),
      O => DI(1)
    );
\icmp_ln478_fu_268_p2_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => Q(9),
      I1 => grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \x_fu_88_reg[11]_1\(9),
      I4 => Q(8),
      I5 => \x_fu_88_reg[11]_1\(8),
      O => DI(0)
    );
\icmp_ln478_fu_268_p2_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \x_fu_88_reg[11]_1\(11),
      I1 => Q(11),
      I2 => \x_fu_88_reg[11]_1\(10),
      I3 => ap_loop_init_int,
      I4 => grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg,
      I5 => Q(10),
      O => S(1)
    );
\icmp_ln478_fu_268_p2_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \x_fu_88_reg[11]_1\(9),
      I1 => Q(9),
      I2 => \x_fu_88_reg[11]_1\(8),
      I3 => ap_loop_init_int,
      I4 => grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg,
      I5 => Q(8),
      O => S(0)
    );
icmp_ln478_fu_268_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => Q(7),
      I1 => grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \x_fu_88_reg[11]_1\(7),
      I4 => Q(6),
      I5 => \x_fu_88_reg[11]_1\(6),
      O => \add71_i_reg_365_reg[7]\(3)
    );
icmp_ln478_fu_268_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => Q(5),
      I1 => grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \x_fu_88_reg[11]_1\(5),
      I4 => Q(4),
      I5 => \x_fu_88_reg[11]_1\(4),
      O => \add71_i_reg_365_reg[7]\(2)
    );
icmp_ln478_fu_268_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => Q(3),
      I1 => grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \x_fu_88_reg[11]_1\(3),
      I4 => Q(2),
      I5 => \x_fu_88_reg[11]_1\(2),
      O => \add71_i_reg_365_reg[7]\(1)
    );
icmp_ln478_fu_268_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => Q(1),
      I1 => grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \x_fu_88_reg[11]_1\(1),
      I4 => Q(0),
      I5 => \x_fu_88_reg[11]_1\(0),
      O => \add71_i_reg_365_reg[7]\(0)
    );
icmp_ln478_fu_268_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \x_fu_88_reg[11]_1\(7),
      I1 => Q(7),
      I2 => \x_fu_88_reg[11]_1\(6),
      I3 => ap_loop_init_int,
      I4 => grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg,
      I5 => Q(6),
      O => \x_fu_88_reg[7]\(3)
    );
icmp_ln478_fu_268_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \x_fu_88_reg[11]_1\(5),
      I1 => Q(5),
      I2 => \x_fu_88_reg[11]_1\(4),
      I3 => ap_loop_init_int,
      I4 => grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg,
      I5 => Q(4),
      O => \x_fu_88_reg[7]\(2)
    );
icmp_ln478_fu_268_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \x_fu_88_reg[11]_1\(3),
      I1 => Q(3),
      I2 => \x_fu_88_reg[11]_1\(2),
      I3 => ap_loop_init_int,
      I4 => grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg,
      I5 => Q(2),
      O => \x_fu_88_reg[7]\(1)
    );
icmp_ln478_fu_268_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \x_fu_88_reg[11]_1\(1),
      I1 => Q(1),
      I2 => \x_fu_88_reg[11]_1\(0),
      I3 => ap_loop_init_int,
      I4 => grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg,
      I5 => Q(0),
      O => \x_fu_88_reg[7]\(0)
    );
\x_fu_88[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \x_fu_88_reg[11]_1\(0),
      O => \x_fu_88_reg[11]_0\(0)
    );
\x_fu_88[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => CO(0),
      I2 => grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg,
      I3 => \^full_n_reg\,
      O => SR(0)
    );
\x_fu_88[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => CO(0),
      I1 => grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg,
      I2 => \^full_n_reg\,
      O => E(0)
    );
\x_fu_88[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \x_fu_88_reg[11]_1\(11),
      I1 => ap_loop_init_int,
      I2 => grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg,
      O => \x_fu_88[11]_i_4_n_9\
    );
\x_fu_88[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \x_fu_88_reg[11]_1\(10),
      I1 => ap_loop_init_int,
      I2 => grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg,
      O => \x_fu_88[11]_i_5_n_9\
    );
\x_fu_88[11]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \x_fu_88_reg[11]_1\(9),
      I1 => ap_loop_init_int,
      I2 => grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg,
      O => \x_fu_88[11]_i_6_n_9\
    );
\x_fu_88[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \x_fu_88_reg[11]_1\(0),
      I1 => ap_loop_init_int,
      I2 => grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg,
      O => ap_sig_allocacmp_x_12(0)
    );
\x_fu_88[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \x_fu_88_reg[11]_1\(4),
      I1 => ap_loop_init_int,
      I2 => grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg,
      O => \x_fu_88[4]_i_3_n_9\
    );
\x_fu_88[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \x_fu_88_reg[11]_1\(3),
      I1 => ap_loop_init_int,
      I2 => grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg,
      O => \x_fu_88[4]_i_4_n_9\
    );
\x_fu_88[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \x_fu_88_reg[11]_1\(2),
      I1 => ap_loop_init_int,
      I2 => grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg,
      O => \x_fu_88[4]_i_5_n_9\
    );
\x_fu_88[4]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \x_fu_88_reg[11]_1\(1),
      I1 => ap_loop_init_int,
      I2 => grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg,
      O => \x_fu_88[4]_i_6_n_9\
    );
\x_fu_88[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \x_fu_88_reg[11]_1\(8),
      I1 => ap_loop_init_int,
      I2 => grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg,
      O => \x_fu_88[8]_i_2_n_9\
    );
\x_fu_88[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \x_fu_88_reg[11]_1\(7),
      I1 => ap_loop_init_int,
      I2 => grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg,
      O => \x_fu_88[8]_i_3_n_9\
    );
\x_fu_88[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \x_fu_88_reg[11]_1\(6),
      I1 => ap_loop_init_int,
      I2 => grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg,
      O => \x_fu_88[8]_i_4_n_9\
    );
\x_fu_88[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \x_fu_88_reg[11]_1\(5),
      I1 => ap_loop_init_int,
      I2 => grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg,
      O => \x_fu_88[8]_i_5_n_9\
    );
\x_fu_88_reg[11]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_fu_88_reg[8]_i_1_n_9\,
      CO(3 downto 2) => \NLW_x_fu_88_reg[11]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \x_fu_88_reg[11]_i_3_n_11\,
      CO(0) => \x_fu_88_reg[11]_i_3_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_x_fu_88_reg[11]_i_3_O_UNCONNECTED\(3),
      O(2 downto 0) => \x_fu_88_reg[11]_0\(11 downto 9),
      S(3) => '0',
      S(2) => \x_fu_88[11]_i_4_n_9\,
      S(1) => \x_fu_88[11]_i_5_n_9\,
      S(0) => \x_fu_88[11]_i_6_n_9\
    );
\x_fu_88_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \x_fu_88_reg[4]_i_1_n_9\,
      CO(2) => \x_fu_88_reg[4]_i_1_n_10\,
      CO(1) => \x_fu_88_reg[4]_i_1_n_11\,
      CO(0) => \x_fu_88_reg[4]_i_1_n_12\,
      CYINIT => ap_sig_allocacmp_x_12(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \x_fu_88_reg[11]_0\(4 downto 1),
      S(3) => \x_fu_88[4]_i_3_n_9\,
      S(2) => \x_fu_88[4]_i_4_n_9\,
      S(1) => \x_fu_88[4]_i_5_n_9\,
      S(0) => \x_fu_88[4]_i_6_n_9\
    );
\x_fu_88_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_fu_88_reg[4]_i_1_n_9\,
      CO(3) => \x_fu_88_reg[8]_i_1_n_9\,
      CO(2) => \x_fu_88_reg[8]_i_1_n_10\,
      CO(1) => \x_fu_88_reg[8]_i_1_n_11\,
      CO(0) => \x_fu_88_reg[8]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \x_fu_88_reg[11]_0\(8 downto 5),
      S(3) => \x_fu_88[8]_i_2_n_9\,
      S(2) => \x_fu_88[8]_i_3_n_9\,
      S(1) => \x_fu_88[8]_i_4_n_9\,
      S(0) => \x_fu_88[8]_i_5_n_9\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_64 is
  port (
    ap_rst_n_0 : out STD_LOGIC;
    \ap_block_pp0_stage0_11001__0\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \layerStartX_reg_263_reg[10]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \add71_reg_299_reg[11]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \add71_reg_299_reg[10]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \layerStartX_reg_263_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \layerStartX_reg_263_reg[6]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \add71_reg_299_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \add71_reg_299_reg[6]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \x_fu_66_reg[11]\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg_reg : out STD_LOGIC;
    \notrhs_reg_312_reg[0]\ : out STD_LOGIC;
    \icmp_ln465_reg_217_reg[0]\ : out STD_LOGIC;
    ap_done_cache_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sel : in STD_LOGIC;
    outLayer1_empty_n : in STD_LOGIC;
    \icmp_ln465_reg_217_reg[0]_0\ : in STD_LOGIC;
    \and_ln476_4_reg_221_reg[0]\ : in STD_LOGIC;
    srcLayer2x_empty_n : in STD_LOGIC;
    outLayer2_full_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    icmp_ln465_fu_143_p2_carry : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \icmp_ln477_fu_163_p2_carry__0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \icmp_ln478_fu_175_p2_carry__0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \and_ln476_4_reg_221_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \and_ln476_4_reg_221_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    notrhs_reg_312 : in STD_LOGIC;
    \and_ln476_4_reg_221_reg[0]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_64 : entity is "main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init";
end main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_64;

architecture STRUCTURE of main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_64 is
  signal \ap_CS_fsm[3]_i_3__0_n_9\ : STD_LOGIC;
  signal \^ap_block_pp0_stage0_11001__0\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__20_n_9\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__20_n_9\ : STD_LOGIC;
  signal ap_sig_allocacmp_x_13 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \x_fu_66[11]_i_4_n_9\ : STD_LOGIC;
  signal \x_fu_66[11]_i_5_n_9\ : STD_LOGIC;
  signal \x_fu_66[11]_i_6_n_9\ : STD_LOGIC;
  signal \x_fu_66[4]_i_3_n_9\ : STD_LOGIC;
  signal \x_fu_66[4]_i_4_n_9\ : STD_LOGIC;
  signal \x_fu_66[4]_i_5_n_9\ : STD_LOGIC;
  signal \x_fu_66[4]_i_6_n_9\ : STD_LOGIC;
  signal \x_fu_66[8]_i_2_n_9\ : STD_LOGIC;
  signal \x_fu_66[8]_i_3_n_9\ : STD_LOGIC;
  signal \x_fu_66[8]_i_4_n_9\ : STD_LOGIC;
  signal \x_fu_66[8]_i_5_n_9\ : STD_LOGIC;
  signal \x_fu_66_reg[11]_i_3_n_11\ : STD_LOGIC;
  signal \x_fu_66_reg[11]_i_3_n_12\ : STD_LOGIC;
  signal \x_fu_66_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \x_fu_66_reg[4]_i_1_n_11\ : STD_LOGIC;
  signal \x_fu_66_reg[4]_i_1_n_12\ : STD_LOGIC;
  signal \x_fu_66_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \x_fu_66_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \x_fu_66_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \x_fu_66_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \x_fu_66_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal \NLW_x_fu_66_reg[11]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_x_fu_66_reg[11]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter1_i_1__14\ : label is "soft_lutpair806";
  attribute SOFT_HLUTNM of \ap_loop_exit_ready_pp0_iter1_reg_i_1__0\ : label is "soft_lutpair807";
  attribute SOFT_HLUTNM of icmp_ln465_fu_143_p2_carry_i_10 : label is "soft_lutpair812";
  attribute SOFT_HLUTNM of icmp_ln465_fu_143_p2_carry_i_11 : label is "soft_lutpair809";
  attribute SOFT_HLUTNM of icmp_ln465_fu_143_p2_carry_i_12 : label is "soft_lutpair808";
  attribute SOFT_HLUTNM of icmp_ln465_fu_143_p2_carry_i_13 : label is "soft_lutpair808";
  attribute SOFT_HLUTNM of icmp_ln465_fu_143_p2_carry_i_14 : label is "soft_lutpair810";
  attribute SOFT_HLUTNM of icmp_ln465_fu_143_p2_carry_i_15 : label is "soft_lutpair809";
  attribute SOFT_HLUTNM of icmp_ln465_fu_143_p2_carry_i_5 : label is "soft_lutpair811";
  attribute SOFT_HLUTNM of icmp_ln465_fu_143_p2_carry_i_6 : label is "soft_lutpair811";
  attribute SOFT_HLUTNM of icmp_ln465_fu_143_p2_carry_i_7 : label is "soft_lutpair810";
  attribute SOFT_HLUTNM of icmp_ln465_fu_143_p2_carry_i_8 : label is "soft_lutpair813";
  attribute SOFT_HLUTNM of icmp_ln465_fu_143_p2_carry_i_9 : label is "soft_lutpair812";
  attribute SOFT_HLUTNM of \x_fu_66[0]_i_1\ : label is "soft_lutpair813";
  attribute SOFT_HLUTNM of \x_fu_66[11]_i_1\ : label is "soft_lutpair807";
  attribute SOFT_HLUTNM of \x_fu_66[11]_i_2\ : label is "soft_lutpair806";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \x_fu_66_reg[11]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \x_fu_66_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \x_fu_66_reg[8]_i_1\ : label is 35;
begin
  \ap_block_pp0_stage0_11001__0\ <= \^ap_block_pp0_stage0_11001__0\;
\and_ln476_4_reg_221[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF400000004000"
    )
        port map (
      I0 => \and_ln476_4_reg_221_reg[0]_0\(0),
      I1 => \and_ln476_4_reg_221_reg[0]_1\(0),
      I2 => notrhs_reg_312,
      I3 => \and_ln476_4_reg_221_reg[0]_2\,
      I4 => \^ap_block_pp0_stage0_11001__0\,
      I5 => \and_ln476_4_reg_221_reg[0]\,
      O => \notrhs_reg_312_reg[0]\
    );
\ap_CS_fsm[2]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0808AA08"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]\(2),
      I1 => ap_done_cache,
      I2 => grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg,
      I3 => ap_loop_exit_ready_pp0_iter1_reg,
      I4 => \^ap_block_pp0_stage0_11001__0\,
      I5 => \ap_CS_fsm_reg[3]\(0),
      O => D(0)
    );
\ap_CS_fsm[3]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDD0D0000"
    )
        port map (
      I0 => ap_done_cache,
      I1 => grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg,
      I2 => ap_loop_exit_ready_pp0_iter1_reg,
      I3 => \^ap_block_pp0_stage0_11001__0\,
      I4 => \ap_CS_fsm_reg[3]\(2),
      I5 => sel,
      O => D(1)
    );
\ap_CS_fsm[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAE"
    )
        port map (
      I0 => \ap_CS_fsm[3]_i_3__0_n_9\,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => outLayer1_empty_n,
      I3 => \icmp_ln465_reg_217_reg[0]_0\,
      O => \^ap_block_pp0_stage0_11001__0\
    );
\ap_CS_fsm[3]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020FFFF00200020"
    )
        port map (
      I0 => \and_ln476_4_reg_221_reg[0]\,
      I1 => \icmp_ln465_reg_217_reg[0]_0\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => srcLayer2x_empty_n,
      I4 => outLayer2_full_n,
      I5 => ap_enable_reg_pp0_iter2,
      O => \ap_CS_fsm[3]_i_3__0_n_9\
    );
\ap_done_cache_i_1__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5D0C"
    )
        port map (
      I0 => grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg,
      I1 => ap_loop_exit_ready_pp0_iter1_reg,
      I2 => \^ap_block_pp0_stage0_11001__0\,
      I3 => ap_done_cache,
      O => \ap_done_cache_i_1__20_n_9\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__20_n_9\,
      Q => ap_done_cache,
      R => ap_done_cache_reg_0
    );
\ap_enable_reg_pp0_iter1_i_1__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"880A8800"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => CO(0),
      I3 => \^ap_block_pp0_stage0_11001__0\,
      I4 => grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg,
      O => ap_rst_n_0
    );
\ap_loop_exit_ready_pp0_iter1_reg_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => CO(0),
      I1 => grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg,
      I2 => \^ap_block_pp0_stage0_11001__0\,
      I3 => ap_loop_exit_ready_pp0_iter1_reg,
      O => grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg_reg
    );
\ap_loop_init_int_i_1__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F5F5FF75"
    )
        port map (
      I0 => ap_rst_n,
      I1 => grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => ap_loop_exit_ready_pp0_iter1_reg,
      I4 => \^ap_block_pp0_stage0_11001__0\,
      O => \ap_loop_init_int_i_1__20_n_9\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__20_n_9\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF4F4444"
    )
        port map (
      I0 => grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg_reg_0(0),
      I1 => \ap_CS_fsm_reg[3]\(1),
      I2 => CO(0),
      I3 => \^ap_block_pp0_stage0_11001__0\,
      I4 => grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg,
      O => \ap_CS_fsm_reg[2]\
    );
icmp_ln465_fu_143_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => ap_sig_allocacmp_x_13(9),
      I1 => icmp_ln465_fu_143_p2_carry(9),
      I2 => icmp_ln465_fu_143_p2_carry(10),
      I3 => ap_sig_allocacmp_x_13(10),
      I4 => ap_sig_allocacmp_x_13(11),
      I5 => icmp_ln465_fu_143_p2_carry(11),
      O => S(3)
    );
icmp_ln465_fu_143_p2_carry_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(8),
      I1 => grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_13(8)
    );
icmp_ln465_fu_143_p2_carry_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(3),
      I1 => grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_13(3)
    );
icmp_ln465_fu_143_p2_carry_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(4),
      I1 => grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_13(4)
    );
icmp_ln465_fu_143_p2_carry_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(5),
      I1 => grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_13(5)
    );
icmp_ln465_fu_143_p2_carry_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(1),
      I1 => grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_13(1)
    );
icmp_ln465_fu_143_p2_carry_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(2),
      I1 => grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_13(2)
    );
icmp_ln465_fu_143_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => ap_sig_allocacmp_x_13(6),
      I1 => icmp_ln465_fu_143_p2_carry(6),
      I2 => icmp_ln465_fu_143_p2_carry(7),
      I3 => ap_sig_allocacmp_x_13(7),
      I4 => ap_sig_allocacmp_x_13(8),
      I5 => icmp_ln465_fu_143_p2_carry(8),
      O => S(2)
    );
icmp_ln465_fu_143_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => ap_sig_allocacmp_x_13(3),
      I1 => icmp_ln465_fu_143_p2_carry(3),
      I2 => icmp_ln465_fu_143_p2_carry(4),
      I3 => ap_sig_allocacmp_x_13(4),
      I4 => ap_sig_allocacmp_x_13(5),
      I5 => icmp_ln465_fu_143_p2_carry(5),
      O => S(1)
    );
icmp_ln465_fu_143_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => ap_sig_allocacmp_x_13(0),
      I1 => icmp_ln465_fu_143_p2_carry(0),
      I2 => icmp_ln465_fu_143_p2_carry(1),
      I3 => ap_sig_allocacmp_x_13(1),
      I4 => ap_sig_allocacmp_x_13(2),
      I5 => icmp_ln465_fu_143_p2_carry(2),
      O => S(0)
    );
icmp_ln465_fu_143_p2_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(9),
      I1 => grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_13(9)
    );
icmp_ln465_fu_143_p2_carry_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(10),
      I1 => grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_13(10)
    );
icmp_ln465_fu_143_p2_carry_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(11),
      I1 => grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_13(11)
    );
icmp_ln465_fu_143_p2_carry_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(6),
      I1 => grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_13(6)
    );
icmp_ln465_fu_143_p2_carry_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(7),
      I1 => grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_13(7)
    );
\icmp_ln465_reg_217[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => CO(0),
      I1 => \^ap_block_pp0_stage0_11001__0\,
      I2 => \icmp_ln465_reg_217_reg[0]_0\,
      O => \icmp_ln465_reg_217_reg[0]\
    );
\icmp_ln477_fu_163_p2_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => \icmp_ln477_fu_163_p2_carry__0\(11),
      I1 => ap_loop_init_int,
      I2 => grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg,
      I3 => Q(11),
      I4 => \icmp_ln477_fu_163_p2_carry__0\(10),
      I5 => Q(10),
      O => DI(1)
    );
\icmp_ln477_fu_163_p2_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => \icmp_ln477_fu_163_p2_carry__0\(9),
      I1 => ap_loop_init_int,
      I2 => grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg,
      I3 => Q(9),
      I4 => \icmp_ln477_fu_163_p2_carry__0\(8),
      I5 => Q(8),
      O => DI(0)
    );
\icmp_ln477_fu_163_p2_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A15000040406A55"
    )
        port map (
      I0 => \icmp_ln477_fu_163_p2_carry__0\(10),
      I1 => ap_loop_init_int,
      I2 => grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg,
      I3 => Q(10),
      I4 => Q(11),
      I5 => \icmp_ln477_fu_163_p2_carry__0\(11),
      O => \layerStartX_reg_263_reg[10]\(1)
    );
\icmp_ln477_fu_163_p2_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A15000040406A55"
    )
        port map (
      I0 => \icmp_ln477_fu_163_p2_carry__0\(8),
      I1 => ap_loop_init_int,
      I2 => grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg,
      I3 => Q(8),
      I4 => Q(9),
      I5 => \icmp_ln477_fu_163_p2_carry__0\(9),
      O => \layerStartX_reg_263_reg[10]\(0)
    );
icmp_ln477_fu_163_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => \icmp_ln477_fu_163_p2_carry__0\(7),
      I1 => ap_loop_init_int,
      I2 => grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg,
      I3 => Q(7),
      I4 => \icmp_ln477_fu_163_p2_carry__0\(6),
      I5 => Q(6),
      O => \layerStartX_reg_263_reg[7]\(3)
    );
icmp_ln477_fu_163_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => \icmp_ln477_fu_163_p2_carry__0\(5),
      I1 => ap_loop_init_int,
      I2 => grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg,
      I3 => Q(5),
      I4 => \icmp_ln477_fu_163_p2_carry__0\(4),
      I5 => Q(4),
      O => \layerStartX_reg_263_reg[7]\(2)
    );
icmp_ln477_fu_163_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => \icmp_ln477_fu_163_p2_carry__0\(3),
      I1 => ap_loop_init_int,
      I2 => grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg,
      I3 => Q(3),
      I4 => \icmp_ln477_fu_163_p2_carry__0\(2),
      I5 => Q(2),
      O => \layerStartX_reg_263_reg[7]\(1)
    );
icmp_ln477_fu_163_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => \icmp_ln477_fu_163_p2_carry__0\(1),
      I1 => ap_loop_init_int,
      I2 => grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg,
      I3 => Q(1),
      I4 => \icmp_ln477_fu_163_p2_carry__0\(0),
      I5 => Q(0),
      O => \layerStartX_reg_263_reg[7]\(0)
    );
icmp_ln477_fu_163_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A15000040406A55"
    )
        port map (
      I0 => \icmp_ln477_fu_163_p2_carry__0\(6),
      I1 => ap_loop_init_int,
      I2 => grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg,
      I3 => Q(6),
      I4 => Q(7),
      I5 => \icmp_ln477_fu_163_p2_carry__0\(7),
      O => \layerStartX_reg_263_reg[6]\(3)
    );
icmp_ln477_fu_163_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A15000040406A55"
    )
        port map (
      I0 => \icmp_ln477_fu_163_p2_carry__0\(4),
      I1 => ap_loop_init_int,
      I2 => grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg,
      I3 => Q(4),
      I4 => Q(5),
      I5 => \icmp_ln477_fu_163_p2_carry__0\(5),
      O => \layerStartX_reg_263_reg[6]\(2)
    );
icmp_ln477_fu_163_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A15000040406A55"
    )
        port map (
      I0 => \icmp_ln477_fu_163_p2_carry__0\(2),
      I1 => ap_loop_init_int,
      I2 => grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg,
      I3 => Q(2),
      I4 => Q(3),
      I5 => \icmp_ln477_fu_163_p2_carry__0\(3),
      O => \layerStartX_reg_263_reg[6]\(1)
    );
icmp_ln477_fu_163_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A15000040406A55"
    )
        port map (
      I0 => \icmp_ln477_fu_163_p2_carry__0\(0),
      I1 => ap_loop_init_int,
      I2 => grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg,
      I3 => Q(0),
      I4 => Q(1),
      I5 => \icmp_ln477_fu_163_p2_carry__0\(1),
      O => \layerStartX_reg_263_reg[6]\(0)
    );
\icmp_ln478_fu_175_p2_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => \icmp_ln478_fu_175_p2_carry__0\(11),
      I1 => ap_loop_init_int,
      I2 => grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg,
      I3 => Q(11),
      I4 => \icmp_ln478_fu_175_p2_carry__0\(10),
      I5 => Q(10),
      O => \add71_reg_299_reg[11]\(1)
    );
\icmp_ln478_fu_175_p2_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => \icmp_ln478_fu_175_p2_carry__0\(9),
      I1 => ap_loop_init_int,
      I2 => grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg,
      I3 => Q(9),
      I4 => \icmp_ln478_fu_175_p2_carry__0\(8),
      I5 => Q(8),
      O => \add71_reg_299_reg[11]\(0)
    );
\icmp_ln478_fu_175_p2_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A15000040406A55"
    )
        port map (
      I0 => \icmp_ln478_fu_175_p2_carry__0\(10),
      I1 => ap_loop_init_int,
      I2 => grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg,
      I3 => Q(10),
      I4 => Q(11),
      I5 => \icmp_ln478_fu_175_p2_carry__0\(11),
      O => \add71_reg_299_reg[10]\(1)
    );
\icmp_ln478_fu_175_p2_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A15000040406A55"
    )
        port map (
      I0 => \icmp_ln478_fu_175_p2_carry__0\(8),
      I1 => ap_loop_init_int,
      I2 => grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg,
      I3 => Q(8),
      I4 => Q(9),
      I5 => \icmp_ln478_fu_175_p2_carry__0\(9),
      O => \add71_reg_299_reg[10]\(0)
    );
icmp_ln478_fu_175_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => \icmp_ln478_fu_175_p2_carry__0\(7),
      I1 => ap_loop_init_int,
      I2 => grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg,
      I3 => Q(7),
      I4 => \icmp_ln478_fu_175_p2_carry__0\(6),
      I5 => Q(6),
      O => \add71_reg_299_reg[7]\(3)
    );
icmp_ln478_fu_175_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => \icmp_ln478_fu_175_p2_carry__0\(5),
      I1 => ap_loop_init_int,
      I2 => grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg,
      I3 => Q(5),
      I4 => \icmp_ln478_fu_175_p2_carry__0\(4),
      I5 => Q(4),
      O => \add71_reg_299_reg[7]\(2)
    );
icmp_ln478_fu_175_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => \icmp_ln478_fu_175_p2_carry__0\(3),
      I1 => ap_loop_init_int,
      I2 => grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg,
      I3 => Q(3),
      I4 => \icmp_ln478_fu_175_p2_carry__0\(2),
      I5 => Q(2),
      O => \add71_reg_299_reg[7]\(1)
    );
icmp_ln478_fu_175_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => \icmp_ln478_fu_175_p2_carry__0\(1),
      I1 => ap_loop_init_int,
      I2 => grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg,
      I3 => Q(1),
      I4 => \icmp_ln478_fu_175_p2_carry__0\(0),
      I5 => Q(0),
      O => \add71_reg_299_reg[7]\(0)
    );
icmp_ln478_fu_175_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A15000040406A55"
    )
        port map (
      I0 => \icmp_ln478_fu_175_p2_carry__0\(6),
      I1 => ap_loop_init_int,
      I2 => grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg,
      I3 => Q(6),
      I4 => Q(7),
      I5 => \icmp_ln478_fu_175_p2_carry__0\(7),
      O => \add71_reg_299_reg[6]\(3)
    );
icmp_ln478_fu_175_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A15000040406A55"
    )
        port map (
      I0 => \icmp_ln478_fu_175_p2_carry__0\(4),
      I1 => ap_loop_init_int,
      I2 => grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg,
      I3 => Q(4),
      I4 => Q(5),
      I5 => \icmp_ln478_fu_175_p2_carry__0\(5),
      O => \add71_reg_299_reg[6]\(2)
    );
icmp_ln478_fu_175_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A15000040406A55"
    )
        port map (
      I0 => \icmp_ln478_fu_175_p2_carry__0\(2),
      I1 => ap_loop_init_int,
      I2 => grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg,
      I3 => Q(2),
      I4 => Q(3),
      I5 => \icmp_ln478_fu_175_p2_carry__0\(3),
      O => \add71_reg_299_reg[6]\(1)
    );
icmp_ln478_fu_175_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A15000040406A55"
    )
        port map (
      I0 => \icmp_ln478_fu_175_p2_carry__0\(0),
      I1 => ap_loop_init_int,
      I2 => grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg,
      I3 => Q(0),
      I4 => Q(1),
      I5 => \icmp_ln478_fu_175_p2_carry__0\(1),
      O => \add71_reg_299_reg[6]\(0)
    );
\x_fu_66[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => Q(0),
      O => \x_fu_66_reg[11]\(0)
    );
\x_fu_66[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg,
      I2 => CO(0),
      I3 => \^ap_block_pp0_stage0_11001__0\,
      O => SR(0)
    );
\x_fu_66[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg,
      I1 => \^ap_block_pp0_stage0_11001__0\,
      I2 => CO(0),
      O => E(0)
    );
\x_fu_66[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(11),
      I1 => grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \x_fu_66[11]_i_4_n_9\
    );
\x_fu_66[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(10),
      I1 => grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \x_fu_66[11]_i_5_n_9\
    );
\x_fu_66[11]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(9),
      I1 => grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \x_fu_66[11]_i_6_n_9\
    );
\x_fu_66[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(0),
      I1 => grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_13(0)
    );
\x_fu_66[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(4),
      I1 => grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \x_fu_66[4]_i_3_n_9\
    );
\x_fu_66[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(3),
      I1 => grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \x_fu_66[4]_i_4_n_9\
    );
\x_fu_66[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(2),
      I1 => grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \x_fu_66[4]_i_5_n_9\
    );
\x_fu_66[4]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(1),
      I1 => grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \x_fu_66[4]_i_6_n_9\
    );
\x_fu_66[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(8),
      I1 => grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \x_fu_66[8]_i_2_n_9\
    );
\x_fu_66[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(7),
      I1 => grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \x_fu_66[8]_i_3_n_9\
    );
\x_fu_66[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(6),
      I1 => grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \x_fu_66[8]_i_4_n_9\
    );
\x_fu_66[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(5),
      I1 => grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \x_fu_66[8]_i_5_n_9\
    );
\x_fu_66_reg[11]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_fu_66_reg[8]_i_1_n_9\,
      CO(3 downto 2) => \NLW_x_fu_66_reg[11]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \x_fu_66_reg[11]_i_3_n_11\,
      CO(0) => \x_fu_66_reg[11]_i_3_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_x_fu_66_reg[11]_i_3_O_UNCONNECTED\(3),
      O(2 downto 0) => \x_fu_66_reg[11]\(11 downto 9),
      S(3) => '0',
      S(2) => \x_fu_66[11]_i_4_n_9\,
      S(1) => \x_fu_66[11]_i_5_n_9\,
      S(0) => \x_fu_66[11]_i_6_n_9\
    );
\x_fu_66_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \x_fu_66_reg[4]_i_1_n_9\,
      CO(2) => \x_fu_66_reg[4]_i_1_n_10\,
      CO(1) => \x_fu_66_reg[4]_i_1_n_11\,
      CO(0) => \x_fu_66_reg[4]_i_1_n_12\,
      CYINIT => ap_sig_allocacmp_x_13(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \x_fu_66_reg[11]\(4 downto 1),
      S(3) => \x_fu_66[4]_i_3_n_9\,
      S(2) => \x_fu_66[4]_i_4_n_9\,
      S(1) => \x_fu_66[4]_i_5_n_9\,
      S(0) => \x_fu_66[4]_i_6_n_9\
    );
\x_fu_66_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_fu_66_reg[4]_i_1_n_9\,
      CO(3) => \x_fu_66_reg[8]_i_1_n_9\,
      CO(2) => \x_fu_66_reg[8]_i_1_n_10\,
      CO(1) => \x_fu_66_reg[8]_i_1_n_11\,
      CO(0) => \x_fu_66_reg[8]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \x_fu_66_reg[11]\(8 downto 5),
      S(3) => \x_fu_66[8]_i_2_n_9\,
      S(2) => \x_fu_66[8]_i_3_n_9\,
      S(1) => \x_fu_66[8]_i_4_n_9\,
      S(0) => \x_fu_66[8]_i_5_n_9\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_65 is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_0 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_sig_allocacmp_x : out STD_LOGIC_VECTOR ( 11 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_loop_init_int_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    full_n_reg : out STD_LOGIC;
    ap_done_cache_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_ap_start_reg : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    out422_full_n : in STD_LOGIC;
    outYuv_empty_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    icmp_ln718_fu_78_p2_carry_i_1_0 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    v_mix_444_to_422_false_U0_ap_start : in STD_LOGIC;
    start_for_v_mix_422_to_420_false_U0_full_n : in STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : in STD_LOGIC;
    grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_ap_start_reg0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_65 : entity is "main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init";
end main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_65;

architecture STRUCTURE of main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_65 is
  signal \ap_CS_fsm[2]_i_3__11_n_9\ : STD_LOGIC;
  signal \ap_block_pp0_stage0_11001__1\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__22_n_9\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__22_n_9\ : STD_LOGIC;
  signal icmp_ln718_fu_78_p2_carry_i_5_n_9 : STD_LOGIC;
  signal icmp_ln718_fu_78_p2_carry_i_6_n_9 : STD_LOGIC;
  signal icmp_ln718_fu_78_p2_carry_i_7_n_9 : STD_LOGIC;
  signal icmp_ln718_fu_78_p2_carry_i_8_n_9 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_2__13\ : label is "soft_lutpair802";
  attribute SOFT_HLUTNM of \x_05_fu_46[11]_i_2__2\ : label is "soft_lutpair802";
begin
\ap_CS_fsm[1]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5404540454040404"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\(1),
      I1 => \ap_CS_fsm[2]_i_3__11_n_9\,
      I2 => \ap_CS_fsm_reg[1]\(0),
      I3 => v_mix_444_to_422_false_U0_ap_start,
      I4 => start_for_v_mix_422_to_420_false_U0_full_n,
      I5 => \ap_CS_fsm_reg[1]_0\,
      O => D(0)
    );
\ap_CS_fsm[2]_i_1__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1015"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\(0),
      I1 => \ap_CS_fsm_reg[2]\(0),
      I2 => \ap_CS_fsm_reg[1]\(1),
      I3 => \ap_CS_fsm[2]_i_3__11_n_9\,
      O => D(1)
    );
\ap_CS_fsm[2]_i_3__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22E20000"
    )
        port map (
      I0 => ap_done_cache,
      I1 => grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_ap_start_reg,
      I2 => CO(0),
      I3 => \ap_block_pp0_stage0_11001__1\,
      I4 => \ap_CS_fsm_reg[1]\(2),
      O => \ap_CS_fsm[2]_i_3__11_n_9\
    );
\ap_done_cache_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D500FFFFD5000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => outYuv_empty_n,
      I2 => out422_full_n,
      I3 => CO(0),
      I4 => grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_ap_start_reg,
      I5 => ap_done_cache,
      O => \ap_done_cache_i_1__22_n_9\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__22_n_9\,
      Q => ap_done_cache,
      R => ap_done_cache_reg_0
    );
\ap_enable_reg_pp0_iter1_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A0A0A088A8A8A8"
    )
        port map (
      I0 => ap_rst_n,
      I1 => grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_ap_start_reg,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => outYuv_empty_n,
      I4 => out422_full_n,
      I5 => CO(0),
      O => ap_rst_n_0
    );
\ap_loop_init_int_i_1__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBF3BB"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => ap_rst_n,
      I2 => CO(0),
      I3 => grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_ap_start_reg,
      I4 => \ap_block_pp0_stage0_11001__1\,
      O => \ap_loop_init_int_i_1__22_n_9\
    );
\ap_loop_init_int_i_2__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => outYuv_empty_n,
      I2 => out422_full_n,
      O => \ap_block_pp0_stage0_11001__1\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__22_n_9\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFBBBBAAAAAAAA"
    )
        port map (
      I0 => grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_ap_start_reg0,
      I1 => CO(0),
      I2 => out422_full_n,
      I3 => outYuv_empty_n,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_ap_start_reg,
      O => full_n_reg
    );
icmp_ln718_fu_78_p2_carry_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AD50000"
    )
        port map (
      I0 => Q(9),
      I1 => grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => icmp_ln718_fu_78_p2_carry_i_1_0(9),
      I4 => icmp_ln718_fu_78_p2_carry_i_5_n_9,
      O => S(3)
    );
icmp_ln718_fu_78_p2_carry_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AD50000"
    )
        port map (
      I0 => Q(6),
      I1 => grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => icmp_ln718_fu_78_p2_carry_i_1_0(6),
      I4 => icmp_ln718_fu_78_p2_carry_i_6_n_9,
      O => S(2)
    );
icmp_ln718_fu_78_p2_carry_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AD50000"
    )
        port map (
      I0 => Q(3),
      I1 => grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => icmp_ln718_fu_78_p2_carry_i_1_0(3),
      I4 => icmp_ln718_fu_78_p2_carry_i_7_n_9,
      O => S(1)
    );
icmp_ln718_fu_78_p2_carry_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AD50000"
    )
        port map (
      I0 => Q(0),
      I1 => grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => icmp_ln718_fu_78_p2_carry_i_1_0(0),
      I4 => icmp_ln718_fu_78_p2_carry_i_8_n_9,
      O => S(0)
    );
icmp_ln718_fu_78_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => Q(10),
      I1 => icmp_ln718_fu_78_p2_carry_i_1_0(10),
      I2 => Q(11),
      I3 => grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => icmp_ln718_fu_78_p2_carry_i_1_0(11),
      O => icmp_ln718_fu_78_p2_carry_i_5_n_9
    );
icmp_ln718_fu_78_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => Q(7),
      I1 => icmp_ln718_fu_78_p2_carry_i_1_0(7),
      I2 => Q(8),
      I3 => grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => icmp_ln718_fu_78_p2_carry_i_1_0(8),
      O => icmp_ln718_fu_78_p2_carry_i_6_n_9
    );
icmp_ln718_fu_78_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => Q(4),
      I1 => icmp_ln718_fu_78_p2_carry_i_1_0(4),
      I2 => Q(5),
      I3 => grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => icmp_ln718_fu_78_p2_carry_i_1_0(5),
      O => icmp_ln718_fu_78_p2_carry_i_7_n_9
    );
icmp_ln718_fu_78_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => Q(1),
      I1 => icmp_ln718_fu_78_p2_carry_i_1_0(1),
      I2 => Q(2),
      I3 => grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => icmp_ln718_fu_78_p2_carry_i_1_0(2),
      O => icmp_ln718_fu_78_p2_carry_i_8_n_9
    );
\x_05_fu_46[0]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => Q(0),
      O => ap_loop_init_int_reg_0(0)
    );
\x_05_fu_46[11]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000080808080"
    )
        port map (
      I0 => grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_ap_start_reg,
      I1 => CO(0),
      I2 => ap_loop_init_int,
      I3 => out422_full_n,
      I4 => outYuv_empty_n,
      I5 => ap_enable_reg_pp0_iter1,
      O => SR(0)
    );
\x_05_fu_46[11]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40004444"
    )
        port map (
      I0 => CO(0),
      I1 => grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_ap_start_reg,
      I2 => out422_full_n,
      I3 => outYuv_empty_n,
      I4 => ap_enable_reg_pp0_iter1,
      O => E(0)
    );
\x_14_fu_84_p2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(8),
      I1 => grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x(8)
    );
\x_14_fu_84_p2_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(7),
      I1 => grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x(7)
    );
\x_14_fu_84_p2_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(6),
      I1 => grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x(6)
    );
\x_14_fu_84_p2_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(5),
      I1 => grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x(5)
    );
\x_14_fu_84_p2_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(11),
      I1 => grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x(11)
    );
\x_14_fu_84_p2_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(10),
      I1 => grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x(10)
    );
\x_14_fu_84_p2_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(9),
      I1 => grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x(9)
    );
x_14_fu_84_p2_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(0),
      I1 => grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x(0)
    );
x_14_fu_84_p2_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(4),
      I1 => grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x(4)
    );
x_14_fu_84_p2_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(3),
      I1 => grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x(3)
    );
x_14_fu_84_p2_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(2),
      I1 => grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x(2)
    );
x_14_fu_84_p2_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(1),
      I1 => grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_66 is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_0 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_sig_allocacmp_x_15 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_loop_init_int_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    full_n_reg : out STD_LOGIC;
    ap_done_cache_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    srcLayer2Yuv_full_n : in STD_LOGIC;
    srcLayer2Yuv422_empty_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \icmp_ln105_fu_72_p2_carry_i_1__0_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[2]_0\ : in STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_66 : entity is "main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init";
end main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_66;

architecture STRUCTURE of main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_66 is
  signal \ap_CS_fsm[2]_i_3__7_n_9\ : STD_LOGIC;
  signal \ap_block_pp0_stage0_11001__1\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__17_n_9\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__17_n_9\ : STD_LOGIC;
  signal \icmp_ln105_fu_72_p2_carry_i_5__0_n_9\ : STD_LOGIC;
  signal \icmp_ln105_fu_72_p2_carry_i_6__0_n_9\ : STD_LOGIC;
  signal \icmp_ln105_fu_72_p2_carry_i_7__0_n_9\ : STD_LOGIC;
  signal \icmp_ln105_fu_72_p2_carry_i_8__0_n_9\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_2__9\ : label is "soft_lutpair798";
  attribute SOFT_HLUTNM of \x_fu_40[11]_i_2__4\ : label is "soft_lutpair798";
begin
\ap_CS_fsm[1]_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5404"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\(1),
      I1 => \ap_CS_fsm[2]_i_3__7_n_9\,
      I2 => \ap_CS_fsm_reg[1]\(0),
      I3 => \ap_CS_fsm_reg[1]_0\(0),
      O => D(0)
    );
\ap_CS_fsm[2]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10001055"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\(0),
      I1 => \ap_CS_fsm_reg[2]\(0),
      I2 => \ap_CS_fsm_reg[2]_0\,
      I3 => \ap_CS_fsm_reg[1]\(1),
      I4 => \ap_CS_fsm[2]_i_3__7_n_9\,
      O => D(1)
    );
\ap_CS_fsm[2]_i_3__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22E20000"
    )
        port map (
      I0 => ap_done_cache,
      I1 => grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg,
      I2 => CO(0),
      I3 => \ap_block_pp0_stage0_11001__1\,
      I4 => \ap_CS_fsm_reg[1]\(2),
      O => \ap_CS_fsm[2]_i_3__7_n_9\
    );
\ap_done_cache_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D500FFFFD5000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => srcLayer2Yuv422_empty_n,
      I2 => srcLayer2Yuv_full_n,
      I3 => CO(0),
      I4 => grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg,
      I5 => ap_done_cache,
      O => \ap_done_cache_i_1__17_n_9\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__17_n_9\,
      Q => ap_done_cache,
      R => ap_done_cache_reg_0
    );
\ap_enable_reg_pp0_iter1_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A0A0A088A8A8A8"
    )
        port map (
      I0 => ap_rst_n,
      I1 => grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => srcLayer2Yuv422_empty_n,
      I4 => srcLayer2Yuv_full_n,
      I5 => CO(0),
      O => ap_rst_n_0
    );
\ap_loop_init_int_i_1__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBF3BB"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => ap_rst_n,
      I2 => CO(0),
      I3 => grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg,
      I4 => \ap_block_pp0_stage0_11001__1\,
      O => \ap_loop_init_int_i_1__17_n_9\
    );
\ap_loop_init_int_i_2__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => srcLayer2Yuv422_empty_n,
      I2 => srcLayer2Yuv_full_n,
      O => \ap_block_pp0_stage0_11001__1\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__17_n_9\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFBBBBAAAAAAAA"
    )
        port map (
      I0 => grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg0,
      I1 => CO(0),
      I2 => srcLayer2Yuv_full_n,
      I3 => srcLayer2Yuv422_empty_n,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg,
      O => full_n_reg
    );
\icmp_ln105_fu_72_p2_carry_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AD50000"
    )
        port map (
      I0 => Q(9),
      I1 => grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \icmp_ln105_fu_72_p2_carry_i_1__0_0\(9),
      I4 => \icmp_ln105_fu_72_p2_carry_i_5__0_n_9\,
      O => S(3)
    );
\icmp_ln105_fu_72_p2_carry_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AD50000"
    )
        port map (
      I0 => Q(6),
      I1 => grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \icmp_ln105_fu_72_p2_carry_i_1__0_0\(6),
      I4 => \icmp_ln105_fu_72_p2_carry_i_6__0_n_9\,
      O => S(2)
    );
\icmp_ln105_fu_72_p2_carry_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AD50000"
    )
        port map (
      I0 => Q(3),
      I1 => grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \icmp_ln105_fu_72_p2_carry_i_1__0_0\(3),
      I4 => \icmp_ln105_fu_72_p2_carry_i_7__0_n_9\,
      O => S(1)
    );
\icmp_ln105_fu_72_p2_carry_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AD50000"
    )
        port map (
      I0 => Q(0),
      I1 => grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \icmp_ln105_fu_72_p2_carry_i_1__0_0\(0),
      I4 => \icmp_ln105_fu_72_p2_carry_i_8__0_n_9\,
      O => S(0)
    );
\icmp_ln105_fu_72_p2_carry_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => Q(10),
      I1 => \icmp_ln105_fu_72_p2_carry_i_1__0_0\(10),
      I2 => Q(11),
      I3 => grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \icmp_ln105_fu_72_p2_carry_i_1__0_0\(11),
      O => \icmp_ln105_fu_72_p2_carry_i_5__0_n_9\
    );
\icmp_ln105_fu_72_p2_carry_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => Q(7),
      I1 => \icmp_ln105_fu_72_p2_carry_i_1__0_0\(7),
      I2 => Q(8),
      I3 => grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \icmp_ln105_fu_72_p2_carry_i_1__0_0\(8),
      O => \icmp_ln105_fu_72_p2_carry_i_6__0_n_9\
    );
\icmp_ln105_fu_72_p2_carry_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => Q(4),
      I1 => \icmp_ln105_fu_72_p2_carry_i_1__0_0\(4),
      I2 => Q(5),
      I3 => grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \icmp_ln105_fu_72_p2_carry_i_1__0_0\(5),
      O => \icmp_ln105_fu_72_p2_carry_i_7__0_n_9\
    );
\icmp_ln105_fu_72_p2_carry_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => Q(1),
      I1 => \icmp_ln105_fu_72_p2_carry_i_1__0_0\(1),
      I2 => Q(2),
      I3 => grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \icmp_ln105_fu_72_p2_carry_i_1__0_0\(2),
      O => \icmp_ln105_fu_72_p2_carry_i_8__0_n_9\
    );
\x_16_fu_78_p2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(8),
      I1 => grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_15(8)
    );
\x_16_fu_78_p2_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(7),
      I1 => grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_15(7)
    );
\x_16_fu_78_p2_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(6),
      I1 => grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_15(6)
    );
\x_16_fu_78_p2_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(5),
      I1 => grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_15(5)
    );
\x_16_fu_78_p2_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(11),
      I1 => grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_15(11)
    );
\x_16_fu_78_p2_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(10),
      I1 => grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_15(10)
    );
\x_16_fu_78_p2_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(9),
      I1 => grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_15(9)
    );
x_16_fu_78_p2_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(0),
      I1 => grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_15(0)
    );
x_16_fu_78_p2_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(4),
      I1 => grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_15(4)
    );
x_16_fu_78_p2_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(3),
      I1 => grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_15(3)
    );
x_16_fu_78_p2_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(2),
      I1 => grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_15(2)
    );
x_16_fu_78_p2_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(1),
      I1 => grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_15(1)
    );
\x_fu_40[0]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => Q(0),
      O => ap_loop_init_int_reg_0(0)
    );
\x_fu_40[11]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000080808080"
    )
        port map (
      I0 => grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg,
      I1 => CO(0),
      I2 => ap_loop_init_int,
      I3 => srcLayer2Yuv_full_n,
      I4 => srcLayer2Yuv422_empty_n,
      I5 => ap_enable_reg_pp0_iter1,
      O => SR(0)
    );
\x_fu_40[11]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40004444"
    )
        port map (
      I0 => CO(0),
      I1 => grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg,
      I2 => srcLayer2Yuv_full_n,
      I3 => srcLayer2Yuv422_empty_n,
      I4 => ap_enable_reg_pp0_iter1,
      O => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_67 is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_0 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_sig_allocacmp_x_17 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_loop_init_int_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    full_n_reg : out STD_LOGIC;
    ap_done_cache_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    srcLayer1Yuv_full_n : in STD_LOGIC;
    srcLayer1Yuv422_empty_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    icmp_ln105_fu_72_p2_carry_i_1_0 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[2]_0\ : in STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_67 : entity is "main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init";
end main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_67;

architecture STRUCTURE of main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_67 is
  signal \ap_CS_fsm[2]_i_3__3_n_9\ : STD_LOGIC;
  signal \ap_block_pp0_stage0_11001__1\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__9_n_9\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__9_n_9\ : STD_LOGIC;
  signal icmp_ln105_fu_72_p2_carry_i_5_n_9 : STD_LOGIC;
  signal icmp_ln105_fu_72_p2_carry_i_6_n_9 : STD_LOGIC;
  signal icmp_ln105_fu_72_p2_carry_i_7_n_9 : STD_LOGIC;
  signal icmp_ln105_fu_72_p2_carry_i_8_n_9 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_2__4\ : label is "soft_lutpair794";
  attribute SOFT_HLUTNM of \x_fu_40[11]_i_2__0\ : label is "soft_lutpair794";
begin
\ap_CS_fsm[1]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5404"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\(1),
      I1 => \ap_CS_fsm[2]_i_3__3_n_9\,
      I2 => \ap_CS_fsm_reg[1]\(0),
      I3 => \ap_CS_fsm_reg[1]_0\(0),
      O => D(0)
    );
\ap_CS_fsm[2]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10001055"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\(0),
      I1 => \ap_CS_fsm_reg[2]\(0),
      I2 => \ap_CS_fsm_reg[2]_0\,
      I3 => \ap_CS_fsm_reg[1]\(1),
      I4 => \ap_CS_fsm[2]_i_3__3_n_9\,
      O => D(1)
    );
\ap_CS_fsm[2]_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22E20000"
    )
        port map (
      I0 => ap_done_cache,
      I1 => grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg,
      I2 => CO(0),
      I3 => \ap_block_pp0_stage0_11001__1\,
      I4 => \ap_CS_fsm_reg[1]\(2),
      O => \ap_CS_fsm[2]_i_3__3_n_9\
    );
\ap_done_cache_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D500FFFFD5000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => srcLayer1Yuv422_empty_n,
      I2 => srcLayer1Yuv_full_n,
      I3 => CO(0),
      I4 => grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg,
      I5 => ap_done_cache,
      O => \ap_done_cache_i_1__9_n_9\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__9_n_9\,
      Q => ap_done_cache,
      R => ap_done_cache_reg_0
    );
\ap_enable_reg_pp0_iter1_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A0A0A088A8A8A8"
    )
        port map (
      I0 => ap_rst_n,
      I1 => grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => srcLayer1Yuv422_empty_n,
      I4 => srcLayer1Yuv_full_n,
      I5 => CO(0),
      O => ap_rst_n_0
    );
\ap_loop_init_int_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBF3BB"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => ap_rst_n,
      I2 => CO(0),
      I3 => grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg,
      I4 => \ap_block_pp0_stage0_11001__1\,
      O => \ap_loop_init_int_i_1__9_n_9\
    );
\ap_loop_init_int_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => srcLayer1Yuv422_empty_n,
      I2 => srcLayer1Yuv_full_n,
      O => \ap_block_pp0_stage0_11001__1\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__9_n_9\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFBBBBAAAAAAAA"
    )
        port map (
      I0 => grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg0,
      I1 => CO(0),
      I2 => srcLayer1Yuv_full_n,
      I3 => srcLayer1Yuv422_empty_n,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg,
      O => full_n_reg
    );
icmp_ln105_fu_72_p2_carry_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AD50000"
    )
        port map (
      I0 => Q(9),
      I1 => grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => icmp_ln105_fu_72_p2_carry_i_1_0(9),
      I4 => icmp_ln105_fu_72_p2_carry_i_5_n_9,
      O => S(3)
    );
icmp_ln105_fu_72_p2_carry_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AD50000"
    )
        port map (
      I0 => Q(6),
      I1 => grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => icmp_ln105_fu_72_p2_carry_i_1_0(6),
      I4 => icmp_ln105_fu_72_p2_carry_i_6_n_9,
      O => S(2)
    );
icmp_ln105_fu_72_p2_carry_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AD50000"
    )
        port map (
      I0 => Q(3),
      I1 => grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => icmp_ln105_fu_72_p2_carry_i_1_0(3),
      I4 => icmp_ln105_fu_72_p2_carry_i_7_n_9,
      O => S(1)
    );
icmp_ln105_fu_72_p2_carry_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AD50000"
    )
        port map (
      I0 => Q(0),
      I1 => grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => icmp_ln105_fu_72_p2_carry_i_1_0(0),
      I4 => icmp_ln105_fu_72_p2_carry_i_8_n_9,
      O => S(0)
    );
icmp_ln105_fu_72_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => Q(10),
      I1 => icmp_ln105_fu_72_p2_carry_i_1_0(10),
      I2 => Q(11),
      I3 => grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => icmp_ln105_fu_72_p2_carry_i_1_0(11),
      O => icmp_ln105_fu_72_p2_carry_i_5_n_9
    );
icmp_ln105_fu_72_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => Q(7),
      I1 => icmp_ln105_fu_72_p2_carry_i_1_0(7),
      I2 => Q(8),
      I3 => grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => icmp_ln105_fu_72_p2_carry_i_1_0(8),
      O => icmp_ln105_fu_72_p2_carry_i_6_n_9
    );
icmp_ln105_fu_72_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => Q(4),
      I1 => icmp_ln105_fu_72_p2_carry_i_1_0(4),
      I2 => Q(5),
      I3 => grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => icmp_ln105_fu_72_p2_carry_i_1_0(5),
      O => icmp_ln105_fu_72_p2_carry_i_7_n_9
    );
icmp_ln105_fu_72_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => Q(1),
      I1 => icmp_ln105_fu_72_p2_carry_i_1_0(1),
      I2 => Q(2),
      I3 => grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => icmp_ln105_fu_72_p2_carry_i_1_0(2),
      O => icmp_ln105_fu_72_p2_carry_i_8_n_9
    );
\x_18_fu_78_p2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(8),
      I1 => grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_17(8)
    );
\x_18_fu_78_p2_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(7),
      I1 => grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_17(7)
    );
\x_18_fu_78_p2_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(6),
      I1 => grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_17(6)
    );
\x_18_fu_78_p2_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(5),
      I1 => grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_17(5)
    );
\x_18_fu_78_p2_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(11),
      I1 => grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_17(11)
    );
\x_18_fu_78_p2_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(10),
      I1 => grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_17(10)
    );
\x_18_fu_78_p2_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(9),
      I1 => grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_17(9)
    );
x_18_fu_78_p2_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(0),
      I1 => grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_17(0)
    );
x_18_fu_78_p2_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(4),
      I1 => grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_17(4)
    );
x_18_fu_78_p2_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(3),
      I1 => grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_17(3)
    );
x_18_fu_78_p2_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(2),
      I1 => grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_17(2)
    );
x_18_fu_78_p2_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(1),
      I1 => grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_17(1)
    );
\x_fu_40[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => Q(0),
      O => ap_loop_init_int_reg_0(0)
    );
\x_fu_40[11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000080808080"
    )
        port map (
      I0 => grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg,
      I1 => CO(0),
      I2 => ap_loop_init_int,
      I3 => srcLayer1Yuv_full_n,
      I4 => srcLayer1Yuv422_empty_n,
      I5 => ap_enable_reg_pp0_iter1,
      O => SR(0)
    );
\x_fu_40[11]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40004444"
    )
        port map (
      I0 => CO(0),
      I1 => grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg,
      I2 => srcLayer1Yuv_full_n,
      I3 => srcLayer1Yuv422_empty_n,
      I4 => ap_enable_reg_pp0_iter1,
      O => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_68 is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_0 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_sig_allocacmp_x : out STD_LOGIC_VECTOR ( 11 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_loop_init_int_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    full_n_reg : out STD_LOGIC;
    ap_done_cache_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_ap_start_reg : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    srcLayer0Yuv_full_n : in STD_LOGIC;
    srcLayer0Yuv422_empty_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    icmp_ln105_fu_78_p2_carry_i_1_0 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[2]_0\ : in STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : in STD_LOGIC;
    grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_ap_start_reg0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_68 : entity is "main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init";
end main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_68;

architecture STRUCTURE of main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_68 is
  signal \ap_CS_fsm[2]_i_3__0_n_9\ : STD_LOGIC;
  signal \ap_block_pp0_stage0_11001__1\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__3_n_9\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__3_n_9\ : STD_LOGIC;
  signal icmp_ln105_fu_78_p2_carry_i_5_n_9 : STD_LOGIC;
  signal icmp_ln105_fu_78_p2_carry_i_6_n_9 : STD_LOGIC;
  signal icmp_ln105_fu_78_p2_carry_i_7_n_9 : STD_LOGIC;
  signal icmp_ln105_fu_78_p2_carry_i_8_n_9 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_2__0\ : label is "soft_lutpair790";
  attribute SOFT_HLUTNM of \x_05_fu_46[11]_i_2__0\ : label is "soft_lutpair790";
begin
\ap_CS_fsm[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5404"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\(1),
      I1 => \ap_CS_fsm[2]_i_3__0_n_9\,
      I2 => \ap_CS_fsm_reg[1]\(0),
      I3 => \ap_CS_fsm_reg[1]_0\,
      O => D(0)
    );
\ap_CS_fsm[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10001055"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\(0),
      I1 => \ap_CS_fsm_reg[2]\(0),
      I2 => \ap_CS_fsm_reg[2]_0\,
      I3 => \ap_CS_fsm_reg[1]\(1),
      I4 => \ap_CS_fsm[2]_i_3__0_n_9\,
      O => D(1)
    );
\ap_CS_fsm[2]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22E20000"
    )
        port map (
      I0 => ap_done_cache,
      I1 => grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_ap_start_reg,
      I2 => CO(0),
      I3 => \ap_block_pp0_stage0_11001__1\,
      I4 => \ap_CS_fsm_reg[1]\(2),
      O => \ap_CS_fsm[2]_i_3__0_n_9\
    );
\ap_done_cache_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D500FFFFD5000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => srcLayer0Yuv422_empty_n,
      I2 => srcLayer0Yuv_full_n,
      I3 => CO(0),
      I4 => grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_ap_start_reg,
      I5 => ap_done_cache,
      O => \ap_done_cache_i_1__3_n_9\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__3_n_9\,
      Q => ap_done_cache,
      R => ap_done_cache_reg_0
    );
\ap_enable_reg_pp0_iter1_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A0A0A088A8A8A8"
    )
        port map (
      I0 => ap_rst_n,
      I1 => grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_ap_start_reg,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => srcLayer0Yuv422_empty_n,
      I4 => srcLayer0Yuv_full_n,
      I5 => CO(0),
      O => ap_rst_n_0
    );
\ap_loop_init_int_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBF3BB"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => ap_rst_n,
      I2 => CO(0),
      I3 => grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_ap_start_reg,
      I4 => \ap_block_pp0_stage0_11001__1\,
      O => \ap_loop_init_int_i_1__3_n_9\
    );
\ap_loop_init_int_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => srcLayer0Yuv422_empty_n,
      I2 => srcLayer0Yuv_full_n,
      O => \ap_block_pp0_stage0_11001__1\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__3_n_9\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFBBBBAAAAAAAA"
    )
        port map (
      I0 => grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_ap_start_reg0,
      I1 => CO(0),
      I2 => srcLayer0Yuv_full_n,
      I3 => srcLayer0Yuv422_empty_n,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_ap_start_reg,
      O => full_n_reg
    );
icmp_ln105_fu_78_p2_carry_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AD50000"
    )
        port map (
      I0 => Q(9),
      I1 => grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => icmp_ln105_fu_78_p2_carry_i_1_0(9),
      I4 => icmp_ln105_fu_78_p2_carry_i_5_n_9,
      O => S(3)
    );
icmp_ln105_fu_78_p2_carry_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AD50000"
    )
        port map (
      I0 => Q(6),
      I1 => grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => icmp_ln105_fu_78_p2_carry_i_1_0(6),
      I4 => icmp_ln105_fu_78_p2_carry_i_6_n_9,
      O => S(2)
    );
icmp_ln105_fu_78_p2_carry_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AD50000"
    )
        port map (
      I0 => Q(3),
      I1 => grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => icmp_ln105_fu_78_p2_carry_i_1_0(3),
      I4 => icmp_ln105_fu_78_p2_carry_i_7_n_9,
      O => S(1)
    );
icmp_ln105_fu_78_p2_carry_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AD50000"
    )
        port map (
      I0 => Q(0),
      I1 => grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => icmp_ln105_fu_78_p2_carry_i_1_0(0),
      I4 => icmp_ln105_fu_78_p2_carry_i_8_n_9,
      O => S(0)
    );
icmp_ln105_fu_78_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => Q(10),
      I1 => icmp_ln105_fu_78_p2_carry_i_1_0(10),
      I2 => Q(11),
      I3 => grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => icmp_ln105_fu_78_p2_carry_i_1_0(11),
      O => icmp_ln105_fu_78_p2_carry_i_5_n_9
    );
icmp_ln105_fu_78_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => Q(7),
      I1 => icmp_ln105_fu_78_p2_carry_i_1_0(7),
      I2 => Q(8),
      I3 => grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => icmp_ln105_fu_78_p2_carry_i_1_0(8),
      O => icmp_ln105_fu_78_p2_carry_i_6_n_9
    );
icmp_ln105_fu_78_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => Q(4),
      I1 => icmp_ln105_fu_78_p2_carry_i_1_0(4),
      I2 => Q(5),
      I3 => grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => icmp_ln105_fu_78_p2_carry_i_1_0(5),
      O => icmp_ln105_fu_78_p2_carry_i_7_n_9
    );
icmp_ln105_fu_78_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => Q(1),
      I1 => icmp_ln105_fu_78_p2_carry_i_1_0(1),
      I2 => Q(2),
      I3 => grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => icmp_ln105_fu_78_p2_carry_i_1_0(2),
      O => icmp_ln105_fu_78_p2_carry_i_8_n_9
    );
\x_05_fu_46[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => Q(0),
      O => ap_loop_init_int_reg_0(0)
    );
\x_05_fu_46[11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000080808080"
    )
        port map (
      I0 => grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_ap_start_reg,
      I1 => CO(0),
      I2 => ap_loop_init_int,
      I3 => srcLayer0Yuv_full_n,
      I4 => srcLayer0Yuv422_empty_n,
      I5 => ap_enable_reg_pp0_iter1,
      O => SR(0)
    );
\x_05_fu_46[11]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40004444"
    )
        port map (
      I0 => CO(0),
      I1 => grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_ap_start_reg,
      I2 => srcLayer0Yuv_full_n,
      I3 => srcLayer0Yuv422_empty_n,
      I4 => ap_enable_reg_pp0_iter1,
      O => E(0)
    );
\x_19_fu_84_p2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(8),
      I1 => grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x(8)
    );
\x_19_fu_84_p2_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(7),
      I1 => grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x(7)
    );
\x_19_fu_84_p2_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(6),
      I1 => grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x(6)
    );
\x_19_fu_84_p2_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(5),
      I1 => grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x(5)
    );
\x_19_fu_84_p2_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(11),
      I1 => grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x(11)
    );
\x_19_fu_84_p2_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(10),
      I1 => grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x(10)
    );
\x_19_fu_84_p2_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(9),
      I1 => grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x(9)
    );
x_19_fu_84_p2_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(0),
      I1 => grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x(0)
    );
x_19_fu_84_p2_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(4),
      I1 => grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x(4)
    );
x_19_fu_84_p2_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(3),
      I1 => grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x(3)
    );
x_19_fu_84_p2_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(2),
      I1 => grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x(2)
    );
x_19_fu_84_p2_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(1),
      I1 => grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_69 is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_0 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_sig_allocacmp_x : out STD_LOGIC_VECTOR ( 11 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_loop_init_int_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    full_n_reg : out STD_LOGIC;
    ap_done_cache_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_ap_start_reg : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    out420_full_n : in STD_LOGIC;
    out422_empty_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    icmp_ln508_fu_78_p2_carry_i_1_0 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    v_mix_422_to_420_false_U0_ap_start : in STD_LOGIC;
    start_for_MultiPixStream2AXIvideo_U0_full_n : in STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : in STD_LOGIC;
    grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_ap_start_reg0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_69 : entity is "main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init";
end main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_69;

architecture STRUCTURE of main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_69 is
  signal \ap_CS_fsm[2]_i_3__12_n_9\ : STD_LOGIC;
  signal \ap_block_pp0_stage0_11001__1\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__23_n_9\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__23_n_9\ : STD_LOGIC;
  signal icmp_ln508_fu_78_p2_carry_i_5_n_9 : STD_LOGIC;
  signal icmp_ln508_fu_78_p2_carry_i_6_n_9 : STD_LOGIC;
  signal icmp_ln508_fu_78_p2_carry_i_7_n_9 : STD_LOGIC;
  signal icmp_ln508_fu_78_p2_carry_i_8_n_9 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_2__14\ : label is "soft_lutpair786";
  attribute SOFT_HLUTNM of \x_05_fu_46[11]_i_2__3\ : label is "soft_lutpair786";
begin
\ap_CS_fsm[1]_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5404540454040404"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\(1),
      I1 => \ap_CS_fsm[2]_i_3__12_n_9\,
      I2 => \ap_CS_fsm_reg[1]\(0),
      I3 => v_mix_422_to_420_false_U0_ap_start,
      I4 => start_for_MultiPixStream2AXIvideo_U0_full_n,
      I5 => \ap_CS_fsm_reg[1]_0\,
      O => D(0)
    );
\ap_CS_fsm[2]_i_1__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1015"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\(0),
      I1 => \ap_CS_fsm_reg[2]\(0),
      I2 => \ap_CS_fsm_reg[1]\(1),
      I3 => \ap_CS_fsm[2]_i_3__12_n_9\,
      O => D(1)
    );
\ap_CS_fsm[2]_i_3__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22E20000"
    )
        port map (
      I0 => ap_done_cache,
      I1 => grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_ap_start_reg,
      I2 => CO(0),
      I3 => \ap_block_pp0_stage0_11001__1\,
      I4 => \ap_CS_fsm_reg[1]\(2),
      O => \ap_CS_fsm[2]_i_3__12_n_9\
    );
\ap_done_cache_i_1__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D500FFFFD5000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => out422_empty_n,
      I2 => out420_full_n,
      I3 => CO(0),
      I4 => grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_ap_start_reg,
      I5 => ap_done_cache,
      O => \ap_done_cache_i_1__23_n_9\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__23_n_9\,
      Q => ap_done_cache,
      R => ap_done_cache_reg_0
    );
\ap_enable_reg_pp0_iter1_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A0A0A088A8A8A8"
    )
        port map (
      I0 => ap_rst_n,
      I1 => grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_ap_start_reg,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => out422_empty_n,
      I4 => out420_full_n,
      I5 => CO(0),
      O => ap_rst_n_0
    );
\ap_loop_init_int_i_1__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBF3BB"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => ap_rst_n,
      I2 => CO(0),
      I3 => grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_ap_start_reg,
      I4 => \ap_block_pp0_stage0_11001__1\,
      O => \ap_loop_init_int_i_1__23_n_9\
    );
\ap_loop_init_int_i_2__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => out422_empty_n,
      I2 => out420_full_n,
      O => \ap_block_pp0_stage0_11001__1\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__23_n_9\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFBBBBAAAAAAAA"
    )
        port map (
      I0 => grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_ap_start_reg0,
      I1 => CO(0),
      I2 => out420_full_n,
      I3 => out422_empty_n,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_ap_start_reg,
      O => full_n_reg
    );
icmp_ln508_fu_78_p2_carry_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AD50000"
    )
        port map (
      I0 => Q(9),
      I1 => grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => icmp_ln508_fu_78_p2_carry_i_1_0(9),
      I4 => icmp_ln508_fu_78_p2_carry_i_5_n_9,
      O => S(3)
    );
icmp_ln508_fu_78_p2_carry_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AD50000"
    )
        port map (
      I0 => Q(6),
      I1 => grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => icmp_ln508_fu_78_p2_carry_i_1_0(6),
      I4 => icmp_ln508_fu_78_p2_carry_i_6_n_9,
      O => S(2)
    );
icmp_ln508_fu_78_p2_carry_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AD50000"
    )
        port map (
      I0 => Q(3),
      I1 => grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => icmp_ln508_fu_78_p2_carry_i_1_0(3),
      I4 => icmp_ln508_fu_78_p2_carry_i_7_n_9,
      O => S(1)
    );
icmp_ln508_fu_78_p2_carry_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AD50000"
    )
        port map (
      I0 => Q(0),
      I1 => grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => icmp_ln508_fu_78_p2_carry_i_1_0(0),
      I4 => icmp_ln508_fu_78_p2_carry_i_8_n_9,
      O => S(0)
    );
icmp_ln508_fu_78_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => Q(10),
      I1 => icmp_ln508_fu_78_p2_carry_i_1_0(10),
      I2 => Q(11),
      I3 => grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => icmp_ln508_fu_78_p2_carry_i_1_0(11),
      O => icmp_ln508_fu_78_p2_carry_i_5_n_9
    );
icmp_ln508_fu_78_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => Q(7),
      I1 => icmp_ln508_fu_78_p2_carry_i_1_0(7),
      I2 => Q(8),
      I3 => grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => icmp_ln508_fu_78_p2_carry_i_1_0(8),
      O => icmp_ln508_fu_78_p2_carry_i_6_n_9
    );
icmp_ln508_fu_78_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => Q(4),
      I1 => icmp_ln508_fu_78_p2_carry_i_1_0(4),
      I2 => Q(5),
      I3 => grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => icmp_ln508_fu_78_p2_carry_i_1_0(5),
      O => icmp_ln508_fu_78_p2_carry_i_7_n_9
    );
icmp_ln508_fu_78_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => Q(1),
      I1 => icmp_ln508_fu_78_p2_carry_i_1_0(1),
      I2 => Q(2),
      I3 => grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => icmp_ln508_fu_78_p2_carry_i_1_0(2),
      O => icmp_ln508_fu_78_p2_carry_i_8_n_9
    );
\x_05_fu_46[0]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => Q(0),
      O => ap_loop_init_int_reg_0(0)
    );
\x_05_fu_46[11]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000080808080"
    )
        port map (
      I0 => grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_ap_start_reg,
      I1 => CO(0),
      I2 => ap_loop_init_int,
      I3 => out420_full_n,
      I4 => out422_empty_n,
      I5 => ap_enable_reg_pp0_iter1,
      O => SR(0)
    );
\x_05_fu_46[11]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40004444"
    )
        port map (
      I0 => CO(0),
      I1 => grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_ap_start_reg,
      I2 => out420_full_n,
      I3 => out422_empty_n,
      I4 => ap_enable_reg_pp0_iter1,
      O => E(0)
    );
\x_20_fu_84_p2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(8),
      I1 => grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x(8)
    );
\x_20_fu_84_p2_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(7),
      I1 => grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x(7)
    );
\x_20_fu_84_p2_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(6),
      I1 => grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x(6)
    );
\x_20_fu_84_p2_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(5),
      I1 => grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x(5)
    );
\x_20_fu_84_p2_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(11),
      I1 => grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x(11)
    );
\x_20_fu_84_p2_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(10),
      I1 => grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x(10)
    );
\x_20_fu_84_p2_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(9),
      I1 => grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x(9)
    );
x_20_fu_84_p2_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(0),
      I1 => grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x(0)
    );
x_20_fu_84_p2_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(4),
      I1 => grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x(4)
    );
x_20_fu_84_p2_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(3),
      I1 => grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x(3)
    );
x_20_fu_84_p2_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(2),
      I1 => grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x(2)
    );
x_20_fu_84_p2_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(1),
      I1 => grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_70 is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_0 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_sig_allocacmp_x_21 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_loop_init_int_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    full_n_reg : out STD_LOGIC;
    ap_done_cache_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    srcLayer2Yuv422_full_n : in STD_LOGIC;
    srcLayer2_empty_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \icmp_ln76_fu_72_p2_carry_i_1__0_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[2]_0\ : in STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_70 : entity is "main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init";
end main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_70;

architecture STRUCTURE of main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_70 is
  signal \ap_CS_fsm[2]_i_3__6_n_9\ : STD_LOGIC;
  signal \ap_block_pp0_stage0_11001__1\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__16_n_9\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__16_n_9\ : STD_LOGIC;
  signal \icmp_ln76_fu_72_p2_carry_i_5__0_n_9\ : STD_LOGIC;
  signal \icmp_ln76_fu_72_p2_carry_i_6__0_n_9\ : STD_LOGIC;
  signal \icmp_ln76_fu_72_p2_carry_i_7__0_n_9\ : STD_LOGIC;
  signal \icmp_ln76_fu_72_p2_carry_i_8__0_n_9\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_2__8\ : label is "soft_lutpair784";
  attribute SOFT_HLUTNM of \x_fu_40[11]_i_2__3\ : label is "soft_lutpair784";
begin
\ap_CS_fsm[1]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5404"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\(1),
      I1 => \ap_CS_fsm[2]_i_3__6_n_9\,
      I2 => \ap_CS_fsm_reg[1]\(0),
      I3 => \ap_CS_fsm_reg[1]_0\(0),
      O => D(0)
    );
\ap_CS_fsm[2]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10001055"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\(0),
      I1 => \ap_CS_fsm_reg[2]\(0),
      I2 => \ap_CS_fsm_reg[2]_0\,
      I3 => \ap_CS_fsm_reg[1]\(1),
      I4 => \ap_CS_fsm[2]_i_3__6_n_9\,
      O => D(1)
    );
\ap_CS_fsm[2]_i_3__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22E20000"
    )
        port map (
      I0 => ap_done_cache,
      I1 => grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg,
      I2 => CO(0),
      I3 => \ap_block_pp0_stage0_11001__1\,
      I4 => \ap_CS_fsm_reg[1]\(2),
      O => \ap_CS_fsm[2]_i_3__6_n_9\
    );
\ap_done_cache_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D500FFFFD5000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => srcLayer2_empty_n,
      I2 => srcLayer2Yuv422_full_n,
      I3 => CO(0),
      I4 => grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg,
      I5 => ap_done_cache,
      O => \ap_done_cache_i_1__16_n_9\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__16_n_9\,
      Q => ap_done_cache,
      R => ap_done_cache_reg_0
    );
\ap_enable_reg_pp0_iter1_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A0A0A088A8A8A8"
    )
        port map (
      I0 => ap_rst_n,
      I1 => grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => srcLayer2_empty_n,
      I4 => srcLayer2Yuv422_full_n,
      I5 => CO(0),
      O => ap_rst_n_0
    );
\ap_loop_init_int_i_1__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBF3BB"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => ap_rst_n,
      I2 => CO(0),
      I3 => grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg,
      I4 => \ap_block_pp0_stage0_11001__1\,
      O => \ap_loop_init_int_i_1__16_n_9\
    );
\ap_loop_init_int_i_2__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => srcLayer2_empty_n,
      I2 => srcLayer2Yuv422_full_n,
      O => \ap_block_pp0_stage0_11001__1\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__16_n_9\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFBBBBAAAAAAAA"
    )
        port map (
      I0 => grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg0,
      I1 => CO(0),
      I2 => srcLayer2Yuv422_full_n,
      I3 => srcLayer2_empty_n,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg,
      O => full_n_reg
    );
\icmp_ln76_fu_72_p2_carry_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AD50000"
    )
        port map (
      I0 => Q(9),
      I1 => grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \icmp_ln76_fu_72_p2_carry_i_1__0_0\(9),
      I4 => \icmp_ln76_fu_72_p2_carry_i_5__0_n_9\,
      O => S(3)
    );
\icmp_ln76_fu_72_p2_carry_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AD50000"
    )
        port map (
      I0 => Q(6),
      I1 => grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \icmp_ln76_fu_72_p2_carry_i_1__0_0\(6),
      I4 => \icmp_ln76_fu_72_p2_carry_i_6__0_n_9\,
      O => S(2)
    );
\icmp_ln76_fu_72_p2_carry_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AD50000"
    )
        port map (
      I0 => Q(3),
      I1 => grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \icmp_ln76_fu_72_p2_carry_i_1__0_0\(3),
      I4 => \icmp_ln76_fu_72_p2_carry_i_7__0_n_9\,
      O => S(1)
    );
\icmp_ln76_fu_72_p2_carry_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AD50000"
    )
        port map (
      I0 => Q(0),
      I1 => grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \icmp_ln76_fu_72_p2_carry_i_1__0_0\(0),
      I4 => \icmp_ln76_fu_72_p2_carry_i_8__0_n_9\,
      O => S(0)
    );
\icmp_ln76_fu_72_p2_carry_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => Q(10),
      I1 => \icmp_ln76_fu_72_p2_carry_i_1__0_0\(10),
      I2 => Q(11),
      I3 => grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \icmp_ln76_fu_72_p2_carry_i_1__0_0\(11),
      O => \icmp_ln76_fu_72_p2_carry_i_5__0_n_9\
    );
\icmp_ln76_fu_72_p2_carry_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => Q(7),
      I1 => \icmp_ln76_fu_72_p2_carry_i_1__0_0\(7),
      I2 => Q(8),
      I3 => grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \icmp_ln76_fu_72_p2_carry_i_1__0_0\(8),
      O => \icmp_ln76_fu_72_p2_carry_i_6__0_n_9\
    );
\icmp_ln76_fu_72_p2_carry_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => Q(4),
      I1 => \icmp_ln76_fu_72_p2_carry_i_1__0_0\(4),
      I2 => Q(5),
      I3 => grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \icmp_ln76_fu_72_p2_carry_i_1__0_0\(5),
      O => \icmp_ln76_fu_72_p2_carry_i_7__0_n_9\
    );
\icmp_ln76_fu_72_p2_carry_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => Q(1),
      I1 => \icmp_ln76_fu_72_p2_carry_i_1__0_0\(1),
      I2 => Q(2),
      I3 => grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \icmp_ln76_fu_72_p2_carry_i_1__0_0\(2),
      O => \icmp_ln76_fu_72_p2_carry_i_8__0_n_9\
    );
\x_22_fu_78_p2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(8),
      I1 => grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_21(8)
    );
\x_22_fu_78_p2_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(7),
      I1 => grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_21(7)
    );
\x_22_fu_78_p2_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(6),
      I1 => grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_21(6)
    );
\x_22_fu_78_p2_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(5),
      I1 => grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_21(5)
    );
\x_22_fu_78_p2_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(11),
      I1 => grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_21(11)
    );
\x_22_fu_78_p2_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(10),
      I1 => grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_21(10)
    );
\x_22_fu_78_p2_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(9),
      I1 => grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_21(9)
    );
x_22_fu_78_p2_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(0),
      I1 => grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_21(0)
    );
x_22_fu_78_p2_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(4),
      I1 => grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_21(4)
    );
x_22_fu_78_p2_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(3),
      I1 => grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_21(3)
    );
x_22_fu_78_p2_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(2),
      I1 => grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_21(2)
    );
x_22_fu_78_p2_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(1),
      I1 => grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_21(1)
    );
\x_fu_40[0]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => Q(0),
      O => ap_loop_init_int_reg_0(0)
    );
\x_fu_40[11]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000080808080"
    )
        port map (
      I0 => grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg,
      I1 => CO(0),
      I2 => ap_loop_init_int,
      I3 => srcLayer2Yuv422_full_n,
      I4 => srcLayer2_empty_n,
      I5 => ap_enable_reg_pp0_iter1,
      O => SR(0)
    );
\x_fu_40[11]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40004444"
    )
        port map (
      I0 => CO(0),
      I1 => grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg,
      I2 => srcLayer2Yuv422_full_n,
      I3 => srcLayer2_empty_n,
      I4 => ap_enable_reg_pp0_iter1,
      O => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_71 is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_0 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_sig_allocacmp_x_23 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_loop_init_int_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    full_n_reg : out STD_LOGIC;
    ap_done_cache_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    srcLayer1Yuv422_full_n : in STD_LOGIC;
    srcLayer1_empty_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    icmp_ln76_fu_72_p2_carry_i_1_0 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[2]_0\ : in STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_71 : entity is "main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init";
end main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_71;

architecture STRUCTURE of main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_71 is
  signal \ap_CS_fsm[2]_i_3__2_n_9\ : STD_LOGIC;
  signal \ap_block_pp0_stage0_11001__1\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__8_n_9\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__8_n_9\ : STD_LOGIC;
  signal icmp_ln76_fu_72_p2_carry_i_5_n_9 : STD_LOGIC;
  signal icmp_ln76_fu_72_p2_carry_i_6_n_9 : STD_LOGIC;
  signal icmp_ln76_fu_72_p2_carry_i_7_n_9 : STD_LOGIC;
  signal icmp_ln76_fu_72_p2_carry_i_8_n_9 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_2__3\ : label is "soft_lutpair782";
  attribute SOFT_HLUTNM of \x_fu_40[11]_i_2\ : label is "soft_lutpair782";
begin
\ap_CS_fsm[1]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5404"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\(1),
      I1 => \ap_CS_fsm[2]_i_3__2_n_9\,
      I2 => \ap_CS_fsm_reg[1]\(0),
      I3 => \ap_CS_fsm_reg[1]_0\(0),
      O => D(0)
    );
\ap_CS_fsm[2]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10001055"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\(0),
      I1 => \ap_CS_fsm_reg[2]\(0),
      I2 => \ap_CS_fsm_reg[2]_0\,
      I3 => \ap_CS_fsm_reg[1]\(1),
      I4 => \ap_CS_fsm[2]_i_3__2_n_9\,
      O => D(1)
    );
\ap_CS_fsm[2]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22E20000"
    )
        port map (
      I0 => ap_done_cache,
      I1 => grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg,
      I2 => CO(0),
      I3 => \ap_block_pp0_stage0_11001__1\,
      I4 => \ap_CS_fsm_reg[1]\(2),
      O => \ap_CS_fsm[2]_i_3__2_n_9\
    );
\ap_done_cache_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D500FFFFD5000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => srcLayer1_empty_n,
      I2 => srcLayer1Yuv422_full_n,
      I3 => CO(0),
      I4 => grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg,
      I5 => ap_done_cache,
      O => \ap_done_cache_i_1__8_n_9\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__8_n_9\,
      Q => ap_done_cache,
      R => ap_done_cache_reg_0
    );
\ap_enable_reg_pp0_iter1_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A0A0A088A8A8A8"
    )
        port map (
      I0 => ap_rst_n,
      I1 => grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => srcLayer1_empty_n,
      I4 => srcLayer1Yuv422_full_n,
      I5 => CO(0),
      O => ap_rst_n_0
    );
\ap_loop_init_int_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBF3BB"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => ap_rst_n,
      I2 => CO(0),
      I3 => grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg,
      I4 => \ap_block_pp0_stage0_11001__1\,
      O => \ap_loop_init_int_i_1__8_n_9\
    );
\ap_loop_init_int_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => srcLayer1_empty_n,
      I2 => srcLayer1Yuv422_full_n,
      O => \ap_block_pp0_stage0_11001__1\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__8_n_9\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFBBBBAAAAAAAA"
    )
        port map (
      I0 => grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg0,
      I1 => CO(0),
      I2 => srcLayer1Yuv422_full_n,
      I3 => srcLayer1_empty_n,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg,
      O => full_n_reg
    );
icmp_ln76_fu_72_p2_carry_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AD50000"
    )
        port map (
      I0 => Q(9),
      I1 => grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => icmp_ln76_fu_72_p2_carry_i_1_0(9),
      I4 => icmp_ln76_fu_72_p2_carry_i_5_n_9,
      O => S(3)
    );
icmp_ln76_fu_72_p2_carry_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AD50000"
    )
        port map (
      I0 => Q(6),
      I1 => grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => icmp_ln76_fu_72_p2_carry_i_1_0(6),
      I4 => icmp_ln76_fu_72_p2_carry_i_6_n_9,
      O => S(2)
    );
icmp_ln76_fu_72_p2_carry_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AD50000"
    )
        port map (
      I0 => Q(3),
      I1 => grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => icmp_ln76_fu_72_p2_carry_i_1_0(3),
      I4 => icmp_ln76_fu_72_p2_carry_i_7_n_9,
      O => S(1)
    );
icmp_ln76_fu_72_p2_carry_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AD50000"
    )
        port map (
      I0 => Q(0),
      I1 => grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => icmp_ln76_fu_72_p2_carry_i_1_0(0),
      I4 => icmp_ln76_fu_72_p2_carry_i_8_n_9,
      O => S(0)
    );
icmp_ln76_fu_72_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => Q(10),
      I1 => icmp_ln76_fu_72_p2_carry_i_1_0(10),
      I2 => Q(11),
      I3 => grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => icmp_ln76_fu_72_p2_carry_i_1_0(11),
      O => icmp_ln76_fu_72_p2_carry_i_5_n_9
    );
icmp_ln76_fu_72_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => Q(7),
      I1 => icmp_ln76_fu_72_p2_carry_i_1_0(7),
      I2 => Q(8),
      I3 => grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => icmp_ln76_fu_72_p2_carry_i_1_0(8),
      O => icmp_ln76_fu_72_p2_carry_i_6_n_9
    );
icmp_ln76_fu_72_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => Q(4),
      I1 => icmp_ln76_fu_72_p2_carry_i_1_0(4),
      I2 => Q(5),
      I3 => grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => icmp_ln76_fu_72_p2_carry_i_1_0(5),
      O => icmp_ln76_fu_72_p2_carry_i_7_n_9
    );
icmp_ln76_fu_72_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => Q(1),
      I1 => icmp_ln76_fu_72_p2_carry_i_1_0(1),
      I2 => Q(2),
      I3 => grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => icmp_ln76_fu_72_p2_carry_i_1_0(2),
      O => icmp_ln76_fu_72_p2_carry_i_8_n_9
    );
\x_24_fu_78_p2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(8),
      I1 => grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_23(8)
    );
\x_24_fu_78_p2_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(7),
      I1 => grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_23(7)
    );
\x_24_fu_78_p2_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(6),
      I1 => grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_23(6)
    );
\x_24_fu_78_p2_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(5),
      I1 => grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_23(5)
    );
\x_24_fu_78_p2_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(11),
      I1 => grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_23(11)
    );
\x_24_fu_78_p2_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(10),
      I1 => grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_23(10)
    );
\x_24_fu_78_p2_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(9),
      I1 => grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_23(9)
    );
x_24_fu_78_p2_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(0),
      I1 => grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_23(0)
    );
x_24_fu_78_p2_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(4),
      I1 => grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_23(4)
    );
x_24_fu_78_p2_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(3),
      I1 => grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_23(3)
    );
x_24_fu_78_p2_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(2),
      I1 => grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_23(2)
    );
x_24_fu_78_p2_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(1),
      I1 => grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_23(1)
    );
\x_fu_40[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => Q(0),
      O => ap_loop_init_int_reg_0(0)
    );
\x_fu_40[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000080808080"
    )
        port map (
      I0 => grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg,
      I1 => CO(0),
      I2 => ap_loop_init_int,
      I3 => srcLayer1Yuv422_full_n,
      I4 => srcLayer1_empty_n,
      I5 => ap_enable_reg_pp0_iter1,
      O => SR(0)
    );
\x_fu_40[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40004444"
    )
        port map (
      I0 => CO(0),
      I1 => grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg,
      I2 => srcLayer1Yuv422_full_n,
      I3 => srcLayer1_empty_n,
      I4 => ap_enable_reg_pp0_iter1,
      O => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_72 is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_0 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_sig_allocacmp_x : out STD_LOGIC_VECTOR ( 11 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_loop_init_int_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    full_n_reg : out STD_LOGIC;
    ap_done_cache_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_ap_start_reg : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    srcLayer0Yuv422_full_n : in STD_LOGIC;
    srcLayer0_empty_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    icmp_ln76_fu_78_p2_carry_i_1_0 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[2]_0\ : in STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : in STD_LOGIC;
    grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_ap_start_reg0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_72 : entity is "main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init";
end main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_72;

architecture STRUCTURE of main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_72 is
  signal \ap_CS_fsm[2]_i_3_n_9\ : STD_LOGIC;
  signal \ap_block_pp0_stage0_11001__1\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__2_n_9\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__2_n_9\ : STD_LOGIC;
  signal icmp_ln76_fu_78_p2_carry_i_5_n_9 : STD_LOGIC;
  signal icmp_ln76_fu_78_p2_carry_i_6_n_9 : STD_LOGIC;
  signal icmp_ln76_fu_78_p2_carry_i_7_n_9 : STD_LOGIC;
  signal icmp_ln76_fu_78_p2_carry_i_8_n_9 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ap_loop_init_int_i_2 : label is "soft_lutpair780";
  attribute SOFT_HLUTNM of \x_05_fu_46[11]_i_2\ : label is "soft_lutpair780";
begin
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5404"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\(1),
      I1 => \ap_CS_fsm[2]_i_3_n_9\,
      I2 => \ap_CS_fsm_reg[1]\(0),
      I3 => \ap_CS_fsm_reg[1]_0\,
      O => D(0)
    );
\ap_CS_fsm[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10001055"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\(0),
      I1 => \ap_CS_fsm_reg[2]\(0),
      I2 => \ap_CS_fsm_reg[2]_0\,
      I3 => \ap_CS_fsm_reg[1]\(1),
      I4 => \ap_CS_fsm[2]_i_3_n_9\,
      O => D(1)
    );
\ap_CS_fsm[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22E20000"
    )
        port map (
      I0 => ap_done_cache,
      I1 => grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_ap_start_reg,
      I2 => CO(0),
      I3 => \ap_block_pp0_stage0_11001__1\,
      I4 => \ap_CS_fsm_reg[1]\(2),
      O => \ap_CS_fsm[2]_i_3_n_9\
    );
\ap_done_cache_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D500FFFFD5000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => srcLayer0_empty_n,
      I2 => srcLayer0Yuv422_full_n,
      I3 => CO(0),
      I4 => grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_ap_start_reg,
      I5 => ap_done_cache,
      O => \ap_done_cache_i_1__2_n_9\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__2_n_9\,
      Q => ap_done_cache,
      R => ap_done_cache_reg_0
    );
\ap_enable_reg_pp0_iter1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A0A0A088A8A8A8"
    )
        port map (
      I0 => ap_rst_n,
      I1 => grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_ap_start_reg,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => srcLayer0_empty_n,
      I4 => srcLayer0Yuv422_full_n,
      I5 => CO(0),
      O => ap_rst_n_0
    );
\ap_loop_init_int_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBF3BB"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => ap_rst_n,
      I2 => CO(0),
      I3 => grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_ap_start_reg,
      I4 => \ap_block_pp0_stage0_11001__1\,
      O => \ap_loop_init_int_i_1__2_n_9\
    );
ap_loop_init_int_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => srcLayer0_empty_n,
      I2 => srcLayer0Yuv422_full_n,
      O => \ap_block_pp0_stage0_11001__1\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__2_n_9\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFBBBBAAAAAAAA"
    )
        port map (
      I0 => grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_ap_start_reg0,
      I1 => CO(0),
      I2 => srcLayer0Yuv422_full_n,
      I3 => srcLayer0_empty_n,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_ap_start_reg,
      O => full_n_reg
    );
icmp_ln76_fu_78_p2_carry_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AD50000"
    )
        port map (
      I0 => Q(9),
      I1 => grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => icmp_ln76_fu_78_p2_carry_i_1_0(9),
      I4 => icmp_ln76_fu_78_p2_carry_i_5_n_9,
      O => S(3)
    );
icmp_ln76_fu_78_p2_carry_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AD50000"
    )
        port map (
      I0 => Q(6),
      I1 => grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => icmp_ln76_fu_78_p2_carry_i_1_0(6),
      I4 => icmp_ln76_fu_78_p2_carry_i_6_n_9,
      O => S(2)
    );
icmp_ln76_fu_78_p2_carry_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AD50000"
    )
        port map (
      I0 => Q(3),
      I1 => grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => icmp_ln76_fu_78_p2_carry_i_1_0(3),
      I4 => icmp_ln76_fu_78_p2_carry_i_7_n_9,
      O => S(1)
    );
icmp_ln76_fu_78_p2_carry_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AD50000"
    )
        port map (
      I0 => Q(0),
      I1 => grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => icmp_ln76_fu_78_p2_carry_i_1_0(0),
      I4 => icmp_ln76_fu_78_p2_carry_i_8_n_9,
      O => S(0)
    );
icmp_ln76_fu_78_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => Q(10),
      I1 => icmp_ln76_fu_78_p2_carry_i_1_0(10),
      I2 => Q(11),
      I3 => grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => icmp_ln76_fu_78_p2_carry_i_1_0(11),
      O => icmp_ln76_fu_78_p2_carry_i_5_n_9
    );
icmp_ln76_fu_78_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => Q(7),
      I1 => icmp_ln76_fu_78_p2_carry_i_1_0(7),
      I2 => Q(8),
      I3 => grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => icmp_ln76_fu_78_p2_carry_i_1_0(8),
      O => icmp_ln76_fu_78_p2_carry_i_6_n_9
    );
icmp_ln76_fu_78_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => Q(4),
      I1 => icmp_ln76_fu_78_p2_carry_i_1_0(4),
      I2 => Q(5),
      I3 => grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => icmp_ln76_fu_78_p2_carry_i_1_0(5),
      O => icmp_ln76_fu_78_p2_carry_i_7_n_9
    );
icmp_ln76_fu_78_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => Q(1),
      I1 => icmp_ln76_fu_78_p2_carry_i_1_0(1),
      I2 => Q(2),
      I3 => grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => icmp_ln76_fu_78_p2_carry_i_1_0(2),
      O => icmp_ln76_fu_78_p2_carry_i_8_n_9
    );
\x_05_fu_46[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => Q(0),
      O => ap_loop_init_int_reg_0(0)
    );
\x_05_fu_46[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000080808080"
    )
        port map (
      I0 => grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_ap_start_reg,
      I1 => CO(0),
      I2 => ap_loop_init_int,
      I3 => srcLayer0Yuv422_full_n,
      I4 => srcLayer0_empty_n,
      I5 => ap_enable_reg_pp0_iter1,
      O => SR(0)
    );
\x_05_fu_46[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40004444"
    )
        port map (
      I0 => CO(0),
      I1 => grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_ap_start_reg,
      I2 => srcLayer0Yuv422_full_n,
      I3 => srcLayer0_empty_n,
      I4 => ap_enable_reg_pp0_iter1,
      O => E(0)
    );
\x_25_fu_84_p2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(8),
      I1 => grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x(8)
    );
\x_25_fu_84_p2_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(7),
      I1 => grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x(7)
    );
\x_25_fu_84_p2_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(6),
      I1 => grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x(6)
    );
\x_25_fu_84_p2_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(5),
      I1 => grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x(5)
    );
\x_25_fu_84_p2_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(11),
      I1 => grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x(11)
    );
\x_25_fu_84_p2_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(10),
      I1 => grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x(10)
    );
\x_25_fu_84_p2_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(9),
      I1 => grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x(9)
    );
x_25_fu_84_p2_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(0),
      I1 => grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x(0)
    );
x_25_fu_84_p2_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(4),
      I1 => grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x(4)
    );
x_25_fu_84_p2_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(3),
      I1 => grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x(3)
    );
x_25_fu_84_p2_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(2),
      I1 => grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x(2)
    );
x_25_fu_84_p2_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(1),
      I1 => grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_92 is
  port (
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    \icmp_ln3233_reg_223_reg[0]\ : out STD_LOGIC;
    ap_block_pp0_stage0_subdone : out STD_LOGIC;
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg_reg : out STD_LOGIC;
    ap_done_cache_reg_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cols_reg_191_reg[10]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_sig_allocacmp_j_1 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg_reg_0 : out STD_LOGIC;
    \icmp_ln3233_reg_223_reg[0]_0\ : out STD_LOGIC;
    ap_done_cache_reg_1 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sof_2_reg_141_reg[0]\ : in STD_LOGIC;
    and_ln3231_reg_209 : in STD_LOGIC;
    \sof_2_reg_141_reg[0]_0\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    grp_VMixHlsDataFlowFunction_fu_476_m_axis_video_TUSER : in STD_LOGIC;
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_loop_exit_ready_pp0_iter1_reg : in STD_LOGIC;
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out420_empty_n : in STD_LOGIC;
    ap_done_cache_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TREADY_int_regslice : in STD_LOGIC;
    axi_last_fu_177_p2_carry : in STD_LOGIC_VECTOR ( 11 downto 0 );
    icmp_ln3233_fu_161_p2_carry : in STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_92 : entity is "main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init";
end main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_92;

architecture STRUCTURE of main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_92 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal \^ap_block_pp0_stage0_subdone\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__24_n_9\ : STD_LOGIC;
  signal ap_loop_init : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__24_n_9\ : STD_LOGIC;
  signal icmp_ln3233_fu_161_p2_carry_i_10_n_9 : STD_LOGIC;
  signal icmp_ln3233_fu_161_p2_carry_i_11_n_9 : STD_LOGIC;
  signal icmp_ln3233_fu_161_p2_carry_i_12_n_9 : STD_LOGIC;
  signal icmp_ln3233_fu_161_p2_carry_i_13_n_9 : STD_LOGIC;
  signal icmp_ln3233_fu_161_p2_carry_i_14_n_9 : STD_LOGIC;
  signal icmp_ln3233_fu_161_p2_carry_i_15_n_9 : STD_LOGIC;
  signal icmp_ln3233_fu_161_p2_carry_i_5_n_9 : STD_LOGIC;
  signal icmp_ln3233_fu_161_p2_carry_i_6_n_9 : STD_LOGIC;
  signal icmp_ln3233_fu_161_p2_carry_i_7_n_9 : STD_LOGIC;
  signal icmp_ln3233_fu_161_p2_carry_i_8_n_9 : STD_LOGIC;
  signal icmp_ln3233_fu_161_p2_carry_i_9_n_9 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__24\ : label is "soft_lutpair691";
  attribute SOFT_HLUTNM of \ap_loop_exit_ready_pp0_iter1_reg_i_1__1\ : label is "soft_lutpair693";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__24\ : label is "soft_lutpair692";
  attribute SOFT_HLUTNM of grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg_i_1 : label is "soft_lutpair690";
  attribute SOFT_HLUTNM of icmp_ln3233_fu_161_p2_carry_i_10 : label is "soft_lutpair699";
  attribute SOFT_HLUTNM of icmp_ln3233_fu_161_p2_carry_i_11 : label is "soft_lutpair694";
  attribute SOFT_HLUTNM of icmp_ln3233_fu_161_p2_carry_i_12 : label is "soft_lutpair694";
  attribute SOFT_HLUTNM of icmp_ln3233_fu_161_p2_carry_i_13 : label is "soft_lutpair695";
  attribute SOFT_HLUTNM of icmp_ln3233_fu_161_p2_carry_i_14 : label is "soft_lutpair695";
  attribute SOFT_HLUTNM of icmp_ln3233_fu_161_p2_carry_i_15 : label is "soft_lutpair696";
  attribute SOFT_HLUTNM of icmp_ln3233_fu_161_p2_carry_i_5 : label is "soft_lutpair697";
  attribute SOFT_HLUTNM of icmp_ln3233_fu_161_p2_carry_i_6 : label is "soft_lutpair697";
  attribute SOFT_HLUTNM of icmp_ln3233_fu_161_p2_carry_i_7 : label is "soft_lutpair698";
  attribute SOFT_HLUTNM of icmp_ln3233_fu_161_p2_carry_i_8 : label is "soft_lutpair699";
  attribute SOFT_HLUTNM of icmp_ln3233_fu_161_p2_carry_i_9 : label is "soft_lutpair698";
  attribute SOFT_HLUTNM of \j_fu_84[0]_i_1\ : label is "soft_lutpair696";
  attribute SOFT_HLUTNM of \j_fu_84[11]_i_1\ : label is "soft_lutpair693";
  attribute SOFT_HLUTNM of \j_fu_84[11]_i_2\ : label is "soft_lutpair690";
  attribute SOFT_HLUTNM of \sof_2_reg_141[0]_i_2\ : label is "soft_lutpair692";
  attribute SOFT_HLUTNM of \sof_reg_86[0]_i_2\ : label is "soft_lutpair691";
begin
  D(0) <= \^d\(0);
  ap_block_pp0_stage0_subdone <= \^ap_block_pp0_stage0_subdone\;
\ap_CS_fsm[2]_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF0202020"
    )
        port map (
      I0 => ap_done_cache,
      I1 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg,
      I2 => \ap_CS_fsm_reg[3]\(2),
      I3 => ap_loop_exit_ready_pp0_iter1_reg,
      I4 => \^ap_block_pp0_stage0_subdone\,
      I5 => \ap_CS_fsm_reg[3]\(0),
      O => ap_done_cache_reg_0(0)
    );
\ap_CS_fsm[3]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00D0D0D0"
    )
        port map (
      I0 => ap_done_cache,
      I1 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg,
      I2 => \ap_CS_fsm_reg[3]\(2),
      I3 => ap_loop_exit_ready_pp0_iter1_reg,
      I4 => \^ap_block_pp0_stage0_subdone\,
      I5 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg0,
      O => ap_done_cache_reg_0(1)
    );
\ap_done_cache_i_1__24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \^ap_block_pp0_stage0_subdone\,
      I1 => ap_loop_exit_ready_pp0_iter1_reg,
      I2 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg,
      I3 => ap_done_cache,
      O => \ap_done_cache_i_1__24_n_9\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__24_n_9\,
      Q => ap_done_cache,
      R => ap_done_cache_reg_1
    );
\ap_loop_exit_ready_pp0_iter1_reg_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D580"
    )
        port map (
      I0 => \^ap_block_pp0_stage0_subdone\,
      I1 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg,
      I2 => CO(0),
      I3 => ap_loop_exit_ready_pp0_iter1_reg,
      O => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg_reg
    );
\ap_loop_init_int_i_1__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDD5DDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_loop_init_int,
      I2 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg,
      I3 => \^ap_block_pp0_stage0_subdone\,
      I4 => ap_loop_exit_ready_pp0_iter1_reg,
      O => \ap_loop_init_int_i_1__24_n_9\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__24_n_9\,
      Q => ap_loop_init_int,
      R => '0'
    );
axi_last_fu_177_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000066006600000"
    )
        port map (
      I0 => icmp_ln3233_fu_161_p2_carry_i_5_n_9,
      I1 => axi_last_fu_177_p2_carry(10),
      I2 => icmp_ln3233_fu_161_p2_carry_i_6_n_9,
      I3 => axi_last_fu_177_p2_carry(9),
      I4 => axi_last_fu_177_p2_carry(11),
      I5 => icmp_ln3233_fu_161_p2_carry_i_7_n_9,
      O => S(3)
    );
axi_last_fu_177_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000066006600000"
    )
        port map (
      I0 => icmp_ln3233_fu_161_p2_carry_i_8_n_9,
      I1 => axi_last_fu_177_p2_carry(7),
      I2 => icmp_ln3233_fu_161_p2_carry_i_9_n_9,
      I3 => axi_last_fu_177_p2_carry(6),
      I4 => axi_last_fu_177_p2_carry(8),
      I5 => icmp_ln3233_fu_161_p2_carry_i_10_n_9,
      O => S(2)
    );
axi_last_fu_177_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000066006600000"
    )
        port map (
      I0 => icmp_ln3233_fu_161_p2_carry_i_11_n_9,
      I1 => axi_last_fu_177_p2_carry(4),
      I2 => icmp_ln3233_fu_161_p2_carry_i_12_n_9,
      I3 => axi_last_fu_177_p2_carry(3),
      I4 => axi_last_fu_177_p2_carry(5),
      I5 => icmp_ln3233_fu_161_p2_carry_i_13_n_9,
      O => S(1)
    );
axi_last_fu_177_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000066006600000"
    )
        port map (
      I0 => icmp_ln3233_fu_161_p2_carry_i_14_n_9,
      I1 => axi_last_fu_177_p2_carry(1),
      I2 => \^d\(0),
      I3 => axi_last_fu_177_p2_carry(0),
      I4 => axi_last_fu_177_p2_carry(2),
      I5 => icmp_ln3233_fu_161_p2_carry_i_15_n_9,
      O => S(0)
    );
\data_p1[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8000FFFF"
    )
        port map (
      I0 => out420_empty_n,
      I1 => ap_done_cache_reg_2(0),
      I2 => m_axis_video_TREADY_int_regslice,
      I3 => \ap_CS_fsm_reg[3]\(2),
      I4 => ap_enable_reg_pp0_iter1,
      I5 => \sof_2_reg_141_reg[0]_0\,
      O => \^ap_block_pp0_stage0_subdone\
    );
grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70FF7070"
    )
        port map (
      I0 => \^ap_block_pp0_stage0_subdone\,
      I1 => CO(0),
      I2 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg,
      I3 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg_reg_1(0),
      I4 => \ap_CS_fsm_reg[3]\(1),
      O => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg_reg_0
    );
icmp_ln3233_fu_161_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000066006600000"
    )
        port map (
      I0 => icmp_ln3233_fu_161_p2_carry_i_5_n_9,
      I1 => icmp_ln3233_fu_161_p2_carry(10),
      I2 => icmp_ln3233_fu_161_p2_carry_i_6_n_9,
      I3 => icmp_ln3233_fu_161_p2_carry(9),
      I4 => icmp_ln3233_fu_161_p2_carry(11),
      I5 => icmp_ln3233_fu_161_p2_carry_i_7_n_9,
      O => \cols_reg_191_reg[10]\(3)
    );
icmp_ln3233_fu_161_p2_carry_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => Q(8),
      O => icmp_ln3233_fu_161_p2_carry_i_10_n_9
    );
icmp_ln3233_fu_161_p2_carry_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => Q(4),
      O => icmp_ln3233_fu_161_p2_carry_i_11_n_9
    );
icmp_ln3233_fu_161_p2_carry_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => Q(3),
      O => icmp_ln3233_fu_161_p2_carry_i_12_n_9
    );
icmp_ln3233_fu_161_p2_carry_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => Q(5),
      O => icmp_ln3233_fu_161_p2_carry_i_13_n_9
    );
icmp_ln3233_fu_161_p2_carry_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => Q(1),
      O => icmp_ln3233_fu_161_p2_carry_i_14_n_9
    );
icmp_ln3233_fu_161_p2_carry_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => Q(2),
      O => icmp_ln3233_fu_161_p2_carry_i_15_n_9
    );
icmp_ln3233_fu_161_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000066006600000"
    )
        port map (
      I0 => icmp_ln3233_fu_161_p2_carry_i_8_n_9,
      I1 => icmp_ln3233_fu_161_p2_carry(7),
      I2 => icmp_ln3233_fu_161_p2_carry_i_9_n_9,
      I3 => icmp_ln3233_fu_161_p2_carry(6),
      I4 => icmp_ln3233_fu_161_p2_carry(8),
      I5 => icmp_ln3233_fu_161_p2_carry_i_10_n_9,
      O => \cols_reg_191_reg[10]\(2)
    );
icmp_ln3233_fu_161_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000066006600000"
    )
        port map (
      I0 => icmp_ln3233_fu_161_p2_carry_i_11_n_9,
      I1 => icmp_ln3233_fu_161_p2_carry(4),
      I2 => icmp_ln3233_fu_161_p2_carry_i_12_n_9,
      I3 => icmp_ln3233_fu_161_p2_carry(3),
      I4 => icmp_ln3233_fu_161_p2_carry(5),
      I5 => icmp_ln3233_fu_161_p2_carry_i_13_n_9,
      O => \cols_reg_191_reg[10]\(1)
    );
icmp_ln3233_fu_161_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000066006600000"
    )
        port map (
      I0 => icmp_ln3233_fu_161_p2_carry_i_14_n_9,
      I1 => icmp_ln3233_fu_161_p2_carry(1),
      I2 => \^d\(0),
      I3 => icmp_ln3233_fu_161_p2_carry(0),
      I4 => icmp_ln3233_fu_161_p2_carry(2),
      I5 => icmp_ln3233_fu_161_p2_carry_i_15_n_9,
      O => \cols_reg_191_reg[10]\(0)
    );
icmp_ln3233_fu_161_p2_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => Q(10),
      O => icmp_ln3233_fu_161_p2_carry_i_5_n_9
    );
icmp_ln3233_fu_161_p2_carry_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => Q(9),
      O => icmp_ln3233_fu_161_p2_carry_i_6_n_9
    );
icmp_ln3233_fu_161_p2_carry_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => Q(11),
      O => icmp_ln3233_fu_161_p2_carry_i_7_n_9
    );
icmp_ln3233_fu_161_p2_carry_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => Q(7),
      O => icmp_ln3233_fu_161_p2_carry_i_8_n_9
    );
icmp_ln3233_fu_161_p2_carry_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => Q(6),
      O => icmp_ln3233_fu_161_p2_carry_i_9_n_9
    );
\icmp_ln3233_reg_223[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => CO(0),
      I1 => \^ap_block_pp0_stage0_subdone\,
      I2 => \sof_2_reg_141_reg[0]_0\,
      O => \icmp_ln3233_reg_223_reg[0]_0\
    );
\j_2_fu_167_p2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(8),
      I1 => ap_loop_init_int,
      I2 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg,
      O => ap_sig_allocacmp_j_1(8)
    );
\j_2_fu_167_p2_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(7),
      I1 => ap_loop_init_int,
      I2 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg,
      O => ap_sig_allocacmp_j_1(7)
    );
\j_2_fu_167_p2_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(6),
      I1 => ap_loop_init_int,
      I2 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg,
      O => ap_sig_allocacmp_j_1(6)
    );
\j_2_fu_167_p2_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(5),
      I1 => ap_loop_init_int,
      I2 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg,
      O => ap_sig_allocacmp_j_1(5)
    );
\j_2_fu_167_p2_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(11),
      I1 => ap_loop_init_int,
      I2 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg,
      O => ap_sig_allocacmp_j_1(11)
    );
\j_2_fu_167_p2_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(10),
      I1 => ap_loop_init_int,
      I2 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg,
      O => ap_sig_allocacmp_j_1(10)
    );
\j_2_fu_167_p2_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(9),
      I1 => ap_loop_init_int,
      I2 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg,
      O => ap_sig_allocacmp_j_1(9)
    );
j_2_fu_167_p2_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(0),
      I1 => ap_loop_init_int,
      I2 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg,
      O => ap_sig_allocacmp_j_1(0)
    );
j_2_fu_167_p2_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(4),
      I1 => ap_loop_init_int,
      I2 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg,
      O => ap_sig_allocacmp_j_1(4)
    );
j_2_fu_167_p2_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(3),
      I1 => ap_loop_init_int,
      I2 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg,
      O => ap_sig_allocacmp_j_1(3)
    );
j_2_fu_167_p2_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(2),
      I1 => ap_loop_init_int,
      I2 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg,
      O => ap_sig_allocacmp_j_1(2)
    );
j_2_fu_167_p2_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(1),
      I1 => ap_loop_init_int,
      I2 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg,
      O => ap_sig_allocacmp_j_1(1)
    );
\j_fu_84[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => Q(0),
      O => \^d\(0)
    );
\j_fu_84[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => CO(0),
      I1 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \^ap_block_pp0_stage0_subdone\,
      O => SR(0)
    );
\j_fu_84[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^ap_block_pp0_stage0_subdone\,
      I1 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg,
      I2 => CO(0),
      O => E(0)
    );
\sof_2_reg_141[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBF0B0F000F0B0F0"
    )
        port map (
      I0 => \sof_2_reg_141_reg[0]_0\,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => grp_VMixHlsDataFlowFunction_fu_476_m_axis_video_TUSER,
      I3 => \^ap_block_pp0_stage0_subdone\,
      I4 => ap_loop_init,
      I5 => \sof_2_reg_141_reg[0]\,
      O => \icmp_ln3233_reg_223_reg[0]\
    );
\sof_2_reg_141[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg,
      O => ap_loop_init
    );
\sof_reg_86[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE0E"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]\(0),
      I1 => \sof_2_reg_141_reg[0]\,
      I2 => ap_NS_fsm1,
      I3 => and_ln3231_reg_209,
      O => \ap_CS_fsm_reg[1]\
    );
\sof_reg_86[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0202020"
    )
        port map (
      I0 => ap_done_cache,
      I1 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg,
      I2 => \ap_CS_fsm_reg[3]\(2),
      I3 => ap_loop_exit_ready_pp0_iter1_reg,
      I4 => \^ap_block_pp0_stage0_subdone\,
      O => ap_NS_fsm1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_reg_unsigned_short_1 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \d_read_reg_26_reg[11]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_done_reg : in STD_LOGIC;
    MultiPixStream2AXIvideo_U0_ap_start : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \d_read_reg_26_reg[11]_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_clk : in STD_LOGIC
  );
end main_design_v_mix_0_0_reg_unsigned_short_1;

architecture STRUCTURE of main_design_v_mix_0_0_reg_unsigned_short_1 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  E(0) <= \^e\(0);
\d_read_reg_26[11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF40"
    )
        port map (
      I0 => ap_done_reg,
      I1 => MultiPixStream2AXIvideo_U0_ap_start,
      I2 => Q(0),
      I3 => Q(1),
      O => \^e\(0)
    );
\d_read_reg_26_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \d_read_reg_26_reg[11]_1\(0),
      Q => \d_read_reg_26_reg[11]_0\(0),
      R => '0'
    );
\d_read_reg_26_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \d_read_reg_26_reg[11]_1\(10),
      Q => \d_read_reg_26_reg[11]_0\(10),
      R => '0'
    );
\d_read_reg_26_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \d_read_reg_26_reg[11]_1\(11),
      Q => \d_read_reg_26_reg[11]_0\(11),
      R => '0'
    );
\d_read_reg_26_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \d_read_reg_26_reg[11]_1\(1),
      Q => \d_read_reg_26_reg[11]_0\(1),
      R => '0'
    );
\d_read_reg_26_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \d_read_reg_26_reg[11]_1\(2),
      Q => \d_read_reg_26_reg[11]_0\(2),
      R => '0'
    );
\d_read_reg_26_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \d_read_reg_26_reg[11]_1\(3),
      Q => \d_read_reg_26_reg[11]_0\(3),
      R => '0'
    );
\d_read_reg_26_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \d_read_reg_26_reg[11]_1\(4),
      Q => \d_read_reg_26_reg[11]_0\(4),
      R => '0'
    );
\d_read_reg_26_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \d_read_reg_26_reg[11]_1\(5),
      Q => \d_read_reg_26_reg[11]_0\(5),
      R => '0'
    );
\d_read_reg_26_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \d_read_reg_26_reg[11]_1\(6),
      Q => \d_read_reg_26_reg[11]_0\(6),
      R => '0'
    );
\d_read_reg_26_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \d_read_reg_26_reg[11]_1\(7),
      Q => \d_read_reg_26_reg[11]_0\(7),
      R => '0'
    );
\d_read_reg_26_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \d_read_reg_26_reg[11]_1\(8),
      Q => \d_read_reg_26_reg[11]_0\(8),
      R => '0'
    );
\d_read_reg_26_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \d_read_reg_26_reg[11]_1\(9),
      Q => \d_read_reg_26_reg[11]_0\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_reg_unsigned_short_1_132 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    AXIvideo2MultiPixStream_1_U0_HwReg_layerEnableFlag_0_val_c14_write : out STD_LOGIC;
    \d_read_reg_26_reg[11]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    HwReg_layerEnableFlag_0_val_c14_full_n : in STD_LOGIC;
    ap_sync_reg_AXIvideo2MultiPixStream_1_U0_ap_ready : in STD_LOGIC;
    grp_VMixHlsDataFlowFunction_fu_476_ap_start_reg : in STD_LOGIC;
    start_for_v_mix_420_to_422_false_2_U0_full_n : in STD_LOGIC;
    \d_read_reg_26_reg[0]_0\ : in STD_LOGIC;
    \d_read_reg_26_reg[11]_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_design_v_mix_0_0_reg_unsigned_short_1_132 : entity is "main_design_v_mix_0_0_reg_unsigned_short_1";
end main_design_v_mix_0_0_reg_unsigned_short_1_132;

architecture STRUCTURE of main_design_v_mix_0_0_reg_unsigned_short_1_132 is
  signal \^axivideo2multipixstream_1_u0_hwreg_layerenableflag_0_val_c14_write\ : STD_LOGIC;
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  AXIvideo2MultiPixStream_1_U0_HwReg_layerEnableFlag_0_val_c14_write <= \^axivideo2multipixstream_1_u0_hwreg_layerenableflag_0_val_c14_write\;
  E(0) <= \^e\(0);
\ap_CS_fsm[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800080008000000"
    )
        port map (
      I0 => Q(0),
      I1 => HwReg_layerEnableFlag_0_val_c14_full_n,
      I2 => ap_sync_reg_AXIvideo2MultiPixStream_1_U0_ap_ready,
      I3 => grp_VMixHlsDataFlowFunction_fu_476_ap_start_reg,
      I4 => start_for_v_mix_420_to_422_false_2_U0_full_n,
      I5 => \d_read_reg_26_reg[0]_0\,
      O => \^axivideo2multipixstream_1_u0_hwreg_layerenableflag_0_val_c14_write\
    );
\d_read_reg_26[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^axivideo2multipixstream_1_u0_hwreg_layerenableflag_0_val_c14_write\,
      I1 => Q(1),
      O => \^e\(0)
    );
\d_read_reg_26_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \d_read_reg_26_reg[11]_1\(0),
      Q => \d_read_reg_26_reg[11]_0\(0),
      R => '0'
    );
\d_read_reg_26_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \d_read_reg_26_reg[11]_1\(10),
      Q => \d_read_reg_26_reg[11]_0\(10),
      R => '0'
    );
\d_read_reg_26_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \d_read_reg_26_reg[11]_1\(11),
      Q => \d_read_reg_26_reg[11]_0\(11),
      R => '0'
    );
\d_read_reg_26_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \d_read_reg_26_reg[11]_1\(1),
      Q => \d_read_reg_26_reg[11]_0\(1),
      R => '0'
    );
\d_read_reg_26_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \d_read_reg_26_reg[11]_1\(2),
      Q => \d_read_reg_26_reg[11]_0\(2),
      R => '0'
    );
\d_read_reg_26_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \d_read_reg_26_reg[11]_1\(3),
      Q => \d_read_reg_26_reg[11]_0\(3),
      R => '0'
    );
\d_read_reg_26_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \d_read_reg_26_reg[11]_1\(4),
      Q => \d_read_reg_26_reg[11]_0\(4),
      R => '0'
    );
\d_read_reg_26_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \d_read_reg_26_reg[11]_1\(5),
      Q => \d_read_reg_26_reg[11]_0\(5),
      R => '0'
    );
\d_read_reg_26_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \d_read_reg_26_reg[11]_1\(6),
      Q => \d_read_reg_26_reg[11]_0\(6),
      R => '0'
    );
\d_read_reg_26_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \d_read_reg_26_reg[11]_1\(7),
      Q => \d_read_reg_26_reg[11]_0\(7),
      R => '0'
    );
\d_read_reg_26_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \d_read_reg_26_reg[11]_1\(8),
      Q => \d_read_reg_26_reg[11]_0\(8),
      R => '0'
    );
\d_read_reg_26_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \d_read_reg_26_reg[11]_1\(9),
      Q => \d_read_reg_26_reg[11]_0\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_reg_unsigned_short_1_133 is
  port (
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \d_read_reg_26_reg[11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_design_v_mix_0_0_reg_unsigned_short_1_133 : entity is "main_design_v_mix_0_0_reg_unsigned_short_1";
end main_design_v_mix_0_0_reg_unsigned_short_1_133;

architecture STRUCTURE of main_design_v_mix_0_0_reg_unsigned_short_1_133 is
begin
\d_read_reg_26_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_26_reg[11]_0\(0),
      Q => Q(0),
      R => '0'
    );
\d_read_reg_26_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_26_reg[11]_0\(10),
      Q => Q(10),
      R => '0'
    );
\d_read_reg_26_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_26_reg[11]_0\(11),
      Q => Q(11),
      R => '0'
    );
\d_read_reg_26_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_26_reg[11]_0\(1),
      Q => Q(1),
      R => '0'
    );
\d_read_reg_26_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_26_reg[11]_0\(2),
      Q => Q(2),
      R => '0'
    );
\d_read_reg_26_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_26_reg[11]_0\(3),
      Q => Q(3),
      R => '0'
    );
\d_read_reg_26_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_26_reg[11]_0\(4),
      Q => Q(4),
      R => '0'
    );
\d_read_reg_26_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_26_reg[11]_0\(5),
      Q => Q(5),
      R => '0'
    );
\d_read_reg_26_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_26_reg[11]_0\(6),
      Q => Q(6),
      R => '0'
    );
\d_read_reg_26_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_26_reg[11]_0\(7),
      Q => Q(7),
      R => '0'
    );
\d_read_reg_26_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_26_reg[11]_0\(8),
      Q => Q(8),
      R => '0'
    );
\d_read_reg_26_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_26_reg[11]_0\(9),
      Q => Q(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_reg_unsigned_short_1_91 is
  port (
    D : out STD_LOGIC_VECTOR ( 12 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    \icmp_ln3231_reg_201_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln3231_reg_201_reg[0]_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \d_read_reg_26_reg[11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_design_v_mix_0_0_reg_unsigned_short_1_91 : entity is "main_design_v_mix_0_0_reg_unsigned_short_1";
end main_design_v_mix_0_0_reg_unsigned_short_1_91;

architecture STRUCTURE of main_design_v_mix_0_0_reg_unsigned_short_1_91 is
  signal \^q\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \icmp_ln3231_reg_201[0]_i_2_n_9\ : STD_LOGIC;
  signal \icmp_ln3231_reg_201[0]_i_3_n_9\ : STD_LOGIC;
  signal \icmp_ln3231_reg_201[0]_i_4_n_9\ : STD_LOGIC;
  signal \sub_reg_196[12]_i_2_n_9\ : STD_LOGIC;
  signal \sub_reg_196[12]_i_3_n_9\ : STD_LOGIC;
  signal \sub_reg_196[12]_i_4_n_9\ : STD_LOGIC;
  signal \sub_reg_196[4]_i_2_n_9\ : STD_LOGIC;
  signal \sub_reg_196[4]_i_3_n_9\ : STD_LOGIC;
  signal \sub_reg_196[4]_i_4_n_9\ : STD_LOGIC;
  signal \sub_reg_196[4]_i_5_n_9\ : STD_LOGIC;
  signal \sub_reg_196[8]_i_2_n_9\ : STD_LOGIC;
  signal \sub_reg_196[8]_i_3_n_9\ : STD_LOGIC;
  signal \sub_reg_196[8]_i_4_n_9\ : STD_LOGIC;
  signal \sub_reg_196[8]_i_5_n_9\ : STD_LOGIC;
  signal \sub_reg_196_reg[12]_i_1_n_10\ : STD_LOGIC;
  signal \sub_reg_196_reg[12]_i_1_n_11\ : STD_LOGIC;
  signal \sub_reg_196_reg[12]_i_1_n_12\ : STD_LOGIC;
  signal \sub_reg_196_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \sub_reg_196_reg[4]_i_1_n_11\ : STD_LOGIC;
  signal \sub_reg_196_reg[4]_i_1_n_12\ : STD_LOGIC;
  signal \sub_reg_196_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \sub_reg_196_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \sub_reg_196_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \sub_reg_196_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \sub_reg_196_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal \NLW_sub_reg_196_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \icmp_ln3231_reg_201[0]_i_3\ : label is "soft_lutpair700";
  attribute SOFT_HLUTNM of \sub_reg_196[0]_i_1\ : label is "soft_lutpair700";
begin
  Q(11 downto 0) <= \^q\(11 downto 0);
\d_read_reg_26_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_26_reg[11]_0\(0),
      Q => \^q\(0),
      R => '0'
    );
\d_read_reg_26_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_26_reg[11]_0\(10),
      Q => \^q\(10),
      R => '0'
    );
\d_read_reg_26_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_26_reg[11]_0\(11),
      Q => \^q\(11),
      R => '0'
    );
\d_read_reg_26_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_26_reg[11]_0\(1),
      Q => \^q\(1),
      R => '0'
    );
\d_read_reg_26_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_26_reg[11]_0\(2),
      Q => \^q\(2),
      R => '0'
    );
\d_read_reg_26_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_26_reg[11]_0\(3),
      Q => \^q\(3),
      R => '0'
    );
\d_read_reg_26_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_26_reg[11]_0\(4),
      Q => \^q\(4),
      R => '0'
    );
\d_read_reg_26_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_26_reg[11]_0\(5),
      Q => \^q\(5),
      R => '0'
    );
\d_read_reg_26_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_26_reg[11]_0\(6),
      Q => \^q\(6),
      R => '0'
    );
\d_read_reg_26_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_26_reg[11]_0\(7),
      Q => \^q\(7),
      R => '0'
    );
\d_read_reg_26_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_26_reg[11]_0\(8),
      Q => \^q\(8),
      R => '0'
    );
\d_read_reg_26_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_26_reg[11]_0\(9),
      Q => \^q\(9),
      R => '0'
    );
\icmp_ln3231_reg_201[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => \icmp_ln3231_reg_201[0]_i_2_n_9\,
      I1 => \icmp_ln3231_reg_201[0]_i_3_n_9\,
      I2 => \icmp_ln3231_reg_201[0]_i_4_n_9\,
      I3 => \icmp_ln3231_reg_201_reg[0]\(0),
      I4 => \icmp_ln3231_reg_201_reg[0]_0\,
      O => \ap_CS_fsm_reg[1]\
    );
\icmp_ln3231_reg_201[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(8),
      I2 => \^q\(9),
      I3 => \^q\(10),
      I4 => \^q\(11),
      I5 => \icmp_ln3231_reg_201_reg[0]\(0),
      O => \icmp_ln3231_reg_201[0]_i_2_n_9\
    );
\icmp_ln3231_reg_201[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => \icmp_ln3231_reg_201[0]_i_3_n_9\
    );
\icmp_ln3231_reg_201[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(5),
      I2 => \^q\(4),
      I3 => \^q\(3),
      O => \icmp_ln3231_reg_201[0]_i_4_n_9\
    );
\sub_reg_196[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => D(0)
    );
\sub_reg_196[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(11),
      O => \sub_reg_196[12]_i_2_n_9\
    );
\sub_reg_196[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(10),
      O => \sub_reg_196[12]_i_3_n_9\
    );
\sub_reg_196[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(9),
      O => \sub_reg_196[12]_i_4_n_9\
    );
\sub_reg_196[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(4),
      O => \sub_reg_196[4]_i_2_n_9\
    );
\sub_reg_196[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(3),
      O => \sub_reg_196[4]_i_3_n_9\
    );
\sub_reg_196[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      O => \sub_reg_196[4]_i_4_n_9\
    );
\sub_reg_196[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      O => \sub_reg_196[4]_i_5_n_9\
    );
\sub_reg_196[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(8),
      O => \sub_reg_196[8]_i_2_n_9\
    );
\sub_reg_196[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(7),
      O => \sub_reg_196[8]_i_3_n_9\
    );
\sub_reg_196[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(6),
      O => \sub_reg_196[8]_i_4_n_9\
    );
\sub_reg_196[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(5),
      O => \sub_reg_196[8]_i_5_n_9\
    );
\sub_reg_196_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_reg_196_reg[8]_i_1_n_9\,
      CO(3) => \NLW_sub_reg_196_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \sub_reg_196_reg[12]_i_1_n_10\,
      CO(1) => \sub_reg_196_reg[12]_i_1_n_11\,
      CO(0) => \sub_reg_196_reg[12]_i_1_n_12\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \^q\(11 downto 9),
      O(3 downto 0) => D(12 downto 9),
      S(3) => '1',
      S(2) => \sub_reg_196[12]_i_2_n_9\,
      S(1) => \sub_reg_196[12]_i_3_n_9\,
      S(0) => \sub_reg_196[12]_i_4_n_9\
    );
\sub_reg_196_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sub_reg_196_reg[4]_i_1_n_9\,
      CO(2) => \sub_reg_196_reg[4]_i_1_n_10\,
      CO(1) => \sub_reg_196_reg[4]_i_1_n_11\,
      CO(0) => \sub_reg_196_reg[4]_i_1_n_12\,
      CYINIT => \^q\(0),
      DI(3 downto 0) => \^q\(4 downto 1),
      O(3 downto 0) => D(4 downto 1),
      S(3) => \sub_reg_196[4]_i_2_n_9\,
      S(2) => \sub_reg_196[4]_i_3_n_9\,
      S(1) => \sub_reg_196[4]_i_4_n_9\,
      S(0) => \sub_reg_196[4]_i_5_n_9\
    );
\sub_reg_196_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_reg_196_reg[4]_i_1_n_9\,
      CO(3) => \sub_reg_196_reg[8]_i_1_n_9\,
      CO(2) => \sub_reg_196_reg[8]_i_1_n_10\,
      CO(1) => \sub_reg_196_reg[8]_i_1_n_11\,
      CO(0) => \sub_reg_196_reg[8]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(8 downto 5),
      O(3 downto 0) => D(8 downto 5),
      S(3) => \sub_reg_196[8]_i_2_n_9\,
      S(2) => \sub_reg_196[8]_i_3_n_9\,
      S(1) => \sub_reg_196[8]_i_4_n_9\,
      S(0) => \sub_reg_196[8]_i_5_n_9\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_reg_unsigned_short_s is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \d_read_reg_22_reg[11]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \d_read_reg_22_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \d_read_reg_22_reg[11]_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_clk : in STD_LOGIC
  );
end main_design_v_mix_0_0_reg_unsigned_short_s;

architecture STRUCTURE of main_design_v_mix_0_0_reg_unsigned_short_s is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  E(0) <= \^e\(0);
\d_read_reg_22[11]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(0),
      I1 => \d_read_reg_22_reg[0]_0\(0),
      O => \^e\(0)
    );
\d_read_reg_22_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \d_read_reg_22_reg[11]_1\(0),
      Q => \d_read_reg_22_reg[11]_0\(0),
      R => '0'
    );
\d_read_reg_22_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \d_read_reg_22_reg[11]_1\(10),
      Q => \d_read_reg_22_reg[11]_0\(10),
      R => '0'
    );
\d_read_reg_22_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \d_read_reg_22_reg[11]_1\(11),
      Q => \d_read_reg_22_reg[11]_0\(11),
      R => '0'
    );
\d_read_reg_22_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \d_read_reg_22_reg[11]_1\(1),
      Q => \d_read_reg_22_reg[11]_0\(1),
      R => '0'
    );
\d_read_reg_22_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \d_read_reg_22_reg[11]_1\(2),
      Q => \d_read_reg_22_reg[11]_0\(2),
      R => '0'
    );
\d_read_reg_22_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \d_read_reg_22_reg[11]_1\(3),
      Q => \d_read_reg_22_reg[11]_0\(3),
      R => '0'
    );
\d_read_reg_22_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \d_read_reg_22_reg[11]_1\(4),
      Q => \d_read_reg_22_reg[11]_0\(4),
      R => '0'
    );
\d_read_reg_22_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \d_read_reg_22_reg[11]_1\(5),
      Q => \d_read_reg_22_reg[11]_0\(5),
      R => '0'
    );
\d_read_reg_22_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \d_read_reg_22_reg[11]_1\(6),
      Q => \d_read_reg_22_reg[11]_0\(6),
      R => '0'
    );
\d_read_reg_22_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \d_read_reg_22_reg[11]_1\(7),
      Q => \d_read_reg_22_reg[11]_0\(7),
      R => '0'
    );
\d_read_reg_22_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \d_read_reg_22_reg[11]_1\(8),
      Q => \d_read_reg_22_reg[11]_0\(8),
      R => '0'
    );
\d_read_reg_22_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \d_read_reg_22_reg[11]_1\(9),
      Q => \d_read_reg_22_reg[11]_0\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_reg_unsigned_short_s_123 is
  port (
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \d_read_reg_22_reg[11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_design_v_mix_0_0_reg_unsigned_short_s_123 : entity is "main_design_v_mix_0_0_reg_unsigned_short_s";
end main_design_v_mix_0_0_reg_unsigned_short_s_123;

architecture STRUCTURE of main_design_v_mix_0_0_reg_unsigned_short_s_123 is
begin
\d_read_reg_22_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_22_reg[11]_0\(0),
      Q => Q(0),
      R => '0'
    );
\d_read_reg_22_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_22_reg[11]_0\(10),
      Q => Q(10),
      R => '0'
    );
\d_read_reg_22_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_22_reg[11]_0\(11),
      Q => Q(11),
      R => '0'
    );
\d_read_reg_22_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_22_reg[11]_0\(1),
      Q => Q(1),
      R => '0'
    );
\d_read_reg_22_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_22_reg[11]_0\(2),
      Q => Q(2),
      R => '0'
    );
\d_read_reg_22_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_22_reg[11]_0\(3),
      Q => Q(3),
      R => '0'
    );
\d_read_reg_22_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_22_reg[11]_0\(4),
      Q => Q(4),
      R => '0'
    );
\d_read_reg_22_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_22_reg[11]_0\(5),
      Q => Q(5),
      R => '0'
    );
\d_read_reg_22_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_22_reg[11]_0\(6),
      Q => Q(6),
      R => '0'
    );
\d_read_reg_22_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_22_reg[11]_0\(7),
      Q => Q(7),
      R => '0'
    );
\d_read_reg_22_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_22_reg[11]_0\(8),
      Q => Q(8),
      R => '0'
    );
\d_read_reg_22_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_22_reg[11]_0\(9),
      Q => Q(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_reg_unsigned_short_s_127 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \d_read_reg_22_reg[11]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    AXIvideo2MultiPixStream_5_U0_HwReg_layerWidth_1_val_c24_write : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \d_read_reg_22_reg[11]_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_design_v_mix_0_0_reg_unsigned_short_s_127 : entity is "main_design_v_mix_0_0_reg_unsigned_short_s";
end main_design_v_mix_0_0_reg_unsigned_short_s_127;

architecture STRUCTURE of main_design_v_mix_0_0_reg_unsigned_short_s_127 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  E(0) <= \^e\(0);
\d_read_reg_22[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => AXIvideo2MultiPixStream_5_U0_HwReg_layerWidth_1_val_c24_write,
      I1 => Q(0),
      O => \^e\(0)
    );
\d_read_reg_22_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \d_read_reg_22_reg[11]_1\(0),
      Q => \d_read_reg_22_reg[11]_0\(0),
      R => '0'
    );
\d_read_reg_22_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \d_read_reg_22_reg[11]_1\(10),
      Q => \d_read_reg_22_reg[11]_0\(10),
      R => '0'
    );
\d_read_reg_22_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \d_read_reg_22_reg[11]_1\(11),
      Q => \d_read_reg_22_reg[11]_0\(11),
      R => '0'
    );
\d_read_reg_22_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \d_read_reg_22_reg[11]_1\(1),
      Q => \d_read_reg_22_reg[11]_0\(1),
      R => '0'
    );
\d_read_reg_22_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \d_read_reg_22_reg[11]_1\(2),
      Q => \d_read_reg_22_reg[11]_0\(2),
      R => '0'
    );
\d_read_reg_22_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \d_read_reg_22_reg[11]_1\(3),
      Q => \d_read_reg_22_reg[11]_0\(3),
      R => '0'
    );
\d_read_reg_22_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \d_read_reg_22_reg[11]_1\(4),
      Q => \d_read_reg_22_reg[11]_0\(4),
      R => '0'
    );
\d_read_reg_22_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \d_read_reg_22_reg[11]_1\(5),
      Q => \d_read_reg_22_reg[11]_0\(5),
      R => '0'
    );
\d_read_reg_22_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \d_read_reg_22_reg[11]_1\(6),
      Q => \d_read_reg_22_reg[11]_0\(6),
      R => '0'
    );
\d_read_reg_22_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \d_read_reg_22_reg[11]_1\(7),
      Q => \d_read_reg_22_reg[11]_0\(7),
      R => '0'
    );
\d_read_reg_22_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \d_read_reg_22_reg[11]_1\(8),
      Q => \d_read_reg_22_reg[11]_0\(8),
      R => '0'
    );
\d_read_reg_22_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \d_read_reg_22_reg[11]_1\(9),
      Q => \d_read_reg_22_reg[11]_0\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_reg_unsigned_short_s_128 is
  port (
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \d_read_reg_22_reg[11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_design_v_mix_0_0_reg_unsigned_short_s_128 : entity is "main_design_v_mix_0_0_reg_unsigned_short_s";
end main_design_v_mix_0_0_reg_unsigned_short_s_128;

architecture STRUCTURE of main_design_v_mix_0_0_reg_unsigned_short_s_128 is
begin
\d_read_reg_22_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_22_reg[11]_0\(0),
      Q => Q(0),
      R => '0'
    );
\d_read_reg_22_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_22_reg[11]_0\(10),
      Q => Q(10),
      R => '0'
    );
\d_read_reg_22_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_22_reg[11]_0\(11),
      Q => Q(11),
      R => '0'
    );
\d_read_reg_22_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_22_reg[11]_0\(1),
      Q => Q(1),
      R => '0'
    );
\d_read_reg_22_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_22_reg[11]_0\(2),
      Q => Q(2),
      R => '0'
    );
\d_read_reg_22_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_22_reg[11]_0\(3),
      Q => Q(3),
      R => '0'
    );
\d_read_reg_22_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_22_reg[11]_0\(4),
      Q => Q(4),
      R => '0'
    );
\d_read_reg_22_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_22_reg[11]_0\(5),
      Q => Q(5),
      R => '0'
    );
\d_read_reg_22_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_22_reg[11]_0\(6),
      Q => Q(6),
      R => '0'
    );
\d_read_reg_22_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_22_reg[11]_0\(7),
      Q => Q(7),
      R => '0'
    );
\d_read_reg_22_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_22_reg[11]_0\(8),
      Q => Q(8),
      R => '0'
    );
\d_read_reg_22_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_22_reg[11]_0\(9),
      Q => Q(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_regslice_both is
  port (
    m_axis_video_TREADY_int_regslice : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_done_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[4]\ : out STD_LOGIC;
    m_axis_video_TDATA : out STD_LOGIC_VECTOR ( 23 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TREADY : in STD_LOGIC;
    ack_in_t_reg_0 : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    \ap_CS_fsm_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_done : in STD_LOGIC;
    \ap_CS_fsm_reg[4]_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_p2_reg[23]_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \data_p1_reg[23]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_p1_reg[15]_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \data_p1_reg[15]_1\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \data_p1_reg[16]_0\ : in STD_LOGIC
  );
end main_design_v_mix_0_0_regslice_both;

architecture STRUCTURE of main_design_v_mix_0_0_regslice_both is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ack_in_t_i_1__7_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[4]_i_2_n_9\ : STD_LOGIC;
  signal data_p2 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \^m_axis_video_tready_int_regslice\ : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal p_0_in : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \state[0]_i_1__2_n_9\ : STD_LOGIC;
  signal \^state_reg[1]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__8\ : label is "soft_lutpair850";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute SOFT_HLUTNM of \ack_in_t_i_1__7\ : label is "soft_lutpair850";
  attribute SOFT_HLUTNM of \ap_CS_fsm[4]_i_2\ : label is "soft_lutpair851";
  attribute SOFT_HLUTNM of int_ap_start_i_2 : label is "soft_lutpair851";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  m_axis_video_TREADY_int_regslice <= \^m_axis_video_tready_int_regslice\;
  \state_reg[1]_0\(1 downto 0) <= \^state_reg[1]_0\(1 downto 0);
\FSM_sequential_state[1]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"18184D48"
    )
        port map (
      I0 => \^q\(0),
      I1 => m_axis_video_TREADY,
      I2 => \^q\(1),
      I3 => \^m_axis_video_tready_int_regslice\,
      I4 => ack_in_t_reg_0,
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(0),
      Q => \^q\(0),
      R => SR(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \^q\(1),
      R => SR(0)
    );
\ack_in_t_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0FCE0FF"
    )
        port map (
      I0 => ack_in_t_reg_0,
      I1 => m_axis_video_TREADY,
      I2 => \^m_axis_video_tready_int_regslice\,
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \ack_in_t_i_1__7_n_9\
    );
ack_in_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ack_in_t_i_1__7_n_9\,
      Q => \^m_axis_video_tready_int_regslice\,
      R => SR(0)
    );
\ap_CS_fsm[0]_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5DF5555F0CF0000"
    )
        port map (
      I0 => ap_start,
      I1 => m_axis_video_TREADY,
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \ap_CS_fsm_reg[0]\(2),
      I5 => \ap_CS_fsm_reg[0]\(0),
      O => ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_done_reg(0)
    );
\ap_CS_fsm[4]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_done,
      I1 => \ap_CS_fsm_reg[4]_0\,
      I2 => \ap_CS_fsm_reg[0]\(1),
      I3 => \ap_CS_fsm[4]_i_2_n_9\,
      O => ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_done_reg(1)
    );
\ap_CS_fsm[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2600"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => m_axis_video_TREADY,
      I3 => \ap_CS_fsm_reg[0]\(2),
      O => \ap_CS_fsm[4]_i_2_n_9\
    );
\data_p1[0]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0CCF0AAAACCF0"
    )
        port map (
      I0 => data_p2(0),
      I1 => \data_p1_reg[15]_0\(8),
      I2 => \data_p1_reg[15]_1\(8),
      I3 => \data_p1_reg[16]_0\,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => p_0_in(0)
    );
\data_p1[10]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0CCF0AAAACCF0"
    )
        port map (
      I0 => data_p2(10),
      I1 => \data_p1_reg[15]_0\(18),
      I2 => \data_p1_reg[15]_1\(18),
      I3 => \data_p1_reg[16]_0\,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => p_0_in(10)
    );
\data_p1[11]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0CCF0AAAACCF0"
    )
        port map (
      I0 => data_p2(11),
      I1 => \data_p1_reg[15]_0\(19),
      I2 => \data_p1_reg[15]_1\(19),
      I3 => \data_p1_reg[16]_0\,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => p_0_in(11)
    );
\data_p1[12]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0CCF0AAAACCF0"
    )
        port map (
      I0 => data_p2(12),
      I1 => \data_p1_reg[15]_0\(20),
      I2 => \data_p1_reg[15]_1\(20),
      I3 => \data_p1_reg[16]_0\,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => p_0_in(12)
    );
\data_p1[13]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0CCF0AAAACCF0"
    )
        port map (
      I0 => data_p2(13),
      I1 => \data_p1_reg[15]_0\(21),
      I2 => \data_p1_reg[15]_1\(21),
      I3 => \data_p1_reg[16]_0\,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => p_0_in(13)
    );
\data_p1[14]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0CCF0AAAACCF0"
    )
        port map (
      I0 => data_p2(14),
      I1 => \data_p1_reg[15]_0\(22),
      I2 => \data_p1_reg[15]_1\(22),
      I3 => \data_p1_reg[16]_0\,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => p_0_in(14)
    );
\data_p1[15]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0CCF0AAAACCF0"
    )
        port map (
      I0 => data_p2(15),
      I1 => \data_p1_reg[15]_0\(23),
      I2 => \data_p1_reg[15]_1\(23),
      I3 => \data_p1_reg[16]_0\,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => p_0_in(15)
    );
\data_p1[16]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0CCF0AAAACCF0"
    )
        port map (
      I0 => data_p2(16),
      I1 => \data_p1_reg[15]_0\(0),
      I2 => \data_p1_reg[15]_1\(0),
      I3 => \data_p1_reg[16]_0\,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => p_0_in(16)
    );
\data_p1[17]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0CCF0AAAACCF0"
    )
        port map (
      I0 => data_p2(17),
      I1 => \data_p1_reg[15]_0\(1),
      I2 => \data_p1_reg[15]_1\(1),
      I3 => \data_p1_reg[16]_0\,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => p_0_in(17)
    );
\data_p1[18]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0CCF0AAAACCF0"
    )
        port map (
      I0 => data_p2(18),
      I1 => \data_p1_reg[15]_0\(2),
      I2 => \data_p1_reg[15]_1\(2),
      I3 => \data_p1_reg[16]_0\,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => p_0_in(18)
    );
\data_p1[19]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0CCF0AAAACCF0"
    )
        port map (
      I0 => data_p2(19),
      I1 => \data_p1_reg[15]_0\(3),
      I2 => \data_p1_reg[15]_1\(3),
      I3 => \data_p1_reg[16]_0\,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => p_0_in(19)
    );
\data_p1[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0CCF0AAAACCF0"
    )
        port map (
      I0 => data_p2(1),
      I1 => \data_p1_reg[15]_0\(9),
      I2 => \data_p1_reg[15]_1\(9),
      I3 => \data_p1_reg[16]_0\,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => p_0_in(1)
    );
\data_p1[20]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0CCF0AAAACCF0"
    )
        port map (
      I0 => data_p2(20),
      I1 => \data_p1_reg[15]_0\(4),
      I2 => \data_p1_reg[15]_1\(4),
      I3 => \data_p1_reg[16]_0\,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => p_0_in(20)
    );
\data_p1[21]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0CCF0AAAACCF0"
    )
        port map (
      I0 => data_p2(21),
      I1 => \data_p1_reg[15]_0\(5),
      I2 => \data_p1_reg[15]_1\(5),
      I3 => \data_p1_reg[16]_0\,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => p_0_in(21)
    );
\data_p1[22]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0CCF0AAAACCF0"
    )
        port map (
      I0 => data_p2(22),
      I1 => \data_p1_reg[15]_0\(6),
      I2 => \data_p1_reg[15]_1\(6),
      I3 => \data_p1_reg[16]_0\,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => p_0_in(22)
    );
\data_p1[23]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0CCF0AAAACCF0"
    )
        port map (
      I0 => data_p2(23),
      I1 => \data_p1_reg[15]_0\(7),
      I2 => \data_p1_reg[15]_1\(7),
      I3 => \data_p1_reg[16]_0\,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => p_0_in(23)
    );
\data_p1[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0CCF0AAAACCF0"
    )
        port map (
      I0 => data_p2(2),
      I1 => \data_p1_reg[15]_0\(10),
      I2 => \data_p1_reg[15]_1\(10),
      I3 => \data_p1_reg[16]_0\,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => p_0_in(2)
    );
\data_p1[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0CCF0AAAACCF0"
    )
        port map (
      I0 => data_p2(3),
      I1 => \data_p1_reg[15]_0\(11),
      I2 => \data_p1_reg[15]_1\(11),
      I3 => \data_p1_reg[16]_0\,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => p_0_in(3)
    );
\data_p1[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0CCF0AAAACCF0"
    )
        port map (
      I0 => data_p2(4),
      I1 => \data_p1_reg[15]_0\(12),
      I2 => \data_p1_reg[15]_1\(12),
      I3 => \data_p1_reg[16]_0\,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => p_0_in(4)
    );
\data_p1[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0CCF0AAAACCF0"
    )
        port map (
      I0 => data_p2(5),
      I1 => \data_p1_reg[15]_0\(13),
      I2 => \data_p1_reg[15]_1\(13),
      I3 => \data_p1_reg[16]_0\,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => p_0_in(5)
    );
\data_p1[6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0CCF0AAAACCF0"
    )
        port map (
      I0 => data_p2(6),
      I1 => \data_p1_reg[15]_0\(14),
      I2 => \data_p1_reg[15]_1\(14),
      I3 => \data_p1_reg[16]_0\,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => p_0_in(6)
    );
\data_p1[7]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0CCF0AAAACCF0"
    )
        port map (
      I0 => data_p2(7),
      I1 => \data_p1_reg[15]_0\(15),
      I2 => \data_p1_reg[15]_1\(15),
      I3 => \data_p1_reg[16]_0\,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => p_0_in(7)
    );
\data_p1[8]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0CCF0AAAACCF0"
    )
        port map (
      I0 => data_p2(8),
      I1 => \data_p1_reg[15]_0\(16),
      I2 => \data_p1_reg[15]_1\(16),
      I3 => \data_p1_reg[16]_0\,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => p_0_in(8)
    );
\data_p1[9]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0CCF0AAAACCF0"
    )
        port map (
      I0 => data_p2(9),
      I1 => \data_p1_reg[15]_0\(17),
      I2 => \data_p1_reg[15]_1\(17),
      I3 => \data_p1_reg[16]_0\,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => p_0_in(9)
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p1_reg[23]_0\(0),
      D => p_0_in(0),
      Q => m_axis_video_TDATA(0),
      R => '0'
    );
\data_p1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p1_reg[23]_0\(0),
      D => p_0_in(10),
      Q => m_axis_video_TDATA(10),
      R => '0'
    );
\data_p1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p1_reg[23]_0\(0),
      D => p_0_in(11),
      Q => m_axis_video_TDATA(11),
      R => '0'
    );
\data_p1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p1_reg[23]_0\(0),
      D => p_0_in(12),
      Q => m_axis_video_TDATA(12),
      R => '0'
    );
\data_p1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p1_reg[23]_0\(0),
      D => p_0_in(13),
      Q => m_axis_video_TDATA(13),
      R => '0'
    );
\data_p1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p1_reg[23]_0\(0),
      D => p_0_in(14),
      Q => m_axis_video_TDATA(14),
      R => '0'
    );
\data_p1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p1_reg[23]_0\(0),
      D => p_0_in(15),
      Q => m_axis_video_TDATA(15),
      R => '0'
    );
\data_p1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p1_reg[23]_0\(0),
      D => p_0_in(16),
      Q => m_axis_video_TDATA(16),
      R => '0'
    );
\data_p1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p1_reg[23]_0\(0),
      D => p_0_in(17),
      Q => m_axis_video_TDATA(17),
      R => '0'
    );
\data_p1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p1_reg[23]_0\(0),
      D => p_0_in(18),
      Q => m_axis_video_TDATA(18),
      R => '0'
    );
\data_p1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p1_reg[23]_0\(0),
      D => p_0_in(19),
      Q => m_axis_video_TDATA(19),
      R => '0'
    );
\data_p1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p1_reg[23]_0\(0),
      D => p_0_in(1),
      Q => m_axis_video_TDATA(1),
      R => '0'
    );
\data_p1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p1_reg[23]_0\(0),
      D => p_0_in(20),
      Q => m_axis_video_TDATA(20),
      R => '0'
    );
\data_p1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p1_reg[23]_0\(0),
      D => p_0_in(21),
      Q => m_axis_video_TDATA(21),
      R => '0'
    );
\data_p1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p1_reg[23]_0\(0),
      D => p_0_in(22),
      Q => m_axis_video_TDATA(22),
      R => '0'
    );
\data_p1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p1_reg[23]_0\(0),
      D => p_0_in(23),
      Q => m_axis_video_TDATA(23),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p1_reg[23]_0\(0),
      D => p_0_in(2),
      Q => m_axis_video_TDATA(2),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p1_reg[23]_0\(0),
      D => p_0_in(3),
      Q => m_axis_video_TDATA(3),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p1_reg[23]_0\(0),
      D => p_0_in(4),
      Q => m_axis_video_TDATA(4),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p1_reg[23]_0\(0),
      D => p_0_in(5),
      Q => m_axis_video_TDATA(5),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p1_reg[23]_0\(0),
      D => p_0_in(6),
      Q => m_axis_video_TDATA(6),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p1_reg[23]_0\(0),
      D => p_0_in(7),
      Q => m_axis_video_TDATA(7),
      R => '0'
    );
\data_p1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p1_reg[23]_0\(0),
      D => p_0_in(8),
      Q => m_axis_video_TDATA(8),
      R => '0'
    );
\data_p1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p1_reg[23]_0\(0),
      D => p_0_in(9),
      Q => m_axis_video_TDATA(9),
      R => '0'
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[23]_0\(0),
      Q => data_p2(0),
      R => '0'
    );
\data_p2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[23]_0\(10),
      Q => data_p2(10),
      R => '0'
    );
\data_p2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[23]_0\(11),
      Q => data_p2(11),
      R => '0'
    );
\data_p2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[23]_0\(12),
      Q => data_p2(12),
      R => '0'
    );
\data_p2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[23]_0\(13),
      Q => data_p2(13),
      R => '0'
    );
\data_p2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[23]_0\(14),
      Q => data_p2(14),
      R => '0'
    );
\data_p2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[23]_0\(15),
      Q => data_p2(15),
      R => '0'
    );
\data_p2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[23]_0\(16),
      Q => data_p2(16),
      R => '0'
    );
\data_p2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[23]_0\(17),
      Q => data_p2(17),
      R => '0'
    );
\data_p2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[23]_0\(18),
      Q => data_p2(18),
      R => '0'
    );
\data_p2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[23]_0\(19),
      Q => data_p2(19),
      R => '0'
    );
\data_p2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[23]_0\(1),
      Q => data_p2(1),
      R => '0'
    );
\data_p2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[23]_0\(20),
      Q => data_p2(20),
      R => '0'
    );
\data_p2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[23]_0\(21),
      Q => data_p2(21),
      R => '0'
    );
\data_p2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[23]_0\(22),
      Q => data_p2(22),
      R => '0'
    );
\data_p2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[23]_0\(23),
      Q => data_p2(23),
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[23]_0\(2),
      Q => data_p2(2),
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[23]_0\(3),
      Q => data_p2(3),
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[23]_0\(4),
      Q => data_p2(4),
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[23]_0\(5),
      Q => data_p2(5),
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[23]_0\(6),
      Q => data_p2(6),
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[23]_0\(7),
      Q => data_p2(7),
      R => '0'
    );
\data_p2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[23]_0\(8),
      Q => data_p2(8),
      R => '0'
    );
\data_p2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[23]_0\(9),
      Q => data_p2(9),
      R => '0'
    );
int_ap_start_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A282"
    )
        port map (
      I0 => \ap_CS_fsm_reg[0]\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => m_axis_video_TREADY,
      O => \ap_CS_fsm_reg[4]\
    );
\state[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4CFC4CCC"
    )
        port map (
      I0 => m_axis_video_TREADY,
      I1 => \^state_reg[1]_0\(0),
      I2 => \^state_reg[1]_0\(1),
      I3 => ack_in_t_reg_0,
      I4 => \^m_axis_video_tready_int_regslice\,
      O => \state[0]_i_1__2_n_9\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1__2_n_9\,
      Q => \^state_reg[1]_0\(0),
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state_reg[1]_1\(0),
      Q => \^state_reg[1]_0\(1),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_regslice_both_1 is
  port (
    vld_out : out STD_LOGIC;
    data_out : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ack_in_t_reg_0 : out STD_LOGIC;
    s_axis_video1_TREADY_int_regslice : in STD_LOGIC;
    s_axis_video1_TVALID : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    s_axis_video1_TDATA : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_design_v_mix_0_0_regslice_both_1 : entity is "main_design_v_mix_0_0_regslice_both";
end main_design_v_mix_0_0_regslice_both_1;

architecture STRUCTURE of main_design_v_mix_0_0_regslice_both_1 is
  signal \ack_in_t_i_1__1_n_9\ : STD_LOGIC;
  signal \^ack_in_t_reg_0\ : STD_LOGIC;
  signal data_p2 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal load_p1 : STD_LOGIC;
  signal load_p2 : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1__0_n_9\ : STD_LOGIC;
  signal \state[1]_i_1__0_n_9\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^vld_out\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__2\ : label is "soft_lutpair854";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute SOFT_HLUTNM of \ack_in_t_i_1__1\ : label is "soft_lutpair854";
begin
  ack_in_t_reg_0 <= \^ack_in_t_reg_0\;
  vld_out <= \^vld_out\;
\FSM_sequential_state[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0602"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => s_axis_video1_TREADY_int_regslice,
      I3 => s_axis_video1_TVALID,
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4D184818"
    )
        port map (
      I0 => \state__0\(0),
      I1 => s_axis_video1_TREADY_int_regslice,
      I2 => \state__0\(1),
      I3 => s_axis_video1_TVALID,
      I4 => \^ack_in_t_reg_0\,
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => SR(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => SR(0)
    );
\ack_in_t_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0FCD0FF"
    )
        port map (
      I0 => s_axis_video1_TVALID,
      I1 => s_axis_video1_TREADY_int_regslice,
      I2 => \^ack_in_t_reg_0\,
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      O => \ack_in_t_i_1__1_n_9\
    );
ack_in_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ack_in_t_i_1__1_n_9\,
      Q => \^ack_in_t_reg_0\,
      R => SR(0)
    );
\data_p1[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(0),
      I1 => s_axis_video1_TDATA(0),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => p_0_in(0)
    );
\data_p1[10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(10),
      I1 => s_axis_video1_TDATA(10),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => p_0_in(10)
    );
\data_p1[11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(11),
      I1 => s_axis_video1_TDATA(11),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => p_0_in(11)
    );
\data_p1[12]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(12),
      I1 => s_axis_video1_TDATA(12),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => p_0_in(12)
    );
\data_p1[13]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(13),
      I1 => s_axis_video1_TDATA(13),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => p_0_in(13)
    );
\data_p1[14]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(14),
      I1 => s_axis_video1_TDATA(14),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => p_0_in(14)
    );
\data_p1[15]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(15),
      I1 => s_axis_video1_TDATA(15),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => p_0_in(15)
    );
\data_p1[16]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(16),
      I1 => s_axis_video1_TDATA(16),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => p_0_in(16)
    );
\data_p1[17]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(17),
      I1 => s_axis_video1_TDATA(17),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => p_0_in(17)
    );
\data_p1[18]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(18),
      I1 => s_axis_video1_TDATA(18),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => p_0_in(18)
    );
\data_p1[19]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(19),
      I1 => s_axis_video1_TDATA(19),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => p_0_in(19)
    );
\data_p1[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(1),
      I1 => s_axis_video1_TDATA(1),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => p_0_in(1)
    );
\data_p1[20]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(20),
      I1 => s_axis_video1_TDATA(20),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => p_0_in(20)
    );
\data_p1[21]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(21),
      I1 => s_axis_video1_TDATA(21),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => p_0_in(21)
    );
\data_p1[22]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(22),
      I1 => s_axis_video1_TDATA(22),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => p_0_in(22)
    );
\data_p1[23]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7210"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => s_axis_video1_TVALID,
      I3 => s_axis_video1_TREADY_int_regslice,
      O => load_p1
    );
\data_p1[23]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(23),
      I1 => s_axis_video1_TDATA(23),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => p_0_in(23)
    );
\data_p1[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(2),
      I1 => s_axis_video1_TDATA(2),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => p_0_in(2)
    );
\data_p1[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(3),
      I1 => s_axis_video1_TDATA(3),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => p_0_in(3)
    );
\data_p1[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(4),
      I1 => s_axis_video1_TDATA(4),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => p_0_in(4)
    );
\data_p1[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(5),
      I1 => s_axis_video1_TDATA(5),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => p_0_in(5)
    );
\data_p1[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(6),
      I1 => s_axis_video1_TDATA(6),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => p_0_in(6)
    );
\data_p1[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(7),
      I1 => s_axis_video1_TDATA(7),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => p_0_in(7)
    );
\data_p1[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(8),
      I1 => s_axis_video1_TDATA(8),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => p_0_in(8)
    );
\data_p1[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(9),
      I1 => s_axis_video1_TDATA(9),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => p_0_in(9)
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(0),
      Q => data_out(0),
      R => '0'
    );
\data_p1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(10),
      Q => data_out(10),
      R => '0'
    );
\data_p1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(11),
      Q => data_out(11),
      R => '0'
    );
\data_p1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(12),
      Q => data_out(12),
      R => '0'
    );
\data_p1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(13),
      Q => data_out(13),
      R => '0'
    );
\data_p1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(14),
      Q => data_out(14),
      R => '0'
    );
\data_p1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(15),
      Q => data_out(15),
      R => '0'
    );
\data_p1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(16),
      Q => data_out(16),
      R => '0'
    );
\data_p1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(17),
      Q => data_out(17),
      R => '0'
    );
\data_p1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(18),
      Q => data_out(18),
      R => '0'
    );
\data_p1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(19),
      Q => data_out(19),
      R => '0'
    );
\data_p1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(1),
      Q => data_out(1),
      R => '0'
    );
\data_p1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(20),
      Q => data_out(20),
      R => '0'
    );
\data_p1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(21),
      Q => data_out(21),
      R => '0'
    );
\data_p1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(22),
      Q => data_out(22),
      R => '0'
    );
\data_p1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(23),
      Q => data_out(23),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(2),
      Q => data_out(2),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(3),
      Q => data_out(3),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(4),
      Q => data_out(4),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(5),
      Q => data_out(5),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(6),
      Q => data_out(6),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(7),
      Q => data_out(7),
      R => '0'
    );
\data_p1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(8),
      Q => data_out(8),
      R => '0'
    );
\data_p1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(9),
      Q => data_out(9),
      R => '0'
    );
\data_p2[23]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axis_video1_TVALID,
      I1 => \^ack_in_t_reg_0\,
      O => load_p2
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => s_axis_video1_TDATA(0),
      Q => data_p2(0),
      R => '0'
    );
\data_p2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => s_axis_video1_TDATA(10),
      Q => data_p2(10),
      R => '0'
    );
\data_p2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => s_axis_video1_TDATA(11),
      Q => data_p2(11),
      R => '0'
    );
\data_p2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => s_axis_video1_TDATA(12),
      Q => data_p2(12),
      R => '0'
    );
\data_p2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => s_axis_video1_TDATA(13),
      Q => data_p2(13),
      R => '0'
    );
\data_p2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => s_axis_video1_TDATA(14),
      Q => data_p2(14),
      R => '0'
    );
\data_p2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => s_axis_video1_TDATA(15),
      Q => data_p2(15),
      R => '0'
    );
\data_p2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => s_axis_video1_TDATA(16),
      Q => data_p2(16),
      R => '0'
    );
\data_p2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => s_axis_video1_TDATA(17),
      Q => data_p2(17),
      R => '0'
    );
\data_p2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => s_axis_video1_TDATA(18),
      Q => data_p2(18),
      R => '0'
    );
\data_p2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => s_axis_video1_TDATA(19),
      Q => data_p2(19),
      R => '0'
    );
\data_p2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => s_axis_video1_TDATA(1),
      Q => data_p2(1),
      R => '0'
    );
\data_p2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => s_axis_video1_TDATA(20),
      Q => data_p2(20),
      R => '0'
    );
\data_p2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => s_axis_video1_TDATA(21),
      Q => data_p2(21),
      R => '0'
    );
\data_p2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => s_axis_video1_TDATA(22),
      Q => data_p2(22),
      R => '0'
    );
\data_p2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => s_axis_video1_TDATA(23),
      Q => data_p2(23),
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => s_axis_video1_TDATA(2),
      Q => data_p2(2),
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => s_axis_video1_TDATA(3),
      Q => data_p2(3),
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => s_axis_video1_TDATA(4),
      Q => data_p2(4),
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => s_axis_video1_TDATA(5),
      Q => data_p2(5),
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => s_axis_video1_TDATA(6),
      Q => data_p2(6),
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => s_axis_video1_TDATA(7),
      Q => data_p2(7),
      R => '0'
    );
\data_p2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => s_axis_video1_TDATA(8),
      Q => data_p2(8),
      R => '0'
    );
\data_p2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => s_axis_video1_TDATA(9),
      Q => data_p2(9),
      R => '0'
    );
\state[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCCC4C4C"
    )
        port map (
      I0 => s_axis_video1_TREADY_int_regslice,
      I1 => \^vld_out\,
      I2 => state(1),
      I3 => \^ack_in_t_reg_0\,
      I4 => s_axis_video1_TVALID,
      O => \state[0]_i_1__0_n_9\
    );
\state[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEFF"
    )
        port map (
      I0 => s_axis_video1_TREADY_int_regslice,
      I1 => state(1),
      I2 => s_axis_video1_TVALID,
      I3 => \^vld_out\,
      O => \state[1]_i_1__0_n_9\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1__0_n_9\,
      Q => \^vld_out\,
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1__0_n_9\,
      Q => state(1),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_regslice_both_4 is
  port (
    vld_out : out STD_LOGIC;
    data_out : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ack_in_t_reg_0 : out STD_LOGIC;
    s_axis_video2_TREADY_int_regslice : in STD_LOGIC;
    s_axis_video2_TVALID : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    s_axis_video2_TDATA : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_design_v_mix_0_0_regslice_both_4 : entity is "main_design_v_mix_0_0_regslice_both";
end main_design_v_mix_0_0_regslice_both_4;

architecture STRUCTURE of main_design_v_mix_0_0_regslice_both_4 is
  signal \ack_in_t_i_1__4_n_9\ : STD_LOGIC;
  signal \^ack_in_t_reg_0\ : STD_LOGIC;
  signal data_p2 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal load_p1 : STD_LOGIC;
  signal load_p2 : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1__1_n_9\ : STD_LOGIC;
  signal \state[1]_i_1__1_n_9\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^vld_out\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__5\ : label is "soft_lutpair857";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute SOFT_HLUTNM of \ack_in_t_i_1__4\ : label is "soft_lutpair857";
begin
  ack_in_t_reg_0 <= \^ack_in_t_reg_0\;
  vld_out <= \^vld_out\;
\FSM_sequential_state[0]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0602"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => s_axis_video2_TREADY_int_regslice,
      I3 => s_axis_video2_TVALID,
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4D184818"
    )
        port map (
      I0 => \state__0\(0),
      I1 => s_axis_video2_TREADY_int_regslice,
      I2 => \state__0\(1),
      I3 => s_axis_video2_TVALID,
      I4 => \^ack_in_t_reg_0\,
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => SR(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => SR(0)
    );
\ack_in_t_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0FCD0FF"
    )
        port map (
      I0 => s_axis_video2_TVALID,
      I1 => s_axis_video2_TREADY_int_regslice,
      I2 => \^ack_in_t_reg_0\,
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      O => \ack_in_t_i_1__4_n_9\
    );
ack_in_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ack_in_t_i_1__4_n_9\,
      Q => \^ack_in_t_reg_0\,
      R => SR(0)
    );
\data_p1[0]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(0),
      I1 => s_axis_video2_TDATA(0),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => p_0_in(0)
    );
\data_p1[10]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(10),
      I1 => s_axis_video2_TDATA(10),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => p_0_in(10)
    );
\data_p1[11]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(11),
      I1 => s_axis_video2_TDATA(11),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => p_0_in(11)
    );
\data_p1[12]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(12),
      I1 => s_axis_video2_TDATA(12),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => p_0_in(12)
    );
\data_p1[13]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(13),
      I1 => s_axis_video2_TDATA(13),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => p_0_in(13)
    );
\data_p1[14]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(14),
      I1 => s_axis_video2_TDATA(14),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => p_0_in(14)
    );
\data_p1[15]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(15),
      I1 => s_axis_video2_TDATA(15),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => p_0_in(15)
    );
\data_p1[16]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(16),
      I1 => s_axis_video2_TDATA(16),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => p_0_in(16)
    );
\data_p1[17]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(17),
      I1 => s_axis_video2_TDATA(17),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => p_0_in(17)
    );
\data_p1[18]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(18),
      I1 => s_axis_video2_TDATA(18),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => p_0_in(18)
    );
\data_p1[19]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(19),
      I1 => s_axis_video2_TDATA(19),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => p_0_in(19)
    );
\data_p1[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(1),
      I1 => s_axis_video2_TDATA(1),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => p_0_in(1)
    );
\data_p1[20]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(20),
      I1 => s_axis_video2_TDATA(20),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => p_0_in(20)
    );
\data_p1[21]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(21),
      I1 => s_axis_video2_TDATA(21),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => p_0_in(21)
    );
\data_p1[22]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(22),
      I1 => s_axis_video2_TDATA(22),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => p_0_in(22)
    );
\data_p1[23]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7210"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => s_axis_video2_TVALID,
      I3 => s_axis_video2_TREADY_int_regslice,
      O => load_p1
    );
\data_p1[23]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(23),
      I1 => s_axis_video2_TDATA(23),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => p_0_in(23)
    );
\data_p1[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(2),
      I1 => s_axis_video2_TDATA(2),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => p_0_in(2)
    );
\data_p1[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(3),
      I1 => s_axis_video2_TDATA(3),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => p_0_in(3)
    );
\data_p1[4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(4),
      I1 => s_axis_video2_TDATA(4),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => p_0_in(4)
    );
\data_p1[5]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(5),
      I1 => s_axis_video2_TDATA(5),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => p_0_in(5)
    );
\data_p1[6]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(6),
      I1 => s_axis_video2_TDATA(6),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => p_0_in(6)
    );
\data_p1[7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(7),
      I1 => s_axis_video2_TDATA(7),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => p_0_in(7)
    );
\data_p1[8]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(8),
      I1 => s_axis_video2_TDATA(8),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => p_0_in(8)
    );
\data_p1[9]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(9),
      I1 => s_axis_video2_TDATA(9),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => p_0_in(9)
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(0),
      Q => data_out(0),
      R => '0'
    );
\data_p1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(10),
      Q => data_out(10),
      R => '0'
    );
\data_p1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(11),
      Q => data_out(11),
      R => '0'
    );
\data_p1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(12),
      Q => data_out(12),
      R => '0'
    );
\data_p1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(13),
      Q => data_out(13),
      R => '0'
    );
\data_p1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(14),
      Q => data_out(14),
      R => '0'
    );
\data_p1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(15),
      Q => data_out(15),
      R => '0'
    );
\data_p1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(16),
      Q => data_out(16),
      R => '0'
    );
\data_p1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(17),
      Q => data_out(17),
      R => '0'
    );
\data_p1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(18),
      Q => data_out(18),
      R => '0'
    );
\data_p1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(19),
      Q => data_out(19),
      R => '0'
    );
\data_p1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(1),
      Q => data_out(1),
      R => '0'
    );
\data_p1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(20),
      Q => data_out(20),
      R => '0'
    );
\data_p1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(21),
      Q => data_out(21),
      R => '0'
    );
\data_p1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(22),
      Q => data_out(22),
      R => '0'
    );
\data_p1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(23),
      Q => data_out(23),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(2),
      Q => data_out(2),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(3),
      Q => data_out(3),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(4),
      Q => data_out(4),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(5),
      Q => data_out(5),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(6),
      Q => data_out(6),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(7),
      Q => data_out(7),
      R => '0'
    );
\data_p1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(8),
      Q => data_out(8),
      R => '0'
    );
\data_p1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(9),
      Q => data_out(9),
      R => '0'
    );
\data_p2[23]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axis_video2_TVALID,
      I1 => \^ack_in_t_reg_0\,
      O => load_p2
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => s_axis_video2_TDATA(0),
      Q => data_p2(0),
      R => '0'
    );
\data_p2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => s_axis_video2_TDATA(10),
      Q => data_p2(10),
      R => '0'
    );
\data_p2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => s_axis_video2_TDATA(11),
      Q => data_p2(11),
      R => '0'
    );
\data_p2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => s_axis_video2_TDATA(12),
      Q => data_p2(12),
      R => '0'
    );
\data_p2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => s_axis_video2_TDATA(13),
      Q => data_p2(13),
      R => '0'
    );
\data_p2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => s_axis_video2_TDATA(14),
      Q => data_p2(14),
      R => '0'
    );
\data_p2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => s_axis_video2_TDATA(15),
      Q => data_p2(15),
      R => '0'
    );
\data_p2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => s_axis_video2_TDATA(16),
      Q => data_p2(16),
      R => '0'
    );
\data_p2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => s_axis_video2_TDATA(17),
      Q => data_p2(17),
      R => '0'
    );
\data_p2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => s_axis_video2_TDATA(18),
      Q => data_p2(18),
      R => '0'
    );
\data_p2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => s_axis_video2_TDATA(19),
      Q => data_p2(19),
      R => '0'
    );
\data_p2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => s_axis_video2_TDATA(1),
      Q => data_p2(1),
      R => '0'
    );
\data_p2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => s_axis_video2_TDATA(20),
      Q => data_p2(20),
      R => '0'
    );
\data_p2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => s_axis_video2_TDATA(21),
      Q => data_p2(21),
      R => '0'
    );
\data_p2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => s_axis_video2_TDATA(22),
      Q => data_p2(22),
      R => '0'
    );
\data_p2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => s_axis_video2_TDATA(23),
      Q => data_p2(23),
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => s_axis_video2_TDATA(2),
      Q => data_p2(2),
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => s_axis_video2_TDATA(3),
      Q => data_p2(3),
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => s_axis_video2_TDATA(4),
      Q => data_p2(4),
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => s_axis_video2_TDATA(5),
      Q => data_p2(5),
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => s_axis_video2_TDATA(6),
      Q => data_p2(6),
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => s_axis_video2_TDATA(7),
      Q => data_p2(7),
      R => '0'
    );
\data_p2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => s_axis_video2_TDATA(8),
      Q => data_p2(8),
      R => '0'
    );
\data_p2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => s_axis_video2_TDATA(9),
      Q => data_p2(9),
      R => '0'
    );
\state[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCCC4C4C"
    )
        port map (
      I0 => s_axis_video2_TREADY_int_regslice,
      I1 => \^vld_out\,
      I2 => state(1),
      I3 => \^ack_in_t_reg_0\,
      I4 => s_axis_video2_TVALID,
      O => \state[0]_i_1__1_n_9\
    );
\state[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEFF"
    )
        port map (
      I0 => s_axis_video2_TREADY_int_regslice,
      I1 => state(1),
      I2 => s_axis_video2_TVALID,
      I3 => \^vld_out\,
      O => \state[1]_i_1__1_n_9\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1__1_n_9\,
      Q => \^vld_out\,
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1__1_n_9\,
      Q => state(1),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_regslice_both_7 is
  port (
    vld_out : out STD_LOGIC;
    data_out : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ack_in_t_reg_0 : out STD_LOGIC;
    s_axis_video_TREADY_int_regslice : in STD_LOGIC;
    s_axis_video_TVALID : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    s_axis_video_TDATA : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_design_v_mix_0_0_regslice_both_7 : entity is "main_design_v_mix_0_0_regslice_both";
end main_design_v_mix_0_0_regslice_both_7;

architecture STRUCTURE of main_design_v_mix_0_0_regslice_both_7 is
  signal ack_in_t_i_2_n_9 : STD_LOGIC;
  signal \^ack_in_t_reg_0\ : STD_LOGIC;
  signal data_p2 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal load_p1 : STD_LOGIC;
  signal load_p2 : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1_n_9\ : STD_LOGIC;
  signal \state[1]_i_1_n_9\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^vld_out\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1\ : label is "soft_lutpair860";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute SOFT_HLUTNM of ack_in_t_i_2 : label is "soft_lutpair860";
begin
  ack_in_t_reg_0 <= \^ack_in_t_reg_0\;
  vld_out <= \^vld_out\;
\FSM_sequential_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0602"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => s_axis_video_TREADY_int_regslice,
      I3 => s_axis_video_TVALID,
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4D184818"
    )
        port map (
      I0 => \state__0\(0),
      I1 => s_axis_video_TREADY_int_regslice,
      I2 => \state__0\(1),
      I3 => s_axis_video_TVALID,
      I4 => \^ack_in_t_reg_0\,
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => SR(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => SR(0)
    );
ack_in_t_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0FCD0FF"
    )
        port map (
      I0 => s_axis_video_TVALID,
      I1 => s_axis_video_TREADY_int_regslice,
      I2 => \^ack_in_t_reg_0\,
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      O => ack_in_t_i_2_n_9
    );
ack_in_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ack_in_t_i_2_n_9,
      Q => \^ack_in_t_reg_0\,
      R => SR(0)
    );
\data_p1[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(0),
      I1 => s_axis_video_TDATA(0),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => p_0_in(0)
    );
\data_p1[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(10),
      I1 => s_axis_video_TDATA(10),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => p_0_in(10)
    );
\data_p1[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(11),
      I1 => s_axis_video_TDATA(11),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => p_0_in(11)
    );
\data_p1[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(12),
      I1 => s_axis_video_TDATA(12),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => p_0_in(12)
    );
\data_p1[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(13),
      I1 => s_axis_video_TDATA(13),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => p_0_in(13)
    );
\data_p1[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(14),
      I1 => s_axis_video_TDATA(14),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => p_0_in(14)
    );
\data_p1[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(15),
      I1 => s_axis_video_TDATA(15),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => p_0_in(15)
    );
\data_p1[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(16),
      I1 => s_axis_video_TDATA(16),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => p_0_in(16)
    );
\data_p1[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(17),
      I1 => s_axis_video_TDATA(17),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => p_0_in(17)
    );
\data_p1[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(18),
      I1 => s_axis_video_TDATA(18),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => p_0_in(18)
    );
\data_p1[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(19),
      I1 => s_axis_video_TDATA(19),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => p_0_in(19)
    );
\data_p1[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(1),
      I1 => s_axis_video_TDATA(1),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => p_0_in(1)
    );
\data_p1[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(20),
      I1 => s_axis_video_TDATA(20),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => p_0_in(20)
    );
\data_p1[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(21),
      I1 => s_axis_video_TDATA(21),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => p_0_in(21)
    );
\data_p1[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(22),
      I1 => s_axis_video_TDATA(22),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => p_0_in(22)
    );
\data_p1[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7210"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => s_axis_video_TVALID,
      I3 => s_axis_video_TREADY_int_regslice,
      O => load_p1
    );
\data_p1[23]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(23),
      I1 => s_axis_video_TDATA(23),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => p_0_in(23)
    );
\data_p1[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(2),
      I1 => s_axis_video_TDATA(2),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => p_0_in(2)
    );
\data_p1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(3),
      I1 => s_axis_video_TDATA(3),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => p_0_in(3)
    );
\data_p1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(4),
      I1 => s_axis_video_TDATA(4),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => p_0_in(4)
    );
\data_p1[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(5),
      I1 => s_axis_video_TDATA(5),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => p_0_in(5)
    );
\data_p1[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(6),
      I1 => s_axis_video_TDATA(6),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => p_0_in(6)
    );
\data_p1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(7),
      I1 => s_axis_video_TDATA(7),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => p_0_in(7)
    );
\data_p1[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(8),
      I1 => s_axis_video_TDATA(8),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => p_0_in(8)
    );
\data_p1[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(9),
      I1 => s_axis_video_TDATA(9),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => p_0_in(9)
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(0),
      Q => data_out(0),
      R => '0'
    );
\data_p1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(10),
      Q => data_out(10),
      R => '0'
    );
\data_p1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(11),
      Q => data_out(11),
      R => '0'
    );
\data_p1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(12),
      Q => data_out(12),
      R => '0'
    );
\data_p1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(13),
      Q => data_out(13),
      R => '0'
    );
\data_p1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(14),
      Q => data_out(14),
      R => '0'
    );
\data_p1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(15),
      Q => data_out(15),
      R => '0'
    );
\data_p1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(16),
      Q => data_out(16),
      R => '0'
    );
\data_p1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(17),
      Q => data_out(17),
      R => '0'
    );
\data_p1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(18),
      Q => data_out(18),
      R => '0'
    );
\data_p1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(19),
      Q => data_out(19),
      R => '0'
    );
\data_p1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(1),
      Q => data_out(1),
      R => '0'
    );
\data_p1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(20),
      Q => data_out(20),
      R => '0'
    );
\data_p1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(21),
      Q => data_out(21),
      R => '0'
    );
\data_p1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(22),
      Q => data_out(22),
      R => '0'
    );
\data_p1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(23),
      Q => data_out(23),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(2),
      Q => data_out(2),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(3),
      Q => data_out(3),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(4),
      Q => data_out(4),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(5),
      Q => data_out(5),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(6),
      Q => data_out(6),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(7),
      Q => data_out(7),
      R => '0'
    );
\data_p1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(8),
      Q => data_out(8),
      R => '0'
    );
\data_p1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(9),
      Q => data_out(9),
      R => '0'
    );
\data_p2[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axis_video_TVALID,
      I1 => \^ack_in_t_reg_0\,
      O => load_p2
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => s_axis_video_TDATA(0),
      Q => data_p2(0),
      R => '0'
    );
\data_p2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => s_axis_video_TDATA(10),
      Q => data_p2(10),
      R => '0'
    );
\data_p2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => s_axis_video_TDATA(11),
      Q => data_p2(11),
      R => '0'
    );
\data_p2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => s_axis_video_TDATA(12),
      Q => data_p2(12),
      R => '0'
    );
\data_p2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => s_axis_video_TDATA(13),
      Q => data_p2(13),
      R => '0'
    );
\data_p2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => s_axis_video_TDATA(14),
      Q => data_p2(14),
      R => '0'
    );
\data_p2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => s_axis_video_TDATA(15),
      Q => data_p2(15),
      R => '0'
    );
\data_p2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => s_axis_video_TDATA(16),
      Q => data_p2(16),
      R => '0'
    );
\data_p2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => s_axis_video_TDATA(17),
      Q => data_p2(17),
      R => '0'
    );
\data_p2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => s_axis_video_TDATA(18),
      Q => data_p2(18),
      R => '0'
    );
\data_p2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => s_axis_video_TDATA(19),
      Q => data_p2(19),
      R => '0'
    );
\data_p2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => s_axis_video_TDATA(1),
      Q => data_p2(1),
      R => '0'
    );
\data_p2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => s_axis_video_TDATA(20),
      Q => data_p2(20),
      R => '0'
    );
\data_p2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => s_axis_video_TDATA(21),
      Q => data_p2(21),
      R => '0'
    );
\data_p2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => s_axis_video_TDATA(22),
      Q => data_p2(22),
      R => '0'
    );
\data_p2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => s_axis_video_TDATA(23),
      Q => data_p2(23),
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => s_axis_video_TDATA(2),
      Q => data_p2(2),
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => s_axis_video_TDATA(3),
      Q => data_p2(3),
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => s_axis_video_TDATA(4),
      Q => data_p2(4),
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => s_axis_video_TDATA(5),
      Q => data_p2(5),
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => s_axis_video_TDATA(6),
      Q => data_p2(6),
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => s_axis_video_TDATA(7),
      Q => data_p2(7),
      R => '0'
    );
\data_p2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => s_axis_video_TDATA(8),
      Q => data_p2(8),
      R => '0'
    );
\data_p2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => s_axis_video_TDATA(9),
      Q => data_p2(9),
      R => '0'
    );
\state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCCC4C4C"
    )
        port map (
      I0 => s_axis_video_TREADY_int_regslice,
      I1 => \^vld_out\,
      I2 => state(1),
      I3 => \^ack_in_t_reg_0\,
      I4 => s_axis_video_TVALID,
      O => \state[0]_i_1_n_9\
    );
\state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEFF"
    )
        port map (
      I0 => s_axis_video_TREADY_int_regslice,
      I1 => state(1),
      I2 => s_axis_video_TVALID,
      I3 => \^vld_out\,
      O => \state[1]_i_1_n_9\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1_n_9\,
      Q => \^vld_out\,
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1_n_9\,
      Q => state(1),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \main_design_v_mix_0_0_regslice_both__parameterized1\ is
  port (
    ack_in_t_reg_0 : out STD_LOGIC;
    data_p2 : out STD_LOGIC;
    m_axis_video_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \data_p2_reg[0]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TREADY : in STD_LOGIC;
    ack_in_t_reg_1 : in STD_LOGIC;
    grp_VMixHlsDataFlowFunction_fu_476_m_axis_video_TLAST : in STD_LOGIC;
    load_p1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \main_design_v_mix_0_0_regslice_both__parameterized1\ : entity is "main_design_v_mix_0_0_regslice_both";
end \main_design_v_mix_0_0_regslice_both__parameterized1\;

architecture STRUCTURE of \main_design_v_mix_0_0_regslice_both__parameterized1\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ack_in_t_i_1__9_n_9\ : STD_LOGIC;
  signal \^ack_in_t_reg_0\ : STD_LOGIC;
  signal \data_p1[0]_i_1__10_n_9\ : STD_LOGIC;
  signal \^data_p2\ : STD_LOGIC;
  signal \^m_axis_video_tlast\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 to 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__10\ : label is "soft_lutpair852";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute SOFT_HLUTNM of \ack_in_t_i_1__9\ : label is "soft_lutpair852";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  ack_in_t_reg_0 <= \^ack_in_t_reg_0\;
  data_p2 <= \^data_p2\;
  m_axis_video_TLAST(0) <= \^m_axis_video_tlast\(0);
\FSM_sequential_state[1]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"18184D48"
    )
        port map (
      I0 => \^q\(0),
      I1 => m_axis_video_TREADY,
      I2 => \^q\(1),
      I3 => \^ack_in_t_reg_0\,
      I4 => ack_in_t_reg_1,
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(0),
      Q => \^q\(0),
      R => SR(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \^q\(1),
      R => SR(0)
    );
\ack_in_t_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0FCE0FF"
    )
        port map (
      I0 => ack_in_t_reg_1,
      I1 => m_axis_video_TREADY,
      I2 => \^ack_in_t_reg_0\,
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \ack_in_t_i_1__9_n_9\
    );
ack_in_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ack_in_t_i_1__9_n_9\,
      Q => \^ack_in_t_reg_0\,
      R => SR(0)
    );
\data_p1[0]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FFFFFB080000"
    )
        port map (
      I0 => \^data_p2\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => grp_VMixHlsDataFlowFunction_fu_476_m_axis_video_TLAST,
      I4 => load_p1,
      I5 => \^m_axis_video_tlast\(0),
      O => \data_p1[0]_i_1__10_n_9\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_p1[0]_i_1__10_n_9\,
      Q => \^m_axis_video_tlast\(0),
      R => '0'
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_p2_reg[0]_0\,
      Q => \^data_p2\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \main_design_v_mix_0_0_regslice_both__parameterized1_0\ is
  port (
    ack_in_t_reg_0 : out STD_LOGIC;
    data_p2 : out STD_LOGIC;
    m_axis_video_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \data_p2_reg[0]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TREADY : in STD_LOGIC;
    ack_in_t_reg_1 : in STD_LOGIC;
    grp_VMixHlsDataFlowFunction_fu_476_m_axis_video_TUSER : in STD_LOGIC;
    load_p1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \main_design_v_mix_0_0_regslice_both__parameterized1_0\ : entity is "main_design_v_mix_0_0_regslice_both";
end \main_design_v_mix_0_0_regslice_both__parameterized1_0\;

architecture STRUCTURE of \main_design_v_mix_0_0_regslice_both__parameterized1_0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ack_in_t_i_1__8_n_9\ : STD_LOGIC;
  signal \^ack_in_t_reg_0\ : STD_LOGIC;
  signal \data_p1[0]_i_1__9_n_9\ : STD_LOGIC;
  signal \^data_p2\ : STD_LOGIC;
  signal \^m_axis_video_tuser\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 to 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__9\ : label is "soft_lutpair853";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute SOFT_HLUTNM of \ack_in_t_i_1__8\ : label is "soft_lutpair853";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  ack_in_t_reg_0 <= \^ack_in_t_reg_0\;
  data_p2 <= \^data_p2\;
  m_axis_video_TUSER(0) <= \^m_axis_video_tuser\(0);
\FSM_sequential_state[1]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"18184D48"
    )
        port map (
      I0 => \^q\(0),
      I1 => m_axis_video_TREADY,
      I2 => \^q\(1),
      I3 => \^ack_in_t_reg_0\,
      I4 => ack_in_t_reg_1,
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(0),
      Q => \^q\(0),
      R => SR(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \^q\(1),
      R => SR(0)
    );
\ack_in_t_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0FCE0FF"
    )
        port map (
      I0 => ack_in_t_reg_1,
      I1 => m_axis_video_TREADY,
      I2 => \^ack_in_t_reg_0\,
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \ack_in_t_i_1__8_n_9\
    );
ack_in_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ack_in_t_i_1__8_n_9\,
      Q => \^ack_in_t_reg_0\,
      R => SR(0)
    );
\data_p1[0]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FFFFFB080000"
    )
        port map (
      I0 => \^data_p2\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => grp_VMixHlsDataFlowFunction_fu_476_m_axis_video_TUSER,
      I4 => load_p1,
      I5 => \^m_axis_video_tuser\(0),
      O => \data_p1[0]_i_1__9_n_9\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_p1[0]_i_1__9_n_9\,
      Q => \^m_axis_video_tuser\(0),
      R => '0'
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_p2_reg[0]_0\,
      Q => \^data_p2\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \main_design_v_mix_0_0_regslice_both__parameterized1_2\ is
  port (
    s_axis_video1_TLAST_int_regslice : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    s_axis_video1_TREADY_int_regslice : in STD_LOGIC;
    s_axis_video1_TVALID : in STD_LOGIC;
    s_axis_video1_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \main_design_v_mix_0_0_regslice_both__parameterized1_2\ : entity is "main_design_v_mix_0_0_regslice_both";
end \main_design_v_mix_0_0_regslice_both__parameterized1_2\;

architecture STRUCTURE of \main_design_v_mix_0_0_regslice_both__parameterized1_2\ is
  signal \ack_in_t_i_1__3_n_9\ : STD_LOGIC;
  signal ack_in_t_reg_n_9 : STD_LOGIC;
  signal \data_p1[0]_i_1__4_n_9\ : STD_LOGIC;
  signal \data_p1[0]_i_2__2_n_9\ : STD_LOGIC;
  signal data_p2 : STD_LOGIC;
  signal \data_p2[0]_i_1__2_n_9\ : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^s_axis_video1_tlast_int_regslice\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__4\ : label is "soft_lutpair855";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute SOFT_HLUTNM of \ack_in_t_i_1__3\ : label is "soft_lutpair855";
begin
  s_axis_video1_TLAST_int_regslice <= \^s_axis_video1_tlast_int_regslice\;
\FSM_sequential_state[0]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0602"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => s_axis_video1_TREADY_int_regslice,
      I3 => s_axis_video1_TVALID,
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4D184818"
    )
        port map (
      I0 => \state__0\(0),
      I1 => s_axis_video1_TREADY_int_regslice,
      I2 => \state__0\(1),
      I3 => s_axis_video1_TVALID,
      I4 => ack_in_t_reg_n_9,
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => SR(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => SR(0)
    );
\ack_in_t_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0FCD0FF"
    )
        port map (
      I0 => s_axis_video1_TVALID,
      I1 => s_axis_video1_TREADY_int_regslice,
      I2 => ack_in_t_reg_n_9,
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      O => \ack_in_t_i_1__3_n_9\
    );
ack_in_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ack_in_t_i_1__3_n_9\,
      Q => ack_in_t_reg_n_9,
      R => SR(0)
    );
\data_p1[0]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFBFEFF2A080200"
    )
        port map (
      I0 => \data_p1[0]_i_2__2_n_9\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => s_axis_video1_TVALID,
      I4 => s_axis_video1_TREADY_int_regslice,
      I5 => \^s_axis_video1_tlast_int_regslice\,
      O => \data_p1[0]_i_1__4_n_9\
    );
\data_p1[0]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => s_axis_video1_TLAST(0),
      O => \data_p1[0]_i_2__2_n_9\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_p1[0]_i_1__4_n_9\,
      Q => \^s_axis_video1_tlast_int_regslice\,
      R => '0'
    );
\data_p2[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s_axis_video1_TLAST(0),
      I1 => s_axis_video1_TVALID,
      I2 => ack_in_t_reg_n_9,
      I3 => data_p2,
      O => \data_p2[0]_i_1__2_n_9\
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_p2[0]_i_1__2_n_9\,
      Q => data_p2,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \main_design_v_mix_0_0_regslice_both__parameterized1_3\ is
  port (
    s_axis_video1_TUSER_int_regslice : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    s_axis_video1_TREADY_int_regslice : in STD_LOGIC;
    s_axis_video1_TVALID : in STD_LOGIC;
    s_axis_video1_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \main_design_v_mix_0_0_regslice_both__parameterized1_3\ : entity is "main_design_v_mix_0_0_regslice_both";
end \main_design_v_mix_0_0_regslice_both__parameterized1_3\;

architecture STRUCTURE of \main_design_v_mix_0_0_regslice_both__parameterized1_3\ is
  signal \ack_in_t_i_1__2_n_9\ : STD_LOGIC;
  signal ack_in_t_reg_n_9 : STD_LOGIC;
  signal \data_p1[0]_i_1__3_n_9\ : STD_LOGIC;
  signal \data_p1[0]_i_2__1_n_9\ : STD_LOGIC;
  signal data_p2 : STD_LOGIC;
  signal \data_p2[0]_i_1__1_n_9\ : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^s_axis_video1_tuser_int_regslice\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__3\ : label is "soft_lutpair856";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute SOFT_HLUTNM of \ack_in_t_i_1__2\ : label is "soft_lutpair856";
begin
  s_axis_video1_TUSER_int_regslice <= \^s_axis_video1_tuser_int_regslice\;
\FSM_sequential_state[0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0602"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => s_axis_video1_TREADY_int_regslice,
      I3 => s_axis_video1_TVALID,
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4D184818"
    )
        port map (
      I0 => \state__0\(0),
      I1 => s_axis_video1_TREADY_int_regslice,
      I2 => \state__0\(1),
      I3 => s_axis_video1_TVALID,
      I4 => ack_in_t_reg_n_9,
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => SR(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => SR(0)
    );
\ack_in_t_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0FCD0FF"
    )
        port map (
      I0 => s_axis_video1_TVALID,
      I1 => s_axis_video1_TREADY_int_regslice,
      I2 => ack_in_t_reg_n_9,
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      O => \ack_in_t_i_1__2_n_9\
    );
ack_in_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ack_in_t_i_1__2_n_9\,
      Q => ack_in_t_reg_n_9,
      R => SR(0)
    );
\data_p1[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFBFEFF2A080200"
    )
        port map (
      I0 => \data_p1[0]_i_2__1_n_9\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => s_axis_video1_TVALID,
      I4 => s_axis_video1_TREADY_int_regslice,
      I5 => \^s_axis_video1_tuser_int_regslice\,
      O => \data_p1[0]_i_1__3_n_9\
    );
\data_p1[0]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => s_axis_video1_TUSER(0),
      O => \data_p1[0]_i_2__1_n_9\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_p1[0]_i_1__3_n_9\,
      Q => \^s_axis_video1_tuser_int_regslice\,
      R => '0'
    );
\data_p2[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s_axis_video1_TUSER(0),
      I1 => s_axis_video1_TVALID,
      I2 => ack_in_t_reg_n_9,
      I3 => data_p2,
      O => \data_p2[0]_i_1__1_n_9\
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_p2[0]_i_1__1_n_9\,
      Q => data_p2,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \main_design_v_mix_0_0_regslice_both__parameterized1_5\ is
  port (
    s_axis_video2_TLAST_int_regslice : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    s_axis_video2_TREADY_int_regslice : in STD_LOGIC;
    s_axis_video2_TVALID : in STD_LOGIC;
    s_axis_video2_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \main_design_v_mix_0_0_regslice_both__parameterized1_5\ : entity is "main_design_v_mix_0_0_regslice_both";
end \main_design_v_mix_0_0_regslice_both__parameterized1_5\;

architecture STRUCTURE of \main_design_v_mix_0_0_regslice_both__parameterized1_5\ is
  signal \ack_in_t_i_1__6_n_9\ : STD_LOGIC;
  signal ack_in_t_reg_n_9 : STD_LOGIC;
  signal \data_p1[0]_i_1__7_n_9\ : STD_LOGIC;
  signal \data_p1[0]_i_2__4_n_9\ : STD_LOGIC;
  signal data_p2 : STD_LOGIC;
  signal \data_p2[0]_i_1__4_n_9\ : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^s_axis_video2_tlast_int_regslice\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__7\ : label is "soft_lutpair858";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute SOFT_HLUTNM of \ack_in_t_i_1__6\ : label is "soft_lutpair858";
begin
  s_axis_video2_TLAST_int_regslice <= \^s_axis_video2_tlast_int_regslice\;
\FSM_sequential_state[0]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0602"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => s_axis_video2_TREADY_int_regslice,
      I3 => s_axis_video2_TVALID,
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4D184818"
    )
        port map (
      I0 => \state__0\(0),
      I1 => s_axis_video2_TREADY_int_regslice,
      I2 => \state__0\(1),
      I3 => s_axis_video2_TVALID,
      I4 => ack_in_t_reg_n_9,
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => SR(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => SR(0)
    );
\ack_in_t_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0FCD0FF"
    )
        port map (
      I0 => s_axis_video2_TVALID,
      I1 => s_axis_video2_TREADY_int_regslice,
      I2 => ack_in_t_reg_n_9,
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      O => \ack_in_t_i_1__6_n_9\
    );
ack_in_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ack_in_t_i_1__6_n_9\,
      Q => ack_in_t_reg_n_9,
      R => SR(0)
    );
\data_p1[0]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFBFEFF2A080200"
    )
        port map (
      I0 => \data_p1[0]_i_2__4_n_9\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => s_axis_video2_TVALID,
      I4 => s_axis_video2_TREADY_int_regslice,
      I5 => \^s_axis_video2_tlast_int_regslice\,
      O => \data_p1[0]_i_1__7_n_9\
    );
\data_p1[0]_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => s_axis_video2_TLAST(0),
      O => \data_p1[0]_i_2__4_n_9\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_p1[0]_i_1__7_n_9\,
      Q => \^s_axis_video2_tlast_int_regslice\,
      R => '0'
    );
\data_p2[0]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s_axis_video2_TLAST(0),
      I1 => s_axis_video2_TVALID,
      I2 => ack_in_t_reg_n_9,
      I3 => data_p2,
      O => \data_p2[0]_i_1__4_n_9\
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_p2[0]_i_1__4_n_9\,
      Q => data_p2,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \main_design_v_mix_0_0_regslice_both__parameterized1_6\ is
  port (
    s_axis_video2_TUSER_int_regslice : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    s_axis_video2_TREADY_int_regslice : in STD_LOGIC;
    s_axis_video2_TVALID : in STD_LOGIC;
    s_axis_video2_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \main_design_v_mix_0_0_regslice_both__parameterized1_6\ : entity is "main_design_v_mix_0_0_regslice_both";
end \main_design_v_mix_0_0_regslice_both__parameterized1_6\;

architecture STRUCTURE of \main_design_v_mix_0_0_regslice_both__parameterized1_6\ is
  signal \ack_in_t_i_1__5_n_9\ : STD_LOGIC;
  signal ack_in_t_reg_n_9 : STD_LOGIC;
  signal \data_p1[0]_i_1__6_n_9\ : STD_LOGIC;
  signal \data_p1[0]_i_2__3_n_9\ : STD_LOGIC;
  signal data_p2 : STD_LOGIC;
  signal \data_p2[0]_i_1__3_n_9\ : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^s_axis_video2_tuser_int_regslice\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__6\ : label is "soft_lutpair859";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute SOFT_HLUTNM of \ack_in_t_i_1__5\ : label is "soft_lutpair859";
begin
  s_axis_video2_TUSER_int_regslice <= \^s_axis_video2_tuser_int_regslice\;
\FSM_sequential_state[0]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0602"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => s_axis_video2_TREADY_int_regslice,
      I3 => s_axis_video2_TVALID,
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4D184818"
    )
        port map (
      I0 => \state__0\(0),
      I1 => s_axis_video2_TREADY_int_regslice,
      I2 => \state__0\(1),
      I3 => s_axis_video2_TVALID,
      I4 => ack_in_t_reg_n_9,
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => SR(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => SR(0)
    );
\ack_in_t_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0FCD0FF"
    )
        port map (
      I0 => s_axis_video2_TVALID,
      I1 => s_axis_video2_TREADY_int_regslice,
      I2 => ack_in_t_reg_n_9,
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      O => \ack_in_t_i_1__5_n_9\
    );
ack_in_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ack_in_t_i_1__5_n_9\,
      Q => ack_in_t_reg_n_9,
      R => SR(0)
    );
\data_p1[0]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFBFEFF2A080200"
    )
        port map (
      I0 => \data_p1[0]_i_2__3_n_9\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => s_axis_video2_TVALID,
      I4 => s_axis_video2_TREADY_int_regslice,
      I5 => \^s_axis_video2_tuser_int_regslice\,
      O => \data_p1[0]_i_1__6_n_9\
    );
\data_p1[0]_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => s_axis_video2_TUSER(0),
      O => \data_p1[0]_i_2__3_n_9\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_p1[0]_i_1__6_n_9\,
      Q => \^s_axis_video2_tuser_int_regslice\,
      R => '0'
    );
\data_p2[0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s_axis_video2_TUSER(0),
      I1 => s_axis_video2_TVALID,
      I2 => ack_in_t_reg_n_9,
      I3 => data_p2,
      O => \data_p2[0]_i_1__3_n_9\
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_p2[0]_i_1__3_n_9\,
      Q => data_p2,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \main_design_v_mix_0_0_regslice_both__parameterized1_8\ is
  port (
    s_axis_video_TLAST_int_regslice : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    s_axis_video_TREADY_int_regslice : in STD_LOGIC;
    s_axis_video_TVALID : in STD_LOGIC;
    s_axis_video_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \main_design_v_mix_0_0_regslice_both__parameterized1_8\ : entity is "main_design_v_mix_0_0_regslice_both";
end \main_design_v_mix_0_0_regslice_both__parameterized1_8\;

architecture STRUCTURE of \main_design_v_mix_0_0_regslice_both__parameterized1_8\ is
  signal \ack_in_t_i_1__0_n_9\ : STD_LOGIC;
  signal ack_in_t_reg_n_9 : STD_LOGIC;
  signal \data_p1[0]_i_1__1_n_9\ : STD_LOGIC;
  signal \data_p1[0]_i_2__0_n_9\ : STD_LOGIC;
  signal data_p2 : STD_LOGIC;
  signal \data_p2[0]_i_1__0_n_9\ : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^s_axis_video_tlast_int_regslice\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__1\ : label is "soft_lutpair861";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute SOFT_HLUTNM of \ack_in_t_i_1__0\ : label is "soft_lutpair861";
begin
  s_axis_video_TLAST_int_regslice <= \^s_axis_video_tlast_int_regslice\;
\FSM_sequential_state[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0602"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => s_axis_video_TREADY_int_regslice,
      I3 => s_axis_video_TVALID,
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4D184818"
    )
        port map (
      I0 => \state__0\(0),
      I1 => s_axis_video_TREADY_int_regslice,
      I2 => \state__0\(1),
      I3 => s_axis_video_TVALID,
      I4 => ack_in_t_reg_n_9,
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => SR(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => SR(0)
    );
\ack_in_t_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0FCD0FF"
    )
        port map (
      I0 => s_axis_video_TVALID,
      I1 => s_axis_video_TREADY_int_regslice,
      I2 => ack_in_t_reg_n_9,
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      O => \ack_in_t_i_1__0_n_9\
    );
ack_in_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ack_in_t_i_1__0_n_9\,
      Q => ack_in_t_reg_n_9,
      R => SR(0)
    );
\data_p1[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFBFEFF2A080200"
    )
        port map (
      I0 => \data_p1[0]_i_2__0_n_9\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => s_axis_video_TVALID,
      I4 => s_axis_video_TREADY_int_regslice,
      I5 => \^s_axis_video_tlast_int_regslice\,
      O => \data_p1[0]_i_1__1_n_9\
    );
\data_p1[0]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => s_axis_video_TLAST(0),
      O => \data_p1[0]_i_2__0_n_9\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_p1[0]_i_1__1_n_9\,
      Q => \^s_axis_video_tlast_int_regslice\,
      R => '0'
    );
\data_p2[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s_axis_video_TLAST(0),
      I1 => s_axis_video_TVALID,
      I2 => ack_in_t_reg_n_9,
      I3 => data_p2,
      O => \data_p2[0]_i_1__0_n_9\
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_p2[0]_i_1__0_n_9\,
      Q => data_p2,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \main_design_v_mix_0_0_regslice_both__parameterized1_9\ is
  port (
    s_axis_video_TUSER_int_regslice : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    s_axis_video_TREADY_int_regslice : in STD_LOGIC;
    s_axis_video_TVALID : in STD_LOGIC;
    s_axis_video_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \main_design_v_mix_0_0_regslice_both__parameterized1_9\ : entity is "main_design_v_mix_0_0_regslice_both";
end \main_design_v_mix_0_0_regslice_both__parameterized1_9\;

architecture STRUCTURE of \main_design_v_mix_0_0_regslice_both__parameterized1_9\ is
  signal ack_in_t_i_1_n_9 : STD_LOGIC;
  signal ack_in_t_reg_n_9 : STD_LOGIC;
  signal \data_p1[0]_i_1__0_n_9\ : STD_LOGIC;
  signal \data_p1[0]_i_2_n_9\ : STD_LOGIC;
  signal data_p2 : STD_LOGIC;
  signal \data_p2[0]_i_1_n_9\ : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^s_axis_video_tuser_int_regslice\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__0\ : label is "soft_lutpair862";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute SOFT_HLUTNM of ack_in_t_i_1 : label is "soft_lutpair862";
begin
  s_axis_video_TUSER_int_regslice <= \^s_axis_video_tuser_int_regslice\;
\FSM_sequential_state[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0602"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => s_axis_video_TREADY_int_regslice,
      I3 => s_axis_video_TVALID,
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4D184818"
    )
        port map (
      I0 => \state__0\(0),
      I1 => s_axis_video_TREADY_int_regslice,
      I2 => \state__0\(1),
      I3 => s_axis_video_TVALID,
      I4 => ack_in_t_reg_n_9,
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => SR(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => SR(0)
    );
ack_in_t_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0FCD0FF"
    )
        port map (
      I0 => s_axis_video_TVALID,
      I1 => s_axis_video_TREADY_int_regslice,
      I2 => ack_in_t_reg_n_9,
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      O => ack_in_t_i_1_n_9
    );
ack_in_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ack_in_t_i_1_n_9,
      Q => ack_in_t_reg_n_9,
      R => SR(0)
    );
\data_p1[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFBFEFF2A080200"
    )
        port map (
      I0 => \data_p1[0]_i_2_n_9\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => s_axis_video_TVALID,
      I4 => s_axis_video_TREADY_int_regslice,
      I5 => \^s_axis_video_tuser_int_regslice\,
      O => \data_p1[0]_i_1__0_n_9\
    );
\data_p1[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => s_axis_video_TUSER(0),
      O => \data_p1[0]_i_2_n_9\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_p1[0]_i_1__0_n_9\,
      Q => \^s_axis_video_tuser_int_regslice\,
      R => '0'
    );
\data_p2[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s_axis_video_TUSER(0),
      I1 => s_axis_video_TVALID,
      I2 => ack_in_t_reg_n_9,
      I3 => data_p2,
      O => \data_p2[0]_i_1_n_9\
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_p2[0]_i_1_n_9\,
      Q => data_p2,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_start_for_MultiPixStream2AXIvideo_U0 is
  port (
    MultiPixStream2AXIvideo_U0_ap_start : out STD_LOGIC;
    start_for_MultiPixStream2AXIvideo_U0_full_n : out STD_LOGIC;
    full_n_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    v_mix_422_to_420_false_U0_ap_start : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    empty_n_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_6_in : in STD_LOGIC;
    MultiPixStream2AXIvideo_U0_ap_ready : in STD_LOGIC
  );
end main_design_v_mix_0_0_start_for_MultiPixStream2AXIvideo_U0;

architecture STRUCTURE of main_design_v_mix_0_0_start_for_MultiPixStream2AXIvideo_U0 is
  signal \^multipixstream2axivideo_u0_ap_start\ : STD_LOGIC;
  signal \empty_n_i_1__73_n_9\ : STD_LOGIC;
  signal \full_n_i_1__66_n_9\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \mOutPtr[0]_i_1_n_9\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_9\ : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal \^start_for_multipixstream2axivideo_u0_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_n_i_1__73\ : label is "soft_lutpair758";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1\ : label is "soft_lutpair758";
begin
  MultiPixStream2AXIvideo_U0_ap_start <= \^multipixstream2axivideo_u0_ap_start\;
  start_for_MultiPixStream2AXIvideo_U0_full_n <= \^start_for_multipixstream2axivideo_u0_full_n\;
\empty_n_i_1__73\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFFAAAA"
    )
        port map (
      I0 => p_9_in,
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => p_6_in,
      I4 => \^multipixstream2axivideo_u0_ap_start\,
      O => \empty_n_i_1__73_n_9\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__73_n_9\,
      Q => \^multipixstream2axivideo_u0_ap_start\,
      R => full_n_reg_0
    );
\full_n_i_1__66\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFDFDF00"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => p_9_in,
      I3 => p_6_in,
      I4 => \^start_for_multipixstream2axivideo_u0_full_n\,
      O => \full_n_i_1__66_n_9\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__66_n_9\,
      Q => \^start_for_multipixstream2axivideo_u0_full_n\,
      S => full_n_reg_0
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777877788887888"
    )
        port map (
      I0 => MultiPixStream2AXIvideo_U0_ap_ready,
      I1 => \^multipixstream2axivideo_u0_ap_start\,
      I2 => \^start_for_multipixstream2axivideo_u0_full_n\,
      I3 => v_mix_422_to_420_false_U0_ap_start,
      I4 => start_once_reg,
      I5 => mOutPtr(0),
      O => \mOutPtr[0]_i_1_n_9\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6798"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => p_9_in,
      I2 => p_6_in,
      I3 => mOutPtr(1),
      O => \mOutPtr[1]_i_1_n_9\
    );
\mOutPtr[1]_i_2__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008080808080808"
    )
        port map (
      I0 => \^start_for_multipixstream2axivideo_u0_full_n\,
      I1 => v_mix_422_to_420_false_U0_ap_start,
      I2 => start_once_reg,
      I3 => empty_n_reg_0(0),
      I4 => CO(0),
      I5 => \^multipixstream2axivideo_u0_ap_start\,
      O => p_9_in
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_9\,
      Q => mOutPtr(0),
      R => full_n_reg_0
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_9\,
      Q => mOutPtr(1),
      R => full_n_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_start_for_v_mix_420_to_422_false_2_U0 is
  port (
    v_mix_420_to_422_false_2_U0_ap_start : out STD_LOGIC;
    start_for_v_mix_420_to_422_false_2_U0_full_n : out STD_LOGIC;
    full_n_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_VMixHlsDataFlowFunction_fu_476_ap_start_reg : in STD_LOGIC;
    ap_sync_reg_AXIvideo2MultiPixStream_1_U0_ap_ready : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    v_mix_420_to_422_false_2_U0_ap_ready : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    push : in STD_LOGIC
  );
end main_design_v_mix_0_0_start_for_v_mix_420_to_422_false_2_U0;

architecture STRUCTURE of main_design_v_mix_0_0_start_for_v_mix_420_to_422_false_2_U0 is
  signal \empty_n_i_1__37_n_9\ : STD_LOGIC;
  signal \full_n_i_1__37_n_9\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \mOutPtr[0]_i_1_n_9\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_9\ : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal \^start_for_v_mix_420_to_422_false_2_u0_full_n\ : STD_LOGIC;
  signal \^v_mix_420_to_422_false_2_u0_ap_start\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_n_i_1__37\ : label is "soft_lutpair759";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1\ : label is "soft_lutpair759";
begin
  start_for_v_mix_420_to_422_false_2_U0_full_n <= \^start_for_v_mix_420_to_422_false_2_u0_full_n\;
  v_mix_420_to_422_false_2_U0_ap_start <= \^v_mix_420_to_422_false_2_u0_ap_start\;
\empty_n_i_1__37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFFAAAA"
    )
        port map (
      I0 => p_9_in,
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => p_6_in,
      I4 => \^v_mix_420_to_422_false_2_u0_ap_start\,
      O => \empty_n_i_1__37_n_9\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__37_n_9\,
      Q => \^v_mix_420_to_422_false_2_u0_ap_start\,
      R => full_n_reg_0
    );
\full_n_i_1__37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFDFDF00"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => p_9_in,
      I3 => p_6_in,
      I4 => \^start_for_v_mix_420_to_422_false_2_u0_full_n\,
      O => \full_n_i_1__37_n_9\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__37_n_9\,
      Q => \^start_for_v_mix_420_to_422_false_2_u0_full_n\,
      S => full_n_reg_0
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2005DFF5DFFA200"
    )
        port map (
      I0 => Q(0),
      I1 => \mOutPtr_reg[0]_0\,
      I2 => CO(0),
      I3 => \^v_mix_420_to_422_false_2_u0_ap_start\,
      I4 => push,
      I5 => mOutPtr(0),
      O => \mOutPtr[0]_i_1_n_9\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6798"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => p_9_in,
      I2 => p_6_in,
      I3 => mOutPtr(1),
      O => \mOutPtr[1]_i_1_n_9\
    );
\mOutPtr[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800080008"
    )
        port map (
      I0 => \^start_for_v_mix_420_to_422_false_2_u0_full_n\,
      I1 => grp_VMixHlsDataFlowFunction_fu_476_ap_start_reg,
      I2 => ap_sync_reg_AXIvideo2MultiPixStream_1_U0_ap_ready,
      I3 => start_once_reg,
      I4 => v_mix_420_to_422_false_2_U0_ap_ready,
      I5 => \^v_mix_420_to_422_false_2_u0_ap_start\,
      O => p_9_in
    );
\mOutPtr[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888880888"
    )
        port map (
      I0 => v_mix_420_to_422_false_2_U0_ap_ready,
      I1 => \^v_mix_420_to_422_false_2_u0_ap_start\,
      I2 => \^start_for_v_mix_420_to_422_false_2_u0_full_n\,
      I3 => grp_VMixHlsDataFlowFunction_fu_476_ap_start_reg,
      I4 => ap_sync_reg_AXIvideo2MultiPixStream_1_U0_ap_ready,
      I5 => start_once_reg,
      O => p_6_in
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_9\,
      Q => mOutPtr(0),
      R => full_n_reg_0
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_9\,
      Q => mOutPtr(1),
      R => full_n_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_start_for_v_mix_420_to_422_false_6_U0 is
  port (
    v_mix_420_to_422_false_6_U0_ap_start : out STD_LOGIC;
    start_for_v_mix_420_to_422_false_6_U0_full_n : out STD_LOGIC;
    full_n_reg_0 : out STD_LOGIC;
    full_n_reg_1 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    ap_sync_reg_AXIvideo2MultiPixStream_5_U0_ap_ready : in STD_LOGIC;
    grp_VMixHlsDataFlowFunction_fu_476_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    v_mix_420_to_422_false_6_U0_ap_ready : in STD_LOGIC
  );
end main_design_v_mix_0_0_start_for_v_mix_420_to_422_false_6_U0;

architecture STRUCTURE of main_design_v_mix_0_0_start_for_v_mix_420_to_422_false_6_U0 is
  signal \empty_n_i_1__43_n_9\ : STD_LOGIC;
  signal \full_n_i_1__43_n_9\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \mOutPtr[0]_i_1_n_9\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_9\ : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal push : STD_LOGIC;
  signal \^start_for_v_mix_420_to_422_false_6_u0_full_n\ : STD_LOGIC;
  signal \^v_mix_420_to_422_false_6_u0_ap_start\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_2\ : label is "soft_lutpair761";
  attribute SOFT_HLUTNM of \empty_n_i_1__43\ : label is "soft_lutpair760";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_2__14\ : label is "soft_lutpair761";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1\ : label is "soft_lutpair760";
begin
  start_for_v_mix_420_to_422_false_6_U0_full_n <= \^start_for_v_mix_420_to_422_false_6_u0_full_n\;
  v_mix_420_to_422_false_6_U0_ap_start <= \^v_mix_420_to_422_false_6_u0_ap_start\;
\ap_CS_fsm[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F1FF"
    )
        port map (
      I0 => \^start_for_v_mix_420_to_422_false_6_u0_full_n\,
      I1 => start_once_reg,
      I2 => ap_sync_reg_AXIvideo2MultiPixStream_5_U0_ap_ready,
      I3 => grp_VMixHlsDataFlowFunction_fu_476_ap_start_reg,
      O => full_n_reg_0
    );
\empty_n_i_1__43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFFAAAA"
    )
        port map (
      I0 => p_9_in,
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => p_6_in,
      I4 => \^v_mix_420_to_422_false_6_u0_ap_start\,
      O => \empty_n_i_1__43_n_9\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__43_n_9\,
      Q => \^v_mix_420_to_422_false_6_u0_ap_start\,
      R => full_n_reg_1
    );
\full_n_i_1__43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFDFDF00"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => p_9_in,
      I3 => p_6_in,
      I4 => \^start_for_v_mix_420_to_422_false_6_u0_full_n\,
      O => \full_n_i_1__43_n_9\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__43_n_9\,
      Q => \^start_for_v_mix_420_to_422_false_6_u0_full_n\,
      S => full_n_reg_1
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2005DFF5DFFA200"
    )
        port map (
      I0 => Q(0),
      I1 => \mOutPtr_reg[0]_0\,
      I2 => CO(0),
      I3 => \^v_mix_420_to_422_false_6_u0_ap_start\,
      I4 => push,
      I5 => mOutPtr(0),
      O => \mOutPtr[0]_i_1_n_9\
    );
\mOutPtr[0]_i_2__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => grp_VMixHlsDataFlowFunction_fu_476_ap_start_reg,
      I1 => ap_sync_reg_AXIvideo2MultiPixStream_5_U0_ap_ready,
      I2 => \^start_for_v_mix_420_to_422_false_6_u0_full_n\,
      I3 => start_once_reg,
      O => push
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6798"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => p_9_in,
      I2 => p_6_in,
      I3 => mOutPtr(1),
      O => \mOutPtr[1]_i_1_n_9\
    );
\mOutPtr[1]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040004000400"
    )
        port map (
      I0 => start_once_reg,
      I1 => \^start_for_v_mix_420_to_422_false_6_u0_full_n\,
      I2 => ap_sync_reg_AXIvideo2MultiPixStream_5_U0_ap_ready,
      I3 => grp_VMixHlsDataFlowFunction_fu_476_ap_start_reg,
      I4 => v_mix_420_to_422_false_6_U0_ap_ready,
      I5 => \^v_mix_420_to_422_false_6_u0_ap_start\,
      O => p_9_in
    );
\mOutPtr[1]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888808888888888"
    )
        port map (
      I0 => v_mix_420_to_422_false_6_U0_ap_ready,
      I1 => \^v_mix_420_to_422_false_6_u0_ap_start\,
      I2 => start_once_reg,
      I3 => \^start_for_v_mix_420_to_422_false_6_u0_full_n\,
      I4 => ap_sync_reg_AXIvideo2MultiPixStream_5_U0_ap_ready,
      I5 => grp_VMixHlsDataFlowFunction_fu_476_ap_start_reg,
      O => p_6_in
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_9\,
      Q => mOutPtr(0),
      R => full_n_reg_1
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_9\,
      Q => mOutPtr(1),
      R => full_n_reg_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_start_for_v_mix_420_to_422_false_U0 is
  port (
    v_mix_420_to_422_false_U0_ap_start : out STD_LOGIC;
    full_n_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready_reg : out STD_LOGIC;
    full_n_reg_1 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    HwReg_layerWidth_2_val_c28_full_n : in STD_LOGIC;
    HwReg_layerEnableFlag_2_val_c20_full_n : in STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    HwReg_layerHeight_2_val_c36_full_n : in STD_LOGIC;
    ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready : in STD_LOGIC;
    grp_VMixHlsDataFlowFunction_fu_476_ap_start_reg : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    v_mix_420_to_422_false_U0_ap_ready : in STD_LOGIC
  );
end main_design_v_mix_0_0_start_for_v_mix_420_to_422_false_U0;

architecture STRUCTURE of main_design_v_mix_0_0_start_for_v_mix_420_to_422_false_U0 is
  signal \^ap_sync_reg_axivideo2multipixstream_u0_ap_ready_reg\ : STD_LOGIC;
  signal \empty_n_i_1__57_n_9\ : STD_LOGIC;
  signal \full_n_i_1__53_n_9\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \mOutPtr[0]_i_1_n_9\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_9\ : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal start_for_v_mix_420_to_422_false_U0_full_n : STD_LOGIC;
  signal \^v_mix_420_to_422_false_u0_ap_start\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_n_i_1__57\ : label is "soft_lutpair762";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1\ : label is "soft_lutpair762";
begin
  ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready_reg <= \^ap_sync_reg_axivideo2multipixstream_u0_ap_ready_reg\;
  v_mix_420_to_422_false_U0_ap_start <= \^v_mix_420_to_422_false_u0_ap_start\;
\ap_CS_fsm[1]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^ap_sync_reg_axivideo2multipixstream_u0_ap_ready_reg\,
      I1 => HwReg_layerWidth_2_val_c28_full_n,
      I2 => HwReg_layerEnableFlag_2_val_c20_full_n,
      I3 => \ap_CS_fsm_reg[1]\(0),
      I4 => HwReg_layerHeight_2_val_c36_full_n,
      O => full_n_reg_0(0)
    );
\ap_CS_fsm[1]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready,
      I1 => grp_VMixHlsDataFlowFunction_fu_476_ap_start_reg,
      I2 => start_for_v_mix_420_to_422_false_U0_full_n,
      I3 => start_once_reg,
      O => \^ap_sync_reg_axivideo2multipixstream_u0_ap_ready_reg\
    );
\empty_n_i_1__57\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFFAAAA"
    )
        port map (
      I0 => p_9_in,
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => p_6_in,
      I4 => \^v_mix_420_to_422_false_u0_ap_start\,
      O => \empty_n_i_1__57_n_9\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__57_n_9\,
      Q => \^v_mix_420_to_422_false_u0_ap_start\,
      R => full_n_reg_1
    );
\full_n_i_1__53\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFDFDF00"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => p_9_in,
      I3 => p_6_in,
      I4 => start_for_v_mix_420_to_422_false_U0_full_n,
      O => \full_n_i_1__53_n_9\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__53_n_9\,
      Q => start_for_v_mix_420_to_422_false_U0_full_n,
      S => full_n_reg_1
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7787777788788888"
    )
        port map (
      I0 => v_mix_420_to_422_false_U0_ap_ready,
      I1 => \^v_mix_420_to_422_false_u0_ap_start\,
      I2 => \^ap_sync_reg_axivideo2multipixstream_u0_ap_ready_reg\,
      I3 => start_once_reg,
      I4 => start_for_v_mix_420_to_422_false_U0_full_n,
      I5 => mOutPtr(0),
      O => \mOutPtr[0]_i_1_n_9\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6798"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => p_9_in,
      I2 => p_6_in,
      I3 => mOutPtr(1),
      O => \mOutPtr[1]_i_1_n_9\
    );
\mOutPtr[1]_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800080008"
    )
        port map (
      I0 => start_for_v_mix_420_to_422_false_U0_full_n,
      I1 => grp_VMixHlsDataFlowFunction_fu_476_ap_start_reg,
      I2 => ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready,
      I3 => start_once_reg,
      I4 => v_mix_420_to_422_false_U0_ap_ready,
      I5 => \^v_mix_420_to_422_false_u0_ap_start\,
      O => p_9_in
    );
\mOutPtr[1]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888880888"
    )
        port map (
      I0 => v_mix_420_to_422_false_U0_ap_ready,
      I1 => \^v_mix_420_to_422_false_u0_ap_start\,
      I2 => start_for_v_mix_420_to_422_false_U0_full_n,
      I3 => grp_VMixHlsDataFlowFunction_fu_476_ap_start_reg,
      I4 => ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready,
      I5 => start_once_reg,
      O => p_6_in
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_9\,
      Q => mOutPtr(0),
      R => full_n_reg_1
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_9\,
      Q => mOutPtr(1),
      R => full_n_reg_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_start_for_v_mix_422_to_420_false_U0 is
  port (
    v_mix_422_to_420_false_U0_ap_start : out STD_LOGIC;
    start_for_v_mix_422_to_420_false_U0_full_n : out STD_LOGIC;
    full_n_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    v_mix_444_to_422_false_U0_ap_start : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_6_in : in STD_LOGIC;
    v_mix_422_to_420_false_U0_ap_ready : in STD_LOGIC
  );
end main_design_v_mix_0_0_start_for_v_mix_422_to_420_false_U0;

architecture STRUCTURE of main_design_v_mix_0_0_start_for_v_mix_422_to_420_false_U0 is
  signal \empty_n_i_1__72_n_9\ : STD_LOGIC;
  signal \full_n_i_1__65_n_9\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \mOutPtr[0]_i_1_n_9\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_9\ : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal \^start_for_v_mix_422_to_420_false_u0_full_n\ : STD_LOGIC;
  signal \^v_mix_422_to_420_false_u0_ap_start\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_n_i_1__72\ : label is "soft_lutpair763";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1\ : label is "soft_lutpair763";
begin
  start_for_v_mix_422_to_420_false_U0_full_n <= \^start_for_v_mix_422_to_420_false_u0_full_n\;
  v_mix_422_to_420_false_U0_ap_start <= \^v_mix_422_to_420_false_u0_ap_start\;
\empty_n_i_1__72\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFFAAAA"
    )
        port map (
      I0 => p_9_in,
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => p_6_in,
      I4 => \^v_mix_422_to_420_false_u0_ap_start\,
      O => \empty_n_i_1__72_n_9\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__72_n_9\,
      Q => \^v_mix_422_to_420_false_u0_ap_start\,
      R => full_n_reg_0
    );
\full_n_i_1__65\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFDFDF00"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => p_9_in,
      I3 => p_6_in,
      I4 => \^start_for_v_mix_422_to_420_false_u0_full_n\,
      O => \full_n_i_1__65_n_9\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__65_n_9\,
      Q => \^start_for_v_mix_422_to_420_false_u0_full_n\,
      S => full_n_reg_0
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777877788887888"
    )
        port map (
      I0 => v_mix_422_to_420_false_U0_ap_ready,
      I1 => \^v_mix_422_to_420_false_u0_ap_start\,
      I2 => \^start_for_v_mix_422_to_420_false_u0_full_n\,
      I3 => v_mix_444_to_422_false_U0_ap_start,
      I4 => start_once_reg,
      I5 => mOutPtr(0),
      O => \mOutPtr[0]_i_1_n_9\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6798"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => p_9_in,
      I2 => p_6_in,
      I3 => mOutPtr(1),
      O => \mOutPtr[1]_i_1_n_9\
    );
\mOutPtr[1]_i_2__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008080808080808"
    )
        port map (
      I0 => \^start_for_v_mix_422_to_420_false_u0_full_n\,
      I1 => v_mix_444_to_422_false_U0_ap_start,
      I2 => start_once_reg,
      I3 => CO(0),
      I4 => Q(0),
      I5 => \^v_mix_422_to_420_false_u0_ap_start\,
      O => p_9_in
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_9\,
      Q => mOutPtr(0),
      R => full_n_reg_0
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_9\,
      Q => mOutPtr(1),
      R => full_n_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_start_for_v_mix_422_to_444_false_3_U0 is
  port (
    v_mix_422_to_444_false_3_U0_ap_start : out STD_LOGIC;
    start_for_v_mix_422_to_444_false_3_U0_full_n : out STD_LOGIC;
    full_n_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    v_mix_420_to_422_false_2_U0_ap_start : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    v_mix_422_to_444_false_3_U0_ap_ready : in STD_LOGIC;
    pop : in STD_LOGIC
  );
end main_design_v_mix_0_0_start_for_v_mix_422_to_444_false_3_U0;

architecture STRUCTURE of main_design_v_mix_0_0_start_for_v_mix_422_to_444_false_3_U0 is
  signal \empty_n_i_1__39_n_9\ : STD_LOGIC;
  signal \full_n_i_1__39_n_9\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \mOutPtr[0]_i_1_n_9\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_9\ : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal \^start_for_v_mix_422_to_444_false_3_u0_full_n\ : STD_LOGIC;
  signal \^v_mix_422_to_444_false_3_u0_ap_start\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_n_i_2__8\ : label is "soft_lutpair764";
  attribute SOFT_HLUTNM of \empty_n_i_3__5\ : label is "soft_lutpair764";
begin
  start_for_v_mix_422_to_444_false_3_U0_full_n <= \^start_for_v_mix_422_to_444_false_3_u0_full_n\;
  v_mix_422_to_444_false_3_U0_ap_start <= \^v_mix_422_to_444_false_3_u0_ap_start\;
\empty_n_i_1__39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFFAAAA"
    )
        port map (
      I0 => p_9_in,
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => p_6_in,
      I4 => \^v_mix_422_to_444_false_3_u0_ap_start\,
      O => \empty_n_i_1__39_n_9\
    );
\empty_n_i_2__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080808"
    )
        port map (
      I0 => \^start_for_v_mix_422_to_444_false_3_u0_full_n\,
      I1 => v_mix_420_to_422_false_2_U0_ap_start,
      I2 => start_once_reg,
      I3 => v_mix_422_to_444_false_3_U0_ap_ready,
      I4 => \^v_mix_422_to_444_false_3_u0_ap_start\,
      O => p_9_in
    );
\empty_n_i_3__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88880888"
    )
        port map (
      I0 => v_mix_422_to_444_false_3_U0_ap_ready,
      I1 => \^v_mix_422_to_444_false_3_u0_ap_start\,
      I2 => \^start_for_v_mix_422_to_444_false_3_u0_full_n\,
      I3 => v_mix_420_to_422_false_2_U0_ap_start,
      I4 => start_once_reg,
      O => p_6_in
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__39_n_9\,
      Q => \^v_mix_422_to_444_false_3_u0_ap_start\,
      R => full_n_reg_0
    );
\full_n_i_1__39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFDFF0000"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => start_once_reg,
      I3 => v_mix_420_to_422_false_2_U0_ap_start,
      I4 => \^start_for_v_mix_422_to_444_false_3_u0_full_n\,
      I5 => pop,
      O => \full_n_i_1__39_n_9\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__39_n_9\,
      Q => \^start_for_v_mix_422_to_444_false_3_u0_full_n\,
      S => full_n_reg_0
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777877788887888"
    )
        port map (
      I0 => v_mix_422_to_444_false_3_U0_ap_ready,
      I1 => \^v_mix_422_to_444_false_3_u0_ap_start\,
      I2 => \^start_for_v_mix_422_to_444_false_3_u0_full_n\,
      I3 => v_mix_420_to_422_false_2_U0_ap_start,
      I4 => start_once_reg,
      I5 => mOutPtr(0),
      O => \mOutPtr[0]_i_1_n_9\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAADFFF45552000"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => start_once_reg,
      I2 => v_mix_420_to_422_false_2_U0_ap_start,
      I3 => \^start_for_v_mix_422_to_444_false_3_u0_full_n\,
      I4 => pop,
      I5 => mOutPtr(1),
      O => \mOutPtr[1]_i_1_n_9\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_9\,
      Q => mOutPtr(0),
      R => full_n_reg_0
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_9\,
      Q => mOutPtr(1),
      R => full_n_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_start_for_v_mix_422_to_444_false_7_U0 is
  port (
    v_mix_422_to_444_false_7_U0_ap_start : out STD_LOGIC;
    start_for_v_mix_422_to_444_false_7_U0_full_n : out STD_LOGIC;
    full_n_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    v_mix_420_to_422_false_6_U0_ap_start : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    v_mix_422_to_444_false_7_U0_ap_ready : in STD_LOGIC;
    pop : in STD_LOGIC
  );
end main_design_v_mix_0_0_start_for_v_mix_422_to_444_false_7_U0;

architecture STRUCTURE of main_design_v_mix_0_0_start_for_v_mix_422_to_444_false_7_U0 is
  signal \empty_n_i_1__45_n_9\ : STD_LOGIC;
  signal \full_n_i_1__45_n_9\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \mOutPtr[0]_i_1_n_9\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_9\ : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal \^start_for_v_mix_422_to_444_false_7_u0_full_n\ : STD_LOGIC;
  signal \^v_mix_422_to_444_false_7_u0_ap_start\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_n_i_2__10\ : label is "soft_lutpair765";
  attribute SOFT_HLUTNM of \empty_n_i_3__7\ : label is "soft_lutpair765";
begin
  start_for_v_mix_422_to_444_false_7_U0_full_n <= \^start_for_v_mix_422_to_444_false_7_u0_full_n\;
  v_mix_422_to_444_false_7_U0_ap_start <= \^v_mix_422_to_444_false_7_u0_ap_start\;
\empty_n_i_1__45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFFAAAA"
    )
        port map (
      I0 => p_9_in,
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => p_6_in,
      I4 => \^v_mix_422_to_444_false_7_u0_ap_start\,
      O => \empty_n_i_1__45_n_9\
    );
\empty_n_i_2__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080808"
    )
        port map (
      I0 => \^start_for_v_mix_422_to_444_false_7_u0_full_n\,
      I1 => v_mix_420_to_422_false_6_U0_ap_start,
      I2 => start_once_reg,
      I3 => v_mix_422_to_444_false_7_U0_ap_ready,
      I4 => \^v_mix_422_to_444_false_7_u0_ap_start\,
      O => p_9_in
    );
\empty_n_i_3__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88880888"
    )
        port map (
      I0 => v_mix_422_to_444_false_7_U0_ap_ready,
      I1 => \^v_mix_422_to_444_false_7_u0_ap_start\,
      I2 => \^start_for_v_mix_422_to_444_false_7_u0_full_n\,
      I3 => v_mix_420_to_422_false_6_U0_ap_start,
      I4 => start_once_reg,
      O => p_6_in
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__45_n_9\,
      Q => \^v_mix_422_to_444_false_7_u0_ap_start\,
      R => full_n_reg_0
    );
\full_n_i_1__45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFDFF0000"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => start_once_reg,
      I3 => v_mix_420_to_422_false_6_U0_ap_start,
      I4 => \^start_for_v_mix_422_to_444_false_7_u0_full_n\,
      I5 => pop,
      O => \full_n_i_1__45_n_9\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__45_n_9\,
      Q => \^start_for_v_mix_422_to_444_false_7_u0_full_n\,
      S => full_n_reg_0
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777877788887888"
    )
        port map (
      I0 => v_mix_422_to_444_false_7_U0_ap_ready,
      I1 => \^v_mix_422_to_444_false_7_u0_ap_start\,
      I2 => \^start_for_v_mix_422_to_444_false_7_u0_full_n\,
      I3 => v_mix_420_to_422_false_6_U0_ap_start,
      I4 => start_once_reg,
      I5 => mOutPtr(0),
      O => \mOutPtr[0]_i_1_n_9\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAADFFF45552000"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => start_once_reg,
      I2 => v_mix_420_to_422_false_6_U0_ap_start,
      I3 => \^start_for_v_mix_422_to_444_false_7_u0_full_n\,
      I4 => pop,
      I5 => mOutPtr(1),
      O => \mOutPtr[1]_i_1_n_9\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_9\,
      Q => mOutPtr(0),
      R => full_n_reg_0
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_9\,
      Q => mOutPtr(1),
      R => full_n_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_start_for_v_mix_422_to_444_false_U0 is
  port (
    v_mix_422_to_444_false_U0_ap_start : out STD_LOGIC;
    start_for_v_mix_422_to_444_false_U0_full_n : out STD_LOGIC;
    full_n_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    v_mix_420_to_422_false_U0_ap_start : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    v_mix_422_to_444_false_U0_ap_ready : in STD_LOGIC;
    pop : in STD_LOGIC
  );
end main_design_v_mix_0_0_start_for_v_mix_422_to_444_false_U0;

architecture STRUCTURE of main_design_v_mix_0_0_start_for_v_mix_422_to_444_false_U0 is
  signal \empty_n_i_1__59_n_9\ : STD_LOGIC;
  signal \full_n_i_1__55_n_9\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \mOutPtr[0]_i_1_n_9\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_9\ : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal \^start_for_v_mix_422_to_444_false_u0_full_n\ : STD_LOGIC;
  signal \^v_mix_422_to_444_false_u0_ap_start\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_n_i_2__13\ : label is "soft_lutpair766";
  attribute SOFT_HLUTNM of \empty_n_i_3__10\ : label is "soft_lutpair766";
begin
  start_for_v_mix_422_to_444_false_U0_full_n <= \^start_for_v_mix_422_to_444_false_u0_full_n\;
  v_mix_422_to_444_false_U0_ap_start <= \^v_mix_422_to_444_false_u0_ap_start\;
\empty_n_i_1__59\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFFAAAA"
    )
        port map (
      I0 => p_9_in,
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => p_6_in,
      I4 => \^v_mix_422_to_444_false_u0_ap_start\,
      O => \empty_n_i_1__59_n_9\
    );
\empty_n_i_2__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080808"
    )
        port map (
      I0 => \^start_for_v_mix_422_to_444_false_u0_full_n\,
      I1 => v_mix_420_to_422_false_U0_ap_start,
      I2 => start_once_reg,
      I3 => v_mix_422_to_444_false_U0_ap_ready,
      I4 => \^v_mix_422_to_444_false_u0_ap_start\,
      O => p_9_in
    );
\empty_n_i_3__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88880888"
    )
        port map (
      I0 => v_mix_422_to_444_false_U0_ap_ready,
      I1 => \^v_mix_422_to_444_false_u0_ap_start\,
      I2 => \^start_for_v_mix_422_to_444_false_u0_full_n\,
      I3 => v_mix_420_to_422_false_U0_ap_start,
      I4 => start_once_reg,
      O => p_6_in
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__59_n_9\,
      Q => \^v_mix_422_to_444_false_u0_ap_start\,
      R => full_n_reg_0
    );
\full_n_i_1__55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFDFF0000"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => start_once_reg,
      I3 => v_mix_420_to_422_false_U0_ap_start,
      I4 => \^start_for_v_mix_422_to_444_false_u0_full_n\,
      I5 => pop,
      O => \full_n_i_1__55_n_9\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__55_n_9\,
      Q => \^start_for_v_mix_422_to_444_false_u0_full_n\,
      S => full_n_reg_0
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777877788887888"
    )
        port map (
      I0 => v_mix_422_to_444_false_U0_ap_ready,
      I1 => \^v_mix_422_to_444_false_u0_ap_start\,
      I2 => \^start_for_v_mix_422_to_444_false_u0_full_n\,
      I3 => v_mix_420_to_422_false_U0_ap_start,
      I4 => start_once_reg,
      I5 => mOutPtr(0),
      O => \mOutPtr[0]_i_1_n_9\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAADFFF45552000"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => start_once_reg,
      I2 => v_mix_420_to_422_false_U0_ap_start,
      I3 => \^start_for_v_mix_422_to_444_false_u0_full_n\,
      I4 => pop,
      I5 => mOutPtr(1),
      O => \mOutPtr[1]_i_1_n_9\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_9\,
      Q => mOutPtr(0),
      R => full_n_reg_0
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_9\,
      Q => mOutPtr(1),
      R => full_n_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_start_for_v_mix_444_to_422_false_U0 is
  port (
    v_mix_444_to_422_false_U0_ap_start : out STD_LOGIC;
    start_for_v_mix_444_to_422_false_U0_full_n : out STD_LOGIC;
    full_n_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    v_mix_rgb2yuv_false_U0_ap_start : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_6_in : in STD_LOGIC;
    v_mix_444_to_422_false_U0_ap_ready : in STD_LOGIC
  );
end main_design_v_mix_0_0_start_for_v_mix_444_to_422_false_U0;

architecture STRUCTURE of main_design_v_mix_0_0_start_for_v_mix_444_to_422_false_U0 is
  signal \empty_n_i_1__71_n_9\ : STD_LOGIC;
  signal \full_n_i_1__64_n_9\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \mOutPtr[0]_i_1_n_9\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_9\ : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal \^start_for_v_mix_444_to_422_false_u0_full_n\ : STD_LOGIC;
  signal \^v_mix_444_to_422_false_u0_ap_start\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_n_i_1__71\ : label is "soft_lutpair767";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1\ : label is "soft_lutpair767";
begin
  start_for_v_mix_444_to_422_false_U0_full_n <= \^start_for_v_mix_444_to_422_false_u0_full_n\;
  v_mix_444_to_422_false_U0_ap_start <= \^v_mix_444_to_422_false_u0_ap_start\;
\empty_n_i_1__71\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFFAAAA"
    )
        port map (
      I0 => p_9_in,
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => p_6_in,
      I4 => \^v_mix_444_to_422_false_u0_ap_start\,
      O => \empty_n_i_1__71_n_9\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__71_n_9\,
      Q => \^v_mix_444_to_422_false_u0_ap_start\,
      R => full_n_reg_0
    );
\full_n_i_1__64\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFDFDF00"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => p_9_in,
      I3 => p_6_in,
      I4 => \^start_for_v_mix_444_to_422_false_u0_full_n\,
      O => \full_n_i_1__64_n_9\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__64_n_9\,
      Q => \^start_for_v_mix_444_to_422_false_u0_full_n\,
      S => full_n_reg_0
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777877788887888"
    )
        port map (
      I0 => v_mix_444_to_422_false_U0_ap_ready,
      I1 => \^v_mix_444_to_422_false_u0_ap_start\,
      I2 => \^start_for_v_mix_444_to_422_false_u0_full_n\,
      I3 => v_mix_rgb2yuv_false_U0_ap_start,
      I4 => start_once_reg,
      I5 => mOutPtr(0),
      O => \mOutPtr[0]_i_1_n_9\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6798"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => p_9_in,
      I2 => p_6_in,
      I3 => mOutPtr(1),
      O => \mOutPtr[1]_i_1_n_9\
    );
\mOutPtr[1]_i_2__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008080808080808"
    )
        port map (
      I0 => \^start_for_v_mix_444_to_422_false_u0_full_n\,
      I1 => v_mix_rgb2yuv_false_U0_ap_start,
      I2 => start_once_reg,
      I3 => CO(0),
      I4 => Q(0),
      I5 => \^v_mix_444_to_422_false_u0_ap_start\,
      O => p_9_in
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_9\,
      Q => mOutPtr(0),
      R => full_n_reg_0
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_9\,
      Q => mOutPtr(1),
      R => full_n_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_start_for_v_mix_core_alpha_false_false_10_U0 is
  port (
    v_mix_core_alpha_false_false_10_U0_ap_start : out STD_LOGIC;
    start_for_v_mix_core_alpha_false_false_10_U0_full_n : out STD_LOGIC;
    full_n_reg_0 : out STD_LOGIC;
    \mOutPtr_reg[3]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mOutPtr_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mOutPtr_reg[1]_1\ : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    start_for_v_mix_core_alpha_false_false_U0_full_n : in STD_LOGIC;
    grp_VMixHlsDataFlowFunction_fu_476_ap_start_reg : in STD_LOGIC;
    start_once_reg_reg : in STD_LOGIC;
    entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end main_design_v_mix_0_0_start_for_v_mix_core_alpha_false_false_10_U0;

architecture STRUCTURE of main_design_v_mix_0_0_start_for_v_mix_core_alpha_false_false_10_U0 is
  signal \empty_n_i_1__70_n_9\ : STD_LOGIC;
  signal \empty_n_i_2__0_n_9\ : STD_LOGIC;
  signal \empty_n_i_3__4_n_9\ : STD_LOGIC;
  signal \full_n1__3\ : STD_LOGIC;
  signal \full_n_i_1__63_n_9\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__44_n_9\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__44_n_9\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__44_n_9\ : STD_LOGIC;
  signal \mOutPtr[3]_i_2__7_n_9\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_9_in : STD_LOGIC;
  signal \^start_for_v_mix_core_alpha_false_false_10_u0_full_n\ : STD_LOGIC;
  signal \^v_mix_core_alpha_false_false_10_u0_ap_start\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_n_i_3__4\ : label is "soft_lutpair770";
  attribute SOFT_HLUTNM of \full_n_i_2__25\ : label is "soft_lutpair768";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__44\ : label is "soft_lutpair770";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__44\ : label is "soft_lutpair769";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__44\ : label is "soft_lutpair769";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_2__7\ : label is "soft_lutpair768";
begin
  start_for_v_mix_core_alpha_false_false_10_U0_full_n <= \^start_for_v_mix_core_alpha_false_false_10_u0_full_n\;
  v_mix_core_alpha_false_false_10_U0_ap_start <= \^v_mix_core_alpha_false_false_10_u0_ap_start\;
\empty_n_i_1__70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF7FFFF0000"
    )
        port map (
      I0 => \empty_n_i_2__0_n_9\,
      I1 => \empty_n_i_3__4_n_9\,
      I2 => mOutPtr_reg(3),
      I3 => mOutPtr_reg(2),
      I4 => p_9_in,
      I5 => \^v_mix_core_alpha_false_false_10_u0_ap_start\,
      O => \empty_n_i_1__70_n_9\
    );
\empty_n_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080808000808080"
    )
        port map (
      I0 => \^v_mix_core_alpha_false_false_10_u0_ap_start\,
      I1 => Q(0),
      I2 => \mOutPtr_reg[1]_0\(0),
      I3 => \mOutPtr_reg[1]_1\,
      I4 => \^start_for_v_mix_core_alpha_false_false_10_u0_full_n\,
      I5 => start_once_reg,
      O => \empty_n_i_2__0_n_9\
    );
\empty_n_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr_reg(1),
      O => \empty_n_i_3__4_n_9\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__70_n_9\,
      Q => \^v_mix_core_alpha_false_false_10_u0_ap_start\,
      R => \mOutPtr_reg[3]_0\
    );
\full_n_i_1__63\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \empty_n_i_2__0_n_9\,
      I1 => \full_n1__3\,
      I2 => \^start_for_v_mix_core_alpha_false_false_10_u0_full_n\,
      O => \full_n_i_1__63_n_9\
    );
\full_n_i_2__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr_reg(1),
      I2 => mOutPtr_reg(2),
      I3 => mOutPtr_reg(3),
      I4 => p_9_in,
      O => \full_n1__3\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__63_n_9\,
      Q => \^start_for_v_mix_core_alpha_false_false_10_u0_full_n\,
      S => \mOutPtr_reg[3]_0\
    );
\mOutPtr[0]_i_1__44\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1__44_n_9\
    );
\mOutPtr[1]_i_1__44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr_reg(1),
      I2 => p_9_in,
      O => \mOutPtr[1]_i_1__44_n_9\
    );
\mOutPtr[2]_i_1__44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AA9"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(1),
      I2 => mOutPtr_reg(0),
      I3 => p_9_in,
      O => \mOutPtr[2]_i_1__44_n_9\
    );
\mOutPtr[3]_i_2__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAA9"
    )
        port map (
      I0 => mOutPtr_reg(3),
      I1 => mOutPtr_reg(1),
      I2 => mOutPtr_reg(0),
      I3 => p_9_in,
      I4 => mOutPtr_reg(2),
      O => \mOutPtr[3]_i_2__7_n_9\
    );
\mOutPtr[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007F000000"
    )
        port map (
      I0 => \^v_mix_core_alpha_false_false_10_u0_ap_start\,
      I1 => Q(0),
      I2 => \mOutPtr_reg[1]_0\(0),
      I3 => \mOutPtr_reg[1]_1\,
      I4 => \^start_for_v_mix_core_alpha_false_false_10_u0_full_n\,
      I5 => start_once_reg,
      O => p_9_in
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__44_n_9\,
      Q => mOutPtr_reg(0),
      R => \mOutPtr_reg[3]_0\
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_1__44_n_9\,
      Q => mOutPtr_reg(1),
      R => \mOutPtr_reg[3]_0\
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[2]_i_1__44_n_9\,
      Q => mOutPtr_reg(2),
      R => \mOutPtr_reg[3]_0\
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[3]_i_2__7_n_9\,
      Q => mOutPtr_reg(3),
      R => \mOutPtr_reg[3]_0\
    );
\start_once_reg_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F0F0F8F0"
    )
        port map (
      I0 => \^start_for_v_mix_core_alpha_false_false_10_u0_full_n\,
      I1 => start_for_v_mix_core_alpha_false_false_U0_full_n,
      I2 => start_once_reg,
      I3 => grp_VMixHlsDataFlowFunction_fu_476_ap_start_reg,
      I4 => start_once_reg_reg,
      I5 => entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write,
      O => full_n_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_start_for_v_mix_core_alpha_false_false_U0 is
  port (
    v_mix_core_alpha_false_false_U0_ap_start : out STD_LOGIC;
    start_for_v_mix_core_alpha_false_false_U0_full_n : out STD_LOGIC;
    empty_n_reg_0 : out STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    HwReg_layerScaleFactor_1_val25_c_empty_n : in STD_LOGIC;
    HwReg_layerStartY_1_val19_c_empty_n : in STD_LOGIC;
    HwReg_layerStartX_1_val17_c_empty_n : in STD_LOGIC;
    \ap_CS_fsm_reg[0]\ : in STD_LOGIC;
    p_9_in : in STD_LOGIC;
    full_n_reg_0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end main_design_v_mix_0_0_start_for_v_mix_core_alpha_false_false_U0;

architecture STRUCTURE of main_design_v_mix_0_0_start_for_v_mix_core_alpha_false_false_U0 is
  signal \empty_n_i_1__55_n_9\ : STD_LOGIC;
  signal \empty_n_i_3__3_n_9\ : STD_LOGIC;
  signal \full_n1__3\ : STD_LOGIC;
  signal \full_n_i_1__51_n_9\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__43_n_9\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__40_n_9\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__40_n_9\ : STD_LOGIC;
  signal \mOutPtr[3]_i_2__3_n_9\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^start_for_v_mix_core_alpha_false_false_u0_full_n\ : STD_LOGIC;
  signal \^v_mix_core_alpha_false_false_u0_ap_start\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_n_i_3__3\ : label is "soft_lutpair773";
  attribute SOFT_HLUTNM of \full_n_i_2__21\ : label is "soft_lutpair771";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__43\ : label is "soft_lutpair773";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__40\ : label is "soft_lutpair772";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__40\ : label is "soft_lutpair772";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_2__3\ : label is "soft_lutpair771";
begin
  start_for_v_mix_core_alpha_false_false_U0_full_n <= \^start_for_v_mix_core_alpha_false_false_u0_full_n\;
  v_mix_core_alpha_false_false_U0_ap_start <= \^v_mix_core_alpha_false_false_u0_ap_start\;
\ap_CS_fsm[0]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \^v_mix_core_alpha_false_false_u0_ap_start\,
      I1 => HwReg_layerScaleFactor_1_val25_c_empty_n,
      I2 => HwReg_layerStartY_1_val19_c_empty_n,
      I3 => HwReg_layerStartX_1_val17_c_empty_n,
      I4 => \ap_CS_fsm_reg[0]\,
      O => empty_n_reg_0
    );
\empty_n_i_1__55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF7FFFF0000"
    )
        port map (
      I0 => full_n_reg_0,
      I1 => \empty_n_i_3__3_n_9\,
      I2 => mOutPtr_reg(3),
      I3 => mOutPtr_reg(2),
      I4 => p_9_in,
      I5 => \^v_mix_core_alpha_false_false_u0_ap_start\,
      O => \empty_n_i_1__55_n_9\
    );
\empty_n_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr_reg(1),
      O => \empty_n_i_3__3_n_9\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__55_n_9\,
      Q => \^v_mix_core_alpha_false_false_u0_ap_start\,
      R => \mOutPtr_reg[0]_0\
    );
\full_n_i_1__51\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => full_n_reg_0,
      I1 => \full_n1__3\,
      I2 => \^start_for_v_mix_core_alpha_false_false_u0_full_n\,
      O => \full_n_i_1__51_n_9\
    );
\full_n_i_2__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(2),
      I2 => mOutPtr_reg(0),
      I3 => mOutPtr_reg(3),
      I4 => p_9_in,
      O => \full_n1__3\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__51_n_9\,
      Q => \^start_for_v_mix_core_alpha_false_false_u0_full_n\,
      S => \mOutPtr_reg[0]_0\
    );
\mOutPtr[0]_i_1__43\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1__43_n_9\
    );
\mOutPtr[1]_i_1__40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr_reg(1),
      I2 => p_9_in,
      O => \mOutPtr[1]_i_1__40_n_9\
    );
\mOutPtr[2]_i_1__40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AA9"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => p_9_in,
      I2 => mOutPtr_reg(1),
      I3 => mOutPtr_reg(0),
      O => \mOutPtr[2]_i_1__40_n_9\
    );
\mOutPtr[3]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAA9"
    )
        port map (
      I0 => mOutPtr_reg(3),
      I1 => mOutPtr_reg(2),
      I2 => p_9_in,
      I3 => mOutPtr_reg(1),
      I4 => mOutPtr_reg(0),
      O => \mOutPtr[3]_i_2__3_n_9\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__43_n_9\,
      Q => mOutPtr_reg(0),
      R => \mOutPtr_reg[0]_0\
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_1__40_n_9\,
      Q => mOutPtr_reg(1),
      R => \mOutPtr_reg[0]_0\
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[2]_i_1__40_n_9\,
      Q => mOutPtr_reg(2),
      R => \mOutPtr_reg[0]_0\
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[3]_i_2__3_n_9\,
      Q => mOutPtr_reg(3),
      R => \mOutPtr_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_start_for_v_mix_rgb2yuv_false_U0 is
  port (
    v_mix_rgb2yuv_false_U0_ap_start : out STD_LOGIC;
    start_for_v_mix_rgb2yuv_false_U0_full_n : out STD_LOGIC;
    full_n_reg_0 : out STD_LOGIC;
    full_n_reg_1 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    v_mix_core_alpha_false_false_10_U0_ap_start : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_6_in : in STD_LOGIC;
    v_mix_rgb2yuv_false_U0_ap_ready : in STD_LOGIC
  );
end main_design_v_mix_0_0_start_for_v_mix_rgb2yuv_false_U0;

architecture STRUCTURE of main_design_v_mix_0_0_start_for_v_mix_rgb2yuv_false_U0 is
  signal \empty_n_i_1__66_n_9\ : STD_LOGIC;
  signal \full_n_i_1__62_n_9\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \mOutPtr[0]_i_1_n_9\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_9\ : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal \^start_for_v_mix_rgb2yuv_false_u0_full_n\ : STD_LOGIC;
  signal \^v_mix_rgb2yuv_false_u0_ap_start\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_n_i_1__66\ : label is "soft_lutpair774";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1\ : label is "soft_lutpair774";
begin
  start_for_v_mix_rgb2yuv_false_U0_full_n <= \^start_for_v_mix_rgb2yuv_false_u0_full_n\;
  v_mix_rgb2yuv_false_U0_ap_start <= \^v_mix_rgb2yuv_false_u0_ap_start\;
\empty_n_i_1__66\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFFAAAA"
    )
        port map (
      I0 => p_9_in,
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => p_6_in,
      I4 => \^v_mix_rgb2yuv_false_u0_ap_start\,
      O => \empty_n_i_1__66_n_9\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__66_n_9\,
      Q => \^v_mix_rgb2yuv_false_u0_ap_start\,
      R => full_n_reg_1
    );
\full_n_i_1__62\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFDFDF00"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => p_9_in,
      I3 => p_6_in,
      I4 => \^start_for_v_mix_rgb2yuv_false_u0_full_n\,
      O => \full_n_i_1__62_n_9\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__62_n_9\,
      Q => \^start_for_v_mix_rgb2yuv_false_u0_full_n\,
      S => full_n_reg_1
    );
\layerStartX_reg_263[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \^start_for_v_mix_rgb2yuv_false_u0_full_n\,
      I1 => start_once_reg,
      I2 => v_mix_core_alpha_false_false_10_U0_ap_start,
      O => full_n_reg_0
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777877788887888"
    )
        port map (
      I0 => v_mix_rgb2yuv_false_U0_ap_ready,
      I1 => \^v_mix_rgb2yuv_false_u0_ap_start\,
      I2 => v_mix_core_alpha_false_false_10_U0_ap_start,
      I3 => \^start_for_v_mix_rgb2yuv_false_u0_full_n\,
      I4 => start_once_reg,
      I5 => mOutPtr(0),
      O => \mOutPtr[0]_i_1_n_9\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6798"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => p_9_in,
      I2 => p_6_in,
      I3 => mOutPtr(1),
      O => \mOutPtr[1]_i_1_n_9\
    );
\mOutPtr[1]_i_2__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008080808080808"
    )
        port map (
      I0 => v_mix_core_alpha_false_false_10_U0_ap_start,
      I1 => \^start_for_v_mix_rgb2yuv_false_u0_full_n\,
      I2 => start_once_reg,
      I3 => CO(0),
      I4 => Q(0),
      I5 => \^v_mix_rgb2yuv_false_u0_ap_start\,
      O => p_9_in
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_9\,
      Q => mOutPtr(0),
      R => full_n_reg_1
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_9\,
      Q => mOutPtr(1),
      R => full_n_reg_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_start_for_v_mix_upsample_false_9_U0 is
  port (
    v_mix_upsample_false_9_U0_ap_start : out STD_LOGIC;
    start_for_v_mix_upsample_false_9_U0_full_n : out STD_LOGIC;
    full_n_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    v_mix_yuv2rgb_false_8_U0_ap_start : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    v_mix_upsample_false_9_U0_ap_ready : in STD_LOGIC;
    pop : in STD_LOGIC
  );
end main_design_v_mix_0_0_start_for_v_mix_upsample_false_9_U0;

architecture STRUCTURE of main_design_v_mix_0_0_start_for_v_mix_upsample_false_9_U0 is
  signal \empty_n_i_1__49_n_9\ : STD_LOGIC;
  signal \full_n_i_1__49_n_9\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \mOutPtr[0]_i_1_n_9\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_9\ : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal \^start_for_v_mix_upsample_false_9_u0_full_n\ : STD_LOGIC;
  signal \^v_mix_upsample_false_9_u0_ap_start\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_n_i_2__12\ : label is "soft_lutpair775";
  attribute SOFT_HLUTNM of \empty_n_i_3__9\ : label is "soft_lutpair775";
begin
  start_for_v_mix_upsample_false_9_U0_full_n <= \^start_for_v_mix_upsample_false_9_u0_full_n\;
  v_mix_upsample_false_9_U0_ap_start <= \^v_mix_upsample_false_9_u0_ap_start\;
\empty_n_i_1__49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFFAAAA"
    )
        port map (
      I0 => p_9_in,
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => p_6_in,
      I4 => \^v_mix_upsample_false_9_u0_ap_start\,
      O => \empty_n_i_1__49_n_9\
    );
\empty_n_i_2__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080808"
    )
        port map (
      I0 => \^start_for_v_mix_upsample_false_9_u0_full_n\,
      I1 => v_mix_yuv2rgb_false_8_U0_ap_start,
      I2 => start_once_reg,
      I3 => v_mix_upsample_false_9_U0_ap_ready,
      I4 => \^v_mix_upsample_false_9_u0_ap_start\,
      O => p_9_in
    );
\empty_n_i_3__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88880888"
    )
        port map (
      I0 => v_mix_upsample_false_9_U0_ap_ready,
      I1 => \^v_mix_upsample_false_9_u0_ap_start\,
      I2 => \^start_for_v_mix_upsample_false_9_u0_full_n\,
      I3 => v_mix_yuv2rgb_false_8_U0_ap_start,
      I4 => start_once_reg,
      O => p_6_in
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__49_n_9\,
      Q => \^v_mix_upsample_false_9_u0_ap_start\,
      R => full_n_reg_0
    );
\full_n_i_1__49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFDFF0000"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => start_once_reg,
      I3 => v_mix_yuv2rgb_false_8_U0_ap_start,
      I4 => \^start_for_v_mix_upsample_false_9_u0_full_n\,
      I5 => pop,
      O => \full_n_i_1__49_n_9\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__49_n_9\,
      Q => \^start_for_v_mix_upsample_false_9_u0_full_n\,
      S => full_n_reg_0
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777877788887888"
    )
        port map (
      I0 => v_mix_upsample_false_9_U0_ap_ready,
      I1 => \^v_mix_upsample_false_9_u0_ap_start\,
      I2 => \^start_for_v_mix_upsample_false_9_u0_full_n\,
      I3 => v_mix_yuv2rgb_false_8_U0_ap_start,
      I4 => start_once_reg,
      I5 => mOutPtr(0),
      O => \mOutPtr[0]_i_1_n_9\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAADFFF45552000"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => start_once_reg,
      I2 => v_mix_yuv2rgb_false_8_U0_ap_start,
      I3 => \^start_for_v_mix_upsample_false_9_u0_full_n\,
      I4 => pop,
      I5 => mOutPtr(1),
      O => \mOutPtr[1]_i_1_n_9\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_9\,
      Q => mOutPtr(0),
      R => full_n_reg_0
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_9\,
      Q => mOutPtr(1),
      R => full_n_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_start_for_v_mix_upsample_false_U0 is
  port (
    v_mix_upsample_false_U0_ap_start : out STD_LOGIC;
    start_for_v_mix_upsample_false_U0_full_n : out STD_LOGIC;
    full_n_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    v_mix_yuv2rgb_false_U0_ap_start : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    v_mix_upsample_false_U0_ap_ready : in STD_LOGIC;
    pop : in STD_LOGIC
  );
end main_design_v_mix_0_0_start_for_v_mix_upsample_false_U0;

architecture STRUCTURE of main_design_v_mix_0_0_start_for_v_mix_upsample_false_U0 is
  signal \empty_n_i_1__63_n_9\ : STD_LOGIC;
  signal \full_n_i_1__59_n_9\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \mOutPtr[0]_i_1_n_9\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_9\ : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal \^start_for_v_mix_upsample_false_u0_full_n\ : STD_LOGIC;
  signal \^v_mix_upsample_false_u0_ap_start\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_n_i_2__15\ : label is "soft_lutpair776";
  attribute SOFT_HLUTNM of \empty_n_i_3__12\ : label is "soft_lutpair776";
begin
  start_for_v_mix_upsample_false_U0_full_n <= \^start_for_v_mix_upsample_false_u0_full_n\;
  v_mix_upsample_false_U0_ap_start <= \^v_mix_upsample_false_u0_ap_start\;
\empty_n_i_1__63\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFFAAAA"
    )
        port map (
      I0 => p_9_in,
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => p_6_in,
      I4 => \^v_mix_upsample_false_u0_ap_start\,
      O => \empty_n_i_1__63_n_9\
    );
\empty_n_i_2__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080808"
    )
        port map (
      I0 => \^start_for_v_mix_upsample_false_u0_full_n\,
      I1 => v_mix_yuv2rgb_false_U0_ap_start,
      I2 => start_once_reg,
      I3 => v_mix_upsample_false_U0_ap_ready,
      I4 => \^v_mix_upsample_false_u0_ap_start\,
      O => p_9_in
    );
\empty_n_i_3__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88880888"
    )
        port map (
      I0 => v_mix_upsample_false_U0_ap_ready,
      I1 => \^v_mix_upsample_false_u0_ap_start\,
      I2 => \^start_for_v_mix_upsample_false_u0_full_n\,
      I3 => v_mix_yuv2rgb_false_U0_ap_start,
      I4 => start_once_reg,
      O => p_6_in
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__63_n_9\,
      Q => \^v_mix_upsample_false_u0_ap_start\,
      R => full_n_reg_0
    );
\full_n_i_1__59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFDFF0000"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => start_once_reg,
      I3 => v_mix_yuv2rgb_false_U0_ap_start,
      I4 => \^start_for_v_mix_upsample_false_u0_full_n\,
      I5 => pop,
      O => \full_n_i_1__59_n_9\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__59_n_9\,
      Q => \^start_for_v_mix_upsample_false_u0_full_n\,
      S => full_n_reg_0
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777877788887888"
    )
        port map (
      I0 => v_mix_upsample_false_U0_ap_ready,
      I1 => \^v_mix_upsample_false_u0_ap_start\,
      I2 => \^start_for_v_mix_upsample_false_u0_full_n\,
      I3 => v_mix_yuv2rgb_false_U0_ap_start,
      I4 => start_once_reg,
      I5 => mOutPtr(0),
      O => \mOutPtr[0]_i_1_n_9\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAADFFF45552000"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => start_once_reg,
      I2 => v_mix_yuv2rgb_false_U0_ap_start,
      I3 => \^start_for_v_mix_upsample_false_u0_full_n\,
      I4 => pop,
      I5 => mOutPtr(1),
      O => \mOutPtr[1]_i_1_n_9\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_9\,
      Q => mOutPtr(0),
      R => full_n_reg_0
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_9\,
      Q => mOutPtr(1),
      R => full_n_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_start_for_v_mix_yuv2rgb_false_4_U0 is
  port (
    v_mix_yuv2rgb_false_4_U0_ap_start : out STD_LOGIC;
    start_for_v_mix_yuv2rgb_false_4_U0_full_n : out STD_LOGIC;
    full_n_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    v_mix_422_to_444_false_3_U0_ap_start : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    v_mix_yuv2rgb_false_4_U0_ap_ready : in STD_LOGIC;
    pop : in STD_LOGIC
  );
end main_design_v_mix_0_0_start_for_v_mix_yuv2rgb_false_4_U0;

architecture STRUCTURE of main_design_v_mix_0_0_start_for_v_mix_yuv2rgb_false_4_U0 is
  signal \empty_n_i_1__41_n_9\ : STD_LOGIC;
  signal \full_n_i_1__41_n_9\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \mOutPtr[0]_i_1_n_9\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_9\ : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal \^start_for_v_mix_yuv2rgb_false_4_u0_full_n\ : STD_LOGIC;
  signal \^v_mix_yuv2rgb_false_4_u0_ap_start\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_n_i_2__9\ : label is "soft_lutpair777";
  attribute SOFT_HLUTNM of \empty_n_i_3__6\ : label is "soft_lutpair777";
begin
  start_for_v_mix_yuv2rgb_false_4_U0_full_n <= \^start_for_v_mix_yuv2rgb_false_4_u0_full_n\;
  v_mix_yuv2rgb_false_4_U0_ap_start <= \^v_mix_yuv2rgb_false_4_u0_ap_start\;
\empty_n_i_1__41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFFAAAA"
    )
        port map (
      I0 => p_9_in,
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => p_6_in,
      I4 => \^v_mix_yuv2rgb_false_4_u0_ap_start\,
      O => \empty_n_i_1__41_n_9\
    );
\empty_n_i_2__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080808"
    )
        port map (
      I0 => \^start_for_v_mix_yuv2rgb_false_4_u0_full_n\,
      I1 => v_mix_422_to_444_false_3_U0_ap_start,
      I2 => start_once_reg,
      I3 => v_mix_yuv2rgb_false_4_U0_ap_ready,
      I4 => \^v_mix_yuv2rgb_false_4_u0_ap_start\,
      O => p_9_in
    );
\empty_n_i_3__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88880888"
    )
        port map (
      I0 => v_mix_yuv2rgb_false_4_U0_ap_ready,
      I1 => \^v_mix_yuv2rgb_false_4_u0_ap_start\,
      I2 => \^start_for_v_mix_yuv2rgb_false_4_u0_full_n\,
      I3 => v_mix_422_to_444_false_3_U0_ap_start,
      I4 => start_once_reg,
      O => p_6_in
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__41_n_9\,
      Q => \^v_mix_yuv2rgb_false_4_u0_ap_start\,
      R => full_n_reg_0
    );
\full_n_i_1__41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFDFF0000"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => start_once_reg,
      I3 => v_mix_422_to_444_false_3_U0_ap_start,
      I4 => \^start_for_v_mix_yuv2rgb_false_4_u0_full_n\,
      I5 => pop,
      O => \full_n_i_1__41_n_9\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__41_n_9\,
      Q => \^start_for_v_mix_yuv2rgb_false_4_u0_full_n\,
      S => full_n_reg_0
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777877788887888"
    )
        port map (
      I0 => v_mix_yuv2rgb_false_4_U0_ap_ready,
      I1 => \^v_mix_yuv2rgb_false_4_u0_ap_start\,
      I2 => \^start_for_v_mix_yuv2rgb_false_4_u0_full_n\,
      I3 => v_mix_422_to_444_false_3_U0_ap_start,
      I4 => start_once_reg,
      I5 => mOutPtr(0),
      O => \mOutPtr[0]_i_1_n_9\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAADFFF45552000"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => start_once_reg,
      I2 => v_mix_422_to_444_false_3_U0_ap_start,
      I3 => \^start_for_v_mix_yuv2rgb_false_4_u0_full_n\,
      I4 => pop,
      I5 => mOutPtr(1),
      O => \mOutPtr[1]_i_1_n_9\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_9\,
      Q => mOutPtr(0),
      R => full_n_reg_0
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_9\,
      Q => mOutPtr(1),
      R => full_n_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_start_for_v_mix_yuv2rgb_false_8_U0 is
  port (
    v_mix_yuv2rgb_false_8_U0_ap_start : out STD_LOGIC;
    start_for_v_mix_yuv2rgb_false_8_U0_full_n : out STD_LOGIC;
    full_n_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    v_mix_422_to_444_false_7_U0_ap_start : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    v_mix_yuv2rgb_false_8_U0_ap_ready : in STD_LOGIC;
    pop : in STD_LOGIC
  );
end main_design_v_mix_0_0_start_for_v_mix_yuv2rgb_false_8_U0;

architecture STRUCTURE of main_design_v_mix_0_0_start_for_v_mix_yuv2rgb_false_8_U0 is
  signal \empty_n_i_1__47_n_9\ : STD_LOGIC;
  signal \full_n_i_1__47_n_9\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \mOutPtr[0]_i_1_n_9\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_9\ : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal \^start_for_v_mix_yuv2rgb_false_8_u0_full_n\ : STD_LOGIC;
  signal \^v_mix_yuv2rgb_false_8_u0_ap_start\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_n_i_2__11\ : label is "soft_lutpair778";
  attribute SOFT_HLUTNM of \empty_n_i_3__8\ : label is "soft_lutpair778";
begin
  start_for_v_mix_yuv2rgb_false_8_U0_full_n <= \^start_for_v_mix_yuv2rgb_false_8_u0_full_n\;
  v_mix_yuv2rgb_false_8_U0_ap_start <= \^v_mix_yuv2rgb_false_8_u0_ap_start\;
\empty_n_i_1__47\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFFAAAA"
    )
        port map (
      I0 => p_9_in,
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => p_6_in,
      I4 => \^v_mix_yuv2rgb_false_8_u0_ap_start\,
      O => \empty_n_i_1__47_n_9\
    );
\empty_n_i_2__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080808"
    )
        port map (
      I0 => \^start_for_v_mix_yuv2rgb_false_8_u0_full_n\,
      I1 => v_mix_422_to_444_false_7_U0_ap_start,
      I2 => start_once_reg,
      I3 => v_mix_yuv2rgb_false_8_U0_ap_ready,
      I4 => \^v_mix_yuv2rgb_false_8_u0_ap_start\,
      O => p_9_in
    );
\empty_n_i_3__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88880888"
    )
        port map (
      I0 => v_mix_yuv2rgb_false_8_U0_ap_ready,
      I1 => \^v_mix_yuv2rgb_false_8_u0_ap_start\,
      I2 => \^start_for_v_mix_yuv2rgb_false_8_u0_full_n\,
      I3 => v_mix_422_to_444_false_7_U0_ap_start,
      I4 => start_once_reg,
      O => p_6_in
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__47_n_9\,
      Q => \^v_mix_yuv2rgb_false_8_u0_ap_start\,
      R => full_n_reg_0
    );
\full_n_i_1__47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFDFF0000"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => start_once_reg,
      I3 => v_mix_422_to_444_false_7_U0_ap_start,
      I4 => \^start_for_v_mix_yuv2rgb_false_8_u0_full_n\,
      I5 => pop,
      O => \full_n_i_1__47_n_9\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__47_n_9\,
      Q => \^start_for_v_mix_yuv2rgb_false_8_u0_full_n\,
      S => full_n_reg_0
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777877788887888"
    )
        port map (
      I0 => v_mix_yuv2rgb_false_8_U0_ap_ready,
      I1 => \^v_mix_yuv2rgb_false_8_u0_ap_start\,
      I2 => \^start_for_v_mix_yuv2rgb_false_8_u0_full_n\,
      I3 => v_mix_422_to_444_false_7_U0_ap_start,
      I4 => start_once_reg,
      I5 => mOutPtr(0),
      O => \mOutPtr[0]_i_1_n_9\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAADFFF45552000"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => start_once_reg,
      I2 => v_mix_422_to_444_false_7_U0_ap_start,
      I3 => \^start_for_v_mix_yuv2rgb_false_8_u0_full_n\,
      I4 => pop,
      I5 => mOutPtr(1),
      O => \mOutPtr[1]_i_1_n_9\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_9\,
      Q => mOutPtr(0),
      R => full_n_reg_0
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_9\,
      Q => mOutPtr(1),
      R => full_n_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_start_for_v_mix_yuv2rgb_false_U0 is
  port (
    v_mix_yuv2rgb_false_U0_ap_start : out STD_LOGIC;
    start_for_v_mix_yuv2rgb_false_U0_full_n : out STD_LOGIC;
    full_n_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    v_mix_422_to_444_false_U0_ap_start : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    v_mix_yuv2rgb_false_U0_ap_ready : in STD_LOGIC;
    pop : in STD_LOGIC
  );
end main_design_v_mix_0_0_start_for_v_mix_yuv2rgb_false_U0;

architecture STRUCTURE of main_design_v_mix_0_0_start_for_v_mix_yuv2rgb_false_U0 is
  signal \empty_n_i_1__61_n_9\ : STD_LOGIC;
  signal \full_n_i_1__57_n_9\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \mOutPtr[0]_i_1_n_9\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_9\ : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal \^start_for_v_mix_yuv2rgb_false_u0_full_n\ : STD_LOGIC;
  signal \^v_mix_yuv2rgb_false_u0_ap_start\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_n_i_2__14\ : label is "soft_lutpair779";
  attribute SOFT_HLUTNM of \empty_n_i_3__11\ : label is "soft_lutpair779";
begin
  start_for_v_mix_yuv2rgb_false_U0_full_n <= \^start_for_v_mix_yuv2rgb_false_u0_full_n\;
  v_mix_yuv2rgb_false_U0_ap_start <= \^v_mix_yuv2rgb_false_u0_ap_start\;
\empty_n_i_1__61\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFFAAAA"
    )
        port map (
      I0 => p_9_in,
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => p_6_in,
      I4 => \^v_mix_yuv2rgb_false_u0_ap_start\,
      O => \empty_n_i_1__61_n_9\
    );
\empty_n_i_2__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080808"
    )
        port map (
      I0 => \^start_for_v_mix_yuv2rgb_false_u0_full_n\,
      I1 => v_mix_422_to_444_false_U0_ap_start,
      I2 => start_once_reg,
      I3 => v_mix_yuv2rgb_false_U0_ap_ready,
      I4 => \^v_mix_yuv2rgb_false_u0_ap_start\,
      O => p_9_in
    );
\empty_n_i_3__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88880888"
    )
        port map (
      I0 => v_mix_yuv2rgb_false_U0_ap_ready,
      I1 => \^v_mix_yuv2rgb_false_u0_ap_start\,
      I2 => \^start_for_v_mix_yuv2rgb_false_u0_full_n\,
      I3 => v_mix_422_to_444_false_U0_ap_start,
      I4 => start_once_reg,
      O => p_6_in
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__61_n_9\,
      Q => \^v_mix_yuv2rgb_false_u0_ap_start\,
      R => full_n_reg_0
    );
\full_n_i_1__57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFDFF0000"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => start_once_reg,
      I3 => v_mix_422_to_444_false_U0_ap_start,
      I4 => \^start_for_v_mix_yuv2rgb_false_u0_full_n\,
      I5 => pop,
      O => \full_n_i_1__57_n_9\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__57_n_9\,
      Q => \^start_for_v_mix_yuv2rgb_false_u0_full_n\,
      S => full_n_reg_0
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777877788887888"
    )
        port map (
      I0 => v_mix_yuv2rgb_false_U0_ap_ready,
      I1 => \^v_mix_yuv2rgb_false_u0_ap_start\,
      I2 => \^start_for_v_mix_yuv2rgb_false_u0_full_n\,
      I3 => v_mix_422_to_444_false_U0_ap_start,
      I4 => start_once_reg,
      I5 => mOutPtr(0),
      O => \mOutPtr[0]_i_1_n_9\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAADFFF45552000"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => start_once_reg,
      I2 => v_mix_422_to_444_false_U0_ap_start,
      I3 => \^start_for_v_mix_yuv2rgb_false_u0_full_n\,
      I4 => pop,
      I5 => mOutPtr(1),
      O => \mOutPtr[1]_i_1_n_9\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_9\,
      Q => mOutPtr(0),
      R => full_n_reg_0
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_9\,
      Q => mOutPtr(1),
      R => full_n_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_eol is
  port (
    \state_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 23 downto 0 );
    axi_data_fu_1061 : out STD_LOGIC;
    \ap_CS_fsm_reg[8]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \select_ln3150_reg_394_reg[0]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]\ : out STD_LOGIC;
    ap_done_cache_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_loop_init_int_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_eol_fu_210_ap_start_reg : in STD_LOGIC;
    grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_eol_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \axi_data_fu_106_reg[23]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \ap_CS_fsm_reg[9]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_rst_n : in STD_LOGIC;
    s_axis_video_TLAST_int_regslice : in STD_LOGIC;
    select_ln3150_reg_394 : in STD_LOGIC;
    axi_last_4_loc_fu_90 : in STD_LOGIC
  );
end main_design_v_mix_0_0_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_eol;

architecture STRUCTURE of main_design_v_mix_0_0_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_eol is
  signal eol_2_reg_114 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_37 : STD_LOGIC;
begin
\axi_last_4_reg_103_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_37,
      Q => eol_2_reg_114,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_136
     port map (
      D(23 downto 0) => D(23 downto 0),
      Q(23 downto 0) => Q(23 downto 0),
      \ap_CS_fsm_reg[7]\ => \ap_CS_fsm_reg[7]\,
      \ap_CS_fsm_reg[8]\ => axi_data_fu_1061,
      \ap_CS_fsm_reg[8]_0\(1 downto 0) => \ap_CS_fsm_reg[8]\(1 downto 0),
      \ap_CS_fsm_reg[9]\(1 downto 0) => \ap_CS_fsm_reg[9]\(1 downto 0),
      ap_clk => ap_clk,
      ap_done_cache_reg_0 => ap_done_cache_reg,
      ap_loop_init_int_reg_0(0) => ap_loop_init_int_reg(0),
      ap_rst_n => ap_rst_n,
      \axi_data_fu_106_reg[23]\(23 downto 0) => \axi_data_fu_106_reg[23]\(23 downto 0),
      axi_last_4_loc_fu_90 => axi_last_4_loc_fu_90,
      \data_p1_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_37,
      eol_2_reg_114 => eol_2_reg_114,
      grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_eol_fu_210_ap_start_reg => grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_eol_fu_210_ap_start_reg,
      grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_eol_out => grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_eol_out,
      s_axis_video_TLAST_int_regslice => s_axis_video_TLAST_int_regslice,
      select_ln3150_reg_394 => select_ln3150_reg_394,
      \select_ln3150_reg_394_reg[0]\ => \select_ln3150_reg_394_reg[0]\,
      \state_reg[0]\ => \state_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start is
  port (
    s_axis_video_TREADY_int_regslice : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \axi_last_4_loc_fu_90_reg[0]\ : out STD_LOGIC;
    \HwReg_layerEnableFlag_1_reg_1151_reg[0]\ : out STD_LOGIC;
    ap_done_cache_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \FSM_sequential_state_reg[0]\ : in STD_LOGIC;
    \FSM_sequential_state_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_state_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162_ap_start_reg : in STD_LOGIC;
    axi_data_fu_1061 : in STD_LOGIC;
    \sof_reg_83_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    HwReg_layerEnableFlag_4_fu_298 : in STD_LOGIC;
    axi_last_4_loc_fu_90 : in STD_LOGIC;
    axi_last_12_reg_152 : in STD_LOGIC;
    s_axis_video_TLAST_int_regslice : in STD_LOGIC;
    s_axis_video_TUSER_int_regslice : in STD_LOGIC
  );
end main_design_v_mix_0_0_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start;

architecture STRUCTURE of main_design_v_mix_0_0_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start is
  signal flow_control_loop_pipe_sequential_init_U_n_13 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_14 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162_axi_last_out : STD_LOGIC;
  signal sof_reg_83 : STD_LOGIC;
begin
\axi_last_12_reg_152[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACAFACA0"
    )
        port map (
      I0 => axi_last_4_loc_fu_90,
      I1 => grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162_axi_last_out,
      I2 => Q(5),
      I3 => Q(2),
      I4 => axi_last_12_reg_152,
      O => \axi_last_4_loc_fu_90_reg[0]\
    );
\axi_last_fu_54_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_13,
      Q => grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162_axi_last_out,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_135
     port map (
      D(1 downto 0) => D(1 downto 0),
      E(0) => E(0),
      \FSM_sequential_state_reg[0]\ => \FSM_sequential_state_reg[0]\,
      \FSM_sequential_state_reg[0]_0\ => \FSM_sequential_state_reg[0]_0\,
      \FSM_sequential_state_reg[0]_1\(0) => \FSM_sequential_state_reg[0]_1\(0),
      \HwReg_layerEnableFlag_1_reg_1151_reg[0]\ => \HwReg_layerEnableFlag_1_reg_1151_reg[0]\,
      HwReg_layerEnableFlag_4_fu_298 => HwReg_layerEnableFlag_4_fu_298,
      Q(3 downto 2) => Q(4 downto 3),
      Q(1 downto 0) => Q(1 downto 0),
      ap_clk => ap_clk,
      ap_done_cache_reg_0 => ap_done_cache_reg,
      ap_rst_n => ap_rst_n,
      axi_data_fu_1061 => axi_data_fu_1061,
      \data_p1_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_13,
      \data_p1_reg[0]_0\ => flow_control_loop_pipe_sequential_init_U_n_14,
      grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162_ap_start_reg => grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162_ap_start_reg,
      grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162_axi_last_out => grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162_axi_last_out,
      s_axis_video_TLAST_int_regslice => s_axis_video_TLAST_int_regslice,
      s_axis_video_TREADY_int_regslice => s_axis_video_TREADY_int_regslice,
      s_axis_video_TUSER_int_regslice => s_axis_video_TUSER_int_regslice,
      sof_reg_83 => sof_reg_83,
      \sof_reg_83_reg[0]\(0) => \sof_reg_83_reg[0]_0\(0)
    );
\sof_reg_83_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_14,
      Q => sof_reg_83,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_AXIvideo2MultiPixStream_1_Pipeline_loop_width is
  port (
    grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_eol_out : out STD_LOGIC;
    grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_ap_start_reg_reg : out STD_LOGIC;
    push : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[4]\ : out STD_LOGIC;
    \eol_reg_163_reg[0]_0\ : out STD_LOGIC;
    \axi_data_fu_92_reg[23]_0\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_done_cache_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_ap_start_reg : in STD_LOGIC;
    \icmp_ln3105_reg_299_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    srcLayer0_full_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_rst_n : in STD_LOGIC;
    AXIvideo2MultiPixStream_1_U0_ap_ready : in STD_LOGIC;
    \axi_data_fu_92_reg[23]_1\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \axi_data_fu_92_reg[23]_2\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \ack_in_t_i_5__1\ : in STD_LOGIC;
    icmp_ln3105_fu_203_p2_carry_i_1 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axis_video_TLAST_int_regslice : in STD_LOGIC;
    axi_last_12_reg_152 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    HwReg_layerEnableFlag_4_fu_298 : in STD_LOGIC;
    cmp10301_reg_367 : in STD_LOGIC;
    select_ln3150_reg_394 : in STD_LOGIC
  );
end main_design_v_mix_0_0_AXIvideo2MultiPixStream_1_Pipeline_loop_width;

architecture STRUCTURE of main_design_v_mix_0_0_AXIvideo2MultiPixStream_1_Pipeline_loop_width is
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_sig_allocacmp_j_7 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \axi_last_fu_96_reg_n_9_[0]\ : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_10 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_11 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_14 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_15 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_42 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_43 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_44 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_45 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_59 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_61 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_9 : STD_LOGIC;
  signal \^grp_axivideo2multipixstream_1_pipeline_loop_width_fu_182_eol_out\ : STD_LOGIC;
  signal icmp_ln3105_fu_203_p2 : STD_LOGIC;
  signal icmp_ln3105_fu_203_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln3105_fu_203_p2_carry_n_11 : STD_LOGIC;
  signal icmp_ln3105_fu_203_p2_carry_n_12 : STD_LOGIC;
  signal \icmp_ln3105_reg_299_reg_n_9_[0]\ : STD_LOGIC;
  signal j_8_fu_209_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \j_8_fu_209_p2_carry__0_n_10\ : STD_LOGIC;
  signal \j_8_fu_209_p2_carry__0_n_11\ : STD_LOGIC;
  signal \j_8_fu_209_p2_carry__0_n_12\ : STD_LOGIC;
  signal \j_8_fu_209_p2_carry__0_n_9\ : STD_LOGIC;
  signal \j_8_fu_209_p2_carry__1_n_11\ : STD_LOGIC;
  signal \j_8_fu_209_p2_carry__1_n_12\ : STD_LOGIC;
  signal j_8_fu_209_p2_carry_n_10 : STD_LOGIC;
  signal j_8_fu_209_p2_carry_n_11 : STD_LOGIC;
  signal j_8_fu_209_p2_carry_n_12 : STD_LOGIC;
  signal j_8_fu_209_p2_carry_n_9 : STD_LOGIC;
  signal \j_fu_88_reg_n_9_[0]\ : STD_LOGIC;
  signal \j_fu_88_reg_n_9_[10]\ : STD_LOGIC;
  signal \j_fu_88_reg_n_9_[11]\ : STD_LOGIC;
  signal \j_fu_88_reg_n_9_[1]\ : STD_LOGIC;
  signal \j_fu_88_reg_n_9_[2]\ : STD_LOGIC;
  signal \j_fu_88_reg_n_9_[3]\ : STD_LOGIC;
  signal \j_fu_88_reg_n_9_[4]\ : STD_LOGIC;
  signal \j_fu_88_reg_n_9_[5]\ : STD_LOGIC;
  signal \j_fu_88_reg_n_9_[6]\ : STD_LOGIC;
  signal \j_fu_88_reg_n_9_[7]\ : STD_LOGIC;
  signal \j_fu_88_reg_n_9_[8]\ : STD_LOGIC;
  signal \j_fu_88_reg_n_9_[9]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal NLW_icmp_ln3105_fu_203_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_j_8_fu_209_p2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_j_8_fu_209_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of j_8_fu_209_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \j_8_fu_209_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \j_8_fu_209_p2_carry__1\ : label is 35;
begin
  grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_eol_out <= \^grp_axivideo2multipixstream_1_pipeline_loop_width_fu_182_eol_out\;
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_15,
      Q => ap_enable_reg_pp0_iter1,
      R => '0'
    );
\axi_data_fu_92_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => p_0_in(0),
      Q => \axi_data_fu_92_reg[23]_0\(0),
      R => '0'
    );
\axi_data_fu_92_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => p_0_in(10),
      Q => \axi_data_fu_92_reg[23]_0\(10),
      R => '0'
    );
\axi_data_fu_92_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => p_0_in(11),
      Q => \axi_data_fu_92_reg[23]_0\(11),
      R => '0'
    );
\axi_data_fu_92_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => p_0_in(12),
      Q => \axi_data_fu_92_reg[23]_0\(12),
      R => '0'
    );
\axi_data_fu_92_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => p_0_in(13),
      Q => \axi_data_fu_92_reg[23]_0\(13),
      R => '0'
    );
\axi_data_fu_92_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => p_0_in(14),
      Q => \axi_data_fu_92_reg[23]_0\(14),
      R => '0'
    );
\axi_data_fu_92_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => p_0_in(15),
      Q => \axi_data_fu_92_reg[23]_0\(15),
      R => '0'
    );
\axi_data_fu_92_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => p_0_in(16),
      Q => \axi_data_fu_92_reg[23]_0\(16),
      R => '0'
    );
\axi_data_fu_92_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => p_0_in(17),
      Q => \axi_data_fu_92_reg[23]_0\(17),
      R => '0'
    );
\axi_data_fu_92_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => p_0_in(18),
      Q => \axi_data_fu_92_reg[23]_0\(18),
      R => '0'
    );
\axi_data_fu_92_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => p_0_in(19),
      Q => \axi_data_fu_92_reg[23]_0\(19),
      R => '0'
    );
\axi_data_fu_92_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => p_0_in(1),
      Q => \axi_data_fu_92_reg[23]_0\(1),
      R => '0'
    );
\axi_data_fu_92_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => p_0_in(20),
      Q => \axi_data_fu_92_reg[23]_0\(20),
      R => '0'
    );
\axi_data_fu_92_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => p_0_in(21),
      Q => \axi_data_fu_92_reg[23]_0\(21),
      R => '0'
    );
\axi_data_fu_92_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => p_0_in(22),
      Q => \axi_data_fu_92_reg[23]_0\(22),
      R => '0'
    );
\axi_data_fu_92_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => p_0_in(23),
      Q => \axi_data_fu_92_reg[23]_0\(23),
      R => '0'
    );
\axi_data_fu_92_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => p_0_in(2),
      Q => \axi_data_fu_92_reg[23]_0\(2),
      R => '0'
    );
\axi_data_fu_92_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => p_0_in(3),
      Q => \axi_data_fu_92_reg[23]_0\(3),
      R => '0'
    );
\axi_data_fu_92_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => p_0_in(4),
      Q => \axi_data_fu_92_reg[23]_0\(4),
      R => '0'
    );
\axi_data_fu_92_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => p_0_in(5),
      Q => \axi_data_fu_92_reg[23]_0\(5),
      R => '0'
    );
\axi_data_fu_92_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => p_0_in(6),
      Q => \axi_data_fu_92_reg[23]_0\(6),
      R => '0'
    );
\axi_data_fu_92_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => p_0_in(7),
      Q => \axi_data_fu_92_reg[23]_0\(7),
      R => '0'
    );
\axi_data_fu_92_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => p_0_in(8),
      Q => \axi_data_fu_92_reg[23]_0\(8),
      R => '0'
    );
\axi_data_fu_92_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => p_0_in(9),
      Q => \axi_data_fu_92_reg[23]_0\(9),
      R => '0'
    );
\axi_last_fu_96_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_59,
      Q => \axi_last_fu_96_reg_n_9_[0]\,
      R => '0'
    );
\eol_reg_163_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_14,
      Q => \^grp_axivideo2multipixstream_1_pipeline_loop_width_fu_182_eol_out\,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_134
     port map (
      AXIvideo2MultiPixStream_1_U0_ap_ready => AXIvideo2MultiPixStream_1_U0_ap_ready,
      CO(0) => icmp_ln3105_fu_203_p2,
      D(1 downto 0) => D(1 downto 0),
      E(0) => flow_control_loop_pipe_sequential_init_U_n_9,
      HwReg_layerEnableFlag_4_fu_298 => HwReg_layerEnableFlag_4_fu_298,
      Q(1 downto 0) => Q(1 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_42,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_43,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_44,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_45,
      SR(0) => flow_control_loop_pipe_sequential_init_U_n_11,
      \ack_in_t_i_5__1_0\ => \ack_in_t_i_5__1\,
      \ap_CS_fsm_reg[4]\ => \ap_CS_fsm_reg[4]\,
      ap_clk => ap_clk,
      ap_done_cache_reg_0 => ap_done_cache_reg,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter1_reg => flow_control_loop_pipe_sequential_init_U_n_15,
      ap_loop_init_int_reg_0(0) => flow_control_loop_pipe_sequential_init_U_n_10,
      ap_loop_init_int_reg_1(0) => j_8_fu_209_p2(0),
      ap_rst_n => ap_rst_n,
      ap_sig_allocacmp_j_7(11 downto 0) => ap_sig_allocacmp_j_7(11 downto 0),
      \axi_data_fu_92_reg[23]\(23 downto 0) => \axi_data_fu_92_reg[23]_1\(23 downto 0),
      \axi_data_fu_92_reg[23]_0\(23 downto 0) => \axi_data_fu_92_reg[23]_2\(23 downto 0),
      axi_last_12_reg_152 => axi_last_12_reg_152,
      \axi_last_fu_96_reg[0]\ => \axi_last_fu_96_reg_n_9_[0]\,
      \data_p1_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_59,
      \data_p1_reg[23]\(23 downto 0) => p_0_in(23 downto 0),
      \eol_reg_163_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_14,
      \eol_reg_163_reg[0]_0\ => \icmp_ln3105_reg_299_reg_n_9_[0]\,
      \eol_reg_163_reg[0]_1\ => \^grp_axivideo2multipixstream_1_pipeline_loop_width_fu_182_eol_out\,
      grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_ap_start_reg => grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_ap_start_reg,
      grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_ap_start_reg_reg => grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_ap_start_reg_reg,
      grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_ap_start_reg_reg_0(0) => CO(0),
      icmp_ln3105_fu_203_p2_carry_i_1_0(11 downto 0) => icmp_ln3105_fu_203_p2_carry_i_1(11 downto 0),
      \icmp_ln3105_reg_299_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_61,
      \icmp_ln3105_reg_299_reg[0]_0\(0) => \icmp_ln3105_reg_299_reg[0]_0\(0),
      \j_fu_88_reg[11]\(11) => \j_fu_88_reg_n_9_[11]\,
      \j_fu_88_reg[11]\(10) => \j_fu_88_reg_n_9_[10]\,
      \j_fu_88_reg[11]\(9) => \j_fu_88_reg_n_9_[9]\,
      \j_fu_88_reg[11]\(8) => \j_fu_88_reg_n_9_[8]\,
      \j_fu_88_reg[11]\(7) => \j_fu_88_reg_n_9_[7]\,
      \j_fu_88_reg[11]\(6) => \j_fu_88_reg_n_9_[6]\,
      \j_fu_88_reg[11]\(5) => \j_fu_88_reg_n_9_[5]\,
      \j_fu_88_reg[11]\(4) => \j_fu_88_reg_n_9_[4]\,
      \j_fu_88_reg[11]\(3) => \j_fu_88_reg_n_9_[3]\,
      \j_fu_88_reg[11]\(2) => \j_fu_88_reg_n_9_[2]\,
      \j_fu_88_reg[11]\(1) => \j_fu_88_reg_n_9_[1]\,
      \j_fu_88_reg[11]\(0) => \j_fu_88_reg_n_9_[0]\,
      push => push,
      s_axis_video_TLAST_int_regslice => s_axis_video_TLAST_int_regslice,
      srcLayer0_full_n => srcLayer0_full_n
    );
icmp_ln3105_fu_203_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln3105_fu_203_p2,
      CO(2) => icmp_ln3105_fu_203_p2_carry_n_10,
      CO(1) => icmp_ln3105_fu_203_p2_carry_n_11,
      CO(0) => icmp_ln3105_fu_203_p2_carry_n_12,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_icmp_ln3105_fu_203_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_42,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_43,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_44,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_45
    );
\icmp_ln3105_reg_299_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_61,
      Q => \icmp_ln3105_reg_299_reg_n_9_[0]\,
      R => '0'
    );
j_8_fu_209_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => j_8_fu_209_p2_carry_n_9,
      CO(2) => j_8_fu_209_p2_carry_n_10,
      CO(1) => j_8_fu_209_p2_carry_n_11,
      CO(0) => j_8_fu_209_p2_carry_n_12,
      CYINIT => ap_sig_allocacmp_j_7(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => j_8_fu_209_p2(4 downto 1),
      S(3 downto 0) => ap_sig_allocacmp_j_7(4 downto 1)
    );
\j_8_fu_209_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => j_8_fu_209_p2_carry_n_9,
      CO(3) => \j_8_fu_209_p2_carry__0_n_9\,
      CO(2) => \j_8_fu_209_p2_carry__0_n_10\,
      CO(1) => \j_8_fu_209_p2_carry__0_n_11\,
      CO(0) => \j_8_fu_209_p2_carry__0_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => j_8_fu_209_p2(8 downto 5),
      S(3 downto 0) => ap_sig_allocacmp_j_7(8 downto 5)
    );
\j_8_fu_209_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \j_8_fu_209_p2_carry__0_n_9\,
      CO(3 downto 2) => \NLW_j_8_fu_209_p2_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \j_8_fu_209_p2_carry__1_n_11\,
      CO(0) => \j_8_fu_209_p2_carry__1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_j_8_fu_209_p2_carry__1_O_UNCONNECTED\(3),
      O(2 downto 0) => j_8_fu_209_p2(11 downto 9),
      S(3) => '0',
      S(2 downto 0) => ap_sig_allocacmp_j_7(11 downto 9)
    );
\j_fu_88_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_9,
      D => j_8_fu_209_p2(0),
      Q => \j_fu_88_reg_n_9_[0]\,
      R => flow_control_loop_pipe_sequential_init_U_n_11
    );
\j_fu_88_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_9,
      D => j_8_fu_209_p2(10),
      Q => \j_fu_88_reg_n_9_[10]\,
      R => flow_control_loop_pipe_sequential_init_U_n_11
    );
\j_fu_88_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_9,
      D => j_8_fu_209_p2(11),
      Q => \j_fu_88_reg_n_9_[11]\,
      R => flow_control_loop_pipe_sequential_init_U_n_11
    );
\j_fu_88_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_9,
      D => j_8_fu_209_p2(1),
      Q => \j_fu_88_reg_n_9_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_11
    );
\j_fu_88_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_9,
      D => j_8_fu_209_p2(2),
      Q => \j_fu_88_reg_n_9_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_11
    );
\j_fu_88_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_9,
      D => j_8_fu_209_p2(3),
      Q => \j_fu_88_reg_n_9_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_11
    );
\j_fu_88_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_9,
      D => j_8_fu_209_p2(4),
      Q => \j_fu_88_reg_n_9_[4]\,
      R => flow_control_loop_pipe_sequential_init_U_n_11
    );
\j_fu_88_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_9,
      D => j_8_fu_209_p2(5),
      Q => \j_fu_88_reg_n_9_[5]\,
      R => flow_control_loop_pipe_sequential_init_U_n_11
    );
\j_fu_88_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_9,
      D => j_8_fu_209_p2(6),
      Q => \j_fu_88_reg_n_9_[6]\,
      R => flow_control_loop_pipe_sequential_init_U_n_11
    );
\j_fu_88_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_9,
      D => j_8_fu_209_p2(7),
      Q => \j_fu_88_reg_n_9_[7]\,
      R => flow_control_loop_pipe_sequential_init_U_n_11
    );
\j_fu_88_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_9,
      D => j_8_fu_209_p2(8),
      Q => \j_fu_88_reg_n_9_[8]\,
      R => flow_control_loop_pipe_sequential_init_U_n_11
    );
\j_fu_88_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_9,
      D => j_8_fu_209_p2(9),
      Q => \j_fu_88_reg_n_9_[9]\,
      R => flow_control_loop_pipe_sequential_init_U_n_11
    );
\select_ln3150_reg_394[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^grp_axivideo2multipixstream_1_pipeline_loop_width_fu_182_eol_out\,
      I1 => cmp10301_reg_367,
      I2 => axi_last_12_reg_152,
      I3 => Q(2),
      I4 => select_ln3150_reg_394,
      O => \eol_reg_163_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol is
  port (
    ap_loop_init_int : out STD_LOGIC;
    \state_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \axi_last_4_reg_103_reg[0]_0\ : out STD_LOGIC;
    grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg_reg : out STD_LOGIC;
    \axi_last_4_reg_103_reg[0]_1\ : out STD_LOGIC;
    ap_done_cache_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_loop_init_int_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg : in STD_LOGIC;
    grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_eol_out : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    s_axis_video1_TLAST_int_regslice : in STD_LOGIC;
    select_ln3150_reg_420 : in STD_LOGIC;
    axi_last_4_loc_fu_92 : in STD_LOGIC
  );
end main_design_v_mix_0_0_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol;

architecture STRUCTURE of main_design_v_mix_0_0_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol is
  signal eol_1_reg_114 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_15 : STD_LOGIC;
begin
\axi_last_4_reg_103_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_15,
      Q => eol_1_reg_114,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_131
     port map (
      D(1 downto 0) => D(1 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      ap_clk => ap_clk,
      ap_done_cache_reg_0 => ap_done_cache_reg,
      ap_loop_init_int_reg_0 => ap_loop_init_int,
      ap_loop_init_int_reg_1(0) => ap_loop_init_int_reg(0),
      ap_rst_n => ap_rst_n,
      axi_last_4_loc_fu_92 => axi_last_4_loc_fu_92,
      \axi_last_4_reg_103_reg[0]\ => \axi_last_4_reg_103_reg[0]_0\,
      \axi_last_4_reg_103_reg[0]_0\ => \axi_last_4_reg_103_reg[0]_1\,
      \data_p1_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_15,
      eol_1_reg_114 => eol_1_reg_114,
      grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg,
      grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg_reg => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg_reg,
      grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_eol_out => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_eol_out,
      s_axis_video1_TLAST_int_regslice => s_axis_video1_TLAST_int_regslice,
      select_ln3150_reg_420 => select_ln3150_reg_420,
      \state_reg[0]\ => \state_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start is
  port (
    ap_rst_n_0 : out STD_LOGIC;
    s_axis_video1_TREADY_int_regslice : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_loop_init_int_reg : out STD_LOGIC;
    \axi_last_4_loc_fu_92_reg[0]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \FSM_sequential_state_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_loop_init_int_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_state_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_state_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_ap_start_reg : in STD_LOGIC;
    grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_ap_start_reg0 : in STD_LOGIC;
    \axi_data_2_fu_108_reg[0]\ : in STD_LOGIC;
    \axi_data_2_fu_108_reg[0]_0\ : in STD_LOGIC;
    HwReg_layerEnableFlag_reg_1156 : in STD_LOGIC;
    axi_last_4_loc_fu_92 : in STD_LOGIC;
    axi_last_2_reg_170 : in STD_LOGIC;
    s_axis_video1_TLAST_int_regslice : in STD_LOGIC;
    s_axis_video1_TUSER_int_regslice : in STD_LOGIC
  );
end main_design_v_mix_0_0_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start;

architecture STRUCTURE of main_design_v_mix_0_0_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start is
  signal flow_control_loop_pipe_sequential_init_U_n_15 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_16 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_axi_last_out : STD_LOGIC;
  signal sof_reg_83 : STD_LOGIC;
begin
\axi_last_2_reg_170[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AACFAAC0"
    )
        port map (
      I0 => axi_last_4_loc_fu_92,
      I1 => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_axi_last_out,
      I2 => Q(2),
      I3 => Q(5),
      I4 => axi_last_2_reg_170,
      O => \axi_last_4_loc_fu_92_reg[0]\
    );
\axi_last_fu_54_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_15,
      Q => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_axi_last_out,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_130
     port map (
      D(1 downto 0) => D(1 downto 0),
      E(0) => E(0),
      \FSM_sequential_state_reg[0]\ => \FSM_sequential_state_reg[0]\,
      \FSM_sequential_state_reg[0]_0\ => \FSM_sequential_state_reg[0]_0\,
      \FSM_sequential_state_reg[0]_1\(0) => \FSM_sequential_state_reg[0]_1\(0),
      HwReg_layerEnableFlag_reg_1156 => HwReg_layerEnableFlag_reg_1156,
      Q(3 downto 2) => Q(4 downto 3),
      Q(1 downto 0) => Q(1 downto 0),
      ap_clk => ap_clk,
      ap_loop_init_int_reg_0 => ap_loop_init_int_reg,
      ap_loop_init_int_reg_1(0) => ap_loop_init_int_reg_0(0),
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => ap_rst_n_0,
      \axi_data_2_fu_108_reg[0]\ => \axi_data_2_fu_108_reg[0]\,
      \axi_data_2_fu_108_reg[0]_0\ => \axi_data_2_fu_108_reg[0]_0\,
      \data_p1_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_15,
      \data_p1_reg[0]_0\ => flow_control_loop_pipe_sequential_init_U_n_16,
      grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_ap_start_reg => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_ap_start_reg,
      grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_ap_start_reg0 => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_ap_start_reg0,
      grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_axi_last_out => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_axi_last_out,
      s_axis_video1_TLAST_int_regslice => s_axis_video1_TLAST_int_regslice,
      s_axis_video1_TREADY_int_regslice => s_axis_video1_TREADY_int_regslice,
      s_axis_video1_TUSER_int_regslice => s_axis_video1_TUSER_int_regslice,
      sof_reg_83 => sof_reg_83
    );
\sof_reg_83_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_16,
      Q => sof_reg_83,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_AXIvideo2MultiPixStream_5_Pipeline_loop_width is
  port (
    grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_eol_out : out STD_LOGIC;
    \state_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_p1_reg[23]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \axi_data_3_fu_92_reg[23]_0\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \eol_reg_163_reg[0]_0\ : out STD_LOGIC;
    full_n_reg : out STD_LOGIC;
    \eol_reg_163_reg[0]_1\ : out STD_LOGIC;
    push : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \axi_last_3_fu_96_reg[0]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[1][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    srcLayer1_full_n : in STD_LOGIC;
    \axi_data_3_fu_92_reg[23]_1\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \axi_data_3_fu_92_reg[23]_2\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    axi_last_2_reg_170 : in STD_LOGIC;
    s_axis_video1_TLAST_int_regslice : in STD_LOGIC;
    i_fu_112 : in STD_LOGIC;
    icmp_ln3105_fu_203_p2_carry_0 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_loop_init_int : in STD_LOGIC;
    grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg : in STD_LOGIC;
    cmp10301_i_reg_393 : in STD_LOGIC;
    select_ln3150_reg_420 : in STD_LOGIC
  );
end main_design_v_mix_0_0_AXIvideo2MultiPixStream_5_Pipeline_loop_width;

architecture STRUCTURE of main_design_v_mix_0_0_AXIvideo2MultiPixStream_5_Pipeline_loop_width is
  signal \ap_CS_fsm[5]_i_2__0_n_9\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_sig_allocacmp_j_5 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^axi_data_3_fu_92_reg[23]_0\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal axi_last_3_fu_963_out : STD_LOGIC;
  signal \axi_last_3_fu_96_reg_n_9_[0]\ : STD_LOGIC;
  signal \eol_reg_163[0]_i_3_n_9\ : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_10 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_36 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_38 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_42 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_43 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_44 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_45 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_60 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_9 : STD_LOGIC;
  signal \^grp_axivideo2multipixstream_5_pipeline_loop_width_fu_200_eol_out\ : STD_LOGIC;
  signal icmp_ln3105_fu_203_p2 : STD_LOGIC;
  signal icmp_ln3105_fu_203_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln3105_fu_203_p2_carry_n_11 : STD_LOGIC;
  signal icmp_ln3105_fu_203_p2_carry_n_12 : STD_LOGIC;
  signal \icmp_ln3105_reg_299_reg_n_9_[0]\ : STD_LOGIC;
  signal j_6_fu_209_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \j_6_fu_209_p2_carry__0_n_10\ : STD_LOGIC;
  signal \j_6_fu_209_p2_carry__0_n_11\ : STD_LOGIC;
  signal \j_6_fu_209_p2_carry__0_n_12\ : STD_LOGIC;
  signal \j_6_fu_209_p2_carry__0_n_9\ : STD_LOGIC;
  signal \j_6_fu_209_p2_carry__1_n_11\ : STD_LOGIC;
  signal \j_6_fu_209_p2_carry__1_n_12\ : STD_LOGIC;
  signal j_6_fu_209_p2_carry_n_10 : STD_LOGIC;
  signal j_6_fu_209_p2_carry_n_11 : STD_LOGIC;
  signal j_6_fu_209_p2_carry_n_12 : STD_LOGIC;
  signal j_6_fu_209_p2_carry_n_9 : STD_LOGIC;
  signal j_fu_88 : STD_LOGIC;
  signal \j_fu_88_reg_n_9_[0]\ : STD_LOGIC;
  signal \j_fu_88_reg_n_9_[10]\ : STD_LOGIC;
  signal \j_fu_88_reg_n_9_[11]\ : STD_LOGIC;
  signal \j_fu_88_reg_n_9_[1]\ : STD_LOGIC;
  signal \j_fu_88_reg_n_9_[2]\ : STD_LOGIC;
  signal \j_fu_88_reg_n_9_[3]\ : STD_LOGIC;
  signal \j_fu_88_reg_n_9_[4]\ : STD_LOGIC;
  signal \j_fu_88_reg_n_9_[5]\ : STD_LOGIC;
  signal \j_fu_88_reg_n_9_[6]\ : STD_LOGIC;
  signal \j_fu_88_reg_n_9_[7]\ : STD_LOGIC;
  signal \j_fu_88_reg_n_9_[8]\ : STD_LOGIC;
  signal \j_fu_88_reg_n_9_[9]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal NLW_icmp_ln3105_fu_203_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_j_6_fu_209_p2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_j_6_fu_209_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[5]_i_2__0\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \eol_reg_163[0]_i_3\ : label is "soft_lutpair402";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of j_6_fu_209_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \j_6_fu_209_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \j_6_fu_209_p2_carry__1\ : label is 35;
begin
  \axi_data_3_fu_92_reg[23]_0\(23 downto 0) <= \^axi_data_3_fu_92_reg[23]_0\(23 downto 0);
  grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_eol_out <= \^grp_axivideo2multipixstream_5_pipeline_loop_width_fu_200_eol_out\;
\ap_CS_fsm[5]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => \icmp_ln3105_reg_299_reg_n_9_[0]\,
      I2 => srcLayer1_full_n,
      O => \ap_CS_fsm[5]_i_2__0_n_9\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_10,
      Q => ap_enable_reg_pp0_iter1,
      R => '0'
    );
\axi_data_2_fu_108[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => \axi_data_3_fu_92_reg[23]_2\(0),
      I1 => \^grp_axivideo2multipixstream_5_pipeline_loop_width_fu_200_eol_out\,
      I2 => ap_loop_init_int,
      I3 => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg,
      I4 => Q(2),
      I5 => \^axi_data_3_fu_92_reg[23]_0\(0),
      O => \data_p1_reg[23]\(0)
    );
\axi_data_2_fu_108[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => \axi_data_3_fu_92_reg[23]_2\(10),
      I1 => \^grp_axivideo2multipixstream_5_pipeline_loop_width_fu_200_eol_out\,
      I2 => ap_loop_init_int,
      I3 => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg,
      I4 => Q(2),
      I5 => \^axi_data_3_fu_92_reg[23]_0\(10),
      O => \data_p1_reg[23]\(10)
    );
\axi_data_2_fu_108[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => \axi_data_3_fu_92_reg[23]_2\(11),
      I1 => \^grp_axivideo2multipixstream_5_pipeline_loop_width_fu_200_eol_out\,
      I2 => ap_loop_init_int,
      I3 => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg,
      I4 => Q(2),
      I5 => \^axi_data_3_fu_92_reg[23]_0\(11),
      O => \data_p1_reg[23]\(11)
    );
\axi_data_2_fu_108[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => \axi_data_3_fu_92_reg[23]_2\(12),
      I1 => \^grp_axivideo2multipixstream_5_pipeline_loop_width_fu_200_eol_out\,
      I2 => ap_loop_init_int,
      I3 => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg,
      I4 => Q(2),
      I5 => \^axi_data_3_fu_92_reg[23]_0\(12),
      O => \data_p1_reg[23]\(12)
    );
\axi_data_2_fu_108[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => \axi_data_3_fu_92_reg[23]_2\(13),
      I1 => \^grp_axivideo2multipixstream_5_pipeline_loop_width_fu_200_eol_out\,
      I2 => ap_loop_init_int,
      I3 => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg,
      I4 => Q(2),
      I5 => \^axi_data_3_fu_92_reg[23]_0\(13),
      O => \data_p1_reg[23]\(13)
    );
\axi_data_2_fu_108[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => \axi_data_3_fu_92_reg[23]_2\(14),
      I1 => \^grp_axivideo2multipixstream_5_pipeline_loop_width_fu_200_eol_out\,
      I2 => ap_loop_init_int,
      I3 => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg,
      I4 => Q(2),
      I5 => \^axi_data_3_fu_92_reg[23]_0\(14),
      O => \data_p1_reg[23]\(14)
    );
\axi_data_2_fu_108[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => \axi_data_3_fu_92_reg[23]_2\(15),
      I1 => \^grp_axivideo2multipixstream_5_pipeline_loop_width_fu_200_eol_out\,
      I2 => ap_loop_init_int,
      I3 => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg,
      I4 => Q(2),
      I5 => \^axi_data_3_fu_92_reg[23]_0\(15),
      O => \data_p1_reg[23]\(15)
    );
\axi_data_2_fu_108[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => \axi_data_3_fu_92_reg[23]_2\(16),
      I1 => \^grp_axivideo2multipixstream_5_pipeline_loop_width_fu_200_eol_out\,
      I2 => ap_loop_init_int,
      I3 => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg,
      I4 => Q(2),
      I5 => \^axi_data_3_fu_92_reg[23]_0\(16),
      O => \data_p1_reg[23]\(16)
    );
\axi_data_2_fu_108[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => \axi_data_3_fu_92_reg[23]_2\(17),
      I1 => \^grp_axivideo2multipixstream_5_pipeline_loop_width_fu_200_eol_out\,
      I2 => ap_loop_init_int,
      I3 => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg,
      I4 => Q(2),
      I5 => \^axi_data_3_fu_92_reg[23]_0\(17),
      O => \data_p1_reg[23]\(17)
    );
\axi_data_2_fu_108[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => \axi_data_3_fu_92_reg[23]_2\(18),
      I1 => \^grp_axivideo2multipixstream_5_pipeline_loop_width_fu_200_eol_out\,
      I2 => ap_loop_init_int,
      I3 => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg,
      I4 => Q(2),
      I5 => \^axi_data_3_fu_92_reg[23]_0\(18),
      O => \data_p1_reg[23]\(18)
    );
\axi_data_2_fu_108[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => \axi_data_3_fu_92_reg[23]_2\(19),
      I1 => \^grp_axivideo2multipixstream_5_pipeline_loop_width_fu_200_eol_out\,
      I2 => ap_loop_init_int,
      I3 => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg,
      I4 => Q(2),
      I5 => \^axi_data_3_fu_92_reg[23]_0\(19),
      O => \data_p1_reg[23]\(19)
    );
\axi_data_2_fu_108[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => \axi_data_3_fu_92_reg[23]_2\(1),
      I1 => \^grp_axivideo2multipixstream_5_pipeline_loop_width_fu_200_eol_out\,
      I2 => ap_loop_init_int,
      I3 => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg,
      I4 => Q(2),
      I5 => \^axi_data_3_fu_92_reg[23]_0\(1),
      O => \data_p1_reg[23]\(1)
    );
\axi_data_2_fu_108[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => \axi_data_3_fu_92_reg[23]_2\(20),
      I1 => \^grp_axivideo2multipixstream_5_pipeline_loop_width_fu_200_eol_out\,
      I2 => ap_loop_init_int,
      I3 => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg,
      I4 => Q(2),
      I5 => \^axi_data_3_fu_92_reg[23]_0\(20),
      O => \data_p1_reg[23]\(20)
    );
\axi_data_2_fu_108[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => \axi_data_3_fu_92_reg[23]_2\(21),
      I1 => \^grp_axivideo2multipixstream_5_pipeline_loop_width_fu_200_eol_out\,
      I2 => ap_loop_init_int,
      I3 => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg,
      I4 => Q(2),
      I5 => \^axi_data_3_fu_92_reg[23]_0\(21),
      O => \data_p1_reg[23]\(21)
    );
\axi_data_2_fu_108[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => \axi_data_3_fu_92_reg[23]_2\(22),
      I1 => \^grp_axivideo2multipixstream_5_pipeline_loop_width_fu_200_eol_out\,
      I2 => ap_loop_init_int,
      I3 => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg,
      I4 => Q(2),
      I5 => \^axi_data_3_fu_92_reg[23]_0\(22),
      O => \data_p1_reg[23]\(22)
    );
\axi_data_2_fu_108[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => \axi_data_3_fu_92_reg[23]_2\(23),
      I1 => \^grp_axivideo2multipixstream_5_pipeline_loop_width_fu_200_eol_out\,
      I2 => ap_loop_init_int,
      I3 => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg,
      I4 => Q(2),
      I5 => \^axi_data_3_fu_92_reg[23]_0\(23),
      O => \data_p1_reg[23]\(23)
    );
\axi_data_2_fu_108[23]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^grp_axivideo2multipixstream_5_pipeline_loop_width_fu_200_eol_out\,
      I1 => ap_loop_init_int,
      I2 => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg,
      I3 => Q(2),
      O => \eol_reg_163_reg[0]_0\
    );
\axi_data_2_fu_108[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => \axi_data_3_fu_92_reg[23]_2\(2),
      I1 => \^grp_axivideo2multipixstream_5_pipeline_loop_width_fu_200_eol_out\,
      I2 => ap_loop_init_int,
      I3 => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg,
      I4 => Q(2),
      I5 => \^axi_data_3_fu_92_reg[23]_0\(2),
      O => \data_p1_reg[23]\(2)
    );
\axi_data_2_fu_108[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => \axi_data_3_fu_92_reg[23]_2\(3),
      I1 => \^grp_axivideo2multipixstream_5_pipeline_loop_width_fu_200_eol_out\,
      I2 => ap_loop_init_int,
      I3 => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg,
      I4 => Q(2),
      I5 => \^axi_data_3_fu_92_reg[23]_0\(3),
      O => \data_p1_reg[23]\(3)
    );
\axi_data_2_fu_108[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => \axi_data_3_fu_92_reg[23]_2\(4),
      I1 => \^grp_axivideo2multipixstream_5_pipeline_loop_width_fu_200_eol_out\,
      I2 => ap_loop_init_int,
      I3 => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg,
      I4 => Q(2),
      I5 => \^axi_data_3_fu_92_reg[23]_0\(4),
      O => \data_p1_reg[23]\(4)
    );
\axi_data_2_fu_108[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => \axi_data_3_fu_92_reg[23]_2\(5),
      I1 => \^grp_axivideo2multipixstream_5_pipeline_loop_width_fu_200_eol_out\,
      I2 => ap_loop_init_int,
      I3 => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg,
      I4 => Q(2),
      I5 => \^axi_data_3_fu_92_reg[23]_0\(5),
      O => \data_p1_reg[23]\(5)
    );
\axi_data_2_fu_108[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => \axi_data_3_fu_92_reg[23]_2\(6),
      I1 => \^grp_axivideo2multipixstream_5_pipeline_loop_width_fu_200_eol_out\,
      I2 => ap_loop_init_int,
      I3 => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg,
      I4 => Q(2),
      I5 => \^axi_data_3_fu_92_reg[23]_0\(6),
      O => \data_p1_reg[23]\(6)
    );
\axi_data_2_fu_108[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => \axi_data_3_fu_92_reg[23]_2\(7),
      I1 => \^grp_axivideo2multipixstream_5_pipeline_loop_width_fu_200_eol_out\,
      I2 => ap_loop_init_int,
      I3 => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg,
      I4 => Q(2),
      I5 => \^axi_data_3_fu_92_reg[23]_0\(7),
      O => \data_p1_reg[23]\(7)
    );
\axi_data_2_fu_108[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => \axi_data_3_fu_92_reg[23]_2\(8),
      I1 => \^grp_axivideo2multipixstream_5_pipeline_loop_width_fu_200_eol_out\,
      I2 => ap_loop_init_int,
      I3 => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg,
      I4 => Q(2),
      I5 => \^axi_data_3_fu_92_reg[23]_0\(8),
      O => \data_p1_reg[23]\(8)
    );
\axi_data_2_fu_108[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => \axi_data_3_fu_92_reg[23]_2\(9),
      I1 => \^grp_axivideo2multipixstream_5_pipeline_loop_width_fu_200_eol_out\,
      I2 => ap_loop_init_int,
      I3 => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg,
      I4 => Q(2),
      I5 => \^axi_data_3_fu_92_reg[23]_0\(9),
      O => \data_p1_reg[23]\(9)
    );
\axi_data_3_fu_92_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_3_fu_963_out,
      D => p_0_in(0),
      Q => \^axi_data_3_fu_92_reg[23]_0\(0),
      R => '0'
    );
\axi_data_3_fu_92_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_3_fu_963_out,
      D => p_0_in(10),
      Q => \^axi_data_3_fu_92_reg[23]_0\(10),
      R => '0'
    );
\axi_data_3_fu_92_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_3_fu_963_out,
      D => p_0_in(11),
      Q => \^axi_data_3_fu_92_reg[23]_0\(11),
      R => '0'
    );
\axi_data_3_fu_92_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_3_fu_963_out,
      D => p_0_in(12),
      Q => \^axi_data_3_fu_92_reg[23]_0\(12),
      R => '0'
    );
\axi_data_3_fu_92_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_3_fu_963_out,
      D => p_0_in(13),
      Q => \^axi_data_3_fu_92_reg[23]_0\(13),
      R => '0'
    );
\axi_data_3_fu_92_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_3_fu_963_out,
      D => p_0_in(14),
      Q => \^axi_data_3_fu_92_reg[23]_0\(14),
      R => '0'
    );
\axi_data_3_fu_92_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_3_fu_963_out,
      D => p_0_in(15),
      Q => \^axi_data_3_fu_92_reg[23]_0\(15),
      R => '0'
    );
\axi_data_3_fu_92_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_3_fu_963_out,
      D => p_0_in(16),
      Q => \^axi_data_3_fu_92_reg[23]_0\(16),
      R => '0'
    );
\axi_data_3_fu_92_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_3_fu_963_out,
      D => p_0_in(17),
      Q => \^axi_data_3_fu_92_reg[23]_0\(17),
      R => '0'
    );
\axi_data_3_fu_92_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_3_fu_963_out,
      D => p_0_in(18),
      Q => \^axi_data_3_fu_92_reg[23]_0\(18),
      R => '0'
    );
\axi_data_3_fu_92_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_3_fu_963_out,
      D => p_0_in(19),
      Q => \^axi_data_3_fu_92_reg[23]_0\(19),
      R => '0'
    );
\axi_data_3_fu_92_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_3_fu_963_out,
      D => p_0_in(1),
      Q => \^axi_data_3_fu_92_reg[23]_0\(1),
      R => '0'
    );
\axi_data_3_fu_92_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_3_fu_963_out,
      D => p_0_in(20),
      Q => \^axi_data_3_fu_92_reg[23]_0\(20),
      R => '0'
    );
\axi_data_3_fu_92_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_3_fu_963_out,
      D => p_0_in(21),
      Q => \^axi_data_3_fu_92_reg[23]_0\(21),
      R => '0'
    );
\axi_data_3_fu_92_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_3_fu_963_out,
      D => p_0_in(22),
      Q => \^axi_data_3_fu_92_reg[23]_0\(22),
      R => '0'
    );
\axi_data_3_fu_92_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_3_fu_963_out,
      D => p_0_in(23),
      Q => \^axi_data_3_fu_92_reg[23]_0\(23),
      R => '0'
    );
\axi_data_3_fu_92_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_3_fu_963_out,
      D => p_0_in(2),
      Q => \^axi_data_3_fu_92_reg[23]_0\(2),
      R => '0'
    );
\axi_data_3_fu_92_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_3_fu_963_out,
      D => p_0_in(3),
      Q => \^axi_data_3_fu_92_reg[23]_0\(3),
      R => '0'
    );
\axi_data_3_fu_92_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_3_fu_963_out,
      D => p_0_in(4),
      Q => \^axi_data_3_fu_92_reg[23]_0\(4),
      R => '0'
    );
\axi_data_3_fu_92_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_3_fu_963_out,
      D => p_0_in(5),
      Q => \^axi_data_3_fu_92_reg[23]_0\(5),
      R => '0'
    );
\axi_data_3_fu_92_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_3_fu_963_out,
      D => p_0_in(6),
      Q => \^axi_data_3_fu_92_reg[23]_0\(6),
      R => '0'
    );
\axi_data_3_fu_92_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_3_fu_963_out,
      D => p_0_in(7),
      Q => \^axi_data_3_fu_92_reg[23]_0\(7),
      R => '0'
    );
\axi_data_3_fu_92_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_3_fu_963_out,
      D => p_0_in(8),
      Q => \^axi_data_3_fu_92_reg[23]_0\(8),
      R => '0'
    );
\axi_data_3_fu_92_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_3_fu_963_out,
      D => p_0_in(9),
      Q => \^axi_data_3_fu_92_reg[23]_0\(9),
      R => '0'
    );
\axi_last_3_fu_96_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_3_fu_963_out,
      D => flow_control_loop_pipe_sequential_init_U_n_36,
      Q => \axi_last_3_fu_96_reg_n_9_[0]\,
      R => '0'
    );
\eol_reg_163[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => srcLayer1_full_n,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \icmp_ln3105_reg_299_reg_n_9_[0]\,
      O => \eol_reg_163[0]_i_3_n_9\
    );
\eol_reg_163_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_9,
      Q => \^grp_axivideo2multipixstream_5_pipeline_loop_width_fu_200_eol_out\,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_129
     port map (
      CO(0) => icmp_ln3105_fu_203_p2,
      D(23 downto 0) => p_0_in(23 downto 0),
      E(0) => axi_last_3_fu_963_out,
      Q(1) => Q(2),
      Q(0) => Q(0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_42,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_43,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_44,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_45,
      SR(0) => SR(0),
      \SRL_SIG_reg[1][0]\(0) => \SRL_SIG_reg[1][0]\(0),
      \SRL_SIG_reg[1][0]_0\ => \axi_last_3_fu_96_reg_n_9_[0]\,
      ap_clk => ap_clk,
      ap_done_cache_reg_0 => \icmp_ln3105_reg_299_reg_n_9_[0]\,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_loop_init_int_reg_0(0) => flow_control_loop_pipe_sequential_init_U_n_38,
      ap_loop_init_int_reg_1(0) => j_6_fu_209_p2(0),
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => flow_control_loop_pipe_sequential_init_U_n_10,
      ap_sig_allocacmp_j_5(11 downto 0) => ap_sig_allocacmp_j_5(11 downto 0),
      \axi_data_3_fu_92_reg[23]\(23 downto 0) => \axi_data_3_fu_92_reg[23]_1\(23 downto 0),
      \axi_data_3_fu_92_reg[23]_0\(23 downto 0) => \axi_data_3_fu_92_reg[23]_2\(23 downto 0),
      axi_last_2_reg_170 => axi_last_2_reg_170,
      \axi_last_2_reg_170_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_36,
      \axi_last_3_fu_96_reg[0]\ => \axi_last_3_fu_96_reg[0]_0\,
      \eol_reg_163_reg[0]\ => \eol_reg_163[0]_i_3_n_9\,
      full_n_reg(0) => j_fu_88,
      full_n_reg_0(1 downto 0) => D(1 downto 0),
      full_n_reg_1 => full_n_reg,
      grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_ap_start_reg => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_ap_start_reg,
      grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_ap_start_reg_reg => flow_control_loop_pipe_sequential_init_U_n_60,
      i_fu_112 => i_fu_112,
      icmp_ln3105_fu_203_p2_carry(11 downto 0) => icmp_ln3105_fu_203_p2_carry_0(11 downto 0),
      \icmp_ln3105_reg_299_reg[0]\ => \^grp_axivideo2multipixstream_5_pipeline_loop_width_fu_200_eol_out\,
      \icmp_ln3105_reg_299_reg[0]_0\ => \ap_CS_fsm[5]_i_2__0_n_9\,
      \j_fu_88_reg[11]\(11) => \j_fu_88_reg_n_9_[11]\,
      \j_fu_88_reg[11]\(10) => \j_fu_88_reg_n_9_[10]\,
      \j_fu_88_reg[11]\(9) => \j_fu_88_reg_n_9_[9]\,
      \j_fu_88_reg[11]\(8) => \j_fu_88_reg_n_9_[8]\,
      \j_fu_88_reg[11]\(7) => \j_fu_88_reg_n_9_[7]\,
      \j_fu_88_reg[11]\(6) => \j_fu_88_reg_n_9_[6]\,
      \j_fu_88_reg[11]\(5) => \j_fu_88_reg_n_9_[5]\,
      \j_fu_88_reg[11]\(4) => \j_fu_88_reg_n_9_[4]\,
      \j_fu_88_reg[11]\(3) => \j_fu_88_reg_n_9_[3]\,
      \j_fu_88_reg[11]\(2) => \j_fu_88_reg_n_9_[2]\,
      \j_fu_88_reg[11]\(1) => \j_fu_88_reg_n_9_[1]\,
      \j_fu_88_reg[11]\(0) => \j_fu_88_reg_n_9_[0]\,
      push => push,
      s_axis_video1_TLAST_int_regslice => s_axis_video1_TLAST_int_regslice,
      \sof_4_reg_158_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_9,
      srcLayer1_full_n => srcLayer1_full_n,
      \state_reg[0]\ => \state_reg[0]\
    );
icmp_ln3105_fu_203_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln3105_fu_203_p2,
      CO(2) => icmp_ln3105_fu_203_p2_carry_n_10,
      CO(1) => icmp_ln3105_fu_203_p2_carry_n_11,
      CO(0) => icmp_ln3105_fu_203_p2_carry_n_12,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_icmp_ln3105_fu_203_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_42,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_43,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_44,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_45
    );
\icmp_ln3105_reg_299_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_60,
      Q => \icmp_ln3105_reg_299_reg_n_9_[0]\,
      R => '0'
    );
j_6_fu_209_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => j_6_fu_209_p2_carry_n_9,
      CO(2) => j_6_fu_209_p2_carry_n_10,
      CO(1) => j_6_fu_209_p2_carry_n_11,
      CO(0) => j_6_fu_209_p2_carry_n_12,
      CYINIT => ap_sig_allocacmp_j_5(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => j_6_fu_209_p2(4 downto 1),
      S(3 downto 0) => ap_sig_allocacmp_j_5(4 downto 1)
    );
\j_6_fu_209_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => j_6_fu_209_p2_carry_n_9,
      CO(3) => \j_6_fu_209_p2_carry__0_n_9\,
      CO(2) => \j_6_fu_209_p2_carry__0_n_10\,
      CO(1) => \j_6_fu_209_p2_carry__0_n_11\,
      CO(0) => \j_6_fu_209_p2_carry__0_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => j_6_fu_209_p2(8 downto 5),
      S(3 downto 0) => ap_sig_allocacmp_j_5(8 downto 5)
    );
\j_6_fu_209_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \j_6_fu_209_p2_carry__0_n_9\,
      CO(3 downto 2) => \NLW_j_6_fu_209_p2_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \j_6_fu_209_p2_carry__1_n_11\,
      CO(0) => \j_6_fu_209_p2_carry__1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_j_6_fu_209_p2_carry__1_O_UNCONNECTED\(3),
      O(2 downto 0) => j_6_fu_209_p2(11 downto 9),
      S(3) => '0',
      S(2 downto 0) => ap_sig_allocacmp_j_5(11 downto 9)
    );
\j_fu_88_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_88,
      D => j_6_fu_209_p2(0),
      Q => \j_fu_88_reg_n_9_[0]\,
      R => flow_control_loop_pipe_sequential_init_U_n_38
    );
\j_fu_88_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_88,
      D => j_6_fu_209_p2(10),
      Q => \j_fu_88_reg_n_9_[10]\,
      R => flow_control_loop_pipe_sequential_init_U_n_38
    );
\j_fu_88_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_88,
      D => j_6_fu_209_p2(11),
      Q => \j_fu_88_reg_n_9_[11]\,
      R => flow_control_loop_pipe_sequential_init_U_n_38
    );
\j_fu_88_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_88,
      D => j_6_fu_209_p2(1),
      Q => \j_fu_88_reg_n_9_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_38
    );
\j_fu_88_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_88,
      D => j_6_fu_209_p2(2),
      Q => \j_fu_88_reg_n_9_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_38
    );
\j_fu_88_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_88,
      D => j_6_fu_209_p2(3),
      Q => \j_fu_88_reg_n_9_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_38
    );
\j_fu_88_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_88,
      D => j_6_fu_209_p2(4),
      Q => \j_fu_88_reg_n_9_[4]\,
      R => flow_control_loop_pipe_sequential_init_U_n_38
    );
\j_fu_88_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_88,
      D => j_6_fu_209_p2(5),
      Q => \j_fu_88_reg_n_9_[5]\,
      R => flow_control_loop_pipe_sequential_init_U_n_38
    );
\j_fu_88_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_88,
      D => j_6_fu_209_p2(6),
      Q => \j_fu_88_reg_n_9_[6]\,
      R => flow_control_loop_pipe_sequential_init_U_n_38
    );
\j_fu_88_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_88,
      D => j_6_fu_209_p2(7),
      Q => \j_fu_88_reg_n_9_[7]\,
      R => flow_control_loop_pipe_sequential_init_U_n_38
    );
\j_fu_88_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_88,
      D => j_6_fu_209_p2(8),
      Q => \j_fu_88_reg_n_9_[8]\,
      R => flow_control_loop_pipe_sequential_init_U_n_38
    );
\j_fu_88_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_88,
      D => j_6_fu_209_p2(9),
      Q => \j_fu_88_reg_n_9_[9]\,
      R => flow_control_loop_pipe_sequential_init_U_n_38
    );
\select_ln3150_reg_420[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^grp_axivideo2multipixstream_5_pipeline_loop_width_fu_200_eol_out\,
      I1 => cmp10301_i_reg_393,
      I2 => axi_last_2_reg_170,
      I3 => Q(1),
      I4 => select_ln3150_reg_420,
      O => \eol_reg_163_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol is
  port (
    ap_loop_init_int : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[8]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]\ : out STD_LOGIC;
    \axi_last_reg_103_reg[0]_0\ : out STD_LOGIC;
    ap_done_cache_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_eol_out : in STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \axi_data_fu_108_reg[0]\ : in STD_LOGIC;
    ap_loop_init_int_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    s_axis_video2_TLAST_int_regslice : in STD_LOGIC;
    select_ln3150_reg_420 : in STD_LOGIC;
    axi_last_23_loc_fu_92 : in STD_LOGIC
  );
end main_design_v_mix_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol;

architecture STRUCTURE of main_design_v_mix_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol is
  signal eol_reg_114 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_15 : STD_LOGIC;
begin
\axi_last_reg_103_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_15,
      Q => eol_reg_114,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_126
     port map (
      D(1 downto 0) => D(1 downto 0),
      E(0) => E(0),
      Q(1 downto 0) => Q(1 downto 0),
      \ap_CS_fsm_reg[7]\ => \ap_CS_fsm_reg[7]\,
      \ap_CS_fsm_reg[8]\ => \ap_CS_fsm_reg[8]\,
      ap_clk => ap_clk,
      ap_done_cache_reg_0 => ap_done_cache_reg,
      ap_loop_init_int_reg_0 => ap_loop_init_int,
      ap_loop_init_int_reg_1(0) => ap_loop_init_int_reg(0),
      ap_rst_n => ap_rst_n,
      \axi_data_fu_108_reg[0]\ => \axi_data_fu_108_reg[0]\,
      axi_last_23_loc_fu_92 => axi_last_23_loc_fu_92,
      \axi_last_reg_103_reg[0]\ => \axi_last_reg_103_reg[0]_0\,
      eol_reg_114 => eol_reg_114,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg_reg => flow_control_loop_pipe_sequential_init_U_n_15,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_eol_out => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_eol_out,
      s_axis_video2_TLAST_int_regslice => s_axis_video2_TLAST_int_regslice,
      select_ln3150_reg_420 => select_ln3150_reg_420
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start is
  port (
    \ap_CS_fsm_reg[8]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sof_reg_83_reg[0]_0\ : out STD_LOGIC;
    \axi_last_23_loc_fu_92_reg[0]\ : out STD_LOGIC;
    ap_done_cache_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \sof_reg_83_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180_ap_start_reg0 : in STD_LOGIC;
    HwReg_layerEnableFlag_3_fu_294 : in STD_LOGIC;
    axi_last_23_loc_fu_92 : in STD_LOGIC;
    axi_last_reg_170 : in STD_LOGIC;
    s_axis_video2_TLAST_int_regslice : in STD_LOGIC;
    s_axis_video2_TUSER_int_regslice : in STD_LOGIC
  );
end main_design_v_mix_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start;

architecture STRUCTURE of main_design_v_mix_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start is
  signal flow_control_loop_pipe_sequential_init_U_n_14 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_15 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180_axi_last_out : STD_LOGIC;
  signal sof_reg_83 : STD_LOGIC;
begin
\axi_last_fu_54_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_14,
      Q => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180_axi_last_out,
      R => '0'
    );
\axi_last_reg_170[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACAFACA0"
    )
        port map (
      I0 => axi_last_23_loc_fu_92,
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180_axi_last_out,
      I2 => Q(5),
      I3 => Q(2),
      I4 => axi_last_reg_170,
      O => \axi_last_23_loc_fu_92_reg[0]\
    );
flow_control_loop_pipe_sequential_init_U: entity work.main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_125
     port map (
      D(1 downto 0) => D(1 downto 0),
      HwReg_layerEnableFlag_3_fu_294 => HwReg_layerEnableFlag_3_fu_294,
      Q(3 downto 2) => Q(4 downto 3),
      Q(1 downto 0) => Q(1 downto 0),
      \ap_CS_fsm_reg[2]\ => \ap_CS_fsm_reg[2]\,
      \ap_CS_fsm_reg[8]\ => \ap_CS_fsm_reg[8]\,
      ap_clk => ap_clk,
      ap_done_cache_reg_0 => ap_done_cache_reg,
      ap_rst_n => ap_rst_n,
      \data_p1_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_14,
      \data_p1_reg[0]_0\ => flow_control_loop_pipe_sequential_init_U_n_15,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180_ap_start_reg => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180_ap_start_reg,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180_ap_start_reg0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180_ap_start_reg0,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180_axi_last_out => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180_axi_last_out,
      s_axis_video2_TLAST_int_regslice => s_axis_video2_TLAST_int_regslice,
      s_axis_video2_TUSER_int_regslice => s_axis_video2_TUSER_int_regslice,
      sof_reg_83 => sof_reg_83,
      \sof_reg_83_reg[0]\ => \sof_reg_83_reg[0]_0\,
      \sof_reg_83_reg[0]_0\(0) => \sof_reg_83_reg[0]_1\(0)
    );
\sof_reg_83_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_15,
      Q => sof_reg_83,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_AXIvideo2MultiPixStream_Pipeline_loop_width is
  port (
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_eol_out : out STD_LOGIC;
    s_axis_video2_TREADY_int_regslice : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_loop_init_int_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \axi_data_fu_92_reg[23]_0\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \HwReg_layerEnableFlag_2_reg_1121_reg[0]\ : out STD_LOGIC;
    \eol_reg_163_reg[0]_0\ : out STD_LOGIC;
    push : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_done_cache_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_sequential_state_reg[0]\ : in STD_LOGIC;
    \FSM_sequential_state_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_state_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_ap_start_reg : in STD_LOGIC;
    ap_loop_init_int : in STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg : in STD_LOGIC;
    \axi_data_fu_92_reg[23]_1\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_rst_n : in STD_LOGIC;
    i_fu_112 : in STD_LOGIC;
    \SRL_SIG_reg[1][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    srcLayer2_full_n : in STD_LOGIC;
    \icmp_ln3105_fu_203_p2_carry_i_1__1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \axi_data_fu_92_reg[23]_2\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    axi_last_reg_170 : in STD_LOGIC;
    s_axis_video2_TLAST_int_regslice : in STD_LOGIC;
    \ap_loop_init_int_i_2__7\ : in STD_LOGIC;
    HwReg_layerEnableFlag_3_fu_294 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    cmp10301_i_reg_393 : in STD_LOGIC;
    select_ln3150_reg_420 : in STD_LOGIC
  );
end main_design_v_mix_0_0_AXIvideo2MultiPixStream_Pipeline_loop_width;

architecture STRUCTURE of main_design_v_mix_0_0_AXIvideo2MultiPixStream_Pipeline_loop_width is
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_sig_allocacmp_j_3 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^axi_data_fu_92_reg[23]_0\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal axi_last_fu_963_out : STD_LOGIC;
  signal \axi_last_fu_96_reg_n_9_[0]\ : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_12 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_13 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_14 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_15 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_16 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_17 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_55 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_57 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_60 : STD_LOGIC;
  signal \^grp_axivideo2multipixstream_pipeline_loop_width_fu_200_eol_out\ : STD_LOGIC;
  signal icmp_ln3105_fu_203_p2 : STD_LOGIC;
  signal icmp_ln3105_fu_203_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln3105_fu_203_p2_carry_n_11 : STD_LOGIC;
  signal icmp_ln3105_fu_203_p2_carry_n_12 : STD_LOGIC;
  signal \icmp_ln3105_reg_299_reg_n_9_[0]\ : STD_LOGIC;
  signal j_4_fu_209_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \j_4_fu_209_p2_carry__0_n_10\ : STD_LOGIC;
  signal \j_4_fu_209_p2_carry__0_n_11\ : STD_LOGIC;
  signal \j_4_fu_209_p2_carry__0_n_12\ : STD_LOGIC;
  signal \j_4_fu_209_p2_carry__0_n_9\ : STD_LOGIC;
  signal \j_4_fu_209_p2_carry__1_n_11\ : STD_LOGIC;
  signal \j_4_fu_209_p2_carry__1_n_12\ : STD_LOGIC;
  signal j_4_fu_209_p2_carry_n_10 : STD_LOGIC;
  signal j_4_fu_209_p2_carry_n_11 : STD_LOGIC;
  signal j_4_fu_209_p2_carry_n_12 : STD_LOGIC;
  signal j_4_fu_209_p2_carry_n_9 : STD_LOGIC;
  signal j_fu_88 : STD_LOGIC;
  signal \j_fu_88_reg_n_9_[0]\ : STD_LOGIC;
  signal \j_fu_88_reg_n_9_[10]\ : STD_LOGIC;
  signal \j_fu_88_reg_n_9_[11]\ : STD_LOGIC;
  signal \j_fu_88_reg_n_9_[1]\ : STD_LOGIC;
  signal \j_fu_88_reg_n_9_[2]\ : STD_LOGIC;
  signal \j_fu_88_reg_n_9_[3]\ : STD_LOGIC;
  signal \j_fu_88_reg_n_9_[4]\ : STD_LOGIC;
  signal \j_fu_88_reg_n_9_[5]\ : STD_LOGIC;
  signal \j_fu_88_reg_n_9_[6]\ : STD_LOGIC;
  signal \j_fu_88_reg_n_9_[7]\ : STD_LOGIC;
  signal \j_fu_88_reg_n_9_[8]\ : STD_LOGIC;
  signal \j_fu_88_reg_n_9_[9]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal NLW_icmp_ln3105_fu_203_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_j_4_fu_209_p2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_j_4_fu_209_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of j_4_fu_209_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \j_4_fu_209_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \j_4_fu_209_p2_carry__1\ : label is 35;
begin
  \axi_data_fu_92_reg[23]_0\(23 downto 0) <= \^axi_data_fu_92_reg[23]_0\(23 downto 0);
  grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_eol_out <= \^grp_axivideo2multipixstream_pipeline_loop_width_fu_200_eol_out\;
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_13,
      Q => ap_enable_reg_pp0_iter1,
      R => '0'
    );
\axi_data_fu_108[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF80007FFF0000"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg,
      I2 => Q(3),
      I3 => \^grp_axivideo2multipixstream_pipeline_loop_width_fu_200_eol_out\,
      I4 => \axi_data_fu_92_reg[23]_1\(0),
      I5 => \^axi_data_fu_92_reg[23]_0\(0),
      O => ap_loop_init_int_reg(0)
    );
\axi_data_fu_108[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF80007FFF0000"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg,
      I2 => Q(3),
      I3 => \^grp_axivideo2multipixstream_pipeline_loop_width_fu_200_eol_out\,
      I4 => \axi_data_fu_92_reg[23]_1\(10),
      I5 => \^axi_data_fu_92_reg[23]_0\(10),
      O => ap_loop_init_int_reg(10)
    );
\axi_data_fu_108[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF80007FFF0000"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg,
      I2 => Q(3),
      I3 => \^grp_axivideo2multipixstream_pipeline_loop_width_fu_200_eol_out\,
      I4 => \axi_data_fu_92_reg[23]_1\(11),
      I5 => \^axi_data_fu_92_reg[23]_0\(11),
      O => ap_loop_init_int_reg(11)
    );
\axi_data_fu_108[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF80007FFF0000"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg,
      I2 => Q(3),
      I3 => \^grp_axivideo2multipixstream_pipeline_loop_width_fu_200_eol_out\,
      I4 => \axi_data_fu_92_reg[23]_1\(12),
      I5 => \^axi_data_fu_92_reg[23]_0\(12),
      O => ap_loop_init_int_reg(12)
    );
\axi_data_fu_108[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF80007FFF0000"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg,
      I2 => Q(3),
      I3 => \^grp_axivideo2multipixstream_pipeline_loop_width_fu_200_eol_out\,
      I4 => \axi_data_fu_92_reg[23]_1\(13),
      I5 => \^axi_data_fu_92_reg[23]_0\(13),
      O => ap_loop_init_int_reg(13)
    );
\axi_data_fu_108[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF80007FFF0000"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg,
      I2 => Q(3),
      I3 => \^grp_axivideo2multipixstream_pipeline_loop_width_fu_200_eol_out\,
      I4 => \axi_data_fu_92_reg[23]_1\(14),
      I5 => \^axi_data_fu_92_reg[23]_0\(14),
      O => ap_loop_init_int_reg(14)
    );
\axi_data_fu_108[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF80007FFF0000"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg,
      I2 => Q(3),
      I3 => \^grp_axivideo2multipixstream_pipeline_loop_width_fu_200_eol_out\,
      I4 => \axi_data_fu_92_reg[23]_1\(15),
      I5 => \^axi_data_fu_92_reg[23]_0\(15),
      O => ap_loop_init_int_reg(15)
    );
\axi_data_fu_108[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF80007FFF0000"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg,
      I2 => Q(3),
      I3 => \^grp_axivideo2multipixstream_pipeline_loop_width_fu_200_eol_out\,
      I4 => \axi_data_fu_92_reg[23]_1\(16),
      I5 => \^axi_data_fu_92_reg[23]_0\(16),
      O => ap_loop_init_int_reg(16)
    );
\axi_data_fu_108[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF80007FFF0000"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg,
      I2 => Q(3),
      I3 => \^grp_axivideo2multipixstream_pipeline_loop_width_fu_200_eol_out\,
      I4 => \axi_data_fu_92_reg[23]_1\(17),
      I5 => \^axi_data_fu_92_reg[23]_0\(17),
      O => ap_loop_init_int_reg(17)
    );
\axi_data_fu_108[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF80007FFF0000"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg,
      I2 => Q(3),
      I3 => \^grp_axivideo2multipixstream_pipeline_loop_width_fu_200_eol_out\,
      I4 => \axi_data_fu_92_reg[23]_1\(18),
      I5 => \^axi_data_fu_92_reg[23]_0\(18),
      O => ap_loop_init_int_reg(18)
    );
\axi_data_fu_108[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF80007FFF0000"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg,
      I2 => Q(3),
      I3 => \^grp_axivideo2multipixstream_pipeline_loop_width_fu_200_eol_out\,
      I4 => \axi_data_fu_92_reg[23]_1\(19),
      I5 => \^axi_data_fu_92_reg[23]_0\(19),
      O => ap_loop_init_int_reg(19)
    );
\axi_data_fu_108[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF80007FFF0000"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg,
      I2 => Q(3),
      I3 => \^grp_axivideo2multipixstream_pipeline_loop_width_fu_200_eol_out\,
      I4 => \axi_data_fu_92_reg[23]_1\(1),
      I5 => \^axi_data_fu_92_reg[23]_0\(1),
      O => ap_loop_init_int_reg(1)
    );
\axi_data_fu_108[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF80007FFF0000"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg,
      I2 => Q(3),
      I3 => \^grp_axivideo2multipixstream_pipeline_loop_width_fu_200_eol_out\,
      I4 => \axi_data_fu_92_reg[23]_1\(20),
      I5 => \^axi_data_fu_92_reg[23]_0\(20),
      O => ap_loop_init_int_reg(20)
    );
\axi_data_fu_108[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF80007FFF0000"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg,
      I2 => Q(3),
      I3 => \^grp_axivideo2multipixstream_pipeline_loop_width_fu_200_eol_out\,
      I4 => \axi_data_fu_92_reg[23]_1\(21),
      I5 => \^axi_data_fu_92_reg[23]_0\(21),
      O => ap_loop_init_int_reg(21)
    );
\axi_data_fu_108[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF80007FFF0000"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg,
      I2 => Q(3),
      I3 => \^grp_axivideo2multipixstream_pipeline_loop_width_fu_200_eol_out\,
      I4 => \axi_data_fu_92_reg[23]_1\(22),
      I5 => \^axi_data_fu_92_reg[23]_0\(22),
      O => ap_loop_init_int_reg(22)
    );
\axi_data_fu_108[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF80007FFF0000"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg,
      I2 => Q(3),
      I3 => \^grp_axivideo2multipixstream_pipeline_loop_width_fu_200_eol_out\,
      I4 => \axi_data_fu_92_reg[23]_1\(23),
      I5 => \^axi_data_fu_92_reg[23]_0\(23),
      O => ap_loop_init_int_reg(23)
    );
\axi_data_fu_108[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF80007FFF0000"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg,
      I2 => Q(3),
      I3 => \^grp_axivideo2multipixstream_pipeline_loop_width_fu_200_eol_out\,
      I4 => \axi_data_fu_92_reg[23]_1\(2),
      I5 => \^axi_data_fu_92_reg[23]_0\(2),
      O => ap_loop_init_int_reg(2)
    );
\axi_data_fu_108[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF80007FFF0000"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg,
      I2 => Q(3),
      I3 => \^grp_axivideo2multipixstream_pipeline_loop_width_fu_200_eol_out\,
      I4 => \axi_data_fu_92_reg[23]_1\(3),
      I5 => \^axi_data_fu_92_reg[23]_0\(3),
      O => ap_loop_init_int_reg(3)
    );
\axi_data_fu_108[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF80007FFF0000"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg,
      I2 => Q(3),
      I3 => \^grp_axivideo2multipixstream_pipeline_loop_width_fu_200_eol_out\,
      I4 => \axi_data_fu_92_reg[23]_1\(4),
      I5 => \^axi_data_fu_92_reg[23]_0\(4),
      O => ap_loop_init_int_reg(4)
    );
\axi_data_fu_108[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF80007FFF0000"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg,
      I2 => Q(3),
      I3 => \^grp_axivideo2multipixstream_pipeline_loop_width_fu_200_eol_out\,
      I4 => \axi_data_fu_92_reg[23]_1\(5),
      I5 => \^axi_data_fu_92_reg[23]_0\(5),
      O => ap_loop_init_int_reg(5)
    );
\axi_data_fu_108[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF80007FFF0000"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg,
      I2 => Q(3),
      I3 => \^grp_axivideo2multipixstream_pipeline_loop_width_fu_200_eol_out\,
      I4 => \axi_data_fu_92_reg[23]_1\(6),
      I5 => \^axi_data_fu_92_reg[23]_0\(6),
      O => ap_loop_init_int_reg(6)
    );
\axi_data_fu_108[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF80007FFF0000"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg,
      I2 => Q(3),
      I3 => \^grp_axivideo2multipixstream_pipeline_loop_width_fu_200_eol_out\,
      I4 => \axi_data_fu_92_reg[23]_1\(7),
      I5 => \^axi_data_fu_92_reg[23]_0\(7),
      O => ap_loop_init_int_reg(7)
    );
\axi_data_fu_108[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF80007FFF0000"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg,
      I2 => Q(3),
      I3 => \^grp_axivideo2multipixstream_pipeline_loop_width_fu_200_eol_out\,
      I4 => \axi_data_fu_92_reg[23]_1\(8),
      I5 => \^axi_data_fu_92_reg[23]_0\(8),
      O => ap_loop_init_int_reg(8)
    );
\axi_data_fu_108[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF80007FFF0000"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg,
      I2 => Q(3),
      I3 => \^grp_axivideo2multipixstream_pipeline_loop_width_fu_200_eol_out\,
      I4 => \axi_data_fu_92_reg[23]_1\(9),
      I5 => \^axi_data_fu_92_reg[23]_0\(9),
      O => ap_loop_init_int_reg(9)
    );
\axi_data_fu_92_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_963_out,
      D => p_0_in(0),
      Q => \^axi_data_fu_92_reg[23]_0\(0),
      R => '0'
    );
\axi_data_fu_92_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_963_out,
      D => p_0_in(10),
      Q => \^axi_data_fu_92_reg[23]_0\(10),
      R => '0'
    );
\axi_data_fu_92_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_963_out,
      D => p_0_in(11),
      Q => \^axi_data_fu_92_reg[23]_0\(11),
      R => '0'
    );
\axi_data_fu_92_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_963_out,
      D => p_0_in(12),
      Q => \^axi_data_fu_92_reg[23]_0\(12),
      R => '0'
    );
\axi_data_fu_92_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_963_out,
      D => p_0_in(13),
      Q => \^axi_data_fu_92_reg[23]_0\(13),
      R => '0'
    );
\axi_data_fu_92_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_963_out,
      D => p_0_in(14),
      Q => \^axi_data_fu_92_reg[23]_0\(14),
      R => '0'
    );
\axi_data_fu_92_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_963_out,
      D => p_0_in(15),
      Q => \^axi_data_fu_92_reg[23]_0\(15),
      R => '0'
    );
\axi_data_fu_92_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_963_out,
      D => p_0_in(16),
      Q => \^axi_data_fu_92_reg[23]_0\(16),
      R => '0'
    );
\axi_data_fu_92_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_963_out,
      D => p_0_in(17),
      Q => \^axi_data_fu_92_reg[23]_0\(17),
      R => '0'
    );
\axi_data_fu_92_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_963_out,
      D => p_0_in(18),
      Q => \^axi_data_fu_92_reg[23]_0\(18),
      R => '0'
    );
\axi_data_fu_92_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_963_out,
      D => p_0_in(19),
      Q => \^axi_data_fu_92_reg[23]_0\(19),
      R => '0'
    );
\axi_data_fu_92_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_963_out,
      D => p_0_in(1),
      Q => \^axi_data_fu_92_reg[23]_0\(1),
      R => '0'
    );
\axi_data_fu_92_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_963_out,
      D => p_0_in(20),
      Q => \^axi_data_fu_92_reg[23]_0\(20),
      R => '0'
    );
\axi_data_fu_92_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_963_out,
      D => p_0_in(21),
      Q => \^axi_data_fu_92_reg[23]_0\(21),
      R => '0'
    );
\axi_data_fu_92_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_963_out,
      D => p_0_in(22),
      Q => \^axi_data_fu_92_reg[23]_0\(22),
      R => '0'
    );
\axi_data_fu_92_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_963_out,
      D => p_0_in(23),
      Q => \^axi_data_fu_92_reg[23]_0\(23),
      R => '0'
    );
\axi_data_fu_92_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_963_out,
      D => p_0_in(2),
      Q => \^axi_data_fu_92_reg[23]_0\(2),
      R => '0'
    );
\axi_data_fu_92_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_963_out,
      D => p_0_in(3),
      Q => \^axi_data_fu_92_reg[23]_0\(3),
      R => '0'
    );
\axi_data_fu_92_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_963_out,
      D => p_0_in(4),
      Q => \^axi_data_fu_92_reg[23]_0\(4),
      R => '0'
    );
\axi_data_fu_92_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_963_out,
      D => p_0_in(5),
      Q => \^axi_data_fu_92_reg[23]_0\(5),
      R => '0'
    );
\axi_data_fu_92_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_963_out,
      D => p_0_in(6),
      Q => \^axi_data_fu_92_reg[23]_0\(6),
      R => '0'
    );
\axi_data_fu_92_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_963_out,
      D => p_0_in(7),
      Q => \^axi_data_fu_92_reg[23]_0\(7),
      R => '0'
    );
\axi_data_fu_92_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_963_out,
      D => p_0_in(8),
      Q => \^axi_data_fu_92_reg[23]_0\(8),
      R => '0'
    );
\axi_data_fu_92_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_963_out,
      D => p_0_in(9),
      Q => \^axi_data_fu_92_reg[23]_0\(9),
      R => '0'
    );
\axi_last_fu_96_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_963_out,
      D => flow_control_loop_pipe_sequential_init_U_n_55,
      Q => \axi_last_fu_96_reg_n_9_[0]\,
      R => '0'
    );
\eol_reg_163_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_12,
      Q => \^grp_axivideo2multipixstream_pipeline_loop_width_fu_200_eol_out\,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_124
     port map (
      CO(0) => icmp_ln3105_fu_203_p2,
      D(1 downto 0) => D(1 downto 0),
      E(0) => axi_last_fu_963_out,
      \FSM_sequential_state_reg[0]\ => \FSM_sequential_state_reg[0]\,
      \FSM_sequential_state_reg[0]_0\ => \FSM_sequential_state_reg[0]_0\,
      \FSM_sequential_state_reg[0]_1\(0) => \FSM_sequential_state_reg[0]_1\(0),
      \HwReg_layerEnableFlag_2_reg_1121_reg[0]\ => \HwReg_layerEnableFlag_2_reg_1121_reg[0]\,
      HwReg_layerEnableFlag_3_fu_294 => HwReg_layerEnableFlag_3_fu_294,
      Q(1 downto 0) => Q(1 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_14,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_15,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_16,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_17,
      SR(0) => flow_control_loop_pipe_sequential_init_U_n_57,
      \SRL_SIG_reg[1][0]\(0) => \SRL_SIG_reg[1][0]\(0),
      ap_clk => ap_clk,
      ap_done_cache_reg_0 => ap_done_cache_reg,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter1_reg => flow_control_loop_pipe_sequential_init_U_n_13,
      \ap_loop_init_int_i_2__7_0\ => \ap_loop_init_int_i_2__7\,
      ap_loop_init_int_reg_0(0) => j_4_fu_209_p2(0),
      ap_rst_n => ap_rst_n,
      ap_sig_allocacmp_j_3(11 downto 0) => ap_sig_allocacmp_j_3(11 downto 0),
      \axi_data_fu_108_reg[23]\(23 downto 0) => p_0_in(23 downto 0),
      \axi_data_fu_92_reg[23]\(23 downto 0) => \axi_data_fu_92_reg[23]_2\(23 downto 0),
      \axi_data_fu_92_reg[23]_0\(23 downto 0) => \axi_data_fu_92_reg[23]_1\(23 downto 0),
      axi_last_reg_170 => axi_last_reg_170,
      \axi_last_reg_170_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_55,
      \eol_reg_163_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_12,
      \eol_reg_163_reg[0]_0\ => \^grp_axivideo2multipixstream_pipeline_loop_width_fu_200_eol_out\,
      \eol_reg_163_reg[0]_1\ => \axi_last_fu_96_reg_n_9_[0]\,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_ap_start_reg => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_ap_start_reg,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_ap_start_reg_reg(0) => j_fu_88,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_ap_start_reg_reg_0(0) => CO(0),
      i_fu_112 => i_fu_112,
      \icmp_ln3105_fu_203_p2_carry_i_1__1_0\(11 downto 0) => \icmp_ln3105_fu_203_p2_carry_i_1__1\(11 downto 0),
      \icmp_ln3105_reg_299_reg[0]\ => \icmp_ln3105_reg_299_reg_n_9_[0]\,
      \j_fu_88_reg[11]\(11) => \j_fu_88_reg_n_9_[11]\,
      \j_fu_88_reg[11]\(10) => \j_fu_88_reg_n_9_[10]\,
      \j_fu_88_reg[11]\(9) => \j_fu_88_reg_n_9_[9]\,
      \j_fu_88_reg[11]\(8) => \j_fu_88_reg_n_9_[8]\,
      \j_fu_88_reg[11]\(7) => \j_fu_88_reg_n_9_[7]\,
      \j_fu_88_reg[11]\(6) => \j_fu_88_reg_n_9_[6]\,
      \j_fu_88_reg[11]\(5) => \j_fu_88_reg_n_9_[5]\,
      \j_fu_88_reg[11]\(4) => \j_fu_88_reg_n_9_[4]\,
      \j_fu_88_reg[11]\(3) => \j_fu_88_reg_n_9_[3]\,
      \j_fu_88_reg[11]\(2) => \j_fu_88_reg_n_9_[2]\,
      \j_fu_88_reg[11]\(1) => \j_fu_88_reg_n_9_[1]\,
      \j_fu_88_reg[11]\(0) => \j_fu_88_reg_n_9_[0]\,
      push => push,
      s_axis_video2_TLAST_int_regslice => s_axis_video2_TLAST_int_regslice,
      s_axis_video2_TREADY_int_regslice => s_axis_video2_TREADY_int_regslice,
      srcLayer2_full_n => srcLayer2_full_n,
      \state_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_60
    );
icmp_ln3105_fu_203_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln3105_fu_203_p2,
      CO(2) => icmp_ln3105_fu_203_p2_carry_n_10,
      CO(1) => icmp_ln3105_fu_203_p2_carry_n_11,
      CO(0) => icmp_ln3105_fu_203_p2_carry_n_12,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_icmp_ln3105_fu_203_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_14,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_15,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_16,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_17
    );
\icmp_ln3105_reg_299_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_60,
      Q => \icmp_ln3105_reg_299_reg_n_9_[0]\,
      R => '0'
    );
j_4_fu_209_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => j_4_fu_209_p2_carry_n_9,
      CO(2) => j_4_fu_209_p2_carry_n_10,
      CO(1) => j_4_fu_209_p2_carry_n_11,
      CO(0) => j_4_fu_209_p2_carry_n_12,
      CYINIT => ap_sig_allocacmp_j_3(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => j_4_fu_209_p2(4 downto 1),
      S(3 downto 0) => ap_sig_allocacmp_j_3(4 downto 1)
    );
\j_4_fu_209_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => j_4_fu_209_p2_carry_n_9,
      CO(3) => \j_4_fu_209_p2_carry__0_n_9\,
      CO(2) => \j_4_fu_209_p2_carry__0_n_10\,
      CO(1) => \j_4_fu_209_p2_carry__0_n_11\,
      CO(0) => \j_4_fu_209_p2_carry__0_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => j_4_fu_209_p2(8 downto 5),
      S(3 downto 0) => ap_sig_allocacmp_j_3(8 downto 5)
    );
\j_4_fu_209_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \j_4_fu_209_p2_carry__0_n_9\,
      CO(3 downto 2) => \NLW_j_4_fu_209_p2_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \j_4_fu_209_p2_carry__1_n_11\,
      CO(0) => \j_4_fu_209_p2_carry__1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_j_4_fu_209_p2_carry__1_O_UNCONNECTED\(3),
      O(2 downto 0) => j_4_fu_209_p2(11 downto 9),
      S(3) => '0',
      S(2 downto 0) => ap_sig_allocacmp_j_3(11 downto 9)
    );
\j_fu_88_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_88,
      D => j_4_fu_209_p2(0),
      Q => \j_fu_88_reg_n_9_[0]\,
      R => flow_control_loop_pipe_sequential_init_U_n_57
    );
\j_fu_88_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_88,
      D => j_4_fu_209_p2(10),
      Q => \j_fu_88_reg_n_9_[10]\,
      R => flow_control_loop_pipe_sequential_init_U_n_57
    );
\j_fu_88_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_88,
      D => j_4_fu_209_p2(11),
      Q => \j_fu_88_reg_n_9_[11]\,
      R => flow_control_loop_pipe_sequential_init_U_n_57
    );
\j_fu_88_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_88,
      D => j_4_fu_209_p2(1),
      Q => \j_fu_88_reg_n_9_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_57
    );
\j_fu_88_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_88,
      D => j_4_fu_209_p2(2),
      Q => \j_fu_88_reg_n_9_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_57
    );
\j_fu_88_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_88,
      D => j_4_fu_209_p2(3),
      Q => \j_fu_88_reg_n_9_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_57
    );
\j_fu_88_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_88,
      D => j_4_fu_209_p2(4),
      Q => \j_fu_88_reg_n_9_[4]\,
      R => flow_control_loop_pipe_sequential_init_U_n_57
    );
\j_fu_88_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_88,
      D => j_4_fu_209_p2(5),
      Q => \j_fu_88_reg_n_9_[5]\,
      R => flow_control_loop_pipe_sequential_init_U_n_57
    );
\j_fu_88_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_88,
      D => j_4_fu_209_p2(6),
      Q => \j_fu_88_reg_n_9_[6]\,
      R => flow_control_loop_pipe_sequential_init_U_n_57
    );
\j_fu_88_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_88,
      D => j_4_fu_209_p2(7),
      Q => \j_fu_88_reg_n_9_[7]\,
      R => flow_control_loop_pipe_sequential_init_U_n_57
    );
\j_fu_88_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_88,
      D => j_4_fu_209_p2(8),
      Q => \j_fu_88_reg_n_9_[8]\,
      R => flow_control_loop_pipe_sequential_init_U_n_57
    );
\j_fu_88_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_88,
      D => j_4_fu_209_p2(9),
      Q => \j_fu_88_reg_n_9_[9]\,
      R => flow_control_loop_pipe_sequential_init_U_n_57
    );
\select_ln3150_reg_420[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^grp_axivideo2multipixstream_pipeline_loop_width_fu_200_eol_out\,
      I1 => cmp10301_i_reg_393,
      I2 => axi_last_reg_170,
      I3 => Q(2),
      I4 => select_ln3150_reg_420,
      O => \eol_reg_163_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3 is
  port (
    grp_VMixHlsDataFlowFunction_fu_476_m_axis_video_TUSER : out STD_LOGIC;
    grp_VMixHlsDataFlowFunction_fu_476_m_axis_video_TLAST : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_state_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    load_p1 : out STD_LOGIC;
    \sof_2_reg_141_reg[0]_0\ : out STD_LOGIC;
    \FSM_sequential_state_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    load_p1_0 : out STD_LOGIC;
    \axi_last_reg_227_reg[0]_0\ : out STD_LOGIC;
    m_axis_video_TREADY_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    empty_n_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[3]\ : out STD_LOGIC;
    \icmp_ln3233_reg_223_reg[0]_0\ : out STD_LOGIC;
    p_9_in : out STD_LOGIC;
    p_6_in : out STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    ap_done_cache_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg_reg : out STD_LOGIC;
    ap_done_cache_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axis_video_TREADY : in STD_LOGIC;
    \FSM_sequential_state_reg[0]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_p2_reg[0]\ : in STD_LOGIC;
    data_p2 : in STD_LOGIC;
    \FSM_sequential_state_reg[0]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_p2_reg[0]_0\ : in STD_LOGIC;
    data_p2_1 : in STD_LOGIC;
    \state_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    out420_empty_n : in STD_LOGIC;
    \data_p2_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TREADY_int_regslice : in STD_LOGIC;
    \ap_CS_fsm_reg[3]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    push : in STD_LOGIC;
    \mOutPtr_reg[0]\ : in STD_LOGIC;
    \sof_2_reg_141_reg[0]_1\ : in STD_LOGIC;
    and_ln3231_reg_209 : in STD_LOGIC;
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg : in STD_LOGIC;
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \axi_last_fu_177_p2_carry__0_0\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    icmp_ln3233_fu_161_p2_carry_0 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end main_design_v_mix_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3;

architecture STRUCTURE of main_design_v_mix_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3 is
  signal ap_block_pp0_stage0_subdone : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__18_n_9\ : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal ap_sig_allocacmp_j_1 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal axi_last_fu_177_p2 : STD_LOGIC;
  signal \axi_last_fu_177_p2_carry__0_i_1_n_9\ : STD_LOGIC;
  signal axi_last_fu_177_p2_carry_n_10 : STD_LOGIC;
  signal axi_last_fu_177_p2_carry_n_11 : STD_LOGIC;
  signal axi_last_fu_177_p2_carry_n_12 : STD_LOGIC;
  signal axi_last_fu_177_p2_carry_n_9 : STD_LOGIC;
  signal \axi_last_reg_227[0]_i_1_n_9\ : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_10 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_12 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_16 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_17 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_18 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_19 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_20 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_22 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_23 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_24 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_25 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_39 : STD_LOGIC;
  signal \^grp_vmixhlsdataflowfunction_fu_476_m_axis_video_tlast\ : STD_LOGIC;
  signal \^grp_vmixhlsdataflowfunction_fu_476_m_axis_video_tuser\ : STD_LOGIC;
  signal icmp_ln3233_fu_161_p2 : STD_LOGIC;
  signal icmp_ln3233_fu_161_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln3233_fu_161_p2_carry_n_11 : STD_LOGIC;
  signal icmp_ln3233_fu_161_p2_carry_n_12 : STD_LOGIC;
  signal \^icmp_ln3233_reg_223_reg[0]_0\ : STD_LOGIC;
  signal \icmp_ln3233_reg_223_reg_n_9_[0]\ : STD_LOGIC;
  signal j_2_fu_167_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \j_2_fu_167_p2_carry__0_n_10\ : STD_LOGIC;
  signal \j_2_fu_167_p2_carry__0_n_11\ : STD_LOGIC;
  signal \j_2_fu_167_p2_carry__0_n_12\ : STD_LOGIC;
  signal \j_2_fu_167_p2_carry__0_n_9\ : STD_LOGIC;
  signal \j_2_fu_167_p2_carry__1_n_11\ : STD_LOGIC;
  signal \j_2_fu_167_p2_carry__1_n_12\ : STD_LOGIC;
  signal j_2_fu_167_p2_carry_n_10 : STD_LOGIC;
  signal j_2_fu_167_p2_carry_n_11 : STD_LOGIC;
  signal j_2_fu_167_p2_carry_n_12 : STD_LOGIC;
  signal j_2_fu_167_p2_carry_n_9 : STD_LOGIC;
  signal j_fu_84 : STD_LOGIC;
  signal \j_fu_84_reg_n_9_[0]\ : STD_LOGIC;
  signal \j_fu_84_reg_n_9_[10]\ : STD_LOGIC;
  signal \j_fu_84_reg_n_9_[11]\ : STD_LOGIC;
  signal \j_fu_84_reg_n_9_[1]\ : STD_LOGIC;
  signal \j_fu_84_reg_n_9_[2]\ : STD_LOGIC;
  signal \j_fu_84_reg_n_9_[3]\ : STD_LOGIC;
  signal \j_fu_84_reg_n_9_[4]\ : STD_LOGIC;
  signal \j_fu_84_reg_n_9_[5]\ : STD_LOGIC;
  signal \j_fu_84_reg_n_9_[6]\ : STD_LOGIC;
  signal \j_fu_84_reg_n_9_[7]\ : STD_LOGIC;
  signal \j_fu_84_reg_n_9_[8]\ : STD_LOGIC;
  signal \j_fu_84_reg_n_9_[9]\ : STD_LOGIC;
  signal NLW_axi_last_fu_177_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_axi_last_fu_177_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_axi_last_fu_177_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln3233_fu_161_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_j_2_fu_167_p2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_j_2_fu_167_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of j_2_fu_167_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \j_2_fu_167_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \j_2_fu_167_p2_carry__1\ : label is 35;
begin
  grp_VMixHlsDataFlowFunction_fu_476_m_axis_video_TLAST <= \^grp_vmixhlsdataflowfunction_fu_476_m_axis_video_tlast\;
  grp_VMixHlsDataFlowFunction_fu_476_m_axis_video_TUSER <= \^grp_vmixhlsdataflowfunction_fu_476_m_axis_video_tuser\;
  \icmp_ln3233_reg_223_reg[0]_0\ <= \^icmp_ln3233_reg_223_reg[0]_0\;
\FSM_sequential_state[0]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202060202020202"
    )
        port map (
      I0 => \FSM_sequential_state_reg[0]_2\(0),
      I1 => \FSM_sequential_state_reg[0]_2\(1),
      I2 => m_axis_video_TREADY,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \icmp_ln3233_reg_223_reg_n_9_[0]\,
      I5 => ap_block_pp0_stage0_subdone,
      O => \FSM_sequential_state_reg[0]_0\(0)
    );
\FSM_sequential_state[0]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202060202020202"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => m_axis_video_TREADY,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \icmp_ln3233_reg_223_reg_n_9_[0]\,
      I5 => ap_block_pp0_stage0_subdone,
      O => D(0)
    );
\FSM_sequential_state[0]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202060202020202"
    )
        port map (
      I0 => \FSM_sequential_state_reg[0]_1\(0),
      I1 => \FSM_sequential_state_reg[0]_1\(1),
      I2 => m_axis_video_TREADY,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \icmp_ln3233_reg_223_reg_n_9_[0]\,
      I5 => ap_block_pp0_stage0_subdone,
      O => \FSM_sequential_state_reg[0]\(0)
    );
\ap_enable_reg_pp0_iter1_i_1__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg,
      I1 => ap_block_pp0_stage0_subdone,
      I2 => ap_enable_reg_pp0_iter1,
      O => \ap_enable_reg_pp0_iter1_i_1__18_n_9\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__18_n_9\,
      Q => ap_enable_reg_pp0_iter1,
      R => ap_done_cache_reg_0
    );
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_12,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
axi_last_fu_177_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => axi_last_fu_177_p2_carry_n_9,
      CO(2) => axi_last_fu_177_p2_carry_n_10,
      CO(1) => axi_last_fu_177_p2_carry_n_11,
      CO(0) => axi_last_fu_177_p2_carry_n_12,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_axi_last_fu_177_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_17,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_18,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_19,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_20
    );
\axi_last_fu_177_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => axi_last_fu_177_p2_carry_n_9,
      CO(3 downto 1) => \NLW_axi_last_fu_177_p2_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => axi_last_fu_177_p2,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_axi_last_fu_177_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \axi_last_fu_177_p2_carry__0_i_1_n_9\
    );
\axi_last_fu_177_p2_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \axi_last_fu_177_p2_carry__0_0\(12),
      O => \axi_last_fu_177_p2_carry__0_i_1_n_9\
    );
\axi_last_reg_227[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_last_fu_177_p2,
      I1 => ap_block_pp0_stage0_subdone,
      I2 => \^grp_vmixhlsdataflowfunction_fu_476_m_axis_video_tlast\,
      O => \axi_last_reg_227[0]_i_1_n_9\
    );
\axi_last_reg_227_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \axi_last_reg_227[0]_i_1_n_9\,
      Q => \^grp_vmixhlsdataflowfunction_fu_476_m_axis_video_tlast\,
      R => '0'
    );
\data_p1[0]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2272222200100000"
    )
        port map (
      I0 => \FSM_sequential_state_reg[0]_1\(0),
      I1 => \FSM_sequential_state_reg[0]_1\(1),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln3233_reg_223_reg_n_9_[0]\,
      I4 => ap_block_pp0_stage0_subdone,
      I5 => m_axis_video_TREADY,
      O => load_p1
    );
\data_p1[0]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2272222200100000"
    )
        port map (
      I0 => \FSM_sequential_state_reg[0]_2\(0),
      I1 => \FSM_sequential_state_reg[0]_2\(1),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln3233_reg_223_reg_n_9_[0]\,
      I4 => ap_block_pp0_stage0_subdone,
      I5 => m_axis_video_TREADY,
      O => load_p1_0
    );
\data_p1[23]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2272222200100000"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln3233_reg_223_reg_n_9_[0]\,
      I4 => ap_block_pp0_stage0_subdone,
      I5 => m_axis_video_TREADY,
      O => E(0)
    );
\data_p2[0]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => \^grp_vmixhlsdataflowfunction_fu_476_m_axis_video_tuser\,
      I1 => \data_p2_reg[0]\,
      I2 => ap_block_pp0_stage0_subdone,
      I3 => \icmp_ln3233_reg_223_reg_n_9_[0]\,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => data_p2,
      O => \sof_2_reg_141_reg[0]_0\
    );
\data_p2[0]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => \^grp_vmixhlsdataflowfunction_fu_476_m_axis_video_tlast\,
      I1 => \data_p2_reg[0]_0\,
      I2 => ap_block_pp0_stage0_subdone,
      I3 => \icmp_ln3233_reg_223_reg_n_9_[0]\,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => data_p2_1,
      O => \axi_last_reg_227_reg[0]_0\
    );
\data_p2[23]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => out420_empty_n,
      I1 => \data_p2_reg[0]_1\(0),
      I2 => m_axis_video_TREADY_int_regslice,
      I3 => \ap_CS_fsm_reg[3]_0\(2),
      I4 => ap_enable_reg_pp0_iter1,
      I5 => \icmp_ln3233_reg_223_reg_n_9_[0]\,
      O => empty_n_reg(0)
    );
flow_control_loop_pipe_sequential_init_U: entity work.main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_92
     port map (
      CO(0) => icmp_ln3233_fu_161_p2,
      D(0) => j_2_fu_167_p2(0),
      E(0) => j_fu_84,
      Q(11) => \j_fu_84_reg_n_9_[11]\,
      Q(10) => \j_fu_84_reg_n_9_[10]\,
      Q(9) => \j_fu_84_reg_n_9_[9]\,
      Q(8) => \j_fu_84_reg_n_9_[8]\,
      Q(7) => \j_fu_84_reg_n_9_[7]\,
      Q(6) => \j_fu_84_reg_n_9_[6]\,
      Q(5) => \j_fu_84_reg_n_9_[5]\,
      Q(4) => \j_fu_84_reg_n_9_[4]\,
      Q(3) => \j_fu_84_reg_n_9_[3]\,
      Q(2) => \j_fu_84_reg_n_9_[2]\,
      Q(1) => \j_fu_84_reg_n_9_[1]\,
      Q(0) => \j_fu_84_reg_n_9_[0]\,
      S(3) => flow_control_loop_pipe_sequential_init_U_n_17,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_18,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_19,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_20,
      SR(0) => flow_control_loop_pipe_sequential_init_U_n_16,
      and_ln3231_reg_209 => and_ln3231_reg_209,
      \ap_CS_fsm_reg[1]\ => \ap_CS_fsm_reg[1]\,
      \ap_CS_fsm_reg[3]\(2 downto 0) => \ap_CS_fsm_reg[3]_0\(2 downto 0),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      ap_done_cache_reg_0(1 downto 0) => ap_done_cache_reg(1 downto 0),
      ap_done_cache_reg_1 => ap_done_cache_reg_0,
      ap_done_cache_reg_2(0) => \data_p2_reg[0]_1\(0),
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_loop_exit_ready_pp0_iter1_reg => ap_loop_exit_ready_pp0_iter1_reg,
      ap_rst_n => ap_rst_n,
      ap_sig_allocacmp_j_1(11 downto 0) => ap_sig_allocacmp_j_1(11 downto 0),
      axi_last_fu_177_p2_carry(11 downto 0) => \axi_last_fu_177_p2_carry__0_0\(11 downto 0),
      \cols_reg_191_reg[10]\(3) => flow_control_loop_pipe_sequential_init_U_n_22,
      \cols_reg_191_reg[10]\(2) => flow_control_loop_pipe_sequential_init_U_n_23,
      \cols_reg_191_reg[10]\(1) => flow_control_loop_pipe_sequential_init_U_n_24,
      \cols_reg_191_reg[10]\(0) => flow_control_loop_pipe_sequential_init_U_n_25,
      grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg,
      grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg0 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg0,
      grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg_reg => flow_control_loop_pipe_sequential_init_U_n_12,
      grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg_reg_0 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg_reg,
      grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg_reg_1(0) => CO(0),
      grp_VMixHlsDataFlowFunction_fu_476_m_axis_video_TUSER => \^grp_vmixhlsdataflowfunction_fu_476_m_axis_video_tuser\,
      icmp_ln3233_fu_161_p2_carry(11 downto 0) => icmp_ln3233_fu_161_p2_carry_0(11 downto 0),
      \icmp_ln3233_reg_223_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_10,
      \icmp_ln3233_reg_223_reg[0]_0\ => flow_control_loop_pipe_sequential_init_U_n_39,
      m_axis_video_TREADY_int_regslice => m_axis_video_TREADY_int_regslice,
      out420_empty_n => out420_empty_n,
      \sof_2_reg_141_reg[0]\ => \sof_2_reg_141_reg[0]_1\,
      \sof_2_reg_141_reg[0]_0\ => \icmp_ln3233_reg_223_reg_n_9_[0]\
    );
icmp_ln3233_fu_161_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln3233_fu_161_p2,
      CO(2) => icmp_ln3233_fu_161_p2_carry_n_10,
      CO(1) => icmp_ln3233_fu_161_p2_carry_n_11,
      CO(0) => icmp_ln3233_fu_161_p2_carry_n_12,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_icmp_ln3233_fu_161_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_22,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_23,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_24,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_25
    );
\icmp_ln3233_reg_223_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_39,
      Q => \icmp_ln3233_reg_223_reg_n_9_[0]\,
      R => '0'
    );
j_2_fu_167_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => j_2_fu_167_p2_carry_n_9,
      CO(2) => j_2_fu_167_p2_carry_n_10,
      CO(1) => j_2_fu_167_p2_carry_n_11,
      CO(0) => j_2_fu_167_p2_carry_n_12,
      CYINIT => ap_sig_allocacmp_j_1(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => j_2_fu_167_p2(4 downto 1),
      S(3 downto 0) => ap_sig_allocacmp_j_1(4 downto 1)
    );
\j_2_fu_167_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => j_2_fu_167_p2_carry_n_9,
      CO(3) => \j_2_fu_167_p2_carry__0_n_9\,
      CO(2) => \j_2_fu_167_p2_carry__0_n_10\,
      CO(1) => \j_2_fu_167_p2_carry__0_n_11\,
      CO(0) => \j_2_fu_167_p2_carry__0_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => j_2_fu_167_p2(8 downto 5),
      S(3 downto 0) => ap_sig_allocacmp_j_1(8 downto 5)
    );
\j_2_fu_167_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \j_2_fu_167_p2_carry__0_n_9\,
      CO(3 downto 2) => \NLW_j_2_fu_167_p2_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \j_2_fu_167_p2_carry__1_n_11\,
      CO(0) => \j_2_fu_167_p2_carry__1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_j_2_fu_167_p2_carry__1_O_UNCONNECTED\(3),
      O(2 downto 0) => j_2_fu_167_p2(11 downto 9),
      S(3) => '0',
      S(2 downto 0) => ap_sig_allocacmp_j_1(11 downto 9)
    );
\j_fu_84_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_84,
      D => j_2_fu_167_p2(0),
      Q => \j_fu_84_reg_n_9_[0]\,
      R => flow_control_loop_pipe_sequential_init_U_n_16
    );
\j_fu_84_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_84,
      D => j_2_fu_167_p2(10),
      Q => \j_fu_84_reg_n_9_[10]\,
      R => flow_control_loop_pipe_sequential_init_U_n_16
    );
\j_fu_84_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_84,
      D => j_2_fu_167_p2(11),
      Q => \j_fu_84_reg_n_9_[11]\,
      R => flow_control_loop_pipe_sequential_init_U_n_16
    );
\j_fu_84_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_84,
      D => j_2_fu_167_p2(1),
      Q => \j_fu_84_reg_n_9_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_16
    );
\j_fu_84_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_84,
      D => j_2_fu_167_p2(2),
      Q => \j_fu_84_reg_n_9_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_16
    );
\j_fu_84_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_84,
      D => j_2_fu_167_p2(3),
      Q => \j_fu_84_reg_n_9_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_16
    );
\j_fu_84_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_84,
      D => j_2_fu_167_p2(4),
      Q => \j_fu_84_reg_n_9_[4]\,
      R => flow_control_loop_pipe_sequential_init_U_n_16
    );
\j_fu_84_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_84,
      D => j_2_fu_167_p2(5),
      Q => \j_fu_84_reg_n_9_[5]\,
      R => flow_control_loop_pipe_sequential_init_U_n_16
    );
\j_fu_84_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_84,
      D => j_2_fu_167_p2(6),
      Q => \j_fu_84_reg_n_9_[6]\,
      R => flow_control_loop_pipe_sequential_init_U_n_16
    );
\j_fu_84_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_84,
      D => j_2_fu_167_p2(7),
      Q => \j_fu_84_reg_n_9_[7]\,
      R => flow_control_loop_pipe_sequential_init_U_n_16
    );
\j_fu_84_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_84,
      D => j_2_fu_167_p2(8),
      Q => \j_fu_84_reg_n_9_[8]\,
      R => flow_control_loop_pipe_sequential_init_U_n_16
    );
\j_fu_84_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_84,
      D => j_2_fu_167_p2(9),
      Q => \j_fu_84_reg_n_9_[9]\,
      R => flow_control_loop_pipe_sequential_init_U_n_16
    );
\mOutPtr[0]_i_1__35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20DFDF20"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]_0\(2),
      I1 => \^icmp_ln3233_reg_223_reg[0]_0\,
      I2 => out420_empty_n,
      I3 => push,
      I4 => \mOutPtr_reg[0]\,
      O => \ap_CS_fsm_reg[3]\
    );
\mOutPtr[2]_i_2__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA2AAAAAAAAAAAAA"
    )
        port map (
      I0 => push,
      I1 => \ap_CS_fsm_reg[3]_0\(2),
      I2 => ap_block_pp0_stage0_subdone,
      I3 => \icmp_ln3233_reg_223_reg_n_9_[0]\,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => out420_empty_n,
      O => p_9_in
    );
\mOutPtr[2]_i_3__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]_0\(2),
      I1 => ap_block_pp0_stage0_subdone,
      I2 => \icmp_ln3233_reg_223_reg_n_9_[0]\,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => out420_empty_n,
      I5 => push,
      O => p_6_in
    );
\sof_2_reg_141_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_10,
      Q => \^grp_vmixhlsdataflowfunction_fu_476_m_axis_video_tuser\,
      R => '0'
    );
\state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \icmp_ln3233_reg_223_reg_n_9_[0]\,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \ap_CS_fsm_reg[3]_0\(2),
      I3 => m_axis_video_TREADY_int_regslice,
      I4 => \data_p2_reg[0]_1\(0),
      I5 => out420_empty_n,
      O => \^icmp_ln3233_reg_223_reg[0]_0\
    );
\state[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEAEEEEEFFFFFFFF"
    )
        port map (
      I0 => m_axis_video_TREADY,
      I1 => \state_reg[1]\(1),
      I2 => ap_block_pp0_stage0_subdone,
      I3 => \icmp_ln3233_reg_223_reg_n_9_[0]\,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => \state_reg[1]\(0),
      O => m_axis_video_TREADY_0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_fifo_w16_d2_S is
  port (
    p_1_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    HwReg_layerHeight_1_val_c29_full_n : out STD_LOGIC;
    if_din : out STD_LOGIC_VECTOR ( 15 downto 0 );
    v_mix_upsample_false_9_U0_ap_start : in STD_LOGIC;
    HwReg_layerWidth_1_val_c_full_n : in STD_LOGIC;
    HwReg_layerHeight_1_val_c_full_n : in STD_LOGIC;
    HwReg_layerWidth_1_val_c21_empty_n : in STD_LOGIC;
    HwReg_layerEnableFlag_1_val_c_empty_n : in STD_LOGIC;
    \mOutPtr_reg[2]_0\ : in STD_LOGIC;
    full_n_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \SRL_SIG_reg[0][15]\ : in STD_LOGIC
  );
end main_design_v_mix_0_0_fifo_w16_d2_S;

architecture STRUCTURE of main_design_v_mix_0_0_fifo_w16_d2_S is
  signal HwReg_layerHeight_1_val_c29_empty_n : STD_LOGIC;
  signal \^hwreg_layerheight_1_val_c29_full_n\ : STD_LOGIC;
  signal addr15_in : STD_LOGIC;
  signal \addr[0]_i_1__14_n_9\ : STD_LOGIC;
  signal \addr_reg_n_9_[0]\ : STD_LOGIC;
  signal \empty_n_i_1__14_n_9\ : STD_LOGIC;
  signal \full_n_i_1__14_n_9\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__14_n_9\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__14_n_9\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__14_n_9\ : STD_LOGIC;
  signal \mOutPtr_reg_n_9_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_9_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_9_[2]\ : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal push : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \addr[0]_i_1__14\ : label is "soft_lutpair475";
  attribute SOFT_HLUTNM of \full_n_i_2__6\ : label is "soft_lutpair475";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__14\ : label is "soft_lutpair474";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__14\ : label is "soft_lutpair474";
begin
  HwReg_layerHeight_1_val_c29_full_n <= \^hwreg_layerheight_1_val_c29_full_n\;
U_main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg: entity work.main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg_112
     port map (
      D(15 downto 0) => D(15 downto 0),
      HwReg_layerHeight_1_val_c29_full_n => \^hwreg_layerheight_1_val_c29_full_n\,
      \SRL_SIG_reg[0][15]_0\ => \SRL_SIG_reg[0][15]\,
      ap_clk => ap_clk,
      \empty_reg_143_reg[0]\ => \addr_reg_n_9_[0]\,
      if_din(15 downto 0) => if_din(15 downto 0),
      push => push
    );
\addr[0]_i_1__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B7F74808"
    )
        port map (
      I0 => push,
      I1 => HwReg_layerHeight_1_val_c29_empty_n,
      I2 => \mOutPtr_reg[2]_0\,
      I3 => addr15_in,
      I4 => \addr_reg_n_9_[0]\,
      O => \addr[0]_i_1__14_n_9\
    );
\addr[0]_i_2__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[0]\,
      I1 => \mOutPtr_reg_n_9_[2]\,
      I2 => \mOutPtr_reg_n_9_[1]\,
      O => addr15_in
    );
\addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[0]_i_1__14_n_9\,
      Q => \addr_reg_n_9_[0]\,
      R => full_n_reg_0
    );
\empty_73_reg_148[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => HwReg_layerHeight_1_val_c29_empty_n,
      I1 => v_mix_upsample_false_9_U0_ap_start,
      I2 => HwReg_layerWidth_1_val_c_full_n,
      I3 => HwReg_layerHeight_1_val_c_full_n,
      I4 => HwReg_layerWidth_1_val_c21_empty_n,
      I5 => HwReg_layerEnableFlag_1_val_c_empty_n,
      O => p_1_out(0)
    );
\empty_n_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFBFF0000"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[2]\,
      I1 => \mOutPtr_reg_n_9_[0]\,
      I2 => \mOutPtr_reg_n_9_[1]\,
      I3 => \mOutPtr_reg[2]_0\,
      I4 => HwReg_layerHeight_1_val_c29_empty_n,
      I5 => push,
      O => \empty_n_i_1__14_n_9\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__14_n_9\,
      Q => HwReg_layerHeight_1_val_c29_empty_n,
      R => full_n_reg_0
    );
\full_n_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFBFFFBFF0000"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[2]\,
      I1 => \mOutPtr_reg_n_9_[0]\,
      I2 => \mOutPtr_reg_n_9_[1]\,
      I3 => p_9_in,
      I4 => p_6_in,
      I5 => \^hwreg_layerheight_1_val_c29_full_n\,
      O => \full_n_i_1__14_n_9\
    );
\full_n_i_2__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => push,
      I1 => \mOutPtr_reg[2]_0\,
      I2 => HwReg_layerHeight_1_val_c29_empty_n,
      O => p_9_in
    );
\full_n_i_3__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \mOutPtr_reg[2]_0\,
      I1 => HwReg_layerHeight_1_val_c29_empty_n,
      I2 => push,
      O => p_6_in
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__14_n_9\,
      Q => \^hwreg_layerheight_1_val_c29_full_n\,
      S => full_n_reg_0
    );
\mOutPtr[0]_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \mOutPtr_reg[2]_0\,
      I1 => HwReg_layerHeight_1_val_c29_empty_n,
      I2 => push,
      I3 => \mOutPtr_reg_n_9_[0]\,
      O => \mOutPtr[0]_i_1__14_n_9\
    );
\mOutPtr[1]_i_1__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[0]\,
      I1 => push,
      I2 => HwReg_layerHeight_1_val_c29_empty_n,
      I3 => \mOutPtr_reg[2]_0\,
      I4 => \mOutPtr_reg_n_9_[1]\,
      O => \mOutPtr[1]_i_1__14_n_9\
    );
\mOutPtr[2]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[0]\,
      I1 => \mOutPtr_reg_n_9_[1]\,
      I2 => push,
      I3 => HwReg_layerHeight_1_val_c29_empty_n,
      I4 => \mOutPtr_reg[2]_0\,
      I5 => \mOutPtr_reg_n_9_[2]\,
      O => \mOutPtr[2]_i_1__14_n_9\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__14_n_9\,
      Q => \mOutPtr_reg_n_9_[0]\,
      R => full_n_reg_0
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__14_n_9\,
      Q => \mOutPtr_reg_n_9_[1]\,
      R => full_n_reg_0
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__14_n_9\,
      Q => \mOutPtr_reg_n_9_[2]\,
      R => full_n_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_fifo_w16_d2_S_20 is
  port (
    HwReg_layerHeight_1_val_c30_empty_n : out STD_LOGIC;
    HwReg_layerHeight_1_val_c30_full_n : out STD_LOGIC;
    \SRL_SIG_reg[1][15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \mOutPtr_reg[2]_0\ : in STD_LOGIC;
    \addr_reg[0]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \SRL_SIG_reg[0][15]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_design_v_mix_0_0_fifo_w16_d2_S_20 : entity is "main_design_v_mix_0_0_fifo_w16_d2_S";
end main_design_v_mix_0_0_fifo_w16_d2_S_20;

architecture STRUCTURE of main_design_v_mix_0_0_fifo_w16_d2_S_20 is
  signal \^hwreg_layerheight_1_val_c30_empty_n\ : STD_LOGIC;
  signal \^hwreg_layerheight_1_val_c30_full_n\ : STD_LOGIC;
  signal addr15_in : STD_LOGIC;
  signal \addr[0]_i_1__11_n_9\ : STD_LOGIC;
  signal \addr_reg_n_9_[0]\ : STD_LOGIC;
  signal \empty_n_i_1__11_n_9\ : STD_LOGIC;
  signal \full_n_i_1__11_n_9\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__11_n_9\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__11_n_9\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__11_n_9\ : STD_LOGIC;
  signal \mOutPtr_reg_n_9_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_9_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_9_[2]\ : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal push : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \addr[0]_i_1__11\ : label is "soft_lutpair485";
  attribute SOFT_HLUTNM of \full_n_i_2__4\ : label is "soft_lutpair485";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__11\ : label is "soft_lutpair484";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__11\ : label is "soft_lutpair484";
begin
  HwReg_layerHeight_1_val_c30_empty_n <= \^hwreg_layerheight_1_val_c30_empty_n\;
  HwReg_layerHeight_1_val_c30_full_n <= \^hwreg_layerheight_1_val_c30_full_n\;
U_main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg: entity work.main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg_111
     port map (
      D(15 downto 0) => D(15 downto 0),
      HwReg_layerHeight_1_val_c30_full_n => \^hwreg_layerheight_1_val_c30_full_n\,
      \SRL_SIG_reg[0][15]_0\ => \SRL_SIG_reg[0][15]\,
      \SRL_SIG_reg[1][15]_0\(15 downto 0) => \SRL_SIG_reg[1][15]\(15 downto 0),
      ap_clk => ap_clk,
      \height_reg_155_reg[0]\ => \addr_reg_n_9_[0]\,
      push => push
    );
\addr[0]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B7F74808"
    )
        port map (
      I0 => push,
      I1 => \^hwreg_layerheight_1_val_c30_empty_n\,
      I2 => \mOutPtr_reg[2]_0\,
      I3 => addr15_in,
      I4 => \addr_reg_n_9_[0]\,
      O => \addr[0]_i_1__11_n_9\
    );
\addr[0]_i_2__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[0]\,
      I1 => \mOutPtr_reg_n_9_[2]\,
      I2 => \mOutPtr_reg_n_9_[1]\,
      O => addr15_in
    );
\addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[0]_i_1__11_n_9\,
      Q => \addr_reg_n_9_[0]\,
      R => \addr_reg[0]_0\
    );
\empty_n_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFBFF0000"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[2]\,
      I1 => \mOutPtr_reg_n_9_[0]\,
      I2 => \mOutPtr_reg_n_9_[1]\,
      I3 => \mOutPtr_reg[2]_0\,
      I4 => \^hwreg_layerheight_1_val_c30_empty_n\,
      I5 => push,
      O => \empty_n_i_1__11_n_9\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__11_n_9\,
      Q => \^hwreg_layerheight_1_val_c30_empty_n\,
      R => \addr_reg[0]_0\
    );
\full_n_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFBFFFBFF0000"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[2]\,
      I1 => \mOutPtr_reg_n_9_[0]\,
      I2 => \mOutPtr_reg_n_9_[1]\,
      I3 => p_9_in,
      I4 => p_6_in,
      I5 => \^hwreg_layerheight_1_val_c30_full_n\,
      O => \full_n_i_1__11_n_9\
    );
\full_n_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => push,
      I1 => \mOutPtr_reg[2]_0\,
      I2 => \^hwreg_layerheight_1_val_c30_empty_n\,
      O => p_9_in
    );
\full_n_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \mOutPtr_reg[2]_0\,
      I1 => \^hwreg_layerheight_1_val_c30_empty_n\,
      I2 => push,
      O => p_6_in
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__11_n_9\,
      Q => \^hwreg_layerheight_1_val_c30_full_n\,
      S => \addr_reg[0]_0\
    );
\mOutPtr[0]_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \mOutPtr_reg[2]_0\,
      I1 => \^hwreg_layerheight_1_val_c30_empty_n\,
      I2 => push,
      I3 => \mOutPtr_reg_n_9_[0]\,
      O => \mOutPtr[0]_i_1__11_n_9\
    );
\mOutPtr[1]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[0]\,
      I1 => push,
      I2 => \^hwreg_layerheight_1_val_c30_empty_n\,
      I3 => \mOutPtr_reg[2]_0\,
      I4 => \mOutPtr_reg_n_9_[1]\,
      O => \mOutPtr[1]_i_1__11_n_9\
    );
\mOutPtr[2]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[0]\,
      I1 => \mOutPtr_reg_n_9_[1]\,
      I2 => push,
      I3 => \^hwreg_layerheight_1_val_c30_empty_n\,
      I4 => \mOutPtr_reg[2]_0\,
      I5 => \mOutPtr_reg_n_9_[2]\,
      O => \mOutPtr[2]_i_1__11_n_9\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__11_n_9\,
      Q => \mOutPtr_reg_n_9_[0]\,
      R => \addr_reg[0]_0\
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__11_n_9\,
      Q => \mOutPtr_reg_n_9_[1]\,
      R => \addr_reg[0]_0\
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__11_n_9\,
      Q => \mOutPtr_reg_n_9_[2]\,
      R => \addr_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_fifo_w16_d2_S_21 is
  port (
    HwReg_layerHeight_1_val_c31_empty_n : out STD_LOGIC;
    HwReg_layerHeight_1_val_c31_full_n : out STD_LOGIC;
    \SRL_SIG_reg[1][15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \mOutPtr_reg[2]_0\ : in STD_LOGIC;
    full_n_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \SRL_SIG_reg[0][15]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_design_v_mix_0_0_fifo_w16_d2_S_21 : entity is "main_design_v_mix_0_0_fifo_w16_d2_S";
end main_design_v_mix_0_0_fifo_w16_d2_S_21;

architecture STRUCTURE of main_design_v_mix_0_0_fifo_w16_d2_S_21 is
  signal \^hwreg_layerheight_1_val_c31_empty_n\ : STD_LOGIC;
  signal \^hwreg_layerheight_1_val_c31_full_n\ : STD_LOGIC;
  signal addr15_in : STD_LOGIC;
  signal \addr[0]_i_1__8_n_9\ : STD_LOGIC;
  signal \addr_reg_n_9_[0]\ : STD_LOGIC;
  signal \empty_n_i_1__8_n_9\ : STD_LOGIC;
  signal \full_n_i_1__8_n_9\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__8_n_9\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__8_n_9\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__8_n_9\ : STD_LOGIC;
  signal \mOutPtr_reg_n_9_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_9_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_9_[2]\ : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal push : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \addr[0]_i_1__8\ : label is "soft_lutpair495";
  attribute SOFT_HLUTNM of \full_n_i_2__2\ : label is "soft_lutpair495";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__8\ : label is "soft_lutpair494";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__8\ : label is "soft_lutpair494";
begin
  HwReg_layerHeight_1_val_c31_empty_n <= \^hwreg_layerheight_1_val_c31_empty_n\;
  HwReg_layerHeight_1_val_c31_full_n <= \^hwreg_layerheight_1_val_c31_full_n\;
U_main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg: entity work.main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg_110
     port map (
      D(15 downto 0) => D(15 downto 0),
      HwReg_layerHeight_1_val_c31_full_n => \^hwreg_layerheight_1_val_c31_full_n\,
      \SRL_SIG_reg[0][15]_0\ => \SRL_SIG_reg[0][15]\,
      \SRL_SIG_reg[1][15]_0\(15 downto 0) => \SRL_SIG_reg[1][15]\(15 downto 0),
      ap_clk => ap_clk,
      \height_reg_155_reg[0]\ => \addr_reg_n_9_[0]\,
      push => push
    );
\addr[0]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B7F74808"
    )
        port map (
      I0 => push,
      I1 => \^hwreg_layerheight_1_val_c31_empty_n\,
      I2 => \mOutPtr_reg[2]_0\,
      I3 => addr15_in,
      I4 => \addr_reg_n_9_[0]\,
      O => \addr[0]_i_1__8_n_9\
    );
\addr[0]_i_2__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[0]\,
      I1 => \mOutPtr_reg_n_9_[2]\,
      I2 => \mOutPtr_reg_n_9_[1]\,
      O => addr15_in
    );
\addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[0]_i_1__8_n_9\,
      Q => \addr_reg_n_9_[0]\,
      R => full_n_reg_0
    );
\empty_n_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFBFF0000"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[2]\,
      I1 => \mOutPtr_reg_n_9_[0]\,
      I2 => \mOutPtr_reg_n_9_[1]\,
      I3 => \mOutPtr_reg[2]_0\,
      I4 => \^hwreg_layerheight_1_val_c31_empty_n\,
      I5 => push,
      O => \empty_n_i_1__8_n_9\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__8_n_9\,
      Q => \^hwreg_layerheight_1_val_c31_empty_n\,
      R => full_n_reg_0
    );
\full_n_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFBFFFBFF0000"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[2]\,
      I1 => \mOutPtr_reg_n_9_[0]\,
      I2 => \mOutPtr_reg_n_9_[1]\,
      I3 => p_9_in,
      I4 => p_6_in,
      I5 => \^hwreg_layerheight_1_val_c31_full_n\,
      O => \full_n_i_1__8_n_9\
    );
\full_n_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => push,
      I1 => \mOutPtr_reg[2]_0\,
      I2 => \^hwreg_layerheight_1_val_c31_empty_n\,
      O => p_9_in
    );
\full_n_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \mOutPtr_reg[2]_0\,
      I1 => \^hwreg_layerheight_1_val_c31_empty_n\,
      I2 => push,
      O => p_6_in
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__8_n_9\,
      Q => \^hwreg_layerheight_1_val_c31_full_n\,
      S => full_n_reg_0
    );
\mOutPtr[0]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \mOutPtr_reg[2]_0\,
      I1 => \^hwreg_layerheight_1_val_c31_empty_n\,
      I2 => push,
      I3 => \mOutPtr_reg_n_9_[0]\,
      O => \mOutPtr[0]_i_1__8_n_9\
    );
\mOutPtr[1]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[0]\,
      I1 => push,
      I2 => \^hwreg_layerheight_1_val_c31_empty_n\,
      I3 => \mOutPtr_reg[2]_0\,
      I4 => \mOutPtr_reg_n_9_[1]\,
      O => \mOutPtr[1]_i_1__8_n_9\
    );
\mOutPtr[2]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[0]\,
      I1 => \mOutPtr_reg_n_9_[1]\,
      I2 => push,
      I3 => \^hwreg_layerheight_1_val_c31_empty_n\,
      I4 => \mOutPtr_reg[2]_0\,
      I5 => \mOutPtr_reg_n_9_[2]\,
      O => \mOutPtr[2]_i_1__8_n_9\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__8_n_9\,
      Q => \mOutPtr_reg_n_9_[0]\,
      R => full_n_reg_0
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__8_n_9\,
      Q => \mOutPtr_reg_n_9_[1]\,
      R => full_n_reg_0
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__8_n_9\,
      Q => \mOutPtr_reg_n_9_[2]\,
      R => full_n_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_fifo_w16_d2_S_22 is
  port (
    HwReg_layerHeight_1_val_c32_empty_n : out STD_LOGIC;
    HwReg_layerHeight_1_val_c32_full_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \mOutPtr_reg[2]_0\ : in STD_LOGIC;
    \addr_reg[0]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \SRL_SIG_reg[0][15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    AXIvideo2MultiPixStream_5_U0_HwReg_layerWidth_1_val_c24_write : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_design_v_mix_0_0_fifo_w16_d2_S_22 : entity is "main_design_v_mix_0_0_fifo_w16_d2_S";
end main_design_v_mix_0_0_fifo_w16_d2_S_22;

architecture STRUCTURE of main_design_v_mix_0_0_fifo_w16_d2_S_22 is
  signal \^hwreg_layerheight_1_val_c32_empty_n\ : STD_LOGIC;
  signal \^hwreg_layerheight_1_val_c32_full_n\ : STD_LOGIC;
  signal addr15_in : STD_LOGIC;
  signal \addr[0]_i_1__5_n_9\ : STD_LOGIC;
  signal \addr_reg_n_9_[0]\ : STD_LOGIC;
  signal \empty_n_i_1__5_n_9\ : STD_LOGIC;
  signal \full_n_i_1__5_n_9\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__5_n_9\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__5_n_9\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__5_n_9\ : STD_LOGIC;
  signal \mOutPtr_reg_n_9_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_9_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_9_[2]\ : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal push : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \addr[0]_i_1__5\ : label is "soft_lutpair505";
  attribute SOFT_HLUTNM of \full_n_i_2__0\ : label is "soft_lutpair505";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__5\ : label is "soft_lutpair504";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__5\ : label is "soft_lutpair504";
begin
  HwReg_layerHeight_1_val_c32_empty_n <= \^hwreg_layerheight_1_val_c32_empty_n\;
  HwReg_layerHeight_1_val_c32_full_n <= \^hwreg_layerheight_1_val_c32_full_n\;
U_main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg: entity work.main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg_109
     port map (
      AXIvideo2MultiPixStream_5_U0_HwReg_layerWidth_1_val_c24_write => AXIvideo2MultiPixStream_5_U0_HwReg_layerWidth_1_val_c24_write,
      D(15 downto 0) => D(15 downto 0),
      HwReg_layerHeight_1_val_c32_full_n => \^hwreg_layerheight_1_val_c32_full_n\,
      \SRL_SIG_reg[0][15]_0\(15 downto 0) => \SRL_SIG_reg[0][15]\(15 downto 0),
      ap_clk => ap_clk,
      \height_reg_155_reg[0]\ => \addr_reg_n_9_[0]\,
      push => push
    );
\addr[0]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B7F74808"
    )
        port map (
      I0 => push,
      I1 => \^hwreg_layerheight_1_val_c32_empty_n\,
      I2 => \mOutPtr_reg[2]_0\,
      I3 => addr15_in,
      I4 => \addr_reg_n_9_[0]\,
      O => \addr[0]_i_1__5_n_9\
    );
\addr[0]_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[0]\,
      I1 => \mOutPtr_reg_n_9_[2]\,
      I2 => \mOutPtr_reg_n_9_[1]\,
      O => addr15_in
    );
\addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[0]_i_1__5_n_9\,
      Q => \addr_reg_n_9_[0]\,
      R => \addr_reg[0]_0\
    );
\empty_n_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFBFF0000"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[2]\,
      I1 => \mOutPtr_reg_n_9_[0]\,
      I2 => \mOutPtr_reg_n_9_[1]\,
      I3 => \mOutPtr_reg[2]_0\,
      I4 => \^hwreg_layerheight_1_val_c32_empty_n\,
      I5 => push,
      O => \empty_n_i_1__5_n_9\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__5_n_9\,
      Q => \^hwreg_layerheight_1_val_c32_empty_n\,
      R => \addr_reg[0]_0\
    );
\full_n_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFBFFFBFF0000"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[2]\,
      I1 => \mOutPtr_reg_n_9_[0]\,
      I2 => \mOutPtr_reg_n_9_[1]\,
      I3 => p_9_in,
      I4 => p_6_in,
      I5 => \^hwreg_layerheight_1_val_c32_full_n\,
      O => \full_n_i_1__5_n_9\
    );
\full_n_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => push,
      I1 => \mOutPtr_reg[2]_0\,
      I2 => \^hwreg_layerheight_1_val_c32_empty_n\,
      O => p_9_in
    );
\full_n_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \mOutPtr_reg[2]_0\,
      I1 => \^hwreg_layerheight_1_val_c32_empty_n\,
      I2 => push,
      O => p_6_in
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__5_n_9\,
      Q => \^hwreg_layerheight_1_val_c32_full_n\,
      S => \addr_reg[0]_0\
    );
\mOutPtr[0]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \mOutPtr_reg[2]_0\,
      I1 => \^hwreg_layerheight_1_val_c32_empty_n\,
      I2 => push,
      I3 => \mOutPtr_reg_n_9_[0]\,
      O => \mOutPtr[0]_i_1__5_n_9\
    );
\mOutPtr[1]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[0]\,
      I1 => push,
      I2 => \^hwreg_layerheight_1_val_c32_empty_n\,
      I3 => \mOutPtr_reg[2]_0\,
      I4 => \mOutPtr_reg_n_9_[1]\,
      O => \mOutPtr[1]_i_1__5_n_9\
    );
\mOutPtr[2]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[0]\,
      I1 => \mOutPtr_reg_n_9_[1]\,
      I2 => push,
      I3 => \^hwreg_layerheight_1_val_c32_empty_n\,
      I4 => \mOutPtr_reg[2]_0\,
      I5 => \mOutPtr_reg_n_9_[2]\,
      O => \mOutPtr[2]_i_1__5_n_9\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__5_n_9\,
      Q => \mOutPtr_reg_n_9_[0]\,
      R => \addr_reg[0]_0\
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__5_n_9\,
      Q => \mOutPtr_reg_n_9_[1]\,
      R => \addr_reg[0]_0\
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__5_n_9\,
      Q => \mOutPtr_reg_n_9_[2]\,
      R => \addr_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_fifo_w16_d2_S_23 is
  port (
    empty_n_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \SRL_SIG_reg[1][6]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][7]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][8]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][10]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \SRL_SIG_reg[1][9]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][10]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][11]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][5]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][7]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][4]\ : out STD_LOGIC;
    \addr_reg[0]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[1][14]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[1][2]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][5]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][4]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][5]_1\ : out STD_LOGIC;
    HwReg_layerHeight_1_val_c_full_n : out STD_LOGIC;
    HwReg_layerEnable_val16_c_full_n : in STD_LOGIC;
    HwReg_layerEnable_val16_c12_empty_n : in STD_LOGIC;
    HwReg_layerWidth_1_val_c_empty_n : in STD_LOGIC;
    \shl_ln449_reg_320_reg[5]\ : in STD_LOGIC;
    \shl_ln449_reg_320_reg[0]\ : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \shl_ln449_reg_320_reg[4]\ : in STD_LOGIC;
    \shl_ln449_reg_320_reg[0]_0\ : in STD_LOGIC;
    v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read : in STD_LOGIC;
    \addr_reg[0]_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \SRL_SIG_reg[0][15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \SRL_SIG_reg[0][15]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_design_v_mix_0_0_fifo_w16_d2_S_23 : entity is "main_design_v_mix_0_0_fifo_w16_d2_S";
end main_design_v_mix_0_0_fifo_w16_d2_S_23;

architecture STRUCTURE of main_design_v_mix_0_0_fifo_w16_d2_S_23 is
  signal HwReg_layerHeight_1_val_c_empty_n : STD_LOGIC;
  signal \^hwreg_layerheight_1_val_c_full_n\ : STD_LOGIC;
  signal addr15_in : STD_LOGIC;
  signal \addr[0]_i_1__17_n_9\ : STD_LOGIC;
  signal \^addr_reg[0]_0\ : STD_LOGIC;
  signal \empty_n_i_1__17_n_9\ : STD_LOGIC;
  signal \full_n_i_1__17_n_9\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__17_n_9\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__17_n_9\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__17_n_9\ : STD_LOGIC;
  signal \mOutPtr_reg_n_9_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_9_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_9_[2]\ : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal push : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \addr[0]_i_1__17\ : label is "soft_lutpair514";
  attribute SOFT_HLUTNM of \full_n_i_2__8\ : label is "soft_lutpair514";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__17\ : label is "soft_lutpair513";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__17\ : label is "soft_lutpair513";
begin
  HwReg_layerHeight_1_val_c_full_n <= \^hwreg_layerheight_1_val_c_full_n\;
  \addr_reg[0]_0\ <= \^addr_reg[0]_0\;
U_main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg: entity work.main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg_108
     port map (
      D(4 downto 0) => D(4 downto 0),
      HwReg_layerHeight_1_val_c_full_n => \^hwreg_layerheight_1_val_c_full_n\,
      Q(0) => Q(0),
      \SRL_SIG_reg[0][15]_0\ => \SRL_SIG_reg[0][15]_0\,
      \SRL_SIG_reg[0][15]_1\(15 downto 0) => \SRL_SIG_reg[0][15]\(15 downto 0),
      \SRL_SIG_reg[1][0]_0\ => \SRL_SIG_reg[1][10]\(0),
      \SRL_SIG_reg[1][10]_0\ => \SRL_SIG_reg[1][10]_0\,
      \SRL_SIG_reg[1][10]_1\(0) => \SRL_SIG_reg[1][10]\(5),
      \SRL_SIG_reg[1][11]_0\ => \SRL_SIG_reg[1][11]\,
      \SRL_SIG_reg[1][14]_0\(0) => \SRL_SIG_reg[1][14]\(0),
      \SRL_SIG_reg[1][1]_0\ => \SRL_SIG_reg[1][10]\(1),
      \SRL_SIG_reg[1][2]_0\ => \SRL_SIG_reg[1][10]\(2),
      \SRL_SIG_reg[1][2]_1\ => \SRL_SIG_reg[1][2]\,
      \SRL_SIG_reg[1][3]_0\ => \SRL_SIG_reg[1][10]\(3),
      \SRL_SIG_reg[1][4]_0\ => \SRL_SIG_reg[1][4]\,
      \SRL_SIG_reg[1][4]_1\ => \SRL_SIG_reg[1][4]_0\,
      \SRL_SIG_reg[1][5]_0\ => \SRL_SIG_reg[1][5]\,
      \SRL_SIG_reg[1][5]_1\ => \SRL_SIG_reg[1][5]_0\,
      \SRL_SIG_reg[1][5]_2\ => \SRL_SIG_reg[1][5]_1\,
      \SRL_SIG_reg[1][6]_0\ => \SRL_SIG_reg[1][6]\,
      \SRL_SIG_reg[1][6]_1\ => \SRL_SIG_reg[1][10]\(4),
      \SRL_SIG_reg[1][7]_0\ => \SRL_SIG_reg[1][7]\,
      \SRL_SIG_reg[1][7]_1\ => \SRL_SIG_reg[1][7]_0\,
      \SRL_SIG_reg[1][8]_0\ => \SRL_SIG_reg[1][8]\,
      \SRL_SIG_reg[1][9]_0\ => \SRL_SIG_reg[1][9]\,
      ap_clk => ap_clk,
      \out\(2 downto 0) => \out\(2 downto 0),
      push => push,
      \shl_ln449_reg_320_reg[0]\ => \shl_ln449_reg_320_reg[0]\,
      \shl_ln449_reg_320_reg[0]_0\ => \^addr_reg[0]_0\,
      \shl_ln449_reg_320_reg[0]_1\ => \shl_ln449_reg_320_reg[0]_0\,
      \shl_ln449_reg_320_reg[4]\ => \shl_ln449_reg_320_reg[4]\,
      \shl_ln449_reg_320_reg[5]\ => \shl_ln449_reg_320_reg[5]\
    );
\addr[0]_i_1__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B7F74808"
    )
        port map (
      I0 => push,
      I1 => HwReg_layerHeight_1_val_c_empty_n,
      I2 => v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read,
      I3 => addr15_in,
      I4 => \^addr_reg[0]_0\,
      O => \addr[0]_i_1__17_n_9\
    );
\addr[0]_i_2__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[0]\,
      I1 => \mOutPtr_reg_n_9_[2]\,
      I2 => \mOutPtr_reg_n_9_[1]\,
      O => addr15_in
    );
\addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[0]_i_1__17_n_9\,
      Q => \^addr_reg[0]_0\,
      R => \addr_reg[0]_1\
    );
\empty_n_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFBFF0000"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[2]\,
      I1 => \mOutPtr_reg_n_9_[0]\,
      I2 => \mOutPtr_reg_n_9_[1]\,
      I3 => v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read,
      I4 => HwReg_layerHeight_1_val_c_empty_n,
      I5 => push,
      O => \empty_n_i_1__17_n_9\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__17_n_9\,
      Q => HwReg_layerHeight_1_val_c_empty_n,
      R => \addr_reg[0]_1\
    );
\full_n_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFBFFFBFF0000"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[2]\,
      I1 => \mOutPtr_reg_n_9_[0]\,
      I2 => \mOutPtr_reg_n_9_[1]\,
      I3 => p_9_in,
      I4 => p_6_in,
      I5 => \^hwreg_layerheight_1_val_c_full_n\,
      O => \full_n_i_1__17_n_9\
    );
\full_n_i_2__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => push,
      I1 => v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read,
      I2 => HwReg_layerHeight_1_val_c_empty_n,
      O => p_9_in
    );
\full_n_i_3__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read,
      I1 => HwReg_layerHeight_1_val_c_empty_n,
      I2 => push,
      O => p_6_in
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__17_n_9\,
      Q => \^hwreg_layerheight_1_val_c_full_n\,
      S => \addr_reg[0]_1\
    );
\layerStartX_reg_309[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => HwReg_layerHeight_1_val_c_empty_n,
      I1 => HwReg_layerEnable_val16_c_full_n,
      I2 => HwReg_layerEnable_val16_c12_empty_n,
      I3 => HwReg_layerWidth_1_val_c_empty_n,
      O => empty_n_reg_0
    );
\mOutPtr[0]_i_1__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read,
      I1 => HwReg_layerHeight_1_val_c_empty_n,
      I2 => push,
      I3 => \mOutPtr_reg_n_9_[0]\,
      O => \mOutPtr[0]_i_1__17_n_9\
    );
\mOutPtr[1]_i_1__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[0]\,
      I1 => push,
      I2 => HwReg_layerHeight_1_val_c_empty_n,
      I3 => v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read,
      I4 => \mOutPtr_reg_n_9_[1]\,
      O => \mOutPtr[1]_i_1__17_n_9\
    );
\mOutPtr[2]_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[0]\,
      I1 => \mOutPtr_reg_n_9_[1]\,
      I2 => push,
      I3 => HwReg_layerHeight_1_val_c_empty_n,
      I4 => v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read,
      I5 => \mOutPtr_reg_n_9_[2]\,
      O => \mOutPtr[2]_i_1__17_n_9\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__17_n_9\,
      Q => \mOutPtr_reg_n_9_[0]\,
      R => \addr_reg[0]_1\
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__17_n_9\,
      Q => \mOutPtr_reg_n_9_[1]\,
      R => \addr_reg[0]_1\
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__17_n_9\,
      Q => \mOutPtr_reg_n_9_[2]\,
      R => \addr_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_fifo_w16_d2_S_24 is
  port (
    p_1_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    HwReg_layerHeight_2_val_c33_full_n : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    v_mix_upsample_false_U0_ap_start : in STD_LOGIC;
    HwReg_layerWidth_2_val_c_full_n : in STD_LOGIC;
    HwReg_layerHeight_2_val_c_full_n : in STD_LOGIC;
    HwReg_layerWidth_2_val_c25_empty_n : in STD_LOGIC;
    HwReg_layerEnableFlag_2_val_c_empty_n : in STD_LOGIC;
    \mOutPtr_reg[2]_0\ : in STD_LOGIC;
    full_n_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \SRL_SIG_reg[0][15]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_design_v_mix_0_0_fifo_w16_d2_S_24 : entity is "main_design_v_mix_0_0_fifo_w16_d2_S";
end main_design_v_mix_0_0_fifo_w16_d2_S_24;

architecture STRUCTURE of main_design_v_mix_0_0_fifo_w16_d2_S_24 is
  signal HwReg_layerHeight_2_val_c33_empty_n : STD_LOGIC;
  signal \^hwreg_layerheight_2_val_c33_full_n\ : STD_LOGIC;
  signal addr15_in : STD_LOGIC;
  signal \addr[0]_i_1__30_n_9\ : STD_LOGIC;
  signal \addr_reg_n_9_[0]\ : STD_LOGIC;
  signal \empty_n_i_1__30_n_9\ : STD_LOGIC;
  signal \full_n_i_1__30_n_9\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__30_n_9\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__30_n_9\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__30_n_9\ : STD_LOGIC;
  signal \mOutPtr_reg_n_9_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_9_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_9_[2]\ : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal push : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \addr[0]_i_1__30\ : label is "soft_lutpair524";
  attribute SOFT_HLUTNM of \full_n_i_2__16\ : label is "soft_lutpair524";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__30\ : label is "soft_lutpair523";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__30\ : label is "soft_lutpair523";
begin
  HwReg_layerHeight_2_val_c33_full_n <= \^hwreg_layerheight_2_val_c33_full_n\;
U_main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg: entity work.main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg_107
     port map (
      D(15 downto 0) => D(15 downto 0),
      HwReg_layerHeight_2_val_c33_full_n => \^hwreg_layerheight_2_val_c33_full_n\,
      \SRL_SIG_reg[0][15]_0\ => \SRL_SIG_reg[0][15]\,
      ap_clk => ap_clk,
      \empty_reg_143_reg[0]\ => \addr_reg_n_9_[0]\,
      \in\(15 downto 0) => \in\(15 downto 0),
      push => push
    );
\addr[0]_i_1__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B7F74808"
    )
        port map (
      I0 => push,
      I1 => HwReg_layerHeight_2_val_c33_empty_n,
      I2 => \mOutPtr_reg[2]_0\,
      I3 => addr15_in,
      I4 => \addr_reg_n_9_[0]\,
      O => \addr[0]_i_1__30_n_9\
    );
\addr[0]_i_2__30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[0]\,
      I1 => \mOutPtr_reg_n_9_[2]\,
      I2 => \mOutPtr_reg_n_9_[1]\,
      O => addr15_in
    );
\addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[0]_i_1__30_n_9\,
      Q => \addr_reg_n_9_[0]\,
      R => full_n_reg_0
    );
\empty_75_reg_148[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => HwReg_layerHeight_2_val_c33_empty_n,
      I1 => v_mix_upsample_false_U0_ap_start,
      I2 => HwReg_layerWidth_2_val_c_full_n,
      I3 => HwReg_layerHeight_2_val_c_full_n,
      I4 => HwReg_layerWidth_2_val_c25_empty_n,
      I5 => HwReg_layerEnableFlag_2_val_c_empty_n,
      O => p_1_out(0)
    );
\empty_n_i_1__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFBFF0000"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[2]\,
      I1 => \mOutPtr_reg_n_9_[0]\,
      I2 => \mOutPtr_reg_n_9_[1]\,
      I3 => \mOutPtr_reg[2]_0\,
      I4 => HwReg_layerHeight_2_val_c33_empty_n,
      I5 => push,
      O => \empty_n_i_1__30_n_9\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__30_n_9\,
      Q => HwReg_layerHeight_2_val_c33_empty_n,
      R => full_n_reg_0
    );
\full_n_i_1__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFBFFFBFF0000"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[2]\,
      I1 => \mOutPtr_reg_n_9_[0]\,
      I2 => \mOutPtr_reg_n_9_[1]\,
      I3 => p_9_in,
      I4 => p_6_in,
      I5 => \^hwreg_layerheight_2_val_c33_full_n\,
      O => \full_n_i_1__30_n_9\
    );
\full_n_i_2__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => push,
      I1 => \mOutPtr_reg[2]_0\,
      I2 => HwReg_layerHeight_2_val_c33_empty_n,
      O => p_9_in
    );
\full_n_i_3__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \mOutPtr_reg[2]_0\,
      I1 => HwReg_layerHeight_2_val_c33_empty_n,
      I2 => push,
      O => p_6_in
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__30_n_9\,
      Q => \^hwreg_layerheight_2_val_c33_full_n\,
      S => full_n_reg_0
    );
\mOutPtr[0]_i_1__30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \mOutPtr_reg[2]_0\,
      I1 => HwReg_layerHeight_2_val_c33_empty_n,
      I2 => push,
      I3 => \mOutPtr_reg_n_9_[0]\,
      O => \mOutPtr[0]_i_1__30_n_9\
    );
\mOutPtr[1]_i_1__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[0]\,
      I1 => push,
      I2 => HwReg_layerHeight_2_val_c33_empty_n,
      I3 => \mOutPtr_reg[2]_0\,
      I4 => \mOutPtr_reg_n_9_[1]\,
      O => \mOutPtr[1]_i_1__30_n_9\
    );
\mOutPtr[2]_i_1__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[0]\,
      I1 => \mOutPtr_reg_n_9_[1]\,
      I2 => push,
      I3 => HwReg_layerHeight_2_val_c33_empty_n,
      I4 => \mOutPtr_reg[2]_0\,
      I5 => \mOutPtr_reg_n_9_[2]\,
      O => \mOutPtr[2]_i_1__30_n_9\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__30_n_9\,
      Q => \mOutPtr_reg_n_9_[0]\,
      R => full_n_reg_0
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__30_n_9\,
      Q => \mOutPtr_reg_n_9_[1]\,
      R => full_n_reg_0
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__30_n_9\,
      Q => \mOutPtr_reg_n_9_[2]\,
      R => full_n_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_fifo_w16_d2_S_25 is
  port (
    HwReg_layerHeight_2_val_c34_empty_n : out STD_LOGIC;
    HwReg_layerHeight_2_val_c34_full_n : out STD_LOGIC;
    \SRL_SIG_reg[1][15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \mOutPtr_reg[2]_0\ : in STD_LOGIC;
    \addr_reg[0]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \SRL_SIG_reg[0][15]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_design_v_mix_0_0_fifo_w16_d2_S_25 : entity is "main_design_v_mix_0_0_fifo_w16_d2_S";
end main_design_v_mix_0_0_fifo_w16_d2_S_25;

architecture STRUCTURE of main_design_v_mix_0_0_fifo_w16_d2_S_25 is
  signal \^hwreg_layerheight_2_val_c34_empty_n\ : STD_LOGIC;
  signal \^hwreg_layerheight_2_val_c34_full_n\ : STD_LOGIC;
  signal addr15_in : STD_LOGIC;
  signal \addr[0]_i_1__27_n_9\ : STD_LOGIC;
  signal \addr_reg_n_9_[0]\ : STD_LOGIC;
  signal \empty_n_i_1__27_n_9\ : STD_LOGIC;
  signal \full_n_i_1__27_n_9\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__27_n_9\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__27_n_9\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__27_n_9\ : STD_LOGIC;
  signal \mOutPtr_reg_n_9_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_9_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_9_[2]\ : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal push : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \addr[0]_i_1__27\ : label is "soft_lutpair534";
  attribute SOFT_HLUTNM of \full_n_i_2__14\ : label is "soft_lutpair534";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__27\ : label is "soft_lutpair533";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__27\ : label is "soft_lutpair533";
begin
  HwReg_layerHeight_2_val_c34_empty_n <= \^hwreg_layerheight_2_val_c34_empty_n\;
  HwReg_layerHeight_2_val_c34_full_n <= \^hwreg_layerheight_2_val_c34_full_n\;
U_main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg: entity work.main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg_106
     port map (
      D(15 downto 0) => D(15 downto 0),
      HwReg_layerHeight_2_val_c34_full_n => \^hwreg_layerheight_2_val_c34_full_n\,
      \SRL_SIG_reg[0][15]_0\ => \SRL_SIG_reg[0][15]\,
      \SRL_SIG_reg[1][15]_0\(15 downto 0) => \SRL_SIG_reg[1][15]\(15 downto 0),
      ap_clk => ap_clk,
      \height_reg_155_reg[0]\ => \addr_reg_n_9_[0]\,
      push => push
    );
\addr[0]_i_1__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B7F74808"
    )
        port map (
      I0 => push,
      I1 => \^hwreg_layerheight_2_val_c34_empty_n\,
      I2 => \mOutPtr_reg[2]_0\,
      I3 => addr15_in,
      I4 => \addr_reg_n_9_[0]\,
      O => \addr[0]_i_1__27_n_9\
    );
\addr[0]_i_2__27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[0]\,
      I1 => \mOutPtr_reg_n_9_[2]\,
      I2 => \mOutPtr_reg_n_9_[1]\,
      O => addr15_in
    );
\addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[0]_i_1__27_n_9\,
      Q => \addr_reg_n_9_[0]\,
      R => \addr_reg[0]_0\
    );
\empty_n_i_1__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFBFF0000"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[2]\,
      I1 => \mOutPtr_reg_n_9_[0]\,
      I2 => \mOutPtr_reg_n_9_[1]\,
      I3 => \mOutPtr_reg[2]_0\,
      I4 => \^hwreg_layerheight_2_val_c34_empty_n\,
      I5 => push,
      O => \empty_n_i_1__27_n_9\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__27_n_9\,
      Q => \^hwreg_layerheight_2_val_c34_empty_n\,
      R => \addr_reg[0]_0\
    );
\full_n_i_1__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFBFFFBFF0000"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[2]\,
      I1 => \mOutPtr_reg_n_9_[0]\,
      I2 => \mOutPtr_reg_n_9_[1]\,
      I3 => p_9_in,
      I4 => p_6_in,
      I5 => \^hwreg_layerheight_2_val_c34_full_n\,
      O => \full_n_i_1__27_n_9\
    );
\full_n_i_2__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => push,
      I1 => \mOutPtr_reg[2]_0\,
      I2 => \^hwreg_layerheight_2_val_c34_empty_n\,
      O => p_9_in
    );
\full_n_i_3__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \mOutPtr_reg[2]_0\,
      I1 => \^hwreg_layerheight_2_val_c34_empty_n\,
      I2 => push,
      O => p_6_in
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__27_n_9\,
      Q => \^hwreg_layerheight_2_val_c34_full_n\,
      S => \addr_reg[0]_0\
    );
\mOutPtr[0]_i_1__27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \mOutPtr_reg[2]_0\,
      I1 => \^hwreg_layerheight_2_val_c34_empty_n\,
      I2 => push,
      I3 => \mOutPtr_reg_n_9_[0]\,
      O => \mOutPtr[0]_i_1__27_n_9\
    );
\mOutPtr[1]_i_1__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[0]\,
      I1 => push,
      I2 => \^hwreg_layerheight_2_val_c34_empty_n\,
      I3 => \mOutPtr_reg[2]_0\,
      I4 => \mOutPtr_reg_n_9_[1]\,
      O => \mOutPtr[1]_i_1__27_n_9\
    );
\mOutPtr[2]_i_1__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[0]\,
      I1 => \mOutPtr_reg_n_9_[1]\,
      I2 => push,
      I3 => \^hwreg_layerheight_2_val_c34_empty_n\,
      I4 => \mOutPtr_reg[2]_0\,
      I5 => \mOutPtr_reg_n_9_[2]\,
      O => \mOutPtr[2]_i_1__27_n_9\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__27_n_9\,
      Q => \mOutPtr_reg_n_9_[0]\,
      R => \addr_reg[0]_0\
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__27_n_9\,
      Q => \mOutPtr_reg_n_9_[1]\,
      R => \addr_reg[0]_0\
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__27_n_9\,
      Q => \mOutPtr_reg_n_9_[2]\,
      R => \addr_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_fifo_w16_d2_S_26 is
  port (
    HwReg_layerHeight_2_val_c35_empty_n : out STD_LOGIC;
    HwReg_layerHeight_2_val_c35_full_n : out STD_LOGIC;
    \SRL_SIG_reg[1][15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \mOutPtr_reg[2]_0\ : in STD_LOGIC;
    full_n_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \SRL_SIG_reg[0][15]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_design_v_mix_0_0_fifo_w16_d2_S_26 : entity is "main_design_v_mix_0_0_fifo_w16_d2_S";
end main_design_v_mix_0_0_fifo_w16_d2_S_26;

architecture STRUCTURE of main_design_v_mix_0_0_fifo_w16_d2_S_26 is
  signal \^hwreg_layerheight_2_val_c35_empty_n\ : STD_LOGIC;
  signal \^hwreg_layerheight_2_val_c35_full_n\ : STD_LOGIC;
  signal addr15_in : STD_LOGIC;
  signal \addr[0]_i_1__24_n_9\ : STD_LOGIC;
  signal \addr_reg_n_9_[0]\ : STD_LOGIC;
  signal \empty_n_i_1__24_n_9\ : STD_LOGIC;
  signal \full_n_i_1__24_n_9\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__24_n_9\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__24_n_9\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__24_n_9\ : STD_LOGIC;
  signal \mOutPtr_reg_n_9_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_9_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_9_[2]\ : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal push : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \addr[0]_i_1__24\ : label is "soft_lutpair544";
  attribute SOFT_HLUTNM of \full_n_i_2__12\ : label is "soft_lutpair544";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__24\ : label is "soft_lutpair543";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__24\ : label is "soft_lutpair543";
begin
  HwReg_layerHeight_2_val_c35_empty_n <= \^hwreg_layerheight_2_val_c35_empty_n\;
  HwReg_layerHeight_2_val_c35_full_n <= \^hwreg_layerheight_2_val_c35_full_n\;
U_main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg: entity work.main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg_105
     port map (
      D(15 downto 0) => D(15 downto 0),
      HwReg_layerHeight_2_val_c35_full_n => \^hwreg_layerheight_2_val_c35_full_n\,
      \SRL_SIG_reg[0][15]_0\ => \SRL_SIG_reg[0][15]\,
      \SRL_SIG_reg[1][15]_0\(15 downto 0) => \SRL_SIG_reg[1][15]\(15 downto 0),
      ap_clk => ap_clk,
      \height_reg_155_reg[0]\ => \addr_reg_n_9_[0]\,
      push => push
    );
\addr[0]_i_1__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B7F74808"
    )
        port map (
      I0 => push,
      I1 => \^hwreg_layerheight_2_val_c35_empty_n\,
      I2 => \mOutPtr_reg[2]_0\,
      I3 => addr15_in,
      I4 => \addr_reg_n_9_[0]\,
      O => \addr[0]_i_1__24_n_9\
    );
\addr[0]_i_2__24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[0]\,
      I1 => \mOutPtr_reg_n_9_[2]\,
      I2 => \mOutPtr_reg_n_9_[1]\,
      O => addr15_in
    );
\addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[0]_i_1__24_n_9\,
      Q => \addr_reg_n_9_[0]\,
      R => full_n_reg_0
    );
\empty_n_i_1__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFBFF0000"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[2]\,
      I1 => \mOutPtr_reg_n_9_[0]\,
      I2 => \mOutPtr_reg_n_9_[1]\,
      I3 => \mOutPtr_reg[2]_0\,
      I4 => \^hwreg_layerheight_2_val_c35_empty_n\,
      I5 => push,
      O => \empty_n_i_1__24_n_9\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__24_n_9\,
      Q => \^hwreg_layerheight_2_val_c35_empty_n\,
      R => full_n_reg_0
    );
\full_n_i_1__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFBFFFBFF0000"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[2]\,
      I1 => \mOutPtr_reg_n_9_[0]\,
      I2 => \mOutPtr_reg_n_9_[1]\,
      I3 => p_9_in,
      I4 => p_6_in,
      I5 => \^hwreg_layerheight_2_val_c35_full_n\,
      O => \full_n_i_1__24_n_9\
    );
\full_n_i_2__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => push,
      I1 => \mOutPtr_reg[2]_0\,
      I2 => \^hwreg_layerheight_2_val_c35_empty_n\,
      O => p_9_in
    );
\full_n_i_3__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \mOutPtr_reg[2]_0\,
      I1 => \^hwreg_layerheight_2_val_c35_empty_n\,
      I2 => push,
      O => p_6_in
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__24_n_9\,
      Q => \^hwreg_layerheight_2_val_c35_full_n\,
      S => full_n_reg_0
    );
\mOutPtr[0]_i_1__24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \mOutPtr_reg[2]_0\,
      I1 => \^hwreg_layerheight_2_val_c35_empty_n\,
      I2 => push,
      I3 => \mOutPtr_reg_n_9_[0]\,
      O => \mOutPtr[0]_i_1__24_n_9\
    );
\mOutPtr[1]_i_1__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[0]\,
      I1 => push,
      I2 => \^hwreg_layerheight_2_val_c35_empty_n\,
      I3 => \mOutPtr_reg[2]_0\,
      I4 => \mOutPtr_reg_n_9_[1]\,
      O => \mOutPtr[1]_i_1__24_n_9\
    );
\mOutPtr[2]_i_1__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[0]\,
      I1 => \mOutPtr_reg_n_9_[1]\,
      I2 => push,
      I3 => \^hwreg_layerheight_2_val_c35_empty_n\,
      I4 => \mOutPtr_reg[2]_0\,
      I5 => \mOutPtr_reg_n_9_[2]\,
      O => \mOutPtr[2]_i_1__24_n_9\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__24_n_9\,
      Q => \mOutPtr_reg_n_9_[0]\,
      R => full_n_reg_0
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__24_n_9\,
      Q => \mOutPtr_reg_n_9_[1]\,
      R => full_n_reg_0
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__24_n_9\,
      Q => \mOutPtr_reg_n_9_[2]\,
      R => full_n_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_fifo_w16_d2_S_27 is
  port (
    HwReg_layerHeight_2_val_c36_empty_n : out STD_LOGIC;
    HwReg_layerHeight_2_val_c36_full_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \mOutPtr_reg[2]_0\ : in STD_LOGIC;
    \addr_reg[0]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \SRL_SIG_reg[0][15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \SRL_SIG_reg[0][15]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_design_v_mix_0_0_fifo_w16_d2_S_27 : entity is "main_design_v_mix_0_0_fifo_w16_d2_S";
end main_design_v_mix_0_0_fifo_w16_d2_S_27;

architecture STRUCTURE of main_design_v_mix_0_0_fifo_w16_d2_S_27 is
  signal \^hwreg_layerheight_2_val_c36_empty_n\ : STD_LOGIC;
  signal \^hwreg_layerheight_2_val_c36_full_n\ : STD_LOGIC;
  signal addr15_in : STD_LOGIC;
  signal \addr[0]_i_1__21_n_9\ : STD_LOGIC;
  signal \addr_reg_n_9_[0]\ : STD_LOGIC;
  signal \empty_n_i_1__21_n_9\ : STD_LOGIC;
  signal \full_n_i_1__21_n_9\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__21_n_9\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__21_n_9\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__21_n_9\ : STD_LOGIC;
  signal \mOutPtr_reg_n_9_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_9_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_9_[2]\ : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal push : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \addr[0]_i_1__21\ : label is "soft_lutpair554";
  attribute SOFT_HLUTNM of \full_n_i_2__10\ : label is "soft_lutpair554";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__21\ : label is "soft_lutpair553";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__21\ : label is "soft_lutpair553";
begin
  HwReg_layerHeight_2_val_c36_empty_n <= \^hwreg_layerheight_2_val_c36_empty_n\;
  HwReg_layerHeight_2_val_c36_full_n <= \^hwreg_layerheight_2_val_c36_full_n\;
U_main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg: entity work.main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg_104
     port map (
      D(15 downto 0) => D(15 downto 0),
      HwReg_layerHeight_2_val_c36_full_n => \^hwreg_layerheight_2_val_c36_full_n\,
      \SRL_SIG_reg[0][15]_0\(0) => \SRL_SIG_reg[0][15]_0\(0),
      \SRL_SIG_reg[0][15]_1\(15 downto 0) => \SRL_SIG_reg[0][15]\(15 downto 0),
      ap_clk => ap_clk,
      \height_reg_155_reg[0]\ => \addr_reg_n_9_[0]\,
      push => push
    );
\addr[0]_i_1__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B7F74808"
    )
        port map (
      I0 => push,
      I1 => \^hwreg_layerheight_2_val_c36_empty_n\,
      I2 => \mOutPtr_reg[2]_0\,
      I3 => addr15_in,
      I4 => \addr_reg_n_9_[0]\,
      O => \addr[0]_i_1__21_n_9\
    );
\addr[0]_i_2__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[0]\,
      I1 => \mOutPtr_reg_n_9_[2]\,
      I2 => \mOutPtr_reg_n_9_[1]\,
      O => addr15_in
    );
\addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[0]_i_1__21_n_9\,
      Q => \addr_reg_n_9_[0]\,
      R => \addr_reg[0]_0\
    );
\empty_n_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFBFF0000"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[2]\,
      I1 => \mOutPtr_reg_n_9_[0]\,
      I2 => \mOutPtr_reg_n_9_[1]\,
      I3 => \mOutPtr_reg[2]_0\,
      I4 => \^hwreg_layerheight_2_val_c36_empty_n\,
      I5 => push,
      O => \empty_n_i_1__21_n_9\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__21_n_9\,
      Q => \^hwreg_layerheight_2_val_c36_empty_n\,
      R => \addr_reg[0]_0\
    );
\full_n_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFBFFFBFF0000"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[2]\,
      I1 => \mOutPtr_reg_n_9_[0]\,
      I2 => \mOutPtr_reg_n_9_[1]\,
      I3 => p_9_in,
      I4 => p_6_in,
      I5 => \^hwreg_layerheight_2_val_c36_full_n\,
      O => \full_n_i_1__21_n_9\
    );
\full_n_i_2__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => push,
      I1 => \mOutPtr_reg[2]_0\,
      I2 => \^hwreg_layerheight_2_val_c36_empty_n\,
      O => p_9_in
    );
\full_n_i_3__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \mOutPtr_reg[2]_0\,
      I1 => \^hwreg_layerheight_2_val_c36_empty_n\,
      I2 => push,
      O => p_6_in
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__21_n_9\,
      Q => \^hwreg_layerheight_2_val_c36_full_n\,
      S => \addr_reg[0]_0\
    );
\mOutPtr[0]_i_1__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \mOutPtr_reg[2]_0\,
      I1 => \^hwreg_layerheight_2_val_c36_empty_n\,
      I2 => push,
      I3 => \mOutPtr_reg_n_9_[0]\,
      O => \mOutPtr[0]_i_1__21_n_9\
    );
\mOutPtr[1]_i_1__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[0]\,
      I1 => push,
      I2 => \^hwreg_layerheight_2_val_c36_empty_n\,
      I3 => \mOutPtr_reg[2]_0\,
      I4 => \mOutPtr_reg_n_9_[1]\,
      O => \mOutPtr[1]_i_1__21_n_9\
    );
\mOutPtr[2]_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[0]\,
      I1 => \mOutPtr_reg_n_9_[1]\,
      I2 => push,
      I3 => \^hwreg_layerheight_2_val_c36_empty_n\,
      I4 => \mOutPtr_reg[2]_0\,
      I5 => \mOutPtr_reg_n_9_[2]\,
      O => \mOutPtr[2]_i_1__21_n_9\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__21_n_9\,
      Q => \mOutPtr_reg_n_9_[0]\,
      R => \addr_reg[0]_0\
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__21_n_9\,
      Q => \mOutPtr_reg_n_9_[1]\,
      R => \addr_reg[0]_0\
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__21_n_9\,
      Q => \mOutPtr_reg_n_9_[2]\,
      R => \addr_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_fifo_w16_d2_S_30 is
  port (
    HwReg_layerWidth_1_val_c21_empty_n : out STD_LOGIC;
    HwReg_layerWidth_1_val_c21_full_n : out STD_LOGIC;
    if_din : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \mOutPtr_reg[2]_0\ : in STD_LOGIC;
    \addr_reg[0]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \SRL_SIG_reg[0][15]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_design_v_mix_0_0_fifo_w16_d2_S_30 : entity is "main_design_v_mix_0_0_fifo_w16_d2_S";
end main_design_v_mix_0_0_fifo_w16_d2_S_30;

architecture STRUCTURE of main_design_v_mix_0_0_fifo_w16_d2_S_30 is
  signal \^hwreg_layerwidth_1_val_c21_empty_n\ : STD_LOGIC;
  signal \^hwreg_layerwidth_1_val_c21_full_n\ : STD_LOGIC;
  signal addr15_in : STD_LOGIC;
  signal \addr[0]_i_1__13_n_9\ : STD_LOGIC;
  signal \addr_reg_n_9_[0]\ : STD_LOGIC;
  signal \empty_n_i_1__13_n_9\ : STD_LOGIC;
  signal \full_n_i_1__13_n_9\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__13_n_9\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__13_n_9\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__13_n_9\ : STD_LOGIC;
  signal \mOutPtr_reg_n_9_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_9_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_9_[2]\ : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal push : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \addr[0]_i_1__13\ : label is "soft_lutpair608";
  attribute SOFT_HLUTNM of \full_n_i_2__5\ : label is "soft_lutpair608";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__13\ : label is "soft_lutpair607";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__13\ : label is "soft_lutpair607";
begin
  HwReg_layerWidth_1_val_c21_empty_n <= \^hwreg_layerwidth_1_val_c21_empty_n\;
  HwReg_layerWidth_1_val_c21_full_n <= \^hwreg_layerwidth_1_val_c21_full_n\;
U_main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg: entity work.main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg_100
     port map (
      D(15 downto 0) => D(15 downto 0),
      HwReg_layerWidth_1_val_c21_full_n => \^hwreg_layerwidth_1_val_c21_full_n\,
      \SRL_SIG_reg[0][15]_0\ => \SRL_SIG_reg[0][15]\,
      ap_clk => ap_clk,
      \empty_73_reg_148_reg[0]\ => \addr_reg_n_9_[0]\,
      if_din(15 downto 0) => if_din(15 downto 0),
      push => push
    );
\addr[0]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B7F74808"
    )
        port map (
      I0 => push,
      I1 => \^hwreg_layerwidth_1_val_c21_empty_n\,
      I2 => \mOutPtr_reg[2]_0\,
      I3 => addr15_in,
      I4 => \addr_reg_n_9_[0]\,
      O => \addr[0]_i_1__13_n_9\
    );
\addr[0]_i_2__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[0]\,
      I1 => \mOutPtr_reg_n_9_[2]\,
      I2 => \mOutPtr_reg_n_9_[1]\,
      O => addr15_in
    );
\addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[0]_i_1__13_n_9\,
      Q => \addr_reg_n_9_[0]\,
      R => \addr_reg[0]_0\
    );
\empty_n_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFBFF0000"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[2]\,
      I1 => \mOutPtr_reg_n_9_[0]\,
      I2 => \mOutPtr_reg_n_9_[1]\,
      I3 => \mOutPtr_reg[2]_0\,
      I4 => \^hwreg_layerwidth_1_val_c21_empty_n\,
      I5 => push,
      O => \empty_n_i_1__13_n_9\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__13_n_9\,
      Q => \^hwreg_layerwidth_1_val_c21_empty_n\,
      R => \addr_reg[0]_0\
    );
\full_n_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFBFFFBFF0000"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[2]\,
      I1 => \mOutPtr_reg_n_9_[0]\,
      I2 => \mOutPtr_reg_n_9_[1]\,
      I3 => p_9_in,
      I4 => p_6_in,
      I5 => \^hwreg_layerwidth_1_val_c21_full_n\,
      O => \full_n_i_1__13_n_9\
    );
\full_n_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => push,
      I1 => \mOutPtr_reg[2]_0\,
      I2 => \^hwreg_layerwidth_1_val_c21_empty_n\,
      O => p_9_in
    );
\full_n_i_3__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \mOutPtr_reg[2]_0\,
      I1 => \^hwreg_layerwidth_1_val_c21_empty_n\,
      I2 => push,
      O => p_6_in
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__13_n_9\,
      Q => \^hwreg_layerwidth_1_val_c21_full_n\,
      S => \addr_reg[0]_0\
    );
\mOutPtr[0]_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \mOutPtr_reg[2]_0\,
      I1 => \^hwreg_layerwidth_1_val_c21_empty_n\,
      I2 => push,
      I3 => \mOutPtr_reg_n_9_[0]\,
      O => \mOutPtr[0]_i_1__13_n_9\
    );
\mOutPtr[1]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[0]\,
      I1 => push,
      I2 => \^hwreg_layerwidth_1_val_c21_empty_n\,
      I3 => \mOutPtr_reg[2]_0\,
      I4 => \mOutPtr_reg_n_9_[1]\,
      O => \mOutPtr[1]_i_1__13_n_9\
    );
\mOutPtr[2]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[0]\,
      I1 => \mOutPtr_reg_n_9_[1]\,
      I2 => push,
      I3 => \^hwreg_layerwidth_1_val_c21_empty_n\,
      I4 => \mOutPtr_reg[2]_0\,
      I5 => \mOutPtr_reg_n_9_[2]\,
      O => \mOutPtr[2]_i_1__13_n_9\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__13_n_9\,
      Q => \mOutPtr_reg_n_9_[0]\,
      R => \addr_reg[0]_0\
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__13_n_9\,
      Q => \mOutPtr_reg_n_9_[1]\,
      R => \addr_reg[0]_0\
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__13_n_9\,
      Q => \mOutPtr_reg_n_9_[2]\,
      R => \addr_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_fifo_w16_d2_S_31 is
  port (
    empty_n_reg_0 : out STD_LOGIC;
    HwReg_layerWidth_1_val_c22_full_n : out STD_LOGIC;
    \SRL_SIG_reg[1][15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    HwReg_layerHeight_1_val_c30_empty_n : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    start_for_v_mix_upsample_false_9_U0_full_n : in STD_LOGIC;
    v_mix_yuv2rgb_false_8_U0_ap_start : in STD_LOGIC;
    \mOutPtr_reg[2]_0\ : in STD_LOGIC;
    full_n_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \SRL_SIG_reg[0][15]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_design_v_mix_0_0_fifo_w16_d2_S_31 : entity is "main_design_v_mix_0_0_fifo_w16_d2_S";
end main_design_v_mix_0_0_fifo_w16_d2_S_31;

architecture STRUCTURE of main_design_v_mix_0_0_fifo_w16_d2_S_31 is
  signal HwReg_layerWidth_1_val_c22_empty_n : STD_LOGIC;
  signal \^hwreg_layerwidth_1_val_c22_full_n\ : STD_LOGIC;
  signal addr15_in : STD_LOGIC;
  signal \addr[0]_i_1__10_n_9\ : STD_LOGIC;
  signal \addr_reg_n_9_[0]\ : STD_LOGIC;
  signal \empty_n_i_1__10_n_9\ : STD_LOGIC;
  signal \full_n_i_1__10_n_9\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__10_n_9\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__10_n_9\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__10_n_9\ : STD_LOGIC;
  signal \mOutPtr_reg_n_9_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_9_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_9_[2]\ : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal push : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \addr[0]_i_1__10\ : label is "soft_lutpair618";
  attribute SOFT_HLUTNM of \full_n_i_2__3\ : label is "soft_lutpair618";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__10\ : label is "soft_lutpair617";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__10\ : label is "soft_lutpair617";
begin
  HwReg_layerWidth_1_val_c22_full_n <= \^hwreg_layerwidth_1_val_c22_full_n\;
U_main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg: entity work.main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg_99
     port map (
      D(15 downto 0) => D(15 downto 0),
      HwReg_layerWidth_1_val_c22_full_n => \^hwreg_layerwidth_1_val_c22_full_n\,
      \SRL_SIG_reg[0][15]_0\ => \SRL_SIG_reg[0][15]\,
      \SRL_SIG_reg[1][15]_0\(15 downto 0) => \SRL_SIG_reg[1][15]\(15 downto 0),
      ap_clk => ap_clk,
      push => push,
      \width_reg_160_reg[0]\ => \addr_reg_n_9_[0]\
    );
\addr[0]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B7F74808"
    )
        port map (
      I0 => push,
      I1 => HwReg_layerWidth_1_val_c22_empty_n,
      I2 => \mOutPtr_reg[2]_0\,
      I3 => addr15_in,
      I4 => \addr_reg_n_9_[0]\,
      O => \addr[0]_i_1__10_n_9\
    );
\addr[0]_i_2__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[0]\,
      I1 => \mOutPtr_reg_n_9_[2]\,
      I2 => \mOutPtr_reg_n_9_[1]\,
      O => addr15_in
    );
\addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[0]_i_1__10_n_9\,
      Q => \addr_reg_n_9_[0]\,
      R => full_n_reg_0
    );
\empty_n_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFBFF0000"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[2]\,
      I1 => \mOutPtr_reg_n_9_[0]\,
      I2 => \mOutPtr_reg_n_9_[1]\,
      I3 => \mOutPtr_reg[2]_0\,
      I4 => HwReg_layerWidth_1_val_c22_empty_n,
      I5 => push,
      O => \empty_n_i_1__10_n_9\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__10_n_9\,
      Q => HwReg_layerWidth_1_val_c22_empty_n,
      R => full_n_reg_0
    );
\full_n_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFBFFFBFF0000"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[2]\,
      I1 => \mOutPtr_reg_n_9_[0]\,
      I2 => \mOutPtr_reg_n_9_[1]\,
      I3 => p_9_in,
      I4 => p_6_in,
      I5 => \^hwreg_layerwidth_1_val_c22_full_n\,
      O => \full_n_i_1__10_n_9\
    );
\full_n_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => push,
      I1 => \mOutPtr_reg[2]_0\,
      I2 => HwReg_layerWidth_1_val_c22_empty_n,
      O => p_9_in
    );
\full_n_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \mOutPtr_reg[2]_0\,
      I1 => HwReg_layerWidth_1_val_c22_empty_n,
      I2 => push,
      O => p_6_in
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__10_n_9\,
      Q => \^hwreg_layerwidth_1_val_c22_full_n\,
      S => full_n_reg_0
    );
\mOutPtr[0]_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \mOutPtr_reg[2]_0\,
      I1 => HwReg_layerWidth_1_val_c22_empty_n,
      I2 => push,
      I3 => \mOutPtr_reg_n_9_[0]\,
      O => \mOutPtr[0]_i_1__10_n_9\
    );
\mOutPtr[1]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[0]\,
      I1 => push,
      I2 => HwReg_layerWidth_1_val_c22_empty_n,
      I3 => \mOutPtr_reg[2]_0\,
      I4 => \mOutPtr_reg_n_9_[1]\,
      O => \mOutPtr[1]_i_1__10_n_9\
    );
\mOutPtr[2]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[0]\,
      I1 => \mOutPtr_reg_n_9_[1]\,
      I2 => push,
      I3 => HwReg_layerWidth_1_val_c22_empty_n,
      I4 => \mOutPtr_reg[2]_0\,
      I5 => \mOutPtr_reg_n_9_[2]\,
      O => \mOutPtr[2]_i_1__10_n_9\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__10_n_9\,
      Q => \mOutPtr_reg_n_9_[0]\,
      R => full_n_reg_0
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__10_n_9\,
      Q => \mOutPtr_reg_n_9_[1]\,
      R => full_n_reg_0
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__10_n_9\,
      Q => \mOutPtr_reg_n_9_[2]\,
      R => full_n_reg_0
    );
\width_reg_160[11]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"777FFFFF"
    )
        port map (
      I0 => HwReg_layerWidth_1_val_c22_empty_n,
      I1 => HwReg_layerHeight_1_val_c30_empty_n,
      I2 => start_once_reg,
      I3 => start_for_v_mix_upsample_false_9_U0_full_n,
      I4 => v_mix_yuv2rgb_false_8_U0_ap_start,
      O => empty_n_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_fifo_w16_d2_S_32 is
  port (
    empty_n_reg_0 : out STD_LOGIC;
    HwReg_layerWidth_1_val_c23_full_n : out STD_LOGIC;
    \SRL_SIG_reg[1][15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    HwReg_layerHeight_1_val_c31_empty_n : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    start_for_v_mix_yuv2rgb_false_8_U0_full_n : in STD_LOGIC;
    v_mix_422_to_444_false_7_U0_ap_start : in STD_LOGIC;
    \mOutPtr_reg[2]_0\ : in STD_LOGIC;
    \addr_reg[0]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \SRL_SIG_reg[0][15]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_design_v_mix_0_0_fifo_w16_d2_S_32 : entity is "main_design_v_mix_0_0_fifo_w16_d2_S";
end main_design_v_mix_0_0_fifo_w16_d2_S_32;

architecture STRUCTURE of main_design_v_mix_0_0_fifo_w16_d2_S_32 is
  signal HwReg_layerWidth_1_val_c23_empty_n : STD_LOGIC;
  signal \^hwreg_layerwidth_1_val_c23_full_n\ : STD_LOGIC;
  signal addr15_in : STD_LOGIC;
  signal \addr[0]_i_1__7_n_9\ : STD_LOGIC;
  signal \addr_reg_n_9_[0]\ : STD_LOGIC;
  signal \empty_n_i_1__7_n_9\ : STD_LOGIC;
  signal \full_n_i_1__7_n_9\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__7_n_9\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__7_n_9\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__7_n_9\ : STD_LOGIC;
  signal \mOutPtr_reg_n_9_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_9_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_9_[2]\ : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal push : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \addr[0]_i_1__7\ : label is "soft_lutpair628";
  attribute SOFT_HLUTNM of \full_n_i_2__1\ : label is "soft_lutpair628";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__7\ : label is "soft_lutpair627";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__7\ : label is "soft_lutpair627";
begin
  HwReg_layerWidth_1_val_c23_full_n <= \^hwreg_layerwidth_1_val_c23_full_n\;
U_main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg: entity work.main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg_98
     port map (
      D(15 downto 0) => D(15 downto 0),
      HwReg_layerWidth_1_val_c23_full_n => \^hwreg_layerwidth_1_val_c23_full_n\,
      \SRL_SIG_reg[0][15]_0\ => \SRL_SIG_reg[0][15]\,
      \SRL_SIG_reg[1][15]_0\(15 downto 0) => \SRL_SIG_reg[1][15]\(15 downto 0),
      ap_clk => ap_clk,
      push => push,
      \width_reg_160_reg[0]\ => \addr_reg_n_9_[0]\
    );
\addr[0]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B7F74808"
    )
        port map (
      I0 => push,
      I1 => HwReg_layerWidth_1_val_c23_empty_n,
      I2 => \mOutPtr_reg[2]_0\,
      I3 => addr15_in,
      I4 => \addr_reg_n_9_[0]\,
      O => \addr[0]_i_1__7_n_9\
    );
\addr[0]_i_2__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[0]\,
      I1 => \mOutPtr_reg_n_9_[2]\,
      I2 => \mOutPtr_reg_n_9_[1]\,
      O => addr15_in
    );
\addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[0]_i_1__7_n_9\,
      Q => \addr_reg_n_9_[0]\,
      R => \addr_reg[0]_0\
    );
\empty_n_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFBFF0000"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[2]\,
      I1 => \mOutPtr_reg_n_9_[0]\,
      I2 => \mOutPtr_reg_n_9_[1]\,
      I3 => \mOutPtr_reg[2]_0\,
      I4 => HwReg_layerWidth_1_val_c23_empty_n,
      I5 => push,
      O => \empty_n_i_1__7_n_9\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__7_n_9\,
      Q => HwReg_layerWidth_1_val_c23_empty_n,
      R => \addr_reg[0]_0\
    );
\full_n_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFBFFFBFF0000"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[2]\,
      I1 => \mOutPtr_reg_n_9_[0]\,
      I2 => \mOutPtr_reg_n_9_[1]\,
      I3 => p_9_in,
      I4 => p_6_in,
      I5 => \^hwreg_layerwidth_1_val_c23_full_n\,
      O => \full_n_i_1__7_n_9\
    );
\full_n_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => push,
      I1 => \mOutPtr_reg[2]_0\,
      I2 => HwReg_layerWidth_1_val_c23_empty_n,
      O => p_9_in
    );
\full_n_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \mOutPtr_reg[2]_0\,
      I1 => HwReg_layerWidth_1_val_c23_empty_n,
      I2 => push,
      O => p_6_in
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__7_n_9\,
      Q => \^hwreg_layerwidth_1_val_c23_full_n\,
      S => \addr_reg[0]_0\
    );
\mOutPtr[0]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \mOutPtr_reg[2]_0\,
      I1 => HwReg_layerWidth_1_val_c23_empty_n,
      I2 => push,
      I3 => \mOutPtr_reg_n_9_[0]\,
      O => \mOutPtr[0]_i_1__7_n_9\
    );
\mOutPtr[1]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[0]\,
      I1 => push,
      I2 => HwReg_layerWidth_1_val_c23_empty_n,
      I3 => \mOutPtr_reg[2]_0\,
      I4 => \mOutPtr_reg_n_9_[1]\,
      O => \mOutPtr[1]_i_1__7_n_9\
    );
\mOutPtr[2]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[0]\,
      I1 => \mOutPtr_reg_n_9_[1]\,
      I2 => push,
      I3 => HwReg_layerWidth_1_val_c23_empty_n,
      I4 => \mOutPtr_reg[2]_0\,
      I5 => \mOutPtr_reg_n_9_[2]\,
      O => \mOutPtr[2]_i_1__7_n_9\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__7_n_9\,
      Q => \mOutPtr_reg_n_9_[0]\,
      R => \addr_reg[0]_0\
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__7_n_9\,
      Q => \mOutPtr_reg_n_9_[1]\,
      R => \addr_reg[0]_0\
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__7_n_9\,
      Q => \mOutPtr_reg_n_9_[2]\,
      R => \addr_reg[0]_0\
    );
\width_reg_160[11]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"777FFFFF"
    )
        port map (
      I0 => HwReg_layerWidth_1_val_c23_empty_n,
      I1 => HwReg_layerHeight_1_val_c31_empty_n,
      I2 => start_once_reg,
      I3 => start_for_v_mix_yuv2rgb_false_8_U0_full_n,
      I4 => v_mix_422_to_444_false_7_U0_ap_start,
      O => empty_n_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_fifo_w16_d2_S_33 is
  port (
    empty_n_reg_0 : out STD_LOGIC;
    HwReg_layerWidth_1_val_c24_full_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    HwReg_layerHeight_1_val_c32_empty_n : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    start_for_v_mix_422_to_444_false_7_U0_full_n : in STD_LOGIC;
    v_mix_420_to_422_false_6_U0_ap_start : in STD_LOGIC;
    \mOutPtr_reg[2]_0\ : in STD_LOGIC;
    full_n_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \SRL_SIG_reg[0][15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    AXIvideo2MultiPixStream_5_U0_HwReg_layerWidth_1_val_c24_write : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_design_v_mix_0_0_fifo_w16_d2_S_33 : entity is "main_design_v_mix_0_0_fifo_w16_d2_S";
end main_design_v_mix_0_0_fifo_w16_d2_S_33;

architecture STRUCTURE of main_design_v_mix_0_0_fifo_w16_d2_S_33 is
  signal HwReg_layerWidth_1_val_c24_empty_n : STD_LOGIC;
  signal \^hwreg_layerwidth_1_val_c24_full_n\ : STD_LOGIC;
  signal addr15_in : STD_LOGIC;
  signal \addr[0]_i_1__4_n_9\ : STD_LOGIC;
  signal \addr_reg_n_9_[0]\ : STD_LOGIC;
  signal \empty_n_i_1__4_n_9\ : STD_LOGIC;
  signal \full_n_i_1__4_n_9\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__4_n_9\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__4_n_9\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__4_n_9\ : STD_LOGIC;
  signal \mOutPtr_reg_n_9_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_9_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_9_[2]\ : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal push : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \addr[0]_i_1__4\ : label is "soft_lutpair638";
  attribute SOFT_HLUTNM of full_n_i_2 : label is "soft_lutpair638";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__4\ : label is "soft_lutpair637";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__4\ : label is "soft_lutpair637";
begin
  HwReg_layerWidth_1_val_c24_full_n <= \^hwreg_layerwidth_1_val_c24_full_n\;
U_main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg: entity work.main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg_97
     port map (
      AXIvideo2MultiPixStream_5_U0_HwReg_layerWidth_1_val_c24_write => AXIvideo2MultiPixStream_5_U0_HwReg_layerWidth_1_val_c24_write,
      D(15 downto 0) => D(15 downto 0),
      HwReg_layerWidth_1_val_c24_full_n => \^hwreg_layerwidth_1_val_c24_full_n\,
      \SRL_SIG_reg[0][15]_0\(15 downto 0) => \SRL_SIG_reg[0][15]\(15 downto 0),
      ap_clk => ap_clk,
      push => push,
      \width_reg_160_reg[0]\ => \addr_reg_n_9_[0]\
    );
\addr[0]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B7F74808"
    )
        port map (
      I0 => push,
      I1 => HwReg_layerWidth_1_val_c24_empty_n,
      I2 => \mOutPtr_reg[2]_0\,
      I3 => addr15_in,
      I4 => \addr_reg_n_9_[0]\,
      O => \addr[0]_i_1__4_n_9\
    );
\addr[0]_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[0]\,
      I1 => \mOutPtr_reg_n_9_[2]\,
      I2 => \mOutPtr_reg_n_9_[1]\,
      O => addr15_in
    );
\addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[0]_i_1__4_n_9\,
      Q => \addr_reg_n_9_[0]\,
      R => full_n_reg_0
    );
\empty_n_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFBFF0000"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[2]\,
      I1 => \mOutPtr_reg_n_9_[0]\,
      I2 => \mOutPtr_reg_n_9_[1]\,
      I3 => \mOutPtr_reg[2]_0\,
      I4 => HwReg_layerWidth_1_val_c24_empty_n,
      I5 => push,
      O => \empty_n_i_1__4_n_9\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__4_n_9\,
      Q => HwReg_layerWidth_1_val_c24_empty_n,
      R => full_n_reg_0
    );
\full_n_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFBFFFBFF0000"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[2]\,
      I1 => \mOutPtr_reg_n_9_[0]\,
      I2 => \mOutPtr_reg_n_9_[1]\,
      I3 => p_9_in,
      I4 => p_6_in,
      I5 => \^hwreg_layerwidth_1_val_c24_full_n\,
      O => \full_n_i_1__4_n_9\
    );
full_n_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => push,
      I1 => \mOutPtr_reg[2]_0\,
      I2 => HwReg_layerWidth_1_val_c24_empty_n,
      O => p_9_in
    );
full_n_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \mOutPtr_reg[2]_0\,
      I1 => HwReg_layerWidth_1_val_c24_empty_n,
      I2 => push,
      O => p_6_in
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__4_n_9\,
      Q => \^hwreg_layerwidth_1_val_c24_full_n\,
      S => full_n_reg_0
    );
\mOutPtr[0]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \mOutPtr_reg[2]_0\,
      I1 => HwReg_layerWidth_1_val_c24_empty_n,
      I2 => push,
      I3 => \mOutPtr_reg_n_9_[0]\,
      O => \mOutPtr[0]_i_1__4_n_9\
    );
\mOutPtr[1]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[0]\,
      I1 => push,
      I2 => HwReg_layerWidth_1_val_c24_empty_n,
      I3 => \mOutPtr_reg[2]_0\,
      I4 => \mOutPtr_reg_n_9_[1]\,
      O => \mOutPtr[1]_i_1__4_n_9\
    );
\mOutPtr[2]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[0]\,
      I1 => \mOutPtr_reg_n_9_[1]\,
      I2 => push,
      I3 => HwReg_layerWidth_1_val_c24_empty_n,
      I4 => \mOutPtr_reg[2]_0\,
      I5 => \mOutPtr_reg_n_9_[2]\,
      O => \mOutPtr[2]_i_1__4_n_9\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__4_n_9\,
      Q => \mOutPtr_reg_n_9_[0]\,
      R => full_n_reg_0
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__4_n_9\,
      Q => \mOutPtr_reg_n_9_[1]\,
      R => full_n_reg_0
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__4_n_9\,
      Q => \mOutPtr_reg_n_9_[2]\,
      R => full_n_reg_0
    );
\width_reg_160[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"777FFFFF"
    )
        port map (
      I0 => HwReg_layerWidth_1_val_c24_empty_n,
      I1 => HwReg_layerHeight_1_val_c32_empty_n,
      I2 => start_once_reg,
      I3 => start_for_v_mix_422_to_444_false_7_U0_full_n,
      I4 => v_mix_420_to_422_false_6_U0_ap_start,
      O => empty_n_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_fifo_w16_d2_S_34 is
  port (
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \SRL_SIG_reg[1][6]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][7]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][8]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][10]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \SRL_SIG_reg[1][9]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][10]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][11]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][5]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][7]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][4]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][2]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][14]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \addr_reg[0]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][5]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][4]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][5]_1\ : out STD_LOGIC;
    HwReg_layerWidth_1_val_c_empty_n : out STD_LOGIC;
    HwReg_layerWidth_1_val_c_full_n : out STD_LOGIC;
    \shl_ln450_reg_325_reg[5]\ : in STD_LOGIC;
    \shl_ln450_reg_325_reg[0]\ : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \shl_ln450_reg_325_reg[4]\ : in STD_LOGIC;
    \shl_ln450_reg_325_reg[0]_0\ : in STD_LOGIC;
    v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read : in STD_LOGIC;
    full_n_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \SRL_SIG_reg[0][15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \SRL_SIG_reg[0][15]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_design_v_mix_0_0_fifo_w16_d2_S_34 : entity is "main_design_v_mix_0_0_fifo_w16_d2_S";
end main_design_v_mix_0_0_fifo_w16_d2_S_34;

architecture STRUCTURE of main_design_v_mix_0_0_fifo_w16_d2_S_34 is
  signal \^hwreg_layerwidth_1_val_c_empty_n\ : STD_LOGIC;
  signal \^hwreg_layerwidth_1_val_c_full_n\ : STD_LOGIC;
  signal addr15_in : STD_LOGIC;
  signal \addr[0]_i_1__16_n_9\ : STD_LOGIC;
  signal \^addr_reg[0]_0\ : STD_LOGIC;
  signal \empty_n_i_1__16_n_9\ : STD_LOGIC;
  signal \full_n_i_1__16_n_9\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__16_n_9\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__16_n_9\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__16_n_9\ : STD_LOGIC;
  signal \mOutPtr_reg_n_9_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_9_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_9_[2]\ : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal push : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \addr[0]_i_1__16\ : label is "soft_lutpair647";
  attribute SOFT_HLUTNM of \full_n_i_2__7\ : label is "soft_lutpair647";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__16\ : label is "soft_lutpair646";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__16\ : label is "soft_lutpair646";
begin
  HwReg_layerWidth_1_val_c_empty_n <= \^hwreg_layerwidth_1_val_c_empty_n\;
  HwReg_layerWidth_1_val_c_full_n <= \^hwreg_layerwidth_1_val_c_full_n\;
  \addr_reg[0]_0\ <= \^addr_reg[0]_0\;
U_main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg: entity work.main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg_96
     port map (
      D(4 downto 0) => D(4 downto 0),
      HwReg_layerWidth_1_val_c_full_n => \^hwreg_layerwidth_1_val_c_full_n\,
      Q(0) => Q(0),
      \SRL_SIG_reg[0][14]_0\(0) => \SRL_SIG_reg[0][14]\(0),
      \SRL_SIG_reg[0][15]_0\ => \SRL_SIG_reg[0][15]_0\,
      \SRL_SIG_reg[0][15]_1\(15 downto 0) => \SRL_SIG_reg[0][15]\(15 downto 0),
      \SRL_SIG_reg[1][0]_0\ => \SRL_SIG_reg[1][10]\(0),
      \SRL_SIG_reg[1][10]_0\ => \SRL_SIG_reg[1][10]_0\,
      \SRL_SIG_reg[1][10]_1\(0) => \SRL_SIG_reg[1][10]\(5),
      \SRL_SIG_reg[1][11]_0\ => \SRL_SIG_reg[1][11]\,
      \SRL_SIG_reg[1][1]_0\ => \SRL_SIG_reg[1][10]\(1),
      \SRL_SIG_reg[1][2]_0\ => \SRL_SIG_reg[1][10]\(2),
      \SRL_SIG_reg[1][2]_1\ => \SRL_SIG_reg[1][2]\,
      \SRL_SIG_reg[1][3]_0\ => \SRL_SIG_reg[1][10]\(3),
      \SRL_SIG_reg[1][4]_0\ => \SRL_SIG_reg[1][4]\,
      \SRL_SIG_reg[1][4]_1\ => \SRL_SIG_reg[1][4]_0\,
      \SRL_SIG_reg[1][5]_0\ => \SRL_SIG_reg[1][5]\,
      \SRL_SIG_reg[1][5]_1\ => \SRL_SIG_reg[1][5]_0\,
      \SRL_SIG_reg[1][5]_2\ => \SRL_SIG_reg[1][5]_1\,
      \SRL_SIG_reg[1][6]_0\ => \SRL_SIG_reg[1][6]\,
      \SRL_SIG_reg[1][6]_1\ => \SRL_SIG_reg[1][10]\(4),
      \SRL_SIG_reg[1][7]_0\ => \SRL_SIG_reg[1][7]\,
      \SRL_SIG_reg[1][7]_1\ => \SRL_SIG_reg[1][7]_0\,
      \SRL_SIG_reg[1][8]_0\ => \SRL_SIG_reg[1][8]\,
      \SRL_SIG_reg[1][9]_0\ => \SRL_SIG_reg[1][9]\,
      ap_clk => ap_clk,
      \out\(2 downto 0) => \out\(2 downto 0),
      push => push,
      \shl_ln450_reg_325_reg[0]\ => \shl_ln450_reg_325_reg[0]\,
      \shl_ln450_reg_325_reg[0]_0\ => \^addr_reg[0]_0\,
      \shl_ln450_reg_325_reg[0]_1\ => \shl_ln450_reg_325_reg[0]_0\,
      \shl_ln450_reg_325_reg[4]\ => \shl_ln450_reg_325_reg[4]\,
      \shl_ln450_reg_325_reg[5]\ => \shl_ln450_reg_325_reg[5]\
    );
\addr[0]_i_1__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B7F74808"
    )
        port map (
      I0 => push,
      I1 => \^hwreg_layerwidth_1_val_c_empty_n\,
      I2 => v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read,
      I3 => addr15_in,
      I4 => \^addr_reg[0]_0\,
      O => \addr[0]_i_1__16_n_9\
    );
\addr[0]_i_2__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[0]\,
      I1 => \mOutPtr_reg_n_9_[2]\,
      I2 => \mOutPtr_reg_n_9_[1]\,
      O => addr15_in
    );
\addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[0]_i_1__16_n_9\,
      Q => \^addr_reg[0]_0\,
      R => full_n_reg_0
    );
\empty_n_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFBFF0000"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[2]\,
      I1 => \mOutPtr_reg_n_9_[0]\,
      I2 => \mOutPtr_reg_n_9_[1]\,
      I3 => v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read,
      I4 => \^hwreg_layerwidth_1_val_c_empty_n\,
      I5 => push,
      O => \empty_n_i_1__16_n_9\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__16_n_9\,
      Q => \^hwreg_layerwidth_1_val_c_empty_n\,
      R => full_n_reg_0
    );
\full_n_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFBFFFBFF0000"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[2]\,
      I1 => \mOutPtr_reg_n_9_[0]\,
      I2 => \mOutPtr_reg_n_9_[1]\,
      I3 => p_9_in,
      I4 => p_6_in,
      I5 => \^hwreg_layerwidth_1_val_c_full_n\,
      O => \full_n_i_1__16_n_9\
    );
\full_n_i_2__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => push,
      I1 => v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read,
      I2 => \^hwreg_layerwidth_1_val_c_empty_n\,
      O => p_9_in
    );
\full_n_i_3__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read,
      I1 => \^hwreg_layerwidth_1_val_c_empty_n\,
      I2 => push,
      O => p_6_in
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__16_n_9\,
      Q => \^hwreg_layerwidth_1_val_c_full_n\,
      S => full_n_reg_0
    );
\mOutPtr[0]_i_1__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read,
      I1 => \^hwreg_layerwidth_1_val_c_empty_n\,
      I2 => push,
      I3 => \mOutPtr_reg_n_9_[0]\,
      O => \mOutPtr[0]_i_1__16_n_9\
    );
\mOutPtr[1]_i_1__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[0]\,
      I1 => push,
      I2 => \^hwreg_layerwidth_1_val_c_empty_n\,
      I3 => v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read,
      I4 => \mOutPtr_reg_n_9_[1]\,
      O => \mOutPtr[1]_i_1__16_n_9\
    );
\mOutPtr[2]_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[0]\,
      I1 => \mOutPtr_reg_n_9_[1]\,
      I2 => push,
      I3 => \^hwreg_layerwidth_1_val_c_empty_n\,
      I4 => v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read,
      I5 => \mOutPtr_reg_n_9_[2]\,
      O => \mOutPtr[2]_i_1__16_n_9\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__16_n_9\,
      Q => \mOutPtr_reg_n_9_[0]\,
      R => full_n_reg_0
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__16_n_9\,
      Q => \mOutPtr_reg_n_9_[1]\,
      R => full_n_reg_0
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__16_n_9\,
      Q => \mOutPtr_reg_n_9_[2]\,
      R => full_n_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_fifo_w16_d2_S_35 is
  port (
    HwReg_layerWidth_2_val_c25_empty_n : out STD_LOGIC;
    HwReg_layerWidth_2_val_c25_full_n : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \mOutPtr_reg[2]_0\ : in STD_LOGIC;
    \addr_reg[0]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \SRL_SIG_reg[0][15]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_design_v_mix_0_0_fifo_w16_d2_S_35 : entity is "main_design_v_mix_0_0_fifo_w16_d2_S";
end main_design_v_mix_0_0_fifo_w16_d2_S_35;

architecture STRUCTURE of main_design_v_mix_0_0_fifo_w16_d2_S_35 is
  signal \^hwreg_layerwidth_2_val_c25_empty_n\ : STD_LOGIC;
  signal \^hwreg_layerwidth_2_val_c25_full_n\ : STD_LOGIC;
  signal addr15_in : STD_LOGIC;
  signal \addr[0]_i_1__29_n_9\ : STD_LOGIC;
  signal \addr_reg_n_9_[0]\ : STD_LOGIC;
  signal \empty_n_i_1__29_n_9\ : STD_LOGIC;
  signal \full_n_i_1__29_n_9\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__29_n_9\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__29_n_9\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__29_n_9\ : STD_LOGIC;
  signal \mOutPtr_reg_n_9_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_9_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_9_[2]\ : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal push : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \addr[0]_i_1__29\ : label is "soft_lutpair657";
  attribute SOFT_HLUTNM of \full_n_i_2__15\ : label is "soft_lutpair657";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__29\ : label is "soft_lutpair656";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__29\ : label is "soft_lutpair656";
begin
  HwReg_layerWidth_2_val_c25_empty_n <= \^hwreg_layerwidth_2_val_c25_empty_n\;
  HwReg_layerWidth_2_val_c25_full_n <= \^hwreg_layerwidth_2_val_c25_full_n\;
U_main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg: entity work.main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg_95
     port map (
      D(15 downto 0) => D(15 downto 0),
      HwReg_layerWidth_2_val_c25_full_n => \^hwreg_layerwidth_2_val_c25_full_n\,
      \SRL_SIG_reg[0][15]_0\ => \SRL_SIG_reg[0][15]\,
      ap_clk => ap_clk,
      \empty_75_reg_148_reg[0]\ => \addr_reg_n_9_[0]\,
      \in\(15 downto 0) => \in\(15 downto 0),
      push => push
    );
\addr[0]_i_1__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B7F74808"
    )
        port map (
      I0 => push,
      I1 => \^hwreg_layerwidth_2_val_c25_empty_n\,
      I2 => \mOutPtr_reg[2]_0\,
      I3 => addr15_in,
      I4 => \addr_reg_n_9_[0]\,
      O => \addr[0]_i_1__29_n_9\
    );
\addr[0]_i_2__29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[0]\,
      I1 => \mOutPtr_reg_n_9_[2]\,
      I2 => \mOutPtr_reg_n_9_[1]\,
      O => addr15_in
    );
\addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[0]_i_1__29_n_9\,
      Q => \addr_reg_n_9_[0]\,
      R => \addr_reg[0]_0\
    );
\empty_n_i_1__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFBFF0000"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[2]\,
      I1 => \mOutPtr_reg_n_9_[0]\,
      I2 => \mOutPtr_reg_n_9_[1]\,
      I3 => \mOutPtr_reg[2]_0\,
      I4 => \^hwreg_layerwidth_2_val_c25_empty_n\,
      I5 => push,
      O => \empty_n_i_1__29_n_9\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__29_n_9\,
      Q => \^hwreg_layerwidth_2_val_c25_empty_n\,
      R => \addr_reg[0]_0\
    );
\full_n_i_1__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFBFFFBFF0000"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[2]\,
      I1 => \mOutPtr_reg_n_9_[0]\,
      I2 => \mOutPtr_reg_n_9_[1]\,
      I3 => p_9_in,
      I4 => p_6_in,
      I5 => \^hwreg_layerwidth_2_val_c25_full_n\,
      O => \full_n_i_1__29_n_9\
    );
\full_n_i_2__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => push,
      I1 => \mOutPtr_reg[2]_0\,
      I2 => \^hwreg_layerwidth_2_val_c25_empty_n\,
      O => p_9_in
    );
\full_n_i_3__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \mOutPtr_reg[2]_0\,
      I1 => \^hwreg_layerwidth_2_val_c25_empty_n\,
      I2 => push,
      O => p_6_in
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__29_n_9\,
      Q => \^hwreg_layerwidth_2_val_c25_full_n\,
      S => \addr_reg[0]_0\
    );
\mOutPtr[0]_i_1__29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \mOutPtr_reg[2]_0\,
      I1 => \^hwreg_layerwidth_2_val_c25_empty_n\,
      I2 => push,
      I3 => \mOutPtr_reg_n_9_[0]\,
      O => \mOutPtr[0]_i_1__29_n_9\
    );
\mOutPtr[1]_i_1__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[0]\,
      I1 => push,
      I2 => \^hwreg_layerwidth_2_val_c25_empty_n\,
      I3 => \mOutPtr_reg[2]_0\,
      I4 => \mOutPtr_reg_n_9_[1]\,
      O => \mOutPtr[1]_i_1__29_n_9\
    );
\mOutPtr[2]_i_1__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[0]\,
      I1 => \mOutPtr_reg_n_9_[1]\,
      I2 => push,
      I3 => \^hwreg_layerwidth_2_val_c25_empty_n\,
      I4 => \mOutPtr_reg[2]_0\,
      I5 => \mOutPtr_reg_n_9_[2]\,
      O => \mOutPtr[2]_i_1__29_n_9\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__29_n_9\,
      Q => \mOutPtr_reg_n_9_[0]\,
      R => \addr_reg[0]_0\
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__29_n_9\,
      Q => \mOutPtr_reg_n_9_[1]\,
      R => \addr_reg[0]_0\
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__29_n_9\,
      Q => \mOutPtr_reg_n_9_[2]\,
      R => \addr_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_fifo_w16_d2_S_36 is
  port (
    empty_n_reg_0 : out STD_LOGIC;
    HwReg_layerWidth_2_val_c26_full_n : out STD_LOGIC;
    \SRL_SIG_reg[1][15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    HwReg_layerHeight_2_val_c34_empty_n : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    start_for_v_mix_upsample_false_U0_full_n : in STD_LOGIC;
    v_mix_yuv2rgb_false_U0_ap_start : in STD_LOGIC;
    \mOutPtr_reg[2]_0\ : in STD_LOGIC;
    full_n_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \SRL_SIG_reg[0][15]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_design_v_mix_0_0_fifo_w16_d2_S_36 : entity is "main_design_v_mix_0_0_fifo_w16_d2_S";
end main_design_v_mix_0_0_fifo_w16_d2_S_36;

architecture STRUCTURE of main_design_v_mix_0_0_fifo_w16_d2_S_36 is
  signal HwReg_layerWidth_2_val_c26_empty_n : STD_LOGIC;
  signal \^hwreg_layerwidth_2_val_c26_full_n\ : STD_LOGIC;
  signal addr15_in : STD_LOGIC;
  signal \addr[0]_i_1__26_n_9\ : STD_LOGIC;
  signal \addr_reg_n_9_[0]\ : STD_LOGIC;
  signal \empty_n_i_1__26_n_9\ : STD_LOGIC;
  signal \full_n_i_1__26_n_9\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__26_n_9\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__26_n_9\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__26_n_9\ : STD_LOGIC;
  signal \mOutPtr_reg_n_9_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_9_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_9_[2]\ : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal push : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \addr[0]_i_1__26\ : label is "soft_lutpair667";
  attribute SOFT_HLUTNM of \full_n_i_2__13\ : label is "soft_lutpair667";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__26\ : label is "soft_lutpair666";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__26\ : label is "soft_lutpair666";
begin
  HwReg_layerWidth_2_val_c26_full_n <= \^hwreg_layerwidth_2_val_c26_full_n\;
U_main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg: entity work.main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg_94
     port map (
      D(15 downto 0) => D(15 downto 0),
      HwReg_layerWidth_2_val_c26_full_n => \^hwreg_layerwidth_2_val_c26_full_n\,
      \SRL_SIG_reg[0][15]_0\ => \SRL_SIG_reg[0][15]\,
      \SRL_SIG_reg[1][15]_0\(15 downto 0) => \SRL_SIG_reg[1][15]\(15 downto 0),
      ap_clk => ap_clk,
      push => push,
      \width_reg_160_reg[0]\ => \addr_reg_n_9_[0]\
    );
\addr[0]_i_1__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B7F74808"
    )
        port map (
      I0 => push,
      I1 => HwReg_layerWidth_2_val_c26_empty_n,
      I2 => \mOutPtr_reg[2]_0\,
      I3 => addr15_in,
      I4 => \addr_reg_n_9_[0]\,
      O => \addr[0]_i_1__26_n_9\
    );
\addr[0]_i_2__26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[0]\,
      I1 => \mOutPtr_reg_n_9_[2]\,
      I2 => \mOutPtr_reg_n_9_[1]\,
      O => addr15_in
    );
\addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[0]_i_1__26_n_9\,
      Q => \addr_reg_n_9_[0]\,
      R => full_n_reg_0
    );
\empty_n_i_1__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFBFF0000"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[2]\,
      I1 => \mOutPtr_reg_n_9_[0]\,
      I2 => \mOutPtr_reg_n_9_[1]\,
      I3 => \mOutPtr_reg[2]_0\,
      I4 => HwReg_layerWidth_2_val_c26_empty_n,
      I5 => push,
      O => \empty_n_i_1__26_n_9\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__26_n_9\,
      Q => HwReg_layerWidth_2_val_c26_empty_n,
      R => full_n_reg_0
    );
\full_n_i_1__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFBFFFBFF0000"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[2]\,
      I1 => \mOutPtr_reg_n_9_[0]\,
      I2 => \mOutPtr_reg_n_9_[1]\,
      I3 => p_9_in,
      I4 => p_6_in,
      I5 => \^hwreg_layerwidth_2_val_c26_full_n\,
      O => \full_n_i_1__26_n_9\
    );
\full_n_i_2__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => push,
      I1 => \mOutPtr_reg[2]_0\,
      I2 => HwReg_layerWidth_2_val_c26_empty_n,
      O => p_9_in
    );
\full_n_i_3__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \mOutPtr_reg[2]_0\,
      I1 => HwReg_layerWidth_2_val_c26_empty_n,
      I2 => push,
      O => p_6_in
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__26_n_9\,
      Q => \^hwreg_layerwidth_2_val_c26_full_n\,
      S => full_n_reg_0
    );
\mOutPtr[0]_i_1__26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \mOutPtr_reg[2]_0\,
      I1 => HwReg_layerWidth_2_val_c26_empty_n,
      I2 => push,
      I3 => \mOutPtr_reg_n_9_[0]\,
      O => \mOutPtr[0]_i_1__26_n_9\
    );
\mOutPtr[1]_i_1__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[0]\,
      I1 => push,
      I2 => HwReg_layerWidth_2_val_c26_empty_n,
      I3 => \mOutPtr_reg[2]_0\,
      I4 => \mOutPtr_reg_n_9_[1]\,
      O => \mOutPtr[1]_i_1__26_n_9\
    );
\mOutPtr[2]_i_1__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[0]\,
      I1 => \mOutPtr_reg_n_9_[1]\,
      I2 => push,
      I3 => HwReg_layerWidth_2_val_c26_empty_n,
      I4 => \mOutPtr_reg[2]_0\,
      I5 => \mOutPtr_reg_n_9_[2]\,
      O => \mOutPtr[2]_i_1__26_n_9\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__26_n_9\,
      Q => \mOutPtr_reg_n_9_[0]\,
      R => full_n_reg_0
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__26_n_9\,
      Q => \mOutPtr_reg_n_9_[1]\,
      R => full_n_reg_0
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__26_n_9\,
      Q => \mOutPtr_reg_n_9_[2]\,
      R => full_n_reg_0
    );
\width_reg_160[11]_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"777FFFFF"
    )
        port map (
      I0 => HwReg_layerWidth_2_val_c26_empty_n,
      I1 => HwReg_layerHeight_2_val_c34_empty_n,
      I2 => start_once_reg,
      I3 => start_for_v_mix_upsample_false_U0_full_n,
      I4 => v_mix_yuv2rgb_false_U0_ap_start,
      O => empty_n_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_fifo_w16_d2_S_37 is
  port (
    empty_n_reg_0 : out STD_LOGIC;
    HwReg_layerWidth_2_val_c27_full_n : out STD_LOGIC;
    \SRL_SIG_reg[1][15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    HwReg_layerHeight_2_val_c35_empty_n : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    start_for_v_mix_yuv2rgb_false_U0_full_n : in STD_LOGIC;
    v_mix_422_to_444_false_U0_ap_start : in STD_LOGIC;
    \mOutPtr_reg[2]_0\ : in STD_LOGIC;
    \addr_reg[0]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \SRL_SIG_reg[0][15]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_design_v_mix_0_0_fifo_w16_d2_S_37 : entity is "main_design_v_mix_0_0_fifo_w16_d2_S";
end main_design_v_mix_0_0_fifo_w16_d2_S_37;

architecture STRUCTURE of main_design_v_mix_0_0_fifo_w16_d2_S_37 is
  signal HwReg_layerWidth_2_val_c27_empty_n : STD_LOGIC;
  signal \^hwreg_layerwidth_2_val_c27_full_n\ : STD_LOGIC;
  signal addr15_in : STD_LOGIC;
  signal \addr[0]_i_1__23_n_9\ : STD_LOGIC;
  signal \addr_reg_n_9_[0]\ : STD_LOGIC;
  signal \empty_n_i_1__23_n_9\ : STD_LOGIC;
  signal \full_n_i_1__23_n_9\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__23_n_9\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__23_n_9\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__23_n_9\ : STD_LOGIC;
  signal \mOutPtr_reg_n_9_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_9_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_9_[2]\ : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal push : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \addr[0]_i_1__23\ : label is "soft_lutpair677";
  attribute SOFT_HLUTNM of \full_n_i_2__11\ : label is "soft_lutpair677";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__23\ : label is "soft_lutpair676";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__23\ : label is "soft_lutpair676";
begin
  HwReg_layerWidth_2_val_c27_full_n <= \^hwreg_layerwidth_2_val_c27_full_n\;
U_main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg: entity work.main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg_93
     port map (
      D(15 downto 0) => D(15 downto 0),
      HwReg_layerWidth_2_val_c27_full_n => \^hwreg_layerwidth_2_val_c27_full_n\,
      \SRL_SIG_reg[0][15]_0\ => \SRL_SIG_reg[0][15]\,
      \SRL_SIG_reg[1][15]_0\(15 downto 0) => \SRL_SIG_reg[1][15]\(15 downto 0),
      ap_clk => ap_clk,
      push => push,
      \width_reg_160_reg[0]\ => \addr_reg_n_9_[0]\
    );
\addr[0]_i_1__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B7F74808"
    )
        port map (
      I0 => push,
      I1 => HwReg_layerWidth_2_val_c27_empty_n,
      I2 => \mOutPtr_reg[2]_0\,
      I3 => addr15_in,
      I4 => \addr_reg_n_9_[0]\,
      O => \addr[0]_i_1__23_n_9\
    );
\addr[0]_i_2__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[0]\,
      I1 => \mOutPtr_reg_n_9_[2]\,
      I2 => \mOutPtr_reg_n_9_[1]\,
      O => addr15_in
    );
\addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[0]_i_1__23_n_9\,
      Q => \addr_reg_n_9_[0]\,
      R => \addr_reg[0]_0\
    );
\empty_n_i_1__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFBFF0000"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[2]\,
      I1 => \mOutPtr_reg_n_9_[0]\,
      I2 => \mOutPtr_reg_n_9_[1]\,
      I3 => \mOutPtr_reg[2]_0\,
      I4 => HwReg_layerWidth_2_val_c27_empty_n,
      I5 => push,
      O => \empty_n_i_1__23_n_9\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__23_n_9\,
      Q => HwReg_layerWidth_2_val_c27_empty_n,
      R => \addr_reg[0]_0\
    );
\full_n_i_1__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFBFFFBFF0000"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[2]\,
      I1 => \mOutPtr_reg_n_9_[0]\,
      I2 => \mOutPtr_reg_n_9_[1]\,
      I3 => p_9_in,
      I4 => p_6_in,
      I5 => \^hwreg_layerwidth_2_val_c27_full_n\,
      O => \full_n_i_1__23_n_9\
    );
\full_n_i_2__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => push,
      I1 => \mOutPtr_reg[2]_0\,
      I2 => HwReg_layerWidth_2_val_c27_empty_n,
      O => p_9_in
    );
\full_n_i_3__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \mOutPtr_reg[2]_0\,
      I1 => HwReg_layerWidth_2_val_c27_empty_n,
      I2 => push,
      O => p_6_in
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__23_n_9\,
      Q => \^hwreg_layerwidth_2_val_c27_full_n\,
      S => \addr_reg[0]_0\
    );
\mOutPtr[0]_i_1__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \mOutPtr_reg[2]_0\,
      I1 => HwReg_layerWidth_2_val_c27_empty_n,
      I2 => push,
      I3 => \mOutPtr_reg_n_9_[0]\,
      O => \mOutPtr[0]_i_1__23_n_9\
    );
\mOutPtr[1]_i_1__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[0]\,
      I1 => push,
      I2 => HwReg_layerWidth_2_val_c27_empty_n,
      I3 => \mOutPtr_reg[2]_0\,
      I4 => \mOutPtr_reg_n_9_[1]\,
      O => \mOutPtr[1]_i_1__23_n_9\
    );
\mOutPtr[2]_i_1__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[0]\,
      I1 => \mOutPtr_reg_n_9_[1]\,
      I2 => push,
      I3 => HwReg_layerWidth_2_val_c27_empty_n,
      I4 => \mOutPtr_reg[2]_0\,
      I5 => \mOutPtr_reg_n_9_[2]\,
      O => \mOutPtr[2]_i_1__23_n_9\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__23_n_9\,
      Q => \mOutPtr_reg_n_9_[0]\,
      R => \addr_reg[0]_0\
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__23_n_9\,
      Q => \mOutPtr_reg_n_9_[1]\,
      R => \addr_reg[0]_0\
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__23_n_9\,
      Q => \mOutPtr_reg_n_9_[2]\,
      R => \addr_reg[0]_0\
    );
\width_reg_160[11]_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"777FFFFF"
    )
        port map (
      I0 => HwReg_layerWidth_2_val_c27_empty_n,
      I1 => HwReg_layerHeight_2_val_c35_empty_n,
      I2 => start_once_reg,
      I3 => start_for_v_mix_yuv2rgb_false_U0_full_n,
      I4 => v_mix_422_to_444_false_U0_ap_start,
      O => empty_n_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_fifo_w16_d2_S_38 is
  port (
    empty_n_reg_0 : out STD_LOGIC;
    HwReg_layerWidth_2_val_c28_full_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    HwReg_layerHeight_2_val_c36_empty_n : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    start_for_v_mix_422_to_444_false_U0_full_n : in STD_LOGIC;
    v_mix_420_to_422_false_U0_ap_start : in STD_LOGIC;
    \mOutPtr_reg[2]_0\ : in STD_LOGIC;
    full_n_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \SRL_SIG_reg[0][15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \SRL_SIG_reg[0][15]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_design_v_mix_0_0_fifo_w16_d2_S_38 : entity is "main_design_v_mix_0_0_fifo_w16_d2_S";
end main_design_v_mix_0_0_fifo_w16_d2_S_38;

architecture STRUCTURE of main_design_v_mix_0_0_fifo_w16_d2_S_38 is
  signal HwReg_layerWidth_2_val_c28_empty_n : STD_LOGIC;
  signal \^hwreg_layerwidth_2_val_c28_full_n\ : STD_LOGIC;
  signal addr15_in : STD_LOGIC;
  signal \addr[0]_i_1__20_n_9\ : STD_LOGIC;
  signal \addr_reg_n_9_[0]\ : STD_LOGIC;
  signal \empty_n_i_1__20_n_9\ : STD_LOGIC;
  signal \full_n_i_1__20_n_9\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__20_n_9\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__20_n_9\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__20_n_9\ : STD_LOGIC;
  signal \mOutPtr_reg_n_9_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_9_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_9_[2]\ : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal push : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \addr[0]_i_1__20\ : label is "soft_lutpair687";
  attribute SOFT_HLUTNM of \full_n_i_2__9\ : label is "soft_lutpair687";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__20\ : label is "soft_lutpair686";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__20\ : label is "soft_lutpair686";
begin
  HwReg_layerWidth_2_val_c28_full_n <= \^hwreg_layerwidth_2_val_c28_full_n\;
U_main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg: entity work.main_design_v_mix_0_0_fifo_w16_d2_S_ShiftReg
     port map (
      D(15 downto 0) => D(15 downto 0),
      HwReg_layerWidth_2_val_c28_full_n => \^hwreg_layerwidth_2_val_c28_full_n\,
      \SRL_SIG_reg[0][15]_0\(0) => \SRL_SIG_reg[0][15]_0\(0),
      \SRL_SIG_reg[0][15]_1\(15 downto 0) => \SRL_SIG_reg[0][15]\(15 downto 0),
      ap_clk => ap_clk,
      push => push,
      \width_reg_160_reg[0]\ => \addr_reg_n_9_[0]\
    );
\addr[0]_i_1__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B7F74808"
    )
        port map (
      I0 => push,
      I1 => HwReg_layerWidth_2_val_c28_empty_n,
      I2 => \mOutPtr_reg[2]_0\,
      I3 => addr15_in,
      I4 => \addr_reg_n_9_[0]\,
      O => \addr[0]_i_1__20_n_9\
    );
\addr[0]_i_2__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[0]\,
      I1 => \mOutPtr_reg_n_9_[2]\,
      I2 => \mOutPtr_reg_n_9_[1]\,
      O => addr15_in
    );
\addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[0]_i_1__20_n_9\,
      Q => \addr_reg_n_9_[0]\,
      R => full_n_reg_0
    );
\empty_n_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFBFF0000"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[2]\,
      I1 => \mOutPtr_reg_n_9_[0]\,
      I2 => \mOutPtr_reg_n_9_[1]\,
      I3 => \mOutPtr_reg[2]_0\,
      I4 => HwReg_layerWidth_2_val_c28_empty_n,
      I5 => push,
      O => \empty_n_i_1__20_n_9\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__20_n_9\,
      Q => HwReg_layerWidth_2_val_c28_empty_n,
      R => full_n_reg_0
    );
\full_n_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFBFFFBFF0000"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[2]\,
      I1 => \mOutPtr_reg_n_9_[0]\,
      I2 => \mOutPtr_reg_n_9_[1]\,
      I3 => p_9_in,
      I4 => p_6_in,
      I5 => \^hwreg_layerwidth_2_val_c28_full_n\,
      O => \full_n_i_1__20_n_9\
    );
\full_n_i_2__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => push,
      I1 => \mOutPtr_reg[2]_0\,
      I2 => HwReg_layerWidth_2_val_c28_empty_n,
      O => p_9_in
    );
\full_n_i_3__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \mOutPtr_reg[2]_0\,
      I1 => HwReg_layerWidth_2_val_c28_empty_n,
      I2 => push,
      O => p_6_in
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__20_n_9\,
      Q => \^hwreg_layerwidth_2_val_c28_full_n\,
      S => full_n_reg_0
    );
\mOutPtr[0]_i_1__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \mOutPtr_reg[2]_0\,
      I1 => HwReg_layerWidth_2_val_c28_empty_n,
      I2 => push,
      I3 => \mOutPtr_reg_n_9_[0]\,
      O => \mOutPtr[0]_i_1__20_n_9\
    );
\mOutPtr[1]_i_1__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[0]\,
      I1 => push,
      I2 => HwReg_layerWidth_2_val_c28_empty_n,
      I3 => \mOutPtr_reg[2]_0\,
      I4 => \mOutPtr_reg_n_9_[1]\,
      O => \mOutPtr[1]_i_1__20_n_9\
    );
\mOutPtr[2]_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[0]\,
      I1 => \mOutPtr_reg_n_9_[1]\,
      I2 => push,
      I3 => HwReg_layerWidth_2_val_c28_empty_n,
      I4 => \mOutPtr_reg[2]_0\,
      I5 => \mOutPtr_reg_n_9_[2]\,
      O => \mOutPtr[2]_i_1__20_n_9\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__20_n_9\,
      Q => \mOutPtr_reg_n_9_[0]\,
      R => full_n_reg_0
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__20_n_9\,
      Q => \mOutPtr_reg_n_9_[1]\,
      R => full_n_reg_0
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__20_n_9\,
      Q => \mOutPtr_reg_n_9_[2]\,
      R => full_n_reg_0
    );
\width_reg_160[11]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"777FFFFF"
    )
        port map (
      I0 => HwReg_layerWidth_2_val_c28_empty_n,
      I1 => HwReg_layerHeight_2_val_c36_empty_n,
      I2 => start_once_reg,
      I3 => start_for_v_mix_422_to_444_false_U0_full_n,
      I4 => v_mix_420_to_422_false_U0_ap_start,
      O => empty_n_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_fifo_w16_d3_S is
  port (
    HwReg_layerHeight_2_val_c_empty_n : out STD_LOGIC;
    HwReg_layerHeight_2_val_c_full_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \addr_reg[0]_0\ : out STD_LOGIC;
    \addr_reg[0]_1\ : out STD_LOGIC;
    \addr_reg[0]_2\ : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \addr_reg[0]_3\ : out STD_LOGIC;
    \addr_reg[0]_4\ : out STD_LOGIC;
    \addr_reg[0]_5\ : out STD_LOGIC;
    \addr_reg[0]_6\ : out STD_LOGIC;
    \addr_reg[0]_7\ : out STD_LOGIC;
    \addr_reg[0]_8\ : out STD_LOGIC;
    \addr_reg[0]_9\ : out STD_LOGIC;
    \addr_reg[0]_10\ : out STD_LOGIC;
    full_n_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \shl_ln449_reg_269_reg[5]\ : in STD_LOGIC;
    \shl_ln449_reg_269_reg[5]_0\ : in STD_LOGIC;
    \shl_ln449_reg_269_reg[5]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \addr_reg[0]_11\ : in STD_LOGIC;
    v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read : in STD_LOGIC;
    push : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end main_design_v_mix_0_0_fifo_w16_d3_S;

architecture STRUCTURE of main_design_v_mix_0_0_fifo_w16_d3_S is
  signal \^hwreg_layerheight_2_val_c_empty_n\ : STD_LOGIC;
  signal \^hwreg_layerheight_2_val_c_full_n\ : STD_LOGIC;
  signal HwReg_layerHeight_2_val_c_num_data_valid : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \addr[0]_i_1_n_9\ : STD_LOGIC;
  signal \addr[0]_i_2__42_n_9\ : STD_LOGIC;
  signal \addr[1]_i_1_n_9\ : STD_LOGIC;
  signal \addr[1]_i_2_n_9\ : STD_LOGIC;
  signal \empty_n_i_1__64_n_9\ : STD_LOGIC;
  signal \full_n_i_1__60_n_9\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_9\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_9\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_9\ : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \addr[0]_i_2__42\ : label is "soft_lutpair555";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1\ : label is "soft_lutpair556";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1\ : label is "soft_lutpair555";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_3__20\ : label is "soft_lutpair556";
begin
  HwReg_layerHeight_2_val_c_empty_n <= \^hwreg_layerheight_2_val_c_empty_n\;
  HwReg_layerHeight_2_val_c_full_n <= \^hwreg_layerheight_2_val_c_full_n\;
U_main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg: entity work.main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg_103
     port map (
      D(1 downto 0) => D(1 downto 0),
      addr(1 downto 0) => addr(1 downto 0),
      \addr_reg[0]\ => \addr_reg[0]_0\,
      \addr_reg[0]_0\ => \addr_reg[0]_1\,
      \addr_reg[0]_1\ => \addr_reg[0]_2\,
      \addr_reg[0]_2\ => \addr_reg[0]_3\,
      \addr_reg[0]_3\ => \addr_reg[0]_4\,
      \addr_reg[0]_4\ => \addr_reg[0]_5\,
      \addr_reg[0]_5\ => \addr_reg[0]_6\,
      \addr_reg[0]_6\ => \addr_reg[0]_7\,
      \addr_reg[0]_7\ => \addr_reg[0]_8\,
      \addr_reg[0]_8\ => \addr_reg[0]_9\,
      \addr_reg[0]_9\ => \addr_reg[0]_10\,
      ap_clk => ap_clk,
      \in\(15 downto 0) => \in\(15 downto 0),
      \out\(9 downto 0) => \out\(9 downto 0),
      push => push,
      \shl_ln449_reg_269_reg[5]\ => \shl_ln449_reg_269_reg[5]\,
      \shl_ln449_reg_269_reg[5]_0\ => \shl_ln449_reg_269_reg[5]_0\,
      \shl_ln449_reg_269_reg[5]_1\(2 downto 0) => \shl_ln449_reg_269_reg[5]_1\(2 downto 0)
    );
\addr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"87FFF7FF78000800"
    )
        port map (
      I0 => \^hwreg_layerheight_2_val_c_full_n\,
      I1 => \addr_reg[0]_11\,
      I2 => v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read,
      I3 => \^hwreg_layerheight_2_val_c_empty_n\,
      I4 => \addr[0]_i_2__42_n_9\,
      I5 => addr(0),
      O => \addr[0]_i_1_n_9\
    );
\addr[0]_i_2__42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => HwReg_layerHeight_2_val_c_num_data_valid(0),
      I1 => HwReg_layerHeight_2_val_c_num_data_valid(1),
      I2 => HwReg_layerHeight_2_val_c_num_data_valid(2),
      O => \addr[0]_i_2__42_n_9\
    );
\addr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78FF8700"
    )
        port map (
      I0 => \^hwreg_layerheight_2_val_c_empty_n\,
      I1 => p_9_in,
      I2 => addr(0),
      I3 => \addr[1]_i_2_n_9\,
      I4 => addr(1),
      O => \addr[1]_i_1_n_9\
    );
\addr[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAA2AAA2AAA2"
    )
        port map (
      I0 => p_6_in,
      I1 => HwReg_layerHeight_2_val_c_num_data_valid(0),
      I2 => HwReg_layerHeight_2_val_c_num_data_valid(1),
      I3 => HwReg_layerHeight_2_val_c_num_data_valid(2),
      I4 => \^hwreg_layerheight_2_val_c_empty_n\,
      I5 => p_9_in,
      O => \addr[1]_i_2_n_9\
    );
\addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[0]_i_1_n_9\,
      Q => addr(0),
      R => full_n_reg_0
    );
\addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[1]_i_1_n_9\,
      Q => addr(1),
      R => full_n_reg_0
    );
\empty_n_i_1__64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDFFFFFF0000"
    )
        port map (
      I0 => HwReg_layerHeight_2_val_c_num_data_valid(0),
      I1 => HwReg_layerHeight_2_val_c_num_data_valid(1),
      I2 => HwReg_layerHeight_2_val_c_num_data_valid(2),
      I3 => p_6_in,
      I4 => p_9_in,
      I5 => \^hwreg_layerheight_2_val_c_empty_n\,
      O => \empty_n_i_1__64_n_9\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__64_n_9\,
      Q => \^hwreg_layerheight_2_val_c_empty_n\,
      R => full_n_reg_0
    );
\full_n_i_1__60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFFFFFAA8AAAAA"
    )
        port map (
      I0 => p_6_in,
      I1 => HwReg_layerHeight_2_val_c_num_data_valid(2),
      I2 => p_9_in,
      I3 => HwReg_layerHeight_2_val_c_num_data_valid(0),
      I4 => HwReg_layerHeight_2_val_c_num_data_valid(1),
      I5 => \^hwreg_layerheight_2_val_c_full_n\,
      O => \full_n_i_1__60_n_9\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__60_n_9\,
      Q => \^hwreg_layerheight_2_val_c_full_n\,
      S => full_n_reg_0
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => \addr_reg[0]_11\,
      I1 => \^hwreg_layerheight_2_val_c_full_n\,
      I2 => v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read,
      I3 => \^hwreg_layerheight_2_val_c_empty_n\,
      I4 => HwReg_layerHeight_2_val_c_num_data_valid(0),
      O => \mOutPtr[0]_i_1_n_9\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5BFBFBF2A404040"
    )
        port map (
      I0 => HwReg_layerHeight_2_val_c_num_data_valid(0),
      I1 => \^hwreg_layerheight_2_val_c_empty_n\,
      I2 => v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read,
      I3 => \^hwreg_layerheight_2_val_c_full_n\,
      I4 => \addr_reg[0]_11\,
      I5 => HwReg_layerHeight_2_val_c_num_data_valid(1),
      O => \mOutPtr[1]_i_1_n_9\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7E7F8180"
    )
        port map (
      I0 => HwReg_layerHeight_2_val_c_num_data_valid(0),
      I1 => HwReg_layerHeight_2_val_c_num_data_valid(1),
      I2 => p_9_in,
      I3 => p_6_in,
      I4 => HwReg_layerHeight_2_val_c_num_data_valid(2),
      O => \mOutPtr[2]_i_1_n_9\
    );
\mOutPtr[2]_i_2__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read,
      I1 => \^hwreg_layerheight_2_val_c_empty_n\,
      I2 => \addr_reg[0]_11\,
      I3 => \^hwreg_layerheight_2_val_c_full_n\,
      O => p_9_in
    );
\mOutPtr[2]_i_3__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \addr_reg[0]_11\,
      I1 => \^hwreg_layerheight_2_val_c_full_n\,
      I2 => v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read,
      I3 => \^hwreg_layerheight_2_val_c_empty_n\,
      O => p_6_in
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_9\,
      Q => HwReg_layerHeight_2_val_c_num_data_valid(0),
      R => full_n_reg_0
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_9\,
      Q => HwReg_layerHeight_2_val_c_num_data_valid(1),
      R => full_n_reg_0
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_9\,
      Q => HwReg_layerHeight_2_val_c_num_data_valid(2),
      R => full_n_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_fifo_w16_d3_S_39 is
  port (
    HwReg_layerWidth_2_val_c_empty_n : out STD_LOGIC;
    HwReg_layerWidth_2_val_c_full_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \addr_reg[0]_0\ : out STD_LOGIC;
    \addr_reg[0]_1\ : out STD_LOGIC;
    \addr_reg[0]_2\ : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \addr_reg[0]_3\ : out STD_LOGIC;
    \addr_reg[0]_4\ : out STD_LOGIC;
    \addr_reg[0]_5\ : out STD_LOGIC;
    \addr_reg[0]_6\ : out STD_LOGIC;
    \addr_reg[0]_7\ : out STD_LOGIC;
    \addr_reg[0]_8\ : out STD_LOGIC;
    \addr_reg[0]_9\ : out STD_LOGIC;
    \addr_reg[0]_10\ : out STD_LOGIC;
    full_n_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \shl_ln450_reg_274_reg[5]\ : in STD_LOGIC;
    \shl_ln450_reg_274_reg[5]_0\ : in STD_LOGIC;
    \shl_ln450_reg_274_reg[5]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \addr_reg[0]_11\ : in STD_LOGIC;
    v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read : in STD_LOGIC;
    push : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_design_v_mix_0_0_fifo_w16_d3_S_39 : entity is "main_design_v_mix_0_0_fifo_w16_d3_S";
end main_design_v_mix_0_0_fifo_w16_d3_S_39;

architecture STRUCTURE of main_design_v_mix_0_0_fifo_w16_d3_S_39 is
  signal \^hwreg_layerwidth_2_val_c_empty_n\ : STD_LOGIC;
  signal \^hwreg_layerwidth_2_val_c_full_n\ : STD_LOGIC;
  signal HwReg_layerWidth_2_val_c_num_data_valid : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \addr[0]_i_1_n_9\ : STD_LOGIC;
  signal \addr[0]_i_2__41_n_9\ : STD_LOGIC;
  signal \addr[1]_i_1_n_9\ : STD_LOGIC;
  signal \addr[1]_i_2__0_n_9\ : STD_LOGIC;
  signal \empty_n_i_1__65_n_9\ : STD_LOGIC;
  signal \full_n_i_1__61_n_9\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_9\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_9\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_9\ : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \addr[0]_i_2__41\ : label is "soft_lutpair688";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1\ : label is "soft_lutpair689";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1\ : label is "soft_lutpair688";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_3__21\ : label is "soft_lutpair689";
begin
  HwReg_layerWidth_2_val_c_empty_n <= \^hwreg_layerwidth_2_val_c_empty_n\;
  HwReg_layerWidth_2_val_c_full_n <= \^hwreg_layerwidth_2_val_c_full_n\;
U_main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg: entity work.main_design_v_mix_0_0_fifo_w16_d3_S_ShiftReg
     port map (
      D(1 downto 0) => D(1 downto 0),
      addr(1 downto 0) => addr(1 downto 0),
      \addr_reg[0]\ => \addr_reg[0]_0\,
      \addr_reg[0]_0\ => \addr_reg[0]_1\,
      \addr_reg[0]_1\ => \addr_reg[0]_2\,
      \addr_reg[0]_2\ => \addr_reg[0]_3\,
      \addr_reg[0]_3\ => \addr_reg[0]_4\,
      \addr_reg[0]_4\ => \addr_reg[0]_5\,
      \addr_reg[0]_5\ => \addr_reg[0]_6\,
      \addr_reg[0]_6\ => \addr_reg[0]_7\,
      \addr_reg[0]_7\ => \addr_reg[0]_8\,
      \addr_reg[0]_8\ => \addr_reg[0]_9\,
      \addr_reg[0]_9\ => \addr_reg[0]_10\,
      ap_clk => ap_clk,
      \in\(15 downto 0) => \in\(15 downto 0),
      \out\(9 downto 0) => \out\(9 downto 0),
      push => push,
      \shl_ln450_reg_274_reg[5]\ => \shl_ln450_reg_274_reg[5]\,
      \shl_ln450_reg_274_reg[5]_0\ => \shl_ln450_reg_274_reg[5]_0\,
      \shl_ln450_reg_274_reg[5]_1\(2 downto 0) => \shl_ln450_reg_274_reg[5]_1\(2 downto 0)
    );
\addr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"87FFF7FF78000800"
    )
        port map (
      I0 => \^hwreg_layerwidth_2_val_c_full_n\,
      I1 => \addr_reg[0]_11\,
      I2 => v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read,
      I3 => \^hwreg_layerwidth_2_val_c_empty_n\,
      I4 => \addr[0]_i_2__41_n_9\,
      I5 => addr(0),
      O => \addr[0]_i_1_n_9\
    );
\addr[0]_i_2__41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => HwReg_layerWidth_2_val_c_num_data_valid(0),
      I1 => HwReg_layerWidth_2_val_c_num_data_valid(1),
      I2 => HwReg_layerWidth_2_val_c_num_data_valid(2),
      O => \addr[0]_i_2__41_n_9\
    );
\addr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78FF8700"
    )
        port map (
      I0 => \^hwreg_layerwidth_2_val_c_empty_n\,
      I1 => p_9_in,
      I2 => addr(0),
      I3 => \addr[1]_i_2__0_n_9\,
      I4 => addr(1),
      O => \addr[1]_i_1_n_9\
    );
\addr[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAA2AAA2AAA2"
    )
        port map (
      I0 => p_6_in,
      I1 => HwReg_layerWidth_2_val_c_num_data_valid(0),
      I2 => HwReg_layerWidth_2_val_c_num_data_valid(1),
      I3 => HwReg_layerWidth_2_val_c_num_data_valid(2),
      I4 => \^hwreg_layerwidth_2_val_c_empty_n\,
      I5 => p_9_in,
      O => \addr[1]_i_2__0_n_9\
    );
\addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[0]_i_1_n_9\,
      Q => addr(0),
      R => full_n_reg_0
    );
\addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[1]_i_1_n_9\,
      Q => addr(1),
      R => full_n_reg_0
    );
\empty_n_i_1__65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDFFFFFF0000"
    )
        port map (
      I0 => HwReg_layerWidth_2_val_c_num_data_valid(0),
      I1 => HwReg_layerWidth_2_val_c_num_data_valid(1),
      I2 => HwReg_layerWidth_2_val_c_num_data_valid(2),
      I3 => p_6_in,
      I4 => p_9_in,
      I5 => \^hwreg_layerwidth_2_val_c_empty_n\,
      O => \empty_n_i_1__65_n_9\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__65_n_9\,
      Q => \^hwreg_layerwidth_2_val_c_empty_n\,
      R => full_n_reg_0
    );
\full_n_i_1__61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFFFFFAA8AAAAA"
    )
        port map (
      I0 => p_6_in,
      I1 => HwReg_layerWidth_2_val_c_num_data_valid(2),
      I2 => p_9_in,
      I3 => HwReg_layerWidth_2_val_c_num_data_valid(0),
      I4 => HwReg_layerWidth_2_val_c_num_data_valid(1),
      I5 => \^hwreg_layerwidth_2_val_c_full_n\,
      O => \full_n_i_1__61_n_9\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__61_n_9\,
      Q => \^hwreg_layerwidth_2_val_c_full_n\,
      S => full_n_reg_0
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => \addr_reg[0]_11\,
      I1 => \^hwreg_layerwidth_2_val_c_full_n\,
      I2 => v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read,
      I3 => \^hwreg_layerwidth_2_val_c_empty_n\,
      I4 => HwReg_layerWidth_2_val_c_num_data_valid(0),
      O => \mOutPtr[0]_i_1_n_9\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5BFBFBF2A404040"
    )
        port map (
      I0 => HwReg_layerWidth_2_val_c_num_data_valid(0),
      I1 => \^hwreg_layerwidth_2_val_c_empty_n\,
      I2 => v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read,
      I3 => \^hwreg_layerwidth_2_val_c_full_n\,
      I4 => \addr_reg[0]_11\,
      I5 => HwReg_layerWidth_2_val_c_num_data_valid(1),
      O => \mOutPtr[1]_i_1_n_9\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7E7F8180"
    )
        port map (
      I0 => HwReg_layerWidth_2_val_c_num_data_valid(0),
      I1 => HwReg_layerWidth_2_val_c_num_data_valid(1),
      I2 => p_9_in,
      I3 => p_6_in,
      I4 => HwReg_layerWidth_2_val_c_num_data_valid(2),
      O => \mOutPtr[2]_i_1_n_9\
    );
\mOutPtr[2]_i_2__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read,
      I1 => \^hwreg_layerwidth_2_val_c_empty_n\,
      I2 => \addr_reg[0]_11\,
      I3 => \^hwreg_layerwidth_2_val_c_full_n\,
      O => p_9_in
    );
\mOutPtr[2]_i_3__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \addr_reg[0]_11\,
      I1 => \^hwreg_layerwidth_2_val_c_full_n\,
      I2 => v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read,
      I3 => \^hwreg_layerwidth_2_val_c_empty_n\,
      O => p_6_in
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_9\,
      Q => HwReg_layerWidth_2_val_c_num_data_valid(0),
      R => full_n_reg_0
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_9\,
      Q => HwReg_layerWidth_2_val_c_num_data_valid(1),
      R => full_n_reg_0
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_9\,
      Q => HwReg_layerWidth_2_val_c_num_data_valid(2),
      R => full_n_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_fifo_w16_d7_S is
  port (
    HwReg_layerStartX_1_val17_c_empty_n : out STD_LOGIC;
    HwReg_layerStartX_1_val17_c_full_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read : in STD_LOGIC;
    entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write : in STD_LOGIC;
    \layerStartX_reg_309_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end main_design_v_mix_0_0_fifo_w16_d7_S;

architecture STRUCTURE of main_design_v_mix_0_0_fifo_w16_d7_S is
  signal \^hwreg_layerstartx_1_val17_c_empty_n\ : STD_LOGIC;
  signal \^hwreg_layerstartx_1_val17_c_full_n\ : STD_LOGIC;
  signal HwReg_layerStartX_1_val17_c_num_data_valid : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal addr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \addr[0]_i_1_n_9\ : STD_LOGIC;
  signal \addr[1]_i_1_n_9\ : STD_LOGIC;
  signal \addr[2]_i_1_n_9\ : STD_LOGIC;
  signal \addr[2]_i_3__0_n_9\ : STD_LOGIC;
  signal \empty_n_i_1__51_n_9\ : STD_LOGIC;
  signal \empty_n_i_2__2_n_9\ : STD_LOGIC;
  signal \full_n_i_1__71_n_9\ : STD_LOGIC;
  signal \full_n_i_2__18_n_9\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__37_n_9\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__37_n_9\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__37_n_9\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__0_n_9\ : STD_LOGIC;
  signal \mOutPtr[3]_i_2__0_n_9\ : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \addr[0]_i_1\ : label is "soft_lutpair578";
  attribute SOFT_HLUTNM of \addr[1]_i_1\ : label is "soft_lutpair578";
  attribute SOFT_HLUTNM of \addr[2]_i_2__0\ : label is "soft_lutpair579";
  attribute SOFT_HLUTNM of \empty_n_i_2__2\ : label is "soft_lutpair581";
  attribute SOFT_HLUTNM of \empty_n_i_3__0\ : label is "soft_lutpair579";
  attribute SOFT_HLUTNM of \full_n_i_2__18\ : label is "soft_lutpair577";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__37\ : label is "soft_lutpair581";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__37\ : label is "soft_lutpair580";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__37\ : label is "soft_lutpair580";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_2__0\ : label is "soft_lutpair577";
begin
  HwReg_layerStartX_1_val17_c_empty_n <= \^hwreg_layerstartx_1_val17_c_empty_n\;
  HwReg_layerStartX_1_val17_c_full_n <= \^hwreg_layerstartx_1_val17_c_full_n\;
U_main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg: entity work.main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg_102
     port map (
      addr(2 downto 0) => addr(2 downto 0),
      ap_clk => ap_clk,
      entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write => entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write,
      \layerStartX_reg_309_reg[0]\ => \^hwreg_layerstartx_1_val17_c_full_n\,
      \layerStartX_reg_309_reg[15]\(15 downto 0) => \layerStartX_reg_309_reg[15]\(15 downto 0),
      \out\(15 downto 0) => \out\(15 downto 0)
    );
\addr[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \addr[2]_i_3__0_n_9\,
      I1 => addr(0),
      O => \addr[0]_i_1_n_9\
    );
\addr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78FF8700"
    )
        port map (
      I0 => p_9_in,
      I1 => \^hwreg_layerstartx_1_val17_c_empty_n\,
      I2 => addr(0),
      I3 => \addr[2]_i_3__0_n_9\,
      I4 => addr(1),
      O => \addr[1]_i_1_n_9\
    );
\addr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FEAFFFF80150000"
    )
        port map (
      I0 => addr(1),
      I1 => \^hwreg_layerstartx_1_val17_c_empty_n\,
      I2 => p_9_in,
      I3 => addr(0),
      I4 => \addr[2]_i_3__0_n_9\,
      I5 => addr(2),
      O => \addr[2]_i_1_n_9\
    );
\addr[2]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read,
      I1 => \^hwreg_layerstartx_1_val17_c_empty_n\,
      I2 => \^hwreg_layerstartx_1_val17_c_full_n\,
      I3 => entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write,
      O => p_9_in
    );
\addr[2]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAA8AAA8AAA8"
    )
        port map (
      I0 => p_6_in,
      I1 => HwReg_layerStartX_1_val17_c_num_data_valid(3),
      I2 => HwReg_layerStartX_1_val17_c_num_data_valid(2),
      I3 => \empty_n_i_2__2_n_9\,
      I4 => \^hwreg_layerstartx_1_val17_c_empty_n\,
      I5 => p_9_in,
      O => \addr[2]_i_3__0_n_9\
    );
\addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[0]_i_1_n_9\,
      Q => addr(0),
      R => \mOutPtr_reg[0]_0\
    );
\addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[1]_i_1_n_9\,
      Q => addr(1),
      R => \mOutPtr_reg[0]_0\
    );
\addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[2]_i_1_n_9\,
      Q => addr(2),
      R => \mOutPtr_reg[0]_0\
    );
\empty_n_i_1__51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFFFFFF0000"
    )
        port map (
      I0 => HwReg_layerStartX_1_val17_c_num_data_valid(3),
      I1 => HwReg_layerStartX_1_val17_c_num_data_valid(2),
      I2 => \empty_n_i_2__2_n_9\,
      I3 => p_6_in,
      I4 => p_9_in,
      I5 => \^hwreg_layerstartx_1_val17_c_empty_n\,
      O => \empty_n_i_1__51_n_9\
    );
\empty_n_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => HwReg_layerStartX_1_val17_c_num_data_valid(1),
      I1 => HwReg_layerStartX_1_val17_c_num_data_valid(0),
      O => \empty_n_i_2__2_n_9\
    );
\empty_n_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^hwreg_layerstartx_1_val17_c_full_n\,
      I1 => entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write,
      I2 => v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read,
      I3 => \^hwreg_layerstartx_1_val17_c_empty_n\,
      O => p_6_in
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__51_n_9\,
      Q => \^hwreg_layerstartx_1_val17_c_empty_n\,
      R => \mOutPtr_reg[0]_0\
    );
\full_n_i_1__71\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F800"
    )
        port map (
      I0 => \^hwreg_layerstartx_1_val17_c_empty_n\,
      I1 => v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read,
      I2 => \^hwreg_layerstartx_1_val17_c_full_n\,
      I3 => \full_n_i_2__18_n_9\,
      O => \full_n_i_1__71_n_9\
    );
\full_n_i_2__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDFFFFF"
    )
        port map (
      I0 => HwReg_layerStartX_1_val17_c_num_data_valid(2),
      I1 => HwReg_layerStartX_1_val17_c_num_data_valid(3),
      I2 => p_9_in,
      I3 => HwReg_layerStartX_1_val17_c_num_data_valid(0),
      I4 => HwReg_layerStartX_1_val17_c_num_data_valid(1),
      O => \full_n_i_2__18_n_9\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__71_n_9\,
      Q => \^hwreg_layerstartx_1_val17_c_full_n\,
      S => \mOutPtr_reg[0]_0\
    );
\mOutPtr[0]_i_1__37\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => HwReg_layerStartX_1_val17_c_num_data_valid(0),
      O => \mOutPtr[0]_i_1__37_n_9\
    );
\mOutPtr[1]_i_1__37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => HwReg_layerStartX_1_val17_c_num_data_valid(1),
      I1 => HwReg_layerStartX_1_val17_c_num_data_valid(0),
      I2 => p_9_in,
      O => \mOutPtr[1]_i_1__37_n_9\
    );
\mOutPtr[2]_i_1__37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AA9"
    )
        port map (
      I0 => HwReg_layerStartX_1_val17_c_num_data_valid(2),
      I1 => HwReg_layerStartX_1_val17_c_num_data_valid(1),
      I2 => HwReg_layerStartX_1_val17_c_num_data_valid(0),
      I3 => p_9_in,
      O => \mOutPtr[2]_i_1__37_n_9\
    );
\mOutPtr[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \^hwreg_layerstartx_1_val17_c_empty_n\,
      I1 => v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read,
      I2 => entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write,
      I3 => \^hwreg_layerstartx_1_val17_c_full_n\,
      O => \mOutPtr[3]_i_1__0_n_9\
    );
\mOutPtr[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAA9"
    )
        port map (
      I0 => HwReg_layerStartX_1_val17_c_num_data_valid(3),
      I1 => HwReg_layerStartX_1_val17_c_num_data_valid(1),
      I2 => HwReg_layerStartX_1_val17_c_num_data_valid(0),
      I3 => p_9_in,
      I4 => HwReg_layerStartX_1_val17_c_num_data_valid(2),
      O => \mOutPtr[3]_i_2__0_n_9\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__0_n_9\,
      D => \mOutPtr[0]_i_1__37_n_9\,
      Q => HwReg_layerStartX_1_val17_c_num_data_valid(0),
      R => \mOutPtr_reg[0]_0\
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__0_n_9\,
      D => \mOutPtr[1]_i_1__37_n_9\,
      Q => HwReg_layerStartX_1_val17_c_num_data_valid(1),
      R => \mOutPtr_reg[0]_0\
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__0_n_9\,
      D => \mOutPtr[2]_i_1__37_n_9\,
      Q => HwReg_layerStartX_1_val17_c_num_data_valid(2),
      R => \mOutPtr_reg[0]_0\
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__0_n_9\,
      D => \mOutPtr[3]_i_2__0_n_9\,
      Q => HwReg_layerStartX_1_val17_c_num_data_valid(3),
      R => \mOutPtr_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_fifo_w16_d7_S_28 is
  port (
    HwReg_layerStartY_1_val19_c_empty_n : out STD_LOGIC;
    HwReg_layerStartY_1_val19_c_full_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read : in STD_LOGIC;
    entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write : in STD_LOGIC;
    \layerStartY_reg_303_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_design_v_mix_0_0_fifo_w16_d7_S_28 : entity is "main_design_v_mix_0_0_fifo_w16_d7_S";
end main_design_v_mix_0_0_fifo_w16_d7_S_28;

architecture STRUCTURE of main_design_v_mix_0_0_fifo_w16_d7_S_28 is
  signal \^hwreg_layerstarty_1_val19_c_empty_n\ : STD_LOGIC;
  signal \^hwreg_layerstarty_1_val19_c_full_n\ : STD_LOGIC;
  signal HwReg_layerStartY_1_val19_c_num_data_valid : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal addr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \addr[0]_i_1_n_9\ : STD_LOGIC;
  signal \addr[1]_i_1_n_9\ : STD_LOGIC;
  signal \addr[2]_i_1_n_9\ : STD_LOGIC;
  signal \addr[2]_i_3__1_n_9\ : STD_LOGIC;
  signal \empty_n_i_1__52_n_9\ : STD_LOGIC;
  signal \empty_n_i_2__4_n_9\ : STD_LOGIC;
  signal \full_n_i_1__73_n_9\ : STD_LOGIC;
  signal \full_n_i_2__19_n_9\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__39_n_9\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__38_n_9\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__38_n_9\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__1_n_9\ : STD_LOGIC;
  signal \mOutPtr[3]_i_2__1_n_9\ : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \addr[0]_i_1\ : label is "soft_lutpair589";
  attribute SOFT_HLUTNM of \addr[1]_i_1\ : label is "soft_lutpair589";
  attribute SOFT_HLUTNM of \addr[2]_i_2__1\ : label is "soft_lutpair590";
  attribute SOFT_HLUTNM of \empty_n_i_2__4\ : label is "soft_lutpair592";
  attribute SOFT_HLUTNM of \empty_n_i_3__1\ : label is "soft_lutpair590";
  attribute SOFT_HLUTNM of \full_n_i_2__19\ : label is "soft_lutpair588";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__39\ : label is "soft_lutpair592";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__38\ : label is "soft_lutpair591";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__38\ : label is "soft_lutpair591";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_2__1\ : label is "soft_lutpair588";
begin
  HwReg_layerStartY_1_val19_c_empty_n <= \^hwreg_layerstarty_1_val19_c_empty_n\;
  HwReg_layerStartY_1_val19_c_full_n <= \^hwreg_layerstarty_1_val19_c_full_n\;
U_main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg: entity work.main_design_v_mix_0_0_fifo_w16_d7_S_ShiftReg
     port map (
      addr(2 downto 0) => addr(2 downto 0),
      ap_clk => ap_clk,
      entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write => entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write,
      \layerStartY_reg_303_reg[0]\ => \^hwreg_layerstarty_1_val19_c_full_n\,
      \layerStartY_reg_303_reg[15]\(15 downto 0) => \layerStartY_reg_303_reg[15]\(15 downto 0),
      \out\(15 downto 0) => \out\(15 downto 0)
    );
\addr[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \addr[2]_i_3__1_n_9\,
      I1 => addr(0),
      O => \addr[0]_i_1_n_9\
    );
\addr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78FF8700"
    )
        port map (
      I0 => p_9_in,
      I1 => \^hwreg_layerstarty_1_val19_c_empty_n\,
      I2 => addr(0),
      I3 => \addr[2]_i_3__1_n_9\,
      I4 => addr(1),
      O => \addr[1]_i_1_n_9\
    );
\addr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FEAFFFF80150000"
    )
        port map (
      I0 => addr(1),
      I1 => \^hwreg_layerstarty_1_val19_c_empty_n\,
      I2 => p_9_in,
      I3 => addr(0),
      I4 => \addr[2]_i_3__1_n_9\,
      I5 => addr(2),
      O => \addr[2]_i_1_n_9\
    );
\addr[2]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read,
      I1 => \^hwreg_layerstarty_1_val19_c_empty_n\,
      I2 => \^hwreg_layerstarty_1_val19_c_full_n\,
      I3 => entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write,
      O => p_9_in
    );
\addr[2]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAA8AAA8AAA8"
    )
        port map (
      I0 => p_6_in,
      I1 => HwReg_layerStartY_1_val19_c_num_data_valid(3),
      I2 => HwReg_layerStartY_1_val19_c_num_data_valid(2),
      I3 => \empty_n_i_2__4_n_9\,
      I4 => \^hwreg_layerstarty_1_val19_c_empty_n\,
      I5 => p_9_in,
      O => \addr[2]_i_3__1_n_9\
    );
\addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[0]_i_1_n_9\,
      Q => addr(0),
      R => \mOutPtr_reg[0]_0\
    );
\addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[1]_i_1_n_9\,
      Q => addr(1),
      R => \mOutPtr_reg[0]_0\
    );
\addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[2]_i_1_n_9\,
      Q => addr(2),
      R => \mOutPtr_reg[0]_0\
    );
\empty_n_i_1__52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFFFFFF0000"
    )
        port map (
      I0 => HwReg_layerStartY_1_val19_c_num_data_valid(3),
      I1 => HwReg_layerStartY_1_val19_c_num_data_valid(2),
      I2 => \empty_n_i_2__4_n_9\,
      I3 => p_6_in,
      I4 => p_9_in,
      I5 => \^hwreg_layerstarty_1_val19_c_empty_n\,
      O => \empty_n_i_1__52_n_9\
    );
\empty_n_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => HwReg_layerStartY_1_val19_c_num_data_valid(1),
      I1 => HwReg_layerStartY_1_val19_c_num_data_valid(0),
      O => \empty_n_i_2__4_n_9\
    );
\empty_n_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^hwreg_layerstarty_1_val19_c_full_n\,
      I1 => entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write,
      I2 => v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read,
      I3 => \^hwreg_layerstarty_1_val19_c_empty_n\,
      O => p_6_in
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__52_n_9\,
      Q => \^hwreg_layerstarty_1_val19_c_empty_n\,
      R => \mOutPtr_reg[0]_0\
    );
\full_n_i_1__73\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F800"
    )
        port map (
      I0 => \^hwreg_layerstarty_1_val19_c_empty_n\,
      I1 => v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read,
      I2 => \^hwreg_layerstarty_1_val19_c_full_n\,
      I3 => \full_n_i_2__19_n_9\,
      O => \full_n_i_1__73_n_9\
    );
\full_n_i_2__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDFFFFF"
    )
        port map (
      I0 => HwReg_layerStartY_1_val19_c_num_data_valid(2),
      I1 => HwReg_layerStartY_1_val19_c_num_data_valid(3),
      I2 => p_9_in,
      I3 => HwReg_layerStartY_1_val19_c_num_data_valid(0),
      I4 => HwReg_layerStartY_1_val19_c_num_data_valid(1),
      O => \full_n_i_2__19_n_9\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__73_n_9\,
      Q => \^hwreg_layerstarty_1_val19_c_full_n\,
      S => \mOutPtr_reg[0]_0\
    );
\mOutPtr[0]_i_1__39\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => HwReg_layerStartY_1_val19_c_num_data_valid(0),
      O => \mOutPtr[0]_i_1__39_n_9\
    );
\mOutPtr[1]_i_1__38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => HwReg_layerStartY_1_val19_c_num_data_valid(1),
      I1 => HwReg_layerStartY_1_val19_c_num_data_valid(0),
      I2 => p_9_in,
      O => \mOutPtr[1]_i_1__38_n_9\
    );
\mOutPtr[2]_i_1__38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AA9"
    )
        port map (
      I0 => HwReg_layerStartY_1_val19_c_num_data_valid(2),
      I1 => HwReg_layerStartY_1_val19_c_num_data_valid(1),
      I2 => HwReg_layerStartY_1_val19_c_num_data_valid(0),
      I3 => p_9_in,
      O => \mOutPtr[2]_i_1__38_n_9\
    );
\mOutPtr[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \^hwreg_layerstarty_1_val19_c_empty_n\,
      I1 => v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read,
      I2 => entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write,
      I3 => \^hwreg_layerstarty_1_val19_c_full_n\,
      O => \mOutPtr[3]_i_1__1_n_9\
    );
\mOutPtr[3]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAA9"
    )
        port map (
      I0 => HwReg_layerStartY_1_val19_c_num_data_valid(3),
      I1 => HwReg_layerStartY_1_val19_c_num_data_valid(1),
      I2 => HwReg_layerStartY_1_val19_c_num_data_valid(0),
      I3 => p_9_in,
      I4 => HwReg_layerStartY_1_val19_c_num_data_valid(2),
      O => \mOutPtr[3]_i_2__1_n_9\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__1_n_9\,
      D => \mOutPtr[0]_i_1__39_n_9\,
      Q => HwReg_layerStartY_1_val19_c_num_data_valid(0),
      R => \mOutPtr_reg[0]_0\
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__1_n_9\,
      D => \mOutPtr[1]_i_1__38_n_9\,
      Q => HwReg_layerStartY_1_val19_c_num_data_valid(1),
      R => \mOutPtr_reg[0]_0\
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__1_n_9\,
      D => \mOutPtr[2]_i_1__38_n_9\,
      Q => HwReg_layerStartY_1_val19_c_num_data_valid(2),
      R => \mOutPtr_reg[0]_0\
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__1_n_9\,
      D => \mOutPtr[3]_i_2__1_n_9\,
      Q => HwReg_layerStartY_1_val19_c_num_data_valid(3),
      R => \mOutPtr_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_fifo_w16_d8_S is
  port (
    HwReg_layerStartX_2_val18_c_full_n : out STD_LOGIC;
    v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \mOutPtr_reg[3]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    HwReg_layerScaleFactor_2_val26_c_empty_n : in STD_LOGIC;
    HwReg_layerEnable_val16_c_empty_n : in STD_LOGIC;
    \tmp_5_reg_279_reg[0]\ : in STD_LOGIC;
    \tmp_5_reg_279_reg[0]_0\ : in STD_LOGIC;
    entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write : in STD_LOGIC;
    \layerStartX_reg_263_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end main_design_v_mix_0_0_fifo_w16_d8_S;

architecture STRUCTURE of main_design_v_mix_0_0_fifo_w16_d8_S is
  signal HwReg_layerStartX_2_val18_c_empty_n : STD_LOGIC;
  signal \^hwreg_layerstartx_2_val18_c_full_n\ : STD_LOGIC;
  signal HwReg_layerStartX_2_val18_c_num_data_valid : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal addr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \addr[0]_i_1_n_9\ : STD_LOGIC;
  signal \addr[1]_i_1_n_9\ : STD_LOGIC;
  signal \addr[2]_i_1_n_9\ : STD_LOGIC;
  signal \addr[2]_i_3__3_n_9\ : STD_LOGIC;
  signal \empty_n_i_1__67_n_9\ : STD_LOGIC;
  signal \empty_n_i_2__3_n_9\ : STD_LOGIC;
  signal \full_n_i_1__72_n_9\ : STD_LOGIC;
  signal \full_n_i_2__22_n_9\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__38_n_9\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__41_n_9\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__41_n_9\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__4_n_9\ : STD_LOGIC;
  signal \mOutPtr[3]_i_2__4_n_9\ : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal \^v_mix_core_alpha_false_false_10_u0_hwreg_13_2_val_read\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \addr[0]_i_1\ : label is "soft_lutpair584";
  attribute SOFT_HLUTNM of \addr[1]_i_1\ : label is "soft_lutpair584";
  attribute SOFT_HLUTNM of \addr[2]_i_2__3\ : label is "soft_lutpair585";
  attribute SOFT_HLUTNM of \addr[2]_i_3__3\ : label is "soft_lutpair583";
  attribute SOFT_HLUTNM of \empty_n_i_1__67\ : label is "soft_lutpair583";
  attribute SOFT_HLUTNM of \empty_n_i_2__3\ : label is "soft_lutpair587";
  attribute SOFT_HLUTNM of \full_n_i_1__72\ : label is "soft_lutpair585";
  attribute SOFT_HLUTNM of \full_n_i_2__22\ : label is "soft_lutpair582";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__38\ : label is "soft_lutpair587";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__41\ : label is "soft_lutpair586";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__41\ : label is "soft_lutpair586";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_2__4\ : label is "soft_lutpair582";
begin
  HwReg_layerStartX_2_val18_c_full_n <= \^hwreg_layerstartx_2_val18_c_full_n\;
  v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read <= \^v_mix_core_alpha_false_false_10_u0_hwreg_13_2_val_read\;
U_main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg: entity work.main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg_101
     port map (
      addr(2 downto 0) => addr(2 downto 0),
      ap_clk => ap_clk,
      entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write => entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write,
      \layerStartX_reg_263_reg[0]\ => \^hwreg_layerstartx_2_val18_c_full_n\,
      \layerStartX_reg_263_reg[15]\(15 downto 0) => \layerStartX_reg_263_reg[15]\(15 downto 0),
      \out\(15 downto 0) => \out\(15 downto 0)
    );
\addr[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \addr[2]_i_3__3_n_9\,
      I1 => addr(0),
      O => \addr[0]_i_1_n_9\
    );
\addr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78FF8700"
    )
        port map (
      I0 => p_9_in,
      I1 => HwReg_layerStartX_2_val18_c_empty_n,
      I2 => addr(0),
      I3 => \addr[2]_i_3__3_n_9\,
      I4 => addr(1),
      O => \addr[1]_i_1_n_9\
    );
\addr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FEAFFFF80150000"
    )
        port map (
      I0 => addr(1),
      I1 => HwReg_layerStartX_2_val18_c_empty_n,
      I2 => p_9_in,
      I3 => addr(0),
      I4 => \addr[2]_i_3__3_n_9\,
      I5 => addr(2),
      O => \addr[2]_i_1_n_9\
    );
\addr[2]_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^v_mix_core_alpha_false_false_10_u0_hwreg_13_2_val_read\,
      I1 => HwReg_layerStartX_2_val18_c_empty_n,
      I2 => \^hwreg_layerstartx_2_val18_c_full_n\,
      I3 => entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write,
      O => p_9_in
    );
\addr[2]_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C808080"
    )
        port map (
      I0 => \empty_n_i_2__3_n_9\,
      I1 => HwReg_layerStartX_2_val18_c_empty_n,
      I2 => \^v_mix_core_alpha_false_false_10_u0_hwreg_13_2_val_read\,
      I3 => \^hwreg_layerstartx_2_val18_c_full_n\,
      I4 => entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write,
      O => \addr[2]_i_3__3_n_9\
    );
\addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[0]_i_1_n_9\,
      Q => addr(0),
      R => \mOutPtr_reg[3]_0\
    );
\addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[1]_i_1_n_9\,
      Q => addr(1),
      R => \mOutPtr_reg[3]_0\
    );
\addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[2]_i_1_n_9\,
      Q => addr(2),
      R => \mOutPtr_reg[3]_0\
    );
\empty_n_i_1__67\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAC0FFC0"
    )
        port map (
      I0 => \empty_n_i_2__3_n_9\,
      I1 => entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write,
      I2 => \^hwreg_layerstartx_2_val18_c_full_n\,
      I3 => HwReg_layerStartX_2_val18_c_empty_n,
      I4 => \^v_mix_core_alpha_false_false_10_u0_hwreg_13_2_val_read\,
      O => \empty_n_i_1__67_n_9\
    );
\empty_n_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => HwReg_layerStartX_2_val18_c_num_data_valid(2),
      I1 => HwReg_layerStartX_2_val18_c_num_data_valid(1),
      I2 => HwReg_layerStartX_2_val18_c_num_data_valid(0),
      I3 => HwReg_layerStartX_2_val18_c_num_data_valid(3),
      O => \empty_n_i_2__3_n_9\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__67_n_9\,
      Q => HwReg_layerStartX_2_val18_c_empty_n,
      R => \mOutPtr_reg[3]_0\
    );
\full_n_i_1__72\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F800"
    )
        port map (
      I0 => HwReg_layerStartX_2_val18_c_empty_n,
      I1 => \^v_mix_core_alpha_false_false_10_u0_hwreg_13_2_val_read\,
      I2 => \^hwreg_layerstartx_2_val18_c_full_n\,
      I3 => \full_n_i_2__22_n_9\,
      O => \full_n_i_1__72_n_9\
    );
\full_n_i_2__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFFFFFF"
    )
        port map (
      I0 => p_9_in,
      I1 => HwReg_layerStartX_2_val18_c_num_data_valid(3),
      I2 => HwReg_layerStartX_2_val18_c_num_data_valid(0),
      I3 => HwReg_layerStartX_2_val18_c_num_data_valid(2),
      I4 => HwReg_layerStartX_2_val18_c_num_data_valid(1),
      O => \full_n_i_2__22_n_9\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__72_n_9\,
      Q => \^hwreg_layerstartx_2_val18_c_full_n\,
      S => \mOutPtr_reg[3]_0\
    );
\layerStartX_reg_263[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => HwReg_layerStartX_2_val18_c_empty_n,
      I1 => HwReg_layerScaleFactor_2_val26_c_empty_n,
      I2 => HwReg_layerEnable_val16_c_empty_n,
      I3 => \tmp_5_reg_279_reg[0]\,
      I4 => \tmp_5_reg_279_reg[0]_0\,
      O => \^v_mix_core_alpha_false_false_10_u0_hwreg_13_2_val_read\
    );
\mOutPtr[0]_i_1__38\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => HwReg_layerStartX_2_val18_c_num_data_valid(0),
      O => \mOutPtr[0]_i_1__38_n_9\
    );
\mOutPtr[1]_i_1__41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => HwReg_layerStartX_2_val18_c_num_data_valid(0),
      I1 => HwReg_layerStartX_2_val18_c_num_data_valid(1),
      I2 => p_9_in,
      O => \mOutPtr[1]_i_1__41_n_9\
    );
\mOutPtr[2]_i_1__41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AA9"
    )
        port map (
      I0 => HwReg_layerStartX_2_val18_c_num_data_valid(2),
      I1 => p_9_in,
      I2 => HwReg_layerStartX_2_val18_c_num_data_valid(1),
      I3 => HwReg_layerStartX_2_val18_c_num_data_valid(0),
      O => \mOutPtr[2]_i_1__41_n_9\
    );
\mOutPtr[3]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => HwReg_layerStartX_2_val18_c_empty_n,
      I1 => \^v_mix_core_alpha_false_false_10_u0_hwreg_13_2_val_read\,
      I2 => entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write,
      I3 => \^hwreg_layerstartx_2_val18_c_full_n\,
      O => \mOutPtr[3]_i_1__4_n_9\
    );
\mOutPtr[3]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAA9"
    )
        port map (
      I0 => HwReg_layerStartX_2_val18_c_num_data_valid(3),
      I1 => p_9_in,
      I2 => HwReg_layerStartX_2_val18_c_num_data_valid(1),
      I3 => HwReg_layerStartX_2_val18_c_num_data_valid(0),
      I4 => HwReg_layerStartX_2_val18_c_num_data_valid(2),
      O => \mOutPtr[3]_i_2__4_n_9\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__4_n_9\,
      D => \mOutPtr[0]_i_1__38_n_9\,
      Q => HwReg_layerStartX_2_val18_c_num_data_valid(0),
      R => \mOutPtr_reg[3]_0\
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__4_n_9\,
      D => \mOutPtr[1]_i_1__41_n_9\,
      Q => HwReg_layerStartX_2_val18_c_num_data_valid(1),
      R => \mOutPtr_reg[3]_0\
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__4_n_9\,
      D => \mOutPtr[2]_i_1__41_n_9\,
      Q => HwReg_layerStartX_2_val18_c_num_data_valid(2),
      R => \mOutPtr_reg[3]_0\
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__4_n_9\,
      D => \mOutPtr[3]_i_2__4_n_9\,
      Q => HwReg_layerStartX_2_val18_c_num_data_valid(3),
      R => \mOutPtr_reg[3]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_fifo_w16_d8_S_29 is
  port (
    HwReg_layerStartY_2_val20_c_empty_n : out STD_LOGIC;
    entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write : out STD_LOGIC;
    ap_sync_entry_proc_U0_ap_ready : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \mOutPtr_reg[3]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read : in STD_LOGIC;
    ap_sync_reg_entry_proc_U0_ap_ready_reg : in STD_LOGIC;
    HwReg_layerScaleFactor_1_val25_c_full_n : in STD_LOGIC;
    HwReg_layerScaleFactor_2_val26_c_full_n : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    \mOutPtr_reg[0]_1\ : in STD_LOGIC;
    \layerStartY_reg_257_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_design_v_mix_0_0_fifo_w16_d8_S_29 : entity is "main_design_v_mix_0_0_fifo_w16_d8_S";
end main_design_v_mix_0_0_fifo_w16_d8_S_29;

architecture STRUCTURE of main_design_v_mix_0_0_fifo_w16_d8_S_29 is
  signal \^hwreg_layerstarty_2_val20_c_empty_n\ : STD_LOGIC;
  signal HwReg_layerStartY_2_val20_c_full_n : STD_LOGIC;
  signal HwReg_layerStartY_2_val20_c_num_data_valid : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal addr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \addr[0]_i_1_n_9\ : STD_LOGIC;
  signal \addr[1]_i_1_n_9\ : STD_LOGIC;
  signal \addr[2]_i_1_n_9\ : STD_LOGIC;
  signal \addr[2]_i_3__4_n_9\ : STD_LOGIC;
  signal \empty_n_i_1__68_n_9\ : STD_LOGIC;
  signal \empty_n_i_2__5_n_9\ : STD_LOGIC;
  signal \^entry_proc_u0_hwreg_layerscalefactor_2_val26_c_write\ : STD_LOGIC;
  signal \full_n_i_1__67_n_9\ : STD_LOGIC;
  signal \full_n_i_2__23_n_9\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__40_n_9\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__42_n_9\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__42_n_9\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__5_n_9\ : STD_LOGIC;
  signal \mOutPtr[3]_i_2__5_n_9\ : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \addr[0]_i_1\ : label is "soft_lutpair595";
  attribute SOFT_HLUTNM of \addr[1]_i_1\ : label is "soft_lutpair595";
  attribute SOFT_HLUTNM of \addr[2]_i_2__4\ : label is "soft_lutpair596";
  attribute SOFT_HLUTNM of \addr[2]_i_3__4\ : label is "soft_lutpair594";
  attribute SOFT_HLUTNM of \empty_n_i_1__68\ : label is "soft_lutpair594";
  attribute SOFT_HLUTNM of \empty_n_i_2__5\ : label is "soft_lutpair598";
  attribute SOFT_HLUTNM of \full_n_i_1__67\ : label is "soft_lutpair596";
  attribute SOFT_HLUTNM of \full_n_i_2__23\ : label is "soft_lutpair593";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__40\ : label is "soft_lutpair598";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__42\ : label is "soft_lutpair597";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__42\ : label is "soft_lutpair597";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_2__5\ : label is "soft_lutpair593";
begin
  HwReg_layerStartY_2_val20_c_empty_n <= \^hwreg_layerstarty_2_val20_c_empty_n\;
  entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write <= \^entry_proc_u0_hwreg_layerscalefactor_2_val26_c_write\;
U_main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg: entity work.main_design_v_mix_0_0_fifo_w16_d8_S_ShiftReg
     port map (
      HwReg_layerScaleFactor_1_val25_c_full_n => HwReg_layerScaleFactor_1_val25_c_full_n,
      HwReg_layerScaleFactor_2_val26_c_full_n => HwReg_layerScaleFactor_2_val26_c_full_n,
      HwReg_layerStartY_2_val20_c_full_n => HwReg_layerStartY_2_val20_c_full_n,
      addr(2 downto 0) => addr(2 downto 0),
      ap_clk => ap_clk,
      full_n_reg => \^entry_proc_u0_hwreg_layerscalefactor_2_val26_c_write\,
      \layerStartY_reg_257_reg[15]\(15 downto 0) => \layerStartY_reg_257_reg[15]\(15 downto 0),
      \mOutPtr_reg[0]\ => \mOutPtr_reg[0]_0\,
      \mOutPtr_reg[0]_0\ => \mOutPtr_reg[0]_1\,
      \out\(15 downto 0) => \out\(15 downto 0)
    );
\addr[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \addr[2]_i_3__4_n_9\,
      I1 => addr(0),
      O => \addr[0]_i_1_n_9\
    );
\addr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78FF8700"
    )
        port map (
      I0 => p_9_in,
      I1 => \^hwreg_layerstarty_2_val20_c_empty_n\,
      I2 => addr(0),
      I3 => \addr[2]_i_3__4_n_9\,
      I4 => addr(1),
      O => \addr[1]_i_1_n_9\
    );
\addr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FEAFFFF80150000"
    )
        port map (
      I0 => addr(1),
      I1 => \^hwreg_layerstarty_2_val20_c_empty_n\,
      I2 => p_9_in,
      I3 => addr(0),
      I4 => \addr[2]_i_3__4_n_9\,
      I5 => addr(2),
      O => \addr[2]_i_1_n_9\
    );
\addr[2]_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read,
      I1 => \^hwreg_layerstarty_2_val20_c_empty_n\,
      I2 => HwReg_layerStartY_2_val20_c_full_n,
      I3 => \^entry_proc_u0_hwreg_layerscalefactor_2_val26_c_write\,
      O => p_9_in
    );
\addr[2]_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C808080"
    )
        port map (
      I0 => \empty_n_i_2__5_n_9\,
      I1 => \^hwreg_layerstarty_2_val20_c_empty_n\,
      I2 => v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read,
      I3 => HwReg_layerStartY_2_val20_c_full_n,
      I4 => \^entry_proc_u0_hwreg_layerscalefactor_2_val26_c_write\,
      O => \addr[2]_i_3__4_n_9\
    );
\addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[0]_i_1_n_9\,
      Q => addr(0),
      R => \mOutPtr_reg[3]_0\
    );
\addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[1]_i_1_n_9\,
      Q => addr(1),
      R => \mOutPtr_reg[3]_0\
    );
\addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[2]_i_1_n_9\,
      Q => addr(2),
      R => \mOutPtr_reg[3]_0\
    );
ap_sync_reg_entry_proc_U0_ap_ready_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_sync_reg_entry_proc_U0_ap_ready_reg,
      I1 => \^entry_proc_u0_hwreg_layerscalefactor_2_val26_c_write\,
      O => ap_sync_entry_proc_U0_ap_ready
    );
\empty_n_i_1__68\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAC0FFC0"
    )
        port map (
      I0 => \empty_n_i_2__5_n_9\,
      I1 => \^entry_proc_u0_hwreg_layerscalefactor_2_val26_c_write\,
      I2 => HwReg_layerStartY_2_val20_c_full_n,
      I3 => \^hwreg_layerstarty_2_val20_c_empty_n\,
      I4 => v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read,
      O => \empty_n_i_1__68_n_9\
    );
\empty_n_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => HwReg_layerStartY_2_val20_c_num_data_valid(2),
      I1 => HwReg_layerStartY_2_val20_c_num_data_valid(1),
      I2 => HwReg_layerStartY_2_val20_c_num_data_valid(0),
      I3 => HwReg_layerStartY_2_val20_c_num_data_valid(3),
      O => \empty_n_i_2__5_n_9\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__68_n_9\,
      Q => \^hwreg_layerstarty_2_val20_c_empty_n\,
      R => \mOutPtr_reg[3]_0\
    );
\full_n_i_1__67\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F800"
    )
        port map (
      I0 => \^hwreg_layerstarty_2_val20_c_empty_n\,
      I1 => v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read,
      I2 => HwReg_layerStartY_2_val20_c_full_n,
      I3 => \full_n_i_2__23_n_9\,
      O => \full_n_i_1__67_n_9\
    );
\full_n_i_2__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFFFFFF"
    )
        port map (
      I0 => p_9_in,
      I1 => HwReg_layerStartY_2_val20_c_num_data_valid(3),
      I2 => HwReg_layerStartY_2_val20_c_num_data_valid(0),
      I3 => HwReg_layerStartY_2_val20_c_num_data_valid(2),
      I4 => HwReg_layerStartY_2_val20_c_num_data_valid(1),
      O => \full_n_i_2__23_n_9\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__67_n_9\,
      Q => HwReg_layerStartY_2_val20_c_full_n,
      S => \mOutPtr_reg[3]_0\
    );
\mOutPtr[0]_i_1__40\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => HwReg_layerStartY_2_val20_c_num_data_valid(0),
      O => \mOutPtr[0]_i_1__40_n_9\
    );
\mOutPtr[1]_i_1__42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => HwReg_layerStartY_2_val20_c_num_data_valid(0),
      I1 => HwReg_layerStartY_2_val20_c_num_data_valid(1),
      I2 => p_9_in,
      O => \mOutPtr[1]_i_1__42_n_9\
    );
\mOutPtr[2]_i_1__42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AA9"
    )
        port map (
      I0 => HwReg_layerStartY_2_val20_c_num_data_valid(2),
      I1 => p_9_in,
      I2 => HwReg_layerStartY_2_val20_c_num_data_valid(1),
      I3 => HwReg_layerStartY_2_val20_c_num_data_valid(0),
      O => \mOutPtr[2]_i_1__42_n_9\
    );
\mOutPtr[3]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \^hwreg_layerstarty_2_val20_c_empty_n\,
      I1 => v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read,
      I2 => \^entry_proc_u0_hwreg_layerscalefactor_2_val26_c_write\,
      I3 => HwReg_layerStartY_2_val20_c_full_n,
      O => \mOutPtr[3]_i_1__5_n_9\
    );
\mOutPtr[3]_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAA9"
    )
        port map (
      I0 => HwReg_layerStartY_2_val20_c_num_data_valid(3),
      I1 => p_9_in,
      I2 => HwReg_layerStartY_2_val20_c_num_data_valid(1),
      I3 => HwReg_layerStartY_2_val20_c_num_data_valid(0),
      I4 => HwReg_layerStartY_2_val20_c_num_data_valid(2),
      O => \mOutPtr[3]_i_2__5_n_9\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__5_n_9\,
      D => \mOutPtr[0]_i_1__40_n_9\,
      Q => HwReg_layerStartY_2_val20_c_num_data_valid(0),
      R => \mOutPtr_reg[3]_0\
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__5_n_9\,
      D => \mOutPtr[1]_i_1__42_n_9\,
      Q => HwReg_layerStartY_2_val20_c_num_data_valid(1),
      R => \mOutPtr_reg[3]_0\
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__5_n_9\,
      D => \mOutPtr[2]_i_1__42_n_9\,
      Q => HwReg_layerStartY_2_val20_c_num_data_valid(2),
      R => \mOutPtr_reg[3]_0\
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__5_n_9\,
      D => \mOutPtr[3]_i_2__5_n_9\,
      Q => HwReg_layerStartY_2_val20_c_num_data_valid(3),
      R => \mOutPtr_reg[3]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_fifo_w1_d2_S is
  port (
    \SRL_SIG_reg[0][0]\ : out STD_LOGIC;
    HwReg_layerEnableFlag_0_val_c13_empty_n : out STD_LOGIC;
    HwReg_layerEnableFlag_0_val_c13_full_n : out STD_LOGIC;
    y_07_fu_640 : out STD_LOGIC;
    \SRL_SIG_reg[1][0]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][0]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][0]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    full_n_reg_0 : in STD_LOGIC;
    \SRL_SIG_reg[0][0]_1\ : in STD_LOGIC;
    \layerEnableFlag_2_reg_137_reg[0]\ : in STD_LOGIC;
    \SRL_SIG_reg[1][0]_1\ : in STD_LOGIC;
    HwReg_layerEnableFlag_0_val_c_full_n : in STD_LOGIC;
    \SRL_SIG_reg[0][0]_2\ : in STD_LOGIC
  );
end main_design_v_mix_0_0_fifo_w1_d2_S;

architecture STRUCTURE of main_design_v_mix_0_0_fifo_w1_d2_S is
  signal \^hwreg_layerenableflag_0_val_c13_empty_n\ : STD_LOGIC;
  signal \^hwreg_layerenableflag_0_val_c13_full_n\ : STD_LOGIC;
  signal HwReg_layerEnableFlag_0_val_c13_num_data_valid : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal addr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \addr15_in__0\ : STD_LOGIC;
  signal \addr[0]_i_1_n_9\ : STD_LOGIC;
  signal \empty_n_i_1__38_n_9\ : STD_LOGIC;
  signal \full_n_i_1__38_n_9\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_9\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_9\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_9\ : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \addr[0]_i_2__44\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_2__22\ : label is "soft_lutpair427";
begin
  HwReg_layerEnableFlag_0_val_c13_empty_n <= \^hwreg_layerenableflag_0_val_c13_empty_n\;
  HwReg_layerEnableFlag_0_val_c13_full_n <= \^hwreg_layerenableflag_0_val_c13_full_n\;
U_main_design_v_mix_0_0_fifo_w1_d2_S_ShiftReg: entity work.main_design_v_mix_0_0_fifo_w1_d2_S_ShiftReg_122
     port map (
      HwReg_layerEnableFlag_0_val_c_full_n => HwReg_layerEnableFlag_0_val_c_full_n,
      \SRL_SIG_reg[0][0]_0\ => \SRL_SIG_reg[0][0]\,
      \SRL_SIG_reg[0][0]_1\ => \SRL_SIG_reg[0][0]_0\,
      \SRL_SIG_reg[0][0]_2\ => \SRL_SIG_reg[0][0]_1\,
      \SRL_SIG_reg[0][0]_3\ => \SRL_SIG_reg[0][0]_2\,
      \SRL_SIG_reg[1][0]_0\ => \SRL_SIG_reg[1][0]\,
      \SRL_SIG_reg[1][0]_1\ => \SRL_SIG_reg[1][0]_0\,
      \SRL_SIG_reg[1][0]_2\ => \^hwreg_layerenableflag_0_val_c13_full_n\,
      \SRL_SIG_reg[1][0]_3\ => \SRL_SIG_reg[1][0]_1\,
      addr(0) => addr(0),
      ap_clk => ap_clk,
      \layerEnableFlag_2_reg_137_reg[0]\ => \layerEnableFlag_2_reg_137_reg[0]\,
      y_07_fu_640 => y_07_fu_640
    );
\addr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F7FFF7F70800080"
    )
        port map (
      I0 => \^hwreg_layerenableflag_0_val_c13_full_n\,
      I1 => \SRL_SIG_reg[1][0]_1\,
      I2 => \^hwreg_layerenableflag_0_val_c13_empty_n\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      I4 => \addr15_in__0\,
      I5 => addr(0),
      O => \addr[0]_i_1_n_9\
    );
\addr[0]_i_2__44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => HwReg_layerEnableFlag_0_val_c13_num_data_valid(0),
      I1 => HwReg_layerEnableFlag_0_val_c13_num_data_valid(2),
      I2 => HwReg_layerEnableFlag_0_val_c13_num_data_valid(1),
      O => \addr15_in__0\
    );
\addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[0]_i_1_n_9\,
      Q => addr(0),
      R => full_n_reg_0
    );
\empty_n_i_1__38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFAAAAAAAA"
    )
        port map (
      I0 => p_9_in,
      I1 => HwReg_layerEnableFlag_0_val_c13_num_data_valid(2),
      I2 => HwReg_layerEnableFlag_0_val_c13_num_data_valid(0),
      I3 => HwReg_layerEnableFlag_0_val_c13_num_data_valid(1),
      I4 => p_6_in,
      I5 => \^hwreg_layerenableflag_0_val_c13_empty_n\,
      O => \empty_n_i_1__38_n_9\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__38_n_9\,
      Q => \^hwreg_layerenableflag_0_val_c13_empty_n\,
      R => full_n_reg_0
    );
\full_n_i_1__38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFBFFFBFF0000"
    )
        port map (
      I0 => HwReg_layerEnableFlag_0_val_c13_num_data_valid(2),
      I1 => HwReg_layerEnableFlag_0_val_c13_num_data_valid(0),
      I2 => HwReg_layerEnableFlag_0_val_c13_num_data_valid(1),
      I3 => p_9_in,
      I4 => p_6_in,
      I5 => \^hwreg_layerenableflag_0_val_c13_full_n\,
      O => \full_n_i_1__38_n_9\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__38_n_9\,
      Q => \^hwreg_layerenableflag_0_val_c13_full_n\,
      S => full_n_reg_0
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => \SRL_SIG_reg[0][0]_1\,
      I1 => \^hwreg_layerenableflag_0_val_c13_empty_n\,
      I2 => \SRL_SIG_reg[1][0]_1\,
      I3 => \^hwreg_layerenableflag_0_val_c13_full_n\,
      I4 => HwReg_layerEnableFlag_0_val_c13_num_data_valid(0),
      O => \mOutPtr[0]_i_1_n_9\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA7F7F7F15808080"
    )
        port map (
      I0 => HwReg_layerEnableFlag_0_val_c13_num_data_valid(0),
      I1 => \^hwreg_layerenableflag_0_val_c13_full_n\,
      I2 => \SRL_SIG_reg[1][0]_1\,
      I3 => \^hwreg_layerenableflag_0_val_c13_empty_n\,
      I4 => \SRL_SIG_reg[0][0]_1\,
      I5 => HwReg_layerEnableFlag_0_val_c13_num_data_valid(1),
      O => \mOutPtr[1]_i_1_n_9\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7E7F8180"
    )
        port map (
      I0 => HwReg_layerEnableFlag_0_val_c13_num_data_valid(0),
      I1 => HwReg_layerEnableFlag_0_val_c13_num_data_valid(1),
      I2 => p_9_in,
      I3 => p_6_in,
      I4 => HwReg_layerEnableFlag_0_val_c13_num_data_valid(2),
      O => \mOutPtr[2]_i_1_n_9\
    );
\mOutPtr[2]_i_2__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => \SRL_SIG_reg[1][0]_1\,
      I1 => \^hwreg_layerenableflag_0_val_c13_full_n\,
      I2 => \SRL_SIG_reg[0][0]_1\,
      I3 => \^hwreg_layerenableflag_0_val_c13_empty_n\,
      O => p_9_in
    );
\mOutPtr[2]_i_3__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => \SRL_SIG_reg[0][0]_1\,
      I1 => \^hwreg_layerenableflag_0_val_c13_empty_n\,
      I2 => \SRL_SIG_reg[1][0]_1\,
      I3 => \^hwreg_layerenableflag_0_val_c13_full_n\,
      O => p_6_in
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_9\,
      Q => HwReg_layerEnableFlag_0_val_c13_num_data_valid(0),
      R => full_n_reg_0
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_9\,
      Q => HwReg_layerEnableFlag_0_val_c13_num_data_valid(1),
      R => full_n_reg_0
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_9\,
      Q => HwReg_layerEnableFlag_0_val_c13_num_data_valid(2),
      R => full_n_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_fifo_w1_d2_S_10 is
  port (
    \SRL_SIG_reg[0][0]\ : out STD_LOGIC;
    HwReg_layerEnableFlag_0_val_c14_empty_n : out STD_LOGIC;
    HwReg_layerEnableFlag_0_val_c14_full_n : out STD_LOGIC;
    y_07_fu_640 : out STD_LOGIC;
    \SRL_SIG_reg[1][0]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][0]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][0]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    full_n_reg_0 : in STD_LOGIC;
    \SRL_SIG_reg[0][0]_1\ : in STD_LOGIC;
    \layerEnableFlag_3_reg_137_reg[0]\ : in STD_LOGIC;
    \SRL_SIG_reg[1][0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_9_in : in STD_LOGIC;
    p_6_in : in STD_LOGIC;
    HwReg_layerEnableFlag_0_val_c13_full_n : in STD_LOGIC;
    \SRL_SIG_reg[0][0]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_design_v_mix_0_0_fifo_w1_d2_S_10 : entity is "main_design_v_mix_0_0_fifo_w1_d2_S";
end main_design_v_mix_0_0_fifo_w1_d2_S_10;

architecture STRUCTURE of main_design_v_mix_0_0_fifo_w1_d2_S_10 is
  signal \^hwreg_layerenableflag_0_val_c14_empty_n\ : STD_LOGIC;
  signal \^hwreg_layerenableflag_0_val_c14_full_n\ : STD_LOGIC;
  signal HwReg_layerEnableFlag_0_val_c14_num_data_valid : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal addr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal addr15_in : STD_LOGIC;
  signal \addr[0]_i_1_n_9\ : STD_LOGIC;
  signal \empty_n_i_1__36_n_9\ : STD_LOGIC;
  signal \full_n_i_1__36_n_9\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_9\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_9\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_9\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1\ : label is "soft_lutpair429";
begin
  HwReg_layerEnableFlag_0_val_c14_empty_n <= \^hwreg_layerenableflag_0_val_c14_empty_n\;
  HwReg_layerEnableFlag_0_val_c14_full_n <= \^hwreg_layerenableflag_0_val_c14_full_n\;
U_main_design_v_mix_0_0_fifo_w1_d2_S_ShiftReg: entity work.main_design_v_mix_0_0_fifo_w1_d2_S_ShiftReg_121
     port map (
      HwReg_layerEnableFlag_0_val_c13_full_n => HwReg_layerEnableFlag_0_val_c13_full_n,
      \SRL_SIG_reg[0][0]_0\ => \SRL_SIG_reg[0][0]\,
      \SRL_SIG_reg[0][0]_1\ => \SRL_SIG_reg[0][0]_0\,
      \SRL_SIG_reg[0][0]_2\ => \SRL_SIG_reg[0][0]_1\,
      \SRL_SIG_reg[0][0]_3\ => \SRL_SIG_reg[0][0]_2\,
      \SRL_SIG_reg[1][0]_0\ => \SRL_SIG_reg[1][0]\,
      \SRL_SIG_reg[1][0]_1\ => \SRL_SIG_reg[1][0]_0\,
      \SRL_SIG_reg[1][0]_2\(0) => \SRL_SIG_reg[1][0]_1\(0),
      addr(0) => addr(0),
      ap_clk => ap_clk,
      \layerEnableFlag_3_reg_137_reg[0]\ => \layerEnableFlag_3_reg_137_reg[0]\,
      y_07_fu_640 => y_07_fu_640
    );
\addr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B7F74808"
    )
        port map (
      I0 => \SRL_SIG_reg[1][0]_1\(0),
      I1 => \^hwreg_layerenableflag_0_val_c14_empty_n\,
      I2 => \SRL_SIG_reg[0][0]_1\,
      I3 => addr15_in,
      I4 => addr(0),
      O => \addr[0]_i_1_n_9\
    );
\addr[0]_i_2__43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => HwReg_layerEnableFlag_0_val_c14_num_data_valid(0),
      I1 => HwReg_layerEnableFlag_0_val_c14_num_data_valid(2),
      I2 => HwReg_layerEnableFlag_0_val_c14_num_data_valid(1),
      O => addr15_in
    );
\addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[0]_i_1_n_9\,
      Q => addr(0),
      R => full_n_reg_0
    );
\empty_n_i_1__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFBFF0000"
    )
        port map (
      I0 => HwReg_layerEnableFlag_0_val_c14_num_data_valid(2),
      I1 => HwReg_layerEnableFlag_0_val_c14_num_data_valid(0),
      I2 => HwReg_layerEnableFlag_0_val_c14_num_data_valid(1),
      I3 => \SRL_SIG_reg[0][0]_1\,
      I4 => \^hwreg_layerenableflag_0_val_c14_empty_n\,
      I5 => \SRL_SIG_reg[1][0]_1\(0),
      O => \empty_n_i_1__36_n_9\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__36_n_9\,
      Q => \^hwreg_layerenableflag_0_val_c14_empty_n\,
      R => full_n_reg_0
    );
\full_n_i_1__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFBFFFBFF0000"
    )
        port map (
      I0 => HwReg_layerEnableFlag_0_val_c14_num_data_valid(2),
      I1 => HwReg_layerEnableFlag_0_val_c14_num_data_valid(0),
      I2 => HwReg_layerEnableFlag_0_val_c14_num_data_valid(1),
      I3 => p_9_in,
      I4 => p_6_in,
      I5 => \^hwreg_layerenableflag_0_val_c14_full_n\,
      O => \full_n_i_1__36_n_9\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__36_n_9\,
      Q => \^hwreg_layerenableflag_0_val_c14_full_n\,
      S => full_n_reg_0
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \SRL_SIG_reg[0][0]_1\,
      I1 => \^hwreg_layerenableflag_0_val_c14_empty_n\,
      I2 => \SRL_SIG_reg[1][0]_1\(0),
      I3 => HwReg_layerEnableFlag_0_val_c14_num_data_valid(0),
      O => \mOutPtr[0]_i_1_n_9\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => HwReg_layerEnableFlag_0_val_c14_num_data_valid(0),
      I1 => \SRL_SIG_reg[1][0]_1\(0),
      I2 => \^hwreg_layerenableflag_0_val_c14_empty_n\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      I4 => HwReg_layerEnableFlag_0_val_c14_num_data_valid(1),
      O => \mOutPtr[1]_i_1_n_9\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => HwReg_layerEnableFlag_0_val_c14_num_data_valid(0),
      I1 => HwReg_layerEnableFlag_0_val_c14_num_data_valid(1),
      I2 => \SRL_SIG_reg[1][0]_1\(0),
      I3 => \^hwreg_layerenableflag_0_val_c14_empty_n\,
      I4 => \SRL_SIG_reg[0][0]_1\,
      I5 => HwReg_layerEnableFlag_0_val_c14_num_data_valid(2),
      O => \mOutPtr[2]_i_1_n_9\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_9\,
      Q => HwReg_layerEnableFlag_0_val_c14_num_data_valid(0),
      R => full_n_reg_0
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_9\,
      Q => HwReg_layerEnableFlag_0_val_c14_num_data_valid(1),
      R => full_n_reg_0
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_9\,
      Q => HwReg_layerEnableFlag_0_val_c14_num_data_valid(2),
      R => full_n_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_fifo_w1_d2_S_11 is
  port (
    \SRL_SIG_reg[0][0]\ : out STD_LOGIC;
    HwReg_layerEnableFlag_0_val_c_empty_n : out STD_LOGIC;
    HwReg_layerEnableFlag_0_val_c_full_n : out STD_LOGIC;
    y_fu_600 : out STD_LOGIC;
    \SRL_SIG_reg[1][0]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][0]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    full_n_reg_0 : in STD_LOGIC;
    v_mix_yuv2rgb_false_4_U0_ap_start : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \layerEnableFlag_1_reg_125_reg[0]\ : in STD_LOGIC;
    \layerEnableFlag_1_reg_125_reg[0]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[1][0]_0\ : in STD_LOGIC;
    push : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_design_v_mix_0_0_fifo_w1_d2_S_11 : entity is "main_design_v_mix_0_0_fifo_w1_d2_S";
end main_design_v_mix_0_0_fifo_w1_d2_S_11;

architecture STRUCTURE of main_design_v_mix_0_0_fifo_w1_d2_S_11 is
  signal \^hwreg_layerenableflag_0_val_c_empty_n\ : STD_LOGIC;
  signal \^hwreg_layerenableflag_0_val_c_full_n\ : STD_LOGIC;
  signal HwReg_layerEnableFlag_0_val_c_num_data_valid : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal addr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \addr15_in__1\ : STD_LOGIC;
  signal \addr[0]_i_1_n_9\ : STD_LOGIC;
  signal \empty_n_i_1__40_n_9\ : STD_LOGIC;
  signal \full_n_i_1__40_n_9\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_9\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_9\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_9\ : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \addr[0]_i_2__45\ : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1\ : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_2__23\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_3__23\ : label is "soft_lutpair430";
begin
  HwReg_layerEnableFlag_0_val_c_empty_n <= \^hwreg_layerenableflag_0_val_c_empty_n\;
  HwReg_layerEnableFlag_0_val_c_full_n <= \^hwreg_layerenableflag_0_val_c_full_n\;
U_main_design_v_mix_0_0_fifo_w1_d2_S_ShiftReg: entity work.main_design_v_mix_0_0_fifo_w1_d2_S_ShiftReg_120
     port map (
      Q(0) => Q(0),
      \SRL_SIG_reg[0][0]_0\ => \SRL_SIG_reg[0][0]\,
      \SRL_SIG_reg[0][0]_1\ => \SRL_SIG_reg[0][0]_0\,
      \SRL_SIG_reg[1][0]_0\ => \SRL_SIG_reg[1][0]\,
      \SRL_SIG_reg[1][0]_1\ => \^hwreg_layerenableflag_0_val_c_full_n\,
      \SRL_SIG_reg[1][0]_2\ => \SRL_SIG_reg[1][0]_0\,
      addr(0) => addr(0),
      ap_clk => ap_clk,
      \layerEnableFlag_1_reg_125_reg[0]\ => \layerEnableFlag_1_reg_125_reg[0]\,
      \layerEnableFlag_1_reg_125_reg[0]_0\ => \layerEnableFlag_1_reg_125_reg[0]_0\,
      v_mix_yuv2rgb_false_4_U0_ap_start => v_mix_yuv2rgb_false_4_U0_ap_start,
      y_fu_600 => y_fu_600,
      \y_fu_60_reg[11]\ => \^hwreg_layerenableflag_0_val_c_empty_n\
    );
\addr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F5FDF5F60A020A0"
    )
        port map (
      I0 => push,
      I1 => v_mix_yuv2rgb_false_4_U0_ap_start,
      I2 => \^hwreg_layerenableflag_0_val_c_empty_n\,
      I3 => Q(0),
      I4 => \addr15_in__1\,
      I5 => addr(0),
      O => \addr[0]_i_1_n_9\
    );
\addr[0]_i_2__45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => HwReg_layerEnableFlag_0_val_c_num_data_valid(0),
      I1 => HwReg_layerEnableFlag_0_val_c_num_data_valid(2),
      I2 => HwReg_layerEnableFlag_0_val_c_num_data_valid(1),
      O => \addr15_in__1\
    );
\addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[0]_i_1_n_9\,
      Q => addr(0),
      R => full_n_reg_0
    );
\empty_n_i_1__40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFAAAAAAAA"
    )
        port map (
      I0 => p_9_in,
      I1 => HwReg_layerEnableFlag_0_val_c_num_data_valid(2),
      I2 => HwReg_layerEnableFlag_0_val_c_num_data_valid(0),
      I3 => HwReg_layerEnableFlag_0_val_c_num_data_valid(1),
      I4 => p_6_in,
      I5 => \^hwreg_layerenableflag_0_val_c_empty_n\,
      O => \empty_n_i_1__40_n_9\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__40_n_9\,
      Q => \^hwreg_layerenableflag_0_val_c_empty_n\,
      R => full_n_reg_0
    );
\full_n_i_1__40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFBFFFBFF0000"
    )
        port map (
      I0 => HwReg_layerEnableFlag_0_val_c_num_data_valid(2),
      I1 => HwReg_layerEnableFlag_0_val_c_num_data_valid(0),
      I2 => HwReg_layerEnableFlag_0_val_c_num_data_valid(1),
      I3 => p_9_in,
      I4 => p_6_in,
      I5 => \^hwreg_layerenableflag_0_val_c_full_n\,
      O => \full_n_i_1__40_n_9\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__40_n_9\,
      Q => \^hwreg_layerenableflag_0_val_c_full_n\,
      S => full_n_reg_0
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"807F7F7F7F808080"
    )
        port map (
      I0 => Q(0),
      I1 => \^hwreg_layerenableflag_0_val_c_empty_n\,
      I2 => v_mix_yuv2rgb_false_4_U0_ap_start,
      I3 => \SRL_SIG_reg[1][0]_0\,
      I4 => \^hwreg_layerenableflag_0_val_c_full_n\,
      I5 => HwReg_layerEnableFlag_0_val_c_num_data_valid(0),
      O => \mOutPtr[0]_i_1_n_9\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E777777718888888"
    )
        port map (
      I0 => HwReg_layerEnableFlag_0_val_c_num_data_valid(0),
      I1 => push,
      I2 => v_mix_yuv2rgb_false_4_U0_ap_start,
      I3 => \^hwreg_layerenableflag_0_val_c_empty_n\,
      I4 => Q(0),
      I5 => HwReg_layerEnableFlag_0_val_c_num_data_valid(1),
      O => \mOutPtr[1]_i_1_n_9\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7E7F8180"
    )
        port map (
      I0 => HwReg_layerEnableFlag_0_val_c_num_data_valid(0),
      I1 => HwReg_layerEnableFlag_0_val_c_num_data_valid(1),
      I2 => p_9_in,
      I3 => p_6_in,
      I4 => HwReg_layerEnableFlag_0_val_c_num_data_valid(2),
      O => \mOutPtr[2]_i_1_n_9\
    );
\mOutPtr[2]_i_2__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08888888"
    )
        port map (
      I0 => \SRL_SIG_reg[1][0]_0\,
      I1 => \^hwreg_layerenableflag_0_val_c_full_n\,
      I2 => Q(0),
      I3 => \^hwreg_layerenableflag_0_val_c_empty_n\,
      I4 => v_mix_yuv2rgb_false_4_U0_ap_start,
      O => p_9_in
    );
\mOutPtr[2]_i_3__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00808080"
    )
        port map (
      I0 => Q(0),
      I1 => \^hwreg_layerenableflag_0_val_c_empty_n\,
      I2 => v_mix_yuv2rgb_false_4_U0_ap_start,
      I3 => \SRL_SIG_reg[1][0]_0\,
      I4 => \^hwreg_layerenableflag_0_val_c_full_n\,
      O => p_6_in
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_9\,
      Q => HwReg_layerEnableFlag_0_val_c_num_data_valid(0),
      R => full_n_reg_0
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_9\,
      Q => HwReg_layerEnableFlag_0_val_c_num_data_valid(1),
      R => full_n_reg_0
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_9\,
      Q => HwReg_layerEnableFlag_0_val_c_num_data_valid(2),
      R => full_n_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_fifo_w1_d2_S_12 is
  port (
    \SRL_SIG_reg[0][0]\ : out STD_LOGIC;
    HwReg_layerEnableFlag_1_val_c15_empty_n : out STD_LOGIC;
    HwReg_layerEnableFlag_1_val_c15_full_n : out STD_LOGIC;
    y_fu_640 : out STD_LOGIC;
    \SRL_SIG_reg[1][0]\ : out STD_LOGIC;
    HwReg_layerEnableFlag_1_val_c15_dout : out STD_LOGIC;
    \SRL_SIG_reg[0][0]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    full_n_reg_0 : in STD_LOGIC;
    \SRL_SIG_reg[0][0]_1\ : in STD_LOGIC;
    \SRL_SIG_reg[1][0]_0\ : in STD_LOGIC;
    HwReg_layerEnableFlag_1_val_c_full_n : in STD_LOGIC;
    \SRL_SIG_reg[0][0]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_design_v_mix_0_0_fifo_w1_d2_S_12 : entity is "main_design_v_mix_0_0_fifo_w1_d2_S";
end main_design_v_mix_0_0_fifo_w1_d2_S_12;

architecture STRUCTURE of main_design_v_mix_0_0_fifo_w1_d2_S_12 is
  signal \^hwreg_layerenableflag_1_val_c15_empty_n\ : STD_LOGIC;
  signal \^hwreg_layerenableflag_1_val_c15_full_n\ : STD_LOGIC;
  signal HwReg_layerEnableFlag_1_val_c15_num_data_valid : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal addr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \addr15_in__1__0\ : STD_LOGIC;
  signal \addr[0]_i_1_n_9\ : STD_LOGIC;
  signal \empty_n_i_1__46_n_9\ : STD_LOGIC;
  signal \full_n_i_1__46_n_9\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_9\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_9\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_9\ : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal push : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \full_n_i_2__29\ : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \full_n_i_3__20\ : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1\ : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_2__26\ : label is "soft_lutpair434";
begin
  HwReg_layerEnableFlag_1_val_c15_empty_n <= \^hwreg_layerenableflag_1_val_c15_empty_n\;
  HwReg_layerEnableFlag_1_val_c15_full_n <= \^hwreg_layerenableflag_1_val_c15_full_n\;
U_main_design_v_mix_0_0_fifo_w1_d2_S_ShiftReg: entity work.main_design_v_mix_0_0_fifo_w1_d2_S_ShiftReg_119
     port map (
      HwReg_layerEnableFlag_1_val_c15_dout => HwReg_layerEnableFlag_1_val_c15_dout,
      HwReg_layerEnableFlag_1_val_c_full_n => HwReg_layerEnableFlag_1_val_c_full_n,
      \SRL_SIG_reg[0][0]_0\ => \SRL_SIG_reg[0][0]\,
      \SRL_SIG_reg[0][0]_1\ => \SRL_SIG_reg[0][0]_0\,
      \SRL_SIG_reg[0][0]_2\ => \SRL_SIG_reg[0][0]_1\,
      \SRL_SIG_reg[0][0]_3\ => \SRL_SIG_reg[0][0]_2\,
      \SRL_SIG_reg[1][0]_0\ => \SRL_SIG_reg[1][0]\,
      \SRL_SIG_reg[1][0]_1\ => \^hwreg_layerenableflag_1_val_c15_full_n\,
      \SRL_SIG_reg[1][0]_2\ => \SRL_SIG_reg[1][0]_0\,
      addr(0) => addr(0),
      ap_clk => ap_clk,
      y_fu_640 => y_fu_640
    );
\addr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F7FFF7F70800080"
    )
        port map (
      I0 => \^hwreg_layerenableflag_1_val_c15_full_n\,
      I1 => \SRL_SIG_reg[1][0]_0\,
      I2 => \^hwreg_layerenableflag_1_val_c15_empty_n\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      I4 => \addr15_in__1__0\,
      I5 => addr(0),
      O => \addr[0]_i_1_n_9\
    );
\addr[0]_i_2__48\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => HwReg_layerEnableFlag_1_val_c15_num_data_valid(0),
      I1 => HwReg_layerEnableFlag_1_val_c15_num_data_valid(2),
      I2 => HwReg_layerEnableFlag_1_val_c15_num_data_valid(1),
      O => \addr15_in__1__0\
    );
\addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[0]_i_1_n_9\,
      Q => addr(0),
      R => full_n_reg_0
    );
\empty_n_i_1__46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFBFF0000"
    )
        port map (
      I0 => HwReg_layerEnableFlag_1_val_c15_num_data_valid(2),
      I1 => HwReg_layerEnableFlag_1_val_c15_num_data_valid(0),
      I2 => HwReg_layerEnableFlag_1_val_c15_num_data_valid(1),
      I3 => \SRL_SIG_reg[0][0]_1\,
      I4 => \^hwreg_layerenableflag_1_val_c15_empty_n\,
      I5 => push,
      O => \empty_n_i_1__46_n_9\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__46_n_9\,
      Q => \^hwreg_layerenableflag_1_val_c15_empty_n\,
      R => full_n_reg_0
    );
\full_n_i_1__46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFBFFFBFF0000"
    )
        port map (
      I0 => HwReg_layerEnableFlag_1_val_c15_num_data_valid(2),
      I1 => HwReg_layerEnableFlag_1_val_c15_num_data_valid(0),
      I2 => HwReg_layerEnableFlag_1_val_c15_num_data_valid(1),
      I3 => p_9_in,
      I4 => p_6_in,
      I5 => \^hwreg_layerenableflag_1_val_c15_full_n\,
      O => \full_n_i_1__46_n_9\
    );
\full_n_i_2__29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => \SRL_SIG_reg[1][0]_0\,
      I1 => \^hwreg_layerenableflag_1_val_c15_full_n\,
      I2 => \SRL_SIG_reg[0][0]_1\,
      I3 => \^hwreg_layerenableflag_1_val_c15_empty_n\,
      O => p_9_in
    );
\full_n_i_3__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => \SRL_SIG_reg[0][0]_1\,
      I1 => \^hwreg_layerenableflag_1_val_c15_empty_n\,
      I2 => \SRL_SIG_reg[1][0]_0\,
      I3 => \^hwreg_layerenableflag_1_val_c15_full_n\,
      O => p_6_in
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__46_n_9\,
      Q => \^hwreg_layerenableflag_1_val_c15_full_n\,
      S => full_n_reg_0
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => \SRL_SIG_reg[0][0]_1\,
      I1 => \^hwreg_layerenableflag_1_val_c15_empty_n\,
      I2 => \SRL_SIG_reg[1][0]_0\,
      I3 => \^hwreg_layerenableflag_1_val_c15_full_n\,
      I4 => HwReg_layerEnableFlag_1_val_c15_num_data_valid(0),
      O => \mOutPtr[0]_i_1_n_9\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA7F7F7F15808080"
    )
        port map (
      I0 => HwReg_layerEnableFlag_1_val_c15_num_data_valid(0),
      I1 => \^hwreg_layerenableflag_1_val_c15_full_n\,
      I2 => \SRL_SIG_reg[1][0]_0\,
      I3 => \^hwreg_layerenableflag_1_val_c15_empty_n\,
      I4 => \SRL_SIG_reg[0][0]_1\,
      I5 => HwReg_layerEnableFlag_1_val_c15_num_data_valid(1),
      O => \mOutPtr[1]_i_1_n_9\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => HwReg_layerEnableFlag_1_val_c15_num_data_valid(0),
      I1 => HwReg_layerEnableFlag_1_val_c15_num_data_valid(1),
      I2 => push,
      I3 => \^hwreg_layerenableflag_1_val_c15_empty_n\,
      I4 => \SRL_SIG_reg[0][0]_1\,
      I5 => HwReg_layerEnableFlag_1_val_c15_num_data_valid(2),
      O => \mOutPtr[2]_i_1_n_9\
    );
\mOutPtr[2]_i_2__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^hwreg_layerenableflag_1_val_c15_full_n\,
      I1 => \SRL_SIG_reg[1][0]_0\,
      O => push
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_9\,
      Q => HwReg_layerEnableFlag_1_val_c15_num_data_valid(0),
      R => full_n_reg_0
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_9\,
      Q => HwReg_layerEnableFlag_1_val_c15_num_data_valid(1),
      R => full_n_reg_0
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_9\,
      Q => HwReg_layerEnableFlag_1_val_c15_num_data_valid(2),
      R => full_n_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_fifo_w1_d2_S_13 is
  port (
    \SRL_SIG_reg[0][0]\ : out STD_LOGIC;
    HwReg_layerEnableFlag_1_val_c16_empty_n : out STD_LOGIC;
    HwReg_layerEnableFlag_1_val_c16_full_n : out STD_LOGIC;
    y_fu_640 : out STD_LOGIC;
    \SRL_SIG_reg[1][0]\ : out STD_LOGIC;
    HwReg_layerEnableFlag_1_val_c16_dout : out STD_LOGIC;
    \SRL_SIG_reg[0][0]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    full_n_reg_0 : in STD_LOGIC;
    \SRL_SIG_reg[0][0]_1\ : in STD_LOGIC;
    \SRL_SIG_reg[1][0]_0\ : in STD_LOGIC;
    HwReg_layerEnableFlag_1_val_c15_full_n : in STD_LOGIC;
    \SRL_SIG_reg[0][0]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_design_v_mix_0_0_fifo_w1_d2_S_13 : entity is "main_design_v_mix_0_0_fifo_w1_d2_S";
end main_design_v_mix_0_0_fifo_w1_d2_S_13;

architecture STRUCTURE of main_design_v_mix_0_0_fifo_w1_d2_S_13 is
  signal \^hwreg_layerenableflag_1_val_c16_empty_n\ : STD_LOGIC;
  signal \^hwreg_layerenableflag_1_val_c16_full_n\ : STD_LOGIC;
  signal HwReg_layerEnableFlag_1_val_c16_num_data_valid : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal addr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \addr15_in__0__0\ : STD_LOGIC;
  signal \addr[0]_i_1_n_9\ : STD_LOGIC;
  signal \empty_n_i_1__44_n_9\ : STD_LOGIC;
  signal \full_n_i_1__44_n_9\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_9\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_9\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_9\ : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal push : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \full_n_i_2__28\ : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of \full_n_i_3__19\ : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1\ : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_2__25\ : label is "soft_lutpair437";
begin
  HwReg_layerEnableFlag_1_val_c16_empty_n <= \^hwreg_layerenableflag_1_val_c16_empty_n\;
  HwReg_layerEnableFlag_1_val_c16_full_n <= \^hwreg_layerenableflag_1_val_c16_full_n\;
U_main_design_v_mix_0_0_fifo_w1_d2_S_ShiftReg: entity work.main_design_v_mix_0_0_fifo_w1_d2_S_ShiftReg_118
     port map (
      HwReg_layerEnableFlag_1_val_c15_full_n => HwReg_layerEnableFlag_1_val_c15_full_n,
      HwReg_layerEnableFlag_1_val_c16_dout => HwReg_layerEnableFlag_1_val_c16_dout,
      \SRL_SIG_reg[0][0]_0\ => \SRL_SIG_reg[0][0]\,
      \SRL_SIG_reg[0][0]_1\ => \SRL_SIG_reg[0][0]_0\,
      \SRL_SIG_reg[0][0]_2\ => \SRL_SIG_reg[0][0]_1\,
      \SRL_SIG_reg[0][0]_3\ => \SRL_SIG_reg[0][0]_2\,
      \SRL_SIG_reg[1][0]_0\ => \SRL_SIG_reg[1][0]\,
      \SRL_SIG_reg[1][0]_1\ => \^hwreg_layerenableflag_1_val_c16_full_n\,
      \SRL_SIG_reg[1][0]_2\ => \SRL_SIG_reg[1][0]_0\,
      addr(0) => addr(0),
      ap_clk => ap_clk,
      y_fu_640 => y_fu_640
    );
\addr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F7FFF7F70800080"
    )
        port map (
      I0 => \^hwreg_layerenableflag_1_val_c16_full_n\,
      I1 => \SRL_SIG_reg[1][0]_0\,
      I2 => \^hwreg_layerenableflag_1_val_c16_empty_n\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      I4 => \addr15_in__0__0\,
      I5 => addr(0),
      O => \addr[0]_i_1_n_9\
    );
\addr[0]_i_2__47\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => HwReg_layerEnableFlag_1_val_c16_num_data_valid(0),
      I1 => HwReg_layerEnableFlag_1_val_c16_num_data_valid(2),
      I2 => HwReg_layerEnableFlag_1_val_c16_num_data_valid(1),
      O => \addr15_in__0__0\
    );
\addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[0]_i_1_n_9\,
      Q => addr(0),
      R => full_n_reg_0
    );
\empty_n_i_1__44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFBFF0000"
    )
        port map (
      I0 => HwReg_layerEnableFlag_1_val_c16_num_data_valid(2),
      I1 => HwReg_layerEnableFlag_1_val_c16_num_data_valid(0),
      I2 => HwReg_layerEnableFlag_1_val_c16_num_data_valid(1),
      I3 => \SRL_SIG_reg[0][0]_1\,
      I4 => \^hwreg_layerenableflag_1_val_c16_empty_n\,
      I5 => push,
      O => \empty_n_i_1__44_n_9\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__44_n_9\,
      Q => \^hwreg_layerenableflag_1_val_c16_empty_n\,
      R => full_n_reg_0
    );
\full_n_i_1__44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFBFFFBFF0000"
    )
        port map (
      I0 => HwReg_layerEnableFlag_1_val_c16_num_data_valid(2),
      I1 => HwReg_layerEnableFlag_1_val_c16_num_data_valid(0),
      I2 => HwReg_layerEnableFlag_1_val_c16_num_data_valid(1),
      I3 => p_9_in,
      I4 => p_6_in,
      I5 => \^hwreg_layerenableflag_1_val_c16_full_n\,
      O => \full_n_i_1__44_n_9\
    );
\full_n_i_2__28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => \SRL_SIG_reg[1][0]_0\,
      I1 => \^hwreg_layerenableflag_1_val_c16_full_n\,
      I2 => \SRL_SIG_reg[0][0]_1\,
      I3 => \^hwreg_layerenableflag_1_val_c16_empty_n\,
      O => p_9_in
    );
\full_n_i_3__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => \SRL_SIG_reg[0][0]_1\,
      I1 => \^hwreg_layerenableflag_1_val_c16_empty_n\,
      I2 => \SRL_SIG_reg[1][0]_0\,
      I3 => \^hwreg_layerenableflag_1_val_c16_full_n\,
      O => p_6_in
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__44_n_9\,
      Q => \^hwreg_layerenableflag_1_val_c16_full_n\,
      S => full_n_reg_0
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => \SRL_SIG_reg[0][0]_1\,
      I1 => \^hwreg_layerenableflag_1_val_c16_empty_n\,
      I2 => \SRL_SIG_reg[1][0]_0\,
      I3 => \^hwreg_layerenableflag_1_val_c16_full_n\,
      I4 => HwReg_layerEnableFlag_1_val_c16_num_data_valid(0),
      O => \mOutPtr[0]_i_1_n_9\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA7F7F7F15808080"
    )
        port map (
      I0 => HwReg_layerEnableFlag_1_val_c16_num_data_valid(0),
      I1 => \^hwreg_layerenableflag_1_val_c16_full_n\,
      I2 => \SRL_SIG_reg[1][0]_0\,
      I3 => \^hwreg_layerenableflag_1_val_c16_empty_n\,
      I4 => \SRL_SIG_reg[0][0]_1\,
      I5 => HwReg_layerEnableFlag_1_val_c16_num_data_valid(1),
      O => \mOutPtr[1]_i_1_n_9\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => HwReg_layerEnableFlag_1_val_c16_num_data_valid(0),
      I1 => HwReg_layerEnableFlag_1_val_c16_num_data_valid(1),
      I2 => push,
      I3 => \^hwreg_layerenableflag_1_val_c16_empty_n\,
      I4 => \SRL_SIG_reg[0][0]_1\,
      I5 => HwReg_layerEnableFlag_1_val_c16_num_data_valid(2),
      O => \mOutPtr[2]_i_1_n_9\
    );
\mOutPtr[2]_i_2__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^hwreg_layerenableflag_1_val_c16_full_n\,
      I1 => \SRL_SIG_reg[1][0]_0\,
      O => push
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_9\,
      Q => HwReg_layerEnableFlag_1_val_c16_num_data_valid(0),
      R => full_n_reg_0
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_9\,
      Q => HwReg_layerEnableFlag_1_val_c16_num_data_valid(1),
      R => full_n_reg_0
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_9\,
      Q => HwReg_layerEnableFlag_1_val_c16_num_data_valid(2),
      R => full_n_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_fifo_w1_d2_S_14 is
  port (
    HwReg_layerEnableFlag_1_val_c17_empty_n : out STD_LOGIC;
    HwReg_layerEnableFlag_1_val_c17_full_n : out STD_LOGIC;
    y_fu_640 : out STD_LOGIC;
    \SRL_SIG_reg[1][0]\ : out STD_LOGIC;
    HwReg_layerEnableFlag_1_val_c17_dout : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    full_n_reg_0 : in STD_LOGIC;
    \SRL_SIG_reg[0][0]\ : in STD_LOGIC;
    AXIvideo2MultiPixStream_5_U0_HwReg_layerWidth_1_val_c24_write : in STD_LOGIC;
    HwReg_layerEnableFlag_reg_1156 : in STD_LOGIC;
    HwReg_layerEnableFlag_1_val_c16_full_n : in STD_LOGIC;
    \SRL_SIG_reg[0][0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_design_v_mix_0_0_fifo_w1_d2_S_14 : entity is "main_design_v_mix_0_0_fifo_w1_d2_S";
end main_design_v_mix_0_0_fifo_w1_d2_S_14;

architecture STRUCTURE of main_design_v_mix_0_0_fifo_w1_d2_S_14 is
  signal \^hwreg_layerenableflag_1_val_c17_empty_n\ : STD_LOGIC;
  signal \^hwreg_layerenableflag_1_val_c17_full_n\ : STD_LOGIC;
  signal HwReg_layerEnableFlag_1_val_c17_num_data_valid : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal addr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \addr15_in__2\ : STD_LOGIC;
  signal \addr[0]_i_1_n_9\ : STD_LOGIC;
  signal \empty_n_i_1__42_n_9\ : STD_LOGIC;
  signal \full_n_i_1__42_n_9\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_9\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_9\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_9\ : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal push : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \full_n_i_2__27\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \full_n_i_3__18\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_2__24\ : label is "soft_lutpair441";
begin
  HwReg_layerEnableFlag_1_val_c17_empty_n <= \^hwreg_layerenableflag_1_val_c17_empty_n\;
  HwReg_layerEnableFlag_1_val_c17_full_n <= \^hwreg_layerenableflag_1_val_c17_full_n\;
U_main_design_v_mix_0_0_fifo_w1_d2_S_ShiftReg: entity work.main_design_v_mix_0_0_fifo_w1_d2_S_ShiftReg_117
     port map (
      AXIvideo2MultiPixStream_5_U0_HwReg_layerWidth_1_val_c24_write => AXIvideo2MultiPixStream_5_U0_HwReg_layerWidth_1_val_c24_write,
      HwReg_layerEnableFlag_1_val_c16_full_n => HwReg_layerEnableFlag_1_val_c16_full_n,
      HwReg_layerEnableFlag_1_val_c17_dout => HwReg_layerEnableFlag_1_val_c17_dout,
      HwReg_layerEnableFlag_reg_1156 => HwReg_layerEnableFlag_reg_1156,
      \SRL_SIG_reg[0][0]_0\ => \SRL_SIG_reg[0][0]\,
      \SRL_SIG_reg[0][0]_1\ => \^hwreg_layerenableflag_1_val_c17_full_n\,
      \SRL_SIG_reg[0][0]_2\ => \SRL_SIG_reg[0][0]_0\,
      \SRL_SIG_reg[1][0]_0\ => \SRL_SIG_reg[1][0]\,
      addr(0) => addr(0),
      ap_clk => ap_clk,
      y_fu_640 => y_fu_640
    );
\addr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F7FFF7F70800080"
    )
        port map (
      I0 => \^hwreg_layerenableflag_1_val_c17_full_n\,
      I1 => AXIvideo2MultiPixStream_5_U0_HwReg_layerWidth_1_val_c24_write,
      I2 => \^hwreg_layerenableflag_1_val_c17_empty_n\,
      I3 => \SRL_SIG_reg[0][0]\,
      I4 => \addr15_in__2\,
      I5 => addr(0),
      O => \addr[0]_i_1_n_9\
    );
\addr[0]_i_2__46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => HwReg_layerEnableFlag_1_val_c17_num_data_valid(0),
      I1 => HwReg_layerEnableFlag_1_val_c17_num_data_valid(2),
      I2 => HwReg_layerEnableFlag_1_val_c17_num_data_valid(1),
      O => \addr15_in__2\
    );
\addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[0]_i_1_n_9\,
      Q => addr(0),
      R => full_n_reg_0
    );
\empty_n_i_1__42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFBFF0000"
    )
        port map (
      I0 => HwReg_layerEnableFlag_1_val_c17_num_data_valid(2),
      I1 => HwReg_layerEnableFlag_1_val_c17_num_data_valid(0),
      I2 => HwReg_layerEnableFlag_1_val_c17_num_data_valid(1),
      I3 => \SRL_SIG_reg[0][0]\,
      I4 => \^hwreg_layerenableflag_1_val_c17_empty_n\,
      I5 => push,
      O => \empty_n_i_1__42_n_9\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__42_n_9\,
      Q => \^hwreg_layerenableflag_1_val_c17_empty_n\,
      R => full_n_reg_0
    );
\full_n_i_1__42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFBFFFBFF0000"
    )
        port map (
      I0 => HwReg_layerEnableFlag_1_val_c17_num_data_valid(2),
      I1 => HwReg_layerEnableFlag_1_val_c17_num_data_valid(0),
      I2 => HwReg_layerEnableFlag_1_val_c17_num_data_valid(1),
      I3 => p_9_in,
      I4 => p_6_in,
      I5 => \^hwreg_layerenableflag_1_val_c17_full_n\,
      O => \full_n_i_1__42_n_9\
    );
\full_n_i_2__27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => AXIvideo2MultiPixStream_5_U0_HwReg_layerWidth_1_val_c24_write,
      I1 => \^hwreg_layerenableflag_1_val_c17_full_n\,
      I2 => \SRL_SIG_reg[0][0]\,
      I3 => \^hwreg_layerenableflag_1_val_c17_empty_n\,
      O => p_9_in
    );
\full_n_i_3__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => \SRL_SIG_reg[0][0]\,
      I1 => \^hwreg_layerenableflag_1_val_c17_empty_n\,
      I2 => AXIvideo2MultiPixStream_5_U0_HwReg_layerWidth_1_val_c24_write,
      I3 => \^hwreg_layerenableflag_1_val_c17_full_n\,
      O => p_6_in
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__42_n_9\,
      Q => \^hwreg_layerenableflag_1_val_c17_full_n\,
      S => full_n_reg_0
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => \SRL_SIG_reg[0][0]\,
      I1 => \^hwreg_layerenableflag_1_val_c17_empty_n\,
      I2 => AXIvideo2MultiPixStream_5_U0_HwReg_layerWidth_1_val_c24_write,
      I3 => \^hwreg_layerenableflag_1_val_c17_full_n\,
      I4 => HwReg_layerEnableFlag_1_val_c17_num_data_valid(0),
      O => \mOutPtr[0]_i_1_n_9\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA7F7F7F15808080"
    )
        port map (
      I0 => HwReg_layerEnableFlag_1_val_c17_num_data_valid(0),
      I1 => \^hwreg_layerenableflag_1_val_c17_full_n\,
      I2 => AXIvideo2MultiPixStream_5_U0_HwReg_layerWidth_1_val_c24_write,
      I3 => \^hwreg_layerenableflag_1_val_c17_empty_n\,
      I4 => \SRL_SIG_reg[0][0]\,
      I5 => HwReg_layerEnableFlag_1_val_c17_num_data_valid(1),
      O => \mOutPtr[1]_i_1_n_9\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => HwReg_layerEnableFlag_1_val_c17_num_data_valid(0),
      I1 => HwReg_layerEnableFlag_1_val_c17_num_data_valid(1),
      I2 => push,
      I3 => \^hwreg_layerenableflag_1_val_c17_empty_n\,
      I4 => \SRL_SIG_reg[0][0]\,
      I5 => HwReg_layerEnableFlag_1_val_c17_num_data_valid(2),
      O => \mOutPtr[2]_i_1_n_9\
    );
\mOutPtr[2]_i_2__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^hwreg_layerenableflag_1_val_c17_full_n\,
      I1 => AXIvideo2MultiPixStream_5_U0_HwReg_layerWidth_1_val_c24_write,
      O => push
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_9\,
      Q => HwReg_layerEnableFlag_1_val_c17_num_data_valid(0),
      R => full_n_reg_0
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_9\,
      Q => HwReg_layerEnableFlag_1_val_c17_num_data_valid(1),
      R => full_n_reg_0
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_9\,
      Q => HwReg_layerEnableFlag_1_val_c17_num_data_valid(2),
      R => full_n_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_fifo_w1_d2_S_15 is
  port (
    \SRL_SIG_reg[0][0]\ : out STD_LOGIC;
    HwReg_layerEnableFlag_1_val_c_empty_n : out STD_LOGIC;
    HwReg_layerEnableFlag_1_val_c_full_n : out STD_LOGIC;
    y_fu_600 : out STD_LOGIC;
    HwReg_layerEnableFlag_1_val_c_dout : out STD_LOGIC;
    \SRL_SIG_reg[0][0]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    full_n_reg_0 : in STD_LOGIC;
    \y_fu_60_reg[11]\ : in STD_LOGIC;
    \SRL_SIG_reg[1][0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_design_v_mix_0_0_fifo_w1_d2_S_15 : entity is "main_design_v_mix_0_0_fifo_w1_d2_S";
end main_design_v_mix_0_0_fifo_w1_d2_S_15;

architecture STRUCTURE of main_design_v_mix_0_0_fifo_w1_d2_S_15 is
  signal \^hwreg_layerenableflag_1_val_c_empty_n\ : STD_LOGIC;
  signal \^hwreg_layerenableflag_1_val_c_full_n\ : STD_LOGIC;
  signal HwReg_layerEnableFlag_1_val_c_num_data_valid : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal addr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \addr15_in__2__0\ : STD_LOGIC;
  signal \addr[0]_i_1_n_9\ : STD_LOGIC;
  signal \empty_n_i_1__48_n_9\ : STD_LOGIC;
  signal \full_n_i_1__48_n_9\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_9\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_9\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_9\ : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal push : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \full_n_i_2__30\ : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of \full_n_i_3__21\ : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1\ : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_2__27\ : label is "soft_lutpair444";
begin
  HwReg_layerEnableFlag_1_val_c_empty_n <= \^hwreg_layerenableflag_1_val_c_empty_n\;
  HwReg_layerEnableFlag_1_val_c_full_n <= \^hwreg_layerenableflag_1_val_c_full_n\;
U_main_design_v_mix_0_0_fifo_w1_d2_S_ShiftReg: entity work.main_design_v_mix_0_0_fifo_w1_d2_S_ShiftReg_116
     port map (
      HwReg_layerEnableFlag_1_val_c_dout => HwReg_layerEnableFlag_1_val_c_dout,
      \SRL_SIG_reg[0][0]_0\ => \SRL_SIG_reg[0][0]\,
      \SRL_SIG_reg[0][0]_1\ => \SRL_SIG_reg[0][0]_0\,
      \SRL_SIG_reg[1][0]_0\ => \^hwreg_layerenableflag_1_val_c_full_n\,
      \SRL_SIG_reg[1][0]_1\ => \SRL_SIG_reg[1][0]\,
      addr(0) => addr(0),
      ap_clk => ap_clk,
      y_fu_600 => y_fu_600,
      \y_fu_60_reg[11]\ => \y_fu_60_reg[11]\
    );
\addr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F7FFF7F70800080"
    )
        port map (
      I0 => \^hwreg_layerenableflag_1_val_c_full_n\,
      I1 => \SRL_SIG_reg[1][0]\,
      I2 => \^hwreg_layerenableflag_1_val_c_empty_n\,
      I3 => \y_fu_60_reg[11]\,
      I4 => \addr15_in__2__0\,
      I5 => addr(0),
      O => \addr[0]_i_1_n_9\
    );
\addr[0]_i_2__49\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => HwReg_layerEnableFlag_1_val_c_num_data_valid(0),
      I1 => HwReg_layerEnableFlag_1_val_c_num_data_valid(2),
      I2 => HwReg_layerEnableFlag_1_val_c_num_data_valid(1),
      O => \addr15_in__2__0\
    );
\addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[0]_i_1_n_9\,
      Q => addr(0),
      R => full_n_reg_0
    );
\empty_n_i_1__48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFBFF0000"
    )
        port map (
      I0 => HwReg_layerEnableFlag_1_val_c_num_data_valid(2),
      I1 => HwReg_layerEnableFlag_1_val_c_num_data_valid(0),
      I2 => HwReg_layerEnableFlag_1_val_c_num_data_valid(1),
      I3 => \y_fu_60_reg[11]\,
      I4 => \^hwreg_layerenableflag_1_val_c_empty_n\,
      I5 => push,
      O => \empty_n_i_1__48_n_9\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__48_n_9\,
      Q => \^hwreg_layerenableflag_1_val_c_empty_n\,
      R => full_n_reg_0
    );
\full_n_i_1__48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFBFFFBFF0000"
    )
        port map (
      I0 => HwReg_layerEnableFlag_1_val_c_num_data_valid(2),
      I1 => HwReg_layerEnableFlag_1_val_c_num_data_valid(0),
      I2 => HwReg_layerEnableFlag_1_val_c_num_data_valid(1),
      I3 => p_9_in,
      I4 => p_6_in,
      I5 => \^hwreg_layerenableflag_1_val_c_full_n\,
      O => \full_n_i_1__48_n_9\
    );
\full_n_i_2__30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => \SRL_SIG_reg[1][0]\,
      I1 => \^hwreg_layerenableflag_1_val_c_full_n\,
      I2 => \y_fu_60_reg[11]\,
      I3 => \^hwreg_layerenableflag_1_val_c_empty_n\,
      O => p_9_in
    );
\full_n_i_3__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => \y_fu_60_reg[11]\,
      I1 => \^hwreg_layerenableflag_1_val_c_empty_n\,
      I2 => \SRL_SIG_reg[1][0]\,
      I3 => \^hwreg_layerenableflag_1_val_c_full_n\,
      O => p_6_in
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__48_n_9\,
      Q => \^hwreg_layerenableflag_1_val_c_full_n\,
      S => full_n_reg_0
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => \y_fu_60_reg[11]\,
      I1 => \^hwreg_layerenableflag_1_val_c_empty_n\,
      I2 => \SRL_SIG_reg[1][0]\,
      I3 => \^hwreg_layerenableflag_1_val_c_full_n\,
      I4 => HwReg_layerEnableFlag_1_val_c_num_data_valid(0),
      O => \mOutPtr[0]_i_1_n_9\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA7F7F7F15808080"
    )
        port map (
      I0 => HwReg_layerEnableFlag_1_val_c_num_data_valid(0),
      I1 => \^hwreg_layerenableflag_1_val_c_full_n\,
      I2 => \SRL_SIG_reg[1][0]\,
      I3 => \^hwreg_layerenableflag_1_val_c_empty_n\,
      I4 => \y_fu_60_reg[11]\,
      I5 => HwReg_layerEnableFlag_1_val_c_num_data_valid(1),
      O => \mOutPtr[1]_i_1_n_9\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => HwReg_layerEnableFlag_1_val_c_num_data_valid(0),
      I1 => HwReg_layerEnableFlag_1_val_c_num_data_valid(1),
      I2 => push,
      I3 => \^hwreg_layerenableflag_1_val_c_empty_n\,
      I4 => \y_fu_60_reg[11]\,
      I5 => HwReg_layerEnableFlag_1_val_c_num_data_valid(2),
      O => \mOutPtr[2]_i_1_n_9\
    );
\mOutPtr[2]_i_2__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^hwreg_layerenableflag_1_val_c_full_n\,
      I1 => \SRL_SIG_reg[1][0]\,
      O => push
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_9\,
      Q => HwReg_layerEnableFlag_1_val_c_num_data_valid(0),
      R => full_n_reg_0
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_9\,
      Q => HwReg_layerEnableFlag_1_val_c_num_data_valid(1),
      R => full_n_reg_0
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_9\,
      Q => HwReg_layerEnableFlag_1_val_c_num_data_valid(2),
      R => full_n_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_fifo_w1_d2_S_16 is
  port (
    \SRL_SIG_reg[0][0]\ : out STD_LOGIC;
    HwReg_layerEnableFlag_2_val_c18_empty_n : out STD_LOGIC;
    HwReg_layerEnableFlag_2_val_c18_full_n : out STD_LOGIC;
    y_fu_640 : out STD_LOGIC;
    \SRL_SIG_reg[1][0]\ : out STD_LOGIC;
    HwReg_layerEnableFlag_2_val_c18_dout : out STD_LOGIC;
    \SRL_SIG_reg[0][0]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    full_n_reg_0 : in STD_LOGIC;
    \SRL_SIG_reg[0][0]_1\ : in STD_LOGIC;
    \SRL_SIG_reg[1][0]_0\ : in STD_LOGIC;
    HwReg_layerEnableFlag_2_val_c_full_n : in STD_LOGIC;
    \SRL_SIG_reg[0][0]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_design_v_mix_0_0_fifo_w1_d2_S_16 : entity is "main_design_v_mix_0_0_fifo_w1_d2_S";
end main_design_v_mix_0_0_fifo_w1_d2_S_16;

architecture STRUCTURE of main_design_v_mix_0_0_fifo_w1_d2_S_16 is
  signal \^hwreg_layerenableflag_2_val_c18_empty_n\ : STD_LOGIC;
  signal \^hwreg_layerenableflag_2_val_c18_full_n\ : STD_LOGIC;
  signal HwReg_layerEnableFlag_2_val_c18_num_data_valid : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal addr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \addr[0]_i_1_n_9\ : STD_LOGIC;
  signal \addr[0]_i_2__39_n_9\ : STD_LOGIC;
  signal \empty_n_i_1__60_n_9\ : STD_LOGIC;
  signal \full_n_i_1__56_n_9\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_9\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_9\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_9\ : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \addr[0]_i_2__39\ : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1\ : label is "soft_lutpair447";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1\ : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_3__18\ : label is "soft_lutpair447";
begin
  HwReg_layerEnableFlag_2_val_c18_empty_n <= \^hwreg_layerenableflag_2_val_c18_empty_n\;
  HwReg_layerEnableFlag_2_val_c18_full_n <= \^hwreg_layerenableflag_2_val_c18_full_n\;
U_main_design_v_mix_0_0_fifo_w1_d2_S_ShiftReg: entity work.main_design_v_mix_0_0_fifo_w1_d2_S_ShiftReg_115
     port map (
      HwReg_layerEnableFlag_2_val_c18_dout => HwReg_layerEnableFlag_2_val_c18_dout,
      HwReg_layerEnableFlag_2_val_c_full_n => HwReg_layerEnableFlag_2_val_c_full_n,
      \SRL_SIG_reg[0][0]_0\ => \SRL_SIG_reg[0][0]\,
      \SRL_SIG_reg[0][0]_1\ => \SRL_SIG_reg[0][0]_0\,
      \SRL_SIG_reg[0][0]_2\ => \SRL_SIG_reg[0][0]_1\,
      \SRL_SIG_reg[0][0]_3\ => \SRL_SIG_reg[0][0]_2\,
      \SRL_SIG_reg[1][0]_0\ => \SRL_SIG_reg[1][0]\,
      \SRL_SIG_reg[1][0]_1\ => \SRL_SIG_reg[1][0]_0\,
      \SRL_SIG_reg[1][0]_2\ => \^hwreg_layerenableflag_2_val_c18_full_n\,
      addr(0) => addr(0),
      ap_clk => ap_clk,
      y_fu_640 => y_fu_640
    );
\addr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"87FFF7FF78000800"
    )
        port map (
      I0 => \^hwreg_layerenableflag_2_val_c18_full_n\,
      I1 => \SRL_SIG_reg[1][0]_0\,
      I2 => \SRL_SIG_reg[0][0]_1\,
      I3 => \^hwreg_layerenableflag_2_val_c18_empty_n\,
      I4 => \addr[0]_i_2__39_n_9\,
      I5 => addr(0),
      O => \addr[0]_i_1_n_9\
    );
\addr[0]_i_2__39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => HwReg_layerEnableFlag_2_val_c18_num_data_valid(0),
      I1 => HwReg_layerEnableFlag_2_val_c18_num_data_valid(1),
      I2 => HwReg_layerEnableFlag_2_val_c18_num_data_valid(2),
      O => \addr[0]_i_2__39_n_9\
    );
\addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[0]_i_1_n_9\,
      Q => addr(0),
      R => full_n_reg_0
    );
\empty_n_i_1__60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDFFFFFF0000"
    )
        port map (
      I0 => HwReg_layerEnableFlag_2_val_c18_num_data_valid(0),
      I1 => HwReg_layerEnableFlag_2_val_c18_num_data_valid(1),
      I2 => HwReg_layerEnableFlag_2_val_c18_num_data_valid(2),
      I3 => p_6_in,
      I4 => p_9_in,
      I5 => \^hwreg_layerenableflag_2_val_c18_empty_n\,
      O => \empty_n_i_1__60_n_9\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__60_n_9\,
      Q => \^hwreg_layerenableflag_2_val_c18_empty_n\,
      R => full_n_reg_0
    );
\full_n_i_1__56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF3FAAAAAA2A"
    )
        port map (
      I0 => p_6_in,
      I1 => p_9_in,
      I2 => HwReg_layerEnableFlag_2_val_c18_num_data_valid(0),
      I3 => HwReg_layerEnableFlag_2_val_c18_num_data_valid(1),
      I4 => HwReg_layerEnableFlag_2_val_c18_num_data_valid(2),
      I5 => \^hwreg_layerenableflag_2_val_c18_full_n\,
      O => \full_n_i_1__56_n_9\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__56_n_9\,
      Q => \^hwreg_layerenableflag_2_val_c18_full_n\,
      S => full_n_reg_0
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => \SRL_SIG_reg[1][0]_0\,
      I1 => \^hwreg_layerenableflag_2_val_c18_full_n\,
      I2 => \SRL_SIG_reg[0][0]_1\,
      I3 => \^hwreg_layerenableflag_2_val_c18_empty_n\,
      I4 => HwReg_layerEnableFlag_2_val_c18_num_data_valid(0),
      O => \mOutPtr[0]_i_1_n_9\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5BFBFBF2A404040"
    )
        port map (
      I0 => HwReg_layerEnableFlag_2_val_c18_num_data_valid(0),
      I1 => \^hwreg_layerenableflag_2_val_c18_empty_n\,
      I2 => \SRL_SIG_reg[0][0]_1\,
      I3 => \^hwreg_layerenableflag_2_val_c18_full_n\,
      I4 => \SRL_SIG_reg[1][0]_0\,
      I5 => HwReg_layerEnableFlag_2_val_c18_num_data_valid(1),
      O => \mOutPtr[1]_i_1_n_9\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7E7F8180"
    )
        port map (
      I0 => HwReg_layerEnableFlag_2_val_c18_num_data_valid(1),
      I1 => HwReg_layerEnableFlag_2_val_c18_num_data_valid(0),
      I2 => p_9_in,
      I3 => p_6_in,
      I4 => HwReg_layerEnableFlag_2_val_c18_num_data_valid(2),
      O => \mOutPtr[2]_i_1_n_9\
    );
\mOutPtr[2]_i_2__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \SRL_SIG_reg[0][0]_1\,
      I1 => \^hwreg_layerenableflag_2_val_c18_empty_n\,
      I2 => \SRL_SIG_reg[1][0]_0\,
      I3 => \^hwreg_layerenableflag_2_val_c18_full_n\,
      O => p_9_in
    );
\mOutPtr[2]_i_3__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \SRL_SIG_reg[1][0]_0\,
      I1 => \^hwreg_layerenableflag_2_val_c18_full_n\,
      I2 => \SRL_SIG_reg[0][0]_1\,
      I3 => \^hwreg_layerenableflag_2_val_c18_empty_n\,
      O => p_6_in
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_9\,
      Q => HwReg_layerEnableFlag_2_val_c18_num_data_valid(0),
      R => full_n_reg_0
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_9\,
      Q => HwReg_layerEnableFlag_2_val_c18_num_data_valid(1),
      R => full_n_reg_0
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_9\,
      Q => HwReg_layerEnableFlag_2_val_c18_num_data_valid(2),
      R => full_n_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_fifo_w1_d2_S_17 is
  port (
    \SRL_SIG_reg[0][0]\ : out STD_LOGIC;
    HwReg_layerEnableFlag_2_val_c19_empty_n : out STD_LOGIC;
    HwReg_layerEnableFlag_2_val_c19_full_n : out STD_LOGIC;
    y_fu_640 : out STD_LOGIC;
    \SRL_SIG_reg[1][0]\ : out STD_LOGIC;
    HwReg_layerEnableFlag_2_val_c19_dout : out STD_LOGIC;
    \SRL_SIG_reg[0][0]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    full_n_reg_0 : in STD_LOGIC;
    \SRL_SIG_reg[0][0]_1\ : in STD_LOGIC;
    \SRL_SIG_reg[1][0]_0\ : in STD_LOGIC;
    HwReg_layerEnableFlag_2_val_c18_full_n : in STD_LOGIC;
    \SRL_SIG_reg[0][0]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_design_v_mix_0_0_fifo_w1_d2_S_17 : entity is "main_design_v_mix_0_0_fifo_w1_d2_S";
end main_design_v_mix_0_0_fifo_w1_d2_S_17;

architecture STRUCTURE of main_design_v_mix_0_0_fifo_w1_d2_S_17 is
  signal \^hwreg_layerenableflag_2_val_c19_empty_n\ : STD_LOGIC;
  signal \^hwreg_layerenableflag_2_val_c19_full_n\ : STD_LOGIC;
  signal HwReg_layerEnableFlag_2_val_c19_num_data_valid : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal addr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \addr[0]_i_1_n_9\ : STD_LOGIC;
  signal \addr[0]_i_2__38_n_9\ : STD_LOGIC;
  signal \empty_n_i_1__58_n_9\ : STD_LOGIC;
  signal \full_n_i_1__54_n_9\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_9\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_9\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_9\ : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \addr[0]_i_2__38\ : label is "soft_lutpair449";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1\ : label is "soft_lutpair450";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1\ : label is "soft_lutpair449";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_3__17\ : label is "soft_lutpair450";
begin
  HwReg_layerEnableFlag_2_val_c19_empty_n <= \^hwreg_layerenableflag_2_val_c19_empty_n\;
  HwReg_layerEnableFlag_2_val_c19_full_n <= \^hwreg_layerenableflag_2_val_c19_full_n\;
U_main_design_v_mix_0_0_fifo_w1_d2_S_ShiftReg: entity work.main_design_v_mix_0_0_fifo_w1_d2_S_ShiftReg_114
     port map (
      HwReg_layerEnableFlag_2_val_c18_full_n => HwReg_layerEnableFlag_2_val_c18_full_n,
      HwReg_layerEnableFlag_2_val_c19_dout => HwReg_layerEnableFlag_2_val_c19_dout,
      \SRL_SIG_reg[0][0]_0\ => \SRL_SIG_reg[0][0]\,
      \SRL_SIG_reg[0][0]_1\ => \SRL_SIG_reg[0][0]_0\,
      \SRL_SIG_reg[0][0]_2\ => \SRL_SIG_reg[0][0]_1\,
      \SRL_SIG_reg[0][0]_3\ => \SRL_SIG_reg[0][0]_2\,
      \SRL_SIG_reg[1][0]_0\ => \SRL_SIG_reg[1][0]\,
      \SRL_SIG_reg[1][0]_1\ => \SRL_SIG_reg[1][0]_0\,
      \SRL_SIG_reg[1][0]_2\ => \^hwreg_layerenableflag_2_val_c19_full_n\,
      addr(0) => addr(0),
      ap_clk => ap_clk,
      y_fu_640 => y_fu_640
    );
\addr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"87FFF7FF78000800"
    )
        port map (
      I0 => \^hwreg_layerenableflag_2_val_c19_full_n\,
      I1 => \SRL_SIG_reg[1][0]_0\,
      I2 => \SRL_SIG_reg[0][0]_1\,
      I3 => \^hwreg_layerenableflag_2_val_c19_empty_n\,
      I4 => \addr[0]_i_2__38_n_9\,
      I5 => addr(0),
      O => \addr[0]_i_1_n_9\
    );
\addr[0]_i_2__38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => HwReg_layerEnableFlag_2_val_c19_num_data_valid(0),
      I1 => HwReg_layerEnableFlag_2_val_c19_num_data_valid(1),
      I2 => HwReg_layerEnableFlag_2_val_c19_num_data_valid(2),
      O => \addr[0]_i_2__38_n_9\
    );
\addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[0]_i_1_n_9\,
      Q => addr(0),
      R => full_n_reg_0
    );
\empty_n_i_1__58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDFFFFFF0000"
    )
        port map (
      I0 => HwReg_layerEnableFlag_2_val_c19_num_data_valid(0),
      I1 => HwReg_layerEnableFlag_2_val_c19_num_data_valid(1),
      I2 => HwReg_layerEnableFlag_2_val_c19_num_data_valid(2),
      I3 => p_6_in,
      I4 => p_9_in,
      I5 => \^hwreg_layerenableflag_2_val_c19_empty_n\,
      O => \empty_n_i_1__58_n_9\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__58_n_9\,
      Q => \^hwreg_layerenableflag_2_val_c19_empty_n\,
      R => full_n_reg_0
    );
\full_n_i_1__54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF3FAAAAAA2A"
    )
        port map (
      I0 => p_6_in,
      I1 => p_9_in,
      I2 => HwReg_layerEnableFlag_2_val_c19_num_data_valid(0),
      I3 => HwReg_layerEnableFlag_2_val_c19_num_data_valid(1),
      I4 => HwReg_layerEnableFlag_2_val_c19_num_data_valid(2),
      I5 => \^hwreg_layerenableflag_2_val_c19_full_n\,
      O => \full_n_i_1__54_n_9\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__54_n_9\,
      Q => \^hwreg_layerenableflag_2_val_c19_full_n\,
      S => full_n_reg_0
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => \SRL_SIG_reg[1][0]_0\,
      I1 => \^hwreg_layerenableflag_2_val_c19_full_n\,
      I2 => \SRL_SIG_reg[0][0]_1\,
      I3 => \^hwreg_layerenableflag_2_val_c19_empty_n\,
      I4 => HwReg_layerEnableFlag_2_val_c19_num_data_valid(0),
      O => \mOutPtr[0]_i_1_n_9\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5BFBFBF2A404040"
    )
        port map (
      I0 => HwReg_layerEnableFlag_2_val_c19_num_data_valid(0),
      I1 => \^hwreg_layerenableflag_2_val_c19_empty_n\,
      I2 => \SRL_SIG_reg[0][0]_1\,
      I3 => \^hwreg_layerenableflag_2_val_c19_full_n\,
      I4 => \SRL_SIG_reg[1][0]_0\,
      I5 => HwReg_layerEnableFlag_2_val_c19_num_data_valid(1),
      O => \mOutPtr[1]_i_1_n_9\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7E7F8180"
    )
        port map (
      I0 => HwReg_layerEnableFlag_2_val_c19_num_data_valid(1),
      I1 => HwReg_layerEnableFlag_2_val_c19_num_data_valid(0),
      I2 => p_9_in,
      I3 => p_6_in,
      I4 => HwReg_layerEnableFlag_2_val_c19_num_data_valid(2),
      O => \mOutPtr[2]_i_1_n_9\
    );
\mOutPtr[2]_i_2__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \SRL_SIG_reg[0][0]_1\,
      I1 => \^hwreg_layerenableflag_2_val_c19_empty_n\,
      I2 => \SRL_SIG_reg[1][0]_0\,
      I3 => \^hwreg_layerenableflag_2_val_c19_full_n\,
      O => p_9_in
    );
\mOutPtr[2]_i_3__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \SRL_SIG_reg[1][0]_0\,
      I1 => \^hwreg_layerenableflag_2_val_c19_full_n\,
      I2 => \SRL_SIG_reg[0][0]_1\,
      I3 => \^hwreg_layerenableflag_2_val_c19_empty_n\,
      O => p_6_in
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_9\,
      Q => HwReg_layerEnableFlag_2_val_c19_num_data_valid(0),
      R => full_n_reg_0
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_9\,
      Q => HwReg_layerEnableFlag_2_val_c19_num_data_valid(1),
      R => full_n_reg_0
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_9\,
      Q => HwReg_layerEnableFlag_2_val_c19_num_data_valid(2),
      R => full_n_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_fifo_w1_d2_S_18 is
  port (
    HwReg_layerEnableFlag_2_val_c20_empty_n : out STD_LOGIC;
    HwReg_layerEnableFlag_2_val_c20_full_n : out STD_LOGIC;
    y_fu_640 : out STD_LOGIC;
    \SRL_SIG_reg[1][0]\ : out STD_LOGIC;
    HwReg_layerEnableFlag_2_val_c20_dout : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    full_n_reg_0 : in STD_LOGIC;
    \SRL_SIG_reg[0][0]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    HwReg_layerEnableFlag_3_fu_294 : in STD_LOGIC;
    HwReg_layerEnableFlag_2_val_c19_full_n : in STD_LOGIC;
    \SRL_SIG_reg[0][0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_design_v_mix_0_0_fifo_w1_d2_S_18 : entity is "main_design_v_mix_0_0_fifo_w1_d2_S";
end main_design_v_mix_0_0_fifo_w1_d2_S_18;

architecture STRUCTURE of main_design_v_mix_0_0_fifo_w1_d2_S_18 is
  signal \^hwreg_layerenableflag_2_val_c20_empty_n\ : STD_LOGIC;
  signal \^hwreg_layerenableflag_2_val_c20_full_n\ : STD_LOGIC;
  signal HwReg_layerEnableFlag_2_val_c20_num_data_valid : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal addr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \addr[0]_i_1_n_9\ : STD_LOGIC;
  signal \addr[0]_i_2__37_n_9\ : STD_LOGIC;
  signal \empty_n_i_1__56_n_9\ : STD_LOGIC;
  signal \full_n_i_1__52_n_9\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_9\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_9\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_9\ : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \addr[0]_i_2__37\ : label is "soft_lutpair453";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1\ : label is "soft_lutpair454";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1\ : label is "soft_lutpair453";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_3__16\ : label is "soft_lutpair454";
begin
  HwReg_layerEnableFlag_2_val_c20_empty_n <= \^hwreg_layerenableflag_2_val_c20_empty_n\;
  HwReg_layerEnableFlag_2_val_c20_full_n <= \^hwreg_layerenableflag_2_val_c20_full_n\;
U_main_design_v_mix_0_0_fifo_w1_d2_S_ShiftReg: entity work.main_design_v_mix_0_0_fifo_w1_d2_S_ShiftReg_113
     port map (
      HwReg_layerEnableFlag_2_val_c19_full_n => HwReg_layerEnableFlag_2_val_c19_full_n,
      HwReg_layerEnableFlag_2_val_c20_dout => HwReg_layerEnableFlag_2_val_c20_dout,
      HwReg_layerEnableFlag_3_fu_294 => HwReg_layerEnableFlag_3_fu_294,
      \SRL_SIG_reg[0][0]_0\ => \SRL_SIG_reg[0][0]\,
      \SRL_SIG_reg[0][0]_1\(0) => \SRL_SIG_reg[0][0]_0\(0),
      \SRL_SIG_reg[0][0]_2\ => \^hwreg_layerenableflag_2_val_c20_full_n\,
      \SRL_SIG_reg[0][0]_3\ => \SRL_SIG_reg[0][0]_1\,
      \SRL_SIG_reg[1][0]_0\ => \SRL_SIG_reg[1][0]\,
      addr(0) => addr(0),
      ap_clk => ap_clk,
      y_fu_640 => y_fu_640
    );
\addr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"87FFF7FF78000800"
    )
        port map (
      I0 => \^hwreg_layerenableflag_2_val_c20_full_n\,
      I1 => \SRL_SIG_reg[0][0]_0\(0),
      I2 => \SRL_SIG_reg[0][0]\,
      I3 => \^hwreg_layerenableflag_2_val_c20_empty_n\,
      I4 => \addr[0]_i_2__37_n_9\,
      I5 => addr(0),
      O => \addr[0]_i_1_n_9\
    );
\addr[0]_i_2__37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => HwReg_layerEnableFlag_2_val_c20_num_data_valid(0),
      I1 => HwReg_layerEnableFlag_2_val_c20_num_data_valid(1),
      I2 => HwReg_layerEnableFlag_2_val_c20_num_data_valid(2),
      O => \addr[0]_i_2__37_n_9\
    );
\addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[0]_i_1_n_9\,
      Q => addr(0),
      R => full_n_reg_0
    );
\empty_n_i_1__56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDFFFFFF0000"
    )
        port map (
      I0 => HwReg_layerEnableFlag_2_val_c20_num_data_valid(0),
      I1 => HwReg_layerEnableFlag_2_val_c20_num_data_valid(1),
      I2 => HwReg_layerEnableFlag_2_val_c20_num_data_valid(2),
      I3 => p_6_in,
      I4 => p_9_in,
      I5 => \^hwreg_layerenableflag_2_val_c20_empty_n\,
      O => \empty_n_i_1__56_n_9\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__56_n_9\,
      Q => \^hwreg_layerenableflag_2_val_c20_empty_n\,
      R => full_n_reg_0
    );
\full_n_i_1__52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF3FAAAAAA2A"
    )
        port map (
      I0 => p_6_in,
      I1 => p_9_in,
      I2 => HwReg_layerEnableFlag_2_val_c20_num_data_valid(0),
      I3 => HwReg_layerEnableFlag_2_val_c20_num_data_valid(1),
      I4 => HwReg_layerEnableFlag_2_val_c20_num_data_valid(2),
      I5 => \^hwreg_layerenableflag_2_val_c20_full_n\,
      O => \full_n_i_1__52_n_9\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__52_n_9\,
      Q => \^hwreg_layerenableflag_2_val_c20_full_n\,
      S => full_n_reg_0
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => \SRL_SIG_reg[0][0]_0\(0),
      I1 => \^hwreg_layerenableflag_2_val_c20_full_n\,
      I2 => \SRL_SIG_reg[0][0]\,
      I3 => \^hwreg_layerenableflag_2_val_c20_empty_n\,
      I4 => HwReg_layerEnableFlag_2_val_c20_num_data_valid(0),
      O => \mOutPtr[0]_i_1_n_9\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5BFBFBF2A404040"
    )
        port map (
      I0 => HwReg_layerEnableFlag_2_val_c20_num_data_valid(0),
      I1 => \^hwreg_layerenableflag_2_val_c20_empty_n\,
      I2 => \SRL_SIG_reg[0][0]\,
      I3 => \^hwreg_layerenableflag_2_val_c20_full_n\,
      I4 => \SRL_SIG_reg[0][0]_0\(0),
      I5 => HwReg_layerEnableFlag_2_val_c20_num_data_valid(1),
      O => \mOutPtr[1]_i_1_n_9\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7E7F8180"
    )
        port map (
      I0 => HwReg_layerEnableFlag_2_val_c20_num_data_valid(1),
      I1 => HwReg_layerEnableFlag_2_val_c20_num_data_valid(0),
      I2 => p_9_in,
      I3 => p_6_in,
      I4 => HwReg_layerEnableFlag_2_val_c20_num_data_valid(2),
      O => \mOutPtr[2]_i_1_n_9\
    );
\mOutPtr[2]_i_2__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \SRL_SIG_reg[0][0]\,
      I1 => \^hwreg_layerenableflag_2_val_c20_empty_n\,
      I2 => \SRL_SIG_reg[0][0]_0\(0),
      I3 => \^hwreg_layerenableflag_2_val_c20_full_n\,
      O => p_9_in
    );
\mOutPtr[2]_i_3__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \SRL_SIG_reg[0][0]_0\(0),
      I1 => \^hwreg_layerenableflag_2_val_c20_full_n\,
      I2 => \SRL_SIG_reg[0][0]\,
      I3 => \^hwreg_layerenableflag_2_val_c20_empty_n\,
      O => p_6_in
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_9\,
      Q => HwReg_layerEnableFlag_2_val_c20_num_data_valid(0),
      R => full_n_reg_0
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_9\,
      Q => HwReg_layerEnableFlag_2_val_c20_num_data_valid(1),
      R => full_n_reg_0
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_9\,
      Q => HwReg_layerEnableFlag_2_val_c20_num_data_valid(2),
      R => full_n_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_fifo_w1_d2_S_19 is
  port (
    \SRL_SIG_reg[0][0]\ : out STD_LOGIC;
    HwReg_layerEnableFlag_2_val_c_empty_n : out STD_LOGIC;
    HwReg_layerEnableFlag_2_val_c_full_n : out STD_LOGIC;
    y_fu_600 : out STD_LOGIC;
    HwReg_layerEnableFlag_2_val_c_dout : out STD_LOGIC;
    \SRL_SIG_reg[0][0]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    full_n_reg_0 : in STD_LOGIC;
    \y_fu_60_reg[11]\ : in STD_LOGIC;
    \SRL_SIG_reg[1][0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_design_v_mix_0_0_fifo_w1_d2_S_19 : entity is "main_design_v_mix_0_0_fifo_w1_d2_S";
end main_design_v_mix_0_0_fifo_w1_d2_S_19;

architecture STRUCTURE of main_design_v_mix_0_0_fifo_w1_d2_S_19 is
  signal \^hwreg_layerenableflag_2_val_c_empty_n\ : STD_LOGIC;
  signal \^hwreg_layerenableflag_2_val_c_full_n\ : STD_LOGIC;
  signal HwReg_layerEnableFlag_2_val_c_num_data_valid : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal addr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \addr[0]_i_1_n_9\ : STD_LOGIC;
  signal \addr[0]_i_2__40_n_9\ : STD_LOGIC;
  signal \empty_n_i_1__62_n_9\ : STD_LOGIC;
  signal \full_n_i_1__58_n_9\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_9\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_9\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_9\ : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \addr[0]_i_2__40\ : label is "soft_lutpair456";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1\ : label is "soft_lutpair457";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1\ : label is "soft_lutpair456";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_3__19\ : label is "soft_lutpair457";
begin
  HwReg_layerEnableFlag_2_val_c_empty_n <= \^hwreg_layerenableflag_2_val_c_empty_n\;
  HwReg_layerEnableFlag_2_val_c_full_n <= \^hwreg_layerenableflag_2_val_c_full_n\;
U_main_design_v_mix_0_0_fifo_w1_d2_S_ShiftReg: entity work.main_design_v_mix_0_0_fifo_w1_d2_S_ShiftReg
     port map (
      HwReg_layerEnableFlag_2_val_c_dout => HwReg_layerEnableFlag_2_val_c_dout,
      \SRL_SIG_reg[0][0]_0\ => \SRL_SIG_reg[0][0]\,
      \SRL_SIG_reg[0][0]_1\ => \SRL_SIG_reg[0][0]_0\,
      \SRL_SIG_reg[1][0]_0\ => \SRL_SIG_reg[1][0]\,
      \SRL_SIG_reg[1][0]_1\ => \^hwreg_layerenableflag_2_val_c_full_n\,
      addr(0) => addr(0),
      ap_clk => ap_clk,
      y_fu_600 => y_fu_600,
      \y_fu_60_reg[11]\ => \y_fu_60_reg[11]\
    );
\addr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"87FFF7FF78000800"
    )
        port map (
      I0 => \^hwreg_layerenableflag_2_val_c_full_n\,
      I1 => \SRL_SIG_reg[1][0]\,
      I2 => \y_fu_60_reg[11]\,
      I3 => \^hwreg_layerenableflag_2_val_c_empty_n\,
      I4 => \addr[0]_i_2__40_n_9\,
      I5 => addr(0),
      O => \addr[0]_i_1_n_9\
    );
\addr[0]_i_2__40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => HwReg_layerEnableFlag_2_val_c_num_data_valid(0),
      I1 => HwReg_layerEnableFlag_2_val_c_num_data_valid(1),
      I2 => HwReg_layerEnableFlag_2_val_c_num_data_valid(2),
      O => \addr[0]_i_2__40_n_9\
    );
\addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[0]_i_1_n_9\,
      Q => addr(0),
      R => full_n_reg_0
    );
\empty_n_i_1__62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDFFFFFF0000"
    )
        port map (
      I0 => HwReg_layerEnableFlag_2_val_c_num_data_valid(0),
      I1 => HwReg_layerEnableFlag_2_val_c_num_data_valid(1),
      I2 => HwReg_layerEnableFlag_2_val_c_num_data_valid(2),
      I3 => p_6_in,
      I4 => p_9_in,
      I5 => \^hwreg_layerenableflag_2_val_c_empty_n\,
      O => \empty_n_i_1__62_n_9\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__62_n_9\,
      Q => \^hwreg_layerenableflag_2_val_c_empty_n\,
      R => full_n_reg_0
    );
\full_n_i_1__58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF3FAAAAAA2A"
    )
        port map (
      I0 => p_6_in,
      I1 => p_9_in,
      I2 => HwReg_layerEnableFlag_2_val_c_num_data_valid(0),
      I3 => HwReg_layerEnableFlag_2_val_c_num_data_valid(1),
      I4 => HwReg_layerEnableFlag_2_val_c_num_data_valid(2),
      I5 => \^hwreg_layerenableflag_2_val_c_full_n\,
      O => \full_n_i_1__58_n_9\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__58_n_9\,
      Q => \^hwreg_layerenableflag_2_val_c_full_n\,
      S => full_n_reg_0
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => \SRL_SIG_reg[1][0]\,
      I1 => \^hwreg_layerenableflag_2_val_c_full_n\,
      I2 => \y_fu_60_reg[11]\,
      I3 => \^hwreg_layerenableflag_2_val_c_empty_n\,
      I4 => HwReg_layerEnableFlag_2_val_c_num_data_valid(0),
      O => \mOutPtr[0]_i_1_n_9\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5BFBFBF2A404040"
    )
        port map (
      I0 => HwReg_layerEnableFlag_2_val_c_num_data_valid(0),
      I1 => \^hwreg_layerenableflag_2_val_c_empty_n\,
      I2 => \y_fu_60_reg[11]\,
      I3 => \^hwreg_layerenableflag_2_val_c_full_n\,
      I4 => \SRL_SIG_reg[1][0]\,
      I5 => HwReg_layerEnableFlag_2_val_c_num_data_valid(1),
      O => \mOutPtr[1]_i_1_n_9\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7E7F8180"
    )
        port map (
      I0 => HwReg_layerEnableFlag_2_val_c_num_data_valid(1),
      I1 => HwReg_layerEnableFlag_2_val_c_num_data_valid(0),
      I2 => p_9_in,
      I3 => p_6_in,
      I4 => HwReg_layerEnableFlag_2_val_c_num_data_valid(2),
      O => \mOutPtr[2]_i_1_n_9\
    );
\mOutPtr[2]_i_2__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \y_fu_60_reg[11]\,
      I1 => \^hwreg_layerenableflag_2_val_c_empty_n\,
      I2 => \SRL_SIG_reg[1][0]\,
      I3 => \^hwreg_layerenableflag_2_val_c_full_n\,
      O => p_9_in
    );
\mOutPtr[2]_i_3__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \SRL_SIG_reg[1][0]\,
      I1 => \^hwreg_layerenableflag_2_val_c_full_n\,
      I2 => \y_fu_60_reg[11]\,
      I3 => \^hwreg_layerenableflag_2_val_c_empty_n\,
      O => p_6_in
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_9\,
      Q => HwReg_layerEnableFlag_2_val_c_num_data_valid(0),
      R => full_n_reg_0
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_9\,
      Q => HwReg_layerEnableFlag_2_val_c_num_data_valid(1),
      R => full_n_reg_0
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_9\,
      Q => HwReg_layerEnableFlag_2_val_c_num_data_valid(2),
      R => full_n_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_fifo_w24_d2_S is
  port (
    \mOutPtr_reg[0]_0\ : out STD_LOGIC;
    out420_empty_n : out STD_LOGIC;
    out420_full_n : out STD_LOGIC;
    \addr_reg[0]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][23]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \SRL_SIG_reg[1][23]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \SRL_SIG_reg[1][7]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \addr_reg[0]_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \mOutPtr_reg[0]_1\ : in STD_LOGIC;
    p_9_in : in STD_LOGIC;
    p_6_in : in STD_LOGIC;
    push : in STD_LOGIC;
    \addr_reg[0]_2\ : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
end main_design_v_mix_0_0_fifo_w24_d2_S;

architecture STRUCTURE of main_design_v_mix_0_0_fifo_w24_d2_S is
  signal addr15_in : STD_LOGIC;
  signal \addr[0]_i_1__35_n_9\ : STD_LOGIC;
  signal \^addr_reg[0]_0\ : STD_LOGIC;
  signal \empty_n_i_1__35_n_9\ : STD_LOGIC;
  signal \full_n_i_1__35_n_9\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__35_n_9\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__35_n_9\ : STD_LOGIC;
  signal \^moutptr_reg[0]_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_9_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_9_[2]\ : STD_LOGIC;
  signal \^out420_empty_n\ : STD_LOGIC;
  signal \^out420_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \addr[0]_i_2__35\ : label is "soft_lutpair715";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__35\ : label is "soft_lutpair715";
begin
  \addr_reg[0]_0\ <= \^addr_reg[0]_0\;
  \mOutPtr_reg[0]_0\ <= \^moutptr_reg[0]_0\;
  out420_empty_n <= \^out420_empty_n\;
  out420_full_n <= \^out420_full_n\;
U_main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg: entity work.main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg_90
     port map (
      D(23 downto 0) => D(23 downto 0),
      \SRL_SIG_reg[0][23]_0\(23 downto 0) => \SRL_SIG_reg[0][23]\(23 downto 0),
      \SRL_SIG_reg[1][23]_0\(23 downto 0) => \SRL_SIG_reg[1][23]\(23 downto 0),
      \SRL_SIG_reg[1][7]_0\(23 downto 0) => \SRL_SIG_reg[1][7]\(23 downto 0),
      ap_clk => ap_clk,
      \data_p2_reg[16]\ => \^addr_reg[0]_0\,
      push => push
    );
\addr[0]_i_1__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7B777F7784888088"
    )
        port map (
      I0 => push,
      I1 => \^out420_empty_n\,
      I2 => \addr_reg[0]_2\,
      I3 => \mOutPtr_reg[1]_0\(0),
      I4 => addr15_in,
      I5 => \^addr_reg[0]_0\,
      O => \addr[0]_i_1__35_n_9\
    );
\addr[0]_i_2__35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \^moutptr_reg[0]_0\,
      I1 => \mOutPtr_reg_n_9_[2]\,
      I2 => \mOutPtr_reg_n_9_[1]\,
      O => addr15_in
    );
\addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[0]_i_1__35_n_9\,
      Q => \^addr_reg[0]_0\,
      R => \addr_reg[0]_1\
    );
\empty_n_i_1__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFAAAAAAAA"
    )
        port map (
      I0 => p_9_in,
      I1 => \mOutPtr_reg_n_9_[2]\,
      I2 => \^moutptr_reg[0]_0\,
      I3 => \mOutPtr_reg_n_9_[1]\,
      I4 => p_6_in,
      I5 => \^out420_empty_n\,
      O => \empty_n_i_1__35_n_9\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__35_n_9\,
      Q => \^out420_empty_n\,
      R => \addr_reg[0]_1\
    );
\full_n_i_1__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFBFFFBFF0000"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[2]\,
      I1 => \^moutptr_reg[0]_0\,
      I2 => \mOutPtr_reg_n_9_[1]\,
      I3 => p_9_in,
      I4 => p_6_in,
      I5 => \^out420_full_n\,
      O => \full_n_i_1__35_n_9\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__35_n_9\,
      Q => \^out420_full_n\,
      S => \addr_reg[0]_1\
    );
\mOutPtr[1]_i_1__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77E7777788188888"
    )
        port map (
      I0 => \^moutptr_reg[0]_0\,
      I1 => push,
      I2 => \^out420_empty_n\,
      I3 => \addr_reg[0]_2\,
      I4 => \mOutPtr_reg[1]_0\(0),
      I5 => \mOutPtr_reg_n_9_[1]\,
      O => \mOutPtr[1]_i_1__35_n_9\
    );
\mOutPtr[2]_i_1__35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7E7F8180"
    )
        port map (
      I0 => \^moutptr_reg[0]_0\,
      I1 => \mOutPtr_reg_n_9_[1]\,
      I2 => p_9_in,
      I3 => p_6_in,
      I4 => \mOutPtr_reg_n_9_[2]\,
      O => \mOutPtr[2]_i_1__35_n_9\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr_reg[0]_1\,
      Q => \^moutptr_reg[0]_0\,
      R => \addr_reg[0]_1\
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__35_n_9\,
      Q => \mOutPtr_reg_n_9_[1]\,
      R => \addr_reg[0]_1\
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__35_n_9\,
      Q => \mOutPtr_reg_n_9_[2]\,
      R => \addr_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_fifo_w24_d2_S_40 is
  port (
    \mOutPtr_reg[0]_0\ : out STD_LOGIC;
    out422_empty_n : out STD_LOGIC;
    out422_full_n : out STD_LOGIC;
    \SRL_SIG_reg[1][23]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    full_n_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \mOutPtr_reg[0]_1\ : in STD_LOGIC;
    p_9_in : in STD_LOGIC;
    p_6_in : in STD_LOGIC;
    addr110_out : in STD_LOGIC;
    push : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_design_v_mix_0_0_fifo_w24_d2_S_40 : entity is "main_design_v_mix_0_0_fifo_w24_d2_S";
end main_design_v_mix_0_0_fifo_w24_d2_S_40;

architecture STRUCTURE of main_design_v_mix_0_0_fifo_w24_d2_S_40 is
  signal \addr[0]_i_1__34_n_9\ : STD_LOGIC;
  signal \addr_reg_n_9_[0]\ : STD_LOGIC;
  signal \empty_n_i_1__34_n_9\ : STD_LOGIC;
  signal \full_n_i_1__34_n_9\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__34_n_9\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__34_n_9\ : STD_LOGIC;
  signal \^moutptr_reg[0]_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_9_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_9_[2]\ : STD_LOGIC;
  signal \^out422_empty_n\ : STD_LOGIC;
  signal \^out422_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__34\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__34\ : label is "soft_lutpair352";
begin
  \mOutPtr_reg[0]_0\ <= \^moutptr_reg[0]_0\;
  out422_empty_n <= \^out422_empty_n\;
  out422_full_n <= \^out422_full_n\;
U_main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg: entity work.main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg_89
     port map (
      D(23 downto 0) => D(23 downto 0),
      \SRL_SIG_reg[0][0]_0\ => \addr_reg_n_9_[0]\,
      \SRL_SIG_reg[1][23]_0\(23 downto 0) => \SRL_SIG_reg[1][23]\(23 downto 0),
      ap_clk => ap_clk,
      push => push
    );
\addr[0]_i_1__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00005755FFFFA8AA"
    )
        port map (
      I0 => p_6_in,
      I1 => \mOutPtr_reg_n_9_[1]\,
      I2 => \mOutPtr_reg_n_9_[2]\,
      I3 => \^moutptr_reg[0]_0\,
      I4 => addr110_out,
      I5 => \addr_reg_n_9_[0]\,
      O => \addr[0]_i_1__34_n_9\
    );
\addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[0]_i_1__34_n_9\,
      Q => \addr_reg_n_9_[0]\,
      R => full_n_reg_0
    );
\empty_n_i_1__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFAAAAAAAA"
    )
        port map (
      I0 => p_9_in,
      I1 => \mOutPtr_reg_n_9_[2]\,
      I2 => \^moutptr_reg[0]_0\,
      I3 => \mOutPtr_reg_n_9_[1]\,
      I4 => p_6_in,
      I5 => \^out422_empty_n\,
      O => \empty_n_i_1__34_n_9\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__34_n_9\,
      Q => \^out422_empty_n\,
      R => full_n_reg_0
    );
\full_n_i_1__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFBFFFBFF0000"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[2]\,
      I1 => \^moutptr_reg[0]_0\,
      I2 => \mOutPtr_reg_n_9_[1]\,
      I3 => p_9_in,
      I4 => p_6_in,
      I5 => \^out422_full_n\,
      O => \full_n_i_1__34_n_9\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__34_n_9\,
      Q => \^out422_full_n\,
      S => full_n_reg_0
    );
\mOutPtr[1]_i_1__34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6798"
    )
        port map (
      I0 => \^moutptr_reg[0]_0\,
      I1 => p_9_in,
      I2 => p_6_in,
      I3 => \mOutPtr_reg_n_9_[1]\,
      O => \mOutPtr[1]_i_1__34_n_9\
    );
\mOutPtr[2]_i_1__34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7E7F8180"
    )
        port map (
      I0 => \^moutptr_reg[0]_0\,
      I1 => \mOutPtr_reg_n_9_[1]\,
      I2 => p_9_in,
      I3 => p_6_in,
      I4 => \mOutPtr_reg_n_9_[2]\,
      O => \mOutPtr[2]_i_1__34_n_9\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr_reg[0]_1\,
      Q => \^moutptr_reg[0]_0\,
      R => full_n_reg_0
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__34_n_9\,
      Q => \mOutPtr_reg_n_9_[1]\,
      R => full_n_reg_0
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__34_n_9\,
      Q => \mOutPtr_reg_n_9_[2]\,
      R => full_n_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_fifo_w24_d2_S_41 is
  port (
    \mOutPtr_reg[0]_0\ : out STD_LOGIC;
    outLayer0_empty_n : out STD_LOGIC;
    outLayer0_full_n : out STD_LOGIC;
    \addr_reg[0]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \SRL_SIG_reg[1][23]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    full_n_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \mOutPtr_reg[0]_1\ : in STD_LOGIC;
    p_9_in : in STD_LOGIC;
    p_6_in : in STD_LOGIC;
    addr110_out : in STD_LOGIC;
    push : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_design_v_mix_0_0_fifo_w24_d2_S_41 : entity is "main_design_v_mix_0_0_fifo_w24_d2_S";
end main_design_v_mix_0_0_fifo_w24_d2_S_41;

architecture STRUCTURE of main_design_v_mix_0_0_fifo_w24_d2_S_41 is
  signal \addr[0]_i_1__2_n_9\ : STD_LOGIC;
  signal \^addr_reg[0]_0\ : STD_LOGIC;
  signal \empty_n_i_1__2_n_9\ : STD_LOGIC;
  signal \full_n_i_1__2_n_9\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__2_n_9\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__2_n_9\ : STD_LOGIC;
  signal \^moutptr_reg[0]_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_9_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_9_[2]\ : STD_LOGIC;
  signal \^outlayer0_empty_n\ : STD_LOGIC;
  signal \^outlayer0_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__2\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__2\ : label is "soft_lutpair235";
begin
  \addr_reg[0]_0\ <= \^addr_reg[0]_0\;
  \mOutPtr_reg[0]_0\ <= \^moutptr_reg[0]_0\;
  outLayer0_empty_n <= \^outlayer0_empty_n\;
  outLayer0_full_n <= \^outlayer0_full_n\;
U_main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg: entity work.main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg_88
     port map (
      D(23 downto 0) => D(23 downto 0),
      Q(23 downto 0) => Q(23 downto 0),
      \SRL_SIG_reg[1][23]_0\(23 downto 0) => \SRL_SIG_reg[1][23]\(23 downto 0),
      ap_clk => ap_clk,
      push => push
    );
\addr[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00005755FFFFA8AA"
    )
        port map (
      I0 => p_6_in,
      I1 => \mOutPtr_reg_n_9_[1]\,
      I2 => \mOutPtr_reg_n_9_[2]\,
      I3 => \^moutptr_reg[0]_0\,
      I4 => addr110_out,
      I5 => \^addr_reg[0]_0\,
      O => \addr[0]_i_1__2_n_9\
    );
\addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[0]_i_1__2_n_9\,
      Q => \^addr_reg[0]_0\,
      R => full_n_reg_0
    );
\empty_n_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFAAAAAAAA"
    )
        port map (
      I0 => p_9_in,
      I1 => \mOutPtr_reg_n_9_[2]\,
      I2 => \^moutptr_reg[0]_0\,
      I3 => \mOutPtr_reg_n_9_[1]\,
      I4 => p_6_in,
      I5 => \^outlayer0_empty_n\,
      O => \empty_n_i_1__2_n_9\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__2_n_9\,
      Q => \^outlayer0_empty_n\,
      R => full_n_reg_0
    );
\full_n_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFBFFFBFF0000"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[2]\,
      I1 => \^moutptr_reg[0]_0\,
      I2 => \mOutPtr_reg_n_9_[1]\,
      I3 => p_9_in,
      I4 => p_6_in,
      I5 => \^outlayer0_full_n\,
      O => \full_n_i_1__2_n_9\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__2_n_9\,
      Q => \^outlayer0_full_n\,
      S => full_n_reg_0
    );
\mOutPtr[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6798"
    )
        port map (
      I0 => \^moutptr_reg[0]_0\,
      I1 => p_9_in,
      I2 => p_6_in,
      I3 => \mOutPtr_reg_n_9_[1]\,
      O => \mOutPtr[1]_i_1__2_n_9\
    );
\mOutPtr[2]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7E7F8180"
    )
        port map (
      I0 => \^moutptr_reg[0]_0\,
      I1 => \mOutPtr_reg_n_9_[1]\,
      I2 => p_9_in,
      I3 => p_6_in,
      I4 => \mOutPtr_reg_n_9_[2]\,
      O => \mOutPtr[2]_i_1__2_n_9\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr_reg[0]_1\,
      Q => \^moutptr_reg[0]_0\,
      R => full_n_reg_0
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__2_n_9\,
      Q => \mOutPtr_reg_n_9_[1]\,
      R => full_n_reg_0
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__2_n_9\,
      Q => \mOutPtr_reg_n_9_[2]\,
      R => full_n_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_fifo_w24_d2_S_42 is
  port (
    \mOutPtr_reg[0]_0\ : out STD_LOGIC;
    outLayer1_empty_n : out STD_LOGIC;
    outLayer1_full_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 23 downto 0 );
    full_n_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \mOutPtr_reg[0]_1\ : in STD_LOGIC;
    and_ln476_4_reg_221 : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[0]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[1]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[2]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[3]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[4]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[5]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[6]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[7]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[8]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[9]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[10]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[11]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[12]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[13]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[14]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[15]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[16]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[17]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[18]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[19]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[20]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[21]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[22]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_0\ : in STD_LOGIC;
    p_9_in : in STD_LOGIC;
    p_6_in : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][23]\ : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_design_v_mix_0_0_fifo_w24_d2_S_42 : entity is "main_design_v_mix_0_0_fifo_w24_d2_S";
end main_design_v_mix_0_0_fifo_w24_d2_S_42;

architecture STRUCTURE of main_design_v_mix_0_0_fifo_w24_d2_S_42 is
  signal addr15_in : STD_LOGIC;
  signal \addr[0]_i_1__18_n_9\ : STD_LOGIC;
  signal \addr_reg_n_9_[0]\ : STD_LOGIC;
  signal \empty_n_i_1__18_n_9\ : STD_LOGIC;
  signal \full_n_i_1__18_n_9\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__18_n_9\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__18_n_9\ : STD_LOGIC;
  signal \^moutptr_reg[0]_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_9_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_9_[2]\ : STD_LOGIC;
  signal \^outlayer1_empty_n\ : STD_LOGIC;
  signal \^outlayer1_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__18\ : label is "soft_lutpair716";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__18\ : label is "soft_lutpair716";
begin
  \mOutPtr_reg[0]_0\ <= \^moutptr_reg[0]_0\;
  outLayer1_empty_n <= \^outlayer1_empty_n\;
  outLayer1_full_n <= \^outlayer1_full_n\;
U_main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg: entity work.main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg_87
     port map (
      D(23 downto 0) => D(23 downto 0),
      E(0) => E(0),
      \SRL_SIG_reg[0][23]_0\(23 downto 0) => \SRL_SIG_reg[0][23]\(23 downto 0),
      and_ln476_4_reg_221 => and_ln476_4_reg_221,
      ap_clk => ap_clk,
      \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[0]\ => \addr_reg_n_9_[0]\,
      \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[0]_0\ => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[0]\,
      \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[10]\ => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[10]\,
      \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[11]\ => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[11]\,
      \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[12]\ => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[12]\,
      \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[13]\ => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[13]\,
      \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[14]\ => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[14]\,
      \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[15]\ => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[15]\,
      \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[16]\ => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[16]\,
      \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[17]\ => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[17]\,
      \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[18]\ => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[18]\,
      \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[19]\ => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[19]\,
      \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[1]\ => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[1]\,
      \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[20]\ => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[20]\,
      \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[21]\ => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[21]\,
      \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[22]\ => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[22]\,
      \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]\ => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]\,
      \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_0\ => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_0\,
      \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[2]\ => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[2]\,
      \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[3]\ => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[3]\,
      \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[4]\ => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[4]\,
      \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[5]\ => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[5]\,
      \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[6]\ => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[6]\,
      \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[7]\ => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[7]\,
      \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[8]\ => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[8]\,
      \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[9]\ => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[9]\
    );
\addr[0]_i_1__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0777F888"
    )
        port map (
      I0 => p_6_in,
      I1 => addr15_in,
      I2 => p_9_in,
      I3 => \^outlayer1_empty_n\,
      I4 => \addr_reg_n_9_[0]\,
      O => \addr[0]_i_1__18_n_9\
    );
\addr[0]_i_2__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \^moutptr_reg[0]_0\,
      I1 => \mOutPtr_reg_n_9_[2]\,
      I2 => \mOutPtr_reg_n_9_[1]\,
      O => addr15_in
    );
\addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[0]_i_1__18_n_9\,
      Q => \addr_reg_n_9_[0]\,
      R => full_n_reg_0
    );
\empty_n_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFAAAAAAAA"
    )
        port map (
      I0 => p_9_in,
      I1 => \mOutPtr_reg_n_9_[2]\,
      I2 => \^moutptr_reg[0]_0\,
      I3 => \mOutPtr_reg_n_9_[1]\,
      I4 => p_6_in,
      I5 => \^outlayer1_empty_n\,
      O => \empty_n_i_1__18_n_9\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__18_n_9\,
      Q => \^outlayer1_empty_n\,
      R => full_n_reg_0
    );
\full_n_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFBFFFBFF0000"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[2]\,
      I1 => \^moutptr_reg[0]_0\,
      I2 => \mOutPtr_reg_n_9_[1]\,
      I3 => p_9_in,
      I4 => p_6_in,
      I5 => \^outlayer1_full_n\,
      O => \full_n_i_1__18_n_9\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__18_n_9\,
      Q => \^outlayer1_full_n\,
      S => full_n_reg_0
    );
\mOutPtr[1]_i_1__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6798"
    )
        port map (
      I0 => \^moutptr_reg[0]_0\,
      I1 => p_9_in,
      I2 => p_6_in,
      I3 => \mOutPtr_reg_n_9_[1]\,
      O => \mOutPtr[1]_i_1__18_n_9\
    );
\mOutPtr[2]_i_1__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7E7F8180"
    )
        port map (
      I0 => \^moutptr_reg[0]_0\,
      I1 => \mOutPtr_reg_n_9_[1]\,
      I2 => p_9_in,
      I3 => p_6_in,
      I4 => \mOutPtr_reg_n_9_[2]\,
      O => \mOutPtr[2]_i_1__18_n_9\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr_reg[0]_1\,
      Q => \^moutptr_reg[0]_0\,
      R => full_n_reg_0
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__18_n_9\,
      Q => \mOutPtr_reg_n_9_[1]\,
      R => full_n_reg_0
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__18_n_9\,
      Q => \mOutPtr_reg_n_9_[2]\,
      R => full_n_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_fifo_w24_d2_S_43 is
  port (
    \mOutPtr_reg[0]_0\ : out STD_LOGIC;
    outLayer2_empty_n : out STD_LOGIC;
    outLayer2_full_n : out STD_LOGIC;
    if_din : out STD_LOGIC_VECTOR ( 23 downto 0 );
    full_n_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \mOutPtr_reg[0]_1\ : in STD_LOGIC;
    p_9_in : in STD_LOGIC;
    p_6_in : in STD_LOGIC;
    addr110_out : in STD_LOGIC;
    push : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_design_v_mix_0_0_fifo_w24_d2_S_43 : entity is "main_design_v_mix_0_0_fifo_w24_d2_S";
end main_design_v_mix_0_0_fifo_w24_d2_S_43;

architecture STRUCTURE of main_design_v_mix_0_0_fifo_w24_d2_S_43 is
  signal \addr[0]_i_1__32_n_9\ : STD_LOGIC;
  signal \addr_reg_n_9_[0]\ : STD_LOGIC;
  signal \empty_n_i_1__32_n_9\ : STD_LOGIC;
  signal \full_n_i_1__32_n_9\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__32_n_9\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__32_n_9\ : STD_LOGIC;
  signal \^moutptr_reg[0]_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_9_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_9_[2]\ : STD_LOGIC;
  signal \^outlayer2_empty_n\ : STD_LOGIC;
  signal \^outlayer2_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__32\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__32\ : label is "soft_lutpair326";
begin
  \mOutPtr_reg[0]_0\ <= \^moutptr_reg[0]_0\;
  outLayer2_empty_n <= \^outlayer2_empty_n\;
  outLayer2_full_n <= \^outlayer2_full_n\;
U_main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg: entity work.main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg_86
     port map (
      Q(23 downto 0) => Q(23 downto 0),
      \SRL_SIG_reg[0][0]_0\ => \addr_reg_n_9_[0]\,
      ap_clk => ap_clk,
      if_din(23 downto 0) => if_din(23 downto 0),
      push => push
    );
\addr[0]_i_1__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00005755FFFFA8AA"
    )
        port map (
      I0 => p_6_in,
      I1 => \mOutPtr_reg_n_9_[1]\,
      I2 => \mOutPtr_reg_n_9_[2]\,
      I3 => \^moutptr_reg[0]_0\,
      I4 => addr110_out,
      I5 => \addr_reg_n_9_[0]\,
      O => \addr[0]_i_1__32_n_9\
    );
\addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[0]_i_1__32_n_9\,
      Q => \addr_reg_n_9_[0]\,
      R => full_n_reg_0
    );
\empty_n_i_1__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFAAAAAAAA"
    )
        port map (
      I0 => p_9_in,
      I1 => \mOutPtr_reg_n_9_[2]\,
      I2 => \^moutptr_reg[0]_0\,
      I3 => \mOutPtr_reg_n_9_[1]\,
      I4 => p_6_in,
      I5 => \^outlayer2_empty_n\,
      O => \empty_n_i_1__32_n_9\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__32_n_9\,
      Q => \^outlayer2_empty_n\,
      R => full_n_reg_0
    );
\full_n_i_1__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFBFFFBFF0000"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[2]\,
      I1 => \^moutptr_reg[0]_0\,
      I2 => \mOutPtr_reg_n_9_[1]\,
      I3 => p_9_in,
      I4 => p_6_in,
      I5 => \^outlayer2_full_n\,
      O => \full_n_i_1__32_n_9\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__32_n_9\,
      Q => \^outlayer2_full_n\,
      S => full_n_reg_0
    );
\mOutPtr[1]_i_1__32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6798"
    )
        port map (
      I0 => \^moutptr_reg[0]_0\,
      I1 => p_9_in,
      I2 => p_6_in,
      I3 => \mOutPtr_reg_n_9_[1]\,
      O => \mOutPtr[1]_i_1__32_n_9\
    );
\mOutPtr[2]_i_1__32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7E7F8180"
    )
        port map (
      I0 => \^moutptr_reg[0]_0\,
      I1 => \mOutPtr_reg_n_9_[1]\,
      I2 => p_9_in,
      I3 => p_6_in,
      I4 => \mOutPtr_reg_n_9_[2]\,
      O => \mOutPtr[2]_i_1__32_n_9\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr_reg[0]_1\,
      Q => \^moutptr_reg[0]_0\,
      R => full_n_reg_0
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__32_n_9\,
      Q => \mOutPtr_reg_n_9_[1]\,
      R => full_n_reg_0
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__32_n_9\,
      Q => \mOutPtr_reg_n_9_[2]\,
      R => full_n_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_fifo_w24_d2_S_44 is
  port (
    \mOutPtr_reg[0]_0\ : out STD_LOGIC;
    outYuv_empty_n : out STD_LOGIC;
    outYuv_full_n : out STD_LOGIC;
    if_din : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \addr_reg[0]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \mOutPtr_reg[0]_1\ : in STD_LOGIC;
    p_9_in : in STD_LOGIC;
    p_6_in : in STD_LOGIC;
    addr110_out : in STD_LOGIC;
    push : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_design_v_mix_0_0_fifo_w24_d2_S_44 : entity is "main_design_v_mix_0_0_fifo_w24_d2_S";
end main_design_v_mix_0_0_fifo_w24_d2_S_44;

architecture STRUCTURE of main_design_v_mix_0_0_fifo_w24_d2_S_44 is
  signal \addr[0]_i_1__33_n_9\ : STD_LOGIC;
  signal \addr_reg_n_9_[0]\ : STD_LOGIC;
  signal \empty_n_i_1__33_n_9\ : STD_LOGIC;
  signal \full_n_i_1__33_n_9\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__33_n_9\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__33_n_9\ : STD_LOGIC;
  signal \^moutptr_reg[0]_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_9_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_9_[2]\ : STD_LOGIC;
  signal \^outyuv_empty_n\ : STD_LOGIC;
  signal \^outyuv_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__33\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__33\ : label is "soft_lutpair339";
begin
  \mOutPtr_reg[0]_0\ <= \^moutptr_reg[0]_0\;
  outYuv_empty_n <= \^outyuv_empty_n\;
  outYuv_full_n <= \^outyuv_full_n\;
U_main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg: entity work.main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg_85
     port map (
      D(23 downto 0) => D(23 downto 0),
      \SRL_SIG_reg[0][0]_0\ => \addr_reg_n_9_[0]\,
      ap_clk => ap_clk,
      if_din(23 downto 0) => if_din(23 downto 0),
      push => push
    );
\addr[0]_i_1__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00005755FFFFA8AA"
    )
        port map (
      I0 => p_6_in,
      I1 => \mOutPtr_reg_n_9_[1]\,
      I2 => \mOutPtr_reg_n_9_[2]\,
      I3 => \^moutptr_reg[0]_0\,
      I4 => addr110_out,
      I5 => \addr_reg_n_9_[0]\,
      O => \addr[0]_i_1__33_n_9\
    );
\addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[0]_i_1__33_n_9\,
      Q => \addr_reg_n_9_[0]\,
      R => \addr_reg[0]_0\
    );
\empty_n_i_1__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFAAAAAAAA"
    )
        port map (
      I0 => p_9_in,
      I1 => \mOutPtr_reg_n_9_[2]\,
      I2 => \^moutptr_reg[0]_0\,
      I3 => \mOutPtr_reg_n_9_[1]\,
      I4 => p_6_in,
      I5 => \^outyuv_empty_n\,
      O => \empty_n_i_1__33_n_9\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__33_n_9\,
      Q => \^outyuv_empty_n\,
      R => \addr_reg[0]_0\
    );
\full_n_i_1__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFBFFFBFF0000"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[2]\,
      I1 => \^moutptr_reg[0]_0\,
      I2 => \mOutPtr_reg_n_9_[1]\,
      I3 => p_9_in,
      I4 => p_6_in,
      I5 => \^outyuv_full_n\,
      O => \full_n_i_1__33_n_9\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__33_n_9\,
      Q => \^outyuv_full_n\,
      S => \addr_reg[0]_0\
    );
\mOutPtr[1]_i_1__33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6798"
    )
        port map (
      I0 => \^moutptr_reg[0]_0\,
      I1 => p_9_in,
      I2 => p_6_in,
      I3 => \mOutPtr_reg_n_9_[1]\,
      O => \mOutPtr[1]_i_1__33_n_9\
    );
\mOutPtr[2]_i_1__33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7E7F8180"
    )
        port map (
      I0 => \^moutptr_reg[0]_0\,
      I1 => \mOutPtr_reg_n_9_[1]\,
      I2 => p_9_in,
      I3 => p_6_in,
      I4 => \mOutPtr_reg_n_9_[2]\,
      O => \mOutPtr[2]_i_1__33_n_9\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr_reg[0]_1\,
      Q => \^moutptr_reg[0]_0\,
      R => \addr_reg[0]_0\
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__33_n_9\,
      Q => \mOutPtr_reg_n_9_[1]\,
      R => \addr_reg[0]_0\
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__33_n_9\,
      Q => \mOutPtr_reg_n_9_[2]\,
      R => \addr_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_fifo_w24_d2_S_45 is
  port (
    \mOutPtr_reg[0]_0\ : out STD_LOGIC;
    srcLayer0Yuv422_empty_n : out STD_LOGIC;
    srcLayer0Yuv422_full_n : out STD_LOGIC;
    if_din : out STD_LOGIC_VECTOR ( 23 downto 0 );
    full_n_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \mOutPtr_reg[0]_1\ : in STD_LOGIC;
    p_9_in : in STD_LOGIC;
    p_6_in : in STD_LOGIC;
    addr110_out : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_design_v_mix_0_0_fifo_w24_d2_S_45 : entity is "main_design_v_mix_0_0_fifo_w24_d2_S";
end main_design_v_mix_0_0_fifo_w24_d2_S_45;

architecture STRUCTURE of main_design_v_mix_0_0_fifo_w24_d2_S_45 is
  signal \addr[0]_i_1__0_n_9\ : STD_LOGIC;
  signal \addr_reg_n_9_[0]\ : STD_LOGIC;
  signal \empty_n_i_1__0_n_9\ : STD_LOGIC;
  signal \full_n_i_1__0_n_9\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__0_n_9\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__0_n_9\ : STD_LOGIC;
  signal \^moutptr_reg[0]_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_9_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_9_[2]\ : STD_LOGIC;
  signal \^srclayer0yuv422_empty_n\ : STD_LOGIC;
  signal \^srclayer0yuv422_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__0\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__0\ : label is "soft_lutpair221";
begin
  \mOutPtr_reg[0]_0\ <= \^moutptr_reg[0]_0\;
  srcLayer0Yuv422_empty_n <= \^srclayer0yuv422_empty_n\;
  srcLayer0Yuv422_full_n <= \^srclayer0yuv422_full_n\;
U_main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg: entity work.main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg_84
     port map (
      D(23 downto 0) => D(23 downto 0),
      E(0) => E(0),
      \SRL_SIG_reg[0][0]_0\ => \addr_reg_n_9_[0]\,
      ap_clk => ap_clk,
      if_din(23 downto 0) => if_din(23 downto 0)
    );
\addr[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00005755FFFFA8AA"
    )
        port map (
      I0 => p_6_in,
      I1 => \mOutPtr_reg_n_9_[1]\,
      I2 => \mOutPtr_reg_n_9_[2]\,
      I3 => \^moutptr_reg[0]_0\,
      I4 => addr110_out,
      I5 => \addr_reg_n_9_[0]\,
      O => \addr[0]_i_1__0_n_9\
    );
\addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[0]_i_1__0_n_9\,
      Q => \addr_reg_n_9_[0]\,
      R => full_n_reg_0
    );
\empty_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFAAAAAAAA"
    )
        port map (
      I0 => p_9_in,
      I1 => \mOutPtr_reg_n_9_[2]\,
      I2 => \^moutptr_reg[0]_0\,
      I3 => \mOutPtr_reg_n_9_[1]\,
      I4 => p_6_in,
      I5 => \^srclayer0yuv422_empty_n\,
      O => \empty_n_i_1__0_n_9\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__0_n_9\,
      Q => \^srclayer0yuv422_empty_n\,
      R => full_n_reg_0
    );
\full_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFBFFFBFF0000"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[2]\,
      I1 => \^moutptr_reg[0]_0\,
      I2 => \mOutPtr_reg_n_9_[1]\,
      I3 => p_9_in,
      I4 => p_6_in,
      I5 => \^srclayer0yuv422_full_n\,
      O => \full_n_i_1__0_n_9\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__0_n_9\,
      Q => \^srclayer0yuv422_full_n\,
      S => full_n_reg_0
    );
\mOutPtr[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6798"
    )
        port map (
      I0 => \^moutptr_reg[0]_0\,
      I1 => p_9_in,
      I2 => p_6_in,
      I3 => \mOutPtr_reg_n_9_[1]\,
      O => \mOutPtr[1]_i_1__0_n_9\
    );
\mOutPtr[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7E7F8180"
    )
        port map (
      I0 => \^moutptr_reg[0]_0\,
      I1 => \mOutPtr_reg_n_9_[1]\,
      I2 => p_9_in,
      I3 => p_6_in,
      I4 => \mOutPtr_reg_n_9_[2]\,
      O => \mOutPtr[2]_i_1__0_n_9\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr_reg[0]_1\,
      Q => \^moutptr_reg[0]_0\,
      R => full_n_reg_0
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__0_n_9\,
      Q => \mOutPtr_reg_n_9_[1]\,
      R => full_n_reg_0
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__0_n_9\,
      Q => \mOutPtr_reg_n_9_[2]\,
      R => full_n_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_fifo_w24_d2_S_46 is
  port (
    \mOutPtr_reg[0]_0\ : out STD_LOGIC;
    srcLayer0Yuv_empty_n : out STD_LOGIC;
    srcLayer0Yuv_full_n : out STD_LOGIC;
    if_din : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \addr_reg[0]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \mOutPtr_reg[0]_1\ : in STD_LOGIC;
    p_9_in : in STD_LOGIC;
    p_6_in : in STD_LOGIC;
    addr110_out : in STD_LOGIC;
    push : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_design_v_mix_0_0_fifo_w24_d2_S_46 : entity is "main_design_v_mix_0_0_fifo_w24_d2_S";
end main_design_v_mix_0_0_fifo_w24_d2_S_46;

architecture STRUCTURE of main_design_v_mix_0_0_fifo_w24_d2_S_46 is
  signal \addr[0]_i_1__1_n_9\ : STD_LOGIC;
  signal \addr_reg_n_9_[0]\ : STD_LOGIC;
  signal \empty_n_i_1__1_n_9\ : STD_LOGIC;
  signal \full_n_i_1__1_n_9\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__1_n_9\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__1_n_9\ : STD_LOGIC;
  signal \^moutptr_reg[0]_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_9_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_9_[2]\ : STD_LOGIC;
  signal \^srclayer0yuv_empty_n\ : STD_LOGIC;
  signal \^srclayer0yuv_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__1\ : label is "soft_lutpair234";
begin
  \mOutPtr_reg[0]_0\ <= \^moutptr_reg[0]_0\;
  srcLayer0Yuv_empty_n <= \^srclayer0yuv_empty_n\;
  srcLayer0Yuv_full_n <= \^srclayer0yuv_full_n\;
U_main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg: entity work.main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg_83
     port map (
      D(23 downto 0) => D(23 downto 0),
      \SRL_SIG_reg[0][0]_0\ => \addr_reg_n_9_[0]\,
      ap_clk => ap_clk,
      if_din(23 downto 0) => if_din(23 downto 0),
      push => push
    );
\addr[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00005755FFFFA8AA"
    )
        port map (
      I0 => p_6_in,
      I1 => \mOutPtr_reg_n_9_[1]\,
      I2 => \mOutPtr_reg_n_9_[2]\,
      I3 => \^moutptr_reg[0]_0\,
      I4 => addr110_out,
      I5 => \addr_reg_n_9_[0]\,
      O => \addr[0]_i_1__1_n_9\
    );
\addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[0]_i_1__1_n_9\,
      Q => \addr_reg_n_9_[0]\,
      R => \addr_reg[0]_0\
    );
\empty_n_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFAAAAAAAA"
    )
        port map (
      I0 => p_9_in,
      I1 => \mOutPtr_reg_n_9_[2]\,
      I2 => \^moutptr_reg[0]_0\,
      I3 => \mOutPtr_reg_n_9_[1]\,
      I4 => p_6_in,
      I5 => \^srclayer0yuv_empty_n\,
      O => \empty_n_i_1__1_n_9\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__1_n_9\,
      Q => \^srclayer0yuv_empty_n\,
      R => \addr_reg[0]_0\
    );
\full_n_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFBFFFBFF0000"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[2]\,
      I1 => \^moutptr_reg[0]_0\,
      I2 => \mOutPtr_reg_n_9_[1]\,
      I3 => p_9_in,
      I4 => p_6_in,
      I5 => \^srclayer0yuv_full_n\,
      O => \full_n_i_1__1_n_9\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__1_n_9\,
      Q => \^srclayer0yuv_full_n\,
      S => \addr_reg[0]_0\
    );
\mOutPtr[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6798"
    )
        port map (
      I0 => \^moutptr_reg[0]_0\,
      I1 => p_9_in,
      I2 => p_6_in,
      I3 => \mOutPtr_reg_n_9_[1]\,
      O => \mOutPtr[1]_i_1__1_n_9\
    );
\mOutPtr[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7E7F8180"
    )
        port map (
      I0 => \^moutptr_reg[0]_0\,
      I1 => \mOutPtr_reg_n_9_[1]\,
      I2 => p_9_in,
      I3 => p_6_in,
      I4 => \mOutPtr_reg_n_9_[2]\,
      O => \mOutPtr[2]_i_1__1_n_9\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr_reg[0]_1\,
      Q => \^moutptr_reg[0]_0\,
      R => \addr_reg[0]_0\
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__1_n_9\,
      Q => \mOutPtr_reg_n_9_[1]\,
      R => \addr_reg[0]_0\
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__1_n_9\,
      Q => \mOutPtr_reg_n_9_[2]\,
      R => \addr_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_fifo_w24_d2_S_47 is
  port (
    \mOutPtr_reg[0]_0\ : out STD_LOGIC;
    srcLayer0_empty_n : out STD_LOGIC;
    srcLayer0_full_n : out STD_LOGIC;
    if_din : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \addr_reg[0]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \mOutPtr_reg[0]_1\ : in STD_LOGIC;
    push : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_design_v_mix_0_0_fifo_w24_d2_S_47 : entity is "main_design_v_mix_0_0_fifo_w24_d2_S";
end main_design_v_mix_0_0_fifo_w24_d2_S_47;

architecture STRUCTURE of main_design_v_mix_0_0_fifo_w24_d2_S_47 is
  signal addr15_in : STD_LOGIC;
  signal \addr[0]_i_1_n_9\ : STD_LOGIC;
  signal \addr_reg_n_9_[0]\ : STD_LOGIC;
  signal empty_n_i_1_n_9 : STD_LOGIC;
  signal full_n_i_1_n_9 : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_9\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_9\ : STD_LOGIC;
  signal \^moutptr_reg[0]_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_9_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_9_[2]\ : STD_LOGIC;
  signal \^srclayer0_empty_n\ : STD_LOGIC;
  signal \^srclayer0_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1\ : label is "soft_lutpair729";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1\ : label is "soft_lutpair729";
begin
  \mOutPtr_reg[0]_0\ <= \^moutptr_reg[0]_0\;
  srcLayer0_empty_n <= \^srclayer0_empty_n\;
  srcLayer0_full_n <= \^srclayer0_full_n\;
U_main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg: entity work.main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg_82
     port map (
      D(23 downto 0) => D(23 downto 0),
      \SRL_SIG_reg[0][0]_0\ => \addr_reg_n_9_[0]\,
      ap_clk => ap_clk,
      if_din(23 downto 0) => if_din(23 downto 0),
      push => push
    );
\addr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9DBF6240"
    )
        port map (
      I0 => push,
      I1 => E(0),
      I2 => addr15_in,
      I3 => \^srclayer0_empty_n\,
      I4 => \addr_reg_n_9_[0]\,
      O => \addr[0]_i_1_n_9\
    );
\addr[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \^moutptr_reg[0]_0\,
      I1 => \mOutPtr_reg_n_9_[2]\,
      I2 => \mOutPtr_reg_n_9_[1]\,
      O => addr15_in
    );
\addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[0]_i_1_n_9\,
      Q => \addr_reg_n_9_[0]\,
      R => \addr_reg[0]_0\
    );
empty_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00FF0000"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[2]\,
      I1 => \^moutptr_reg[0]_0\,
      I2 => \mOutPtr_reg_n_9_[1]\,
      I3 => E(0),
      I4 => push,
      I5 => \^srclayer0_empty_n\,
      O => empty_n_i_1_n_9
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => empty_n_i_1_n_9,
      Q => \^srclayer0_empty_n\,
      R => \addr_reg[0]_0\
    );
full_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00FF0000"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[2]\,
      I1 => \^moutptr_reg[0]_0\,
      I2 => \mOutPtr_reg_n_9_[1]\,
      I3 => push,
      I4 => E(0),
      I5 => \^srclayer0_full_n\,
      O => full_n_i_1_n_9
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => full_n_i_1_n_9,
      Q => \^srclayer0_full_n\,
      S => \addr_reg[0]_0\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E718"
    )
        port map (
      I0 => \^moutptr_reg[0]_0\,
      I1 => push,
      I2 => E(0),
      I3 => \mOutPtr_reg_n_9_[1]\,
      O => \mOutPtr[1]_i_1_n_9\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE7F0180"
    )
        port map (
      I0 => \^moutptr_reg[0]_0\,
      I1 => \mOutPtr_reg_n_9_[1]\,
      I2 => push,
      I3 => E(0),
      I4 => \mOutPtr_reg_n_9_[2]\,
      O => \mOutPtr[2]_i_1_n_9\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr_reg[0]_1\,
      Q => \^moutptr_reg[0]_0\,
      R => \addr_reg[0]_0\
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_9\,
      Q => \mOutPtr_reg_n_9_[1]\,
      R => \addr_reg[0]_0\
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_9\,
      Q => \mOutPtr_reg_n_9_[2]\,
      R => \addr_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_fifo_w24_d2_S_48 is
  port (
    \mOutPtr_reg[0]_0\ : out STD_LOGIC;
    srcLayer1Rgb_empty_n : out STD_LOGIC;
    srcLayer1Rgb_full_n : out STD_LOGIC;
    if_din : out STD_LOGIC_VECTOR ( 23 downto 0 );
    full_n_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \mOutPtr_reg[0]_1\ : in STD_LOGIC;
    p_9_in : in STD_LOGIC;
    p_6_in : in STD_LOGIC;
    addr110_out : in STD_LOGIC;
    push : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_design_v_mix_0_0_fifo_w24_d2_S_48 : entity is "main_design_v_mix_0_0_fifo_w24_d2_S";
end main_design_v_mix_0_0_fifo_w24_d2_S_48;

architecture STRUCTURE of main_design_v_mix_0_0_fifo_w24_d2_S_48 is
  signal \addr[0]_i_1__12_n_9\ : STD_LOGIC;
  signal \addr_reg_n_9_[0]\ : STD_LOGIC;
  signal \empty_n_i_1__12_n_9\ : STD_LOGIC;
  signal \full_n_i_1__12_n_9\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__12_n_9\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__12_n_9\ : STD_LOGIC;
  signal \^moutptr_reg[0]_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_9_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_9_[2]\ : STD_LOGIC;
  signal \^srclayer1rgb_empty_n\ : STD_LOGIC;
  signal \^srclayer1rgb_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__12\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__12\ : label is "soft_lutpair274";
begin
  \mOutPtr_reg[0]_0\ <= \^moutptr_reg[0]_0\;
  srcLayer1Rgb_empty_n <= \^srclayer1rgb_empty_n\;
  srcLayer1Rgb_full_n <= \^srclayer1rgb_full_n\;
U_main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg: entity work.main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg_81
     port map (
      D(23 downto 0) => D(23 downto 0),
      \SRL_SIG_reg[0][0]_0\ => \addr_reg_n_9_[0]\,
      ap_clk => ap_clk,
      if_din(23 downto 0) => if_din(23 downto 0),
      push => push
    );
\addr[0]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00005755FFFFA8AA"
    )
        port map (
      I0 => p_6_in,
      I1 => \mOutPtr_reg_n_9_[1]\,
      I2 => \mOutPtr_reg_n_9_[2]\,
      I3 => \^moutptr_reg[0]_0\,
      I4 => addr110_out,
      I5 => \addr_reg_n_9_[0]\,
      O => \addr[0]_i_1__12_n_9\
    );
\addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[0]_i_1__12_n_9\,
      Q => \addr_reg_n_9_[0]\,
      R => full_n_reg_0
    );
\empty_n_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFAAAAAAAA"
    )
        port map (
      I0 => p_9_in,
      I1 => \mOutPtr_reg_n_9_[2]\,
      I2 => \^moutptr_reg[0]_0\,
      I3 => \mOutPtr_reg_n_9_[1]\,
      I4 => p_6_in,
      I5 => \^srclayer1rgb_empty_n\,
      O => \empty_n_i_1__12_n_9\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__12_n_9\,
      Q => \^srclayer1rgb_empty_n\,
      R => full_n_reg_0
    );
\full_n_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFBFFFBFF0000"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[2]\,
      I1 => \^moutptr_reg[0]_0\,
      I2 => \mOutPtr_reg_n_9_[1]\,
      I3 => p_9_in,
      I4 => p_6_in,
      I5 => \^srclayer1rgb_full_n\,
      O => \full_n_i_1__12_n_9\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__12_n_9\,
      Q => \^srclayer1rgb_full_n\,
      S => full_n_reg_0
    );
\mOutPtr[1]_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6798"
    )
        port map (
      I0 => \^moutptr_reg[0]_0\,
      I1 => p_9_in,
      I2 => p_6_in,
      I3 => \mOutPtr_reg_n_9_[1]\,
      O => \mOutPtr[1]_i_1__12_n_9\
    );
\mOutPtr[2]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7E7F8180"
    )
        port map (
      I0 => \^moutptr_reg[0]_0\,
      I1 => \mOutPtr_reg_n_9_[1]\,
      I2 => p_9_in,
      I3 => p_6_in,
      I4 => \mOutPtr_reg_n_9_[2]\,
      O => \mOutPtr[2]_i_1__12_n_9\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr_reg[0]_1\,
      Q => \^moutptr_reg[0]_0\,
      R => full_n_reg_0
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__12_n_9\,
      Q => \mOutPtr_reg_n_9_[1]\,
      R => full_n_reg_0
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__12_n_9\,
      Q => \mOutPtr_reg_n_9_[2]\,
      R => full_n_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_fifo_w24_d2_S_49 is
  port (
    \mOutPtr_reg[0]_0\ : out STD_LOGIC;
    srcLayer1Yuv422_empty_n : out STD_LOGIC;
    srcLayer1Yuv422_full_n : out STD_LOGIC;
    if_din : out STD_LOGIC_VECTOR ( 23 downto 0 );
    full_n_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \mOutPtr_reg[0]_1\ : in STD_LOGIC;
    p_9_in : in STD_LOGIC;
    p_6_in : in STD_LOGIC;
    addr110_out : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_design_v_mix_0_0_fifo_w24_d2_S_49 : entity is "main_design_v_mix_0_0_fifo_w24_d2_S";
end main_design_v_mix_0_0_fifo_w24_d2_S_49;

architecture STRUCTURE of main_design_v_mix_0_0_fifo_w24_d2_S_49 is
  signal \addr[0]_i_1__6_n_9\ : STD_LOGIC;
  signal \addr_reg_n_9_[0]\ : STD_LOGIC;
  signal \empty_n_i_1__6_n_9\ : STD_LOGIC;
  signal \full_n_i_1__6_n_9\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__6_n_9\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__6_n_9\ : STD_LOGIC;
  signal \^moutptr_reg[0]_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_9_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_9_[2]\ : STD_LOGIC;
  signal \^srclayer1yuv422_empty_n\ : STD_LOGIC;
  signal \^srclayer1yuv422_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__6\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__6\ : label is "soft_lutpair248";
begin
  \mOutPtr_reg[0]_0\ <= \^moutptr_reg[0]_0\;
  srcLayer1Yuv422_empty_n <= \^srclayer1yuv422_empty_n\;
  srcLayer1Yuv422_full_n <= \^srclayer1yuv422_full_n\;
U_main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg: entity work.main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg_80
     port map (
      D(23 downto 0) => D(23 downto 0),
      E(0) => E(0),
      \SRL_SIG_reg[0][0]_0\ => \addr_reg_n_9_[0]\,
      ap_clk => ap_clk,
      if_din(23 downto 0) => if_din(23 downto 0)
    );
\addr[0]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00005755FFFFA8AA"
    )
        port map (
      I0 => p_6_in,
      I1 => \mOutPtr_reg_n_9_[1]\,
      I2 => \mOutPtr_reg_n_9_[2]\,
      I3 => \^moutptr_reg[0]_0\,
      I4 => addr110_out,
      I5 => \addr_reg_n_9_[0]\,
      O => \addr[0]_i_1__6_n_9\
    );
\addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[0]_i_1__6_n_9\,
      Q => \addr_reg_n_9_[0]\,
      R => full_n_reg_0
    );
\empty_n_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFAAAAAAAA"
    )
        port map (
      I0 => p_9_in,
      I1 => \mOutPtr_reg_n_9_[2]\,
      I2 => \^moutptr_reg[0]_0\,
      I3 => \mOutPtr_reg_n_9_[1]\,
      I4 => p_6_in,
      I5 => \^srclayer1yuv422_empty_n\,
      O => \empty_n_i_1__6_n_9\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__6_n_9\,
      Q => \^srclayer1yuv422_empty_n\,
      R => full_n_reg_0
    );
\full_n_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFBFFFBFF0000"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[2]\,
      I1 => \^moutptr_reg[0]_0\,
      I2 => \mOutPtr_reg_n_9_[1]\,
      I3 => p_9_in,
      I4 => p_6_in,
      I5 => \^srclayer1yuv422_full_n\,
      O => \full_n_i_1__6_n_9\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__6_n_9\,
      Q => \^srclayer1yuv422_full_n\,
      S => full_n_reg_0
    );
\mOutPtr[1]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6798"
    )
        port map (
      I0 => \^moutptr_reg[0]_0\,
      I1 => p_9_in,
      I2 => p_6_in,
      I3 => \mOutPtr_reg_n_9_[1]\,
      O => \mOutPtr[1]_i_1__6_n_9\
    );
\mOutPtr[2]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7E7F8180"
    )
        port map (
      I0 => \^moutptr_reg[0]_0\,
      I1 => \mOutPtr_reg_n_9_[1]\,
      I2 => p_9_in,
      I3 => p_6_in,
      I4 => \mOutPtr_reg_n_9_[2]\,
      O => \mOutPtr[2]_i_1__6_n_9\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr_reg[0]_1\,
      Q => \^moutptr_reg[0]_0\,
      R => full_n_reg_0
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__6_n_9\,
      Q => \mOutPtr_reg_n_9_[1]\,
      R => full_n_reg_0
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__6_n_9\,
      Q => \mOutPtr_reg_n_9_[2]\,
      R => full_n_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_fifo_w24_d2_S_50 is
  port (
    \mOutPtr_reg[0]_0\ : out STD_LOGIC;
    srcLayer1Yuv_empty_n : out STD_LOGIC;
    srcLayer1Yuv_full_n : out STD_LOGIC;
    if_din : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \addr_reg[0]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \mOutPtr_reg[0]_1\ : in STD_LOGIC;
    p_9_in : in STD_LOGIC;
    p_6_in : in STD_LOGIC;
    addr110_out : in STD_LOGIC;
    push : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_design_v_mix_0_0_fifo_w24_d2_S_50 : entity is "main_design_v_mix_0_0_fifo_w24_d2_S";
end main_design_v_mix_0_0_fifo_w24_d2_S_50;

architecture STRUCTURE of main_design_v_mix_0_0_fifo_w24_d2_S_50 is
  signal \addr[0]_i_1__9_n_9\ : STD_LOGIC;
  signal \addr_reg_n_9_[0]\ : STD_LOGIC;
  signal \empty_n_i_1__9_n_9\ : STD_LOGIC;
  signal \full_n_i_1__9_n_9\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__9_n_9\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__9_n_9\ : STD_LOGIC;
  signal \^moutptr_reg[0]_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_9_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_9_[2]\ : STD_LOGIC;
  signal \^srclayer1yuv_empty_n\ : STD_LOGIC;
  signal \^srclayer1yuv_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__9\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__9\ : label is "soft_lutpair261";
begin
  \mOutPtr_reg[0]_0\ <= \^moutptr_reg[0]_0\;
  srcLayer1Yuv_empty_n <= \^srclayer1yuv_empty_n\;
  srcLayer1Yuv_full_n <= \^srclayer1yuv_full_n\;
U_main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg: entity work.main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg_79
     port map (
      D(23 downto 0) => D(23 downto 0),
      \SRL_SIG_reg[0][0]_0\ => \addr_reg_n_9_[0]\,
      ap_clk => ap_clk,
      if_din(23 downto 0) => if_din(23 downto 0),
      push => push
    );
\addr[0]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00005755FFFFA8AA"
    )
        port map (
      I0 => p_6_in,
      I1 => \mOutPtr_reg_n_9_[1]\,
      I2 => \mOutPtr_reg_n_9_[2]\,
      I3 => \^moutptr_reg[0]_0\,
      I4 => addr110_out,
      I5 => \addr_reg_n_9_[0]\,
      O => \addr[0]_i_1__9_n_9\
    );
\addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[0]_i_1__9_n_9\,
      Q => \addr_reg_n_9_[0]\,
      R => \addr_reg[0]_0\
    );
\empty_n_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFAAAAAAAA"
    )
        port map (
      I0 => p_9_in,
      I1 => \mOutPtr_reg_n_9_[2]\,
      I2 => \^moutptr_reg[0]_0\,
      I3 => \mOutPtr_reg_n_9_[1]\,
      I4 => p_6_in,
      I5 => \^srclayer1yuv_empty_n\,
      O => \empty_n_i_1__9_n_9\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__9_n_9\,
      Q => \^srclayer1yuv_empty_n\,
      R => \addr_reg[0]_0\
    );
\full_n_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFBFFFBFF0000"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[2]\,
      I1 => \^moutptr_reg[0]_0\,
      I2 => \mOutPtr_reg_n_9_[1]\,
      I3 => p_9_in,
      I4 => p_6_in,
      I5 => \^srclayer1yuv_full_n\,
      O => \full_n_i_1__9_n_9\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__9_n_9\,
      Q => \^srclayer1yuv_full_n\,
      S => \addr_reg[0]_0\
    );
\mOutPtr[1]_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6798"
    )
        port map (
      I0 => \^moutptr_reg[0]_0\,
      I1 => p_9_in,
      I2 => p_6_in,
      I3 => \mOutPtr_reg_n_9_[1]\,
      O => \mOutPtr[1]_i_1__9_n_9\
    );
\mOutPtr[2]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7E7F8180"
    )
        port map (
      I0 => \^moutptr_reg[0]_0\,
      I1 => \mOutPtr_reg_n_9_[1]\,
      I2 => p_9_in,
      I3 => p_6_in,
      I4 => \mOutPtr_reg_n_9_[2]\,
      O => \mOutPtr[2]_i_1__9_n_9\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr_reg[0]_1\,
      Q => \^moutptr_reg[0]_0\,
      R => \addr_reg[0]_0\
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__9_n_9\,
      Q => \mOutPtr_reg_n_9_[1]\,
      R => \addr_reg[0]_0\
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__9_n_9\,
      Q => \mOutPtr_reg_n_9_[2]\,
      R => \addr_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_fifo_w24_d2_S_51 is
  port (
    \mOutPtr_reg[0]_0\ : out STD_LOGIC;
    srcLayer1_empty_n : out STD_LOGIC;
    srcLayer1_full_n : out STD_LOGIC;
    if_din : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \addr_reg[0]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \mOutPtr_reg[0]_1\ : in STD_LOGIC;
    push : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_design_v_mix_0_0_fifo_w24_d2_S_51 : entity is "main_design_v_mix_0_0_fifo_w24_d2_S";
end main_design_v_mix_0_0_fifo_w24_d2_S_51;

architecture STRUCTURE of main_design_v_mix_0_0_fifo_w24_d2_S_51 is
  signal addr15_in : STD_LOGIC;
  signal \addr[0]_i_1__3_n_9\ : STD_LOGIC;
  signal \addr_reg_n_9_[0]\ : STD_LOGIC;
  signal \empty_n_i_1__3_n_9\ : STD_LOGIC;
  signal \full_n_i_1__3_n_9\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__3_n_9\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__3_n_9\ : STD_LOGIC;
  signal \^moutptr_reg[0]_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_9_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_9_[2]\ : STD_LOGIC;
  signal \^srclayer1_empty_n\ : STD_LOGIC;
  signal \^srclayer1_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__3\ : label is "soft_lutpair742";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__3\ : label is "soft_lutpair742";
begin
  \mOutPtr_reg[0]_0\ <= \^moutptr_reg[0]_0\;
  srcLayer1_empty_n <= \^srclayer1_empty_n\;
  srcLayer1_full_n <= \^srclayer1_full_n\;
U_main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg: entity work.main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg_78
     port map (
      D(23 downto 0) => D(23 downto 0),
      \SRL_SIG_reg[0][0]_0\ => \addr_reg_n_9_[0]\,
      ap_clk => ap_clk,
      if_din(23 downto 0) => if_din(23 downto 0),
      push => push
    );
\addr[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9DBF6240"
    )
        port map (
      I0 => push,
      I1 => E(0),
      I2 => addr15_in,
      I3 => \^srclayer1_empty_n\,
      I4 => \addr_reg_n_9_[0]\,
      O => \addr[0]_i_1__3_n_9\
    );
\addr[0]_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \^moutptr_reg[0]_0\,
      I1 => \mOutPtr_reg_n_9_[2]\,
      I2 => \mOutPtr_reg_n_9_[1]\,
      O => addr15_in
    );
\addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[0]_i_1__3_n_9\,
      Q => \addr_reg_n_9_[0]\,
      R => \addr_reg[0]_0\
    );
\empty_n_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00FF0000"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[2]\,
      I1 => \^moutptr_reg[0]_0\,
      I2 => \mOutPtr_reg_n_9_[1]\,
      I3 => E(0),
      I4 => push,
      I5 => \^srclayer1_empty_n\,
      O => \empty_n_i_1__3_n_9\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__3_n_9\,
      Q => \^srclayer1_empty_n\,
      R => \addr_reg[0]_0\
    );
\full_n_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00FF0000"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[2]\,
      I1 => \^moutptr_reg[0]_0\,
      I2 => \mOutPtr_reg_n_9_[1]\,
      I3 => push,
      I4 => E(0),
      I5 => \^srclayer1_full_n\,
      O => \full_n_i_1__3_n_9\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__3_n_9\,
      Q => \^srclayer1_full_n\,
      S => \addr_reg[0]_0\
    );
\mOutPtr[1]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E718"
    )
        port map (
      I0 => \^moutptr_reg[0]_0\,
      I1 => push,
      I2 => E(0),
      I3 => \mOutPtr_reg_n_9_[1]\,
      O => \mOutPtr[1]_i_1__3_n_9\
    );
\mOutPtr[2]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE7F0180"
    )
        port map (
      I0 => \^moutptr_reg[0]_0\,
      I1 => \mOutPtr_reg_n_9_[1]\,
      I2 => push,
      I3 => E(0),
      I4 => \mOutPtr_reg_n_9_[2]\,
      O => \mOutPtr[2]_i_1__3_n_9\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr_reg[0]_1\,
      Q => \^moutptr_reg[0]_0\,
      R => \addr_reg[0]_0\
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__3_n_9\,
      Q => \mOutPtr_reg_n_9_[1]\,
      R => \addr_reg[0]_0\
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__3_n_9\,
      Q => \mOutPtr_reg_n_9_[2]\,
      R => \addr_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_fifo_w24_d2_S_52 is
  port (
    \mOutPtr_reg[0]_0\ : out STD_LOGIC;
    srcLayer1x_empty_n : out STD_LOGIC;
    srcLayer1x_full_n : out STD_LOGIC;
    \and_ln476_3_reg_392_reg[0]\ : out STD_LOGIC;
    \and_ln476_3_reg_392_reg[0]_0\ : out STD_LOGIC;
    \and_ln476_3_reg_392_reg[0]_1\ : out STD_LOGIC;
    \and_ln476_3_reg_392_reg[0]_2\ : out STD_LOGIC;
    \and_ln476_3_reg_392_reg[0]_3\ : out STD_LOGIC;
    \and_ln476_3_reg_392_reg[0]_4\ : out STD_LOGIC;
    \and_ln476_3_reg_392_reg[0]_5\ : out STD_LOGIC;
    \and_ln476_3_reg_392_reg[0]_6\ : out STD_LOGIC;
    \and_ln476_3_reg_392_reg[0]_7\ : out STD_LOGIC;
    \and_ln476_3_reg_392_reg[0]_8\ : out STD_LOGIC;
    \and_ln476_3_reg_392_reg[0]_9\ : out STD_LOGIC;
    \and_ln476_3_reg_392_reg[0]_10\ : out STD_LOGIC;
    \and_ln476_3_reg_392_reg[0]_11\ : out STD_LOGIC;
    \and_ln476_3_reg_392_reg[0]_12\ : out STD_LOGIC;
    \and_ln476_3_reg_392_reg[0]_13\ : out STD_LOGIC;
    \and_ln476_3_reg_392_reg[0]_14\ : out STD_LOGIC;
    \and_ln476_3_reg_392_reg[0]_15\ : out STD_LOGIC;
    \and_ln476_3_reg_392_reg[0]_16\ : out STD_LOGIC;
    \and_ln476_3_reg_392_reg[0]_17\ : out STD_LOGIC;
    \and_ln476_3_reg_392_reg[0]_18\ : out STD_LOGIC;
    \and_ln476_3_reg_392_reg[0]_19\ : out STD_LOGIC;
    \and_ln476_3_reg_392_reg[0]_20\ : out STD_LOGIC;
    \and_ln476_3_reg_392_reg[0]_21\ : out STD_LOGIC;
    \and_ln476_3_reg_392_reg[0]_22\ : out STD_LOGIC;
    \addr_reg[0]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \mOutPtr_reg[0]_1\ : in STD_LOGIC;
    and_ln476_3_reg_392 : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[0]\ : in STD_LOGIC;
    p_9_in : in STD_LOGIC;
    p_6_in : in STD_LOGIC;
    addr110_out : in STD_LOGIC;
    push : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_design_v_mix_0_0_fifo_w24_d2_S_52 : entity is "main_design_v_mix_0_0_fifo_w24_d2_S";
end main_design_v_mix_0_0_fifo_w24_d2_S_52;

architecture STRUCTURE of main_design_v_mix_0_0_fifo_w24_d2_S_52 is
  signal \addr[0]_i_1__15_n_9\ : STD_LOGIC;
  signal \addr_reg_n_9_[0]\ : STD_LOGIC;
  signal \empty_n_i_1__15_n_9\ : STD_LOGIC;
  signal \full_n_i_1__15_n_9\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__15_n_9\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__15_n_9\ : STD_LOGIC;
  signal \^moutptr_reg[0]_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_9_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_9_[2]\ : STD_LOGIC;
  signal \^srclayer1x_empty_n\ : STD_LOGIC;
  signal \^srclayer1x_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__15\ : label is "soft_lutpair743";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__15\ : label is "soft_lutpair743";
begin
  \mOutPtr_reg[0]_0\ <= \^moutptr_reg[0]_0\;
  srcLayer1x_empty_n <= \^srclayer1x_empty_n\;
  srcLayer1x_full_n <= \^srclayer1x_full_n\;
U_main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg: entity work.main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg_77
     port map (
      D(23 downto 0) => D(23 downto 0),
      and_ln476_3_reg_392 => and_ln476_3_reg_392,
      \and_ln476_3_reg_392_reg[0]\ => \and_ln476_3_reg_392_reg[0]\,
      \and_ln476_3_reg_392_reg[0]_0\ => \and_ln476_3_reg_392_reg[0]_0\,
      \and_ln476_3_reg_392_reg[0]_1\ => \and_ln476_3_reg_392_reg[0]_1\,
      \and_ln476_3_reg_392_reg[0]_10\ => \and_ln476_3_reg_392_reg[0]_10\,
      \and_ln476_3_reg_392_reg[0]_11\ => \and_ln476_3_reg_392_reg[0]_11\,
      \and_ln476_3_reg_392_reg[0]_12\ => \and_ln476_3_reg_392_reg[0]_12\,
      \and_ln476_3_reg_392_reg[0]_13\ => \and_ln476_3_reg_392_reg[0]_13\,
      \and_ln476_3_reg_392_reg[0]_14\ => \and_ln476_3_reg_392_reg[0]_14\,
      \and_ln476_3_reg_392_reg[0]_15\ => \and_ln476_3_reg_392_reg[0]_15\,
      \and_ln476_3_reg_392_reg[0]_16\ => \and_ln476_3_reg_392_reg[0]_16\,
      \and_ln476_3_reg_392_reg[0]_17\ => \and_ln476_3_reg_392_reg[0]_17\,
      \and_ln476_3_reg_392_reg[0]_18\ => \and_ln476_3_reg_392_reg[0]_18\,
      \and_ln476_3_reg_392_reg[0]_19\ => \and_ln476_3_reg_392_reg[0]_19\,
      \and_ln476_3_reg_392_reg[0]_2\ => \and_ln476_3_reg_392_reg[0]_2\,
      \and_ln476_3_reg_392_reg[0]_20\ => \and_ln476_3_reg_392_reg[0]_20\,
      \and_ln476_3_reg_392_reg[0]_21\ => \and_ln476_3_reg_392_reg[0]_21\,
      \and_ln476_3_reg_392_reg[0]_22\ => \and_ln476_3_reg_392_reg[0]_22\,
      \and_ln476_3_reg_392_reg[0]_3\ => \and_ln476_3_reg_392_reg[0]_3\,
      \and_ln476_3_reg_392_reg[0]_4\ => \and_ln476_3_reg_392_reg[0]_4\,
      \and_ln476_3_reg_392_reg[0]_5\ => \and_ln476_3_reg_392_reg[0]_5\,
      \and_ln476_3_reg_392_reg[0]_6\ => \and_ln476_3_reg_392_reg[0]_6\,
      \and_ln476_3_reg_392_reg[0]_7\ => \and_ln476_3_reg_392_reg[0]_7\,
      \and_ln476_3_reg_392_reg[0]_8\ => \and_ln476_3_reg_392_reg[0]_8\,
      \and_ln476_3_reg_392_reg[0]_9\ => \and_ln476_3_reg_392_reg[0]_9\,
      ap_clk => ap_clk,
      \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[7]\ => \addr_reg_n_9_[0]\,
      \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[0]\ => \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[0]\,
      push => push
    );
\addr[0]_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00005755FFFFA8AA"
    )
        port map (
      I0 => p_6_in,
      I1 => \mOutPtr_reg_n_9_[1]\,
      I2 => \mOutPtr_reg_n_9_[2]\,
      I3 => \^moutptr_reg[0]_0\,
      I4 => addr110_out,
      I5 => \addr_reg_n_9_[0]\,
      O => \addr[0]_i_1__15_n_9\
    );
\addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[0]_i_1__15_n_9\,
      Q => \addr_reg_n_9_[0]\,
      R => \addr_reg[0]_0\
    );
\empty_n_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFAAAAAAAA"
    )
        port map (
      I0 => p_9_in,
      I1 => \mOutPtr_reg_n_9_[2]\,
      I2 => \^moutptr_reg[0]_0\,
      I3 => \mOutPtr_reg_n_9_[1]\,
      I4 => p_6_in,
      I5 => \^srclayer1x_empty_n\,
      O => \empty_n_i_1__15_n_9\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__15_n_9\,
      Q => \^srclayer1x_empty_n\,
      R => \addr_reg[0]_0\
    );
\full_n_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFBFFFBFF0000"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[2]\,
      I1 => \^moutptr_reg[0]_0\,
      I2 => \mOutPtr_reg_n_9_[1]\,
      I3 => p_9_in,
      I4 => p_6_in,
      I5 => \^srclayer1x_full_n\,
      O => \full_n_i_1__15_n_9\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__15_n_9\,
      Q => \^srclayer1x_full_n\,
      S => \addr_reg[0]_0\
    );
\mOutPtr[1]_i_1__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6798"
    )
        port map (
      I0 => \^moutptr_reg[0]_0\,
      I1 => p_9_in,
      I2 => p_6_in,
      I3 => \mOutPtr_reg_n_9_[1]\,
      O => \mOutPtr[1]_i_1__15_n_9\
    );
\mOutPtr[2]_i_1__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7E7F8180"
    )
        port map (
      I0 => \^moutptr_reg[0]_0\,
      I1 => \mOutPtr_reg_n_9_[1]\,
      I2 => p_9_in,
      I3 => p_6_in,
      I4 => \mOutPtr_reg_n_9_[2]\,
      O => \mOutPtr[2]_i_1__15_n_9\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr_reg[0]_1\,
      Q => \^moutptr_reg[0]_0\,
      R => \addr_reg[0]_0\
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__15_n_9\,
      Q => \mOutPtr_reg_n_9_[1]\,
      R => \addr_reg[0]_0\
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__15_n_9\,
      Q => \mOutPtr_reg_n_9_[2]\,
      R => \addr_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_fifo_w24_d2_S_53 is
  port (
    \mOutPtr_reg[0]_0\ : out STD_LOGIC;
    srcLayer2Rgb_empty_n : out STD_LOGIC;
    srcLayer2Rgb_full_n : out STD_LOGIC;
    if_din : out STD_LOGIC_VECTOR ( 23 downto 0 );
    full_n_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \mOutPtr_reg[0]_1\ : in STD_LOGIC;
    p_9_in : in STD_LOGIC;
    p_6_in : in STD_LOGIC;
    addr110_out : in STD_LOGIC;
    push : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_design_v_mix_0_0_fifo_w24_d2_S_53 : entity is "main_design_v_mix_0_0_fifo_w24_d2_S";
end main_design_v_mix_0_0_fifo_w24_d2_S_53;

architecture STRUCTURE of main_design_v_mix_0_0_fifo_w24_d2_S_53 is
  signal \addr[0]_i_1__28_n_9\ : STD_LOGIC;
  signal \addr_reg_n_9_[0]\ : STD_LOGIC;
  signal \empty_n_i_1__28_n_9\ : STD_LOGIC;
  signal \full_n_i_1__28_n_9\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__28_n_9\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__28_n_9\ : STD_LOGIC;
  signal \^moutptr_reg[0]_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_9_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_9_[2]\ : STD_LOGIC;
  signal \^srclayer2rgb_empty_n\ : STD_LOGIC;
  signal \^srclayer2rgb_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__28\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__28\ : label is "soft_lutpair313";
begin
  \mOutPtr_reg[0]_0\ <= \^moutptr_reg[0]_0\;
  srcLayer2Rgb_empty_n <= \^srclayer2rgb_empty_n\;
  srcLayer2Rgb_full_n <= \^srclayer2rgb_full_n\;
U_main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg: entity work.main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg_76
     port map (
      D(23 downto 0) => D(23 downto 0),
      \SRL_SIG_reg[0][0]_0\ => \addr_reg_n_9_[0]\,
      ap_clk => ap_clk,
      if_din(23 downto 0) => if_din(23 downto 0),
      push => push
    );
\addr[0]_i_1__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00005755FFFFA8AA"
    )
        port map (
      I0 => p_6_in,
      I1 => \mOutPtr_reg_n_9_[1]\,
      I2 => \mOutPtr_reg_n_9_[2]\,
      I3 => \^moutptr_reg[0]_0\,
      I4 => addr110_out,
      I5 => \addr_reg_n_9_[0]\,
      O => \addr[0]_i_1__28_n_9\
    );
\addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[0]_i_1__28_n_9\,
      Q => \addr_reg_n_9_[0]\,
      R => full_n_reg_0
    );
\empty_n_i_1__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFAAAAAAAA"
    )
        port map (
      I0 => p_9_in,
      I1 => \mOutPtr_reg_n_9_[2]\,
      I2 => \^moutptr_reg[0]_0\,
      I3 => \mOutPtr_reg_n_9_[1]\,
      I4 => p_6_in,
      I5 => \^srclayer2rgb_empty_n\,
      O => \empty_n_i_1__28_n_9\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__28_n_9\,
      Q => \^srclayer2rgb_empty_n\,
      R => full_n_reg_0
    );
\full_n_i_1__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFBFFFBFF0000"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[2]\,
      I1 => \^moutptr_reg[0]_0\,
      I2 => \mOutPtr_reg_n_9_[1]\,
      I3 => p_9_in,
      I4 => p_6_in,
      I5 => \^srclayer2rgb_full_n\,
      O => \full_n_i_1__28_n_9\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__28_n_9\,
      Q => \^srclayer2rgb_full_n\,
      S => full_n_reg_0
    );
\mOutPtr[1]_i_1__28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6798"
    )
        port map (
      I0 => \^moutptr_reg[0]_0\,
      I1 => p_9_in,
      I2 => p_6_in,
      I3 => \mOutPtr_reg_n_9_[1]\,
      O => \mOutPtr[1]_i_1__28_n_9\
    );
\mOutPtr[2]_i_1__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7E7F8180"
    )
        port map (
      I0 => \^moutptr_reg[0]_0\,
      I1 => \mOutPtr_reg_n_9_[1]\,
      I2 => p_9_in,
      I3 => p_6_in,
      I4 => \mOutPtr_reg_n_9_[2]\,
      O => \mOutPtr[2]_i_1__28_n_9\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr_reg[0]_1\,
      Q => \^moutptr_reg[0]_0\,
      R => full_n_reg_0
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__28_n_9\,
      Q => \mOutPtr_reg_n_9_[1]\,
      R => full_n_reg_0
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__28_n_9\,
      Q => \mOutPtr_reg_n_9_[2]\,
      R => full_n_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_fifo_w24_d2_S_54 is
  port (
    \mOutPtr_reg[0]_0\ : out STD_LOGIC;
    srcLayer2Yuv422_empty_n : out STD_LOGIC;
    srcLayer2Yuv422_full_n : out STD_LOGIC;
    if_din : out STD_LOGIC_VECTOR ( 23 downto 0 );
    full_n_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \mOutPtr_reg[0]_1\ : in STD_LOGIC;
    p_9_in : in STD_LOGIC;
    p_6_in : in STD_LOGIC;
    addr110_out : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_design_v_mix_0_0_fifo_w24_d2_S_54 : entity is "main_design_v_mix_0_0_fifo_w24_d2_S";
end main_design_v_mix_0_0_fifo_w24_d2_S_54;

architecture STRUCTURE of main_design_v_mix_0_0_fifo_w24_d2_S_54 is
  signal \addr[0]_i_1__22_n_9\ : STD_LOGIC;
  signal \addr_reg_n_9_[0]\ : STD_LOGIC;
  signal \empty_n_i_1__22_n_9\ : STD_LOGIC;
  signal \full_n_i_1__22_n_9\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__22_n_9\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__22_n_9\ : STD_LOGIC;
  signal \^moutptr_reg[0]_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_9_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_9_[2]\ : STD_LOGIC;
  signal \^srclayer2yuv422_empty_n\ : STD_LOGIC;
  signal \^srclayer2yuv422_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__22\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__22\ : label is "soft_lutpair287";
begin
  \mOutPtr_reg[0]_0\ <= \^moutptr_reg[0]_0\;
  srcLayer2Yuv422_empty_n <= \^srclayer2yuv422_empty_n\;
  srcLayer2Yuv422_full_n <= \^srclayer2yuv422_full_n\;
U_main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg: entity work.main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg_75
     port map (
      D(23 downto 0) => D(23 downto 0),
      E(0) => E(0),
      \SRL_SIG_reg[0][0]_0\ => \addr_reg_n_9_[0]\,
      ap_clk => ap_clk,
      if_din(23 downto 0) => if_din(23 downto 0)
    );
\addr[0]_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00005755FFFFA8AA"
    )
        port map (
      I0 => p_6_in,
      I1 => \mOutPtr_reg_n_9_[1]\,
      I2 => \mOutPtr_reg_n_9_[2]\,
      I3 => \^moutptr_reg[0]_0\,
      I4 => addr110_out,
      I5 => \addr_reg_n_9_[0]\,
      O => \addr[0]_i_1__22_n_9\
    );
\addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[0]_i_1__22_n_9\,
      Q => \addr_reg_n_9_[0]\,
      R => full_n_reg_0
    );
\empty_n_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFAAAAAAAA"
    )
        port map (
      I0 => p_9_in,
      I1 => \mOutPtr_reg_n_9_[2]\,
      I2 => \^moutptr_reg[0]_0\,
      I3 => \mOutPtr_reg_n_9_[1]\,
      I4 => p_6_in,
      I5 => \^srclayer2yuv422_empty_n\,
      O => \empty_n_i_1__22_n_9\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__22_n_9\,
      Q => \^srclayer2yuv422_empty_n\,
      R => full_n_reg_0
    );
\full_n_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFBFFFBFF0000"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[2]\,
      I1 => \^moutptr_reg[0]_0\,
      I2 => \mOutPtr_reg_n_9_[1]\,
      I3 => p_9_in,
      I4 => p_6_in,
      I5 => \^srclayer2yuv422_full_n\,
      O => \full_n_i_1__22_n_9\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__22_n_9\,
      Q => \^srclayer2yuv422_full_n\,
      S => full_n_reg_0
    );
\mOutPtr[1]_i_1__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6798"
    )
        port map (
      I0 => \^moutptr_reg[0]_0\,
      I1 => p_9_in,
      I2 => p_6_in,
      I3 => \mOutPtr_reg_n_9_[1]\,
      O => \mOutPtr[1]_i_1__22_n_9\
    );
\mOutPtr[2]_i_1__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7E7F8180"
    )
        port map (
      I0 => \^moutptr_reg[0]_0\,
      I1 => \mOutPtr_reg_n_9_[1]\,
      I2 => p_9_in,
      I3 => p_6_in,
      I4 => \mOutPtr_reg_n_9_[2]\,
      O => \mOutPtr[2]_i_1__22_n_9\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr_reg[0]_1\,
      Q => \^moutptr_reg[0]_0\,
      R => full_n_reg_0
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__22_n_9\,
      Q => \mOutPtr_reg_n_9_[1]\,
      R => full_n_reg_0
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__22_n_9\,
      Q => \mOutPtr_reg_n_9_[2]\,
      R => full_n_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_fifo_w24_d2_S_55 is
  port (
    \mOutPtr_reg[0]_0\ : out STD_LOGIC;
    srcLayer2Yuv_empty_n : out STD_LOGIC;
    srcLayer2Yuv_full_n : out STD_LOGIC;
    if_din : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \addr_reg[0]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \mOutPtr_reg[0]_1\ : in STD_LOGIC;
    p_9_in : in STD_LOGIC;
    p_6_in : in STD_LOGIC;
    addr110_out : in STD_LOGIC;
    push : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_design_v_mix_0_0_fifo_w24_d2_S_55 : entity is "main_design_v_mix_0_0_fifo_w24_d2_S";
end main_design_v_mix_0_0_fifo_w24_d2_S_55;

architecture STRUCTURE of main_design_v_mix_0_0_fifo_w24_d2_S_55 is
  signal \addr[0]_i_1__25_n_9\ : STD_LOGIC;
  signal \addr_reg_n_9_[0]\ : STD_LOGIC;
  signal \empty_n_i_1__25_n_9\ : STD_LOGIC;
  signal \full_n_i_1__25_n_9\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__25_n_9\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__25_n_9\ : STD_LOGIC;
  signal \^moutptr_reg[0]_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_9_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_9_[2]\ : STD_LOGIC;
  signal \^srclayer2yuv_empty_n\ : STD_LOGIC;
  signal \^srclayer2yuv_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__25\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__25\ : label is "soft_lutpair300";
begin
  \mOutPtr_reg[0]_0\ <= \^moutptr_reg[0]_0\;
  srcLayer2Yuv_empty_n <= \^srclayer2yuv_empty_n\;
  srcLayer2Yuv_full_n <= \^srclayer2yuv_full_n\;
U_main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg: entity work.main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg_74
     port map (
      D(23 downto 0) => D(23 downto 0),
      \SRL_SIG_reg[0][0]_0\ => \addr_reg_n_9_[0]\,
      ap_clk => ap_clk,
      if_din(23 downto 0) => if_din(23 downto 0),
      push => push
    );
\addr[0]_i_1__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00005755FFFFA8AA"
    )
        port map (
      I0 => p_6_in,
      I1 => \mOutPtr_reg_n_9_[1]\,
      I2 => \mOutPtr_reg_n_9_[2]\,
      I3 => \^moutptr_reg[0]_0\,
      I4 => addr110_out,
      I5 => \addr_reg_n_9_[0]\,
      O => \addr[0]_i_1__25_n_9\
    );
\addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[0]_i_1__25_n_9\,
      Q => \addr_reg_n_9_[0]\,
      R => \addr_reg[0]_0\
    );
\empty_n_i_1__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFAAAAAAAA"
    )
        port map (
      I0 => p_9_in,
      I1 => \mOutPtr_reg_n_9_[2]\,
      I2 => \^moutptr_reg[0]_0\,
      I3 => \mOutPtr_reg_n_9_[1]\,
      I4 => p_6_in,
      I5 => \^srclayer2yuv_empty_n\,
      O => \empty_n_i_1__25_n_9\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__25_n_9\,
      Q => \^srclayer2yuv_empty_n\,
      R => \addr_reg[0]_0\
    );
\full_n_i_1__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFBFFFBFF0000"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[2]\,
      I1 => \^moutptr_reg[0]_0\,
      I2 => \mOutPtr_reg_n_9_[1]\,
      I3 => p_9_in,
      I4 => p_6_in,
      I5 => \^srclayer2yuv_full_n\,
      O => \full_n_i_1__25_n_9\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__25_n_9\,
      Q => \^srclayer2yuv_full_n\,
      S => \addr_reg[0]_0\
    );
\mOutPtr[1]_i_1__25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6798"
    )
        port map (
      I0 => \^moutptr_reg[0]_0\,
      I1 => p_9_in,
      I2 => p_6_in,
      I3 => \mOutPtr_reg_n_9_[1]\,
      O => \mOutPtr[1]_i_1__25_n_9\
    );
\mOutPtr[2]_i_1__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7E7F8180"
    )
        port map (
      I0 => \^moutptr_reg[0]_0\,
      I1 => \mOutPtr_reg_n_9_[1]\,
      I2 => p_9_in,
      I3 => p_6_in,
      I4 => \mOutPtr_reg_n_9_[2]\,
      O => \mOutPtr[2]_i_1__25_n_9\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr_reg[0]_1\,
      Q => \^moutptr_reg[0]_0\,
      R => \addr_reg[0]_0\
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__25_n_9\,
      Q => \mOutPtr_reg_n_9_[1]\,
      R => \addr_reg[0]_0\
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__25_n_9\,
      Q => \mOutPtr_reg_n_9_[2]\,
      R => \addr_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_fifo_w24_d2_S_56 is
  port (
    \mOutPtr_reg[0]_0\ : out STD_LOGIC;
    srcLayer2_empty_n : out STD_LOGIC;
    srcLayer2_full_n : out STD_LOGIC;
    if_din : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \addr_reg[0]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \mOutPtr_reg[0]_1\ : in STD_LOGIC;
    push : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_design_v_mix_0_0_fifo_w24_d2_S_56 : entity is "main_design_v_mix_0_0_fifo_w24_d2_S";
end main_design_v_mix_0_0_fifo_w24_d2_S_56;

architecture STRUCTURE of main_design_v_mix_0_0_fifo_w24_d2_S_56 is
  signal addr15_in : STD_LOGIC;
  signal \addr[0]_i_1__19_n_9\ : STD_LOGIC;
  signal \addr_reg_n_9_[0]\ : STD_LOGIC;
  signal \empty_n_i_1__19_n_9\ : STD_LOGIC;
  signal \full_n_i_1__19_n_9\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__19_n_9\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__19_n_9\ : STD_LOGIC;
  signal \^moutptr_reg[0]_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_9_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_9_[2]\ : STD_LOGIC;
  signal \^srclayer2_empty_n\ : STD_LOGIC;
  signal \^srclayer2_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__19\ : label is "soft_lutpair756";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__19\ : label is "soft_lutpair756";
begin
  \mOutPtr_reg[0]_0\ <= \^moutptr_reg[0]_0\;
  srcLayer2_empty_n <= \^srclayer2_empty_n\;
  srcLayer2_full_n <= \^srclayer2_full_n\;
U_main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg: entity work.main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg_73
     port map (
      D(23 downto 0) => D(23 downto 0),
      \SRL_SIG_reg[0][0]_0\ => \addr_reg_n_9_[0]\,
      ap_clk => ap_clk,
      if_din(23 downto 0) => if_din(23 downto 0),
      push => push
    );
\addr[0]_i_1__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9DBF6240"
    )
        port map (
      I0 => push,
      I1 => E(0),
      I2 => addr15_in,
      I3 => \^srclayer2_empty_n\,
      I4 => \addr_reg_n_9_[0]\,
      O => \addr[0]_i_1__19_n_9\
    );
\addr[0]_i_2__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \^moutptr_reg[0]_0\,
      I1 => \mOutPtr_reg_n_9_[2]\,
      I2 => \mOutPtr_reg_n_9_[1]\,
      O => addr15_in
    );
\addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[0]_i_1__19_n_9\,
      Q => \addr_reg_n_9_[0]\,
      R => \addr_reg[0]_0\
    );
\empty_n_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00FF0000"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[2]\,
      I1 => \^moutptr_reg[0]_0\,
      I2 => \mOutPtr_reg_n_9_[1]\,
      I3 => E(0),
      I4 => push,
      I5 => \^srclayer2_empty_n\,
      O => \empty_n_i_1__19_n_9\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__19_n_9\,
      Q => \^srclayer2_empty_n\,
      R => \addr_reg[0]_0\
    );
\full_n_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00FF0000"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[2]\,
      I1 => \^moutptr_reg[0]_0\,
      I2 => \mOutPtr_reg_n_9_[1]\,
      I3 => push,
      I4 => E(0),
      I5 => \^srclayer2_full_n\,
      O => \full_n_i_1__19_n_9\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__19_n_9\,
      Q => \^srclayer2_full_n\,
      S => \addr_reg[0]_0\
    );
\mOutPtr[1]_i_1__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E718"
    )
        port map (
      I0 => \^moutptr_reg[0]_0\,
      I1 => push,
      I2 => E(0),
      I3 => \mOutPtr_reg_n_9_[1]\,
      O => \mOutPtr[1]_i_1__19_n_9\
    );
\mOutPtr[2]_i_1__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE7F0180"
    )
        port map (
      I0 => \^moutptr_reg[0]_0\,
      I1 => \mOutPtr_reg_n_9_[1]\,
      I2 => push,
      I3 => E(0),
      I4 => \mOutPtr_reg_n_9_[2]\,
      O => \mOutPtr[2]_i_1__19_n_9\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr_reg[0]_1\,
      Q => \^moutptr_reg[0]_0\,
      R => \addr_reg[0]_0\
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__19_n_9\,
      Q => \mOutPtr_reg_n_9_[1]\,
      R => \addr_reg[0]_0\
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__19_n_9\,
      Q => \mOutPtr_reg_n_9_[2]\,
      R => \addr_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_fifo_w24_d2_S_57 is
  port (
    \mOutPtr_reg[0]_0\ : out STD_LOGIC;
    srcLayer2x_empty_n : out STD_LOGIC;
    srcLayer2x_full_n : out STD_LOGIC;
    \and_ln476_4_reg_221_reg[0]\ : out STD_LOGIC;
    \and_ln476_4_reg_221_reg[0]_0\ : out STD_LOGIC;
    \and_ln476_4_reg_221_reg[0]_1\ : out STD_LOGIC;
    \and_ln476_4_reg_221_reg[0]_2\ : out STD_LOGIC;
    \and_ln476_4_reg_221_reg[0]_3\ : out STD_LOGIC;
    \and_ln476_4_reg_221_reg[0]_4\ : out STD_LOGIC;
    \and_ln476_4_reg_221_reg[0]_5\ : out STD_LOGIC;
    \and_ln476_4_reg_221_reg[0]_6\ : out STD_LOGIC;
    \and_ln476_4_reg_221_reg[0]_7\ : out STD_LOGIC;
    \and_ln476_4_reg_221_reg[0]_8\ : out STD_LOGIC;
    \and_ln476_4_reg_221_reg[0]_9\ : out STD_LOGIC;
    \and_ln476_4_reg_221_reg[0]_10\ : out STD_LOGIC;
    \and_ln476_4_reg_221_reg[0]_11\ : out STD_LOGIC;
    \and_ln476_4_reg_221_reg[0]_12\ : out STD_LOGIC;
    \and_ln476_4_reg_221_reg[0]_13\ : out STD_LOGIC;
    \and_ln476_4_reg_221_reg[0]_14\ : out STD_LOGIC;
    \and_ln476_4_reg_221_reg[0]_15\ : out STD_LOGIC;
    \and_ln476_4_reg_221_reg[0]_16\ : out STD_LOGIC;
    \and_ln476_4_reg_221_reg[0]_17\ : out STD_LOGIC;
    \and_ln476_4_reg_221_reg[0]_18\ : out STD_LOGIC;
    \and_ln476_4_reg_221_reg[0]_19\ : out STD_LOGIC;
    \and_ln476_4_reg_221_reg[0]_20\ : out STD_LOGIC;
    \and_ln476_4_reg_221_reg[0]_21\ : out STD_LOGIC;
    \and_ln476_4_reg_221_reg[0]_22\ : out STD_LOGIC;
    \addr_reg[0]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \mOutPtr_reg[0]_1\ : in STD_LOGIC;
    and_ln476_4_reg_221 : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]\ : in STD_LOGIC;
    p_9_in : in STD_LOGIC;
    p_6_in : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of main_design_v_mix_0_0_fifo_w24_d2_S_57 : entity is "main_design_v_mix_0_0_fifo_w24_d2_S";
end main_design_v_mix_0_0_fifo_w24_d2_S_57;

architecture STRUCTURE of main_design_v_mix_0_0_fifo_w24_d2_S_57 is
  signal addr15_in : STD_LOGIC;
  signal \addr[0]_i_1__31_n_9\ : STD_LOGIC;
  signal \addr_reg_n_9_[0]\ : STD_LOGIC;
  signal \empty_n_i_1__31_n_9\ : STD_LOGIC;
  signal \full_n_i_1__31_n_9\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__31_n_9\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__31_n_9\ : STD_LOGIC;
  signal \^moutptr_reg[0]_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_9_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_9_[2]\ : STD_LOGIC;
  signal \^srclayer2x_empty_n\ : STD_LOGIC;
  signal \^srclayer2x_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__31\ : label is "soft_lutpair757";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__31\ : label is "soft_lutpair757";
begin
  \mOutPtr_reg[0]_0\ <= \^moutptr_reg[0]_0\;
  srcLayer2x_empty_n <= \^srclayer2x_empty_n\;
  srcLayer2x_full_n <= \^srclayer2x_full_n\;
U_main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg: entity work.main_design_v_mix_0_0_fifo_w24_d2_S_ShiftReg
     port map (
      D(23 downto 0) => D(23 downto 0),
      E(0) => E(0),
      and_ln476_4_reg_221 => and_ln476_4_reg_221,
      \and_ln476_4_reg_221_reg[0]\ => \and_ln476_4_reg_221_reg[0]\,
      \and_ln476_4_reg_221_reg[0]_0\ => \and_ln476_4_reg_221_reg[0]_0\,
      \and_ln476_4_reg_221_reg[0]_1\ => \and_ln476_4_reg_221_reg[0]_1\,
      \and_ln476_4_reg_221_reg[0]_10\ => \and_ln476_4_reg_221_reg[0]_10\,
      \and_ln476_4_reg_221_reg[0]_11\ => \and_ln476_4_reg_221_reg[0]_11\,
      \and_ln476_4_reg_221_reg[0]_12\ => \and_ln476_4_reg_221_reg[0]_12\,
      \and_ln476_4_reg_221_reg[0]_13\ => \and_ln476_4_reg_221_reg[0]_13\,
      \and_ln476_4_reg_221_reg[0]_14\ => \and_ln476_4_reg_221_reg[0]_14\,
      \and_ln476_4_reg_221_reg[0]_15\ => \and_ln476_4_reg_221_reg[0]_15\,
      \and_ln476_4_reg_221_reg[0]_16\ => \and_ln476_4_reg_221_reg[0]_16\,
      \and_ln476_4_reg_221_reg[0]_17\ => \and_ln476_4_reg_221_reg[0]_17\,
      \and_ln476_4_reg_221_reg[0]_18\ => \and_ln476_4_reg_221_reg[0]_18\,
      \and_ln476_4_reg_221_reg[0]_19\ => \and_ln476_4_reg_221_reg[0]_19\,
      \and_ln476_4_reg_221_reg[0]_2\ => \and_ln476_4_reg_221_reg[0]_2\,
      \and_ln476_4_reg_221_reg[0]_20\ => \and_ln476_4_reg_221_reg[0]_20\,
      \and_ln476_4_reg_221_reg[0]_21\ => \and_ln476_4_reg_221_reg[0]_21\,
      \and_ln476_4_reg_221_reg[0]_22\ => \and_ln476_4_reg_221_reg[0]_22\,
      \and_ln476_4_reg_221_reg[0]_3\ => \and_ln476_4_reg_221_reg[0]_3\,
      \and_ln476_4_reg_221_reg[0]_4\ => \and_ln476_4_reg_221_reg[0]_4\,
      \and_ln476_4_reg_221_reg[0]_5\ => \and_ln476_4_reg_221_reg[0]_5\,
      \and_ln476_4_reg_221_reg[0]_6\ => \and_ln476_4_reg_221_reg[0]_6\,
      \and_ln476_4_reg_221_reg[0]_7\ => \and_ln476_4_reg_221_reg[0]_7\,
      \and_ln476_4_reg_221_reg[0]_8\ => \and_ln476_4_reg_221_reg[0]_8\,
      \and_ln476_4_reg_221_reg[0]_9\ => \and_ln476_4_reg_221_reg[0]_9\,
      ap_clk => ap_clk,
      \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[0]\ => \addr_reg_n_9_[0]\,
      \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]\ => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]\
    );
\addr[0]_i_1__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0777F888"
    )
        port map (
      I0 => p_6_in,
      I1 => addr15_in,
      I2 => p_9_in,
      I3 => \^srclayer2x_empty_n\,
      I4 => \addr_reg_n_9_[0]\,
      O => \addr[0]_i_1__31_n_9\
    );
\addr[0]_i_2__31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \^moutptr_reg[0]_0\,
      I1 => \mOutPtr_reg_n_9_[2]\,
      I2 => \mOutPtr_reg_n_9_[1]\,
      O => addr15_in
    );
\addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[0]_i_1__31_n_9\,
      Q => \addr_reg_n_9_[0]\,
      R => \addr_reg[0]_0\
    );
\empty_n_i_1__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFAAAAAAAA"
    )
        port map (
      I0 => p_9_in,
      I1 => \mOutPtr_reg_n_9_[2]\,
      I2 => \^moutptr_reg[0]_0\,
      I3 => \mOutPtr_reg_n_9_[1]\,
      I4 => p_6_in,
      I5 => \^srclayer2x_empty_n\,
      O => \empty_n_i_1__31_n_9\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__31_n_9\,
      Q => \^srclayer2x_empty_n\,
      R => \addr_reg[0]_0\
    );
\full_n_i_1__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFBFFFBFF0000"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[2]\,
      I1 => \^moutptr_reg[0]_0\,
      I2 => \mOutPtr_reg_n_9_[1]\,
      I3 => p_9_in,
      I4 => p_6_in,
      I5 => \^srclayer2x_full_n\,
      O => \full_n_i_1__31_n_9\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__31_n_9\,
      Q => \^srclayer2x_full_n\,
      S => \addr_reg[0]_0\
    );
\mOutPtr[1]_i_1__31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6798"
    )
        port map (
      I0 => \^moutptr_reg[0]_0\,
      I1 => p_9_in,
      I2 => p_6_in,
      I3 => \mOutPtr_reg_n_9_[1]\,
      O => \mOutPtr[1]_i_1__31_n_9\
    );
\mOutPtr[2]_i_1__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7E7F8180"
    )
        port map (
      I0 => \^moutptr_reg[0]_0\,
      I1 => \mOutPtr_reg_n_9_[1]\,
      I2 => p_9_in,
      I3 => p_6_in,
      I4 => \mOutPtr_reg_n_9_[2]\,
      O => \mOutPtr[2]_i_1__31_n_9\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr_reg[0]_1\,
      Q => \^moutptr_reg[0]_0\,
      R => \addr_reg[0]_0\
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__31_n_9\,
      Q => \mOutPtr_reg_n_9_[1]\,
      R => \addr_reg[0]_0\
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__31_n_9\,
      Q => \mOutPtr_reg_n_9_[2]\,
      R => \addr_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_fifo_w3_d2_S is
  port (
    HwReg_layerEnable_val16_c_empty_n : out STD_LOGIC;
    HwReg_layerEnable_val16_c_full_n : out STD_LOGIC;
    hwReg_6_val_dout : out STD_LOGIC_VECTOR ( 0 to 0 );
    push : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    full_n_reg_0 : in STD_LOGIC;
    v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read : in STD_LOGIC;
    v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read : in STD_LOGIC
  );
end main_design_v_mix_0_0_fifo_w3_d2_S;

architecture STRUCTURE of main_design_v_mix_0_0_fifo_w3_d2_S is
  signal \^hwreg_layerenable_val16_c_empty_n\ : STD_LOGIC;
  signal \^hwreg_layerenable_val16_c_full_n\ : STD_LOGIC;
  signal HwReg_layerEnable_val16_c_num_data_valid : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal addr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \addr[0]_i_1_n_9\ : STD_LOGIC;
  signal \addr[0]_i_2__36_n_9\ : STD_LOGIC;
  signal \empty_n_i_1__54_n_9\ : STD_LOGIC;
  signal \full_n_i_1__50_n_9\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_9\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_9\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_9\ : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \addr[0]_i_2__36\ : label is "soft_lutpair464";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1\ : label is "soft_lutpair465";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1\ : label is "soft_lutpair464";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_3__15\ : label is "soft_lutpair465";
begin
  HwReg_layerEnable_val16_c_empty_n <= \^hwreg_layerenable_val16_c_empty_n\;
  HwReg_layerEnable_val16_c_full_n <= \^hwreg_layerenable_val16_c_full_n\;
U_main_design_v_mix_0_0_fifo_w3_d2_S_ShiftReg: entity work.main_design_v_mix_0_0_fifo_w3_d2_S_ShiftReg
     port map (
      \SRL_SIG_reg[1][2]_0\ => \^hwreg_layerenable_val16_c_full_n\,
      addr(0) => addr(0),
      ap_clk => ap_clk,
      hwReg_6_val_dout(0) => hwReg_6_val_dout(0),
      \out\(0) => \out\(0),
      push => push,
      v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read => v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read
    );
\addr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"87FFF7FF78000800"
    )
        port map (
      I0 => \^hwreg_layerenable_val16_c_full_n\,
      I1 => v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read,
      I2 => v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read,
      I3 => \^hwreg_layerenable_val16_c_empty_n\,
      I4 => \addr[0]_i_2__36_n_9\,
      I5 => addr(0),
      O => \addr[0]_i_1_n_9\
    );
\addr[0]_i_2__36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => HwReg_layerEnable_val16_c_num_data_valid(0),
      I1 => HwReg_layerEnable_val16_c_num_data_valid(1),
      I2 => HwReg_layerEnable_val16_c_num_data_valid(2),
      O => \addr[0]_i_2__36_n_9\
    );
\addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[0]_i_1_n_9\,
      Q => addr(0),
      R => full_n_reg_0
    );
\empty_n_i_1__54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDFFFFFF0000"
    )
        port map (
      I0 => HwReg_layerEnable_val16_c_num_data_valid(0),
      I1 => HwReg_layerEnable_val16_c_num_data_valid(1),
      I2 => HwReg_layerEnable_val16_c_num_data_valid(2),
      I3 => p_6_in,
      I4 => p_9_in,
      I5 => \^hwreg_layerenable_val16_c_empty_n\,
      O => \empty_n_i_1__54_n_9\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__54_n_9\,
      Q => \^hwreg_layerenable_val16_c_empty_n\,
      R => full_n_reg_0
    );
\full_n_i_1__50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF3FAAAAAA2A"
    )
        port map (
      I0 => p_6_in,
      I1 => p_9_in,
      I2 => HwReg_layerEnable_val16_c_num_data_valid(0),
      I3 => HwReg_layerEnable_val16_c_num_data_valid(1),
      I4 => HwReg_layerEnable_val16_c_num_data_valid(2),
      I5 => \^hwreg_layerenable_val16_c_full_n\,
      O => \full_n_i_1__50_n_9\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__50_n_9\,
      Q => \^hwreg_layerenable_val16_c_full_n\,
      S => full_n_reg_0
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read,
      I1 => \^hwreg_layerenable_val16_c_full_n\,
      I2 => v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read,
      I3 => \^hwreg_layerenable_val16_c_empty_n\,
      I4 => HwReg_layerEnable_val16_c_num_data_valid(0),
      O => \mOutPtr[0]_i_1_n_9\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5BFBFBF2A404040"
    )
        port map (
      I0 => HwReg_layerEnable_val16_c_num_data_valid(0),
      I1 => \^hwreg_layerenable_val16_c_empty_n\,
      I2 => v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read,
      I3 => \^hwreg_layerenable_val16_c_full_n\,
      I4 => v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read,
      I5 => HwReg_layerEnable_val16_c_num_data_valid(1),
      O => \mOutPtr[1]_i_1_n_9\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7E7F8180"
    )
        port map (
      I0 => HwReg_layerEnable_val16_c_num_data_valid(1),
      I1 => HwReg_layerEnable_val16_c_num_data_valid(0),
      I2 => p_9_in,
      I3 => p_6_in,
      I4 => HwReg_layerEnable_val16_c_num_data_valid(2),
      O => \mOutPtr[2]_i_1_n_9\
    );
\mOutPtr[2]_i_2__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read,
      I1 => \^hwreg_layerenable_val16_c_empty_n\,
      I2 => v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read,
      I3 => \^hwreg_layerenable_val16_c_full_n\,
      O => p_9_in
    );
\mOutPtr[2]_i_3__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read,
      I1 => \^hwreg_layerenable_val16_c_full_n\,
      I2 => v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read,
      I3 => \^hwreg_layerenable_val16_c_empty_n\,
      O => p_6_in
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_9\,
      Q => HwReg_layerEnable_val16_c_num_data_valid(0),
      R => full_n_reg_0
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_9\,
      Q => HwReg_layerEnable_val16_c_num_data_valid(1),
      R => full_n_reg_0
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_9\,
      Q => HwReg_layerEnable_val16_c_num_data_valid(2),
      R => full_n_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_fifo_w3_d7_S is
  port (
    HwReg_layerEnable_val16_c12_empty_n : out STD_LOGIC;
    full_n_reg_0 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \mOutPtr_reg[3]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read : in STD_LOGIC;
    entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write : in STD_LOGIC;
    HwReg_layerStartX_1_val17_c_full_n : in STD_LOGIC;
    HwReg_layerStartX_2_val18_c_full_n : in STD_LOGIC;
    HwReg_layerStartY_1_val19_c_full_n : in STD_LOGIC;
    \SRL_SIG_reg[0][2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
end main_design_v_mix_0_0_fifo_w3_d7_S;

architecture STRUCTURE of main_design_v_mix_0_0_fifo_w3_d7_S is
  signal \^hwreg_layerenable_val16_c12_empty_n\ : STD_LOGIC;
  signal HwReg_layerEnable_val16_c12_full_n : STD_LOGIC;
  signal HwReg_layerEnable_val16_c12_num_data_valid : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal addr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \addr[0]_i_1_n_9\ : STD_LOGIC;
  signal \addr[1]_i_1_n_9\ : STD_LOGIC;
  signal \addr[2]_i_1_n_9\ : STD_LOGIC;
  signal \addr[2]_i_3_n_9\ : STD_LOGIC;
  signal \empty_n_i_1__50_n_9\ : STD_LOGIC;
  signal \empty_n_i_2__1_n_9\ : STD_LOGIC;
  signal \full_n_i_1__70_n_9\ : STD_LOGIC;
  signal \full_n_i_2__17_n_9\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__36_n_9\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__36_n_9\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__36_n_9\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1_n_9\ : STD_LOGIC;
  signal \mOutPtr[3]_i_2_n_9\ : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \addr[0]_i_1\ : label is "soft_lutpair459";
  attribute SOFT_HLUTNM of \addr[1]_i_1\ : label is "soft_lutpair459";
  attribute SOFT_HLUTNM of \addr[2]_i_2\ : label is "soft_lutpair460";
  attribute SOFT_HLUTNM of \empty_n_i_2__1\ : label is "soft_lutpair462";
  attribute SOFT_HLUTNM of empty_n_i_3 : label is "soft_lutpair460";
  attribute SOFT_HLUTNM of \full_n_i_2__17\ : label is "soft_lutpair458";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__36\ : label is "soft_lutpair462";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__36\ : label is "soft_lutpair461";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__36\ : label is "soft_lutpair461";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_2\ : label is "soft_lutpair458";
begin
  HwReg_layerEnable_val16_c12_empty_n <= \^hwreg_layerenable_val16_c12_empty_n\;
\SRL_SIG_reg[6][0]_srl7_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => HwReg_layerEnable_val16_c12_full_n,
      I1 => HwReg_layerStartX_1_val17_c_full_n,
      I2 => HwReg_layerStartX_2_val18_c_full_n,
      I3 => HwReg_layerStartY_1_val19_c_full_n,
      O => full_n_reg_0
    );
U_main_design_v_mix_0_0_fifo_w3_d7_S_ShiftReg: entity work.main_design_v_mix_0_0_fifo_w3_d7_S_ShiftReg
     port map (
      HwReg_layerEnable_val16_c12_full_n => HwReg_layerEnable_val16_c12_full_n,
      \SRL_SIG_reg[0][2]\(2 downto 0) => \SRL_SIG_reg[0][2]\(2 downto 0),
      addr(2 downto 0) => addr(2 downto 0),
      ap_clk => ap_clk,
      entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write => entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write,
      \out\(2 downto 0) => \out\(2 downto 0)
    );
\addr[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \addr[2]_i_3_n_9\,
      I1 => addr(0),
      O => \addr[0]_i_1_n_9\
    );
\addr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78FF8700"
    )
        port map (
      I0 => p_9_in,
      I1 => \^hwreg_layerenable_val16_c12_empty_n\,
      I2 => addr(0),
      I3 => \addr[2]_i_3_n_9\,
      I4 => addr(1),
      O => \addr[1]_i_1_n_9\
    );
\addr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FEAFFFF80150000"
    )
        port map (
      I0 => addr(1),
      I1 => \^hwreg_layerenable_val16_c12_empty_n\,
      I2 => p_9_in,
      I3 => addr(0),
      I4 => \addr[2]_i_3_n_9\,
      I5 => addr(2),
      O => \addr[2]_i_1_n_9\
    );
\addr[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read,
      I1 => \^hwreg_layerenable_val16_c12_empty_n\,
      I2 => HwReg_layerEnable_val16_c12_full_n,
      I3 => entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write,
      O => p_9_in
    );
\addr[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAA8AAA8AAA8"
    )
        port map (
      I0 => p_6_in,
      I1 => HwReg_layerEnable_val16_c12_num_data_valid(3),
      I2 => HwReg_layerEnable_val16_c12_num_data_valid(2),
      I3 => \empty_n_i_2__1_n_9\,
      I4 => \^hwreg_layerenable_val16_c12_empty_n\,
      I5 => p_9_in,
      O => \addr[2]_i_3_n_9\
    );
\addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[0]_i_1_n_9\,
      Q => addr(0),
      R => \mOutPtr_reg[3]_0\
    );
\addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[1]_i_1_n_9\,
      Q => addr(1),
      R => \mOutPtr_reg[3]_0\
    );
\addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[2]_i_1_n_9\,
      Q => addr(2),
      R => \mOutPtr_reg[3]_0\
    );
\empty_n_i_1__50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFFFFFF0000"
    )
        port map (
      I0 => HwReg_layerEnable_val16_c12_num_data_valid(3),
      I1 => HwReg_layerEnable_val16_c12_num_data_valid(2),
      I2 => \empty_n_i_2__1_n_9\,
      I3 => p_6_in,
      I4 => p_9_in,
      I5 => \^hwreg_layerenable_val16_c12_empty_n\,
      O => \empty_n_i_1__50_n_9\
    );
\empty_n_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => HwReg_layerEnable_val16_c12_num_data_valid(1),
      I1 => HwReg_layerEnable_val16_c12_num_data_valid(0),
      O => \empty_n_i_2__1_n_9\
    );
empty_n_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => HwReg_layerEnable_val16_c12_full_n,
      I1 => entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write,
      I2 => v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read,
      I3 => \^hwreg_layerenable_val16_c12_empty_n\,
      O => p_6_in
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__50_n_9\,
      Q => \^hwreg_layerenable_val16_c12_empty_n\,
      R => \mOutPtr_reg[3]_0\
    );
\full_n_i_1__70\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F800"
    )
        port map (
      I0 => \^hwreg_layerenable_val16_c12_empty_n\,
      I1 => v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read,
      I2 => HwReg_layerEnable_val16_c12_full_n,
      I3 => \full_n_i_2__17_n_9\,
      O => \full_n_i_1__70_n_9\
    );
\full_n_i_2__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDFFFFF"
    )
        port map (
      I0 => HwReg_layerEnable_val16_c12_num_data_valid(2),
      I1 => HwReg_layerEnable_val16_c12_num_data_valid(3),
      I2 => p_9_in,
      I3 => HwReg_layerEnable_val16_c12_num_data_valid(0),
      I4 => HwReg_layerEnable_val16_c12_num_data_valid(1),
      O => \full_n_i_2__17_n_9\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__70_n_9\,
      Q => HwReg_layerEnable_val16_c12_full_n,
      S => \mOutPtr_reg[3]_0\
    );
\mOutPtr[0]_i_1__36\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => HwReg_layerEnable_val16_c12_num_data_valid(0),
      O => \mOutPtr[0]_i_1__36_n_9\
    );
\mOutPtr[1]_i_1__36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => HwReg_layerEnable_val16_c12_num_data_valid(1),
      I1 => HwReg_layerEnable_val16_c12_num_data_valid(0),
      I2 => p_9_in,
      O => \mOutPtr[1]_i_1__36_n_9\
    );
\mOutPtr[2]_i_1__36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AA9"
    )
        port map (
      I0 => HwReg_layerEnable_val16_c12_num_data_valid(2),
      I1 => HwReg_layerEnable_val16_c12_num_data_valid(1),
      I2 => HwReg_layerEnable_val16_c12_num_data_valid(0),
      I3 => p_9_in,
      O => \mOutPtr[2]_i_1__36_n_9\
    );
\mOutPtr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \^hwreg_layerenable_val16_c12_empty_n\,
      I1 => v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read,
      I2 => entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write,
      I3 => HwReg_layerEnable_val16_c12_full_n,
      O => \mOutPtr[3]_i_1_n_9\
    );
\mOutPtr[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAA9"
    )
        port map (
      I0 => HwReg_layerEnable_val16_c12_num_data_valid(3),
      I1 => HwReg_layerEnable_val16_c12_num_data_valid(1),
      I2 => HwReg_layerEnable_val16_c12_num_data_valid(0),
      I3 => p_9_in,
      I4 => HwReg_layerEnable_val16_c12_num_data_valid(2),
      O => \mOutPtr[3]_i_2_n_9\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1_n_9\,
      D => \mOutPtr[0]_i_1__36_n_9\,
      Q => HwReg_layerEnable_val16_c12_num_data_valid(0),
      R => \mOutPtr_reg[3]_0\
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1_n_9\,
      D => \mOutPtr[1]_i_1__36_n_9\,
      Q => HwReg_layerEnable_val16_c12_num_data_valid(1),
      R => \mOutPtr_reg[3]_0\
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1_n_9\,
      D => \mOutPtr[2]_i_1__36_n_9\,
      Q => HwReg_layerEnable_val16_c12_num_data_valid(2),
      R => \mOutPtr_reg[3]_0\
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1_n_9\,
      D => \mOutPtr[3]_i_2_n_9\,
      Q => HwReg_layerEnable_val16_c12_num_data_valid(3),
      R => \mOutPtr_reg[3]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_fifo_w8_d7_S is
  port (
    HwReg_layerScaleFactor_1_val25_c_empty_n : out STD_LOGIC;
    HwReg_layerScaleFactor_1_val25_c_full_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \HwReg_layerScaleFactor_reg_1161_reg[6]\ : out STD_LOGIC;
    \HwReg_layerScaleFactor_reg_1161_reg[6]_0\ : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \HwReg_layerScaleFactor_reg_1161_reg[1]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \HwReg_layerScaleFactor_reg_1161_reg[3]\ : out STD_LOGIC;
    \HwReg_layerScaleFactor_reg_1161_reg[2]\ : out STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \shl_ln449_reg_320_reg[8]\ : in STD_LOGIC;
    \shl_ln449_reg_320_reg[13]\ : in STD_LOGIC;
    \shl_ln449_reg_320_reg[11]\ : in STD_LOGIC;
    \shl_ln449_reg_320_reg[10]\ : in STD_LOGIC;
    \shl_ln449_reg_320_reg[12]\ : in STD_LOGIC;
    \shl_ln449_reg_320_reg[14]\ : in STD_LOGIC;
    \shl_ln449_reg_320_reg[13]_0\ : in STD_LOGIC;
    \shl_ln449_reg_320_reg[15]\ : in STD_LOGIC;
    \shl_ln449_reg_320_reg[15]_0\ : in STD_LOGIC;
    \shl_ln449_reg_320[15]_i_4\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \shl_ln450_reg_325_reg[8]\ : in STD_LOGIC;
    \shl_ln450_reg_325_reg[13]\ : in STD_LOGIC;
    \shl_ln450_reg_325_reg[11]\ : in STD_LOGIC;
    \shl_ln450_reg_325_reg[10]\ : in STD_LOGIC;
    \shl_ln450_reg_325_reg[12]\ : in STD_LOGIC;
    \shl_ln450_reg_325_reg[14]\ : in STD_LOGIC;
    \shl_ln450_reg_325_reg[13]_0\ : in STD_LOGIC;
    \shl_ln450_reg_325_reg[15]\ : in STD_LOGIC;
    \shl_ln450_reg_325_reg[15]_0\ : in STD_LOGIC;
    HwReg_layerWidth_1_val_c_dout : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \shl_ln449_reg_320_reg[2]\ : in STD_LOGIC;
    \shl_ln449_reg_320_reg[6]\ : in STD_LOGIC;
    \shl_ln449_reg_320_reg[7]\ : in STD_LOGIC;
    \shl_ln449_reg_320_reg[7]_0\ : in STD_LOGIC;
    \shl_ln450_reg_325_reg[2]\ : in STD_LOGIC;
    \shl_ln450_reg_325_reg[6]\ : in STD_LOGIC;
    \shl_ln450_reg_325_reg[7]\ : in STD_LOGIC;
    \shl_ln450_reg_325_reg[7]_0\ : in STD_LOGIC;
    \shl_ln449_reg_320[15]_i_12\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \shl_ln449_reg_320[15]_i_12_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \shl_ln450_reg_325[15]_i_14\ : in STD_LOGIC;
    \shl_ln450_reg_325[15]_i_14_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \shl_ln450_reg_325[15]_i_14_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read : in STD_LOGIC;
    entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write : in STD_LOGIC;
    \shl_ln450_reg_325[15]_i_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end main_design_v_mix_0_0_fifo_w8_d7_S;

architecture STRUCTURE of main_design_v_mix_0_0_fifo_w8_d7_S is
  signal \^hwreg_layerscalefactor_1_val25_c_empty_n\ : STD_LOGIC;
  signal \^hwreg_layerscalefactor_1_val25_c_full_n\ : STD_LOGIC;
  signal HwReg_layerScaleFactor_1_val25_c_num_data_valid : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal addr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \addr[0]_i_1_n_9\ : STD_LOGIC;
  signal \addr[1]_i_1_n_9\ : STD_LOGIC;
  signal \addr[2]_i_1_n_9\ : STD_LOGIC;
  signal \addr[2]_i_3__2_n_9\ : STD_LOGIC;
  signal \empty_n_i_1__53_n_9\ : STD_LOGIC;
  signal \empty_n_i_2__6_n_9\ : STD_LOGIC;
  signal \full_n_i_1__68_n_9\ : STD_LOGIC;
  signal \full_n_i_2__20_n_9\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__41_n_9\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__39_n_9\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__39_n_9\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__2_n_9\ : STD_LOGIC;
  signal \mOutPtr[3]_i_2__2_n_9\ : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \addr[0]_i_1\ : label is "soft_lutpair562";
  attribute SOFT_HLUTNM of \addr[1]_i_1\ : label is "soft_lutpair562";
  attribute SOFT_HLUTNM of \addr[2]_i_2__2\ : label is "soft_lutpair563";
  attribute SOFT_HLUTNM of \empty_n_i_2__6\ : label is "soft_lutpair565";
  attribute SOFT_HLUTNM of \empty_n_i_3__2\ : label is "soft_lutpair563";
  attribute SOFT_HLUTNM of \full_n_i_2__20\ : label is "soft_lutpair561";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__41\ : label is "soft_lutpair565";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__39\ : label is "soft_lutpair564";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__39\ : label is "soft_lutpair564";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_2__2\ : label is "soft_lutpair561";
begin
  HwReg_layerScaleFactor_1_val25_c_empty_n <= \^hwreg_layerscalefactor_1_val25_c_empty_n\;
  HwReg_layerScaleFactor_1_val25_c_full_n <= \^hwreg_layerscalefactor_1_val25_c_full_n\;
U_main_design_v_mix_0_0_fifo_w8_d7_S_ShiftReg: entity work.main_design_v_mix_0_0_fifo_w8_d7_S_ShiftReg
     port map (
      D(10 downto 0) => D(10 downto 0),
      \HwReg_layerScaleFactor_reg_1161_reg[1]\(10 downto 0) => \HwReg_layerScaleFactor_reg_1161_reg[1]\(10 downto 0),
      \HwReg_layerScaleFactor_reg_1161_reg[2]\ => \HwReg_layerScaleFactor_reg_1161_reg[2]\,
      \HwReg_layerScaleFactor_reg_1161_reg[3]\ => \HwReg_layerScaleFactor_reg_1161_reg[3]\,
      \HwReg_layerScaleFactor_reg_1161_reg[6]\ => \HwReg_layerScaleFactor_reg_1161_reg[6]\,
      \HwReg_layerScaleFactor_reg_1161_reg[6]_0\ => \HwReg_layerScaleFactor_reg_1161_reg[6]_0\,
      HwReg_layerWidth_1_val_c_dout(5 downto 0) => HwReg_layerWidth_1_val_c_dout(5 downto 0),
      Q(0) => Q(0),
      \SRL_SIG_reg[6][7]_srl7_0\ => \^hwreg_layerscalefactor_1_val25_c_full_n\,
      addr(2 downto 0) => addr(2 downto 0),
      ap_clk => ap_clk,
      entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write => entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write,
      \out\(2 downto 0) => \out\(2 downto 0),
      \shl_ln449_reg_320[15]_i_12_0\ => \shl_ln449_reg_320[15]_i_12\,
      \shl_ln449_reg_320[15]_i_12_1\(0) => \shl_ln449_reg_320[15]_i_12_0\(0),
      \shl_ln449_reg_320[15]_i_4_0\(5 downto 0) => \shl_ln449_reg_320[15]_i_4\(5 downto 0),
      \shl_ln449_reg_320_reg[10]\ => \shl_ln449_reg_320_reg[10]\,
      \shl_ln449_reg_320_reg[11]\ => \shl_ln449_reg_320_reg[11]\,
      \shl_ln449_reg_320_reg[12]\ => \shl_ln449_reg_320_reg[12]\,
      \shl_ln449_reg_320_reg[13]\ => \shl_ln449_reg_320_reg[13]\,
      \shl_ln449_reg_320_reg[13]_0\ => \shl_ln449_reg_320_reg[13]_0\,
      \shl_ln449_reg_320_reg[14]\ => \shl_ln449_reg_320_reg[14]\,
      \shl_ln449_reg_320_reg[15]\ => \shl_ln449_reg_320_reg[15]\,
      \shl_ln449_reg_320_reg[15]_0\ => \shl_ln449_reg_320_reg[15]_0\,
      \shl_ln449_reg_320_reg[2]\ => \shl_ln449_reg_320_reg[2]\,
      \shl_ln449_reg_320_reg[6]\ => \shl_ln449_reg_320_reg[6]\,
      \shl_ln449_reg_320_reg[7]\ => \shl_ln449_reg_320_reg[7]\,
      \shl_ln449_reg_320_reg[7]_0\ => \shl_ln449_reg_320_reg[7]_0\,
      \shl_ln449_reg_320_reg[8]\ => \shl_ln449_reg_320_reg[8]\,
      \shl_ln450_reg_325[15]_i_14_0\ => \shl_ln450_reg_325[15]_i_14\,
      \shl_ln450_reg_325[15]_i_14_1\(0) => \shl_ln450_reg_325[15]_i_14_0\(0),
      \shl_ln450_reg_325[15]_i_14_2\(0) => \shl_ln450_reg_325[15]_i_14_1\(0),
      \shl_ln450_reg_325[15]_i_2_0\(7 downto 0) => \shl_ln450_reg_325[15]_i_2\(7 downto 0),
      \shl_ln450_reg_325_reg[10]\ => \shl_ln450_reg_325_reg[10]\,
      \shl_ln450_reg_325_reg[11]\ => \shl_ln450_reg_325_reg[11]\,
      \shl_ln450_reg_325_reg[12]\ => \shl_ln450_reg_325_reg[12]\,
      \shl_ln450_reg_325_reg[13]\ => \shl_ln450_reg_325_reg[13]\,
      \shl_ln450_reg_325_reg[13]_0\ => \shl_ln450_reg_325_reg[13]_0\,
      \shl_ln450_reg_325_reg[14]\ => \shl_ln450_reg_325_reg[14]\,
      \shl_ln450_reg_325_reg[15]\ => \shl_ln450_reg_325_reg[15]\,
      \shl_ln450_reg_325_reg[15]_0\ => \shl_ln450_reg_325_reg[15]_0\,
      \shl_ln450_reg_325_reg[2]\ => \shl_ln450_reg_325_reg[2]\,
      \shl_ln450_reg_325_reg[6]\ => \shl_ln450_reg_325_reg[6]\,
      \shl_ln450_reg_325_reg[7]\ => \shl_ln450_reg_325_reg[7]\,
      \shl_ln450_reg_325_reg[7]_0\ => \shl_ln450_reg_325_reg[7]_0\,
      \shl_ln450_reg_325_reg[8]\ => \shl_ln450_reg_325_reg[8]\
    );
\addr[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \addr[2]_i_3__2_n_9\,
      I1 => addr(0),
      O => \addr[0]_i_1_n_9\
    );
\addr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78FF8700"
    )
        port map (
      I0 => p_9_in,
      I1 => \^hwreg_layerscalefactor_1_val25_c_empty_n\,
      I2 => addr(0),
      I3 => \addr[2]_i_3__2_n_9\,
      I4 => addr(1),
      O => \addr[1]_i_1_n_9\
    );
\addr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FEAFFFF80150000"
    )
        port map (
      I0 => addr(1),
      I1 => \^hwreg_layerscalefactor_1_val25_c_empty_n\,
      I2 => p_9_in,
      I3 => addr(0),
      I4 => \addr[2]_i_3__2_n_9\,
      I5 => addr(2),
      O => \addr[2]_i_1_n_9\
    );
\addr[2]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read,
      I1 => \^hwreg_layerscalefactor_1_val25_c_empty_n\,
      I2 => \^hwreg_layerscalefactor_1_val25_c_full_n\,
      I3 => entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write,
      O => p_9_in
    );
\addr[2]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAA8AAA8AAA8"
    )
        port map (
      I0 => p_6_in,
      I1 => HwReg_layerScaleFactor_1_val25_c_num_data_valid(3),
      I2 => HwReg_layerScaleFactor_1_val25_c_num_data_valid(2),
      I3 => \empty_n_i_2__6_n_9\,
      I4 => \^hwreg_layerscalefactor_1_val25_c_empty_n\,
      I5 => p_9_in,
      O => \addr[2]_i_3__2_n_9\
    );
\addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[0]_i_1_n_9\,
      Q => addr(0),
      R => \mOutPtr_reg[0]_0\
    );
\addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[1]_i_1_n_9\,
      Q => addr(1),
      R => \mOutPtr_reg[0]_0\
    );
\addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[2]_i_1_n_9\,
      Q => addr(2),
      R => \mOutPtr_reg[0]_0\
    );
\empty_n_i_1__53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFFFFFF0000"
    )
        port map (
      I0 => HwReg_layerScaleFactor_1_val25_c_num_data_valid(3),
      I1 => HwReg_layerScaleFactor_1_val25_c_num_data_valid(2),
      I2 => \empty_n_i_2__6_n_9\,
      I3 => p_6_in,
      I4 => p_9_in,
      I5 => \^hwreg_layerscalefactor_1_val25_c_empty_n\,
      O => \empty_n_i_1__53_n_9\
    );
\empty_n_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => HwReg_layerScaleFactor_1_val25_c_num_data_valid(1),
      I1 => HwReg_layerScaleFactor_1_val25_c_num_data_valid(0),
      O => \empty_n_i_2__6_n_9\
    );
\empty_n_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^hwreg_layerscalefactor_1_val25_c_full_n\,
      I1 => entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write,
      I2 => v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read,
      I3 => \^hwreg_layerscalefactor_1_val25_c_empty_n\,
      O => p_6_in
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__53_n_9\,
      Q => \^hwreg_layerscalefactor_1_val25_c_empty_n\,
      R => \mOutPtr_reg[0]_0\
    );
\full_n_i_1__68\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F800"
    )
        port map (
      I0 => \^hwreg_layerscalefactor_1_val25_c_empty_n\,
      I1 => v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read,
      I2 => \^hwreg_layerscalefactor_1_val25_c_full_n\,
      I3 => \full_n_i_2__20_n_9\,
      O => \full_n_i_1__68_n_9\
    );
\full_n_i_2__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDFFFFF"
    )
        port map (
      I0 => HwReg_layerScaleFactor_1_val25_c_num_data_valid(2),
      I1 => HwReg_layerScaleFactor_1_val25_c_num_data_valid(3),
      I2 => p_9_in,
      I3 => HwReg_layerScaleFactor_1_val25_c_num_data_valid(0),
      I4 => HwReg_layerScaleFactor_1_val25_c_num_data_valid(1),
      O => \full_n_i_2__20_n_9\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__68_n_9\,
      Q => \^hwreg_layerscalefactor_1_val25_c_full_n\,
      S => \mOutPtr_reg[0]_0\
    );
\mOutPtr[0]_i_1__41\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => HwReg_layerScaleFactor_1_val25_c_num_data_valid(0),
      O => \mOutPtr[0]_i_1__41_n_9\
    );
\mOutPtr[1]_i_1__39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => HwReg_layerScaleFactor_1_val25_c_num_data_valid(1),
      I1 => HwReg_layerScaleFactor_1_val25_c_num_data_valid(0),
      I2 => p_9_in,
      O => \mOutPtr[1]_i_1__39_n_9\
    );
\mOutPtr[2]_i_1__39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AA9"
    )
        port map (
      I0 => HwReg_layerScaleFactor_1_val25_c_num_data_valid(2),
      I1 => HwReg_layerScaleFactor_1_val25_c_num_data_valid(1),
      I2 => HwReg_layerScaleFactor_1_val25_c_num_data_valid(0),
      I3 => p_9_in,
      O => \mOutPtr[2]_i_1__39_n_9\
    );
\mOutPtr[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \^hwreg_layerscalefactor_1_val25_c_empty_n\,
      I1 => v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read,
      I2 => entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write,
      I3 => \^hwreg_layerscalefactor_1_val25_c_full_n\,
      O => \mOutPtr[3]_i_1__2_n_9\
    );
\mOutPtr[3]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAA9"
    )
        port map (
      I0 => HwReg_layerScaleFactor_1_val25_c_num_data_valid(3),
      I1 => HwReg_layerScaleFactor_1_val25_c_num_data_valid(1),
      I2 => HwReg_layerScaleFactor_1_val25_c_num_data_valid(0),
      I3 => p_9_in,
      I4 => HwReg_layerScaleFactor_1_val25_c_num_data_valid(2),
      O => \mOutPtr[3]_i_2__2_n_9\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__2_n_9\,
      D => \mOutPtr[0]_i_1__41_n_9\,
      Q => HwReg_layerScaleFactor_1_val25_c_num_data_valid(0),
      R => \mOutPtr_reg[0]_0\
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__2_n_9\,
      D => \mOutPtr[1]_i_1__39_n_9\,
      Q => HwReg_layerScaleFactor_1_val25_c_num_data_valid(1),
      R => \mOutPtr_reg[0]_0\
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__2_n_9\,
      D => \mOutPtr[2]_i_1__39_n_9\,
      Q => HwReg_layerScaleFactor_1_val25_c_num_data_valid(2),
      R => \mOutPtr_reg[0]_0\
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__2_n_9\,
      D => \mOutPtr[3]_i_2__2_n_9\,
      Q => HwReg_layerScaleFactor_1_val25_c_num_data_valid(3),
      R => \mOutPtr_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_fifo_w8_d8_S is
  port (
    HwReg_layerScaleFactor_2_val26_c_empty_n : out STD_LOGIC;
    HwReg_layerScaleFactor_2_val26_c_full_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \HwReg_layerScaleFactor_1_reg_1126_reg[6]\ : out STD_LOGIC;
    \HwReg_layerScaleFactor_1_reg_1126_reg[6]_0\ : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \HwReg_layerScaleFactor_1_reg_1126_reg[1]\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \mOutPtr_reg[3]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \shl_ln449_reg_269_reg[8]\ : in STD_LOGIC;
    \shl_ln449_reg_269_reg[13]\ : in STD_LOGIC;
    \shl_ln449_reg_269_reg[11]\ : in STD_LOGIC;
    \shl_ln449_reg_269_reg[10]\ : in STD_LOGIC;
    \shl_ln449_reg_269_reg[12]\ : in STD_LOGIC;
    \shl_ln449_reg_269_reg[14]\ : in STD_LOGIC;
    \shl_ln449_reg_269_reg[13]_0\ : in STD_LOGIC;
    \shl_ln449_reg_269_reg[15]\ : in STD_LOGIC;
    \shl_ln449_reg_269_reg[15]_0\ : in STD_LOGIC;
    \shl_ln449_reg_269[15]_i_4\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \shl_ln450_reg_274_reg[8]\ : in STD_LOGIC;
    \shl_ln450_reg_274_reg[13]\ : in STD_LOGIC;
    \shl_ln450_reg_274_reg[11]\ : in STD_LOGIC;
    \shl_ln450_reg_274_reg[10]\ : in STD_LOGIC;
    \shl_ln450_reg_274_reg[12]\ : in STD_LOGIC;
    \shl_ln450_reg_274_reg[14]\ : in STD_LOGIC;
    \shl_ln450_reg_274_reg[13]_0\ : in STD_LOGIC;
    \shl_ln450_reg_274_reg[15]\ : in STD_LOGIC;
    \shl_ln450_reg_274_reg[15]_0\ : in STD_LOGIC;
    \shl_ln450_reg_274[15]_i_5\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \shl_ln449_reg_269_reg[4]\ : in STD_LOGIC;
    \shl_ln449_reg_269_reg[6]\ : in STD_LOGIC;
    \shl_ln450_reg_274_reg[4]\ : in STD_LOGIC;
    \shl_ln450_reg_274_reg[6]\ : in STD_LOGIC;
    v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read : in STD_LOGIC;
    entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write : in STD_LOGIC;
    \shl_ln450_reg_274[15]_i_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end main_design_v_mix_0_0_fifo_w8_d8_S;

architecture STRUCTURE of main_design_v_mix_0_0_fifo_w8_d8_S is
  signal \^hwreg_layerscalefactor_2_val26_c_empty_n\ : STD_LOGIC;
  signal \^hwreg_layerscalefactor_2_val26_c_full_n\ : STD_LOGIC;
  signal HwReg_layerScaleFactor_2_val26_c_num_data_valid : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal addr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \addr[0]_i_1_n_9\ : STD_LOGIC;
  signal \addr[1]_i_1_n_9\ : STD_LOGIC;
  signal \addr[2]_i_1_n_9\ : STD_LOGIC;
  signal \addr[2]_i_3__5_n_9\ : STD_LOGIC;
  signal \empty_n_i_1__69_n_9\ : STD_LOGIC;
  signal \empty_n_i_2__7_n_9\ : STD_LOGIC;
  signal \full_n_i_1__69_n_9\ : STD_LOGIC;
  signal \full_n_i_2__24_n_9\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__42_n_9\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__43_n_9\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__43_n_9\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__6_n_9\ : STD_LOGIC;
  signal \mOutPtr[3]_i_2__6_n_9\ : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \addr[0]_i_1\ : label is "soft_lutpair573";
  attribute SOFT_HLUTNM of \addr[1]_i_1\ : label is "soft_lutpair573";
  attribute SOFT_HLUTNM of \addr[2]_i_2__5\ : label is "soft_lutpair574";
  attribute SOFT_HLUTNM of \addr[2]_i_3__5\ : label is "soft_lutpair572";
  attribute SOFT_HLUTNM of \empty_n_i_1__69\ : label is "soft_lutpair572";
  attribute SOFT_HLUTNM of \empty_n_i_2__7\ : label is "soft_lutpair576";
  attribute SOFT_HLUTNM of \full_n_i_1__69\ : label is "soft_lutpair574";
  attribute SOFT_HLUTNM of \full_n_i_2__24\ : label is "soft_lutpair571";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__42\ : label is "soft_lutpair576";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__43\ : label is "soft_lutpair575";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__43\ : label is "soft_lutpair575";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_2__6\ : label is "soft_lutpair571";
begin
  HwReg_layerScaleFactor_2_val26_c_empty_n <= \^hwreg_layerscalefactor_2_val26_c_empty_n\;
  HwReg_layerScaleFactor_2_val26_c_full_n <= \^hwreg_layerscalefactor_2_val26_c_full_n\;
U_main_design_v_mix_0_0_fifo_w8_d8_S_ShiftReg: entity work.main_design_v_mix_0_0_fifo_w8_d8_S_ShiftReg
     port map (
      D(13 downto 0) => D(13 downto 0),
      \HwReg_layerScaleFactor_1_reg_1126_reg[1]\(13 downto 0) => \HwReg_layerScaleFactor_1_reg_1126_reg[1]\(13 downto 0),
      \HwReg_layerScaleFactor_1_reg_1126_reg[6]\ => \HwReg_layerScaleFactor_1_reg_1126_reg[6]\,
      \HwReg_layerScaleFactor_1_reg_1126_reg[6]_0\ => \HwReg_layerScaleFactor_1_reg_1126_reg[6]_0\,
      \SRL_SIG_reg[7][7]_srl8_0\ => \^hwreg_layerscalefactor_2_val26_c_full_n\,
      addr(2 downto 0) => addr(2 downto 0),
      ap_clk => ap_clk,
      entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write => entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write,
      \out\(2 downto 0) => \out\(2 downto 0),
      \shl_ln449_reg_269[15]_i_4_0\(9 downto 0) => \shl_ln449_reg_269[15]_i_4\(9 downto 0),
      \shl_ln449_reg_269_reg[10]\ => \shl_ln449_reg_269_reg[10]\,
      \shl_ln449_reg_269_reg[11]\ => \shl_ln449_reg_269_reg[11]\,
      \shl_ln449_reg_269_reg[12]\ => \shl_ln449_reg_269_reg[12]\,
      \shl_ln449_reg_269_reg[13]\ => \shl_ln449_reg_269_reg[13]\,
      \shl_ln449_reg_269_reg[13]_0\ => \shl_ln449_reg_269_reg[13]_0\,
      \shl_ln449_reg_269_reg[14]\ => \shl_ln449_reg_269_reg[14]\,
      \shl_ln449_reg_269_reg[15]\ => \shl_ln449_reg_269_reg[15]\,
      \shl_ln449_reg_269_reg[15]_0\ => \shl_ln449_reg_269_reg[15]_0\,
      \shl_ln449_reg_269_reg[4]\ => \shl_ln449_reg_269_reg[4]\,
      \shl_ln449_reg_269_reg[6]\ => \shl_ln449_reg_269_reg[6]\,
      \shl_ln449_reg_269_reg[8]\ => \shl_ln449_reg_269_reg[8]\,
      \shl_ln450_reg_274[15]_i_2_0\(7 downto 0) => \shl_ln450_reg_274[15]_i_2\(7 downto 0),
      \shl_ln450_reg_274[15]_i_5_0\(9 downto 0) => \shl_ln450_reg_274[15]_i_5\(9 downto 0),
      \shl_ln450_reg_274_reg[10]\ => \shl_ln450_reg_274_reg[10]\,
      \shl_ln450_reg_274_reg[11]\ => \shl_ln450_reg_274_reg[11]\,
      \shl_ln450_reg_274_reg[12]\ => \shl_ln450_reg_274_reg[12]\,
      \shl_ln450_reg_274_reg[13]\ => \shl_ln450_reg_274_reg[13]\,
      \shl_ln450_reg_274_reg[13]_0\ => \shl_ln450_reg_274_reg[13]_0\,
      \shl_ln450_reg_274_reg[14]\ => \shl_ln450_reg_274_reg[14]\,
      \shl_ln450_reg_274_reg[15]\ => \shl_ln450_reg_274_reg[15]\,
      \shl_ln450_reg_274_reg[15]_0\ => \shl_ln450_reg_274_reg[15]_0\,
      \shl_ln450_reg_274_reg[4]\ => \shl_ln450_reg_274_reg[4]\,
      \shl_ln450_reg_274_reg[6]\ => \shl_ln450_reg_274_reg[6]\,
      \shl_ln450_reg_274_reg[8]\ => \shl_ln450_reg_274_reg[8]\
    );
\addr[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \addr[2]_i_3__5_n_9\,
      I1 => addr(0),
      O => \addr[0]_i_1_n_9\
    );
\addr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78FF8700"
    )
        port map (
      I0 => p_9_in,
      I1 => \^hwreg_layerscalefactor_2_val26_c_empty_n\,
      I2 => addr(0),
      I3 => \addr[2]_i_3__5_n_9\,
      I4 => addr(1),
      O => \addr[1]_i_1_n_9\
    );
\addr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FEAFFFF80150000"
    )
        port map (
      I0 => addr(1),
      I1 => \^hwreg_layerscalefactor_2_val26_c_empty_n\,
      I2 => p_9_in,
      I3 => addr(0),
      I4 => \addr[2]_i_3__5_n_9\,
      I5 => addr(2),
      O => \addr[2]_i_1_n_9\
    );
\addr[2]_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read,
      I1 => \^hwreg_layerscalefactor_2_val26_c_empty_n\,
      I2 => \^hwreg_layerscalefactor_2_val26_c_full_n\,
      I3 => entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write,
      O => p_9_in
    );
\addr[2]_i_3__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C808080"
    )
        port map (
      I0 => \empty_n_i_2__7_n_9\,
      I1 => \^hwreg_layerscalefactor_2_val26_c_empty_n\,
      I2 => v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read,
      I3 => \^hwreg_layerscalefactor_2_val26_c_full_n\,
      I4 => entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write,
      O => \addr[2]_i_3__5_n_9\
    );
\addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[0]_i_1_n_9\,
      Q => addr(0),
      R => \mOutPtr_reg[3]_0\
    );
\addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[1]_i_1_n_9\,
      Q => addr(1),
      R => \mOutPtr_reg[3]_0\
    );
\addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[2]_i_1_n_9\,
      Q => addr(2),
      R => \mOutPtr_reg[3]_0\
    );
\empty_n_i_1__69\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAC0FFC0"
    )
        port map (
      I0 => \empty_n_i_2__7_n_9\,
      I1 => entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write,
      I2 => \^hwreg_layerscalefactor_2_val26_c_full_n\,
      I3 => \^hwreg_layerscalefactor_2_val26_c_empty_n\,
      I4 => v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read,
      O => \empty_n_i_1__69_n_9\
    );
\empty_n_i_2__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => HwReg_layerScaleFactor_2_val26_c_num_data_valid(2),
      I1 => HwReg_layerScaleFactor_2_val26_c_num_data_valid(1),
      I2 => HwReg_layerScaleFactor_2_val26_c_num_data_valid(0),
      I3 => HwReg_layerScaleFactor_2_val26_c_num_data_valid(3),
      O => \empty_n_i_2__7_n_9\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__69_n_9\,
      Q => \^hwreg_layerscalefactor_2_val26_c_empty_n\,
      R => \mOutPtr_reg[3]_0\
    );
\full_n_i_1__69\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F800"
    )
        port map (
      I0 => \^hwreg_layerscalefactor_2_val26_c_empty_n\,
      I1 => v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read,
      I2 => \^hwreg_layerscalefactor_2_val26_c_full_n\,
      I3 => \full_n_i_2__24_n_9\,
      O => \full_n_i_1__69_n_9\
    );
\full_n_i_2__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFFFFFF"
    )
        port map (
      I0 => p_9_in,
      I1 => HwReg_layerScaleFactor_2_val26_c_num_data_valid(3),
      I2 => HwReg_layerScaleFactor_2_val26_c_num_data_valid(0),
      I3 => HwReg_layerScaleFactor_2_val26_c_num_data_valid(2),
      I4 => HwReg_layerScaleFactor_2_val26_c_num_data_valid(1),
      O => \full_n_i_2__24_n_9\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__69_n_9\,
      Q => \^hwreg_layerscalefactor_2_val26_c_full_n\,
      S => \mOutPtr_reg[3]_0\
    );
\mOutPtr[0]_i_1__42\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => HwReg_layerScaleFactor_2_val26_c_num_data_valid(0),
      O => \mOutPtr[0]_i_1__42_n_9\
    );
\mOutPtr[1]_i_1__43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => HwReg_layerScaleFactor_2_val26_c_num_data_valid(0),
      I1 => HwReg_layerScaleFactor_2_val26_c_num_data_valid(1),
      I2 => p_9_in,
      O => \mOutPtr[1]_i_1__43_n_9\
    );
\mOutPtr[2]_i_1__43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AA9"
    )
        port map (
      I0 => HwReg_layerScaleFactor_2_val26_c_num_data_valid(2),
      I1 => p_9_in,
      I2 => HwReg_layerScaleFactor_2_val26_c_num_data_valid(1),
      I3 => HwReg_layerScaleFactor_2_val26_c_num_data_valid(0),
      O => \mOutPtr[2]_i_1__43_n_9\
    );
\mOutPtr[3]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \^hwreg_layerscalefactor_2_val26_c_empty_n\,
      I1 => v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read,
      I2 => entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write,
      I3 => \^hwreg_layerscalefactor_2_val26_c_full_n\,
      O => \mOutPtr[3]_i_1__6_n_9\
    );
\mOutPtr[3]_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAA9"
    )
        port map (
      I0 => HwReg_layerScaleFactor_2_val26_c_num_data_valid(3),
      I1 => p_9_in,
      I2 => HwReg_layerScaleFactor_2_val26_c_num_data_valid(1),
      I3 => HwReg_layerScaleFactor_2_val26_c_num_data_valid(0),
      I4 => HwReg_layerScaleFactor_2_val26_c_num_data_valid(2),
      O => \mOutPtr[3]_i_2__6_n_9\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__6_n_9\,
      D => \mOutPtr[0]_i_1__42_n_9\,
      Q => HwReg_layerScaleFactor_2_val26_c_num_data_valid(0),
      R => \mOutPtr_reg[3]_0\
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__6_n_9\,
      D => \mOutPtr[1]_i_1__43_n_9\,
      Q => HwReg_layerScaleFactor_2_val26_c_num_data_valid(1),
      R => \mOutPtr_reg[3]_0\
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__6_n_9\,
      D => \mOutPtr[2]_i_1__43_n_9\,
      Q => HwReg_layerScaleFactor_2_val26_c_num_data_valid(2),
      R => \mOutPtr_reg[3]_0\
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__6_n_9\,
      D => \mOutPtr[3]_i_2__6_n_9\,
      Q => HwReg_layerScaleFactor_2_val26_c_num_data_valid(3),
      R => \mOutPtr_reg[3]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    full_n_reg : out STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_done_cache_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_ap_start_reg : in STD_LOGIC;
    srcLayer0Yuv422_full_n : in STD_LOGIC;
    srcLayer0_empty_n : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    icmp_ln76_fu_78_p2_carry_i_1 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[2]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC;
    grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_ap_start_reg0 : in STD_LOGIC;
    push : in STD_LOGIC;
    \mOutPtr_reg[0]\ : in STD_LOGIC
  );
end main_design_v_mix_0_0_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2;

architecture STRUCTURE of main_design_v_mix_0_0_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2 is
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_sig_allocacmp_x : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal flow_control_loop_pipe_sequential_init_U_n_10 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_11 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_12 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_13 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_14 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_15 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_9 : STD_LOGIC;
  signal icmp_ln76_fu_78_p2 : STD_LOGIC;
  signal icmp_ln76_fu_78_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln76_fu_78_p2_carry_n_11 : STD_LOGIC;
  signal icmp_ln76_fu_78_p2_carry_n_12 : STD_LOGIC;
  signal \x_05_fu_46_reg_n_9_[0]\ : STD_LOGIC;
  signal \x_05_fu_46_reg_n_9_[10]\ : STD_LOGIC;
  signal \x_05_fu_46_reg_n_9_[11]\ : STD_LOGIC;
  signal \x_05_fu_46_reg_n_9_[1]\ : STD_LOGIC;
  signal \x_05_fu_46_reg_n_9_[2]\ : STD_LOGIC;
  signal \x_05_fu_46_reg_n_9_[3]\ : STD_LOGIC;
  signal \x_05_fu_46_reg_n_9_[4]\ : STD_LOGIC;
  signal \x_05_fu_46_reg_n_9_[5]\ : STD_LOGIC;
  signal \x_05_fu_46_reg_n_9_[6]\ : STD_LOGIC;
  signal \x_05_fu_46_reg_n_9_[7]\ : STD_LOGIC;
  signal \x_05_fu_46_reg_n_9_[8]\ : STD_LOGIC;
  signal \x_05_fu_46_reg_n_9_[9]\ : STD_LOGIC;
  signal x_25_fu_84_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \x_25_fu_84_p2_carry__0_n_10\ : STD_LOGIC;
  signal \x_25_fu_84_p2_carry__0_n_11\ : STD_LOGIC;
  signal \x_25_fu_84_p2_carry__0_n_12\ : STD_LOGIC;
  signal \x_25_fu_84_p2_carry__0_n_9\ : STD_LOGIC;
  signal \x_25_fu_84_p2_carry__1_n_11\ : STD_LOGIC;
  signal \x_25_fu_84_p2_carry__1_n_12\ : STD_LOGIC;
  signal x_25_fu_84_p2_carry_n_10 : STD_LOGIC;
  signal x_25_fu_84_p2_carry_n_11 : STD_LOGIC;
  signal x_25_fu_84_p2_carry_n_12 : STD_LOGIC;
  signal x_25_fu_84_p2_carry_n_9 : STD_LOGIC;
  signal NLW_icmp_ln76_fu_78_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_x_25_fu_84_p2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_x_25_fu_84_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of x_25_fu_84_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \x_25_fu_84_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \x_25_fu_84_p2_carry__1\ : label is 35;
begin
\SRL_SIG[0][23]_i_1__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => Q(2),
      I1 => srcLayer0Yuv422_full_n,
      I2 => srcLayer0_empty_n,
      I3 => ap_enable_reg_pp0_iter1,
      O => E(0)
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_11,
      Q => ap_enable_reg_pp0_iter1,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_72
     port map (
      CO(0) => icmp_ln76_fu_78_p2,
      D(1 downto 0) => D(1 downto 0),
      E(0) => flow_control_loop_pipe_sequential_init_U_n_10,
      Q(11) => \x_05_fu_46_reg_n_9_[11]\,
      Q(10) => \x_05_fu_46_reg_n_9_[10]\,
      Q(9) => \x_05_fu_46_reg_n_9_[9]\,
      Q(8) => \x_05_fu_46_reg_n_9_[8]\,
      Q(7) => \x_05_fu_46_reg_n_9_[7]\,
      Q(6) => \x_05_fu_46_reg_n_9_[6]\,
      Q(5) => \x_05_fu_46_reg_n_9_[5]\,
      Q(4) => \x_05_fu_46_reg_n_9_[4]\,
      Q(3) => \x_05_fu_46_reg_n_9_[3]\,
      Q(2) => \x_05_fu_46_reg_n_9_[2]\,
      Q(1) => \x_05_fu_46_reg_n_9_[1]\,
      Q(0) => \x_05_fu_46_reg_n_9_[0]\,
      S(3) => flow_control_loop_pipe_sequential_init_U_n_12,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_13,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_14,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_15,
      SR(0) => flow_control_loop_pipe_sequential_init_U_n_9,
      \ap_CS_fsm_reg[1]\(2 downto 0) => Q(2 downto 0),
      \ap_CS_fsm_reg[1]_0\ => \ap_CS_fsm_reg[1]\,
      \ap_CS_fsm_reg[2]\(0) => CO(0),
      \ap_CS_fsm_reg[2]_0\ => \ap_CS_fsm_reg[2]\,
      ap_clk => ap_clk,
      ap_done_cache_reg_0 => ap_done_cache_reg,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_loop_init_int_reg_0(0) => x_25_fu_84_p2(0),
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => flow_control_loop_pipe_sequential_init_U_n_11,
      ap_sig_allocacmp_x(11 downto 0) => ap_sig_allocacmp_x(11 downto 0),
      full_n_reg => full_n_reg,
      grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_ap_start_reg => grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_ap_start_reg,
      grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_ap_start_reg0 => grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_ap_start_reg0,
      icmp_ln76_fu_78_p2_carry_i_1_0(11 downto 0) => icmp_ln76_fu_78_p2_carry_i_1(11 downto 0),
      srcLayer0Yuv422_full_n => srcLayer0Yuv422_full_n,
      srcLayer0_empty_n => srcLayer0_empty_n
    );
icmp_ln76_fu_78_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln76_fu_78_p2,
      CO(2) => icmp_ln76_fu_78_p2_carry_n_10,
      CO(1) => icmp_ln76_fu_78_p2_carry_n_11,
      CO(0) => icmp_ln76_fu_78_p2_carry_n_12,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_icmp_ln76_fu_78_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_12,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_13,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_14,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_15
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80007FFF7FFF8000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => srcLayer0_empty_n,
      I2 => srcLayer0Yuv422_full_n,
      I3 => Q(2),
      I4 => push,
      I5 => \mOutPtr_reg[0]\,
      O => ap_enable_reg_pp0_iter1_reg_0
    );
\x_05_fu_46_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_25_fu_84_p2(0),
      Q => \x_05_fu_46_reg_n_9_[0]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_05_fu_46_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_25_fu_84_p2(10),
      Q => \x_05_fu_46_reg_n_9_[10]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_05_fu_46_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_25_fu_84_p2(11),
      Q => \x_05_fu_46_reg_n_9_[11]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_05_fu_46_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_25_fu_84_p2(1),
      Q => \x_05_fu_46_reg_n_9_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_05_fu_46_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_25_fu_84_p2(2),
      Q => \x_05_fu_46_reg_n_9_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_05_fu_46_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_25_fu_84_p2(3),
      Q => \x_05_fu_46_reg_n_9_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_05_fu_46_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_25_fu_84_p2(4),
      Q => \x_05_fu_46_reg_n_9_[4]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_05_fu_46_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_25_fu_84_p2(5),
      Q => \x_05_fu_46_reg_n_9_[5]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_05_fu_46_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_25_fu_84_p2(6),
      Q => \x_05_fu_46_reg_n_9_[6]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_05_fu_46_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_25_fu_84_p2(7),
      Q => \x_05_fu_46_reg_n_9_[7]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_05_fu_46_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_25_fu_84_p2(8),
      Q => \x_05_fu_46_reg_n_9_[8]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_05_fu_46_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_25_fu_84_p2(9),
      Q => \x_05_fu_46_reg_n_9_[9]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
x_25_fu_84_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => x_25_fu_84_p2_carry_n_9,
      CO(2) => x_25_fu_84_p2_carry_n_10,
      CO(1) => x_25_fu_84_p2_carry_n_11,
      CO(0) => x_25_fu_84_p2_carry_n_12,
      CYINIT => ap_sig_allocacmp_x(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => x_25_fu_84_p2(4 downto 1),
      S(3 downto 0) => ap_sig_allocacmp_x(4 downto 1)
    );
\x_25_fu_84_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => x_25_fu_84_p2_carry_n_9,
      CO(3) => \x_25_fu_84_p2_carry__0_n_9\,
      CO(2) => \x_25_fu_84_p2_carry__0_n_10\,
      CO(1) => \x_25_fu_84_p2_carry__0_n_11\,
      CO(0) => \x_25_fu_84_p2_carry__0_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => x_25_fu_84_p2(8 downto 5),
      S(3 downto 0) => ap_sig_allocacmp_x(8 downto 5)
    );
\x_25_fu_84_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_25_fu_84_p2_carry__0_n_9\,
      CO(3 downto 2) => \NLW_x_25_fu_84_p2_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \x_25_fu_84_p2_carry__1_n_11\,
      CO(0) => \x_25_fu_84_p2_carry__1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_x_25_fu_84_p2_carry__1_O_UNCONNECTED\(3),
      O(2 downto 0) => x_25_fu_84_p2(11 downto 9),
      S(3) => '0',
      S(2 downto 0) => ap_sig_allocacmp_x(11 downto 9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    full_n_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    full_n_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_done_cache_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg : in STD_LOGIC;
    srcLayer1Yuv422_full_n : in STD_LOGIC;
    srcLayer1_empty_n : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \mOutPtr_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[2]_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg0 : in STD_LOGIC;
    push : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC
  );
end main_design_v_mix_0_0_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2;

architecture STRUCTURE of main_design_v_mix_0_0_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2 is
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_sig_allocacmp_x_23 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal flow_control_loop_pipe_sequential_init_U_n_10 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_11 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_12 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_13 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_14 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_15 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_9 : STD_LOGIC;
  signal icmp_ln76_fu_72_p2 : STD_LOGIC;
  signal icmp_ln76_fu_72_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln76_fu_72_p2_carry_n_11 : STD_LOGIC;
  signal icmp_ln76_fu_72_p2_carry_n_12 : STD_LOGIC;
  signal x_24_fu_78_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \x_24_fu_78_p2_carry__0_n_10\ : STD_LOGIC;
  signal \x_24_fu_78_p2_carry__0_n_11\ : STD_LOGIC;
  signal \x_24_fu_78_p2_carry__0_n_12\ : STD_LOGIC;
  signal \x_24_fu_78_p2_carry__0_n_9\ : STD_LOGIC;
  signal \x_24_fu_78_p2_carry__1_n_11\ : STD_LOGIC;
  signal \x_24_fu_78_p2_carry__1_n_12\ : STD_LOGIC;
  signal x_24_fu_78_p2_carry_n_10 : STD_LOGIC;
  signal x_24_fu_78_p2_carry_n_11 : STD_LOGIC;
  signal x_24_fu_78_p2_carry_n_12 : STD_LOGIC;
  signal x_24_fu_78_p2_carry_n_9 : STD_LOGIC;
  signal \x_fu_40_reg_n_9_[0]\ : STD_LOGIC;
  signal \x_fu_40_reg_n_9_[10]\ : STD_LOGIC;
  signal \x_fu_40_reg_n_9_[11]\ : STD_LOGIC;
  signal \x_fu_40_reg_n_9_[1]\ : STD_LOGIC;
  signal \x_fu_40_reg_n_9_[2]\ : STD_LOGIC;
  signal \x_fu_40_reg_n_9_[3]\ : STD_LOGIC;
  signal \x_fu_40_reg_n_9_[4]\ : STD_LOGIC;
  signal \x_fu_40_reg_n_9_[5]\ : STD_LOGIC;
  signal \x_fu_40_reg_n_9_[6]\ : STD_LOGIC;
  signal \x_fu_40_reg_n_9_[7]\ : STD_LOGIC;
  signal \x_fu_40_reg_n_9_[8]\ : STD_LOGIC;
  signal \x_fu_40_reg_n_9_[9]\ : STD_LOGIC;
  signal NLW_icmp_ln76_fu_72_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_x_24_fu_78_p2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_x_24_fu_78_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of x_24_fu_78_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \x_24_fu_78_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \x_24_fu_78_p2_carry__1\ : label is 35;
begin
\SRL_SIG[0][23]_i_1__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => srcLayer1Yuv422_full_n,
      I1 => srcLayer1_empty_n,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \mOutPtr_reg[0]\(2),
      O => full_n_reg_0(0)
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_11,
      Q => ap_enable_reg_pp0_iter1,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_71
     port map (
      CO(0) => icmp_ln76_fu_72_p2,
      D(1 downto 0) => D(1 downto 0),
      E(0) => flow_control_loop_pipe_sequential_init_U_n_10,
      Q(11) => \x_fu_40_reg_n_9_[11]\,
      Q(10) => \x_fu_40_reg_n_9_[10]\,
      Q(9) => \x_fu_40_reg_n_9_[9]\,
      Q(8) => \x_fu_40_reg_n_9_[8]\,
      Q(7) => \x_fu_40_reg_n_9_[7]\,
      Q(6) => \x_fu_40_reg_n_9_[6]\,
      Q(5) => \x_fu_40_reg_n_9_[5]\,
      Q(4) => \x_fu_40_reg_n_9_[4]\,
      Q(3) => \x_fu_40_reg_n_9_[3]\,
      Q(2) => \x_fu_40_reg_n_9_[2]\,
      Q(1) => \x_fu_40_reg_n_9_[1]\,
      Q(0) => \x_fu_40_reg_n_9_[0]\,
      S(3) => flow_control_loop_pipe_sequential_init_U_n_12,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_13,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_14,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_15,
      SR(0) => flow_control_loop_pipe_sequential_init_U_n_9,
      \ap_CS_fsm_reg[1]\(2 downto 0) => \mOutPtr_reg[0]\(2 downto 0),
      \ap_CS_fsm_reg[1]_0\(0) => E(0),
      \ap_CS_fsm_reg[2]\(0) => CO(0),
      \ap_CS_fsm_reg[2]_0\ => \ap_CS_fsm_reg[2]_0\,
      ap_clk => ap_clk,
      ap_done_cache_reg_0 => ap_done_cache_reg,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_loop_init_int_reg_0(0) => x_24_fu_78_p2(0),
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => flow_control_loop_pipe_sequential_init_U_n_11,
      ap_sig_allocacmp_x_23(11 downto 0) => ap_sig_allocacmp_x_23(11 downto 0),
      full_n_reg => full_n_reg,
      grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg => grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg,
      grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg0 => grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg0,
      icmp_ln76_fu_72_p2_carry_i_1_0(11 downto 0) => Q(11 downto 0),
      srcLayer1Yuv422_full_n => srcLayer1Yuv422_full_n,
      srcLayer1_empty_n => srcLayer1_empty_n
    );
icmp_ln76_fu_72_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln76_fu_72_p2,
      CO(2) => icmp_ln76_fu_72_p2_carry_n_10,
      CO(1) => icmp_ln76_fu_72_p2_carry_n_11,
      CO(0) => icmp_ln76_fu_72_p2_carry_n_12,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_icmp_ln76_fu_72_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_12,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_13,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_14,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_15
    );
\mOutPtr[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80007FFF7FFF8000"
    )
        port map (
      I0 => \mOutPtr_reg[0]\(2),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => srcLayer1_empty_n,
      I3 => srcLayer1Yuv422_full_n,
      I4 => push,
      I5 => \mOutPtr_reg[0]_0\,
      O => \ap_CS_fsm_reg[2]\
    );
x_24_fu_78_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => x_24_fu_78_p2_carry_n_9,
      CO(2) => x_24_fu_78_p2_carry_n_10,
      CO(1) => x_24_fu_78_p2_carry_n_11,
      CO(0) => x_24_fu_78_p2_carry_n_12,
      CYINIT => ap_sig_allocacmp_x_23(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => x_24_fu_78_p2(4 downto 1),
      S(3 downto 0) => ap_sig_allocacmp_x_23(4 downto 1)
    );
\x_24_fu_78_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => x_24_fu_78_p2_carry_n_9,
      CO(3) => \x_24_fu_78_p2_carry__0_n_9\,
      CO(2) => \x_24_fu_78_p2_carry__0_n_10\,
      CO(1) => \x_24_fu_78_p2_carry__0_n_11\,
      CO(0) => \x_24_fu_78_p2_carry__0_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => x_24_fu_78_p2(8 downto 5),
      S(3 downto 0) => ap_sig_allocacmp_x_23(8 downto 5)
    );
\x_24_fu_78_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_24_fu_78_p2_carry__0_n_9\,
      CO(3 downto 2) => \NLW_x_24_fu_78_p2_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \x_24_fu_78_p2_carry__1_n_11\,
      CO(0) => \x_24_fu_78_p2_carry__1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_x_24_fu_78_p2_carry__1_O_UNCONNECTED\(3),
      O(2 downto 0) => x_24_fu_78_p2(11 downto 9),
      S(3) => '0',
      S(2 downto 0) => ap_sig_allocacmp_x_23(11 downto 9)
    );
\x_fu_40_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_24_fu_78_p2(0),
      Q => \x_fu_40_reg_n_9_[0]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_40_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_24_fu_78_p2(10),
      Q => \x_fu_40_reg_n_9_[10]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_40_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_24_fu_78_p2(11),
      Q => \x_fu_40_reg_n_9_[11]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_40_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_24_fu_78_p2(1),
      Q => \x_fu_40_reg_n_9_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_40_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_24_fu_78_p2(2),
      Q => \x_fu_40_reg_n_9_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_40_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_24_fu_78_p2(3),
      Q => \x_fu_40_reg_n_9_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_40_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_24_fu_78_p2(4),
      Q => \x_fu_40_reg_n_9_[4]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_40_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_24_fu_78_p2(5),
      Q => \x_fu_40_reg_n_9_[5]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_40_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_24_fu_78_p2(6),
      Q => \x_fu_40_reg_n_9_[6]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_40_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_24_fu_78_p2(7),
      Q => \x_fu_40_reg_n_9_[7]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_40_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_24_fu_78_p2(8),
      Q => \x_fu_40_reg_n_9_[8]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_40_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_24_fu_78_p2(9),
      Q => \x_fu_40_reg_n_9_[9]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    full_n_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    full_n_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_done_cache_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg : in STD_LOGIC;
    srcLayer2Yuv422_full_n : in STD_LOGIC;
    srcLayer2_empty_n : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \mOutPtr_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[2]_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg0 : in STD_LOGIC;
    push : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC
  );
end main_design_v_mix_0_0_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2;

architecture STRUCTURE of main_design_v_mix_0_0_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2 is
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_sig_allocacmp_x_21 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal flow_control_loop_pipe_sequential_init_U_n_10 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_11 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_12 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_13 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_14 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_15 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_9 : STD_LOGIC;
  signal icmp_ln76_fu_72_p2 : STD_LOGIC;
  signal icmp_ln76_fu_72_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln76_fu_72_p2_carry_n_11 : STD_LOGIC;
  signal icmp_ln76_fu_72_p2_carry_n_12 : STD_LOGIC;
  signal x_22_fu_78_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \x_22_fu_78_p2_carry__0_n_10\ : STD_LOGIC;
  signal \x_22_fu_78_p2_carry__0_n_11\ : STD_LOGIC;
  signal \x_22_fu_78_p2_carry__0_n_12\ : STD_LOGIC;
  signal \x_22_fu_78_p2_carry__0_n_9\ : STD_LOGIC;
  signal \x_22_fu_78_p2_carry__1_n_11\ : STD_LOGIC;
  signal \x_22_fu_78_p2_carry__1_n_12\ : STD_LOGIC;
  signal x_22_fu_78_p2_carry_n_10 : STD_LOGIC;
  signal x_22_fu_78_p2_carry_n_11 : STD_LOGIC;
  signal x_22_fu_78_p2_carry_n_12 : STD_LOGIC;
  signal x_22_fu_78_p2_carry_n_9 : STD_LOGIC;
  signal \x_fu_40_reg_n_9_[0]\ : STD_LOGIC;
  signal \x_fu_40_reg_n_9_[10]\ : STD_LOGIC;
  signal \x_fu_40_reg_n_9_[11]\ : STD_LOGIC;
  signal \x_fu_40_reg_n_9_[1]\ : STD_LOGIC;
  signal \x_fu_40_reg_n_9_[2]\ : STD_LOGIC;
  signal \x_fu_40_reg_n_9_[3]\ : STD_LOGIC;
  signal \x_fu_40_reg_n_9_[4]\ : STD_LOGIC;
  signal \x_fu_40_reg_n_9_[5]\ : STD_LOGIC;
  signal \x_fu_40_reg_n_9_[6]\ : STD_LOGIC;
  signal \x_fu_40_reg_n_9_[7]\ : STD_LOGIC;
  signal \x_fu_40_reg_n_9_[8]\ : STD_LOGIC;
  signal \x_fu_40_reg_n_9_[9]\ : STD_LOGIC;
  signal NLW_icmp_ln76_fu_72_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_x_22_fu_78_p2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_x_22_fu_78_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of x_22_fu_78_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \x_22_fu_78_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \x_22_fu_78_p2_carry__1\ : label is 35;
begin
\SRL_SIG[0][23]_i_1__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => srcLayer2Yuv422_full_n,
      I1 => srcLayer2_empty_n,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \mOutPtr_reg[0]\(2),
      O => full_n_reg_0(0)
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_11,
      Q => ap_enable_reg_pp0_iter1,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_70
     port map (
      CO(0) => icmp_ln76_fu_72_p2,
      D(1 downto 0) => D(1 downto 0),
      E(0) => flow_control_loop_pipe_sequential_init_U_n_10,
      Q(11) => \x_fu_40_reg_n_9_[11]\,
      Q(10) => \x_fu_40_reg_n_9_[10]\,
      Q(9) => \x_fu_40_reg_n_9_[9]\,
      Q(8) => \x_fu_40_reg_n_9_[8]\,
      Q(7) => \x_fu_40_reg_n_9_[7]\,
      Q(6) => \x_fu_40_reg_n_9_[6]\,
      Q(5) => \x_fu_40_reg_n_9_[5]\,
      Q(4) => \x_fu_40_reg_n_9_[4]\,
      Q(3) => \x_fu_40_reg_n_9_[3]\,
      Q(2) => \x_fu_40_reg_n_9_[2]\,
      Q(1) => \x_fu_40_reg_n_9_[1]\,
      Q(0) => \x_fu_40_reg_n_9_[0]\,
      S(3) => flow_control_loop_pipe_sequential_init_U_n_12,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_13,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_14,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_15,
      SR(0) => flow_control_loop_pipe_sequential_init_U_n_9,
      \ap_CS_fsm_reg[1]\(2 downto 0) => \mOutPtr_reg[0]\(2 downto 0),
      \ap_CS_fsm_reg[1]_0\(0) => E(0),
      \ap_CS_fsm_reg[2]\(0) => CO(0),
      \ap_CS_fsm_reg[2]_0\ => \ap_CS_fsm_reg[2]_0\,
      ap_clk => ap_clk,
      ap_done_cache_reg_0 => ap_done_cache_reg,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_loop_init_int_reg_0(0) => x_22_fu_78_p2(0),
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => flow_control_loop_pipe_sequential_init_U_n_11,
      ap_sig_allocacmp_x_21(11 downto 0) => ap_sig_allocacmp_x_21(11 downto 0),
      full_n_reg => full_n_reg,
      grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg => grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg,
      grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg0 => grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg0,
      \icmp_ln76_fu_72_p2_carry_i_1__0_0\(11 downto 0) => Q(11 downto 0),
      srcLayer2Yuv422_full_n => srcLayer2Yuv422_full_n,
      srcLayer2_empty_n => srcLayer2_empty_n
    );
icmp_ln76_fu_72_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln76_fu_72_p2,
      CO(2) => icmp_ln76_fu_72_p2_carry_n_10,
      CO(1) => icmp_ln76_fu_72_p2_carry_n_11,
      CO(0) => icmp_ln76_fu_72_p2_carry_n_12,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_icmp_ln76_fu_72_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_12,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_13,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_14,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_15
    );
\mOutPtr[0]_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80007FFF7FFF8000"
    )
        port map (
      I0 => \mOutPtr_reg[0]\(2),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => srcLayer2_empty_n,
      I3 => srcLayer2Yuv422_full_n,
      I4 => push,
      I5 => \mOutPtr_reg[0]_0\,
      O => \ap_CS_fsm_reg[2]\
    );
x_22_fu_78_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => x_22_fu_78_p2_carry_n_9,
      CO(2) => x_22_fu_78_p2_carry_n_10,
      CO(1) => x_22_fu_78_p2_carry_n_11,
      CO(0) => x_22_fu_78_p2_carry_n_12,
      CYINIT => ap_sig_allocacmp_x_21(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => x_22_fu_78_p2(4 downto 1),
      S(3 downto 0) => ap_sig_allocacmp_x_21(4 downto 1)
    );
\x_22_fu_78_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => x_22_fu_78_p2_carry_n_9,
      CO(3) => \x_22_fu_78_p2_carry__0_n_9\,
      CO(2) => \x_22_fu_78_p2_carry__0_n_10\,
      CO(1) => \x_22_fu_78_p2_carry__0_n_11\,
      CO(0) => \x_22_fu_78_p2_carry__0_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => x_22_fu_78_p2(8 downto 5),
      S(3 downto 0) => ap_sig_allocacmp_x_21(8 downto 5)
    );
\x_22_fu_78_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_22_fu_78_p2_carry__0_n_9\,
      CO(3 downto 2) => \NLW_x_22_fu_78_p2_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \x_22_fu_78_p2_carry__1_n_11\,
      CO(0) => \x_22_fu_78_p2_carry__1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_x_22_fu_78_p2_carry__1_O_UNCONNECTED\(3),
      O(2 downto 0) => x_22_fu_78_p2(11 downto 9),
      S(3) => '0',
      S(2 downto 0) => ap_sig_allocacmp_x_21(11 downto 9)
    );
\x_fu_40_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_22_fu_78_p2(0),
      Q => \x_fu_40_reg_n_9_[0]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_40_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_22_fu_78_p2(10),
      Q => \x_fu_40_reg_n_9_[10]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_40_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_22_fu_78_p2(11),
      Q => \x_fu_40_reg_n_9_[11]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_40_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_22_fu_78_p2(1),
      Q => \x_fu_40_reg_n_9_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_40_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_22_fu_78_p2(2),
      Q => \x_fu_40_reg_n_9_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_40_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_22_fu_78_p2(3),
      Q => \x_fu_40_reg_n_9_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_40_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_22_fu_78_p2(4),
      Q => \x_fu_40_reg_n_9_[4]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_40_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_22_fu_78_p2(5),
      Q => \x_fu_40_reg_n_9_[5]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_40_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_22_fu_78_p2(6),
      Q => \x_fu_40_reg_n_9_[6]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_40_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_22_fu_78_p2(7),
      Q => \x_fu_40_reg_n_9_[7]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_40_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_22_fu_78_p2(8),
      Q => \x_fu_40_reg_n_9_[8]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_40_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_22_fu_78_p2(9),
      Q => \x_fu_40_reg_n_9_[9]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2 is
  port (
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    addr110_out : out STD_LOGIC;
    p_9_in : out STD_LOGIC;
    p_6_in : out STD_LOGIC;
    push : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    full_n_reg : out STD_LOGIC;
    ap_done_cache_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_ap_start_reg : in STD_LOGIC;
    out420_full_n : in STD_LOGIC;
    out422_empty_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    push_1 : in STD_LOGIC;
    \mOutPtr_reg[0]\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    icmp_ln508_fu_78_p2_carry_i_1 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    v_mix_422_to_420_false_U0_ap_start : in STD_LOGIC;
    start_for_MultiPixStream2AXIvideo_U0_full_n : in STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC;
    grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_ap_start_reg0 : in STD_LOGIC
  );
end main_design_v_mix_0_0_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2;

architecture STRUCTURE of main_design_v_mix_0_0_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2 is
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_sig_allocacmp_x : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal flow_control_loop_pipe_sequential_init_U_n_10 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_11 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_12 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_13 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_14 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_15 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_9 : STD_LOGIC;
  signal icmp_ln508_fu_78_p2 : STD_LOGIC;
  signal icmp_ln508_fu_78_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln508_fu_78_p2_carry_n_11 : STD_LOGIC;
  signal icmp_ln508_fu_78_p2_carry_n_12 : STD_LOGIC;
  signal \x_05_fu_46_reg_n_9_[0]\ : STD_LOGIC;
  signal \x_05_fu_46_reg_n_9_[10]\ : STD_LOGIC;
  signal \x_05_fu_46_reg_n_9_[11]\ : STD_LOGIC;
  signal \x_05_fu_46_reg_n_9_[1]\ : STD_LOGIC;
  signal \x_05_fu_46_reg_n_9_[2]\ : STD_LOGIC;
  signal \x_05_fu_46_reg_n_9_[3]\ : STD_LOGIC;
  signal \x_05_fu_46_reg_n_9_[4]\ : STD_LOGIC;
  signal \x_05_fu_46_reg_n_9_[5]\ : STD_LOGIC;
  signal \x_05_fu_46_reg_n_9_[6]\ : STD_LOGIC;
  signal \x_05_fu_46_reg_n_9_[7]\ : STD_LOGIC;
  signal \x_05_fu_46_reg_n_9_[8]\ : STD_LOGIC;
  signal \x_05_fu_46_reg_n_9_[9]\ : STD_LOGIC;
  signal x_20_fu_84_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \x_20_fu_84_p2_carry__0_n_10\ : STD_LOGIC;
  signal \x_20_fu_84_p2_carry__0_n_11\ : STD_LOGIC;
  signal \x_20_fu_84_p2_carry__0_n_12\ : STD_LOGIC;
  signal \x_20_fu_84_p2_carry__0_n_9\ : STD_LOGIC;
  signal \x_20_fu_84_p2_carry__1_n_11\ : STD_LOGIC;
  signal \x_20_fu_84_p2_carry__1_n_12\ : STD_LOGIC;
  signal x_20_fu_84_p2_carry_n_10 : STD_LOGIC;
  signal x_20_fu_84_p2_carry_n_11 : STD_LOGIC;
  signal x_20_fu_84_p2_carry_n_12 : STD_LOGIC;
  signal x_20_fu_84_p2_carry_n_9 : STD_LOGIC;
  signal NLW_icmp_ln508_fu_78_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_x_20_fu_84_p2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_x_20_fu_84_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG[0][23]_i_1__14\ : label is "soft_lutpair788";
  attribute SOFT_HLUTNM of \addr[0]_i_2__34\ : label is "soft_lutpair787";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_2__13\ : label is "soft_lutpair787";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_3__13\ : label is "soft_lutpair788";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of x_20_fu_84_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \x_20_fu_84_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \x_20_fu_84_p2_carry__1\ : label is 35;
begin
\SRL_SIG[0][23]_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => out420_full_n,
      I1 => out422_empty_n,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => Q(2),
      O => push
    );
\addr[0]_i_2__34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F000000"
    )
        port map (
      I0 => out420_full_n,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => Q(2),
      I3 => push_1,
      I4 => out422_empty_n,
      O => addr110_out
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_11,
      Q => ap_enable_reg_pp0_iter1,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_69
     port map (
      CO(0) => icmp_ln508_fu_78_p2,
      D(1 downto 0) => D(1 downto 0),
      E(0) => flow_control_loop_pipe_sequential_init_U_n_10,
      Q(11) => \x_05_fu_46_reg_n_9_[11]\,
      Q(10) => \x_05_fu_46_reg_n_9_[10]\,
      Q(9) => \x_05_fu_46_reg_n_9_[9]\,
      Q(8) => \x_05_fu_46_reg_n_9_[8]\,
      Q(7) => \x_05_fu_46_reg_n_9_[7]\,
      Q(6) => \x_05_fu_46_reg_n_9_[6]\,
      Q(5) => \x_05_fu_46_reg_n_9_[5]\,
      Q(4) => \x_05_fu_46_reg_n_9_[4]\,
      Q(3) => \x_05_fu_46_reg_n_9_[3]\,
      Q(2) => \x_05_fu_46_reg_n_9_[2]\,
      Q(1) => \x_05_fu_46_reg_n_9_[1]\,
      Q(0) => \x_05_fu_46_reg_n_9_[0]\,
      S(3) => flow_control_loop_pipe_sequential_init_U_n_12,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_13,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_14,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_15,
      SR(0) => flow_control_loop_pipe_sequential_init_U_n_9,
      \ap_CS_fsm_reg[1]\(2 downto 0) => Q(2 downto 0),
      \ap_CS_fsm_reg[1]_0\ => \ap_CS_fsm_reg[1]\,
      \ap_CS_fsm_reg[2]\(0) => CO(0),
      ap_clk => ap_clk,
      ap_done_cache_reg_0 => ap_done_cache_reg,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_loop_init_int_reg_0(0) => x_20_fu_84_p2(0),
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => flow_control_loop_pipe_sequential_init_U_n_11,
      ap_sig_allocacmp_x(11 downto 0) => ap_sig_allocacmp_x(11 downto 0),
      full_n_reg => full_n_reg,
      grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_ap_start_reg => grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_ap_start_reg,
      grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_ap_start_reg0 => grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_ap_start_reg0,
      icmp_ln508_fu_78_p2_carry_i_1_0(11 downto 0) => icmp_ln508_fu_78_p2_carry_i_1(11 downto 0),
      out420_full_n => out420_full_n,
      out422_empty_n => out422_empty_n,
      start_for_MultiPixStream2AXIvideo_U0_full_n => start_for_MultiPixStream2AXIvideo_U0_full_n,
      v_mix_422_to_420_false_U0_ap_start => v_mix_422_to_420_false_U0_ap_start
    );
icmp_ln508_fu_78_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln508_fu_78_p2,
      CO(2) => icmp_ln508_fu_78_p2_carry_n_10,
      CO(1) => icmp_ln508_fu_78_p2_carry_n_11,
      CO(0) => icmp_ln508_fu_78_p2_carry_n_12,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_icmp_ln508_fu_78_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_12,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_13,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_14,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_15
    );
\mOutPtr[0]_i_1__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80007FFF7FFF8000"
    )
        port map (
      I0 => Q(2),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => out422_empty_n,
      I3 => out420_full_n,
      I4 => push_1,
      I5 => \mOutPtr_reg[0]\,
      O => \ap_CS_fsm_reg[2]\
    );
\mOutPtr[2]_i_2__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAAAAAA"
    )
        port map (
      I0 => push_1,
      I1 => Q(2),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => out422_empty_n,
      I4 => out420_full_n,
      O => p_9_in
    );
\mOutPtr[2]_i_3__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => Q(2),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => out422_empty_n,
      I3 => out420_full_n,
      I4 => push_1,
      O => p_6_in
    );
\x_05_fu_46_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_20_fu_84_p2(0),
      Q => \x_05_fu_46_reg_n_9_[0]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_05_fu_46_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_20_fu_84_p2(10),
      Q => \x_05_fu_46_reg_n_9_[10]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_05_fu_46_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_20_fu_84_p2(11),
      Q => \x_05_fu_46_reg_n_9_[11]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_05_fu_46_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_20_fu_84_p2(1),
      Q => \x_05_fu_46_reg_n_9_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_05_fu_46_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_20_fu_84_p2(2),
      Q => \x_05_fu_46_reg_n_9_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_05_fu_46_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_20_fu_84_p2(3),
      Q => \x_05_fu_46_reg_n_9_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_05_fu_46_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_20_fu_84_p2(4),
      Q => \x_05_fu_46_reg_n_9_[4]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_05_fu_46_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_20_fu_84_p2(5),
      Q => \x_05_fu_46_reg_n_9_[5]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_05_fu_46_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_20_fu_84_p2(6),
      Q => \x_05_fu_46_reg_n_9_[6]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_05_fu_46_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_20_fu_84_p2(7),
      Q => \x_05_fu_46_reg_n_9_[7]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_05_fu_46_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_20_fu_84_p2(8),
      Q => \x_05_fu_46_reg_n_9_[8]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_05_fu_46_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_20_fu_84_p2(9),
      Q => \x_05_fu_46_reg_n_9_[9]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
x_20_fu_84_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => x_20_fu_84_p2_carry_n_9,
      CO(2) => x_20_fu_84_p2_carry_n_10,
      CO(1) => x_20_fu_84_p2_carry_n_11,
      CO(0) => x_20_fu_84_p2_carry_n_12,
      CYINIT => ap_sig_allocacmp_x(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => x_20_fu_84_p2(4 downto 1),
      S(3 downto 0) => ap_sig_allocacmp_x(4 downto 1)
    );
\x_20_fu_84_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => x_20_fu_84_p2_carry_n_9,
      CO(3) => \x_20_fu_84_p2_carry__0_n_9\,
      CO(2) => \x_20_fu_84_p2_carry__0_n_10\,
      CO(1) => \x_20_fu_84_p2_carry__0_n_11\,
      CO(0) => \x_20_fu_84_p2_carry__0_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => x_20_fu_84_p2(8 downto 5),
      S(3 downto 0) => ap_sig_allocacmp_x(8 downto 5)
    );
\x_20_fu_84_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_20_fu_84_p2_carry__0_n_9\,
      CO(3 downto 2) => \NLW_x_20_fu_84_p2_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \x_20_fu_84_p2_carry__1_n_11\,
      CO(0) => \x_20_fu_84_p2_carry__1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_x_20_fu_84_p2_carry__1_O_UNCONNECTED\(3),
      O(2 downto 0) => x_20_fu_84_p2(11 downto 9),
      S(3) => '0',
      S(2 downto 0) => ap_sig_allocacmp_x(11 downto 9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    full_n_reg : out STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_0 : out STD_LOGIC;
    push : out STD_LOGIC;
    addr110_out : out STD_LOGIC;
    p_9_in : out STD_LOGIC;
    p_6_in : out STD_LOGIC;
    ap_done_cache_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_ap_start_reg : in STD_LOGIC;
    srcLayer0Yuv_full_n : in STD_LOGIC;
    srcLayer0Yuv422_empty_n : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    icmp_ln105_fu_78_p2_carry_i_1 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[2]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC;
    grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_ap_start_reg0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mOutPtr_reg[0]\ : in STD_LOGIC
  );
end main_design_v_mix_0_0_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2;

architecture STRUCTURE of main_design_v_mix_0_0_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2 is
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_sig_allocacmp_x : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal flow_control_loop_pipe_sequential_init_U_n_10 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_11 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_12 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_13 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_14 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_15 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_9 : STD_LOGIC;
  signal icmp_ln105_fu_78_p2 : STD_LOGIC;
  signal icmp_ln105_fu_78_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln105_fu_78_p2_carry_n_11 : STD_LOGIC;
  signal icmp_ln105_fu_78_p2_carry_n_12 : STD_LOGIC;
  signal \x_05_fu_46_reg_n_9_[0]\ : STD_LOGIC;
  signal \x_05_fu_46_reg_n_9_[10]\ : STD_LOGIC;
  signal \x_05_fu_46_reg_n_9_[11]\ : STD_LOGIC;
  signal \x_05_fu_46_reg_n_9_[1]\ : STD_LOGIC;
  signal \x_05_fu_46_reg_n_9_[2]\ : STD_LOGIC;
  signal \x_05_fu_46_reg_n_9_[3]\ : STD_LOGIC;
  signal \x_05_fu_46_reg_n_9_[4]\ : STD_LOGIC;
  signal \x_05_fu_46_reg_n_9_[5]\ : STD_LOGIC;
  signal \x_05_fu_46_reg_n_9_[6]\ : STD_LOGIC;
  signal \x_05_fu_46_reg_n_9_[7]\ : STD_LOGIC;
  signal \x_05_fu_46_reg_n_9_[8]\ : STD_LOGIC;
  signal \x_05_fu_46_reg_n_9_[9]\ : STD_LOGIC;
  signal x_19_fu_84_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \x_19_fu_84_p2_carry__0_n_10\ : STD_LOGIC;
  signal \x_19_fu_84_p2_carry__0_n_11\ : STD_LOGIC;
  signal \x_19_fu_84_p2_carry__0_n_12\ : STD_LOGIC;
  signal \x_19_fu_84_p2_carry__0_n_9\ : STD_LOGIC;
  signal \x_19_fu_84_p2_carry__1_n_11\ : STD_LOGIC;
  signal \x_19_fu_84_p2_carry__1_n_12\ : STD_LOGIC;
  signal x_19_fu_84_p2_carry_n_10 : STD_LOGIC;
  signal x_19_fu_84_p2_carry_n_11 : STD_LOGIC;
  signal x_19_fu_84_p2_carry_n_12 : STD_LOGIC;
  signal x_19_fu_84_p2_carry_n_9 : STD_LOGIC;
  signal NLW_icmp_ln105_fu_78_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_x_19_fu_84_p2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_x_19_fu_84_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG[0][23]_i_1__0\ : label is "soft_lutpair792";
  attribute SOFT_HLUTNM of \addr[0]_i_2__0\ : label is "soft_lutpair791";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_2\ : label is "soft_lutpair791";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_3\ : label is "soft_lutpair792";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of x_19_fu_84_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \x_19_fu_84_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \x_19_fu_84_p2_carry__1\ : label is 35;
begin
\SRL_SIG[0][23]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => Q(2),
      I1 => srcLayer0Yuv_full_n,
      I2 => srcLayer0Yuv422_empty_n,
      I3 => ap_enable_reg_pp0_iter1,
      O => push
    );
\addr[0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F000000"
    )
        port map (
      I0 => Q(2),
      I1 => srcLayer0Yuv_full_n,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => E(0),
      I4 => srcLayer0Yuv422_empty_n,
      O => addr110_out
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_11,
      Q => ap_enable_reg_pp0_iter1,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_68
     port map (
      CO(0) => icmp_ln105_fu_78_p2,
      D(1 downto 0) => D(1 downto 0),
      E(0) => flow_control_loop_pipe_sequential_init_U_n_10,
      Q(11) => \x_05_fu_46_reg_n_9_[11]\,
      Q(10) => \x_05_fu_46_reg_n_9_[10]\,
      Q(9) => \x_05_fu_46_reg_n_9_[9]\,
      Q(8) => \x_05_fu_46_reg_n_9_[8]\,
      Q(7) => \x_05_fu_46_reg_n_9_[7]\,
      Q(6) => \x_05_fu_46_reg_n_9_[6]\,
      Q(5) => \x_05_fu_46_reg_n_9_[5]\,
      Q(4) => \x_05_fu_46_reg_n_9_[4]\,
      Q(3) => \x_05_fu_46_reg_n_9_[3]\,
      Q(2) => \x_05_fu_46_reg_n_9_[2]\,
      Q(1) => \x_05_fu_46_reg_n_9_[1]\,
      Q(0) => \x_05_fu_46_reg_n_9_[0]\,
      S(3) => flow_control_loop_pipe_sequential_init_U_n_12,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_13,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_14,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_15,
      SR(0) => flow_control_loop_pipe_sequential_init_U_n_9,
      \ap_CS_fsm_reg[1]\(2 downto 0) => Q(2 downto 0),
      \ap_CS_fsm_reg[1]_0\ => \ap_CS_fsm_reg[1]\,
      \ap_CS_fsm_reg[2]\(0) => CO(0),
      \ap_CS_fsm_reg[2]_0\ => \ap_CS_fsm_reg[2]\,
      ap_clk => ap_clk,
      ap_done_cache_reg_0 => ap_done_cache_reg,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_loop_init_int_reg_0(0) => x_19_fu_84_p2(0),
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => flow_control_loop_pipe_sequential_init_U_n_11,
      ap_sig_allocacmp_x(11 downto 0) => ap_sig_allocacmp_x(11 downto 0),
      full_n_reg => full_n_reg,
      grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_ap_start_reg => grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_ap_start_reg,
      grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_ap_start_reg0 => grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_ap_start_reg0,
      icmp_ln105_fu_78_p2_carry_i_1_0(11 downto 0) => icmp_ln105_fu_78_p2_carry_i_1(11 downto 0),
      srcLayer0Yuv422_empty_n => srcLayer0Yuv422_empty_n,
      srcLayer0Yuv_full_n => srcLayer0Yuv_full_n
    );
icmp_ln105_fu_78_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln105_fu_78_p2,
      CO(2) => icmp_ln105_fu_78_p2_carry_n_10,
      CO(1) => icmp_ln105_fu_78_p2_carry_n_11,
      CO(0) => icmp_ln105_fu_78_p2_carry_n_12,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_icmp_ln105_fu_78_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_12,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_13,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_14,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_15
    );
\mOutPtr[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80007FFF7FFF8000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => srcLayer0Yuv422_empty_n,
      I2 => srcLayer0Yuv_full_n,
      I3 => Q(2),
      I4 => E(0),
      I5 => \mOutPtr_reg[0]\,
      O => ap_enable_reg_pp0_iter1_reg_0
    );
\mOutPtr[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAAAAAA"
    )
        port map (
      I0 => E(0),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => srcLayer0Yuv422_empty_n,
      I3 => srcLayer0Yuv_full_n,
      I4 => Q(2),
      O => p_9_in
    );
\mOutPtr[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => srcLayer0Yuv422_empty_n,
      I2 => srcLayer0Yuv_full_n,
      I3 => Q(2),
      I4 => E(0),
      O => p_6_in
    );
\x_05_fu_46_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_19_fu_84_p2(0),
      Q => \x_05_fu_46_reg_n_9_[0]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_05_fu_46_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_19_fu_84_p2(10),
      Q => \x_05_fu_46_reg_n_9_[10]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_05_fu_46_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_19_fu_84_p2(11),
      Q => \x_05_fu_46_reg_n_9_[11]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_05_fu_46_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_19_fu_84_p2(1),
      Q => \x_05_fu_46_reg_n_9_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_05_fu_46_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_19_fu_84_p2(2),
      Q => \x_05_fu_46_reg_n_9_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_05_fu_46_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_19_fu_84_p2(3),
      Q => \x_05_fu_46_reg_n_9_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_05_fu_46_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_19_fu_84_p2(4),
      Q => \x_05_fu_46_reg_n_9_[4]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_05_fu_46_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_19_fu_84_p2(5),
      Q => \x_05_fu_46_reg_n_9_[5]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_05_fu_46_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_19_fu_84_p2(6),
      Q => \x_05_fu_46_reg_n_9_[6]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_05_fu_46_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_19_fu_84_p2(7),
      Q => \x_05_fu_46_reg_n_9_[7]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_05_fu_46_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_19_fu_84_p2(8),
      Q => \x_05_fu_46_reg_n_9_[8]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_05_fu_46_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_19_fu_84_p2(9),
      Q => \x_05_fu_46_reg_n_9_[9]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
x_19_fu_84_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => x_19_fu_84_p2_carry_n_9,
      CO(2) => x_19_fu_84_p2_carry_n_10,
      CO(1) => x_19_fu_84_p2_carry_n_11,
      CO(0) => x_19_fu_84_p2_carry_n_12,
      CYINIT => ap_sig_allocacmp_x(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => x_19_fu_84_p2(4 downto 1),
      S(3 downto 0) => ap_sig_allocacmp_x(4 downto 1)
    );
\x_19_fu_84_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => x_19_fu_84_p2_carry_n_9,
      CO(3) => \x_19_fu_84_p2_carry__0_n_9\,
      CO(2) => \x_19_fu_84_p2_carry__0_n_10\,
      CO(1) => \x_19_fu_84_p2_carry__0_n_11\,
      CO(0) => \x_19_fu_84_p2_carry__0_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => x_19_fu_84_p2(8 downto 5),
      S(3 downto 0) => ap_sig_allocacmp_x(8 downto 5)
    );
\x_19_fu_84_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_19_fu_84_p2_carry__0_n_9\,
      CO(3 downto 2) => \NLW_x_19_fu_84_p2_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \x_19_fu_84_p2_carry__1_n_11\,
      CO(0) => \x_19_fu_84_p2_carry__1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_x_19_fu_84_p2_carry__1_O_UNCONNECTED\(3),
      O(2 downto 0) => x_19_fu_84_p2(11 downto 9),
      S(3) => '0',
      S(2 downto 0) => ap_sig_allocacmp_x(11 downto 9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    full_n_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    push : out STD_LOGIC;
    addr110_out : out STD_LOGIC;
    p_9_in : out STD_LOGIC;
    p_6_in : out STD_LOGIC;
    ap_done_cache_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg : in STD_LOGIC;
    srcLayer1Yuv_full_n : in STD_LOGIC;
    srcLayer1Yuv422_empty_n : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \mOutPtr_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[2]_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg0 : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mOutPtr_reg[0]_1\ : in STD_LOGIC
  );
end main_design_v_mix_0_0_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2;

architecture STRUCTURE of main_design_v_mix_0_0_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2 is
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_sig_allocacmp_x_17 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal flow_control_loop_pipe_sequential_init_U_n_10 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_11 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_12 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_13 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_14 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_15 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_9 : STD_LOGIC;
  signal icmp_ln105_fu_72_p2 : STD_LOGIC;
  signal icmp_ln105_fu_72_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln105_fu_72_p2_carry_n_11 : STD_LOGIC;
  signal icmp_ln105_fu_72_p2_carry_n_12 : STD_LOGIC;
  signal x_18_fu_78_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \x_18_fu_78_p2_carry__0_n_10\ : STD_LOGIC;
  signal \x_18_fu_78_p2_carry__0_n_11\ : STD_LOGIC;
  signal \x_18_fu_78_p2_carry__0_n_12\ : STD_LOGIC;
  signal \x_18_fu_78_p2_carry__0_n_9\ : STD_LOGIC;
  signal \x_18_fu_78_p2_carry__1_n_11\ : STD_LOGIC;
  signal \x_18_fu_78_p2_carry__1_n_12\ : STD_LOGIC;
  signal x_18_fu_78_p2_carry_n_10 : STD_LOGIC;
  signal x_18_fu_78_p2_carry_n_11 : STD_LOGIC;
  signal x_18_fu_78_p2_carry_n_12 : STD_LOGIC;
  signal x_18_fu_78_p2_carry_n_9 : STD_LOGIC;
  signal \x_fu_40_reg_n_9_[0]\ : STD_LOGIC;
  signal \x_fu_40_reg_n_9_[10]\ : STD_LOGIC;
  signal \x_fu_40_reg_n_9_[11]\ : STD_LOGIC;
  signal \x_fu_40_reg_n_9_[1]\ : STD_LOGIC;
  signal \x_fu_40_reg_n_9_[2]\ : STD_LOGIC;
  signal \x_fu_40_reg_n_9_[3]\ : STD_LOGIC;
  signal \x_fu_40_reg_n_9_[4]\ : STD_LOGIC;
  signal \x_fu_40_reg_n_9_[5]\ : STD_LOGIC;
  signal \x_fu_40_reg_n_9_[6]\ : STD_LOGIC;
  signal \x_fu_40_reg_n_9_[7]\ : STD_LOGIC;
  signal \x_fu_40_reg_n_9_[8]\ : STD_LOGIC;
  signal \x_fu_40_reg_n_9_[9]\ : STD_LOGIC;
  signal NLW_icmp_ln105_fu_72_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_x_18_fu_78_p2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_x_18_fu_78_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG[0][23]_i_1__3\ : label is "soft_lutpair796";
  attribute SOFT_HLUTNM of \addr[0]_i_2__6\ : label is "soft_lutpair795";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_2__2\ : label is "soft_lutpair795";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_3__2\ : label is "soft_lutpair796";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of x_18_fu_78_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \x_18_fu_78_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \x_18_fu_78_p2_carry__1\ : label is 35;
begin
\SRL_SIG[0][23]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => srcLayer1Yuv_full_n,
      I1 => srcLayer1Yuv422_empty_n,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \mOutPtr_reg[0]\(2),
      O => push
    );
\addr[0]_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F000000"
    )
        port map (
      I0 => srcLayer1Yuv_full_n,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \mOutPtr_reg[0]\(2),
      I3 => \mOutPtr_reg[0]_0\(0),
      I4 => srcLayer1Yuv422_empty_n,
      O => addr110_out
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_11,
      Q => ap_enable_reg_pp0_iter1,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_67
     port map (
      CO(0) => icmp_ln105_fu_72_p2,
      D(1 downto 0) => D(1 downto 0),
      E(0) => flow_control_loop_pipe_sequential_init_U_n_10,
      Q(11) => \x_fu_40_reg_n_9_[11]\,
      Q(10) => \x_fu_40_reg_n_9_[10]\,
      Q(9) => \x_fu_40_reg_n_9_[9]\,
      Q(8) => \x_fu_40_reg_n_9_[8]\,
      Q(7) => \x_fu_40_reg_n_9_[7]\,
      Q(6) => \x_fu_40_reg_n_9_[6]\,
      Q(5) => \x_fu_40_reg_n_9_[5]\,
      Q(4) => \x_fu_40_reg_n_9_[4]\,
      Q(3) => \x_fu_40_reg_n_9_[3]\,
      Q(2) => \x_fu_40_reg_n_9_[2]\,
      Q(1) => \x_fu_40_reg_n_9_[1]\,
      Q(0) => \x_fu_40_reg_n_9_[0]\,
      S(3) => flow_control_loop_pipe_sequential_init_U_n_12,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_13,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_14,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_15,
      SR(0) => flow_control_loop_pipe_sequential_init_U_n_9,
      \ap_CS_fsm_reg[1]\(2 downto 0) => \mOutPtr_reg[0]\(2 downto 0),
      \ap_CS_fsm_reg[1]_0\(0) => E(0),
      \ap_CS_fsm_reg[2]\(0) => CO(0),
      \ap_CS_fsm_reg[2]_0\ => \ap_CS_fsm_reg[2]_0\,
      ap_clk => ap_clk,
      ap_done_cache_reg_0 => ap_done_cache_reg,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_loop_init_int_reg_0(0) => x_18_fu_78_p2(0),
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => flow_control_loop_pipe_sequential_init_U_n_11,
      ap_sig_allocacmp_x_17(11 downto 0) => ap_sig_allocacmp_x_17(11 downto 0),
      full_n_reg => full_n_reg,
      grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg => grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg,
      grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg0 => grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg0,
      icmp_ln105_fu_72_p2_carry_i_1_0(11 downto 0) => Q(11 downto 0),
      srcLayer1Yuv422_empty_n => srcLayer1Yuv422_empty_n,
      srcLayer1Yuv_full_n => srcLayer1Yuv_full_n
    );
icmp_ln105_fu_72_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln105_fu_72_p2,
      CO(2) => icmp_ln105_fu_72_p2_carry_n_10,
      CO(1) => icmp_ln105_fu_72_p2_carry_n_11,
      CO(0) => icmp_ln105_fu_72_p2_carry_n_12,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_icmp_ln105_fu_72_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_12,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_13,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_14,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_15
    );
\mOutPtr[0]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80007FFF7FFF8000"
    )
        port map (
      I0 => \mOutPtr_reg[0]\(2),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => srcLayer1Yuv422_empty_n,
      I3 => srcLayer1Yuv_full_n,
      I4 => \mOutPtr_reg[0]_0\(0),
      I5 => \mOutPtr_reg[0]_1\,
      O => \ap_CS_fsm_reg[2]\
    );
\mOutPtr[2]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAAAAAA"
    )
        port map (
      I0 => \mOutPtr_reg[0]_0\(0),
      I1 => \mOutPtr_reg[0]\(2),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => srcLayer1Yuv422_empty_n,
      I4 => srcLayer1Yuv_full_n,
      O => p_9_in
    );
\mOutPtr[2]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \mOutPtr_reg[0]\(2),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => srcLayer1Yuv422_empty_n,
      I3 => srcLayer1Yuv_full_n,
      I4 => \mOutPtr_reg[0]_0\(0),
      O => p_6_in
    );
x_18_fu_78_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => x_18_fu_78_p2_carry_n_9,
      CO(2) => x_18_fu_78_p2_carry_n_10,
      CO(1) => x_18_fu_78_p2_carry_n_11,
      CO(0) => x_18_fu_78_p2_carry_n_12,
      CYINIT => ap_sig_allocacmp_x_17(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => x_18_fu_78_p2(4 downto 1),
      S(3 downto 0) => ap_sig_allocacmp_x_17(4 downto 1)
    );
\x_18_fu_78_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => x_18_fu_78_p2_carry_n_9,
      CO(3) => \x_18_fu_78_p2_carry__0_n_9\,
      CO(2) => \x_18_fu_78_p2_carry__0_n_10\,
      CO(1) => \x_18_fu_78_p2_carry__0_n_11\,
      CO(0) => \x_18_fu_78_p2_carry__0_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => x_18_fu_78_p2(8 downto 5),
      S(3 downto 0) => ap_sig_allocacmp_x_17(8 downto 5)
    );
\x_18_fu_78_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_18_fu_78_p2_carry__0_n_9\,
      CO(3 downto 2) => \NLW_x_18_fu_78_p2_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \x_18_fu_78_p2_carry__1_n_11\,
      CO(0) => \x_18_fu_78_p2_carry__1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_x_18_fu_78_p2_carry__1_O_UNCONNECTED\(3),
      O(2 downto 0) => x_18_fu_78_p2(11 downto 9),
      S(3) => '0',
      S(2 downto 0) => ap_sig_allocacmp_x_17(11 downto 9)
    );
\x_fu_40_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_18_fu_78_p2(0),
      Q => \x_fu_40_reg_n_9_[0]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_40_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_18_fu_78_p2(10),
      Q => \x_fu_40_reg_n_9_[10]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_40_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_18_fu_78_p2(11),
      Q => \x_fu_40_reg_n_9_[11]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_40_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_18_fu_78_p2(1),
      Q => \x_fu_40_reg_n_9_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_40_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_18_fu_78_p2(2),
      Q => \x_fu_40_reg_n_9_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_40_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_18_fu_78_p2(3),
      Q => \x_fu_40_reg_n_9_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_40_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_18_fu_78_p2(4),
      Q => \x_fu_40_reg_n_9_[4]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_40_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_18_fu_78_p2(5),
      Q => \x_fu_40_reg_n_9_[5]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_40_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_18_fu_78_p2(6),
      Q => \x_fu_40_reg_n_9_[6]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_40_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_18_fu_78_p2(7),
      Q => \x_fu_40_reg_n_9_[7]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_40_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_18_fu_78_p2(8),
      Q => \x_fu_40_reg_n_9_[8]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_40_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_18_fu_78_p2(9),
      Q => \x_fu_40_reg_n_9_[9]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    full_n_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    push : out STD_LOGIC;
    addr110_out : out STD_LOGIC;
    p_9_in : out STD_LOGIC;
    p_6_in : out STD_LOGIC;
    ap_done_cache_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg : in STD_LOGIC;
    srcLayer2Yuv_full_n : in STD_LOGIC;
    srcLayer2Yuv422_empty_n : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \mOutPtr_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[2]_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg0 : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mOutPtr_reg[0]_1\ : in STD_LOGIC
  );
end main_design_v_mix_0_0_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2;

architecture STRUCTURE of main_design_v_mix_0_0_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2 is
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_sig_allocacmp_x_15 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal flow_control_loop_pipe_sequential_init_U_n_10 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_11 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_12 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_13 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_14 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_15 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_9 : STD_LOGIC;
  signal icmp_ln105_fu_72_p2 : STD_LOGIC;
  signal icmp_ln105_fu_72_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln105_fu_72_p2_carry_n_11 : STD_LOGIC;
  signal icmp_ln105_fu_72_p2_carry_n_12 : STD_LOGIC;
  signal x_16_fu_78_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \x_16_fu_78_p2_carry__0_n_10\ : STD_LOGIC;
  signal \x_16_fu_78_p2_carry__0_n_11\ : STD_LOGIC;
  signal \x_16_fu_78_p2_carry__0_n_12\ : STD_LOGIC;
  signal \x_16_fu_78_p2_carry__0_n_9\ : STD_LOGIC;
  signal \x_16_fu_78_p2_carry__1_n_11\ : STD_LOGIC;
  signal \x_16_fu_78_p2_carry__1_n_12\ : STD_LOGIC;
  signal x_16_fu_78_p2_carry_n_10 : STD_LOGIC;
  signal x_16_fu_78_p2_carry_n_11 : STD_LOGIC;
  signal x_16_fu_78_p2_carry_n_12 : STD_LOGIC;
  signal x_16_fu_78_p2_carry_n_9 : STD_LOGIC;
  signal \x_fu_40_reg_n_9_[0]\ : STD_LOGIC;
  signal \x_fu_40_reg_n_9_[10]\ : STD_LOGIC;
  signal \x_fu_40_reg_n_9_[11]\ : STD_LOGIC;
  signal \x_fu_40_reg_n_9_[1]\ : STD_LOGIC;
  signal \x_fu_40_reg_n_9_[2]\ : STD_LOGIC;
  signal \x_fu_40_reg_n_9_[3]\ : STD_LOGIC;
  signal \x_fu_40_reg_n_9_[4]\ : STD_LOGIC;
  signal \x_fu_40_reg_n_9_[5]\ : STD_LOGIC;
  signal \x_fu_40_reg_n_9_[6]\ : STD_LOGIC;
  signal \x_fu_40_reg_n_9_[7]\ : STD_LOGIC;
  signal \x_fu_40_reg_n_9_[8]\ : STD_LOGIC;
  signal \x_fu_40_reg_n_9_[9]\ : STD_LOGIC;
  signal NLW_icmp_ln105_fu_72_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_x_16_fu_78_p2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_x_16_fu_78_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG[0][23]_i_1__8\ : label is "soft_lutpair800";
  attribute SOFT_HLUTNM of \addr[0]_i_2__22\ : label is "soft_lutpair799";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_2__7\ : label is "soft_lutpair799";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_3__7\ : label is "soft_lutpair800";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of x_16_fu_78_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \x_16_fu_78_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \x_16_fu_78_p2_carry__1\ : label is 35;
begin
\SRL_SIG[0][23]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => srcLayer2Yuv_full_n,
      I1 => srcLayer2Yuv422_empty_n,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \mOutPtr_reg[0]\(2),
      O => push
    );
\addr[0]_i_2__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F000000"
    )
        port map (
      I0 => srcLayer2Yuv_full_n,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \mOutPtr_reg[0]\(2),
      I3 => \mOutPtr_reg[0]_0\(0),
      I4 => srcLayer2Yuv422_empty_n,
      O => addr110_out
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_11,
      Q => ap_enable_reg_pp0_iter1,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_66
     port map (
      CO(0) => icmp_ln105_fu_72_p2,
      D(1 downto 0) => D(1 downto 0),
      E(0) => flow_control_loop_pipe_sequential_init_U_n_10,
      Q(11) => \x_fu_40_reg_n_9_[11]\,
      Q(10) => \x_fu_40_reg_n_9_[10]\,
      Q(9) => \x_fu_40_reg_n_9_[9]\,
      Q(8) => \x_fu_40_reg_n_9_[8]\,
      Q(7) => \x_fu_40_reg_n_9_[7]\,
      Q(6) => \x_fu_40_reg_n_9_[6]\,
      Q(5) => \x_fu_40_reg_n_9_[5]\,
      Q(4) => \x_fu_40_reg_n_9_[4]\,
      Q(3) => \x_fu_40_reg_n_9_[3]\,
      Q(2) => \x_fu_40_reg_n_9_[2]\,
      Q(1) => \x_fu_40_reg_n_9_[1]\,
      Q(0) => \x_fu_40_reg_n_9_[0]\,
      S(3) => flow_control_loop_pipe_sequential_init_U_n_12,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_13,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_14,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_15,
      SR(0) => flow_control_loop_pipe_sequential_init_U_n_9,
      \ap_CS_fsm_reg[1]\(2 downto 0) => \mOutPtr_reg[0]\(2 downto 0),
      \ap_CS_fsm_reg[1]_0\(0) => E(0),
      \ap_CS_fsm_reg[2]\(0) => CO(0),
      \ap_CS_fsm_reg[2]_0\ => \ap_CS_fsm_reg[2]_0\,
      ap_clk => ap_clk,
      ap_done_cache_reg_0 => ap_done_cache_reg,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_loop_init_int_reg_0(0) => x_16_fu_78_p2(0),
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => flow_control_loop_pipe_sequential_init_U_n_11,
      ap_sig_allocacmp_x_15(11 downto 0) => ap_sig_allocacmp_x_15(11 downto 0),
      full_n_reg => full_n_reg,
      grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg => grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg,
      grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg0 => grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg0,
      \icmp_ln105_fu_72_p2_carry_i_1__0_0\(11 downto 0) => Q(11 downto 0),
      srcLayer2Yuv422_empty_n => srcLayer2Yuv422_empty_n,
      srcLayer2Yuv_full_n => srcLayer2Yuv_full_n
    );
icmp_ln105_fu_72_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln105_fu_72_p2,
      CO(2) => icmp_ln105_fu_72_p2_carry_n_10,
      CO(1) => icmp_ln105_fu_72_p2_carry_n_11,
      CO(0) => icmp_ln105_fu_72_p2_carry_n_12,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_icmp_ln105_fu_72_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_12,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_13,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_14,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_15
    );
\mOutPtr[0]_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80007FFF7FFF8000"
    )
        port map (
      I0 => \mOutPtr_reg[0]\(2),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => srcLayer2Yuv422_empty_n,
      I3 => srcLayer2Yuv_full_n,
      I4 => \mOutPtr_reg[0]_0\(0),
      I5 => \mOutPtr_reg[0]_1\,
      O => \ap_CS_fsm_reg[2]\
    );
\mOutPtr[2]_i_2__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAAAAAA"
    )
        port map (
      I0 => \mOutPtr_reg[0]_0\(0),
      I1 => \mOutPtr_reg[0]\(2),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => srcLayer2Yuv422_empty_n,
      I4 => srcLayer2Yuv_full_n,
      O => p_9_in
    );
\mOutPtr[2]_i_3__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \mOutPtr_reg[0]\(2),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => srcLayer2Yuv422_empty_n,
      I3 => srcLayer2Yuv_full_n,
      I4 => \mOutPtr_reg[0]_0\(0),
      O => p_6_in
    );
x_16_fu_78_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => x_16_fu_78_p2_carry_n_9,
      CO(2) => x_16_fu_78_p2_carry_n_10,
      CO(1) => x_16_fu_78_p2_carry_n_11,
      CO(0) => x_16_fu_78_p2_carry_n_12,
      CYINIT => ap_sig_allocacmp_x_15(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => x_16_fu_78_p2(4 downto 1),
      S(3 downto 0) => ap_sig_allocacmp_x_15(4 downto 1)
    );
\x_16_fu_78_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => x_16_fu_78_p2_carry_n_9,
      CO(3) => \x_16_fu_78_p2_carry__0_n_9\,
      CO(2) => \x_16_fu_78_p2_carry__0_n_10\,
      CO(1) => \x_16_fu_78_p2_carry__0_n_11\,
      CO(0) => \x_16_fu_78_p2_carry__0_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => x_16_fu_78_p2(8 downto 5),
      S(3 downto 0) => ap_sig_allocacmp_x_15(8 downto 5)
    );
\x_16_fu_78_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_16_fu_78_p2_carry__0_n_9\,
      CO(3 downto 2) => \NLW_x_16_fu_78_p2_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \x_16_fu_78_p2_carry__1_n_11\,
      CO(0) => \x_16_fu_78_p2_carry__1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_x_16_fu_78_p2_carry__1_O_UNCONNECTED\(3),
      O(2 downto 0) => x_16_fu_78_p2(11 downto 9),
      S(3) => '0',
      S(2 downto 0) => ap_sig_allocacmp_x_15(11 downto 9)
    );
\x_fu_40_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_16_fu_78_p2(0),
      Q => \x_fu_40_reg_n_9_[0]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_40_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_16_fu_78_p2(10),
      Q => \x_fu_40_reg_n_9_[10]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_40_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_16_fu_78_p2(11),
      Q => \x_fu_40_reg_n_9_[11]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_40_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_16_fu_78_p2(1),
      Q => \x_fu_40_reg_n_9_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_40_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_16_fu_78_p2(2),
      Q => \x_fu_40_reg_n_9_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_40_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_16_fu_78_p2(3),
      Q => \x_fu_40_reg_n_9_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_40_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_16_fu_78_p2(4),
      Q => \x_fu_40_reg_n_9_[4]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_40_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_16_fu_78_p2(5),
      Q => \x_fu_40_reg_n_9_[5]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_40_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_16_fu_78_p2(6),
      Q => \x_fu_40_reg_n_9_[6]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_40_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_16_fu_78_p2(7),
      Q => \x_fu_40_reg_n_9_[7]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_40_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_16_fu_78_p2(8),
      Q => \x_fu_40_reg_n_9_[8]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_40_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_16_fu_78_p2(9),
      Q => \x_fu_40_reg_n_9_[9]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2 is
  port (
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    addr110_out : out STD_LOGIC;
    p_9_in : out STD_LOGIC;
    p_6_in : out STD_LOGIC;
    push : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    full_n_reg : out STD_LOGIC;
    ap_done_cache_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_ap_start_reg : in STD_LOGIC;
    out422_full_n : in STD_LOGIC;
    outYuv_empty_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    push_1 : in STD_LOGIC;
    \mOutPtr_reg[0]\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    icmp_ln718_fu_78_p2_carry_i_1 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    v_mix_444_to_422_false_U0_ap_start : in STD_LOGIC;
    start_for_v_mix_422_to_420_false_U0_full_n : in STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC;
    grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_ap_start_reg0 : in STD_LOGIC
  );
end main_design_v_mix_0_0_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2;

architecture STRUCTURE of main_design_v_mix_0_0_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2 is
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_sig_allocacmp_x : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal flow_control_loop_pipe_sequential_init_U_n_10 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_11 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_12 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_13 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_14 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_15 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_9 : STD_LOGIC;
  signal icmp_ln718_fu_78_p2 : STD_LOGIC;
  signal icmp_ln718_fu_78_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln718_fu_78_p2_carry_n_11 : STD_LOGIC;
  signal icmp_ln718_fu_78_p2_carry_n_12 : STD_LOGIC;
  signal \x_05_fu_46_reg_n_9_[0]\ : STD_LOGIC;
  signal \x_05_fu_46_reg_n_9_[10]\ : STD_LOGIC;
  signal \x_05_fu_46_reg_n_9_[11]\ : STD_LOGIC;
  signal \x_05_fu_46_reg_n_9_[1]\ : STD_LOGIC;
  signal \x_05_fu_46_reg_n_9_[2]\ : STD_LOGIC;
  signal \x_05_fu_46_reg_n_9_[3]\ : STD_LOGIC;
  signal \x_05_fu_46_reg_n_9_[4]\ : STD_LOGIC;
  signal \x_05_fu_46_reg_n_9_[5]\ : STD_LOGIC;
  signal \x_05_fu_46_reg_n_9_[6]\ : STD_LOGIC;
  signal \x_05_fu_46_reg_n_9_[7]\ : STD_LOGIC;
  signal \x_05_fu_46_reg_n_9_[8]\ : STD_LOGIC;
  signal \x_05_fu_46_reg_n_9_[9]\ : STD_LOGIC;
  signal x_14_fu_84_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \x_14_fu_84_p2_carry__0_n_10\ : STD_LOGIC;
  signal \x_14_fu_84_p2_carry__0_n_11\ : STD_LOGIC;
  signal \x_14_fu_84_p2_carry__0_n_12\ : STD_LOGIC;
  signal \x_14_fu_84_p2_carry__0_n_9\ : STD_LOGIC;
  signal \x_14_fu_84_p2_carry__1_n_11\ : STD_LOGIC;
  signal \x_14_fu_84_p2_carry__1_n_12\ : STD_LOGIC;
  signal x_14_fu_84_p2_carry_n_10 : STD_LOGIC;
  signal x_14_fu_84_p2_carry_n_11 : STD_LOGIC;
  signal x_14_fu_84_p2_carry_n_12 : STD_LOGIC;
  signal x_14_fu_84_p2_carry_n_9 : STD_LOGIC;
  signal NLW_icmp_ln718_fu_78_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_x_14_fu_84_p2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_x_14_fu_84_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG[0][23]_i_1__13\ : label is "soft_lutpair804";
  attribute SOFT_HLUTNM of \addr[0]_i_2__33\ : label is "soft_lutpair803";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_2__12\ : label is "soft_lutpair803";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_3__12\ : label is "soft_lutpair804";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of x_14_fu_84_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \x_14_fu_84_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \x_14_fu_84_p2_carry__1\ : label is 35;
begin
\SRL_SIG[0][23]_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => out422_full_n,
      I1 => outYuv_empty_n,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => Q(2),
      O => push
    );
\addr[0]_i_2__33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F000000"
    )
        port map (
      I0 => out422_full_n,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => Q(2),
      I3 => push_1,
      I4 => outYuv_empty_n,
      O => addr110_out
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_11,
      Q => ap_enable_reg_pp0_iter1,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_65
     port map (
      CO(0) => icmp_ln718_fu_78_p2,
      D(1 downto 0) => D(1 downto 0),
      E(0) => flow_control_loop_pipe_sequential_init_U_n_10,
      Q(11) => \x_05_fu_46_reg_n_9_[11]\,
      Q(10) => \x_05_fu_46_reg_n_9_[10]\,
      Q(9) => \x_05_fu_46_reg_n_9_[9]\,
      Q(8) => \x_05_fu_46_reg_n_9_[8]\,
      Q(7) => \x_05_fu_46_reg_n_9_[7]\,
      Q(6) => \x_05_fu_46_reg_n_9_[6]\,
      Q(5) => \x_05_fu_46_reg_n_9_[5]\,
      Q(4) => \x_05_fu_46_reg_n_9_[4]\,
      Q(3) => \x_05_fu_46_reg_n_9_[3]\,
      Q(2) => \x_05_fu_46_reg_n_9_[2]\,
      Q(1) => \x_05_fu_46_reg_n_9_[1]\,
      Q(0) => \x_05_fu_46_reg_n_9_[0]\,
      S(3) => flow_control_loop_pipe_sequential_init_U_n_12,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_13,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_14,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_15,
      SR(0) => flow_control_loop_pipe_sequential_init_U_n_9,
      \ap_CS_fsm_reg[1]\(2 downto 0) => Q(2 downto 0),
      \ap_CS_fsm_reg[1]_0\ => \ap_CS_fsm_reg[1]\,
      \ap_CS_fsm_reg[2]\(0) => CO(0),
      ap_clk => ap_clk,
      ap_done_cache_reg_0 => ap_done_cache_reg,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_loop_init_int_reg_0(0) => x_14_fu_84_p2(0),
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => flow_control_loop_pipe_sequential_init_U_n_11,
      ap_sig_allocacmp_x(11 downto 0) => ap_sig_allocacmp_x(11 downto 0),
      full_n_reg => full_n_reg,
      grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_ap_start_reg => grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_ap_start_reg,
      grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_ap_start_reg0 => grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_ap_start_reg0,
      icmp_ln718_fu_78_p2_carry_i_1_0(11 downto 0) => icmp_ln718_fu_78_p2_carry_i_1(11 downto 0),
      out422_full_n => out422_full_n,
      outYuv_empty_n => outYuv_empty_n,
      start_for_v_mix_422_to_420_false_U0_full_n => start_for_v_mix_422_to_420_false_U0_full_n,
      v_mix_444_to_422_false_U0_ap_start => v_mix_444_to_422_false_U0_ap_start
    );
icmp_ln718_fu_78_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln718_fu_78_p2,
      CO(2) => icmp_ln718_fu_78_p2_carry_n_10,
      CO(1) => icmp_ln718_fu_78_p2_carry_n_11,
      CO(0) => icmp_ln718_fu_78_p2_carry_n_12,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_icmp_ln718_fu_78_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_12,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_13,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_14,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_15
    );
\mOutPtr[0]_i_1__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80007FFF7FFF8000"
    )
        port map (
      I0 => Q(2),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => outYuv_empty_n,
      I3 => out422_full_n,
      I4 => push_1,
      I5 => \mOutPtr_reg[0]\,
      O => \ap_CS_fsm_reg[2]\
    );
\mOutPtr[2]_i_2__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAAAAAA"
    )
        port map (
      I0 => push_1,
      I1 => Q(2),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => outYuv_empty_n,
      I4 => out422_full_n,
      O => p_9_in
    );
\mOutPtr[2]_i_3__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => Q(2),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => outYuv_empty_n,
      I3 => out422_full_n,
      I4 => push_1,
      O => p_6_in
    );
\x_05_fu_46_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_14_fu_84_p2(0),
      Q => \x_05_fu_46_reg_n_9_[0]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_05_fu_46_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_14_fu_84_p2(10),
      Q => \x_05_fu_46_reg_n_9_[10]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_05_fu_46_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_14_fu_84_p2(11),
      Q => \x_05_fu_46_reg_n_9_[11]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_05_fu_46_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_14_fu_84_p2(1),
      Q => \x_05_fu_46_reg_n_9_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_05_fu_46_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_14_fu_84_p2(2),
      Q => \x_05_fu_46_reg_n_9_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_05_fu_46_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_14_fu_84_p2(3),
      Q => \x_05_fu_46_reg_n_9_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_05_fu_46_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_14_fu_84_p2(4),
      Q => \x_05_fu_46_reg_n_9_[4]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_05_fu_46_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_14_fu_84_p2(5),
      Q => \x_05_fu_46_reg_n_9_[5]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_05_fu_46_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_14_fu_84_p2(6),
      Q => \x_05_fu_46_reg_n_9_[6]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_05_fu_46_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_14_fu_84_p2(7),
      Q => \x_05_fu_46_reg_n_9_[7]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_05_fu_46_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_14_fu_84_p2(8),
      Q => \x_05_fu_46_reg_n_9_[8]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_05_fu_46_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_14_fu_84_p2(9),
      Q => \x_05_fu_46_reg_n_9_[9]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
x_14_fu_84_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => x_14_fu_84_p2_carry_n_9,
      CO(2) => x_14_fu_84_p2_carry_n_10,
      CO(1) => x_14_fu_84_p2_carry_n_11,
      CO(0) => x_14_fu_84_p2_carry_n_12,
      CYINIT => ap_sig_allocacmp_x(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => x_14_fu_84_p2(4 downto 1),
      S(3 downto 0) => ap_sig_allocacmp_x(4 downto 1)
    );
\x_14_fu_84_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => x_14_fu_84_p2_carry_n_9,
      CO(3) => \x_14_fu_84_p2_carry__0_n_9\,
      CO(2) => \x_14_fu_84_p2_carry__0_n_10\,
      CO(1) => \x_14_fu_84_p2_carry__0_n_11\,
      CO(0) => \x_14_fu_84_p2_carry__0_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => x_14_fu_84_p2(8 downto 5),
      S(3 downto 0) => ap_sig_allocacmp_x(8 downto 5)
    );
\x_14_fu_84_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_14_fu_84_p2_carry__0_n_9\,
      CO(3 downto 2) => \NLW_x_14_fu_84_p2_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \x_14_fu_84_p2_carry__1_n_11\,
      CO(0) => \x_14_fu_84_p2_carry__1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_x_14_fu_84_p2_carry__1_O_UNCONNECTED\(3),
      O(2 downto 0) => x_14_fu_84_p2(11 downto 9),
      S(3) => '0',
      S(2 downto 0) => ap_sig_allocacmp_x(11 downto 9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3 is
  port (
    \icmp_ln465_reg_217_reg[0]_0\ : out STD_LOGIC;
    \and_ln476_4_reg_221_reg[0]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    \mOutPtr_reg[0]\ : out STD_LOGIC;
    p_6_in : out STD_LOGIC;
    p_9_in : out STD_LOGIC;
    \mOutPtr_reg[0]_0\ : out STD_LOGIC;
    p_6_in_0 : out STD_LOGIC;
    p_9_in_1 : out STD_LOGIC;
    push : out STD_LOGIC;
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_0\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 16 downto 0 );
    ap_done_cache_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sel : in STD_LOGIC;
    outLayer1_empty_n : in STD_LOGIC;
    srcLayer2x_empty_n : in STD_LOGIC;
    outLayer2_full_n : in STD_LOGIC;
    icmp_ln465_fu_143_p2_carry_0 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \icmp_ln477_fu_163_p2_carry__0_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    tmp_5_reg_279 : in STD_LOGIC;
    rev12_reg_307 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    notrhs_reg_312 : in STD_LOGIC;
    \mOutPtr_reg[0]_1\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mOutPtr_reg[0]_2\ : in STD_LOGIC;
    \mOutPtr_reg[0]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_1\ : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
end main_design_v_mix_0_0_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3;

architecture STRUCTURE of main_design_v_mix_0_0_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3 is
  signal add_ln465_fu_149_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \and_ln476_4_reg_221[0]_i_2_n_9\ : STD_LOGIC;
  signal \^and_ln476_4_reg_221_reg[0]_0\ : STD_LOGIC;
  signal \ap_block_pp0_stage0_11001__0\ : STD_LOGIC;
  signal ap_condition_126 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2_i_1_n_9 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_11 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_15 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_16 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_17 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_18 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_19 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_20 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_21 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_22 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_23 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_24 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_25 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_26 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_27 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_28 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_29 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_30 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_31 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_32 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_33 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_34 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_35 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_36 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_37 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_38 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_39 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_40 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_41 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_42 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_56 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_57 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_58 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_9 : STD_LOGIC;
  signal icmp_ln465_fu_143_p2 : STD_LOGIC;
  signal icmp_ln465_fu_143_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln465_fu_143_p2_carry_n_11 : STD_LOGIC;
  signal icmp_ln465_fu_143_p2_carry_n_12 : STD_LOGIC;
  signal \^icmp_ln465_reg_217_reg[0]_0\ : STD_LOGIC;
  signal icmp_ln477_fu_163_p2 : STD_LOGIC;
  signal \icmp_ln477_fu_163_p2_carry__0_i_1_n_9\ : STD_LOGIC;
  signal \icmp_ln477_fu_163_p2_carry__0_i_2_n_9\ : STD_LOGIC;
  signal \icmp_ln477_fu_163_p2_carry__0_i_5_n_9\ : STD_LOGIC;
  signal \icmp_ln477_fu_163_p2_carry__0_i_6_n_9\ : STD_LOGIC;
  signal \icmp_ln477_fu_163_p2_carry__0_n_10\ : STD_LOGIC;
  signal \icmp_ln477_fu_163_p2_carry__0_n_11\ : STD_LOGIC;
  signal \icmp_ln477_fu_163_p2_carry__0_n_12\ : STD_LOGIC;
  signal icmp_ln477_fu_163_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln477_fu_163_p2_carry_n_11 : STD_LOGIC;
  signal icmp_ln477_fu_163_p2_carry_n_12 : STD_LOGIC;
  signal icmp_ln477_fu_163_p2_carry_n_9 : STD_LOGIC;
  signal icmp_ln478_fu_175_p2 : STD_LOGIC;
  signal \icmp_ln478_fu_175_p2_carry__0_i_1_n_9\ : STD_LOGIC;
  signal \icmp_ln478_fu_175_p2_carry__0_i_2_n_9\ : STD_LOGIC;
  signal \icmp_ln478_fu_175_p2_carry__0_i_5_n_9\ : STD_LOGIC;
  signal \icmp_ln478_fu_175_p2_carry__0_i_6_n_9\ : STD_LOGIC;
  signal \icmp_ln478_fu_175_p2_carry__0_n_10\ : STD_LOGIC;
  signal \icmp_ln478_fu_175_p2_carry__0_n_11\ : STD_LOGIC;
  signal \icmp_ln478_fu_175_p2_carry__0_n_12\ : STD_LOGIC;
  signal \icmp_ln478_fu_175_p2_carry__0_n_9\ : STD_LOGIC;
  signal \icmp_ln478_fu_175_p2_carry__1_i_1_n_9\ : STD_LOGIC;
  signal icmp_ln478_fu_175_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln478_fu_175_p2_carry_n_11 : STD_LOGIC;
  signal icmp_ln478_fu_175_p2_carry_n_12 : STD_LOGIC;
  signal icmp_ln478_fu_175_p2_carry_n_9 : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal \^p_6_in\ : STD_LOGIC;
  signal \^p_6_in_0\ : STD_LOGIC;
  signal \^p_9_in\ : STD_LOGIC;
  signal \^p_9_in_1\ : STD_LOGIC;
  signal x_fu_66 : STD_LOGIC;
  signal \x_fu_66_reg_n_9_[0]\ : STD_LOGIC;
  signal \x_fu_66_reg_n_9_[10]\ : STD_LOGIC;
  signal \x_fu_66_reg_n_9_[11]\ : STD_LOGIC;
  signal \x_fu_66_reg_n_9_[1]\ : STD_LOGIC;
  signal \x_fu_66_reg_n_9_[2]\ : STD_LOGIC;
  signal \x_fu_66_reg_n_9_[3]\ : STD_LOGIC;
  signal \x_fu_66_reg_n_9_[4]\ : STD_LOGIC;
  signal \x_fu_66_reg_n_9_[5]\ : STD_LOGIC;
  signal \x_fu_66_reg_n_9_[6]\ : STD_LOGIC;
  signal \x_fu_66_reg_n_9_[7]\ : STD_LOGIC;
  signal \x_fu_66_reg_n_9_[8]\ : STD_LOGIC;
  signal \x_fu_66_reg_n_9_[9]\ : STD_LOGIC;
  signal NLW_icmp_ln465_fu_143_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln477_fu_163_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln477_fu_163_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln478_fu_175_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln478_fu_175_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln478_fu_175_p2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_icmp_ln478_fu_175_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG[0][23]_i_1__11\ : label is "soft_lutpair814";
  attribute SOFT_HLUTNM of ap_enable_reg_pp0_iter2_i_1 : label is "soft_lutpair814";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of icmp_ln477_fu_163_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln477_fu_163_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln478_fu_175_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln478_fu_175_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln478_fu_175_p2_carry__1\ : label is 11;
begin
  \and_ln476_4_reg_221_reg[0]_0\ <= \^and_ln476_4_reg_221_reg[0]_0\;
  \icmp_ln465_reg_217_reg[0]_0\ <= \^icmp_ln465_reg_217_reg[0]_0\;
  p_6_in <= \^p_6_in\;
  p_6_in_0 <= \^p_6_in_0\;
  p_9_in <= \^p_9_in\;
  p_9_in_1 <= \^p_9_in_1\;
\SRL_SIG[0][23]_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => outLayer2_full_n,
      I1 => \ap_block_pp0_stage0_11001__0\,
      I2 => \ap_CS_fsm_reg[3]\(2),
      I3 => ap_enable_reg_pp0_iter2,
      O => push
    );
\and_ln476_4_reg_221[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_5_reg_279,
      I1 => rev12_reg_307,
      O => \and_ln476_4_reg_221[0]_i_2_n_9\
    );
\and_ln476_4_reg_221_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_57,
      Q => \^and_ln476_4_reg_221_reg[0]_0\,
      R => '0'
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_9,
      Q => ap_enable_reg_pp0_iter1,
      R => '0'
    );
ap_enable_reg_pp0_iter2_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => \ap_block_pp0_stage0_11001__0\,
      I2 => ap_enable_reg_pp0_iter2,
      O => ap_enable_reg_pp0_iter2_i_1_n_9
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter2_i_1_n_9,
      Q => ap_enable_reg_pp0_iter2,
      R => ap_done_cache_reg
    );
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_56,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => \ap_block_pp0_stage0_11001__0\,
      O => ap_condition_126
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_126,
      D => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_1\(0),
      Q => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_0\(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_126,
      D => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_1\(10),
      Q => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_0\(10),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_126,
      D => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_1\(11),
      Q => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_0\(11),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_126,
      D => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_1\(12),
      Q => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_0\(12),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_126,
      D => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_1\(13),
      Q => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_0\(13),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_126,
      D => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_1\(14),
      Q => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_0\(14),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_126,
      D => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_1\(15),
      Q => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_0\(15),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_126,
      D => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_1\(16),
      Q => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_0\(16),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_126,
      D => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_1\(17),
      Q => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_0\(17),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_126,
      D => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_1\(18),
      Q => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_0\(18),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_126,
      D => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_1\(19),
      Q => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_0\(19),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_126,
      D => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_1\(1),
      Q => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_0\(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_126,
      D => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_1\(20),
      Q => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_0\(20),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_126,
      D => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_1\(21),
      Q => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_0\(21),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_126,
      D => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_1\(22),
      Q => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_0\(22),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_126,
      D => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_1\(23),
      Q => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_0\(23),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_126,
      D => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_1\(2),
      Q => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_0\(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_126,
      D => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_1\(3),
      Q => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_0\(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_126,
      D => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_1\(4),
      Q => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_0\(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_126,
      D => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_1\(5),
      Q => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_0\(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_126,
      D => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_1\(6),
      Q => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_0\(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_126,
      D => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_1\(7),
      Q => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_0\(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_126,
      D => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_1\(8),
      Q => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_0\(8),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_126,
      D => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_1\(9),
      Q => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_0\(9),
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_64
     port map (
      CO(0) => icmp_ln465_fu_143_p2,
      D(1 downto 0) => D(1 downto 0),
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_19,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_20,
      E(0) => x_fu_66,
      Q(11) => \x_fu_66_reg_n_9_[11]\,
      Q(10) => \x_fu_66_reg_n_9_[10]\,
      Q(9) => \x_fu_66_reg_n_9_[9]\,
      Q(8) => \x_fu_66_reg_n_9_[8]\,
      Q(7) => \x_fu_66_reg_n_9_[7]\,
      Q(6) => \x_fu_66_reg_n_9_[6]\,
      Q(5) => \x_fu_66_reg_n_9_[5]\,
      Q(4) => \x_fu_66_reg_n_9_[4]\,
      Q(3) => \x_fu_66_reg_n_9_[3]\,
      Q(2) => \x_fu_66_reg_n_9_[2]\,
      Q(1) => \x_fu_66_reg_n_9_[1]\,
      Q(0) => \x_fu_66_reg_n_9_[0]\,
      S(3) => flow_control_loop_pipe_sequential_init_U_n_15,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_16,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_17,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_18,
      SR(0) => flow_control_loop_pipe_sequential_init_U_n_11,
      \add71_reg_299_reg[10]\(1) => flow_control_loop_pipe_sequential_init_U_n_25,
      \add71_reg_299_reg[10]\(0) => flow_control_loop_pipe_sequential_init_U_n_26,
      \add71_reg_299_reg[11]\(1) => flow_control_loop_pipe_sequential_init_U_n_23,
      \add71_reg_299_reg[11]\(0) => flow_control_loop_pipe_sequential_init_U_n_24,
      \add71_reg_299_reg[6]\(3) => flow_control_loop_pipe_sequential_init_U_n_39,
      \add71_reg_299_reg[6]\(2) => flow_control_loop_pipe_sequential_init_U_n_40,
      \add71_reg_299_reg[6]\(1) => flow_control_loop_pipe_sequential_init_U_n_41,
      \add71_reg_299_reg[6]\(0) => flow_control_loop_pipe_sequential_init_U_n_42,
      \add71_reg_299_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_35,
      \add71_reg_299_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_36,
      \add71_reg_299_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_37,
      \add71_reg_299_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_38,
      \and_ln476_4_reg_221_reg[0]\ => \^and_ln476_4_reg_221_reg[0]_0\,
      \and_ln476_4_reg_221_reg[0]_0\(0) => icmp_ln477_fu_163_p2,
      \and_ln476_4_reg_221_reg[0]_1\(0) => icmp_ln478_fu_175_p2,
      \and_ln476_4_reg_221_reg[0]_2\ => \and_ln476_4_reg_221[0]_i_2_n_9\,
      \ap_CS_fsm_reg[2]\ => \ap_CS_fsm_reg[2]\,
      \ap_CS_fsm_reg[3]\(2 downto 0) => \ap_CS_fsm_reg[3]\(2 downto 0),
      \ap_block_pp0_stage0_11001__0\ => \ap_block_pp0_stage0_11001__0\,
      ap_clk => ap_clk,
      ap_done_cache_reg_0 => ap_done_cache_reg,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_loop_exit_ready_pp0_iter1_reg => ap_loop_exit_ready_pp0_iter1_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => flow_control_loop_pipe_sequential_init_U_n_9,
      grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg => grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg,
      grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg_reg => flow_control_loop_pipe_sequential_init_U_n_56,
      grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg_reg_0(0) => CO(0),
      icmp_ln465_fu_143_p2_carry(11 downto 0) => icmp_ln465_fu_143_p2_carry_0(11 downto 0),
      \icmp_ln465_reg_217_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_58,
      \icmp_ln465_reg_217_reg[0]_0\ => \^icmp_ln465_reg_217_reg[0]_0\,
      \icmp_ln477_fu_163_p2_carry__0\(11 downto 0) => \icmp_ln477_fu_163_p2_carry__0_0\(11 downto 0),
      \icmp_ln478_fu_175_p2_carry__0\(11 downto 0) => Q(11 downto 0),
      \layerStartX_reg_263_reg[10]\(1) => flow_control_loop_pipe_sequential_init_U_n_21,
      \layerStartX_reg_263_reg[10]\(0) => flow_control_loop_pipe_sequential_init_U_n_22,
      \layerStartX_reg_263_reg[6]\(3) => flow_control_loop_pipe_sequential_init_U_n_31,
      \layerStartX_reg_263_reg[6]\(2) => flow_control_loop_pipe_sequential_init_U_n_32,
      \layerStartX_reg_263_reg[6]\(1) => flow_control_loop_pipe_sequential_init_U_n_33,
      \layerStartX_reg_263_reg[6]\(0) => flow_control_loop_pipe_sequential_init_U_n_34,
      \layerStartX_reg_263_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_27,
      \layerStartX_reg_263_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_28,
      \layerStartX_reg_263_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_29,
      \layerStartX_reg_263_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_30,
      notrhs_reg_312 => notrhs_reg_312,
      \notrhs_reg_312_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_57,
      outLayer1_empty_n => outLayer1_empty_n,
      outLayer2_full_n => outLayer2_full_n,
      sel => sel,
      srcLayer2x_empty_n => srcLayer2x_empty_n,
      \x_fu_66_reg[11]\(11 downto 0) => add_ln465_fu_149_p2(11 downto 0)
    );
icmp_ln465_fu_143_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln465_fu_143_p2,
      CO(2) => icmp_ln465_fu_143_p2_carry_n_10,
      CO(1) => icmp_ln465_fu_143_p2_carry_n_11,
      CO(0) => icmp_ln465_fu_143_p2_carry_n_12,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_icmp_ln465_fu_143_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_15,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_16,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_17,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_18
    );
\icmp_ln465_reg_217_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_58,
      Q => \^icmp_ln465_reg_217_reg[0]_0\,
      R => '0'
    );
icmp_ln477_fu_163_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln477_fu_163_p2_carry_n_9,
      CO(2) => icmp_ln477_fu_163_p2_carry_n_10,
      CO(1) => icmp_ln477_fu_163_p2_carry_n_11,
      CO(0) => icmp_ln477_fu_163_p2_carry_n_12,
      CYINIT => '0',
      DI(3) => flow_control_loop_pipe_sequential_init_U_n_27,
      DI(2) => flow_control_loop_pipe_sequential_init_U_n_28,
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_29,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_30,
      O(3 downto 0) => NLW_icmp_ln477_fu_163_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_31,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_32,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_33,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_34
    );
\icmp_ln477_fu_163_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln477_fu_163_p2_carry_n_9,
      CO(3) => icmp_ln477_fu_163_p2,
      CO(2) => \icmp_ln477_fu_163_p2_carry__0_n_10\,
      CO(1) => \icmp_ln477_fu_163_p2_carry__0_n_11\,
      CO(0) => \icmp_ln477_fu_163_p2_carry__0_n_12\,
      CYINIT => '0',
      DI(3) => \icmp_ln477_fu_163_p2_carry__0_i_1_n_9\,
      DI(2) => \icmp_ln477_fu_163_p2_carry__0_i_2_n_9\,
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_19,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_20,
      O(3 downto 0) => \NLW_icmp_ln477_fu_163_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln477_fu_163_p2_carry__0_i_5_n_9\,
      S(2) => \icmp_ln477_fu_163_p2_carry__0_i_6_n_9\,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_21,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_22
    );
\icmp_ln477_fu_163_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \icmp_ln477_fu_163_p2_carry__0_0\(14),
      I1 => \icmp_ln477_fu_163_p2_carry__0_0\(15),
      O => \icmp_ln477_fu_163_p2_carry__0_i_1_n_9\
    );
\icmp_ln477_fu_163_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \icmp_ln477_fu_163_p2_carry__0_0\(12),
      I1 => \icmp_ln477_fu_163_p2_carry__0_0\(13),
      O => \icmp_ln477_fu_163_p2_carry__0_i_2_n_9\
    );
\icmp_ln477_fu_163_p2_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \icmp_ln477_fu_163_p2_carry__0_0\(15),
      I1 => \icmp_ln477_fu_163_p2_carry__0_0\(14),
      O => \icmp_ln477_fu_163_p2_carry__0_i_5_n_9\
    );
\icmp_ln477_fu_163_p2_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \icmp_ln477_fu_163_p2_carry__0_0\(13),
      I1 => \icmp_ln477_fu_163_p2_carry__0_0\(12),
      O => \icmp_ln477_fu_163_p2_carry__0_i_6_n_9\
    );
icmp_ln478_fu_175_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln478_fu_175_p2_carry_n_9,
      CO(2) => icmp_ln478_fu_175_p2_carry_n_10,
      CO(1) => icmp_ln478_fu_175_p2_carry_n_11,
      CO(0) => icmp_ln478_fu_175_p2_carry_n_12,
      CYINIT => '0',
      DI(3) => flow_control_loop_pipe_sequential_init_U_n_35,
      DI(2) => flow_control_loop_pipe_sequential_init_U_n_36,
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_37,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_38,
      O(3 downto 0) => NLW_icmp_ln478_fu_175_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_39,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_40,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_41,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_42
    );
\icmp_ln478_fu_175_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln478_fu_175_p2_carry_n_9,
      CO(3) => \icmp_ln478_fu_175_p2_carry__0_n_9\,
      CO(2) => \icmp_ln478_fu_175_p2_carry__0_n_10\,
      CO(1) => \icmp_ln478_fu_175_p2_carry__0_n_11\,
      CO(0) => \icmp_ln478_fu_175_p2_carry__0_n_12\,
      CYINIT => '0',
      DI(3) => \icmp_ln478_fu_175_p2_carry__0_i_1_n_9\,
      DI(2) => \icmp_ln478_fu_175_p2_carry__0_i_2_n_9\,
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_23,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_24,
      O(3 downto 0) => \NLW_icmp_ln478_fu_175_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln478_fu_175_p2_carry__0_i_5_n_9\,
      S(2) => \icmp_ln478_fu_175_p2_carry__0_i_6_n_9\,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_25,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_26
    );
\icmp_ln478_fu_175_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(14),
      I1 => Q(15),
      O => \icmp_ln478_fu_175_p2_carry__0_i_1_n_9\
    );
\icmp_ln478_fu_175_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(12),
      I1 => Q(13),
      O => \icmp_ln478_fu_175_p2_carry__0_i_2_n_9\
    );
\icmp_ln478_fu_175_p2_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      O => \icmp_ln478_fu_175_p2_carry__0_i_5_n_9\
    );
\icmp_ln478_fu_175_p2_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(13),
      I1 => Q(12),
      O => \icmp_ln478_fu_175_p2_carry__0_i_6_n_9\
    );
\icmp_ln478_fu_175_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln478_fu_175_p2_carry__0_n_9\,
      CO(3 downto 1) => \NLW_icmp_ln478_fu_175_p2_carry__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => icmp_ln478_fu_175_p2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => Q(16),
      O(3 downto 0) => \NLW_icmp_ln478_fu_175_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \icmp_ln478_fu_175_p2_carry__1_i_1_n_9\
    );
\icmp_ln478_fu_175_p2_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(16),
      O => \icmp_ln478_fu_175_p2_carry__1_i_1_n_9\
    );
\mOutPtr[0]_i_1__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \^p_6_in\,
      I1 => \^p_9_in\,
      I2 => \mOutPtr_reg[0]_1\,
      O => \mOutPtr_reg[0]\
    );
\mOutPtr[0]_i_1__31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \^p_6_in_0\,
      I1 => \^p_9_in_1\,
      I2 => \mOutPtr_reg[0]_2\,
      O => \mOutPtr_reg[0]_0\
    );
\mOutPtr[2]_i_2__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA2AAAAAAAAAAA"
    )
        port map (
      I0 => \mOutPtr_reg[0]_3\(0),
      I1 => p_3_in,
      I2 => \ap_CS_fsm_reg[3]\(2),
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \ap_block_pp0_stage0_11001__0\,
      I5 => srcLayer2x_empty_n,
      O => \^p_9_in_1\
    );
\mOutPtr[2]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA2AAAAAAAAA"
    )
        port map (
      I0 => E(0),
      I1 => \ap_CS_fsm_reg[3]\(2),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \^icmp_ln465_reg_217_reg[0]_0\,
      I4 => \ap_block_pp0_stage0_11001__0\,
      I5 => outLayer1_empty_n,
      O => \^p_9_in\
    );
\mOutPtr[2]_i_3__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => p_3_in,
      I1 => \ap_CS_fsm_reg[3]\(2),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \ap_block_pp0_stage0_11001__0\,
      I4 => srcLayer2x_empty_n,
      I5 => \mOutPtr_reg[0]_3\(0),
      O => \^p_6_in_0\
    );
\mOutPtr[2]_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]\(2),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \^icmp_ln465_reg_217_reg[0]_0\,
      I3 => \ap_block_pp0_stage0_11001__0\,
      I4 => outLayer1_empty_n,
      I5 => E(0),
      O => \^p_6_in\
    );
\mOutPtr[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^and_ln476_4_reg_221_reg[0]_0\,
      I1 => \^icmp_ln465_reg_217_reg[0]_0\,
      O => p_3_in
    );
\x_fu_66_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_66,
      D => add_ln465_fu_149_p2(0),
      Q => \x_fu_66_reg_n_9_[0]\,
      R => flow_control_loop_pipe_sequential_init_U_n_11
    );
\x_fu_66_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_66,
      D => add_ln465_fu_149_p2(10),
      Q => \x_fu_66_reg_n_9_[10]\,
      R => flow_control_loop_pipe_sequential_init_U_n_11
    );
\x_fu_66_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_66,
      D => add_ln465_fu_149_p2(11),
      Q => \x_fu_66_reg_n_9_[11]\,
      R => flow_control_loop_pipe_sequential_init_U_n_11
    );
\x_fu_66_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_66,
      D => add_ln465_fu_149_p2(1),
      Q => \x_fu_66_reg_n_9_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_11
    );
\x_fu_66_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_66,
      D => add_ln465_fu_149_p2(2),
      Q => \x_fu_66_reg_n_9_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_11
    );
\x_fu_66_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_66,
      D => add_ln465_fu_149_p2(3),
      Q => \x_fu_66_reg_n_9_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_11
    );
\x_fu_66_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_66,
      D => add_ln465_fu_149_p2(4),
      Q => \x_fu_66_reg_n_9_[4]\,
      R => flow_control_loop_pipe_sequential_init_U_n_11
    );
\x_fu_66_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_66,
      D => add_ln465_fu_149_p2(5),
      Q => \x_fu_66_reg_n_9_[5]\,
      R => flow_control_loop_pipe_sequential_init_U_n_11
    );
\x_fu_66_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_66,
      D => add_ln465_fu_149_p2(6),
      Q => \x_fu_66_reg_n_9_[6]\,
      R => flow_control_loop_pipe_sequential_init_U_n_11
    );
\x_fu_66_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_66,
      D => add_ln465_fu_149_p2(7),
      Q => \x_fu_66_reg_n_9_[7]\,
      R => flow_control_loop_pipe_sequential_init_U_n_11
    );
\x_fu_66_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_66,
      D => add_ln465_fu_149_p2(8),
      Q => \x_fu_66_reg_n_9_[8]\,
      R => flow_control_loop_pipe_sequential_init_U_n_11
    );
\x_fu_66_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_66,
      D => add_ln465_fu_149_p2(9),
      Q => \x_fu_66_reg_n_9_[9]\,
      R => flow_control_loop_pipe_sequential_init_U_n_11
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3 is
  port (
    \icmp_ln465_reg_388_reg[0]_0\ : out STD_LOGIC;
    \and_ln476_3_reg_392_reg[0]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : out STD_LOGIC;
    addr110_out : out STD_LOGIC;
    p_9_in : out STD_LOGIC;
    p_6_in : out STD_LOGIC;
    \mOutPtr_reg[0]\ : out STD_LOGIC;
    p_6_in_0 : out STD_LOGIC;
    p_9_in_1 : out STD_LOGIC;
    addr110_out_2 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_0\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 16 downto 0 );
    ap_done_cache_reg : in STD_LOGIC;
    grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    empty_reg_315 : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_1\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_2\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189_reg[7]_0\ : in STD_LOGIC;
    \ap_CS_fsm_reg[3]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    outLayer1_full_n : in STD_LOGIC;
    outLayer0_empty_n : in STD_LOGIC;
    srcLayer1x_empty_n : in STD_LOGIC;
    \icmp_ln477_fu_256_p2_carry__0_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \icmp_ln465_reg_388_reg[0]_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    tmp_7_reg_330 : in STD_LOGIC;
    rev18_reg_373 : in STD_LOGIC;
    notrhs_i_reg_378 : in STD_LOGIC;
    push_4 : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    \mOutPtr_reg[0]_1\ : in STD_LOGIC;
    push_5 : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[7]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[6]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[5]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[4]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[3]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[2]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[1]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[0]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter1_p_0_0_014_i_reg_189_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[7]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[6]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[5]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[4]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[3]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[2]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[1]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[0]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter1_p_0_0_0_117_i_reg_180_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[7]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[6]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[5]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[4]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[3]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[2]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[1]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[0]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter1_p_0_0_0_220_i_reg_171_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end main_design_v_mix_0_0_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3;

architecture STRUCTURE of main_design_v_mix_0_0_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3 is
  signal add_ln465_fu_242_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal and_ln476_3_fu_292_p2 : STD_LOGIC;
  signal and_ln476_3_reg_392_pp0_iter1_reg : STD_LOGIC;
  signal \^and_ln476_3_reg_392_reg[0]_0\ : STD_LOGIC;
  signal ap_block_pp0_stage0_subdone : STD_LOGIC;
  signal ap_condition_160 : STD_LOGIC;
  signal ap_condition_162 : STD_LOGIC;
  signal ap_done_reg1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter2_i_1__0_n_9\ : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_0_0_014_i_reg_189 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp0_iter1_p_0_0_0_117_i_reg_180 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp0_iter1_p_0_0_0_220_i_reg_171 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189[0]_i_1_n_9\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189[1]_i_1_n_9\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189[2]_i_1_n_9\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189[3]_i_1_n_9\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189[4]_i_1_n_9\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189[5]_i_1_n_9\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189[6]_i_1_n_9\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189[7]_i_1_n_9\ : STD_LOGIC;
  signal ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp0_iter2_p_0_0_0_117_i_reg_180 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ap_phi_reg_pp0_iter2_p_0_0_0_117_i_reg_180[0]_i_1_n_9\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_p_0_0_0_117_i_reg_180[1]_i_1_n_9\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_p_0_0_0_117_i_reg_180[2]_i_1_n_9\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_p_0_0_0_117_i_reg_180[3]_i_1_n_9\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_p_0_0_0_117_i_reg_180[4]_i_1_n_9\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_p_0_0_0_117_i_reg_180[5]_i_1_n_9\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_p_0_0_0_117_i_reg_180[6]_i_1_n_9\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_p_0_0_0_117_i_reg_180[7]_i_1_n_9\ : STD_LOGIC;
  signal ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171[0]_i_1_n_9\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171[1]_i_1_n_9\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171[2]_i_1_n_9\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171[3]_i_1_n_9\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171[4]_i_1_n_9\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171[5]_i_1_n_9\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171[6]_i_1_n_9\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171[7]_i_1_n_9\ : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_10 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_11 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_12 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_15 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_16 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_17 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_18 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_19 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_20 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_21 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_22 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_23 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_24 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_25 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_26 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_27 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_28 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_29 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_30 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_31 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_32 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_33 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_34 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_35 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_36 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_37 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_38 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_39 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_40 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_41 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_42 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_9 : STD_LOGIC;
  signal grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_ready : STD_LOGIC;
  signal icmp_ln465_fu_236_p24_in : STD_LOGIC;
  signal \icmp_ln465_fu_236_p2_inferred__0/i__carry_n_10\ : STD_LOGIC;
  signal \icmp_ln465_fu_236_p2_inferred__0/i__carry_n_11\ : STD_LOGIC;
  signal \icmp_ln465_fu_236_p2_inferred__0/i__carry_n_12\ : STD_LOGIC;
  signal icmp_ln465_reg_388_pp0_iter1_reg : STD_LOGIC;
  signal \^icmp_ln465_reg_388_reg[0]_0\ : STD_LOGIC;
  signal icmp_ln477_fu_256_p2 : STD_LOGIC;
  signal \icmp_ln477_fu_256_p2_carry__0_i_1_n_9\ : STD_LOGIC;
  signal \icmp_ln477_fu_256_p2_carry__0_i_2_n_9\ : STD_LOGIC;
  signal \icmp_ln477_fu_256_p2_carry__0_i_5_n_9\ : STD_LOGIC;
  signal \icmp_ln477_fu_256_p2_carry__0_i_6_n_9\ : STD_LOGIC;
  signal \icmp_ln477_fu_256_p2_carry__0_n_10\ : STD_LOGIC;
  signal \icmp_ln477_fu_256_p2_carry__0_n_11\ : STD_LOGIC;
  signal \icmp_ln477_fu_256_p2_carry__0_n_12\ : STD_LOGIC;
  signal icmp_ln477_fu_256_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln477_fu_256_p2_carry_n_11 : STD_LOGIC;
  signal icmp_ln477_fu_256_p2_carry_n_12 : STD_LOGIC;
  signal icmp_ln477_fu_256_p2_carry_n_9 : STD_LOGIC;
  signal icmp_ln478_fu_268_p2 : STD_LOGIC;
  signal \icmp_ln478_fu_268_p2_carry__0_i_1_n_9\ : STD_LOGIC;
  signal \icmp_ln478_fu_268_p2_carry__0_i_2_n_9\ : STD_LOGIC;
  signal \icmp_ln478_fu_268_p2_carry__0_i_5_n_9\ : STD_LOGIC;
  signal \icmp_ln478_fu_268_p2_carry__0_i_6_n_9\ : STD_LOGIC;
  signal \icmp_ln478_fu_268_p2_carry__0_n_10\ : STD_LOGIC;
  signal \icmp_ln478_fu_268_p2_carry__0_n_11\ : STD_LOGIC;
  signal \icmp_ln478_fu_268_p2_carry__0_n_12\ : STD_LOGIC;
  signal \icmp_ln478_fu_268_p2_carry__0_n_9\ : STD_LOGIC;
  signal \icmp_ln478_fu_268_p2_carry__1_i_1_n_9\ : STD_LOGIC;
  signal icmp_ln478_fu_268_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln478_fu_268_p2_carry_n_11 : STD_LOGIC;
  signal icmp_ln478_fu_268_p2_carry_n_12 : STD_LOGIC;
  signal icmp_ln478_fu_268_p2_carry_n_9 : STD_LOGIC;
  signal \mOutPtr[0]_i_2__4_n_9\ : STD_LOGIC;
  signal \^p_6_in_0\ : STD_LOGIC;
  signal \^p_9_in_1\ : STD_LOGIC;
  signal \x_fu_88_reg_n_9_[0]\ : STD_LOGIC;
  signal \x_fu_88_reg_n_9_[10]\ : STD_LOGIC;
  signal \x_fu_88_reg_n_9_[11]\ : STD_LOGIC;
  signal \x_fu_88_reg_n_9_[1]\ : STD_LOGIC;
  signal \x_fu_88_reg_n_9_[2]\ : STD_LOGIC;
  signal \x_fu_88_reg_n_9_[3]\ : STD_LOGIC;
  signal \x_fu_88_reg_n_9_[4]\ : STD_LOGIC;
  signal \x_fu_88_reg_n_9_[5]\ : STD_LOGIC;
  signal \x_fu_88_reg_n_9_[6]\ : STD_LOGIC;
  signal \x_fu_88_reg_n_9_[7]\ : STD_LOGIC;
  signal \x_fu_88_reg_n_9_[8]\ : STD_LOGIC;
  signal \x_fu_88_reg_n_9_[9]\ : STD_LOGIC;
  signal \NLW_icmp_ln465_fu_236_p2_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln477_fu_256_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln477_fu_256_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln478_fu_268_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln478_fu_268_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln478_fu_268_p2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_icmp_ln478_fu_268_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG[0][23]_i_1__6\ : label is "soft_lutpair824";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter2_i_1__0\ : label is "soft_lutpair824";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of icmp_ln477_fu_256_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln477_fu_256_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln478_fu_268_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln478_fu_268_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln478_fu_268_p2_carry__1\ : label is 11;
begin
  \and_ln476_3_reg_392_reg[0]_0\ <= \^and_ln476_3_reg_392_reg[0]_0\;
  \icmp_ln465_reg_388_reg[0]_0\ <= \^icmp_ln465_reg_388_reg[0]_0\;
  p_6_in_0 <= \^p_6_in_0\;
  p_9_in_1 <= \^p_9_in_1\;
\SRL_SIG[0][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189(0),
      I1 => icmp_ln465_reg_388_pp0_iter1_reg,
      I2 => and_ln476_3_reg_392_pp0_iter1_reg,
      I3 => ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218(0),
      O => \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_0\(0)
    );
\SRL_SIG[0][10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_p_0_0_0_117_i_reg_180(2),
      I1 => icmp_ln465_reg_388_pp0_iter1_reg,
      I2 => and_ln476_3_reg_392_pp0_iter1_reg,
      I3 => ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208(2),
      O => \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_0\(10)
    );
\SRL_SIG[0][11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_p_0_0_0_117_i_reg_180(3),
      I1 => icmp_ln465_reg_388_pp0_iter1_reg,
      I2 => and_ln476_3_reg_392_pp0_iter1_reg,
      I3 => ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208(3),
      O => \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_0\(11)
    );
\SRL_SIG[0][12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_p_0_0_0_117_i_reg_180(4),
      I1 => icmp_ln465_reg_388_pp0_iter1_reg,
      I2 => and_ln476_3_reg_392_pp0_iter1_reg,
      I3 => ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208(4),
      O => \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_0\(12)
    );
\SRL_SIG[0][13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_p_0_0_0_117_i_reg_180(5),
      I1 => icmp_ln465_reg_388_pp0_iter1_reg,
      I2 => and_ln476_3_reg_392_pp0_iter1_reg,
      I3 => ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208(5),
      O => \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_0\(13)
    );
\SRL_SIG[0][14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_p_0_0_0_117_i_reg_180(6),
      I1 => icmp_ln465_reg_388_pp0_iter1_reg,
      I2 => and_ln476_3_reg_392_pp0_iter1_reg,
      I3 => ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208(6),
      O => \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_0\(14)
    );
\SRL_SIG[0][15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_p_0_0_0_117_i_reg_180(7),
      I1 => icmp_ln465_reg_388_pp0_iter1_reg,
      I2 => and_ln476_3_reg_392_pp0_iter1_reg,
      I3 => ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208(7),
      O => \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_0\(15)
    );
\SRL_SIG[0][16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171(0),
      I1 => icmp_ln465_reg_388_pp0_iter1_reg,
      I2 => and_ln476_3_reg_392_pp0_iter1_reg,
      I3 => ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198(0),
      O => \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_0\(16)
    );
\SRL_SIG[0][17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171(1),
      I1 => icmp_ln465_reg_388_pp0_iter1_reg,
      I2 => and_ln476_3_reg_392_pp0_iter1_reg,
      I3 => ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198(1),
      O => \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_0\(17)
    );
\SRL_SIG[0][18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171(2),
      I1 => icmp_ln465_reg_388_pp0_iter1_reg,
      I2 => and_ln476_3_reg_392_pp0_iter1_reg,
      I3 => ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198(2),
      O => \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_0\(18)
    );
\SRL_SIG[0][19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171(3),
      I1 => icmp_ln465_reg_388_pp0_iter1_reg,
      I2 => and_ln476_3_reg_392_pp0_iter1_reg,
      I3 => ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198(3),
      O => \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_0\(19)
    );
\SRL_SIG[0][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189(1),
      I1 => icmp_ln465_reg_388_pp0_iter1_reg,
      I2 => and_ln476_3_reg_392_pp0_iter1_reg,
      I3 => ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218(1),
      O => \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_0\(1)
    );
\SRL_SIG[0][20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171(4),
      I1 => icmp_ln465_reg_388_pp0_iter1_reg,
      I2 => and_ln476_3_reg_392_pp0_iter1_reg,
      I3 => ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198(4),
      O => \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_0\(20)
    );
\SRL_SIG[0][21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171(5),
      I1 => icmp_ln465_reg_388_pp0_iter1_reg,
      I2 => and_ln476_3_reg_392_pp0_iter1_reg,
      I3 => ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198(5),
      O => \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_0\(21)
    );
\SRL_SIG[0][22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171(6),
      I1 => icmp_ln465_reg_388_pp0_iter1_reg,
      I2 => and_ln476_3_reg_392_pp0_iter1_reg,
      I3 => ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198(6),
      O => \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_0\(22)
    );
\SRL_SIG[0][23]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => outLayer1_full_n,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => \ap_CS_fsm_reg[3]_0\(2),
      I3 => flow_control_loop_pipe_sequential_init_U_n_10,
      O => E(0)
    );
\SRL_SIG[0][23]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171(7),
      I1 => icmp_ln465_reg_388_pp0_iter1_reg,
      I2 => and_ln476_3_reg_392_pp0_iter1_reg,
      I3 => ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198(7),
      O => \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_0\(23)
    );
\SRL_SIG[0][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189(2),
      I1 => icmp_ln465_reg_388_pp0_iter1_reg,
      I2 => and_ln476_3_reg_392_pp0_iter1_reg,
      I3 => ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218(2),
      O => \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_0\(2)
    );
\SRL_SIG[0][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189(3),
      I1 => icmp_ln465_reg_388_pp0_iter1_reg,
      I2 => and_ln476_3_reg_392_pp0_iter1_reg,
      I3 => ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218(3),
      O => \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_0\(3)
    );
\SRL_SIG[0][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189(4),
      I1 => icmp_ln465_reg_388_pp0_iter1_reg,
      I2 => and_ln476_3_reg_392_pp0_iter1_reg,
      I3 => ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218(4),
      O => \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_0\(4)
    );
\SRL_SIG[0][5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189(5),
      I1 => icmp_ln465_reg_388_pp0_iter1_reg,
      I2 => and_ln476_3_reg_392_pp0_iter1_reg,
      I3 => ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218(5),
      O => \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_0\(5)
    );
\SRL_SIG[0][6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189(6),
      I1 => icmp_ln465_reg_388_pp0_iter1_reg,
      I2 => and_ln476_3_reg_392_pp0_iter1_reg,
      I3 => ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218(6),
      O => \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_0\(6)
    );
\SRL_SIG[0][7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189(7),
      I1 => icmp_ln465_reg_388_pp0_iter1_reg,
      I2 => and_ln476_3_reg_392_pp0_iter1_reg,
      I3 => ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218(7),
      O => \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_0\(7)
    );
\SRL_SIG[0][8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_p_0_0_0_117_i_reg_180(0),
      I1 => icmp_ln465_reg_388_pp0_iter1_reg,
      I2 => and_ln476_3_reg_392_pp0_iter1_reg,
      I3 => ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208(0),
      O => \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_0\(8)
    );
\SRL_SIG[0][9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_p_0_0_0_117_i_reg_180(1),
      I1 => icmp_ln465_reg_388_pp0_iter1_reg,
      I2 => and_ln476_3_reg_392_pp0_iter1_reg,
      I3 => ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208(1),
      O => \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_0\(9)
    );
\addr[0]_i_2__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FF000000000000"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]_0\(2),
      I1 => ap_condition_162,
      I2 => \^icmp_ln465_reg_388_reg[0]_0\,
      I3 => \^and_ln476_3_reg_392_reg[0]_0\,
      I4 => push_5,
      I5 => srcLayer1x_empty_n,
      O => addr110_out_2
    );
\addr[0]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FF000000000000"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]_0\(2),
      I1 => ap_condition_162,
      I2 => \^icmp_ln465_reg_388_reg[0]_0\,
      I3 => empty_reg_315,
      I4 => push_4,
      I5 => outLayer0_empty_n,
      O => addr110_out
    );
\and_ln476_3_reg_392_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^and_ln476_3_reg_392_reg[0]_0\,
      Q => and_ln476_3_reg_392_pp0_iter1_reg,
      R => '0'
    );
\and_ln476_3_reg_392_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => and_ln476_3_fu_292_p2,
      Q => \^and_ln476_3_reg_392_reg[0]_0\,
      R => '0'
    );
\ap_CS_fsm[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg,
      I1 => flow_control_loop_pipe_sequential_init_U_n_10,
      O => ap_done_reg1
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_11,
      Q => ap_enable_reg_pp0_iter1,
      R => '0'
    );
\ap_enable_reg_pp0_iter2_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => flow_control_loop_pipe_sequential_init_U_n_10,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_enable_reg_pp0_iter2,
      O => \ap_enable_reg_pp0_iter2_i_1__0_n_9\
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter2_i_1__0_n_9\,
      Q => ap_enable_reg_pp0_iter2,
      R => ap_done_cache_reg
    );
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_ready,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
\ap_phi_reg_pp0_iter1_p_0_0_014_i_reg_189[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg,
      I1 => flow_control_loop_pipe_sequential_init_U_n_10,
      O => ap_condition_160
    );
\ap_phi_reg_pp0_iter1_p_0_0_014_i_reg_189_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_160,
      D => \ap_phi_reg_pp0_iter1_p_0_0_014_i_reg_189_reg[7]_0\(0),
      Q => ap_phi_reg_pp0_iter1_p_0_0_014_i_reg_189(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_p_0_0_014_i_reg_189_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_160,
      D => \ap_phi_reg_pp0_iter1_p_0_0_014_i_reg_189_reg[7]_0\(1),
      Q => ap_phi_reg_pp0_iter1_p_0_0_014_i_reg_189(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_p_0_0_014_i_reg_189_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_160,
      D => \ap_phi_reg_pp0_iter1_p_0_0_014_i_reg_189_reg[7]_0\(2),
      Q => ap_phi_reg_pp0_iter1_p_0_0_014_i_reg_189(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_p_0_0_014_i_reg_189_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_160,
      D => \ap_phi_reg_pp0_iter1_p_0_0_014_i_reg_189_reg[7]_0\(3),
      Q => ap_phi_reg_pp0_iter1_p_0_0_014_i_reg_189(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_p_0_0_014_i_reg_189_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_160,
      D => \ap_phi_reg_pp0_iter1_p_0_0_014_i_reg_189_reg[7]_0\(4),
      Q => ap_phi_reg_pp0_iter1_p_0_0_014_i_reg_189(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_p_0_0_014_i_reg_189_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_160,
      D => \ap_phi_reg_pp0_iter1_p_0_0_014_i_reg_189_reg[7]_0\(5),
      Q => ap_phi_reg_pp0_iter1_p_0_0_014_i_reg_189(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_p_0_0_014_i_reg_189_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_160,
      D => \ap_phi_reg_pp0_iter1_p_0_0_014_i_reg_189_reg[7]_0\(6),
      Q => ap_phi_reg_pp0_iter1_p_0_0_014_i_reg_189(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_p_0_0_014_i_reg_189_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_160,
      D => \ap_phi_reg_pp0_iter1_p_0_0_014_i_reg_189_reg[7]_0\(7),
      Q => ap_phi_reg_pp0_iter1_p_0_0_014_i_reg_189(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_p_0_0_0_117_i_reg_180_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_160,
      D => \ap_phi_reg_pp0_iter1_p_0_0_0_117_i_reg_180_reg[7]_0\(0),
      Q => ap_phi_reg_pp0_iter1_p_0_0_0_117_i_reg_180(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_p_0_0_0_117_i_reg_180_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_160,
      D => \ap_phi_reg_pp0_iter1_p_0_0_0_117_i_reg_180_reg[7]_0\(1),
      Q => ap_phi_reg_pp0_iter1_p_0_0_0_117_i_reg_180(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_p_0_0_0_117_i_reg_180_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_160,
      D => \ap_phi_reg_pp0_iter1_p_0_0_0_117_i_reg_180_reg[7]_0\(2),
      Q => ap_phi_reg_pp0_iter1_p_0_0_0_117_i_reg_180(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_p_0_0_0_117_i_reg_180_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_160,
      D => \ap_phi_reg_pp0_iter1_p_0_0_0_117_i_reg_180_reg[7]_0\(3),
      Q => ap_phi_reg_pp0_iter1_p_0_0_0_117_i_reg_180(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_p_0_0_0_117_i_reg_180_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_160,
      D => \ap_phi_reg_pp0_iter1_p_0_0_0_117_i_reg_180_reg[7]_0\(4),
      Q => ap_phi_reg_pp0_iter1_p_0_0_0_117_i_reg_180(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_p_0_0_0_117_i_reg_180_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_160,
      D => \ap_phi_reg_pp0_iter1_p_0_0_0_117_i_reg_180_reg[7]_0\(5),
      Q => ap_phi_reg_pp0_iter1_p_0_0_0_117_i_reg_180(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_p_0_0_0_117_i_reg_180_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_160,
      D => \ap_phi_reg_pp0_iter1_p_0_0_0_117_i_reg_180_reg[7]_0\(6),
      Q => ap_phi_reg_pp0_iter1_p_0_0_0_117_i_reg_180(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_p_0_0_0_117_i_reg_180_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_160,
      D => \ap_phi_reg_pp0_iter1_p_0_0_0_117_i_reg_180_reg[7]_0\(7),
      Q => ap_phi_reg_pp0_iter1_p_0_0_0_117_i_reg_180(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_p_0_0_0_220_i_reg_171_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_160,
      D => \ap_phi_reg_pp0_iter1_p_0_0_0_220_i_reg_171_reg[7]_0\(0),
      Q => ap_phi_reg_pp0_iter1_p_0_0_0_220_i_reg_171(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_p_0_0_0_220_i_reg_171_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_160,
      D => \ap_phi_reg_pp0_iter1_p_0_0_0_220_i_reg_171_reg[7]_0\(1),
      Q => ap_phi_reg_pp0_iter1_p_0_0_0_220_i_reg_171(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_p_0_0_0_220_i_reg_171_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_160,
      D => \ap_phi_reg_pp0_iter1_p_0_0_0_220_i_reg_171_reg[7]_0\(2),
      Q => ap_phi_reg_pp0_iter1_p_0_0_0_220_i_reg_171(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_p_0_0_0_220_i_reg_171_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_160,
      D => \ap_phi_reg_pp0_iter1_p_0_0_0_220_i_reg_171_reg[7]_0\(3),
      Q => ap_phi_reg_pp0_iter1_p_0_0_0_220_i_reg_171(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_p_0_0_0_220_i_reg_171_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_160,
      D => \ap_phi_reg_pp0_iter1_p_0_0_0_220_i_reg_171_reg[7]_0\(4),
      Q => ap_phi_reg_pp0_iter1_p_0_0_0_220_i_reg_171(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_p_0_0_0_220_i_reg_171_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_160,
      D => \ap_phi_reg_pp0_iter1_p_0_0_0_220_i_reg_171_reg[7]_0\(5),
      Q => ap_phi_reg_pp0_iter1_p_0_0_0_220_i_reg_171(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_p_0_0_0_220_i_reg_171_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_160,
      D => \ap_phi_reg_pp0_iter1_p_0_0_0_220_i_reg_171_reg[7]_0\(6),
      Q => ap_phi_reg_pp0_iter1_p_0_0_0_220_i_reg_171(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_p_0_0_0_220_i_reg_171_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_160,
      D => \ap_phi_reg_pp0_iter1_p_0_0_0_220_i_reg_171_reg[7]_0\(7),
      Q => ap_phi_reg_pp0_iter1_p_0_0_0_220_i_reg_171(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => flow_control_loop_pipe_sequential_init_U_n_10,
      O => ap_condition_162
    );
\ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_162,
      D => \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[0]_0\,
      Q => ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_162,
      D => \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[1]_0\,
      Q => ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_162,
      D => \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[2]_0\,
      Q => ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_162,
      D => \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[3]_0\,
      Q => ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_162,
      D => \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[4]_0\,
      Q => ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_162,
      D => \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[5]_0\,
      Q => ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_162,
      D => \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[6]_0\,
      Q => ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_162,
      D => \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[7]_0\,
      Q => ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABA8ABABA8A8A"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_p_0_0_014_i_reg_189(0),
      I1 => \^icmp_ln465_reg_388_reg[0]_0\,
      I2 => empty_reg_315,
      I3 => \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_1\(0),
      I4 => \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_2\(0),
      I5 => \ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189_reg[7]_0\,
      O => \ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189[0]_i_1_n_9\
    );
\ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABA8ABABA8A8A"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_p_0_0_014_i_reg_189(1),
      I1 => \^icmp_ln465_reg_388_reg[0]_0\,
      I2 => empty_reg_315,
      I3 => \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_1\(1),
      I4 => \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_2\(1),
      I5 => \ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189_reg[7]_0\,
      O => \ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189[1]_i_1_n_9\
    );
\ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABA8ABABA8A8A"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_p_0_0_014_i_reg_189(2),
      I1 => \^icmp_ln465_reg_388_reg[0]_0\,
      I2 => empty_reg_315,
      I3 => \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_1\(2),
      I4 => \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_2\(2),
      I5 => \ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189_reg[7]_0\,
      O => \ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189[2]_i_1_n_9\
    );
\ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABA8ABABA8A8A"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_p_0_0_014_i_reg_189(3),
      I1 => \^icmp_ln465_reg_388_reg[0]_0\,
      I2 => empty_reg_315,
      I3 => \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_1\(3),
      I4 => \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_2\(3),
      I5 => \ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189_reg[7]_0\,
      O => \ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189[3]_i_1_n_9\
    );
\ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABA8ABABA8A8A"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_p_0_0_014_i_reg_189(4),
      I1 => \^icmp_ln465_reg_388_reg[0]_0\,
      I2 => empty_reg_315,
      I3 => \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_1\(4),
      I4 => \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_2\(4),
      I5 => \ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189_reg[7]_0\,
      O => \ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189[4]_i_1_n_9\
    );
\ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABA8ABABA8A8A"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_p_0_0_014_i_reg_189(5),
      I1 => \^icmp_ln465_reg_388_reg[0]_0\,
      I2 => empty_reg_315,
      I3 => \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_1\(5),
      I4 => \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_2\(5),
      I5 => \ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189_reg[7]_0\,
      O => \ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189[5]_i_1_n_9\
    );
\ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABA8ABABA8A8A"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_p_0_0_014_i_reg_189(6),
      I1 => \^icmp_ln465_reg_388_reg[0]_0\,
      I2 => empty_reg_315,
      I3 => \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_1\(6),
      I4 => \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_2\(6),
      I5 => \ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189_reg[7]_0\,
      O => \ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189[6]_i_1_n_9\
    );
\ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABA8ABABA8A8A"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_p_0_0_014_i_reg_189(7),
      I1 => \^icmp_ln465_reg_388_reg[0]_0\,
      I2 => empty_reg_315,
      I3 => \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_1\(7),
      I4 => \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_2\(7),
      I5 => \ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189_reg[7]_0\,
      O => \ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189[7]_i_1_n_9\
    );
\ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_162,
      D => \ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189[0]_i_1_n_9\,
      Q => ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_162,
      D => \ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189[1]_i_1_n_9\,
      Q => ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_162,
      D => \ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189[2]_i_1_n_9\,
      Q => ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_162,
      D => \ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189[3]_i_1_n_9\,
      Q => ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_162,
      D => \ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189[4]_i_1_n_9\,
      Q => ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_162,
      D => \ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189[5]_i_1_n_9\,
      Q => ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_162,
      D => \ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189[6]_i_1_n_9\,
      Q => ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_162,
      D => \ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189[7]_i_1_n_9\,
      Q => ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_162,
      D => \ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[0]_0\,
      Q => ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_162,
      D => \ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[1]_0\,
      Q => ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_162,
      D => \ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[2]_0\,
      Q => ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_162,
      D => \ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[3]_0\,
      Q => ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_162,
      D => \ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[4]_0\,
      Q => ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_162,
      D => \ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[5]_0\,
      Q => ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_162,
      D => \ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[6]_0\,
      Q => ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_162,
      D => \ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[7]_0\,
      Q => ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_117_i_reg_180[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABA8ABABA8A8A"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_p_0_0_0_117_i_reg_180(0),
      I1 => \^icmp_ln465_reg_388_reg[0]_0\,
      I2 => empty_reg_315,
      I3 => \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_1\(8),
      I4 => \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_2\(8),
      I5 => \ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189_reg[7]_0\,
      O => \ap_phi_reg_pp0_iter2_p_0_0_0_117_i_reg_180[0]_i_1_n_9\
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_117_i_reg_180[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABA8ABABA8A8A"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_p_0_0_0_117_i_reg_180(1),
      I1 => \^icmp_ln465_reg_388_reg[0]_0\,
      I2 => empty_reg_315,
      I3 => \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_1\(9),
      I4 => \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_2\(9),
      I5 => \ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189_reg[7]_0\,
      O => \ap_phi_reg_pp0_iter2_p_0_0_0_117_i_reg_180[1]_i_1_n_9\
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_117_i_reg_180[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABA8ABABA8A8A"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_p_0_0_0_117_i_reg_180(2),
      I1 => \^icmp_ln465_reg_388_reg[0]_0\,
      I2 => empty_reg_315,
      I3 => \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_1\(10),
      I4 => \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_2\(10),
      I5 => \ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189_reg[7]_0\,
      O => \ap_phi_reg_pp0_iter2_p_0_0_0_117_i_reg_180[2]_i_1_n_9\
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_117_i_reg_180[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABA8ABABA8A8A"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_p_0_0_0_117_i_reg_180(3),
      I1 => \^icmp_ln465_reg_388_reg[0]_0\,
      I2 => empty_reg_315,
      I3 => \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_1\(11),
      I4 => \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_2\(11),
      I5 => \ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189_reg[7]_0\,
      O => \ap_phi_reg_pp0_iter2_p_0_0_0_117_i_reg_180[3]_i_1_n_9\
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_117_i_reg_180[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABA8ABABA8A8A"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_p_0_0_0_117_i_reg_180(4),
      I1 => \^icmp_ln465_reg_388_reg[0]_0\,
      I2 => empty_reg_315,
      I3 => \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_1\(12),
      I4 => \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_2\(12),
      I5 => \ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189_reg[7]_0\,
      O => \ap_phi_reg_pp0_iter2_p_0_0_0_117_i_reg_180[4]_i_1_n_9\
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_117_i_reg_180[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABA8ABABA8A8A"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_p_0_0_0_117_i_reg_180(5),
      I1 => \^icmp_ln465_reg_388_reg[0]_0\,
      I2 => empty_reg_315,
      I3 => \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_1\(13),
      I4 => \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_2\(13),
      I5 => \ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189_reg[7]_0\,
      O => \ap_phi_reg_pp0_iter2_p_0_0_0_117_i_reg_180[5]_i_1_n_9\
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_117_i_reg_180[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABA8ABABA8A8A"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_p_0_0_0_117_i_reg_180(6),
      I1 => \^icmp_ln465_reg_388_reg[0]_0\,
      I2 => empty_reg_315,
      I3 => \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_1\(14),
      I4 => \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_2\(14),
      I5 => \ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189_reg[7]_0\,
      O => \ap_phi_reg_pp0_iter2_p_0_0_0_117_i_reg_180[6]_i_1_n_9\
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_117_i_reg_180[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABA8ABABA8A8A"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_p_0_0_0_117_i_reg_180(7),
      I1 => \^icmp_ln465_reg_388_reg[0]_0\,
      I2 => empty_reg_315,
      I3 => \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_1\(15),
      I4 => \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_2\(15),
      I5 => \ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189_reg[7]_0\,
      O => \ap_phi_reg_pp0_iter2_p_0_0_0_117_i_reg_180[7]_i_1_n_9\
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_117_i_reg_180_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_162,
      D => \ap_phi_reg_pp0_iter2_p_0_0_0_117_i_reg_180[0]_i_1_n_9\,
      Q => ap_phi_reg_pp0_iter2_p_0_0_0_117_i_reg_180(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_117_i_reg_180_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_162,
      D => \ap_phi_reg_pp0_iter2_p_0_0_0_117_i_reg_180[1]_i_1_n_9\,
      Q => ap_phi_reg_pp0_iter2_p_0_0_0_117_i_reg_180(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_117_i_reg_180_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_162,
      D => \ap_phi_reg_pp0_iter2_p_0_0_0_117_i_reg_180[2]_i_1_n_9\,
      Q => ap_phi_reg_pp0_iter2_p_0_0_0_117_i_reg_180(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_117_i_reg_180_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_162,
      D => \ap_phi_reg_pp0_iter2_p_0_0_0_117_i_reg_180[3]_i_1_n_9\,
      Q => ap_phi_reg_pp0_iter2_p_0_0_0_117_i_reg_180(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_117_i_reg_180_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_162,
      D => \ap_phi_reg_pp0_iter2_p_0_0_0_117_i_reg_180[4]_i_1_n_9\,
      Q => ap_phi_reg_pp0_iter2_p_0_0_0_117_i_reg_180(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_117_i_reg_180_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_162,
      D => \ap_phi_reg_pp0_iter2_p_0_0_0_117_i_reg_180[5]_i_1_n_9\,
      Q => ap_phi_reg_pp0_iter2_p_0_0_0_117_i_reg_180(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_117_i_reg_180_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_162,
      D => \ap_phi_reg_pp0_iter2_p_0_0_0_117_i_reg_180[6]_i_1_n_9\,
      Q => ap_phi_reg_pp0_iter2_p_0_0_0_117_i_reg_180(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_117_i_reg_180_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_162,
      D => \ap_phi_reg_pp0_iter2_p_0_0_0_117_i_reg_180[7]_i_1_n_9\,
      Q => ap_phi_reg_pp0_iter2_p_0_0_0_117_i_reg_180(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_162,
      D => \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[0]_0\,
      Q => ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_162,
      D => \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[1]_0\,
      Q => ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_162,
      D => \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[2]_0\,
      Q => ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_162,
      D => \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[3]_0\,
      Q => ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_162,
      D => \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[4]_0\,
      Q => ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_162,
      D => \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[5]_0\,
      Q => ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_162,
      D => \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[6]_0\,
      Q => ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_162,
      D => \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[7]_0\,
      Q => ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABA8ABABA8A8A"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_p_0_0_0_220_i_reg_171(0),
      I1 => \^icmp_ln465_reg_388_reg[0]_0\,
      I2 => empty_reg_315,
      I3 => \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_1\(16),
      I4 => \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_2\(16),
      I5 => \ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189_reg[7]_0\,
      O => \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171[0]_i_1_n_9\
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABA8ABABA8A8A"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_p_0_0_0_220_i_reg_171(1),
      I1 => \^icmp_ln465_reg_388_reg[0]_0\,
      I2 => empty_reg_315,
      I3 => \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_1\(17),
      I4 => \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_2\(17),
      I5 => \ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189_reg[7]_0\,
      O => \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171[1]_i_1_n_9\
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABA8ABABA8A8A"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_p_0_0_0_220_i_reg_171(2),
      I1 => \^icmp_ln465_reg_388_reg[0]_0\,
      I2 => empty_reg_315,
      I3 => \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_1\(18),
      I4 => \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_2\(18),
      I5 => \ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189_reg[7]_0\,
      O => \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171[2]_i_1_n_9\
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABA8ABABA8A8A"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_p_0_0_0_220_i_reg_171(3),
      I1 => \^icmp_ln465_reg_388_reg[0]_0\,
      I2 => empty_reg_315,
      I3 => \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_1\(19),
      I4 => \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_2\(19),
      I5 => \ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189_reg[7]_0\,
      O => \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171[3]_i_1_n_9\
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABA8ABABA8A8A"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_p_0_0_0_220_i_reg_171(4),
      I1 => \^icmp_ln465_reg_388_reg[0]_0\,
      I2 => empty_reg_315,
      I3 => \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_1\(20),
      I4 => \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_2\(20),
      I5 => \ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189_reg[7]_0\,
      O => \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171[4]_i_1_n_9\
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABA8ABABA8A8A"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_p_0_0_0_220_i_reg_171(5),
      I1 => \^icmp_ln465_reg_388_reg[0]_0\,
      I2 => empty_reg_315,
      I3 => \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_1\(21),
      I4 => \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_2\(21),
      I5 => \ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189_reg[7]_0\,
      O => \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171[5]_i_1_n_9\
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABA8ABABA8A8A"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_p_0_0_0_220_i_reg_171(6),
      I1 => \^icmp_ln465_reg_388_reg[0]_0\,
      I2 => empty_reg_315,
      I3 => \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_1\(22),
      I4 => \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_2\(22),
      I5 => \ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189_reg[7]_0\,
      O => \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171[6]_i_1_n_9\
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABA8ABABA8A8A"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_p_0_0_0_220_i_reg_171(7),
      I1 => \^icmp_ln465_reg_388_reg[0]_0\,
      I2 => empty_reg_315,
      I3 => \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_1\(23),
      I4 => \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_2\(23),
      I5 => \ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189_reg[7]_0\,
      O => \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171[7]_i_1_n_9\
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_162,
      D => \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171[0]_i_1_n_9\,
      Q => ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_162,
      D => \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171[1]_i_1_n_9\,
      Q => ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_162,
      D => \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171[2]_i_1_n_9\,
      Q => ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_162,
      D => \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171[3]_i_1_n_9\,
      Q => ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_162,
      D => \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171[4]_i_1_n_9\,
      Q => ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_162,
      D => \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171[5]_i_1_n_9\,
      Q => ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_162,
      D => \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171[6]_i_1_n_9\,
      Q => ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_162,
      D => \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171[7]_i_1_n_9\,
      Q => ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171(7),
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_63
     port map (
      CO(0) => icmp_ln465_fu_236_p24_in,
      D(1 downto 0) => D(1 downto 0),
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_15,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_16,
      E(0) => flow_control_loop_pipe_sequential_init_U_n_9,
      Q(11 downto 0) => Q(11 downto 0),
      S(1) => flow_control_loop_pipe_sequential_init_U_n_17,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_18,
      SR(0) => flow_control_loop_pipe_sequential_init_U_n_12,
      \add71_i_reg_365_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_27,
      \add71_i_reg_365_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_28,
      \add71_i_reg_365_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_29,
      \add71_i_reg_365_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_30,
      and_ln476_3_fu_292_p2 => and_ln476_3_fu_292_p2,
      \and_ln476_3_reg_392_reg[0]\(0) => icmp_ln478_fu_268_p2,
      \and_ln476_3_reg_392_reg[0]_0\(0) => icmp_ln477_fu_256_p2,
      \ap_CS_fsm_reg[3]\(2 downto 0) => \ap_CS_fsm_reg[3]_0\(2 downto 0),
      ap_clk => ap_clk,
      ap_done_cache_reg_0 => ap_done_cache_reg,
      ap_done_reg1 => ap_done_reg1,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter1_reg => flow_control_loop_pipe_sequential_init_U_n_11,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_loop_exit_ready_pp0_iter1_reg => ap_loop_exit_ready_pp0_iter1_reg,
      ap_rst_n => ap_rst_n,
      empty_reg_315 => empty_reg_315,
      full_n_reg => flow_control_loop_pipe_sequential_init_U_n_10,
      grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_ready => grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_ready,
      grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg => grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg,
      grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg_reg(3) => flow_control_loop_pipe_sequential_init_U_n_35,
      grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg_reg(2) => flow_control_loop_pipe_sequential_init_U_n_36,
      grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg_reg(1) => flow_control_loop_pipe_sequential_init_U_n_37,
      grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg_reg(0) => flow_control_loop_pipe_sequential_init_U_n_38,
      grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg_reg_0 => grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg_reg,
      grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg_reg_1(0) => CO(0),
      \icmp_ln465_reg_388[0]_i_2_0\ => \^icmp_ln465_reg_388_reg[0]_0\,
      \icmp_ln465_reg_388[0]_i_2_1\ => \^and_ln476_3_reg_392_reg[0]_0\,
      \icmp_ln465_reg_388_reg[0]\(11 downto 0) => \icmp_ln465_reg_388_reg[0]_1\(11 downto 0),
      \icmp_ln477_fu_256_p2_carry__0\(11 downto 0) => \icmp_ln477_fu_256_p2_carry__0_0\(11 downto 0),
      \layerStartX_reg_309_reg[11]\(1) => flow_control_loop_pipe_sequential_init_U_n_19,
      \layerStartX_reg_309_reg[11]\(0) => flow_control_loop_pipe_sequential_init_U_n_20,
      notrhs_i_reg_378 => notrhs_i_reg_378,
      outLayer0_empty_n => outLayer0_empty_n,
      outLayer1_full_n => outLayer1_full_n,
      rev18_reg_373 => rev18_reg_373,
      srcLayer1x_empty_n => srcLayer1x_empty_n,
      tmp_7_reg_330 => tmp_7_reg_330,
      \trunc_ln1812_4_reg_1036_reg[9]\(3) => flow_control_loop_pipe_sequential_init_U_n_23,
      \trunc_ln1812_4_reg_1036_reg[9]\(2) => flow_control_loop_pipe_sequential_init_U_n_24,
      \trunc_ln1812_4_reg_1036_reg[9]\(1) => flow_control_loop_pipe_sequential_init_U_n_25,
      \trunc_ln1812_4_reg_1036_reg[9]\(0) => flow_control_loop_pipe_sequential_init_U_n_26,
      \x_fu_88_reg[11]\(1) => flow_control_loop_pipe_sequential_init_U_n_21,
      \x_fu_88_reg[11]\(0) => flow_control_loop_pipe_sequential_init_U_n_22,
      \x_fu_88_reg[11]_0\(11 downto 0) => add_ln465_fu_242_p2(11 downto 0),
      \x_fu_88_reg[11]_1\(11) => \x_fu_88_reg_n_9_[11]\,
      \x_fu_88_reg[11]_1\(10) => \x_fu_88_reg_n_9_[10]\,
      \x_fu_88_reg[11]_1\(9) => \x_fu_88_reg_n_9_[9]\,
      \x_fu_88_reg[11]_1\(8) => \x_fu_88_reg_n_9_[8]\,
      \x_fu_88_reg[11]_1\(7) => \x_fu_88_reg_n_9_[7]\,
      \x_fu_88_reg[11]_1\(6) => \x_fu_88_reg_n_9_[6]\,
      \x_fu_88_reg[11]_1\(5) => \x_fu_88_reg_n_9_[5]\,
      \x_fu_88_reg[11]_1\(4) => \x_fu_88_reg_n_9_[4]\,
      \x_fu_88_reg[11]_1\(3) => \x_fu_88_reg_n_9_[3]\,
      \x_fu_88_reg[11]_1\(2) => \x_fu_88_reg_n_9_[2]\,
      \x_fu_88_reg[11]_1\(1) => \x_fu_88_reg_n_9_[1]\,
      \x_fu_88_reg[11]_1\(0) => \x_fu_88_reg_n_9_[0]\,
      \x_fu_88_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_31,
      \x_fu_88_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_32,
      \x_fu_88_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_33,
      \x_fu_88_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_34,
      \x_fu_88_reg[7]_0\(3) => flow_control_loop_pipe_sequential_init_U_n_39,
      \x_fu_88_reg[7]_0\(2) => flow_control_loop_pipe_sequential_init_U_n_40,
      \x_fu_88_reg[7]_0\(1) => flow_control_loop_pipe_sequential_init_U_n_41,
      \x_fu_88_reg[7]_0\(0) => flow_control_loop_pipe_sequential_init_U_n_42
    );
\icmp_ln465_fu_236_p2_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln465_fu_236_p24_in,
      CO(2) => \icmp_ln465_fu_236_p2_inferred__0/i__carry_n_10\,
      CO(1) => \icmp_ln465_fu_236_p2_inferred__0/i__carry_n_11\,
      CO(0) => \icmp_ln465_fu_236_p2_inferred__0/i__carry_n_12\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln465_fu_236_p2_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_23,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_24,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_25,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_26
    );
\icmp_ln465_reg_388[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => flow_control_loop_pipe_sequential_init_U_n_10,
      O => ap_block_pp0_stage0_subdone
    );
\icmp_ln465_reg_388_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^icmp_ln465_reg_388_reg[0]_0\,
      Q => icmp_ln465_reg_388_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln465_reg_388_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln465_fu_236_p24_in,
      Q => \^icmp_ln465_reg_388_reg[0]_0\,
      R => '0'
    );
icmp_ln477_fu_256_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln477_fu_256_p2_carry_n_9,
      CO(2) => icmp_ln477_fu_256_p2_carry_n_10,
      CO(1) => icmp_ln477_fu_256_p2_carry_n_11,
      CO(0) => icmp_ln477_fu_256_p2_carry_n_12,
      CYINIT => '0',
      DI(3) => flow_control_loop_pipe_sequential_init_U_n_35,
      DI(2) => flow_control_loop_pipe_sequential_init_U_n_36,
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_37,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_38,
      O(3 downto 0) => NLW_icmp_ln477_fu_256_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_39,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_40,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_41,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_42
    );
\icmp_ln477_fu_256_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln477_fu_256_p2_carry_n_9,
      CO(3) => icmp_ln477_fu_256_p2,
      CO(2) => \icmp_ln477_fu_256_p2_carry__0_n_10\,
      CO(1) => \icmp_ln477_fu_256_p2_carry__0_n_11\,
      CO(0) => \icmp_ln477_fu_256_p2_carry__0_n_12\,
      CYINIT => '0',
      DI(3) => \icmp_ln477_fu_256_p2_carry__0_i_1_n_9\,
      DI(2) => \icmp_ln477_fu_256_p2_carry__0_i_2_n_9\,
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_19,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_20,
      O(3 downto 0) => \NLW_icmp_ln477_fu_256_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln477_fu_256_p2_carry__0_i_5_n_9\,
      S(2) => \icmp_ln477_fu_256_p2_carry__0_i_6_n_9\,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_21,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_22
    );
\icmp_ln477_fu_256_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \icmp_ln477_fu_256_p2_carry__0_0\(15),
      I1 => \icmp_ln477_fu_256_p2_carry__0_0\(14),
      O => \icmp_ln477_fu_256_p2_carry__0_i_1_n_9\
    );
\icmp_ln477_fu_256_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \icmp_ln477_fu_256_p2_carry__0_0\(13),
      I1 => \icmp_ln477_fu_256_p2_carry__0_0\(12),
      O => \icmp_ln477_fu_256_p2_carry__0_i_2_n_9\
    );
\icmp_ln477_fu_256_p2_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \icmp_ln477_fu_256_p2_carry__0_0\(14),
      I1 => \icmp_ln477_fu_256_p2_carry__0_0\(15),
      O => \icmp_ln477_fu_256_p2_carry__0_i_5_n_9\
    );
\icmp_ln477_fu_256_p2_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \icmp_ln477_fu_256_p2_carry__0_0\(12),
      I1 => \icmp_ln477_fu_256_p2_carry__0_0\(13),
      O => \icmp_ln477_fu_256_p2_carry__0_i_6_n_9\
    );
icmp_ln478_fu_268_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln478_fu_268_p2_carry_n_9,
      CO(2) => icmp_ln478_fu_268_p2_carry_n_10,
      CO(1) => icmp_ln478_fu_268_p2_carry_n_11,
      CO(0) => icmp_ln478_fu_268_p2_carry_n_12,
      CYINIT => '0',
      DI(3) => flow_control_loop_pipe_sequential_init_U_n_27,
      DI(2) => flow_control_loop_pipe_sequential_init_U_n_28,
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_29,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_30,
      O(3 downto 0) => NLW_icmp_ln478_fu_268_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_31,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_32,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_33,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_34
    );
\icmp_ln478_fu_268_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln478_fu_268_p2_carry_n_9,
      CO(3) => \icmp_ln478_fu_268_p2_carry__0_n_9\,
      CO(2) => \icmp_ln478_fu_268_p2_carry__0_n_10\,
      CO(1) => \icmp_ln478_fu_268_p2_carry__0_n_11\,
      CO(0) => \icmp_ln478_fu_268_p2_carry__0_n_12\,
      CYINIT => '0',
      DI(3) => \icmp_ln478_fu_268_p2_carry__0_i_1_n_9\,
      DI(2) => \icmp_ln478_fu_268_p2_carry__0_i_2_n_9\,
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_15,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_16,
      O(3 downto 0) => \NLW_icmp_ln478_fu_268_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln478_fu_268_p2_carry__0_i_5_n_9\,
      S(2) => \icmp_ln478_fu_268_p2_carry__0_i_6_n_9\,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_17,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_18
    );
\icmp_ln478_fu_268_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      O => \icmp_ln478_fu_268_p2_carry__0_i_1_n_9\
    );
\icmp_ln478_fu_268_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(13),
      I1 => Q(12),
      O => \icmp_ln478_fu_268_p2_carry__0_i_2_n_9\
    );
\icmp_ln478_fu_268_p2_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(14),
      I1 => Q(15),
      O => \icmp_ln478_fu_268_p2_carry__0_i_5_n_9\
    );
\icmp_ln478_fu_268_p2_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(12),
      I1 => Q(13),
      O => \icmp_ln478_fu_268_p2_carry__0_i_6_n_9\
    );
\icmp_ln478_fu_268_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln478_fu_268_p2_carry__0_n_9\,
      CO(3 downto 1) => \NLW_icmp_ln478_fu_268_p2_carry__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => icmp_ln478_fu_268_p2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => Q(16),
      O(3 downto 0) => \NLW_icmp_ln478_fu_268_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \icmp_ln478_fu_268_p2_carry__1_i_1_n_9\
    );
\icmp_ln478_fu_268_p2_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(16),
      O => \icmp_ln478_fu_268_p2_carry__1_i_1_n_9\
    );
\mOutPtr[0]_i_1__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \^p_6_in_0\,
      I1 => \^p_9_in_1\,
      I2 => \mOutPtr_reg[0]_1\,
      O => \mOutPtr_reg[0]\
    );
\mOutPtr[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000BFFFBFFF4000"
    )
        port map (
      I0 => \mOutPtr[0]_i_2__4_n_9\,
      I1 => ap_condition_162,
      I2 => \ap_CS_fsm_reg[3]_0\(2),
      I3 => outLayer0_empty_n,
      I4 => push_4,
      I5 => \mOutPtr_reg[0]_0\,
      O => \ap_CS_fsm_reg[3]\
    );
\mOutPtr[0]_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^icmp_ln465_reg_388_reg[0]_0\,
      I1 => empty_reg_315,
      O => \mOutPtr[0]_i_2__4_n_9\
    );
\mOutPtr[2]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2AAAAAAAAAAAAAA"
    )
        port map (
      I0 => push_4,
      I1 => empty_reg_315,
      I2 => \^icmp_ln465_reg_388_reg[0]_0\,
      I3 => ap_condition_162,
      I4 => \ap_CS_fsm_reg[3]_0\(2),
      I5 => outLayer0_empty_n,
      O => p_9_in
    );
\mOutPtr[2]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2AAAAAAAAAAAAAA"
    )
        port map (
      I0 => push_5,
      I1 => \^and_ln476_3_reg_392_reg[0]_0\,
      I2 => \^icmp_ln465_reg_388_reg[0]_0\,
      I3 => ap_condition_162,
      I4 => \ap_CS_fsm_reg[3]_0\(2),
      I5 => srcLayer1x_empty_n,
      O => \^p_9_in_1\
    );
\mOutPtr[2]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => empty_reg_315,
      I1 => \^icmp_ln465_reg_388_reg[0]_0\,
      I2 => ap_condition_162,
      I3 => \ap_CS_fsm_reg[3]_0\(2),
      I4 => outLayer0_empty_n,
      I5 => push_4,
      O => p_6_in
    );
\mOutPtr[2]_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => \^and_ln476_3_reg_392_reg[0]_0\,
      I1 => \^icmp_ln465_reg_388_reg[0]_0\,
      I2 => ap_condition_162,
      I3 => \ap_CS_fsm_reg[3]_0\(2),
      I4 => srcLayer1x_empty_n,
      I5 => push_5,
      O => \^p_6_in_0\
    );
\x_fu_88_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_9,
      D => add_ln465_fu_242_p2(0),
      Q => \x_fu_88_reg_n_9_[0]\,
      R => flow_control_loop_pipe_sequential_init_U_n_12
    );
\x_fu_88_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_9,
      D => add_ln465_fu_242_p2(10),
      Q => \x_fu_88_reg_n_9_[10]\,
      R => flow_control_loop_pipe_sequential_init_U_n_12
    );
\x_fu_88_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_9,
      D => add_ln465_fu_242_p2(11),
      Q => \x_fu_88_reg_n_9_[11]\,
      R => flow_control_loop_pipe_sequential_init_U_n_12
    );
\x_fu_88_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_9,
      D => add_ln465_fu_242_p2(1),
      Q => \x_fu_88_reg_n_9_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_12
    );
\x_fu_88_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_9,
      D => add_ln465_fu_242_p2(2),
      Q => \x_fu_88_reg_n_9_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_12
    );
\x_fu_88_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_9,
      D => add_ln465_fu_242_p2(3),
      Q => \x_fu_88_reg_n_9_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_12
    );
\x_fu_88_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_9,
      D => add_ln465_fu_242_p2(4),
      Q => \x_fu_88_reg_n_9_[4]\,
      R => flow_control_loop_pipe_sequential_init_U_n_12
    );
\x_fu_88_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_9,
      D => add_ln465_fu_242_p2(5),
      Q => \x_fu_88_reg_n_9_[5]\,
      R => flow_control_loop_pipe_sequential_init_U_n_12
    );
\x_fu_88_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_9,
      D => add_ln465_fu_242_p2(6),
      Q => \x_fu_88_reg_n_9_[6]\,
      R => flow_control_loop_pipe_sequential_init_U_n_12
    );
\x_fu_88_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_9,
      D => add_ln465_fu_242_p2(7),
      Q => \x_fu_88_reg_n_9_[7]\,
      R => flow_control_loop_pipe_sequential_init_U_n_12
    );
\x_fu_88_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_9,
      D => add_ln465_fu_242_p2(8),
      Q => \x_fu_88_reg_n_9_[8]\,
      R => flow_control_loop_pipe_sequential_init_U_n_12
    );
\x_fu_88_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_9,
      D => add_ln465_fu_242_p2(9),
      Q => \x_fu_88_reg_n_9_[9]\,
      R => flow_control_loop_pipe_sequential_init_U_n_12
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2 is
  port (
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    addr110_out : out STD_LOGIC;
    p_9_in : out STD_LOGIC;
    p_6_in : out STD_LOGIC;
    push : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    full_n_reg : out STD_LOGIC;
    ap_done_cache_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start_reg : in STD_LOGIC;
    outYuv_full_n : in STD_LOGIC;
    outLayer2_empty_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    push_1 : in STD_LOGIC;
    \mOutPtr_reg[0]\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    icmp_ln1042_fu_78_p2_carry_i_1 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    v_mix_rgb2yuv_false_U0_ap_start : in STD_LOGIC;
    start_for_v_mix_444_to_422_false_U0_full_n : in STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC;
    grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start_reg0 : in STD_LOGIC
  );
end main_design_v_mix_0_0_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2;

architecture STRUCTURE of main_design_v_mix_0_0_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2 is
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_sig_allocacmp_x : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal flow_control_loop_pipe_sequential_init_U_n_10 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_11 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_12 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_13 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_14 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_15 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_9 : STD_LOGIC;
  signal icmp_ln1042_fu_78_p2 : STD_LOGIC;
  signal icmp_ln1042_fu_78_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln1042_fu_78_p2_carry_n_11 : STD_LOGIC;
  signal icmp_ln1042_fu_78_p2_carry_n_12 : STD_LOGIC;
  signal \x_05_fu_46_reg_n_9_[0]\ : STD_LOGIC;
  signal \x_05_fu_46_reg_n_9_[10]\ : STD_LOGIC;
  signal \x_05_fu_46_reg_n_9_[11]\ : STD_LOGIC;
  signal \x_05_fu_46_reg_n_9_[1]\ : STD_LOGIC;
  signal \x_05_fu_46_reg_n_9_[2]\ : STD_LOGIC;
  signal \x_05_fu_46_reg_n_9_[3]\ : STD_LOGIC;
  signal \x_05_fu_46_reg_n_9_[4]\ : STD_LOGIC;
  signal \x_05_fu_46_reg_n_9_[5]\ : STD_LOGIC;
  signal \x_05_fu_46_reg_n_9_[6]\ : STD_LOGIC;
  signal \x_05_fu_46_reg_n_9_[7]\ : STD_LOGIC;
  signal \x_05_fu_46_reg_n_9_[8]\ : STD_LOGIC;
  signal \x_05_fu_46_reg_n_9_[9]\ : STD_LOGIC;
  signal x_11_fu_84_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \x_11_fu_84_p2_carry__0_n_10\ : STD_LOGIC;
  signal \x_11_fu_84_p2_carry__0_n_11\ : STD_LOGIC;
  signal \x_11_fu_84_p2_carry__0_n_12\ : STD_LOGIC;
  signal \x_11_fu_84_p2_carry__0_n_9\ : STD_LOGIC;
  signal \x_11_fu_84_p2_carry__1_n_11\ : STD_LOGIC;
  signal \x_11_fu_84_p2_carry__1_n_12\ : STD_LOGIC;
  signal x_11_fu_84_p2_carry_n_10 : STD_LOGIC;
  signal x_11_fu_84_p2_carry_n_11 : STD_LOGIC;
  signal x_11_fu_84_p2_carry_n_12 : STD_LOGIC;
  signal x_11_fu_84_p2_carry_n_9 : STD_LOGIC;
  signal NLW_icmp_ln1042_fu_78_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_x_11_fu_84_p2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_x_11_fu_84_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG[0][23]_i_1__12\ : label is "soft_lutpair827";
  attribute SOFT_HLUTNM of \addr[0]_i_2__32\ : label is "soft_lutpair826";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_2__11\ : label is "soft_lutpair826";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_3__11\ : label is "soft_lutpair827";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of x_11_fu_84_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \x_11_fu_84_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \x_11_fu_84_p2_carry__1\ : label is 35;
begin
\SRL_SIG[0][23]_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => outYuv_full_n,
      I1 => outLayer2_empty_n,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => Q(2),
      O => push
    );
\addr[0]_i_2__32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F000000"
    )
        port map (
      I0 => outYuv_full_n,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => Q(2),
      I3 => push_1,
      I4 => outLayer2_empty_n,
      O => addr110_out
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_11,
      Q => ap_enable_reg_pp0_iter1,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_62
     port map (
      CO(0) => icmp_ln1042_fu_78_p2,
      D(1 downto 0) => D(1 downto 0),
      E(0) => flow_control_loop_pipe_sequential_init_U_n_10,
      Q(11) => \x_05_fu_46_reg_n_9_[11]\,
      Q(10) => \x_05_fu_46_reg_n_9_[10]\,
      Q(9) => \x_05_fu_46_reg_n_9_[9]\,
      Q(8) => \x_05_fu_46_reg_n_9_[8]\,
      Q(7) => \x_05_fu_46_reg_n_9_[7]\,
      Q(6) => \x_05_fu_46_reg_n_9_[6]\,
      Q(5) => \x_05_fu_46_reg_n_9_[5]\,
      Q(4) => \x_05_fu_46_reg_n_9_[4]\,
      Q(3) => \x_05_fu_46_reg_n_9_[3]\,
      Q(2) => \x_05_fu_46_reg_n_9_[2]\,
      Q(1) => \x_05_fu_46_reg_n_9_[1]\,
      Q(0) => \x_05_fu_46_reg_n_9_[0]\,
      S(3) => flow_control_loop_pipe_sequential_init_U_n_12,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_13,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_14,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_15,
      SR(0) => flow_control_loop_pipe_sequential_init_U_n_9,
      \ap_CS_fsm_reg[1]\(2 downto 0) => Q(2 downto 0),
      \ap_CS_fsm_reg[1]_0\ => \ap_CS_fsm_reg[1]\,
      \ap_CS_fsm_reg[2]\(0) => CO(0),
      ap_clk => ap_clk,
      ap_done_cache_reg_0 => ap_done_cache_reg,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_loop_init_int_reg_0(0) => x_11_fu_84_p2(0),
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => flow_control_loop_pipe_sequential_init_U_n_11,
      ap_sig_allocacmp_x(11 downto 0) => ap_sig_allocacmp_x(11 downto 0),
      full_n_reg => full_n_reg,
      grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start_reg => grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start_reg,
      grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start_reg0 => grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start_reg0,
      icmp_ln1042_fu_78_p2_carry_i_1_0(11 downto 0) => icmp_ln1042_fu_78_p2_carry_i_1(11 downto 0),
      outLayer2_empty_n => outLayer2_empty_n,
      outYuv_full_n => outYuv_full_n,
      start_for_v_mix_444_to_422_false_U0_full_n => start_for_v_mix_444_to_422_false_U0_full_n,
      v_mix_rgb2yuv_false_U0_ap_start => v_mix_rgb2yuv_false_U0_ap_start
    );
icmp_ln1042_fu_78_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln1042_fu_78_p2,
      CO(2) => icmp_ln1042_fu_78_p2_carry_n_10,
      CO(1) => icmp_ln1042_fu_78_p2_carry_n_11,
      CO(0) => icmp_ln1042_fu_78_p2_carry_n_12,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_icmp_ln1042_fu_78_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_12,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_13,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_14,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_15
    );
\mOutPtr[0]_i_1__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80007FFF7FFF8000"
    )
        port map (
      I0 => Q(2),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => outLayer2_empty_n,
      I3 => outYuv_full_n,
      I4 => push_1,
      I5 => \mOutPtr_reg[0]\,
      O => \ap_CS_fsm_reg[2]\
    );
\mOutPtr[2]_i_2__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAAAAAA"
    )
        port map (
      I0 => push_1,
      I1 => Q(2),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => outLayer2_empty_n,
      I4 => outYuv_full_n,
      O => p_9_in
    );
\mOutPtr[2]_i_3__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => Q(2),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => outLayer2_empty_n,
      I3 => outYuv_full_n,
      I4 => push_1,
      O => p_6_in
    );
\x_05_fu_46_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_11_fu_84_p2(0),
      Q => \x_05_fu_46_reg_n_9_[0]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_05_fu_46_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_11_fu_84_p2(10),
      Q => \x_05_fu_46_reg_n_9_[10]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_05_fu_46_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_11_fu_84_p2(11),
      Q => \x_05_fu_46_reg_n_9_[11]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_05_fu_46_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_11_fu_84_p2(1),
      Q => \x_05_fu_46_reg_n_9_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_05_fu_46_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_11_fu_84_p2(2),
      Q => \x_05_fu_46_reg_n_9_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_05_fu_46_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_11_fu_84_p2(3),
      Q => \x_05_fu_46_reg_n_9_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_05_fu_46_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_11_fu_84_p2(4),
      Q => \x_05_fu_46_reg_n_9_[4]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_05_fu_46_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_11_fu_84_p2(5),
      Q => \x_05_fu_46_reg_n_9_[5]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_05_fu_46_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_11_fu_84_p2(6),
      Q => \x_05_fu_46_reg_n_9_[6]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_05_fu_46_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_11_fu_84_p2(7),
      Q => \x_05_fu_46_reg_n_9_[7]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_05_fu_46_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_11_fu_84_p2(8),
      Q => \x_05_fu_46_reg_n_9_[8]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_05_fu_46_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_11_fu_84_p2(9),
      Q => \x_05_fu_46_reg_n_9_[9]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
x_11_fu_84_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => x_11_fu_84_p2_carry_n_9,
      CO(2) => x_11_fu_84_p2_carry_n_10,
      CO(1) => x_11_fu_84_p2_carry_n_11,
      CO(0) => x_11_fu_84_p2_carry_n_12,
      CYINIT => ap_sig_allocacmp_x(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => x_11_fu_84_p2(4 downto 1),
      S(3 downto 0) => ap_sig_allocacmp_x(4 downto 1)
    );
\x_11_fu_84_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => x_11_fu_84_p2_carry_n_9,
      CO(3) => \x_11_fu_84_p2_carry__0_n_9\,
      CO(2) => \x_11_fu_84_p2_carry__0_n_10\,
      CO(1) => \x_11_fu_84_p2_carry__0_n_11\,
      CO(0) => \x_11_fu_84_p2_carry__0_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => x_11_fu_84_p2(8 downto 5),
      S(3 downto 0) => ap_sig_allocacmp_x(8 downto 5)
    );
\x_11_fu_84_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_11_fu_84_p2_carry__0_n_9\,
      CO(3 downto 2) => \NLW_x_11_fu_84_p2_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \x_11_fu_84_p2_carry__1_n_11\,
      CO(0) => \x_11_fu_84_p2_carry__1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_x_11_fu_84_p2_carry__1_O_UNCONNECTED\(3),
      O(2 downto 0) => x_11_fu_84_p2(11 downto 9),
      S(3) => '0',
      S(2 downto 0) => ap_sig_allocacmp_x(11 downto 9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    full_n_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    addr110_out : out STD_LOGIC;
    p_9_in : out STD_LOGIC;
    p_6_in : out STD_LOGIC;
    push : out STD_LOGIC;
    ap_done_cache_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg : in STD_LOGIC;
    srcLayer1x_full_n : in STD_LOGIC;
    srcLayer1Rgb_empty_n : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \mOutPtr_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[2]_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg0 : in STD_LOGIC;
    push_0 : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC
  );
end main_design_v_mix_0_0_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2;

architecture STRUCTURE of main_design_v_mix_0_0_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2 is
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_sig_allocacmp_x_9 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal flow_control_loop_pipe_sequential_init_U_n_10 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_11 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_12 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_13 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_14 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_15 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_9 : STD_LOGIC;
  signal icmp_ln107_fu_72_p2 : STD_LOGIC;
  signal icmp_ln107_fu_72_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln107_fu_72_p2_carry_n_11 : STD_LOGIC;
  signal icmp_ln107_fu_72_p2_carry_n_12 : STD_LOGIC;
  signal x_10_fu_78_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \x_10_fu_78_p2_carry__0_n_10\ : STD_LOGIC;
  signal \x_10_fu_78_p2_carry__0_n_11\ : STD_LOGIC;
  signal \x_10_fu_78_p2_carry__0_n_12\ : STD_LOGIC;
  signal \x_10_fu_78_p2_carry__0_n_9\ : STD_LOGIC;
  signal \x_10_fu_78_p2_carry__1_n_11\ : STD_LOGIC;
  signal \x_10_fu_78_p2_carry__1_n_12\ : STD_LOGIC;
  signal x_10_fu_78_p2_carry_n_10 : STD_LOGIC;
  signal x_10_fu_78_p2_carry_n_11 : STD_LOGIC;
  signal x_10_fu_78_p2_carry_n_12 : STD_LOGIC;
  signal x_10_fu_78_p2_carry_n_9 : STD_LOGIC;
  signal \x_fu_40_reg_n_9_[0]\ : STD_LOGIC;
  signal \x_fu_40_reg_n_9_[10]\ : STD_LOGIC;
  signal \x_fu_40_reg_n_9_[11]\ : STD_LOGIC;
  signal \x_fu_40_reg_n_9_[1]\ : STD_LOGIC;
  signal \x_fu_40_reg_n_9_[2]\ : STD_LOGIC;
  signal \x_fu_40_reg_n_9_[3]\ : STD_LOGIC;
  signal \x_fu_40_reg_n_9_[4]\ : STD_LOGIC;
  signal \x_fu_40_reg_n_9_[5]\ : STD_LOGIC;
  signal \x_fu_40_reg_n_9_[6]\ : STD_LOGIC;
  signal \x_fu_40_reg_n_9_[7]\ : STD_LOGIC;
  signal \x_fu_40_reg_n_9_[8]\ : STD_LOGIC;
  signal \x_fu_40_reg_n_9_[9]\ : STD_LOGIC;
  signal NLW_icmp_ln107_fu_72_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_x_10_fu_78_p2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_x_10_fu_78_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG[0][23]_i_1__5\ : label is "soft_lutpair831";
  attribute SOFT_HLUTNM of \addr[0]_i_2__12\ : label is "soft_lutpair830";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_2__4\ : label is "soft_lutpair830";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_3__4\ : label is "soft_lutpair831";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of x_10_fu_78_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \x_10_fu_78_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \x_10_fu_78_p2_carry__1\ : label is 35;
begin
\SRL_SIG[0][23]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => srcLayer1x_full_n,
      I1 => srcLayer1Rgb_empty_n,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \mOutPtr_reg[0]\(2),
      O => push
    );
\addr[0]_i_2__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F000000"
    )
        port map (
      I0 => srcLayer1x_full_n,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \mOutPtr_reg[0]\(2),
      I3 => push_0,
      I4 => srcLayer1Rgb_empty_n,
      O => addr110_out
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_11,
      Q => ap_enable_reg_pp0_iter1,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_61
     port map (
      CO(0) => icmp_ln107_fu_72_p2,
      D(1 downto 0) => D(1 downto 0),
      E(0) => flow_control_loop_pipe_sequential_init_U_n_10,
      Q(11) => \x_fu_40_reg_n_9_[11]\,
      Q(10) => \x_fu_40_reg_n_9_[10]\,
      Q(9) => \x_fu_40_reg_n_9_[9]\,
      Q(8) => \x_fu_40_reg_n_9_[8]\,
      Q(7) => \x_fu_40_reg_n_9_[7]\,
      Q(6) => \x_fu_40_reg_n_9_[6]\,
      Q(5) => \x_fu_40_reg_n_9_[5]\,
      Q(4) => \x_fu_40_reg_n_9_[4]\,
      Q(3) => \x_fu_40_reg_n_9_[3]\,
      Q(2) => \x_fu_40_reg_n_9_[2]\,
      Q(1) => \x_fu_40_reg_n_9_[1]\,
      Q(0) => \x_fu_40_reg_n_9_[0]\,
      S(3) => flow_control_loop_pipe_sequential_init_U_n_12,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_13,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_14,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_15,
      SR(0) => flow_control_loop_pipe_sequential_init_U_n_9,
      \ap_CS_fsm_reg[1]\(2 downto 0) => \mOutPtr_reg[0]\(2 downto 0),
      \ap_CS_fsm_reg[1]_0\(0) => E(0),
      \ap_CS_fsm_reg[2]\(0) => CO(0),
      \ap_CS_fsm_reg[2]_0\ => \ap_CS_fsm_reg[2]_0\,
      ap_clk => ap_clk,
      ap_done_cache_reg_0 => ap_done_cache_reg,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_loop_init_int_reg_0(0) => x_10_fu_78_p2(0),
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => flow_control_loop_pipe_sequential_init_U_n_11,
      ap_sig_allocacmp_x_9(11 downto 0) => ap_sig_allocacmp_x_9(11 downto 0),
      full_n_reg => full_n_reg,
      grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg => grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg,
      grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg0 => grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg0,
      icmp_ln107_fu_72_p2_carry_i_1_0(11 downto 0) => Q(11 downto 0),
      srcLayer1Rgb_empty_n => srcLayer1Rgb_empty_n,
      srcLayer1x_full_n => srcLayer1x_full_n
    );
icmp_ln107_fu_72_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln107_fu_72_p2,
      CO(2) => icmp_ln107_fu_72_p2_carry_n_10,
      CO(1) => icmp_ln107_fu_72_p2_carry_n_11,
      CO(0) => icmp_ln107_fu_72_p2_carry_n_12,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_icmp_ln107_fu_72_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_12,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_13,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_14,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_15
    );
\mOutPtr[0]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80007FFF7FFF8000"
    )
        port map (
      I0 => \mOutPtr_reg[0]\(2),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => srcLayer1Rgb_empty_n,
      I3 => srcLayer1x_full_n,
      I4 => push_0,
      I5 => \mOutPtr_reg[0]_0\,
      O => \ap_CS_fsm_reg[2]\
    );
\mOutPtr[2]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAAAAAA"
    )
        port map (
      I0 => push_0,
      I1 => \mOutPtr_reg[0]\(2),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => srcLayer1Rgb_empty_n,
      I4 => srcLayer1x_full_n,
      O => p_9_in
    );
\mOutPtr[2]_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \mOutPtr_reg[0]\(2),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => srcLayer1Rgb_empty_n,
      I3 => srcLayer1x_full_n,
      I4 => push_0,
      O => p_6_in
    );
x_10_fu_78_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => x_10_fu_78_p2_carry_n_9,
      CO(2) => x_10_fu_78_p2_carry_n_10,
      CO(1) => x_10_fu_78_p2_carry_n_11,
      CO(0) => x_10_fu_78_p2_carry_n_12,
      CYINIT => ap_sig_allocacmp_x_9(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => x_10_fu_78_p2(4 downto 1),
      S(3 downto 0) => ap_sig_allocacmp_x_9(4 downto 1)
    );
\x_10_fu_78_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => x_10_fu_78_p2_carry_n_9,
      CO(3) => \x_10_fu_78_p2_carry__0_n_9\,
      CO(2) => \x_10_fu_78_p2_carry__0_n_10\,
      CO(1) => \x_10_fu_78_p2_carry__0_n_11\,
      CO(0) => \x_10_fu_78_p2_carry__0_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => x_10_fu_78_p2(8 downto 5),
      S(3 downto 0) => ap_sig_allocacmp_x_9(8 downto 5)
    );
\x_10_fu_78_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_10_fu_78_p2_carry__0_n_9\,
      CO(3 downto 2) => \NLW_x_10_fu_78_p2_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \x_10_fu_78_p2_carry__1_n_11\,
      CO(0) => \x_10_fu_78_p2_carry__1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_x_10_fu_78_p2_carry__1_O_UNCONNECTED\(3),
      O(2 downto 0) => x_10_fu_78_p2(11 downto 9),
      S(3) => '0',
      S(2 downto 0) => ap_sig_allocacmp_x_9(11 downto 9)
    );
\x_fu_40_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_10_fu_78_p2(0),
      Q => \x_fu_40_reg_n_9_[0]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_40_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_10_fu_78_p2(10),
      Q => \x_fu_40_reg_n_9_[10]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_40_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_10_fu_78_p2(11),
      Q => \x_fu_40_reg_n_9_[11]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_40_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_10_fu_78_p2(1),
      Q => \x_fu_40_reg_n_9_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_40_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_10_fu_78_p2(2),
      Q => \x_fu_40_reg_n_9_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_40_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_10_fu_78_p2(3),
      Q => \x_fu_40_reg_n_9_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_40_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_10_fu_78_p2(4),
      Q => \x_fu_40_reg_n_9_[4]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_40_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_10_fu_78_p2(5),
      Q => \x_fu_40_reg_n_9_[5]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_40_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_10_fu_78_p2(6),
      Q => \x_fu_40_reg_n_9_[6]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_40_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_10_fu_78_p2(7),
      Q => \x_fu_40_reg_n_9_[7]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_40_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_10_fu_78_p2(8),
      Q => \x_fu_40_reg_n_9_[8]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_40_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_10_fu_78_p2(9),
      Q => \x_fu_40_reg_n_9_[9]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    full_n_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    addr110_out : out STD_LOGIC;
    p_9_in : out STD_LOGIC;
    p_6_in : out STD_LOGIC;
    full_n_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_done_cache_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg : in STD_LOGIC;
    srcLayer2x_full_n : in STD_LOGIC;
    srcLayer2Rgb_empty_n : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \mOutPtr_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[2]_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg0 : in STD_LOGIC;
    push_1 : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC
  );
end main_design_v_mix_0_0_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2;

architecture STRUCTURE of main_design_v_mix_0_0_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2 is
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_sig_allocacmp_x_7 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal flow_control_loop_pipe_sequential_init_U_n_10 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_11 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_12 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_13 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_14 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_15 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_9 : STD_LOGIC;
  signal icmp_ln107_fu_72_p2 : STD_LOGIC;
  signal icmp_ln107_fu_72_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln107_fu_72_p2_carry_n_11 : STD_LOGIC;
  signal icmp_ln107_fu_72_p2_carry_n_12 : STD_LOGIC;
  signal x_8_fu_78_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \x_8_fu_78_p2_carry__0_n_10\ : STD_LOGIC;
  signal \x_8_fu_78_p2_carry__0_n_11\ : STD_LOGIC;
  signal \x_8_fu_78_p2_carry__0_n_12\ : STD_LOGIC;
  signal \x_8_fu_78_p2_carry__0_n_9\ : STD_LOGIC;
  signal \x_8_fu_78_p2_carry__1_n_11\ : STD_LOGIC;
  signal \x_8_fu_78_p2_carry__1_n_12\ : STD_LOGIC;
  signal x_8_fu_78_p2_carry_n_10 : STD_LOGIC;
  signal x_8_fu_78_p2_carry_n_11 : STD_LOGIC;
  signal x_8_fu_78_p2_carry_n_12 : STD_LOGIC;
  signal x_8_fu_78_p2_carry_n_9 : STD_LOGIC;
  signal \x_fu_40_reg_n_9_[0]\ : STD_LOGIC;
  signal \x_fu_40_reg_n_9_[10]\ : STD_LOGIC;
  signal \x_fu_40_reg_n_9_[11]\ : STD_LOGIC;
  signal \x_fu_40_reg_n_9_[1]\ : STD_LOGIC;
  signal \x_fu_40_reg_n_9_[2]\ : STD_LOGIC;
  signal \x_fu_40_reg_n_9_[3]\ : STD_LOGIC;
  signal \x_fu_40_reg_n_9_[4]\ : STD_LOGIC;
  signal \x_fu_40_reg_n_9_[5]\ : STD_LOGIC;
  signal \x_fu_40_reg_n_9_[6]\ : STD_LOGIC;
  signal \x_fu_40_reg_n_9_[7]\ : STD_LOGIC;
  signal \x_fu_40_reg_n_9_[8]\ : STD_LOGIC;
  signal \x_fu_40_reg_n_9_[9]\ : STD_LOGIC;
  signal NLW_icmp_ln107_fu_72_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_x_8_fu_78_p2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_x_8_fu_78_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG[0][23]_i_1__10\ : label is "soft_lutpair835";
  attribute SOFT_HLUTNM of \addr[0]_i_2__28\ : label is "soft_lutpair834";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_2__9\ : label is "soft_lutpair834";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_3__9\ : label is "soft_lutpair835";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of x_8_fu_78_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \x_8_fu_78_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \x_8_fu_78_p2_carry__1\ : label is 35;
begin
\SRL_SIG[0][23]_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => srcLayer2x_full_n,
      I1 => srcLayer2Rgb_empty_n,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \mOutPtr_reg[0]\(2),
      O => full_n_reg_0(0)
    );
\addr[0]_i_2__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F000000"
    )
        port map (
      I0 => srcLayer2x_full_n,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \mOutPtr_reg[0]\(2),
      I3 => push_1,
      I4 => srcLayer2Rgb_empty_n,
      O => addr110_out
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_11,
      Q => ap_enable_reg_pp0_iter1,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_60
     port map (
      CO(0) => icmp_ln107_fu_72_p2,
      D(1 downto 0) => D(1 downto 0),
      E(0) => flow_control_loop_pipe_sequential_init_U_n_10,
      Q(11) => \x_fu_40_reg_n_9_[11]\,
      Q(10) => \x_fu_40_reg_n_9_[10]\,
      Q(9) => \x_fu_40_reg_n_9_[9]\,
      Q(8) => \x_fu_40_reg_n_9_[8]\,
      Q(7) => \x_fu_40_reg_n_9_[7]\,
      Q(6) => \x_fu_40_reg_n_9_[6]\,
      Q(5) => \x_fu_40_reg_n_9_[5]\,
      Q(4) => \x_fu_40_reg_n_9_[4]\,
      Q(3) => \x_fu_40_reg_n_9_[3]\,
      Q(2) => \x_fu_40_reg_n_9_[2]\,
      Q(1) => \x_fu_40_reg_n_9_[1]\,
      Q(0) => \x_fu_40_reg_n_9_[0]\,
      S(3) => flow_control_loop_pipe_sequential_init_U_n_12,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_13,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_14,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_15,
      SR(0) => flow_control_loop_pipe_sequential_init_U_n_9,
      \ap_CS_fsm_reg[1]\(2 downto 0) => \mOutPtr_reg[0]\(2 downto 0),
      \ap_CS_fsm_reg[1]_0\(0) => E(0),
      \ap_CS_fsm_reg[2]\(0) => CO(0),
      \ap_CS_fsm_reg[2]_0\ => \ap_CS_fsm_reg[2]_0\,
      ap_clk => ap_clk,
      ap_done_cache_reg_0 => ap_done_cache_reg,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_loop_init_int_reg_0(0) => x_8_fu_78_p2(0),
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => flow_control_loop_pipe_sequential_init_U_n_11,
      ap_sig_allocacmp_x_7(11 downto 0) => ap_sig_allocacmp_x_7(11 downto 0),
      full_n_reg => full_n_reg,
      grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg => grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg,
      grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg0 => grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg0,
      \icmp_ln107_fu_72_p2_carry_i_1__0_0\(11 downto 0) => Q(11 downto 0),
      srcLayer2Rgb_empty_n => srcLayer2Rgb_empty_n,
      srcLayer2x_full_n => srcLayer2x_full_n
    );
icmp_ln107_fu_72_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln107_fu_72_p2,
      CO(2) => icmp_ln107_fu_72_p2_carry_n_10,
      CO(1) => icmp_ln107_fu_72_p2_carry_n_11,
      CO(0) => icmp_ln107_fu_72_p2_carry_n_12,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_icmp_ln107_fu_72_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_12,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_13,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_14,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_15
    );
\mOutPtr[0]_i_1__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80007FFF7FFF8000"
    )
        port map (
      I0 => \mOutPtr_reg[0]\(2),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => srcLayer2Rgb_empty_n,
      I3 => srcLayer2x_full_n,
      I4 => push_1,
      I5 => \mOutPtr_reg[0]_0\,
      O => \ap_CS_fsm_reg[2]\
    );
\mOutPtr[2]_i_2__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAAAAAA"
    )
        port map (
      I0 => push_1,
      I1 => \mOutPtr_reg[0]\(2),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => srcLayer2Rgb_empty_n,
      I4 => srcLayer2x_full_n,
      O => p_9_in
    );
\mOutPtr[2]_i_3__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \mOutPtr_reg[0]\(2),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => srcLayer2Rgb_empty_n,
      I3 => srcLayer2x_full_n,
      I4 => push_1,
      O => p_6_in
    );
x_8_fu_78_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => x_8_fu_78_p2_carry_n_9,
      CO(2) => x_8_fu_78_p2_carry_n_10,
      CO(1) => x_8_fu_78_p2_carry_n_11,
      CO(0) => x_8_fu_78_p2_carry_n_12,
      CYINIT => ap_sig_allocacmp_x_7(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => x_8_fu_78_p2(4 downto 1),
      S(3 downto 0) => ap_sig_allocacmp_x_7(4 downto 1)
    );
\x_8_fu_78_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => x_8_fu_78_p2_carry_n_9,
      CO(3) => \x_8_fu_78_p2_carry__0_n_9\,
      CO(2) => \x_8_fu_78_p2_carry__0_n_10\,
      CO(1) => \x_8_fu_78_p2_carry__0_n_11\,
      CO(0) => \x_8_fu_78_p2_carry__0_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => x_8_fu_78_p2(8 downto 5),
      S(3 downto 0) => ap_sig_allocacmp_x_7(8 downto 5)
    );
\x_8_fu_78_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_8_fu_78_p2_carry__0_n_9\,
      CO(3 downto 2) => \NLW_x_8_fu_78_p2_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \x_8_fu_78_p2_carry__1_n_11\,
      CO(0) => \x_8_fu_78_p2_carry__1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_x_8_fu_78_p2_carry__1_O_UNCONNECTED\(3),
      O(2 downto 0) => x_8_fu_78_p2(11 downto 9),
      S(3) => '0',
      S(2 downto 0) => ap_sig_allocacmp_x_7(11 downto 9)
    );
\x_fu_40_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_8_fu_78_p2(0),
      Q => \x_fu_40_reg_n_9_[0]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_40_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_8_fu_78_p2(10),
      Q => \x_fu_40_reg_n_9_[10]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_40_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_8_fu_78_p2(11),
      Q => \x_fu_40_reg_n_9_[11]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_40_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_8_fu_78_p2(1),
      Q => \x_fu_40_reg_n_9_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_40_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_8_fu_78_p2(2),
      Q => \x_fu_40_reg_n_9_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_40_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_8_fu_78_p2(3),
      Q => \x_fu_40_reg_n_9_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_40_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_8_fu_78_p2(4),
      Q => \x_fu_40_reg_n_9_[4]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_40_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_8_fu_78_p2(5),
      Q => \x_fu_40_reg_n_9_[5]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_40_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_8_fu_78_p2(6),
      Q => \x_fu_40_reg_n_9_[6]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_40_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_8_fu_78_p2(7),
      Q => \x_fu_40_reg_n_9_[7]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_40_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_8_fu_78_p2(8),
      Q => \x_fu_40_reg_n_9_[8]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_40_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_8_fu_78_p2(9),
      Q => \x_fu_40_reg_n_9_[9]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    full_n_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    addr110_out : out STD_LOGIC;
    p_9_in : out STD_LOGIC;
    p_6_in : out STD_LOGIC;
    push : out STD_LOGIC;
    ap_done_cache_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_ap_start_reg : in STD_LOGIC;
    outLayer0_full_n : in STD_LOGIC;
    srcLayer0Yuv_empty_n : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    icmp_ln897_fu_78_p2_carry_i_1 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[2]_0\ : in STD_LOGIC;
    v_mix_yuv2rgb_false_4_U0_ap_start : in STD_LOGIC;
    HwReg_layerEnableFlag_0_val_c_empty_n : in STD_LOGIC;
    grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_ap_start_reg0 : in STD_LOGIC;
    push_0 : in STD_LOGIC;
    \mOutPtr_reg[0]\ : in STD_LOGIC
  );
end main_design_v_mix_0_0_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2;

architecture STRUCTURE of main_design_v_mix_0_0_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2 is
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_sig_allocacmp_x_5 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal flow_control_loop_pipe_sequential_init_U_n_10 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_11 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_12 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_13 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_14 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_15 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_9 : STD_LOGIC;
  signal icmp_ln897_fu_78_p2 : STD_LOGIC;
  signal icmp_ln897_fu_78_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln897_fu_78_p2_carry_n_11 : STD_LOGIC;
  signal icmp_ln897_fu_78_p2_carry_n_12 : STD_LOGIC;
  signal x_6_fu_84_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \x_6_fu_84_p2_carry__0_n_10\ : STD_LOGIC;
  signal \x_6_fu_84_p2_carry__0_n_11\ : STD_LOGIC;
  signal \x_6_fu_84_p2_carry__0_n_12\ : STD_LOGIC;
  signal \x_6_fu_84_p2_carry__0_n_9\ : STD_LOGIC;
  signal \x_6_fu_84_p2_carry__1_n_11\ : STD_LOGIC;
  signal \x_6_fu_84_p2_carry__1_n_12\ : STD_LOGIC;
  signal x_6_fu_84_p2_carry_n_10 : STD_LOGIC;
  signal x_6_fu_84_p2_carry_n_11 : STD_LOGIC;
  signal x_6_fu_84_p2_carry_n_12 : STD_LOGIC;
  signal x_6_fu_84_p2_carry_n_9 : STD_LOGIC;
  signal \x_fu_46_reg_n_9_[0]\ : STD_LOGIC;
  signal \x_fu_46_reg_n_9_[10]\ : STD_LOGIC;
  signal \x_fu_46_reg_n_9_[11]\ : STD_LOGIC;
  signal \x_fu_46_reg_n_9_[1]\ : STD_LOGIC;
  signal \x_fu_46_reg_n_9_[2]\ : STD_LOGIC;
  signal \x_fu_46_reg_n_9_[3]\ : STD_LOGIC;
  signal \x_fu_46_reg_n_9_[4]\ : STD_LOGIC;
  signal \x_fu_46_reg_n_9_[5]\ : STD_LOGIC;
  signal \x_fu_46_reg_n_9_[6]\ : STD_LOGIC;
  signal \x_fu_46_reg_n_9_[7]\ : STD_LOGIC;
  signal \x_fu_46_reg_n_9_[8]\ : STD_LOGIC;
  signal \x_fu_46_reg_n_9_[9]\ : STD_LOGIC;
  signal NLW_icmp_ln897_fu_78_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_x_6_fu_84_p2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_x_6_fu_84_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG[0][23]_i_1__1\ : label is "soft_lutpair840";
  attribute SOFT_HLUTNM of \addr[0]_i_2__1\ : label is "soft_lutpair839";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_2__0\ : label is "soft_lutpair839";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_3__0\ : label is "soft_lutpair840";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of x_6_fu_84_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \x_6_fu_84_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \x_6_fu_84_p2_carry__1\ : label is 35;
begin
\SRL_SIG[0][23]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => Q(2),
      I1 => outLayer0_full_n,
      I2 => srcLayer0Yuv_empty_n,
      I3 => ap_enable_reg_pp0_iter1,
      O => push
    );
\addr[0]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F000000"
    )
        port map (
      I0 => outLayer0_full_n,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => Q(2),
      I3 => push_0,
      I4 => srcLayer0Yuv_empty_n,
      O => addr110_out
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_11,
      Q => ap_enable_reg_pp0_iter1,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_59
     port map (
      CO(0) => icmp_ln897_fu_78_p2,
      D(1 downto 0) => D(1 downto 0),
      E(0) => flow_control_loop_pipe_sequential_init_U_n_10,
      HwReg_layerEnableFlag_0_val_c_empty_n => HwReg_layerEnableFlag_0_val_c_empty_n,
      Q(11) => \x_fu_46_reg_n_9_[11]\,
      Q(10) => \x_fu_46_reg_n_9_[10]\,
      Q(9) => \x_fu_46_reg_n_9_[9]\,
      Q(8) => \x_fu_46_reg_n_9_[8]\,
      Q(7) => \x_fu_46_reg_n_9_[7]\,
      Q(6) => \x_fu_46_reg_n_9_[6]\,
      Q(5) => \x_fu_46_reg_n_9_[5]\,
      Q(4) => \x_fu_46_reg_n_9_[4]\,
      Q(3) => \x_fu_46_reg_n_9_[3]\,
      Q(2) => \x_fu_46_reg_n_9_[2]\,
      Q(1) => \x_fu_46_reg_n_9_[1]\,
      Q(0) => \x_fu_46_reg_n_9_[0]\,
      S(3) => flow_control_loop_pipe_sequential_init_U_n_12,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_13,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_14,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_15,
      SR(0) => flow_control_loop_pipe_sequential_init_U_n_9,
      \ap_CS_fsm_reg[1]\(2 downto 0) => Q(2 downto 0),
      \ap_CS_fsm_reg[2]\(0) => CO(0),
      \ap_CS_fsm_reg[2]_0\ => \ap_CS_fsm_reg[2]_0\,
      ap_clk => ap_clk,
      ap_done_cache_reg_0 => ap_done_cache_reg,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_loop_init_int_reg_0(0) => x_6_fu_84_p2(0),
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => flow_control_loop_pipe_sequential_init_U_n_11,
      ap_sig_allocacmp_x_5(11 downto 0) => ap_sig_allocacmp_x_5(11 downto 0),
      full_n_reg => full_n_reg,
      grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_ap_start_reg => grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_ap_start_reg,
      grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_ap_start_reg0 => grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_ap_start_reg0,
      icmp_ln897_fu_78_p2_carry_i_1_0(11 downto 0) => icmp_ln897_fu_78_p2_carry_i_1(11 downto 0),
      outLayer0_full_n => outLayer0_full_n,
      srcLayer0Yuv_empty_n => srcLayer0Yuv_empty_n,
      v_mix_yuv2rgb_false_4_U0_ap_start => v_mix_yuv2rgb_false_4_U0_ap_start
    );
icmp_ln897_fu_78_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln897_fu_78_p2,
      CO(2) => icmp_ln897_fu_78_p2_carry_n_10,
      CO(1) => icmp_ln897_fu_78_p2_carry_n_11,
      CO(0) => icmp_ln897_fu_78_p2_carry_n_12,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_icmp_ln897_fu_78_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_12,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_13,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_14,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_15
    );
\mOutPtr[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80007FFF7FFF8000"
    )
        port map (
      I0 => Q(2),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => srcLayer0Yuv_empty_n,
      I3 => outLayer0_full_n,
      I4 => push_0,
      I5 => \mOutPtr_reg[0]\,
      O => \ap_CS_fsm_reg[2]\
    );
\mOutPtr[2]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAAAAAA"
    )
        port map (
      I0 => push_0,
      I1 => Q(2),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => srcLayer0Yuv_empty_n,
      I4 => outLayer0_full_n,
      O => p_9_in
    );
\mOutPtr[2]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => Q(2),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => srcLayer0Yuv_empty_n,
      I3 => outLayer0_full_n,
      I4 => push_0,
      O => p_6_in
    );
x_6_fu_84_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => x_6_fu_84_p2_carry_n_9,
      CO(2) => x_6_fu_84_p2_carry_n_10,
      CO(1) => x_6_fu_84_p2_carry_n_11,
      CO(0) => x_6_fu_84_p2_carry_n_12,
      CYINIT => ap_sig_allocacmp_x_5(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => x_6_fu_84_p2(4 downto 1),
      S(3 downto 0) => ap_sig_allocacmp_x_5(4 downto 1)
    );
\x_6_fu_84_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => x_6_fu_84_p2_carry_n_9,
      CO(3) => \x_6_fu_84_p2_carry__0_n_9\,
      CO(2) => \x_6_fu_84_p2_carry__0_n_10\,
      CO(1) => \x_6_fu_84_p2_carry__0_n_11\,
      CO(0) => \x_6_fu_84_p2_carry__0_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => x_6_fu_84_p2(8 downto 5),
      S(3 downto 0) => ap_sig_allocacmp_x_5(8 downto 5)
    );
\x_6_fu_84_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_6_fu_84_p2_carry__0_n_9\,
      CO(3 downto 2) => \NLW_x_6_fu_84_p2_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \x_6_fu_84_p2_carry__1_n_11\,
      CO(0) => \x_6_fu_84_p2_carry__1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_x_6_fu_84_p2_carry__1_O_UNCONNECTED\(3),
      O(2 downto 0) => x_6_fu_84_p2(11 downto 9),
      S(3) => '0',
      S(2 downto 0) => ap_sig_allocacmp_x_5(11 downto 9)
    );
\x_fu_46_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_6_fu_84_p2(0),
      Q => \x_fu_46_reg_n_9_[0]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_46_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_6_fu_84_p2(10),
      Q => \x_fu_46_reg_n_9_[10]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_46_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_6_fu_84_p2(11),
      Q => \x_fu_46_reg_n_9_[11]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_46_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_6_fu_84_p2(1),
      Q => \x_fu_46_reg_n_9_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_46_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_6_fu_84_p2(2),
      Q => \x_fu_46_reg_n_9_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_46_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_6_fu_84_p2(3),
      Q => \x_fu_46_reg_n_9_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_46_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_6_fu_84_p2(4),
      Q => \x_fu_46_reg_n_9_[4]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_46_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_6_fu_84_p2(5),
      Q => \x_fu_46_reg_n_9_[5]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_46_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_6_fu_84_p2(6),
      Q => \x_fu_46_reg_n_9_[6]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_46_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_6_fu_84_p2(7),
      Q => \x_fu_46_reg_n_9_[7]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_46_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_6_fu_84_p2(8),
      Q => \x_fu_46_reg_n_9_[8]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_46_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_6_fu_84_p2(9),
      Q => \x_fu_46_reg_n_9_[9]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    full_n_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    addr110_out : out STD_LOGIC;
    p_9_in : out STD_LOGIC;
    p_6_in : out STD_LOGIC;
    push : out STD_LOGIC;
    ap_done_cache_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg : in STD_LOGIC;
    srcLayer1Rgb_full_n : in STD_LOGIC;
    srcLayer1Yuv_empty_n : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \mOutPtr_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[2]_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg0 : in STD_LOGIC;
    push_0 : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC
  );
end main_design_v_mix_0_0_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2;

architecture STRUCTURE of main_design_v_mix_0_0_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2 is
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_sig_allocacmp_x_3 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal flow_control_loop_pipe_sequential_init_U_n_10 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_11 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_12 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_13 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_14 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_15 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_9 : STD_LOGIC;
  signal icmp_ln897_fu_72_p2 : STD_LOGIC;
  signal icmp_ln897_fu_72_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln897_fu_72_p2_carry_n_11 : STD_LOGIC;
  signal icmp_ln897_fu_72_p2_carry_n_12 : STD_LOGIC;
  signal x_4_fu_78_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \x_4_fu_78_p2_carry__0_n_10\ : STD_LOGIC;
  signal \x_4_fu_78_p2_carry__0_n_11\ : STD_LOGIC;
  signal \x_4_fu_78_p2_carry__0_n_12\ : STD_LOGIC;
  signal \x_4_fu_78_p2_carry__0_n_9\ : STD_LOGIC;
  signal \x_4_fu_78_p2_carry__1_n_11\ : STD_LOGIC;
  signal \x_4_fu_78_p2_carry__1_n_12\ : STD_LOGIC;
  signal x_4_fu_78_p2_carry_n_10 : STD_LOGIC;
  signal x_4_fu_78_p2_carry_n_11 : STD_LOGIC;
  signal x_4_fu_78_p2_carry_n_12 : STD_LOGIC;
  signal x_4_fu_78_p2_carry_n_9 : STD_LOGIC;
  signal \x_fu_40_reg_n_9_[0]\ : STD_LOGIC;
  signal \x_fu_40_reg_n_9_[10]\ : STD_LOGIC;
  signal \x_fu_40_reg_n_9_[11]\ : STD_LOGIC;
  signal \x_fu_40_reg_n_9_[1]\ : STD_LOGIC;
  signal \x_fu_40_reg_n_9_[2]\ : STD_LOGIC;
  signal \x_fu_40_reg_n_9_[3]\ : STD_LOGIC;
  signal \x_fu_40_reg_n_9_[4]\ : STD_LOGIC;
  signal \x_fu_40_reg_n_9_[5]\ : STD_LOGIC;
  signal \x_fu_40_reg_n_9_[6]\ : STD_LOGIC;
  signal \x_fu_40_reg_n_9_[7]\ : STD_LOGIC;
  signal \x_fu_40_reg_n_9_[8]\ : STD_LOGIC;
  signal \x_fu_40_reg_n_9_[9]\ : STD_LOGIC;
  signal NLW_icmp_ln897_fu_72_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_x_4_fu_78_p2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_x_4_fu_78_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG[0][23]_i_1__4\ : label is "soft_lutpair844";
  attribute SOFT_HLUTNM of \addr[0]_i_2__9\ : label is "soft_lutpair843";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_2__3\ : label is "soft_lutpair843";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_3__3\ : label is "soft_lutpair844";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of x_4_fu_78_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \x_4_fu_78_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \x_4_fu_78_p2_carry__1\ : label is 35;
begin
\SRL_SIG[0][23]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => srcLayer1Rgb_full_n,
      I1 => srcLayer1Yuv_empty_n,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \mOutPtr_reg[0]\(2),
      O => push
    );
\addr[0]_i_2__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F000000"
    )
        port map (
      I0 => srcLayer1Rgb_full_n,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \mOutPtr_reg[0]\(2),
      I3 => push_0,
      I4 => srcLayer1Yuv_empty_n,
      O => addr110_out
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_11,
      Q => ap_enable_reg_pp0_iter1,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_58
     port map (
      CO(0) => icmp_ln897_fu_72_p2,
      D(1 downto 0) => D(1 downto 0),
      E(0) => flow_control_loop_pipe_sequential_init_U_n_10,
      Q(11) => \x_fu_40_reg_n_9_[11]\,
      Q(10) => \x_fu_40_reg_n_9_[10]\,
      Q(9) => \x_fu_40_reg_n_9_[9]\,
      Q(8) => \x_fu_40_reg_n_9_[8]\,
      Q(7) => \x_fu_40_reg_n_9_[7]\,
      Q(6) => \x_fu_40_reg_n_9_[6]\,
      Q(5) => \x_fu_40_reg_n_9_[5]\,
      Q(4) => \x_fu_40_reg_n_9_[4]\,
      Q(3) => \x_fu_40_reg_n_9_[3]\,
      Q(2) => \x_fu_40_reg_n_9_[2]\,
      Q(1) => \x_fu_40_reg_n_9_[1]\,
      Q(0) => \x_fu_40_reg_n_9_[0]\,
      S(3) => flow_control_loop_pipe_sequential_init_U_n_12,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_13,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_14,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_15,
      SR(0) => flow_control_loop_pipe_sequential_init_U_n_9,
      \ap_CS_fsm_reg[1]\(2 downto 0) => \mOutPtr_reg[0]\(2 downto 0),
      \ap_CS_fsm_reg[1]_0\(0) => E(0),
      \ap_CS_fsm_reg[2]\(0) => CO(0),
      \ap_CS_fsm_reg[2]_0\ => \ap_CS_fsm_reg[2]_0\,
      ap_clk => ap_clk,
      ap_done_cache_reg_0 => ap_done_cache_reg,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_loop_init_int_reg_0(0) => x_4_fu_78_p2(0),
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => flow_control_loop_pipe_sequential_init_U_n_11,
      ap_sig_allocacmp_x_3(11 downto 0) => ap_sig_allocacmp_x_3(11 downto 0),
      full_n_reg => full_n_reg,
      grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg => grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg,
      grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg0 => grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg0,
      icmp_ln897_fu_72_p2_carry_i_1_0(11 downto 0) => Q(11 downto 0),
      srcLayer1Rgb_full_n => srcLayer1Rgb_full_n,
      srcLayer1Yuv_empty_n => srcLayer1Yuv_empty_n
    );
icmp_ln897_fu_72_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln897_fu_72_p2,
      CO(2) => icmp_ln897_fu_72_p2_carry_n_10,
      CO(1) => icmp_ln897_fu_72_p2_carry_n_11,
      CO(0) => icmp_ln897_fu_72_p2_carry_n_12,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_icmp_ln897_fu_72_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_12,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_13,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_14,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_15
    );
\mOutPtr[0]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80007FFF7FFF8000"
    )
        port map (
      I0 => \mOutPtr_reg[0]\(2),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => srcLayer1Yuv_empty_n,
      I3 => srcLayer1Rgb_full_n,
      I4 => push_0,
      I5 => \mOutPtr_reg[0]_0\,
      O => \ap_CS_fsm_reg[2]\
    );
\mOutPtr[2]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAAAAAA"
    )
        port map (
      I0 => push_0,
      I1 => \mOutPtr_reg[0]\(2),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => srcLayer1Yuv_empty_n,
      I4 => srcLayer1Rgb_full_n,
      O => p_9_in
    );
\mOutPtr[2]_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \mOutPtr_reg[0]\(2),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => srcLayer1Yuv_empty_n,
      I3 => srcLayer1Rgb_full_n,
      I4 => push_0,
      O => p_6_in
    );
x_4_fu_78_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => x_4_fu_78_p2_carry_n_9,
      CO(2) => x_4_fu_78_p2_carry_n_10,
      CO(1) => x_4_fu_78_p2_carry_n_11,
      CO(0) => x_4_fu_78_p2_carry_n_12,
      CYINIT => ap_sig_allocacmp_x_3(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => x_4_fu_78_p2(4 downto 1),
      S(3 downto 0) => ap_sig_allocacmp_x_3(4 downto 1)
    );
\x_4_fu_78_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => x_4_fu_78_p2_carry_n_9,
      CO(3) => \x_4_fu_78_p2_carry__0_n_9\,
      CO(2) => \x_4_fu_78_p2_carry__0_n_10\,
      CO(1) => \x_4_fu_78_p2_carry__0_n_11\,
      CO(0) => \x_4_fu_78_p2_carry__0_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => x_4_fu_78_p2(8 downto 5),
      S(3 downto 0) => ap_sig_allocacmp_x_3(8 downto 5)
    );
\x_4_fu_78_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_4_fu_78_p2_carry__0_n_9\,
      CO(3 downto 2) => \NLW_x_4_fu_78_p2_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \x_4_fu_78_p2_carry__1_n_11\,
      CO(0) => \x_4_fu_78_p2_carry__1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_x_4_fu_78_p2_carry__1_O_UNCONNECTED\(3),
      O(2 downto 0) => x_4_fu_78_p2(11 downto 9),
      S(3) => '0',
      S(2 downto 0) => ap_sig_allocacmp_x_3(11 downto 9)
    );
\x_fu_40_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_4_fu_78_p2(0),
      Q => \x_fu_40_reg_n_9_[0]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_40_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_4_fu_78_p2(10),
      Q => \x_fu_40_reg_n_9_[10]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_40_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_4_fu_78_p2(11),
      Q => \x_fu_40_reg_n_9_[11]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_40_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_4_fu_78_p2(1),
      Q => \x_fu_40_reg_n_9_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_40_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_4_fu_78_p2(2),
      Q => \x_fu_40_reg_n_9_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_40_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_4_fu_78_p2(3),
      Q => \x_fu_40_reg_n_9_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_40_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_4_fu_78_p2(4),
      Q => \x_fu_40_reg_n_9_[4]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_40_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_4_fu_78_p2(5),
      Q => \x_fu_40_reg_n_9_[5]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_40_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_4_fu_78_p2(6),
      Q => \x_fu_40_reg_n_9_[6]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_40_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_4_fu_78_p2(7),
      Q => \x_fu_40_reg_n_9_[7]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_40_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_4_fu_78_p2(8),
      Q => \x_fu_40_reg_n_9_[8]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_40_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_4_fu_78_p2(9),
      Q => \x_fu_40_reg_n_9_[9]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    full_n_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    addr110_out : out STD_LOGIC;
    p_9_in : out STD_LOGIC;
    p_6_in : out STD_LOGIC;
    push : out STD_LOGIC;
    ap_done_cache_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg : in STD_LOGIC;
    srcLayer2Rgb_full_n : in STD_LOGIC;
    srcLayer2Yuv_empty_n : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \mOutPtr_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[2]_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg0 : in STD_LOGIC;
    push_0 : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC
  );
end main_design_v_mix_0_0_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2;

architecture STRUCTURE of main_design_v_mix_0_0_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2 is
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_sig_allocacmp_x_1 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal flow_control_loop_pipe_sequential_init_U_n_10 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_11 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_12 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_13 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_14 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_15 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_9 : STD_LOGIC;
  signal icmp_ln897_fu_72_p2 : STD_LOGIC;
  signal icmp_ln897_fu_72_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln897_fu_72_p2_carry_n_11 : STD_LOGIC;
  signal icmp_ln897_fu_72_p2_carry_n_12 : STD_LOGIC;
  signal x_2_fu_78_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \x_2_fu_78_p2_carry__0_n_10\ : STD_LOGIC;
  signal \x_2_fu_78_p2_carry__0_n_11\ : STD_LOGIC;
  signal \x_2_fu_78_p2_carry__0_n_12\ : STD_LOGIC;
  signal \x_2_fu_78_p2_carry__0_n_9\ : STD_LOGIC;
  signal \x_2_fu_78_p2_carry__1_n_11\ : STD_LOGIC;
  signal \x_2_fu_78_p2_carry__1_n_12\ : STD_LOGIC;
  signal x_2_fu_78_p2_carry_n_10 : STD_LOGIC;
  signal x_2_fu_78_p2_carry_n_11 : STD_LOGIC;
  signal x_2_fu_78_p2_carry_n_12 : STD_LOGIC;
  signal x_2_fu_78_p2_carry_n_9 : STD_LOGIC;
  signal \x_fu_40_reg_n_9_[0]\ : STD_LOGIC;
  signal \x_fu_40_reg_n_9_[10]\ : STD_LOGIC;
  signal \x_fu_40_reg_n_9_[11]\ : STD_LOGIC;
  signal \x_fu_40_reg_n_9_[1]\ : STD_LOGIC;
  signal \x_fu_40_reg_n_9_[2]\ : STD_LOGIC;
  signal \x_fu_40_reg_n_9_[3]\ : STD_LOGIC;
  signal \x_fu_40_reg_n_9_[4]\ : STD_LOGIC;
  signal \x_fu_40_reg_n_9_[5]\ : STD_LOGIC;
  signal \x_fu_40_reg_n_9_[6]\ : STD_LOGIC;
  signal \x_fu_40_reg_n_9_[7]\ : STD_LOGIC;
  signal \x_fu_40_reg_n_9_[8]\ : STD_LOGIC;
  signal \x_fu_40_reg_n_9_[9]\ : STD_LOGIC;
  signal NLW_icmp_ln897_fu_72_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_x_2_fu_78_p2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_x_2_fu_78_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG[0][23]_i_1__9\ : label is "soft_lutpair848";
  attribute SOFT_HLUTNM of \addr[0]_i_2__25\ : label is "soft_lutpair847";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_2__8\ : label is "soft_lutpair847";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_3__8\ : label is "soft_lutpair848";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of x_2_fu_78_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \x_2_fu_78_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \x_2_fu_78_p2_carry__1\ : label is 35;
begin
\SRL_SIG[0][23]_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => srcLayer2Rgb_full_n,
      I1 => srcLayer2Yuv_empty_n,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \mOutPtr_reg[0]\(2),
      O => push
    );
\addr[0]_i_2__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F000000"
    )
        port map (
      I0 => srcLayer2Rgb_full_n,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \mOutPtr_reg[0]\(2),
      I3 => push_0,
      I4 => srcLayer2Yuv_empty_n,
      O => addr110_out
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_11,
      Q => ap_enable_reg_pp0_iter1,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init
     port map (
      CO(0) => icmp_ln897_fu_72_p2,
      D(1 downto 0) => D(1 downto 0),
      E(0) => flow_control_loop_pipe_sequential_init_U_n_10,
      Q(11) => \x_fu_40_reg_n_9_[11]\,
      Q(10) => \x_fu_40_reg_n_9_[10]\,
      Q(9) => \x_fu_40_reg_n_9_[9]\,
      Q(8) => \x_fu_40_reg_n_9_[8]\,
      Q(7) => \x_fu_40_reg_n_9_[7]\,
      Q(6) => \x_fu_40_reg_n_9_[6]\,
      Q(5) => \x_fu_40_reg_n_9_[5]\,
      Q(4) => \x_fu_40_reg_n_9_[4]\,
      Q(3) => \x_fu_40_reg_n_9_[3]\,
      Q(2) => \x_fu_40_reg_n_9_[2]\,
      Q(1) => \x_fu_40_reg_n_9_[1]\,
      Q(0) => \x_fu_40_reg_n_9_[0]\,
      S(3) => flow_control_loop_pipe_sequential_init_U_n_12,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_13,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_14,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_15,
      SR(0) => flow_control_loop_pipe_sequential_init_U_n_9,
      \ap_CS_fsm_reg[1]\(2 downto 0) => \mOutPtr_reg[0]\(2 downto 0),
      \ap_CS_fsm_reg[1]_0\(0) => E(0),
      \ap_CS_fsm_reg[2]\(0) => CO(0),
      \ap_CS_fsm_reg[2]_0\ => \ap_CS_fsm_reg[2]_0\,
      ap_clk => ap_clk,
      ap_done_cache_reg_0 => ap_done_cache_reg,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_loop_init_int_reg_0(0) => x_2_fu_78_p2(0),
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => flow_control_loop_pipe_sequential_init_U_n_11,
      ap_sig_allocacmp_x_1(11 downto 0) => ap_sig_allocacmp_x_1(11 downto 0),
      full_n_reg => full_n_reg,
      grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg => grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg,
      grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg0 => grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg0,
      \icmp_ln897_fu_72_p2_carry_i_1__0_0\(11 downto 0) => Q(11 downto 0),
      srcLayer2Rgb_full_n => srcLayer2Rgb_full_n,
      srcLayer2Yuv_empty_n => srcLayer2Yuv_empty_n
    );
icmp_ln897_fu_72_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln897_fu_72_p2,
      CO(2) => icmp_ln897_fu_72_p2_carry_n_10,
      CO(1) => icmp_ln897_fu_72_p2_carry_n_11,
      CO(0) => icmp_ln897_fu_72_p2_carry_n_12,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_icmp_ln897_fu_72_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_12,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_13,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_14,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_15
    );
\mOutPtr[0]_i_1__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80007FFF7FFF8000"
    )
        port map (
      I0 => \mOutPtr_reg[0]\(2),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => srcLayer2Yuv_empty_n,
      I3 => srcLayer2Rgb_full_n,
      I4 => push_0,
      I5 => \mOutPtr_reg[0]_0\,
      O => \ap_CS_fsm_reg[2]\
    );
\mOutPtr[2]_i_2__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAAAAAA"
    )
        port map (
      I0 => push_0,
      I1 => \mOutPtr_reg[0]\(2),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => srcLayer2Yuv_empty_n,
      I4 => srcLayer2Rgb_full_n,
      O => p_9_in
    );
\mOutPtr[2]_i_3__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \mOutPtr_reg[0]\(2),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => srcLayer2Yuv_empty_n,
      I3 => srcLayer2Rgb_full_n,
      I4 => push_0,
      O => p_6_in
    );
x_2_fu_78_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => x_2_fu_78_p2_carry_n_9,
      CO(2) => x_2_fu_78_p2_carry_n_10,
      CO(1) => x_2_fu_78_p2_carry_n_11,
      CO(0) => x_2_fu_78_p2_carry_n_12,
      CYINIT => ap_sig_allocacmp_x_1(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => x_2_fu_78_p2(4 downto 1),
      S(3 downto 0) => ap_sig_allocacmp_x_1(4 downto 1)
    );
\x_2_fu_78_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => x_2_fu_78_p2_carry_n_9,
      CO(3) => \x_2_fu_78_p2_carry__0_n_9\,
      CO(2) => \x_2_fu_78_p2_carry__0_n_10\,
      CO(1) => \x_2_fu_78_p2_carry__0_n_11\,
      CO(0) => \x_2_fu_78_p2_carry__0_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => x_2_fu_78_p2(8 downto 5),
      S(3 downto 0) => ap_sig_allocacmp_x_1(8 downto 5)
    );
\x_2_fu_78_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_2_fu_78_p2_carry__0_n_9\,
      CO(3 downto 2) => \NLW_x_2_fu_78_p2_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \x_2_fu_78_p2_carry__1_n_11\,
      CO(0) => \x_2_fu_78_p2_carry__1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_x_2_fu_78_p2_carry__1_O_UNCONNECTED\(3),
      O(2 downto 0) => x_2_fu_78_p2(11 downto 9),
      S(3) => '0',
      S(2 downto 0) => ap_sig_allocacmp_x_1(11 downto 9)
    );
\x_fu_40_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_2_fu_78_p2(0),
      Q => \x_fu_40_reg_n_9_[0]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_40_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_2_fu_78_p2(10),
      Q => \x_fu_40_reg_n_9_[10]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_40_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_2_fu_78_p2(11),
      Q => \x_fu_40_reg_n_9_[11]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_40_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_2_fu_78_p2(1),
      Q => \x_fu_40_reg_n_9_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_40_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_2_fu_78_p2(2),
      Q => \x_fu_40_reg_n_9_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_40_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_2_fu_78_p2(3),
      Q => \x_fu_40_reg_n_9_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_40_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_2_fu_78_p2(4),
      Q => \x_fu_40_reg_n_9_[4]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_40_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_2_fu_78_p2(5),
      Q => \x_fu_40_reg_n_9_[5]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_40_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_2_fu_78_p2(6),
      Q => \x_fu_40_reg_n_9_[6]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_40_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_2_fu_78_p2(7),
      Q => \x_fu_40_reg_n_9_[7]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_40_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_2_fu_78_p2(8),
      Q => \x_fu_40_reg_n_9_[8]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_40_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_10,
      D => x_2_fu_78_p2(9),
      Q => \x_fu_40_reg_n_9_[9]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_AXIvideo2MultiPixStream is
  port (
    start_once_reg : out STD_LOGIC;
    s_axis_video2_TREADY_int_regslice : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \ap_CS_fsm_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    AXIvideo2MultiPixStream_U0_ap_ready : out STD_LOGIC;
    push : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_0\ : out STD_LOGIC;
    ap_sync_AXIvideo2MultiPixStream_U0_ap_ready : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_done_cache_reg : in STD_LOGIC;
    \FSM_sequential_state_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \axi_data_fu_92_reg[23]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_rst_n : in STD_LOGIC;
    \SRL_SIG_reg[1][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    srcLayer2_full_n : in STD_LOGIC;
    s_axis_video2_TLAST_int_regslice : in STD_LOGIC;
    HwReg_layerEnableFlag_3_fu_294 : in STD_LOGIC;
    start_once_reg_reg_0 : in STD_LOGIC;
    s_axis_video2_TUSER_int_regslice : in STD_LOGIC;
    ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready : in STD_LOGIC;
    ap_sync_reg_AXIvideo2MultiPixStream_5_U0_ap_ready : in STD_LOGIC;
    ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready_reg : in STD_LOGIC;
    \d_read_reg_22_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \d_read_reg_22_reg[11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
end main_design_v_mix_0_0_AXIvideo2MultiPixStream;

architecture STRUCTURE of main_design_v_mix_0_0_AXIvideo2MultiPixStream is
  signal and_ln3150_reg_409 : STD_LOGIC;
  signal \and_ln3150_reg_409[0]_i_1__0_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_3_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_4__0_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_5__0_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_6__0_n_9\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[0]_i_2_n_11\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[0]_i_2_n_12\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_9_[6]\ : STD_LOGIC;
  signal ap_CS_fsm_state10 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_CS_fsm_state9 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal axi_data_fu_108 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal axi_last_23_loc_fu_92 : STD_LOGIC;
  signal axi_last_reg_170 : STD_LOGIC;
  signal cmp10301_i_reg_393 : STD_LOGIC;
  signal \cmp10301_i_reg_393[0]_i_1__0_n_9\ : STD_LOGIC;
  signal cols_reg_370 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal d_read_reg_22 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \flow_control_loop_pipe_sequential_init_U/ap_loop_init_int\ : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_n_10 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_n_12 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_n_13 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_n_14 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_n_15 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180_ap_start_reg : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180_ap_start_reg0 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180_n_10 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180_n_13 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180_n_14 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180_n_9 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_ap_start_reg : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_eol_out : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_n_11 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_n_61 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_n_62 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_259_ap_ce : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_265_n_10 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_265_n_11 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_265_n_12 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_265_n_13 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_265_n_14 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_265_n_15 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_265_n_16 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_265_n_17 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_265_n_18 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_265_n_19 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_265_n_20 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_265_n_9 : STD_LOGIC;
  signal i_fu_112 : STD_LOGIC;
  signal \i_fu_112[0]_i_4_n_9\ : STD_LOGIC;
  signal i_fu_112_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \i_fu_112_reg[0]_i_3__0_n_10\ : STD_LOGIC;
  signal \i_fu_112_reg[0]_i_3__0_n_11\ : STD_LOGIC;
  signal \i_fu_112_reg[0]_i_3__0_n_12\ : STD_LOGIC;
  signal \i_fu_112_reg[0]_i_3__0_n_13\ : STD_LOGIC;
  signal \i_fu_112_reg[0]_i_3__0_n_14\ : STD_LOGIC;
  signal \i_fu_112_reg[0]_i_3__0_n_15\ : STD_LOGIC;
  signal \i_fu_112_reg[0]_i_3__0_n_16\ : STD_LOGIC;
  signal \i_fu_112_reg[0]_i_3__0_n_9\ : STD_LOGIC;
  signal \i_fu_112_reg[4]_i_1__0_n_10\ : STD_LOGIC;
  signal \i_fu_112_reg[4]_i_1__0_n_11\ : STD_LOGIC;
  signal \i_fu_112_reg[4]_i_1__0_n_12\ : STD_LOGIC;
  signal \i_fu_112_reg[4]_i_1__0_n_13\ : STD_LOGIC;
  signal \i_fu_112_reg[4]_i_1__0_n_14\ : STD_LOGIC;
  signal \i_fu_112_reg[4]_i_1__0_n_15\ : STD_LOGIC;
  signal \i_fu_112_reg[4]_i_1__0_n_16\ : STD_LOGIC;
  signal \i_fu_112_reg[4]_i_1__0_n_9\ : STD_LOGIC;
  signal \i_fu_112_reg[8]_i_1__0_n_10\ : STD_LOGIC;
  signal \i_fu_112_reg[8]_i_1__0_n_11\ : STD_LOGIC;
  signal \i_fu_112_reg[8]_i_1__0_n_12\ : STD_LOGIC;
  signal \i_fu_112_reg[8]_i_1__0_n_13\ : STD_LOGIC;
  signal \i_fu_112_reg[8]_i_1__0_n_14\ : STD_LOGIC;
  signal \i_fu_112_reg[8]_i_1__0_n_15\ : STD_LOGIC;
  signal \i_fu_112_reg[8]_i_1__0_n_16\ : STD_LOGIC;
  signal icmp_ln3101_fu_293_p2 : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal rows_reg_365 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal select_ln3150_reg_420 : STD_LOGIC;
  signal \sof_reg_158[0]_i_1_n_9\ : STD_LOGIC;
  signal \sof_reg_158_reg_n_9_[0]\ : STD_LOGIC;
  signal \^start_once_reg\ : STD_LOGIC;
  signal \start_once_reg_i_1__6_n_9\ : STD_LOGIC;
  signal xor_ln3150_fu_284_p2 : STD_LOGIC;
  signal xor_ln3150_reg_398 : STD_LOGIC;
  signal \xor_ln3150_reg_398[0]_i_1__0_n_9\ : STD_LOGIC;
  signal \xor_ln3150_reg_398[0]_i_3__0_n_9\ : STD_LOGIC;
  signal \xor_ln3150_reg_398[0]_i_4__0_n_9\ : STD_LOGIC;
  signal \NLW_ap_CS_fsm_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_i_fu_112_reg[8]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__9\ : label is "soft_lutpair423";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute SOFT_HLUTNM of ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_ready_i_3 : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \cmp10301_i_reg_393[0]_i_1__0\ : label is "soft_lutpair424";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \i_fu_112_reg[0]_i_3__0\ : label is 11;
  attribute ADDER_THRESHOLD of \i_fu_112_reg[4]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \i_fu_112_reg[8]_i_1__0\ : label is 11;
  attribute SOFT_HLUTNM of \xor_ln3150_reg_398[0]_i_1__0\ : label is "soft_lutpair424";
begin
  \ap_CS_fsm_reg[0]_0\(0) <= \^ap_cs_fsm_reg[0]_0\(0);
  start_once_reg <= \^start_once_reg\;
\and_ln3150_reg_409[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => xor_ln3150_reg_398,
      I1 => \sof_reg_158_reg_n_9_[0]\,
      I2 => ap_CS_fsm_state5,
      I3 => and_ln3150_reg_409,
      O => \and_ln3150_reg_409[0]_i_1__0_n_9\
    );
\and_ln3150_reg_409_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \and_ln3150_reg_409[0]_i_1__0_n_9\,
      Q => and_ln3150_reg_409,
      R => '0'
    );
\ap_CS_fsm[0]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0FFD0D0"
    )
        port map (
      I0 => HwReg_layerEnableFlag_3_fu_294,
      I1 => icmp_ln3101_fu_293_p2,
      I2 => ap_CS_fsm_state5,
      I3 => \ap_CS_fsm_reg[1]_0\(0),
      I4 => \^ap_cs_fsm_reg[0]_0\(0),
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => i_fu_112_reg(9),
      I1 => rows_reg_365(9),
      I2 => i_fu_112_reg(10),
      I3 => rows_reg_365(10),
      I4 => rows_reg_365(11),
      I5 => i_fu_112_reg(11),
      O => \ap_CS_fsm[0]_i_3_n_9\
    );
\ap_CS_fsm[0]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => i_fu_112_reg(6),
      I1 => rows_reg_365(6),
      I2 => i_fu_112_reg(7),
      I3 => rows_reg_365(7),
      I4 => rows_reg_365(8),
      I5 => i_fu_112_reg(8),
      O => \ap_CS_fsm[0]_i_4__0_n_9\
    );
\ap_CS_fsm[0]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => i_fu_112_reg(5),
      I1 => rows_reg_365(5),
      I2 => i_fu_112_reg(3),
      I3 => rows_reg_365(3),
      I4 => rows_reg_365(4),
      I5 => i_fu_112_reg(4),
      O => \ap_CS_fsm[0]_i_5__0_n_9\
    );
\ap_CS_fsm[0]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => i_fu_112_reg(2),
      I1 => rows_reg_365(2),
      I2 => i_fu_112_reg(0),
      I3 => rows_reg_365(0),
      I4 => rows_reg_365(1),
      I5 => i_fu_112_reg(1),
      O => \ap_CS_fsm[0]_i_6__0_n_9\
    );
\ap_CS_fsm[4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF4"
    )
        port map (
      I0 => HwReg_layerEnableFlag_3_fu_294,
      I1 => ap_CS_fsm_state2,
      I2 => ap_CS_fsm_state4,
      I3 => ap_CS_fsm_state10,
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^ap_cs_fsm_reg[0]_0\(0),
      S => ap_done_cache_reg
    );
\ap_CS_fsm_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln3101_fu_293_p2,
      CO(2) => \ap_CS_fsm_reg[0]_i_2_n_10\,
      CO(1) => \ap_CS_fsm_reg[0]_i_2_n_11\,
      CO(0) => \ap_CS_fsm_reg[0]_i_2_n_12\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[0]_i_3_n_9\,
      S(2) => \ap_CS_fsm[0]_i_4__0_n_9\,
      S(1) => \ap_CS_fsm[0]_i_5__0_n_9\,
      S(0) => \ap_CS_fsm[0]_i_6__0_n_9\
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg[1]_0\(0),
      Q => ap_CS_fsm_state2,
      R => ap_done_cache_reg
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ap_done_cache_reg
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => ap_done_cache_reg
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_state5,
      R => ap_done_cache_reg
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => ap_CS_fsm_state6,
      R => ap_done_cache_reg
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_n_11,
      Q => \ap_CS_fsm_reg_n_9_[6]\,
      R => ap_done_cache_reg
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_9_[6]\,
      Q => ap_CS_fsm_state8,
      R => ap_done_cache_reg
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(8),
      Q => ap_CS_fsm_state9,
      R => ap_done_cache_reg
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_n_10,
      Q => ap_CS_fsm_state10,
      R => ap_done_cache_reg
    );
ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF8A"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => icmp_ln3101_fu_293_p2,
      I2 => HwReg_layerEnableFlag_3_fu_294,
      I3 => ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready,
      O => ap_sync_AXIvideo2MultiPixStream_U0_ap_ready
    );
ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0075FFFF00750075"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => icmp_ln3101_fu_293_p2,
      I2 => HwReg_layerEnableFlag_3_fu_294,
      I3 => ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready,
      I4 => ap_sync_reg_AXIvideo2MultiPixStream_5_U0_ap_ready,
      I5 => ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready_reg,
      O => \ap_CS_fsm_reg[4]_0\
    );
ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_ready_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => icmp_ln3101_fu_293_p2,
      I2 => HwReg_layerEnableFlag_3_fu_294,
      O => AXIvideo2MultiPixStream_U0_ap_ready
    );
\axi_data_fu_108_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_n_12,
      D => p_1_in(0),
      Q => axi_data_fu_108(0),
      R => '0'
    );
\axi_data_fu_108_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_n_12,
      D => p_1_in(10),
      Q => axi_data_fu_108(10),
      R => '0'
    );
\axi_data_fu_108_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_n_12,
      D => p_1_in(11),
      Q => axi_data_fu_108(11),
      R => '0'
    );
\axi_data_fu_108_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_n_12,
      D => p_1_in(12),
      Q => axi_data_fu_108(12),
      R => '0'
    );
\axi_data_fu_108_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_n_12,
      D => p_1_in(13),
      Q => axi_data_fu_108(13),
      R => '0'
    );
\axi_data_fu_108_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_n_12,
      D => p_1_in(14),
      Q => axi_data_fu_108(14),
      R => '0'
    );
\axi_data_fu_108_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_n_12,
      D => p_1_in(15),
      Q => axi_data_fu_108(15),
      R => '0'
    );
\axi_data_fu_108_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_n_12,
      D => p_1_in(16),
      Q => axi_data_fu_108(16),
      R => '0'
    );
\axi_data_fu_108_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_n_12,
      D => p_1_in(17),
      Q => axi_data_fu_108(17),
      R => '0'
    );
\axi_data_fu_108_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_n_12,
      D => p_1_in(18),
      Q => axi_data_fu_108(18),
      R => '0'
    );
\axi_data_fu_108_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_n_12,
      D => p_1_in(19),
      Q => axi_data_fu_108(19),
      R => '0'
    );
\axi_data_fu_108_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_n_12,
      D => p_1_in(1),
      Q => axi_data_fu_108(1),
      R => '0'
    );
\axi_data_fu_108_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_n_12,
      D => p_1_in(20),
      Q => axi_data_fu_108(20),
      R => '0'
    );
\axi_data_fu_108_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_n_12,
      D => p_1_in(21),
      Q => axi_data_fu_108(21),
      R => '0'
    );
\axi_data_fu_108_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_n_12,
      D => p_1_in(22),
      Q => axi_data_fu_108(22),
      R => '0'
    );
\axi_data_fu_108_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_n_12,
      D => p_1_in(23),
      Q => axi_data_fu_108(23),
      R => '0'
    );
\axi_data_fu_108_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_n_12,
      D => p_1_in(2),
      Q => axi_data_fu_108(2),
      R => '0'
    );
\axi_data_fu_108_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_n_12,
      D => p_1_in(3),
      Q => axi_data_fu_108(3),
      R => '0'
    );
\axi_data_fu_108_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_n_12,
      D => p_1_in(4),
      Q => axi_data_fu_108(4),
      R => '0'
    );
\axi_data_fu_108_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_n_12,
      D => p_1_in(5),
      Q => axi_data_fu_108(5),
      R => '0'
    );
\axi_data_fu_108_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_n_12,
      D => p_1_in(6),
      Q => axi_data_fu_108(6),
      R => '0'
    );
\axi_data_fu_108_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_n_12,
      D => p_1_in(7),
      Q => axi_data_fu_108(7),
      R => '0'
    );
\axi_data_fu_108_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_n_12,
      D => p_1_in(8),
      Q => axi_data_fu_108(8),
      R => '0'
    );
\axi_data_fu_108_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_n_12,
      D => p_1_in(9),
      Q => axi_data_fu_108(9),
      R => '0'
    );
\axi_last_23_loc_fu_92_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_n_15,
      Q => axi_last_23_loc_fu_92,
      R => '0'
    );
\axi_last_reg_170_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180_n_14,
      Q => axi_last_reg_170,
      R => '0'
    );
\cmp10301_i_reg_393[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => xor_ln3150_fu_284_p2,
      I1 => ap_CS_fsm_state4,
      I2 => cmp10301_i_reg_393,
      O => \cmp10301_i_reg_393[0]_i_1__0_n_9\
    );
\cmp10301_i_reg_393_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \cmp10301_i_reg_393[0]_i_1__0_n_9\,
      Q => cmp10301_i_reg_393,
      R => '0'
    );
\cols_reg_370_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_265_n_20,
      Q => cols_reg_370(0),
      R => '0'
    );
\cols_reg_370_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_265_n_10,
      Q => cols_reg_370(10),
      R => '0'
    );
\cols_reg_370_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_265_n_9,
      Q => cols_reg_370(11),
      R => '0'
    );
\cols_reg_370_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_265_n_19,
      Q => cols_reg_370(1),
      R => '0'
    );
\cols_reg_370_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_265_n_18,
      Q => cols_reg_370(2),
      R => '0'
    );
\cols_reg_370_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_265_n_17,
      Q => cols_reg_370(3),
      R => '0'
    );
\cols_reg_370_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_265_n_16,
      Q => cols_reg_370(4),
      R => '0'
    );
\cols_reg_370_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_265_n_15,
      Q => cols_reg_370(5),
      R => '0'
    );
\cols_reg_370_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_265_n_14,
      Q => cols_reg_370(6),
      R => '0'
    );
\cols_reg_370_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_265_n_13,
      Q => cols_reg_370(7),
      R => '0'
    );
\cols_reg_370_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_265_n_12,
      Q => cols_reg_370(8),
      R => '0'
    );
\cols_reg_370_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_265_n_11,
      Q => cols_reg_370(9),
      R => '0'
    );
grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228: entity work.main_design_v_mix_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol
     port map (
      D(1) => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_n_10,
      D(0) => ap_NS_fsm(8),
      E(0) => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_n_12,
      Q(1) => ap_CS_fsm_state9,
      Q(0) => ap_CS_fsm_state8,
      \ap_CS_fsm_reg[7]\ => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_n_14,
      \ap_CS_fsm_reg[8]\ => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_n_13,
      ap_clk => ap_clk,
      ap_done_cache_reg => ap_done_cache_reg,
      ap_loop_init_int => \flow_control_loop_pipe_sequential_init_U/ap_loop_init_int\,
      ap_loop_init_int_reg(0) => \SRL_SIG_reg[1][0]\(0),
      ap_rst_n => ap_rst_n,
      \axi_data_fu_108_reg[0]\ => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180_n_10,
      axi_last_23_loc_fu_92 => axi_last_23_loc_fu_92,
      \axi_last_reg_103_reg[0]_0\ => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_n_15,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_eol_out => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_eol_out,
      s_axis_video2_TLAST_int_regslice => s_axis_video2_TLAST_int_regslice,
      select_ln3150_reg_420 => select_ln3150_reg_420
    );
grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_n_14,
      Q => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg,
      R => ap_done_cache_reg
    );
grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180: entity work.main_design_v_mix_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start
     port map (
      D(1 downto 0) => ap_NS_fsm(3 downto 2),
      HwReg_layerEnableFlag_3_fu_294 => HwReg_layerEnableFlag_3_fu_294,
      Q(5) => ap_CS_fsm_state10,
      Q(4) => ap_CS_fsm_state9,
      Q(3) => ap_CS_fsm_state6,
      Q(2) => ap_CS_fsm_state4,
      Q(1) => ap_CS_fsm_state3,
      Q(0) => ap_CS_fsm_state2,
      \ap_CS_fsm_reg[2]\ => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180_n_10,
      \ap_CS_fsm_reg[8]\ => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180_n_9,
      ap_clk => ap_clk,
      ap_done_cache_reg => ap_done_cache_reg,
      ap_rst_n => ap_rst_n,
      axi_last_23_loc_fu_92 => axi_last_23_loc_fu_92,
      \axi_last_23_loc_fu_92_reg[0]\ => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180_n_14,
      axi_last_reg_170 => axi_last_reg_170,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180_ap_start_reg => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180_ap_start_reg,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180_ap_start_reg0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180_ap_start_reg0,
      s_axis_video2_TLAST_int_regslice => s_axis_video2_TLAST_int_regslice,
      s_axis_video2_TUSER_int_regslice => s_axis_video2_TUSER_int_regslice,
      \sof_reg_83_reg[0]_0\ => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180_n_13,
      \sof_reg_83_reg[0]_1\(0) => \SRL_SIG_reg[1][0]\(0)
    );
grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180_n_13,
      Q => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180_ap_start_reg,
      R => ap_done_cache_reg
    );
grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200: entity work.main_design_v_mix_0_0_AXIvideo2MultiPixStream_Pipeline_loop_width
     port map (
      CO(0) => icmp_ln3101_fu_293_p2,
      D(1) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_n_11,
      D(0) => ap_NS_fsm(5),
      \FSM_sequential_state_reg[0]\ => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180_n_9,
      \FSM_sequential_state_reg[0]_0\ => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_n_13,
      \FSM_sequential_state_reg[0]_1\(0) => \FSM_sequential_state_reg[0]\(0),
      \HwReg_layerEnableFlag_2_reg_1121_reg[0]\ => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_n_61,
      HwReg_layerEnableFlag_3_fu_294 => HwReg_layerEnableFlag_3_fu_294,
      Q(3) => ap_CS_fsm_state9,
      Q(2) => ap_CS_fsm_state8,
      Q(1) => ap_CS_fsm_state6,
      Q(0) => ap_CS_fsm_state5,
      \SRL_SIG_reg[1][0]\(0) => \SRL_SIG_reg[1][0]\(0),
      ap_clk => ap_clk,
      ap_done_cache_reg => ap_done_cache_reg,
      ap_loop_init_int => \flow_control_loop_pipe_sequential_init_U/ap_loop_init_int\,
      \ap_loop_init_int_i_2__7\ => \sof_reg_158_reg_n_9_[0]\,
      ap_loop_init_int_reg(23 downto 0) => p_1_in(23 downto 0),
      ap_rst_n => ap_rst_n,
      \axi_data_fu_92_reg[23]_0\(23 downto 0) => Q(23 downto 0),
      \axi_data_fu_92_reg[23]_1\(23 downto 0) => \axi_data_fu_92_reg[23]\(23 downto 0),
      \axi_data_fu_92_reg[23]_2\(23 downto 0) => axi_data_fu_108(23 downto 0),
      axi_last_reg_170 => axi_last_reg_170,
      cmp10301_i_reg_393 => cmp10301_i_reg_393,
      \eol_reg_163_reg[0]_0\ => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_n_62,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_ap_start_reg => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_ap_start_reg,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_eol_out => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_eol_out,
      i_fu_112 => i_fu_112,
      \icmp_ln3105_fu_203_p2_carry_i_1__1\(11 downto 0) => cols_reg_370(11 downto 0),
      push => push,
      s_axis_video2_TLAST_int_regslice => s_axis_video2_TLAST_int_regslice,
      s_axis_video2_TREADY_int_regslice => s_axis_video2_TREADY_int_regslice,
      select_ln3150_reg_420 => select_ln3150_reg_420,
      srcLayer2_full_n => srcLayer2_full_n
    );
grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_n_61,
      Q => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_ap_start_reg,
      R => ap_done_cache_reg
    );
grp_reg_unsigned_short_s_fu_259: entity work.main_design_v_mix_0_0_reg_unsigned_short_s
     port map (
      E(0) => grp_reg_unsigned_short_s_fu_259_ap_ce,
      Q(0) => ap_CS_fsm_state2,
      ap_clk => ap_clk,
      \d_read_reg_22_reg[0]_0\(0) => \ap_CS_fsm_reg[1]_0\(0),
      \d_read_reg_22_reg[11]_0\(11 downto 0) => d_read_reg_22(11 downto 0),
      \d_read_reg_22_reg[11]_1\(11 downto 0) => \d_read_reg_22_reg[11]_0\(11 downto 0)
    );
grp_reg_unsigned_short_s_fu_265: entity work.main_design_v_mix_0_0_reg_unsigned_short_s_123
     port map (
      E(0) => grp_reg_unsigned_short_s_fu_259_ap_ce,
      Q(11) => grp_reg_unsigned_short_s_fu_265_n_9,
      Q(10) => grp_reg_unsigned_short_s_fu_265_n_10,
      Q(9) => grp_reg_unsigned_short_s_fu_265_n_11,
      Q(8) => grp_reg_unsigned_short_s_fu_265_n_12,
      Q(7) => grp_reg_unsigned_short_s_fu_265_n_13,
      Q(6) => grp_reg_unsigned_short_s_fu_265_n_14,
      Q(5) => grp_reg_unsigned_short_s_fu_265_n_15,
      Q(4) => grp_reg_unsigned_short_s_fu_265_n_16,
      Q(3) => grp_reg_unsigned_short_s_fu_265_n_17,
      Q(2) => grp_reg_unsigned_short_s_fu_265_n_18,
      Q(1) => grp_reg_unsigned_short_s_fu_265_n_19,
      Q(0) => grp_reg_unsigned_short_s_fu_265_n_20,
      ap_clk => ap_clk,
      \d_read_reg_22_reg[11]_0\(11 downto 0) => \d_read_reg_22_reg[11]\(11 downto 0)
    );
\i_fu_112[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => HwReg_layerEnableFlag_3_fu_294,
      I1 => ap_CS_fsm_state2,
      O => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180_ap_start_reg0
    );
\i_fu_112[0]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => icmp_ln3101_fu_293_p2,
      I2 => HwReg_layerEnableFlag_3_fu_294,
      O => i_fu_112
    );
\i_fu_112[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_fu_112_reg(0),
      O => \i_fu_112[0]_i_4_n_9\
    );
\i_fu_112_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_112,
      D => \i_fu_112_reg[0]_i_3__0_n_16\,
      Q => i_fu_112_reg(0),
      R => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180_ap_start_reg0
    );
\i_fu_112_reg[0]_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_fu_112_reg[0]_i_3__0_n_9\,
      CO(2) => \i_fu_112_reg[0]_i_3__0_n_10\,
      CO(1) => \i_fu_112_reg[0]_i_3__0_n_11\,
      CO(0) => \i_fu_112_reg[0]_i_3__0_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \i_fu_112_reg[0]_i_3__0_n_13\,
      O(2) => \i_fu_112_reg[0]_i_3__0_n_14\,
      O(1) => \i_fu_112_reg[0]_i_3__0_n_15\,
      O(0) => \i_fu_112_reg[0]_i_3__0_n_16\,
      S(3 downto 1) => i_fu_112_reg(3 downto 1),
      S(0) => \i_fu_112[0]_i_4_n_9\
    );
\i_fu_112_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_112,
      D => \i_fu_112_reg[8]_i_1__0_n_14\,
      Q => i_fu_112_reg(10),
      R => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180_ap_start_reg0
    );
\i_fu_112_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_112,
      D => \i_fu_112_reg[8]_i_1__0_n_13\,
      Q => i_fu_112_reg(11),
      R => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180_ap_start_reg0
    );
\i_fu_112_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_112,
      D => \i_fu_112_reg[0]_i_3__0_n_15\,
      Q => i_fu_112_reg(1),
      R => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180_ap_start_reg0
    );
\i_fu_112_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_112,
      D => \i_fu_112_reg[0]_i_3__0_n_14\,
      Q => i_fu_112_reg(2),
      R => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180_ap_start_reg0
    );
\i_fu_112_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_112,
      D => \i_fu_112_reg[0]_i_3__0_n_13\,
      Q => i_fu_112_reg(3),
      R => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180_ap_start_reg0
    );
\i_fu_112_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_112,
      D => \i_fu_112_reg[4]_i_1__0_n_16\,
      Q => i_fu_112_reg(4),
      R => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180_ap_start_reg0
    );
\i_fu_112_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_fu_112_reg[0]_i_3__0_n_9\,
      CO(3) => \i_fu_112_reg[4]_i_1__0_n_9\,
      CO(2) => \i_fu_112_reg[4]_i_1__0_n_10\,
      CO(1) => \i_fu_112_reg[4]_i_1__0_n_11\,
      CO(0) => \i_fu_112_reg[4]_i_1__0_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_fu_112_reg[4]_i_1__0_n_13\,
      O(2) => \i_fu_112_reg[4]_i_1__0_n_14\,
      O(1) => \i_fu_112_reg[4]_i_1__0_n_15\,
      O(0) => \i_fu_112_reg[4]_i_1__0_n_16\,
      S(3 downto 0) => i_fu_112_reg(7 downto 4)
    );
\i_fu_112_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_112,
      D => \i_fu_112_reg[4]_i_1__0_n_15\,
      Q => i_fu_112_reg(5),
      R => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180_ap_start_reg0
    );
\i_fu_112_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_112,
      D => \i_fu_112_reg[4]_i_1__0_n_14\,
      Q => i_fu_112_reg(6),
      R => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180_ap_start_reg0
    );
\i_fu_112_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_112,
      D => \i_fu_112_reg[4]_i_1__0_n_13\,
      Q => i_fu_112_reg(7),
      R => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180_ap_start_reg0
    );
\i_fu_112_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_112,
      D => \i_fu_112_reg[8]_i_1__0_n_16\,
      Q => i_fu_112_reg(8),
      R => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180_ap_start_reg0
    );
\i_fu_112_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_fu_112_reg[4]_i_1__0_n_9\,
      CO(3) => \NLW_i_fu_112_reg[8]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \i_fu_112_reg[8]_i_1__0_n_10\,
      CO(1) => \i_fu_112_reg[8]_i_1__0_n_11\,
      CO(0) => \i_fu_112_reg[8]_i_1__0_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_fu_112_reg[8]_i_1__0_n_13\,
      O(2) => \i_fu_112_reg[8]_i_1__0_n_14\,
      O(1) => \i_fu_112_reg[8]_i_1__0_n_15\,
      O(0) => \i_fu_112_reg[8]_i_1__0_n_16\,
      S(3 downto 0) => i_fu_112_reg(11 downto 8)
    );
\i_fu_112_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_112,
      D => \i_fu_112_reg[8]_i_1__0_n_15\,
      Q => i_fu_112_reg(9),
      R => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180_ap_start_reg0
    );
\rows_reg_365_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => d_read_reg_22(0),
      Q => rows_reg_365(0),
      R => '0'
    );
\rows_reg_365_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => d_read_reg_22(10),
      Q => rows_reg_365(10),
      R => '0'
    );
\rows_reg_365_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => d_read_reg_22(11),
      Q => rows_reg_365(11),
      R => '0'
    );
\rows_reg_365_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => d_read_reg_22(1),
      Q => rows_reg_365(1),
      R => '0'
    );
\rows_reg_365_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => d_read_reg_22(2),
      Q => rows_reg_365(2),
      R => '0'
    );
\rows_reg_365_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => d_read_reg_22(3),
      Q => rows_reg_365(3),
      R => '0'
    );
\rows_reg_365_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => d_read_reg_22(4),
      Q => rows_reg_365(4),
      R => '0'
    );
\rows_reg_365_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => d_read_reg_22(5),
      Q => rows_reg_365(5),
      R => '0'
    );
\rows_reg_365_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => d_read_reg_22(6),
      Q => rows_reg_365(6),
      R => '0'
    );
\rows_reg_365_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => d_read_reg_22(7),
      Q => rows_reg_365(7),
      R => '0'
    );
\rows_reg_365_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => d_read_reg_22(8),
      Q => rows_reg_365(8),
      R => '0'
    );
\rows_reg_365_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => d_read_reg_22(9),
      Q => rows_reg_365(9),
      R => '0'
    );
\select_ln3150_reg_420_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200_n_62,
      Q => select_ln3150_reg_420,
      R => '0'
    );
\sof_reg_158[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CFCA"
    )
        port map (
      I0 => \sof_reg_158_reg_n_9_[0]\,
      I1 => and_ln3150_reg_409,
      I2 => ap_CS_fsm_state10,
      I3 => ap_CS_fsm_state4,
      O => \sof_reg_158[0]_i_1_n_9\
    );
\sof_reg_158_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \sof_reg_158[0]_i_1_n_9\,
      Q => \sof_reg_158_reg_n_9_[0]\,
      R => '0'
    );
\start_once_reg_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F2F2F00"
    )
        port map (
      I0 => HwReg_layerEnableFlag_3_fu_294,
      I1 => icmp_ln3101_fu_293_p2,
      I2 => ap_CS_fsm_state5,
      I3 => start_once_reg_reg_0,
      I4 => \^start_once_reg\,
      O => \start_once_reg_i_1__6_n_9\
    );
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \start_once_reg_i_1__6_n_9\,
      Q => \^start_once_reg\,
      R => ap_done_cache_reg
    );
\xor_ln3150_reg_398[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xor_ln3150_fu_284_p2,
      I1 => ap_CS_fsm_state4,
      I2 => xor_ln3150_reg_398,
      O => \xor_ln3150_reg_398[0]_i_1__0_n_9\
    );
\xor_ln3150_reg_398[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => cols_reg_370(9),
      I1 => cols_reg_370(11),
      I2 => cols_reg_370(1),
      I3 => cols_reg_370(3),
      I4 => \xor_ln3150_reg_398[0]_i_3__0_n_9\,
      I5 => \xor_ln3150_reg_398[0]_i_4__0_n_9\,
      O => xor_ln3150_fu_284_p2
    );
\xor_ln3150_reg_398[0]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => cols_reg_370(4),
      I1 => cols_reg_370(0),
      I2 => cols_reg_370(5),
      I3 => cols_reg_370(2),
      O => \xor_ln3150_reg_398[0]_i_3__0_n_9\
    );
\xor_ln3150_reg_398[0]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => cols_reg_370(10),
      I1 => cols_reg_370(8),
      I2 => cols_reg_370(7),
      I3 => cols_reg_370(6),
      O => \xor_ln3150_reg_398[0]_i_4__0_n_9\
    );
\xor_ln3150_reg_398_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \xor_ln3150_reg_398[0]_i_1__0_n_9\,
      Q => xor_ln3150_reg_398,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_AXIvideo2MultiPixStream_1 is
  port (
    ap_rst_n_0 : out STD_LOGIC;
    s_axis_video_TREADY_int_regslice : out STD_LOGIC;
    grp_VMixHlsDataFlowFunction_fu_476_ap_start_reg_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_0\ : out STD_LOGIC;
    push : out STD_LOGIC;
    ap_sync_AXIvideo2MultiPixStream_1_U0_ap_ready : out STD_LOGIC;
    p_9_in : out STD_LOGIC;
    start_once_reg_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    push_0 : out STD_LOGIC;
    start_once_reg : out STD_LOGIC;
    \HwReg_layerEnableFlag_1_reg_1151_reg[0]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_rst_n : in STD_LOGIC;
    ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_done : in STD_LOGIC;
    ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_ready_reg : in STD_LOGIC;
    ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_ready_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \sof_reg_83_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    srcLayer0_full_n : in STD_LOGIC;
    grp_VMixHlsDataFlowFunction_fu_476_ap_start_reg : in STD_LOGIC;
    ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready_reg : in STD_LOGIC;
    HwReg_layerEnableFlag_4_fu_298 : in STD_LOGIC;
    ap_sync_reg_AXIvideo2MultiPixStream_1_U0_ap_ready : in STD_LOGIC;
    ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_ready_reg_1 : in STD_LOGIC;
    ap_sync_reg_AXIvideo2MultiPixStream_5_U0_ap_ready : in STD_LOGIC;
    ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready : in STD_LOGIC;
    AXIvideo2MultiPixStream_U0_ap_ready : in STD_LOGIC;
    ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready_reg_0 : in STD_LOGIC;
    entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write : in STD_LOGIC;
    full_n_reg : in STD_LOGIC;
    HwReg_layerEnableFlag_0_val_c14_empty_n : in STD_LOGIC;
    start_for_v_mix_420_to_422_false_2_U0_full_n : in STD_LOGIC;
    \SRL_SIG_reg[0][0]\ : in STD_LOGIC;
    HwReg_layerEnableFlag_0_val_c14_full_n : in STD_LOGIC;
    ap_done_cache_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \d_read_reg_26_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \d_read_reg_26_reg[11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \axi_data_fu_92_reg[23]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    s_axis_video_TLAST_int_regslice : in STD_LOGIC;
    s_axis_video_TUSER_int_regslice : in STD_LOGIC
  );
end main_design_v_mix_0_0_AXIvideo2MultiPixStream_1;

architecture STRUCTURE of main_design_v_mix_0_0_AXIvideo2MultiPixStream_1 is
  signal AXIvideo2MultiPixStream_1_U0_HwReg_layerEnableFlag_0_val_c14_write : STD_LOGIC;
  signal AXIvideo2MultiPixStream_1_U0_ap_ready : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal and_ln3150_reg_383 : STD_LOGIC;
  signal \and_ln3150_reg_383[0]_i_1_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_4_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_5_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_6_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_7_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[0]_i_3_n_10\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[0]_i_3_n_11\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[0]_i_3_n_12\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_9_[0]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_9_[6]\ : STD_LOGIC;
  signal ap_CS_fsm_state10 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_CS_fsm_state9 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready_i_3_n_9 : STD_LOGIC;
  signal axi_data_fu_106 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal axi_data_fu_1061 : STD_LOGIC;
  signal axi_last_12_reg_152 : STD_LOGIC;
  signal axi_last_4_loc_fu_90 : STD_LOGIC;
  signal cmp10301_reg_367 : STD_LOGIC;
  signal \cmp10301_reg_367[0]_i_1_n_9\ : STD_LOGIC;
  signal cols_reg_344 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal d_read_reg_26 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_eol_fu_210_ap_start_reg : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_eol_fu_210_n_37 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_eol_fu_210_n_38 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_eol_fu_210_n_9 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162_ap_start_reg : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162_n_10 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162_n_13 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162_n_14 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_ap_start_reg : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_eol_out : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_n_10 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_n_14 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_n_15 : STD_LOGIC;
  signal grp_VMixHlsDataFlowFunction_fu_476_ap_ready : STD_LOGIC;
  signal grp_reg_unsigned_short_1_fu_233_ap_ce : STD_LOGIC;
  signal grp_reg_unsigned_short_1_fu_239_n_10 : STD_LOGIC;
  signal grp_reg_unsigned_short_1_fu_239_n_11 : STD_LOGIC;
  signal grp_reg_unsigned_short_1_fu_239_n_12 : STD_LOGIC;
  signal grp_reg_unsigned_short_1_fu_239_n_13 : STD_LOGIC;
  signal grp_reg_unsigned_short_1_fu_239_n_14 : STD_LOGIC;
  signal grp_reg_unsigned_short_1_fu_239_n_15 : STD_LOGIC;
  signal grp_reg_unsigned_short_1_fu_239_n_16 : STD_LOGIC;
  signal grp_reg_unsigned_short_1_fu_239_n_17 : STD_LOGIC;
  signal grp_reg_unsigned_short_1_fu_239_n_18 : STD_LOGIC;
  signal grp_reg_unsigned_short_1_fu_239_n_19 : STD_LOGIC;
  signal grp_reg_unsigned_short_1_fu_239_n_20 : STD_LOGIC;
  signal grp_reg_unsigned_short_1_fu_239_n_9 : STD_LOGIC;
  signal i_fu_110 : STD_LOGIC;
  signal \i_fu_110[0]_i_1_n_9\ : STD_LOGIC;
  signal \i_fu_110[0]_i_4_n_9\ : STD_LOGIC;
  signal i_fu_110_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \i_fu_110_reg[0]_i_3_n_10\ : STD_LOGIC;
  signal \i_fu_110_reg[0]_i_3_n_11\ : STD_LOGIC;
  signal \i_fu_110_reg[0]_i_3_n_12\ : STD_LOGIC;
  signal \i_fu_110_reg[0]_i_3_n_13\ : STD_LOGIC;
  signal \i_fu_110_reg[0]_i_3_n_14\ : STD_LOGIC;
  signal \i_fu_110_reg[0]_i_3_n_15\ : STD_LOGIC;
  signal \i_fu_110_reg[0]_i_3_n_16\ : STD_LOGIC;
  signal \i_fu_110_reg[0]_i_3_n_9\ : STD_LOGIC;
  signal \i_fu_110_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \i_fu_110_reg[4]_i_1_n_11\ : STD_LOGIC;
  signal \i_fu_110_reg[4]_i_1_n_12\ : STD_LOGIC;
  signal \i_fu_110_reg[4]_i_1_n_13\ : STD_LOGIC;
  signal \i_fu_110_reg[4]_i_1_n_14\ : STD_LOGIC;
  signal \i_fu_110_reg[4]_i_1_n_15\ : STD_LOGIC;
  signal \i_fu_110_reg[4]_i_1_n_16\ : STD_LOGIC;
  signal \i_fu_110_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \i_fu_110_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \i_fu_110_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \i_fu_110_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \i_fu_110_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \i_fu_110_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \i_fu_110_reg[8]_i_1_n_15\ : STD_LOGIC;
  signal \i_fu_110_reg[8]_i_1_n_16\ : STD_LOGIC;
  signal icmp_ln3101_fu_267_p2 : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal rows_reg_339 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal select_ln3150_reg_394 : STD_LOGIC;
  signal \sof_reg_140[0]_i_1_n_9\ : STD_LOGIC;
  signal \sof_reg_140_reg_n_9_[0]\ : STD_LOGIC;
  signal \^start_once_reg\ : STD_LOGIC;
  signal start_once_reg_i_1_n_9 : STD_LOGIC;
  signal \^start_once_reg_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xor_ln3150_reg_372 : STD_LOGIC;
  signal \xor_ln3150_reg_372[0]_i_1_n_9\ : STD_LOGIC;
  signal \xor_ln3150_reg_372[0]_i_2_n_9\ : STD_LOGIC;
  signal \xor_ln3150_reg_372[0]_i_3_n_9\ : STD_LOGIC;
  signal \NLW_ap_CS_fsm_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_i_fu_110_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG[0][0]_i_1\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \ap_CS_fsm[5]_i_2\ : label is "soft_lutpair376";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute SOFT_HLUTNM of \cmp10301_reg_367[0]_i_1\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \full_n_i_2__26\ : label is "soft_lutpair378";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \i_fu_110_reg[0]_i_3\ : label is 11;
  attribute ADDER_THRESHOLD of \i_fu_110_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_fu_110_reg[8]_i_1\ : label is 11;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_2__13\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of start_once_reg_i_1 : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \xor_ln3150_reg_372[0]_i_1\ : label is "soft_lutpair377";
begin
  Q(23 downto 0) <= \^q\(23 downto 0);
  start_once_reg <= \^start_once_reg\;
  start_once_reg_reg_0(0) <= \^start_once_reg_reg_0\(0);
\SRL_SIG[0][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HwReg_layerEnableFlag_4_fu_298,
      I1 => \^start_once_reg_reg_0\(0),
      I2 => \SRL_SIG_reg[0][0]\,
      O => \HwReg_layerEnableFlag_1_reg_1151_reg[0]\
    );
\and_ln3150_reg_383[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \sof_reg_140_reg_n_9_[0]\,
      I1 => xor_ln3150_reg_372,
      I2 => ap_CS_fsm_state5,
      I3 => and_ln3150_reg_383,
      O => \and_ln3150_reg_383[0]_i_1_n_9\
    );
\and_ln3150_reg_383_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \and_ln3150_reg_383[0]_i_1_n_9\,
      Q => and_ln3150_reg_383,
      R => '0'
    );
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F444F4"
    )
        port map (
      I0 => AXIvideo2MultiPixStream_1_U0_HwReg_layerEnableFlag_0_val_c14_write,
      I1 => \ap_CS_fsm_reg_n_9_[0]\,
      I2 => ap_CS_fsm_state5,
      I3 => HwReg_layerEnableFlag_4_fu_298,
      I4 => icmp_ln3101_fu_267_p2,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => i_fu_110_reg(9),
      I1 => rows_reg_339(9),
      I2 => rows_reg_339(11),
      I3 => i_fu_110_reg(11),
      I4 => rows_reg_339(10),
      I5 => i_fu_110_reg(10),
      O => \ap_CS_fsm[0]_i_4_n_9\
    );
\ap_CS_fsm[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => i_fu_110_reg(6),
      I1 => rows_reg_339(6),
      I2 => rows_reg_339(8),
      I3 => i_fu_110_reg(8),
      I4 => rows_reg_339(7),
      I5 => i_fu_110_reg(7),
      O => \ap_CS_fsm[0]_i_5_n_9\
    );
\ap_CS_fsm[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => i_fu_110_reg(3),
      I1 => rows_reg_339(3),
      I2 => rows_reg_339(5),
      I3 => i_fu_110_reg(5),
      I4 => rows_reg_339(4),
      I5 => i_fu_110_reg(4),
      O => \ap_CS_fsm[0]_i_6_n_9\
    );
\ap_CS_fsm[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => i_fu_110_reg(0),
      I1 => rows_reg_339(0),
      I2 => rows_reg_339(2),
      I3 => i_fu_110_reg(2),
      I4 => rows_reg_339(1),
      I5 => i_fu_110_reg(1),
      O => \ap_CS_fsm[0]_i_7_n_9\
    );
\ap_CS_fsm[1]_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E0000000000000"
    )
        port map (
      I0 => \^start_once_reg\,
      I1 => start_for_v_mix_420_to_422_false_2_U0_full_n,
      I2 => grp_VMixHlsDataFlowFunction_fu_476_ap_start_reg,
      I3 => ap_sync_reg_AXIvideo2MultiPixStream_1_U0_ap_ready,
      I4 => HwReg_layerEnableFlag_0_val_c14_full_n,
      I5 => \ap_CS_fsm_reg_n_9_[0]\,
      O => \^start_once_reg_reg_0\(0)
    );
\ap_CS_fsm[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF2"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => HwReg_layerEnableFlag_4_fu_298,
      I2 => ap_CS_fsm_state10,
      I3 => ap_CS_fsm_state4,
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => HwReg_layerEnableFlag_4_fu_298,
      I2 => icmp_ln3101_fu_267_p2,
      O => AXIvideo2MultiPixStream_1_U0_ap_ready
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_9_[0]\,
      S => ap_done_cache_reg
    );
\ap_CS_fsm_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln3101_fu_267_p2,
      CO(2) => \ap_CS_fsm_reg[0]_i_3_n_10\,
      CO(1) => \ap_CS_fsm_reg[0]_i_3_n_11\,
      CO(0) => \ap_CS_fsm_reg[0]_i_3_n_12\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[0]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[0]_i_4_n_9\,
      S(2) => \ap_CS_fsm[0]_i_5_n_9\,
      S(1) => \ap_CS_fsm[0]_i_6_n_9\,
      S(0) => \ap_CS_fsm[0]_i_7_n_9\
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^start_once_reg_reg_0\(0),
      Q => ap_CS_fsm_state2,
      R => ap_done_cache_reg
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ap_done_cache_reg
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => ap_done_cache_reg
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_state5,
      R => ap_done_cache_reg
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => ap_CS_fsm_state6,
      R => ap_done_cache_reg
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(6),
      Q => \ap_CS_fsm_reg_n_9_[6]\,
      R => ap_done_cache_reg
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_9_[6]\,
      Q => ap_CS_fsm_state8,
      R => ap_done_cache_reg
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(8),
      Q => ap_CS_fsm_state9,
      R => ap_done_cache_reg
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(9),
      Q => ap_CS_fsm_state10,
      R => ap_done_cache_reg
    );
ap_sync_reg_AXIvideo2MultiPixStream_1_U0_ap_ready_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA2"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => HwReg_layerEnableFlag_4_fu_298,
      I2 => icmp_ln3101_fu_267_p2,
      I3 => ap_sync_reg_AXIvideo2MultiPixStream_1_U0_ap_ready,
      O => ap_sync_AXIvideo2MultiPixStream_1_U0_ap_ready
    );
ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04FF"
    )
        port map (
      I0 => ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready_i_3_n_9,
      I1 => grp_VMixHlsDataFlowFunction_fu_476_ap_start_reg,
      I2 => ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready_reg,
      I3 => ap_rst_n,
      O => grp_VMixHlsDataFlowFunction_fu_476_ap_start_reg_reg
    );
ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"005D005D005DFFFF"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => HwReg_layerEnableFlag_4_fu_298,
      I2 => icmp_ln3101_fu_267_p2,
      I3 => ap_sync_reg_AXIvideo2MultiPixStream_1_U0_ap_ready,
      I4 => ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready_reg_0,
      I5 => entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write,
      O => ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready_i_3_n_9
    );
ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_ready_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C88CC88"
    )
        port map (
      I0 => grp_VMixHlsDataFlowFunction_fu_476_ap_ready,
      I1 => ap_rst_n,
      I2 => ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_done,
      I3 => ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_ready_reg,
      I4 => ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_ready_reg_0(1),
      O => ap_rst_n_0
    );
ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_ready_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51515100"
    )
        port map (
      I0 => ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready_i_3_n_9,
      I1 => ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_ready_reg_1,
      I2 => ap_sync_reg_AXIvideo2MultiPixStream_5_U0_ap_ready,
      I3 => ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready,
      I4 => AXIvideo2MultiPixStream_U0_ap_ready,
      O => grp_VMixHlsDataFlowFunction_fu_476_ap_ready
    );
\axi_data_fu_106_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162_n_10,
      D => p_1_in(0),
      Q => axi_data_fu_106(0),
      R => '0'
    );
\axi_data_fu_106_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162_n_10,
      D => p_1_in(10),
      Q => axi_data_fu_106(10),
      R => '0'
    );
\axi_data_fu_106_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162_n_10,
      D => p_1_in(11),
      Q => axi_data_fu_106(11),
      R => '0'
    );
\axi_data_fu_106_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162_n_10,
      D => p_1_in(12),
      Q => axi_data_fu_106(12),
      R => '0'
    );
\axi_data_fu_106_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162_n_10,
      D => p_1_in(13),
      Q => axi_data_fu_106(13),
      R => '0'
    );
\axi_data_fu_106_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162_n_10,
      D => p_1_in(14),
      Q => axi_data_fu_106(14),
      R => '0'
    );
\axi_data_fu_106_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162_n_10,
      D => p_1_in(15),
      Q => axi_data_fu_106(15),
      R => '0'
    );
\axi_data_fu_106_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162_n_10,
      D => p_1_in(16),
      Q => axi_data_fu_106(16),
      R => '0'
    );
\axi_data_fu_106_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162_n_10,
      D => p_1_in(17),
      Q => axi_data_fu_106(17),
      R => '0'
    );
\axi_data_fu_106_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162_n_10,
      D => p_1_in(18),
      Q => axi_data_fu_106(18),
      R => '0'
    );
\axi_data_fu_106_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162_n_10,
      D => p_1_in(19),
      Q => axi_data_fu_106(19),
      R => '0'
    );
\axi_data_fu_106_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162_n_10,
      D => p_1_in(1),
      Q => axi_data_fu_106(1),
      R => '0'
    );
\axi_data_fu_106_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162_n_10,
      D => p_1_in(20),
      Q => axi_data_fu_106(20),
      R => '0'
    );
\axi_data_fu_106_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162_n_10,
      D => p_1_in(21),
      Q => axi_data_fu_106(21),
      R => '0'
    );
\axi_data_fu_106_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162_n_10,
      D => p_1_in(22),
      Q => axi_data_fu_106(22),
      R => '0'
    );
\axi_data_fu_106_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162_n_10,
      D => p_1_in(23),
      Q => axi_data_fu_106(23),
      R => '0'
    );
\axi_data_fu_106_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162_n_10,
      D => p_1_in(2),
      Q => axi_data_fu_106(2),
      R => '0'
    );
\axi_data_fu_106_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162_n_10,
      D => p_1_in(3),
      Q => axi_data_fu_106(3),
      R => '0'
    );
\axi_data_fu_106_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162_n_10,
      D => p_1_in(4),
      Q => axi_data_fu_106(4),
      R => '0'
    );
\axi_data_fu_106_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162_n_10,
      D => p_1_in(5),
      Q => axi_data_fu_106(5),
      R => '0'
    );
\axi_data_fu_106_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162_n_10,
      D => p_1_in(6),
      Q => axi_data_fu_106(6),
      R => '0'
    );
\axi_data_fu_106_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162_n_10,
      D => p_1_in(7),
      Q => axi_data_fu_106(7),
      R => '0'
    );
\axi_data_fu_106_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162_n_10,
      D => p_1_in(8),
      Q => axi_data_fu_106(8),
      R => '0'
    );
\axi_data_fu_106_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162_n_10,
      D => p_1_in(9),
      Q => axi_data_fu_106(9),
      R => '0'
    );
\axi_last_12_reg_152_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162_n_13,
      Q => axi_last_12_reg_152,
      R => '0'
    );
\axi_last_4_loc_fu_90_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_eol_fu_210_n_37,
      Q => axi_last_4_loc_fu_90,
      R => '0'
    );
\cmp10301_reg_367[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F70"
    )
        port map (
      I0 => \xor_ln3150_reg_372[0]_i_2_n_9\,
      I1 => \xor_ln3150_reg_372[0]_i_3_n_9\,
      I2 => ap_CS_fsm_state4,
      I3 => cmp10301_reg_367,
      O => \cmp10301_reg_367[0]_i_1_n_9\
    );
\cmp10301_reg_367_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \cmp10301_reg_367[0]_i_1_n_9\,
      Q => cmp10301_reg_367,
      R => '0'
    );
\cols_reg_344_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_1_fu_239_n_20,
      Q => cols_reg_344(0),
      R => '0'
    );
\cols_reg_344_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_1_fu_239_n_10,
      Q => cols_reg_344(10),
      R => '0'
    );
\cols_reg_344_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_1_fu_239_n_9,
      Q => cols_reg_344(11),
      R => '0'
    );
\cols_reg_344_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_1_fu_239_n_19,
      Q => cols_reg_344(1),
      R => '0'
    );
\cols_reg_344_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_1_fu_239_n_18,
      Q => cols_reg_344(2),
      R => '0'
    );
\cols_reg_344_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_1_fu_239_n_17,
      Q => cols_reg_344(3),
      R => '0'
    );
\cols_reg_344_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_1_fu_239_n_16,
      Q => cols_reg_344(4),
      R => '0'
    );
\cols_reg_344_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_1_fu_239_n_15,
      Q => cols_reg_344(5),
      R => '0'
    );
\cols_reg_344_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_1_fu_239_n_14,
      Q => cols_reg_344(6),
      R => '0'
    );
\cols_reg_344_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_1_fu_239_n_13,
      Q => cols_reg_344(7),
      R => '0'
    );
\cols_reg_344_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_1_fu_239_n_12,
      Q => cols_reg_344(8),
      R => '0'
    );
\cols_reg_344_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_1_fu_239_n_11,
      Q => cols_reg_344(9),
      R => '0'
    );
\full_n_i_2__26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \^start_once_reg_reg_0\(0),
      I1 => full_n_reg,
      I2 => HwReg_layerEnableFlag_0_val_c14_empty_n,
      O => p_9_in
    );
grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_eol_fu_210: entity work.main_design_v_mix_0_0_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_eol
     port map (
      D(23 downto 0) => p_1_in(23 downto 0),
      Q(23 downto 0) => \^q\(23 downto 0),
      \ap_CS_fsm_reg[7]\ => grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_eol_fu_210_n_38,
      \ap_CS_fsm_reg[8]\(1 downto 0) => ap_NS_fsm(9 downto 8),
      \ap_CS_fsm_reg[9]\(1) => ap_CS_fsm_state9,
      \ap_CS_fsm_reg[9]\(0) => ap_CS_fsm_state8,
      ap_clk => ap_clk,
      ap_done_cache_reg => ap_done_cache_reg,
      ap_loop_init_int_reg(0) => \sof_reg_83_reg[0]\(0),
      ap_rst_n => ap_rst_n,
      axi_data_fu_1061 => axi_data_fu_1061,
      \axi_data_fu_106_reg[23]\(23 downto 0) => \axi_data_fu_92_reg[23]\(23 downto 0),
      axi_last_4_loc_fu_90 => axi_last_4_loc_fu_90,
      grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_eol_fu_210_ap_start_reg => grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_eol_fu_210_ap_start_reg,
      grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_eol_out => grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_eol_out,
      s_axis_video_TLAST_int_regslice => s_axis_video_TLAST_int_regslice,
      select_ln3150_reg_394 => select_ln3150_reg_394,
      \select_ln3150_reg_394_reg[0]\ => grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_eol_fu_210_n_37,
      \state_reg[0]\ => grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_eol_fu_210_n_9
    );
grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_eol_fu_210_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_eol_fu_210_n_38,
      Q => grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_eol_fu_210_ap_start_reg,
      R => ap_done_cache_reg
    );
grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162: entity work.main_design_v_mix_0_0_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start
     port map (
      D(1 downto 0) => ap_NS_fsm(3 downto 2),
      E(0) => grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162_n_10,
      \FSM_sequential_state_reg[0]\ => grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_n_10,
      \FSM_sequential_state_reg[0]_0\ => grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_eol_fu_210_n_9,
      \FSM_sequential_state_reg[0]_1\(0) => ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_ready_reg_0(1),
      \HwReg_layerEnableFlag_1_reg_1151_reg[0]\ => grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162_n_14,
      HwReg_layerEnableFlag_4_fu_298 => HwReg_layerEnableFlag_4_fu_298,
      Q(5) => ap_CS_fsm_state10,
      Q(4) => ap_CS_fsm_state9,
      Q(3) => ap_CS_fsm_state6,
      Q(2) => ap_CS_fsm_state4,
      Q(1) => ap_CS_fsm_state3,
      Q(0) => ap_CS_fsm_state2,
      ap_clk => ap_clk,
      ap_done_cache_reg => ap_done_cache_reg,
      ap_rst_n => ap_rst_n,
      axi_data_fu_1061 => axi_data_fu_1061,
      axi_last_12_reg_152 => axi_last_12_reg_152,
      axi_last_4_loc_fu_90 => axi_last_4_loc_fu_90,
      \axi_last_4_loc_fu_90_reg[0]\ => grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162_n_13,
      grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162_ap_start_reg => grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162_ap_start_reg,
      s_axis_video_TLAST_int_regslice => s_axis_video_TLAST_int_regslice,
      s_axis_video_TREADY_int_regslice => s_axis_video_TREADY_int_regslice,
      s_axis_video_TUSER_int_regslice => s_axis_video_TUSER_int_regslice,
      \sof_reg_83_reg[0]_0\(0) => \sof_reg_83_reg[0]\(0)
    );
grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162_n_14,
      Q => grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162_ap_start_reg,
      R => ap_done_cache_reg
    );
grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182: entity work.main_design_v_mix_0_0_AXIvideo2MultiPixStream_1_Pipeline_loop_width
     port map (
      AXIvideo2MultiPixStream_1_U0_ap_ready => AXIvideo2MultiPixStream_1_U0_ap_ready,
      CO(0) => icmp_ln3101_fu_267_p2,
      D(1 downto 0) => ap_NS_fsm(6 downto 5),
      HwReg_layerEnableFlag_4_fu_298 => HwReg_layerEnableFlag_4_fu_298,
      Q(2) => ap_CS_fsm_state8,
      Q(1) => ap_CS_fsm_state6,
      Q(0) => ap_CS_fsm_state5,
      \ack_in_t_i_5__1\ => \sof_reg_140_reg_n_9_[0]\,
      \ap_CS_fsm_reg[4]\ => grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_n_14,
      ap_clk => ap_clk,
      ap_done_cache_reg => ap_done_cache_reg,
      ap_rst_n => ap_rst_n,
      \axi_data_fu_92_reg[23]_0\(23 downto 0) => \^q\(23 downto 0),
      \axi_data_fu_92_reg[23]_1\(23 downto 0) => \axi_data_fu_92_reg[23]\(23 downto 0),
      \axi_data_fu_92_reg[23]_2\(23 downto 0) => axi_data_fu_106(23 downto 0),
      axi_last_12_reg_152 => axi_last_12_reg_152,
      cmp10301_reg_367 => cmp10301_reg_367,
      \eol_reg_163_reg[0]_0\ => grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_n_15,
      grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_ap_start_reg => grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_ap_start_reg,
      grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_ap_start_reg_reg => grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_n_10,
      grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_eol_out => grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_eol_out,
      icmp_ln3105_fu_203_p2_carry_i_1(11 downto 0) => cols_reg_344(11 downto 0),
      \icmp_ln3105_reg_299_reg[0]_0\(0) => \sof_reg_83_reg[0]\(0),
      push => push,
      s_axis_video_TLAST_int_regslice => s_axis_video_TLAST_int_regslice,
      select_ln3150_reg_394 => select_ln3150_reg_394,
      srcLayer0_full_n => srcLayer0_full_n
    );
grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_n_14,
      Q => grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_ap_start_reg,
      R => ap_done_cache_reg
    );
grp_VMixHlsDataFlowFunction_fu_476_ap_start_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF55FF04"
    )
        port map (
      I0 => grp_VMixHlsDataFlowFunction_fu_476_ap_ready,
      I1 => ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_ready_reg_0(1),
      I2 => ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_ready_reg,
      I3 => ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_ready_reg_0(0),
      I4 => grp_VMixHlsDataFlowFunction_fu_476_ap_start_reg,
      O => \ap_CS_fsm_reg[3]_0\
    );
grp_reg_unsigned_short_1_fu_233: entity work.main_design_v_mix_0_0_reg_unsigned_short_1_132
     port map (
      AXIvideo2MultiPixStream_1_U0_HwReg_layerEnableFlag_0_val_c14_write => AXIvideo2MultiPixStream_1_U0_HwReg_layerEnableFlag_0_val_c14_write,
      E(0) => grp_reg_unsigned_short_1_fu_233_ap_ce,
      HwReg_layerEnableFlag_0_val_c14_full_n => HwReg_layerEnableFlag_0_val_c14_full_n,
      Q(1) => ap_CS_fsm_state2,
      Q(0) => \ap_CS_fsm_reg_n_9_[0]\,
      ap_clk => ap_clk,
      ap_sync_reg_AXIvideo2MultiPixStream_1_U0_ap_ready => ap_sync_reg_AXIvideo2MultiPixStream_1_U0_ap_ready,
      \d_read_reg_26_reg[0]_0\ => \^start_once_reg\,
      \d_read_reg_26_reg[11]_0\(11 downto 0) => d_read_reg_26(11 downto 0),
      \d_read_reg_26_reg[11]_1\(11 downto 0) => \d_read_reg_26_reg[11]_0\(11 downto 0),
      grp_VMixHlsDataFlowFunction_fu_476_ap_start_reg => grp_VMixHlsDataFlowFunction_fu_476_ap_start_reg,
      start_for_v_mix_420_to_422_false_2_U0_full_n => start_for_v_mix_420_to_422_false_2_U0_full_n
    );
grp_reg_unsigned_short_1_fu_239: entity work.main_design_v_mix_0_0_reg_unsigned_short_1_133
     port map (
      E(0) => grp_reg_unsigned_short_1_fu_233_ap_ce,
      Q(11) => grp_reg_unsigned_short_1_fu_239_n_9,
      Q(10) => grp_reg_unsigned_short_1_fu_239_n_10,
      Q(9) => grp_reg_unsigned_short_1_fu_239_n_11,
      Q(8) => grp_reg_unsigned_short_1_fu_239_n_12,
      Q(7) => grp_reg_unsigned_short_1_fu_239_n_13,
      Q(6) => grp_reg_unsigned_short_1_fu_239_n_14,
      Q(5) => grp_reg_unsigned_short_1_fu_239_n_15,
      Q(4) => grp_reg_unsigned_short_1_fu_239_n_16,
      Q(3) => grp_reg_unsigned_short_1_fu_239_n_17,
      Q(2) => grp_reg_unsigned_short_1_fu_239_n_18,
      Q(1) => grp_reg_unsigned_short_1_fu_239_n_19,
      Q(0) => grp_reg_unsigned_short_1_fu_239_n_20,
      ap_clk => ap_clk,
      \d_read_reg_26_reg[11]_0\(11 downto 0) => \d_read_reg_26_reg[11]\(11 downto 0)
    );
\i_fu_110[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => HwReg_layerEnableFlag_4_fu_298,
      I1 => ap_CS_fsm_state2,
      O => \i_fu_110[0]_i_1_n_9\
    );
\i_fu_110[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => HwReg_layerEnableFlag_4_fu_298,
      I1 => ap_CS_fsm_state5,
      I2 => icmp_ln3101_fu_267_p2,
      O => i_fu_110
    );
\i_fu_110[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_fu_110_reg(0),
      O => \i_fu_110[0]_i_4_n_9\
    );
\i_fu_110_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_110,
      D => \i_fu_110_reg[0]_i_3_n_16\,
      Q => i_fu_110_reg(0),
      R => \i_fu_110[0]_i_1_n_9\
    );
\i_fu_110_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_fu_110_reg[0]_i_3_n_9\,
      CO(2) => \i_fu_110_reg[0]_i_3_n_10\,
      CO(1) => \i_fu_110_reg[0]_i_3_n_11\,
      CO(0) => \i_fu_110_reg[0]_i_3_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \i_fu_110_reg[0]_i_3_n_13\,
      O(2) => \i_fu_110_reg[0]_i_3_n_14\,
      O(1) => \i_fu_110_reg[0]_i_3_n_15\,
      O(0) => \i_fu_110_reg[0]_i_3_n_16\,
      S(3 downto 1) => i_fu_110_reg(3 downto 1),
      S(0) => \i_fu_110[0]_i_4_n_9\
    );
\i_fu_110_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_110,
      D => \i_fu_110_reg[8]_i_1_n_14\,
      Q => i_fu_110_reg(10),
      R => \i_fu_110[0]_i_1_n_9\
    );
\i_fu_110_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_110,
      D => \i_fu_110_reg[8]_i_1_n_13\,
      Q => i_fu_110_reg(11),
      R => \i_fu_110[0]_i_1_n_9\
    );
\i_fu_110_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_110,
      D => \i_fu_110_reg[0]_i_3_n_15\,
      Q => i_fu_110_reg(1),
      R => \i_fu_110[0]_i_1_n_9\
    );
\i_fu_110_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_110,
      D => \i_fu_110_reg[0]_i_3_n_14\,
      Q => i_fu_110_reg(2),
      R => \i_fu_110[0]_i_1_n_9\
    );
\i_fu_110_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_110,
      D => \i_fu_110_reg[0]_i_3_n_13\,
      Q => i_fu_110_reg(3),
      R => \i_fu_110[0]_i_1_n_9\
    );
\i_fu_110_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_110,
      D => \i_fu_110_reg[4]_i_1_n_16\,
      Q => i_fu_110_reg(4),
      R => \i_fu_110[0]_i_1_n_9\
    );
\i_fu_110_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_fu_110_reg[0]_i_3_n_9\,
      CO(3) => \i_fu_110_reg[4]_i_1_n_9\,
      CO(2) => \i_fu_110_reg[4]_i_1_n_10\,
      CO(1) => \i_fu_110_reg[4]_i_1_n_11\,
      CO(0) => \i_fu_110_reg[4]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_fu_110_reg[4]_i_1_n_13\,
      O(2) => \i_fu_110_reg[4]_i_1_n_14\,
      O(1) => \i_fu_110_reg[4]_i_1_n_15\,
      O(0) => \i_fu_110_reg[4]_i_1_n_16\,
      S(3 downto 0) => i_fu_110_reg(7 downto 4)
    );
\i_fu_110_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_110,
      D => \i_fu_110_reg[4]_i_1_n_15\,
      Q => i_fu_110_reg(5),
      R => \i_fu_110[0]_i_1_n_9\
    );
\i_fu_110_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_110,
      D => \i_fu_110_reg[4]_i_1_n_14\,
      Q => i_fu_110_reg(6),
      R => \i_fu_110[0]_i_1_n_9\
    );
\i_fu_110_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_110,
      D => \i_fu_110_reg[4]_i_1_n_13\,
      Q => i_fu_110_reg(7),
      R => \i_fu_110[0]_i_1_n_9\
    );
\i_fu_110_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_110,
      D => \i_fu_110_reg[8]_i_1_n_16\,
      Q => i_fu_110_reg(8),
      R => \i_fu_110[0]_i_1_n_9\
    );
\i_fu_110_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_fu_110_reg[4]_i_1_n_9\,
      CO(3) => \NLW_i_fu_110_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \i_fu_110_reg[8]_i_1_n_10\,
      CO(1) => \i_fu_110_reg[8]_i_1_n_11\,
      CO(0) => \i_fu_110_reg[8]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_fu_110_reg[8]_i_1_n_13\,
      O(2) => \i_fu_110_reg[8]_i_1_n_14\,
      O(1) => \i_fu_110_reg[8]_i_1_n_15\,
      O(0) => \i_fu_110_reg[8]_i_1_n_16\,
      S(3 downto 0) => i_fu_110_reg(11 downto 8)
    );
\i_fu_110_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_110,
      D => \i_fu_110_reg[8]_i_1_n_15\,
      Q => i_fu_110_reg(9),
      R => \i_fu_110[0]_i_1_n_9\
    );
\mOutPtr[0]_i_2__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^start_once_reg\,
      I1 => ap_sync_reg_AXIvideo2MultiPixStream_1_U0_ap_ready,
      I2 => grp_VMixHlsDataFlowFunction_fu_476_ap_start_reg,
      I3 => start_for_v_mix_420_to_422_false_2_U0_full_n,
      O => push_0
    );
\rows_reg_339_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => d_read_reg_26(0),
      Q => rows_reg_339(0),
      R => '0'
    );
\rows_reg_339_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => d_read_reg_26(10),
      Q => rows_reg_339(10),
      R => '0'
    );
\rows_reg_339_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => d_read_reg_26(11),
      Q => rows_reg_339(11),
      R => '0'
    );
\rows_reg_339_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => d_read_reg_26(1),
      Q => rows_reg_339(1),
      R => '0'
    );
\rows_reg_339_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => d_read_reg_26(2),
      Q => rows_reg_339(2),
      R => '0'
    );
\rows_reg_339_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => d_read_reg_26(3),
      Q => rows_reg_339(3),
      R => '0'
    );
\rows_reg_339_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => d_read_reg_26(4),
      Q => rows_reg_339(4),
      R => '0'
    );
\rows_reg_339_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => d_read_reg_26(5),
      Q => rows_reg_339(5),
      R => '0'
    );
\rows_reg_339_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => d_read_reg_26(6),
      Q => rows_reg_339(6),
      R => '0'
    );
\rows_reg_339_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => d_read_reg_26(7),
      Q => rows_reg_339(7),
      R => '0'
    );
\rows_reg_339_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => d_read_reg_26(8),
      Q => rows_reg_339(8),
      R => '0'
    );
\rows_reg_339_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => d_read_reg_26(9),
      Q => rows_reg_339(9),
      R => '0'
    );
\select_ln3150_reg_394_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182_n_15,
      Q => select_ln3150_reg_394,
      R => '0'
    );
\sof_reg_140[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CFCA"
    )
        port map (
      I0 => \sof_reg_140_reg_n_9_[0]\,
      I1 => and_ln3150_reg_383,
      I2 => ap_CS_fsm_state10,
      I3 => ap_CS_fsm_state4,
      O => \sof_reg_140[0]_i_1_n_9\
    );
\sof_reg_140_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \sof_reg_140[0]_i_1_n_9\,
      Q => \sof_reg_140_reg_n_9_[0]\,
      R => '0'
    );
start_once_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF40"
    )
        port map (
      I0 => ap_sync_reg_AXIvideo2MultiPixStream_1_U0_ap_ready,
      I1 => grp_VMixHlsDataFlowFunction_fu_476_ap_start_reg,
      I2 => start_for_v_mix_420_to_422_false_2_U0_full_n,
      I3 => \^start_once_reg\,
      I4 => AXIvideo2MultiPixStream_1_U0_ap_ready,
      O => start_once_reg_i_1_n_9
    );
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => start_once_reg_i_1_n_9,
      Q => \^start_once_reg\,
      R => ap_done_cache_reg
    );
\xor_ln3150_reg_372[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \xor_ln3150_reg_372[0]_i_2_n_9\,
      I1 => \xor_ln3150_reg_372[0]_i_3_n_9\,
      I2 => ap_CS_fsm_state4,
      I3 => xor_ln3150_reg_372,
      O => \xor_ln3150_reg_372[0]_i_1_n_9\
    );
\xor_ln3150_reg_372[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => cols_reg_344(5),
      I1 => cols_reg_344(3),
      I2 => cols_reg_344(4),
      I3 => cols_reg_344(0),
      I4 => cols_reg_344(1),
      I5 => cols_reg_344(2),
      O => \xor_ln3150_reg_372[0]_i_2_n_9\
    );
\xor_ln3150_reg_372[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => cols_reg_344(10),
      I1 => cols_reg_344(9),
      I2 => cols_reg_344(11),
      I3 => cols_reg_344(6),
      I4 => cols_reg_344(7),
      I5 => cols_reg_344(8),
      O => \xor_ln3150_reg_372[0]_i_3_n_9\
    );
\xor_ln3150_reg_372_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \xor_ln3150_reg_372[0]_i_1_n_9\,
      Q => xor_ln3150_reg_372,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_AXIvideo2MultiPixStream_5 is
  port (
    ap_rst_n_0 : out STD_LOGIC;
    start_once_reg : out STD_LOGIC;
    s_axis_video1_TREADY_int_regslice : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \HwReg_layerEnableFlag_5_fu_302_reg[0]\ : out STD_LOGIC;
    AXIvideo2MultiPixStream_5_U0_HwReg_layerWidth_1_val_c24_write : out STD_LOGIC;
    push : out STD_LOGIC;
    ap_sync_AXIvideo2MultiPixStream_5_U0_ap_ready : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \SRL_SIG_reg[1][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_state_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    srcLayer1_full_n : in STD_LOGIC;
    \axi_data_3_fu_92_reg[23]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    s_axis_video1_TLAST_int_regslice : in STD_LOGIC;
    HwReg_layerHeight_1_val_c32_full_n : in STD_LOGIC;
    HwReg_layerWidth_1_val_c24_full_n : in STD_LOGIC;
    HwReg_layerEnableFlag_1_val_c17_full_n : in STD_LOGIC;
    \ap_CS_fsm_reg[0]_0\ : in STD_LOGIC;
    HwReg_layerEnableFlag_reg_1156 : in STD_LOGIC;
    grp_VMixHlsDataFlowFunction_fu_476_ap_start_reg : in STD_LOGIC;
    ap_sync_reg_AXIvideo2MultiPixStream_5_U0_ap_ready : in STD_LOGIC;
    start_for_v_mix_420_to_422_false_6_U0_full_n : in STD_LOGIC;
    s_axis_video1_TUSER_int_regslice : in STD_LOGIC;
    \d_read_reg_22_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \d_read_reg_22_reg[11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
end main_design_v_mix_0_0_AXIvideo2MultiPixStream_5;

architecture STRUCTURE of main_design_v_mix_0_0_AXIvideo2MultiPixStream_5 is
  signal \^axivideo2multipixstream_5_u0_hwreg_layerwidth_1_val_c24_write\ : STD_LOGIC;
  signal \^hwreg_layerenableflag_5_fu_302_reg[0]\ : STD_LOGIC;
  signal and_ln3150_reg_409 : STD_LOGIC;
  signal \and_ln3150_reg_409[0]_i_1_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_9_[0]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_9_[6]\ : STD_LOGIC;
  signal ap_CS_fsm_state10 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_CS_fsm_state9 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^ap_rst_n_0\ : STD_LOGIC;
  signal axi_data_2_fu_108 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal axi_last_2_reg_170 : STD_LOGIC;
  signal axi_last_4_loc_fu_92 : STD_LOGIC;
  signal cmp10301_i_reg_393 : STD_LOGIC;
  signal \cmp10301_i_reg_393[0]_i_1_n_9\ : STD_LOGIC;
  signal cols_reg_370 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal d_read_reg_22 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \flow_control_loop_pipe_sequential_init_U/ap_loop_init_int\ : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_n_10 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_n_13 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_n_14 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_n_15 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_ap_start_reg : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_ap_start_reg0 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_n_13 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_n_14 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_n_15 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_ap_start_reg : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_eol_out : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_n_10 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_n_61 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_n_62 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_n_63 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_259_ap_ce : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_265_n_10 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_265_n_11 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_265_n_12 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_265_n_13 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_265_n_14 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_265_n_15 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_265_n_16 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_265_n_17 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_265_n_18 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_265_n_19 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_265_n_20 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_265_n_9 : STD_LOGIC;
  signal i_fu_112 : STD_LOGIC;
  signal \i_fu_112[0]_i_5_n_9\ : STD_LOGIC;
  signal \i_fu_112[0]_i_6_n_9\ : STD_LOGIC;
  signal \i_fu_112[0]_i_7_n_9\ : STD_LOGIC;
  signal \i_fu_112[0]_i_8_n_9\ : STD_LOGIC;
  signal \i_fu_112[0]_i_9_n_9\ : STD_LOGIC;
  signal i_fu_112_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \i_fu_112_reg[0]_i_3_n_10\ : STD_LOGIC;
  signal \i_fu_112_reg[0]_i_3_n_11\ : STD_LOGIC;
  signal \i_fu_112_reg[0]_i_3_n_12\ : STD_LOGIC;
  signal \i_fu_112_reg[0]_i_3_n_13\ : STD_LOGIC;
  signal \i_fu_112_reg[0]_i_3_n_14\ : STD_LOGIC;
  signal \i_fu_112_reg[0]_i_3_n_15\ : STD_LOGIC;
  signal \i_fu_112_reg[0]_i_3_n_16\ : STD_LOGIC;
  signal \i_fu_112_reg[0]_i_3_n_9\ : STD_LOGIC;
  signal \i_fu_112_reg[0]_i_4_n_10\ : STD_LOGIC;
  signal \i_fu_112_reg[0]_i_4_n_11\ : STD_LOGIC;
  signal \i_fu_112_reg[0]_i_4_n_12\ : STD_LOGIC;
  signal \i_fu_112_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \i_fu_112_reg[4]_i_1_n_11\ : STD_LOGIC;
  signal \i_fu_112_reg[4]_i_1_n_12\ : STD_LOGIC;
  signal \i_fu_112_reg[4]_i_1_n_13\ : STD_LOGIC;
  signal \i_fu_112_reg[4]_i_1_n_14\ : STD_LOGIC;
  signal \i_fu_112_reg[4]_i_1_n_15\ : STD_LOGIC;
  signal \i_fu_112_reg[4]_i_1_n_16\ : STD_LOGIC;
  signal \i_fu_112_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \i_fu_112_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \i_fu_112_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \i_fu_112_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \i_fu_112_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \i_fu_112_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \i_fu_112_reg[8]_i_1_n_15\ : STD_LOGIC;
  signal \i_fu_112_reg[8]_i_1_n_16\ : STD_LOGIC;
  signal icmp_ln3101_fu_293_p2 : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal rows_reg_365 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal select_ln3150_reg_420 : STD_LOGIC;
  signal \sof_4_reg_158[0]_i_1_n_9\ : STD_LOGIC;
  signal \sof_4_reg_158_reg_n_9_[0]\ : STD_LOGIC;
  signal \^start_once_reg\ : STD_LOGIC;
  signal \start_once_reg_i_1__2_n_9\ : STD_LOGIC;
  signal xor_ln3150_fu_284_p2 : STD_LOGIC;
  signal xor_ln3150_reg_398 : STD_LOGIC;
  signal \xor_ln3150_reg_398[0]_i_1_n_9\ : STD_LOGIC;
  signal \xor_ln3150_reg_398[0]_i_3_n_9\ : STD_LOGIC;
  signal \xor_ln3150_reg_398[0]_i_4_n_9\ : STD_LOGIC;
  signal \xor_ln3150_reg_398[0]_i_5_n_9\ : STD_LOGIC;
  signal \NLW_i_fu_112_reg[0]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_i_fu_112_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_2__0\ : label is "soft_lutpair403";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute SOFT_HLUTNM of ap_sync_reg_AXIvideo2MultiPixStream_5_U0_ap_ready_i_1 : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \cmp10301_i_reg_393[0]_i_1\ : label is "soft_lutpair404";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \i_fu_112_reg[0]_i_3\ : label is 11;
  attribute ADDER_THRESHOLD of \i_fu_112_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_fu_112_reg[8]_i_1\ : label is 11;
  attribute SOFT_HLUTNM of \xor_ln3150_reg_398[0]_i_1\ : label is "soft_lutpair404";
begin
  AXIvideo2MultiPixStream_5_U0_HwReg_layerWidth_1_val_c24_write <= \^axivideo2multipixstream_5_u0_hwreg_layerwidth_1_val_c24_write\;
  \HwReg_layerEnableFlag_5_fu_302_reg[0]\ <= \^hwreg_layerenableflag_5_fu_302_reg[0]\;
  ap_rst_n_0 <= \^ap_rst_n_0\;
  start_once_reg <= \^start_once_reg\;
\and_ln3150_reg_409[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => xor_ln3150_reg_398,
      I1 => \sof_4_reg_158_reg_n_9_[0]\,
      I2 => ap_CS_fsm_state5,
      I3 => and_ln3150_reg_409,
      O => \and_ln3150_reg_409[0]_i_1_n_9\
    );
\and_ln3150_reg_409_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \and_ln3150_reg_409[0]_i_1_n_9\,
      Q => and_ln3150_reg_409,
      R => '0'
    );
\ap_CS_fsm[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA2AAAFFFFFFFF"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_9_[0]\,
      I1 => HwReg_layerHeight_1_val_c32_full_n,
      I2 => HwReg_layerWidth_1_val_c24_full_n,
      I3 => HwReg_layerEnableFlag_1_val_c17_full_n,
      I4 => \ap_CS_fsm_reg[0]_0\,
      I5 => \^hwreg_layerenableflag_5_fu_302_reg[0]\,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[0]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2F"
    )
        port map (
      I0 => HwReg_layerEnableFlag_reg_1156,
      I1 => icmp_ln3101_fu_293_p2,
      I2 => ap_CS_fsm_state5,
      O => \^hwreg_layerenableflag_5_fu_302_reg[0]\
    );
\ap_CS_fsm[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_9_[0]\,
      I1 => \ap_CS_fsm_reg[0]_0\,
      I2 => HwReg_layerEnableFlag_1_val_c17_full_n,
      I3 => HwReg_layerWidth_1_val_c24_full_n,
      I4 => HwReg_layerHeight_1_val_c32_full_n,
      O => \^axivideo2multipixstream_5_u0_hwreg_layerwidth_1_val_c24_write\
    );
\ap_CS_fsm[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFEE"
    )
        port map (
      I0 => ap_CS_fsm_state10,
      I1 => ap_CS_fsm_state4,
      I2 => HwReg_layerEnableFlag_reg_1156,
      I3 => ap_CS_fsm_state2,
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_9_[0]\,
      S => \^ap_rst_n_0\
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^axivideo2multipixstream_5_u0_hwreg_layerwidth_1_val_c24_write\,
      Q => ap_CS_fsm_state2,
      R => \^ap_rst_n_0\
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => \^ap_rst_n_0\
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => \^ap_rst_n_0\
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_state5,
      R => \^ap_rst_n_0\
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => ap_CS_fsm_state6,
      R => \^ap_rst_n_0\
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(6),
      Q => \ap_CS_fsm_reg_n_9_[6]\,
      R => \^ap_rst_n_0\
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_9_[6]\,
      Q => ap_CS_fsm_state8,
      R => \^ap_rst_n_0\
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(8),
      Q => ap_CS_fsm_state9,
      R => \^ap_rst_n_0\
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(9),
      Q => ap_CS_fsm_state10,
      R => \^ap_rst_n_0\
    );
ap_sync_reg_AXIvideo2MultiPixStream_5_U0_ap_ready_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBAA"
    )
        port map (
      I0 => ap_sync_reg_AXIvideo2MultiPixStream_5_U0_ap_ready,
      I1 => HwReg_layerEnableFlag_reg_1156,
      I2 => icmp_ln3101_fu_293_p2,
      I3 => ap_CS_fsm_state5,
      O => ap_sync_AXIvideo2MultiPixStream_5_U0_ap_ready
    );
\axi_data_2_fu_108_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_n_13,
      D => p_1_in(0),
      Q => axi_data_2_fu_108(0),
      R => '0'
    );
\axi_data_2_fu_108_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_n_13,
      D => p_1_in(10),
      Q => axi_data_2_fu_108(10),
      R => '0'
    );
\axi_data_2_fu_108_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_n_13,
      D => p_1_in(11),
      Q => axi_data_2_fu_108(11),
      R => '0'
    );
\axi_data_2_fu_108_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_n_13,
      D => p_1_in(12),
      Q => axi_data_2_fu_108(12),
      R => '0'
    );
\axi_data_2_fu_108_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_n_13,
      D => p_1_in(13),
      Q => axi_data_2_fu_108(13),
      R => '0'
    );
\axi_data_2_fu_108_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_n_13,
      D => p_1_in(14),
      Q => axi_data_2_fu_108(14),
      R => '0'
    );
\axi_data_2_fu_108_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_n_13,
      D => p_1_in(15),
      Q => axi_data_2_fu_108(15),
      R => '0'
    );
\axi_data_2_fu_108_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_n_13,
      D => p_1_in(16),
      Q => axi_data_2_fu_108(16),
      R => '0'
    );
\axi_data_2_fu_108_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_n_13,
      D => p_1_in(17),
      Q => axi_data_2_fu_108(17),
      R => '0'
    );
\axi_data_2_fu_108_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_n_13,
      D => p_1_in(18),
      Q => axi_data_2_fu_108(18),
      R => '0'
    );
\axi_data_2_fu_108_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_n_13,
      D => p_1_in(19),
      Q => axi_data_2_fu_108(19),
      R => '0'
    );
\axi_data_2_fu_108_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_n_13,
      D => p_1_in(1),
      Q => axi_data_2_fu_108(1),
      R => '0'
    );
\axi_data_2_fu_108_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_n_13,
      D => p_1_in(20),
      Q => axi_data_2_fu_108(20),
      R => '0'
    );
\axi_data_2_fu_108_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_n_13,
      D => p_1_in(21),
      Q => axi_data_2_fu_108(21),
      R => '0'
    );
\axi_data_2_fu_108_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_n_13,
      D => p_1_in(22),
      Q => axi_data_2_fu_108(22),
      R => '0'
    );
\axi_data_2_fu_108_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_n_13,
      D => p_1_in(23),
      Q => axi_data_2_fu_108(23),
      R => '0'
    );
\axi_data_2_fu_108_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_n_13,
      D => p_1_in(2),
      Q => axi_data_2_fu_108(2),
      R => '0'
    );
\axi_data_2_fu_108_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_n_13,
      D => p_1_in(3),
      Q => axi_data_2_fu_108(3),
      R => '0'
    );
\axi_data_2_fu_108_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_n_13,
      D => p_1_in(4),
      Q => axi_data_2_fu_108(4),
      R => '0'
    );
\axi_data_2_fu_108_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_n_13,
      D => p_1_in(5),
      Q => axi_data_2_fu_108(5),
      R => '0'
    );
\axi_data_2_fu_108_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_n_13,
      D => p_1_in(6),
      Q => axi_data_2_fu_108(6),
      R => '0'
    );
\axi_data_2_fu_108_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_n_13,
      D => p_1_in(7),
      Q => axi_data_2_fu_108(7),
      R => '0'
    );
\axi_data_2_fu_108_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_n_13,
      D => p_1_in(8),
      Q => axi_data_2_fu_108(8),
      R => '0'
    );
\axi_data_2_fu_108_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_n_13,
      D => p_1_in(9),
      Q => axi_data_2_fu_108(9),
      R => '0'
    );
\axi_last_2_reg_170_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_n_15,
      Q => axi_last_2_reg_170,
      R => '0'
    );
\axi_last_4_loc_fu_92_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_n_15,
      Q => axi_last_4_loc_fu_92,
      R => '0'
    );
\cmp10301_i_reg_393[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => xor_ln3150_fu_284_p2,
      I1 => ap_CS_fsm_state4,
      I2 => cmp10301_i_reg_393,
      O => \cmp10301_i_reg_393[0]_i_1_n_9\
    );
\cmp10301_i_reg_393_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \cmp10301_i_reg_393[0]_i_1_n_9\,
      Q => cmp10301_i_reg_393,
      R => '0'
    );
\cols_reg_370_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_265_n_20,
      Q => cols_reg_370(0),
      R => '0'
    );
\cols_reg_370_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_265_n_10,
      Q => cols_reg_370(10),
      R => '0'
    );
\cols_reg_370_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_265_n_9,
      Q => cols_reg_370(11),
      R => '0'
    );
\cols_reg_370_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_265_n_19,
      Q => cols_reg_370(1),
      R => '0'
    );
\cols_reg_370_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_265_n_18,
      Q => cols_reg_370(2),
      R => '0'
    );
\cols_reg_370_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_265_n_17,
      Q => cols_reg_370(3),
      R => '0'
    );
\cols_reg_370_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_265_n_16,
      Q => cols_reg_370(4),
      R => '0'
    );
\cols_reg_370_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_265_n_15,
      Q => cols_reg_370(5),
      R => '0'
    );
\cols_reg_370_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_265_n_14,
      Q => cols_reg_370(6),
      R => '0'
    );
\cols_reg_370_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_265_n_13,
      Q => cols_reg_370(7),
      R => '0'
    );
\cols_reg_370_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_265_n_12,
      Q => cols_reg_370(8),
      R => '0'
    );
\cols_reg_370_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_265_n_11,
      Q => cols_reg_370(9),
      R => '0'
    );
grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228: entity work.main_design_v_mix_0_0_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol
     port map (
      D(1 downto 0) => ap_NS_fsm(9 downto 8),
      Q(1) => ap_CS_fsm_state9,
      Q(0) => ap_CS_fsm_state8,
      ap_clk => ap_clk,
      ap_done_cache_reg => \^ap_rst_n_0\,
      ap_loop_init_int => \flow_control_loop_pipe_sequential_init_U/ap_loop_init_int\,
      ap_loop_init_int_reg(0) => \SRL_SIG_reg[1][0]\(0),
      ap_rst_n => ap_rst_n,
      axi_last_4_loc_fu_92 => axi_last_4_loc_fu_92,
      \axi_last_4_reg_103_reg[0]_0\ => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_n_13,
      \axi_last_4_reg_103_reg[0]_1\ => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_n_15,
      grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg,
      grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg_reg => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_n_14,
      grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_eol_out => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_eol_out,
      s_axis_video1_TLAST_int_regslice => s_axis_video1_TLAST_int_regslice,
      select_ln3150_reg_420 => select_ln3150_reg_420,
      \state_reg[0]\ => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_n_10
    );
grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_n_14,
      Q => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg,
      R => \^ap_rst_n_0\
    );
grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180: entity work.main_design_v_mix_0_0_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start
     port map (
      D(1 downto 0) => ap_NS_fsm(3 downto 2),
      E(0) => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_n_13,
      \FSM_sequential_state_reg[0]\ => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_n_13,
      \FSM_sequential_state_reg[0]_0\ => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_n_10,
      \FSM_sequential_state_reg[0]_1\(0) => \FSM_sequential_state_reg[0]\(0),
      HwReg_layerEnableFlag_reg_1156 => HwReg_layerEnableFlag_reg_1156,
      Q(5) => ap_CS_fsm_state10,
      Q(4) => ap_CS_fsm_state9,
      Q(3) => ap_CS_fsm_state6,
      Q(2) => ap_CS_fsm_state4,
      Q(1) => ap_CS_fsm_state3,
      Q(0) => ap_CS_fsm_state2,
      ap_clk => ap_clk,
      ap_loop_init_int_reg => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_n_14,
      ap_loop_init_int_reg_0(0) => \SRL_SIG_reg[1][0]\(0),
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => \^ap_rst_n_0\,
      \axi_data_2_fu_108_reg[0]\ => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_n_10,
      \axi_data_2_fu_108_reg[0]_0\ => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_n_61,
      axi_last_2_reg_170 => axi_last_2_reg_170,
      axi_last_4_loc_fu_92 => axi_last_4_loc_fu_92,
      \axi_last_4_loc_fu_92_reg[0]\ => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_n_15,
      grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_ap_start_reg => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_ap_start_reg,
      grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_ap_start_reg0 => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_ap_start_reg0,
      s_axis_video1_TLAST_int_regslice => s_axis_video1_TLAST_int_regslice,
      s_axis_video1_TREADY_int_regslice => s_axis_video1_TREADY_int_regslice,
      s_axis_video1_TUSER_int_regslice => s_axis_video1_TUSER_int_regslice
    );
grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_n_14,
      Q => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_ap_start_reg,
      R => \^ap_rst_n_0\
    );
grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200: entity work.main_design_v_mix_0_0_AXIvideo2MultiPixStream_5_Pipeline_loop_width
     port map (
      D(1 downto 0) => ap_NS_fsm(6 downto 5),
      Q(2) => ap_CS_fsm_state9,
      Q(1) => ap_CS_fsm_state8,
      Q(0) => ap_CS_fsm_state6,
      SR(0) => \^ap_rst_n_0\,
      \SRL_SIG_reg[1][0]\(0) => \SRL_SIG_reg[1][0]\(0),
      ap_clk => ap_clk,
      ap_loop_init_int => \flow_control_loop_pipe_sequential_init_U/ap_loop_init_int\,
      ap_rst_n => ap_rst_n,
      \axi_data_3_fu_92_reg[23]_0\(23 downto 0) => Q(23 downto 0),
      \axi_data_3_fu_92_reg[23]_1\(23 downto 0) => axi_data_2_fu_108(23 downto 0),
      \axi_data_3_fu_92_reg[23]_2\(23 downto 0) => \axi_data_3_fu_92_reg[23]\(23 downto 0),
      axi_last_2_reg_170 => axi_last_2_reg_170,
      \axi_last_3_fu_96_reg[0]_0\ => \sof_4_reg_158_reg_n_9_[0]\,
      cmp10301_i_reg_393 => cmp10301_i_reg_393,
      \data_p1_reg[23]\(23 downto 0) => p_1_in(23 downto 0),
      \eol_reg_163_reg[0]_0\ => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_n_61,
      \eol_reg_163_reg[0]_1\ => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_n_63,
      full_n_reg => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_n_62,
      grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg,
      grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_ap_start_reg => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_ap_start_reg,
      grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_eol_out => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_eol_out,
      i_fu_112 => i_fu_112,
      icmp_ln3105_fu_203_p2_carry_0(11 downto 0) => cols_reg_370(11 downto 0),
      push => push,
      s_axis_video1_TLAST_int_regslice => s_axis_video1_TLAST_int_regslice,
      select_ln3150_reg_420 => select_ln3150_reg_420,
      srcLayer1_full_n => srcLayer1_full_n,
      \state_reg[0]\ => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_n_10
    );
grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_n_62,
      Q => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_ap_start_reg,
      R => \^ap_rst_n_0\
    );
grp_reg_unsigned_short_s_fu_259: entity work.main_design_v_mix_0_0_reg_unsigned_short_s_127
     port map (
      AXIvideo2MultiPixStream_5_U0_HwReg_layerWidth_1_val_c24_write => \^axivideo2multipixstream_5_u0_hwreg_layerwidth_1_val_c24_write\,
      E(0) => grp_reg_unsigned_short_s_fu_259_ap_ce,
      Q(0) => ap_CS_fsm_state2,
      ap_clk => ap_clk,
      \d_read_reg_22_reg[11]_0\(11 downto 0) => d_read_reg_22(11 downto 0),
      \d_read_reg_22_reg[11]_1\(11 downto 0) => \d_read_reg_22_reg[11]_0\(11 downto 0)
    );
grp_reg_unsigned_short_s_fu_265: entity work.main_design_v_mix_0_0_reg_unsigned_short_s_128
     port map (
      E(0) => grp_reg_unsigned_short_s_fu_259_ap_ce,
      Q(11) => grp_reg_unsigned_short_s_fu_265_n_9,
      Q(10) => grp_reg_unsigned_short_s_fu_265_n_10,
      Q(9) => grp_reg_unsigned_short_s_fu_265_n_11,
      Q(8) => grp_reg_unsigned_short_s_fu_265_n_12,
      Q(7) => grp_reg_unsigned_short_s_fu_265_n_13,
      Q(6) => grp_reg_unsigned_short_s_fu_265_n_14,
      Q(5) => grp_reg_unsigned_short_s_fu_265_n_15,
      Q(4) => grp_reg_unsigned_short_s_fu_265_n_16,
      Q(3) => grp_reg_unsigned_short_s_fu_265_n_17,
      Q(2) => grp_reg_unsigned_short_s_fu_265_n_18,
      Q(1) => grp_reg_unsigned_short_s_fu_265_n_19,
      Q(0) => grp_reg_unsigned_short_s_fu_265_n_20,
      ap_clk => ap_clk,
      \d_read_reg_22_reg[11]_0\(11 downto 0) => \d_read_reg_22_reg[11]\(11 downto 0)
    );
\i_fu_112[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => HwReg_layerEnableFlag_reg_1156,
      O => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_ap_start_reg0
    );
\i_fu_112[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => HwReg_layerEnableFlag_reg_1156,
      I2 => icmp_ln3101_fu_293_p2,
      O => i_fu_112
    );
\i_fu_112[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_fu_112_reg(0),
      O => \i_fu_112[0]_i_5_n_9\
    );
\i_fu_112[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => rows_reg_365(11),
      I1 => i_fu_112_reg(11),
      I2 => rows_reg_365(10),
      I3 => i_fu_112_reg(10),
      I4 => i_fu_112_reg(9),
      I5 => rows_reg_365(9),
      O => \i_fu_112[0]_i_6_n_9\
    );
\i_fu_112[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => rows_reg_365(8),
      I1 => i_fu_112_reg(8),
      I2 => rows_reg_365(7),
      I3 => i_fu_112_reg(7),
      I4 => i_fu_112_reg(6),
      I5 => rows_reg_365(6),
      O => \i_fu_112[0]_i_7_n_9\
    );
\i_fu_112[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => rows_reg_365(5),
      I1 => i_fu_112_reg(5),
      I2 => rows_reg_365(4),
      I3 => i_fu_112_reg(4),
      I4 => i_fu_112_reg(3),
      I5 => rows_reg_365(3),
      O => \i_fu_112[0]_i_8_n_9\
    );
\i_fu_112[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => rows_reg_365(2),
      I1 => i_fu_112_reg(2),
      I2 => rows_reg_365(1),
      I3 => i_fu_112_reg(1),
      I4 => i_fu_112_reg(0),
      I5 => rows_reg_365(0),
      O => \i_fu_112[0]_i_9_n_9\
    );
\i_fu_112_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_112,
      D => \i_fu_112_reg[0]_i_3_n_16\,
      Q => i_fu_112_reg(0),
      R => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_ap_start_reg0
    );
\i_fu_112_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_fu_112_reg[0]_i_3_n_9\,
      CO(2) => \i_fu_112_reg[0]_i_3_n_10\,
      CO(1) => \i_fu_112_reg[0]_i_3_n_11\,
      CO(0) => \i_fu_112_reg[0]_i_3_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \i_fu_112_reg[0]_i_3_n_13\,
      O(2) => \i_fu_112_reg[0]_i_3_n_14\,
      O(1) => \i_fu_112_reg[0]_i_3_n_15\,
      O(0) => \i_fu_112_reg[0]_i_3_n_16\,
      S(3 downto 1) => i_fu_112_reg(3 downto 1),
      S(0) => \i_fu_112[0]_i_5_n_9\
    );
\i_fu_112_reg[0]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln3101_fu_293_p2,
      CO(2) => \i_fu_112_reg[0]_i_4_n_10\,
      CO(1) => \i_fu_112_reg[0]_i_4_n_11\,
      CO(0) => \i_fu_112_reg[0]_i_4_n_12\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_i_fu_112_reg[0]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \i_fu_112[0]_i_6_n_9\,
      S(2) => \i_fu_112[0]_i_7_n_9\,
      S(1) => \i_fu_112[0]_i_8_n_9\,
      S(0) => \i_fu_112[0]_i_9_n_9\
    );
\i_fu_112_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_112,
      D => \i_fu_112_reg[8]_i_1_n_14\,
      Q => i_fu_112_reg(10),
      R => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_ap_start_reg0
    );
\i_fu_112_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_112,
      D => \i_fu_112_reg[8]_i_1_n_13\,
      Q => i_fu_112_reg(11),
      R => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_ap_start_reg0
    );
\i_fu_112_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_112,
      D => \i_fu_112_reg[0]_i_3_n_15\,
      Q => i_fu_112_reg(1),
      R => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_ap_start_reg0
    );
\i_fu_112_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_112,
      D => \i_fu_112_reg[0]_i_3_n_14\,
      Q => i_fu_112_reg(2),
      R => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_ap_start_reg0
    );
\i_fu_112_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_112,
      D => \i_fu_112_reg[0]_i_3_n_13\,
      Q => i_fu_112_reg(3),
      R => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_ap_start_reg0
    );
\i_fu_112_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_112,
      D => \i_fu_112_reg[4]_i_1_n_16\,
      Q => i_fu_112_reg(4),
      R => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_ap_start_reg0
    );
\i_fu_112_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_fu_112_reg[0]_i_3_n_9\,
      CO(3) => \i_fu_112_reg[4]_i_1_n_9\,
      CO(2) => \i_fu_112_reg[4]_i_1_n_10\,
      CO(1) => \i_fu_112_reg[4]_i_1_n_11\,
      CO(0) => \i_fu_112_reg[4]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_fu_112_reg[4]_i_1_n_13\,
      O(2) => \i_fu_112_reg[4]_i_1_n_14\,
      O(1) => \i_fu_112_reg[4]_i_1_n_15\,
      O(0) => \i_fu_112_reg[4]_i_1_n_16\,
      S(3 downto 0) => i_fu_112_reg(7 downto 4)
    );
\i_fu_112_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_112,
      D => \i_fu_112_reg[4]_i_1_n_15\,
      Q => i_fu_112_reg(5),
      R => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_ap_start_reg0
    );
\i_fu_112_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_112,
      D => \i_fu_112_reg[4]_i_1_n_14\,
      Q => i_fu_112_reg(6),
      R => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_ap_start_reg0
    );
\i_fu_112_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_112,
      D => \i_fu_112_reg[4]_i_1_n_13\,
      Q => i_fu_112_reg(7),
      R => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_ap_start_reg0
    );
\i_fu_112_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_112,
      D => \i_fu_112_reg[8]_i_1_n_16\,
      Q => i_fu_112_reg(8),
      R => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_ap_start_reg0
    );
\i_fu_112_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_fu_112_reg[4]_i_1_n_9\,
      CO(3) => \NLW_i_fu_112_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \i_fu_112_reg[8]_i_1_n_10\,
      CO(1) => \i_fu_112_reg[8]_i_1_n_11\,
      CO(0) => \i_fu_112_reg[8]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_fu_112_reg[8]_i_1_n_13\,
      O(2) => \i_fu_112_reg[8]_i_1_n_14\,
      O(1) => \i_fu_112_reg[8]_i_1_n_15\,
      O(0) => \i_fu_112_reg[8]_i_1_n_16\,
      S(3 downto 0) => i_fu_112_reg(11 downto 8)
    );
\i_fu_112_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_112,
      D => \i_fu_112_reg[8]_i_1_n_15\,
      Q => i_fu_112_reg(9),
      R => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_ap_start_reg0
    );
\rows_reg_365_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => d_read_reg_22(0),
      Q => rows_reg_365(0),
      R => '0'
    );
\rows_reg_365_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => d_read_reg_22(10),
      Q => rows_reg_365(10),
      R => '0'
    );
\rows_reg_365_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => d_read_reg_22(11),
      Q => rows_reg_365(11),
      R => '0'
    );
\rows_reg_365_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => d_read_reg_22(1),
      Q => rows_reg_365(1),
      R => '0'
    );
\rows_reg_365_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => d_read_reg_22(2),
      Q => rows_reg_365(2),
      R => '0'
    );
\rows_reg_365_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => d_read_reg_22(3),
      Q => rows_reg_365(3),
      R => '0'
    );
\rows_reg_365_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => d_read_reg_22(4),
      Q => rows_reg_365(4),
      R => '0'
    );
\rows_reg_365_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => d_read_reg_22(5),
      Q => rows_reg_365(5),
      R => '0'
    );
\rows_reg_365_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => d_read_reg_22(6),
      Q => rows_reg_365(6),
      R => '0'
    );
\rows_reg_365_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => d_read_reg_22(7),
      Q => rows_reg_365(7),
      R => '0'
    );
\rows_reg_365_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => d_read_reg_22(8),
      Q => rows_reg_365(8),
      R => '0'
    );
\rows_reg_365_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => d_read_reg_22(9),
      Q => rows_reg_365(9),
      R => '0'
    );
\select_ln3150_reg_420_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_n_63,
      Q => select_ln3150_reg_420,
      R => '0'
    );
\sof_4_reg_158[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE0E"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => \sof_4_reg_158_reg_n_9_[0]\,
      I2 => ap_CS_fsm_state10,
      I3 => and_ln3150_reg_409,
      O => \sof_4_reg_158[0]_i_1_n_9\
    );
\sof_4_reg_158_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \sof_4_reg_158[0]_i_1_n_9\,
      Q => \sof_4_reg_158_reg_n_9_[0]\,
      R => '0'
    );
\start_once_reg_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA08AA00"
    )
        port map (
      I0 => \^hwreg_layerenableflag_5_fu_302_reg[0]\,
      I1 => grp_VMixHlsDataFlowFunction_fu_476_ap_start_reg,
      I2 => ap_sync_reg_AXIvideo2MultiPixStream_5_U0_ap_ready,
      I3 => \^start_once_reg\,
      I4 => start_for_v_mix_420_to_422_false_6_U0_full_n,
      O => \start_once_reg_i_1__2_n_9\
    );
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \start_once_reg_i_1__2_n_9\,
      Q => \^start_once_reg\,
      R => \^ap_rst_n_0\
    );
\xor_ln3150_reg_398[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xor_ln3150_fu_284_p2,
      I1 => ap_CS_fsm_state4,
      I2 => xor_ln3150_reg_398,
      O => \xor_ln3150_reg_398[0]_i_1_n_9\
    );
\xor_ln3150_reg_398[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \xor_ln3150_reg_398[0]_i_3_n_9\,
      I1 => cols_reg_370(1),
      I2 => cols_reg_370(0),
      I3 => cols_reg_370(2),
      I4 => \xor_ln3150_reg_398[0]_i_4_n_9\,
      I5 => \xor_ln3150_reg_398[0]_i_5_n_9\,
      O => xor_ln3150_fu_284_p2
    );
\xor_ln3150_reg_398[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => cols_reg_370(4),
      I1 => cols_reg_370(3),
      I2 => cols_reg_370(5),
      O => \xor_ln3150_reg_398[0]_i_3_n_9\
    );
\xor_ln3150_reg_398[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => cols_reg_370(10),
      I1 => cols_reg_370(9),
      I2 => cols_reg_370(11),
      O => \xor_ln3150_reg_398[0]_i_4_n_9\
    );
\xor_ln3150_reg_398[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => cols_reg_370(7),
      I1 => cols_reg_370(6),
      I2 => cols_reg_370(8),
      O => \xor_ln3150_reg_398[0]_i_5_n_9\
    );
\xor_ln3150_reg_398_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \xor_ln3150_reg_398[0]_i_1_n_9\,
      Q => xor_ln3150_reg_398,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_MultiPixStream2AXIvideo is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_state_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    load_p1 : out STD_LOGIC;
    \sof_2_reg_141_reg[0]\ : out STD_LOGIC;
    grp_VMixHlsDataFlowFunction_fu_476_m_axis_video_TUSER : out STD_LOGIC;
    \FSM_sequential_state_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    load_p1_0 : out STD_LOGIC;
    \axi_last_reg_227_reg[0]\ : out STD_LOGIC;
    grp_VMixHlsDataFlowFunction_fu_476_m_axis_video_TLAST : out STD_LOGIC;
    ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_done_reg : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[3]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axis_video_TREADY_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    empty_n_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[3]_1\ : out STD_LOGIC;
    \icmp_ln3233_reg_223_reg[0]\ : out STD_LOGIC;
    p_9_in : out STD_LOGIC;
    p_6_in : out STD_LOGIC;
    p_6_in_0 : out STD_LOGIC;
    MultiPixStream2AXIvideo_U0_ap_ready : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axis_video_TREADY : in STD_LOGIC;
    \FSM_sequential_state_reg[0]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_p2_reg[0]\ : in STD_LOGIC;
    data_p2 : in STD_LOGIC;
    \FSM_sequential_state_reg[0]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_p2_reg[0]_0\ : in STD_LOGIC;
    data_p2_1 : in STD_LOGIC;
    ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_done : in STD_LOGIC;
    \data_p2_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_done_reg_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \state_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    out420_empty_n : in STD_LOGIC;
    m_axis_video_TREADY_int_regslice : in STD_LOGIC;
    push : in STD_LOGIC;
    \mOutPtr_reg[0]\ : in STD_LOGIC;
    MultiPixStream2AXIvideo_U0_ap_start : in STD_LOGIC;
    start_for_MultiPixStream2AXIvideo_U0_full_n : in STD_LOGIC;
    v_mix_422_to_420_false_U0_ap_start : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_done_cache_reg : in STD_LOGIC;
    \d_read_reg_26_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \d_read_reg_26_reg[11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
end main_design_v_mix_0_0_MultiPixStream2AXIvideo;

architecture STRUCTURE of main_design_v_mix_0_0_MultiPixStream2AXIvideo is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal and_ln3231_reg_209 : STD_LOGIC;
  signal \and_ln3231_reg_209[0]_i_1_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_3__1_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_4__2_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_5__2_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_6__2_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[0]_i_2__1_n_10\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[0]_i_2__1_n_11\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[0]_i_2__1_n_12\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[3]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ap_CS_fsm_reg_n_9_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_done_reg : STD_LOGIC;
  signal ap_done_reg_i_1_n_9 : STD_LOGIC;
  signal ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_ready : STD_LOGIC;
  signal cols_reg_191 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal d_read_reg_26 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg : STD_LOGIC;
  signal grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg0 : STD_LOGIC;
  signal grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_n_25 : STD_LOGIC;
  signal grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_n_28 : STD_LOGIC;
  signal grp_reg_unsigned_short_1_fu_122_ap_ce : STD_LOGIC;
  signal grp_reg_unsigned_short_1_fu_128_n_22 : STD_LOGIC;
  signal grp_reg_unsigned_short_1_fu_128_n_23 : STD_LOGIC;
  signal grp_reg_unsigned_short_1_fu_128_n_24 : STD_LOGIC;
  signal grp_reg_unsigned_short_1_fu_128_n_25 : STD_LOGIC;
  signal grp_reg_unsigned_short_1_fu_128_n_26 : STD_LOGIC;
  signal grp_reg_unsigned_short_1_fu_128_n_27 : STD_LOGIC;
  signal grp_reg_unsigned_short_1_fu_128_n_28 : STD_LOGIC;
  signal grp_reg_unsigned_short_1_fu_128_n_29 : STD_LOGIC;
  signal grp_reg_unsigned_short_1_fu_128_n_30 : STD_LOGIC;
  signal grp_reg_unsigned_short_1_fu_128_n_31 : STD_LOGIC;
  signal grp_reg_unsigned_short_1_fu_128_n_32 : STD_LOGIC;
  signal grp_reg_unsigned_short_1_fu_128_n_33 : STD_LOGIC;
  signal grp_reg_unsigned_short_1_fu_128_n_34 : STD_LOGIC;
  signal \i_fu_70[0]_i_3_n_9\ : STD_LOGIC;
  signal i_fu_70_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \i_fu_70_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \i_fu_70_reg[0]_i_2_n_11\ : STD_LOGIC;
  signal \i_fu_70_reg[0]_i_2_n_12\ : STD_LOGIC;
  signal \i_fu_70_reg[0]_i_2_n_13\ : STD_LOGIC;
  signal \i_fu_70_reg[0]_i_2_n_14\ : STD_LOGIC;
  signal \i_fu_70_reg[0]_i_2_n_15\ : STD_LOGIC;
  signal \i_fu_70_reg[0]_i_2_n_16\ : STD_LOGIC;
  signal \i_fu_70_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal \i_fu_70_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \i_fu_70_reg[4]_i_1_n_11\ : STD_LOGIC;
  signal \i_fu_70_reg[4]_i_1_n_12\ : STD_LOGIC;
  signal \i_fu_70_reg[4]_i_1_n_13\ : STD_LOGIC;
  signal \i_fu_70_reg[4]_i_1_n_14\ : STD_LOGIC;
  signal \i_fu_70_reg[4]_i_1_n_15\ : STD_LOGIC;
  signal \i_fu_70_reg[4]_i_1_n_16\ : STD_LOGIC;
  signal \i_fu_70_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \i_fu_70_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \i_fu_70_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \i_fu_70_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \i_fu_70_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \i_fu_70_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \i_fu_70_reg[8]_i_1_n_15\ : STD_LOGIC;
  signal \i_fu_70_reg[8]_i_1_n_16\ : STD_LOGIC;
  signal \icmp_ln3231_reg_201_reg_n_9_[0]\ : STD_LOGIC;
  signal rows_reg_186 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \sof_reg_86_reg_n_9_[0]\ : STD_LOGIC;
  signal sub_fu_143_p2 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal sub_reg_196 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \NLW_ap_CS_fsm_reg[0]_i_2__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_i_fu_70_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__18\ : label is "soft_lutpair702";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute SOFT_HLUTNM of ap_done_reg_i_1 : label is "soft_lutpair701";
  attribute SOFT_HLUTNM of ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_done_i_1 : label is "soft_lutpair701";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \i_fu_70_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \i_fu_70_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_fu_70_reg[8]_i_1\ : label is 11;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_2__12\ : label is "soft_lutpair702";
begin
  CO(0) <= \^co\(0);
  \ap_CS_fsm_reg[3]_0\(1 downto 0) <= \^ap_cs_fsm_reg[3]_0\(1 downto 0);
\and_ln3231_reg_209[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \icmp_ln3231_reg_201_reg_n_9_[0]\,
      I1 => \sof_reg_86_reg_n_9_[0]\,
      I2 => \^ap_cs_fsm_reg[3]_0\(0),
      I3 => and_ln3231_reg_209,
      O => \and_ln3231_reg_209[0]_i_1_n_9\
    );
\and_ln3231_reg_209_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \and_ln3231_reg_209[0]_i_1_n_9\,
      Q => and_ln3231_reg_209,
      R => '0'
    );
\ap_CS_fsm[0]_i_1__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F888F8F8"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^ap_cs_fsm_reg[3]_0\(0),
      I2 => \ap_CS_fsm_reg_n_9_[0]\,
      I3 => ap_done_reg,
      I4 => MultiPixStream2AXIvideo_U0_ap_start,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[0]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => i_fu_70_reg(9),
      I1 => rows_reg_186(9),
      I2 => i_fu_70_reg(10),
      I3 => rows_reg_186(10),
      I4 => rows_reg_186(11),
      I5 => i_fu_70_reg(11),
      O => \ap_CS_fsm[0]_i_3__1_n_9\
    );
\ap_CS_fsm[0]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => i_fu_70_reg(6),
      I1 => rows_reg_186(6),
      I2 => i_fu_70_reg(7),
      I3 => rows_reg_186(7),
      I4 => rows_reg_186(8),
      I5 => i_fu_70_reg(8),
      O => \ap_CS_fsm[0]_i_4__2_n_9\
    );
\ap_CS_fsm[0]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => i_fu_70_reg(3),
      I1 => rows_reg_186(3),
      I2 => i_fu_70_reg(4),
      I3 => rows_reg_186(4),
      I4 => rows_reg_186(5),
      I5 => i_fu_70_reg(5),
      O => \ap_CS_fsm[0]_i_5__2_n_9\
    );
\ap_CS_fsm[0]_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => i_fu_70_reg(0),
      I1 => rows_reg_186(0),
      I2 => i_fu_70_reg(1),
      I3 => rows_reg_186(1),
      I4 => rows_reg_186(2),
      I5 => i_fu_70_reg(2),
      O => \ap_CS_fsm[0]_i_6__2_n_9\
    );
\ap_CS_fsm[1]_i_1__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_9_[0]\,
      I1 => MultiPixStream2AXIvideo_U0_ap_start,
      I2 => ap_done_reg,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_9_[0]\,
      S => ap_done_cache_reg
    );
\ap_CS_fsm_reg[0]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \^co\(0),
      CO(2) => \ap_CS_fsm_reg[0]_i_2__1_n_10\,
      CO(1) => \ap_CS_fsm_reg[0]_i_2__1_n_11\,
      CO(0) => \ap_CS_fsm_reg[0]_i_2__1_n_12\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[0]_i_2__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[0]_i_3__1_n_9\,
      S(2) => \ap_CS_fsm[0]_i_4__2_n_9\,
      S(1) => \ap_CS_fsm[0]_i_5__2_n_9\,
      S(0) => \ap_CS_fsm[0]_i_6__2_n_9\
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_done_cache_reg
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => \^ap_cs_fsm_reg[3]_0\(0),
      R => ap_done_cache_reg
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => \^ap_cs_fsm_reg[3]_0\(1),
      R => ap_done_cache_reg
    );
ap_done_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5444"
    )
        port map (
      I0 => ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_ready,
      I1 => ap_done_reg,
      I2 => \^ap_cs_fsm_reg[3]_0\(0),
      I3 => \^co\(0),
      O => ap_done_reg_i_1_n_9
    );
ap_done_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => \data_p2_reg[0]_1\(0),
      I1 => ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_done_reg_0,
      I2 => ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_done,
      I3 => ap_rst_n,
      O => ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_ready
    );
ap_done_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_reg_i_1_n_9,
      Q => ap_done_reg,
      R => '0'
    );
ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_done_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFEA"
    )
        port map (
      I0 => ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_done,
      I1 => \^co\(0),
      I2 => \^ap_cs_fsm_reg[3]_0\(0),
      I3 => ap_done_reg,
      I4 => ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_ready,
      O => ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_done_reg
    );
\cols_reg_191_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_1_fu_128_n_33,
      Q => cols_reg_191(0),
      R => '0'
    );
\cols_reg_191_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_1_fu_128_n_23,
      Q => cols_reg_191(10),
      R => '0'
    );
\cols_reg_191_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_1_fu_128_n_22,
      Q => cols_reg_191(11),
      R => '0'
    );
\cols_reg_191_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_1_fu_128_n_32,
      Q => cols_reg_191(1),
      R => '0'
    );
\cols_reg_191_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_1_fu_128_n_31,
      Q => cols_reg_191(2),
      R => '0'
    );
\cols_reg_191_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_1_fu_128_n_30,
      Q => cols_reg_191(3),
      R => '0'
    );
\cols_reg_191_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_1_fu_128_n_29,
      Q => cols_reg_191(4),
      R => '0'
    );
\cols_reg_191_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_1_fu_128_n_28,
      Q => cols_reg_191(5),
      R => '0'
    );
\cols_reg_191_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_1_fu_128_n_27,
      Q => cols_reg_191(6),
      R => '0'
    );
\cols_reg_191_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_1_fu_128_n_26,
      Q => cols_reg_191(7),
      R => '0'
    );
\cols_reg_191_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_1_fu_128_n_25,
      Q => cols_reg_191(8),
      R => '0'
    );
\cols_reg_191_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_1_fu_128_n_24,
      Q => cols_reg_191(9),
      R => '0'
    );
grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98: entity work.main_design_v_mix_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3
     port map (
      CO(0) => \^co\(0),
      D(0) => D(0),
      E(0) => E(0),
      \FSM_sequential_state_reg[0]\(0) => \FSM_sequential_state_reg[0]\(0),
      \FSM_sequential_state_reg[0]_0\(0) => \FSM_sequential_state_reg[0]_0\(0),
      \FSM_sequential_state_reg[0]_1\(1 downto 0) => \FSM_sequential_state_reg[0]_1\(1 downto 0),
      \FSM_sequential_state_reg[0]_2\(1 downto 0) => \FSM_sequential_state_reg[0]_2\(1 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      and_ln3231_reg_209 => and_ln3231_reg_209,
      \ap_CS_fsm_reg[1]\ => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_n_25,
      \ap_CS_fsm_reg[3]\ => \ap_CS_fsm_reg[3]_1\,
      \ap_CS_fsm_reg[3]_0\(2 downto 1) => \^ap_cs_fsm_reg[3]_0\(1 downto 0),
      \ap_CS_fsm_reg[3]_0\(0) => ap_CS_fsm_state2,
      ap_clk => ap_clk,
      ap_done_cache_reg(1 downto 0) => ap_NS_fsm(3 downto 2),
      ap_done_cache_reg_0 => ap_done_cache_reg,
      ap_rst_n => ap_rst_n,
      \axi_last_fu_177_p2_carry__0_0\(12 downto 0) => sub_reg_196(12 downto 0),
      \axi_last_reg_227_reg[0]_0\ => \axi_last_reg_227_reg[0]\,
      data_p2 => data_p2,
      data_p2_1 => data_p2_1,
      \data_p2_reg[0]\ => \data_p2_reg[0]\,
      \data_p2_reg[0]_0\ => \data_p2_reg[0]_0\,
      \data_p2_reg[0]_1\(0) => \data_p2_reg[0]_1\(0),
      empty_n_reg(0) => empty_n_reg(0),
      grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg,
      grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg0 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg0,
      grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg_reg => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_n_28,
      grp_VMixHlsDataFlowFunction_fu_476_m_axis_video_TLAST => grp_VMixHlsDataFlowFunction_fu_476_m_axis_video_TLAST,
      grp_VMixHlsDataFlowFunction_fu_476_m_axis_video_TUSER => grp_VMixHlsDataFlowFunction_fu_476_m_axis_video_TUSER,
      icmp_ln3233_fu_161_p2_carry_0(11 downto 0) => cols_reg_191(11 downto 0),
      \icmp_ln3233_reg_223_reg[0]_0\ => \icmp_ln3233_reg_223_reg[0]\,
      load_p1 => load_p1,
      load_p1_0 => load_p1_0,
      \mOutPtr_reg[0]\ => \mOutPtr_reg[0]\,
      m_axis_video_TREADY => m_axis_video_TREADY,
      m_axis_video_TREADY_0(0) => m_axis_video_TREADY_0(0),
      m_axis_video_TREADY_int_regslice => m_axis_video_TREADY_int_regslice,
      out420_empty_n => out420_empty_n,
      p_6_in => p_6_in,
      p_9_in => p_9_in,
      push => push,
      \sof_2_reg_141_reg[0]_0\ => \sof_2_reg_141_reg[0]\,
      \sof_2_reg_141_reg[0]_1\ => \sof_reg_86_reg_n_9_[0]\,
      \state_reg[1]\(1 downto 0) => \state_reg[1]\(1 downto 0)
    );
grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_n_28,
      Q => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg,
      R => ap_done_cache_reg
    );
grp_reg_unsigned_short_1_fu_122: entity work.main_design_v_mix_0_0_reg_unsigned_short_1
     port map (
      E(0) => grp_reg_unsigned_short_1_fu_122_ap_ce,
      MultiPixStream2AXIvideo_U0_ap_start => MultiPixStream2AXIvideo_U0_ap_start,
      Q(1) => ap_CS_fsm_state2,
      Q(0) => \ap_CS_fsm_reg_n_9_[0]\,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      \d_read_reg_26_reg[11]_0\(11 downto 0) => d_read_reg_26(11 downto 0),
      \d_read_reg_26_reg[11]_1\(11 downto 0) => \d_read_reg_26_reg[11]_0\(11 downto 0)
    );
grp_reg_unsigned_short_1_fu_128: entity work.main_design_v_mix_0_0_reg_unsigned_short_1_91
     port map (
      D(12 downto 0) => sub_fu_143_p2(12 downto 0),
      E(0) => grp_reg_unsigned_short_1_fu_122_ap_ce,
      Q(11) => grp_reg_unsigned_short_1_fu_128_n_22,
      Q(10) => grp_reg_unsigned_short_1_fu_128_n_23,
      Q(9) => grp_reg_unsigned_short_1_fu_128_n_24,
      Q(8) => grp_reg_unsigned_short_1_fu_128_n_25,
      Q(7) => grp_reg_unsigned_short_1_fu_128_n_26,
      Q(6) => grp_reg_unsigned_short_1_fu_128_n_27,
      Q(5) => grp_reg_unsigned_short_1_fu_128_n_28,
      Q(4) => grp_reg_unsigned_short_1_fu_128_n_29,
      Q(3) => grp_reg_unsigned_short_1_fu_128_n_30,
      Q(2) => grp_reg_unsigned_short_1_fu_128_n_31,
      Q(1) => grp_reg_unsigned_short_1_fu_128_n_32,
      Q(0) => grp_reg_unsigned_short_1_fu_128_n_33,
      \ap_CS_fsm_reg[1]\ => grp_reg_unsigned_short_1_fu_128_n_34,
      ap_clk => ap_clk,
      \d_read_reg_26_reg[11]_0\(11 downto 0) => \d_read_reg_26_reg[11]\(11 downto 0),
      \icmp_ln3231_reg_201_reg[0]\(0) => ap_CS_fsm_state2,
      \icmp_ln3231_reg_201_reg[0]_0\ => \icmp_ln3231_reg_201_reg_n_9_[0]\
    );
\i_fu_70[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[3]_0\(0),
      I1 => \^co\(0),
      O => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg0
    );
\i_fu_70[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_fu_70_reg(0),
      O => \i_fu_70[0]_i_3_n_9\
    );
\i_fu_70_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg0,
      D => \i_fu_70_reg[0]_i_2_n_16\,
      Q => i_fu_70_reg(0),
      R => ap_NS_fsm(1)
    );
\i_fu_70_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_fu_70_reg[0]_i_2_n_9\,
      CO(2) => \i_fu_70_reg[0]_i_2_n_10\,
      CO(1) => \i_fu_70_reg[0]_i_2_n_11\,
      CO(0) => \i_fu_70_reg[0]_i_2_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \i_fu_70_reg[0]_i_2_n_13\,
      O(2) => \i_fu_70_reg[0]_i_2_n_14\,
      O(1) => \i_fu_70_reg[0]_i_2_n_15\,
      O(0) => \i_fu_70_reg[0]_i_2_n_16\,
      S(3 downto 1) => i_fu_70_reg(3 downto 1),
      S(0) => \i_fu_70[0]_i_3_n_9\
    );
\i_fu_70_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg0,
      D => \i_fu_70_reg[8]_i_1_n_14\,
      Q => i_fu_70_reg(10),
      R => ap_NS_fsm(1)
    );
\i_fu_70_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg0,
      D => \i_fu_70_reg[8]_i_1_n_13\,
      Q => i_fu_70_reg(11),
      R => ap_NS_fsm(1)
    );
\i_fu_70_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg0,
      D => \i_fu_70_reg[0]_i_2_n_15\,
      Q => i_fu_70_reg(1),
      R => ap_NS_fsm(1)
    );
\i_fu_70_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg0,
      D => \i_fu_70_reg[0]_i_2_n_14\,
      Q => i_fu_70_reg(2),
      R => ap_NS_fsm(1)
    );
\i_fu_70_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg0,
      D => \i_fu_70_reg[0]_i_2_n_13\,
      Q => i_fu_70_reg(3),
      R => ap_NS_fsm(1)
    );
\i_fu_70_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg0,
      D => \i_fu_70_reg[4]_i_1_n_16\,
      Q => i_fu_70_reg(4),
      R => ap_NS_fsm(1)
    );
\i_fu_70_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_fu_70_reg[0]_i_2_n_9\,
      CO(3) => \i_fu_70_reg[4]_i_1_n_9\,
      CO(2) => \i_fu_70_reg[4]_i_1_n_10\,
      CO(1) => \i_fu_70_reg[4]_i_1_n_11\,
      CO(0) => \i_fu_70_reg[4]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_fu_70_reg[4]_i_1_n_13\,
      O(2) => \i_fu_70_reg[4]_i_1_n_14\,
      O(1) => \i_fu_70_reg[4]_i_1_n_15\,
      O(0) => \i_fu_70_reg[4]_i_1_n_16\,
      S(3 downto 0) => i_fu_70_reg(7 downto 4)
    );
\i_fu_70_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg0,
      D => \i_fu_70_reg[4]_i_1_n_15\,
      Q => i_fu_70_reg(5),
      R => ap_NS_fsm(1)
    );
\i_fu_70_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg0,
      D => \i_fu_70_reg[4]_i_1_n_14\,
      Q => i_fu_70_reg(6),
      R => ap_NS_fsm(1)
    );
\i_fu_70_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg0,
      D => \i_fu_70_reg[4]_i_1_n_13\,
      Q => i_fu_70_reg(7),
      R => ap_NS_fsm(1)
    );
\i_fu_70_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg0,
      D => \i_fu_70_reg[8]_i_1_n_16\,
      Q => i_fu_70_reg(8),
      R => ap_NS_fsm(1)
    );
\i_fu_70_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_fu_70_reg[4]_i_1_n_9\,
      CO(3) => \NLW_i_fu_70_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \i_fu_70_reg[8]_i_1_n_10\,
      CO(1) => \i_fu_70_reg[8]_i_1_n_11\,
      CO(0) => \i_fu_70_reg[8]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_fu_70_reg[8]_i_1_n_13\,
      O(2) => \i_fu_70_reg[8]_i_1_n_14\,
      O(1) => \i_fu_70_reg[8]_i_1_n_15\,
      O(0) => \i_fu_70_reg[8]_i_1_n_16\,
      S(3 downto 0) => i_fu_70_reg(11 downto 8)
    );
\i_fu_70_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg0,
      D => \i_fu_70_reg[8]_i_1_n_15\,
      Q => i_fu_70_reg(9),
      R => ap_NS_fsm(1)
    );
\icmp_ln3231_reg_201_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_reg_unsigned_short_1_fu_128_n_34,
      Q => \icmp_ln3231_reg_201_reg_n_9_[0]\,
      R => '0'
    );
\mOutPtr[0]_i_2__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[3]_0\(0),
      I1 => \^co\(0),
      O => MultiPixStream2AXIvideo_U0_ap_ready
    );
\mOutPtr[1]_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080808000808080"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[3]_0\(0),
      I1 => \^co\(0),
      I2 => MultiPixStream2AXIvideo_U0_ap_start,
      I3 => start_for_MultiPixStream2AXIvideo_U0_full_n,
      I4 => v_mix_422_to_420_false_U0_ap_start,
      I5 => start_once_reg,
      O => p_6_in_0
    );
\rows_reg_186_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => d_read_reg_26(0),
      Q => rows_reg_186(0),
      R => '0'
    );
\rows_reg_186_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => d_read_reg_26(10),
      Q => rows_reg_186(10),
      R => '0'
    );
\rows_reg_186_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => d_read_reg_26(11),
      Q => rows_reg_186(11),
      R => '0'
    );
\rows_reg_186_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => d_read_reg_26(1),
      Q => rows_reg_186(1),
      R => '0'
    );
\rows_reg_186_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => d_read_reg_26(2),
      Q => rows_reg_186(2),
      R => '0'
    );
\rows_reg_186_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => d_read_reg_26(3),
      Q => rows_reg_186(3),
      R => '0'
    );
\rows_reg_186_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => d_read_reg_26(4),
      Q => rows_reg_186(4),
      R => '0'
    );
\rows_reg_186_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => d_read_reg_26(5),
      Q => rows_reg_186(5),
      R => '0'
    );
\rows_reg_186_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => d_read_reg_26(6),
      Q => rows_reg_186(6),
      R => '0'
    );
\rows_reg_186_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => d_read_reg_26(7),
      Q => rows_reg_186(7),
      R => '0'
    );
\rows_reg_186_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => d_read_reg_26(8),
      Q => rows_reg_186(8),
      R => '0'
    );
\rows_reg_186_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => d_read_reg_26(9),
      Q => rows_reg_186(9),
      R => '0'
    );
\sof_reg_86_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_n_25,
      Q => \sof_reg_86_reg_n_9_[0]\,
      R => '0'
    );
\sub_reg_196_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_fu_143_p2(0),
      Q => sub_reg_196(0),
      R => '0'
    );
\sub_reg_196_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_fu_143_p2(10),
      Q => sub_reg_196(10),
      R => '0'
    );
\sub_reg_196_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_fu_143_p2(11),
      Q => sub_reg_196(11),
      R => '0'
    );
\sub_reg_196_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_fu_143_p2(12),
      Q => sub_reg_196(12),
      R => '0'
    );
\sub_reg_196_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_fu_143_p2(1),
      Q => sub_reg_196(1),
      R => '0'
    );
\sub_reg_196_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_fu_143_p2(2),
      Q => sub_reg_196(2),
      R => '0'
    );
\sub_reg_196_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_fu_143_p2(3),
      Q => sub_reg_196(3),
      R => '0'
    );
\sub_reg_196_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_fu_143_p2(4),
      Q => sub_reg_196(4),
      R => '0'
    );
\sub_reg_196_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_fu_143_p2(5),
      Q => sub_reg_196(5),
      R => '0'
    );
\sub_reg_196_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_fu_143_p2(6),
      Q => sub_reg_196(6),
      R => '0'
    );
\sub_reg_196_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_fu_143_p2(7),
      Q => sub_reg_196(7),
      R => '0'
    );
\sub_reg_196_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_fu_143_p2(8),
      Q => sub_reg_196(8),
      R => '0'
    );
\sub_reg_196_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_fu_143_p2(9),
      Q => sub_reg_196(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_v_mix_420_to_422_false_2 is
  port (
    start_once_reg : out STD_LOGIC;
    \layerEnableFlag_3_reg_137_reg[0]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[0]_0\ : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    v_mix_420_to_422_false_2_U0_ap_ready : out STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC;
    p_6_in : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    y_07_fu_640 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_done_cache_reg : in STD_LOGIC;
    \layerEnableFlag_3_reg_137_reg[0]_1\ : in STD_LOGIC;
    srcLayer0Yuv422_full_n : in STD_LOGIC;
    srcLayer0_empty_n : in STD_LOGIC;
    v_mix_420_to_422_false_2_U0_ap_start : in STD_LOGIC;
    start_for_v_mix_422_to_444_false_3_U0_full_n : in STD_LOGIC;
    HwReg_layerEnableFlag_0_val_c13_full_n : in STD_LOGIC;
    HwReg_layerEnableFlag_0_val_c14_empty_n : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    icmp_ln76_fu_78_p2_carry_i_1 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \ap_CS_fsm_reg[2]_i_2_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    push : in STD_LOGIC;
    \mOutPtr_reg[0]\ : in STD_LOGIC;
    full_n_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end main_design_v_mix_0_0_v_mix_420_to_422_false_2;

architecture STRUCTURE of main_design_v_mix_0_0_v_mix_420_to_422_false_2 is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm[0]_i_1__0_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_4_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_5_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_6_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_7_n_9\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[0]_0\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_2_n_10\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_2_n_11\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_2_n_12\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_9_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_ap_start_reg : STD_LOGIC;
  signal grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_ap_start_reg0 : STD_LOGIC;
  signal grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_n_10 : STD_LOGIC;
  signal grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_n_11 : STD_LOGIC;
  signal grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_n_9 : STD_LOGIC;
  signal \^layerenableflag_3_reg_137_reg[0]_0\ : STD_LOGIC;
  signal \^start_once_reg\ : STD_LOGIC;
  signal \start_once_reg_i_1__0_n_9\ : STD_LOGIC;
  signal \y_07_fu_64[0]_i_4_n_9\ : STD_LOGIC;
  signal y_07_fu_64_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \y_07_fu_64_reg[0]_i_3_n_10\ : STD_LOGIC;
  signal \y_07_fu_64_reg[0]_i_3_n_11\ : STD_LOGIC;
  signal \y_07_fu_64_reg[0]_i_3_n_12\ : STD_LOGIC;
  signal \y_07_fu_64_reg[0]_i_3_n_13\ : STD_LOGIC;
  signal \y_07_fu_64_reg[0]_i_3_n_14\ : STD_LOGIC;
  signal \y_07_fu_64_reg[0]_i_3_n_15\ : STD_LOGIC;
  signal \y_07_fu_64_reg[0]_i_3_n_16\ : STD_LOGIC;
  signal \y_07_fu_64_reg[0]_i_3_n_9\ : STD_LOGIC;
  signal \y_07_fu_64_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \y_07_fu_64_reg[4]_i_1_n_11\ : STD_LOGIC;
  signal \y_07_fu_64_reg[4]_i_1_n_12\ : STD_LOGIC;
  signal \y_07_fu_64_reg[4]_i_1_n_13\ : STD_LOGIC;
  signal \y_07_fu_64_reg[4]_i_1_n_14\ : STD_LOGIC;
  signal \y_07_fu_64_reg[4]_i_1_n_15\ : STD_LOGIC;
  signal \y_07_fu_64_reg[4]_i_1_n_16\ : STD_LOGIC;
  signal \y_07_fu_64_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \y_07_fu_64_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \y_07_fu_64_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \y_07_fu_64_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \y_07_fu_64_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \y_07_fu_64_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \y_07_fu_64_reg[8]_i_1_n_15\ : STD_LOGIC;
  signal \y_07_fu_64_reg[8]_i_1_n_16\ : STD_LOGIC;
  signal \NLW_ap_CS_fsm_reg[2]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_y_07_fu_64_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__0\ : label is "soft_lutpair781";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_4\ : label is "soft_lutpair781";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \y_07_fu_64_reg[0]_i_3\ : label is 11;
  attribute ADDER_THRESHOLD of \y_07_fu_64_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \y_07_fu_64_reg[8]_i_1\ : label is 11;
begin
  CO(0) <= \^co\(0);
  Q(0) <= \^q\(0);
  \ap_CS_fsm_reg[0]_0\ <= \^ap_cs_fsm_reg[0]_0\;
  \layerEnableFlag_3_reg_137_reg[0]_0\ <= \^layerenableflag_3_reg_137_reg[0]_0\;
  start_once_reg <= \^start_once_reg\;
\ap_CS_fsm[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDD0F00"
    )
        port map (
      I0 => \^layerenableflag_3_reg_137_reg[0]_0\,
      I1 => \^co\(0),
      I2 => \^ap_cs_fsm_reg[0]_0\,
      I3 => \ap_CS_fsm_reg_n_9_[0]\,
      I4 => \^q\(0),
      O => \ap_CS_fsm[0]_i_1__0_n_9\
    );
\ap_CS_fsm[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8880000000000000"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_9_[0]\,
      I1 => v_mix_420_to_422_false_2_U0_ap_start,
      I2 => start_for_v_mix_422_to_444_false_3_U0_full_n,
      I3 => \^start_once_reg\,
      I4 => HwReg_layerEnableFlag_0_val_c13_full_n,
      I5 => HwReg_layerEnableFlag_0_val_c14_empty_n,
      O => \^ap_cs_fsm_reg[0]_0\
    );
\ap_CS_fsm[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => y_07_fu_64_reg(9),
      I1 => \ap_CS_fsm_reg[2]_i_2_0\(9),
      I2 => \ap_CS_fsm_reg[2]_i_2_0\(11),
      I3 => y_07_fu_64_reg(11),
      I4 => \ap_CS_fsm_reg[2]_i_2_0\(10),
      I5 => y_07_fu_64_reg(10),
      O => \ap_CS_fsm[2]_i_4_n_9\
    );
\ap_CS_fsm[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => y_07_fu_64_reg(6),
      I1 => \ap_CS_fsm_reg[2]_i_2_0\(6),
      I2 => \ap_CS_fsm_reg[2]_i_2_0\(8),
      I3 => y_07_fu_64_reg(8),
      I4 => \ap_CS_fsm_reg[2]_i_2_0\(7),
      I5 => y_07_fu_64_reg(7),
      O => \ap_CS_fsm[2]_i_5_n_9\
    );
\ap_CS_fsm[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => y_07_fu_64_reg(3),
      I1 => \ap_CS_fsm_reg[2]_i_2_0\(3),
      I2 => \ap_CS_fsm_reg[2]_i_2_0\(5),
      I3 => y_07_fu_64_reg(5),
      I4 => \ap_CS_fsm_reg[2]_i_2_0\(4),
      I5 => y_07_fu_64_reg(4),
      O => \ap_CS_fsm[2]_i_6_n_9\
    );
\ap_CS_fsm[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => y_07_fu_64_reg(0),
      I1 => \ap_CS_fsm_reg[2]_i_2_0\(0),
      I2 => \ap_CS_fsm_reg[2]_i_2_0\(2),
      I3 => y_07_fu_64_reg(2),
      I4 => \ap_CS_fsm_reg[2]_i_2_0\(1),
      I5 => y_07_fu_64_reg(1),
      O => \ap_CS_fsm[2]_i_7_n_9\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[0]_i_1__0_n_9\,
      Q => \ap_CS_fsm_reg_n_9_[0]\,
      S => ap_done_cache_reg
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_n_10,
      Q => \^q\(0),
      R => ap_done_cache_reg
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_n_9,
      Q => ap_CS_fsm_state3,
      R => ap_done_cache_reg
    );
\ap_CS_fsm_reg[2]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \^co\(0),
      CO(2) => \ap_CS_fsm_reg[2]_i_2_n_10\,
      CO(1) => \ap_CS_fsm_reg[2]_i_2_n_11\,
      CO(0) => \ap_CS_fsm_reg[2]_i_2_n_12\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[2]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[2]_i_4_n_9\,
      S(2) => \ap_CS_fsm[2]_i_5_n_9\,
      S(1) => \ap_CS_fsm[2]_i_6_n_9\,
      S(0) => \ap_CS_fsm[2]_i_7_n_9\
    );
\full_n_i_3__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[0]_0\,
      I1 => HwReg_layerEnableFlag_0_val_c14_empty_n,
      I2 => full_n_reg(0),
      O => p_6_in
    );
grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94: entity work.main_design_v_mix_0_0_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2
     port map (
      CO(0) => \^co\(0),
      D(1) => grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_n_9,
      D(0) => grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_n_10,
      E(0) => E(0),
      Q(2) => ap_CS_fsm_state3,
      Q(1) => \^q\(0),
      Q(0) => \ap_CS_fsm_reg_n_9_[0]\,
      \ap_CS_fsm_reg[1]\ => \^ap_cs_fsm_reg[0]_0\,
      \ap_CS_fsm_reg[2]\ => \^layerenableflag_3_reg_137_reg[0]_0\,
      ap_clk => ap_clk,
      ap_done_cache_reg => ap_done_cache_reg,
      ap_enable_reg_pp0_iter1_reg_0 => ap_enable_reg_pp0_iter1_reg,
      ap_rst_n => ap_rst_n,
      full_n_reg => grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_n_11,
      grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_ap_start_reg => grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_ap_start_reg,
      grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_ap_start_reg0 => grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_ap_start_reg0,
      icmp_ln76_fu_78_p2_carry_i_1(11 downto 0) => icmp_ln76_fu_78_p2_carry_i_1(11 downto 0),
      \mOutPtr_reg[0]\ => \mOutPtr_reg[0]\,
      push => push,
      srcLayer0Yuv422_full_n => srcLayer0Yuv422_full_n,
      srcLayer0_empty_n => srcLayer0_empty_n
    );
grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_n_11,
      Q => grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_ap_start_reg,
      R => ap_done_cache_reg
    );
\layerEnableFlag_3_reg_137_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \layerEnableFlag_3_reg_137_reg[0]_1\,
      Q => \^layerenableflag_3_reg_137_reg[0]_0\,
      R => '0'
    );
\mOutPtr[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^layerenableflag_3_reg_137_reg[0]_0\,
      I2 => \^co\(0),
      O => v_mix_420_to_422_false_2_U0_ap_ready
    );
\start_once_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F80000F8F8F8F8"
    )
        port map (
      I0 => v_mix_420_to_422_false_2_U0_ap_start,
      I1 => start_for_v_mix_422_to_444_false_3_U0_full_n,
      I2 => \^start_once_reg\,
      I3 => \^co\(0),
      I4 => \^layerenableflag_3_reg_137_reg[0]_0\,
      I5 => \^q\(0),
      O => \start_once_reg_i_1__0_n_9\
    );
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \start_once_reg_i_1__0_n_9\,
      Q => \^start_once_reg\,
      R => ap_done_cache_reg
    );
\y_07_fu_64[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^layerenableflag_3_reg_137_reg[0]_0\,
      I1 => \^co\(0),
      I2 => \^q\(0),
      O => grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_ap_start_reg0
    );
\y_07_fu_64[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y_07_fu_64_reg(0),
      O => \y_07_fu_64[0]_i_4_n_9\
    );
\y_07_fu_64_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_ap_start_reg0,
      D => \y_07_fu_64_reg[0]_i_3_n_16\,
      Q => y_07_fu_64_reg(0),
      R => y_07_fu_640
    );
\y_07_fu_64_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \y_07_fu_64_reg[0]_i_3_n_9\,
      CO(2) => \y_07_fu_64_reg[0]_i_3_n_10\,
      CO(1) => \y_07_fu_64_reg[0]_i_3_n_11\,
      CO(0) => \y_07_fu_64_reg[0]_i_3_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \y_07_fu_64_reg[0]_i_3_n_13\,
      O(2) => \y_07_fu_64_reg[0]_i_3_n_14\,
      O(1) => \y_07_fu_64_reg[0]_i_3_n_15\,
      O(0) => \y_07_fu_64_reg[0]_i_3_n_16\,
      S(3 downto 1) => y_07_fu_64_reg(3 downto 1),
      S(0) => \y_07_fu_64[0]_i_4_n_9\
    );
\y_07_fu_64_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_ap_start_reg0,
      D => \y_07_fu_64_reg[8]_i_1_n_14\,
      Q => y_07_fu_64_reg(10),
      R => y_07_fu_640
    );
\y_07_fu_64_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_ap_start_reg0,
      D => \y_07_fu_64_reg[8]_i_1_n_13\,
      Q => y_07_fu_64_reg(11),
      R => y_07_fu_640
    );
\y_07_fu_64_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_ap_start_reg0,
      D => \y_07_fu_64_reg[0]_i_3_n_15\,
      Q => y_07_fu_64_reg(1),
      R => y_07_fu_640
    );
\y_07_fu_64_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_ap_start_reg0,
      D => \y_07_fu_64_reg[0]_i_3_n_14\,
      Q => y_07_fu_64_reg(2),
      R => y_07_fu_640
    );
\y_07_fu_64_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_ap_start_reg0,
      D => \y_07_fu_64_reg[0]_i_3_n_13\,
      Q => y_07_fu_64_reg(3),
      R => y_07_fu_640
    );
\y_07_fu_64_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_ap_start_reg0,
      D => \y_07_fu_64_reg[4]_i_1_n_16\,
      Q => y_07_fu_64_reg(4),
      R => y_07_fu_640
    );
\y_07_fu_64_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_07_fu_64_reg[0]_i_3_n_9\,
      CO(3) => \y_07_fu_64_reg[4]_i_1_n_9\,
      CO(2) => \y_07_fu_64_reg[4]_i_1_n_10\,
      CO(1) => \y_07_fu_64_reg[4]_i_1_n_11\,
      CO(0) => \y_07_fu_64_reg[4]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \y_07_fu_64_reg[4]_i_1_n_13\,
      O(2) => \y_07_fu_64_reg[4]_i_1_n_14\,
      O(1) => \y_07_fu_64_reg[4]_i_1_n_15\,
      O(0) => \y_07_fu_64_reg[4]_i_1_n_16\,
      S(3 downto 0) => y_07_fu_64_reg(7 downto 4)
    );
\y_07_fu_64_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_ap_start_reg0,
      D => \y_07_fu_64_reg[4]_i_1_n_15\,
      Q => y_07_fu_64_reg(5),
      R => y_07_fu_640
    );
\y_07_fu_64_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_ap_start_reg0,
      D => \y_07_fu_64_reg[4]_i_1_n_14\,
      Q => y_07_fu_64_reg(6),
      R => y_07_fu_640
    );
\y_07_fu_64_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_ap_start_reg0,
      D => \y_07_fu_64_reg[4]_i_1_n_13\,
      Q => y_07_fu_64_reg(7),
      R => y_07_fu_640
    );
\y_07_fu_64_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_ap_start_reg0,
      D => \y_07_fu_64_reg[8]_i_1_n_16\,
      Q => y_07_fu_64_reg(8),
      R => y_07_fu_640
    );
\y_07_fu_64_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_07_fu_64_reg[4]_i_1_n_9\,
      CO(3) => \NLW_y_07_fu_64_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \y_07_fu_64_reg[8]_i_1_n_10\,
      CO(1) => \y_07_fu_64_reg[8]_i_1_n_11\,
      CO(0) => \y_07_fu_64_reg[8]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \y_07_fu_64_reg[8]_i_1_n_13\,
      O(2) => \y_07_fu_64_reg[8]_i_1_n_14\,
      O(1) => \y_07_fu_64_reg[8]_i_1_n_15\,
      O(0) => \y_07_fu_64_reg[8]_i_1_n_16\,
      S(3 downto 0) => y_07_fu_64_reg(11 downto 8)
    );
\y_07_fu_64_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94_ap_start_reg0,
      D => \y_07_fu_64_reg[8]_i_1_n_15\,
      Q => y_07_fu_64_reg(9),
      R => y_07_fu_640
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_v_mix_420_to_422_false_6 is
  port (
    \layerEnableFlag_reg_151_reg[0]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[0]_0\ : out STD_LOGIC;
    start_once_reg : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    v_mix_420_to_422_false_6_U0_ap_ready : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    HwReg_layerEnableFlag_1_val_c17_dout : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    y_fu_640 : in STD_LOGIC;
    ap_done_cache_reg : in STD_LOGIC;
    srcLayer1Yuv422_full_n : in STD_LOGIC;
    srcLayer1_empty_n : in STD_LOGIC;
    HwReg_layerEnableFlag_1_val_c16_full_n : in STD_LOGIC;
    HwReg_layerEnableFlag_1_val_c17_empty_n : in STD_LOGIC;
    HwReg_layerHeight_1_val_c31_full_n : in STD_LOGIC;
    HwReg_layerWidth_1_val_c23_full_n : in STD_LOGIC;
    \height_reg_155_reg[0]_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    v_mix_420_to_422_false_6_U0_ap_start : in STD_LOGIC;
    start_for_v_mix_422_to_444_false_7_U0_full_n : in STD_LOGIC;
    push : in STD_LOGIC;
    \mOutPtr_reg[0]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \height_reg_155_reg[11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
end main_design_v_mix_0_0_v_mix_420_to_422_false_6;

architecture STRUCTURE of main_design_v_mix_0_0_v_mix_420_to_422_false_6 is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm[0]_i_1__4_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_4__2_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_5__2_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_6__2_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_7__2_n_9\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[0]_0\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_2__2_n_10\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_2__2_n_11\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_2__2_n_12\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_9_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg : STD_LOGIC;
  signal grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg0 : STD_LOGIC;
  signal grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_n_10 : STD_LOGIC;
  signal grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_n_11 : STD_LOGIC;
  signal grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_n_9 : STD_LOGIC;
  signal height_reg_155 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^layerenableflag_reg_151_reg[0]_0\ : STD_LOGIC;
  signal \^start_once_reg\ : STD_LOGIC;
  signal \start_once_reg_i_1__3_n_9\ : STD_LOGIC;
  signal width_reg_160 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \y_fu_64[0]_i_4_n_9\ : STD_LOGIC;
  signal y_fu_64_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \y_fu_64_reg[0]_i_3_n_10\ : STD_LOGIC;
  signal \y_fu_64_reg[0]_i_3_n_11\ : STD_LOGIC;
  signal \y_fu_64_reg[0]_i_3_n_12\ : STD_LOGIC;
  signal \y_fu_64_reg[0]_i_3_n_13\ : STD_LOGIC;
  signal \y_fu_64_reg[0]_i_3_n_14\ : STD_LOGIC;
  signal \y_fu_64_reg[0]_i_3_n_15\ : STD_LOGIC;
  signal \y_fu_64_reg[0]_i_3_n_16\ : STD_LOGIC;
  signal \y_fu_64_reg[0]_i_3_n_9\ : STD_LOGIC;
  signal \y_fu_64_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \y_fu_64_reg[4]_i_1_n_11\ : STD_LOGIC;
  signal \y_fu_64_reg[4]_i_1_n_12\ : STD_LOGIC;
  signal \y_fu_64_reg[4]_i_1_n_13\ : STD_LOGIC;
  signal \y_fu_64_reg[4]_i_1_n_14\ : STD_LOGIC;
  signal \y_fu_64_reg[4]_i_1_n_15\ : STD_LOGIC;
  signal \y_fu_64_reg[4]_i_1_n_16\ : STD_LOGIC;
  signal \y_fu_64_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \y_fu_64_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \y_fu_64_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \y_fu_64_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \y_fu_64_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \y_fu_64_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \y_fu_64_reg[8]_i_1_n_15\ : STD_LOGIC;
  signal \y_fu_64_reg[8]_i_1_n_16\ : STD_LOGIC;
  signal \NLW_ap_CS_fsm_reg[2]_i_2__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_y_fu_64_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__4\ : label is "soft_lutpair783";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_4__0\ : label is "soft_lutpair783";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \y_fu_64_reg[0]_i_3\ : label is 11;
  attribute ADDER_THRESHOLD of \y_fu_64_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \y_fu_64_reg[8]_i_1\ : label is 11;
begin
  CO(0) <= \^co\(0);
  Q(0) <= \^q\(0);
  \ap_CS_fsm_reg[0]_0\ <= \^ap_cs_fsm_reg[0]_0\;
  \layerEnableFlag_reg_151_reg[0]_0\ <= \^layerenableflag_reg_151_reg[0]_0\;
  start_once_reg <= \^start_once_reg\;
\ap_CS_fsm[0]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDD0F00"
    )
        port map (
      I0 => \^layerenableflag_reg_151_reg[0]_0\,
      I1 => \^co\(0),
      I2 => \^ap_cs_fsm_reg[0]_0\,
      I3 => \ap_CS_fsm_reg_n_9_[0]\,
      I4 => \^q\(0),
      O => \ap_CS_fsm[0]_i_1__4_n_9\
    );
\ap_CS_fsm[2]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => y_fu_64_reg(9),
      I1 => height_reg_155(9),
      I2 => height_reg_155(11),
      I3 => y_fu_64_reg(11),
      I4 => height_reg_155(10),
      I5 => y_fu_64_reg(10),
      O => \ap_CS_fsm[2]_i_4__2_n_9\
    );
\ap_CS_fsm[2]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => y_fu_64_reg(6),
      I1 => height_reg_155(6),
      I2 => height_reg_155(8),
      I3 => y_fu_64_reg(8),
      I4 => height_reg_155(7),
      I5 => y_fu_64_reg(7),
      O => \ap_CS_fsm[2]_i_5__2_n_9\
    );
\ap_CS_fsm[2]_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => y_fu_64_reg(3),
      I1 => height_reg_155(3),
      I2 => height_reg_155(5),
      I3 => y_fu_64_reg(5),
      I4 => height_reg_155(4),
      I5 => y_fu_64_reg(4),
      O => \ap_CS_fsm[2]_i_6__2_n_9\
    );
\ap_CS_fsm[2]_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => y_fu_64_reg(0),
      I1 => height_reg_155(0),
      I2 => height_reg_155(2),
      I3 => y_fu_64_reg(2),
      I4 => height_reg_155(1),
      I5 => y_fu_64_reg(1),
      O => \ap_CS_fsm[2]_i_7__2_n_9\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[0]_i_1__4_n_9\,
      Q => \ap_CS_fsm_reg_n_9_[0]\,
      S => ap_done_cache_reg
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_n_10,
      Q => \^q\(0),
      R => ap_done_cache_reg
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_n_9,
      Q => ap_CS_fsm_state3,
      R => ap_done_cache_reg
    );
\ap_CS_fsm_reg[2]_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \^co\(0),
      CO(2) => \ap_CS_fsm_reg[2]_i_2__2_n_10\,
      CO(1) => \ap_CS_fsm_reg[2]_i_2__2_n_11\,
      CO(0) => \ap_CS_fsm_reg[2]_i_2__2_n_12\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[2]_i_2__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[2]_i_4__2_n_9\,
      S(2) => \ap_CS_fsm[2]_i_5__2_n_9\,
      S(1) => \ap_CS_fsm[2]_i_6__2_n_9\,
      S(0) => \ap_CS_fsm[2]_i_7__2_n_9\
    );
grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110: entity work.main_design_v_mix_0_0_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2
     port map (
      CO(0) => \^co\(0),
      D(1) => grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_n_9,
      D(0) => grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_n_10,
      E(0) => \^ap_cs_fsm_reg[0]_0\,
      Q(11 downto 0) => width_reg_160(11 downto 0),
      \ap_CS_fsm_reg[2]\ => \ap_CS_fsm_reg[2]_0\,
      \ap_CS_fsm_reg[2]_0\ => \^layerenableflag_reg_151_reg[0]_0\,
      ap_clk => ap_clk,
      ap_done_cache_reg => ap_done_cache_reg,
      ap_rst_n => ap_rst_n,
      full_n_reg => grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_n_11,
      full_n_reg_0(0) => E(0),
      grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg => grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg,
      grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg0 => grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg0,
      \mOutPtr_reg[0]\(2) => ap_CS_fsm_state3,
      \mOutPtr_reg[0]\(1) => \^q\(0),
      \mOutPtr_reg[0]\(0) => \ap_CS_fsm_reg_n_9_[0]\,
      \mOutPtr_reg[0]_0\ => \mOutPtr_reg[0]\,
      push => push,
      srcLayer1Yuv422_full_n => srcLayer1Yuv422_full_n,
      srcLayer1_empty_n => srcLayer1_empty_n
    );
grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_n_11,
      Q => grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg,
      R => ap_done_cache_reg
    );
\height_reg_155_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \height_reg_155_reg[11]_0\(0),
      Q => height_reg_155(0),
      R => '0'
    );
\height_reg_155_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \height_reg_155_reg[11]_0\(10),
      Q => height_reg_155(10),
      R => '0'
    );
\height_reg_155_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \height_reg_155_reg[11]_0\(11),
      Q => height_reg_155(11),
      R => '0'
    );
\height_reg_155_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \height_reg_155_reg[11]_0\(1),
      Q => height_reg_155(1),
      R => '0'
    );
\height_reg_155_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \height_reg_155_reg[11]_0\(2),
      Q => height_reg_155(2),
      R => '0'
    );
\height_reg_155_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \height_reg_155_reg[11]_0\(3),
      Q => height_reg_155(3),
      R => '0'
    );
\height_reg_155_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \height_reg_155_reg[11]_0\(4),
      Q => height_reg_155(4),
      R => '0'
    );
\height_reg_155_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \height_reg_155_reg[11]_0\(5),
      Q => height_reg_155(5),
      R => '0'
    );
\height_reg_155_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \height_reg_155_reg[11]_0\(6),
      Q => height_reg_155(6),
      R => '0'
    );
\height_reg_155_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \height_reg_155_reg[11]_0\(7),
      Q => height_reg_155(7),
      R => '0'
    );
\height_reg_155_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \height_reg_155_reg[11]_0\(8),
      Q => height_reg_155(8),
      R => '0'
    );
\height_reg_155_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \height_reg_155_reg[11]_0\(9),
      Q => height_reg_155(9),
      R => '0'
    );
\layerEnableFlag_reg_151_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => HwReg_layerEnableFlag_1_val_c17_dout,
      Q => \^layerenableflag_reg_151_reg[0]_0\,
      R => '0'
    );
\mOutPtr[1]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^layerenableflag_reg_151_reg[0]_0\,
      I2 => \^co\(0),
      O => v_mix_420_to_422_false_6_U0_ap_ready
    );
\start_once_reg_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F80000F8F8F8F8"
    )
        port map (
      I0 => v_mix_420_to_422_false_6_U0_ap_start,
      I1 => start_for_v_mix_422_to_444_false_7_U0_full_n,
      I2 => \^start_once_reg\,
      I3 => \^co\(0),
      I4 => \^layerenableflag_reg_151_reg[0]_0\,
      I5 => \^q\(0),
      O => \start_once_reg_i_1__3_n_9\
    );
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \start_once_reg_i_1__3_n_9\,
      Q => \^start_once_reg\,
      R => ap_done_cache_reg
    );
\width_reg_160[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_9_[0]\,
      I1 => HwReg_layerEnableFlag_1_val_c16_full_n,
      I2 => HwReg_layerEnableFlag_1_val_c17_empty_n,
      I3 => HwReg_layerHeight_1_val_c31_full_n,
      I4 => HwReg_layerWidth_1_val_c23_full_n,
      I5 => \height_reg_155_reg[0]_0\,
      O => \^ap_cs_fsm_reg[0]_0\
    );
\width_reg_160_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => D(0),
      Q => width_reg_160(0),
      R => '0'
    );
\width_reg_160_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => D(10),
      Q => width_reg_160(10),
      R => '0'
    );
\width_reg_160_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => D(11),
      Q => width_reg_160(11),
      R => '0'
    );
\width_reg_160_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => D(1),
      Q => width_reg_160(1),
      R => '0'
    );
\width_reg_160_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => D(2),
      Q => width_reg_160(2),
      R => '0'
    );
\width_reg_160_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => D(3),
      Q => width_reg_160(3),
      R => '0'
    );
\width_reg_160_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => D(4),
      Q => width_reg_160(4),
      R => '0'
    );
\width_reg_160_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => D(5),
      Q => width_reg_160(5),
      R => '0'
    );
\width_reg_160_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => D(6),
      Q => width_reg_160(6),
      R => '0'
    );
\width_reg_160_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => D(7),
      Q => width_reg_160(7),
      R => '0'
    );
\width_reg_160_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => D(8),
      Q => width_reg_160(8),
      R => '0'
    );
\width_reg_160_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => D(9),
      Q => width_reg_160(9),
      R => '0'
    );
\y_fu_64[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^co\(0),
      I2 => \^layerenableflag_reg_151_reg[0]_0\,
      O => grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg0
    );
\y_fu_64[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y_fu_64_reg(0),
      O => \y_fu_64[0]_i_4_n_9\
    );
\y_fu_64_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg0,
      D => \y_fu_64_reg[0]_i_3_n_16\,
      Q => y_fu_64_reg(0),
      R => y_fu_640
    );
\y_fu_64_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \y_fu_64_reg[0]_i_3_n_9\,
      CO(2) => \y_fu_64_reg[0]_i_3_n_10\,
      CO(1) => \y_fu_64_reg[0]_i_3_n_11\,
      CO(0) => \y_fu_64_reg[0]_i_3_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \y_fu_64_reg[0]_i_3_n_13\,
      O(2) => \y_fu_64_reg[0]_i_3_n_14\,
      O(1) => \y_fu_64_reg[0]_i_3_n_15\,
      O(0) => \y_fu_64_reg[0]_i_3_n_16\,
      S(3 downto 1) => y_fu_64_reg(3 downto 1),
      S(0) => \y_fu_64[0]_i_4_n_9\
    );
\y_fu_64_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg0,
      D => \y_fu_64_reg[8]_i_1_n_14\,
      Q => y_fu_64_reg(10),
      R => y_fu_640
    );
\y_fu_64_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg0,
      D => \y_fu_64_reg[8]_i_1_n_13\,
      Q => y_fu_64_reg(11),
      R => y_fu_640
    );
\y_fu_64_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg0,
      D => \y_fu_64_reg[0]_i_3_n_15\,
      Q => y_fu_64_reg(1),
      R => y_fu_640
    );
\y_fu_64_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg0,
      D => \y_fu_64_reg[0]_i_3_n_14\,
      Q => y_fu_64_reg(2),
      R => y_fu_640
    );
\y_fu_64_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg0,
      D => \y_fu_64_reg[0]_i_3_n_13\,
      Q => y_fu_64_reg(3),
      R => y_fu_640
    );
\y_fu_64_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg0,
      D => \y_fu_64_reg[4]_i_1_n_16\,
      Q => y_fu_64_reg(4),
      R => y_fu_640
    );
\y_fu_64_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_fu_64_reg[0]_i_3_n_9\,
      CO(3) => \y_fu_64_reg[4]_i_1_n_9\,
      CO(2) => \y_fu_64_reg[4]_i_1_n_10\,
      CO(1) => \y_fu_64_reg[4]_i_1_n_11\,
      CO(0) => \y_fu_64_reg[4]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \y_fu_64_reg[4]_i_1_n_13\,
      O(2) => \y_fu_64_reg[4]_i_1_n_14\,
      O(1) => \y_fu_64_reg[4]_i_1_n_15\,
      O(0) => \y_fu_64_reg[4]_i_1_n_16\,
      S(3 downto 0) => y_fu_64_reg(7 downto 4)
    );
\y_fu_64_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg0,
      D => \y_fu_64_reg[4]_i_1_n_15\,
      Q => y_fu_64_reg(5),
      R => y_fu_640
    );
\y_fu_64_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg0,
      D => \y_fu_64_reg[4]_i_1_n_14\,
      Q => y_fu_64_reg(6),
      R => y_fu_640
    );
\y_fu_64_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg0,
      D => \y_fu_64_reg[4]_i_1_n_13\,
      Q => y_fu_64_reg(7),
      R => y_fu_640
    );
\y_fu_64_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg0,
      D => \y_fu_64_reg[8]_i_1_n_16\,
      Q => y_fu_64_reg(8),
      R => y_fu_640
    );
\y_fu_64_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_fu_64_reg[4]_i_1_n_9\,
      CO(3) => \NLW_y_fu_64_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \y_fu_64_reg[8]_i_1_n_10\,
      CO(1) => \y_fu_64_reg[8]_i_1_n_11\,
      CO(0) => \y_fu_64_reg[8]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \y_fu_64_reg[8]_i_1_n_13\,
      O(2) => \y_fu_64_reg[8]_i_1_n_14\,
      O(1) => \y_fu_64_reg[8]_i_1_n_15\,
      O(0) => \y_fu_64_reg[8]_i_1_n_16\,
      S(3 downto 0) => y_fu_64_reg(11 downto 8)
    );
\y_fu_64_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg0,
      D => \y_fu_64_reg[8]_i_1_n_15\,
      Q => y_fu_64_reg(9),
      R => y_fu_640
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_v_mix_420_to_422_false_s is
  port (
    \ap_CS_fsm_reg[0]_0\ : out STD_LOGIC;
    start_once_reg : out STD_LOGIC;
    v_mix_420_to_422_false_U0_ap_ready : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    HwReg_layerEnableFlag_2_val_c20_dout : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    y_fu_640 : in STD_LOGIC;
    ap_done_cache_reg : in STD_LOGIC;
    srcLayer2Yuv422_full_n : in STD_LOGIC;
    srcLayer2_empty_n : in STD_LOGIC;
    HwReg_layerEnableFlag_2_val_c19_full_n : in STD_LOGIC;
    HwReg_layerEnableFlag_2_val_c20_empty_n : in STD_LOGIC;
    HwReg_layerHeight_2_val_c35_full_n : in STD_LOGIC;
    HwReg_layerWidth_2_val_c27_full_n : in STD_LOGIC;
    \height_reg_155_reg[0]_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    v_mix_420_to_422_false_U0_ap_start : in STD_LOGIC;
    start_for_v_mix_422_to_444_false_U0_full_n : in STD_LOGIC;
    push : in STD_LOGIC;
    \mOutPtr_reg[0]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \height_reg_155_reg[11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
end main_design_v_mix_0_0_v_mix_420_to_422_false_s;

architecture STRUCTURE of main_design_v_mix_0_0_v_mix_420_to_422_false_s is
  signal \ap_CS_fsm[0]_i_1__10_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_4__6_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_5__6_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_6__6_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_7__6_n_9\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[0]_0\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_2__6_n_10\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_2__6_n_11\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_2__6_n_12\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_9_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg : STD_LOGIC;
  signal grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg0 : STD_LOGIC;
  signal grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_n_10 : STD_LOGIC;
  signal grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_n_11 : STD_LOGIC;
  signal grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_n_9 : STD_LOGIC;
  signal height_reg_155 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal icmp_ln74_fu_135_p2 : STD_LOGIC;
  signal \layerEnableFlag_reg_151_reg_n_9_[0]\ : STD_LOGIC;
  signal \^start_once_reg\ : STD_LOGIC;
  signal \start_once_reg_i_1__7_n_9\ : STD_LOGIC;
  signal width_reg_160 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \y_fu_64[0]_i_4__2_n_9\ : STD_LOGIC;
  signal y_fu_64_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \y_fu_64_reg[0]_i_3__2_n_10\ : STD_LOGIC;
  signal \y_fu_64_reg[0]_i_3__2_n_11\ : STD_LOGIC;
  signal \y_fu_64_reg[0]_i_3__2_n_12\ : STD_LOGIC;
  signal \y_fu_64_reg[0]_i_3__2_n_13\ : STD_LOGIC;
  signal \y_fu_64_reg[0]_i_3__2_n_14\ : STD_LOGIC;
  signal \y_fu_64_reg[0]_i_3__2_n_15\ : STD_LOGIC;
  signal \y_fu_64_reg[0]_i_3__2_n_16\ : STD_LOGIC;
  signal \y_fu_64_reg[0]_i_3__2_n_9\ : STD_LOGIC;
  signal \y_fu_64_reg[4]_i_1__2_n_10\ : STD_LOGIC;
  signal \y_fu_64_reg[4]_i_1__2_n_11\ : STD_LOGIC;
  signal \y_fu_64_reg[4]_i_1__2_n_12\ : STD_LOGIC;
  signal \y_fu_64_reg[4]_i_1__2_n_13\ : STD_LOGIC;
  signal \y_fu_64_reg[4]_i_1__2_n_14\ : STD_LOGIC;
  signal \y_fu_64_reg[4]_i_1__2_n_15\ : STD_LOGIC;
  signal \y_fu_64_reg[4]_i_1__2_n_16\ : STD_LOGIC;
  signal \y_fu_64_reg[4]_i_1__2_n_9\ : STD_LOGIC;
  signal \y_fu_64_reg[8]_i_1__2_n_10\ : STD_LOGIC;
  signal \y_fu_64_reg[8]_i_1__2_n_11\ : STD_LOGIC;
  signal \y_fu_64_reg[8]_i_1__2_n_12\ : STD_LOGIC;
  signal \y_fu_64_reg[8]_i_1__2_n_13\ : STD_LOGIC;
  signal \y_fu_64_reg[8]_i_1__2_n_14\ : STD_LOGIC;
  signal \y_fu_64_reg[8]_i_1__2_n_15\ : STD_LOGIC;
  signal \y_fu_64_reg[8]_i_1__2_n_16\ : STD_LOGIC;
  signal \NLW_ap_CS_fsm_reg[2]_i_2__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_y_fu_64_reg[8]_i_1__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__10\ : label is "soft_lutpair785";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_2__5\ : label is "soft_lutpair785";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \y_fu_64_reg[0]_i_3__2\ : label is 11;
  attribute ADDER_THRESHOLD of \y_fu_64_reg[4]_i_1__2\ : label is 11;
  attribute ADDER_THRESHOLD of \y_fu_64_reg[8]_i_1__2\ : label is 11;
begin
  \ap_CS_fsm_reg[0]_0\ <= \^ap_cs_fsm_reg[0]_0\;
  start_once_reg <= \^start_once_reg\;
\ap_CS_fsm[0]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDD0F00"
    )
        port map (
      I0 => \layerEnableFlag_reg_151_reg_n_9_[0]\,
      I1 => icmp_ln74_fu_135_p2,
      I2 => \^ap_cs_fsm_reg[0]_0\,
      I3 => \ap_CS_fsm_reg_n_9_[0]\,
      I4 => ap_CS_fsm_state2,
      O => \ap_CS_fsm[0]_i_1__10_n_9\
    );
\ap_CS_fsm[2]_i_4__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => y_fu_64_reg(9),
      I1 => height_reg_155(9),
      I2 => height_reg_155(11),
      I3 => y_fu_64_reg(11),
      I4 => height_reg_155(10),
      I5 => y_fu_64_reg(10),
      O => \ap_CS_fsm[2]_i_4__6_n_9\
    );
\ap_CS_fsm[2]_i_5__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => y_fu_64_reg(6),
      I1 => height_reg_155(6),
      I2 => height_reg_155(8),
      I3 => y_fu_64_reg(8),
      I4 => height_reg_155(7),
      I5 => y_fu_64_reg(7),
      O => \ap_CS_fsm[2]_i_5__6_n_9\
    );
\ap_CS_fsm[2]_i_6__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => y_fu_64_reg(3),
      I1 => height_reg_155(3),
      I2 => height_reg_155(5),
      I3 => y_fu_64_reg(5),
      I4 => height_reg_155(4),
      I5 => y_fu_64_reg(4),
      O => \ap_CS_fsm[2]_i_6__6_n_9\
    );
\ap_CS_fsm[2]_i_7__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => y_fu_64_reg(0),
      I1 => height_reg_155(0),
      I2 => height_reg_155(2),
      I3 => y_fu_64_reg(2),
      I4 => height_reg_155(1),
      I5 => y_fu_64_reg(1),
      O => \ap_CS_fsm[2]_i_7__6_n_9\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[0]_i_1__10_n_9\,
      Q => \ap_CS_fsm_reg_n_9_[0]\,
      S => ap_done_cache_reg
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_n_10,
      Q => ap_CS_fsm_state2,
      R => ap_done_cache_reg
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_n_9,
      Q => ap_CS_fsm_state3,
      R => ap_done_cache_reg
    );
\ap_CS_fsm_reg[2]_i_2__6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln74_fu_135_p2,
      CO(2) => \ap_CS_fsm_reg[2]_i_2__6_n_10\,
      CO(1) => \ap_CS_fsm_reg[2]_i_2__6_n_11\,
      CO(0) => \ap_CS_fsm_reg[2]_i_2__6_n_12\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[2]_i_2__6_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[2]_i_4__6_n_9\,
      S(2) => \ap_CS_fsm[2]_i_5__6_n_9\,
      S(1) => \ap_CS_fsm[2]_i_6__6_n_9\,
      S(0) => \ap_CS_fsm[2]_i_7__6_n_9\
    );
grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110: entity work.main_design_v_mix_0_0_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2
     port map (
      CO(0) => icmp_ln74_fu_135_p2,
      D(1) => grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_n_9,
      D(0) => grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_n_10,
      E(0) => \^ap_cs_fsm_reg[0]_0\,
      Q(11 downto 0) => width_reg_160(11 downto 0),
      \ap_CS_fsm_reg[2]\ => \ap_CS_fsm_reg[2]_0\,
      \ap_CS_fsm_reg[2]_0\ => \layerEnableFlag_reg_151_reg_n_9_[0]\,
      ap_clk => ap_clk,
      ap_done_cache_reg => ap_done_cache_reg,
      ap_rst_n => ap_rst_n,
      full_n_reg => grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_n_11,
      full_n_reg_0(0) => E(0),
      grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg => grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg,
      grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg0 => grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg0,
      \mOutPtr_reg[0]\(2) => ap_CS_fsm_state3,
      \mOutPtr_reg[0]\(1) => ap_CS_fsm_state2,
      \mOutPtr_reg[0]\(0) => \ap_CS_fsm_reg_n_9_[0]\,
      \mOutPtr_reg[0]_0\ => \mOutPtr_reg[0]\,
      push => push,
      srcLayer2Yuv422_full_n => srcLayer2Yuv422_full_n,
      srcLayer2_empty_n => srcLayer2_empty_n
    );
grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_n_11,
      Q => grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg,
      R => ap_done_cache_reg
    );
\height_reg_155_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \height_reg_155_reg[11]_0\(0),
      Q => height_reg_155(0),
      R => '0'
    );
\height_reg_155_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \height_reg_155_reg[11]_0\(10),
      Q => height_reg_155(10),
      R => '0'
    );
\height_reg_155_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \height_reg_155_reg[11]_0\(11),
      Q => height_reg_155(11),
      R => '0'
    );
\height_reg_155_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \height_reg_155_reg[11]_0\(1),
      Q => height_reg_155(1),
      R => '0'
    );
\height_reg_155_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \height_reg_155_reg[11]_0\(2),
      Q => height_reg_155(2),
      R => '0'
    );
\height_reg_155_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \height_reg_155_reg[11]_0\(3),
      Q => height_reg_155(3),
      R => '0'
    );
\height_reg_155_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \height_reg_155_reg[11]_0\(4),
      Q => height_reg_155(4),
      R => '0'
    );
\height_reg_155_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \height_reg_155_reg[11]_0\(5),
      Q => height_reg_155(5),
      R => '0'
    );
\height_reg_155_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \height_reg_155_reg[11]_0\(6),
      Q => height_reg_155(6),
      R => '0'
    );
\height_reg_155_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \height_reg_155_reg[11]_0\(7),
      Q => height_reg_155(7),
      R => '0'
    );
\height_reg_155_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \height_reg_155_reg[11]_0\(8),
      Q => height_reg_155(8),
      R => '0'
    );
\height_reg_155_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \height_reg_155_reg[11]_0\(9),
      Q => height_reg_155(9),
      R => '0'
    );
\layerEnableFlag_reg_151_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => HwReg_layerEnableFlag_2_val_c20_dout,
      Q => \layerEnableFlag_reg_151_reg_n_9_[0]\,
      R => '0'
    );
\mOutPtr[0]_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \layerEnableFlag_reg_151_reg_n_9_[0]\,
      I2 => icmp_ln74_fu_135_p2,
      O => v_mix_420_to_422_false_U0_ap_ready
    );
\start_once_reg_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F80000F8F8F8F8"
    )
        port map (
      I0 => v_mix_420_to_422_false_U0_ap_start,
      I1 => start_for_v_mix_422_to_444_false_U0_full_n,
      I2 => \^start_once_reg\,
      I3 => icmp_ln74_fu_135_p2,
      I4 => \layerEnableFlag_reg_151_reg_n_9_[0]\,
      I5 => ap_CS_fsm_state2,
      O => \start_once_reg_i_1__7_n_9\
    );
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \start_once_reg_i_1__7_n_9\,
      Q => \^start_once_reg\,
      R => ap_done_cache_reg
    );
\width_reg_160[11]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_9_[0]\,
      I1 => HwReg_layerEnableFlag_2_val_c19_full_n,
      I2 => HwReg_layerEnableFlag_2_val_c20_empty_n,
      I3 => HwReg_layerHeight_2_val_c35_full_n,
      I4 => HwReg_layerWidth_2_val_c27_full_n,
      I5 => \height_reg_155_reg[0]_0\,
      O => \^ap_cs_fsm_reg[0]_0\
    );
\width_reg_160_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => D(0),
      Q => width_reg_160(0),
      R => '0'
    );
\width_reg_160_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => D(10),
      Q => width_reg_160(10),
      R => '0'
    );
\width_reg_160_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => D(11),
      Q => width_reg_160(11),
      R => '0'
    );
\width_reg_160_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => D(1),
      Q => width_reg_160(1),
      R => '0'
    );
\width_reg_160_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => D(2),
      Q => width_reg_160(2),
      R => '0'
    );
\width_reg_160_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => D(3),
      Q => width_reg_160(3),
      R => '0'
    );
\width_reg_160_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => D(4),
      Q => width_reg_160(4),
      R => '0'
    );
\width_reg_160_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => D(5),
      Q => width_reg_160(5),
      R => '0'
    );
\width_reg_160_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => D(6),
      Q => width_reg_160(6),
      R => '0'
    );
\width_reg_160_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => D(7),
      Q => width_reg_160(7),
      R => '0'
    );
\width_reg_160_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => D(8),
      Q => width_reg_160(8),
      R => '0'
    );
\width_reg_160_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => D(9),
      Q => width_reg_160(9),
      R => '0'
    );
\y_fu_64[0]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => icmp_ln74_fu_135_p2,
      I2 => \layerEnableFlag_reg_151_reg_n_9_[0]\,
      O => grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg0
    );
\y_fu_64[0]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y_fu_64_reg(0),
      O => \y_fu_64[0]_i_4__2_n_9\
    );
\y_fu_64_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg0,
      D => \y_fu_64_reg[0]_i_3__2_n_16\,
      Q => y_fu_64_reg(0),
      R => y_fu_640
    );
\y_fu_64_reg[0]_i_3__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \y_fu_64_reg[0]_i_3__2_n_9\,
      CO(2) => \y_fu_64_reg[0]_i_3__2_n_10\,
      CO(1) => \y_fu_64_reg[0]_i_3__2_n_11\,
      CO(0) => \y_fu_64_reg[0]_i_3__2_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \y_fu_64_reg[0]_i_3__2_n_13\,
      O(2) => \y_fu_64_reg[0]_i_3__2_n_14\,
      O(1) => \y_fu_64_reg[0]_i_3__2_n_15\,
      O(0) => \y_fu_64_reg[0]_i_3__2_n_16\,
      S(3 downto 1) => y_fu_64_reg(3 downto 1),
      S(0) => \y_fu_64[0]_i_4__2_n_9\
    );
\y_fu_64_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg0,
      D => \y_fu_64_reg[8]_i_1__2_n_14\,
      Q => y_fu_64_reg(10),
      R => y_fu_640
    );
\y_fu_64_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg0,
      D => \y_fu_64_reg[8]_i_1__2_n_13\,
      Q => y_fu_64_reg(11),
      R => y_fu_640
    );
\y_fu_64_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg0,
      D => \y_fu_64_reg[0]_i_3__2_n_15\,
      Q => y_fu_64_reg(1),
      R => y_fu_640
    );
\y_fu_64_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg0,
      D => \y_fu_64_reg[0]_i_3__2_n_14\,
      Q => y_fu_64_reg(2),
      R => y_fu_640
    );
\y_fu_64_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg0,
      D => \y_fu_64_reg[0]_i_3__2_n_13\,
      Q => y_fu_64_reg(3),
      R => y_fu_640
    );
\y_fu_64_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg0,
      D => \y_fu_64_reg[4]_i_1__2_n_16\,
      Q => y_fu_64_reg(4),
      R => y_fu_640
    );
\y_fu_64_reg[4]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_fu_64_reg[0]_i_3__2_n_9\,
      CO(3) => \y_fu_64_reg[4]_i_1__2_n_9\,
      CO(2) => \y_fu_64_reg[4]_i_1__2_n_10\,
      CO(1) => \y_fu_64_reg[4]_i_1__2_n_11\,
      CO(0) => \y_fu_64_reg[4]_i_1__2_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \y_fu_64_reg[4]_i_1__2_n_13\,
      O(2) => \y_fu_64_reg[4]_i_1__2_n_14\,
      O(1) => \y_fu_64_reg[4]_i_1__2_n_15\,
      O(0) => \y_fu_64_reg[4]_i_1__2_n_16\,
      S(3 downto 0) => y_fu_64_reg(7 downto 4)
    );
\y_fu_64_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg0,
      D => \y_fu_64_reg[4]_i_1__2_n_15\,
      Q => y_fu_64_reg(5),
      R => y_fu_640
    );
\y_fu_64_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg0,
      D => \y_fu_64_reg[4]_i_1__2_n_14\,
      Q => y_fu_64_reg(6),
      R => y_fu_640
    );
\y_fu_64_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg0,
      D => \y_fu_64_reg[4]_i_1__2_n_13\,
      Q => y_fu_64_reg(7),
      R => y_fu_640
    );
\y_fu_64_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg0,
      D => \y_fu_64_reg[8]_i_1__2_n_16\,
      Q => y_fu_64_reg(8),
      R => y_fu_640
    );
\y_fu_64_reg[8]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_fu_64_reg[4]_i_1__2_n_9\,
      CO(3) => \NLW_y_fu_64_reg[8]_i_1__2_CO_UNCONNECTED\(3),
      CO(2) => \y_fu_64_reg[8]_i_1__2_n_10\,
      CO(1) => \y_fu_64_reg[8]_i_1__2_n_11\,
      CO(0) => \y_fu_64_reg[8]_i_1__2_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \y_fu_64_reg[8]_i_1__2_n_13\,
      O(2) => \y_fu_64_reg[8]_i_1__2_n_14\,
      O(1) => \y_fu_64_reg[8]_i_1__2_n_15\,
      O(0) => \y_fu_64_reg[8]_i_1__2_n_16\,
      S(3 downto 0) => y_fu_64_reg(11 downto 8)
    );
\y_fu_64_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg0,
      D => \y_fu_64_reg[8]_i_1__2_n_15\,
      Q => y_fu_64_reg(9),
      R => y_fu_640
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_v_mix_422_to_420_false_s is
  port (
    start_once_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    addr110_out : out STD_LOGIC;
    p_9_in : out STD_LOGIC;
    p_6_in : out STD_LOGIC;
    push : out STD_LOGIC;
    p_6_in_0 : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    v_mix_422_to_420_false_U0_ap_ready : out STD_LOGIC;
    out420_full_n : in STD_LOGIC;
    out422_empty_n : in STD_LOGIC;
    start_for_MultiPixStream2AXIvideo_U0_full_n : in STD_LOGIC;
    v_mix_422_to_420_false_U0_ap_start : in STD_LOGIC;
    push_1 : in STD_LOGIC;
    \mOutPtr_reg[0]\ : in STD_LOGIC;
    start_for_v_mix_422_to_420_false_U0_full_n : in STD_LOGIC;
    v_mix_444_to_422_false_U0_ap_start : in STD_LOGIC;
    start_once_reg_2 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_done_cache_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    icmp_ln508_fu_78_p2_carry_i_1 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \ap_CS_fsm_reg[2]_i_2__12_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
end main_design_v_mix_0_0_v_mix_422_to_420_false_s;

architecture STRUCTURE of main_design_v_mix_0_0_v_mix_422_to_420_false_s is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm[0]_i_1__17_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_4__12_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_5__12_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_6__12_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_7__12_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_2__12_n_10\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_2__12_n_11\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_2__12_n_12\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_9_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_ap_start_reg : STD_LOGIC;
  signal grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_ap_start_reg0 : STD_LOGIC;
  signal grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_n_14 : STD_LOGIC;
  signal grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_n_15 : STD_LOGIC;
  signal grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_n_16 : STD_LOGIC;
  signal \^start_once_reg\ : STD_LOGIC;
  signal \start_once_reg_i_1__13_n_9\ : STD_LOGIC;
  signal \y_07_fu_46[0]_i_1_n_9\ : STD_LOGIC;
  signal \y_07_fu_46[0]_i_4_n_9\ : STD_LOGIC;
  signal y_07_fu_46_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \y_07_fu_46_reg[0]_i_3_n_10\ : STD_LOGIC;
  signal \y_07_fu_46_reg[0]_i_3_n_11\ : STD_LOGIC;
  signal \y_07_fu_46_reg[0]_i_3_n_12\ : STD_LOGIC;
  signal \y_07_fu_46_reg[0]_i_3_n_13\ : STD_LOGIC;
  signal \y_07_fu_46_reg[0]_i_3_n_14\ : STD_LOGIC;
  signal \y_07_fu_46_reg[0]_i_3_n_15\ : STD_LOGIC;
  signal \y_07_fu_46_reg[0]_i_3_n_16\ : STD_LOGIC;
  signal \y_07_fu_46_reg[0]_i_3_n_9\ : STD_LOGIC;
  signal \y_07_fu_46_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \y_07_fu_46_reg[4]_i_1_n_11\ : STD_LOGIC;
  signal \y_07_fu_46_reg[4]_i_1_n_12\ : STD_LOGIC;
  signal \y_07_fu_46_reg[4]_i_1_n_13\ : STD_LOGIC;
  signal \y_07_fu_46_reg[4]_i_1_n_14\ : STD_LOGIC;
  signal \y_07_fu_46_reg[4]_i_1_n_15\ : STD_LOGIC;
  signal \y_07_fu_46_reg[4]_i_1_n_16\ : STD_LOGIC;
  signal \y_07_fu_46_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \y_07_fu_46_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \y_07_fu_46_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \y_07_fu_46_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \y_07_fu_46_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \y_07_fu_46_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \y_07_fu_46_reg[8]_i_1_n_15\ : STD_LOGIC;
  signal \y_07_fu_46_reg[8]_i_1_n_16\ : STD_LOGIC;
  signal \NLW_ap_CS_fsm_reg[2]_i_2__12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_y_07_fu_46_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_2__11\ : label is "soft_lutpair789";
  attribute SOFT_HLUTNM of \start_once_reg_i_1__13\ : label is "soft_lutpair789";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \y_07_fu_46_reg[0]_i_3\ : label is 11;
  attribute ADDER_THRESHOLD of \y_07_fu_46_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \y_07_fu_46_reg[8]_i_1\ : label is 11;
begin
  CO(0) <= \^co\(0);
  Q(0) <= \^q\(0);
  start_once_reg <= \^start_once_reg\;
\ap_CS_fsm[0]_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAAA333F0000"
    )
        port map (
      I0 => \^co\(0),
      I1 => v_mix_422_to_420_false_U0_ap_start,
      I2 => start_for_MultiPixStream2AXIvideo_U0_full_n,
      I3 => \^start_once_reg\,
      I4 => \ap_CS_fsm_reg_n_9_[0]\,
      I5 => \^q\(0),
      O => \ap_CS_fsm[0]_i_1__17_n_9\
    );
\ap_CS_fsm[2]_i_4__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => y_07_fu_46_reg(9),
      I1 => \ap_CS_fsm_reg[2]_i_2__12_0\(9),
      I2 => \ap_CS_fsm_reg[2]_i_2__12_0\(11),
      I3 => y_07_fu_46_reg(11),
      I4 => \ap_CS_fsm_reg[2]_i_2__12_0\(10),
      I5 => y_07_fu_46_reg(10),
      O => \ap_CS_fsm[2]_i_4__12_n_9\
    );
\ap_CS_fsm[2]_i_5__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => y_07_fu_46_reg(6),
      I1 => \ap_CS_fsm_reg[2]_i_2__12_0\(6),
      I2 => \ap_CS_fsm_reg[2]_i_2__12_0\(8),
      I3 => y_07_fu_46_reg(8),
      I4 => \ap_CS_fsm_reg[2]_i_2__12_0\(7),
      I5 => y_07_fu_46_reg(7),
      O => \ap_CS_fsm[2]_i_5__12_n_9\
    );
\ap_CS_fsm[2]_i_6__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => y_07_fu_46_reg(3),
      I1 => \ap_CS_fsm_reg[2]_i_2__12_0\(3),
      I2 => \ap_CS_fsm_reg[2]_i_2__12_0\(5),
      I3 => y_07_fu_46_reg(5),
      I4 => \ap_CS_fsm_reg[2]_i_2__12_0\(4),
      I5 => y_07_fu_46_reg(4),
      O => \ap_CS_fsm[2]_i_6__12_n_9\
    );
\ap_CS_fsm[2]_i_7__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => y_07_fu_46_reg(0),
      I1 => \ap_CS_fsm_reg[2]_i_2__12_0\(0),
      I2 => \ap_CS_fsm_reg[2]_i_2__12_0\(2),
      I3 => y_07_fu_46_reg(2),
      I4 => \ap_CS_fsm_reg[2]_i_2__12_0\(1),
      I5 => y_07_fu_46_reg(1),
      O => \ap_CS_fsm[2]_i_7__12_n_9\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[0]_i_1__17_n_9\,
      Q => \ap_CS_fsm_reg_n_9_[0]\,
      S => ap_done_cache_reg
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_n_15,
      Q => \^q\(0),
      R => ap_done_cache_reg
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_n_14,
      Q => ap_CS_fsm_state3,
      R => ap_done_cache_reg
    );
\ap_CS_fsm_reg[2]_i_2__12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \^co\(0),
      CO(2) => \ap_CS_fsm_reg[2]_i_2__12_n_10\,
      CO(1) => \ap_CS_fsm_reg[2]_i_2__12_n_11\,
      CO(0) => \ap_CS_fsm_reg[2]_i_2__12_n_12\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[2]_i_2__12_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[2]_i_4__12_n_9\,
      S(2) => \ap_CS_fsm[2]_i_5__12_n_9\,
      S(1) => \ap_CS_fsm[2]_i_6__12_n_9\,
      S(0) => \ap_CS_fsm[2]_i_7__12_n_9\
    );
grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62: entity work.main_design_v_mix_0_0_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2
     port map (
      CO(0) => \^co\(0),
      D(1) => grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_n_14,
      D(0) => grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_n_15,
      Q(2) => ap_CS_fsm_state3,
      Q(1) => \^q\(0),
      Q(0) => \ap_CS_fsm_reg_n_9_[0]\,
      addr110_out => addr110_out,
      \ap_CS_fsm_reg[1]\ => \^start_once_reg\,
      \ap_CS_fsm_reg[2]\ => \ap_CS_fsm_reg[2]_0\,
      ap_clk => ap_clk,
      ap_done_cache_reg => ap_done_cache_reg,
      ap_rst_n => ap_rst_n,
      full_n_reg => grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_n_16,
      grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_ap_start_reg => grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_ap_start_reg,
      grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_ap_start_reg0 => grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_ap_start_reg0,
      icmp_ln508_fu_78_p2_carry_i_1(11 downto 0) => icmp_ln508_fu_78_p2_carry_i_1(11 downto 0),
      \mOutPtr_reg[0]\ => \mOutPtr_reg[0]\,
      out420_full_n => out420_full_n,
      out422_empty_n => out422_empty_n,
      p_6_in => p_6_in,
      p_9_in => p_9_in,
      push => push,
      push_1 => push_1,
      start_for_MultiPixStream2AXIvideo_U0_full_n => start_for_MultiPixStream2AXIvideo_U0_full_n,
      v_mix_422_to_420_false_U0_ap_start => v_mix_422_to_420_false_U0_ap_start
    );
grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_n_16,
      Q => grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_ap_start_reg,
      R => ap_done_cache_reg
    );
\mOutPtr[0]_i_2__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^q\(0),
      O => v_mix_422_to_420_false_U0_ap_ready
    );
\mOutPtr[1]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080808000808080"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^q\(0),
      I2 => v_mix_422_to_420_false_U0_ap_start,
      I3 => start_for_v_mix_422_to_420_false_U0_full_n,
      I4 => v_mix_444_to_422_false_U0_ap_start,
      I5 => start_once_reg_2,
      O => p_6_in_0
    );
\start_once_reg_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F8F8F8"
    )
        port map (
      I0 => v_mix_422_to_420_false_U0_ap_start,
      I1 => start_for_MultiPixStream2AXIvideo_U0_full_n,
      I2 => \^start_once_reg\,
      I3 => \^q\(0),
      I4 => \^co\(0),
      O => \start_once_reg_i_1__13_n_9\
    );
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \start_once_reg_i_1__13_n_9\,
      Q => \^start_once_reg\,
      R => ap_done_cache_reg
    );
\y_07_fu_46[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => \^start_once_reg\,
      I1 => start_for_MultiPixStream2AXIvideo_U0_full_n,
      I2 => v_mix_422_to_420_false_U0_ap_start,
      I3 => \ap_CS_fsm_reg_n_9_[0]\,
      O => \y_07_fu_46[0]_i_1_n_9\
    );
\y_07_fu_46[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^co\(0),
      O => grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_ap_start_reg0
    );
\y_07_fu_46[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y_07_fu_46_reg(0),
      O => \y_07_fu_46[0]_i_4_n_9\
    );
\y_07_fu_46_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_ap_start_reg0,
      D => \y_07_fu_46_reg[0]_i_3_n_16\,
      Q => y_07_fu_46_reg(0),
      R => \y_07_fu_46[0]_i_1_n_9\
    );
\y_07_fu_46_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \y_07_fu_46_reg[0]_i_3_n_9\,
      CO(2) => \y_07_fu_46_reg[0]_i_3_n_10\,
      CO(1) => \y_07_fu_46_reg[0]_i_3_n_11\,
      CO(0) => \y_07_fu_46_reg[0]_i_3_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \y_07_fu_46_reg[0]_i_3_n_13\,
      O(2) => \y_07_fu_46_reg[0]_i_3_n_14\,
      O(1) => \y_07_fu_46_reg[0]_i_3_n_15\,
      O(0) => \y_07_fu_46_reg[0]_i_3_n_16\,
      S(3 downto 1) => y_07_fu_46_reg(3 downto 1),
      S(0) => \y_07_fu_46[0]_i_4_n_9\
    );
\y_07_fu_46_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_ap_start_reg0,
      D => \y_07_fu_46_reg[8]_i_1_n_14\,
      Q => y_07_fu_46_reg(10),
      R => \y_07_fu_46[0]_i_1_n_9\
    );
\y_07_fu_46_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_ap_start_reg0,
      D => \y_07_fu_46_reg[8]_i_1_n_13\,
      Q => y_07_fu_46_reg(11),
      R => \y_07_fu_46[0]_i_1_n_9\
    );
\y_07_fu_46_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_ap_start_reg0,
      D => \y_07_fu_46_reg[0]_i_3_n_15\,
      Q => y_07_fu_46_reg(1),
      R => \y_07_fu_46[0]_i_1_n_9\
    );
\y_07_fu_46_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_ap_start_reg0,
      D => \y_07_fu_46_reg[0]_i_3_n_14\,
      Q => y_07_fu_46_reg(2),
      R => \y_07_fu_46[0]_i_1_n_9\
    );
\y_07_fu_46_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_ap_start_reg0,
      D => \y_07_fu_46_reg[0]_i_3_n_13\,
      Q => y_07_fu_46_reg(3),
      R => \y_07_fu_46[0]_i_1_n_9\
    );
\y_07_fu_46_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_ap_start_reg0,
      D => \y_07_fu_46_reg[4]_i_1_n_16\,
      Q => y_07_fu_46_reg(4),
      R => \y_07_fu_46[0]_i_1_n_9\
    );
\y_07_fu_46_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_07_fu_46_reg[0]_i_3_n_9\,
      CO(3) => \y_07_fu_46_reg[4]_i_1_n_9\,
      CO(2) => \y_07_fu_46_reg[4]_i_1_n_10\,
      CO(1) => \y_07_fu_46_reg[4]_i_1_n_11\,
      CO(0) => \y_07_fu_46_reg[4]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \y_07_fu_46_reg[4]_i_1_n_13\,
      O(2) => \y_07_fu_46_reg[4]_i_1_n_14\,
      O(1) => \y_07_fu_46_reg[4]_i_1_n_15\,
      O(0) => \y_07_fu_46_reg[4]_i_1_n_16\,
      S(3 downto 0) => y_07_fu_46_reg(7 downto 4)
    );
\y_07_fu_46_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_ap_start_reg0,
      D => \y_07_fu_46_reg[4]_i_1_n_15\,
      Q => y_07_fu_46_reg(5),
      R => \y_07_fu_46[0]_i_1_n_9\
    );
\y_07_fu_46_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_ap_start_reg0,
      D => \y_07_fu_46_reg[4]_i_1_n_14\,
      Q => y_07_fu_46_reg(6),
      R => \y_07_fu_46[0]_i_1_n_9\
    );
\y_07_fu_46_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_ap_start_reg0,
      D => \y_07_fu_46_reg[4]_i_1_n_13\,
      Q => y_07_fu_46_reg(7),
      R => \y_07_fu_46[0]_i_1_n_9\
    );
\y_07_fu_46_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_ap_start_reg0,
      D => \y_07_fu_46_reg[8]_i_1_n_16\,
      Q => y_07_fu_46_reg(8),
      R => \y_07_fu_46[0]_i_1_n_9\
    );
\y_07_fu_46_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_07_fu_46_reg[4]_i_1_n_9\,
      CO(3) => \NLW_y_07_fu_46_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \y_07_fu_46_reg[8]_i_1_n_10\,
      CO(1) => \y_07_fu_46_reg[8]_i_1_n_11\,
      CO(0) => \y_07_fu_46_reg[8]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \y_07_fu_46_reg[8]_i_1_n_13\,
      O(2) => \y_07_fu_46_reg[8]_i_1_n_14\,
      O(1) => \y_07_fu_46_reg[8]_i_1_n_15\,
      O(0) => \y_07_fu_46_reg[8]_i_1_n_16\,
      S(3 downto 0) => y_07_fu_46_reg(11 downto 8)
    );
\y_07_fu_46_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62_ap_start_reg0,
      D => \y_07_fu_46_reg[8]_i_1_n_15\,
      Q => y_07_fu_46_reg(9),
      R => \y_07_fu_46[0]_i_1_n_9\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_v_mix_422_to_444_false_3 is
  port (
    start_once_reg : out STD_LOGIC;
    \layerEnableFlag_2_reg_137_reg[0]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[0]_0\ : out STD_LOGIC;
    v_mix_422_to_444_false_3_U0_ap_ready : out STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC;
    push : out STD_LOGIC;
    push_0 : out STD_LOGIC;
    pop : out STD_LOGIC;
    addr110_out : out STD_LOGIC;
    p_9_in : out STD_LOGIC;
    p_6_in : out STD_LOGIC;
    y_07_fu_640 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_done_cache_reg : in STD_LOGIC;
    \layerEnableFlag_2_reg_137_reg[0]_1\ : in STD_LOGIC;
    srcLayer0Yuv_full_n : in STD_LOGIC;
    srcLayer0Yuv422_empty_n : in STD_LOGIC;
    v_mix_422_to_444_false_3_U0_ap_start : in STD_LOGIC;
    start_for_v_mix_yuv2rgb_false_4_U0_full_n : in STD_LOGIC;
    HwReg_layerEnableFlag_0_val_c_full_n : in STD_LOGIC;
    HwReg_layerEnableFlag_0_val_c13_empty_n : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    icmp_ln105_fu_78_p2_carry_i_1 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \ap_CS_fsm_reg[2]_i_2__0_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mOutPtr_reg[0]\ : in STD_LOGIC
  );
end main_design_v_mix_0_0_v_mix_422_to_444_false_3;

architecture STRUCTURE of main_design_v_mix_0_0_v_mix_422_to_444_false_3 is
  signal \ap_CS_fsm[0]_i_1__1_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_4__0_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_5__0_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_6__0_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_7__0_n_9\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[0]_0\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_2__0_n_10\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_2__0_n_11\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_2__0_n_12\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_9_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_ap_start_reg : STD_LOGIC;
  signal grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_ap_start_reg0 : STD_LOGIC;
  signal grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_n_10 : STD_LOGIC;
  signal grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_n_11 : STD_LOGIC;
  signal grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_n_9 : STD_LOGIC;
  signal icmp_ln103_fu_111_p2 : STD_LOGIC;
  signal \^layerenableflag_2_reg_137_reg[0]_0\ : STD_LOGIC;
  signal \^start_once_reg\ : STD_LOGIC;
  signal \start_once_reg_i_1__1_n_9\ : STD_LOGIC;
  signal \y_07_fu_64[0]_i_4__0_n_9\ : STD_LOGIC;
  signal y_07_fu_64_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \y_07_fu_64_reg[0]_i_3__0_n_10\ : STD_LOGIC;
  signal \y_07_fu_64_reg[0]_i_3__0_n_11\ : STD_LOGIC;
  signal \y_07_fu_64_reg[0]_i_3__0_n_12\ : STD_LOGIC;
  signal \y_07_fu_64_reg[0]_i_3__0_n_13\ : STD_LOGIC;
  signal \y_07_fu_64_reg[0]_i_3__0_n_14\ : STD_LOGIC;
  signal \y_07_fu_64_reg[0]_i_3__0_n_15\ : STD_LOGIC;
  signal \y_07_fu_64_reg[0]_i_3__0_n_16\ : STD_LOGIC;
  signal \y_07_fu_64_reg[0]_i_3__0_n_9\ : STD_LOGIC;
  signal \y_07_fu_64_reg[4]_i_1__0_n_10\ : STD_LOGIC;
  signal \y_07_fu_64_reg[4]_i_1__0_n_11\ : STD_LOGIC;
  signal \y_07_fu_64_reg[4]_i_1__0_n_12\ : STD_LOGIC;
  signal \y_07_fu_64_reg[4]_i_1__0_n_13\ : STD_LOGIC;
  signal \y_07_fu_64_reg[4]_i_1__0_n_14\ : STD_LOGIC;
  signal \y_07_fu_64_reg[4]_i_1__0_n_15\ : STD_LOGIC;
  signal \y_07_fu_64_reg[4]_i_1__0_n_16\ : STD_LOGIC;
  signal \y_07_fu_64_reg[4]_i_1__0_n_9\ : STD_LOGIC;
  signal \y_07_fu_64_reg[8]_i_1__0_n_10\ : STD_LOGIC;
  signal \y_07_fu_64_reg[8]_i_1__0_n_11\ : STD_LOGIC;
  signal \y_07_fu_64_reg[8]_i_1__0_n_12\ : STD_LOGIC;
  signal \y_07_fu_64_reg[8]_i_1__0_n_13\ : STD_LOGIC;
  signal \y_07_fu_64_reg[8]_i_1__0_n_14\ : STD_LOGIC;
  signal \y_07_fu_64_reg[8]_i_1__0_n_15\ : STD_LOGIC;
  signal \y_07_fu_64_reg[8]_i_1__0_n_16\ : STD_LOGIC;
  signal \NLW_ap_CS_fsm_reg[2]_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_y_07_fu_64_reg[8]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__1\ : label is "soft_lutpair793";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_2\ : label is "soft_lutpair793";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \y_07_fu_64_reg[0]_i_3__0\ : label is 11;
  attribute ADDER_THRESHOLD of \y_07_fu_64_reg[4]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \y_07_fu_64_reg[8]_i_1__0\ : label is 11;
begin
  \ap_CS_fsm_reg[0]_0\ <= \^ap_cs_fsm_reg[0]_0\;
  \layerEnableFlag_2_reg_137_reg[0]_0\ <= \^layerenableflag_2_reg_137_reg[0]_0\;
  start_once_reg <= \^start_once_reg\;
\ap_CS_fsm[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDD0F00"
    )
        port map (
      I0 => \^layerenableflag_2_reg_137_reg[0]_0\,
      I1 => icmp_ln103_fu_111_p2,
      I2 => \^ap_cs_fsm_reg[0]_0\,
      I3 => \ap_CS_fsm_reg_n_9_[0]\,
      I4 => ap_CS_fsm_state2,
      O => \ap_CS_fsm[0]_i_1__1_n_9\
    );
\ap_CS_fsm[1]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8880000000000000"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_9_[0]\,
      I1 => v_mix_422_to_444_false_3_U0_ap_start,
      I2 => start_for_v_mix_yuv2rgb_false_4_U0_full_n,
      I3 => \^start_once_reg\,
      I4 => HwReg_layerEnableFlag_0_val_c_full_n,
      I5 => HwReg_layerEnableFlag_0_val_c13_empty_n,
      O => \^ap_cs_fsm_reg[0]_0\
    );
\ap_CS_fsm[2]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => y_07_fu_64_reg(9),
      I1 => \ap_CS_fsm_reg[2]_i_2__0_0\(9),
      I2 => \ap_CS_fsm_reg[2]_i_2__0_0\(11),
      I3 => y_07_fu_64_reg(11),
      I4 => \ap_CS_fsm_reg[2]_i_2__0_0\(10),
      I5 => y_07_fu_64_reg(10),
      O => \ap_CS_fsm[2]_i_4__0_n_9\
    );
\ap_CS_fsm[2]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => y_07_fu_64_reg(6),
      I1 => \ap_CS_fsm_reg[2]_i_2__0_0\(6),
      I2 => \ap_CS_fsm_reg[2]_i_2__0_0\(8),
      I3 => y_07_fu_64_reg(8),
      I4 => \ap_CS_fsm_reg[2]_i_2__0_0\(7),
      I5 => y_07_fu_64_reg(7),
      O => \ap_CS_fsm[2]_i_5__0_n_9\
    );
\ap_CS_fsm[2]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => y_07_fu_64_reg(3),
      I1 => \ap_CS_fsm_reg[2]_i_2__0_0\(3),
      I2 => \ap_CS_fsm_reg[2]_i_2__0_0\(5),
      I3 => y_07_fu_64_reg(5),
      I4 => \ap_CS_fsm_reg[2]_i_2__0_0\(4),
      I5 => y_07_fu_64_reg(4),
      O => \ap_CS_fsm[2]_i_6__0_n_9\
    );
\ap_CS_fsm[2]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => y_07_fu_64_reg(0),
      I1 => \ap_CS_fsm_reg[2]_i_2__0_0\(0),
      I2 => \ap_CS_fsm_reg[2]_i_2__0_0\(2),
      I3 => y_07_fu_64_reg(2),
      I4 => \ap_CS_fsm_reg[2]_i_2__0_0\(1),
      I5 => y_07_fu_64_reg(1),
      O => \ap_CS_fsm[2]_i_7__0_n_9\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[0]_i_1__1_n_9\,
      Q => \ap_CS_fsm_reg_n_9_[0]\,
      S => ap_done_cache_reg
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_n_10,
      Q => ap_CS_fsm_state2,
      R => ap_done_cache_reg
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_n_9,
      Q => ap_CS_fsm_state3,
      R => ap_done_cache_reg
    );
\ap_CS_fsm_reg[2]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln103_fu_111_p2,
      CO(2) => \ap_CS_fsm_reg[2]_i_2__0_n_10\,
      CO(1) => \ap_CS_fsm_reg[2]_i_2__0_n_11\,
      CO(0) => \ap_CS_fsm_reg[2]_i_2__0_n_12\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[2]_i_2__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[2]_i_4__0_n_9\,
      S(2) => \ap_CS_fsm[2]_i_5__0_n_9\,
      S(1) => \ap_CS_fsm[2]_i_6__0_n_9\,
      S(0) => \ap_CS_fsm[2]_i_7__0_n_9\
    );
grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94: entity work.main_design_v_mix_0_0_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2
     port map (
      CO(0) => icmp_ln103_fu_111_p2,
      D(1) => grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_n_9,
      D(0) => grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_n_10,
      E(0) => E(0),
      Q(2) => ap_CS_fsm_state3,
      Q(1) => ap_CS_fsm_state2,
      Q(0) => \ap_CS_fsm_reg_n_9_[0]\,
      addr110_out => addr110_out,
      \ap_CS_fsm_reg[1]\ => \^ap_cs_fsm_reg[0]_0\,
      \ap_CS_fsm_reg[2]\ => \^layerenableflag_2_reg_137_reg[0]_0\,
      ap_clk => ap_clk,
      ap_done_cache_reg => ap_done_cache_reg,
      ap_enable_reg_pp0_iter1_reg_0 => ap_enable_reg_pp0_iter1_reg,
      ap_rst_n => ap_rst_n,
      full_n_reg => grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_n_11,
      grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_ap_start_reg => grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_ap_start_reg,
      grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_ap_start_reg0 => grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_ap_start_reg0,
      icmp_ln105_fu_78_p2_carry_i_1(11 downto 0) => icmp_ln105_fu_78_p2_carry_i_1(11 downto 0),
      \mOutPtr_reg[0]\ => \mOutPtr_reg[0]\,
      p_6_in => p_6_in,
      p_9_in => p_9_in,
      push => push,
      srcLayer0Yuv422_empty_n => srcLayer0Yuv422_empty_n,
      srcLayer0Yuv_full_n => srcLayer0Yuv_full_n
    );
grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_n_11,
      Q => grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_ap_start_reg,
      R => ap_done_cache_reg
    );
\layerEnableFlag_2_reg_137_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \layerEnableFlag_2_reg_137_reg[0]_1\,
      Q => \^layerenableflag_2_reg_137_reg[0]_0\,
      R => '0'
    );
\mOutPtr[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \^layerenableflag_2_reg_137_reg[0]_0\,
      I2 => icmp_ln103_fu_111_p2,
      O => v_mix_422_to_444_false_3_U0_ap_ready
    );
\mOutPtr[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8880000000000000"
    )
        port map (
      I0 => HwReg_layerEnableFlag_0_val_c13_empty_n,
      I1 => HwReg_layerEnableFlag_0_val_c_full_n,
      I2 => \^start_once_reg\,
      I3 => start_for_v_mix_yuv2rgb_false_4_U0_full_n,
      I4 => v_mix_422_to_444_false_3_U0_ap_start,
      I5 => \ap_CS_fsm_reg_n_9_[0]\,
      O => push_0
    );
\mOutPtr[1]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A00"
    )
        port map (
      I0 => v_mix_422_to_444_false_3_U0_ap_start,
      I1 => icmp_ln103_fu_111_p2,
      I2 => \^layerenableflag_2_reg_137_reg[0]_0\,
      I3 => ap_CS_fsm_state2,
      O => pop
    );
\start_once_reg_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F80000F8F8F8F8"
    )
        port map (
      I0 => v_mix_422_to_444_false_3_U0_ap_start,
      I1 => start_for_v_mix_yuv2rgb_false_4_U0_full_n,
      I2 => \^start_once_reg\,
      I3 => icmp_ln103_fu_111_p2,
      I4 => \^layerenableflag_2_reg_137_reg[0]_0\,
      I5 => ap_CS_fsm_state2,
      O => \start_once_reg_i_1__1_n_9\
    );
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \start_once_reg_i_1__1_n_9\,
      Q => \^start_once_reg\,
      R => ap_done_cache_reg
    );
\y_07_fu_64[0]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^layerenableflag_2_reg_137_reg[0]_0\,
      I1 => icmp_ln103_fu_111_p2,
      I2 => ap_CS_fsm_state2,
      O => grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_ap_start_reg0
    );
\y_07_fu_64[0]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y_07_fu_64_reg(0),
      O => \y_07_fu_64[0]_i_4__0_n_9\
    );
\y_07_fu_64_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_ap_start_reg0,
      D => \y_07_fu_64_reg[0]_i_3__0_n_16\,
      Q => y_07_fu_64_reg(0),
      R => y_07_fu_640
    );
\y_07_fu_64_reg[0]_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \y_07_fu_64_reg[0]_i_3__0_n_9\,
      CO(2) => \y_07_fu_64_reg[0]_i_3__0_n_10\,
      CO(1) => \y_07_fu_64_reg[0]_i_3__0_n_11\,
      CO(0) => \y_07_fu_64_reg[0]_i_3__0_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \y_07_fu_64_reg[0]_i_3__0_n_13\,
      O(2) => \y_07_fu_64_reg[0]_i_3__0_n_14\,
      O(1) => \y_07_fu_64_reg[0]_i_3__0_n_15\,
      O(0) => \y_07_fu_64_reg[0]_i_3__0_n_16\,
      S(3 downto 1) => y_07_fu_64_reg(3 downto 1),
      S(0) => \y_07_fu_64[0]_i_4__0_n_9\
    );
\y_07_fu_64_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_ap_start_reg0,
      D => \y_07_fu_64_reg[8]_i_1__0_n_14\,
      Q => y_07_fu_64_reg(10),
      R => y_07_fu_640
    );
\y_07_fu_64_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_ap_start_reg0,
      D => \y_07_fu_64_reg[8]_i_1__0_n_13\,
      Q => y_07_fu_64_reg(11),
      R => y_07_fu_640
    );
\y_07_fu_64_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_ap_start_reg0,
      D => \y_07_fu_64_reg[0]_i_3__0_n_15\,
      Q => y_07_fu_64_reg(1),
      R => y_07_fu_640
    );
\y_07_fu_64_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_ap_start_reg0,
      D => \y_07_fu_64_reg[0]_i_3__0_n_14\,
      Q => y_07_fu_64_reg(2),
      R => y_07_fu_640
    );
\y_07_fu_64_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_ap_start_reg0,
      D => \y_07_fu_64_reg[0]_i_3__0_n_13\,
      Q => y_07_fu_64_reg(3),
      R => y_07_fu_640
    );
\y_07_fu_64_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_ap_start_reg0,
      D => \y_07_fu_64_reg[4]_i_1__0_n_16\,
      Q => y_07_fu_64_reg(4),
      R => y_07_fu_640
    );
\y_07_fu_64_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_07_fu_64_reg[0]_i_3__0_n_9\,
      CO(3) => \y_07_fu_64_reg[4]_i_1__0_n_9\,
      CO(2) => \y_07_fu_64_reg[4]_i_1__0_n_10\,
      CO(1) => \y_07_fu_64_reg[4]_i_1__0_n_11\,
      CO(0) => \y_07_fu_64_reg[4]_i_1__0_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \y_07_fu_64_reg[4]_i_1__0_n_13\,
      O(2) => \y_07_fu_64_reg[4]_i_1__0_n_14\,
      O(1) => \y_07_fu_64_reg[4]_i_1__0_n_15\,
      O(0) => \y_07_fu_64_reg[4]_i_1__0_n_16\,
      S(3 downto 0) => y_07_fu_64_reg(7 downto 4)
    );
\y_07_fu_64_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_ap_start_reg0,
      D => \y_07_fu_64_reg[4]_i_1__0_n_15\,
      Q => y_07_fu_64_reg(5),
      R => y_07_fu_640
    );
\y_07_fu_64_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_ap_start_reg0,
      D => \y_07_fu_64_reg[4]_i_1__0_n_14\,
      Q => y_07_fu_64_reg(6),
      R => y_07_fu_640
    );
\y_07_fu_64_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_ap_start_reg0,
      D => \y_07_fu_64_reg[4]_i_1__0_n_13\,
      Q => y_07_fu_64_reg(7),
      R => y_07_fu_640
    );
\y_07_fu_64_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_ap_start_reg0,
      D => \y_07_fu_64_reg[8]_i_1__0_n_16\,
      Q => y_07_fu_64_reg(8),
      R => y_07_fu_640
    );
\y_07_fu_64_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_07_fu_64_reg[4]_i_1__0_n_9\,
      CO(3) => \NLW_y_07_fu_64_reg[8]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \y_07_fu_64_reg[8]_i_1__0_n_10\,
      CO(1) => \y_07_fu_64_reg[8]_i_1__0_n_11\,
      CO(0) => \y_07_fu_64_reg[8]_i_1__0_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \y_07_fu_64_reg[8]_i_1__0_n_13\,
      O(2) => \y_07_fu_64_reg[8]_i_1__0_n_14\,
      O(1) => \y_07_fu_64_reg[8]_i_1__0_n_15\,
      O(0) => \y_07_fu_64_reg[8]_i_1__0_n_16\,
      S(3 downto 0) => y_07_fu_64_reg(11 downto 8)
    );
\y_07_fu_64_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94_ap_start_reg0,
      D => \y_07_fu_64_reg[8]_i_1__0_n_15\,
      Q => y_07_fu_64_reg(9),
      R => y_07_fu_640
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_v_mix_422_to_444_false_7 is
  port (
    \ap_CS_fsm_reg[0]_0\ : out STD_LOGIC;
    start_once_reg : out STD_LOGIC;
    v_mix_422_to_444_false_7_U0_ap_ready : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    push : out STD_LOGIC;
    pop : out STD_LOGIC;
    addr110_out : out STD_LOGIC;
    p_9_in : out STD_LOGIC;
    p_6_in : out STD_LOGIC;
    HwReg_layerEnableFlag_1_val_c16_dout : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    y_fu_640 : in STD_LOGIC;
    ap_done_cache_reg : in STD_LOGIC;
    srcLayer1Yuv_full_n : in STD_LOGIC;
    srcLayer1Yuv422_empty_n : in STD_LOGIC;
    HwReg_layerEnableFlag_1_val_c15_full_n : in STD_LOGIC;
    HwReg_layerEnableFlag_1_val_c16_empty_n : in STD_LOGIC;
    HwReg_layerHeight_1_val_c30_full_n : in STD_LOGIC;
    HwReg_layerWidth_1_val_c22_full_n : in STD_LOGIC;
    \height_reg_155_reg[0]_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    v_mix_422_to_444_false_7_U0_ap_start : in STD_LOGIC;
    start_for_v_mix_yuv2rgb_false_8_U0_full_n : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mOutPtr_reg[0]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \height_reg_155_reg[11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
end main_design_v_mix_0_0_v_mix_422_to_444_false_7;

architecture STRUCTURE of main_design_v_mix_0_0_v_mix_422_to_444_false_7 is
  signal \ap_CS_fsm[0]_i_1__5_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_4__3_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_5__3_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_6__3_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_7__3_n_9\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[0]_0\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_2__3_n_10\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_2__3_n_11\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_2__3_n_12\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_9_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg : STD_LOGIC;
  signal grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg0 : STD_LOGIC;
  signal grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_n_10 : STD_LOGIC;
  signal grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_n_11 : STD_LOGIC;
  signal grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_n_9 : STD_LOGIC;
  signal height_reg_155 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal icmp_ln103_fu_135_p2 : STD_LOGIC;
  signal \layerEnableFlag_reg_151_reg_n_9_[0]\ : STD_LOGIC;
  signal \^start_once_reg\ : STD_LOGIC;
  signal \start_once_reg_i_1__4_n_9\ : STD_LOGIC;
  signal width_reg_160 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \y_fu_64[0]_i_4__0_n_9\ : STD_LOGIC;
  signal y_fu_64_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \y_fu_64_reg[0]_i_3__0_n_10\ : STD_LOGIC;
  signal \y_fu_64_reg[0]_i_3__0_n_11\ : STD_LOGIC;
  signal \y_fu_64_reg[0]_i_3__0_n_12\ : STD_LOGIC;
  signal \y_fu_64_reg[0]_i_3__0_n_13\ : STD_LOGIC;
  signal \y_fu_64_reg[0]_i_3__0_n_14\ : STD_LOGIC;
  signal \y_fu_64_reg[0]_i_3__0_n_15\ : STD_LOGIC;
  signal \y_fu_64_reg[0]_i_3__0_n_16\ : STD_LOGIC;
  signal \y_fu_64_reg[0]_i_3__0_n_9\ : STD_LOGIC;
  signal \y_fu_64_reg[4]_i_1__0_n_10\ : STD_LOGIC;
  signal \y_fu_64_reg[4]_i_1__0_n_11\ : STD_LOGIC;
  signal \y_fu_64_reg[4]_i_1__0_n_12\ : STD_LOGIC;
  signal \y_fu_64_reg[4]_i_1__0_n_13\ : STD_LOGIC;
  signal \y_fu_64_reg[4]_i_1__0_n_14\ : STD_LOGIC;
  signal \y_fu_64_reg[4]_i_1__0_n_15\ : STD_LOGIC;
  signal \y_fu_64_reg[4]_i_1__0_n_16\ : STD_LOGIC;
  signal \y_fu_64_reg[4]_i_1__0_n_9\ : STD_LOGIC;
  signal \y_fu_64_reg[8]_i_1__0_n_10\ : STD_LOGIC;
  signal \y_fu_64_reg[8]_i_1__0_n_11\ : STD_LOGIC;
  signal \y_fu_64_reg[8]_i_1__0_n_12\ : STD_LOGIC;
  signal \y_fu_64_reg[8]_i_1__0_n_13\ : STD_LOGIC;
  signal \y_fu_64_reg[8]_i_1__0_n_14\ : STD_LOGIC;
  signal \y_fu_64_reg[8]_i_1__0_n_15\ : STD_LOGIC;
  signal \y_fu_64_reg[8]_i_1__0_n_16\ : STD_LOGIC;
  signal \NLW_ap_CS_fsm_reg[2]_i_2__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_y_fu_64_reg[8]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__5\ : label is "soft_lutpair797";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_2__1\ : label is "soft_lutpair797";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \y_fu_64_reg[0]_i_3__0\ : label is 11;
  attribute ADDER_THRESHOLD of \y_fu_64_reg[4]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \y_fu_64_reg[8]_i_1__0\ : label is 11;
begin
  \ap_CS_fsm_reg[0]_0\ <= \^ap_cs_fsm_reg[0]_0\;
  start_once_reg <= \^start_once_reg\;
\ap_CS_fsm[0]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDD0F00"
    )
        port map (
      I0 => \layerEnableFlag_reg_151_reg_n_9_[0]\,
      I1 => icmp_ln103_fu_135_p2,
      I2 => \^ap_cs_fsm_reg[0]_0\,
      I3 => \ap_CS_fsm_reg_n_9_[0]\,
      I4 => ap_CS_fsm_state2,
      O => \ap_CS_fsm[0]_i_1__5_n_9\
    );
\ap_CS_fsm[2]_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => y_fu_64_reg(9),
      I1 => height_reg_155(9),
      I2 => height_reg_155(11),
      I3 => y_fu_64_reg(11),
      I4 => height_reg_155(10),
      I5 => y_fu_64_reg(10),
      O => \ap_CS_fsm[2]_i_4__3_n_9\
    );
\ap_CS_fsm[2]_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => y_fu_64_reg(6),
      I1 => height_reg_155(6),
      I2 => height_reg_155(8),
      I3 => y_fu_64_reg(8),
      I4 => height_reg_155(7),
      I5 => y_fu_64_reg(7),
      O => \ap_CS_fsm[2]_i_5__3_n_9\
    );
\ap_CS_fsm[2]_i_6__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => y_fu_64_reg(3),
      I1 => height_reg_155(3),
      I2 => height_reg_155(5),
      I3 => y_fu_64_reg(5),
      I4 => height_reg_155(4),
      I5 => y_fu_64_reg(4),
      O => \ap_CS_fsm[2]_i_6__3_n_9\
    );
\ap_CS_fsm[2]_i_7__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => y_fu_64_reg(0),
      I1 => height_reg_155(0),
      I2 => height_reg_155(2),
      I3 => y_fu_64_reg(2),
      I4 => height_reg_155(1),
      I5 => y_fu_64_reg(1),
      O => \ap_CS_fsm[2]_i_7__3_n_9\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[0]_i_1__5_n_9\,
      Q => \ap_CS_fsm_reg_n_9_[0]\,
      S => ap_done_cache_reg
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_n_10,
      Q => ap_CS_fsm_state2,
      R => ap_done_cache_reg
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_n_9,
      Q => ap_CS_fsm_state3,
      R => ap_done_cache_reg
    );
\ap_CS_fsm_reg[2]_i_2__3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln103_fu_135_p2,
      CO(2) => \ap_CS_fsm_reg[2]_i_2__3_n_10\,
      CO(1) => \ap_CS_fsm_reg[2]_i_2__3_n_11\,
      CO(0) => \ap_CS_fsm_reg[2]_i_2__3_n_12\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[2]_i_2__3_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[2]_i_4__3_n_9\,
      S(2) => \ap_CS_fsm[2]_i_5__3_n_9\,
      S(1) => \ap_CS_fsm[2]_i_6__3_n_9\,
      S(0) => \ap_CS_fsm[2]_i_7__3_n_9\
    );
grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110: entity work.main_design_v_mix_0_0_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2
     port map (
      CO(0) => icmp_ln103_fu_135_p2,
      D(1) => grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_n_9,
      D(0) => grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_n_10,
      E(0) => \^ap_cs_fsm_reg[0]_0\,
      Q(11 downto 0) => width_reg_160(11 downto 0),
      addr110_out => addr110_out,
      \ap_CS_fsm_reg[2]\ => \ap_CS_fsm_reg[2]_0\,
      \ap_CS_fsm_reg[2]_0\ => \layerEnableFlag_reg_151_reg_n_9_[0]\,
      ap_clk => ap_clk,
      ap_done_cache_reg => ap_done_cache_reg,
      ap_rst_n => ap_rst_n,
      full_n_reg => grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_n_11,
      grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg => grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg,
      grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg0 => grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg0,
      \mOutPtr_reg[0]\(2) => ap_CS_fsm_state3,
      \mOutPtr_reg[0]\(1) => ap_CS_fsm_state2,
      \mOutPtr_reg[0]\(0) => \ap_CS_fsm_reg_n_9_[0]\,
      \mOutPtr_reg[0]_0\(0) => E(0),
      \mOutPtr_reg[0]_1\ => \mOutPtr_reg[0]\,
      p_6_in => p_6_in,
      p_9_in => p_9_in,
      push => push,
      srcLayer1Yuv422_empty_n => srcLayer1Yuv422_empty_n,
      srcLayer1Yuv_full_n => srcLayer1Yuv_full_n
    );
grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_n_11,
      Q => grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg,
      R => ap_done_cache_reg
    );
\height_reg_155_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \height_reg_155_reg[11]_0\(0),
      Q => height_reg_155(0),
      R => '0'
    );
\height_reg_155_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \height_reg_155_reg[11]_0\(10),
      Q => height_reg_155(10),
      R => '0'
    );
\height_reg_155_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \height_reg_155_reg[11]_0\(11),
      Q => height_reg_155(11),
      R => '0'
    );
\height_reg_155_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \height_reg_155_reg[11]_0\(1),
      Q => height_reg_155(1),
      R => '0'
    );
\height_reg_155_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \height_reg_155_reg[11]_0\(2),
      Q => height_reg_155(2),
      R => '0'
    );
\height_reg_155_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \height_reg_155_reg[11]_0\(3),
      Q => height_reg_155(3),
      R => '0'
    );
\height_reg_155_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \height_reg_155_reg[11]_0\(4),
      Q => height_reg_155(4),
      R => '0'
    );
\height_reg_155_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \height_reg_155_reg[11]_0\(5),
      Q => height_reg_155(5),
      R => '0'
    );
\height_reg_155_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \height_reg_155_reg[11]_0\(6),
      Q => height_reg_155(6),
      R => '0'
    );
\height_reg_155_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \height_reg_155_reg[11]_0\(7),
      Q => height_reg_155(7),
      R => '0'
    );
\height_reg_155_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \height_reg_155_reg[11]_0\(8),
      Q => height_reg_155(8),
      R => '0'
    );
\height_reg_155_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \height_reg_155_reg[11]_0\(9),
      Q => height_reg_155(9),
      R => '0'
    );
\layerEnableFlag_reg_151_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => HwReg_layerEnableFlag_1_val_c16_dout,
      Q => \layerEnableFlag_reg_151_reg_n_9_[0]\,
      R => '0'
    );
\mOutPtr[0]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \layerEnableFlag_reg_151_reg_n_9_[0]\,
      I2 => icmp_ln103_fu_135_p2,
      O => v_mix_422_to_444_false_7_U0_ap_ready
    );
\mOutPtr[1]_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A00"
    )
        port map (
      I0 => v_mix_422_to_444_false_7_U0_ap_start,
      I1 => icmp_ln103_fu_135_p2,
      I2 => \layerEnableFlag_reg_151_reg_n_9_[0]\,
      I3 => ap_CS_fsm_state2,
      O => pop
    );
\start_once_reg_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F80000F8F8F8F8"
    )
        port map (
      I0 => v_mix_422_to_444_false_7_U0_ap_start,
      I1 => start_for_v_mix_yuv2rgb_false_8_U0_full_n,
      I2 => \^start_once_reg\,
      I3 => icmp_ln103_fu_135_p2,
      I4 => \layerEnableFlag_reg_151_reg_n_9_[0]\,
      I5 => ap_CS_fsm_state2,
      O => \start_once_reg_i_1__4_n_9\
    );
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \start_once_reg_i_1__4_n_9\,
      Q => \^start_once_reg\,
      R => ap_done_cache_reg
    );
\width_reg_160[11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_9_[0]\,
      I1 => HwReg_layerEnableFlag_1_val_c15_full_n,
      I2 => HwReg_layerEnableFlag_1_val_c16_empty_n,
      I3 => HwReg_layerHeight_1_val_c30_full_n,
      I4 => HwReg_layerWidth_1_val_c22_full_n,
      I5 => \height_reg_155_reg[0]_0\,
      O => \^ap_cs_fsm_reg[0]_0\
    );
\width_reg_160_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => D(0),
      Q => width_reg_160(0),
      R => '0'
    );
\width_reg_160_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => D(10),
      Q => width_reg_160(10),
      R => '0'
    );
\width_reg_160_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => D(11),
      Q => width_reg_160(11),
      R => '0'
    );
\width_reg_160_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => D(1),
      Q => width_reg_160(1),
      R => '0'
    );
\width_reg_160_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => D(2),
      Q => width_reg_160(2),
      R => '0'
    );
\width_reg_160_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => D(3),
      Q => width_reg_160(3),
      R => '0'
    );
\width_reg_160_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => D(4),
      Q => width_reg_160(4),
      R => '0'
    );
\width_reg_160_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => D(5),
      Q => width_reg_160(5),
      R => '0'
    );
\width_reg_160_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => D(6),
      Q => width_reg_160(6),
      R => '0'
    );
\width_reg_160_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => D(7),
      Q => width_reg_160(7),
      R => '0'
    );
\width_reg_160_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => D(8),
      Q => width_reg_160(8),
      R => '0'
    );
\width_reg_160_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => D(9),
      Q => width_reg_160(9),
      R => '0'
    );
\y_fu_64[0]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => icmp_ln103_fu_135_p2,
      I2 => \layerEnableFlag_reg_151_reg_n_9_[0]\,
      O => grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg0
    );
\y_fu_64[0]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y_fu_64_reg(0),
      O => \y_fu_64[0]_i_4__0_n_9\
    );
\y_fu_64_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg0,
      D => \y_fu_64_reg[0]_i_3__0_n_16\,
      Q => y_fu_64_reg(0),
      R => y_fu_640
    );
\y_fu_64_reg[0]_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \y_fu_64_reg[0]_i_3__0_n_9\,
      CO(2) => \y_fu_64_reg[0]_i_3__0_n_10\,
      CO(1) => \y_fu_64_reg[0]_i_3__0_n_11\,
      CO(0) => \y_fu_64_reg[0]_i_3__0_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \y_fu_64_reg[0]_i_3__0_n_13\,
      O(2) => \y_fu_64_reg[0]_i_3__0_n_14\,
      O(1) => \y_fu_64_reg[0]_i_3__0_n_15\,
      O(0) => \y_fu_64_reg[0]_i_3__0_n_16\,
      S(3 downto 1) => y_fu_64_reg(3 downto 1),
      S(0) => \y_fu_64[0]_i_4__0_n_9\
    );
\y_fu_64_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg0,
      D => \y_fu_64_reg[8]_i_1__0_n_14\,
      Q => y_fu_64_reg(10),
      R => y_fu_640
    );
\y_fu_64_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg0,
      D => \y_fu_64_reg[8]_i_1__0_n_13\,
      Q => y_fu_64_reg(11),
      R => y_fu_640
    );
\y_fu_64_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg0,
      D => \y_fu_64_reg[0]_i_3__0_n_15\,
      Q => y_fu_64_reg(1),
      R => y_fu_640
    );
\y_fu_64_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg0,
      D => \y_fu_64_reg[0]_i_3__0_n_14\,
      Q => y_fu_64_reg(2),
      R => y_fu_640
    );
\y_fu_64_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg0,
      D => \y_fu_64_reg[0]_i_3__0_n_13\,
      Q => y_fu_64_reg(3),
      R => y_fu_640
    );
\y_fu_64_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg0,
      D => \y_fu_64_reg[4]_i_1__0_n_16\,
      Q => y_fu_64_reg(4),
      R => y_fu_640
    );
\y_fu_64_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_fu_64_reg[0]_i_3__0_n_9\,
      CO(3) => \y_fu_64_reg[4]_i_1__0_n_9\,
      CO(2) => \y_fu_64_reg[4]_i_1__0_n_10\,
      CO(1) => \y_fu_64_reg[4]_i_1__0_n_11\,
      CO(0) => \y_fu_64_reg[4]_i_1__0_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \y_fu_64_reg[4]_i_1__0_n_13\,
      O(2) => \y_fu_64_reg[4]_i_1__0_n_14\,
      O(1) => \y_fu_64_reg[4]_i_1__0_n_15\,
      O(0) => \y_fu_64_reg[4]_i_1__0_n_16\,
      S(3 downto 0) => y_fu_64_reg(7 downto 4)
    );
\y_fu_64_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg0,
      D => \y_fu_64_reg[4]_i_1__0_n_15\,
      Q => y_fu_64_reg(5),
      R => y_fu_640
    );
\y_fu_64_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg0,
      D => \y_fu_64_reg[4]_i_1__0_n_14\,
      Q => y_fu_64_reg(6),
      R => y_fu_640
    );
\y_fu_64_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg0,
      D => \y_fu_64_reg[4]_i_1__0_n_13\,
      Q => y_fu_64_reg(7),
      R => y_fu_640
    );
\y_fu_64_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg0,
      D => \y_fu_64_reg[8]_i_1__0_n_16\,
      Q => y_fu_64_reg(8),
      R => y_fu_640
    );
\y_fu_64_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_fu_64_reg[4]_i_1__0_n_9\,
      CO(3) => \NLW_y_fu_64_reg[8]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \y_fu_64_reg[8]_i_1__0_n_10\,
      CO(1) => \y_fu_64_reg[8]_i_1__0_n_11\,
      CO(0) => \y_fu_64_reg[8]_i_1__0_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \y_fu_64_reg[8]_i_1__0_n_13\,
      O(2) => \y_fu_64_reg[8]_i_1__0_n_14\,
      O(1) => \y_fu_64_reg[8]_i_1__0_n_15\,
      O(0) => \y_fu_64_reg[8]_i_1__0_n_16\,
      S(3 downto 0) => y_fu_64_reg(11 downto 8)
    );
\y_fu_64_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg0,
      D => \y_fu_64_reg[8]_i_1__0_n_15\,
      Q => y_fu_64_reg(9),
      R => y_fu_640
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_v_mix_422_to_444_false_s is
  port (
    \ap_CS_fsm_reg[0]_0\ : out STD_LOGIC;
    start_once_reg : out STD_LOGIC;
    v_mix_422_to_444_false_U0_ap_ready : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    push : out STD_LOGIC;
    pop : out STD_LOGIC;
    addr110_out : out STD_LOGIC;
    p_9_in : out STD_LOGIC;
    p_6_in : out STD_LOGIC;
    HwReg_layerEnableFlag_2_val_c19_dout : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    y_fu_640 : in STD_LOGIC;
    ap_done_cache_reg : in STD_LOGIC;
    srcLayer2Yuv_full_n : in STD_LOGIC;
    srcLayer2Yuv422_empty_n : in STD_LOGIC;
    HwReg_layerEnableFlag_2_val_c18_full_n : in STD_LOGIC;
    HwReg_layerEnableFlag_2_val_c19_empty_n : in STD_LOGIC;
    HwReg_layerHeight_2_val_c34_full_n : in STD_LOGIC;
    HwReg_layerWidth_2_val_c26_full_n : in STD_LOGIC;
    \height_reg_155_reg[0]_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    v_mix_422_to_444_false_U0_ap_start : in STD_LOGIC;
    start_for_v_mix_yuv2rgb_false_U0_full_n : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mOutPtr_reg[0]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \height_reg_155_reg[11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
end main_design_v_mix_0_0_v_mix_422_to_444_false_s;

architecture STRUCTURE of main_design_v_mix_0_0_v_mix_422_to_444_false_s is
  signal \ap_CS_fsm[0]_i_1__11_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_4__7_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_5__7_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_6__7_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_7__7_n_9\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[0]_0\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_2__7_n_10\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_2__7_n_11\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_2__7_n_12\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_9_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg : STD_LOGIC;
  signal grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg0 : STD_LOGIC;
  signal grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_n_10 : STD_LOGIC;
  signal grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_n_11 : STD_LOGIC;
  signal grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_n_9 : STD_LOGIC;
  signal height_reg_155 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal icmp_ln103_fu_135_p2 : STD_LOGIC;
  signal \layerEnableFlag_reg_151_reg_n_9_[0]\ : STD_LOGIC;
  signal \^start_once_reg\ : STD_LOGIC;
  signal \start_once_reg_i_1__8_n_9\ : STD_LOGIC;
  signal width_reg_160 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \y_fu_64[0]_i_4__3_n_9\ : STD_LOGIC;
  signal y_fu_64_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \y_fu_64_reg[0]_i_3__3_n_10\ : STD_LOGIC;
  signal \y_fu_64_reg[0]_i_3__3_n_11\ : STD_LOGIC;
  signal \y_fu_64_reg[0]_i_3__3_n_12\ : STD_LOGIC;
  signal \y_fu_64_reg[0]_i_3__3_n_13\ : STD_LOGIC;
  signal \y_fu_64_reg[0]_i_3__3_n_14\ : STD_LOGIC;
  signal \y_fu_64_reg[0]_i_3__3_n_15\ : STD_LOGIC;
  signal \y_fu_64_reg[0]_i_3__3_n_16\ : STD_LOGIC;
  signal \y_fu_64_reg[0]_i_3__3_n_9\ : STD_LOGIC;
  signal \y_fu_64_reg[4]_i_1__3_n_10\ : STD_LOGIC;
  signal \y_fu_64_reg[4]_i_1__3_n_11\ : STD_LOGIC;
  signal \y_fu_64_reg[4]_i_1__3_n_12\ : STD_LOGIC;
  signal \y_fu_64_reg[4]_i_1__3_n_13\ : STD_LOGIC;
  signal \y_fu_64_reg[4]_i_1__3_n_14\ : STD_LOGIC;
  signal \y_fu_64_reg[4]_i_1__3_n_15\ : STD_LOGIC;
  signal \y_fu_64_reg[4]_i_1__3_n_16\ : STD_LOGIC;
  signal \y_fu_64_reg[4]_i_1__3_n_9\ : STD_LOGIC;
  signal \y_fu_64_reg[8]_i_1__3_n_10\ : STD_LOGIC;
  signal \y_fu_64_reg[8]_i_1__3_n_11\ : STD_LOGIC;
  signal \y_fu_64_reg[8]_i_1__3_n_12\ : STD_LOGIC;
  signal \y_fu_64_reg[8]_i_1__3_n_13\ : STD_LOGIC;
  signal \y_fu_64_reg[8]_i_1__3_n_14\ : STD_LOGIC;
  signal \y_fu_64_reg[8]_i_1__3_n_15\ : STD_LOGIC;
  signal \y_fu_64_reg[8]_i_1__3_n_16\ : STD_LOGIC;
  signal \NLW_ap_CS_fsm_reg[2]_i_2__7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_y_fu_64_reg[8]_i_1__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__11\ : label is "soft_lutpair801";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_2__6\ : label is "soft_lutpair801";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \y_fu_64_reg[0]_i_3__3\ : label is 11;
  attribute ADDER_THRESHOLD of \y_fu_64_reg[4]_i_1__3\ : label is 11;
  attribute ADDER_THRESHOLD of \y_fu_64_reg[8]_i_1__3\ : label is 11;
begin
  \ap_CS_fsm_reg[0]_0\ <= \^ap_cs_fsm_reg[0]_0\;
  start_once_reg <= \^start_once_reg\;
\ap_CS_fsm[0]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDD0F00"
    )
        port map (
      I0 => \layerEnableFlag_reg_151_reg_n_9_[0]\,
      I1 => icmp_ln103_fu_135_p2,
      I2 => \^ap_cs_fsm_reg[0]_0\,
      I3 => \ap_CS_fsm_reg_n_9_[0]\,
      I4 => ap_CS_fsm_state2,
      O => \ap_CS_fsm[0]_i_1__11_n_9\
    );
\ap_CS_fsm[2]_i_4__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => y_fu_64_reg(9),
      I1 => height_reg_155(9),
      I2 => height_reg_155(11),
      I3 => y_fu_64_reg(11),
      I4 => height_reg_155(10),
      I5 => y_fu_64_reg(10),
      O => \ap_CS_fsm[2]_i_4__7_n_9\
    );
\ap_CS_fsm[2]_i_5__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => y_fu_64_reg(6),
      I1 => height_reg_155(6),
      I2 => height_reg_155(8),
      I3 => y_fu_64_reg(8),
      I4 => height_reg_155(7),
      I5 => y_fu_64_reg(7),
      O => \ap_CS_fsm[2]_i_5__7_n_9\
    );
\ap_CS_fsm[2]_i_6__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => y_fu_64_reg(3),
      I1 => height_reg_155(3),
      I2 => height_reg_155(5),
      I3 => y_fu_64_reg(5),
      I4 => height_reg_155(4),
      I5 => y_fu_64_reg(4),
      O => \ap_CS_fsm[2]_i_6__7_n_9\
    );
\ap_CS_fsm[2]_i_7__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => y_fu_64_reg(0),
      I1 => height_reg_155(0),
      I2 => height_reg_155(2),
      I3 => y_fu_64_reg(2),
      I4 => height_reg_155(1),
      I5 => y_fu_64_reg(1),
      O => \ap_CS_fsm[2]_i_7__7_n_9\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[0]_i_1__11_n_9\,
      Q => \ap_CS_fsm_reg_n_9_[0]\,
      S => ap_done_cache_reg
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_n_10,
      Q => ap_CS_fsm_state2,
      R => ap_done_cache_reg
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_n_9,
      Q => ap_CS_fsm_state3,
      R => ap_done_cache_reg
    );
\ap_CS_fsm_reg[2]_i_2__7\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln103_fu_135_p2,
      CO(2) => \ap_CS_fsm_reg[2]_i_2__7_n_10\,
      CO(1) => \ap_CS_fsm_reg[2]_i_2__7_n_11\,
      CO(0) => \ap_CS_fsm_reg[2]_i_2__7_n_12\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[2]_i_2__7_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[2]_i_4__7_n_9\,
      S(2) => \ap_CS_fsm[2]_i_5__7_n_9\,
      S(1) => \ap_CS_fsm[2]_i_6__7_n_9\,
      S(0) => \ap_CS_fsm[2]_i_7__7_n_9\
    );
grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110: entity work.main_design_v_mix_0_0_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2
     port map (
      CO(0) => icmp_ln103_fu_135_p2,
      D(1) => grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_n_9,
      D(0) => grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_n_10,
      E(0) => \^ap_cs_fsm_reg[0]_0\,
      Q(11 downto 0) => width_reg_160(11 downto 0),
      addr110_out => addr110_out,
      \ap_CS_fsm_reg[2]\ => \ap_CS_fsm_reg[2]_0\,
      \ap_CS_fsm_reg[2]_0\ => \layerEnableFlag_reg_151_reg_n_9_[0]\,
      ap_clk => ap_clk,
      ap_done_cache_reg => ap_done_cache_reg,
      ap_rst_n => ap_rst_n,
      full_n_reg => grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_n_11,
      grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg => grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg,
      grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg0 => grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg0,
      \mOutPtr_reg[0]\(2) => ap_CS_fsm_state3,
      \mOutPtr_reg[0]\(1) => ap_CS_fsm_state2,
      \mOutPtr_reg[0]\(0) => \ap_CS_fsm_reg_n_9_[0]\,
      \mOutPtr_reg[0]_0\(0) => E(0),
      \mOutPtr_reg[0]_1\ => \mOutPtr_reg[0]\,
      p_6_in => p_6_in,
      p_9_in => p_9_in,
      push => push,
      srcLayer2Yuv422_empty_n => srcLayer2Yuv422_empty_n,
      srcLayer2Yuv_full_n => srcLayer2Yuv_full_n
    );
grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_n_11,
      Q => grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg,
      R => ap_done_cache_reg
    );
\height_reg_155_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \height_reg_155_reg[11]_0\(0),
      Q => height_reg_155(0),
      R => '0'
    );
\height_reg_155_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \height_reg_155_reg[11]_0\(10),
      Q => height_reg_155(10),
      R => '0'
    );
\height_reg_155_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \height_reg_155_reg[11]_0\(11),
      Q => height_reg_155(11),
      R => '0'
    );
\height_reg_155_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \height_reg_155_reg[11]_0\(1),
      Q => height_reg_155(1),
      R => '0'
    );
\height_reg_155_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \height_reg_155_reg[11]_0\(2),
      Q => height_reg_155(2),
      R => '0'
    );
\height_reg_155_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \height_reg_155_reg[11]_0\(3),
      Q => height_reg_155(3),
      R => '0'
    );
\height_reg_155_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \height_reg_155_reg[11]_0\(4),
      Q => height_reg_155(4),
      R => '0'
    );
\height_reg_155_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \height_reg_155_reg[11]_0\(5),
      Q => height_reg_155(5),
      R => '0'
    );
\height_reg_155_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \height_reg_155_reg[11]_0\(6),
      Q => height_reg_155(6),
      R => '0'
    );
\height_reg_155_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \height_reg_155_reg[11]_0\(7),
      Q => height_reg_155(7),
      R => '0'
    );
\height_reg_155_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \height_reg_155_reg[11]_0\(8),
      Q => height_reg_155(8),
      R => '0'
    );
\height_reg_155_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \height_reg_155_reg[11]_0\(9),
      Q => height_reg_155(9),
      R => '0'
    );
\layerEnableFlag_reg_151_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => HwReg_layerEnableFlag_2_val_c19_dout,
      Q => \layerEnableFlag_reg_151_reg_n_9_[0]\,
      R => '0'
    );
\mOutPtr[0]_i_2__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \layerEnableFlag_reg_151_reg_n_9_[0]\,
      I2 => icmp_ln103_fu_135_p2,
      O => v_mix_422_to_444_false_U0_ap_ready
    );
\mOutPtr[1]_i_2__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A00"
    )
        port map (
      I0 => v_mix_422_to_444_false_U0_ap_start,
      I1 => icmp_ln103_fu_135_p2,
      I2 => \layerEnableFlag_reg_151_reg_n_9_[0]\,
      I3 => ap_CS_fsm_state2,
      O => pop
    );
\start_once_reg_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F80000F8F8F8F8"
    )
        port map (
      I0 => v_mix_422_to_444_false_U0_ap_start,
      I1 => start_for_v_mix_yuv2rgb_false_U0_full_n,
      I2 => \^start_once_reg\,
      I3 => icmp_ln103_fu_135_p2,
      I4 => \layerEnableFlag_reg_151_reg_n_9_[0]\,
      I5 => ap_CS_fsm_state2,
      O => \start_once_reg_i_1__8_n_9\
    );
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \start_once_reg_i_1__8_n_9\,
      Q => \^start_once_reg\,
      R => ap_done_cache_reg
    );
\width_reg_160[11]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_9_[0]\,
      I1 => HwReg_layerEnableFlag_2_val_c18_full_n,
      I2 => HwReg_layerEnableFlag_2_val_c19_empty_n,
      I3 => HwReg_layerHeight_2_val_c34_full_n,
      I4 => HwReg_layerWidth_2_val_c26_full_n,
      I5 => \height_reg_155_reg[0]_0\,
      O => \^ap_cs_fsm_reg[0]_0\
    );
\width_reg_160_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => D(0),
      Q => width_reg_160(0),
      R => '0'
    );
\width_reg_160_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => D(10),
      Q => width_reg_160(10),
      R => '0'
    );
\width_reg_160_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => D(11),
      Q => width_reg_160(11),
      R => '0'
    );
\width_reg_160_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => D(1),
      Q => width_reg_160(1),
      R => '0'
    );
\width_reg_160_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => D(2),
      Q => width_reg_160(2),
      R => '0'
    );
\width_reg_160_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => D(3),
      Q => width_reg_160(3),
      R => '0'
    );
\width_reg_160_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => D(4),
      Q => width_reg_160(4),
      R => '0'
    );
\width_reg_160_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => D(5),
      Q => width_reg_160(5),
      R => '0'
    );
\width_reg_160_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => D(6),
      Q => width_reg_160(6),
      R => '0'
    );
\width_reg_160_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => D(7),
      Q => width_reg_160(7),
      R => '0'
    );
\width_reg_160_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => D(8),
      Q => width_reg_160(8),
      R => '0'
    );
\width_reg_160_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => D(9),
      Q => width_reg_160(9),
      R => '0'
    );
\y_fu_64[0]_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => icmp_ln103_fu_135_p2,
      I2 => \layerEnableFlag_reg_151_reg_n_9_[0]\,
      O => grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg0
    );
\y_fu_64[0]_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y_fu_64_reg(0),
      O => \y_fu_64[0]_i_4__3_n_9\
    );
\y_fu_64_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg0,
      D => \y_fu_64_reg[0]_i_3__3_n_16\,
      Q => y_fu_64_reg(0),
      R => y_fu_640
    );
\y_fu_64_reg[0]_i_3__3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \y_fu_64_reg[0]_i_3__3_n_9\,
      CO(2) => \y_fu_64_reg[0]_i_3__3_n_10\,
      CO(1) => \y_fu_64_reg[0]_i_3__3_n_11\,
      CO(0) => \y_fu_64_reg[0]_i_3__3_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \y_fu_64_reg[0]_i_3__3_n_13\,
      O(2) => \y_fu_64_reg[0]_i_3__3_n_14\,
      O(1) => \y_fu_64_reg[0]_i_3__3_n_15\,
      O(0) => \y_fu_64_reg[0]_i_3__3_n_16\,
      S(3 downto 1) => y_fu_64_reg(3 downto 1),
      S(0) => \y_fu_64[0]_i_4__3_n_9\
    );
\y_fu_64_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg0,
      D => \y_fu_64_reg[8]_i_1__3_n_14\,
      Q => y_fu_64_reg(10),
      R => y_fu_640
    );
\y_fu_64_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg0,
      D => \y_fu_64_reg[8]_i_1__3_n_13\,
      Q => y_fu_64_reg(11),
      R => y_fu_640
    );
\y_fu_64_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg0,
      D => \y_fu_64_reg[0]_i_3__3_n_15\,
      Q => y_fu_64_reg(1),
      R => y_fu_640
    );
\y_fu_64_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg0,
      D => \y_fu_64_reg[0]_i_3__3_n_14\,
      Q => y_fu_64_reg(2),
      R => y_fu_640
    );
\y_fu_64_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg0,
      D => \y_fu_64_reg[0]_i_3__3_n_13\,
      Q => y_fu_64_reg(3),
      R => y_fu_640
    );
\y_fu_64_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg0,
      D => \y_fu_64_reg[4]_i_1__3_n_16\,
      Q => y_fu_64_reg(4),
      R => y_fu_640
    );
\y_fu_64_reg[4]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_fu_64_reg[0]_i_3__3_n_9\,
      CO(3) => \y_fu_64_reg[4]_i_1__3_n_9\,
      CO(2) => \y_fu_64_reg[4]_i_1__3_n_10\,
      CO(1) => \y_fu_64_reg[4]_i_1__3_n_11\,
      CO(0) => \y_fu_64_reg[4]_i_1__3_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \y_fu_64_reg[4]_i_1__3_n_13\,
      O(2) => \y_fu_64_reg[4]_i_1__3_n_14\,
      O(1) => \y_fu_64_reg[4]_i_1__3_n_15\,
      O(0) => \y_fu_64_reg[4]_i_1__3_n_16\,
      S(3 downto 0) => y_fu_64_reg(7 downto 4)
    );
\y_fu_64_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg0,
      D => \y_fu_64_reg[4]_i_1__3_n_15\,
      Q => y_fu_64_reg(5),
      R => y_fu_640
    );
\y_fu_64_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg0,
      D => \y_fu_64_reg[4]_i_1__3_n_14\,
      Q => y_fu_64_reg(6),
      R => y_fu_640
    );
\y_fu_64_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg0,
      D => \y_fu_64_reg[4]_i_1__3_n_13\,
      Q => y_fu_64_reg(7),
      R => y_fu_640
    );
\y_fu_64_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg0,
      D => \y_fu_64_reg[8]_i_1__3_n_16\,
      Q => y_fu_64_reg(8),
      R => y_fu_640
    );
\y_fu_64_reg[8]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_fu_64_reg[4]_i_1__3_n_9\,
      CO(3) => \NLW_y_fu_64_reg[8]_i_1__3_CO_UNCONNECTED\(3),
      CO(2) => \y_fu_64_reg[8]_i_1__3_n_10\,
      CO(1) => \y_fu_64_reg[8]_i_1__3_n_11\,
      CO(0) => \y_fu_64_reg[8]_i_1__3_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \y_fu_64_reg[8]_i_1__3_n_13\,
      O(2) => \y_fu_64_reg[8]_i_1__3_n_14\,
      O(1) => \y_fu_64_reg[8]_i_1__3_n_15\,
      O(0) => \y_fu_64_reg[8]_i_1__3_n_16\,
      S(3 downto 0) => y_fu_64_reg(11 downto 8)
    );
\y_fu_64_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110_ap_start_reg0,
      D => \y_fu_64_reg[8]_i_1__3_n_15\,
      Q => y_fu_64_reg(9),
      R => y_fu_640
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_v_mix_444_to_422_false_s is
  port (
    start_once_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    addr110_out : out STD_LOGIC;
    p_9_in : out STD_LOGIC;
    p_6_in : out STD_LOGIC;
    push : out STD_LOGIC;
    p_6_in_0 : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    v_mix_444_to_422_false_U0_ap_ready : out STD_LOGIC;
    out422_full_n : in STD_LOGIC;
    outYuv_empty_n : in STD_LOGIC;
    start_for_v_mix_422_to_420_false_U0_full_n : in STD_LOGIC;
    v_mix_444_to_422_false_U0_ap_start : in STD_LOGIC;
    push_1 : in STD_LOGIC;
    \mOutPtr_reg[0]\ : in STD_LOGIC;
    start_for_v_mix_444_to_422_false_U0_full_n : in STD_LOGIC;
    v_mix_rgb2yuv_false_U0_ap_start : in STD_LOGIC;
    start_once_reg_2 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_done_cache_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    icmp_ln718_fu_78_p2_carry_i_1 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \ap_CS_fsm_reg[2]_i_2__11_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
end main_design_v_mix_0_0_v_mix_444_to_422_false_s;

architecture STRUCTURE of main_design_v_mix_0_0_v_mix_444_to_422_false_s is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm[0]_i_1__16_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_4__11_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_5__11_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_6__11_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_7__11_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_2__11_n_10\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_2__11_n_11\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_2__11_n_12\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_9_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_ap_start_reg : STD_LOGIC;
  signal grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_ap_start_reg0 : STD_LOGIC;
  signal grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_n_14 : STD_LOGIC;
  signal grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_n_15 : STD_LOGIC;
  signal grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_n_16 : STD_LOGIC;
  signal \^start_once_reg\ : STD_LOGIC;
  signal \start_once_reg_i_1__12_n_9\ : STD_LOGIC;
  signal \y_fu_46[0]_i_1__0_n_9\ : STD_LOGIC;
  signal \y_fu_46[0]_i_4__0_n_9\ : STD_LOGIC;
  signal y_fu_46_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \y_fu_46_reg[0]_i_3__0_n_10\ : STD_LOGIC;
  signal \y_fu_46_reg[0]_i_3__0_n_11\ : STD_LOGIC;
  signal \y_fu_46_reg[0]_i_3__0_n_12\ : STD_LOGIC;
  signal \y_fu_46_reg[0]_i_3__0_n_13\ : STD_LOGIC;
  signal \y_fu_46_reg[0]_i_3__0_n_14\ : STD_LOGIC;
  signal \y_fu_46_reg[0]_i_3__0_n_15\ : STD_LOGIC;
  signal \y_fu_46_reg[0]_i_3__0_n_16\ : STD_LOGIC;
  signal \y_fu_46_reg[0]_i_3__0_n_9\ : STD_LOGIC;
  signal \y_fu_46_reg[4]_i_1__0_n_10\ : STD_LOGIC;
  signal \y_fu_46_reg[4]_i_1__0_n_11\ : STD_LOGIC;
  signal \y_fu_46_reg[4]_i_1__0_n_12\ : STD_LOGIC;
  signal \y_fu_46_reg[4]_i_1__0_n_13\ : STD_LOGIC;
  signal \y_fu_46_reg[4]_i_1__0_n_14\ : STD_LOGIC;
  signal \y_fu_46_reg[4]_i_1__0_n_15\ : STD_LOGIC;
  signal \y_fu_46_reg[4]_i_1__0_n_16\ : STD_LOGIC;
  signal \y_fu_46_reg[4]_i_1__0_n_9\ : STD_LOGIC;
  signal \y_fu_46_reg[8]_i_1__0_n_10\ : STD_LOGIC;
  signal \y_fu_46_reg[8]_i_1__0_n_11\ : STD_LOGIC;
  signal \y_fu_46_reg[8]_i_1__0_n_12\ : STD_LOGIC;
  signal \y_fu_46_reg[8]_i_1__0_n_13\ : STD_LOGIC;
  signal \y_fu_46_reg[8]_i_1__0_n_14\ : STD_LOGIC;
  signal \y_fu_46_reg[8]_i_1__0_n_15\ : STD_LOGIC;
  signal \y_fu_46_reg[8]_i_1__0_n_16\ : STD_LOGIC;
  signal \NLW_ap_CS_fsm_reg[2]_i_2__11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_y_fu_46_reg[8]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_2__10\ : label is "soft_lutpair805";
  attribute SOFT_HLUTNM of \start_once_reg_i_1__12\ : label is "soft_lutpair805";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \y_fu_46_reg[0]_i_3__0\ : label is 11;
  attribute ADDER_THRESHOLD of \y_fu_46_reg[4]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \y_fu_46_reg[8]_i_1__0\ : label is 11;
begin
  CO(0) <= \^co\(0);
  Q(0) <= \^q\(0);
  start_once_reg <= \^start_once_reg\;
\ap_CS_fsm[0]_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAAA333F0000"
    )
        port map (
      I0 => \^co\(0),
      I1 => v_mix_444_to_422_false_U0_ap_start,
      I2 => start_for_v_mix_422_to_420_false_U0_full_n,
      I3 => \^start_once_reg\,
      I4 => \ap_CS_fsm_reg_n_9_[0]\,
      I5 => \^q\(0),
      O => \ap_CS_fsm[0]_i_1__16_n_9\
    );
\ap_CS_fsm[2]_i_4__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => y_fu_46_reg(9),
      I1 => \ap_CS_fsm_reg[2]_i_2__11_0\(9),
      I2 => \ap_CS_fsm_reg[2]_i_2__11_0\(11),
      I3 => y_fu_46_reg(11),
      I4 => \ap_CS_fsm_reg[2]_i_2__11_0\(10),
      I5 => y_fu_46_reg(10),
      O => \ap_CS_fsm[2]_i_4__11_n_9\
    );
\ap_CS_fsm[2]_i_5__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => y_fu_46_reg(6),
      I1 => \ap_CS_fsm_reg[2]_i_2__11_0\(6),
      I2 => \ap_CS_fsm_reg[2]_i_2__11_0\(8),
      I3 => y_fu_46_reg(8),
      I4 => \ap_CS_fsm_reg[2]_i_2__11_0\(7),
      I5 => y_fu_46_reg(7),
      O => \ap_CS_fsm[2]_i_5__11_n_9\
    );
\ap_CS_fsm[2]_i_6__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => y_fu_46_reg(3),
      I1 => \ap_CS_fsm_reg[2]_i_2__11_0\(3),
      I2 => \ap_CS_fsm_reg[2]_i_2__11_0\(5),
      I3 => y_fu_46_reg(5),
      I4 => \ap_CS_fsm_reg[2]_i_2__11_0\(4),
      I5 => y_fu_46_reg(4),
      O => \ap_CS_fsm[2]_i_6__11_n_9\
    );
\ap_CS_fsm[2]_i_7__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => y_fu_46_reg(0),
      I1 => \ap_CS_fsm_reg[2]_i_2__11_0\(0),
      I2 => \ap_CS_fsm_reg[2]_i_2__11_0\(2),
      I3 => y_fu_46_reg(2),
      I4 => \ap_CS_fsm_reg[2]_i_2__11_0\(1),
      I5 => y_fu_46_reg(1),
      O => \ap_CS_fsm[2]_i_7__11_n_9\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[0]_i_1__16_n_9\,
      Q => \ap_CS_fsm_reg_n_9_[0]\,
      S => ap_done_cache_reg
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_n_15,
      Q => \^q\(0),
      R => ap_done_cache_reg
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_n_14,
      Q => ap_CS_fsm_state3,
      R => ap_done_cache_reg
    );
\ap_CS_fsm_reg[2]_i_2__11\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \^co\(0),
      CO(2) => \ap_CS_fsm_reg[2]_i_2__11_n_10\,
      CO(1) => \ap_CS_fsm_reg[2]_i_2__11_n_11\,
      CO(0) => \ap_CS_fsm_reg[2]_i_2__11_n_12\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[2]_i_2__11_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[2]_i_4__11_n_9\,
      S(2) => \ap_CS_fsm[2]_i_5__11_n_9\,
      S(1) => \ap_CS_fsm[2]_i_6__11_n_9\,
      S(0) => \ap_CS_fsm[2]_i_7__11_n_9\
    );
grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62: entity work.main_design_v_mix_0_0_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2
     port map (
      CO(0) => \^co\(0),
      D(1) => grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_n_14,
      D(0) => grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_n_15,
      Q(2) => ap_CS_fsm_state3,
      Q(1) => \^q\(0),
      Q(0) => \ap_CS_fsm_reg_n_9_[0]\,
      addr110_out => addr110_out,
      \ap_CS_fsm_reg[1]\ => \^start_once_reg\,
      \ap_CS_fsm_reg[2]\ => \ap_CS_fsm_reg[2]_0\,
      ap_clk => ap_clk,
      ap_done_cache_reg => ap_done_cache_reg,
      ap_rst_n => ap_rst_n,
      full_n_reg => grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_n_16,
      grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_ap_start_reg => grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_ap_start_reg,
      grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_ap_start_reg0 => grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_ap_start_reg0,
      icmp_ln718_fu_78_p2_carry_i_1(11 downto 0) => icmp_ln718_fu_78_p2_carry_i_1(11 downto 0),
      \mOutPtr_reg[0]\ => \mOutPtr_reg[0]\,
      out422_full_n => out422_full_n,
      outYuv_empty_n => outYuv_empty_n,
      p_6_in => p_6_in,
      p_9_in => p_9_in,
      push => push,
      push_1 => push_1,
      start_for_v_mix_422_to_420_false_U0_full_n => start_for_v_mix_422_to_420_false_U0_full_n,
      v_mix_444_to_422_false_U0_ap_start => v_mix_444_to_422_false_U0_ap_start
    );
grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_n_16,
      Q => grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_ap_start_reg,
      R => ap_done_cache_reg
    );
\mOutPtr[0]_i_2__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^q\(0),
      O => v_mix_444_to_422_false_U0_ap_ready
    );
\mOutPtr[1]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080808000808080"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^q\(0),
      I2 => v_mix_444_to_422_false_U0_ap_start,
      I3 => start_for_v_mix_444_to_422_false_U0_full_n,
      I4 => v_mix_rgb2yuv_false_U0_ap_start,
      I5 => start_once_reg_2,
      O => p_6_in_0
    );
\start_once_reg_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F8F8F8"
    )
        port map (
      I0 => v_mix_444_to_422_false_U0_ap_start,
      I1 => start_for_v_mix_422_to_420_false_U0_full_n,
      I2 => \^start_once_reg\,
      I3 => \^q\(0),
      I4 => \^co\(0),
      O => \start_once_reg_i_1__12_n_9\
    );
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \start_once_reg_i_1__12_n_9\,
      Q => \^start_once_reg\,
      R => ap_done_cache_reg
    );
\y_fu_46[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => \^start_once_reg\,
      I1 => start_for_v_mix_422_to_420_false_U0_full_n,
      I2 => v_mix_444_to_422_false_U0_ap_start,
      I3 => \ap_CS_fsm_reg_n_9_[0]\,
      O => \y_fu_46[0]_i_1__0_n_9\
    );
\y_fu_46[0]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^co\(0),
      O => grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_ap_start_reg0
    );
\y_fu_46[0]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y_fu_46_reg(0),
      O => \y_fu_46[0]_i_4__0_n_9\
    );
\y_fu_46_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_ap_start_reg0,
      D => \y_fu_46_reg[0]_i_3__0_n_16\,
      Q => y_fu_46_reg(0),
      R => \y_fu_46[0]_i_1__0_n_9\
    );
\y_fu_46_reg[0]_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \y_fu_46_reg[0]_i_3__0_n_9\,
      CO(2) => \y_fu_46_reg[0]_i_3__0_n_10\,
      CO(1) => \y_fu_46_reg[0]_i_3__0_n_11\,
      CO(0) => \y_fu_46_reg[0]_i_3__0_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \y_fu_46_reg[0]_i_3__0_n_13\,
      O(2) => \y_fu_46_reg[0]_i_3__0_n_14\,
      O(1) => \y_fu_46_reg[0]_i_3__0_n_15\,
      O(0) => \y_fu_46_reg[0]_i_3__0_n_16\,
      S(3 downto 1) => y_fu_46_reg(3 downto 1),
      S(0) => \y_fu_46[0]_i_4__0_n_9\
    );
\y_fu_46_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_ap_start_reg0,
      D => \y_fu_46_reg[8]_i_1__0_n_14\,
      Q => y_fu_46_reg(10),
      R => \y_fu_46[0]_i_1__0_n_9\
    );
\y_fu_46_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_ap_start_reg0,
      D => \y_fu_46_reg[8]_i_1__0_n_13\,
      Q => y_fu_46_reg(11),
      R => \y_fu_46[0]_i_1__0_n_9\
    );
\y_fu_46_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_ap_start_reg0,
      D => \y_fu_46_reg[0]_i_3__0_n_15\,
      Q => y_fu_46_reg(1),
      R => \y_fu_46[0]_i_1__0_n_9\
    );
\y_fu_46_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_ap_start_reg0,
      D => \y_fu_46_reg[0]_i_3__0_n_14\,
      Q => y_fu_46_reg(2),
      R => \y_fu_46[0]_i_1__0_n_9\
    );
\y_fu_46_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_ap_start_reg0,
      D => \y_fu_46_reg[0]_i_3__0_n_13\,
      Q => y_fu_46_reg(3),
      R => \y_fu_46[0]_i_1__0_n_9\
    );
\y_fu_46_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_ap_start_reg0,
      D => \y_fu_46_reg[4]_i_1__0_n_16\,
      Q => y_fu_46_reg(4),
      R => \y_fu_46[0]_i_1__0_n_9\
    );
\y_fu_46_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_fu_46_reg[0]_i_3__0_n_9\,
      CO(3) => \y_fu_46_reg[4]_i_1__0_n_9\,
      CO(2) => \y_fu_46_reg[4]_i_1__0_n_10\,
      CO(1) => \y_fu_46_reg[4]_i_1__0_n_11\,
      CO(0) => \y_fu_46_reg[4]_i_1__0_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \y_fu_46_reg[4]_i_1__0_n_13\,
      O(2) => \y_fu_46_reg[4]_i_1__0_n_14\,
      O(1) => \y_fu_46_reg[4]_i_1__0_n_15\,
      O(0) => \y_fu_46_reg[4]_i_1__0_n_16\,
      S(3 downto 0) => y_fu_46_reg(7 downto 4)
    );
\y_fu_46_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_ap_start_reg0,
      D => \y_fu_46_reg[4]_i_1__0_n_15\,
      Q => y_fu_46_reg(5),
      R => \y_fu_46[0]_i_1__0_n_9\
    );
\y_fu_46_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_ap_start_reg0,
      D => \y_fu_46_reg[4]_i_1__0_n_14\,
      Q => y_fu_46_reg(6),
      R => \y_fu_46[0]_i_1__0_n_9\
    );
\y_fu_46_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_ap_start_reg0,
      D => \y_fu_46_reg[4]_i_1__0_n_13\,
      Q => y_fu_46_reg(7),
      R => \y_fu_46[0]_i_1__0_n_9\
    );
\y_fu_46_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_ap_start_reg0,
      D => \y_fu_46_reg[8]_i_1__0_n_16\,
      Q => y_fu_46_reg(8),
      R => \y_fu_46[0]_i_1__0_n_9\
    );
\y_fu_46_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_fu_46_reg[4]_i_1__0_n_9\,
      CO(3) => \NLW_y_fu_46_reg[8]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \y_fu_46_reg[8]_i_1__0_n_10\,
      CO(1) => \y_fu_46_reg[8]_i_1__0_n_11\,
      CO(0) => \y_fu_46_reg[8]_i_1__0_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \y_fu_46_reg[8]_i_1__0_n_13\,
      O(2) => \y_fu_46_reg[8]_i_1__0_n_14\,
      O(1) => \y_fu_46_reg[8]_i_1__0_n_15\,
      O(0) => \y_fu_46_reg[8]_i_1__0_n_16\,
      S(3 downto 0) => y_fu_46_reg(11 downto 8)
    );
\y_fu_46_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62_ap_start_reg0,
      D => \y_fu_46_reg[8]_i_1__0_n_15\,
      Q => y_fu_46_reg(9),
      R => \y_fu_46[0]_i_1__0_n_9\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_v_mix_core_alpha_false_false_10 is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln465_reg_217_reg[0]\ : out STD_LOGIC;
    and_ln476_4_reg_221 : out STD_LOGIC;
    start_once_reg : out STD_LOGIC;
    \y_fu_80_reg[9]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[0]_0\ : out STD_LOGIC;
    \mOutPtr_reg[0]\ : out STD_LOGIC;
    p_6_in : out STD_LOGIC;
    p_9_in : out STD_LOGIC;
    \mOutPtr_reg[0]_0\ : out STD_LOGIC;
    p_6_in_0 : out STD_LOGIC;
    p_9_in_1 : out STD_LOGIC;
    push : out STD_LOGIC;
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC;
    v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read : in STD_LOGIC;
    hwReg_6_val_dout : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_done_cache_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    outLayer1_empty_n : in STD_LOGIC;
    srcLayer2x_empty_n : in STD_LOGIC;
    outLayer2_full_n : in STD_LOGIC;
    HwReg_layerHeight_2_val_c_empty_n : in STD_LOGIC;
    HwReg_layerWidth_2_val_c_empty_n : in STD_LOGIC;
    HwReg_layerStartY_2_val20_c_empty_n : in STD_LOGIC;
    icmp_ln465_fu_143_p2_carry : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \ap_CS_fsm_reg[0]_i_2__0_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    v_mix_core_alpha_false_false_10_U0_ap_start : in STD_LOGIC;
    start_for_v_mix_rgb2yuv_false_U0_full_n : in STD_LOGIC;
    \mOutPtr_reg[0]_1\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mOutPtr_reg[0]_2\ : in STD_LOGIC;
    \mOutPtr_reg[0]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \shl_ln450_reg_274_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \layerStartY_reg_257_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \shl_ln449_reg_269_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end main_design_v_mix_0_0_v_mix_core_alpha_false_false_10;

architecture STRUCTURE of main_design_v_mix_0_0_v_mix_core_alpha_false_false_10 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal add60_fu_187_p2 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal add60_reg_294 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \add60_reg_294[11]_i_2_n_9\ : STD_LOGIC;
  signal \add60_reg_294[11]_i_3_n_9\ : STD_LOGIC;
  signal \add60_reg_294[11]_i_4_n_9\ : STD_LOGIC;
  signal \add60_reg_294[11]_i_5_n_9\ : STD_LOGIC;
  signal \add60_reg_294[15]_i_2_n_9\ : STD_LOGIC;
  signal \add60_reg_294[15]_i_3_n_9\ : STD_LOGIC;
  signal \add60_reg_294[15]_i_4_n_9\ : STD_LOGIC;
  signal \add60_reg_294[15]_i_5_n_9\ : STD_LOGIC;
  signal \add60_reg_294[3]_i_2_n_9\ : STD_LOGIC;
  signal \add60_reg_294[3]_i_3_n_9\ : STD_LOGIC;
  signal \add60_reg_294[3]_i_4_n_9\ : STD_LOGIC;
  signal \add60_reg_294[3]_i_5_n_9\ : STD_LOGIC;
  signal \add60_reg_294[7]_i_2_n_9\ : STD_LOGIC;
  signal \add60_reg_294[7]_i_3_n_9\ : STD_LOGIC;
  signal \add60_reg_294[7]_i_4_n_9\ : STD_LOGIC;
  signal \add60_reg_294[7]_i_5_n_9\ : STD_LOGIC;
  signal \add60_reg_294_reg[11]_i_1_n_10\ : STD_LOGIC;
  signal \add60_reg_294_reg[11]_i_1_n_11\ : STD_LOGIC;
  signal \add60_reg_294_reg[11]_i_1_n_12\ : STD_LOGIC;
  signal \add60_reg_294_reg[11]_i_1_n_9\ : STD_LOGIC;
  signal \add60_reg_294_reg[15]_i_1_n_10\ : STD_LOGIC;
  signal \add60_reg_294_reg[15]_i_1_n_11\ : STD_LOGIC;
  signal \add60_reg_294_reg[15]_i_1_n_12\ : STD_LOGIC;
  signal \add60_reg_294_reg[15]_i_1_n_9\ : STD_LOGIC;
  signal \add60_reg_294_reg[3]_i_1_n_10\ : STD_LOGIC;
  signal \add60_reg_294_reg[3]_i_1_n_11\ : STD_LOGIC;
  signal \add60_reg_294_reg[3]_i_1_n_12\ : STD_LOGIC;
  signal \add60_reg_294_reg[3]_i_1_n_9\ : STD_LOGIC;
  signal \add60_reg_294_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \add60_reg_294_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \add60_reg_294_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \add60_reg_294_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal add71_fu_199_p2 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal add71_reg_299 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \add71_reg_299[11]_i_2_n_9\ : STD_LOGIC;
  signal \add71_reg_299[11]_i_3_n_9\ : STD_LOGIC;
  signal \add71_reg_299[11]_i_4_n_9\ : STD_LOGIC;
  signal \add71_reg_299[11]_i_5_n_9\ : STD_LOGIC;
  signal \add71_reg_299[15]_i_2_n_9\ : STD_LOGIC;
  signal \add71_reg_299[15]_i_3_n_9\ : STD_LOGIC;
  signal \add71_reg_299[15]_i_4_n_9\ : STD_LOGIC;
  signal \add71_reg_299[15]_i_5_n_9\ : STD_LOGIC;
  signal \add71_reg_299[3]_i_2_n_9\ : STD_LOGIC;
  signal \add71_reg_299[3]_i_3_n_9\ : STD_LOGIC;
  signal \add71_reg_299[3]_i_4_n_9\ : STD_LOGIC;
  signal \add71_reg_299[3]_i_5_n_9\ : STD_LOGIC;
  signal \add71_reg_299[7]_i_2_n_9\ : STD_LOGIC;
  signal \add71_reg_299[7]_i_3_n_9\ : STD_LOGIC;
  signal \add71_reg_299[7]_i_4_n_9\ : STD_LOGIC;
  signal \add71_reg_299[7]_i_5_n_9\ : STD_LOGIC;
  signal \add71_reg_299_reg[11]_i_1_n_10\ : STD_LOGIC;
  signal \add71_reg_299_reg[11]_i_1_n_11\ : STD_LOGIC;
  signal \add71_reg_299_reg[11]_i_1_n_12\ : STD_LOGIC;
  signal \add71_reg_299_reg[11]_i_1_n_9\ : STD_LOGIC;
  signal \add71_reg_299_reg[15]_i_1_n_10\ : STD_LOGIC;
  signal \add71_reg_299_reg[15]_i_1_n_11\ : STD_LOGIC;
  signal \add71_reg_299_reg[15]_i_1_n_12\ : STD_LOGIC;
  signal \add71_reg_299_reg[15]_i_1_n_9\ : STD_LOGIC;
  signal \add71_reg_299_reg[3]_i_1_n_10\ : STD_LOGIC;
  signal \add71_reg_299_reg[3]_i_1_n_11\ : STD_LOGIC;
  signal \add71_reg_299_reg[3]_i_1_n_12\ : STD_LOGIC;
  signal \add71_reg_299_reg[3]_i_1_n_9\ : STD_LOGIC;
  signal \add71_reg_299_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \add71_reg_299_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \add71_reg_299_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \add71_reg_299_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_3__0_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_4__1_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_5__1_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_6__1_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[0]_i_2__0_n_10\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[0]_i_2__0_n_11\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[0]_i_2__0_n_12\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_9_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg : STD_LOGIC;
  signal grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg0 : STD_LOGIC;
  signal grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_n_13 : STD_LOGIC;
  signal layerStartX_reg_263 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal layerStartY_reg_257 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal notrhs_fu_239_p2 : STD_LOGIC;
  signal notrhs_reg_312 : STD_LOGIC;
  signal \notrhs_reg_312[0]_i_10_n_9\ : STD_LOGIC;
  signal \notrhs_reg_312[0]_i_11_n_9\ : STD_LOGIC;
  signal \notrhs_reg_312[0]_i_12_n_9\ : STD_LOGIC;
  signal \notrhs_reg_312[0]_i_13_n_9\ : STD_LOGIC;
  signal \notrhs_reg_312[0]_i_14_n_9\ : STD_LOGIC;
  signal \notrhs_reg_312[0]_i_15_n_9\ : STD_LOGIC;
  signal \notrhs_reg_312[0]_i_16_n_9\ : STD_LOGIC;
  signal \notrhs_reg_312[0]_i_17_n_9\ : STD_LOGIC;
  signal \notrhs_reg_312[0]_i_18_n_9\ : STD_LOGIC;
  signal \notrhs_reg_312[0]_i_19_n_9\ : STD_LOGIC;
  signal \notrhs_reg_312[0]_i_1_n_9\ : STD_LOGIC;
  signal \notrhs_reg_312[0]_i_20_n_9\ : STD_LOGIC;
  signal \notrhs_reg_312[0]_i_21_n_9\ : STD_LOGIC;
  signal \notrhs_reg_312[0]_i_4_n_9\ : STD_LOGIC;
  signal \notrhs_reg_312[0]_i_6_n_9\ : STD_LOGIC;
  signal \notrhs_reg_312[0]_i_7_n_9\ : STD_LOGIC;
  signal \notrhs_reg_312[0]_i_8_n_9\ : STD_LOGIC;
  signal \notrhs_reg_312[0]_i_9_n_9\ : STD_LOGIC;
  signal \notrhs_reg_312_reg[0]_i_3_n_10\ : STD_LOGIC;
  signal \notrhs_reg_312_reg[0]_i_3_n_11\ : STD_LOGIC;
  signal \notrhs_reg_312_reg[0]_i_3_n_12\ : STD_LOGIC;
  signal \notrhs_reg_312_reg[0]_i_3_n_9\ : STD_LOGIC;
  signal \notrhs_reg_312_reg[0]_i_5_n_10\ : STD_LOGIC;
  signal \notrhs_reg_312_reg[0]_i_5_n_11\ : STD_LOGIC;
  signal \notrhs_reg_312_reg[0]_i_5_n_12\ : STD_LOGIC;
  signal \notrhs_reg_312_reg[0]_i_5_n_9\ : STD_LOGIC;
  signal rev12_fu_232_p2 : STD_LOGIC;
  signal rev12_reg_307 : STD_LOGIC;
  signal \rev12_reg_307[0]_i_10_n_9\ : STD_LOGIC;
  signal \rev12_reg_307[0]_i_11_n_9\ : STD_LOGIC;
  signal \rev12_reg_307[0]_i_12_n_9\ : STD_LOGIC;
  signal \rev12_reg_307[0]_i_13_n_9\ : STD_LOGIC;
  signal \rev12_reg_307[0]_i_14_n_9\ : STD_LOGIC;
  signal \rev12_reg_307[0]_i_15_n_9\ : STD_LOGIC;
  signal \rev12_reg_307[0]_i_16_n_9\ : STD_LOGIC;
  signal \rev12_reg_307[0]_i_17_n_9\ : STD_LOGIC;
  signal \rev12_reg_307[0]_i_18_n_9\ : STD_LOGIC;
  signal \rev12_reg_307[0]_i_19_n_9\ : STD_LOGIC;
  signal \rev12_reg_307[0]_i_4_n_9\ : STD_LOGIC;
  signal \rev12_reg_307[0]_i_5_n_9\ : STD_LOGIC;
  signal \rev12_reg_307[0]_i_6_n_9\ : STD_LOGIC;
  signal \rev12_reg_307[0]_i_7_n_9\ : STD_LOGIC;
  signal \rev12_reg_307[0]_i_8_n_9\ : STD_LOGIC;
  signal \rev12_reg_307[0]_i_9_n_9\ : STD_LOGIC;
  signal \rev12_reg_307_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \rev12_reg_307_reg[0]_i_2_n_11\ : STD_LOGIC;
  signal \rev12_reg_307_reg[0]_i_2_n_12\ : STD_LOGIC;
  signal \rev12_reg_307_reg[0]_i_3_n_10\ : STD_LOGIC;
  signal \rev12_reg_307_reg[0]_i_3_n_11\ : STD_LOGIC;
  signal \rev12_reg_307_reg[0]_i_3_n_12\ : STD_LOGIC;
  signal \rev12_reg_307_reg[0]_i_3_n_9\ : STD_LOGIC;
  signal shl_ln449_reg_269 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal shl_ln450_reg_274 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^start_once_reg\ : STD_LOGIC;
  signal \start_once_reg_i_1__10_n_9\ : STD_LOGIC;
  signal tmp_5_reg_279 : STD_LOGIC;
  signal ult_fu_227_p2 : STD_LOGIC;
  signal \y_fu_80[0]_i_3_n_9\ : STD_LOGIC;
  signal y_fu_80_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \y_fu_80_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \y_fu_80_reg[0]_i_2_n_11\ : STD_LOGIC;
  signal \y_fu_80_reg[0]_i_2_n_12\ : STD_LOGIC;
  signal \y_fu_80_reg[0]_i_2_n_13\ : STD_LOGIC;
  signal \y_fu_80_reg[0]_i_2_n_14\ : STD_LOGIC;
  signal \y_fu_80_reg[0]_i_2_n_15\ : STD_LOGIC;
  signal \y_fu_80_reg[0]_i_2_n_16\ : STD_LOGIC;
  signal \y_fu_80_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal \y_fu_80_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \y_fu_80_reg[4]_i_1_n_11\ : STD_LOGIC;
  signal \y_fu_80_reg[4]_i_1_n_12\ : STD_LOGIC;
  signal \y_fu_80_reg[4]_i_1_n_13\ : STD_LOGIC;
  signal \y_fu_80_reg[4]_i_1_n_14\ : STD_LOGIC;
  signal \y_fu_80_reg[4]_i_1_n_15\ : STD_LOGIC;
  signal \y_fu_80_reg[4]_i_1_n_16\ : STD_LOGIC;
  signal \y_fu_80_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \y_fu_80_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \y_fu_80_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \y_fu_80_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \y_fu_80_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \y_fu_80_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \y_fu_80_reg[8]_i_1_n_15\ : STD_LOGIC;
  signal \y_fu_80_reg[8]_i_1_n_16\ : STD_LOGIC;
  signal \^y_fu_80_reg[9]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_add60_reg_294_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add60_reg_294_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add71_reg_299_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add71_reg_299_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_CS_fsm_reg[0]_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notrhs_reg_312_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_notrhs_reg_312_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notrhs_reg_312_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notrhs_reg_312_reg[0]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rev12_reg_307_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rev12_reg_307_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_rev12_reg_307_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rev12_reg_307_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_y_fu_80_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1__12\ : label is "soft_lutpair815";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute SOFT_HLUTNM of \layerStartX_reg_263[15]_i_2\ : label is "soft_lutpair815";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \notrhs_reg_312_reg[0]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \notrhs_reg_312_reg[0]_i_3\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \notrhs_reg_312_reg[0]_i_5\ : label is 11;
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \y_fu_80_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \y_fu_80_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \y_fu_80_reg[8]_i_1\ : label is 11;
begin
  Q(0) <= \^q\(0);
  start_once_reg <= \^start_once_reg\;
  \y_fu_80_reg[9]_0\(0) <= \^y_fu_80_reg[9]_0\(0);
\add60_reg_294[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shl_ln449_reg_269(11),
      I1 => layerStartY_reg_257(11),
      O => \add60_reg_294[11]_i_2_n_9\
    );
\add60_reg_294[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shl_ln449_reg_269(10),
      I1 => layerStartY_reg_257(10),
      O => \add60_reg_294[11]_i_3_n_9\
    );
\add60_reg_294[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shl_ln449_reg_269(9),
      I1 => layerStartY_reg_257(9),
      O => \add60_reg_294[11]_i_4_n_9\
    );
\add60_reg_294[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shl_ln449_reg_269(8),
      I1 => layerStartY_reg_257(8),
      O => \add60_reg_294[11]_i_5_n_9\
    );
\add60_reg_294[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shl_ln449_reg_269(15),
      I1 => layerStartY_reg_257(15),
      O => \add60_reg_294[15]_i_2_n_9\
    );
\add60_reg_294[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shl_ln449_reg_269(14),
      I1 => layerStartY_reg_257(14),
      O => \add60_reg_294[15]_i_3_n_9\
    );
\add60_reg_294[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shl_ln449_reg_269(13),
      I1 => layerStartY_reg_257(13),
      O => \add60_reg_294[15]_i_4_n_9\
    );
\add60_reg_294[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shl_ln449_reg_269(12),
      I1 => layerStartY_reg_257(12),
      O => \add60_reg_294[15]_i_5_n_9\
    );
\add60_reg_294[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shl_ln449_reg_269(3),
      I1 => layerStartY_reg_257(3),
      O => \add60_reg_294[3]_i_2_n_9\
    );
\add60_reg_294[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shl_ln449_reg_269(2),
      I1 => layerStartY_reg_257(2),
      O => \add60_reg_294[3]_i_3_n_9\
    );
\add60_reg_294[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shl_ln449_reg_269(1),
      I1 => layerStartY_reg_257(1),
      O => \add60_reg_294[3]_i_4_n_9\
    );
\add60_reg_294[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shl_ln449_reg_269(0),
      I1 => layerStartY_reg_257(0),
      O => \add60_reg_294[3]_i_5_n_9\
    );
\add60_reg_294[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shl_ln449_reg_269(7),
      I1 => layerStartY_reg_257(7),
      O => \add60_reg_294[7]_i_2_n_9\
    );
\add60_reg_294[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shl_ln449_reg_269(6),
      I1 => layerStartY_reg_257(6),
      O => \add60_reg_294[7]_i_3_n_9\
    );
\add60_reg_294[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shl_ln449_reg_269(5),
      I1 => layerStartY_reg_257(5),
      O => \add60_reg_294[7]_i_4_n_9\
    );
\add60_reg_294[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shl_ln449_reg_269(4),
      I1 => layerStartY_reg_257(4),
      O => \add60_reg_294[7]_i_5_n_9\
    );
\add60_reg_294_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add60_fu_187_p2(0),
      Q => add60_reg_294(0),
      R => '0'
    );
\add60_reg_294_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add60_fu_187_p2(10),
      Q => add60_reg_294(10),
      R => '0'
    );
\add60_reg_294_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add60_fu_187_p2(11),
      Q => add60_reg_294(11),
      R => '0'
    );
\add60_reg_294_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add60_reg_294_reg[7]_i_1_n_9\,
      CO(3) => \add60_reg_294_reg[11]_i_1_n_9\,
      CO(2) => \add60_reg_294_reg[11]_i_1_n_10\,
      CO(1) => \add60_reg_294_reg[11]_i_1_n_11\,
      CO(0) => \add60_reg_294_reg[11]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => shl_ln449_reg_269(11 downto 8),
      O(3 downto 0) => add60_fu_187_p2(11 downto 8),
      S(3) => \add60_reg_294[11]_i_2_n_9\,
      S(2) => \add60_reg_294[11]_i_3_n_9\,
      S(1) => \add60_reg_294[11]_i_4_n_9\,
      S(0) => \add60_reg_294[11]_i_5_n_9\
    );
\add60_reg_294_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add60_fu_187_p2(12),
      Q => add60_reg_294(12),
      R => '0'
    );
\add60_reg_294_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add60_fu_187_p2(13),
      Q => add60_reg_294(13),
      R => '0'
    );
\add60_reg_294_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add60_fu_187_p2(14),
      Q => add60_reg_294(14),
      R => '0'
    );
\add60_reg_294_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add60_fu_187_p2(15),
      Q => add60_reg_294(15),
      R => '0'
    );
\add60_reg_294_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add60_reg_294_reg[11]_i_1_n_9\,
      CO(3) => \add60_reg_294_reg[15]_i_1_n_9\,
      CO(2) => \add60_reg_294_reg[15]_i_1_n_10\,
      CO(1) => \add60_reg_294_reg[15]_i_1_n_11\,
      CO(0) => \add60_reg_294_reg[15]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => shl_ln449_reg_269(15 downto 12),
      O(3 downto 0) => add60_fu_187_p2(15 downto 12),
      S(3) => \add60_reg_294[15]_i_2_n_9\,
      S(2) => \add60_reg_294[15]_i_3_n_9\,
      S(1) => \add60_reg_294[15]_i_4_n_9\,
      S(0) => \add60_reg_294[15]_i_5_n_9\
    );
\add60_reg_294_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add60_fu_187_p2(16),
      Q => add60_reg_294(16),
      R => '0'
    );
\add60_reg_294_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add60_reg_294_reg[15]_i_1_n_9\,
      CO(3 downto 1) => \NLW_add60_reg_294_reg[16]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => add60_fu_187_p2(16),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_add60_reg_294_reg[16]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\add60_reg_294_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add60_fu_187_p2(1),
      Q => add60_reg_294(1),
      R => '0'
    );
\add60_reg_294_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add60_fu_187_p2(2),
      Q => add60_reg_294(2),
      R => '0'
    );
\add60_reg_294_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add60_fu_187_p2(3),
      Q => add60_reg_294(3),
      R => '0'
    );
\add60_reg_294_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add60_reg_294_reg[3]_i_1_n_9\,
      CO(2) => \add60_reg_294_reg[3]_i_1_n_10\,
      CO(1) => \add60_reg_294_reg[3]_i_1_n_11\,
      CO(0) => \add60_reg_294_reg[3]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => shl_ln449_reg_269(3 downto 0),
      O(3 downto 0) => add60_fu_187_p2(3 downto 0),
      S(3) => \add60_reg_294[3]_i_2_n_9\,
      S(2) => \add60_reg_294[3]_i_3_n_9\,
      S(1) => \add60_reg_294[3]_i_4_n_9\,
      S(0) => \add60_reg_294[3]_i_5_n_9\
    );
\add60_reg_294_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add60_fu_187_p2(4),
      Q => add60_reg_294(4),
      R => '0'
    );
\add60_reg_294_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add60_fu_187_p2(5),
      Q => add60_reg_294(5),
      R => '0'
    );
\add60_reg_294_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add60_fu_187_p2(6),
      Q => add60_reg_294(6),
      R => '0'
    );
\add60_reg_294_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add60_fu_187_p2(7),
      Q => add60_reg_294(7),
      R => '0'
    );
\add60_reg_294_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add60_reg_294_reg[3]_i_1_n_9\,
      CO(3) => \add60_reg_294_reg[7]_i_1_n_9\,
      CO(2) => \add60_reg_294_reg[7]_i_1_n_10\,
      CO(1) => \add60_reg_294_reg[7]_i_1_n_11\,
      CO(0) => \add60_reg_294_reg[7]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => shl_ln449_reg_269(7 downto 4),
      O(3 downto 0) => add60_fu_187_p2(7 downto 4),
      S(3) => \add60_reg_294[7]_i_2_n_9\,
      S(2) => \add60_reg_294[7]_i_3_n_9\,
      S(1) => \add60_reg_294[7]_i_4_n_9\,
      S(0) => \add60_reg_294[7]_i_5_n_9\
    );
\add60_reg_294_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add60_fu_187_p2(8),
      Q => add60_reg_294(8),
      R => '0'
    );
\add60_reg_294_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add60_fu_187_p2(9),
      Q => add60_reg_294(9),
      R => '0'
    );
\add71_reg_299[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shl_ln450_reg_274(11),
      I1 => layerStartX_reg_263(11),
      O => \add71_reg_299[11]_i_2_n_9\
    );
\add71_reg_299[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shl_ln450_reg_274(10),
      I1 => layerStartX_reg_263(10),
      O => \add71_reg_299[11]_i_3_n_9\
    );
\add71_reg_299[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shl_ln450_reg_274(9),
      I1 => layerStartX_reg_263(9),
      O => \add71_reg_299[11]_i_4_n_9\
    );
\add71_reg_299[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shl_ln450_reg_274(8),
      I1 => layerStartX_reg_263(8),
      O => \add71_reg_299[11]_i_5_n_9\
    );
\add71_reg_299[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shl_ln450_reg_274(15),
      I1 => layerStartX_reg_263(15),
      O => \add71_reg_299[15]_i_2_n_9\
    );
\add71_reg_299[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shl_ln450_reg_274(14),
      I1 => layerStartX_reg_263(14),
      O => \add71_reg_299[15]_i_3_n_9\
    );
\add71_reg_299[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shl_ln450_reg_274(13),
      I1 => layerStartX_reg_263(13),
      O => \add71_reg_299[15]_i_4_n_9\
    );
\add71_reg_299[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shl_ln450_reg_274(12),
      I1 => layerStartX_reg_263(12),
      O => \add71_reg_299[15]_i_5_n_9\
    );
\add71_reg_299[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shl_ln450_reg_274(3),
      I1 => layerStartX_reg_263(3),
      O => \add71_reg_299[3]_i_2_n_9\
    );
\add71_reg_299[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shl_ln450_reg_274(2),
      I1 => layerStartX_reg_263(2),
      O => \add71_reg_299[3]_i_3_n_9\
    );
\add71_reg_299[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shl_ln450_reg_274(1),
      I1 => layerStartX_reg_263(1),
      O => \add71_reg_299[3]_i_4_n_9\
    );
\add71_reg_299[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shl_ln450_reg_274(0),
      I1 => layerStartX_reg_263(0),
      O => \add71_reg_299[3]_i_5_n_9\
    );
\add71_reg_299[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shl_ln450_reg_274(7),
      I1 => layerStartX_reg_263(7),
      O => \add71_reg_299[7]_i_2_n_9\
    );
\add71_reg_299[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shl_ln450_reg_274(6),
      I1 => layerStartX_reg_263(6),
      O => \add71_reg_299[7]_i_3_n_9\
    );
\add71_reg_299[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shl_ln450_reg_274(5),
      I1 => layerStartX_reg_263(5),
      O => \add71_reg_299[7]_i_4_n_9\
    );
\add71_reg_299[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shl_ln450_reg_274(4),
      I1 => layerStartX_reg_263(4),
      O => \add71_reg_299[7]_i_5_n_9\
    );
\add71_reg_299_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add71_fu_199_p2(0),
      Q => add71_reg_299(0),
      R => '0'
    );
\add71_reg_299_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add71_fu_199_p2(10),
      Q => add71_reg_299(10),
      R => '0'
    );
\add71_reg_299_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add71_fu_199_p2(11),
      Q => add71_reg_299(11),
      R => '0'
    );
\add71_reg_299_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add71_reg_299_reg[7]_i_1_n_9\,
      CO(3) => \add71_reg_299_reg[11]_i_1_n_9\,
      CO(2) => \add71_reg_299_reg[11]_i_1_n_10\,
      CO(1) => \add71_reg_299_reg[11]_i_1_n_11\,
      CO(0) => \add71_reg_299_reg[11]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => shl_ln450_reg_274(11 downto 8),
      O(3 downto 0) => add71_fu_199_p2(11 downto 8),
      S(3) => \add71_reg_299[11]_i_2_n_9\,
      S(2) => \add71_reg_299[11]_i_3_n_9\,
      S(1) => \add71_reg_299[11]_i_4_n_9\,
      S(0) => \add71_reg_299[11]_i_5_n_9\
    );
\add71_reg_299_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add71_fu_199_p2(12),
      Q => add71_reg_299(12),
      R => '0'
    );
\add71_reg_299_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add71_fu_199_p2(13),
      Q => add71_reg_299(13),
      R => '0'
    );
\add71_reg_299_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add71_fu_199_p2(14),
      Q => add71_reg_299(14),
      R => '0'
    );
\add71_reg_299_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add71_fu_199_p2(15),
      Q => add71_reg_299(15),
      R => '0'
    );
\add71_reg_299_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add71_reg_299_reg[11]_i_1_n_9\,
      CO(3) => \add71_reg_299_reg[15]_i_1_n_9\,
      CO(2) => \add71_reg_299_reg[15]_i_1_n_10\,
      CO(1) => \add71_reg_299_reg[15]_i_1_n_11\,
      CO(0) => \add71_reg_299_reg[15]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => shl_ln450_reg_274(15 downto 12),
      O(3 downto 0) => add71_fu_199_p2(15 downto 12),
      S(3) => \add71_reg_299[15]_i_2_n_9\,
      S(2) => \add71_reg_299[15]_i_3_n_9\,
      S(1) => \add71_reg_299[15]_i_4_n_9\,
      S(0) => \add71_reg_299[15]_i_5_n_9\
    );
\add71_reg_299_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add71_fu_199_p2(16),
      Q => add71_reg_299(16),
      R => '0'
    );
\add71_reg_299_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add71_reg_299_reg[15]_i_1_n_9\,
      CO(3 downto 1) => \NLW_add71_reg_299_reg[16]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => add71_fu_199_p2(16),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_add71_reg_299_reg[16]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\add71_reg_299_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add71_fu_199_p2(1),
      Q => add71_reg_299(1),
      R => '0'
    );
\add71_reg_299_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add71_fu_199_p2(2),
      Q => add71_reg_299(2),
      R => '0'
    );
\add71_reg_299_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add71_fu_199_p2(3),
      Q => add71_reg_299(3),
      R => '0'
    );
\add71_reg_299_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add71_reg_299_reg[3]_i_1_n_9\,
      CO(2) => \add71_reg_299_reg[3]_i_1_n_10\,
      CO(1) => \add71_reg_299_reg[3]_i_1_n_11\,
      CO(0) => \add71_reg_299_reg[3]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => shl_ln450_reg_274(3 downto 0),
      O(3 downto 0) => add71_fu_199_p2(3 downto 0),
      S(3) => \add71_reg_299[3]_i_2_n_9\,
      S(2) => \add71_reg_299[3]_i_3_n_9\,
      S(1) => \add71_reg_299[3]_i_4_n_9\,
      S(0) => \add71_reg_299[3]_i_5_n_9\
    );
\add71_reg_299_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add71_fu_199_p2(4),
      Q => add71_reg_299(4),
      R => '0'
    );
\add71_reg_299_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add71_fu_199_p2(5),
      Q => add71_reg_299(5),
      R => '0'
    );
\add71_reg_299_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add71_fu_199_p2(6),
      Q => add71_reg_299(6),
      R => '0'
    );
\add71_reg_299_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add71_fu_199_p2(7),
      Q => add71_reg_299(7),
      R => '0'
    );
\add71_reg_299_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add71_reg_299_reg[3]_i_1_n_9\,
      CO(3) => \add71_reg_299_reg[7]_i_1_n_9\,
      CO(2) => \add71_reg_299_reg[7]_i_1_n_10\,
      CO(1) => \add71_reg_299_reg[7]_i_1_n_11\,
      CO(0) => \add71_reg_299_reg[7]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => shl_ln450_reg_274(7 downto 4),
      O(3 downto 0) => add71_fu_199_p2(7 downto 4),
      S(3) => \add71_reg_299[7]_i_2_n_9\,
      S(2) => \add71_reg_299[7]_i_3_n_9\,
      S(1) => \add71_reg_299[7]_i_4_n_9\,
      S(0) => \add71_reg_299[7]_i_5_n_9\
    );
\add71_reg_299_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add71_fu_199_p2(8),
      Q => add71_reg_299(8),
      R => '0'
    );
\add71_reg_299_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add71_fu_199_p2(9),
      Q => add71_reg_299(9),
      R => '0'
    );
\ap_CS_fsm[0]_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read,
      I1 => \ap_CS_fsm_reg_n_9_[0]\,
      I2 => \^y_fu_80_reg[9]_0\(0),
      I3 => \^q\(0),
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[0]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => y_fu_80_reg(9),
      I1 => \ap_CS_fsm_reg[0]_i_2__0_0\(9),
      I2 => y_fu_80_reg(10),
      I3 => \ap_CS_fsm_reg[0]_i_2__0_0\(10),
      I4 => \ap_CS_fsm_reg[0]_i_2__0_0\(11),
      I5 => y_fu_80_reg(11),
      O => \ap_CS_fsm[0]_i_3__0_n_9\
    );
\ap_CS_fsm[0]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => y_fu_80_reg(6),
      I1 => \ap_CS_fsm_reg[0]_i_2__0_0\(6),
      I2 => y_fu_80_reg(7),
      I3 => \ap_CS_fsm_reg[0]_i_2__0_0\(7),
      I4 => \ap_CS_fsm_reg[0]_i_2__0_0\(8),
      I5 => y_fu_80_reg(8),
      O => \ap_CS_fsm[0]_i_4__1_n_9\
    );
\ap_CS_fsm[0]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => y_fu_80_reg(3),
      I1 => \ap_CS_fsm_reg[0]_i_2__0_0\(3),
      I2 => y_fu_80_reg(4),
      I3 => \ap_CS_fsm_reg[0]_i_2__0_0\(4),
      I4 => \ap_CS_fsm_reg[0]_i_2__0_0\(5),
      I5 => y_fu_80_reg(5),
      O => \ap_CS_fsm[0]_i_5__1_n_9\
    );
\ap_CS_fsm[0]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => y_fu_80_reg(0),
      I1 => \ap_CS_fsm_reg[0]_i_2__0_0\(0),
      I2 => y_fu_80_reg(1),
      I3 => \ap_CS_fsm_reg[0]_i_2__0_0\(1),
      I4 => \ap_CS_fsm_reg[0]_i_2__0_0\(2),
      I5 => y_fu_80_reg(2),
      O => \ap_CS_fsm[0]_i_6__1_n_9\
    );
\ap_CS_fsm[1]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_9_[0]\,
      I1 => v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_9_[0]\,
      S => ap_done_cache_reg
    );
\ap_CS_fsm_reg[0]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \^y_fu_80_reg[9]_0\(0),
      CO(2) => \ap_CS_fsm_reg[0]_i_2__0_n_10\,
      CO(1) => \ap_CS_fsm_reg[0]_i_2__0_n_11\,
      CO(0) => \ap_CS_fsm_reg[0]_i_2__0_n_12\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[0]_i_2__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[0]_i_3__0_n_9\,
      S(2) => \ap_CS_fsm[0]_i_4__1_n_9\,
      S(1) => \ap_CS_fsm[0]_i_5__1_n_9\,
      S(0) => \ap_CS_fsm[0]_i_6__1_n_9\
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_done_cache_reg
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => \^q\(0),
      R => ap_done_cache_reg
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => ap_done_cache_reg
    );
grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132: entity work.main_design_v_mix_0_0_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3
     port map (
      CO(0) => \^y_fu_80_reg[9]_0\(0),
      D(1 downto 0) => ap_NS_fsm(3 downto 2),
      E(0) => E(0),
      Q(16 downto 0) => add71_reg_299(16 downto 0),
      \and_ln476_4_reg_221_reg[0]_0\ => and_ln476_4_reg_221,
      \ap_CS_fsm_reg[2]\ => grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_n_13,
      \ap_CS_fsm_reg[3]\(2) => ap_CS_fsm_state4,
      \ap_CS_fsm_reg[3]\(1) => \^q\(0),
      \ap_CS_fsm_reg[3]\(0) => ap_CS_fsm_state2,
      ap_clk => ap_clk,
      ap_done_cache_reg => ap_done_cache_reg,
      \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_0\(23 downto 0) => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]\(23 downto 0),
      \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_1\(23 downto 0) => \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_0\(23 downto 0),
      ap_rst_n => ap_rst_n,
      grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg => grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg,
      icmp_ln465_fu_143_p2_carry_0(11 downto 0) => icmp_ln465_fu_143_p2_carry(11 downto 0),
      \icmp_ln465_reg_217_reg[0]_0\ => \icmp_ln465_reg_217_reg[0]\,
      \icmp_ln477_fu_163_p2_carry__0_0\(15 downto 0) => layerStartX_reg_263(15 downto 0),
      \mOutPtr_reg[0]\ => \mOutPtr_reg[0]\,
      \mOutPtr_reg[0]_0\ => \mOutPtr_reg[0]_0\,
      \mOutPtr_reg[0]_1\ => \mOutPtr_reg[0]_1\,
      \mOutPtr_reg[0]_2\ => \mOutPtr_reg[0]_2\,
      \mOutPtr_reg[0]_3\(0) => \mOutPtr_reg[0]_3\(0),
      notrhs_reg_312 => notrhs_reg_312,
      outLayer1_empty_n => outLayer1_empty_n,
      outLayer2_full_n => outLayer2_full_n,
      p_6_in => p_6_in,
      p_6_in_0 => p_6_in_0,
      p_9_in => p_9_in,
      p_9_in_1 => p_9_in_1,
      push => push,
      rev12_reg_307 => rev12_reg_307,
      sel => grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg0,
      srcLayer2x_empty_n => srcLayer2x_empty_n,
      tmp_5_reg_279 => tmp_5_reg_279
    );
grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_n_13,
      Q => grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg,
      R => ap_done_cache_reg
    );
\layerStartX_reg_263[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_9_[0]\,
      I1 => HwReg_layerHeight_2_val_c_empty_n,
      I2 => HwReg_layerWidth_2_val_c_empty_n,
      I3 => HwReg_layerStartY_2_val20_c_empty_n,
      O => \ap_CS_fsm_reg[0]_0\
    );
\layerStartX_reg_263_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read,
      D => D(0),
      Q => layerStartX_reg_263(0),
      R => '0'
    );
\layerStartX_reg_263_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read,
      D => D(10),
      Q => layerStartX_reg_263(10),
      R => '0'
    );
\layerStartX_reg_263_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read,
      D => D(11),
      Q => layerStartX_reg_263(11),
      R => '0'
    );
\layerStartX_reg_263_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read,
      D => D(12),
      Q => layerStartX_reg_263(12),
      R => '0'
    );
\layerStartX_reg_263_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read,
      D => D(13),
      Q => layerStartX_reg_263(13),
      R => '0'
    );
\layerStartX_reg_263_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read,
      D => D(14),
      Q => layerStartX_reg_263(14),
      R => '0'
    );
\layerStartX_reg_263_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read,
      D => D(15),
      Q => layerStartX_reg_263(15),
      R => '0'
    );
\layerStartX_reg_263_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read,
      D => D(1),
      Q => layerStartX_reg_263(1),
      R => '0'
    );
\layerStartX_reg_263_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read,
      D => D(2),
      Q => layerStartX_reg_263(2),
      R => '0'
    );
\layerStartX_reg_263_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read,
      D => D(3),
      Q => layerStartX_reg_263(3),
      R => '0'
    );
\layerStartX_reg_263_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read,
      D => D(4),
      Q => layerStartX_reg_263(4),
      R => '0'
    );
\layerStartX_reg_263_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read,
      D => D(5),
      Q => layerStartX_reg_263(5),
      R => '0'
    );
\layerStartX_reg_263_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read,
      D => D(6),
      Q => layerStartX_reg_263(6),
      R => '0'
    );
\layerStartX_reg_263_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read,
      D => D(7),
      Q => layerStartX_reg_263(7),
      R => '0'
    );
\layerStartX_reg_263_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read,
      D => D(8),
      Q => layerStartX_reg_263(8),
      R => '0'
    );
\layerStartX_reg_263_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read,
      D => D(9),
      Q => layerStartX_reg_263(9),
      R => '0'
    );
\layerStartY_reg_257_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read,
      D => \layerStartY_reg_257_reg[15]_0\(0),
      Q => layerStartY_reg_257(0),
      R => '0'
    );
\layerStartY_reg_257_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read,
      D => \layerStartY_reg_257_reg[15]_0\(10),
      Q => layerStartY_reg_257(10),
      R => '0'
    );
\layerStartY_reg_257_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read,
      D => \layerStartY_reg_257_reg[15]_0\(11),
      Q => layerStartY_reg_257(11),
      R => '0'
    );
\layerStartY_reg_257_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read,
      D => \layerStartY_reg_257_reg[15]_0\(12),
      Q => layerStartY_reg_257(12),
      R => '0'
    );
\layerStartY_reg_257_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read,
      D => \layerStartY_reg_257_reg[15]_0\(13),
      Q => layerStartY_reg_257(13),
      R => '0'
    );
\layerStartY_reg_257_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read,
      D => \layerStartY_reg_257_reg[15]_0\(14),
      Q => layerStartY_reg_257(14),
      R => '0'
    );
\layerStartY_reg_257_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read,
      D => \layerStartY_reg_257_reg[15]_0\(15),
      Q => layerStartY_reg_257(15),
      R => '0'
    );
\layerStartY_reg_257_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read,
      D => \layerStartY_reg_257_reg[15]_0\(1),
      Q => layerStartY_reg_257(1),
      R => '0'
    );
\layerStartY_reg_257_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read,
      D => \layerStartY_reg_257_reg[15]_0\(2),
      Q => layerStartY_reg_257(2),
      R => '0'
    );
\layerStartY_reg_257_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read,
      D => \layerStartY_reg_257_reg[15]_0\(3),
      Q => layerStartY_reg_257(3),
      R => '0'
    );
\layerStartY_reg_257_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read,
      D => \layerStartY_reg_257_reg[15]_0\(4),
      Q => layerStartY_reg_257(4),
      R => '0'
    );
\layerStartY_reg_257_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read,
      D => \layerStartY_reg_257_reg[15]_0\(5),
      Q => layerStartY_reg_257(5),
      R => '0'
    );
\layerStartY_reg_257_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read,
      D => \layerStartY_reg_257_reg[15]_0\(6),
      Q => layerStartY_reg_257(6),
      R => '0'
    );
\layerStartY_reg_257_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read,
      D => \layerStartY_reg_257_reg[15]_0\(7),
      Q => layerStartY_reg_257(7),
      R => '0'
    );
\layerStartY_reg_257_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read,
      D => \layerStartY_reg_257_reg[15]_0\(8),
      Q => layerStartY_reg_257(8),
      R => '0'
    );
\layerStartY_reg_257_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read,
      D => \layerStartY_reg_257_reg[15]_0\(9),
      Q => layerStartY_reg_257(9),
      R => '0'
    );
\notrhs_reg_312[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => notrhs_fu_239_p2,
      I1 => \^q\(0),
      I2 => notrhs_reg_312,
      O => \notrhs_reg_312[0]_i_1_n_9\
    );
\notrhs_reg_312[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add60_reg_294(15),
      I1 => add60_reg_294(14),
      O => \notrhs_reg_312[0]_i_10_n_9\
    );
\notrhs_reg_312[0]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add60_reg_294(13),
      I1 => add60_reg_294(12),
      O => \notrhs_reg_312[0]_i_11_n_9\
    );
\notrhs_reg_312[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => add60_reg_294(10),
      I1 => y_fu_80_reg(10),
      I2 => add60_reg_294(11),
      I3 => y_fu_80_reg(11),
      O => \notrhs_reg_312[0]_i_12_n_9\
    );
\notrhs_reg_312[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => add60_reg_294(8),
      I1 => y_fu_80_reg(8),
      I2 => add60_reg_294(9),
      I3 => y_fu_80_reg(9),
      O => \notrhs_reg_312[0]_i_13_n_9\
    );
\notrhs_reg_312[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => add60_reg_294(7),
      I1 => y_fu_80_reg(7),
      I2 => add60_reg_294(6),
      I3 => y_fu_80_reg(6),
      O => \notrhs_reg_312[0]_i_14_n_9\
    );
\notrhs_reg_312[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => add60_reg_294(5),
      I1 => y_fu_80_reg(5),
      I2 => add60_reg_294(4),
      I3 => y_fu_80_reg(4),
      O => \notrhs_reg_312[0]_i_15_n_9\
    );
\notrhs_reg_312[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => add60_reg_294(3),
      I1 => y_fu_80_reg(3),
      I2 => add60_reg_294(2),
      I3 => y_fu_80_reg(2),
      O => \notrhs_reg_312[0]_i_16_n_9\
    );
\notrhs_reg_312[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => add60_reg_294(1),
      I1 => y_fu_80_reg(1),
      I2 => add60_reg_294(0),
      I3 => y_fu_80_reg(0),
      O => \notrhs_reg_312[0]_i_17_n_9\
    );
\notrhs_reg_312[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => add60_reg_294(6),
      I1 => y_fu_80_reg(6),
      I2 => add60_reg_294(7),
      I3 => y_fu_80_reg(7),
      O => \notrhs_reg_312[0]_i_18_n_9\
    );
\notrhs_reg_312[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => add60_reg_294(4),
      I1 => y_fu_80_reg(4),
      I2 => add60_reg_294(5),
      I3 => y_fu_80_reg(5),
      O => \notrhs_reg_312[0]_i_19_n_9\
    );
\notrhs_reg_312[0]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => add60_reg_294(2),
      I1 => y_fu_80_reg(2),
      I2 => add60_reg_294(3),
      I3 => y_fu_80_reg(3),
      O => \notrhs_reg_312[0]_i_20_n_9\
    );
\notrhs_reg_312[0]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => add60_reg_294(0),
      I1 => y_fu_80_reg(0),
      I2 => add60_reg_294(1),
      I3 => y_fu_80_reg(1),
      O => \notrhs_reg_312[0]_i_21_n_9\
    );
\notrhs_reg_312[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add60_reg_294(16),
      O => \notrhs_reg_312[0]_i_4_n_9\
    );
\notrhs_reg_312[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => add60_reg_294(14),
      I1 => add60_reg_294(15),
      O => \notrhs_reg_312[0]_i_6_n_9\
    );
\notrhs_reg_312[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => add60_reg_294(12),
      I1 => add60_reg_294(13),
      O => \notrhs_reg_312[0]_i_7_n_9\
    );
\notrhs_reg_312[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => add60_reg_294(11),
      I1 => y_fu_80_reg(11),
      I2 => add60_reg_294(10),
      I3 => y_fu_80_reg(10),
      O => \notrhs_reg_312[0]_i_8_n_9\
    );
\notrhs_reg_312[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => add60_reg_294(9),
      I1 => y_fu_80_reg(9),
      I2 => add60_reg_294(8),
      I3 => y_fu_80_reg(8),
      O => \notrhs_reg_312[0]_i_9_n_9\
    );
\notrhs_reg_312_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \notrhs_reg_312[0]_i_1_n_9\,
      Q => notrhs_reg_312,
      R => '0'
    );
\notrhs_reg_312_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \notrhs_reg_312_reg[0]_i_3_n_9\,
      CO(3 downto 1) => \NLW_notrhs_reg_312_reg[0]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => notrhs_fu_239_p2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => add60_reg_294(16),
      O(3 downto 0) => \NLW_notrhs_reg_312_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \notrhs_reg_312[0]_i_4_n_9\
    );
\notrhs_reg_312_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \notrhs_reg_312_reg[0]_i_5_n_9\,
      CO(3) => \notrhs_reg_312_reg[0]_i_3_n_9\,
      CO(2) => \notrhs_reg_312_reg[0]_i_3_n_10\,
      CO(1) => \notrhs_reg_312_reg[0]_i_3_n_11\,
      CO(0) => \notrhs_reg_312_reg[0]_i_3_n_12\,
      CYINIT => '0',
      DI(3) => \notrhs_reg_312[0]_i_6_n_9\,
      DI(2) => \notrhs_reg_312[0]_i_7_n_9\,
      DI(1) => \notrhs_reg_312[0]_i_8_n_9\,
      DI(0) => \notrhs_reg_312[0]_i_9_n_9\,
      O(3 downto 0) => \NLW_notrhs_reg_312_reg[0]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \notrhs_reg_312[0]_i_10_n_9\,
      S(2) => \notrhs_reg_312[0]_i_11_n_9\,
      S(1) => \notrhs_reg_312[0]_i_12_n_9\,
      S(0) => \notrhs_reg_312[0]_i_13_n_9\
    );
\notrhs_reg_312_reg[0]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \notrhs_reg_312_reg[0]_i_5_n_9\,
      CO(2) => \notrhs_reg_312_reg[0]_i_5_n_10\,
      CO(1) => \notrhs_reg_312_reg[0]_i_5_n_11\,
      CO(0) => \notrhs_reg_312_reg[0]_i_5_n_12\,
      CYINIT => '0',
      DI(3) => \notrhs_reg_312[0]_i_14_n_9\,
      DI(2) => \notrhs_reg_312[0]_i_15_n_9\,
      DI(1) => \notrhs_reg_312[0]_i_16_n_9\,
      DI(0) => \notrhs_reg_312[0]_i_17_n_9\,
      O(3 downto 0) => \NLW_notrhs_reg_312_reg[0]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \notrhs_reg_312[0]_i_18_n_9\,
      S(2) => \notrhs_reg_312[0]_i_19_n_9\,
      S(1) => \notrhs_reg_312[0]_i_20_n_9\,
      S(0) => \notrhs_reg_312[0]_i_21_n_9\
    );
\rev12_reg_307[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => layerStartY_reg_257(10),
      I1 => y_fu_80_reg(10),
      I2 => layerStartY_reg_257(11),
      I3 => y_fu_80_reg(11),
      O => \rev12_reg_307[0]_i_10_n_9\
    );
\rev12_reg_307[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => layerStartY_reg_257(8),
      I1 => y_fu_80_reg(8),
      I2 => layerStartY_reg_257(9),
      I3 => y_fu_80_reg(9),
      O => \rev12_reg_307[0]_i_11_n_9\
    );
\rev12_reg_307[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => layerStartY_reg_257(7),
      I1 => y_fu_80_reg(7),
      I2 => layerStartY_reg_257(6),
      I3 => y_fu_80_reg(6),
      O => \rev12_reg_307[0]_i_12_n_9\
    );
\rev12_reg_307[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => layerStartY_reg_257(5),
      I1 => y_fu_80_reg(5),
      I2 => layerStartY_reg_257(4),
      I3 => y_fu_80_reg(4),
      O => \rev12_reg_307[0]_i_13_n_9\
    );
\rev12_reg_307[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => layerStartY_reg_257(3),
      I1 => y_fu_80_reg(3),
      I2 => layerStartY_reg_257(2),
      I3 => y_fu_80_reg(2),
      O => \rev12_reg_307[0]_i_14_n_9\
    );
\rev12_reg_307[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => layerStartY_reg_257(1),
      I1 => y_fu_80_reg(1),
      I2 => layerStartY_reg_257(0),
      I3 => y_fu_80_reg(0),
      O => \rev12_reg_307[0]_i_15_n_9\
    );
\rev12_reg_307[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => layerStartY_reg_257(6),
      I1 => y_fu_80_reg(6),
      I2 => layerStartY_reg_257(7),
      I3 => y_fu_80_reg(7),
      O => \rev12_reg_307[0]_i_16_n_9\
    );
\rev12_reg_307[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => layerStartY_reg_257(4),
      I1 => y_fu_80_reg(4),
      I2 => layerStartY_reg_257(5),
      I3 => y_fu_80_reg(5),
      O => \rev12_reg_307[0]_i_17_n_9\
    );
\rev12_reg_307[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => layerStartY_reg_257(2),
      I1 => y_fu_80_reg(2),
      I2 => layerStartY_reg_257(3),
      I3 => y_fu_80_reg(3),
      O => \rev12_reg_307[0]_i_18_n_9\
    );
\rev12_reg_307[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => layerStartY_reg_257(0),
      I1 => y_fu_80_reg(0),
      I2 => layerStartY_reg_257(1),
      I3 => y_fu_80_reg(1),
      O => \rev12_reg_307[0]_i_19_n_9\
    );
\rev12_reg_307[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => layerStartY_reg_257(14),
      I1 => layerStartY_reg_257(15),
      O => \rev12_reg_307[0]_i_4_n_9\
    );
\rev12_reg_307[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => layerStartY_reg_257(12),
      I1 => layerStartY_reg_257(13),
      O => \rev12_reg_307[0]_i_5_n_9\
    );
\rev12_reg_307[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => layerStartY_reg_257(11),
      I1 => y_fu_80_reg(11),
      I2 => layerStartY_reg_257(10),
      I3 => y_fu_80_reg(10),
      O => \rev12_reg_307[0]_i_6_n_9\
    );
\rev12_reg_307[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => layerStartY_reg_257(9),
      I1 => y_fu_80_reg(9),
      I2 => layerStartY_reg_257(8),
      I3 => y_fu_80_reg(8),
      O => \rev12_reg_307[0]_i_7_n_9\
    );
\rev12_reg_307[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => layerStartY_reg_257(15),
      I1 => layerStartY_reg_257(14),
      O => \rev12_reg_307[0]_i_8_n_9\
    );
\rev12_reg_307[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => layerStartY_reg_257(13),
      I1 => layerStartY_reg_257(12),
      O => \rev12_reg_307[0]_i_9_n_9\
    );
\rev12_reg_307_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => rev12_fu_232_p2,
      Q => rev12_reg_307,
      R => '0'
    );
\rev12_reg_307_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => ult_fu_227_p2,
      CO(3 downto 0) => \NLW_rev12_reg_307_reg[0]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_rev12_reg_307_reg[0]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => rev12_fu_232_p2,
      S(3 downto 0) => B"0001"
    );
\rev12_reg_307_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \rev12_reg_307_reg[0]_i_3_n_9\,
      CO(3) => ult_fu_227_p2,
      CO(2) => \rev12_reg_307_reg[0]_i_2_n_10\,
      CO(1) => \rev12_reg_307_reg[0]_i_2_n_11\,
      CO(0) => \rev12_reg_307_reg[0]_i_2_n_12\,
      CYINIT => '0',
      DI(3) => \rev12_reg_307[0]_i_4_n_9\,
      DI(2) => \rev12_reg_307[0]_i_5_n_9\,
      DI(1) => \rev12_reg_307[0]_i_6_n_9\,
      DI(0) => \rev12_reg_307[0]_i_7_n_9\,
      O(3 downto 0) => \NLW_rev12_reg_307_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \rev12_reg_307[0]_i_8_n_9\,
      S(2) => \rev12_reg_307[0]_i_9_n_9\,
      S(1) => \rev12_reg_307[0]_i_10_n_9\,
      S(0) => \rev12_reg_307[0]_i_11_n_9\
    );
\rev12_reg_307_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rev12_reg_307_reg[0]_i_3_n_9\,
      CO(2) => \rev12_reg_307_reg[0]_i_3_n_10\,
      CO(1) => \rev12_reg_307_reg[0]_i_3_n_11\,
      CO(0) => \rev12_reg_307_reg[0]_i_3_n_12\,
      CYINIT => '0',
      DI(3) => \rev12_reg_307[0]_i_12_n_9\,
      DI(2) => \rev12_reg_307[0]_i_13_n_9\,
      DI(1) => \rev12_reg_307[0]_i_14_n_9\,
      DI(0) => \rev12_reg_307[0]_i_15_n_9\,
      O(3 downto 0) => \NLW_rev12_reg_307_reg[0]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \rev12_reg_307[0]_i_16_n_9\,
      S(2) => \rev12_reg_307[0]_i_17_n_9\,
      S(1) => \rev12_reg_307[0]_i_18_n_9\,
      S(0) => \rev12_reg_307[0]_i_19_n_9\
    );
\shl_ln449_reg_269_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read,
      D => \shl_ln449_reg_269_reg[15]_0\(0),
      Q => shl_ln449_reg_269(0),
      R => '0'
    );
\shl_ln449_reg_269_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read,
      D => \shl_ln449_reg_269_reg[15]_0\(10),
      Q => shl_ln449_reg_269(10),
      R => '0'
    );
\shl_ln449_reg_269_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read,
      D => \shl_ln449_reg_269_reg[15]_0\(11),
      Q => shl_ln449_reg_269(11),
      R => '0'
    );
\shl_ln449_reg_269_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read,
      D => \shl_ln449_reg_269_reg[15]_0\(12),
      Q => shl_ln449_reg_269(12),
      R => '0'
    );
\shl_ln449_reg_269_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read,
      D => \shl_ln449_reg_269_reg[15]_0\(13),
      Q => shl_ln449_reg_269(13),
      R => '0'
    );
\shl_ln449_reg_269_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read,
      D => \shl_ln449_reg_269_reg[15]_0\(14),
      Q => shl_ln449_reg_269(14),
      R => '0'
    );
\shl_ln449_reg_269_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read,
      D => \shl_ln449_reg_269_reg[15]_0\(15),
      Q => shl_ln449_reg_269(15),
      R => '0'
    );
\shl_ln449_reg_269_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read,
      D => \shl_ln449_reg_269_reg[15]_0\(1),
      Q => shl_ln449_reg_269(1),
      R => '0'
    );
\shl_ln449_reg_269_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read,
      D => \shl_ln449_reg_269_reg[15]_0\(2),
      Q => shl_ln449_reg_269(2),
      R => '0'
    );
\shl_ln449_reg_269_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read,
      D => \shl_ln449_reg_269_reg[15]_0\(3),
      Q => shl_ln449_reg_269(3),
      R => '0'
    );
\shl_ln449_reg_269_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read,
      D => \shl_ln449_reg_269_reg[15]_0\(4),
      Q => shl_ln449_reg_269(4),
      R => '0'
    );
\shl_ln449_reg_269_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read,
      D => \shl_ln449_reg_269_reg[15]_0\(5),
      Q => shl_ln449_reg_269(5),
      R => '0'
    );
\shl_ln449_reg_269_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read,
      D => \shl_ln449_reg_269_reg[15]_0\(6),
      Q => shl_ln449_reg_269(6),
      R => '0'
    );
\shl_ln449_reg_269_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read,
      D => \shl_ln449_reg_269_reg[15]_0\(7),
      Q => shl_ln449_reg_269(7),
      R => '0'
    );
\shl_ln449_reg_269_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read,
      D => \shl_ln449_reg_269_reg[15]_0\(8),
      Q => shl_ln449_reg_269(8),
      R => '0'
    );
\shl_ln449_reg_269_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read,
      D => \shl_ln449_reg_269_reg[15]_0\(9),
      Q => shl_ln449_reg_269(9),
      R => '0'
    );
\shl_ln450_reg_274_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read,
      D => \shl_ln450_reg_274_reg[15]_0\(0),
      Q => shl_ln450_reg_274(0),
      R => '0'
    );
\shl_ln450_reg_274_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read,
      D => \shl_ln450_reg_274_reg[15]_0\(10),
      Q => shl_ln450_reg_274(10),
      R => '0'
    );
\shl_ln450_reg_274_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read,
      D => \shl_ln450_reg_274_reg[15]_0\(11),
      Q => shl_ln450_reg_274(11),
      R => '0'
    );
\shl_ln450_reg_274_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read,
      D => \shl_ln450_reg_274_reg[15]_0\(12),
      Q => shl_ln450_reg_274(12),
      R => '0'
    );
\shl_ln450_reg_274_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read,
      D => \shl_ln450_reg_274_reg[15]_0\(13),
      Q => shl_ln450_reg_274(13),
      R => '0'
    );
\shl_ln450_reg_274_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read,
      D => \shl_ln450_reg_274_reg[15]_0\(14),
      Q => shl_ln450_reg_274(14),
      R => '0'
    );
\shl_ln450_reg_274_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read,
      D => \shl_ln450_reg_274_reg[15]_0\(15),
      Q => shl_ln450_reg_274(15),
      R => '0'
    );
\shl_ln450_reg_274_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read,
      D => \shl_ln450_reg_274_reg[15]_0\(1),
      Q => shl_ln450_reg_274(1),
      R => '0'
    );
\shl_ln450_reg_274_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read,
      D => \shl_ln450_reg_274_reg[15]_0\(2),
      Q => shl_ln450_reg_274(2),
      R => '0'
    );
\shl_ln450_reg_274_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read,
      D => \shl_ln450_reg_274_reg[15]_0\(3),
      Q => shl_ln450_reg_274(3),
      R => '0'
    );
\shl_ln450_reg_274_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read,
      D => \shl_ln450_reg_274_reg[15]_0\(4),
      Q => shl_ln450_reg_274(4),
      R => '0'
    );
\shl_ln450_reg_274_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read,
      D => \shl_ln450_reg_274_reg[15]_0\(5),
      Q => shl_ln450_reg_274(5),
      R => '0'
    );
\shl_ln450_reg_274_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read,
      D => \shl_ln450_reg_274_reg[15]_0\(6),
      Q => shl_ln450_reg_274(6),
      R => '0'
    );
\shl_ln450_reg_274_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read,
      D => \shl_ln450_reg_274_reg[15]_0\(7),
      Q => shl_ln450_reg_274(7),
      R => '0'
    );
\shl_ln450_reg_274_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read,
      D => \shl_ln450_reg_274_reg[15]_0\(8),
      Q => shl_ln450_reg_274(8),
      R => '0'
    );
\shl_ln450_reg_274_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read,
      D => \shl_ln450_reg_274_reg[15]_0\(9),
      Q => shl_ln450_reg_274(9),
      R => '0'
    );
\start_once_reg_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00ECECEC"
    )
        port map (
      I0 => v_mix_core_alpha_false_false_10_U0_ap_start,
      I1 => \^start_once_reg\,
      I2 => start_for_v_mix_rgb2yuv_false_U0_full_n,
      I3 => \^y_fu_80_reg[9]_0\(0),
      I4 => \^q\(0),
      O => \start_once_reg_i_1__10_n_9\
    );
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \start_once_reg_i_1__10_n_9\,
      Q => \^start_once_reg\,
      R => ap_done_cache_reg
    );
\tmp_5_reg_279_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read,
      D => hwReg_6_val_dout(0),
      Q => tmp_5_reg_279,
      R => '0'
    );
\y_fu_80[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^y_fu_80_reg[9]_0\(0),
      O => grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg0
    );
\y_fu_80[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y_fu_80_reg(0),
      O => \y_fu_80[0]_i_3_n_9\
    );
\y_fu_80_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg0,
      D => \y_fu_80_reg[0]_i_2_n_16\,
      Q => y_fu_80_reg(0),
      R => v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read
    );
\y_fu_80_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \y_fu_80_reg[0]_i_2_n_9\,
      CO(2) => \y_fu_80_reg[0]_i_2_n_10\,
      CO(1) => \y_fu_80_reg[0]_i_2_n_11\,
      CO(0) => \y_fu_80_reg[0]_i_2_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \y_fu_80_reg[0]_i_2_n_13\,
      O(2) => \y_fu_80_reg[0]_i_2_n_14\,
      O(1) => \y_fu_80_reg[0]_i_2_n_15\,
      O(0) => \y_fu_80_reg[0]_i_2_n_16\,
      S(3 downto 1) => y_fu_80_reg(3 downto 1),
      S(0) => \y_fu_80[0]_i_3_n_9\
    );
\y_fu_80_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg0,
      D => \y_fu_80_reg[8]_i_1_n_14\,
      Q => y_fu_80_reg(10),
      R => v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read
    );
\y_fu_80_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg0,
      D => \y_fu_80_reg[8]_i_1_n_13\,
      Q => y_fu_80_reg(11),
      R => v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read
    );
\y_fu_80_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg0,
      D => \y_fu_80_reg[0]_i_2_n_15\,
      Q => y_fu_80_reg(1),
      R => v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read
    );
\y_fu_80_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg0,
      D => \y_fu_80_reg[0]_i_2_n_14\,
      Q => y_fu_80_reg(2),
      R => v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read
    );
\y_fu_80_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg0,
      D => \y_fu_80_reg[0]_i_2_n_13\,
      Q => y_fu_80_reg(3),
      R => v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read
    );
\y_fu_80_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg0,
      D => \y_fu_80_reg[4]_i_1_n_16\,
      Q => y_fu_80_reg(4),
      R => v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read
    );
\y_fu_80_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_fu_80_reg[0]_i_2_n_9\,
      CO(3) => \y_fu_80_reg[4]_i_1_n_9\,
      CO(2) => \y_fu_80_reg[4]_i_1_n_10\,
      CO(1) => \y_fu_80_reg[4]_i_1_n_11\,
      CO(0) => \y_fu_80_reg[4]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \y_fu_80_reg[4]_i_1_n_13\,
      O(2) => \y_fu_80_reg[4]_i_1_n_14\,
      O(1) => \y_fu_80_reg[4]_i_1_n_15\,
      O(0) => \y_fu_80_reg[4]_i_1_n_16\,
      S(3 downto 0) => y_fu_80_reg(7 downto 4)
    );
\y_fu_80_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg0,
      D => \y_fu_80_reg[4]_i_1_n_15\,
      Q => y_fu_80_reg(5),
      R => v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read
    );
\y_fu_80_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg0,
      D => \y_fu_80_reg[4]_i_1_n_14\,
      Q => y_fu_80_reg(6),
      R => v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read
    );
\y_fu_80_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg0,
      D => \y_fu_80_reg[4]_i_1_n_13\,
      Q => y_fu_80_reg(7),
      R => v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read
    );
\y_fu_80_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg0,
      D => \y_fu_80_reg[8]_i_1_n_16\,
      Q => y_fu_80_reg(8),
      R => v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read
    );
\y_fu_80_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_fu_80_reg[4]_i_1_n_9\,
      CO(3) => \NLW_y_fu_80_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \y_fu_80_reg[8]_i_1_n_10\,
      CO(1) => \y_fu_80_reg[8]_i_1_n_11\,
      CO(0) => \y_fu_80_reg[8]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \y_fu_80_reg[8]_i_1_n_13\,
      O(2) => \y_fu_80_reg[8]_i_1_n_14\,
      O(1) => \y_fu_80_reg[8]_i_1_n_15\,
      O(0) => \y_fu_80_reg[8]_i_1_n_16\,
      S(3 downto 0) => y_fu_80_reg(11 downto 8)
    );
\y_fu_80_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg0,
      D => \y_fu_80_reg[8]_i_1_n_15\,
      Q => y_fu_80_reg(9),
      R => v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_v_mix_core_alpha_false_false_s is
  port (
    \icmp_ln465_reg_388_reg[0]\ : out STD_LOGIC;
    and_ln476_3_reg_392 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[3]_0\ : out STD_LOGIC;
    addr110_out : out STD_LOGIC;
    p_9_in : out STD_LOGIC;
    p_6_in : out STD_LOGIC;
    \mOutPtr_reg[0]\ : out STD_LOGIC;
    p_6_in_0 : out STD_LOGIC;
    p_9_in_1 : out STD_LOGIC;
    addr110_out_2 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    push : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    p_9_in_3 : out STD_LOGIC;
    \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_done_cache_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_1\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189_reg[7]\ : in STD_LOGIC;
    outLayer1_full_n : in STD_LOGIC;
    outLayer0_empty_n : in STD_LOGIC;
    srcLayer1x_empty_n : in STD_LOGIC;
    \ap_CS_fsm_reg[0]_0\ : in STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : in STD_LOGIC;
    HwReg_layerStartX_1_val17_c_empty_n : in STD_LOGIC;
    HwReg_layerStartY_1_val19_c_empty_n : in STD_LOGIC;
    HwReg_layerScaleFactor_1_val25_c_empty_n : in STD_LOGIC;
    v_mix_core_alpha_false_false_U0_ap_start : in STD_LOGIC;
    \icmp_ln465_reg_388_reg[0]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \ap_CS_fsm_reg[3]_i_2_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    push_4 : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    \mOutPtr_reg[0]_1\ : in STD_LOGIC;
    push_5 : in STD_LOGIC;
    HwReg_layerEnable_val16_c_full_n : in STD_LOGIC;
    full_n_reg : in STD_LOGIC;
    start_for_v_mix_core_alpha_false_false_U0_full_n : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \shl_ln450_reg_325_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[7]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[6]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[5]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[4]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[3]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[2]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[1]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[0]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter1_p_0_0_014_i_reg_189_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[7]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[6]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[5]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[4]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[3]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[2]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[1]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[0]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter1_p_0_0_0_117_i_reg_180_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[7]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[6]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[5]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[4]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[3]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[2]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[1]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[0]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter1_p_0_0_0_220_i_reg_171_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \layerStartY_reg_303_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \shl_ln449_reg_320_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end main_design_v_mix_0_0_v_mix_core_alpha_false_false_s;

architecture STRUCTURE of main_design_v_mix_0_0_v_mix_core_alpha_false_false_s is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal add60_i_fu_233_p2 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal add60_i_reg_360 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \add60_i_reg_360[11]_i_2_n_9\ : STD_LOGIC;
  signal \add60_i_reg_360[11]_i_3_n_9\ : STD_LOGIC;
  signal \add60_i_reg_360[11]_i_4_n_9\ : STD_LOGIC;
  signal \add60_i_reg_360[11]_i_5_n_9\ : STD_LOGIC;
  signal \add60_i_reg_360[15]_i_2_n_9\ : STD_LOGIC;
  signal \add60_i_reg_360[15]_i_3_n_9\ : STD_LOGIC;
  signal \add60_i_reg_360[15]_i_4_n_9\ : STD_LOGIC;
  signal \add60_i_reg_360[15]_i_5_n_9\ : STD_LOGIC;
  signal \add60_i_reg_360[3]_i_2_n_9\ : STD_LOGIC;
  signal \add60_i_reg_360[3]_i_3_n_9\ : STD_LOGIC;
  signal \add60_i_reg_360[3]_i_4_n_9\ : STD_LOGIC;
  signal \add60_i_reg_360[3]_i_5_n_9\ : STD_LOGIC;
  signal \add60_i_reg_360[7]_i_2_n_9\ : STD_LOGIC;
  signal \add60_i_reg_360[7]_i_3_n_9\ : STD_LOGIC;
  signal \add60_i_reg_360[7]_i_4_n_9\ : STD_LOGIC;
  signal \add60_i_reg_360[7]_i_5_n_9\ : STD_LOGIC;
  signal \add60_i_reg_360_reg[11]_i_1_n_10\ : STD_LOGIC;
  signal \add60_i_reg_360_reg[11]_i_1_n_11\ : STD_LOGIC;
  signal \add60_i_reg_360_reg[11]_i_1_n_12\ : STD_LOGIC;
  signal \add60_i_reg_360_reg[11]_i_1_n_9\ : STD_LOGIC;
  signal \add60_i_reg_360_reg[15]_i_1_n_10\ : STD_LOGIC;
  signal \add60_i_reg_360_reg[15]_i_1_n_11\ : STD_LOGIC;
  signal \add60_i_reg_360_reg[15]_i_1_n_12\ : STD_LOGIC;
  signal \add60_i_reg_360_reg[15]_i_1_n_9\ : STD_LOGIC;
  signal \add60_i_reg_360_reg[3]_i_1_n_10\ : STD_LOGIC;
  signal \add60_i_reg_360_reg[3]_i_1_n_11\ : STD_LOGIC;
  signal \add60_i_reg_360_reg[3]_i_1_n_12\ : STD_LOGIC;
  signal \add60_i_reg_360_reg[3]_i_1_n_9\ : STD_LOGIC;
  signal \add60_i_reg_360_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \add60_i_reg_360_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \add60_i_reg_360_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \add60_i_reg_360_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal add71_i_fu_245_p2 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal add71_i_reg_365 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \add71_i_reg_365[11]_i_2_n_9\ : STD_LOGIC;
  signal \add71_i_reg_365[11]_i_3_n_9\ : STD_LOGIC;
  signal \add71_i_reg_365[11]_i_4_n_9\ : STD_LOGIC;
  signal \add71_i_reg_365[11]_i_5_n_9\ : STD_LOGIC;
  signal \add71_i_reg_365[15]_i_2_n_9\ : STD_LOGIC;
  signal \add71_i_reg_365[15]_i_3_n_9\ : STD_LOGIC;
  signal \add71_i_reg_365[15]_i_4_n_9\ : STD_LOGIC;
  signal \add71_i_reg_365[15]_i_5_n_9\ : STD_LOGIC;
  signal \add71_i_reg_365[3]_i_2_n_9\ : STD_LOGIC;
  signal \add71_i_reg_365[3]_i_3_n_9\ : STD_LOGIC;
  signal \add71_i_reg_365[3]_i_4_n_9\ : STD_LOGIC;
  signal \add71_i_reg_365[3]_i_5_n_9\ : STD_LOGIC;
  signal \add71_i_reg_365[7]_i_2_n_9\ : STD_LOGIC;
  signal \add71_i_reg_365[7]_i_3_n_9\ : STD_LOGIC;
  signal \add71_i_reg_365[7]_i_4_n_9\ : STD_LOGIC;
  signal \add71_i_reg_365[7]_i_5_n_9\ : STD_LOGIC;
  signal \add71_i_reg_365_reg[11]_i_1_n_10\ : STD_LOGIC;
  signal \add71_i_reg_365_reg[11]_i_1_n_11\ : STD_LOGIC;
  signal \add71_i_reg_365_reg[11]_i_1_n_12\ : STD_LOGIC;
  signal \add71_i_reg_365_reg[11]_i_1_n_9\ : STD_LOGIC;
  signal \add71_i_reg_365_reg[15]_i_1_n_10\ : STD_LOGIC;
  signal \add71_i_reg_365_reg[15]_i_1_n_11\ : STD_LOGIC;
  signal \add71_i_reg_365_reg[15]_i_1_n_12\ : STD_LOGIC;
  signal \add71_i_reg_365_reg[15]_i_1_n_9\ : STD_LOGIC;
  signal \add71_i_reg_365_reg[3]_i_1_n_10\ : STD_LOGIC;
  signal \add71_i_reg_365_reg[3]_i_1_n_11\ : STD_LOGIC;
  signal \add71_i_reg_365_reg[3]_i_1_n_12\ : STD_LOGIC;
  signal \add71_i_reg_365_reg[3]_i_1_n_9\ : STD_LOGIC;
  signal \add71_i_reg_365_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \add71_i_reg_365_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \add71_i_reg_365_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \add71_i_reg_365_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_4_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_5_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_6_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_7_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_2_n_10\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_2_n_11\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_2_n_12\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_9_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal empty_reg_315 : STD_LOGIC;
  signal grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg : STD_LOGIC;
  signal grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg0 : STD_LOGIC;
  signal grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_n_13 : STD_LOGIC;
  signal layerStartX_reg_309 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal layerStartY_reg_303 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal notrhs_i_fu_285_p2 : STD_LOGIC;
  signal notrhs_i_reg_378 : STD_LOGIC;
  signal \notrhs_i_reg_378[0]_i_10_n_9\ : STD_LOGIC;
  signal \notrhs_i_reg_378[0]_i_11_n_9\ : STD_LOGIC;
  signal \notrhs_i_reg_378[0]_i_12_n_9\ : STD_LOGIC;
  signal \notrhs_i_reg_378[0]_i_13_n_9\ : STD_LOGIC;
  signal \notrhs_i_reg_378[0]_i_14_n_9\ : STD_LOGIC;
  signal \notrhs_i_reg_378[0]_i_15_n_9\ : STD_LOGIC;
  signal \notrhs_i_reg_378[0]_i_16_n_9\ : STD_LOGIC;
  signal \notrhs_i_reg_378[0]_i_17_n_9\ : STD_LOGIC;
  signal \notrhs_i_reg_378[0]_i_18_n_9\ : STD_LOGIC;
  signal \notrhs_i_reg_378[0]_i_19_n_9\ : STD_LOGIC;
  signal \notrhs_i_reg_378[0]_i_1_n_9\ : STD_LOGIC;
  signal \notrhs_i_reg_378[0]_i_20_n_9\ : STD_LOGIC;
  signal \notrhs_i_reg_378[0]_i_21_n_9\ : STD_LOGIC;
  signal \notrhs_i_reg_378[0]_i_4_n_9\ : STD_LOGIC;
  signal \notrhs_i_reg_378[0]_i_6_n_9\ : STD_LOGIC;
  signal \notrhs_i_reg_378[0]_i_7_n_9\ : STD_LOGIC;
  signal \notrhs_i_reg_378[0]_i_8_n_9\ : STD_LOGIC;
  signal \notrhs_i_reg_378[0]_i_9_n_9\ : STD_LOGIC;
  signal \notrhs_i_reg_378_reg[0]_i_3_n_10\ : STD_LOGIC;
  signal \notrhs_i_reg_378_reg[0]_i_3_n_11\ : STD_LOGIC;
  signal \notrhs_i_reg_378_reg[0]_i_3_n_12\ : STD_LOGIC;
  signal \notrhs_i_reg_378_reg[0]_i_3_n_9\ : STD_LOGIC;
  signal \notrhs_i_reg_378_reg[0]_i_5_n_10\ : STD_LOGIC;
  signal \notrhs_i_reg_378_reg[0]_i_5_n_11\ : STD_LOGIC;
  signal \notrhs_i_reg_378_reg[0]_i_5_n_12\ : STD_LOGIC;
  signal \notrhs_i_reg_378_reg[0]_i_5_n_9\ : STD_LOGIC;
  signal rev18_fu_278_p2 : STD_LOGIC;
  signal rev18_reg_373 : STD_LOGIC;
  signal \rev18_reg_373[0]_i_10_n_9\ : STD_LOGIC;
  signal \rev18_reg_373[0]_i_11_n_9\ : STD_LOGIC;
  signal \rev18_reg_373[0]_i_12_n_9\ : STD_LOGIC;
  signal \rev18_reg_373[0]_i_13_n_9\ : STD_LOGIC;
  signal \rev18_reg_373[0]_i_14_n_9\ : STD_LOGIC;
  signal \rev18_reg_373[0]_i_15_n_9\ : STD_LOGIC;
  signal \rev18_reg_373[0]_i_16_n_9\ : STD_LOGIC;
  signal \rev18_reg_373[0]_i_17_n_9\ : STD_LOGIC;
  signal \rev18_reg_373[0]_i_18_n_9\ : STD_LOGIC;
  signal \rev18_reg_373[0]_i_19_n_9\ : STD_LOGIC;
  signal \rev18_reg_373[0]_i_4_n_9\ : STD_LOGIC;
  signal \rev18_reg_373[0]_i_5_n_9\ : STD_LOGIC;
  signal \rev18_reg_373[0]_i_6_n_9\ : STD_LOGIC;
  signal \rev18_reg_373[0]_i_7_n_9\ : STD_LOGIC;
  signal \rev18_reg_373[0]_i_8_n_9\ : STD_LOGIC;
  signal \rev18_reg_373[0]_i_9_n_9\ : STD_LOGIC;
  signal \rev18_reg_373_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \rev18_reg_373_reg[0]_i_2_n_11\ : STD_LOGIC;
  signal \rev18_reg_373_reg[0]_i_2_n_12\ : STD_LOGIC;
  signal \rev18_reg_373_reg[0]_i_3_n_10\ : STD_LOGIC;
  signal \rev18_reg_373_reg[0]_i_3_n_11\ : STD_LOGIC;
  signal \rev18_reg_373_reg[0]_i_3_n_12\ : STD_LOGIC;
  signal \rev18_reg_373_reg[0]_i_3_n_9\ : STD_LOGIC;
  signal shl_ln449_reg_320 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal shl_ln450_reg_325 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_7_reg_330 : STD_LOGIC;
  signal ult_fu_273_p2 : STD_LOGIC;
  signal \^v_mix_core_alpha_false_false_u0_hwreg_layerscalefactor_1_val25_read\ : STD_LOGIC;
  signal \y_fu_92[0]_i_3_n_9\ : STD_LOGIC;
  signal y_fu_92_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \y_fu_92_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \y_fu_92_reg[0]_i_2_n_11\ : STD_LOGIC;
  signal \y_fu_92_reg[0]_i_2_n_12\ : STD_LOGIC;
  signal \y_fu_92_reg[0]_i_2_n_13\ : STD_LOGIC;
  signal \y_fu_92_reg[0]_i_2_n_14\ : STD_LOGIC;
  signal \y_fu_92_reg[0]_i_2_n_15\ : STD_LOGIC;
  signal \y_fu_92_reg[0]_i_2_n_16\ : STD_LOGIC;
  signal \y_fu_92_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal \y_fu_92_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \y_fu_92_reg[4]_i_1_n_11\ : STD_LOGIC;
  signal \y_fu_92_reg[4]_i_1_n_12\ : STD_LOGIC;
  signal \y_fu_92_reg[4]_i_1_n_13\ : STD_LOGIC;
  signal \y_fu_92_reg[4]_i_1_n_14\ : STD_LOGIC;
  signal \y_fu_92_reg[4]_i_1_n_15\ : STD_LOGIC;
  signal \y_fu_92_reg[4]_i_1_n_16\ : STD_LOGIC;
  signal \y_fu_92_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \y_fu_92_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \y_fu_92_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \y_fu_92_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \y_fu_92_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \y_fu_92_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \y_fu_92_reg[8]_i_1_n_15\ : STD_LOGIC;
  signal \y_fu_92_reg[8]_i_1_n_16\ : STD_LOGIC;
  signal \NLW_add60_i_reg_360_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add60_i_reg_360_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add71_i_reg_365_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add71_i_reg_365_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_CS_fsm_reg[3]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notrhs_i_reg_378_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_notrhs_i_reg_378_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notrhs_i_reg_378_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notrhs_i_reg_378_reg[0]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rev18_reg_373_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rev18_reg_373_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_rev18_reg_373_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rev18_reg_373_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_y_fu_92_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \notrhs_i_reg_378_reg[0]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \notrhs_i_reg_378_reg[0]_i_3\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \notrhs_i_reg_378_reg[0]_i_5\ : label is 11;
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \y_fu_92_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \y_fu_92_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \y_fu_92_reg[8]_i_1\ : label is 11;
begin
  CO(0) <= \^co\(0);
  Q(0) <= \^q\(0);
  v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read <= \^v_mix_core_alpha_false_false_u0_hwreg_layerscalefactor_1_val25_read\;
\SRL_SIG[0][2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^v_mix_core_alpha_false_false_u0_hwreg_layerscalefactor_1_val25_read\,
      I1 => HwReg_layerEnable_val16_c_full_n,
      O => push
    );
\add60_i_reg_360[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shl_ln449_reg_320(11),
      I1 => layerStartY_reg_303(11),
      O => \add60_i_reg_360[11]_i_2_n_9\
    );
\add60_i_reg_360[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shl_ln449_reg_320(10),
      I1 => layerStartY_reg_303(10),
      O => \add60_i_reg_360[11]_i_3_n_9\
    );
\add60_i_reg_360[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shl_ln449_reg_320(9),
      I1 => layerStartY_reg_303(9),
      O => \add60_i_reg_360[11]_i_4_n_9\
    );
\add60_i_reg_360[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shl_ln449_reg_320(8),
      I1 => layerStartY_reg_303(8),
      O => \add60_i_reg_360[11]_i_5_n_9\
    );
\add60_i_reg_360[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shl_ln449_reg_320(15),
      I1 => layerStartY_reg_303(15),
      O => \add60_i_reg_360[15]_i_2_n_9\
    );
\add60_i_reg_360[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shl_ln449_reg_320(14),
      I1 => layerStartY_reg_303(14),
      O => \add60_i_reg_360[15]_i_3_n_9\
    );
\add60_i_reg_360[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shl_ln449_reg_320(13),
      I1 => layerStartY_reg_303(13),
      O => \add60_i_reg_360[15]_i_4_n_9\
    );
\add60_i_reg_360[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shl_ln449_reg_320(12),
      I1 => layerStartY_reg_303(12),
      O => \add60_i_reg_360[15]_i_5_n_9\
    );
\add60_i_reg_360[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shl_ln449_reg_320(3),
      I1 => layerStartY_reg_303(3),
      O => \add60_i_reg_360[3]_i_2_n_9\
    );
\add60_i_reg_360[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shl_ln449_reg_320(2),
      I1 => layerStartY_reg_303(2),
      O => \add60_i_reg_360[3]_i_3_n_9\
    );
\add60_i_reg_360[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shl_ln449_reg_320(1),
      I1 => layerStartY_reg_303(1),
      O => \add60_i_reg_360[3]_i_4_n_9\
    );
\add60_i_reg_360[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shl_ln449_reg_320(0),
      I1 => layerStartY_reg_303(0),
      O => \add60_i_reg_360[3]_i_5_n_9\
    );
\add60_i_reg_360[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shl_ln449_reg_320(7),
      I1 => layerStartY_reg_303(7),
      O => \add60_i_reg_360[7]_i_2_n_9\
    );
\add60_i_reg_360[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shl_ln449_reg_320(6),
      I1 => layerStartY_reg_303(6),
      O => \add60_i_reg_360[7]_i_3_n_9\
    );
\add60_i_reg_360[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shl_ln449_reg_320(5),
      I1 => layerStartY_reg_303(5),
      O => \add60_i_reg_360[7]_i_4_n_9\
    );
\add60_i_reg_360[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shl_ln449_reg_320(4),
      I1 => layerStartY_reg_303(4),
      O => \add60_i_reg_360[7]_i_5_n_9\
    );
\add60_i_reg_360_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add60_i_fu_233_p2(0),
      Q => add60_i_reg_360(0),
      R => '0'
    );
\add60_i_reg_360_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add60_i_fu_233_p2(10),
      Q => add60_i_reg_360(10),
      R => '0'
    );
\add60_i_reg_360_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add60_i_fu_233_p2(11),
      Q => add60_i_reg_360(11),
      R => '0'
    );
\add60_i_reg_360_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add60_i_reg_360_reg[7]_i_1_n_9\,
      CO(3) => \add60_i_reg_360_reg[11]_i_1_n_9\,
      CO(2) => \add60_i_reg_360_reg[11]_i_1_n_10\,
      CO(1) => \add60_i_reg_360_reg[11]_i_1_n_11\,
      CO(0) => \add60_i_reg_360_reg[11]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => shl_ln449_reg_320(11 downto 8),
      O(3 downto 0) => add60_i_fu_233_p2(11 downto 8),
      S(3) => \add60_i_reg_360[11]_i_2_n_9\,
      S(2) => \add60_i_reg_360[11]_i_3_n_9\,
      S(1) => \add60_i_reg_360[11]_i_4_n_9\,
      S(0) => \add60_i_reg_360[11]_i_5_n_9\
    );
\add60_i_reg_360_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add60_i_fu_233_p2(12),
      Q => add60_i_reg_360(12),
      R => '0'
    );
\add60_i_reg_360_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add60_i_fu_233_p2(13),
      Q => add60_i_reg_360(13),
      R => '0'
    );
\add60_i_reg_360_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add60_i_fu_233_p2(14),
      Q => add60_i_reg_360(14),
      R => '0'
    );
\add60_i_reg_360_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add60_i_fu_233_p2(15),
      Q => add60_i_reg_360(15),
      R => '0'
    );
\add60_i_reg_360_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add60_i_reg_360_reg[11]_i_1_n_9\,
      CO(3) => \add60_i_reg_360_reg[15]_i_1_n_9\,
      CO(2) => \add60_i_reg_360_reg[15]_i_1_n_10\,
      CO(1) => \add60_i_reg_360_reg[15]_i_1_n_11\,
      CO(0) => \add60_i_reg_360_reg[15]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => shl_ln449_reg_320(15 downto 12),
      O(3 downto 0) => add60_i_fu_233_p2(15 downto 12),
      S(3) => \add60_i_reg_360[15]_i_2_n_9\,
      S(2) => \add60_i_reg_360[15]_i_3_n_9\,
      S(1) => \add60_i_reg_360[15]_i_4_n_9\,
      S(0) => \add60_i_reg_360[15]_i_5_n_9\
    );
\add60_i_reg_360_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add60_i_fu_233_p2(16),
      Q => add60_i_reg_360(16),
      R => '0'
    );
\add60_i_reg_360_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add60_i_reg_360_reg[15]_i_1_n_9\,
      CO(3 downto 1) => \NLW_add60_i_reg_360_reg[16]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => add60_i_fu_233_p2(16),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_add60_i_reg_360_reg[16]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\add60_i_reg_360_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add60_i_fu_233_p2(1),
      Q => add60_i_reg_360(1),
      R => '0'
    );
\add60_i_reg_360_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add60_i_fu_233_p2(2),
      Q => add60_i_reg_360(2),
      R => '0'
    );
\add60_i_reg_360_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add60_i_fu_233_p2(3),
      Q => add60_i_reg_360(3),
      R => '0'
    );
\add60_i_reg_360_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add60_i_reg_360_reg[3]_i_1_n_9\,
      CO(2) => \add60_i_reg_360_reg[3]_i_1_n_10\,
      CO(1) => \add60_i_reg_360_reg[3]_i_1_n_11\,
      CO(0) => \add60_i_reg_360_reg[3]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => shl_ln449_reg_320(3 downto 0),
      O(3 downto 0) => add60_i_fu_233_p2(3 downto 0),
      S(3) => \add60_i_reg_360[3]_i_2_n_9\,
      S(2) => \add60_i_reg_360[3]_i_3_n_9\,
      S(1) => \add60_i_reg_360[3]_i_4_n_9\,
      S(0) => \add60_i_reg_360[3]_i_5_n_9\
    );
\add60_i_reg_360_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add60_i_fu_233_p2(4),
      Q => add60_i_reg_360(4),
      R => '0'
    );
\add60_i_reg_360_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add60_i_fu_233_p2(5),
      Q => add60_i_reg_360(5),
      R => '0'
    );
\add60_i_reg_360_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add60_i_fu_233_p2(6),
      Q => add60_i_reg_360(6),
      R => '0'
    );
\add60_i_reg_360_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add60_i_fu_233_p2(7),
      Q => add60_i_reg_360(7),
      R => '0'
    );
\add60_i_reg_360_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add60_i_reg_360_reg[3]_i_1_n_9\,
      CO(3) => \add60_i_reg_360_reg[7]_i_1_n_9\,
      CO(2) => \add60_i_reg_360_reg[7]_i_1_n_10\,
      CO(1) => \add60_i_reg_360_reg[7]_i_1_n_11\,
      CO(0) => \add60_i_reg_360_reg[7]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => shl_ln449_reg_320(7 downto 4),
      O(3 downto 0) => add60_i_fu_233_p2(7 downto 4),
      S(3) => \add60_i_reg_360[7]_i_2_n_9\,
      S(2) => \add60_i_reg_360[7]_i_3_n_9\,
      S(1) => \add60_i_reg_360[7]_i_4_n_9\,
      S(0) => \add60_i_reg_360[7]_i_5_n_9\
    );
\add60_i_reg_360_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add60_i_fu_233_p2(8),
      Q => add60_i_reg_360(8),
      R => '0'
    );
\add60_i_reg_360_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add60_i_fu_233_p2(9),
      Q => add60_i_reg_360(9),
      R => '0'
    );
\add71_i_reg_365[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shl_ln450_reg_325(11),
      I1 => layerStartX_reg_309(11),
      O => \add71_i_reg_365[11]_i_2_n_9\
    );
\add71_i_reg_365[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shl_ln450_reg_325(10),
      I1 => layerStartX_reg_309(10),
      O => \add71_i_reg_365[11]_i_3_n_9\
    );
\add71_i_reg_365[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shl_ln450_reg_325(9),
      I1 => layerStartX_reg_309(9),
      O => \add71_i_reg_365[11]_i_4_n_9\
    );
\add71_i_reg_365[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shl_ln450_reg_325(8),
      I1 => layerStartX_reg_309(8),
      O => \add71_i_reg_365[11]_i_5_n_9\
    );
\add71_i_reg_365[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shl_ln450_reg_325(15),
      I1 => layerStartX_reg_309(15),
      O => \add71_i_reg_365[15]_i_2_n_9\
    );
\add71_i_reg_365[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shl_ln450_reg_325(14),
      I1 => layerStartX_reg_309(14),
      O => \add71_i_reg_365[15]_i_3_n_9\
    );
\add71_i_reg_365[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shl_ln450_reg_325(13),
      I1 => layerStartX_reg_309(13),
      O => \add71_i_reg_365[15]_i_4_n_9\
    );
\add71_i_reg_365[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shl_ln450_reg_325(12),
      I1 => layerStartX_reg_309(12),
      O => \add71_i_reg_365[15]_i_5_n_9\
    );
\add71_i_reg_365[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shl_ln450_reg_325(3),
      I1 => layerStartX_reg_309(3),
      O => \add71_i_reg_365[3]_i_2_n_9\
    );
\add71_i_reg_365[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shl_ln450_reg_325(2),
      I1 => layerStartX_reg_309(2),
      O => \add71_i_reg_365[3]_i_3_n_9\
    );
\add71_i_reg_365[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shl_ln450_reg_325(1),
      I1 => layerStartX_reg_309(1),
      O => \add71_i_reg_365[3]_i_4_n_9\
    );
\add71_i_reg_365[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shl_ln450_reg_325(0),
      I1 => layerStartX_reg_309(0),
      O => \add71_i_reg_365[3]_i_5_n_9\
    );
\add71_i_reg_365[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shl_ln450_reg_325(7),
      I1 => layerStartX_reg_309(7),
      O => \add71_i_reg_365[7]_i_2_n_9\
    );
\add71_i_reg_365[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shl_ln450_reg_325(6),
      I1 => layerStartX_reg_309(6),
      O => \add71_i_reg_365[7]_i_3_n_9\
    );
\add71_i_reg_365[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shl_ln450_reg_325(5),
      I1 => layerStartX_reg_309(5),
      O => \add71_i_reg_365[7]_i_4_n_9\
    );
\add71_i_reg_365[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shl_ln450_reg_325(4),
      I1 => layerStartX_reg_309(4),
      O => \add71_i_reg_365[7]_i_5_n_9\
    );
\add71_i_reg_365_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add71_i_fu_245_p2(0),
      Q => add71_i_reg_365(0),
      R => '0'
    );
\add71_i_reg_365_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add71_i_fu_245_p2(10),
      Q => add71_i_reg_365(10),
      R => '0'
    );
\add71_i_reg_365_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add71_i_fu_245_p2(11),
      Q => add71_i_reg_365(11),
      R => '0'
    );
\add71_i_reg_365_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add71_i_reg_365_reg[7]_i_1_n_9\,
      CO(3) => \add71_i_reg_365_reg[11]_i_1_n_9\,
      CO(2) => \add71_i_reg_365_reg[11]_i_1_n_10\,
      CO(1) => \add71_i_reg_365_reg[11]_i_1_n_11\,
      CO(0) => \add71_i_reg_365_reg[11]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => shl_ln450_reg_325(11 downto 8),
      O(3 downto 0) => add71_i_fu_245_p2(11 downto 8),
      S(3) => \add71_i_reg_365[11]_i_2_n_9\,
      S(2) => \add71_i_reg_365[11]_i_3_n_9\,
      S(1) => \add71_i_reg_365[11]_i_4_n_9\,
      S(0) => \add71_i_reg_365[11]_i_5_n_9\
    );
\add71_i_reg_365_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add71_i_fu_245_p2(12),
      Q => add71_i_reg_365(12),
      R => '0'
    );
\add71_i_reg_365_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add71_i_fu_245_p2(13),
      Q => add71_i_reg_365(13),
      R => '0'
    );
\add71_i_reg_365_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add71_i_fu_245_p2(14),
      Q => add71_i_reg_365(14),
      R => '0'
    );
\add71_i_reg_365_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add71_i_fu_245_p2(15),
      Q => add71_i_reg_365(15),
      R => '0'
    );
\add71_i_reg_365_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add71_i_reg_365_reg[11]_i_1_n_9\,
      CO(3) => \add71_i_reg_365_reg[15]_i_1_n_9\,
      CO(2) => \add71_i_reg_365_reg[15]_i_1_n_10\,
      CO(1) => \add71_i_reg_365_reg[15]_i_1_n_11\,
      CO(0) => \add71_i_reg_365_reg[15]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => shl_ln450_reg_325(15 downto 12),
      O(3 downto 0) => add71_i_fu_245_p2(15 downto 12),
      S(3) => \add71_i_reg_365[15]_i_2_n_9\,
      S(2) => \add71_i_reg_365[15]_i_3_n_9\,
      S(1) => \add71_i_reg_365[15]_i_4_n_9\,
      S(0) => \add71_i_reg_365[15]_i_5_n_9\
    );
\add71_i_reg_365_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add71_i_fu_245_p2(16),
      Q => add71_i_reg_365(16),
      R => '0'
    );
\add71_i_reg_365_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add71_i_reg_365_reg[15]_i_1_n_9\,
      CO(3 downto 1) => \NLW_add71_i_reg_365_reg[16]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => add71_i_fu_245_p2(16),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_add71_i_reg_365_reg[16]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\add71_i_reg_365_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add71_i_fu_245_p2(1),
      Q => add71_i_reg_365(1),
      R => '0'
    );
\add71_i_reg_365_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add71_i_fu_245_p2(2),
      Q => add71_i_reg_365(2),
      R => '0'
    );
\add71_i_reg_365_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add71_i_fu_245_p2(3),
      Q => add71_i_reg_365(3),
      R => '0'
    );
\add71_i_reg_365_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add71_i_reg_365_reg[3]_i_1_n_9\,
      CO(2) => \add71_i_reg_365_reg[3]_i_1_n_10\,
      CO(1) => \add71_i_reg_365_reg[3]_i_1_n_11\,
      CO(0) => \add71_i_reg_365_reg[3]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => shl_ln450_reg_325(3 downto 0),
      O(3 downto 0) => add71_i_fu_245_p2(3 downto 0),
      S(3) => \add71_i_reg_365[3]_i_2_n_9\,
      S(2) => \add71_i_reg_365[3]_i_3_n_9\,
      S(1) => \add71_i_reg_365[3]_i_4_n_9\,
      S(0) => \add71_i_reg_365[3]_i_5_n_9\
    );
\add71_i_reg_365_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add71_i_fu_245_p2(4),
      Q => add71_i_reg_365(4),
      R => '0'
    );
\add71_i_reg_365_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add71_i_fu_245_p2(5),
      Q => add71_i_reg_365(5),
      R => '0'
    );
\add71_i_reg_365_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add71_i_fu_245_p2(6),
      Q => add71_i_reg_365(6),
      R => '0'
    );
\add71_i_reg_365_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add71_i_fu_245_p2(7),
      Q => add71_i_reg_365(7),
      R => '0'
    );
\add71_i_reg_365_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add71_i_reg_365_reg[3]_i_1_n_9\,
      CO(3) => \add71_i_reg_365_reg[7]_i_1_n_9\,
      CO(2) => \add71_i_reg_365_reg[7]_i_1_n_10\,
      CO(1) => \add71_i_reg_365_reg[7]_i_1_n_11\,
      CO(0) => \add71_i_reg_365_reg[7]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => shl_ln450_reg_325(7 downto 4),
      O(3 downto 0) => add71_i_fu_245_p2(7 downto 4),
      S(3) => \add71_i_reg_365[7]_i_2_n_9\,
      S(2) => \add71_i_reg_365[7]_i_3_n_9\,
      S(1) => \add71_i_reg_365[7]_i_4_n_9\,
      S(0) => \add71_i_reg_365[7]_i_5_n_9\
    );
\add71_i_reg_365_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add71_i_fu_245_p2(8),
      Q => add71_i_reg_365(8),
      R => '0'
    );
\add71_i_reg_365_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add71_i_fu_245_p2(9),
      Q => add71_i_reg_365(9),
      R => '0'
    );
\ap_CS_fsm[0]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^co\(0),
      I2 => \ap_CS_fsm_reg[0]_0\,
      I3 => \ap_CS_fsm_reg_n_9_[0]\,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => y_fu_92_reg(9),
      I1 => \ap_CS_fsm_reg[3]_i_2_0\(9),
      I2 => y_fu_92_reg(10),
      I3 => \ap_CS_fsm_reg[3]_i_2_0\(10),
      I4 => \ap_CS_fsm_reg[3]_i_2_0\(11),
      I5 => y_fu_92_reg(11),
      O => \ap_CS_fsm[3]_i_4_n_9\
    );
\ap_CS_fsm[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => y_fu_92_reg(6),
      I1 => \ap_CS_fsm_reg[3]_i_2_0\(6),
      I2 => y_fu_92_reg(7),
      I3 => \ap_CS_fsm_reg[3]_i_2_0\(7),
      I4 => \ap_CS_fsm_reg[3]_i_2_0\(8),
      I5 => y_fu_92_reg(8),
      O => \ap_CS_fsm[3]_i_5_n_9\
    );
\ap_CS_fsm[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => y_fu_92_reg(3),
      I1 => \ap_CS_fsm_reg[3]_i_2_0\(3),
      I2 => y_fu_92_reg(4),
      I3 => \ap_CS_fsm_reg[3]_i_2_0\(4),
      I4 => \ap_CS_fsm_reg[3]_i_2_0\(5),
      I5 => y_fu_92_reg(5),
      O => \ap_CS_fsm[3]_i_6_n_9\
    );
\ap_CS_fsm[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => y_fu_92_reg(0),
      I1 => \ap_CS_fsm_reg[3]_i_2_0\(0),
      I2 => y_fu_92_reg(1),
      I3 => \ap_CS_fsm_reg[3]_i_2_0\(1),
      I4 => \ap_CS_fsm_reg[3]_i_2_0\(2),
      I5 => y_fu_92_reg(2),
      O => \ap_CS_fsm[3]_i_7_n_9\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_9_[0]\,
      S => ap_done_cache_reg
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^v_mix_core_alpha_false_false_u0_hwreg_layerscalefactor_1_val25_read\,
      Q => ap_CS_fsm_state2,
      R => ap_done_cache_reg
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => \^q\(0),
      R => ap_done_cache_reg
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => ap_done_cache_reg
    );
\ap_CS_fsm_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \^co\(0),
      CO(2) => \ap_CS_fsm_reg[3]_i_2_n_10\,
      CO(1) => \ap_CS_fsm_reg[3]_i_2_n_11\,
      CO(0) => \ap_CS_fsm_reg[3]_i_2_n_12\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[3]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[3]_i_4_n_9\,
      S(2) => \ap_CS_fsm[3]_i_5_n_9\,
      S(1) => \ap_CS_fsm[3]_i_6_n_9\,
      S(0) => \ap_CS_fsm[3]_i_7_n_9\
    );
empty_n_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080808000808080"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^q\(0),
      I2 => v_mix_core_alpha_false_false_U0_ap_start,
      I3 => full_n_reg,
      I4 => start_for_v_mix_core_alpha_false_false_U0_full_n,
      I5 => start_once_reg,
      O => \ap_CS_fsm_reg[2]_0\
    );
\empty_reg_315_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_mix_core_alpha_false_false_u0_hwreg_layerscalefactor_1_val25_read\,
      D => \out\(0),
      Q => empty_reg_315,
      R => '0'
    );
grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170: entity work.main_design_v_mix_0_0_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3
     port map (
      CO(0) => \^co\(0),
      D(1 downto 0) => ap_NS_fsm(3 downto 2),
      E(0) => E(0),
      Q(16 downto 0) => add71_i_reg_365(16 downto 0),
      addr110_out => addr110_out,
      addr110_out_2 => addr110_out_2,
      \and_ln476_3_reg_392_reg[0]_0\ => and_ln476_3_reg_392,
      \ap_CS_fsm_reg[3]\ => \ap_CS_fsm_reg[3]_0\,
      \ap_CS_fsm_reg[3]_0\(2) => ap_CS_fsm_state4,
      \ap_CS_fsm_reg[3]_0\(1) => \^q\(0),
      \ap_CS_fsm_reg[3]_0\(0) => ap_CS_fsm_state2,
      ap_clk => ap_clk,
      ap_done_cache_reg => ap_done_cache_reg,
      \ap_phi_reg_pp0_iter1_p_0_0_014_i_reg_189_reg[7]_0\(7 downto 0) => \ap_phi_reg_pp0_iter1_p_0_0_014_i_reg_189_reg[7]\(7 downto 0),
      \ap_phi_reg_pp0_iter1_p_0_0_0_117_i_reg_180_reg[7]_0\(7 downto 0) => \ap_phi_reg_pp0_iter1_p_0_0_0_117_i_reg_180_reg[7]\(7 downto 0),
      \ap_phi_reg_pp0_iter1_p_0_0_0_220_i_reg_171_reg[7]_0\(7 downto 0) => \ap_phi_reg_pp0_iter1_p_0_0_0_220_i_reg_171_reg[7]\(7 downto 0),
      \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[0]_0\ => \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[0]\,
      \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[1]_0\ => \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[1]\,
      \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[2]_0\ => \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[2]\,
      \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[3]_0\ => \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[3]\,
      \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[4]_0\ => \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[4]\,
      \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[5]_0\ => \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[5]\,
      \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[6]_0\ => \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[6]\,
      \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[7]_0\ => \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[7]\,
      \ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189_reg[7]_0\ => \ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189_reg[7]\,
      \ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[0]_0\ => \ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[0]\,
      \ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[1]_0\ => \ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[1]\,
      \ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[2]_0\ => \ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[2]\,
      \ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[3]_0\ => \ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[3]\,
      \ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[4]_0\ => \ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[4]\,
      \ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[5]_0\ => \ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[5]\,
      \ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[6]_0\ => \ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[6]\,
      \ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[7]_0\ => \ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[7]\,
      \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[0]_0\ => \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[0]\,
      \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[1]_0\ => \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[1]\,
      \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[2]_0\ => \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[2]\,
      \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[3]_0\ => \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[3]\,
      \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[4]_0\ => \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[4]\,
      \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[5]_0\ => \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[5]\,
      \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[6]_0\ => \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[6]\,
      \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[7]_0\ => \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[7]\,
      \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_0\(23 downto 0) => \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]\(23 downto 0),
      \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_1\(23 downto 0) => \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_0\(23 downto 0),
      \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_2\(23 downto 0) => \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_1\(23 downto 0),
      ap_rst_n => ap_rst_n,
      empty_reg_315 => empty_reg_315,
      grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg => grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg,
      grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg_reg => grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_n_13,
      \icmp_ln465_reg_388_reg[0]_0\ => \icmp_ln465_reg_388_reg[0]\,
      \icmp_ln465_reg_388_reg[0]_1\(11 downto 0) => \icmp_ln465_reg_388_reg[0]_0\(11 downto 0),
      \icmp_ln477_fu_256_p2_carry__0_0\(15 downto 0) => layerStartX_reg_309(15 downto 0),
      \mOutPtr_reg[0]\ => \mOutPtr_reg[0]\,
      \mOutPtr_reg[0]_0\ => \mOutPtr_reg[0]_0\,
      \mOutPtr_reg[0]_1\ => \mOutPtr_reg[0]_1\,
      notrhs_i_reg_378 => notrhs_i_reg_378,
      outLayer0_empty_n => outLayer0_empty_n,
      outLayer1_full_n => outLayer1_full_n,
      p_6_in => p_6_in,
      p_6_in_0 => p_6_in_0,
      p_9_in => p_9_in,
      p_9_in_1 => p_9_in_1,
      push_4 => push_4,
      push_5 => push_5,
      rev18_reg_373 => rev18_reg_373,
      srcLayer1x_empty_n => srcLayer1x_empty_n,
      tmp_7_reg_330 => tmp_7_reg_330
    );
grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_n_13,
      Q => grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg,
      R => ap_done_cache_reg
    );
\layerStartX_reg_309[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_9_[0]\,
      I1 => \ap_CS_fsm_reg[1]_0\,
      I2 => HwReg_layerStartX_1_val17_c_empty_n,
      I3 => HwReg_layerStartY_1_val19_c_empty_n,
      I4 => HwReg_layerScaleFactor_1_val25_c_empty_n,
      I5 => v_mix_core_alpha_false_false_U0_ap_start,
      O => \^v_mix_core_alpha_false_false_u0_hwreg_layerscalefactor_1_val25_read\
    );
\layerStartX_reg_309_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_mix_core_alpha_false_false_u0_hwreg_layerscalefactor_1_val25_read\,
      D => D(0),
      Q => layerStartX_reg_309(0),
      R => '0'
    );
\layerStartX_reg_309_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_mix_core_alpha_false_false_u0_hwreg_layerscalefactor_1_val25_read\,
      D => D(10),
      Q => layerStartX_reg_309(10),
      R => '0'
    );
\layerStartX_reg_309_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_mix_core_alpha_false_false_u0_hwreg_layerscalefactor_1_val25_read\,
      D => D(11),
      Q => layerStartX_reg_309(11),
      R => '0'
    );
\layerStartX_reg_309_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_mix_core_alpha_false_false_u0_hwreg_layerscalefactor_1_val25_read\,
      D => D(12),
      Q => layerStartX_reg_309(12),
      R => '0'
    );
\layerStartX_reg_309_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_mix_core_alpha_false_false_u0_hwreg_layerscalefactor_1_val25_read\,
      D => D(13),
      Q => layerStartX_reg_309(13),
      R => '0'
    );
\layerStartX_reg_309_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_mix_core_alpha_false_false_u0_hwreg_layerscalefactor_1_val25_read\,
      D => D(14),
      Q => layerStartX_reg_309(14),
      R => '0'
    );
\layerStartX_reg_309_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_mix_core_alpha_false_false_u0_hwreg_layerscalefactor_1_val25_read\,
      D => D(15),
      Q => layerStartX_reg_309(15),
      R => '0'
    );
\layerStartX_reg_309_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_mix_core_alpha_false_false_u0_hwreg_layerscalefactor_1_val25_read\,
      D => D(1),
      Q => layerStartX_reg_309(1),
      R => '0'
    );
\layerStartX_reg_309_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_mix_core_alpha_false_false_u0_hwreg_layerscalefactor_1_val25_read\,
      D => D(2),
      Q => layerStartX_reg_309(2),
      R => '0'
    );
\layerStartX_reg_309_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_mix_core_alpha_false_false_u0_hwreg_layerscalefactor_1_val25_read\,
      D => D(3),
      Q => layerStartX_reg_309(3),
      R => '0'
    );
\layerStartX_reg_309_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_mix_core_alpha_false_false_u0_hwreg_layerscalefactor_1_val25_read\,
      D => D(4),
      Q => layerStartX_reg_309(4),
      R => '0'
    );
\layerStartX_reg_309_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_mix_core_alpha_false_false_u0_hwreg_layerscalefactor_1_val25_read\,
      D => D(5),
      Q => layerStartX_reg_309(5),
      R => '0'
    );
\layerStartX_reg_309_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_mix_core_alpha_false_false_u0_hwreg_layerscalefactor_1_val25_read\,
      D => D(6),
      Q => layerStartX_reg_309(6),
      R => '0'
    );
\layerStartX_reg_309_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_mix_core_alpha_false_false_u0_hwreg_layerscalefactor_1_val25_read\,
      D => D(7),
      Q => layerStartX_reg_309(7),
      R => '0'
    );
\layerStartX_reg_309_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_mix_core_alpha_false_false_u0_hwreg_layerscalefactor_1_val25_read\,
      D => D(8),
      Q => layerStartX_reg_309(8),
      R => '0'
    );
\layerStartX_reg_309_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_mix_core_alpha_false_false_u0_hwreg_layerscalefactor_1_val25_read\,
      D => D(9),
      Q => layerStartX_reg_309(9),
      R => '0'
    );
\layerStartY_reg_303_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_mix_core_alpha_false_false_u0_hwreg_layerscalefactor_1_val25_read\,
      D => \layerStartY_reg_303_reg[15]_0\(0),
      Q => layerStartY_reg_303(0),
      R => '0'
    );
\layerStartY_reg_303_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_mix_core_alpha_false_false_u0_hwreg_layerscalefactor_1_val25_read\,
      D => \layerStartY_reg_303_reg[15]_0\(10),
      Q => layerStartY_reg_303(10),
      R => '0'
    );
\layerStartY_reg_303_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_mix_core_alpha_false_false_u0_hwreg_layerscalefactor_1_val25_read\,
      D => \layerStartY_reg_303_reg[15]_0\(11),
      Q => layerStartY_reg_303(11),
      R => '0'
    );
\layerStartY_reg_303_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_mix_core_alpha_false_false_u0_hwreg_layerscalefactor_1_val25_read\,
      D => \layerStartY_reg_303_reg[15]_0\(12),
      Q => layerStartY_reg_303(12),
      R => '0'
    );
\layerStartY_reg_303_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_mix_core_alpha_false_false_u0_hwreg_layerscalefactor_1_val25_read\,
      D => \layerStartY_reg_303_reg[15]_0\(13),
      Q => layerStartY_reg_303(13),
      R => '0'
    );
\layerStartY_reg_303_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_mix_core_alpha_false_false_u0_hwreg_layerscalefactor_1_val25_read\,
      D => \layerStartY_reg_303_reg[15]_0\(14),
      Q => layerStartY_reg_303(14),
      R => '0'
    );
\layerStartY_reg_303_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_mix_core_alpha_false_false_u0_hwreg_layerscalefactor_1_val25_read\,
      D => \layerStartY_reg_303_reg[15]_0\(15),
      Q => layerStartY_reg_303(15),
      R => '0'
    );
\layerStartY_reg_303_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_mix_core_alpha_false_false_u0_hwreg_layerscalefactor_1_val25_read\,
      D => \layerStartY_reg_303_reg[15]_0\(1),
      Q => layerStartY_reg_303(1),
      R => '0'
    );
\layerStartY_reg_303_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_mix_core_alpha_false_false_u0_hwreg_layerscalefactor_1_val25_read\,
      D => \layerStartY_reg_303_reg[15]_0\(2),
      Q => layerStartY_reg_303(2),
      R => '0'
    );
\layerStartY_reg_303_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_mix_core_alpha_false_false_u0_hwreg_layerscalefactor_1_val25_read\,
      D => \layerStartY_reg_303_reg[15]_0\(3),
      Q => layerStartY_reg_303(3),
      R => '0'
    );
\layerStartY_reg_303_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_mix_core_alpha_false_false_u0_hwreg_layerscalefactor_1_val25_read\,
      D => \layerStartY_reg_303_reg[15]_0\(4),
      Q => layerStartY_reg_303(4),
      R => '0'
    );
\layerStartY_reg_303_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_mix_core_alpha_false_false_u0_hwreg_layerscalefactor_1_val25_read\,
      D => \layerStartY_reg_303_reg[15]_0\(5),
      Q => layerStartY_reg_303(5),
      R => '0'
    );
\layerStartY_reg_303_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_mix_core_alpha_false_false_u0_hwreg_layerscalefactor_1_val25_read\,
      D => \layerStartY_reg_303_reg[15]_0\(6),
      Q => layerStartY_reg_303(6),
      R => '0'
    );
\layerStartY_reg_303_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_mix_core_alpha_false_false_u0_hwreg_layerscalefactor_1_val25_read\,
      D => \layerStartY_reg_303_reg[15]_0\(7),
      Q => layerStartY_reg_303(7),
      R => '0'
    );
\layerStartY_reg_303_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_mix_core_alpha_false_false_u0_hwreg_layerscalefactor_1_val25_read\,
      D => \layerStartY_reg_303_reg[15]_0\(8),
      Q => layerStartY_reg_303(8),
      R => '0'
    );
\layerStartY_reg_303_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_mix_core_alpha_false_false_u0_hwreg_layerscalefactor_1_val25_read\,
      D => \layerStartY_reg_303_reg[15]_0\(9),
      Q => layerStartY_reg_303(9),
      R => '0'
    );
\mOutPtr[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007F000000"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^q\(0),
      I2 => v_mix_core_alpha_false_false_U0_ap_start,
      I3 => full_n_reg,
      I4 => start_for_v_mix_core_alpha_false_false_U0_full_n,
      I5 => start_once_reg,
      O => p_9_in_3
    );
\notrhs_i_reg_378[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => notrhs_i_fu_285_p2,
      I1 => \^q\(0),
      I2 => notrhs_i_reg_378,
      O => \notrhs_i_reg_378[0]_i_1_n_9\
    );
\notrhs_i_reg_378[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add60_i_reg_360(14),
      I1 => add60_i_reg_360(15),
      O => \notrhs_i_reg_378[0]_i_10_n_9\
    );
\notrhs_i_reg_378[0]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add60_i_reg_360(12),
      I1 => add60_i_reg_360(13),
      O => \notrhs_i_reg_378[0]_i_11_n_9\
    );
\notrhs_i_reg_378[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => add60_i_reg_360(11),
      I1 => y_fu_92_reg(11),
      I2 => add60_i_reg_360(10),
      I3 => y_fu_92_reg(10),
      O => \notrhs_i_reg_378[0]_i_12_n_9\
    );
\notrhs_i_reg_378[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => add60_i_reg_360(9),
      I1 => y_fu_92_reg(9),
      I2 => add60_i_reg_360(8),
      I3 => y_fu_92_reg(8),
      O => \notrhs_i_reg_378[0]_i_13_n_9\
    );
\notrhs_i_reg_378[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => y_fu_92_reg(7),
      I1 => add60_i_reg_360(7),
      I2 => add60_i_reg_360(6),
      I3 => y_fu_92_reg(6),
      O => \notrhs_i_reg_378[0]_i_14_n_9\
    );
\notrhs_i_reg_378[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => y_fu_92_reg(5),
      I1 => add60_i_reg_360(5),
      I2 => add60_i_reg_360(4),
      I3 => y_fu_92_reg(4),
      O => \notrhs_i_reg_378[0]_i_15_n_9\
    );
\notrhs_i_reg_378[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => y_fu_92_reg(3),
      I1 => add60_i_reg_360(3),
      I2 => add60_i_reg_360(2),
      I3 => y_fu_92_reg(2),
      O => \notrhs_i_reg_378[0]_i_16_n_9\
    );
\notrhs_i_reg_378[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => y_fu_92_reg(1),
      I1 => add60_i_reg_360(1),
      I2 => add60_i_reg_360(0),
      I3 => y_fu_92_reg(0),
      O => \notrhs_i_reg_378[0]_i_17_n_9\
    );
\notrhs_i_reg_378[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => add60_i_reg_360(7),
      I1 => y_fu_92_reg(7),
      I2 => add60_i_reg_360(6),
      I3 => y_fu_92_reg(6),
      O => \notrhs_i_reg_378[0]_i_18_n_9\
    );
\notrhs_i_reg_378[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => add60_i_reg_360(5),
      I1 => y_fu_92_reg(5),
      I2 => add60_i_reg_360(4),
      I3 => y_fu_92_reg(4),
      O => \notrhs_i_reg_378[0]_i_19_n_9\
    );
\notrhs_i_reg_378[0]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => add60_i_reg_360(3),
      I1 => y_fu_92_reg(3),
      I2 => add60_i_reg_360(2),
      I3 => y_fu_92_reg(2),
      O => \notrhs_i_reg_378[0]_i_20_n_9\
    );
\notrhs_i_reg_378[0]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => add60_i_reg_360(1),
      I1 => y_fu_92_reg(1),
      I2 => add60_i_reg_360(0),
      I3 => y_fu_92_reg(0),
      O => \notrhs_i_reg_378[0]_i_21_n_9\
    );
\notrhs_i_reg_378[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add60_i_reg_360(16),
      O => \notrhs_i_reg_378[0]_i_4_n_9\
    );
\notrhs_i_reg_378[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => add60_i_reg_360(15),
      I1 => add60_i_reg_360(14),
      O => \notrhs_i_reg_378[0]_i_6_n_9\
    );
\notrhs_i_reg_378[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => add60_i_reg_360(13),
      I1 => add60_i_reg_360(12),
      O => \notrhs_i_reg_378[0]_i_7_n_9\
    );
\notrhs_i_reg_378[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => y_fu_92_reg(11),
      I1 => add60_i_reg_360(11),
      I2 => add60_i_reg_360(10),
      I3 => y_fu_92_reg(10),
      O => \notrhs_i_reg_378[0]_i_8_n_9\
    );
\notrhs_i_reg_378[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => y_fu_92_reg(9),
      I1 => add60_i_reg_360(9),
      I2 => add60_i_reg_360(8),
      I3 => y_fu_92_reg(8),
      O => \notrhs_i_reg_378[0]_i_9_n_9\
    );
\notrhs_i_reg_378_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \notrhs_i_reg_378[0]_i_1_n_9\,
      Q => notrhs_i_reg_378,
      R => '0'
    );
\notrhs_i_reg_378_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \notrhs_i_reg_378_reg[0]_i_3_n_9\,
      CO(3 downto 1) => \NLW_notrhs_i_reg_378_reg[0]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => notrhs_i_fu_285_p2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => add60_i_reg_360(16),
      O(3 downto 0) => \NLW_notrhs_i_reg_378_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \notrhs_i_reg_378[0]_i_4_n_9\
    );
\notrhs_i_reg_378_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \notrhs_i_reg_378_reg[0]_i_5_n_9\,
      CO(3) => \notrhs_i_reg_378_reg[0]_i_3_n_9\,
      CO(2) => \notrhs_i_reg_378_reg[0]_i_3_n_10\,
      CO(1) => \notrhs_i_reg_378_reg[0]_i_3_n_11\,
      CO(0) => \notrhs_i_reg_378_reg[0]_i_3_n_12\,
      CYINIT => '0',
      DI(3) => \notrhs_i_reg_378[0]_i_6_n_9\,
      DI(2) => \notrhs_i_reg_378[0]_i_7_n_9\,
      DI(1) => \notrhs_i_reg_378[0]_i_8_n_9\,
      DI(0) => \notrhs_i_reg_378[0]_i_9_n_9\,
      O(3 downto 0) => \NLW_notrhs_i_reg_378_reg[0]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \notrhs_i_reg_378[0]_i_10_n_9\,
      S(2) => \notrhs_i_reg_378[0]_i_11_n_9\,
      S(1) => \notrhs_i_reg_378[0]_i_12_n_9\,
      S(0) => \notrhs_i_reg_378[0]_i_13_n_9\
    );
\notrhs_i_reg_378_reg[0]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \notrhs_i_reg_378_reg[0]_i_5_n_9\,
      CO(2) => \notrhs_i_reg_378_reg[0]_i_5_n_10\,
      CO(1) => \notrhs_i_reg_378_reg[0]_i_5_n_11\,
      CO(0) => \notrhs_i_reg_378_reg[0]_i_5_n_12\,
      CYINIT => '0',
      DI(3) => \notrhs_i_reg_378[0]_i_14_n_9\,
      DI(2) => \notrhs_i_reg_378[0]_i_15_n_9\,
      DI(1) => \notrhs_i_reg_378[0]_i_16_n_9\,
      DI(0) => \notrhs_i_reg_378[0]_i_17_n_9\,
      O(3 downto 0) => \NLW_notrhs_i_reg_378_reg[0]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \notrhs_i_reg_378[0]_i_18_n_9\,
      S(2) => \notrhs_i_reg_378[0]_i_19_n_9\,
      S(1) => \notrhs_i_reg_378[0]_i_20_n_9\,
      S(0) => \notrhs_i_reg_378[0]_i_21_n_9\
    );
\rev18_reg_373[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => layerStartY_reg_303(11),
      I1 => y_fu_92_reg(11),
      I2 => layerStartY_reg_303(10),
      I3 => y_fu_92_reg(10),
      O => \rev18_reg_373[0]_i_10_n_9\
    );
\rev18_reg_373[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => layerStartY_reg_303(9),
      I1 => y_fu_92_reg(9),
      I2 => layerStartY_reg_303(8),
      I3 => y_fu_92_reg(8),
      O => \rev18_reg_373[0]_i_11_n_9\
    );
\rev18_reg_373[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => y_fu_92_reg(7),
      I1 => layerStartY_reg_303(7),
      I2 => layerStartY_reg_303(6),
      I3 => y_fu_92_reg(6),
      O => \rev18_reg_373[0]_i_12_n_9\
    );
\rev18_reg_373[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => y_fu_92_reg(5),
      I1 => layerStartY_reg_303(5),
      I2 => layerStartY_reg_303(4),
      I3 => y_fu_92_reg(4),
      O => \rev18_reg_373[0]_i_13_n_9\
    );
\rev18_reg_373[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => y_fu_92_reg(3),
      I1 => layerStartY_reg_303(3),
      I2 => layerStartY_reg_303(2),
      I3 => y_fu_92_reg(2),
      O => \rev18_reg_373[0]_i_14_n_9\
    );
\rev18_reg_373[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => y_fu_92_reg(1),
      I1 => layerStartY_reg_303(1),
      I2 => layerStartY_reg_303(0),
      I3 => y_fu_92_reg(0),
      O => \rev18_reg_373[0]_i_15_n_9\
    );
\rev18_reg_373[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => layerStartY_reg_303(7),
      I1 => y_fu_92_reg(7),
      I2 => layerStartY_reg_303(6),
      I3 => y_fu_92_reg(6),
      O => \rev18_reg_373[0]_i_16_n_9\
    );
\rev18_reg_373[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => layerStartY_reg_303(5),
      I1 => y_fu_92_reg(5),
      I2 => layerStartY_reg_303(4),
      I3 => y_fu_92_reg(4),
      O => \rev18_reg_373[0]_i_17_n_9\
    );
\rev18_reg_373[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => layerStartY_reg_303(3),
      I1 => y_fu_92_reg(3),
      I2 => layerStartY_reg_303(2),
      I3 => y_fu_92_reg(2),
      O => \rev18_reg_373[0]_i_18_n_9\
    );
\rev18_reg_373[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => layerStartY_reg_303(1),
      I1 => y_fu_92_reg(1),
      I2 => layerStartY_reg_303(0),
      I3 => y_fu_92_reg(0),
      O => \rev18_reg_373[0]_i_19_n_9\
    );
\rev18_reg_373[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => layerStartY_reg_303(15),
      I1 => layerStartY_reg_303(14),
      O => \rev18_reg_373[0]_i_4_n_9\
    );
\rev18_reg_373[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => layerStartY_reg_303(13),
      I1 => layerStartY_reg_303(12),
      O => \rev18_reg_373[0]_i_5_n_9\
    );
\rev18_reg_373[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => y_fu_92_reg(11),
      I1 => layerStartY_reg_303(11),
      I2 => layerStartY_reg_303(10),
      I3 => y_fu_92_reg(10),
      O => \rev18_reg_373[0]_i_6_n_9\
    );
\rev18_reg_373[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => y_fu_92_reg(9),
      I1 => layerStartY_reg_303(9),
      I2 => layerStartY_reg_303(8),
      I3 => y_fu_92_reg(8),
      O => \rev18_reg_373[0]_i_7_n_9\
    );
\rev18_reg_373[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => layerStartY_reg_303(14),
      I1 => layerStartY_reg_303(15),
      O => \rev18_reg_373[0]_i_8_n_9\
    );
\rev18_reg_373[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => layerStartY_reg_303(12),
      I1 => layerStartY_reg_303(13),
      O => \rev18_reg_373[0]_i_9_n_9\
    );
\rev18_reg_373_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => rev18_fu_278_p2,
      Q => rev18_reg_373,
      R => '0'
    );
\rev18_reg_373_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => ult_fu_273_p2,
      CO(3 downto 0) => \NLW_rev18_reg_373_reg[0]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_rev18_reg_373_reg[0]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => rev18_fu_278_p2,
      S(3 downto 0) => B"0001"
    );
\rev18_reg_373_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \rev18_reg_373_reg[0]_i_3_n_9\,
      CO(3) => ult_fu_273_p2,
      CO(2) => \rev18_reg_373_reg[0]_i_2_n_10\,
      CO(1) => \rev18_reg_373_reg[0]_i_2_n_11\,
      CO(0) => \rev18_reg_373_reg[0]_i_2_n_12\,
      CYINIT => '0',
      DI(3) => \rev18_reg_373[0]_i_4_n_9\,
      DI(2) => \rev18_reg_373[0]_i_5_n_9\,
      DI(1) => \rev18_reg_373[0]_i_6_n_9\,
      DI(0) => \rev18_reg_373[0]_i_7_n_9\,
      O(3 downto 0) => \NLW_rev18_reg_373_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \rev18_reg_373[0]_i_8_n_9\,
      S(2) => \rev18_reg_373[0]_i_9_n_9\,
      S(1) => \rev18_reg_373[0]_i_10_n_9\,
      S(0) => \rev18_reg_373[0]_i_11_n_9\
    );
\rev18_reg_373_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rev18_reg_373_reg[0]_i_3_n_9\,
      CO(2) => \rev18_reg_373_reg[0]_i_3_n_10\,
      CO(1) => \rev18_reg_373_reg[0]_i_3_n_11\,
      CO(0) => \rev18_reg_373_reg[0]_i_3_n_12\,
      CYINIT => '0',
      DI(3) => \rev18_reg_373[0]_i_12_n_9\,
      DI(2) => \rev18_reg_373[0]_i_13_n_9\,
      DI(1) => \rev18_reg_373[0]_i_14_n_9\,
      DI(0) => \rev18_reg_373[0]_i_15_n_9\,
      O(3 downto 0) => \NLW_rev18_reg_373_reg[0]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \rev18_reg_373[0]_i_16_n_9\,
      S(2) => \rev18_reg_373[0]_i_17_n_9\,
      S(1) => \rev18_reg_373[0]_i_18_n_9\,
      S(0) => \rev18_reg_373[0]_i_19_n_9\
    );
\shl_ln449_reg_320_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_mix_core_alpha_false_false_u0_hwreg_layerscalefactor_1_val25_read\,
      D => \shl_ln449_reg_320_reg[15]_0\(0),
      Q => shl_ln449_reg_320(0),
      R => '0'
    );
\shl_ln449_reg_320_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_mix_core_alpha_false_false_u0_hwreg_layerscalefactor_1_val25_read\,
      D => \shl_ln449_reg_320_reg[15]_0\(10),
      Q => shl_ln449_reg_320(10),
      R => '0'
    );
\shl_ln449_reg_320_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_mix_core_alpha_false_false_u0_hwreg_layerscalefactor_1_val25_read\,
      D => \shl_ln449_reg_320_reg[15]_0\(11),
      Q => shl_ln449_reg_320(11),
      R => '0'
    );
\shl_ln449_reg_320_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_mix_core_alpha_false_false_u0_hwreg_layerscalefactor_1_val25_read\,
      D => \shl_ln449_reg_320_reg[15]_0\(12),
      Q => shl_ln449_reg_320(12),
      R => '0'
    );
\shl_ln449_reg_320_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_mix_core_alpha_false_false_u0_hwreg_layerscalefactor_1_val25_read\,
      D => \shl_ln449_reg_320_reg[15]_0\(13),
      Q => shl_ln449_reg_320(13),
      R => '0'
    );
\shl_ln449_reg_320_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_mix_core_alpha_false_false_u0_hwreg_layerscalefactor_1_val25_read\,
      D => \shl_ln449_reg_320_reg[15]_0\(14),
      Q => shl_ln449_reg_320(14),
      R => '0'
    );
\shl_ln449_reg_320_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_mix_core_alpha_false_false_u0_hwreg_layerscalefactor_1_val25_read\,
      D => \shl_ln449_reg_320_reg[15]_0\(15),
      Q => shl_ln449_reg_320(15),
      R => '0'
    );
\shl_ln449_reg_320_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_mix_core_alpha_false_false_u0_hwreg_layerscalefactor_1_val25_read\,
      D => \shl_ln449_reg_320_reg[15]_0\(1),
      Q => shl_ln449_reg_320(1),
      R => '0'
    );
\shl_ln449_reg_320_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_mix_core_alpha_false_false_u0_hwreg_layerscalefactor_1_val25_read\,
      D => \shl_ln449_reg_320_reg[15]_0\(2),
      Q => shl_ln449_reg_320(2),
      R => '0'
    );
\shl_ln449_reg_320_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_mix_core_alpha_false_false_u0_hwreg_layerscalefactor_1_val25_read\,
      D => \shl_ln449_reg_320_reg[15]_0\(3),
      Q => shl_ln449_reg_320(3),
      R => '0'
    );
\shl_ln449_reg_320_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_mix_core_alpha_false_false_u0_hwreg_layerscalefactor_1_val25_read\,
      D => \shl_ln449_reg_320_reg[15]_0\(4),
      Q => shl_ln449_reg_320(4),
      R => '0'
    );
\shl_ln449_reg_320_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_mix_core_alpha_false_false_u0_hwreg_layerscalefactor_1_val25_read\,
      D => \shl_ln449_reg_320_reg[15]_0\(5),
      Q => shl_ln449_reg_320(5),
      R => '0'
    );
\shl_ln449_reg_320_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_mix_core_alpha_false_false_u0_hwreg_layerscalefactor_1_val25_read\,
      D => \shl_ln449_reg_320_reg[15]_0\(6),
      Q => shl_ln449_reg_320(6),
      R => '0'
    );
\shl_ln449_reg_320_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_mix_core_alpha_false_false_u0_hwreg_layerscalefactor_1_val25_read\,
      D => \shl_ln449_reg_320_reg[15]_0\(7),
      Q => shl_ln449_reg_320(7),
      R => '0'
    );
\shl_ln449_reg_320_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_mix_core_alpha_false_false_u0_hwreg_layerscalefactor_1_val25_read\,
      D => \shl_ln449_reg_320_reg[15]_0\(8),
      Q => shl_ln449_reg_320(8),
      R => '0'
    );
\shl_ln449_reg_320_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_mix_core_alpha_false_false_u0_hwreg_layerscalefactor_1_val25_read\,
      D => \shl_ln449_reg_320_reg[15]_0\(9),
      Q => shl_ln449_reg_320(9),
      R => '0'
    );
\shl_ln450_reg_325_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_mix_core_alpha_false_false_u0_hwreg_layerscalefactor_1_val25_read\,
      D => \shl_ln450_reg_325_reg[15]_0\(0),
      Q => shl_ln450_reg_325(0),
      R => '0'
    );
\shl_ln450_reg_325_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_mix_core_alpha_false_false_u0_hwreg_layerscalefactor_1_val25_read\,
      D => \shl_ln450_reg_325_reg[15]_0\(10),
      Q => shl_ln450_reg_325(10),
      R => '0'
    );
\shl_ln450_reg_325_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_mix_core_alpha_false_false_u0_hwreg_layerscalefactor_1_val25_read\,
      D => \shl_ln450_reg_325_reg[15]_0\(11),
      Q => shl_ln450_reg_325(11),
      R => '0'
    );
\shl_ln450_reg_325_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_mix_core_alpha_false_false_u0_hwreg_layerscalefactor_1_val25_read\,
      D => \shl_ln450_reg_325_reg[15]_0\(12),
      Q => shl_ln450_reg_325(12),
      R => '0'
    );
\shl_ln450_reg_325_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_mix_core_alpha_false_false_u0_hwreg_layerscalefactor_1_val25_read\,
      D => \shl_ln450_reg_325_reg[15]_0\(13),
      Q => shl_ln450_reg_325(13),
      R => '0'
    );
\shl_ln450_reg_325_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_mix_core_alpha_false_false_u0_hwreg_layerscalefactor_1_val25_read\,
      D => \shl_ln450_reg_325_reg[15]_0\(14),
      Q => shl_ln450_reg_325(14),
      R => '0'
    );
\shl_ln450_reg_325_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_mix_core_alpha_false_false_u0_hwreg_layerscalefactor_1_val25_read\,
      D => \shl_ln450_reg_325_reg[15]_0\(15),
      Q => shl_ln450_reg_325(15),
      R => '0'
    );
\shl_ln450_reg_325_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_mix_core_alpha_false_false_u0_hwreg_layerscalefactor_1_val25_read\,
      D => \shl_ln450_reg_325_reg[15]_0\(1),
      Q => shl_ln450_reg_325(1),
      R => '0'
    );
\shl_ln450_reg_325_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_mix_core_alpha_false_false_u0_hwreg_layerscalefactor_1_val25_read\,
      D => \shl_ln450_reg_325_reg[15]_0\(2),
      Q => shl_ln450_reg_325(2),
      R => '0'
    );
\shl_ln450_reg_325_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_mix_core_alpha_false_false_u0_hwreg_layerscalefactor_1_val25_read\,
      D => \shl_ln450_reg_325_reg[15]_0\(3),
      Q => shl_ln450_reg_325(3),
      R => '0'
    );
\shl_ln450_reg_325_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_mix_core_alpha_false_false_u0_hwreg_layerscalefactor_1_val25_read\,
      D => \shl_ln450_reg_325_reg[15]_0\(4),
      Q => shl_ln450_reg_325(4),
      R => '0'
    );
\shl_ln450_reg_325_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_mix_core_alpha_false_false_u0_hwreg_layerscalefactor_1_val25_read\,
      D => \shl_ln450_reg_325_reg[15]_0\(5),
      Q => shl_ln450_reg_325(5),
      R => '0'
    );
\shl_ln450_reg_325_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_mix_core_alpha_false_false_u0_hwreg_layerscalefactor_1_val25_read\,
      D => \shl_ln450_reg_325_reg[15]_0\(6),
      Q => shl_ln450_reg_325(6),
      R => '0'
    );
\shl_ln450_reg_325_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_mix_core_alpha_false_false_u0_hwreg_layerscalefactor_1_val25_read\,
      D => \shl_ln450_reg_325_reg[15]_0\(7),
      Q => shl_ln450_reg_325(7),
      R => '0'
    );
\shl_ln450_reg_325_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_mix_core_alpha_false_false_u0_hwreg_layerscalefactor_1_val25_read\,
      D => \shl_ln450_reg_325_reg[15]_0\(8),
      Q => shl_ln450_reg_325(8),
      R => '0'
    );
\shl_ln450_reg_325_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_mix_core_alpha_false_false_u0_hwreg_layerscalefactor_1_val25_read\,
      D => \shl_ln450_reg_325_reg[15]_0\(9),
      Q => shl_ln450_reg_325(9),
      R => '0'
    );
\tmp_7_reg_330_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_mix_core_alpha_false_false_u0_hwreg_layerscalefactor_1_val25_read\,
      D => \out\(1),
      Q => tmp_7_reg_330,
      R => '0'
    );
\y_fu_92[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^co\(0),
      O => grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg0
    );
\y_fu_92[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y_fu_92_reg(0),
      O => \y_fu_92[0]_i_3_n_9\
    );
\y_fu_92_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg0,
      D => \y_fu_92_reg[0]_i_2_n_16\,
      Q => y_fu_92_reg(0),
      R => \^v_mix_core_alpha_false_false_u0_hwreg_layerscalefactor_1_val25_read\
    );
\y_fu_92_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \y_fu_92_reg[0]_i_2_n_9\,
      CO(2) => \y_fu_92_reg[0]_i_2_n_10\,
      CO(1) => \y_fu_92_reg[0]_i_2_n_11\,
      CO(0) => \y_fu_92_reg[0]_i_2_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \y_fu_92_reg[0]_i_2_n_13\,
      O(2) => \y_fu_92_reg[0]_i_2_n_14\,
      O(1) => \y_fu_92_reg[0]_i_2_n_15\,
      O(0) => \y_fu_92_reg[0]_i_2_n_16\,
      S(3 downto 1) => y_fu_92_reg(3 downto 1),
      S(0) => \y_fu_92[0]_i_3_n_9\
    );
\y_fu_92_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg0,
      D => \y_fu_92_reg[8]_i_1_n_14\,
      Q => y_fu_92_reg(10),
      R => \^v_mix_core_alpha_false_false_u0_hwreg_layerscalefactor_1_val25_read\
    );
\y_fu_92_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg0,
      D => \y_fu_92_reg[8]_i_1_n_13\,
      Q => y_fu_92_reg(11),
      R => \^v_mix_core_alpha_false_false_u0_hwreg_layerscalefactor_1_val25_read\
    );
\y_fu_92_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg0,
      D => \y_fu_92_reg[0]_i_2_n_15\,
      Q => y_fu_92_reg(1),
      R => \^v_mix_core_alpha_false_false_u0_hwreg_layerscalefactor_1_val25_read\
    );
\y_fu_92_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg0,
      D => \y_fu_92_reg[0]_i_2_n_14\,
      Q => y_fu_92_reg(2),
      R => \^v_mix_core_alpha_false_false_u0_hwreg_layerscalefactor_1_val25_read\
    );
\y_fu_92_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg0,
      D => \y_fu_92_reg[0]_i_2_n_13\,
      Q => y_fu_92_reg(3),
      R => \^v_mix_core_alpha_false_false_u0_hwreg_layerscalefactor_1_val25_read\
    );
\y_fu_92_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg0,
      D => \y_fu_92_reg[4]_i_1_n_16\,
      Q => y_fu_92_reg(4),
      R => \^v_mix_core_alpha_false_false_u0_hwreg_layerscalefactor_1_val25_read\
    );
\y_fu_92_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_fu_92_reg[0]_i_2_n_9\,
      CO(3) => \y_fu_92_reg[4]_i_1_n_9\,
      CO(2) => \y_fu_92_reg[4]_i_1_n_10\,
      CO(1) => \y_fu_92_reg[4]_i_1_n_11\,
      CO(0) => \y_fu_92_reg[4]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \y_fu_92_reg[4]_i_1_n_13\,
      O(2) => \y_fu_92_reg[4]_i_1_n_14\,
      O(1) => \y_fu_92_reg[4]_i_1_n_15\,
      O(0) => \y_fu_92_reg[4]_i_1_n_16\,
      S(3 downto 0) => y_fu_92_reg(7 downto 4)
    );
\y_fu_92_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg0,
      D => \y_fu_92_reg[4]_i_1_n_15\,
      Q => y_fu_92_reg(5),
      R => \^v_mix_core_alpha_false_false_u0_hwreg_layerscalefactor_1_val25_read\
    );
\y_fu_92_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg0,
      D => \y_fu_92_reg[4]_i_1_n_14\,
      Q => y_fu_92_reg(6),
      R => \^v_mix_core_alpha_false_false_u0_hwreg_layerscalefactor_1_val25_read\
    );
\y_fu_92_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg0,
      D => \y_fu_92_reg[4]_i_1_n_13\,
      Q => y_fu_92_reg(7),
      R => \^v_mix_core_alpha_false_false_u0_hwreg_layerscalefactor_1_val25_read\
    );
\y_fu_92_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg0,
      D => \y_fu_92_reg[8]_i_1_n_16\,
      Q => y_fu_92_reg(8),
      R => \^v_mix_core_alpha_false_false_u0_hwreg_layerscalefactor_1_val25_read\
    );
\y_fu_92_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_fu_92_reg[4]_i_1_n_9\,
      CO(3) => \NLW_y_fu_92_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \y_fu_92_reg[8]_i_1_n_10\,
      CO(1) => \y_fu_92_reg[8]_i_1_n_11\,
      CO(0) => \y_fu_92_reg[8]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \y_fu_92_reg[8]_i_1_n_13\,
      O(2) => \y_fu_92_reg[8]_i_1_n_14\,
      O(1) => \y_fu_92_reg[8]_i_1_n_15\,
      O(0) => \y_fu_92_reg[8]_i_1_n_16\,
      S(3 downto 0) => y_fu_92_reg(11 downto 8)
    );
\y_fu_92_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg0,
      D => \y_fu_92_reg[8]_i_1_n_15\,
      Q => y_fu_92_reg(9),
      R => \^v_mix_core_alpha_false_false_u0_hwreg_layerscalefactor_1_val25_read\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_v_mix_rgb2yuv_false_s is
  port (
    start_once_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    addr110_out : out STD_LOGIC;
    p_9_in : out STD_LOGIC;
    p_6_in : out STD_LOGIC;
    push : out STD_LOGIC;
    p_6_in_0 : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    v_mix_rgb2yuv_false_U0_ap_ready : out STD_LOGIC;
    outYuv_full_n : in STD_LOGIC;
    outLayer2_empty_n : in STD_LOGIC;
    start_for_v_mix_444_to_422_false_U0_full_n : in STD_LOGIC;
    v_mix_rgb2yuv_false_U0_ap_start : in STD_LOGIC;
    push_1 : in STD_LOGIC;
    \mOutPtr_reg[0]\ : in STD_LOGIC;
    v_mix_core_alpha_false_false_10_U0_ap_start : in STD_LOGIC;
    start_for_v_mix_rgb2yuv_false_U0_full_n : in STD_LOGIC;
    start_once_reg_2 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_done_cache_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    icmp_ln1042_fu_78_p2_carry_i_1 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \ap_CS_fsm_reg[2]_i_2__10_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
end main_design_v_mix_0_0_v_mix_rgb2yuv_false_s;

architecture STRUCTURE of main_design_v_mix_0_0_v_mix_rgb2yuv_false_s is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm[0]_i_1__15_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_4__10_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_5__10_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_6__10_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_7__10_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_2__10_n_10\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_2__10_n_11\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_2__10_n_12\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_9_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start_reg : STD_LOGIC;
  signal grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start_reg0 : STD_LOGIC;
  signal grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_n_14 : STD_LOGIC;
  signal grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_n_15 : STD_LOGIC;
  signal grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_n_16 : STD_LOGIC;
  signal \^start_once_reg\ : STD_LOGIC;
  signal \start_once_reg_i_1__11_n_9\ : STD_LOGIC;
  signal \y_fu_46[0]_i_1_n_9\ : STD_LOGIC;
  signal \y_fu_46[0]_i_4_n_9\ : STD_LOGIC;
  signal y_fu_46_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \y_fu_46_reg[0]_i_3_n_10\ : STD_LOGIC;
  signal \y_fu_46_reg[0]_i_3_n_11\ : STD_LOGIC;
  signal \y_fu_46_reg[0]_i_3_n_12\ : STD_LOGIC;
  signal \y_fu_46_reg[0]_i_3_n_13\ : STD_LOGIC;
  signal \y_fu_46_reg[0]_i_3_n_14\ : STD_LOGIC;
  signal \y_fu_46_reg[0]_i_3_n_15\ : STD_LOGIC;
  signal \y_fu_46_reg[0]_i_3_n_16\ : STD_LOGIC;
  signal \y_fu_46_reg[0]_i_3_n_9\ : STD_LOGIC;
  signal \y_fu_46_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \y_fu_46_reg[4]_i_1_n_11\ : STD_LOGIC;
  signal \y_fu_46_reg[4]_i_1_n_12\ : STD_LOGIC;
  signal \y_fu_46_reg[4]_i_1_n_13\ : STD_LOGIC;
  signal \y_fu_46_reg[4]_i_1_n_14\ : STD_LOGIC;
  signal \y_fu_46_reg[4]_i_1_n_15\ : STD_LOGIC;
  signal \y_fu_46_reg[4]_i_1_n_16\ : STD_LOGIC;
  signal \y_fu_46_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \y_fu_46_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \y_fu_46_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \y_fu_46_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \y_fu_46_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \y_fu_46_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \y_fu_46_reg[8]_i_1_n_15\ : STD_LOGIC;
  signal \y_fu_46_reg[8]_i_1_n_16\ : STD_LOGIC;
  signal \NLW_ap_CS_fsm_reg[2]_i_2__10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_y_fu_46_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_2__9\ : label is "soft_lutpair828";
  attribute SOFT_HLUTNM of \start_once_reg_i_1__11\ : label is "soft_lutpair828";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \y_fu_46_reg[0]_i_3\ : label is 11;
  attribute ADDER_THRESHOLD of \y_fu_46_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \y_fu_46_reg[8]_i_1\ : label is 11;
begin
  CO(0) <= \^co\(0);
  Q(0) <= \^q\(0);
  start_once_reg <= \^start_once_reg\;
\ap_CS_fsm[0]_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAAA333F0000"
    )
        port map (
      I0 => \^co\(0),
      I1 => v_mix_rgb2yuv_false_U0_ap_start,
      I2 => start_for_v_mix_444_to_422_false_U0_full_n,
      I3 => \^start_once_reg\,
      I4 => \ap_CS_fsm_reg_n_9_[0]\,
      I5 => \^q\(0),
      O => \ap_CS_fsm[0]_i_1__15_n_9\
    );
\ap_CS_fsm[2]_i_4__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => y_fu_46_reg(9),
      I1 => \ap_CS_fsm_reg[2]_i_2__10_0\(9),
      I2 => \ap_CS_fsm_reg[2]_i_2__10_0\(11),
      I3 => y_fu_46_reg(11),
      I4 => \ap_CS_fsm_reg[2]_i_2__10_0\(10),
      I5 => y_fu_46_reg(10),
      O => \ap_CS_fsm[2]_i_4__10_n_9\
    );
\ap_CS_fsm[2]_i_5__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => y_fu_46_reg(6),
      I1 => \ap_CS_fsm_reg[2]_i_2__10_0\(6),
      I2 => \ap_CS_fsm_reg[2]_i_2__10_0\(8),
      I3 => y_fu_46_reg(8),
      I4 => \ap_CS_fsm_reg[2]_i_2__10_0\(7),
      I5 => y_fu_46_reg(7),
      O => \ap_CS_fsm[2]_i_5__10_n_9\
    );
\ap_CS_fsm[2]_i_6__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => y_fu_46_reg(3),
      I1 => \ap_CS_fsm_reg[2]_i_2__10_0\(3),
      I2 => \ap_CS_fsm_reg[2]_i_2__10_0\(5),
      I3 => y_fu_46_reg(5),
      I4 => \ap_CS_fsm_reg[2]_i_2__10_0\(4),
      I5 => y_fu_46_reg(4),
      O => \ap_CS_fsm[2]_i_6__10_n_9\
    );
\ap_CS_fsm[2]_i_7__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => y_fu_46_reg(0),
      I1 => \ap_CS_fsm_reg[2]_i_2__10_0\(0),
      I2 => \ap_CS_fsm_reg[2]_i_2__10_0\(2),
      I3 => y_fu_46_reg(2),
      I4 => \ap_CS_fsm_reg[2]_i_2__10_0\(1),
      I5 => y_fu_46_reg(1),
      O => \ap_CS_fsm[2]_i_7__10_n_9\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[0]_i_1__15_n_9\,
      Q => \ap_CS_fsm_reg_n_9_[0]\,
      S => ap_done_cache_reg
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_n_15,
      Q => \^q\(0),
      R => ap_done_cache_reg
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_n_14,
      Q => ap_CS_fsm_state3,
      R => ap_done_cache_reg
    );
\ap_CS_fsm_reg[2]_i_2__10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \^co\(0),
      CO(2) => \ap_CS_fsm_reg[2]_i_2__10_n_10\,
      CO(1) => \ap_CS_fsm_reg[2]_i_2__10_n_11\,
      CO(0) => \ap_CS_fsm_reg[2]_i_2__10_n_12\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[2]_i_2__10_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[2]_i_4__10_n_9\,
      S(2) => \ap_CS_fsm[2]_i_5__10_n_9\,
      S(1) => \ap_CS_fsm[2]_i_6__10_n_9\,
      S(0) => \ap_CS_fsm[2]_i_7__10_n_9\
    );
grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62: entity work.main_design_v_mix_0_0_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2
     port map (
      CO(0) => \^co\(0),
      D(1) => grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_n_14,
      D(0) => grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_n_15,
      Q(2) => ap_CS_fsm_state3,
      Q(1) => \^q\(0),
      Q(0) => \ap_CS_fsm_reg_n_9_[0]\,
      addr110_out => addr110_out,
      \ap_CS_fsm_reg[1]\ => \^start_once_reg\,
      \ap_CS_fsm_reg[2]\ => \ap_CS_fsm_reg[2]_0\,
      ap_clk => ap_clk,
      ap_done_cache_reg => ap_done_cache_reg,
      ap_rst_n => ap_rst_n,
      full_n_reg => grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_n_16,
      grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start_reg => grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start_reg,
      grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start_reg0 => grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start_reg0,
      icmp_ln1042_fu_78_p2_carry_i_1(11 downto 0) => icmp_ln1042_fu_78_p2_carry_i_1(11 downto 0),
      \mOutPtr_reg[0]\ => \mOutPtr_reg[0]\,
      outLayer2_empty_n => outLayer2_empty_n,
      outYuv_full_n => outYuv_full_n,
      p_6_in => p_6_in,
      p_9_in => p_9_in,
      push => push,
      push_1 => push_1,
      start_for_v_mix_444_to_422_false_U0_full_n => start_for_v_mix_444_to_422_false_U0_full_n,
      v_mix_rgb2yuv_false_U0_ap_start => v_mix_rgb2yuv_false_U0_ap_start
    );
grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_n_16,
      Q => grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start_reg,
      R => ap_done_cache_reg
    );
\mOutPtr[0]_i_2__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^q\(0),
      O => v_mix_rgb2yuv_false_U0_ap_ready
    );
\mOutPtr[1]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080808000808080"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^q\(0),
      I2 => v_mix_rgb2yuv_false_U0_ap_start,
      I3 => v_mix_core_alpha_false_false_10_U0_ap_start,
      I4 => start_for_v_mix_rgb2yuv_false_U0_full_n,
      I5 => start_once_reg_2,
      O => p_6_in_0
    );
\start_once_reg_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F8F8F8"
    )
        port map (
      I0 => v_mix_rgb2yuv_false_U0_ap_start,
      I1 => start_for_v_mix_444_to_422_false_U0_full_n,
      I2 => \^start_once_reg\,
      I3 => \^q\(0),
      I4 => \^co\(0),
      O => \start_once_reg_i_1__11_n_9\
    );
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \start_once_reg_i_1__11_n_9\,
      Q => \^start_once_reg\,
      R => ap_done_cache_reg
    );
\y_fu_46[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => \^start_once_reg\,
      I1 => start_for_v_mix_444_to_422_false_U0_full_n,
      I2 => v_mix_rgb2yuv_false_U0_ap_start,
      I3 => \ap_CS_fsm_reg_n_9_[0]\,
      O => \y_fu_46[0]_i_1_n_9\
    );
\y_fu_46[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^co\(0),
      O => grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start_reg0
    );
\y_fu_46[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y_fu_46_reg(0),
      O => \y_fu_46[0]_i_4_n_9\
    );
\y_fu_46_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start_reg0,
      D => \y_fu_46_reg[0]_i_3_n_16\,
      Q => y_fu_46_reg(0),
      R => \y_fu_46[0]_i_1_n_9\
    );
\y_fu_46_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \y_fu_46_reg[0]_i_3_n_9\,
      CO(2) => \y_fu_46_reg[0]_i_3_n_10\,
      CO(1) => \y_fu_46_reg[0]_i_3_n_11\,
      CO(0) => \y_fu_46_reg[0]_i_3_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \y_fu_46_reg[0]_i_3_n_13\,
      O(2) => \y_fu_46_reg[0]_i_3_n_14\,
      O(1) => \y_fu_46_reg[0]_i_3_n_15\,
      O(0) => \y_fu_46_reg[0]_i_3_n_16\,
      S(3 downto 1) => y_fu_46_reg(3 downto 1),
      S(0) => \y_fu_46[0]_i_4_n_9\
    );
\y_fu_46_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start_reg0,
      D => \y_fu_46_reg[8]_i_1_n_14\,
      Q => y_fu_46_reg(10),
      R => \y_fu_46[0]_i_1_n_9\
    );
\y_fu_46_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start_reg0,
      D => \y_fu_46_reg[8]_i_1_n_13\,
      Q => y_fu_46_reg(11),
      R => \y_fu_46[0]_i_1_n_9\
    );
\y_fu_46_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start_reg0,
      D => \y_fu_46_reg[0]_i_3_n_15\,
      Q => y_fu_46_reg(1),
      R => \y_fu_46[0]_i_1_n_9\
    );
\y_fu_46_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start_reg0,
      D => \y_fu_46_reg[0]_i_3_n_14\,
      Q => y_fu_46_reg(2),
      R => \y_fu_46[0]_i_1_n_9\
    );
\y_fu_46_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start_reg0,
      D => \y_fu_46_reg[0]_i_3_n_13\,
      Q => y_fu_46_reg(3),
      R => \y_fu_46[0]_i_1_n_9\
    );
\y_fu_46_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start_reg0,
      D => \y_fu_46_reg[4]_i_1_n_16\,
      Q => y_fu_46_reg(4),
      R => \y_fu_46[0]_i_1_n_9\
    );
\y_fu_46_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_fu_46_reg[0]_i_3_n_9\,
      CO(3) => \y_fu_46_reg[4]_i_1_n_9\,
      CO(2) => \y_fu_46_reg[4]_i_1_n_10\,
      CO(1) => \y_fu_46_reg[4]_i_1_n_11\,
      CO(0) => \y_fu_46_reg[4]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \y_fu_46_reg[4]_i_1_n_13\,
      O(2) => \y_fu_46_reg[4]_i_1_n_14\,
      O(1) => \y_fu_46_reg[4]_i_1_n_15\,
      O(0) => \y_fu_46_reg[4]_i_1_n_16\,
      S(3 downto 0) => y_fu_46_reg(7 downto 4)
    );
\y_fu_46_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start_reg0,
      D => \y_fu_46_reg[4]_i_1_n_15\,
      Q => y_fu_46_reg(5),
      R => \y_fu_46[0]_i_1_n_9\
    );
\y_fu_46_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start_reg0,
      D => \y_fu_46_reg[4]_i_1_n_14\,
      Q => y_fu_46_reg(6),
      R => \y_fu_46[0]_i_1_n_9\
    );
\y_fu_46_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start_reg0,
      D => \y_fu_46_reg[4]_i_1_n_13\,
      Q => y_fu_46_reg(7),
      R => \y_fu_46[0]_i_1_n_9\
    );
\y_fu_46_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start_reg0,
      D => \y_fu_46_reg[8]_i_1_n_16\,
      Q => y_fu_46_reg(8),
      R => \y_fu_46[0]_i_1_n_9\
    );
\y_fu_46_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_fu_46_reg[4]_i_1_n_9\,
      CO(3) => \NLW_y_fu_46_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \y_fu_46_reg[8]_i_1_n_10\,
      CO(1) => \y_fu_46_reg[8]_i_1_n_11\,
      CO(0) => \y_fu_46_reg[8]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \y_fu_46_reg[8]_i_1_n_13\,
      O(2) => \y_fu_46_reg[8]_i_1_n_14\,
      O(1) => \y_fu_46_reg[8]_i_1_n_15\,
      O(0) => \y_fu_46_reg[8]_i_1_n_16\,
      S(3 downto 0) => y_fu_46_reg(11 downto 8)
    );
\y_fu_46_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start_reg0,
      D => \y_fu_46_reg[8]_i_1_n_15\,
      Q => y_fu_46_reg(9),
      R => \y_fu_46[0]_i_1_n_9\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_v_mix_upsample_false_9 is
  port (
    \ap_CS_fsm_reg[0]_0\ : out STD_LOGIC;
    v_mix_upsample_false_9_U0_ap_ready : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    addr110_out : out STD_LOGIC;
    p_9_in : out STD_LOGIC;
    p_6_in : out STD_LOGIC;
    push : out STD_LOGIC;
    pop : out STD_LOGIC;
    HwReg_layerEnableFlag_1_val_c_dout : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    y_fu_600 : in STD_LOGIC;
    ap_done_cache_reg : in STD_LOGIC;
    srcLayer1x_full_n : in STD_LOGIC;
    srcLayer1Rgb_empty_n : in STD_LOGIC;
    p_1_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    push_0 : in STD_LOGIC;
    \mOutPtr_reg[0]\ : in STD_LOGIC;
    v_mix_upsample_false_9_U0_ap_start : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \empty_reg_143_reg[11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
end main_design_v_mix_0_0_v_mix_upsample_false_9;

architecture STRUCTURE of main_design_v_mix_0_0_v_mix_upsample_false_9 is
  signal \HwReg_layerEnableFlag_1_val_read_reg_139_reg_n_9_[0]\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_1__7_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_4__5_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_5__5_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_6__5_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_7__5_n_9\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[0]_0\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_2__5_n_10\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_2__5_n_11\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_2__5_n_12\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_9_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal empty_73_reg_148 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal empty_reg_143 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg : STD_LOGIC;
  signal grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg0 : STD_LOGIC;
  signal grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_n_10 : STD_LOGIC;
  signal grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_n_11 : STD_LOGIC;
  signal grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_n_9 : STD_LOGIC;
  signal icmp_ln105_fu_123_p2 : STD_LOGIC;
  signal \y_fu_60[0]_i_4__0_n_9\ : STD_LOGIC;
  signal y_fu_60_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \y_fu_60_reg[0]_i_3__0_n_10\ : STD_LOGIC;
  signal \y_fu_60_reg[0]_i_3__0_n_11\ : STD_LOGIC;
  signal \y_fu_60_reg[0]_i_3__0_n_12\ : STD_LOGIC;
  signal \y_fu_60_reg[0]_i_3__0_n_13\ : STD_LOGIC;
  signal \y_fu_60_reg[0]_i_3__0_n_14\ : STD_LOGIC;
  signal \y_fu_60_reg[0]_i_3__0_n_15\ : STD_LOGIC;
  signal \y_fu_60_reg[0]_i_3__0_n_16\ : STD_LOGIC;
  signal \y_fu_60_reg[0]_i_3__0_n_9\ : STD_LOGIC;
  signal \y_fu_60_reg[4]_i_1__0_n_10\ : STD_LOGIC;
  signal \y_fu_60_reg[4]_i_1__0_n_11\ : STD_LOGIC;
  signal \y_fu_60_reg[4]_i_1__0_n_12\ : STD_LOGIC;
  signal \y_fu_60_reg[4]_i_1__0_n_13\ : STD_LOGIC;
  signal \y_fu_60_reg[4]_i_1__0_n_14\ : STD_LOGIC;
  signal \y_fu_60_reg[4]_i_1__0_n_15\ : STD_LOGIC;
  signal \y_fu_60_reg[4]_i_1__0_n_16\ : STD_LOGIC;
  signal \y_fu_60_reg[4]_i_1__0_n_9\ : STD_LOGIC;
  signal \y_fu_60_reg[8]_i_1__0_n_10\ : STD_LOGIC;
  signal \y_fu_60_reg[8]_i_1__0_n_11\ : STD_LOGIC;
  signal \y_fu_60_reg[8]_i_1__0_n_12\ : STD_LOGIC;
  signal \y_fu_60_reg[8]_i_1__0_n_13\ : STD_LOGIC;
  signal \y_fu_60_reg[8]_i_1__0_n_14\ : STD_LOGIC;
  signal \y_fu_60_reg[8]_i_1__0_n_15\ : STD_LOGIC;
  signal \y_fu_60_reg[8]_i_1__0_n_16\ : STD_LOGIC;
  signal \NLW_ap_CS_fsm_reg[2]_i_2__5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_y_fu_60_reg[8]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__7\ : label is "soft_lutpair832";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_2__3\ : label is "soft_lutpair832";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \y_fu_60_reg[0]_i_3__0\ : label is 11;
  attribute ADDER_THRESHOLD of \y_fu_60_reg[4]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \y_fu_60_reg[8]_i_1__0\ : label is 11;
begin
  \ap_CS_fsm_reg[0]_0\ <= \^ap_cs_fsm_reg[0]_0\;
\HwReg_layerEnableFlag_1_val_read_reg_139_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => HwReg_layerEnableFlag_1_val_c_dout,
      Q => \HwReg_layerEnableFlag_1_val_read_reg_139_reg_n_9_[0]\,
      R => '0'
    );
\ap_CS_fsm[0]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDFD00F0"
    )
        port map (
      I0 => \HwReg_layerEnableFlag_1_val_read_reg_139_reg_n_9_[0]\,
      I1 => icmp_ln105_fu_123_p2,
      I2 => \ap_CS_fsm_reg_n_9_[0]\,
      I3 => \^ap_cs_fsm_reg[0]_0\,
      I4 => ap_CS_fsm_state2,
      O => \ap_CS_fsm[0]_i_1__7_n_9\
    );
\ap_CS_fsm[2]_i_4__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => y_fu_60_reg(9),
      I1 => empty_reg_143(9),
      I2 => empty_reg_143(11),
      I3 => y_fu_60_reg(11),
      I4 => empty_reg_143(10),
      I5 => y_fu_60_reg(10),
      O => \ap_CS_fsm[2]_i_4__5_n_9\
    );
\ap_CS_fsm[2]_i_5__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => y_fu_60_reg(6),
      I1 => empty_reg_143(6),
      I2 => empty_reg_143(8),
      I3 => y_fu_60_reg(8),
      I4 => empty_reg_143(7),
      I5 => y_fu_60_reg(7),
      O => \ap_CS_fsm[2]_i_5__5_n_9\
    );
\ap_CS_fsm[2]_i_6__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => y_fu_60_reg(3),
      I1 => empty_reg_143(3),
      I2 => empty_reg_143(5),
      I3 => y_fu_60_reg(5),
      I4 => empty_reg_143(4),
      I5 => y_fu_60_reg(4),
      O => \ap_CS_fsm[2]_i_6__5_n_9\
    );
\ap_CS_fsm[2]_i_7__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => y_fu_60_reg(0),
      I1 => empty_reg_143(0),
      I2 => empty_reg_143(2),
      I3 => y_fu_60_reg(2),
      I4 => empty_reg_143(1),
      I5 => y_fu_60_reg(1),
      O => \ap_CS_fsm[2]_i_7__5_n_9\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[0]_i_1__7_n_9\,
      Q => \ap_CS_fsm_reg_n_9_[0]\,
      S => ap_done_cache_reg
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_n_10,
      Q => ap_CS_fsm_state2,
      R => ap_done_cache_reg
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_n_9,
      Q => ap_CS_fsm_state3,
      R => ap_done_cache_reg
    );
\ap_CS_fsm_reg[2]_i_2__5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln105_fu_123_p2,
      CO(2) => \ap_CS_fsm_reg[2]_i_2__5_n_10\,
      CO(1) => \ap_CS_fsm_reg[2]_i_2__5_n_11\,
      CO(0) => \ap_CS_fsm_reg[2]_i_2__5_n_12\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[2]_i_2__5_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[2]_i_4__5_n_9\,
      S(2) => \ap_CS_fsm[2]_i_5__5_n_9\,
      S(1) => \ap_CS_fsm[2]_i_6__5_n_9\,
      S(0) => \ap_CS_fsm[2]_i_7__5_n_9\
    );
\empty_73_reg_148[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_9_[0]\,
      I1 => p_1_out(0),
      O => \^ap_cs_fsm_reg[0]_0\
    );
\empty_73_reg_148_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => D(0),
      Q => empty_73_reg_148(0),
      R => '0'
    );
\empty_73_reg_148_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => D(10),
      Q => empty_73_reg_148(10),
      R => '0'
    );
\empty_73_reg_148_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => D(11),
      Q => empty_73_reg_148(11),
      R => '0'
    );
\empty_73_reg_148_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => D(1),
      Q => empty_73_reg_148(1),
      R => '0'
    );
\empty_73_reg_148_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => D(2),
      Q => empty_73_reg_148(2),
      R => '0'
    );
\empty_73_reg_148_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => D(3),
      Q => empty_73_reg_148(3),
      R => '0'
    );
\empty_73_reg_148_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => D(4),
      Q => empty_73_reg_148(4),
      R => '0'
    );
\empty_73_reg_148_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => D(5),
      Q => empty_73_reg_148(5),
      R => '0'
    );
\empty_73_reg_148_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => D(6),
      Q => empty_73_reg_148(6),
      R => '0'
    );
\empty_73_reg_148_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => D(7),
      Q => empty_73_reg_148(7),
      R => '0'
    );
\empty_73_reg_148_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => D(8),
      Q => empty_73_reg_148(8),
      R => '0'
    );
\empty_73_reg_148_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => D(9),
      Q => empty_73_reg_148(9),
      R => '0'
    );
\empty_reg_143_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \empty_reg_143_reg[11]_0\(0),
      Q => empty_reg_143(0),
      R => '0'
    );
\empty_reg_143_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \empty_reg_143_reg[11]_0\(10),
      Q => empty_reg_143(10),
      R => '0'
    );
\empty_reg_143_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \empty_reg_143_reg[11]_0\(11),
      Q => empty_reg_143(11),
      R => '0'
    );
\empty_reg_143_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \empty_reg_143_reg[11]_0\(1),
      Q => empty_reg_143(1),
      R => '0'
    );
\empty_reg_143_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \empty_reg_143_reg[11]_0\(2),
      Q => empty_reg_143(2),
      R => '0'
    );
\empty_reg_143_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \empty_reg_143_reg[11]_0\(3),
      Q => empty_reg_143(3),
      R => '0'
    );
\empty_reg_143_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \empty_reg_143_reg[11]_0\(4),
      Q => empty_reg_143(4),
      R => '0'
    );
\empty_reg_143_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \empty_reg_143_reg[11]_0\(5),
      Q => empty_reg_143(5),
      R => '0'
    );
\empty_reg_143_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \empty_reg_143_reg[11]_0\(6),
      Q => empty_reg_143(6),
      R => '0'
    );
\empty_reg_143_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \empty_reg_143_reg[11]_0\(7),
      Q => empty_reg_143(7),
      R => '0'
    );
\empty_reg_143_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \empty_reg_143_reg[11]_0\(8),
      Q => empty_reg_143(8),
      R => '0'
    );
\empty_reg_143_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \empty_reg_143_reg[11]_0\(9),
      Q => empty_reg_143(9),
      R => '0'
    );
grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98: entity work.main_design_v_mix_0_0_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2
     port map (
      CO(0) => icmp_ln105_fu_123_p2,
      D(1) => grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_n_9,
      D(0) => grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_n_10,
      E(0) => \^ap_cs_fsm_reg[0]_0\,
      Q(11 downto 0) => empty_73_reg_148(11 downto 0),
      addr110_out => addr110_out,
      \ap_CS_fsm_reg[2]\ => \ap_CS_fsm_reg[2]_0\,
      \ap_CS_fsm_reg[2]_0\ => \HwReg_layerEnableFlag_1_val_read_reg_139_reg_n_9_[0]\,
      ap_clk => ap_clk,
      ap_done_cache_reg => ap_done_cache_reg,
      ap_rst_n => ap_rst_n,
      full_n_reg => grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_n_11,
      grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg => grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg,
      grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg0 => grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg0,
      \mOutPtr_reg[0]\(2) => ap_CS_fsm_state3,
      \mOutPtr_reg[0]\(1) => ap_CS_fsm_state2,
      \mOutPtr_reg[0]\(0) => \ap_CS_fsm_reg_n_9_[0]\,
      \mOutPtr_reg[0]_0\ => \mOutPtr_reg[0]\,
      p_6_in => p_6_in,
      p_9_in => p_9_in,
      push => push,
      push_0 => push_0,
      srcLayer1Rgb_empty_n => srcLayer1Rgb_empty_n,
      srcLayer1x_full_n => srcLayer1x_full_n
    );
grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_n_11,
      Q => grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg,
      R => ap_done_cache_reg
    );
\mOutPtr[0]_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \HwReg_layerEnableFlag_1_val_read_reg_139_reg_n_9_[0]\,
      I2 => icmp_ln105_fu_123_p2,
      O => v_mix_upsample_false_9_U0_ap_ready
    );
\mOutPtr[1]_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A00"
    )
        port map (
      I0 => v_mix_upsample_false_9_U0_ap_start,
      I1 => icmp_ln105_fu_123_p2,
      I2 => \HwReg_layerEnableFlag_1_val_read_reg_139_reg_n_9_[0]\,
      I3 => ap_CS_fsm_state2,
      O => pop
    );
\y_fu_60[0]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => icmp_ln105_fu_123_p2,
      I2 => \HwReg_layerEnableFlag_1_val_read_reg_139_reg_n_9_[0]\,
      O => grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg0
    );
\y_fu_60[0]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y_fu_60_reg(0),
      O => \y_fu_60[0]_i_4__0_n_9\
    );
\y_fu_60_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg0,
      D => \y_fu_60_reg[0]_i_3__0_n_16\,
      Q => y_fu_60_reg(0),
      R => y_fu_600
    );
\y_fu_60_reg[0]_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \y_fu_60_reg[0]_i_3__0_n_9\,
      CO(2) => \y_fu_60_reg[0]_i_3__0_n_10\,
      CO(1) => \y_fu_60_reg[0]_i_3__0_n_11\,
      CO(0) => \y_fu_60_reg[0]_i_3__0_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \y_fu_60_reg[0]_i_3__0_n_13\,
      O(2) => \y_fu_60_reg[0]_i_3__0_n_14\,
      O(1) => \y_fu_60_reg[0]_i_3__0_n_15\,
      O(0) => \y_fu_60_reg[0]_i_3__0_n_16\,
      S(3 downto 1) => y_fu_60_reg(3 downto 1),
      S(0) => \y_fu_60[0]_i_4__0_n_9\
    );
\y_fu_60_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg0,
      D => \y_fu_60_reg[8]_i_1__0_n_14\,
      Q => y_fu_60_reg(10),
      R => y_fu_600
    );
\y_fu_60_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg0,
      D => \y_fu_60_reg[8]_i_1__0_n_13\,
      Q => y_fu_60_reg(11),
      R => y_fu_600
    );
\y_fu_60_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg0,
      D => \y_fu_60_reg[0]_i_3__0_n_15\,
      Q => y_fu_60_reg(1),
      R => y_fu_600
    );
\y_fu_60_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg0,
      D => \y_fu_60_reg[0]_i_3__0_n_14\,
      Q => y_fu_60_reg(2),
      R => y_fu_600
    );
\y_fu_60_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg0,
      D => \y_fu_60_reg[0]_i_3__0_n_13\,
      Q => y_fu_60_reg(3),
      R => y_fu_600
    );
\y_fu_60_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg0,
      D => \y_fu_60_reg[4]_i_1__0_n_16\,
      Q => y_fu_60_reg(4),
      R => y_fu_600
    );
\y_fu_60_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_fu_60_reg[0]_i_3__0_n_9\,
      CO(3) => \y_fu_60_reg[4]_i_1__0_n_9\,
      CO(2) => \y_fu_60_reg[4]_i_1__0_n_10\,
      CO(1) => \y_fu_60_reg[4]_i_1__0_n_11\,
      CO(0) => \y_fu_60_reg[4]_i_1__0_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \y_fu_60_reg[4]_i_1__0_n_13\,
      O(2) => \y_fu_60_reg[4]_i_1__0_n_14\,
      O(1) => \y_fu_60_reg[4]_i_1__0_n_15\,
      O(0) => \y_fu_60_reg[4]_i_1__0_n_16\,
      S(3 downto 0) => y_fu_60_reg(7 downto 4)
    );
\y_fu_60_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg0,
      D => \y_fu_60_reg[4]_i_1__0_n_15\,
      Q => y_fu_60_reg(5),
      R => y_fu_600
    );
\y_fu_60_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg0,
      D => \y_fu_60_reg[4]_i_1__0_n_14\,
      Q => y_fu_60_reg(6),
      R => y_fu_600
    );
\y_fu_60_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg0,
      D => \y_fu_60_reg[4]_i_1__0_n_13\,
      Q => y_fu_60_reg(7),
      R => y_fu_600
    );
\y_fu_60_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg0,
      D => \y_fu_60_reg[8]_i_1__0_n_16\,
      Q => y_fu_60_reg(8),
      R => y_fu_600
    );
\y_fu_60_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_fu_60_reg[4]_i_1__0_n_9\,
      CO(3) => \NLW_y_fu_60_reg[8]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \y_fu_60_reg[8]_i_1__0_n_10\,
      CO(1) => \y_fu_60_reg[8]_i_1__0_n_11\,
      CO(0) => \y_fu_60_reg[8]_i_1__0_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \y_fu_60_reg[8]_i_1__0_n_13\,
      O(2) => \y_fu_60_reg[8]_i_1__0_n_14\,
      O(1) => \y_fu_60_reg[8]_i_1__0_n_15\,
      O(0) => \y_fu_60_reg[8]_i_1__0_n_16\,
      S(3 downto 0) => y_fu_60_reg(11 downto 8)
    );
\y_fu_60_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg0,
      D => \y_fu_60_reg[8]_i_1__0_n_15\,
      Q => y_fu_60_reg(9),
      R => y_fu_600
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_v_mix_upsample_false_s is
  port (
    \ap_CS_fsm_reg[0]_0\ : out STD_LOGIC;
    v_mix_upsample_false_U0_ap_ready : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    addr110_out : out STD_LOGIC;
    p_9_in : out STD_LOGIC;
    p_6_in : out STD_LOGIC;
    full_n_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    push : out STD_LOGIC;
    push_0 : out STD_LOGIC;
    pop : out STD_LOGIC;
    HwReg_layerEnableFlag_2_val_c_dout : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    y_fu_600 : in STD_LOGIC;
    ap_done_cache_reg : in STD_LOGIC;
    srcLayer2x_full_n : in STD_LOGIC;
    srcLayer2Rgb_empty_n : in STD_LOGIC;
    p_1_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    push_1 : in STD_LOGIC;
    \mOutPtr_reg[0]\ : in STD_LOGIC;
    HwReg_layerHeight_2_val_c_full_n : in STD_LOGIC;
    HwReg_layerWidth_2_val_c_full_n : in STD_LOGIC;
    v_mix_upsample_false_U0_ap_start : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \empty_reg_143_reg[11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
end main_design_v_mix_0_0_v_mix_upsample_false_s;

architecture STRUCTURE of main_design_v_mix_0_0_v_mix_upsample_false_s is
  signal \HwReg_layerEnableFlag_2_val_read_reg_139_reg_n_9_[0]\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_1__13_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_4__9_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_5__9_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_6__9_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_7__9_n_9\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[0]_0\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_2__9_n_10\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_2__9_n_11\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_2__9_n_12\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_9_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal empty_75_reg_148 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal empty_reg_143 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg : STD_LOGIC;
  signal grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg0 : STD_LOGIC;
  signal grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_n_10 : STD_LOGIC;
  signal grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_n_11 : STD_LOGIC;
  signal grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_n_9 : STD_LOGIC;
  signal icmp_ln105_fu_123_p2 : STD_LOGIC;
  signal \y_fu_60[0]_i_4__1_n_9\ : STD_LOGIC;
  signal y_fu_60_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \y_fu_60_reg[0]_i_3__1_n_10\ : STD_LOGIC;
  signal \y_fu_60_reg[0]_i_3__1_n_11\ : STD_LOGIC;
  signal \y_fu_60_reg[0]_i_3__1_n_12\ : STD_LOGIC;
  signal \y_fu_60_reg[0]_i_3__1_n_13\ : STD_LOGIC;
  signal \y_fu_60_reg[0]_i_3__1_n_14\ : STD_LOGIC;
  signal \y_fu_60_reg[0]_i_3__1_n_15\ : STD_LOGIC;
  signal \y_fu_60_reg[0]_i_3__1_n_16\ : STD_LOGIC;
  signal \y_fu_60_reg[0]_i_3__1_n_9\ : STD_LOGIC;
  signal \y_fu_60_reg[4]_i_1__1_n_10\ : STD_LOGIC;
  signal \y_fu_60_reg[4]_i_1__1_n_11\ : STD_LOGIC;
  signal \y_fu_60_reg[4]_i_1__1_n_12\ : STD_LOGIC;
  signal \y_fu_60_reg[4]_i_1__1_n_13\ : STD_LOGIC;
  signal \y_fu_60_reg[4]_i_1__1_n_14\ : STD_LOGIC;
  signal \y_fu_60_reg[4]_i_1__1_n_15\ : STD_LOGIC;
  signal \y_fu_60_reg[4]_i_1__1_n_16\ : STD_LOGIC;
  signal \y_fu_60_reg[4]_i_1__1_n_9\ : STD_LOGIC;
  signal \y_fu_60_reg[8]_i_1__1_n_10\ : STD_LOGIC;
  signal \y_fu_60_reg[8]_i_1__1_n_11\ : STD_LOGIC;
  signal \y_fu_60_reg[8]_i_1__1_n_12\ : STD_LOGIC;
  signal \y_fu_60_reg[8]_i_1__1_n_13\ : STD_LOGIC;
  signal \y_fu_60_reg[8]_i_1__1_n_14\ : STD_LOGIC;
  signal \y_fu_60_reg[8]_i_1__1_n_15\ : STD_LOGIC;
  signal \y_fu_60_reg[8]_i_1__1_n_16\ : STD_LOGIC;
  signal \NLW_ap_CS_fsm_reg[2]_i_2__9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_y_fu_60_reg[8]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_1\ : label is "soft_lutpair837";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_1__0\ : label is "soft_lutpair837";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__13\ : label is "soft_lutpair836";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_2__8\ : label is "soft_lutpair836";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \y_fu_60_reg[0]_i_3__1\ : label is 11;
  attribute ADDER_THRESHOLD of \y_fu_60_reg[4]_i_1__1\ : label is 11;
  attribute ADDER_THRESHOLD of \y_fu_60_reg[8]_i_1__1\ : label is 11;
begin
  \ap_CS_fsm_reg[0]_0\ <= \^ap_cs_fsm_reg[0]_0\;
\HwReg_layerEnableFlag_2_val_read_reg_139_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => HwReg_layerEnableFlag_2_val_c_dout,
      Q => \HwReg_layerEnableFlag_2_val_read_reg_139_reg_n_9_[0]\,
      R => '0'
    );
\SRL_SIG_reg[2][0]_srl3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[0]_0\,
      I1 => HwReg_layerHeight_2_val_c_full_n,
      O => push
    );
\SRL_SIG_reg[2][0]_srl3_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[0]_0\,
      I1 => HwReg_layerWidth_2_val_c_full_n,
      O => push_0
    );
\ap_CS_fsm[0]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDFD00F0"
    )
        port map (
      I0 => \HwReg_layerEnableFlag_2_val_read_reg_139_reg_n_9_[0]\,
      I1 => icmp_ln105_fu_123_p2,
      I2 => \ap_CS_fsm_reg_n_9_[0]\,
      I3 => \^ap_cs_fsm_reg[0]_0\,
      I4 => ap_CS_fsm_state2,
      O => \ap_CS_fsm[0]_i_1__13_n_9\
    );
\ap_CS_fsm[2]_i_4__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => y_fu_60_reg(9),
      I1 => empty_reg_143(9),
      I2 => empty_reg_143(11),
      I3 => y_fu_60_reg(11),
      I4 => empty_reg_143(10),
      I5 => y_fu_60_reg(10),
      O => \ap_CS_fsm[2]_i_4__9_n_9\
    );
\ap_CS_fsm[2]_i_5__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => y_fu_60_reg(6),
      I1 => empty_reg_143(6),
      I2 => empty_reg_143(8),
      I3 => y_fu_60_reg(8),
      I4 => empty_reg_143(7),
      I5 => y_fu_60_reg(7),
      O => \ap_CS_fsm[2]_i_5__9_n_9\
    );
\ap_CS_fsm[2]_i_6__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => y_fu_60_reg(3),
      I1 => empty_reg_143(3),
      I2 => empty_reg_143(5),
      I3 => y_fu_60_reg(5),
      I4 => empty_reg_143(4),
      I5 => y_fu_60_reg(4),
      O => \ap_CS_fsm[2]_i_6__9_n_9\
    );
\ap_CS_fsm[2]_i_7__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => y_fu_60_reg(0),
      I1 => empty_reg_143(0),
      I2 => empty_reg_143(2),
      I3 => y_fu_60_reg(2),
      I4 => empty_reg_143(1),
      I5 => y_fu_60_reg(1),
      O => \ap_CS_fsm[2]_i_7__9_n_9\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[0]_i_1__13_n_9\,
      Q => \ap_CS_fsm_reg_n_9_[0]\,
      S => ap_done_cache_reg
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_n_10,
      Q => ap_CS_fsm_state2,
      R => ap_done_cache_reg
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_n_9,
      Q => ap_CS_fsm_state3,
      R => ap_done_cache_reg
    );
\ap_CS_fsm_reg[2]_i_2__9\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln105_fu_123_p2,
      CO(2) => \ap_CS_fsm_reg[2]_i_2__9_n_10\,
      CO(1) => \ap_CS_fsm_reg[2]_i_2__9_n_11\,
      CO(0) => \ap_CS_fsm_reg[2]_i_2__9_n_12\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[2]_i_2__9_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[2]_i_4__9_n_9\,
      S(2) => \ap_CS_fsm[2]_i_5__9_n_9\,
      S(1) => \ap_CS_fsm[2]_i_6__9_n_9\,
      S(0) => \ap_CS_fsm[2]_i_7__9_n_9\
    );
\empty_75_reg_148[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_9_[0]\,
      I1 => p_1_out(0),
      O => \^ap_cs_fsm_reg[0]_0\
    );
\empty_75_reg_148_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => D(0),
      Q => empty_75_reg_148(0),
      R => '0'
    );
\empty_75_reg_148_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => D(10),
      Q => empty_75_reg_148(10),
      R => '0'
    );
\empty_75_reg_148_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => D(11),
      Q => empty_75_reg_148(11),
      R => '0'
    );
\empty_75_reg_148_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => D(1),
      Q => empty_75_reg_148(1),
      R => '0'
    );
\empty_75_reg_148_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => D(2),
      Q => empty_75_reg_148(2),
      R => '0'
    );
\empty_75_reg_148_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => D(3),
      Q => empty_75_reg_148(3),
      R => '0'
    );
\empty_75_reg_148_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => D(4),
      Q => empty_75_reg_148(4),
      R => '0'
    );
\empty_75_reg_148_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => D(5),
      Q => empty_75_reg_148(5),
      R => '0'
    );
\empty_75_reg_148_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => D(6),
      Q => empty_75_reg_148(6),
      R => '0'
    );
\empty_75_reg_148_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => D(7),
      Q => empty_75_reg_148(7),
      R => '0'
    );
\empty_75_reg_148_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => D(8),
      Q => empty_75_reg_148(8),
      R => '0'
    );
\empty_75_reg_148_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => D(9),
      Q => empty_75_reg_148(9),
      R => '0'
    );
\empty_reg_143_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \empty_reg_143_reg[11]_0\(0),
      Q => empty_reg_143(0),
      R => '0'
    );
\empty_reg_143_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \empty_reg_143_reg[11]_0\(10),
      Q => empty_reg_143(10),
      R => '0'
    );
\empty_reg_143_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \empty_reg_143_reg[11]_0\(11),
      Q => empty_reg_143(11),
      R => '0'
    );
\empty_reg_143_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \empty_reg_143_reg[11]_0\(1),
      Q => empty_reg_143(1),
      R => '0'
    );
\empty_reg_143_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \empty_reg_143_reg[11]_0\(2),
      Q => empty_reg_143(2),
      R => '0'
    );
\empty_reg_143_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \empty_reg_143_reg[11]_0\(3),
      Q => empty_reg_143(3),
      R => '0'
    );
\empty_reg_143_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \empty_reg_143_reg[11]_0\(4),
      Q => empty_reg_143(4),
      R => '0'
    );
\empty_reg_143_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \empty_reg_143_reg[11]_0\(5),
      Q => empty_reg_143(5),
      R => '0'
    );
\empty_reg_143_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \empty_reg_143_reg[11]_0\(6),
      Q => empty_reg_143(6),
      R => '0'
    );
\empty_reg_143_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \empty_reg_143_reg[11]_0\(7),
      Q => empty_reg_143(7),
      R => '0'
    );
\empty_reg_143_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \empty_reg_143_reg[11]_0\(8),
      Q => empty_reg_143(8),
      R => '0'
    );
\empty_reg_143_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \empty_reg_143_reg[11]_0\(9),
      Q => empty_reg_143(9),
      R => '0'
    );
grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98: entity work.main_design_v_mix_0_0_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2
     port map (
      CO(0) => icmp_ln105_fu_123_p2,
      D(1) => grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_n_9,
      D(0) => grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_n_10,
      E(0) => \^ap_cs_fsm_reg[0]_0\,
      Q(11 downto 0) => empty_75_reg_148(11 downto 0),
      addr110_out => addr110_out,
      \ap_CS_fsm_reg[2]\ => \ap_CS_fsm_reg[2]_0\,
      \ap_CS_fsm_reg[2]_0\ => \HwReg_layerEnableFlag_2_val_read_reg_139_reg_n_9_[0]\,
      ap_clk => ap_clk,
      ap_done_cache_reg => ap_done_cache_reg,
      ap_rst_n => ap_rst_n,
      full_n_reg => grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_n_11,
      full_n_reg_0(0) => full_n_reg(0),
      grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg => grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg,
      grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg0 => grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg0,
      \mOutPtr_reg[0]\(2) => ap_CS_fsm_state3,
      \mOutPtr_reg[0]\(1) => ap_CS_fsm_state2,
      \mOutPtr_reg[0]\(0) => \ap_CS_fsm_reg_n_9_[0]\,
      \mOutPtr_reg[0]_0\ => \mOutPtr_reg[0]\,
      p_6_in => p_6_in,
      p_9_in => p_9_in,
      push_1 => push_1,
      srcLayer2Rgb_empty_n => srcLayer2Rgb_empty_n,
      srcLayer2x_full_n => srcLayer2x_full_n
    );
grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_n_11,
      Q => grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg,
      R => ap_done_cache_reg
    );
\mOutPtr[0]_i_2__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \HwReg_layerEnableFlag_2_val_read_reg_139_reg_n_9_[0]\,
      I2 => icmp_ln105_fu_123_p2,
      O => v_mix_upsample_false_U0_ap_ready
    );
\mOutPtr[1]_i_2__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A00"
    )
        port map (
      I0 => v_mix_upsample_false_U0_ap_start,
      I1 => icmp_ln105_fu_123_p2,
      I2 => \HwReg_layerEnableFlag_2_val_read_reg_139_reg_n_9_[0]\,
      I3 => ap_CS_fsm_state2,
      O => pop
    );
\y_fu_60[0]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => icmp_ln105_fu_123_p2,
      I2 => \HwReg_layerEnableFlag_2_val_read_reg_139_reg_n_9_[0]\,
      O => grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg0
    );
\y_fu_60[0]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y_fu_60_reg(0),
      O => \y_fu_60[0]_i_4__1_n_9\
    );
\y_fu_60_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg0,
      D => \y_fu_60_reg[0]_i_3__1_n_16\,
      Q => y_fu_60_reg(0),
      R => y_fu_600
    );
\y_fu_60_reg[0]_i_3__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \y_fu_60_reg[0]_i_3__1_n_9\,
      CO(2) => \y_fu_60_reg[0]_i_3__1_n_10\,
      CO(1) => \y_fu_60_reg[0]_i_3__1_n_11\,
      CO(0) => \y_fu_60_reg[0]_i_3__1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \y_fu_60_reg[0]_i_3__1_n_13\,
      O(2) => \y_fu_60_reg[0]_i_3__1_n_14\,
      O(1) => \y_fu_60_reg[0]_i_3__1_n_15\,
      O(0) => \y_fu_60_reg[0]_i_3__1_n_16\,
      S(3 downto 1) => y_fu_60_reg(3 downto 1),
      S(0) => \y_fu_60[0]_i_4__1_n_9\
    );
\y_fu_60_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg0,
      D => \y_fu_60_reg[8]_i_1__1_n_14\,
      Q => y_fu_60_reg(10),
      R => y_fu_600
    );
\y_fu_60_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg0,
      D => \y_fu_60_reg[8]_i_1__1_n_13\,
      Q => y_fu_60_reg(11),
      R => y_fu_600
    );
\y_fu_60_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg0,
      D => \y_fu_60_reg[0]_i_3__1_n_15\,
      Q => y_fu_60_reg(1),
      R => y_fu_600
    );
\y_fu_60_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg0,
      D => \y_fu_60_reg[0]_i_3__1_n_14\,
      Q => y_fu_60_reg(2),
      R => y_fu_600
    );
\y_fu_60_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg0,
      D => \y_fu_60_reg[0]_i_3__1_n_13\,
      Q => y_fu_60_reg(3),
      R => y_fu_600
    );
\y_fu_60_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg0,
      D => \y_fu_60_reg[4]_i_1__1_n_16\,
      Q => y_fu_60_reg(4),
      R => y_fu_600
    );
\y_fu_60_reg[4]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_fu_60_reg[0]_i_3__1_n_9\,
      CO(3) => \y_fu_60_reg[4]_i_1__1_n_9\,
      CO(2) => \y_fu_60_reg[4]_i_1__1_n_10\,
      CO(1) => \y_fu_60_reg[4]_i_1__1_n_11\,
      CO(0) => \y_fu_60_reg[4]_i_1__1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \y_fu_60_reg[4]_i_1__1_n_13\,
      O(2) => \y_fu_60_reg[4]_i_1__1_n_14\,
      O(1) => \y_fu_60_reg[4]_i_1__1_n_15\,
      O(0) => \y_fu_60_reg[4]_i_1__1_n_16\,
      S(3 downto 0) => y_fu_60_reg(7 downto 4)
    );
\y_fu_60_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg0,
      D => \y_fu_60_reg[4]_i_1__1_n_15\,
      Q => y_fu_60_reg(5),
      R => y_fu_600
    );
\y_fu_60_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg0,
      D => \y_fu_60_reg[4]_i_1__1_n_14\,
      Q => y_fu_60_reg(6),
      R => y_fu_600
    );
\y_fu_60_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg0,
      D => \y_fu_60_reg[4]_i_1__1_n_13\,
      Q => y_fu_60_reg(7),
      R => y_fu_600
    );
\y_fu_60_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg0,
      D => \y_fu_60_reg[8]_i_1__1_n_16\,
      Q => y_fu_60_reg(8),
      R => y_fu_600
    );
\y_fu_60_reg[8]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_fu_60_reg[4]_i_1__1_n_9\,
      CO(3) => \NLW_y_fu_60_reg[8]_i_1__1_CO_UNCONNECTED\(3),
      CO(2) => \y_fu_60_reg[8]_i_1__1_n_10\,
      CO(1) => \y_fu_60_reg[8]_i_1__1_n_11\,
      CO(0) => \y_fu_60_reg[8]_i_1__1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \y_fu_60_reg[8]_i_1__1_n_13\,
      O(2) => \y_fu_60_reg[8]_i_1__1_n_14\,
      O(1) => \y_fu_60_reg[8]_i_1__1_n_15\,
      O(0) => \y_fu_60_reg[8]_i_1__1_n_16\,
      S(3 downto 0) => y_fu_60_reg(11 downto 8)
    );
\y_fu_60_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg0,
      D => \y_fu_60_reg[8]_i_1__1_n_15\,
      Q => y_fu_60_reg(9),
      R => y_fu_600
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_v_mix_yuv2rgb_false_4 is
  port (
    \layerEnableFlag_1_reg_125_reg[0]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[0]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    v_mix_yuv2rgb_false_4_U0_ap_ready : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    addr110_out : out STD_LOGIC;
    p_9_in : out STD_LOGIC;
    p_6_in : out STD_LOGIC;
    push : out STD_LOGIC;
    pop : out STD_LOGIC;
    y_fu_600 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_done_cache_reg : in STD_LOGIC;
    \layerEnableFlag_1_reg_125_reg[0]_1\ : in STD_LOGIC;
    outLayer0_full_n : in STD_LOGIC;
    srcLayer0Yuv_empty_n : in STD_LOGIC;
    HwReg_layerEnableFlag_0_val_c_empty_n : in STD_LOGIC;
    v_mix_yuv2rgb_false_4_U0_ap_start : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    icmp_ln897_fu_78_p2_carry_i_1 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \ap_CS_fsm_reg[2]_i_2__1_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    push_0 : in STD_LOGIC;
    \mOutPtr_reg[0]\ : in STD_LOGIC
  );
end main_design_v_mix_0_0_v_mix_yuv2rgb_false_4;

architecture STRUCTURE of main_design_v_mix_0_0_v_mix_yuv2rgb_false_4 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm[0]_i_1__2_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_4__1_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_5__1_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_6__1_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_7__1_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_2__1_n_10\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_2__1_n_11\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_2__1_n_12\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_ap_start_reg : STD_LOGIC;
  signal grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_ap_start_reg0 : STD_LOGIC;
  signal grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_n_10 : STD_LOGIC;
  signal grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_n_11 : STD_LOGIC;
  signal grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_n_9 : STD_LOGIC;
  signal icmp_ln895_fu_99_p2 : STD_LOGIC;
  signal \^layerenableflag_1_reg_125_reg[0]_0\ : STD_LOGIC;
  signal \y_fu_60[0]_i_4_n_9\ : STD_LOGIC;
  signal y_fu_60_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \y_fu_60_reg[0]_i_3_n_10\ : STD_LOGIC;
  signal \y_fu_60_reg[0]_i_3_n_11\ : STD_LOGIC;
  signal \y_fu_60_reg[0]_i_3_n_12\ : STD_LOGIC;
  signal \y_fu_60_reg[0]_i_3_n_13\ : STD_LOGIC;
  signal \y_fu_60_reg[0]_i_3_n_14\ : STD_LOGIC;
  signal \y_fu_60_reg[0]_i_3_n_15\ : STD_LOGIC;
  signal \y_fu_60_reg[0]_i_3_n_16\ : STD_LOGIC;
  signal \y_fu_60_reg[0]_i_3_n_9\ : STD_LOGIC;
  signal \y_fu_60_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \y_fu_60_reg[4]_i_1_n_11\ : STD_LOGIC;
  signal \y_fu_60_reg[4]_i_1_n_12\ : STD_LOGIC;
  signal \y_fu_60_reg[4]_i_1_n_13\ : STD_LOGIC;
  signal \y_fu_60_reg[4]_i_1_n_14\ : STD_LOGIC;
  signal \y_fu_60_reg[4]_i_1_n_15\ : STD_LOGIC;
  signal \y_fu_60_reg[4]_i_1_n_16\ : STD_LOGIC;
  signal \y_fu_60_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \y_fu_60_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \y_fu_60_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \y_fu_60_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \y_fu_60_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \y_fu_60_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \y_fu_60_reg[8]_i_1_n_15\ : STD_LOGIC;
  signal \y_fu_60_reg[8]_i_1_n_16\ : STD_LOGIC;
  signal \NLW_ap_CS_fsm_reg[2]_i_2__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_y_fu_60_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_2__0\ : label is "soft_lutpair841";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__2\ : label is "soft_lutpair841";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \y_fu_60_reg[0]_i_3\ : label is 11;
  attribute ADDER_THRESHOLD of \y_fu_60_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \y_fu_60_reg[8]_i_1\ : label is 11;
begin
  Q(0) <= \^q\(0);
  \layerEnableFlag_1_reg_125_reg[0]_0\ <= \^layerenableflag_1_reg_125_reg[0]_0\;
\ap_CS_fsm[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDDDD0FFF0000"
    )
        port map (
      I0 => \^layerenableflag_1_reg_125_reg[0]_0\,
      I1 => icmp_ln895_fu_99_p2,
      I2 => v_mix_yuv2rgb_false_4_U0_ap_start,
      I3 => HwReg_layerEnableFlag_0_val_c_empty_n,
      I4 => \^q\(0),
      I5 => ap_CS_fsm_state2,
      O => \ap_CS_fsm[0]_i_1__2_n_9\
    );
\ap_CS_fsm[2]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => y_fu_60_reg(9),
      I1 => \ap_CS_fsm_reg[2]_i_2__1_0\(9),
      I2 => \ap_CS_fsm_reg[2]_i_2__1_0\(11),
      I3 => y_fu_60_reg(11),
      I4 => \ap_CS_fsm_reg[2]_i_2__1_0\(10),
      I5 => y_fu_60_reg(10),
      O => \ap_CS_fsm[2]_i_4__1_n_9\
    );
\ap_CS_fsm[2]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => y_fu_60_reg(6),
      I1 => \ap_CS_fsm_reg[2]_i_2__1_0\(6),
      I2 => \ap_CS_fsm_reg[2]_i_2__1_0\(8),
      I3 => y_fu_60_reg(8),
      I4 => \ap_CS_fsm_reg[2]_i_2__1_0\(7),
      I5 => y_fu_60_reg(7),
      O => \ap_CS_fsm[2]_i_5__1_n_9\
    );
\ap_CS_fsm[2]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => y_fu_60_reg(3),
      I1 => \ap_CS_fsm_reg[2]_i_2__1_0\(3),
      I2 => \ap_CS_fsm_reg[2]_i_2__1_0\(5),
      I3 => y_fu_60_reg(5),
      I4 => \ap_CS_fsm_reg[2]_i_2__1_0\(4),
      I5 => y_fu_60_reg(4),
      O => \ap_CS_fsm[2]_i_6__1_n_9\
    );
\ap_CS_fsm[2]_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => y_fu_60_reg(0),
      I1 => \ap_CS_fsm_reg[2]_i_2__1_0\(0),
      I2 => \ap_CS_fsm_reg[2]_i_2__1_0\(2),
      I3 => y_fu_60_reg(2),
      I4 => \ap_CS_fsm_reg[2]_i_2__1_0\(1),
      I5 => y_fu_60_reg(1),
      O => \ap_CS_fsm[2]_i_7__1_n_9\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[0]_i_1__2_n_9\,
      Q => \^q\(0),
      S => ap_done_cache_reg
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_n_10,
      Q => ap_CS_fsm_state2,
      R => ap_done_cache_reg
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_n_9,
      Q => ap_CS_fsm_state3,
      R => ap_done_cache_reg
    );
\ap_CS_fsm_reg[2]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln895_fu_99_p2,
      CO(2) => \ap_CS_fsm_reg[2]_i_2__1_n_10\,
      CO(1) => \ap_CS_fsm_reg[2]_i_2__1_n_11\,
      CO(0) => \ap_CS_fsm_reg[2]_i_2__1_n_12\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[2]_i_2__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[2]_i_4__1_n_9\,
      S(2) => \ap_CS_fsm[2]_i_5__1_n_9\,
      S(1) => \ap_CS_fsm[2]_i_6__1_n_9\,
      S(0) => \ap_CS_fsm[2]_i_7__1_n_9\
    );
grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82: entity work.main_design_v_mix_0_0_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2
     port map (
      CO(0) => icmp_ln895_fu_99_p2,
      D(1) => grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_n_9,
      D(0) => grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_n_10,
      HwReg_layerEnableFlag_0_val_c_empty_n => HwReg_layerEnableFlag_0_val_c_empty_n,
      Q(2) => ap_CS_fsm_state3,
      Q(1) => ap_CS_fsm_state2,
      Q(0) => \^q\(0),
      addr110_out => addr110_out,
      \ap_CS_fsm_reg[2]\ => \ap_CS_fsm_reg[2]_0\,
      \ap_CS_fsm_reg[2]_0\ => \^layerenableflag_1_reg_125_reg[0]_0\,
      ap_clk => ap_clk,
      ap_done_cache_reg => ap_done_cache_reg,
      ap_rst_n => ap_rst_n,
      full_n_reg => grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_n_11,
      grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_ap_start_reg => grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_ap_start_reg,
      grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_ap_start_reg0 => grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_ap_start_reg0,
      icmp_ln897_fu_78_p2_carry_i_1(11 downto 0) => icmp_ln897_fu_78_p2_carry_i_1(11 downto 0),
      \mOutPtr_reg[0]\ => \mOutPtr_reg[0]\,
      outLayer0_full_n => outLayer0_full_n,
      p_6_in => p_6_in,
      p_9_in => p_9_in,
      push => push,
      push_0 => push_0,
      srcLayer0Yuv_empty_n => srcLayer0Yuv_empty_n,
      v_mix_yuv2rgb_false_4_U0_ap_start => v_mix_yuv2rgb_false_4_U0_ap_start
    );
grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_n_11,
      Q => grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_ap_start_reg,
      R => ap_done_cache_reg
    );
\layerEnableFlag_1_reg_125[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(0),
      I1 => HwReg_layerEnableFlag_0_val_c_empty_n,
      I2 => v_mix_yuv2rgb_false_4_U0_ap_start,
      O => \ap_CS_fsm_reg[0]_0\
    );
\layerEnableFlag_1_reg_125_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \layerEnableFlag_1_reg_125_reg[0]_1\,
      Q => \^layerenableflag_1_reg_125_reg[0]_0\,
      R => '0'
    );
\mOutPtr[0]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \^layerenableflag_1_reg_125_reg[0]_0\,
      I2 => icmp_ln895_fu_99_p2,
      O => v_mix_yuv2rgb_false_4_U0_ap_ready
    );
\mOutPtr[1]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A00"
    )
        port map (
      I0 => v_mix_yuv2rgb_false_4_U0_ap_start,
      I1 => icmp_ln895_fu_99_p2,
      I2 => \^layerenableflag_1_reg_125_reg[0]_0\,
      I3 => ap_CS_fsm_state2,
      O => pop
    );
\y_fu_60[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^layerenableflag_1_reg_125_reg[0]_0\,
      I1 => ap_CS_fsm_state2,
      I2 => icmp_ln895_fu_99_p2,
      O => grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_ap_start_reg0
    );
\y_fu_60[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y_fu_60_reg(0),
      O => \y_fu_60[0]_i_4_n_9\
    );
\y_fu_60_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_ap_start_reg0,
      D => \y_fu_60_reg[0]_i_3_n_16\,
      Q => y_fu_60_reg(0),
      R => y_fu_600
    );
\y_fu_60_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \y_fu_60_reg[0]_i_3_n_9\,
      CO(2) => \y_fu_60_reg[0]_i_3_n_10\,
      CO(1) => \y_fu_60_reg[0]_i_3_n_11\,
      CO(0) => \y_fu_60_reg[0]_i_3_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \y_fu_60_reg[0]_i_3_n_13\,
      O(2) => \y_fu_60_reg[0]_i_3_n_14\,
      O(1) => \y_fu_60_reg[0]_i_3_n_15\,
      O(0) => \y_fu_60_reg[0]_i_3_n_16\,
      S(3 downto 1) => y_fu_60_reg(3 downto 1),
      S(0) => \y_fu_60[0]_i_4_n_9\
    );
\y_fu_60_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_ap_start_reg0,
      D => \y_fu_60_reg[8]_i_1_n_14\,
      Q => y_fu_60_reg(10),
      R => y_fu_600
    );
\y_fu_60_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_ap_start_reg0,
      D => \y_fu_60_reg[8]_i_1_n_13\,
      Q => y_fu_60_reg(11),
      R => y_fu_600
    );
\y_fu_60_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_ap_start_reg0,
      D => \y_fu_60_reg[0]_i_3_n_15\,
      Q => y_fu_60_reg(1),
      R => y_fu_600
    );
\y_fu_60_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_ap_start_reg0,
      D => \y_fu_60_reg[0]_i_3_n_14\,
      Q => y_fu_60_reg(2),
      R => y_fu_600
    );
\y_fu_60_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_ap_start_reg0,
      D => \y_fu_60_reg[0]_i_3_n_13\,
      Q => y_fu_60_reg(3),
      R => y_fu_600
    );
\y_fu_60_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_ap_start_reg0,
      D => \y_fu_60_reg[4]_i_1_n_16\,
      Q => y_fu_60_reg(4),
      R => y_fu_600
    );
\y_fu_60_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_fu_60_reg[0]_i_3_n_9\,
      CO(3) => \y_fu_60_reg[4]_i_1_n_9\,
      CO(2) => \y_fu_60_reg[4]_i_1_n_10\,
      CO(1) => \y_fu_60_reg[4]_i_1_n_11\,
      CO(0) => \y_fu_60_reg[4]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \y_fu_60_reg[4]_i_1_n_13\,
      O(2) => \y_fu_60_reg[4]_i_1_n_14\,
      O(1) => \y_fu_60_reg[4]_i_1_n_15\,
      O(0) => \y_fu_60_reg[4]_i_1_n_16\,
      S(3 downto 0) => y_fu_60_reg(7 downto 4)
    );
\y_fu_60_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_ap_start_reg0,
      D => \y_fu_60_reg[4]_i_1_n_15\,
      Q => y_fu_60_reg(5),
      R => y_fu_600
    );
\y_fu_60_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_ap_start_reg0,
      D => \y_fu_60_reg[4]_i_1_n_14\,
      Q => y_fu_60_reg(6),
      R => y_fu_600
    );
\y_fu_60_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_ap_start_reg0,
      D => \y_fu_60_reg[4]_i_1_n_13\,
      Q => y_fu_60_reg(7),
      R => y_fu_600
    );
\y_fu_60_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_ap_start_reg0,
      D => \y_fu_60_reg[8]_i_1_n_16\,
      Q => y_fu_60_reg(8),
      R => y_fu_600
    );
\y_fu_60_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_fu_60_reg[4]_i_1_n_9\,
      CO(3) => \NLW_y_fu_60_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \y_fu_60_reg[8]_i_1_n_10\,
      CO(1) => \y_fu_60_reg[8]_i_1_n_11\,
      CO(0) => \y_fu_60_reg[8]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \y_fu_60_reg[8]_i_1_n_13\,
      O(2) => \y_fu_60_reg[8]_i_1_n_14\,
      O(1) => \y_fu_60_reg[8]_i_1_n_15\,
      O(0) => \y_fu_60_reg[8]_i_1_n_16\,
      S(3 downto 0) => y_fu_60_reg(11 downto 8)
    );
\y_fu_60_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_ap_start_reg0,
      D => \y_fu_60_reg[8]_i_1_n_15\,
      Q => y_fu_60_reg(9),
      R => y_fu_600
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_v_mix_yuv2rgb_false_8 is
  port (
    \ap_CS_fsm_reg[0]_0\ : out STD_LOGIC;
    start_once_reg : out STD_LOGIC;
    v_mix_yuv2rgb_false_8_U0_ap_ready : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    addr110_out : out STD_LOGIC;
    p_9_in : out STD_LOGIC;
    p_6_in : out STD_LOGIC;
    push : out STD_LOGIC;
    pop : out STD_LOGIC;
    HwReg_layerEnableFlag_1_val_c15_dout : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    y_fu_640 : in STD_LOGIC;
    ap_done_cache_reg : in STD_LOGIC;
    srcLayer1Rgb_full_n : in STD_LOGIC;
    srcLayer1Yuv_empty_n : in STD_LOGIC;
    HwReg_layerEnableFlag_1_val_c_full_n : in STD_LOGIC;
    HwReg_layerEnableFlag_1_val_c15_empty_n : in STD_LOGIC;
    HwReg_layerHeight_1_val_c29_full_n : in STD_LOGIC;
    HwReg_layerWidth_1_val_c21_full_n : in STD_LOGIC;
    \height_reg_155_reg[0]_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    v_mix_yuv2rgb_false_8_U0_ap_start : in STD_LOGIC;
    start_for_v_mix_upsample_false_9_U0_full_n : in STD_LOGIC;
    push_0 : in STD_LOGIC;
    \mOutPtr_reg[0]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \height_reg_155_reg[11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
end main_design_v_mix_0_0_v_mix_yuv2rgb_false_8;

architecture STRUCTURE of main_design_v_mix_0_0_v_mix_yuv2rgb_false_8 is
  signal \ap_CS_fsm[0]_i_1__6_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_4__4_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_5__4_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_6__4_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_7__4_n_9\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[0]_0\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_2__4_n_10\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_2__4_n_11\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_2__4_n_12\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_9_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg : STD_LOGIC;
  signal grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg0 : STD_LOGIC;
  signal grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_n_10 : STD_LOGIC;
  signal grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_n_11 : STD_LOGIC;
  signal grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_n_9 : STD_LOGIC;
  signal height_reg_155 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal icmp_ln895_fu_135_p2 : STD_LOGIC;
  signal \layerEnableFlag_reg_151_reg_n_9_[0]\ : STD_LOGIC;
  signal \^start_once_reg\ : STD_LOGIC;
  signal \start_once_reg_i_1__5_n_9\ : STD_LOGIC;
  signal width_reg_160 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \y_fu_64[0]_i_4__1_n_9\ : STD_LOGIC;
  signal y_fu_64_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \y_fu_64_reg[0]_i_3__1_n_10\ : STD_LOGIC;
  signal \y_fu_64_reg[0]_i_3__1_n_11\ : STD_LOGIC;
  signal \y_fu_64_reg[0]_i_3__1_n_12\ : STD_LOGIC;
  signal \y_fu_64_reg[0]_i_3__1_n_13\ : STD_LOGIC;
  signal \y_fu_64_reg[0]_i_3__1_n_14\ : STD_LOGIC;
  signal \y_fu_64_reg[0]_i_3__1_n_15\ : STD_LOGIC;
  signal \y_fu_64_reg[0]_i_3__1_n_16\ : STD_LOGIC;
  signal \y_fu_64_reg[0]_i_3__1_n_9\ : STD_LOGIC;
  signal \y_fu_64_reg[4]_i_1__1_n_10\ : STD_LOGIC;
  signal \y_fu_64_reg[4]_i_1__1_n_11\ : STD_LOGIC;
  signal \y_fu_64_reg[4]_i_1__1_n_12\ : STD_LOGIC;
  signal \y_fu_64_reg[4]_i_1__1_n_13\ : STD_LOGIC;
  signal \y_fu_64_reg[4]_i_1__1_n_14\ : STD_LOGIC;
  signal \y_fu_64_reg[4]_i_1__1_n_15\ : STD_LOGIC;
  signal \y_fu_64_reg[4]_i_1__1_n_16\ : STD_LOGIC;
  signal \y_fu_64_reg[4]_i_1__1_n_9\ : STD_LOGIC;
  signal \y_fu_64_reg[8]_i_1__1_n_10\ : STD_LOGIC;
  signal \y_fu_64_reg[8]_i_1__1_n_11\ : STD_LOGIC;
  signal \y_fu_64_reg[8]_i_1__1_n_12\ : STD_LOGIC;
  signal \y_fu_64_reg[8]_i_1__1_n_13\ : STD_LOGIC;
  signal \y_fu_64_reg[8]_i_1__1_n_14\ : STD_LOGIC;
  signal \y_fu_64_reg[8]_i_1__1_n_15\ : STD_LOGIC;
  signal \y_fu_64_reg[8]_i_1__1_n_16\ : STD_LOGIC;
  signal \NLW_ap_CS_fsm_reg[2]_i_2__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_y_fu_64_reg[8]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__6\ : label is "soft_lutpair845";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_2__2\ : label is "soft_lutpair845";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \y_fu_64_reg[0]_i_3__1\ : label is 11;
  attribute ADDER_THRESHOLD of \y_fu_64_reg[4]_i_1__1\ : label is 11;
  attribute ADDER_THRESHOLD of \y_fu_64_reg[8]_i_1__1\ : label is 11;
begin
  \ap_CS_fsm_reg[0]_0\ <= \^ap_cs_fsm_reg[0]_0\;
  start_once_reg <= \^start_once_reg\;
\ap_CS_fsm[0]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDD0F00"
    )
        port map (
      I0 => \layerEnableFlag_reg_151_reg_n_9_[0]\,
      I1 => icmp_ln895_fu_135_p2,
      I2 => \^ap_cs_fsm_reg[0]_0\,
      I3 => \ap_CS_fsm_reg_n_9_[0]\,
      I4 => ap_CS_fsm_state2,
      O => \ap_CS_fsm[0]_i_1__6_n_9\
    );
\ap_CS_fsm[2]_i_4__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => y_fu_64_reg(9),
      I1 => height_reg_155(9),
      I2 => height_reg_155(11),
      I3 => y_fu_64_reg(11),
      I4 => height_reg_155(10),
      I5 => y_fu_64_reg(10),
      O => \ap_CS_fsm[2]_i_4__4_n_9\
    );
\ap_CS_fsm[2]_i_5__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => y_fu_64_reg(6),
      I1 => height_reg_155(6),
      I2 => height_reg_155(8),
      I3 => y_fu_64_reg(8),
      I4 => height_reg_155(7),
      I5 => y_fu_64_reg(7),
      O => \ap_CS_fsm[2]_i_5__4_n_9\
    );
\ap_CS_fsm[2]_i_6__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => y_fu_64_reg(3),
      I1 => height_reg_155(3),
      I2 => height_reg_155(5),
      I3 => y_fu_64_reg(5),
      I4 => height_reg_155(4),
      I5 => y_fu_64_reg(4),
      O => \ap_CS_fsm[2]_i_6__4_n_9\
    );
\ap_CS_fsm[2]_i_7__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => y_fu_64_reg(0),
      I1 => height_reg_155(0),
      I2 => height_reg_155(2),
      I3 => y_fu_64_reg(2),
      I4 => height_reg_155(1),
      I5 => y_fu_64_reg(1),
      O => \ap_CS_fsm[2]_i_7__4_n_9\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[0]_i_1__6_n_9\,
      Q => \ap_CS_fsm_reg_n_9_[0]\,
      S => ap_done_cache_reg
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_n_10,
      Q => ap_CS_fsm_state2,
      R => ap_done_cache_reg
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_n_9,
      Q => ap_CS_fsm_state3,
      R => ap_done_cache_reg
    );
\ap_CS_fsm_reg[2]_i_2__4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln895_fu_135_p2,
      CO(2) => \ap_CS_fsm_reg[2]_i_2__4_n_10\,
      CO(1) => \ap_CS_fsm_reg[2]_i_2__4_n_11\,
      CO(0) => \ap_CS_fsm_reg[2]_i_2__4_n_12\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[2]_i_2__4_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[2]_i_4__4_n_9\,
      S(2) => \ap_CS_fsm[2]_i_5__4_n_9\,
      S(1) => \ap_CS_fsm[2]_i_6__4_n_9\,
      S(0) => \ap_CS_fsm[2]_i_7__4_n_9\
    );
grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110: entity work.main_design_v_mix_0_0_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2
     port map (
      CO(0) => icmp_ln895_fu_135_p2,
      D(1) => grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_n_9,
      D(0) => grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_n_10,
      E(0) => \^ap_cs_fsm_reg[0]_0\,
      Q(11 downto 0) => width_reg_160(11 downto 0),
      addr110_out => addr110_out,
      \ap_CS_fsm_reg[2]\ => \ap_CS_fsm_reg[2]_0\,
      \ap_CS_fsm_reg[2]_0\ => \layerEnableFlag_reg_151_reg_n_9_[0]\,
      ap_clk => ap_clk,
      ap_done_cache_reg => ap_done_cache_reg,
      ap_rst_n => ap_rst_n,
      full_n_reg => grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_n_11,
      grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg => grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg,
      grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg0 => grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg0,
      \mOutPtr_reg[0]\(2) => ap_CS_fsm_state3,
      \mOutPtr_reg[0]\(1) => ap_CS_fsm_state2,
      \mOutPtr_reg[0]\(0) => \ap_CS_fsm_reg_n_9_[0]\,
      \mOutPtr_reg[0]_0\ => \mOutPtr_reg[0]\,
      p_6_in => p_6_in,
      p_9_in => p_9_in,
      push => push,
      push_0 => push_0,
      srcLayer1Rgb_full_n => srcLayer1Rgb_full_n,
      srcLayer1Yuv_empty_n => srcLayer1Yuv_empty_n
    );
grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_n_11,
      Q => grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg,
      R => ap_done_cache_reg
    );
\height_reg_155_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \height_reg_155_reg[11]_0\(0),
      Q => height_reg_155(0),
      R => '0'
    );
\height_reg_155_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \height_reg_155_reg[11]_0\(10),
      Q => height_reg_155(10),
      R => '0'
    );
\height_reg_155_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \height_reg_155_reg[11]_0\(11),
      Q => height_reg_155(11),
      R => '0'
    );
\height_reg_155_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \height_reg_155_reg[11]_0\(1),
      Q => height_reg_155(1),
      R => '0'
    );
\height_reg_155_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \height_reg_155_reg[11]_0\(2),
      Q => height_reg_155(2),
      R => '0'
    );
\height_reg_155_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \height_reg_155_reg[11]_0\(3),
      Q => height_reg_155(3),
      R => '0'
    );
\height_reg_155_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \height_reg_155_reg[11]_0\(4),
      Q => height_reg_155(4),
      R => '0'
    );
\height_reg_155_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \height_reg_155_reg[11]_0\(5),
      Q => height_reg_155(5),
      R => '0'
    );
\height_reg_155_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \height_reg_155_reg[11]_0\(6),
      Q => height_reg_155(6),
      R => '0'
    );
\height_reg_155_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \height_reg_155_reg[11]_0\(7),
      Q => height_reg_155(7),
      R => '0'
    );
\height_reg_155_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \height_reg_155_reg[11]_0\(8),
      Q => height_reg_155(8),
      R => '0'
    );
\height_reg_155_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \height_reg_155_reg[11]_0\(9),
      Q => height_reg_155(9),
      R => '0'
    );
\layerEnableFlag_reg_151_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => HwReg_layerEnableFlag_1_val_c15_dout,
      Q => \layerEnableFlag_reg_151_reg_n_9_[0]\,
      R => '0'
    );
\mOutPtr[0]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \layerEnableFlag_reg_151_reg_n_9_[0]\,
      I2 => icmp_ln895_fu_135_p2,
      O => v_mix_yuv2rgb_false_8_U0_ap_ready
    );
\mOutPtr[1]_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A00"
    )
        port map (
      I0 => v_mix_yuv2rgb_false_8_U0_ap_start,
      I1 => icmp_ln895_fu_135_p2,
      I2 => \layerEnableFlag_reg_151_reg_n_9_[0]\,
      I3 => ap_CS_fsm_state2,
      O => pop
    );
\start_once_reg_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F80000F8F8F8F8"
    )
        port map (
      I0 => v_mix_yuv2rgb_false_8_U0_ap_start,
      I1 => start_for_v_mix_upsample_false_9_U0_full_n,
      I2 => \^start_once_reg\,
      I3 => icmp_ln895_fu_135_p2,
      I4 => \layerEnableFlag_reg_151_reg_n_9_[0]\,
      I5 => ap_CS_fsm_state2,
      O => \start_once_reg_i_1__5_n_9\
    );
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \start_once_reg_i_1__5_n_9\,
      Q => \^start_once_reg\,
      R => ap_done_cache_reg
    );
\width_reg_160[11]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_9_[0]\,
      I1 => HwReg_layerEnableFlag_1_val_c_full_n,
      I2 => HwReg_layerEnableFlag_1_val_c15_empty_n,
      I3 => HwReg_layerHeight_1_val_c29_full_n,
      I4 => HwReg_layerWidth_1_val_c21_full_n,
      I5 => \height_reg_155_reg[0]_0\,
      O => \^ap_cs_fsm_reg[0]_0\
    );
\width_reg_160_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => D(0),
      Q => width_reg_160(0),
      R => '0'
    );
\width_reg_160_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => D(10),
      Q => width_reg_160(10),
      R => '0'
    );
\width_reg_160_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => D(11),
      Q => width_reg_160(11),
      R => '0'
    );
\width_reg_160_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => D(1),
      Q => width_reg_160(1),
      R => '0'
    );
\width_reg_160_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => D(2),
      Q => width_reg_160(2),
      R => '0'
    );
\width_reg_160_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => D(3),
      Q => width_reg_160(3),
      R => '0'
    );
\width_reg_160_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => D(4),
      Q => width_reg_160(4),
      R => '0'
    );
\width_reg_160_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => D(5),
      Q => width_reg_160(5),
      R => '0'
    );
\width_reg_160_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => D(6),
      Q => width_reg_160(6),
      R => '0'
    );
\width_reg_160_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => D(7),
      Q => width_reg_160(7),
      R => '0'
    );
\width_reg_160_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => D(8),
      Q => width_reg_160(8),
      R => '0'
    );
\width_reg_160_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => D(9),
      Q => width_reg_160(9),
      R => '0'
    );
\y_fu_64[0]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => icmp_ln895_fu_135_p2,
      I2 => \layerEnableFlag_reg_151_reg_n_9_[0]\,
      O => grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg0
    );
\y_fu_64[0]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y_fu_64_reg(0),
      O => \y_fu_64[0]_i_4__1_n_9\
    );
\y_fu_64_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg0,
      D => \y_fu_64_reg[0]_i_3__1_n_16\,
      Q => y_fu_64_reg(0),
      R => y_fu_640
    );
\y_fu_64_reg[0]_i_3__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \y_fu_64_reg[0]_i_3__1_n_9\,
      CO(2) => \y_fu_64_reg[0]_i_3__1_n_10\,
      CO(1) => \y_fu_64_reg[0]_i_3__1_n_11\,
      CO(0) => \y_fu_64_reg[0]_i_3__1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \y_fu_64_reg[0]_i_3__1_n_13\,
      O(2) => \y_fu_64_reg[0]_i_3__1_n_14\,
      O(1) => \y_fu_64_reg[0]_i_3__1_n_15\,
      O(0) => \y_fu_64_reg[0]_i_3__1_n_16\,
      S(3 downto 1) => y_fu_64_reg(3 downto 1),
      S(0) => \y_fu_64[0]_i_4__1_n_9\
    );
\y_fu_64_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg0,
      D => \y_fu_64_reg[8]_i_1__1_n_14\,
      Q => y_fu_64_reg(10),
      R => y_fu_640
    );
\y_fu_64_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg0,
      D => \y_fu_64_reg[8]_i_1__1_n_13\,
      Q => y_fu_64_reg(11),
      R => y_fu_640
    );
\y_fu_64_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg0,
      D => \y_fu_64_reg[0]_i_3__1_n_15\,
      Q => y_fu_64_reg(1),
      R => y_fu_640
    );
\y_fu_64_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg0,
      D => \y_fu_64_reg[0]_i_3__1_n_14\,
      Q => y_fu_64_reg(2),
      R => y_fu_640
    );
\y_fu_64_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg0,
      D => \y_fu_64_reg[0]_i_3__1_n_13\,
      Q => y_fu_64_reg(3),
      R => y_fu_640
    );
\y_fu_64_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg0,
      D => \y_fu_64_reg[4]_i_1__1_n_16\,
      Q => y_fu_64_reg(4),
      R => y_fu_640
    );
\y_fu_64_reg[4]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_fu_64_reg[0]_i_3__1_n_9\,
      CO(3) => \y_fu_64_reg[4]_i_1__1_n_9\,
      CO(2) => \y_fu_64_reg[4]_i_1__1_n_10\,
      CO(1) => \y_fu_64_reg[4]_i_1__1_n_11\,
      CO(0) => \y_fu_64_reg[4]_i_1__1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \y_fu_64_reg[4]_i_1__1_n_13\,
      O(2) => \y_fu_64_reg[4]_i_1__1_n_14\,
      O(1) => \y_fu_64_reg[4]_i_1__1_n_15\,
      O(0) => \y_fu_64_reg[4]_i_1__1_n_16\,
      S(3 downto 0) => y_fu_64_reg(7 downto 4)
    );
\y_fu_64_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg0,
      D => \y_fu_64_reg[4]_i_1__1_n_15\,
      Q => y_fu_64_reg(5),
      R => y_fu_640
    );
\y_fu_64_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg0,
      D => \y_fu_64_reg[4]_i_1__1_n_14\,
      Q => y_fu_64_reg(6),
      R => y_fu_640
    );
\y_fu_64_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg0,
      D => \y_fu_64_reg[4]_i_1__1_n_13\,
      Q => y_fu_64_reg(7),
      R => y_fu_640
    );
\y_fu_64_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg0,
      D => \y_fu_64_reg[8]_i_1__1_n_16\,
      Q => y_fu_64_reg(8),
      R => y_fu_640
    );
\y_fu_64_reg[8]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_fu_64_reg[4]_i_1__1_n_9\,
      CO(3) => \NLW_y_fu_64_reg[8]_i_1__1_CO_UNCONNECTED\(3),
      CO(2) => \y_fu_64_reg[8]_i_1__1_n_10\,
      CO(1) => \y_fu_64_reg[8]_i_1__1_n_11\,
      CO(0) => \y_fu_64_reg[8]_i_1__1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \y_fu_64_reg[8]_i_1__1_n_13\,
      O(2) => \y_fu_64_reg[8]_i_1__1_n_14\,
      O(1) => \y_fu_64_reg[8]_i_1__1_n_15\,
      O(0) => \y_fu_64_reg[8]_i_1__1_n_16\,
      S(3 downto 0) => y_fu_64_reg(11 downto 8)
    );
\y_fu_64_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg0,
      D => \y_fu_64_reg[8]_i_1__1_n_15\,
      Q => y_fu_64_reg(9),
      R => y_fu_640
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_v_mix_yuv2rgb_false_s is
  port (
    \ap_CS_fsm_reg[0]_0\ : out STD_LOGIC;
    start_once_reg : out STD_LOGIC;
    v_mix_yuv2rgb_false_U0_ap_ready : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    addr110_out : out STD_LOGIC;
    p_9_in : out STD_LOGIC;
    p_6_in : out STD_LOGIC;
    push : out STD_LOGIC;
    pop : out STD_LOGIC;
    HwReg_layerEnableFlag_2_val_c18_dout : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    y_fu_640 : in STD_LOGIC;
    ap_done_cache_reg : in STD_LOGIC;
    srcLayer2Rgb_full_n : in STD_LOGIC;
    srcLayer2Yuv_empty_n : in STD_LOGIC;
    HwReg_layerEnableFlag_2_val_c_full_n : in STD_LOGIC;
    HwReg_layerEnableFlag_2_val_c18_empty_n : in STD_LOGIC;
    HwReg_layerHeight_2_val_c33_full_n : in STD_LOGIC;
    HwReg_layerWidth_2_val_c25_full_n : in STD_LOGIC;
    \height_reg_155_reg[0]_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    v_mix_yuv2rgb_false_U0_ap_start : in STD_LOGIC;
    start_for_v_mix_upsample_false_U0_full_n : in STD_LOGIC;
    push_0 : in STD_LOGIC;
    \mOutPtr_reg[0]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \height_reg_155_reg[11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
end main_design_v_mix_0_0_v_mix_yuv2rgb_false_s;

architecture STRUCTURE of main_design_v_mix_0_0_v_mix_yuv2rgb_false_s is
  signal \ap_CS_fsm[0]_i_1__12_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_4__8_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_5__8_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_6__8_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_7__8_n_9\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[0]_0\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_2__8_n_10\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_2__8_n_11\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_2__8_n_12\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_9_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg : STD_LOGIC;
  signal grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg0 : STD_LOGIC;
  signal grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_n_10 : STD_LOGIC;
  signal grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_n_11 : STD_LOGIC;
  signal grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_n_9 : STD_LOGIC;
  signal height_reg_155 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal icmp_ln895_fu_135_p2 : STD_LOGIC;
  signal \layerEnableFlag_reg_151_reg_n_9_[0]\ : STD_LOGIC;
  signal \^start_once_reg\ : STD_LOGIC;
  signal \start_once_reg_i_1__9_n_9\ : STD_LOGIC;
  signal width_reg_160 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \y_fu_64[0]_i_4__4_n_9\ : STD_LOGIC;
  signal y_fu_64_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \y_fu_64_reg[0]_i_3__4_n_10\ : STD_LOGIC;
  signal \y_fu_64_reg[0]_i_3__4_n_11\ : STD_LOGIC;
  signal \y_fu_64_reg[0]_i_3__4_n_12\ : STD_LOGIC;
  signal \y_fu_64_reg[0]_i_3__4_n_13\ : STD_LOGIC;
  signal \y_fu_64_reg[0]_i_3__4_n_14\ : STD_LOGIC;
  signal \y_fu_64_reg[0]_i_3__4_n_15\ : STD_LOGIC;
  signal \y_fu_64_reg[0]_i_3__4_n_16\ : STD_LOGIC;
  signal \y_fu_64_reg[0]_i_3__4_n_9\ : STD_LOGIC;
  signal \y_fu_64_reg[4]_i_1__4_n_10\ : STD_LOGIC;
  signal \y_fu_64_reg[4]_i_1__4_n_11\ : STD_LOGIC;
  signal \y_fu_64_reg[4]_i_1__4_n_12\ : STD_LOGIC;
  signal \y_fu_64_reg[4]_i_1__4_n_13\ : STD_LOGIC;
  signal \y_fu_64_reg[4]_i_1__4_n_14\ : STD_LOGIC;
  signal \y_fu_64_reg[4]_i_1__4_n_15\ : STD_LOGIC;
  signal \y_fu_64_reg[4]_i_1__4_n_16\ : STD_LOGIC;
  signal \y_fu_64_reg[4]_i_1__4_n_9\ : STD_LOGIC;
  signal \y_fu_64_reg[8]_i_1__4_n_10\ : STD_LOGIC;
  signal \y_fu_64_reg[8]_i_1__4_n_11\ : STD_LOGIC;
  signal \y_fu_64_reg[8]_i_1__4_n_12\ : STD_LOGIC;
  signal \y_fu_64_reg[8]_i_1__4_n_13\ : STD_LOGIC;
  signal \y_fu_64_reg[8]_i_1__4_n_14\ : STD_LOGIC;
  signal \y_fu_64_reg[8]_i_1__4_n_15\ : STD_LOGIC;
  signal \y_fu_64_reg[8]_i_1__4_n_16\ : STD_LOGIC;
  signal \NLW_ap_CS_fsm_reg[2]_i_2__8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_y_fu_64_reg[8]_i_1__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__12\ : label is "soft_lutpair849";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_2__7\ : label is "soft_lutpair849";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \y_fu_64_reg[0]_i_3__4\ : label is 11;
  attribute ADDER_THRESHOLD of \y_fu_64_reg[4]_i_1__4\ : label is 11;
  attribute ADDER_THRESHOLD of \y_fu_64_reg[8]_i_1__4\ : label is 11;
begin
  \ap_CS_fsm_reg[0]_0\ <= \^ap_cs_fsm_reg[0]_0\;
  start_once_reg <= \^start_once_reg\;
\ap_CS_fsm[0]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDD0F00"
    )
        port map (
      I0 => \layerEnableFlag_reg_151_reg_n_9_[0]\,
      I1 => icmp_ln895_fu_135_p2,
      I2 => \^ap_cs_fsm_reg[0]_0\,
      I3 => \ap_CS_fsm_reg_n_9_[0]\,
      I4 => ap_CS_fsm_state2,
      O => \ap_CS_fsm[0]_i_1__12_n_9\
    );
\ap_CS_fsm[2]_i_4__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => y_fu_64_reg(9),
      I1 => height_reg_155(9),
      I2 => height_reg_155(11),
      I3 => y_fu_64_reg(11),
      I4 => height_reg_155(10),
      I5 => y_fu_64_reg(10),
      O => \ap_CS_fsm[2]_i_4__8_n_9\
    );
\ap_CS_fsm[2]_i_5__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => y_fu_64_reg(6),
      I1 => height_reg_155(6),
      I2 => height_reg_155(8),
      I3 => y_fu_64_reg(8),
      I4 => height_reg_155(7),
      I5 => y_fu_64_reg(7),
      O => \ap_CS_fsm[2]_i_5__8_n_9\
    );
\ap_CS_fsm[2]_i_6__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => y_fu_64_reg(3),
      I1 => height_reg_155(3),
      I2 => height_reg_155(5),
      I3 => y_fu_64_reg(5),
      I4 => height_reg_155(4),
      I5 => y_fu_64_reg(4),
      O => \ap_CS_fsm[2]_i_6__8_n_9\
    );
\ap_CS_fsm[2]_i_7__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => y_fu_64_reg(0),
      I1 => height_reg_155(0),
      I2 => height_reg_155(2),
      I3 => y_fu_64_reg(2),
      I4 => height_reg_155(1),
      I5 => y_fu_64_reg(1),
      O => \ap_CS_fsm[2]_i_7__8_n_9\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[0]_i_1__12_n_9\,
      Q => \ap_CS_fsm_reg_n_9_[0]\,
      S => ap_done_cache_reg
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_n_10,
      Q => ap_CS_fsm_state2,
      R => ap_done_cache_reg
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_n_9,
      Q => ap_CS_fsm_state3,
      R => ap_done_cache_reg
    );
\ap_CS_fsm_reg[2]_i_2__8\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln895_fu_135_p2,
      CO(2) => \ap_CS_fsm_reg[2]_i_2__8_n_10\,
      CO(1) => \ap_CS_fsm_reg[2]_i_2__8_n_11\,
      CO(0) => \ap_CS_fsm_reg[2]_i_2__8_n_12\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[2]_i_2__8_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[2]_i_4__8_n_9\,
      S(2) => \ap_CS_fsm[2]_i_5__8_n_9\,
      S(1) => \ap_CS_fsm[2]_i_6__8_n_9\,
      S(0) => \ap_CS_fsm[2]_i_7__8_n_9\
    );
grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110: entity work.main_design_v_mix_0_0_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2
     port map (
      CO(0) => icmp_ln895_fu_135_p2,
      D(1) => grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_n_9,
      D(0) => grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_n_10,
      E(0) => \^ap_cs_fsm_reg[0]_0\,
      Q(11 downto 0) => width_reg_160(11 downto 0),
      addr110_out => addr110_out,
      \ap_CS_fsm_reg[2]\ => \ap_CS_fsm_reg[2]_0\,
      \ap_CS_fsm_reg[2]_0\ => \layerEnableFlag_reg_151_reg_n_9_[0]\,
      ap_clk => ap_clk,
      ap_done_cache_reg => ap_done_cache_reg,
      ap_rst_n => ap_rst_n,
      full_n_reg => grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_n_11,
      grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg => grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg,
      grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg0 => grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg0,
      \mOutPtr_reg[0]\(2) => ap_CS_fsm_state3,
      \mOutPtr_reg[0]\(1) => ap_CS_fsm_state2,
      \mOutPtr_reg[0]\(0) => \ap_CS_fsm_reg_n_9_[0]\,
      \mOutPtr_reg[0]_0\ => \mOutPtr_reg[0]\,
      p_6_in => p_6_in,
      p_9_in => p_9_in,
      push => push,
      push_0 => push_0,
      srcLayer2Rgb_full_n => srcLayer2Rgb_full_n,
      srcLayer2Yuv_empty_n => srcLayer2Yuv_empty_n
    );
grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_n_11,
      Q => grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg,
      R => ap_done_cache_reg
    );
\height_reg_155_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \height_reg_155_reg[11]_0\(0),
      Q => height_reg_155(0),
      R => '0'
    );
\height_reg_155_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \height_reg_155_reg[11]_0\(10),
      Q => height_reg_155(10),
      R => '0'
    );
\height_reg_155_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \height_reg_155_reg[11]_0\(11),
      Q => height_reg_155(11),
      R => '0'
    );
\height_reg_155_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \height_reg_155_reg[11]_0\(1),
      Q => height_reg_155(1),
      R => '0'
    );
\height_reg_155_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \height_reg_155_reg[11]_0\(2),
      Q => height_reg_155(2),
      R => '0'
    );
\height_reg_155_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \height_reg_155_reg[11]_0\(3),
      Q => height_reg_155(3),
      R => '0'
    );
\height_reg_155_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \height_reg_155_reg[11]_0\(4),
      Q => height_reg_155(4),
      R => '0'
    );
\height_reg_155_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \height_reg_155_reg[11]_0\(5),
      Q => height_reg_155(5),
      R => '0'
    );
\height_reg_155_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \height_reg_155_reg[11]_0\(6),
      Q => height_reg_155(6),
      R => '0'
    );
\height_reg_155_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \height_reg_155_reg[11]_0\(7),
      Q => height_reg_155(7),
      R => '0'
    );
\height_reg_155_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \height_reg_155_reg[11]_0\(8),
      Q => height_reg_155(8),
      R => '0'
    );
\height_reg_155_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \height_reg_155_reg[11]_0\(9),
      Q => height_reg_155(9),
      R => '0'
    );
\layerEnableFlag_reg_151_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => HwReg_layerEnableFlag_2_val_c18_dout,
      Q => \layerEnableFlag_reg_151_reg_n_9_[0]\,
      R => '0'
    );
\mOutPtr[0]_i_2__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \layerEnableFlag_reg_151_reg_n_9_[0]\,
      I2 => icmp_ln895_fu_135_p2,
      O => v_mix_yuv2rgb_false_U0_ap_ready
    );
\mOutPtr[1]_i_2__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A00"
    )
        port map (
      I0 => v_mix_yuv2rgb_false_U0_ap_start,
      I1 => icmp_ln895_fu_135_p2,
      I2 => \layerEnableFlag_reg_151_reg_n_9_[0]\,
      I3 => ap_CS_fsm_state2,
      O => pop
    );
\start_once_reg_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F80000F8F8F8F8"
    )
        port map (
      I0 => v_mix_yuv2rgb_false_U0_ap_start,
      I1 => start_for_v_mix_upsample_false_U0_full_n,
      I2 => \^start_once_reg\,
      I3 => icmp_ln895_fu_135_p2,
      I4 => \layerEnableFlag_reg_151_reg_n_9_[0]\,
      I5 => ap_CS_fsm_state2,
      O => \start_once_reg_i_1__9_n_9\
    );
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \start_once_reg_i_1__9_n_9\,
      Q => \^start_once_reg\,
      R => ap_done_cache_reg
    );
\width_reg_160[11]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_9_[0]\,
      I1 => HwReg_layerEnableFlag_2_val_c_full_n,
      I2 => HwReg_layerEnableFlag_2_val_c18_empty_n,
      I3 => HwReg_layerHeight_2_val_c33_full_n,
      I4 => HwReg_layerWidth_2_val_c25_full_n,
      I5 => \height_reg_155_reg[0]_0\,
      O => \^ap_cs_fsm_reg[0]_0\
    );
\width_reg_160_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => D(0),
      Q => width_reg_160(0),
      R => '0'
    );
\width_reg_160_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => D(10),
      Q => width_reg_160(10),
      R => '0'
    );
\width_reg_160_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => D(11),
      Q => width_reg_160(11),
      R => '0'
    );
\width_reg_160_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => D(1),
      Q => width_reg_160(1),
      R => '0'
    );
\width_reg_160_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => D(2),
      Q => width_reg_160(2),
      R => '0'
    );
\width_reg_160_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => D(3),
      Q => width_reg_160(3),
      R => '0'
    );
\width_reg_160_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => D(4),
      Q => width_reg_160(4),
      R => '0'
    );
\width_reg_160_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => D(5),
      Q => width_reg_160(5),
      R => '0'
    );
\width_reg_160_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => D(6),
      Q => width_reg_160(6),
      R => '0'
    );
\width_reg_160_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => D(7),
      Q => width_reg_160(7),
      R => '0'
    );
\width_reg_160_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => D(8),
      Q => width_reg_160(8),
      R => '0'
    );
\width_reg_160_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => D(9),
      Q => width_reg_160(9),
      R => '0'
    );
\y_fu_64[0]_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => icmp_ln895_fu_135_p2,
      I2 => \layerEnableFlag_reg_151_reg_n_9_[0]\,
      O => grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg0
    );
\y_fu_64[0]_i_4__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y_fu_64_reg(0),
      O => \y_fu_64[0]_i_4__4_n_9\
    );
\y_fu_64_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg0,
      D => \y_fu_64_reg[0]_i_3__4_n_16\,
      Q => y_fu_64_reg(0),
      R => y_fu_640
    );
\y_fu_64_reg[0]_i_3__4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \y_fu_64_reg[0]_i_3__4_n_9\,
      CO(2) => \y_fu_64_reg[0]_i_3__4_n_10\,
      CO(1) => \y_fu_64_reg[0]_i_3__4_n_11\,
      CO(0) => \y_fu_64_reg[0]_i_3__4_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \y_fu_64_reg[0]_i_3__4_n_13\,
      O(2) => \y_fu_64_reg[0]_i_3__4_n_14\,
      O(1) => \y_fu_64_reg[0]_i_3__4_n_15\,
      O(0) => \y_fu_64_reg[0]_i_3__4_n_16\,
      S(3 downto 1) => y_fu_64_reg(3 downto 1),
      S(0) => \y_fu_64[0]_i_4__4_n_9\
    );
\y_fu_64_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg0,
      D => \y_fu_64_reg[8]_i_1__4_n_14\,
      Q => y_fu_64_reg(10),
      R => y_fu_640
    );
\y_fu_64_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg0,
      D => \y_fu_64_reg[8]_i_1__4_n_13\,
      Q => y_fu_64_reg(11),
      R => y_fu_640
    );
\y_fu_64_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg0,
      D => \y_fu_64_reg[0]_i_3__4_n_15\,
      Q => y_fu_64_reg(1),
      R => y_fu_640
    );
\y_fu_64_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg0,
      D => \y_fu_64_reg[0]_i_3__4_n_14\,
      Q => y_fu_64_reg(2),
      R => y_fu_640
    );
\y_fu_64_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg0,
      D => \y_fu_64_reg[0]_i_3__4_n_13\,
      Q => y_fu_64_reg(3),
      R => y_fu_640
    );
\y_fu_64_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg0,
      D => \y_fu_64_reg[4]_i_1__4_n_16\,
      Q => y_fu_64_reg(4),
      R => y_fu_640
    );
\y_fu_64_reg[4]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_fu_64_reg[0]_i_3__4_n_9\,
      CO(3) => \y_fu_64_reg[4]_i_1__4_n_9\,
      CO(2) => \y_fu_64_reg[4]_i_1__4_n_10\,
      CO(1) => \y_fu_64_reg[4]_i_1__4_n_11\,
      CO(0) => \y_fu_64_reg[4]_i_1__4_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \y_fu_64_reg[4]_i_1__4_n_13\,
      O(2) => \y_fu_64_reg[4]_i_1__4_n_14\,
      O(1) => \y_fu_64_reg[4]_i_1__4_n_15\,
      O(0) => \y_fu_64_reg[4]_i_1__4_n_16\,
      S(3 downto 0) => y_fu_64_reg(7 downto 4)
    );
\y_fu_64_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg0,
      D => \y_fu_64_reg[4]_i_1__4_n_15\,
      Q => y_fu_64_reg(5),
      R => y_fu_640
    );
\y_fu_64_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg0,
      D => \y_fu_64_reg[4]_i_1__4_n_14\,
      Q => y_fu_64_reg(6),
      R => y_fu_640
    );
\y_fu_64_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg0,
      D => \y_fu_64_reg[4]_i_1__4_n_13\,
      Q => y_fu_64_reg(7),
      R => y_fu_640
    );
\y_fu_64_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg0,
      D => \y_fu_64_reg[8]_i_1__4_n_16\,
      Q => y_fu_64_reg(8),
      R => y_fu_640
    );
\y_fu_64_reg[8]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_fu_64_reg[4]_i_1__4_n_9\,
      CO(3) => \NLW_y_fu_64_reg[8]_i_1__4_CO_UNCONNECTED\(3),
      CO(2) => \y_fu_64_reg[8]_i_1__4_n_10\,
      CO(1) => \y_fu_64_reg[8]_i_1__4_n_11\,
      CO(0) => \y_fu_64_reg[8]_i_1__4_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \y_fu_64_reg[8]_i_1__4_n_13\,
      O(2) => \y_fu_64_reg[8]_i_1__4_n_14\,
      O(1) => \y_fu_64_reg[8]_i_1__4_n_15\,
      O(0) => \y_fu_64_reg[8]_i_1__4_n_16\,
      S(3 downto 0) => y_fu_64_reg(11 downto 8)
    );
\y_fu_64_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110_ap_start_reg0,
      D => \y_fu_64_reg[8]_i_1__4_n_15\,
      Q => y_fu_64_reg(9),
      R => y_fu_640
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_VMixHlsDataFlowFunction is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_state_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    load_p1 : out STD_LOGIC;
    \sof_2_reg_141_reg[0]\ : out STD_LOGIC;
    grp_VMixHlsDataFlowFunction_fu_476_m_axis_video_TUSER : out STD_LOGIC;
    \FSM_sequential_state_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    load_p1_0 : out STD_LOGIC;
    \axi_last_reg_227_reg[0]\ : out STD_LOGIC;
    grp_VMixHlsDataFlowFunction_fu_476_m_axis_video_TLAST : out STD_LOGIC;
    ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_done_reg : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC;
    s_axis_video_TREADY_int_regslice : out STD_LOGIC;
    s_axis_video1_TREADY_int_regslice : out STD_LOGIC;
    s_axis_video2_TREADY_int_regslice : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[3]\ : out STD_LOGIC;
    m_axis_video_TREADY_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    empty_n_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln3233_reg_223_reg[0]\ : out STD_LOGIC;
    \addr_reg[0]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][23]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \SRL_SIG_reg[1][23]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \SRL_SIG_reg[1][7]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axis_video_TREADY : in STD_LOGIC;
    \FSM_sequential_state_reg[0]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_p2_reg[0]\ : in STD_LOGIC;
    data_p2 : in STD_LOGIC;
    \FSM_sequential_state_reg[0]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_p2_reg[0]_0\ : in STD_LOGIC;
    data_p2_1 : in STD_LOGIC;
    ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_done : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_ready_reg : in STD_LOGIC;
    \data_p2_reg[0]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \SRL_SIG_reg[1][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sof_reg_83_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_VMixHlsDataFlowFunction_fu_476_ap_start_reg : in STD_LOGIC;
    \state_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axis_video_TREADY_int_regslice : in STD_LOGIC;
    \axi_data_fu_92_reg[23]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC;
    \d_read_reg_26_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \d_read_reg_26_reg[11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    HwReg_layerEnableFlag_4_fu_298 : in STD_LOGIC;
    \axi_data_fu_92_reg[23]_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    s_axis_video_TLAST_int_regslice : in STD_LOGIC;
    s_axis_video_TUSER_int_regslice : in STD_LOGIC;
    \SRL_SIG_reg[0][15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \SRL_SIG_reg[0][15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \axi_data_3_fu_92_reg[23]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    s_axis_video1_TLAST_int_regslice : in STD_LOGIC;
    HwReg_layerEnableFlag_reg_1156 : in STD_LOGIC;
    s_axis_video1_TUSER_int_regslice : in STD_LOGIC;
    \ap_phi_reg_pp0_iter1_p_0_0_014_i_reg_189_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_reg_pp0_iter1_p_0_0_0_117_i_reg_180_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_reg_pp0_iter1_p_0_0_0_220_i_reg_171_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[0][15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \SRL_SIG_reg[0][15]_2\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \SRL_SIG_reg[1][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video2_TLAST_int_regslice : in STD_LOGIC;
    HwReg_layerEnableFlag_3_fu_294 : in STD_LOGIC;
    s_axis_video2_TUSER_int_regslice : in STD_LOGIC;
    \SRL_SIG_reg[0][2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \layerStartX_reg_309_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \layerStartX_reg_263_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \layerStartY_reg_303_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \layerStartY_reg_257_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \shl_ln450_reg_325[15]_i_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \shl_ln450_reg_274[15]_i_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end main_design_v_mix_0_0_VMixHlsDataFlowFunction;

architecture STRUCTURE of main_design_v_mix_0_0_VMixHlsDataFlowFunction is
  signal AXIvideo2MultiPixStream_1_U0_n_11 : STD_LOGIC;
  signal AXIvideo2MultiPixStream_1_U0_n_19 : STD_LOGIC;
  signal AXIvideo2MultiPixStream_1_U0_srcLayer0_din : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal AXIvideo2MultiPixStream_5_U0_HwReg_layerWidth_1_val_c24_write : STD_LOGIC;
  signal AXIvideo2MultiPixStream_5_U0_n_36 : STD_LOGIC;
  signal AXIvideo2MultiPixStream_5_U0_srcLayer1_din : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal AXIvideo2MultiPixStream_U0_ap_ready : STD_LOGIC;
  signal AXIvideo2MultiPixStream_U0_n_35 : STD_LOGIC;
  signal AXIvideo2MultiPixStream_U0_n_38 : STD_LOGIC;
  signal AXIvideo2MultiPixStream_U0_srcLayer2_din : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal HwReg_layerEnableFlag_0_val_c13_U_n_13 : STD_LOGIC;
  signal HwReg_layerEnableFlag_0_val_c13_U_n_14 : STD_LOGIC;
  signal HwReg_layerEnableFlag_0_val_c13_U_n_9 : STD_LOGIC;
  signal HwReg_layerEnableFlag_0_val_c13_empty_n : STD_LOGIC;
  signal HwReg_layerEnableFlag_0_val_c13_full_n : STD_LOGIC;
  signal HwReg_layerEnableFlag_0_val_c14_U_n_13 : STD_LOGIC;
  signal HwReg_layerEnableFlag_0_val_c14_U_n_14 : STD_LOGIC;
  signal HwReg_layerEnableFlag_0_val_c14_U_n_9 : STD_LOGIC;
  signal HwReg_layerEnableFlag_0_val_c14_empty_n : STD_LOGIC;
  signal HwReg_layerEnableFlag_0_val_c14_full_n : STD_LOGIC;
  signal HwReg_layerEnableFlag_0_val_c_U_n_13 : STD_LOGIC;
  signal HwReg_layerEnableFlag_0_val_c_U_n_9 : STD_LOGIC;
  signal HwReg_layerEnableFlag_0_val_c_empty_n : STD_LOGIC;
  signal HwReg_layerEnableFlag_0_val_c_full_n : STD_LOGIC;
  signal HwReg_layerEnableFlag_1_val_c15_U_n_13 : STD_LOGIC;
  signal HwReg_layerEnableFlag_1_val_c15_U_n_9 : STD_LOGIC;
  signal HwReg_layerEnableFlag_1_val_c15_dout : STD_LOGIC;
  signal HwReg_layerEnableFlag_1_val_c15_empty_n : STD_LOGIC;
  signal HwReg_layerEnableFlag_1_val_c15_full_n : STD_LOGIC;
  signal HwReg_layerEnableFlag_1_val_c16_U_n_13 : STD_LOGIC;
  signal HwReg_layerEnableFlag_1_val_c16_U_n_9 : STD_LOGIC;
  signal HwReg_layerEnableFlag_1_val_c16_dout : STD_LOGIC;
  signal HwReg_layerEnableFlag_1_val_c16_empty_n : STD_LOGIC;
  signal HwReg_layerEnableFlag_1_val_c16_full_n : STD_LOGIC;
  signal HwReg_layerEnableFlag_1_val_c17_U_n_12 : STD_LOGIC;
  signal HwReg_layerEnableFlag_1_val_c17_dout : STD_LOGIC;
  signal HwReg_layerEnableFlag_1_val_c17_empty_n : STD_LOGIC;
  signal HwReg_layerEnableFlag_1_val_c17_full_n : STD_LOGIC;
  signal HwReg_layerEnableFlag_1_val_c_U_n_9 : STD_LOGIC;
  signal HwReg_layerEnableFlag_1_val_c_dout : STD_LOGIC;
  signal HwReg_layerEnableFlag_1_val_c_empty_n : STD_LOGIC;
  signal HwReg_layerEnableFlag_1_val_c_full_n : STD_LOGIC;
  signal HwReg_layerEnableFlag_2_val_c18_U_n_13 : STD_LOGIC;
  signal HwReg_layerEnableFlag_2_val_c18_U_n_9 : STD_LOGIC;
  signal HwReg_layerEnableFlag_2_val_c18_dout : STD_LOGIC;
  signal HwReg_layerEnableFlag_2_val_c18_empty_n : STD_LOGIC;
  signal HwReg_layerEnableFlag_2_val_c18_full_n : STD_LOGIC;
  signal HwReg_layerEnableFlag_2_val_c19_U_n_13 : STD_LOGIC;
  signal HwReg_layerEnableFlag_2_val_c19_U_n_9 : STD_LOGIC;
  signal HwReg_layerEnableFlag_2_val_c19_dout : STD_LOGIC;
  signal HwReg_layerEnableFlag_2_val_c19_empty_n : STD_LOGIC;
  signal HwReg_layerEnableFlag_2_val_c19_full_n : STD_LOGIC;
  signal HwReg_layerEnableFlag_2_val_c20_U_n_12 : STD_LOGIC;
  signal HwReg_layerEnableFlag_2_val_c20_dout : STD_LOGIC;
  signal HwReg_layerEnableFlag_2_val_c20_empty_n : STD_LOGIC;
  signal HwReg_layerEnableFlag_2_val_c20_full_n : STD_LOGIC;
  signal HwReg_layerEnableFlag_2_val_c_U_n_9 : STD_LOGIC;
  signal HwReg_layerEnableFlag_2_val_c_dout : STD_LOGIC;
  signal HwReg_layerEnableFlag_2_val_c_empty_n : STD_LOGIC;
  signal HwReg_layerEnableFlag_2_val_c_full_n : STD_LOGIC;
  signal HwReg_layerEnable_val16_c12_U_n_10 : STD_LOGIC;
  signal HwReg_layerEnable_val16_c12_dout : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal HwReg_layerEnable_val16_c12_empty_n : STD_LOGIC;
  signal HwReg_layerEnable_val16_c_dout : STD_LOGIC_VECTOR ( 2 to 2 );
  signal HwReg_layerEnable_val16_c_empty_n : STD_LOGIC;
  signal HwReg_layerEnable_val16_c_full_n : STD_LOGIC;
  signal HwReg_layerHeight_1_val_c29_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal HwReg_layerHeight_1_val_c29_full_n : STD_LOGIC;
  signal HwReg_layerHeight_1_val_c30_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal HwReg_layerHeight_1_val_c30_empty_n : STD_LOGIC;
  signal HwReg_layerHeight_1_val_c30_full_n : STD_LOGIC;
  signal HwReg_layerHeight_1_val_c31_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal HwReg_layerHeight_1_val_c31_empty_n : STD_LOGIC;
  signal HwReg_layerHeight_1_val_c31_full_n : STD_LOGIC;
  signal HwReg_layerHeight_1_val_c32_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal HwReg_layerHeight_1_val_c32_empty_n : STD_LOGIC;
  signal HwReg_layerHeight_1_val_c32_full_n : STD_LOGIC;
  signal HwReg_layerHeight_1_val_c_U_n_15 : STD_LOGIC;
  signal HwReg_layerHeight_1_val_c_U_n_16 : STD_LOGIC;
  signal HwReg_layerHeight_1_val_c_U_n_17 : STD_LOGIC;
  signal HwReg_layerHeight_1_val_c_U_n_24 : STD_LOGIC;
  signal HwReg_layerHeight_1_val_c_U_n_25 : STD_LOGIC;
  signal HwReg_layerHeight_1_val_c_U_n_26 : STD_LOGIC;
  signal HwReg_layerHeight_1_val_c_U_n_27 : STD_LOGIC;
  signal HwReg_layerHeight_1_val_c_U_n_28 : STD_LOGIC;
  signal HwReg_layerHeight_1_val_c_U_n_29 : STD_LOGIC;
  signal HwReg_layerHeight_1_val_c_U_n_30 : STD_LOGIC;
  signal HwReg_layerHeight_1_val_c_U_n_33 : STD_LOGIC;
  signal HwReg_layerHeight_1_val_c_U_n_34 : STD_LOGIC;
  signal HwReg_layerHeight_1_val_c_U_n_35 : STD_LOGIC;
  signal HwReg_layerHeight_1_val_c_U_n_36 : STD_LOGIC;
  signal HwReg_layerHeight_1_val_c_U_n_9 : STD_LOGIC;
  signal HwReg_layerHeight_1_val_c_dout : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal HwReg_layerHeight_1_val_c_full_n : STD_LOGIC;
  signal HwReg_layerHeight_2_val_c33_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal HwReg_layerHeight_2_val_c33_full_n : STD_LOGIC;
  signal HwReg_layerHeight_2_val_c34_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal HwReg_layerHeight_2_val_c34_empty_n : STD_LOGIC;
  signal HwReg_layerHeight_2_val_c34_full_n : STD_LOGIC;
  signal HwReg_layerHeight_2_val_c35_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal HwReg_layerHeight_2_val_c35_empty_n : STD_LOGIC;
  signal HwReg_layerHeight_2_val_c35_full_n : STD_LOGIC;
  signal HwReg_layerHeight_2_val_c36_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal HwReg_layerHeight_2_val_c36_empty_n : STD_LOGIC;
  signal HwReg_layerHeight_2_val_c36_full_n : STD_LOGIC;
  signal HwReg_layerHeight_2_val_c_U_n_13 : STD_LOGIC;
  signal HwReg_layerHeight_2_val_c_U_n_14 : STD_LOGIC;
  signal HwReg_layerHeight_2_val_c_U_n_15 : STD_LOGIC;
  signal HwReg_layerHeight_2_val_c_U_n_26 : STD_LOGIC;
  signal HwReg_layerHeight_2_val_c_U_n_27 : STD_LOGIC;
  signal HwReg_layerHeight_2_val_c_U_n_28 : STD_LOGIC;
  signal HwReg_layerHeight_2_val_c_U_n_29 : STD_LOGIC;
  signal HwReg_layerHeight_2_val_c_U_n_30 : STD_LOGIC;
  signal HwReg_layerHeight_2_val_c_U_n_31 : STD_LOGIC;
  signal HwReg_layerHeight_2_val_c_U_n_32 : STD_LOGIC;
  signal HwReg_layerHeight_2_val_c_U_n_33 : STD_LOGIC;
  signal HwReg_layerHeight_2_val_c_dout : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal HwReg_layerHeight_2_val_c_empty_n : STD_LOGIC;
  signal HwReg_layerHeight_2_val_c_full_n : STD_LOGIC;
  signal HwReg_layerScaleFactor_1_val25_c_U_n_22 : STD_LOGIC;
  signal HwReg_layerScaleFactor_1_val25_c_U_n_23 : STD_LOGIC;
  signal HwReg_layerScaleFactor_1_val25_c_U_n_38 : STD_LOGIC;
  signal HwReg_layerScaleFactor_1_val25_c_U_n_39 : STD_LOGIC;
  signal HwReg_layerScaleFactor_1_val25_c_dout : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal HwReg_layerScaleFactor_1_val25_c_empty_n : STD_LOGIC;
  signal HwReg_layerScaleFactor_1_val25_c_full_n : STD_LOGIC;
  signal HwReg_layerScaleFactor_2_val26_c_U_n_25 : STD_LOGIC;
  signal HwReg_layerScaleFactor_2_val26_c_U_n_26 : STD_LOGIC;
  signal HwReg_layerScaleFactor_2_val26_c_dout : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal HwReg_layerScaleFactor_2_val26_c_empty_n : STD_LOGIC;
  signal HwReg_layerScaleFactor_2_val26_c_full_n : STD_LOGIC;
  signal HwReg_layerStartX_1_val17_c_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal HwReg_layerStartX_1_val17_c_empty_n : STD_LOGIC;
  signal HwReg_layerStartX_1_val17_c_full_n : STD_LOGIC;
  signal HwReg_layerStartX_2_val18_c_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal HwReg_layerStartX_2_val18_c_full_n : STD_LOGIC;
  signal HwReg_layerStartY_1_val19_c_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal HwReg_layerStartY_1_val19_c_empty_n : STD_LOGIC;
  signal HwReg_layerStartY_1_val19_c_full_n : STD_LOGIC;
  signal HwReg_layerStartY_2_val20_c_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal HwReg_layerStartY_2_val20_c_empty_n : STD_LOGIC;
  signal HwReg_layerWidth_1_val_c21_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal HwReg_layerWidth_1_val_c21_empty_n : STD_LOGIC;
  signal HwReg_layerWidth_1_val_c21_full_n : STD_LOGIC;
  signal HwReg_layerWidth_1_val_c22_U_n_9 : STD_LOGIC;
  signal HwReg_layerWidth_1_val_c22_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal HwReg_layerWidth_1_val_c22_full_n : STD_LOGIC;
  signal HwReg_layerWidth_1_val_c23_U_n_9 : STD_LOGIC;
  signal HwReg_layerWidth_1_val_c23_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal HwReg_layerWidth_1_val_c23_full_n : STD_LOGIC;
  signal HwReg_layerWidth_1_val_c24_U_n_9 : STD_LOGIC;
  signal HwReg_layerWidth_1_val_c24_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal HwReg_layerWidth_1_val_c24_full_n : STD_LOGIC;
  signal HwReg_layerWidth_1_val_c_U_n_14 : STD_LOGIC;
  signal HwReg_layerWidth_1_val_c_U_n_15 : STD_LOGIC;
  signal HwReg_layerWidth_1_val_c_U_n_16 : STD_LOGIC;
  signal HwReg_layerWidth_1_val_c_U_n_23 : STD_LOGIC;
  signal HwReg_layerWidth_1_val_c_U_n_24 : STD_LOGIC;
  signal HwReg_layerWidth_1_val_c_U_n_25 : STD_LOGIC;
  signal HwReg_layerWidth_1_val_c_U_n_26 : STD_LOGIC;
  signal HwReg_layerWidth_1_val_c_U_n_27 : STD_LOGIC;
  signal HwReg_layerWidth_1_val_c_U_n_28 : STD_LOGIC;
  signal HwReg_layerWidth_1_val_c_U_n_29 : STD_LOGIC;
  signal HwReg_layerWidth_1_val_c_U_n_32 : STD_LOGIC;
  signal HwReg_layerWidth_1_val_c_U_n_33 : STD_LOGIC;
  signal HwReg_layerWidth_1_val_c_U_n_34 : STD_LOGIC;
  signal HwReg_layerWidth_1_val_c_U_n_35 : STD_LOGIC;
  signal HwReg_layerWidth_1_val_c_dout : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal HwReg_layerWidth_1_val_c_empty_n : STD_LOGIC;
  signal HwReg_layerWidth_1_val_c_full_n : STD_LOGIC;
  signal HwReg_layerWidth_2_val_c25_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal HwReg_layerWidth_2_val_c25_empty_n : STD_LOGIC;
  signal HwReg_layerWidth_2_val_c25_full_n : STD_LOGIC;
  signal HwReg_layerWidth_2_val_c26_U_n_9 : STD_LOGIC;
  signal HwReg_layerWidth_2_val_c26_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal HwReg_layerWidth_2_val_c26_full_n : STD_LOGIC;
  signal HwReg_layerWidth_2_val_c27_U_n_9 : STD_LOGIC;
  signal HwReg_layerWidth_2_val_c27_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal HwReg_layerWidth_2_val_c27_full_n : STD_LOGIC;
  signal HwReg_layerWidth_2_val_c28_U_n_9 : STD_LOGIC;
  signal HwReg_layerWidth_2_val_c28_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal HwReg_layerWidth_2_val_c28_full_n : STD_LOGIC;
  signal HwReg_layerWidth_2_val_c_U_n_13 : STD_LOGIC;
  signal HwReg_layerWidth_2_val_c_U_n_14 : STD_LOGIC;
  signal HwReg_layerWidth_2_val_c_U_n_15 : STD_LOGIC;
  signal HwReg_layerWidth_2_val_c_U_n_26 : STD_LOGIC;
  signal HwReg_layerWidth_2_val_c_U_n_27 : STD_LOGIC;
  signal HwReg_layerWidth_2_val_c_U_n_28 : STD_LOGIC;
  signal HwReg_layerWidth_2_val_c_U_n_29 : STD_LOGIC;
  signal HwReg_layerWidth_2_val_c_U_n_30 : STD_LOGIC;
  signal HwReg_layerWidth_2_val_c_U_n_31 : STD_LOGIC;
  signal HwReg_layerWidth_2_val_c_U_n_32 : STD_LOGIC;
  signal HwReg_layerWidth_2_val_c_U_n_33 : STD_LOGIC;
  signal HwReg_layerWidth_2_val_c_dout : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal HwReg_layerWidth_2_val_c_empty_n : STD_LOGIC;
  signal HwReg_layerWidth_2_val_c_full_n : STD_LOGIC;
  signal MultiPixStream2AXIvideo_U0_ap_ready : STD_LOGIC;
  signal MultiPixStream2AXIvideo_U0_ap_start : STD_LOGIC;
  signal MultiPixStream2AXIvideo_U0_n_25 : STD_LOGIC;
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \SRL_SIG_reg[0]_34\ : STD_LOGIC_VECTOR ( 14 to 14 );
  signal \SRL_SIG_reg[0]_36\ : STD_LOGIC_VECTOR ( 14 to 14 );
  signal \SRL_SIG_reg[0]_6\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \SRL_SIG_reg[1]_35\ : STD_LOGIC_VECTOR ( 14 to 14 );
  signal \SRL_SIG_reg[1]_37\ : STD_LOGIC_VECTOR ( 14 to 14 );
  signal \SRL_SIG_reg[1]_7\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal addr110_out : STD_LOGIC;
  signal addr110_out_102 : STD_LOGIC;
  signal addr110_out_108 : STD_LOGIC;
  signal addr110_out_33 : STD_LOGIC;
  signal addr110_out_40 : STD_LOGIC;
  signal addr110_out_46 : STD_LOGIC;
  signal addr110_out_55 : STD_LOGIC;
  signal addr110_out_67 : STD_LOGIC;
  signal addr110_out_72 : STD_LOGIC;
  signal addr110_out_79 : STD_LOGIC;
  signal addr110_out_85 : STD_LOGIC;
  signal addr110_out_92 : STD_LOGIC;
  signal addr110_out_97 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state2_21 : STD_LOGIC;
  signal ap_CS_fsm_state2_25 : STD_LOGIC;
  signal ap_CS_fsm_state2_50 : STD_LOGIC;
  signal ap_CS_fsm_state2_74 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state3_63 : STD_LOGIC;
  signal ap_CS_fsm_state3_73 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 1 to 1 );
  signal ap_NS_fsm_17 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal ap_sync_AXIvideo2MultiPixStream_1_U0_ap_ready : STD_LOGIC;
  signal ap_sync_AXIvideo2MultiPixStream_5_U0_ap_ready : STD_LOGIC;
  signal ap_sync_AXIvideo2MultiPixStream_U0_ap_ready : STD_LOGIC;
  signal ap_sync_entry_proc_U0_ap_ready : STD_LOGIC;
  signal ap_sync_reg_AXIvideo2MultiPixStream_1_U0_ap_ready : STD_LOGIC;
  signal ap_sync_reg_AXIvideo2MultiPixStream_5_U0_ap_ready : STD_LOGIC;
  signal ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready : STD_LOGIC;
  signal ap_sync_reg_entry_proc_U0_ap_ready_reg_n_9 : STD_LOGIC;
  signal entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write : STD_LOGIC;
  signal entry_proc_U0_n_10 : STD_LOGIC;
  signal entry_proc_U0_n_11 : STD_LOGIC;
  signal entry_proc_U0_n_12 : STD_LOGIC;
  signal \grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132/and_ln476_4_reg_221\ : STD_LOGIC;
  signal \grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170/and_ln476_3_reg_392\ : STD_LOGIC;
  signal icmp_ln1040_fu_79_p2 : STD_LOGIC;
  signal icmp_ln3231_1_fu_158_p2 : STD_LOGIC;
  signal \^icmp_ln3233_reg_223_reg[0]\ : STD_LOGIC;
  signal icmp_ln463_fu_208_p2 : STD_LOGIC;
  signal icmp_ln463_fu_254_p2 : STD_LOGIC;
  signal icmp_ln506_fu_79_p2 : STD_LOGIC;
  signal icmp_ln716_fu_79_p2 : STD_LOGIC;
  signal icmp_ln74_fu_111_p2 : STD_LOGIC;
  signal icmp_ln74_fu_135_p2 : STD_LOGIC;
  signal out420_U_n_9 : STD_LOGIC;
  signal out420_empty_n : STD_LOGIC;
  signal out420_full_n : STD_LOGIC;
  signal out422_U_n_9 : STD_LOGIC;
  signal out422_dout : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal out422_empty_n : STD_LOGIC;
  signal out422_full_n : STD_LOGIC;
  signal outLayer0_U_n_12 : STD_LOGIC;
  signal outLayer0_U_n_9 : STD_LOGIC;
  signal outLayer0_empty_n : STD_LOGIC;
  signal outLayer0_full_n : STD_LOGIC;
  signal outLayer1_U_n_12 : STD_LOGIC;
  signal outLayer1_U_n_13 : STD_LOGIC;
  signal outLayer1_U_n_14 : STD_LOGIC;
  signal outLayer1_U_n_15 : STD_LOGIC;
  signal outLayer1_U_n_16 : STD_LOGIC;
  signal outLayer1_U_n_17 : STD_LOGIC;
  signal outLayer1_U_n_18 : STD_LOGIC;
  signal outLayer1_U_n_19 : STD_LOGIC;
  signal outLayer1_U_n_20 : STD_LOGIC;
  signal outLayer1_U_n_21 : STD_LOGIC;
  signal outLayer1_U_n_22 : STD_LOGIC;
  signal outLayer1_U_n_23 : STD_LOGIC;
  signal outLayer1_U_n_24 : STD_LOGIC;
  signal outLayer1_U_n_25 : STD_LOGIC;
  signal outLayer1_U_n_26 : STD_LOGIC;
  signal outLayer1_U_n_27 : STD_LOGIC;
  signal outLayer1_U_n_28 : STD_LOGIC;
  signal outLayer1_U_n_29 : STD_LOGIC;
  signal outLayer1_U_n_30 : STD_LOGIC;
  signal outLayer1_U_n_31 : STD_LOGIC;
  signal outLayer1_U_n_32 : STD_LOGIC;
  signal outLayer1_U_n_33 : STD_LOGIC;
  signal outLayer1_U_n_34 : STD_LOGIC;
  signal outLayer1_U_n_35 : STD_LOGIC;
  signal outLayer1_U_n_9 : STD_LOGIC;
  signal outLayer1_empty_n : STD_LOGIC;
  signal outLayer1_full_n : STD_LOGIC;
  signal outLayer2_U_n_9 : STD_LOGIC;
  signal outLayer2_dout : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal outLayer2_empty_n : STD_LOGIC;
  signal outLayer2_full_n : STD_LOGIC;
  signal outYuv_U_n_9 : STD_LOGIC;
  signal outYuv_dout : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal outYuv_empty_n : STD_LOGIC;
  signal outYuv_full_n : STD_LOGIC;
  signal p_1_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_1_out_14 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_6_in : STD_LOGIC;
  signal p_6_in_100 : STD_LOGIC;
  signal p_6_in_106 : STD_LOGIC;
  signal p_6_in_15 : STD_LOGIC;
  signal p_6_in_18 : STD_LOGIC;
  signal p_6_in_26 : STD_LOGIC;
  signal p_6_in_28 : STD_LOGIC;
  signal p_6_in_31 : STD_LOGIC;
  signal p_6_in_38 : STD_LOGIC;
  signal p_6_in_44 : STD_LOGIC;
  signal p_6_in_51 : STD_LOGIC;
  signal p_6_in_53 : STD_LOGIC;
  signal p_6_in_59 : STD_LOGIC;
  signal p_6_in_61 : STD_LOGIC;
  signal p_6_in_69 : STD_LOGIC;
  signal p_6_in_70 : STD_LOGIC;
  signal p_6_in_75 : STD_LOGIC;
  signal p_6_in_77 : STD_LOGIC;
  signal p_6_in_83 : STD_LOGIC;
  signal p_6_in_90 : STD_LOGIC;
  signal p_6_in_95 : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal p_9_in_101 : STD_LOGIC;
  signal p_9_in_107 : STD_LOGIC;
  signal p_9_in_16 : STD_LOGIC;
  signal p_9_in_29 : STD_LOGIC;
  signal p_9_in_32 : STD_LOGIC;
  signal p_9_in_39 : STD_LOGIC;
  signal p_9_in_45 : STD_LOGIC;
  signal p_9_in_54 : STD_LOGIC;
  signal p_9_in_58 : STD_LOGIC;
  signal p_9_in_60 : STD_LOGIC;
  signal p_9_in_64 : STD_LOGIC;
  signal p_9_in_68 : STD_LOGIC;
  signal p_9_in_71 : STD_LOGIC;
  signal p_9_in_78 : STD_LOGIC;
  signal p_9_in_84 : STD_LOGIC;
  signal p_9_in_91 : STD_LOGIC;
  signal p_9_in_96 : STD_LOGIC;
  signal pop : STD_LOGIC;
  signal pop_104 : STD_LOGIC;
  signal pop_20 : STD_LOGIC;
  signal pop_23 : STD_LOGIC;
  signal pop_34 : STD_LOGIC;
  signal pop_41 : STD_LOGIC;
  signal pop_47 : STD_LOGIC;
  signal pop_81 : STD_LOGIC;
  signal pop_86 : STD_LOGIC;
  signal pop_93 : STD_LOGIC;
  signal pop_98 : STD_LOGIC;
  signal push : STD_LOGIC;
  signal push_1 : STD_LOGIC;
  signal push_105 : STD_LOGIC;
  signal push_2 : STD_LOGIC;
  signal push_27 : STD_LOGIC;
  signal push_35 : STD_LOGIC;
  signal push_36 : STD_LOGIC;
  signal push_4 : STD_LOGIC;
  signal push_42 : STD_LOGIC;
  signal push_48 : STD_LOGIC;
  signal push_52 : STD_LOGIC;
  signal push_57 : STD_LOGIC;
  signal push_65 : STD_LOGIC;
  signal push_66 : STD_LOGIC;
  signal push_76 : STD_LOGIC;
  signal push_82 : STD_LOGIC;
  signal push_87 : STD_LOGIC;
  signal push_88 : STD_LOGIC;
  signal push_89 : STD_LOGIC;
  signal push_94 : STD_LOGIC;
  signal push_99 : STD_LOGIC;
  signal shl_ln449_fu_152_p2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal shl_ln449_fu_198_p2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal shl_ln450_fu_162_p2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal shl_ln450_fu_208_p2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal srcLayer0Yuv422_U_n_9 : STD_LOGIC;
  signal srcLayer0Yuv422_dout : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal srcLayer0Yuv422_empty_n : STD_LOGIC;
  signal srcLayer0Yuv422_full_n : STD_LOGIC;
  signal srcLayer0Yuv_U_n_9 : STD_LOGIC;
  signal srcLayer0Yuv_dout : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal srcLayer0Yuv_empty_n : STD_LOGIC;
  signal srcLayer0Yuv_full_n : STD_LOGIC;
  signal srcLayer0_U_n_9 : STD_LOGIC;
  signal srcLayer0_dout : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal srcLayer0_empty_n : STD_LOGIC;
  signal srcLayer0_full_n : STD_LOGIC;
  signal srcLayer1Rgb_U_n_9 : STD_LOGIC;
  signal srcLayer1Rgb_dout : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal srcLayer1Rgb_empty_n : STD_LOGIC;
  signal srcLayer1Rgb_full_n : STD_LOGIC;
  signal srcLayer1Yuv422_U_n_9 : STD_LOGIC;
  signal srcLayer1Yuv422_dout : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal srcLayer1Yuv422_empty_n : STD_LOGIC;
  signal srcLayer1Yuv422_full_n : STD_LOGIC;
  signal srcLayer1Yuv_U_n_9 : STD_LOGIC;
  signal srcLayer1Yuv_dout : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal srcLayer1Yuv_empty_n : STD_LOGIC;
  signal srcLayer1Yuv_full_n : STD_LOGIC;
  signal srcLayer1_U_n_9 : STD_LOGIC;
  signal srcLayer1_dout : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal srcLayer1_empty_n : STD_LOGIC;
  signal srcLayer1_full_n : STD_LOGIC;
  signal srcLayer1x_U_n_12 : STD_LOGIC;
  signal srcLayer1x_U_n_13 : STD_LOGIC;
  signal srcLayer1x_U_n_14 : STD_LOGIC;
  signal srcLayer1x_U_n_15 : STD_LOGIC;
  signal srcLayer1x_U_n_16 : STD_LOGIC;
  signal srcLayer1x_U_n_17 : STD_LOGIC;
  signal srcLayer1x_U_n_18 : STD_LOGIC;
  signal srcLayer1x_U_n_19 : STD_LOGIC;
  signal srcLayer1x_U_n_20 : STD_LOGIC;
  signal srcLayer1x_U_n_21 : STD_LOGIC;
  signal srcLayer1x_U_n_22 : STD_LOGIC;
  signal srcLayer1x_U_n_23 : STD_LOGIC;
  signal srcLayer1x_U_n_24 : STD_LOGIC;
  signal srcLayer1x_U_n_25 : STD_LOGIC;
  signal srcLayer1x_U_n_26 : STD_LOGIC;
  signal srcLayer1x_U_n_27 : STD_LOGIC;
  signal srcLayer1x_U_n_28 : STD_LOGIC;
  signal srcLayer1x_U_n_29 : STD_LOGIC;
  signal srcLayer1x_U_n_30 : STD_LOGIC;
  signal srcLayer1x_U_n_31 : STD_LOGIC;
  signal srcLayer1x_U_n_32 : STD_LOGIC;
  signal srcLayer1x_U_n_33 : STD_LOGIC;
  signal srcLayer1x_U_n_34 : STD_LOGIC;
  signal srcLayer1x_U_n_35 : STD_LOGIC;
  signal srcLayer1x_U_n_9 : STD_LOGIC;
  signal srcLayer1x_empty_n : STD_LOGIC;
  signal srcLayer1x_full_n : STD_LOGIC;
  signal srcLayer2Rgb_U_n_9 : STD_LOGIC;
  signal srcLayer2Rgb_dout : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal srcLayer2Rgb_empty_n : STD_LOGIC;
  signal srcLayer2Rgb_full_n : STD_LOGIC;
  signal srcLayer2Yuv422_U_n_9 : STD_LOGIC;
  signal srcLayer2Yuv422_dout : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal srcLayer2Yuv422_empty_n : STD_LOGIC;
  signal srcLayer2Yuv422_full_n : STD_LOGIC;
  signal srcLayer2Yuv_U_n_9 : STD_LOGIC;
  signal srcLayer2Yuv_dout : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal srcLayer2Yuv_empty_n : STD_LOGIC;
  signal srcLayer2Yuv_full_n : STD_LOGIC;
  signal srcLayer2_U_n_9 : STD_LOGIC;
  signal srcLayer2_dout : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal srcLayer2_empty_n : STD_LOGIC;
  signal srcLayer2_full_n : STD_LOGIC;
  signal srcLayer2x_U_n_12 : STD_LOGIC;
  signal srcLayer2x_U_n_13 : STD_LOGIC;
  signal srcLayer2x_U_n_14 : STD_LOGIC;
  signal srcLayer2x_U_n_15 : STD_LOGIC;
  signal srcLayer2x_U_n_16 : STD_LOGIC;
  signal srcLayer2x_U_n_17 : STD_LOGIC;
  signal srcLayer2x_U_n_18 : STD_LOGIC;
  signal srcLayer2x_U_n_19 : STD_LOGIC;
  signal srcLayer2x_U_n_20 : STD_LOGIC;
  signal srcLayer2x_U_n_21 : STD_LOGIC;
  signal srcLayer2x_U_n_22 : STD_LOGIC;
  signal srcLayer2x_U_n_23 : STD_LOGIC;
  signal srcLayer2x_U_n_24 : STD_LOGIC;
  signal srcLayer2x_U_n_25 : STD_LOGIC;
  signal srcLayer2x_U_n_26 : STD_LOGIC;
  signal srcLayer2x_U_n_27 : STD_LOGIC;
  signal srcLayer2x_U_n_28 : STD_LOGIC;
  signal srcLayer2x_U_n_29 : STD_LOGIC;
  signal srcLayer2x_U_n_30 : STD_LOGIC;
  signal srcLayer2x_U_n_31 : STD_LOGIC;
  signal srcLayer2x_U_n_32 : STD_LOGIC;
  signal srcLayer2x_U_n_33 : STD_LOGIC;
  signal srcLayer2x_U_n_34 : STD_LOGIC;
  signal srcLayer2x_U_n_35 : STD_LOGIC;
  signal srcLayer2x_U_n_9 : STD_LOGIC;
  signal srcLayer2x_empty_n : STD_LOGIC;
  signal srcLayer2x_full_n : STD_LOGIC;
  signal start_for_MultiPixStream2AXIvideo_U0_full_n : STD_LOGIC;
  signal start_for_v_mix_420_to_422_false_2_U0_full_n : STD_LOGIC;
  signal start_for_v_mix_420_to_422_false_6_U0_U_n_11 : STD_LOGIC;
  signal start_for_v_mix_420_to_422_false_6_U0_full_n : STD_LOGIC;
  signal start_for_v_mix_420_to_422_false_U0_U_n_11 : STD_LOGIC;
  signal start_for_v_mix_422_to_420_false_U0_full_n : STD_LOGIC;
  signal start_for_v_mix_422_to_444_false_3_U0_full_n : STD_LOGIC;
  signal start_for_v_mix_422_to_444_false_7_U0_full_n : STD_LOGIC;
  signal start_for_v_mix_422_to_444_false_U0_full_n : STD_LOGIC;
  signal start_for_v_mix_444_to_422_false_U0_full_n : STD_LOGIC;
  signal start_for_v_mix_core_alpha_false_false_10_U0_U_n_11 : STD_LOGIC;
  signal start_for_v_mix_core_alpha_false_false_10_U0_full_n : STD_LOGIC;
  signal start_for_v_mix_core_alpha_false_false_U0_U_n_11 : STD_LOGIC;
  signal start_for_v_mix_core_alpha_false_false_U0_full_n : STD_LOGIC;
  signal start_for_v_mix_rgb2yuv_false_U0_U_n_11 : STD_LOGIC;
  signal start_for_v_mix_rgb2yuv_false_U0_full_n : STD_LOGIC;
  signal start_for_v_mix_upsample_false_9_U0_full_n : STD_LOGIC;
  signal start_for_v_mix_upsample_false_U0_full_n : STD_LOGIC;
  signal start_for_v_mix_yuv2rgb_false_4_U0_full_n : STD_LOGIC;
  signal start_for_v_mix_yuv2rgb_false_8_U0_full_n : STD_LOGIC;
  signal start_for_v_mix_yuv2rgb_false_U0_full_n : STD_LOGIC;
  signal start_once_reg : STD_LOGIC;
  signal start_once_reg_0 : STD_LOGIC;
  signal start_once_reg_103 : STD_LOGIC;
  signal start_once_reg_109 : STD_LOGIC;
  signal start_once_reg_19 : STD_LOGIC;
  signal start_once_reg_22 : STD_LOGIC;
  signal start_once_reg_24 : STD_LOGIC;
  signal start_once_reg_3 : STD_LOGIC;
  signal start_once_reg_30 : STD_LOGIC;
  signal start_once_reg_37 : STD_LOGIC;
  signal start_once_reg_43 : STD_LOGIC;
  signal start_once_reg_49 : STD_LOGIC;
  signal start_once_reg_5 : STD_LOGIC;
  signal start_once_reg_56 : STD_LOGIC;
  signal start_once_reg_62 : STD_LOGIC;
  signal start_once_reg_80 : STD_LOGIC;
  signal v_mix_420_to_422_false_2_U0_ap_ready : STD_LOGIC;
  signal v_mix_420_to_422_false_2_U0_ap_start : STD_LOGIC;
  signal v_mix_420_to_422_false_2_U0_n_10 : STD_LOGIC;
  signal v_mix_420_to_422_false_2_U0_n_11 : STD_LOGIC;
  signal v_mix_420_to_422_false_2_U0_n_15 : STD_LOGIC;
  signal v_mix_420_to_422_false_6_U0_ap_ready : STD_LOGIC;
  signal v_mix_420_to_422_false_6_U0_ap_start : STD_LOGIC;
  signal v_mix_420_to_422_false_6_U0_n_10 : STD_LOGIC;
  signal v_mix_420_to_422_false_6_U0_n_15 : STD_LOGIC;
  signal v_mix_420_to_422_false_6_U0_n_9 : STD_LOGIC;
  signal v_mix_420_to_422_false_U0_ap_ready : STD_LOGIC;
  signal v_mix_420_to_422_false_U0_ap_start : STD_LOGIC;
  signal v_mix_420_to_422_false_U0_n_12 : STD_LOGIC;
  signal v_mix_420_to_422_false_U0_n_9 : STD_LOGIC;
  signal v_mix_422_to_420_false_U0_ap_ready : STD_LOGIC;
  signal v_mix_422_to_420_false_U0_ap_start : STD_LOGIC;
  signal v_mix_422_to_420_false_U0_n_10 : STD_LOGIC;
  signal v_mix_422_to_444_false_3_U0_ap_ready : STD_LOGIC;
  signal v_mix_422_to_444_false_3_U0_ap_start : STD_LOGIC;
  signal v_mix_422_to_444_false_3_U0_n_10 : STD_LOGIC;
  signal v_mix_422_to_444_false_3_U0_n_11 : STD_LOGIC;
  signal v_mix_422_to_444_false_3_U0_n_13 : STD_LOGIC;
  signal v_mix_422_to_444_false_7_U0_ap_ready : STD_LOGIC;
  signal v_mix_422_to_444_false_7_U0_ap_start : STD_LOGIC;
  signal v_mix_422_to_444_false_7_U0_n_12 : STD_LOGIC;
  signal v_mix_422_to_444_false_7_U0_n_9 : STD_LOGIC;
  signal v_mix_422_to_444_false_U0_ap_ready : STD_LOGIC;
  signal v_mix_422_to_444_false_U0_ap_start : STD_LOGIC;
  signal v_mix_422_to_444_false_U0_n_12 : STD_LOGIC;
  signal v_mix_422_to_444_false_U0_n_9 : STD_LOGIC;
  signal v_mix_444_to_422_false_U0_ap_ready : STD_LOGIC;
  signal v_mix_444_to_422_false_U0_ap_start : STD_LOGIC;
  signal v_mix_444_to_422_false_U0_n_10 : STD_LOGIC;
  signal v_mix_core_alpha_false_false_10_U0_ap_start : STD_LOGIC;
  signal v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read : STD_LOGIC;
  signal v_mix_core_alpha_false_false_10_U0_n_10 : STD_LOGIC;
  signal v_mix_core_alpha_false_false_10_U0_n_14 : STD_LOGIC;
  signal v_mix_core_alpha_false_false_10_U0_n_15 : STD_LOGIC;
  signal v_mix_core_alpha_false_false_10_U0_n_18 : STD_LOGIC;
  signal v_mix_core_alpha_false_false_10_U0_outLayer2_din : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read : STD_LOGIC;
  signal v_mix_core_alpha_false_false_U0_ap_start : STD_LOGIC;
  signal v_mix_core_alpha_false_false_U0_n_14 : STD_LOGIC;
  signal v_mix_core_alpha_false_false_U0_n_18 : STD_LOGIC;
  signal v_mix_core_alpha_false_false_U0_n_24 : STD_LOGIC;
  signal v_mix_core_alpha_false_false_U0_n_9 : STD_LOGIC;
  signal v_mix_core_alpha_false_false_U0_outLayer1_din : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal v_mix_rgb2yuv_false_U0_ap_ready : STD_LOGIC;
  signal v_mix_rgb2yuv_false_U0_ap_start : STD_LOGIC;
  signal v_mix_rgb2yuv_false_U0_n_10 : STD_LOGIC;
  signal v_mix_upsample_false_9_U0_ap_ready : STD_LOGIC;
  signal v_mix_upsample_false_9_U0_ap_start : STD_LOGIC;
  signal v_mix_upsample_false_9_U0_n_11 : STD_LOGIC;
  signal v_mix_upsample_false_9_U0_n_9 : STD_LOGIC;
  signal v_mix_upsample_false_U0_ap_ready : STD_LOGIC;
  signal v_mix_upsample_false_U0_ap_start : STD_LOGIC;
  signal v_mix_upsample_false_U0_n_11 : STD_LOGIC;
  signal v_mix_upsample_false_U0_n_9 : STD_LOGIC;
  signal v_mix_yuv2rgb_false_4_U0_ap_ready : STD_LOGIC;
  signal v_mix_yuv2rgb_false_4_U0_ap_start : STD_LOGIC;
  signal v_mix_yuv2rgb_false_4_U0_n_10 : STD_LOGIC;
  signal v_mix_yuv2rgb_false_4_U0_n_11 : STD_LOGIC;
  signal v_mix_yuv2rgb_false_4_U0_n_13 : STD_LOGIC;
  signal v_mix_yuv2rgb_false_4_U0_n_9 : STD_LOGIC;
  signal v_mix_yuv2rgb_false_8_U0_ap_ready : STD_LOGIC;
  signal v_mix_yuv2rgb_false_8_U0_ap_start : STD_LOGIC;
  signal v_mix_yuv2rgb_false_8_U0_n_12 : STD_LOGIC;
  signal v_mix_yuv2rgb_false_8_U0_n_9 : STD_LOGIC;
  signal v_mix_yuv2rgb_false_U0_ap_ready : STD_LOGIC;
  signal v_mix_yuv2rgb_false_U0_ap_start : STD_LOGIC;
  signal v_mix_yuv2rgb_false_U0_n_12 : STD_LOGIC;
  signal v_mix_yuv2rgb_false_U0_n_9 : STD_LOGIC;
  signal y_07_fu_640 : STD_LOGIC;
  signal y_07_fu_640_6 : STD_LOGIC;
  signal y_fu_600 : STD_LOGIC;
  signal y_fu_600_13 : STD_LOGIC;
  signal y_fu_600_9 : STD_LOGIC;
  signal y_fu_640 : STD_LOGIC;
  signal y_fu_640_10 : STD_LOGIC;
  signal y_fu_640_11 : STD_LOGIC;
  signal y_fu_640_12 : STD_LOGIC;
  signal y_fu_640_7 : STD_LOGIC;
  signal y_fu_640_8 : STD_LOGIC;
begin
  SR(0) <= \^sr\(0);
  \icmp_ln3233_reg_223_reg[0]\ <= \^icmp_ln3233_reg_223_reg[0]\;
AXIvideo2MultiPixStream_1_U0: entity work.main_design_v_mix_0_0_AXIvideo2MultiPixStream_1
     port map (
      AXIvideo2MultiPixStream_U0_ap_ready => AXIvideo2MultiPixStream_U0_ap_ready,
      HwReg_layerEnableFlag_0_val_c14_empty_n => HwReg_layerEnableFlag_0_val_c14_empty_n,
      HwReg_layerEnableFlag_0_val_c14_full_n => HwReg_layerEnableFlag_0_val_c14_full_n,
      \HwReg_layerEnableFlag_1_reg_1151_reg[0]\ => AXIvideo2MultiPixStream_1_U0_n_19,
      HwReg_layerEnableFlag_4_fu_298 => HwReg_layerEnableFlag_4_fu_298,
      Q(23 downto 16) => AXIvideo2MultiPixStream_1_U0_srcLayer0_din(7 downto 0),
      Q(15 downto 0) => AXIvideo2MultiPixStream_1_U0_srcLayer0_din(23 downto 8),
      \SRL_SIG_reg[0][0]\ => HwReg_layerEnableFlag_0_val_c14_U_n_9,
      \ap_CS_fsm_reg[3]_0\ => \ap_CS_fsm_reg[3]\,
      ap_clk => ap_clk,
      ap_done_cache_reg => \^sr\(0),
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => ap_rst_n_0,
      ap_sync_AXIvideo2MultiPixStream_1_U0_ap_ready => ap_sync_AXIvideo2MultiPixStream_1_U0_ap_ready,
      ap_sync_reg_AXIvideo2MultiPixStream_1_U0_ap_ready => ap_sync_reg_AXIvideo2MultiPixStream_1_U0_ap_ready,
      ap_sync_reg_AXIvideo2MultiPixStream_5_U0_ap_ready => ap_sync_reg_AXIvideo2MultiPixStream_5_U0_ap_ready,
      ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready => ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready,
      ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready_reg => AXIvideo2MultiPixStream_U0_n_38,
      ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready_reg_0 => ap_sync_reg_entry_proc_U0_ap_ready_reg_n_9,
      ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_done => ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_done,
      ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_ready_reg => ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_ready_reg,
      ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_ready_reg_0(1 downto 0) => \data_p2_reg[0]_1\(1 downto 0),
      ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_ready_reg_1 => AXIvideo2MultiPixStream_5_U0_n_36,
      \axi_data_fu_92_reg[23]\(23 downto 0) => \axi_data_fu_92_reg[23]_0\(23 downto 0),
      \d_read_reg_26_reg[11]\(11 downto 0) => \d_read_reg_26_reg[11]\(11 downto 0),
      \d_read_reg_26_reg[11]_0\(11 downto 0) => \d_read_reg_26_reg[11]_0\(11 downto 0),
      entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write => entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write,
      full_n_reg => v_mix_420_to_422_false_2_U0_n_11,
      grp_VMixHlsDataFlowFunction_fu_476_ap_start_reg => grp_VMixHlsDataFlowFunction_fu_476_ap_start_reg,
      grp_VMixHlsDataFlowFunction_fu_476_ap_start_reg_reg => AXIvideo2MultiPixStream_1_U0_n_11,
      p_9_in => p_9_in,
      push => push_1,
      push_0 => push,
      s_axis_video_TLAST_int_regslice => s_axis_video_TLAST_int_regslice,
      s_axis_video_TREADY_int_regslice => s_axis_video_TREADY_int_regslice,
      s_axis_video_TUSER_int_regslice => s_axis_video_TUSER_int_regslice,
      \sof_reg_83_reg[0]\(0) => \sof_reg_83_reg[0]\(0),
      srcLayer0_full_n => srcLayer0_full_n,
      start_for_v_mix_420_to_422_false_2_U0_full_n => start_for_v_mix_420_to_422_false_2_U0_full_n,
      start_once_reg => start_once_reg_0,
      start_once_reg_reg_0(0) => ap_NS_fsm(1)
    );
AXIvideo2MultiPixStream_5_U0: entity work.main_design_v_mix_0_0_AXIvideo2MultiPixStream_5
     port map (
      AXIvideo2MultiPixStream_5_U0_HwReg_layerWidth_1_val_c24_write => AXIvideo2MultiPixStream_5_U0_HwReg_layerWidth_1_val_c24_write,
      \FSM_sequential_state_reg[0]\(0) => \data_p2_reg[0]_1\(1),
      HwReg_layerEnableFlag_1_val_c17_full_n => HwReg_layerEnableFlag_1_val_c17_full_n,
      \HwReg_layerEnableFlag_5_fu_302_reg[0]\ => AXIvideo2MultiPixStream_5_U0_n_36,
      HwReg_layerEnableFlag_reg_1156 => HwReg_layerEnableFlag_reg_1156,
      HwReg_layerHeight_1_val_c32_full_n => HwReg_layerHeight_1_val_c32_full_n,
      HwReg_layerWidth_1_val_c24_full_n => HwReg_layerWidth_1_val_c24_full_n,
      Q(23 downto 16) => AXIvideo2MultiPixStream_5_U0_srcLayer1_din(7 downto 0),
      Q(15 downto 0) => AXIvideo2MultiPixStream_5_U0_srcLayer1_din(23 downto 8),
      \SRL_SIG_reg[1][0]\(0) => \SRL_SIG_reg[1][0]\(0),
      \ap_CS_fsm_reg[0]_0\ => start_for_v_mix_420_to_422_false_6_U0_U_n_11,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => \^sr\(0),
      ap_sync_AXIvideo2MultiPixStream_5_U0_ap_ready => ap_sync_AXIvideo2MultiPixStream_5_U0_ap_ready,
      ap_sync_reg_AXIvideo2MultiPixStream_5_U0_ap_ready => ap_sync_reg_AXIvideo2MultiPixStream_5_U0_ap_ready,
      \axi_data_3_fu_92_reg[23]\(23 downto 0) => \axi_data_3_fu_92_reg[23]\(23 downto 0),
      \d_read_reg_22_reg[11]\(11 downto 0) => \SRL_SIG_reg[0][15]\(11 downto 0),
      \d_read_reg_22_reg[11]_0\(11 downto 0) => \SRL_SIG_reg[0][15]_0\(11 downto 0),
      grp_VMixHlsDataFlowFunction_fu_476_ap_start_reg => grp_VMixHlsDataFlowFunction_fu_476_ap_start_reg,
      push => push_2,
      s_axis_video1_TLAST_int_regslice => s_axis_video1_TLAST_int_regslice,
      s_axis_video1_TREADY_int_regslice => s_axis_video1_TREADY_int_regslice,
      s_axis_video1_TUSER_int_regslice => s_axis_video1_TUSER_int_regslice,
      srcLayer1_full_n => srcLayer1_full_n,
      start_for_v_mix_420_to_422_false_6_U0_full_n => start_for_v_mix_420_to_422_false_6_U0_full_n,
      start_once_reg => start_once_reg_3
    );
AXIvideo2MultiPixStream_U0: entity work.main_design_v_mix_0_0_AXIvideo2MultiPixStream
     port map (
      AXIvideo2MultiPixStream_U0_ap_ready => AXIvideo2MultiPixStream_U0_ap_ready,
      \FSM_sequential_state_reg[0]\(0) => \data_p2_reg[0]_1\(1),
      HwReg_layerEnableFlag_3_fu_294 => HwReg_layerEnableFlag_3_fu_294,
      Q(23 downto 16) => AXIvideo2MultiPixStream_U0_srcLayer2_din(7 downto 0),
      Q(15 downto 0) => AXIvideo2MultiPixStream_U0_srcLayer2_din(23 downto 8),
      \SRL_SIG_reg[1][0]\(0) => \SRL_SIG_reg[1][0]_0\(0),
      \ap_CS_fsm_reg[0]_0\(0) => AXIvideo2MultiPixStream_U0_n_35,
      \ap_CS_fsm_reg[1]_0\(0) => ap_NS_fsm_17(1),
      \ap_CS_fsm_reg[4]_0\ => AXIvideo2MultiPixStream_U0_n_38,
      ap_clk => ap_clk,
      ap_done_cache_reg => \^sr\(0),
      ap_rst_n => ap_rst_n,
      ap_sync_AXIvideo2MultiPixStream_U0_ap_ready => ap_sync_AXIvideo2MultiPixStream_U0_ap_ready,
      ap_sync_reg_AXIvideo2MultiPixStream_5_U0_ap_ready => ap_sync_reg_AXIvideo2MultiPixStream_5_U0_ap_ready,
      ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready => ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready,
      ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready_reg => AXIvideo2MultiPixStream_5_U0_n_36,
      \axi_data_fu_92_reg[23]\(23 downto 0) => \axi_data_fu_92_reg[23]\(23 downto 0),
      \d_read_reg_22_reg[11]\(11 downto 0) => \SRL_SIG_reg[0][15]_1\(11 downto 0),
      \d_read_reg_22_reg[11]_0\(11 downto 0) => \SRL_SIG_reg[0][15]_2\(11 downto 0),
      push => push_4,
      s_axis_video2_TLAST_int_regslice => s_axis_video2_TLAST_int_regslice,
      s_axis_video2_TREADY_int_regslice => s_axis_video2_TREADY_int_regslice,
      s_axis_video2_TUSER_int_regslice => s_axis_video2_TUSER_int_regslice,
      srcLayer2_full_n => srcLayer2_full_n,
      start_once_reg => start_once_reg_5,
      start_once_reg_reg_0 => start_for_v_mix_420_to_422_false_U0_U_n_11
    );
HwReg_layerEnableFlag_0_val_c13_U: entity work.main_design_v_mix_0_0_fifo_w1_d2_S
     port map (
      HwReg_layerEnableFlag_0_val_c13_empty_n => HwReg_layerEnableFlag_0_val_c13_empty_n,
      HwReg_layerEnableFlag_0_val_c13_full_n => HwReg_layerEnableFlag_0_val_c13_full_n,
      HwReg_layerEnableFlag_0_val_c_full_n => HwReg_layerEnableFlag_0_val_c_full_n,
      \SRL_SIG_reg[0][0]\ => HwReg_layerEnableFlag_0_val_c13_U_n_9,
      \SRL_SIG_reg[0][0]_0\ => HwReg_layerEnableFlag_0_val_c14_U_n_14,
      \SRL_SIG_reg[0][0]_1\ => v_mix_422_to_444_false_3_U0_n_11,
      \SRL_SIG_reg[0][0]_2\ => HwReg_layerEnableFlag_0_val_c_U_n_9,
      \SRL_SIG_reg[1][0]\ => HwReg_layerEnableFlag_0_val_c13_U_n_13,
      \SRL_SIG_reg[1][0]_0\ => HwReg_layerEnableFlag_0_val_c13_U_n_14,
      \SRL_SIG_reg[1][0]_1\ => v_mix_420_to_422_false_2_U0_n_11,
      ap_clk => ap_clk,
      full_n_reg_0 => \^sr\(0),
      \layerEnableFlag_2_reg_137_reg[0]\ => v_mix_422_to_444_false_3_U0_n_10,
      y_07_fu_640 => y_07_fu_640
    );
HwReg_layerEnableFlag_0_val_c14_U: entity work.main_design_v_mix_0_0_fifo_w1_d2_S_10
     port map (
      HwReg_layerEnableFlag_0_val_c13_full_n => HwReg_layerEnableFlag_0_val_c13_full_n,
      HwReg_layerEnableFlag_0_val_c14_empty_n => HwReg_layerEnableFlag_0_val_c14_empty_n,
      HwReg_layerEnableFlag_0_val_c14_full_n => HwReg_layerEnableFlag_0_val_c14_full_n,
      \SRL_SIG_reg[0][0]\ => HwReg_layerEnableFlag_0_val_c14_U_n_9,
      \SRL_SIG_reg[0][0]_0\ => AXIvideo2MultiPixStream_1_U0_n_19,
      \SRL_SIG_reg[0][0]_1\ => v_mix_420_to_422_false_2_U0_n_11,
      \SRL_SIG_reg[0][0]_2\ => HwReg_layerEnableFlag_0_val_c13_U_n_9,
      \SRL_SIG_reg[1][0]\ => HwReg_layerEnableFlag_0_val_c14_U_n_13,
      \SRL_SIG_reg[1][0]_0\ => HwReg_layerEnableFlag_0_val_c14_U_n_14,
      \SRL_SIG_reg[1][0]_1\(0) => ap_NS_fsm(1),
      ap_clk => ap_clk,
      full_n_reg_0 => \^sr\(0),
      \layerEnableFlag_3_reg_137_reg[0]\ => v_mix_420_to_422_false_2_U0_n_10,
      p_6_in => p_6_in_18,
      p_9_in => p_9_in,
      y_07_fu_640 => y_07_fu_640_6
    );
HwReg_layerEnableFlag_0_val_c_U: entity work.main_design_v_mix_0_0_fifo_w1_d2_S_11
     port map (
      HwReg_layerEnableFlag_0_val_c_empty_n => HwReg_layerEnableFlag_0_val_c_empty_n,
      HwReg_layerEnableFlag_0_val_c_full_n => HwReg_layerEnableFlag_0_val_c_full_n,
      Q(0) => v_mix_yuv2rgb_false_4_U0_n_11,
      \SRL_SIG_reg[0][0]\ => HwReg_layerEnableFlag_0_val_c_U_n_9,
      \SRL_SIG_reg[0][0]_0\ => HwReg_layerEnableFlag_0_val_c13_U_n_14,
      \SRL_SIG_reg[1][0]\ => HwReg_layerEnableFlag_0_val_c_U_n_13,
      \SRL_SIG_reg[1][0]_0\ => v_mix_422_to_444_false_3_U0_n_11,
      ap_clk => ap_clk,
      full_n_reg_0 => \^sr\(0),
      \layerEnableFlag_1_reg_125_reg[0]\ => v_mix_yuv2rgb_false_4_U0_n_10,
      \layerEnableFlag_1_reg_125_reg[0]_0\ => v_mix_yuv2rgb_false_4_U0_n_9,
      push => push_35,
      v_mix_yuv2rgb_false_4_U0_ap_start => v_mix_yuv2rgb_false_4_U0_ap_start,
      y_fu_600 => y_fu_600
    );
HwReg_layerEnableFlag_1_val_c15_U: entity work.main_design_v_mix_0_0_fifo_w1_d2_S_12
     port map (
      HwReg_layerEnableFlag_1_val_c15_dout => HwReg_layerEnableFlag_1_val_c15_dout,
      HwReg_layerEnableFlag_1_val_c15_empty_n => HwReg_layerEnableFlag_1_val_c15_empty_n,
      HwReg_layerEnableFlag_1_val_c15_full_n => HwReg_layerEnableFlag_1_val_c15_full_n,
      HwReg_layerEnableFlag_1_val_c_full_n => HwReg_layerEnableFlag_1_val_c_full_n,
      \SRL_SIG_reg[0][0]\ => HwReg_layerEnableFlag_1_val_c15_U_n_9,
      \SRL_SIG_reg[0][0]_0\ => HwReg_layerEnableFlag_1_val_c16_U_n_13,
      \SRL_SIG_reg[0][0]_1\ => v_mix_yuv2rgb_false_8_U0_n_9,
      \SRL_SIG_reg[0][0]_2\ => HwReg_layerEnableFlag_1_val_c_U_n_9,
      \SRL_SIG_reg[1][0]\ => HwReg_layerEnableFlag_1_val_c15_U_n_13,
      \SRL_SIG_reg[1][0]_0\ => v_mix_422_to_444_false_7_U0_n_9,
      ap_clk => ap_clk,
      full_n_reg_0 => \^sr\(0),
      y_fu_640 => y_fu_640
    );
HwReg_layerEnableFlag_1_val_c16_U: entity work.main_design_v_mix_0_0_fifo_w1_d2_S_13
     port map (
      HwReg_layerEnableFlag_1_val_c15_full_n => HwReg_layerEnableFlag_1_val_c15_full_n,
      HwReg_layerEnableFlag_1_val_c16_dout => HwReg_layerEnableFlag_1_val_c16_dout,
      HwReg_layerEnableFlag_1_val_c16_empty_n => HwReg_layerEnableFlag_1_val_c16_empty_n,
      HwReg_layerEnableFlag_1_val_c16_full_n => HwReg_layerEnableFlag_1_val_c16_full_n,
      \SRL_SIG_reg[0][0]\ => HwReg_layerEnableFlag_1_val_c16_U_n_9,
      \SRL_SIG_reg[0][0]_0\ => HwReg_layerEnableFlag_1_val_c17_U_n_12,
      \SRL_SIG_reg[0][0]_1\ => v_mix_422_to_444_false_7_U0_n_9,
      \SRL_SIG_reg[0][0]_2\ => HwReg_layerEnableFlag_1_val_c15_U_n_9,
      \SRL_SIG_reg[1][0]\ => HwReg_layerEnableFlag_1_val_c16_U_n_13,
      \SRL_SIG_reg[1][0]_0\ => v_mix_420_to_422_false_6_U0_n_10,
      ap_clk => ap_clk,
      full_n_reg_0 => \^sr\(0),
      y_fu_640 => y_fu_640_7
    );
HwReg_layerEnableFlag_1_val_c17_U: entity work.main_design_v_mix_0_0_fifo_w1_d2_S_14
     port map (
      AXIvideo2MultiPixStream_5_U0_HwReg_layerWidth_1_val_c24_write => AXIvideo2MultiPixStream_5_U0_HwReg_layerWidth_1_val_c24_write,
      HwReg_layerEnableFlag_1_val_c16_full_n => HwReg_layerEnableFlag_1_val_c16_full_n,
      HwReg_layerEnableFlag_1_val_c17_dout => HwReg_layerEnableFlag_1_val_c17_dout,
      HwReg_layerEnableFlag_1_val_c17_empty_n => HwReg_layerEnableFlag_1_val_c17_empty_n,
      HwReg_layerEnableFlag_1_val_c17_full_n => HwReg_layerEnableFlag_1_val_c17_full_n,
      HwReg_layerEnableFlag_reg_1156 => HwReg_layerEnableFlag_reg_1156,
      \SRL_SIG_reg[0][0]\ => v_mix_420_to_422_false_6_U0_n_10,
      \SRL_SIG_reg[0][0]_0\ => HwReg_layerEnableFlag_1_val_c16_U_n_9,
      \SRL_SIG_reg[1][0]\ => HwReg_layerEnableFlag_1_val_c17_U_n_12,
      ap_clk => ap_clk,
      full_n_reg_0 => \^sr\(0),
      y_fu_640 => y_fu_640_8
    );
HwReg_layerEnableFlag_1_val_c_U: entity work.main_design_v_mix_0_0_fifo_w1_d2_S_15
     port map (
      HwReg_layerEnableFlag_1_val_c_dout => HwReg_layerEnableFlag_1_val_c_dout,
      HwReg_layerEnableFlag_1_val_c_empty_n => HwReg_layerEnableFlag_1_val_c_empty_n,
      HwReg_layerEnableFlag_1_val_c_full_n => HwReg_layerEnableFlag_1_val_c_full_n,
      \SRL_SIG_reg[0][0]\ => HwReg_layerEnableFlag_1_val_c_U_n_9,
      \SRL_SIG_reg[0][0]_0\ => HwReg_layerEnableFlag_1_val_c15_U_n_13,
      \SRL_SIG_reg[1][0]\ => v_mix_yuv2rgb_false_8_U0_n_9,
      ap_clk => ap_clk,
      full_n_reg_0 => \^sr\(0),
      y_fu_600 => y_fu_600_9,
      \y_fu_60_reg[11]\ => v_mix_upsample_false_9_U0_n_9
    );
HwReg_layerEnableFlag_2_val_c18_U: entity work.main_design_v_mix_0_0_fifo_w1_d2_S_16
     port map (
      HwReg_layerEnableFlag_2_val_c18_dout => HwReg_layerEnableFlag_2_val_c18_dout,
      HwReg_layerEnableFlag_2_val_c18_empty_n => HwReg_layerEnableFlag_2_val_c18_empty_n,
      HwReg_layerEnableFlag_2_val_c18_full_n => HwReg_layerEnableFlag_2_val_c18_full_n,
      HwReg_layerEnableFlag_2_val_c_full_n => HwReg_layerEnableFlag_2_val_c_full_n,
      \SRL_SIG_reg[0][0]\ => HwReg_layerEnableFlag_2_val_c18_U_n_9,
      \SRL_SIG_reg[0][0]_0\ => HwReg_layerEnableFlag_2_val_c19_U_n_13,
      \SRL_SIG_reg[0][0]_1\ => v_mix_yuv2rgb_false_U0_n_9,
      \SRL_SIG_reg[0][0]_2\ => HwReg_layerEnableFlag_2_val_c_U_n_9,
      \SRL_SIG_reg[1][0]\ => HwReg_layerEnableFlag_2_val_c18_U_n_13,
      \SRL_SIG_reg[1][0]_0\ => v_mix_422_to_444_false_U0_n_9,
      ap_clk => ap_clk,
      full_n_reg_0 => \^sr\(0),
      y_fu_640 => y_fu_640_10
    );
HwReg_layerEnableFlag_2_val_c19_U: entity work.main_design_v_mix_0_0_fifo_w1_d2_S_17
     port map (
      HwReg_layerEnableFlag_2_val_c18_full_n => HwReg_layerEnableFlag_2_val_c18_full_n,
      HwReg_layerEnableFlag_2_val_c19_dout => HwReg_layerEnableFlag_2_val_c19_dout,
      HwReg_layerEnableFlag_2_val_c19_empty_n => HwReg_layerEnableFlag_2_val_c19_empty_n,
      HwReg_layerEnableFlag_2_val_c19_full_n => HwReg_layerEnableFlag_2_val_c19_full_n,
      \SRL_SIG_reg[0][0]\ => HwReg_layerEnableFlag_2_val_c19_U_n_9,
      \SRL_SIG_reg[0][0]_0\ => HwReg_layerEnableFlag_2_val_c20_U_n_12,
      \SRL_SIG_reg[0][0]_1\ => v_mix_422_to_444_false_U0_n_9,
      \SRL_SIG_reg[0][0]_2\ => HwReg_layerEnableFlag_2_val_c18_U_n_9,
      \SRL_SIG_reg[1][0]\ => HwReg_layerEnableFlag_2_val_c19_U_n_13,
      \SRL_SIG_reg[1][0]_0\ => v_mix_420_to_422_false_U0_n_9,
      ap_clk => ap_clk,
      full_n_reg_0 => \^sr\(0),
      y_fu_640 => y_fu_640_11
    );
HwReg_layerEnableFlag_2_val_c20_U: entity work.main_design_v_mix_0_0_fifo_w1_d2_S_18
     port map (
      HwReg_layerEnableFlag_2_val_c19_full_n => HwReg_layerEnableFlag_2_val_c19_full_n,
      HwReg_layerEnableFlag_2_val_c20_dout => HwReg_layerEnableFlag_2_val_c20_dout,
      HwReg_layerEnableFlag_2_val_c20_empty_n => HwReg_layerEnableFlag_2_val_c20_empty_n,
      HwReg_layerEnableFlag_2_val_c20_full_n => HwReg_layerEnableFlag_2_val_c20_full_n,
      HwReg_layerEnableFlag_3_fu_294 => HwReg_layerEnableFlag_3_fu_294,
      \SRL_SIG_reg[0][0]\ => v_mix_420_to_422_false_U0_n_9,
      \SRL_SIG_reg[0][0]_0\(0) => ap_NS_fsm_17(1),
      \SRL_SIG_reg[0][0]_1\ => HwReg_layerEnableFlag_2_val_c19_U_n_9,
      \SRL_SIG_reg[1][0]\ => HwReg_layerEnableFlag_2_val_c20_U_n_12,
      ap_clk => ap_clk,
      full_n_reg_0 => \^sr\(0),
      y_fu_640 => y_fu_640_12
    );
HwReg_layerEnableFlag_2_val_c_U: entity work.main_design_v_mix_0_0_fifo_w1_d2_S_19
     port map (
      HwReg_layerEnableFlag_2_val_c_dout => HwReg_layerEnableFlag_2_val_c_dout,
      HwReg_layerEnableFlag_2_val_c_empty_n => HwReg_layerEnableFlag_2_val_c_empty_n,
      HwReg_layerEnableFlag_2_val_c_full_n => HwReg_layerEnableFlag_2_val_c_full_n,
      \SRL_SIG_reg[0][0]\ => HwReg_layerEnableFlag_2_val_c_U_n_9,
      \SRL_SIG_reg[0][0]_0\ => HwReg_layerEnableFlag_2_val_c18_U_n_13,
      \SRL_SIG_reg[1][0]\ => v_mix_yuv2rgb_false_U0_n_9,
      ap_clk => ap_clk,
      full_n_reg_0 => \^sr\(0),
      y_fu_600 => y_fu_600_13,
      \y_fu_60_reg[11]\ => v_mix_upsample_false_U0_n_9
    );
HwReg_layerEnable_val16_c12_U: entity work.main_design_v_mix_0_0_fifo_w3_d7_S
     port map (
      HwReg_layerEnable_val16_c12_empty_n => HwReg_layerEnable_val16_c12_empty_n,
      HwReg_layerStartX_1_val17_c_full_n => HwReg_layerStartX_1_val17_c_full_n,
      HwReg_layerStartX_2_val18_c_full_n => HwReg_layerStartX_2_val18_c_full_n,
      HwReg_layerStartY_1_val19_c_full_n => HwReg_layerStartY_1_val19_c_full_n,
      \SRL_SIG_reg[0][2]\(2 downto 0) => \SRL_SIG_reg[0][2]\(2 downto 0),
      ap_clk => ap_clk,
      entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write => entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write,
      full_n_reg_0 => HwReg_layerEnable_val16_c12_U_n_10,
      \mOutPtr_reg[3]_0\ => \^sr\(0),
      \out\(2 downto 0) => HwReg_layerEnable_val16_c12_dout(2 downto 0),
      v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read => v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read
    );
HwReg_layerEnable_val16_c_U: entity work.main_design_v_mix_0_0_fifo_w3_d2_S
     port map (
      HwReg_layerEnable_val16_c_empty_n => HwReg_layerEnable_val16_c_empty_n,
      HwReg_layerEnable_val16_c_full_n => HwReg_layerEnable_val16_c_full_n,
      ap_clk => ap_clk,
      full_n_reg_0 => \^sr\(0),
      hwReg_6_val_dout(0) => HwReg_layerEnable_val16_c_dout(2),
      \out\(0) => HwReg_layerEnable_val16_c12_dout(2),
      push => push_65,
      v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read => v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read,
      v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read => v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read
    );
HwReg_layerHeight_1_val_c29_U: entity work.main_design_v_mix_0_0_fifo_w16_d2_S
     port map (
      D(15 downto 0) => HwReg_layerHeight_1_val_c30_dout(15 downto 0),
      HwReg_layerEnableFlag_1_val_c_empty_n => HwReg_layerEnableFlag_1_val_c_empty_n,
      HwReg_layerHeight_1_val_c29_full_n => HwReg_layerHeight_1_val_c29_full_n,
      HwReg_layerHeight_1_val_c_full_n => HwReg_layerHeight_1_val_c_full_n,
      HwReg_layerWidth_1_val_c21_empty_n => HwReg_layerWidth_1_val_c21_empty_n,
      HwReg_layerWidth_1_val_c_full_n => HwReg_layerWidth_1_val_c_full_n,
      \SRL_SIG_reg[0][15]\ => v_mix_yuv2rgb_false_8_U0_n_9,
      ap_clk => ap_clk,
      full_n_reg_0 => \^sr\(0),
      if_din(15 downto 0) => HwReg_layerHeight_1_val_c29_dout(15 downto 0),
      \mOutPtr_reg[2]_0\ => v_mix_upsample_false_9_U0_n_9,
      p_1_out(0) => p_1_out(0),
      v_mix_upsample_false_9_U0_ap_start => v_mix_upsample_false_9_U0_ap_start
    );
HwReg_layerHeight_1_val_c30_U: entity work.main_design_v_mix_0_0_fifo_w16_d2_S_20
     port map (
      D(15 downto 0) => HwReg_layerHeight_1_val_c31_dout(15 downto 0),
      HwReg_layerHeight_1_val_c30_empty_n => HwReg_layerHeight_1_val_c30_empty_n,
      HwReg_layerHeight_1_val_c30_full_n => HwReg_layerHeight_1_val_c30_full_n,
      \SRL_SIG_reg[0][15]\ => v_mix_422_to_444_false_7_U0_n_9,
      \SRL_SIG_reg[1][15]\(15 downto 0) => HwReg_layerHeight_1_val_c30_dout(15 downto 0),
      \addr_reg[0]_0\ => \^sr\(0),
      ap_clk => ap_clk,
      \mOutPtr_reg[2]_0\ => v_mix_yuv2rgb_false_8_U0_n_9
    );
HwReg_layerHeight_1_val_c31_U: entity work.main_design_v_mix_0_0_fifo_w16_d2_S_21
     port map (
      D(15 downto 0) => HwReg_layerHeight_1_val_c32_dout(15 downto 0),
      HwReg_layerHeight_1_val_c31_empty_n => HwReg_layerHeight_1_val_c31_empty_n,
      HwReg_layerHeight_1_val_c31_full_n => HwReg_layerHeight_1_val_c31_full_n,
      \SRL_SIG_reg[0][15]\ => v_mix_420_to_422_false_6_U0_n_10,
      \SRL_SIG_reg[1][15]\(15 downto 0) => HwReg_layerHeight_1_val_c31_dout(15 downto 0),
      ap_clk => ap_clk,
      full_n_reg_0 => \^sr\(0),
      \mOutPtr_reg[2]_0\ => v_mix_422_to_444_false_7_U0_n_9
    );
HwReg_layerHeight_1_val_c32_U: entity work.main_design_v_mix_0_0_fifo_w16_d2_S_22
     port map (
      AXIvideo2MultiPixStream_5_U0_HwReg_layerWidth_1_val_c24_write => AXIvideo2MultiPixStream_5_U0_HwReg_layerWidth_1_val_c24_write,
      D(15 downto 0) => HwReg_layerHeight_1_val_c32_dout(15 downto 0),
      HwReg_layerHeight_1_val_c32_empty_n => HwReg_layerHeight_1_val_c32_empty_n,
      HwReg_layerHeight_1_val_c32_full_n => HwReg_layerHeight_1_val_c32_full_n,
      \SRL_SIG_reg[0][15]\(15 downto 0) => \SRL_SIG_reg[0][15]_0\(15 downto 0),
      \addr_reg[0]_0\ => \^sr\(0),
      ap_clk => ap_clk,
      \mOutPtr_reg[2]_0\ => v_mix_420_to_422_false_6_U0_n_10
    );
HwReg_layerHeight_1_val_c_U: entity work.main_design_v_mix_0_0_fifo_w16_d2_S_23
     port map (
      D(4) => shl_ln449_fu_198_p2(9),
      D(3 downto 1) => shl_ln449_fu_198_p2(5 downto 3),
      D(0) => shl_ln449_fu_198_p2(0),
      HwReg_layerEnable_val16_c12_empty_n => HwReg_layerEnable_val16_c12_empty_n,
      HwReg_layerEnable_val16_c_full_n => HwReg_layerEnable_val16_c_full_n,
      HwReg_layerHeight_1_val_c_full_n => HwReg_layerHeight_1_val_c_full_n,
      HwReg_layerWidth_1_val_c_empty_n => HwReg_layerWidth_1_val_c_empty_n,
      Q(0) => \SRL_SIG_reg[0]_36\(14),
      \SRL_SIG_reg[0][15]\(15 downto 0) => HwReg_layerHeight_1_val_c29_dout(15 downto 0),
      \SRL_SIG_reg[0][15]_0\ => v_mix_upsample_false_9_U0_n_9,
      \SRL_SIG_reg[1][10]\(5) => HwReg_layerHeight_1_val_c_dout(10),
      \SRL_SIG_reg[1][10]\(4) => HwReg_layerHeight_1_val_c_dout(6),
      \SRL_SIG_reg[1][10]\(3 downto 0) => HwReg_layerHeight_1_val_c_dout(3 downto 0),
      \SRL_SIG_reg[1][10]_0\ => HwReg_layerHeight_1_val_c_U_n_25,
      \SRL_SIG_reg[1][11]\ => HwReg_layerHeight_1_val_c_U_n_26,
      \SRL_SIG_reg[1][14]\(0) => \SRL_SIG_reg[1]_37\(14),
      \SRL_SIG_reg[1][2]\ => HwReg_layerHeight_1_val_c_U_n_33,
      \SRL_SIG_reg[1][4]\ => HwReg_layerHeight_1_val_c_U_n_29,
      \SRL_SIG_reg[1][4]_0\ => HwReg_layerHeight_1_val_c_U_n_35,
      \SRL_SIG_reg[1][5]\ => HwReg_layerHeight_1_val_c_U_n_27,
      \SRL_SIG_reg[1][5]_0\ => HwReg_layerHeight_1_val_c_U_n_34,
      \SRL_SIG_reg[1][5]_1\ => HwReg_layerHeight_1_val_c_U_n_36,
      \SRL_SIG_reg[1][6]\ => HwReg_layerHeight_1_val_c_U_n_15,
      \SRL_SIG_reg[1][7]\ => HwReg_layerHeight_1_val_c_U_n_16,
      \SRL_SIG_reg[1][7]_0\ => HwReg_layerHeight_1_val_c_U_n_28,
      \SRL_SIG_reg[1][8]\ => HwReg_layerHeight_1_val_c_U_n_17,
      \SRL_SIG_reg[1][9]\ => HwReg_layerHeight_1_val_c_U_n_24,
      \addr_reg[0]_0\ => HwReg_layerHeight_1_val_c_U_n_30,
      \addr_reg[0]_1\ => \^sr\(0),
      ap_clk => ap_clk,
      empty_n_reg_0 => HwReg_layerHeight_1_val_c_U_n_9,
      \out\(2 downto 0) => HwReg_layerScaleFactor_1_val25_c_dout(3 downto 1),
      \shl_ln449_reg_320_reg[0]\ => HwReg_layerScaleFactor_1_val25_c_U_n_23,
      \shl_ln449_reg_320_reg[0]_0\ => HwReg_layerScaleFactor_1_val25_c_U_n_38,
      \shl_ln449_reg_320_reg[4]\ => HwReg_layerScaleFactor_1_val25_c_U_n_39,
      \shl_ln449_reg_320_reg[5]\ => HwReg_layerScaleFactor_1_val25_c_U_n_22,
      v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read => v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read
    );
HwReg_layerHeight_2_val_c33_U: entity work.main_design_v_mix_0_0_fifo_w16_d2_S_24
     port map (
      D(15 downto 0) => HwReg_layerHeight_2_val_c34_dout(15 downto 0),
      HwReg_layerEnableFlag_2_val_c_empty_n => HwReg_layerEnableFlag_2_val_c_empty_n,
      HwReg_layerHeight_2_val_c33_full_n => HwReg_layerHeight_2_val_c33_full_n,
      HwReg_layerHeight_2_val_c_full_n => HwReg_layerHeight_2_val_c_full_n,
      HwReg_layerWidth_2_val_c25_empty_n => HwReg_layerWidth_2_val_c25_empty_n,
      HwReg_layerWidth_2_val_c_full_n => HwReg_layerWidth_2_val_c_full_n,
      \SRL_SIG_reg[0][15]\ => v_mix_yuv2rgb_false_U0_n_9,
      ap_clk => ap_clk,
      full_n_reg_0 => \^sr\(0),
      \in\(15 downto 0) => HwReg_layerHeight_2_val_c33_dout(15 downto 0),
      \mOutPtr_reg[2]_0\ => v_mix_upsample_false_U0_n_9,
      p_1_out(0) => p_1_out_14(0),
      v_mix_upsample_false_U0_ap_start => v_mix_upsample_false_U0_ap_start
    );
HwReg_layerHeight_2_val_c34_U: entity work.main_design_v_mix_0_0_fifo_w16_d2_S_25
     port map (
      D(15 downto 0) => HwReg_layerHeight_2_val_c35_dout(15 downto 0),
      HwReg_layerHeight_2_val_c34_empty_n => HwReg_layerHeight_2_val_c34_empty_n,
      HwReg_layerHeight_2_val_c34_full_n => HwReg_layerHeight_2_val_c34_full_n,
      \SRL_SIG_reg[0][15]\ => v_mix_422_to_444_false_U0_n_9,
      \SRL_SIG_reg[1][15]\(15 downto 0) => HwReg_layerHeight_2_val_c34_dout(15 downto 0),
      \addr_reg[0]_0\ => \^sr\(0),
      ap_clk => ap_clk,
      \mOutPtr_reg[2]_0\ => v_mix_yuv2rgb_false_U0_n_9
    );
HwReg_layerHeight_2_val_c35_U: entity work.main_design_v_mix_0_0_fifo_w16_d2_S_26
     port map (
      D(15 downto 0) => HwReg_layerHeight_2_val_c36_dout(15 downto 0),
      HwReg_layerHeight_2_val_c35_empty_n => HwReg_layerHeight_2_val_c35_empty_n,
      HwReg_layerHeight_2_val_c35_full_n => HwReg_layerHeight_2_val_c35_full_n,
      \SRL_SIG_reg[0][15]\ => v_mix_420_to_422_false_U0_n_9,
      \SRL_SIG_reg[1][15]\(15 downto 0) => HwReg_layerHeight_2_val_c35_dout(15 downto 0),
      ap_clk => ap_clk,
      full_n_reg_0 => \^sr\(0),
      \mOutPtr_reg[2]_0\ => v_mix_422_to_444_false_U0_n_9
    );
HwReg_layerHeight_2_val_c36_U: entity work.main_design_v_mix_0_0_fifo_w16_d2_S_27
     port map (
      D(15 downto 0) => HwReg_layerHeight_2_val_c36_dout(15 downto 0),
      HwReg_layerHeight_2_val_c36_empty_n => HwReg_layerHeight_2_val_c36_empty_n,
      HwReg_layerHeight_2_val_c36_full_n => HwReg_layerHeight_2_val_c36_full_n,
      \SRL_SIG_reg[0][15]\(15 downto 0) => \SRL_SIG_reg[0][15]_2\(15 downto 0),
      \SRL_SIG_reg[0][15]_0\(0) => ap_NS_fsm_17(1),
      \addr_reg[0]_0\ => \^sr\(0),
      ap_clk => ap_clk,
      \mOutPtr_reg[2]_0\ => v_mix_420_to_422_false_U0_n_9
    );
HwReg_layerHeight_2_val_c_U: entity work.main_design_v_mix_0_0_fifo_w16_d3_S
     port map (
      D(1) => shl_ln449_fu_152_p2(9),
      D(0) => shl_ln449_fu_152_p2(5),
      HwReg_layerHeight_2_val_c_empty_n => HwReg_layerHeight_2_val_c_empty_n,
      HwReg_layerHeight_2_val_c_full_n => HwReg_layerHeight_2_val_c_full_n,
      \addr_reg[0]_0\ => HwReg_layerHeight_2_val_c_U_n_13,
      \addr_reg[0]_1\ => HwReg_layerHeight_2_val_c_U_n_14,
      \addr_reg[0]_10\ => HwReg_layerHeight_2_val_c_U_n_33,
      \addr_reg[0]_11\ => v_mix_upsample_false_U0_n_9,
      \addr_reg[0]_2\ => HwReg_layerHeight_2_val_c_U_n_15,
      \addr_reg[0]_3\ => HwReg_layerHeight_2_val_c_U_n_26,
      \addr_reg[0]_4\ => HwReg_layerHeight_2_val_c_U_n_27,
      \addr_reg[0]_5\ => HwReg_layerHeight_2_val_c_U_n_28,
      \addr_reg[0]_6\ => HwReg_layerHeight_2_val_c_U_n_29,
      \addr_reg[0]_7\ => HwReg_layerHeight_2_val_c_U_n_30,
      \addr_reg[0]_8\ => HwReg_layerHeight_2_val_c_U_n_31,
      \addr_reg[0]_9\ => HwReg_layerHeight_2_val_c_U_n_32,
      ap_clk => ap_clk,
      full_n_reg_0 => \^sr\(0),
      \in\(15 downto 0) => HwReg_layerHeight_2_val_c33_dout(15 downto 0),
      \out\(9) => HwReg_layerHeight_2_val_c_dout(14),
      \out\(8) => HwReg_layerHeight_2_val_c_dout(10),
      \out\(7 downto 0) => HwReg_layerHeight_2_val_c_dout(7 downto 0),
      push => push_88,
      \shl_ln449_reg_269_reg[5]\ => HwReg_layerScaleFactor_2_val26_c_U_n_25,
      \shl_ln449_reg_269_reg[5]_0\ => HwReg_layerScaleFactor_2_val26_c_U_n_26,
      \shl_ln449_reg_269_reg[5]_1\(2 downto 0) => HwReg_layerScaleFactor_2_val26_c_dout(3 downto 1),
      v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read => v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read
    );
HwReg_layerScaleFactor_1_val25_c_U: entity work.main_design_v_mix_0_0_fifo_w8_d7_S
     port map (
      D(10 downto 5) => shl_ln449_fu_198_p2(15 downto 10),
      D(4 downto 2) => shl_ln449_fu_198_p2(8 downto 6),
      D(1 downto 0) => shl_ln449_fu_198_p2(2 downto 1),
      HwReg_layerScaleFactor_1_val25_c_empty_n => HwReg_layerScaleFactor_1_val25_c_empty_n,
      HwReg_layerScaleFactor_1_val25_c_full_n => HwReg_layerScaleFactor_1_val25_c_full_n,
      \HwReg_layerScaleFactor_reg_1161_reg[1]\(10 downto 5) => shl_ln450_fu_208_p2(15 downto 10),
      \HwReg_layerScaleFactor_reg_1161_reg[1]\(4 downto 2) => shl_ln450_fu_208_p2(8 downto 6),
      \HwReg_layerScaleFactor_reg_1161_reg[1]\(1 downto 0) => shl_ln450_fu_208_p2(2 downto 1),
      \HwReg_layerScaleFactor_reg_1161_reg[2]\ => HwReg_layerScaleFactor_1_val25_c_U_n_39,
      \HwReg_layerScaleFactor_reg_1161_reg[3]\ => HwReg_layerScaleFactor_1_val25_c_U_n_38,
      \HwReg_layerScaleFactor_reg_1161_reg[6]\ => HwReg_layerScaleFactor_1_val25_c_U_n_22,
      \HwReg_layerScaleFactor_reg_1161_reg[6]_0\ => HwReg_layerScaleFactor_1_val25_c_U_n_23,
      HwReg_layerWidth_1_val_c_dout(5) => HwReg_layerWidth_1_val_c_dout(10),
      HwReg_layerWidth_1_val_c_dout(4) => HwReg_layerWidth_1_val_c_dout(6),
      HwReg_layerWidth_1_val_c_dout(3 downto 0) => HwReg_layerWidth_1_val_c_dout(3 downto 0),
      Q(0) => \SRL_SIG_reg[0]_36\(14),
      ap_clk => ap_clk,
      entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write => entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write,
      \mOutPtr_reg[0]_0\ => \^sr\(0),
      \out\(2 downto 0) => HwReg_layerScaleFactor_1_val25_c_dout(3 downto 1),
      \shl_ln449_reg_320[15]_i_12\ => HwReg_layerHeight_1_val_c_U_n_30,
      \shl_ln449_reg_320[15]_i_12_0\(0) => \SRL_SIG_reg[1]_37\(14),
      \shl_ln449_reg_320[15]_i_4\(5) => HwReg_layerHeight_1_val_c_dout(10),
      \shl_ln449_reg_320[15]_i_4\(4) => HwReg_layerHeight_1_val_c_dout(6),
      \shl_ln449_reg_320[15]_i_4\(3 downto 0) => HwReg_layerHeight_1_val_c_dout(3 downto 0),
      \shl_ln449_reg_320_reg[10]\ => HwReg_layerHeight_1_val_c_U_n_16,
      \shl_ln449_reg_320_reg[11]\ => HwReg_layerHeight_1_val_c_U_n_17,
      \shl_ln449_reg_320_reg[12]\ => HwReg_layerHeight_1_val_c_U_n_24,
      \shl_ln449_reg_320_reg[13]\ => HwReg_layerHeight_1_val_c_U_n_25,
      \shl_ln449_reg_320_reg[13]_0\ => HwReg_layerHeight_1_val_c_U_n_29,
      \shl_ln449_reg_320_reg[14]\ => HwReg_layerHeight_1_val_c_U_n_26,
      \shl_ln449_reg_320_reg[15]\ => HwReg_layerHeight_1_val_c_U_n_27,
      \shl_ln449_reg_320_reg[15]_0\ => HwReg_layerHeight_1_val_c_U_n_28,
      \shl_ln449_reg_320_reg[2]\ => HwReg_layerHeight_1_val_c_U_n_33,
      \shl_ln449_reg_320_reg[6]\ => HwReg_layerHeight_1_val_c_U_n_34,
      \shl_ln449_reg_320_reg[7]\ => HwReg_layerHeight_1_val_c_U_n_35,
      \shl_ln449_reg_320_reg[7]_0\ => HwReg_layerHeight_1_val_c_U_n_36,
      \shl_ln449_reg_320_reg[8]\ => HwReg_layerHeight_1_val_c_U_n_15,
      \shl_ln450_reg_325[15]_i_14\ => HwReg_layerWidth_1_val_c_U_n_32,
      \shl_ln450_reg_325[15]_i_14_0\(0) => \SRL_SIG_reg[0]_34\(14),
      \shl_ln450_reg_325[15]_i_14_1\(0) => \SRL_SIG_reg[1]_35\(14),
      \shl_ln450_reg_325[15]_i_2\(7 downto 0) => \shl_ln450_reg_325[15]_i_2\(7 downto 0),
      \shl_ln450_reg_325_reg[10]\ => HwReg_layerWidth_1_val_c_U_n_15,
      \shl_ln450_reg_325_reg[11]\ => HwReg_layerWidth_1_val_c_U_n_16,
      \shl_ln450_reg_325_reg[12]\ => HwReg_layerWidth_1_val_c_U_n_23,
      \shl_ln450_reg_325_reg[13]\ => HwReg_layerWidth_1_val_c_U_n_24,
      \shl_ln450_reg_325_reg[13]_0\ => HwReg_layerWidth_1_val_c_U_n_28,
      \shl_ln450_reg_325_reg[14]\ => HwReg_layerWidth_1_val_c_U_n_25,
      \shl_ln450_reg_325_reg[15]\ => HwReg_layerWidth_1_val_c_U_n_26,
      \shl_ln450_reg_325_reg[15]_0\ => HwReg_layerWidth_1_val_c_U_n_27,
      \shl_ln450_reg_325_reg[2]\ => HwReg_layerWidth_1_val_c_U_n_29,
      \shl_ln450_reg_325_reg[6]\ => HwReg_layerWidth_1_val_c_U_n_33,
      \shl_ln450_reg_325_reg[7]\ => HwReg_layerWidth_1_val_c_U_n_34,
      \shl_ln450_reg_325_reg[7]_0\ => HwReg_layerWidth_1_val_c_U_n_35,
      \shl_ln450_reg_325_reg[8]\ => HwReg_layerWidth_1_val_c_U_n_14,
      v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read => v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read
    );
HwReg_layerScaleFactor_2_val26_c_U: entity work.main_design_v_mix_0_0_fifo_w8_d8_S
     port map (
      D(13 downto 8) => shl_ln449_fu_152_p2(15 downto 10),
      D(7 downto 5) => shl_ln449_fu_152_p2(8 downto 6),
      D(4 downto 0) => shl_ln449_fu_152_p2(4 downto 0),
      \HwReg_layerScaleFactor_1_reg_1126_reg[1]\(13 downto 8) => shl_ln450_fu_162_p2(15 downto 10),
      \HwReg_layerScaleFactor_1_reg_1126_reg[1]\(7 downto 5) => shl_ln450_fu_162_p2(8 downto 6),
      \HwReg_layerScaleFactor_1_reg_1126_reg[1]\(4 downto 0) => shl_ln450_fu_162_p2(4 downto 0),
      \HwReg_layerScaleFactor_1_reg_1126_reg[6]\ => HwReg_layerScaleFactor_2_val26_c_U_n_25,
      \HwReg_layerScaleFactor_1_reg_1126_reg[6]_0\ => HwReg_layerScaleFactor_2_val26_c_U_n_26,
      HwReg_layerScaleFactor_2_val26_c_empty_n => HwReg_layerScaleFactor_2_val26_c_empty_n,
      HwReg_layerScaleFactor_2_val26_c_full_n => HwReg_layerScaleFactor_2_val26_c_full_n,
      ap_clk => ap_clk,
      entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write => entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write,
      \mOutPtr_reg[3]_0\ => \^sr\(0),
      \out\(2 downto 0) => HwReg_layerScaleFactor_2_val26_c_dout(3 downto 1),
      \shl_ln449_reg_269[15]_i_4\(9) => HwReg_layerHeight_2_val_c_dout(14),
      \shl_ln449_reg_269[15]_i_4\(8) => HwReg_layerHeight_2_val_c_dout(10),
      \shl_ln449_reg_269[15]_i_4\(7 downto 0) => HwReg_layerHeight_2_val_c_dout(7 downto 0),
      \shl_ln449_reg_269_reg[10]\ => HwReg_layerHeight_2_val_c_U_n_14,
      \shl_ln449_reg_269_reg[11]\ => HwReg_layerHeight_2_val_c_U_n_15,
      \shl_ln449_reg_269_reg[12]\ => HwReg_layerHeight_2_val_c_U_n_26,
      \shl_ln449_reg_269_reg[13]\ => HwReg_layerHeight_2_val_c_U_n_27,
      \shl_ln449_reg_269_reg[13]_0\ => HwReg_layerHeight_2_val_c_U_n_31,
      \shl_ln449_reg_269_reg[14]\ => HwReg_layerHeight_2_val_c_U_n_28,
      \shl_ln449_reg_269_reg[15]\ => HwReg_layerHeight_2_val_c_U_n_29,
      \shl_ln449_reg_269_reg[15]_0\ => HwReg_layerHeight_2_val_c_U_n_30,
      \shl_ln449_reg_269_reg[4]\ => HwReg_layerHeight_2_val_c_U_n_32,
      \shl_ln449_reg_269_reg[6]\ => HwReg_layerHeight_2_val_c_U_n_33,
      \shl_ln449_reg_269_reg[8]\ => HwReg_layerHeight_2_val_c_U_n_13,
      \shl_ln450_reg_274[15]_i_2\(7 downto 0) => \shl_ln450_reg_274[15]_i_2\(7 downto 0),
      \shl_ln450_reg_274[15]_i_5\(9) => HwReg_layerWidth_2_val_c_dout(14),
      \shl_ln450_reg_274[15]_i_5\(8) => HwReg_layerWidth_2_val_c_dout(10),
      \shl_ln450_reg_274[15]_i_5\(7 downto 0) => HwReg_layerWidth_2_val_c_dout(7 downto 0),
      \shl_ln450_reg_274_reg[10]\ => HwReg_layerWidth_2_val_c_U_n_14,
      \shl_ln450_reg_274_reg[11]\ => HwReg_layerWidth_2_val_c_U_n_15,
      \shl_ln450_reg_274_reg[12]\ => HwReg_layerWidth_2_val_c_U_n_26,
      \shl_ln450_reg_274_reg[13]\ => HwReg_layerWidth_2_val_c_U_n_27,
      \shl_ln450_reg_274_reg[13]_0\ => HwReg_layerWidth_2_val_c_U_n_31,
      \shl_ln450_reg_274_reg[14]\ => HwReg_layerWidth_2_val_c_U_n_28,
      \shl_ln450_reg_274_reg[15]\ => HwReg_layerWidth_2_val_c_U_n_29,
      \shl_ln450_reg_274_reg[15]_0\ => HwReg_layerWidth_2_val_c_U_n_30,
      \shl_ln450_reg_274_reg[4]\ => HwReg_layerWidth_2_val_c_U_n_32,
      \shl_ln450_reg_274_reg[6]\ => HwReg_layerWidth_2_val_c_U_n_33,
      \shl_ln450_reg_274_reg[8]\ => HwReg_layerWidth_2_val_c_U_n_13,
      v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read => v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read
    );
HwReg_layerStartX_1_val17_c_U: entity work.main_design_v_mix_0_0_fifo_w16_d7_S
     port map (
      HwReg_layerStartX_1_val17_c_empty_n => HwReg_layerStartX_1_val17_c_empty_n,
      HwReg_layerStartX_1_val17_c_full_n => HwReg_layerStartX_1_val17_c_full_n,
      ap_clk => ap_clk,
      entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write => entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write,
      \layerStartX_reg_309_reg[15]\(15 downto 0) => \layerStartX_reg_309_reg[15]\(15 downto 0),
      \mOutPtr_reg[0]_0\ => \^sr\(0),
      \out\(15 downto 0) => HwReg_layerStartX_1_val17_c_dout(15 downto 0),
      v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read => v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read
    );
HwReg_layerStartX_2_val18_c_U: entity work.main_design_v_mix_0_0_fifo_w16_d8_S
     port map (
      HwReg_layerEnable_val16_c_empty_n => HwReg_layerEnable_val16_c_empty_n,
      HwReg_layerScaleFactor_2_val26_c_empty_n => HwReg_layerScaleFactor_2_val26_c_empty_n,
      HwReg_layerStartX_2_val18_c_full_n => HwReg_layerStartX_2_val18_c_full_n,
      ap_clk => ap_clk,
      entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write => entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write,
      \layerStartX_reg_263_reg[15]\(15 downto 0) => \layerStartX_reg_263_reg[15]\(15 downto 0),
      \mOutPtr_reg[3]_0\ => \^sr\(0),
      \out\(15 downto 0) => HwReg_layerStartX_2_val18_c_dout(15 downto 0),
      \tmp_5_reg_279_reg[0]\ => v_mix_core_alpha_false_false_10_U0_n_14,
      \tmp_5_reg_279_reg[0]_0\ => start_for_v_mix_rgb2yuv_false_U0_U_n_11,
      v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read => v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read
    );
HwReg_layerStartY_1_val19_c_U: entity work.main_design_v_mix_0_0_fifo_w16_d7_S_28
     port map (
      HwReg_layerStartY_1_val19_c_empty_n => HwReg_layerStartY_1_val19_c_empty_n,
      HwReg_layerStartY_1_val19_c_full_n => HwReg_layerStartY_1_val19_c_full_n,
      ap_clk => ap_clk,
      entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write => entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write,
      \layerStartY_reg_303_reg[15]\(15 downto 0) => \layerStartY_reg_303_reg[15]\(15 downto 0),
      \mOutPtr_reg[0]_0\ => \^sr\(0),
      \out\(15 downto 0) => HwReg_layerStartY_1_val19_c_dout(15 downto 0),
      v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read => v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read
    );
HwReg_layerStartY_2_val20_c_U: entity work.main_design_v_mix_0_0_fifo_w16_d8_S_29
     port map (
      HwReg_layerScaleFactor_1_val25_c_full_n => HwReg_layerScaleFactor_1_val25_c_full_n,
      HwReg_layerScaleFactor_2_val26_c_full_n => HwReg_layerScaleFactor_2_val26_c_full_n,
      HwReg_layerStartY_2_val20_c_empty_n => HwReg_layerStartY_2_val20_c_empty_n,
      ap_clk => ap_clk,
      ap_sync_entry_proc_U0_ap_ready => ap_sync_entry_proc_U0_ap_ready,
      ap_sync_reg_entry_proc_U0_ap_ready_reg => ap_sync_reg_entry_proc_U0_ap_ready_reg_n_9,
      entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write => entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write,
      \layerStartY_reg_257_reg[15]\(15 downto 0) => \layerStartY_reg_257_reg[15]\(15 downto 0),
      \mOutPtr_reg[0]_0\ => HwReg_layerEnable_val16_c12_U_n_10,
      \mOutPtr_reg[0]_1\ => entry_proc_U0_n_11,
      \mOutPtr_reg[3]_0\ => \^sr\(0),
      \out\(15 downto 0) => HwReg_layerStartY_2_val20_c_dout(15 downto 0),
      v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read => v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read
    );
HwReg_layerWidth_1_val_c21_U: entity work.main_design_v_mix_0_0_fifo_w16_d2_S_30
     port map (
      D(15 downto 0) => HwReg_layerWidth_1_val_c22_dout(15 downto 0),
      HwReg_layerWidth_1_val_c21_empty_n => HwReg_layerWidth_1_val_c21_empty_n,
      HwReg_layerWidth_1_val_c21_full_n => HwReg_layerWidth_1_val_c21_full_n,
      \SRL_SIG_reg[0][15]\ => v_mix_yuv2rgb_false_8_U0_n_9,
      \addr_reg[0]_0\ => \^sr\(0),
      ap_clk => ap_clk,
      if_din(15 downto 0) => HwReg_layerWidth_1_val_c21_dout(15 downto 0),
      \mOutPtr_reg[2]_0\ => v_mix_upsample_false_9_U0_n_9
    );
HwReg_layerWidth_1_val_c22_U: entity work.main_design_v_mix_0_0_fifo_w16_d2_S_31
     port map (
      D(15 downto 0) => HwReg_layerWidth_1_val_c23_dout(15 downto 0),
      HwReg_layerHeight_1_val_c30_empty_n => HwReg_layerHeight_1_val_c30_empty_n,
      HwReg_layerWidth_1_val_c22_full_n => HwReg_layerWidth_1_val_c22_full_n,
      \SRL_SIG_reg[0][15]\ => v_mix_422_to_444_false_7_U0_n_9,
      \SRL_SIG_reg[1][15]\(15 downto 0) => HwReg_layerWidth_1_val_c22_dout(15 downto 0),
      ap_clk => ap_clk,
      empty_n_reg_0 => HwReg_layerWidth_1_val_c22_U_n_9,
      full_n_reg_0 => \^sr\(0),
      \mOutPtr_reg[2]_0\ => v_mix_yuv2rgb_false_8_U0_n_9,
      start_for_v_mix_upsample_false_9_U0_full_n => start_for_v_mix_upsample_false_9_U0_full_n,
      start_once_reg => start_once_reg_103,
      v_mix_yuv2rgb_false_8_U0_ap_start => v_mix_yuv2rgb_false_8_U0_ap_start
    );
HwReg_layerWidth_1_val_c23_U: entity work.main_design_v_mix_0_0_fifo_w16_d2_S_32
     port map (
      D(15 downto 0) => HwReg_layerWidth_1_val_c24_dout(15 downto 0),
      HwReg_layerHeight_1_val_c31_empty_n => HwReg_layerHeight_1_val_c31_empty_n,
      HwReg_layerWidth_1_val_c23_full_n => HwReg_layerWidth_1_val_c23_full_n,
      \SRL_SIG_reg[0][15]\ => v_mix_420_to_422_false_6_U0_n_10,
      \SRL_SIG_reg[1][15]\(15 downto 0) => HwReg_layerWidth_1_val_c23_dout(15 downto 0),
      \addr_reg[0]_0\ => \^sr\(0),
      ap_clk => ap_clk,
      empty_n_reg_0 => HwReg_layerWidth_1_val_c23_U_n_9,
      \mOutPtr_reg[2]_0\ => v_mix_422_to_444_false_7_U0_n_9,
      start_for_v_mix_yuv2rgb_false_8_U0_full_n => start_for_v_mix_yuv2rgb_false_8_U0_full_n,
      start_once_reg => start_once_reg_43,
      v_mix_422_to_444_false_7_U0_ap_start => v_mix_422_to_444_false_7_U0_ap_start
    );
HwReg_layerWidth_1_val_c24_U: entity work.main_design_v_mix_0_0_fifo_w16_d2_S_33
     port map (
      AXIvideo2MultiPixStream_5_U0_HwReg_layerWidth_1_val_c24_write => AXIvideo2MultiPixStream_5_U0_HwReg_layerWidth_1_val_c24_write,
      D(15 downto 0) => HwReg_layerWidth_1_val_c24_dout(15 downto 0),
      HwReg_layerHeight_1_val_c32_empty_n => HwReg_layerHeight_1_val_c32_empty_n,
      HwReg_layerWidth_1_val_c24_full_n => HwReg_layerWidth_1_val_c24_full_n,
      \SRL_SIG_reg[0][15]\(15 downto 0) => \SRL_SIG_reg[0][15]\(15 downto 0),
      ap_clk => ap_clk,
      empty_n_reg_0 => HwReg_layerWidth_1_val_c24_U_n_9,
      full_n_reg_0 => \^sr\(0),
      \mOutPtr_reg[2]_0\ => v_mix_420_to_422_false_6_U0_n_10,
      start_for_v_mix_422_to_444_false_7_U0_full_n => start_for_v_mix_422_to_444_false_7_U0_full_n,
      start_once_reg => start_once_reg_22,
      v_mix_420_to_422_false_6_U0_ap_start => v_mix_420_to_422_false_6_U0_ap_start
    );
HwReg_layerWidth_1_val_c_U: entity work.main_design_v_mix_0_0_fifo_w16_d2_S_34
     port map (
      D(4) => shl_ln450_fu_208_p2(9),
      D(3 downto 1) => shl_ln450_fu_208_p2(5 downto 3),
      D(0) => shl_ln450_fu_208_p2(0),
      HwReg_layerWidth_1_val_c_empty_n => HwReg_layerWidth_1_val_c_empty_n,
      HwReg_layerWidth_1_val_c_full_n => HwReg_layerWidth_1_val_c_full_n,
      Q(0) => \SRL_SIG_reg[1]_35\(14),
      \SRL_SIG_reg[0][14]\(0) => \SRL_SIG_reg[0]_34\(14),
      \SRL_SIG_reg[0][15]\(15 downto 0) => HwReg_layerWidth_1_val_c21_dout(15 downto 0),
      \SRL_SIG_reg[0][15]_0\ => v_mix_upsample_false_9_U0_n_9,
      \SRL_SIG_reg[1][10]\(5) => HwReg_layerWidth_1_val_c_dout(10),
      \SRL_SIG_reg[1][10]\(4) => HwReg_layerWidth_1_val_c_dout(6),
      \SRL_SIG_reg[1][10]\(3 downto 0) => HwReg_layerWidth_1_val_c_dout(3 downto 0),
      \SRL_SIG_reg[1][10]_0\ => HwReg_layerWidth_1_val_c_U_n_24,
      \SRL_SIG_reg[1][11]\ => HwReg_layerWidth_1_val_c_U_n_25,
      \SRL_SIG_reg[1][2]\ => HwReg_layerWidth_1_val_c_U_n_29,
      \SRL_SIG_reg[1][4]\ => HwReg_layerWidth_1_val_c_U_n_28,
      \SRL_SIG_reg[1][4]_0\ => HwReg_layerWidth_1_val_c_U_n_34,
      \SRL_SIG_reg[1][5]\ => HwReg_layerWidth_1_val_c_U_n_26,
      \SRL_SIG_reg[1][5]_0\ => HwReg_layerWidth_1_val_c_U_n_33,
      \SRL_SIG_reg[1][5]_1\ => HwReg_layerWidth_1_val_c_U_n_35,
      \SRL_SIG_reg[1][6]\ => HwReg_layerWidth_1_val_c_U_n_14,
      \SRL_SIG_reg[1][7]\ => HwReg_layerWidth_1_val_c_U_n_15,
      \SRL_SIG_reg[1][7]_0\ => HwReg_layerWidth_1_val_c_U_n_27,
      \SRL_SIG_reg[1][8]\ => HwReg_layerWidth_1_val_c_U_n_16,
      \SRL_SIG_reg[1][9]\ => HwReg_layerWidth_1_val_c_U_n_23,
      \addr_reg[0]_0\ => HwReg_layerWidth_1_val_c_U_n_32,
      ap_clk => ap_clk,
      full_n_reg_0 => \^sr\(0),
      \out\(2 downto 0) => HwReg_layerScaleFactor_1_val25_c_dout(3 downto 1),
      \shl_ln450_reg_325_reg[0]\ => HwReg_layerScaleFactor_1_val25_c_U_n_23,
      \shl_ln450_reg_325_reg[0]_0\ => HwReg_layerScaleFactor_1_val25_c_U_n_38,
      \shl_ln450_reg_325_reg[4]\ => HwReg_layerScaleFactor_1_val25_c_U_n_39,
      \shl_ln450_reg_325_reg[5]\ => HwReg_layerScaleFactor_1_val25_c_U_n_22,
      v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read => v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read
    );
HwReg_layerWidth_2_val_c25_U: entity work.main_design_v_mix_0_0_fifo_w16_d2_S_35
     port map (
      D(15 downto 0) => HwReg_layerWidth_2_val_c26_dout(15 downto 0),
      HwReg_layerWidth_2_val_c25_empty_n => HwReg_layerWidth_2_val_c25_empty_n,
      HwReg_layerWidth_2_val_c25_full_n => HwReg_layerWidth_2_val_c25_full_n,
      \SRL_SIG_reg[0][15]\ => v_mix_yuv2rgb_false_U0_n_9,
      \addr_reg[0]_0\ => \^sr\(0),
      ap_clk => ap_clk,
      \in\(15 downto 0) => HwReg_layerWidth_2_val_c25_dout(15 downto 0),
      \mOutPtr_reg[2]_0\ => v_mix_upsample_false_U0_n_9
    );
HwReg_layerWidth_2_val_c26_U: entity work.main_design_v_mix_0_0_fifo_w16_d2_S_36
     port map (
      D(15 downto 0) => HwReg_layerWidth_2_val_c27_dout(15 downto 0),
      HwReg_layerHeight_2_val_c34_empty_n => HwReg_layerHeight_2_val_c34_empty_n,
      HwReg_layerWidth_2_val_c26_full_n => HwReg_layerWidth_2_val_c26_full_n,
      \SRL_SIG_reg[0][15]\ => v_mix_422_to_444_false_U0_n_9,
      \SRL_SIG_reg[1][15]\(15 downto 0) => HwReg_layerWidth_2_val_c26_dout(15 downto 0),
      ap_clk => ap_clk,
      empty_n_reg_0 => HwReg_layerWidth_2_val_c26_U_n_9,
      full_n_reg_0 => \^sr\(0),
      \mOutPtr_reg[2]_0\ => v_mix_yuv2rgb_false_U0_n_9,
      start_for_v_mix_upsample_false_U0_full_n => start_for_v_mix_upsample_false_U0_full_n,
      start_once_reg => start_once_reg_109,
      v_mix_yuv2rgb_false_U0_ap_start => v_mix_yuv2rgb_false_U0_ap_start
    );
HwReg_layerWidth_2_val_c27_U: entity work.main_design_v_mix_0_0_fifo_w16_d2_S_37
     port map (
      D(15 downto 0) => HwReg_layerWidth_2_val_c28_dout(15 downto 0),
      HwReg_layerHeight_2_val_c35_empty_n => HwReg_layerHeight_2_val_c35_empty_n,
      HwReg_layerWidth_2_val_c27_full_n => HwReg_layerWidth_2_val_c27_full_n,
      \SRL_SIG_reg[0][15]\ => v_mix_420_to_422_false_U0_n_9,
      \SRL_SIG_reg[1][15]\(15 downto 0) => HwReg_layerWidth_2_val_c27_dout(15 downto 0),
      \addr_reg[0]_0\ => \^sr\(0),
      ap_clk => ap_clk,
      empty_n_reg_0 => HwReg_layerWidth_2_val_c27_U_n_9,
      \mOutPtr_reg[2]_0\ => v_mix_422_to_444_false_U0_n_9,
      start_for_v_mix_yuv2rgb_false_U0_full_n => start_for_v_mix_yuv2rgb_false_U0_full_n,
      start_once_reg => start_once_reg_49,
      v_mix_422_to_444_false_U0_ap_start => v_mix_422_to_444_false_U0_ap_start
    );
HwReg_layerWidth_2_val_c28_U: entity work.main_design_v_mix_0_0_fifo_w16_d2_S_38
     port map (
      D(15 downto 0) => HwReg_layerWidth_2_val_c28_dout(15 downto 0),
      HwReg_layerHeight_2_val_c36_empty_n => HwReg_layerHeight_2_val_c36_empty_n,
      HwReg_layerWidth_2_val_c28_full_n => HwReg_layerWidth_2_val_c28_full_n,
      \SRL_SIG_reg[0][15]\(15 downto 0) => \SRL_SIG_reg[0][15]_1\(15 downto 0),
      \SRL_SIG_reg[0][15]_0\(0) => ap_NS_fsm_17(1),
      ap_clk => ap_clk,
      empty_n_reg_0 => HwReg_layerWidth_2_val_c28_U_n_9,
      full_n_reg_0 => \^sr\(0),
      \mOutPtr_reg[2]_0\ => v_mix_420_to_422_false_U0_n_9,
      start_for_v_mix_422_to_444_false_U0_full_n => start_for_v_mix_422_to_444_false_U0_full_n,
      start_once_reg => start_once_reg_24,
      v_mix_420_to_422_false_U0_ap_start => v_mix_420_to_422_false_U0_ap_start
    );
HwReg_layerWidth_2_val_c_U: entity work.main_design_v_mix_0_0_fifo_w16_d3_S_39
     port map (
      D(1) => shl_ln450_fu_162_p2(9),
      D(0) => shl_ln450_fu_162_p2(5),
      HwReg_layerWidth_2_val_c_empty_n => HwReg_layerWidth_2_val_c_empty_n,
      HwReg_layerWidth_2_val_c_full_n => HwReg_layerWidth_2_val_c_full_n,
      \addr_reg[0]_0\ => HwReg_layerWidth_2_val_c_U_n_13,
      \addr_reg[0]_1\ => HwReg_layerWidth_2_val_c_U_n_14,
      \addr_reg[0]_10\ => HwReg_layerWidth_2_val_c_U_n_33,
      \addr_reg[0]_11\ => v_mix_upsample_false_U0_n_9,
      \addr_reg[0]_2\ => HwReg_layerWidth_2_val_c_U_n_15,
      \addr_reg[0]_3\ => HwReg_layerWidth_2_val_c_U_n_26,
      \addr_reg[0]_4\ => HwReg_layerWidth_2_val_c_U_n_27,
      \addr_reg[0]_5\ => HwReg_layerWidth_2_val_c_U_n_28,
      \addr_reg[0]_6\ => HwReg_layerWidth_2_val_c_U_n_29,
      \addr_reg[0]_7\ => HwReg_layerWidth_2_val_c_U_n_30,
      \addr_reg[0]_8\ => HwReg_layerWidth_2_val_c_U_n_31,
      \addr_reg[0]_9\ => HwReg_layerWidth_2_val_c_U_n_32,
      ap_clk => ap_clk,
      full_n_reg_0 => \^sr\(0),
      \in\(15 downto 0) => HwReg_layerWidth_2_val_c25_dout(15 downto 0),
      \out\(9) => HwReg_layerWidth_2_val_c_dout(14),
      \out\(8) => HwReg_layerWidth_2_val_c_dout(10),
      \out\(7 downto 0) => HwReg_layerWidth_2_val_c_dout(7 downto 0),
      push => push_87,
      \shl_ln450_reg_274_reg[5]\ => HwReg_layerScaleFactor_2_val26_c_U_n_25,
      \shl_ln450_reg_274_reg[5]_0\ => HwReg_layerScaleFactor_2_val26_c_U_n_26,
      \shl_ln450_reg_274_reg[5]_1\(2 downto 0) => HwReg_layerScaleFactor_2_val26_c_dout(3 downto 1),
      v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read => v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read
    );
MultiPixStream2AXIvideo_U0: entity work.main_design_v_mix_0_0_MultiPixStream2AXIvideo
     port map (
      CO(0) => icmp_ln3231_1_fu_158_p2,
      D(0) => D(0),
      E(0) => E(0),
      \FSM_sequential_state_reg[0]\(0) => \FSM_sequential_state_reg[0]\(0),
      \FSM_sequential_state_reg[0]_0\(0) => \FSM_sequential_state_reg[0]_0\(0),
      \FSM_sequential_state_reg[0]_1\(1 downto 0) => \FSM_sequential_state_reg[0]_1\(1 downto 0),
      \FSM_sequential_state_reg[0]_2\(1 downto 0) => \FSM_sequential_state_reg[0]_2\(1 downto 0),
      MultiPixStream2AXIvideo_U0_ap_ready => MultiPixStream2AXIvideo_U0_ap_ready,
      MultiPixStream2AXIvideo_U0_ap_start => MultiPixStream2AXIvideo_U0_ap_start,
      Q(1 downto 0) => Q(1 downto 0),
      \ap_CS_fsm_reg[3]_0\(1) => ap_CS_fsm_state4,
      \ap_CS_fsm_reg[3]_0\(0) => ap_CS_fsm_state3,
      \ap_CS_fsm_reg[3]_1\ => MultiPixStream2AXIvideo_U0_n_25,
      ap_clk => ap_clk,
      ap_done_cache_reg => \^sr\(0),
      ap_rst_n => ap_rst_n,
      ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_done => ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_done,
      ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_done_reg => ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_done_reg,
      ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_done_reg_0 => ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_ready_reg,
      \axi_last_reg_227_reg[0]\ => \axi_last_reg_227_reg[0]\,
      \d_read_reg_26_reg[11]\(11 downto 0) => \d_read_reg_26_reg[11]\(11 downto 0),
      \d_read_reg_26_reg[11]_0\(11 downto 0) => \d_read_reg_26_reg[11]_0\(11 downto 0),
      data_p2 => data_p2,
      data_p2_1 => data_p2_1,
      \data_p2_reg[0]\ => \data_p2_reg[0]\,
      \data_p2_reg[0]_0\ => \data_p2_reg[0]_0\,
      \data_p2_reg[0]_1\(0) => \data_p2_reg[0]_1\(1),
      empty_n_reg(0) => empty_n_reg(0),
      grp_VMixHlsDataFlowFunction_fu_476_m_axis_video_TLAST => grp_VMixHlsDataFlowFunction_fu_476_m_axis_video_TLAST,
      grp_VMixHlsDataFlowFunction_fu_476_m_axis_video_TUSER => grp_VMixHlsDataFlowFunction_fu_476_m_axis_video_TUSER,
      \icmp_ln3233_reg_223_reg[0]\ => \^icmp_ln3233_reg_223_reg[0]\,
      load_p1 => load_p1,
      load_p1_0 => load_p1_0,
      \mOutPtr_reg[0]\ => out420_U_n_9,
      m_axis_video_TREADY => m_axis_video_TREADY,
      m_axis_video_TREADY_0(0) => m_axis_video_TREADY_0(0),
      m_axis_video_TREADY_int_regslice => m_axis_video_TREADY_int_regslice,
      out420_empty_n => out420_empty_n,
      p_6_in => p_6_in_15,
      p_6_in_0 => p_6_in,
      p_9_in => p_9_in_16,
      push => push_27,
      \sof_2_reg_141_reg[0]\ => \sof_2_reg_141_reg[0]\,
      start_for_MultiPixStream2AXIvideo_U0_full_n => start_for_MultiPixStream2AXIvideo_U0_full_n,
      start_once_reg => start_once_reg_30,
      \state_reg[1]\(1 downto 0) => \state_reg[1]\(1 downto 0),
      v_mix_422_to_420_false_U0_ap_start => v_mix_422_to_420_false_U0_ap_start
    );
ap_sync_reg_AXIvideo2MultiPixStream_1_U0_ap_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_AXIvideo2MultiPixStream_1_U0_ap_ready,
      Q => ap_sync_reg_AXIvideo2MultiPixStream_1_U0_ap_ready,
      R => AXIvideo2MultiPixStream_1_U0_n_11
    );
ap_sync_reg_AXIvideo2MultiPixStream_5_U0_ap_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_AXIvideo2MultiPixStream_5_U0_ap_ready,
      Q => ap_sync_reg_AXIvideo2MultiPixStream_5_U0_ap_ready,
      R => AXIvideo2MultiPixStream_1_U0_n_11
    );
ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_AXIvideo2MultiPixStream_U0_ap_ready,
      Q => ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready,
      R => AXIvideo2MultiPixStream_1_U0_n_11
    );
ap_sync_reg_entry_proc_U0_ap_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_entry_proc_U0_ap_ready,
      Q => ap_sync_reg_entry_proc_U0_ap_ready_reg_n_9,
      R => AXIvideo2MultiPixStream_1_U0_n_11
    );
entry_proc_U0: entity work.main_design_v_mix_0_0_entry_proc
     port map (
      CO(0) => icmp_ln463_fu_254_p2,
      E(0) => entry_proc_U0_n_10,
      Q(0) => ap_CS_fsm_state3_73,
      ap_clk => ap_clk,
      ap_sync_reg_entry_proc_U0_ap_ready_reg => entry_proc_U0_n_11,
      grp_VMixHlsDataFlowFunction_fu_476_ap_start_reg => grp_VMixHlsDataFlowFunction_fu_476_ap_start_reg,
      \mOutPtr_reg[3]\(0) => icmp_ln463_fu_208_p2,
      \mOutPtr_reg[3]_0\(0) => ap_CS_fsm_state3_63,
      \mOutPtr_reg[3]_1\ => ap_sync_reg_entry_proc_U0_ap_ready_reg_n_9,
      start_for_v_mix_core_alpha_false_false_10_U0_full_n => start_for_v_mix_core_alpha_false_false_10_U0_full_n,
      start_for_v_mix_core_alpha_false_false_U0_full_n => start_for_v_mix_core_alpha_false_false_U0_full_n,
      start_once_reg => start_once_reg,
      start_once_reg_reg_0(0) => entry_proc_U0_n_12,
      start_once_reg_reg_1 => \^sr\(0),
      start_once_reg_reg_2 => start_for_v_mix_core_alpha_false_false_10_U0_U_n_11,
      v_mix_core_alpha_false_false_10_U0_ap_start => v_mix_core_alpha_false_false_10_U0_ap_start,
      v_mix_core_alpha_false_false_U0_ap_start => v_mix_core_alpha_false_false_U0_ap_start
    );
out420_U: entity work.main_design_v_mix_0_0_fifo_w24_d2_S
     port map (
      D(23 downto 0) => out422_dout(23 downto 0),
      \SRL_SIG_reg[0][23]\(23 downto 0) => \SRL_SIG_reg[0][23]\(23 downto 0),
      \SRL_SIG_reg[1][23]\(23 downto 0) => \SRL_SIG_reg[1][23]\(23 downto 0),
      \SRL_SIG_reg[1][7]\(23 downto 0) => \SRL_SIG_reg[1][7]\(23 downto 0),
      \addr_reg[0]_0\ => \addr_reg[0]\,
      \addr_reg[0]_1\ => \^sr\(0),
      \addr_reg[0]_2\ => \^icmp_ln3233_reg_223_reg[0]\,
      ap_clk => ap_clk,
      \mOutPtr_reg[0]_0\ => out420_U_n_9,
      \mOutPtr_reg[0]_1\ => MultiPixStream2AXIvideo_U0_n_25,
      \mOutPtr_reg[1]_0\(0) => ap_CS_fsm_state4,
      out420_empty_n => out420_empty_n,
      out420_full_n => out420_full_n,
      p_6_in => p_6_in_15,
      p_9_in => p_9_in_16,
      push => push_27
    );
out422_U: entity work.main_design_v_mix_0_0_fifo_w24_d2_S_40
     port map (
      D(23 downto 0) => outYuv_dout(23 downto 0),
      \SRL_SIG_reg[1][23]\(23 downto 0) => out422_dout(23 downto 0),
      addr110_out => addr110_out,
      ap_clk => ap_clk,
      full_n_reg_0 => \^sr\(0),
      \mOutPtr_reg[0]_0\ => out422_U_n_9,
      \mOutPtr_reg[0]_1\ => v_mix_422_to_420_false_U0_n_10,
      out422_empty_n => out422_empty_n,
      out422_full_n => out422_full_n,
      p_6_in => p_6_in_28,
      p_9_in => p_9_in_29,
      push => push_52
    );
outLayer0_U: entity work.main_design_v_mix_0_0_fifo_w24_d2_S_41
     port map (
      D(23 downto 0) => srcLayer0Yuv_dout(23 downto 0),
      Q(23 downto 0) => \SRL_SIG_reg[0]_6\(23 downto 0),
      \SRL_SIG_reg[1][23]\(23 downto 0) => \SRL_SIG_reg[1]_7\(23 downto 0),
      addr110_out => addr110_out_72,
      \addr_reg[0]_0\ => outLayer0_U_n_12,
      ap_clk => ap_clk,
      full_n_reg_0 => \^sr\(0),
      \mOutPtr_reg[0]_0\ => outLayer0_U_n_9,
      \mOutPtr_reg[0]_1\ => v_mix_core_alpha_false_false_U0_n_14,
      outLayer0_empty_n => outLayer0_empty_n,
      outLayer0_full_n => outLayer0_full_n,
      p_6_in => p_6_in_70,
      p_9_in => p_9_in_71,
      push => push_94
    );
outLayer1_U: entity work.main_design_v_mix_0_0_fifo_w24_d2_S_42
     port map (
      D(23) => outLayer1_U_n_12,
      D(22) => outLayer1_U_n_13,
      D(21) => outLayer1_U_n_14,
      D(20) => outLayer1_U_n_15,
      D(19) => outLayer1_U_n_16,
      D(18) => outLayer1_U_n_17,
      D(17) => outLayer1_U_n_18,
      D(16) => outLayer1_U_n_19,
      D(15) => outLayer1_U_n_20,
      D(14) => outLayer1_U_n_21,
      D(13) => outLayer1_U_n_22,
      D(12) => outLayer1_U_n_23,
      D(11) => outLayer1_U_n_24,
      D(10) => outLayer1_U_n_25,
      D(9) => outLayer1_U_n_26,
      D(8) => outLayer1_U_n_27,
      D(7) => outLayer1_U_n_28,
      D(6) => outLayer1_U_n_29,
      D(5) => outLayer1_U_n_30,
      D(4) => outLayer1_U_n_31,
      D(3) => outLayer1_U_n_32,
      D(2) => outLayer1_U_n_33,
      D(1) => outLayer1_U_n_34,
      D(0) => outLayer1_U_n_35,
      E(0) => push_66,
      \SRL_SIG_reg[0][23]\(23 downto 0) => v_mix_core_alpha_false_false_U0_outLayer1_din(23 downto 0),
      and_ln476_4_reg_221 => \grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132/and_ln476_4_reg_221\,
      ap_clk => ap_clk,
      \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[0]\ => srcLayer2x_U_n_12,
      \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[10]\ => srcLayer2x_U_n_22,
      \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[11]\ => srcLayer2x_U_n_23,
      \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[12]\ => srcLayer2x_U_n_24,
      \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[13]\ => srcLayer2x_U_n_25,
      \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[14]\ => srcLayer2x_U_n_26,
      \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[15]\ => srcLayer2x_U_n_27,
      \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[16]\ => srcLayer2x_U_n_28,
      \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[17]\ => srcLayer2x_U_n_29,
      \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[18]\ => srcLayer2x_U_n_30,
      \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[19]\ => srcLayer2x_U_n_31,
      \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[1]\ => srcLayer2x_U_n_13,
      \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[20]\ => srcLayer2x_U_n_32,
      \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[21]\ => srcLayer2x_U_n_33,
      \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[22]\ => srcLayer2x_U_n_34,
      \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]\ => v_mix_core_alpha_false_false_10_U0_n_10,
      \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_0\ => srcLayer2x_U_n_35,
      \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[2]\ => srcLayer2x_U_n_14,
      \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[3]\ => srcLayer2x_U_n_15,
      \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[4]\ => srcLayer2x_U_n_16,
      \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[5]\ => srcLayer2x_U_n_17,
      \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[6]\ => srcLayer2x_U_n_18,
      \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[7]\ => srcLayer2x_U_n_19,
      \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[8]\ => srcLayer2x_U_n_20,
      \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[9]\ => srcLayer2x_U_n_21,
      full_n_reg_0 => \^sr\(0),
      \mOutPtr_reg[0]_0\ => outLayer1_U_n_9,
      \mOutPtr_reg[0]_1\ => v_mix_core_alpha_false_false_10_U0_n_15,
      outLayer1_empty_n => outLayer1_empty_n,
      outLayer1_full_n => outLayer1_full_n,
      p_6_in => p_6_in_61,
      p_9_in => p_9_in_60
    );
outLayer2_U: entity work.main_design_v_mix_0_0_fifo_w24_d2_S_43
     port map (
      Q(23 downto 0) => v_mix_core_alpha_false_false_10_U0_outLayer2_din(23 downto 0),
      addr110_out => addr110_out_79,
      ap_clk => ap_clk,
      full_n_reg_0 => \^sr\(0),
      if_din(23 downto 0) => outLayer2_dout(23 downto 0),
      \mOutPtr_reg[0]_0\ => outLayer2_U_n_9,
      \mOutPtr_reg[0]_1\ => v_mix_rgb2yuv_false_U0_n_10,
      outLayer2_empty_n => outLayer2_empty_n,
      outLayer2_full_n => outLayer2_full_n,
      p_6_in => p_6_in_77,
      p_9_in => p_9_in_78,
      push => push_57
    );
outYuv_U: entity work.main_design_v_mix_0_0_fifo_w24_d2_S_44
     port map (
      D(23 downto 0) => outLayer2_dout(23 downto 0),
      addr110_out => addr110_out_55,
      \addr_reg[0]_0\ => \^sr\(0),
      ap_clk => ap_clk,
      if_din(23 downto 0) => outYuv_dout(23 downto 0),
      \mOutPtr_reg[0]_0\ => outYuv_U_n_9,
      \mOutPtr_reg[0]_1\ => v_mix_444_to_422_false_U0_n_10,
      outYuv_empty_n => outYuv_empty_n,
      outYuv_full_n => outYuv_full_n,
      p_6_in => p_6_in_53,
      p_9_in => p_9_in_54,
      push => push_76
    );
srcLayer0Yuv422_U: entity work.main_design_v_mix_0_0_fifo_w24_d2_S_45
     port map (
      D(23 downto 0) => srcLayer0_dout(23 downto 0),
      E(0) => pop,
      addr110_out => addr110_out_33,
      ap_clk => ap_clk,
      full_n_reg_0 => \^sr\(0),
      if_din(23 downto 0) => srcLayer0Yuv422_dout(23 downto 0),
      \mOutPtr_reg[0]_0\ => srcLayer0Yuv422_U_n_9,
      \mOutPtr_reg[0]_1\ => v_mix_422_to_444_false_3_U0_n_13,
      p_6_in => p_6_in_31,
      p_9_in => p_9_in_32,
      srcLayer0Yuv422_empty_n => srcLayer0Yuv422_empty_n,
      srcLayer0Yuv422_full_n => srcLayer0Yuv422_full_n
    );
srcLayer0Yuv_U: entity work.main_design_v_mix_0_0_fifo_w24_d2_S_46
     port map (
      D(23 downto 0) => srcLayer0Yuv422_dout(23 downto 0),
      addr110_out => addr110_out_97,
      \addr_reg[0]_0\ => \^sr\(0),
      ap_clk => ap_clk,
      if_din(23 downto 0) => srcLayer0Yuv_dout(23 downto 0),
      \mOutPtr_reg[0]_0\ => srcLayer0Yuv_U_n_9,
      \mOutPtr_reg[0]_1\ => v_mix_yuv2rgb_false_4_U0_n_13,
      p_6_in => p_6_in_95,
      p_9_in => p_9_in_96,
      push => push_36,
      srcLayer0Yuv_empty_n => srcLayer0Yuv_empty_n,
      srcLayer0Yuv_full_n => srcLayer0Yuv_full_n
    );
srcLayer0_U: entity work.main_design_v_mix_0_0_fifo_w24_d2_S_47
     port map (
      D(23 downto 0) => AXIvideo2MultiPixStream_1_U0_srcLayer0_din(23 downto 0),
      E(0) => pop,
      \addr_reg[0]_0\ => \^sr\(0),
      ap_clk => ap_clk,
      if_din(23 downto 0) => srcLayer0_dout(23 downto 0),
      \mOutPtr_reg[0]_0\ => srcLayer0_U_n_9,
      \mOutPtr_reg[0]_1\ => v_mix_420_to_422_false_2_U0_n_15,
      push => push_1,
      srcLayer0_empty_n => srcLayer0_empty_n,
      srcLayer0_full_n => srcLayer0_full_n
    );
srcLayer1Rgb_U: entity work.main_design_v_mix_0_0_fifo_w24_d2_S_48
     port map (
      D(23 downto 0) => srcLayer1Yuv_dout(23 downto 0),
      addr110_out => addr110_out_85,
      ap_clk => ap_clk,
      full_n_reg_0 => \^sr\(0),
      if_din(23 downto 0) => srcLayer1Rgb_dout(23 downto 0),
      \mOutPtr_reg[0]_0\ => srcLayer1Rgb_U_n_9,
      \mOutPtr_reg[0]_1\ => v_mix_upsample_false_9_U0_n_11,
      p_6_in => p_6_in_83,
      p_9_in => p_9_in_84,
      push => push_99,
      srcLayer1Rgb_empty_n => srcLayer1Rgb_empty_n,
      srcLayer1Rgb_full_n => srcLayer1Rgb_full_n
    );
srcLayer1Yuv422_U: entity work.main_design_v_mix_0_0_fifo_w24_d2_S_49
     port map (
      D(23 downto 0) => srcLayer1_dout(23 downto 0),
      E(0) => pop_20,
      addr110_out => addr110_out_40,
      ap_clk => ap_clk,
      full_n_reg_0 => \^sr\(0),
      if_din(23 downto 0) => srcLayer1Yuv422_dout(23 downto 0),
      \mOutPtr_reg[0]_0\ => srcLayer1Yuv422_U_n_9,
      \mOutPtr_reg[0]_1\ => v_mix_422_to_444_false_7_U0_n_12,
      p_6_in => p_6_in_38,
      p_9_in => p_9_in_39,
      srcLayer1Yuv422_empty_n => srcLayer1Yuv422_empty_n,
      srcLayer1Yuv422_full_n => srcLayer1Yuv422_full_n
    );
srcLayer1Yuv_U: entity work.main_design_v_mix_0_0_fifo_w24_d2_S_50
     port map (
      D(23 downto 0) => srcLayer1Yuv422_dout(23 downto 0),
      addr110_out => addr110_out_102,
      \addr_reg[0]_0\ => \^sr\(0),
      ap_clk => ap_clk,
      if_din(23 downto 0) => srcLayer1Yuv_dout(23 downto 0),
      \mOutPtr_reg[0]_0\ => srcLayer1Yuv_U_n_9,
      \mOutPtr_reg[0]_1\ => v_mix_yuv2rgb_false_8_U0_n_12,
      p_6_in => p_6_in_100,
      p_9_in => p_9_in_101,
      push => push_42,
      srcLayer1Yuv_empty_n => srcLayer1Yuv_empty_n,
      srcLayer1Yuv_full_n => srcLayer1Yuv_full_n
    );
srcLayer1_U: entity work.main_design_v_mix_0_0_fifo_w24_d2_S_51
     port map (
      D(23 downto 0) => AXIvideo2MultiPixStream_5_U0_srcLayer1_din(23 downto 0),
      E(0) => pop_20,
      \addr_reg[0]_0\ => \^sr\(0),
      ap_clk => ap_clk,
      if_din(23 downto 0) => srcLayer1_dout(23 downto 0),
      \mOutPtr_reg[0]_0\ => srcLayer1_U_n_9,
      \mOutPtr_reg[0]_1\ => v_mix_420_to_422_false_6_U0_n_15,
      push => push_2,
      srcLayer1_empty_n => srcLayer1_empty_n,
      srcLayer1_full_n => srcLayer1_full_n
    );
srcLayer1x_U: entity work.main_design_v_mix_0_0_fifo_w24_d2_S_52
     port map (
      D(23 downto 0) => srcLayer1Rgb_dout(23 downto 0),
      addr110_out => addr110_out_67,
      \addr_reg[0]_0\ => \^sr\(0),
      and_ln476_3_reg_392 => \grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170/and_ln476_3_reg_392\,
      \and_ln476_3_reg_392_reg[0]\ => srcLayer1x_U_n_12,
      \and_ln476_3_reg_392_reg[0]_0\ => srcLayer1x_U_n_13,
      \and_ln476_3_reg_392_reg[0]_1\ => srcLayer1x_U_n_14,
      \and_ln476_3_reg_392_reg[0]_10\ => srcLayer1x_U_n_23,
      \and_ln476_3_reg_392_reg[0]_11\ => srcLayer1x_U_n_24,
      \and_ln476_3_reg_392_reg[0]_12\ => srcLayer1x_U_n_25,
      \and_ln476_3_reg_392_reg[0]_13\ => srcLayer1x_U_n_26,
      \and_ln476_3_reg_392_reg[0]_14\ => srcLayer1x_U_n_27,
      \and_ln476_3_reg_392_reg[0]_15\ => srcLayer1x_U_n_28,
      \and_ln476_3_reg_392_reg[0]_16\ => srcLayer1x_U_n_29,
      \and_ln476_3_reg_392_reg[0]_17\ => srcLayer1x_U_n_30,
      \and_ln476_3_reg_392_reg[0]_18\ => srcLayer1x_U_n_31,
      \and_ln476_3_reg_392_reg[0]_19\ => srcLayer1x_U_n_32,
      \and_ln476_3_reg_392_reg[0]_2\ => srcLayer1x_U_n_15,
      \and_ln476_3_reg_392_reg[0]_20\ => srcLayer1x_U_n_33,
      \and_ln476_3_reg_392_reg[0]_21\ => srcLayer1x_U_n_34,
      \and_ln476_3_reg_392_reg[0]_22\ => srcLayer1x_U_n_35,
      \and_ln476_3_reg_392_reg[0]_3\ => srcLayer1x_U_n_16,
      \and_ln476_3_reg_392_reg[0]_4\ => srcLayer1x_U_n_17,
      \and_ln476_3_reg_392_reg[0]_5\ => srcLayer1x_U_n_18,
      \and_ln476_3_reg_392_reg[0]_6\ => srcLayer1x_U_n_19,
      \and_ln476_3_reg_392_reg[0]_7\ => srcLayer1x_U_n_20,
      \and_ln476_3_reg_392_reg[0]_8\ => srcLayer1x_U_n_21,
      \and_ln476_3_reg_392_reg[0]_9\ => srcLayer1x_U_n_22,
      ap_clk => ap_clk,
      \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[0]\ => v_mix_core_alpha_false_false_U0_n_9,
      \mOutPtr_reg[0]_0\ => srcLayer1x_U_n_9,
      \mOutPtr_reg[0]_1\ => v_mix_core_alpha_false_false_U0_n_18,
      p_6_in => p_6_in_69,
      p_9_in => p_9_in_68,
      push => push_82,
      srcLayer1x_empty_n => srcLayer1x_empty_n,
      srcLayer1x_full_n => srcLayer1x_full_n
    );
srcLayer2Rgb_U: entity work.main_design_v_mix_0_0_fifo_w24_d2_S_53
     port map (
      D(23 downto 0) => srcLayer2Yuv_dout(23 downto 0),
      addr110_out => addr110_out_92,
      ap_clk => ap_clk,
      full_n_reg_0 => \^sr\(0),
      if_din(23 downto 0) => srcLayer2Rgb_dout(23 downto 0),
      \mOutPtr_reg[0]_0\ => srcLayer2Rgb_U_n_9,
      \mOutPtr_reg[0]_1\ => v_mix_upsample_false_U0_n_11,
      p_6_in => p_6_in_90,
      p_9_in => p_9_in_91,
      push => push_105,
      srcLayer2Rgb_empty_n => srcLayer2Rgb_empty_n,
      srcLayer2Rgb_full_n => srcLayer2Rgb_full_n
    );
srcLayer2Yuv422_U: entity work.main_design_v_mix_0_0_fifo_w24_d2_S_54
     port map (
      D(23 downto 0) => srcLayer2_dout(23 downto 0),
      E(0) => pop_23,
      addr110_out => addr110_out_46,
      ap_clk => ap_clk,
      full_n_reg_0 => \^sr\(0),
      if_din(23 downto 0) => srcLayer2Yuv422_dout(23 downto 0),
      \mOutPtr_reg[0]_0\ => srcLayer2Yuv422_U_n_9,
      \mOutPtr_reg[0]_1\ => v_mix_422_to_444_false_U0_n_12,
      p_6_in => p_6_in_44,
      p_9_in => p_9_in_45,
      srcLayer2Yuv422_empty_n => srcLayer2Yuv422_empty_n,
      srcLayer2Yuv422_full_n => srcLayer2Yuv422_full_n
    );
srcLayer2Yuv_U: entity work.main_design_v_mix_0_0_fifo_w24_d2_S_55
     port map (
      D(23 downto 0) => srcLayer2Yuv422_dout(23 downto 0),
      addr110_out => addr110_out_108,
      \addr_reg[0]_0\ => \^sr\(0),
      ap_clk => ap_clk,
      if_din(23 downto 0) => srcLayer2Yuv_dout(23 downto 0),
      \mOutPtr_reg[0]_0\ => srcLayer2Yuv_U_n_9,
      \mOutPtr_reg[0]_1\ => v_mix_yuv2rgb_false_U0_n_12,
      p_6_in => p_6_in_106,
      p_9_in => p_9_in_107,
      push => push_48,
      srcLayer2Yuv_empty_n => srcLayer2Yuv_empty_n,
      srcLayer2Yuv_full_n => srcLayer2Yuv_full_n
    );
srcLayer2_U: entity work.main_design_v_mix_0_0_fifo_w24_d2_S_56
     port map (
      D(23 downto 0) => AXIvideo2MultiPixStream_U0_srcLayer2_din(23 downto 0),
      E(0) => pop_23,
      \addr_reg[0]_0\ => \^sr\(0),
      ap_clk => ap_clk,
      if_din(23 downto 0) => srcLayer2_dout(23 downto 0),
      \mOutPtr_reg[0]_0\ => srcLayer2_U_n_9,
      \mOutPtr_reg[0]_1\ => v_mix_420_to_422_false_U0_n_12,
      push => push_4,
      srcLayer2_empty_n => srcLayer2_empty_n,
      srcLayer2_full_n => srcLayer2_full_n
    );
srcLayer2x_U: entity work.main_design_v_mix_0_0_fifo_w24_d2_S_57
     port map (
      D(23 downto 0) => srcLayer2Rgb_dout(23 downto 0),
      E(0) => push_89,
      \addr_reg[0]_0\ => \^sr\(0),
      and_ln476_4_reg_221 => \grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132/and_ln476_4_reg_221\,
      \and_ln476_4_reg_221_reg[0]\ => srcLayer2x_U_n_12,
      \and_ln476_4_reg_221_reg[0]_0\ => srcLayer2x_U_n_13,
      \and_ln476_4_reg_221_reg[0]_1\ => srcLayer2x_U_n_14,
      \and_ln476_4_reg_221_reg[0]_10\ => srcLayer2x_U_n_23,
      \and_ln476_4_reg_221_reg[0]_11\ => srcLayer2x_U_n_24,
      \and_ln476_4_reg_221_reg[0]_12\ => srcLayer2x_U_n_25,
      \and_ln476_4_reg_221_reg[0]_13\ => srcLayer2x_U_n_26,
      \and_ln476_4_reg_221_reg[0]_14\ => srcLayer2x_U_n_27,
      \and_ln476_4_reg_221_reg[0]_15\ => srcLayer2x_U_n_28,
      \and_ln476_4_reg_221_reg[0]_16\ => srcLayer2x_U_n_29,
      \and_ln476_4_reg_221_reg[0]_17\ => srcLayer2x_U_n_30,
      \and_ln476_4_reg_221_reg[0]_18\ => srcLayer2x_U_n_31,
      \and_ln476_4_reg_221_reg[0]_19\ => srcLayer2x_U_n_32,
      \and_ln476_4_reg_221_reg[0]_2\ => srcLayer2x_U_n_15,
      \and_ln476_4_reg_221_reg[0]_20\ => srcLayer2x_U_n_33,
      \and_ln476_4_reg_221_reg[0]_21\ => srcLayer2x_U_n_34,
      \and_ln476_4_reg_221_reg[0]_22\ => srcLayer2x_U_n_35,
      \and_ln476_4_reg_221_reg[0]_3\ => srcLayer2x_U_n_16,
      \and_ln476_4_reg_221_reg[0]_4\ => srcLayer2x_U_n_17,
      \and_ln476_4_reg_221_reg[0]_5\ => srcLayer2x_U_n_18,
      \and_ln476_4_reg_221_reg[0]_6\ => srcLayer2x_U_n_19,
      \and_ln476_4_reg_221_reg[0]_7\ => srcLayer2x_U_n_20,
      \and_ln476_4_reg_221_reg[0]_8\ => srcLayer2x_U_n_21,
      \and_ln476_4_reg_221_reg[0]_9\ => srcLayer2x_U_n_22,
      ap_clk => ap_clk,
      \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]\ => v_mix_core_alpha_false_false_10_U0_n_10,
      \mOutPtr_reg[0]_0\ => srcLayer2x_U_n_9,
      \mOutPtr_reg[0]_1\ => v_mix_core_alpha_false_false_10_U0_n_18,
      p_6_in => p_6_in_59,
      p_9_in => p_9_in_58,
      srcLayer2x_empty_n => srcLayer2x_empty_n,
      srcLayer2x_full_n => srcLayer2x_full_n
    );
start_for_MultiPixStream2AXIvideo_U0_U: entity work.main_design_v_mix_0_0_start_for_MultiPixStream2AXIvideo_U0
     port map (
      CO(0) => icmp_ln3231_1_fu_158_p2,
      MultiPixStream2AXIvideo_U0_ap_ready => MultiPixStream2AXIvideo_U0_ap_ready,
      MultiPixStream2AXIvideo_U0_ap_start => MultiPixStream2AXIvideo_U0_ap_start,
      ap_clk => ap_clk,
      empty_n_reg_0(0) => ap_CS_fsm_state3,
      full_n_reg_0 => \^sr\(0),
      p_6_in => p_6_in,
      start_for_MultiPixStream2AXIvideo_U0_full_n => start_for_MultiPixStream2AXIvideo_U0_full_n,
      start_once_reg => start_once_reg_30,
      v_mix_422_to_420_false_U0_ap_start => v_mix_422_to_420_false_U0_ap_start
    );
start_for_v_mix_420_to_422_false_2_U0_U: entity work.main_design_v_mix_0_0_start_for_v_mix_420_to_422_false_2_U0
     port map (
      CO(0) => icmp_ln74_fu_111_p2,
      Q(0) => ap_CS_fsm_state2,
      ap_clk => ap_clk,
      ap_sync_reg_AXIvideo2MultiPixStream_1_U0_ap_ready => ap_sync_reg_AXIvideo2MultiPixStream_1_U0_ap_ready,
      full_n_reg_0 => \^sr\(0),
      grp_VMixHlsDataFlowFunction_fu_476_ap_start_reg => grp_VMixHlsDataFlowFunction_fu_476_ap_start_reg,
      \mOutPtr_reg[0]_0\ => v_mix_420_to_422_false_2_U0_n_10,
      push => push,
      start_for_v_mix_420_to_422_false_2_U0_full_n => start_for_v_mix_420_to_422_false_2_U0_full_n,
      start_once_reg => start_once_reg_0,
      v_mix_420_to_422_false_2_U0_ap_ready => v_mix_420_to_422_false_2_U0_ap_ready,
      v_mix_420_to_422_false_2_U0_ap_start => v_mix_420_to_422_false_2_U0_ap_start
    );
start_for_v_mix_420_to_422_false_6_U0_U: entity work.main_design_v_mix_0_0_start_for_v_mix_420_to_422_false_6_U0
     port map (
      CO(0) => icmp_ln74_fu_135_p2,
      Q(0) => ap_CS_fsm_state2_21,
      ap_clk => ap_clk,
      ap_sync_reg_AXIvideo2MultiPixStream_5_U0_ap_ready => ap_sync_reg_AXIvideo2MultiPixStream_5_U0_ap_ready,
      full_n_reg_0 => start_for_v_mix_420_to_422_false_6_U0_U_n_11,
      full_n_reg_1 => \^sr\(0),
      grp_VMixHlsDataFlowFunction_fu_476_ap_start_reg => grp_VMixHlsDataFlowFunction_fu_476_ap_start_reg,
      \mOutPtr_reg[0]_0\ => v_mix_420_to_422_false_6_U0_n_9,
      start_for_v_mix_420_to_422_false_6_U0_full_n => start_for_v_mix_420_to_422_false_6_U0_full_n,
      start_once_reg => start_once_reg_3,
      v_mix_420_to_422_false_6_U0_ap_ready => v_mix_420_to_422_false_6_U0_ap_ready,
      v_mix_420_to_422_false_6_U0_ap_start => v_mix_420_to_422_false_6_U0_ap_start
    );
start_for_v_mix_420_to_422_false_U0_U: entity work.main_design_v_mix_0_0_start_for_v_mix_420_to_422_false_U0
     port map (
      HwReg_layerEnableFlag_2_val_c20_full_n => HwReg_layerEnableFlag_2_val_c20_full_n,
      HwReg_layerHeight_2_val_c36_full_n => HwReg_layerHeight_2_val_c36_full_n,
      HwReg_layerWidth_2_val_c28_full_n => HwReg_layerWidth_2_val_c28_full_n,
      \ap_CS_fsm_reg[1]\(0) => AXIvideo2MultiPixStream_U0_n_35,
      ap_clk => ap_clk,
      ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready => ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready,
      ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready_reg => start_for_v_mix_420_to_422_false_U0_U_n_11,
      full_n_reg_0(0) => ap_NS_fsm_17(1),
      full_n_reg_1 => \^sr\(0),
      grp_VMixHlsDataFlowFunction_fu_476_ap_start_reg => grp_VMixHlsDataFlowFunction_fu_476_ap_start_reg,
      start_once_reg => start_once_reg_5,
      v_mix_420_to_422_false_U0_ap_ready => v_mix_420_to_422_false_U0_ap_ready,
      v_mix_420_to_422_false_U0_ap_start => v_mix_420_to_422_false_U0_ap_start
    );
start_for_v_mix_422_to_420_false_U0_U: entity work.main_design_v_mix_0_0_start_for_v_mix_422_to_420_false_U0
     port map (
      CO(0) => icmp_ln506_fu_79_p2,
      Q(0) => ap_CS_fsm_state2_25,
      ap_clk => ap_clk,
      full_n_reg_0 => \^sr\(0),
      p_6_in => p_6_in_26,
      start_for_v_mix_422_to_420_false_U0_full_n => start_for_v_mix_422_to_420_false_U0_full_n,
      start_once_reg => start_once_reg_56,
      v_mix_422_to_420_false_U0_ap_ready => v_mix_422_to_420_false_U0_ap_ready,
      v_mix_422_to_420_false_U0_ap_start => v_mix_422_to_420_false_U0_ap_start,
      v_mix_444_to_422_false_U0_ap_start => v_mix_444_to_422_false_U0_ap_start
    );
start_for_v_mix_422_to_444_false_3_U0_U: entity work.main_design_v_mix_0_0_start_for_v_mix_422_to_444_false_3_U0
     port map (
      ap_clk => ap_clk,
      full_n_reg_0 => \^sr\(0),
      pop => pop_34,
      start_for_v_mix_422_to_444_false_3_U0_full_n => start_for_v_mix_422_to_444_false_3_U0_full_n,
      start_once_reg => start_once_reg_19,
      v_mix_420_to_422_false_2_U0_ap_start => v_mix_420_to_422_false_2_U0_ap_start,
      v_mix_422_to_444_false_3_U0_ap_ready => v_mix_422_to_444_false_3_U0_ap_ready,
      v_mix_422_to_444_false_3_U0_ap_start => v_mix_422_to_444_false_3_U0_ap_start
    );
start_for_v_mix_422_to_444_false_7_U0_U: entity work.main_design_v_mix_0_0_start_for_v_mix_422_to_444_false_7_U0
     port map (
      ap_clk => ap_clk,
      full_n_reg_0 => \^sr\(0),
      pop => pop_41,
      start_for_v_mix_422_to_444_false_7_U0_full_n => start_for_v_mix_422_to_444_false_7_U0_full_n,
      start_once_reg => start_once_reg_22,
      v_mix_420_to_422_false_6_U0_ap_start => v_mix_420_to_422_false_6_U0_ap_start,
      v_mix_422_to_444_false_7_U0_ap_ready => v_mix_422_to_444_false_7_U0_ap_ready,
      v_mix_422_to_444_false_7_U0_ap_start => v_mix_422_to_444_false_7_U0_ap_start
    );
start_for_v_mix_422_to_444_false_U0_U: entity work.main_design_v_mix_0_0_start_for_v_mix_422_to_444_false_U0
     port map (
      ap_clk => ap_clk,
      full_n_reg_0 => \^sr\(0),
      pop => pop_47,
      start_for_v_mix_422_to_444_false_U0_full_n => start_for_v_mix_422_to_444_false_U0_full_n,
      start_once_reg => start_once_reg_24,
      v_mix_420_to_422_false_U0_ap_start => v_mix_420_to_422_false_U0_ap_start,
      v_mix_422_to_444_false_U0_ap_ready => v_mix_422_to_444_false_U0_ap_ready,
      v_mix_422_to_444_false_U0_ap_start => v_mix_422_to_444_false_U0_ap_start
    );
start_for_v_mix_444_to_422_false_U0_U: entity work.main_design_v_mix_0_0_start_for_v_mix_444_to_422_false_U0
     port map (
      CO(0) => icmp_ln716_fu_79_p2,
      Q(0) => ap_CS_fsm_state2_50,
      ap_clk => ap_clk,
      full_n_reg_0 => \^sr\(0),
      p_6_in => p_6_in_51,
      start_for_v_mix_444_to_422_false_U0_full_n => start_for_v_mix_444_to_422_false_U0_full_n,
      start_once_reg => start_once_reg_80,
      v_mix_444_to_422_false_U0_ap_ready => v_mix_444_to_422_false_U0_ap_ready,
      v_mix_444_to_422_false_U0_ap_start => v_mix_444_to_422_false_U0_ap_start,
      v_mix_rgb2yuv_false_U0_ap_start => v_mix_rgb2yuv_false_U0_ap_start
    );
start_for_v_mix_core_alpha_false_false_10_U0_U: entity work.main_design_v_mix_0_0_start_for_v_mix_core_alpha_false_false_10_U0
     port map (
      E(0) => entry_proc_U0_n_12,
      Q(0) => ap_CS_fsm_state3_63,
      ap_clk => ap_clk,
      entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write => entry_proc_U0_HwReg_layerScaleFactor_2_val26_c_write,
      full_n_reg_0 => start_for_v_mix_core_alpha_false_false_10_U0_U_n_11,
      grp_VMixHlsDataFlowFunction_fu_476_ap_start_reg => grp_VMixHlsDataFlowFunction_fu_476_ap_start_reg,
      \mOutPtr_reg[1]_0\(0) => icmp_ln463_fu_208_p2,
      \mOutPtr_reg[1]_1\ => entry_proc_U0_n_11,
      \mOutPtr_reg[3]_0\ => \^sr\(0),
      start_for_v_mix_core_alpha_false_false_10_U0_full_n => start_for_v_mix_core_alpha_false_false_10_U0_full_n,
      start_for_v_mix_core_alpha_false_false_U0_full_n => start_for_v_mix_core_alpha_false_false_U0_full_n,
      start_once_reg => start_once_reg,
      start_once_reg_reg => ap_sync_reg_entry_proc_U0_ap_ready_reg_n_9,
      v_mix_core_alpha_false_false_10_U0_ap_start => v_mix_core_alpha_false_false_10_U0_ap_start
    );
start_for_v_mix_core_alpha_false_false_U0_U: entity work.main_design_v_mix_0_0_start_for_v_mix_core_alpha_false_false_U0
     port map (
      E(0) => entry_proc_U0_n_10,
      HwReg_layerScaleFactor_1_val25_c_empty_n => HwReg_layerScaleFactor_1_val25_c_empty_n,
      HwReg_layerStartX_1_val17_c_empty_n => HwReg_layerStartX_1_val17_c_empty_n,
      HwReg_layerStartY_1_val19_c_empty_n => HwReg_layerStartY_1_val19_c_empty_n,
      \ap_CS_fsm_reg[0]\ => HwReg_layerHeight_1_val_c_U_n_9,
      ap_clk => ap_clk,
      empty_n_reg_0 => start_for_v_mix_core_alpha_false_false_U0_U_n_11,
      full_n_reg_0 => v_mix_core_alpha_false_false_U0_n_24,
      \mOutPtr_reg[0]_0\ => \^sr\(0),
      p_9_in => p_9_in_64,
      start_for_v_mix_core_alpha_false_false_U0_full_n => start_for_v_mix_core_alpha_false_false_U0_full_n,
      v_mix_core_alpha_false_false_U0_ap_start => v_mix_core_alpha_false_false_U0_ap_start
    );
start_for_v_mix_rgb2yuv_false_U0_U: entity work.main_design_v_mix_0_0_start_for_v_mix_rgb2yuv_false_U0
     port map (
      CO(0) => icmp_ln1040_fu_79_p2,
      Q(0) => ap_CS_fsm_state2_74,
      ap_clk => ap_clk,
      full_n_reg_0 => start_for_v_mix_rgb2yuv_false_U0_U_n_11,
      full_n_reg_1 => \^sr\(0),
      p_6_in => p_6_in_75,
      start_for_v_mix_rgb2yuv_false_U0_full_n => start_for_v_mix_rgb2yuv_false_U0_full_n,
      start_once_reg => start_once_reg_62,
      v_mix_core_alpha_false_false_10_U0_ap_start => v_mix_core_alpha_false_false_10_U0_ap_start,
      v_mix_rgb2yuv_false_U0_ap_ready => v_mix_rgb2yuv_false_U0_ap_ready,
      v_mix_rgb2yuv_false_U0_ap_start => v_mix_rgb2yuv_false_U0_ap_start
    );
start_for_v_mix_upsample_false_9_U0_U: entity work.main_design_v_mix_0_0_start_for_v_mix_upsample_false_9_U0
     port map (
      ap_clk => ap_clk,
      full_n_reg_0 => \^sr\(0),
      pop => pop_81,
      start_for_v_mix_upsample_false_9_U0_full_n => start_for_v_mix_upsample_false_9_U0_full_n,
      start_once_reg => start_once_reg_103,
      v_mix_upsample_false_9_U0_ap_ready => v_mix_upsample_false_9_U0_ap_ready,
      v_mix_upsample_false_9_U0_ap_start => v_mix_upsample_false_9_U0_ap_start,
      v_mix_yuv2rgb_false_8_U0_ap_start => v_mix_yuv2rgb_false_8_U0_ap_start
    );
start_for_v_mix_upsample_false_U0_U: entity work.main_design_v_mix_0_0_start_for_v_mix_upsample_false_U0
     port map (
      ap_clk => ap_clk,
      full_n_reg_0 => \^sr\(0),
      pop => pop_86,
      start_for_v_mix_upsample_false_U0_full_n => start_for_v_mix_upsample_false_U0_full_n,
      start_once_reg => start_once_reg_109,
      v_mix_upsample_false_U0_ap_ready => v_mix_upsample_false_U0_ap_ready,
      v_mix_upsample_false_U0_ap_start => v_mix_upsample_false_U0_ap_start,
      v_mix_yuv2rgb_false_U0_ap_start => v_mix_yuv2rgb_false_U0_ap_start
    );
start_for_v_mix_yuv2rgb_false_4_U0_U: entity work.main_design_v_mix_0_0_start_for_v_mix_yuv2rgb_false_4_U0
     port map (
      ap_clk => ap_clk,
      full_n_reg_0 => \^sr\(0),
      pop => pop_93,
      start_for_v_mix_yuv2rgb_false_4_U0_full_n => start_for_v_mix_yuv2rgb_false_4_U0_full_n,
      start_once_reg => start_once_reg_37,
      v_mix_422_to_444_false_3_U0_ap_start => v_mix_422_to_444_false_3_U0_ap_start,
      v_mix_yuv2rgb_false_4_U0_ap_ready => v_mix_yuv2rgb_false_4_U0_ap_ready,
      v_mix_yuv2rgb_false_4_U0_ap_start => v_mix_yuv2rgb_false_4_U0_ap_start
    );
start_for_v_mix_yuv2rgb_false_8_U0_U: entity work.main_design_v_mix_0_0_start_for_v_mix_yuv2rgb_false_8_U0
     port map (
      ap_clk => ap_clk,
      full_n_reg_0 => \^sr\(0),
      pop => pop_98,
      start_for_v_mix_yuv2rgb_false_8_U0_full_n => start_for_v_mix_yuv2rgb_false_8_U0_full_n,
      start_once_reg => start_once_reg_43,
      v_mix_422_to_444_false_7_U0_ap_start => v_mix_422_to_444_false_7_U0_ap_start,
      v_mix_yuv2rgb_false_8_U0_ap_ready => v_mix_yuv2rgb_false_8_U0_ap_ready,
      v_mix_yuv2rgb_false_8_U0_ap_start => v_mix_yuv2rgb_false_8_U0_ap_start
    );
start_for_v_mix_yuv2rgb_false_U0_U: entity work.main_design_v_mix_0_0_start_for_v_mix_yuv2rgb_false_U0
     port map (
      ap_clk => ap_clk,
      full_n_reg_0 => \^sr\(0),
      pop => pop_104,
      start_for_v_mix_yuv2rgb_false_U0_full_n => start_for_v_mix_yuv2rgb_false_U0_full_n,
      start_once_reg => start_once_reg_49,
      v_mix_422_to_444_false_U0_ap_start => v_mix_422_to_444_false_U0_ap_start,
      v_mix_yuv2rgb_false_U0_ap_ready => v_mix_yuv2rgb_false_U0_ap_ready,
      v_mix_yuv2rgb_false_U0_ap_start => v_mix_yuv2rgb_false_U0_ap_start
    );
v_mix_420_to_422_false_2_U0: entity work.main_design_v_mix_0_0_v_mix_420_to_422_false_2
     port map (
      CO(0) => icmp_ln74_fu_111_p2,
      E(0) => pop,
      HwReg_layerEnableFlag_0_val_c13_full_n => HwReg_layerEnableFlag_0_val_c13_full_n,
      HwReg_layerEnableFlag_0_val_c14_empty_n => HwReg_layerEnableFlag_0_val_c14_empty_n,
      Q(0) => ap_CS_fsm_state2,
      \ap_CS_fsm_reg[0]_0\ => v_mix_420_to_422_false_2_U0_n_11,
      \ap_CS_fsm_reg[2]_i_2_0\(11 downto 0) => \d_read_reg_26_reg[11]_0\(11 downto 0),
      ap_clk => ap_clk,
      ap_done_cache_reg => \^sr\(0),
      ap_enable_reg_pp0_iter1_reg => v_mix_420_to_422_false_2_U0_n_15,
      ap_rst_n => ap_rst_n,
      full_n_reg(0) => ap_NS_fsm(1),
      icmp_ln76_fu_78_p2_carry_i_1(11 downto 0) => \d_read_reg_26_reg[11]\(11 downto 0),
      \layerEnableFlag_3_reg_137_reg[0]_0\ => v_mix_420_to_422_false_2_U0_n_10,
      \layerEnableFlag_3_reg_137_reg[0]_1\ => HwReg_layerEnableFlag_0_val_c14_U_n_13,
      \mOutPtr_reg[0]\ => srcLayer0_U_n_9,
      p_6_in => p_6_in_18,
      push => push_1,
      srcLayer0Yuv422_full_n => srcLayer0Yuv422_full_n,
      srcLayer0_empty_n => srcLayer0_empty_n,
      start_for_v_mix_422_to_444_false_3_U0_full_n => start_for_v_mix_422_to_444_false_3_U0_full_n,
      start_once_reg => start_once_reg_19,
      v_mix_420_to_422_false_2_U0_ap_ready => v_mix_420_to_422_false_2_U0_ap_ready,
      v_mix_420_to_422_false_2_U0_ap_start => v_mix_420_to_422_false_2_U0_ap_start,
      y_07_fu_640 => y_07_fu_640_6
    );
v_mix_420_to_422_false_6_U0: entity work.main_design_v_mix_0_0_v_mix_420_to_422_false_6
     port map (
      CO(0) => icmp_ln74_fu_135_p2,
      D(11 downto 0) => HwReg_layerWidth_1_val_c24_dout(11 downto 0),
      E(0) => pop_20,
      HwReg_layerEnableFlag_1_val_c16_full_n => HwReg_layerEnableFlag_1_val_c16_full_n,
      HwReg_layerEnableFlag_1_val_c17_dout => HwReg_layerEnableFlag_1_val_c17_dout,
      HwReg_layerEnableFlag_1_val_c17_empty_n => HwReg_layerEnableFlag_1_val_c17_empty_n,
      HwReg_layerHeight_1_val_c31_full_n => HwReg_layerHeight_1_val_c31_full_n,
      HwReg_layerWidth_1_val_c23_full_n => HwReg_layerWidth_1_val_c23_full_n,
      Q(0) => ap_CS_fsm_state2_21,
      \ap_CS_fsm_reg[0]_0\ => v_mix_420_to_422_false_6_U0_n_10,
      \ap_CS_fsm_reg[2]_0\ => v_mix_420_to_422_false_6_U0_n_15,
      ap_clk => ap_clk,
      ap_done_cache_reg => \^sr\(0),
      ap_rst_n => ap_rst_n,
      \height_reg_155_reg[0]_0\ => HwReg_layerWidth_1_val_c24_U_n_9,
      \height_reg_155_reg[11]_0\(11 downto 0) => HwReg_layerHeight_1_val_c32_dout(11 downto 0),
      \layerEnableFlag_reg_151_reg[0]_0\ => v_mix_420_to_422_false_6_U0_n_9,
      \mOutPtr_reg[0]\ => srcLayer1_U_n_9,
      push => push_2,
      srcLayer1Yuv422_full_n => srcLayer1Yuv422_full_n,
      srcLayer1_empty_n => srcLayer1_empty_n,
      start_for_v_mix_422_to_444_false_7_U0_full_n => start_for_v_mix_422_to_444_false_7_U0_full_n,
      start_once_reg => start_once_reg_22,
      v_mix_420_to_422_false_6_U0_ap_ready => v_mix_420_to_422_false_6_U0_ap_ready,
      v_mix_420_to_422_false_6_U0_ap_start => v_mix_420_to_422_false_6_U0_ap_start,
      y_fu_640 => y_fu_640_8
    );
v_mix_420_to_422_false_U0: entity work.main_design_v_mix_0_0_v_mix_420_to_422_false_s
     port map (
      D(11 downto 0) => HwReg_layerWidth_2_val_c28_dout(11 downto 0),
      E(0) => pop_23,
      HwReg_layerEnableFlag_2_val_c19_full_n => HwReg_layerEnableFlag_2_val_c19_full_n,
      HwReg_layerEnableFlag_2_val_c20_dout => HwReg_layerEnableFlag_2_val_c20_dout,
      HwReg_layerEnableFlag_2_val_c20_empty_n => HwReg_layerEnableFlag_2_val_c20_empty_n,
      HwReg_layerHeight_2_val_c35_full_n => HwReg_layerHeight_2_val_c35_full_n,
      HwReg_layerWidth_2_val_c27_full_n => HwReg_layerWidth_2_val_c27_full_n,
      \ap_CS_fsm_reg[0]_0\ => v_mix_420_to_422_false_U0_n_9,
      \ap_CS_fsm_reg[2]_0\ => v_mix_420_to_422_false_U0_n_12,
      ap_clk => ap_clk,
      ap_done_cache_reg => \^sr\(0),
      ap_rst_n => ap_rst_n,
      \height_reg_155_reg[0]_0\ => HwReg_layerWidth_2_val_c28_U_n_9,
      \height_reg_155_reg[11]_0\(11 downto 0) => HwReg_layerHeight_2_val_c36_dout(11 downto 0),
      \mOutPtr_reg[0]\ => srcLayer2_U_n_9,
      push => push_4,
      srcLayer2Yuv422_full_n => srcLayer2Yuv422_full_n,
      srcLayer2_empty_n => srcLayer2_empty_n,
      start_for_v_mix_422_to_444_false_U0_full_n => start_for_v_mix_422_to_444_false_U0_full_n,
      start_once_reg => start_once_reg_24,
      v_mix_420_to_422_false_U0_ap_ready => v_mix_420_to_422_false_U0_ap_ready,
      v_mix_420_to_422_false_U0_ap_start => v_mix_420_to_422_false_U0_ap_start,
      y_fu_640 => y_fu_640_12
    );
v_mix_422_to_420_false_U0: entity work.main_design_v_mix_0_0_v_mix_422_to_420_false_s
     port map (
      CO(0) => icmp_ln506_fu_79_p2,
      Q(0) => ap_CS_fsm_state2_25,
      addr110_out => addr110_out,
      \ap_CS_fsm_reg[2]_0\ => v_mix_422_to_420_false_U0_n_10,
      \ap_CS_fsm_reg[2]_i_2__12_0\(11 downto 0) => \d_read_reg_26_reg[11]_0\(11 downto 0),
      ap_clk => ap_clk,
      ap_done_cache_reg => \^sr\(0),
      ap_rst_n => ap_rst_n,
      icmp_ln508_fu_78_p2_carry_i_1(11 downto 0) => \d_read_reg_26_reg[11]\(11 downto 0),
      \mOutPtr_reg[0]\ => out422_U_n_9,
      out420_full_n => out420_full_n,
      out422_empty_n => out422_empty_n,
      p_6_in => p_6_in_28,
      p_6_in_0 => p_6_in_26,
      p_9_in => p_9_in_29,
      push => push_27,
      push_1 => push_52,
      start_for_MultiPixStream2AXIvideo_U0_full_n => start_for_MultiPixStream2AXIvideo_U0_full_n,
      start_for_v_mix_422_to_420_false_U0_full_n => start_for_v_mix_422_to_420_false_U0_full_n,
      start_once_reg => start_once_reg_30,
      start_once_reg_2 => start_once_reg_56,
      v_mix_422_to_420_false_U0_ap_ready => v_mix_422_to_420_false_U0_ap_ready,
      v_mix_422_to_420_false_U0_ap_start => v_mix_422_to_420_false_U0_ap_start,
      v_mix_444_to_422_false_U0_ap_start => v_mix_444_to_422_false_U0_ap_start
    );
v_mix_422_to_444_false_3_U0: entity work.main_design_v_mix_0_0_v_mix_422_to_444_false_3
     port map (
      E(0) => pop,
      HwReg_layerEnableFlag_0_val_c13_empty_n => HwReg_layerEnableFlag_0_val_c13_empty_n,
      HwReg_layerEnableFlag_0_val_c_full_n => HwReg_layerEnableFlag_0_val_c_full_n,
      addr110_out => addr110_out_33,
      \ap_CS_fsm_reg[0]_0\ => v_mix_422_to_444_false_3_U0_n_11,
      \ap_CS_fsm_reg[2]_i_2__0_0\(11 downto 0) => \d_read_reg_26_reg[11]_0\(11 downto 0),
      ap_clk => ap_clk,
      ap_done_cache_reg => \^sr\(0),
      ap_enable_reg_pp0_iter1_reg => v_mix_422_to_444_false_3_U0_n_13,
      ap_rst_n => ap_rst_n,
      icmp_ln105_fu_78_p2_carry_i_1(11 downto 0) => \d_read_reg_26_reg[11]\(11 downto 0),
      \layerEnableFlag_2_reg_137_reg[0]_0\ => v_mix_422_to_444_false_3_U0_n_10,
      \layerEnableFlag_2_reg_137_reg[0]_1\ => HwReg_layerEnableFlag_0_val_c13_U_n_13,
      \mOutPtr_reg[0]\ => srcLayer0Yuv422_U_n_9,
      p_6_in => p_6_in_31,
      p_9_in => p_9_in_32,
      pop => pop_34,
      push => push_36,
      push_0 => push_35,
      srcLayer0Yuv422_empty_n => srcLayer0Yuv422_empty_n,
      srcLayer0Yuv_full_n => srcLayer0Yuv_full_n,
      start_for_v_mix_yuv2rgb_false_4_U0_full_n => start_for_v_mix_yuv2rgb_false_4_U0_full_n,
      start_once_reg => start_once_reg_37,
      v_mix_422_to_444_false_3_U0_ap_ready => v_mix_422_to_444_false_3_U0_ap_ready,
      v_mix_422_to_444_false_3_U0_ap_start => v_mix_422_to_444_false_3_U0_ap_start,
      y_07_fu_640 => y_07_fu_640
    );
v_mix_422_to_444_false_7_U0: entity work.main_design_v_mix_0_0_v_mix_422_to_444_false_7
     port map (
      D(11 downto 0) => HwReg_layerWidth_1_val_c23_dout(11 downto 0),
      E(0) => pop_20,
      HwReg_layerEnableFlag_1_val_c15_full_n => HwReg_layerEnableFlag_1_val_c15_full_n,
      HwReg_layerEnableFlag_1_val_c16_dout => HwReg_layerEnableFlag_1_val_c16_dout,
      HwReg_layerEnableFlag_1_val_c16_empty_n => HwReg_layerEnableFlag_1_val_c16_empty_n,
      HwReg_layerHeight_1_val_c30_full_n => HwReg_layerHeight_1_val_c30_full_n,
      HwReg_layerWidth_1_val_c22_full_n => HwReg_layerWidth_1_val_c22_full_n,
      addr110_out => addr110_out_40,
      \ap_CS_fsm_reg[0]_0\ => v_mix_422_to_444_false_7_U0_n_9,
      \ap_CS_fsm_reg[2]_0\ => v_mix_422_to_444_false_7_U0_n_12,
      ap_clk => ap_clk,
      ap_done_cache_reg => \^sr\(0),
      ap_rst_n => ap_rst_n,
      \height_reg_155_reg[0]_0\ => HwReg_layerWidth_1_val_c23_U_n_9,
      \height_reg_155_reg[11]_0\(11 downto 0) => HwReg_layerHeight_1_val_c31_dout(11 downto 0),
      \mOutPtr_reg[0]\ => srcLayer1Yuv422_U_n_9,
      p_6_in => p_6_in_38,
      p_9_in => p_9_in_39,
      pop => pop_41,
      push => push_42,
      srcLayer1Yuv422_empty_n => srcLayer1Yuv422_empty_n,
      srcLayer1Yuv_full_n => srcLayer1Yuv_full_n,
      start_for_v_mix_yuv2rgb_false_8_U0_full_n => start_for_v_mix_yuv2rgb_false_8_U0_full_n,
      start_once_reg => start_once_reg_43,
      v_mix_422_to_444_false_7_U0_ap_ready => v_mix_422_to_444_false_7_U0_ap_ready,
      v_mix_422_to_444_false_7_U0_ap_start => v_mix_422_to_444_false_7_U0_ap_start,
      y_fu_640 => y_fu_640_7
    );
v_mix_422_to_444_false_U0: entity work.main_design_v_mix_0_0_v_mix_422_to_444_false_s
     port map (
      D(11 downto 0) => HwReg_layerWidth_2_val_c27_dout(11 downto 0),
      E(0) => pop_23,
      HwReg_layerEnableFlag_2_val_c18_full_n => HwReg_layerEnableFlag_2_val_c18_full_n,
      HwReg_layerEnableFlag_2_val_c19_dout => HwReg_layerEnableFlag_2_val_c19_dout,
      HwReg_layerEnableFlag_2_val_c19_empty_n => HwReg_layerEnableFlag_2_val_c19_empty_n,
      HwReg_layerHeight_2_val_c34_full_n => HwReg_layerHeight_2_val_c34_full_n,
      HwReg_layerWidth_2_val_c26_full_n => HwReg_layerWidth_2_val_c26_full_n,
      addr110_out => addr110_out_46,
      \ap_CS_fsm_reg[0]_0\ => v_mix_422_to_444_false_U0_n_9,
      \ap_CS_fsm_reg[2]_0\ => v_mix_422_to_444_false_U0_n_12,
      ap_clk => ap_clk,
      ap_done_cache_reg => \^sr\(0),
      ap_rst_n => ap_rst_n,
      \height_reg_155_reg[0]_0\ => HwReg_layerWidth_2_val_c27_U_n_9,
      \height_reg_155_reg[11]_0\(11 downto 0) => HwReg_layerHeight_2_val_c35_dout(11 downto 0),
      \mOutPtr_reg[0]\ => srcLayer2Yuv422_U_n_9,
      p_6_in => p_6_in_44,
      p_9_in => p_9_in_45,
      pop => pop_47,
      push => push_48,
      srcLayer2Yuv422_empty_n => srcLayer2Yuv422_empty_n,
      srcLayer2Yuv_full_n => srcLayer2Yuv_full_n,
      start_for_v_mix_yuv2rgb_false_U0_full_n => start_for_v_mix_yuv2rgb_false_U0_full_n,
      start_once_reg => start_once_reg_49,
      v_mix_422_to_444_false_U0_ap_ready => v_mix_422_to_444_false_U0_ap_ready,
      v_mix_422_to_444_false_U0_ap_start => v_mix_422_to_444_false_U0_ap_start,
      y_fu_640 => y_fu_640_11
    );
v_mix_444_to_422_false_U0: entity work.main_design_v_mix_0_0_v_mix_444_to_422_false_s
     port map (
      CO(0) => icmp_ln716_fu_79_p2,
      Q(0) => ap_CS_fsm_state2_50,
      addr110_out => addr110_out_55,
      \ap_CS_fsm_reg[2]_0\ => v_mix_444_to_422_false_U0_n_10,
      \ap_CS_fsm_reg[2]_i_2__11_0\(11 downto 0) => \d_read_reg_26_reg[11]_0\(11 downto 0),
      ap_clk => ap_clk,
      ap_done_cache_reg => \^sr\(0),
      ap_rst_n => ap_rst_n,
      icmp_ln718_fu_78_p2_carry_i_1(11 downto 0) => \d_read_reg_26_reg[11]\(11 downto 0),
      \mOutPtr_reg[0]\ => outYuv_U_n_9,
      out422_full_n => out422_full_n,
      outYuv_empty_n => outYuv_empty_n,
      p_6_in => p_6_in_53,
      p_6_in_0 => p_6_in_51,
      p_9_in => p_9_in_54,
      push => push_52,
      push_1 => push_76,
      start_for_v_mix_422_to_420_false_U0_full_n => start_for_v_mix_422_to_420_false_U0_full_n,
      start_for_v_mix_444_to_422_false_U0_full_n => start_for_v_mix_444_to_422_false_U0_full_n,
      start_once_reg => start_once_reg_56,
      start_once_reg_2 => start_once_reg_80,
      v_mix_444_to_422_false_U0_ap_ready => v_mix_444_to_422_false_U0_ap_ready,
      v_mix_444_to_422_false_U0_ap_start => v_mix_444_to_422_false_U0_ap_start,
      v_mix_rgb2yuv_false_U0_ap_start => v_mix_rgb2yuv_false_U0_ap_start
    );
v_mix_core_alpha_false_false_10_U0: entity work.main_design_v_mix_0_0_v_mix_core_alpha_false_false_10
     port map (
      D(15 downto 0) => HwReg_layerStartX_2_val18_c_dout(15 downto 0),
      E(0) => push_66,
      HwReg_layerHeight_2_val_c_empty_n => HwReg_layerHeight_2_val_c_empty_n,
      HwReg_layerStartY_2_val20_c_empty_n => HwReg_layerStartY_2_val20_c_empty_n,
      HwReg_layerWidth_2_val_c_empty_n => HwReg_layerWidth_2_val_c_empty_n,
      Q(0) => ap_CS_fsm_state3_63,
      and_ln476_4_reg_221 => \grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132/and_ln476_4_reg_221\,
      \ap_CS_fsm_reg[0]_0\ => v_mix_core_alpha_false_false_10_U0_n_14,
      \ap_CS_fsm_reg[0]_i_2__0_0\(11 downto 0) => \d_read_reg_26_reg[11]_0\(11 downto 0),
      ap_clk => ap_clk,
      ap_done_cache_reg => \^sr\(0),
      \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]\(23 downto 0) => v_mix_core_alpha_false_false_10_U0_outLayer2_din(23 downto 0),
      \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_0\(23) => outLayer1_U_n_12,
      \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_0\(22) => outLayer1_U_n_13,
      \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_0\(21) => outLayer1_U_n_14,
      \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_0\(20) => outLayer1_U_n_15,
      \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_0\(19) => outLayer1_U_n_16,
      \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_0\(18) => outLayer1_U_n_17,
      \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_0\(17) => outLayer1_U_n_18,
      \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_0\(16) => outLayer1_U_n_19,
      \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_0\(15) => outLayer1_U_n_20,
      \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_0\(14) => outLayer1_U_n_21,
      \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_0\(13) => outLayer1_U_n_22,
      \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_0\(12) => outLayer1_U_n_23,
      \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_0\(11) => outLayer1_U_n_24,
      \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_0\(10) => outLayer1_U_n_25,
      \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_0\(9) => outLayer1_U_n_26,
      \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_0\(8) => outLayer1_U_n_27,
      \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_0\(7) => outLayer1_U_n_28,
      \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_0\(6) => outLayer1_U_n_29,
      \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_0\(5) => outLayer1_U_n_30,
      \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_0\(4) => outLayer1_U_n_31,
      \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_0\(3) => outLayer1_U_n_32,
      \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_0\(2) => outLayer1_U_n_33,
      \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_0\(1) => outLayer1_U_n_34,
      \ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125_reg[23]_0\(0) => outLayer1_U_n_35,
      ap_rst_n => ap_rst_n,
      hwReg_6_val_dout(0) => HwReg_layerEnable_val16_c_dout(2),
      icmp_ln465_fu_143_p2_carry(11 downto 0) => \d_read_reg_26_reg[11]\(11 downto 0),
      \icmp_ln465_reg_217_reg[0]\ => v_mix_core_alpha_false_false_10_U0_n_10,
      \layerStartY_reg_257_reg[15]_0\(15 downto 0) => HwReg_layerStartY_2_val20_c_dout(15 downto 0),
      \mOutPtr_reg[0]\ => v_mix_core_alpha_false_false_10_U0_n_15,
      \mOutPtr_reg[0]_0\ => v_mix_core_alpha_false_false_10_U0_n_18,
      \mOutPtr_reg[0]_1\ => outLayer1_U_n_9,
      \mOutPtr_reg[0]_2\ => srcLayer2x_U_n_9,
      \mOutPtr_reg[0]_3\(0) => push_89,
      outLayer1_empty_n => outLayer1_empty_n,
      outLayer2_full_n => outLayer2_full_n,
      p_6_in => p_6_in_61,
      p_6_in_0 => p_6_in_59,
      p_9_in => p_9_in_60,
      p_9_in_1 => p_9_in_58,
      push => push_57,
      \shl_ln449_reg_269_reg[15]_0\(15 downto 0) => shl_ln449_fu_152_p2(15 downto 0),
      \shl_ln450_reg_274_reg[15]_0\(15 downto 0) => shl_ln450_fu_162_p2(15 downto 0),
      srcLayer2x_empty_n => srcLayer2x_empty_n,
      start_for_v_mix_rgb2yuv_false_U0_full_n => start_for_v_mix_rgb2yuv_false_U0_full_n,
      start_once_reg => start_once_reg_62,
      v_mix_core_alpha_false_false_10_U0_ap_start => v_mix_core_alpha_false_false_10_U0_ap_start,
      v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read => v_mix_core_alpha_false_false_10_U0_hwReg_13_2_val_read,
      \y_fu_80_reg[9]_0\(0) => icmp_ln463_fu_208_p2
    );
v_mix_core_alpha_false_false_U0: entity work.main_design_v_mix_0_0_v_mix_core_alpha_false_false_s
     port map (
      CO(0) => icmp_ln463_fu_254_p2,
      D(15 downto 0) => HwReg_layerStartX_1_val17_c_dout(15 downto 0),
      E(0) => push_66,
      HwReg_layerEnable_val16_c_full_n => HwReg_layerEnable_val16_c_full_n,
      HwReg_layerScaleFactor_1_val25_c_empty_n => HwReg_layerScaleFactor_1_val25_c_empty_n,
      HwReg_layerStartX_1_val17_c_empty_n => HwReg_layerStartX_1_val17_c_empty_n,
      HwReg_layerStartY_1_val19_c_empty_n => HwReg_layerStartY_1_val19_c_empty_n,
      Q(0) => ap_CS_fsm_state3_73,
      addr110_out => addr110_out_72,
      addr110_out_2 => addr110_out_67,
      and_ln476_3_reg_392 => \grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170/and_ln476_3_reg_392\,
      \ap_CS_fsm_reg[0]_0\ => start_for_v_mix_core_alpha_false_false_U0_U_n_11,
      \ap_CS_fsm_reg[1]_0\ => HwReg_layerHeight_1_val_c_U_n_9,
      \ap_CS_fsm_reg[2]_0\ => v_mix_core_alpha_false_false_U0_n_24,
      \ap_CS_fsm_reg[3]_0\ => v_mix_core_alpha_false_false_U0_n_14,
      \ap_CS_fsm_reg[3]_i_2_0\(11 downto 0) => \d_read_reg_26_reg[11]_0\(11 downto 0),
      ap_clk => ap_clk,
      ap_done_cache_reg => \^sr\(0),
      \ap_phi_reg_pp0_iter1_p_0_0_014_i_reg_189_reg[7]\(7 downto 0) => \ap_phi_reg_pp0_iter1_p_0_0_014_i_reg_189_reg[7]\(7 downto 0),
      \ap_phi_reg_pp0_iter1_p_0_0_0_117_i_reg_180_reg[7]\(7 downto 0) => \ap_phi_reg_pp0_iter1_p_0_0_0_117_i_reg_180_reg[7]\(7 downto 0),
      \ap_phi_reg_pp0_iter1_p_0_0_0_220_i_reg_171_reg[7]\(7 downto 0) => \ap_phi_reg_pp0_iter1_p_0_0_0_220_i_reg_171_reg[7]\(7 downto 0),
      \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[0]\ => srcLayer1x_U_n_19,
      \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[1]\ => srcLayer1x_U_n_18,
      \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[2]\ => srcLayer1x_U_n_17,
      \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[3]\ => srcLayer1x_U_n_16,
      \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[4]\ => srcLayer1x_U_n_15,
      \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[5]\ => srcLayer1x_U_n_14,
      \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[6]\ => srcLayer1x_U_n_13,
      \ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218_reg[7]\ => srcLayer1x_U_n_12,
      \ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189_reg[7]\ => outLayer0_U_n_12,
      \ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[0]\ => srcLayer1x_U_n_27,
      \ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[1]\ => srcLayer1x_U_n_26,
      \ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[2]\ => srcLayer1x_U_n_25,
      \ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[3]\ => srcLayer1x_U_n_24,
      \ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[4]\ => srcLayer1x_U_n_23,
      \ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[5]\ => srcLayer1x_U_n_22,
      \ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[6]\ => srcLayer1x_U_n_21,
      \ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208_reg[7]\ => srcLayer1x_U_n_20,
      \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[0]\ => srcLayer1x_U_n_35,
      \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[1]\ => srcLayer1x_U_n_34,
      \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[2]\ => srcLayer1x_U_n_33,
      \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[3]\ => srcLayer1x_U_n_32,
      \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[4]\ => srcLayer1x_U_n_31,
      \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[5]\ => srcLayer1x_U_n_30,
      \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[6]\ => srcLayer1x_U_n_29,
      \ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198_reg[7]\ => srcLayer1x_U_n_28,
      \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]\(23 downto 0) => v_mix_core_alpha_false_false_U0_outLayer1_din(23 downto 0),
      \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_0\(23 downto 0) => \SRL_SIG_reg[1]_7\(23 downto 0),
      \ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171_reg[7]_1\(23 downto 0) => \SRL_SIG_reg[0]_6\(23 downto 0),
      ap_rst_n => ap_rst_n,
      full_n_reg => entry_proc_U0_n_11,
      \icmp_ln465_reg_388_reg[0]\ => v_mix_core_alpha_false_false_U0_n_9,
      \icmp_ln465_reg_388_reg[0]_0\(11 downto 0) => \d_read_reg_26_reg[11]\(11 downto 0),
      \layerStartY_reg_303_reg[15]_0\(15 downto 0) => HwReg_layerStartY_1_val19_c_dout(15 downto 0),
      \mOutPtr_reg[0]\ => v_mix_core_alpha_false_false_U0_n_18,
      \mOutPtr_reg[0]_0\ => outLayer0_U_n_9,
      \mOutPtr_reg[0]_1\ => srcLayer1x_U_n_9,
      \out\(1 downto 0) => HwReg_layerEnable_val16_c12_dout(1 downto 0),
      outLayer0_empty_n => outLayer0_empty_n,
      outLayer1_full_n => outLayer1_full_n,
      p_6_in => p_6_in_70,
      p_6_in_0 => p_6_in_69,
      p_9_in => p_9_in_71,
      p_9_in_1 => p_9_in_68,
      p_9_in_3 => p_9_in_64,
      push => push_65,
      push_4 => push_94,
      push_5 => push_82,
      \shl_ln449_reg_320_reg[15]_0\(15 downto 0) => shl_ln449_fu_198_p2(15 downto 0),
      \shl_ln450_reg_325_reg[15]_0\(15 downto 0) => shl_ln450_fu_208_p2(15 downto 0),
      srcLayer1x_empty_n => srcLayer1x_empty_n,
      start_for_v_mix_core_alpha_false_false_U0_full_n => start_for_v_mix_core_alpha_false_false_U0_full_n,
      start_once_reg => start_once_reg,
      v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read => v_mix_core_alpha_false_false_U0_HwReg_layerScaleFactor_1_val25_read,
      v_mix_core_alpha_false_false_U0_ap_start => v_mix_core_alpha_false_false_U0_ap_start
    );
v_mix_rgb2yuv_false_U0: entity work.main_design_v_mix_0_0_v_mix_rgb2yuv_false_s
     port map (
      CO(0) => icmp_ln1040_fu_79_p2,
      Q(0) => ap_CS_fsm_state2_74,
      addr110_out => addr110_out_79,
      \ap_CS_fsm_reg[2]_0\ => v_mix_rgb2yuv_false_U0_n_10,
      \ap_CS_fsm_reg[2]_i_2__10_0\(11 downto 0) => \d_read_reg_26_reg[11]_0\(11 downto 0),
      ap_clk => ap_clk,
      ap_done_cache_reg => \^sr\(0),
      ap_rst_n => ap_rst_n,
      icmp_ln1042_fu_78_p2_carry_i_1(11 downto 0) => \d_read_reg_26_reg[11]\(11 downto 0),
      \mOutPtr_reg[0]\ => outLayer2_U_n_9,
      outLayer2_empty_n => outLayer2_empty_n,
      outYuv_full_n => outYuv_full_n,
      p_6_in => p_6_in_77,
      p_6_in_0 => p_6_in_75,
      p_9_in => p_9_in_78,
      push => push_76,
      push_1 => push_57,
      start_for_v_mix_444_to_422_false_U0_full_n => start_for_v_mix_444_to_422_false_U0_full_n,
      start_for_v_mix_rgb2yuv_false_U0_full_n => start_for_v_mix_rgb2yuv_false_U0_full_n,
      start_once_reg => start_once_reg_80,
      start_once_reg_2 => start_once_reg_62,
      v_mix_core_alpha_false_false_10_U0_ap_start => v_mix_core_alpha_false_false_10_U0_ap_start,
      v_mix_rgb2yuv_false_U0_ap_ready => v_mix_rgb2yuv_false_U0_ap_ready,
      v_mix_rgb2yuv_false_U0_ap_start => v_mix_rgb2yuv_false_U0_ap_start
    );
v_mix_upsample_false_9_U0: entity work.main_design_v_mix_0_0_v_mix_upsample_false_9
     port map (
      D(11 downto 0) => HwReg_layerWidth_1_val_c21_dout(11 downto 0),
      HwReg_layerEnableFlag_1_val_c_dout => HwReg_layerEnableFlag_1_val_c_dout,
      addr110_out => addr110_out_85,
      \ap_CS_fsm_reg[0]_0\ => v_mix_upsample_false_9_U0_n_9,
      \ap_CS_fsm_reg[2]_0\ => v_mix_upsample_false_9_U0_n_11,
      ap_clk => ap_clk,
      ap_done_cache_reg => \^sr\(0),
      ap_rst_n => ap_rst_n,
      \empty_reg_143_reg[11]_0\(11 downto 0) => HwReg_layerHeight_1_val_c29_dout(11 downto 0),
      \mOutPtr_reg[0]\ => srcLayer1Rgb_U_n_9,
      p_1_out(0) => p_1_out(0),
      p_6_in => p_6_in_83,
      p_9_in => p_9_in_84,
      pop => pop_81,
      push => push_82,
      push_0 => push_99,
      srcLayer1Rgb_empty_n => srcLayer1Rgb_empty_n,
      srcLayer1x_full_n => srcLayer1x_full_n,
      v_mix_upsample_false_9_U0_ap_ready => v_mix_upsample_false_9_U0_ap_ready,
      v_mix_upsample_false_9_U0_ap_start => v_mix_upsample_false_9_U0_ap_start,
      y_fu_600 => y_fu_600_9
    );
v_mix_upsample_false_U0: entity work.main_design_v_mix_0_0_v_mix_upsample_false_s
     port map (
      D(11 downto 0) => HwReg_layerWidth_2_val_c25_dout(11 downto 0),
      HwReg_layerEnableFlag_2_val_c_dout => HwReg_layerEnableFlag_2_val_c_dout,
      HwReg_layerHeight_2_val_c_full_n => HwReg_layerHeight_2_val_c_full_n,
      HwReg_layerWidth_2_val_c_full_n => HwReg_layerWidth_2_val_c_full_n,
      addr110_out => addr110_out_92,
      \ap_CS_fsm_reg[0]_0\ => v_mix_upsample_false_U0_n_9,
      \ap_CS_fsm_reg[2]_0\ => v_mix_upsample_false_U0_n_11,
      ap_clk => ap_clk,
      ap_done_cache_reg => \^sr\(0),
      ap_rst_n => ap_rst_n,
      \empty_reg_143_reg[11]_0\(11 downto 0) => HwReg_layerHeight_2_val_c33_dout(11 downto 0),
      full_n_reg(0) => push_89,
      \mOutPtr_reg[0]\ => srcLayer2Rgb_U_n_9,
      p_1_out(0) => p_1_out_14(0),
      p_6_in => p_6_in_90,
      p_9_in => p_9_in_91,
      pop => pop_86,
      push => push_88,
      push_0 => push_87,
      push_1 => push_105,
      srcLayer2Rgb_empty_n => srcLayer2Rgb_empty_n,
      srcLayer2x_full_n => srcLayer2x_full_n,
      v_mix_upsample_false_U0_ap_ready => v_mix_upsample_false_U0_ap_ready,
      v_mix_upsample_false_U0_ap_start => v_mix_upsample_false_U0_ap_start,
      y_fu_600 => y_fu_600_13
    );
v_mix_yuv2rgb_false_4_U0: entity work.main_design_v_mix_0_0_v_mix_yuv2rgb_false_4
     port map (
      HwReg_layerEnableFlag_0_val_c_empty_n => HwReg_layerEnableFlag_0_val_c_empty_n,
      Q(0) => v_mix_yuv2rgb_false_4_U0_n_11,
      addr110_out => addr110_out_97,
      \ap_CS_fsm_reg[0]_0\ => v_mix_yuv2rgb_false_4_U0_n_10,
      \ap_CS_fsm_reg[2]_0\ => v_mix_yuv2rgb_false_4_U0_n_13,
      \ap_CS_fsm_reg[2]_i_2__1_0\(11 downto 0) => \d_read_reg_26_reg[11]_0\(11 downto 0),
      ap_clk => ap_clk,
      ap_done_cache_reg => \^sr\(0),
      ap_rst_n => ap_rst_n,
      icmp_ln897_fu_78_p2_carry_i_1(11 downto 0) => \d_read_reg_26_reg[11]\(11 downto 0),
      \layerEnableFlag_1_reg_125_reg[0]_0\ => v_mix_yuv2rgb_false_4_U0_n_9,
      \layerEnableFlag_1_reg_125_reg[0]_1\ => HwReg_layerEnableFlag_0_val_c_U_n_13,
      \mOutPtr_reg[0]\ => srcLayer0Yuv_U_n_9,
      outLayer0_full_n => outLayer0_full_n,
      p_6_in => p_6_in_95,
      p_9_in => p_9_in_96,
      pop => pop_93,
      push => push_94,
      push_0 => push_36,
      srcLayer0Yuv_empty_n => srcLayer0Yuv_empty_n,
      v_mix_yuv2rgb_false_4_U0_ap_ready => v_mix_yuv2rgb_false_4_U0_ap_ready,
      v_mix_yuv2rgb_false_4_U0_ap_start => v_mix_yuv2rgb_false_4_U0_ap_start,
      y_fu_600 => y_fu_600
    );
v_mix_yuv2rgb_false_8_U0: entity work.main_design_v_mix_0_0_v_mix_yuv2rgb_false_8
     port map (
      D(11 downto 0) => HwReg_layerWidth_1_val_c22_dout(11 downto 0),
      HwReg_layerEnableFlag_1_val_c15_dout => HwReg_layerEnableFlag_1_val_c15_dout,
      HwReg_layerEnableFlag_1_val_c15_empty_n => HwReg_layerEnableFlag_1_val_c15_empty_n,
      HwReg_layerEnableFlag_1_val_c_full_n => HwReg_layerEnableFlag_1_val_c_full_n,
      HwReg_layerHeight_1_val_c29_full_n => HwReg_layerHeight_1_val_c29_full_n,
      HwReg_layerWidth_1_val_c21_full_n => HwReg_layerWidth_1_val_c21_full_n,
      addr110_out => addr110_out_102,
      \ap_CS_fsm_reg[0]_0\ => v_mix_yuv2rgb_false_8_U0_n_9,
      \ap_CS_fsm_reg[2]_0\ => v_mix_yuv2rgb_false_8_U0_n_12,
      ap_clk => ap_clk,
      ap_done_cache_reg => \^sr\(0),
      ap_rst_n => ap_rst_n,
      \height_reg_155_reg[0]_0\ => HwReg_layerWidth_1_val_c22_U_n_9,
      \height_reg_155_reg[11]_0\(11 downto 0) => HwReg_layerHeight_1_val_c30_dout(11 downto 0),
      \mOutPtr_reg[0]\ => srcLayer1Yuv_U_n_9,
      p_6_in => p_6_in_100,
      p_9_in => p_9_in_101,
      pop => pop_98,
      push => push_99,
      push_0 => push_42,
      srcLayer1Rgb_full_n => srcLayer1Rgb_full_n,
      srcLayer1Yuv_empty_n => srcLayer1Yuv_empty_n,
      start_for_v_mix_upsample_false_9_U0_full_n => start_for_v_mix_upsample_false_9_U0_full_n,
      start_once_reg => start_once_reg_103,
      v_mix_yuv2rgb_false_8_U0_ap_ready => v_mix_yuv2rgb_false_8_U0_ap_ready,
      v_mix_yuv2rgb_false_8_U0_ap_start => v_mix_yuv2rgb_false_8_U0_ap_start,
      y_fu_640 => y_fu_640
    );
v_mix_yuv2rgb_false_U0: entity work.main_design_v_mix_0_0_v_mix_yuv2rgb_false_s
     port map (
      D(11 downto 0) => HwReg_layerWidth_2_val_c26_dout(11 downto 0),
      HwReg_layerEnableFlag_2_val_c18_dout => HwReg_layerEnableFlag_2_val_c18_dout,
      HwReg_layerEnableFlag_2_val_c18_empty_n => HwReg_layerEnableFlag_2_val_c18_empty_n,
      HwReg_layerEnableFlag_2_val_c_full_n => HwReg_layerEnableFlag_2_val_c_full_n,
      HwReg_layerHeight_2_val_c33_full_n => HwReg_layerHeight_2_val_c33_full_n,
      HwReg_layerWidth_2_val_c25_full_n => HwReg_layerWidth_2_val_c25_full_n,
      addr110_out => addr110_out_108,
      \ap_CS_fsm_reg[0]_0\ => v_mix_yuv2rgb_false_U0_n_9,
      \ap_CS_fsm_reg[2]_0\ => v_mix_yuv2rgb_false_U0_n_12,
      ap_clk => ap_clk,
      ap_done_cache_reg => \^sr\(0),
      ap_rst_n => ap_rst_n,
      \height_reg_155_reg[0]_0\ => HwReg_layerWidth_2_val_c26_U_n_9,
      \height_reg_155_reg[11]_0\(11 downto 0) => HwReg_layerHeight_2_val_c34_dout(11 downto 0),
      \mOutPtr_reg[0]\ => srcLayer2Yuv_U_n_9,
      p_6_in => p_6_in_106,
      p_9_in => p_9_in_107,
      pop => pop_104,
      push => push_105,
      push_0 => push_48,
      srcLayer2Rgb_full_n => srcLayer2Rgb_full_n,
      srcLayer2Yuv_empty_n => srcLayer2Yuv_empty_n,
      start_for_v_mix_upsample_false_U0_full_n => start_for_v_mix_upsample_false_U0_full_n,
      start_once_reg => start_once_reg_109,
      v_mix_yuv2rgb_false_U0_ap_ready => v_mix_yuv2rgb_false_U0_ap_ready,
      v_mix_yuv2rgb_false_U0_ap_start => v_mix_yuv2rgb_false_U0_ap_start,
      y_fu_640 => y_fu_640_10
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0_v_mix is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    s_axis_video_TDATA : in STD_LOGIC_VECTOR ( 23 downto 0 );
    s_axis_video_TVALID : in STD_LOGIC;
    s_axis_video_TREADY : out STD_LOGIC;
    s_axis_video_TKEEP : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axis_video_TSTRB : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axis_video_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video1_TDATA : in STD_LOGIC_VECTOR ( 23 downto 0 );
    s_axis_video1_TVALID : in STD_LOGIC;
    s_axis_video1_TREADY : out STD_LOGIC;
    s_axis_video1_TKEEP : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axis_video1_TSTRB : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axis_video1_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video1_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video1_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video1_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video2_TDATA : in STD_LOGIC_VECTOR ( 23 downto 0 );
    s_axis_video2_TVALID : in STD_LOGIC;
    s_axis_video2_TREADY : out STD_LOGIC;
    s_axis_video2_TKEEP : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axis_video2_TSTRB : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axis_video2_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video2_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video2_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video2_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    layerAlpha_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    layerStartX_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    layerStartY_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    layerWidth_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    layerHeight_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    layerScaleFactor_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    layerVideoFormat_address0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    layerVideoFormat_ce0 : out STD_LOGIC;
    layerVideoFormat_we0 : out STD_LOGIC;
    layerVideoFormat_d0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    layerVideoFormat_q0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    layerVideoFormat_address1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    layerVideoFormat_ce1 : out STD_LOGIC;
    layerVideoFormat_we1 : out STD_LOGIC;
    layerVideoFormat_d1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    layerVideoFormat_q1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    layerStride_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    K11 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    K12 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    K13 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    K21 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    K22 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    K23 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    K31 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    K32 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    K33 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ROffset : in STD_LOGIC_VECTOR ( 31 downto 0 );
    GOffset : in STD_LOGIC_VECTOR ( 31 downto 0 );
    BOffset : in STD_LOGIC_VECTOR ( 31 downto 0 );
    K11_2 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    K12_2 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    K13_2 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    K21_2 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    K22_2 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    K23_2 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    K31_2 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    K32_2 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    K33_2 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    YOffset : in STD_LOGIC_VECTOR ( 31 downto 0 );
    UOffset : in STD_LOGIC_VECTOR ( 31 downto 0 );
    VOffset : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_video_TDATA : out STD_LOGIC_VECTOR ( 23 downto 0 );
    m_axis_video_TVALID : out STD_LOGIC;
    m_axis_video_TREADY : in STD_LOGIC;
    m_axis_video_TKEEP : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axis_video_TSTRB : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axis_video_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_CTRL_AWVALID : in STD_LOGIC;
    s_axi_CTRL_AWREADY : out STD_LOGIC;
    s_axi_CTRL_AWADDR : in STD_LOGIC_VECTOR ( 12 downto 0 );
    s_axi_CTRL_WVALID : in STD_LOGIC;
    s_axi_CTRL_WREADY : out STD_LOGIC;
    s_axi_CTRL_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_CTRL_ARVALID : in STD_LOGIC;
    s_axi_CTRL_ARREADY : out STD_LOGIC;
    s_axi_CTRL_ARADDR : in STD_LOGIC_VECTOR ( 12 downto 0 );
    s_axi_CTRL_RVALID : out STD_LOGIC;
    s_axi_CTRL_RREADY : in STD_LOGIC;
    s_axi_CTRL_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_CTRL_BVALID : out STD_LOGIC;
    s_axi_CTRL_BREADY : in STD_LOGIC;
    s_axi_CTRL_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    interrupt : out STD_LOGIC
  );
  attribute C_S_AXI_CTRL_ADDR_WIDTH : integer;
  attribute C_S_AXI_CTRL_ADDR_WIDTH of main_design_v_mix_0_0_v_mix : entity is 13;
  attribute C_S_AXI_CTRL_DATA_WIDTH : integer;
  attribute C_S_AXI_CTRL_DATA_WIDTH of main_design_v_mix_0_0_v_mix : entity is 32;
  attribute C_S_AXI_CTRL_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CTRL_WSTRB_WIDTH of main_design_v_mix_0_0_v_mix : entity is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of main_design_v_mix_0_0_v_mix : entity is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of main_design_v_mix_0_0_v_mix : entity is 4;
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of main_design_v_mix_0_0_v_mix : entity is "5'b00001";
  attribute ap_ST_fsm_state2 : string;
  attribute ap_ST_fsm_state2 of main_design_v_mix_0_0_v_mix : entity is "5'b00010";
  attribute ap_ST_fsm_state3 : string;
  attribute ap_ST_fsm_state3 of main_design_v_mix_0_0_v_mix : entity is "5'b00100";
  attribute ap_ST_fsm_state4 : string;
  attribute ap_ST_fsm_state4 of main_design_v_mix_0_0_v_mix : entity is "5'b01000";
  attribute ap_ST_fsm_state5 : string;
  attribute ap_ST_fsm_state5 of main_design_v_mix_0_0_v_mix : entity is "5'b10000";
  attribute hls_module : string;
  attribute hls_module of main_design_v_mix_0_0_v_mix : entity is "yes";
end main_design_v_mix_0_0_v_mix;

architecture STRUCTURE of main_design_v_mix_0_0_v_mix is
  signal \<const0>\ : STD_LOGIC;
  signal CTRL_s_axi_U_n_11 : STD_LOGIC;
  signal CTRL_s_axi_U_n_13 : STD_LOGIC;
  signal CTRL_s_axi_U_n_14 : STD_LOGIC;
  signal CTRL_s_axi_U_n_15 : STD_LOGIC;
  signal CTRL_s_axi_U_n_9 : STD_LOGIC;
  signal HwReg_layerEnableFlag_1_fu_788_p3 : STD_LOGIC;
  signal HwReg_layerEnableFlag_2_fu_740_p3 : STD_LOGIC;
  signal HwReg_layerEnableFlag_3_fu_294 : STD_LOGIC;
  signal HwReg_layerEnableFlag_4_fu_298 : STD_LOGIC;
  signal HwReg_layerEnableFlag_fu_796_p3 : STD_LOGIC;
  signal HwReg_layerEnableFlag_reg_1156 : STD_LOGIC;
  signal HwReg_layerHeight_1_fu_756_p3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal HwReg_layerHeight_fu_812_p3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal HwReg_layerScaleFactor_1_fu_748_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal HwReg_layerScaleFactor_fu_804_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal HwReg_layerStartX_1_fu_780_p3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal HwReg_layerStartX_fu_836_p3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal HwReg_layerStartY_1_fu_772_p3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal HwReg_layerStartY_fu_828_p3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal HwReg_layerWidth_1_fu_764_p3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal HwReg_layerWidth_fu_820_p3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_CS_fsm_state1 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ap_rst_n_inv : STD_LOGIC;
  signal ap_start : STD_LOGIC;
  signal ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_done : STD_LOGIC;
  signal ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_ready_reg_n_9 : STD_LOGIC;
  signal background_U_G : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal background_V_B : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal background_Y_R : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal data_p2 : STD_LOGIC;
  signal data_p2_8 : STD_LOGIC;
  signal empty_78_fu_310 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal empty_79_fu_314 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal empty_80_fu_318 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal empty_81_fu_322 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal empty_82_fu_326 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal empty_83_fu_330 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal empty_84_fu_334 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal empty_85_fu_338 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal empty_86_fu_342 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal empty_fu_306 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_VMixHlsDataFlowFunction_fu_476_ap_start_reg : STD_LOGIC;
  signal grp_VMixHlsDataFlowFunction_fu_476_m_axis_video_TDATA : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal grp_VMixHlsDataFlowFunction_fu_476_m_axis_video_TLAST : STD_LOGIC;
  signal grp_VMixHlsDataFlowFunction_fu_476_m_axis_video_TUSER : STD_LOGIC;
  signal grp_VMixHlsDataFlowFunction_fu_476_n_13 : STD_LOGIC;
  signal grp_VMixHlsDataFlowFunction_fu_476_n_17 : STD_LOGIC;
  signal grp_VMixHlsDataFlowFunction_fu_476_n_19 : STD_LOGIC;
  signal grp_VMixHlsDataFlowFunction_fu_476_n_20 : STD_LOGIC;
  signal grp_VMixHlsDataFlowFunction_fu_476_n_25 : STD_LOGIC;
  signal grp_VMixHlsDataFlowFunction_fu_476_n_26 : STD_LOGIC;
  signal grp_VMixHlsDataFlowFunction_fu_476_n_27 : STD_LOGIC;
  signal grp_VMixHlsDataFlowFunction_fu_476_n_28 : STD_LOGIC;
  signal grp_VMixHlsDataFlowFunction_fu_476_n_29 : STD_LOGIC;
  signal height : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal i7_fu_346 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal layerHeight_1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal layerHeight_1_read_reg_1096 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal layerHeight_2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal layerHeight_2_read_reg_1101 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal layerScaleFactor_1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal layerScaleFactor_1_read_reg_1111 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal layerScaleFactor_2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal layerScaleFactor_2_read_reg_1116 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal layerWidth_1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal layerWidth_1_read_reg_1081 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal layerWidth_2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal layerWidth_2_read_reg_1086 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal load_p1 : STD_LOGIC;
  signal load_p1_2 : STD_LOGIC;
  signal load_p1_4 : STD_LOGIC;
  signal m_axis_video_TREADY_int_regslice : STD_LOGIC;
  signal \^m_axis_video_tvalid\ : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \next__0_3\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \next__0_5\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \out420_U/SRL_SIG_reg[0]_1\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \out420_U/SRL_SIG_reg[1]_0\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal regslice_both_m_axis_video_V_data_V_U_n_16 : STD_LOGIC;
  signal regslice_both_m_axis_video_V_last_V_U_n_9 : STD_LOGIC;
  signal regslice_both_m_axis_video_V_user_V_U_n_9 : STD_LOGIC;
  signal s_axis_video1_TDATA_int_regslice : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal s_axis_video1_TLAST_int_regslice : STD_LOGIC;
  signal s_axis_video1_TREADY_int_regslice : STD_LOGIC;
  signal s_axis_video1_TUSER_int_regslice : STD_LOGIC;
  signal s_axis_video1_TVALID_int_regslice : STD_LOGIC;
  signal s_axis_video2_TDATA_int_regslice : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal s_axis_video2_TLAST_int_regslice : STD_LOGIC;
  signal s_axis_video2_TREADY_int_regslice : STD_LOGIC;
  signal s_axis_video2_TUSER_int_regslice : STD_LOGIC;
  signal s_axis_video2_TVALID_int_regslice : STD_LOGIC;
  signal s_axis_video_TDATA_int_regslice : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal s_axis_video_TLAST_int_regslice : STD_LOGIC;
  signal s_axis_video_TREADY_int_regslice : STD_LOGIC;
  signal s_axis_video_TUSER_int_regslice : STD_LOGIC;
  signal s_axis_video_TVALID_int_regslice : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \state__0_6\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \state__0_7\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal trunc_ln1812_1_reg_1021 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal trunc_ln1812_2_reg_1026 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal trunc_ln1812_3_reg_1031 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal trunc_ln1812_4_reg_1036 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal trunc_ln1812_5_reg_1041 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal trunc_ln1812_reg_1016 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal width : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \HwReg_layerHeight_1_reg_1131[0]_i_1\ : label is "soft_lutpair878";
  attribute SOFT_HLUTNM of \HwReg_layerHeight_1_reg_1131[10]_i_1\ : label is "soft_lutpair873";
  attribute SOFT_HLUTNM of \HwReg_layerHeight_1_reg_1131[11]_i_1\ : label is "soft_lutpair873";
  attribute SOFT_HLUTNM of \HwReg_layerHeight_1_reg_1131[12]_i_1\ : label is "soft_lutpair872";
  attribute SOFT_HLUTNM of \HwReg_layerHeight_1_reg_1131[13]_i_1\ : label is "soft_lutpair872";
  attribute SOFT_HLUTNM of \HwReg_layerHeight_1_reg_1131[14]_i_1\ : label is "soft_lutpair871";
  attribute SOFT_HLUTNM of \HwReg_layerHeight_1_reg_1131[15]_i_1\ : label is "soft_lutpair871";
  attribute SOFT_HLUTNM of \HwReg_layerHeight_1_reg_1131[1]_i_1\ : label is "soft_lutpair878";
  attribute SOFT_HLUTNM of \HwReg_layerHeight_1_reg_1131[2]_i_1\ : label is "soft_lutpair877";
  attribute SOFT_HLUTNM of \HwReg_layerHeight_1_reg_1131[3]_i_1\ : label is "soft_lutpair877";
  attribute SOFT_HLUTNM of \HwReg_layerHeight_1_reg_1131[4]_i_1\ : label is "soft_lutpair876";
  attribute SOFT_HLUTNM of \HwReg_layerHeight_1_reg_1131[5]_i_1\ : label is "soft_lutpair876";
  attribute SOFT_HLUTNM of \HwReg_layerHeight_1_reg_1131[6]_i_1\ : label is "soft_lutpair875";
  attribute SOFT_HLUTNM of \HwReg_layerHeight_1_reg_1131[7]_i_1\ : label is "soft_lutpair875";
  attribute SOFT_HLUTNM of \HwReg_layerHeight_1_reg_1131[8]_i_1\ : label is "soft_lutpair874";
  attribute SOFT_HLUTNM of \HwReg_layerHeight_1_reg_1131[9]_i_1\ : label is "soft_lutpair874";
  attribute SOFT_HLUTNM of \HwReg_layerScaleFactor_1_reg_1126[0]_i_1\ : label is "soft_lutpair882";
  attribute SOFT_HLUTNM of \HwReg_layerScaleFactor_1_reg_1126[1]_i_1\ : label is "soft_lutpair882";
  attribute SOFT_HLUTNM of \HwReg_layerScaleFactor_1_reg_1126[2]_i_1\ : label is "soft_lutpair881";
  attribute SOFT_HLUTNM of \HwReg_layerScaleFactor_1_reg_1126[3]_i_1\ : label is "soft_lutpair881";
  attribute SOFT_HLUTNM of \HwReg_layerScaleFactor_1_reg_1126[4]_i_1\ : label is "soft_lutpair880";
  attribute SOFT_HLUTNM of \HwReg_layerScaleFactor_1_reg_1126[5]_i_1\ : label is "soft_lutpair880";
  attribute SOFT_HLUTNM of \HwReg_layerScaleFactor_1_reg_1126[6]_i_1\ : label is "soft_lutpair879";
  attribute SOFT_HLUTNM of \HwReg_layerScaleFactor_1_reg_1126[7]_i_1\ : label is "soft_lutpair879";
  attribute SOFT_HLUTNM of \HwReg_layerWidth_1_reg_1136[0]_i_1\ : label is "soft_lutpair870";
  attribute SOFT_HLUTNM of \HwReg_layerWidth_1_reg_1136[10]_i_1\ : label is "soft_lutpair865";
  attribute SOFT_HLUTNM of \HwReg_layerWidth_1_reg_1136[11]_i_1\ : label is "soft_lutpair865";
  attribute SOFT_HLUTNM of \HwReg_layerWidth_1_reg_1136[12]_i_1\ : label is "soft_lutpair864";
  attribute SOFT_HLUTNM of \HwReg_layerWidth_1_reg_1136[13]_i_1\ : label is "soft_lutpair864";
  attribute SOFT_HLUTNM of \HwReg_layerWidth_1_reg_1136[14]_i_1\ : label is "soft_lutpair863";
  attribute SOFT_HLUTNM of \HwReg_layerWidth_1_reg_1136[15]_i_1\ : label is "soft_lutpair863";
  attribute SOFT_HLUTNM of \HwReg_layerWidth_1_reg_1136[1]_i_1\ : label is "soft_lutpair870";
  attribute SOFT_HLUTNM of \HwReg_layerWidth_1_reg_1136[2]_i_1\ : label is "soft_lutpair869";
  attribute SOFT_HLUTNM of \HwReg_layerWidth_1_reg_1136[3]_i_1\ : label is "soft_lutpair869";
  attribute SOFT_HLUTNM of \HwReg_layerWidth_1_reg_1136[4]_i_1\ : label is "soft_lutpair868";
  attribute SOFT_HLUTNM of \HwReg_layerWidth_1_reg_1136[5]_i_1\ : label is "soft_lutpair868";
  attribute SOFT_HLUTNM of \HwReg_layerWidth_1_reg_1136[6]_i_1\ : label is "soft_lutpair867";
  attribute SOFT_HLUTNM of \HwReg_layerWidth_1_reg_1136[7]_i_1\ : label is "soft_lutpair867";
  attribute SOFT_HLUTNM of \HwReg_layerWidth_1_reg_1136[8]_i_1\ : label is "soft_lutpair866";
  attribute SOFT_HLUTNM of \HwReg_layerWidth_1_reg_1136[9]_i_1\ : label is "soft_lutpair866";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
begin
  layerVideoFormat_address0(1) <= \<const0>\;
  layerVideoFormat_address0(0) <= \<const0>\;
  layerVideoFormat_address1(1) <= \<const0>\;
  layerVideoFormat_address1(0) <= \<const0>\;
  layerVideoFormat_ce0 <= \<const0>\;
  layerVideoFormat_ce1 <= \<const0>\;
  layerVideoFormat_d0(7) <= \<const0>\;
  layerVideoFormat_d0(6) <= \<const0>\;
  layerVideoFormat_d0(5) <= \<const0>\;
  layerVideoFormat_d0(4) <= \<const0>\;
  layerVideoFormat_d0(3) <= \<const0>\;
  layerVideoFormat_d0(2) <= \<const0>\;
  layerVideoFormat_d0(1) <= \<const0>\;
  layerVideoFormat_d0(0) <= \<const0>\;
  layerVideoFormat_d1(7) <= \<const0>\;
  layerVideoFormat_d1(6) <= \<const0>\;
  layerVideoFormat_d1(5) <= \<const0>\;
  layerVideoFormat_d1(4) <= \<const0>\;
  layerVideoFormat_d1(3) <= \<const0>\;
  layerVideoFormat_d1(2) <= \<const0>\;
  layerVideoFormat_d1(1) <= \<const0>\;
  layerVideoFormat_d1(0) <= \<const0>\;
  layerVideoFormat_we0 <= \<const0>\;
  layerVideoFormat_we1 <= \<const0>\;
  m_axis_video_TDEST(0) <= \<const0>\;
  m_axis_video_TID(0) <= \<const0>\;
  m_axis_video_TKEEP(2) <= \<const0>\;
  m_axis_video_TKEEP(1) <= \<const0>\;
  m_axis_video_TKEEP(0) <= \<const0>\;
  m_axis_video_TSTRB(2) <= \<const0>\;
  m_axis_video_TSTRB(1) <= \<const0>\;
  m_axis_video_TSTRB(0) <= \<const0>\;
  m_axis_video_TVALID <= \^m_axis_video_tvalid\;
  s_axi_CTRL_BRESP(1) <= \<const0>\;
  s_axi_CTRL_BRESP(0) <= \<const0>\;
  s_axi_CTRL_RRESP(1) <= \<const0>\;
  s_axi_CTRL_RRESP(0) <= \<const0>\;
CTRL_s_axi_U: entity work.main_design_v_mix_0_0_CTRL_s_axi
     port map (
      D(0) => ap_NS_fsm(1),
      \FSM_onehot_rstate_reg[1]_0\ => s_axi_CTRL_ARREADY,
      \FSM_onehot_wstate_reg[1]_0\ => s_axi_CTRL_AWREADY,
      \FSM_onehot_wstate_reg[2]_0\ => s_axi_CTRL_WREADY,
      HwReg_layerEnableFlag_1_fu_788_p3 => HwReg_layerEnableFlag_1_fu_788_p3,
      HwReg_layerEnableFlag_2_fu_740_p3 => HwReg_layerEnableFlag_2_fu_740_p3,
      HwReg_layerEnableFlag_3_fu_294 => HwReg_layerEnableFlag_3_fu_294,
      HwReg_layerEnableFlag_4_fu_298 => HwReg_layerEnableFlag_4_fu_298,
      HwReg_layerEnableFlag_fu_796_p3 => HwReg_layerEnableFlag_fu_796_p3,
      HwReg_layerEnableFlag_reg_1156 => HwReg_layerEnableFlag_reg_1156,
      \HwReg_layerStartX_1_reg_1146_reg[15]\(15 downto 0) => empty_81_fu_322(15 downto 0),
      \HwReg_layerStartX_reg_1181_reg[15]\(15 downto 0) => empty_86_fu_342(15 downto 0),
      \HwReg_layerStartY_1_reg_1141_reg[15]\(15 downto 0) => empty_80_fu_318(15 downto 0),
      \HwReg_layerStartY_reg_1176_reg[15]\(15 downto 0) => empty_85_fu_338(15 downto 0),
      Q(1) => ap_CS_fsm_state2,
      Q(0) => ap_CS_fsm_state1,
      SR(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_start => ap_start,
      background_U_G(7 downto 0) => background_U_G(7 downto 0),
      background_V_B(7 downto 0) => background_V_B(7 downto 0),
      background_Y_R(7 downto 0) => background_Y_R(7 downto 0),
      height(11 downto 0) => height(11 downto 0),
      i7_fu_346(1 downto 0) => i7_fu_346(1 downto 0),
      \i7_fu_346_reg[0]\ => CTRL_s_axi_U_n_11,
      \i7_fu_346_reg[1]\ => CTRL_s_axi_U_n_9,
      \i7_fu_346_reg[1]_0\(15 downto 0) => HwReg_layerStartX_fu_836_p3(15 downto 0),
      \i7_fu_346_reg[1]_1\(15 downto 0) => HwReg_layerStartY_fu_828_p3(15 downto 0),
      int_ap_start_reg_0 => regslice_both_m_axis_video_V_data_V_U_n_16,
      \int_layerStartX_2_reg[15]_0\(15 downto 0) => HwReg_layerStartX_1_fu_780_p3(15 downto 0),
      \int_layerStartY_2_reg[15]_0\(15 downto 0) => HwReg_layerStartY_1_fu_772_p3(15 downto 0),
      interrupt => interrupt,
      layerEnable(2) => CTRL_s_axi_U_n_13,
      layerEnable(1) => CTRL_s_axi_U_n_14,
      layerEnable(0) => CTRL_s_axi_U_n_15,
      layerHeight_1(15 downto 0) => layerHeight_1(15 downto 0),
      layerHeight_2(15 downto 0) => layerHeight_2(15 downto 0),
      layerScaleFactor_1(7 downto 0) => layerScaleFactor_1(7 downto 0),
      layerScaleFactor_2(7 downto 0) => layerScaleFactor_2(7 downto 0),
      layerWidth_1(15 downto 0) => layerWidth_1(15 downto 0),
      layerWidth_2(15 downto 0) => layerWidth_2(15 downto 0),
      s_axi_CTRL_ARADDR(11 downto 0) => s_axi_CTRL_ARADDR(11 downto 0),
      s_axi_CTRL_ARVALID => s_axi_CTRL_ARVALID,
      s_axi_CTRL_AWADDR(9 downto 0) => s_axi_CTRL_AWADDR(11 downto 2),
      s_axi_CTRL_AWVALID => s_axi_CTRL_AWVALID,
      s_axi_CTRL_BREADY => s_axi_CTRL_BREADY,
      s_axi_CTRL_BVALID => s_axi_CTRL_BVALID,
      s_axi_CTRL_RDATA(31 downto 0) => s_axi_CTRL_RDATA(31 downto 0),
      s_axi_CTRL_RREADY => s_axi_CTRL_RREADY,
      s_axi_CTRL_RVALID => s_axi_CTRL_RVALID,
      s_axi_CTRL_WDATA(31 downto 0) => s_axi_CTRL_WDATA(31 downto 0),
      s_axi_CTRL_WSTRB(3 downto 0) => s_axi_CTRL_WSTRB(3 downto 0),
      s_axi_CTRL_WVALID => s_axi_CTRL_WVALID,
      width(11 downto 0) => width(11 downto 0)
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\HwReg_layerEnableFlag_1_reg_1151_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerEnableFlag_1_fu_788_p3,
      Q => HwReg_layerEnableFlag_4_fu_298,
      R => '0'
    );
\HwReg_layerEnableFlag_2_reg_1121_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerEnableFlag_2_fu_740_p3,
      Q => HwReg_layerEnableFlag_3_fu_294,
      R => '0'
    );
\HwReg_layerEnableFlag_5_fu_302_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerEnableFlag_fu_796_p3,
      Q => HwReg_layerEnableFlag_reg_1156,
      R => '0'
    );
\HwReg_layerHeight_1_reg_1131[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => layerHeight_2_read_reg_1101(0),
      I1 => i7_fu_346(1),
      I2 => empty_78_fu_310(0),
      O => HwReg_layerHeight_1_fu_756_p3(0)
    );
\HwReg_layerHeight_1_reg_1131[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => layerHeight_2_read_reg_1101(10),
      I1 => i7_fu_346(1),
      I2 => empty_78_fu_310(10),
      O => HwReg_layerHeight_1_fu_756_p3(10)
    );
\HwReg_layerHeight_1_reg_1131[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => layerHeight_2_read_reg_1101(11),
      I1 => i7_fu_346(1),
      I2 => empty_78_fu_310(11),
      O => HwReg_layerHeight_1_fu_756_p3(11)
    );
\HwReg_layerHeight_1_reg_1131[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => layerHeight_2_read_reg_1101(12),
      I1 => i7_fu_346(1),
      I2 => empty_78_fu_310(12),
      O => HwReg_layerHeight_1_fu_756_p3(12)
    );
\HwReg_layerHeight_1_reg_1131[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => layerHeight_2_read_reg_1101(13),
      I1 => i7_fu_346(1),
      I2 => empty_78_fu_310(13),
      O => HwReg_layerHeight_1_fu_756_p3(13)
    );
\HwReg_layerHeight_1_reg_1131[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => layerHeight_2_read_reg_1101(14),
      I1 => i7_fu_346(1),
      I2 => empty_78_fu_310(14),
      O => HwReg_layerHeight_1_fu_756_p3(14)
    );
\HwReg_layerHeight_1_reg_1131[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => layerHeight_2_read_reg_1101(15),
      I1 => i7_fu_346(1),
      I2 => empty_78_fu_310(15),
      O => HwReg_layerHeight_1_fu_756_p3(15)
    );
\HwReg_layerHeight_1_reg_1131[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => layerHeight_2_read_reg_1101(1),
      I1 => i7_fu_346(1),
      I2 => empty_78_fu_310(1),
      O => HwReg_layerHeight_1_fu_756_p3(1)
    );
\HwReg_layerHeight_1_reg_1131[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => layerHeight_2_read_reg_1101(2),
      I1 => i7_fu_346(1),
      I2 => empty_78_fu_310(2),
      O => HwReg_layerHeight_1_fu_756_p3(2)
    );
\HwReg_layerHeight_1_reg_1131[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => layerHeight_2_read_reg_1101(3),
      I1 => i7_fu_346(1),
      I2 => empty_78_fu_310(3),
      O => HwReg_layerHeight_1_fu_756_p3(3)
    );
\HwReg_layerHeight_1_reg_1131[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => layerHeight_2_read_reg_1101(4),
      I1 => i7_fu_346(1),
      I2 => empty_78_fu_310(4),
      O => HwReg_layerHeight_1_fu_756_p3(4)
    );
\HwReg_layerHeight_1_reg_1131[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => layerHeight_2_read_reg_1101(5),
      I1 => i7_fu_346(1),
      I2 => empty_78_fu_310(5),
      O => HwReg_layerHeight_1_fu_756_p3(5)
    );
\HwReg_layerHeight_1_reg_1131[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => layerHeight_2_read_reg_1101(6),
      I1 => i7_fu_346(1),
      I2 => empty_78_fu_310(6),
      O => HwReg_layerHeight_1_fu_756_p3(6)
    );
\HwReg_layerHeight_1_reg_1131[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => layerHeight_2_read_reg_1101(7),
      I1 => i7_fu_346(1),
      I2 => empty_78_fu_310(7),
      O => HwReg_layerHeight_1_fu_756_p3(7)
    );
\HwReg_layerHeight_1_reg_1131[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => layerHeight_2_read_reg_1101(8),
      I1 => i7_fu_346(1),
      I2 => empty_78_fu_310(8),
      O => HwReg_layerHeight_1_fu_756_p3(8)
    );
\HwReg_layerHeight_1_reg_1131[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => layerHeight_2_read_reg_1101(9),
      I1 => i7_fu_346(1),
      I2 => empty_78_fu_310(9),
      O => HwReg_layerHeight_1_fu_756_p3(9)
    );
\HwReg_layerHeight_1_reg_1131_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerHeight_1_fu_756_p3(0),
      Q => empty_78_fu_310(0),
      R => '0'
    );
\HwReg_layerHeight_1_reg_1131_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerHeight_1_fu_756_p3(10),
      Q => empty_78_fu_310(10),
      R => '0'
    );
\HwReg_layerHeight_1_reg_1131_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerHeight_1_fu_756_p3(11),
      Q => empty_78_fu_310(11),
      R => '0'
    );
\HwReg_layerHeight_1_reg_1131_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerHeight_1_fu_756_p3(12),
      Q => empty_78_fu_310(12),
      R => '0'
    );
\HwReg_layerHeight_1_reg_1131_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerHeight_1_fu_756_p3(13),
      Q => empty_78_fu_310(13),
      R => '0'
    );
\HwReg_layerHeight_1_reg_1131_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerHeight_1_fu_756_p3(14),
      Q => empty_78_fu_310(14),
      R => '0'
    );
\HwReg_layerHeight_1_reg_1131_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerHeight_1_fu_756_p3(15),
      Q => empty_78_fu_310(15),
      R => '0'
    );
\HwReg_layerHeight_1_reg_1131_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerHeight_1_fu_756_p3(1),
      Q => empty_78_fu_310(1),
      R => '0'
    );
\HwReg_layerHeight_1_reg_1131_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerHeight_1_fu_756_p3(2),
      Q => empty_78_fu_310(2),
      R => '0'
    );
\HwReg_layerHeight_1_reg_1131_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerHeight_1_fu_756_p3(3),
      Q => empty_78_fu_310(3),
      R => '0'
    );
\HwReg_layerHeight_1_reg_1131_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerHeight_1_fu_756_p3(4),
      Q => empty_78_fu_310(4),
      R => '0'
    );
\HwReg_layerHeight_1_reg_1131_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerHeight_1_fu_756_p3(5),
      Q => empty_78_fu_310(5),
      R => '0'
    );
\HwReg_layerHeight_1_reg_1131_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerHeight_1_fu_756_p3(6),
      Q => empty_78_fu_310(6),
      R => '0'
    );
\HwReg_layerHeight_1_reg_1131_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerHeight_1_fu_756_p3(7),
      Q => empty_78_fu_310(7),
      R => '0'
    );
\HwReg_layerHeight_1_reg_1131_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerHeight_1_fu_756_p3(8),
      Q => empty_78_fu_310(8),
      R => '0'
    );
\HwReg_layerHeight_1_reg_1131_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerHeight_1_fu_756_p3(9),
      Q => empty_78_fu_310(9),
      R => '0'
    );
\HwReg_layerHeight_reg_1166[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAE2"
    )
        port map (
      I0 => empty_83_fu_330(0),
      I1 => i7_fu_346(0),
      I2 => layerHeight_1_read_reg_1096(0),
      I3 => i7_fu_346(1),
      O => HwReg_layerHeight_fu_812_p3(0)
    );
\HwReg_layerHeight_reg_1166[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAE2"
    )
        port map (
      I0 => empty_83_fu_330(10),
      I1 => i7_fu_346(0),
      I2 => layerHeight_1_read_reg_1096(10),
      I3 => i7_fu_346(1),
      O => HwReg_layerHeight_fu_812_p3(10)
    );
\HwReg_layerHeight_reg_1166[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAE2"
    )
        port map (
      I0 => empty_83_fu_330(11),
      I1 => i7_fu_346(0),
      I2 => layerHeight_1_read_reg_1096(11),
      I3 => i7_fu_346(1),
      O => HwReg_layerHeight_fu_812_p3(11)
    );
\HwReg_layerHeight_reg_1166[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAE2"
    )
        port map (
      I0 => empty_83_fu_330(12),
      I1 => i7_fu_346(0),
      I2 => layerHeight_1_read_reg_1096(12),
      I3 => i7_fu_346(1),
      O => HwReg_layerHeight_fu_812_p3(12)
    );
\HwReg_layerHeight_reg_1166[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAE2"
    )
        port map (
      I0 => empty_83_fu_330(13),
      I1 => i7_fu_346(0),
      I2 => layerHeight_1_read_reg_1096(13),
      I3 => i7_fu_346(1),
      O => HwReg_layerHeight_fu_812_p3(13)
    );
\HwReg_layerHeight_reg_1166[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAE2"
    )
        port map (
      I0 => empty_83_fu_330(14),
      I1 => i7_fu_346(0),
      I2 => layerHeight_1_read_reg_1096(14),
      I3 => i7_fu_346(1),
      O => HwReg_layerHeight_fu_812_p3(14)
    );
\HwReg_layerHeight_reg_1166[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAE2"
    )
        port map (
      I0 => empty_83_fu_330(15),
      I1 => i7_fu_346(0),
      I2 => layerHeight_1_read_reg_1096(15),
      I3 => i7_fu_346(1),
      O => HwReg_layerHeight_fu_812_p3(15)
    );
\HwReg_layerHeight_reg_1166[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAE2"
    )
        port map (
      I0 => empty_83_fu_330(1),
      I1 => i7_fu_346(0),
      I2 => layerHeight_1_read_reg_1096(1),
      I3 => i7_fu_346(1),
      O => HwReg_layerHeight_fu_812_p3(1)
    );
\HwReg_layerHeight_reg_1166[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAE2"
    )
        port map (
      I0 => empty_83_fu_330(2),
      I1 => i7_fu_346(0),
      I2 => layerHeight_1_read_reg_1096(2),
      I3 => i7_fu_346(1),
      O => HwReg_layerHeight_fu_812_p3(2)
    );
\HwReg_layerHeight_reg_1166[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAE2"
    )
        port map (
      I0 => empty_83_fu_330(3),
      I1 => i7_fu_346(0),
      I2 => layerHeight_1_read_reg_1096(3),
      I3 => i7_fu_346(1),
      O => HwReg_layerHeight_fu_812_p3(3)
    );
\HwReg_layerHeight_reg_1166[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAE2"
    )
        port map (
      I0 => empty_83_fu_330(4),
      I1 => i7_fu_346(0),
      I2 => layerHeight_1_read_reg_1096(4),
      I3 => i7_fu_346(1),
      O => HwReg_layerHeight_fu_812_p3(4)
    );
\HwReg_layerHeight_reg_1166[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAE2"
    )
        port map (
      I0 => empty_83_fu_330(5),
      I1 => i7_fu_346(0),
      I2 => layerHeight_1_read_reg_1096(5),
      I3 => i7_fu_346(1),
      O => HwReg_layerHeight_fu_812_p3(5)
    );
\HwReg_layerHeight_reg_1166[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAE2"
    )
        port map (
      I0 => empty_83_fu_330(6),
      I1 => i7_fu_346(0),
      I2 => layerHeight_1_read_reg_1096(6),
      I3 => i7_fu_346(1),
      O => HwReg_layerHeight_fu_812_p3(6)
    );
\HwReg_layerHeight_reg_1166[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAE2"
    )
        port map (
      I0 => empty_83_fu_330(7),
      I1 => i7_fu_346(0),
      I2 => layerHeight_1_read_reg_1096(7),
      I3 => i7_fu_346(1),
      O => HwReg_layerHeight_fu_812_p3(7)
    );
\HwReg_layerHeight_reg_1166[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAE2"
    )
        port map (
      I0 => empty_83_fu_330(8),
      I1 => i7_fu_346(0),
      I2 => layerHeight_1_read_reg_1096(8),
      I3 => i7_fu_346(1),
      O => HwReg_layerHeight_fu_812_p3(8)
    );
\HwReg_layerHeight_reg_1166[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAE2"
    )
        port map (
      I0 => empty_83_fu_330(9),
      I1 => i7_fu_346(0),
      I2 => layerHeight_1_read_reg_1096(9),
      I3 => i7_fu_346(1),
      O => HwReg_layerHeight_fu_812_p3(9)
    );
\HwReg_layerHeight_reg_1166_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerHeight_fu_812_p3(0),
      Q => empty_83_fu_330(0),
      R => '0'
    );
\HwReg_layerHeight_reg_1166_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerHeight_fu_812_p3(10),
      Q => empty_83_fu_330(10),
      R => '0'
    );
\HwReg_layerHeight_reg_1166_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerHeight_fu_812_p3(11),
      Q => empty_83_fu_330(11),
      R => '0'
    );
\HwReg_layerHeight_reg_1166_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerHeight_fu_812_p3(12),
      Q => empty_83_fu_330(12),
      R => '0'
    );
\HwReg_layerHeight_reg_1166_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerHeight_fu_812_p3(13),
      Q => empty_83_fu_330(13),
      R => '0'
    );
\HwReg_layerHeight_reg_1166_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerHeight_fu_812_p3(14),
      Q => empty_83_fu_330(14),
      R => '0'
    );
\HwReg_layerHeight_reg_1166_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerHeight_fu_812_p3(15),
      Q => empty_83_fu_330(15),
      R => '0'
    );
\HwReg_layerHeight_reg_1166_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerHeight_fu_812_p3(1),
      Q => empty_83_fu_330(1),
      R => '0'
    );
\HwReg_layerHeight_reg_1166_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerHeight_fu_812_p3(2),
      Q => empty_83_fu_330(2),
      R => '0'
    );
\HwReg_layerHeight_reg_1166_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerHeight_fu_812_p3(3),
      Q => empty_83_fu_330(3),
      R => '0'
    );
\HwReg_layerHeight_reg_1166_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerHeight_fu_812_p3(4),
      Q => empty_83_fu_330(4),
      R => '0'
    );
\HwReg_layerHeight_reg_1166_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerHeight_fu_812_p3(5),
      Q => empty_83_fu_330(5),
      R => '0'
    );
\HwReg_layerHeight_reg_1166_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerHeight_fu_812_p3(6),
      Q => empty_83_fu_330(6),
      R => '0'
    );
\HwReg_layerHeight_reg_1166_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerHeight_fu_812_p3(7),
      Q => empty_83_fu_330(7),
      R => '0'
    );
\HwReg_layerHeight_reg_1166_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerHeight_fu_812_p3(8),
      Q => empty_83_fu_330(8),
      R => '0'
    );
\HwReg_layerHeight_reg_1166_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerHeight_fu_812_p3(9),
      Q => empty_83_fu_330(9),
      R => '0'
    );
\HwReg_layerScaleFactor_1_reg_1126[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => layerScaleFactor_2_read_reg_1116(0),
      I1 => i7_fu_346(1),
      I2 => empty_fu_306(0),
      O => HwReg_layerScaleFactor_1_fu_748_p3(0)
    );
\HwReg_layerScaleFactor_1_reg_1126[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => layerScaleFactor_2_read_reg_1116(1),
      I1 => i7_fu_346(1),
      I2 => empty_fu_306(1),
      O => HwReg_layerScaleFactor_1_fu_748_p3(1)
    );
\HwReg_layerScaleFactor_1_reg_1126[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => layerScaleFactor_2_read_reg_1116(2),
      I1 => i7_fu_346(1),
      I2 => empty_fu_306(2),
      O => HwReg_layerScaleFactor_1_fu_748_p3(2)
    );
\HwReg_layerScaleFactor_1_reg_1126[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => layerScaleFactor_2_read_reg_1116(3),
      I1 => i7_fu_346(1),
      I2 => empty_fu_306(3),
      O => HwReg_layerScaleFactor_1_fu_748_p3(3)
    );
\HwReg_layerScaleFactor_1_reg_1126[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => layerScaleFactor_2_read_reg_1116(4),
      I1 => i7_fu_346(1),
      I2 => empty_fu_306(4),
      O => HwReg_layerScaleFactor_1_fu_748_p3(4)
    );
\HwReg_layerScaleFactor_1_reg_1126[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => layerScaleFactor_2_read_reg_1116(5),
      I1 => i7_fu_346(1),
      I2 => empty_fu_306(5),
      O => HwReg_layerScaleFactor_1_fu_748_p3(5)
    );
\HwReg_layerScaleFactor_1_reg_1126[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => layerScaleFactor_2_read_reg_1116(6),
      I1 => i7_fu_346(1),
      I2 => empty_fu_306(6),
      O => HwReg_layerScaleFactor_1_fu_748_p3(6)
    );
\HwReg_layerScaleFactor_1_reg_1126[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => layerScaleFactor_2_read_reg_1116(7),
      I1 => i7_fu_346(1),
      I2 => empty_fu_306(7),
      O => HwReg_layerScaleFactor_1_fu_748_p3(7)
    );
\HwReg_layerScaleFactor_1_reg_1126_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerScaleFactor_1_fu_748_p3(0),
      Q => empty_fu_306(0),
      R => '0'
    );
\HwReg_layerScaleFactor_1_reg_1126_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerScaleFactor_1_fu_748_p3(1),
      Q => empty_fu_306(1),
      R => '0'
    );
\HwReg_layerScaleFactor_1_reg_1126_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerScaleFactor_1_fu_748_p3(2),
      Q => empty_fu_306(2),
      R => '0'
    );
\HwReg_layerScaleFactor_1_reg_1126_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerScaleFactor_1_fu_748_p3(3),
      Q => empty_fu_306(3),
      R => '0'
    );
\HwReg_layerScaleFactor_1_reg_1126_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerScaleFactor_1_fu_748_p3(4),
      Q => empty_fu_306(4),
      R => '0'
    );
\HwReg_layerScaleFactor_1_reg_1126_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerScaleFactor_1_fu_748_p3(5),
      Q => empty_fu_306(5),
      R => '0'
    );
\HwReg_layerScaleFactor_1_reg_1126_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerScaleFactor_1_fu_748_p3(6),
      Q => empty_fu_306(6),
      R => '0'
    );
\HwReg_layerScaleFactor_1_reg_1126_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerScaleFactor_1_fu_748_p3(7),
      Q => empty_fu_306(7),
      R => '0'
    );
\HwReg_layerScaleFactor_reg_1161[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAE2"
    )
        port map (
      I0 => empty_82_fu_326(0),
      I1 => i7_fu_346(0),
      I2 => layerScaleFactor_1_read_reg_1111(0),
      I3 => i7_fu_346(1),
      O => HwReg_layerScaleFactor_fu_804_p3(0)
    );
\HwReg_layerScaleFactor_reg_1161[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAE2"
    )
        port map (
      I0 => empty_82_fu_326(1),
      I1 => i7_fu_346(0),
      I2 => layerScaleFactor_1_read_reg_1111(1),
      I3 => i7_fu_346(1),
      O => HwReg_layerScaleFactor_fu_804_p3(1)
    );
\HwReg_layerScaleFactor_reg_1161[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAE2"
    )
        port map (
      I0 => empty_82_fu_326(2),
      I1 => i7_fu_346(0),
      I2 => layerScaleFactor_1_read_reg_1111(2),
      I3 => i7_fu_346(1),
      O => HwReg_layerScaleFactor_fu_804_p3(2)
    );
\HwReg_layerScaleFactor_reg_1161[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAE2"
    )
        port map (
      I0 => empty_82_fu_326(3),
      I1 => i7_fu_346(0),
      I2 => layerScaleFactor_1_read_reg_1111(3),
      I3 => i7_fu_346(1),
      O => HwReg_layerScaleFactor_fu_804_p3(3)
    );
\HwReg_layerScaleFactor_reg_1161[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAE2"
    )
        port map (
      I0 => empty_82_fu_326(4),
      I1 => i7_fu_346(0),
      I2 => layerScaleFactor_1_read_reg_1111(4),
      I3 => i7_fu_346(1),
      O => HwReg_layerScaleFactor_fu_804_p3(4)
    );
\HwReg_layerScaleFactor_reg_1161[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAE2"
    )
        port map (
      I0 => empty_82_fu_326(5),
      I1 => i7_fu_346(0),
      I2 => layerScaleFactor_1_read_reg_1111(5),
      I3 => i7_fu_346(1),
      O => HwReg_layerScaleFactor_fu_804_p3(5)
    );
\HwReg_layerScaleFactor_reg_1161[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAE2"
    )
        port map (
      I0 => empty_82_fu_326(6),
      I1 => i7_fu_346(0),
      I2 => layerScaleFactor_1_read_reg_1111(6),
      I3 => i7_fu_346(1),
      O => HwReg_layerScaleFactor_fu_804_p3(6)
    );
\HwReg_layerScaleFactor_reg_1161[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAE2"
    )
        port map (
      I0 => empty_82_fu_326(7),
      I1 => i7_fu_346(0),
      I2 => layerScaleFactor_1_read_reg_1111(7),
      I3 => i7_fu_346(1),
      O => HwReg_layerScaleFactor_fu_804_p3(7)
    );
\HwReg_layerScaleFactor_reg_1161_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerScaleFactor_fu_804_p3(0),
      Q => empty_82_fu_326(0),
      R => '0'
    );
\HwReg_layerScaleFactor_reg_1161_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerScaleFactor_fu_804_p3(1),
      Q => empty_82_fu_326(1),
      R => '0'
    );
\HwReg_layerScaleFactor_reg_1161_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerScaleFactor_fu_804_p3(2),
      Q => empty_82_fu_326(2),
      R => '0'
    );
\HwReg_layerScaleFactor_reg_1161_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerScaleFactor_fu_804_p3(3),
      Q => empty_82_fu_326(3),
      R => '0'
    );
\HwReg_layerScaleFactor_reg_1161_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerScaleFactor_fu_804_p3(4),
      Q => empty_82_fu_326(4),
      R => '0'
    );
\HwReg_layerScaleFactor_reg_1161_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerScaleFactor_fu_804_p3(5),
      Q => empty_82_fu_326(5),
      R => '0'
    );
\HwReg_layerScaleFactor_reg_1161_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerScaleFactor_fu_804_p3(6),
      Q => empty_82_fu_326(6),
      R => '0'
    );
\HwReg_layerScaleFactor_reg_1161_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerScaleFactor_fu_804_p3(7),
      Q => empty_82_fu_326(7),
      R => '0'
    );
\HwReg_layerStartX_1_reg_1146_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerStartX_1_fu_780_p3(0),
      Q => empty_81_fu_322(0),
      R => '0'
    );
\HwReg_layerStartX_1_reg_1146_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerStartX_1_fu_780_p3(10),
      Q => empty_81_fu_322(10),
      R => '0'
    );
\HwReg_layerStartX_1_reg_1146_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerStartX_1_fu_780_p3(11),
      Q => empty_81_fu_322(11),
      R => '0'
    );
\HwReg_layerStartX_1_reg_1146_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerStartX_1_fu_780_p3(12),
      Q => empty_81_fu_322(12),
      R => '0'
    );
\HwReg_layerStartX_1_reg_1146_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerStartX_1_fu_780_p3(13),
      Q => empty_81_fu_322(13),
      R => '0'
    );
\HwReg_layerStartX_1_reg_1146_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerStartX_1_fu_780_p3(14),
      Q => empty_81_fu_322(14),
      R => '0'
    );
\HwReg_layerStartX_1_reg_1146_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerStartX_1_fu_780_p3(15),
      Q => empty_81_fu_322(15),
      R => '0'
    );
\HwReg_layerStartX_1_reg_1146_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerStartX_1_fu_780_p3(1),
      Q => empty_81_fu_322(1),
      R => '0'
    );
\HwReg_layerStartX_1_reg_1146_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerStartX_1_fu_780_p3(2),
      Q => empty_81_fu_322(2),
      R => '0'
    );
\HwReg_layerStartX_1_reg_1146_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerStartX_1_fu_780_p3(3),
      Q => empty_81_fu_322(3),
      R => '0'
    );
\HwReg_layerStartX_1_reg_1146_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerStartX_1_fu_780_p3(4),
      Q => empty_81_fu_322(4),
      R => '0'
    );
\HwReg_layerStartX_1_reg_1146_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerStartX_1_fu_780_p3(5),
      Q => empty_81_fu_322(5),
      R => '0'
    );
\HwReg_layerStartX_1_reg_1146_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerStartX_1_fu_780_p3(6),
      Q => empty_81_fu_322(6),
      R => '0'
    );
\HwReg_layerStartX_1_reg_1146_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerStartX_1_fu_780_p3(7),
      Q => empty_81_fu_322(7),
      R => '0'
    );
\HwReg_layerStartX_1_reg_1146_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerStartX_1_fu_780_p3(8),
      Q => empty_81_fu_322(8),
      R => '0'
    );
\HwReg_layerStartX_1_reg_1146_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerStartX_1_fu_780_p3(9),
      Q => empty_81_fu_322(9),
      R => '0'
    );
\HwReg_layerStartX_reg_1181_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerStartX_fu_836_p3(0),
      Q => empty_86_fu_342(0),
      R => '0'
    );
\HwReg_layerStartX_reg_1181_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerStartX_fu_836_p3(10),
      Q => empty_86_fu_342(10),
      R => '0'
    );
\HwReg_layerStartX_reg_1181_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerStartX_fu_836_p3(11),
      Q => empty_86_fu_342(11),
      R => '0'
    );
\HwReg_layerStartX_reg_1181_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerStartX_fu_836_p3(12),
      Q => empty_86_fu_342(12),
      R => '0'
    );
\HwReg_layerStartX_reg_1181_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerStartX_fu_836_p3(13),
      Q => empty_86_fu_342(13),
      R => '0'
    );
\HwReg_layerStartX_reg_1181_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerStartX_fu_836_p3(14),
      Q => empty_86_fu_342(14),
      R => '0'
    );
\HwReg_layerStartX_reg_1181_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerStartX_fu_836_p3(15),
      Q => empty_86_fu_342(15),
      R => '0'
    );
\HwReg_layerStartX_reg_1181_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerStartX_fu_836_p3(1),
      Q => empty_86_fu_342(1),
      R => '0'
    );
\HwReg_layerStartX_reg_1181_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerStartX_fu_836_p3(2),
      Q => empty_86_fu_342(2),
      R => '0'
    );
\HwReg_layerStartX_reg_1181_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerStartX_fu_836_p3(3),
      Q => empty_86_fu_342(3),
      R => '0'
    );
\HwReg_layerStartX_reg_1181_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerStartX_fu_836_p3(4),
      Q => empty_86_fu_342(4),
      R => '0'
    );
\HwReg_layerStartX_reg_1181_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerStartX_fu_836_p3(5),
      Q => empty_86_fu_342(5),
      R => '0'
    );
\HwReg_layerStartX_reg_1181_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerStartX_fu_836_p3(6),
      Q => empty_86_fu_342(6),
      R => '0'
    );
\HwReg_layerStartX_reg_1181_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerStartX_fu_836_p3(7),
      Q => empty_86_fu_342(7),
      R => '0'
    );
\HwReg_layerStartX_reg_1181_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerStartX_fu_836_p3(8),
      Q => empty_86_fu_342(8),
      R => '0'
    );
\HwReg_layerStartX_reg_1181_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerStartX_fu_836_p3(9),
      Q => empty_86_fu_342(9),
      R => '0'
    );
\HwReg_layerStartY_1_reg_1141_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerStartY_1_fu_772_p3(0),
      Q => empty_80_fu_318(0),
      R => '0'
    );
\HwReg_layerStartY_1_reg_1141_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerStartY_1_fu_772_p3(10),
      Q => empty_80_fu_318(10),
      R => '0'
    );
\HwReg_layerStartY_1_reg_1141_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerStartY_1_fu_772_p3(11),
      Q => empty_80_fu_318(11),
      R => '0'
    );
\HwReg_layerStartY_1_reg_1141_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerStartY_1_fu_772_p3(12),
      Q => empty_80_fu_318(12),
      R => '0'
    );
\HwReg_layerStartY_1_reg_1141_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerStartY_1_fu_772_p3(13),
      Q => empty_80_fu_318(13),
      R => '0'
    );
\HwReg_layerStartY_1_reg_1141_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerStartY_1_fu_772_p3(14),
      Q => empty_80_fu_318(14),
      R => '0'
    );
\HwReg_layerStartY_1_reg_1141_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerStartY_1_fu_772_p3(15),
      Q => empty_80_fu_318(15),
      R => '0'
    );
\HwReg_layerStartY_1_reg_1141_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerStartY_1_fu_772_p3(1),
      Q => empty_80_fu_318(1),
      R => '0'
    );
\HwReg_layerStartY_1_reg_1141_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerStartY_1_fu_772_p3(2),
      Q => empty_80_fu_318(2),
      R => '0'
    );
\HwReg_layerStartY_1_reg_1141_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerStartY_1_fu_772_p3(3),
      Q => empty_80_fu_318(3),
      R => '0'
    );
\HwReg_layerStartY_1_reg_1141_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerStartY_1_fu_772_p3(4),
      Q => empty_80_fu_318(4),
      R => '0'
    );
\HwReg_layerStartY_1_reg_1141_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerStartY_1_fu_772_p3(5),
      Q => empty_80_fu_318(5),
      R => '0'
    );
\HwReg_layerStartY_1_reg_1141_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerStartY_1_fu_772_p3(6),
      Q => empty_80_fu_318(6),
      R => '0'
    );
\HwReg_layerStartY_1_reg_1141_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerStartY_1_fu_772_p3(7),
      Q => empty_80_fu_318(7),
      R => '0'
    );
\HwReg_layerStartY_1_reg_1141_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerStartY_1_fu_772_p3(8),
      Q => empty_80_fu_318(8),
      R => '0'
    );
\HwReg_layerStartY_1_reg_1141_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerStartY_1_fu_772_p3(9),
      Q => empty_80_fu_318(9),
      R => '0'
    );
\HwReg_layerStartY_reg_1176_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerStartY_fu_828_p3(0),
      Q => empty_85_fu_338(0),
      R => '0'
    );
\HwReg_layerStartY_reg_1176_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerStartY_fu_828_p3(10),
      Q => empty_85_fu_338(10),
      R => '0'
    );
\HwReg_layerStartY_reg_1176_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerStartY_fu_828_p3(11),
      Q => empty_85_fu_338(11),
      R => '0'
    );
\HwReg_layerStartY_reg_1176_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerStartY_fu_828_p3(12),
      Q => empty_85_fu_338(12),
      R => '0'
    );
\HwReg_layerStartY_reg_1176_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerStartY_fu_828_p3(13),
      Q => empty_85_fu_338(13),
      R => '0'
    );
\HwReg_layerStartY_reg_1176_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerStartY_fu_828_p3(14),
      Q => empty_85_fu_338(14),
      R => '0'
    );
\HwReg_layerStartY_reg_1176_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerStartY_fu_828_p3(15),
      Q => empty_85_fu_338(15),
      R => '0'
    );
\HwReg_layerStartY_reg_1176_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerStartY_fu_828_p3(1),
      Q => empty_85_fu_338(1),
      R => '0'
    );
\HwReg_layerStartY_reg_1176_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerStartY_fu_828_p3(2),
      Q => empty_85_fu_338(2),
      R => '0'
    );
\HwReg_layerStartY_reg_1176_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerStartY_fu_828_p3(3),
      Q => empty_85_fu_338(3),
      R => '0'
    );
\HwReg_layerStartY_reg_1176_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerStartY_fu_828_p3(4),
      Q => empty_85_fu_338(4),
      R => '0'
    );
\HwReg_layerStartY_reg_1176_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerStartY_fu_828_p3(5),
      Q => empty_85_fu_338(5),
      R => '0'
    );
\HwReg_layerStartY_reg_1176_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerStartY_fu_828_p3(6),
      Q => empty_85_fu_338(6),
      R => '0'
    );
\HwReg_layerStartY_reg_1176_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerStartY_fu_828_p3(7),
      Q => empty_85_fu_338(7),
      R => '0'
    );
\HwReg_layerStartY_reg_1176_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerStartY_fu_828_p3(8),
      Q => empty_85_fu_338(8),
      R => '0'
    );
\HwReg_layerStartY_reg_1176_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerStartY_fu_828_p3(9),
      Q => empty_85_fu_338(9),
      R => '0'
    );
\HwReg_layerWidth_1_reg_1136[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => layerWidth_2_read_reg_1086(0),
      I1 => i7_fu_346(1),
      I2 => empty_79_fu_314(0),
      O => HwReg_layerWidth_1_fu_764_p3(0)
    );
\HwReg_layerWidth_1_reg_1136[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => layerWidth_2_read_reg_1086(10),
      I1 => i7_fu_346(1),
      I2 => empty_79_fu_314(10),
      O => HwReg_layerWidth_1_fu_764_p3(10)
    );
\HwReg_layerWidth_1_reg_1136[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => layerWidth_2_read_reg_1086(11),
      I1 => i7_fu_346(1),
      I2 => empty_79_fu_314(11),
      O => HwReg_layerWidth_1_fu_764_p3(11)
    );
\HwReg_layerWidth_1_reg_1136[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => layerWidth_2_read_reg_1086(12),
      I1 => i7_fu_346(1),
      I2 => empty_79_fu_314(12),
      O => HwReg_layerWidth_1_fu_764_p3(12)
    );
\HwReg_layerWidth_1_reg_1136[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => layerWidth_2_read_reg_1086(13),
      I1 => i7_fu_346(1),
      I2 => empty_79_fu_314(13),
      O => HwReg_layerWidth_1_fu_764_p3(13)
    );
\HwReg_layerWidth_1_reg_1136[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => layerWidth_2_read_reg_1086(14),
      I1 => i7_fu_346(1),
      I2 => empty_79_fu_314(14),
      O => HwReg_layerWidth_1_fu_764_p3(14)
    );
\HwReg_layerWidth_1_reg_1136[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => layerWidth_2_read_reg_1086(15),
      I1 => i7_fu_346(1),
      I2 => empty_79_fu_314(15),
      O => HwReg_layerWidth_1_fu_764_p3(15)
    );
\HwReg_layerWidth_1_reg_1136[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => layerWidth_2_read_reg_1086(1),
      I1 => i7_fu_346(1),
      I2 => empty_79_fu_314(1),
      O => HwReg_layerWidth_1_fu_764_p3(1)
    );
\HwReg_layerWidth_1_reg_1136[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => layerWidth_2_read_reg_1086(2),
      I1 => i7_fu_346(1),
      I2 => empty_79_fu_314(2),
      O => HwReg_layerWidth_1_fu_764_p3(2)
    );
\HwReg_layerWidth_1_reg_1136[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => layerWidth_2_read_reg_1086(3),
      I1 => i7_fu_346(1),
      I2 => empty_79_fu_314(3),
      O => HwReg_layerWidth_1_fu_764_p3(3)
    );
\HwReg_layerWidth_1_reg_1136[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => layerWidth_2_read_reg_1086(4),
      I1 => i7_fu_346(1),
      I2 => empty_79_fu_314(4),
      O => HwReg_layerWidth_1_fu_764_p3(4)
    );
\HwReg_layerWidth_1_reg_1136[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => layerWidth_2_read_reg_1086(5),
      I1 => i7_fu_346(1),
      I2 => empty_79_fu_314(5),
      O => HwReg_layerWidth_1_fu_764_p3(5)
    );
\HwReg_layerWidth_1_reg_1136[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => layerWidth_2_read_reg_1086(6),
      I1 => i7_fu_346(1),
      I2 => empty_79_fu_314(6),
      O => HwReg_layerWidth_1_fu_764_p3(6)
    );
\HwReg_layerWidth_1_reg_1136[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => layerWidth_2_read_reg_1086(7),
      I1 => i7_fu_346(1),
      I2 => empty_79_fu_314(7),
      O => HwReg_layerWidth_1_fu_764_p3(7)
    );
\HwReg_layerWidth_1_reg_1136[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => layerWidth_2_read_reg_1086(8),
      I1 => i7_fu_346(1),
      I2 => empty_79_fu_314(8),
      O => HwReg_layerWidth_1_fu_764_p3(8)
    );
\HwReg_layerWidth_1_reg_1136[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => layerWidth_2_read_reg_1086(9),
      I1 => i7_fu_346(1),
      I2 => empty_79_fu_314(9),
      O => HwReg_layerWidth_1_fu_764_p3(9)
    );
\HwReg_layerWidth_1_reg_1136_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerWidth_1_fu_764_p3(0),
      Q => empty_79_fu_314(0),
      R => '0'
    );
\HwReg_layerWidth_1_reg_1136_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerWidth_1_fu_764_p3(10),
      Q => empty_79_fu_314(10),
      R => '0'
    );
\HwReg_layerWidth_1_reg_1136_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerWidth_1_fu_764_p3(11),
      Q => empty_79_fu_314(11),
      R => '0'
    );
\HwReg_layerWidth_1_reg_1136_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerWidth_1_fu_764_p3(12),
      Q => empty_79_fu_314(12),
      R => '0'
    );
\HwReg_layerWidth_1_reg_1136_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerWidth_1_fu_764_p3(13),
      Q => empty_79_fu_314(13),
      R => '0'
    );
\HwReg_layerWidth_1_reg_1136_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerWidth_1_fu_764_p3(14),
      Q => empty_79_fu_314(14),
      R => '0'
    );
\HwReg_layerWidth_1_reg_1136_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerWidth_1_fu_764_p3(15),
      Q => empty_79_fu_314(15),
      R => '0'
    );
\HwReg_layerWidth_1_reg_1136_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerWidth_1_fu_764_p3(1),
      Q => empty_79_fu_314(1),
      R => '0'
    );
\HwReg_layerWidth_1_reg_1136_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerWidth_1_fu_764_p3(2),
      Q => empty_79_fu_314(2),
      R => '0'
    );
\HwReg_layerWidth_1_reg_1136_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerWidth_1_fu_764_p3(3),
      Q => empty_79_fu_314(3),
      R => '0'
    );
\HwReg_layerWidth_1_reg_1136_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerWidth_1_fu_764_p3(4),
      Q => empty_79_fu_314(4),
      R => '0'
    );
\HwReg_layerWidth_1_reg_1136_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerWidth_1_fu_764_p3(5),
      Q => empty_79_fu_314(5),
      R => '0'
    );
\HwReg_layerWidth_1_reg_1136_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerWidth_1_fu_764_p3(6),
      Q => empty_79_fu_314(6),
      R => '0'
    );
\HwReg_layerWidth_1_reg_1136_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerWidth_1_fu_764_p3(7),
      Q => empty_79_fu_314(7),
      R => '0'
    );
\HwReg_layerWidth_1_reg_1136_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerWidth_1_fu_764_p3(8),
      Q => empty_79_fu_314(8),
      R => '0'
    );
\HwReg_layerWidth_1_reg_1136_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerWidth_1_fu_764_p3(9),
      Q => empty_79_fu_314(9),
      R => '0'
    );
\HwReg_layerWidth_reg_1171[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => i7_fu_346(1),
      I1 => layerWidth_1_read_reg_1081(0),
      I2 => i7_fu_346(0),
      I3 => empty_84_fu_334(0),
      O => HwReg_layerWidth_fu_820_p3(0)
    );
\HwReg_layerWidth_reg_1171[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => i7_fu_346(1),
      I1 => layerWidth_1_read_reg_1081(10),
      I2 => i7_fu_346(0),
      I3 => empty_84_fu_334(10),
      O => HwReg_layerWidth_fu_820_p3(10)
    );
\HwReg_layerWidth_reg_1171[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => i7_fu_346(1),
      I1 => layerWidth_1_read_reg_1081(11),
      I2 => i7_fu_346(0),
      I3 => empty_84_fu_334(11),
      O => HwReg_layerWidth_fu_820_p3(11)
    );
\HwReg_layerWidth_reg_1171[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => i7_fu_346(1),
      I1 => layerWidth_1_read_reg_1081(12),
      I2 => i7_fu_346(0),
      I3 => empty_84_fu_334(12),
      O => HwReg_layerWidth_fu_820_p3(12)
    );
\HwReg_layerWidth_reg_1171[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => i7_fu_346(1),
      I1 => layerWidth_1_read_reg_1081(13),
      I2 => i7_fu_346(0),
      I3 => empty_84_fu_334(13),
      O => HwReg_layerWidth_fu_820_p3(13)
    );
\HwReg_layerWidth_reg_1171[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => i7_fu_346(1),
      I1 => layerWidth_1_read_reg_1081(14),
      I2 => i7_fu_346(0),
      I3 => empty_84_fu_334(14),
      O => HwReg_layerWidth_fu_820_p3(14)
    );
\HwReg_layerWidth_reg_1171[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => i7_fu_346(1),
      I1 => layerWidth_1_read_reg_1081(15),
      I2 => i7_fu_346(0),
      I3 => empty_84_fu_334(15),
      O => HwReg_layerWidth_fu_820_p3(15)
    );
\HwReg_layerWidth_reg_1171[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => i7_fu_346(1),
      I1 => layerWidth_1_read_reg_1081(1),
      I2 => i7_fu_346(0),
      I3 => empty_84_fu_334(1),
      O => HwReg_layerWidth_fu_820_p3(1)
    );
\HwReg_layerWidth_reg_1171[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => i7_fu_346(1),
      I1 => layerWidth_1_read_reg_1081(2),
      I2 => i7_fu_346(0),
      I3 => empty_84_fu_334(2),
      O => HwReg_layerWidth_fu_820_p3(2)
    );
\HwReg_layerWidth_reg_1171[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => i7_fu_346(1),
      I1 => layerWidth_1_read_reg_1081(3),
      I2 => i7_fu_346(0),
      I3 => empty_84_fu_334(3),
      O => HwReg_layerWidth_fu_820_p3(3)
    );
\HwReg_layerWidth_reg_1171[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => i7_fu_346(1),
      I1 => layerWidth_1_read_reg_1081(4),
      I2 => i7_fu_346(0),
      I3 => empty_84_fu_334(4),
      O => HwReg_layerWidth_fu_820_p3(4)
    );
\HwReg_layerWidth_reg_1171[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => i7_fu_346(1),
      I1 => layerWidth_1_read_reg_1081(5),
      I2 => i7_fu_346(0),
      I3 => empty_84_fu_334(5),
      O => HwReg_layerWidth_fu_820_p3(5)
    );
\HwReg_layerWidth_reg_1171[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => i7_fu_346(1),
      I1 => layerWidth_1_read_reg_1081(6),
      I2 => i7_fu_346(0),
      I3 => empty_84_fu_334(6),
      O => HwReg_layerWidth_fu_820_p3(6)
    );
\HwReg_layerWidth_reg_1171[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => i7_fu_346(1),
      I1 => layerWidth_1_read_reg_1081(7),
      I2 => i7_fu_346(0),
      I3 => empty_84_fu_334(7),
      O => HwReg_layerWidth_fu_820_p3(7)
    );
\HwReg_layerWidth_reg_1171[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => i7_fu_346(1),
      I1 => layerWidth_1_read_reg_1081(8),
      I2 => i7_fu_346(0),
      I3 => empty_84_fu_334(8),
      O => HwReg_layerWidth_fu_820_p3(8)
    );
\HwReg_layerWidth_reg_1171[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => i7_fu_346(1),
      I1 => layerWidth_1_read_reg_1081(9),
      I2 => i7_fu_346(0),
      I3 => empty_84_fu_334(9),
      O => HwReg_layerWidth_fu_820_p3(9)
    );
\HwReg_layerWidth_reg_1171_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerWidth_fu_820_p3(0),
      Q => empty_84_fu_334(0),
      R => '0'
    );
\HwReg_layerWidth_reg_1171_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerWidth_fu_820_p3(10),
      Q => empty_84_fu_334(10),
      R => '0'
    );
\HwReg_layerWidth_reg_1171_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerWidth_fu_820_p3(11),
      Q => empty_84_fu_334(11),
      R => '0'
    );
\HwReg_layerWidth_reg_1171_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerWidth_fu_820_p3(12),
      Q => empty_84_fu_334(12),
      R => '0'
    );
\HwReg_layerWidth_reg_1171_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerWidth_fu_820_p3(13),
      Q => empty_84_fu_334(13),
      R => '0'
    );
\HwReg_layerWidth_reg_1171_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerWidth_fu_820_p3(14),
      Q => empty_84_fu_334(14),
      R => '0'
    );
\HwReg_layerWidth_reg_1171_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerWidth_fu_820_p3(15),
      Q => empty_84_fu_334(15),
      R => '0'
    );
\HwReg_layerWidth_reg_1171_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerWidth_fu_820_p3(1),
      Q => empty_84_fu_334(1),
      R => '0'
    );
\HwReg_layerWidth_reg_1171_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerWidth_fu_820_p3(2),
      Q => empty_84_fu_334(2),
      R => '0'
    );
\HwReg_layerWidth_reg_1171_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerWidth_fu_820_p3(3),
      Q => empty_84_fu_334(3),
      R => '0'
    );
\HwReg_layerWidth_reg_1171_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerWidth_fu_820_p3(4),
      Q => empty_84_fu_334(4),
      R => '0'
    );
\HwReg_layerWidth_reg_1171_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerWidth_fu_820_p3(5),
      Q => empty_84_fu_334(5),
      R => '0'
    );
\HwReg_layerWidth_reg_1171_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerWidth_fu_820_p3(6),
      Q => empty_84_fu_334(6),
      R => '0'
    );
\HwReg_layerWidth_reg_1171_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerWidth_fu_820_p3(7),
      Q => empty_84_fu_334(7),
      R => '0'
    );
\HwReg_layerWidth_reg_1171_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerWidth_fu_820_p3(8),
      Q => empty_84_fu_334(8),
      R => '0'
    );
\HwReg_layerWidth_reg_1171_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => HwReg_layerWidth_fu_820_p3(9),
      Q => empty_84_fu_334(9),
      R => '0'
    );
\ap_CS_fsm[2]_i_1__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => i7_fu_346(0),
      I1 => i7_fu_346(1),
      I2 => ap_CS_fsm_state2,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[3]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF2A"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_done,
      I2 => ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_ready_reg_n_9,
      I3 => ap_CS_fsm_state3,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => ap_CS_fsm_state1,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_state5,
      R => ap_rst_n_inv
    );
ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_VMixHlsDataFlowFunction_fu_476_n_19,
      Q => ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_done,
      R => '0'
    );
ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_VMixHlsDataFlowFunction_fu_476_n_20,
      Q => ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_ready_reg_n_9,
      R => '0'
    );
grp_VMixHlsDataFlowFunction_fu_476: entity work.main_design_v_mix_0_0_VMixHlsDataFlowFunction
     port map (
      D(0) => \next__0_5\(0),
      E(0) => load_p1_4,
      \FSM_sequential_state_reg[0]\(0) => \next__0_3\(0),
      \FSM_sequential_state_reg[0]_0\(0) => \next__0\(0),
      \FSM_sequential_state_reg[0]_1\(1 downto 0) => \state__0_7\(1 downto 0),
      \FSM_sequential_state_reg[0]_2\(1 downto 0) => \state__0_6\(1 downto 0),
      HwReg_layerEnableFlag_3_fu_294 => HwReg_layerEnableFlag_3_fu_294,
      HwReg_layerEnableFlag_4_fu_298 => HwReg_layerEnableFlag_4_fu_298,
      HwReg_layerEnableFlag_reg_1156 => HwReg_layerEnableFlag_reg_1156,
      Q(1 downto 0) => \state__0\(1 downto 0),
      SR(0) => ap_rst_n_inv,
      \SRL_SIG_reg[0][15]\(15 downto 0) => empty_84_fu_334(15 downto 0),
      \SRL_SIG_reg[0][15]_0\(15 downto 0) => empty_83_fu_330(15 downto 0),
      \SRL_SIG_reg[0][15]_1\(15 downto 0) => empty_79_fu_314(15 downto 0),
      \SRL_SIG_reg[0][15]_2\(15 downto 0) => empty_78_fu_310(15 downto 0),
      \SRL_SIG_reg[0][23]\(23 downto 0) => \out420_U/SRL_SIG_reg[0]_1\(23 downto 0),
      \SRL_SIG_reg[0][2]\(2 downto 0) => trunc_ln1812_reg_1016(2 downto 0),
      \SRL_SIG_reg[1][0]\(0) => s_axis_video1_TVALID_int_regslice,
      \SRL_SIG_reg[1][0]_0\(0) => s_axis_video2_TVALID_int_regslice,
      \SRL_SIG_reg[1][23]\(23 downto 0) => \out420_U/SRL_SIG_reg[1]_0\(23 downto 0),
      \SRL_SIG_reg[1][7]\(23 downto 0) => grp_VMixHlsDataFlowFunction_fu_476_m_axis_video_TDATA(23 downto 0),
      \addr_reg[0]\ => grp_VMixHlsDataFlowFunction_fu_476_n_29,
      \ap_CS_fsm_reg[3]\ => grp_VMixHlsDataFlowFunction_fu_476_n_25,
      ap_clk => ap_clk,
      \ap_phi_reg_pp0_iter1_p_0_0_014_i_reg_189_reg[7]\(7 downto 0) => trunc_ln1812_3_reg_1031(7 downto 0),
      \ap_phi_reg_pp0_iter1_p_0_0_0_117_i_reg_180_reg[7]\(7 downto 0) => trunc_ln1812_2_reg_1026(7 downto 0),
      \ap_phi_reg_pp0_iter1_p_0_0_0_220_i_reg_171_reg[7]\(7 downto 0) => trunc_ln1812_1_reg_1021(7 downto 0),
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => grp_VMixHlsDataFlowFunction_fu_476_n_20,
      ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_done => ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_done,
      ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_done_reg => grp_VMixHlsDataFlowFunction_fu_476_n_19,
      ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_ready_reg => ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_ready_reg_n_9,
      \axi_data_3_fu_92_reg[23]\(23 downto 0) => s_axis_video1_TDATA_int_regslice(23 downto 0),
      \axi_data_fu_92_reg[23]\(23 downto 0) => s_axis_video2_TDATA_int_regslice(23 downto 0),
      \axi_data_fu_92_reg[23]_0\(23 downto 0) => s_axis_video_TDATA_int_regslice(23 downto 0),
      \axi_last_reg_227_reg[0]\ => grp_VMixHlsDataFlowFunction_fu_476_n_17,
      \d_read_reg_26_reg[11]\(11 downto 0) => trunc_ln1812_4_reg_1036(11 downto 0),
      \d_read_reg_26_reg[11]_0\(11 downto 0) => trunc_ln1812_5_reg_1041(11 downto 0),
      data_p2 => data_p2_8,
      data_p2_1 => data_p2,
      \data_p2_reg[0]\ => regslice_both_m_axis_video_V_user_V_U_n_9,
      \data_p2_reg[0]_0\ => regslice_both_m_axis_video_V_last_V_U_n_9,
      \data_p2_reg[0]_1\(1) => ap_CS_fsm_state4,
      \data_p2_reg[0]_1\(0) => ap_CS_fsm_state3,
      empty_n_reg(0) => grp_VMixHlsDataFlowFunction_fu_476_n_27,
      grp_VMixHlsDataFlowFunction_fu_476_ap_start_reg => grp_VMixHlsDataFlowFunction_fu_476_ap_start_reg,
      grp_VMixHlsDataFlowFunction_fu_476_m_axis_video_TLAST => grp_VMixHlsDataFlowFunction_fu_476_m_axis_video_TLAST,
      grp_VMixHlsDataFlowFunction_fu_476_m_axis_video_TUSER => grp_VMixHlsDataFlowFunction_fu_476_m_axis_video_TUSER,
      \icmp_ln3233_reg_223_reg[0]\ => grp_VMixHlsDataFlowFunction_fu_476_n_28,
      \layerStartX_reg_263_reg[15]\(15 downto 0) => empty_81_fu_322(15 downto 0),
      \layerStartX_reg_309_reg[15]\(15 downto 0) => empty_86_fu_342(15 downto 0),
      \layerStartY_reg_257_reg[15]\(15 downto 0) => empty_80_fu_318(15 downto 0),
      \layerStartY_reg_303_reg[15]\(15 downto 0) => empty_85_fu_338(15 downto 0),
      load_p1 => load_p1_2,
      load_p1_0 => load_p1,
      m_axis_video_TREADY => m_axis_video_TREADY,
      m_axis_video_TREADY_0(0) => grp_VMixHlsDataFlowFunction_fu_476_n_26,
      m_axis_video_TREADY_int_regslice => m_axis_video_TREADY_int_regslice,
      s_axis_video1_TLAST_int_regslice => s_axis_video1_TLAST_int_regslice,
      s_axis_video1_TREADY_int_regslice => s_axis_video1_TREADY_int_regslice,
      s_axis_video1_TUSER_int_regslice => s_axis_video1_TUSER_int_regslice,
      s_axis_video2_TLAST_int_regslice => s_axis_video2_TLAST_int_regslice,
      s_axis_video2_TREADY_int_regslice => s_axis_video2_TREADY_int_regslice,
      s_axis_video2_TUSER_int_regslice => s_axis_video2_TUSER_int_regslice,
      s_axis_video_TLAST_int_regslice => s_axis_video_TLAST_int_regslice,
      s_axis_video_TREADY_int_regslice => s_axis_video_TREADY_int_regslice,
      s_axis_video_TUSER_int_regslice => s_axis_video_TUSER_int_regslice,
      \shl_ln450_reg_274[15]_i_2\(7 downto 0) => empty_fu_306(7 downto 0),
      \shl_ln450_reg_325[15]_i_2\(7 downto 0) => empty_82_fu_326(7 downto 0),
      \sof_2_reg_141_reg[0]\ => grp_VMixHlsDataFlowFunction_fu_476_n_13,
      \sof_reg_83_reg[0]\(0) => s_axis_video_TVALID_int_regslice,
      \state_reg[1]\(1) => state(1),
      \state_reg[1]\(0) => \^m_axis_video_tvalid\
    );
grp_VMixHlsDataFlowFunction_fu_476_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_VMixHlsDataFlowFunction_fu_476_n_25,
      Q => grp_VMixHlsDataFlowFunction_fu_476_ap_start_reg,
      R => ap_rst_n_inv
    );
\i7_fu_346_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => CTRL_s_axi_U_n_11,
      Q => i7_fu_346(0),
      R => '0'
    );
\i7_fu_346_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => CTRL_s_axi_U_n_9,
      Q => i7_fu_346(1),
      R => '0'
    );
\layerHeight_1_read_reg_1096_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => layerHeight_1(0),
      Q => layerHeight_1_read_reg_1096(0),
      R => '0'
    );
\layerHeight_1_read_reg_1096_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => layerHeight_1(10),
      Q => layerHeight_1_read_reg_1096(10),
      R => '0'
    );
\layerHeight_1_read_reg_1096_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => layerHeight_1(11),
      Q => layerHeight_1_read_reg_1096(11),
      R => '0'
    );
\layerHeight_1_read_reg_1096_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => layerHeight_1(12),
      Q => layerHeight_1_read_reg_1096(12),
      R => '0'
    );
\layerHeight_1_read_reg_1096_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => layerHeight_1(13),
      Q => layerHeight_1_read_reg_1096(13),
      R => '0'
    );
\layerHeight_1_read_reg_1096_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => layerHeight_1(14),
      Q => layerHeight_1_read_reg_1096(14),
      R => '0'
    );
\layerHeight_1_read_reg_1096_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => layerHeight_1(15),
      Q => layerHeight_1_read_reg_1096(15),
      R => '0'
    );
\layerHeight_1_read_reg_1096_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => layerHeight_1(1),
      Q => layerHeight_1_read_reg_1096(1),
      R => '0'
    );
\layerHeight_1_read_reg_1096_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => layerHeight_1(2),
      Q => layerHeight_1_read_reg_1096(2),
      R => '0'
    );
\layerHeight_1_read_reg_1096_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => layerHeight_1(3),
      Q => layerHeight_1_read_reg_1096(3),
      R => '0'
    );
\layerHeight_1_read_reg_1096_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => layerHeight_1(4),
      Q => layerHeight_1_read_reg_1096(4),
      R => '0'
    );
\layerHeight_1_read_reg_1096_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => layerHeight_1(5),
      Q => layerHeight_1_read_reg_1096(5),
      R => '0'
    );
\layerHeight_1_read_reg_1096_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => layerHeight_1(6),
      Q => layerHeight_1_read_reg_1096(6),
      R => '0'
    );
\layerHeight_1_read_reg_1096_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => layerHeight_1(7),
      Q => layerHeight_1_read_reg_1096(7),
      R => '0'
    );
\layerHeight_1_read_reg_1096_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => layerHeight_1(8),
      Q => layerHeight_1_read_reg_1096(8),
      R => '0'
    );
\layerHeight_1_read_reg_1096_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => layerHeight_1(9),
      Q => layerHeight_1_read_reg_1096(9),
      R => '0'
    );
\layerHeight_2_read_reg_1101_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => layerHeight_2(0),
      Q => layerHeight_2_read_reg_1101(0),
      R => '0'
    );
\layerHeight_2_read_reg_1101_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => layerHeight_2(10),
      Q => layerHeight_2_read_reg_1101(10),
      R => '0'
    );
\layerHeight_2_read_reg_1101_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => layerHeight_2(11),
      Q => layerHeight_2_read_reg_1101(11),
      R => '0'
    );
\layerHeight_2_read_reg_1101_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => layerHeight_2(12),
      Q => layerHeight_2_read_reg_1101(12),
      R => '0'
    );
\layerHeight_2_read_reg_1101_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => layerHeight_2(13),
      Q => layerHeight_2_read_reg_1101(13),
      R => '0'
    );
\layerHeight_2_read_reg_1101_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => layerHeight_2(14),
      Q => layerHeight_2_read_reg_1101(14),
      R => '0'
    );
\layerHeight_2_read_reg_1101_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => layerHeight_2(15),
      Q => layerHeight_2_read_reg_1101(15),
      R => '0'
    );
\layerHeight_2_read_reg_1101_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => layerHeight_2(1),
      Q => layerHeight_2_read_reg_1101(1),
      R => '0'
    );
\layerHeight_2_read_reg_1101_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => layerHeight_2(2),
      Q => layerHeight_2_read_reg_1101(2),
      R => '0'
    );
\layerHeight_2_read_reg_1101_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => layerHeight_2(3),
      Q => layerHeight_2_read_reg_1101(3),
      R => '0'
    );
\layerHeight_2_read_reg_1101_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => layerHeight_2(4),
      Q => layerHeight_2_read_reg_1101(4),
      R => '0'
    );
\layerHeight_2_read_reg_1101_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => layerHeight_2(5),
      Q => layerHeight_2_read_reg_1101(5),
      R => '0'
    );
\layerHeight_2_read_reg_1101_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => layerHeight_2(6),
      Q => layerHeight_2_read_reg_1101(6),
      R => '0'
    );
\layerHeight_2_read_reg_1101_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => layerHeight_2(7),
      Q => layerHeight_2_read_reg_1101(7),
      R => '0'
    );
\layerHeight_2_read_reg_1101_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => layerHeight_2(8),
      Q => layerHeight_2_read_reg_1101(8),
      R => '0'
    );
\layerHeight_2_read_reg_1101_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => layerHeight_2(9),
      Q => layerHeight_2_read_reg_1101(9),
      R => '0'
    );
\layerScaleFactor_1_read_reg_1111_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => layerScaleFactor_1(0),
      Q => layerScaleFactor_1_read_reg_1111(0),
      R => '0'
    );
\layerScaleFactor_1_read_reg_1111_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => layerScaleFactor_1(1),
      Q => layerScaleFactor_1_read_reg_1111(1),
      R => '0'
    );
\layerScaleFactor_1_read_reg_1111_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => layerScaleFactor_1(2),
      Q => layerScaleFactor_1_read_reg_1111(2),
      R => '0'
    );
\layerScaleFactor_1_read_reg_1111_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => layerScaleFactor_1(3),
      Q => layerScaleFactor_1_read_reg_1111(3),
      R => '0'
    );
\layerScaleFactor_1_read_reg_1111_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => layerScaleFactor_1(4),
      Q => layerScaleFactor_1_read_reg_1111(4),
      R => '0'
    );
\layerScaleFactor_1_read_reg_1111_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => layerScaleFactor_1(5),
      Q => layerScaleFactor_1_read_reg_1111(5),
      R => '0'
    );
\layerScaleFactor_1_read_reg_1111_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => layerScaleFactor_1(6),
      Q => layerScaleFactor_1_read_reg_1111(6),
      R => '0'
    );
\layerScaleFactor_1_read_reg_1111_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => layerScaleFactor_1(7),
      Q => layerScaleFactor_1_read_reg_1111(7),
      R => '0'
    );
\layerScaleFactor_2_read_reg_1116_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => layerScaleFactor_2(0),
      Q => layerScaleFactor_2_read_reg_1116(0),
      R => '0'
    );
\layerScaleFactor_2_read_reg_1116_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => layerScaleFactor_2(1),
      Q => layerScaleFactor_2_read_reg_1116(1),
      R => '0'
    );
\layerScaleFactor_2_read_reg_1116_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => layerScaleFactor_2(2),
      Q => layerScaleFactor_2_read_reg_1116(2),
      R => '0'
    );
\layerScaleFactor_2_read_reg_1116_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => layerScaleFactor_2(3),
      Q => layerScaleFactor_2_read_reg_1116(3),
      R => '0'
    );
\layerScaleFactor_2_read_reg_1116_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => layerScaleFactor_2(4),
      Q => layerScaleFactor_2_read_reg_1116(4),
      R => '0'
    );
\layerScaleFactor_2_read_reg_1116_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => layerScaleFactor_2(5),
      Q => layerScaleFactor_2_read_reg_1116(5),
      R => '0'
    );
\layerScaleFactor_2_read_reg_1116_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => layerScaleFactor_2(6),
      Q => layerScaleFactor_2_read_reg_1116(6),
      R => '0'
    );
\layerScaleFactor_2_read_reg_1116_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => layerScaleFactor_2(7),
      Q => layerScaleFactor_2_read_reg_1116(7),
      R => '0'
    );
\layerWidth_1_read_reg_1081_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => layerWidth_1(0),
      Q => layerWidth_1_read_reg_1081(0),
      R => '0'
    );
\layerWidth_1_read_reg_1081_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => layerWidth_1(10),
      Q => layerWidth_1_read_reg_1081(10),
      R => '0'
    );
\layerWidth_1_read_reg_1081_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => layerWidth_1(11),
      Q => layerWidth_1_read_reg_1081(11),
      R => '0'
    );
\layerWidth_1_read_reg_1081_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => layerWidth_1(12),
      Q => layerWidth_1_read_reg_1081(12),
      R => '0'
    );
\layerWidth_1_read_reg_1081_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => layerWidth_1(13),
      Q => layerWidth_1_read_reg_1081(13),
      R => '0'
    );
\layerWidth_1_read_reg_1081_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => layerWidth_1(14),
      Q => layerWidth_1_read_reg_1081(14),
      R => '0'
    );
\layerWidth_1_read_reg_1081_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => layerWidth_1(15),
      Q => layerWidth_1_read_reg_1081(15),
      R => '0'
    );
\layerWidth_1_read_reg_1081_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => layerWidth_1(1),
      Q => layerWidth_1_read_reg_1081(1),
      R => '0'
    );
\layerWidth_1_read_reg_1081_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => layerWidth_1(2),
      Q => layerWidth_1_read_reg_1081(2),
      R => '0'
    );
\layerWidth_1_read_reg_1081_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => layerWidth_1(3),
      Q => layerWidth_1_read_reg_1081(3),
      R => '0'
    );
\layerWidth_1_read_reg_1081_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => layerWidth_1(4),
      Q => layerWidth_1_read_reg_1081(4),
      R => '0'
    );
\layerWidth_1_read_reg_1081_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => layerWidth_1(5),
      Q => layerWidth_1_read_reg_1081(5),
      R => '0'
    );
\layerWidth_1_read_reg_1081_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => layerWidth_1(6),
      Q => layerWidth_1_read_reg_1081(6),
      R => '0'
    );
\layerWidth_1_read_reg_1081_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => layerWidth_1(7),
      Q => layerWidth_1_read_reg_1081(7),
      R => '0'
    );
\layerWidth_1_read_reg_1081_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => layerWidth_1(8),
      Q => layerWidth_1_read_reg_1081(8),
      R => '0'
    );
\layerWidth_1_read_reg_1081_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => layerWidth_1(9),
      Q => layerWidth_1_read_reg_1081(9),
      R => '0'
    );
\layerWidth_2_read_reg_1086_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => layerWidth_2(0),
      Q => layerWidth_2_read_reg_1086(0),
      R => '0'
    );
\layerWidth_2_read_reg_1086_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => layerWidth_2(10),
      Q => layerWidth_2_read_reg_1086(10),
      R => '0'
    );
\layerWidth_2_read_reg_1086_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => layerWidth_2(11),
      Q => layerWidth_2_read_reg_1086(11),
      R => '0'
    );
\layerWidth_2_read_reg_1086_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => layerWidth_2(12),
      Q => layerWidth_2_read_reg_1086(12),
      R => '0'
    );
\layerWidth_2_read_reg_1086_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => layerWidth_2(13),
      Q => layerWidth_2_read_reg_1086(13),
      R => '0'
    );
\layerWidth_2_read_reg_1086_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => layerWidth_2(14),
      Q => layerWidth_2_read_reg_1086(14),
      R => '0'
    );
\layerWidth_2_read_reg_1086_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => layerWidth_2(15),
      Q => layerWidth_2_read_reg_1086(15),
      R => '0'
    );
\layerWidth_2_read_reg_1086_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => layerWidth_2(1),
      Q => layerWidth_2_read_reg_1086(1),
      R => '0'
    );
\layerWidth_2_read_reg_1086_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => layerWidth_2(2),
      Q => layerWidth_2_read_reg_1086(2),
      R => '0'
    );
\layerWidth_2_read_reg_1086_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => layerWidth_2(3),
      Q => layerWidth_2_read_reg_1086(3),
      R => '0'
    );
\layerWidth_2_read_reg_1086_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => layerWidth_2(4),
      Q => layerWidth_2_read_reg_1086(4),
      R => '0'
    );
\layerWidth_2_read_reg_1086_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => layerWidth_2(5),
      Q => layerWidth_2_read_reg_1086(5),
      R => '0'
    );
\layerWidth_2_read_reg_1086_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => layerWidth_2(6),
      Q => layerWidth_2_read_reg_1086(6),
      R => '0'
    );
\layerWidth_2_read_reg_1086_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => layerWidth_2(7),
      Q => layerWidth_2_read_reg_1086(7),
      R => '0'
    );
\layerWidth_2_read_reg_1086_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => layerWidth_2(8),
      Q => layerWidth_2_read_reg_1086(8),
      R => '0'
    );
\layerWidth_2_read_reg_1086_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => layerWidth_2(9),
      Q => layerWidth_2_read_reg_1086(9),
      R => '0'
    );
regslice_both_m_axis_video_V_data_V_U: entity work.main_design_v_mix_0_0_regslice_both
     port map (
      D(0) => \next__0_5\(0),
      E(0) => grp_VMixHlsDataFlowFunction_fu_476_n_27,
      Q(1 downto 0) => \state__0\(1 downto 0),
      SR(0) => ap_rst_n_inv,
      ack_in_t_reg_0 => grp_VMixHlsDataFlowFunction_fu_476_n_28,
      \ap_CS_fsm_reg[0]\(2) => ap_CS_fsm_state5,
      \ap_CS_fsm_reg[0]\(1) => ap_CS_fsm_state4,
      \ap_CS_fsm_reg[0]\(0) => ap_CS_fsm_state1,
      \ap_CS_fsm_reg[4]\ => regslice_both_m_axis_video_V_data_V_U_n_16,
      \ap_CS_fsm_reg[4]_0\ => ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_ready_reg_n_9,
      ap_clk => ap_clk,
      ap_start => ap_start,
      ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_done => ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_done,
      ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_done_reg(1) => ap_NS_fsm(4),
      ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_476_ap_done_reg(0) => ap_NS_fsm(0),
      \data_p1_reg[15]_0\(23 downto 0) => \out420_U/SRL_SIG_reg[1]_0\(23 downto 0),
      \data_p1_reg[15]_1\(23 downto 0) => \out420_U/SRL_SIG_reg[0]_1\(23 downto 0),
      \data_p1_reg[16]_0\ => grp_VMixHlsDataFlowFunction_fu_476_n_29,
      \data_p1_reg[23]_0\(0) => load_p1_4,
      \data_p2_reg[23]_0\(23 downto 0) => grp_VMixHlsDataFlowFunction_fu_476_m_axis_video_TDATA(23 downto 0),
      m_axis_video_TDATA(23 downto 0) => m_axis_video_TDATA(23 downto 0),
      m_axis_video_TREADY => m_axis_video_TREADY,
      m_axis_video_TREADY_int_regslice => m_axis_video_TREADY_int_regslice,
      \state_reg[1]_0\(1) => state(1),
      \state_reg[1]_0\(0) => \^m_axis_video_tvalid\,
      \state_reg[1]_1\(0) => grp_VMixHlsDataFlowFunction_fu_476_n_26
    );
regslice_both_m_axis_video_V_last_V_U: entity work.\main_design_v_mix_0_0_regslice_both__parameterized1\
     port map (
      D(0) => \next__0\(0),
      Q(1 downto 0) => \state__0_6\(1 downto 0),
      SR(0) => ap_rst_n_inv,
      ack_in_t_reg_0 => regslice_both_m_axis_video_V_last_V_U_n_9,
      ack_in_t_reg_1 => grp_VMixHlsDataFlowFunction_fu_476_n_28,
      ap_clk => ap_clk,
      data_p2 => data_p2,
      \data_p2_reg[0]_0\ => grp_VMixHlsDataFlowFunction_fu_476_n_17,
      grp_VMixHlsDataFlowFunction_fu_476_m_axis_video_TLAST => grp_VMixHlsDataFlowFunction_fu_476_m_axis_video_TLAST,
      load_p1 => load_p1,
      m_axis_video_TLAST(0) => m_axis_video_TLAST(0),
      m_axis_video_TREADY => m_axis_video_TREADY
    );
regslice_both_m_axis_video_V_user_V_U: entity work.\main_design_v_mix_0_0_regslice_both__parameterized1_0\
     port map (
      D(0) => \next__0_3\(0),
      Q(1 downto 0) => \state__0_7\(1 downto 0),
      SR(0) => ap_rst_n_inv,
      ack_in_t_reg_0 => regslice_both_m_axis_video_V_user_V_U_n_9,
      ack_in_t_reg_1 => grp_VMixHlsDataFlowFunction_fu_476_n_28,
      ap_clk => ap_clk,
      data_p2 => data_p2_8,
      \data_p2_reg[0]_0\ => grp_VMixHlsDataFlowFunction_fu_476_n_13,
      grp_VMixHlsDataFlowFunction_fu_476_m_axis_video_TUSER => grp_VMixHlsDataFlowFunction_fu_476_m_axis_video_TUSER,
      load_p1 => load_p1_2,
      m_axis_video_TREADY => m_axis_video_TREADY,
      m_axis_video_TUSER(0) => m_axis_video_TUSER(0)
    );
regslice_both_s_axis_video1_V_data_V_U: entity work.main_design_v_mix_0_0_regslice_both_1
     port map (
      SR(0) => ap_rst_n_inv,
      ack_in_t_reg_0 => s_axis_video1_TREADY,
      ap_clk => ap_clk,
      data_out(23 downto 0) => s_axis_video1_TDATA_int_regslice(23 downto 0),
      s_axis_video1_TDATA(23 downto 0) => s_axis_video1_TDATA(23 downto 0),
      s_axis_video1_TREADY_int_regslice => s_axis_video1_TREADY_int_regslice,
      s_axis_video1_TVALID => s_axis_video1_TVALID,
      vld_out => s_axis_video1_TVALID_int_regslice
    );
regslice_both_s_axis_video1_V_last_V_U: entity work.\main_design_v_mix_0_0_regslice_both__parameterized1_2\
     port map (
      SR(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      s_axis_video1_TLAST(0) => s_axis_video1_TLAST(0),
      s_axis_video1_TLAST_int_regslice => s_axis_video1_TLAST_int_regslice,
      s_axis_video1_TREADY_int_regslice => s_axis_video1_TREADY_int_regslice,
      s_axis_video1_TVALID => s_axis_video1_TVALID
    );
regslice_both_s_axis_video1_V_user_V_U: entity work.\main_design_v_mix_0_0_regslice_both__parameterized1_3\
     port map (
      SR(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      s_axis_video1_TREADY_int_regslice => s_axis_video1_TREADY_int_regslice,
      s_axis_video1_TUSER(0) => s_axis_video1_TUSER(0),
      s_axis_video1_TUSER_int_regslice => s_axis_video1_TUSER_int_regslice,
      s_axis_video1_TVALID => s_axis_video1_TVALID
    );
regslice_both_s_axis_video2_V_data_V_U: entity work.main_design_v_mix_0_0_regslice_both_4
     port map (
      SR(0) => ap_rst_n_inv,
      ack_in_t_reg_0 => s_axis_video2_TREADY,
      ap_clk => ap_clk,
      data_out(23 downto 0) => s_axis_video2_TDATA_int_regslice(23 downto 0),
      s_axis_video2_TDATA(23 downto 0) => s_axis_video2_TDATA(23 downto 0),
      s_axis_video2_TREADY_int_regslice => s_axis_video2_TREADY_int_regslice,
      s_axis_video2_TVALID => s_axis_video2_TVALID,
      vld_out => s_axis_video2_TVALID_int_regslice
    );
regslice_both_s_axis_video2_V_last_V_U: entity work.\main_design_v_mix_0_0_regslice_both__parameterized1_5\
     port map (
      SR(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      s_axis_video2_TLAST(0) => s_axis_video2_TLAST(0),
      s_axis_video2_TLAST_int_regslice => s_axis_video2_TLAST_int_regslice,
      s_axis_video2_TREADY_int_regslice => s_axis_video2_TREADY_int_regslice,
      s_axis_video2_TVALID => s_axis_video2_TVALID
    );
regslice_both_s_axis_video2_V_user_V_U: entity work.\main_design_v_mix_0_0_regslice_both__parameterized1_6\
     port map (
      SR(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      s_axis_video2_TREADY_int_regslice => s_axis_video2_TREADY_int_regslice,
      s_axis_video2_TUSER(0) => s_axis_video2_TUSER(0),
      s_axis_video2_TUSER_int_regslice => s_axis_video2_TUSER_int_regslice,
      s_axis_video2_TVALID => s_axis_video2_TVALID
    );
regslice_both_s_axis_video_V_data_V_U: entity work.main_design_v_mix_0_0_regslice_both_7
     port map (
      SR(0) => ap_rst_n_inv,
      ack_in_t_reg_0 => s_axis_video_TREADY,
      ap_clk => ap_clk,
      data_out(23 downto 0) => s_axis_video_TDATA_int_regslice(23 downto 0),
      s_axis_video_TDATA(23 downto 0) => s_axis_video_TDATA(23 downto 0),
      s_axis_video_TREADY_int_regslice => s_axis_video_TREADY_int_regslice,
      s_axis_video_TVALID => s_axis_video_TVALID,
      vld_out => s_axis_video_TVALID_int_regslice
    );
regslice_both_s_axis_video_V_last_V_U: entity work.\main_design_v_mix_0_0_regslice_both__parameterized1_8\
     port map (
      SR(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      s_axis_video_TLAST(0) => s_axis_video_TLAST(0),
      s_axis_video_TLAST_int_regslice => s_axis_video_TLAST_int_regslice,
      s_axis_video_TREADY_int_regslice => s_axis_video_TREADY_int_regslice,
      s_axis_video_TVALID => s_axis_video_TVALID
    );
regslice_both_s_axis_video_V_user_V_U: entity work.\main_design_v_mix_0_0_regslice_both__parameterized1_9\
     port map (
      SR(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      s_axis_video_TREADY_int_regslice => s_axis_video_TREADY_int_regslice,
      s_axis_video_TUSER(0) => s_axis_video_TUSER(0),
      s_axis_video_TUSER_int_regslice => s_axis_video_TUSER_int_regslice,
      s_axis_video_TVALID => s_axis_video_TVALID
    );
\trunc_ln1812_1_reg_1021_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => background_V_B(0),
      Q => trunc_ln1812_1_reg_1021(0),
      R => '0'
    );
\trunc_ln1812_1_reg_1021_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => background_V_B(1),
      Q => trunc_ln1812_1_reg_1021(1),
      R => '0'
    );
\trunc_ln1812_1_reg_1021_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => background_V_B(2),
      Q => trunc_ln1812_1_reg_1021(2),
      R => '0'
    );
\trunc_ln1812_1_reg_1021_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => background_V_B(3),
      Q => trunc_ln1812_1_reg_1021(3),
      R => '0'
    );
\trunc_ln1812_1_reg_1021_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => background_V_B(4),
      Q => trunc_ln1812_1_reg_1021(4),
      R => '0'
    );
\trunc_ln1812_1_reg_1021_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => background_V_B(5),
      Q => trunc_ln1812_1_reg_1021(5),
      R => '0'
    );
\trunc_ln1812_1_reg_1021_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => background_V_B(6),
      Q => trunc_ln1812_1_reg_1021(6),
      R => '0'
    );
\trunc_ln1812_1_reg_1021_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => background_V_B(7),
      Q => trunc_ln1812_1_reg_1021(7),
      R => '0'
    );
\trunc_ln1812_2_reg_1026_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => background_U_G(0),
      Q => trunc_ln1812_2_reg_1026(0),
      R => '0'
    );
\trunc_ln1812_2_reg_1026_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => background_U_G(1),
      Q => trunc_ln1812_2_reg_1026(1),
      R => '0'
    );
\trunc_ln1812_2_reg_1026_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => background_U_G(2),
      Q => trunc_ln1812_2_reg_1026(2),
      R => '0'
    );
\trunc_ln1812_2_reg_1026_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => background_U_G(3),
      Q => trunc_ln1812_2_reg_1026(3),
      R => '0'
    );
\trunc_ln1812_2_reg_1026_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => background_U_G(4),
      Q => trunc_ln1812_2_reg_1026(4),
      R => '0'
    );
\trunc_ln1812_2_reg_1026_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => background_U_G(5),
      Q => trunc_ln1812_2_reg_1026(5),
      R => '0'
    );
\trunc_ln1812_2_reg_1026_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => background_U_G(6),
      Q => trunc_ln1812_2_reg_1026(6),
      R => '0'
    );
\trunc_ln1812_2_reg_1026_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => background_U_G(7),
      Q => trunc_ln1812_2_reg_1026(7),
      R => '0'
    );
\trunc_ln1812_3_reg_1031_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => background_Y_R(0),
      Q => trunc_ln1812_3_reg_1031(0),
      R => '0'
    );
\trunc_ln1812_3_reg_1031_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => background_Y_R(1),
      Q => trunc_ln1812_3_reg_1031(1),
      R => '0'
    );
\trunc_ln1812_3_reg_1031_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => background_Y_R(2),
      Q => trunc_ln1812_3_reg_1031(2),
      R => '0'
    );
\trunc_ln1812_3_reg_1031_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => background_Y_R(3),
      Q => trunc_ln1812_3_reg_1031(3),
      R => '0'
    );
\trunc_ln1812_3_reg_1031_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => background_Y_R(4),
      Q => trunc_ln1812_3_reg_1031(4),
      R => '0'
    );
\trunc_ln1812_3_reg_1031_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => background_Y_R(5),
      Q => trunc_ln1812_3_reg_1031(5),
      R => '0'
    );
\trunc_ln1812_3_reg_1031_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => background_Y_R(6),
      Q => trunc_ln1812_3_reg_1031(6),
      R => '0'
    );
\trunc_ln1812_3_reg_1031_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => background_Y_R(7),
      Q => trunc_ln1812_3_reg_1031(7),
      R => '0'
    );
\trunc_ln1812_4_reg_1036_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => width(0),
      Q => trunc_ln1812_4_reg_1036(0),
      R => '0'
    );
\trunc_ln1812_4_reg_1036_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => width(10),
      Q => trunc_ln1812_4_reg_1036(10),
      R => '0'
    );
\trunc_ln1812_4_reg_1036_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => width(11),
      Q => trunc_ln1812_4_reg_1036(11),
      R => '0'
    );
\trunc_ln1812_4_reg_1036_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => width(1),
      Q => trunc_ln1812_4_reg_1036(1),
      R => '0'
    );
\trunc_ln1812_4_reg_1036_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => width(2),
      Q => trunc_ln1812_4_reg_1036(2),
      R => '0'
    );
\trunc_ln1812_4_reg_1036_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => width(3),
      Q => trunc_ln1812_4_reg_1036(3),
      R => '0'
    );
\trunc_ln1812_4_reg_1036_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => width(4),
      Q => trunc_ln1812_4_reg_1036(4),
      R => '0'
    );
\trunc_ln1812_4_reg_1036_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => width(5),
      Q => trunc_ln1812_4_reg_1036(5),
      R => '0'
    );
\trunc_ln1812_4_reg_1036_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => width(6),
      Q => trunc_ln1812_4_reg_1036(6),
      R => '0'
    );
\trunc_ln1812_4_reg_1036_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => width(7),
      Q => trunc_ln1812_4_reg_1036(7),
      R => '0'
    );
\trunc_ln1812_4_reg_1036_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => width(8),
      Q => trunc_ln1812_4_reg_1036(8),
      R => '0'
    );
\trunc_ln1812_4_reg_1036_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => width(9),
      Q => trunc_ln1812_4_reg_1036(9),
      R => '0'
    );
\trunc_ln1812_5_reg_1041_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => height(0),
      Q => trunc_ln1812_5_reg_1041(0),
      R => '0'
    );
\trunc_ln1812_5_reg_1041_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => height(10),
      Q => trunc_ln1812_5_reg_1041(10),
      R => '0'
    );
\trunc_ln1812_5_reg_1041_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => height(11),
      Q => trunc_ln1812_5_reg_1041(11),
      R => '0'
    );
\trunc_ln1812_5_reg_1041_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => height(1),
      Q => trunc_ln1812_5_reg_1041(1),
      R => '0'
    );
\trunc_ln1812_5_reg_1041_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => height(2),
      Q => trunc_ln1812_5_reg_1041(2),
      R => '0'
    );
\trunc_ln1812_5_reg_1041_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => height(3),
      Q => trunc_ln1812_5_reg_1041(3),
      R => '0'
    );
\trunc_ln1812_5_reg_1041_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => height(4),
      Q => trunc_ln1812_5_reg_1041(4),
      R => '0'
    );
\trunc_ln1812_5_reg_1041_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => height(5),
      Q => trunc_ln1812_5_reg_1041(5),
      R => '0'
    );
\trunc_ln1812_5_reg_1041_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => height(6),
      Q => trunc_ln1812_5_reg_1041(6),
      R => '0'
    );
\trunc_ln1812_5_reg_1041_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => height(7),
      Q => trunc_ln1812_5_reg_1041(7),
      R => '0'
    );
\trunc_ln1812_5_reg_1041_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => height(8),
      Q => trunc_ln1812_5_reg_1041(8),
      R => '0'
    );
\trunc_ln1812_5_reg_1041_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => height(9),
      Q => trunc_ln1812_5_reg_1041(9),
      R => '0'
    );
\trunc_ln1812_reg_1016_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => CTRL_s_axi_U_n_15,
      Q => trunc_ln1812_reg_1016(0),
      R => '0'
    );
\trunc_ln1812_reg_1016_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => CTRL_s_axi_U_n_14,
      Q => trunc_ln1812_reg_1016(1),
      R => '0'
    );
\trunc_ln1812_reg_1016_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => CTRL_s_axi_U_n_13,
      Q => trunc_ln1812_reg_1016(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_v_mix_0_0 is
  port (
    s_axi_CTRL_AWADDR : in STD_LOGIC_VECTOR ( 12 downto 0 );
    s_axi_CTRL_AWVALID : in STD_LOGIC;
    s_axi_CTRL_AWREADY : out STD_LOGIC;
    s_axi_CTRL_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_CTRL_WVALID : in STD_LOGIC;
    s_axi_CTRL_WREADY : out STD_LOGIC;
    s_axi_CTRL_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_CTRL_BVALID : out STD_LOGIC;
    s_axi_CTRL_BREADY : in STD_LOGIC;
    s_axi_CTRL_ARADDR : in STD_LOGIC_VECTOR ( 12 downto 0 );
    s_axi_CTRL_ARVALID : in STD_LOGIC;
    s_axi_CTRL_ARREADY : out STD_LOGIC;
    s_axi_CTRL_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_CTRL_RVALID : out STD_LOGIC;
    s_axi_CTRL_RREADY : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    interrupt : out STD_LOGIC;
    s_axis_video_TVALID : in STD_LOGIC;
    s_axis_video_TREADY : out STD_LOGIC;
    s_axis_video_TDATA : in STD_LOGIC_VECTOR ( 23 downto 0 );
    s_axis_video_TKEEP : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axis_video_TSTRB : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axis_video_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video1_TVALID : in STD_LOGIC;
    s_axis_video1_TREADY : out STD_LOGIC;
    s_axis_video1_TDATA : in STD_LOGIC_VECTOR ( 23 downto 0 );
    s_axis_video1_TKEEP : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axis_video1_TSTRB : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axis_video1_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video1_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video1_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video1_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video2_TVALID : in STD_LOGIC;
    s_axis_video2_TREADY : out STD_LOGIC;
    s_axis_video2_TDATA : in STD_LOGIC_VECTOR ( 23 downto 0 );
    s_axis_video2_TKEEP : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axis_video2_TSTRB : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axis_video2_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video2_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video2_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video2_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TVALID : out STD_LOGIC;
    m_axis_video_TREADY : in STD_LOGIC;
    m_axis_video_TDATA : out STD_LOGIC_VECTOR ( 23 downto 0 );
    m_axis_video_TKEEP : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axis_video_TSTRB : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axis_video_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of main_design_v_mix_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of main_design_v_mix_0_0 : entity is "main_design_v_mix_0_0,main_design_v_mix_0_0_v_mix,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of main_design_v_mix_0_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of main_design_v_mix_0_0 : entity is "main_design_v_mix_0_0_v_mix,Vivado 2024.1";
  attribute hls_module : string;
  attribute hls_module of main_design_v_mix_0_0 : entity is "yes";
end main_design_v_mix_0_0;

architecture STRUCTURE of main_design_v_mix_0_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal NLW_inst_layerVideoFormat_ce0_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_layerVideoFormat_ce1_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_layerVideoFormat_we0_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_layerVideoFormat_we1_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_layerVideoFormat_address0_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_layerVideoFormat_address1_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_layerVideoFormat_d0_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_layerVideoFormat_d1_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_m_axis_video_TDEST_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axis_video_TID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axis_video_TKEEP_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axis_video_TSTRB_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_s_axi_CTRL_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_s_axi_CTRL_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_S_AXI_CTRL_ADDR_WIDTH : integer;
  attribute C_S_AXI_CTRL_ADDR_WIDTH of inst : label is 13;
  attribute C_S_AXI_CTRL_DATA_WIDTH : integer;
  attribute C_S_AXI_CTRL_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_CTRL_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CTRL_WSTRB_WIDTH of inst : label is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of inst : label is 4;
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of inst : label is "5'b00001";
  attribute ap_ST_fsm_state2 : string;
  attribute ap_ST_fsm_state2 of inst : label is "5'b00010";
  attribute ap_ST_fsm_state3 : string;
  attribute ap_ST_fsm_state3 of inst : label is "5'b00100";
  attribute ap_ST_fsm_state4 : string;
  attribute ap_ST_fsm_state4 of inst : label is "5'b01000";
  attribute ap_ST_fsm_state5 : string;
  attribute ap_ST_fsm_state5 of inst : label is "5'b10000";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_CTRL:m_axi_mm_video1:m_axi_mm_video2:m_axi_mm_video3:m_axi_mm_video4:m_axi_mm_video5:m_axi_mm_video6:m_axi_mm_video7:m_axi_mm_video8:m_axi_mm_video9:m_axi_mm_video10:m_axi_mm_video11:m_axi_mm_video12:m_axi_mm_video13:m_axi_mm_video14:m_axi_mm_video15:m_axi_mm_video16:s_axis_video:m_axis_video:s_axis_video1:s_axis_video2:s_axis_video3:s_axis_video4:s_axis_video5:s_axis_video6:s_axis_video7:s_axis_video8:s_axis_video9:s_axis_video10:s_axis_video11:s_axis_video12:s_axis_video13:s_axis_video14:s_axis_video15:s_axis_video16, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN main_design_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of interrupt : signal is "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT";
  attribute X_INTERFACE_PARAMETER of interrupt : signal is "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute X_INTERFACE_INFO of m_axis_video_TREADY : signal is "xilinx.com:interface:axis:1.0 m_axis_video TREADY";
  attribute X_INTERFACE_INFO of m_axis_video_TVALID : signal is "xilinx.com:interface:axis:1.0 m_axis_video TVALID";
  attribute X_INTERFACE_INFO of s_axi_CTRL_ARREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARREADY";
  attribute X_INTERFACE_INFO of s_axi_CTRL_ARVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARVALID";
  attribute X_INTERFACE_INFO of s_axi_CTRL_AWREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWREADY";
  attribute X_INTERFACE_INFO of s_axi_CTRL_AWVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWVALID";
  attribute X_INTERFACE_INFO of s_axi_CTRL_BREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL BREADY";
  attribute X_INTERFACE_INFO of s_axi_CTRL_BVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL BVALID";
  attribute X_INTERFACE_INFO of s_axi_CTRL_RREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL RREADY";
  attribute X_INTERFACE_PARAMETER of s_axi_CTRL_RREADY : signal is "XIL_INTERFACENAME s_axi_CTRL, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 13, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN main_design_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_CTRL_RVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL RVALID";
  attribute X_INTERFACE_INFO of s_axi_CTRL_WREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL WREADY";
  attribute X_INTERFACE_INFO of s_axi_CTRL_WVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL WVALID";
  attribute X_INTERFACE_INFO of s_axis_video1_TREADY : signal is "xilinx.com:interface:axis:1.0 s_axis_video1 TREADY";
  attribute X_INTERFACE_INFO of s_axis_video1_TVALID : signal is "xilinx.com:interface:axis:1.0 s_axis_video1 TVALID";
  attribute X_INTERFACE_INFO of s_axis_video2_TREADY : signal is "xilinx.com:interface:axis:1.0 s_axis_video2 TREADY";
  attribute X_INTERFACE_INFO of s_axis_video2_TVALID : signal is "xilinx.com:interface:axis:1.0 s_axis_video2 TVALID";
  attribute X_INTERFACE_INFO of s_axis_video_TREADY : signal is "xilinx.com:interface:axis:1.0 s_axis_video TREADY";
  attribute X_INTERFACE_INFO of s_axis_video_TVALID : signal is "xilinx.com:interface:axis:1.0 s_axis_video TVALID";
  attribute X_INTERFACE_INFO of m_axis_video_TDATA : signal is "xilinx.com:interface:axis:1.0 m_axis_video TDATA";
  attribute X_INTERFACE_INFO of m_axis_video_TDEST : signal is "xilinx.com:interface:axis:1.0 m_axis_video TDEST";
  attribute X_INTERFACE_PARAMETER of m_axis_video_TDEST : signal is "XIL_INTERFACENAME m_axis_video, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN main_design_processing_system7_0_0_FCLK_CLK0, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axis_video_TID : signal is "xilinx.com:interface:axis:1.0 m_axis_video TID";
  attribute X_INTERFACE_INFO of m_axis_video_TKEEP : signal is "xilinx.com:interface:axis:1.0 m_axis_video TKEEP";
  attribute X_INTERFACE_INFO of m_axis_video_TLAST : signal is "xilinx.com:interface:axis:1.0 m_axis_video TLAST";
  attribute X_INTERFACE_INFO of m_axis_video_TSTRB : signal is "xilinx.com:interface:axis:1.0 m_axis_video TSTRB";
  attribute X_INTERFACE_INFO of m_axis_video_TUSER : signal is "xilinx.com:interface:axis:1.0 m_axis_video TUSER";
  attribute X_INTERFACE_INFO of s_axi_CTRL_ARADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARADDR";
  attribute X_INTERFACE_INFO of s_axi_CTRL_AWADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWADDR";
  attribute X_INTERFACE_INFO of s_axi_CTRL_BRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL BRESP";
  attribute X_INTERFACE_INFO of s_axi_CTRL_RDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL RDATA";
  attribute X_INTERFACE_INFO of s_axi_CTRL_RRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL RRESP";
  attribute X_INTERFACE_INFO of s_axi_CTRL_WDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL WDATA";
  attribute X_INTERFACE_INFO of s_axi_CTRL_WSTRB : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL WSTRB";
  attribute X_INTERFACE_INFO of s_axis_video1_TDATA : signal is "xilinx.com:interface:axis:1.0 s_axis_video1 TDATA";
  attribute X_INTERFACE_INFO of s_axis_video1_TDEST : signal is "xilinx.com:interface:axis:1.0 s_axis_video1 TDEST";
  attribute X_INTERFACE_PARAMETER of s_axis_video1_TDEST : signal is "XIL_INTERFACENAME s_axis_video1, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN main_design_processing_system7_0_0_FCLK_CLK0, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axis_video1_TID : signal is "xilinx.com:interface:axis:1.0 s_axis_video1 TID";
  attribute X_INTERFACE_INFO of s_axis_video1_TKEEP : signal is "xilinx.com:interface:axis:1.0 s_axis_video1 TKEEP";
  attribute X_INTERFACE_INFO of s_axis_video1_TLAST : signal is "xilinx.com:interface:axis:1.0 s_axis_video1 TLAST";
  attribute X_INTERFACE_INFO of s_axis_video1_TSTRB : signal is "xilinx.com:interface:axis:1.0 s_axis_video1 TSTRB";
  attribute X_INTERFACE_INFO of s_axis_video1_TUSER : signal is "xilinx.com:interface:axis:1.0 s_axis_video1 TUSER";
  attribute X_INTERFACE_INFO of s_axis_video2_TDATA : signal is "xilinx.com:interface:axis:1.0 s_axis_video2 TDATA";
  attribute X_INTERFACE_INFO of s_axis_video2_TDEST : signal is "xilinx.com:interface:axis:1.0 s_axis_video2 TDEST";
  attribute X_INTERFACE_PARAMETER of s_axis_video2_TDEST : signal is "XIL_INTERFACENAME s_axis_video2, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN main_design_processing_system7_0_0_FCLK_CLK0, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axis_video2_TID : signal is "xilinx.com:interface:axis:1.0 s_axis_video2 TID";
  attribute X_INTERFACE_INFO of s_axis_video2_TKEEP : signal is "xilinx.com:interface:axis:1.0 s_axis_video2 TKEEP";
  attribute X_INTERFACE_INFO of s_axis_video2_TLAST : signal is "xilinx.com:interface:axis:1.0 s_axis_video2 TLAST";
  attribute X_INTERFACE_INFO of s_axis_video2_TSTRB : signal is "xilinx.com:interface:axis:1.0 s_axis_video2 TSTRB";
  attribute X_INTERFACE_INFO of s_axis_video2_TUSER : signal is "xilinx.com:interface:axis:1.0 s_axis_video2 TUSER";
  attribute X_INTERFACE_INFO of s_axis_video_TDATA : signal is "xilinx.com:interface:axis:1.0 s_axis_video TDATA";
  attribute X_INTERFACE_INFO of s_axis_video_TDEST : signal is "xilinx.com:interface:axis:1.0 s_axis_video TDEST";
  attribute X_INTERFACE_PARAMETER of s_axis_video_TDEST : signal is "XIL_INTERFACENAME s_axis_video, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN main_design_processing_system7_0_0_FCLK_CLK0, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axis_video_TID : signal is "xilinx.com:interface:axis:1.0 s_axis_video TID";
  attribute X_INTERFACE_INFO of s_axis_video_TKEEP : signal is "xilinx.com:interface:axis:1.0 s_axis_video TKEEP";
  attribute X_INTERFACE_INFO of s_axis_video_TLAST : signal is "xilinx.com:interface:axis:1.0 s_axis_video TLAST";
  attribute X_INTERFACE_INFO of s_axis_video_TSTRB : signal is "xilinx.com:interface:axis:1.0 s_axis_video TSTRB";
  attribute X_INTERFACE_INFO of s_axis_video_TUSER : signal is "xilinx.com:interface:axis:1.0 s_axis_video TUSER";
begin
  m_axis_video_TDEST(0) <= \<const0>\;
  m_axis_video_TID(0) <= \<const0>\;
  m_axis_video_TKEEP(2) <= \<const1>\;
  m_axis_video_TKEEP(1) <= \<const1>\;
  m_axis_video_TKEEP(0) <= \<const1>\;
  m_axis_video_TSTRB(2) <= \<const0>\;
  m_axis_video_TSTRB(1) <= \<const0>\;
  m_axis_video_TSTRB(0) <= \<const0>\;
  s_axi_CTRL_BRESP(1) <= \<const0>\;
  s_axi_CTRL_BRESP(0) <= \<const0>\;
  s_axi_CTRL_RRESP(1) <= \<const0>\;
  s_axi_CTRL_RRESP(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst: entity work.main_design_v_mix_0_0_v_mix
     port map (
      BOffset(31 downto 0) => B"00000000000000000000000000000000",
      GOffset(31 downto 0) => B"00000000000000000000000000000000",
      K11(31 downto 0) => B"00000000000000000000000000000000",
      K11_2(31 downto 0) => B"00000000000000000000000000000000",
      K12(31 downto 0) => B"00000000000000000000000000000000",
      K12_2(31 downto 0) => B"00000000000000000000000000000000",
      K13(31 downto 0) => B"00000000000000000000000000000000",
      K13_2(31 downto 0) => B"00000000000000000000000000000000",
      K21(31 downto 0) => B"00000000000000000000000000000000",
      K21_2(31 downto 0) => B"00000000000000000000000000000000",
      K22(31 downto 0) => B"00000000000000000000000000000000",
      K22_2(31 downto 0) => B"00000000000000000000000000000000",
      K23(31 downto 0) => B"00000000000000000000000000000000",
      K23_2(31 downto 0) => B"00000000000000000000000000000000",
      K31(31 downto 0) => B"00000000000000000000000000000000",
      K31_2(31 downto 0) => B"00000000000000000000000000000000",
      K32(31 downto 0) => B"00000000000000000000000000000000",
      K32_2(31 downto 0) => B"00000000000000000000000000000000",
      K33(31 downto 0) => B"00000000000000000000000000000000",
      K33_2(31 downto 0) => B"00000000000000000000000000000000",
      ROffset(31 downto 0) => B"00000000000000000000000000000000",
      UOffset(31 downto 0) => B"00000000000000000000000000000000",
      VOffset(31 downto 0) => B"00000000000000000000000000000000",
      YOffset(31 downto 0) => B"00000000000000000000000000000000",
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      interrupt => interrupt,
      layerAlpha_0(15 downto 0) => B"0000000000000000",
      layerHeight_0(15 downto 0) => B"0000000000000000",
      layerScaleFactor_0(7 downto 0) => B"00000000",
      layerStartX_0(15 downto 0) => B"0000000000000000",
      layerStartY_0(15 downto 0) => B"0000000000000000",
      layerStride_0(15 downto 0) => B"0000000000000000",
      layerVideoFormat_address0(1 downto 0) => NLW_inst_layerVideoFormat_address0_UNCONNECTED(1 downto 0),
      layerVideoFormat_address1(1 downto 0) => NLW_inst_layerVideoFormat_address1_UNCONNECTED(1 downto 0),
      layerVideoFormat_ce0 => NLW_inst_layerVideoFormat_ce0_UNCONNECTED,
      layerVideoFormat_ce1 => NLW_inst_layerVideoFormat_ce1_UNCONNECTED,
      layerVideoFormat_d0(7 downto 0) => NLW_inst_layerVideoFormat_d0_UNCONNECTED(7 downto 0),
      layerVideoFormat_d1(7 downto 0) => NLW_inst_layerVideoFormat_d1_UNCONNECTED(7 downto 0),
      layerVideoFormat_q0(7 downto 0) => B"00000000",
      layerVideoFormat_q1(7 downto 0) => B"00000000",
      layerVideoFormat_we0 => NLW_inst_layerVideoFormat_we0_UNCONNECTED,
      layerVideoFormat_we1 => NLW_inst_layerVideoFormat_we1_UNCONNECTED,
      layerWidth_0(15 downto 0) => B"0000000000000000",
      m_axis_video_TDATA(23 downto 0) => m_axis_video_TDATA(23 downto 0),
      m_axis_video_TDEST(0) => NLW_inst_m_axis_video_TDEST_UNCONNECTED(0),
      m_axis_video_TID(0) => NLW_inst_m_axis_video_TID_UNCONNECTED(0),
      m_axis_video_TKEEP(2 downto 0) => NLW_inst_m_axis_video_TKEEP_UNCONNECTED(2 downto 0),
      m_axis_video_TLAST(0) => m_axis_video_TLAST(0),
      m_axis_video_TREADY => m_axis_video_TREADY,
      m_axis_video_TSTRB(2 downto 0) => NLW_inst_m_axis_video_TSTRB_UNCONNECTED(2 downto 0),
      m_axis_video_TUSER(0) => m_axis_video_TUSER(0),
      m_axis_video_TVALID => m_axis_video_TVALID,
      s_axi_CTRL_ARADDR(12) => '0',
      s_axi_CTRL_ARADDR(11 downto 0) => s_axi_CTRL_ARADDR(11 downto 0),
      s_axi_CTRL_ARREADY => s_axi_CTRL_ARREADY,
      s_axi_CTRL_ARVALID => s_axi_CTRL_ARVALID,
      s_axi_CTRL_AWADDR(12) => '0',
      s_axi_CTRL_AWADDR(11 downto 2) => s_axi_CTRL_AWADDR(11 downto 2),
      s_axi_CTRL_AWADDR(1 downto 0) => B"00",
      s_axi_CTRL_AWREADY => s_axi_CTRL_AWREADY,
      s_axi_CTRL_AWVALID => s_axi_CTRL_AWVALID,
      s_axi_CTRL_BREADY => s_axi_CTRL_BREADY,
      s_axi_CTRL_BRESP(1 downto 0) => NLW_inst_s_axi_CTRL_BRESP_UNCONNECTED(1 downto 0),
      s_axi_CTRL_BVALID => s_axi_CTRL_BVALID,
      s_axi_CTRL_RDATA(31 downto 0) => s_axi_CTRL_RDATA(31 downto 0),
      s_axi_CTRL_RREADY => s_axi_CTRL_RREADY,
      s_axi_CTRL_RRESP(1 downto 0) => NLW_inst_s_axi_CTRL_RRESP_UNCONNECTED(1 downto 0),
      s_axi_CTRL_RVALID => s_axi_CTRL_RVALID,
      s_axi_CTRL_WDATA(31 downto 0) => s_axi_CTRL_WDATA(31 downto 0),
      s_axi_CTRL_WREADY => s_axi_CTRL_WREADY,
      s_axi_CTRL_WSTRB(3 downto 0) => s_axi_CTRL_WSTRB(3 downto 0),
      s_axi_CTRL_WVALID => s_axi_CTRL_WVALID,
      s_axis_video1_TDATA(23 downto 0) => s_axis_video1_TDATA(23 downto 0),
      s_axis_video1_TDEST(0) => '0',
      s_axis_video1_TID(0) => '0',
      s_axis_video1_TKEEP(2 downto 0) => B"000",
      s_axis_video1_TLAST(0) => s_axis_video1_TLAST(0),
      s_axis_video1_TREADY => s_axis_video1_TREADY,
      s_axis_video1_TSTRB(2 downto 0) => B"000",
      s_axis_video1_TUSER(0) => s_axis_video1_TUSER(0),
      s_axis_video1_TVALID => s_axis_video1_TVALID,
      s_axis_video2_TDATA(23 downto 0) => s_axis_video2_TDATA(23 downto 0),
      s_axis_video2_TDEST(0) => '0',
      s_axis_video2_TID(0) => '0',
      s_axis_video2_TKEEP(2 downto 0) => B"000",
      s_axis_video2_TLAST(0) => s_axis_video2_TLAST(0),
      s_axis_video2_TREADY => s_axis_video2_TREADY,
      s_axis_video2_TSTRB(2 downto 0) => B"000",
      s_axis_video2_TUSER(0) => s_axis_video2_TUSER(0),
      s_axis_video2_TVALID => s_axis_video2_TVALID,
      s_axis_video_TDATA(23 downto 0) => s_axis_video_TDATA(23 downto 0),
      s_axis_video_TDEST(0) => '0',
      s_axis_video_TID(0) => '0',
      s_axis_video_TKEEP(2 downto 0) => B"000",
      s_axis_video_TLAST(0) => s_axis_video_TLAST(0),
      s_axis_video_TREADY => s_axis_video_TREADY,
      s_axis_video_TSTRB(2 downto 0) => B"000",
      s_axis_video_TUSER(0) => s_axis_video_TUSER(0),
      s_axis_video_TVALID => s_axis_video_TVALID
    );
end STRUCTURE;
