#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Mon Jul  7 06:05:49 2025
# Process ID: 18047
# Current directory: /home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in1500/reduction-in1500-out30
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in1500/reduction-in1500-out30/vivado.log
# Journal file: /home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in1500/reduction-in1500-out30/vivado.jou
# Running On: coder-hftsoi-hls, OS: Linux, CPU Frequency: 2250.000 MHz, CPU Physical cores: 24, Host memory: 540863 MB
#-----------------------------------------------------------
source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "hls_dummy"
## variable backend
## set backend "vitis"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 27%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2408.215 ; gain = 114.992 ; free physical = 304286 ; free virtual = 407505
# synth_design -top ${project_name} -part $part
Command: synth_design -top hls_dummy -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18064
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2824.703 ; gain = 392.586 ; free physical = 303213 ; free virtual = 406462
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hls_dummy' [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in1500/reduction-in1500-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_30_1_30_4' [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in1500/reduction-in1500-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_30_1_30_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_operator_s' [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in1500/reduction-in1500-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_operator_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in1500/reduction-in1500-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_30_1_30_4' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in1500/reduction-in1500-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_30_1_30_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_Block_entry24_proc' [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in1500/reduction-in1500-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry24_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_Block_entry24_proc' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in1500/reduction-in1500-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry24_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w10_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in1500/reduction-in1500-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w10_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in1500/reduction-in1500-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w10_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in1500/reduction-in1500-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w10_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in1500/reduction-in1500-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in1500/reduction-in1500-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w10_d2_S_ShiftReg is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 3436.047 ; gain = 1003.930 ; free physical = 301828 ; free virtual = 405208
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 3436.047 ; gain = 1003.930 ; free physical = 301787 ; free virtual = 405215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 3444.051 ; gain = 1011.934 ; free physical = 301774 ; free virtual = 405202
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 4046.395 ; gain = 1614.277 ; free physical = 300668 ; free virtual = 404290
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    5 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 60    
+---XORs : 
	   2 Input      1 Bit         XORs := 60    
+---Registers : 
	               12 Bit    Registers := 190   
	               10 Bit    Registers := 1810  
	                5 Bit    Registers := 4     
	                2 Bit    Registers := 30    
	                1 Bit    Registers := 95    
+---Muxes : 
	   2 Input   12 Bit        Muxes := 2820  
	   2 Input   11 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 1788  
	   2 Input    9 Bit        Muxes := 2624  
	   3 Input    5 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 31    
	   2 Input    1 Bit        Muxes := 132   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i71_i_i225_i225_i225_i_i_i_reg_90690_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i73_i_i_i541_i_i_i_reg_91580_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i71_i_i_i_i1173_i1173_i_i_reg_91090_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i71_i71_i_i_i_i_i_reg_91450_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i71_i_i225_i_i_i_i_reg_91490_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_31920_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i71_i_i_i539_i539_i_i_i_reg_90610_reg[9] )
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i_i933_i933_i_i_1_reg_91155_reg[3]' (FDE) to 'agg_tmp_i71_i71_i71_i_i705_i705_i_i_1_reg_91215_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i_i935_i935_i_i_1_reg_91165_reg[3]' (FDE) to 'agg_tmp3_i_i_i301_i_i935_i935_i_i_1_reg_91165_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i225_i_i859_i859_i_i_1_reg_91175_reg[3]' (FDE) to 'agg_tmp_i71_i71_i71_i_i705_i705_i_i_1_reg_91215_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i227_i_i861_i861_i_i_1_reg_91185_reg[3]' (FDE) to 'agg_tmp3_i73_i_i227_i_i861_i861_i_i_1_reg_91185_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i_i779_i779_i_i_1_reg_91195_reg[3]' (FDE) to 'agg_tmp_i71_i71_i71_i_i705_i705_i_i_1_reg_91215_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i_i781_i781_i_i_1_reg_91205_reg[3]' (FDE) to 'agg_tmp3_i_i147_i147_i_i781_i781_i_i_1_reg_91205_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i_i705_i705_i_i_1_reg_91215_reg[3]' (FDE) to 'agg_tmp_i71_i71_i71_i_i705_i705_i_i_1_reg_91215_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i_i933_i933_i_i_1_reg_91155_reg[4]' (FDE) to 'agg_tmp_i71_i71_i71_i_i705_i705_i_i_1_reg_91215_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i_i935_i935_i_i_1_reg_91165_reg[4]' (FDE) to 'agg_tmp_i71_i71_i71_i_i705_i705_i_i_1_reg_91215_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i225_i_i859_i859_i_i_1_reg_91175_reg[4]' (FDE) to 'agg_tmp_i71_i_i225_i_i859_i859_i_i_1_reg_91175_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i227_i_i861_i861_i_i_1_reg_91185_reg[4]' (FDE) to 'agg_tmp3_i73_i_i227_i_i861_i861_i_i_1_reg_91185_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i_i779_i779_i_i_1_reg_91195_reg[4]' (FDE) to 'agg_tmp_i71_i71_i71_i_i705_i705_i_i_1_reg_91215_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i_i781_i781_i_i_1_reg_91205_reg[4]' (FDE) to 'agg_tmp_i71_i71_i71_i_i705_i705_i_i_1_reg_91215_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i_i705_i705_i_i_1_reg_91215_reg[4]' (FDE) to 'agg_tmp_i71_i71_i71_i_i705_i705_i_i_1_reg_91215_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i_i933_i933_i_i_1_reg_91155_reg[5]' (FDE) to 'agg_tmp_i71_i71_i71_i_i705_i705_i_i_1_reg_91215_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i_i935_i935_i_i_1_reg_91165_reg[5]' (FDE) to 'agg_tmp_i71_i71_i71_i_i705_i705_i_i_1_reg_91215_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i225_i_i859_i859_i_i_1_reg_91175_reg[5]' (FDE) to 'agg_tmp_i71_i71_i71_i_i705_i705_i_i_1_reg_91215_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i227_i_i861_i861_i_i_1_reg_91185_reg[5]' (FDE) to 'agg_tmp_i71_i71_i71_i_i705_i705_i_i_1_reg_91215_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i_i779_i779_i_i_1_reg_91195_reg[5]' (FDE) to 'agg_tmp_i_i145_i145_i_i779_i779_i_i_1_reg_91195_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i_i781_i781_i_i_1_reg_91205_reg[5]' (FDE) to 'agg_tmp3_i_i147_i147_i_i781_i781_i_i_1_reg_91205_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i_i705_i705_i_i_1_reg_91215_reg[5]' (FDE) to 'agg_tmp_i71_i71_i71_i_i705_i705_i_i_1_reg_91215_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i_i933_i933_i_i_1_reg_91155_reg[6]' (FDE) to 'agg_tmp_i_i_i299_i_i933_i933_i_i_1_reg_91155_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i_i935_i935_i_i_1_reg_91165_reg[6]' (FDE) to 'agg_tmp3_i_i_i301_i_i935_i935_i_i_1_reg_91165_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i225_i_i859_i859_i_i_1_reg_91175_reg[6]' (FDE) to 'agg_tmp_i71_i_i225_i_i859_i859_i_i_1_reg_91175_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i227_i_i861_i861_i_i_1_reg_91185_reg[6]' (FDE) to 'agg_tmp3_i73_i_i227_i_i861_i861_i_i_1_reg_91185_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i_i779_i779_i_i_1_reg_91195_reg[6]' (FDE) to 'agg_tmp_i_i145_i145_i_i779_i779_i_i_1_reg_91195_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i_i781_i781_i_i_1_reg_91205_reg[6]' (FDE) to 'agg_tmp3_i_i147_i147_i_i781_i781_i_i_1_reg_91205_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i_i705_i705_i_i_1_reg_91215_reg[6]' (FDE) to 'agg_tmp_i71_i71_i71_i_i705_i705_i_i_1_reg_91215_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i_i933_i933_i_i_1_reg_91155_reg[7]' (FDE) to 'agg_tmp_i71_i71_i71_i_i705_i705_i_i_1_reg_91215_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i_i935_i935_i_i_1_reg_91165_reg[7]' (FDE) to 'agg_tmp_i71_i71_i71_i_i705_i705_i_i_1_reg_91215_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i225_i_i859_i859_i_i_1_reg_91175_reg[7]' (FDE) to 'agg_tmp_i71_i71_i71_i_i705_i705_i_i_1_reg_91215_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i227_i_i861_i861_i_i_1_reg_91185_reg[7]' (FDE) to 'agg_tmp_i71_i71_i71_i_i705_i705_i_i_1_reg_91215_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i_i779_i779_i_i_1_reg_91195_reg[7]' (FDE) to 'agg_tmp_i71_i71_i71_i_i705_i705_i_i_1_reg_91215_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i_i781_i781_i_i_1_reg_91205_reg[7]' (FDE) to 'agg_tmp_i71_i71_i71_i_i705_i705_i_i_1_reg_91215_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i_i705_i705_i_i_1_reg_91215_reg[7]' (FDE) to 'agg_tmp_i71_i71_i71_i_i705_i705_i_i_1_reg_91215_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i_i933_i933_i_i_1_reg_91155_reg[8]' (FDE) to 'agg_tmp_i_i_i299_i_i933_i933_i_i_1_reg_91155_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i_i935_i935_i_i_1_reg_91165_reg[8]' (FDE) to 'agg_tmp3_i_i_i301_i_i935_i935_i_i_1_reg_91165_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i225_i_i859_i859_i_i_1_reg_91175_reg[8]' (FDE) to 'agg_tmp_i71_i_i225_i_i859_i859_i_i_1_reg_91175_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i227_i_i861_i861_i_i_1_reg_91185_reg[8]' (FDE) to 'agg_tmp3_i73_i_i227_i_i861_i861_i_i_1_reg_91185_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i_i779_i779_i_i_1_reg_91195_reg[8]' (FDE) to 'agg_tmp_i_i145_i145_i_i779_i779_i_i_1_reg_91195_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i_i781_i781_i_i_1_reg_91205_reg[8]' (FDE) to 'agg_tmp3_i_i147_i147_i_i781_i781_i_i_1_reg_91205_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i_i705_i705_i_i_1_reg_91215_reg[8]' (FDE) to 'agg_tmp_i71_i71_i71_i_i705_i705_i_i_1_reg_91215_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i_i933_i933_i_i_1_reg_91155_reg[10]' (FDE) to 'agg_tmp_i71_i71_i71_i_i705_i705_i_i_1_reg_91215_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i_i935_i935_i_i_1_reg_91165_reg[10]' (FDE) to 'agg_tmp_i71_i71_i71_i_i705_i705_i_i_1_reg_91215_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i225_i_i859_i859_i_i_1_reg_91175_reg[10]' (FDE) to 'agg_tmp_i71_i71_i71_i_i705_i705_i_i_1_reg_91215_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i227_i_i861_i861_i_i_1_reg_91185_reg[10]' (FDE) to 'agg_tmp_i71_i71_i71_i_i705_i705_i_i_1_reg_91215_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i_i779_i779_i_i_1_reg_91195_reg[10]' (FDE) to 'agg_tmp_i71_i71_i71_i_i705_i705_i_i_1_reg_91215_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i_i781_i781_i_i_1_reg_91205_reg[10]' (FDE) to 'agg_tmp_i71_i71_i71_i_i705_i705_i_i_1_reg_91215_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i_i705_i705_i_i_1_reg_91215_reg[10]' (FDE) to 'agg_tmp_i71_i71_i71_i_i705_i705_i_i_1_reg_91215_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i_i933_i933_i_i_1_reg_91155_reg[11]' (FDE) to 'agg_tmp_i71_i71_i71_i_i705_i705_i_i_1_reg_91215_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i_i935_i935_i_i_1_reg_91165_reg[11]' (FDE) to 'agg_tmp_i71_i71_i71_i_i705_i705_i_i_1_reg_91215_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i225_i_i859_i859_i_i_1_reg_91175_reg[11]' (FDE) to 'agg_tmp_i71_i71_i71_i_i705_i705_i_i_1_reg_91215_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i227_i_i861_i861_i_i_1_reg_91185_reg[11]' (FDE) to 'agg_tmp_i71_i71_i71_i_i705_i705_i_i_1_reg_91215_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i_i779_i779_i_i_1_reg_91195_reg[11]' (FDE) to 'agg_tmp_i71_i71_i71_i_i705_i705_i_i_1_reg_91215_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i_i781_i781_i_i_1_reg_91205_reg[11]' (FDE) to 'agg_tmp_i71_i71_i71_i_i705_i705_i_i_1_reg_91215_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i_i705_i705_i_i_1_reg_91215_reg[11]' (FDE) to 'agg_tmp_i_i145_i_i_i460_i_i_reg_91750_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i_i705_i705_i_i_reg_91210_reg[9]' (FDE) to 'agg_tmp_i_i145_i_i_i460_i_i_reg_91750_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i_i781_i781_i_i_reg_91200_reg[9]' (FDE) to 'agg_tmp_i_i145_i_i_i460_i_i_reg_91750_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i_i779_i779_i_i_reg_91190_reg[9]' (FDE) to 'agg_tmp_i_i145_i_i_i460_i_i_reg_91750_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i227_i_i861_i861_i_i_reg_91180_reg[9]' (FDE) to 'agg_tmp_i_i145_i_i_i460_i_i_reg_91750_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i225_i_i859_i859_i_i_reg_91170_reg[9]' (FDE) to 'agg_tmp_i_i145_i_i_i460_i_i_reg_91750_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i_i935_i935_i_i_reg_91160_reg[9]' (FDE) to 'agg_tmp_i_i145_i_i_i460_i_i_reg_91750_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i_i933_i933_i_i_reg_91150_reg[9]' (FDE) to 'agg_tmp_i_i145_i_i_i460_i_i_reg_91750_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i_i933_i_i_i_1_reg_90515_reg[3]' (FDE) to 'agg_tmp_i_i145_i_i_i460_i_i_reg_91750_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i_i935_i_i_i_1_reg_90525_reg[3]' (FDE) to 'agg_tmp3_i_i_i301_i_i935_i_i_i_1_reg_90525_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i225_i_i859_i_i_i_1_reg_90535_reg[3]' (FDE) to 'agg_tmp_i_i145_i_i_i460_i_i_reg_91750_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i_i933_i_i_i_1_reg_90515_reg[4]' (FDE) to 'agg_tmp_i_i145_i_i_i460_i_i_reg_91750_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i_i935_i_i_i_1_reg_90525_reg[4]' (FDE) to 'agg_tmp_i_i145_i_i_i460_i_i_reg_91750_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i225_i_i859_i_i_i_1_reg_90535_reg[4]' (FDE) to 'agg_tmp_i71_i_i225_i_i859_i_i_i_1_reg_90535_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i_i933_i_i_i_1_reg_90515_reg[5]' (FDE) to 'agg_tmp_i_i145_i_i_i460_i_i_reg_91750_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i_i935_i_i_i_1_reg_90525_reg[5]' (FDE) to 'agg_tmp_i_i145_i_i_i460_i_i_reg_91750_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i225_i_i859_i_i_i_1_reg_90535_reg[5]' (FDE) to 'agg_tmp_i_i145_i_i_i460_i_i_reg_91750_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i_i933_i_i_i_1_reg_90515_reg[6]' (FDE) to 'agg_tmp_i_i_i299_i_i933_i_i_i_1_reg_90515_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i_i935_i_i_i_1_reg_90525_reg[6]' (FDE) to 'agg_tmp3_i_i_i301_i_i935_i_i_i_1_reg_90525_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i225_i_i859_i_i_i_1_reg_90535_reg[6]' (FDE) to 'agg_tmp_i71_i_i225_i_i859_i_i_i_1_reg_90535_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i_i933_i_i_i_1_reg_90515_reg[7]' (FDE) to 'agg_tmp_i_i145_i_i_i460_i_i_reg_91750_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i_i935_i_i_i_1_reg_90525_reg[7]' (FDE) to 'agg_tmp_i_i145_i_i_i460_i_i_reg_91750_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i225_i_i859_i_i_i_1_reg_90535_reg[7]' (FDE) to 'agg_tmp_i_i145_i_i_i460_i_i_reg_91750_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i_i933_i_i_i_1_reg_90515_reg[9]' (FDE) to 'agg_tmp_i_i145_i_i_i460_i_i_reg_91750_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i_i935_i_i_i_1_reg_90525_reg[9]' (FDE) to 'agg_tmp_i_i145_i_i_i460_i_i_reg_91750_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i225_i_i859_i_i_i_1_reg_90535_reg[9]' (FDE) to 'agg_tmp_i_i145_i_i_i460_i_i_reg_91750_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i_i933_i_i_i_1_reg_90515_reg[10]' (FDE) to 'agg_tmp_i_i145_i_i_i460_i_i_reg_91750_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i_i935_i_i_i_1_reg_90525_reg[10]' (FDE) to 'agg_tmp_i_i145_i_i_i460_i_i_reg_91750_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i225_i_i859_i_i_i_1_reg_90535_reg[10]' (FDE) to 'agg_tmp_i_i145_i_i_i460_i_i_reg_91750_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i_i933_i_i_i_1_reg_90515_reg[11]' (FDE) to 'agg_tmp_i_i145_i_i_i460_i_i_reg_91750_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i_i935_i_i_i_1_reg_90525_reg[11]' (FDE) to 'agg_tmp_i_i145_i_i_i460_i_i_reg_91750_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i225_i_i859_i_i_i_1_reg_90535_reg[11]' (FDE) to 'agg_tmp_i_i145_i_i_i460_i_i_reg_91750_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i225_i_i859_i_i_i_reg_90530_reg[9]' (FDE) to 'agg_tmp_i_i145_i_i_i460_i_i_reg_91750_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i_i935_i_i_i_reg_90520_reg[9]' (FDE) to 'agg_tmp_i_i145_i_i_i460_i_i_reg_91750_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i_i933_i_i_i_reg_90510_reg[9]' (FDE) to 'agg_tmp_i_i145_i_i_i460_i_i_reg_91750_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i613_i_i1887_i_i_1_reg_90915_reg[3]' (FDE) to 'agg_tmp_i_i145_i_i_i460_i_i_reg_91750_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i615_i_i1889_i_i_1_reg_90925_reg[3]' (FDE) to 'agg_tmp3_i_i_i_i615_i_i1889_i_i_1_reg_90925_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i613_i_i1887_i_i_1_reg_90915_reg[4]' (FDE) to 'agg_tmp_i_i145_i_i_i460_i_i_reg_91750_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i615_i_i1889_i_i_1_reg_90925_reg[4]' (FDE) to 'agg_tmp_i_i145_i_i_i460_i_i_reg_91750_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i613_i_i1887_i_i_1_reg_90915_reg[5]' (FDE) to 'agg_tmp_i_i145_i_i_i460_i_i_reg_91750_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i615_i_i1889_i_i_1_reg_90925_reg[5]' (FDE) to 'agg_tmp_i_i145_i_i_i460_i_i_reg_91750_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i613_i_i1887_i_i_1_reg_90915_reg[6]' (FDE) to 'agg_tmp_i_i145_i_i_i460_i_i_reg_91750_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i615_i_i1889_i_i_1_reg_90925_reg[6]' (FDE) to 'agg_tmp_i_i145_i_i_i460_i_i_reg_91750_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i613_i_i1887_i_i_1_reg_90915_reg[7]' (FDE) to 'agg_tmp_i_i_i_i613_i_i1887_i_i_1_reg_90915_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i615_i_i1889_i_i_1_reg_90925_reg[7]' (FDE) to 'agg_tmp3_i_i_i_i615_i_i1889_i_i_1_reg_90925_reg[9]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i145_i_i_i460_i_i_reg_91750_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_31970_reg[9] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_31834_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_31950_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i73_i_i_i541_i541_i541_i_i_reg_91260_reg[9] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i71_i71_i71_i71_i_i1345_i_i_reg_91050_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_31930_reg[9] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i145_i145_i_i779_i_i_i_reg_90550_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i73_i_i227_i_i228_i_i_reg_91820_reg[9] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:17 ; elapsed = 00:01:49 . Memory (MB): peak = 4159.625 ; gain = 1727.508 ; free physical = 291619 ; free virtual = 395891
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:32 ; elapsed = 00:02:06 . Memory (MB): peak = 4159.625 ; gain = 1727.508 ; free physical = 291152 ; free virtual = 395697
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:40 ; elapsed = 00:02:14 . Memory (MB): peak = 4168.637 ; gain = 1736.520 ; free physical = 290646 ; free virtual = 395296
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:50 ; elapsed = 00:02:25 . Memory (MB): peak = 4174.043 ; gain = 1741.926 ; free physical = 290190 ; free virtual = 395115
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:50 ; elapsed = 00:02:25 . Memory (MB): peak = 4174.043 ; gain = 1741.926 ; free physical = 290182 ; free virtual = 395128
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:53 ; elapsed = 00:02:28 . Memory (MB): peak = 4174.043 ; gain = 1741.926 ; free physical = 290086 ; free virtual = 395119
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:53 ; elapsed = 00:02:28 . Memory (MB): peak = 4174.043 ; gain = 1741.926 ; free physical = 290079 ; free virtual = 395116
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:59 ; elapsed = 00:02:34 . Memory (MB): peak = 4174.043 ; gain = 1741.926 ; free physical = 288302 ; free virtual = 393394
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:59 ; elapsed = 00:02:34 . Memory (MB): peak = 4174.043 ; gain = 1741.926 ; free physical = 288189 ; free virtual = 393286
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |    31|
|3     |LUT2  |   477|
|4     |LUT3  |  1668|
|5     |LUT4  |  9233|
|6     |LUT5  |  5139|
|7     |LUT6  | 25673|
|8     |MUXF7 |    92|
|9     |FDRE  | 18763|
|10    |FDSE  |    91|
|11    |IBUF  | 15004|
|12    |OBUF  |   333|
+------+------+------+

Report Instance Areas: 
+------+---------------------------------------------------------------------+--------------------------------------------------------------------------+------+
|      |Instance                                                             |Module                                                                    |Cells |
+------+---------------------------------------------------------------------+--------------------------------------------------------------------------+------+
|1     |top                                                                  |                                                                          | 76505|
|2     |  Block_entry24_proc_U0                                              |hls_dummy_Block_entry24_proc                                              |   270|
|3     |  sparse_arr_feat_reduce_out_10_U                                    |hls_dummy_fifo_w10_d2_S                                                   |    37|
|4     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_57                                       |    27|
|5     |  sparse_arr_feat_reduce_out_11_U                                    |hls_dummy_fifo_w10_d2_S_0                                                 |    36|
|6     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_56                                       |    27|
|7     |  sparse_arr_feat_reduce_out_12_U                                    |hls_dummy_fifo_w10_d2_S_1                                                 |    37|
|8     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_55                                       |    27|
|9     |  sparse_arr_feat_reduce_out_13_U                                    |hls_dummy_fifo_w10_d2_S_2                                                 |    37|
|10    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_54                                       |    27|
|11    |  sparse_arr_feat_reduce_out_14_U                                    |hls_dummy_fifo_w10_d2_S_3                                                 |    36|
|12    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_53                                       |    27|
|13    |  sparse_arr_feat_reduce_out_15_U                                    |hls_dummy_fifo_w10_d2_S_4                                                 |    36|
|14    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_52                                       |    27|
|15    |  sparse_arr_feat_reduce_out_16_U                                    |hls_dummy_fifo_w10_d2_S_5                                                 |    38|
|16    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_51                                       |    27|
|17    |  sparse_arr_feat_reduce_out_17_U                                    |hls_dummy_fifo_w10_d2_S_6                                                 |    39|
|18    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_50                                       |    27|
|19    |  sparse_arr_feat_reduce_out_18_U                                    |hls_dummy_fifo_w10_d2_S_7                                                 |    37|
|20    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_49                                       |    27|
|21    |  sparse_arr_feat_reduce_out_19_U                                    |hls_dummy_fifo_w10_d2_S_8                                                 |    36|
|22    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_48                                       |    27|
|23    |  sparse_arr_feat_reduce_out_1_U                                     |hls_dummy_fifo_w10_d2_S_9                                                 |    38|
|24    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_47                                       |    27|
|25    |  sparse_arr_feat_reduce_out_20_U                                    |hls_dummy_fifo_w10_d2_S_10                                                |    36|
|26    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_46                                       |    27|
|27    |  sparse_arr_feat_reduce_out_21_U                                    |hls_dummy_fifo_w10_d2_S_11                                                |    37|
|28    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_45                                       |    27|
|29    |  sparse_arr_feat_reduce_out_22_U                                    |hls_dummy_fifo_w10_d2_S_12                                                |    40|
|30    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_44                                       |    27|
|31    |  sparse_arr_feat_reduce_out_23_U                                    |hls_dummy_fifo_w10_d2_S_13                                                |    36|
|32    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_43                                       |    27|
|33    |  sparse_arr_feat_reduce_out_24_U                                    |hls_dummy_fifo_w10_d2_S_14                                                |    36|
|34    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_42                                       |    27|
|35    |  sparse_arr_feat_reduce_out_25_U                                    |hls_dummy_fifo_w10_d2_S_15                                                |    37|
|36    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_41                                       |    27|
|37    |  sparse_arr_feat_reduce_out_26_U                                    |hls_dummy_fifo_w10_d2_S_16                                                |    37|
|38    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_40                                       |    27|
|39    |  sparse_arr_feat_reduce_out_27_U                                    |hls_dummy_fifo_w10_d2_S_17                                                |    37|
|40    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_39                                       |    27|
|41    |  sparse_arr_feat_reduce_out_28_U                                    |hls_dummy_fifo_w10_d2_S_18                                                |    36|
|42    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_38                                       |    27|
|43    |  sparse_arr_feat_reduce_out_29_U                                    |hls_dummy_fifo_w10_d2_S_19                                                |    36|
|44    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_37                                       |    27|
|45    |  sparse_arr_feat_reduce_out_2_U                                     |hls_dummy_fifo_w10_d2_S_20                                                |    36|
|46    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_36                                       |    27|
|47    |  sparse_arr_feat_reduce_out_3_U                                     |hls_dummy_fifo_w10_d2_S_21                                                |    36|
|48    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_35                                       |    27|
|49    |  sparse_arr_feat_reduce_out_4_U                                     |hls_dummy_fifo_w10_d2_S_22                                                |    36|
|50    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_34                                       |    27|
|51    |  sparse_arr_feat_reduce_out_5_U                                     |hls_dummy_fifo_w10_d2_S_23                                                |    45|
|52    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_33                                       |    27|
|53    |  sparse_arr_feat_reduce_out_6_U                                     |hls_dummy_fifo_w10_d2_S_24                                                |    37|
|54    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_32                                       |    27|
|55    |  sparse_arr_feat_reduce_out_7_U                                     |hls_dummy_fifo_w10_d2_S_25                                                |    36|
|56    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_31                                       |    27|
|57    |  sparse_arr_feat_reduce_out_8_U                                     |hls_dummy_fifo_w10_d2_S_26                                                |    36|
|58    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_30                                       |    27|
|59    |  sparse_arr_feat_reduce_out_9_U                                     |hls_dummy_fifo_w10_d2_S_27                                                |    37|
|60    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_29                                       |    27|
|61    |  sparse_arr_feat_reduce_out_U                                       |hls_dummy_fifo_w10_d2_S_28                                                |    39|
|62    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg                                          |    27|
|63    |  sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_30_1_30_4_U0 |hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_30_1_30_4 | 59754|
+------+---------------------------------------------------------------------+--------------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:59 ; elapsed = 00:02:34 . Memory (MB): peak = 4174.043 ; gain = 1741.926 ; free physical = 288149 ; free virtual = 393236
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:02 ; elapsed = 00:02:39 . Memory (MB): peak = 4177.953 ; gain = 1745.836 ; free physical = 301243 ; free virtual = 406389
Synthesis Optimization Complete : Time (s): cpu = 00:02:02 ; elapsed = 00:02:39 . Memory (MB): peak = 4177.953 ; gain = 1745.836 ; free physical = 301247 ; free virtual = 406381
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.63 . Memory (MB): peak = 4180.980 ; gain = 0.000 ; free physical = 301078 ; free virtual = 406281
INFO: [Netlist 29-17] Analyzing 15097 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4385.059 ; gain = 0.000 ; free physical = 300638 ; free virtual = 406076
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 15005 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 15004 instances

Synth Design complete | Checksum: 9d7d13ce
INFO: [Common 17-83] Releasing license: Synthesis
148 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:20 ; elapsed = 00:02:58 . Memory (MB): peak = 4385.059 ; gain = 1976.844 ; free physical = 300618 ; free virtual = 406064
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 16894.922; main = 3428.565; forked = 13634.615
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 22071.359; main = 4385.062; forked = 17897.312
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4449.090 ; gain = 64.031 ; free physical = 300587 ; free virtual = 406048

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 157ea1764

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 4540.480 ; gain = 91.391 ; free physical = 300845 ; free virtual = 406377

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 157ea1764

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 4712.434 ; gain = 0.000 ; free physical = 300566 ; free virtual = 406166
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 157ea1764

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 4712.434 ; gain = 0.000 ; free physical = 300554 ; free virtual = 406162
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1b189a894

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 4712.434 ; gain = 0.000 ; free physical = 300449 ; free virtual = 406077
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 17c229717

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 4712.434 ; gain = 0.000 ; free physical = 300505 ; free virtual = 406153
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: ab16d327

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 4712.434 ; gain = 0.000 ; free physical = 300504 ; free virtual = 406156
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: b5819bb9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 4712.434 ; gain = 0.000 ; free physical = 300496 ; free virtual = 406152

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: b5819bb9

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 4712.434 ; gain = 0.000 ; free physical = 300486 ; free virtual = 406150

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: b5819bb9

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4712.434 ; gain = 0.000 ; free physical = 300486 ; free virtual = 406150

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4712.434 ; gain = 0.000 ; free physical = 300486 ; free virtual = 406150
Ending Netlist Obfuscation Task | Checksum: b5819bb9

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4712.434 ; gain = 0.000 ; free physical = 300486 ; free virtual = 406150
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 4712.434 ; gain = 327.375 ; free physical = 300486 ; free virtual = 406150
# report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
INFO: [Common 17-206] Exiting Vivado at Mon Jul  7 06:09:19 2025...
