/**
 *
 * @file TIMER_RegisterAddress_ModuleB_32.h
 * @copyright
 * @verbatim InDeviceMex 2020 @endverbatim
 *
 * @par Responsibility
 * @verbatim InDeviceMex Developers @endverbatim
 *
 * @version
 * @verbatim 1.0 @endverbatim
 *
 * @date
 * @verbatim 4 jul. 2020 @endverbatim
 *
 * @author
 * @verbatim vyldram @endverbatim
 *
 * @par Change History
 * @verbatim
 * Date           Author     Version     Description
 * 4 jul. 2020     vyldram    1.0         initial Version@endverbatim
 */
#ifndef XDRIVER_MCU_DRIVER_HEADER_TIMER_TIMER_PERIPHERAL_TIMER_REGISTER_TIMER_REGISTERADDRESS_TIMER_REGISTERADDRESS_MODULEB_32_H_
#define XDRIVER_MCU_DRIVER_HEADER_TIMER_TIMER_PERIPHERAL_TIMER_REGISTER_TIMER_REGISTERADDRESS_TIMER_REGISTERADDRESS_MODULEB_32_H_

#define GPWTM_TB_GPTMTnMR_OFFSET            ((uint32_t)0x0008U)
#define GPWTM_TB_GPTMTnCTL_OFFSET           ((uint32_t)0x000CU)
#define GPWTM_TB_GPTMTnIMR_OFFSET           ((uint32_t)0x0018U)
#define GPWTM_TB_GPTMTnRIS_OFFSET           ((uint32_t)0x001CU)
#define GPWTM_TB_GPTMTnMIS_OFFSET           ((uint32_t)0x0020U)
#define GPWTM_TB_GPTMTnICR_OFFSET           ((uint32_t)0x0024U)
#define GPWTM_TB_GPTMTnILR_OFFSET           ((uint32_t)0x002CU)
#define GPWTM_TB_GPTMTnMATCHR_OFFSET        ((uint32_t)0x0034U)
#define GPWTM_TB_GPTMTnPR_OFFSET            ((uint32_t)0x003CU)
#define GPWTM_TB_GPTMTnPMR_OFFSET           ((uint32_t)0x0044U)
#define GPWTM_TB_GPTMTnR_OFFSET             ((uint32_t)0x004CU)
#define GPWTM_TB_GPTMTnV_OFFSET             ((uint32_t)0x0054U)
#define GPWTM_TB_GPTMTnPS_OFFSET            ((uint32_t)0x0060U)
#define GPWTM_TB_GPTMTnPV_OFFSET            ((uint32_t)0x0068U)

#endif /* XDRIVER_MCU_DRIVER_HEADER_TIMER_TIMER_PERIPHERAL_TIMER_REGISTER_TIMER_REGISTERADDRESS_TIMER_REGISTERADDRESS_MODULEB_32_H_ */
