// -p validate -p discover-external -p validate -x discover-external:default=16 -x discover-external:strip-suffix=_
import "primitives/core.futil";
import "primitives/memories/comb.futil";
component mlir_funcSYCL_class_vector_addition<"toplevel"=1>(
  ext_mem0_read_data: 32,
  ext_mem0_done: 1,
  ext_mem1_read_data: 32,
  ext_mem1_done: 1,
  @clk clk: 1,
  @reset reset: 1,
  @go go: 1
) -> (
  ext_mem0_write_data: 32,
  ext_mem0_addr0: 1,
  ext_mem0_write_en: 1,
  ext_mem1_write_data: 32,
  ext_mem1_addr0: 1,
  ext_mem1_write_en: 1,
  @done done: 1
) {
    cells {
        add = std_add(32);
    }
    wires {
        group incr {
            ext_mem0_addr0 = 1'd0;
            add.left = ext_mem0_read_data;
            add.right = 32'd1;

            ext_mem1_addr0 = 1'd0;
            ext_mem1_write_data = add.out;
            ext_mem1_write_en = 1'd1;
            incr[done] = ext_mem1_done;
        }
    }
    control {
        incr;
    }
}