// Seed: 455755137
module module_0 (
    output uwire id_0,
    output tri id_1,
    input wire id_2,
    output supply1 id_3,
    output supply1 id_4
);
  wire id_6;
  supply0 id_7 = id_7;
  uwire id_8;
  always @(id_8 or posedge {1, id_7, 1, 1}) id_4 = (1);
  wire id_9;
  wire id_10;
  assign module_1.id_13 = 0;
  wire id_11, id_12;
endmodule
module module_1 (
    output supply0 id_0,
    output wor id_1,
    output wire id_2,
    output supply0 id_3,
    output wor id_4,
    input tri0 id_5,
    output tri1 id_6,
    input supply1 id_7,
    output tri id_8,
    input supply1 id_9,
    output wor id_10,
    inout tri id_11,
    input uwire id_12
    , id_15,
    output tri0 id_13
);
  id_16(
      .id_0(id_10), .id_1(id_8 - 1), .id_2({1'd0{1}}), .id_3(1)
  );
  module_0 modCall_1 (
      id_6,
      id_10,
      id_5,
      id_10,
      id_1
  );
endmodule
