Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/OneDrive - zju.edu.cn/ZJUer/DigitalLogicExp/lab12/My74LS161/my74LS161_sim_isim_beh.exe -prj D:/OneDrive - zju.edu.cn/ZJUer/DigitalLogicExp/lab12/My74LS161/my74LS161_sim_beh.prj work.my74LS161_sim work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Analyzing Verilog file "D:/OneDrive - zju.edu.cn/ZJUer/DigitalLogicExp/lab12/My74LS161/my74LS161.v" into library work
Analyzing Verilog file "D:/OneDrive - zju.edu.cn/ZJUer/DigitalLogicExp/lab12/My74LS161/my74LS161_sim.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module my74LS161
Compiling module my74LS161_sim
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 3 Verilog Units
Built simulation executable D:/OneDrive - zju.edu.cn/ZJUer/DigitalLogicExp/lab12/My74LS161/my74LS161_sim_isim_beh.exe
Fuse Memory Usage: 28696 KB
Fuse CPU Usage: 530 ms
