--------------------------------------------------------------------------------
Release 13.1 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml OZ4_Mandelbrot_top.twx OZ4_Mandelbrot_top.ncd -o
OZ4_Mandelbrot_top.twr OZ4_Mandelbrot_top.pcf -ucf OZ4_Mandelbrot.ucf

Design file:              OZ4_Mandelbrot_top.ncd
Physical constraint file: OZ4_Mandelbrot_top.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2011-02-03)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 20 ns HIGH 50%;

 68640 paths analyzed, 252 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.176ns.
--------------------------------------------------------------------------------

Paths for end point display/disp_count_16 (SLICE_X37Y74.SR), 1056 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.824ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/clk_count_2 (FF)
  Destination:          display/disp_count_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.176ns (Levels of Logic = 17)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: display/clk_count_2 to display/disp_count_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y77.XQ      Tcko                  0.591   display/clk_count<2>
                                                       display/clk_count_2
    SLICE_X45Y77.F3      net (fanout=2)        0.702   display/clk_count<2>
    SLICE_X45Y77.COUT    Topcyf                1.162   display/disp_count_add0000<2>
                                                       display/clk_count<2>_rt
                                                       display/Madd_disp_count_add0000_cy<2>
                                                       display/Madd_disp_count_add0000_cy<3>
    SLICE_X45Y78.CIN     net (fanout=1)        0.000   display/Madd_disp_count_add0000_cy<3>
    SLICE_X45Y78.COUT    Tbyp                  0.118   display/disp_count_add0000<4>
                                                       display/Madd_disp_count_add0000_cy<4>
                                                       display/Madd_disp_count_add0000_cy<5>
    SLICE_X45Y79.CIN     net (fanout=1)        0.000   display/Madd_disp_count_add0000_cy<5>
    SLICE_X45Y79.COUT    Tbyp                  0.118   display/disp_count_add0000<6>
                                                       display/Madd_disp_count_add0000_cy<6>
                                                       display/Madd_disp_count_add0000_cy<7>
    SLICE_X45Y80.CIN     net (fanout=1)        0.000   display/Madd_disp_count_add0000_cy<7>
    SLICE_X45Y80.COUT    Tbyp                  0.118   display/disp_count_add0000<8>
                                                       display/Madd_disp_count_add0000_cy<8>
                                                       display/Madd_disp_count_add0000_cy<9>
    SLICE_X45Y81.CIN     net (fanout=1)        0.000   display/Madd_disp_count_add0000_cy<9>
    SLICE_X45Y81.COUT    Tbyp                  0.118   display/disp_count_add0000<10>
                                                       display/Madd_disp_count_add0000_cy<10>
                                                       display/Madd_disp_count_add0000_cy<11>
    SLICE_X45Y82.CIN     net (fanout=1)        0.000   display/Madd_disp_count_add0000_cy<11>
    SLICE_X45Y82.COUT    Tbyp                  0.118   display/disp_count_add0000<12>
                                                       display/Madd_disp_count_add0000_cy<12>
                                                       display/Madd_disp_count_add0000_cy<13>
    SLICE_X45Y83.CIN     net (fanout=1)        0.000   display/Madd_disp_count_add0000_cy<13>
    SLICE_X45Y83.COUT    Tbyp                  0.118   display/disp_count_add0000<14>
                                                       display/Madd_disp_count_add0000_cy<14>
                                                       display/Madd_disp_count_add0000_cy<15>
    SLICE_X45Y84.CIN     net (fanout=1)        0.000   display/Madd_disp_count_add0000_cy<15>
    SLICE_X45Y84.COUT    Tbyp                  0.118   display/disp_count_add0000<16>
                                                       display/Madd_disp_count_add0000_cy<16>
                                                       display/Madd_disp_count_add0000_cy<17>
    SLICE_X45Y85.CIN     net (fanout=1)        0.000   display/Madd_disp_count_add0000_cy<17>
    SLICE_X45Y85.COUT    Tbyp                  0.118   display/disp_count_add0000<18>
                                                       display/Madd_disp_count_add0000_cy<18>
                                                       display/Madd_disp_count_add0000_cy<19>
    SLICE_X45Y86.CIN     net (fanout=1)        0.000   display/Madd_disp_count_add0000_cy<19>
    SLICE_X45Y86.COUT    Tbyp                  0.118   display/disp_count_add0000<20>
                                                       display/Madd_disp_count_add0000_cy<20>
                                                       display/Madd_disp_count_add0000_cy<21>
    SLICE_X45Y87.CIN     net (fanout=1)        0.000   display/Madd_disp_count_add0000_cy<21>
    SLICE_X45Y87.COUT    Tbyp                  0.118   display/disp_count_add0000<22>
                                                       display/Madd_disp_count_add0000_cy<22>
                                                       display/Madd_disp_count_add0000_cy<23>
    SLICE_X45Y88.CIN     net (fanout=1)        0.000   display/Madd_disp_count_add0000_cy<23>
    SLICE_X45Y88.Y       Tciny                 0.869   display/disp_count_add0000<24>
                                                       display/Madd_disp_count_add0000_cy<24>
                                                       display/Madd_disp_count_add0000_xor<25>
    SLICE_X47Y81.G1      net (fanout=1)        1.289   display/disp_count_add0000<25>
    SLICE_X47Y81.COUT    Topcyg                1.001   display/disp_count_cmp_eq0000_wg_cy<1>
                                                       display/disp_count_cmp_eq0000_wg_lut<1>
                                                       display/disp_count_cmp_eq0000_wg_cy<1>
    SLICE_X47Y82.CIN     net (fanout=1)        0.000   display/disp_count_cmp_eq0000_wg_cy<1>
    SLICE_X47Y82.COUT    Tbyp                  0.118   display/disp_count_cmp_eq0000_wg_cy<3>
                                                       display/disp_count_cmp_eq0000_wg_cy<2>
                                                       display/disp_count_cmp_eq0000_wg_cy<3>
    SLICE_X47Y83.CIN     net (fanout=1)        0.000   display/disp_count_cmp_eq0000_wg_cy<3>
    SLICE_X47Y83.COUT    Tbyp                  0.118   display/disp_count_cmp_eq0000_wg_cy<5>
                                                       display/disp_count_cmp_eq0000_wg_cy<4>
                                                       display/disp_count_cmp_eq0000_wg_cy<5>
    SLICE_X47Y84.CIN     net (fanout=1)        0.000   display/disp_count_cmp_eq0000_wg_cy<5>
    SLICE_X47Y84.COUT    Tbyp                  0.118   display/disp_count_cmp_eq0000
                                                       display/disp_count_cmp_eq0000_wg_cy<6>
                                                       display/disp_count_cmp_eq0000_wg_cy<7>
    SLICE_X34Y79.F4      net (fanout=33)       1.887   display/disp_count_cmp_eq0000
    SLICE_X34Y79.XB      Topxb                 1.344   display/disp_count_and0000
                                                       display/disp_count_and0000_wg_lut<8>
                                                       display/disp_count_and0000_wg_cy<8>
    SLICE_X37Y74.SR      net (fanout=16)       1.887   display/disp_count_and0000
    SLICE_X37Y74.CLK     Tsrck                 0.910   display/disp_count<16>
                                                       display/disp_count_16
    -------------------------------------------------  ---------------------------
    Total                                     13.176ns (7.411ns logic, 5.765ns route)
                                                       (56.2% logic, 43.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.914ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/clk_count_0 (FF)
  Destination:          display/disp_count_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.086ns (Levels of Logic = 18)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: display/clk_count_0 to display/disp_count_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y76.XQ      Tcko                  0.591   display/clk_count<0>
                                                       display/clk_count_0
    SLICE_X45Y76.F2      net (fanout=2)        0.494   display/clk_count<0>
    SLICE_X45Y76.COUT    Topcyf                1.162   display/disp_count_add0000<0>
                                                       display/Madd_disp_count_add0000_lut<0>_INV_0
                                                       display/Madd_disp_count_add0000_cy<0>
                                                       display/Madd_disp_count_add0000_cy<1>
    SLICE_X45Y77.CIN     net (fanout=1)        0.000   display/Madd_disp_count_add0000_cy<1>
    SLICE_X45Y77.COUT    Tbyp                  0.118   display/disp_count_add0000<2>
                                                       display/Madd_disp_count_add0000_cy<2>
                                                       display/Madd_disp_count_add0000_cy<3>
    SLICE_X45Y78.CIN     net (fanout=1)        0.000   display/Madd_disp_count_add0000_cy<3>
    SLICE_X45Y78.COUT    Tbyp                  0.118   display/disp_count_add0000<4>
                                                       display/Madd_disp_count_add0000_cy<4>
                                                       display/Madd_disp_count_add0000_cy<5>
    SLICE_X45Y79.CIN     net (fanout=1)        0.000   display/Madd_disp_count_add0000_cy<5>
    SLICE_X45Y79.COUT    Tbyp                  0.118   display/disp_count_add0000<6>
                                                       display/Madd_disp_count_add0000_cy<6>
                                                       display/Madd_disp_count_add0000_cy<7>
    SLICE_X45Y80.CIN     net (fanout=1)        0.000   display/Madd_disp_count_add0000_cy<7>
    SLICE_X45Y80.COUT    Tbyp                  0.118   display/disp_count_add0000<8>
                                                       display/Madd_disp_count_add0000_cy<8>
                                                       display/Madd_disp_count_add0000_cy<9>
    SLICE_X45Y81.CIN     net (fanout=1)        0.000   display/Madd_disp_count_add0000_cy<9>
    SLICE_X45Y81.COUT    Tbyp                  0.118   display/disp_count_add0000<10>
                                                       display/Madd_disp_count_add0000_cy<10>
                                                       display/Madd_disp_count_add0000_cy<11>
    SLICE_X45Y82.CIN     net (fanout=1)        0.000   display/Madd_disp_count_add0000_cy<11>
    SLICE_X45Y82.COUT    Tbyp                  0.118   display/disp_count_add0000<12>
                                                       display/Madd_disp_count_add0000_cy<12>
                                                       display/Madd_disp_count_add0000_cy<13>
    SLICE_X45Y83.CIN     net (fanout=1)        0.000   display/Madd_disp_count_add0000_cy<13>
    SLICE_X45Y83.COUT    Tbyp                  0.118   display/disp_count_add0000<14>
                                                       display/Madd_disp_count_add0000_cy<14>
                                                       display/Madd_disp_count_add0000_cy<15>
    SLICE_X45Y84.CIN     net (fanout=1)        0.000   display/Madd_disp_count_add0000_cy<15>
    SLICE_X45Y84.COUT    Tbyp                  0.118   display/disp_count_add0000<16>
                                                       display/Madd_disp_count_add0000_cy<16>
                                                       display/Madd_disp_count_add0000_cy<17>
    SLICE_X45Y85.CIN     net (fanout=1)        0.000   display/Madd_disp_count_add0000_cy<17>
    SLICE_X45Y85.COUT    Tbyp                  0.118   display/disp_count_add0000<18>
                                                       display/Madd_disp_count_add0000_cy<18>
                                                       display/Madd_disp_count_add0000_cy<19>
    SLICE_X45Y86.CIN     net (fanout=1)        0.000   display/Madd_disp_count_add0000_cy<19>
    SLICE_X45Y86.COUT    Tbyp                  0.118   display/disp_count_add0000<20>
                                                       display/Madd_disp_count_add0000_cy<20>
                                                       display/Madd_disp_count_add0000_cy<21>
    SLICE_X45Y87.CIN     net (fanout=1)        0.000   display/Madd_disp_count_add0000_cy<21>
    SLICE_X45Y87.COUT    Tbyp                  0.118   display/disp_count_add0000<22>
                                                       display/Madd_disp_count_add0000_cy<22>
                                                       display/Madd_disp_count_add0000_cy<23>
    SLICE_X45Y88.CIN     net (fanout=1)        0.000   display/Madd_disp_count_add0000_cy<23>
    SLICE_X45Y88.Y       Tciny                 0.869   display/disp_count_add0000<24>
                                                       display/Madd_disp_count_add0000_cy<24>
                                                       display/Madd_disp_count_add0000_xor<25>
    SLICE_X47Y81.G1      net (fanout=1)        1.289   display/disp_count_add0000<25>
    SLICE_X47Y81.COUT    Topcyg                1.001   display/disp_count_cmp_eq0000_wg_cy<1>
                                                       display/disp_count_cmp_eq0000_wg_lut<1>
                                                       display/disp_count_cmp_eq0000_wg_cy<1>
    SLICE_X47Y82.CIN     net (fanout=1)        0.000   display/disp_count_cmp_eq0000_wg_cy<1>
    SLICE_X47Y82.COUT    Tbyp                  0.118   display/disp_count_cmp_eq0000_wg_cy<3>
                                                       display/disp_count_cmp_eq0000_wg_cy<2>
                                                       display/disp_count_cmp_eq0000_wg_cy<3>
    SLICE_X47Y83.CIN     net (fanout=1)        0.000   display/disp_count_cmp_eq0000_wg_cy<3>
    SLICE_X47Y83.COUT    Tbyp                  0.118   display/disp_count_cmp_eq0000_wg_cy<5>
                                                       display/disp_count_cmp_eq0000_wg_cy<4>
                                                       display/disp_count_cmp_eq0000_wg_cy<5>
    SLICE_X47Y84.CIN     net (fanout=1)        0.000   display/disp_count_cmp_eq0000_wg_cy<5>
    SLICE_X47Y84.COUT    Tbyp                  0.118   display/disp_count_cmp_eq0000
                                                       display/disp_count_cmp_eq0000_wg_cy<6>
                                                       display/disp_count_cmp_eq0000_wg_cy<7>
    SLICE_X34Y79.F4      net (fanout=33)       1.887   display/disp_count_cmp_eq0000
    SLICE_X34Y79.XB      Topxb                 1.344   display/disp_count_and0000
                                                       display/disp_count_and0000_wg_lut<8>
                                                       display/disp_count_and0000_wg_cy<8>
    SLICE_X37Y74.SR      net (fanout=16)       1.887   display/disp_count_and0000
    SLICE_X37Y74.CLK     Tsrck                 0.910   display/disp_count<16>
                                                       display/disp_count_16
    -------------------------------------------------  ---------------------------
    Total                                     13.086ns (7.529ns logic, 5.557ns route)
                                                       (57.5% logic, 42.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.916ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/clk_count_2 (FF)
  Destination:          display/disp_count_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.084ns (Levels of Logic = 17)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: display/clk_count_2 to display/disp_count_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y77.XQ      Tcko                  0.591   display/clk_count<2>
                                                       display/clk_count_2
    SLICE_X45Y77.F3      net (fanout=2)        0.702   display/clk_count<2>
    SLICE_X45Y77.COUT    Topcyf                1.162   display/disp_count_add0000<2>
                                                       display/clk_count<2>_rt
                                                       display/Madd_disp_count_add0000_cy<2>
                                                       display/Madd_disp_count_add0000_cy<3>
    SLICE_X45Y78.CIN     net (fanout=1)        0.000   display/Madd_disp_count_add0000_cy<3>
    SLICE_X45Y78.COUT    Tbyp                  0.118   display/disp_count_add0000<4>
                                                       display/Madd_disp_count_add0000_cy<4>
                                                       display/Madd_disp_count_add0000_cy<5>
    SLICE_X45Y79.CIN     net (fanout=1)        0.000   display/Madd_disp_count_add0000_cy<5>
    SLICE_X45Y79.COUT    Tbyp                  0.118   display/disp_count_add0000<6>
                                                       display/Madd_disp_count_add0000_cy<6>
                                                       display/Madd_disp_count_add0000_cy<7>
    SLICE_X45Y80.CIN     net (fanout=1)        0.000   display/Madd_disp_count_add0000_cy<7>
    SLICE_X45Y80.COUT    Tbyp                  0.118   display/disp_count_add0000<8>
                                                       display/Madd_disp_count_add0000_cy<8>
                                                       display/Madd_disp_count_add0000_cy<9>
    SLICE_X45Y81.CIN     net (fanout=1)        0.000   display/Madd_disp_count_add0000_cy<9>
    SLICE_X45Y81.COUT    Tbyp                  0.118   display/disp_count_add0000<10>
                                                       display/Madd_disp_count_add0000_cy<10>
                                                       display/Madd_disp_count_add0000_cy<11>
    SLICE_X45Y82.CIN     net (fanout=1)        0.000   display/Madd_disp_count_add0000_cy<11>
    SLICE_X45Y82.COUT    Tbyp                  0.118   display/disp_count_add0000<12>
                                                       display/Madd_disp_count_add0000_cy<12>
                                                       display/Madd_disp_count_add0000_cy<13>
    SLICE_X45Y83.CIN     net (fanout=1)        0.000   display/Madd_disp_count_add0000_cy<13>
    SLICE_X45Y83.COUT    Tbyp                  0.118   display/disp_count_add0000<14>
                                                       display/Madd_disp_count_add0000_cy<14>
                                                       display/Madd_disp_count_add0000_cy<15>
    SLICE_X45Y84.CIN     net (fanout=1)        0.000   display/Madd_disp_count_add0000_cy<15>
    SLICE_X45Y84.COUT    Tbyp                  0.118   display/disp_count_add0000<16>
                                                       display/Madd_disp_count_add0000_cy<16>
                                                       display/Madd_disp_count_add0000_cy<17>
    SLICE_X45Y85.CIN     net (fanout=1)        0.000   display/Madd_disp_count_add0000_cy<17>
    SLICE_X45Y85.COUT    Tbyp                  0.118   display/disp_count_add0000<18>
                                                       display/Madd_disp_count_add0000_cy<18>
                                                       display/Madd_disp_count_add0000_cy<19>
    SLICE_X45Y86.CIN     net (fanout=1)        0.000   display/Madd_disp_count_add0000_cy<19>
    SLICE_X45Y86.COUT    Tbyp                  0.118   display/disp_count_add0000<20>
                                                       display/Madd_disp_count_add0000_cy<20>
                                                       display/Madd_disp_count_add0000_cy<21>
    SLICE_X45Y87.CIN     net (fanout=1)        0.000   display/Madd_disp_count_add0000_cy<21>
    SLICE_X45Y87.COUT    Tbyp                  0.118   display/disp_count_add0000<22>
                                                       display/Madd_disp_count_add0000_cy<22>
                                                       display/Madd_disp_count_add0000_cy<23>
    SLICE_X45Y88.CIN     net (fanout=1)        0.000   display/Madd_disp_count_add0000_cy<23>
    SLICE_X45Y88.COUT    Tbyp                  0.118   display/disp_count_add0000<24>
                                                       display/Madd_disp_count_add0000_cy<24>
                                                       display/Madd_disp_count_add0000_cy<25>
    SLICE_X45Y89.CIN     net (fanout=1)        0.000   display/Madd_disp_count_add0000_cy<25>
    SLICE_X45Y89.Y       Tciny                 0.869   display/disp_count_add0000<26>
                                                       display/Madd_disp_count_add0000_cy<26>
                                                       display/Madd_disp_count_add0000_xor<27>
    SLICE_X47Y82.G2      net (fanout=1)        1.197   display/disp_count_add0000<27>
    SLICE_X47Y82.COUT    Topcyg                1.001   display/disp_count_cmp_eq0000_wg_cy<3>
                                                       display/disp_count_cmp_eq0000_wg_lut<3>
                                                       display/disp_count_cmp_eq0000_wg_cy<3>
    SLICE_X47Y83.CIN     net (fanout=1)        0.000   display/disp_count_cmp_eq0000_wg_cy<3>
    SLICE_X47Y83.COUT    Tbyp                  0.118   display/disp_count_cmp_eq0000_wg_cy<5>
                                                       display/disp_count_cmp_eq0000_wg_cy<4>
                                                       display/disp_count_cmp_eq0000_wg_cy<5>
    SLICE_X47Y84.CIN     net (fanout=1)        0.000   display/disp_count_cmp_eq0000_wg_cy<5>
    SLICE_X47Y84.COUT    Tbyp                  0.118   display/disp_count_cmp_eq0000
                                                       display/disp_count_cmp_eq0000_wg_cy<6>
                                                       display/disp_count_cmp_eq0000_wg_cy<7>
    SLICE_X34Y79.F4      net (fanout=33)       1.887   display/disp_count_cmp_eq0000
    SLICE_X34Y79.XB      Topxb                 1.344   display/disp_count_and0000
                                                       display/disp_count_and0000_wg_lut<8>
                                                       display/disp_count_and0000_wg_cy<8>
    SLICE_X37Y74.SR      net (fanout=16)       1.887   display/disp_count_and0000
    SLICE_X37Y74.CLK     Tsrck                 0.910   display/disp_count<16>
                                                       display/disp_count_16
    -------------------------------------------------  ---------------------------
    Total                                     13.084ns (7.411ns logic, 5.673ns route)
                                                       (56.6% logic, 43.4% route)

--------------------------------------------------------------------------------

Paths for end point display/disp_count_17 (SLICE_X37Y74.SR), 1056 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.824ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/clk_count_2 (FF)
  Destination:          display/disp_count_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.176ns (Levels of Logic = 17)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: display/clk_count_2 to display/disp_count_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y77.XQ      Tcko                  0.591   display/clk_count<2>
                                                       display/clk_count_2
    SLICE_X45Y77.F3      net (fanout=2)        0.702   display/clk_count<2>
    SLICE_X45Y77.COUT    Topcyf                1.162   display/disp_count_add0000<2>
                                                       display/clk_count<2>_rt
                                                       display/Madd_disp_count_add0000_cy<2>
                                                       display/Madd_disp_count_add0000_cy<3>
    SLICE_X45Y78.CIN     net (fanout=1)        0.000   display/Madd_disp_count_add0000_cy<3>
    SLICE_X45Y78.COUT    Tbyp                  0.118   display/disp_count_add0000<4>
                                                       display/Madd_disp_count_add0000_cy<4>
                                                       display/Madd_disp_count_add0000_cy<5>
    SLICE_X45Y79.CIN     net (fanout=1)        0.000   display/Madd_disp_count_add0000_cy<5>
    SLICE_X45Y79.COUT    Tbyp                  0.118   display/disp_count_add0000<6>
                                                       display/Madd_disp_count_add0000_cy<6>
                                                       display/Madd_disp_count_add0000_cy<7>
    SLICE_X45Y80.CIN     net (fanout=1)        0.000   display/Madd_disp_count_add0000_cy<7>
    SLICE_X45Y80.COUT    Tbyp                  0.118   display/disp_count_add0000<8>
                                                       display/Madd_disp_count_add0000_cy<8>
                                                       display/Madd_disp_count_add0000_cy<9>
    SLICE_X45Y81.CIN     net (fanout=1)        0.000   display/Madd_disp_count_add0000_cy<9>
    SLICE_X45Y81.COUT    Tbyp                  0.118   display/disp_count_add0000<10>
                                                       display/Madd_disp_count_add0000_cy<10>
                                                       display/Madd_disp_count_add0000_cy<11>
    SLICE_X45Y82.CIN     net (fanout=1)        0.000   display/Madd_disp_count_add0000_cy<11>
    SLICE_X45Y82.COUT    Tbyp                  0.118   display/disp_count_add0000<12>
                                                       display/Madd_disp_count_add0000_cy<12>
                                                       display/Madd_disp_count_add0000_cy<13>
    SLICE_X45Y83.CIN     net (fanout=1)        0.000   display/Madd_disp_count_add0000_cy<13>
    SLICE_X45Y83.COUT    Tbyp                  0.118   display/disp_count_add0000<14>
                                                       display/Madd_disp_count_add0000_cy<14>
                                                       display/Madd_disp_count_add0000_cy<15>
    SLICE_X45Y84.CIN     net (fanout=1)        0.000   display/Madd_disp_count_add0000_cy<15>
    SLICE_X45Y84.COUT    Tbyp                  0.118   display/disp_count_add0000<16>
                                                       display/Madd_disp_count_add0000_cy<16>
                                                       display/Madd_disp_count_add0000_cy<17>
    SLICE_X45Y85.CIN     net (fanout=1)        0.000   display/Madd_disp_count_add0000_cy<17>
    SLICE_X45Y85.COUT    Tbyp                  0.118   display/disp_count_add0000<18>
                                                       display/Madd_disp_count_add0000_cy<18>
                                                       display/Madd_disp_count_add0000_cy<19>
    SLICE_X45Y86.CIN     net (fanout=1)        0.000   display/Madd_disp_count_add0000_cy<19>
    SLICE_X45Y86.COUT    Tbyp                  0.118   display/disp_count_add0000<20>
                                                       display/Madd_disp_count_add0000_cy<20>
                                                       display/Madd_disp_count_add0000_cy<21>
    SLICE_X45Y87.CIN     net (fanout=1)        0.000   display/Madd_disp_count_add0000_cy<21>
    SLICE_X45Y87.COUT    Tbyp                  0.118   display/disp_count_add0000<22>
                                                       display/Madd_disp_count_add0000_cy<22>
                                                       display/Madd_disp_count_add0000_cy<23>
    SLICE_X45Y88.CIN     net (fanout=1)        0.000   display/Madd_disp_count_add0000_cy<23>
    SLICE_X45Y88.Y       Tciny                 0.869   display/disp_count_add0000<24>
                                                       display/Madd_disp_count_add0000_cy<24>
                                                       display/Madd_disp_count_add0000_xor<25>
    SLICE_X47Y81.G1      net (fanout=1)        1.289   display/disp_count_add0000<25>
    SLICE_X47Y81.COUT    Topcyg                1.001   display/disp_count_cmp_eq0000_wg_cy<1>
                                                       display/disp_count_cmp_eq0000_wg_lut<1>
                                                       display/disp_count_cmp_eq0000_wg_cy<1>
    SLICE_X47Y82.CIN     net (fanout=1)        0.000   display/disp_count_cmp_eq0000_wg_cy<1>
    SLICE_X47Y82.COUT    Tbyp                  0.118   display/disp_count_cmp_eq0000_wg_cy<3>
                                                       display/disp_count_cmp_eq0000_wg_cy<2>
                                                       display/disp_count_cmp_eq0000_wg_cy<3>
    SLICE_X47Y83.CIN     net (fanout=1)        0.000   display/disp_count_cmp_eq0000_wg_cy<3>
    SLICE_X47Y83.COUT    Tbyp                  0.118   display/disp_count_cmp_eq0000_wg_cy<5>
                                                       display/disp_count_cmp_eq0000_wg_cy<4>
                                                       display/disp_count_cmp_eq0000_wg_cy<5>
    SLICE_X47Y84.CIN     net (fanout=1)        0.000   display/disp_count_cmp_eq0000_wg_cy<5>
    SLICE_X47Y84.COUT    Tbyp                  0.118   display/disp_count_cmp_eq0000
                                                       display/disp_count_cmp_eq0000_wg_cy<6>
                                                       display/disp_count_cmp_eq0000_wg_cy<7>
    SLICE_X34Y79.F4      net (fanout=33)       1.887   display/disp_count_cmp_eq0000
    SLICE_X34Y79.XB      Topxb                 1.344   display/disp_count_and0000
                                                       display/disp_count_and0000_wg_lut<8>
                                                       display/disp_count_and0000_wg_cy<8>
    SLICE_X37Y74.SR      net (fanout=16)       1.887   display/disp_count_and0000
    SLICE_X37Y74.CLK     Tsrck                 0.910   display/disp_count<16>
                                                       display/disp_count_17
    -------------------------------------------------  ---------------------------
    Total                                     13.176ns (7.411ns logic, 5.765ns route)
                                                       (56.2% logic, 43.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.914ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/clk_count_0 (FF)
  Destination:          display/disp_count_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.086ns (Levels of Logic = 18)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: display/clk_count_0 to display/disp_count_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y76.XQ      Tcko                  0.591   display/clk_count<0>
                                                       display/clk_count_0
    SLICE_X45Y76.F2      net (fanout=2)        0.494   display/clk_count<0>
    SLICE_X45Y76.COUT    Topcyf                1.162   display/disp_count_add0000<0>
                                                       display/Madd_disp_count_add0000_lut<0>_INV_0
                                                       display/Madd_disp_count_add0000_cy<0>
                                                       display/Madd_disp_count_add0000_cy<1>
    SLICE_X45Y77.CIN     net (fanout=1)        0.000   display/Madd_disp_count_add0000_cy<1>
    SLICE_X45Y77.COUT    Tbyp                  0.118   display/disp_count_add0000<2>
                                                       display/Madd_disp_count_add0000_cy<2>
                                                       display/Madd_disp_count_add0000_cy<3>
    SLICE_X45Y78.CIN     net (fanout=1)        0.000   display/Madd_disp_count_add0000_cy<3>
    SLICE_X45Y78.COUT    Tbyp                  0.118   display/disp_count_add0000<4>
                                                       display/Madd_disp_count_add0000_cy<4>
                                                       display/Madd_disp_count_add0000_cy<5>
    SLICE_X45Y79.CIN     net (fanout=1)        0.000   display/Madd_disp_count_add0000_cy<5>
    SLICE_X45Y79.COUT    Tbyp                  0.118   display/disp_count_add0000<6>
                                                       display/Madd_disp_count_add0000_cy<6>
                                                       display/Madd_disp_count_add0000_cy<7>
    SLICE_X45Y80.CIN     net (fanout=1)        0.000   display/Madd_disp_count_add0000_cy<7>
    SLICE_X45Y80.COUT    Tbyp                  0.118   display/disp_count_add0000<8>
                                                       display/Madd_disp_count_add0000_cy<8>
                                                       display/Madd_disp_count_add0000_cy<9>
    SLICE_X45Y81.CIN     net (fanout=1)        0.000   display/Madd_disp_count_add0000_cy<9>
    SLICE_X45Y81.COUT    Tbyp                  0.118   display/disp_count_add0000<10>
                                                       display/Madd_disp_count_add0000_cy<10>
                                                       display/Madd_disp_count_add0000_cy<11>
    SLICE_X45Y82.CIN     net (fanout=1)        0.000   display/Madd_disp_count_add0000_cy<11>
    SLICE_X45Y82.COUT    Tbyp                  0.118   display/disp_count_add0000<12>
                                                       display/Madd_disp_count_add0000_cy<12>
                                                       display/Madd_disp_count_add0000_cy<13>
    SLICE_X45Y83.CIN     net (fanout=1)        0.000   display/Madd_disp_count_add0000_cy<13>
    SLICE_X45Y83.COUT    Tbyp                  0.118   display/disp_count_add0000<14>
                                                       display/Madd_disp_count_add0000_cy<14>
                                                       display/Madd_disp_count_add0000_cy<15>
    SLICE_X45Y84.CIN     net (fanout=1)        0.000   display/Madd_disp_count_add0000_cy<15>
    SLICE_X45Y84.COUT    Tbyp                  0.118   display/disp_count_add0000<16>
                                                       display/Madd_disp_count_add0000_cy<16>
                                                       display/Madd_disp_count_add0000_cy<17>
    SLICE_X45Y85.CIN     net (fanout=1)        0.000   display/Madd_disp_count_add0000_cy<17>
    SLICE_X45Y85.COUT    Tbyp                  0.118   display/disp_count_add0000<18>
                                                       display/Madd_disp_count_add0000_cy<18>
                                                       display/Madd_disp_count_add0000_cy<19>
    SLICE_X45Y86.CIN     net (fanout=1)        0.000   display/Madd_disp_count_add0000_cy<19>
    SLICE_X45Y86.COUT    Tbyp                  0.118   display/disp_count_add0000<20>
                                                       display/Madd_disp_count_add0000_cy<20>
                                                       display/Madd_disp_count_add0000_cy<21>
    SLICE_X45Y87.CIN     net (fanout=1)        0.000   display/Madd_disp_count_add0000_cy<21>
    SLICE_X45Y87.COUT    Tbyp                  0.118   display/disp_count_add0000<22>
                                                       display/Madd_disp_count_add0000_cy<22>
                                                       display/Madd_disp_count_add0000_cy<23>
    SLICE_X45Y88.CIN     net (fanout=1)        0.000   display/Madd_disp_count_add0000_cy<23>
    SLICE_X45Y88.Y       Tciny                 0.869   display/disp_count_add0000<24>
                                                       display/Madd_disp_count_add0000_cy<24>
                                                       display/Madd_disp_count_add0000_xor<25>
    SLICE_X47Y81.G1      net (fanout=1)        1.289   display/disp_count_add0000<25>
    SLICE_X47Y81.COUT    Topcyg                1.001   display/disp_count_cmp_eq0000_wg_cy<1>
                                                       display/disp_count_cmp_eq0000_wg_lut<1>
                                                       display/disp_count_cmp_eq0000_wg_cy<1>
    SLICE_X47Y82.CIN     net (fanout=1)        0.000   display/disp_count_cmp_eq0000_wg_cy<1>
    SLICE_X47Y82.COUT    Tbyp                  0.118   display/disp_count_cmp_eq0000_wg_cy<3>
                                                       display/disp_count_cmp_eq0000_wg_cy<2>
                                                       display/disp_count_cmp_eq0000_wg_cy<3>
    SLICE_X47Y83.CIN     net (fanout=1)        0.000   display/disp_count_cmp_eq0000_wg_cy<3>
    SLICE_X47Y83.COUT    Tbyp                  0.118   display/disp_count_cmp_eq0000_wg_cy<5>
                                                       display/disp_count_cmp_eq0000_wg_cy<4>
                                                       display/disp_count_cmp_eq0000_wg_cy<5>
    SLICE_X47Y84.CIN     net (fanout=1)        0.000   display/disp_count_cmp_eq0000_wg_cy<5>
    SLICE_X47Y84.COUT    Tbyp                  0.118   display/disp_count_cmp_eq0000
                                                       display/disp_count_cmp_eq0000_wg_cy<6>
                                                       display/disp_count_cmp_eq0000_wg_cy<7>
    SLICE_X34Y79.F4      net (fanout=33)       1.887   display/disp_count_cmp_eq0000
    SLICE_X34Y79.XB      Topxb                 1.344   display/disp_count_and0000
                                                       display/disp_count_and0000_wg_lut<8>
                                                       display/disp_count_and0000_wg_cy<8>
    SLICE_X37Y74.SR      net (fanout=16)       1.887   display/disp_count_and0000
    SLICE_X37Y74.CLK     Tsrck                 0.910   display/disp_count<16>
                                                       display/disp_count_17
    -------------------------------------------------  ---------------------------
    Total                                     13.086ns (7.529ns logic, 5.557ns route)
                                                       (57.5% logic, 42.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.916ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/clk_count_2 (FF)
  Destination:          display/disp_count_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.084ns (Levels of Logic = 17)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: display/clk_count_2 to display/disp_count_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y77.XQ      Tcko                  0.591   display/clk_count<2>
                                                       display/clk_count_2
    SLICE_X45Y77.F3      net (fanout=2)        0.702   display/clk_count<2>
    SLICE_X45Y77.COUT    Topcyf                1.162   display/disp_count_add0000<2>
                                                       display/clk_count<2>_rt
                                                       display/Madd_disp_count_add0000_cy<2>
                                                       display/Madd_disp_count_add0000_cy<3>
    SLICE_X45Y78.CIN     net (fanout=1)        0.000   display/Madd_disp_count_add0000_cy<3>
    SLICE_X45Y78.COUT    Tbyp                  0.118   display/disp_count_add0000<4>
                                                       display/Madd_disp_count_add0000_cy<4>
                                                       display/Madd_disp_count_add0000_cy<5>
    SLICE_X45Y79.CIN     net (fanout=1)        0.000   display/Madd_disp_count_add0000_cy<5>
    SLICE_X45Y79.COUT    Tbyp                  0.118   display/disp_count_add0000<6>
                                                       display/Madd_disp_count_add0000_cy<6>
                                                       display/Madd_disp_count_add0000_cy<7>
    SLICE_X45Y80.CIN     net (fanout=1)        0.000   display/Madd_disp_count_add0000_cy<7>
    SLICE_X45Y80.COUT    Tbyp                  0.118   display/disp_count_add0000<8>
                                                       display/Madd_disp_count_add0000_cy<8>
                                                       display/Madd_disp_count_add0000_cy<9>
    SLICE_X45Y81.CIN     net (fanout=1)        0.000   display/Madd_disp_count_add0000_cy<9>
    SLICE_X45Y81.COUT    Tbyp                  0.118   display/disp_count_add0000<10>
                                                       display/Madd_disp_count_add0000_cy<10>
                                                       display/Madd_disp_count_add0000_cy<11>
    SLICE_X45Y82.CIN     net (fanout=1)        0.000   display/Madd_disp_count_add0000_cy<11>
    SLICE_X45Y82.COUT    Tbyp                  0.118   display/disp_count_add0000<12>
                                                       display/Madd_disp_count_add0000_cy<12>
                                                       display/Madd_disp_count_add0000_cy<13>
    SLICE_X45Y83.CIN     net (fanout=1)        0.000   display/Madd_disp_count_add0000_cy<13>
    SLICE_X45Y83.COUT    Tbyp                  0.118   display/disp_count_add0000<14>
                                                       display/Madd_disp_count_add0000_cy<14>
                                                       display/Madd_disp_count_add0000_cy<15>
    SLICE_X45Y84.CIN     net (fanout=1)        0.000   display/Madd_disp_count_add0000_cy<15>
    SLICE_X45Y84.COUT    Tbyp                  0.118   display/disp_count_add0000<16>
                                                       display/Madd_disp_count_add0000_cy<16>
                                                       display/Madd_disp_count_add0000_cy<17>
    SLICE_X45Y85.CIN     net (fanout=1)        0.000   display/Madd_disp_count_add0000_cy<17>
    SLICE_X45Y85.COUT    Tbyp                  0.118   display/disp_count_add0000<18>
                                                       display/Madd_disp_count_add0000_cy<18>
                                                       display/Madd_disp_count_add0000_cy<19>
    SLICE_X45Y86.CIN     net (fanout=1)        0.000   display/Madd_disp_count_add0000_cy<19>
    SLICE_X45Y86.COUT    Tbyp                  0.118   display/disp_count_add0000<20>
                                                       display/Madd_disp_count_add0000_cy<20>
                                                       display/Madd_disp_count_add0000_cy<21>
    SLICE_X45Y87.CIN     net (fanout=1)        0.000   display/Madd_disp_count_add0000_cy<21>
    SLICE_X45Y87.COUT    Tbyp                  0.118   display/disp_count_add0000<22>
                                                       display/Madd_disp_count_add0000_cy<22>
                                                       display/Madd_disp_count_add0000_cy<23>
    SLICE_X45Y88.CIN     net (fanout=1)        0.000   display/Madd_disp_count_add0000_cy<23>
    SLICE_X45Y88.COUT    Tbyp                  0.118   display/disp_count_add0000<24>
                                                       display/Madd_disp_count_add0000_cy<24>
                                                       display/Madd_disp_count_add0000_cy<25>
    SLICE_X45Y89.CIN     net (fanout=1)        0.000   display/Madd_disp_count_add0000_cy<25>
    SLICE_X45Y89.Y       Tciny                 0.869   display/disp_count_add0000<26>
                                                       display/Madd_disp_count_add0000_cy<26>
                                                       display/Madd_disp_count_add0000_xor<27>
    SLICE_X47Y82.G2      net (fanout=1)        1.197   display/disp_count_add0000<27>
    SLICE_X47Y82.COUT    Topcyg                1.001   display/disp_count_cmp_eq0000_wg_cy<3>
                                                       display/disp_count_cmp_eq0000_wg_lut<3>
                                                       display/disp_count_cmp_eq0000_wg_cy<3>
    SLICE_X47Y83.CIN     net (fanout=1)        0.000   display/disp_count_cmp_eq0000_wg_cy<3>
    SLICE_X47Y83.COUT    Tbyp                  0.118   display/disp_count_cmp_eq0000_wg_cy<5>
                                                       display/disp_count_cmp_eq0000_wg_cy<4>
                                                       display/disp_count_cmp_eq0000_wg_cy<5>
    SLICE_X47Y84.CIN     net (fanout=1)        0.000   display/disp_count_cmp_eq0000_wg_cy<5>
    SLICE_X47Y84.COUT    Tbyp                  0.118   display/disp_count_cmp_eq0000
                                                       display/disp_count_cmp_eq0000_wg_cy<6>
                                                       display/disp_count_cmp_eq0000_wg_cy<7>
    SLICE_X34Y79.F4      net (fanout=33)       1.887   display/disp_count_cmp_eq0000
    SLICE_X34Y79.XB      Topxb                 1.344   display/disp_count_and0000
                                                       display/disp_count_and0000_wg_lut<8>
                                                       display/disp_count_and0000_wg_cy<8>
    SLICE_X37Y74.SR      net (fanout=16)       1.887   display/disp_count_and0000
    SLICE_X37Y74.CLK     Tsrck                 0.910   display/disp_count<16>
                                                       display/disp_count_17
    -------------------------------------------------  ---------------------------
    Total                                     13.084ns (7.411ns logic, 5.673ns route)
                                                       (56.6% logic, 43.4% route)

--------------------------------------------------------------------------------

Paths for end point display/disp_count_18 (SLICE_X37Y75.SR), 1056 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.824ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/clk_count_2 (FF)
  Destination:          display/disp_count_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.176ns (Levels of Logic = 17)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: display/clk_count_2 to display/disp_count_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y77.XQ      Tcko                  0.591   display/clk_count<2>
                                                       display/clk_count_2
    SLICE_X45Y77.F3      net (fanout=2)        0.702   display/clk_count<2>
    SLICE_X45Y77.COUT    Topcyf                1.162   display/disp_count_add0000<2>
                                                       display/clk_count<2>_rt
                                                       display/Madd_disp_count_add0000_cy<2>
                                                       display/Madd_disp_count_add0000_cy<3>
    SLICE_X45Y78.CIN     net (fanout=1)        0.000   display/Madd_disp_count_add0000_cy<3>
    SLICE_X45Y78.COUT    Tbyp                  0.118   display/disp_count_add0000<4>
                                                       display/Madd_disp_count_add0000_cy<4>
                                                       display/Madd_disp_count_add0000_cy<5>
    SLICE_X45Y79.CIN     net (fanout=1)        0.000   display/Madd_disp_count_add0000_cy<5>
    SLICE_X45Y79.COUT    Tbyp                  0.118   display/disp_count_add0000<6>
                                                       display/Madd_disp_count_add0000_cy<6>
                                                       display/Madd_disp_count_add0000_cy<7>
    SLICE_X45Y80.CIN     net (fanout=1)        0.000   display/Madd_disp_count_add0000_cy<7>
    SLICE_X45Y80.COUT    Tbyp                  0.118   display/disp_count_add0000<8>
                                                       display/Madd_disp_count_add0000_cy<8>
                                                       display/Madd_disp_count_add0000_cy<9>
    SLICE_X45Y81.CIN     net (fanout=1)        0.000   display/Madd_disp_count_add0000_cy<9>
    SLICE_X45Y81.COUT    Tbyp                  0.118   display/disp_count_add0000<10>
                                                       display/Madd_disp_count_add0000_cy<10>
                                                       display/Madd_disp_count_add0000_cy<11>
    SLICE_X45Y82.CIN     net (fanout=1)        0.000   display/Madd_disp_count_add0000_cy<11>
    SLICE_X45Y82.COUT    Tbyp                  0.118   display/disp_count_add0000<12>
                                                       display/Madd_disp_count_add0000_cy<12>
                                                       display/Madd_disp_count_add0000_cy<13>
    SLICE_X45Y83.CIN     net (fanout=1)        0.000   display/Madd_disp_count_add0000_cy<13>
    SLICE_X45Y83.COUT    Tbyp                  0.118   display/disp_count_add0000<14>
                                                       display/Madd_disp_count_add0000_cy<14>
                                                       display/Madd_disp_count_add0000_cy<15>
    SLICE_X45Y84.CIN     net (fanout=1)        0.000   display/Madd_disp_count_add0000_cy<15>
    SLICE_X45Y84.COUT    Tbyp                  0.118   display/disp_count_add0000<16>
                                                       display/Madd_disp_count_add0000_cy<16>
                                                       display/Madd_disp_count_add0000_cy<17>
    SLICE_X45Y85.CIN     net (fanout=1)        0.000   display/Madd_disp_count_add0000_cy<17>
    SLICE_X45Y85.COUT    Tbyp                  0.118   display/disp_count_add0000<18>
                                                       display/Madd_disp_count_add0000_cy<18>
                                                       display/Madd_disp_count_add0000_cy<19>
    SLICE_X45Y86.CIN     net (fanout=1)        0.000   display/Madd_disp_count_add0000_cy<19>
    SLICE_X45Y86.COUT    Tbyp                  0.118   display/disp_count_add0000<20>
                                                       display/Madd_disp_count_add0000_cy<20>
                                                       display/Madd_disp_count_add0000_cy<21>
    SLICE_X45Y87.CIN     net (fanout=1)        0.000   display/Madd_disp_count_add0000_cy<21>
    SLICE_X45Y87.COUT    Tbyp                  0.118   display/disp_count_add0000<22>
                                                       display/Madd_disp_count_add0000_cy<22>
                                                       display/Madd_disp_count_add0000_cy<23>
    SLICE_X45Y88.CIN     net (fanout=1)        0.000   display/Madd_disp_count_add0000_cy<23>
    SLICE_X45Y88.Y       Tciny                 0.869   display/disp_count_add0000<24>
                                                       display/Madd_disp_count_add0000_cy<24>
                                                       display/Madd_disp_count_add0000_xor<25>
    SLICE_X47Y81.G1      net (fanout=1)        1.289   display/disp_count_add0000<25>
    SLICE_X47Y81.COUT    Topcyg                1.001   display/disp_count_cmp_eq0000_wg_cy<1>
                                                       display/disp_count_cmp_eq0000_wg_lut<1>
                                                       display/disp_count_cmp_eq0000_wg_cy<1>
    SLICE_X47Y82.CIN     net (fanout=1)        0.000   display/disp_count_cmp_eq0000_wg_cy<1>
    SLICE_X47Y82.COUT    Tbyp                  0.118   display/disp_count_cmp_eq0000_wg_cy<3>
                                                       display/disp_count_cmp_eq0000_wg_cy<2>
                                                       display/disp_count_cmp_eq0000_wg_cy<3>
    SLICE_X47Y83.CIN     net (fanout=1)        0.000   display/disp_count_cmp_eq0000_wg_cy<3>
    SLICE_X47Y83.COUT    Tbyp                  0.118   display/disp_count_cmp_eq0000_wg_cy<5>
                                                       display/disp_count_cmp_eq0000_wg_cy<4>
                                                       display/disp_count_cmp_eq0000_wg_cy<5>
    SLICE_X47Y84.CIN     net (fanout=1)        0.000   display/disp_count_cmp_eq0000_wg_cy<5>
    SLICE_X47Y84.COUT    Tbyp                  0.118   display/disp_count_cmp_eq0000
                                                       display/disp_count_cmp_eq0000_wg_cy<6>
                                                       display/disp_count_cmp_eq0000_wg_cy<7>
    SLICE_X34Y79.F4      net (fanout=33)       1.887   display/disp_count_cmp_eq0000
    SLICE_X34Y79.XB      Topxb                 1.344   display/disp_count_and0000
                                                       display/disp_count_and0000_wg_lut<8>
                                                       display/disp_count_and0000_wg_cy<8>
    SLICE_X37Y75.SR      net (fanout=16)       1.887   display/disp_count_and0000
    SLICE_X37Y75.CLK     Tsrck                 0.910   display/disp_count<18>
                                                       display/disp_count_18
    -------------------------------------------------  ---------------------------
    Total                                     13.176ns (7.411ns logic, 5.765ns route)
                                                       (56.2% logic, 43.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.914ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/clk_count_0 (FF)
  Destination:          display/disp_count_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.086ns (Levels of Logic = 18)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: display/clk_count_0 to display/disp_count_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y76.XQ      Tcko                  0.591   display/clk_count<0>
                                                       display/clk_count_0
    SLICE_X45Y76.F2      net (fanout=2)        0.494   display/clk_count<0>
    SLICE_X45Y76.COUT    Topcyf                1.162   display/disp_count_add0000<0>
                                                       display/Madd_disp_count_add0000_lut<0>_INV_0
                                                       display/Madd_disp_count_add0000_cy<0>
                                                       display/Madd_disp_count_add0000_cy<1>
    SLICE_X45Y77.CIN     net (fanout=1)        0.000   display/Madd_disp_count_add0000_cy<1>
    SLICE_X45Y77.COUT    Tbyp                  0.118   display/disp_count_add0000<2>
                                                       display/Madd_disp_count_add0000_cy<2>
                                                       display/Madd_disp_count_add0000_cy<3>
    SLICE_X45Y78.CIN     net (fanout=1)        0.000   display/Madd_disp_count_add0000_cy<3>
    SLICE_X45Y78.COUT    Tbyp                  0.118   display/disp_count_add0000<4>
                                                       display/Madd_disp_count_add0000_cy<4>
                                                       display/Madd_disp_count_add0000_cy<5>
    SLICE_X45Y79.CIN     net (fanout=1)        0.000   display/Madd_disp_count_add0000_cy<5>
    SLICE_X45Y79.COUT    Tbyp                  0.118   display/disp_count_add0000<6>
                                                       display/Madd_disp_count_add0000_cy<6>
                                                       display/Madd_disp_count_add0000_cy<7>
    SLICE_X45Y80.CIN     net (fanout=1)        0.000   display/Madd_disp_count_add0000_cy<7>
    SLICE_X45Y80.COUT    Tbyp                  0.118   display/disp_count_add0000<8>
                                                       display/Madd_disp_count_add0000_cy<8>
                                                       display/Madd_disp_count_add0000_cy<9>
    SLICE_X45Y81.CIN     net (fanout=1)        0.000   display/Madd_disp_count_add0000_cy<9>
    SLICE_X45Y81.COUT    Tbyp                  0.118   display/disp_count_add0000<10>
                                                       display/Madd_disp_count_add0000_cy<10>
                                                       display/Madd_disp_count_add0000_cy<11>
    SLICE_X45Y82.CIN     net (fanout=1)        0.000   display/Madd_disp_count_add0000_cy<11>
    SLICE_X45Y82.COUT    Tbyp                  0.118   display/disp_count_add0000<12>
                                                       display/Madd_disp_count_add0000_cy<12>
                                                       display/Madd_disp_count_add0000_cy<13>
    SLICE_X45Y83.CIN     net (fanout=1)        0.000   display/Madd_disp_count_add0000_cy<13>
    SLICE_X45Y83.COUT    Tbyp                  0.118   display/disp_count_add0000<14>
                                                       display/Madd_disp_count_add0000_cy<14>
                                                       display/Madd_disp_count_add0000_cy<15>
    SLICE_X45Y84.CIN     net (fanout=1)        0.000   display/Madd_disp_count_add0000_cy<15>
    SLICE_X45Y84.COUT    Tbyp                  0.118   display/disp_count_add0000<16>
                                                       display/Madd_disp_count_add0000_cy<16>
                                                       display/Madd_disp_count_add0000_cy<17>
    SLICE_X45Y85.CIN     net (fanout=1)        0.000   display/Madd_disp_count_add0000_cy<17>
    SLICE_X45Y85.COUT    Tbyp                  0.118   display/disp_count_add0000<18>
                                                       display/Madd_disp_count_add0000_cy<18>
                                                       display/Madd_disp_count_add0000_cy<19>
    SLICE_X45Y86.CIN     net (fanout=1)        0.000   display/Madd_disp_count_add0000_cy<19>
    SLICE_X45Y86.COUT    Tbyp                  0.118   display/disp_count_add0000<20>
                                                       display/Madd_disp_count_add0000_cy<20>
                                                       display/Madd_disp_count_add0000_cy<21>
    SLICE_X45Y87.CIN     net (fanout=1)        0.000   display/Madd_disp_count_add0000_cy<21>
    SLICE_X45Y87.COUT    Tbyp                  0.118   display/disp_count_add0000<22>
                                                       display/Madd_disp_count_add0000_cy<22>
                                                       display/Madd_disp_count_add0000_cy<23>
    SLICE_X45Y88.CIN     net (fanout=1)        0.000   display/Madd_disp_count_add0000_cy<23>
    SLICE_X45Y88.Y       Tciny                 0.869   display/disp_count_add0000<24>
                                                       display/Madd_disp_count_add0000_cy<24>
                                                       display/Madd_disp_count_add0000_xor<25>
    SLICE_X47Y81.G1      net (fanout=1)        1.289   display/disp_count_add0000<25>
    SLICE_X47Y81.COUT    Topcyg                1.001   display/disp_count_cmp_eq0000_wg_cy<1>
                                                       display/disp_count_cmp_eq0000_wg_lut<1>
                                                       display/disp_count_cmp_eq0000_wg_cy<1>
    SLICE_X47Y82.CIN     net (fanout=1)        0.000   display/disp_count_cmp_eq0000_wg_cy<1>
    SLICE_X47Y82.COUT    Tbyp                  0.118   display/disp_count_cmp_eq0000_wg_cy<3>
                                                       display/disp_count_cmp_eq0000_wg_cy<2>
                                                       display/disp_count_cmp_eq0000_wg_cy<3>
    SLICE_X47Y83.CIN     net (fanout=1)        0.000   display/disp_count_cmp_eq0000_wg_cy<3>
    SLICE_X47Y83.COUT    Tbyp                  0.118   display/disp_count_cmp_eq0000_wg_cy<5>
                                                       display/disp_count_cmp_eq0000_wg_cy<4>
                                                       display/disp_count_cmp_eq0000_wg_cy<5>
    SLICE_X47Y84.CIN     net (fanout=1)        0.000   display/disp_count_cmp_eq0000_wg_cy<5>
    SLICE_X47Y84.COUT    Tbyp                  0.118   display/disp_count_cmp_eq0000
                                                       display/disp_count_cmp_eq0000_wg_cy<6>
                                                       display/disp_count_cmp_eq0000_wg_cy<7>
    SLICE_X34Y79.F4      net (fanout=33)       1.887   display/disp_count_cmp_eq0000
    SLICE_X34Y79.XB      Topxb                 1.344   display/disp_count_and0000
                                                       display/disp_count_and0000_wg_lut<8>
                                                       display/disp_count_and0000_wg_cy<8>
    SLICE_X37Y75.SR      net (fanout=16)       1.887   display/disp_count_and0000
    SLICE_X37Y75.CLK     Tsrck                 0.910   display/disp_count<18>
                                                       display/disp_count_18
    -------------------------------------------------  ---------------------------
    Total                                     13.086ns (7.529ns logic, 5.557ns route)
                                                       (57.5% logic, 42.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.916ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/clk_count_2 (FF)
  Destination:          display/disp_count_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.084ns (Levels of Logic = 17)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: display/clk_count_2 to display/disp_count_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y77.XQ      Tcko                  0.591   display/clk_count<2>
                                                       display/clk_count_2
    SLICE_X45Y77.F3      net (fanout=2)        0.702   display/clk_count<2>
    SLICE_X45Y77.COUT    Topcyf                1.162   display/disp_count_add0000<2>
                                                       display/clk_count<2>_rt
                                                       display/Madd_disp_count_add0000_cy<2>
                                                       display/Madd_disp_count_add0000_cy<3>
    SLICE_X45Y78.CIN     net (fanout=1)        0.000   display/Madd_disp_count_add0000_cy<3>
    SLICE_X45Y78.COUT    Tbyp                  0.118   display/disp_count_add0000<4>
                                                       display/Madd_disp_count_add0000_cy<4>
                                                       display/Madd_disp_count_add0000_cy<5>
    SLICE_X45Y79.CIN     net (fanout=1)        0.000   display/Madd_disp_count_add0000_cy<5>
    SLICE_X45Y79.COUT    Tbyp                  0.118   display/disp_count_add0000<6>
                                                       display/Madd_disp_count_add0000_cy<6>
                                                       display/Madd_disp_count_add0000_cy<7>
    SLICE_X45Y80.CIN     net (fanout=1)        0.000   display/Madd_disp_count_add0000_cy<7>
    SLICE_X45Y80.COUT    Tbyp                  0.118   display/disp_count_add0000<8>
                                                       display/Madd_disp_count_add0000_cy<8>
                                                       display/Madd_disp_count_add0000_cy<9>
    SLICE_X45Y81.CIN     net (fanout=1)        0.000   display/Madd_disp_count_add0000_cy<9>
    SLICE_X45Y81.COUT    Tbyp                  0.118   display/disp_count_add0000<10>
                                                       display/Madd_disp_count_add0000_cy<10>
                                                       display/Madd_disp_count_add0000_cy<11>
    SLICE_X45Y82.CIN     net (fanout=1)        0.000   display/Madd_disp_count_add0000_cy<11>
    SLICE_X45Y82.COUT    Tbyp                  0.118   display/disp_count_add0000<12>
                                                       display/Madd_disp_count_add0000_cy<12>
                                                       display/Madd_disp_count_add0000_cy<13>
    SLICE_X45Y83.CIN     net (fanout=1)        0.000   display/Madd_disp_count_add0000_cy<13>
    SLICE_X45Y83.COUT    Tbyp                  0.118   display/disp_count_add0000<14>
                                                       display/Madd_disp_count_add0000_cy<14>
                                                       display/Madd_disp_count_add0000_cy<15>
    SLICE_X45Y84.CIN     net (fanout=1)        0.000   display/Madd_disp_count_add0000_cy<15>
    SLICE_X45Y84.COUT    Tbyp                  0.118   display/disp_count_add0000<16>
                                                       display/Madd_disp_count_add0000_cy<16>
                                                       display/Madd_disp_count_add0000_cy<17>
    SLICE_X45Y85.CIN     net (fanout=1)        0.000   display/Madd_disp_count_add0000_cy<17>
    SLICE_X45Y85.COUT    Tbyp                  0.118   display/disp_count_add0000<18>
                                                       display/Madd_disp_count_add0000_cy<18>
                                                       display/Madd_disp_count_add0000_cy<19>
    SLICE_X45Y86.CIN     net (fanout=1)        0.000   display/Madd_disp_count_add0000_cy<19>
    SLICE_X45Y86.COUT    Tbyp                  0.118   display/disp_count_add0000<20>
                                                       display/Madd_disp_count_add0000_cy<20>
                                                       display/Madd_disp_count_add0000_cy<21>
    SLICE_X45Y87.CIN     net (fanout=1)        0.000   display/Madd_disp_count_add0000_cy<21>
    SLICE_X45Y87.COUT    Tbyp                  0.118   display/disp_count_add0000<22>
                                                       display/Madd_disp_count_add0000_cy<22>
                                                       display/Madd_disp_count_add0000_cy<23>
    SLICE_X45Y88.CIN     net (fanout=1)        0.000   display/Madd_disp_count_add0000_cy<23>
    SLICE_X45Y88.COUT    Tbyp                  0.118   display/disp_count_add0000<24>
                                                       display/Madd_disp_count_add0000_cy<24>
                                                       display/Madd_disp_count_add0000_cy<25>
    SLICE_X45Y89.CIN     net (fanout=1)        0.000   display/Madd_disp_count_add0000_cy<25>
    SLICE_X45Y89.Y       Tciny                 0.869   display/disp_count_add0000<26>
                                                       display/Madd_disp_count_add0000_cy<26>
                                                       display/Madd_disp_count_add0000_xor<27>
    SLICE_X47Y82.G2      net (fanout=1)        1.197   display/disp_count_add0000<27>
    SLICE_X47Y82.COUT    Topcyg                1.001   display/disp_count_cmp_eq0000_wg_cy<3>
                                                       display/disp_count_cmp_eq0000_wg_lut<3>
                                                       display/disp_count_cmp_eq0000_wg_cy<3>
    SLICE_X47Y83.CIN     net (fanout=1)        0.000   display/disp_count_cmp_eq0000_wg_cy<3>
    SLICE_X47Y83.COUT    Tbyp                  0.118   display/disp_count_cmp_eq0000_wg_cy<5>
                                                       display/disp_count_cmp_eq0000_wg_cy<4>
                                                       display/disp_count_cmp_eq0000_wg_cy<5>
    SLICE_X47Y84.CIN     net (fanout=1)        0.000   display/disp_count_cmp_eq0000_wg_cy<5>
    SLICE_X47Y84.COUT    Tbyp                  0.118   display/disp_count_cmp_eq0000
                                                       display/disp_count_cmp_eq0000_wg_cy<6>
                                                       display/disp_count_cmp_eq0000_wg_cy<7>
    SLICE_X34Y79.F4      net (fanout=33)       1.887   display/disp_count_cmp_eq0000
    SLICE_X34Y79.XB      Topxb                 1.344   display/disp_count_and0000
                                                       display/disp_count_and0000_wg_lut<8>
                                                       display/disp_count_and0000_wg_cy<8>
    SLICE_X37Y75.SR      net (fanout=16)       1.887   display/disp_count_and0000
    SLICE_X37Y75.CLK     Tsrck                 0.910   display/disp_count<18>
                                                       display/disp_count_18
    -------------------------------------------------  ---------------------------
    Total                                     13.084ns (7.411ns logic, 5.673ns route)
                                                       (56.6% logic, 43.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point display/clk_count_2 (SLICE_X43Y77.F3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.599ns (requirement - (clock path skew + uncertainty - data path))
  Source:               display/clk_count_2 (FF)
  Destination:          display/clk_count_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.599ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: display/clk_count_2 to display/clk_count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y77.XQ      Tcko                  0.473   display/clk_count<2>
                                                       display/clk_count_2
    SLICE_X43Y77.F3      net (fanout=2)        0.325   display/clk_count<2>
    SLICE_X43Y77.CLK     Tckf        (-Th)    -0.801   display/clk_count<2>
                                                       display/clk_count<2>_rt.1
                                                       display/Mcount_clk_count_xor<2>
                                                       display/clk_count_2
    -------------------------------------------------  ---------------------------
    Total                                      1.599ns (1.274ns logic, 0.325ns route)
                                                       (79.7% logic, 20.3% route)

--------------------------------------------------------------------------------

Paths for end point display/disp_count_2 (SLICE_X37Y67.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.607ns (requirement - (clock path skew + uncertainty - data path))
  Source:               display/disp_count_2 (FF)
  Destination:          display/disp_count_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.607ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: display/disp_count_2 to display/disp_count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y67.XQ      Tcko                  0.473   display/disp_count<2>
                                                       display/disp_count_2
    SLICE_X37Y67.F4      net (fanout=3)        0.333   display/disp_count<2>
    SLICE_X37Y67.CLK     Tckf        (-Th)    -0.801   display/disp_count<2>
                                                       display/disp_count<2>_rt.1
                                                       display/Mcount_disp_count_xor<2>
                                                       display/disp_count_2
    -------------------------------------------------  ---------------------------
    Total                                      1.607ns (1.274ns logic, 0.333ns route)
                                                       (79.3% logic, 20.7% route)

--------------------------------------------------------------------------------

Paths for end point display/clk_count_14 (SLICE_X43Y83.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.618ns (requirement - (clock path skew + uncertainty - data path))
  Source:               display/clk_count_14 (FF)
  Destination:          display/clk_count_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.618ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: display/clk_count_14 to display/clk_count_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y83.XQ      Tcko                  0.473   display/clk_count<14>
                                                       display/clk_count_14
    SLICE_X43Y83.F4      net (fanout=2)        0.344   display/clk_count<14>
    SLICE_X43Y83.CLK     Tckf        (-Th)    -0.801   display/clk_count<14>
                                                       display/clk_count<14>_rt.1
                                                       display/Mcount_clk_count_xor<14>
                                                       display/clk_count_14
    -------------------------------------------------  ---------------------------
    Total                                      1.618ns (1.274ns logic, 0.344ns route)
                                                       (78.7% logic, 21.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: clkr/clk_count_01/SR
  Logical resource: clkr/clk_count_0/SR
  Location pin: SLICE_X36Y9.SR
  Clock network: rst_IBUF
--------------------------------------------------------------------------------
Slack: 16.808ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: clkr/clk_count_01/SR
  Logical resource: clkr/clk_count_0/SR
  Location pin: SLICE_X36Y9.SR
  Clock network: rst_IBUF
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: clkr/clk_count_01/CLK
  Logical resource: clkr/clk_count_0/CK
  Location pin: SLICE_X36Y9.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clkr_clk_count_01 = PERIOD TIMEGRP "clkr/clk_count_01" 40 
ns HIGH 50%;

 338984954676758 paths analyzed, 8210 endpoints analyzed, 19 failing endpoints
 19 timing errors detected. (19 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  41.657ns.
--------------------------------------------------------------------------------

Paths for end point OZ4/DS/e0_r_29 (SLICE_X44Y69.F3), 33368132834451 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.657ns (requirement - (data path - clock path skew + uncertainty))
  Source:               OZ4/DS/e1_r_16 (FF)
  Destination:          OZ4/DS/e0_r_29 (FF)
  Requirement:          40.000ns
  Data Path Delay:      41.657ns (Levels of Logic = 30)
  Clock Path Skew:      0.000ns
  Source Clock:         clkr/clk_count<0> falling at 20.000ns
  Destination Clock:    clkr/clk_count<0> falling at 60.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: OZ4/DS/e1_r_16 to OZ4/DS/e0_r_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y54.XQ      Tcko                  0.592   OZ4/DS/e1_r<16>
                                                       OZ4/DS/e1_r_16
    SLICE_X49Y55.F4      net (fanout=14)       0.471   OZ4/DS/e1_r<16>
    SLICE_X49Y55.Y       Topy                  1.641   OZ4/arith/fpmul/B_addsub0000<0>
                                                       OZ4/DS/e1_r<16>_rt
                                                       OZ4/arith/fpmul/Madd_B_addsub0000_cy<0>
                                                       OZ4/arith/fpmul/Madd_B_addsub0000_xor<1>
    SLICE_X42Y62.G3      net (fanout=5)        0.937   OZ4/arith/fpmul/B_addsub0000<1>
    SLICE_X42Y62.Y       Tilo                  0.759   OZ4/arith/fpmul/shiftArray<1><5>
                                                       OZ4/arith/fpmul/B<1>1
    SLICE_X45Y58.G4      net (fanout=14)       0.727   OZ4/arith/fpmul/B<1>
    SLICE_X45Y58.Y       Tilo                  0.704   OZ4/arith/fpmul/A<6>1
                                                       OZ4/arith/fpmul/shiftArray_1_mux0000<7>1
    SLICE_X44Y63.F2      net (fanout=2)        0.325   OZ4/arith/fpmul/shiftArray<1><7>
    SLICE_X44Y63.X       Tilo                  0.759   OZ4/arith/fpmul/Madd_resultRaw_addsub0001C6
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0001C61
    SLICE_X48Y62.F2      net (fanout=1)        0.655   OZ4/arith/fpmul/Madd_resultRaw_addsub0001C6
    SLICE_X48Y62.COUT    Topcyf                1.162   OZ4/arith/fpmul/resultRaw_addsub0001<8>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0001_Madd_lut<8>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0001_Madd_cy<8>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0001_Madd_cy<9>
    SLICE_X48Y63.CIN     net (fanout=1)        0.000   OZ4/arith/fpmul/Madd_resultRaw_addsub0001_Madd_cy<9>
    SLICE_X48Y63.Y       Tciny                 0.883   OZ4/arith/fpmul/resultRaw_addsub0001<10>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0001_Madd_cy<10>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0001_Madd_xor<11>
    SLICE_X54Y65.F4      net (fanout=3)        0.655   OZ4/arith/fpmul/resultRaw_addsub0001<11>
    SLICE_X54Y65.X       Tilo                  0.759   OZ4/arith/fpmul/Madd_resultRaw_addsub0003C8
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0003C81
    SLICE_X50Y68.BX      net (fanout=1)        0.944   OZ4/arith/fpmul/Madd_resultRaw_addsub0003C8
    SLICE_X50Y68.Y       Tbxy                  1.676   OZ4/arith/fpmul/resultRaw_addsub0003<12>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0003_Madd_cy<12>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0003_Madd_xor<13>
    SLICE_X50Y77.G3      net (fanout=3)        0.565   OZ4/arith/fpmul/resultRaw_addsub0003<13>
    SLICE_X50Y77.Y       Tilo                  0.759   N1613
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0005C81
    SLICE_X51Y69.BX      net (fanout=1)        0.620   OZ4/arith/fpmul/Madd_resultRaw_addsub0005C8
    SLICE_X51Y69.Y       Tbxy                  1.574   OZ4/arith/fpmul/resultRaw_addsub0005<14>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0005_Madd_cy<14>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0005_Madd_xor<15>
    SLICE_X52Y79.F4      net (fanout=3)        0.844   OZ4/arith/fpmul/resultRaw_addsub0005<15>
    SLICE_X52Y79.X       Tilo                  0.759   OZ4/arith/fpmul/Madd_resultRaw_addsub0007C8
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0007C81
    SLICE_X52Y70.BX      net (fanout=1)        0.624   OZ4/arith/fpmul/Madd_resultRaw_addsub0007C8
    SLICE_X52Y70.Y       Tbxy                  1.676   OZ4/arith/fpmul/resultRaw_addsub0007<16>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0007_Madd_cy<16>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0007_Madd_xor<17>
    SLICE_X55Y76.F3      net (fanout=3)        0.644   OZ4/arith/fpmul/resultRaw_addsub0007<17>
    SLICE_X55Y76.X       Tilo                  0.704   OZ4/arith/fpmul/Madd_resultRaw_addsub0009C8
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0009C81
    SLICE_X55Y71.BX      net (fanout=1)        0.897   OZ4/arith/fpmul/Madd_resultRaw_addsub0009C8
    SLICE_X55Y71.Y       Tbxy                  1.574   OZ4/arith/fpmul/resultRaw_addsub0009<18>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0009_Madd_cy<18>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0009_Madd_xor<19>
    SLICE_X54Y75.G1      net (fanout=3)        0.382   OZ4/arith/fpmul/resultRaw_addsub0009<19>
    SLICE_X54Y75.Y       Tilo                  0.759   OZ4/arith/fpmul/shiftArray<12><20>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0011C81
    SLICE_X53Y71.BX      net (fanout=1)        0.652   OZ4/arith/fpmul/Madd_resultRaw_addsub0011C8
    SLICE_X53Y71.Y       Tbxy                  1.574   OZ4/arith/fpmul/resultRaw_addsub0011<20>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0011_Madd_cy<20>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0011_Madd_xor<21>
    SLICE_X48Y75.G1      net (fanout=3)        0.676   OZ4/arith/fpmul/resultRaw_addsub0011<21>
    SLICE_X48Y75.Y       Tilo                  0.759   OZ4/arith/fpmul/shiftArray<14><22>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0013C81
    SLICE_X49Y67.BX      net (fanout=1)        0.620   OZ4/arith/fpmul/Madd_resultRaw_addsub0013C8
    SLICE_X49Y67.COUT    Tbxcy                 1.095   OZ4/arith/fpmul/resultRaw_addsub0013<22>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0013_Madd_cy<22>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0013_Madd_cy<23>
    SLICE_X49Y68.CIN     net (fanout=1)        0.000   OZ4/arith/fpmul/Madd_resultRaw_addsub0013_Madd_cy<23>
    SLICE_X49Y68.Y       Tciny                 0.869   OZ4/arith/fpmul/resultRaw_addsub0013<24>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0013_Madd_cy<24>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0013_Madd_xor<25>
    SLICE_X47Y64.F2      net (fanout=1)        0.632   OZ4/arith/fpmul/resultRaw_addsub0013<25>
    SLICE_X47Y64.COUT    Topcyf                1.162   OZ4/arith/fpmul/resultRaw<25>
                                                       OZ4/arith/fpmul/Madd_resultRaw_lut<25>
                                                       OZ4/arith/fpmul/Madd_resultRaw_cy<25>
                                                       OZ4/arith/fpmul/Madd_resultRaw_cy<26>
    SLICE_X47Y65.CIN     net (fanout=1)        0.000   OZ4/arith/fpmul/Madd_resultRaw_cy<26>
    SLICE_X47Y65.Y       Tciny                 0.869   OZ4/arith/fpmul/resultRaw<27>
                                                       OZ4/arith/fpmul/Madd_resultRaw_cy<27>
                                                       OZ4/arith/fpmul/Madd_resultRaw_xor<28>
    SLICE_X44Y68.G3      net (fanout=15)       0.715   OZ4/arith/fpmul/resultRaw<28>
    SLICE_X44Y68.Y       Tilo                  0.759   N1738
                                                       OZ4/arith/fpmul/Madd_resultSigned_not0000<2>1_SW0
    SLICE_X46Y63.F1      net (fanout=1)        0.661   N1714
    SLICE_X46Y63.COUT    Topcyf                1.162   OZ4/arith/fpmul/resultSigned_addsub0000<2>
                                                       OZ4/arith/fpmul/Madd_resultSigned_not0000<2>1
                                                       OZ4/arith/fpmul/Madd_resultSigned_addsub0000_cy<2>
                                                       OZ4/arith/fpmul/Madd_resultSigned_addsub0000_cy<3>
    SLICE_X46Y64.CIN     net (fanout=1)        0.000   OZ4/arith/fpmul/Madd_resultSigned_addsub0000_cy<3>
    SLICE_X46Y64.COUT    Tbyp                  0.130   OZ4/arith/fpmul/resultSigned_addsub0000<4>
                                                       OZ4/arith/fpmul/Madd_resultSigned_addsub0000_cy<4>
                                                       OZ4/arith/fpmul/Madd_resultSigned_addsub0000_cy<5>
    SLICE_X46Y65.CIN     net (fanout=1)        0.000   OZ4/arith/fpmul/Madd_resultSigned_addsub0000_cy<5>
    SLICE_X46Y65.COUT    Tbyp                  0.130   OZ4/arith/fpmul/resultSigned_addsub0000<6>
                                                       OZ4/arith/fpmul/Madd_resultSigned_addsub0000_cy<6>
                                                       OZ4/arith/fpmul/Madd_resultSigned_addsub0000_cy<7>
    SLICE_X46Y66.CIN     net (fanout=1)        0.000   OZ4/arith/fpmul/Madd_resultSigned_addsub0000_cy<7>
    SLICE_X46Y66.COUT    Tbyp                  0.130   OZ4/arith/fpmul/resultSigned_addsub0000<8>
                                                       OZ4/arith/fpmul/Madd_resultSigned_addsub0000_cy<8>
                                                       OZ4/arith/fpmul/Madd_resultSigned_addsub0000_cy<9>
    SLICE_X46Y67.CIN     net (fanout=1)        0.000   OZ4/arith/fpmul/Madd_resultSigned_addsub0000_cy<9>
    SLICE_X46Y67.COUT    Tbyp                  0.130   OZ4/arith/fpmul/resultSigned_addsub0000<10>
                                                       OZ4/arith/fpmul/Madd_resultSigned_addsub0000_cy<10>
                                                       OZ4/arith/fpmul/Madd_resultSigned_addsub0000_cy<11>
    SLICE_X46Y68.CIN     net (fanout=1)        0.000   OZ4/arith/fpmul/Madd_resultSigned_addsub0000_cy<11>
    SLICE_X46Y68.Y       Tciny                 0.883   OZ4/arith/fpmul/resultSigned_addsub0000<12>
                                                       OZ4/arith/fpmul/Madd_resultSigned_addsub0000_cy<12>
                                                       OZ4/arith/fpmul/Madd_resultSigned_addsub0000_xor<13>
    SLICE_X44Y69.G3      net (fanout=1)        0.345   OZ4/arith/fpmul/resultSigned_addsub0000<13>
    SLICE_X44Y69.Y       Tilo                  0.759   OZ4/DS/e0_r<29>
                                                       OZ4/DS/e0_next<29>30
    SLICE_X44Y69.F3      net (fanout=1)        0.023   OZ4/DS/e0_next<29>30/O
    SLICE_X44Y69.CLK     Tfck                  0.892   OZ4/DS/e0_r<29>
                                                       OZ4/DS/e0_next<29>306
                                                       OZ4/DS/e0_r_29
    -------------------------------------------------  ---------------------------
    Total                                     41.657ns (28.043ns logic, 13.614ns route)
                                                       (67.3% logic, 32.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.653ns (requirement - (data path - clock path skew + uncertainty))
  Source:               OZ4/DS/e1_r_17 (FF)
  Destination:          OZ4/DS/e0_r_29 (FF)
  Requirement:          40.000ns
  Data Path Delay:      41.653ns (Levels of Logic = 32)
  Clock Path Skew:      0.000ns
  Source Clock:         clkr/clk_count<0> falling at 20.000ns
  Destination Clock:    clkr/clk_count<0> falling at 60.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: OZ4/DS/e1_r_17 to OZ4/DS/e0_r_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y54.XQ      Tcko                  0.591   OZ4/DS/e1_r<17>
                                                       OZ4/DS/e1_r_17
    SLICE_X49Y55.G4      net (fanout=16)       0.695   OZ4/DS/e1_r<17>
    SLICE_X49Y55.COUT    Topcyg                1.001   OZ4/arith/fpmul/B_addsub0000<0>
                                                       OZ4/arith/fpmul/Madd_B_not0000<1>1_INV_0
                                                       OZ4/arith/fpmul/Madd_B_addsub0000_cy<1>
    SLICE_X49Y56.CIN     net (fanout=1)        0.000   OZ4/arith/fpmul/Madd_B_addsub0000_cy<1>
    SLICE_X49Y56.X       Tcinx                 0.462   OZ4/arith/fpmul/B_addsub0000<2>
                                                       OZ4/arith/fpmul/Madd_B_addsub0000_xor<2>
    SLICE_X44Y66.G4      net (fanout=4)        0.916   OZ4/arith/fpmul/B_addsub0000<2>
    SLICE_X44Y66.Y       Tilo                  0.759   OZ4/arith/fpmul/shiftArray<2><15>
                                                       OZ4/arith/fpmul/B<2>1
    SLICE_X46Y59.G1      net (fanout=13)       1.026   OZ4/arith/fpmul/B<2>
    SLICE_X46Y59.Y       Tilo                  0.759   OZ4/arith/fpmul/Madd_resultRaw_addsub0001C5
                                                       OZ4/arith/fpmul/shiftArray_2_mux0000<6>1
    SLICE_X46Y59.F3      net (fanout=2)        0.044   OZ4/arith/fpmul/shiftArray<2><6>
    SLICE_X46Y59.X       Tilo                  0.759   OZ4/arith/fpmul/Madd_resultRaw_addsub0001C5
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0001C51
    SLICE_X48Y61.G2      net (fanout=1)        0.434   OZ4/arith/fpmul/Madd_resultRaw_addsub0001C5
    SLICE_X48Y61.COUT    Topcyg                1.131   OZ4/arith/fpmul/resultRaw_addsub0001<6>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0001_Madd_lut<7>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0001_Madd_cy<7>
    SLICE_X48Y62.CIN     net (fanout=1)        0.000   OZ4/arith/fpmul/Madd_resultRaw_addsub0001_Madd_cy<7>
    SLICE_X48Y62.Y       Tciny                 0.883   OZ4/arith/fpmul/resultRaw_addsub0001<8>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0001_Madd_cy<8>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0001_Madd_xor<9>
    SLICE_X48Y68.G3      net (fanout=3)        0.525   OZ4/arith/fpmul/resultRaw_addsub0001<9>
    SLICE_X48Y68.Y       Tilo                  0.759   OZ4/arith/fpmul/shiftArray<14><19>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0003C61
    SLICE_X50Y67.BX      net (fanout=1)        0.651   OZ4/arith/fpmul/Madd_resultRaw_addsub0003C6
    SLICE_X50Y67.Y       Tbxy                  1.676   OZ4/arith/fpmul/resultRaw_addsub0003<10>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0003_Madd_cy<10>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0003_Madd_xor<11>
    SLICE_X50Y58.F2      net (fanout=3)        0.620   OZ4/arith/fpmul/resultRaw_addsub0003<11>
    SLICE_X50Y58.X       Tilo                  0.759   OZ4/arith/fpmul/Madd_resultRaw_addsub0005C6
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0005C61
    SLICE_X51Y68.BX      net (fanout=1)        0.749   OZ4/arith/fpmul/Madd_resultRaw_addsub0005C6
    SLICE_X51Y68.COUT    Tbxcy                 1.095   OZ4/arith/fpmul/resultRaw_addsub0005<12>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0005_Madd_cy<12>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0005_Madd_cy<13>
    SLICE_X51Y69.CIN     net (fanout=1)        0.000   OZ4/arith/fpmul/Madd_resultRaw_addsub0005_Madd_cy<13>
    SLICE_X51Y69.Y       Tciny                 0.869   OZ4/arith/fpmul/resultRaw_addsub0005<14>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0005_Madd_cy<14>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0005_Madd_xor<15>
    SLICE_X52Y79.F4      net (fanout=3)        0.844   OZ4/arith/fpmul/resultRaw_addsub0005<15>
    SLICE_X52Y79.X       Tilo                  0.759   OZ4/arith/fpmul/Madd_resultRaw_addsub0007C8
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0007C81
    SLICE_X52Y70.BX      net (fanout=1)        0.624   OZ4/arith/fpmul/Madd_resultRaw_addsub0007C8
    SLICE_X52Y70.Y       Tbxy                  1.676   OZ4/arith/fpmul/resultRaw_addsub0007<16>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0007_Madd_cy<16>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0007_Madd_xor<17>
    SLICE_X55Y76.F3      net (fanout=3)        0.644   OZ4/arith/fpmul/resultRaw_addsub0007<17>
    SLICE_X55Y76.X       Tilo                  0.704   OZ4/arith/fpmul/Madd_resultRaw_addsub0009C8
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0009C81
    SLICE_X55Y71.BX      net (fanout=1)        0.897   OZ4/arith/fpmul/Madd_resultRaw_addsub0009C8
    SLICE_X55Y71.Y       Tbxy                  1.574   OZ4/arith/fpmul/resultRaw_addsub0009<18>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0009_Madd_cy<18>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0009_Madd_xor<19>
    SLICE_X54Y75.G1      net (fanout=3)        0.382   OZ4/arith/fpmul/resultRaw_addsub0009<19>
    SLICE_X54Y75.Y       Tilo                  0.759   OZ4/arith/fpmul/shiftArray<12><20>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0011C81
    SLICE_X53Y71.BX      net (fanout=1)        0.652   OZ4/arith/fpmul/Madd_resultRaw_addsub0011C8
    SLICE_X53Y71.Y       Tbxy                  1.574   OZ4/arith/fpmul/resultRaw_addsub0011<20>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0011_Madd_cy<20>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0011_Madd_xor<21>
    SLICE_X48Y75.G1      net (fanout=3)        0.676   OZ4/arith/fpmul/resultRaw_addsub0011<21>
    SLICE_X48Y75.Y       Tilo                  0.759   OZ4/arith/fpmul/shiftArray<14><22>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0013C81
    SLICE_X49Y67.BX      net (fanout=1)        0.620   OZ4/arith/fpmul/Madd_resultRaw_addsub0013C8
    SLICE_X49Y67.COUT    Tbxcy                 1.095   OZ4/arith/fpmul/resultRaw_addsub0013<22>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0013_Madd_cy<22>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0013_Madd_cy<23>
    SLICE_X49Y68.CIN     net (fanout=1)        0.000   OZ4/arith/fpmul/Madd_resultRaw_addsub0013_Madd_cy<23>
    SLICE_X49Y68.Y       Tciny                 0.869   OZ4/arith/fpmul/resultRaw_addsub0013<24>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0013_Madd_cy<24>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0013_Madd_xor<25>
    SLICE_X47Y64.F2      net (fanout=1)        0.632   OZ4/arith/fpmul/resultRaw_addsub0013<25>
    SLICE_X47Y64.COUT    Topcyf                1.162   OZ4/arith/fpmul/resultRaw<25>
                                                       OZ4/arith/fpmul/Madd_resultRaw_lut<25>
                                                       OZ4/arith/fpmul/Madd_resultRaw_cy<25>
                                                       OZ4/arith/fpmul/Madd_resultRaw_cy<26>
    SLICE_X47Y65.CIN     net (fanout=1)        0.000   OZ4/arith/fpmul/Madd_resultRaw_cy<26>
    SLICE_X47Y65.Y       Tciny                 0.869   OZ4/arith/fpmul/resultRaw<27>
                                                       OZ4/arith/fpmul/Madd_resultRaw_cy<27>
                                                       OZ4/arith/fpmul/Madd_resultRaw_xor<28>
    SLICE_X44Y68.G3      net (fanout=15)       0.715   OZ4/arith/fpmul/resultRaw<28>
    SLICE_X44Y68.Y       Tilo                  0.759   N1738
                                                       OZ4/arith/fpmul/Madd_resultSigned_not0000<2>1_SW0
    SLICE_X46Y63.F1      net (fanout=1)        0.661   N1714
    SLICE_X46Y63.COUT    Topcyf                1.162   OZ4/arith/fpmul/resultSigned_addsub0000<2>
                                                       OZ4/arith/fpmul/Madd_resultSigned_not0000<2>1
                                                       OZ4/arith/fpmul/Madd_resultSigned_addsub0000_cy<2>
                                                       OZ4/arith/fpmul/Madd_resultSigned_addsub0000_cy<3>
    SLICE_X46Y64.CIN     net (fanout=1)        0.000   OZ4/arith/fpmul/Madd_resultSigned_addsub0000_cy<3>
    SLICE_X46Y64.COUT    Tbyp                  0.130   OZ4/arith/fpmul/resultSigned_addsub0000<4>
                                                       OZ4/arith/fpmul/Madd_resultSigned_addsub0000_cy<4>
                                                       OZ4/arith/fpmul/Madd_resultSigned_addsub0000_cy<5>
    SLICE_X46Y65.CIN     net (fanout=1)        0.000   OZ4/arith/fpmul/Madd_resultSigned_addsub0000_cy<5>
    SLICE_X46Y65.COUT    Tbyp                  0.130   OZ4/arith/fpmul/resultSigned_addsub0000<6>
                                                       OZ4/arith/fpmul/Madd_resultSigned_addsub0000_cy<6>
                                                       OZ4/arith/fpmul/Madd_resultSigned_addsub0000_cy<7>
    SLICE_X46Y66.CIN     net (fanout=1)        0.000   OZ4/arith/fpmul/Madd_resultSigned_addsub0000_cy<7>
    SLICE_X46Y66.COUT    Tbyp                  0.130   OZ4/arith/fpmul/resultSigned_addsub0000<8>
                                                       OZ4/arith/fpmul/Madd_resultSigned_addsub0000_cy<8>
                                                       OZ4/arith/fpmul/Madd_resultSigned_addsub0000_cy<9>
    SLICE_X46Y67.CIN     net (fanout=1)        0.000   OZ4/arith/fpmul/Madd_resultSigned_addsub0000_cy<9>
    SLICE_X46Y67.COUT    Tbyp                  0.130   OZ4/arith/fpmul/resultSigned_addsub0000<10>
                                                       OZ4/arith/fpmul/Madd_resultSigned_addsub0000_cy<10>
                                                       OZ4/arith/fpmul/Madd_resultSigned_addsub0000_cy<11>
    SLICE_X46Y68.CIN     net (fanout=1)        0.000   OZ4/arith/fpmul/Madd_resultSigned_addsub0000_cy<11>
    SLICE_X46Y68.Y       Tciny                 0.883   OZ4/arith/fpmul/resultSigned_addsub0000<12>
                                                       OZ4/arith/fpmul/Madd_resultSigned_addsub0000_cy<12>
                                                       OZ4/arith/fpmul/Madd_resultSigned_addsub0000_xor<13>
    SLICE_X44Y69.G3      net (fanout=1)        0.345   OZ4/arith/fpmul/resultSigned_addsub0000<13>
    SLICE_X44Y69.Y       Tilo                  0.759   OZ4/DS/e0_r<29>
                                                       OZ4/DS/e0_next<29>30
    SLICE_X44Y69.F3      net (fanout=1)        0.023   OZ4/DS/e0_next<29>30/O
    SLICE_X44Y69.CLK     Tfck                  0.892   OZ4/DS/e0_r<29>
                                                       OZ4/DS/e0_next<29>306
                                                       OZ4/DS/e0_r_29
    -------------------------------------------------  ---------------------------
    Total                                     41.653ns (28.278ns logic, 13.375ns route)
                                                       (67.9% logic, 32.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.632ns (requirement - (data path - clock path skew + uncertainty))
  Source:               OZ4/DS/e1_r_17 (FF)
  Destination:          OZ4/DS/e0_r_29 (FF)
  Requirement:          40.000ns
  Data Path Delay:      41.632ns (Levels of Logic = 32)
  Clock Path Skew:      0.000ns
  Source Clock:         clkr/clk_count<0> falling at 20.000ns
  Destination Clock:    clkr/clk_count<0> falling at 60.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: OZ4/DS/e1_r_17 to OZ4/DS/e0_r_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y54.XQ      Tcko                  0.591   OZ4/DS/e1_r<17>
                                                       OZ4/DS/e1_r_17
    SLICE_X49Y55.G4      net (fanout=16)       0.695   OZ4/DS/e1_r<17>
    SLICE_X49Y55.COUT    Topcyg                1.001   OZ4/arith/fpmul/B_addsub0000<0>
                                                       OZ4/arith/fpmul/Madd_B_not0000<1>1_INV_0
                                                       OZ4/arith/fpmul/Madd_B_addsub0000_cy<1>
    SLICE_X49Y56.CIN     net (fanout=1)        0.000   OZ4/arith/fpmul/Madd_B_addsub0000_cy<1>
    SLICE_X49Y56.X       Tcinx                 0.462   OZ4/arith/fpmul/B_addsub0000<2>
                                                       OZ4/arith/fpmul/Madd_B_addsub0000_xor<2>
    SLICE_X44Y66.G4      net (fanout=4)        0.916   OZ4/arith/fpmul/B_addsub0000<2>
    SLICE_X44Y66.Y       Tilo                  0.759   OZ4/arith/fpmul/shiftArray<2><15>
                                                       OZ4/arith/fpmul/B<2>1
    SLICE_X46Y59.G1      net (fanout=13)       1.026   OZ4/arith/fpmul/B<2>
    SLICE_X46Y59.Y       Tilo                  0.759   OZ4/arith/fpmul/Madd_resultRaw_addsub0001C5
                                                       OZ4/arith/fpmul/shiftArray_2_mux0000<6>1
    SLICE_X46Y59.F3      net (fanout=2)        0.044   OZ4/arith/fpmul/shiftArray<2><6>
    SLICE_X46Y59.X       Tilo                  0.759   OZ4/arith/fpmul/Madd_resultRaw_addsub0001C5
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0001C51
    SLICE_X48Y61.G2      net (fanout=1)        0.434   OZ4/arith/fpmul/Madd_resultRaw_addsub0001C5
    SLICE_X48Y61.COUT    Topcyg                1.131   OZ4/arith/fpmul/resultRaw_addsub0001<6>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0001_Madd_lut<7>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0001_Madd_cy<7>
    SLICE_X48Y62.CIN     net (fanout=1)        0.000   OZ4/arith/fpmul/Madd_resultRaw_addsub0001_Madd_cy<7>
    SLICE_X48Y62.COUT    Tbyp                  0.130   OZ4/arith/fpmul/resultRaw_addsub0001<8>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0001_Madd_cy<8>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0001_Madd_cy<9>
    SLICE_X48Y63.CIN     net (fanout=1)        0.000   OZ4/arith/fpmul/Madd_resultRaw_addsub0001_Madd_cy<9>
    SLICE_X48Y63.Y       Tciny                 0.883   OZ4/arith/fpmul/resultRaw_addsub0001<10>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0001_Madd_cy<10>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0001_Madd_xor<11>
    SLICE_X54Y65.F4      net (fanout=3)        0.655   OZ4/arith/fpmul/resultRaw_addsub0001<11>
    SLICE_X54Y65.X       Tilo                  0.759   OZ4/arith/fpmul/Madd_resultRaw_addsub0003C8
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0003C81
    SLICE_X50Y68.BX      net (fanout=1)        0.944   OZ4/arith/fpmul/Madd_resultRaw_addsub0003C8
    SLICE_X50Y68.Y       Tbxy                  1.676   OZ4/arith/fpmul/resultRaw_addsub0003<12>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0003_Madd_cy<12>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0003_Madd_xor<13>
    SLICE_X50Y77.G3      net (fanout=3)        0.565   OZ4/arith/fpmul/resultRaw_addsub0003<13>
    SLICE_X50Y77.Y       Tilo                  0.759   N1613
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0005C81
    SLICE_X51Y69.BX      net (fanout=1)        0.620   OZ4/arith/fpmul/Madd_resultRaw_addsub0005C8
    SLICE_X51Y69.Y       Tbxy                  1.574   OZ4/arith/fpmul/resultRaw_addsub0005<14>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0005_Madd_cy<14>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0005_Madd_xor<15>
    SLICE_X52Y79.F4      net (fanout=3)        0.844   OZ4/arith/fpmul/resultRaw_addsub0005<15>
    SLICE_X52Y79.X       Tilo                  0.759   OZ4/arith/fpmul/Madd_resultRaw_addsub0007C8
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0007C81
    SLICE_X52Y70.BX      net (fanout=1)        0.624   OZ4/arith/fpmul/Madd_resultRaw_addsub0007C8
    SLICE_X52Y70.Y       Tbxy                  1.676   OZ4/arith/fpmul/resultRaw_addsub0007<16>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0007_Madd_cy<16>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0007_Madd_xor<17>
    SLICE_X55Y76.F3      net (fanout=3)        0.644   OZ4/arith/fpmul/resultRaw_addsub0007<17>
    SLICE_X55Y76.X       Tilo                  0.704   OZ4/arith/fpmul/Madd_resultRaw_addsub0009C8
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0009C81
    SLICE_X55Y71.BX      net (fanout=1)        0.897   OZ4/arith/fpmul/Madd_resultRaw_addsub0009C8
    SLICE_X55Y71.Y       Tbxy                  1.574   OZ4/arith/fpmul/resultRaw_addsub0009<18>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0009_Madd_cy<18>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0009_Madd_xor<19>
    SLICE_X54Y75.G1      net (fanout=3)        0.382   OZ4/arith/fpmul/resultRaw_addsub0009<19>
    SLICE_X54Y75.Y       Tilo                  0.759   OZ4/arith/fpmul/shiftArray<12><20>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0011C81
    SLICE_X53Y71.BX      net (fanout=1)        0.652   OZ4/arith/fpmul/Madd_resultRaw_addsub0011C8
    SLICE_X53Y71.Y       Tbxy                  1.574   OZ4/arith/fpmul/resultRaw_addsub0011<20>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0011_Madd_cy<20>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0011_Madd_xor<21>
    SLICE_X48Y75.G1      net (fanout=3)        0.676   OZ4/arith/fpmul/resultRaw_addsub0011<21>
    SLICE_X48Y75.Y       Tilo                  0.759   OZ4/arith/fpmul/shiftArray<14><22>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0013C81
    SLICE_X49Y67.BX      net (fanout=1)        0.620   OZ4/arith/fpmul/Madd_resultRaw_addsub0013C8
    SLICE_X49Y67.COUT    Tbxcy                 1.095   OZ4/arith/fpmul/resultRaw_addsub0013<22>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0013_Madd_cy<22>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0013_Madd_cy<23>
    SLICE_X49Y68.CIN     net (fanout=1)        0.000   OZ4/arith/fpmul/Madd_resultRaw_addsub0013_Madd_cy<23>
    SLICE_X49Y68.Y       Tciny                 0.869   OZ4/arith/fpmul/resultRaw_addsub0013<24>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0013_Madd_cy<24>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0013_Madd_xor<25>
    SLICE_X47Y64.F2      net (fanout=1)        0.632   OZ4/arith/fpmul/resultRaw_addsub0013<25>
    SLICE_X47Y64.COUT    Topcyf                1.162   OZ4/arith/fpmul/resultRaw<25>
                                                       OZ4/arith/fpmul/Madd_resultRaw_lut<25>
                                                       OZ4/arith/fpmul/Madd_resultRaw_cy<25>
                                                       OZ4/arith/fpmul/Madd_resultRaw_cy<26>
    SLICE_X47Y65.CIN     net (fanout=1)        0.000   OZ4/arith/fpmul/Madd_resultRaw_cy<26>
    SLICE_X47Y65.Y       Tciny                 0.869   OZ4/arith/fpmul/resultRaw<27>
                                                       OZ4/arith/fpmul/Madd_resultRaw_cy<27>
                                                       OZ4/arith/fpmul/Madd_resultRaw_xor<28>
    SLICE_X44Y68.G3      net (fanout=15)       0.715   OZ4/arith/fpmul/resultRaw<28>
    SLICE_X44Y68.Y       Tilo                  0.759   N1738
                                                       OZ4/arith/fpmul/Madd_resultSigned_not0000<2>1_SW0
    SLICE_X46Y63.F1      net (fanout=1)        0.661   N1714
    SLICE_X46Y63.COUT    Topcyf                1.162   OZ4/arith/fpmul/resultSigned_addsub0000<2>
                                                       OZ4/arith/fpmul/Madd_resultSigned_not0000<2>1
                                                       OZ4/arith/fpmul/Madd_resultSigned_addsub0000_cy<2>
                                                       OZ4/arith/fpmul/Madd_resultSigned_addsub0000_cy<3>
    SLICE_X46Y64.CIN     net (fanout=1)        0.000   OZ4/arith/fpmul/Madd_resultSigned_addsub0000_cy<3>
    SLICE_X46Y64.COUT    Tbyp                  0.130   OZ4/arith/fpmul/resultSigned_addsub0000<4>
                                                       OZ4/arith/fpmul/Madd_resultSigned_addsub0000_cy<4>
                                                       OZ4/arith/fpmul/Madd_resultSigned_addsub0000_cy<5>
    SLICE_X46Y65.CIN     net (fanout=1)        0.000   OZ4/arith/fpmul/Madd_resultSigned_addsub0000_cy<5>
    SLICE_X46Y65.COUT    Tbyp                  0.130   OZ4/arith/fpmul/resultSigned_addsub0000<6>
                                                       OZ4/arith/fpmul/Madd_resultSigned_addsub0000_cy<6>
                                                       OZ4/arith/fpmul/Madd_resultSigned_addsub0000_cy<7>
    SLICE_X46Y66.CIN     net (fanout=1)        0.000   OZ4/arith/fpmul/Madd_resultSigned_addsub0000_cy<7>
    SLICE_X46Y66.COUT    Tbyp                  0.130   OZ4/arith/fpmul/resultSigned_addsub0000<8>
                                                       OZ4/arith/fpmul/Madd_resultSigned_addsub0000_cy<8>
                                                       OZ4/arith/fpmul/Madd_resultSigned_addsub0000_cy<9>
    SLICE_X46Y67.CIN     net (fanout=1)        0.000   OZ4/arith/fpmul/Madd_resultSigned_addsub0000_cy<9>
    SLICE_X46Y67.COUT    Tbyp                  0.130   OZ4/arith/fpmul/resultSigned_addsub0000<10>
                                                       OZ4/arith/fpmul/Madd_resultSigned_addsub0000_cy<10>
                                                       OZ4/arith/fpmul/Madd_resultSigned_addsub0000_cy<11>
    SLICE_X46Y68.CIN     net (fanout=1)        0.000   OZ4/arith/fpmul/Madd_resultSigned_addsub0000_cy<11>
    SLICE_X46Y68.Y       Tciny                 0.883   OZ4/arith/fpmul/resultSigned_addsub0000<12>
                                                       OZ4/arith/fpmul/Madd_resultSigned_addsub0000_cy<12>
                                                       OZ4/arith/fpmul/Madd_resultSigned_addsub0000_xor<13>
    SLICE_X44Y69.G3      net (fanout=1)        0.345   OZ4/arith/fpmul/resultSigned_addsub0000<13>
    SLICE_X44Y69.Y       Tilo                  0.759   OZ4/DS/e0_r<29>
                                                       OZ4/DS/e0_next<29>30
    SLICE_X44Y69.F3      net (fanout=1)        0.023   OZ4/DS/e0_next<29>30/O
    SLICE_X44Y69.CLK     Tfck                  0.892   OZ4/DS/e0_r<29>
                                                       OZ4/DS/e0_next<29>306
                                                       OZ4/DS/e0_r_29
    -------------------------------------------------  ---------------------------
    Total                                     41.632ns (28.018ns logic, 13.614ns route)
                                                       (67.3% logic, 32.7% route)

--------------------------------------------------------------------------------

Paths for end point OZ4/DS/e0_r_25 (SLICE_X43Y63.F4), 24231930400286 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.532ns (requirement - (data path - clock path skew + uncertainty))
  Source:               OZ4/DS/e1_r_16 (FF)
  Destination:          OZ4/DS/e0_r_25 (FF)
  Requirement:          40.000ns
  Data Path Delay:      41.532ns (Levels of Logic = 28)
  Clock Path Skew:      0.000ns
  Source Clock:         clkr/clk_count<0> falling at 20.000ns
  Destination Clock:    clkr/clk_count<0> falling at 60.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: OZ4/DS/e1_r_16 to OZ4/DS/e0_r_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y54.XQ      Tcko                  0.592   OZ4/DS/e1_r<16>
                                                       OZ4/DS/e1_r_16
    SLICE_X49Y55.F4      net (fanout=14)       0.471   OZ4/DS/e1_r<16>
    SLICE_X49Y55.Y       Topy                  1.641   OZ4/arith/fpmul/B_addsub0000<0>
                                                       OZ4/DS/e1_r<16>_rt
                                                       OZ4/arith/fpmul/Madd_B_addsub0000_cy<0>
                                                       OZ4/arith/fpmul/Madd_B_addsub0000_xor<1>
    SLICE_X42Y62.G3      net (fanout=5)        0.937   OZ4/arith/fpmul/B_addsub0000<1>
    SLICE_X42Y62.Y       Tilo                  0.759   OZ4/arith/fpmul/shiftArray<1><5>
                                                       OZ4/arith/fpmul/B<1>1
    SLICE_X45Y58.G4      net (fanout=14)       0.727   OZ4/arith/fpmul/B<1>
    SLICE_X45Y58.Y       Tilo                  0.704   OZ4/arith/fpmul/A<6>1
                                                       OZ4/arith/fpmul/shiftArray_1_mux0000<7>1
    SLICE_X44Y63.F2      net (fanout=2)        0.325   OZ4/arith/fpmul/shiftArray<1><7>
    SLICE_X44Y63.X       Tilo                  0.759   OZ4/arith/fpmul/Madd_resultRaw_addsub0001C6
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0001C61
    SLICE_X48Y62.F2      net (fanout=1)        0.655   OZ4/arith/fpmul/Madd_resultRaw_addsub0001C6
    SLICE_X48Y62.COUT    Topcyf                1.162   OZ4/arith/fpmul/resultRaw_addsub0001<8>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0001_Madd_lut<8>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0001_Madd_cy<8>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0001_Madd_cy<9>
    SLICE_X48Y63.CIN     net (fanout=1)        0.000   OZ4/arith/fpmul/Madd_resultRaw_addsub0001_Madd_cy<9>
    SLICE_X48Y63.Y       Tciny                 0.883   OZ4/arith/fpmul/resultRaw_addsub0001<10>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0001_Madd_cy<10>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0001_Madd_xor<11>
    SLICE_X54Y65.F4      net (fanout=3)        0.655   OZ4/arith/fpmul/resultRaw_addsub0001<11>
    SLICE_X54Y65.X       Tilo                  0.759   OZ4/arith/fpmul/Madd_resultRaw_addsub0003C8
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0003C81
    SLICE_X50Y68.BX      net (fanout=1)        0.944   OZ4/arith/fpmul/Madd_resultRaw_addsub0003C8
    SLICE_X50Y68.Y       Tbxy                  1.676   OZ4/arith/fpmul/resultRaw_addsub0003<12>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0003_Madd_cy<12>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0003_Madd_xor<13>
    SLICE_X50Y77.G3      net (fanout=3)        0.565   OZ4/arith/fpmul/resultRaw_addsub0003<13>
    SLICE_X50Y77.Y       Tilo                  0.759   N1613
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0005C81
    SLICE_X51Y69.BX      net (fanout=1)        0.620   OZ4/arith/fpmul/Madd_resultRaw_addsub0005C8
    SLICE_X51Y69.Y       Tbxy                  1.574   OZ4/arith/fpmul/resultRaw_addsub0005<14>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0005_Madd_cy<14>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0005_Madd_xor<15>
    SLICE_X52Y79.F4      net (fanout=3)        0.844   OZ4/arith/fpmul/resultRaw_addsub0005<15>
    SLICE_X52Y79.X       Tilo                  0.759   OZ4/arith/fpmul/Madd_resultRaw_addsub0007C8
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0007C81
    SLICE_X52Y70.BX      net (fanout=1)        0.624   OZ4/arith/fpmul/Madd_resultRaw_addsub0007C8
    SLICE_X52Y70.Y       Tbxy                  1.676   OZ4/arith/fpmul/resultRaw_addsub0007<16>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0007_Madd_cy<16>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0007_Madd_xor<17>
    SLICE_X55Y76.F3      net (fanout=3)        0.644   OZ4/arith/fpmul/resultRaw_addsub0007<17>
    SLICE_X55Y76.X       Tilo                  0.704   OZ4/arith/fpmul/Madd_resultRaw_addsub0009C8
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0009C81
    SLICE_X55Y71.BX      net (fanout=1)        0.897   OZ4/arith/fpmul/Madd_resultRaw_addsub0009C8
    SLICE_X55Y71.Y       Tbxy                  1.574   OZ4/arith/fpmul/resultRaw_addsub0009<18>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0009_Madd_cy<18>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0009_Madd_xor<19>
    SLICE_X54Y75.G1      net (fanout=3)        0.382   OZ4/arith/fpmul/resultRaw_addsub0009<19>
    SLICE_X54Y75.Y       Tilo                  0.759   OZ4/arith/fpmul/shiftArray<12><20>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0011C81
    SLICE_X53Y71.BX      net (fanout=1)        0.652   OZ4/arith/fpmul/Madd_resultRaw_addsub0011C8
    SLICE_X53Y71.Y       Tbxy                  1.574   OZ4/arith/fpmul/resultRaw_addsub0011<20>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0011_Madd_cy<20>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0011_Madd_xor<21>
    SLICE_X48Y75.G1      net (fanout=3)        0.676   OZ4/arith/fpmul/resultRaw_addsub0011<21>
    SLICE_X48Y75.Y       Tilo                  0.759   OZ4/arith/fpmul/shiftArray<14><22>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0013C81
    SLICE_X49Y67.BX      net (fanout=1)        0.620   OZ4/arith/fpmul/Madd_resultRaw_addsub0013C8
    SLICE_X49Y67.COUT    Tbxcy                 1.095   OZ4/arith/fpmul/resultRaw_addsub0013<22>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0013_Madd_cy<22>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0013_Madd_cy<23>
    SLICE_X49Y68.CIN     net (fanout=1)        0.000   OZ4/arith/fpmul/Madd_resultRaw_addsub0013_Madd_cy<23>
    SLICE_X49Y68.Y       Tciny                 0.869   OZ4/arith/fpmul/resultRaw_addsub0013<24>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0013_Madd_cy<24>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0013_Madd_xor<25>
    SLICE_X47Y64.F2      net (fanout=1)        0.632   OZ4/arith/fpmul/resultRaw_addsub0013<25>
    SLICE_X47Y64.COUT    Topcyf                1.162   OZ4/arith/fpmul/resultRaw<25>
                                                       OZ4/arith/fpmul/Madd_resultRaw_lut<25>
                                                       OZ4/arith/fpmul/Madd_resultRaw_cy<25>
                                                       OZ4/arith/fpmul/Madd_resultRaw_cy<26>
    SLICE_X47Y65.CIN     net (fanout=1)        0.000   OZ4/arith/fpmul/Madd_resultRaw_cy<26>
    SLICE_X47Y65.Y       Tciny                 0.869   OZ4/arith/fpmul/resultRaw<27>
                                                       OZ4/arith/fpmul/Madd_resultRaw_cy<27>
                                                       OZ4/arith/fpmul/Madd_resultRaw_xor<28>
    SLICE_X44Y68.G3      net (fanout=15)       0.715   OZ4/arith/fpmul/resultRaw<28>
    SLICE_X44Y68.Y       Tilo                  0.759   N1738
                                                       OZ4/arith/fpmul/Madd_resultSigned_not0000<2>1_SW0
    SLICE_X46Y63.F1      net (fanout=1)        0.661   N1714
    SLICE_X46Y63.COUT    Topcyf                1.162   OZ4/arith/fpmul/resultSigned_addsub0000<2>
                                                       OZ4/arith/fpmul/Madd_resultSigned_not0000<2>1
                                                       OZ4/arith/fpmul/Madd_resultSigned_addsub0000_cy<2>
                                                       OZ4/arith/fpmul/Madd_resultSigned_addsub0000_cy<3>
    SLICE_X46Y64.CIN     net (fanout=1)        0.000   OZ4/arith/fpmul/Madd_resultSigned_addsub0000_cy<3>
    SLICE_X46Y64.COUT    Tbyp                  0.130   OZ4/arith/fpmul/resultSigned_addsub0000<4>
                                                       OZ4/arith/fpmul/Madd_resultSigned_addsub0000_cy<4>
                                                       OZ4/arith/fpmul/Madd_resultSigned_addsub0000_cy<5>
    SLICE_X46Y65.CIN     net (fanout=1)        0.000   OZ4/arith/fpmul/Madd_resultSigned_addsub0000_cy<5>
    SLICE_X46Y65.COUT    Tbyp                  0.130   OZ4/arith/fpmul/resultSigned_addsub0000<6>
                                                       OZ4/arith/fpmul/Madd_resultSigned_addsub0000_cy<6>
                                                       OZ4/arith/fpmul/Madd_resultSigned_addsub0000_cy<7>
    SLICE_X46Y66.CIN     net (fanout=1)        0.000   OZ4/arith/fpmul/Madd_resultSigned_addsub0000_cy<7>
    SLICE_X46Y66.Y       Tciny                 0.883   OZ4/arith/fpmul/resultSigned_addsub0000<8>
                                                       OZ4/arith/fpmul/Madd_resultSigned_addsub0000_cy<8>
                                                       OZ4/arith/fpmul/Madd_resultSigned_addsub0000_xor<9>
    SLICE_X43Y63.G3      net (fanout=1)        0.590   OZ4/arith/fpmul/resultSigned_addsub0000<9>
    SLICE_X43Y63.Y       Tilo                  0.704   OZ4/DS/e0_r<25>
                                                       OZ4/DS/e0_next<25>30
    SLICE_X43Y63.F4      net (fanout=1)        0.023   OZ4/DS/e0_next<25>30/O
    SLICE_X43Y63.CLK     Tfck                  0.837   OZ4/DS/e0_r<25>
                                                       OZ4/DS/e0_next<25>263
                                                       OZ4/DS/e0_r_25
    -------------------------------------------------  ---------------------------
    Total                                     41.532ns (27.673ns logic, 13.859ns route)
                                                       (66.6% logic, 33.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.528ns (requirement - (data path - clock path skew + uncertainty))
  Source:               OZ4/DS/e1_r_17 (FF)
  Destination:          OZ4/DS/e0_r_25 (FF)
  Requirement:          40.000ns
  Data Path Delay:      41.528ns (Levels of Logic = 30)
  Clock Path Skew:      0.000ns
  Source Clock:         clkr/clk_count<0> falling at 20.000ns
  Destination Clock:    clkr/clk_count<0> falling at 60.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: OZ4/DS/e1_r_17 to OZ4/DS/e0_r_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y54.XQ      Tcko                  0.591   OZ4/DS/e1_r<17>
                                                       OZ4/DS/e1_r_17
    SLICE_X49Y55.G4      net (fanout=16)       0.695   OZ4/DS/e1_r<17>
    SLICE_X49Y55.COUT    Topcyg                1.001   OZ4/arith/fpmul/B_addsub0000<0>
                                                       OZ4/arith/fpmul/Madd_B_not0000<1>1_INV_0
                                                       OZ4/arith/fpmul/Madd_B_addsub0000_cy<1>
    SLICE_X49Y56.CIN     net (fanout=1)        0.000   OZ4/arith/fpmul/Madd_B_addsub0000_cy<1>
    SLICE_X49Y56.X       Tcinx                 0.462   OZ4/arith/fpmul/B_addsub0000<2>
                                                       OZ4/arith/fpmul/Madd_B_addsub0000_xor<2>
    SLICE_X44Y66.G4      net (fanout=4)        0.916   OZ4/arith/fpmul/B_addsub0000<2>
    SLICE_X44Y66.Y       Tilo                  0.759   OZ4/arith/fpmul/shiftArray<2><15>
                                                       OZ4/arith/fpmul/B<2>1
    SLICE_X46Y59.G1      net (fanout=13)       1.026   OZ4/arith/fpmul/B<2>
    SLICE_X46Y59.Y       Tilo                  0.759   OZ4/arith/fpmul/Madd_resultRaw_addsub0001C5
                                                       OZ4/arith/fpmul/shiftArray_2_mux0000<6>1
    SLICE_X46Y59.F3      net (fanout=2)        0.044   OZ4/arith/fpmul/shiftArray<2><6>
    SLICE_X46Y59.X       Tilo                  0.759   OZ4/arith/fpmul/Madd_resultRaw_addsub0001C5
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0001C51
    SLICE_X48Y61.G2      net (fanout=1)        0.434   OZ4/arith/fpmul/Madd_resultRaw_addsub0001C5
    SLICE_X48Y61.COUT    Topcyg                1.131   OZ4/arith/fpmul/resultRaw_addsub0001<6>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0001_Madd_lut<7>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0001_Madd_cy<7>
    SLICE_X48Y62.CIN     net (fanout=1)        0.000   OZ4/arith/fpmul/Madd_resultRaw_addsub0001_Madd_cy<7>
    SLICE_X48Y62.Y       Tciny                 0.883   OZ4/arith/fpmul/resultRaw_addsub0001<8>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0001_Madd_cy<8>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0001_Madd_xor<9>
    SLICE_X48Y68.G3      net (fanout=3)        0.525   OZ4/arith/fpmul/resultRaw_addsub0001<9>
    SLICE_X48Y68.Y       Tilo                  0.759   OZ4/arith/fpmul/shiftArray<14><19>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0003C61
    SLICE_X50Y67.BX      net (fanout=1)        0.651   OZ4/arith/fpmul/Madd_resultRaw_addsub0003C6
    SLICE_X50Y67.Y       Tbxy                  1.676   OZ4/arith/fpmul/resultRaw_addsub0003<10>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0003_Madd_cy<10>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0003_Madd_xor<11>
    SLICE_X50Y58.F2      net (fanout=3)        0.620   OZ4/arith/fpmul/resultRaw_addsub0003<11>
    SLICE_X50Y58.X       Tilo                  0.759   OZ4/arith/fpmul/Madd_resultRaw_addsub0005C6
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0005C61
    SLICE_X51Y68.BX      net (fanout=1)        0.749   OZ4/arith/fpmul/Madd_resultRaw_addsub0005C6
    SLICE_X51Y68.COUT    Tbxcy                 1.095   OZ4/arith/fpmul/resultRaw_addsub0005<12>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0005_Madd_cy<12>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0005_Madd_cy<13>
    SLICE_X51Y69.CIN     net (fanout=1)        0.000   OZ4/arith/fpmul/Madd_resultRaw_addsub0005_Madd_cy<13>
    SLICE_X51Y69.Y       Tciny                 0.869   OZ4/arith/fpmul/resultRaw_addsub0005<14>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0005_Madd_cy<14>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0005_Madd_xor<15>
    SLICE_X52Y79.F4      net (fanout=3)        0.844   OZ4/arith/fpmul/resultRaw_addsub0005<15>
    SLICE_X52Y79.X       Tilo                  0.759   OZ4/arith/fpmul/Madd_resultRaw_addsub0007C8
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0007C81
    SLICE_X52Y70.BX      net (fanout=1)        0.624   OZ4/arith/fpmul/Madd_resultRaw_addsub0007C8
    SLICE_X52Y70.Y       Tbxy                  1.676   OZ4/arith/fpmul/resultRaw_addsub0007<16>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0007_Madd_cy<16>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0007_Madd_xor<17>
    SLICE_X55Y76.F3      net (fanout=3)        0.644   OZ4/arith/fpmul/resultRaw_addsub0007<17>
    SLICE_X55Y76.X       Tilo                  0.704   OZ4/arith/fpmul/Madd_resultRaw_addsub0009C8
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0009C81
    SLICE_X55Y71.BX      net (fanout=1)        0.897   OZ4/arith/fpmul/Madd_resultRaw_addsub0009C8
    SLICE_X55Y71.Y       Tbxy                  1.574   OZ4/arith/fpmul/resultRaw_addsub0009<18>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0009_Madd_cy<18>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0009_Madd_xor<19>
    SLICE_X54Y75.G1      net (fanout=3)        0.382   OZ4/arith/fpmul/resultRaw_addsub0009<19>
    SLICE_X54Y75.Y       Tilo                  0.759   OZ4/arith/fpmul/shiftArray<12><20>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0011C81
    SLICE_X53Y71.BX      net (fanout=1)        0.652   OZ4/arith/fpmul/Madd_resultRaw_addsub0011C8
    SLICE_X53Y71.Y       Tbxy                  1.574   OZ4/arith/fpmul/resultRaw_addsub0011<20>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0011_Madd_cy<20>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0011_Madd_xor<21>
    SLICE_X48Y75.G1      net (fanout=3)        0.676   OZ4/arith/fpmul/resultRaw_addsub0011<21>
    SLICE_X48Y75.Y       Tilo                  0.759   OZ4/arith/fpmul/shiftArray<14><22>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0013C81
    SLICE_X49Y67.BX      net (fanout=1)        0.620   OZ4/arith/fpmul/Madd_resultRaw_addsub0013C8
    SLICE_X49Y67.COUT    Tbxcy                 1.095   OZ4/arith/fpmul/resultRaw_addsub0013<22>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0013_Madd_cy<22>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0013_Madd_cy<23>
    SLICE_X49Y68.CIN     net (fanout=1)        0.000   OZ4/arith/fpmul/Madd_resultRaw_addsub0013_Madd_cy<23>
    SLICE_X49Y68.Y       Tciny                 0.869   OZ4/arith/fpmul/resultRaw_addsub0013<24>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0013_Madd_cy<24>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0013_Madd_xor<25>
    SLICE_X47Y64.F2      net (fanout=1)        0.632   OZ4/arith/fpmul/resultRaw_addsub0013<25>
    SLICE_X47Y64.COUT    Topcyf                1.162   OZ4/arith/fpmul/resultRaw<25>
                                                       OZ4/arith/fpmul/Madd_resultRaw_lut<25>
                                                       OZ4/arith/fpmul/Madd_resultRaw_cy<25>
                                                       OZ4/arith/fpmul/Madd_resultRaw_cy<26>
    SLICE_X47Y65.CIN     net (fanout=1)        0.000   OZ4/arith/fpmul/Madd_resultRaw_cy<26>
    SLICE_X47Y65.Y       Tciny                 0.869   OZ4/arith/fpmul/resultRaw<27>
                                                       OZ4/arith/fpmul/Madd_resultRaw_cy<27>
                                                       OZ4/arith/fpmul/Madd_resultRaw_xor<28>
    SLICE_X44Y68.G3      net (fanout=15)       0.715   OZ4/arith/fpmul/resultRaw<28>
    SLICE_X44Y68.Y       Tilo                  0.759   N1738
                                                       OZ4/arith/fpmul/Madd_resultSigned_not0000<2>1_SW0
    SLICE_X46Y63.F1      net (fanout=1)        0.661   N1714
    SLICE_X46Y63.COUT    Topcyf                1.162   OZ4/arith/fpmul/resultSigned_addsub0000<2>
                                                       OZ4/arith/fpmul/Madd_resultSigned_not0000<2>1
                                                       OZ4/arith/fpmul/Madd_resultSigned_addsub0000_cy<2>
                                                       OZ4/arith/fpmul/Madd_resultSigned_addsub0000_cy<3>
    SLICE_X46Y64.CIN     net (fanout=1)        0.000   OZ4/arith/fpmul/Madd_resultSigned_addsub0000_cy<3>
    SLICE_X46Y64.COUT    Tbyp                  0.130   OZ4/arith/fpmul/resultSigned_addsub0000<4>
                                                       OZ4/arith/fpmul/Madd_resultSigned_addsub0000_cy<4>
                                                       OZ4/arith/fpmul/Madd_resultSigned_addsub0000_cy<5>
    SLICE_X46Y65.CIN     net (fanout=1)        0.000   OZ4/arith/fpmul/Madd_resultSigned_addsub0000_cy<5>
    SLICE_X46Y65.COUT    Tbyp                  0.130   OZ4/arith/fpmul/resultSigned_addsub0000<6>
                                                       OZ4/arith/fpmul/Madd_resultSigned_addsub0000_cy<6>
                                                       OZ4/arith/fpmul/Madd_resultSigned_addsub0000_cy<7>
    SLICE_X46Y66.CIN     net (fanout=1)        0.000   OZ4/arith/fpmul/Madd_resultSigned_addsub0000_cy<7>
    SLICE_X46Y66.Y       Tciny                 0.883   OZ4/arith/fpmul/resultSigned_addsub0000<8>
                                                       OZ4/arith/fpmul/Madd_resultSigned_addsub0000_cy<8>
                                                       OZ4/arith/fpmul/Madd_resultSigned_addsub0000_xor<9>
    SLICE_X43Y63.G3      net (fanout=1)        0.590   OZ4/arith/fpmul/resultSigned_addsub0000<9>
    SLICE_X43Y63.Y       Tilo                  0.704   OZ4/DS/e0_r<25>
                                                       OZ4/DS/e0_next<25>30
    SLICE_X43Y63.F4      net (fanout=1)        0.023   OZ4/DS/e0_next<25>30/O
    SLICE_X43Y63.CLK     Tfck                  0.837   OZ4/DS/e0_r<25>
                                                       OZ4/DS/e0_next<25>263
                                                       OZ4/DS/e0_r_25
    -------------------------------------------------  ---------------------------
    Total                                     41.528ns (27.908ns logic, 13.620ns route)
                                                       (67.2% logic, 32.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.507ns (requirement - (data path - clock path skew + uncertainty))
  Source:               OZ4/DS/e1_r_17 (FF)
  Destination:          OZ4/DS/e0_r_25 (FF)
  Requirement:          40.000ns
  Data Path Delay:      41.507ns (Levels of Logic = 30)
  Clock Path Skew:      0.000ns
  Source Clock:         clkr/clk_count<0> falling at 20.000ns
  Destination Clock:    clkr/clk_count<0> falling at 60.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: OZ4/DS/e1_r_17 to OZ4/DS/e0_r_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y54.XQ      Tcko                  0.591   OZ4/DS/e1_r<17>
                                                       OZ4/DS/e1_r_17
    SLICE_X49Y55.G4      net (fanout=16)       0.695   OZ4/DS/e1_r<17>
    SLICE_X49Y55.COUT    Topcyg                1.001   OZ4/arith/fpmul/B_addsub0000<0>
                                                       OZ4/arith/fpmul/Madd_B_not0000<1>1_INV_0
                                                       OZ4/arith/fpmul/Madd_B_addsub0000_cy<1>
    SLICE_X49Y56.CIN     net (fanout=1)        0.000   OZ4/arith/fpmul/Madd_B_addsub0000_cy<1>
    SLICE_X49Y56.X       Tcinx                 0.462   OZ4/arith/fpmul/B_addsub0000<2>
                                                       OZ4/arith/fpmul/Madd_B_addsub0000_xor<2>
    SLICE_X44Y66.G4      net (fanout=4)        0.916   OZ4/arith/fpmul/B_addsub0000<2>
    SLICE_X44Y66.Y       Tilo                  0.759   OZ4/arith/fpmul/shiftArray<2><15>
                                                       OZ4/arith/fpmul/B<2>1
    SLICE_X46Y59.G1      net (fanout=13)       1.026   OZ4/arith/fpmul/B<2>
    SLICE_X46Y59.Y       Tilo                  0.759   OZ4/arith/fpmul/Madd_resultRaw_addsub0001C5
                                                       OZ4/arith/fpmul/shiftArray_2_mux0000<6>1
    SLICE_X46Y59.F3      net (fanout=2)        0.044   OZ4/arith/fpmul/shiftArray<2><6>
    SLICE_X46Y59.X       Tilo                  0.759   OZ4/arith/fpmul/Madd_resultRaw_addsub0001C5
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0001C51
    SLICE_X48Y61.G2      net (fanout=1)        0.434   OZ4/arith/fpmul/Madd_resultRaw_addsub0001C5
    SLICE_X48Y61.COUT    Topcyg                1.131   OZ4/arith/fpmul/resultRaw_addsub0001<6>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0001_Madd_lut<7>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0001_Madd_cy<7>
    SLICE_X48Y62.CIN     net (fanout=1)        0.000   OZ4/arith/fpmul/Madd_resultRaw_addsub0001_Madd_cy<7>
    SLICE_X48Y62.COUT    Tbyp                  0.130   OZ4/arith/fpmul/resultRaw_addsub0001<8>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0001_Madd_cy<8>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0001_Madd_cy<9>
    SLICE_X48Y63.CIN     net (fanout=1)        0.000   OZ4/arith/fpmul/Madd_resultRaw_addsub0001_Madd_cy<9>
    SLICE_X48Y63.Y       Tciny                 0.883   OZ4/arith/fpmul/resultRaw_addsub0001<10>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0001_Madd_cy<10>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0001_Madd_xor<11>
    SLICE_X54Y65.F4      net (fanout=3)        0.655   OZ4/arith/fpmul/resultRaw_addsub0001<11>
    SLICE_X54Y65.X       Tilo                  0.759   OZ4/arith/fpmul/Madd_resultRaw_addsub0003C8
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0003C81
    SLICE_X50Y68.BX      net (fanout=1)        0.944   OZ4/arith/fpmul/Madd_resultRaw_addsub0003C8
    SLICE_X50Y68.Y       Tbxy                  1.676   OZ4/arith/fpmul/resultRaw_addsub0003<12>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0003_Madd_cy<12>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0003_Madd_xor<13>
    SLICE_X50Y77.G3      net (fanout=3)        0.565   OZ4/arith/fpmul/resultRaw_addsub0003<13>
    SLICE_X50Y77.Y       Tilo                  0.759   N1613
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0005C81
    SLICE_X51Y69.BX      net (fanout=1)        0.620   OZ4/arith/fpmul/Madd_resultRaw_addsub0005C8
    SLICE_X51Y69.Y       Tbxy                  1.574   OZ4/arith/fpmul/resultRaw_addsub0005<14>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0005_Madd_cy<14>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0005_Madd_xor<15>
    SLICE_X52Y79.F4      net (fanout=3)        0.844   OZ4/arith/fpmul/resultRaw_addsub0005<15>
    SLICE_X52Y79.X       Tilo                  0.759   OZ4/arith/fpmul/Madd_resultRaw_addsub0007C8
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0007C81
    SLICE_X52Y70.BX      net (fanout=1)        0.624   OZ4/arith/fpmul/Madd_resultRaw_addsub0007C8
    SLICE_X52Y70.Y       Tbxy                  1.676   OZ4/arith/fpmul/resultRaw_addsub0007<16>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0007_Madd_cy<16>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0007_Madd_xor<17>
    SLICE_X55Y76.F3      net (fanout=3)        0.644   OZ4/arith/fpmul/resultRaw_addsub0007<17>
    SLICE_X55Y76.X       Tilo                  0.704   OZ4/arith/fpmul/Madd_resultRaw_addsub0009C8
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0009C81
    SLICE_X55Y71.BX      net (fanout=1)        0.897   OZ4/arith/fpmul/Madd_resultRaw_addsub0009C8
    SLICE_X55Y71.Y       Tbxy                  1.574   OZ4/arith/fpmul/resultRaw_addsub0009<18>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0009_Madd_cy<18>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0009_Madd_xor<19>
    SLICE_X54Y75.G1      net (fanout=3)        0.382   OZ4/arith/fpmul/resultRaw_addsub0009<19>
    SLICE_X54Y75.Y       Tilo                  0.759   OZ4/arith/fpmul/shiftArray<12><20>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0011C81
    SLICE_X53Y71.BX      net (fanout=1)        0.652   OZ4/arith/fpmul/Madd_resultRaw_addsub0011C8
    SLICE_X53Y71.Y       Tbxy                  1.574   OZ4/arith/fpmul/resultRaw_addsub0011<20>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0011_Madd_cy<20>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0011_Madd_xor<21>
    SLICE_X48Y75.G1      net (fanout=3)        0.676   OZ4/arith/fpmul/resultRaw_addsub0011<21>
    SLICE_X48Y75.Y       Tilo                  0.759   OZ4/arith/fpmul/shiftArray<14><22>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0013C81
    SLICE_X49Y67.BX      net (fanout=1)        0.620   OZ4/arith/fpmul/Madd_resultRaw_addsub0013C8
    SLICE_X49Y67.COUT    Tbxcy                 1.095   OZ4/arith/fpmul/resultRaw_addsub0013<22>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0013_Madd_cy<22>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0013_Madd_cy<23>
    SLICE_X49Y68.CIN     net (fanout=1)        0.000   OZ4/arith/fpmul/Madd_resultRaw_addsub0013_Madd_cy<23>
    SLICE_X49Y68.Y       Tciny                 0.869   OZ4/arith/fpmul/resultRaw_addsub0013<24>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0013_Madd_cy<24>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0013_Madd_xor<25>
    SLICE_X47Y64.F2      net (fanout=1)        0.632   OZ4/arith/fpmul/resultRaw_addsub0013<25>
    SLICE_X47Y64.COUT    Topcyf                1.162   OZ4/arith/fpmul/resultRaw<25>
                                                       OZ4/arith/fpmul/Madd_resultRaw_lut<25>
                                                       OZ4/arith/fpmul/Madd_resultRaw_cy<25>
                                                       OZ4/arith/fpmul/Madd_resultRaw_cy<26>
    SLICE_X47Y65.CIN     net (fanout=1)        0.000   OZ4/arith/fpmul/Madd_resultRaw_cy<26>
    SLICE_X47Y65.Y       Tciny                 0.869   OZ4/arith/fpmul/resultRaw<27>
                                                       OZ4/arith/fpmul/Madd_resultRaw_cy<27>
                                                       OZ4/arith/fpmul/Madd_resultRaw_xor<28>
    SLICE_X44Y68.G3      net (fanout=15)       0.715   OZ4/arith/fpmul/resultRaw<28>
    SLICE_X44Y68.Y       Tilo                  0.759   N1738
                                                       OZ4/arith/fpmul/Madd_resultSigned_not0000<2>1_SW0
    SLICE_X46Y63.F1      net (fanout=1)        0.661   N1714
    SLICE_X46Y63.COUT    Topcyf                1.162   OZ4/arith/fpmul/resultSigned_addsub0000<2>
                                                       OZ4/arith/fpmul/Madd_resultSigned_not0000<2>1
                                                       OZ4/arith/fpmul/Madd_resultSigned_addsub0000_cy<2>
                                                       OZ4/arith/fpmul/Madd_resultSigned_addsub0000_cy<3>
    SLICE_X46Y64.CIN     net (fanout=1)        0.000   OZ4/arith/fpmul/Madd_resultSigned_addsub0000_cy<3>
    SLICE_X46Y64.COUT    Tbyp                  0.130   OZ4/arith/fpmul/resultSigned_addsub0000<4>
                                                       OZ4/arith/fpmul/Madd_resultSigned_addsub0000_cy<4>
                                                       OZ4/arith/fpmul/Madd_resultSigned_addsub0000_cy<5>
    SLICE_X46Y65.CIN     net (fanout=1)        0.000   OZ4/arith/fpmul/Madd_resultSigned_addsub0000_cy<5>
    SLICE_X46Y65.COUT    Tbyp                  0.130   OZ4/arith/fpmul/resultSigned_addsub0000<6>
                                                       OZ4/arith/fpmul/Madd_resultSigned_addsub0000_cy<6>
                                                       OZ4/arith/fpmul/Madd_resultSigned_addsub0000_cy<7>
    SLICE_X46Y66.CIN     net (fanout=1)        0.000   OZ4/arith/fpmul/Madd_resultSigned_addsub0000_cy<7>
    SLICE_X46Y66.Y       Tciny                 0.883   OZ4/arith/fpmul/resultSigned_addsub0000<8>
                                                       OZ4/arith/fpmul/Madd_resultSigned_addsub0000_cy<8>
                                                       OZ4/arith/fpmul/Madd_resultSigned_addsub0000_xor<9>
    SLICE_X43Y63.G3      net (fanout=1)        0.590   OZ4/arith/fpmul/resultSigned_addsub0000<9>
    SLICE_X43Y63.Y       Tilo                  0.704   OZ4/DS/e0_r<25>
                                                       OZ4/DS/e0_next<25>30
    SLICE_X43Y63.F4      net (fanout=1)        0.023   OZ4/DS/e0_next<25>30/O
    SLICE_X43Y63.CLK     Tfck                  0.837   OZ4/DS/e0_r<25>
                                                       OZ4/DS/e0_next<25>263
                                                       OZ4/DS/e0_r_25
    -------------------------------------------------  ---------------------------
    Total                                     41.507ns (27.648ns logic, 13.859ns route)
                                                       (66.6% logic, 33.4% route)

--------------------------------------------------------------------------------

Paths for end point OZ4/DS/e0_r_23 (SLICE_X42Y61.F3), 19796987218153 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.485ns (requirement - (data path - clock path skew + uncertainty))
  Source:               OZ4/DS/e1_r_16 (FF)
  Destination:          OZ4/DS/e0_r_23 (FF)
  Requirement:          40.000ns
  Data Path Delay:      41.485ns (Levels of Logic = 27)
  Clock Path Skew:      0.000ns
  Source Clock:         clkr/clk_count<0> falling at 20.000ns
  Destination Clock:    clkr/clk_count<0> falling at 60.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: OZ4/DS/e1_r_16 to OZ4/DS/e0_r_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y54.XQ      Tcko                  0.592   OZ4/DS/e1_r<16>
                                                       OZ4/DS/e1_r_16
    SLICE_X49Y55.F4      net (fanout=14)       0.471   OZ4/DS/e1_r<16>
    SLICE_X49Y55.Y       Topy                  1.641   OZ4/arith/fpmul/B_addsub0000<0>
                                                       OZ4/DS/e1_r<16>_rt
                                                       OZ4/arith/fpmul/Madd_B_addsub0000_cy<0>
                                                       OZ4/arith/fpmul/Madd_B_addsub0000_xor<1>
    SLICE_X42Y62.G3      net (fanout=5)        0.937   OZ4/arith/fpmul/B_addsub0000<1>
    SLICE_X42Y62.Y       Tilo                  0.759   OZ4/arith/fpmul/shiftArray<1><5>
                                                       OZ4/arith/fpmul/B<1>1
    SLICE_X45Y58.G4      net (fanout=14)       0.727   OZ4/arith/fpmul/B<1>
    SLICE_X45Y58.Y       Tilo                  0.704   OZ4/arith/fpmul/A<6>1
                                                       OZ4/arith/fpmul/shiftArray_1_mux0000<7>1
    SLICE_X44Y63.F2      net (fanout=2)        0.325   OZ4/arith/fpmul/shiftArray<1><7>
    SLICE_X44Y63.X       Tilo                  0.759   OZ4/arith/fpmul/Madd_resultRaw_addsub0001C6
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0001C61
    SLICE_X48Y62.F2      net (fanout=1)        0.655   OZ4/arith/fpmul/Madd_resultRaw_addsub0001C6
    SLICE_X48Y62.COUT    Topcyf                1.162   OZ4/arith/fpmul/resultRaw_addsub0001<8>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0001_Madd_lut<8>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0001_Madd_cy<8>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0001_Madd_cy<9>
    SLICE_X48Y63.CIN     net (fanout=1)        0.000   OZ4/arith/fpmul/Madd_resultRaw_addsub0001_Madd_cy<9>
    SLICE_X48Y63.Y       Tciny                 0.883   OZ4/arith/fpmul/resultRaw_addsub0001<10>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0001_Madd_cy<10>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0001_Madd_xor<11>
    SLICE_X54Y65.F4      net (fanout=3)        0.655   OZ4/arith/fpmul/resultRaw_addsub0001<11>
    SLICE_X54Y65.X       Tilo                  0.759   OZ4/arith/fpmul/Madd_resultRaw_addsub0003C8
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0003C81
    SLICE_X50Y68.BX      net (fanout=1)        0.944   OZ4/arith/fpmul/Madd_resultRaw_addsub0003C8
    SLICE_X50Y68.Y       Tbxy                  1.676   OZ4/arith/fpmul/resultRaw_addsub0003<12>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0003_Madd_cy<12>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0003_Madd_xor<13>
    SLICE_X50Y77.G3      net (fanout=3)        0.565   OZ4/arith/fpmul/resultRaw_addsub0003<13>
    SLICE_X50Y77.Y       Tilo                  0.759   N1613
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0005C81
    SLICE_X51Y69.BX      net (fanout=1)        0.620   OZ4/arith/fpmul/Madd_resultRaw_addsub0005C8
    SLICE_X51Y69.Y       Tbxy                  1.574   OZ4/arith/fpmul/resultRaw_addsub0005<14>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0005_Madd_cy<14>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0005_Madd_xor<15>
    SLICE_X52Y79.F4      net (fanout=3)        0.844   OZ4/arith/fpmul/resultRaw_addsub0005<15>
    SLICE_X52Y79.X       Tilo                  0.759   OZ4/arith/fpmul/Madd_resultRaw_addsub0007C8
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0007C81
    SLICE_X52Y70.BX      net (fanout=1)        0.624   OZ4/arith/fpmul/Madd_resultRaw_addsub0007C8
    SLICE_X52Y70.Y       Tbxy                  1.676   OZ4/arith/fpmul/resultRaw_addsub0007<16>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0007_Madd_cy<16>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0007_Madd_xor<17>
    SLICE_X55Y76.F3      net (fanout=3)        0.644   OZ4/arith/fpmul/resultRaw_addsub0007<17>
    SLICE_X55Y76.X       Tilo                  0.704   OZ4/arith/fpmul/Madd_resultRaw_addsub0009C8
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0009C81
    SLICE_X55Y71.BX      net (fanout=1)        0.897   OZ4/arith/fpmul/Madd_resultRaw_addsub0009C8
    SLICE_X55Y71.Y       Tbxy                  1.574   OZ4/arith/fpmul/resultRaw_addsub0009<18>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0009_Madd_cy<18>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0009_Madd_xor<19>
    SLICE_X54Y75.G1      net (fanout=3)        0.382   OZ4/arith/fpmul/resultRaw_addsub0009<19>
    SLICE_X54Y75.Y       Tilo                  0.759   OZ4/arith/fpmul/shiftArray<12><20>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0011C81
    SLICE_X53Y71.BX      net (fanout=1)        0.652   OZ4/arith/fpmul/Madd_resultRaw_addsub0011C8
    SLICE_X53Y71.Y       Tbxy                  1.574   OZ4/arith/fpmul/resultRaw_addsub0011<20>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0011_Madd_cy<20>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0011_Madd_xor<21>
    SLICE_X48Y75.G1      net (fanout=3)        0.676   OZ4/arith/fpmul/resultRaw_addsub0011<21>
    SLICE_X48Y75.Y       Tilo                  0.759   OZ4/arith/fpmul/shiftArray<14><22>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0013C81
    SLICE_X49Y67.BX      net (fanout=1)        0.620   OZ4/arith/fpmul/Madd_resultRaw_addsub0013C8
    SLICE_X49Y67.COUT    Tbxcy                 1.095   OZ4/arith/fpmul/resultRaw_addsub0013<22>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0013_Madd_cy<22>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0013_Madd_cy<23>
    SLICE_X49Y68.CIN     net (fanout=1)        0.000   OZ4/arith/fpmul/Madd_resultRaw_addsub0013_Madd_cy<23>
    SLICE_X49Y68.Y       Tciny                 0.869   OZ4/arith/fpmul/resultRaw_addsub0013<24>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0013_Madd_cy<24>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0013_Madd_xor<25>
    SLICE_X47Y64.F2      net (fanout=1)        0.632   OZ4/arith/fpmul/resultRaw_addsub0013<25>
    SLICE_X47Y64.COUT    Topcyf                1.162   OZ4/arith/fpmul/resultRaw<25>
                                                       OZ4/arith/fpmul/Madd_resultRaw_lut<25>
                                                       OZ4/arith/fpmul/Madd_resultRaw_cy<25>
                                                       OZ4/arith/fpmul/Madd_resultRaw_cy<26>
    SLICE_X47Y65.CIN     net (fanout=1)        0.000   OZ4/arith/fpmul/Madd_resultRaw_cy<26>
    SLICE_X47Y65.Y       Tciny                 0.869   OZ4/arith/fpmul/resultRaw<27>
                                                       OZ4/arith/fpmul/Madd_resultRaw_cy<27>
                                                       OZ4/arith/fpmul/Madd_resultRaw_xor<28>
    SLICE_X44Y68.G3      net (fanout=15)       0.715   OZ4/arith/fpmul/resultRaw<28>
    SLICE_X44Y68.Y       Tilo                  0.759   N1738
                                                       OZ4/arith/fpmul/Madd_resultSigned_not0000<2>1_SW0
    SLICE_X46Y63.F1      net (fanout=1)        0.661   N1714
    SLICE_X46Y63.COUT    Topcyf                1.162   OZ4/arith/fpmul/resultSigned_addsub0000<2>
                                                       OZ4/arith/fpmul/Madd_resultSigned_not0000<2>1
                                                       OZ4/arith/fpmul/Madd_resultSigned_addsub0000_cy<2>
                                                       OZ4/arith/fpmul/Madd_resultSigned_addsub0000_cy<3>
    SLICE_X46Y64.CIN     net (fanout=1)        0.000   OZ4/arith/fpmul/Madd_resultSigned_addsub0000_cy<3>
    SLICE_X46Y64.COUT    Tbyp                  0.130   OZ4/arith/fpmul/resultSigned_addsub0000<4>
                                                       OZ4/arith/fpmul/Madd_resultSigned_addsub0000_cy<4>
                                                       OZ4/arith/fpmul/Madd_resultSigned_addsub0000_cy<5>
    SLICE_X46Y65.CIN     net (fanout=1)        0.000   OZ4/arith/fpmul/Madd_resultSigned_addsub0000_cy<5>
    SLICE_X46Y65.Y       Tciny                 0.883   OZ4/arith/fpmul/resultSigned_addsub0000<6>
                                                       OZ4/arith/fpmul/Madd_resultSigned_addsub0000_cy<6>
                                                       OZ4/arith/fpmul/Madd_resultSigned_addsub0000_xor<7>
    SLICE_X42Y61.G3      net (fanout=1)        0.563   OZ4/arith/fpmul/resultSigned_addsub0000<7>
    SLICE_X42Y61.Y       Tilo                  0.759   OZ4/DS/e0_r<23>
                                                       OZ4/DS/e0_next<23>30
    SLICE_X42Y61.F3      net (fanout=1)        0.023   OZ4/DS/e0_next<23>30/O
    SLICE_X42Y61.CLK     Tfck                  0.892   OZ4/DS/e0_r<23>
                                                       OZ4/DS/e0_next<23>263
                                                       OZ4/DS/e0_r_23
    -------------------------------------------------  ---------------------------
    Total                                     41.485ns (27.653ns logic, 13.832ns route)
                                                       (66.7% logic, 33.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.481ns (requirement - (data path - clock path skew + uncertainty))
  Source:               OZ4/DS/e1_r_17 (FF)
  Destination:          OZ4/DS/e0_r_23 (FF)
  Requirement:          40.000ns
  Data Path Delay:      41.481ns (Levels of Logic = 29)
  Clock Path Skew:      0.000ns
  Source Clock:         clkr/clk_count<0> falling at 20.000ns
  Destination Clock:    clkr/clk_count<0> falling at 60.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: OZ4/DS/e1_r_17 to OZ4/DS/e0_r_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y54.XQ      Tcko                  0.591   OZ4/DS/e1_r<17>
                                                       OZ4/DS/e1_r_17
    SLICE_X49Y55.G4      net (fanout=16)       0.695   OZ4/DS/e1_r<17>
    SLICE_X49Y55.COUT    Topcyg                1.001   OZ4/arith/fpmul/B_addsub0000<0>
                                                       OZ4/arith/fpmul/Madd_B_not0000<1>1_INV_0
                                                       OZ4/arith/fpmul/Madd_B_addsub0000_cy<1>
    SLICE_X49Y56.CIN     net (fanout=1)        0.000   OZ4/arith/fpmul/Madd_B_addsub0000_cy<1>
    SLICE_X49Y56.X       Tcinx                 0.462   OZ4/arith/fpmul/B_addsub0000<2>
                                                       OZ4/arith/fpmul/Madd_B_addsub0000_xor<2>
    SLICE_X44Y66.G4      net (fanout=4)        0.916   OZ4/arith/fpmul/B_addsub0000<2>
    SLICE_X44Y66.Y       Tilo                  0.759   OZ4/arith/fpmul/shiftArray<2><15>
                                                       OZ4/arith/fpmul/B<2>1
    SLICE_X46Y59.G1      net (fanout=13)       1.026   OZ4/arith/fpmul/B<2>
    SLICE_X46Y59.Y       Tilo                  0.759   OZ4/arith/fpmul/Madd_resultRaw_addsub0001C5
                                                       OZ4/arith/fpmul/shiftArray_2_mux0000<6>1
    SLICE_X46Y59.F3      net (fanout=2)        0.044   OZ4/arith/fpmul/shiftArray<2><6>
    SLICE_X46Y59.X       Tilo                  0.759   OZ4/arith/fpmul/Madd_resultRaw_addsub0001C5
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0001C51
    SLICE_X48Y61.G2      net (fanout=1)        0.434   OZ4/arith/fpmul/Madd_resultRaw_addsub0001C5
    SLICE_X48Y61.COUT    Topcyg                1.131   OZ4/arith/fpmul/resultRaw_addsub0001<6>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0001_Madd_lut<7>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0001_Madd_cy<7>
    SLICE_X48Y62.CIN     net (fanout=1)        0.000   OZ4/arith/fpmul/Madd_resultRaw_addsub0001_Madd_cy<7>
    SLICE_X48Y62.Y       Tciny                 0.883   OZ4/arith/fpmul/resultRaw_addsub0001<8>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0001_Madd_cy<8>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0001_Madd_xor<9>
    SLICE_X48Y68.G3      net (fanout=3)        0.525   OZ4/arith/fpmul/resultRaw_addsub0001<9>
    SLICE_X48Y68.Y       Tilo                  0.759   OZ4/arith/fpmul/shiftArray<14><19>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0003C61
    SLICE_X50Y67.BX      net (fanout=1)        0.651   OZ4/arith/fpmul/Madd_resultRaw_addsub0003C6
    SLICE_X50Y67.Y       Tbxy                  1.676   OZ4/arith/fpmul/resultRaw_addsub0003<10>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0003_Madd_cy<10>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0003_Madd_xor<11>
    SLICE_X50Y58.F2      net (fanout=3)        0.620   OZ4/arith/fpmul/resultRaw_addsub0003<11>
    SLICE_X50Y58.X       Tilo                  0.759   OZ4/arith/fpmul/Madd_resultRaw_addsub0005C6
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0005C61
    SLICE_X51Y68.BX      net (fanout=1)        0.749   OZ4/arith/fpmul/Madd_resultRaw_addsub0005C6
    SLICE_X51Y68.COUT    Tbxcy                 1.095   OZ4/arith/fpmul/resultRaw_addsub0005<12>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0005_Madd_cy<12>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0005_Madd_cy<13>
    SLICE_X51Y69.CIN     net (fanout=1)        0.000   OZ4/arith/fpmul/Madd_resultRaw_addsub0005_Madd_cy<13>
    SLICE_X51Y69.Y       Tciny                 0.869   OZ4/arith/fpmul/resultRaw_addsub0005<14>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0005_Madd_cy<14>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0005_Madd_xor<15>
    SLICE_X52Y79.F4      net (fanout=3)        0.844   OZ4/arith/fpmul/resultRaw_addsub0005<15>
    SLICE_X52Y79.X       Tilo                  0.759   OZ4/arith/fpmul/Madd_resultRaw_addsub0007C8
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0007C81
    SLICE_X52Y70.BX      net (fanout=1)        0.624   OZ4/arith/fpmul/Madd_resultRaw_addsub0007C8
    SLICE_X52Y70.Y       Tbxy                  1.676   OZ4/arith/fpmul/resultRaw_addsub0007<16>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0007_Madd_cy<16>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0007_Madd_xor<17>
    SLICE_X55Y76.F3      net (fanout=3)        0.644   OZ4/arith/fpmul/resultRaw_addsub0007<17>
    SLICE_X55Y76.X       Tilo                  0.704   OZ4/arith/fpmul/Madd_resultRaw_addsub0009C8
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0009C81
    SLICE_X55Y71.BX      net (fanout=1)        0.897   OZ4/arith/fpmul/Madd_resultRaw_addsub0009C8
    SLICE_X55Y71.Y       Tbxy                  1.574   OZ4/arith/fpmul/resultRaw_addsub0009<18>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0009_Madd_cy<18>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0009_Madd_xor<19>
    SLICE_X54Y75.G1      net (fanout=3)        0.382   OZ4/arith/fpmul/resultRaw_addsub0009<19>
    SLICE_X54Y75.Y       Tilo                  0.759   OZ4/arith/fpmul/shiftArray<12><20>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0011C81
    SLICE_X53Y71.BX      net (fanout=1)        0.652   OZ4/arith/fpmul/Madd_resultRaw_addsub0011C8
    SLICE_X53Y71.Y       Tbxy                  1.574   OZ4/arith/fpmul/resultRaw_addsub0011<20>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0011_Madd_cy<20>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0011_Madd_xor<21>
    SLICE_X48Y75.G1      net (fanout=3)        0.676   OZ4/arith/fpmul/resultRaw_addsub0011<21>
    SLICE_X48Y75.Y       Tilo                  0.759   OZ4/arith/fpmul/shiftArray<14><22>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0013C81
    SLICE_X49Y67.BX      net (fanout=1)        0.620   OZ4/arith/fpmul/Madd_resultRaw_addsub0013C8
    SLICE_X49Y67.COUT    Tbxcy                 1.095   OZ4/arith/fpmul/resultRaw_addsub0013<22>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0013_Madd_cy<22>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0013_Madd_cy<23>
    SLICE_X49Y68.CIN     net (fanout=1)        0.000   OZ4/arith/fpmul/Madd_resultRaw_addsub0013_Madd_cy<23>
    SLICE_X49Y68.Y       Tciny                 0.869   OZ4/arith/fpmul/resultRaw_addsub0013<24>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0013_Madd_cy<24>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0013_Madd_xor<25>
    SLICE_X47Y64.F2      net (fanout=1)        0.632   OZ4/arith/fpmul/resultRaw_addsub0013<25>
    SLICE_X47Y64.COUT    Topcyf                1.162   OZ4/arith/fpmul/resultRaw<25>
                                                       OZ4/arith/fpmul/Madd_resultRaw_lut<25>
                                                       OZ4/arith/fpmul/Madd_resultRaw_cy<25>
                                                       OZ4/arith/fpmul/Madd_resultRaw_cy<26>
    SLICE_X47Y65.CIN     net (fanout=1)        0.000   OZ4/arith/fpmul/Madd_resultRaw_cy<26>
    SLICE_X47Y65.Y       Tciny                 0.869   OZ4/arith/fpmul/resultRaw<27>
                                                       OZ4/arith/fpmul/Madd_resultRaw_cy<27>
                                                       OZ4/arith/fpmul/Madd_resultRaw_xor<28>
    SLICE_X44Y68.G3      net (fanout=15)       0.715   OZ4/arith/fpmul/resultRaw<28>
    SLICE_X44Y68.Y       Tilo                  0.759   N1738
                                                       OZ4/arith/fpmul/Madd_resultSigned_not0000<2>1_SW0
    SLICE_X46Y63.F1      net (fanout=1)        0.661   N1714
    SLICE_X46Y63.COUT    Topcyf                1.162   OZ4/arith/fpmul/resultSigned_addsub0000<2>
                                                       OZ4/arith/fpmul/Madd_resultSigned_not0000<2>1
                                                       OZ4/arith/fpmul/Madd_resultSigned_addsub0000_cy<2>
                                                       OZ4/arith/fpmul/Madd_resultSigned_addsub0000_cy<3>
    SLICE_X46Y64.CIN     net (fanout=1)        0.000   OZ4/arith/fpmul/Madd_resultSigned_addsub0000_cy<3>
    SLICE_X46Y64.COUT    Tbyp                  0.130   OZ4/arith/fpmul/resultSigned_addsub0000<4>
                                                       OZ4/arith/fpmul/Madd_resultSigned_addsub0000_cy<4>
                                                       OZ4/arith/fpmul/Madd_resultSigned_addsub0000_cy<5>
    SLICE_X46Y65.CIN     net (fanout=1)        0.000   OZ4/arith/fpmul/Madd_resultSigned_addsub0000_cy<5>
    SLICE_X46Y65.Y       Tciny                 0.883   OZ4/arith/fpmul/resultSigned_addsub0000<6>
                                                       OZ4/arith/fpmul/Madd_resultSigned_addsub0000_cy<6>
                                                       OZ4/arith/fpmul/Madd_resultSigned_addsub0000_xor<7>
    SLICE_X42Y61.G3      net (fanout=1)        0.563   OZ4/arith/fpmul/resultSigned_addsub0000<7>
    SLICE_X42Y61.Y       Tilo                  0.759   OZ4/DS/e0_r<23>
                                                       OZ4/DS/e0_next<23>30
    SLICE_X42Y61.F3      net (fanout=1)        0.023   OZ4/DS/e0_next<23>30/O
    SLICE_X42Y61.CLK     Tfck                  0.892   OZ4/DS/e0_r<23>
                                                       OZ4/DS/e0_next<23>263
                                                       OZ4/DS/e0_r_23
    -------------------------------------------------  ---------------------------
    Total                                     41.481ns (27.888ns logic, 13.593ns route)
                                                       (67.2% logic, 32.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.460ns (requirement - (data path - clock path skew + uncertainty))
  Source:               OZ4/DS/e1_r_17 (FF)
  Destination:          OZ4/DS/e0_r_23 (FF)
  Requirement:          40.000ns
  Data Path Delay:      41.460ns (Levels of Logic = 29)
  Clock Path Skew:      0.000ns
  Source Clock:         clkr/clk_count<0> falling at 20.000ns
  Destination Clock:    clkr/clk_count<0> falling at 60.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: OZ4/DS/e1_r_17 to OZ4/DS/e0_r_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y54.XQ      Tcko                  0.591   OZ4/DS/e1_r<17>
                                                       OZ4/DS/e1_r_17
    SLICE_X49Y55.G4      net (fanout=16)       0.695   OZ4/DS/e1_r<17>
    SLICE_X49Y55.COUT    Topcyg                1.001   OZ4/arith/fpmul/B_addsub0000<0>
                                                       OZ4/arith/fpmul/Madd_B_not0000<1>1_INV_0
                                                       OZ4/arith/fpmul/Madd_B_addsub0000_cy<1>
    SLICE_X49Y56.CIN     net (fanout=1)        0.000   OZ4/arith/fpmul/Madd_B_addsub0000_cy<1>
    SLICE_X49Y56.X       Tcinx                 0.462   OZ4/arith/fpmul/B_addsub0000<2>
                                                       OZ4/arith/fpmul/Madd_B_addsub0000_xor<2>
    SLICE_X44Y66.G4      net (fanout=4)        0.916   OZ4/arith/fpmul/B_addsub0000<2>
    SLICE_X44Y66.Y       Tilo                  0.759   OZ4/arith/fpmul/shiftArray<2><15>
                                                       OZ4/arith/fpmul/B<2>1
    SLICE_X46Y59.G1      net (fanout=13)       1.026   OZ4/arith/fpmul/B<2>
    SLICE_X46Y59.Y       Tilo                  0.759   OZ4/arith/fpmul/Madd_resultRaw_addsub0001C5
                                                       OZ4/arith/fpmul/shiftArray_2_mux0000<6>1
    SLICE_X46Y59.F3      net (fanout=2)        0.044   OZ4/arith/fpmul/shiftArray<2><6>
    SLICE_X46Y59.X       Tilo                  0.759   OZ4/arith/fpmul/Madd_resultRaw_addsub0001C5
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0001C51
    SLICE_X48Y61.G2      net (fanout=1)        0.434   OZ4/arith/fpmul/Madd_resultRaw_addsub0001C5
    SLICE_X48Y61.COUT    Topcyg                1.131   OZ4/arith/fpmul/resultRaw_addsub0001<6>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0001_Madd_lut<7>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0001_Madd_cy<7>
    SLICE_X48Y62.CIN     net (fanout=1)        0.000   OZ4/arith/fpmul/Madd_resultRaw_addsub0001_Madd_cy<7>
    SLICE_X48Y62.COUT    Tbyp                  0.130   OZ4/arith/fpmul/resultRaw_addsub0001<8>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0001_Madd_cy<8>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0001_Madd_cy<9>
    SLICE_X48Y63.CIN     net (fanout=1)        0.000   OZ4/arith/fpmul/Madd_resultRaw_addsub0001_Madd_cy<9>
    SLICE_X48Y63.Y       Tciny                 0.883   OZ4/arith/fpmul/resultRaw_addsub0001<10>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0001_Madd_cy<10>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0001_Madd_xor<11>
    SLICE_X54Y65.F4      net (fanout=3)        0.655   OZ4/arith/fpmul/resultRaw_addsub0001<11>
    SLICE_X54Y65.X       Tilo                  0.759   OZ4/arith/fpmul/Madd_resultRaw_addsub0003C8
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0003C81
    SLICE_X50Y68.BX      net (fanout=1)        0.944   OZ4/arith/fpmul/Madd_resultRaw_addsub0003C8
    SLICE_X50Y68.Y       Tbxy                  1.676   OZ4/arith/fpmul/resultRaw_addsub0003<12>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0003_Madd_cy<12>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0003_Madd_xor<13>
    SLICE_X50Y77.G3      net (fanout=3)        0.565   OZ4/arith/fpmul/resultRaw_addsub0003<13>
    SLICE_X50Y77.Y       Tilo                  0.759   N1613
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0005C81
    SLICE_X51Y69.BX      net (fanout=1)        0.620   OZ4/arith/fpmul/Madd_resultRaw_addsub0005C8
    SLICE_X51Y69.Y       Tbxy                  1.574   OZ4/arith/fpmul/resultRaw_addsub0005<14>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0005_Madd_cy<14>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0005_Madd_xor<15>
    SLICE_X52Y79.F4      net (fanout=3)        0.844   OZ4/arith/fpmul/resultRaw_addsub0005<15>
    SLICE_X52Y79.X       Tilo                  0.759   OZ4/arith/fpmul/Madd_resultRaw_addsub0007C8
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0007C81
    SLICE_X52Y70.BX      net (fanout=1)        0.624   OZ4/arith/fpmul/Madd_resultRaw_addsub0007C8
    SLICE_X52Y70.Y       Tbxy                  1.676   OZ4/arith/fpmul/resultRaw_addsub0007<16>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0007_Madd_cy<16>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0007_Madd_xor<17>
    SLICE_X55Y76.F3      net (fanout=3)        0.644   OZ4/arith/fpmul/resultRaw_addsub0007<17>
    SLICE_X55Y76.X       Tilo                  0.704   OZ4/arith/fpmul/Madd_resultRaw_addsub0009C8
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0009C81
    SLICE_X55Y71.BX      net (fanout=1)        0.897   OZ4/arith/fpmul/Madd_resultRaw_addsub0009C8
    SLICE_X55Y71.Y       Tbxy                  1.574   OZ4/arith/fpmul/resultRaw_addsub0009<18>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0009_Madd_cy<18>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0009_Madd_xor<19>
    SLICE_X54Y75.G1      net (fanout=3)        0.382   OZ4/arith/fpmul/resultRaw_addsub0009<19>
    SLICE_X54Y75.Y       Tilo                  0.759   OZ4/arith/fpmul/shiftArray<12><20>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0011C81
    SLICE_X53Y71.BX      net (fanout=1)        0.652   OZ4/arith/fpmul/Madd_resultRaw_addsub0011C8
    SLICE_X53Y71.Y       Tbxy                  1.574   OZ4/arith/fpmul/resultRaw_addsub0011<20>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0011_Madd_cy<20>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0011_Madd_xor<21>
    SLICE_X48Y75.G1      net (fanout=3)        0.676   OZ4/arith/fpmul/resultRaw_addsub0011<21>
    SLICE_X48Y75.Y       Tilo                  0.759   OZ4/arith/fpmul/shiftArray<14><22>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0013C81
    SLICE_X49Y67.BX      net (fanout=1)        0.620   OZ4/arith/fpmul/Madd_resultRaw_addsub0013C8
    SLICE_X49Y67.COUT    Tbxcy                 1.095   OZ4/arith/fpmul/resultRaw_addsub0013<22>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0013_Madd_cy<22>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0013_Madd_cy<23>
    SLICE_X49Y68.CIN     net (fanout=1)        0.000   OZ4/arith/fpmul/Madd_resultRaw_addsub0013_Madd_cy<23>
    SLICE_X49Y68.Y       Tciny                 0.869   OZ4/arith/fpmul/resultRaw_addsub0013<24>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0013_Madd_cy<24>
                                                       OZ4/arith/fpmul/Madd_resultRaw_addsub0013_Madd_xor<25>
    SLICE_X47Y64.F2      net (fanout=1)        0.632   OZ4/arith/fpmul/resultRaw_addsub0013<25>
    SLICE_X47Y64.COUT    Topcyf                1.162   OZ4/arith/fpmul/resultRaw<25>
                                                       OZ4/arith/fpmul/Madd_resultRaw_lut<25>
                                                       OZ4/arith/fpmul/Madd_resultRaw_cy<25>
                                                       OZ4/arith/fpmul/Madd_resultRaw_cy<26>
    SLICE_X47Y65.CIN     net (fanout=1)        0.000   OZ4/arith/fpmul/Madd_resultRaw_cy<26>
    SLICE_X47Y65.Y       Tciny                 0.869   OZ4/arith/fpmul/resultRaw<27>
                                                       OZ4/arith/fpmul/Madd_resultRaw_cy<27>
                                                       OZ4/arith/fpmul/Madd_resultRaw_xor<28>
    SLICE_X44Y68.G3      net (fanout=15)       0.715   OZ4/arith/fpmul/resultRaw<28>
    SLICE_X44Y68.Y       Tilo                  0.759   N1738
                                                       OZ4/arith/fpmul/Madd_resultSigned_not0000<2>1_SW0
    SLICE_X46Y63.F1      net (fanout=1)        0.661   N1714
    SLICE_X46Y63.COUT    Topcyf                1.162   OZ4/arith/fpmul/resultSigned_addsub0000<2>
                                                       OZ4/arith/fpmul/Madd_resultSigned_not0000<2>1
                                                       OZ4/arith/fpmul/Madd_resultSigned_addsub0000_cy<2>
                                                       OZ4/arith/fpmul/Madd_resultSigned_addsub0000_cy<3>
    SLICE_X46Y64.CIN     net (fanout=1)        0.000   OZ4/arith/fpmul/Madd_resultSigned_addsub0000_cy<3>
    SLICE_X46Y64.COUT    Tbyp                  0.130   OZ4/arith/fpmul/resultSigned_addsub0000<4>
                                                       OZ4/arith/fpmul/Madd_resultSigned_addsub0000_cy<4>
                                                       OZ4/arith/fpmul/Madd_resultSigned_addsub0000_cy<5>
    SLICE_X46Y65.CIN     net (fanout=1)        0.000   OZ4/arith/fpmul/Madd_resultSigned_addsub0000_cy<5>
    SLICE_X46Y65.Y       Tciny                 0.883   OZ4/arith/fpmul/resultSigned_addsub0000<6>
                                                       OZ4/arith/fpmul/Madd_resultSigned_addsub0000_cy<6>
                                                       OZ4/arith/fpmul/Madd_resultSigned_addsub0000_xor<7>
    SLICE_X42Y61.G3      net (fanout=1)        0.563   OZ4/arith/fpmul/resultSigned_addsub0000<7>
    SLICE_X42Y61.Y       Tilo                  0.759   OZ4/DS/e0_r<23>
                                                       OZ4/DS/e0_next<23>30
    SLICE_X42Y61.F3      net (fanout=1)        0.023   OZ4/DS/e0_next<23>30/O
    SLICE_X42Y61.CLK     Tfck                  0.892   OZ4/DS/e0_r<23>
                                                       OZ4/DS/e0_next<23>263
                                                       OZ4/DS/e0_r_23
    -------------------------------------------------  ---------------------------
    Total                                     41.460ns (27.628ns logic, 13.832ns route)
                                                       (66.6% logic, 33.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clkr_clk_count_01 = PERIOD TIMEGRP "clkr/clk_count_01" 40 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mem_ctr/addr_reg_13 (SLICE_X15Y62.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.930ns (requirement - (clock path skew + uncertainty - data path))
  Source:               OZ4/IO/oport_reg_13 (FF)
  Destination:          mem_ctr/addr_reg_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.930ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clkr/clk_count<0> falling at 60.000ns
  Destination Clock:    clkr/clk_count<0> falling at 60.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: OZ4/IO/oport_reg_13 to mem_ctr/addr_reg_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y63.XQ      Tcko                  0.473   OZ4/IO/oport_reg<13>
                                                       OZ4/IO/oport_reg_13
    SLICE_X15Y62.BX      net (fanout=1)        0.364   OZ4/IO/oport_reg<13>
    SLICE_X15Y62.CLK     Tckdi       (-Th)    -0.093   mem_ctr/addr_reg<13>
                                                       mem_ctr/addr_reg_13
    -------------------------------------------------  ---------------------------
    Total                                      0.930ns (0.566ns logic, 0.364ns route)
                                                       (60.9% logic, 39.1% route)

--------------------------------------------------------------------------------

Paths for end point mem_ctr/addr_reg_9 (SLICE_X12Y62.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.971ns (requirement - (clock path skew + uncertainty - data path))
  Source:               OZ4/IO/oport_reg_9 (FF)
  Destination:          mem_ctr/addr_reg_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.971ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clkr/clk_count<0> falling at 60.000ns
  Destination Clock:    clkr/clk_count<0> falling at 60.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: OZ4/IO/oport_reg_9 to mem_ctr/addr_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y62.XQ      Tcko                  0.473   OZ4/IO/oport_reg<9>
                                                       OZ4/IO/oport_reg_9
    SLICE_X12Y62.BX      net (fanout=1)        0.364   OZ4/IO/oport_reg<9>
    SLICE_X12Y62.CLK     Tckdi       (-Th)    -0.134   mem_ctr/addr_reg<9>
                                                       mem_ctr/addr_reg_9
    -------------------------------------------------  ---------------------------
    Total                                      0.971ns (0.607ns logic, 0.364ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------

Paths for end point mem_ctr/addr_reg_21 (SLICE_X14Y64.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.971ns (requirement - (clock path skew + uncertainty - data path))
  Source:               OZ4/IO/oport_reg_21 (FF)
  Destination:          mem_ctr/addr_reg_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.971ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clkr/clk_count<0> falling at 60.000ns
  Destination Clock:    clkr/clk_count<0> falling at 60.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: OZ4/IO/oport_reg_21 to mem_ctr/addr_reg_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y65.XQ      Tcko                  0.473   OZ4/IO/oport_reg<21>
                                                       OZ4/IO/oport_reg_21
    SLICE_X14Y64.BX      net (fanout=1)        0.364   OZ4/IO/oport_reg<21>
    SLICE_X14Y64.CLK     Tckdi       (-Th)    -0.134   mem_ctr/addr_reg<21>
                                                       mem_ctr/addr_reg_21
    -------------------------------------------------  ---------------------------
    Total                                      0.971ns (0.607ns logic, 0.364ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkr_clk_count_01 = PERIOD TIMEGRP "clkr/clk_count_01" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 36.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: OZ4/DS/stg_elements_3_13/SR
  Logical resource: OZ4/DS/stg_elements_3_13/SR
  Location pin: SLICE_X55Y15.SR
  Clock network: rst_IBUF_2
--------------------------------------------------------------------------------
Slack: 36.808ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: OZ4/DS/stg_elements_3_13/SR
  Logical resource: OZ4/DS/stg_elements_3_13/SR
  Location pin: SLICE_X55Y15.SR
  Clock network: rst_IBUF_2
--------------------------------------------------------------------------------
Slack: 36.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: OZ4/DS/stg_elements_3_14/SR
  Logical resource: OZ4/DS/stg_elements_3_14/SR
  Location pin: SLICE_X52Y16.SR
  Clock network: rst_IBUF_2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_vid_ctl_clk_half1 = PERIOD TIMEGRP "vid_ctl/clk_half1" 80 
ns HIGH 50%;

 1561 paths analyzed, 73 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.096ns.
--------------------------------------------------------------------------------

Paths for end point vid_ctl/RAM_addr_reg_2 (SLICE_X12Y71.G1), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     73.904ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vid_ctl/RAM_addr_reg_5 (FF)
  Destination:          vid_ctl/RAM_addr_reg_2 (FF)
  Requirement:          80.000ns
  Data Path Delay:      6.096ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         vid_ctl/clk_half rising at 0.000ns
  Destination Clock:    vid_ctl/clk_half rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vid_ctl/RAM_addr_reg_5 to vid_ctl/RAM_addr_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y70.XQ      Tcko                  0.592   vid_ctl/RAM_addr_reg<5>
                                                       vid_ctl/RAM_addr_reg_5
    SLICE_X15Y76.F1      net (fanout=3)        1.433   vid_ctl/RAM_addr_reg<5>
    SLICE_X15Y76.COUT    Topcyf                1.162   vid_ctl/RAM_addr_reg_cmp_eq0000_wg_cy<3>
                                                       vid_ctl/RAM_addr_reg_cmp_eq0000_wg_lut<2>
                                                       vid_ctl/RAM_addr_reg_cmp_eq0000_wg_cy<2>
                                                       vid_ctl/RAM_addr_reg_cmp_eq0000_wg_cy<3>
    SLICE_X15Y77.CIN     net (fanout=1)        0.000   vid_ctl/RAM_addr_reg_cmp_eq0000_wg_cy<3>
    SLICE_X15Y77.COUT    Tbyp                  0.118   vid_ctl/RAM_addr_reg_cmp_eq0000_wg_cy<5>
                                                       vid_ctl/RAM_addr_reg_cmp_eq0000_wg_cy<4>
                                                       vid_ctl/RAM_addr_reg_cmp_eq0000_wg_cy<5>
    SLICE_X15Y78.CIN     net (fanout=1)        0.000   vid_ctl/RAM_addr_reg_cmp_eq0000_wg_cy<5>
    SLICE_X15Y78.COUT    Tbyp                  0.118   vid_ctl/RAM_addr_reg_cmp_eq0000
                                                       vid_ctl/RAM_addr_reg_cmp_eq0000_wg_cy<6>
                                                       vid_ctl/RAM_addr_reg_cmp_eq0000_wg_cy<7>
    SLICE_X12Y71.G1      net (fanout=32)       1.781   vid_ctl/RAM_addr_reg_cmp_eq0000
    SLICE_X12Y71.CLK     Tgck                  0.892   vid_ctl/RAM_addr_reg<3>
                                                       vid_ctl/Mcount_RAM_addr_reg_eqn_210
                                                       vid_ctl/RAM_addr_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      6.096ns (2.882ns logic, 3.214ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     74.404ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vid_ctl/RAM_addr_reg_12 (FF)
  Destination:          vid_ctl/RAM_addr_reg_2 (FF)
  Requirement:          80.000ns
  Data Path Delay:      5.596ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         vid_ctl/clk_half rising at 0.000ns
  Destination Clock:    vid_ctl/clk_half rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vid_ctl/RAM_addr_reg_12 to vid_ctl/RAM_addr_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y74.YQ      Tcko                  0.652   vid_ctl/RAM_addr_reg<13>
                                                       vid_ctl/RAM_addr_reg_12
    SLICE_X15Y75.G1      net (fanout=3)        0.916   vid_ctl/RAM_addr_reg<12>
    SLICE_X15Y75.COUT    Topcyg                1.001   vid_ctl/RAM_addr_reg_cmp_eq0000_wg_cy<1>
                                                       vid_ctl/RAM_addr_reg_cmp_eq0000_wg_lut<1>
                                                       vid_ctl/RAM_addr_reg_cmp_eq0000_wg_cy<1>
    SLICE_X15Y76.CIN     net (fanout=1)        0.000   vid_ctl/RAM_addr_reg_cmp_eq0000_wg_cy<1>
    SLICE_X15Y76.COUT    Tbyp                  0.118   vid_ctl/RAM_addr_reg_cmp_eq0000_wg_cy<3>
                                                       vid_ctl/RAM_addr_reg_cmp_eq0000_wg_cy<2>
                                                       vid_ctl/RAM_addr_reg_cmp_eq0000_wg_cy<3>
    SLICE_X15Y77.CIN     net (fanout=1)        0.000   vid_ctl/RAM_addr_reg_cmp_eq0000_wg_cy<3>
    SLICE_X15Y77.COUT    Tbyp                  0.118   vid_ctl/RAM_addr_reg_cmp_eq0000_wg_cy<5>
                                                       vid_ctl/RAM_addr_reg_cmp_eq0000_wg_cy<4>
                                                       vid_ctl/RAM_addr_reg_cmp_eq0000_wg_cy<5>
    SLICE_X15Y78.CIN     net (fanout=1)        0.000   vid_ctl/RAM_addr_reg_cmp_eq0000_wg_cy<5>
    SLICE_X15Y78.COUT    Tbyp                  0.118   vid_ctl/RAM_addr_reg_cmp_eq0000
                                                       vid_ctl/RAM_addr_reg_cmp_eq0000_wg_cy<6>
                                                       vid_ctl/RAM_addr_reg_cmp_eq0000_wg_cy<7>
    SLICE_X12Y71.G1      net (fanout=32)       1.781   vid_ctl/RAM_addr_reg_cmp_eq0000
    SLICE_X12Y71.CLK     Tgck                  0.892   vid_ctl/RAM_addr_reg<3>
                                                       vid_ctl/Mcount_RAM_addr_reg_eqn_210
                                                       vid_ctl/RAM_addr_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      5.596ns (2.899ns logic, 2.697ns route)
                                                       (51.8% logic, 48.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     74.408ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vid_ctl/RAM_addr_reg_28 (FF)
  Destination:          vid_ctl/RAM_addr_reg_2 (FF)
  Requirement:          80.000ns
  Data Path Delay:      5.588ns (Levels of Logic = 2)
  Clock Path Skew:      -0.004ns (0.025 - 0.029)
  Source Clock:         vid_ctl/clk_half rising at 0.000ns
  Destination Clock:    vid_ctl/clk_half rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vid_ctl/RAM_addr_reg_28 to vid_ctl/RAM_addr_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y83.YQ      Tcko                  0.652   vid_ctl/RAM_addr_reg<29>
                                                       vid_ctl/RAM_addr_reg_28
    SLICE_X15Y78.F1      net (fanout=2)        1.101   vid_ctl/RAM_addr_reg<28>
    SLICE_X15Y78.COUT    Topcyf                1.162   vid_ctl/RAM_addr_reg_cmp_eq0000
                                                       vid_ctl/RAM_addr_reg_cmp_eq0000_wg_lut<6>
                                                       vid_ctl/RAM_addr_reg_cmp_eq0000_wg_cy<6>
                                                       vid_ctl/RAM_addr_reg_cmp_eq0000_wg_cy<7>
    SLICE_X12Y71.G1      net (fanout=32)       1.781   vid_ctl/RAM_addr_reg_cmp_eq0000
    SLICE_X12Y71.CLK     Tgck                  0.892   vid_ctl/RAM_addr_reg<3>
                                                       vid_ctl/Mcount_RAM_addr_reg_eqn_210
                                                       vid_ctl/RAM_addr_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      5.588ns (2.706ns logic, 2.882ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------

Paths for end point vid_ctl/RAM_addr_reg_8 (SLICE_X12Y72.G2), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     74.005ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vid_ctl/RAM_addr_reg_5 (FF)
  Destination:          vid_ctl/RAM_addr_reg_8 (FF)
  Requirement:          80.000ns
  Data Path Delay:      5.994ns (Levels of Logic = 4)
  Clock Path Skew:      -0.001ns (0.005 - 0.006)
  Source Clock:         vid_ctl/clk_half rising at 0.000ns
  Destination Clock:    vid_ctl/clk_half rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vid_ctl/RAM_addr_reg_5 to vid_ctl/RAM_addr_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y70.XQ      Tcko                  0.592   vid_ctl/RAM_addr_reg<5>
                                                       vid_ctl/RAM_addr_reg_5
    SLICE_X15Y76.F1      net (fanout=3)        1.433   vid_ctl/RAM_addr_reg<5>
    SLICE_X15Y76.COUT    Topcyf                1.162   vid_ctl/RAM_addr_reg_cmp_eq0000_wg_cy<3>
                                                       vid_ctl/RAM_addr_reg_cmp_eq0000_wg_lut<2>
                                                       vid_ctl/RAM_addr_reg_cmp_eq0000_wg_cy<2>
                                                       vid_ctl/RAM_addr_reg_cmp_eq0000_wg_cy<3>
    SLICE_X15Y77.CIN     net (fanout=1)        0.000   vid_ctl/RAM_addr_reg_cmp_eq0000_wg_cy<3>
    SLICE_X15Y77.COUT    Tbyp                  0.118   vid_ctl/RAM_addr_reg_cmp_eq0000_wg_cy<5>
                                                       vid_ctl/RAM_addr_reg_cmp_eq0000_wg_cy<4>
                                                       vid_ctl/RAM_addr_reg_cmp_eq0000_wg_cy<5>
    SLICE_X15Y78.CIN     net (fanout=1)        0.000   vid_ctl/RAM_addr_reg_cmp_eq0000_wg_cy<5>
    SLICE_X15Y78.COUT    Tbyp                  0.118   vid_ctl/RAM_addr_reg_cmp_eq0000
                                                       vid_ctl/RAM_addr_reg_cmp_eq0000_wg_cy<6>
                                                       vid_ctl/RAM_addr_reg_cmp_eq0000_wg_cy<7>
    SLICE_X12Y72.G2      net (fanout=32)       1.679   vid_ctl/RAM_addr_reg_cmp_eq0000
    SLICE_X12Y72.CLK     Tgck                  0.892   vid_ctl/RAM_addr_reg<9>
                                                       vid_ctl/Mcount_RAM_addr_reg_eqn_81
                                                       vid_ctl/RAM_addr_reg_8
    -------------------------------------------------  ---------------------------
    Total                                      5.994ns (2.882ns logic, 3.112ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     74.506ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vid_ctl/RAM_addr_reg_12 (FF)
  Destination:          vid_ctl/RAM_addr_reg_8 (FF)
  Requirement:          80.000ns
  Data Path Delay:      5.494ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         vid_ctl/clk_half rising at 0.000ns
  Destination Clock:    vid_ctl/clk_half rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vid_ctl/RAM_addr_reg_12 to vid_ctl/RAM_addr_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y74.YQ      Tcko                  0.652   vid_ctl/RAM_addr_reg<13>
                                                       vid_ctl/RAM_addr_reg_12
    SLICE_X15Y75.G1      net (fanout=3)        0.916   vid_ctl/RAM_addr_reg<12>
    SLICE_X15Y75.COUT    Topcyg                1.001   vid_ctl/RAM_addr_reg_cmp_eq0000_wg_cy<1>
                                                       vid_ctl/RAM_addr_reg_cmp_eq0000_wg_lut<1>
                                                       vid_ctl/RAM_addr_reg_cmp_eq0000_wg_cy<1>
    SLICE_X15Y76.CIN     net (fanout=1)        0.000   vid_ctl/RAM_addr_reg_cmp_eq0000_wg_cy<1>
    SLICE_X15Y76.COUT    Tbyp                  0.118   vid_ctl/RAM_addr_reg_cmp_eq0000_wg_cy<3>
                                                       vid_ctl/RAM_addr_reg_cmp_eq0000_wg_cy<2>
                                                       vid_ctl/RAM_addr_reg_cmp_eq0000_wg_cy<3>
    SLICE_X15Y77.CIN     net (fanout=1)        0.000   vid_ctl/RAM_addr_reg_cmp_eq0000_wg_cy<3>
    SLICE_X15Y77.COUT    Tbyp                  0.118   vid_ctl/RAM_addr_reg_cmp_eq0000_wg_cy<5>
                                                       vid_ctl/RAM_addr_reg_cmp_eq0000_wg_cy<4>
                                                       vid_ctl/RAM_addr_reg_cmp_eq0000_wg_cy<5>
    SLICE_X15Y78.CIN     net (fanout=1)        0.000   vid_ctl/RAM_addr_reg_cmp_eq0000_wg_cy<5>
    SLICE_X15Y78.COUT    Tbyp                  0.118   vid_ctl/RAM_addr_reg_cmp_eq0000
                                                       vid_ctl/RAM_addr_reg_cmp_eq0000_wg_cy<6>
                                                       vid_ctl/RAM_addr_reg_cmp_eq0000_wg_cy<7>
    SLICE_X12Y72.G2      net (fanout=32)       1.679   vid_ctl/RAM_addr_reg_cmp_eq0000
    SLICE_X12Y72.CLK     Tgck                  0.892   vid_ctl/RAM_addr_reg<9>
                                                       vid_ctl/Mcount_RAM_addr_reg_eqn_81
                                                       vid_ctl/RAM_addr_reg_8
    -------------------------------------------------  ---------------------------
    Total                                      5.494ns (2.899ns logic, 2.595ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     74.509ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vid_ctl/RAM_addr_reg_28 (FF)
  Destination:          vid_ctl/RAM_addr_reg_8 (FF)
  Requirement:          80.000ns
  Data Path Delay:      5.486ns (Levels of Logic = 2)
  Clock Path Skew:      -0.005ns (0.024 - 0.029)
  Source Clock:         vid_ctl/clk_half rising at 0.000ns
  Destination Clock:    vid_ctl/clk_half rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vid_ctl/RAM_addr_reg_28 to vid_ctl/RAM_addr_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y83.YQ      Tcko                  0.652   vid_ctl/RAM_addr_reg<29>
                                                       vid_ctl/RAM_addr_reg_28
    SLICE_X15Y78.F1      net (fanout=2)        1.101   vid_ctl/RAM_addr_reg<28>
    SLICE_X15Y78.COUT    Topcyf                1.162   vid_ctl/RAM_addr_reg_cmp_eq0000
                                                       vid_ctl/RAM_addr_reg_cmp_eq0000_wg_lut<6>
                                                       vid_ctl/RAM_addr_reg_cmp_eq0000_wg_cy<6>
                                                       vid_ctl/RAM_addr_reg_cmp_eq0000_wg_cy<7>
    SLICE_X12Y72.G2      net (fanout=32)       1.679   vid_ctl/RAM_addr_reg_cmp_eq0000
    SLICE_X12Y72.CLK     Tgck                  0.892   vid_ctl/RAM_addr_reg<9>
                                                       vid_ctl/Mcount_RAM_addr_reg_eqn_81
                                                       vid_ctl/RAM_addr_reg_8
    -------------------------------------------------  ---------------------------
    Total                                      5.486ns (2.706ns logic, 2.780ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------

Paths for end point vid_ctl/RAM_addr_reg_9 (SLICE_X12Y72.F2), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     74.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vid_ctl/RAM_addr_reg_5 (FF)
  Destination:          vid_ctl/RAM_addr_reg_9 (FF)
  Requirement:          80.000ns
  Data Path Delay:      5.954ns (Levels of Logic = 4)
  Clock Path Skew:      -0.001ns (0.005 - 0.006)
  Source Clock:         vid_ctl/clk_half rising at 0.000ns
  Destination Clock:    vid_ctl/clk_half rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vid_ctl/RAM_addr_reg_5 to vid_ctl/RAM_addr_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y70.XQ      Tcko                  0.592   vid_ctl/RAM_addr_reg<5>
                                                       vid_ctl/RAM_addr_reg_5
    SLICE_X15Y76.F1      net (fanout=3)        1.433   vid_ctl/RAM_addr_reg<5>
    SLICE_X15Y76.COUT    Topcyf                1.162   vid_ctl/RAM_addr_reg_cmp_eq0000_wg_cy<3>
                                                       vid_ctl/RAM_addr_reg_cmp_eq0000_wg_lut<2>
                                                       vid_ctl/RAM_addr_reg_cmp_eq0000_wg_cy<2>
                                                       vid_ctl/RAM_addr_reg_cmp_eq0000_wg_cy<3>
    SLICE_X15Y77.CIN     net (fanout=1)        0.000   vid_ctl/RAM_addr_reg_cmp_eq0000_wg_cy<3>
    SLICE_X15Y77.COUT    Tbyp                  0.118   vid_ctl/RAM_addr_reg_cmp_eq0000_wg_cy<5>
                                                       vid_ctl/RAM_addr_reg_cmp_eq0000_wg_cy<4>
                                                       vid_ctl/RAM_addr_reg_cmp_eq0000_wg_cy<5>
    SLICE_X15Y78.CIN     net (fanout=1)        0.000   vid_ctl/RAM_addr_reg_cmp_eq0000_wg_cy<5>
    SLICE_X15Y78.COUT    Tbyp                  0.118   vid_ctl/RAM_addr_reg_cmp_eq0000
                                                       vid_ctl/RAM_addr_reg_cmp_eq0000_wg_cy<6>
                                                       vid_ctl/RAM_addr_reg_cmp_eq0000_wg_cy<7>
    SLICE_X12Y72.F2      net (fanout=32)       1.639   vid_ctl/RAM_addr_reg_cmp_eq0000
    SLICE_X12Y72.CLK     Tfck                  0.892   vid_ctl/RAM_addr_reg<9>
                                                       vid_ctl/Mcount_RAM_addr_reg_eqn_91
                                                       vid_ctl/RAM_addr_reg_9
    -------------------------------------------------  ---------------------------
    Total                                      5.954ns (2.882ns logic, 3.072ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     74.546ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vid_ctl/RAM_addr_reg_12 (FF)
  Destination:          vid_ctl/RAM_addr_reg_9 (FF)
  Requirement:          80.000ns
  Data Path Delay:      5.454ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         vid_ctl/clk_half rising at 0.000ns
  Destination Clock:    vid_ctl/clk_half rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vid_ctl/RAM_addr_reg_12 to vid_ctl/RAM_addr_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y74.YQ      Tcko                  0.652   vid_ctl/RAM_addr_reg<13>
                                                       vid_ctl/RAM_addr_reg_12
    SLICE_X15Y75.G1      net (fanout=3)        0.916   vid_ctl/RAM_addr_reg<12>
    SLICE_X15Y75.COUT    Topcyg                1.001   vid_ctl/RAM_addr_reg_cmp_eq0000_wg_cy<1>
                                                       vid_ctl/RAM_addr_reg_cmp_eq0000_wg_lut<1>
                                                       vid_ctl/RAM_addr_reg_cmp_eq0000_wg_cy<1>
    SLICE_X15Y76.CIN     net (fanout=1)        0.000   vid_ctl/RAM_addr_reg_cmp_eq0000_wg_cy<1>
    SLICE_X15Y76.COUT    Tbyp                  0.118   vid_ctl/RAM_addr_reg_cmp_eq0000_wg_cy<3>
                                                       vid_ctl/RAM_addr_reg_cmp_eq0000_wg_cy<2>
                                                       vid_ctl/RAM_addr_reg_cmp_eq0000_wg_cy<3>
    SLICE_X15Y77.CIN     net (fanout=1)        0.000   vid_ctl/RAM_addr_reg_cmp_eq0000_wg_cy<3>
    SLICE_X15Y77.COUT    Tbyp                  0.118   vid_ctl/RAM_addr_reg_cmp_eq0000_wg_cy<5>
                                                       vid_ctl/RAM_addr_reg_cmp_eq0000_wg_cy<4>
                                                       vid_ctl/RAM_addr_reg_cmp_eq0000_wg_cy<5>
    SLICE_X15Y78.CIN     net (fanout=1)        0.000   vid_ctl/RAM_addr_reg_cmp_eq0000_wg_cy<5>
    SLICE_X15Y78.COUT    Tbyp                  0.118   vid_ctl/RAM_addr_reg_cmp_eq0000
                                                       vid_ctl/RAM_addr_reg_cmp_eq0000_wg_cy<6>
                                                       vid_ctl/RAM_addr_reg_cmp_eq0000_wg_cy<7>
    SLICE_X12Y72.F2      net (fanout=32)       1.639   vid_ctl/RAM_addr_reg_cmp_eq0000
    SLICE_X12Y72.CLK     Tfck                  0.892   vid_ctl/RAM_addr_reg<9>
                                                       vid_ctl/Mcount_RAM_addr_reg_eqn_91
                                                       vid_ctl/RAM_addr_reg_9
    -------------------------------------------------  ---------------------------
    Total                                      5.454ns (2.899ns logic, 2.555ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     74.549ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vid_ctl/RAM_addr_reg_28 (FF)
  Destination:          vid_ctl/RAM_addr_reg_9 (FF)
  Requirement:          80.000ns
  Data Path Delay:      5.446ns (Levels of Logic = 2)
  Clock Path Skew:      -0.005ns (0.024 - 0.029)
  Source Clock:         vid_ctl/clk_half rising at 0.000ns
  Destination Clock:    vid_ctl/clk_half rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vid_ctl/RAM_addr_reg_28 to vid_ctl/RAM_addr_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y83.YQ      Tcko                  0.652   vid_ctl/RAM_addr_reg<29>
                                                       vid_ctl/RAM_addr_reg_28
    SLICE_X15Y78.F1      net (fanout=2)        1.101   vid_ctl/RAM_addr_reg<28>
    SLICE_X15Y78.COUT    Topcyf                1.162   vid_ctl/RAM_addr_reg_cmp_eq0000
                                                       vid_ctl/RAM_addr_reg_cmp_eq0000_wg_lut<6>
                                                       vid_ctl/RAM_addr_reg_cmp_eq0000_wg_cy<6>
                                                       vid_ctl/RAM_addr_reg_cmp_eq0000_wg_cy<7>
    SLICE_X12Y72.F2      net (fanout=32)       1.639   vid_ctl/RAM_addr_reg_cmp_eq0000
    SLICE_X12Y72.CLK     Tfck                  0.892   vid_ctl/RAM_addr_reg<9>
                                                       vid_ctl/Mcount_RAM_addr_reg_eqn_91
                                                       vid_ctl/RAM_addr_reg_9
    -------------------------------------------------  ---------------------------
    Total                                      5.446ns (2.706ns logic, 2.740ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_vid_ctl_clk_half1 = PERIOD TIMEGRP "vid_ctl/clk_half1" 80 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point vid_ctl/clk_half (SLICE_X12Y21.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.345ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vid_ctl/clk_half (FF)
  Destination:          vid_ctl/clk_half (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.345ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clkr/clk_count<0> rising at 80.000ns
  Destination Clock:    clkr/clk_count<0> rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: vid_ctl/clk_half to vid_ctl/clk_half
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y21.YQ      Tcko                  0.522   vid_ctl/clk_half1
                                                       vid_ctl/clk_half
    SLICE_X12Y21.BY      net (fanout=10)       0.671   vid_ctl/clk_half1
    SLICE_X12Y21.CLK     Tckdi       (-Th)    -0.152   vid_ctl/clk_half1
                                                       vid_ctl/clk_half
    -------------------------------------------------  ---------------------------
    Total                                      1.345ns (0.674ns logic, 0.671ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------

Paths for end point vid_ctl/pre_colors_5 (SLICE_X2Y20.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.976ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vid_ctl/clk_half (FF)
  Destination:          vid_ctl/pre_colors_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.011ns (Levels of Logic = 1)
  Clock Path Skew:      0.035ns (0.059 - 0.024)
  Source Clock:         clkr/clk_count<0> rising at 80.000ns
  Destination Clock:    clkr/clk_count<0> rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: vid_ctl/clk_half to vid_ctl/pre_colors_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y21.YQ      Tcko                  0.522   vid_ctl/clk_half1
                                                       vid_ctl/clk_half
    SLICE_X2Y20.F4       net (fanout=10)       0.929   vid_ctl/clk_half1
    SLICE_X2Y20.CLK      Tckf        (-Th)    -0.560   vid_ctl/pre_colors<5>
                                                       vid_ctl/pre_colors_mux0001<5>1
                                                       vid_ctl/pre_colors_5
    -------------------------------------------------  ---------------------------
    Total                                      2.011ns (1.082ns logic, 0.929ns route)
                                                       (53.8% logic, 46.2% route)

--------------------------------------------------------------------------------

Paths for end point vid_ctl/pre_colors_2 (SLICE_X3Y24.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.186ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vid_ctl/clk_half (FF)
  Destination:          vid_ctl/pre_colors_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.202ns (Levels of Logic = 1)
  Clock Path Skew:      0.016ns (0.103 - 0.087)
  Source Clock:         clkr/clk_count<0> rising at 80.000ns
  Destination Clock:    clkr/clk_count<0> rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: vid_ctl/clk_half to vid_ctl/pre_colors_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y21.YQ      Tcko                  0.522   vid_ctl/clk_half1
                                                       vid_ctl/clk_half
    SLICE_X3Y24.G4       net (fanout=10)       1.164   vid_ctl/clk_half1
    SLICE_X3Y24.CLK      Tckg        (-Th)    -0.516   vid_ctl/pre_colors<3>
                                                       vid_ctl/pre_colors_mux0001<2>1
                                                       vid_ctl/pre_colors_2
    -------------------------------------------------  ---------------------------
    Total                                      2.202ns (1.038ns logic, 1.164ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_vid_ctl_clk_half1 = PERIOD TIMEGRP "vid_ctl/clk_half1" 80 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 76.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 80.000ns
  Low pulse: 40.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: vid_ctl/RAM_addr_reg<11>/SR
  Logical resource: vid_ctl/RAM_addr_reg_11/SR
  Location pin: SLICE_X14Y75.SR
  Clock network: rst_IBUF_1
--------------------------------------------------------------------------------
Slack: 76.808ns (period - (min high pulse limit / (high pulse / period)))
  Period: 80.000ns
  High pulse: 40.000ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: vid_ctl/RAM_addr_reg<11>/SR
  Logical resource: vid_ctl/RAM_addr_reg_11/SR
  Location pin: SLICE_X14Y75.SR
  Clock network: rst_IBUF_1
--------------------------------------------------------------------------------
Slack: 76.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 80.000ns
  Low pulse: 40.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: vid_ctl/RAM_addr_reg<11>/SR
  Logical resource: vid_ctl/RAM_addr_reg_10/SR
  Location pin: SLICE_X14Y75.SR
  Clock network: rst_IBUF_1
--------------------------------------------------------------------------------


1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   13.176|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 19  Score: 20763  (Setup/Max: 20763, Hold: 0)

Constraints cover 338984954746959 paths, 0 nets, and 19934 connections

Design statistics:
   Minimum period:  41.657ns{1}   (Maximum frequency:  24.006MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed May 18 23:00:50 2011 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 233 MB



