#ifdef SIMULATION
#ifndef _KF32A13K_REG_SIMULATION_SYSTICK_H_
#define _KF32A13K_REG_SIMULATION_SYSTICK_H_
#ifdef __cplusplus
extern "C" {
#endif

//--------

#define HWIO_ST0_CLKC_ADDR               0xF0000100
#define HWIO_ST0_CLKC_ST0_CLKC_DISR_SHFT 0
#define HWIO_ST0_CLKC_ST0_CLKC_DISR_MASK 0x00000001
#define HWIO_ST0_CLKC_ST0_CLKC_DISS_SHFT 1
#define HWIO_ST0_CLKC_ST0_CLKC_DISS_MASK 0x00000002
#define HWIO_ST0_CLKC_ST0_CLKC_EDIS_SHFT 2
#define HWIO_ST0_CLKC_ST0_CLKC_EDIS_MASK 0x00000004

//--------

#define HWIO_ST0_INFO_ADDR                  0xF0000104
#define HWIO_ST0_INFO_ST0_INFO_MODREV_SHFT  0
#define HWIO_ST0_INFO_ST0_INFO_MODREV_MASK  0x000000ff
#define HWIO_ST0_INFO_ST0_INFO_MODTYPE_SHFT 8
#define HWIO_ST0_INFO_ST0_INFO_MODTYPE_MASK 0x0000ff00
#define HWIO_ST0_INFO_ST0_INFO_MODNUM_SHFT  16
#define HWIO_ST0_INFO_ST0_INFO_MODNUM_MASK  0xffff0000

//--------

#define HWIO_ST0_DBG_ADDR                0xF0000108
#define HWIO_ST0_DBG_ST0_DBG_SUS_SHFT    24
#define HWIO_ST0_DBG_ST0_DBG_SUS_MASK    0x0f000000
#define HWIO_ST0_DBG_ST0_DBG_SUSP_SHFT   28
#define HWIO_ST0_DBG_ST0_DBG_SUSP_MASK   0x10000000
#define HWIO_ST0_DBG_ST0_DBG_SUSSTA_SHFT 29
#define HWIO_ST0_DBG_ST0_DBG_SUSSTA_MASK 0x20000000

//--------

#define HWIO_ST0_RSTx0_ADDR                  0xF000010C
#define HWIO_ST0_RSTx0_ST0_RSTx0_RST_SHFT    0
#define HWIO_ST0_RSTx0_ST0_RSTx0_RST_MASK    0x00000001
#define HWIO_ST0_RSTx0_ST0_RSTx0_RSTSTA_SHFT 1
#define HWIO_ST0_RSTx0_ST0_RSTx0_RSTSTA_MASK 0x00000002

//--------

#define HWIO_ST0_RSTx1_ADDR               0xF0000110
#define HWIO_ST0_RSTx1_ST0_RSTx1_RST_SHFT 0
#define HWIO_ST0_RSTx1_ST0_RSTx1_RST_MASK 0x00000001

//--------

#define HWIO_ST0_RSTxCLR_ADDR                 0xF0000114
#define HWIO_ST0_RSTxCLR_ST0_RSTxCLR_CLR_SHFT 0
#define HWIO_ST0_RSTxCLR_ST0_RSTxCLR_CLR_MASK 0x00000001

//--------

#define HWIO_ST0_ACES0_ADDR                0xF0000118
#define HWIO_ST0_ACES0_ST0_ACES0_EN0_SHFT  0
#define HWIO_ST0_ACES0_ST0_ACES0_EN0_MASK  0x00000001
#define HWIO_ST0_ACES0_ST0_ACES0_EN1_SHFT  1
#define HWIO_ST0_ACES0_ST0_ACES0_EN1_MASK  0x00000002
#define HWIO_ST0_ACES0_ST0_ACES0_EN2_SHFT  2
#define HWIO_ST0_ACES0_ST0_ACES0_EN2_MASK  0x00000004
#define HWIO_ST0_ACES0_ST0_ACES0_EN3_SHFT  3
#define HWIO_ST0_ACES0_ST0_ACES0_EN3_MASK  0x00000008
#define HWIO_ST0_ACES0_ST0_ACES0_EN4_SHFT  4
#define HWIO_ST0_ACES0_ST0_ACES0_EN4_MASK  0x00000010
#define HWIO_ST0_ACES0_ST0_ACES0_EN5_SHFT  5
#define HWIO_ST0_ACES0_ST0_ACES0_EN5_MASK  0x00000020
#define HWIO_ST0_ACES0_ST0_ACES0_EN6_SHFT  6
#define HWIO_ST0_ACES0_ST0_ACES0_EN6_MASK  0x00000040
#define HWIO_ST0_ACES0_ST0_ACES0_EN7_SHFT  7
#define HWIO_ST0_ACES0_ST0_ACES0_EN7_MASK  0x00000080
#define HWIO_ST0_ACES0_ST0_ACES0_EN8_SHFT  8
#define HWIO_ST0_ACES0_ST0_ACES0_EN8_MASK  0x00000100
#define HWIO_ST0_ACES0_ST0_ACES0_EN9_SHFT  9
#define HWIO_ST0_ACES0_ST0_ACES0_EN9_MASK  0x00000200
#define HWIO_ST0_ACES0_ST0_ACES0_EN10_SHFT 10
#define HWIO_ST0_ACES0_ST0_ACES0_EN10_MASK 0x00000400
#define HWIO_ST0_ACES0_ST0_ACES0_EN11_SHFT 11
#define HWIO_ST0_ACES0_ST0_ACES0_EN11_MASK 0x00000800
#define HWIO_ST0_ACES0_ST0_ACES0_EN12_SHFT 12
#define HWIO_ST0_ACES0_ST0_ACES0_EN12_MASK 0x00001000
#define HWIO_ST0_ACES0_ST0_ACES0_EN13_SHFT 13
#define HWIO_ST0_ACES0_ST0_ACES0_EN13_MASK 0x00002000
#define HWIO_ST0_ACES0_ST0_ACES0_EN14_SHFT 14
#define HWIO_ST0_ACES0_ST0_ACES0_EN14_MASK 0x00004000
#define HWIO_ST0_ACES0_ST0_ACES0_EN15_SHFT 15
#define HWIO_ST0_ACES0_ST0_ACES0_EN15_MASK 0x00008000
#define HWIO_ST0_ACES0_ST0_ACES0_EN16_SHFT 16
#define HWIO_ST0_ACES0_ST0_ACES0_EN16_MASK 0x00010000
#define HWIO_ST0_ACES0_ST0_ACES0_EN17_SHFT 17
#define HWIO_ST0_ACES0_ST0_ACES0_EN17_MASK 0x00020000
#define HWIO_ST0_ACES0_ST0_ACES0_EN18_SHFT 18
#define HWIO_ST0_ACES0_ST0_ACES0_EN18_MASK 0x00040000
#define HWIO_ST0_ACES0_ST0_ACES0_EN19_SHFT 19
#define HWIO_ST0_ACES0_ST0_ACES0_EN19_MASK 0x00080000
#define HWIO_ST0_ACES0_ST0_ACES0_EN20_SHFT 20
#define HWIO_ST0_ACES0_ST0_ACES0_EN20_MASK 0x00100000
#define HWIO_ST0_ACES0_ST0_ACES0_EN21_SHFT 21
#define HWIO_ST0_ACES0_ST0_ACES0_EN21_MASK 0x00200000
#define HWIO_ST0_ACES0_ST0_ACES0_EN22_SHFT 22
#define HWIO_ST0_ACES0_ST0_ACES0_EN22_MASK 0x00400000
#define HWIO_ST0_ACES0_ST0_ACES0_EN23_SHFT 23
#define HWIO_ST0_ACES0_ST0_ACES0_EN23_MASK 0x00800000
#define HWIO_ST0_ACES0_ST0_ACES0_EN24_SHFT 24
#define HWIO_ST0_ACES0_ST0_ACES0_EN24_MASK 0x01000000
#define HWIO_ST0_ACES0_ST0_ACES0_EN25_SHFT 25
#define HWIO_ST0_ACES0_ST0_ACES0_EN25_MASK 0x02000000
#define HWIO_ST0_ACES0_ST0_ACES0_EN26_SHFT 26
#define HWIO_ST0_ACES0_ST0_ACES0_EN26_MASK 0x04000000
#define HWIO_ST0_ACES0_ST0_ACES0_EN27_SHFT 27
#define HWIO_ST0_ACES0_ST0_ACES0_EN27_MASK 0x08000000
#define HWIO_ST0_ACES0_ST0_ACES0_EN28_SHFT 28
#define HWIO_ST0_ACES0_ST0_ACES0_EN28_MASK 0x10000000
#define HWIO_ST0_ACES0_ST0_ACES0_EN29_SHFT 29
#define HWIO_ST0_ACES0_ST0_ACES0_EN29_MASK 0x20000000
#define HWIO_ST0_ACES0_ST0_ACES0_EN30_SHFT 30
#define HWIO_ST0_ACES0_ST0_ACES0_EN30_MASK 0x40000000
#define HWIO_ST0_ACES0_ST0_ACES0_EN31_SHFT 31
#define HWIO_ST0_ACES0_ST0_ACES0_EN31_MASK 0x80000000

//--------

#define HWIO_ST0_ACES1_ADDR 0xF000011C

//--------

#define HWIO_ST0_TIM0_ADDR                  0xF0000120
#define HWIO_ST0_TIM0_ST0_TIM0_STB31B0_SHFT 0
#define HWIO_ST0_TIM0_ST0_TIM0_STB31B0_MASK 0xffffffff

//--------

#define HWIO_ST0_TIM1_ADDR                  0xF0000124
#define HWIO_ST0_TIM1_ST0_TIM1_STB35B4_SHFT 0
#define HWIO_ST0_TIM1_ST0_TIM1_STB35B4_MASK 0xffffffff

//--------

#define HWIO_ST0_TIM2_ADDR                  0xF0000128
#define HWIO_ST0_TIM2_ST0_TIM2_STB39B8_SHFT 0
#define HWIO_ST0_TIM2_ST0_TIM2_STB39B8_MASK 0xffffffff

//--------

#define HWIO_ST0_TIM3_ADDR                   0xF000012C
#define HWIO_ST0_TIM3_ST0_TIM3_STB43B12_SHFT 0
#define HWIO_ST0_TIM3_ST0_TIM3_STB43B12_MASK 0xffffffff

//--------

#define HWIO_ST0_TIM4_ADDR                   0xF0000130
#define HWIO_ST0_TIM4_ST0_TIM4_STB47B16_SHFT 0
#define HWIO_ST0_TIM4_ST0_TIM4_STB47B16_MASK 0xffffffff

//--------

#define HWIO_ST0_TIM5_ADDR                   0xF0000134
#define HWIO_ST0_TIM5_ST0_TIM5_STB51B20_SHFT 0
#define HWIO_ST0_TIM5_ST0_TIM5_STB51B20_MASK 0xffffffff

//--------

#define HWIO_ST0_TIM6_ADDR                   0xF0000138
#define HWIO_ST0_TIM6_ST0_TIM6_STB63B32_SHFT 0
#define HWIO_ST0_TIM6_ST0_TIM6_STB63B32_MASK 0xffffffff

//--------

#define HWIO_ST0_CAP_ADDR                     0xF000013C
#define HWIO_ST0_CAP_ST0_CAP_STCAPB63B32_SHFT 0
#define HWIO_ST0_CAP_ST0_CAP_STCAPB63B32_MASK 0xffffffff

//--------

#define HWIO_ST0_CMP0_ADDR                  0xF0000140
#define HWIO_ST0_CMP0_ST0_CMP0_CMP0VAL_SHFT 0
#define HWIO_ST0_CMP0_ST0_CMP0_CMP0VAL_MASK 0xffffffff

//--------

#define HWIO_ST0_CMP1_ADDR                  0xF0000144
#define HWIO_ST0_CMP1_ST0_CMP1_CMP1VAL_SHFT 0
#define HWIO_ST0_CMP1_ST0_CMP1_CMP1VAL_MASK 0xffffffff

//--------

#define HWIO_ST0_CMPCTL_ADDR                    0xF0000148
#define HWIO_ST0_CMPCTL_ST0_CMPCTL_MSIZE0_SHFT  0
#define HWIO_ST0_CMPCTL_ST0_CMPCTL_MSIZE0_MASK  0x0000001f
#define HWIO_ST0_CMPCTL_ST0_CMPCTL_MSTART0_SHFT 8
#define HWIO_ST0_CMPCTL_ST0_CMPCTL_MSTART0_MASK 0x00001f00
#define HWIO_ST0_CMPCTL_ST0_CMPCTL_MSIZE1_SHFT  16
#define HWIO_ST0_CMPCTL_ST0_CMPCTL_MSIZE1_MASK  0x001f0000
#define HWIO_ST0_CMPCTL_ST0_CMPCTL_MSTART1_SHFT 24
#define HWIO_ST0_CMPCTL_ST0_CMPCTL_MSTART1_MASK 0x1f000000

//--------

#define HWIO_ST0_ICR_ADDR                   0xF000014C
#define HWIO_ST0_ICR_ST0_ICR_CMP0IE_SHFT    0
#define HWIO_ST0_ICR_ST0_ICR_CMP0IE_MASK    0x00000001
#define HWIO_ST0_ICR_ST0_ICR_CMP0IF_SHFT    1
#define HWIO_ST0_ICR_ST0_ICR_CMP0IF_MASK    0x00000002
#define HWIO_ST0_ICR_ST0_ICR_CMP0IFSEL_SHFT 2
#define HWIO_ST0_ICR_ST0_ICR_CMP0IFSEL_MASK 0x00000004
#define HWIO_ST0_ICR_ST0_ICR_CMP1IE_SHFT    4
#define HWIO_ST0_ICR_ST0_ICR_CMP1IE_MASK    0x00000010
#define HWIO_ST0_ICR_ST0_ICR_CMP1IF_SHFT    5
#define HWIO_ST0_ICR_ST0_ICR_CMP1IF_MASK    0x00000020
#define HWIO_ST0_ICR_ST0_ICR_CMP1IFSEL_SHFT 6
#define HWIO_ST0_ICR_ST0_ICR_CMP1IFSEL_MASK 0x00000040

//--------

#define HWIO_ST0_ISCR_ADDR                 0xF0000150
#define HWIO_ST0_ISCR_ST0_ISCR_CMP0IC_SHFT 0
#define HWIO_ST0_ISCR_ST0_ISCR_CMP0IC_MASK 0x00000001
#define HWIO_ST0_ISCR_ST0_ISCR_CMP0IS_SHFT 1
#define HWIO_ST0_ISCR_ST0_ISCR_CMP0IS_MASK 0x00000002
#define HWIO_ST0_ISCR_ST0_ISCR_CMP1IC_SHFT 2
#define HWIO_ST0_ISCR_ST0_ISCR_CMP1IC_MASK 0x00000004
#define HWIO_ST0_ISCR_ST0_ISCR_CMP1IS_SHFT 3
#define HWIO_ST0_ISCR_ST0_ISCR_CMP1IS_MASK 0x00000008

//--------

#define HWIO_ST0_TIM0SV_ADDR                    0xF0000154
#define HWIO_ST0_TIM0SV_ST0_TIM0SV_STB31B0_SHFT 0
#define HWIO_ST0_TIM0SV_ST0_TIM0SV_STB31B0_MASK 0xffffffff

//--------

#define HWIO_ST0_CAPSV_ADDR                       0xF0000158
#define HWIO_ST0_CAPSV_ST0_CAPSV_STCAPB63B32_SHFT 0
#define HWIO_ST0_CAPSV_ST0_CAPSV_STCAPB63B32_MASK 0xffffffff

//--------

#define HWIO_ST0_TEST_ADDR                 0xF000015C
#define HWIO_ST0_TEST_ST0_TEST_TESTEN_SHFT 0
#define HWIO_ST0_TEST_ST0_TEST_TESTEN_MASK 0x00000001
#define HWIO_ST0_TEST_ST0_TEST_TESTC_SHFT  1
#define HWIO_ST0_TEST_ST0_TEST_TESTC_MASK  0x00000002
#define HWIO_ST0_TEST_ST0_TEST_TESTOK_SHFT 16
#define HWIO_ST0_TEST_ST0_TEST_TESTOK_MASK 0x00010000
#define HWIO_ST0_TEST_ST0_TEST_TESTNG_SHFT 17
#define HWIO_ST0_TEST_ST0_TEST_TESTNG_MASK 0x00020000

//--------

#define HWIO_ST1_CLKC_ADDR               0xF0000200
#define HWIO_ST1_CLKC_ST1_CLKC_DISR_SHFT 0
#define HWIO_ST1_CLKC_ST1_CLKC_DISR_MASK 0x00000001
#define HWIO_ST1_CLKC_ST1_CLKC_DISS_SHFT 1
#define HWIO_ST1_CLKC_ST1_CLKC_DISS_MASK 0x00000002
#define HWIO_ST1_CLKC_ST1_CLKC_EDIS_SHFT 2
#define HWIO_ST1_CLKC_ST1_CLKC_EDIS_MASK 0x00000004

//--------

#define HWIO_ST1_INFO_ADDR                  0xF0000204
#define HWIO_ST1_INFO_ST1_INFO_MODREV_SHFT  0
#define HWIO_ST1_INFO_ST1_INFO_MODREV_MASK  0x000000ff
#define HWIO_ST1_INFO_ST1_INFO_MODTYPE_SHFT 8
#define HWIO_ST1_INFO_ST1_INFO_MODTYPE_MASK 0x0000ff00
#define HWIO_ST1_INFO_ST1_INFO_MODNUM_SHFT  16
#define HWIO_ST1_INFO_ST1_INFO_MODNUM_MASK  0xffff0000

//--------

#define HWIO_ST1_DBG_ADDR                0xF0000208
#define HWIO_ST1_DBG_ST1_DBG_SUS_SHFT    24
#define HWIO_ST1_DBG_ST1_DBG_SUS_MASK    0x0f000000
#define HWIO_ST1_DBG_ST1_DBG_SUSP_SHFT   28
#define HWIO_ST1_DBG_ST1_DBG_SUSP_MASK   0x10000000
#define HWIO_ST1_DBG_ST1_DBG_SUSSTA_SHFT 29
#define HWIO_ST1_DBG_ST1_DBG_SUSSTA_MASK 0x20000000

//--------

#define HWIO_ST1_RSTx0_ADDR                  0xF000020C
#define HWIO_ST1_RSTx0_ST1_RSTx0_RST_SHFT    0
#define HWIO_ST1_RSTx0_ST1_RSTx0_RST_MASK    0x00000001
#define HWIO_ST1_RSTx0_ST1_RSTx0_RSTSTA_SHFT 1
#define HWIO_ST1_RSTx0_ST1_RSTx0_RSTSTA_MASK 0x00000002

//--------

#define HWIO_ST1_RSTx1_ADDR               0xF0000210
#define HWIO_ST1_RSTx1_ST1_RSTx1_RST_SHFT 0
#define HWIO_ST1_RSTx1_ST1_RSTx1_RST_MASK 0x00000001

//--------

#define HWIO_ST1_RSTxCLR_ADDR                 0xF0000214
#define HWIO_ST1_RSTxCLR_ST1_RSTxCLR_CLR_SHFT 0
#define HWIO_ST1_RSTxCLR_ST1_RSTxCLR_CLR_MASK 0x00000001

//--------

#define HWIO_ST1_ACES0_ADDR                0xF0000218
#define HWIO_ST1_ACES0_ST1_ACES0_EN0_SHFT  0
#define HWIO_ST1_ACES0_ST1_ACES0_EN0_MASK  0x00000001
#define HWIO_ST1_ACES0_ST1_ACES0_EN1_SHFT  1
#define HWIO_ST1_ACES0_ST1_ACES0_EN1_MASK  0x00000002
#define HWIO_ST1_ACES0_ST1_ACES0_EN2_SHFT  2
#define HWIO_ST1_ACES0_ST1_ACES0_EN2_MASK  0x00000004
#define HWIO_ST1_ACES0_ST1_ACES0_EN3_SHFT  3
#define HWIO_ST1_ACES0_ST1_ACES0_EN3_MASK  0x00000008
#define HWIO_ST1_ACES0_ST1_ACES0_EN4_SHFT  4
#define HWIO_ST1_ACES0_ST1_ACES0_EN4_MASK  0x00000010
#define HWIO_ST1_ACES0_ST1_ACES0_EN5_SHFT  5
#define HWIO_ST1_ACES0_ST1_ACES0_EN5_MASK  0x00000020
#define HWIO_ST1_ACES0_ST1_ACES0_EN6_SHFT  6
#define HWIO_ST1_ACES0_ST1_ACES0_EN6_MASK  0x00000040
#define HWIO_ST1_ACES0_ST1_ACES0_EN7_SHFT  7
#define HWIO_ST1_ACES0_ST1_ACES0_EN7_MASK  0x00000080
#define HWIO_ST1_ACES0_ST1_ACES0_EN8_SHFT  8
#define HWIO_ST1_ACES0_ST1_ACES0_EN8_MASK  0x00000100
#define HWIO_ST1_ACES0_ST1_ACES0_EN9_SHFT  9
#define HWIO_ST1_ACES0_ST1_ACES0_EN9_MASK  0x00000200
#define HWIO_ST1_ACES0_ST1_ACES0_EN10_SHFT 10
#define HWIO_ST1_ACES0_ST1_ACES0_EN10_MASK 0x00000400
#define HWIO_ST1_ACES0_ST1_ACES0_EN11_SHFT 11
#define HWIO_ST1_ACES0_ST1_ACES0_EN11_MASK 0x00000800
#define HWIO_ST1_ACES0_ST1_ACES0_EN12_SHFT 12
#define HWIO_ST1_ACES0_ST1_ACES0_EN12_MASK 0x00001000
#define HWIO_ST1_ACES0_ST1_ACES0_EN13_SHFT 13
#define HWIO_ST1_ACES0_ST1_ACES0_EN13_MASK 0x00002000
#define HWIO_ST1_ACES0_ST1_ACES0_EN14_SHFT 14
#define HWIO_ST1_ACES0_ST1_ACES0_EN14_MASK 0x00004000
#define HWIO_ST1_ACES0_ST1_ACES0_EN15_SHFT 15
#define HWIO_ST1_ACES0_ST1_ACES0_EN15_MASK 0x00008000
#define HWIO_ST1_ACES0_ST1_ACES0_EN16_SHFT 16
#define HWIO_ST1_ACES0_ST1_ACES0_EN16_MASK 0x00010000
#define HWIO_ST1_ACES0_ST1_ACES0_EN17_SHFT 17
#define HWIO_ST1_ACES0_ST1_ACES0_EN17_MASK 0x00020000
#define HWIO_ST1_ACES0_ST1_ACES0_EN18_SHFT 18
#define HWIO_ST1_ACES0_ST1_ACES0_EN18_MASK 0x00040000
#define HWIO_ST1_ACES0_ST1_ACES0_EN19_SHFT 19
#define HWIO_ST1_ACES0_ST1_ACES0_EN19_MASK 0x00080000
#define HWIO_ST1_ACES0_ST1_ACES0_EN20_SHFT 20
#define HWIO_ST1_ACES0_ST1_ACES0_EN20_MASK 0x00100000
#define HWIO_ST1_ACES0_ST1_ACES0_EN21_SHFT 21
#define HWIO_ST1_ACES0_ST1_ACES0_EN21_MASK 0x00200000
#define HWIO_ST1_ACES0_ST1_ACES0_EN22_SHFT 22
#define HWIO_ST1_ACES0_ST1_ACES0_EN22_MASK 0x00400000
#define HWIO_ST1_ACES0_ST1_ACES0_EN23_SHFT 23
#define HWIO_ST1_ACES0_ST1_ACES0_EN23_MASK 0x00800000
#define HWIO_ST1_ACES0_ST1_ACES0_EN24_SHFT 24
#define HWIO_ST1_ACES0_ST1_ACES0_EN24_MASK 0x01000000
#define HWIO_ST1_ACES0_ST1_ACES0_EN25_SHFT 25
#define HWIO_ST1_ACES0_ST1_ACES0_EN25_MASK 0x02000000
#define HWIO_ST1_ACES0_ST1_ACES0_EN26_SHFT 26
#define HWIO_ST1_ACES0_ST1_ACES0_EN26_MASK 0x04000000
#define HWIO_ST1_ACES0_ST1_ACES0_EN27_SHFT 27
#define HWIO_ST1_ACES0_ST1_ACES0_EN27_MASK 0x08000000
#define HWIO_ST1_ACES0_ST1_ACES0_EN28_SHFT 28
#define HWIO_ST1_ACES0_ST1_ACES0_EN28_MASK 0x10000000
#define HWIO_ST1_ACES0_ST1_ACES0_EN29_SHFT 29
#define HWIO_ST1_ACES0_ST1_ACES0_EN29_MASK 0x20000000
#define HWIO_ST1_ACES0_ST1_ACES0_EN30_SHFT 30
#define HWIO_ST1_ACES0_ST1_ACES0_EN30_MASK 0x40000000
#define HWIO_ST1_ACES0_ST1_ACES0_EN31_SHFT 31
#define HWIO_ST1_ACES0_ST1_ACES0_EN31_MASK 0x80000000

//--------

#define HWIO_ST1_ACES1_ADDR 0xF000021C

//--------

#define HWIO_ST1_TIM0_ADDR                  0xF0000220
#define HWIO_ST1_TIM0_ST1_TIM0_STB31B0_SHFT 0
#define HWIO_ST1_TIM0_ST1_TIM0_STB31B0_MASK 0xffffffff

//--------

#define HWIO_ST1_TIM1_ADDR                  0xF0000224
#define HWIO_ST1_TIM1_ST1_TIM1_STB35B4_SHFT 0
#define HWIO_ST1_TIM1_ST1_TIM1_STB35B4_MASK 0xffffffff

//--------

#define HWIO_ST1_TIM2_ADDR                  0xF0000228
#define HWIO_ST1_TIM2_ST1_TIM2_STB39B8_SHFT 0
#define HWIO_ST1_TIM2_ST1_TIM2_STB39B8_MASK 0xffffffff

//--------

#define HWIO_ST1_TIM3_ADDR                   0xF000022C
#define HWIO_ST1_TIM3_ST1_TIM3_STB43B12_SHFT 0
#define HWIO_ST1_TIM3_ST1_TIM3_STB43B12_MASK 0xffffffff

//--------

#define HWIO_ST1_TIM4_ADDR                   0xF0000230
#define HWIO_ST1_TIM4_ST1_TIM4_STB47B16_SHFT 0
#define HWIO_ST1_TIM4_ST1_TIM4_STB47B16_MASK 0xffffffff

//--------

#define HWIO_ST1_TIM5_ADDR                   0xF0000234
#define HWIO_ST1_TIM5_ST1_TIM5_STB51B20_SHFT 0
#define HWIO_ST1_TIM5_ST1_TIM5_STB51B20_MASK 0xffffffff

//--------

#define HWIO_ST1_TIM6_ADDR                   0xF0000238
#define HWIO_ST1_TIM6_ST1_TIM6_STB63B32_SHFT 0
#define HWIO_ST1_TIM6_ST1_TIM6_STB63B32_MASK 0xffffffff

//--------

#define HWIO_ST1_CAP_ADDR                     0xF000023C
#define HWIO_ST1_CAP_ST1_CAP_STCAPB63B32_SHFT 0
#define HWIO_ST1_CAP_ST1_CAP_STCAPB63B32_MASK 0xffffffff

//--------

#define HWIO_ST1_CMP0_ADDR                  0xF0000240
#define HWIO_ST1_CMP0_ST1_CMP0_CMP0VAL_SHFT 0
#define HWIO_ST1_CMP0_ST1_CMP0_CMP0VAL_MASK 0xffffffff

//--------

#define HWIO_ST1_CMP1_ADDR                  0xF0000244
#define HWIO_ST1_CMP1_ST1_CMP1_CMP1VAL_SHFT 0
#define HWIO_ST1_CMP1_ST1_CMP1_CMP1VAL_MASK 0xffffffff

//--------

#define HWIO_ST1_CMPCTL_ADDR                    0xF0000248
#define HWIO_ST1_CMPCTL_ST1_CMPCTL_MSIZE0_SHFT  0
#define HWIO_ST1_CMPCTL_ST1_CMPCTL_MSIZE0_MASK  0x0000001f
#define HWIO_ST1_CMPCTL_ST1_CMPCTL_MSTART0_SHFT 8
#define HWIO_ST1_CMPCTL_ST1_CMPCTL_MSTART0_MASK 0x00001f00
#define HWIO_ST1_CMPCTL_ST1_CMPCTL_MSIZE1_SHFT 16
#define HWIO_ST1_CMPCTL_ST1_CMPCTL_MSIZE1_MASK 0x001f0000
#define HWIO_ST1_CMPCTL_ST1_CMPCTL_MSTART1_SHFT 24
#define HWIO_ST1_CMPCTL_ST1_CMPCTL_MSTART1_MASK 0x1f000000


//--------

#define HWIO_ST1_ICR_ADDR                   0xF000024C
#define HWIO_ST1_ICR_ST1_ICR_CMP0IE_SHFT    0
#define HWIO_ST1_ICR_ST1_ICR_CMP0IE_MASK    0x00000001
#define HWIO_ST1_ICR_ST1_ICR_CMP0IF_SHFT    1
#define HWIO_ST1_ICR_ST1_ICR_CMP0IF_MASK    0x00000002
#define HWIO_ST1_ICR_ST1_ICR_CMP0IFSEL_SHFT 2
#define HWIO_ST1_ICR_ST1_ICR_CMP0IFSEL_MASK 0x00000004
#define HWIO_ST1_ICR_ST1_ICR_CMP1IE_SHFT    4
#define HWIO_ST1_ICR_ST1_ICR_CMP1IE_MASK    0x00000010
#define HWIO_ST1_ICR_ST1_ICR_CMP1IF_SHFT    5
#define HWIO_ST1_ICR_ST1_ICR_CMP1IF_MASK    0x00000020
#define HWIO_ST1_ICR_ST1_ICR_CMP1IFSEL_SHFT 6
#define HWIO_ST1_ICR_ST1_ICR_CMP1IFSEL_MASK 0x00000040

//--------

#define HWIO_ST1_ISCR_ADDR                 0xF0000250
#define HWIO_ST1_ISCR_ST1_ISCR_CMP0IC_SHFT 0
#define HWIO_ST1_ISCR_ST1_ISCR_CMP0IC_MASK 0x00000001
#define HWIO_ST1_ISCR_ST1_ISCR_CMP0IS_SHFT 1
#define HWIO_ST1_ISCR_ST1_ISCR_CMP0IS_MASK 0x00000002
#define HWIO_ST1_ISCR_ST1_ISCR_CMP1IC_SHFT 2
#define HWIO_ST1_ISCR_ST1_ISCR_CMP1IC_MASK 0x00000004
#define HWIO_ST1_ISCR_ST1_ISCR_CMP1IS_SHFT 3
#define HWIO_ST1_ISCR_ST1_ISCR_CMP1IS_MASK 0x00000008

//--------

#define HWIO_ST1_TIM0SV_ADDR                    0xF0000254
#define HWIO_ST1_TIM0SV_ST1_TIM0SV_STB31B0_SHFT 0
#define HWIO_ST1_TIM0SV_ST1_TIM0SV_STB31B0_MASK 0xffffffff

//--------

#define HWIO_ST1_CAPSV_ADDR                       0xF0000258
#define HWIO_ST1_CAPSV_ST1_CAPSV_STCAPB63B32_SHFT 0
#define HWIO_ST1_CAPSV_ST1_CAPSV_STCAPB63B32_MASK 0xffffffff
#define HWIO_ST1_TEST_ADDR                        0xF000025C
#define HWIO_ST1_TEST_ST1_TEST_TESTEN_SHFT        0
#define HWIO_ST1_TEST_ST1_TEST_TESTEN_MASK        0x00000001
#define HWIO_ST1_TEST_ST1_TEST_TESTC_SHFT         1
#define HWIO_ST1_TEST_ST1_TEST_TESTC_MASK         0x00000002
#define HWIO_ST1_TEST_ST1_TEST_TESTOK_SHFT        16
#define HWIO_ST1_TEST_ST1_TEST_TESTOK_MASK        0x00010000
#define HWIO_ST1_TEST_ST1_TEST_TESTNG_SHFT        17
#define HWIO_ST1_TEST_ST1_TEST_TESTNG_MASK        0x00020000

#ifdef __cplusplus
}
#endif
#endif
#endif
