DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
]
libraryRefs [
"ieee"
]
)
version "24.1"
appVersion "2009.2 (Build 10)"
model (Symbol
commonDM (CommonDM
ldm (LogicalDM
suid 72,0
usingSuid 1
emptyRow *1 (LEmptyRow
)
uid 98,0
optionalChildren [
*2 (RefLabelRowHdr
)
*3 (TitleRowHdr
)
*4 (FilterRowHdr
)
*5 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*6 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*7 (GroupColHdr
tm "GroupColHdrMgr"
)
*8 (NameColHdr
tm "NameColHdrMgr"
)
*9 (ModeColHdr
tm "ModeColHdrMgr"
)
*10 (TypeColHdr
tm "TypeColHdrMgr"
)
*11 (BoundsColHdr
tm "BoundsColHdrMgr"
)
*12 (InitColHdr
tm "InitColHdrMgr"
)
*13 (EolColHdr
tm "EolColHdrMgr"
)
*14 (LogPort
port (LogicalPort
decl (Decl
n "A0"
t "std_uLogic"
o 13
suid 56,0
)
)
uid 686,0
)
*15 (LogPort
port (LogicalPort
m 1
decl (Decl
n "button4"
t "std_uLogic"
o 17
suid 57,0
)
)
uid 688,0
)
*16 (LogPort
port (LogicalPort
m 1
decl (Decl
n "clock"
t "std_ulogic"
o 8
suid 58,0
)
)
uid 690,0
)
*17 (LogPort
port (LogicalPort
decl (Decl
n "coil1"
t "std_uLogic"
o 7
suid 59,0
)
)
uid 692,0
)
*18 (LogPort
port (LogicalPort
decl (Decl
n "coil2"
t "std_uLogic"
o 6
suid 60,0
)
)
uid 694,0
)
*19 (LogPort
port (LogicalPort
decl (Decl
n "coil3"
t "std_uLogic"
o 5
suid 61,0
)
)
uid 696,0
)
*20 (LogPort
port (LogicalPort
decl (Decl
n "coil4"
t "std_uLogic"
o 4
suid 62,0
)
)
uid 698,0
)
*21 (LogPort
port (LogicalPort
decl (Decl
n "CS1_n"
t "std_uLogic"
o 17
suid 63,0
)
)
uid 700,0
)
*22 (LogPort
port (LogicalPort
m 1
decl (Decl
n "reset"
t "std_ulogic"
o 7
suid 64,0
)
)
uid 702,0
)
*23 (LogPort
port (LogicalPort
m 1
decl (Decl
n "restart"
t "std_uLogic"
o 10
suid 65,0
)
)
uid 704,0
)
*24 (LogPort
port (LogicalPort
decl (Decl
n "RST_n"
t "std_uLogic"
o 16
suid 66,0
)
)
uid 706,0
)
*25 (LogPort
port (LogicalPort
decl (Decl
n "SCL"
t "std_uLogic"
o 15
suid 67,0
)
)
uid 708,0
)
*26 (LogPort
port (LogicalPort
m 1
decl (Decl
n "sensor"
t "std_uLogic"
o 3
suid 68,0
)
)
uid 710,0
)
*27 (LogPort
port (LogicalPort
decl (Decl
n "SI"
t "std_uLogic"
o 14
suid 69,0
)
)
uid 712,0
)
*28 (LogPort
port (LogicalPort
m 1
decl (Decl
n "start"
t "std_uLogic"
o 9
suid 70,0
)
)
uid 714,0
)
*29 (LogPort
port (LogicalPort
m 1
decl (Decl
n "stop"
t "std_uLogic"
o 8
suid 71,0
)
)
uid 716,0
)
*30 (LogPort
port (LogicalPort
m 1
decl (Decl
n "testMode"
t "std_uLogic"
o 11
suid 72,0
)
)
uid 718,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 111,0
optionalChildren [
*31 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *32 (MRCItem
litem &1
pos 11
dimension 20
)
uid 113,0
optionalChildren [
*33 (MRCItem
litem &2
pos 0
dimension 20
uid 114,0
)
*34 (MRCItem
litem &3
pos 1
dimension 23
uid 115,0
)
*35 (MRCItem
litem &4
pos 2
hidden 1
dimension 20
uid 116,0
)
*36 (MRCItem
litem &14
pos 0
dimension 20
uid 687,0
)
*37 (MRCItem
litem &15
pos 1
dimension 20
uid 689,0
)
*38 (MRCItem
litem &16
pos 2
dimension 20
uid 691,0
)
*39 (MRCItem
litem &17
pos 3
dimension 20
uid 693,0
)
*40 (MRCItem
litem &18
pos 4
dimension 20
uid 695,0
)
*41 (MRCItem
litem &19
pos 5
dimension 20
uid 697,0
)
*42 (MRCItem
litem &20
pos 6
dimension 20
uid 699,0
)
*43 (MRCItem
litem &21
pos 7
dimension 20
uid 701,0
)
*44 (MRCItem
litem &22
pos 8
dimension 20
uid 703,0
)
*45 (MRCItem
litem &23
pos 9
dimension 20
uid 705,0
)
*46 (MRCItem
litem &24
pos 10
dimension 20
uid 707,0
)
*47 (MRCItem
litem &25
pos 11
dimension 20
uid 709,0
)
*48 (MRCItem
litem &26
pos 12
dimension 20
uid 711,0
)
*49 (MRCItem
litem &27
pos 13
dimension 20
uid 713,0
)
*50 (MRCItem
litem &28
pos 14
dimension 20
uid 715,0
)
*51 (MRCItem
litem &29
pos 15
dimension 20
uid 717,0
)
*52 (MRCItem
litem &30
pos 16
dimension 20
uid 719,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 117,0
optionalChildren [
*53 (MRCItem
litem &5
pos 0
dimension 20
uid 118,0
)
*54 (MRCItem
litem &7
pos 1
dimension 50
uid 119,0
)
*55 (MRCItem
litem &8
pos 2
dimension 100
uid 120,0
)
*56 (MRCItem
litem &9
pos 3
dimension 50
uid 121,0
)
*57 (MRCItem
litem &10
pos 4
dimension 100
uid 122,0
)
*58 (MRCItem
litem &11
pos 5
dimension 100
uid 123,0
)
*59 (MRCItem
litem &12
pos 6
dimension 50
uid 124,0
)
*60 (MRCItem
litem &13
pos 7
dimension 80
uid 125,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 112,0
vaOverrides [
]
)
]
)
uid 97,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *61 (LEmptyRow
)
uid 127,0
optionalChildren [
*62 (RefLabelRowHdr
)
*63 (TitleRowHdr
)
*64 (FilterRowHdr
)
*65 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*66 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*67 (GroupColHdr
tm "GroupColHdrMgr"
)
*68 (NameColHdr
tm "GenericNameColHdrMgr"
)
*69 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*70 (InitColHdr
tm "GenericValueColHdrMgr"
)
*71 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*72 (EolColHdr
tm "GenericEolColHdrMgr"
)
*73 (LogGeneric
generic (GiElement
name "clockFrequency"
type "real"
value "66.0E6"
)
uid 176,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 139,0
optionalChildren [
*74 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *75 (MRCItem
litem &61
pos 1
dimension 20
)
uid 141,0
optionalChildren [
*76 (MRCItem
litem &62
pos 0
dimension 20
uid 142,0
)
*77 (MRCItem
litem &63
pos 1
dimension 23
uid 143,0
)
*78 (MRCItem
litem &64
pos 2
hidden 1
dimension 20
uid 144,0
)
*79 (MRCItem
litem &73
pos 0
dimension 20
uid 177,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 145,0
optionalChildren [
*80 (MRCItem
litem &65
pos 0
dimension 20
uid 146,0
)
*81 (MRCItem
litem &67
pos 1
dimension 50
uid 147,0
)
*82 (MRCItem
litem &68
pos 2
dimension 100
uid 148,0
)
*83 (MRCItem
litem &69
pos 3
dimension 100
uid 149,0
)
*84 (MRCItem
litem &70
pos 4
dimension 50
uid 150,0
)
*85 (MRCItem
litem &71
pos 5
dimension 50
uid 151,0
)
*86 (MRCItem
litem &72
pos 6
dimension 80
uid 152,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 140,0
vaOverrides [
]
)
]
)
uid 126,0
type 1
)
VExpander (VariableExpander
vvMap [
(vvPair
variable " "
value " "
)
(vvPair
variable "HDLDir"
value "D:\\Labs\\ELN_chrono\\Prefs\\..\\Chronometer_test\\hdl"
)
(vvPair
variable "HDSDir"
value "D:\\Labs\\ELN_chrono\\Prefs\\..\\Chronometer_test\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "D:\\Labs\\ELN_chrono\\Prefs\\..\\Chronometer_test\\hds\\chronometer_tester\\interface.info"
)
(vvPair
variable "SideDataUserDir"
value "D:\\Labs\\ELN_chrono\\Prefs\\..\\Chronometer_test\\hds\\chronometer_tester\\interface.user"
)
(vvPair
variable "SourceDir"
value "D:\\Labs\\ELN_chrono\\Prefs\\..\\Chronometer_test\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "interface"
)
(vvPair
variable "concat_file"
value "concatenated"
)
(vvPair
variable "config"
value "%(unit)_config"
)
(vvPair
variable "d"
value "D:\\Labs\\ELN_chrono\\Prefs\\..\\Chronometer_test\\hds\\chronometer_tester"
)
(vvPair
variable "d_logical"
value "D:\\Labs\\ELN_chrono\\Prefs\\..\\Chronometer_test\\hds\\chronometer_tester"
)
(vvPair
variable "date"
value "05.11.2015"
)
(vvPair
variable "day"
value "jeu."
)
(vvPair
variable "day_long"
value "jeudi"
)
(vvPair
variable "dd"
value "05"
)
(vvPair
variable "designName"
value "$DESIGN_NAME"
)
(vvPair
variable "entity_name"
value "chronometer_tester"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "interface"
)
(vvPair
variable "f_logical"
value "interface"
)
(vvPair
variable "f_noext"
value "interface"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "WE3673"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "Chronometer_test"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$SCRATCH_DIR/$DESIGN_NAME/Chronometer_test/work"
)
(vvPair
variable "mm"
value "11"
)
(vvPair
variable "module_name"
value "chronometer_tester"
)
(vvPair
variable "month"
value "nov."
)
(vvPair
variable "month_long"
value "novembre"
)
(vvPair
variable "p"
value "D:\\Labs\\ELN_chrono\\Prefs\\..\\Chronometer_test\\hds\\chronometer_tester\\interface"
)
(vvPair
variable "p_logical"
value "D:\\Labs\\ELN_chrono\\Prefs\\..\\Chronometer_test\\hds\\chronometer_tester\\interface"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hds"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_ADMS"
value "<TBD>"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_HDSPath"
value "$HDS_HOME"
)
(vvPair
variable "task_ISEBinPath"
value "$ISE_HOME"
)
(vvPair
variable "task_ISEPath"
value "$SCRATCH_DIR\\$DESIGN_NAME\\Board\\ise"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "$MODELSIM_HOME\\win32"
)
(vvPair
variable "task_NC"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "<TBD>"
)
(vvPair
variable "this_file"
value "interface"
)
(vvPair
variable "this_file_logical"
value "interface"
)
(vvPair
variable "time"
value "14:59:58"
)
(vvPair
variable "unit"
value "chronometer_tester"
)
(vvPair
variable "user"
value "francois"
)
(vvPair
variable "version"
value "2009.2 (Build 10)"
)
(vvPair
variable "view"
value "interface"
)
(vvPair
variable "year"
value "2015"
)
(vvPair
variable "yy"
value "15"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 96,0
optionalChildren [
*87 (SymbolBody
uid 8,0
optionalChildren [
*88 (CptPort
uid 601,0
ps "OnEdgeStrategy"
shape (Triangle
uid 602,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64625,5250,65375,6000"
)
tg (CPTG
uid 603,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 604,0
ro 270
va (VaSet
font "Verdana,9,0"
)
xt "64400,7000,65600,9200"
st "A0"
ju 2
blo "65400,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 605,0
va (VaSet
font "Courier New,9,0"
)
xt "44000,2000,61000,3200"
st "A0       : IN     std_uLogic  ;
"
)
thePort (LogicalPort
decl (Decl
n "A0"
t "std_uLogic"
o 13
suid 56,0
)
)
)
*89 (CptPort
uid 606,0
ps "OnEdgeStrategy"
shape (Triangle
uid 607,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28625,5250,29375,6000"
)
tg (CPTG
uid 608,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 609,0
ro 270
va (VaSet
font "Verdana,9,0"
)
xt "28400,7000,29600,11600"
st "button4"
ju 2
blo "29400,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 610,0
va (VaSet
font "Courier New,9,0"
)
xt "44000,12800,61000,14000"
st "button4  : OUT    std_uLogic  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "button4"
t "std_uLogic"
o 17
suid 57,0
)
)
)
*90 (CptPort
uid 611,0
ps "OnEdgeStrategy"
shape (Triangle
uid 612,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38625,5250,39375,6000"
)
tg (CPTG
uid 613,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 614,0
ro 270
va (VaSet
font "Verdana,9,0"
)
xt "38400,7000,39600,10400"
st "clock"
ju 2
blo "39400,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 615,0
va (VaSet
font "Courier New,9,0"
)
xt "44000,14000,61000,15200"
st "clock    : OUT    std_ulogic  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "clock"
t "std_ulogic"
o 8
suid 58,0
)
)
)
*91 (CptPort
uid 616,0
ps "OnEdgeStrategy"
shape (Triangle
uid 617,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80625,5250,81375,6000"
)
tg (CPTG
uid 618,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 619,0
ro 270
va (VaSet
font "Verdana,9,0"
)
xt "80400,7000,81600,10200"
st "coil1"
ju 2
blo "81400,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 620,0
va (VaSet
font "Courier New,9,0"
)
xt "44000,8000,61000,9200"
st "coil1    : IN     std_uLogic  ;
"
)
thePort (LogicalPort
decl (Decl
n "coil1"
t "std_uLogic"
o 7
suid 59,0
)
)
)
*92 (CptPort
uid 621,0
ps "OnEdgeStrategy"
shape (Triangle
uid 622,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "78625,5250,79375,6000"
)
tg (CPTG
uid 623,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 624,0
ro 270
va (VaSet
font "Verdana,9,0"
)
xt "78400,7000,79600,10200"
st "coil2"
ju 2
blo "79400,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 625,0
va (VaSet
font "Courier New,9,0"
)
xt "44000,9200,61000,10400"
st "coil2    : IN     std_uLogic  ;
"
)
thePort (LogicalPort
decl (Decl
n "coil2"
t "std_uLogic"
o 6
suid 60,0
)
)
)
*93 (CptPort
uid 626,0
ps "OnEdgeStrategy"
shape (Triangle
uid 627,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "76625,5250,77375,6000"
)
tg (CPTG
uid 628,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 629,0
ro 270
va (VaSet
font "Verdana,9,0"
)
xt "76400,7000,77600,10200"
st "coil3"
ju 2
blo "77400,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 630,0
va (VaSet
font "Courier New,9,0"
)
xt "44000,10400,61000,11600"
st "coil3    : IN     std_uLogic  ;
"
)
thePort (LogicalPort
decl (Decl
n "coil3"
t "std_uLogic"
o 5
suid 61,0
)
)
)
*94 (CptPort
uid 631,0
ps "OnEdgeStrategy"
shape (Triangle
uid 632,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "74625,5250,75375,6000"
)
tg (CPTG
uid 633,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 634,0
ro 270
va (VaSet
font "Verdana,9,0"
)
xt "74400,7000,75600,10200"
st "coil4"
ju 2
blo "75400,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 635,0
va (VaSet
font "Courier New,9,0"
)
xt "44000,11600,61000,12800"
st "coil4    : IN     std_uLogic  ;
"
)
thePort (LogicalPort
decl (Decl
n "coil4"
t "std_uLogic"
o 4
suid 62,0
)
)
)
*95 (CptPort
uid 636,0
ps "OnEdgeStrategy"
shape (Triangle
uid 637,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "70625,5250,71375,6000"
)
tg (CPTG
uid 638,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 639,0
ro 270
va (VaSet
font "Verdana,9,0"
)
xt "70400,7000,71600,11100"
st "CS1_n"
ju 2
blo "71400,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 640,0
va (VaSet
font "Courier New,9,0"
)
xt "44000,3200,61000,4400"
st "CS1_n    : IN     std_uLogic  ;
"
)
thePort (LogicalPort
decl (Decl
n "CS1_n"
t "std_uLogic"
o 17
suid 63,0
)
)
)
*96 (CptPort
uid 641,0
ps "OnEdgeStrategy"
shape (Triangle
uid 642,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "40625,5250,41375,6000"
)
tg (CPTG
uid 643,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 644,0
ro 270
va (VaSet
font "Verdana,9,0"
)
xt "40400,7000,41600,10300"
st "reset"
ju 2
blo "41400,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 645,0
va (VaSet
font "Courier New,9,0"
)
xt "44000,15200,61000,16400"
st "reset    : OUT    std_ulogic  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "reset"
t "std_ulogic"
o 7
suid 64,0
)
)
)
*97 (CptPort
uid 646,0
ps "OnEdgeStrategy"
shape (Triangle
uid 647,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22625,5250,23375,6000"
)
tg (CPTG
uid 648,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 649,0
ro 270
va (VaSet
font "Verdana,9,0"
)
xt "22400,7000,23600,11100"
st "restart"
ju 2
blo "23400,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 650,0
va (VaSet
font "Courier New,9,0"
)
xt "44000,16400,61000,17600"
st "restart  : OUT    std_uLogic  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "restart"
t "std_uLogic"
o 10
suid 65,0
)
)
)
*98 (CptPort
uid 651,0
ps "OnEdgeStrategy"
shape (Triangle
uid 652,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62625,5250,63375,6000"
)
tg (CPTG
uid 653,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 654,0
ro 270
va (VaSet
font "Verdana,9,0"
)
xt "62400,7000,63600,11000"
st "RST_n"
ju 2
blo "63400,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 655,0
va (VaSet
font "Courier New,9,0"
)
xt "44000,4400,61000,5600"
st "RST_n    : IN     std_uLogic  ;
"
)
thePort (LogicalPort
decl (Decl
n "RST_n"
t "std_uLogic"
o 16
suid 66,0
)
)
)
*99 (CptPort
uid 656,0
ps "OnEdgeStrategy"
shape (Triangle
uid 657,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "68625,5250,69375,6000"
)
tg (CPTG
uid 658,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 659,0
ro 270
va (VaSet
font "Verdana,9,0"
)
xt "68400,7000,69600,9800"
st "SCL"
ju 2
blo "69400,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 660,0
va (VaSet
font "Courier New,9,0"
)
xt "44000,5600,61000,6800"
st "SCL      : IN     std_uLogic  ;
"
)
thePort (LogicalPort
decl (Decl
n "SCL"
t "std_uLogic"
o 15
suid 67,0
)
)
)
*100 (CptPort
uid 661,0
ps "OnEdgeStrategy"
shape (Triangle
uid 662,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "32625,5250,33375,6000"
)
tg (CPTG
uid 663,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 664,0
ro 270
va (VaSet
font "Verdana,9,0"
)
xt "32400,7000,33600,11100"
st "sensor"
ju 2
blo "33400,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 665,0
va (VaSet
font "Courier New,9,0"
)
xt "44000,17600,61000,18800"
st "sensor   : OUT    std_uLogic  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "sensor"
t "std_uLogic"
o 3
suid 68,0
)
)
)
*101 (CptPort
uid 666,0
ps "OnEdgeStrategy"
shape (Triangle
uid 667,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "66625,5250,67375,6000"
)
tg (CPTG
uid 668,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 669,0
ro 270
va (VaSet
font "Verdana,9,0"
)
xt "66400,7000,67600,8900"
st "SI"
ju 2
blo "67400,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 670,0
va (VaSet
font "Courier New,9,0"
)
xt "44000,6800,61000,8000"
st "SI       : IN     std_uLogic  ;
"
)
thePort (LogicalPort
decl (Decl
n "SI"
t "std_uLogic"
o 14
suid 69,0
)
)
)
*102 (CptPort
uid 671,0
ps "OnEdgeStrategy"
shape (Triangle
uid 672,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24625,5250,25375,6000"
)
tg (CPTG
uid 673,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 674,0
ro 270
va (VaSet
font "Verdana,9,0"
)
xt "24400,7000,25600,10100"
st "start"
ju 2
blo "25400,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 675,0
va (VaSet
font "Courier New,9,0"
)
xt "44000,18800,61000,20000"
st "start    : OUT    std_uLogic  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "start"
t "std_uLogic"
o 9
suid 70,0
)
)
)
*103 (CptPort
uid 676,0
ps "OnEdgeStrategy"
shape (Triangle
uid 677,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "26625,5250,27375,6000"
)
tg (CPTG
uid 678,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 679,0
ro 270
va (VaSet
font "Verdana,9,0"
)
xt "26400,7000,27600,9900"
st "stop"
ju 2
blo "27400,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 680,0
va (VaSet
font "Courier New,9,0"
)
xt "44000,20000,61000,21200"
st "stop     : OUT    std_uLogic  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "stop"
t "std_uLogic"
o 8
suid 71,0
)
)
)
*104 (CptPort
uid 681,0
ps "OnEdgeStrategy"
shape (Triangle
uid 682,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "36625,5250,37375,6000"
)
tg (CPTG
uid 683,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 684,0
ro 270
va (VaSet
font "Verdana,9,0"
)
xt "36400,7000,37600,12400"
st "testMode"
ju 2
blo "37400,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 685,0
va (VaSet
font "Courier New,9,0"
)
xt "44000,21200,60000,22400"
st "testMode : OUT    std_uLogic 
"
)
thePort (LogicalPort
m 1
decl (Decl
n "testMode"
t "std_uLogic"
o 11
suid 72,0
)
)
)
]
shape (Rectangle
uid 9,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,6000,89000,14000"
)
oxt "15000,6000,80000,14000"
biTextGroup (BiTextGroup
uid 10,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
first (Text
uid 11,0
va (VaSet
font "Arial,8,1"
)
xt "47950,9000,55550,10000"
st "Chronometer_test"
blo "47950,9800"
)
second (Text
uid 12,0
va (VaSet
font "Arial,8,1"
)
xt "47950,10000,56050,11000"
st "chronometer_tester"
blo "47950,10800"
)
)
gi *105 (GenericInterface
uid 13,0
ps "CenterOffsetStrategy"
matrix (Matrix
uid 14,0
text (MLText
uid 15,0
va (VaSet
font "Courier New,8,0"
)
xt "28000,6000,43500,8400"
st "Generic Declarations

clockFrequency real 66.0E6  "
)
header "Generic Declarations"
showHdrWhenContentsEmpty 1
)
elements [
(GiElement
name "clockFrequency"
type "real"
value "66.0E6"
)
]
)
portInstanceVisAsIs 1
portInstanceVis (PortSigDisplay
sTC 0
sF 0
)
portVis (PortSigDisplay
sTC 0
sF 0
)
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *106 (PackageList
uid 16,0
stg "VerticalLayoutStrategy"
textVec [
*107 (Text
uid 17,0
va (VaSet
font "arial,8,1"
)
xt "0,0,5400,1000"
st "Package List"
blo "0,800"
)
*108 (MLText
uid 18,0
va (VaSet
)
xt "0,1000,13600,4000"
st "LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;"
tm "PackageList"
)
]
)
windowSize "310,79,1327,769"
viewArea "-500,-500,71320,48820"
cachedDiagramExtent "0,0,80000,14000"
hasePageBreakOrigin 1
pageBreakOrigin "0,0"
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,2500,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
parentGraphicsRef (HdmGraphicsRef
libraryName "Chronometer_test"
entityName "chronometer_tb"
viewName "struct.bd"
)
defaultSymbolBody (SymbolBody
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,6000,33000,26000"
)
biTextGroup (BiTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "Arial,8,1"
)
xt "22200,15000,25800,16000"
st "<library>"
blo "22200,15800"
)
second (Text
va (VaSet
font "Arial,8,1"
)
xt "22200,16000,24800,17000"
st "<cell>"
blo "22200,16800"
)
)
gi *109 (GenericInterface
ps "CenterOffsetStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "0,12000,11500,12800"
st "Generic Declarations"
)
header "Generic Declarations"
showHdrWhenContentsEmpty 1
)
elements [
]
)
portInstanceVisAsIs 1
portInstanceVis (PortSigDisplay
sIVOD 1
)
portVis (PortSigDisplay
sIVOD 1
)
)
defaultCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1400,1750"
st "In0"
blo "0,1550"
tm "CptPortNameMgr"
)
)
dt (MLText
va (VaSet
font "Courier New,8,0"
)
)
thePort (LogicalPort
decl (Decl
n "In0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 0
)
)
)
defaultCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
bg "0,0,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,2800,1750"
st "Buffer0"
blo "0,1550"
tm "CptPortNameMgr"
)
)
dt (MLText
va (VaSet
font "Courier New,8,0"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Buffer0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 0
)
)
)
DeclarativeBlock *110 (SymDeclBlock
uid 1,0
stg "SymDeclLayoutStrategy"
declLabel (Text
uid 2,0
va (VaSet
font "Arial,8,1"
)
xt "42000,0,47400,1000"
st "Declarations"
blo "42000,800"
)
portLabel (Text
uid 3,0
va (VaSet
font "Arial,8,1"
)
xt "42000,1000,44700,2000"
st "Ports:"
blo "42000,1800"
)
externalLabel (Text
uid 4,0
va (VaSet
font "Arial,8,1"
)
xt "42000,22400,44400,23400"
st "User:"
blo "42000,23200"
)
internalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "42000,0,47800,1000"
st "Internal User:"
blo "42000,800"
)
externalText (MLText
uid 5,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,23400,44000,23400"
tm "SyDeclarativeTextMgr"
)
internalText (MLText
uid 7,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "42000,0,42000,0"
tm "SyDeclarativeTextMgr"
)
)
lastUid 719,0
activeModelName "Symbol:GEN"
)
