# VSDBabySoC
VSDBabySoC is a small SoC including PLL, DAC and a RISCV-based processor named RVMYTH.

# Table of Contents
- [Introduction to the VSDBabySoC](#introduction-to-the-vsdbabysoc)
  - [What is SoC](#what-is-soc)
  - [Why to create the VSDBabySoC](#why-to-create-the-vsdbabysoc)
    - [What is RVMYTH](#what-is-rvmyth)
    - [What is PLL](#what-is-pll)
    - [What is DAC](#what-is-dac)
  - [Modeling steps of the VSDBabySoC](#modeling-steps-of-the-vsdbabysoc)
    - [The abstraction of the whole process](#the-abstraction-of-the-whole-process)
    - [RVMYTH modeling](#rvmyth-modeling)
    - [PLL modeling](#pll-modeling)
    - [DAC modeling](#dac-modeling)
    - [Step by step walkthrough](#step-by-step-walkthrough)
- [Acknowledgements](#acknowledgements)
