============================================================
   Tang Dynasty, V4.6.14314
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = C:/Anlogic/TD4.6.2/bin/td.exe
   Built at =   11:20:06 Sep 19 2019
   Run by =     lenovo
   Run Date =   Sat Nov  9 15:14:10 2019

   Run on =     LAPTOP-PJMQ6JE7
============================================================
RUN-1002 : start command "open_project mc8051_top.al"
GUI-8003 ERROR: mc8051_ram.v is missing!
GUI-8003 ERROR: mc8051_rom.v is missing!
GUI-8003 ERROR: ../MC8051OnBoard.v is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
HDL-1007 : analyze VHDL file ../../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy.vhd(85)
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy.vhd(159)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy.vhd(85)
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy.vhd(115)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core.vhd(76)
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core.vhd(91)
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core.vhd(142)
HDL-1007 : analyze VHDL file ../vhdl/alucore.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore.vhd(73)
HDL-1007 : analyze architecture rtl in ../vhdl/alucore.vhd(94)
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore.vhd(191)
HDL-1007 : analyze VHDL file ../vhdl/alumux.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/alumux.vhd(125)
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux.vhd(494)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider.vhd(82)
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider.vhd(130)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr.vhd(82)
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr.vhd(104)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm.vhd(126)
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm.vhd(2231)
HDL-1007 : analyze VHDL file ../vhdl/control_mem.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem.vhd(75)
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem.vhd(206)
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem.vhd(1285)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust.vhd(90)
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust.vhd(168)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu.vhd(104)
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu.vhd(235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control.vhd(142)
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control.vhd(344)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu.vhd(92)
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu.vhd(1235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr.vhd(96)
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr.vhd(797)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core.vhd(121)
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core.vhd(276)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top.vhd(104)
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top.vhd(200)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
RUN-1002 : start command "import_device eagle_s20.db -package BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicated  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicated  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
GUI-8003 ERROR: mc8051_ram.v is missing!
GUI-8003 ERROR: mc8051_rom.v is missing!
GUI-8003 ERROR: ../MC8051OnBoard.v is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
HDL-1007 : analyze VHDL file ../../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy.vhd(85)
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy.vhd(159)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy.vhd(85)
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy.vhd(115)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core.vhd(76)
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core.vhd(91)
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core.vhd(142)
HDL-1007 : analyze VHDL file ../vhdl/alucore.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore.vhd(73)
HDL-1007 : analyze architecture rtl in ../vhdl/alucore.vhd(94)
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore.vhd(191)
HDL-1007 : analyze VHDL file ../vhdl/alumux.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/alumux.vhd(125)
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux.vhd(494)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider.vhd(82)
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider.vhd(130)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr.vhd(82)
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr.vhd(104)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm.vhd(126)
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm.vhd(2231)
HDL-1007 : analyze VHDL file ../vhdl/control_mem.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem.vhd(75)
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem.vhd(206)
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem.vhd(1285)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust.vhd(90)
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust.vhd(168)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu.vhd(104)
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu.vhd(235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control.vhd(142)
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control.vhd(344)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu.vhd(92)
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu.vhd(1235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr.vhd(96)
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr.vhd(797)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core.vhd(121)
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core.vhd(276)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top.vhd(104)
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top.vhd(200)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
RUN-1002 : start command "elaborate -top MC8051OnBoard"
HDL-1007 : elaborate module MC8051OnBoard in MC8051OnBoard.v(1)
HDL-1007 : elaborate module pll in al_ip/pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=59,CLKC1_DIV=64,CLKC2_DIV=118,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=58,CLKC1_CPHASE=63,CLKC2_CPHASE=117,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : switch to vhdl to elaborate module mc8051_top in MC8051OnBoard.v(52)
HDL-1007 : elaborate mc8051_top(struc) in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : elaborate mc8051_core(struc) in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : elaborate mc8051_control(struc) in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : elaborate control_fsm(rtl) in ../vhdl/control_fsm.vhd(74)
HDL-1007 : others clause is never selected in ../vhdl/control_fsm.vhd(2223)
HDL-1007 : elaborate control_mem(rtl) in ../vhdl/control_mem.vhd(75)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(833)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(932)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(938)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(1250)
HDL-1007 : elaborate mc8051_alu(struc) in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : elaborate alumux(rtl) in ../vhdl/alumux.vhd(74)
HDL-1007 : elaborate alucore(rtl) in ../vhdl/alucore.vhd(73)
HDL-1007 : elaborate addsub_core(dwidth=8)(struc) in ../vhdl/addsub_core.vhd(76)
HDL-1007 : elaborate addsub_cy(rtl) in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : elaborate addsub_ovcy(rtl) in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : elaborate comb_mltplr(rtl) in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : elaborate comb_divider(rtl) in ../vhdl/comb_divider.vhd(72)
HDL-1007 : elaborate dcml_adjust(dwidth=8)(rtl) in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : elaborate mc8051_siu(rtl) in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu.vhd(816)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu.vhd(1215)
HDL-1007 : elaborate mc8051_tmrctr(rtl) in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr.vhd(541)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr.vhd(784)
HDL-1007 : elaborate mc8051_ram(ram_arch) in mc8051_ram.vhd(19)
HDL-1007 : extracting RAM for identifier 'ram_mem' in mc8051_ram.vhd(36)
HDL-1007 : switch to vlog to elaborate module mc8051_rom in ../vhdl/mc8051_top.vhd(181)
HDL-1007 : elaborate module mc8051_rom in al_ip/mc8051_rom.v(1)
HDL-1007 : elaborate module mc8051_rom_td in al_ip/mc8051_rom_td.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=8,ADDR_WIDTH_B=8,DATA_DEPTH_A=191,DATA_DEPTH_B=191,MODE="SP",INIT_FILE="led.mif") in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(1072)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 8 for port 'addra' in al_ip/mc8051_rom.v(9)
HDL-1007 : back to vhdl to elaborate in ../vhdl/mc8051_top.vhd(181)
HDL-1007 : elaborate mc8051_ramx(ramx_arch) in mc8051_ramx.vhd(19)
HDL-1007 : extracting RAM for identifier 'ramx_mem' in mc8051_ramx.vhd(34)
HDL-1007 : back to vlog to elaborate in MC8051OnBoard.v(52)
HDL-1200 : Current top model is MC8051OnBoard
HDL-1100 : Inferred 2 RAMs.
RUN-1003 : finish command "elaborate -top MC8051OnBoard" in  2.407681s wall, 2.468750s user + 0.218750s system = 2.687500s CPU (111.6%)

RUN-1004 : used memory is 160 MB, reserved memory is 127 MB, peak memory is 226 MB
RUN-1002 : start command "read_adc MC8051DEMO.adc"
RUN-1002 : start command "set_pin_assignment key  LOCATION = T4;  "
RUN-1002 : start command "set_pin_assignment sysclk  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment led  LOCATION = N3;  "
RUN-1002 : start command "set_pin_assignment pllclk  LOCATION = A10;  "
RUN-1002 : start command "set_pin_assignment keyled  LOCATION = M3;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "MC8051OnBoard"
SYN-1012 : SanityCheck: Model "mc8051_top"
SYN-1012 : SanityCheck: Model "mc8051_core"
SYN-1012 : SanityCheck: Model "mc8051_siu"
SYN-1012 : SanityCheck: Model "mc8051_tmrctr"
SYN-1012 : SanityCheck: Model "mc8051_alu"
SYN-1012 : SanityCheck: Model "dcml_adjust(dwidth=8)"
SYN-1012 : SanityCheck: Model "comb_divider"
SYN-1012 : SanityCheck: Model "comb_mltplr"
SYN-1012 : SanityCheck: Model "addsub_core(dwidth=8)"
SYN-1012 : SanityCheck: Model "addsub_cy"
SYN-1012 : SanityCheck: Model "addsub_ovcy"
SYN-1012 : SanityCheck: Model "alucore"
SYN-1012 : SanityCheck: Model "alumux"
SYN-1012 : SanityCheck: Model "mc8051_control"
SYN-1012 : SanityCheck: Model "control_fsm"
SYN-1012 : SanityCheck: Model "control_mem"
SYN-1012 : SanityCheck: Model "mc8051_ram"
SYN-1012 : SanityCheck: Model "mc8051_ramx"
SYN-1012 : SanityCheck: Model "mc8051_rom"
SYN-1012 : SanityCheck: Model "mc8051_rom_td"
SYN-1012 : SanityCheck: Model "pll"
SYN-1043 : Mark pll as IO macro for instance bufg_feedback
SYN-1016 : Merged 592 instances.
SYN-1016 : Merged 3 instances.
SYN-1016 : Merged 866 instances.
SYN-1016 : Merged 23 instances.
SYN-1026 : Infer Logic BRAM(ram_ram_mem0)
	 port mode: single port
	 port a size: 128 x 8	 write mode: READBEFOREWRITE
	 port b size: 128 x 8	 write mode: NORMAL
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1026 : Infer Logic BRAM(ram_ramx_mem0)
	 port mode: single port
	 port a size: 8192 x 8	 write mode: READBEFOREWRITE
	 port b size: 8192 x 8	 write mode: NORMAL
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1011 : Flatten model MC8051OnBoard
SYN-1011 : Flatten model mc8051_top
SYN-1011 : Flatten model mc8051_core
SYN-1011 : Flatten model mc8051_siu
SYN-1011 : Flatten model mc8051_tmrctr
SYN-1011 : Flatten model mc8051_alu
SYN-1011 : Flatten model dcml_adjust(dwidth=8)
SYN-1011 : Flatten model comb_divider
SYN-1011 : Flatten model comb_mltplr
SYN-1011 : Flatten model addsub_core(dwidth=8)
SYN-1011 : Flatten model addsub_cy
SYN-1011 : Flatten model addsub_ovcy
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model alucore
SYN-1011 : Flatten model alumux
SYN-1016 : Merged 7 instances.
SYN-1011 : Flatten model mc8051_control
SYN-1011 : Flatten model control_fsm
SYN-1011 : Flatten model control_mem
SYN-1016 : Merged 30 instances.
SYN-1016 : Merged 10 instances.
SYN-1011 : Flatten model mc8051_ram
SYN-1011 : Flatten model mc8051_ramx
SYN-1011 : Flatten model mc8051_rom
SYN-1011 : Flatten model mc8051_rom_td
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model pll
SYN-1016 : Merged 44 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 6216/593 useful/useless nets, 5955/525 useful/useless insts
SYN-1017 : Remove 6 const input seq instances
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/reg0_b0
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/reg6_b0
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h1_reg[0]
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/reg0_b1
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h2_reg[0]
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h3_reg[0]
SYN-1018 : Transformed 3 mux instances.
SYN-1019 : Optimized 45 mux instances.
SYN-1021 : Optimized 128 onehot mux instances.
SYN-1020 : Optimized 1568 distributor mux.
SYN-1016 : Merged 3226 instances.
SYN-1015 : Optimize round 1, 6082 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 5704/131 useful/useless nets, 5459/2417 useful/useless insts
SYN-1019 : Optimized 7 mux instances.
SYN-1020 : Optimized 2 distributor mux.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 2, 2502 better
SYN-1014 : Optimize round 3
SYN-1032 : 5667/40 useful/useless nets, 5422/39 useful/useless insts
SYN-1017 : Remove 4 const input seq instances
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t0ff1_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t1ff1_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t0ff2_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t1ff2_reg
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 3, 79 better
SYN-1014 : Optimize round 4
SYN-1032 : 5648/1 useful/useless nets, 5403/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 4, 17 better
SYN-1014 : Optimize round 5
SYN-1032 : 5644/0 useful/useless nets, 5399/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 5, 0 better
RUN-1003 : finish command "optimize_rtl" in  4.049336s wall, 3.640625s user + 0.359375s system = 4.000000s CPU (98.8%)

RUN-1004 : used memory is 306 MB, reserved memory is 277 MB, peak memory is 309 MB
RUN-1002 : start command "report_area -file mc8051_top_rtl.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                     5
  #input                2
  #output               3
  #inout                0

Gate Statistics
#Basic gates         3849
  #and               1691
  #nand                 0
  #or                 358
  #nor                  0
  #xor                 15
  #xnor                 0
  #buf                  0
  #not                360
  #bufif1               0
  #MX21               948
  #FADD                 0
  #DFF                477
  #LATCH                0
#MACRO_ADD             48
#MACRO_EQ             250
#MACRO_MULT             2
#MACRO_MUX           1242

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module        |gates  |seq    |macros |
+------------------------------------------------+
|top      |MC8051OnBoard |3372   |477    |304    |
+------------------------------------------------+

RUN-1002 : start command "export_db mc8051_top_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_rtl.db" in  2.805719s wall, 2.187500s user + 0.890625s system = 3.078125s CPU (109.7%)

RUN-1004 : used memory is 375 MB, reserved memory is 351 MB, peak memory is 376 MB
RUN-1002 : start command "optimize_gate -packarea mc8051_top_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 5 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_ram/ram_ram_mem0"
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_ramx/ram_ramx_mem0"
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_rom/u_rom/inst"
SYN-2541 : Reading BRAM "u8051_inst/i_mc8051_rom/u_rom/inst" init file "C:/Users\lenovo\Desktop\MC8051_Version1_6_TDV5\MC8051_Version1_6_TDV5\td_proj\al_ip\led.mif"
SYN-2542 : Parsing MIF init file
SYN-2571 : Map 2 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5649/0 useful/useless nets, 5412/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7805/0 useful/useless nets, 7568/0 useful/useless insts
SYN-1016 : Merged 1584 instances.
SYN-2501 : Optimize round 1, 3304 better
SYN-2501 : Optimize round 2
SYN-1032 : 6221/0 useful/useless nets, 5984/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 48 macro adder
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 33%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 33%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 63 instances into 2 LUTs, name keeping = 50%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 100%.
SYN-1032 : 18529/9 useful/useless nets, 18292/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance u8051_inst/i_mc8051_core/i_mc8051_control/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 4148 (3.33), #lev = 41 (30.79)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   4.40 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 17383 instances into 3949 LUTs, name keeping = 20%.
SYN-1001 : Packing model "MC8051OnBoard" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 5052/5 useful/useless nets, 4818/5 useful/useless insts
SYN-1015 : Optimize round 1, 10 better
SYN-1014 : Optimize round 2
SYN-1032 : 5052/0 useful/useless nets, 4818/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 476 DFF/LATCH to SEQ ...
SYN-4009 : Pack 14 carry chain into lslice
SYN-4007 : Packing 203 adder to BLE ...
SYN-4008 : Packed 203 adder and 4 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3945 LUT to BLE ...
SYN-4008 : Packed 3945 LUT and 453 SEQ to BLE.
SYN-4003 : Packing 19 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (19 nodes)...
SYN-4004 : #1: Packed 18 SEQ (20 nodes)...
SYN-4005 : Packed 18 SEQ with LUT/SLICE
SYN-4006 : 3474 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "MC8051OnBoard" (AL_USER_NORMAL) with 3946/4127 primitive instances ...
RUN-1002 : start command "report_area -file mc8051_top_gate.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                     5
  #input                2
  #output               3
  #inout                0

Utilization Statistics
#lut                 4263   out of  19600   21.75%
#reg                  476   out of  19600    2.43%
#le                  4264
  #lut only          3788   out of   4264   88.84%
  #reg only             1   out of   4264    0.02%
  #lut&reg            475   out of   4264   11.14%
#dsp                    2   out of     29    6.90%
#bram                  10   out of     64   15.63%
  #bram9k              10
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    5   out of    188    2.66%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------+
|Instance |Module        |le    |lut   |seq   |
+---------------------------------------------+
|top      |MC8051OnBoard |4264  |4263  |476   |
+---------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea mc8051_top_gate.area" in  19.946296s wall, 19.906250s user + 1.703125s system = 21.609375s CPU (108.3%)

RUN-1004 : used memory is 406 MB, reserved memory is 380 MB, peak memory is 429 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model MC8051OnBoard
RUN-1002 : start command "export_db mc8051_top_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_gate.db" in  4.089810s wall, 3.125000s user + 1.109375s system = 4.234375s CPU (103.5%)

RUN-1004 : used memory is 463 MB, reserved memory is 441 MB, peak memory is 472 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net u_pll/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net mcu_clk_110592 is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net pllclk_pad is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net sysclk_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net sysclk_pad is fbclk of pll u_pll/pll_inst.
SYN-4025 : Tag rtl::Net mcu_clk_110592 as clock net
SYN-4025 : Tag rtl::Net pllclk_pad as clock net
SYN-4025 : Tag rtl::Net sysclk_pad as clock net
SYN-4025 : Tag rtl::Net u_pll/clk0_out as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2155 instances
RUN-1001 : 1067 mslices, 1066 lslices, 5 pads, 10 brams, 2 dsps
RUN-1001 : There are total 4405 nets
RUN-1001 : 2921 nets have 2 pins
RUN-1001 : 738 nets have [3 - 5] pins
RUN-1001 : 505 nets have [6 - 10] pins
RUN-1001 : 155 nets have [11 - 20] pins
RUN-1001 : 80 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2153 instances, 2133 slices, 41 macros(159 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model MC8051OnBoard.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 18734, tnet num: 4403, tinst num: 2153, tnode num: 19726, tedge num: 29779.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 139 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.487446s wall, 1.484375s user + 0.109375s system = 1.593750s CPU (107.1%)

RUN-1004 : used memory is 489 MB, reserved memory is 466 MB, peak memory is 489 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 4403 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 932 clock pins, and constraint 992 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.695856s wall, 1.687500s user + 0.125000s system = 1.812500s CPU (106.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.33511e+06
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 21%, beta_incr = 0.869408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.01551e+06, overlap = 24.75
PHY-3002 : Step(2): len = 837068, overlap = 27
PHY-3002 : Step(3): len = 749452, overlap = 30.5
PHY-3002 : Step(4): len = 685658, overlap = 47
PHY-3002 : Step(5): len = 625451, overlap = 56.25
PHY-3002 : Step(6): len = 572915, overlap = 75.5
PHY-3002 : Step(7): len = 527808, overlap = 99.25
PHY-3002 : Step(8): len = 484090, overlap = 115.75
PHY-3002 : Step(9): len = 439515, overlap = 135.75
PHY-3002 : Step(10): len = 403523, overlap = 155.25
PHY-3002 : Step(11): len = 367727, overlap = 171.25
PHY-3002 : Step(12): len = 335874, overlap = 190.25
PHY-3002 : Step(13): len = 305161, overlap = 208.5
PHY-3002 : Step(14): len = 270744, overlap = 228
PHY-3002 : Step(15): len = 247803, overlap = 241.25
PHY-3002 : Step(16): len = 226229, overlap = 263
PHY-3002 : Step(17): len = 191922, overlap = 287
PHY-3002 : Step(18): len = 170000, overlap = 307.75
PHY-3002 : Step(19): len = 156750, overlap = 319.5
PHY-3002 : Step(20): len = 126769, overlap = 340
PHY-3002 : Step(21): len = 103940, overlap = 352.75
PHY-3002 : Step(22): len = 97453.5, overlap = 354.5
PHY-3002 : Step(23): len = 72017.8, overlap = 380.5
PHY-3002 : Step(24): len = 65018.1, overlap = 385.25
PHY-3002 : Step(25): len = 60850, overlap = 390.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.43417e-06
PHY-3002 : Step(26): len = 59970.9, overlap = 390
PHY-3002 : Step(27): len = 59820, overlap = 389.75
PHY-3002 : Step(28): len = 59506, overlap = 386.75
PHY-3002 : Step(29): len = 61994.3, overlap = 382.75
PHY-3002 : Step(30): len = 61550.9, overlap = 382.25
PHY-3002 : Step(31): len = 63915.2, overlap = 381.5
PHY-3002 : Step(32): len = 63206.5, overlap = 381.25
PHY-3002 : Step(33): len = 63897.3, overlap = 382
PHY-3002 : Step(34): len = 64817.5, overlap = 382
PHY-3002 : Step(35): len = 69851.2, overlap = 372.75
PHY-3002 : Step(36): len = 69624.4, overlap = 372.25
PHY-3002 : Step(37): len = 69670.8, overlap = 369.5
PHY-3002 : Step(38): len = 70738.5, overlap = 367.25
PHY-3002 : Step(39): len = 69762.2, overlap = 366
PHY-3002 : Step(40): len = 69822.2, overlap = 365.25
PHY-3002 : Step(41): len = 69924.5, overlap = 363.75
PHY-3002 : Step(42): len = 71317.7, overlap = 355.75
PHY-3002 : Step(43): len = 70764.4, overlap = 349
PHY-3002 : Step(44): len = 70127.8, overlap = 342.25
PHY-3002 : Step(45): len = 70876.2, overlap = 333.5
PHY-3002 : Step(46): len = 69941.7, overlap = 331.25
PHY-3002 : Step(47): len = 69515.8, overlap = 329.75
PHY-3002 : Step(48): len = 69614.7, overlap = 325
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.86835e-06
PHY-3002 : Step(49): len = 69217.6, overlap = 324
PHY-3002 : Step(50): len = 70324.8, overlap = 319.75
PHY-3002 : Step(51): len = 72145.7, overlap = 295.75
PHY-3002 : Step(52): len = 75822, overlap = 284.25
PHY-3002 : Step(53): len = 76792.7, overlap = 278.25
PHY-3002 : Step(54): len = 78158, overlap = 276.5
PHY-3002 : Step(55): len = 79870.5, overlap = 277
PHY-3002 : Step(56): len = 80508.3, overlap = 274
PHY-3002 : Step(57): len = 81204.1, overlap = 275
PHY-3002 : Step(58): len = 82474.5, overlap = 254
PHY-3002 : Step(59): len = 82650.2, overlap = 231.75
PHY-3002 : Step(60): len = 82887.9, overlap = 234.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.7367e-06
PHY-3002 : Step(61): len = 83027, overlap = 232
PHY-3002 : Step(62): len = 83612.6, overlap = 231
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 9.16818e-06
PHY-3002 : Step(63): len = 84403.4, overlap = 228.75
PHY-3002 : Step(64): len = 87423.5, overlap = 222.5
PHY-3002 : Step(65): len = 90786.4, overlap = 210.5
PHY-3002 : Step(66): len = 92574.9, overlap = 205.25
PHY-3002 : Step(67): len = 97116.5, overlap = 177.75
PHY-3002 : Step(68): len = 101568, overlap = 148.25
PHY-3002 : Step(69): len = 101803, overlap = 149.5
PHY-3002 : Step(70): len = 102768, overlap = 154.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.83364e-05
PHY-3002 : Step(71): len = 103422, overlap = 154.5
PHY-3002 : Step(72): len = 105900, overlap = 148.75
PHY-3002 : Step(73): len = 108911, overlap = 149.25
PHY-3002 : Step(74): len = 109809, overlap = 147.25
PHY-3002 : Step(75): len = 110718, overlap = 141.25
PHY-3002 : Step(76): len = 110654, overlap = 140.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 3.66727e-05
PHY-3002 : Step(77): len = 111749, overlap = 136.75
PHY-3002 : Step(78): len = 118879, overlap = 106.75
PHY-3002 : Step(79): len = 120542, overlap = 102.25
PHY-3002 : Step(80): len = 121676, overlap = 95.25
PHY-3002 : Step(81): len = 124331, overlap = 80.25
PHY-3002 : Step(82): len = 124599, overlap = 76.75
PHY-3002 : Step(83): len = 124238, overlap = 76.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 7.33454e-05
PHY-3002 : Step(84): len = 124757, overlap = 76.25
PHY-3002 : Step(85): len = 125931, overlap = 71.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000122074
PHY-3002 : Step(86): len = 127234, overlap = 73.75
PHY-3002 : Step(87): len = 130544, overlap = 69.5
PHY-3002 : Step(88): len = 131031, overlap = 68.5
PHY-3002 : Step(89): len = 131126, overlap = 68.75
PHY-3002 : Step(90): len = 131254, overlap = 63
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.018848s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (165.8%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.869408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.47913e-06
PHY-3002 : Step(91): len = 127756, overlap = 116.25
PHY-3002 : Step(92): len = 120322, overlap = 139
PHY-3002 : Step(93): len = 117599, overlap = 144.25
PHY-3002 : Step(94): len = 115120, overlap = 155
PHY-3002 : Step(95): len = 112930, overlap = 158
PHY-3002 : Step(96): len = 110928, overlap = 172
PHY-3002 : Step(97): len = 108658, overlap = 190.25
PHY-3002 : Step(98): len = 106582, overlap = 197.5
PHY-3002 : Step(99): len = 103960, overlap = 213
PHY-3002 : Step(100): len = 101818, overlap = 224
PHY-3002 : Step(101): len = 99068.3, overlap = 233.5
PHY-3002 : Step(102): len = 96667.1, overlap = 243
PHY-3002 : Step(103): len = 94050.3, overlap = 254.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.95827e-06
PHY-3002 : Step(104): len = 93805.7, overlap = 253
PHY-3002 : Step(105): len = 94491.2, overlap = 248.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.11477e-05
PHY-3002 : Step(106): len = 96167, overlap = 239.25
PHY-3002 : Step(107): len = 100708, overlap = 226.5
PHY-3002 : Step(108): len = 101374, overlap = 223
PHY-3002 : Step(109): len = 101706, overlap = 219.75
PHY-3002 : Step(110): len = 103288, overlap = 215.75
PHY-3002 : Step(111): len = 105135, overlap = 210.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.22954e-05
PHY-3002 : Step(112): len = 109117, overlap = 192
PHY-3002 : Step(113): len = 116810, overlap = 153.75
PHY-3002 : Step(114): len = 118243, overlap = 136.5
PHY-3002 : Step(115): len = 120006, overlap = 128
PHY-3002 : Step(116): len = 123710, overlap = 118.75
PHY-3002 : Step(117): len = 127710, overlap = 118.75
PHY-3002 : Step(118): len = 127449, overlap = 118.75
PHY-3002 : Step(119): len = 127580, overlap = 117.5
PHY-3002 : Step(120): len = 127558, overlap = 117.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.45909e-05
PHY-3002 : Step(121): len = 131266, overlap = 112.25
PHY-3002 : Step(122): len = 135335, overlap = 104.75
PHY-3002 : Step(123): len = 135008, overlap = 104
PHY-3002 : Step(124): len = 135502, overlap = 102
PHY-3002 : Step(125): len = 136226, overlap = 92.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 8.91818e-05
PHY-3002 : Step(126): len = 140969, overlap = 91.25
PHY-3002 : Step(127): len = 145560, overlap = 84.75
PHY-3002 : Step(128): len = 146641, overlap = 79.5
PHY-3002 : Step(129): len = 147426, overlap = 78.75
PHY-3002 : Step(130): len = 148081, overlap = 75.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000178364
PHY-3002 : Step(131): len = 150791, overlap = 74
PHY-3002 : Step(132): len = 152638, overlap = 70.5
PHY-3002 : Step(133): len = 154231, overlap = 67
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000356727
PHY-3002 : Step(134): len = 156335, overlap = 62.5
PHY-3002 : Step(135): len = 159122, overlap = 59
PHY-3002 : Step(136): len = 159252, overlap = 56.5
PHY-3002 : Step(137): len = 158786, overlap = 55
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.869408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.74138e-05
PHY-3002 : Step(138): len = 156908, overlap = 124
PHY-3002 : Step(139): len = 154595, overlap = 114.5
PHY-3002 : Step(140): len = 152469, overlap = 111
PHY-3002 : Step(141): len = 150132, overlap = 107.75
PHY-3002 : Step(142): len = 147250, overlap = 108.75
PHY-3002 : Step(143): len = 144673, overlap = 110.25
PHY-3002 : Step(144): len = 142124, overlap = 111
PHY-3002 : Step(145): len = 140131, overlap = 116.5
PHY-3002 : Step(146): len = 138783, overlap = 120.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000114828
PHY-3002 : Step(147): len = 142521, overlap = 109
PHY-3002 : Step(148): len = 145155, overlap = 98.5
PHY-3002 : Step(149): len = 147364, overlap = 93
PHY-3002 : Step(150): len = 147268, overlap = 90
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000229655
PHY-3002 : Step(151): len = 150312, overlap = 84.5
PHY-3002 : Step(152): len = 154469, overlap = 79
PHY-3002 : Step(153): len = 156315, overlap = 77.5
PHY-3002 : Step(154): len = 156509, overlap = 77
PHY-3002 : Step(155): len = 156630, overlap = 74
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.255541s wall, 0.265625s user + 0.203125s system = 0.468750s CPU (183.4%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 26%, beta_incr = 0.869408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000172987
PHY-3002 : Step(156): len = 166991, overlap = 18.75
PHY-3002 : Step(157): len = 162945, overlap = 31.5
PHY-3002 : Step(158): len = 159019, overlap = 48.5
PHY-3002 : Step(159): len = 157183, overlap = 54.5
PHY-3002 : Step(160): len = 155959, overlap = 66.75
PHY-3002 : Step(161): len = 155238, overlap = 72
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000345974
PHY-3002 : Step(162): len = 157173, overlap = 65.5
PHY-3002 : Step(163): len = 158867, overlap = 62
PHY-3002 : Step(164): len = 159485, overlap = 58.25
PHY-3002 : Step(165): len = 160083, overlap = 57.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000638108
PHY-3002 : Step(166): len = 161283, overlap = 54.25
PHY-3002 : Step(167): len = 162394, overlap = 54.75
PHY-3002 : Step(168): len = 163535, overlap = 55.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.019628s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (79.6%)

PHY-3001 : Legalized: Len = 170746, Over = 0
PHY-3001 : Final: Len = 170746, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 456304, over cnt = 111(0%), over = 126, worst = 3
PHY-1002 : len = 456944, over cnt = 59(0%), over = 63, worst = 2
PHY-1002 : len = 457208, over cnt = 17(0%), over = 18, worst = 2
PHY-1002 : len = 456824, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 456856, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.116967s wall, 0.250000s user + 0.015625s system = 0.265625s CPU (227.1%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 5 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 2139 has valid locations, 52 needs to be replaced
PHY-3001 : design contains 2199 instances, 2179 slices, 41 macros(159 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model MC8051OnBoard.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 19034, tnet num: 4449, tinst num: 2199, tnode num: 20026, tedge num: 30161.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 139 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.531063s wall, 1.515625s user + 0.140625s system = 1.656250s CPU (108.2%)

RUN-1004 : used memory is 525 MB, reserved memory is 502 MB, peak memory is 543 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 4449 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 932 clock pins, and constraint 992 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.739030s wall, 1.750000s user + 0.156250s system = 1.906250s CPU (109.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 177965
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 22%, beta_incr = 0.866592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(169): len = 177608, overlap = 0
PHY-3002 : Step(170): len = 177608, overlap = 0
PHY-3002 : Step(171): len = 177428, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005542s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.16148e-05
PHY-3002 : Step(172): len = 177370, overlap = 1.75
PHY-3002 : Step(173): len = 177370, overlap = 1.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.32296e-05
PHY-3002 : Step(174): len = 177256, overlap = 1.5
PHY-3002 : Step(175): len = 177256, overlap = 1.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.15455e-05
PHY-3002 : Step(176): len = 177283, overlap = 5.5
PHY-3002 : Step(177): len = 177283, overlap = 5.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.3091e-05
PHY-3002 : Step(178): len = 177262, overlap = 5.25
PHY-3002 : Step(179): len = 177262, overlap = 5.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000154937
PHY-3002 : Step(180): len = 177302, overlap = 5
PHY-3002 : Step(181): len = 177342, overlap = 4.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.038124s wall, 0.046875s user + 0.031250s system = 0.078125s CPU (204.9%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000156771
PHY-3002 : Step(182): len = 177415, overlap = 1.5
PHY-3002 : Step(183): len = 177415, overlap = 1.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008295s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (188.4%)

PHY-3001 : Legalized: Len = 177567, Over = 0
PHY-3001 : Final: Len = 177567, Over = 0
RUN-1003 : finish command "place -eco" in  2.393407s wall, 2.562500s user + 0.609375s system = 3.171875s CPU (132.5%)

RUN-1004 : used memory is 548 MB, reserved memory is 526 MB, peak memory is 548 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  13.316734s wall, 26.406250s user + 4.218750s system = 30.625000s CPU (230.0%)

RUN-1004 : used memory is 518 MB, reserved memory is 497 MB, peak memory is 548 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 2738 to 1939
PHY-1001 : Pin misalignment score is improved from 1939 to 1890
PHY-1001 : Pin misalignment score is improved from 1890 to 1887
PHY-1001 : Pin misalignment score is improved from 1887 to 1886
PHY-1001 : Pin misalignment score is improved from 1886 to 1886
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 2201 instances
RUN-1001 : 1101 mslices, 1078 lslices, 5 pads, 10 brams, 2 dsps
RUN-1001 : There are total 4451 nets
RUN-1001 : 2909 nets have 2 pins
RUN-1001 : 734 nets have [3 - 5] pins
RUN-1001 : 504 nets have [6 - 10] pins
RUN-1001 : 199 nets have [11 - 20] pins
RUN-1001 : 103 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 449064, over cnt = 125(0%), over = 140, worst = 2
PHY-1002 : len = 449552, over cnt = 76(0%), over = 79, worst = 2
PHY-1002 : len = 449888, over cnt = 28(0%), over = 29, worst = 2
PHY-1002 : len = 449360, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 449392, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.182557s wall, 0.234375s user + 0.046875s system = 0.281250s CPU (154.1%)

PHY-1001 : End global routing;  0.491712s wall, 0.500000s user + 0.062500s system = 0.562500s CPU (114.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net mcu_clk_110592 will be routed on clock mesh
PHY-1001 : net pllclk_pad will be routed on clock mesh
PHY-1001 : net sysclk_pad will be routed on clock mesh
PHY-1001 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 32352, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.269076s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (63.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 32352, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000685s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 76% nets.
PHY-1001 : Routed 97% nets.
PHY-1002 : len = 657608, over cnt = 220(0%), over = 220, worst = 1
PHY-1001 : End Routed; 10.134519s wall, 17.000000s user + 0.343750s system = 17.343750s CPU (171.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 653440, over cnt = 46(0%), over = 46, worst = 1
PHY-1001 : End DR Iter 1; 0.276236s wall, 0.296875s user + 0.031250s system = 0.328125s CPU (118.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 652088, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 2; 0.231057s wall, 0.234375s user + 0.015625s system = 0.250000s CPU (108.2%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 652056, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 652056
PHY-1001 : End DR Iter 3; 0.041991s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (148.8%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net mcu_clk_110592 will be routed on clock mesh
PHY-1001 : net pllclk_pad will be routed on clock mesh
PHY-1001 : net sysclk_pad will be routed on clock mesh
PHY-1001 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  19.892937s wall, 25.812500s user + 1.187500s system = 27.000000s CPU (135.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  21.391453s wall, 27.328125s user + 1.343750s system = 28.671875s CPU (134.0%)

RUN-1004 : used memory is 440 MB, reserved memory is 617 MB, peak memory is 794 MB
RUN-1002 : start command "report_area -io_info -file mc8051_top_phy.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                     5
  #input                2
  #output               3
  #inout                0

Utilization Statistics
#lut                 4355   out of  19600   22.22%
#reg                  476   out of  19600    2.43%
#le                  4356
  #lut only          3880   out of   4356   89.07%
  #reg only             1   out of   4356    0.02%
  #lut&reg            475   out of   4356   10.90%
#dsp                    2   out of     29    6.90%
#bram                  10   out of     64   15.63%
  #bram9k              10
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    5   out of    188    2.66%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db mc8051_top_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_pr.db" in  4.474401s wall, 3.140625s user + 1.343750s system = 4.484375s CPU (100.2%)

RUN-1004 : used memory is 533 MB, reserved memory is 602 MB, peak memory is 794 MB
RUN-1002 : start command "bitgen -bit mc8051_top.bit -version 0X00 -g ucode:00000000011111010000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 2201
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 4451, pip num: 45208
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 1416 valid insts, and 132030 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file mc8051_top.bit.
RUN-1003 : finish command "bitgen -bit mc8051_top.bit -version 0X00 -g ucode:00000000011111010000000000000000" in  9.785773s wall, 28.000000s user + 1.234375s system = 29.234375s CPU (298.7%)

RUN-1004 : used memory is 563 MB, reserved memory is 626 MB, peak memory is 794 MB
GUI-8003 ERROR: mc8051_ram.v is missing!
GUI-8003 ERROR: mc8051_rom.v is missing!
GUI-8003 ERROR: ../MC8051OnBoard.v is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
HDL-1007 : analyze VHDL file ../../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy.vhd(85)
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy.vhd(159)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy.vhd(85)
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy.vhd(115)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core.vhd(76)
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core.vhd(91)
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core.vhd(142)
HDL-1007 : analyze VHDL file ../vhdl/alucore.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore.vhd(73)
HDL-1007 : analyze architecture rtl in ../vhdl/alucore.vhd(94)
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore.vhd(191)
HDL-1007 : analyze VHDL file ../vhdl/alumux.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/alumux.vhd(125)
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux.vhd(494)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider.vhd(82)
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider.vhd(130)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr.vhd(82)
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr.vhd(104)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm.vhd(126)
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm.vhd(2231)
HDL-1007 : analyze VHDL file ../vhdl/control_mem.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem.vhd(75)
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem.vhd(206)
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem.vhd(1285)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust.vhd(90)
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust.vhd(168)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu.vhd(104)
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu.vhd(235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control.vhd(142)
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control.vhd(344)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu.vhd(92)
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu.vhd(1235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr.vhd(96)
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr.vhd(797)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core.vhd(121)
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core.vhd(276)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top.vhd(104)
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top.vhd(200)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
HDL-1007 : analyze VHDL file ../../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy.vhd(85)
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy.vhd(159)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy.vhd(85)
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy.vhd(115)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core.vhd(76)
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core.vhd(91)
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core.vhd(142)
HDL-1007 : analyze VHDL file ../vhdl/alucore.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore.vhd(73)
HDL-1007 : analyze architecture rtl in ../vhdl/alucore.vhd(94)
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore.vhd(191)
HDL-1007 : analyze VHDL file ../vhdl/alumux.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/alumux.vhd(125)
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux.vhd(494)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider.vhd(82)
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider.vhd(130)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr.vhd(82)
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr.vhd(104)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm.vhd(126)
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm.vhd(2231)
HDL-1007 : analyze VHDL file ../vhdl/control_mem.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem.vhd(75)
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem.vhd(206)
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem.vhd(1285)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust.vhd(90)
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust.vhd(168)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu.vhd(104)
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu.vhd(235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control.vhd(142)
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control.vhd(344)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu.vhd(92)
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu.vhd(1235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr.vhd(96)
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr.vhd(797)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core.vhd(121)
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core.vhd(276)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top.vhd(104)
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top.vhd(200)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
RUN-1002 : start command "elaborate -top MC8051OnBoard"
HDL-1007 : elaborate module MC8051OnBoard in MC8051OnBoard.v(1)
HDL-1007 : elaborate module pll in al_ip/pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=59,CLKC1_DIV=64,CLKC2_DIV=118,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=58,CLKC1_CPHASE=63,CLKC2_CPHASE=117,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : switch to vhdl to elaborate module mc8051_top in MC8051OnBoard.v(52)
HDL-1007 : elaborate mc8051_top(struc) in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : elaborate mc8051_core(struc) in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : elaborate mc8051_control(struc) in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : elaborate control_fsm(rtl) in ../vhdl/control_fsm.vhd(74)
HDL-1007 : others clause is never selected in ../vhdl/control_fsm.vhd(2223)
HDL-1007 : elaborate control_mem(rtl) in ../vhdl/control_mem.vhd(75)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(833)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(932)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(938)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(1250)
HDL-1007 : elaborate mc8051_alu(struc) in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : elaborate alumux(rtl) in ../vhdl/alumux.vhd(74)
HDL-1007 : elaborate alucore(rtl) in ../vhdl/alucore.vhd(73)
HDL-1007 : elaborate addsub_core(dwidth=8)(struc) in ../vhdl/addsub_core.vhd(76)
HDL-1007 : elaborate addsub_cy(rtl) in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : elaborate addsub_ovcy(rtl) in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : elaborate comb_mltplr(rtl) in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : elaborate comb_divider(rtl) in ../vhdl/comb_divider.vhd(72)
HDL-1007 : elaborate dcml_adjust(dwidth=8)(rtl) in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : elaborate mc8051_siu(rtl) in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu.vhd(816)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu.vhd(1215)
HDL-1007 : elaborate mc8051_tmrctr(rtl) in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr.vhd(541)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr.vhd(784)
HDL-1007 : elaborate mc8051_ram(ram_arch) in mc8051_ram.vhd(19)
HDL-1007 : extracting RAM for identifier 'ram_mem' in mc8051_ram.vhd(36)
HDL-1007 : switch to vlog to elaborate module mc8051_rom in ../vhdl/mc8051_top.vhd(181)
HDL-1007 : elaborate module mc8051_rom in al_ip/mc8051_rom.v(1)
HDL-1007 : elaborate module mc8051_rom_td in al_ip/mc8051_rom_td.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=8,ADDR_WIDTH_B=8,DATA_DEPTH_A=191,DATA_DEPTH_B=191,MODE="SP",INIT_FILE="led.mif") in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(1072)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 8 for port 'addra' in al_ip/mc8051_rom.v(9)
HDL-1007 : back to vhdl to elaborate in ../vhdl/mc8051_top.vhd(181)
HDL-1007 : elaborate mc8051_ramx(ramx_arch) in mc8051_ramx.vhd(19)
HDL-1007 : extracting RAM for identifier 'ramx_mem' in mc8051_ramx.vhd(34)
HDL-1007 : back to vlog to elaborate in MC8051OnBoard.v(52)
HDL-1200 : Current top model is MC8051OnBoard
HDL-1100 : Inferred 2 RAMs.
RUN-1003 : finish command "elaborate -top MC8051OnBoard" in  1.089123s wall, 1.140625s user + 0.140625s system = 1.281250s CPU (117.6%)

RUN-1004 : used memory is 388 MB, reserved memory is 390 MB, peak memory is 794 MB
RUN-1002 : start command "read_adc MC8051DEMO.adc"
RUN-1002 : start command "set_pin_assignment key  LOCATION = T4;  "
RUN-1002 : start command "set_pin_assignment sysclk  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment led  LOCATION = N3;  "
RUN-1002 : start command "set_pin_assignment pllclk  LOCATION = A10;  "
RUN-1002 : start command "set_pin_assignment keyled  LOCATION = M3;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "MC8051OnBoard"
SYN-1012 : SanityCheck: Model "mc8051_top"
SYN-1012 : SanityCheck: Model "mc8051_core"
SYN-1012 : SanityCheck: Model "mc8051_siu"
SYN-1012 : SanityCheck: Model "mc8051_tmrctr"
SYN-1012 : SanityCheck: Model "mc8051_alu"
SYN-1012 : SanityCheck: Model "dcml_adjust(dwidth=8)"
SYN-1012 : SanityCheck: Model "comb_divider"
SYN-1012 : SanityCheck: Model "comb_mltplr"
SYN-1012 : SanityCheck: Model "addsub_core(dwidth=8)"
SYN-1012 : SanityCheck: Model "addsub_cy"
SYN-1012 : SanityCheck: Model "addsub_ovcy"
SYN-1012 : SanityCheck: Model "alucore"
SYN-1012 : SanityCheck: Model "alumux"
SYN-1012 : SanityCheck: Model "mc8051_control"
SYN-1012 : SanityCheck: Model "control_fsm"
SYN-1012 : SanityCheck: Model "control_mem"
SYN-1012 : SanityCheck: Model "mc8051_ram"
SYN-1012 : SanityCheck: Model "mc8051_ramx"
SYN-1012 : SanityCheck: Model "mc8051_rom"
SYN-1012 : SanityCheck: Model "mc8051_rom_td"
SYN-1012 : SanityCheck: Model "pll"
SYN-1043 : Mark pll as IO macro for instance bufg_feedback
SYN-1016 : Merged 592 instances.
SYN-1016 : Merged 3 instances.
SYN-1016 : Merged 866 instances.
SYN-1016 : Merged 23 instances.
SYN-1026 : Infer Logic BRAM(ram_ram_mem0)
	 port mode: single port
	 port a size: 128 x 8	 write mode: READBEFOREWRITE
	 port b size: 128 x 8	 write mode: NORMAL
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1026 : Infer Logic BRAM(ram_ramx_mem0)
	 port mode: single port
	 port a size: 8192 x 8	 write mode: READBEFOREWRITE
	 port b size: 8192 x 8	 write mode: NORMAL
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1011 : Flatten model MC8051OnBoard
SYN-1011 : Flatten model mc8051_top
SYN-1011 : Flatten model mc8051_core
SYN-1011 : Flatten model mc8051_siu
SYN-1011 : Flatten model mc8051_tmrctr
SYN-1011 : Flatten model mc8051_alu
SYN-1011 : Flatten model dcml_adjust(dwidth=8)
SYN-1011 : Flatten model comb_divider
SYN-1011 : Flatten model comb_mltplr
SYN-1011 : Flatten model addsub_core(dwidth=8)
SYN-1011 : Flatten model addsub_cy
SYN-1011 : Flatten model addsub_ovcy
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model alucore
SYN-1011 : Flatten model alumux
SYN-1016 : Merged 7 instances.
SYN-1011 : Flatten model mc8051_control
SYN-1011 : Flatten model control_fsm
SYN-1011 : Flatten model control_mem
SYN-1016 : Merged 30 instances.
SYN-1016 : Merged 10 instances.
SYN-1011 : Flatten model mc8051_ram
SYN-1011 : Flatten model mc8051_ramx
SYN-1011 : Flatten model mc8051_rom
SYN-1011 : Flatten model mc8051_rom_td
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model pll
SYN-1016 : Merged 44 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 6216/593 useful/useless nets, 5955/525 useful/useless insts
SYN-1017 : Remove 6 const input seq instances
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/reg0_b0
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/reg6_b0
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h1_reg[0]
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/reg0_b1
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h2_reg[0]
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h3_reg[0]
SYN-1018 : Transformed 3 mux instances.
SYN-1019 : Optimized 45 mux instances.
SYN-1021 : Optimized 128 onehot mux instances.
SYN-1020 : Optimized 1568 distributor mux.
SYN-1016 : Merged 3226 instances.
SYN-1015 : Optimize round 1, 6082 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 5704/131 useful/useless nets, 5459/2417 useful/useless insts
SYN-1019 : Optimized 7 mux instances.
SYN-1020 : Optimized 2 distributor mux.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 2, 2502 better
SYN-1014 : Optimize round 3
SYN-1032 : 5667/40 useful/useless nets, 5422/39 useful/useless insts
SYN-1017 : Remove 4 const input seq instances
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t0ff1_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t1ff1_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t0ff2_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t1ff2_reg
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 3, 79 better
SYN-1014 : Optimize round 4
SYN-1032 : 5648/1 useful/useless nets, 5403/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 4, 17 better
SYN-1014 : Optimize round 5
SYN-1032 : 5644/0 useful/useless nets, 5399/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 5, 0 better
RUN-1003 : finish command "optimize_rtl" in  4.257972s wall, 3.718750s user + 0.437500s system = 4.156250s CPU (97.6%)

RUN-1004 : used memory is 483 MB, reserved memory is 494 MB, peak memory is 794 MB
RUN-1002 : start command "report_area -file mc8051_top_rtl.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                     5
  #input                2
  #output               3
  #inout                0

Gate Statistics
#Basic gates         3849
  #and               1691
  #nand                 0
  #or                 358
  #nor                  0
  #xor                 15
  #xnor                 0
  #buf                  0
  #not                360
  #bufif1               0
  #MX21               948
  #FADD                 0
  #DFF                477
  #LATCH                0
#MACRO_ADD             48
#MACRO_EQ             250
#MACRO_MULT             2
#MACRO_MUX           1242

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module        |gates  |seq    |macros |
+------------------------------------------------+
|top      |MC8051OnBoard |3372   |477    |304    |
+------------------------------------------------+

RUN-1002 : start command "export_db mc8051_top_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_rtl.db" in  3.222943s wall, 2.625000s user + 0.843750s system = 3.468750s CPU (107.6%)

RUN-1004 : used memory is 507 MB, reserved memory is 518 MB, peak memory is 794 MB
RUN-1002 : start command "optimize_gate -packarea mc8051_top_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 5 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_ram/ram_ram_mem0"
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_ramx/ram_ramx_mem0"
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_rom/u_rom/inst"
SYN-2541 : Reading BRAM "u8051_inst/i_mc8051_rom/u_rom/inst" init file "C:/Users\lenovo\Desktop\MC8051_Version1_6_TDV5\MC8051_Version1_6_TDV5\td_proj\al_ip\led.mif"
SYN-2542 : Parsing MIF init file
SYN-2571 : Map 2 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5649/0 useful/useless nets, 5412/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7805/0 useful/useless nets, 7568/0 useful/useless insts
SYN-1016 : Merged 1584 instances.
SYN-2501 : Optimize round 1, 3304 better
SYN-2501 : Optimize round 2
SYN-1032 : 6221/0 useful/useless nets, 5984/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 48 macro adder
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 33%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 33%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 63 instances into 2 LUTs, name keeping = 50%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 100%.
SYN-1032 : 18529/9 useful/useless nets, 18292/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance u8051_inst/i_mc8051_core/i_mc8051_control/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 4148 (3.33), #lev = 41 (30.79)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   4.51 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 17383 instances into 3949 LUTs, name keeping = 20%.
SYN-1001 : Packing model "MC8051OnBoard" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 5052/5 useful/useless nets, 4818/5 useful/useless insts
SYN-1015 : Optimize round 1, 10 better
SYN-1014 : Optimize round 2
SYN-1032 : 5052/0 useful/useless nets, 4818/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 476 DFF/LATCH to SEQ ...
SYN-4009 : Pack 14 carry chain into lslice
SYN-4007 : Packing 203 adder to BLE ...
SYN-4008 : Packed 203 adder and 4 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3945 LUT to BLE ...
SYN-4008 : Packed 3945 LUT and 453 SEQ to BLE.
SYN-4003 : Packing 19 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (19 nodes)...
SYN-4004 : #1: Packed 18 SEQ (20 nodes)...
SYN-4005 : Packed 18 SEQ with LUT/SLICE
SYN-4006 : 3474 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "MC8051OnBoard" (AL_USER_NORMAL) with 3946/4127 primitive instances ...
RUN-1002 : start command "report_area -file mc8051_top_gate.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                     5
  #input                2
  #output               3
  #inout                0

Utilization Statistics
#lut                 4263   out of  19600   21.75%
#reg                  476   out of  19600    2.43%
#le                  4264
  #lut only          3788   out of   4264   88.84%
  #reg only             1   out of   4264    0.02%
  #lut&reg            475   out of   4264   11.14%
#dsp                    2   out of     29    6.90%
#bram                  10   out of     64   15.63%
  #bram9k              10
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    5   out of    188    2.66%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------+
|Instance |Module        |le    |lut   |seq   |
+---------------------------------------------+
|top      |MC8051OnBoard |4264  |4263  |476   |
+---------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea mc8051_top_gate.area" in  19.879454s wall, 20.046875s user + 1.500000s system = 21.546875s CPU (108.4%)

RUN-1004 : used memory is 558 MB, reserved memory is 556 MB, peak memory is 794 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model MC8051OnBoard
RUN-1002 : start command "export_db mc8051_top_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_gate.db" in  4.188698s wall, 3.578125s user + 1.156250s system = 4.734375s CPU (113.0%)

RUN-1004 : used memory is 600 MB, reserved memory is 598 MB, peak memory is 794 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net u_pll/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net mcu_clk_110592 is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net pllclk_pad is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net sysclk_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net sysclk_pad is fbclk of pll u_pll/pll_inst.
SYN-4025 : Tag rtl::Net mcu_clk_110592 as clock net
SYN-4025 : Tag rtl::Net pllclk_pad as clock net
SYN-4025 : Tag rtl::Net sysclk_pad as clock net
SYN-4025 : Tag rtl::Net u_pll/clk0_out as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2155 instances
RUN-1001 : 1067 mslices, 1066 lslices, 5 pads, 10 brams, 2 dsps
RUN-1001 : There are total 4405 nets
RUN-1001 : 2921 nets have 2 pins
RUN-1001 : 738 nets have [3 - 5] pins
RUN-1001 : 505 nets have [6 - 10] pins
RUN-1001 : 155 nets have [11 - 20] pins
RUN-1001 : 80 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2153 instances, 2133 slices, 41 macros(159 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model MC8051OnBoard.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 18734, tnet num: 4403, tinst num: 2153, tnode num: 19726, tedge num: 29779.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 139 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.653377s wall, 1.640625s user + 0.140625s system = 1.781250s CPU (107.7%)

RUN-1004 : used memory is 618 MB, reserved memory is 616 MB, peak memory is 794 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 4403 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 932 clock pins, and constraint 992 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.925905s wall, 1.890625s user + 0.171875s system = 2.062500s CPU (107.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.33511e+06
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 21%, beta_incr = 0.869408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(184): len = 1.01551e+06, overlap = 24.75
PHY-3002 : Step(185): len = 837068, overlap = 27
PHY-3002 : Step(186): len = 749452, overlap = 30.5
PHY-3002 : Step(187): len = 685658, overlap = 47
PHY-3002 : Step(188): len = 625451, overlap = 56.25
PHY-3002 : Step(189): len = 572915, overlap = 75.5
PHY-3002 : Step(190): len = 527808, overlap = 99.25
PHY-3002 : Step(191): len = 484090, overlap = 115.75
PHY-3002 : Step(192): len = 439515, overlap = 135.75
PHY-3002 : Step(193): len = 403523, overlap = 155.25
PHY-3002 : Step(194): len = 367727, overlap = 171.25
PHY-3002 : Step(195): len = 335874, overlap = 190.25
PHY-3002 : Step(196): len = 305161, overlap = 208.5
PHY-3002 : Step(197): len = 270744, overlap = 228
PHY-3002 : Step(198): len = 247803, overlap = 241.25
PHY-3002 : Step(199): len = 226229, overlap = 263
PHY-3002 : Step(200): len = 191922, overlap = 287
PHY-3002 : Step(201): len = 170000, overlap = 307.75
PHY-3002 : Step(202): len = 156750, overlap = 319.5
PHY-3002 : Step(203): len = 126769, overlap = 340
PHY-3002 : Step(204): len = 103940, overlap = 352.75
PHY-3002 : Step(205): len = 97453.5, overlap = 354.5
PHY-3002 : Step(206): len = 72017.8, overlap = 380.5
PHY-3002 : Step(207): len = 65018.1, overlap = 385.25
PHY-3002 : Step(208): len = 60850, overlap = 390.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.43417e-06
PHY-3002 : Step(209): len = 59970.9, overlap = 390
PHY-3002 : Step(210): len = 59820, overlap = 389.75
PHY-3002 : Step(211): len = 59506, overlap = 386.75
PHY-3002 : Step(212): len = 61994.3, overlap = 382.75
PHY-3002 : Step(213): len = 61550.9, overlap = 382.25
PHY-3002 : Step(214): len = 63915.2, overlap = 381.5
PHY-3002 : Step(215): len = 63206.5, overlap = 381.25
PHY-3002 : Step(216): len = 63897.3, overlap = 382
PHY-3002 : Step(217): len = 64817.5, overlap = 382
PHY-3002 : Step(218): len = 69851.2, overlap = 372.75
PHY-3002 : Step(219): len = 69624.4, overlap = 372.25
PHY-3002 : Step(220): len = 69670.8, overlap = 369.5
PHY-3002 : Step(221): len = 70738.5, overlap = 367.25
PHY-3002 : Step(222): len = 69762.2, overlap = 366
PHY-3002 : Step(223): len = 69822.2, overlap = 365.25
PHY-3002 : Step(224): len = 69924.5, overlap = 363.75
PHY-3002 : Step(225): len = 71317.7, overlap = 355.75
PHY-3002 : Step(226): len = 70764.4, overlap = 349
PHY-3002 : Step(227): len = 70127.8, overlap = 342.25
PHY-3002 : Step(228): len = 70876.2, overlap = 333.5
PHY-3002 : Step(229): len = 69941.7, overlap = 331.25
PHY-3002 : Step(230): len = 69515.8, overlap = 329.75
PHY-3002 : Step(231): len = 69614.7, overlap = 325
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.86835e-06
PHY-3002 : Step(232): len = 69217.6, overlap = 324
PHY-3002 : Step(233): len = 70324.8, overlap = 319.75
PHY-3002 : Step(234): len = 72145.7, overlap = 295.75
PHY-3002 : Step(235): len = 75822, overlap = 284.25
PHY-3002 : Step(236): len = 76792.7, overlap = 278.25
PHY-3002 : Step(237): len = 78158, overlap = 276.5
PHY-3002 : Step(238): len = 79870.5, overlap = 277
PHY-3002 : Step(239): len = 80508.3, overlap = 274
PHY-3002 : Step(240): len = 81204.1, overlap = 275
PHY-3002 : Step(241): len = 82474.5, overlap = 254
PHY-3002 : Step(242): len = 82650.2, overlap = 231.75
PHY-3002 : Step(243): len = 82887.9, overlap = 234.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.7367e-06
PHY-3002 : Step(244): len = 83027, overlap = 232
PHY-3002 : Step(245): len = 83612.6, overlap = 231
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 9.16818e-06
PHY-3002 : Step(246): len = 84403.4, overlap = 228.75
PHY-3002 : Step(247): len = 87423.5, overlap = 222.5
PHY-3002 : Step(248): len = 90786.4, overlap = 210.5
PHY-3002 : Step(249): len = 92574.9, overlap = 205.25
PHY-3002 : Step(250): len = 97116.5, overlap = 177.75
PHY-3002 : Step(251): len = 101568, overlap = 148.25
PHY-3002 : Step(252): len = 101803, overlap = 149.5
PHY-3002 : Step(253): len = 102768, overlap = 154.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.83364e-05
PHY-3002 : Step(254): len = 103422, overlap = 154.5
PHY-3002 : Step(255): len = 105900, overlap = 148.75
PHY-3002 : Step(256): len = 108911, overlap = 149.25
PHY-3002 : Step(257): len = 109809, overlap = 147.25
PHY-3002 : Step(258): len = 110718, overlap = 141.25
PHY-3002 : Step(259): len = 110654, overlap = 140.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 3.66727e-05
PHY-3002 : Step(260): len = 111749, overlap = 136.75
PHY-3002 : Step(261): len = 118879, overlap = 106.75
PHY-3002 : Step(262): len = 120542, overlap = 102.25
PHY-3002 : Step(263): len = 121676, overlap = 95.25
PHY-3002 : Step(264): len = 124331, overlap = 80.25
PHY-3002 : Step(265): len = 124599, overlap = 76.75
PHY-3002 : Step(266): len = 124238, overlap = 76.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 7.33454e-05
PHY-3002 : Step(267): len = 124757, overlap = 76.25
PHY-3002 : Step(268): len = 125931, overlap = 71.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000122074
PHY-3002 : Step(269): len = 127234, overlap = 73.75
PHY-3002 : Step(270): len = 130544, overlap = 69.5
PHY-3002 : Step(271): len = 131031, overlap = 68.5
PHY-3002 : Step(272): len = 131126, overlap = 68.75
PHY-3002 : Step(273): len = 131254, overlap = 63
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.018146s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (344.4%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.869408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.47913e-06
PHY-3002 : Step(274): len = 127756, overlap = 116.25
PHY-3002 : Step(275): len = 120322, overlap = 139
PHY-3002 : Step(276): len = 117599, overlap = 144.25
PHY-3002 : Step(277): len = 115120, overlap = 155
PHY-3002 : Step(278): len = 112930, overlap = 158
PHY-3002 : Step(279): len = 110928, overlap = 172
PHY-3002 : Step(280): len = 108658, overlap = 190.25
PHY-3002 : Step(281): len = 106582, overlap = 197.5
PHY-3002 : Step(282): len = 103960, overlap = 213
PHY-3002 : Step(283): len = 101818, overlap = 224
PHY-3002 : Step(284): len = 99068.3, overlap = 233.5
PHY-3002 : Step(285): len = 96667.1, overlap = 243
PHY-3002 : Step(286): len = 94050.3, overlap = 254.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.95827e-06
PHY-3002 : Step(287): len = 93805.7, overlap = 253
PHY-3002 : Step(288): len = 94491.2, overlap = 248.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.11477e-05
PHY-3002 : Step(289): len = 96167, overlap = 239.25
PHY-3002 : Step(290): len = 100708, overlap = 226.5
PHY-3002 : Step(291): len = 101374, overlap = 223
PHY-3002 : Step(292): len = 101706, overlap = 219.75
PHY-3002 : Step(293): len = 103288, overlap = 215.75
PHY-3002 : Step(294): len = 105135, overlap = 210.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.22954e-05
PHY-3002 : Step(295): len = 109117, overlap = 192
PHY-3002 : Step(296): len = 116810, overlap = 153.75
PHY-3002 : Step(297): len = 118243, overlap = 136.5
PHY-3002 : Step(298): len = 120006, overlap = 128
PHY-3002 : Step(299): len = 123710, overlap = 118.75
PHY-3002 : Step(300): len = 127710, overlap = 118.75
PHY-3002 : Step(301): len = 127449, overlap = 118.75
PHY-3002 : Step(302): len = 127580, overlap = 117.5
PHY-3002 : Step(303): len = 127558, overlap = 117.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.45909e-05
PHY-3002 : Step(304): len = 131266, overlap = 112.25
PHY-3002 : Step(305): len = 135335, overlap = 104.75
PHY-3002 : Step(306): len = 135008, overlap = 104
PHY-3002 : Step(307): len = 135502, overlap = 102
PHY-3002 : Step(308): len = 136226, overlap = 92.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 8.91818e-05
PHY-3002 : Step(309): len = 140969, overlap = 91.25
PHY-3002 : Step(310): len = 145560, overlap = 84.75
PHY-3002 : Step(311): len = 146641, overlap = 79.5
PHY-3002 : Step(312): len = 147426, overlap = 78.75
PHY-3002 : Step(313): len = 148081, overlap = 75.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000178364
PHY-3002 : Step(314): len = 150791, overlap = 74
PHY-3002 : Step(315): len = 152638, overlap = 70.5
PHY-3002 : Step(316): len = 154231, overlap = 67
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000356727
PHY-3002 : Step(317): len = 156335, overlap = 62.5
PHY-3002 : Step(318): len = 159122, overlap = 59
PHY-3002 : Step(319): len = 159252, overlap = 56.5
PHY-3002 : Step(320): len = 158786, overlap = 55
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.869408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.74138e-05
PHY-3002 : Step(321): len = 156908, overlap = 124
PHY-3002 : Step(322): len = 154595, overlap = 114.5
PHY-3002 : Step(323): len = 152469, overlap = 111
PHY-3002 : Step(324): len = 150132, overlap = 107.75
PHY-3002 : Step(325): len = 147250, overlap = 108.75
PHY-3002 : Step(326): len = 144673, overlap = 110.25
PHY-3002 : Step(327): len = 142124, overlap = 111
PHY-3002 : Step(328): len = 140131, overlap = 116.5
PHY-3002 : Step(329): len = 138783, overlap = 120.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000114828
PHY-3002 : Step(330): len = 142521, overlap = 109
PHY-3002 : Step(331): len = 145155, overlap = 98.5
PHY-3002 : Step(332): len = 147364, overlap = 93
PHY-3002 : Step(333): len = 147268, overlap = 90
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000229655
PHY-3002 : Step(334): len = 150312, overlap = 84.5
PHY-3002 : Step(335): len = 154469, overlap = 79
PHY-3002 : Step(336): len = 156315, overlap = 77.5
PHY-3002 : Step(337): len = 156509, overlap = 77
PHY-3002 : Step(338): len = 156630, overlap = 74
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.303904s wall, 0.265625s user + 0.296875s system = 0.562500s CPU (185.1%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 26%, beta_incr = 0.869408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000172987
PHY-3002 : Step(339): len = 166991, overlap = 18.75
PHY-3002 : Step(340): len = 162945, overlap = 31.5
PHY-3002 : Step(341): len = 159019, overlap = 48.5
PHY-3002 : Step(342): len = 157183, overlap = 54.5
PHY-3002 : Step(343): len = 155959, overlap = 66.75
PHY-3002 : Step(344): len = 155238, overlap = 72
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000345974
PHY-3002 : Step(345): len = 157173, overlap = 65.5
PHY-3002 : Step(346): len = 158867, overlap = 62
PHY-3002 : Step(347): len = 159485, overlap = 58.25
PHY-3002 : Step(348): len = 160083, overlap = 57.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000638108
PHY-3002 : Step(349): len = 161283, overlap = 54.25
PHY-3002 : Step(350): len = 162394, overlap = 54.75
PHY-3002 : Step(351): len = 163535, overlap = 55.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.018888s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (82.7%)

PHY-3001 : Legalized: Len = 170746, Over = 0
PHY-3001 : Final: Len = 170746, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 456304, over cnt = 111(0%), over = 126, worst = 3
PHY-1002 : len = 456944, over cnt = 59(0%), over = 63, worst = 2
PHY-1002 : len = 457208, over cnt = 17(0%), over = 18, worst = 2
PHY-1002 : len = 456824, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 456856, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.122064s wall, 0.234375s user + 0.015625s system = 0.250000s CPU (204.8%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 5 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 2139 has valid locations, 52 needs to be replaced
PHY-3001 : design contains 2199 instances, 2179 slices, 41 macros(159 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model MC8051OnBoard.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 19034, tnet num: 4449, tinst num: 2199, tnode num: 20026, tedge num: 30161.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 139 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.865523s wall, 1.875000s user + 0.140625s system = 2.015625s CPU (108.0%)

RUN-1004 : used memory is 667 MB, reserved memory is 667 MB, peak memory is 794 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 4449 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 932 clock pins, and constraint 992 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.112716s wall, 2.140625s user + 0.171875s system = 2.312500s CPU (109.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 177965
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 22%, beta_incr = 0.866592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(352): len = 177608, overlap = 0
PHY-3002 : Step(353): len = 177608, overlap = 0
PHY-3002 : Step(354): len = 177428, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006780s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (230.5%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.16148e-05
PHY-3002 : Step(355): len = 177370, overlap = 1.75
PHY-3002 : Step(356): len = 177370, overlap = 1.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.32296e-05
PHY-3002 : Step(357): len = 177256, overlap = 1.5
PHY-3002 : Step(358): len = 177256, overlap = 1.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.15455e-05
PHY-3002 : Step(359): len = 177283, overlap = 5.5
PHY-3002 : Step(360): len = 177283, overlap = 5.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.3091e-05
PHY-3002 : Step(361): len = 177262, overlap = 5.25
PHY-3002 : Step(362): len = 177262, overlap = 5.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000154937
PHY-3002 : Step(363): len = 177302, overlap = 5
PHY-3002 : Step(364): len = 177342, overlap = 4.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.037040s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (168.7%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000156771
PHY-3002 : Step(365): len = 177415, overlap = 1.5
PHY-3002 : Step(366): len = 177415, overlap = 1.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007669s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (407.5%)

PHY-3001 : Legalized: Len = 177567, Over = 0
PHY-3001 : Final: Len = 177567, Over = 0
RUN-1003 : finish command "place -eco" in  2.889071s wall, 3.140625s user + 0.687500s system = 3.828125s CPU (132.5%)

RUN-1004 : used memory is 672 MB, reserved memory is 672 MB, peak memory is 794 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  14.486054s wall, 27.578125s user + 4.703125s system = 32.281250s CPU (222.8%)

RUN-1004 : used memory is 672 MB, reserved memory is 672 MB, peak memory is 794 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 2738 to 1939
PHY-1001 : Pin misalignment score is improved from 1939 to 1890
PHY-1001 : Pin misalignment score is improved from 1890 to 1887
PHY-1001 : Pin misalignment score is improved from 1887 to 1886
PHY-1001 : Pin misalignment score is improved from 1886 to 1886
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 2201 instances
RUN-1001 : 1101 mslices, 1078 lslices, 5 pads, 10 brams, 2 dsps
RUN-1001 : There are total 4451 nets
RUN-1001 : 2909 nets have 2 pins
RUN-1001 : 734 nets have [3 - 5] pins
RUN-1001 : 504 nets have [6 - 10] pins
RUN-1001 : 199 nets have [11 - 20] pins
RUN-1001 : 103 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 449064, over cnt = 125(0%), over = 140, worst = 2
PHY-1002 : len = 449552, over cnt = 76(0%), over = 79, worst = 2
PHY-1002 : len = 449888, over cnt = 28(0%), over = 29, worst = 2
PHY-1002 : len = 449360, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 449392, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.129512s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (156.8%)

PHY-1001 : End global routing;  0.326977s wall, 0.406250s user + 0.031250s system = 0.437500s CPU (133.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net mcu_clk_110592 will be routed on clock mesh
PHY-1001 : net pllclk_pad will be routed on clock mesh
PHY-1001 : net sysclk_pad will be routed on clock mesh
PHY-1001 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 32352, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.088043s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (106.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 32352, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000073s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 76% nets.
PHY-1001 : Routed 97% nets.
PHY-1002 : len = 657608, over cnt = 220(0%), over = 220, worst = 1
PHY-1001 : End Routed; 9.368854s wall, 16.718750s user + 0.906250s system = 17.625000s CPU (188.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 653440, over cnt = 46(0%), over = 46, worst = 1
PHY-1001 : End DR Iter 1; 0.296337s wall, 0.328125s user + 0.015625s system = 0.343750s CPU (116.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 652088, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 2; 0.236546s wall, 0.234375s user + 0.015625s system = 0.250000s CPU (105.7%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 652056, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 652056
PHY-1001 : End DR Iter 3; 0.042486s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (73.6%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net mcu_clk_110592 will be routed on clock mesh
PHY-1001 : net pllclk_pad will be routed on clock mesh
PHY-1001 : net sysclk_pad will be routed on clock mesh
PHY-1001 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  12.809731s wall, 19.953125s user + 1.390625s system = 21.343750s CPU (166.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  14.007194s wall, 21.250000s user + 1.531250s system = 22.781250s CPU (162.6%)

RUN-1004 : used memory is 664 MB, reserved memory is 659 MB, peak memory is 935 MB
RUN-1002 : start command "report_area -io_info -file mc8051_top_phy.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                     5
  #input                2
  #output               3
  #inout                0

Utilization Statistics
#lut                 4355   out of  19600   22.22%
#reg                  476   out of  19600    2.43%
#le                  4356
  #lut only          3880   out of   4356   89.07%
  #reg only             1   out of   4356    0.02%
  #lut&reg            475   out of   4356   10.90%
#dsp                    2   out of     29    6.90%
#bram                  10   out of     64   15.63%
  #bram9k              10
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    5   out of    188    2.66%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db mc8051_top_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_pr.db" in  4.384767s wall, 3.281250s user + 1.015625s system = 4.296875s CPU (98.0%)

RUN-1004 : used memory is 665 MB, reserved memory is 659 MB, peak memory is 935 MB
RUN-1002 : start command "bitgen -bit mc8051_top.bit -version 0X00 -g ucode:00000000011111010000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 2201
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 4451, pip num: 45208
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 1416 valid insts, and 132030 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file mc8051_top.bit.
RUN-1003 : finish command "bitgen -bit mc8051_top.bit -version 0X00 -g ucode:00000000011111010000000000000000" in  9.703301s wall, 28.125000s user + 0.984375s system = 29.109375s CPU (300.0%)

RUN-1004 : used memory is 677 MB, reserved memory is 672 MB, peak memory is 935 MB
GUI-8003 ERROR: mc8051_ram.v is missing!
GUI-8003 ERROR: mc8051_rom.v is missing!
GUI-8003 ERROR: ../MC8051OnBoard.v is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
HDL-1007 : analyze VHDL file ../../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy.vhd(85)
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy.vhd(159)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy.vhd(85)
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy.vhd(115)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core.vhd(76)
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core.vhd(91)
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core.vhd(142)
HDL-1007 : analyze VHDL file ../vhdl/alucore.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore.vhd(73)
HDL-1007 : analyze architecture rtl in ../vhdl/alucore.vhd(94)
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore.vhd(191)
HDL-1007 : analyze VHDL file ../vhdl/alumux.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/alumux.vhd(125)
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux.vhd(494)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider.vhd(82)
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider.vhd(130)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr.vhd(82)
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr.vhd(104)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm.vhd(126)
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm.vhd(2231)
HDL-1007 : analyze VHDL file ../vhdl/control_mem.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem.vhd(75)
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem.vhd(206)
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem.vhd(1285)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust.vhd(90)
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust.vhd(168)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu.vhd(104)
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu.vhd(235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control.vhd(142)
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control.vhd(344)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu.vhd(92)
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu.vhd(1235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr.vhd(96)
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr.vhd(797)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core.vhd(121)
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core.vhd(276)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top.vhd(104)
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top.vhd(200)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
HDL-8007 ERROR: syntax error near 'non-printable character with the hex value '0xa3'' in MC8051OnBoard.v(17)
HDL-8007 ERROR: ignore module module due to previous errors in MC8051OnBoard.v(61)
HDL-1007 : Verilog file 'MC8051OnBoard.v' ignored due to errors
HDL-1007 : analyze VHDL file ../../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy.vhd(85)
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy.vhd(159)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy.vhd(85)
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy.vhd(115)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core.vhd(76)
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core.vhd(91)
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core.vhd(142)
HDL-1007 : analyze VHDL file ../vhdl/alucore.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore.vhd(73)
HDL-1007 : analyze architecture rtl in ../vhdl/alucore.vhd(94)
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore.vhd(191)
HDL-1007 : analyze VHDL file ../vhdl/alumux.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/alumux.vhd(125)
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux.vhd(494)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider.vhd(82)
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider.vhd(130)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr.vhd(82)
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr.vhd(104)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm.vhd(126)
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm.vhd(2231)
HDL-1007 : analyze VHDL file ../vhdl/control_mem.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem.vhd(75)
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem.vhd(206)
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem.vhd(1285)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust.vhd(90)
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust.vhd(168)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu.vhd(104)
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu.vhd(235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control.vhd(142)
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control.vhd(344)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu.vhd(92)
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu.vhd(1235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr.vhd(96)
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr.vhd(797)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core.vhd(121)
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core.vhd(276)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top.vhd(104)
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top.vhd(200)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
HDL-8007 ERROR: syntax error near 'non-printable character with the hex value '0xa3'' in MC8051OnBoard.v(17)
HDL-8007 ERROR: ignore module module due to previous errors in MC8051OnBoard.v(61)
HDL-1007 : Verilog file 'MC8051OnBoard.v' ignored due to errors
GUI-8003 ERROR: mc8051_ram.v is missing!
GUI-8003 ERROR: mc8051_rom.v is missing!
GUI-8003 ERROR: ../MC8051OnBoard.v is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
HDL-1007 : analyze VHDL file ../../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy.vhd(85)
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy.vhd(159)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy.vhd(85)
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy.vhd(115)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core.vhd(76)
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core.vhd(91)
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core.vhd(142)
HDL-1007 : analyze VHDL file ../vhdl/alucore.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore.vhd(73)
HDL-1007 : analyze architecture rtl in ../vhdl/alucore.vhd(94)
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore.vhd(191)
HDL-1007 : analyze VHDL file ../vhdl/alumux.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/alumux.vhd(125)
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux.vhd(494)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider.vhd(82)
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider.vhd(130)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr.vhd(82)
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr.vhd(104)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm.vhd(126)
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm.vhd(2231)
HDL-1007 : analyze VHDL file ../vhdl/control_mem.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem.vhd(75)
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem.vhd(206)
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem.vhd(1285)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust.vhd(90)
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust.vhd(168)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu.vhd(104)
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu.vhd(235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control.vhd(142)
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control.vhd(344)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu.vhd(92)
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu.vhd(1235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr.vhd(96)
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr.vhd(797)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core.vhd(121)
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core.vhd(276)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top.vhd(104)
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top.vhd(200)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
HDL-1007 : analyze VHDL file ../../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy.vhd(85)
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy.vhd(159)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy.vhd(85)
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy.vhd(115)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core.vhd(76)
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core.vhd(91)
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core.vhd(142)
HDL-1007 : analyze VHDL file ../vhdl/alucore.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore.vhd(73)
HDL-1007 : analyze architecture rtl in ../vhdl/alucore.vhd(94)
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore.vhd(191)
HDL-1007 : analyze VHDL file ../vhdl/alumux.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/alumux.vhd(125)
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux.vhd(494)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider.vhd(82)
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider.vhd(130)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr.vhd(82)
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr.vhd(104)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm.vhd(126)
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm.vhd(2231)
HDL-1007 : analyze VHDL file ../vhdl/control_mem.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem.vhd(75)
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem.vhd(206)
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem.vhd(1285)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust.vhd(90)
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust.vhd(168)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu.vhd(104)
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu.vhd(235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control.vhd(142)
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control.vhd(344)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu.vhd(92)
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu.vhd(1235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr.vhd(96)
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr.vhd(797)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core.vhd(121)
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core.vhd(276)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top.vhd(104)
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top.vhd(200)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
RUN-1002 : start command "elaborate -top MC8051OnBoard"
HDL-1007 : elaborate module MC8051OnBoard in MC8051OnBoard.v(1)
HDL-1007 : elaborate module pll in al_ip/pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=59,CLKC1_DIV=64,CLKC2_DIV=118,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=58,CLKC1_CPHASE=63,CLKC2_CPHASE=117,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : switch to vhdl to elaborate module mc8051_top in MC8051OnBoard.v(57)
HDL-1007 : elaborate mc8051_top(struc) in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : elaborate mc8051_core(struc) in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : elaborate mc8051_control(struc) in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : elaborate control_fsm(rtl) in ../vhdl/control_fsm.vhd(74)
HDL-1007 : others clause is never selected in ../vhdl/control_fsm.vhd(2223)
HDL-1007 : elaborate control_mem(rtl) in ../vhdl/control_mem.vhd(75)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(833)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(932)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(938)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(1250)
HDL-1007 : elaborate mc8051_alu(struc) in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : elaborate alumux(rtl) in ../vhdl/alumux.vhd(74)
HDL-1007 : elaborate alucore(rtl) in ../vhdl/alucore.vhd(73)
HDL-1007 : elaborate addsub_core(dwidth=8)(struc) in ../vhdl/addsub_core.vhd(76)
HDL-1007 : elaborate addsub_cy(rtl) in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : elaborate addsub_ovcy(rtl) in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : elaborate comb_mltplr(rtl) in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : elaborate comb_divider(rtl) in ../vhdl/comb_divider.vhd(72)
HDL-1007 : elaborate dcml_adjust(dwidth=8)(rtl) in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : elaborate mc8051_siu(rtl) in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu.vhd(816)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu.vhd(1215)
HDL-1007 : elaborate mc8051_tmrctr(rtl) in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr.vhd(541)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr.vhd(784)
HDL-1007 : elaborate mc8051_ram(ram_arch) in mc8051_ram.vhd(19)
HDL-1007 : extracting RAM for identifier 'ram_mem' in mc8051_ram.vhd(36)
HDL-1007 : switch to vlog to elaborate module mc8051_rom in ../vhdl/mc8051_top.vhd(181)
HDL-1007 : elaborate module mc8051_rom in al_ip/mc8051_rom.v(1)
HDL-1007 : elaborate module mc8051_rom_td in al_ip/mc8051_rom_td.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=8,ADDR_WIDTH_B=8,DATA_DEPTH_A=191,DATA_DEPTH_B=191,MODE="SP",INIT_FILE="led.mif") in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(1072)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 8 for port 'addra' in al_ip/mc8051_rom.v(9)
HDL-1007 : back to vhdl to elaborate in ../vhdl/mc8051_top.vhd(181)
HDL-1007 : elaborate mc8051_ramx(ramx_arch) in mc8051_ramx.vhd(19)
HDL-1007 : extracting RAM for identifier 'ramx_mem' in mc8051_ramx.vhd(34)
HDL-1007 : back to vlog to elaborate in MC8051OnBoard.v(57)
HDL-1200 : Current top model is MC8051OnBoard
HDL-1100 : Inferred 2 RAMs.
RUN-1003 : finish command "elaborate -top MC8051OnBoard" in  1.177721s wall, 1.203125s user + 0.171875s system = 1.375000s CPU (116.8%)

RUN-1004 : used memory is 303 MB, reserved memory is 524 MB, peak memory is 935 MB
RUN-1002 : start command "read_adc MC8051DEMO.adc"
RUN-1002 : start command "set_pin_assignment key  LOCATION = T4;  "
RUN-1002 : start command "set_pin_assignment sysclk  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment led  LOCATION = N3;  "
RUN-1002 : start command "set_pin_assignment pllclk  LOCATION = A10;  "
RUN-1002 : start command "set_pin_assignment keyled  LOCATION = M3;  "
USR-6010 WARNING: ADC constraints: pin GPIO_1 has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "MC8051OnBoard"
SYN-1012 : SanityCheck: Model "mc8051_top"
SYN-1012 : SanityCheck: Model "mc8051_core"
SYN-1012 : SanityCheck: Model "mc8051_siu"
SYN-1012 : SanityCheck: Model "mc8051_tmrctr"
SYN-1012 : SanityCheck: Model "mc8051_alu"
SYN-1012 : SanityCheck: Model "dcml_adjust(dwidth=8)"
SYN-1012 : SanityCheck: Model "comb_divider"
SYN-1012 : SanityCheck: Model "comb_mltplr"
SYN-1012 : SanityCheck: Model "addsub_core(dwidth=8)"
SYN-1012 : SanityCheck: Model "addsub_cy"
SYN-1012 : SanityCheck: Model "addsub_ovcy"
SYN-1012 : SanityCheck: Model "alucore"
SYN-1012 : SanityCheck: Model "alumux"
SYN-1012 : SanityCheck: Model "mc8051_control"
SYN-1012 : SanityCheck: Model "control_fsm"
SYN-1012 : SanityCheck: Model "control_mem"
SYN-1012 : SanityCheck: Model "mc8051_ram"
SYN-1012 : SanityCheck: Model "mc8051_ramx"
SYN-1012 : SanityCheck: Model "mc8051_rom"
SYN-1012 : SanityCheck: Model "mc8051_rom_td"
SYN-1012 : SanityCheck: Model "pll"
SYN-1043 : Mark pll as IO macro for instance bufg_feedback
SYN-5013 WARNING: Undriven net: model "MC8051OnBoard" / net "GPIO_1" in MC8051OnBoard.v(5)
SYN-5014 WARNING: the net's pin: pin "GPIO_1" in MC8051OnBoard.v(5)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 592 instances.
SYN-1016 : Merged 3 instances.
SYN-1016 : Merged 866 instances.
SYN-1016 : Merged 23 instances.
SYN-1026 : Infer Logic BRAM(ram_ram_mem0)
	 port mode: single port
	 port a size: 128 x 8	 write mode: READBEFOREWRITE
	 port b size: 128 x 8	 write mode: NORMAL
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1026 : Infer Logic BRAM(ram_ramx_mem0)
	 port mode: single port
	 port a size: 8192 x 8	 write mode: READBEFOREWRITE
	 port b size: 8192 x 8	 write mode: NORMAL
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1011 : Flatten model MC8051OnBoard
SYN-1011 : Flatten model mc8051_top
SYN-1011 : Flatten model mc8051_core
SYN-1011 : Flatten model mc8051_siu
SYN-1011 : Flatten model mc8051_tmrctr
SYN-1011 : Flatten model mc8051_alu
SYN-1011 : Flatten model dcml_adjust(dwidth=8)
SYN-1011 : Flatten model comb_divider
SYN-1011 : Flatten model comb_mltplr
SYN-1011 : Flatten model addsub_core(dwidth=8)
SYN-1011 : Flatten model addsub_cy
SYN-1011 : Flatten model addsub_ovcy
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model alucore
SYN-1011 : Flatten model alumux
SYN-1016 : Merged 7 instances.
SYN-1011 : Flatten model mc8051_control
SYN-1011 : Flatten model control_fsm
SYN-1011 : Flatten model control_mem
SYN-1016 : Merged 30 instances.
SYN-1016 : Merged 10 instances.
SYN-1011 : Flatten model mc8051_ram
SYN-1011 : Flatten model mc8051_ramx
SYN-1011 : Flatten model mc8051_rom
SYN-1011 : Flatten model mc8051_rom_td
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model pll
SYN-1016 : Merged 44 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 6216/593 useful/useless nets, 5955/525 useful/useless insts
SYN-1017 : Remove 6 const input seq instances
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/reg0_b0
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/reg6_b0
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h1_reg[0]
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/reg0_b1
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h2_reg[0]
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h3_reg[0]
SYN-1018 : Transformed 3 mux instances.
SYN-1019 : Optimized 45 mux instances.
SYN-1021 : Optimized 128 onehot mux instances.
SYN-1020 : Optimized 1568 distributor mux.
SYN-1016 : Merged 3226 instances.
SYN-1015 : Optimize round 1, 6082 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 5704/131 useful/useless nets, 5459/2417 useful/useless insts
SYN-1019 : Optimized 7 mux instances.
SYN-1020 : Optimized 2 distributor mux.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 2, 2502 better
SYN-1014 : Optimize round 3
SYN-1032 : 5667/40 useful/useless nets, 5422/39 useful/useless insts
SYN-1017 : Remove 4 const input seq instances
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t0ff1_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t1ff1_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t0ff2_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t1ff2_reg
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 3, 79 better
SYN-1014 : Optimize round 4
SYN-1032 : 5648/1 useful/useless nets, 5403/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 4, 17 better
SYN-1014 : Optimize round 5
SYN-1032 : 5644/0 useful/useless nets, 5399/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 5, 0 better
RUN-1003 : finish command "optimize_rtl" in  4.243035s wall, 3.625000s user + 0.468750s system = 4.093750s CPU (96.5%)

RUN-1004 : used memory is 361 MB, reserved memory is 574 MB, peak memory is 935 MB
RUN-1002 : start command "report_area -file mc8051_top_rtl.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                     6
  #input                2
  #output               4
  #inout                0

Gate Statistics
#Basic gates         3849
  #and               1691
  #nand                 0
  #or                 358
  #nor                  0
  #xor                 15
  #xnor                 0
  #buf                  0
  #not                360
  #bufif1               0
  #MX21               948
  #FADD                 0
  #DFF                477
  #LATCH                0
#MACRO_ADD             48
#MACRO_EQ             250
#MACRO_MULT             2
#MACRO_MUX           1242

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module        |gates  |seq    |macros |
+------------------------------------------------+
|top      |MC8051OnBoard |3372   |477    |304    |
+------------------------------------------------+

RUN-1002 : start command "export_db mc8051_top_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_rtl.db" in  2.685388s wall, 2.156250s user + 0.718750s system = 2.875000s CPU (107.1%)

RUN-1004 : used memory is 438 MB, reserved memory is 595 MB, peak memory is 935 MB
RUN-1002 : start command "optimize_gate -packarea mc8051_top_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 6 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_ram/ram_ram_mem0"
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_ramx/ram_ramx_mem0"
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_rom/u_rom/inst"
SYN-2541 : Reading BRAM "u8051_inst/i_mc8051_rom/u_rom/inst" init file "C:/Users\lenovo\Desktop\MC8051_Version1_6_TDV5\MC8051_Version1_6_TDV5\td_proj\al_ip\led.mif"
SYN-2542 : Parsing MIF init file
SYN-2571 : Map 2 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5650/0 useful/useless nets, 5413/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7806/0 useful/useless nets, 7569/0 useful/useless insts
SYN-1016 : Merged 1584 instances.
SYN-2501 : Optimize round 1, 3304 better
SYN-2501 : Optimize round 2
SYN-1032 : 6222/0 useful/useless nets, 5985/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 48 macro adder
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 33%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 33%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 63 instances into 2 LUTs, name keeping = 50%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 100%.
SYN-1032 : 18530/9 useful/useless nets, 18293/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance u8051_inst/i_mc8051_core/i_mc8051_control/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 4148 (3.33), #lev = 41 (30.79)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   4.53 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 17383 instances into 3949 LUTs, name keeping = 20%.
SYN-1001 : Packing model "MC8051OnBoard" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 5053/5 useful/useless nets, 4819/5 useful/useless insts
SYN-1015 : Optimize round 1, 10 better
SYN-1014 : Optimize round 2
SYN-1032 : 5053/0 useful/useless nets, 4819/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 476 DFF/LATCH to SEQ ...
SYN-4009 : Pack 14 carry chain into lslice
SYN-4007 : Packing 203 adder to BLE ...
SYN-4008 : Packed 203 adder and 4 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3945 LUT to BLE ...
SYN-4008 : Packed 3945 LUT and 453 SEQ to BLE.
SYN-4003 : Packing 19 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (19 nodes)...
SYN-4004 : #1: Packed 18 SEQ (20 nodes)...
SYN-4005 : Packed 18 SEQ with LUT/SLICE
SYN-4006 : 3474 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "MC8051OnBoard" (AL_USER_NORMAL) with 3946/4128 primitive instances ...
RUN-1002 : start command "report_area -file mc8051_top_gate.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                     6
  #input                2
  #output               4
  #inout                0

Utilization Statistics
#lut                 4263   out of  19600   21.75%
#reg                  476   out of  19600    2.43%
#le                  4264
  #lut only          3788   out of   4264   88.84%
  #reg only             1   out of   4264    0.02%
  #lut&reg            475   out of   4264   11.14%
#dsp                    2   out of     29    6.90%
#bram                  10   out of     64   15.63%
  #bram9k              10
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    6   out of    188    3.19%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------+
|Instance |Module        |le    |lut   |seq   |
+---------------------------------------------+
|top      |MC8051OnBoard |4264  |4263  |476   |
+---------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea mc8051_top_gate.area" in  20.302390s wall, 20.140625s user + 1.515625s system = 21.656250s CPU (106.7%)

RUN-1004 : used memory is 490 MB, reserved memory is 628 MB, peak memory is 935 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model MC8051OnBoard
RUN-1002 : start command "export_db mc8051_top_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_gate.db" in  3.943127s wall, 3.375000s user + 0.812500s system = 4.187500s CPU (106.2%)

RUN-1004 : used memory is 522 MB, reserved memory is 656 MB, peak memory is 935 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net u_pll/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net mcu_clk_110592 is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net pllclk_pad is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net sysclk_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net sysclk_pad is fbclk of pll u_pll/pll_inst.
SYN-4025 : Tag rtl::Net mcu_clk_110592 as clock net
SYN-4025 : Tag rtl::Net pllclk_pad as clock net
SYN-4025 : Tag rtl::Net sysclk_pad as clock net
SYN-4025 : Tag rtl::Net u_pll/clk0_out as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2156 instances
RUN-1001 : 1067 mslices, 1066 lslices, 6 pads, 10 brams, 2 dsps
RUN-1001 : There are total 4406 nets
RUN-1001 : 2922 nets have 2 pins
RUN-1001 : 738 nets have [3 - 5] pins
RUN-1001 : 505 nets have [6 - 10] pins
RUN-1001 : 155 nets have [11 - 20] pins
RUN-1001 : 80 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2154 instances, 2133 slices, 41 macros(159 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model MC8051OnBoard.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 18736, tnet num: 4404, tinst num: 2154, tnode num: 19728, tedge num: 29780.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 139 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.448707s wall, 1.437500s user + 0.109375s system = 1.546875s CPU (106.8%)

RUN-1004 : used memory is 533 MB, reserved memory is 664 MB, peak memory is 935 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 4404 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 932 clock pins, and constraint 992 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.707128s wall, 1.718750s user + 0.156250s system = 1.875000s CPU (109.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.33289e+06
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 21%, beta_incr = 0.869408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(367): len = 1.03717e+06, overlap = 24.75
PHY-3002 : Step(368): len = 849401, overlap = 27
PHY-3002 : Step(369): len = 756696, overlap = 26.75
PHY-3002 : Step(370): len = 691270, overlap = 38
PHY-3002 : Step(371): len = 630497, overlap = 50.25
PHY-3002 : Step(372): len = 573951, overlap = 73.75
PHY-3002 : Step(373): len = 530917, overlap = 93.25
PHY-3002 : Step(374): len = 487810, overlap = 107.5
PHY-3002 : Step(375): len = 445558, overlap = 126.5
PHY-3002 : Step(376): len = 406726, overlap = 140.5
PHY-3002 : Step(377): len = 374918, overlap = 159.75
PHY-3002 : Step(378): len = 344389, overlap = 180
PHY-3002 : Step(379): len = 306239, overlap = 199.5
PHY-3002 : Step(380): len = 279588, overlap = 218.75
PHY-3002 : Step(381): len = 257529, overlap = 238.25
PHY-3002 : Step(382): len = 229075, overlap = 264.25
PHY-3002 : Step(383): len = 201475, overlap = 284.25
PHY-3002 : Step(384): len = 184441, overlap = 296.5
PHY-3002 : Step(385): len = 162268, overlap = 312
PHY-3002 : Step(386): len = 124955, overlap = 335.75
PHY-3002 : Step(387): len = 114396, overlap = 344.5
PHY-3002 : Step(388): len = 103492, overlap = 354.5
PHY-3002 : Step(389): len = 80088.5, overlap = 375.5
PHY-3002 : Step(390): len = 68736.4, overlap = 381
PHY-3002 : Step(391): len = 64893.9, overlap = 384.25
PHY-3002 : Step(392): len = 53098.6, overlap = 408.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.66321e-06
PHY-3002 : Step(393): len = 51300.2, overlap = 409.25
PHY-3002 : Step(394): len = 52616.3, overlap = 403
PHY-3002 : Step(395): len = 56429.4, overlap = 395.5
PHY-3002 : Step(396): len = 55300.7, overlap = 394
PHY-3002 : Step(397): len = 55970.8, overlap = 390.5
PHY-3002 : Step(398): len = 61511.3, overlap = 385.5
PHY-3002 : Step(399): len = 70177, overlap = 371.75
PHY-3002 : Step(400): len = 70151.5, overlap = 359
PHY-3002 : Step(401): len = 70398.3, overlap = 354.25
PHY-3002 : Step(402): len = 72535.6, overlap = 345.25
PHY-3002 : Step(403): len = 74272.1, overlap = 332.75
PHY-3002 : Step(404): len = 78853.8, overlap = 306.75
PHY-3002 : Step(405): len = 78363.8, overlap = 307.75
PHY-3002 : Step(406): len = 77856.7, overlap = 308
PHY-3002 : Step(407): len = 77929.4, overlap = 308.75
PHY-3002 : Step(408): len = 78477.6, overlap = 305.5
PHY-3002 : Step(409): len = 77556.6, overlap = 307
PHY-3002 : Step(410): len = 77344.8, overlap = 308
PHY-3002 : Step(411): len = 76542.7, overlap = 308
PHY-3002 : Step(412): len = 75432.9, overlap = 311.25
PHY-3002 : Step(413): len = 75392.2, overlap = 314
PHY-3002 : Step(414): len = 74167.2, overlap = 317.5
PHY-3002 : Step(415): len = 72980.8, overlap = 320.5
PHY-3002 : Step(416): len = 72278, overlap = 317.5
PHY-3002 : Step(417): len = 70638.8, overlap = 313.25
PHY-3002 : Step(418): len = 70007.8, overlap = 308.5
PHY-3002 : Step(419): len = 69318.3, overlap = 307.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.32641e-06
PHY-3002 : Step(420): len = 69441.2, overlap = 306.25
PHY-3002 : Step(421): len = 69659.2, overlap = 305.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.53228e-06
PHY-3002 : Step(422): len = 69958.9, overlap = 304.5
PHY-3002 : Step(423): len = 71368.9, overlap = 301
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 5.36885e-06
PHY-3002 : Step(424): len = 71469.2, overlap = 300
PHY-3002 : Step(425): len = 73568.8, overlap = 288.25
PHY-3002 : Step(426): len = 86200.2, overlap = 259.75
PHY-3002 : Step(427): len = 85411.6, overlap = 258.75
PHY-3002 : Step(428): len = 85341.1, overlap = 256
PHY-3002 : Step(429): len = 85554.2, overlap = 249.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 9.75425e-06
PHY-3002 : Step(430): len = 86720.3, overlap = 250
PHY-3002 : Step(431): len = 90842, overlap = 235.75
PHY-3002 : Step(432): len = 93821.7, overlap = 221.5
PHY-3002 : Step(433): len = 95013.3, overlap = 209.25
PHY-3002 : Step(434): len = 97576, overlap = 190.5
PHY-3002 : Step(435): len = 101036, overlap = 184
PHY-3002 : Step(436): len = 102088, overlap = 177.75
PHY-3002 : Step(437): len = 103524, overlap = 169
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 1.95085e-05
PHY-3002 : Step(438): len = 104820, overlap = 163.25
PHY-3002 : Step(439): len = 106870, overlap = 153.75
PHY-3002 : Step(440): len = 107873, overlap = 151.75
PHY-3002 : Step(441): len = 109306, overlap = 145.25
PHY-3002 : Step(442): len = 110793, overlap = 131.75
PHY-3002 : Step(443): len = 112551, overlap = 132.25
PHY-3002 : Step(444): len = 112969, overlap = 127.25
PHY-3002 : Step(445): len = 113286, overlap = 122.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 3.9017e-05
PHY-3002 : Step(446): len = 115782, overlap = 125.5
PHY-3002 : Step(447): len = 118608, overlap = 115.25
PHY-3002 : Step(448): len = 118849, overlap = 113.5
PHY-3002 : Step(449): len = 119825, overlap = 112.25
PHY-3002 : Step(450): len = 120826, overlap = 112.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.013536s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (115.4%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.869408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.25717e-06
PHY-3002 : Step(451): len = 124665, overlap = 166.75
PHY-3002 : Step(452): len = 117977, overlap = 181.75
PHY-3002 : Step(453): len = 108205, overlap = 207.25
PHY-3002 : Step(454): len = 105756, overlap = 214.75
PHY-3002 : Step(455): len = 101596, overlap = 227
PHY-3002 : Step(456): len = 99685.9, overlap = 232.25
PHY-3002 : Step(457): len = 97768.5, overlap = 234
PHY-3002 : Step(458): len = 96454, overlap = 237.5
PHY-3002 : Step(459): len = 94596.7, overlap = 242.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.51435e-06
PHY-3002 : Step(460): len = 94205.9, overlap = 242.25
PHY-3002 : Step(461): len = 94254, overlap = 242.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.0287e-06
PHY-3002 : Step(462): len = 95722.9, overlap = 235
PHY-3002 : Step(463): len = 98169.6, overlap = 226.75
PHY-3002 : Step(464): len = 99768.9, overlap = 229
PHY-3002 : Step(465): len = 102589, overlap = 226.5
PHY-3002 : Step(466): len = 107393, overlap = 210.25
PHY-3002 : Step(467): len = 107541, overlap = 207.5
PHY-3002 : Step(468): len = 108095, overlap = 207.75
PHY-3002 : Step(469): len = 108095, overlap = 207.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.80574e-05
PHY-3002 : Step(470): len = 112353, overlap = 195
PHY-3002 : Step(471): len = 118692, overlap = 172.75
PHY-3002 : Step(472): len = 118216, overlap = 175.75
PHY-3002 : Step(473): len = 118696, overlap = 173.75
PHY-3002 : Step(474): len = 119495, overlap = 171.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.34982e-05
PHY-3002 : Step(475): len = 122579, overlap = 160.75
PHY-3002 : Step(476): len = 131704, overlap = 149
PHY-3002 : Step(477): len = 131634, overlap = 150.25
PHY-3002 : Step(478): len = 132095, overlap = 149.75
PHY-3002 : Step(479): len = 132823, overlap = 149
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 6.4118e-05
PHY-3002 : Step(480): len = 137633, overlap = 145
PHY-3002 : Step(481): len = 146217, overlap = 131.75
PHY-3002 : Step(482): len = 147345, overlap = 128
PHY-3002 : Step(483): len = 148145, overlap = 124
PHY-3002 : Step(484): len = 149314, overlap = 117.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000128236
PHY-3002 : Step(485): len = 153538, overlap = 108
PHY-3002 : Step(486): len = 157327, overlap = 99
PHY-3002 : Step(487): len = 159483, overlap = 86.25
PHY-3002 : Step(488): len = 160703, overlap = 80.5
PHY-3002 : Step(489): len = 160487, overlap = 78.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000256472
PHY-3002 : Step(490): len = 164341, overlap = 74.25
PHY-3002 : Step(491): len = 166986, overlap = 73.75
PHY-3002 : Step(492): len = 168505, overlap = 72.5
PHY-3002 : Step(493): len = 167562, overlap = 74.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000512944
PHY-3002 : Step(494): len = 169513, overlap = 71.75
PHY-3002 : Step(495): len = 171656, overlap = 66.75
PHY-3002 : Step(496): len = 172010, overlap = 64
PHY-3002 : Step(497): len = 170504, overlap = 64.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.869408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.10954e-05
PHY-3002 : Step(498): len = 167735, overlap = 115
PHY-3002 : Step(499): len = 165603, overlap = 115.5
PHY-3002 : Step(500): len = 163149, overlap = 105.25
PHY-3002 : Step(501): len = 160084, overlap = 97.25
PHY-3002 : Step(502): len = 156624, overlap = 99.25
PHY-3002 : Step(503): len = 152618, overlap = 107
PHY-3002 : Step(504): len = 149808, overlap = 106.75
PHY-3002 : Step(505): len = 147861, overlap = 113.5
PHY-3002 : Step(506): len = 146455, overlap = 112.5
PHY-3002 : Step(507): len = 145484, overlap = 115.25
PHY-3002 : Step(508): len = 144950, overlap = 115
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000141869
PHY-3002 : Step(509): len = 149181, overlap = 103.5
PHY-3002 : Step(510): len = 153329, overlap = 95.25
PHY-3002 : Step(511): len = 154477, overlap = 96.25
PHY-3002 : Step(512): len = 155374, overlap = 91.75
PHY-3002 : Step(513): len = 156105, overlap = 89.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000283738
PHY-3002 : Step(514): len = 158989, overlap = 82.75
PHY-3002 : Step(515): len = 161247, overlap = 75.5
PHY-3002 : Step(516): len = 163595, overlap = 68.75
PHY-3002 : Step(517): len = 164437, overlap = 65.25
PHY-3002 : Step(518): len = 164279, overlap = 65.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.389224s wall, 0.359375s user + 0.343750s system = 0.703125s CPU (180.6%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.869408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000213055
PHY-3002 : Step(519): len = 175845, overlap = 18.5
PHY-3002 : Step(520): len = 171962, overlap = 26.75
PHY-3002 : Step(521): len = 168293, overlap = 38.5
PHY-3002 : Step(522): len = 165652, overlap = 52.5
PHY-3002 : Step(523): len = 164155, overlap = 60.75
PHY-3002 : Step(524): len = 163358, overlap = 62.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00042611
PHY-3002 : Step(525): len = 165622, overlap = 60.25
PHY-3002 : Step(526): len = 167644, overlap = 56.75
PHY-3002 : Step(527): len = 168669, overlap = 57
PHY-3002 : Step(528): len = 168742, overlap = 57.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000852219
PHY-3002 : Step(529): len = 170509, overlap = 54
PHY-3002 : Step(530): len = 172890, overlap = 49.25
PHY-3002 : Step(531): len = 173384, overlap = 50.5
PHY-3002 : Step(532): len = 173496, overlap = 49.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.021057s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (296.8%)

PHY-3001 : Legalized: Len = 180580, Over = 0
PHY-3001 : Final: Len = 180580, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 486520, over cnt = 92(0%), over = 103, worst = 2
PHY-1002 : len = 486840, over cnt = 59(0%), over = 66, worst = 2
PHY-1002 : len = 486496, over cnt = 13(0%), over = 14, worst = 2
PHY-1002 : len = 486504, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 486504, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.133457s wall, 0.187500s user + 0.031250s system = 0.218750s CPU (163.9%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 6 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 2139 has valid locations, 52 needs to be replaced
PHY-3001 : design contains 2200 instances, 2179 slices, 41 macros(159 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model MC8051OnBoard.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 19036, tnet num: 4450, tinst num: 2200, tnode num: 20028, tedge num: 30162.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 139 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.505415s wall, 1.500000s user + 0.093750s system = 1.593750s CPU (105.9%)

RUN-1004 : used memory is 579 MB, reserved memory is 697 MB, peak memory is 935 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 4450 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 932 clock pins, and constraint 992 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.723697s wall, 1.718750s user + 0.109375s system = 1.828125s CPU (106.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 187209
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 22%, beta_incr = 0.866592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(533): len = 186899, overlap = 1.5
PHY-3002 : Step(534): len = 186838, overlap = 1.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00160184
PHY-3002 : Step(535): len = 186753, overlap = 0.75
PHY-3002 : Step(536): len = 186753, overlap = 0.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005350s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.12768e-05
PHY-3002 : Step(537): len = 186649, overlap = 2.25
PHY-3002 : Step(538): len = 186649, overlap = 2.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.25535e-05
PHY-3002 : Step(539): len = 186608, overlap = 1.75
PHY-3002 : Step(540): len = 186608, overlap = 1.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.69574e-05
PHY-3002 : Step(541): len = 186549, overlap = 4
PHY-3002 : Step(542): len = 186549, overlap = 4
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.39149e-05
PHY-3002 : Step(543): len = 186533, overlap = 4
PHY-3002 : Step(544): len = 186533, overlap = 4
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000155841
PHY-3002 : Step(545): len = 186516, overlap = 3.75
PHY-3002 : Step(546): len = 186516, overlap = 3.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.033026s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (94.6%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00020853
PHY-3002 : Step(547): len = 186708, overlap = 2
PHY-3002 : Step(548): len = 186715, overlap = 1.25
PHY-3002 : Step(549): len = 186720, overlap = 1.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008757s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (356.9%)

PHY-3001 : Legalized: Len = 186999, Over = 0
PHY-3001 : Final: Len = 186999, Over = 0
RUN-1003 : finish command "place -eco" in  2.435756s wall, 2.750000s user + 0.484375s system = 3.234375s CPU (132.8%)

RUN-1004 : used memory is 587 MB, reserved memory is 705 MB, peak memory is 935 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  14.047349s wall, 27.687500s user + 4.859375s system = 32.546875s CPU (231.7%)

RUN-1004 : used memory is 587 MB, reserved memory is 705 MB, peak memory is 935 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 2728 to 1885
PHY-1001 : Pin misalignment score is improved from 1885 to 1861
PHY-1001 : Pin misalignment score is improved from 1861 to 1857
PHY-1001 : Pin misalignment score is improved from 1857 to 1857
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 2202 instances
RUN-1001 : 1101 mslices, 1078 lslices, 6 pads, 10 brams, 2 dsps
RUN-1001 : There are total 4452 nets
RUN-1001 : 2910 nets have 2 pins
RUN-1001 : 734 nets have [3 - 5] pins
RUN-1001 : 507 nets have [6 - 10] pins
RUN-1001 : 198 nets have [11 - 20] pins
RUN-1001 : 101 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 472336, over cnt = 98(0%), over = 117, worst = 2
PHY-1002 : len = 472888, over cnt = 52(0%), over = 60, worst = 2
PHY-1002 : len = 472744, over cnt = 17(0%), over = 19, worst = 2
PHY-1002 : len = 472568, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 472568, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.151774s wall, 0.218750s user + 0.015625s system = 0.234375s CPU (154.4%)

PHY-1001 : End global routing;  0.398407s wall, 0.484375s user + 0.062500s system = 0.546875s CPU (137.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net mcu_clk_110592 will be routed on clock mesh
PHY-1001 : net pllclk_pad will be routed on clock mesh
PHY-1001 : net sysclk_pad will be routed on clock mesh
PHY-1001 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 33112, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.117967s wall, 0.140625s user + 0.031250s system = 0.171875s CPU (145.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 33112, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000109s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 76% nets.
PHY-1001 : Routed 97% nets.
PHY-1002 : len = 713640, over cnt = 129(0%), over = 129, worst = 1
PHY-1001 : End Routed; 10.825187s wall, 16.890625s user + 0.906250s system = 17.796875s CPU (164.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 710232, over cnt = 12(0%), over = 12, worst = 1
PHY-1001 : End DR Iter 1; 0.134840s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (127.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 710032, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 2; 0.076582s wall, 0.093750s user + 0.031250s system = 0.125000s CPU (163.2%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 710056, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 710056
PHY-1001 : End DR Iter 3; 0.041500s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (113.0%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net mcu_clk_110592 will be routed on clock mesh
PHY-1001 : net pllclk_pad will be routed on clock mesh
PHY-1001 : net sysclk_pad will be routed on clock mesh
PHY-1001 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  14.346092s wall, 20.000000s user + 1.687500s system = 21.687500s CPU (151.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  15.533298s wall, 21.265625s user + 1.812500s system = 23.078125s CPU (148.6%)

RUN-1004 : used memory is 681 MB, reserved memory is 715 MB, peak memory is 935 MB
RUN-1002 : start command "report_area -io_info -file mc8051_top_phy.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                     6
  #input                2
  #output               4
  #inout                0

Utilization Statistics
#lut                 4355   out of  19600   22.22%
#reg                  476   out of  19600    2.43%
#le                  4356
  #lut only          3880   out of   4356   89.07%
  #reg only             1   out of   4356    0.02%
  #lut&reg            475   out of   4356   10.90%
#dsp                    2   out of     29    6.90%
#bram                  10   out of     64   15.63%
  #bram9k              10
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    5   out of    188    2.66%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db mc8051_top_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_pr.db" in  4.053822s wall, 3.109375s user + 1.078125s system = 4.187500s CPU (103.3%)

RUN-1004 : used memory is 681 MB, reserved memory is 715 MB, peak memory is 935 MB
RUN-1002 : start command "bitgen -bit mc8051_top.bit -version 0X00 -g ucode:00000000011111010000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 2202
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 4452, pip num: 46532
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 1396 valid insts, and 134675 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file mc8051_top.bit.
RUN-1003 : finish command "bitgen -bit mc8051_top.bit -version 0X00 -g ucode:00000000011111010000000000000000" in  9.702788s wall, 27.890625s user + 1.015625s system = 28.906250s CPU (297.9%)

RUN-1004 : used memory is 696 MB, reserved memory is 721 MB, peak memory is 935 MB
GUI-8003 ERROR: mc8051_ram.v is missing!
GUI-8003 ERROR: mc8051_rom.v is missing!
GUI-8003 ERROR: ../MC8051OnBoard.v is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
HDL-1007 : analyze VHDL file ../../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy.vhd(85)
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy.vhd(159)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy.vhd(85)
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy.vhd(115)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core.vhd(76)
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core.vhd(91)
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core.vhd(142)
HDL-1007 : analyze VHDL file ../vhdl/alucore.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore.vhd(73)
HDL-1007 : analyze architecture rtl in ../vhdl/alucore.vhd(94)
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore.vhd(191)
HDL-1007 : analyze VHDL file ../vhdl/alumux.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/alumux.vhd(125)
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux.vhd(494)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider.vhd(82)
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider.vhd(130)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr.vhd(82)
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr.vhd(104)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm.vhd(126)
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm.vhd(2231)
HDL-1007 : analyze VHDL file ../vhdl/control_mem.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem.vhd(75)
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem.vhd(206)
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem.vhd(1285)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust.vhd(90)
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust.vhd(168)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu.vhd(104)
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu.vhd(235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control.vhd(142)
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control.vhd(344)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu.vhd(92)
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu.vhd(1235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr.vhd(96)
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr.vhd(797)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core.vhd(121)
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core.vhd(276)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top.vhd(104)
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top.vhd(200)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
HDL-8007 ERROR: syntax error near 'non-printable character with the hex value '0xa3'' in MC8051OnBoard.v(17)
HDL-8007 ERROR: ignore module module due to previous errors in MC8051OnBoard.v(61)
HDL-1007 : Verilog file 'MC8051OnBoard.v' ignored due to errors
GUI-8003 ERROR: mc8051_ram.v is missing!
GUI-8003 ERROR: mc8051_rom.v is missing!
GUI-8003 ERROR: ../MC8051OnBoard.v is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
HDL-1007 : analyze VHDL file ../../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy.vhd(85)
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy.vhd(159)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy.vhd(85)
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy.vhd(115)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core.vhd(76)
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core.vhd(91)
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core.vhd(142)
HDL-1007 : analyze VHDL file ../vhdl/alucore.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore.vhd(73)
HDL-1007 : analyze architecture rtl in ../vhdl/alucore.vhd(94)
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore.vhd(191)
HDL-1007 : analyze VHDL file ../vhdl/alumux.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/alumux.vhd(125)
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux.vhd(494)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider.vhd(82)
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider.vhd(130)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr.vhd(82)
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr.vhd(104)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm.vhd(126)
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm.vhd(2231)
HDL-1007 : analyze VHDL file ../vhdl/control_mem.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem.vhd(75)
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem.vhd(206)
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem.vhd(1285)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust.vhd(90)
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust.vhd(168)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu.vhd(104)
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu.vhd(235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control.vhd(142)
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control.vhd(344)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu.vhd(92)
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu.vhd(1235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr.vhd(96)
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr.vhd(797)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core.vhd(121)
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core.vhd(276)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top.vhd(104)
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top.vhd(200)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
HDL-1007 : analyze VHDL file ../../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy.vhd(85)
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy.vhd(159)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy.vhd(85)
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy.vhd(115)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core.vhd(76)
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core.vhd(91)
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core.vhd(142)
HDL-1007 : analyze VHDL file ../vhdl/alucore.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore.vhd(73)
HDL-1007 : analyze architecture rtl in ../vhdl/alucore.vhd(94)
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore.vhd(191)
HDL-1007 : analyze VHDL file ../vhdl/alumux.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/alumux.vhd(125)
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux.vhd(494)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider.vhd(82)
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider.vhd(130)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr.vhd(82)
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr.vhd(104)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm.vhd(126)
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm.vhd(2231)
HDL-1007 : analyze VHDL file ../vhdl/control_mem.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem.vhd(75)
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem.vhd(206)
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem.vhd(1285)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust.vhd(90)
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust.vhd(168)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu.vhd(104)
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu.vhd(235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control.vhd(142)
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control.vhd(344)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu.vhd(92)
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu.vhd(1235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr.vhd(96)
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr.vhd(797)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core.vhd(121)
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core.vhd(276)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top.vhd(104)
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top.vhd(200)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
RUN-1002 : start command "elaborate -top MC8051OnBoard"
HDL-1007 : elaborate module MC8051OnBoard in MC8051OnBoard.v(1)
HDL-1007 : elaborate module pll in al_ip/pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=59,CLKC1_DIV=64,CLKC2_DIV=118,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=58,CLKC1_CPHASE=63,CLKC2_CPHASE=117,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : switch to vhdl to elaborate module mc8051_top in MC8051OnBoard.v(57)
HDL-1007 : elaborate mc8051_top(struc) in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : elaborate mc8051_core(struc) in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : elaborate mc8051_control(struc) in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : elaborate control_fsm(rtl) in ../vhdl/control_fsm.vhd(74)
HDL-1007 : others clause is never selected in ../vhdl/control_fsm.vhd(2223)
HDL-1007 : elaborate control_mem(rtl) in ../vhdl/control_mem.vhd(75)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(833)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(932)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(938)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(1250)
HDL-1007 : elaborate mc8051_alu(struc) in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : elaborate alumux(rtl) in ../vhdl/alumux.vhd(74)
HDL-1007 : elaborate alucore(rtl) in ../vhdl/alucore.vhd(73)
HDL-1007 : elaborate addsub_core(dwidth=8)(struc) in ../vhdl/addsub_core.vhd(76)
HDL-1007 : elaborate addsub_cy(rtl) in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : elaborate addsub_ovcy(rtl) in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : elaborate comb_mltplr(rtl) in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : elaborate comb_divider(rtl) in ../vhdl/comb_divider.vhd(72)
HDL-1007 : elaborate dcml_adjust(dwidth=8)(rtl) in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : elaborate mc8051_siu(rtl) in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu.vhd(816)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu.vhd(1215)
HDL-1007 : elaborate mc8051_tmrctr(rtl) in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr.vhd(541)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr.vhd(784)
HDL-1007 : elaborate mc8051_ram(ram_arch) in mc8051_ram.vhd(19)
HDL-1007 : extracting RAM for identifier 'ram_mem' in mc8051_ram.vhd(36)
HDL-1007 : switch to vlog to elaborate module mc8051_rom in ../vhdl/mc8051_top.vhd(181)
HDL-1007 : elaborate module mc8051_rom in al_ip/mc8051_rom.v(1)
HDL-1007 : elaborate module mc8051_rom_td in al_ip/mc8051_rom_td.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=8,ADDR_WIDTH_B=8,DATA_DEPTH_A=191,DATA_DEPTH_B=191,MODE="SP",INIT_FILE="led.mif") in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(1072)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 8 for port 'addra' in al_ip/mc8051_rom.v(9)
HDL-1007 : back to vhdl to elaborate in ../vhdl/mc8051_top.vhd(181)
HDL-1007 : elaborate mc8051_ramx(ramx_arch) in mc8051_ramx.vhd(19)
HDL-1007 : extracting RAM for identifier 'ramx_mem' in mc8051_ramx.vhd(34)
HDL-1007 : back to vlog to elaborate in MC8051OnBoard.v(57)
HDL-1200 : Current top model is MC8051OnBoard
HDL-1100 : Inferred 2 RAMs.
RUN-1003 : finish command "elaborate -top MC8051OnBoard" in  1.168364s wall, 1.156250s user + 0.109375s system = 1.265625s CPU (108.3%)

RUN-1004 : used memory is 327 MB, reserved memory is 587 MB, peak memory is 935 MB
RUN-1002 : start command "read_adc MC8051DEMO.adc"
RUN-1002 : start command "set_pin_assignment key  LOCATION = T4;  "
RUN-1002 : start command "set_pin_assignment sysclk  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment led  LOCATION = N3;  "
RUN-1002 : start command "set_pin_assignment pllclk  LOCATION = A10;  "
RUN-1002 : start command "set_pin_assignment keyled  LOCATION = M3;  "
USR-6010 WARNING: ADC constraints: pin GPIO_1 has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "MC8051OnBoard"
SYN-1012 : SanityCheck: Model "mc8051_top"
SYN-1012 : SanityCheck: Model "mc8051_core"
SYN-1012 : SanityCheck: Model "mc8051_siu"
SYN-1012 : SanityCheck: Model "mc8051_tmrctr"
SYN-1012 : SanityCheck: Model "mc8051_alu"
SYN-1012 : SanityCheck: Model "dcml_adjust(dwidth=8)"
SYN-1012 : SanityCheck: Model "comb_divider"
SYN-1012 : SanityCheck: Model "comb_mltplr"
SYN-1012 : SanityCheck: Model "addsub_core(dwidth=8)"
SYN-1012 : SanityCheck: Model "addsub_cy"
SYN-1012 : SanityCheck: Model "addsub_ovcy"
SYN-1012 : SanityCheck: Model "alucore"
SYN-1012 : SanityCheck: Model "alumux"
SYN-1012 : SanityCheck: Model "mc8051_control"
SYN-1012 : SanityCheck: Model "control_fsm"
SYN-1012 : SanityCheck: Model "control_mem"
SYN-1012 : SanityCheck: Model "mc8051_ram"
SYN-1012 : SanityCheck: Model "mc8051_ramx"
SYN-1012 : SanityCheck: Model "mc8051_rom"
SYN-1012 : SanityCheck: Model "mc8051_rom_td"
SYN-1012 : SanityCheck: Model "pll"
SYN-1043 : Mark pll as IO macro for instance bufg_feedback
SYN-1016 : Merged 592 instances.
SYN-1016 : Merged 3 instances.
SYN-1016 : Merged 866 instances.
SYN-1016 : Merged 23 instances.
SYN-1026 : Infer Logic BRAM(ram_ram_mem0)
	 port mode: single port
	 port a size: 128 x 8	 write mode: READBEFOREWRITE
	 port b size: 128 x 8	 write mode: NORMAL
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1026 : Infer Logic BRAM(ram_ramx_mem0)
	 port mode: single port
	 port a size: 8192 x 8	 write mode: READBEFOREWRITE
	 port b size: 8192 x 8	 write mode: NORMAL
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1011 : Flatten model MC8051OnBoard
SYN-1011 : Flatten model mc8051_top
SYN-1011 : Flatten model mc8051_core
SYN-1011 : Flatten model mc8051_siu
SYN-1011 : Flatten model mc8051_tmrctr
SYN-1011 : Flatten model mc8051_alu
SYN-1011 : Flatten model dcml_adjust(dwidth=8)
SYN-1011 : Flatten model comb_divider
SYN-1011 : Flatten model comb_mltplr
SYN-1011 : Flatten model addsub_core(dwidth=8)
SYN-1011 : Flatten model addsub_cy
SYN-1011 : Flatten model addsub_ovcy
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model alucore
SYN-1011 : Flatten model alumux
SYN-1016 : Merged 7 instances.
SYN-1011 : Flatten model mc8051_control
SYN-1011 : Flatten model control_fsm
SYN-1011 : Flatten model control_mem
SYN-1016 : Merged 30 instances.
SYN-1016 : Merged 10 instances.
SYN-1011 : Flatten model mc8051_ram
SYN-1011 : Flatten model mc8051_ramx
SYN-1011 : Flatten model mc8051_rom
SYN-1011 : Flatten model mc8051_rom_td
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model pll
SYN-1016 : Merged 44 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 6224/584 useful/useless nets, 5963/517 useful/useless insts
SYN-1017 : Remove 6 const input seq instances
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/reg0_b0
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/reg6_b0
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h1_reg[0]
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/reg0_b1
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h2_reg[0]
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h3_reg[0]
SYN-1018 : Transformed 3 mux instances.
SYN-1019 : Optimized 45 mux instances.
SYN-1021 : Optimized 129 onehot mux instances.
SYN-1020 : Optimized 1572 distributor mux.
SYN-1016 : Merged 3230 instances.
SYN-1015 : Optimize round 1, 6075 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 5711/131 useful/useless nets, 5466/2421 useful/useless insts
SYN-1019 : Optimized 7 mux instances.
SYN-1020 : Optimized 2 distributor mux.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 2, 2506 better
SYN-1014 : Optimize round 3
SYN-1032 : 5674/40 useful/useless nets, 5429/39 useful/useless insts
SYN-1017 : Remove 4 const input seq instances
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t0ff1_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t1ff1_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t0ff2_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t1ff2_reg
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 3, 79 better
SYN-1014 : Optimize round 4
SYN-1032 : 5655/1 useful/useless nets, 5410/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 4, 17 better
SYN-1014 : Optimize round 5
SYN-1032 : 5651/0 useful/useless nets, 5406/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 5, 0 better
RUN-1003 : finish command "optimize_rtl" in  3.950541s wall, 3.453125s user + 0.328125s system = 3.781250s CPU (95.7%)

RUN-1004 : used memory is 373 MB, reserved memory is 612 MB, peak memory is 935 MB
RUN-1002 : start command "report_area -file mc8051_top_rtl.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                     6
  #input                2
  #output               4
  #inout                0

Gate Statistics
#Basic gates         3855
  #and               1694
  #nand                 0
  #or                 358
  #nor                  0
  #xor                 15
  #xnor                 0
  #buf                  0
  #not                360
  #bufif1               0
  #MX21               950
  #FADD                 0
  #DFF                478
  #LATCH                0
#MACRO_ADD             48
#MACRO_EQ             250
#MACRO_MULT             2
#MACRO_MUX           1243

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module        |gates  |seq    |macros |
+------------------------------------------------+
|top      |MC8051OnBoard |3377   |478    |304    |
+------------------------------------------------+

RUN-1002 : start command "export_db mc8051_top_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_rtl.db" in  2.725475s wall, 2.421875s user + 0.468750s system = 2.890625s CPU (106.1%)

RUN-1004 : used memory is 446 MB, reserved memory is 633 MB, peak memory is 935 MB
RUN-1002 : start command "optimize_gate -packarea mc8051_top_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 6 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_ram/ram_ram_mem0"
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_ramx/ram_ramx_mem0"
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_rom/u_rom/inst"
SYN-2541 : Reading BRAM "u8051_inst/i_mc8051_rom/u_rom/inst" init file "C:/Users\lenovo\Desktop\MC8051_Version1_6_TDV5\MC8051_Version1_6_TDV5\td_proj\al_ip\led.mif"
SYN-2542 : Parsing MIF init file
SYN-2571 : Map 2 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5657/0 useful/useless nets, 5420/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7813/0 useful/useless nets, 7576/0 useful/useless insts
SYN-1016 : Merged 1584 instances.
SYN-2501 : Optimize round 1, 3304 better
SYN-2501 : Optimize round 2
SYN-1032 : 6229/0 useful/useless nets, 5992/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 48 macro adder
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 33%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 33%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 63 instances into 2 LUTs, name keeping = 50%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 100%.
SYN-1032 : 18543/9 useful/useless nets, 18306/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance u8051_inst/i_mc8051_core/i_mc8051_control/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 4255 (3.32), #lev = 40 (30.60)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   4.39 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 17395 instances into 4143 LUTs, name keeping = 19%.
SYN-1001 : Packing model "MC8051OnBoard" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 5247/6 useful/useless nets, 5013/6 useful/useless insts
SYN-1015 : Optimize round 1, 12 better
SYN-1014 : Optimize round 2
SYN-1032 : 5247/0 useful/useless nets, 5013/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 477 DFF/LATCH to SEQ ...
SYN-4009 : Pack 14 carry chain into lslice
SYN-4007 : Packing 203 adder to BLE ...
SYN-4008 : Packed 203 adder and 4 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 4138 LUT to BLE ...
SYN-4008 : Packed 4138 LUT and 454 SEQ to BLE.
SYN-4003 : Packing 19 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (19 nodes)...
SYN-4004 : #1: Packed 17 SEQ (21 nodes)...
SYN-4005 : Packed 17 SEQ with LUT/SLICE
SYN-4006 : 3667 single LUT's are left
SYN-4006 : 2 single SEQ's are left
SYN-4011 : Packing model "MC8051OnBoard" (AL_USER_NORMAL) with 4140/4322 primitive instances ...
RUN-1002 : start command "report_area -file mc8051_top_gate.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                     6
  #input                2
  #output               4
  #inout                0

Utilization Statistics
#lut                 4456   out of  19600   22.73%
#reg                  477   out of  19600    2.43%
#le                  4458
  #lut only          3981   out of   4458   89.30%
  #reg only             2   out of   4458    0.04%
  #lut&reg            475   out of   4458   10.66%
#dsp                    2   out of     29    6.90%
#bram                  10   out of     64   15.63%
  #bram9k              10
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    6   out of    188    3.19%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------+
|Instance |Module        |le    |lut   |seq   |
+---------------------------------------------+
|top      |MC8051OnBoard |4458  |4456  |477   |
+---------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea mc8051_top_gate.area" in  19.487245s wall, 19.375000s user + 1.375000s system = 20.750000s CPU (106.5%)

RUN-1004 : used memory is 501 MB, reserved memory is 674 MB, peak memory is 935 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model MC8051OnBoard
RUN-1002 : start command "export_db mc8051_top_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_gate.db" in  4.027367s wall, 3.140625s user + 1.109375s system = 4.250000s CPU (105.5%)

RUN-1004 : used memory is 534 MB, reserved memory is 705 MB, peak memory is 935 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net u_pll/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net mcu_clk_110592 is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net pllclk_pad is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net sysclk_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net sysclk_pad is fbclk of pll u_pll/pll_inst.
SYN-4025 : Tag rtl::Net mcu_clk_110592 as clock net
SYN-4025 : Tag rtl::Net pllclk_pad as clock net
SYN-4025 : Tag rtl::Net sysclk_pad as clock net
SYN-4025 : Tag rtl::Net u_pll/clk0_out as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2253 instances
RUN-1001 : 1115 mslices, 1115 lslices, 6 pads, 10 brams, 2 dsps
RUN-1001 : There are total 4600 nets
RUN-1001 : 3066 nets have 2 pins
RUN-1001 : 776 nets have [3 - 5] pins
RUN-1001 : 498 nets have [6 - 10] pins
RUN-1001 : 166 nets have [11 - 20] pins
RUN-1001 : 88 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2251 instances, 2230 slices, 41 macros(159 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model MC8051OnBoard.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 19548, tnet num: 4598, tinst num: 2251, tnode num: 20543, tedge num: 31013.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 139 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.503839s wall, 1.578125s user + 0.078125s system = 1.656250s CPU (110.1%)

RUN-1004 : used memory is 547 MB, reserved memory is 716 MB, peak memory is 935 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 4598 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 936 clock pins, and constraint 995 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.732502s wall, 1.796875s user + 0.093750s system = 1.890625s CPU (109.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.37362e+06
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 22%, beta_incr = 0.863469
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(550): len = 1.09387e+06, overlap = 27
PHY-3002 : Step(551): len = 927152, overlap = 25.75
PHY-3002 : Step(552): len = 840794, overlap = 30
PHY-3002 : Step(553): len = 774561, overlap = 39
PHY-3002 : Step(554): len = 715508, overlap = 51.75
PHY-3002 : Step(555): len = 665304, overlap = 70
PHY-3002 : Step(556): len = 617771, overlap = 91.25
PHY-3002 : Step(557): len = 572970, overlap = 109.25
PHY-3002 : Step(558): len = 536303, overlap = 122.25
PHY-3002 : Step(559): len = 500412, overlap = 140.25
PHY-3002 : Step(560): len = 463979, overlap = 152.75
PHY-3002 : Step(561): len = 431754, overlap = 165.25
PHY-3002 : Step(562): len = 400068, overlap = 175.75
PHY-3002 : Step(563): len = 368448, overlap = 189.5
PHY-3002 : Step(564): len = 340785, overlap = 199.25
PHY-3002 : Step(565): len = 314064, overlap = 215.5
PHY-3002 : Step(566): len = 284072, overlap = 230.25
PHY-3002 : Step(567): len = 257900, overlap = 248.75
PHY-3002 : Step(568): len = 236231, overlap = 260
PHY-3002 : Step(569): len = 207993, overlap = 285.5
PHY-3002 : Step(570): len = 186890, overlap = 302.75
PHY-3002 : Step(571): len = 169972, overlap = 320
PHY-3002 : Step(572): len = 144163, overlap = 339.5
PHY-3002 : Step(573): len = 123439, overlap = 357
PHY-3002 : Step(574): len = 111658, overlap = 366
PHY-3002 : Step(575): len = 98135.4, overlap = 374.5
PHY-3002 : Step(576): len = 75714, overlap = 397.5
PHY-3002 : Step(577): len = 72043.6, overlap = 401.5
PHY-3002 : Step(578): len = 59811.3, overlap = 412.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.50304e-06
PHY-3002 : Step(579): len = 58312.9, overlap = 414.75
PHY-3002 : Step(580): len = 59088.3, overlap = 414.5
PHY-3002 : Step(581): len = 60668.1, overlap = 411.75
PHY-3002 : Step(582): len = 59702, overlap = 411.75
PHY-3002 : Step(583): len = 62425.4, overlap = 413
PHY-3002 : Step(584): len = 68957.5, overlap = 407.5
PHY-3002 : Step(585): len = 68411.3, overlap = 405.25
PHY-3002 : Step(586): len = 69000.1, overlap = 405
PHY-3002 : Step(587): len = 71098.5, overlap = 405
PHY-3002 : Step(588): len = 74851.4, overlap = 401.5
PHY-3002 : Step(589): len = 78075.4, overlap = 379
PHY-3002 : Step(590): len = 77919.3, overlap = 376.75
PHY-3002 : Step(591): len = 77880.1, overlap = 376.75
PHY-3002 : Step(592): len = 80032.4, overlap = 368
PHY-3002 : Step(593): len = 82093.5, overlap = 349
PHY-3002 : Step(594): len = 81289.4, overlap = 342
PHY-3002 : Step(595): len = 80206.9, overlap = 341
PHY-3002 : Step(596): len = 79559.2, overlap = 338.75
PHY-3002 : Step(597): len = 78223, overlap = 334.25
PHY-3002 : Step(598): len = 77014.6, overlap = 326
PHY-3002 : Step(599): len = 76278.5, overlap = 330
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.00609e-06
PHY-3002 : Step(600): len = 75401.5, overlap = 332.5
PHY-3002 : Step(601): len = 76348.6, overlap = 332
PHY-3002 : Step(602): len = 77161.1, overlap = 329
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.41582e-06
PHY-3002 : Step(603): len = 79439.1, overlap = 326.5
PHY-3002 : Step(604): len = 88378.6, overlap = 314.75
PHY-3002 : Step(605): len = 87656.4, overlap = 307.75
PHY-3002 : Step(606): len = 88836.7, overlap = 305.25
PHY-3002 : Step(607): len = 93421.8, overlap = 285.25
PHY-3002 : Step(608): len = 98121.7, overlap = 256.75
PHY-3002 : Step(609): len = 97843.4, overlap = 252.5
PHY-3002 : Step(610): len = 97875.1, overlap = 249.75
PHY-3002 : Step(611): len = 98196.8, overlap = 240.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.08316e-05
PHY-3002 : Step(612): len = 100004, overlap = 231.75
PHY-3002 : Step(613): len = 103644, overlap = 215.25
PHY-3002 : Step(614): len = 103771, overlap = 206.75
PHY-3002 : Step(615): len = 104819, overlap = 202
PHY-3002 : Step(616): len = 107057, overlap = 196.25
PHY-3002 : Step(617): len = 109190, overlap = 182.5
PHY-3002 : Step(618): len = 111189, overlap = 175
PHY-3002 : Step(619): len = 111439, overlap = 174
PHY-3002 : Step(620): len = 112252, overlap = 170.25
PHY-3002 : Step(621): len = 113699, overlap = 162.5
PHY-3002 : Step(622): len = 113591, overlap = 166
PHY-3002 : Step(623): len = 113054, overlap = 169.75
PHY-3002 : Step(624): len = 112356, overlap = 175.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.16633e-05
PHY-3002 : Step(625): len = 112544, overlap = 179.25
PHY-3002 : Step(626): len = 113865, overlap = 177.5
PHY-3002 : Step(627): len = 114848, overlap = 171
PHY-3002 : Step(628): len = 115562, overlap = 174.75
PHY-3002 : Step(629): len = 115423, overlap = 175.25
PHY-3002 : Step(630): len = 115620, overlap = 174.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 4.33266e-05
PHY-3002 : Step(631): len = 117053, overlap = 169
PHY-3002 : Step(632): len = 121188, overlap = 151.25
PHY-3002 : Step(633): len = 122126, overlap = 134.25
PHY-3002 : Step(634): len = 122355, overlap = 132.5
PHY-3002 : Step(635): len = 122740, overlap = 130.5
PHY-3002 : Step(636): len = 123088, overlap = 130
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 8.66531e-05
PHY-3002 : Step(637): len = 124306, overlap = 125.75
PHY-3002 : Step(638): len = 128288, overlap = 113.25
PHY-3002 : Step(639): len = 131076, overlap = 97
PHY-3002 : Step(640): len = 130845, overlap = 91.25
PHY-3002 : Step(641): len = 130801, overlap = 98.75
PHY-3002 : Step(642): len = 130907, overlap = 97.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.013454s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (232.3%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.863469
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.61262e-06
PHY-3002 : Step(643): len = 131220, overlap = 149
PHY-3002 : Step(644): len = 123388, overlap = 173.5
PHY-3002 : Step(645): len = 120165, overlap = 176
PHY-3002 : Step(646): len = 118533, overlap = 184.5
PHY-3002 : Step(647): len = 116271, overlap = 191.75
PHY-3002 : Step(648): len = 113717, overlap = 198.5
PHY-3002 : Step(649): len = 111395, overlap = 202.75
PHY-3002 : Step(650): len = 107559, overlap = 214.25
PHY-3002 : Step(651): len = 104289, overlap = 219
PHY-3002 : Step(652): len = 101459, overlap = 219.75
PHY-3002 : Step(653): len = 98815.2, overlap = 221.25
PHY-3002 : Step(654): len = 96404.9, overlap = 228.5
PHY-3002 : Step(655): len = 94484.6, overlap = 235
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.22524e-06
PHY-3002 : Step(656): len = 94742.1, overlap = 234.75
PHY-3002 : Step(657): len = 95713.6, overlap = 232.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.12955e-05
PHY-3002 : Step(658): len = 96205.3, overlap = 229
PHY-3002 : Step(659): len = 101571, overlap = 217
PHY-3002 : Step(660): len = 106682, overlap = 211.5
PHY-3002 : Step(661): len = 106724, overlap = 210.25
PHY-3002 : Step(662): len = 107350, overlap = 209
PHY-3002 : Step(663): len = 107796, overlap = 207.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.25857e-05
PHY-3002 : Step(664): len = 110312, overlap = 197.75
PHY-3002 : Step(665): len = 115960, overlap = 198.75
PHY-3002 : Step(666): len = 115897, overlap = 199.25
PHY-3002 : Step(667): len = 116918, overlap = 199
PHY-3002 : Step(668): len = 118918, overlap = 196.25
PHY-3002 : Step(669): len = 122723, overlap = 182.25
PHY-3002 : Step(670): len = 123149, overlap = 177
PHY-3002 : Step(671): len = 123786, overlap = 171.75
PHY-3002 : Step(672): len = 124198, overlap = 170.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.51714e-05
PHY-3002 : Step(673): len = 126526, overlap = 160.5
PHY-3002 : Step(674): len = 130448, overlap = 144.5
PHY-3002 : Step(675): len = 130885, overlap = 140.5
PHY-3002 : Step(676): len = 132060, overlap = 135.5
PHY-3002 : Step(677): len = 133498, overlap = 127.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 8.70277e-05
PHY-3002 : Step(678): len = 136702, overlap = 119.75
PHY-3002 : Step(679): len = 144411, overlap = 105.25
PHY-3002 : Step(680): len = 144313, overlap = 102.75
PHY-3002 : Step(681): len = 144930, overlap = 99
PHY-3002 : Step(682): len = 145209, overlap = 97
PHY-3002 : Step(683): len = 145625, overlap = 94.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000164373
PHY-3002 : Step(684): len = 148747, overlap = 89
PHY-3002 : Step(685): len = 153902, overlap = 80.5
PHY-3002 : Step(686): len = 153853, overlap = 78.5
PHY-3002 : Step(687): len = 154114, overlap = 78.25
PHY-3002 : Step(688): len = 154467, overlap = 76.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000287666
PHY-3002 : Step(689): len = 157073, overlap = 73.5
PHY-3002 : Step(690): len = 159156, overlap = 74
PHY-3002 : Step(691): len = 160848, overlap = 73.25
PHY-3002 : Step(692): len = 160989, overlap = 71.75
PHY-3002 : Step(693): len = 160692, overlap = 68.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.863469
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.35722e-05
PHY-3002 : Step(694): len = 159379, overlap = 133.5
PHY-3002 : Step(695): len = 157284, overlap = 134.5
PHY-3002 : Step(696): len = 155710, overlap = 132.5
PHY-3002 : Step(697): len = 153404, overlap = 130.75
PHY-3002 : Step(698): len = 151727, overlap = 130.5
PHY-3002 : Step(699): len = 150009, overlap = 127.5
PHY-3002 : Step(700): len = 147606, overlap = 129
PHY-3002 : Step(701): len = 145390, overlap = 132
PHY-3002 : Step(702): len = 143663, overlap = 135.5
PHY-3002 : Step(703): len = 142308, overlap = 133.75
PHY-3002 : Step(704): len = 140729, overlap = 134.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000107144
PHY-3002 : Step(705): len = 143570, overlap = 127
PHY-3002 : Step(706): len = 146576, overlap = 119.5
PHY-3002 : Step(707): len = 148546, overlap = 106.25
PHY-3002 : Step(708): len = 148836, overlap = 104.25
PHY-3002 : Step(709): len = 148895, overlap = 107
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000206334
PHY-3002 : Step(710): len = 152211, overlap = 100
PHY-3002 : Step(711): len = 154806, overlap = 94.25
PHY-3002 : Step(712): len = 157258, overlap = 87.25
PHY-3002 : Step(713): len = 157836, overlap = 85.5
PHY-3002 : Step(714): len = 157511, overlap = 82
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.287591s wall, 0.218750s user + 0.265625s system = 0.484375s CPU (168.4%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.863469
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000167897
PHY-3002 : Step(715): len = 169416, overlap = 18.25
PHY-3002 : Step(716): len = 165082, overlap = 30.5
PHY-3002 : Step(717): len = 161002, overlap = 46.5
PHY-3002 : Step(718): len = 158698, overlap = 61.75
PHY-3002 : Step(719): len = 157357, overlap = 68.25
PHY-3002 : Step(720): len = 156683, overlap = 73
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000335793
PHY-3002 : Step(721): len = 158799, overlap = 70
PHY-3002 : Step(722): len = 160449, overlap = 62.5
PHY-3002 : Step(723): len = 161437, overlap = 62
PHY-3002 : Step(724): len = 161947, overlap = 59.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00065324
PHY-3002 : Step(725): len = 163580, overlap = 55
PHY-3002 : Step(726): len = 165679, overlap = 53.75
PHY-3002 : Step(727): len = 167316, overlap = 55
PHY-3002 : Step(728): len = 167034, overlap = 56
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.027667s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (113.0%)

PHY-3001 : Legalized: Len = 173665, Over = 0
PHY-3001 : Final: Len = 173665, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 487432, over cnt = 109(0%), over = 122, worst = 2
PHY-1002 : len = 487952, over cnt = 40(0%), over = 43, worst = 2
PHY-1002 : len = 487960, over cnt = 9(0%), over = 9, worst = 1
PHY-1002 : len = 487984, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 487968, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.156676s wall, 0.234375s user + 0.031250s system = 0.265625s CPU (169.5%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 6 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 2232 has valid locations, 68 needs to be replaced
PHY-3001 : design contains 2309 instances, 2288 slices, 41 macros(159 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model MC8051OnBoard.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 19950, tnet num: 4656, tinst num: 2309, tnode num: 20953, tedge num: 31509.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 139 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.569428s wall, 1.562500s user + 0.062500s system = 1.625000s CPU (103.5%)

RUN-1004 : used memory is 588 MB, reserved memory is 742 MB, peak memory is 935 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 4656 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 944 clock pins, and constraint 1003 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.793531s wall, 1.796875s user + 0.109375s system = 1.906250s CPU (106.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 182549
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 23%, beta_incr = 0.859918
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(729): len = 182098, overlap = 0
PHY-3002 : Step(730): len = 182098, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005670s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.859918
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.90249e-05
PHY-3002 : Step(731): len = 181950, overlap = 2.75
PHY-3002 : Step(732): len = 181993, overlap = 2.75
PHY-3002 : Step(733): len = 182035, overlap = 2.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.859918
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000191144
PHY-3002 : Step(734): len = 181738, overlap = 8
PHY-3002 : Step(735): len = 181738, overlap = 8
PHY-3002 : Step(736): len = 181632, overlap = 7
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000377282
PHY-3002 : Step(737): len = 181575, overlap = 5.75
PHY-3002 : Step(738): len = 181608, overlap = 5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000754564
PHY-3002 : Step(739): len = 181626, overlap = 5
PHY-3002 : Step(740): len = 181626, overlap = 5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.057764s wall, 0.062500s user + 0.031250s system = 0.093750s CPU (162.3%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.859918
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000442499
PHY-3002 : Step(741): len = 181642, overlap = 2.5
PHY-3002 : Step(742): len = 181642, overlap = 4
PHY-3002 : Step(743): len = 181647, overlap = 5.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007361s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (424.6%)

PHY-3001 : Legalized: Len = 182042, Over = 0
PHY-3001 : Final: Len = 182042, Over = 0
RUN-1003 : finish command "place -eco" in  2.549496s wall, 2.875000s user + 0.468750s system = 3.343750s CPU (131.2%)

RUN-1004 : used memory is 595 MB, reserved memory is 749 MB, peak memory is 935 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  14.727738s wall, 28.343750s user + 4.640625s system = 32.984375s CPU (224.0%)

RUN-1004 : used memory is 595 MB, reserved memory is 749 MB, peak memory is 935 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 2873 to 2029
PHY-1001 : Pin misalignment score is improved from 2029 to 1989
PHY-1001 : Pin misalignment score is improved from 1989 to 1984
PHY-1001 : Pin misalignment score is improved from 1984 to 1984
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 2311 instances
RUN-1001 : 1135 mslices, 1153 lslices, 6 pads, 10 brams, 2 dsps
RUN-1001 : There are total 4658 nets
RUN-1001 : 3044 nets have 2 pins
RUN-1001 : 770 nets have [3 - 5] pins
RUN-1001 : 522 nets have [6 - 10] pins
RUN-1001 : 209 nets have [11 - 20] pins
RUN-1001 : 111 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 465096, over cnt = 147(0%), over = 167, worst = 2
PHY-1002 : len = 465856, over cnt = 62(0%), over = 67, worst = 2
PHY-1002 : len = 465336, over cnt = 13(0%), over = 13, worst = 1
PHY-1002 : len = 465352, over cnt = 9(0%), over = 9, worst = 1
PHY-1002 : len = 465136, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.118442s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (171.5%)

PHY-1001 : End global routing;  0.326897s wall, 0.421875s user + 0.062500s system = 0.484375s CPU (148.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net mcu_clk_110592 will be routed on clock mesh
PHY-1001 : net pllclk_pad will be routed on clock mesh
PHY-1001 : net sysclk_pad will be routed on clock mesh
PHY-1001 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 32248, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.088971s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (122.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 32248, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000056s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 77% nets.
PHY-1001 : Routed 97% nets.
PHY-1002 : len = 683928, over cnt = 212(0%), over = 212, worst = 1
PHY-1001 : End Routed; 9.288582s wall, 16.562500s user + 0.968750s system = 17.531250s CPU (188.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 679840, over cnt = 65(0%), over = 65, worst = 1
PHY-1001 : End DR Iter 1; 0.175050s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (116.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 679288, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End DR Iter 2; 0.124982s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (125.0%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 678984, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 678984
PHY-1001 : End DR Iter 3; 0.045991s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (101.9%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net mcu_clk_110592 will be routed on clock mesh
PHY-1001 : net pllclk_pad will be routed on clock mesh
PHY-1001 : net sysclk_pad will be routed on clock mesh
PHY-1001 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  12.885960s wall, 20.015625s user + 1.453125s system = 21.468750s CPU (166.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  13.992517s wall, 21.250000s user + 1.562500s system = 22.812500s CPU (163.0%)

RUN-1004 : used memory is 684 MB, reserved memory is 753 MB, peak memory is 935 MB
RUN-1002 : start command "report_area -io_info -file mc8051_top_phy.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                     6
  #input                2
  #output               4
  #inout                0

Utilization Statistics
#lut                 4572   out of  19600   23.33%
#reg                  481   out of  19600    2.45%
#le                  4574
  #lut only          4093   out of   4574   89.48%
  #reg only             2   out of   4574    0.04%
  #lut&reg            479   out of   4574   10.47%
#dsp                    2   out of     29    6.90%
#bram                  10   out of     64   15.63%
  #bram9k              10
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    5   out of    188    2.66%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db mc8051_top_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_pr.db" in  4.155542s wall, 3.281250s user + 0.937500s system = 4.218750s CPU (101.5%)

RUN-1004 : used memory is 682 MB, reserved memory is 753 MB, peak memory is 935 MB
RUN-1002 : start command "bitgen -bit mc8051_top.bit -version 0X00 -g ucode:00000000011111010000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 2311
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 4658, pip num: 47171
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 1388 valid insts, and 137778 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file mc8051_top.bit.
RUN-1003 : finish command "bitgen -bit mc8051_top.bit -version 0X00 -g ucode:00000000011111010000000000000000" in  10.631794s wall, 28.968750s user + 1.078125s system = 30.046875s CPU (282.6%)

RUN-1004 : used memory is 697 MB, reserved memory is 759 MB, peak memory is 935 MB
GUI-8003 ERROR: mc8051_ram.v is missing!
GUI-8003 ERROR: mc8051_rom.v is missing!
GUI-8003 ERROR: ../MC8051OnBoard.v is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
HDL-1007 : analyze VHDL file ../../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy.vhd(85)
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy.vhd(159)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy.vhd(85)
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy.vhd(115)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core.vhd(76)
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core.vhd(91)
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core.vhd(142)
HDL-1007 : analyze VHDL file ../vhdl/alucore.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore.vhd(73)
HDL-1007 : analyze architecture rtl in ../vhdl/alucore.vhd(94)
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore.vhd(191)
HDL-1007 : analyze VHDL file ../vhdl/alumux.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/alumux.vhd(125)
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux.vhd(494)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider.vhd(82)
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider.vhd(130)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr.vhd(82)
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr.vhd(104)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm.vhd(126)
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm.vhd(2231)
HDL-1007 : analyze VHDL file ../vhdl/control_mem.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem.vhd(75)
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem.vhd(206)
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem.vhd(1285)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust.vhd(90)
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust.vhd(168)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu.vhd(104)
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu.vhd(235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control.vhd(142)
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control.vhd(344)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu.vhd(92)
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu.vhd(1235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr.vhd(96)
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr.vhd(797)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core.vhd(121)
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core.vhd(276)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top.vhd(104)
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top.vhd(200)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
HDL-1007 : analyze VHDL file ../../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy.vhd(85)
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy.vhd(159)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy.vhd(85)
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy.vhd(115)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core.vhd(76)
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core.vhd(91)
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core.vhd(142)
HDL-1007 : analyze VHDL file ../vhdl/alucore.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore.vhd(73)
HDL-1007 : analyze architecture rtl in ../vhdl/alucore.vhd(94)
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore.vhd(191)
HDL-1007 : analyze VHDL file ../vhdl/alumux.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/alumux.vhd(125)
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux.vhd(494)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider.vhd(82)
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider.vhd(130)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr.vhd(82)
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr.vhd(104)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm.vhd(126)
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm.vhd(2231)
HDL-1007 : analyze VHDL file ../vhdl/control_mem.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem.vhd(75)
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem.vhd(206)
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem.vhd(1285)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust.vhd(90)
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust.vhd(168)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu.vhd(104)
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu.vhd(235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control.vhd(142)
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control.vhd(344)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu.vhd(92)
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu.vhd(1235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr.vhd(96)
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr.vhd(797)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core.vhd(121)
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core.vhd(276)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top.vhd(104)
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top.vhd(200)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
RUN-1002 : start command "elaborate -top MC8051OnBoard"
HDL-1007 : elaborate module MC8051OnBoard in MC8051OnBoard.v(1)
HDL-1007 : elaborate module pll in al_ip/pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=59,CLKC1_DIV=64,CLKC2_DIV=118,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=58,CLKC1_CPHASE=63,CLKC2_CPHASE=117,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : switch to vhdl to elaborate module mc8051_top in MC8051OnBoard.v(57)
HDL-1007 : elaborate mc8051_top(struc) in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : elaborate mc8051_core(struc) in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : elaborate mc8051_control(struc) in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : elaborate control_fsm(rtl) in ../vhdl/control_fsm.vhd(74)
HDL-1007 : others clause is never selected in ../vhdl/control_fsm.vhd(2223)
HDL-1007 : elaborate control_mem(rtl) in ../vhdl/control_mem.vhd(75)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(833)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(932)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(938)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(1250)
HDL-1007 : elaborate mc8051_alu(struc) in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : elaborate alumux(rtl) in ../vhdl/alumux.vhd(74)
HDL-1007 : elaborate alucore(rtl) in ../vhdl/alucore.vhd(73)
HDL-1007 : elaborate addsub_core(dwidth=8)(struc) in ../vhdl/addsub_core.vhd(76)
HDL-1007 : elaborate addsub_cy(rtl) in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : elaborate addsub_ovcy(rtl) in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : elaborate comb_mltplr(rtl) in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : elaborate comb_divider(rtl) in ../vhdl/comb_divider.vhd(72)
HDL-1007 : elaborate dcml_adjust(dwidth=8)(rtl) in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : elaborate mc8051_siu(rtl) in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu.vhd(816)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu.vhd(1215)
HDL-1007 : elaborate mc8051_tmrctr(rtl) in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr.vhd(541)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr.vhd(784)
HDL-1007 : elaborate mc8051_ram(ram_arch) in mc8051_ram.vhd(19)
HDL-1007 : extracting RAM for identifier 'ram_mem' in mc8051_ram.vhd(36)
HDL-1007 : switch to vlog to elaborate module mc8051_rom in ../vhdl/mc8051_top.vhd(181)
HDL-1007 : elaborate module mc8051_rom in al_ip/mc8051_rom.v(1)
HDL-1007 : elaborate module mc8051_rom_td in al_ip/mc8051_rom_td.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=8,ADDR_WIDTH_B=8,DATA_DEPTH_A=191,DATA_DEPTH_B=191,MODE="SP",INIT_FILE="led.mif") in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(1072)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 8 for port 'addra' in al_ip/mc8051_rom.v(9)
HDL-1007 : back to vhdl to elaborate in ../vhdl/mc8051_top.vhd(181)
HDL-1007 : elaborate mc8051_ramx(ramx_arch) in mc8051_ramx.vhd(19)
HDL-1007 : extracting RAM for identifier 'ramx_mem' in mc8051_ramx.vhd(34)
HDL-1007 : back to vlog to elaborate in MC8051OnBoard.v(57)
HDL-1200 : Current top model is MC8051OnBoard
HDL-1100 : Inferred 2 RAMs.
RUN-1003 : finish command "elaborate -top MC8051OnBoard" in  1.189231s wall, 1.015625s user + 0.156250s system = 1.171875s CPU (98.5%)

RUN-1004 : used memory is 352 MB, reserved memory is 639 MB, peak memory is 935 MB
RUN-1002 : start command "read_adc MC8051DEMO.adc"
RUN-1002 : start command "set_pin_assignment key  LOCATION = T4;  "
RUN-1002 : start command "set_pin_assignment sysclk  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment GPIO_1  LOCATION = N3;  "
RUN-1002 : start command "set_pin_assignment pllclk  LOCATION = A10;  "
RUN-1002 : start command "set_pin_assignment keyled  LOCATION = M3;  "
USR-6010 WARNING: ADC constraints: pin led has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "MC8051OnBoard"
SYN-1012 : SanityCheck: Model "mc8051_top"
SYN-1012 : SanityCheck: Model "mc8051_core"
SYN-1012 : SanityCheck: Model "mc8051_siu"
SYN-1012 : SanityCheck: Model "mc8051_tmrctr"
SYN-1012 : SanityCheck: Model "mc8051_alu"
SYN-1012 : SanityCheck: Model "dcml_adjust(dwidth=8)"
SYN-1012 : SanityCheck: Model "comb_divider"
SYN-1012 : SanityCheck: Model "comb_mltplr"
SYN-1012 : SanityCheck: Model "addsub_core(dwidth=8)"
SYN-1012 : SanityCheck: Model "addsub_cy"
SYN-1012 : SanityCheck: Model "addsub_ovcy"
SYN-1012 : SanityCheck: Model "alucore"
SYN-1012 : SanityCheck: Model "alumux"
SYN-1012 : SanityCheck: Model "mc8051_control"
SYN-1012 : SanityCheck: Model "control_fsm"
SYN-1012 : SanityCheck: Model "control_mem"
SYN-1012 : SanityCheck: Model "mc8051_ram"
SYN-1012 : SanityCheck: Model "mc8051_ramx"
SYN-1012 : SanityCheck: Model "mc8051_rom"
SYN-1012 : SanityCheck: Model "mc8051_rom_td"
SYN-1012 : SanityCheck: Model "pll"
SYN-1043 : Mark pll as IO macro for instance bufg_feedback
SYN-5013 WARNING: Undriven net: model "MC8051OnBoard" / net "led" in MC8051OnBoard.v(9)
SYN-5014 WARNING: the net's pin: pin "led" in MC8051OnBoard.v(9)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 592 instances.
SYN-1016 : Merged 3 instances.
SYN-1016 : Merged 866 instances.
SYN-1016 : Merged 23 instances.
SYN-1026 : Infer Logic BRAM(ram_ram_mem0)
	 port mode: single port
	 port a size: 128 x 8	 write mode: READBEFOREWRITE
	 port b size: 128 x 8	 write mode: NORMAL
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1026 : Infer Logic BRAM(ram_ramx_mem0)
	 port mode: single port
	 port a size: 8192 x 8	 write mode: READBEFOREWRITE
	 port b size: 8192 x 8	 write mode: NORMAL
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1011 : Flatten model MC8051OnBoard
SYN-1011 : Flatten model mc8051_top
SYN-1011 : Flatten model mc8051_core
SYN-1011 : Flatten model mc8051_siu
SYN-1011 : Flatten model mc8051_tmrctr
SYN-1011 : Flatten model mc8051_alu
SYN-1011 : Flatten model dcml_adjust(dwidth=8)
SYN-1011 : Flatten model comb_divider
SYN-1011 : Flatten model comb_mltplr
SYN-1011 : Flatten model addsub_core(dwidth=8)
SYN-1011 : Flatten model addsub_cy
SYN-1011 : Flatten model addsub_ovcy
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model alucore
SYN-1011 : Flatten model alumux
SYN-1016 : Merged 7 instances.
SYN-1011 : Flatten model mc8051_control
SYN-1011 : Flatten model control_fsm
SYN-1011 : Flatten model control_mem
SYN-1016 : Merged 30 instances.
SYN-1016 : Merged 10 instances.
SYN-1011 : Flatten model mc8051_ram
SYN-1011 : Flatten model mc8051_ramx
SYN-1011 : Flatten model mc8051_rom
SYN-1011 : Flatten model mc8051_rom_td
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model pll
SYN-1016 : Merged 44 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 6216/593 useful/useless nets, 5955/525 useful/useless insts
SYN-1017 : Remove 6 const input seq instances
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/reg0_b0
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/reg6_b0
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h1_reg[0]
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/reg0_b1
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h2_reg[0]
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h3_reg[0]
SYN-1018 : Transformed 3 mux instances.
SYN-1019 : Optimized 45 mux instances.
SYN-1021 : Optimized 128 onehot mux instances.
SYN-1020 : Optimized 1568 distributor mux.
SYN-1016 : Merged 3226 instances.
SYN-1015 : Optimize round 1, 6082 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 5704/131 useful/useless nets, 5459/2417 useful/useless insts
SYN-1019 : Optimized 7 mux instances.
SYN-1020 : Optimized 2 distributor mux.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 2, 2502 better
SYN-1014 : Optimize round 3
SYN-1032 : 5667/40 useful/useless nets, 5422/39 useful/useless insts
SYN-1017 : Remove 4 const input seq instances
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t0ff1_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t1ff1_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t0ff2_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t1ff2_reg
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 3, 79 better
SYN-1014 : Optimize round 4
SYN-1032 : 5648/1 useful/useless nets, 5403/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 4, 17 better
SYN-1014 : Optimize round 5
SYN-1032 : 5644/0 useful/useless nets, 5399/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 5, 0 better
RUN-1003 : finish command "optimize_rtl" in  4.418003s wall, 3.546875s user + 0.421875s system = 3.968750s CPU (89.8%)

RUN-1004 : used memory is 396 MB, reserved memory is 646 MB, peak memory is 935 MB
RUN-1002 : start command "report_area -file mc8051_top_rtl.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                     6
  #input                2
  #output               4
  #inout                0

Gate Statistics
#Basic gates         3849
  #and               1691
  #nand                 0
  #or                 358
  #nor                  0
  #xor                 15
  #xnor                 0
  #buf                  0
  #not                360
  #bufif1               0
  #MX21               948
  #FADD                 0
  #DFF                477
  #LATCH                0
#MACRO_ADD             48
#MACRO_EQ             250
#MACRO_MULT             2
#MACRO_MUX           1242

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module        |gates  |seq    |macros |
+------------------------------------------------+
|top      |MC8051OnBoard |3372   |477    |304    |
+------------------------------------------------+

RUN-1002 : start command "export_db mc8051_top_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_rtl.db" in  3.107776s wall, 2.156250s user + 0.796875s system = 2.953125s CPU (95.0%)

RUN-1004 : used memory is 463 MB, reserved memory is 651 MB, peak memory is 935 MB
RUN-1002 : start command "optimize_gate -packarea mc8051_top_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 6 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_ram/ram_ram_mem0"
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_ramx/ram_ramx_mem0"
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_rom/u_rom/inst"
SYN-2541 : Reading BRAM "u8051_inst/i_mc8051_rom/u_rom/inst" init file "C:/Users\lenovo\Desktop\MC8051_Version1_6_TDV5\MC8051_Version1_6_TDV5\td_proj\al_ip\led.mif"
SYN-2542 : Parsing MIF init file
SYN-2571 : Map 2 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5650/0 useful/useless nets, 5413/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7806/0 useful/useless nets, 7569/0 useful/useless insts
SYN-1016 : Merged 1584 instances.
SYN-2501 : Optimize round 1, 3304 better
SYN-2501 : Optimize round 2
SYN-1032 : 6222/0 useful/useless nets, 5985/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 48 macro adder
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 33%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 33%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 63 instances into 2 LUTs, name keeping = 50%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 100%.
SYN-1032 : 18530/9 useful/useless nets, 18293/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance u8051_inst/i_mc8051_core/i_mc8051_control/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 4148 (3.33), #lev = 41 (30.79)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   4.61 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 17383 instances into 3949 LUTs, name keeping = 20%.
SYN-1001 : Packing model "MC8051OnBoard" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 5053/5 useful/useless nets, 4819/5 useful/useless insts
SYN-1015 : Optimize round 1, 10 better
SYN-1014 : Optimize round 2
SYN-1032 : 5053/0 useful/useless nets, 4819/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 476 DFF/LATCH to SEQ ...
SYN-4009 : Pack 14 carry chain into lslice
SYN-4007 : Packing 203 adder to BLE ...
SYN-4008 : Packed 203 adder and 4 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3945 LUT to BLE ...
SYN-4008 : Packed 3945 LUT and 453 SEQ to BLE.
SYN-4003 : Packing 19 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (19 nodes)...
SYN-4004 : #1: Packed 18 SEQ (20 nodes)...
SYN-4005 : Packed 18 SEQ with LUT/SLICE
SYN-4006 : 3474 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "MC8051OnBoard" (AL_USER_NORMAL) with 3946/4128 primitive instances ...
RUN-1002 : start command "report_area -file mc8051_top_gate.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                     6
  #input                2
  #output               4
  #inout                0

Utilization Statistics
#lut                 4263   out of  19600   21.75%
#reg                  476   out of  19600    2.43%
#le                  4264
  #lut only          3788   out of   4264   88.84%
  #reg only             1   out of   4264    0.02%
  #lut&reg            475   out of   4264   11.14%
#dsp                    2   out of     29    6.90%
#bram                  10   out of     64   15.63%
  #bram9k              10
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    6   out of    188    3.19%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------+
|Instance |Module        |le    |lut   |seq   |
+---------------------------------------------+
|top      |MC8051OnBoard |4264  |4263  |476   |
+---------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea mc8051_top_gate.area" in  22.218574s wall, 21.500000s user + 1.500000s system = 23.000000s CPU (103.5%)

RUN-1004 : used memory is 529 MB, reserved memory is 704 MB, peak memory is 935 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model MC8051OnBoard
RUN-1002 : start command "export_db mc8051_top_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_gate.db" in  4.125268s wall, 2.937500s user + 0.812500s system = 3.750000s CPU (90.9%)

RUN-1004 : used memory is 556 MB, reserved memory is 730 MB, peak memory is 935 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net u_pll/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net mcu_clk_110592 is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net pllclk_pad is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net sysclk_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net sysclk_pad is fbclk of pll u_pll/pll_inst.
SYN-4025 : Tag rtl::Net mcu_clk_110592 as clock net
SYN-4025 : Tag rtl::Net pllclk_pad as clock net
SYN-4025 : Tag rtl::Net sysclk_pad as clock net
SYN-4025 : Tag rtl::Net u_pll/clk0_out as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2156 instances
RUN-1001 : 1067 mslices, 1066 lslices, 6 pads, 10 brams, 2 dsps
RUN-1001 : There are total 4406 nets
RUN-1001 : 2922 nets have 2 pins
RUN-1001 : 738 nets have [3 - 5] pins
RUN-1001 : 505 nets have [6 - 10] pins
RUN-1001 : 155 nets have [11 - 20] pins
RUN-1001 : 80 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2154 instances, 2133 slices, 41 macros(159 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model MC8051OnBoard.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 18736, tnet num: 4404, tinst num: 2154, tnode num: 19728, tedge num: 29780.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 139 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.627786s wall, 1.609375s user + 0.109375s system = 1.718750s CPU (105.6%)

RUN-1004 : used memory is 569 MB, reserved memory is 743 MB, peak memory is 935 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 4404 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 932 clock pins, and constraint 992 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.034959s wall, 1.921875s user + 0.156250s system = 2.078125s CPU (102.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.33289e+06
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 21%, beta_incr = 0.869408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(744): len = 1.03717e+06, overlap = 24.75
PHY-3002 : Step(745): len = 849401, overlap = 27
PHY-3002 : Step(746): len = 756696, overlap = 26.75
PHY-3002 : Step(747): len = 691270, overlap = 38
PHY-3002 : Step(748): len = 630497, overlap = 50.25
PHY-3002 : Step(749): len = 573951, overlap = 73.75
PHY-3002 : Step(750): len = 530917, overlap = 93.25
PHY-3002 : Step(751): len = 487810, overlap = 107.5
PHY-3002 : Step(752): len = 445558, overlap = 126.5
PHY-3002 : Step(753): len = 406726, overlap = 140.5
PHY-3002 : Step(754): len = 374918, overlap = 159.75
PHY-3002 : Step(755): len = 344389, overlap = 180
PHY-3002 : Step(756): len = 306239, overlap = 199.5
PHY-3002 : Step(757): len = 279588, overlap = 218.75
PHY-3002 : Step(758): len = 257529, overlap = 238.25
PHY-3002 : Step(759): len = 229075, overlap = 264.25
PHY-3002 : Step(760): len = 201475, overlap = 284.25
PHY-3002 : Step(761): len = 184441, overlap = 296.5
PHY-3002 : Step(762): len = 162268, overlap = 312
PHY-3002 : Step(763): len = 124955, overlap = 335.75
PHY-3002 : Step(764): len = 114396, overlap = 344.5
PHY-3002 : Step(765): len = 103492, overlap = 354.5
PHY-3002 : Step(766): len = 80088.5, overlap = 375.5
PHY-3002 : Step(767): len = 68736.4, overlap = 381
PHY-3002 : Step(768): len = 64893.9, overlap = 384.25
PHY-3002 : Step(769): len = 53098.6, overlap = 408.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.66321e-06
PHY-3002 : Step(770): len = 51300.2, overlap = 409.25
PHY-3002 : Step(771): len = 52616.3, overlap = 403
PHY-3002 : Step(772): len = 56429.4, overlap = 395.5
PHY-3002 : Step(773): len = 55300.7, overlap = 394
PHY-3002 : Step(774): len = 55970.8, overlap = 390.5
PHY-3002 : Step(775): len = 61511.3, overlap = 385.5
PHY-3002 : Step(776): len = 70177, overlap = 371.75
PHY-3002 : Step(777): len = 70151.5, overlap = 359
PHY-3002 : Step(778): len = 70398.3, overlap = 354.25
PHY-3002 : Step(779): len = 72535.6, overlap = 345.25
PHY-3002 : Step(780): len = 74272.1, overlap = 332.75
PHY-3002 : Step(781): len = 78853.8, overlap = 306.75
PHY-3002 : Step(782): len = 78363.8, overlap = 307.75
PHY-3002 : Step(783): len = 77856.7, overlap = 308
PHY-3002 : Step(784): len = 77929.4, overlap = 308.75
PHY-3002 : Step(785): len = 78477.6, overlap = 305.5
PHY-3002 : Step(786): len = 77556.6, overlap = 307
PHY-3002 : Step(787): len = 77344.8, overlap = 308
PHY-3002 : Step(788): len = 76542.7, overlap = 308
PHY-3002 : Step(789): len = 75432.9, overlap = 311.25
PHY-3002 : Step(790): len = 75392.2, overlap = 314
PHY-3002 : Step(791): len = 74167.2, overlap = 317.5
PHY-3002 : Step(792): len = 72980.8, overlap = 320.5
PHY-3002 : Step(793): len = 72278, overlap = 317.5
PHY-3002 : Step(794): len = 70638.8, overlap = 313.25
PHY-3002 : Step(795): len = 70007.8, overlap = 308.5
PHY-3002 : Step(796): len = 69318.3, overlap = 307.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.32641e-06
PHY-3002 : Step(797): len = 69441.2, overlap = 306.25
PHY-3002 : Step(798): len = 69659.2, overlap = 305.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.53228e-06
PHY-3002 : Step(799): len = 69958.9, overlap = 304.5
PHY-3002 : Step(800): len = 71368.9, overlap = 301
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 5.36885e-06
PHY-3002 : Step(801): len = 71469.2, overlap = 300
PHY-3002 : Step(802): len = 73568.8, overlap = 288.25
PHY-3002 : Step(803): len = 86200.2, overlap = 259.75
PHY-3002 : Step(804): len = 85411.6, overlap = 258.75
PHY-3002 : Step(805): len = 85341.1, overlap = 256
PHY-3002 : Step(806): len = 85554.2, overlap = 249.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 9.75425e-06
PHY-3002 : Step(807): len = 86720.3, overlap = 250
PHY-3002 : Step(808): len = 90842, overlap = 235.75
PHY-3002 : Step(809): len = 93821.7, overlap = 221.5
PHY-3002 : Step(810): len = 95013.3, overlap = 209.25
PHY-3002 : Step(811): len = 97576, overlap = 190.5
PHY-3002 : Step(812): len = 101036, overlap = 184
PHY-3002 : Step(813): len = 102088, overlap = 177.75
PHY-3002 : Step(814): len = 103524, overlap = 169
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 1.95085e-05
PHY-3002 : Step(815): len = 104820, overlap = 163.25
PHY-3002 : Step(816): len = 106870, overlap = 153.75
PHY-3002 : Step(817): len = 107873, overlap = 151.75
PHY-3002 : Step(818): len = 109306, overlap = 145.25
PHY-3002 : Step(819): len = 110793, overlap = 131.75
PHY-3002 : Step(820): len = 112551, overlap = 132.25
PHY-3002 : Step(821): len = 112969, overlap = 127.25
PHY-3002 : Step(822): len = 113286, overlap = 122.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 3.9017e-05
PHY-3002 : Step(823): len = 115782, overlap = 125.5
PHY-3002 : Step(824): len = 118608, overlap = 115.25
PHY-3002 : Step(825): len = 118849, overlap = 113.5
PHY-3002 : Step(826): len = 119825, overlap = 112.25
PHY-3002 : Step(827): len = 120826, overlap = 112.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.015390s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (203.0%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.869408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.25717e-06
PHY-3002 : Step(828): len = 124665, overlap = 166.75
PHY-3002 : Step(829): len = 117977, overlap = 181.75
PHY-3002 : Step(830): len = 108205, overlap = 207.25
PHY-3002 : Step(831): len = 105756, overlap = 214.75
PHY-3002 : Step(832): len = 101596, overlap = 227
PHY-3002 : Step(833): len = 99685.9, overlap = 232.25
PHY-3002 : Step(834): len = 97768.5, overlap = 234
PHY-3002 : Step(835): len = 96454, overlap = 237.5
PHY-3002 : Step(836): len = 94596.7, overlap = 242.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.51435e-06
PHY-3002 : Step(837): len = 94205.9, overlap = 242.25
PHY-3002 : Step(838): len = 94254, overlap = 242.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.0287e-06
PHY-3002 : Step(839): len = 95722.9, overlap = 235
PHY-3002 : Step(840): len = 98169.6, overlap = 226.75
PHY-3002 : Step(841): len = 99768.9, overlap = 229
PHY-3002 : Step(842): len = 102589, overlap = 226.5
PHY-3002 : Step(843): len = 107393, overlap = 210.25
PHY-3002 : Step(844): len = 107541, overlap = 207.5
PHY-3002 : Step(845): len = 108095, overlap = 207.75
PHY-3002 : Step(846): len = 108095, overlap = 207.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.80574e-05
PHY-3002 : Step(847): len = 112353, overlap = 195
PHY-3002 : Step(848): len = 118692, overlap = 172.75
PHY-3002 : Step(849): len = 118216, overlap = 175.75
PHY-3002 : Step(850): len = 118696, overlap = 173.75
PHY-3002 : Step(851): len = 119495, overlap = 171.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.34982e-05
PHY-3002 : Step(852): len = 122579, overlap = 160.75
PHY-3002 : Step(853): len = 131704, overlap = 149
PHY-3002 : Step(854): len = 131634, overlap = 150.25
PHY-3002 : Step(855): len = 132095, overlap = 149.75
PHY-3002 : Step(856): len = 132823, overlap = 149
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 6.4118e-05
PHY-3002 : Step(857): len = 137633, overlap = 145
PHY-3002 : Step(858): len = 146217, overlap = 131.75
PHY-3002 : Step(859): len = 147345, overlap = 128
PHY-3002 : Step(860): len = 148145, overlap = 124
PHY-3002 : Step(861): len = 149314, overlap = 117.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000128236
PHY-3002 : Step(862): len = 153538, overlap = 108
PHY-3002 : Step(863): len = 157327, overlap = 99
PHY-3002 : Step(864): len = 159483, overlap = 86.25
PHY-3002 : Step(865): len = 160703, overlap = 80.5
PHY-3002 : Step(866): len = 160487, overlap = 78.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000256472
PHY-3002 : Step(867): len = 164341, overlap = 74.25
PHY-3002 : Step(868): len = 166986, overlap = 73.75
PHY-3002 : Step(869): len = 168505, overlap = 72.5
PHY-3002 : Step(870): len = 167562, overlap = 74.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000512944
PHY-3002 : Step(871): len = 169513, overlap = 71.75
PHY-3002 : Step(872): len = 171656, overlap = 66.75
PHY-3002 : Step(873): len = 172010, overlap = 64
PHY-3002 : Step(874): len = 170504, overlap = 64.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.869408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.10954e-05
PHY-3002 : Step(875): len = 167735, overlap = 115
PHY-3002 : Step(876): len = 165603, overlap = 115.5
PHY-3002 : Step(877): len = 163149, overlap = 105.25
PHY-3002 : Step(878): len = 160084, overlap = 97.25
PHY-3002 : Step(879): len = 156624, overlap = 99.25
PHY-3002 : Step(880): len = 152618, overlap = 107
PHY-3002 : Step(881): len = 149808, overlap = 106.75
PHY-3002 : Step(882): len = 147861, overlap = 113.5
PHY-3002 : Step(883): len = 146455, overlap = 112.5
PHY-3002 : Step(884): len = 145484, overlap = 115.25
PHY-3002 : Step(885): len = 144950, overlap = 115
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000141869
PHY-3002 : Step(886): len = 149181, overlap = 103.5
PHY-3002 : Step(887): len = 153329, overlap = 95.25
PHY-3002 : Step(888): len = 154477, overlap = 96.25
PHY-3002 : Step(889): len = 155374, overlap = 91.75
PHY-3002 : Step(890): len = 156105, overlap = 89.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000283738
PHY-3002 : Step(891): len = 158989, overlap = 82.75
PHY-3002 : Step(892): len = 161247, overlap = 75.5
PHY-3002 : Step(893): len = 163595, overlap = 68.75
PHY-3002 : Step(894): len = 164437, overlap = 65.25
PHY-3002 : Step(895): len = 164279, overlap = 65.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.300926s wall, 0.328125s user + 0.296875s system = 0.625000s CPU (207.7%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.869408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000213055
PHY-3002 : Step(896): len = 175845, overlap = 18.5
PHY-3002 : Step(897): len = 171962, overlap = 26.75
PHY-3002 : Step(898): len = 168293, overlap = 38.5
PHY-3002 : Step(899): len = 165652, overlap = 52.5
PHY-3002 : Step(900): len = 164155, overlap = 60.75
PHY-3002 : Step(901): len = 163358, overlap = 62.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00042611
PHY-3002 : Step(902): len = 165622, overlap = 60.25
PHY-3002 : Step(903): len = 167644, overlap = 56.75
PHY-3002 : Step(904): len = 168669, overlap = 57
PHY-3002 : Step(905): len = 168742, overlap = 57.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000852219
PHY-3002 : Step(906): len = 170509, overlap = 54
PHY-3002 : Step(907): len = 172890, overlap = 49.25
PHY-3002 : Step(908): len = 173384, overlap = 50.5
PHY-3002 : Step(909): len = 173496, overlap = 49.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.019028s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (82.1%)

PHY-3001 : Legalized: Len = 180580, Over = 0
PHY-3001 : Final: Len = 180580, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 486520, over cnt = 92(0%), over = 103, worst = 2
PHY-1002 : len = 486840, over cnt = 59(0%), over = 66, worst = 2
PHY-1002 : len = 486496, over cnt = 13(0%), over = 14, worst = 2
PHY-1002 : len = 486504, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 486504, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.129473s wall, 0.109375s user + 0.031250s system = 0.140625s CPU (108.6%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 6 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 2139 has valid locations, 52 needs to be replaced
PHY-3001 : design contains 2200 instances, 2179 slices, 41 macros(159 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model MC8051OnBoard.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 19036, tnet num: 4450, tinst num: 2200, tnode num: 20028, tedge num: 30162.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 139 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.570333s wall, 1.593750s user + 0.093750s system = 1.687500s CPU (107.5%)

RUN-1004 : used memory is 609 MB, reserved memory is 771 MB, peak memory is 935 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 4450 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 932 clock pins, and constraint 992 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.806701s wall, 1.828125s user + 0.109375s system = 1.937500s CPU (107.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 187209
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 22%, beta_incr = 0.866592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(910): len = 186899, overlap = 1.5
PHY-3002 : Step(911): len = 186838, overlap = 1.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00160184
PHY-3002 : Step(912): len = 186753, overlap = 0.75
PHY-3002 : Step(913): len = 186753, overlap = 0.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004685s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.12768e-05
PHY-3002 : Step(914): len = 186649, overlap = 2.25
PHY-3002 : Step(915): len = 186649, overlap = 2.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.25535e-05
PHY-3002 : Step(916): len = 186608, overlap = 1.75
PHY-3002 : Step(917): len = 186608, overlap = 1.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.69574e-05
PHY-3002 : Step(918): len = 186549, overlap = 4
PHY-3002 : Step(919): len = 186549, overlap = 4
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.39149e-05
PHY-3002 : Step(920): len = 186533, overlap = 4
PHY-3002 : Step(921): len = 186533, overlap = 4
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000155841
PHY-3002 : Step(922): len = 186516, overlap = 3.75
PHY-3002 : Step(923): len = 186516, overlap = 3.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.033866s wall, 0.062500s user + 0.031250s system = 0.093750s CPU (276.8%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00020853
PHY-3002 : Step(924): len = 186708, overlap = 2
PHY-3002 : Step(925): len = 186715, overlap = 1.25
PHY-3002 : Step(926): len = 186720, overlap = 1.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007893s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (198.0%)

PHY-3001 : Legalized: Len = 186999, Over = 0
PHY-3001 : Final: Len = 186999, Over = 0
RUN-1003 : finish command "place -eco" in  2.553445s wall, 2.921875s user + 0.421875s system = 3.343750s CPU (131.0%)

RUN-1004 : used memory is 612 MB, reserved memory is 773 MB, peak memory is 935 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  14.897905s wall, 27.921875s user + 4.343750s system = 32.265625s CPU (216.6%)

RUN-1004 : used memory is 612 MB, reserved memory is 773 MB, peak memory is 935 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 2728 to 1885
PHY-1001 : Pin misalignment score is improved from 1885 to 1861
PHY-1001 : Pin misalignment score is improved from 1861 to 1857
PHY-1001 : Pin misalignment score is improved from 1857 to 1857
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 2202 instances
RUN-1001 : 1101 mslices, 1078 lslices, 6 pads, 10 brams, 2 dsps
RUN-1001 : There are total 4452 nets
RUN-1001 : 2910 nets have 2 pins
RUN-1001 : 734 nets have [3 - 5] pins
RUN-1001 : 507 nets have [6 - 10] pins
RUN-1001 : 198 nets have [11 - 20] pins
RUN-1001 : 101 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 472336, over cnt = 98(0%), over = 117, worst = 2
PHY-1002 : len = 472888, over cnt = 52(0%), over = 60, worst = 2
PHY-1002 : len = 472744, over cnt = 17(0%), over = 19, worst = 2
PHY-1002 : len = 472568, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 472568, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.127089s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (135.2%)

PHY-1001 : End global routing;  0.329926s wall, 0.359375s user + 0.015625s system = 0.375000s CPU (113.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net mcu_clk_110592 will be routed on clock mesh
PHY-1001 : net pllclk_pad will be routed on clock mesh
PHY-1001 : net sysclk_pad will be routed on clock mesh
PHY-1001 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 33112, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.109081s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (114.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 33112, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000058s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 76% nets.
PHY-1001 : Routed 97% nets.
PHY-1002 : len = 713640, over cnt = 129(0%), over = 129, worst = 1
PHY-1001 : End Routed; 10.837644s wall, 17.484375s user + 0.890625s system = 18.375000s CPU (169.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 710232, over cnt = 12(0%), over = 12, worst = 1
PHY-1001 : End DR Iter 1; 0.200252s wall, 0.218750s user + 0.015625s system = 0.234375s CPU (117.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 710032, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 2; 0.078566s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (119.3%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 710056, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 710056
PHY-1001 : End DR Iter 3; 0.053758s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (87.2%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net mcu_clk_110592 will be routed on clock mesh
PHY-1001 : net pllclk_pad will be routed on clock mesh
PHY-1001 : net sysclk_pad will be routed on clock mesh
PHY-1001 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  15.908512s wall, 21.156250s user + 1.796875s system = 22.953125s CPU (144.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  17.009345s wall, 22.250000s user + 1.875000s system = 24.125000s CPU (141.8%)

RUN-1004 : used memory is 648 MB, reserved memory is 794 MB, peak memory is 935 MB
RUN-1002 : start command "report_area -io_info -file mc8051_top_phy.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                     6
  #input                2
  #output               4
  #inout                0

Utilization Statistics
#lut                 4355   out of  19600   22.22%
#reg                  476   out of  19600    2.43%
#le                  4356
  #lut only          3880   out of   4356   89.07%
  #reg only             1   out of   4356    0.02%
  #lut&reg            475   out of   4356   10.90%
#dsp                    2   out of     29    6.90%
#bram                  10   out of     64   15.63%
  #bram9k              10
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    5   out of    188    2.66%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db mc8051_top_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_pr.db" in  4.266219s wall, 3.109375s user + 0.875000s system = 3.984375s CPU (93.4%)

RUN-1004 : used memory is 663 MB, reserved memory is 794 MB, peak memory is 935 MB
RUN-1002 : start command "bitgen -bit mc8051_top.bit -version 0X00 -g ucode:00000000011111010000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 2202
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 4452, pip num: 46532
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 1396 valid insts, and 134675 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file mc8051_top.bit.
RUN-1003 : finish command "bitgen -bit mc8051_top.bit -version 0X00 -g ucode:00000000011111010000000000000000" in  10.105530s wall, 27.812500s user + 0.359375s system = 28.171875s CPU (278.8%)

RUN-1004 : used memory is 680 MB, reserved memory is 796 MB, peak memory is 935 MB
GUI-8003 ERROR: mc8051_ram.v is missing!
GUI-8003 ERROR: mc8051_rom.v is missing!
GUI-8003 ERROR: ../MC8051OnBoard.v is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
HDL-1007 : analyze VHDL file ../../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy.vhd(85)
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy.vhd(159)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy.vhd(85)
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy.vhd(115)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core.vhd(76)
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core.vhd(91)
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core.vhd(142)
HDL-1007 : analyze VHDL file ../vhdl/alucore.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore.vhd(73)
HDL-1007 : analyze architecture rtl in ../vhdl/alucore.vhd(94)
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore.vhd(191)
HDL-1007 : analyze VHDL file ../vhdl/alumux.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/alumux.vhd(125)
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux.vhd(494)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider.vhd(82)
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider.vhd(130)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr.vhd(82)
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr.vhd(104)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm.vhd(126)
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm.vhd(2231)
HDL-1007 : analyze VHDL file ../vhdl/control_mem.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem.vhd(75)
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem.vhd(206)
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem.vhd(1285)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust.vhd(90)
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust.vhd(168)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu.vhd(104)
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu.vhd(235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control.vhd(142)
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control.vhd(344)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu.vhd(92)
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu.vhd(1235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr.vhd(96)
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr.vhd(797)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core.vhd(121)
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core.vhd(276)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top.vhd(104)
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top.vhd(200)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze VHDL file ../../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy.vhd(85)
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy.vhd(159)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy.vhd(85)
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy.vhd(115)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core.vhd(76)
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core.vhd(91)
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core.vhd(142)
HDL-1007 : analyze VHDL file ../vhdl/alucore.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore.vhd(73)
HDL-1007 : analyze architecture rtl in ../vhdl/alucore.vhd(94)
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore.vhd(191)
HDL-1007 : analyze VHDL file ../vhdl/alumux.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/alumux.vhd(125)
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux.vhd(494)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider.vhd(82)
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider.vhd(130)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr.vhd(82)
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr.vhd(104)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm.vhd(126)
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm.vhd(2231)
HDL-1007 : analyze VHDL file ../vhdl/control_mem.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem.vhd(75)
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem.vhd(206)
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem.vhd(1285)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust.vhd(90)
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust.vhd(168)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu.vhd(104)
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu.vhd(235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control.vhd(142)
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control.vhd(344)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu.vhd(92)
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu.vhd(1235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr.vhd(96)
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr.vhd(797)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core.vhd(121)
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core.vhd(276)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top.vhd(104)
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top.vhd(200)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
RUN-1002 : start command "elaborate -top MC8051OnBoard"
HDL-1007 : elaborate module MC8051OnBoard in MC8051OnBoard.v(1)
HDL-1007 : elaborate module pll in al_ip/pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=59,CLKC1_DIV=64,CLKC2_DIV=118,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=58,CLKC1_CPHASE=63,CLKC2_CPHASE=117,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : switch to vhdl to elaborate module mc8051_top in MC8051OnBoard.v(57)
HDL-1007 : elaborate mc8051_top(struc) in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : elaborate mc8051_core(struc) in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : elaborate mc8051_control(struc) in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : elaborate control_fsm(rtl) in ../vhdl/control_fsm.vhd(74)
HDL-1007 : others clause is never selected in ../vhdl/control_fsm.vhd(2223)
HDL-1007 : elaborate control_mem(rtl) in ../vhdl/control_mem.vhd(75)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(833)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(932)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(938)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(1250)
HDL-1007 : elaborate mc8051_alu(struc) in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : elaborate alumux(rtl) in ../vhdl/alumux.vhd(74)
HDL-1007 : elaborate alucore(rtl) in ../vhdl/alucore.vhd(73)
HDL-1007 : elaborate addsub_core(dwidth=8)(struc) in ../vhdl/addsub_core.vhd(76)
HDL-1007 : elaborate addsub_cy(rtl) in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : elaborate addsub_ovcy(rtl) in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : elaborate comb_mltplr(rtl) in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : elaborate comb_divider(rtl) in ../vhdl/comb_divider.vhd(72)
HDL-1007 : elaborate dcml_adjust(dwidth=8)(rtl) in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : elaborate mc8051_siu(rtl) in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu.vhd(816)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu.vhd(1215)
HDL-1007 : elaborate mc8051_tmrctr(rtl) in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr.vhd(541)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr.vhd(784)
HDL-1007 : elaborate mc8051_ram(ram_arch) in mc8051_ram.vhd(19)
HDL-1007 : extracting RAM for identifier 'ram_mem' in mc8051_ram.vhd(36)
HDL-1007 : switch to vlog to elaborate module mc8051_rom in ../vhdl/mc8051_top.vhd(181)
HDL-1007 : elaborate module mc8051_rom in al_ip/mc8051_rom.v(1)
HDL-1007 : elaborate module mc8051_rom_td in al_ip/mc8051_rom_td.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=8,ADDR_WIDTH_B=8,DATA_DEPTH_A=191,DATA_DEPTH_B=191,MODE="SP",INIT_FILE="../../tools/keil/led2.mif") in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(1072)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 8 for port 'addra' in al_ip/mc8051_rom.v(9)
HDL-1007 : back to vhdl to elaborate in ../vhdl/mc8051_top.vhd(181)
HDL-1007 : elaborate mc8051_ramx(ramx_arch) in mc8051_ramx.vhd(19)
HDL-1007 : extracting RAM for identifier 'ramx_mem' in mc8051_ramx.vhd(34)
HDL-1007 : back to vlog to elaborate in MC8051OnBoard.v(57)
HDL-1200 : Current top model is MC8051OnBoard
HDL-1100 : Inferred 2 RAMs.
RUN-1003 : finish command "elaborate -top MC8051OnBoard" in  1.575709s wall, 1.515625s user + 0.187500s system = 1.703125s CPU (108.1%)

RUN-1004 : used memory is 475 MB, reserved memory is 770 MB, peak memory is 935 MB
RUN-1002 : start command "read_adc MC8051DEMO.adc"
RUN-1002 : start command "set_pin_assignment key  LOCATION = T4;  "
RUN-1002 : start command "set_pin_assignment sysclk  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment GPIO_1  LOCATION = N3;  "
RUN-1002 : start command "set_pin_assignment pllclk  LOCATION = A10;  "
RUN-1002 : start command "set_pin_assignment keyled  LOCATION = M3;  "
USR-6010 WARNING: ADC constraints: pin led has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "MC8051OnBoard"
SYN-1012 : SanityCheck: Model "mc8051_top"
SYN-1012 : SanityCheck: Model "mc8051_core"
SYN-1012 : SanityCheck: Model "mc8051_siu"
SYN-1012 : SanityCheck: Model "mc8051_tmrctr"
SYN-1012 : SanityCheck: Model "mc8051_alu"
SYN-1012 : SanityCheck: Model "dcml_adjust(dwidth=8)"
SYN-1012 : SanityCheck: Model "comb_divider"
SYN-1012 : SanityCheck: Model "comb_mltplr"
SYN-1012 : SanityCheck: Model "addsub_core(dwidth=8)"
SYN-1012 : SanityCheck: Model "addsub_cy"
SYN-1012 : SanityCheck: Model "addsub_ovcy"
SYN-1012 : SanityCheck: Model "alucore"
SYN-1012 : SanityCheck: Model "alumux"
SYN-1012 : SanityCheck: Model "mc8051_control"
SYN-1012 : SanityCheck: Model "control_fsm"
SYN-1012 : SanityCheck: Model "control_mem"
SYN-1012 : SanityCheck: Model "mc8051_ram"
SYN-1012 : SanityCheck: Model "mc8051_ramx"
SYN-1012 : SanityCheck: Model "mc8051_rom"
SYN-1012 : SanityCheck: Model "mc8051_rom_td"
SYN-1012 : SanityCheck: Model "pll"
SYN-1043 : Mark pll as IO macro for instance bufg_feedback
SYN-5013 WARNING: Undriven net: model "MC8051OnBoard" / net "led" in MC8051OnBoard.v(9)
SYN-5014 WARNING: the net's pin: pin "led" in MC8051OnBoard.v(9)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 592 instances.
SYN-1016 : Merged 3 instances.
SYN-1016 : Merged 866 instances.
SYN-1016 : Merged 23 instances.
SYN-1026 : Infer Logic BRAM(ram_ram_mem0)
	 port mode: single port
	 port a size: 128 x 8	 write mode: READBEFOREWRITE
	 port b size: 128 x 8	 write mode: NORMAL
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1026 : Infer Logic BRAM(ram_ramx_mem0)
	 port mode: single port
	 port a size: 8192 x 8	 write mode: READBEFOREWRITE
	 port b size: 8192 x 8	 write mode: NORMAL
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1011 : Flatten model MC8051OnBoard
SYN-1011 : Flatten model mc8051_top
SYN-1011 : Flatten model mc8051_core
SYN-1011 : Flatten model mc8051_siu
SYN-1011 : Flatten model mc8051_tmrctr
SYN-1011 : Flatten model mc8051_alu
SYN-1011 : Flatten model dcml_adjust(dwidth=8)
SYN-1011 : Flatten model comb_divider
SYN-1011 : Flatten model comb_mltplr
SYN-1011 : Flatten model addsub_core(dwidth=8)
SYN-1011 : Flatten model addsub_cy
SYN-1011 : Flatten model addsub_ovcy
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model alucore
SYN-1011 : Flatten model alumux
SYN-1016 : Merged 7 instances.
SYN-1011 : Flatten model mc8051_control
SYN-1011 : Flatten model control_fsm
SYN-1011 : Flatten model control_mem
SYN-1016 : Merged 30 instances.
SYN-1016 : Merged 10 instances.
SYN-1011 : Flatten model mc8051_ram
SYN-1011 : Flatten model mc8051_ramx
SYN-1011 : Flatten model mc8051_rom
SYN-1011 : Flatten model mc8051_rom_td
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model pll
SYN-1016 : Merged 44 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 6216/593 useful/useless nets, 5955/525 useful/useless insts
SYN-1017 : Remove 6 const input seq instances
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/reg0_b0
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/reg6_b0
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h1_reg[0]
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/reg0_b1
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h2_reg[0]
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h3_reg[0]
SYN-1018 : Transformed 3 mux instances.
SYN-1019 : Optimized 45 mux instances.
SYN-1021 : Optimized 128 onehot mux instances.
SYN-1020 : Optimized 1568 distributor mux.
SYN-1016 : Merged 3226 instances.
SYN-1015 : Optimize round 1, 6082 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 5704/131 useful/useless nets, 5459/2417 useful/useless insts
SYN-1019 : Optimized 7 mux instances.
SYN-1020 : Optimized 2 distributor mux.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 2, 2502 better
SYN-1014 : Optimize round 3
SYN-1032 : 5667/40 useful/useless nets, 5422/39 useful/useless insts
SYN-1017 : Remove 4 const input seq instances
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t0ff1_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t1ff1_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t0ff2_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t1ff2_reg
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 3, 79 better
SYN-1014 : Optimize round 4
SYN-1032 : 5648/1 useful/useless nets, 5403/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 4, 17 better
SYN-1014 : Optimize round 5
SYN-1032 : 5644/0 useful/useless nets, 5399/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 5, 0 better
RUN-1003 : finish command "optimize_rtl" in  4.750702s wall, 4.203125s user + 0.421875s system = 4.625000s CPU (97.4%)

RUN-1004 : used memory is 501 MB, reserved memory is 770 MB, peak memory is 935 MB
RUN-1002 : start command "report_area -file mc8051_top_rtl.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                     6
  #input                2
  #output               4
  #inout                0

Gate Statistics
#Basic gates         3849
  #and               1691
  #nand                 0
  #or                 358
  #nor                  0
  #xor                 15
  #xnor                 0
  #buf                  0
  #not                360
  #bufif1               0
  #MX21               948
  #FADD                 0
  #DFF                477
  #LATCH                0
#MACRO_ADD             48
#MACRO_EQ             250
#MACRO_MULT             2
#MACRO_MUX           1242

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module        |gates  |seq    |macros |
+------------------------------------------------+
|top      |MC8051OnBoard |3372   |477    |304    |
+------------------------------------------------+

RUN-1002 : start command "export_db mc8051_top_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_rtl.db" in  3.204834s wall, 2.437500s user + 0.703125s system = 3.140625s CPU (98.0%)

RUN-1004 : used memory is 555 MB, reserved memory is 773 MB, peak memory is 935 MB
RUN-1002 : start command "optimize_gate -packarea mc8051_top_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 6 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_ram/ram_ram_mem0"
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_ramx/ram_ramx_mem0"
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_rom/u_rom/inst"
SYN-2541 : Reading BRAM "u8051_inst/i_mc8051_rom/u_rom/inst" init file "C:/Users\lenovo\Desktop\MC8051_Version1_6_TDV5\MC8051_Version1_6_TDV5\tools\keil\led2.mif"
SYN-2542 : Parsing MIF init file
SYN-2571 : Map 2 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5650/0 useful/useless nets, 5413/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7806/0 useful/useless nets, 7569/0 useful/useless insts
SYN-1016 : Merged 1584 instances.
SYN-2501 : Optimize round 1, 3304 better
SYN-2501 : Optimize round 2
SYN-1032 : 6222/0 useful/useless nets, 5985/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 48 macro adder
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 33%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 33%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 63 instances into 2 LUTs, name keeping = 50%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 100%.
SYN-1032 : 18530/9 useful/useless nets, 18293/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance u8051_inst/i_mc8051_core/i_mc8051_control/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 4148 (3.33), #lev = 41 (30.79)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   4.82 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 17383 instances into 3949 LUTs, name keeping = 20%.
SYN-1001 : Packing model "MC8051OnBoard" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 5053/5 useful/useless nets, 4819/5 useful/useless insts
SYN-1015 : Optimize round 1, 10 better
SYN-1014 : Optimize round 2
SYN-1032 : 5053/0 useful/useless nets, 4819/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 476 DFF/LATCH to SEQ ...
SYN-4009 : Pack 14 carry chain into lslice
SYN-4007 : Packing 203 adder to BLE ...
SYN-4008 : Packed 203 adder and 4 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3945 LUT to BLE ...
SYN-4008 : Packed 3945 LUT and 453 SEQ to BLE.
SYN-4003 : Packing 19 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (19 nodes)...
SYN-4004 : #1: Packed 18 SEQ (20 nodes)...
SYN-4005 : Packed 18 SEQ with LUT/SLICE
SYN-4006 : 3474 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "MC8051OnBoard" (AL_USER_NORMAL) with 3946/4128 primitive instances ...
RUN-1002 : start command "report_area -file mc8051_top_gate.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                     6
  #input                2
  #output               4
  #inout                0

Utilization Statistics
#lut                 4263   out of  19600   21.75%
#reg                  476   out of  19600    2.43%
#le                  4264
  #lut only          3788   out of   4264   88.84%
  #reg only             1   out of   4264    0.02%
  #lut&reg            475   out of   4264   11.14%
#dsp                    2   out of     29    6.90%
#bram                  10   out of     64   15.63%
  #bram9k              10
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    6   out of    188    3.19%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------+
|Instance |Module        |le    |lut   |seq   |
+---------------------------------------------+
|top      |MC8051OnBoard |4264  |4263  |476   |
+---------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea mc8051_top_gate.area" in  22.714872s wall, 22.093750s user + 1.703125s system = 23.796875s CPU (104.8%)

RUN-1004 : used memory is 600 MB, reserved memory is 799 MB, peak memory is 935 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model MC8051OnBoard
RUN-1002 : start command "export_db mc8051_top_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_gate.db" in  4.136834s wall, 3.203125s user + 0.875000s system = 4.078125s CPU (98.6%)

RUN-1004 : used memory is 615 MB, reserved memory is 809 MB, peak memory is 935 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net u_pll/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net mcu_clk_110592 is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net pllclk_pad is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net sysclk_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net sysclk_pad is fbclk of pll u_pll/pll_inst.
SYN-4025 : Tag rtl::Net mcu_clk_110592 as clock net
SYN-4025 : Tag rtl::Net pllclk_pad as clock net
SYN-4025 : Tag rtl::Net sysclk_pad as clock net
SYN-4025 : Tag rtl::Net u_pll/clk0_out as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2156 instances
RUN-1001 : 1067 mslices, 1066 lslices, 6 pads, 10 brams, 2 dsps
RUN-1001 : There are total 4406 nets
RUN-1001 : 2922 nets have 2 pins
RUN-1001 : 738 nets have [3 - 5] pins
RUN-1001 : 505 nets have [6 - 10] pins
RUN-1001 : 155 nets have [11 - 20] pins
RUN-1001 : 80 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2154 instances, 2133 slices, 41 macros(159 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model MC8051OnBoard.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 18736, tnet num: 4404, tinst num: 2154, tnode num: 19728, tedge num: 29780.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 139 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.938653s wall, 1.968750s user + 0.171875s system = 2.140625s CPU (110.4%)

RUN-1004 : used memory is 624 MB, reserved memory is 817 MB, peak memory is 935 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 4404 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 932 clock pins, and constraint 992 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.226475s wall, 2.281250s user + 0.187500s system = 2.468750s CPU (110.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.33289e+06
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 21%, beta_incr = 0.869408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(927): len = 1.03717e+06, overlap = 24.75
PHY-3002 : Step(928): len = 849401, overlap = 27
PHY-3002 : Step(929): len = 756696, overlap = 26.75
PHY-3002 : Step(930): len = 691270, overlap = 38
PHY-3002 : Step(931): len = 630497, overlap = 50.25
PHY-3002 : Step(932): len = 573951, overlap = 73.75
PHY-3002 : Step(933): len = 530917, overlap = 93.25
PHY-3002 : Step(934): len = 487810, overlap = 107.5
PHY-3002 : Step(935): len = 445558, overlap = 126.5
PHY-3002 : Step(936): len = 406726, overlap = 140.5
PHY-3002 : Step(937): len = 374918, overlap = 159.75
PHY-3002 : Step(938): len = 344389, overlap = 180
PHY-3002 : Step(939): len = 306239, overlap = 199.5
PHY-3002 : Step(940): len = 279588, overlap = 218.75
PHY-3002 : Step(941): len = 257529, overlap = 238.25
PHY-3002 : Step(942): len = 229075, overlap = 264.25
PHY-3002 : Step(943): len = 201475, overlap = 284.25
PHY-3002 : Step(944): len = 184441, overlap = 296.5
PHY-3002 : Step(945): len = 162268, overlap = 312
PHY-3002 : Step(946): len = 124955, overlap = 335.75
PHY-3002 : Step(947): len = 114396, overlap = 344.5
PHY-3002 : Step(948): len = 103492, overlap = 354.5
PHY-3002 : Step(949): len = 80088.5, overlap = 375.5
PHY-3002 : Step(950): len = 68736.4, overlap = 381
PHY-3002 : Step(951): len = 64893.9, overlap = 384.25
PHY-3002 : Step(952): len = 53098.6, overlap = 408.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.66321e-06
PHY-3002 : Step(953): len = 51300.2, overlap = 409.25
PHY-3002 : Step(954): len = 52616.3, overlap = 403
PHY-3002 : Step(955): len = 56429.4, overlap = 395.5
PHY-3002 : Step(956): len = 55300.7, overlap = 394
PHY-3002 : Step(957): len = 55970.8, overlap = 390.5
PHY-3002 : Step(958): len = 61511.3, overlap = 385.5
PHY-3002 : Step(959): len = 70177, overlap = 371.75
PHY-3002 : Step(960): len = 70151.5, overlap = 359
PHY-3002 : Step(961): len = 70398.3, overlap = 354.25
PHY-3002 : Step(962): len = 72535.6, overlap = 345.25
PHY-3002 : Step(963): len = 74272.1, overlap = 332.75
PHY-3002 : Step(964): len = 78853.8, overlap = 306.75
PHY-3002 : Step(965): len = 78363.8, overlap = 307.75
PHY-3002 : Step(966): len = 77856.7, overlap = 308
PHY-3002 : Step(967): len = 77929.4, overlap = 308.75
PHY-3002 : Step(968): len = 78477.6, overlap = 305.5
PHY-3002 : Step(969): len = 77556.6, overlap = 307
PHY-3002 : Step(970): len = 77344.8, overlap = 308
PHY-3002 : Step(971): len = 76542.7, overlap = 308
PHY-3002 : Step(972): len = 75432.9, overlap = 311.25
PHY-3002 : Step(973): len = 75392.2, overlap = 314
PHY-3002 : Step(974): len = 74167.2, overlap = 317.5
PHY-3002 : Step(975): len = 72980.8, overlap = 320.5
PHY-3002 : Step(976): len = 72278, overlap = 317.5
PHY-3002 : Step(977): len = 70638.8, overlap = 313.25
PHY-3002 : Step(978): len = 70007.8, overlap = 308.5
PHY-3002 : Step(979): len = 69318.3, overlap = 307.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.32641e-06
PHY-3002 : Step(980): len = 69441.2, overlap = 306.25
PHY-3002 : Step(981): len = 69659.2, overlap = 305.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.53228e-06
PHY-3002 : Step(982): len = 69958.9, overlap = 304.5
PHY-3002 : Step(983): len = 71368.9, overlap = 301
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 5.36885e-06
PHY-3002 : Step(984): len = 71469.2, overlap = 300
PHY-3002 : Step(985): len = 73568.8, overlap = 288.25
PHY-3002 : Step(986): len = 86200.2, overlap = 259.75
PHY-3002 : Step(987): len = 85411.6, overlap = 258.75
PHY-3002 : Step(988): len = 85341.1, overlap = 256
PHY-3002 : Step(989): len = 85554.2, overlap = 249.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 9.75425e-06
PHY-3002 : Step(990): len = 86720.3, overlap = 250
PHY-3002 : Step(991): len = 90842, overlap = 235.75
PHY-3002 : Step(992): len = 93821.7, overlap = 221.5
PHY-3002 : Step(993): len = 95013.3, overlap = 209.25
PHY-3002 : Step(994): len = 97576, overlap = 190.5
PHY-3002 : Step(995): len = 101036, overlap = 184
PHY-3002 : Step(996): len = 102088, overlap = 177.75
PHY-3002 : Step(997): len = 103524, overlap = 169
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 1.95085e-05
PHY-3002 : Step(998): len = 104820, overlap = 163.25
PHY-3002 : Step(999): len = 106870, overlap = 153.75
PHY-3002 : Step(1000): len = 107873, overlap = 151.75
PHY-3002 : Step(1001): len = 109306, overlap = 145.25
PHY-3002 : Step(1002): len = 110793, overlap = 131.75
PHY-3002 : Step(1003): len = 112551, overlap = 132.25
PHY-3002 : Step(1004): len = 112969, overlap = 127.25
PHY-3002 : Step(1005): len = 113286, overlap = 122.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 3.9017e-05
PHY-3002 : Step(1006): len = 115782, overlap = 125.5
PHY-3002 : Step(1007): len = 118608, overlap = 115.25
PHY-3002 : Step(1008): len = 118849, overlap = 113.5
PHY-3002 : Step(1009): len = 119825, overlap = 112.25
PHY-3002 : Step(1010): len = 120826, overlap = 112.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.028251s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (55.3%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.869408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.25717e-06
PHY-3002 : Step(1011): len = 124665, overlap = 166.75
PHY-3002 : Step(1012): len = 117977, overlap = 181.75
PHY-3002 : Step(1013): len = 108205, overlap = 207.25
PHY-3002 : Step(1014): len = 105756, overlap = 214.75
PHY-3002 : Step(1015): len = 101596, overlap = 227
PHY-3002 : Step(1016): len = 99685.9, overlap = 232.25
PHY-3002 : Step(1017): len = 97768.5, overlap = 234
PHY-3002 : Step(1018): len = 96454, overlap = 237.5
PHY-3002 : Step(1019): len = 94596.7, overlap = 242.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.51435e-06
PHY-3002 : Step(1020): len = 94205.9, overlap = 242.25
PHY-3002 : Step(1021): len = 94254, overlap = 242.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.0287e-06
PHY-3002 : Step(1022): len = 95722.9, overlap = 235
PHY-3002 : Step(1023): len = 98169.6, overlap = 226.75
PHY-3002 : Step(1024): len = 99768.9, overlap = 229
PHY-3002 : Step(1025): len = 102589, overlap = 226.5
PHY-3002 : Step(1026): len = 107393, overlap = 210.25
PHY-3002 : Step(1027): len = 107541, overlap = 207.5
PHY-3002 : Step(1028): len = 108095, overlap = 207.75
PHY-3002 : Step(1029): len = 108095, overlap = 207.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.80574e-05
PHY-3002 : Step(1030): len = 112353, overlap = 195
PHY-3002 : Step(1031): len = 118692, overlap = 172.75
PHY-3002 : Step(1032): len = 118216, overlap = 175.75
PHY-3002 : Step(1033): len = 118696, overlap = 173.75
PHY-3002 : Step(1034): len = 119495, overlap = 171.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.34982e-05
PHY-3002 : Step(1035): len = 122579, overlap = 160.75
PHY-3002 : Step(1036): len = 131704, overlap = 149
PHY-3002 : Step(1037): len = 131634, overlap = 150.25
PHY-3002 : Step(1038): len = 132095, overlap = 149.75
PHY-3002 : Step(1039): len = 132823, overlap = 149
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 6.4118e-05
PHY-3002 : Step(1040): len = 137633, overlap = 145
PHY-3002 : Step(1041): len = 146217, overlap = 131.75
PHY-3002 : Step(1042): len = 147345, overlap = 128
PHY-3002 : Step(1043): len = 148145, overlap = 124
PHY-3002 : Step(1044): len = 149314, overlap = 117.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000128236
PHY-3002 : Step(1045): len = 153538, overlap = 108
PHY-3002 : Step(1046): len = 157327, overlap = 99
PHY-3002 : Step(1047): len = 159483, overlap = 86.25
PHY-3002 : Step(1048): len = 160703, overlap = 80.5
PHY-3002 : Step(1049): len = 160487, overlap = 78.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000256472
PHY-3002 : Step(1050): len = 164341, overlap = 74.25
PHY-3002 : Step(1051): len = 166986, overlap = 73.75
PHY-3002 : Step(1052): len = 168505, overlap = 72.5
PHY-3002 : Step(1053): len = 167562, overlap = 74.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000512944
PHY-3002 : Step(1054): len = 169513, overlap = 71.75
PHY-3002 : Step(1055): len = 171656, overlap = 66.75
PHY-3002 : Step(1056): len = 172010, overlap = 64
PHY-3002 : Step(1057): len = 170504, overlap = 64.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.869408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.10954e-05
PHY-3002 : Step(1058): len = 167735, overlap = 115
PHY-3002 : Step(1059): len = 165603, overlap = 115.5
PHY-3002 : Step(1060): len = 163149, overlap = 105.25
PHY-3002 : Step(1061): len = 160084, overlap = 97.25
PHY-3002 : Step(1062): len = 156624, overlap = 99.25
PHY-3002 : Step(1063): len = 152618, overlap = 107
PHY-3002 : Step(1064): len = 149808, overlap = 106.75
PHY-3002 : Step(1065): len = 147861, overlap = 113.5
PHY-3002 : Step(1066): len = 146455, overlap = 112.5
PHY-3002 : Step(1067): len = 145484, overlap = 115.25
PHY-3002 : Step(1068): len = 144950, overlap = 115
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000141869
PHY-3002 : Step(1069): len = 149181, overlap = 103.5
PHY-3002 : Step(1070): len = 153329, overlap = 95.25
PHY-3002 : Step(1071): len = 154477, overlap = 96.25
PHY-3002 : Step(1072): len = 155374, overlap = 91.75
PHY-3002 : Step(1073): len = 156105, overlap = 89.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000283738
PHY-3002 : Step(1074): len = 158989, overlap = 82.75
PHY-3002 : Step(1075): len = 161247, overlap = 75.5
PHY-3002 : Step(1076): len = 163595, overlap = 68.75
PHY-3002 : Step(1077): len = 164437, overlap = 65.25
PHY-3002 : Step(1078): len = 164279, overlap = 65.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.407953s wall, 0.328125s user + 0.390625s system = 0.718750s CPU (176.2%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.869408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000213055
PHY-3002 : Step(1079): len = 175845, overlap = 18.5
PHY-3002 : Step(1080): len = 171962, overlap = 26.75
PHY-3002 : Step(1081): len = 168293, overlap = 38.5
PHY-3002 : Step(1082): len = 165652, overlap = 52.5
PHY-3002 : Step(1083): len = 164155, overlap = 60.75
PHY-3002 : Step(1084): len = 163358, overlap = 62.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00042611
PHY-3002 : Step(1085): len = 165622, overlap = 60.25
PHY-3002 : Step(1086): len = 167644, overlap = 56.75
PHY-3002 : Step(1087): len = 168669, overlap = 57
PHY-3002 : Step(1088): len = 168742, overlap = 57.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000852219
PHY-3002 : Step(1089): len = 170509, overlap = 54
PHY-3002 : Step(1090): len = 172890, overlap = 49.25
PHY-3002 : Step(1091): len = 173384, overlap = 50.5
PHY-3002 : Step(1092): len = 173496, overlap = 49.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.027573s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (113.3%)

PHY-3001 : Legalized: Len = 180580, Over = 0
PHY-3001 : Final: Len = 180580, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 486520, over cnt = 92(0%), over = 103, worst = 2
PHY-1002 : len = 486840, over cnt = 59(0%), over = 66, worst = 2
PHY-1002 : len = 486496, over cnt = 13(0%), over = 14, worst = 2
PHY-1002 : len = 486504, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 486504, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.167676s wall, 0.218750s user + 0.046875s system = 0.265625s CPU (158.4%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 6 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 2139 has valid locations, 52 needs to be replaced
PHY-3001 : design contains 2200 instances, 2179 slices, 41 macros(159 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model MC8051OnBoard.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 19036, tnet num: 4450, tinst num: 2200, tnode num: 20028, tedge num: 30162.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 139 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.778871s wall, 1.750000s user + 0.140625s system = 1.890625s CPU (106.3%)

RUN-1004 : used memory is 648 MB, reserved memory is 832 MB, peak memory is 935 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 4450 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 932 clock pins, and constraint 992 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.000056s wall, 1.968750s user + 0.171875s system = 2.140625s CPU (107.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 187209
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 22%, beta_incr = 0.866592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1093): len = 186899, overlap = 1.5
PHY-3002 : Step(1094): len = 186838, overlap = 1.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00160184
PHY-3002 : Step(1095): len = 186753, overlap = 0.75
PHY-3002 : Step(1096): len = 186753, overlap = 0.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006387s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.12768e-05
PHY-3002 : Step(1097): len = 186649, overlap = 2.25
PHY-3002 : Step(1098): len = 186649, overlap = 2.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.25535e-05
PHY-3002 : Step(1099): len = 186608, overlap = 1.75
PHY-3002 : Step(1100): len = 186608, overlap = 1.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.69574e-05
PHY-3002 : Step(1101): len = 186549, overlap = 4
PHY-3002 : Step(1102): len = 186549, overlap = 4
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.39149e-05
PHY-3002 : Step(1103): len = 186533, overlap = 4
PHY-3002 : Step(1104): len = 186533, overlap = 4
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000155841
PHY-3002 : Step(1105): len = 186516, overlap = 3.75
PHY-3002 : Step(1106): len = 186516, overlap = 3.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.044581s wall, 0.078125s user + 0.031250s system = 0.109375s CPU (245.3%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00020853
PHY-3002 : Step(1107): len = 186708, overlap = 2
PHY-3002 : Step(1108): len = 186715, overlap = 1.25
PHY-3002 : Step(1109): len = 186720, overlap = 1.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007989s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 186999, Over = 0
PHY-3001 : Final: Len = 186999, Over = 0
RUN-1003 : finish command "place -eco" in  2.886601s wall, 3.359375s user + 0.515625s system = 3.875000s CPU (134.2%)

RUN-1004 : used memory is 654 MB, reserved memory is 838 MB, peak memory is 935 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  16.067801s wall, 29.531250s user + 5.296875s system = 34.828125s CPU (216.8%)

RUN-1004 : used memory is 654 MB, reserved memory is 838 MB, peak memory is 935 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 2728 to 1885
PHY-1001 : Pin misalignment score is improved from 1885 to 1861
PHY-1001 : Pin misalignment score is improved from 1861 to 1857
PHY-1001 : Pin misalignment score is improved from 1857 to 1857
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 2202 instances
RUN-1001 : 1101 mslices, 1078 lslices, 6 pads, 10 brams, 2 dsps
RUN-1001 : There are total 4452 nets
RUN-1001 : 2910 nets have 2 pins
RUN-1001 : 734 nets have [3 - 5] pins
RUN-1001 : 507 nets have [6 - 10] pins
RUN-1001 : 198 nets have [11 - 20] pins
RUN-1001 : 101 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 472336, over cnt = 98(0%), over = 117, worst = 2
PHY-1002 : len = 472888, over cnt = 52(0%), over = 60, worst = 2
PHY-1002 : len = 472744, over cnt = 17(0%), over = 19, worst = 2
PHY-1002 : len = 472568, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 472568, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.134983s wall, 0.187500s user + 0.031250s system = 0.218750s CPU (162.1%)

PHY-1001 : End global routing;  0.329145s wall, 0.375000s user + 0.046875s system = 0.421875s CPU (128.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net mcu_clk_110592 will be routed on clock mesh
PHY-1001 : net pllclk_pad will be routed on clock mesh
PHY-1001 : net sysclk_pad will be routed on clock mesh
PHY-1001 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 33112, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.209611s wall, 0.187500s user + 0.062500s system = 0.250000s CPU (119.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 33112, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000081s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 76% nets.
PHY-1001 : Routed 97% nets.
PHY-1002 : len = 713640, over cnt = 129(0%), over = 129, worst = 1
PHY-1001 : End Routed; 13.653216s wall, 20.656250s user + 1.453125s system = 22.109375s CPU (161.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 710232, over cnt = 12(0%), over = 12, worst = 1
PHY-1001 : End DR Iter 1; 0.131783s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (130.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 710032, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 2; 0.059697s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (104.7%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 710056, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 710056
PHY-1001 : End DR Iter 3; 0.043134s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (108.7%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net mcu_clk_110592 will be routed on clock mesh
PHY-1001 : net pllclk_pad will be routed on clock mesh
PHY-1001 : net sysclk_pad will be routed on clock mesh
PHY-1001 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  18.055258s wall, 23.859375s user + 2.609375s system = 26.468750s CPU (146.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  19.253365s wall, 25.062500s user + 2.796875s system = 27.859375s CPU (144.7%)

RUN-1004 : used memory is 309 MB, reserved memory is 884 MB, peak memory is 935 MB
RUN-1002 : start command "report_area -io_info -file mc8051_top_phy.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                     6
  #input                2
  #output               4
  #inout                0

Utilization Statistics
#lut                 4355   out of  19600   22.22%
#reg                  476   out of  19600    2.43%
#le                  4356
  #lut only          3880   out of   4356   89.07%
  #reg only             1   out of   4356    0.02%
  #lut&reg            475   out of   4356   10.90%
#dsp                    2   out of     29    6.90%
#bram                  10   out of     64   15.63%
  #bram9k              10
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    5   out of    188    2.66%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db mc8051_top_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_pr.db" in  4.992866s wall, 3.843750s user + 1.375000s system = 5.218750s CPU (104.5%)

RUN-1004 : used memory is 654 MB, reserved memory is 884 MB, peak memory is 935 MB
RUN-1002 : start command "bitgen -bit mc8051_top.bit -version 0X00 -g ucode:00000000011111010000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 2202
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 4452, pip num: 46532
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 1396 valid insts, and 134675 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file mc8051_top.bit.
RUN-1003 : finish command "bitgen -bit mc8051_top.bit -version 0X00 -g ucode:00000000011111010000000000000000" in  10.792534s wall, 30.421875s user + 1.265625s system = 31.687500s CPU (293.6%)

RUN-1004 : used memory is 676 MB, reserved memory is 886 MB, peak memory is 935 MB
RUN-1002 : start command "download -bit mc8051_top.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit mc8051_top.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1355, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit mc8051_top.bit" in  2.011128s wall, 1.906250s user + 0.187500s system = 2.093750s CPU (104.1%)

RUN-1004 : used memory is 794 MB, reserved memory is 980 MB, peak memory is 935 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.635491s wall, 0.250000s user + 0.765625s system = 1.015625s CPU (15.3%)

RUN-1004 : used memory is 823 MB, reserved memory is 1010 MB, peak memory is 935 MB
RUN-1003 : finish command "download -bit mc8051_top.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.237808s wall, 2.328125s user + 1.015625s system = 3.343750s CPU (36.2%)

RUN-1004 : used memory is 763 MB, reserved memory is 951 MB, peak memory is 935 MB
GUI-1001 : Download success!
