# MLAB-GPS  
Real-Time FPGA GPS L1 C/A Receiver Core
======================================

> **TL;DR** – This repo contains a minimal-latency, GPS L1 receiver *engine* that acquires and tracks the civilian C/A code in real time on an AMD Kintex UltraScale™ KCU105 board. The design marries **128 parallel correlators**, a **single-bit DDS Doppler compensator**, and a **MicroBlaze® control CPU** into one cohesive system-on-FPGA.

---

## Table of Contents
1. [Key Features](#key-features)  
2. [Hardware & Toolchain](#hardware--toolchain)  
3. [Repo Layout](#repo-layout)  
4. [Quick Start ❌](#quick-start)  
5. [Build From Source ❌](#build-from-source)  
6. [Simulation & Testing ❌](#simulation--testing)  
7. [Performance ❌](#performance)  
8. [Roadmap ❌](#roadmap)  
9. [Contributing ❌](#contributing)

---

## Key Features

| Block                | Highlights                                                                                                             |
|----------------------|------------------------------------------------------------------------------------------------------------------------|
| **Acquisition**      | 128-way parallel correlator scans full 0 – 1022-chip space at 0.25 chips (32 chips in one scan).                            |
| **Doppler Handling** | Single-bit DDS removes ±8 kHz (≈ ± 450 km/h).                                      |
| **Tracking**         | Per-PRN Delay-Locked Loop + Costas PLL keep code & carrier in lock.                              |
| **PRN Library**      | 32 C/A sequences pre-generated by Python into a 4 kB on-chip ROM (`ca_codes.txt`).                                      |
| **Control CPU**      | 100 MHz MicroBlaze orchestrates FFT-based Doppler search & telemetry extraction.        |
| **Interfaces**       | AXI4-Lite register map, UART 115 200 Bd for debug, FMC connector for RF front-end input.                            |
| **Resource Footprint** | 10 % LUT, 7 % BRAM, *f*<sub>clk</sub> = 16 MHz code clock on XCKU040-2FFVA1156.                                      |

---

## Hardware & Toolchain

| Item                | Version / Notes                                                                       |
|---------------------|---------------------------------------------------------------------------------------|
| **FPGA board**      | AMD Kintex UltraScale **KCU105** starter kit (XCKU040-2)                              |
| **RF front-end**    | Any L1 down-converter delivering signed/unsigned **1-bit IF** at ≥ 16.368 MSps        |
| **Vivado**          | **2024.2** (project & IP versions are locked)                                         |
| **Python 3.10 + NumPy** | Generates `ca_codes.txt`                                                          |

---

## Repo Layout
```text
MLAB-GPS/
├─ src/                # SystemVerilog RTL
├─ sim/                # SystemVerilog test benches
├─ scripts/            # Useful Python scripts
│   └─ outputs/        # Script output directory
├─ Progress.md         # Progress diary
├─ README.md           # This file
└─ LICENSE
