#Start recording tcl command: 5/27/2025 15:21:39
#Project Location: D:/RTL_FPGA/SD2/VERILOG/aula4-reg; Project name: reg16bits
prj_project new -name "reg16bits" -impl "impl1" -dev LFE5U-45F-6BG256C -synthesis "lse"
prj_project save
prj_src add "D:/RTL_FPGA/SD2/VERILOG/aula4-reg/reg16bits.v"
prj_project save
prj_project close
#Stop recording: 5/27/2025 20:07:09
