{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 16 18:28:12 2014 " "Info: Processing started: Thu Jan 16 18:28:12 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project4 -c Project4 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Project4 -c Project4" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SevenSegToNine.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file SevenSegToNine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SEVENSEGTONINE-BEHAVIORAL " "Info: Found design unit 1: SEVENSEGTONINE-BEHAVIORAL" {  } { { "SevenSegToNine.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project5/SevenSegToNine.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SEVENSEGTONINE " "Info: Found entity 1: SEVENSEGTONINE" {  } { { "SevenSegToNine.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project5/SevenSegToNine.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UP_CNT_TO_NINE.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file UP_CNT_TO_NINE.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UP_CNT_TO_NINE-BEHAVIORAL " "Info: Found design unit 1: UP_CNT_TO_NINE-BEHAVIORAL" {  } { { "UP_CNT_TO_NINE.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project5/UP_CNT_TO_NINE.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 UP_CNT_TO_NINE " "Info: Found entity 1: UP_CNT_TO_NINE" {  } { { "UP_CNT_TO_NINE.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project5/UP_CNT_TO_NINE.vhd" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Project4_FLEX.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Project4_FLEX.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Project4_FLEX " "Info: Found entity 1: Project4_FLEX" {  } { { "Project4_FLEX.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_Project5/Project4_FLEX.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UP_CNT_TO_FIVE.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file UP_CNT_TO_FIVE.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UP_CNT_TO_FIVE-BEHAVIORAL " "Info: Found design unit 1: UP_CNT_TO_FIVE-BEHAVIORAL" {  } { { "UP_CNT_TO_FIVE.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project5/UP_CNT_TO_FIVE.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 UP_CNT_TO_FIVE " "Info: Found entity 1: UP_CNT_TO_FIVE" {  } { { "UP_CNT_TO_FIVE.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project5/UP_CNT_TO_FIVE.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CLK_GEN.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file CLK_GEN.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLK_GEN-BEHAVIORAL " "Info: Found design unit 1: CLK_GEN-BEHAVIORAL" {  } { { "CLK_GEN.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project5/CLK_GEN.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CLK_GEN " "Info: Found entity 1: CLK_GEN" {  } { { "CLK_GEN.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project5/CLK_GEN.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "C:/Github/Quartus_Projects/ENGN_4070_Project5/Alarm.v " "Warning: Can't analyze file -- file C:/Github/Quartus_Projects/ENGN_4070_Project5/Alarm.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Alarm.vhdl 2 1 " "Info: Found 2 design units, including 1 entities, in source file Alarm.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALARM-BEHAVIORAL " "Info: Found design unit 1: ALARM-BEHAVIORAL" {  } { { "Alarm.vhdl" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project5/Alarm.vhdl" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ALARM " "Info: Found entity 1: ALARM" {  } { { "Alarm.vhdl" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project5/Alarm.vhdl" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Project4_FLEX " "Info: Elaborating entity \"Project4_FLEX\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALARM ALARM:inst1 " "Info: Elaborating entity \"ALARM\" for hierarchy \"ALARM:inst1\"" {  } { { "Project4_FLEX.bdf" "inst1" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_Project5/Project4_FLEX.bdf" { { 176 1144 1296 336 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "MAX_COUNT Alarm.vhdl(30) " "Warning (10542): VHDL Variable Declaration warning at Alarm.vhdl(30): used initial value expression for variable \"MAX_COUNT\" because variable was never assigned a value" {  } { { "Alarm.vhdl" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project5/Alarm.vhdl" 30 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CURRENT_STATE Alarm.vhdl(53) " "Warning (10492): VHDL Process Statement warning at Alarm.vhdl(53): signal \"CURRENT_STATE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Alarm.vhdl" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project5/Alarm.vhdl" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK_GEN CLK_GEN:inst21 " "Info: Elaborating entity \"CLK_GEN\" for hierarchy \"CLK_GEN:inst21\"" {  } { { "Project4_FLEX.bdf" "inst21" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_Project5/Project4_FLEX.bdf" { { -336 320 488 -240 "inst21" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UP_CNT_TO_NINE UP_CNT_TO_NINE:inst " "Info: Elaborating entity \"UP_CNT_TO_NINE\" for hierarchy \"UP_CNT_TO_NINE:inst\"" {  } { { "Project4_FLEX.bdf" "inst" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_Project5/Project4_FLEX.bdf" { { -184 584 784 -88 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ENABLE_Y UP_CNT_TO_NINE.vhd(38) " "Warning (10492): VHDL Process Statement warning at UP_CNT_TO_NINE.vhd(38): signal \"ENABLE_Y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UP_CNT_TO_NINE.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project5/UP_CNT_TO_NINE.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UP_CNT_TO_FIVE UP_CNT_TO_FIVE:inst11 " "Info: Elaborating entity \"UP_CNT_TO_FIVE\" for hierarchy \"UP_CNT_TO_FIVE:inst11\"" {  } { { "Project4_FLEX.bdf" "inst11" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_Project5/Project4_FLEX.bdf" { { -64 584 784 32 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ENABLE_Y UP_CNT_TO_FIVE.vhd(37) " "Warning (10492): VHDL Process Statement warning at UP_CNT_TO_FIVE.vhd(37): signal \"ENABLE_Y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UP_CNT_TO_FIVE.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project5/UP_CNT_TO_FIVE.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEVENSEGTONINE SEVENSEGTONINE:inst18 " "Info: Elaborating entity \"SEVENSEGTONINE\" for hierarchy \"SEVENSEGTONINE:inst18\"" {  } { { "Project4_FLEX.bdf" "inst18" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_Project5/Project4_FLEX.bdf" { { -168 856 1008 -72 "inst18" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Info: Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALARM:inst1\|Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALARM:inst1\|Add0\"" {  } { { "a:/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "Add0" { Text "a:/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 926 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "CLK_GEN:inst21\|Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"CLK_GEN:inst21\|Add0\"" {  } { { "CLK_GEN.vhd" "Add0" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project5/CLK_GEN.vhd" 39 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ALARM:inst1\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"ALARM:inst1\|lpm_add_sub:Add0\"" {  } { { "a:/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "a:/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 926 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALARM:inst1\|lpm_add_sub:Add0 " "Info: Instantiated megafunction \"ALARM:inst1\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "a:/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "a:/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 926 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ALARM:inst1\|lpm_add_sub:Add0\|addcore:adder ALARM:inst1\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"ALARM:inst1\|lpm_add_sub:Add0\|addcore:adder\", which is child of megafunction instantiation \"ALARM:inst1\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "a:/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } } { "a:/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "a:/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 926 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ALARM:inst1\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node ALARM:inst1\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"ALARM:inst1\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"ALARM:inst1\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "a:/90sp2/quartus/libraries/megafunctions/addcore.tdf" 97 2 0 } } { "a:/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "a:/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 926 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ALARM:inst1\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node ALARM:inst1\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"ALARM:inst1\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"ALARM:inst1\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "a:/90sp2/quartus/libraries/megafunctions/addcore.tdf" 123 6 0 } } { "a:/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "a:/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 926 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ALARM:inst1\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs ALARM:inst1\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"ALARM:inst1\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"ALARM:inst1\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "a:/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } } { "a:/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "a:/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 926 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ALARM:inst1\|lpm_add_sub:Add0\|altshift:carry_ext_latency_ffs ALARM:inst1\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"ALARM:inst1\|lpm_add_sub:Add0\|altshift:carry_ext_latency_ffs\", which is child of megafunction instantiation \"ALARM:inst1\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "a:/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 288 2 0 } } { "a:/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "a:/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 926 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "CLK_GEN:inst21\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"CLK_GEN:inst21\|lpm_add_sub:Add0\"" {  } { { "CLK_GEN.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project5/CLK_GEN.vhd" 39 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CLK_GEN:inst21\|lpm_add_sub:Add0 " "Info: Instantiated megafunction \"CLK_GEN:inst21\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 24 " "Info: Parameter \"LPM_WIDTH\" = \"24\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "CLK_GEN.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project5/CLK_GEN.vhd" 39 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "CLK_GEN:inst21\|lpm_add_sub:Add0\|addcore:adder CLK_GEN:inst21\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"CLK_GEN:inst21\|lpm_add_sub:Add0\|addcore:adder\", which is child of megafunction instantiation \"CLK_GEN:inst21\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "a:/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } } { "CLK_GEN.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project5/CLK_GEN.vhd" 39 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "CLK_GEN:inst21\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node CLK_GEN:inst21\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"CLK_GEN:inst21\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"CLK_GEN:inst21\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "a:/90sp2/quartus/libraries/megafunctions/addcore.tdf" 97 2 0 } } { "CLK_GEN.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project5/CLK_GEN.vhd" 39 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "CLK_GEN:inst21\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node CLK_GEN:inst21\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"CLK_GEN:inst21\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"CLK_GEN:inst21\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "a:/90sp2/quartus/libraries/megafunctions/addcore.tdf" 123 6 0 } } { "CLK_GEN.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project5/CLK_GEN.vhd" 39 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "CLK_GEN:inst21\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs CLK_GEN:inst21\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"CLK_GEN:inst21\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"CLK_GEN:inst21\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "a:/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } } { "CLK_GEN.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project5/CLK_GEN.vhd" 39 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "SS1\[1\] VCC " "Warning (13410): Pin \"SS1\[1\]\" is stuck at VCC" {  } { { "Project4_FLEX.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_Project5/Project4_FLEX.bdf" { { -144 1048 1224 -128 "SS1\[8..1\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SS2\[1\] VCC " "Warning (13410): Pin \"SS2\[1\]\" is stuck at VCC" {  } { { "Project4_FLEX.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_Project5/Project4_FLEX.bdf" { { -24 1048 1224 -8 "SS2\[8..1\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "Alarm.vhdl" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project5/Alarm.vhdl" 34 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "170 " "Info: Implemented 170 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Info: Implemented 33 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "135 " "Info: Implemented 135 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "237 " "Info: Peak virtual memory: 237 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 16 18:28:13 2014 " "Info: Processing ended: Thu Jan 16 18:28:13 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
