=====
SETUP
-2.644
10.222
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
SPI_MCP3202/n291_s8
3.172
4.198
SPI_MCP3202/n290_s6
4.625
5.657
SPI_MCP3202/n294_s7
6.951
7.983
SPI_MCP3202/n294_s5
7.994
9.020
SPI_MCP3202/r_DATA_7_s0
10.222
=====
SETUP
-2.086
9.307
7.221
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
2.112
2.934
SPI_MCP3202/n302_s8
4.713
5.739
SPI_MCP3202/n257_s11
6.160
6.982
SPI_MCP3202/n257_s8
6.987
7.789
SPI_MCP3202/n257_s6
8.208
9.307
SPI_MCP3202/r_MOSI_s1
9.307
=====
SETUP
-1.778
9.356
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
SPI_MCP3202/n291_s8
3.172
4.198
SPI_MCP3202/n290_s6
4.625
5.657
SPI_MCP3202/n294_s7
6.951
7.983
SPI_MCP3202/n298_s5
7.994
9.020
SPI_MCP3202/r_DATA_3_s0
9.356
=====
SETUP
-0.917
8.495
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
SPI_MCP3202/n291_s8
3.172
4.204
SPI_MCP3202/n297_s6
5.019
5.645
SPI_MCP3202/n296_s6
6.467
7.093
SPI_MCP3202/n296_s5
7.098
8.159
SPI_MCP3202/r_DATA_5_s0
8.495
=====
SETUP
-0.904
8.482
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
SPI_MCP3202/n291_s8
3.172
4.198
SPI_MCP3202/n292_s9
4.625
5.657
SPI_MCP3202/n293_s5
6.478
7.280
SPI_MCP3202/r_DATA_8_s0
8.482
=====
SETUP
-0.351
7.602
7.251
SPI_MCP3202/sample_counter_1_s0
0.244
0.702
SPI_MCP3202/n14_s4
1.140
2.239
SPI_MCP3202/n12_s5
2.261
3.360
SPI_MCP3202/n257_s7
4.192
5.253
SPI_MCP3202/n304_s7
5.675
6.774
SPI_MCP3202/n304_s11
6.780
7.602
SPI_MCP3202/r_STATE_0_s2
7.602
=====
SETUP
-0.331
7.583
7.251
SPI_MCP3202/sample_counter_1_s0
0.244
0.702
SPI_MCP3202/n14_s4
1.140
2.239
SPI_MCP3202/n12_s5
2.261
3.360
SPI_MCP3202/n257_s7
4.192
5.291
SPI_MCP3202/r_CS_s12
5.307
6.129
SPI_MCP3202/r_CS_s6
7.583
=====
SETUP
-0.121
7.372
7.251
SPI_MCP3202/sample_counter_7_s0
0.244
0.702
SPI_MCP3202/n257_s14
2.002
3.101
SPI_MCP3202/n303_s10
3.928
4.960
SPI_MCP3202/n303_s8
5.296
5.921
SPI_MCP3202/n303_s11
6.340
7.372
SPI_MCP3202/r_STATE_1_s1
7.372
=====
SETUP
-0.066
7.674
7.608
SPI_MCP3202/sample_counter_4_s0
0.244
0.702
SPI_MCP3202/n294_s6
1.692
2.791
SPI_MCP3202/n257_s10
3.781
4.813
SPI_MCP3202/n292_s7
4.824
5.450
SPI_MCP3202/n302_s6
6.276
7.337
SPI_MCP3202/r_DV_s1
7.674
=====
SETUP
0.006
7.572
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
2.112
2.934
SPI_MCP3202/r_STATE_1_s6
4.724
5.350
SPI_MCP3202/r_STATE_1_s3
5.840
6.866
SPI_MCP3202/r_STATE_0_s2
7.572
=====
SETUP
0.019
7.202
7.221
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
2.112
2.934
SPI_MCP3202/n32_s1
4.718
5.744
SPI_MCP3202/sample_counter_0_s4
6.170
7.202
SPI_MCP3202/sample_counter_0_s1
7.202
=====
SETUP
0.125
7.126
7.251
SPI_MCP3202/sample_counter_4_s0
0.244
0.702
SPI_MCP3202/n293_s6
2.038
3.137
SPI_MCP3202/n256_s10
3.952
4.984
SPI_MCP3202/n256_s9
4.990
6.022
SPI_MCP3202/n256_s8
6.027
7.126
SPI_MCP3202/r_SCK_enable_s1
7.126
=====
SETUP
0.144
7.434
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
SPI_MCP3202/n291_s8
3.172
4.198
SPI_MCP3202/n290_s6
4.625
5.651
SPI_MCP3202/n290_s5
6.072
7.098
SPI_MCP3202/r_DATA_11_s0
7.434
=====
SETUP
0.270
7.308
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
SPI_MCP3202/n291_s8
3.172
4.204
SPI_MCP3202/n291_s5
5.019
5.821
SPI_MCP3202/r_DATA_10_s0
7.308
=====
SETUP
0.373
7.205
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
2.112
2.934
SPI_MCP3202/r_STATE_1_s6
4.724
5.350
SPI_MCP3202/r_STATE_1_s3
5.840
6.866
SPI_MCP3202/r_STATE_1_s1
7.205
=====
SETUP
0.541
7.037
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
SPI_MCP3202/n291_s8
3.172
4.198
SPI_MCP3202/n292_s9
4.625
5.651
SPI_MCP3202/n292_s5
6.076
6.701
SPI_MCP3202/r_DATA_9_s0
7.037
=====
SETUP
0.551
7.027
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
SPI_MCP3202/n291_s8
3.172
4.204
SPI_MCP3202/n297_s6
5.019
5.644
SPI_MCP3202/n297_s5
6.065
6.690
SPI_MCP3202/r_DATA_4_s0
7.027
=====
SETUP
0.772
6.806
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
SPI_MCP3202/n291_s8
3.172
4.198
SPI_MCP3202/n292_s9
4.625
5.657
SPI_MCP3202/n295_s5
5.668
6.470
SPI_MCP3202/r_DATA_6_s0
6.806
=====
SETUP
1.031
6.547
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
2.112
2.934
SPI_MCP3202/n32_s1
4.718
5.744
SPI_MCP3202/sample_counter_2_s0
6.547
=====
SETUP
1.031
6.547
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
2.112
2.934
SPI_MCP3202/n32_s1
4.718
5.744
SPI_MCP3202/sample_counter_7_s0
6.547
=====
SETUP
1.031
6.547
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
2.112
2.934
SPI_MCP3202/n32_s1
4.718
5.744
SPI_MCP3202/sample_counter_8_s0
6.547
=====
SETUP
1.115
6.463
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
2.112
2.934
SPI_MCP3202/n32_s1
4.718
5.744
SPI_MCP3202/sample_counter_11_s0
6.463
=====
SETUP
1.115
6.463
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
2.112
2.934
SPI_MCP3202/n32_s1
4.718
5.744
SPI_MCP3202/sample_counter_3_s0
6.463
=====
SETUP
1.115
6.463
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
2.112
2.934
SPI_MCP3202/n32_s1
4.718
5.744
SPI_MCP3202/sample_counter_4_s0
6.463
=====
SETUP
1.115
6.463
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
2.112
2.934
SPI_MCP3202/n32_s1
4.718
5.744
SPI_MCP3202/sample_counter_5_s0
6.463
=====
HOLD
-0.685
0.374
1.059
n430_s0
0.002
0.374
clk_audio_w_s0
0.374
=====
HOLD
0.062
1.121
1.059
sample_3_s0
0.185
0.518
audio_sample_word0[1]_3_s0
1.121
=====
HOLD
0.062
1.121
1.059
sample_5_s0
0.185
0.518
audio_sample_word0[1]_5_s0
1.121
=====
HOLD
0.062
1.121
1.059
sample_7_s0
0.185
0.518
audio_sample_word0[1]_7_s0
1.121
=====
HOLD
0.065
1.124
1.059
sample_8_s0
0.185
0.518
audio_sample_word0[1]_8_s0
1.124
=====
HOLD
0.069
1.128
1.059
sample_10_s0
0.185
0.518
audio_sample_word0[1]_10_s0
1.128
=====
HOLD
0.072
1.131
1.059
cswn_108_r_s0
0.185
0.518
cs_latch_0_s0
1.131
=====
HOLD
0.080
1.139
1.059
sample_4_s0
0.185
0.518
audio_sample_word0[1]_4_s0
1.139
=====
HOLD
0.080
1.139
1.059
sample_6_s0
0.185
0.518
audio_sample_word0[1]_6_s0
1.139
=====
HOLD
0.082
1.140
1.059
sample_9_s0
0.185
0.518
audio_sample_word0[1]_9_s0
1.140
=====
HOLD
0.082
1.140
1.059
sample_11_s0
0.185
0.518
audio_sample_word0[1]_11_s0
1.140
=====
HOLD
0.286
1.362
1.076
clk_ibuf
0.000
0.844
u_v9958/U_VDP_GRAPHIC4567/FIFOIN_s1
1.029
1.362
u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s
1.362
=====
HOLD
0.286
1.362
1.076
clk_ibuf
0.000
0.844
u_v9958/U_SSG/U_HVCOUNTER/FF_V_CNT_IN_FRAME_1_s0
1.029
1.362
u_v9958/U_VDP_VGA/DBUF/U_BUF_BO/IMEM_IMEM_0_0_s
1.362
=====
HOLD
0.286
1.362
1.076
clk_ibuf
0.000
0.844
u_v9958/U_SSG/U_HVCOUNTER/FF_V_CNT_IN_FRAME_1_s0
1.029
1.362
u_v9958/U_VDP_VGA/DBUF/U_BUF_BE/IMEM_IMEM_0_0_s
1.362
=====
HOLD
0.405
1.594
1.189
clk_ibuf
0.000
0.844
u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/iadr_3_s0
1.029
1.362
u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s
1.594
=====
HOLD
0.550
1.594
1.044
clk_ibuf
0.000
0.844
u_v9958/U_SPRITE/SPINFORAMX_IN_4_s0
1.029
1.362
u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_6_s
1.594
=====
HOLD
0.550
1.594
1.044
clk_ibuf
0.000
0.844
u_v9958/U_SPRITE/SPINFORAMX_IN_3_s0
1.029
1.362
u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_6_s
1.594
=====
HOLD
0.550
1.594
1.044
clk_ibuf
0.000
0.844
u_v9958/U_SPRITE/SPINFORAMPATTERN_IN_10_s0
1.029
1.362
u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_4_s
1.594
=====
HOLD
0.550
1.594
1.044
clk_ibuf
0.000
0.844
u_v9958/U_SPRITE/SPINFORAMPATTERN_IN_1_s0
1.029
1.362
u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_1_s
1.594
=====
HOLD
0.550
1.594
1.044
clk_ibuf
0.000
0.844
u_v9958/U_SPRITE/SPINFORAMPATTERN_IN_0_s0
1.029
1.362
u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_1_s
1.594
=====
HOLD
0.550
1.594
1.044
clk_ibuf
0.000
0.844
u_v9958/U_SPRITE/SPINFORAMCOLOR_IN_3_s0
1.029
1.362
u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_1_s
1.594
=====
HOLD
0.550
1.594
1.044
clk_ibuf
0.000
0.844
u_v9958/U_SPRITE/SPINFORAMCOLOR_IN_2_s0
1.029
1.362
u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_1_s
1.594
=====
HOLD
0.550
1.594
1.044
clk_ibuf
0.000
0.844
u_v9958/U_SPRITE/SPINFORAMCOLOR_IN_1_s0
1.029
1.362
u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_0_s
1.594
=====
HOLD
0.550
1.594
1.044
clk_ibuf
0.000
0.844
u_v9958/U_SPRITE/SPINFORAMCOLOR_IN_0_s0
1.029
1.362
u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_0_s
1.594
=====
HOLD
0.583
1.627
1.044
clk_ibuf
0.000
0.844
u_v9958/U_SPRITE/SPINFORAMX_IN_2_s0
1.029
1.362
u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_6_s
1.627
