# ğŸ“š è™šæ‹Ÿç±»å±‚æ¬¡ - uvm_void è¯¦è§£

## uvm_void æ¦‚è¿°

`uvm_void` æ˜¯æ‰€æœ‰ UVM ç±»çš„æ ¹ç±»ï¼Œæä¾›é€šç”¨çš„å¯¹è±¡åŠŸèƒ½ã€‚

```mermaid
classDiagram
    class uvm_void {
        <<abstract>>
        +copy()
        +compare()
        +print()
        +clone()
    }
    
    class uvm_object {
        +get_name()
        +get_full_name()
        +get_type_name()
    }
    
    class uvm_component {
        +build_phase()
        +connect_phase()
        +run_phase()
    }
    
    class uvm_sequence_item {
        +body()
    }
    
    uvm_void <|-- uvm_object
    uvm_object <|-- uvm_component
    uvm_object <|-- uvm_sequence_item
```

## uvm_void çš„ä½œç”¨

```systemverilog
// UVM 1.2
class my_driver extends uvm_driver#(bus_trans);
    // å¿…é¡»ç»§æ‰¿ uvm_driver
endclass

// UVM 1800.2 - æ›´çµæ´»çš„å±‚æ¬¡
class my_driver extends uvm_component;
    // é€šç”¨ç»„ä»¶ï¼Œæ›´å°‘çš„çº¦æŸ
endclass
```

## ç±»å‹å®‰å…¨æ”¹è¿›

```mermaid
graph TB
    subgraph "UVM 1.2"
        A1[ç±»å‹æ£€æŸ¥] --> B1[è¿è¡Œæ—¶é”™è¯¯]
    end
    
    subgraph "UVM 1800.2"
        A2[ç±»å‹æ£€æŸ¥] --> B2[ç¼–è¯‘æ—¶è­¦å‘Š]
    end
```

## ä»£ç ç¤ºä¾‹

```systemverilog
// uvm_void ç¤ºä¾‹
class base_sequence extends uvm_sequence#(bus_trans);
    `uvm_object_utils(base_sequence)
    
    virtual task body();
        `uvm_info("SEQ", "Base sequence body", UVM_LOW)
    endtask
    
    // å¯é€‰ï¼šè‡ªå®šä¹‰è¡Œä¸º
    virtual function void pre_body();
        // UVM 1800.2 ä¸­æ›´çµæ´»
    endfunction
endclass
```

## æœ€ä½³å®è·µ

| å®è·µ | è¯´æ˜ |
|------|------|
| ä½¿ç”¨ `uvm_void` ä½œä¸ºé€šç”¨å¥æŸ„ | å‡å°‘ç±»å‹è€¦åˆ |
| é¿å…ç›´æ¥å®ä¾‹åŒ– `uvm_void` | å®ƒæ˜¯æŠ½è±¡ç±» |
| åˆ©ç”¨ç±»å‹è½¬æ¢ | `$cast()` æ›´å®‰å…¨ |

## è¿›é˜¶é˜…è¯»

- [UVM æ ¸å¿ƒæœåŠ¡](02-new-features/)
- [è¿ç§»æŒ‡å—](03-migration-guide/)
