// Seed: 3589270043
module module_0 (
    output tri id_0,
    input supply1 id_1,
    input wor id_2,
    input wand id_3,
    output wor id_4,
    output tri id_5
);
  wire id_7;
  ;
endmodule
module module_1 #(
    parameter id_4 = 32'd88,
    parameter id_5 = 32'd57
) (
    input  uwire id_0,
    output wire  id_1,
    input  tri1  id_2,
    input  tri1  id_3,
    output tri0  _id_4,
    output uwire _id_5,
    input  tri   id_6
);
  logic [id_4 : id_5] id_8;
  ;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_2,
      id_3,
      id_1,
      id_1
  );
  assign modCall_1.id_1 = 0;
  supply1 id_9, id_10, id_11, id_12;
  assign id_9 = -1;
  supply0 id_13 = -1;
  wire id_14;
  ;
  wire [1 : -1] id_15 = -1 == id_10;
  logic [1 : -1] id_16 = -1;
  wire id_17 = id_10;
endmodule
