$date
	Thu Feb 06 21:31:01 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbenchControle $end
$var wire 1 ! RegWrite $end
$var wire 1 " RegDst $end
$var wire 1 # MemtoReg $end
$var wire 1 $ MemWrite $end
$var wire 1 % MemRead $end
$var wire 1 & Branch $end
$var wire 1 ' ALUSrc $end
$var wire 2 ( ALUOp [1:0] $end
$var reg 6 ) opcode [5:0] $end
$scope module uut $end
$var wire 6 * opcode [5:0] $end
$var reg 2 + ALUOp [1:0] $end
$var reg 1 ' ALUSrc $end
$var reg 1 & Branch $end
$var reg 1 % MemRead $end
$var reg 1 $ MemWrite $end
$var reg 1 # MemtoReg $end
$var reg 1 " RegDst $end
$var reg 1 ! RegWrite $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b10 +
b0 *
b0 )
b10 (
0'
0&
0%
0$
0#
1"
1!
$end
#10000
b0 (
b0 +
1%
1#
1'
0"
b100011 )
b100011 *
#20000
1$
0%
0!
0#
b101011 )
b101011 *
#30000
b1 (
b1 +
1&
0$
0'
b100 )
b100 *
#40000
b0 (
b0 +
0&
b111111 )
b111111 *
#60000
