
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.092982                       # Number of seconds simulated
sim_ticks                                 92982006400                       # Number of ticks simulated
final_tick                                92982006400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 994532                       # Simulator instruction rate (inst/s)
host_op_rate                                  1710642                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1938638843                       # Simulator tick rate (ticks/s)
host_mem_usage                                 683788                       # Number of bytes of host memory used
host_seconds                                    47.96                       # Real time elapsed on the host
sim_insts                                    47700244                       # Number of instructions simulated
sim_ops                                      82046706                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           400                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED  92982006400                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::cpu.inst            54912                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::cpu.data          4159616                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total             4214528                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::cpu.inst        54912                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          54912                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::writebacks        30656                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            30656                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::cpu.inst               858                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::cpu.data             64994                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                65852                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::writebacks            479                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                 479                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::cpu.inst              590566                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::cpu.data            44735709                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               45326275                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::cpu.inst         590566                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total            590566                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::writebacks           329698                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                329698                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::writebacks           329698                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.inst             590566                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.data           44735709                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              45655973                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.readReqs                        65852                       # Number of read requests accepted
system.mem_ctrl.writeReqs                         479                       # Number of write requests accepted
system.mem_ctrl.readBursts                     131704                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                       958                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                 4210496                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                     4032                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                    26400                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                  4214528                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                 30656                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                     126                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                    110                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0              16432                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1              16476                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2              16448                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3              16432                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4              16382                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5              16516                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6              16464                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7              16428                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                 86                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                112                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                135                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                 92                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                 90                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                116                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                102                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                 92                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                    92981924800                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                 131704                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                   958                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                    65789                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                    65789                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                      21                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                      21                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                      49                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                      49                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                      50                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                      50                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                      50                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                      50                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                      50                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                      50                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                      49                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                      49                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                      49                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                      49                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                      49                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                      49                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                      49                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                      49                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples        14294                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     296.381699                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    235.527138                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    173.232194                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-63             28      0.20%      0.20% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::64-127         2199     15.38%     15.58% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-191         1711     11.97%     27.55% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::192-255         2924     20.46%     48.01% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-319          781      5.46%     53.47% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::320-383          769      5.38%     58.85% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-447          760      5.32%     64.17% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::448-511          744      5.20%     69.37% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-575         4378     30.63%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total         14294                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples           49                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean     2685.061224                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean      32.074524                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev   17088.278815                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-4095            47     95.92%     95.92% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::4096-8191            1      2.04%     97.96% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::118784-122879            1      2.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total             49                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples           49                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       16.836735                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      16.806519                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       1.027678                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16                29     59.18%     59.18% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18                19     38.78%     97.96% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::19                 1      2.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total             49                       # Writes before turning the bus around for reads
system.mem_ctrl.totQLat                    2221202272                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat               5181707272                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                   986835000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      16881.26                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     7500.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 39381.26                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                         45.28                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.28                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      45.33                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.33                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                        4266.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          1.07                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      1.06                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.01                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        2.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       16.95                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                    117447                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                      657                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  89.26                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 77.48                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                     1401786.87                       # Average gap between requests
system.mem_ctrl.pageHitRate                     89.18                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy              43496614.266000                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy              15317038.732800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy             226007004.316800                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy            1272209.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          161923469.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy          145445217.246000                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy          11129399.265600                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy     208611148.972800                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy     2093723.832480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy      396850233.511200                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy            1212146058.943680                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower              13.036351                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime           89109758350                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE      65279200                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF      757930000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF   70344345800                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN   1026410560                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT     3049003950                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN  17739036890                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  92982006400                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  92982006400                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    23854000                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     7334621                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1229                       # TLB misses on read requests
system.cpu.dtb.wrMisses                        116843                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 6400                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  92982006400                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  92982006400                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    63318174                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            89                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    33                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     92982006400                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        232455016                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    47700244                       # Number of instructions committed
system.cpu.committedOps                      82046706                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              82043407                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   3447                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                        1358                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      5151277                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     82043407                       # number of integer instructions
system.cpu.num_fp_insts                          3447                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads           173517092                       # number of times the integer registers were read
system.cpu.num_int_register_writes           69557594                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 5525                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                2660                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads             26790677                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            31250784                       # number of times the CC registers were written
system.cpu.num_mem_refs                      31188612                       # number of memory refs
system.cpu.num_load_insts                    23853991                       # Number of load instructions
system.cpu.num_store_insts                    7334621                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                  232455016                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                           5154587                       # Number of branches fetched
system.cpu.op_class::No_OpClass                  1287      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                  50852257     61.98%     61.98% # Class of executed instruction
system.cpu.op_class::IntMult                     1192      0.00%     61.98% # Class of executed instruction
system.cpu.op_class::IntDiv                      1131      0.00%     61.98% # Class of executed instruction
system.cpu.op_class::FloatAdd                    2227      0.00%     61.99% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     61.99% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     61.99% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     61.99% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     61.99% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     61.99% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     61.99% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     61.99% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     61.99% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     61.99% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     61.99% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     61.99% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     61.99% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     61.99% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     61.99% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     61.99% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     61.99% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     61.99% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     61.99% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     61.99% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     61.99% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     61.99% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     61.99% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     61.99% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     61.99% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     61.99% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     61.99% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     61.99% # Class of executed instruction
system.cpu.op_class::MemRead                 23853209     29.07%     91.06% # Class of executed instruction
system.cpu.op_class::MemWrite                 7334237      8.94%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                 782      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                384      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   82046706                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  92982006400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           1292062                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1022.317705                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            29895535                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1293086                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             23.119526                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle         440317600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1022.317705                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.998357                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998357                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          276                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          717                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          32481707                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         32481707                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  92982006400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     23779272                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        23779272                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      6116263                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        6116263                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      29895535                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         29895535                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     29895535                       # number of overall hits
system.cpu.dcache.overall_hits::total        29895535                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        74728                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         74728                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      1218358                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1218358                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      1293086                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1293086                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      1293086                       # number of overall misses
system.cpu.dcache.overall_misses::total       1293086                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    933782400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    933782400                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  17394931200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  17394931200                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  18328713600                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  18328713600                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  18328713600                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  18328713600                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     23854000                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     23854000                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      7334621                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      7334621                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     31188621                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     31188621                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     31188621                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     31188621                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.003133                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003133                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.166111                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.166111                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.041460                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.041460                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.041460                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.041460                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 12495.749920                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 12495.749920                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 14277.356245                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 14277.356245                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 14174.396444                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 14174.396444                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 14174.396444                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 14174.396444                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      1286048                       # number of writebacks
system.cpu.dcache.writebacks::total           1286048                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        74728                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        74728                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data      1218358                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1218358                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      1293086                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1293086                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      1293086                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1293086                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    874000000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    874000000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  16420244800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  16420244800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  17294244800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  17294244800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  17294244800                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  17294244800                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.003133                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003133                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.166111                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.166111                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.041460                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.041460                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.041460                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.041460                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 11695.749920                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 11695.749920                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 13477.356245                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 13477.356245                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 13374.396444                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 13374.396444                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 13374.396444                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 13374.396444                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  92982006400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               508                       # number of replacements
system.cpu.icache.tags.tagsinuse           423.359741                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            63317220                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               954                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          66370.251572                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   423.359741                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.826874                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.826874                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          446                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          105                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          284                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.871094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          63319128                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         63319128                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  92982006400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     63317220                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        63317220                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      63317220                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         63317220                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     63317220                       # number of overall hits
system.cpu.icache.overall_hits::total        63317220                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          954                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           954                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          954                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            954                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          954                       # number of overall misses
system.cpu.icache.overall_misses::total           954                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     83094800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     83094800                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     83094800                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     83094800                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     83094800                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     83094800                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     63318174                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     63318174                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     63318174                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     63318174                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     63318174                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     63318174                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000015                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000015                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000015                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000015                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000015                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000015                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 87101.467505                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 87101.467505                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 87101.467505                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 87101.467505                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 87101.467505                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 87101.467505                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          954                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          954                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          954                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          954                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          954                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          954                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     82331600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     82331600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     82331600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     82331600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     82331600                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     82331600                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000015                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000015                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000015                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000015                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 86301.467505                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 86301.467505                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 86301.467505                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 86301.467505                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 86301.467505                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 86301.467505                       # average overall mshr miss latency
system.l2bus.snoop_filter.tot_requests        2586610                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests      1292571                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops              187                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops          187                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED  92982006400                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               75682                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty       1286527                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              8538                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq            1218358                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp           1218358                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          75682                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         2416                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side      3878234                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                 3880650                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        61056                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side    165064576                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                165125632                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                              2495                       # Total snoops (count)
system.l2bus.snoopTraffic                       30656                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples            1296535                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.000147                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.012105                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                  1296345     99.99%     99.99% # Request fanout histogram
system.l2bus.snoop_fanout::1                      190      0.01%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total              1296535                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy           2063482400                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                2.2                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1144800                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy          1551703200                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.7                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  92982006400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.replacements                 2495                       # number of replacements
system.l2cache.tags.tagsinuse            56096.580172                       # Cycle average of tags in use
system.l2cache.tags.total_refs                2520697                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                65852                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                38.278215                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::cpu.inst   491.568445                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.data 55605.011727                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::cpu.inst     0.007501                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.data     0.848465                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.855966                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024        63357                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          199                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4        63076                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.966751                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses             20758716                       # Number of tag accesses
system.l2cache.tags.data_accesses            20758716                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED  92982006400                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::writebacks      1286048                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total      1286048                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::cpu.data       1155291                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total          1155291                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::cpu.inst           96                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::cpu.data        72801                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        72897                       # number of ReadSharedReq hits
system.l2cache.demand_hits::cpu.inst               96                       # number of demand (read+write) hits
system.l2cache.demand_hits::cpu.data          1228092                       # number of demand (read+write) hits
system.l2cache.demand_hits::total             1228188                       # number of demand (read+write) hits
system.l2cache.overall_hits::cpu.inst              96                       # number of overall hits
system.l2cache.overall_hits::cpu.data         1228092                       # number of overall hits
system.l2cache.overall_hits::total            1228188                       # number of overall hits
system.l2cache.ReadExReq_misses::cpu.data        63067                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total          63067                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::cpu.inst          858                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::cpu.data         1927                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         2785                       # number of ReadSharedReq misses
system.l2cache.demand_misses::cpu.inst            858                       # number of demand (read+write) misses
system.l2cache.demand_misses::cpu.data          64994                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             65852                       # number of demand (read+write) misses
system.l2cache.overall_misses::cpu.inst           858                       # number of overall misses
system.l2cache.overall_misses::cpu.data         64994                       # number of overall misses
system.l2cache.overall_misses::total            65852                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::cpu.data   5253770800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total   5253770800                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.inst     80376400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.data    172797200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    253173600                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::cpu.inst     80376400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::cpu.data   5426568000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total   5506944400                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::cpu.inst     80376400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::cpu.data   5426568000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total   5506944400                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::writebacks      1286048                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total      1286048                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::cpu.data      1218358                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total      1218358                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.inst          954                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.data        74728                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        75682                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::cpu.inst          954                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::cpu.data      1293086                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total         1294040                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::cpu.inst          954                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::cpu.data      1293086                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total        1294040                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::cpu.data     0.051764                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.051764                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.inst     0.899371                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.data     0.025787                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.036799                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::cpu.inst     0.899371                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::cpu.data     0.050263                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.050889                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::cpu.inst     0.899371                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::cpu.data     0.050263                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.050889                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::cpu.data 83304.593528                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 83304.593528                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.inst 93678.787879                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 89671.613908                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 90906.140036                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::cpu.inst 93678.787879                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::cpu.data 83493.368619                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 83626.076657                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.inst 93678.787879                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.data 83493.368619                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 83626.076657                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::writebacks             479                       # number of writebacks
system.l2cache.writebacks::total                  479                       # number of writebacks
system.l2cache.CleanEvict_mshr_misses::writebacks           59                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           59                       # number of CleanEvict MSHR misses
system.l2cache.ReadExReq_mshr_misses::cpu.data        63067                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total        63067                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.inst          858                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.data         1927                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         2785                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::cpu.inst          858                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::cpu.data        64994                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        65852                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::cpu.inst          858                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::cpu.data        64994                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        65852                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::cpu.data   4749234800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total   4749234800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.inst     73512400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data    157381200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    230893600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.inst     73512400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.data   4906616000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total   4980128400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.inst     73512400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.data   4906616000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total   4980128400                       # number of overall MSHR miss cycles
system.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.051764                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.051764                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.inst     0.899371                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.025787                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.036799                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::cpu.inst     0.899371                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::cpu.data     0.050263                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.050889                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::cpu.inst     0.899371                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::cpu.data     0.050263                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.050889                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 75304.593528                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 75304.593528                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 85678.787879                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 81671.613908                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 82906.140036                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.inst 85678.787879                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.data 75493.368619                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 75626.076657                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.inst 85678.787879                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.data 75493.368619                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 75626.076657                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests         68218                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         2366                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  92982006400                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2785                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          479                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1887                       # Transaction distribution
system.membus.trans_dist::ReadExReq             63067                       # Transaction distribution
system.membus.trans_dist::ReadExResp            63067                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2785                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port       134070                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total       134070                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 134070                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port      4245184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total      4245184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 4245184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             65852                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   65852    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               65852                       # Request fanout histogram
system.membus.reqLayer2.occupancy            28053600                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy          140397714                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
