# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 5864 \
    name A_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename A_0 \
    op interface \
    ports { A_0_address0 { O 10 vector } A_0_ce0 { O 1 bit } A_0_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 5866 \
    name A_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename A_1 \
    op interface \
    ports { A_1_address0 { O 10 vector } A_1_ce0 { O 1 bit } A_1_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 5868 \
    name A_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename A_2 \
    op interface \
    ports { A_2_address0 { O 10 vector } A_2_ce0 { O 1 bit } A_2_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 5870 \
    name A_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename A_3 \
    op interface \
    ports { A_3_address0 { O 10 vector } A_3_ce0 { O 1 bit } A_3_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 5872 \
    name A_4 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename A_4 \
    op interface \
    ports { A_4_address0 { O 10 vector } A_4_ce0 { O 1 bit } A_4_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 5874 \
    name A_5 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename A_5 \
    op interface \
    ports { A_5_address0 { O 10 vector } A_5_ce0 { O 1 bit } A_5_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 5876 \
    name A_6 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename A_6 \
    op interface \
    ports { A_6_address0 { O 10 vector } A_6_ce0 { O 1 bit } A_6_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 5878 \
    name A_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename A_7 \
    op interface \
    ports { A_7_address0 { O 10 vector } A_7_ce0 { O 1 bit } A_7_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 5880 \
    name A_8 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename A_8 \
    op interface \
    ports { A_8_address0 { O 10 vector } A_8_ce0 { O 1 bit } A_8_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 5882 \
    name A_9 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename A_9 \
    op interface \
    ports { A_9_address0 { O 10 vector } A_9_ce0 { O 1 bit } A_9_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 5884 \
    name A_10 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename A_10 \
    op interface \
    ports { A_10_address0 { O 10 vector } A_10_ce0 { O 1 bit } A_10_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 5886 \
    name A_11 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename A_11 \
    op interface \
    ports { A_11_address0 { O 10 vector } A_11_ce0 { O 1 bit } A_11_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 5888 \
    name v218_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v218_0 \
    op interface \
    ports { v218_0_address0 { O 18 vector } v218_0_ce0 { O 1 bit } v218_0_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v218_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 5891 \
    name v218_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v218_1 \
    op interface \
    ports { v218_1_address0 { O 18 vector } v218_1_ce0 { O 1 bit } v218_1_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v218_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 5893 \
    name v218_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v218_2 \
    op interface \
    ports { v218_2_address0 { O 18 vector } v218_2_ce0 { O 1 bit } v218_2_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v218_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 5895 \
    name v218_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v218_3 \
    op interface \
    ports { v218_3_address0 { O 18 vector } v218_3_ce0 { O 1 bit } v218_3_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v218_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 5897 \
    name v218_4 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v218_4 \
    op interface \
    ports { v218_4_address0 { O 18 vector } v218_4_ce0 { O 1 bit } v218_4_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v218_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 5899 \
    name v218_5 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v218_5 \
    op interface \
    ports { v218_5_address0 { O 18 vector } v218_5_ce0 { O 1 bit } v218_5_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v218_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 5901 \
    name v218_6 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v218_6 \
    op interface \
    ports { v218_6_address0 { O 18 vector } v218_6_ce0 { O 1 bit } v218_6_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v218_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 5903 \
    name v218_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v218_7 \
    op interface \
    ports { v218_7_address0 { O 18 vector } v218_7_ce0 { O 1 bit } v218_7_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v218_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 5905 \
    name v218_8 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v218_8 \
    op interface \
    ports { v218_8_address0 { O 18 vector } v218_8_ce0 { O 1 bit } v218_8_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v218_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 5907 \
    name v218_9 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v218_9 \
    op interface \
    ports { v218_9_address0 { O 18 vector } v218_9_ce0 { O 1 bit } v218_9_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v218_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 5909 \
    name v218_10 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v218_10 \
    op interface \
    ports { v218_10_address0 { O 18 vector } v218_10_ce0 { O 1 bit } v218_10_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v218_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 5911 \
    name v218_11 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v218_11 \
    op interface \
    ports { v218_11_address0 { O 18 vector } v218_11_ce0 { O 1 bit } v218_11_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v218_11'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5865 \
    name block_A_loader_01 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_block_A_loader_01 \
    op interface \
    ports { block_A_loader_01_din { O 32 vector } block_A_loader_01_num_data_valid { I 2 vector } block_A_loader_01_fifo_cap { I 2 vector } block_A_loader_01_full_n { I 1 bit } block_A_loader_01_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5867 \
    name block_A_loader_12 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_block_A_loader_12 \
    op interface \
    ports { block_A_loader_12_din { O 32 vector } block_A_loader_12_num_data_valid { I 2 vector } block_A_loader_12_fifo_cap { I 2 vector } block_A_loader_12_full_n { I 1 bit } block_A_loader_12_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5869 \
    name block_A_loader_23 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_block_A_loader_23 \
    op interface \
    ports { block_A_loader_23_din { O 32 vector } block_A_loader_23_num_data_valid { I 2 vector } block_A_loader_23_fifo_cap { I 2 vector } block_A_loader_23_full_n { I 1 bit } block_A_loader_23_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5871 \
    name block_A_loader_34 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_block_A_loader_34 \
    op interface \
    ports { block_A_loader_34_din { O 32 vector } block_A_loader_34_num_data_valid { I 2 vector } block_A_loader_34_fifo_cap { I 2 vector } block_A_loader_34_full_n { I 1 bit } block_A_loader_34_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5873 \
    name block_A_loader_45 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_block_A_loader_45 \
    op interface \
    ports { block_A_loader_45_din { O 32 vector } block_A_loader_45_num_data_valid { I 2 vector } block_A_loader_45_fifo_cap { I 2 vector } block_A_loader_45_full_n { I 1 bit } block_A_loader_45_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5875 \
    name block_A_loader_56 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_block_A_loader_56 \
    op interface \
    ports { block_A_loader_56_din { O 32 vector } block_A_loader_56_num_data_valid { I 2 vector } block_A_loader_56_fifo_cap { I 2 vector } block_A_loader_56_full_n { I 1 bit } block_A_loader_56_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5877 \
    name block_A_loader_67 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_block_A_loader_67 \
    op interface \
    ports { block_A_loader_67_din { O 32 vector } block_A_loader_67_num_data_valid { I 2 vector } block_A_loader_67_fifo_cap { I 2 vector } block_A_loader_67_full_n { I 1 bit } block_A_loader_67_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5879 \
    name block_A_loader_78 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_block_A_loader_78 \
    op interface \
    ports { block_A_loader_78_din { O 32 vector } block_A_loader_78_num_data_valid { I 2 vector } block_A_loader_78_fifo_cap { I 2 vector } block_A_loader_78_full_n { I 1 bit } block_A_loader_78_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5881 \
    name block_A_loader_89 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_block_A_loader_89 \
    op interface \
    ports { block_A_loader_89_din { O 32 vector } block_A_loader_89_num_data_valid { I 2 vector } block_A_loader_89_fifo_cap { I 2 vector } block_A_loader_89_full_n { I 1 bit } block_A_loader_89_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5883 \
    name block_A_loader_910 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_block_A_loader_910 \
    op interface \
    ports { block_A_loader_910_din { O 32 vector } block_A_loader_910_num_data_valid { I 2 vector } block_A_loader_910_fifo_cap { I 2 vector } block_A_loader_910_full_n { I 1 bit } block_A_loader_910_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5885 \
    name block_A_loader_1011 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_block_A_loader_1011 \
    op interface \
    ports { block_A_loader_1011_din { O 32 vector } block_A_loader_1011_num_data_valid { I 2 vector } block_A_loader_1011_fifo_cap { I 2 vector } block_A_loader_1011_full_n { I 1 bit } block_A_loader_1011_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5887 \
    name block_A_loader_1112 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_block_A_loader_1112 \
    op interface \
    ports { block_A_loader_1112_din { O 32 vector } block_A_loader_1112_num_data_valid { I 2 vector } block_A_loader_1112_fifo_cap { I 2 vector } block_A_loader_1112_full_n { I 1 bit } block_A_loader_1112_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5889 \
    name jj \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_jj \
    op interface \
    ports { jj { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5890 \
    name block_B_loader_013 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_block_B_loader_013 \
    op interface \
    ports { block_B_loader_013_din { O 32 vector } block_B_loader_013_num_data_valid { I 2 vector } block_B_loader_013_fifo_cap { I 2 vector } block_B_loader_013_full_n { I 1 bit } block_B_loader_013_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5892 \
    name block_B_loader_114 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_block_B_loader_114 \
    op interface \
    ports { block_B_loader_114_din { O 32 vector } block_B_loader_114_num_data_valid { I 2 vector } block_B_loader_114_fifo_cap { I 2 vector } block_B_loader_114_full_n { I 1 bit } block_B_loader_114_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5894 \
    name block_B_loader_215 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_block_B_loader_215 \
    op interface \
    ports { block_B_loader_215_din { O 32 vector } block_B_loader_215_num_data_valid { I 2 vector } block_B_loader_215_fifo_cap { I 2 vector } block_B_loader_215_full_n { I 1 bit } block_B_loader_215_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5896 \
    name block_B_loader_316 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_block_B_loader_316 \
    op interface \
    ports { block_B_loader_316_din { O 32 vector } block_B_loader_316_num_data_valid { I 2 vector } block_B_loader_316_fifo_cap { I 2 vector } block_B_loader_316_full_n { I 1 bit } block_B_loader_316_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5898 \
    name block_B_loader_417 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_block_B_loader_417 \
    op interface \
    ports { block_B_loader_417_din { O 32 vector } block_B_loader_417_num_data_valid { I 2 vector } block_B_loader_417_fifo_cap { I 2 vector } block_B_loader_417_full_n { I 1 bit } block_B_loader_417_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5900 \
    name block_B_loader_518 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_block_B_loader_518 \
    op interface \
    ports { block_B_loader_518_din { O 32 vector } block_B_loader_518_num_data_valid { I 2 vector } block_B_loader_518_fifo_cap { I 2 vector } block_B_loader_518_full_n { I 1 bit } block_B_loader_518_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5902 \
    name block_B_loader_619 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_block_B_loader_619 \
    op interface \
    ports { block_B_loader_619_din { O 32 vector } block_B_loader_619_num_data_valid { I 2 vector } block_B_loader_619_fifo_cap { I 2 vector } block_B_loader_619_full_n { I 1 bit } block_B_loader_619_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5904 \
    name block_B_loader_720 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_block_B_loader_720 \
    op interface \
    ports { block_B_loader_720_din { O 32 vector } block_B_loader_720_num_data_valid { I 2 vector } block_B_loader_720_fifo_cap { I 2 vector } block_B_loader_720_full_n { I 1 bit } block_B_loader_720_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5906 \
    name block_B_loader_821 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_block_B_loader_821 \
    op interface \
    ports { block_B_loader_821_din { O 32 vector } block_B_loader_821_num_data_valid { I 2 vector } block_B_loader_821_fifo_cap { I 2 vector } block_B_loader_821_full_n { I 1 bit } block_B_loader_821_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5908 \
    name block_B_loader_922 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_block_B_loader_922 \
    op interface \
    ports { block_B_loader_922_din { O 32 vector } block_B_loader_922_num_data_valid { I 2 vector } block_B_loader_922_fifo_cap { I 2 vector } block_B_loader_922_full_n { I 1 bit } block_B_loader_922_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5910 \
    name block_B_loader_1023 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_block_B_loader_1023 \
    op interface \
    ports { block_B_loader_1023_din { O 32 vector } block_B_loader_1023_num_data_valid { I 2 vector } block_B_loader_1023_fifo_cap { I 2 vector } block_B_loader_1023_full_n { I 1 bit } block_B_loader_1023_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5912 \
    name block_B_loader_1124 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_block_B_loader_1124 \
    op interface \
    ports { block_B_loader_1124_din { O 32 vector } block_B_loader_1124_num_data_valid { I 2 vector } block_B_loader_1124_fifo_cap { I 2 vector } block_B_loader_1124_full_n { I 1 bit } block_B_loader_1124_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5913 \
    name jj_c \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_jj_c \
    op interface \
    ports { jj_c_din { O 8 vector } jj_c_num_data_valid { I 3 vector } jj_c_fifo_cap { I 3 vector } jj_c_full_n { I 1 bit } jj_c_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5914 \
    name jj_c1 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_jj_c1 \
    op interface \
    ports { jj_c1_din { O 8 vector } jj_c1_num_data_valid { I 3 vector } jj_c1_fifo_cap { I 3 vector } jj_c1_full_n { I 1 bit } jj_c1_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5915 \
    name jj_c2 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_jj_c2 \
    op interface \
    ports { jj_c2_din { O 8 vector } jj_c2_num_data_valid { I 3 vector } jj_c2_fifo_cap { I 3 vector } jj_c2_full_n { I 1 bit } jj_c2_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5916 \
    name jj_c3 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_jj_c3 \
    op interface \
    ports { jj_c3_din { O 8 vector } jj_c3_num_data_valid { I 3 vector } jj_c3_fifo_cap { I 3 vector } jj_c3_full_n { I 1 bit } jj_c3_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5917 \
    name jj_c4 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_jj_c4 \
    op interface \
    ports { jj_c4_din { O 8 vector } jj_c4_num_data_valid { I 3 vector } jj_c4_fifo_cap { I 3 vector } jj_c4_full_n { I 1 bit } jj_c4_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5918 \
    name jj_c5 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_jj_c5 \
    op interface \
    ports { jj_c5_din { O 8 vector } jj_c5_num_data_valid { I 3 vector } jj_c5_fifo_cap { I 3 vector } jj_c5_full_n { I 1 bit } jj_c5_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5919 \
    name jj_c6 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_jj_c6 \
    op interface \
    ports { jj_c6_din { O 8 vector } jj_c6_num_data_valid { I 3 vector } jj_c6_fifo_cap { I 3 vector } jj_c6_full_n { I 1 bit } jj_c6_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5920 \
    name jj_c7 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_jj_c7 \
    op interface \
    ports { jj_c7_din { O 8 vector } jj_c7_num_data_valid { I 3 vector } jj_c7_fifo_cap { I 3 vector } jj_c7_full_n { I 1 bit } jj_c7_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5921 \
    name jj_c8 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_jj_c8 \
    op interface \
    ports { jj_c8_din { O 8 vector } jj_c8_num_data_valid { I 3 vector } jj_c8_fifo_cap { I 3 vector } jj_c8_full_n { I 1 bit } jj_c8_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5922 \
    name jj_c9 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_jj_c9 \
    op interface \
    ports { jj_c9_din { O 8 vector } jj_c9_num_data_valid { I 3 vector } jj_c9_fifo_cap { I 3 vector } jj_c9_full_n { I 1 bit } jj_c9_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5923 \
    name jj_c10 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_jj_c10 \
    op interface \
    ports { jj_c10_din { O 8 vector } jj_c10_num_data_valid { I 3 vector } jj_c10_fifo_cap { I 3 vector } jj_c10_full_n { I 1 bit } jj_c10_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5924 \
    name jj_c11 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_jj_c11 \
    op interface \
    ports { jj_c11_din { O 8 vector } jj_c11_num_data_valid { I 3 vector } jj_c11_fifo_cap { I 3 vector } jj_c11_full_n { I 1 bit } jj_c11_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } ap_continue { I 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


