--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml program.twx program.ncd -o program.twr program.pcf -ucf
program.ucf

Design file:              program.ncd
Physical constraint file: program.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "clk_in_buf" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_in_buf" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: px_clkgen/CLKIN
  Logical resource: px_clkgen/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clk_in_buf
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: px_clkgen/CLKIN
  Logical resource: px_clkgen/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clk_in_buf
--------------------------------------------------------------------------------
Slack: 7.330ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKIN)
  Physical resource: px_clkgen/CLKIN
  Logical resource: px_clkgen/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clk_in_buf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "px_clk" derived from  NET 
"clk_in_buf" PERIOD = 10 ns HIGH 50%;  multiplied by 1.78 to 17.778 nS and duty 
cycle corrected to HIGH 8.888 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   8.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "px_clk" derived from
 NET "clk_in_buf" PERIOD = 10 ns HIGH 50%;
 multiplied by 1.78 to 17.778 nS and duty cycle corrected to HIGH 8.888 nS 

--------------------------------------------------------------------------------
Slack: 9.777ns (period - (min low pulse limit / (low pulse / period)))
  Period: 17.777ns
  Low pulse: 8.888ns
  Low pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: px10_clkgen/CLKIN
  Logical resource: px10_clkgen/CLKIN
  Location pin: DCM_X0Y6.CLKIN
  Clock network: px_clk
--------------------------------------------------------------------------------
Slack: 9.777ns (period - (min high pulse limit / (high pulse / period)))
  Period: 17.777ns
  High pulse: 8.888ns
  High pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: px10_clkgen/CLKIN
  Logical resource: px10_clkgen/CLKIN
  Location pin: DCM_X0Y6.CLKIN
  Clock network: px_clk
--------------------------------------------------------------------------------
Slack: 15.107ns (period - min period limit)
  Period: 17.777ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKIN)
  Physical resource: px10_clkgen/CLKIN
  Logical resource: px10_clkgen/CLKIN
  Location pin: DCM_X0Y6.CLKIN
  Clock network: px_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "px10_clk" derived from  PERIOD 
analysis for net "px_clk" derived from NET "clk_in_buf" PERIOD = 10 ns HIGH 
50%; multiplied by 1.78 to 17.778 nS and duty cycle corrected to HIGH 8.888 nS  
 divided by 100.00 to 177.778 pS and duty cycle corrected to HIGH 88 pS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 16 paths analyzed, 16 endpoints analyzed, 16 failing endpoints
 22 timing errors detected. (16 setup errors, 0 hold errors, 6 component switching limit errors)
 Minimum period is   1.730ns.
--------------------------------------------------------------------------------

Paths for end point tx0_tmds_r_convert/counter_1 (SLICE_X27Y94.A1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -1.250ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tx0_tmds_r_convert/counter_0 (FF)
  Destination:          tx0_tmds_r_convert/counter_1 (FF)
  Requirement:          0.177ns
  Data Path Delay:      1.383ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.009ns (0.155 - 0.164)
  Source Clock:         px10_clk_BUFG rising at 0.000ns
  Destination Clock:    px10_clk_BUFG rising at 0.177ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tx0_tmds_r_convert/counter_0 to tx0_tmds_r_convert/counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y94.AQ      Tcko                  0.447   tx0_tmds_r_convert/counter<0>
                                                       tx0_tmds_r_convert/counter_0
    SLICE_X27Y94.A1      net (fanout=5)        0.614   tx0_tmds_r_convert/counter<0>
    SLICE_X27Y94.CLK     Tas                   0.322   tx0_tmds_r_convert/counter<1>
                                                       tx0_tmds_r_convert/counter_1_rstpot
                                                       tx0_tmds_r_convert/counter_1
    -------------------------------------------------  ---------------------------
    Total                                      1.383ns (0.769ns logic, 0.614ns route)
                                                       (55.6% logic, 44.4% route)

--------------------------------------------------------------------------------

Paths for end point tx0_tmds_r_convert/out_state (SLICE_X27Y93.D2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -1.241ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tx0_tmds_r_convert/counter_3 (FF)
  Destination:          tx0_tmds_r_convert/out_state (FF)
  Requirement:          0.177ns
  Data Path Delay:      1.374ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.009ns (0.154 - 0.163)
  Source Clock:         px10_clk_BUFG rising at 0.000ns
  Destination Clock:    px10_clk_BUFG rising at 0.177ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tx0_tmds_r_convert/counter_3 to tx0_tmds_r_convert/out_state
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y93.DQ      Tcko                  0.447   tx0_tmds_r_convert/counter<3>
                                                       tx0_tmds_r_convert/counter_3
    SLICE_X27Y93.D2      net (fanout=3)        0.605   tx0_tmds_r_convert/counter<3>
    SLICE_X27Y93.CLK     Tas                   0.322   tx0_tmds_r_convert/out_state
                                                       tx0_tmds_r_convert/Mmux_counter[3]_X_6_o_Mux_1_o11
                                                       tx0_tmds_r_convert/out_state
    -------------------------------------------------  ---------------------------
    Total                                      1.374ns (0.769ns logic, 0.605ns route)
                                                       (56.0% logic, 44.0% route)

--------------------------------------------------------------------------------

Paths for end point tx0_tmds_r_convert/counter_1 (SLICE_X27Y94.A4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -1.081ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tx0_tmds_r_convert/counter_3 (FF)
  Destination:          tx0_tmds_r_convert/counter_1 (FF)
  Requirement:          0.177ns
  Data Path Delay:      1.215ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         px10_clk_BUFG rising at 0.000ns
  Destination Clock:    px10_clk_BUFG rising at 0.177ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tx0_tmds_r_convert/counter_3 to tx0_tmds_r_convert/counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y93.DQ      Tcko                  0.447   tx0_tmds_r_convert/counter<3>
                                                       tx0_tmds_r_convert/counter_3
    SLICE_X27Y94.A4      net (fanout=3)        0.446   tx0_tmds_r_convert/counter<3>
    SLICE_X27Y94.CLK     Tas                   0.322   tx0_tmds_r_convert/counter<1>
                                                       tx0_tmds_r_convert/counter_1_rstpot
                                                       tx0_tmds_r_convert/counter_1
    -------------------------------------------------  ---------------------------
    Total                                      1.215ns (0.769ns logic, 0.446ns route)
                                                       (63.3% logic, 36.7% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "px10_clk" derived from
 PERIOD analysis for net "px_clk" derived from NET "clk_in_buf" PERIOD = 10 ns HIGH 50%; multiplied by 1.78 to 17.778 nS and duty cycle corrected to HIGH 8.888 nS 
 divided by 100.00 to 177.778 pS and duty cycle corrected to HIGH 88 pS 

--------------------------------------------------------------------------------

Paths for end point tx0_tmds_r_convert/counter_1 (SLICE_X27Y94.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.435ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tx0_tmds_r_convert/counter_1 (FF)
  Destination:          tx0_tmds_r_convert/counter_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.435ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         px10_clk_BUFG rising at 0.000ns
  Destination Clock:    px10_clk_BUFG rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: tx0_tmds_r_convert/counter_1 to tx0_tmds_r_convert/counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y94.AQ      Tcko                  0.198   tx0_tmds_r_convert/counter<1>
                                                       tx0_tmds_r_convert/counter_1
    SLICE_X27Y94.A6      net (fanout=4)        0.022   tx0_tmds_r_convert/counter<1>
    SLICE_X27Y94.CLK     Tah         (-Th)    -0.215   tx0_tmds_r_convert/counter<1>
                                                       tx0_tmds_r_convert/counter_1_rstpot
                                                       tx0_tmds_r_convert/counter_1
    -------------------------------------------------  ---------------------------
    Total                                      0.435ns (0.413ns logic, 0.022ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Paths for end point tx0_tmds_r_convert/counter_3 (SLICE_X26Y93.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.459ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tx0_tmds_r_convert/counter_3 (FF)
  Destination:          tx0_tmds_r_convert/counter_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.459ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         px10_clk_BUFG rising at 0.000ns
  Destination Clock:    px10_clk_BUFG rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: tx0_tmds_r_convert/counter_3 to tx0_tmds_r_convert/counter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y93.DQ      Tcko                  0.234   tx0_tmds_r_convert/counter<3>
                                                       tx0_tmds_r_convert/counter_3
    SLICE_X26Y93.D6      net (fanout=3)        0.028   tx0_tmds_r_convert/counter<3>
    SLICE_X26Y93.CLK     Tah         (-Th)    -0.197   tx0_tmds_r_convert/counter<3>
                                                       tx0_tmds_r_convert/counter_3_rstpot
                                                       tx0_tmds_r_convert/counter_3
    -------------------------------------------------  ---------------------------
    Total                                      0.459ns (0.431ns logic, 0.028ns route)
                                                       (93.9% logic, 6.1% route)

--------------------------------------------------------------------------------

Paths for end point tx0_tmds_r_convert/counter_0 (SLICE_X26Y94.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.459ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tx0_tmds_r_convert/counter_0 (FF)
  Destination:          tx0_tmds_r_convert/counter_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.459ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         px10_clk_BUFG rising at 0.000ns
  Destination Clock:    px10_clk_BUFG rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: tx0_tmds_r_convert/counter_0 to tx0_tmds_r_convert/counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y94.AQ      Tcko                  0.234   tx0_tmds_r_convert/counter<0>
                                                       tx0_tmds_r_convert/counter_0
    SLICE_X26Y94.A6      net (fanout=5)        0.028   tx0_tmds_r_convert/counter<0>
    SLICE_X26Y94.CLK     Tah         (-Th)    -0.197   tx0_tmds_r_convert/counter<0>
                                                       tx0_tmds_r_convert/counter_0_rstpot_INV_0
                                                       tx0_tmds_r_convert/counter_0
    -------------------------------------------------  ---------------------------
    Total                                      0.459ns (0.431ns logic, 0.028ns route)
                                                       (93.9% logic, 6.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "px10_clk" derived from
 PERIOD analysis for net "px_clk" derived from NET "clk_in_buf" PERIOD = 10 ns HIGH 50%; multiplied by 1.78 to 17.778 nS and duty cycle corrected to HIGH 8.888 nS 
 divided by 100.00 to 177.778 pS and duty cycle corrected to HIGH 88 pS 

--------------------------------------------------------------------------------
Slack: -1.553ns (period - min period limit)
  Period: 0.177ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: px10_clk_BUFG/I0
  Logical resource: px10_clk_BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: px10_clk
--------------------------------------------------------------------------------
Slack: -0.228ns (period - min period limit)
  Period: 0.177ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: tx0_tmds_r_convert/counter<3>/CLK
  Logical resource: tx0_tmds_r_convert/counter_3/CK
  Location pin: SLICE_X26Y93.CLK
  Clock network: px10_clk_BUFG
--------------------------------------------------------------------------------
Slack: -0.228ns (period - min period limit)
  Period: 0.177ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: tx0_tmds_r_convert/counter<0>/CLK
  Logical resource: tx0_tmds_r_convert/counter_0/CK
  Location pin: SLICE_X26Y94.CLK
  Clock network: px10_clk_BUFG
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for clk_in_buf
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|clk_in_buf                     |     10.000ns|      5.340ns|     97.312ns|            0|           22|            0|           16|
| px_clk                        |     17.778ns|      8.000ns|    173.000ns|            0|           22|            0|           16|
|  px10_clk                     |      0.178ns|      1.730ns|          N/A|           22|            0|           16|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.
WARNING:Timing - DCM px10_clkgen does not have a CLKIN_PERIOD attribute (the 
   period of the DCM input clock).DCM jitter will not be included in timing 
   analysis when this attribute is not defined. For more information, please 
   refer to the appropriate architectural handbook
WARNING:Timing - DCM px_clkgen does not have a CLKIN_PERIOD attribute (the 
   period of the DCM input clock).DCM jitter will not be included in timing 
   analysis when this attribute is not defined. For more information, please 
   refer to the appropriate architectural handbook


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLOCK_100M
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK_100M     |    1.427|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 22  Score: 18573  (Setup/Max: 15913, Hold: 0, Component Switching Limit: 2660)

Constraints cover 16 paths, 0 nets, and 23 connections

Design statistics:
   Minimum period:   8.000ns{1}   (Maximum frequency: 125.000MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Jan  9 03:03:40 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 444 MB



