<?xml version="1.0"?>
<tool_log>
	<reg_ops>
		<thread>gen_prev_trig_reg</thread>
	</reg_ops>
	<thread>
		<name>gen_prev_trig_reg</name>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>8.3337</total_area>
		<comb_area>2.8617</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_active</thread>
	</reg_ops>
	<thread>
		<name>gen_active</name>
		<resource>
			<latency>0</latency>
			<delay>0.0708</delay>
			<module_name>Gaussian_Blur_Xor_1Ux1U_1U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>^</label>
			<unit_area>4.4460</unit_area>
			<comb_area>4.4460</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>4.4460</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>4.4460</total_area>
		<comb_area>4.4460</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_vld</thread>
	</reg_ops>
	<thread>
		<name>gen_vld</name>
		<resource>
			<latency>0</latency>
			<delay>0.0696</delay>
			<module_name>Gaussian_Blur_Or_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>|</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>1.3680</total_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_next_trig_reg</thread>
	</reg_ops>
	<thread>
		<name>gen_next_trig_reg</name>
		<resource>
			<latency>0</latency>
			<delay>0.0194</delay>
			<module_name>Gaussian_Blur_Not_1U_1U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>!</label>
			<unit_area>4.1040</unit_area>
			<comb_area>4.1040</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>4.1040</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>4.1040</total_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_unvalidated_req</thread>
	</reg_ops>
	<thread>
		<name>gen_unvalidated_req</name>
		<resource>
			<latency>0</latency>
			<delay>0.0900</delay>
			<module_name>Gaussian_Blur_N_Muxb_1_2_17_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>2.3940</unit_area>
			<comb_area>2.3940</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.3940</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>10.7277</total_area>
		<comb_area>5.2557</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_do_stall_reg_full</thread>
	</reg_ops>
	<thread>
		<name>gen_do_stall_reg_full</name>
		<resource>
			<latency>0</latency>
			<delay>0.0714</delay>
			<module_name>Gaussian_Blur_And_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&amp;</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>9.7017</total_area>
		<comb_area>4.2297</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>do_filter</thread>
		<reg_op>
			<id>6365</id>
			<source_loc>5893</source_loc>
			<name>stall0</name>
			<datatype W="1">sc_uint</datatype>
			<liveout>all</liveout>
			<reg_deffed>2</reg_deffed>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>6367</id>
			<source_loc>5916</source_loc>
			<name>stall0</name>
			<datatype W="1">sc_uint</datatype>
			<liveout>all</liveout>
			<reg_deffed>4</reg_deffed>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<thread>
		<name>do_filter</name>
		<resource>
			<latency>0</latency>
			<delay>1.1744</delay>
			<module_name>Gaussian_Blur_Add2Mul2s9u8s9_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>(c + b * a)</label>
			<unit_area>282.4920</unit_area>
			<comb_area>282.4920</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>282.4920</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>1.3892</delay>
			<module_name>Gaussian_Blur_AbsAdd3s9s9s9_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>(/*ABS*/((sc_int&lt;11&gt; )( ((c + b) + a) ))&lt;0?(sc_uint&lt;11&gt; )-(( ((c + b) + a) )):(
sc_uint&lt;11&gt; )(( ((c + b) + a) )))</label>
			<unit_area>160.3980</unit_area>
			<comb_area>160.3980</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>160.3980</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>2.1745</delay>
			<module_name>Gaussian_Blur_Div_11U_18_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>/</label>
			<unit_area>106.7040</unit_area>
			<comb_area>106.7040</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>106.7040</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.7160</delay>
			<module_name>Gaussian_Blur_R10_10Add3s9s9s9_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>((c + b) + a)</label>
			<unit_area>75.5820</unit_area>
			<comb_area>75.5820</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>75.5820</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.6950</delay>
			<module_name>Gaussian_Blur_Minus_11U_11S_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>-</label>
			<unit_area>43.0920</unit_area>
			<comb_area>43.0920</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>43.0920</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0900</delay>
			<module_name>Gaussian_Blur_N_Mux_11_2_20_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>26.3340</unit_area>
			<comb_area>26.3340</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>26.3340</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.3875</delay>
			<module_name>Gaussian_Blur_Add2u2Mul2i3u2_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>(b * 3ULL + a)</label>
			<unit_area>17.7840</unit_area>
			<comb_area>17.7840</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>17.7840</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.1066</delay>
			<module_name>Gaussian_Blur_Add2i1u2_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>2</count>
			<label>+</label>
			<unit_area>3.4200</unit_area>
			<comb_area>3.4200</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>6.8400</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0482</delay>
			<module_name>Gaussian_Blur_Lti3u2_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>2</count>
			<label>&lt;</label>
			<unit_area>1.0260</unit_area>
			<comb_area>1.0260</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.0520</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>1</latency>
			<setup_time>0.0655</setup_time>
			<delay>0.1140</delay>
			<module_name>Gaussian_Blur_ROM_9X9_filter</module_name>
			<resource_kind>ROM</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>76</reg_bits>
		<reg_count>10</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>76</count>
			<total_area>415.8720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>311.4989</mux_area>
		<control_area>0.0000</control_area>
		<total_area>1448.6489</total_area>
		<comb_area>1031.7769</comb_area>
		<seq_area>414.8720</seq_area>
		<total_bits>76</total_bits>
		<state_count>7</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>1</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>1</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_stalling</thread>
	</reg_ops>
	<thread>
		<name>gen_stalling</name>
		<resource>
			<latency>0</latency>
			<delay>0.0714</delay>
			<module_name>Gaussian_Blur_And_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&amp;</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>1.3680</total_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_unacked_req</thread>
	</reg_ops>
	<thread>
		<name>gen_unacked_req</name>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>8.3337</total_area>
		<comb_area>2.8617</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_do_reg_vld</thread>
	</reg_ops>
	<thread>
		<name>gen_do_reg_vld</name>
		<resource>
			<latency>0</latency>
			<delay>0.0900</delay>
			<module_name>Gaussian_Blur_N_Muxb_1_2_17_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>2.3940</unit_area>
			<comb_area>2.3940</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.3940</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>10.7277</total_area>
		<comb_area>5.2557</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_busy</thread>
	</reg_ops>
	<thread>
		<name>gen_busy</name>
		<resource>
			<latency>0</latency>
			<delay>0.1649</delay>
			<module_name>Gaussian_Blur_gen_busy_r_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_DPOPT</module_origin>
			<count>1</count>
			<unit_area>4.1040</unit_area>
			<comb_area>4.1040</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>4.1040</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>4.1040</total_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_fifo_addr</thread>
	</reg_ops>
	<thread>
		<name>gen_fifo_addr</name>
		<resource>
			<latency>0</latency>
			<delay>0.2258</delay>
			<module_name>Gaussian_Blur_gen_fifo_addr_alt0_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_DPOPT</module_origin>
			<count>1</count>
			<unit_area>8.5500</unit_area>
			<comb_area>8.5500</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>8.5500</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>16.8837</total_area>
		<comb_area>11.4117</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_fifo_out</thread>
	</reg_ops>
	<thread>
		<name>gen_fifo_out</name>
		<resource>
			<latency>0</latency>
			<delay>0.0600</delay>
			<module_name>Gaussian_Blur_N_Mux_9_2_21_1</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>105.7293</unit_area>
			<comb_area>105.7293</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>105.7293</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>105.7293</total_area>
		<comb_area>105.7293</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_fifo_data</thread>
	</reg_ops>
	<thread>
		<name>gen_fifo_data</name>
		<resource>
			<latency>0</latency>
			<delay>0.0900</delay>
			<module_name>Gaussian_Blur_N_Mux_9_2_21_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>21.5460</unit_area>
			<comb_area>21.5460</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>21.5460</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>9</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>9</count>
			<total_area>49.2480</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>70.7940</total_area>
		<comb_area>21.5460</comb_area>
		<seq_area>49.2480</seq_area>
		<total_bits>9</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_active_0</thread>
	</reg_ops>
	<thread>
		<name>gen_active_0</name>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>8.3337</total_area>
		<comb_area>2.8617</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_in_vld</thread>
	</reg_ops>
	<thread>
		<name>gen_in_vld</name>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>0.0000</total_area>
		<comb_area>0.0000</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_fifo_in</thread>
	</reg_ops>
	<thread>
		<name>gen_fifo_in</name>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>0.0000</total_area>
		<comb_area>0.0000</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<phase_complete>alloc</phase_complete>
	<state_encoding>
		<thread>do_filter</thread>
		<state_reg>
			<name>global_state</name>
			<value>
				<encoded>0</encoded>
				<cycle_id>1</cycle_id>
			</value>
			<value>
				<encoded>1</encoded>
				<cycle_id>2</cycle_id>
			</value>
			<value>
				<encoded>2</encoded>
				<cycle_id>3</cycle_id>
			</value>
			<value>
				<encoded>3</encoded>
				<cycle_id>18</cycle_id>
			</value>
			<value>
				<encoded>4</encoded>
				<cycle_id>4</cycle_id>
			</value>
			<value>
				<encoded>5</encoded>
				<cycle_id>5</cycle_id>
			</value>
		</state_reg>
	</state_encoding>
	<reg_share>
		<survivor>gs_ctrl0</survivor>
		<absorbed>gs_ctrl1</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl0</survivor>
		<absorbed>gs_ctrl2</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl0</survivor>
		<absorbed>gs_ctrl3</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl4</survivor>
		<absorbed>gs_ctrl5</absorbed>
	</reg_share>
	<memory_mapping>
		<array>
			<name>filter</name>
			<dimension>3</dimension>
			<dimension>3</dimension>
			<word_count>9</word_count>
			<bits_per_word>9</bits_per_word>
			<total_bits>81</total_bits>
			<simple_depth>11</simple_depth>
			<compact_depth>9</compact_depth>
			<flattened>0</flattened>
		</array>
		<module_inst>
			<name>filter</name>
			<module_name>Gaussian_Blur_ROM_9X9_filter</module_name>
			<word_count>9</word_count>
			<bits_per_word>9</bits_per_word>
			<total_bits>81</total_bits>
			<source_loc>985</source_loc>
			<datatype>
				<array>3</array>
				<datatype>
					<array>3</array>
					<datatype W="9">sc_int</datatype>
				</datatype>
			</datatype>
		</module_inst>
	</memory_mapping>
	<resource>
		<latency>0</latency>
		<delay>1.1744</delay>
		<module_name>Gaussian_Blur_Add2Mul2s9u8s9_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>(c + b * a)</label>
		<unit_area>282.4920</unit_area>
		<comb_area>282.4920</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>282.4920</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>1.3892</delay>
		<module_name>Gaussian_Blur_AbsAdd3s9s9s9_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>(/*ABS*/((sc_int&lt;11&gt; )( ((c + b) + a) ))&lt;0?(sc_uint&lt;11&gt; )-(( ((c + b) + a) )):(
sc_uint&lt;11&gt; )(( ((c + b) + a) )))</label>
		<unit_area>160.3980</unit_area>
		<comb_area>160.3980</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>160.3980</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>2.1745</delay>
		<module_name>Gaussian_Blur_Div_11U_18_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>/</label>
		<unit_area>106.7040</unit_area>
		<comb_area>106.7040</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>106.7040</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0600</delay>
		<module_name>Gaussian_Blur_N_Mux_9_2_21_1</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>MUX(2)</label>
		<unit_area>105.7293</unit_area>
		<comb_area>105.7293</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>105.7293</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.7160</delay>
		<module_name>Gaussian_Blur_R10_10Add3s9s9s9_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>((c + b) + a)</label>
		<unit_area>75.5820</unit_area>
		<comb_area>75.5820</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>75.5820</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.6950</delay>
		<module_name>Gaussian_Blur_Minus_11U_11S_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>-</label>
		<unit_area>43.0920</unit_area>
		<comb_area>43.0920</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>43.0920</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0900</delay>
		<module_name>Gaussian_Blur_N_Mux_11_2_20_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>MUX(2)</label>
		<unit_area>26.3340</unit_area>
		<comb_area>26.3340</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>26.3340</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0900</delay>
		<module_name>Gaussian_Blur_N_Mux_9_2_21_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>MUX(2)</label>
		<unit_area>21.5460</unit_area>
		<comb_area>21.5460</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>21.5460</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.3875</delay>
		<module_name>Gaussian_Blur_Add2u2Mul2i3u2_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>(b * 3ULL + a)</label>
		<unit_area>17.7840</unit_area>
		<comb_area>17.7840</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>17.7840</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.2258</delay>
		<module_name>Gaussian_Blur_gen_fifo_addr_alt0_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_DPOPT</module_origin>
		<count>1</count>
		<not_in_use/>
		<unit_area>8.5500</unit_area>
		<comb_area>8.5500</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>8.5500</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.1066</delay>
		<module_name>Gaussian_Blur_Add2i1u2_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>3.4200</unit_area>
		<comb_area>3.4200</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>6.8400</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0708</delay>
		<module_name>Gaussian_Blur_Xor_1Ux1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>^</label>
		<unit_area>4.4460</unit_area>
		<comb_area>4.4460</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>4.4460</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.1649</delay>
		<module_name>Gaussian_Blur_gen_busy_r_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_DPOPT</module_origin>
		<count>1</count>
		<not_in_use/>
		<unit_area>4.1040</unit_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>4.1040</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0194</delay>
		<module_name>Gaussian_Blur_Not_1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>!</label>
		<unit_area>4.1040</unit_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>4.1040</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0900</delay>
		<module_name>Gaussian_Blur_N_Muxb_1_2_17_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>MUX(2)</label>
		<unit_area>2.3940</unit_area>
		<comb_area>2.3940</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>2.3940</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0482</delay>
		<module_name>Gaussian_Blur_Lti3u2_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>&lt;</label>
		<unit_area>1.0260</unit_area>
		<comb_area>1.0260</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>2.0520</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0696</delay>
		<module_name>Gaussian_Blur_Or_1Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>|</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>1.3680</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0714</delay>
		<module_name>Gaussian_Blur_And_1Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>&amp;</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>1.3680</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>Gaussian_Blur_ROM_9X9_filter</module_name>
		<resource_kind>ROM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<reg_bits>90</reg_bits>
	<reg_count>21</reg_count>
	<resource>
		<module_name>reg_bit</module_name>
		<resource_kind>REGISTER</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<count>90</count>
		<total_area>668.9520</total_area>
		<unit_area>7.4328</unit_area>
		<comb_area>0.2280</comb_area>
		<seq_area>7.2048</seq_area>
		<latency>1</latency>
		<delay>0.114</delay>
		<setup_time>0.0655</setup_time>
	</resource>
	<mux_area>292.6180</mux_area>
	<control_area>59.3493</control_area>
	<total_area>1895.8066</total_area>
	<comb_area>1247.3746</comb_area>
	<seq_area>648.4320</seq_area>
	<total_bits>90</total_bits>
	<state_count>39</state_count>
	<netlist>
		<module_name>Gaussian_Blur</module_name>
		<port>
			<direction>in</direction>
			<clock/>
			<name>i_clk</name>
			<datatype W="1">bool</datatype>
			<source_loc>970</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>i_rst</name>
			<datatype W="1">bool</datatype>
			<source_loc>971</source_loc>
		</port>
		<source_loc>
			<id>6268</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>977,6263</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>i_rgb_busy</name>
			<datatype W="1">bool</datatype>
			<source_loc>6268</source_loc>
			<async/>
		</port>
		<source_loc>
			<id>6413</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5741,978,5787,6237,6255</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>i_rgb_vld</name>
			<datatype W="1">bool</datatype>
			<source_loc>6413</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>i_rgb_data</name>
			<datatype W="25">sc_int</datatype>
			<source_loc>5895</source_loc>
		</port>
		<source_loc>
			<id>6213</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>980,6207</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>o_result_busy</name>
			<datatype W="1">bool</datatype>
			<source_loc>6213</source_loc>
		</port>
		<source_loc>
			<id>6434</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>7757,981,5761</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>o_result_vld</name>
			<datatype W="1">bool</datatype>
			<source_loc>6434</source_loc>
			<async/>
		</port>
		<port>
			<direction>out</direction>
			<name>o_result_data</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>5938</source_loc>
		</port>
		<signal>
			<name>o_result_m_req_m_prev_trig_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>5725</source_loc>
			<area>6.8400</area>
			<comb_area>1.3680</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.1231</setup_time>
			<module_name>regr_sc_1</module_name>
		</signal>
		<source_loc>
			<id>6427</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5736,5734</sub_loc>
		</source_loc>
		<signal>
			<name>Gaussian_Blur_Xor_1Ux1U_1U_1_1_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>6427</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>6220</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5762,6217,6219</sub_loc>
		</source_loc>
		<source_loc>
			<id>6221</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6220,6222,6223</sub_loc>
		</source_loc>
		<signal>
			<name>o_result_m_unacked_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>6221</source_loc>
			<area>6.8400</area>
			<comb_area>1.3680</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.1231</setup_time>
			<module_name>regr_sc_1</module_name>
		</signal>
		<signal>
			<name>Gaussian_Blur_Or_1Ux1U_1U_4_2_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5760</source_loc>
			<async/>
		</signal>
		<signal>
			<name>Gaussian_Blur_N_Muxb_1_2_17_4_4_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5788</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>6410</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14451,14148,5783,5784,5789,5797,5798,6257</sub_loc>
		</source_loc>
		<signal>
			<name>i_rgb_m_unvalidated_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>6410</source_loc>
			<area>6.8400</area>
			<comb_area>1.3680</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.1038</setup_time>
			<module_name>regr_ss_1</module_name>
		</signal>
		<signal>
			<name>Gaussian_Blur_gen_busy_r_4_21_gen_busy_i_rgb_m_data_is_invalid_next</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>14125</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>2808</id>
			<loc_kind>DECL</loc_kind>
			<label>div</label>
			<file_id>3</file_id>
			<line>1772</line>
			<col>7</col>
		</source_loc>
		<source_loc>
			<id>4784</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>972,859,2808</sub_loc>
		</source_loc>
		<signal>
			<name>Gaussian_Blur_gen_busy_r_4_21_gdiv</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4784</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>2806</id>
			<loc_kind>DECL</loc_kind>
			<label>new_req</label>
			<file_id>3</file_id>
			<line>1744</line>
			<col>12</col>
		</source_loc>
		<source_loc>
			<id>4782</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>972,859,2806</sub_loc>
		</source_loc>
		<signal>
			<name>Gaussian_Blur_gen_busy_r_4_21_gnew_req</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4782</source_loc>
			<async/>
		</signal>
		<signal>
			<name>Gaussian_Blur_N_Mux_9_2_21_4_24_out1</name>
			<datatype W="9">sc_uint</datatype>
			<source_loc>6329</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>6403</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6121,6313,6325,6330,6336</sub_loc>
		</source_loc>
		<signal>
			<name>stall_fifo_1_stall_fifo_1_0</name>
			<datatype W="9">sc_int</datatype>
			<source_loc>6403</source_loc>
			<area>49.2480</area>
			<comb_area>0.0000</comb_area>
			<seq_area>49.2480</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.0655</setup_time>
			<module_name>regr_9</module_name>
		</signal>
		<source_loc>
			<id>6300</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6023,6291,6327,6359,6039,6343,6350,6354,6355,6358</sub_loc>
		</source_loc>
		<signal>
			<name>active_0</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>6300</source_loc>
			<area>6.8400</area>
			<comb_area>1.3680</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.1231</setup_time>
			<module_name>regr_sc_1</module_name>
		</signal>
		<signal>
			<name>Gaussian_Blur_gen_fifo_addr_alt0_4_22_amtmp004</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5993</source_loc>
			<async/>
		</signal>
		<signal>
			<name>Gaussian_Blur_gen_fifo_addr_alt0_4_22_amtmp003</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5993</source_loc>
			<async/>
		</signal>
		<signal>
			<name>Gaussian_Blur_gen_fifo_addr_alt0_4_22_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>6293</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>6392</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6085,6025,6287,6288,6294,6303,6304,6311</sub_loc>
		</source_loc>
		<signal>
			<name>fifo_dsel</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>6392</source_loc>
			<area>6.8400</area>
			<comb_area>1.3680</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.1231</setup_time>
			<module_name>regr_sc_1</module_name>
		</signal>
		<signal>
			<name>global_state_next</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>2347</source_loc>
			<async/>
			<state_reg/>
		</signal>
		<source_loc>
			<id>6299</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6021,6290</sub_loc>
		</source_loc>
		<signal>
			<name>r_busy</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>6299</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl7</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>2236</source_loc>
			<state_reg/>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<signal>
			<name>Gaussian_Blur_Minus_11U_11S_4_17_out1</name>
			<datatype W="11">sc_int</datatype>
			<source_loc>5910</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>6385</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2322,5909</sub_loc>
		</source_loc>
		<signal>
			<name>Gaussian_Blur_R10_10Add3s9s9s9_4_16_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>6385</source_loc>
			<async/>
		</signal>
		<signal>
			<name>bits_001</name>
			<datatype W="11">sc_int</datatype>
			<source_loc>2320</source_loc>
		</signal>
		<signal>
			<name>Gaussian_Blur_Div_11U_18_4_15_out1</name>
			<datatype W="11">sc_uint</datatype>
			<source_loc>5908</source_loc>
			<async/>
		</signal>
		<signal>
			<name>Gaussian_Blur_AbsAdd3s9s9s9_4_14_out1</name>
			<datatype W="11">sc_uint</datatype>
			<source_loc>5907</source_loc>
			<async/>
		</signal>
		<signal>
			<name>Gaussian_Blur_Add2Mul2s9u8s9_4_9_in1</name>
			<datatype W="9">sc_int</datatype>
			<source_loc>14000</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl6</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>2236</source_loc>
			<state_reg/>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<signal>
			<name>Gaussian_Blur_Add2Mul2s9u8s9_4_9_in2</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>2342</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>5233</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>976,2003</sub_loc>
		</source_loc>
		<signal>
			<name>Gaussian_Blur_Add2Mul2s9u8s9_4_9_in3</name>
			<datatype W="9">sc_int</datatype>
			<source_loc>5233</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl4</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>2236</source_loc>
			<state_reg/>
			<area>17.7840</area>
			<comb_area>2.7360</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_2</module_name>
		</signal>
		<signal>
			<name>Gaussian_Blur_Add2i1u2_4_8_in1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>14006</source_loc>
			<async/>
		</signal>
		<signal>
			<name>Gaussian_Blur_Add2u2Mul2i3u2_4_7_out1</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>5896</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>5189</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13987,13994,14001</sub_loc>
		</source_loc>
		<signal>
			<name>Gaussian_Blur_Add2u2Mul2i3u2_4_7_in1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>5189</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>5193</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13989,13996,14003</sub_loc>
		</source_loc>
		<signal>
			<name>Gaussian_Blur_Add2u2Mul2i3u2_4_7_in2</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>5193</source_loc>
			<async/>
		</signal>
		<signal>
			<name>Gaussian_Blur_Add2i1u2_4_6_in1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>14007</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl0</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>2236</source_loc>
			<state_reg/>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<source_loc>
			<id>6374</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6315,6314</sub_loc>
		</source_loc>
		<signal>
			<name>Gaussian_Blur_N_Mux_9_2_21_1_23_out1</name>
			<datatype W="9">sc_uint</datatype>
			<source_loc>6374</source_loc>
			<async/>
		</signal>
		<signal>
			<name>s_reg_19</name>
			<datatype W="9">sc_uint</datatype>
			<source_loc>5959</source_loc>
			<area>67.7160</area>
			<comb_area>0.0000</comb_area>
			<seq_area>67.7160</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_9</module_name>
		</signal>
		<signal>
			<name>Gaussian_Blur_Add2i1u2_4_8_out1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>5957</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>6379</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13949,5957</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_18</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>6379</source_loc>
			<area>15.0480</area>
			<comb_area>0.0000</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_2</module_name>
		</signal>
		<signal>
			<name>s_reg_17</name>
			<datatype W="9">sc_uint</datatype>
			<source_loc>5955</source_loc>
			<area>67.7160</area>
			<comb_area>0.0000</comb_area>
			<seq_area>67.7160</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_9</module_name>
		</signal>
		<source_loc>
			<id>2019</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>68</line>
			<col>20</col>
		</source_loc>
		<source_loc>
			<id>5235</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>975,2019</sub_loc>
		</source_loc>
		<source_loc>
			<id>6377</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5235,5952,5953</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_16</name>
			<datatype W="9">sc_uint</datatype>
			<source_loc>6377</source_loc>
			<area>67.7160</area>
			<comb_area>0.0000</comb_area>
			<seq_area>67.7160</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_9</module_name>
		</signal>
		<source_loc>
			<id>2021</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>68</line>
			<col>28</col>
		</source_loc>
		<source_loc>
			<id>5234</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>976,2021</sub_loc>
		</source_loc>
		<source_loc>
			<id>6376</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5234,5900</sub_loc>
		</source_loc>
		<signal>
			<name>Gaussian_Blur_Add2Mul2s9u8s9_4_9_out1</name>
			<datatype W="9">sc_int</datatype>
			<source_loc>6376</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>2018</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>68</line>
			<col>14</col>
		</source_loc>
		<source_loc>
			<id>5236</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>974,2018</sub_loc>
		</source_loc>
		<source_loc>
			<id>6378</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5236,5949,5950</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_15</name>
			<datatype W="9">sc_uint</datatype>
			<source_loc>6378</source_loc>
			<area>67.7160</area>
			<comb_area>0.0000</comb_area>
			<seq_area>67.7160</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_9</module_name>
		</signal>
		<signal>
			<name>Gaussian_Blur_Add2i1u2_4_6_out1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>5947</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>6381</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13947,5947</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_14</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>6381</source_loc>
			<area>15.0480</area>
			<comb_area>0.0000</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_2</module_name>
		</signal>
		<signal>
			<name>s_reg_13</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>5945</source_loc>
			<area>15.0480</area>
			<comb_area>0.0000</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_2</module_name>
		</signal>
		<source_loc>
			<id>6270</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5931,6265,6258</sub_loc>
		</source_loc>
		<signal>
			<name>Gaussian_Blur_gen_busy_r_4_21_out1</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>6270</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>6214</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5932,6209,6218,6208</sub_loc>
		</source_loc>
		<signal>
			<name>Gaussian_Blur_And_1Ux1U_1U_4_19_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>6214</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>6371</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5773,5771</sub_loc>
		</source_loc>
		<signal>
			<name>Gaussian_Blur_Not_1U_1U_1_3_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>6371</source_loc>
			<async/>
		</signal>
		<signal>
			<name>o_result_m_req_m_trig_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>5941</source_loc>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<source_loc>
			<id>6266</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5934,6256</sub_loc>
		</source_loc>
		<signal>
			<name>i_rgb_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<source_loc>6266</source_loc>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1578</setup_time>
			<module_name>regr_en_ss_1</module_name>
		</signal>
		<signal>
			<name>Gaussian_Blur_N_Mux_11_2_20_4_18_out1</name>
			<datatype W="11">sc_uint</datatype>
			<source_loc>5911</source_loc>
			<async/>
		</signal>
		<signal>
			<name>Gaussian_Blur_Lti3u2_4_11_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5902</source_loc>
			<async/>
		</signal>
		<signal>
			<name>Gaussian_Blur_Lti3u2_4_13_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5905</source_loc>
			<async/>
		</signal>
		<signal>
			<name>o_result_data_slice</name>
			<datatype W="24">sc_int</datatype>
			<source_loc>5938</source_loc>
			<area>180.5760</area>
			<comb_area>0.0000</comb_area>
			<seq_area>180.5760</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_24</module_name>
		</signal>
		<signal>
			<name>global_state</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>2347</source_loc>
			<state_reg/>
			<area>26.6760</area>
			<comb_area>4.1040</comb_area>
			<seq_area>22.5720</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_3</module_name>
		</signal>
		<source_loc>
			<id>6415</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5813,5893,5916,6365,6367</sub_loc>
		</source_loc>
		<signal>
			<name>stall0</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>6415</source_loc>
			<async/>
			<stall/>
		</signal>
		<signal>
			<name>filter_in1</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>14702</source_loc>
			<async/>
			<preserved/>
		</signal>
		<source_loc>
			<id>6334</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6312,6328,6363,6041,6362,5959</sub_loc>
		</source_loc>
		<signal>
			<name>filter_out1</name>
			<datatype W="9">sc_uint</datatype>
			<source_loc>6334</source_loc>
		</signal>
		<source_loc>
			<id>5991</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5959</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>Gaussian_Blur_ROM_9X9_filter</module_name>
			<name>filter</name>
			<instance_name>filter</instance_name>
			<thread>do_filter</thread>
			<port_conn>in1,filter_in1</port_conn>
			<port_conn>out1,filter_out1</port_conn>
			<port_conn>clk,i_clk</port_conn>
			<source_loc>5991</source_loc>
		</module_inst>
		<source_loc>
			<id>1934</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>13</line>
			<col>19</col>
		</source_loc>
		<source_loc>
			<id>5210</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>971,1934</sub_loc>
		</source_loc>
		<thread>
			<name>drive_o_result_data_slice</name>
			<clock>i_clk</clock>
			<module_name>mux_24bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>74.5082</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.2546</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>i_rgb_data</name>
					</rhs>
					<lsb>0</lsb>
					<msb>23</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>o_result_data_slice</name>
			</lhs>
			<rhs>
				<name>Gaussian_Blur_N_Mux_11_2_20_4_18_out1</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>Gaussian_Blur_Lti3u2_4_13_out1</name>
				<name>Gaussian_Blur_Lti3u2_4_11_out1</name>
			</cond>
			<source_loc>5210</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_i_rgb_m_busy_req_0</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>1</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.3260</controller_delay>
			<lhs>
				<name>i_rgb_m_busy_req_0</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>Gaussian_Blur_Lti3u2_4_11_out1</name>
				<name>Gaussian_Blur_Lti3u2_4_13_out1</name>
			</cond>
			<source_loc>5210</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_o_result_m_req_m_trig_req</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.2546</controller_delay>
			<lhs>
				<name>o_result_m_req_m_trig_req</name>
			</lhs>
			<rhs>
				<name>Gaussian_Blur_Not_1U_1U_1_3_out1</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>Gaussian_Blur_Lti3u2_4_13_out1</name>
				<name>Gaussian_Blur_Lti3u2_4_11_out1</name>
			</cond>
			<source_loc>5210</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_stall0</name>
			<async/>
			<module_name>mux_1bx3i1c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>3.8043</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.1118</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>stall0</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>Gaussian_Blur_gen_busy_r_4_21_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>0</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>Gaussian_Blur_And_1Ux1U_1U_4_19_out1</name>
			</rhs>
			<cond>
				<name>global_state</name>
			</cond>
			<source_loc>5210</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_s_reg_13</name>
			<clock>i_clk</clock>
			<module_name>mux_2bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>5.4329</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.2546</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>s_reg_13</name>
			</lhs>
			<rhs>
				<name>s_reg_14</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>Gaussian_Blur_Lti3u2_4_11_out1</name>
			</cond>
			<source_loc>5210</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_s_reg_14</name>
			<clock>i_clk</clock>
			<controller_delay>0.2546</controller_delay>
			<rhs>
				<name>Gaussian_Blur_Add2i1u2_4_6_out1</name>
			</rhs>
			<lhs>
				<name>s_reg_14</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>Gaussian_Blur_Lti3u2_4_11_out1</name>
			</cond>
			<source_loc>5210</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_s_reg_15</name>
			<clock>i_clk</clock>
			<module_name>mux_9bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>24.4479</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.1832</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>s_reg_15</name>
			</lhs>
			<rhs>
				<name>Gaussian_Blur_Add2Mul2s9u8s9_4_9_out1</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>5210</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_s_reg_16</name>
			<clock>i_clk</clock>
			<module_name>mux_9bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>24.4479</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.1832</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>s_reg_16</name>
			</lhs>
			<rhs>
				<name>Gaussian_Blur_Add2Mul2s9u8s9_4_9_out1</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>5210</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_s_reg_17</name>
			<clock>i_clk</clock>
			<module_name>mux_9bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>24.4479</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.1832</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>s_reg_17</name>
			</lhs>
			<rhs>
				<name>Gaussian_Blur_Add2Mul2s9u8s9_4_9_out1</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>5210</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_s_reg_18</name>
			<clock>i_clk</clock>
			<controller_delay>0.1832</controller_delay>
			<rhs>
				<name>Gaussian_Blur_Add2i1u2_4_8_out1</name>
			</rhs>
			<lhs>
				<name>s_reg_18</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>5210</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_s_reg_19</name>
			<clock>i_clk</clock>
			<controller_delay>0.1832</controller_delay>
			<rhs>
				<name>Gaussian_Blur_N_Mux_9_2_21_1_23_out1</name>
			</rhs>
			<lhs>
				<name>s_reg_19</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>5210</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_Gaussian_Blur_Add2i1u2_4_6_in1</name>
			<async/>
			<module_name>mux_2bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>5.4329</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<name>s_reg_14</name>
			</rhs>
			<lhs>
				<name>Gaussian_Blur_Add2i1u2_4_6_in1</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>gs_ctrl0</name>
			</cond>
			<source_loc>5210</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>Gaussian_Blur_Add2i1u2_4_6</name>
			<dissolved_from>Gaussian_Blur_Add2i1u2_4_6</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>Gaussian_Blur_Add2i1u2_4_6_in1</name>
			</rhs>
			<lhs>
				<name>Gaussian_Blur_Add2i1u2_4_6_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2307</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_Gaussian_Blur_Add2u2Mul2i3u2_4_7_in2</name>
			<async/>
			<module_name>mux_2bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>5.4329</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0714</controller_delay>
			<rhs>
				<name>s_reg_18</name>
			</rhs>
			<lhs>
				<name>Gaussian_Blur_Add2u2Mul2i3u2_4_7_in2</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>gs_ctrl0</name>
				<name>Gaussian_Blur_Lti3u2_4_11_out1</name>
			</cond>
			<source_loc>5210</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_Gaussian_Blur_Add2u2Mul2i3u2_4_7_in1</name>
			<async/>
			<module_name>mux_2bx3i1c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>6.6576</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.0714</controller_delay>
			<rhs>
				<name>s_reg_13</name>
			</rhs>
			<lhs>
				<name>Gaussian_Blur_Add2u2Mul2i3u2_4_7_in1</name>
			</lhs>
			<rhs>
				<name>s_reg_14</name>
			</rhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>gs_ctrl0</name>
				<name>Gaussian_Blur_Lti3u2_4_11_out1</name>
			</cond>
			<source_loc>5210</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>Gaussian_Blur_Add2u2Mul2i3u2_4_7</name>
			<dissolved_from>Gaussian_Blur_Add2u2Mul2i3u2_4_7</dissolved_from>
			<async/>
			<rhs>
				<name>Gaussian_Blur_Add2u2Mul2i3u2_4_7_in1</name>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<name>Gaussian_Blur_Add2u2Mul2i3u2_4_7_in2</name>
			</rhs>
			<lhs>
				<name>Gaussian_Blur_Add2u2Mul2i3u2_4_7_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>14702</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_Gaussian_Blur_Add2i1u2_4_8_in1</name>
			<async/>
			<module_name>mux_2bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>5.4329</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0714</controller_delay>
			<rhs>
				<name>s_reg_18</name>
			</rhs>
			<lhs>
				<name>Gaussian_Blur_Add2i1u2_4_8_in1</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>gs_ctrl0</name>
				<name>Gaussian_Blur_Lti3u2_4_11_out1</name>
			</cond>
			<source_loc>5210</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>Gaussian_Blur_Add2i1u2_4_8</name>
			<dissolved_from>Gaussian_Blur_Add2i1u2_4_8</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>Gaussian_Blur_Add2i1u2_4_8_in1</name>
			</rhs>
			<lhs>
				<name>Gaussian_Blur_Add2i1u2_4_8_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2307</source_loc>
			<thread>do_filter</thread>
		</thread>
		<assign>
			<name>drive_filter_in1</name>
			<lhs>
				<name>filter_in1</name>
			</lhs>
			<rhs>
				<name>Gaussian_Blur_Add2u2Mul2i3u2_4_7_out1</name>
			</rhs>
		</assign>
		<thread>
			<name>drive_Gaussian_Blur_Add2Mul2s9u8s9_4_9_in3</name>
			<async/>
			<module_name>mux_9bx3i0c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>30.0889</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.0714</controller_delay>
			<rhs>
				<name>s_reg_15</name>
			</rhs>
			<lhs>
				<name>Gaussian_Blur_Add2Mul2s9u8s9_4_9_in3</name>
			</lhs>
			<rhs>
				<name>s_reg_16</name>
			</rhs>
			<rhs>
				<name>s_reg_17</name>
			</rhs>
			<cond>
				<name>gs_ctrl4</name>
			</cond>
			<source_loc>5210</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_Gaussian_Blur_Add2Mul2s9u8s9_4_9_in2</name>
			<async/>
			<module_name>mux_8bx3i0c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>26.9763</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.0714</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>i_rgb_data</name>
					</rhs>
					<lsb>0</lsb>
					<msb>7</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>Gaussian_Blur_Add2Mul2s9u8s9_4_9_in2</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>o_result_data_slice</name>
					</rhs>
					<lsb>8</lsb>
					<msb>15</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>o_result_data_slice</name>
					</rhs>
					<lsb>16</lsb>
					<msb>23</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>gs_ctrl4</name>
			</cond>
			<source_loc>5210</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_Gaussian_Blur_Add2Mul2s9u8s9_4_9_in1</name>
			<async/>
			<module_name>mux_9bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>27.9405</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<name>s_reg_19</name>
			</rhs>
			<lhs>
				<name>Gaussian_Blur_Add2Mul2s9u8s9_4_9_in1</name>
			</lhs>
			<rhs>
				<name>Gaussian_Blur_N_Mux_9_2_21_1_23_out1</name>
			</rhs>
			<cond>
				<name>gs_ctrl6</name>
			</cond>
			<source_loc>5210</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>Gaussian_Blur_Add2Mul2s9u8s9_4_9</name>
			<dissolved_from>Gaussian_Blur_Add2Mul2s9u8s9_4_9</dissolved_from>
			<async/>
			<rhs>
				<name>Gaussian_Blur_Add2Mul2s9u8s9_4_9_in1</name>
			</rhs>
			<rhs>
				<name>Gaussian_Blur_Add2Mul2s9u8s9_4_9_in2</name>
			</rhs>
			<rhs>
				<name>Gaussian_Blur_Add2Mul2s9u8s9_4_9_in3</name>
			</rhs>
			<lhs>
				<name>Gaussian_Blur_Add2Mul2s9u8s9_4_9_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2343</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>Gaussian_Blur_Lti3u2_4_11</name>
			<dissolved_from>Gaussian_Blur_Lti3u2_4_11</dissolved_from>
			<async/>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<name>s_reg_18</name>
			</rhs>
			<lhs>
				<name>Gaussian_Blur_Lti3u2_4_11_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2254</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>Gaussian_Blur_Lti3u2_4_13</name>
			<dissolved_from>Gaussian_Blur_Lti3u2_4_13</dissolved_from>
			<async/>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<name>s_reg_14</name>
			</rhs>
			<lhs>
				<name>Gaussian_Blur_Lti3u2_4_13_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2254</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>Gaussian_Blur_AbsAdd3s9s9s9_4_14</name>
			<dissolved_from>Gaussian_Blur_AbsAdd3s9s9s9_4_14</dissolved_from>
			<async/>
			<rhs>
				<name>Gaussian_Blur_Add2Mul2s9u8s9_4_9_out1</name>
			</rhs>
			<rhs>
				<name>s_reg_16</name>
			</rhs>
			<rhs>
				<name>s_reg_15</name>
			</rhs>
			<lhs>
				<name>Gaussian_Blur_AbsAdd3s9s9s9_4_14_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2322</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>Gaussian_Blur_Div_11U_18_4_15</name>
			<dissolved_from>Gaussian_Blur_Div_11U_18_4_15</dissolved_from>
			<async/>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<name>Gaussian_Blur_AbsAdd3s9s9s9_4_14_out1</name>
			</rhs>
			<lhs>
				<name>Gaussian_Blur_Div_11U_18_4_15_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2322</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_bits_001</name>
			<dissolved_from>Gaussian_Blur_R10_10Add3s9s9s9_4_16</dissolved_from>
			<async/>
			<rhs>
				<name>Gaussian_Blur_Add2Mul2s9u8s9_4_9_out1</name>
			</rhs>
			<rhs>
				<name>s_reg_16</name>
			</rhs>
			<rhs>
				<name>s_reg_15</name>
			</rhs>
			<lhs>
				<name>bits_001</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2320</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>Gaussian_Blur_R10_10Add3s9s9s9_4_16</name>
			<dissolved_from>Gaussian_Blur_R10_10Add3s9s9s9_4_16</dissolved_from>
			<async/>
			<rhs>
				<bit_select>
					<rhs>
						<name>bits_001</name>
					</rhs>
					<lsb>10</lsb>
					<msb>10</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>Gaussian_Blur_R10_10Add3s9s9s9_4_16_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2322</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>Gaussian_Blur_Minus_11U_11S_4_17</name>
			<dissolved_from>Gaussian_Blur_Minus_11U_11S_4_17</dissolved_from>
			<async/>
			<rhs>
				<name>Gaussian_Blur_Div_11U_18_4_15_out1</name>
			</rhs>
			<lhs>
				<name>Gaussian_Blur_Minus_11U_11S_4_17_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2322</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>Gaussian_Blur_N_Mux_11_2_20_4_18</name>
			<dissolved_from>Gaussian_Blur_N_Mux_11_2_20_4_18</dissolved_from>
			<async/>
			<mux_area>26.3340</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>Gaussian_Blur_Minus_11U_11S_4_17_out1</name>
			</rhs>
			<lhs>
				<name>Gaussian_Blur_N_Mux_11_2_20_4_18_out1</name>
			</lhs>
			<rhs>
				<name>Gaussian_Blur_Div_11U_18_4_15_out1</name>
			</rhs>
			<cond>
				<name>Gaussian_Blur_R10_10Add3s9s9s9_4_16_out1</name>
			</cond>
			<source_loc>2322</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_r_busy</name>
			<async/>
			<stall>
				<async>1</async>
				<name>stall0</name>
			</stall>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0714</controller_delay>
			<rhs>
				<value>1</value>
			</rhs>
			<lhs>
				<name>r_busy</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>gs_ctrl7</name>
			</cond>
			<source_loc>5210</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_global_state</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0288</controller_delay>
			<lhs>
				<name>global_state</name>
			</lhs>
			<rhs>
				<name>global_state_next</name>
			</rhs>
			<cond>
				<name>stall0</name>
			</cond>
			<source_loc>5210</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_global_state_next</name>
			<async/>
			<module_name>mux_3bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>8.1493</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.2546</controller_delay>
			<rhs>
				<value>1</value>
				<name>global_state</name>
			</rhs>
			<lhs>
				<name>global_state_next</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>global_state</name>
				<name>Gaussian_Blur_Lti3u2_4_11_out1</name>
				<name>Gaussian_Blur_Lti3u2_4_13_out1</name>
			</cond>
			<source_loc>2236</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl0</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.1832</controller_delay>
			<lhs>
				<name>gs_ctrl0</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>2236</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl4</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_2bx3i3c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>5.4471</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.1832</controller_delay>
			<lhs>
				<name>gs_ctrl4</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>2236</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl6</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.1832</controller_delay>
			<lhs>
				<name>gs_ctrl6</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>2236</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl7</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.1832</controller_delay>
			<lhs>
				<name>gs_ctrl7</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>2236</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_fifo_dsel</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>fifo_dsel</name>
			</lhs>
			<rhs>
				<name>Gaussian_Blur_gen_fifo_addr_alt0_4_22_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>1934</source_loc>
			<thread>gen_fifo_addr</thread>
		</thread>
		<thread>
			<name>Gaussian_Blur_gen_fifo_addr_alt0_4_22_p4</name>
			<dissolved_from>Gaussian_Blur_gen_fifo_addr_alt0_4_22</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>fifo_dsel</name>
			</rhs>
			<lhs>
				<name>Gaussian_Blur_gen_fifo_addr_alt0_4_22_out1</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>Gaussian_Blur_gen_fifo_addr_alt0_4_22_amtmp004</name>
				<name>Gaussian_Blur_gen_fifo_addr_alt0_4_22_amtmp003</name>
			</cond>
			<source_loc>6171</source_loc>
			<thread>gen_fifo_addr</thread>
		</thread>
		<thread>
			<name>Gaussian_Blur_gen_fifo_addr_alt0_4_22_p3</name>
			<dissolved_from>Gaussian_Blur_gen_fifo_addr_alt0_4_22</dissolved_from>
			<async/>
			<rhs>
				<name>fifo_dsel</name>
			</rhs>
			<rhs>
				<name>r_busy</name>
			</rhs>
			<rhs>
				<name>active_0</name>
			</rhs>
			<lhs>
				<name>Gaussian_Blur_gen_fifo_addr_alt0_4_22_amtmp003</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>5993</source_loc>
			<thread>gen_fifo_addr</thread>
		</thread>
		<thread>
			<name>Gaussian_Blur_gen_fifo_addr_alt0_4_22_p2</name>
			<dissolved_from>Gaussian_Blur_gen_fifo_addr_alt0_4_22</dissolved_from>
			<async/>
			<rhs>
				<name>fifo_dsel</name>
			</rhs>
			<rhs>
				<name>r_busy</name>
			</rhs>
			<rhs>
				<name>active_0</name>
			</rhs>
			<lhs>
				<name>Gaussian_Blur_gen_fifo_addr_alt0_4_22_amtmp004</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>5993</source_loc>
			<thread>gen_fifo_addr</thread>
		</thread>
		<thread>
			<name>Gaussian_Blur_N_Mux_9_2_21_1_23</name>
			<dissolved_from>Gaussian_Blur_N_Mux_9_2_21_1_23</dissolved_from>
			<async/>
			<mux_area>105.7293</mux_area>
			<mux_delay>0.0600</mux_delay>
			<control_delay>0.0600</control_delay>
			<rhs>
				<name>stall_fifo_1_stall_fifo_1_0</name>
			</rhs>
			<lhs>
				<name>Gaussian_Blur_N_Mux_9_2_21_1_23_out1</name>
			</lhs>
			<rhs>
				<name>filter_out1</name>
			</rhs>
			<cond>
				<name>fifo_dsel</name>
			</cond>
			<source_loc>6173</source_loc>
			<thread>gen_fifo_out</thread>
		</thread>
		<thread>
			<name>drive_stall_fifo_1_stall_fifo_1_0</name>
			<clock>i_clk</clock>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<name>Gaussian_Blur_N_Mux_9_2_21_4_24_out1</name>
			</rhs>
			<lhs>
				<name>stall_fifo_1_stall_fifo_1_0</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>6336</source_loc>
			<thread>gen_fifo_data</thread>
		</thread>
		<thread>
			<name>Gaussian_Blur_N_Mux_9_2_21_4_24</name>
			<dissolved_from>Gaussian_Blur_N_Mux_9_2_21_4_24</dissolved_from>
			<async/>
			<mux_area>21.5460</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>filter_out1</name>
			</rhs>
			<lhs>
				<name>Gaussian_Blur_N_Mux_9_2_21_4_24_out1</name>
			</lhs>
			<rhs>
				<name>stall_fifo_1_stall_fifo_1_0</name>
			</rhs>
			<cond>
				<name>active_0</name>
			</cond>
			<source_loc>6173</source_loc>
			<thread>gen_fifo_data</thread>
		</thread>
		<thread>
			<name>drive_active_0</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.3260</controller_delay>
			<lhs>
				<name>active_0</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>Gaussian_Blur_Lti3u2_4_11_out1</name>
				<name>Gaussian_Blur_Lti3u2_4_13_out1</name>
			</cond>
			<source_loc>1934</source_loc>
			<thread>gen_active_0</thread>
		</thread>
		<assign>
			<name>drive_i_rgb_busy</name>
			<lhs>
				<name>i_rgb_busy</name>
			</lhs>
			<rhs>
				<name>Gaussian_Blur_gen_busy_r_4_21_out1</name>
			</rhs>
		</assign>
		<thread>
			<name>Gaussian_Blur_gen_busy_r_4_21_p8</name>
			<dissolved_from>Gaussian_Blur_gen_busy_r_4_21</dissolved_from>
			<async/>
			<rhs>
				<name>Gaussian_Blur_gen_busy_r_4_21_gnew_req</name>
				<name>Gaussian_Blur_gen_busy_r_4_21_gdiv</name>
				<name>Gaussian_Blur_gen_busy_r_4_21_gen_busy_i_rgb_m_data_is_invalid_next</name>
			</rhs>
			<lhs>
				<name>Gaussian_Blur_gen_busy_r_4_21_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>10365</source_loc>
			<thread>gen_busy</thread>
		</thread>
		<thread>
			<name>Gaussian_Blur_gen_busy_r_4_21_p7</name>
			<dissolved_from>Gaussian_Blur_gen_busy_r_4_21</dissolved_from>
			<async/>
			<rhs>
				<name>Gaussian_Blur_gen_busy_r_4_21_gdiv</name>
			</rhs>
			<lhs>
				<name>Gaussian_Blur_gen_busy_r_4_21_gen_busy_i_rgb_m_data_is_invalid_next</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>10364</source_loc>
			<thread>gen_busy</thread>
		</thread>
		<thread>
			<name>Gaussian_Blur_gen_busy_r_4_21_p6</name>
			<dissolved_from>Gaussian_Blur_gen_busy_r_4_21</dissolved_from>
			<async/>
			<rhs>
				<name>Gaussian_Blur_gen_busy_r_4_21_gnew_req</name>
			</rhs>
			<rhs>
				<name>i_rgb_vld</name>
			</rhs>
			<lhs>
				<name>Gaussian_Blur_gen_busy_r_4_21_gdiv</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>10352</source_loc>
			<thread>gen_busy</thread>
		</thread>
		<thread>
			<name>Gaussian_Blur_gen_busy_r_4_21_p5</name>
			<dissolved_from>Gaussian_Blur_gen_busy_r_4_21</dissolved_from>
			<async/>
			<rhs>
				<name>i_rgb_vld</name>
			</rhs>
			<rhs>
				<name>i_rgb_m_unvalidated_req</name>
			</rhs>
			<rhs>
				<name>i_rgb_m_busy_req_0</name>
			</rhs>
			<lhs>
				<name>Gaussian_Blur_gen_busy_r_4_21_gnew_req</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>10321</source_loc>
			<thread>gen_busy</thread>
		</thread>
		<thread>
			<name>drive_i_rgb_m_unvalidated_req</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>1</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>i_rgb_m_unvalidated_req</name>
			</lhs>
			<rhs>
				<name>Gaussian_Blur_N_Muxb_1_2_17_4_4_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>10091</source_loc>
			<thread>gen_unvalidated_req</thread>
		</thread>
		<thread>
			<name>Gaussian_Blur_N_Muxb_1_2_17_4_4</name>
			<dissolved_from>Gaussian_Blur_N_Muxb_1_2_17_4_4</dissolved_from>
			<async/>
			<mux_area>2.3940</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>i_rgb_m_unvalidated_req</name>
			</rhs>
			<lhs>
				<name>Gaussian_Blur_N_Muxb_1_2_17_4_4_out1</name>
			</lhs>
			<rhs>
				<name>i_rgb_vld</name>
			</rhs>
			<cond>
				<name>i_rgb_m_busy_req_0</name>
			</cond>
			<source_loc>14715</source_loc>
			<thread>gen_unvalidated_req</thread>
		</thread>
		<assign>
			<name>drive_o_result_vld</name>
			<lhs>
				<name>o_result_vld</name>
			</lhs>
			<rhs>
				<name>Gaussian_Blur_Or_1Ux1U_1U_4_2_out1</name>
			</rhs>
		</assign>
		<thread>
			<name>Gaussian_Blur_Or_1Ux1U_1U_4_2</name>
			<dissolved_from>Gaussian_Blur_Or_1Ux1U_1U_4_2</dissolved_from>
			<async/>
			<rhs>
				<name>Gaussian_Blur_Xor_1Ux1U_1U_1_1_out1</name>
			</rhs>
			<rhs>
				<name>o_result_m_unacked_req</name>
			</rhs>
			<lhs>
				<name>Gaussian_Blur_Or_1Ux1U_1U_4_2_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>8254</source_loc>
			<thread>gen_vld</thread>
		</thread>
		<thread>
			<name>drive_o_result_m_unacked_req</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>o_result_m_unacked_req</name>
			</lhs>
			<rhs>
				<name>Gaussian_Blur_And_1Ux1U_1U_4_19_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>8106</source_loc>
			<thread>gen_unacked_req</thread>
		</thread>
		<thread>
			<name>Gaussian_Blur_And_1Ux1U_1U_4_19</name>
			<dissolved_from>Gaussian_Blur_And_1Ux1U_1U_4_19</dissolved_from>
			<async/>
			<rhs>
				<name>o_result_vld</name>
			</rhs>
			<rhs>
				<name>o_result_busy</name>
			</rhs>
			<lhs>
				<name>Gaussian_Blur_And_1Ux1U_1U_4_19_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>9405</source_loc>
			<thread>gen_stalling</thread>
		</thread>
		<thread>
			<name>Gaussian_Blur_Xor_1Ux1U_1U_1_1</name>
			<dissolved_from>Gaussian_Blur_Xor_1Ux1U_1U_1_1</dissolved_from>
			<async/>
			<rhs>
				<name>o_result_m_req_m_prev_trig_req</name>
			</rhs>
			<rhs>
				<name>o_result_m_req_m_trig_req</name>
			</rhs>
			<lhs>
				<name>Gaussian_Blur_Xor_1Ux1U_1U_1_1_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>7607</source_loc>
			<thread>gen_active</thread>
		</thread>
		<thread>
			<name>drive_o_result_m_req_m_prev_trig_req</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>o_result_m_req_m_prev_trig_req</name>
			</lhs>
			<rhs>
				<name>o_result_m_req_m_trig_req</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>7474</source_loc>
			<thread>gen_prev_trig_reg</thread>
		</thread>
		<thread>
			<name>Gaussian_Blur_Not_1U_1U_1_3</name>
			<dissolved_from>Gaussian_Blur_Not_1U_1U_1_3</dissolved_from>
			<async/>
			<rhs>
				<name>o_result_m_req_m_trig_req</name>
			</rhs>
			<lhs>
				<name>Gaussian_Blur_Not_1U_1U_1_3_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>6959</source_loc>
			<thread>gen_next_trig_reg</thread>
		</thread>
		<assign>
			<name>drive_o_result_data</name>
			<lhs>
				<name>o_result_data</name>
			</lhs>
			<rhs>
				<name>o_result_data_slice</name>
			</rhs>
		</assign>
		<source_loc>
			<id>5987</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5911</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>Gaussian_Blur_N_Mux_11_2_20_4</module_name>
			<name>Gaussian_Blur_N_Mux_11_2_20_4_18</name>
			<instance_name>Gaussian_Blur_N_Mux_11_2_20_4_18</instance_name>
			<source_loc>5987</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>Gaussian_Blur_N_Mux_11_2_20_4_18</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5984</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5910</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>Gaussian_Blur_Minus_11U_11S_4</module_name>
			<name>Gaussian_Blur_Minus_11U_11S_4_17</name>
			<instance_name>Gaussian_Blur_Minus_11U_11S_4_17</instance_name>
			<source_loc>5984</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>Gaussian_Blur_Minus_11U_11S_4_17</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5981</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5905</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>Gaussian_Blur_Lti3u2_4</module_name>
			<name>Gaussian_Blur_Lti3u2_4_13</name>
			<instance_name>Gaussian_Blur_Lti3u2_4_13</instance_name>
			<source_loc>5981</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>Gaussian_Blur_Lti3u2_4_13</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5978</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5902</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>Gaussian_Blur_Lti3u2_4</module_name>
			<name>Gaussian_Blur_Lti3u2_4_11</name>
			<instance_name>Gaussian_Blur_Lti3u2_4_11</instance_name>
			<source_loc>5978</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>Gaussian_Blur_Lti3u2_4_11</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5975</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5908</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>Gaussian_Blur_Div_11U_18_4</module_name>
			<name>Gaussian_Blur_Div_11U_18_4_15</name>
			<instance_name>Gaussian_Blur_Div_11U_18_4_15</instance_name>
			<source_loc>5975</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>Gaussian_Blur_Div_11U_18_4_15</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5988</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5909</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>Gaussian_Blur_R10_10Add3s9s9s9_4</module_name>
			<name>Gaussian_Blur_R10_10Add3s9s9s9_4_16</name>
			<instance_name>Gaussian_Blur_R10_10Add3s9s9s9_4_16</instance_name>
			<source_loc>5988</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>drive_bits_001</dissolved_to>
			<dissolved_to>Gaussian_Blur_R10_10Add3s9s9s9_4_16</dissolved_to>
		</module_inst>
		<source_loc>
			<id>6215</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6208</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>Gaussian_Blur_And_1Ux1U_1U_4</module_name>
			<name>Gaussian_Blur_And_1Ux1U_1U_4_19</name>
			<instance_name>Gaussian_Blur_And_1Ux1U_1U_4_19</instance_name>
			<source_loc>6215</source_loc>
			<thread>gen_stalling</thread>
			<dissolved_to>Gaussian_Blur_And_1Ux1U_1U_4_19</dissolved_to>
		</module_inst>
		<source_loc>
			<id>6271</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6258</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>Gaussian_Blur_gen_busy_r_4</module_name>
			<name>Gaussian_Blur_gen_busy_r_4_21</name>
			<instance_name>Gaussian_Blur_gen_busy_r_4_21</instance_name>
			<source_loc>6271</source_loc>
			<thread>gen_busy</thread>
			<dissolved_to>Gaussian_Blur_gen_busy_r_4_21_p8</dissolved_to>
			<dissolved_to>Gaussian_Blur_gen_busy_r_4_21_p7</dissolved_to>
			<dissolved_to>Gaussian_Blur_gen_busy_r_4_21_p6</dissolved_to>
			<dissolved_to>Gaussian_Blur_gen_busy_r_4_21_p5</dissolved_to>
		</module_inst>
		<source_loc>
			<id>6305</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6293</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>Gaussian_Blur_gen_fifo_addr_alt0_4</module_name>
			<name>Gaussian_Blur_gen_fifo_addr_alt0_4_22</name>
			<instance_name>Gaussian_Blur_gen_fifo_addr_alt0_4_22</instance_name>
			<source_loc>6305</source_loc>
			<thread>gen_fifo_addr</thread>
			<dissolved_to>Gaussian_Blur_gen_fifo_addr_alt0_4_22_p4</dissolved_to>
			<dissolved_to>Gaussian_Blur_gen_fifo_addr_alt0_4_22_p3</dissolved_to>
			<dissolved_to>Gaussian_Blur_gen_fifo_addr_alt0_4_22_p2</dissolved_to>
		</module_inst>
		<source_loc>
			<id>6316</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6314</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>Gaussian_Blur_N_Mux_9_2_21_1</module_name>
			<name>Gaussian_Blur_N_Mux_9_2_21_1_23</name>
			<instance_name>Gaussian_Blur_N_Mux_9_2_21_1_23</instance_name>
			<source_loc>6316</source_loc>
			<thread>gen_fifo_out</thread>
			<dissolved_to>Gaussian_Blur_N_Mux_9_2_21_1_23</dissolved_to>
		</module_inst>
		<source_loc>
			<id>6337</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6329</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>Gaussian_Blur_N_Mux_9_2_21_4</module_name>
			<name>Gaussian_Blur_N_Mux_9_2_21_4_24</name>
			<instance_name>Gaussian_Blur_N_Mux_9_2_21_4_24</instance_name>
			<source_loc>6337</source_loc>
			<thread>gen_fifo_data</thread>
			<dissolved_to>Gaussian_Blur_N_Mux_9_2_21_4_24</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5737</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5734</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>Gaussian_Blur_Xor_1Ux1U_1U_1</module_name>
			<name>Gaussian_Blur_Xor_1Ux1U_1U_1_1</name>
			<instance_name>Gaussian_Blur_Xor_1Ux1U_1U_1_1</instance_name>
			<source_loc>5737</source_loc>
			<thread>gen_active</thread>
			<dissolved_to>Gaussian_Blur_Xor_1Ux1U_1U_1_1</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5764</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5760</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>Gaussian_Blur_Or_1Ux1U_1U_4</module_name>
			<name>Gaussian_Blur_Or_1Ux1U_1U_4_2</name>
			<instance_name>Gaussian_Blur_Or_1Ux1U_1U_4_2</instance_name>
			<source_loc>5764</source_loc>
			<thread>gen_vld</thread>
			<dissolved_to>Gaussian_Blur_Or_1Ux1U_1U_4_2</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5966</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5947</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>Gaussian_Blur_Add2i1u2_4</module_name>
			<name>Gaussian_Blur_Add2i1u2_4_6</name>
			<instance_name>Gaussian_Blur_Add2i1u2_4_6</instance_name>
			<source_loc>5966</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>Gaussian_Blur_Add2i1u2_4_6</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5972</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5896</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>Gaussian_Blur_Add2u2Mul2i3u2_4</module_name>
			<name>Gaussian_Blur_Add2u2Mul2i3u2_4_7</name>
			<instance_name>Gaussian_Blur_Add2u2Mul2i3u2_4_7</instance_name>
			<source_loc>5972</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>Gaussian_Blur_Add2u2Mul2i3u2_4_7</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5969</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5957</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>Gaussian_Blur_Add2i1u2_4</module_name>
			<name>Gaussian_Blur_Add2i1u2_4_8</name>
			<instance_name>Gaussian_Blur_Add2i1u2_4_8</instance_name>
			<source_loc>5969</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>Gaussian_Blur_Add2i1u2_4_8</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5965</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5950,5953,5900</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>Gaussian_Blur_Add2Mul2s9u8s9_4</module_name>
			<name>Gaussian_Blur_Add2Mul2s9u8s9_4_9</name>
			<instance_name>Gaussian_Blur_Add2Mul2s9u8s9_4_9</instance_name>
			<source_loc>5965</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>Gaussian_Blur_Add2Mul2s9u8s9_4_9</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5964</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5907</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>Gaussian_Blur_AbsAdd3s9s9s9_4</module_name>
			<name>Gaussian_Blur_AbsAdd3s9s9s9_4_14</name>
			<instance_name>Gaussian_Blur_AbsAdd3s9s9s9_4_14</instance_name>
			<source_loc>5964</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>Gaussian_Blur_AbsAdd3s9s9s9_4_14</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5799</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5788</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>Gaussian_Blur_N_Muxb_1_2_17_4</module_name>
			<name>Gaussian_Blur_N_Muxb_1_2_17_4_4</name>
			<instance_name>Gaussian_Blur_N_Muxb_1_2_17_4_4</instance_name>
			<source_loc>5799</source_loc>
			<thread>gen_unvalidated_req</thread>
			<dissolved_to>Gaussian_Blur_N_Muxb_1_2_17_4_4</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5774</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5771</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>Gaussian_Blur_Not_1U_1U_1</module_name>
			<name>Gaussian_Blur_Not_1U_1U_1_3</name>
			<instance_name>Gaussian_Blur_Not_1U_1U_1_3</instance_name>
			<source_loc>5774</source_loc>
			<thread>gen_next_trig_reg</thread>
			<dissolved_to>Gaussian_Blur_Not_1U_1U_1_3</dissolved_to>
		</module_inst>
	</netlist>
	<phase_complete>rtl</phase_complete>
	<phase_summary>
		<phase_complete>rtl</phase_complete>
		<summary>Synthesis complete: 0 errors, 6 warnings, area=1895, bits=90</summary>
	</phase_summary>
	<message_counts>
		<message_count>
			<code_num>847</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>1433</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2588</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>171</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>198</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>300</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>472</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>486</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>487</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>488</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>491</code_num>
			<count>13</count>
		</message_count>
		<message_count>
			<code_num>494</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>815</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>852</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>860</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1037</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>1277</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1483</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1727</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>3065</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>3280</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>116</code_num>
			<count>38</count>
		</message_count>
		<message_count>
			<code_num>144</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>148</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>182</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>195</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>259</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>261</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>289</code_num>
			<count>3</count>
		</message_count>
		<message_count>
			<code_num>305</code_num>
			<count>217</count>
		</message_count>
		<message_count>
			<code_num>306</code_num>
			<count>217</count>
		</message_count>
		<message_count>
			<code_num>481</code_num>
			<count>108</count>
		</message_count>
		<message_count>
			<code_num>802</code_num>
			<count>17</count>
		</message_count>
		<message_count>
			<code_num>803</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>805</code_num>
			<count>72</count>
		</message_count>
		<message_count>
			<code_num>807</code_num>
			<count>51</count>
		</message_count>
		<message_count>
			<code_num>808</code_num>
			<count>18</count>
		</message_count>
		<message_count>
			<code_num>809</code_num>
			<count>24</count>
		</message_count>
		<message_count>
			<code_num>810</code_num>
			<count>17</count>
		</message_count>
		<message_count>
			<code_num>811</code_num>
			<count>18</count>
		</message_count>
		<message_count>
			<code_num>812</code_num>
			<count>18</count>
		</message_count>
		<message_count>
			<code_num>813</code_num>
			<count>3</count>
		</message_count>
		<message_count>
			<code_num>814</code_num>
			<count>3</count>
		</message_count>
		<message_count>
			<code_num>907</code_num>
			<count>29</count>
		</message_count>
		<message_count>
			<code_num>967</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>968</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>969</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>970</code_num>
			<count>17</count>
		</message_count>
		<message_count>
			<code_num>971</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1006</code_num>
			<count>17</count>
		</message_count>
		<message_count>
			<code_num>1131</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1155</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1166</code_num>
			<count>17</count>
		</message_count>
		<message_count>
			<code_num>1167</code_num>
			<count>5</count>
		</message_count>
		<message_count>
			<code_num>1168</code_num>
			<count>5</count>
		</message_count>
		<message_count>
			<code_num>1170</code_num>
			<count>17</count>
		</message_count>
		<message_count>
			<code_num>1171</code_num>
			<count>17</count>
		</message_count>
		<message_count>
			<code_num>1218</code_num>
			<count>17</count>
		</message_count>
		<message_count>
			<code_num>1219</code_num>
			<count>12</count>
		</message_count>
		<message_count>
			<code_num>1220</code_num>
			<count>21</count>
		</message_count>
		<message_count>
			<code_num>1230</code_num>
			<count>29</count>
		</message_count>
		<message_count>
			<code_num>1279</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1351</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1352</code_num>
			<count>16</count>
		</message_count>
		<message_count>
			<code_num>1425</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1429</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>1430</code_num>
			<count>152</count>
		</message_count>
		<message_count>
			<code_num>1431</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>1438</code_num>
			<count>32</count>
		</message_count>
		<message_count>
			<code_num>1440</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1442</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1463</code_num>
			<count>5</count>
		</message_count>
		<message_count>
			<code_num>1472</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1677</code_num>
			<count>51</count>
		</message_count>
		<message_count>
			<code_num>1766</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>1767</code_num>
			<count>3</count>
		</message_count>
		<message_count>
			<code_num>1768</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>1824</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1825</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>2080</code_num>
			<count>102</count>
		</message_count>
		<message_count>
			<code_num>2098</code_num>
			<count>17</count>
		</message_count>
		<message_count>
			<code_num>2361</code_num>
			<count>17</count>
		</message_count>
		<message_count>
			<code_num>2604</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2723</code_num>
			<count>19</count>
		</message_count>
		<message_count>
			<code_num>2788</code_num>
			<count>50</count>
		</message_count>
		<message_count>
			<code_num>2790</code_num>
			<count>66</count>
		</message_count>
		<message_count>
			<code_num>2791</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2831</code_num>
			<count>3</count>
		</message_count>
		<message_count>
			<code_num>2835</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>2917</code_num>
			<count>17</count>
		</message_count>
		<message_count>
			<code_num>2918</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2923</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2924</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>3257</code_num>
			<count>17</count>
		</message_count>
	</message_counts>
	<end_time>Thu May  6 05:58:19 2021</end_time>
	<timers>
		<phase>
			<name>front_end</name>
			<real_time>2</real_time>
			<cpu_time>1</cpu_time>
		</phase>
		<phase>
			<name>normalization</name>
			<real_time>2</real_time>
			<cpu_time>2</cpu_time>
		</phase>
		<phase>
			<name>part_characterization</name>
			<real_time>0</real_time>
			<cpu_time>31</cpu_time>
		</phase>
		<phase>
			<name>pattern_matching</name>
			<real_time>34</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>scheduling</name>
			<real_time>1</real_time>
			<cpu_time>1</cpu_time>
		</phase>
		<phase>
			<name>allocation</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>pre_allocation</name>
			<real_time>1</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>post_allocation</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>cleanup</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>emit</name>
			<real_time>1</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>cynth</name>
			<real_time>52</real_time>
			<cpu_time>6</cpu_time>
		</phase>
		<phase>
			<name>total</name>
			<real_time>52</real_time>
			<cpu_time>37</cpu_time>
		</phase>
	</timers>
	<footprint>535908</footprint>
	<subprocess_footprint>719280</subprocess_footprint>
	<exit_status>0</exit_status>
</tool_log>
