library ieee;
use ieee.std_logic_1164.all;

entity problhma1 is
	port(
		x1, x2, x3, x4, x5: in std_logic;
		f: out std_logic
	);
end problhma1;

architecture arc_problhma1 of problhma1 is:
begin
	f <= x1 and x2 and x3 and x4 and x5;
end acr_problhma1;