0.6
2016.3
Oct 10 2016
19:46:48
A:/COMP_ARCH/PYNQ_Projects/HLS_proj/proj_7_prefetch_log/prefetch_log/solution1/sim/verilog/AESL_axi_master_A_BUS.v,1586323344,systemVerilog,,,,AESL_axi_master_A_BUS,C:/Xilinx/Vivado/2016.3/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
A:/COMP_ARCH/PYNQ_Projects/HLS_proj/proj_7_prefetch_log/prefetch_log/solution1/sim/verilog/AESL_axi_master_LOG_BUS.v,1586323344,systemVerilog,,,,AESL_axi_master_LOG_BUS,C:/Xilinx/Vivado/2016.3/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
A:/COMP_ARCH/PYNQ_Projects/HLS_proj/proj_7_prefetch_log/prefetch_log/solution1/sim/verilog/AESL_axi_slave_AXILiteS.v,1586323344,systemVerilog,,,,AESL_axi_slave_AXILiteS,C:/Xilinx/Vivado/2016.3/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
A:/COMP_ARCH/PYNQ_Projects/HLS_proj/proj_7_prefetch_log/prefetch_log/solution1/sim/verilog/fetch_log.autotb.v,1586323344,systemVerilog,,,,apatb_fetch_log_top,C:/Xilinx/Vivado/2016.3/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
A:/COMP_ARCH/PYNQ_Projects/HLS_proj/proj_7_prefetch_log/prefetch_log/solution1/sim/verilog/fetch_log.v,1586323285,systemVerilog,,,,fetch_log,C:/Xilinx/Vivado/2016.3/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
A:/COMP_ARCH/PYNQ_Projects/HLS_proj/proj_7_prefetch_log/prefetch_log/solution1/sim/verilog/fetch_log_AXILiteS_s_axi.v,1586323285,systemVerilog,,,,fetch_log_AXILiteS_s_axi,C:/Xilinx/Vivado/2016.3/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
A:/COMP_ARCH/PYNQ_Projects/HLS_proj/proj_7_prefetch_log/prefetch_log/solution1/sim/verilog/fetch_log_A_BUS_m_axi.v,1586323286,systemVerilog,,,,fetch_log_A_BUS_m_axi;fetch_log_A_BUS_m_axi_buffer;fetch_log_A_BUS_m_axi_decoder;fetch_log_A_BUS_m_axi_fifo;fetch_log_A_BUS_m_axi_read;fetch_log_A_BUS_m_axi_reg_slice;fetch_log_A_BUS_m_axi_throttl;fetch_log_A_BUS_m_axi_write,C:/Xilinx/Vivado/2016.3/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
A:/COMP_ARCH/PYNQ_Projects/HLS_proj/proj_7_prefetch_log/prefetch_log/solution1/sim/verilog/fetch_log_LOG_BUS_m_axi.v,1586323286,systemVerilog,,,,fetch_log_LOG_BUS_m_axi;fetch_log_LOG_BUS_m_axi_buffer;fetch_log_LOG_BUS_m_axi_decoder;fetch_log_LOG_BUS_m_axi_fifo;fetch_log_LOG_BUS_m_axi_read;fetch_log_LOG_BUS_m_axi_reg_slice;fetch_log_LOG_BUS_m_axi_throttl;fetch_log_LOG_BUS_m_axi_write,C:/Xilinx/Vivado/2016.3/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
