
Prototipo_1.0.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000023b4  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000ac  0800253c  0800253c  0001253c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  080025e8  080025e8  000125e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  080025ec  080025ec  000125ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000007c  20000000  080025f0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  0002007c  2**0
                  CONTENTS
  7 .bss          00000078  20000080  20000080  00020080  2**3
                  ALLOC
  8 ._user_heap_stack 00000400  200000f8  200000f8  00020080  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  0002007c  2**0
                  CONTENTS, READONLY
 10 .debug_info   000076da  00000000  00000000  000200ac  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00001330  00000000  00000000  00027786  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 000008f0  00000000  00000000  00028ab8  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000838  00000000  00000000  000293a8  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00002f05  00000000  00000000  00029be0  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00002e7c  00000000  00000000  0002cae5  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  0002f961  2**0
                  CONTENTS, READONLY
 17 .debug_frame  000027a0  00000000  00000000  0002f9e0  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .stabstr      0000003f  00000000  00000000  00032180  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000080 	.word	0x20000080
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08002524 	.word	0x08002524

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000084 	.word	0x20000084
 80001c4:	08002524 	.word	0x08002524

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	; 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000306:	f1a4 0401 	sub.w	r4, r4, #1
 800030a:	d1e9      	bne.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f092 0f00 	teq	r2, #0
 80004b2:	bf14      	ite	ne
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	4770      	bxeq	lr
 80004ba:	b530      	push	{r4, r5, lr}
 80004bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004c8:	e720      	b.n	800030c <__adddf3+0x138>
 80004ca:	bf00      	nop

080004cc <__aeabi_ul2d>:
 80004cc:	ea50 0201 	orrs.w	r2, r0, r1
 80004d0:	bf08      	it	eq
 80004d2:	4770      	bxeq	lr
 80004d4:	b530      	push	{r4, r5, lr}
 80004d6:	f04f 0500 	mov.w	r5, #0
 80004da:	e00a      	b.n	80004f2 <__aeabi_l2d+0x16>

080004dc <__aeabi_l2d>:
 80004dc:	ea50 0201 	orrs.w	r2, r0, r1
 80004e0:	bf08      	it	eq
 80004e2:	4770      	bxeq	lr
 80004e4:	b530      	push	{r4, r5, lr}
 80004e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004ea:	d502      	bpl.n	80004f2 <__aeabi_l2d+0x16>
 80004ec:	4240      	negs	r0, r0
 80004ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004fe:	f43f aedc 	beq.w	80002ba <__adddf3+0xe6>
 8000502:	f04f 0203 	mov.w	r2, #3
 8000506:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800050a:	bf18      	it	ne
 800050c:	3203      	addne	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800051a:	f1c2 0320 	rsb	r3, r2, #32
 800051e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000522:	fa20 f002 	lsr.w	r0, r0, r2
 8000526:	fa01 fe03 	lsl.w	lr, r1, r3
 800052a:	ea40 000e 	orr.w	r0, r0, lr
 800052e:	fa21 f102 	lsr.w	r1, r1, r2
 8000532:	4414      	add	r4, r2
 8000534:	e6c1      	b.n	80002ba <__adddf3+0xe6>
 8000536:	bf00      	nop

08000538 <__aeabi_dmul>:
 8000538:	b570      	push	{r4, r5, r6, lr}
 800053a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800053e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000542:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000546:	bf1d      	ittte	ne
 8000548:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800054c:	ea94 0f0c 	teqne	r4, ip
 8000550:	ea95 0f0c 	teqne	r5, ip
 8000554:	f000 f8de 	bleq	8000714 <__aeabi_dmul+0x1dc>
 8000558:	442c      	add	r4, r5
 800055a:	ea81 0603 	eor.w	r6, r1, r3
 800055e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000562:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000566:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800056a:	bf18      	it	ne
 800056c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000570:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000574:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000578:	d038      	beq.n	80005ec <__aeabi_dmul+0xb4>
 800057a:	fba0 ce02 	umull	ip, lr, r0, r2
 800057e:	f04f 0500 	mov.w	r5, #0
 8000582:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000586:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800058a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800058e:	f04f 0600 	mov.w	r6, #0
 8000592:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000596:	f09c 0f00 	teq	ip, #0
 800059a:	bf18      	it	ne
 800059c:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005ac:	d204      	bcs.n	80005b8 <__aeabi_dmul+0x80>
 80005ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005b2:	416d      	adcs	r5, r5
 80005b4:	eb46 0606 	adc.w	r6, r6, r6
 80005b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005d0:	bf88      	it	hi
 80005d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005d6:	d81e      	bhi.n	8000616 <__aeabi_dmul+0xde>
 80005d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005dc:	bf08      	it	eq
 80005de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005e2:	f150 0000 	adcs.w	r0, r0, #0
 80005e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005ea:	bd70      	pop	{r4, r5, r6, pc}
 80005ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005f0:	ea46 0101 	orr.w	r1, r6, r1
 80005f4:	ea40 0002 	orr.w	r0, r0, r2
 80005f8:	ea81 0103 	eor.w	r1, r1, r3
 80005fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000600:	bfc2      	ittt	gt
 8000602:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000606:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800060a:	bd70      	popgt	{r4, r5, r6, pc}
 800060c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000610:	f04f 0e00 	mov.w	lr, #0
 8000614:	3c01      	subs	r4, #1
 8000616:	f300 80ab 	bgt.w	8000770 <__aeabi_dmul+0x238>
 800061a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800061e:	bfde      	ittt	le
 8000620:	2000      	movle	r0, #0
 8000622:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000626:	bd70      	pople	{r4, r5, r6, pc}
 8000628:	f1c4 0400 	rsb	r4, r4, #0
 800062c:	3c20      	subs	r4, #32
 800062e:	da35      	bge.n	800069c <__aeabi_dmul+0x164>
 8000630:	340c      	adds	r4, #12
 8000632:	dc1b      	bgt.n	800066c <__aeabi_dmul+0x134>
 8000634:	f104 0414 	add.w	r4, r4, #20
 8000638:	f1c4 0520 	rsb	r5, r4, #32
 800063c:	fa00 f305 	lsl.w	r3, r0, r5
 8000640:	fa20 f004 	lsr.w	r0, r0, r4
 8000644:	fa01 f205 	lsl.w	r2, r1, r5
 8000648:	ea40 0002 	orr.w	r0, r0, r2
 800064c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000650:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000654:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000658:	fa21 f604 	lsr.w	r6, r1, r4
 800065c:	eb42 0106 	adc.w	r1, r2, r6
 8000660:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000664:	bf08      	it	eq
 8000666:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800066a:	bd70      	pop	{r4, r5, r6, pc}
 800066c:	f1c4 040c 	rsb	r4, r4, #12
 8000670:	f1c4 0520 	rsb	r5, r4, #32
 8000674:	fa00 f304 	lsl.w	r3, r0, r4
 8000678:	fa20 f005 	lsr.w	r0, r0, r5
 800067c:	fa01 f204 	lsl.w	r2, r1, r4
 8000680:	ea40 0002 	orr.w	r0, r0, r2
 8000684:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000688:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800068c:	f141 0100 	adc.w	r1, r1, #0
 8000690:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000694:	bf08      	it	eq
 8000696:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f1c4 0520 	rsb	r5, r4, #32
 80006a0:	fa00 f205 	lsl.w	r2, r0, r5
 80006a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006a8:	fa20 f304 	lsr.w	r3, r0, r4
 80006ac:	fa01 f205 	lsl.w	r2, r1, r5
 80006b0:	ea43 0302 	orr.w	r3, r3, r2
 80006b4:	fa21 f004 	lsr.w	r0, r1, r4
 80006b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006bc:	fa21 f204 	lsr.w	r2, r1, r4
 80006c0:	ea20 0002 	bic.w	r0, r0, r2
 80006c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006cc:	bf08      	it	eq
 80006ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006d2:	bd70      	pop	{r4, r5, r6, pc}
 80006d4:	f094 0f00 	teq	r4, #0
 80006d8:	d10f      	bne.n	80006fa <__aeabi_dmul+0x1c2>
 80006da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006de:	0040      	lsls	r0, r0, #1
 80006e0:	eb41 0101 	adc.w	r1, r1, r1
 80006e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006e8:	bf08      	it	eq
 80006ea:	3c01      	subeq	r4, #1
 80006ec:	d0f7      	beq.n	80006de <__aeabi_dmul+0x1a6>
 80006ee:	ea41 0106 	orr.w	r1, r1, r6
 80006f2:	f095 0f00 	teq	r5, #0
 80006f6:	bf18      	it	ne
 80006f8:	4770      	bxne	lr
 80006fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80006fe:	0052      	lsls	r2, r2, #1
 8000700:	eb43 0303 	adc.w	r3, r3, r3
 8000704:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000708:	bf08      	it	eq
 800070a:	3d01      	subeq	r5, #1
 800070c:	d0f7      	beq.n	80006fe <__aeabi_dmul+0x1c6>
 800070e:	ea43 0306 	orr.w	r3, r3, r6
 8000712:	4770      	bx	lr
 8000714:	ea94 0f0c 	teq	r4, ip
 8000718:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800071c:	bf18      	it	ne
 800071e:	ea95 0f0c 	teqne	r5, ip
 8000722:	d00c      	beq.n	800073e <__aeabi_dmul+0x206>
 8000724:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000728:	bf18      	it	ne
 800072a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800072e:	d1d1      	bne.n	80006d4 <__aeabi_dmul+0x19c>
 8000730:	ea81 0103 	eor.w	r1, r1, r3
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000738:	f04f 0000 	mov.w	r0, #0
 800073c:	bd70      	pop	{r4, r5, r6, pc}
 800073e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000742:	bf06      	itte	eq
 8000744:	4610      	moveq	r0, r2
 8000746:	4619      	moveq	r1, r3
 8000748:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800074c:	d019      	beq.n	8000782 <__aeabi_dmul+0x24a>
 800074e:	ea94 0f0c 	teq	r4, ip
 8000752:	d102      	bne.n	800075a <__aeabi_dmul+0x222>
 8000754:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000758:	d113      	bne.n	8000782 <__aeabi_dmul+0x24a>
 800075a:	ea95 0f0c 	teq	r5, ip
 800075e:	d105      	bne.n	800076c <__aeabi_dmul+0x234>
 8000760:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000764:	bf1c      	itt	ne
 8000766:	4610      	movne	r0, r2
 8000768:	4619      	movne	r1, r3
 800076a:	d10a      	bne.n	8000782 <__aeabi_dmul+0x24a>
 800076c:	ea81 0103 	eor.w	r1, r1, r3
 8000770:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000774:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000778:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800077c:	f04f 0000 	mov.w	r0, #0
 8000780:	bd70      	pop	{r4, r5, r6, pc}
 8000782:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000786:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800078a:	bd70      	pop	{r4, r5, r6, pc}

0800078c <__aeabi_ddiv>:
 800078c:	b570      	push	{r4, r5, r6, lr}
 800078e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000792:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000796:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800079a:	bf1d      	ittte	ne
 800079c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a0:	ea94 0f0c 	teqne	r4, ip
 80007a4:	ea95 0f0c 	teqne	r5, ip
 80007a8:	f000 f8a7 	bleq	80008fa <__aeabi_ddiv+0x16e>
 80007ac:	eba4 0405 	sub.w	r4, r4, r5
 80007b0:	ea81 0e03 	eor.w	lr, r1, r3
 80007b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007bc:	f000 8088 	beq.w	80008d0 <__aeabi_ddiv+0x144>
 80007c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007e4:	429d      	cmp	r5, r3
 80007e6:	bf08      	it	eq
 80007e8:	4296      	cmpeq	r6, r2
 80007ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007f2:	d202      	bcs.n	80007fa <__aeabi_ddiv+0x6e>
 80007f4:	085b      	lsrs	r3, r3, #1
 80007f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007fa:	1ab6      	subs	r6, r6, r2
 80007fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000800:	085b      	lsrs	r3, r3, #1
 8000802:	ea4f 0232 	mov.w	r2, r2, rrx
 8000806:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800080a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800080e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000812:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000816:	bf22      	ittt	cs
 8000818:	1ab6      	subcs	r6, r6, r2
 800081a:	4675      	movcs	r5, lr
 800081c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000820:	085b      	lsrs	r3, r3, #1
 8000822:	ea4f 0232 	mov.w	r2, r2, rrx
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000868:	ea55 0e06 	orrs.w	lr, r5, r6
 800086c:	d018      	beq.n	80008a0 <__aeabi_ddiv+0x114>
 800086e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000872:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000876:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800087a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800087e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000882:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000886:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800088a:	d1c0      	bne.n	800080e <__aeabi_ddiv+0x82>
 800088c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000890:	d10b      	bne.n	80008aa <__aeabi_ddiv+0x11e>
 8000892:	ea41 0100 	orr.w	r1, r1, r0
 8000896:	f04f 0000 	mov.w	r0, #0
 800089a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800089e:	e7b6      	b.n	800080e <__aeabi_ddiv+0x82>
 80008a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a4:	bf04      	itt	eq
 80008a6:	4301      	orreq	r1, r0
 80008a8:	2000      	moveq	r0, #0
 80008aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008ae:	bf88      	it	hi
 80008b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008b4:	f63f aeaf 	bhi.w	8000616 <__aeabi_dmul+0xde>
 80008b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008bc:	bf04      	itt	eq
 80008be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008c6:	f150 0000 	adcs.w	r0, r0, #0
 80008ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008ce:	bd70      	pop	{r4, r5, r6, pc}
 80008d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008dc:	bfc2      	ittt	gt
 80008de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	popgt	{r4, r5, r6, pc}
 80008e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008ec:	f04f 0e00 	mov.w	lr, #0
 80008f0:	3c01      	subs	r4, #1
 80008f2:	e690      	b.n	8000616 <__aeabi_dmul+0xde>
 80008f4:	ea45 0e06 	orr.w	lr, r5, r6
 80008f8:	e68d      	b.n	8000616 <__aeabi_dmul+0xde>
 80008fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008fe:	ea94 0f0c 	teq	r4, ip
 8000902:	bf08      	it	eq
 8000904:	ea95 0f0c 	teqeq	r5, ip
 8000908:	f43f af3b 	beq.w	8000782 <__aeabi_dmul+0x24a>
 800090c:	ea94 0f0c 	teq	r4, ip
 8000910:	d10a      	bne.n	8000928 <__aeabi_ddiv+0x19c>
 8000912:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000916:	f47f af34 	bne.w	8000782 <__aeabi_dmul+0x24a>
 800091a:	ea95 0f0c 	teq	r5, ip
 800091e:	f47f af25 	bne.w	800076c <__aeabi_dmul+0x234>
 8000922:	4610      	mov	r0, r2
 8000924:	4619      	mov	r1, r3
 8000926:	e72c      	b.n	8000782 <__aeabi_dmul+0x24a>
 8000928:	ea95 0f0c 	teq	r5, ip
 800092c:	d106      	bne.n	800093c <__aeabi_ddiv+0x1b0>
 800092e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000932:	f43f aefd 	beq.w	8000730 <__aeabi_dmul+0x1f8>
 8000936:	4610      	mov	r0, r2
 8000938:	4619      	mov	r1, r3
 800093a:	e722      	b.n	8000782 <__aeabi_dmul+0x24a>
 800093c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000940:	bf18      	it	ne
 8000942:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000946:	f47f aec5 	bne.w	80006d4 <__aeabi_dmul+0x19c>
 800094a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800094e:	f47f af0d 	bne.w	800076c <__aeabi_dmul+0x234>
 8000952:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000956:	f47f aeeb 	bne.w	8000730 <__aeabi_dmul+0x1f8>
 800095a:	e712      	b.n	8000782 <__aeabi_dmul+0x24a>

0800095c <__aeabi_d2uiz>:
 800095c:	004a      	lsls	r2, r1, #1
 800095e:	d211      	bcs.n	8000984 <__aeabi_d2uiz+0x28>
 8000960:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000964:	d211      	bcs.n	800098a <__aeabi_d2uiz+0x2e>
 8000966:	d50d      	bpl.n	8000984 <__aeabi_d2uiz+0x28>
 8000968:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 800096c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000970:	d40e      	bmi.n	8000990 <__aeabi_d2uiz+0x34>
 8000972:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000976:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800097a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800097e:	fa23 f002 	lsr.w	r0, r3, r2
 8000982:	4770      	bx	lr
 8000984:	f04f 0000 	mov.w	r0, #0
 8000988:	4770      	bx	lr
 800098a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800098e:	d102      	bne.n	8000996 <__aeabi_d2uiz+0x3a>
 8000990:	f04f 30ff 	mov.w	r0, #4294967295
 8000994:	4770      	bx	lr
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	4770      	bx	lr

0800099c <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 800099c:	b480      	push	{r7}
 800099e:	b085      	sub	sp, #20
 80009a0:	af00      	add	r7, sp, #0
 80009a2:	6078      	str	r0, [r7, #4]
  uint8_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 80009a4:	2300      	movs	r3, #0
 80009a6:	73fb      	strb	r3, [r7, #15]
 80009a8:	2300      	movs	r3, #0
 80009aa:	73bb      	strb	r3, [r7, #14]
 80009ac:	230f      	movs	r3, #15
 80009ae:	737b      	strb	r3, [r7, #13]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 80009b0:	687b      	ldr	r3, [r7, #4]
 80009b2:	78db      	ldrb	r3, [r3, #3]
 80009b4:	2b00      	cmp	r3, #0
 80009b6:	d039      	beq.n	8000a2c <NVIC_Init+0x90>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 80009b8:	4b27      	ldr	r3, [pc, #156]	; (8000a58 <NVIC_Init+0xbc>)
 80009ba:	68db      	ldr	r3, [r3, #12]
 80009bc:	43db      	mvns	r3, r3
 80009be:	0a1b      	lsrs	r3, r3, #8
 80009c0:	b2db      	uxtb	r3, r3
 80009c2:	f003 0307 	and.w	r3, r3, #7
 80009c6:	73fb      	strb	r3, [r7, #15]
    tmppre = (0x4 - tmppriority);
 80009c8:	7bfb      	ldrb	r3, [r7, #15]
 80009ca:	f1c3 0304 	rsb	r3, r3, #4
 80009ce:	73bb      	strb	r3, [r7, #14]
    tmpsub = tmpsub >> tmppriority;
 80009d0:	7b7a      	ldrb	r2, [r7, #13]
 80009d2:	7bfb      	ldrb	r3, [r7, #15]
 80009d4:	fa42 f303 	asr.w	r3, r2, r3
 80009d8:	737b      	strb	r3, [r7, #13]

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 80009da:	687b      	ldr	r3, [r7, #4]
 80009dc:	785b      	ldrb	r3, [r3, #1]
 80009de:	461a      	mov	r2, r3
 80009e0:	7bbb      	ldrb	r3, [r7, #14]
 80009e2:	fa02 f303 	lsl.w	r3, r2, r3
 80009e6:	73fb      	strb	r3, [r7, #15]
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	789a      	ldrb	r2, [r3, #2]
 80009ec:	7b7b      	ldrb	r3, [r7, #13]
 80009ee:	4013      	ands	r3, r2
 80009f0:	b2da      	uxtb	r2, r3
 80009f2:	7bfb      	ldrb	r3, [r7, #15]
 80009f4:	4313      	orrs	r3, r2
 80009f6:	73fb      	strb	r3, [r7, #15]
        
    tmppriority = tmppriority << 0x04;
 80009f8:	7bfb      	ldrb	r3, [r7, #15]
 80009fa:	011b      	lsls	r3, r3, #4
 80009fc:	73fb      	strb	r3, [r7, #15]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 80009fe:	4a17      	ldr	r2, [pc, #92]	; (8000a5c <NVIC_Init+0xc0>)
 8000a00:	687b      	ldr	r3, [r7, #4]
 8000a02:	781b      	ldrb	r3, [r3, #0]
 8000a04:	4413      	add	r3, r2
 8000a06:	7bfa      	ldrb	r2, [r7, #15]
 8000a08:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000a0c:	4a13      	ldr	r2, [pc, #76]	; (8000a5c <NVIC_Init+0xc0>)
 8000a0e:	687b      	ldr	r3, [r7, #4]
 8000a10:	781b      	ldrb	r3, [r3, #0]
 8000a12:	095b      	lsrs	r3, r3, #5
 8000a14:	b2db      	uxtb	r3, r3
 8000a16:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000a18:	687b      	ldr	r3, [r7, #4]
 8000a1a:	781b      	ldrb	r3, [r3, #0]
 8000a1c:	f003 031f 	and.w	r3, r3, #31
 8000a20:	2101      	movs	r1, #1
 8000a22:	fa01 f303 	lsl.w	r3, r1, r3
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000a26:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 8000a2a:	e00f      	b.n	8000a4c <NVIC_Init+0xb0>
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000a2c:	490b      	ldr	r1, [pc, #44]	; (8000a5c <NVIC_Init+0xc0>)
 8000a2e:	687b      	ldr	r3, [r7, #4]
 8000a30:	781b      	ldrb	r3, [r3, #0]
 8000a32:	095b      	lsrs	r3, r3, #5
 8000a34:	b2db      	uxtb	r3, r3
 8000a36:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000a38:	687b      	ldr	r3, [r7, #4]
 8000a3a:	781b      	ldrb	r3, [r3, #0]
 8000a3c:	f003 031f 	and.w	r3, r3, #31
 8000a40:	2201      	movs	r2, #1
 8000a42:	409a      	lsls	r2, r3
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000a44:	f100 0320 	add.w	r3, r0, #32
 8000a48:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000a4c:	bf00      	nop
 8000a4e:	3714      	adds	r7, #20
 8000a50:	46bd      	mov	sp, r7
 8000a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a56:	4770      	bx	lr
 8000a58:	e000ed00 	.word	0xe000ed00
 8000a5c:	e000e100 	.word	0xe000e100

08000a60 <ADC_Init>:
  * @param  ADC_InitStruct: pointer to an ADC_InitTypeDef structure that contains
  *         the configuration information for the specified ADC peripheral.
  * @retval None
  */
void ADC_Init(ADC_TypeDef* ADCx, ADC_InitTypeDef* ADC_InitStruct)
{
 8000a60:	b480      	push	{r7}
 8000a62:	b085      	sub	sp, #20
 8000a64:	af00      	add	r7, sp, #0
 8000a66:	6078      	str	r0, [r7, #4]
 8000a68:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0;
 8000a6a:	2300      	movs	r3, #0
 8000a6c:	60fb      	str	r3, [r7, #12]
  uint8_t tmpreg2 = 0;
 8000a6e:	2300      	movs	r3, #0
 8000a70:	72fb      	strb	r3, [r7, #11]
  assert_param(IS_ADC_DATA_ALIGN(ADC_InitStruct->ADC_DataAlign)); 
  assert_param(IS_ADC_REGULAR_LENGTH(ADC_InitStruct->ADC_NbrOfConversion));
  
  /*---------------------------- ADCx CR1 Configuration -----------------*/
  /* Get the ADCx CR1 value */
  tmpreg1 = ADCx->CR1;
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	685b      	ldr	r3, [r3, #4]
 8000a76:	60fb      	str	r3, [r7, #12]
  
  /* Clear RES and SCAN bits */
  tmpreg1 &= CR1_CLEAR_MASK;
 8000a78:	68fb      	ldr	r3, [r7, #12]
 8000a7a:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 8000a7e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000a82:	60fb      	str	r3, [r7, #12]
  
  /* Configure ADCx: scan conversion mode and resolution */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  /* Set RES bit according to ADC_Resolution value */ 
  tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | \
 8000a84:	683b      	ldr	r3, [r7, #0]
 8000a86:	791b      	ldrb	r3, [r3, #4]
 8000a88:	021a      	lsls	r2, r3, #8
                                   ADC_InitStruct->ADC_Resolution);
 8000a8a:	683b      	ldr	r3, [r7, #0]
 8000a8c:	681b      	ldr	r3, [r3, #0]
  tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | \
 8000a8e:	4313      	orrs	r3, r2
 8000a90:	68fa      	ldr	r2, [r7, #12]
 8000a92:	4313      	orrs	r3, r2
 8000a94:	60fb      	str	r3, [r7, #12]
  /* Write to ADCx CR1 */
  ADCx->CR1 = tmpreg1;
 8000a96:	687b      	ldr	r3, [r7, #4]
 8000a98:	68fa      	ldr	r2, [r7, #12]
 8000a9a:	605a      	str	r2, [r3, #4]
  /*---------------------------- ADCx CR2 Configuration -----------------*/
  /* Get the ADCx CR2 value */
  tmpreg1 = ADCx->CR2;
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	689b      	ldr	r3, [r3, #8]
 8000aa0:	60fb      	str	r3, [r7, #12]
  
  /* Clear CONT, ALIGN, EXTEN and EXTSEL bits */
  tmpreg1 &= CR2_CLEAR_MASK;
 8000aa2:	68fa      	ldr	r2, [r7, #12]
 8000aa4:	4b18      	ldr	r3, [pc, #96]	; (8000b08 <ADC_Init+0xa8>)
 8000aa6:	4013      	ands	r3, r2
 8000aa8:	60fb      	str	r3, [r7, #12]
     continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 8000aaa:	683b      	ldr	r3, [r7, #0]
 8000aac:	691a      	ldr	r2, [r3, #16]
                        ADC_InitStruct->ADC_ExternalTrigConv | 
 8000aae:	683b      	ldr	r3, [r7, #0]
 8000ab0:	68db      	ldr	r3, [r3, #12]
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 8000ab2:	431a      	orrs	r2, r3
                        ADC_InitStruct->ADC_ExternalTrigConvEdge | \
 8000ab4:	683b      	ldr	r3, [r7, #0]
 8000ab6:	689b      	ldr	r3, [r3, #8]
                        ADC_InitStruct->ADC_ExternalTrigConv | 
 8000ab8:	431a      	orrs	r2, r3
                        ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
 8000aba:	683b      	ldr	r3, [r7, #0]
 8000abc:	795b      	ldrb	r3, [r3, #5]
 8000abe:	005b      	lsls	r3, r3, #1
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 8000ac0:	4313      	orrs	r3, r2
 8000ac2:	68fa      	ldr	r2, [r7, #12]
 8000ac4:	4313      	orrs	r3, r2
 8000ac6:	60fb      	str	r3, [r7, #12]
                        
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	68fa      	ldr	r2, [r7, #12]
 8000acc:	609a      	str	r2, [r3, #8]
  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
 8000ace:	687b      	ldr	r3, [r7, #4]
 8000ad0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000ad2:	60fb      	str	r3, [r7, #12]
  
  /* Clear L bits */
  tmpreg1 &= SQR1_L_RESET;
 8000ad4:	68fb      	ldr	r3, [r7, #12]
 8000ad6:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8000ada:	60fb      	str	r3, [r7, #12]
  
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfConversion value */
  tmpreg2 |= (uint8_t)(ADC_InitStruct->ADC_NbrOfConversion - (uint8_t)1);
 8000adc:	683b      	ldr	r3, [r7, #0]
 8000ade:	7d1b      	ldrb	r3, [r3, #20]
 8000ae0:	3b01      	subs	r3, #1
 8000ae2:	b2da      	uxtb	r2, r3
 8000ae4:	7afb      	ldrb	r3, [r7, #11]
 8000ae6:	4313      	orrs	r3, r2
 8000ae8:	72fb      	strb	r3, [r7, #11]
  tmpreg1 |= ((uint32_t)tmpreg2 << 20);
 8000aea:	7afb      	ldrb	r3, [r7, #11]
 8000aec:	051b      	lsls	r3, r3, #20
 8000aee:	68fa      	ldr	r2, [r7, #12]
 8000af0:	4313      	orrs	r3, r2
 8000af2:	60fb      	str	r3, [r7, #12]
  
  /* Write to ADCx SQR1 */
  ADCx->SQR1 = tmpreg1;
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	68fa      	ldr	r2, [r7, #12]
 8000af8:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8000afa:	bf00      	nop
 8000afc:	3714      	adds	r7, #20
 8000afe:	46bd      	mov	sp, r7
 8000b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b04:	4770      	bx	lr
 8000b06:	bf00      	nop
 8000b08:	c0fff7fd 	.word	0xc0fff7fd

08000b0c <ADC_StructInit>:
  * @param  ADC_InitStruct: pointer to an ADC_InitTypeDef structure which will 
  *         be initialized.
  * @retval None
  */
void ADC_StructInit(ADC_InitTypeDef* ADC_InitStruct)
{
 8000b0c:	b480      	push	{r7}
 8000b0e:	b083      	sub	sp, #12
 8000b10:	af00      	add	r7, sp, #0
 8000b12:	6078      	str	r0, [r7, #4]
  /* Initialize the ADC_Mode member */
  ADC_InitStruct->ADC_Resolution = ADC_Resolution_12b;
 8000b14:	687b      	ldr	r3, [r7, #4]
 8000b16:	2200      	movs	r2, #0
 8000b18:	601a      	str	r2, [r3, #0]

  /* initialize the ADC_ScanConvMode member */
  ADC_InitStruct->ADC_ScanConvMode = DISABLE;
 8000b1a:	687b      	ldr	r3, [r7, #4]
 8000b1c:	2200      	movs	r2, #0
 8000b1e:	711a      	strb	r2, [r3, #4]

  /* Initialize the ADC_ContinuousConvMode member */
  ADC_InitStruct->ADC_ContinuousConvMode = DISABLE;
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	2200      	movs	r2, #0
 8000b24:	715a      	strb	r2, [r3, #5]

  /* Initialize the ADC_ExternalTrigConvEdge member */
  ADC_InitStruct->ADC_ExternalTrigConvEdge = ADC_ExternalTrigConvEdge_None;
 8000b26:	687b      	ldr	r3, [r7, #4]
 8000b28:	2200      	movs	r2, #0
 8000b2a:	609a      	str	r2, [r3, #8]

  /* Initialize the ADC_ExternalTrigConv member */
  ADC_InitStruct->ADC_ExternalTrigConv = ADC_ExternalTrigConv_T1_CC1;
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	2200      	movs	r2, #0
 8000b30:	60da      	str	r2, [r3, #12]

  /* Initialize the ADC_DataAlign member */
  ADC_InitStruct->ADC_DataAlign = ADC_DataAlign_Right;
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	2200      	movs	r2, #0
 8000b36:	611a      	str	r2, [r3, #16]

  /* Initialize the ADC_NbrOfConversion member */
  ADC_InitStruct->ADC_NbrOfConversion = 1;
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	2201      	movs	r2, #1
 8000b3c:	751a      	strb	r2, [r3, #20]
}
 8000b3e:	bf00      	nop
 8000b40:	370c      	adds	r7, #12
 8000b42:	46bd      	mov	sp, r7
 8000b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b48:	4770      	bx	lr
	...

08000b4c <ADC_CommonInit>:
  * @param  ADC_CommonInitStruct: pointer to an ADC_CommonInitTypeDef structure 
  *         that contains the configuration information for  All ADCs peripherals.
  * @retval None
  */
void ADC_CommonInit(ADC_CommonInitTypeDef* ADC_CommonInitStruct)
{
 8000b4c:	b480      	push	{r7}
 8000b4e:	b085      	sub	sp, #20
 8000b50:	af00      	add	r7, sp, #0
 8000b52:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1 = 0;
 8000b54:	2300      	movs	r3, #0
 8000b56:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_PRESCALER(ADC_CommonInitStruct->ADC_Prescaler));
  assert_param(IS_ADC_DMA_ACCESS_MODE(ADC_CommonInitStruct->ADC_DMAAccessMode));
  assert_param(IS_ADC_SAMPLING_DELAY(ADC_CommonInitStruct->ADC_TwoSamplingDelay));
  /*---------------------------- ADC CCR Configuration -----------------*/
  /* Get the ADC CCR value */
  tmpreg1 = ADC->CCR;
 8000b58:	4b0e      	ldr	r3, [pc, #56]	; (8000b94 <ADC_CommonInit+0x48>)
 8000b5a:	685b      	ldr	r3, [r3, #4]
 8000b5c:	60fb      	str	r3, [r7, #12]
  
  /* Clear MULTI, DELAY, DMA and ADCPRE bits */
  tmpreg1 &= CR_CLEAR_MASK;
 8000b5e:	68fa      	ldr	r2, [r7, #12]
 8000b60:	4b0d      	ldr	r3, [pc, #52]	; (8000b98 <ADC_CommonInit+0x4c>)
 8000b62:	4013      	ands	r3, r2
 8000b64:	60fb      	str	r3, [r7, #12]
     and DMA access mode for multimode */
  /* Set MULTI bits according to ADC_Mode value */
  /* Set ADCPRE bits according to ADC_Prescaler value */
  /* Set DMA bits according to ADC_DMAAccessMode value */
  /* Set DELAY bits according to ADC_TwoSamplingDelay value */    
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 8000b66:	687b      	ldr	r3, [r7, #4]
 8000b68:	681a      	ldr	r2, [r3, #0]
                        ADC_CommonInitStruct->ADC_Prescaler | 
 8000b6a:	687b      	ldr	r3, [r7, #4]
 8000b6c:	685b      	ldr	r3, [r3, #4]
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 8000b6e:	431a      	orrs	r2, r3
                        ADC_CommonInitStruct->ADC_DMAAccessMode | 
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	689b      	ldr	r3, [r3, #8]
                        ADC_CommonInitStruct->ADC_Prescaler | 
 8000b74:	431a      	orrs	r2, r3
                        ADC_CommonInitStruct->ADC_TwoSamplingDelay);
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	68db      	ldr	r3, [r3, #12]
                        ADC_CommonInitStruct->ADC_DMAAccessMode | 
 8000b7a:	4313      	orrs	r3, r2
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 8000b7c:	68fa      	ldr	r2, [r7, #12]
 8000b7e:	4313      	orrs	r3, r2
 8000b80:	60fb      	str	r3, [r7, #12]
                        
  /* Write to ADC CCR */
  ADC->CCR = tmpreg1;
 8000b82:	4a04      	ldr	r2, [pc, #16]	; (8000b94 <ADC_CommonInit+0x48>)
 8000b84:	68fb      	ldr	r3, [r7, #12]
 8000b86:	6053      	str	r3, [r2, #4]
}
 8000b88:	bf00      	nop
 8000b8a:	3714      	adds	r7, #20
 8000b8c:	46bd      	mov	sp, r7
 8000b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b92:	4770      	bx	lr
 8000b94:	40012300 	.word	0x40012300
 8000b98:	fffc30e0 	.word	0xfffc30e0

08000b9c <ADC_CommonStructInit>:
  * @param  ADC_CommonInitStruct: pointer to an ADC_CommonInitTypeDef structure
  *         which will be initialized.
  * @retval None
  */
void ADC_CommonStructInit(ADC_CommonInitTypeDef* ADC_CommonInitStruct)
{
 8000b9c:	b480      	push	{r7}
 8000b9e:	b083      	sub	sp, #12
 8000ba0:	af00      	add	r7, sp, #0
 8000ba2:	6078      	str	r0, [r7, #4]
  /* Initialize the ADC_Mode member */
  ADC_CommonInitStruct->ADC_Mode = ADC_Mode_Independent;
 8000ba4:	687b      	ldr	r3, [r7, #4]
 8000ba6:	2200      	movs	r2, #0
 8000ba8:	601a      	str	r2, [r3, #0]

  /* initialize the ADC_Prescaler member */
  ADC_CommonInitStruct->ADC_Prescaler = ADC_Prescaler_Div2;
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	2200      	movs	r2, #0
 8000bae:	605a      	str	r2, [r3, #4]

  /* Initialize the ADC_DMAAccessMode member */
  ADC_CommonInitStruct->ADC_DMAAccessMode = ADC_DMAAccessMode_Disabled;
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	2200      	movs	r2, #0
 8000bb4:	609a      	str	r2, [r3, #8]

  /* Initialize the ADC_TwoSamplingDelay member */
  ADC_CommonInitStruct->ADC_TwoSamplingDelay = ADC_TwoSamplingDelay_5Cycles;
 8000bb6:	687b      	ldr	r3, [r7, #4]
 8000bb8:	2200      	movs	r2, #0
 8000bba:	60da      	str	r2, [r3, #12]
}
 8000bbc:	bf00      	nop
 8000bbe:	370c      	adds	r7, #12
 8000bc0:	46bd      	mov	sp, r7
 8000bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc6:	4770      	bx	lr

08000bc8 <ADC_Cmd>:
  * @param  NewState: new state of the ADCx peripheral. 
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_Cmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 8000bc8:	b480      	push	{r7}
 8000bca:	b083      	sub	sp, #12
 8000bcc:	af00      	add	r7, sp, #0
 8000bce:	6078      	str	r0, [r7, #4]
 8000bd0:	460b      	mov	r3, r1
 8000bd2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000bd4:	78fb      	ldrb	r3, [r7, #3]
 8000bd6:	2b00      	cmp	r3, #0
 8000bd8:	d006      	beq.n	8000be8 <ADC_Cmd+0x20>
  {
    /* Set the ADON bit to wake up the ADC from power down mode */
    ADCx->CR2 |= (uint32_t)ADC_CR2_ADON;
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	689b      	ldr	r3, [r3, #8]
 8000bde:	f043 0201 	orr.w	r2, r3, #1
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	609a      	str	r2, [r3, #8]
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_ADON);
  }
}
 8000be6:	e005      	b.n	8000bf4 <ADC_Cmd+0x2c>
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_ADON);
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	689b      	ldr	r3, [r3, #8]
 8000bec:	f023 0201 	bic.w	r2, r3, #1
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	609a      	str	r2, [r3, #8]
}
 8000bf4:	bf00      	nop
 8000bf6:	370c      	adds	r7, #12
 8000bf8:	46bd      	mov	sp, r7
 8000bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bfe:	4770      	bx	lr

08000c00 <ADC_InjectedChannelConfig>:
  *            @arg ADC_SampleTime_144Cycles: Sample time equal to 144 cycles	
  *            @arg ADC_SampleTime_480Cycles: Sample time equal to 480 cycles	
  * @retval None
  */
void ADC_InjectedChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime)
{
 8000c00:	b480      	push	{r7}
 8000c02:	b087      	sub	sp, #28
 8000c04:	af00      	add	r7, sp, #0
 8000c06:	6078      	str	r0, [r7, #4]
 8000c08:	4608      	mov	r0, r1
 8000c0a:	4611      	mov	r1, r2
 8000c0c:	461a      	mov	r2, r3
 8000c0e:	4603      	mov	r3, r0
 8000c10:	70fb      	strb	r3, [r7, #3]
 8000c12:	460b      	mov	r3, r1
 8000c14:	70bb      	strb	r3, [r7, #2]
 8000c16:	4613      	mov	r3, r2
 8000c18:	707b      	strb	r3, [r7, #1]
  uint32_t tmpreg1 = 0, tmpreg2 = 0, tmpreg3 = 0;
 8000c1a:	2300      	movs	r3, #0
 8000c1c:	617b      	str	r3, [r7, #20]
 8000c1e:	2300      	movs	r3, #0
 8000c20:	613b      	str	r3, [r7, #16]
 8000c22:	2300      	movs	r3, #0
 8000c24:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_INJECTED_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (ADC_Channel > ADC_Channel_9)
 8000c26:	78fb      	ldrb	r3, [r7, #3]
 8000c28:	2b09      	cmp	r3, #9
 8000c2a:	d923      	bls.n	8000c74 <ADC_InjectedChannelConfig+0x74>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	68db      	ldr	r3, [r3, #12]
 8000c30:	617b      	str	r3, [r7, #20]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_SET << (3*(ADC_Channel - 10));
 8000c32:	78fb      	ldrb	r3, [r7, #3]
 8000c34:	f1a3 020a 	sub.w	r2, r3, #10
 8000c38:	4613      	mov	r3, r2
 8000c3a:	005b      	lsls	r3, r3, #1
 8000c3c:	4413      	add	r3, r2
 8000c3e:	2207      	movs	r2, #7
 8000c40:	fa02 f303 	lsl.w	r3, r2, r3
 8000c44:	613b      	str	r3, [r7, #16]
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 8000c46:	693b      	ldr	r3, [r7, #16]
 8000c48:	43db      	mvns	r3, r3
 8000c4a:	697a      	ldr	r2, [r7, #20]
 8000c4c:	4013      	ands	r3, r2
 8000c4e:	617b      	str	r3, [r7, #20]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3*(ADC_Channel - 10));
 8000c50:	7879      	ldrb	r1, [r7, #1]
 8000c52:	78fb      	ldrb	r3, [r7, #3]
 8000c54:	f1a3 020a 	sub.w	r2, r3, #10
 8000c58:	4613      	mov	r3, r2
 8000c5a:	005b      	lsls	r3, r3, #1
 8000c5c:	4413      	add	r3, r2
 8000c5e:	fa01 f303 	lsl.w	r3, r1, r3
 8000c62:	613b      	str	r3, [r7, #16]
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 8000c64:	697a      	ldr	r2, [r7, #20]
 8000c66:	693b      	ldr	r3, [r7, #16]
 8000c68:	4313      	orrs	r3, r2
 8000c6a:	617b      	str	r3, [r7, #20]
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	697a      	ldr	r2, [r7, #20]
 8000c70:	60da      	str	r2, [r3, #12]
 8000c72:	e01e      	b.n	8000cb2 <ADC_InjectedChannelConfig+0xb2>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	691b      	ldr	r3, [r3, #16]
 8000c78:	617b      	str	r3, [r7, #20]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_SET << (3 * ADC_Channel);
 8000c7a:	78fa      	ldrb	r2, [r7, #3]
 8000c7c:	4613      	mov	r3, r2
 8000c7e:	005b      	lsls	r3, r3, #1
 8000c80:	4413      	add	r3, r2
 8000c82:	2207      	movs	r2, #7
 8000c84:	fa02 f303 	lsl.w	r3, r2, r3
 8000c88:	613b      	str	r3, [r7, #16]
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 8000c8a:	693b      	ldr	r3, [r7, #16]
 8000c8c:	43db      	mvns	r3, r3
 8000c8e:	697a      	ldr	r2, [r7, #20]
 8000c90:	4013      	ands	r3, r2
 8000c92:	617b      	str	r3, [r7, #20]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
 8000c94:	7879      	ldrb	r1, [r7, #1]
 8000c96:	78fa      	ldrb	r2, [r7, #3]
 8000c98:	4613      	mov	r3, r2
 8000c9a:	005b      	lsls	r3, r3, #1
 8000c9c:	4413      	add	r3, r2
 8000c9e:	fa01 f303 	lsl.w	r3, r1, r3
 8000ca2:	613b      	str	r3, [r7, #16]
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 8000ca4:	697a      	ldr	r2, [r7, #20]
 8000ca6:	693b      	ldr	r3, [r7, #16]
 8000ca8:	4313      	orrs	r3, r2
 8000caa:	617b      	str	r3, [r7, #20]
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	697a      	ldr	r2, [r7, #20]
 8000cb0:	611a      	str	r2, [r3, #16]
  }
  /* Rank configuration */
  /* Get the old register value */
  tmpreg1 = ADCx->JSQR;
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000cb6:	617b      	str	r3, [r7, #20]
  /* Get JL value: Number = JL+1 */
  tmpreg3 =  (tmpreg1 & JSQR_JL_SET)>> 20;
 8000cb8:	697b      	ldr	r3, [r7, #20]
 8000cba:	0d1b      	lsrs	r3, r3, #20
 8000cbc:	f003 0303 	and.w	r3, r3, #3
 8000cc0:	60fb      	str	r3, [r7, #12]
  /* Calculate the mask to clear: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = JSQR_JSQ_SET << (5 * (uint8_t)((Rank + 3) - (tmpreg3 + 1)));
 8000cc2:	68fb      	ldr	r3, [r7, #12]
 8000cc4:	b2db      	uxtb	r3, r3
 8000cc6:	78ba      	ldrb	r2, [r7, #2]
 8000cc8:	1ad3      	subs	r3, r2, r3
 8000cca:	b2db      	uxtb	r3, r3
 8000ccc:	3302      	adds	r3, #2
 8000cce:	b2db      	uxtb	r3, r3
 8000cd0:	461a      	mov	r2, r3
 8000cd2:	4613      	mov	r3, r2
 8000cd4:	009b      	lsls	r3, r3, #2
 8000cd6:	4413      	add	r3, r2
 8000cd8:	221f      	movs	r2, #31
 8000cda:	fa02 f303 	lsl.w	r3, r2, r3
 8000cde:	613b      	str	r3, [r7, #16]
  /* Clear the old JSQx bits for the selected rank */
  tmpreg1 &= ~tmpreg2;
 8000ce0:	693b      	ldr	r3, [r7, #16]
 8000ce2:	43db      	mvns	r3, r3
 8000ce4:	697a      	ldr	r2, [r7, #20]
 8000ce6:	4013      	ands	r3, r2
 8000ce8:	617b      	str	r3, [r7, #20]
  /* Calculate the mask to set: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = (uint32_t)ADC_Channel << (5 * (uint8_t)((Rank + 3) - (tmpreg3 + 1)));
 8000cea:	78fa      	ldrb	r2, [r7, #3]
 8000cec:	68fb      	ldr	r3, [r7, #12]
 8000cee:	b2db      	uxtb	r3, r3
 8000cf0:	78b9      	ldrb	r1, [r7, #2]
 8000cf2:	1acb      	subs	r3, r1, r3
 8000cf4:	b2db      	uxtb	r3, r3
 8000cf6:	3302      	adds	r3, #2
 8000cf8:	b2db      	uxtb	r3, r3
 8000cfa:	4619      	mov	r1, r3
 8000cfc:	460b      	mov	r3, r1
 8000cfe:	009b      	lsls	r3, r3, #2
 8000d00:	440b      	add	r3, r1
 8000d02:	fa02 f303 	lsl.w	r3, r2, r3
 8000d06:	613b      	str	r3, [r7, #16]
  /* Set the JSQx bits for the selected rank */
  tmpreg1 |= tmpreg2;
 8000d08:	697a      	ldr	r2, [r7, #20]
 8000d0a:	693b      	ldr	r3, [r7, #16]
 8000d0c:	4313      	orrs	r3, r2
 8000d0e:	617b      	str	r3, [r7, #20]
  /* Store the new register value */
  ADCx->JSQR = tmpreg1;
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	697a      	ldr	r2, [r7, #20]
 8000d14:	639a      	str	r2, [r3, #56]	; 0x38
}
 8000d16:	bf00      	nop
 8000d18:	371c      	adds	r7, #28
 8000d1a:	46bd      	mov	sp, r7
 8000d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d20:	4770      	bx	lr

08000d22 <ADC_InjectedSequencerLengthConfig>:
  * @param  Length: The sequencer length. 
  *          This parameter must be a number between 1 to 4.
  * @retval None
  */
void ADC_InjectedSequencerLengthConfig(ADC_TypeDef* ADCx, uint8_t Length)
{
 8000d22:	b480      	push	{r7}
 8000d24:	b085      	sub	sp, #20
 8000d26:	af00      	add	r7, sp, #0
 8000d28:	6078      	str	r0, [r7, #4]
 8000d2a:	460b      	mov	r3, r1
 8000d2c:	70fb      	strb	r3, [r7, #3]
  uint32_t tmpreg1 = 0;
 8000d2e:	2300      	movs	r3, #0
 8000d30:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg2 = 0;
 8000d32:	2300      	movs	r3, #0
 8000d34:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_LENGTH(Length));
  
  /* Get the old register value */
  tmpreg1 = ADCx->JSQR;
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000d3a:	60fb      	str	r3, [r7, #12]
  
  /* Clear the old injected sequence length JL bits */
  tmpreg1 &= JSQR_JL_RESET;
 8000d3c:	68fb      	ldr	r3, [r7, #12]
 8000d3e:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8000d42:	60fb      	str	r3, [r7, #12]
  
  /* Set the injected sequence length JL bits */
  tmpreg2 = Length - 1; 
 8000d44:	78fb      	ldrb	r3, [r7, #3]
 8000d46:	3b01      	subs	r3, #1
 8000d48:	60bb      	str	r3, [r7, #8]
  tmpreg1 |= tmpreg2 << 20;
 8000d4a:	68bb      	ldr	r3, [r7, #8]
 8000d4c:	051b      	lsls	r3, r3, #20
 8000d4e:	68fa      	ldr	r2, [r7, #12]
 8000d50:	4313      	orrs	r3, r2
 8000d52:	60fb      	str	r3, [r7, #12]
  
  /* Store the new register value */
  ADCx->JSQR = tmpreg1;
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	68fa      	ldr	r2, [r7, #12]
 8000d58:	639a      	str	r2, [r3, #56]	; 0x38
}
 8000d5a:	bf00      	nop
 8000d5c:	3714      	adds	r7, #20
 8000d5e:	46bd      	mov	sp, r7
 8000d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d64:	4770      	bx	lr

08000d66 <ADC_SetInjectedOffset>:
  * @param  Offset: the offset value for the selected ADC injected channel
  *          This parameter must be a 12bit value.
  * @retval None
  */
void ADC_SetInjectedOffset(ADC_TypeDef* ADCx, uint8_t ADC_InjectedChannel, uint16_t Offset)
{
 8000d66:	b480      	push	{r7}
 8000d68:	b085      	sub	sp, #20
 8000d6a:	af00      	add	r7, sp, #0
 8000d6c:	6078      	str	r0, [r7, #4]
 8000d6e:	460b      	mov	r3, r1
 8000d70:	70fb      	strb	r3, [r7, #3]
 8000d72:	4613      	mov	r3, r2
 8000d74:	803b      	strh	r3, [r7, #0]
    __IO uint32_t tmp = 0;
 8000d76:	2300      	movs	r3, #0
 8000d78:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_CHANNEL(ADC_InjectedChannel));
  assert_param(IS_ADC_OFFSET(Offset));
  
  tmp = (uint32_t)ADCx;
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	60fb      	str	r3, [r7, #12]
  tmp += ADC_InjectedChannel;
 8000d7e:	78fa      	ldrb	r2, [r7, #3]
 8000d80:	68fb      	ldr	r3, [r7, #12]
 8000d82:	4413      	add	r3, r2
 8000d84:	60fb      	str	r3, [r7, #12]
  
  /* Set the selected injected channel data offset */
 *(__IO uint32_t *) tmp = (uint32_t)Offset;
 8000d86:	68fb      	ldr	r3, [r7, #12]
 8000d88:	461a      	mov	r2, r3
 8000d8a:	883b      	ldrh	r3, [r7, #0]
 8000d8c:	6013      	str	r3, [r2, #0]
}
 8000d8e:	bf00      	nop
 8000d90:	3714      	adds	r7, #20
 8000d92:	46bd      	mov	sp, r7
 8000d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d98:	4770      	bx	lr

08000d9a <ADC_SoftwareStartInjectedConv>:
  * @brief  Enables the selected ADC software start conversion of the injected channels.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval None
  */
void ADC_SoftwareStartInjectedConv(ADC_TypeDef* ADCx)
{
 8000d9a:	b480      	push	{r7}
 8000d9c:	b083      	sub	sp, #12
 8000d9e:	af00      	add	r7, sp, #0
 8000da0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Enable the selected ADC conversion for injected group */
  ADCx->CR2 |= (uint32_t)ADC_CR2_JSWSTART;
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	689b      	ldr	r3, [r3, #8]
 8000da6:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	609a      	str	r2, [r3, #8]
}
 8000dae:	bf00      	nop
 8000db0:	370c      	adds	r7, #12
 8000db2:	46bd      	mov	sp, r7
 8000db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db8:	4770      	bx	lr

08000dba <ADC_GetInjectedConversionValue>:
  *            @arg ADC_InjectedChannel_3: Injected Channel3 selected
  *            @arg ADC_InjectedChannel_4: Injected Channel4 selected
  * @retval The Data conversion value.
  */
uint16_t ADC_GetInjectedConversionValue(ADC_TypeDef* ADCx, uint8_t ADC_InjectedChannel)
{
 8000dba:	b480      	push	{r7}
 8000dbc:	b085      	sub	sp, #20
 8000dbe:	af00      	add	r7, sp, #0
 8000dc0:	6078      	str	r0, [r7, #4]
 8000dc2:	460b      	mov	r3, r1
 8000dc4:	70fb      	strb	r3, [r7, #3]
  __IO uint32_t tmp = 0;
 8000dc6:	2300      	movs	r3, #0
 8000dc8:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_CHANNEL(ADC_InjectedChannel));

  tmp = (uint32_t)ADCx;
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	60fb      	str	r3, [r7, #12]
  tmp += ADC_InjectedChannel + JDR_OFFSET;
 8000dce:	78fa      	ldrb	r2, [r7, #3]
 8000dd0:	68fb      	ldr	r3, [r7, #12]
 8000dd2:	4413      	add	r3, r2
 8000dd4:	3328      	adds	r3, #40	; 0x28
 8000dd6:	60fb      	str	r3, [r7, #12]
  
  /* Returns the selected injected channel conversion data value */
  return (uint16_t) (*(__IO uint32_t*)  tmp); 
 8000dd8:	68fb      	ldr	r3, [r7, #12]
 8000dda:	681b      	ldr	r3, [r3, #0]
 8000ddc:	b29b      	uxth	r3, r3
}
 8000dde:	4618      	mov	r0, r3
 8000de0:	3714      	adds	r7, #20
 8000de2:	46bd      	mov	sp, r7
 8000de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de8:	4770      	bx	lr

08000dea <ADC_GetFlagStatus>:
  *            @arg ADC_FLAG_STRT: Start of regular group conversion flag
  *            @arg ADC_FLAG_OVR: Overrun flag                                                 
  * @retval The new state of ADC_FLAG (SET or RESET).
  */
FlagStatus ADC_GetFlagStatus(ADC_TypeDef* ADCx, uint8_t ADC_FLAG)
{
 8000dea:	b480      	push	{r7}
 8000dec:	b085      	sub	sp, #20
 8000dee:	af00      	add	r7, sp, #0
 8000df0:	6078      	str	r0, [r7, #4]
 8000df2:	460b      	mov	r3, r1
 8000df4:	70fb      	strb	r3, [r7, #3]
  FlagStatus bitstatus = RESET;
 8000df6:	2300      	movs	r3, #0
 8000df8:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_GET_FLAG(ADC_FLAG));

  /* Check the status of the specified ADC flag */
  if ((ADCx->SR & ADC_FLAG) != (uint8_t)RESET)
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	681a      	ldr	r2, [r3, #0]
 8000dfe:	78fb      	ldrb	r3, [r7, #3]
 8000e00:	4013      	ands	r3, r2
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	d002      	beq.n	8000e0c <ADC_GetFlagStatus+0x22>
  {
    /* ADC_FLAG is set */
    bitstatus = SET;
 8000e06:	2301      	movs	r3, #1
 8000e08:	73fb      	strb	r3, [r7, #15]
 8000e0a:	e001      	b.n	8000e10 <ADC_GetFlagStatus+0x26>
  }
  else
  {
    /* ADC_FLAG is reset */
    bitstatus = RESET;
 8000e0c:	2300      	movs	r3, #0
 8000e0e:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the ADC_FLAG status */
  return  bitstatus;
 8000e10:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e12:	4618      	mov	r0, r3
 8000e14:	3714      	adds	r7, #20
 8000e16:	46bd      	mov	sp, r7
 8000e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e1c:	4770      	bx	lr

08000e1e <ADC_ClearFlag>:
  *            @arg ADC_FLAG_STRT: Start of regular group conversion flag
  *            @arg ADC_FLAG_OVR: Overrun flag                          
  * @retval None
  */
void ADC_ClearFlag(ADC_TypeDef* ADCx, uint8_t ADC_FLAG)
{
 8000e1e:	b480      	push	{r7}
 8000e20:	b083      	sub	sp, #12
 8000e22:	af00      	add	r7, sp, #0
 8000e24:	6078      	str	r0, [r7, #4]
 8000e26:	460b      	mov	r3, r1
 8000e28:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CLEAR_FLAG(ADC_FLAG));

  /* Clear the selected ADC flags */
  ADCx->SR = ~(uint32_t)ADC_FLAG;
 8000e2a:	78fb      	ldrb	r3, [r7, #3]
 8000e2c:	43da      	mvns	r2, r3
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	601a      	str	r2, [r3, #0]
}
 8000e32:	bf00      	nop
 8000e34:	370c      	adds	r7, #12
 8000e36:	46bd      	mov	sp, r7
 8000e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e3c:	4770      	bx	lr

08000e3e <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8000e3e:	b480      	push	{r7}
 8000e40:	b087      	sub	sp, #28
 8000e42:	af00      	add	r7, sp, #0
 8000e44:	6078      	str	r0, [r7, #4]
 8000e46:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 8000e48:	2300      	movs	r3, #0
 8000e4a:	617b      	str	r3, [r7, #20]
 8000e4c:	2300      	movs	r3, #0
 8000e4e:	613b      	str	r3, [r7, #16]
 8000e50:	2300      	movs	r3, #0
 8000e52:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000e54:	2300      	movs	r3, #0
 8000e56:	617b      	str	r3, [r7, #20]
 8000e58:	e076      	b.n	8000f48 <GPIO_Init+0x10a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 8000e5a:	2201      	movs	r2, #1
 8000e5c:	697b      	ldr	r3, [r7, #20]
 8000e5e:	fa02 f303 	lsl.w	r3, r2, r3
 8000e62:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8000e64:	683b      	ldr	r3, [r7, #0]
 8000e66:	681a      	ldr	r2, [r3, #0]
 8000e68:	693b      	ldr	r3, [r7, #16]
 8000e6a:	4013      	ands	r3, r2
 8000e6c:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 8000e6e:	68fa      	ldr	r2, [r7, #12]
 8000e70:	693b      	ldr	r3, [r7, #16]
 8000e72:	429a      	cmp	r2, r3
 8000e74:	d165      	bne.n	8000f42 <GPIO_Init+0x104>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	681a      	ldr	r2, [r3, #0]
 8000e7a:	697b      	ldr	r3, [r7, #20]
 8000e7c:	005b      	lsls	r3, r3, #1
 8000e7e:	2103      	movs	r1, #3
 8000e80:	fa01 f303 	lsl.w	r3, r1, r3
 8000e84:	43db      	mvns	r3, r3
 8000e86:	401a      	ands	r2, r3
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	681a      	ldr	r2, [r3, #0]
 8000e90:	683b      	ldr	r3, [r7, #0]
 8000e92:	791b      	ldrb	r3, [r3, #4]
 8000e94:	4619      	mov	r1, r3
 8000e96:	697b      	ldr	r3, [r7, #20]
 8000e98:	005b      	lsls	r3, r3, #1
 8000e9a:	fa01 f303 	lsl.w	r3, r1, r3
 8000e9e:	431a      	orrs	r2, r3
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000ea4:	683b      	ldr	r3, [r7, #0]
 8000ea6:	791b      	ldrb	r3, [r3, #4]
 8000ea8:	2b01      	cmp	r3, #1
 8000eaa:	d003      	beq.n	8000eb4 <GPIO_Init+0x76>
 8000eac:	683b      	ldr	r3, [r7, #0]
 8000eae:	791b      	ldrb	r3, [r3, #4]
 8000eb0:	2b02      	cmp	r3, #2
 8000eb2:	d12e      	bne.n	8000f12 <GPIO_Init+0xd4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	689a      	ldr	r2, [r3, #8]
 8000eb8:	697b      	ldr	r3, [r7, #20]
 8000eba:	005b      	lsls	r3, r3, #1
 8000ebc:	2103      	movs	r1, #3
 8000ebe:	fa01 f303 	lsl.w	r3, r1, r3
 8000ec2:	43db      	mvns	r3, r3
 8000ec4:	401a      	ands	r2, r3
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	689a      	ldr	r2, [r3, #8]
 8000ece:	683b      	ldr	r3, [r7, #0]
 8000ed0:	795b      	ldrb	r3, [r3, #5]
 8000ed2:	4619      	mov	r1, r3
 8000ed4:	697b      	ldr	r3, [r7, #20]
 8000ed6:	005b      	lsls	r3, r3, #1
 8000ed8:	fa01 f303 	lsl.w	r3, r1, r3
 8000edc:	431a      	orrs	r2, r3
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	685a      	ldr	r2, [r3, #4]
 8000ee6:	697b      	ldr	r3, [r7, #20]
 8000ee8:	b29b      	uxth	r3, r3
 8000eea:	4619      	mov	r1, r3
 8000eec:	2301      	movs	r3, #1
 8000eee:	408b      	lsls	r3, r1
 8000ef0:	43db      	mvns	r3, r3
 8000ef2:	401a      	ands	r2, r3
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	685b      	ldr	r3, [r3, #4]
 8000efc:	683a      	ldr	r2, [r7, #0]
 8000efe:	7992      	ldrb	r2, [r2, #6]
 8000f00:	4611      	mov	r1, r2
 8000f02:	697a      	ldr	r2, [r7, #20]
 8000f04:	b292      	uxth	r2, r2
 8000f06:	fa01 f202 	lsl.w	r2, r1, r2
 8000f0a:	b292      	uxth	r2, r2
 8000f0c:	431a      	orrs	r2, r3
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	68da      	ldr	r2, [r3, #12]
 8000f16:	697b      	ldr	r3, [r7, #20]
 8000f18:	b29b      	uxth	r3, r3
 8000f1a:	005b      	lsls	r3, r3, #1
 8000f1c:	2103      	movs	r1, #3
 8000f1e:	fa01 f303 	lsl.w	r3, r1, r3
 8000f22:	43db      	mvns	r3, r3
 8000f24:	401a      	ands	r2, r3
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	68da      	ldr	r2, [r3, #12]
 8000f2e:	683b      	ldr	r3, [r7, #0]
 8000f30:	79db      	ldrb	r3, [r3, #7]
 8000f32:	4619      	mov	r1, r3
 8000f34:	697b      	ldr	r3, [r7, #20]
 8000f36:	005b      	lsls	r3, r3, #1
 8000f38:	fa01 f303 	lsl.w	r3, r1, r3
 8000f3c:	431a      	orrs	r2, r3
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	60da      	str	r2, [r3, #12]
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000f42:	697b      	ldr	r3, [r7, #20]
 8000f44:	3301      	adds	r3, #1
 8000f46:	617b      	str	r3, [r7, #20]
 8000f48:	697b      	ldr	r3, [r7, #20]
 8000f4a:	2b0f      	cmp	r3, #15
 8000f4c:	d985      	bls.n	8000e5a <GPIO_Init+0x1c>
    }
  }
}
 8000f4e:	bf00      	nop
 8000f50:	371c      	adds	r7, #28
 8000f52:	46bd      	mov	sp, r7
 8000f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f58:	4770      	bx	lr

08000f5a <GPIO_StructInit>:
  * @brief  Fills each GPIO_InitStruct member with its default value.
  * @param  GPIO_InitStruct : pointer to a GPIO_InitTypeDef structure which will be initialized.
  * @retval None
  */
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
{
 8000f5a:	b480      	push	{r7}
 8000f5c:	b083      	sub	sp, #12
 8000f5e:	af00      	add	r7, sp, #0
 8000f60:	6078      	str	r0, [r7, #4]
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000f68:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN;
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	711a      	strb	r2, [r3, #4]
  GPIO_InitStruct->GPIO_Speed = GPIO_Speed_2MHz;
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	2200      	movs	r2, #0
 8000f74:	715a      	strb	r2, [r3, #5]
  GPIO_InitStruct->GPIO_OType = GPIO_OType_PP;
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	2200      	movs	r2, #0
 8000f7a:	719a      	strb	r2, [r3, #6]
  GPIO_InitStruct->GPIO_PuPd = GPIO_PuPd_NOPULL;
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	2200      	movs	r2, #0
 8000f80:	71da      	strb	r2, [r3, #7]
}
 8000f82:	bf00      	nop
 8000f84:	370c      	adds	r7, #12
 8000f86:	46bd      	mov	sp, r7
 8000f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f8c:	4770      	bx	lr

08000f8e <GPIO_ReadInputDataBit>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
uint8_t GPIO_ReadInputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000f8e:	b480      	push	{r7}
 8000f90:	b085      	sub	sp, #20
 8000f92:	af00      	add	r7, sp, #0
 8000f94:	6078      	str	r0, [r7, #4]
 8000f96:	460b      	mov	r3, r1
 8000f98:	807b      	strh	r3, [r7, #2]
  uint8_t bitstatus = 0x00;
 8000f9a:	2300      	movs	r3, #0
 8000f9c:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)Bit_RESET)
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	691a      	ldr	r2, [r3, #16]
 8000fa2:	887b      	ldrh	r3, [r7, #2]
 8000fa4:	4013      	ands	r3, r2
 8000fa6:	2b00      	cmp	r3, #0
 8000fa8:	d002      	beq.n	8000fb0 <GPIO_ReadInputDataBit+0x22>
  {
    bitstatus = (uint8_t)Bit_SET;
 8000faa:	2301      	movs	r3, #1
 8000fac:	73fb      	strb	r3, [r7, #15]
 8000fae:	e001      	b.n	8000fb4 <GPIO_ReadInputDataBit+0x26>
  }
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
 8000fb0:	2300      	movs	r3, #0
 8000fb2:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000fb4:	7bfb      	ldrb	r3, [r7, #15]
}
 8000fb6:	4618      	mov	r0, r3
 8000fb8:	3714      	adds	r7, #20
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc0:	4770      	bx	lr

08000fc2 <GPIO_SetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000fc2:	b480      	push	{r7}
 8000fc4:	b083      	sub	sp, #12
 8000fc6:	af00      	add	r7, sp, #0
 8000fc8:	6078      	str	r0, [r7, #4]
 8000fca:	460b      	mov	r3, r1
 8000fcc:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRL = GPIO_Pin;
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	887a      	ldrh	r2, [r7, #2]
 8000fd2:	831a      	strh	r2, [r3, #24]
}
 8000fd4:	bf00      	nop
 8000fd6:	370c      	adds	r7, #12
 8000fd8:	46bd      	mov	sp, r7
 8000fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fde:	4770      	bx	lr

08000fe0 <GPIO_ResetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000fe0:	b480      	push	{r7}
 8000fe2:	b083      	sub	sp, #12
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	6078      	str	r0, [r7, #4]
 8000fe8:	460b      	mov	r3, r1
 8000fea:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRH = GPIO_Pin;
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	887a      	ldrh	r2, [r7, #2]
 8000ff0:	835a      	strh	r2, [r3, #26]
}
 8000ff2:	bf00      	nop
 8000ff4:	370c      	adds	r7, #12
 8000ff6:	46bd      	mov	sp, r7
 8000ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ffc:	4770      	bx	lr

08000ffe <GPIO_WriteBit>:
  *            @arg Bit_RESET: to clear the port pin
  *            @arg Bit_SET: to set the port pin
  * @retval None
  */
void GPIO_WriteBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, BitAction BitVal)
{
 8000ffe:	b480      	push	{r7}
 8001000:	b083      	sub	sp, #12
 8001002:	af00      	add	r7, sp, #0
 8001004:	6078      	str	r0, [r7, #4]
 8001006:	460b      	mov	r3, r1
 8001008:	807b      	strh	r3, [r7, #2]
 800100a:	4613      	mov	r3, r2
 800100c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_BIT_ACTION(BitVal));

  if (BitVal != Bit_RESET)
 800100e:	787b      	ldrb	r3, [r7, #1]
 8001010:	2b00      	cmp	r3, #0
 8001012:	d003      	beq.n	800101c <GPIO_WriteBit+0x1e>
  {
    GPIOx->BSRRL = GPIO_Pin;
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	887a      	ldrh	r2, [r7, #2]
 8001018:	831a      	strh	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRRH = GPIO_Pin ;
  }
}
 800101a:	e002      	b.n	8001022 <GPIO_WriteBit+0x24>
    GPIOx->BSRRH = GPIO_Pin ;
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	887a      	ldrh	r2, [r7, #2]
 8001020:	835a      	strh	r2, [r3, #26]
}
 8001022:	bf00      	nop
 8001024:	370c      	adds	r7, #12
 8001026:	46bd      	mov	sp, r7
 8001028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800102c:	4770      	bx	lr
	...

08001030 <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 8001030:	b480      	push	{r7}
 8001032:	b083      	sub	sp, #12
 8001034:	af00      	add	r7, sp, #0
 8001036:	6078      	str	r0, [r7, #4]
 8001038:	460b      	mov	r3, r1
 800103a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800103c:	78fb      	ldrb	r3, [r7, #3]
 800103e:	2b00      	cmp	r3, #0
 8001040:	d006      	beq.n	8001050 <RCC_AHB1PeriphClockCmd+0x20>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 8001042:	490a      	ldr	r1, [pc, #40]	; (800106c <RCC_AHB1PeriphClockCmd+0x3c>)
 8001044:	4b09      	ldr	r3, [pc, #36]	; (800106c <RCC_AHB1PeriphClockCmd+0x3c>)
 8001046:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	4313      	orrs	r3, r2
 800104c:	630b      	str	r3, [r1, #48]	; 0x30
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
  }
}
 800104e:	e006      	b.n	800105e <RCC_AHB1PeriphClockCmd+0x2e>
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 8001050:	4906      	ldr	r1, [pc, #24]	; (800106c <RCC_AHB1PeriphClockCmd+0x3c>)
 8001052:	4b06      	ldr	r3, [pc, #24]	; (800106c <RCC_AHB1PeriphClockCmd+0x3c>)
 8001054:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	43db      	mvns	r3, r3
 800105a:	4013      	ands	r3, r2
 800105c:	630b      	str	r3, [r1, #48]	; 0x30
}
 800105e:	bf00      	nop
 8001060:	370c      	adds	r7, #12
 8001062:	46bd      	mov	sp, r7
 8001064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001068:	4770      	bx	lr
 800106a:	bf00      	nop
 800106c:	40023800 	.word	0x40023800

08001070 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8001070:	b480      	push	{r7}
 8001072:	b083      	sub	sp, #12
 8001074:	af00      	add	r7, sp, #0
 8001076:	6078      	str	r0, [r7, #4]
 8001078:	460b      	mov	r3, r1
 800107a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800107c:	78fb      	ldrb	r3, [r7, #3]
 800107e:	2b00      	cmp	r3, #0
 8001080:	d006      	beq.n	8001090 <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8001082:	490a      	ldr	r1, [pc, #40]	; (80010ac <RCC_APB1PeriphClockCmd+0x3c>)
 8001084:	4b09      	ldr	r3, [pc, #36]	; (80010ac <RCC_APB1PeriphClockCmd+0x3c>)
 8001086:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	4313      	orrs	r3, r2
 800108c:	640b      	str	r3, [r1, #64]	; 0x40
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 800108e:	e006      	b.n	800109e <RCC_APB1PeriphClockCmd+0x2e>
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8001090:	4906      	ldr	r1, [pc, #24]	; (80010ac <RCC_APB1PeriphClockCmd+0x3c>)
 8001092:	4b06      	ldr	r3, [pc, #24]	; (80010ac <RCC_APB1PeriphClockCmd+0x3c>)
 8001094:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	43db      	mvns	r3, r3
 800109a:	4013      	ands	r3, r2
 800109c:	640b      	str	r3, [r1, #64]	; 0x40
}
 800109e:	bf00      	nop
 80010a0:	370c      	adds	r7, #12
 80010a2:	46bd      	mov	sp, r7
 80010a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a8:	4770      	bx	lr
 80010aa:	bf00      	nop
 80010ac:	40023800 	.word	0x40023800

080010b0 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 80010b0:	b480      	push	{r7}
 80010b2:	b083      	sub	sp, #12
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	6078      	str	r0, [r7, #4]
 80010b8:	460b      	mov	r3, r1
 80010ba:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80010bc:	78fb      	ldrb	r3, [r7, #3]
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d006      	beq.n	80010d0 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 80010c2:	490a      	ldr	r1, [pc, #40]	; (80010ec <RCC_APB2PeriphClockCmd+0x3c>)
 80010c4:	4b09      	ldr	r3, [pc, #36]	; (80010ec <RCC_APB2PeriphClockCmd+0x3c>)
 80010c6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	4313      	orrs	r3, r2
 80010cc:	644b      	str	r3, [r1, #68]	; 0x44
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 80010ce:	e006      	b.n	80010de <RCC_APB2PeriphClockCmd+0x2e>
    RCC->APB2ENR &= ~RCC_APB2Periph;
 80010d0:	4906      	ldr	r1, [pc, #24]	; (80010ec <RCC_APB2PeriphClockCmd+0x3c>)
 80010d2:	4b06      	ldr	r3, [pc, #24]	; (80010ec <RCC_APB2PeriphClockCmd+0x3c>)
 80010d4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	43db      	mvns	r3, r3
 80010da:	4013      	ands	r3, r2
 80010dc:	644b      	str	r3, [r1, #68]	; 0x44
}
 80010de:	bf00      	nop
 80010e0:	370c      	adds	r7, #12
 80010e2:	46bd      	mov	sp, r7
 80010e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e8:	4770      	bx	lr
 80010ea:	bf00      	nop
 80010ec:	40023800 	.word	0x40023800

080010f0 <TIM_TimeBaseInit>:
  * @param  TIM_TimeBaseInitStruct: pointer to a TIM_TimeBaseInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 80010f0:	b480      	push	{r7}
 80010f2:	b085      	sub	sp, #20
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	6078      	str	r0, [r7, #4]
 80010f8:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
 80010fa:	2300      	movs	r3, #0
 80010fc:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	881b      	ldrh	r3, [r3, #0]
 8001102:	81fb      	strh	r3, [r7, #14]

  if((TIMx == TIM1) || (TIMx == TIM8)||
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	4a29      	ldr	r2, [pc, #164]	; (80011ac <TIM_TimeBaseInit+0xbc>)
 8001108:	4293      	cmp	r3, r2
 800110a:	d013      	beq.n	8001134 <TIM_TimeBaseInit+0x44>
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	4a28      	ldr	r2, [pc, #160]	; (80011b0 <TIM_TimeBaseInit+0xc0>)
 8001110:	4293      	cmp	r3, r2
 8001112:	d00f      	beq.n	8001134 <TIM_TimeBaseInit+0x44>
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800111a:	d00b      	beq.n	8001134 <TIM_TimeBaseInit+0x44>
     (TIMx == TIM2) || (TIMx == TIM3)||
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	4a25      	ldr	r2, [pc, #148]	; (80011b4 <TIM_TimeBaseInit+0xc4>)
 8001120:	4293      	cmp	r3, r2
 8001122:	d007      	beq.n	8001134 <TIM_TimeBaseInit+0x44>
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	4a24      	ldr	r2, [pc, #144]	; (80011b8 <TIM_TimeBaseInit+0xc8>)
 8001128:	4293      	cmp	r3, r2
 800112a:	d003      	beq.n	8001134 <TIM_TimeBaseInit+0x44>
     (TIMx == TIM4) || (TIMx == TIM5)) 
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	4a23      	ldr	r2, [pc, #140]	; (80011bc <TIM_TimeBaseInit+0xcc>)
 8001130:	4293      	cmp	r3, r2
 8001132:	d108      	bne.n	8001146 <TIM_TimeBaseInit+0x56>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~(TIM_CR1_DIR | TIM_CR1_CMS));
 8001134:	89fb      	ldrh	r3, [r7, #14]
 8001136:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800113a:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 800113c:	683b      	ldr	r3, [r7, #0]
 800113e:	885a      	ldrh	r2, [r3, #2]
 8001140:	89fb      	ldrh	r3, [r7, #14]
 8001142:	4313      	orrs	r3, r2
 8001144:	81fb      	strh	r3, [r7, #14]
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	4a1d      	ldr	r2, [pc, #116]	; (80011c0 <TIM_TimeBaseInit+0xd0>)
 800114a:	4293      	cmp	r3, r2
 800114c:	d00c      	beq.n	8001168 <TIM_TimeBaseInit+0x78>
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	4a1c      	ldr	r2, [pc, #112]	; (80011c4 <TIM_TimeBaseInit+0xd4>)
 8001152:	4293      	cmp	r3, r2
 8001154:	d008      	beq.n	8001168 <TIM_TimeBaseInit+0x78>
  {
    /* Set the clock division */
    tmpcr1 &=  (uint16_t)(~TIM_CR1_CKD);
 8001156:	89fb      	ldrh	r3, [r7, #14]
 8001158:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800115c:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 800115e:	683b      	ldr	r3, [r7, #0]
 8001160:	891a      	ldrh	r2, [r3, #8]
 8001162:	89fb      	ldrh	r3, [r7, #14]
 8001164:	4313      	orrs	r3, r2
 8001166:	81fb      	strh	r3, [r7, #14]
  }

  TIMx->CR1 = tmpcr1;
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	89fa      	ldrh	r2, [r7, #14]
 800116c:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 800116e:	683b      	ldr	r3, [r7, #0]
 8001170:	685a      	ldr	r2, [r3, #4]
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 8001176:	683b      	ldr	r3, [r7, #0]
 8001178:	881a      	ldrh	r2, [r3, #0]
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	851a      	strh	r2, [r3, #40]	; 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8))  
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	4a0a      	ldr	r2, [pc, #40]	; (80011ac <TIM_TimeBaseInit+0xbc>)
 8001182:	4293      	cmp	r3, r2
 8001184:	d003      	beq.n	800118e <TIM_TimeBaseInit+0x9e>
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	4a09      	ldr	r2, [pc, #36]	; (80011b0 <TIM_TimeBaseInit+0xc0>)
 800118a:	4293      	cmp	r3, r2
 800118c:	d104      	bne.n	8001198 <TIM_TimeBaseInit+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 800118e:	683b      	ldr	r3, [r7, #0]
 8001190:	7a9b      	ldrb	r3, [r3, #10]
 8001192:	b29a      	uxth	r2, r3
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	2201      	movs	r2, #1
 800119c:	829a      	strh	r2, [r3, #20]
}
 800119e:	bf00      	nop
 80011a0:	3714      	adds	r7, #20
 80011a2:	46bd      	mov	sp, r7
 80011a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a8:	4770      	bx	lr
 80011aa:	bf00      	nop
 80011ac:	40010000 	.word	0x40010000
 80011b0:	40010400 	.word	0x40010400
 80011b4:	40000400 	.word	0x40000400
 80011b8:	40000800 	.word	0x40000800
 80011bc:	40000c00 	.word	0x40000c00
 80011c0:	40001000 	.word	0x40001000
 80011c4:	40001400 	.word	0x40001400

080011c8 <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 80011c8:	b480      	push	{r7}
 80011ca:	b083      	sub	sp, #12
 80011cc:	af00      	add	r7, sp, #0
 80011ce:	6078      	str	r0, [r7, #4]
 80011d0:	460b      	mov	r3, r1
 80011d2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80011d4:	78fb      	ldrb	r3, [r7, #3]
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d008      	beq.n	80011ec <TIM_Cmd+0x24>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	881b      	ldrh	r3, [r3, #0]
 80011de:	b29b      	uxth	r3, r3
 80011e0:	f043 0301 	orr.w	r3, r3, #1
 80011e4:	b29a      	uxth	r2, r3
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
  }
}
 80011ea:	e007      	b.n	80011fc <TIM_Cmd+0x34>
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	881b      	ldrh	r3, [r3, #0]
 80011f0:	b29b      	uxth	r3, r3
 80011f2:	f023 0301 	bic.w	r3, r3, #1
 80011f6:	b29a      	uxth	r2, r3
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	801a      	strh	r2, [r3, #0]
}
 80011fc:	bf00      	nop
 80011fe:	370c      	adds	r7, #12
 8001200:	46bd      	mov	sp, r7
 8001202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001206:	4770      	bx	lr

08001208 <TIM_ITConfig>:
  * @param  NewState: new state of the TIM interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ITConfig(TIM_TypeDef* TIMx, uint16_t TIM_IT, FunctionalState NewState)
{  
 8001208:	b480      	push	{r7}
 800120a:	b083      	sub	sp, #12
 800120c:	af00      	add	r7, sp, #0
 800120e:	6078      	str	r0, [r7, #4]
 8001210:	460b      	mov	r3, r1
 8001212:	807b      	strh	r3, [r7, #2]
 8001214:	4613      	mov	r3, r2
 8001216:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001218:	787b      	ldrb	r3, [r7, #1]
 800121a:	2b00      	cmp	r3, #0
 800121c:	d008      	beq.n	8001230 <TIM_ITConfig+0x28>
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	899b      	ldrh	r3, [r3, #12]
 8001222:	b29a      	uxth	r2, r3
 8001224:	887b      	ldrh	r3, [r7, #2]
 8001226:	4313      	orrs	r3, r2
 8001228:	b29a      	uxth	r2, r3
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (uint16_t)~TIM_IT;
  }
}
 800122e:	e009      	b.n	8001244 <TIM_ITConfig+0x3c>
    TIMx->DIER &= (uint16_t)~TIM_IT;
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	899b      	ldrh	r3, [r3, #12]
 8001234:	b29a      	uxth	r2, r3
 8001236:	887b      	ldrh	r3, [r7, #2]
 8001238:	43db      	mvns	r3, r3
 800123a:	b29b      	uxth	r3, r3
 800123c:	4013      	ands	r3, r2
 800123e:	b29a      	uxth	r2, r3
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	819a      	strh	r2, [r3, #12]
}
 8001244:	bf00      	nop
 8001246:	370c      	adds	r7, #12
 8001248:	46bd      	mov	sp, r7
 800124a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800124e:	4770      	bx	lr

08001250 <TIM_GetITStatus>:
  * @note   TIM_IT_COM and TIM_IT_Break are used only with TIM1 and TIM8.
  *     
  * @retval The new state of the TIM_IT(SET or RESET).
  */
ITStatus TIM_GetITStatus(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 8001250:	b480      	push	{r7}
 8001252:	b085      	sub	sp, #20
 8001254:	af00      	add	r7, sp, #0
 8001256:	6078      	str	r0, [r7, #4]
 8001258:	460b      	mov	r3, r1
 800125a:	807b      	strh	r3, [r7, #2]
  ITStatus bitstatus = RESET;  
 800125c:	2300      	movs	r3, #0
 800125e:	73fb      	strb	r3, [r7, #15]
  uint16_t itstatus = 0x0, itenable = 0x0;
 8001260:	2300      	movs	r3, #0
 8001262:	81bb      	strh	r3, [r7, #12]
 8001264:	2300      	movs	r3, #0
 8001266:	817b      	strh	r3, [r7, #10]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_IT(TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	8a1b      	ldrh	r3, [r3, #16]
 800126c:	b29a      	uxth	r2, r3
 800126e:	887b      	ldrh	r3, [r7, #2]
 8001270:	4013      	ands	r3, r2
 8001272:	81bb      	strh	r3, [r7, #12]
  
  itenable = TIMx->DIER & TIM_IT;
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	899b      	ldrh	r3, [r3, #12]
 8001278:	b29a      	uxth	r2, r3
 800127a:	887b      	ldrh	r3, [r7, #2]
 800127c:	4013      	ands	r3, r2
 800127e:	817b      	strh	r3, [r7, #10]
  if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
 8001280:	89bb      	ldrh	r3, [r7, #12]
 8001282:	2b00      	cmp	r3, #0
 8001284:	d005      	beq.n	8001292 <TIM_GetITStatus+0x42>
 8001286:	897b      	ldrh	r3, [r7, #10]
 8001288:	2b00      	cmp	r3, #0
 800128a:	d002      	beq.n	8001292 <TIM_GetITStatus+0x42>
  {
    bitstatus = SET;
 800128c:	2301      	movs	r3, #1
 800128e:	73fb      	strb	r3, [r7, #15]
 8001290:	e001      	b.n	8001296 <TIM_GetITStatus+0x46>
  }
  else
  {
    bitstatus = RESET;
 8001292:	2300      	movs	r3, #0
 8001294:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001296:	7bfb      	ldrb	r3, [r7, #15]
}
 8001298:	4618      	mov	r0, r3
 800129a:	3714      	adds	r7, #20
 800129c:	46bd      	mov	sp, r7
 800129e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a2:	4770      	bx	lr

080012a4 <TIM_ClearITPendingBit>:
  * @note   TIM_IT_COM and TIM_IT_Break are used only with TIM1 and TIM8.
  *      
  * @retval None
  */
void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 80012a4:	b480      	push	{r7}
 80012a6:	b083      	sub	sp, #12
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	6078      	str	r0, [r7, #4]
 80012ac:	460b      	mov	r3, r1
 80012ae:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Clear the IT pending Bit */
  TIMx->SR = (uint16_t)~TIM_IT;
 80012b0:	887b      	ldrh	r3, [r7, #2]
 80012b2:	43db      	mvns	r3, r3
 80012b4:	b29a      	uxth	r2, r3
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	821a      	strh	r2, [r3, #16]
}
 80012ba:	bf00      	nop
 80012bc:	370c      	adds	r7, #12
 80012be:	46bd      	mov	sp, r7
 80012c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c4:	4770      	bx	lr
	...

080012c8 <adc_inicializar>:
/*****************************************************************************/
/**
    @brief Prepara el sistema ADC para leer
    @returns Nada
*/
void adc_inicializar(void) {
 80012c8:	b580      	push	{r7, lr}
 80012ca:	b08c      	sub	sp, #48	; 0x30
 80012cc:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef        GPIO_InitStructure;
    ADC_InitTypeDef         ADC_InitStructure;
    ADC_CommonInitTypeDef   ADC_CommonInitStructure;
   
    /* Puerto C -------------------------------------------------------------*/
    RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC, ENABLE);
 80012ce:	2101      	movs	r1, #1
 80012d0:	2004      	movs	r0, #4
 80012d2:	f7ff fead 	bl	8001030 <RCC_AHB1PeriphClockCmd>

    /* PC1 para entrada analgica */
    GPIO_StructInit(&GPIO_InitStructure);
 80012d6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80012da:	4618      	mov	r0, r3
 80012dc:	f7ff fe3d 	bl	8000f5a <GPIO_StructInit>
    GPIO_InitStructure.GPIO_Pin     = GPIO_Pin_1 | GPIO_Pin_2;
 80012e0:	2306      	movs	r3, #6
 80012e2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStructure.GPIO_Mode    = GPIO_Mode_AN;
 80012e4:	2303      	movs	r3, #3
 80012e6:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    GPIO_InitStructure.GPIO_PuPd    = GPIO_PuPd_NOPULL ;
 80012ea:	2300      	movs	r3, #0
 80012ec:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    GPIO_Init(GPIOC, &GPIO_InitStructure); 
 80012f0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80012f4:	4619      	mov	r1, r3
 80012f6:	4821      	ldr	r0, [pc, #132]	; (800137c <adc_inicializar+0xb4>)
 80012f8:	f7ff fda1 	bl	8000e3e <GPIO_Init>

    /* Activar ADC1 ----------------------------------------------------------*/
    RCC_APB2PeriphClockCmd(RCC_APB2Periph_ADC1, ENABLE);
 80012fc:	2101      	movs	r1, #1
 80012fe:	f44f 7080 	mov.w	r0, #256	; 0x100
 8001302:	f7ff fed5 	bl	80010b0 <RCC_APB2PeriphClockCmd>

    /* ADC Common Init -------------------------------------------------------*/
    ADC_CommonStructInit(&ADC_CommonInitStructure);
 8001306:	463b      	mov	r3, r7
 8001308:	4618      	mov	r0, r3
 800130a:	f7ff fc47 	bl	8000b9c <ADC_CommonStructInit>
    ADC_CommonInitStructure.ADC_Mode                = ADC_Mode_Independent;
 800130e:	2300      	movs	r3, #0
 8001310:	603b      	str	r3, [r7, #0]
    ADC_CommonInitStructure.ADC_Prescaler           = ADC_Prescaler_Div4; // max 36 MHz segun datasheet
 8001312:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001316:	607b      	str	r3, [r7, #4]
    ADC_CommonInitStructure.ADC_DMAAccessMode       = ADC_DMAAccessMode_Disabled;
 8001318:	2300      	movs	r3, #0
 800131a:	60bb      	str	r3, [r7, #8]
    ADC_CommonInitStructure.ADC_TwoSamplingDelay    = ADC_TwoSamplingDelay_5Cycles;
 800131c:	2300      	movs	r3, #0
 800131e:	60fb      	str	r3, [r7, #12]
    ADC_CommonInit(&ADC_CommonInitStructure);
 8001320:	463b      	mov	r3, r7
 8001322:	4618      	mov	r0, r3
 8001324:	f7ff fc12 	bl	8000b4c <ADC_CommonInit>

    /* ADC Init ---------------------------------------------------------------*/
    ADC_StructInit (&ADC_InitStructure);
 8001328:	f107 0310 	add.w	r3, r7, #16
 800132c:	4618      	mov	r0, r3
 800132e:	f7ff fbed 	bl	8000b0c <ADC_StructInit>
    ADC_InitStructure.ADC_Resolution             = ADC_Resolution_12b;
 8001332:	2300      	movs	r3, #0
 8001334:	613b      	str	r3, [r7, #16]
    ADC_InitStructure.ADC_ScanConvMode           = DISABLE;
 8001336:	2300      	movs	r3, #0
 8001338:	753b      	strb	r3, [r7, #20]
    ADC_InitStructure.ADC_ContinuousConvMode     = DISABLE;
 800133a:	2300      	movs	r3, #0
 800133c:	757b      	strb	r3, [r7, #21]
    ADC_InitStructure.ADC_ExternalTrigConvEdge   = ADC_ExternalTrigConvEdge_None;
 800133e:	2300      	movs	r3, #0
 8001340:	61bb      	str	r3, [r7, #24]
    ADC_InitStructure.ADC_DataAlign              = ADC_DataAlign_Right;
 8001342:	2300      	movs	r3, #0
 8001344:	623b      	str	r3, [r7, #32]
    ADC_InitStructure.ADC_NbrOfConversion        = 1;
 8001346:	2301      	movs	r3, #1
 8001348:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
    ADC_Init(ADC1, &ADC_InitStructure);
 800134c:	f107 0310 	add.w	r3, r7, #16
 8001350:	4619      	mov	r1, r3
 8001352:	480b      	ldr	r0, [pc, #44]	; (8001380 <adc_inicializar+0xb8>)
 8001354:	f7ff fb84 	bl	8000a60 <ADC_Init>

    /* Establecer la configuracin de conversin ------------------------------*/
    ADC_InjectedSequencerLengthConfig(ADC1, 1);
 8001358:	2101      	movs	r1, #1
 800135a:	4809      	ldr	r0, [pc, #36]	; (8001380 <adc_inicializar+0xb8>)
 800135c:	f7ff fce1 	bl	8000d22 <ADC_InjectedSequencerLengthConfig>
    ADC_SetInjectedOffset(ADC1, ADC_InjectedChannel_1, 0);
 8001360:	2200      	movs	r2, #0
 8001362:	2114      	movs	r1, #20
 8001364:	4806      	ldr	r0, [pc, #24]	; (8001380 <adc_inicializar+0xb8>)
 8001366:	f7ff fcfe 	bl	8000d66 <ADC_SetInjectedOffset>
   

    /* Poner en marcha ADC ----------------------------------------------------*/
    ADC_Cmd(ADC1, ENABLE);   
 800136a:	2101      	movs	r1, #1
 800136c:	4804      	ldr	r0, [pc, #16]	; (8001380 <adc_inicializar+0xb8>)
 800136e:	f7ff fc2b 	bl	8000bc8 <ADC_Cmd>
}
 8001372:	bf00      	nop
 8001374:	3730      	adds	r7, #48	; 0x30
 8001376:	46bd      	mov	sp, r7
 8001378:	bd80      	pop	{r7, pc}
 800137a:	bf00      	nop
 800137c:	40020800 	.word	0x40020800
 8001380:	40012000 	.word	0x40012000

08001384 <adc_leer_cuentas_ldr>:
/*****************************************************************************/
/**
    @brief Leer tension
    @returns
*/
int32_t adc_leer_cuentas_ldr(void) {
 8001384:	b580      	push	{r7, lr}
 8001386:	b082      	sub	sp, #8
 8001388:	af00      	add	r7, sp, #0
   
    uint32_t valor_adc;

    ADC_InjectedChannelConfig(ADC1, ADC_Channel_12, 1, ADC_SampleTime_480Cycles); // Concecta el ADC1 al channel 12.
 800138a:	2307      	movs	r3, #7
 800138c:	2201      	movs	r2, #1
 800138e:	210c      	movs	r1, #12
 8001390:	480e      	ldr	r0, [pc, #56]	; (80013cc <adc_leer_cuentas_ldr+0x48>)
 8001392:	f7ff fc35 	bl	8000c00 <ADC_InjectedChannelConfig>

    ADC_ClearFlag(ADC1,ADC_FLAG_JEOC);      // borrar flag de fin conversion
 8001396:	2104      	movs	r1, #4
 8001398:	480c      	ldr	r0, [pc, #48]	; (80013cc <adc_leer_cuentas_ldr+0x48>)
 800139a:	f7ff fd40 	bl	8000e1e <ADC_ClearFlag>
    
    ADC_SoftwareStartInjectedConv(ADC1);    // iniciar conversion
 800139e:	480b      	ldr	r0, [pc, #44]	; (80013cc <adc_leer_cuentas_ldr+0x48>)
 80013a0:	f7ff fcfb 	bl	8000d9a <ADC_SoftwareStartInjectedConv>

    while (ADC_GetFlagStatus(ADC1,ADC_FLAG_JEOC) == RESET); // Espera fin de conversion
 80013a4:	bf00      	nop
 80013a6:	2104      	movs	r1, #4
 80013a8:	4808      	ldr	r0, [pc, #32]	; (80013cc <adc_leer_cuentas_ldr+0x48>)
 80013aa:	f7ff fd1e 	bl	8000dea <ADC_GetFlagStatus>
 80013ae:	4603      	mov	r3, r0
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d0f8      	beq.n	80013a6 <adc_leer_cuentas_ldr+0x22>

    valor_adc = ADC_GetInjectedConversionValue(ADC1, ADC_InjectedChannel_1); // obtiene Valor A-D
 80013b4:	2114      	movs	r1, #20
 80013b6:	4805      	ldr	r0, [pc, #20]	; (80013cc <adc_leer_cuentas_ldr+0x48>)
 80013b8:	f7ff fcff 	bl	8000dba <ADC_GetInjectedConversionValue>
 80013bc:	4603      	mov	r3, r0
 80013be:	607b      	str	r3, [r7, #4]



    return valor_adc;
 80013c0:	687b      	ldr	r3, [r7, #4]


}
 80013c2:	4618      	mov	r0, r3
 80013c4:	3708      	adds	r7, #8
 80013c6:	46bd      	mov	sp, r7
 80013c8:	bd80      	pop	{r7, pc}
 80013ca:	bf00      	nop
 80013cc:	40012000 	.word	0x40012000

080013d0 <adc_leer_cuentas_yl69>:

int32_t adc_leer_cuentas_yl69(void) {
 80013d0:	b580      	push	{r7, lr}
 80013d2:	b082      	sub	sp, #8
 80013d4:	af00      	add	r7, sp, #0

    uint32_t valor_adc;

    ADC_InjectedChannelConfig(ADC1, ADC_Channel_11, 1, ADC_SampleTime_480Cycles); // Concecta el ADC1 al channel 11.
 80013d6:	2307      	movs	r3, #7
 80013d8:	2201      	movs	r2, #1
 80013da:	210b      	movs	r1, #11
 80013dc:	480e      	ldr	r0, [pc, #56]	; (8001418 <adc_leer_cuentas_yl69+0x48>)
 80013de:	f7ff fc0f 	bl	8000c00 <ADC_InjectedChannelConfig>

    ADC_ClearFlag(ADC1,ADC_FLAG_JEOC);      // borrar flag de fin conversion
 80013e2:	2104      	movs	r1, #4
 80013e4:	480c      	ldr	r0, [pc, #48]	; (8001418 <adc_leer_cuentas_yl69+0x48>)
 80013e6:	f7ff fd1a 	bl	8000e1e <ADC_ClearFlag>

    ADC_SoftwareStartInjectedConv(ADC1);    // iniciar conversion
 80013ea:	480b      	ldr	r0, [pc, #44]	; (8001418 <adc_leer_cuentas_yl69+0x48>)
 80013ec:	f7ff fcd5 	bl	8000d9a <ADC_SoftwareStartInjectedConv>

    while (ADC_GetFlagStatus(ADC1,ADC_FLAG_JEOC) == RESET); // Espera fin de conversion
 80013f0:	bf00      	nop
 80013f2:	2104      	movs	r1, #4
 80013f4:	4808      	ldr	r0, [pc, #32]	; (8001418 <adc_leer_cuentas_yl69+0x48>)
 80013f6:	f7ff fcf8 	bl	8000dea <ADC_GetFlagStatus>
 80013fa:	4603      	mov	r3, r0
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d0f8      	beq.n	80013f2 <adc_leer_cuentas_yl69+0x22>

    valor_adc = ADC_GetInjectedConversionValue(ADC1, ADC_InjectedChannel_1); // obtiene Valor A-D
 8001400:	2114      	movs	r1, #20
 8001402:	4805      	ldr	r0, [pc, #20]	; (8001418 <adc_leer_cuentas_yl69+0x48>)
 8001404:	f7ff fcd9 	bl	8000dba <ADC_GetInjectedConversionValue>
 8001408:	4603      	mov	r3, r0
 800140a:	607b      	str	r3, [r7, #4]



    return valor_adc;
 800140c:	687b      	ldr	r3, [r7, #4]


}
 800140e:	4618      	mov	r0, r3
 8001410:	3708      	adds	r7, #8
 8001412:	46bd      	mov	sp, r7
 8001414:	bd80      	pop	{r7, pc}
 8001416:	bf00      	nop
 8001418:	40012000 	.word	0x40012000

0800141c <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800141c:	b480      	push	{r7}
 800141e:	b083      	sub	sp, #12
 8001420:	af00      	add	r7, sp, #0
 8001422:	4603      	mov	r3, r0
 8001424:	6039      	str	r1, [r7, #0]
 8001426:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 8001428:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800142c:	2b00      	cmp	r3, #0
 800142e:	da0b      	bge.n	8001448 <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 8001430:	490d      	ldr	r1, [pc, #52]	; (8001468 <NVIC_SetPriority+0x4c>)
 8001432:	79fb      	ldrb	r3, [r7, #7]
 8001434:	f003 030f 	and.w	r3, r3, #15
 8001438:	3b04      	subs	r3, #4
 800143a:	683a      	ldr	r2, [r7, #0]
 800143c:	b2d2      	uxtb	r2, r2
 800143e:	0112      	lsls	r2, r2, #4
 8001440:	b2d2      	uxtb	r2, r2
 8001442:	440b      	add	r3, r1
 8001444:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
}
 8001446:	e009      	b.n	800145c <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 8001448:	4908      	ldr	r1, [pc, #32]	; (800146c <NVIC_SetPriority+0x50>)
 800144a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800144e:	683a      	ldr	r2, [r7, #0]
 8001450:	b2d2      	uxtb	r2, r2
 8001452:	0112      	lsls	r2, r2, #4
 8001454:	b2d2      	uxtb	r2, r2
 8001456:	440b      	add	r3, r1
 8001458:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800145c:	bf00      	nop
 800145e:	370c      	adds	r7, #12
 8001460:	46bd      	mov	sp, r7
 8001462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001466:	4770      	bx	lr
 8001468:	e000ed00 	.word	0xe000ed00
 800146c:	e000e100 	.word	0xe000e100

08001470 <SysTick_Config>:
    function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
    must contain a vendor-specific implementation of this function.

 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	b082      	sub	sp, #8
 8001474:	af00      	add	r7, sp, #0
 8001476:	6078      	str	r0, [r7, #4]
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800147e:	d301      	bcc.n	8001484 <SysTick_Config+0x14>
 8001480:	2301      	movs	r3, #1
 8001482:	e011      	b.n	80014a8 <SysTick_Config+0x38>

  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
 8001484:	4a0a      	ldr	r2, [pc, #40]	; (80014b0 <SysTick_Config+0x40>)
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800148c:	3b01      	subs	r3, #1
 800148e:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
 8001490:	210f      	movs	r1, #15
 8001492:	f04f 30ff 	mov.w	r0, #4294967295
 8001496:	f7ff ffc1 	bl	800141c <NVIC_SetPriority>
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 800149a:	4b05      	ldr	r3, [pc, #20]	; (80014b0 <SysTick_Config+0x40>)
 800149c:	2200      	movs	r2, #0
 800149e:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80014a0:	4b03      	ldr	r3, [pc, #12]	; (80014b0 <SysTick_Config+0x40>)
 80014a2:	2207      	movs	r2, #7
 80014a4:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
  return (0);                                                  /* Function successful */
 80014a6:	2300      	movs	r3, #0
}
 80014a8:	4618      	mov	r0, r3
 80014aa:	3708      	adds	r7, #8
 80014ac:	46bd      	mov	sp, r7
 80014ae:	bd80      	pop	{r7, pc}
 80014b0:	e000e010 	.word	0xe000e010

080014b4 <delay>:
uint8_t read_data (void);
void delay(uint32_t tiempo);
void leer_dht();
void TIM5_Start(void);

void delay(uint32_t tiempo){
 80014b4:	b480      	push	{r7}
 80014b6:	b083      	sub	sp, #12
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	6078      	str	r0, [r7, #4]
	/* Funcion delay()
	 * Realiza un retardo en funcion de la frecuencia de reloj del microcontrolador.
	 * Recibe como parametro el retraso, para este caso, en mS debido a la configuracion del Systick.
	 */

	TimingDelay = tiempo;
 80014bc:	4a06      	ldr	r2, [pc, #24]	; (80014d8 <delay+0x24>)
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	6013      	str	r3, [r2, #0]
	while(TimingDelay!=0);
 80014c2:	bf00      	nop
 80014c4:	4b04      	ldr	r3, [pc, #16]	; (80014d8 <delay+0x24>)
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d1fb      	bne.n	80014c4 <delay+0x10>

}
 80014cc:	bf00      	nop
 80014ce:	370c      	adds	r7, #12
 80014d0:	46bd      	mov	sp, r7
 80014d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d6:	4770      	bx	lr
 80014d8:	2000009c 	.word	0x2000009c

080014dc <set_gpio_output>:


void set_gpio_output (void)
{
 80014dc:	b580      	push	{r7, lr}
 80014de:	b082      	sub	sp, #8
 80014e0:	af00      	add	r7, sp, #0

	//
	//Inicializacion del pin.
	//

	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 80014e2:	2101      	movs	r1, #1
 80014e4:	2001      	movs	r0, #1
 80014e6:	f7ff fda3 	bl	8001030 <RCC_AHB1PeriphClockCmd>

	GPIO_Init_Pins.GPIO_Pin= GPIO_Pin_1;
 80014ea:	2302      	movs	r3, #2
 80014ec:	603b      	str	r3, [r7, #0]
	GPIO_Init_Pins.GPIO_Mode=GPIO_Mode_OUT ;
 80014ee:	2301      	movs	r3, #1
 80014f0:	713b      	strb	r3, [r7, #4]
	GPIO_Init_Pins.GPIO_Speed= GPIO_Speed_100MHz;
 80014f2:	2303      	movs	r3, #3
 80014f4:	717b      	strb	r3, [r7, #5]
	GPIO_Init_Pins.GPIO_OType= GPIO_OType_PP ;
 80014f6:	2300      	movs	r3, #0
 80014f8:	71bb      	strb	r3, [r7, #6]
	GPIO_Init_Pins.GPIO_PuPd= GPIO_PuPd_NOPULL;
 80014fa:	2300      	movs	r3, #0
 80014fc:	71fb      	strb	r3, [r7, #7]

	GPIO_Init(GPIOA,&GPIO_Init_Pins); // Carga de la estrucura de datos.
 80014fe:	463b      	mov	r3, r7
 8001500:	4619      	mov	r1, r3
 8001502:	4803      	ldr	r0, [pc, #12]	; (8001510 <set_gpio_output+0x34>)
 8001504:	f7ff fc9b 	bl	8000e3e <GPIO_Init>
}
 8001508:	bf00      	nop
 800150a:	3708      	adds	r7, #8
 800150c:	46bd      	mov	sp, r7
 800150e:	bd80      	pop	{r7, pc}
 8001510:	40020000 	.word	0x40020000

08001514 <set_gpio_input>:

void set_gpio_input (void)
{
 8001514:	b580      	push	{r7, lr}
 8001516:	b082      	sub	sp, #8
 8001518:	af00      	add	r7, sp, #0

	//
	//Inicializacion del pin.
	//

	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 800151a:	2101      	movs	r1, #1
 800151c:	2001      	movs	r0, #1
 800151e:	f7ff fd87 	bl	8001030 <RCC_AHB1PeriphClockCmd>

	GPIO_Init_Pins.GPIO_Pin= GPIO_Pin_1;
 8001522:	2302      	movs	r3, #2
 8001524:	603b      	str	r3, [r7, #0]
	GPIO_Init_Pins.GPIO_Mode=GPIO_Mode_IN;
 8001526:	2300      	movs	r3, #0
 8001528:	713b      	strb	r3, [r7, #4]
	GPIO_Init_Pins.GPIO_Speed= GPIO_Speed_100MHz;
 800152a:	2303      	movs	r3, #3
 800152c:	717b      	strb	r3, [r7, #5]
	GPIO_Init_Pins.GPIO_OType= GPIO_OType_PP;
 800152e:	2300      	movs	r3, #0
 8001530:	71bb      	strb	r3, [r7, #6]
	GPIO_Init_Pins.GPIO_PuPd= GPIO_PuPd_NOPULL;
 8001532:	2300      	movs	r3, #0
 8001534:	71fb      	strb	r3, [r7, #7]

	GPIO_Init(GPIOA,&GPIO_Init_Pins); // Carga de la estrucura de datos.
 8001536:	463b      	mov	r3, r7
 8001538:	4619      	mov	r1, r3
 800153a:	4803      	ldr	r0, [pc, #12]	; (8001548 <set_gpio_input+0x34>)
 800153c:	f7ff fc7f 	bl	8000e3e <GPIO_Init>
}
 8001540:	bf00      	nop
 8001542:	3708      	adds	r7, #8
 8001544:	46bd      	mov	sp, r7
 8001546:	bd80      	pop	{r7, pc}
 8001548:	40020000 	.word	0x40020000

0800154c <DHT11_start>:

void DHT11_start (void)
{
 800154c:	b580      	push	{r7, lr}
 800154e:	af00      	add	r7, sp, #0
	set_gpio_output ();  // set the pin as output
 8001550:	f7ff ffc4 	bl	80014dc <set_gpio_output>
	GPIO_WriteBit(GPIOA,GPIO_Pin_1,0); // pull the pin low
 8001554:	2200      	movs	r2, #0
 8001556:	2102      	movs	r1, #2
 8001558:	4805      	ldr	r0, [pc, #20]	; (8001570 <DHT11_start+0x24>)
 800155a:	f7ff fd50 	bl	8000ffe <GPIO_WriteBit>
	delay(18000);   // wait for 18ms
 800155e:	f244 6050 	movw	r0, #18000	; 0x4650
 8001562:	f7ff ffa7 	bl	80014b4 <delay>
	set_gpio_input ();   // set as input
 8001566:	f7ff ffd5 	bl	8001514 <set_gpio_input>
}
 800156a:	bf00      	nop
 800156c:	bd80      	pop	{r7, pc}
 800156e:	bf00      	nop
 8001570:	40020000 	.word	0x40020000

08001574 <check_response>:

void check_response (void)
{
 8001574:	b580      	push	{r7, lr}
 8001576:	af00      	add	r7, sp, #0
	delay(40);
 8001578:	2028      	movs	r0, #40	; 0x28
 800157a:	f7ff ff9b 	bl	80014b4 <delay>
	if (!(GPIO_ReadInputDataBit(GPIOA,GPIO_Pin_1)))
 800157e:	2102      	movs	r1, #2
 8001580:	4811      	ldr	r0, [pc, #68]	; (80015c8 <check_response+0x54>)
 8001582:	f7ff fd04 	bl	8000f8e <GPIO_ReadInputDataBit>
 8001586:	4603      	mov	r3, r0
 8001588:	2b00      	cmp	r3, #0
 800158a:	d10c      	bne.n	80015a6 <check_response+0x32>
	{
		delay(80);
 800158c:	2050      	movs	r0, #80	; 0x50
 800158e:	f7ff ff91 	bl	80014b4 <delay>
		if ((GPIO_ReadInputDataBit(GPIOA,GPIO_Pin_1))) dht.check = 1;
 8001592:	2102      	movs	r1, #2
 8001594:	480c      	ldr	r0, [pc, #48]	; (80015c8 <check_response+0x54>)
 8001596:	f7ff fcfa 	bl	8000f8e <GPIO_ReadInputDataBit>
 800159a:	4603      	mov	r3, r0
 800159c:	2b00      	cmp	r3, #0
 800159e:	d002      	beq.n	80015a6 <check_response+0x32>
 80015a0:	4b0a      	ldr	r3, [pc, #40]	; (80015cc <check_response+0x58>)
 80015a2:	2201      	movs	r2, #1
 80015a4:	725a      	strb	r2, [r3, #9]
	}

	dht.timeout = TIME_TIMEOUT;
 80015a6:	4b09      	ldr	r3, [pc, #36]	; (80015cc <check_response+0x58>)
 80015a8:	220a      	movs	r2, #10
 80015aa:	60da      	str	r2, [r3, #12]
	while (GPIO_ReadInputDataBit(GPIOA,GPIO_Pin_1) && !dht.flag_timeout);   // wait for the pin to go low
 80015ac:	bf00      	nop
 80015ae:	2102      	movs	r1, #2
 80015b0:	4805      	ldr	r0, [pc, #20]	; (80015c8 <check_response+0x54>)
 80015b2:	f7ff fcec 	bl	8000f8e <GPIO_ReadInputDataBit>
 80015b6:	4603      	mov	r3, r0
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d003      	beq.n	80015c4 <check_response+0x50>
 80015bc:	4b03      	ldr	r3, [pc, #12]	; (80015cc <check_response+0x58>)
 80015be:	7c1b      	ldrb	r3, [r3, #16]
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d0f4      	beq.n	80015ae <check_response+0x3a>
}
 80015c4:	bf00      	nop
 80015c6:	bd80      	pop	{r7, pc}
 80015c8:	40020000 	.word	0x40020000
 80015cc:	200000b0 	.word	0x200000b0

080015d0 <read_data>:

uint8_t read_data (void)
{
 80015d0:	b580      	push	{r7, lr}
 80015d2:	b082      	sub	sp, #8
 80015d4:	af00      	add	r7, sp, #0
	uint8_t i,j;
	for (j=0;j<8;j++)
 80015d6:	2300      	movs	r3, #0
 80015d8:	71bb      	strb	r3, [r7, #6]
 80015da:	e051      	b.n	8001680 <read_data+0xb0>
	{
		dht.timeout = TIME_TIMEOUT;
 80015dc:	4b2c      	ldr	r3, [pc, #176]	; (8001690 <read_data+0xc0>)
 80015de:	220a      	movs	r2, #10
 80015e0:	60da      	str	r2, [r3, #12]
		while (!(GPIO_ReadInputDataBit(GPIOA,GPIO_Pin_1)) && !dht.flag_timeout);   // wait for the pin to go high
 80015e2:	bf00      	nop
 80015e4:	2102      	movs	r1, #2
 80015e6:	482b      	ldr	r0, [pc, #172]	; (8001694 <read_data+0xc4>)
 80015e8:	f7ff fcd1 	bl	8000f8e <GPIO_ReadInputDataBit>
 80015ec:	4603      	mov	r3, r0
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d103      	bne.n	80015fa <read_data+0x2a>
 80015f2:	4b27      	ldr	r3, [pc, #156]	; (8001690 <read_data+0xc0>)
 80015f4:	7c1b      	ldrb	r3, [r3, #16]
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d0f4      	beq.n	80015e4 <read_data+0x14>
		if(dht.flag_timeout)  //Si se vencio el timeout vuelve al main.
 80015fa:	4b25      	ldr	r3, [pc, #148]	; (8001690 <read_data+0xc0>)
 80015fc:	7c1b      	ldrb	r3, [r3, #16]
 80015fe:	2b00      	cmp	r3, #0
 8001600:	d001      	beq.n	8001606 <read_data+0x36>
					return 0;
 8001602:	2300      	movs	r3, #0
 8001604:	e040      	b.n	8001688 <read_data+0xb8>

		delay(40);   // wait for 40 us
 8001606:	2028      	movs	r0, #40	; 0x28
 8001608:	f7ff ff54 	bl	80014b4 <delay>

		if ((GPIO_ReadInputDataBit(GPIOA,GPIO_Pin_1)) == 0)   // if the pin is low
 800160c:	2102      	movs	r1, #2
 800160e:	4821      	ldr	r0, [pc, #132]	; (8001694 <read_data+0xc4>)
 8001610:	f7ff fcbd 	bl	8000f8e <GPIO_ReadInputDataBit>
 8001614:	4603      	mov	r3, r0
 8001616:	2b00      	cmp	r3, #0
 8001618:	d10e      	bne.n	8001638 <read_data+0x68>
		{
			i&= ~(1<<(7-j));   // write 0
 800161a:	79bb      	ldrb	r3, [r7, #6]
 800161c:	f1c3 0307 	rsb	r3, r3, #7
 8001620:	2201      	movs	r2, #1
 8001622:	fa02 f303 	lsl.w	r3, r2, r3
 8001626:	b25b      	sxtb	r3, r3
 8001628:	43db      	mvns	r3, r3
 800162a:	b25a      	sxtb	r2, r3
 800162c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001630:	4013      	ands	r3, r2
 8001632:	b25b      	sxtb	r3, r3
 8001634:	71fb      	strb	r3, [r7, #7]
 8001636:	e00b      	b.n	8001650 <read_data+0x80>
		}
		else i|= (1<<(7-j));  // if the pin is high, write 1
 8001638:	79bb      	ldrb	r3, [r7, #6]
 800163a:	f1c3 0307 	rsb	r3, r3, #7
 800163e:	2201      	movs	r2, #1
 8001640:	fa02 f303 	lsl.w	r3, r2, r3
 8001644:	b25a      	sxtb	r2, r3
 8001646:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800164a:	4313      	orrs	r3, r2
 800164c:	b25b      	sxtb	r3, r3
 800164e:	71fb      	strb	r3, [r7, #7]

		dht.timeout = TIME_TIMEOUT; // set the timeout
 8001650:	4b0f      	ldr	r3, [pc, #60]	; (8001690 <read_data+0xc0>)
 8001652:	220a      	movs	r2, #10
 8001654:	60da      	str	r2, [r3, #12]
		while ((GPIO_ReadInputDataBit(GPIOA,GPIO_Pin_1)) && !dht.flag_timeout);  // wait for the pin to go low or the timeout dead.
 8001656:	bf00      	nop
 8001658:	2102      	movs	r1, #2
 800165a:	480e      	ldr	r0, [pc, #56]	; (8001694 <read_data+0xc4>)
 800165c:	f7ff fc97 	bl	8000f8e <GPIO_ReadInputDataBit>
 8001660:	4603      	mov	r3, r0
 8001662:	2b00      	cmp	r3, #0
 8001664:	d003      	beq.n	800166e <read_data+0x9e>
 8001666:	4b0a      	ldr	r3, [pc, #40]	; (8001690 <read_data+0xc0>)
 8001668:	7c1b      	ldrb	r3, [r3, #16]
 800166a:	2b00      	cmp	r3, #0
 800166c:	d0f4      	beq.n	8001658 <read_data+0x88>
		if(dht.flag_timeout)  //Si se vencio el timeout vuelve al main.
 800166e:	4b08      	ldr	r3, [pc, #32]	; (8001690 <read_data+0xc0>)
 8001670:	7c1b      	ldrb	r3, [r3, #16]
 8001672:	2b00      	cmp	r3, #0
 8001674:	d001      	beq.n	800167a <read_data+0xaa>
					return 0;
 8001676:	2300      	movs	r3, #0
 8001678:	e006      	b.n	8001688 <read_data+0xb8>
	for (j=0;j<8;j++)
 800167a:	79bb      	ldrb	r3, [r7, #6]
 800167c:	3301      	adds	r3, #1
 800167e:	71bb      	strb	r3, [r7, #6]
 8001680:	79bb      	ldrb	r3, [r7, #6]
 8001682:	2b07      	cmp	r3, #7
 8001684:	d9aa      	bls.n	80015dc <read_data+0xc>
	}
	return i;
 8001686:	79fb      	ldrb	r3, [r7, #7]
}
 8001688:	4618      	mov	r0, r3
 800168a:	3708      	adds	r7, #8
 800168c:	46bd      	mov	sp, r7
 800168e:	bd80      	pop	{r7, pc}
 8001690:	200000b0 	.word	0x200000b0
 8001694:	40020000 	.word	0x40020000

08001698 <leer_dht>:

void leer_dht(){
 8001698:	b580      	push	{r7, lr}
 800169a:	b084      	sub	sp, #16
 800169c:	af00      	add	r7, sp, #0

	uint8_t Rh_byte1, Rh_byte2, Temp_byte1, Temp_byte2;
	uint16_t sum;
	char aux[5] = "";
 800169e:	2300      	movs	r3, #0
 80016a0:	607b      	str	r3, [r7, #4]
 80016a2:	2300      	movs	r3, #0
 80016a4:	723b      	strb	r3, [r7, #8]

	TIM_Cmd(TIM5, ENABLE); // Habilita el timer 5 para la lectura.
 80016a6:	2101      	movs	r1, #1
 80016a8:	4842      	ldr	r0, [pc, #264]	; (80017b4 <leer_dht+0x11c>)
 80016aa:	f7ff fd8d 	bl	80011c8 <TIM_Cmd>
	DHT11_start ();
 80016ae:	f7ff ff4d 	bl	800154c <DHT11_start>


	check_response ();
 80016b2:	f7ff ff5f 	bl	8001574 <check_response>
	//	GPIO_ToggleBits(GPIOD,GPIO_Pin_12);
	if(dht.flag_timeout){ //Si se vencio el timeout vuelve al main.
 80016b6:	4b40      	ldr	r3, [pc, #256]	; (80017b8 <leer_dht+0x120>)
 80016b8:	7c1b      	ldrb	r3, [r3, #16]
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d007      	beq.n	80016ce <leer_dht+0x36>
		dht.estado = STATE_DHT_TIMEOUT;
 80016be:	4b3e      	ldr	r3, [pc, #248]	; (80017b8 <leer_dht+0x120>)
 80016c0:	2204      	movs	r2, #4
 80016c2:	745a      	strb	r2, [r3, #17]
		TIM_Cmd(TIM5, DISABLE);
 80016c4:	2100      	movs	r1, #0
 80016c6:	483b      	ldr	r0, [pc, #236]	; (80017b4 <leer_dht+0x11c>)
 80016c8:	f7ff fd7e 	bl	80011c8 <TIM_Cmd>
		return;
 80016cc:	e06f      	b.n	80017ae <leer_dht+0x116>
	}

	Rh_byte1 = read_data ();
 80016ce:	f7ff ff7f 	bl	80015d0 <read_data>
 80016d2:	4603      	mov	r3, r0
 80016d4:	73fb      	strb	r3, [r7, #15]
	if(dht.flag_timeout){ //Si se vencio el timeout vuelve al main.
 80016d6:	4b38      	ldr	r3, [pc, #224]	; (80017b8 <leer_dht+0x120>)
 80016d8:	7c1b      	ldrb	r3, [r3, #16]
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d007      	beq.n	80016ee <leer_dht+0x56>
		dht.estado = STATE_DHT_TIMEOUT;
 80016de:	4b36      	ldr	r3, [pc, #216]	; (80017b8 <leer_dht+0x120>)
 80016e0:	2204      	movs	r2, #4
 80016e2:	745a      	strb	r2, [r3, #17]
		TIM_Cmd(TIM5, DISABLE);
 80016e4:	2100      	movs	r1, #0
 80016e6:	4833      	ldr	r0, [pc, #204]	; (80017b4 <leer_dht+0x11c>)
 80016e8:	f7ff fd6e 	bl	80011c8 <TIM_Cmd>
		return;
 80016ec:	e05f      	b.n	80017ae <leer_dht+0x116>
	}

	Rh_byte2 = read_data ();
 80016ee:	f7ff ff6f 	bl	80015d0 <read_data>
 80016f2:	4603      	mov	r3, r0
 80016f4:	73bb      	strb	r3, [r7, #14]
	if(dht.flag_timeout){ //Si se vencio el timeout vuelve al main.
 80016f6:	4b30      	ldr	r3, [pc, #192]	; (80017b8 <leer_dht+0x120>)
 80016f8:	7c1b      	ldrb	r3, [r3, #16]
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d007      	beq.n	800170e <leer_dht+0x76>
		dht.estado = STATE_DHT_TIMEOUT;
 80016fe:	4b2e      	ldr	r3, [pc, #184]	; (80017b8 <leer_dht+0x120>)
 8001700:	2204      	movs	r2, #4
 8001702:	745a      	strb	r2, [r3, #17]
		TIM_Cmd(TIM5, DISABLE);
 8001704:	2100      	movs	r1, #0
 8001706:	482b      	ldr	r0, [pc, #172]	; (80017b4 <leer_dht+0x11c>)
 8001708:	f7ff fd5e 	bl	80011c8 <TIM_Cmd>
		return;
 800170c:	e04f      	b.n	80017ae <leer_dht+0x116>
	}

	Temp_byte1 = read_data ();
 800170e:	f7ff ff5f 	bl	80015d0 <read_data>
 8001712:	4603      	mov	r3, r0
 8001714:	737b      	strb	r3, [r7, #13]
	if(dht.flag_timeout){ //Si se vencio el timeout vuelve al main.
 8001716:	4b28      	ldr	r3, [pc, #160]	; (80017b8 <leer_dht+0x120>)
 8001718:	7c1b      	ldrb	r3, [r3, #16]
 800171a:	2b00      	cmp	r3, #0
 800171c:	d007      	beq.n	800172e <leer_dht+0x96>
		dht.estado = STATE_DHT_TIMEOUT;
 800171e:	4b26      	ldr	r3, [pc, #152]	; (80017b8 <leer_dht+0x120>)
 8001720:	2204      	movs	r2, #4
 8001722:	745a      	strb	r2, [r3, #17]
		TIM_Cmd(TIM5, DISABLE);
 8001724:	2100      	movs	r1, #0
 8001726:	4823      	ldr	r0, [pc, #140]	; (80017b4 <leer_dht+0x11c>)
 8001728:	f7ff fd4e 	bl	80011c8 <TIM_Cmd>
		return;
 800172c:	e03f      	b.n	80017ae <leer_dht+0x116>
	}

	Temp_byte2 = read_data ();
 800172e:	f7ff ff4f 	bl	80015d0 <read_data>
 8001732:	4603      	mov	r3, r0
 8001734:	733b      	strb	r3, [r7, #12]
	if(dht.flag_timeout){ //Si se vencio el timeout vuelve al main.
 8001736:	4b20      	ldr	r3, [pc, #128]	; (80017b8 <leer_dht+0x120>)
 8001738:	7c1b      	ldrb	r3, [r3, #16]
 800173a:	2b00      	cmp	r3, #0
 800173c:	d007      	beq.n	800174e <leer_dht+0xb6>
		dht.estado = STATE_DHT_TIMEOUT;
 800173e:	4b1e      	ldr	r3, [pc, #120]	; (80017b8 <leer_dht+0x120>)
 8001740:	2204      	movs	r2, #4
 8001742:	745a      	strb	r2, [r3, #17]
		TIM_Cmd(TIM5, DISABLE);
 8001744:	2100      	movs	r1, #0
 8001746:	481b      	ldr	r0, [pc, #108]	; (80017b4 <leer_dht+0x11c>)
 8001748:	f7ff fd3e 	bl	80011c8 <TIM_Cmd>
		return;
 800174c:	e02f      	b.n	80017ae <leer_dht+0x116>
	}

	sum = read_data();
 800174e:	f7ff ff3f 	bl	80015d0 <read_data>
 8001752:	4603      	mov	r3, r0
 8001754:	817b      	strh	r3, [r7, #10]
	if(dht.flag_timeout){ //Si se vencio el timeout vuelve al main.
 8001756:	4b18      	ldr	r3, [pc, #96]	; (80017b8 <leer_dht+0x120>)
 8001758:	7c1b      	ldrb	r3, [r3, #16]
 800175a:	2b00      	cmp	r3, #0
 800175c:	d007      	beq.n	800176e <leer_dht+0xd6>
		dht.estado = STATE_DHT_TIMEOUT;
 800175e:	4b16      	ldr	r3, [pc, #88]	; (80017b8 <leer_dht+0x120>)
 8001760:	2204      	movs	r2, #4
 8001762:	745a      	strb	r2, [r3, #17]
		TIM_Cmd(TIM5, DISABLE);
 8001764:	2100      	movs	r1, #0
 8001766:	4813      	ldr	r0, [pc, #76]	; (80017b4 <leer_dht+0x11c>)
 8001768:	f7ff fd2e 	bl	80011c8 <TIM_Cmd>
		return;
 800176c:	e01f      	b.n	80017ae <leer_dht+0x116>
	}

	if (sum == (Rh_byte1+Rh_byte2+Temp_byte1+Temp_byte2))    // if the data is correct
 800176e:	897a      	ldrh	r2, [r7, #10]
 8001770:	7bf9      	ldrb	r1, [r7, #15]
 8001772:	7bbb      	ldrb	r3, [r7, #14]
 8001774:	4419      	add	r1, r3
 8001776:	7b7b      	ldrb	r3, [r7, #13]
 8001778:	4419      	add	r1, r3
 800177a:	7b3b      	ldrb	r3, [r7, #12]
 800177c:	440b      	add	r3, r1
 800177e:	429a      	cmp	r2, r3
 8001780:	d10e      	bne.n	80017a0 <leer_dht+0x108>
	{
		sprintf(aux,"%d.%d",Temp_byte1,Temp_byte2); // Se crea una cadena con la temperatura.
 8001782:	7b7a      	ldrb	r2, [r7, #13]
 8001784:	7b3b      	ldrb	r3, [r7, #12]
 8001786:	1d38      	adds	r0, r7, #4
 8001788:	490c      	ldr	r1, [pc, #48]	; (80017bc <leer_dht+0x124>)
 800178a:	f000 fe89 	bl	80024a0 <siprintf>
		strcpy(dht.temperatura_string,aux); // Se guarda la temperatura en la estructura del dht.
 800178e:	1d3b      	adds	r3, r7, #4
 8001790:	4619      	mov	r1, r3
 8001792:	480b      	ldr	r0, [pc, #44]	; (80017c0 <leer_dht+0x128>)
 8001794:	f000 febe 	bl	8002514 <strcpy>
		dht.estado = STATE_DHT_CHECKSUM_GOOD; // Se cambia el estado del sensor.
 8001798:	4b07      	ldr	r3, [pc, #28]	; (80017b8 <leer_dht+0x120>)
 800179a:	2202      	movs	r2, #2
 800179c:	745a      	strb	r2, [r3, #17]
 800179e:	e002      	b.n	80017a6 <leer_dht+0x10e>
	}
	else
		dht.estado = STATE_DHT_CHECKSUM_BAD; // Se cambia el estado del sensor.
 80017a0:	4b05      	ldr	r3, [pc, #20]	; (80017b8 <leer_dht+0x120>)
 80017a2:	2203      	movs	r2, #3
 80017a4:	745a      	strb	r2, [r3, #17]

	TIM_Cmd(TIM5, DISABLE);
 80017a6:	2100      	movs	r1, #0
 80017a8:	4802      	ldr	r0, [pc, #8]	; (80017b4 <leer_dht+0x11c>)
 80017aa:	f7ff fd0d 	bl	80011c8 <TIM_Cmd>

}
 80017ae:	3710      	adds	r7, #16
 80017b0:	46bd      	mov	sp, r7
 80017b2:	bd80      	pop	{r7, pc}
 80017b4:	40000c00 	.word	0x40000c00
 80017b8:	200000b0 	.word	0x200000b0
 80017bc:	0800253c 	.word	0x0800253c
 80017c0:	200000c2 	.word	0x200000c2

080017c4 <TIM5_Init>:

/////////////////////////// TIMER 5/////////////////////////////
void TIM5_Init(void){
 80017c4:	b580      	push	{r7, lr}
 80017c6:	b086      	sub	sp, #24
 80017c8:	af00      	add	r7, sp, #0
	 *
	 *	ATENCION: TIM_Period y PrescalerValue no deben superar el valor de 0xFFFF (65536) ya que son de 16bits.
	 */

	TIM_TimeBaseInitTypeDef  TIM_TimeBaseStructure;
	uint16_t PrescalerValue = 0; // Variable para el prescaler.
 80017ca:	2300      	movs	r3, #0
 80017cc:	82fb      	strh	r3, [r7, #22]
	uint32_t frecuencia = 10e6; // Frecuencia del contador a 10kHz. Tener cuidado de no cometer overflow en la variable PrescalerValue.
 80017ce:	4b12      	ldr	r3, [pc, #72]	; (8001818 <TIM5_Init+0x54>)
 80017d0:	613b      	str	r3, [r7, #16]
	PrescalerValue = (uint16_t) ((SystemCoreClock /2) / frecuencia) - 1; //Conversion de frecuencia al valor de Prescaler.
 80017d2:	4b12      	ldr	r3, [pc, #72]	; (800181c <TIM5_Init+0x58>)
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	085a      	lsrs	r2, r3, #1
 80017d8:	693b      	ldr	r3, [r7, #16]
 80017da:	fbb2 f3f3 	udiv	r3, r2, r3
 80017de:	b29b      	uxth	r3, r3
 80017e0:	3b01      	subs	r3, #1
 80017e2:	82fb      	strh	r3, [r7, #22]
	TIM_TimeBaseStructure.TIM_Period = 10; // 321.5uS (10e3 = 1 seg --> 3.215 = 321.5uS) de periodo.
 80017e4:	230a      	movs	r3, #10
 80017e6:	60bb      	str	r3, [r7, #8]
	TIM_TimeBaseStructure.TIM_Prescaler = PrescalerValue;
 80017e8:	8afb      	ldrh	r3, [r7, #22]
 80017ea:	80bb      	strh	r3, [r7, #4]
	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
 80017ec:	2300      	movs	r3, #0
 80017ee:	81bb      	strh	r3, [r7, #12]
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 80017f0:	2300      	movs	r3, #0
 80017f2:	80fb      	strh	r3, [r7, #6]

	TIM_TimeBaseInit(TIM5, &TIM_TimeBaseStructure);
 80017f4:	1d3b      	adds	r3, r7, #4
 80017f6:	4619      	mov	r1, r3
 80017f8:	4809      	ldr	r0, [pc, #36]	; (8001820 <TIM5_Init+0x5c>)
 80017fa:	f7ff fc79 	bl	80010f0 <TIM_TimeBaseInit>
	TIM_ITConfig(TIM5, TIM_IT_CC1, ENABLE); // habilitacion de las interrupciones por el timer 5.
 80017fe:	2201      	movs	r2, #1
 8001800:	2102      	movs	r1, #2
 8001802:	4807      	ldr	r0, [pc, #28]	; (8001820 <TIM5_Init+0x5c>)
 8001804:	f7ff fd00 	bl	8001208 <TIM_ITConfig>
	TIM_Cmd(TIM5, ENABLE); // Habilita el contador para el timer 5.
 8001808:	2101      	movs	r1, #1
 800180a:	4805      	ldr	r0, [pc, #20]	; (8001820 <TIM5_Init+0x5c>)
 800180c:	f7ff fcdc 	bl	80011c8 <TIM_Cmd>

}
 8001810:	bf00      	nop
 8001812:	3718      	adds	r7, #24
 8001814:	46bd      	mov	sp, r7
 8001816:	bd80      	pop	{r7, pc}
 8001818:	00989680 	.word	0x00989680
 800181c:	20000078 	.word	0x20000078
 8001820:	40000c00 	.word	0x40000c00

08001824 <TIM5_Config>:

void TIM5_Config(void){
 8001824:	b580      	push	{r7, lr}
 8001826:	b082      	sub	sp, #8
 8001828:	af00      	add	r7, sp, #0
	 *	TIMX_Config habilita el relog y las interrupciones globales para el timer X
	 */

	NVIC_InitTypeDef NVIC_InitStructure;

	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM5, ENABLE); // Se habilita el reloj.
 800182a:	2101      	movs	r1, #1
 800182c:	2008      	movs	r0, #8
 800182e:	f7ff fc1f 	bl	8001070 <RCC_APB1PeriphClockCmd>

	/* Se habilitan las interrupciones globales para el timer X*/
	NVIC_InitStructure.NVIC_IRQChannel = TIM5_IRQn;
 8001832:	2332      	movs	r3, #50	; 0x32
 8001834:	713b      	strb	r3, [r7, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 10;
 8001836:	230a      	movs	r3, #10
 8001838:	717b      	strb	r3, [r7, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
 800183a:	2301      	movs	r3, #1
 800183c:	71bb      	strb	r3, [r7, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 800183e:	2301      	movs	r3, #1
 8001840:	71fb      	strb	r3, [r7, #7]
	NVIC_Init(&NVIC_InitStructure);
 8001842:	1d3b      	adds	r3, r7, #4
 8001844:	4618      	mov	r0, r3
 8001846:	f7ff f8a9 	bl	800099c <NVIC_Init>

}
 800184a:	bf00      	nop
 800184c:	3708      	adds	r7, #8
 800184e:	46bd      	mov	sp, r7
 8001850:	bd80      	pop	{r7, pc}
	...

08001854 <TIM5_Start>:

void TIM5_Start(void){
 8001854:	b580      	push	{r7, lr}
 8001856:	af00      	add	r7, sp, #0
	/*
	 *	TIMX_Start deja el timer X ready to go.
	 */

	TIM5_Config(); // Configuracion del timer.
 8001858:	f7ff ffe4 	bl	8001824 <TIM5_Config>
	TIM5_Init(); // Inicializacion del timer.
 800185c:	f7ff ffb2 	bl	80017c4 <TIM5_Init>
	TIM_Cmd(TIM5, DISABLE);
 8001860:	2100      	movs	r1, #0
 8001862:	4802      	ldr	r0, [pc, #8]	; (800186c <TIM5_Start+0x18>)
 8001864:	f7ff fcb0 	bl	80011c8 <TIM_Cmd>
}
 8001868:	bf00      	nop
 800186a:	bd80      	pop	{r7, pc}
 800186c:	40000c00 	.word	0x40000c00

08001870 <TIM5_IRQHandler>:

void TIM5_IRQHandler (void)  {
 8001870:	b580      	push	{r7, lr}
 8001872:	af00      	add	r7, sp, #0
	/* TIM5_IRQHandler rutina de interrupcion del timer 5.
	 *  Realiza un toogle en el led azul de la placa discovery.
	 */

	if (TIM_GetITStatus(TIM5, TIM_IT_CC1) != RESET)
 8001874:	2102      	movs	r1, #2
 8001876:	480a      	ldr	r0, [pc, #40]	; (80018a0 <TIM5_IRQHandler+0x30>)
 8001878:	f7ff fcea 	bl	8001250 <TIM_GetITStatus>
 800187c:	4603      	mov	r3, r0
 800187e:	2b00      	cmp	r3, #0
 8001880:	d00c      	beq.n	800189c <TIM5_IRQHandler+0x2c>
	{
		TIM_ClearITPendingBit(TIM5, TIM_IT_CC1); // Se limpia la bandera de interrupcion.
 8001882:	2102      	movs	r1, #2
 8001884:	4806      	ldr	r0, [pc, #24]	; (80018a0 <TIM5_IRQHandler+0x30>)
 8001886:	f7ff fd0d 	bl	80012a4 <TIM_ClearITPendingBit>

		if (TimingDelay != 0)
 800188a:	4b06      	ldr	r3, [pc, #24]	; (80018a4 <TIM5_IRQHandler+0x34>)
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	2b00      	cmp	r3, #0
 8001890:	d004      	beq.n	800189c <TIM5_IRQHandler+0x2c>
		{
			TimingDelay--;
 8001892:	4b04      	ldr	r3, [pc, #16]	; (80018a4 <TIM5_IRQHandler+0x34>)
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	3b01      	subs	r3, #1
 8001898:	4a02      	ldr	r2, [pc, #8]	; (80018a4 <TIM5_IRQHandler+0x34>)
 800189a:	6013      	str	r3, [r2, #0]
		}

	}
}
 800189c:	bf00      	nop
 800189e:	bd80      	pop	{r7, pc}
 80018a0:	40000c00 	.word	0x40000c00
 80018a4:	2000009c 	.word	0x2000009c

080018a8 <main>:
//// Prototipos de funciones.
//void inicializar_leds();
//void task_manager(void);
#include "main.h"

int main(void){
 80018a8:	b598      	push	{r3, r4, r7, lr}
 80018aa:	af00      	add	r7, sp, #0

	/*	PP3 Ejercicio 1
	 *	Se debe mostrar un cartel, en un display LCD.
	 *
	 */
	UB_LCD_2x16_Init(); // Inicializacion del display.
 80018ac:	f000 fa14 	bl	8001cd8 <UB_LCD_2x16_Init>
	inicializar_leds();
 80018b0:	f000 f8ac 	bl	8001a0c <inicializar_leds>
	adc_inicializar();
 80018b4:	f7ff fd08 	bl	80012c8 <adc_inicializar>
	TIM5_Start(); // Inicializa el timer del DHT.
 80018b8:	f7ff ffcc 	bl	8001854 <TIM5_Start>
	SystemInit(); // Activa el systick.
 80018bc:	f000 fc66 	bl	800218c <SystemInit>
	SysTick_Config(SystemCoreClock / 1e3); // Configuracion del tiempo de la interrupcion (cada 1us).
 80018c0:	4b0b      	ldr	r3, [pc, #44]	; (80018f0 <main+0x48>)
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	4618      	mov	r0, r3
 80018c6:	f7fe fdc1 	bl	800044c <__aeabi_ui2d>
 80018ca:	f04f 0200 	mov.w	r2, #0
 80018ce:	4b09      	ldr	r3, [pc, #36]	; (80018f4 <main+0x4c>)
 80018d0:	f7fe ff5c 	bl	800078c <__aeabi_ddiv>
 80018d4:	4603      	mov	r3, r0
 80018d6:	460c      	mov	r4, r1
 80018d8:	4618      	mov	r0, r3
 80018da:	4621      	mov	r1, r4
 80018dc:	f7ff f83e 	bl	800095c <__aeabi_d2uiz>
 80018e0:	4603      	mov	r3, r0
 80018e2:	4618      	mov	r0, r3
 80018e4:	f7ff fdc4 	bl	8001470 <SysTick_Config>

	while(1){
		task_manager();
 80018e8:	f000 f8ae 	bl	8001a48 <task_manager>
 80018ec:	e7fc      	b.n	80018e8 <main+0x40>
 80018ee:	bf00      	nop
 80018f0:	20000078 	.word	0x20000078
 80018f4:	408f4000 	.word	0x408f4000

080018f8 <task_scheduler>:
	}
}

void task_scheduler(void){
 80018f8:	b480      	push	{r7}
 80018fa:	af00      	add	r7, sp, #0
	 * Es llamada por la rutina de atencion del systick.
	 * En este caso decrementa una variable global.
	 */

	// Rutina DHT
	if(dht.flag){
 80018fc:	4b3e      	ldr	r3, [pc, #248]	; (80019f8 <task_scheduler+0x100>)
 80018fe:	7a1b      	ldrb	r3, [r3, #8]
 8001900:	2b00      	cmp	r3, #0
 8001902:	d00f      	beq.n	8001924 <task_scheduler+0x2c>
		if(dht.timeout >= 1){
 8001904:	4b3c      	ldr	r3, [pc, #240]	; (80019f8 <task_scheduler+0x100>)
 8001906:	68db      	ldr	r3, [r3, #12]
 8001908:	2b00      	cmp	r3, #0
 800190a:	d004      	beq.n	8001916 <task_scheduler+0x1e>
			dht.timeout--;
 800190c:	4b3a      	ldr	r3, [pc, #232]	; (80019f8 <task_scheduler+0x100>)
 800190e:	68db      	ldr	r3, [r3, #12]
 8001910:	3b01      	subs	r3, #1
 8001912:	4a39      	ldr	r2, [pc, #228]	; (80019f8 <task_scheduler+0x100>)
 8001914:	60d3      	str	r3, [r2, #12]
		}

		if(dht.timeout <= 0){
 8001916:	4b38      	ldr	r3, [pc, #224]	; (80019f8 <task_scheduler+0x100>)
 8001918:	68db      	ldr	r3, [r3, #12]
 800191a:	2b00      	cmp	r3, #0
 800191c:	d102      	bne.n	8001924 <task_scheduler+0x2c>
			dht.flag_timeout = 1;
 800191e:	4b36      	ldr	r3, [pc, #216]	; (80019f8 <task_scheduler+0x100>)
 8001920:	2201      	movs	r2, #1
 8001922:	741a      	strb	r2, [r3, #16]
		}
	}

	if(dht.contador >= 1){
 8001924:	4b34      	ldr	r3, [pc, #208]	; (80019f8 <task_scheduler+0x100>)
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	2b00      	cmp	r3, #0
 800192a:	d005      	beq.n	8001938 <task_scheduler+0x40>
		dht.contador--;
 800192c:	4b32      	ldr	r3, [pc, #200]	; (80019f8 <task_scheduler+0x100>)
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	3b01      	subs	r3, #1
 8001932:	4a31      	ldr	r2, [pc, #196]	; (80019f8 <task_scheduler+0x100>)
 8001934:	6013      	str	r3, [r2, #0]
 8001936:	e00d      	b.n	8001954 <task_scheduler+0x5c>
	}
	else{
		dht.flag = 1;
 8001938:	4b2f      	ldr	r3, [pc, #188]	; (80019f8 <task_scheduler+0x100>)
 800193a:	2201      	movs	r2, #1
 800193c:	721a      	strb	r2, [r3, #8]
		dht.contador = 2000;
 800193e:	4b2e      	ldr	r3, [pc, #184]	; (80019f8 <task_scheduler+0x100>)
 8001940:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8001944:	601a      	str	r2, [r3, #0]
		dht.flag_timeout = 0;
 8001946:	4b2c      	ldr	r3, [pc, #176]	; (80019f8 <task_scheduler+0x100>)
 8001948:	2200      	movs	r2, #0
 800194a:	741a      	strb	r2, [r3, #16]
		dht.timeout = 1000; // Se le agrega un tiempo de timeout para esperar la funcion DHT11Start.
 800194c:	4b2a      	ldr	r3, [pc, #168]	; (80019f8 <task_scheduler+0x100>)
 800194e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001952:	60da      	str	r2, [r3, #12]
	}

	// Rutina LDR
	if(ldr.contador >= 1){
 8001954:	4b29      	ldr	r3, [pc, #164]	; (80019fc <task_scheduler+0x104>)
 8001956:	881b      	ldrh	r3, [r3, #0]
 8001958:	2b00      	cmp	r3, #0
 800195a:	d006      	beq.n	800196a <task_scheduler+0x72>
		ldr.contador--;
 800195c:	4b27      	ldr	r3, [pc, #156]	; (80019fc <task_scheduler+0x104>)
 800195e:	881b      	ldrh	r3, [r3, #0]
 8001960:	3b01      	subs	r3, #1
 8001962:	b29a      	uxth	r2, r3
 8001964:	4b25      	ldr	r3, [pc, #148]	; (80019fc <task_scheduler+0x104>)
 8001966:	801a      	strh	r2, [r3, #0]
 8001968:	e006      	b.n	8001978 <task_scheduler+0x80>
	}
	else{
		ldr.flag = 1;
 800196a:	4b24      	ldr	r3, [pc, #144]	; (80019fc <task_scheduler+0x104>)
 800196c:	2201      	movs	r2, #1
 800196e:	711a      	strb	r2, [r3, #4]
		ldr.contador = 500;
 8001970:	4b22      	ldr	r3, [pc, #136]	; (80019fc <task_scheduler+0x104>)
 8001972:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8001976:	801a      	strh	r2, [r3, #0]
	}

	// Ruitna YL-69
	if(yl.contador >= 1){
 8001978:	4b21      	ldr	r3, [pc, #132]	; (8001a00 <task_scheduler+0x108>)
 800197a:	881b      	ldrh	r3, [r3, #0]
 800197c:	2b00      	cmp	r3, #0
 800197e:	d006      	beq.n	800198e <task_scheduler+0x96>
		yl.contador--;
 8001980:	4b1f      	ldr	r3, [pc, #124]	; (8001a00 <task_scheduler+0x108>)
 8001982:	881b      	ldrh	r3, [r3, #0]
 8001984:	3b01      	subs	r3, #1
 8001986:	b29a      	uxth	r2, r3
 8001988:	4b1d      	ldr	r3, [pc, #116]	; (8001a00 <task_scheduler+0x108>)
 800198a:	801a      	strh	r2, [r3, #0]
 800198c:	e006      	b.n	800199c <task_scheduler+0xa4>
	}
	else{
		yl.flag = 1;
 800198e:	4b1c      	ldr	r3, [pc, #112]	; (8001a00 <task_scheduler+0x108>)
 8001990:	2201      	movs	r2, #1
 8001992:	711a      	strb	r2, [r3, #4]
		yl.contador = 500;
 8001994:	4b1a      	ldr	r3, [pc, #104]	; (8001a00 <task_scheduler+0x108>)
 8001996:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800199a:	801a      	strh	r2, [r3, #0]
	}

	// Rutina del LED.
	if(led.contador >= 1){
 800199c:	4b19      	ldr	r3, [pc, #100]	; (8001a04 <task_scheduler+0x10c>)
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d005      	beq.n	80019b0 <task_scheduler+0xb8>
		led.contador--;
 80019a4:	4b17      	ldr	r3, [pc, #92]	; (8001a04 <task_scheduler+0x10c>)
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	3b01      	subs	r3, #1
 80019aa:	4a16      	ldr	r2, [pc, #88]	; (8001a04 <task_scheduler+0x10c>)
 80019ac:	6013      	str	r3, [r2, #0]
 80019ae:	e00d      	b.n	80019cc <task_scheduler+0xd4>
	}
	else{
		led.flag = (led.flag) ? 0 : 1;
 80019b0:	4b14      	ldr	r3, [pc, #80]	; (8001a04 <task_scheduler+0x10c>)
 80019b2:	791b      	ldrb	r3, [r3, #4]
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	bf0c      	ite	eq
 80019b8:	2301      	moveq	r3, #1
 80019ba:	2300      	movne	r3, #0
 80019bc:	b2db      	uxtb	r3, r3
 80019be:	461a      	mov	r2, r3
 80019c0:	4b10      	ldr	r3, [pc, #64]	; (8001a04 <task_scheduler+0x10c>)
 80019c2:	711a      	strb	r2, [r3, #4]
		led.contador = 1000;
 80019c4:	4b0f      	ldr	r3, [pc, #60]	; (8001a04 <task_scheduler+0x10c>)
 80019c6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80019ca:	601a      	str	r2, [r3, #0]
	}

	// Rutina display.
	if(display.contador >= 1){
 80019cc:	4b0e      	ldr	r3, [pc, #56]	; (8001a08 <task_scheduler+0x110>)
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d005      	beq.n	80019e0 <task_scheduler+0xe8>
		display.contador--;
 80019d4:	4b0c      	ldr	r3, [pc, #48]	; (8001a08 <task_scheduler+0x110>)
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	3b01      	subs	r3, #1
 80019da:	4a0b      	ldr	r2, [pc, #44]	; (8001a08 <task_scheduler+0x110>)
 80019dc:	6013      	str	r3, [r2, #0]
	}
	else{
		display.flag = 1;
		display.contador = 3000;
	}
}
 80019de:	e006      	b.n	80019ee <task_scheduler+0xf6>
		display.flag = 1;
 80019e0:	4b09      	ldr	r3, [pc, #36]	; (8001a08 <task_scheduler+0x110>)
 80019e2:	2201      	movs	r2, #1
 80019e4:	711a      	strb	r2, [r3, #4]
		display.contador = 3000;
 80019e6:	4b08      	ldr	r3, [pc, #32]	; (8001a08 <task_scheduler+0x110>)
 80019e8:	f640 32b8 	movw	r2, #3000	; 0xbb8
 80019ec:	601a      	str	r2, [r3, #0]
}
 80019ee:	bf00      	nop
 80019f0:	46bd      	mov	sp, r7
 80019f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f6:	4770      	bx	lr
 80019f8:	200000b0 	.word	0x200000b0
 80019fc:	200000e8 	.word	0x200000e8
 8001a00:	200000f0 	.word	0x200000f0
 8001a04:	200000a8 	.word	0x200000a8
 8001a08:	200000a0 	.word	0x200000a0

08001a0c <inicializar_leds>:

void inicializar_leds(){
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	b082      	sub	sp, #8
 8001a10:	af00      	add	r7, sp, #0

	//
	//Inicializacion de los leds.
	//

	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOD, ENABLE);
 8001a12:	2101      	movs	r1, #1
 8001a14:	2008      	movs	r0, #8
 8001a16:	f7ff fb0b 	bl	8001030 <RCC_AHB1PeriphClockCmd>

	GPIO_Init_Pins.GPIO_Pin= GPIO_Pin_15 |GPIO_Pin_12 | GPIO_Pin_13| GPIO_Pin_14;
 8001a1a:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8001a1e:	603b      	str	r3, [r7, #0]
	GPIO_Init_Pins.GPIO_Mode=GPIO_Mode_OUT ;
 8001a20:	2301      	movs	r3, #1
 8001a22:	713b      	strb	r3, [r7, #4]
	GPIO_Init_Pins.GPIO_Speed= GPIO_Speed_100MHz;
 8001a24:	2303      	movs	r3, #3
 8001a26:	717b      	strb	r3, [r7, #5]
	GPIO_Init_Pins.GPIO_OType= GPIO_OType_PP ;
 8001a28:	2300      	movs	r3, #0
 8001a2a:	71bb      	strb	r3, [r7, #6]
	GPIO_Init_Pins.GPIO_PuPd= GPIO_PuPd_NOPULL;
 8001a2c:	2300      	movs	r3, #0
 8001a2e:	71fb      	strb	r3, [r7, #7]

	GPIO_Init(GPIOD,&GPIO_Init_Pins); // Carga de la estrucura de datos.
 8001a30:	463b      	mov	r3, r7
 8001a32:	4619      	mov	r1, r3
 8001a34:	4803      	ldr	r0, [pc, #12]	; (8001a44 <inicializar_leds+0x38>)
 8001a36:	f7ff fa02 	bl	8000e3e <GPIO_Init>

}
 8001a3a:	bf00      	nop
 8001a3c:	3708      	adds	r7, #8
 8001a3e:	46bd      	mov	sp, r7
 8001a40:	bd80      	pop	{r7, pc}
 8001a42:	bf00      	nop
 8001a44:	40020c00 	.word	0x40020c00

08001a48 <task_manager>:

void task_manager(void){
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	b084      	sub	sp, #16
 8001a4c:	af00      	add	r7, sp, #0
	// Chequeo dht.
	if(dht.flag){
 8001a4e:	4b7c      	ldr	r3, [pc, #496]	; (8001c40 <task_manager+0x1f8>)
 8001a50:	7a1b      	ldrb	r3, [r3, #8]
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d004      	beq.n	8001a60 <task_manager+0x18>
		leer_dht();
 8001a56:	f7ff fe1f 	bl	8001698 <leer_dht>
		dht.flag = 0;
 8001a5a:	4b79      	ldr	r3, [pc, #484]	; (8001c40 <task_manager+0x1f8>)
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	721a      	strb	r2, [r3, #8]
	}

	//Chequeo LED.
	switch(led.flag){
 8001a60:	4b78      	ldr	r3, [pc, #480]	; (8001c44 <task_manager+0x1fc>)
 8001a62:	791b      	ldrb	r3, [r3, #4]
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d002      	beq.n	8001a6e <task_manager+0x26>
 8001a68:	2b01      	cmp	r3, #1
 8001a6a:	d006      	beq.n	8001a7a <task_manager+0x32>
 8001a6c:	e00b      	b.n	8001a86 <task_manager+0x3e>
	case 0: GPIO_ResetBits(GPIOD,GPIO_Pin_13);break;
 8001a6e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001a72:	4875      	ldr	r0, [pc, #468]	; (8001c48 <task_manager+0x200>)
 8001a74:	f7ff fab4 	bl	8000fe0 <GPIO_ResetBits>
 8001a78:	e00b      	b.n	8001a92 <task_manager+0x4a>
	case 1:	GPIO_SetBits(GPIOD,GPIO_Pin_13);break;
 8001a7a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001a7e:	4872      	ldr	r0, [pc, #456]	; (8001c48 <task_manager+0x200>)
 8001a80:	f7ff fa9f 	bl	8000fc2 <GPIO_SetBits>
 8001a84:	e005      	b.n	8001a92 <task_manager+0x4a>
	default:GPIO_ResetBits(GPIOD,GPIO_Pin_13);break;
 8001a86:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001a8a:	486f      	ldr	r0, [pc, #444]	; (8001c48 <task_manager+0x200>)
 8001a8c:	f7ff faa8 	bl	8000fe0 <GPIO_ResetBits>
 8001a90:	bf00      	nop
	}

	if(ldr.flag){
 8001a92:	4b6e      	ldr	r3, [pc, #440]	; (8001c4c <task_manager+0x204>)
 8001a94:	791b      	ldrb	r3, [r3, #4]
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d008      	beq.n	8001aac <task_manager+0x64>
		ldr.adc_cuentas = adc_leer_cuentas_ldr();
 8001a9a:	f7ff fc73 	bl	8001384 <adc_leer_cuentas_ldr>
 8001a9e:	4603      	mov	r3, r0
 8001aa0:	b29a      	uxth	r2, r3
 8001aa2:	4b6a      	ldr	r3, [pc, #424]	; (8001c4c <task_manager+0x204>)
 8001aa4:	805a      	strh	r2, [r3, #2]
		ldr.flag = 0;
 8001aa6:	4b69      	ldr	r3, [pc, #420]	; (8001c4c <task_manager+0x204>)
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	711a      	strb	r2, [r3, #4]
	}

	if(yl.flag){
 8001aac:	4b68      	ldr	r3, [pc, #416]	; (8001c50 <task_manager+0x208>)
 8001aae:	791b      	ldrb	r3, [r3, #4]
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d008      	beq.n	8001ac6 <task_manager+0x7e>
		yl.adc_cuentas = adc_leer_cuentas_yl69();
 8001ab4:	f7ff fc8c 	bl	80013d0 <adc_leer_cuentas_yl69>
 8001ab8:	4603      	mov	r3, r0
 8001aba:	b29a      	uxth	r2, r3
 8001abc:	4b64      	ldr	r3, [pc, #400]	; (8001c50 <task_manager+0x208>)
 8001abe:	805a      	strh	r2, [r3, #2]
		yl.flag = 0;
 8001ac0:	4b63      	ldr	r3, [pc, #396]	; (8001c50 <task_manager+0x208>)
 8001ac2:	2200      	movs	r2, #0
 8001ac4:	711a      	strb	r2, [r3, #4]
	}

	// Refresco de display.
	if(display.flag){
 8001ac6:	4b63      	ldr	r3, [pc, #396]	; (8001c54 <task_manager+0x20c>)
 8001ac8:	791b      	ldrb	r3, [r3, #4]
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	f000 80b4 	beq.w	8001c38 <task_manager+0x1f0>
		char buffer[10];

		if(display.estado <2){
 8001ad0:	4b60      	ldr	r3, [pc, #384]	; (8001c54 <task_manager+0x20c>)
 8001ad2:	795b      	ldrb	r3, [r3, #5]
 8001ad4:	2b01      	cmp	r3, #1
 8001ad6:	d806      	bhi.n	8001ae6 <task_manager+0x9e>
			display.estado++;
 8001ad8:	4b5e      	ldr	r3, [pc, #376]	; (8001c54 <task_manager+0x20c>)
 8001ada:	795b      	ldrb	r3, [r3, #5]
 8001adc:	3301      	adds	r3, #1
 8001ade:	b2da      	uxtb	r2, r3
 8001ae0:	4b5c      	ldr	r3, [pc, #368]	; (8001c54 <task_manager+0x20c>)
 8001ae2:	715a      	strb	r2, [r3, #5]
 8001ae4:	e002      	b.n	8001aec <task_manager+0xa4>
		}
		else{
			display.estado = 0;
 8001ae6:	4b5b      	ldr	r3, [pc, #364]	; (8001c54 <task_manager+0x20c>)
 8001ae8:	2200      	movs	r2, #0
 8001aea:	715a      	strb	r2, [r3, #5]
		}

		switch(display.estado){
 8001aec:	4b59      	ldr	r3, [pc, #356]	; (8001c54 <task_manager+0x20c>)
 8001aee:	795b      	ldrb	r3, [r3, #5]
 8001af0:	2b01      	cmp	r3, #1
 8001af2:	d01d      	beq.n	8001b30 <task_manager+0xe8>
 8001af4:	2b02      	cmp	r3, #2
 8001af6:	d034      	beq.n	8001b62 <task_manager+0x11a>
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	f040 808f 	bne.w	8001c1c <task_manager+0x1d4>
		case 0:{
			sprintf(buffer,"%d   ",ldr.adc_cuentas);
 8001afe:	4b53      	ldr	r3, [pc, #332]	; (8001c4c <task_manager+0x204>)
 8001b00:	885b      	ldrh	r3, [r3, #2]
 8001b02:	461a      	mov	r2, r3
 8001b04:	1d3b      	adds	r3, r7, #4
 8001b06:	4954      	ldr	r1, [pc, #336]	; (8001c58 <task_manager+0x210>)
 8001b08:	4618      	mov	r0, r3
 8001b0a:	f000 fcc9 	bl	80024a0 <siprintf>
			UB_LCD_2x16_String(0,0,"LDR:       ");
 8001b0e:	4a53      	ldr	r2, [pc, #332]	; (8001c5c <task_manager+0x214>)
 8001b10:	2100      	movs	r1, #0
 8001b12:	2000      	movs	r0, #0
 8001b14:	f000 f8fe 	bl	8001d14 <UB_LCD_2x16_String>
			UB_LCD_2x16_String(12,0,buffer);
 8001b18:	1d3b      	adds	r3, r7, #4
 8001b1a:	461a      	mov	r2, r3
 8001b1c:	2100      	movs	r1, #0
 8001b1e:	200c      	movs	r0, #12
 8001b20:	f000 f8f8 	bl	8001d14 <UB_LCD_2x16_String>
			UB_LCD_2x16_String(0,1,"                ");
 8001b24:	4a4e      	ldr	r2, [pc, #312]	; (8001c60 <task_manager+0x218>)
 8001b26:	2101      	movs	r1, #1
 8001b28:	2000      	movs	r0, #0
 8001b2a:	f000 f8f3 	bl	8001d14 <UB_LCD_2x16_String>
		};break;
 8001b2e:	e080      	b.n	8001c32 <task_manager+0x1ea>

		case 1:{
			sprintf(buffer,"%d   ",yl.adc_cuentas);
 8001b30:	4b47      	ldr	r3, [pc, #284]	; (8001c50 <task_manager+0x208>)
 8001b32:	885b      	ldrh	r3, [r3, #2]
 8001b34:	461a      	mov	r2, r3
 8001b36:	1d3b      	adds	r3, r7, #4
 8001b38:	4947      	ldr	r1, [pc, #284]	; (8001c58 <task_manager+0x210>)
 8001b3a:	4618      	mov	r0, r3
 8001b3c:	f000 fcb0 	bl	80024a0 <siprintf>
			UB_LCD_2x16_String(0,0,"YL-69:     ");
 8001b40:	4a48      	ldr	r2, [pc, #288]	; (8001c64 <task_manager+0x21c>)
 8001b42:	2100      	movs	r1, #0
 8001b44:	2000      	movs	r0, #0
 8001b46:	f000 f8e5 	bl	8001d14 <UB_LCD_2x16_String>
			UB_LCD_2x16_String(12,0,buffer);
 8001b4a:	1d3b      	adds	r3, r7, #4
 8001b4c:	461a      	mov	r2, r3
 8001b4e:	2100      	movs	r1, #0
 8001b50:	200c      	movs	r0, #12
 8001b52:	f000 f8df 	bl	8001d14 <UB_LCD_2x16_String>
			UB_LCD_2x16_String(0,1,"                ");
 8001b56:	4a42      	ldr	r2, [pc, #264]	; (8001c60 <task_manager+0x218>)
 8001b58:	2101      	movs	r1, #1
 8001b5a:	2000      	movs	r0, #0
 8001b5c:	f000 f8da 	bl	8001d14 <UB_LCD_2x16_String>
		};break;
 8001b60:	e067      	b.n	8001c32 <task_manager+0x1ea>

		case 2:{
			switch(dht.estado){
 8001b62:	4b37      	ldr	r3, [pc, #220]	; (8001c40 <task_manager+0x1f8>)
 8001b64:	7c5b      	ldrb	r3, [r3, #17]
 8001b66:	3b01      	subs	r3, #1
 8001b68:	2b03      	cmp	r3, #3
 8001b6a:	d848      	bhi.n	8001bfe <task_manager+0x1b6>
 8001b6c:	a201      	add	r2, pc, #4	; (adr r2, 8001b74 <task_manager+0x12c>)
 8001b6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b72:	bf00      	nop
 8001b74:	08001bc7 	.word	0x08001bc7
 8001b78:	08001b85 	.word	0x08001b85
 8001b7c:	08001bab 	.word	0x08001bab
 8001b80:	08001be3 	.word	0x08001be3
			case STATE_DHT_CHECKSUM_GOOD:{
				UB_LCD_2x16_String(0,0,"Temp:       "); // Texto en la linea 1
 8001b84:	4a38      	ldr	r2, [pc, #224]	; (8001c68 <task_manager+0x220>)
 8001b86:	2100      	movs	r1, #0
 8001b88:	2000      	movs	r0, #0
 8001b8a:	f000 f8c3 	bl	8001d14 <UB_LCD_2x16_String>
				UB_LCD_2x16_String(12,0,dht.temperatura_string); // Texto en la linea 1
 8001b8e:	4a37      	ldr	r2, [pc, #220]	; (8001c6c <task_manager+0x224>)
 8001b90:	2100      	movs	r1, #0
 8001b92:	200c      	movs	r0, #12
 8001b94:	f000 f8be 	bl	8001d14 <UB_LCD_2x16_String>
				UB_LCD_2x16_String(0,1,"                "); // Texto en la linea 1
 8001b98:	4a31      	ldr	r2, [pc, #196]	; (8001c60 <task_manager+0x218>)
 8001b9a:	2101      	movs	r1, #1
 8001b9c:	2000      	movs	r0, #0
 8001b9e:	f000 f8b9 	bl	8001d14 <UB_LCD_2x16_String>
				display.flag = 0;
 8001ba2:	4b2c      	ldr	r3, [pc, #176]	; (8001c54 <task_manager+0x20c>)
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	711a      	strb	r2, [r3, #4]
			};break;
 8001ba8:	e037      	b.n	8001c1a <task_manager+0x1d2>
			case STATE_DHT_CHECKSUM_BAD:{
				UB_LCD_2x16_String(0,0,"Error de CHEcK  "); // Texto en la linea 1
 8001baa:	4a31      	ldr	r2, [pc, #196]	; (8001c70 <task_manager+0x228>)
 8001bac:	2100      	movs	r1, #0
 8001bae:	2000      	movs	r0, #0
 8001bb0:	f000 f8b0 	bl	8001d14 <UB_LCD_2x16_String>
				UB_LCD_2x16_String(0,1,"                "); // Texto en la linea 1
 8001bb4:	4a2a      	ldr	r2, [pc, #168]	; (8001c60 <task_manager+0x218>)
 8001bb6:	2101      	movs	r1, #1
 8001bb8:	2000      	movs	r0, #0
 8001bba:	f000 f8ab 	bl	8001d14 <UB_LCD_2x16_String>
				display.flag = 0;
 8001bbe:	4b25      	ldr	r3, [pc, #148]	; (8001c54 <task_manager+0x20c>)
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	711a      	strb	r2, [r3, #4]
			};break;
 8001bc4:	e029      	b.n	8001c1a <task_manager+0x1d2>
			case STATE_DHT_DESCONECTADO:{
				UB_LCD_2x16_String(0,0,"DHT desconectado"); // Texto en la linea 1
 8001bc6:	4a2b      	ldr	r2, [pc, #172]	; (8001c74 <task_manager+0x22c>)
 8001bc8:	2100      	movs	r1, #0
 8001bca:	2000      	movs	r0, #0
 8001bcc:	f000 f8a2 	bl	8001d14 <UB_LCD_2x16_String>
				UB_LCD_2x16_String(0,1,"                "); // Texto en la linea 1
 8001bd0:	4a23      	ldr	r2, [pc, #140]	; (8001c60 <task_manager+0x218>)
 8001bd2:	2101      	movs	r1, #1
 8001bd4:	2000      	movs	r0, #0
 8001bd6:	f000 f89d 	bl	8001d14 <UB_LCD_2x16_String>
				display.flag = 0;
 8001bda:	4b1e      	ldr	r3, [pc, #120]	; (8001c54 <task_manager+0x20c>)
 8001bdc:	2200      	movs	r2, #0
 8001bde:	711a      	strb	r2, [r3, #4]
			};break;
 8001be0:	e01b      	b.n	8001c1a <task_manager+0x1d2>
			case STATE_DHT_TIMEOUT:{
				UB_LCD_2x16_String(0,0,"DHT Timeout     "); // Texto en la linea 1
 8001be2:	4a25      	ldr	r2, [pc, #148]	; (8001c78 <task_manager+0x230>)
 8001be4:	2100      	movs	r1, #0
 8001be6:	2000      	movs	r0, #0
 8001be8:	f000 f894 	bl	8001d14 <UB_LCD_2x16_String>
				UB_LCD_2x16_String(0,1,"                "); // Texto en la linea 1
 8001bec:	4a1c      	ldr	r2, [pc, #112]	; (8001c60 <task_manager+0x218>)
 8001bee:	2101      	movs	r1, #1
 8001bf0:	2000      	movs	r0, #0
 8001bf2:	f000 f88f 	bl	8001d14 <UB_LCD_2x16_String>
				display.flag = 0;
 8001bf6:	4b17      	ldr	r3, [pc, #92]	; (8001c54 <task_manager+0x20c>)
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	711a      	strb	r2, [r3, #4]
			};break;
 8001bfc:	e00d      	b.n	8001c1a <task_manager+0x1d2>
			default:{
				UB_LCD_2x16_String(0,0,"Err  desconocido"); // Texto en la linea 1
 8001bfe:	4a1f      	ldr	r2, [pc, #124]	; (8001c7c <task_manager+0x234>)
 8001c00:	2100      	movs	r1, #0
 8001c02:	2000      	movs	r0, #0
 8001c04:	f000 f886 	bl	8001d14 <UB_LCD_2x16_String>
				UB_LCD_2x16_String(0,1,"                "); // Texto en la linea
 8001c08:	4a15      	ldr	r2, [pc, #84]	; (8001c60 <task_manager+0x218>)
 8001c0a:	2101      	movs	r1, #1
 8001c0c:	2000      	movs	r0, #0
 8001c0e:	f000 f881 	bl	8001d14 <UB_LCD_2x16_String>
				display.flag = 0;
 8001c12:	4b10      	ldr	r3, [pc, #64]	; (8001c54 <task_manager+0x20c>)
 8001c14:	2200      	movs	r2, #0
 8001c16:	711a      	strb	r2, [r3, #4]
			};break;}
 8001c18:	bf00      	nop
		};break;
 8001c1a:	e00a      	b.n	8001c32 <task_manager+0x1ea>

		default:{
			UB_LCD_2x16_String(0,0,"Display-fail");
 8001c1c:	4a18      	ldr	r2, [pc, #96]	; (8001c80 <task_manager+0x238>)
 8001c1e:	2100      	movs	r1, #0
 8001c20:	2000      	movs	r0, #0
 8001c22:	f000 f877 	bl	8001d14 <UB_LCD_2x16_String>
			UB_LCD_2x16_String(0,1,"                ");
 8001c26:	4a0e      	ldr	r2, [pc, #56]	; (8001c60 <task_manager+0x218>)
 8001c28:	2101      	movs	r1, #1
 8001c2a:	2000      	movs	r0, #0
 8001c2c:	f000 f872 	bl	8001d14 <UB_LCD_2x16_String>
		};break;
 8001c30:	bf00      	nop
	}
		display.flag = 0;
 8001c32:	4b08      	ldr	r3, [pc, #32]	; (8001c54 <task_manager+0x20c>)
 8001c34:	2200      	movs	r2, #0
 8001c36:	711a      	strb	r2, [r3, #4]

	}
}
 8001c38:	bf00      	nop
 8001c3a:	3710      	adds	r7, #16
 8001c3c:	46bd      	mov	sp, r7
 8001c3e:	bd80      	pop	{r7, pc}
 8001c40:	200000b0 	.word	0x200000b0
 8001c44:	200000a8 	.word	0x200000a8
 8001c48:	40020c00 	.word	0x40020c00
 8001c4c:	200000e8 	.word	0x200000e8
 8001c50:	200000f0 	.word	0x200000f0
 8001c54:	200000a0 	.word	0x200000a0
 8001c58:	08002544 	.word	0x08002544
 8001c5c:	0800254c 	.word	0x0800254c
 8001c60:	08002558 	.word	0x08002558
 8001c64:	0800256c 	.word	0x0800256c
 8001c68:	08002578 	.word	0x08002578
 8001c6c:	200000c2 	.word	0x200000c2
 8001c70:	08002588 	.word	0x08002588
 8001c74:	0800259c 	.word	0x0800259c
 8001c78:	080025b0 	.word	0x080025b0
 8001c7c:	080025c4 	.word	0x080025c4
 8001c80:	080025d8 	.word	0x080025d8

08001c84 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001c84:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001cbc <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001c88:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001c8a:	e003      	b.n	8001c94 <LoopCopyDataInit>

08001c8c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001c8c:	4b0c      	ldr	r3, [pc, #48]	; (8001cc0 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001c8e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001c90:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001c92:	3104      	adds	r1, #4

08001c94 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001c94:	480b      	ldr	r0, [pc, #44]	; (8001cc4 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001c96:	4b0c      	ldr	r3, [pc, #48]	; (8001cc8 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001c98:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001c9a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001c9c:	d3f6      	bcc.n	8001c8c <CopyDataInit>
  ldr  r2, =_sbss
 8001c9e:	4a0b      	ldr	r2, [pc, #44]	; (8001ccc <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001ca0:	e002      	b.n	8001ca8 <LoopFillZerobss>

08001ca2 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001ca2:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001ca4:	f842 3b04 	str.w	r3, [r2], #4

08001ca8 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001ca8:	4b09      	ldr	r3, [pc, #36]	; (8001cd0 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001caa:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001cac:	d3f9      	bcc.n	8001ca2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001cae:	f000 fa6d 	bl	800218c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001cb2:	f000 fc0b 	bl	80024cc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001cb6:	f7ff fdf7 	bl	80018a8 <main>
  bx  lr    
 8001cba:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001cbc:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8001cc0:	080025f0 	.word	0x080025f0
  ldr  r0, =_sdata
 8001cc4:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001cc8:	2000007c 	.word	0x2000007c
  ldr  r2, =_sbss
 8001ccc:	20000080 	.word	0x20000080
  ldr  r3, = _ebss
 8001cd0:	200000f8 	.word	0x200000f8

08001cd4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001cd4:	e7fe      	b.n	8001cd4 <ADC_IRQHandler>
	...

08001cd8 <UB_LCD_2x16_Init>:

//--------------------------------------------------------------
// Init vom Text-LCDisplay
//--------------------------------------------------------------
void UB_LCD_2x16_Init(void)
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	af00      	add	r7, sp, #0
  // init aller IO-Pins
  P_LCD_2x16_InitIO();
 8001cdc:	f000 f83a 	bl	8001d54 <P_LCD_2x16_InitIO>
  // kleine Pause
  P_LCD_2x16_Delay(TLCD_INIT_PAUSE);
 8001ce0:	480b      	ldr	r0, [pc, #44]	; (8001d10 <UB_LCD_2x16_Init+0x38>)
 8001ce2:	f000 fa14 	bl	800210e <P_LCD_2x16_Delay>
  // Init Sequenz starten
  P_LCD_2x16_InitSequenz();
 8001ce6:	f000 f8db 	bl	8001ea0 <P_LCD_2x16_InitSequenz>
  // LCD-Settings einstellen
  P_LCD_2x16_Cmd(TLCD_CMD_INIT_DISPLAY);
 8001cea:	2028      	movs	r0, #40	; 0x28
 8001cec:	f000 f90c 	bl	8001f08 <P_LCD_2x16_Cmd>
  P_LCD_2x16_Cmd(TLCD_CMD_ENTRY_MODE);
 8001cf0:	2006      	movs	r0, #6
 8001cf2:	f000 f909 	bl	8001f08 <P_LCD_2x16_Cmd>
  // Display einschalten
  P_LCD_2x16_Cmd(TLCD_CMD_DISP_M1);
 8001cf6:	200c      	movs	r0, #12
 8001cf8:	f000 f906 	bl	8001f08 <P_LCD_2x16_Cmd>
  // Display lschen
  P_LCD_2x16_Cmd(TLCD_CMD_CLEAR);
 8001cfc:	2001      	movs	r0, #1
 8001cfe:	f000 f903 	bl	8001f08 <P_LCD_2x16_Cmd>
  // kleine Pause
  P_LCD_2x16_Delay(TLCD_PAUSE);
 8001d02:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001d06:	f000 fa02 	bl	800210e <P_LCD_2x16_Delay>
}
 8001d0a:	bf00      	nop
 8001d0c:	bd80      	pop	{r7, pc}
 8001d0e:	bf00      	nop
 8001d10:	000186a0 	.word	0x000186a0

08001d14 <UB_LCD_2x16_String>:
// Ausgabe von einem String auf dem Display an x,y Position
// x : 0 bis 15
// y : 0 bis 1
//--------------------------------------------------------------
void UB_LCD_2x16_String(uint8_t x, uint8_t y, char *ptr)
{
 8001d14:	b580      	push	{r7, lr}
 8001d16:	b082      	sub	sp, #8
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	4603      	mov	r3, r0
 8001d1c:	603a      	str	r2, [r7, #0]
 8001d1e:	71fb      	strb	r3, [r7, #7]
 8001d20:	460b      	mov	r3, r1
 8001d22:	71bb      	strb	r3, [r7, #6]
  // Cursor setzen
  P_LCD_2x16_Cursor(x,y);
 8001d24:	79ba      	ldrb	r2, [r7, #6]
 8001d26:	79fb      	ldrb	r3, [r7, #7]
 8001d28:	4611      	mov	r1, r2
 8001d2a:	4618      	mov	r0, r3
 8001d2c:	f000 f9ca 	bl	80020c4 <P_LCD_2x16_Cursor>
  // kompletten String ausgeben
  while (*ptr != 0) {
 8001d30:	e007      	b.n	8001d42 <UB_LCD_2x16_String+0x2e>
    P_LCD_2x16_Data(*ptr);
 8001d32:	683b      	ldr	r3, [r7, #0]
 8001d34:	781b      	ldrb	r3, [r3, #0]
 8001d36:	4618      	mov	r0, r3
 8001d38:	f000 f955 	bl	8001fe6 <P_LCD_2x16_Data>
    ptr++;
 8001d3c:	683b      	ldr	r3, [r7, #0]
 8001d3e:	3301      	adds	r3, #1
 8001d40:	603b      	str	r3, [r7, #0]
  while (*ptr != 0) {
 8001d42:	683b      	ldr	r3, [r7, #0]
 8001d44:	781b      	ldrb	r3, [r3, #0]
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d1f3      	bne.n	8001d32 <UB_LCD_2x16_String+0x1e>
  }
}
 8001d4a:	bf00      	nop
 8001d4c:	3708      	adds	r7, #8
 8001d4e:	46bd      	mov	sp, r7
 8001d50:	bd80      	pop	{r7, pc}
	...

08001d54 <P_LCD_2x16_InitIO>:
//--------------------------------------------------------------
// interne Funktion
// init aller IO-Pins
//--------------------------------------------------------------
void P_LCD_2x16_InitIO(void)
{
 8001d54:	b580      	push	{r7, lr}
 8001d56:	b084      	sub	sp, #16
 8001d58:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStructure;
  TLCD_NAME_t lcd_pin;
  
  for(lcd_pin=0;lcd_pin<TLCD_ANZ;lcd_pin++) {
 8001d5a:	2300      	movs	r3, #0
 8001d5c:	73fb      	strb	r3, [r7, #15]
 8001d5e:	e043      	b.n	8001de8 <P_LCD_2x16_InitIO+0x94>
    // Clock Enable
    RCC_AHB1PeriphClockCmd(LCD_2X16[lcd_pin].TLCD_CLK, ENABLE);
 8001d60:	7bfa      	ldrb	r2, [r7, #15]
 8001d62:	4925      	ldr	r1, [pc, #148]	; (8001df8 <P_LCD_2x16_InitIO+0xa4>)
 8001d64:	4613      	mov	r3, r2
 8001d66:	009b      	lsls	r3, r3, #2
 8001d68:	4413      	add	r3, r2
 8001d6a:	009b      	lsls	r3, r3, #2
 8001d6c:	440b      	add	r3, r1
 8001d6e:	330c      	adds	r3, #12
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	2101      	movs	r1, #1
 8001d74:	4618      	mov	r0, r3
 8001d76:	f7ff f95b 	bl	8001030 <RCC_AHB1PeriphClockCmd>

    // Config als Digital-Ausgang
    GPIO_InitStructure.GPIO_Pin = LCD_2X16[lcd_pin].TLCD_PIN;
 8001d7a:	7bfa      	ldrb	r2, [r7, #15]
 8001d7c:	491e      	ldr	r1, [pc, #120]	; (8001df8 <P_LCD_2x16_InitIO+0xa4>)
 8001d7e:	4613      	mov	r3, r2
 8001d80:	009b      	lsls	r3, r3, #2
 8001d82:	4413      	add	r3, r2
 8001d84:	009b      	lsls	r3, r3, #2
 8001d86:	440b      	add	r3, r1
 8001d88:	3308      	adds	r3, #8
 8001d8a:	881b      	ldrh	r3, [r3, #0]
 8001d8c:	607b      	str	r3, [r7, #4]
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 8001d8e:	2301      	movs	r3, #1
 8001d90:	723b      	strb	r3, [r7, #8]
    GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8001d92:	2300      	movs	r3, #0
 8001d94:	72bb      	strb	r3, [r7, #10]
    GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 8001d96:	2301      	movs	r3, #1
 8001d98:	72fb      	strb	r3, [r7, #11]
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8001d9a:	2302      	movs	r3, #2
 8001d9c:	727b      	strb	r3, [r7, #9]
    GPIO_Init(LCD_2X16[lcd_pin].TLCD_PORT, &GPIO_InitStructure);
 8001d9e:	7bfa      	ldrb	r2, [r7, #15]
 8001da0:	4915      	ldr	r1, [pc, #84]	; (8001df8 <P_LCD_2x16_InitIO+0xa4>)
 8001da2:	4613      	mov	r3, r2
 8001da4:	009b      	lsls	r3, r3, #2
 8001da6:	4413      	add	r3, r2
 8001da8:	009b      	lsls	r3, r3, #2
 8001daa:	440b      	add	r3, r1
 8001dac:	3304      	adds	r3, #4
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	1d3a      	adds	r2, r7, #4
 8001db2:	4611      	mov	r1, r2
 8001db4:	4618      	mov	r0, r3
 8001db6:	f7ff f842 	bl	8000e3e <GPIO_Init>

    // Default Wert einstellen
    if(LCD_2X16[lcd_pin].TLCD_INIT==Bit_RESET) {
 8001dba:	7bfa      	ldrb	r2, [r7, #15]
 8001dbc:	490e      	ldr	r1, [pc, #56]	; (8001df8 <P_LCD_2x16_InitIO+0xa4>)
 8001dbe:	4613      	mov	r3, r2
 8001dc0:	009b      	lsls	r3, r3, #2
 8001dc2:	4413      	add	r3, r2
 8001dc4:	009b      	lsls	r3, r3, #2
 8001dc6:	440b      	add	r3, r1
 8001dc8:	3310      	adds	r3, #16
 8001dca:	781b      	ldrb	r3, [r3, #0]
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d104      	bne.n	8001dda <P_LCD_2x16_InitIO+0x86>
      P_LCD_2x16_PinLo(lcd_pin);
 8001dd0:	7bfb      	ldrb	r3, [r7, #15]
 8001dd2:	4618      	mov	r0, r3
 8001dd4:	f000 f812 	bl	8001dfc <P_LCD_2x16_PinLo>
 8001dd8:	e003      	b.n	8001de2 <P_LCD_2x16_InitIO+0x8e>
    }
    else {
      P_LCD_2x16_PinHi(lcd_pin);
 8001dda:	7bfb      	ldrb	r3, [r7, #15]
 8001ddc:	4618      	mov	r0, r3
 8001dde:	f000 f82d 	bl	8001e3c <P_LCD_2x16_PinHi>
  for(lcd_pin=0;lcd_pin<TLCD_ANZ;lcd_pin++) {
 8001de2:	7bfb      	ldrb	r3, [r7, #15]
 8001de4:	3301      	adds	r3, #1
 8001de6:	73fb      	strb	r3, [r7, #15]
 8001de8:	7bfb      	ldrb	r3, [r7, #15]
 8001dea:	2b05      	cmp	r3, #5
 8001dec:	d9b8      	bls.n	8001d60 <P_LCD_2x16_InitIO+0xc>
    }
  }  
}
 8001dee:	bf00      	nop
 8001df0:	3710      	adds	r7, #16
 8001df2:	46bd      	mov	sp, r7
 8001df4:	bd80      	pop	{r7, pc}
 8001df6:	bf00      	nop
 8001df8:	20000000 	.word	0x20000000

08001dfc <P_LCD_2x16_PinLo>:
//--------------------------------------------------------------
// interne Funktion
// Pin auf Lo setzen
//--------------------------------------------------------------
void P_LCD_2x16_PinLo(TLCD_NAME_t lcd_pin)
{
 8001dfc:	b480      	push	{r7}
 8001dfe:	b083      	sub	sp, #12
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	4603      	mov	r3, r0
 8001e04:	71fb      	strb	r3, [r7, #7]
  LCD_2X16[lcd_pin].TLCD_PORT->BSRRH = LCD_2X16[lcd_pin].TLCD_PIN;
 8001e06:	79fa      	ldrb	r2, [r7, #7]
 8001e08:	490b      	ldr	r1, [pc, #44]	; (8001e38 <P_LCD_2x16_PinLo+0x3c>)
 8001e0a:	4613      	mov	r3, r2
 8001e0c:	009b      	lsls	r3, r3, #2
 8001e0e:	4413      	add	r3, r2
 8001e10:	009b      	lsls	r3, r3, #2
 8001e12:	440b      	add	r3, r1
 8001e14:	3304      	adds	r3, #4
 8001e16:	6819      	ldr	r1, [r3, #0]
 8001e18:	79fa      	ldrb	r2, [r7, #7]
 8001e1a:	4807      	ldr	r0, [pc, #28]	; (8001e38 <P_LCD_2x16_PinLo+0x3c>)
 8001e1c:	4613      	mov	r3, r2
 8001e1e:	009b      	lsls	r3, r3, #2
 8001e20:	4413      	add	r3, r2
 8001e22:	009b      	lsls	r3, r3, #2
 8001e24:	4403      	add	r3, r0
 8001e26:	3308      	adds	r3, #8
 8001e28:	881b      	ldrh	r3, [r3, #0]
 8001e2a:	834b      	strh	r3, [r1, #26]
}
 8001e2c:	bf00      	nop
 8001e2e:	370c      	adds	r7, #12
 8001e30:	46bd      	mov	sp, r7
 8001e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e36:	4770      	bx	lr
 8001e38:	20000000 	.word	0x20000000

08001e3c <P_LCD_2x16_PinHi>:
//--------------------------------------------------------------
// interne Funktion
// Pin auf Hi setzen
//--------------------------------------------------------------
void P_LCD_2x16_PinHi(TLCD_NAME_t lcd_pin)
{
 8001e3c:	b480      	push	{r7}
 8001e3e:	b083      	sub	sp, #12
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	4603      	mov	r3, r0
 8001e44:	71fb      	strb	r3, [r7, #7]
  LCD_2X16[lcd_pin].TLCD_PORT->BSRRL = LCD_2X16[lcd_pin].TLCD_PIN;
 8001e46:	79fa      	ldrb	r2, [r7, #7]
 8001e48:	490b      	ldr	r1, [pc, #44]	; (8001e78 <P_LCD_2x16_PinHi+0x3c>)
 8001e4a:	4613      	mov	r3, r2
 8001e4c:	009b      	lsls	r3, r3, #2
 8001e4e:	4413      	add	r3, r2
 8001e50:	009b      	lsls	r3, r3, #2
 8001e52:	440b      	add	r3, r1
 8001e54:	3304      	adds	r3, #4
 8001e56:	6819      	ldr	r1, [r3, #0]
 8001e58:	79fa      	ldrb	r2, [r7, #7]
 8001e5a:	4807      	ldr	r0, [pc, #28]	; (8001e78 <P_LCD_2x16_PinHi+0x3c>)
 8001e5c:	4613      	mov	r3, r2
 8001e5e:	009b      	lsls	r3, r3, #2
 8001e60:	4413      	add	r3, r2
 8001e62:	009b      	lsls	r3, r3, #2
 8001e64:	4403      	add	r3, r0
 8001e66:	3308      	adds	r3, #8
 8001e68:	881b      	ldrh	r3, [r3, #0]
 8001e6a:	830b      	strh	r3, [r1, #24]
}
 8001e6c:	bf00      	nop
 8001e6e:	370c      	adds	r7, #12
 8001e70:	46bd      	mov	sp, r7
 8001e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e76:	4770      	bx	lr
 8001e78:	20000000 	.word	0x20000000

08001e7c <P_LCD_2x16_Clk>:
//--------------------------------------------------------------
// interne Funktion
// einen Clock Impuls ausgeben
//--------------------------------------------------------------
void P_LCD_2x16_Clk(void)
{
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	af00      	add	r7, sp, #0
  // Pin-E auf Hi
  P_LCD_2x16_PinHi(TLCD_E);
 8001e80:	2001      	movs	r0, #1
 8001e82:	f7ff ffdb 	bl	8001e3c <P_LCD_2x16_PinHi>
  // kleine Pause
  P_LCD_2x16_Delay(TLCD_CLK_PAUSE);
 8001e86:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001e8a:	f000 f940 	bl	800210e <P_LCD_2x16_Delay>
  // Pin-E auf Lo
  P_LCD_2x16_PinLo(TLCD_E);
 8001e8e:	2001      	movs	r0, #1
 8001e90:	f7ff ffb4 	bl	8001dfc <P_LCD_2x16_PinLo>
  // kleine Pause
  P_LCD_2x16_Delay(TLCD_CLK_PAUSE);  
 8001e94:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001e98:	f000 f939 	bl	800210e <P_LCD_2x16_Delay>
}
 8001e9c:	bf00      	nop
 8001e9e:	bd80      	pop	{r7, pc}

08001ea0 <P_LCD_2x16_InitSequenz>:
//--------------------------------------------------------------
// interne Funktion
// init Sequenz fr das Display
//--------------------------------------------------------------
void P_LCD_2x16_InitSequenz(void)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	af00      	add	r7, sp, #0
  // Init Sequenz
  P_LCD_2x16_PinHi(TLCD_D4);
 8001ea4:	2002      	movs	r0, #2
 8001ea6:	f7ff ffc9 	bl	8001e3c <P_LCD_2x16_PinHi>
  P_LCD_2x16_PinHi(TLCD_D5);
 8001eaa:	2003      	movs	r0, #3
 8001eac:	f7ff ffc6 	bl	8001e3c <P_LCD_2x16_PinHi>
  P_LCD_2x16_PinLo(TLCD_D6);
 8001eb0:	2004      	movs	r0, #4
 8001eb2:	f7ff ffa3 	bl	8001dfc <P_LCD_2x16_PinLo>
  P_LCD_2x16_PinLo(TLCD_D7);
 8001eb6:	2005      	movs	r0, #5
 8001eb8:	f7ff ffa0 	bl	8001dfc <P_LCD_2x16_PinLo>
  // Erster Init Impuls
  P_LCD_2x16_Clk();
 8001ebc:	f7ff ffde 	bl	8001e7c <P_LCD_2x16_Clk>
  P_LCD_2x16_Delay(TLCD_PAUSE);
 8001ec0:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001ec4:	f000 f923 	bl	800210e <P_LCD_2x16_Delay>
  // Zweiter Init Impuls
  P_LCD_2x16_Clk();
 8001ec8:	f7ff ffd8 	bl	8001e7c <P_LCD_2x16_Clk>
  P_LCD_2x16_Delay(TLCD_PAUSE);
 8001ecc:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001ed0:	f000 f91d 	bl	800210e <P_LCD_2x16_Delay>
  // Dritter Init Impuls
  P_LCD_2x16_Clk();
 8001ed4:	f7ff ffd2 	bl	8001e7c <P_LCD_2x16_Clk>
  P_LCD_2x16_Delay(TLCD_PAUSE);
 8001ed8:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001edc:	f000 f917 	bl	800210e <P_LCD_2x16_Delay>
  // LCD-Modus einstellen (4Bit-Mode)
  P_LCD_2x16_PinLo(TLCD_D4);
 8001ee0:	2002      	movs	r0, #2
 8001ee2:	f7ff ff8b 	bl	8001dfc <P_LCD_2x16_PinLo>
  P_LCD_2x16_PinHi(TLCD_D5);
 8001ee6:	2003      	movs	r0, #3
 8001ee8:	f7ff ffa8 	bl	8001e3c <P_LCD_2x16_PinHi>
  P_LCD_2x16_PinLo(TLCD_D6);
 8001eec:	2004      	movs	r0, #4
 8001eee:	f7ff ff85 	bl	8001dfc <P_LCD_2x16_PinLo>
  P_LCD_2x16_PinLo(TLCD_D7);
 8001ef2:	2005      	movs	r0, #5
 8001ef4:	f7ff ff82 	bl	8001dfc <P_LCD_2x16_PinLo>
  P_LCD_2x16_Clk();
 8001ef8:	f7ff ffc0 	bl	8001e7c <P_LCD_2x16_Clk>
  P_LCD_2x16_Delay(TLCD_PAUSE);
 8001efc:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001f00:	f000 f905 	bl	800210e <P_LCD_2x16_Delay>
}
 8001f04:	bf00      	nop
 8001f06:	bd80      	pop	{r7, pc}

08001f08 <P_LCD_2x16_Cmd>:
//--------------------------------------------------------------
// interne Funktion
// Kommando an das Display senden
//--------------------------------------------------------------
void P_LCD_2x16_Cmd(uint8_t wert)
{
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	b082      	sub	sp, #8
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	4603      	mov	r3, r0
 8001f10:	71fb      	strb	r3, [r7, #7]
  // RS=Lo (Command)
  P_LCD_2x16_PinLo(TLCD_RS);
 8001f12:	2000      	movs	r0, #0
 8001f14:	f7ff ff72 	bl	8001dfc <P_LCD_2x16_PinLo>
  // Hi-Nibble ausgeben         
  if((wert&0x80)!=0) P_LCD_2x16_PinHi(TLCD_D7); else P_LCD_2x16_PinLo(TLCD_D7);
 8001f18:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	da03      	bge.n	8001f28 <P_LCD_2x16_Cmd+0x20>
 8001f20:	2005      	movs	r0, #5
 8001f22:	f7ff ff8b 	bl	8001e3c <P_LCD_2x16_PinHi>
 8001f26:	e002      	b.n	8001f2e <P_LCD_2x16_Cmd+0x26>
 8001f28:	2005      	movs	r0, #5
 8001f2a:	f7ff ff67 	bl	8001dfc <P_LCD_2x16_PinLo>
  if((wert&0x40)!=0) P_LCD_2x16_PinHi(TLCD_D6); else P_LCD_2x16_PinLo(TLCD_D6);
 8001f2e:	79fb      	ldrb	r3, [r7, #7]
 8001f30:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d003      	beq.n	8001f40 <P_LCD_2x16_Cmd+0x38>
 8001f38:	2004      	movs	r0, #4
 8001f3a:	f7ff ff7f 	bl	8001e3c <P_LCD_2x16_PinHi>
 8001f3e:	e002      	b.n	8001f46 <P_LCD_2x16_Cmd+0x3e>
 8001f40:	2004      	movs	r0, #4
 8001f42:	f7ff ff5b 	bl	8001dfc <P_LCD_2x16_PinLo>
  if((wert&0x20)!=0) P_LCD_2x16_PinHi(TLCD_D5); else P_LCD_2x16_PinLo(TLCD_D5);
 8001f46:	79fb      	ldrb	r3, [r7, #7]
 8001f48:	f003 0320 	and.w	r3, r3, #32
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d003      	beq.n	8001f58 <P_LCD_2x16_Cmd+0x50>
 8001f50:	2003      	movs	r0, #3
 8001f52:	f7ff ff73 	bl	8001e3c <P_LCD_2x16_PinHi>
 8001f56:	e002      	b.n	8001f5e <P_LCD_2x16_Cmd+0x56>
 8001f58:	2003      	movs	r0, #3
 8001f5a:	f7ff ff4f 	bl	8001dfc <P_LCD_2x16_PinLo>
  if((wert&0x10)!=0) P_LCD_2x16_PinHi(TLCD_D4); else P_LCD_2x16_PinLo(TLCD_D4);
 8001f5e:	79fb      	ldrb	r3, [r7, #7]
 8001f60:	f003 0310 	and.w	r3, r3, #16
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d003      	beq.n	8001f70 <P_LCD_2x16_Cmd+0x68>
 8001f68:	2002      	movs	r0, #2
 8001f6a:	f7ff ff67 	bl	8001e3c <P_LCD_2x16_PinHi>
 8001f6e:	e002      	b.n	8001f76 <P_LCD_2x16_Cmd+0x6e>
 8001f70:	2002      	movs	r0, #2
 8001f72:	f7ff ff43 	bl	8001dfc <P_LCD_2x16_PinLo>
  P_LCD_2x16_Clk();
 8001f76:	f7ff ff81 	bl	8001e7c <P_LCD_2x16_Clk>
  // Lo-Nibble ausgeben         
  if((wert&0x08)!=0) P_LCD_2x16_PinHi(TLCD_D7); else P_LCD_2x16_PinLo(TLCD_D7);
 8001f7a:	79fb      	ldrb	r3, [r7, #7]
 8001f7c:	f003 0308 	and.w	r3, r3, #8
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d003      	beq.n	8001f8c <P_LCD_2x16_Cmd+0x84>
 8001f84:	2005      	movs	r0, #5
 8001f86:	f7ff ff59 	bl	8001e3c <P_LCD_2x16_PinHi>
 8001f8a:	e002      	b.n	8001f92 <P_LCD_2x16_Cmd+0x8a>
 8001f8c:	2005      	movs	r0, #5
 8001f8e:	f7ff ff35 	bl	8001dfc <P_LCD_2x16_PinLo>
  if((wert&0x04)!=0) P_LCD_2x16_PinHi(TLCD_D6); else P_LCD_2x16_PinLo(TLCD_D6);
 8001f92:	79fb      	ldrb	r3, [r7, #7]
 8001f94:	f003 0304 	and.w	r3, r3, #4
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d003      	beq.n	8001fa4 <P_LCD_2x16_Cmd+0x9c>
 8001f9c:	2004      	movs	r0, #4
 8001f9e:	f7ff ff4d 	bl	8001e3c <P_LCD_2x16_PinHi>
 8001fa2:	e002      	b.n	8001faa <P_LCD_2x16_Cmd+0xa2>
 8001fa4:	2004      	movs	r0, #4
 8001fa6:	f7ff ff29 	bl	8001dfc <P_LCD_2x16_PinLo>
  if((wert&0x02)!=0) P_LCD_2x16_PinHi(TLCD_D5); else P_LCD_2x16_PinLo(TLCD_D5);
 8001faa:	79fb      	ldrb	r3, [r7, #7]
 8001fac:	f003 0302 	and.w	r3, r3, #2
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d003      	beq.n	8001fbc <P_LCD_2x16_Cmd+0xb4>
 8001fb4:	2003      	movs	r0, #3
 8001fb6:	f7ff ff41 	bl	8001e3c <P_LCD_2x16_PinHi>
 8001fba:	e002      	b.n	8001fc2 <P_LCD_2x16_Cmd+0xba>
 8001fbc:	2003      	movs	r0, #3
 8001fbe:	f7ff ff1d 	bl	8001dfc <P_LCD_2x16_PinLo>
  if((wert&0x01)!=0) P_LCD_2x16_PinHi(TLCD_D4); else P_LCD_2x16_PinLo(TLCD_D4);
 8001fc2:	79fb      	ldrb	r3, [r7, #7]
 8001fc4:	f003 0301 	and.w	r3, r3, #1
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d003      	beq.n	8001fd4 <P_LCD_2x16_Cmd+0xcc>
 8001fcc:	2002      	movs	r0, #2
 8001fce:	f7ff ff35 	bl	8001e3c <P_LCD_2x16_PinHi>
 8001fd2:	e002      	b.n	8001fda <P_LCD_2x16_Cmd+0xd2>
 8001fd4:	2002      	movs	r0, #2
 8001fd6:	f7ff ff11 	bl	8001dfc <P_LCD_2x16_PinLo>
  P_LCD_2x16_Clk();  
 8001fda:	f7ff ff4f 	bl	8001e7c <P_LCD_2x16_Clk>
}
 8001fde:	bf00      	nop
 8001fe0:	3708      	adds	r7, #8
 8001fe2:	46bd      	mov	sp, r7
 8001fe4:	bd80      	pop	{r7, pc}

08001fe6 <P_LCD_2x16_Data>:
//--------------------------------------------------------------
// interne Funktion
// Daten an das Display senden
//--------------------------------------------------------------
void P_LCD_2x16_Data(uint8_t wert)
{
 8001fe6:	b580      	push	{r7, lr}
 8001fe8:	b082      	sub	sp, #8
 8001fea:	af00      	add	r7, sp, #0
 8001fec:	4603      	mov	r3, r0
 8001fee:	71fb      	strb	r3, [r7, #7]
  // RS=Hi (Data)
  P_LCD_2x16_PinHi(TLCD_RS);
 8001ff0:	2000      	movs	r0, #0
 8001ff2:	f7ff ff23 	bl	8001e3c <P_LCD_2x16_PinHi>
  // Hi-Nibble ausgeben          
  if((wert&0x80)!=0) P_LCD_2x16_PinHi(TLCD_D7); else P_LCD_2x16_PinLo(TLCD_D7);
 8001ff6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	da03      	bge.n	8002006 <P_LCD_2x16_Data+0x20>
 8001ffe:	2005      	movs	r0, #5
 8002000:	f7ff ff1c 	bl	8001e3c <P_LCD_2x16_PinHi>
 8002004:	e002      	b.n	800200c <P_LCD_2x16_Data+0x26>
 8002006:	2005      	movs	r0, #5
 8002008:	f7ff fef8 	bl	8001dfc <P_LCD_2x16_PinLo>
  if((wert&0x40)!=0) P_LCD_2x16_PinHi(TLCD_D6); else P_LCD_2x16_PinLo(TLCD_D6);
 800200c:	79fb      	ldrb	r3, [r7, #7]
 800200e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002012:	2b00      	cmp	r3, #0
 8002014:	d003      	beq.n	800201e <P_LCD_2x16_Data+0x38>
 8002016:	2004      	movs	r0, #4
 8002018:	f7ff ff10 	bl	8001e3c <P_LCD_2x16_PinHi>
 800201c:	e002      	b.n	8002024 <P_LCD_2x16_Data+0x3e>
 800201e:	2004      	movs	r0, #4
 8002020:	f7ff feec 	bl	8001dfc <P_LCD_2x16_PinLo>
  if((wert&0x20)!=0) P_LCD_2x16_PinHi(TLCD_D5); else P_LCD_2x16_PinLo(TLCD_D5);
 8002024:	79fb      	ldrb	r3, [r7, #7]
 8002026:	f003 0320 	and.w	r3, r3, #32
 800202a:	2b00      	cmp	r3, #0
 800202c:	d003      	beq.n	8002036 <P_LCD_2x16_Data+0x50>
 800202e:	2003      	movs	r0, #3
 8002030:	f7ff ff04 	bl	8001e3c <P_LCD_2x16_PinHi>
 8002034:	e002      	b.n	800203c <P_LCD_2x16_Data+0x56>
 8002036:	2003      	movs	r0, #3
 8002038:	f7ff fee0 	bl	8001dfc <P_LCD_2x16_PinLo>
  if((wert&0x10)!=0) P_LCD_2x16_PinHi(TLCD_D4); else P_LCD_2x16_PinLo(TLCD_D4);
 800203c:	79fb      	ldrb	r3, [r7, #7]
 800203e:	f003 0310 	and.w	r3, r3, #16
 8002042:	2b00      	cmp	r3, #0
 8002044:	d003      	beq.n	800204e <P_LCD_2x16_Data+0x68>
 8002046:	2002      	movs	r0, #2
 8002048:	f7ff fef8 	bl	8001e3c <P_LCD_2x16_PinHi>
 800204c:	e002      	b.n	8002054 <P_LCD_2x16_Data+0x6e>
 800204e:	2002      	movs	r0, #2
 8002050:	f7ff fed4 	bl	8001dfc <P_LCD_2x16_PinLo>
  P_LCD_2x16_Clk();
 8002054:	f7ff ff12 	bl	8001e7c <P_LCD_2x16_Clk>
  // Lo-Nibble ausgeben        
  if((wert&0x08)!=0) P_LCD_2x16_PinHi(TLCD_D7); else P_LCD_2x16_PinLo(TLCD_D7);
 8002058:	79fb      	ldrb	r3, [r7, #7]
 800205a:	f003 0308 	and.w	r3, r3, #8
 800205e:	2b00      	cmp	r3, #0
 8002060:	d003      	beq.n	800206a <P_LCD_2x16_Data+0x84>
 8002062:	2005      	movs	r0, #5
 8002064:	f7ff feea 	bl	8001e3c <P_LCD_2x16_PinHi>
 8002068:	e002      	b.n	8002070 <P_LCD_2x16_Data+0x8a>
 800206a:	2005      	movs	r0, #5
 800206c:	f7ff fec6 	bl	8001dfc <P_LCD_2x16_PinLo>
  if((wert&0x04)!=0) P_LCD_2x16_PinHi(TLCD_D6); else P_LCD_2x16_PinLo(TLCD_D6);
 8002070:	79fb      	ldrb	r3, [r7, #7]
 8002072:	f003 0304 	and.w	r3, r3, #4
 8002076:	2b00      	cmp	r3, #0
 8002078:	d003      	beq.n	8002082 <P_LCD_2x16_Data+0x9c>
 800207a:	2004      	movs	r0, #4
 800207c:	f7ff fede 	bl	8001e3c <P_LCD_2x16_PinHi>
 8002080:	e002      	b.n	8002088 <P_LCD_2x16_Data+0xa2>
 8002082:	2004      	movs	r0, #4
 8002084:	f7ff feba 	bl	8001dfc <P_LCD_2x16_PinLo>
  if((wert&0x02)!=0) P_LCD_2x16_PinHi(TLCD_D5); else P_LCD_2x16_PinLo(TLCD_D5);
 8002088:	79fb      	ldrb	r3, [r7, #7]
 800208a:	f003 0302 	and.w	r3, r3, #2
 800208e:	2b00      	cmp	r3, #0
 8002090:	d003      	beq.n	800209a <P_LCD_2x16_Data+0xb4>
 8002092:	2003      	movs	r0, #3
 8002094:	f7ff fed2 	bl	8001e3c <P_LCD_2x16_PinHi>
 8002098:	e002      	b.n	80020a0 <P_LCD_2x16_Data+0xba>
 800209a:	2003      	movs	r0, #3
 800209c:	f7ff feae 	bl	8001dfc <P_LCD_2x16_PinLo>
  if((wert&0x01)!=0) P_LCD_2x16_PinHi(TLCD_D4); else P_LCD_2x16_PinLo(TLCD_D4);
 80020a0:	79fb      	ldrb	r3, [r7, #7]
 80020a2:	f003 0301 	and.w	r3, r3, #1
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d003      	beq.n	80020b2 <P_LCD_2x16_Data+0xcc>
 80020aa:	2002      	movs	r0, #2
 80020ac:	f7ff fec6 	bl	8001e3c <P_LCD_2x16_PinHi>
 80020b0:	e002      	b.n	80020b8 <P_LCD_2x16_Data+0xd2>
 80020b2:	2002      	movs	r0, #2
 80020b4:	f7ff fea2 	bl	8001dfc <P_LCD_2x16_PinLo>
  P_LCD_2x16_Clk();  
 80020b8:	f7ff fee0 	bl	8001e7c <P_LCD_2x16_Clk>
}
 80020bc:	bf00      	nop
 80020be:	3708      	adds	r7, #8
 80020c0:	46bd      	mov	sp, r7
 80020c2:	bd80      	pop	{r7, pc}

080020c4 <P_LCD_2x16_Cursor>:
//--------------------------------------------------------------
// interne Funktion
// Cursor auf x,y stellen
//--------------------------------------------------------------
void P_LCD_2x16_Cursor(uint8_t x, uint8_t y)
{
 80020c4:	b580      	push	{r7, lr}
 80020c6:	b084      	sub	sp, #16
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	4603      	mov	r3, r0
 80020cc:	460a      	mov	r2, r1
 80020ce:	71fb      	strb	r3, [r7, #7]
 80020d0:	4613      	mov	r3, r2
 80020d2:	71bb      	strb	r3, [r7, #6]
  uint8_t wert;

  if(x>=TLCD_MAXX) x=0;
 80020d4:	79fb      	ldrb	r3, [r7, #7]
 80020d6:	2b0f      	cmp	r3, #15
 80020d8:	d901      	bls.n	80020de <P_LCD_2x16_Cursor+0x1a>
 80020da:	2300      	movs	r3, #0
 80020dc:	71fb      	strb	r3, [r7, #7]
  if(y>=TLCD_MAXY) y=0;
 80020de:	79bb      	ldrb	r3, [r7, #6]
 80020e0:	2b01      	cmp	r3, #1
 80020e2:	d901      	bls.n	80020e8 <P_LCD_2x16_Cursor+0x24>
 80020e4:	2300      	movs	r3, #0
 80020e6:	71bb      	strb	r3, [r7, #6]

  wert=(y<<6);
 80020e8:	79bb      	ldrb	r3, [r7, #6]
 80020ea:	019b      	lsls	r3, r3, #6
 80020ec:	73fb      	strb	r3, [r7, #15]
  wert|=x;
 80020ee:	7bfa      	ldrb	r2, [r7, #15]
 80020f0:	79fb      	ldrb	r3, [r7, #7]
 80020f2:	4313      	orrs	r3, r2
 80020f4:	73fb      	strb	r3, [r7, #15]
  wert|=0x80;
 80020f6:	7bfb      	ldrb	r3, [r7, #15]
 80020f8:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80020fc:	73fb      	strb	r3, [r7, #15]
  P_LCD_2x16_Cmd(wert);
 80020fe:	7bfb      	ldrb	r3, [r7, #15]
 8002100:	4618      	mov	r0, r3
 8002102:	f7ff ff01 	bl	8001f08 <P_LCD_2x16_Cmd>
}
 8002106:	bf00      	nop
 8002108:	3710      	adds	r7, #16
 800210a:	46bd      	mov	sp, r7
 800210c:	bd80      	pop	{r7, pc}

0800210e <P_LCD_2x16_Delay>:

//--------------------------------------------------------------
// kleine Pause (ohne Timer)
//--------------------------------------------------------------
void P_LCD_2x16_Delay(volatile uint32_t nCount)
{
 800210e:	b480      	push	{r7}
 8002110:	b083      	sub	sp, #12
 8002112:	af00      	add	r7, sp, #0
 8002114:	6078      	str	r0, [r7, #4]
  while(nCount--)
 8002116:	bf00      	nop
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	1e5a      	subs	r2, r3, #1
 800211c:	607a      	str	r2, [r7, #4]
 800211e:	2b00      	cmp	r3, #0
 8002120:	d1fa      	bne.n	8002118 <P_LCD_2x16_Delay+0xa>
  {
  }
}
 8002122:	bf00      	nop
 8002124:	370c      	adds	r7, #12
 8002126:	46bd      	mov	sp, r7
 8002128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800212c:	4770      	bx	lr

0800212e <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 800212e:	b480      	push	{r7}
 8002130:	af00      	add	r7, sp, #0
}
 8002132:	bf00      	nop
 8002134:	46bd      	mov	sp, r7
 8002136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800213a:	4770      	bx	lr

0800213c <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 800213c:	b480      	push	{r7}
 800213e:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 8002140:	e7fe      	b.n	8002140 <HardFault_Handler+0x4>

08002142 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8002142:	b480      	push	{r7}
 8002144:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 8002146:	e7fe      	b.n	8002146 <MemManage_Handler+0x4>

08002148 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8002148:	b480      	push	{r7}
 800214a:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 800214c:	e7fe      	b.n	800214c <BusFault_Handler+0x4>

0800214e <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 800214e:	b480      	push	{r7}
 8002150:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 8002152:	e7fe      	b.n	8002152 <UsageFault_Handler+0x4>

08002154 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 8002154:	b480      	push	{r7}
 8002156:	af00      	add	r7, sp, #0
}
 8002158:	bf00      	nop
 800215a:	46bd      	mov	sp, r7
 800215c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002160:	4770      	bx	lr

08002162 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8002162:	b480      	push	{r7}
 8002164:	af00      	add	r7, sp, #0
}
 8002166:	bf00      	nop
 8002168:	46bd      	mov	sp, r7
 800216a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800216e:	4770      	bx	lr

08002170 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8002170:	b480      	push	{r7}
 8002172:	af00      	add	r7, sp, #0
}
 8002174:	bf00      	nop
 8002176:	46bd      	mov	sp, r7
 8002178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800217c:	4770      	bx	lr

0800217e <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 800217e:	b580      	push	{r7, lr}
 8002180:	af00      	add	r7, sp, #0
	task_scheduler();
 8002182:	f7ff fbb9 	bl	80018f8 <task_scheduler>
}
 8002186:	bf00      	nop
 8002188:	bd80      	pop	{r7, pc}
	...

0800218c <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800218c:	b580      	push	{r7, lr}
 800218e:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8002190:	4a12      	ldr	r2, [pc, #72]	; (80021dc <SystemInit+0x50>)
 8002192:	4b12      	ldr	r3, [pc, #72]	; (80021dc <SystemInit+0x50>)
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	f043 0301 	orr.w	r3, r3, #1
 800219a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800219c:	4b0f      	ldr	r3, [pc, #60]	; (80021dc <SystemInit+0x50>)
 800219e:	2200      	movs	r2, #0
 80021a0:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80021a2:	4a0e      	ldr	r2, [pc, #56]	; (80021dc <SystemInit+0x50>)
 80021a4:	4b0d      	ldr	r3, [pc, #52]	; (80021dc <SystemInit+0x50>)
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80021ac:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80021b0:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80021b2:	4b0a      	ldr	r3, [pc, #40]	; (80021dc <SystemInit+0x50>)
 80021b4:	4a0a      	ldr	r2, [pc, #40]	; (80021e0 <SystemInit+0x54>)
 80021b6:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80021b8:	4a08      	ldr	r2, [pc, #32]	; (80021dc <SystemInit+0x50>)
 80021ba:	4b08      	ldr	r3, [pc, #32]	; (80021dc <SystemInit+0x50>)
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80021c2:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80021c4:	4b05      	ldr	r3, [pc, #20]	; (80021dc <SystemInit+0x50>)
 80021c6:	2200      	movs	r2, #0
 80021c8:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 80021ca:	f000 f80d 	bl	80021e8 <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80021ce:	4b05      	ldr	r3, [pc, #20]	; (80021e4 <SystemInit+0x58>)
 80021d0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80021d4:	609a      	str	r2, [r3, #8]
#endif
}
 80021d6:	bf00      	nop
 80021d8:	bd80      	pop	{r7, pc}
 80021da:	bf00      	nop
 80021dc:	40023800 	.word	0x40023800
 80021e0:	24003010 	.word	0x24003010
 80021e4:	e000ed00 	.word	0xe000ed00

080021e8 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 80021e8:	b480      	push	{r7}
 80021ea:	b083      	sub	sp, #12
 80021ec:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 80021ee:	2300      	movs	r3, #0
 80021f0:	607b      	str	r3, [r7, #4]
 80021f2:	2300      	movs	r3, #0
 80021f4:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 80021f6:	4a36      	ldr	r2, [pc, #216]	; (80022d0 <SetSysClock+0xe8>)
 80021f8:	4b35      	ldr	r3, [pc, #212]	; (80022d0 <SetSysClock+0xe8>)
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002200:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8002202:	4b33      	ldr	r3, [pc, #204]	; (80022d0 <SetSysClock+0xe8>)
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800220a:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	3301      	adds	r3, #1
 8002210:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8002212:	683b      	ldr	r3, [r7, #0]
 8002214:	2b00      	cmp	r3, #0
 8002216:	d103      	bne.n	8002220 <SetSysClock+0x38>
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 800221e:	d1f0      	bne.n	8002202 <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8002220:	4b2b      	ldr	r3, [pc, #172]	; (80022d0 <SetSysClock+0xe8>)
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002228:	2b00      	cmp	r3, #0
 800222a:	d002      	beq.n	8002232 <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 800222c:	2301      	movs	r3, #1
 800222e:	603b      	str	r3, [r7, #0]
 8002230:	e001      	b.n	8002236 <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8002232:	2300      	movs	r3, #0
 8002234:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 8002236:	683b      	ldr	r3, [r7, #0]
 8002238:	2b01      	cmp	r3, #1
 800223a:	d142      	bne.n	80022c2 <SetSysClock+0xda>
  {
    /* Enable high performance mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 800223c:	4a24      	ldr	r2, [pc, #144]	; (80022d0 <SetSysClock+0xe8>)
 800223e:	4b24      	ldr	r3, [pc, #144]	; (80022d0 <SetSysClock+0xe8>)
 8002240:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002242:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002246:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_PMODE;  
 8002248:	4a22      	ldr	r2, [pc, #136]	; (80022d4 <SetSysClock+0xec>)
 800224a:	4b22      	ldr	r3, [pc, #136]	; (80022d4 <SetSysClock+0xec>)
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002252:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 8002254:	4a1e      	ldr	r2, [pc, #120]	; (80022d0 <SetSysClock+0xe8>)
 8002256:	4b1e      	ldr	r3, [pc, #120]	; (80022d0 <SetSysClock+0xe8>)
 8002258:	689b      	ldr	r3, [r3, #8]
 800225a:	6093      	str	r3, [r2, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 800225c:	4a1c      	ldr	r2, [pc, #112]	; (80022d0 <SetSysClock+0xe8>)
 800225e:	4b1c      	ldr	r3, [pc, #112]	; (80022d0 <SetSysClock+0xe8>)
 8002260:	689b      	ldr	r3, [r3, #8]
 8002262:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002266:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 8002268:	4a19      	ldr	r2, [pc, #100]	; (80022d0 <SetSysClock+0xe8>)
 800226a:	4b19      	ldr	r3, [pc, #100]	; (80022d0 <SetSysClock+0xe8>)
 800226c:	689b      	ldr	r3, [r3, #8]
 800226e:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 8002272:	6093      	str	r3, [r2, #8]

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 8002274:	4b16      	ldr	r3, [pc, #88]	; (80022d0 <SetSysClock+0xe8>)
 8002276:	4a18      	ldr	r2, [pc, #96]	; (80022d8 <SetSysClock+0xf0>)
 8002278:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 800227a:	4a15      	ldr	r2, [pc, #84]	; (80022d0 <SetSysClock+0xe8>)
 800227c:	4b14      	ldr	r3, [pc, #80]	; (80022d0 <SetSysClock+0xe8>)
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002284:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8002286:	bf00      	nop
 8002288:	4b11      	ldr	r3, [pc, #68]	; (80022d0 <SetSysClock+0xe8>)
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002290:	2b00      	cmp	r3, #0
 8002292:	d0f9      	beq.n	8002288 <SetSysClock+0xa0>
    {
    }
   
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 8002294:	4b11      	ldr	r3, [pc, #68]	; (80022dc <SetSysClock+0xf4>)
 8002296:	f240 6205 	movw	r2, #1541	; 0x605
 800229a:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 800229c:	4a0c      	ldr	r2, [pc, #48]	; (80022d0 <SetSysClock+0xe8>)
 800229e:	4b0c      	ldr	r3, [pc, #48]	; (80022d0 <SetSysClock+0xe8>)
 80022a0:	689b      	ldr	r3, [r3, #8]
 80022a2:	f023 0303 	bic.w	r3, r3, #3
 80022a6:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 80022a8:	4a09      	ldr	r2, [pc, #36]	; (80022d0 <SetSysClock+0xe8>)
 80022aa:	4b09      	ldr	r3, [pc, #36]	; (80022d0 <SetSysClock+0xe8>)
 80022ac:	689b      	ldr	r3, [r3, #8]
 80022ae:	f043 0302 	orr.w	r3, r3, #2
 80022b2:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 80022b4:	bf00      	nop
 80022b6:	4b06      	ldr	r3, [pc, #24]	; (80022d0 <SetSysClock+0xe8>)
 80022b8:	689b      	ldr	r3, [r3, #8]
 80022ba:	f003 030c 	and.w	r3, r3, #12
 80022be:	2b08      	cmp	r3, #8
 80022c0:	d1f9      	bne.n	80022b6 <SetSysClock+0xce>
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }

}
 80022c2:	bf00      	nop
 80022c4:	370c      	adds	r7, #12
 80022c6:	46bd      	mov	sp, r7
 80022c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022cc:	4770      	bx	lr
 80022ce:	bf00      	nop
 80022d0:	40023800 	.word	0x40023800
 80022d4:	40007000 	.word	0x40007000
 80022d8:	07405408 	.word	0x07405408
 80022dc:	40023c00 	.word	0x40023c00

080022e0 <ts_itoa>:
**  Abstract: Convert integer to ascii
**  Returns:  void
**---------------------------------------------------------------------------
*/
void ts_itoa(char **buf, unsigned int d, int base)
{
 80022e0:	b480      	push	{r7}
 80022e2:	b087      	sub	sp, #28
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	60f8      	str	r0, [r7, #12]
 80022e8:	60b9      	str	r1, [r7, #8]
 80022ea:	607a      	str	r2, [r7, #4]
	int div = 1;
 80022ec:	2301      	movs	r3, #1
 80022ee:	617b      	str	r3, [r7, #20]
	while (d/div >= base)
 80022f0:	e004      	b.n	80022fc <ts_itoa+0x1c>
		div *= base;
 80022f2:	697b      	ldr	r3, [r7, #20]
 80022f4:	687a      	ldr	r2, [r7, #4]
 80022f6:	fb02 f303 	mul.w	r3, r2, r3
 80022fa:	617b      	str	r3, [r7, #20]
	while (d/div >= base)
 80022fc:	697b      	ldr	r3, [r7, #20]
 80022fe:	68ba      	ldr	r2, [r7, #8]
 8002300:	fbb2 f2f3 	udiv	r2, r2, r3
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	429a      	cmp	r2, r3
 8002308:	d2f3      	bcs.n	80022f2 <ts_itoa+0x12>

	while (div != 0)
 800230a:	e029      	b.n	8002360 <ts_itoa+0x80>
	{
		int num = d/div;
 800230c:	697b      	ldr	r3, [r7, #20]
 800230e:	68ba      	ldr	r2, [r7, #8]
 8002310:	fbb2 f3f3 	udiv	r3, r2, r3
 8002314:	613b      	str	r3, [r7, #16]
		d = d%div;
 8002316:	697a      	ldr	r2, [r7, #20]
 8002318:	68bb      	ldr	r3, [r7, #8]
 800231a:	fbb3 f1f2 	udiv	r1, r3, r2
 800231e:	fb02 f201 	mul.w	r2, r2, r1
 8002322:	1a9b      	subs	r3, r3, r2
 8002324:	60bb      	str	r3, [r7, #8]
		div /= base;
 8002326:	697a      	ldr	r2, [r7, #20]
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	fb92 f3f3 	sdiv	r3, r2, r3
 800232e:	617b      	str	r3, [r7, #20]
		if (num > 9)
 8002330:	693b      	ldr	r3, [r7, #16]
 8002332:	2b09      	cmp	r3, #9
 8002334:	dd0a      	ble.n	800234c <ts_itoa+0x6c>
			*((*buf)++) = (num-10) + 'A';
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	1c59      	adds	r1, r3, #1
 800233c:	68fa      	ldr	r2, [r7, #12]
 800233e:	6011      	str	r1, [r2, #0]
 8002340:	693a      	ldr	r2, [r7, #16]
 8002342:	b2d2      	uxtb	r2, r2
 8002344:	3237      	adds	r2, #55	; 0x37
 8002346:	b2d2      	uxtb	r2, r2
 8002348:	701a      	strb	r2, [r3, #0]
 800234a:	e009      	b.n	8002360 <ts_itoa+0x80>
		else
			*((*buf)++) = num + '0';
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	1c59      	adds	r1, r3, #1
 8002352:	68fa      	ldr	r2, [r7, #12]
 8002354:	6011      	str	r1, [r2, #0]
 8002356:	693a      	ldr	r2, [r7, #16]
 8002358:	b2d2      	uxtb	r2, r2
 800235a:	3230      	adds	r2, #48	; 0x30
 800235c:	b2d2      	uxtb	r2, r2
 800235e:	701a      	strb	r2, [r3, #0]
	while (div != 0)
 8002360:	697b      	ldr	r3, [r7, #20]
 8002362:	2b00      	cmp	r3, #0
 8002364:	d1d2      	bne.n	800230c <ts_itoa+0x2c>
	}
}
 8002366:	bf00      	nop
 8002368:	371c      	adds	r7, #28
 800236a:	46bd      	mov	sp, r7
 800236c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002370:	4770      	bx	lr

08002372 <ts_formatstring>:
**  Abstract: Writes arguments va to buffer buf according to format fmt
**  Returns:  Length of string
**---------------------------------------------------------------------------
*/
int ts_formatstring(char *buf, const char *fmt, va_list va)
{
 8002372:	b580      	push	{r7, lr}
 8002374:	b088      	sub	sp, #32
 8002376:	af00      	add	r7, sp, #0
 8002378:	60f8      	str	r0, [r7, #12]
 800237a:	60b9      	str	r1, [r7, #8]
 800237c:	607a      	str	r2, [r7, #4]
	char *start_buf = buf;
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	617b      	str	r3, [r7, #20]
	while(*fmt)
 8002382:	e07d      	b.n	8002480 <ts_formatstring+0x10e>
	{
		/* Character needs formating? */
		if (*fmt == '%')
 8002384:	68bb      	ldr	r3, [r7, #8]
 8002386:	781b      	ldrb	r3, [r3, #0]
 8002388:	2b25      	cmp	r3, #37	; 0x25
 800238a:	d171      	bne.n	8002470 <ts_formatstring+0xfe>
		{
			switch (*(++fmt))
 800238c:	68bb      	ldr	r3, [r7, #8]
 800238e:	3301      	adds	r3, #1
 8002390:	60bb      	str	r3, [r7, #8]
 8002392:	68bb      	ldr	r3, [r7, #8]
 8002394:	781b      	ldrb	r3, [r3, #0]
 8002396:	2b64      	cmp	r3, #100	; 0x64
 8002398:	d01e      	beq.n	80023d8 <ts_formatstring+0x66>
 800239a:	2b64      	cmp	r3, #100	; 0x64
 800239c:	dc06      	bgt.n	80023ac <ts_formatstring+0x3a>
 800239e:	2b58      	cmp	r3, #88	; 0x58
 80023a0:	d050      	beq.n	8002444 <ts_formatstring+0xd2>
 80023a2:	2b63      	cmp	r3, #99	; 0x63
 80023a4:	d00e      	beq.n	80023c4 <ts_formatstring+0x52>
 80023a6:	2b25      	cmp	r3, #37	; 0x25
 80023a8:	d058      	beq.n	800245c <ts_formatstring+0xea>
 80023aa:	e05d      	b.n	8002468 <ts_formatstring+0xf6>
 80023ac:	2b73      	cmp	r3, #115	; 0x73
 80023ae:	d02b      	beq.n	8002408 <ts_formatstring+0x96>
 80023b0:	2b73      	cmp	r3, #115	; 0x73
 80023b2:	dc02      	bgt.n	80023ba <ts_formatstring+0x48>
 80023b4:	2b69      	cmp	r3, #105	; 0x69
 80023b6:	d00f      	beq.n	80023d8 <ts_formatstring+0x66>
 80023b8:	e056      	b.n	8002468 <ts_formatstring+0xf6>
 80023ba:	2b75      	cmp	r3, #117	; 0x75
 80023bc:	d037      	beq.n	800242e <ts_formatstring+0xbc>
 80023be:	2b78      	cmp	r3, #120	; 0x78
 80023c0:	d040      	beq.n	8002444 <ts_formatstring+0xd2>
 80023c2:	e051      	b.n	8002468 <ts_formatstring+0xf6>
			{
			  case 'c':
				*buf++ = va_arg(va, int);
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	1c5a      	adds	r2, r3, #1
 80023c8:	60fa      	str	r2, [r7, #12]
 80023ca:	687a      	ldr	r2, [r7, #4]
 80023cc:	1d11      	adds	r1, r2, #4
 80023ce:	6079      	str	r1, [r7, #4]
 80023d0:	6812      	ldr	r2, [r2, #0]
 80023d2:	b2d2      	uxtb	r2, r2
 80023d4:	701a      	strb	r2, [r3, #0]
				break;
 80023d6:	e047      	b.n	8002468 <ts_formatstring+0xf6>
			  case 'd':
			  case 'i':
				{
					signed int val = va_arg(va, signed int);
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	1d1a      	adds	r2, r3, #4
 80023dc:	607a      	str	r2, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	61fb      	str	r3, [r7, #28]
					if (val < 0)
 80023e2:	69fb      	ldr	r3, [r7, #28]
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	da07      	bge.n	80023f8 <ts_formatstring+0x86>
					{
						val *= -1;
 80023e8:	69fb      	ldr	r3, [r7, #28]
 80023ea:	425b      	negs	r3, r3
 80023ec:	61fb      	str	r3, [r7, #28]
						*buf++ = '-';
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	1c5a      	adds	r2, r3, #1
 80023f2:	60fa      	str	r2, [r7, #12]
 80023f4:	222d      	movs	r2, #45	; 0x2d
 80023f6:	701a      	strb	r2, [r3, #0]
					}
					ts_itoa(&buf, val, 10);
 80023f8:	69f9      	ldr	r1, [r7, #28]
 80023fa:	f107 030c 	add.w	r3, r7, #12
 80023fe:	220a      	movs	r2, #10
 8002400:	4618      	mov	r0, r3
 8002402:	f7ff ff6d 	bl	80022e0 <ts_itoa>
				}
				break;
 8002406:	e02f      	b.n	8002468 <ts_formatstring+0xf6>
			  case 's':
				{
					char * arg = va_arg(va, char *);
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	1d1a      	adds	r2, r3, #4
 800240c:	607a      	str	r2, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	61bb      	str	r3, [r7, #24]
					while (*arg)
 8002412:	e007      	b.n	8002424 <ts_formatstring+0xb2>
					{
						*buf++ = *arg++;
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	1c5a      	adds	r2, r3, #1
 8002418:	60fa      	str	r2, [r7, #12]
 800241a:	69ba      	ldr	r2, [r7, #24]
 800241c:	1c51      	adds	r1, r2, #1
 800241e:	61b9      	str	r1, [r7, #24]
 8002420:	7812      	ldrb	r2, [r2, #0]
 8002422:	701a      	strb	r2, [r3, #0]
					while (*arg)
 8002424:	69bb      	ldr	r3, [r7, #24]
 8002426:	781b      	ldrb	r3, [r3, #0]
 8002428:	2b00      	cmp	r3, #0
 800242a:	d1f3      	bne.n	8002414 <ts_formatstring+0xa2>
					}
				}
				break;
 800242c:	e01c      	b.n	8002468 <ts_formatstring+0xf6>
			  case 'u':
					ts_itoa(&buf, va_arg(va, unsigned int), 10);
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	1d1a      	adds	r2, r3, #4
 8002432:	607a      	str	r2, [r7, #4]
 8002434:	6819      	ldr	r1, [r3, #0]
 8002436:	f107 030c 	add.w	r3, r7, #12
 800243a:	220a      	movs	r2, #10
 800243c:	4618      	mov	r0, r3
 800243e:	f7ff ff4f 	bl	80022e0 <ts_itoa>
				break;
 8002442:	e011      	b.n	8002468 <ts_formatstring+0xf6>
			  case 'x':
			  case 'X':
					ts_itoa(&buf, va_arg(va, int), 16);
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	1d1a      	adds	r2, r3, #4
 8002448:	607a      	str	r2, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	4619      	mov	r1, r3
 800244e:	f107 030c 	add.w	r3, r7, #12
 8002452:	2210      	movs	r2, #16
 8002454:	4618      	mov	r0, r3
 8002456:	f7ff ff43 	bl	80022e0 <ts_itoa>
				break;
 800245a:	e005      	b.n	8002468 <ts_formatstring+0xf6>
			  case '%':
				  *buf++ = '%';
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	1c5a      	adds	r2, r3, #1
 8002460:	60fa      	str	r2, [r7, #12]
 8002462:	2225      	movs	r2, #37	; 0x25
 8002464:	701a      	strb	r2, [r3, #0]
				  break;
 8002466:	bf00      	nop
			}
			fmt++;
 8002468:	68bb      	ldr	r3, [r7, #8]
 800246a:	3301      	adds	r3, #1
 800246c:	60bb      	str	r3, [r7, #8]
 800246e:	e007      	b.n	8002480 <ts_formatstring+0x10e>
		}
		/* Else just copy */
		else
		{
			*buf++ = *fmt++;
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	1c5a      	adds	r2, r3, #1
 8002474:	60fa      	str	r2, [r7, #12]
 8002476:	68ba      	ldr	r2, [r7, #8]
 8002478:	1c51      	adds	r1, r2, #1
 800247a:	60b9      	str	r1, [r7, #8]
 800247c:	7812      	ldrb	r2, [r2, #0]
 800247e:	701a      	strb	r2, [r3, #0]
	while(*fmt)
 8002480:	68bb      	ldr	r3, [r7, #8]
 8002482:	781b      	ldrb	r3, [r3, #0]
 8002484:	2b00      	cmp	r3, #0
 8002486:	f47f af7d 	bne.w	8002384 <ts_formatstring+0x12>
		}
	}
	*buf = 0;
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	2200      	movs	r2, #0
 800248e:	701a      	strb	r2, [r3, #0]

	return (int)(buf - start_buf);
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	461a      	mov	r2, r3
 8002494:	697b      	ldr	r3, [r7, #20]
 8002496:	1ad3      	subs	r3, r2, r3
}
 8002498:	4618      	mov	r0, r3
 800249a:	3720      	adds	r7, #32
 800249c:	46bd      	mov	sp, r7
 800249e:	bd80      	pop	{r7, pc}

080024a0 <siprintf>:
**            given character string according to the format parameter.
**  Returns:  Number of bytes written
**===========================================================================
*/
int siprintf(char *buf, const char *fmt, ...)
{
 80024a0:	b40e      	push	{r1, r2, r3}
 80024a2:	b580      	push	{r7, lr}
 80024a4:	b085      	sub	sp, #20
 80024a6:	af00      	add	r7, sp, #0
 80024a8:	6078      	str	r0, [r7, #4]
	int length;
	va_list va;
	va_start(va, fmt);
 80024aa:	f107 0320 	add.w	r3, r7, #32
 80024ae:	60bb      	str	r3, [r7, #8]
	length = ts_formatstring(buf, fmt, va);
 80024b0:	68ba      	ldr	r2, [r7, #8]
 80024b2:	69f9      	ldr	r1, [r7, #28]
 80024b4:	6878      	ldr	r0, [r7, #4]
 80024b6:	f7ff ff5c 	bl	8002372 <ts_formatstring>
 80024ba:	60f8      	str	r0, [r7, #12]
	va_end(va);
	return length;
 80024bc:	68fb      	ldr	r3, [r7, #12]
}
 80024be:	4618      	mov	r0, r3
 80024c0:	3714      	adds	r7, #20
 80024c2:	46bd      	mov	sp, r7
 80024c4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80024c8:	b003      	add	sp, #12
 80024ca:	4770      	bx	lr

080024cc <__libc_init_array>:
 80024cc:	b570      	push	{r4, r5, r6, lr}
 80024ce:	4e0d      	ldr	r6, [pc, #52]	; (8002504 <__libc_init_array+0x38>)
 80024d0:	4c0d      	ldr	r4, [pc, #52]	; (8002508 <__libc_init_array+0x3c>)
 80024d2:	1ba4      	subs	r4, r4, r6
 80024d4:	10a4      	asrs	r4, r4, #2
 80024d6:	2500      	movs	r5, #0
 80024d8:	42a5      	cmp	r5, r4
 80024da:	d109      	bne.n	80024f0 <__libc_init_array+0x24>
 80024dc:	4e0b      	ldr	r6, [pc, #44]	; (800250c <__libc_init_array+0x40>)
 80024de:	4c0c      	ldr	r4, [pc, #48]	; (8002510 <__libc_init_array+0x44>)
 80024e0:	f000 f820 	bl	8002524 <_init>
 80024e4:	1ba4      	subs	r4, r4, r6
 80024e6:	10a4      	asrs	r4, r4, #2
 80024e8:	2500      	movs	r5, #0
 80024ea:	42a5      	cmp	r5, r4
 80024ec:	d105      	bne.n	80024fa <__libc_init_array+0x2e>
 80024ee:	bd70      	pop	{r4, r5, r6, pc}
 80024f0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80024f4:	4798      	blx	r3
 80024f6:	3501      	adds	r5, #1
 80024f8:	e7ee      	b.n	80024d8 <__libc_init_array+0xc>
 80024fa:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80024fe:	4798      	blx	r3
 8002500:	3501      	adds	r5, #1
 8002502:	e7f2      	b.n	80024ea <__libc_init_array+0x1e>
 8002504:	080025e8 	.word	0x080025e8
 8002508:	080025e8 	.word	0x080025e8
 800250c:	080025e8 	.word	0x080025e8
 8002510:	080025ec 	.word	0x080025ec

08002514 <strcpy>:
 8002514:	4603      	mov	r3, r0
 8002516:	f811 2b01 	ldrb.w	r2, [r1], #1
 800251a:	f803 2b01 	strb.w	r2, [r3], #1
 800251e:	2a00      	cmp	r2, #0
 8002520:	d1f9      	bne.n	8002516 <strcpy+0x2>
 8002522:	4770      	bx	lr

08002524 <_init>:
 8002524:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002526:	bf00      	nop
 8002528:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800252a:	bc08      	pop	{r3}
 800252c:	469e      	mov	lr, r3
 800252e:	4770      	bx	lr

08002530 <_fini>:
 8002530:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002532:	bf00      	nop
 8002534:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002536:	bc08      	pop	{r3}
 8002538:	469e      	mov	lr, r3
 800253a:	4770      	bx	lr
