// Seed: 1676410407
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  assign module_1._id_4 = 0;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic id_8 = id_7;
  wand  id_9 = -1;
endmodule
module module_1 #(
    parameter id_13 = 32'd36,
    parameter id_3  = 32'd53,
    parameter id_4  = 32'd60
) (
    input tri1 id_0,
    output tri1 id_1,
    input tri id_2,
    input uwire _id_3,
    input tri _id_4,
    input supply1 id_5,
    input wire id_6,
    input supply1 id_7,
    output tri0 id_8,
    output uwire id_9,
    input uwire id_10,
    output tri1 id_11,
    input uwire id_12,
    input wor _id_13,
    output logic id_14,
    output supply0 id_15,
    output wand id_16,
    input uwire id_17,
    input wand id_18
);
  assign id_15 = id_2;
  assign id_9  = id_4;
  assign id_9  = id_3;
  assign id_9  = {id_10, 1, -1, id_18};
  wire [1 'd0 : (  (  1  )  -  id_4  )] id_20 = id_20;
  wire id_21 = id_21, id_22 = id_18;
  logic [7:0] id_23;
  module_0 modCall_1 (
      id_21,
      id_21,
      id_21,
      id_20,
      id_22,
      id_21,
      id_22
  );
  always id_14 <= id_17;
  localparam id_24 = 1;
  always id_23[id_13 : id_3] <= -1 - 1;
endmodule
