<h1 align="center">Hi ğŸ‘‹, I'm Nishit</h1>
<h3 align="center">A passionate VLSI Design & Electronics Enthusiast</h3>

---

### ğŸ”­ Currently Working On
- RTL-to-GDSII Physical Design Flow  
- Digital Design using Verilog HDL  
- FPGA Implementation and RTL Simulation  
- Signal Processing 

---

### ğŸ¤ Looking for Help With
- UVM-based Verification Methodologies  
- Timing Closure & STA in Backend Design  
- Low-Power Techniques and Synthesis  

---

### ğŸŒ± Currently Learning
- ğŸ› ï¸ Physical Design using Synopsys Tools  
- ğŸ“ CMOS VLSI Design with Cadence Virtuoso  
- ğŸ’¡ Static Timing Analysis (STA) & Timing Closure
- ğŸ“˜ SystemVerilog for Functional Verification (UVM, Assertions)  


---

### ğŸ“« Reach Me At
- ğŸ“§ Email: nishit3134@gmail.com  
- ğŸ’¼ [LinkedIn](https://www.linkedin.com/in/nishit-darji-77030a228/)  
