<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>MyGPIO</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">6</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>GPIO</spirit:name>
      <spirit:description>GPIO Pins</spirit:description>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="gpio" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="gpio_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TRI_O</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>GPIO_O</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TRI_T</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>GPIO_T</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TRI_I</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>GPIO_I</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>MyGPIO_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>3fc13da8</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>VHDL Simulation</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>MyGPIO_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>3fc13da8</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>d4ccb751</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>a44c8122</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>GPIO_I</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_GPIO_WIDTH&apos;)) - 1)">11</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>GPIO_O</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_GPIO_WIDTH&apos;)) - 1)">11</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>GPIO_T</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_GPIO_WIDTH&apos;)) - 1)">11</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">5</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_GPIO_WIDTH</spirit:name>
        <spirit:displayName>C Gpio Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_GPIO_WIDTH">12</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/MyGPIO_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/MyGPIO_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_e73e93e9</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/MyGPIO_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/MyGPIO_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/MyGPIO_v1_0/data/MyGPIO.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/MyGPIO_v1_0/data/MyGPIO.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/MyGPIO_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/MyGPIO_v1_0/src/MyGPIO.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/MyGPIO_v1_0/src/MyGPIO.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/MyGPIO_v1_0/src/MyGPIO_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/MyGPIO_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_a44c8122</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>Flexible GPIO</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">5</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">MyGPIO_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_GPIO_WIDTH</spirit:name>
      <spirit:displayName>C_GPIO_WIDTH</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_GPIO_WIDTH" spirit:minimum="1" spirit:maximum="32" spirit:rangeType="long">12</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>MyGPIO_v1.0</xilinx:displayName>
      <xilinx:coreRevision>7</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2021-03-30T03:23:40Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9ee52c4_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/MyGPIO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@772866e2_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/MyGPIO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fe36706_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/MyGPIO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16a09699_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/MyGPIO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c4379e2_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/MyGPIO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a51a142_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/MyGPIO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c46bd78_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/MyGPIO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f37dc47_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/MyGPIO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@347a087b_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/MyGPIO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@514a5665_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/MyGPIO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b279636_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/MyGPIO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a9bc4b4_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/MyGPIO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62c11f82_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/MyGPIO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36b007a4_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/MyGPIO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a35d513_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/MyGPIO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e768294_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/MyGPIO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ad337cc_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/MyGPIO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b1efe8e_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/MyGPIO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b192cf3_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/MyGPIO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@549d78c9_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/MyGPIO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@229c56ac_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/MyGPIO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55deb480_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/MyGPIO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@417afa7f_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/MyGPIO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48b9c60e_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/MyGPIO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54fa36f1_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/MyGPIO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ffe9943_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/MyGPIO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4aafe62e_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/MyGPIO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28335f69_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/MyGPIO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17e3eb47_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/MyGPIO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2624771e_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/MyGPIO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b317cbf_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/MyGPIO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@651deaeb_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/MyGPIO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b1f0437_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/MyGPIO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a09ba8c_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/MyGPIO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51a01b15_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/MyGPIO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@efee7ef_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/MyGPIO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ffe0c3_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/MyGPIO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7115c6c0_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/MyGPIO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d5dc4d9_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/MyGPIO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e67fa90_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/MyGPIO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72bdf522_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/MyGPIO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a350bfa_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/MyGPIO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76b5e408_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/MyGPIO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@522dcd80_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/MyGPIO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38e06269_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/MyGPIO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fc0de7_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/MyGPIO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24539cd9_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/MyGPIO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7025964a_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/MyGPIO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bd7275_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/MyGPIO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1df8919c_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/MyGPIO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65a634b1_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/MyGPIO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a69bc8d_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/MyGPIO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b7286aa_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/MyGPIO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d403839_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/MyGPIO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56d046d2_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/MyGPIO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31353de0_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/MyGPIO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@301b1993_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/MyGPIO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f09a830_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/MyGPIO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1744b7e6_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/MyGPIO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2082d1f0_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/MyGPIO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@430e40b4_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/MyGPIO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76fc73d6_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/MyGPIO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@232d79fa_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/MyGPIO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d2befb3_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/MyGPIO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25bff229_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/MyGPIO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@145a1507_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/MyGPIO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a9bc422_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/MyGPIO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46a83c5e_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/MyGPIO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@263712ee_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/MyGPIO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f0878aa_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/MyGPIO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68c9a499_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/MyGPIO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6067e605_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/MyGPIO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f3b1123_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/MyGPIO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1be6c2bb_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/MyGPIO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65fa2ccf_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/MyGPIO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@174a8fa6_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/MyGPIO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58a6c9d8_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/MyGPIO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2acc3128_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/MyGPIO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67061d0_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/MyGPIO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@410c0161_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/MyGPIO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72d3c8bb_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/MyGPIO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11e9c974_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/MyGPIO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29430208_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/MyGPIO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11645c1e_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/MyGPIO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@87fbb6f_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/MyGPIO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58809ae4_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/MyGPIO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bfe3df5_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/MyGPIO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d844dcf_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/MyGPIO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c56269e_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/MyGPIO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bfd618e_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/MyGPIO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@369080c2_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/MyGPIO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c59a65e_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/MyGPIO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46775721_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/MyGPIO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24537c47_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/MyGPIO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@720f56d2_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/MyGPIO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a5da06e_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/MyGPIO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fc1846e_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/MyGPIO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@732ed658_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/MyGPIO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38d7661c_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/MyGPIO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@405d87df_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/MyGPIO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53bdaf_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/MyGPIO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@606aeb2b_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/MyGPIO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c23bccc_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/MyGPIO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b3e400d_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/MyGPIO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2238f4f0_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/MyGPIO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21c62e8d_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/MyGPIO_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="815e9a5b"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="8ba72f94"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="d1b79ece"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="5629345b"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="a47ea25b"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
