#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Nov 22 23:56:26 2018
# Process ID: 17288
# Current directory: E:/Documents/xilinx/alarm_clock
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20692 E:\Documents\xilinx\alarm_clock\alarm_clock.xpr
# Log file: E:/Documents/xilinx/alarm_clock/vivado.log
# Journal file: E:/Documents/xilinx/alarm_clock\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Documents/xilinx/alarm_clock/alarm_clock.xpr
INFO: [Project 1-313] Project file moved from 'E:/Documents/xilinx/fpga_alarm_clock/alarm_clock' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 821.813 ; gain = 115.262
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Documents/xilinx/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'E:/Documents/xilinx/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tob_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Documents/xilinx/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tob_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/xilinx/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_on.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alarm_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/xilinx/alarm_clock/alarm_clock.srcs/sources_1/new/clock_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/xilinx/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_to
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/xilinx/alarm_clock/alarm_clock.srcs/sources_1/new/debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/xilinx/alarm_clock/alarm_clock.srcs/sources_1/new/diplay_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/xilinx/alarm_clock/alarm_clock.srcs/sources_1/new/hours_to_bcd_encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hours_to_bcd_encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/xilinx/alarm_clock/alarm_clock.srcs/sources_1/new/increment_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module increment_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/xilinx/alarm_clock/alarm_clock.srcs/sources_1/new/master_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/xilinx/alarm_clock/alarm_clock.srcs/sources_1/new/seg_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/xilinx/alarm_clock/alarm_clock.srcs/sources_1/new/sequential_enable.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sequential_enable
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/xilinx/alarm_clock/alarm_clock.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/xilinx/alarm_clock/alarm_clock.srcs/sim_1/new/tob_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tob_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/xilinx/alarm_clock/alarm_clock.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Documents/xilinx/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 3f18837b42b14a6ca7f31567d0a225ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tob_tb_behav xil_defaultlib.tob_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.count_to(COUNT_WIDTH=5,COUNT_TO=...
Compiling module xil_defaultlib.count_to(COUNT_WIDTH=6,COUNT_TO=...
Compiling module xil_defaultlib.sequential_enable(NUM_EN=3)
Compiling module xil_defaultlib.count_to(COUNT_TO=9)
Compiling module xil_defaultlib.count_to(COUNT_TO=5)
Compiling module xil_defaultlib.count_to(COUNT_WIDTH=5,COUNT_TO=...
Compiling module xil_defaultlib.increment_driver
Compiling module xil_defaultlib.hours_to_bcd_encoder
Compiling module xil_defaultlib.clock_counter
Compiling module xil_defaultlib.master_controller
Compiling module xil_defaultlib.display_mux
Compiling module xil_defaultlib.seg_driver(NUM_SEG=4)
Compiling module xil_defaultlib.alarm_driver
Compiling module xil_defaultlib.top(tb=1)
Compiling module xil_defaultlib.tob_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tob_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Documents/xilinx/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tob_tb_behav -key {Behavioral:sim_1:Functional:tob_tb} -tclbatch {tob_tb.tcl} -view {E:/Documents/xilinx/alarm_clock/tob_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config E:/Documents/xilinx/alarm_clock/tob_tb_behav.wcfg
source tob_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tob_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 839.969 ; gain = 0.000
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Nov 23 00:01:11 2018...
