
IAEmbedded.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b300  080001c0  080001c0  000101c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00056698  0800b4c0  0800b4c0  0001b4c0  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08061b58  08061b58  00080f6c  2**0
                  CONTENTS
  4 .ARM          00000008  08061b58  08061b58  00071b58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08061b60  08061b60  00080f6c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08061b60  08061b60  00071b60  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08061b64  08061b64  00071b64  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000f6c  20000000  08061b68  00080000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00021578  20000f80  08062ad4  00080f80  2**5
                  ALLOC
 10 ._user_heap_stack 00001000  200224f8  08062ad4  000824f8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00080f6c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b59c  00000000  00000000  00080f9c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003464  00000000  00000000  0009c538  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000013c0  00000000  00000000  0009f9a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001268  00000000  00000000  000a0d60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00035a97  00000000  00000000  000a1fc8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001af41  00000000  00000000  000d7a5f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0013cabb  00000000  00000000  000f29a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0022f45b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005b9c  00000000  00000000  0022f4ac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .stab         0000009c  00000000  00000000  00235048  2**2
                  CONTENTS, READONLY, DEBUGGING
 22 .stabstr      0000014d  00000000  00000000  002350e4  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	; (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	20000f80 	.word	0x20000f80
 80001dc:	00000000 	.word	0x00000000
 80001e0:	0800b4a8 	.word	0x0800b4a8

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	; (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	; (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	; (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	20000f84 	.word	0x20000f84
 80001fc:	0800b4a8 	.word	0x0800b4a8

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_uldivmod>:
 80002a0:	b953      	cbnz	r3, 80002b8 <__aeabi_uldivmod+0x18>
 80002a2:	b94a      	cbnz	r2, 80002b8 <__aeabi_uldivmod+0x18>
 80002a4:	2900      	cmp	r1, #0
 80002a6:	bf08      	it	eq
 80002a8:	2800      	cmpeq	r0, #0
 80002aa:	bf1c      	itt	ne
 80002ac:	f04f 31ff 	movne.w	r1, #4294967295
 80002b0:	f04f 30ff 	movne.w	r0, #4294967295
 80002b4:	f000 b974 	b.w	80005a0 <__aeabi_idiv0>
 80002b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002c0:	f000 f806 	bl	80002d0 <__udivmoddi4>
 80002c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002cc:	b004      	add	sp, #16
 80002ce:	4770      	bx	lr

080002d0 <__udivmoddi4>:
 80002d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002d4:	9d08      	ldr	r5, [sp, #32]
 80002d6:	4604      	mov	r4, r0
 80002d8:	468e      	mov	lr, r1
 80002da:	2b00      	cmp	r3, #0
 80002dc:	d14d      	bne.n	800037a <__udivmoddi4+0xaa>
 80002de:	428a      	cmp	r2, r1
 80002e0:	4694      	mov	ip, r2
 80002e2:	d969      	bls.n	80003b8 <__udivmoddi4+0xe8>
 80002e4:	fab2 f282 	clz	r2, r2
 80002e8:	b152      	cbz	r2, 8000300 <__udivmoddi4+0x30>
 80002ea:	fa01 f302 	lsl.w	r3, r1, r2
 80002ee:	f1c2 0120 	rsb	r1, r2, #32
 80002f2:	fa20 f101 	lsr.w	r1, r0, r1
 80002f6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002fa:	ea41 0e03 	orr.w	lr, r1, r3
 80002fe:	4094      	lsls	r4, r2
 8000300:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000304:	0c21      	lsrs	r1, r4, #16
 8000306:	fbbe f6f8 	udiv	r6, lr, r8
 800030a:	fa1f f78c 	uxth.w	r7, ip
 800030e:	fb08 e316 	mls	r3, r8, r6, lr
 8000312:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000316:	fb06 f107 	mul.w	r1, r6, r7
 800031a:	4299      	cmp	r1, r3
 800031c:	d90a      	bls.n	8000334 <__udivmoddi4+0x64>
 800031e:	eb1c 0303 	adds.w	r3, ip, r3
 8000322:	f106 30ff 	add.w	r0, r6, #4294967295
 8000326:	f080 811f 	bcs.w	8000568 <__udivmoddi4+0x298>
 800032a:	4299      	cmp	r1, r3
 800032c:	f240 811c 	bls.w	8000568 <__udivmoddi4+0x298>
 8000330:	3e02      	subs	r6, #2
 8000332:	4463      	add	r3, ip
 8000334:	1a5b      	subs	r3, r3, r1
 8000336:	b2a4      	uxth	r4, r4
 8000338:	fbb3 f0f8 	udiv	r0, r3, r8
 800033c:	fb08 3310 	mls	r3, r8, r0, r3
 8000340:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000344:	fb00 f707 	mul.w	r7, r0, r7
 8000348:	42a7      	cmp	r7, r4
 800034a:	d90a      	bls.n	8000362 <__udivmoddi4+0x92>
 800034c:	eb1c 0404 	adds.w	r4, ip, r4
 8000350:	f100 33ff 	add.w	r3, r0, #4294967295
 8000354:	f080 810a 	bcs.w	800056c <__udivmoddi4+0x29c>
 8000358:	42a7      	cmp	r7, r4
 800035a:	f240 8107 	bls.w	800056c <__udivmoddi4+0x29c>
 800035e:	4464      	add	r4, ip
 8000360:	3802      	subs	r0, #2
 8000362:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000366:	1be4      	subs	r4, r4, r7
 8000368:	2600      	movs	r6, #0
 800036a:	b11d      	cbz	r5, 8000374 <__udivmoddi4+0xa4>
 800036c:	40d4      	lsrs	r4, r2
 800036e:	2300      	movs	r3, #0
 8000370:	e9c5 4300 	strd	r4, r3, [r5]
 8000374:	4631      	mov	r1, r6
 8000376:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800037a:	428b      	cmp	r3, r1
 800037c:	d909      	bls.n	8000392 <__udivmoddi4+0xc2>
 800037e:	2d00      	cmp	r5, #0
 8000380:	f000 80ef 	beq.w	8000562 <__udivmoddi4+0x292>
 8000384:	2600      	movs	r6, #0
 8000386:	e9c5 0100 	strd	r0, r1, [r5]
 800038a:	4630      	mov	r0, r6
 800038c:	4631      	mov	r1, r6
 800038e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000392:	fab3 f683 	clz	r6, r3
 8000396:	2e00      	cmp	r6, #0
 8000398:	d14a      	bne.n	8000430 <__udivmoddi4+0x160>
 800039a:	428b      	cmp	r3, r1
 800039c:	d302      	bcc.n	80003a4 <__udivmoddi4+0xd4>
 800039e:	4282      	cmp	r2, r0
 80003a0:	f200 80f9 	bhi.w	8000596 <__udivmoddi4+0x2c6>
 80003a4:	1a84      	subs	r4, r0, r2
 80003a6:	eb61 0303 	sbc.w	r3, r1, r3
 80003aa:	2001      	movs	r0, #1
 80003ac:	469e      	mov	lr, r3
 80003ae:	2d00      	cmp	r5, #0
 80003b0:	d0e0      	beq.n	8000374 <__udivmoddi4+0xa4>
 80003b2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003b6:	e7dd      	b.n	8000374 <__udivmoddi4+0xa4>
 80003b8:	b902      	cbnz	r2, 80003bc <__udivmoddi4+0xec>
 80003ba:	deff      	udf	#255	; 0xff
 80003bc:	fab2 f282 	clz	r2, r2
 80003c0:	2a00      	cmp	r2, #0
 80003c2:	f040 8092 	bne.w	80004ea <__udivmoddi4+0x21a>
 80003c6:	eba1 010c 	sub.w	r1, r1, ip
 80003ca:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003ce:	fa1f fe8c 	uxth.w	lr, ip
 80003d2:	2601      	movs	r6, #1
 80003d4:	0c20      	lsrs	r0, r4, #16
 80003d6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003da:	fb07 1113 	mls	r1, r7, r3, r1
 80003de:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003e2:	fb0e f003 	mul.w	r0, lr, r3
 80003e6:	4288      	cmp	r0, r1
 80003e8:	d908      	bls.n	80003fc <__udivmoddi4+0x12c>
 80003ea:	eb1c 0101 	adds.w	r1, ip, r1
 80003ee:	f103 38ff 	add.w	r8, r3, #4294967295
 80003f2:	d202      	bcs.n	80003fa <__udivmoddi4+0x12a>
 80003f4:	4288      	cmp	r0, r1
 80003f6:	f200 80cb 	bhi.w	8000590 <__udivmoddi4+0x2c0>
 80003fa:	4643      	mov	r3, r8
 80003fc:	1a09      	subs	r1, r1, r0
 80003fe:	b2a4      	uxth	r4, r4
 8000400:	fbb1 f0f7 	udiv	r0, r1, r7
 8000404:	fb07 1110 	mls	r1, r7, r0, r1
 8000408:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800040c:	fb0e fe00 	mul.w	lr, lr, r0
 8000410:	45a6      	cmp	lr, r4
 8000412:	d908      	bls.n	8000426 <__udivmoddi4+0x156>
 8000414:	eb1c 0404 	adds.w	r4, ip, r4
 8000418:	f100 31ff 	add.w	r1, r0, #4294967295
 800041c:	d202      	bcs.n	8000424 <__udivmoddi4+0x154>
 800041e:	45a6      	cmp	lr, r4
 8000420:	f200 80bb 	bhi.w	800059a <__udivmoddi4+0x2ca>
 8000424:	4608      	mov	r0, r1
 8000426:	eba4 040e 	sub.w	r4, r4, lr
 800042a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800042e:	e79c      	b.n	800036a <__udivmoddi4+0x9a>
 8000430:	f1c6 0720 	rsb	r7, r6, #32
 8000434:	40b3      	lsls	r3, r6
 8000436:	fa22 fc07 	lsr.w	ip, r2, r7
 800043a:	ea4c 0c03 	orr.w	ip, ip, r3
 800043e:	fa20 f407 	lsr.w	r4, r0, r7
 8000442:	fa01 f306 	lsl.w	r3, r1, r6
 8000446:	431c      	orrs	r4, r3
 8000448:	40f9      	lsrs	r1, r7
 800044a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800044e:	fa00 f306 	lsl.w	r3, r0, r6
 8000452:	fbb1 f8f9 	udiv	r8, r1, r9
 8000456:	0c20      	lsrs	r0, r4, #16
 8000458:	fa1f fe8c 	uxth.w	lr, ip
 800045c:	fb09 1118 	mls	r1, r9, r8, r1
 8000460:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000464:	fb08 f00e 	mul.w	r0, r8, lr
 8000468:	4288      	cmp	r0, r1
 800046a:	fa02 f206 	lsl.w	r2, r2, r6
 800046e:	d90b      	bls.n	8000488 <__udivmoddi4+0x1b8>
 8000470:	eb1c 0101 	adds.w	r1, ip, r1
 8000474:	f108 3aff 	add.w	sl, r8, #4294967295
 8000478:	f080 8088 	bcs.w	800058c <__udivmoddi4+0x2bc>
 800047c:	4288      	cmp	r0, r1
 800047e:	f240 8085 	bls.w	800058c <__udivmoddi4+0x2bc>
 8000482:	f1a8 0802 	sub.w	r8, r8, #2
 8000486:	4461      	add	r1, ip
 8000488:	1a09      	subs	r1, r1, r0
 800048a:	b2a4      	uxth	r4, r4
 800048c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000490:	fb09 1110 	mls	r1, r9, r0, r1
 8000494:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000498:	fb00 fe0e 	mul.w	lr, r0, lr
 800049c:	458e      	cmp	lr, r1
 800049e:	d908      	bls.n	80004b2 <__udivmoddi4+0x1e2>
 80004a0:	eb1c 0101 	adds.w	r1, ip, r1
 80004a4:	f100 34ff 	add.w	r4, r0, #4294967295
 80004a8:	d26c      	bcs.n	8000584 <__udivmoddi4+0x2b4>
 80004aa:	458e      	cmp	lr, r1
 80004ac:	d96a      	bls.n	8000584 <__udivmoddi4+0x2b4>
 80004ae:	3802      	subs	r0, #2
 80004b0:	4461      	add	r1, ip
 80004b2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004b6:	fba0 9402 	umull	r9, r4, r0, r2
 80004ba:	eba1 010e 	sub.w	r1, r1, lr
 80004be:	42a1      	cmp	r1, r4
 80004c0:	46c8      	mov	r8, r9
 80004c2:	46a6      	mov	lr, r4
 80004c4:	d356      	bcc.n	8000574 <__udivmoddi4+0x2a4>
 80004c6:	d053      	beq.n	8000570 <__udivmoddi4+0x2a0>
 80004c8:	b15d      	cbz	r5, 80004e2 <__udivmoddi4+0x212>
 80004ca:	ebb3 0208 	subs.w	r2, r3, r8
 80004ce:	eb61 010e 	sbc.w	r1, r1, lr
 80004d2:	fa01 f707 	lsl.w	r7, r1, r7
 80004d6:	fa22 f306 	lsr.w	r3, r2, r6
 80004da:	40f1      	lsrs	r1, r6
 80004dc:	431f      	orrs	r7, r3
 80004de:	e9c5 7100 	strd	r7, r1, [r5]
 80004e2:	2600      	movs	r6, #0
 80004e4:	4631      	mov	r1, r6
 80004e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ea:	f1c2 0320 	rsb	r3, r2, #32
 80004ee:	40d8      	lsrs	r0, r3
 80004f0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004f4:	fa21 f303 	lsr.w	r3, r1, r3
 80004f8:	4091      	lsls	r1, r2
 80004fa:	4301      	orrs	r1, r0
 80004fc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000500:	fa1f fe8c 	uxth.w	lr, ip
 8000504:	fbb3 f0f7 	udiv	r0, r3, r7
 8000508:	fb07 3610 	mls	r6, r7, r0, r3
 800050c:	0c0b      	lsrs	r3, r1, #16
 800050e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000512:	fb00 f60e 	mul.w	r6, r0, lr
 8000516:	429e      	cmp	r6, r3
 8000518:	fa04 f402 	lsl.w	r4, r4, r2
 800051c:	d908      	bls.n	8000530 <__udivmoddi4+0x260>
 800051e:	eb1c 0303 	adds.w	r3, ip, r3
 8000522:	f100 38ff 	add.w	r8, r0, #4294967295
 8000526:	d22f      	bcs.n	8000588 <__udivmoddi4+0x2b8>
 8000528:	429e      	cmp	r6, r3
 800052a:	d92d      	bls.n	8000588 <__udivmoddi4+0x2b8>
 800052c:	3802      	subs	r0, #2
 800052e:	4463      	add	r3, ip
 8000530:	1b9b      	subs	r3, r3, r6
 8000532:	b289      	uxth	r1, r1
 8000534:	fbb3 f6f7 	udiv	r6, r3, r7
 8000538:	fb07 3316 	mls	r3, r7, r6, r3
 800053c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000540:	fb06 f30e 	mul.w	r3, r6, lr
 8000544:	428b      	cmp	r3, r1
 8000546:	d908      	bls.n	800055a <__udivmoddi4+0x28a>
 8000548:	eb1c 0101 	adds.w	r1, ip, r1
 800054c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000550:	d216      	bcs.n	8000580 <__udivmoddi4+0x2b0>
 8000552:	428b      	cmp	r3, r1
 8000554:	d914      	bls.n	8000580 <__udivmoddi4+0x2b0>
 8000556:	3e02      	subs	r6, #2
 8000558:	4461      	add	r1, ip
 800055a:	1ac9      	subs	r1, r1, r3
 800055c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000560:	e738      	b.n	80003d4 <__udivmoddi4+0x104>
 8000562:	462e      	mov	r6, r5
 8000564:	4628      	mov	r0, r5
 8000566:	e705      	b.n	8000374 <__udivmoddi4+0xa4>
 8000568:	4606      	mov	r6, r0
 800056a:	e6e3      	b.n	8000334 <__udivmoddi4+0x64>
 800056c:	4618      	mov	r0, r3
 800056e:	e6f8      	b.n	8000362 <__udivmoddi4+0x92>
 8000570:	454b      	cmp	r3, r9
 8000572:	d2a9      	bcs.n	80004c8 <__udivmoddi4+0x1f8>
 8000574:	ebb9 0802 	subs.w	r8, r9, r2
 8000578:	eb64 0e0c 	sbc.w	lr, r4, ip
 800057c:	3801      	subs	r0, #1
 800057e:	e7a3      	b.n	80004c8 <__udivmoddi4+0x1f8>
 8000580:	4646      	mov	r6, r8
 8000582:	e7ea      	b.n	800055a <__udivmoddi4+0x28a>
 8000584:	4620      	mov	r0, r4
 8000586:	e794      	b.n	80004b2 <__udivmoddi4+0x1e2>
 8000588:	4640      	mov	r0, r8
 800058a:	e7d1      	b.n	8000530 <__udivmoddi4+0x260>
 800058c:	46d0      	mov	r8, sl
 800058e:	e77b      	b.n	8000488 <__udivmoddi4+0x1b8>
 8000590:	3b02      	subs	r3, #2
 8000592:	4461      	add	r1, ip
 8000594:	e732      	b.n	80003fc <__udivmoddi4+0x12c>
 8000596:	4630      	mov	r0, r6
 8000598:	e709      	b.n	80003ae <__udivmoddi4+0xde>
 800059a:	4464      	add	r4, ip
 800059c:	3802      	subs	r0, #2
 800059e:	e742      	b.n	8000426 <__udivmoddi4+0x156>

080005a0 <__aeabi_idiv0>:
 80005a0:	4770      	bx	lr
 80005a2:	bf00      	nop

080005a4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005a4:	b580      	push	{r7, lr}
 80005a6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005a8:	f000 ffe7 	bl	800157a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005ac:	f000 f816 	bl	80005dc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005b0:	f000 fab0 	bl	8000b14 <MX_GPIO_Init>
  MX_CRC_Init();
 80005b4:	f000 f8a8 	bl	8000708 <MX_CRC_Init>
  MX_FMC_Init();
 80005b8:	f000 fa46 	bl	8000a48 <MX_FMC_Init>
  MX_I2C1_Init();
 80005bc:	f000 f8c6 	bl	800074c <MX_I2C1_Init>
  MX_SAI1_Init();
 80005c0:	f000 f904 	bl	80007cc <MX_SAI1_Init>
 // MX_SDMMC1_SD_Init();
  MX_SPI2_Init();
 80005c4:	f000 f96a 	bl	800089c <MX_SPI2_Init>
  MX_USART2_UART_Init();
 80005c8:	f000 f9a6 	bl	8000918 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 80005cc:	f000 f9f0 	bl	80009b0 <MX_USART3_UART_Init>
//  MX_USB_OTG_FS_PCD_Init();
  MX_X_CUBE_AI_Init();
 80005d0:	f006 f808 	bl	80065e4 <MX_X_CUBE_AI_Init>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */

  MX_X_CUBE_AI_Process();
 80005d4:	f006 f814 	bl	8006600 <MX_X_CUBE_AI_Process>
 80005d8:	e7fc      	b.n	80005d4 <main+0x30>
	...

080005dc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005dc:	b580      	push	{r7, lr}
 80005de:	b0be      	sub	sp, #248	; 0xf8
 80005e0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005e2:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 80005e6:	2244      	movs	r2, #68	; 0x44
 80005e8:	2100      	movs	r1, #0
 80005ea:	4618      	mov	r0, r3
 80005ec:	f009 fdec 	bl	800a1c8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005f0:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 80005f4:	2200      	movs	r2, #0
 80005f6:	601a      	str	r2, [r3, #0]
 80005f8:	605a      	str	r2, [r3, #4]
 80005fa:	609a      	str	r2, [r3, #8]
 80005fc:	60da      	str	r2, [r3, #12]
 80005fe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000600:	1d3b      	adds	r3, r7, #4
 8000602:	229c      	movs	r2, #156	; 0x9c
 8000604:	2100      	movs	r1, #0
 8000606:	4618      	mov	r0, r3
 8000608:	f009 fdde 	bl	800a1c8 <memset>

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 800060c:	2000      	movs	r0, #0
 800060e:	f001 fd0d 	bl	800202c <HAL_PWREx_ControlVoltageScaling>
 8000612:	4603      	mov	r3, r0
 8000614:	2b00      	cmp	r3, #0
 8000616:	d001      	beq.n	800061c <SystemClock_Config+0x40>
  {
    Error_Handler();
 8000618:	f000 fc9a 	bl	8000f50 <Error_Handler>
  }
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_MSI;
 800061c:	2330      	movs	r3, #48	; 0x30
 800061e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8000622:	2301      	movs	r3, #1
 8000624:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000628:	2301      	movs	r3, #1
 800062a:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800062e:	2300      	movs	r3, #0
 8000630:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000634:	2360      	movs	r3, #96	; 0x60
 8000636:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800063a:	2302      	movs	r3, #2
 800063c:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000640:	2301      	movs	r3, #1
 8000642:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000646:	2301      	movs	r3, #1
 8000648:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  RCC_OscInitStruct.PLL.PLLN = 60;
 800064c:	233c      	movs	r3, #60	; 0x3c
 800064e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV5;
 8000652:	2305      	movs	r3, #5
 8000654:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000658:	2302      	movs	r3, #2
 800065a:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800065e:	2302      	movs	r3, #2
 8000660:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000664:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8000668:	4618      	mov	r0, r3
 800066a:	f001 fd93 	bl	8002194 <HAL_RCC_OscConfig>
 800066e:	4603      	mov	r3, r0
 8000670:	2b00      	cmp	r3, #0
 8000672:	d001      	beq.n	8000678 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8000674:	f000 fc6c 	bl	8000f50 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000678:	230f      	movs	r3, #15
 800067a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800067e:	2303      	movs	r3, #3
 8000680:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000684:	2300      	movs	r3, #0
 8000686:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800068a:	2300      	movs	r3, #0
 800068c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000690:	2300      	movs	r3, #0
 8000692:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000696:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 800069a:	2105      	movs	r1, #5
 800069c:	4618      	mov	r0, r3
 800069e:	f002 f993 	bl	80029c8 <HAL_RCC_ClockConfig>
 80006a2:	4603      	mov	r3, r0
 80006a4:	2b00      	cmp	r3, #0
 80006a6:	d001      	beq.n	80006ac <SystemClock_Config+0xd0>
  {
    Error_Handler();
 80006a8:	f000 fc52 	bl	8000f50 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_USART3
 80006ac:	4b15      	ldr	r3, [pc, #84]	; (8000704 <SystemClock_Config+0x128>)
 80006ae:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_SAI1|RCC_PERIPHCLK_I2C1
                              |RCC_PERIPHCLK_USB|RCC_PERIPHCLK_SDMMC1;
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80006b0:	2300      	movs	r3, #0
 80006b2:	647b      	str	r3, [r7, #68]	; 0x44
  PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80006b4:	2300      	movs	r3, #0
 80006b6:	64bb      	str	r3, [r7, #72]	; 0x48
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80006b8:	2300      	movs	r3, #0
 80006ba:	65bb      	str	r3, [r7, #88]	; 0x58
  PeriphClkInit.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLLSAI1;
 80006bc:	2300      	movs	r3, #0
 80006be:	673b      	str	r3, [r7, #112]	; 0x70
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 80006c0:	2300      	movs	r3, #0
 80006c2:	67bb      	str	r3, [r7, #120]	; 0x78
  PeriphClkInit.Sdmmc1ClockSelection = RCC_SDMMC1CLKSOURCE_PLLP;
 80006c4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80006c8:	67fb      	str	r3, [r7, #124]	; 0x7c
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 80006ca:	2301      	movs	r3, #1
 80006cc:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 80006ce:	2301      	movs	r3, #1
 80006d0:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 16;
 80006d2:	2310      	movs	r3, #16
 80006d4:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 80006d6:	2302      	movs	r3, #2
 80006d8:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 80006da:	2302      	movs	r3, #2
 80006dc:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 80006de:	2302      	movs	r3, #2
 80006e0:	61fb      	str	r3, [r7, #28]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_SAI1CLK;
 80006e2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80006e6:	623b      	str	r3, [r7, #32]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80006e8:	1d3b      	adds	r3, r7, #4
 80006ea:	4618      	mov	r0, r3
 80006ec:	f002 fc26 	bl	8002f3c <HAL_RCCEx_PeriphCLKConfig>
 80006f0:	4603      	mov	r3, r0
 80006f2:	2b00      	cmp	r3, #0
 80006f4:	d001      	beq.n	80006fa <SystemClock_Config+0x11e>
  {
    Error_Handler();
 80006f6:	f000 fc2b 	bl	8000f50 <Error_Handler>
  }
}
 80006fa:	bf00      	nop
 80006fc:	37f8      	adds	r7, #248	; 0xf8
 80006fe:	46bd      	mov	sp, r7
 8000700:	bd80      	pop	{r7, pc}
 8000702:	bf00      	nop
 8000704:	00082846 	.word	0x00082846

08000708 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8000708:	b580      	push	{r7, lr}
 800070a:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 800070c:	4b0d      	ldr	r3, [pc, #52]	; (8000744 <MX_CRC_Init+0x3c>)
 800070e:	4a0e      	ldr	r2, [pc, #56]	; (8000748 <MX_CRC_Init+0x40>)
 8000710:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 8000712:	4b0c      	ldr	r3, [pc, #48]	; (8000744 <MX_CRC_Init+0x3c>)
 8000714:	2200      	movs	r2, #0
 8000716:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 8000718:	4b0a      	ldr	r3, [pc, #40]	; (8000744 <MX_CRC_Init+0x3c>)
 800071a:	2200      	movs	r2, #0
 800071c:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 800071e:	4b09      	ldr	r3, [pc, #36]	; (8000744 <MX_CRC_Init+0x3c>)
 8000720:	2200      	movs	r2, #0
 8000722:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 8000724:	4b07      	ldr	r3, [pc, #28]	; (8000744 <MX_CRC_Init+0x3c>)
 8000726:	2200      	movs	r2, #0
 8000728:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 800072a:	4b06      	ldr	r3, [pc, #24]	; (8000744 <MX_CRC_Init+0x3c>)
 800072c:	2201      	movs	r2, #1
 800072e:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8000730:	4804      	ldr	r0, [pc, #16]	; (8000744 <MX_CRC_Init+0x3c>)
 8000732:	f001 f8a1 	bl	8001878 <HAL_CRC_Init>
 8000736:	4603      	mov	r3, r0
 8000738:	2b00      	cmp	r3, #0
 800073a:	d001      	beq.n	8000740 <MX_CRC_Init+0x38>
  {
    Error_Handler();
 800073c:	f000 fc08 	bl	8000f50 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8000740:	bf00      	nop
 8000742:	bd80      	pop	{r7, pc}
 8000744:	20000f9c 	.word	0x20000f9c
 8000748:	40023000 	.word	0x40023000

0800074c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800074c:	b580      	push	{r7, lr}
 800074e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000750:	4b1b      	ldr	r3, [pc, #108]	; (80007c0 <MX_I2C1_Init+0x74>)
 8000752:	4a1c      	ldr	r2, [pc, #112]	; (80007c4 <MX_I2C1_Init+0x78>)
 8000754:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x307075B1;
 8000756:	4b1a      	ldr	r3, [pc, #104]	; (80007c0 <MX_I2C1_Init+0x74>)
 8000758:	4a1b      	ldr	r2, [pc, #108]	; (80007c8 <MX_I2C1_Init+0x7c>)
 800075a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800075c:	4b18      	ldr	r3, [pc, #96]	; (80007c0 <MX_I2C1_Init+0x74>)
 800075e:	2200      	movs	r2, #0
 8000760:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000762:	4b17      	ldr	r3, [pc, #92]	; (80007c0 <MX_I2C1_Init+0x74>)
 8000764:	2201      	movs	r2, #1
 8000766:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000768:	4b15      	ldr	r3, [pc, #84]	; (80007c0 <MX_I2C1_Init+0x74>)
 800076a:	2200      	movs	r2, #0
 800076c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800076e:	4b14      	ldr	r3, [pc, #80]	; (80007c0 <MX_I2C1_Init+0x74>)
 8000770:	2200      	movs	r2, #0
 8000772:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000774:	4b12      	ldr	r3, [pc, #72]	; (80007c0 <MX_I2C1_Init+0x74>)
 8000776:	2200      	movs	r2, #0
 8000778:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800077a:	4b11      	ldr	r3, [pc, #68]	; (80007c0 <MX_I2C1_Init+0x74>)
 800077c:	2200      	movs	r2, #0
 800077e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000780:	4b0f      	ldr	r3, [pc, #60]	; (80007c0 <MX_I2C1_Init+0x74>)
 8000782:	2200      	movs	r2, #0
 8000784:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000786:	480e      	ldr	r0, [pc, #56]	; (80007c0 <MX_I2C1_Init+0x74>)
 8000788:	f001 fb0a 	bl	8001da0 <HAL_I2C_Init>
 800078c:	4603      	mov	r3, r0
 800078e:	2b00      	cmp	r3, #0
 8000790:	d001      	beq.n	8000796 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000792:	f000 fbdd 	bl	8000f50 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000796:	2100      	movs	r1, #0
 8000798:	4809      	ldr	r0, [pc, #36]	; (80007c0 <MX_I2C1_Init+0x74>)
 800079a:	f001 fb90 	bl	8001ebe <HAL_I2CEx_ConfigAnalogFilter>
 800079e:	4603      	mov	r3, r0
 80007a0:	2b00      	cmp	r3, #0
 80007a2:	d001      	beq.n	80007a8 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80007a4:	f000 fbd4 	bl	8000f50 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80007a8:	2100      	movs	r1, #0
 80007aa:	4805      	ldr	r0, [pc, #20]	; (80007c0 <MX_I2C1_Init+0x74>)
 80007ac:	f001 fbd2 	bl	8001f54 <HAL_I2CEx_ConfigDigitalFilter>
 80007b0:	4603      	mov	r3, r0
 80007b2:	2b00      	cmp	r3, #0
 80007b4:	d001      	beq.n	80007ba <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80007b6:	f000 fbcb 	bl	8000f50 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80007ba:	bf00      	nop
 80007bc:	bd80      	pop	{r7, pc}
 80007be:	bf00      	nop
 80007c0:	20000fc0 	.word	0x20000fc0
 80007c4:	40005400 	.word	0x40005400
 80007c8:	307075b1 	.word	0x307075b1

080007cc <MX_SAI1_Init>:
  * @brief SAI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SAI1_Init(void)
{
 80007cc:	b580      	push	{r7, lr}
 80007ce:	af00      	add	r7, sp, #0
  /* USER CODE END SAI1_Init 0 */

  /* USER CODE BEGIN SAI1_Init 1 */

  /* USER CODE END SAI1_Init 1 */
  hsai_BlockA1.Instance = SAI1_Block_A;
 80007d0:	4b2f      	ldr	r3, [pc, #188]	; (8000890 <MX_SAI1_Init+0xc4>)
 80007d2:	4a30      	ldr	r2, [pc, #192]	; (8000894 <MX_SAI1_Init+0xc8>)
 80007d4:	601a      	str	r2, [r3, #0]
  hsai_BlockA1.Init.Protocol = SAI_FREE_PROTOCOL;
 80007d6:	4b2e      	ldr	r3, [pc, #184]	; (8000890 <MX_SAI1_Init+0xc4>)
 80007d8:	2200      	movs	r2, #0
 80007da:	641a      	str	r2, [r3, #64]	; 0x40
  hsai_BlockA1.Init.AudioMode = SAI_MODEMASTER_TX;
 80007dc:	4b2c      	ldr	r3, [pc, #176]	; (8000890 <MX_SAI1_Init+0xc4>)
 80007de:	2200      	movs	r2, #0
 80007e0:	605a      	str	r2, [r3, #4]
  hsai_BlockA1.Init.DataSize = SAI_DATASIZE_8;
 80007e2:	4b2b      	ldr	r3, [pc, #172]	; (8000890 <MX_SAI1_Init+0xc4>)
 80007e4:	2240      	movs	r2, #64	; 0x40
 80007e6:	645a      	str	r2, [r3, #68]	; 0x44
  hsai_BlockA1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 80007e8:	4b29      	ldr	r3, [pc, #164]	; (8000890 <MX_SAI1_Init+0xc4>)
 80007ea:	2200      	movs	r2, #0
 80007ec:	649a      	str	r2, [r3, #72]	; 0x48
  hsai_BlockA1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 80007ee:	4b28      	ldr	r3, [pc, #160]	; (8000890 <MX_SAI1_Init+0xc4>)
 80007f0:	2200      	movs	r2, #0
 80007f2:	64da      	str	r2, [r3, #76]	; 0x4c
  hsai_BlockA1.Init.Synchro = SAI_ASYNCHRONOUS;
 80007f4:	4b26      	ldr	r3, [pc, #152]	; (8000890 <MX_SAI1_Init+0xc4>)
 80007f6:	2200      	movs	r2, #0
 80007f8:	609a      	str	r2, [r3, #8]
  hsai_BlockA1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 80007fa:	4b25      	ldr	r3, [pc, #148]	; (8000890 <MX_SAI1_Init+0xc4>)
 80007fc:	2200      	movs	r2, #0
 80007fe:	611a      	str	r2, [r3, #16]
  hsai_BlockA1.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 8000800:	4b23      	ldr	r3, [pc, #140]	; (8000890 <MX_SAI1_Init+0xc4>)
 8000802:	2200      	movs	r2, #0
 8000804:	615a      	str	r2, [r3, #20]
  hsai_BlockA1.Init.MckOverSampling = SAI_MCK_OVERSAMPLING_DISABLE;
 8000806:	4b22      	ldr	r3, [pc, #136]	; (8000890 <MX_SAI1_Init+0xc4>)
 8000808:	2200      	movs	r2, #0
 800080a:	625a      	str	r2, [r3, #36]	; 0x24
  hsai_BlockA1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 800080c:	4b20      	ldr	r3, [pc, #128]	; (8000890 <MX_SAI1_Init+0xc4>)
 800080e:	2200      	movs	r2, #0
 8000810:	619a      	str	r2, [r3, #24]
  hsai_BlockA1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_192K;
 8000812:	4b1f      	ldr	r3, [pc, #124]	; (8000890 <MX_SAI1_Init+0xc4>)
 8000814:	4a20      	ldr	r2, [pc, #128]	; (8000898 <MX_SAI1_Init+0xcc>)
 8000816:	61da      	str	r2, [r3, #28]
  hsai_BlockA1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8000818:	4b1d      	ldr	r3, [pc, #116]	; (8000890 <MX_SAI1_Init+0xc4>)
 800081a:	2200      	movs	r2, #0
 800081c:	60da      	str	r2, [r3, #12]
  hsai_BlockA1.Init.MonoStereoMode = SAI_STEREOMODE;
 800081e:	4b1c      	ldr	r3, [pc, #112]	; (8000890 <MX_SAI1_Init+0xc4>)
 8000820:	2200      	movs	r2, #0
 8000822:	629a      	str	r2, [r3, #40]	; 0x28
  hsai_BlockA1.Init.CompandingMode = SAI_NOCOMPANDING;
 8000824:	4b1a      	ldr	r3, [pc, #104]	; (8000890 <MX_SAI1_Init+0xc4>)
 8000826:	2200      	movs	r2, #0
 8000828:	62da      	str	r2, [r3, #44]	; 0x2c
  hsai_BlockA1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 800082a:	4b19      	ldr	r3, [pc, #100]	; (8000890 <MX_SAI1_Init+0xc4>)
 800082c:	2200      	movs	r2, #0
 800082e:	631a      	str	r2, [r3, #48]	; 0x30
  hsai_BlockA1.Init.PdmInit.Activation = DISABLE;
 8000830:	4b17      	ldr	r3, [pc, #92]	; (8000890 <MX_SAI1_Init+0xc4>)
 8000832:	2200      	movs	r2, #0
 8000834:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsai_BlockA1.Init.PdmInit.MicPairsNbr = 0;
 8000838:	4b15      	ldr	r3, [pc, #84]	; (8000890 <MX_SAI1_Init+0xc4>)
 800083a:	2200      	movs	r2, #0
 800083c:	639a      	str	r2, [r3, #56]	; 0x38
  hsai_BlockA1.Init.PdmInit.ClockEnable = SAI_PDM_CLOCK1_ENABLE;
 800083e:	4b14      	ldr	r3, [pc, #80]	; (8000890 <MX_SAI1_Init+0xc4>)
 8000840:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000844:	63da      	str	r2, [r3, #60]	; 0x3c
  hsai_BlockA1.FrameInit.FrameLength = 8;
 8000846:	4b12      	ldr	r3, [pc, #72]	; (8000890 <MX_SAI1_Init+0xc4>)
 8000848:	2208      	movs	r2, #8
 800084a:	651a      	str	r2, [r3, #80]	; 0x50
  hsai_BlockA1.FrameInit.ActiveFrameLength = 1;
 800084c:	4b10      	ldr	r3, [pc, #64]	; (8000890 <MX_SAI1_Init+0xc4>)
 800084e:	2201      	movs	r2, #1
 8000850:	655a      	str	r2, [r3, #84]	; 0x54
  hsai_BlockA1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 8000852:	4b0f      	ldr	r3, [pc, #60]	; (8000890 <MX_SAI1_Init+0xc4>)
 8000854:	2200      	movs	r2, #0
 8000856:	659a      	str	r2, [r3, #88]	; 0x58
  hsai_BlockA1.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8000858:	4b0d      	ldr	r3, [pc, #52]	; (8000890 <MX_SAI1_Init+0xc4>)
 800085a:	2200      	movs	r2, #0
 800085c:	65da      	str	r2, [r3, #92]	; 0x5c
  hsai_BlockA1.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 800085e:	4b0c      	ldr	r3, [pc, #48]	; (8000890 <MX_SAI1_Init+0xc4>)
 8000860:	2200      	movs	r2, #0
 8000862:	661a      	str	r2, [r3, #96]	; 0x60
  hsai_BlockA1.SlotInit.FirstBitOffset = 0;
 8000864:	4b0a      	ldr	r3, [pc, #40]	; (8000890 <MX_SAI1_Init+0xc4>)
 8000866:	2200      	movs	r2, #0
 8000868:	665a      	str	r2, [r3, #100]	; 0x64
  hsai_BlockA1.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 800086a:	4b09      	ldr	r3, [pc, #36]	; (8000890 <MX_SAI1_Init+0xc4>)
 800086c:	2200      	movs	r2, #0
 800086e:	669a      	str	r2, [r3, #104]	; 0x68
  hsai_BlockA1.SlotInit.SlotNumber = 1;
 8000870:	4b07      	ldr	r3, [pc, #28]	; (8000890 <MX_SAI1_Init+0xc4>)
 8000872:	2201      	movs	r2, #1
 8000874:	66da      	str	r2, [r3, #108]	; 0x6c
  hsai_BlockA1.SlotInit.SlotActive = 0x00000000;
 8000876:	4b06      	ldr	r3, [pc, #24]	; (8000890 <MX_SAI1_Init+0xc4>)
 8000878:	2200      	movs	r2, #0
 800087a:	671a      	str	r2, [r3, #112]	; 0x70
  if (HAL_SAI_Init(&hsai_BlockA1) != HAL_OK)
 800087c:	4804      	ldr	r0, [pc, #16]	; (8000890 <MX_SAI1_Init+0xc4>)
 800087e:	f004 f907 	bl	8004a90 <HAL_SAI_Init>
 8000882:	4603      	mov	r3, r0
 8000884:	2b00      	cmp	r3, #0
 8000886:	d001      	beq.n	800088c <MX_SAI1_Init+0xc0>
  {
    Error_Handler();
 8000888:	f000 fb62 	bl	8000f50 <Error_Handler>
  }
  /* USER CODE BEGIN SAI1_Init 2 */

  /* USER CODE END SAI1_Init 2 */

}
 800088c:	bf00      	nop
 800088e:	bd80      	pop	{r7, pc}
 8000890:	20001014 	.word	0x20001014
 8000894:	40015404 	.word	0x40015404
 8000898:	0002ee00 	.word	0x0002ee00

0800089c <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 800089c:	b580      	push	{r7, lr}
 800089e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80008a0:	4b1b      	ldr	r3, [pc, #108]	; (8000910 <MX_SPI2_Init+0x74>)
 80008a2:	4a1c      	ldr	r2, [pc, #112]	; (8000914 <MX_SPI2_Init+0x78>)
 80008a4:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80008a6:	4b1a      	ldr	r3, [pc, #104]	; (8000910 <MX_SPI2_Init+0x74>)
 80008a8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80008ac:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80008ae:	4b18      	ldr	r3, [pc, #96]	; (8000910 <MX_SPI2_Init+0x74>)
 80008b0:	2200      	movs	r2, #0
 80008b2:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 80008b4:	4b16      	ldr	r3, [pc, #88]	; (8000910 <MX_SPI2_Init+0x74>)
 80008b6:	f44f 7240 	mov.w	r2, #768	; 0x300
 80008ba:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80008bc:	4b14      	ldr	r3, [pc, #80]	; (8000910 <MX_SPI2_Init+0x74>)
 80008be:	2200      	movs	r2, #0
 80008c0:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80008c2:	4b13      	ldr	r3, [pc, #76]	; (8000910 <MX_SPI2_Init+0x74>)
 80008c4:	2200      	movs	r2, #0
 80008c6:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80008c8:	4b11      	ldr	r3, [pc, #68]	; (8000910 <MX_SPI2_Init+0x74>)
 80008ca:	f44f 7200 	mov.w	r2, #512	; 0x200
 80008ce:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 80008d0:	4b0f      	ldr	r3, [pc, #60]	; (8000910 <MX_SPI2_Init+0x74>)
 80008d2:	2208      	movs	r2, #8
 80008d4:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80008d6:	4b0e      	ldr	r3, [pc, #56]	; (8000910 <MX_SPI2_Init+0x74>)
 80008d8:	2200      	movs	r2, #0
 80008da:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80008dc:	4b0c      	ldr	r3, [pc, #48]	; (8000910 <MX_SPI2_Init+0x74>)
 80008de:	2200      	movs	r2, #0
 80008e0:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80008e2:	4b0b      	ldr	r3, [pc, #44]	; (8000910 <MX_SPI2_Init+0x74>)
 80008e4:	2200      	movs	r2, #0
 80008e6:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 80008e8:	4b09      	ldr	r3, [pc, #36]	; (8000910 <MX_SPI2_Init+0x74>)
 80008ea:	2207      	movs	r2, #7
 80008ec:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80008ee:	4b08      	ldr	r3, [pc, #32]	; (8000910 <MX_SPI2_Init+0x74>)
 80008f0:	2200      	movs	r2, #0
 80008f2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80008f4:	4b06      	ldr	r3, [pc, #24]	; (8000910 <MX_SPI2_Init+0x74>)
 80008f6:	2208      	movs	r2, #8
 80008f8:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80008fa:	4805      	ldr	r0, [pc, #20]	; (8000910 <MX_SPI2_Init+0x74>)
 80008fc:	f004 fae0 	bl	8004ec0 <HAL_SPI_Init>
 8000900:	4603      	mov	r3, r0
 8000902:	2b00      	cmp	r3, #0
 8000904:	d001      	beq.n	800090a <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8000906:	f000 fb23 	bl	8000f50 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800090a:	bf00      	nop
 800090c:	bd80      	pop	{r7, pc}
 800090e:	bf00      	nop
 8000910:	200010a8 	.word	0x200010a8
 8000914:	40003800 	.word	0x40003800

08000918 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000918:	b580      	push	{r7, lr}
 800091a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800091c:	4b22      	ldr	r3, [pc, #136]	; (80009a8 <MX_USART2_UART_Init+0x90>)
 800091e:	4a23      	ldr	r2, [pc, #140]	; (80009ac <MX_USART2_UART_Init+0x94>)
 8000920:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000922:	4b21      	ldr	r3, [pc, #132]	; (80009a8 <MX_USART2_UART_Init+0x90>)
 8000924:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000928:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800092a:	4b1f      	ldr	r3, [pc, #124]	; (80009a8 <MX_USART2_UART_Init+0x90>)
 800092c:	2200      	movs	r2, #0
 800092e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000930:	4b1d      	ldr	r3, [pc, #116]	; (80009a8 <MX_USART2_UART_Init+0x90>)
 8000932:	2200      	movs	r2, #0
 8000934:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000936:	4b1c      	ldr	r3, [pc, #112]	; (80009a8 <MX_USART2_UART_Init+0x90>)
 8000938:	2200      	movs	r2, #0
 800093a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800093c:	4b1a      	ldr	r3, [pc, #104]	; (80009a8 <MX_USART2_UART_Init+0x90>)
 800093e:	220c      	movs	r2, #12
 8000940:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000942:	4b19      	ldr	r3, [pc, #100]	; (80009a8 <MX_USART2_UART_Init+0x90>)
 8000944:	2200      	movs	r2, #0
 8000946:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000948:	4b17      	ldr	r3, [pc, #92]	; (80009a8 <MX_USART2_UART_Init+0x90>)
 800094a:	2200      	movs	r2, #0
 800094c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800094e:	4b16      	ldr	r3, [pc, #88]	; (80009a8 <MX_USART2_UART_Init+0x90>)
 8000950:	2200      	movs	r2, #0
 8000952:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000954:	4b14      	ldr	r3, [pc, #80]	; (80009a8 <MX_USART2_UART_Init+0x90>)
 8000956:	2200      	movs	r2, #0
 8000958:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800095a:	4b13      	ldr	r3, [pc, #76]	; (80009a8 <MX_USART2_UART_Init+0x90>)
 800095c:	2200      	movs	r2, #0
 800095e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000960:	4811      	ldr	r0, [pc, #68]	; (80009a8 <MX_USART2_UART_Init+0x90>)
 8000962:	f004 fb98 	bl	8005096 <HAL_UART_Init>
 8000966:	4603      	mov	r3, r0
 8000968:	2b00      	cmp	r3, #0
 800096a:	d001      	beq.n	8000970 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 800096c:	f000 faf0 	bl	8000f50 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000970:	2100      	movs	r1, #0
 8000972:	480d      	ldr	r0, [pc, #52]	; (80009a8 <MX_USART2_UART_Init+0x90>)
 8000974:	f005 fa34 	bl	8005de0 <HAL_UARTEx_SetTxFifoThreshold>
 8000978:	4603      	mov	r3, r0
 800097a:	2b00      	cmp	r3, #0
 800097c:	d001      	beq.n	8000982 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 800097e:	f000 fae7 	bl	8000f50 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000982:	2100      	movs	r1, #0
 8000984:	4808      	ldr	r0, [pc, #32]	; (80009a8 <MX_USART2_UART_Init+0x90>)
 8000986:	f005 fa69 	bl	8005e5c <HAL_UARTEx_SetRxFifoThreshold>
 800098a:	4603      	mov	r3, r0
 800098c:	2b00      	cmp	r3, #0
 800098e:	d001      	beq.n	8000994 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8000990:	f000 fade 	bl	8000f50 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8000994:	4804      	ldr	r0, [pc, #16]	; (80009a8 <MX_USART2_UART_Init+0x90>)
 8000996:	f005 f9ea 	bl	8005d6e <HAL_UARTEx_DisableFifoMode>
 800099a:	4603      	mov	r3, r0
 800099c:	2b00      	cmp	r3, #0
 800099e:	d001      	beq.n	80009a4 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 80009a0:	f000 fad6 	bl	8000f50 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80009a4:	bf00      	nop
 80009a6:	bd80      	pop	{r7, pc}
 80009a8:	2000110c 	.word	0x2000110c
 80009ac:	40004400 	.word	0x40004400

080009b0 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80009b0:	b580      	push	{r7, lr}
 80009b2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80009b4:	4b22      	ldr	r3, [pc, #136]	; (8000a40 <MX_USART3_UART_Init+0x90>)
 80009b6:	4a23      	ldr	r2, [pc, #140]	; (8000a44 <MX_USART3_UART_Init+0x94>)
 80009b8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80009ba:	4b21      	ldr	r3, [pc, #132]	; (8000a40 <MX_USART3_UART_Init+0x90>)
 80009bc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80009c0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80009c2:	4b1f      	ldr	r3, [pc, #124]	; (8000a40 <MX_USART3_UART_Init+0x90>)
 80009c4:	2200      	movs	r2, #0
 80009c6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80009c8:	4b1d      	ldr	r3, [pc, #116]	; (8000a40 <MX_USART3_UART_Init+0x90>)
 80009ca:	2200      	movs	r2, #0
 80009cc:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80009ce:	4b1c      	ldr	r3, [pc, #112]	; (8000a40 <MX_USART3_UART_Init+0x90>)
 80009d0:	2200      	movs	r2, #0
 80009d2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80009d4:	4b1a      	ldr	r3, [pc, #104]	; (8000a40 <MX_USART3_UART_Init+0x90>)
 80009d6:	220c      	movs	r2, #12
 80009d8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80009da:	4b19      	ldr	r3, [pc, #100]	; (8000a40 <MX_USART3_UART_Init+0x90>)
 80009dc:	2200      	movs	r2, #0
 80009de:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80009e0:	4b17      	ldr	r3, [pc, #92]	; (8000a40 <MX_USART3_UART_Init+0x90>)
 80009e2:	2200      	movs	r2, #0
 80009e4:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80009e6:	4b16      	ldr	r3, [pc, #88]	; (8000a40 <MX_USART3_UART_Init+0x90>)
 80009e8:	2200      	movs	r2, #0
 80009ea:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80009ec:	4b14      	ldr	r3, [pc, #80]	; (8000a40 <MX_USART3_UART_Init+0x90>)
 80009ee:	2200      	movs	r2, #0
 80009f0:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80009f2:	4b13      	ldr	r3, [pc, #76]	; (8000a40 <MX_USART3_UART_Init+0x90>)
 80009f4:	2200      	movs	r2, #0
 80009f6:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80009f8:	4811      	ldr	r0, [pc, #68]	; (8000a40 <MX_USART3_UART_Init+0x90>)
 80009fa:	f004 fb4c 	bl	8005096 <HAL_UART_Init>
 80009fe:	4603      	mov	r3, r0
 8000a00:	2b00      	cmp	r3, #0
 8000a02:	d001      	beq.n	8000a08 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8000a04:	f000 faa4 	bl	8000f50 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000a08:	2100      	movs	r1, #0
 8000a0a:	480d      	ldr	r0, [pc, #52]	; (8000a40 <MX_USART3_UART_Init+0x90>)
 8000a0c:	f005 f9e8 	bl	8005de0 <HAL_UARTEx_SetTxFifoThreshold>
 8000a10:	4603      	mov	r3, r0
 8000a12:	2b00      	cmp	r3, #0
 8000a14:	d001      	beq.n	8000a1a <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8000a16:	f000 fa9b 	bl	8000f50 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000a1a:	2100      	movs	r1, #0
 8000a1c:	4808      	ldr	r0, [pc, #32]	; (8000a40 <MX_USART3_UART_Init+0x90>)
 8000a1e:	f005 fa1d 	bl	8005e5c <HAL_UARTEx_SetRxFifoThreshold>
 8000a22:	4603      	mov	r3, r0
 8000a24:	2b00      	cmp	r3, #0
 8000a26:	d001      	beq.n	8000a2c <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8000a28:	f000 fa92 	bl	8000f50 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8000a2c:	4804      	ldr	r0, [pc, #16]	; (8000a40 <MX_USART3_UART_Init+0x90>)
 8000a2e:	f005 f99e 	bl	8005d6e <HAL_UARTEx_DisableFifoMode>
 8000a32:	4603      	mov	r3, r0
 8000a34:	2b00      	cmp	r3, #0
 8000a36:	d001      	beq.n	8000a3c <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8000a38:	f000 fa8a 	bl	8000f50 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000a3c:	bf00      	nop
 8000a3e:	bd80      	pop	{r7, pc}
 8000a40:	2000119c 	.word	0x2000119c
 8000a44:	40004800 	.word	0x40004800

08000a48 <MX_FMC_Init>:

}

/* FMC initialization function */
static void MX_FMC_Init(void)
{
 8000a48:	b580      	push	{r7, lr}
 8000a4a:	b088      	sub	sp, #32
 8000a4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_NORSRAM_TimingTypeDef Timing = {0};
 8000a4e:	463b      	mov	r3, r7
 8000a50:	2220      	movs	r2, #32
 8000a52:	2100      	movs	r1, #0
 8000a54:	4618      	mov	r0, r3
 8000a56:	f009 fbb7 	bl	800a1c8 <memset>

  /* USER CODE END FMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FMC_NORSRAM_DEVICE;
 8000a5a:	4b2c      	ldr	r3, [pc, #176]	; (8000b0c <MX_FMC_Init+0xc4>)
 8000a5c:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 8000a60:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FMC_NORSRAM_EXTENDED_DEVICE;
 8000a62:	4b2a      	ldr	r3, [pc, #168]	; (8000b0c <MX_FMC_Init+0xc4>)
 8000a64:	4a2a      	ldr	r2, [pc, #168]	; (8000b10 <MX_FMC_Init+0xc8>)
 8000a66:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FMC_NORSRAM_BANK1;
 8000a68:	4b28      	ldr	r3, [pc, #160]	; (8000b0c <MX_FMC_Init+0xc4>)
 8000a6a:	2200      	movs	r2, #0
 8000a6c:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FMC_DATA_ADDRESS_MUX_DISABLE;
 8000a6e:	4b27      	ldr	r3, [pc, #156]	; (8000b0c <MX_FMC_Init+0xc4>)
 8000a70:	2200      	movs	r2, #0
 8000a72:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FMC_MEMORY_TYPE_PSRAM;
 8000a74:	4b25      	ldr	r3, [pc, #148]	; (8000b0c <MX_FMC_Init+0xc4>)
 8000a76:	2204      	movs	r2, #4
 8000a78:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FMC_NORSRAM_MEM_BUS_WIDTH_16;
 8000a7a:	4b24      	ldr	r3, [pc, #144]	; (8000b0c <MX_FMC_Init+0xc4>)
 8000a7c:	2210      	movs	r2, #16
 8000a7e:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FMC_BURST_ACCESS_MODE_ENABLE;
 8000a80:	4b22      	ldr	r3, [pc, #136]	; (8000b0c <MX_FMC_Init+0xc4>)
 8000a82:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000a86:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FMC_WAIT_SIGNAL_POLARITY_LOW;
 8000a88:	4b20      	ldr	r3, [pc, #128]	; (8000b0c <MX_FMC_Init+0xc4>)
 8000a8a:	2200      	movs	r2, #0
 8000a8c:	61da      	str	r2, [r3, #28]
  hsram1.Init.WaitSignalActive = FMC_WAIT_TIMING_BEFORE_WS;
 8000a8e:	4b1f      	ldr	r3, [pc, #124]	; (8000b0c <MX_FMC_Init+0xc4>)
 8000a90:	2200      	movs	r2, #0
 8000a92:	621a      	str	r2, [r3, #32]
  hsram1.Init.WriteOperation = FMC_WRITE_OPERATION_DISABLE;
 8000a94:	4b1d      	ldr	r3, [pc, #116]	; (8000b0c <MX_FMC_Init+0xc4>)
 8000a96:	2200      	movs	r2, #0
 8000a98:	625a      	str	r2, [r3, #36]	; 0x24
  hsram1.Init.WaitSignal = FMC_WAIT_SIGNAL_ENABLE;
 8000a9a:	4b1c      	ldr	r3, [pc, #112]	; (8000b0c <MX_FMC_Init+0xc4>)
 8000a9c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000aa0:	629a      	str	r2, [r3, #40]	; 0x28
  hsram1.Init.ExtendedMode = FMC_EXTENDED_MODE_DISABLE;
 8000aa2:	4b1a      	ldr	r3, [pc, #104]	; (8000b0c <MX_FMC_Init+0xc4>)
 8000aa4:	2200      	movs	r2, #0
 8000aa6:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram1.Init.AsynchronousWait = FMC_ASYNCHRONOUS_WAIT_DISABLE;
 8000aa8:	4b18      	ldr	r3, [pc, #96]	; (8000b0c <MX_FMC_Init+0xc4>)
 8000aaa:	2200      	movs	r2, #0
 8000aac:	631a      	str	r2, [r3, #48]	; 0x30
  hsram1.Init.WriteBurst = FMC_WRITE_BURST_ENABLE;
 8000aae:	4b17      	ldr	r3, [pc, #92]	; (8000b0c <MX_FMC_Init+0xc4>)
 8000ab0:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8000ab4:	635a      	str	r2, [r3, #52]	; 0x34
  hsram1.Init.ContinuousClock = FMC_CONTINUOUS_CLOCK_SYNC_ONLY;
 8000ab6:	4b15      	ldr	r3, [pc, #84]	; (8000b0c <MX_FMC_Init+0xc4>)
 8000ab8:	2200      	movs	r2, #0
 8000aba:	639a      	str	r2, [r3, #56]	; 0x38
  hsram1.Init.WriteFifo = FMC_WRITE_FIFO_ENABLE;
 8000abc:	4b13      	ldr	r3, [pc, #76]	; (8000b0c <MX_FMC_Init+0xc4>)
 8000abe:	2200      	movs	r2, #0
 8000ac0:	63da      	str	r2, [r3, #60]	; 0x3c
  hsram1.Init.NBLSetupTime = 0;
 8000ac2:	4b12      	ldr	r3, [pc, #72]	; (8000b0c <MX_FMC_Init+0xc4>)
 8000ac4:	2200      	movs	r2, #0
 8000ac6:	645a      	str	r2, [r3, #68]	; 0x44
  hsram1.Init.PageSize = FMC_PAGE_SIZE_NONE;
 8000ac8:	4b10      	ldr	r3, [pc, #64]	; (8000b0c <MX_FMC_Init+0xc4>)
 8000aca:	2200      	movs	r2, #0
 8000acc:	641a      	str	r2, [r3, #64]	; 0x40
  /* Timing */
  Timing.AddressSetupTime = 15;
 8000ace:	230f      	movs	r3, #15
 8000ad0:	603b      	str	r3, [r7, #0]
  Timing.AddressHoldTime = 15;
 8000ad2:	230f      	movs	r3, #15
 8000ad4:	607b      	str	r3, [r7, #4]
  Timing.DataSetupTime = 255;
 8000ad6:	23ff      	movs	r3, #255	; 0xff
 8000ad8:	60bb      	str	r3, [r7, #8]
  Timing.DataHoldTime = 0;
 8000ada:	2300      	movs	r3, #0
 8000adc:	60fb      	str	r3, [r7, #12]
  Timing.BusTurnAroundDuration = 15;
 8000ade:	230f      	movs	r3, #15
 8000ae0:	613b      	str	r3, [r7, #16]
  Timing.CLKDivision = 16;
 8000ae2:	2310      	movs	r3, #16
 8000ae4:	617b      	str	r3, [r7, #20]
  Timing.DataLatency = 2;
 8000ae6:	2302      	movs	r3, #2
 8000ae8:	61bb      	str	r3, [r7, #24]
  Timing.AccessMode = FMC_ACCESS_MODE_A;
 8000aea:	2300      	movs	r3, #0
 8000aec:	61fb      	str	r3, [r7, #28]
  /* ExtTiming */

  if (HAL_SRAM_Init(&hsram1, &Timing, NULL) != HAL_OK)
 8000aee:	463b      	mov	r3, r7
 8000af0:	2200      	movs	r2, #0
 8000af2:	4619      	mov	r1, r3
 8000af4:	4805      	ldr	r0, [pc, #20]	; (8000b0c <MX_FMC_Init+0xc4>)
 8000af6:	f004 fa86 	bl	8005006 <HAL_SRAM_Init>
 8000afa:	4603      	mov	r3, r0
 8000afc:	2b00      	cmp	r3, #0
 8000afe:	d001      	beq.n	8000b04 <MX_FMC_Init+0xbc>
  {
    Error_Handler( );
 8000b00:	f000 fa26 	bl	8000f50 <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 8000b04:	bf00      	nop
 8000b06:	3720      	adds	r7, #32
 8000b08:	46bd      	mov	sp, r7
 8000b0a:	bd80      	pop	{r7, pc}
 8000b0c:	2000122c 	.word	0x2000122c
 8000b10:	a0000104 	.word	0xa0000104

08000b14 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b14:	b580      	push	{r7, lr}
 8000b16:	b08e      	sub	sp, #56	; 0x38
 8000b18:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b1a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b1e:	2200      	movs	r2, #0
 8000b20:	601a      	str	r2, [r3, #0]
 8000b22:	605a      	str	r2, [r3, #4]
 8000b24:	609a      	str	r2, [r3, #8]
 8000b26:	60da      	str	r2, [r3, #12]
 8000b28:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8000b2a:	4bb2      	ldr	r3, [pc, #712]	; (8000df4 <MX_GPIO_Init+0x2e0>)
 8000b2c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b2e:	4ab1      	ldr	r2, [pc, #708]	; (8000df4 <MX_GPIO_Init+0x2e0>)
 8000b30:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000b34:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000b36:	4baf      	ldr	r3, [pc, #700]	; (8000df4 <MX_GPIO_Init+0x2e0>)
 8000b38:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b3a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000b3e:	623b      	str	r3, [r7, #32]
 8000b40:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000b42:	4bac      	ldr	r3, [pc, #688]	; (8000df4 <MX_GPIO_Init+0x2e0>)
 8000b44:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b46:	4aab      	ldr	r2, [pc, #684]	; (8000df4 <MX_GPIO_Init+0x2e0>)
 8000b48:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000b4c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000b4e:	4ba9      	ldr	r3, [pc, #676]	; (8000df4 <MX_GPIO_Init+0x2e0>)
 8000b50:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b52:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000b56:	61fb      	str	r3, [r7, #28]
 8000b58:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000b5a:	4ba6      	ldr	r3, [pc, #664]	; (8000df4 <MX_GPIO_Init+0x2e0>)
 8000b5c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b5e:	4aa5      	ldr	r2, [pc, #660]	; (8000df4 <MX_GPIO_Init+0x2e0>)
 8000b60:	f043 0310 	orr.w	r3, r3, #16
 8000b64:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000b66:	4ba3      	ldr	r3, [pc, #652]	; (8000df4 <MX_GPIO_Init+0x2e0>)
 8000b68:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b6a:	f003 0310 	and.w	r3, r3, #16
 8000b6e:	61bb      	str	r3, [r7, #24]
 8000b70:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b72:	4ba0      	ldr	r3, [pc, #640]	; (8000df4 <MX_GPIO_Init+0x2e0>)
 8000b74:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b76:	4a9f      	ldr	r2, [pc, #636]	; (8000df4 <MX_GPIO_Init+0x2e0>)
 8000b78:	f043 0302 	orr.w	r3, r3, #2
 8000b7c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000b7e:	4b9d      	ldr	r3, [pc, #628]	; (8000df4 <MX_GPIO_Init+0x2e0>)
 8000b80:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b82:	f003 0302 	and.w	r3, r3, #2
 8000b86:	617b      	str	r3, [r7, #20]
 8000b88:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b8a:	4b9a      	ldr	r3, [pc, #616]	; (8000df4 <MX_GPIO_Init+0x2e0>)
 8000b8c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b8e:	4a99      	ldr	r2, [pc, #612]	; (8000df4 <MX_GPIO_Init+0x2e0>)
 8000b90:	f043 0301 	orr.w	r3, r3, #1
 8000b94:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000b96:	4b97      	ldr	r3, [pc, #604]	; (8000df4 <MX_GPIO_Init+0x2e0>)
 8000b98:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b9a:	f003 0301 	and.w	r3, r3, #1
 8000b9e:	613b      	str	r3, [r7, #16]
 8000ba0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000ba2:	4b94      	ldr	r3, [pc, #592]	; (8000df4 <MX_GPIO_Init+0x2e0>)
 8000ba4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ba6:	4a93      	ldr	r2, [pc, #588]	; (8000df4 <MX_GPIO_Init+0x2e0>)
 8000ba8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000bac:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000bae:	4b91      	ldr	r3, [pc, #580]	; (8000df4 <MX_GPIO_Init+0x2e0>)
 8000bb0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000bb2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000bb6:	60fb      	str	r3, [r7, #12]
 8000bb8:	68fb      	ldr	r3, [r7, #12]
  HAL_PWREx_EnableVddIO2();
 8000bba:	f001 fadb 	bl	8002174 <HAL_PWREx_EnableVddIO2>
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000bbe:	4b8d      	ldr	r3, [pc, #564]	; (8000df4 <MX_GPIO_Init+0x2e0>)
 8000bc0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000bc2:	4a8c      	ldr	r2, [pc, #560]	; (8000df4 <MX_GPIO_Init+0x2e0>)
 8000bc4:	f043 0308 	orr.w	r3, r3, #8
 8000bc8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000bca:	4b8a      	ldr	r3, [pc, #552]	; (8000df4 <MX_GPIO_Init+0x2e0>)
 8000bcc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000bce:	f003 0308 	and.w	r3, r3, #8
 8000bd2:	60bb      	str	r3, [r7, #8]
 8000bd4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000bd6:	4b87      	ldr	r3, [pc, #540]	; (8000df4 <MX_GPIO_Init+0x2e0>)
 8000bd8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000bda:	4a86      	ldr	r2, [pc, #536]	; (8000df4 <MX_GPIO_Init+0x2e0>)
 8000bdc:	f043 0304 	orr.w	r3, r3, #4
 8000be0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000be2:	4b84      	ldr	r3, [pc, #528]	; (8000df4 <MX_GPIO_Init+0x2e0>)
 8000be4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000be6:	f003 0304 	and.w	r3, r3, #4
 8000bea:	607b      	str	r3, [r7, #4]
 8000bec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000bee:	4b81      	ldr	r3, [pc, #516]	; (8000df4 <MX_GPIO_Init+0x2e0>)
 8000bf0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000bf2:	4a80      	ldr	r2, [pc, #512]	; (8000df4 <MX_GPIO_Init+0x2e0>)
 8000bf4:	f043 0320 	orr.w	r3, r3, #32
 8000bf8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000bfa:	4b7e      	ldr	r3, [pc, #504]	; (8000df4 <MX_GPIO_Init+0x2e0>)
 8000bfc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000bfe:	f003 0320 	and.w	r3, r3, #32
 8000c02:	603b      	str	r3, [r7, #0]
 8000c04:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOH, MIC_VDD_Pin|DSI_SPI_USART_CS_Pin|LED_GREEN_Pin, GPIO_PIN_RESET);
 8000c06:	2200      	movs	r2, #0
 8000c08:	f244 0114 	movw	r1, #16404	; 0x4014
 8000c0c:	487a      	ldr	r0, [pc, #488]	; (8000df8 <MX_GPIO_Init+0x2e4>)
 8000c0e:	f001 f8af 	bl	8001d70 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(JOY_SEL_GPIO_Port, JOY_SEL_Pin, GPIO_PIN_RESET);
 8000c12:	2200      	movs	r2, #0
 8000c14:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000c18:	4878      	ldr	r0, [pc, #480]	; (8000dfc <MX_GPIO_Init+0x2e8>)
 8000c1a:	f001 f8a9 	bl	8001d70 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI2_CS_GPIO_Port, SPI2_CS_Pin, GPIO_PIN_RESET);
 8000c1e:	2200      	movs	r2, #0
 8000c20:	2140      	movs	r1, #64	; 0x40
 8000c22:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000c26:	f001 f8a3 	bl	8001d70 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(MFX_WAKEUP_GPIO_Port, MFX_WAKEUP_Pin, GPIO_PIN_RESET);
 8000c2a:	2200      	movs	r2, #0
 8000c2c:	2104      	movs	r1, #4
 8000c2e:	4874      	ldr	r0, [pc, #464]	; (8000e00 <MX_GPIO_Init+0x2ec>)
 8000c30:	f001 f89e 	bl	8001d70 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : OCTOSPIM_P2_IO1_Pin OCTOSPIM_P2_IO2_Pin OCTOSPIM_P2_CLK_Pin OCTOSPIM_P2_IO0_Pin */
  GPIO_InitStruct.Pin = OCTOSPIM_P2_IO1_Pin|OCTOSPIM_P2_IO2_Pin|OCTOSPIM_P2_CLK_Pin|OCTOSPIM_P2_IO0_Pin;
 8000c34:	f44f 6364 	mov.w	r3, #3648	; 0xe40
 8000c38:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c3a:	2302      	movs	r3, #2
 8000c3c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c3e:	2300      	movs	r3, #0
 8000c40:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c42:	2303      	movs	r3, #3
 8000c44:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_OCTOSPIM_P2;
 8000c46:	2305      	movs	r3, #5
 8000c48:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8000c4a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c4e:	4619      	mov	r1, r3
 8000c50:	486c      	ldr	r0, [pc, #432]	; (8000e04 <MX_GPIO_Init+0x2f0>)
 8000c52:	f000 fefb 	bl	8001a4c <HAL_GPIO_Init>

  /*Configure GPIO pins : MIC_VDD_Pin DSI_SPI_USART_CS_Pin LED_GREEN_Pin */
  GPIO_InitStruct.Pin = MIC_VDD_Pin|DSI_SPI_USART_CS_Pin|LED_GREEN_Pin;
 8000c56:	f244 0314 	movw	r3, #16404	; 0x4014
 8000c5a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c5c:	2301      	movs	r3, #1
 8000c5e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c60:	2300      	movs	r3, #0
 8000c62:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c64:	2300      	movs	r3, #0
 8000c66:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8000c68:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c6c:	4619      	mov	r1, r3
 8000c6e:	4862      	ldr	r0, [pc, #392]	; (8000df8 <MX_GPIO_Init+0x2e4>)
 8000c70:	f000 feec 	bl	8001a4c <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D6_Pin */
  GPIO_InitStruct.Pin = ARD_D6_Pin;
 8000c74:	2310      	movs	r3, #16
 8000c76:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c78:	2302      	movs	r3, #2
 8000c7a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c7c:	2300      	movs	r3, #0
 8000c7e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c80:	2300      	movs	r3, #0
 8000c82:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8000c84:	2302      	movs	r3, #2
 8000c86:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(ARD_D6_GPIO_Port, &GPIO_InitStruct);
 8000c88:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c8c:	4619      	mov	r1, r3
 8000c8e:	485c      	ldr	r0, [pc, #368]	; (8000e00 <MX_GPIO_Init+0x2ec>)
 8000c90:	f000 fedc 	bl	8001a4c <HAL_GPIO_Init>

  /*Configure GPIO pins : DCMI_D7_Pin DCMI_D5_Pin DCMI_VSYNC_Pin */
  GPIO_InitStruct.Pin = DCMI_D7_Pin|DCMI_D5_Pin|DCMI_VSYNC_Pin;
 8000c94:	23b0      	movs	r3, #176	; 0xb0
 8000c96:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c98:	2302      	movs	r3, #2
 8000c9a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c9c:	2300      	movs	r3, #0
 8000c9e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ca0:	2300      	movs	r3, #0
 8000ca2:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_DCMI;
 8000ca4:	230a      	movs	r3, #10
 8000ca6:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8000ca8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000cac:	4619      	mov	r1, r3
 8000cae:	4855      	ldr	r0, [pc, #340]	; (8000e04 <MX_GPIO_Init+0x2f0>)
 8000cb0:	f000 fecc 	bl	8001a4c <HAL_GPIO_Init>

  /*Configure GPIO pins : OCTOSPIM_P2_IO6_Pin OCTOSPIM_P2_DQS_Pin OCTOSPIM_P2_IO7_Pin OCTOSPIM_P2_CS_Pin */
  GPIO_InitStruct.Pin = OCTOSPIM_P2_IO6_Pin|OCTOSPIM_P2_DQS_Pin|OCTOSPIM_P2_IO7_Pin|OCTOSPIM_P2_CS_Pin;
 8000cb4:	f44f 4316 	mov.w	r3, #38400	; 0x9600
 8000cb8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cba:	2302      	movs	r3, #2
 8000cbc:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cbe:	2300      	movs	r3, #0
 8000cc0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cc2:	2303      	movs	r3, #3
 8000cc4:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_OCTOSPIM_P2;
 8000cc6:	2305      	movs	r3, #5
 8000cc8:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000cca:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000cce:	4619      	mov	r1, r3
 8000cd0:	484d      	ldr	r0, [pc, #308]	; (8000e08 <MX_GPIO_Init+0x2f4>)
 8000cd2:	f000 febb 	bl	8001a4c <HAL_GPIO_Init>

  /*Configure GPIO pin : MFX_IRQ_OUT_Pin */
  GPIO_InitStruct.Pin = MFX_IRQ_OUT_Pin;
 8000cd6:	2302      	movs	r3, #2
 8000cd8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000cda:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000cde:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ce0:	2300      	movs	r3, #0
 8000ce2:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(MFX_IRQ_OUT_GPIO_Port, &GPIO_InitStruct);
 8000ce4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ce8:	4619      	mov	r1, r3
 8000cea:	4846      	ldr	r0, [pc, #280]	; (8000e04 <MX_GPIO_Init+0x2f0>)
 8000cec:	f000 feae 	bl	8001a4c <HAL_GPIO_Init>

  /*Configure GPIO pins : DCMI_D3_Pin DCMI_PIXCLK_Pin DCMI_D2_Pin */
  GPIO_InitStruct.Pin = DCMI_D3_Pin|DCMI_PIXCLK_Pin|DCMI_D2_Pin;
 8000cf0:	f44f 53c1 	mov.w	r3, #6176	; 0x1820
 8000cf4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cf6:	2302      	movs	r3, #2
 8000cf8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cfa:	2300      	movs	r3, #0
 8000cfc:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cfe:	2300      	movs	r3, #0
 8000d00:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_DCMI;
 8000d02:	230a      	movs	r3, #10
 8000d04:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8000d06:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d0a:	4619      	mov	r1, r3
 8000d0c:	483a      	ldr	r0, [pc, #232]	; (8000df8 <MX_GPIO_Init+0x2e4>)
 8000d0e:	f000 fe9d 	bl	8001a4c <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D9_Pin */
  GPIO_InitStruct.Pin = ARD_D9_Pin;
 8000d12:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000d16:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d18:	2302      	movs	r3, #2
 8000d1a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d1c:	2300      	movs	r3, #0
 8000d1e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d20:	2300      	movs	r3, #0
 8000d22:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8000d24:	2303      	movs	r3, #3
 8000d26:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(ARD_D9_GPIO_Port, &GPIO_InitStruct);
 8000d28:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d2c:	4619      	mov	r1, r3
 8000d2e:	4832      	ldr	r0, [pc, #200]	; (8000df8 <MX_GPIO_Init+0x2e4>)
 8000d30:	f000 fe8c 	bl	8001a4c <HAL_GPIO_Init>

  /*Configure GPIO pins : OCTOPSIM_P2_IO4_Pin OCTOSPIM_P2_IO5_Pin OCTOSPI_P2_IO3_Pin */
  GPIO_InitStruct.Pin = OCTOPSIM_P2_IO4_Pin|OCTOSPIM_P2_IO5_Pin|OCTOSPI_P2_IO3_Pin;
 8000d34:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8000d38:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d3a:	2302      	movs	r3, #2
 8000d3c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d3e:	2300      	movs	r3, #0
 8000d40:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d42:	2303      	movs	r3, #3
 8000d44:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_OCTOSPIM_P2;
 8000d46:	2305      	movs	r3, #5
 8000d48:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8000d4a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d4e:	4619      	mov	r1, r3
 8000d50:	4829      	ldr	r0, [pc, #164]	; (8000df8 <MX_GPIO_Init+0x2e4>)
 8000d52:	f000 fe7b 	bl	8001a4c <HAL_GPIO_Init>

  /*Configure GPIO pin : JOY_SEL_Pin */
  GPIO_InitStruct.Pin = JOY_SEL_Pin;
 8000d56:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000d5a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d5c:	2301      	movs	r3, #1
 8000d5e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d60:	2300      	movs	r3, #0
 8000d62:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d64:	2300      	movs	r3, #0
 8000d66:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(JOY_SEL_GPIO_Port, &GPIO_InitStruct);
 8000d68:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d6c:	4619      	mov	r1, r3
 8000d6e:	4823      	ldr	r0, [pc, #140]	; (8000dfc <MX_GPIO_Init+0x2e8>)
 8000d70:	f000 fe6c 	bl	8001a4c <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_14_Pin ARD_15_Pin */
  GPIO_InitStruct.Pin = ARD_14_Pin|ARD_15_Pin;
 8000d74:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8000d78:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000d7a:	2312      	movs	r3, #18
 8000d7c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000d7e:	2301      	movs	r3, #1
 8000d80:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d82:	2303      	movs	r3, #3
 8000d84:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8000d86:	2304      	movs	r3, #4
 8000d88:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000d8a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d8e:	4619      	mov	r1, r3
 8000d90:	481d      	ldr	r0, [pc, #116]	; (8000e08 <MX_GPIO_Init+0x2f4>)
 8000d92:	f000 fe5b 	bl	8001a4c <HAL_GPIO_Init>

  /*Configure GPIO pin : STMOD_INT_Pin */
  GPIO_InitStruct.Pin = STMOD_INT_Pin;
 8000d96:	2340      	movs	r3, #64	; 0x40
 8000d98:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000d9a:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000d9e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000da0:	2300      	movs	r3, #0
 8000da2:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(STMOD_INT_GPIO_Port, &GPIO_InitStruct);
 8000da4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000da8:	4619      	mov	r1, r3
 8000daa:	4814      	ldr	r0, [pc, #80]	; (8000dfc <MX_GPIO_Init+0x2e8>)
 8000dac:	f000 fe4e 	bl	8001a4c <HAL_GPIO_Init>

  /*Configure GPIO pins : DFDATIN3_Pin DF_CKOUT_Pin */
  GPIO_InitStruct.Pin = DFDATIN3_Pin|DF_CKOUT_Pin;
 8000db0:	2384      	movs	r3, #132	; 0x84
 8000db2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000db4:	2302      	movs	r3, #2
 8000db6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000db8:	2300      	movs	r3, #0
 8000dba:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dbc:	2300      	movs	r3, #0
 8000dbe:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8000dc0:	2306      	movs	r3, #6
 8000dc2:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000dc4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000dc8:	4619      	mov	r1, r3
 8000dca:	480c      	ldr	r0, [pc, #48]	; (8000dfc <MX_GPIO_Init+0x2e8>)
 8000dcc:	f000 fe3e 	bl	8001a4c <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D0_Pin ARD_D1_Pin */
  GPIO_InitStruct.Pin = ARD_D0_Pin|ARD_D1_Pin;
 8000dd0:	2303      	movs	r3, #3
 8000dd2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dd4:	2302      	movs	r3, #2
 8000dd6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dd8:	2300      	movs	r3, #0
 8000dda:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ddc:	2303      	movs	r3, #3
 8000dde:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8000de0:	2308      	movs	r3, #8
 8000de2:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000de4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000de8:	4619      	mov	r1, r3
 8000dea:	4804      	ldr	r0, [pc, #16]	; (8000dfc <MX_GPIO_Init+0x2e8>)
 8000dec:	f000 fe2e 	bl	8001a4c <HAL_GPIO_Init>
 8000df0:	e00c      	b.n	8000e0c <MX_GPIO_Init+0x2f8>
 8000df2:	bf00      	nop
 8000df4:	40021000 	.word	0x40021000
 8000df8:	48001c00 	.word	0x48001c00
 8000dfc:	48000800 	.word	0x48000800
 8000e00:	48000400 	.word	0x48000400
 8000e04:	48002000 	.word	0x48002000
 8000e08:	48001800 	.word	0x48001800

  /*Configure GPIO pins : ARD_A2_Pin ARD_A1_Pin */
  GPIO_InitStruct.Pin = ARD_A2_Pin|ARD_A1_Pin;
 8000e0c:	2318      	movs	r3, #24
 8000e0e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000e10:	230b      	movs	r3, #11
 8000e12:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e14:	2300      	movs	r3, #0
 8000e16:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e18:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e1c:	4619      	mov	r1, r3
 8000e1e:	4849      	ldr	r0, [pc, #292]	; (8000f44 <MX_GPIO_Init+0x430>)
 8000e20:	f000 fe14 	bl	8001a4c <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_A4_Pin ARD_A0_Pin */
  GPIO_InitStruct.Pin = ARD_A4_Pin|ARD_A0_Pin;
 8000e24:	2381      	movs	r3, #129	; 0x81
 8000e26:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000e28:	230b      	movs	r3, #11
 8000e2a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e2c:	2300      	movs	r3, #0
 8000e2e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e30:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e34:	4619      	mov	r1, r3
 8000e36:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e3a:	f000 fe07 	bl	8001a4c <HAL_GPIO_Init>

  /*Configure GPIO pin : STMOD_PWM_Pin */
  GPIO_InitStruct.Pin = STMOD_PWM_Pin;
 8000e3e:	2320      	movs	r3, #32
 8000e40:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e42:	2302      	movs	r3, #2
 8000e44:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e46:	2300      	movs	r3, #0
 8000e48:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e4a:	2300      	movs	r3, #0
 8000e4c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000e4e:	2301      	movs	r3, #1
 8000e50:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(STMOD_PWM_GPIO_Port, &GPIO_InitStruct);
 8000e52:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e56:	4619      	mov	r1, r3
 8000e58:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e5c:	f000 fdf6 	bl	8001a4c <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI2_CS_Pin */
  GPIO_InitStruct.Pin = SPI2_CS_Pin;
 8000e60:	2340      	movs	r3, #64	; 0x40
 8000e62:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e64:	2301      	movs	r3, #1
 8000e66:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e68:	2300      	movs	r3, #0
 8000e6a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e6c:	2300      	movs	r3, #0
 8000e6e:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(SPI2_CS_GPIO_Port, &GPIO_InitStruct);
 8000e70:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e74:	4619      	mov	r1, r3
 8000e76:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e7a:	f000 fde7 	bl	8001a4c <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D5_Pin */
  GPIO_InitStruct.Pin = ARD_D5_Pin;
 8000e7e:	2302      	movs	r3, #2
 8000e80:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e82:	2302      	movs	r3, #2
 8000e84:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e86:	2300      	movs	r3, #0
 8000e88:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e8a:	2300      	movs	r3, #0
 8000e8c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8000e8e:	2302      	movs	r3, #2
 8000e90:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(ARD_D5_GPIO_Port, &GPIO_InitStruct);
 8000e92:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e96:	4619      	mov	r1, r3
 8000e98:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e9c:	f000 fdd6 	bl	8001a4c <HAL_GPIO_Init>

  /*Configure GPIO pin : DSI_TE_Pin */
  GPIO_InitStruct.Pin = DSI_TE_Pin;
 8000ea0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000ea4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ea6:	2302      	movs	r3, #2
 8000ea8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eaa:	2300      	movs	r3, #0
 8000eac:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000eae:	2300      	movs	r3, #0
 8000eb0:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_DSI;
 8000eb2:	230b      	movs	r3, #11
 8000eb4:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(DSI_TE_GPIO_Port, &GPIO_InitStruct);
 8000eb6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000eba:	4619      	mov	r1, r3
 8000ebc:	4822      	ldr	r0, [pc, #136]	; (8000f48 <MX_GPIO_Init+0x434>)
 8000ebe:	f000 fdc5 	bl	8001a4c <HAL_GPIO_Init>

  /*Configure GPIO pin : DCMI_HSYNC_Pin */
  GPIO_InitStruct.Pin = DCMI_HSYNC_Pin;
 8000ec2:	2310      	movs	r3, #16
 8000ec4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ec6:	2302      	movs	r3, #2
 8000ec8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eca:	2300      	movs	r3, #0
 8000ecc:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ece:	2300      	movs	r3, #0
 8000ed0:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_DCMI;
 8000ed2:	230a      	movs	r3, #10
 8000ed4:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(DCMI_HSYNC_GPIO_Port, &GPIO_InitStruct);
 8000ed6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000eda:	4619      	mov	r1, r3
 8000edc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000ee0:	f000 fdb4 	bl	8001a4c <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_A3_Pin */
  GPIO_InitStruct.Pin = ARD_A3_Pin;
 8000ee4:	2301      	movs	r3, #1
 8000ee6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000ee8:	230b      	movs	r3, #11
 8000eea:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eec:	2300      	movs	r3, #0
 8000eee:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(ARD_A3_GPIO_Port, &GPIO_InitStruct);
 8000ef0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ef4:	4619      	mov	r1, r3
 8000ef6:	4815      	ldr	r0, [pc, #84]	; (8000f4c <MX_GPIO_Init+0x438>)
 8000ef8:	f000 fda8 	bl	8001a4c <HAL_GPIO_Init>

  /*Configure GPIO pin : MFX_WAKEUP_Pin */
  GPIO_InitStruct.Pin = MFX_WAKEUP_Pin;
 8000efc:	2304      	movs	r3, #4
 8000efe:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f00:	2301      	movs	r3, #1
 8000f02:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f04:	2300      	movs	r3, #0
 8000f06:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f08:	2300      	movs	r3, #0
 8000f0a:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(MFX_WAKEUP_GPIO_Port, &GPIO_InitStruct);
 8000f0c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f10:	4619      	mov	r1, r3
 8000f12:	480e      	ldr	r0, [pc, #56]	; (8000f4c <MX_GPIO_Init+0x438>)
 8000f14:	f000 fd9a 	bl	8001a4c <HAL_GPIO_Init>

  /*Configure GPIO pin : DFDATIN1_Pin */
  GPIO_InitStruct.Pin = DFDATIN1_Pin;
 8000f18:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000f1c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f1e:	2302      	movs	r3, #2
 8000f20:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f22:	2300      	movs	r3, #0
 8000f24:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f26:	2300      	movs	r3, #0
 8000f28:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8000f2a:	2306      	movs	r3, #6
 8000f2c:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(DFDATIN1_GPIO_Port, &GPIO_InitStruct);
 8000f2e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f32:	4619      	mov	r1, r3
 8000f34:	4805      	ldr	r0, [pc, #20]	; (8000f4c <MX_GPIO_Init+0x438>)
 8000f36:	f000 fd89 	bl	8001a4c <HAL_GPIO_Init>

}
 8000f3a:	bf00      	nop
 8000f3c:	3738      	adds	r7, #56	; 0x38
 8000f3e:	46bd      	mov	sp, r7
 8000f40:	bd80      	pop	{r7, pc}
 8000f42:	bf00      	nop
 8000f44:	48000800 	.word	0x48000800
 8000f48:	48001400 	.word	0x48001400
 8000f4c:	48000400 	.word	0x48000400

08000f50 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f50:	b480      	push	{r7}
 8000f52:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f54:	b672      	cpsid	i
}
 8000f56:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f58:	e7fe      	b.n	8000f58 <Error_Handler+0x8>
	...

08000f5c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f5c:	b480      	push	{r7}
 8000f5e:	b083      	sub	sp, #12
 8000f60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f62:	4b0f      	ldr	r3, [pc, #60]	; (8000fa0 <HAL_MspInit+0x44>)
 8000f64:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000f66:	4a0e      	ldr	r2, [pc, #56]	; (8000fa0 <HAL_MspInit+0x44>)
 8000f68:	f043 0301 	orr.w	r3, r3, #1
 8000f6c:	6613      	str	r3, [r2, #96]	; 0x60
 8000f6e:	4b0c      	ldr	r3, [pc, #48]	; (8000fa0 <HAL_MspInit+0x44>)
 8000f70:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000f72:	f003 0301 	and.w	r3, r3, #1
 8000f76:	607b      	str	r3, [r7, #4]
 8000f78:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f7a:	4b09      	ldr	r3, [pc, #36]	; (8000fa0 <HAL_MspInit+0x44>)
 8000f7c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000f7e:	4a08      	ldr	r2, [pc, #32]	; (8000fa0 <HAL_MspInit+0x44>)
 8000f80:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f84:	6593      	str	r3, [r2, #88]	; 0x58
 8000f86:	4b06      	ldr	r3, [pc, #24]	; (8000fa0 <HAL_MspInit+0x44>)
 8000f88:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000f8a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f8e:	603b      	str	r3, [r7, #0]
 8000f90:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f92:	bf00      	nop
 8000f94:	370c      	adds	r7, #12
 8000f96:	46bd      	mov	sp, r7
 8000f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f9c:	4770      	bx	lr
 8000f9e:	bf00      	nop
 8000fa0:	40021000 	.word	0x40021000

08000fa4 <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8000fa4:	b480      	push	{r7}
 8000fa6:	b085      	sub	sp, #20
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	4a0a      	ldr	r2, [pc, #40]	; (8000fdc <HAL_CRC_MspInit+0x38>)
 8000fb2:	4293      	cmp	r3, r2
 8000fb4:	d10b      	bne.n	8000fce <HAL_CRC_MspInit+0x2a>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8000fb6:	4b0a      	ldr	r3, [pc, #40]	; (8000fe0 <HAL_CRC_MspInit+0x3c>)
 8000fb8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000fba:	4a09      	ldr	r2, [pc, #36]	; (8000fe0 <HAL_CRC_MspInit+0x3c>)
 8000fbc:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000fc0:	6493      	str	r3, [r2, #72]	; 0x48
 8000fc2:	4b07      	ldr	r3, [pc, #28]	; (8000fe0 <HAL_CRC_MspInit+0x3c>)
 8000fc4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000fc6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000fca:	60fb      	str	r3, [r7, #12]
 8000fcc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 8000fce:	bf00      	nop
 8000fd0:	3714      	adds	r7, #20
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd8:	4770      	bx	lr
 8000fda:	bf00      	nop
 8000fdc:	40023000 	.word	0x40023000
 8000fe0:	40021000 	.word	0x40021000

08000fe4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	b08a      	sub	sp, #40	; 0x28
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fec:	f107 0314 	add.w	r3, r7, #20
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	601a      	str	r2, [r3, #0]
 8000ff4:	605a      	str	r2, [r3, #4]
 8000ff6:	609a      	str	r2, [r3, #8]
 8000ff8:	60da      	str	r2, [r3, #12]
 8000ffa:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	4a26      	ldr	r2, [pc, #152]	; (800109c <HAL_I2C_MspInit+0xb8>)
 8001002:	4293      	cmp	r3, r2
 8001004:	d146      	bne.n	8001094 <HAL_I2C_MspInit+0xb0>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001006:	4b26      	ldr	r3, [pc, #152]	; (80010a0 <HAL_I2C_MspInit+0xbc>)
 8001008:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800100a:	4a25      	ldr	r2, [pc, #148]	; (80010a0 <HAL_I2C_MspInit+0xbc>)
 800100c:	f043 0302 	orr.w	r3, r3, #2
 8001010:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001012:	4b23      	ldr	r3, [pc, #140]	; (80010a0 <HAL_I2C_MspInit+0xbc>)
 8001014:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001016:	f003 0302 	and.w	r3, r3, #2
 800101a:	613b      	str	r3, [r7, #16]
 800101c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800101e:	4b20      	ldr	r3, [pc, #128]	; (80010a0 <HAL_I2C_MspInit+0xbc>)
 8001020:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001022:	4a1f      	ldr	r2, [pc, #124]	; (80010a0 <HAL_I2C_MspInit+0xbc>)
 8001024:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001028:	64d3      	str	r3, [r2, #76]	; 0x4c
 800102a:	4b1d      	ldr	r3, [pc, #116]	; (80010a0 <HAL_I2C_MspInit+0xbc>)
 800102c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800102e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001032:	60fb      	str	r3, [r7, #12]
 8001034:	68fb      	ldr	r3, [r7, #12]
    HAL_PWREx_EnableVddIO2();
 8001036:	f001 f89d 	bl	8002174 <HAL_PWREx_EnableVddIO2>
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PG13     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = I2C1_SCL_Pin;
 800103a:	2340      	movs	r3, #64	; 0x40
 800103c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800103e:	2312      	movs	r3, #18
 8001040:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001042:	2301      	movs	r3, #1
 8001044:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001046:	2303      	movs	r3, #3
 8001048:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800104a:	2304      	movs	r3, #4
 800104c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(I2C1_SCL_GPIO_Port, &GPIO_InitStruct);
 800104e:	f107 0314 	add.w	r3, r7, #20
 8001052:	4619      	mov	r1, r3
 8001054:	4813      	ldr	r0, [pc, #76]	; (80010a4 <HAL_I2C_MspInit+0xc0>)
 8001056:	f000 fcf9 	bl	8001a4c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2C1_SDA_Pin;
 800105a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800105e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001060:	2312      	movs	r3, #18
 8001062:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001064:	2301      	movs	r3, #1
 8001066:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001068:	2303      	movs	r3, #3
 800106a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800106c:	2304      	movs	r3, #4
 800106e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(I2C1_SDA_GPIO_Port, &GPIO_InitStruct);
 8001070:	f107 0314 	add.w	r3, r7, #20
 8001074:	4619      	mov	r1, r3
 8001076:	480c      	ldr	r0, [pc, #48]	; (80010a8 <HAL_I2C_MspInit+0xc4>)
 8001078:	f000 fce8 	bl	8001a4c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800107c:	4b08      	ldr	r3, [pc, #32]	; (80010a0 <HAL_I2C_MspInit+0xbc>)
 800107e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001080:	4a07      	ldr	r2, [pc, #28]	; (80010a0 <HAL_I2C_MspInit+0xbc>)
 8001082:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001086:	6593      	str	r3, [r2, #88]	; 0x58
 8001088:	4b05      	ldr	r3, [pc, #20]	; (80010a0 <HAL_I2C_MspInit+0xbc>)
 800108a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800108c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001090:	60bb      	str	r3, [r7, #8]
 8001092:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001094:	bf00      	nop
 8001096:	3728      	adds	r7, #40	; 0x28
 8001098:	46bd      	mov	sp, r7
 800109a:	bd80      	pop	{r7, pc}
 800109c:	40005400 	.word	0x40005400
 80010a0:	40021000 	.word	0x40021000
 80010a4:	48000400 	.word	0x48000400
 80010a8:	48001800 	.word	0x48001800

080010ac <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b08a      	sub	sp, #40	; 0x28
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010b4:	f107 0314 	add.w	r3, r7, #20
 80010b8:	2200      	movs	r2, #0
 80010ba:	601a      	str	r2, [r3, #0]
 80010bc:	605a      	str	r2, [r3, #4]
 80010be:	609a      	str	r2, [r3, #8]
 80010c0:	60da      	str	r2, [r3, #12]
 80010c2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	4a25      	ldr	r2, [pc, #148]	; (8001160 <HAL_SPI_MspInit+0xb4>)
 80010ca:	4293      	cmp	r3, r2
 80010cc:	d144      	bne.n	8001158 <HAL_SPI_MspInit+0xac>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80010ce:	4b25      	ldr	r3, [pc, #148]	; (8001164 <HAL_SPI_MspInit+0xb8>)
 80010d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80010d2:	4a24      	ldr	r2, [pc, #144]	; (8001164 <HAL_SPI_MspInit+0xb8>)
 80010d4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80010d8:	6593      	str	r3, [r2, #88]	; 0x58
 80010da:	4b22      	ldr	r3, [pc, #136]	; (8001164 <HAL_SPI_MspInit+0xb8>)
 80010dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80010de:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80010e2:	613b      	str	r3, [r7, #16]
 80010e4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOI_CLK_ENABLE();
 80010e6:	4b1f      	ldr	r3, [pc, #124]	; (8001164 <HAL_SPI_MspInit+0xb8>)
 80010e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010ea:	4a1e      	ldr	r2, [pc, #120]	; (8001164 <HAL_SPI_MspInit+0xb8>)
 80010ec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80010f0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80010f2:	4b1c      	ldr	r3, [pc, #112]	; (8001164 <HAL_SPI_MspInit+0xb8>)
 80010f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80010fa:	60fb      	str	r3, [r7, #12]
 80010fc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80010fe:	4b19      	ldr	r3, [pc, #100]	; (8001164 <HAL_SPI_MspInit+0xb8>)
 8001100:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001102:	4a18      	ldr	r2, [pc, #96]	; (8001164 <HAL_SPI_MspInit+0xb8>)
 8001104:	f043 0302 	orr.w	r3, r3, #2
 8001108:	64d3      	str	r3, [r2, #76]	; 0x4c
 800110a:	4b16      	ldr	r3, [pc, #88]	; (8001164 <HAL_SPI_MspInit+0xb8>)
 800110c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800110e:	f003 0302 	and.w	r3, r3, #2
 8001112:	60bb      	str	r3, [r7, #8]
 8001114:	68bb      	ldr	r3, [r7, #8]
    PI0     ------> SPI2_NSS
    PB15     ------> SPI2_MOSI
    PB14     ------> SPI2_MISO
    PB13     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = ARD_10_Pin;
 8001116:	2301      	movs	r3, #1
 8001118:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800111a:	2302      	movs	r3, #2
 800111c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800111e:	2300      	movs	r3, #0
 8001120:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001122:	2303      	movs	r3, #3
 8001124:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001126:	2305      	movs	r3, #5
 8001128:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(ARD_10_GPIO_Port, &GPIO_InitStruct);
 800112a:	f107 0314 	add.w	r3, r7, #20
 800112e:	4619      	mov	r1, r3
 8001130:	480d      	ldr	r0, [pc, #52]	; (8001168 <HAL_SPI_MspInit+0xbc>)
 8001132:	f000 fc8b 	bl	8001a4c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SPI_MOSI_Pin|SPI2_MISO_Pin|SPI2_CLK_Pin;
 8001136:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 800113a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800113c:	2302      	movs	r3, #2
 800113e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001140:	2300      	movs	r3, #0
 8001142:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001144:	2303      	movs	r3, #3
 8001146:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001148:	2305      	movs	r3, #5
 800114a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800114c:	f107 0314 	add.w	r3, r7, #20
 8001150:	4619      	mov	r1, r3
 8001152:	4806      	ldr	r0, [pc, #24]	; (800116c <HAL_SPI_MspInit+0xc0>)
 8001154:	f000 fc7a 	bl	8001a4c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8001158:	bf00      	nop
 800115a:	3728      	adds	r7, #40	; 0x28
 800115c:	46bd      	mov	sp, r7
 800115e:	bd80      	pop	{r7, pc}
 8001160:	40003800 	.word	0x40003800
 8001164:	40021000 	.word	0x40021000
 8001168:	48002000 	.word	0x48002000
 800116c:	48000400 	.word	0x48000400

08001170 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001170:	b580      	push	{r7, lr}
 8001172:	b08c      	sub	sp, #48	; 0x30
 8001174:	af00      	add	r7, sp, #0
 8001176:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001178:	f107 031c 	add.w	r3, r7, #28
 800117c:	2200      	movs	r2, #0
 800117e:	601a      	str	r2, [r3, #0]
 8001180:	605a      	str	r2, [r3, #4]
 8001182:	609a      	str	r2, [r3, #8]
 8001184:	60da      	str	r2, [r3, #12]
 8001186:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	4a3e      	ldr	r2, [pc, #248]	; (8001288 <HAL_UART_MspInit+0x118>)
 800118e:	4293      	cmp	r3, r2
 8001190:	d129      	bne.n	80011e6 <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001192:	4b3e      	ldr	r3, [pc, #248]	; (800128c <HAL_UART_MspInit+0x11c>)
 8001194:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001196:	4a3d      	ldr	r2, [pc, #244]	; (800128c <HAL_UART_MspInit+0x11c>)
 8001198:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800119c:	6593      	str	r3, [r2, #88]	; 0x58
 800119e:	4b3b      	ldr	r3, [pc, #236]	; (800128c <HAL_UART_MspInit+0x11c>)
 80011a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80011a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011a6:	61bb      	str	r3, [r7, #24]
 80011a8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011aa:	4b38      	ldr	r3, [pc, #224]	; (800128c <HAL_UART_MspInit+0x11c>)
 80011ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011ae:	4a37      	ldr	r2, [pc, #220]	; (800128c <HAL_UART_MspInit+0x11c>)
 80011b0:	f043 0301 	orr.w	r3, r3, #1
 80011b4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80011b6:	4b35      	ldr	r3, [pc, #212]	; (800128c <HAL_UART_MspInit+0x11c>)
 80011b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011ba:	f003 0301 	and.w	r3, r3, #1
 80011be:	617b      	str	r3, [r7, #20]
 80011c0:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA3     ------> USART2_RX
    PA2     ------> USART2_TX
    */
    GPIO_InitStruct.Pin = USART2_RX_Pin|USART2_TX_Pin;
 80011c2:	230c      	movs	r3, #12
 80011c4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011c6:	2302      	movs	r3, #2
 80011c8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ca:	2300      	movs	r3, #0
 80011cc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011ce:	2303      	movs	r3, #3
 80011d0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80011d2:	2307      	movs	r3, #7
 80011d4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011d6:	f107 031c 	add.w	r3, r7, #28
 80011da:	4619      	mov	r1, r3
 80011dc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80011e0:	f000 fc34 	bl	8001a4c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80011e4:	e04b      	b.n	800127e <HAL_UART_MspInit+0x10e>
  else if(huart->Instance==USART3)
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	4a29      	ldr	r2, [pc, #164]	; (8001290 <HAL_UART_MspInit+0x120>)
 80011ec:	4293      	cmp	r3, r2
 80011ee:	d146      	bne.n	800127e <HAL_UART_MspInit+0x10e>
    __HAL_RCC_USART3_CLK_ENABLE();
 80011f0:	4b26      	ldr	r3, [pc, #152]	; (800128c <HAL_UART_MspInit+0x11c>)
 80011f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80011f4:	4a25      	ldr	r2, [pc, #148]	; (800128c <HAL_UART_MspInit+0x11c>)
 80011f6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80011fa:	6593      	str	r3, [r2, #88]	; 0x58
 80011fc:	4b23      	ldr	r3, [pc, #140]	; (800128c <HAL_UART_MspInit+0x11c>)
 80011fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001200:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001204:	613b      	str	r3, [r7, #16]
 8001206:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001208:	4b20      	ldr	r3, [pc, #128]	; (800128c <HAL_UART_MspInit+0x11c>)
 800120a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800120c:	4a1f      	ldr	r2, [pc, #124]	; (800128c <HAL_UART_MspInit+0x11c>)
 800120e:	f043 0301 	orr.w	r3, r3, #1
 8001212:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001214:	4b1d      	ldr	r3, [pc, #116]	; (800128c <HAL_UART_MspInit+0x11c>)
 8001216:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001218:	f003 0301 	and.w	r3, r3, #1
 800121c:	60fb      	str	r3, [r7, #12]
 800121e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001220:	4b1a      	ldr	r3, [pc, #104]	; (800128c <HAL_UART_MspInit+0x11c>)
 8001222:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001224:	4a19      	ldr	r2, [pc, #100]	; (800128c <HAL_UART_MspInit+0x11c>)
 8001226:	f043 0302 	orr.w	r3, r3, #2
 800122a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800122c:	4b17      	ldr	r3, [pc, #92]	; (800128c <HAL_UART_MspInit+0x11c>)
 800122e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001230:	f003 0302 	and.w	r3, r3, #2
 8001234:	60bb      	str	r3, [r7, #8]
 8001236:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = USART3_RTS_Pin;
 8001238:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800123c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800123e:	2302      	movs	r3, #2
 8001240:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001242:	2300      	movs	r3, #0
 8001244:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001246:	2303      	movs	r3, #3
 8001248:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800124a:	2307      	movs	r3, #7
 800124c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(USART3_RTS_GPIO_Port, &GPIO_InitStruct);
 800124e:	f107 031c 	add.w	r3, r7, #28
 8001252:	4619      	mov	r1, r3
 8001254:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001258:	f000 fbf8 	bl	8001a4c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = USART3_RX_Pin|USART3_TX_Pin;
 800125c:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001260:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001262:	2302      	movs	r3, #2
 8001264:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001266:	2300      	movs	r3, #0
 8001268:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800126a:	2303      	movs	r3, #3
 800126c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800126e:	2307      	movs	r3, #7
 8001270:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001272:	f107 031c 	add.w	r3, r7, #28
 8001276:	4619      	mov	r1, r3
 8001278:	4806      	ldr	r0, [pc, #24]	; (8001294 <HAL_UART_MspInit+0x124>)
 800127a:	f000 fbe7 	bl	8001a4c <HAL_GPIO_Init>
}
 800127e:	bf00      	nop
 8001280:	3730      	adds	r7, #48	; 0x30
 8001282:	46bd      	mov	sp, r7
 8001284:	bd80      	pop	{r7, pc}
 8001286:	bf00      	nop
 8001288:	40004400 	.word	0x40004400
 800128c:	40021000 	.word	0x40021000
 8001290:	40004800 	.word	0x40004800
 8001294:	48000400 	.word	0x48000400

08001298 <HAL_FMC_MspInit>:

}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 8001298:	b580      	push	{r7, lr}
 800129a:	b086      	sub	sp, #24
 800129c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 800129e:	1d3b      	adds	r3, r7, #4
 80012a0:	2200      	movs	r2, #0
 80012a2:	601a      	str	r2, [r3, #0]
 80012a4:	605a      	str	r2, [r3, #4]
 80012a6:	609a      	str	r2, [r3, #8]
 80012a8:	60da      	str	r2, [r3, #12]
 80012aa:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 80012ac:	4b32      	ldr	r3, [pc, #200]	; (8001378 <HAL_FMC_MspInit+0xe0>)
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d15d      	bne.n	8001370 <HAL_FMC_MspInit+0xd8>
    return;
  }
  FMC_Initialized = 1;
 80012b4:	4b30      	ldr	r3, [pc, #192]	; (8001378 <HAL_FMC_MspInit+0xe0>)
 80012b6:	2201      	movs	r2, #1
 80012b8:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 80012ba:	4b30      	ldr	r3, [pc, #192]	; (800137c <HAL_FMC_MspInit+0xe4>)
 80012bc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80012be:	4a2f      	ldr	r2, [pc, #188]	; (800137c <HAL_FMC_MspInit+0xe4>)
 80012c0:	f043 0301 	orr.w	r3, r3, #1
 80012c4:	6513      	str	r3, [r2, #80]	; 0x50
 80012c6:	4b2d      	ldr	r3, [pc, #180]	; (800137c <HAL_FMC_MspInit+0xe4>)
 80012c8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80012ca:	f003 0301 	and.w	r3, r3, #1
 80012ce:	603b      	str	r3, [r7, #0]
 80012d0:	683b      	ldr	r3, [r7, #0]
  PF13   ------> FMC_A7
  PE12   ------> FMC_D9
  PF12   ------> FMC_A6
  PE11   ------> FMC_D8
  */
  GPIO_InitStruct.Pin = PSRAM_NBL0_Pin|PSRAM_NBL1_Pin|PSRAM_A20_Pin|PSRAM_A19_Pin
 80012d2:	f64f 739b 	movw	r3, #65435	; 0xff9b
 80012d6:	607b      	str	r3, [r7, #4]
                          |D7_Pin|D6_Pin|D12_Pin|D5_Pin
                          |D11_Pin|D4_Pin|D10_Pin|D9_Pin
                          |D8_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012d8:	2302      	movs	r3, #2
 80012da:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012dc:	2300      	movs	r3, #0
 80012de:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012e0:	2303      	movs	r3, #3
 80012e2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80012e4:	230c      	movs	r3, #12
 80012e6:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80012e8:	1d3b      	adds	r3, r7, #4
 80012ea:	4619      	mov	r1, r3
 80012ec:	4824      	ldr	r0, [pc, #144]	; (8001380 <HAL_FMC_MspInit+0xe8>)
 80012ee:	f000 fbad 	bl	8001a4c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = D2_Pin|PSRAM_OE_Pin|D3_Pin|PSRAM_WE_Pin
 80012f2:	f64f 73fb 	movw	r3, #65531	; 0xfffb
 80012f6:	607b      	str	r3, [r7, #4]
                          |PSRAM_WAIT_Pin|PSRAM_CLK_Pin|PSRAM_NE1_Pin|PSRAM_A18_Pin
                          |D1_Pin|D0_Pin|PSRAM_A17_Pin|PSRAM_A16_Pin
                          |D15_Pin|D14_Pin|D13_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012f8:	2302      	movs	r3, #2
 80012fa:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012fc:	2300      	movs	r3, #0
 80012fe:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001300:	2303      	movs	r3, #3
 8001302:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001304:	230c      	movs	r3, #12
 8001306:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001308:	1d3b      	adds	r3, r7, #4
 800130a:	4619      	mov	r1, r3
 800130c:	481d      	ldr	r0, [pc, #116]	; (8001384 <HAL_FMC_MspInit+0xec>)
 800130e:	f000 fb9d 	bl	8001a4c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = PSRAM_ADV_Pin;
 8001312:	2380      	movs	r3, #128	; 0x80
 8001314:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001316:	2302      	movs	r3, #2
 8001318:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800131a:	2300      	movs	r3, #0
 800131c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800131e:	2303      	movs	r3, #3
 8001320:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001322:	230c      	movs	r3, #12
 8001324:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(PSRAM_ADV_GPIO_Port, &GPIO_InitStruct);
 8001326:	1d3b      	adds	r3, r7, #4
 8001328:	4619      	mov	r1, r3
 800132a:	4817      	ldr	r0, [pc, #92]	; (8001388 <HAL_FMC_MspInit+0xf0>)
 800132c:	f000 fb8e 	bl	8001a4c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = PSRAM_A2_Pin|PSRAM_A1_Pin|PSRAM_A0_Pin|PSRAM_A3_Pin
 8001330:	f24f 033f 	movw	r3, #61503	; 0xf03f
 8001334:	607b      	str	r3, [r7, #4]
                          |PSRAM_A4_Pin|PSRAM_A5_Pin|PSRAM_A9_Pin|PSRAM_A8_Pin
                          |PSRAM_A7_Pin|PSRAM_A6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001336:	2302      	movs	r3, #2
 8001338:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800133a:	2300      	movs	r3, #0
 800133c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800133e:	2303      	movs	r3, #3
 8001340:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001342:	230c      	movs	r3, #12
 8001344:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001346:	1d3b      	adds	r3, r7, #4
 8001348:	4619      	mov	r1, r3
 800134a:	4810      	ldr	r0, [pc, #64]	; (800138c <HAL_FMC_MspInit+0xf4>)
 800134c:	f000 fb7e 	bl	8001a4c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = PSRAM_A14_Pin|PSRAM_A13_Pin|PSRAM_A15_Pin|PSRAM_A11_Pin
 8001350:	233f      	movs	r3, #63	; 0x3f
 8001352:	607b      	str	r3, [r7, #4]
                          |PSRAM_A12_Pin|PSRAM_A10_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001354:	2302      	movs	r3, #2
 8001356:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001358:	2300      	movs	r3, #0
 800135a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800135c:	2303      	movs	r3, #3
 800135e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001360:	230c      	movs	r3, #12
 8001362:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001364:	1d3b      	adds	r3, r7, #4
 8001366:	4619      	mov	r1, r3
 8001368:	4809      	ldr	r0, [pc, #36]	; (8001390 <HAL_FMC_MspInit+0xf8>)
 800136a:	f000 fb6f 	bl	8001a4c <HAL_GPIO_Init>
 800136e:	e000      	b.n	8001372 <HAL_FMC_MspInit+0xda>
    return;
 8001370:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 8001372:	3718      	adds	r7, #24
 8001374:	46bd      	mov	sp, r7
 8001376:	bd80      	pop	{r7, pc}
 8001378:	2000127c 	.word	0x2000127c
 800137c:	40021000 	.word	0x40021000
 8001380:	48001000 	.word	0x48001000
 8001384:	48000c00 	.word	0x48000c00
 8001388:	48000400 	.word	0x48000400
 800138c:	48001400 	.word	0x48001400
 8001390:	48001800 	.word	0x48001800

08001394 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* hsram){
 8001394:	b580      	push	{r7, lr}
 8001396:	b082      	sub	sp, #8
 8001398:	af00      	add	r7, sp, #0
 800139a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FMC_MspInit();
 800139c:	f7ff ff7c 	bl	8001298 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 80013a0:	bf00      	nop
 80013a2:	3708      	adds	r7, #8
 80013a4:	46bd      	mov	sp, r7
 80013a6:	bd80      	pop	{r7, pc}

080013a8 <HAL_SAI_MspInit>:
}

static uint32_t SAI1_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* hsai)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b088      	sub	sp, #32
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
/* SAI1 */
    if(hsai->Instance==SAI1_Block_A)
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	4a1e      	ldr	r2, [pc, #120]	; (8001430 <HAL_SAI_MspInit+0x88>)
 80013b6:	4293      	cmp	r3, r2
 80013b8:	d135      	bne.n	8001426 <HAL_SAI_MspInit+0x7e>
    {
    /* Peripheral clock enable */
    if (SAI1_client == 0)
 80013ba:	4b1e      	ldr	r3, [pc, #120]	; (8001434 <HAL_SAI_MspInit+0x8c>)
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d10b      	bne.n	80013da <HAL_SAI_MspInit+0x32>
    {
       __HAL_RCC_SAI1_CLK_ENABLE();
 80013c2:	4b1d      	ldr	r3, [pc, #116]	; (8001438 <HAL_SAI_MspInit+0x90>)
 80013c4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80013c6:	4a1c      	ldr	r2, [pc, #112]	; (8001438 <HAL_SAI_MspInit+0x90>)
 80013c8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80013cc:	6613      	str	r3, [r2, #96]	; 0x60
 80013ce:	4b1a      	ldr	r3, [pc, #104]	; (8001438 <HAL_SAI_MspInit+0x90>)
 80013d0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80013d2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80013d6:	60bb      	str	r3, [r7, #8]
 80013d8:	68bb      	ldr	r3, [r7, #8]
    }
    SAI1_client ++;
 80013da:	4b16      	ldr	r3, [pc, #88]	; (8001434 <HAL_SAI_MspInit+0x8c>)
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	3301      	adds	r3, #1
 80013e0:	4a14      	ldr	r2, [pc, #80]	; (8001434 <HAL_SAI_MspInit+0x8c>)
 80013e2:	6013      	str	r3, [r2, #0]
    PE2     ------> SAI1_MCLK_A
    PB9     ------> SAI1_FS_A
    PE6     ------> SAI1_SD_A
    PE5     ------> SAI1_SCK_A
    */
    GPIO_InitStruct.Pin = SAI1_SDB_Pin|SAI1_FSA_Pin;
 80013e4:	f44f 7308 	mov.w	r3, #544	; 0x220
 80013e8:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013ea:	2302      	movs	r3, #2
 80013ec:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013ee:	2300      	movs	r3, #0
 80013f0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013f2:	2300      	movs	r3, #0
 80013f4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 80013f6:	230d      	movs	r3, #13
 80013f8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013fa:	f107 030c 	add.w	r3, r7, #12
 80013fe:	4619      	mov	r1, r3
 8001400:	480e      	ldr	r0, [pc, #56]	; (800143c <HAL_SAI_MspInit+0x94>)
 8001402:	f000 fb23 	bl	8001a4c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SAI1_MCKA_Pin|SAI1_SDA_Pin|SAI1_SCKA_Pin;
 8001406:	2364      	movs	r3, #100	; 0x64
 8001408:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800140a:	2302      	movs	r3, #2
 800140c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800140e:	2300      	movs	r3, #0
 8001410:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001412:	2300      	movs	r3, #0
 8001414:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8001416:	230d      	movs	r3, #13
 8001418:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800141a:	f107 030c 	add.w	r3, r7, #12
 800141e:	4619      	mov	r1, r3
 8001420:	4807      	ldr	r0, [pc, #28]	; (8001440 <HAL_SAI_MspInit+0x98>)
 8001422:	f000 fb13 	bl	8001a4c <HAL_GPIO_Init>

    }
}
 8001426:	bf00      	nop
 8001428:	3720      	adds	r7, #32
 800142a:	46bd      	mov	sp, r7
 800142c:	bd80      	pop	{r7, pc}
 800142e:	bf00      	nop
 8001430:	40015404 	.word	0x40015404
 8001434:	20001280 	.word	0x20001280
 8001438:	40021000 	.word	0x40021000
 800143c:	48000400 	.word	0x48000400
 8001440:	48001000 	.word	0x48001000

08001444 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001444:	b480      	push	{r7}
 8001446:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001448:	e7fe      	b.n	8001448 <NMI_Handler+0x4>

0800144a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800144a:	b480      	push	{r7}
 800144c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800144e:	e7fe      	b.n	800144e <HardFault_Handler+0x4>

08001450 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001450:	b480      	push	{r7}
 8001452:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001454:	e7fe      	b.n	8001454 <MemManage_Handler+0x4>

08001456 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001456:	b480      	push	{r7}
 8001458:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800145a:	e7fe      	b.n	800145a <BusFault_Handler+0x4>

0800145c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800145c:	b480      	push	{r7}
 800145e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001460:	e7fe      	b.n	8001460 <UsageFault_Handler+0x4>

08001462 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001462:	b480      	push	{r7}
 8001464:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001466:	bf00      	nop
 8001468:	46bd      	mov	sp, r7
 800146a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800146e:	4770      	bx	lr

08001470 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001470:	b480      	push	{r7}
 8001472:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001474:	bf00      	nop
 8001476:	46bd      	mov	sp, r7
 8001478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800147c:	4770      	bx	lr

0800147e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800147e:	b480      	push	{r7}
 8001480:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001482:	bf00      	nop
 8001484:	46bd      	mov	sp, r7
 8001486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800148a:	4770      	bx	lr

0800148c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800148c:	b580      	push	{r7, lr}
 800148e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001490:	f000 f8c8 	bl	8001624 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001494:	bf00      	nop
 8001496:	bd80      	pop	{r7, pc}

08001498 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001498:	b580      	push	{r7, lr}
 800149a:	b086      	sub	sp, #24
 800149c:	af00      	add	r7, sp, #0
 800149e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80014a0:	4a14      	ldr	r2, [pc, #80]	; (80014f4 <_sbrk+0x5c>)
 80014a2:	4b15      	ldr	r3, [pc, #84]	; (80014f8 <_sbrk+0x60>)
 80014a4:	1ad3      	subs	r3, r2, r3
 80014a6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80014a8:	697b      	ldr	r3, [r7, #20]
 80014aa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80014ac:	4b13      	ldr	r3, [pc, #76]	; (80014fc <_sbrk+0x64>)
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	d102      	bne.n	80014ba <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80014b4:	4b11      	ldr	r3, [pc, #68]	; (80014fc <_sbrk+0x64>)
 80014b6:	4a12      	ldr	r2, [pc, #72]	; (8001500 <_sbrk+0x68>)
 80014b8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80014ba:	4b10      	ldr	r3, [pc, #64]	; (80014fc <_sbrk+0x64>)
 80014bc:	681a      	ldr	r2, [r3, #0]
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	4413      	add	r3, r2
 80014c2:	693a      	ldr	r2, [r7, #16]
 80014c4:	429a      	cmp	r2, r3
 80014c6:	d207      	bcs.n	80014d8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80014c8:	f008 fe46 	bl	800a158 <__errno>
 80014cc:	4603      	mov	r3, r0
 80014ce:	220c      	movs	r2, #12
 80014d0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80014d2:	f04f 33ff 	mov.w	r3, #4294967295
 80014d6:	e009      	b.n	80014ec <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80014d8:	4b08      	ldr	r3, [pc, #32]	; (80014fc <_sbrk+0x64>)
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80014de:	4b07      	ldr	r3, [pc, #28]	; (80014fc <_sbrk+0x64>)
 80014e0:	681a      	ldr	r2, [r3, #0]
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	4413      	add	r3, r2
 80014e6:	4a05      	ldr	r2, [pc, #20]	; (80014fc <_sbrk+0x64>)
 80014e8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80014ea:	68fb      	ldr	r3, [r7, #12]
}
 80014ec:	4618      	mov	r0, r3
 80014ee:	3718      	adds	r7, #24
 80014f0:	46bd      	mov	sp, r7
 80014f2:	bd80      	pop	{r7, pc}
 80014f4:	200a0000 	.word	0x200a0000
 80014f8:	00000800 	.word	0x00000800
 80014fc:	20001284 	.word	0x20001284
 8001500:	200224f8 	.word	0x200224f8

08001504 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001504:	b480      	push	{r7}
 8001506:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001508:	4b06      	ldr	r3, [pc, #24]	; (8001524 <SystemInit+0x20>)
 800150a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800150e:	4a05      	ldr	r2, [pc, #20]	; (8001524 <SystemInit+0x20>)
 8001510:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001514:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8001518:	bf00      	nop
 800151a:	46bd      	mov	sp, r7
 800151c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001520:	4770      	bx	lr
 8001522:	bf00      	nop
 8001524:	e000ed00 	.word	0xe000ed00

08001528 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001528:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001560 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800152c:	f7ff ffea 	bl	8001504 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001530:	480c      	ldr	r0, [pc, #48]	; (8001564 <LoopForever+0x6>)
  ldr r1, =_edata
 8001532:	490d      	ldr	r1, [pc, #52]	; (8001568 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001534:	4a0d      	ldr	r2, [pc, #52]	; (800156c <LoopForever+0xe>)
  movs r3, #0
 8001536:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001538:	e002      	b.n	8001540 <LoopCopyDataInit>

0800153a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800153a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800153c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800153e:	3304      	adds	r3, #4

08001540 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001540:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001542:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001544:	d3f9      	bcc.n	800153a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001546:	4a0a      	ldr	r2, [pc, #40]	; (8001570 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001548:	4c0a      	ldr	r4, [pc, #40]	; (8001574 <LoopForever+0x16>)
  movs r3, #0
 800154a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800154c:	e001      	b.n	8001552 <LoopFillZerobss>

0800154e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800154e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001550:	3204      	adds	r2, #4

08001552 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001552:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001554:	d3fb      	bcc.n	800154e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001556:	f008 fe05 	bl	800a164 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800155a:	f7ff f823 	bl	80005a4 <main>

0800155e <LoopForever>:

LoopForever:
    b LoopForever
 800155e:	e7fe      	b.n	800155e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001560:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8001564:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001568:	20000f6c 	.word	0x20000f6c
  ldr r2, =_sidata
 800156c:	08061b68 	.word	0x08061b68
  ldr r2, =_sbss
 8001570:	20000f80 	.word	0x20000f80
  ldr r4, =_ebss
 8001574:	200224f8 	.word	0x200224f8

08001578 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001578:	e7fe      	b.n	8001578 <ADC1_IRQHandler>

0800157a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800157a:	b580      	push	{r7, lr}
 800157c:	b082      	sub	sp, #8
 800157e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001580:	2300      	movs	r3, #0
 8001582:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001584:	2003      	movs	r0, #3
 8001586:	f000 f943 	bl	8001810 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800158a:	2000      	movs	r0, #0
 800158c:	f000 f80e 	bl	80015ac <HAL_InitTick>
 8001590:	4603      	mov	r3, r0
 8001592:	2b00      	cmp	r3, #0
 8001594:	d002      	beq.n	800159c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001596:	2301      	movs	r3, #1
 8001598:	71fb      	strb	r3, [r7, #7]
 800159a:	e001      	b.n	80015a0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800159c:	f7ff fcde 	bl	8000f5c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80015a0:	79fb      	ldrb	r3, [r7, #7]
}
 80015a2:	4618      	mov	r0, r3
 80015a4:	3708      	adds	r7, #8
 80015a6:	46bd      	mov	sp, r7
 80015a8:	bd80      	pop	{r7, pc}
	...

080015ac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	b084      	sub	sp, #16
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80015b4:	2300      	movs	r3, #0
 80015b6:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80015b8:	4b17      	ldr	r3, [pc, #92]	; (8001618 <HAL_InitTick+0x6c>)
 80015ba:	781b      	ldrb	r3, [r3, #0]
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d023      	beq.n	8001608 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80015c0:	4b16      	ldr	r3, [pc, #88]	; (800161c <HAL_InitTick+0x70>)
 80015c2:	681a      	ldr	r2, [r3, #0]
 80015c4:	4b14      	ldr	r3, [pc, #80]	; (8001618 <HAL_InitTick+0x6c>)
 80015c6:	781b      	ldrb	r3, [r3, #0]
 80015c8:	4619      	mov	r1, r3
 80015ca:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80015ce:	fbb3 f3f1 	udiv	r3, r3, r1
 80015d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80015d6:	4618      	mov	r0, r3
 80015d8:	f000 f941 	bl	800185e <HAL_SYSTICK_Config>
 80015dc:	4603      	mov	r3, r0
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d10f      	bne.n	8001602 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	2b0f      	cmp	r3, #15
 80015e6:	d809      	bhi.n	80015fc <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80015e8:	2200      	movs	r2, #0
 80015ea:	6879      	ldr	r1, [r7, #4]
 80015ec:	f04f 30ff 	mov.w	r0, #4294967295
 80015f0:	f000 f919 	bl	8001826 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80015f4:	4a0a      	ldr	r2, [pc, #40]	; (8001620 <HAL_InitTick+0x74>)
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	6013      	str	r3, [r2, #0]
 80015fa:	e007      	b.n	800160c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80015fc:	2301      	movs	r3, #1
 80015fe:	73fb      	strb	r3, [r7, #15]
 8001600:	e004      	b.n	800160c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001602:	2301      	movs	r3, #1
 8001604:	73fb      	strb	r3, [r7, #15]
 8001606:	e001      	b.n	800160c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001608:	2301      	movs	r3, #1
 800160a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800160c:	7bfb      	ldrb	r3, [r7, #15]
}
 800160e:	4618      	mov	r0, r3
 8001610:	3710      	adds	r7, #16
 8001612:	46bd      	mov	sp, r7
 8001614:	bd80      	pop	{r7, pc}
 8001616:	bf00      	nop
 8001618:	20000008 	.word	0x20000008
 800161c:	20000000 	.word	0x20000000
 8001620:	20000004 	.word	0x20000004

08001624 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001624:	b480      	push	{r7}
 8001626:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001628:	4b06      	ldr	r3, [pc, #24]	; (8001644 <HAL_IncTick+0x20>)
 800162a:	781b      	ldrb	r3, [r3, #0]
 800162c:	461a      	mov	r2, r3
 800162e:	4b06      	ldr	r3, [pc, #24]	; (8001648 <HAL_IncTick+0x24>)
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	4413      	add	r3, r2
 8001634:	4a04      	ldr	r2, [pc, #16]	; (8001648 <HAL_IncTick+0x24>)
 8001636:	6013      	str	r3, [r2, #0]
}
 8001638:	bf00      	nop
 800163a:	46bd      	mov	sp, r7
 800163c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001640:	4770      	bx	lr
 8001642:	bf00      	nop
 8001644:	20000008 	.word	0x20000008
 8001648:	20001288 	.word	0x20001288

0800164c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800164c:	b480      	push	{r7}
 800164e:	af00      	add	r7, sp, #0
  return uwTick;
 8001650:	4b03      	ldr	r3, [pc, #12]	; (8001660 <HAL_GetTick+0x14>)
 8001652:	681b      	ldr	r3, [r3, #0]
}
 8001654:	4618      	mov	r0, r3
 8001656:	46bd      	mov	sp, r7
 8001658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800165c:	4770      	bx	lr
 800165e:	bf00      	nop
 8001660:	20001288 	.word	0x20001288

08001664 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001664:	b580      	push	{r7, lr}
 8001666:	b084      	sub	sp, #16
 8001668:	af00      	add	r7, sp, #0
 800166a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800166c:	f7ff ffee 	bl	800164c <HAL_GetTick>
 8001670:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001676:	68fb      	ldr	r3, [r7, #12]
 8001678:	f1b3 3fff 	cmp.w	r3, #4294967295
 800167c:	d005      	beq.n	800168a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800167e:	4b0a      	ldr	r3, [pc, #40]	; (80016a8 <HAL_Delay+0x44>)
 8001680:	781b      	ldrb	r3, [r3, #0]
 8001682:	461a      	mov	r2, r3
 8001684:	68fb      	ldr	r3, [r7, #12]
 8001686:	4413      	add	r3, r2
 8001688:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800168a:	bf00      	nop
 800168c:	f7ff ffde 	bl	800164c <HAL_GetTick>
 8001690:	4602      	mov	r2, r0
 8001692:	68bb      	ldr	r3, [r7, #8]
 8001694:	1ad3      	subs	r3, r2, r3
 8001696:	68fa      	ldr	r2, [r7, #12]
 8001698:	429a      	cmp	r2, r3
 800169a:	d8f7      	bhi.n	800168c <HAL_Delay+0x28>
  {
  }
}
 800169c:	bf00      	nop
 800169e:	bf00      	nop
 80016a0:	3710      	adds	r7, #16
 80016a2:	46bd      	mov	sp, r7
 80016a4:	bd80      	pop	{r7, pc}
 80016a6:	bf00      	nop
 80016a8:	20000008 	.word	0x20000008

080016ac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016ac:	b480      	push	{r7}
 80016ae:	b085      	sub	sp, #20
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	f003 0307 	and.w	r3, r3, #7
 80016ba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80016bc:	4b0c      	ldr	r3, [pc, #48]	; (80016f0 <__NVIC_SetPriorityGrouping+0x44>)
 80016be:	68db      	ldr	r3, [r3, #12]
 80016c0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80016c2:	68ba      	ldr	r2, [r7, #8]
 80016c4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80016c8:	4013      	ands	r3, r2
 80016ca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80016cc:	68fb      	ldr	r3, [r7, #12]
 80016ce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80016d0:	68bb      	ldr	r3, [r7, #8]
 80016d2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80016d4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80016d8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80016dc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80016de:	4a04      	ldr	r2, [pc, #16]	; (80016f0 <__NVIC_SetPriorityGrouping+0x44>)
 80016e0:	68bb      	ldr	r3, [r7, #8]
 80016e2:	60d3      	str	r3, [r2, #12]
}
 80016e4:	bf00      	nop
 80016e6:	3714      	adds	r7, #20
 80016e8:	46bd      	mov	sp, r7
 80016ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ee:	4770      	bx	lr
 80016f0:	e000ed00 	.word	0xe000ed00

080016f4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80016f4:	b480      	push	{r7}
 80016f6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80016f8:	4b04      	ldr	r3, [pc, #16]	; (800170c <__NVIC_GetPriorityGrouping+0x18>)
 80016fa:	68db      	ldr	r3, [r3, #12]
 80016fc:	0a1b      	lsrs	r3, r3, #8
 80016fe:	f003 0307 	and.w	r3, r3, #7
}
 8001702:	4618      	mov	r0, r3
 8001704:	46bd      	mov	sp, r7
 8001706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800170a:	4770      	bx	lr
 800170c:	e000ed00 	.word	0xe000ed00

08001710 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001710:	b480      	push	{r7}
 8001712:	b083      	sub	sp, #12
 8001714:	af00      	add	r7, sp, #0
 8001716:	4603      	mov	r3, r0
 8001718:	6039      	str	r1, [r7, #0]
 800171a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800171c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001720:	2b00      	cmp	r3, #0
 8001722:	db0a      	blt.n	800173a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001724:	683b      	ldr	r3, [r7, #0]
 8001726:	b2da      	uxtb	r2, r3
 8001728:	490c      	ldr	r1, [pc, #48]	; (800175c <__NVIC_SetPriority+0x4c>)
 800172a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800172e:	0112      	lsls	r2, r2, #4
 8001730:	b2d2      	uxtb	r2, r2
 8001732:	440b      	add	r3, r1
 8001734:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001738:	e00a      	b.n	8001750 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800173a:	683b      	ldr	r3, [r7, #0]
 800173c:	b2da      	uxtb	r2, r3
 800173e:	4908      	ldr	r1, [pc, #32]	; (8001760 <__NVIC_SetPriority+0x50>)
 8001740:	79fb      	ldrb	r3, [r7, #7]
 8001742:	f003 030f 	and.w	r3, r3, #15
 8001746:	3b04      	subs	r3, #4
 8001748:	0112      	lsls	r2, r2, #4
 800174a:	b2d2      	uxtb	r2, r2
 800174c:	440b      	add	r3, r1
 800174e:	761a      	strb	r2, [r3, #24]
}
 8001750:	bf00      	nop
 8001752:	370c      	adds	r7, #12
 8001754:	46bd      	mov	sp, r7
 8001756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800175a:	4770      	bx	lr
 800175c:	e000e100 	.word	0xe000e100
 8001760:	e000ed00 	.word	0xe000ed00

08001764 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001764:	b480      	push	{r7}
 8001766:	b089      	sub	sp, #36	; 0x24
 8001768:	af00      	add	r7, sp, #0
 800176a:	60f8      	str	r0, [r7, #12]
 800176c:	60b9      	str	r1, [r7, #8]
 800176e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001770:	68fb      	ldr	r3, [r7, #12]
 8001772:	f003 0307 	and.w	r3, r3, #7
 8001776:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001778:	69fb      	ldr	r3, [r7, #28]
 800177a:	f1c3 0307 	rsb	r3, r3, #7
 800177e:	2b04      	cmp	r3, #4
 8001780:	bf28      	it	cs
 8001782:	2304      	movcs	r3, #4
 8001784:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001786:	69fb      	ldr	r3, [r7, #28]
 8001788:	3304      	adds	r3, #4
 800178a:	2b06      	cmp	r3, #6
 800178c:	d902      	bls.n	8001794 <NVIC_EncodePriority+0x30>
 800178e:	69fb      	ldr	r3, [r7, #28]
 8001790:	3b03      	subs	r3, #3
 8001792:	e000      	b.n	8001796 <NVIC_EncodePriority+0x32>
 8001794:	2300      	movs	r3, #0
 8001796:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001798:	f04f 32ff 	mov.w	r2, #4294967295
 800179c:	69bb      	ldr	r3, [r7, #24]
 800179e:	fa02 f303 	lsl.w	r3, r2, r3
 80017a2:	43da      	mvns	r2, r3
 80017a4:	68bb      	ldr	r3, [r7, #8]
 80017a6:	401a      	ands	r2, r3
 80017a8:	697b      	ldr	r3, [r7, #20]
 80017aa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80017ac:	f04f 31ff 	mov.w	r1, #4294967295
 80017b0:	697b      	ldr	r3, [r7, #20]
 80017b2:	fa01 f303 	lsl.w	r3, r1, r3
 80017b6:	43d9      	mvns	r1, r3
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017bc:	4313      	orrs	r3, r2
         );
}
 80017be:	4618      	mov	r0, r3
 80017c0:	3724      	adds	r7, #36	; 0x24
 80017c2:	46bd      	mov	sp, r7
 80017c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c8:	4770      	bx	lr
	...

080017cc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80017cc:	b580      	push	{r7, lr}
 80017ce:	b082      	sub	sp, #8
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	3b01      	subs	r3, #1
 80017d8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80017dc:	d301      	bcc.n	80017e2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80017de:	2301      	movs	r3, #1
 80017e0:	e00f      	b.n	8001802 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80017e2:	4a0a      	ldr	r2, [pc, #40]	; (800180c <SysTick_Config+0x40>)
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	3b01      	subs	r3, #1
 80017e8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80017ea:	210f      	movs	r1, #15
 80017ec:	f04f 30ff 	mov.w	r0, #4294967295
 80017f0:	f7ff ff8e 	bl	8001710 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80017f4:	4b05      	ldr	r3, [pc, #20]	; (800180c <SysTick_Config+0x40>)
 80017f6:	2200      	movs	r2, #0
 80017f8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80017fa:	4b04      	ldr	r3, [pc, #16]	; (800180c <SysTick_Config+0x40>)
 80017fc:	2207      	movs	r2, #7
 80017fe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001800:	2300      	movs	r3, #0
}
 8001802:	4618      	mov	r0, r3
 8001804:	3708      	adds	r7, #8
 8001806:	46bd      	mov	sp, r7
 8001808:	bd80      	pop	{r7, pc}
 800180a:	bf00      	nop
 800180c:	e000e010 	.word	0xe000e010

08001810 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001810:	b580      	push	{r7, lr}
 8001812:	b082      	sub	sp, #8
 8001814:	af00      	add	r7, sp, #0
 8001816:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001818:	6878      	ldr	r0, [r7, #4]
 800181a:	f7ff ff47 	bl	80016ac <__NVIC_SetPriorityGrouping>
}
 800181e:	bf00      	nop
 8001820:	3708      	adds	r7, #8
 8001822:	46bd      	mov	sp, r7
 8001824:	bd80      	pop	{r7, pc}

08001826 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001826:	b580      	push	{r7, lr}
 8001828:	b086      	sub	sp, #24
 800182a:	af00      	add	r7, sp, #0
 800182c:	4603      	mov	r3, r0
 800182e:	60b9      	str	r1, [r7, #8]
 8001830:	607a      	str	r2, [r7, #4]
 8001832:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001834:	2300      	movs	r3, #0
 8001836:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001838:	f7ff ff5c 	bl	80016f4 <__NVIC_GetPriorityGrouping>
 800183c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800183e:	687a      	ldr	r2, [r7, #4]
 8001840:	68b9      	ldr	r1, [r7, #8]
 8001842:	6978      	ldr	r0, [r7, #20]
 8001844:	f7ff ff8e 	bl	8001764 <NVIC_EncodePriority>
 8001848:	4602      	mov	r2, r0
 800184a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800184e:	4611      	mov	r1, r2
 8001850:	4618      	mov	r0, r3
 8001852:	f7ff ff5d 	bl	8001710 <__NVIC_SetPriority>
}
 8001856:	bf00      	nop
 8001858:	3718      	adds	r7, #24
 800185a:	46bd      	mov	sp, r7
 800185c:	bd80      	pop	{r7, pc}

0800185e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800185e:	b580      	push	{r7, lr}
 8001860:	b082      	sub	sp, #8
 8001862:	af00      	add	r7, sp, #0
 8001864:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001866:	6878      	ldr	r0, [r7, #4]
 8001868:	f7ff ffb0 	bl	80017cc <SysTick_Config>
 800186c:	4603      	mov	r3, r0
}
 800186e:	4618      	mov	r0, r3
 8001870:	3708      	adds	r7, #8
 8001872:	46bd      	mov	sp, r7
 8001874:	bd80      	pop	{r7, pc}
	...

08001878 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8001878:	b580      	push	{r7, lr}
 800187a:	b082      	sub	sp, #8
 800187c:	af00      	add	r7, sp, #0
 800187e:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	2b00      	cmp	r3, #0
 8001884:	d101      	bne.n	800188a <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8001886:	2301      	movs	r3, #1
 8001888:	e054      	b.n	8001934 <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	7f5b      	ldrb	r3, [r3, #29]
 800188e:	b2db      	uxtb	r3, r3
 8001890:	2b00      	cmp	r3, #0
 8001892:	d105      	bne.n	80018a0 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	2200      	movs	r2, #0
 8001898:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 800189a:	6878      	ldr	r0, [r7, #4]
 800189c:	f7ff fb82 	bl	8000fa4 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	2202      	movs	r2, #2
 80018a4:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	791b      	ldrb	r3, [r3, #4]
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d10c      	bne.n	80018c8 <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	4a22      	ldr	r2, [pc, #136]	; (800193c <HAL_CRC_Init+0xc4>)
 80018b4:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	689a      	ldr	r2, [r3, #8]
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	f022 0218 	bic.w	r2, r2, #24
 80018c4:	609a      	str	r2, [r3, #8]
 80018c6:	e00c      	b.n	80018e2 <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	6899      	ldr	r1, [r3, #8]
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	68db      	ldr	r3, [r3, #12]
 80018d0:	461a      	mov	r2, r3
 80018d2:	6878      	ldr	r0, [r7, #4]
 80018d4:	f000 f834 	bl	8001940 <HAL_CRCEx_Polynomial_Set>
 80018d8:	4603      	mov	r3, r0
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d001      	beq.n	80018e2 <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 80018de:	2301      	movs	r3, #1
 80018e0:	e028      	b.n	8001934 <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	795b      	ldrb	r3, [r3, #5]
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d105      	bne.n	80018f6 <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	f04f 32ff 	mov.w	r2, #4294967295
 80018f2:	611a      	str	r2, [r3, #16]
 80018f4:	e004      	b.n	8001900 <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	687a      	ldr	r2, [r7, #4]
 80018fc:	6912      	ldr	r2, [r2, #16]
 80018fe:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	689b      	ldr	r3, [r3, #8]
 8001906:	f023 0160 	bic.w	r1, r3, #96	; 0x60
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	695a      	ldr	r2, [r3, #20]
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	430a      	orrs	r2, r1
 8001914:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	689b      	ldr	r3, [r3, #8]
 800191c:	f023 0180 	bic.w	r1, r3, #128	; 0x80
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	699a      	ldr	r2, [r3, #24]
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	430a      	orrs	r2, r1
 800192a:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	2201      	movs	r2, #1
 8001930:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 8001932:	2300      	movs	r3, #0
}
 8001934:	4618      	mov	r0, r3
 8001936:	3708      	adds	r7, #8
 8001938:	46bd      	mov	sp, r7
 800193a:	bd80      	pop	{r7, pc}
 800193c:	04c11db7 	.word	0x04c11db7

08001940 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 8001940:	b480      	push	{r7}
 8001942:	b087      	sub	sp, #28
 8001944:	af00      	add	r7, sp, #0
 8001946:	60f8      	str	r0, [r7, #12]
 8001948:	60b9      	str	r1, [r7, #8]
 800194a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800194c:	2300      	movs	r3, #0
 800194e:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 8001950:	231f      	movs	r3, #31
 8001952:	613b      	str	r3, [r7, #16]
   * definition. HAL_ERROR is reported if Pol degree is
   * larger than that indicated by PolyLength.
   * Look for MSB position: msb will contain the degree of
   *  the second to the largest polynomial member. E.g., for
   *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
  while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8001954:	bf00      	nop
 8001956:	693b      	ldr	r3, [r7, #16]
 8001958:	1e5a      	subs	r2, r3, #1
 800195a:	613a      	str	r2, [r7, #16]
 800195c:	2b00      	cmp	r3, #0
 800195e:	d009      	beq.n	8001974 <HAL_CRCEx_Polynomial_Set+0x34>
 8001960:	693b      	ldr	r3, [r7, #16]
 8001962:	f003 031f 	and.w	r3, r3, #31
 8001966:	68ba      	ldr	r2, [r7, #8]
 8001968:	fa22 f303 	lsr.w	r3, r2, r3
 800196c:	f003 0301 	and.w	r3, r3, #1
 8001970:	2b00      	cmp	r3, #0
 8001972:	d0f0      	beq.n	8001956 <HAL_CRCEx_Polynomial_Set+0x16>
  {
  }

  switch (PolyLength)
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	2b18      	cmp	r3, #24
 8001978:	d846      	bhi.n	8001a08 <HAL_CRCEx_Polynomial_Set+0xc8>
 800197a:	a201      	add	r2, pc, #4	; (adr r2, 8001980 <HAL_CRCEx_Polynomial_Set+0x40>)
 800197c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001980:	08001a0f 	.word	0x08001a0f
 8001984:	08001a09 	.word	0x08001a09
 8001988:	08001a09 	.word	0x08001a09
 800198c:	08001a09 	.word	0x08001a09
 8001990:	08001a09 	.word	0x08001a09
 8001994:	08001a09 	.word	0x08001a09
 8001998:	08001a09 	.word	0x08001a09
 800199c:	08001a09 	.word	0x08001a09
 80019a0:	080019fd 	.word	0x080019fd
 80019a4:	08001a09 	.word	0x08001a09
 80019a8:	08001a09 	.word	0x08001a09
 80019ac:	08001a09 	.word	0x08001a09
 80019b0:	08001a09 	.word	0x08001a09
 80019b4:	08001a09 	.word	0x08001a09
 80019b8:	08001a09 	.word	0x08001a09
 80019bc:	08001a09 	.word	0x08001a09
 80019c0:	080019f1 	.word	0x080019f1
 80019c4:	08001a09 	.word	0x08001a09
 80019c8:	08001a09 	.word	0x08001a09
 80019cc:	08001a09 	.word	0x08001a09
 80019d0:	08001a09 	.word	0x08001a09
 80019d4:	08001a09 	.word	0x08001a09
 80019d8:	08001a09 	.word	0x08001a09
 80019dc:	08001a09 	.word	0x08001a09
 80019e0:	080019e5 	.word	0x080019e5
  {
    case CRC_POLYLENGTH_7B:
      if (msb >= HAL_CRC_LENGTH_7B)
 80019e4:	693b      	ldr	r3, [r7, #16]
 80019e6:	2b06      	cmp	r3, #6
 80019e8:	d913      	bls.n	8001a12 <HAL_CRCEx_Polynomial_Set+0xd2>
      {
        status =   HAL_ERROR;
 80019ea:	2301      	movs	r3, #1
 80019ec:	75fb      	strb	r3, [r7, #23]
      }
      break;
 80019ee:	e010      	b.n	8001a12 <HAL_CRCEx_Polynomial_Set+0xd2>
    case CRC_POLYLENGTH_8B:
      if (msb >= HAL_CRC_LENGTH_8B)
 80019f0:	693b      	ldr	r3, [r7, #16]
 80019f2:	2b07      	cmp	r3, #7
 80019f4:	d90f      	bls.n	8001a16 <HAL_CRCEx_Polynomial_Set+0xd6>
      {
        status =   HAL_ERROR;
 80019f6:	2301      	movs	r3, #1
 80019f8:	75fb      	strb	r3, [r7, #23]
      }
      break;
 80019fa:	e00c      	b.n	8001a16 <HAL_CRCEx_Polynomial_Set+0xd6>
    case CRC_POLYLENGTH_16B:
      if (msb >= HAL_CRC_LENGTH_16B)
 80019fc:	693b      	ldr	r3, [r7, #16]
 80019fe:	2b0f      	cmp	r3, #15
 8001a00:	d90b      	bls.n	8001a1a <HAL_CRCEx_Polynomial_Set+0xda>
      {
        status =   HAL_ERROR;
 8001a02:	2301      	movs	r3, #1
 8001a04:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8001a06:	e008      	b.n	8001a1a <HAL_CRCEx_Polynomial_Set+0xda>

    case CRC_POLYLENGTH_32B:
      /* no polynomial definition vs. polynomial length issue possible */
      break;
    default:
      status =  HAL_ERROR;
 8001a08:	2301      	movs	r3, #1
 8001a0a:	75fb      	strb	r3, [r7, #23]
      break;
 8001a0c:	e006      	b.n	8001a1c <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8001a0e:	bf00      	nop
 8001a10:	e004      	b.n	8001a1c <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8001a12:	bf00      	nop
 8001a14:	e002      	b.n	8001a1c <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8001a16:	bf00      	nop
 8001a18:	e000      	b.n	8001a1c <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8001a1a:	bf00      	nop
  }
  if (status == HAL_OK)
 8001a1c:	7dfb      	ldrb	r3, [r7, #23]
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d10d      	bne.n	8001a3e <HAL_CRCEx_Polynomial_Set+0xfe>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 8001a22:	68fb      	ldr	r3, [r7, #12]
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	68ba      	ldr	r2, [r7, #8]
 8001a28:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 8001a2a:	68fb      	ldr	r3, [r7, #12]
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	689b      	ldr	r3, [r3, #8]
 8001a30:	f023 0118 	bic.w	r1, r3, #24
 8001a34:	68fb      	ldr	r3, [r7, #12]
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	687a      	ldr	r2, [r7, #4]
 8001a3a:	430a      	orrs	r2, r1
 8001a3c:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 8001a3e:	7dfb      	ldrb	r3, [r7, #23]
}
 8001a40:	4618      	mov	r0, r3
 8001a42:	371c      	adds	r7, #28
 8001a44:	46bd      	mov	sp, r7
 8001a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a4a:	4770      	bx	lr

08001a4c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001a4c:	b480      	push	{r7}
 8001a4e:	b087      	sub	sp, #28
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	6078      	str	r0, [r7, #4]
 8001a54:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001a56:	2300      	movs	r3, #0
 8001a58:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001a5a:	e166      	b.n	8001d2a <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001a5c:	683b      	ldr	r3, [r7, #0]
 8001a5e:	681a      	ldr	r2, [r3, #0]
 8001a60:	2101      	movs	r1, #1
 8001a62:	697b      	ldr	r3, [r7, #20]
 8001a64:	fa01 f303 	lsl.w	r3, r1, r3
 8001a68:	4013      	ands	r3, r2
 8001a6a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001a6c:	68fb      	ldr	r3, [r7, #12]
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	f000 8158 	beq.w	8001d24 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001a74:	683b      	ldr	r3, [r7, #0]
 8001a76:	685b      	ldr	r3, [r3, #4]
 8001a78:	f003 0303 	and.w	r3, r3, #3
 8001a7c:	2b01      	cmp	r3, #1
 8001a7e:	d005      	beq.n	8001a8c <HAL_GPIO_Init+0x40>
 8001a80:	683b      	ldr	r3, [r7, #0]
 8001a82:	685b      	ldr	r3, [r3, #4]
 8001a84:	f003 0303 	and.w	r3, r3, #3
 8001a88:	2b02      	cmp	r3, #2
 8001a8a:	d130      	bne.n	8001aee <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	689b      	ldr	r3, [r3, #8]
 8001a90:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001a92:	697b      	ldr	r3, [r7, #20]
 8001a94:	005b      	lsls	r3, r3, #1
 8001a96:	2203      	movs	r2, #3
 8001a98:	fa02 f303 	lsl.w	r3, r2, r3
 8001a9c:	43db      	mvns	r3, r3
 8001a9e:	693a      	ldr	r2, [r7, #16]
 8001aa0:	4013      	ands	r3, r2
 8001aa2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001aa4:	683b      	ldr	r3, [r7, #0]
 8001aa6:	68da      	ldr	r2, [r3, #12]
 8001aa8:	697b      	ldr	r3, [r7, #20]
 8001aaa:	005b      	lsls	r3, r3, #1
 8001aac:	fa02 f303 	lsl.w	r3, r2, r3
 8001ab0:	693a      	ldr	r2, [r7, #16]
 8001ab2:	4313      	orrs	r3, r2
 8001ab4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	693a      	ldr	r2, [r7, #16]
 8001aba:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	685b      	ldr	r3, [r3, #4]
 8001ac0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001ac2:	2201      	movs	r2, #1
 8001ac4:	697b      	ldr	r3, [r7, #20]
 8001ac6:	fa02 f303 	lsl.w	r3, r2, r3
 8001aca:	43db      	mvns	r3, r3
 8001acc:	693a      	ldr	r2, [r7, #16]
 8001ace:	4013      	ands	r3, r2
 8001ad0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001ad2:	683b      	ldr	r3, [r7, #0]
 8001ad4:	685b      	ldr	r3, [r3, #4]
 8001ad6:	091b      	lsrs	r3, r3, #4
 8001ad8:	f003 0201 	and.w	r2, r3, #1
 8001adc:	697b      	ldr	r3, [r7, #20]
 8001ade:	fa02 f303 	lsl.w	r3, r2, r3
 8001ae2:	693a      	ldr	r2, [r7, #16]
 8001ae4:	4313      	orrs	r3, r2
 8001ae6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	693a      	ldr	r2, [r7, #16]
 8001aec:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001aee:	683b      	ldr	r3, [r7, #0]
 8001af0:	685b      	ldr	r3, [r3, #4]
 8001af2:	f003 0303 	and.w	r3, r3, #3
 8001af6:	2b03      	cmp	r3, #3
 8001af8:	d017      	beq.n	8001b2a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	68db      	ldr	r3, [r3, #12]
 8001afe:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001b00:	697b      	ldr	r3, [r7, #20]
 8001b02:	005b      	lsls	r3, r3, #1
 8001b04:	2203      	movs	r2, #3
 8001b06:	fa02 f303 	lsl.w	r3, r2, r3
 8001b0a:	43db      	mvns	r3, r3
 8001b0c:	693a      	ldr	r2, [r7, #16]
 8001b0e:	4013      	ands	r3, r2
 8001b10:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001b12:	683b      	ldr	r3, [r7, #0]
 8001b14:	689a      	ldr	r2, [r3, #8]
 8001b16:	697b      	ldr	r3, [r7, #20]
 8001b18:	005b      	lsls	r3, r3, #1
 8001b1a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b1e:	693a      	ldr	r2, [r7, #16]
 8001b20:	4313      	orrs	r3, r2
 8001b22:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	693a      	ldr	r2, [r7, #16]
 8001b28:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001b2a:	683b      	ldr	r3, [r7, #0]
 8001b2c:	685b      	ldr	r3, [r3, #4]
 8001b2e:	f003 0303 	and.w	r3, r3, #3
 8001b32:	2b02      	cmp	r3, #2
 8001b34:	d123      	bne.n	8001b7e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001b36:	697b      	ldr	r3, [r7, #20]
 8001b38:	08da      	lsrs	r2, r3, #3
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	3208      	adds	r2, #8
 8001b3e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001b42:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001b44:	697b      	ldr	r3, [r7, #20]
 8001b46:	f003 0307 	and.w	r3, r3, #7
 8001b4a:	009b      	lsls	r3, r3, #2
 8001b4c:	220f      	movs	r2, #15
 8001b4e:	fa02 f303 	lsl.w	r3, r2, r3
 8001b52:	43db      	mvns	r3, r3
 8001b54:	693a      	ldr	r2, [r7, #16]
 8001b56:	4013      	ands	r3, r2
 8001b58:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001b5a:	683b      	ldr	r3, [r7, #0]
 8001b5c:	691a      	ldr	r2, [r3, #16]
 8001b5e:	697b      	ldr	r3, [r7, #20]
 8001b60:	f003 0307 	and.w	r3, r3, #7
 8001b64:	009b      	lsls	r3, r3, #2
 8001b66:	fa02 f303 	lsl.w	r3, r2, r3
 8001b6a:	693a      	ldr	r2, [r7, #16]
 8001b6c:	4313      	orrs	r3, r2
 8001b6e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001b70:	697b      	ldr	r3, [r7, #20]
 8001b72:	08da      	lsrs	r2, r3, #3
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	3208      	adds	r2, #8
 8001b78:	6939      	ldr	r1, [r7, #16]
 8001b7a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001b84:	697b      	ldr	r3, [r7, #20]
 8001b86:	005b      	lsls	r3, r3, #1
 8001b88:	2203      	movs	r2, #3
 8001b8a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b8e:	43db      	mvns	r3, r3
 8001b90:	693a      	ldr	r2, [r7, #16]
 8001b92:	4013      	ands	r3, r2
 8001b94:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001b96:	683b      	ldr	r3, [r7, #0]
 8001b98:	685b      	ldr	r3, [r3, #4]
 8001b9a:	f003 0203 	and.w	r2, r3, #3
 8001b9e:	697b      	ldr	r3, [r7, #20]
 8001ba0:	005b      	lsls	r3, r3, #1
 8001ba2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ba6:	693a      	ldr	r2, [r7, #16]
 8001ba8:	4313      	orrs	r3, r2
 8001baa:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	693a      	ldr	r2, [r7, #16]
 8001bb0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001bb2:	683b      	ldr	r3, [r7, #0]
 8001bb4:	685b      	ldr	r3, [r3, #4]
 8001bb6:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	f000 80b2 	beq.w	8001d24 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001bc0:	4b61      	ldr	r3, [pc, #388]	; (8001d48 <HAL_GPIO_Init+0x2fc>)
 8001bc2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001bc4:	4a60      	ldr	r2, [pc, #384]	; (8001d48 <HAL_GPIO_Init+0x2fc>)
 8001bc6:	f043 0301 	orr.w	r3, r3, #1
 8001bca:	6613      	str	r3, [r2, #96]	; 0x60
 8001bcc:	4b5e      	ldr	r3, [pc, #376]	; (8001d48 <HAL_GPIO_Init+0x2fc>)
 8001bce:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001bd0:	f003 0301 	and.w	r3, r3, #1
 8001bd4:	60bb      	str	r3, [r7, #8]
 8001bd6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001bd8:	4a5c      	ldr	r2, [pc, #368]	; (8001d4c <HAL_GPIO_Init+0x300>)
 8001bda:	697b      	ldr	r3, [r7, #20]
 8001bdc:	089b      	lsrs	r3, r3, #2
 8001bde:	3302      	adds	r3, #2
 8001be0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001be4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001be6:	697b      	ldr	r3, [r7, #20]
 8001be8:	f003 0303 	and.w	r3, r3, #3
 8001bec:	009b      	lsls	r3, r3, #2
 8001bee:	220f      	movs	r2, #15
 8001bf0:	fa02 f303 	lsl.w	r3, r2, r3
 8001bf4:	43db      	mvns	r3, r3
 8001bf6:	693a      	ldr	r2, [r7, #16]
 8001bf8:	4013      	ands	r3, r2
 8001bfa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001c02:	d02b      	beq.n	8001c5c <HAL_GPIO_Init+0x210>
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	4a52      	ldr	r2, [pc, #328]	; (8001d50 <HAL_GPIO_Init+0x304>)
 8001c08:	4293      	cmp	r3, r2
 8001c0a:	d025      	beq.n	8001c58 <HAL_GPIO_Init+0x20c>
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	4a51      	ldr	r2, [pc, #324]	; (8001d54 <HAL_GPIO_Init+0x308>)
 8001c10:	4293      	cmp	r3, r2
 8001c12:	d01f      	beq.n	8001c54 <HAL_GPIO_Init+0x208>
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	4a50      	ldr	r2, [pc, #320]	; (8001d58 <HAL_GPIO_Init+0x30c>)
 8001c18:	4293      	cmp	r3, r2
 8001c1a:	d019      	beq.n	8001c50 <HAL_GPIO_Init+0x204>
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	4a4f      	ldr	r2, [pc, #316]	; (8001d5c <HAL_GPIO_Init+0x310>)
 8001c20:	4293      	cmp	r3, r2
 8001c22:	d013      	beq.n	8001c4c <HAL_GPIO_Init+0x200>
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	4a4e      	ldr	r2, [pc, #312]	; (8001d60 <HAL_GPIO_Init+0x314>)
 8001c28:	4293      	cmp	r3, r2
 8001c2a:	d00d      	beq.n	8001c48 <HAL_GPIO_Init+0x1fc>
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	4a4d      	ldr	r2, [pc, #308]	; (8001d64 <HAL_GPIO_Init+0x318>)
 8001c30:	4293      	cmp	r3, r2
 8001c32:	d007      	beq.n	8001c44 <HAL_GPIO_Init+0x1f8>
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	4a4c      	ldr	r2, [pc, #304]	; (8001d68 <HAL_GPIO_Init+0x31c>)
 8001c38:	4293      	cmp	r3, r2
 8001c3a:	d101      	bne.n	8001c40 <HAL_GPIO_Init+0x1f4>
 8001c3c:	2307      	movs	r3, #7
 8001c3e:	e00e      	b.n	8001c5e <HAL_GPIO_Init+0x212>
 8001c40:	2308      	movs	r3, #8
 8001c42:	e00c      	b.n	8001c5e <HAL_GPIO_Init+0x212>
 8001c44:	2306      	movs	r3, #6
 8001c46:	e00a      	b.n	8001c5e <HAL_GPIO_Init+0x212>
 8001c48:	2305      	movs	r3, #5
 8001c4a:	e008      	b.n	8001c5e <HAL_GPIO_Init+0x212>
 8001c4c:	2304      	movs	r3, #4
 8001c4e:	e006      	b.n	8001c5e <HAL_GPIO_Init+0x212>
 8001c50:	2303      	movs	r3, #3
 8001c52:	e004      	b.n	8001c5e <HAL_GPIO_Init+0x212>
 8001c54:	2302      	movs	r3, #2
 8001c56:	e002      	b.n	8001c5e <HAL_GPIO_Init+0x212>
 8001c58:	2301      	movs	r3, #1
 8001c5a:	e000      	b.n	8001c5e <HAL_GPIO_Init+0x212>
 8001c5c:	2300      	movs	r3, #0
 8001c5e:	697a      	ldr	r2, [r7, #20]
 8001c60:	f002 0203 	and.w	r2, r2, #3
 8001c64:	0092      	lsls	r2, r2, #2
 8001c66:	4093      	lsls	r3, r2
 8001c68:	693a      	ldr	r2, [r7, #16]
 8001c6a:	4313      	orrs	r3, r2
 8001c6c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001c6e:	4937      	ldr	r1, [pc, #220]	; (8001d4c <HAL_GPIO_Init+0x300>)
 8001c70:	697b      	ldr	r3, [r7, #20]
 8001c72:	089b      	lsrs	r3, r3, #2
 8001c74:	3302      	adds	r3, #2
 8001c76:	693a      	ldr	r2, [r7, #16]
 8001c78:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001c7c:	4b3b      	ldr	r3, [pc, #236]	; (8001d6c <HAL_GPIO_Init+0x320>)
 8001c7e:	689b      	ldr	r3, [r3, #8]
 8001c80:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001c82:	68fb      	ldr	r3, [r7, #12]
 8001c84:	43db      	mvns	r3, r3
 8001c86:	693a      	ldr	r2, [r7, #16]
 8001c88:	4013      	ands	r3, r2
 8001c8a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001c8c:	683b      	ldr	r3, [r7, #0]
 8001c8e:	685b      	ldr	r3, [r3, #4]
 8001c90:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d003      	beq.n	8001ca0 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8001c98:	693a      	ldr	r2, [r7, #16]
 8001c9a:	68fb      	ldr	r3, [r7, #12]
 8001c9c:	4313      	orrs	r3, r2
 8001c9e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001ca0:	4a32      	ldr	r2, [pc, #200]	; (8001d6c <HAL_GPIO_Init+0x320>)
 8001ca2:	693b      	ldr	r3, [r7, #16]
 8001ca4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001ca6:	4b31      	ldr	r3, [pc, #196]	; (8001d6c <HAL_GPIO_Init+0x320>)
 8001ca8:	68db      	ldr	r3, [r3, #12]
 8001caa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001cac:	68fb      	ldr	r3, [r7, #12]
 8001cae:	43db      	mvns	r3, r3
 8001cb0:	693a      	ldr	r2, [r7, #16]
 8001cb2:	4013      	ands	r3, r2
 8001cb4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001cb6:	683b      	ldr	r3, [r7, #0]
 8001cb8:	685b      	ldr	r3, [r3, #4]
 8001cba:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d003      	beq.n	8001cca <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8001cc2:	693a      	ldr	r2, [r7, #16]
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	4313      	orrs	r3, r2
 8001cc8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001cca:	4a28      	ldr	r2, [pc, #160]	; (8001d6c <HAL_GPIO_Init+0x320>)
 8001ccc:	693b      	ldr	r3, [r7, #16]
 8001cce:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001cd0:	4b26      	ldr	r3, [pc, #152]	; (8001d6c <HAL_GPIO_Init+0x320>)
 8001cd2:	685b      	ldr	r3, [r3, #4]
 8001cd4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001cd6:	68fb      	ldr	r3, [r7, #12]
 8001cd8:	43db      	mvns	r3, r3
 8001cda:	693a      	ldr	r2, [r7, #16]
 8001cdc:	4013      	ands	r3, r2
 8001cde:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001ce0:	683b      	ldr	r3, [r7, #0]
 8001ce2:	685b      	ldr	r3, [r3, #4]
 8001ce4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d003      	beq.n	8001cf4 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8001cec:	693a      	ldr	r2, [r7, #16]
 8001cee:	68fb      	ldr	r3, [r7, #12]
 8001cf0:	4313      	orrs	r3, r2
 8001cf2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001cf4:	4a1d      	ldr	r2, [pc, #116]	; (8001d6c <HAL_GPIO_Init+0x320>)
 8001cf6:	693b      	ldr	r3, [r7, #16]
 8001cf8:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001cfa:	4b1c      	ldr	r3, [pc, #112]	; (8001d6c <HAL_GPIO_Init+0x320>)
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d00:	68fb      	ldr	r3, [r7, #12]
 8001d02:	43db      	mvns	r3, r3
 8001d04:	693a      	ldr	r2, [r7, #16]
 8001d06:	4013      	ands	r3, r2
 8001d08:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001d0a:	683b      	ldr	r3, [r7, #0]
 8001d0c:	685b      	ldr	r3, [r3, #4]
 8001d0e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d003      	beq.n	8001d1e <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8001d16:	693a      	ldr	r2, [r7, #16]
 8001d18:	68fb      	ldr	r3, [r7, #12]
 8001d1a:	4313      	orrs	r3, r2
 8001d1c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001d1e:	4a13      	ldr	r2, [pc, #76]	; (8001d6c <HAL_GPIO_Init+0x320>)
 8001d20:	693b      	ldr	r3, [r7, #16]
 8001d22:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001d24:	697b      	ldr	r3, [r7, #20]
 8001d26:	3301      	adds	r3, #1
 8001d28:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001d2a:	683b      	ldr	r3, [r7, #0]
 8001d2c:	681a      	ldr	r2, [r3, #0]
 8001d2e:	697b      	ldr	r3, [r7, #20]
 8001d30:	fa22 f303 	lsr.w	r3, r2, r3
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	f47f ae91 	bne.w	8001a5c <HAL_GPIO_Init+0x10>
  }
}
 8001d3a:	bf00      	nop
 8001d3c:	bf00      	nop
 8001d3e:	371c      	adds	r7, #28
 8001d40:	46bd      	mov	sp, r7
 8001d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d46:	4770      	bx	lr
 8001d48:	40021000 	.word	0x40021000
 8001d4c:	40010000 	.word	0x40010000
 8001d50:	48000400 	.word	0x48000400
 8001d54:	48000800 	.word	0x48000800
 8001d58:	48000c00 	.word	0x48000c00
 8001d5c:	48001000 	.word	0x48001000
 8001d60:	48001400 	.word	0x48001400
 8001d64:	48001800 	.word	0x48001800
 8001d68:	48001c00 	.word	0x48001c00
 8001d6c:	40010400 	.word	0x40010400

08001d70 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001d70:	b480      	push	{r7}
 8001d72:	b083      	sub	sp, #12
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	6078      	str	r0, [r7, #4]
 8001d78:	460b      	mov	r3, r1
 8001d7a:	807b      	strh	r3, [r7, #2]
 8001d7c:	4613      	mov	r3, r2
 8001d7e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001d80:	787b      	ldrb	r3, [r7, #1]
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d003      	beq.n	8001d8e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001d86:	887a      	ldrh	r2, [r7, #2]
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001d8c:	e002      	b.n	8001d94 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001d8e:	887a      	ldrh	r2, [r7, #2]
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001d94:	bf00      	nop
 8001d96:	370c      	adds	r7, #12
 8001d98:	46bd      	mov	sp, r7
 8001d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d9e:	4770      	bx	lr

08001da0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001da0:	b580      	push	{r7, lr}
 8001da2:	b082      	sub	sp, #8
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d101      	bne.n	8001db2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001dae:	2301      	movs	r3, #1
 8001db0:	e081      	b.n	8001eb6 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001db8:	b2db      	uxtb	r3, r3
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d106      	bne.n	8001dcc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	2200      	movs	r2, #0
 8001dc2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001dc6:	6878      	ldr	r0, [r7, #4]
 8001dc8:	f7ff f90c 	bl	8000fe4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	2224      	movs	r2, #36	; 0x24
 8001dd0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	681a      	ldr	r2, [r3, #0]
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	f022 0201 	bic.w	r2, r2, #1
 8001de2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	685a      	ldr	r2, [r3, #4]
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001df0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	689a      	ldr	r2, [r3, #8]
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001e00:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	68db      	ldr	r3, [r3, #12]
 8001e06:	2b01      	cmp	r3, #1
 8001e08:	d107      	bne.n	8001e1a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	689a      	ldr	r2, [r3, #8]
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001e16:	609a      	str	r2, [r3, #8]
 8001e18:	e006      	b.n	8001e28 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	689a      	ldr	r2, [r3, #8]
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8001e26:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	68db      	ldr	r3, [r3, #12]
 8001e2c:	2b02      	cmp	r3, #2
 8001e2e:	d104      	bne.n	8001e3a <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001e38:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	685b      	ldr	r3, [r3, #4]
 8001e40:	687a      	ldr	r2, [r7, #4]
 8001e42:	6812      	ldr	r2, [r2, #0]
 8001e44:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001e48:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001e4c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	68da      	ldr	r2, [r3, #12]
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001e5c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	691a      	ldr	r2, [r3, #16]
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	695b      	ldr	r3, [r3, #20]
 8001e66:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	699b      	ldr	r3, [r3, #24]
 8001e6e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	430a      	orrs	r2, r1
 8001e76:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	69d9      	ldr	r1, [r3, #28]
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	6a1a      	ldr	r2, [r3, #32]
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	430a      	orrs	r2, r1
 8001e86:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	681a      	ldr	r2, [r3, #0]
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	f042 0201 	orr.w	r2, r2, #1
 8001e96:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	2200      	movs	r2, #0
 8001e9c:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	2220      	movs	r2, #32
 8001ea2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	2200      	movs	r2, #0
 8001eb0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8001eb4:	2300      	movs	r3, #0
}
 8001eb6:	4618      	mov	r0, r3
 8001eb8:	3708      	adds	r7, #8
 8001eba:	46bd      	mov	sp, r7
 8001ebc:	bd80      	pop	{r7, pc}

08001ebe <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8001ebe:	b480      	push	{r7}
 8001ec0:	b083      	sub	sp, #12
 8001ec2:	af00      	add	r7, sp, #0
 8001ec4:	6078      	str	r0, [r7, #4]
 8001ec6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001ece:	b2db      	uxtb	r3, r3
 8001ed0:	2b20      	cmp	r3, #32
 8001ed2:	d138      	bne.n	8001f46 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001eda:	2b01      	cmp	r3, #1
 8001edc:	d101      	bne.n	8001ee2 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8001ede:	2302      	movs	r3, #2
 8001ee0:	e032      	b.n	8001f48 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	2201      	movs	r2, #1
 8001ee6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	2224      	movs	r2, #36	; 0x24
 8001eee:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	681a      	ldr	r2, [r3, #0]
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	f022 0201 	bic.w	r2, r2, #1
 8001f00:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	681a      	ldr	r2, [r3, #0]
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8001f10:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	6819      	ldr	r1, [r3, #0]
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	683a      	ldr	r2, [r7, #0]
 8001f1e:	430a      	orrs	r2, r1
 8001f20:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	681a      	ldr	r2, [r3, #0]
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	f042 0201 	orr.w	r2, r2, #1
 8001f30:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	2220      	movs	r2, #32
 8001f36:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	2200      	movs	r2, #0
 8001f3e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8001f42:	2300      	movs	r3, #0
 8001f44:	e000      	b.n	8001f48 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8001f46:	2302      	movs	r3, #2
  }
}
 8001f48:	4618      	mov	r0, r3
 8001f4a:	370c      	adds	r7, #12
 8001f4c:	46bd      	mov	sp, r7
 8001f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f52:	4770      	bx	lr

08001f54 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001f54:	b480      	push	{r7}
 8001f56:	b085      	sub	sp, #20
 8001f58:	af00      	add	r7, sp, #0
 8001f5a:	6078      	str	r0, [r7, #4]
 8001f5c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001f64:	b2db      	uxtb	r3, r3
 8001f66:	2b20      	cmp	r3, #32
 8001f68:	d139      	bne.n	8001fde <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001f70:	2b01      	cmp	r3, #1
 8001f72:	d101      	bne.n	8001f78 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8001f74:	2302      	movs	r3, #2
 8001f76:	e033      	b.n	8001fe0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	2201      	movs	r2, #1
 8001f7c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	2224      	movs	r2, #36	; 0x24
 8001f84:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	681a      	ldr	r2, [r3, #0]
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	f022 0201 	bic.w	r2, r2, #1
 8001f96:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001fa6:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8001fa8:	683b      	ldr	r3, [r7, #0]
 8001faa:	021b      	lsls	r3, r3, #8
 8001fac:	68fa      	ldr	r2, [r7, #12]
 8001fae:	4313      	orrs	r3, r2
 8001fb0:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	68fa      	ldr	r2, [r7, #12]
 8001fb8:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	681a      	ldr	r2, [r3, #0]
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	f042 0201 	orr.w	r2, r2, #1
 8001fc8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	2220      	movs	r2, #32
 8001fce:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	2200      	movs	r2, #0
 8001fd6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8001fda:	2300      	movs	r3, #0
 8001fdc:	e000      	b.n	8001fe0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8001fde:	2302      	movs	r3, #2
  }
}
 8001fe0:	4618      	mov	r0, r3
 8001fe2:	3714      	adds	r7, #20
 8001fe4:	46bd      	mov	sp, r7
 8001fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fea:	4770      	bx	lr

08001fec <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001fec:	b480      	push	{r7}
 8001fee:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001ff0:	4b0d      	ldr	r3, [pc, #52]	; (8002028 <HAL_PWREx_GetVoltageRange+0x3c>)
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001ff8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001ffc:	d102      	bne.n	8002004 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8001ffe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002002:	e00b      	b.n	800201c <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8002004:	4b08      	ldr	r3, [pc, #32]	; (8002028 <HAL_PWREx_GetVoltageRange+0x3c>)
 8002006:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800200a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800200e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002012:	d102      	bne.n	800201a <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8002014:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002018:	e000      	b.n	800201c <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 800201a:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 800201c:	4618      	mov	r0, r3
 800201e:	46bd      	mov	sp, r7
 8002020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002024:	4770      	bx	lr
 8002026:	bf00      	nop
 8002028:	40007000 	.word	0x40007000

0800202c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800202c:	b480      	push	{r7}
 800202e:	b085      	sub	sp, #20
 8002030:	af00      	add	r7, sp, #0
 8002032:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	2b00      	cmp	r3, #0
 8002038:	d141      	bne.n	80020be <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800203a:	4b4b      	ldr	r3, [pc, #300]	; (8002168 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002042:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002046:	d131      	bne.n	80020ac <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002048:	4b47      	ldr	r3, [pc, #284]	; (8002168 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800204a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800204e:	4a46      	ldr	r2, [pc, #280]	; (8002168 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002050:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002054:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002058:	4b43      	ldr	r3, [pc, #268]	; (8002168 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002060:	4a41      	ldr	r2, [pc, #260]	; (8002168 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002062:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002066:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8002068:	4b40      	ldr	r3, [pc, #256]	; (800216c <HAL_PWREx_ControlVoltageScaling+0x140>)
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	2232      	movs	r2, #50	; 0x32
 800206e:	fb02 f303 	mul.w	r3, r2, r3
 8002072:	4a3f      	ldr	r2, [pc, #252]	; (8002170 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002074:	fba2 2303 	umull	r2, r3, r2, r3
 8002078:	0c9b      	lsrs	r3, r3, #18
 800207a:	3301      	adds	r3, #1
 800207c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800207e:	e002      	b.n	8002086 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	3b01      	subs	r3, #1
 8002084:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002086:	4b38      	ldr	r3, [pc, #224]	; (8002168 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002088:	695b      	ldr	r3, [r3, #20]
 800208a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800208e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002092:	d102      	bne.n	800209a <HAL_PWREx_ControlVoltageScaling+0x6e>
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	2b00      	cmp	r3, #0
 8002098:	d1f2      	bne.n	8002080 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800209a:	4b33      	ldr	r3, [pc, #204]	; (8002168 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800209c:	695b      	ldr	r3, [r3, #20]
 800209e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80020a2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80020a6:	d158      	bne.n	800215a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80020a8:	2303      	movs	r3, #3
 80020aa:	e057      	b.n	800215c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80020ac:	4b2e      	ldr	r3, [pc, #184]	; (8002168 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80020ae:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80020b2:	4a2d      	ldr	r2, [pc, #180]	; (8002168 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80020b4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80020b8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80020bc:	e04d      	b.n	800215a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80020c4:	d141      	bne.n	800214a <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80020c6:	4b28      	ldr	r3, [pc, #160]	; (8002168 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80020ce:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80020d2:	d131      	bne.n	8002138 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80020d4:	4b24      	ldr	r3, [pc, #144]	; (8002168 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80020d6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80020da:	4a23      	ldr	r2, [pc, #140]	; (8002168 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80020dc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80020e0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80020e4:	4b20      	ldr	r3, [pc, #128]	; (8002168 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80020ec:	4a1e      	ldr	r2, [pc, #120]	; (8002168 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80020ee:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80020f2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 80020f4:	4b1d      	ldr	r3, [pc, #116]	; (800216c <HAL_PWREx_ControlVoltageScaling+0x140>)
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	2232      	movs	r2, #50	; 0x32
 80020fa:	fb02 f303 	mul.w	r3, r2, r3
 80020fe:	4a1c      	ldr	r2, [pc, #112]	; (8002170 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002100:	fba2 2303 	umull	r2, r3, r2, r3
 8002104:	0c9b      	lsrs	r3, r3, #18
 8002106:	3301      	adds	r3, #1
 8002108:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800210a:	e002      	b.n	8002112 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	3b01      	subs	r3, #1
 8002110:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002112:	4b15      	ldr	r3, [pc, #84]	; (8002168 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002114:	695b      	ldr	r3, [r3, #20]
 8002116:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800211a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800211e:	d102      	bne.n	8002126 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	2b00      	cmp	r3, #0
 8002124:	d1f2      	bne.n	800210c <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002126:	4b10      	ldr	r3, [pc, #64]	; (8002168 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002128:	695b      	ldr	r3, [r3, #20]
 800212a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800212e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002132:	d112      	bne.n	800215a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002134:	2303      	movs	r3, #3
 8002136:	e011      	b.n	800215c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002138:	4b0b      	ldr	r3, [pc, #44]	; (8002168 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800213a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800213e:	4a0a      	ldr	r2, [pc, #40]	; (8002168 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002140:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002144:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8002148:	e007      	b.n	800215a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800214a:	4b07      	ldr	r3, [pc, #28]	; (8002168 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002152:	4a05      	ldr	r2, [pc, #20]	; (8002168 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002154:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002158:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800215a:	2300      	movs	r3, #0
}
 800215c:	4618      	mov	r0, r3
 800215e:	3714      	adds	r7, #20
 8002160:	46bd      	mov	sp, r7
 8002162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002166:	4770      	bx	lr
 8002168:	40007000 	.word	0x40007000
 800216c:	20000000 	.word	0x20000000
 8002170:	431bde83 	.word	0x431bde83

08002174 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8002174:	b480      	push	{r7}
 8002176:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 8002178:	4b05      	ldr	r3, [pc, #20]	; (8002190 <HAL_PWREx_EnableVddIO2+0x1c>)
 800217a:	685b      	ldr	r3, [r3, #4]
 800217c:	4a04      	ldr	r2, [pc, #16]	; (8002190 <HAL_PWREx_EnableVddIO2+0x1c>)
 800217e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002182:	6053      	str	r3, [r2, #4]
}
 8002184:	bf00      	nop
 8002186:	46bd      	mov	sp, r7
 8002188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800218c:	4770      	bx	lr
 800218e:	bf00      	nop
 8002190:	40007000 	.word	0x40007000

08002194 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002194:	b580      	push	{r7, lr}
 8002196:	b088      	sub	sp, #32
 8002198:	af00      	add	r7, sp, #0
 800219a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d102      	bne.n	80021a8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80021a2:	2301      	movs	r3, #1
 80021a4:	f000 bc08 	b.w	80029b8 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80021a8:	4b96      	ldr	r3, [pc, #600]	; (8002404 <HAL_RCC_OscConfig+0x270>)
 80021aa:	689b      	ldr	r3, [r3, #8]
 80021ac:	f003 030c 	and.w	r3, r3, #12
 80021b0:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80021b2:	4b94      	ldr	r3, [pc, #592]	; (8002404 <HAL_RCC_OscConfig+0x270>)
 80021b4:	68db      	ldr	r3, [r3, #12]
 80021b6:	f003 0303 	and.w	r3, r3, #3
 80021ba:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	f003 0310 	and.w	r3, r3, #16
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	f000 80e4 	beq.w	8002392 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80021ca:	69bb      	ldr	r3, [r7, #24]
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d007      	beq.n	80021e0 <HAL_RCC_OscConfig+0x4c>
 80021d0:	69bb      	ldr	r3, [r7, #24]
 80021d2:	2b0c      	cmp	r3, #12
 80021d4:	f040 808b 	bne.w	80022ee <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80021d8:	697b      	ldr	r3, [r7, #20]
 80021da:	2b01      	cmp	r3, #1
 80021dc:	f040 8087 	bne.w	80022ee <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80021e0:	4b88      	ldr	r3, [pc, #544]	; (8002404 <HAL_RCC_OscConfig+0x270>)
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	f003 0302 	and.w	r3, r3, #2
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d005      	beq.n	80021f8 <HAL_RCC_OscConfig+0x64>
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	699b      	ldr	r3, [r3, #24]
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d101      	bne.n	80021f8 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 80021f4:	2301      	movs	r3, #1
 80021f6:	e3df      	b.n	80029b8 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	6a1a      	ldr	r2, [r3, #32]
 80021fc:	4b81      	ldr	r3, [pc, #516]	; (8002404 <HAL_RCC_OscConfig+0x270>)
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	f003 0308 	and.w	r3, r3, #8
 8002204:	2b00      	cmp	r3, #0
 8002206:	d004      	beq.n	8002212 <HAL_RCC_OscConfig+0x7e>
 8002208:	4b7e      	ldr	r3, [pc, #504]	; (8002404 <HAL_RCC_OscConfig+0x270>)
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002210:	e005      	b.n	800221e <HAL_RCC_OscConfig+0x8a>
 8002212:	4b7c      	ldr	r3, [pc, #496]	; (8002404 <HAL_RCC_OscConfig+0x270>)
 8002214:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002218:	091b      	lsrs	r3, r3, #4
 800221a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800221e:	4293      	cmp	r3, r2
 8002220:	d223      	bcs.n	800226a <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	6a1b      	ldr	r3, [r3, #32]
 8002226:	4618      	mov	r0, r3
 8002228:	f000 fdca 	bl	8002dc0 <RCC_SetFlashLatencyFromMSIRange>
 800222c:	4603      	mov	r3, r0
 800222e:	2b00      	cmp	r3, #0
 8002230:	d001      	beq.n	8002236 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8002232:	2301      	movs	r3, #1
 8002234:	e3c0      	b.n	80029b8 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002236:	4b73      	ldr	r3, [pc, #460]	; (8002404 <HAL_RCC_OscConfig+0x270>)
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	4a72      	ldr	r2, [pc, #456]	; (8002404 <HAL_RCC_OscConfig+0x270>)
 800223c:	f043 0308 	orr.w	r3, r3, #8
 8002240:	6013      	str	r3, [r2, #0]
 8002242:	4b70      	ldr	r3, [pc, #448]	; (8002404 <HAL_RCC_OscConfig+0x270>)
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	6a1b      	ldr	r3, [r3, #32]
 800224e:	496d      	ldr	r1, [pc, #436]	; (8002404 <HAL_RCC_OscConfig+0x270>)
 8002250:	4313      	orrs	r3, r2
 8002252:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002254:	4b6b      	ldr	r3, [pc, #428]	; (8002404 <HAL_RCC_OscConfig+0x270>)
 8002256:	685b      	ldr	r3, [r3, #4]
 8002258:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	69db      	ldr	r3, [r3, #28]
 8002260:	021b      	lsls	r3, r3, #8
 8002262:	4968      	ldr	r1, [pc, #416]	; (8002404 <HAL_RCC_OscConfig+0x270>)
 8002264:	4313      	orrs	r3, r2
 8002266:	604b      	str	r3, [r1, #4]
 8002268:	e025      	b.n	80022b6 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800226a:	4b66      	ldr	r3, [pc, #408]	; (8002404 <HAL_RCC_OscConfig+0x270>)
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	4a65      	ldr	r2, [pc, #404]	; (8002404 <HAL_RCC_OscConfig+0x270>)
 8002270:	f043 0308 	orr.w	r3, r3, #8
 8002274:	6013      	str	r3, [r2, #0]
 8002276:	4b63      	ldr	r3, [pc, #396]	; (8002404 <HAL_RCC_OscConfig+0x270>)
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	6a1b      	ldr	r3, [r3, #32]
 8002282:	4960      	ldr	r1, [pc, #384]	; (8002404 <HAL_RCC_OscConfig+0x270>)
 8002284:	4313      	orrs	r3, r2
 8002286:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002288:	4b5e      	ldr	r3, [pc, #376]	; (8002404 <HAL_RCC_OscConfig+0x270>)
 800228a:	685b      	ldr	r3, [r3, #4]
 800228c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	69db      	ldr	r3, [r3, #28]
 8002294:	021b      	lsls	r3, r3, #8
 8002296:	495b      	ldr	r1, [pc, #364]	; (8002404 <HAL_RCC_OscConfig+0x270>)
 8002298:	4313      	orrs	r3, r2
 800229a:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800229c:	69bb      	ldr	r3, [r7, #24]
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d109      	bne.n	80022b6 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	6a1b      	ldr	r3, [r3, #32]
 80022a6:	4618      	mov	r0, r3
 80022a8:	f000 fd8a 	bl	8002dc0 <RCC_SetFlashLatencyFromMSIRange>
 80022ac:	4603      	mov	r3, r0
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d001      	beq.n	80022b6 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 80022b2:	2301      	movs	r3, #1
 80022b4:	e380      	b.n	80029b8 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80022b6:	f000 fcc1 	bl	8002c3c <HAL_RCC_GetSysClockFreq>
 80022ba:	4602      	mov	r2, r0
 80022bc:	4b51      	ldr	r3, [pc, #324]	; (8002404 <HAL_RCC_OscConfig+0x270>)
 80022be:	689b      	ldr	r3, [r3, #8]
 80022c0:	091b      	lsrs	r3, r3, #4
 80022c2:	f003 030f 	and.w	r3, r3, #15
 80022c6:	4950      	ldr	r1, [pc, #320]	; (8002408 <HAL_RCC_OscConfig+0x274>)
 80022c8:	5ccb      	ldrb	r3, [r1, r3]
 80022ca:	f003 031f 	and.w	r3, r3, #31
 80022ce:	fa22 f303 	lsr.w	r3, r2, r3
 80022d2:	4a4e      	ldr	r2, [pc, #312]	; (800240c <HAL_RCC_OscConfig+0x278>)
 80022d4:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80022d6:	4b4e      	ldr	r3, [pc, #312]	; (8002410 <HAL_RCC_OscConfig+0x27c>)
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	4618      	mov	r0, r3
 80022dc:	f7ff f966 	bl	80015ac <HAL_InitTick>
 80022e0:	4603      	mov	r3, r0
 80022e2:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80022e4:	7bfb      	ldrb	r3, [r7, #15]
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d052      	beq.n	8002390 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 80022ea:	7bfb      	ldrb	r3, [r7, #15]
 80022ec:	e364      	b.n	80029b8 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	699b      	ldr	r3, [r3, #24]
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d032      	beq.n	800235c <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80022f6:	4b43      	ldr	r3, [pc, #268]	; (8002404 <HAL_RCC_OscConfig+0x270>)
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	4a42      	ldr	r2, [pc, #264]	; (8002404 <HAL_RCC_OscConfig+0x270>)
 80022fc:	f043 0301 	orr.w	r3, r3, #1
 8002300:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002302:	f7ff f9a3 	bl	800164c <HAL_GetTick>
 8002306:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002308:	e008      	b.n	800231c <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800230a:	f7ff f99f 	bl	800164c <HAL_GetTick>
 800230e:	4602      	mov	r2, r0
 8002310:	693b      	ldr	r3, [r7, #16]
 8002312:	1ad3      	subs	r3, r2, r3
 8002314:	2b02      	cmp	r3, #2
 8002316:	d901      	bls.n	800231c <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8002318:	2303      	movs	r3, #3
 800231a:	e34d      	b.n	80029b8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800231c:	4b39      	ldr	r3, [pc, #228]	; (8002404 <HAL_RCC_OscConfig+0x270>)
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	f003 0302 	and.w	r3, r3, #2
 8002324:	2b00      	cmp	r3, #0
 8002326:	d0f0      	beq.n	800230a <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002328:	4b36      	ldr	r3, [pc, #216]	; (8002404 <HAL_RCC_OscConfig+0x270>)
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	4a35      	ldr	r2, [pc, #212]	; (8002404 <HAL_RCC_OscConfig+0x270>)
 800232e:	f043 0308 	orr.w	r3, r3, #8
 8002332:	6013      	str	r3, [r2, #0]
 8002334:	4b33      	ldr	r3, [pc, #204]	; (8002404 <HAL_RCC_OscConfig+0x270>)
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	6a1b      	ldr	r3, [r3, #32]
 8002340:	4930      	ldr	r1, [pc, #192]	; (8002404 <HAL_RCC_OscConfig+0x270>)
 8002342:	4313      	orrs	r3, r2
 8002344:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002346:	4b2f      	ldr	r3, [pc, #188]	; (8002404 <HAL_RCC_OscConfig+0x270>)
 8002348:	685b      	ldr	r3, [r3, #4]
 800234a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	69db      	ldr	r3, [r3, #28]
 8002352:	021b      	lsls	r3, r3, #8
 8002354:	492b      	ldr	r1, [pc, #172]	; (8002404 <HAL_RCC_OscConfig+0x270>)
 8002356:	4313      	orrs	r3, r2
 8002358:	604b      	str	r3, [r1, #4]
 800235a:	e01a      	b.n	8002392 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800235c:	4b29      	ldr	r3, [pc, #164]	; (8002404 <HAL_RCC_OscConfig+0x270>)
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	4a28      	ldr	r2, [pc, #160]	; (8002404 <HAL_RCC_OscConfig+0x270>)
 8002362:	f023 0301 	bic.w	r3, r3, #1
 8002366:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002368:	f7ff f970 	bl	800164c <HAL_GetTick>
 800236c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800236e:	e008      	b.n	8002382 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002370:	f7ff f96c 	bl	800164c <HAL_GetTick>
 8002374:	4602      	mov	r2, r0
 8002376:	693b      	ldr	r3, [r7, #16]
 8002378:	1ad3      	subs	r3, r2, r3
 800237a:	2b02      	cmp	r3, #2
 800237c:	d901      	bls.n	8002382 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 800237e:	2303      	movs	r3, #3
 8002380:	e31a      	b.n	80029b8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002382:	4b20      	ldr	r3, [pc, #128]	; (8002404 <HAL_RCC_OscConfig+0x270>)
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	f003 0302 	and.w	r3, r3, #2
 800238a:	2b00      	cmp	r3, #0
 800238c:	d1f0      	bne.n	8002370 <HAL_RCC_OscConfig+0x1dc>
 800238e:	e000      	b.n	8002392 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002390:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	f003 0301 	and.w	r3, r3, #1
 800239a:	2b00      	cmp	r3, #0
 800239c:	d073      	beq.n	8002486 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800239e:	69bb      	ldr	r3, [r7, #24]
 80023a0:	2b08      	cmp	r3, #8
 80023a2:	d005      	beq.n	80023b0 <HAL_RCC_OscConfig+0x21c>
 80023a4:	69bb      	ldr	r3, [r7, #24]
 80023a6:	2b0c      	cmp	r3, #12
 80023a8:	d10e      	bne.n	80023c8 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80023aa:	697b      	ldr	r3, [r7, #20]
 80023ac:	2b03      	cmp	r3, #3
 80023ae:	d10b      	bne.n	80023c8 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80023b0:	4b14      	ldr	r3, [pc, #80]	; (8002404 <HAL_RCC_OscConfig+0x270>)
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d063      	beq.n	8002484 <HAL_RCC_OscConfig+0x2f0>
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	685b      	ldr	r3, [r3, #4]
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d15f      	bne.n	8002484 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80023c4:	2301      	movs	r3, #1
 80023c6:	e2f7      	b.n	80029b8 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	685b      	ldr	r3, [r3, #4]
 80023cc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80023d0:	d106      	bne.n	80023e0 <HAL_RCC_OscConfig+0x24c>
 80023d2:	4b0c      	ldr	r3, [pc, #48]	; (8002404 <HAL_RCC_OscConfig+0x270>)
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	4a0b      	ldr	r2, [pc, #44]	; (8002404 <HAL_RCC_OscConfig+0x270>)
 80023d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80023dc:	6013      	str	r3, [r2, #0]
 80023de:	e025      	b.n	800242c <HAL_RCC_OscConfig+0x298>
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	685b      	ldr	r3, [r3, #4]
 80023e4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80023e8:	d114      	bne.n	8002414 <HAL_RCC_OscConfig+0x280>
 80023ea:	4b06      	ldr	r3, [pc, #24]	; (8002404 <HAL_RCC_OscConfig+0x270>)
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	4a05      	ldr	r2, [pc, #20]	; (8002404 <HAL_RCC_OscConfig+0x270>)
 80023f0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80023f4:	6013      	str	r3, [r2, #0]
 80023f6:	4b03      	ldr	r3, [pc, #12]	; (8002404 <HAL_RCC_OscConfig+0x270>)
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	4a02      	ldr	r2, [pc, #8]	; (8002404 <HAL_RCC_OscConfig+0x270>)
 80023fc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002400:	6013      	str	r3, [r2, #0]
 8002402:	e013      	b.n	800242c <HAL_RCC_OscConfig+0x298>
 8002404:	40021000 	.word	0x40021000
 8002408:	0800b5e0 	.word	0x0800b5e0
 800240c:	20000000 	.word	0x20000000
 8002410:	20000004 	.word	0x20000004
 8002414:	4ba0      	ldr	r3, [pc, #640]	; (8002698 <HAL_RCC_OscConfig+0x504>)
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	4a9f      	ldr	r2, [pc, #636]	; (8002698 <HAL_RCC_OscConfig+0x504>)
 800241a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800241e:	6013      	str	r3, [r2, #0]
 8002420:	4b9d      	ldr	r3, [pc, #628]	; (8002698 <HAL_RCC_OscConfig+0x504>)
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	4a9c      	ldr	r2, [pc, #624]	; (8002698 <HAL_RCC_OscConfig+0x504>)
 8002426:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800242a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	685b      	ldr	r3, [r3, #4]
 8002430:	2b00      	cmp	r3, #0
 8002432:	d013      	beq.n	800245c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002434:	f7ff f90a 	bl	800164c <HAL_GetTick>
 8002438:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800243a:	e008      	b.n	800244e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800243c:	f7ff f906 	bl	800164c <HAL_GetTick>
 8002440:	4602      	mov	r2, r0
 8002442:	693b      	ldr	r3, [r7, #16]
 8002444:	1ad3      	subs	r3, r2, r3
 8002446:	2b64      	cmp	r3, #100	; 0x64
 8002448:	d901      	bls.n	800244e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800244a:	2303      	movs	r3, #3
 800244c:	e2b4      	b.n	80029b8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800244e:	4b92      	ldr	r3, [pc, #584]	; (8002698 <HAL_RCC_OscConfig+0x504>)
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002456:	2b00      	cmp	r3, #0
 8002458:	d0f0      	beq.n	800243c <HAL_RCC_OscConfig+0x2a8>
 800245a:	e014      	b.n	8002486 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800245c:	f7ff f8f6 	bl	800164c <HAL_GetTick>
 8002460:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002462:	e008      	b.n	8002476 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002464:	f7ff f8f2 	bl	800164c <HAL_GetTick>
 8002468:	4602      	mov	r2, r0
 800246a:	693b      	ldr	r3, [r7, #16]
 800246c:	1ad3      	subs	r3, r2, r3
 800246e:	2b64      	cmp	r3, #100	; 0x64
 8002470:	d901      	bls.n	8002476 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002472:	2303      	movs	r3, #3
 8002474:	e2a0      	b.n	80029b8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002476:	4b88      	ldr	r3, [pc, #544]	; (8002698 <HAL_RCC_OscConfig+0x504>)
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800247e:	2b00      	cmp	r3, #0
 8002480:	d1f0      	bne.n	8002464 <HAL_RCC_OscConfig+0x2d0>
 8002482:	e000      	b.n	8002486 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002484:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	f003 0302 	and.w	r3, r3, #2
 800248e:	2b00      	cmp	r3, #0
 8002490:	d060      	beq.n	8002554 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002492:	69bb      	ldr	r3, [r7, #24]
 8002494:	2b04      	cmp	r3, #4
 8002496:	d005      	beq.n	80024a4 <HAL_RCC_OscConfig+0x310>
 8002498:	69bb      	ldr	r3, [r7, #24]
 800249a:	2b0c      	cmp	r3, #12
 800249c:	d119      	bne.n	80024d2 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800249e:	697b      	ldr	r3, [r7, #20]
 80024a0:	2b02      	cmp	r3, #2
 80024a2:	d116      	bne.n	80024d2 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80024a4:	4b7c      	ldr	r3, [pc, #496]	; (8002698 <HAL_RCC_OscConfig+0x504>)
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d005      	beq.n	80024bc <HAL_RCC_OscConfig+0x328>
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	68db      	ldr	r3, [r3, #12]
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d101      	bne.n	80024bc <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80024b8:	2301      	movs	r3, #1
 80024ba:	e27d      	b.n	80029b8 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80024bc:	4b76      	ldr	r3, [pc, #472]	; (8002698 <HAL_RCC_OscConfig+0x504>)
 80024be:	685b      	ldr	r3, [r3, #4]
 80024c0:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	691b      	ldr	r3, [r3, #16]
 80024c8:	061b      	lsls	r3, r3, #24
 80024ca:	4973      	ldr	r1, [pc, #460]	; (8002698 <HAL_RCC_OscConfig+0x504>)
 80024cc:	4313      	orrs	r3, r2
 80024ce:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80024d0:	e040      	b.n	8002554 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	68db      	ldr	r3, [r3, #12]
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d023      	beq.n	8002522 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80024da:	4b6f      	ldr	r3, [pc, #444]	; (8002698 <HAL_RCC_OscConfig+0x504>)
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	4a6e      	ldr	r2, [pc, #440]	; (8002698 <HAL_RCC_OscConfig+0x504>)
 80024e0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80024e4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024e6:	f7ff f8b1 	bl	800164c <HAL_GetTick>
 80024ea:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80024ec:	e008      	b.n	8002500 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80024ee:	f7ff f8ad 	bl	800164c <HAL_GetTick>
 80024f2:	4602      	mov	r2, r0
 80024f4:	693b      	ldr	r3, [r7, #16]
 80024f6:	1ad3      	subs	r3, r2, r3
 80024f8:	2b02      	cmp	r3, #2
 80024fa:	d901      	bls.n	8002500 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80024fc:	2303      	movs	r3, #3
 80024fe:	e25b      	b.n	80029b8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002500:	4b65      	ldr	r3, [pc, #404]	; (8002698 <HAL_RCC_OscConfig+0x504>)
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002508:	2b00      	cmp	r3, #0
 800250a:	d0f0      	beq.n	80024ee <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800250c:	4b62      	ldr	r3, [pc, #392]	; (8002698 <HAL_RCC_OscConfig+0x504>)
 800250e:	685b      	ldr	r3, [r3, #4]
 8002510:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	691b      	ldr	r3, [r3, #16]
 8002518:	061b      	lsls	r3, r3, #24
 800251a:	495f      	ldr	r1, [pc, #380]	; (8002698 <HAL_RCC_OscConfig+0x504>)
 800251c:	4313      	orrs	r3, r2
 800251e:	604b      	str	r3, [r1, #4]
 8002520:	e018      	b.n	8002554 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002522:	4b5d      	ldr	r3, [pc, #372]	; (8002698 <HAL_RCC_OscConfig+0x504>)
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	4a5c      	ldr	r2, [pc, #368]	; (8002698 <HAL_RCC_OscConfig+0x504>)
 8002528:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800252c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800252e:	f7ff f88d 	bl	800164c <HAL_GetTick>
 8002532:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002534:	e008      	b.n	8002548 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002536:	f7ff f889 	bl	800164c <HAL_GetTick>
 800253a:	4602      	mov	r2, r0
 800253c:	693b      	ldr	r3, [r7, #16]
 800253e:	1ad3      	subs	r3, r2, r3
 8002540:	2b02      	cmp	r3, #2
 8002542:	d901      	bls.n	8002548 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002544:	2303      	movs	r3, #3
 8002546:	e237      	b.n	80029b8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002548:	4b53      	ldr	r3, [pc, #332]	; (8002698 <HAL_RCC_OscConfig+0x504>)
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002550:	2b00      	cmp	r3, #0
 8002552:	d1f0      	bne.n	8002536 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	f003 0308 	and.w	r3, r3, #8
 800255c:	2b00      	cmp	r3, #0
 800255e:	d03c      	beq.n	80025da <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	695b      	ldr	r3, [r3, #20]
 8002564:	2b00      	cmp	r3, #0
 8002566:	d01c      	beq.n	80025a2 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002568:	4b4b      	ldr	r3, [pc, #300]	; (8002698 <HAL_RCC_OscConfig+0x504>)
 800256a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800256e:	4a4a      	ldr	r2, [pc, #296]	; (8002698 <HAL_RCC_OscConfig+0x504>)
 8002570:	f043 0301 	orr.w	r3, r3, #1
 8002574:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002578:	f7ff f868 	bl	800164c <HAL_GetTick>
 800257c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800257e:	e008      	b.n	8002592 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002580:	f7ff f864 	bl	800164c <HAL_GetTick>
 8002584:	4602      	mov	r2, r0
 8002586:	693b      	ldr	r3, [r7, #16]
 8002588:	1ad3      	subs	r3, r2, r3
 800258a:	2b02      	cmp	r3, #2
 800258c:	d901      	bls.n	8002592 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800258e:	2303      	movs	r3, #3
 8002590:	e212      	b.n	80029b8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002592:	4b41      	ldr	r3, [pc, #260]	; (8002698 <HAL_RCC_OscConfig+0x504>)
 8002594:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002598:	f003 0302 	and.w	r3, r3, #2
 800259c:	2b00      	cmp	r3, #0
 800259e:	d0ef      	beq.n	8002580 <HAL_RCC_OscConfig+0x3ec>
 80025a0:	e01b      	b.n	80025da <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80025a2:	4b3d      	ldr	r3, [pc, #244]	; (8002698 <HAL_RCC_OscConfig+0x504>)
 80025a4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80025a8:	4a3b      	ldr	r2, [pc, #236]	; (8002698 <HAL_RCC_OscConfig+0x504>)
 80025aa:	f023 0301 	bic.w	r3, r3, #1
 80025ae:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80025b2:	f7ff f84b 	bl	800164c <HAL_GetTick>
 80025b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80025b8:	e008      	b.n	80025cc <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80025ba:	f7ff f847 	bl	800164c <HAL_GetTick>
 80025be:	4602      	mov	r2, r0
 80025c0:	693b      	ldr	r3, [r7, #16]
 80025c2:	1ad3      	subs	r3, r2, r3
 80025c4:	2b02      	cmp	r3, #2
 80025c6:	d901      	bls.n	80025cc <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80025c8:	2303      	movs	r3, #3
 80025ca:	e1f5      	b.n	80029b8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80025cc:	4b32      	ldr	r3, [pc, #200]	; (8002698 <HAL_RCC_OscConfig+0x504>)
 80025ce:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80025d2:	f003 0302 	and.w	r3, r3, #2
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d1ef      	bne.n	80025ba <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	f003 0304 	and.w	r3, r3, #4
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	f000 80a6 	beq.w	8002734 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80025e8:	2300      	movs	r3, #0
 80025ea:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80025ec:	4b2a      	ldr	r3, [pc, #168]	; (8002698 <HAL_RCC_OscConfig+0x504>)
 80025ee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80025f0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d10d      	bne.n	8002614 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80025f8:	4b27      	ldr	r3, [pc, #156]	; (8002698 <HAL_RCC_OscConfig+0x504>)
 80025fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80025fc:	4a26      	ldr	r2, [pc, #152]	; (8002698 <HAL_RCC_OscConfig+0x504>)
 80025fe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002602:	6593      	str	r3, [r2, #88]	; 0x58
 8002604:	4b24      	ldr	r3, [pc, #144]	; (8002698 <HAL_RCC_OscConfig+0x504>)
 8002606:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002608:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800260c:	60bb      	str	r3, [r7, #8]
 800260e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002610:	2301      	movs	r3, #1
 8002612:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002614:	4b21      	ldr	r3, [pc, #132]	; (800269c <HAL_RCC_OscConfig+0x508>)
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800261c:	2b00      	cmp	r3, #0
 800261e:	d118      	bne.n	8002652 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002620:	4b1e      	ldr	r3, [pc, #120]	; (800269c <HAL_RCC_OscConfig+0x508>)
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	4a1d      	ldr	r2, [pc, #116]	; (800269c <HAL_RCC_OscConfig+0x508>)
 8002626:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800262a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800262c:	f7ff f80e 	bl	800164c <HAL_GetTick>
 8002630:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002632:	e008      	b.n	8002646 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002634:	f7ff f80a 	bl	800164c <HAL_GetTick>
 8002638:	4602      	mov	r2, r0
 800263a:	693b      	ldr	r3, [r7, #16]
 800263c:	1ad3      	subs	r3, r2, r3
 800263e:	2b02      	cmp	r3, #2
 8002640:	d901      	bls.n	8002646 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002642:	2303      	movs	r3, #3
 8002644:	e1b8      	b.n	80029b8 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002646:	4b15      	ldr	r3, [pc, #84]	; (800269c <HAL_RCC_OscConfig+0x508>)
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800264e:	2b00      	cmp	r3, #0
 8002650:	d0f0      	beq.n	8002634 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	689b      	ldr	r3, [r3, #8]
 8002656:	2b01      	cmp	r3, #1
 8002658:	d108      	bne.n	800266c <HAL_RCC_OscConfig+0x4d8>
 800265a:	4b0f      	ldr	r3, [pc, #60]	; (8002698 <HAL_RCC_OscConfig+0x504>)
 800265c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002660:	4a0d      	ldr	r2, [pc, #52]	; (8002698 <HAL_RCC_OscConfig+0x504>)
 8002662:	f043 0301 	orr.w	r3, r3, #1
 8002666:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800266a:	e029      	b.n	80026c0 <HAL_RCC_OscConfig+0x52c>
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	689b      	ldr	r3, [r3, #8]
 8002670:	2b05      	cmp	r3, #5
 8002672:	d115      	bne.n	80026a0 <HAL_RCC_OscConfig+0x50c>
 8002674:	4b08      	ldr	r3, [pc, #32]	; (8002698 <HAL_RCC_OscConfig+0x504>)
 8002676:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800267a:	4a07      	ldr	r2, [pc, #28]	; (8002698 <HAL_RCC_OscConfig+0x504>)
 800267c:	f043 0304 	orr.w	r3, r3, #4
 8002680:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002684:	4b04      	ldr	r3, [pc, #16]	; (8002698 <HAL_RCC_OscConfig+0x504>)
 8002686:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800268a:	4a03      	ldr	r2, [pc, #12]	; (8002698 <HAL_RCC_OscConfig+0x504>)
 800268c:	f043 0301 	orr.w	r3, r3, #1
 8002690:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002694:	e014      	b.n	80026c0 <HAL_RCC_OscConfig+0x52c>
 8002696:	bf00      	nop
 8002698:	40021000 	.word	0x40021000
 800269c:	40007000 	.word	0x40007000
 80026a0:	4b9d      	ldr	r3, [pc, #628]	; (8002918 <HAL_RCC_OscConfig+0x784>)
 80026a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80026a6:	4a9c      	ldr	r2, [pc, #624]	; (8002918 <HAL_RCC_OscConfig+0x784>)
 80026a8:	f023 0301 	bic.w	r3, r3, #1
 80026ac:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80026b0:	4b99      	ldr	r3, [pc, #612]	; (8002918 <HAL_RCC_OscConfig+0x784>)
 80026b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80026b6:	4a98      	ldr	r2, [pc, #608]	; (8002918 <HAL_RCC_OscConfig+0x784>)
 80026b8:	f023 0304 	bic.w	r3, r3, #4
 80026bc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	689b      	ldr	r3, [r3, #8]
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d016      	beq.n	80026f6 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026c8:	f7fe ffc0 	bl	800164c <HAL_GetTick>
 80026cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80026ce:	e00a      	b.n	80026e6 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80026d0:	f7fe ffbc 	bl	800164c <HAL_GetTick>
 80026d4:	4602      	mov	r2, r0
 80026d6:	693b      	ldr	r3, [r7, #16]
 80026d8:	1ad3      	subs	r3, r2, r3
 80026da:	f241 3288 	movw	r2, #5000	; 0x1388
 80026de:	4293      	cmp	r3, r2
 80026e0:	d901      	bls.n	80026e6 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80026e2:	2303      	movs	r3, #3
 80026e4:	e168      	b.n	80029b8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80026e6:	4b8c      	ldr	r3, [pc, #560]	; (8002918 <HAL_RCC_OscConfig+0x784>)
 80026e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80026ec:	f003 0302 	and.w	r3, r3, #2
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d0ed      	beq.n	80026d0 <HAL_RCC_OscConfig+0x53c>
 80026f4:	e015      	b.n	8002722 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026f6:	f7fe ffa9 	bl	800164c <HAL_GetTick>
 80026fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80026fc:	e00a      	b.n	8002714 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80026fe:	f7fe ffa5 	bl	800164c <HAL_GetTick>
 8002702:	4602      	mov	r2, r0
 8002704:	693b      	ldr	r3, [r7, #16]
 8002706:	1ad3      	subs	r3, r2, r3
 8002708:	f241 3288 	movw	r2, #5000	; 0x1388
 800270c:	4293      	cmp	r3, r2
 800270e:	d901      	bls.n	8002714 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002710:	2303      	movs	r3, #3
 8002712:	e151      	b.n	80029b8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002714:	4b80      	ldr	r3, [pc, #512]	; (8002918 <HAL_RCC_OscConfig+0x784>)
 8002716:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800271a:	f003 0302 	and.w	r3, r3, #2
 800271e:	2b00      	cmp	r3, #0
 8002720:	d1ed      	bne.n	80026fe <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002722:	7ffb      	ldrb	r3, [r7, #31]
 8002724:	2b01      	cmp	r3, #1
 8002726:	d105      	bne.n	8002734 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002728:	4b7b      	ldr	r3, [pc, #492]	; (8002918 <HAL_RCC_OscConfig+0x784>)
 800272a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800272c:	4a7a      	ldr	r2, [pc, #488]	; (8002918 <HAL_RCC_OscConfig+0x784>)
 800272e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002732:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	f003 0320 	and.w	r3, r3, #32
 800273c:	2b00      	cmp	r3, #0
 800273e:	d03c      	beq.n	80027ba <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002744:	2b00      	cmp	r3, #0
 8002746:	d01c      	beq.n	8002782 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002748:	4b73      	ldr	r3, [pc, #460]	; (8002918 <HAL_RCC_OscConfig+0x784>)
 800274a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800274e:	4a72      	ldr	r2, [pc, #456]	; (8002918 <HAL_RCC_OscConfig+0x784>)
 8002750:	f043 0301 	orr.w	r3, r3, #1
 8002754:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002758:	f7fe ff78 	bl	800164c <HAL_GetTick>
 800275c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800275e:	e008      	b.n	8002772 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002760:	f7fe ff74 	bl	800164c <HAL_GetTick>
 8002764:	4602      	mov	r2, r0
 8002766:	693b      	ldr	r3, [r7, #16]
 8002768:	1ad3      	subs	r3, r2, r3
 800276a:	2b02      	cmp	r3, #2
 800276c:	d901      	bls.n	8002772 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 800276e:	2303      	movs	r3, #3
 8002770:	e122      	b.n	80029b8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002772:	4b69      	ldr	r3, [pc, #420]	; (8002918 <HAL_RCC_OscConfig+0x784>)
 8002774:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002778:	f003 0302 	and.w	r3, r3, #2
 800277c:	2b00      	cmp	r3, #0
 800277e:	d0ef      	beq.n	8002760 <HAL_RCC_OscConfig+0x5cc>
 8002780:	e01b      	b.n	80027ba <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002782:	4b65      	ldr	r3, [pc, #404]	; (8002918 <HAL_RCC_OscConfig+0x784>)
 8002784:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002788:	4a63      	ldr	r2, [pc, #396]	; (8002918 <HAL_RCC_OscConfig+0x784>)
 800278a:	f023 0301 	bic.w	r3, r3, #1
 800278e:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002792:	f7fe ff5b 	bl	800164c <HAL_GetTick>
 8002796:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002798:	e008      	b.n	80027ac <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800279a:	f7fe ff57 	bl	800164c <HAL_GetTick>
 800279e:	4602      	mov	r2, r0
 80027a0:	693b      	ldr	r3, [r7, #16]
 80027a2:	1ad3      	subs	r3, r2, r3
 80027a4:	2b02      	cmp	r3, #2
 80027a6:	d901      	bls.n	80027ac <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 80027a8:	2303      	movs	r3, #3
 80027aa:	e105      	b.n	80029b8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80027ac:	4b5a      	ldr	r3, [pc, #360]	; (8002918 <HAL_RCC_OscConfig+0x784>)
 80027ae:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80027b2:	f003 0302 	and.w	r3, r3, #2
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d1ef      	bne.n	800279a <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027be:	2b00      	cmp	r3, #0
 80027c0:	f000 80f9 	beq.w	80029b6 <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027c8:	2b02      	cmp	r3, #2
 80027ca:	f040 80cf 	bne.w	800296c <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80027ce:	4b52      	ldr	r3, [pc, #328]	; (8002918 <HAL_RCC_OscConfig+0x784>)
 80027d0:	68db      	ldr	r3, [r3, #12]
 80027d2:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80027d4:	697b      	ldr	r3, [r7, #20]
 80027d6:	f003 0203 	and.w	r2, r3, #3
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027de:	429a      	cmp	r2, r3
 80027e0:	d12c      	bne.n	800283c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80027e2:	697b      	ldr	r3, [r7, #20]
 80027e4:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027ec:	3b01      	subs	r3, #1
 80027ee:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80027f0:	429a      	cmp	r2, r3
 80027f2:	d123      	bne.n	800283c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80027f4:	697b      	ldr	r3, [r7, #20]
 80027f6:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80027fe:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002800:	429a      	cmp	r2, r3
 8002802:	d11b      	bne.n	800283c <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002804:	697b      	ldr	r3, [r7, #20]
 8002806:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800280e:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002810:	429a      	cmp	r2, r3
 8002812:	d113      	bne.n	800283c <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002814:	697b      	ldr	r3, [r7, #20]
 8002816:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800281e:	085b      	lsrs	r3, r3, #1
 8002820:	3b01      	subs	r3, #1
 8002822:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002824:	429a      	cmp	r2, r3
 8002826:	d109      	bne.n	800283c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002828:	697b      	ldr	r3, [r7, #20]
 800282a:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002832:	085b      	lsrs	r3, r3, #1
 8002834:	3b01      	subs	r3, #1
 8002836:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002838:	429a      	cmp	r2, r3
 800283a:	d071      	beq.n	8002920 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800283c:	69bb      	ldr	r3, [r7, #24]
 800283e:	2b0c      	cmp	r3, #12
 8002840:	d068      	beq.n	8002914 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002842:	4b35      	ldr	r3, [pc, #212]	; (8002918 <HAL_RCC_OscConfig+0x784>)
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800284a:	2b00      	cmp	r3, #0
 800284c:	d105      	bne.n	800285a <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800284e:	4b32      	ldr	r3, [pc, #200]	; (8002918 <HAL_RCC_OscConfig+0x784>)
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002856:	2b00      	cmp	r3, #0
 8002858:	d001      	beq.n	800285e <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 800285a:	2301      	movs	r3, #1
 800285c:	e0ac      	b.n	80029b8 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800285e:	4b2e      	ldr	r3, [pc, #184]	; (8002918 <HAL_RCC_OscConfig+0x784>)
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	4a2d      	ldr	r2, [pc, #180]	; (8002918 <HAL_RCC_OscConfig+0x784>)
 8002864:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002868:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800286a:	f7fe feef 	bl	800164c <HAL_GetTick>
 800286e:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002870:	e008      	b.n	8002884 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002872:	f7fe feeb 	bl	800164c <HAL_GetTick>
 8002876:	4602      	mov	r2, r0
 8002878:	693b      	ldr	r3, [r7, #16]
 800287a:	1ad3      	subs	r3, r2, r3
 800287c:	2b02      	cmp	r3, #2
 800287e:	d901      	bls.n	8002884 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8002880:	2303      	movs	r3, #3
 8002882:	e099      	b.n	80029b8 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002884:	4b24      	ldr	r3, [pc, #144]	; (8002918 <HAL_RCC_OscConfig+0x784>)
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800288c:	2b00      	cmp	r3, #0
 800288e:	d1f0      	bne.n	8002872 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002890:	4b21      	ldr	r3, [pc, #132]	; (8002918 <HAL_RCC_OscConfig+0x784>)
 8002892:	68da      	ldr	r2, [r3, #12]
 8002894:	4b21      	ldr	r3, [pc, #132]	; (800291c <HAL_RCC_OscConfig+0x788>)
 8002896:	4013      	ands	r3, r2
 8002898:	687a      	ldr	r2, [r7, #4]
 800289a:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800289c:	687a      	ldr	r2, [r7, #4]
 800289e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80028a0:	3a01      	subs	r2, #1
 80028a2:	0112      	lsls	r2, r2, #4
 80028a4:	4311      	orrs	r1, r2
 80028a6:	687a      	ldr	r2, [r7, #4]
 80028a8:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80028aa:	0212      	lsls	r2, r2, #8
 80028ac:	4311      	orrs	r1, r2
 80028ae:	687a      	ldr	r2, [r7, #4]
 80028b0:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80028b2:	0852      	lsrs	r2, r2, #1
 80028b4:	3a01      	subs	r2, #1
 80028b6:	0552      	lsls	r2, r2, #21
 80028b8:	4311      	orrs	r1, r2
 80028ba:	687a      	ldr	r2, [r7, #4]
 80028bc:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80028be:	0852      	lsrs	r2, r2, #1
 80028c0:	3a01      	subs	r2, #1
 80028c2:	0652      	lsls	r2, r2, #25
 80028c4:	4311      	orrs	r1, r2
 80028c6:	687a      	ldr	r2, [r7, #4]
 80028c8:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80028ca:	06d2      	lsls	r2, r2, #27
 80028cc:	430a      	orrs	r2, r1
 80028ce:	4912      	ldr	r1, [pc, #72]	; (8002918 <HAL_RCC_OscConfig+0x784>)
 80028d0:	4313      	orrs	r3, r2
 80028d2:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80028d4:	4b10      	ldr	r3, [pc, #64]	; (8002918 <HAL_RCC_OscConfig+0x784>)
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	4a0f      	ldr	r2, [pc, #60]	; (8002918 <HAL_RCC_OscConfig+0x784>)
 80028da:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80028de:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80028e0:	4b0d      	ldr	r3, [pc, #52]	; (8002918 <HAL_RCC_OscConfig+0x784>)
 80028e2:	68db      	ldr	r3, [r3, #12]
 80028e4:	4a0c      	ldr	r2, [pc, #48]	; (8002918 <HAL_RCC_OscConfig+0x784>)
 80028e6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80028ea:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80028ec:	f7fe feae 	bl	800164c <HAL_GetTick>
 80028f0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80028f2:	e008      	b.n	8002906 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80028f4:	f7fe feaa 	bl	800164c <HAL_GetTick>
 80028f8:	4602      	mov	r2, r0
 80028fa:	693b      	ldr	r3, [r7, #16]
 80028fc:	1ad3      	subs	r3, r2, r3
 80028fe:	2b02      	cmp	r3, #2
 8002900:	d901      	bls.n	8002906 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8002902:	2303      	movs	r3, #3
 8002904:	e058      	b.n	80029b8 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002906:	4b04      	ldr	r3, [pc, #16]	; (8002918 <HAL_RCC_OscConfig+0x784>)
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800290e:	2b00      	cmp	r3, #0
 8002910:	d0f0      	beq.n	80028f4 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002912:	e050      	b.n	80029b6 <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002914:	2301      	movs	r3, #1
 8002916:	e04f      	b.n	80029b8 <HAL_RCC_OscConfig+0x824>
 8002918:	40021000 	.word	0x40021000
 800291c:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002920:	4b27      	ldr	r3, [pc, #156]	; (80029c0 <HAL_RCC_OscConfig+0x82c>)
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002928:	2b00      	cmp	r3, #0
 800292a:	d144      	bne.n	80029b6 <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800292c:	4b24      	ldr	r3, [pc, #144]	; (80029c0 <HAL_RCC_OscConfig+0x82c>)
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	4a23      	ldr	r2, [pc, #140]	; (80029c0 <HAL_RCC_OscConfig+0x82c>)
 8002932:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002936:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002938:	4b21      	ldr	r3, [pc, #132]	; (80029c0 <HAL_RCC_OscConfig+0x82c>)
 800293a:	68db      	ldr	r3, [r3, #12]
 800293c:	4a20      	ldr	r2, [pc, #128]	; (80029c0 <HAL_RCC_OscConfig+0x82c>)
 800293e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002942:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002944:	f7fe fe82 	bl	800164c <HAL_GetTick>
 8002948:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800294a:	e008      	b.n	800295e <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800294c:	f7fe fe7e 	bl	800164c <HAL_GetTick>
 8002950:	4602      	mov	r2, r0
 8002952:	693b      	ldr	r3, [r7, #16]
 8002954:	1ad3      	subs	r3, r2, r3
 8002956:	2b02      	cmp	r3, #2
 8002958:	d901      	bls.n	800295e <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 800295a:	2303      	movs	r3, #3
 800295c:	e02c      	b.n	80029b8 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800295e:	4b18      	ldr	r3, [pc, #96]	; (80029c0 <HAL_RCC_OscConfig+0x82c>)
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002966:	2b00      	cmp	r3, #0
 8002968:	d0f0      	beq.n	800294c <HAL_RCC_OscConfig+0x7b8>
 800296a:	e024      	b.n	80029b6 <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800296c:	69bb      	ldr	r3, [r7, #24]
 800296e:	2b0c      	cmp	r3, #12
 8002970:	d01f      	beq.n	80029b2 <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002972:	4b13      	ldr	r3, [pc, #76]	; (80029c0 <HAL_RCC_OscConfig+0x82c>)
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	4a12      	ldr	r2, [pc, #72]	; (80029c0 <HAL_RCC_OscConfig+0x82c>)
 8002978:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800297c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800297e:	f7fe fe65 	bl	800164c <HAL_GetTick>
 8002982:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002984:	e008      	b.n	8002998 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002986:	f7fe fe61 	bl	800164c <HAL_GetTick>
 800298a:	4602      	mov	r2, r0
 800298c:	693b      	ldr	r3, [r7, #16]
 800298e:	1ad3      	subs	r3, r2, r3
 8002990:	2b02      	cmp	r3, #2
 8002992:	d901      	bls.n	8002998 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8002994:	2303      	movs	r3, #3
 8002996:	e00f      	b.n	80029b8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002998:	4b09      	ldr	r3, [pc, #36]	; (80029c0 <HAL_RCC_OscConfig+0x82c>)
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d1f0      	bne.n	8002986 <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80029a4:	4b06      	ldr	r3, [pc, #24]	; (80029c0 <HAL_RCC_OscConfig+0x82c>)
 80029a6:	68da      	ldr	r2, [r3, #12]
 80029a8:	4905      	ldr	r1, [pc, #20]	; (80029c0 <HAL_RCC_OscConfig+0x82c>)
 80029aa:	4b06      	ldr	r3, [pc, #24]	; (80029c4 <HAL_RCC_OscConfig+0x830>)
 80029ac:	4013      	ands	r3, r2
 80029ae:	60cb      	str	r3, [r1, #12]
 80029b0:	e001      	b.n	80029b6 <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80029b2:	2301      	movs	r3, #1
 80029b4:	e000      	b.n	80029b8 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 80029b6:	2300      	movs	r3, #0
}
 80029b8:	4618      	mov	r0, r3
 80029ba:	3720      	adds	r7, #32
 80029bc:	46bd      	mov	sp, r7
 80029be:	bd80      	pop	{r7, pc}
 80029c0:	40021000 	.word	0x40021000
 80029c4:	feeefffc 	.word	0xfeeefffc

080029c8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80029c8:	b580      	push	{r7, lr}
 80029ca:	b086      	sub	sp, #24
 80029cc:	af00      	add	r7, sp, #0
 80029ce:	6078      	str	r0, [r7, #4]
 80029d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80029d2:	2300      	movs	r3, #0
 80029d4:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d101      	bne.n	80029e0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80029dc:	2301      	movs	r3, #1
 80029de:	e11d      	b.n	8002c1c <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80029e0:	4b90      	ldr	r3, [pc, #576]	; (8002c24 <HAL_RCC_ClockConfig+0x25c>)
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	f003 030f 	and.w	r3, r3, #15
 80029e8:	683a      	ldr	r2, [r7, #0]
 80029ea:	429a      	cmp	r2, r3
 80029ec:	d910      	bls.n	8002a10 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80029ee:	4b8d      	ldr	r3, [pc, #564]	; (8002c24 <HAL_RCC_ClockConfig+0x25c>)
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	f023 020f 	bic.w	r2, r3, #15
 80029f6:	498b      	ldr	r1, [pc, #556]	; (8002c24 <HAL_RCC_ClockConfig+0x25c>)
 80029f8:	683b      	ldr	r3, [r7, #0]
 80029fa:	4313      	orrs	r3, r2
 80029fc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80029fe:	4b89      	ldr	r3, [pc, #548]	; (8002c24 <HAL_RCC_ClockConfig+0x25c>)
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	f003 030f 	and.w	r3, r3, #15
 8002a06:	683a      	ldr	r2, [r7, #0]
 8002a08:	429a      	cmp	r2, r3
 8002a0a:	d001      	beq.n	8002a10 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002a0c:	2301      	movs	r3, #1
 8002a0e:	e105      	b.n	8002c1c <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	f003 0302 	and.w	r3, r3, #2
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d010      	beq.n	8002a3e <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	689a      	ldr	r2, [r3, #8]
 8002a20:	4b81      	ldr	r3, [pc, #516]	; (8002c28 <HAL_RCC_ClockConfig+0x260>)
 8002a22:	689b      	ldr	r3, [r3, #8]
 8002a24:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002a28:	429a      	cmp	r2, r3
 8002a2a:	d908      	bls.n	8002a3e <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002a2c:	4b7e      	ldr	r3, [pc, #504]	; (8002c28 <HAL_RCC_ClockConfig+0x260>)
 8002a2e:	689b      	ldr	r3, [r3, #8]
 8002a30:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	689b      	ldr	r3, [r3, #8]
 8002a38:	497b      	ldr	r1, [pc, #492]	; (8002c28 <HAL_RCC_ClockConfig+0x260>)
 8002a3a:	4313      	orrs	r3, r2
 8002a3c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	f003 0301 	and.w	r3, r3, #1
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d079      	beq.n	8002b3e <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	685b      	ldr	r3, [r3, #4]
 8002a4e:	2b03      	cmp	r3, #3
 8002a50:	d11e      	bne.n	8002a90 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a52:	4b75      	ldr	r3, [pc, #468]	; (8002c28 <HAL_RCC_ClockConfig+0x260>)
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d101      	bne.n	8002a62 <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 8002a5e:	2301      	movs	r3, #1
 8002a60:	e0dc      	b.n	8002c1c <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8002a62:	f000 fa07 	bl	8002e74 <RCC_GetSysClockFreqFromPLLSource>
 8002a66:	4603      	mov	r3, r0
 8002a68:	4a70      	ldr	r2, [pc, #448]	; (8002c2c <HAL_RCC_ClockConfig+0x264>)
 8002a6a:	4293      	cmp	r3, r2
 8002a6c:	d946      	bls.n	8002afc <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8002a6e:	4b6e      	ldr	r3, [pc, #440]	; (8002c28 <HAL_RCC_ClockConfig+0x260>)
 8002a70:	689b      	ldr	r3, [r3, #8]
 8002a72:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d140      	bne.n	8002afc <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002a7a:	4b6b      	ldr	r3, [pc, #428]	; (8002c28 <HAL_RCC_ClockConfig+0x260>)
 8002a7c:	689b      	ldr	r3, [r3, #8]
 8002a7e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002a82:	4a69      	ldr	r2, [pc, #420]	; (8002c28 <HAL_RCC_ClockConfig+0x260>)
 8002a84:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002a88:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8002a8a:	2380      	movs	r3, #128	; 0x80
 8002a8c:	617b      	str	r3, [r7, #20]
 8002a8e:	e035      	b.n	8002afc <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	685b      	ldr	r3, [r3, #4]
 8002a94:	2b02      	cmp	r3, #2
 8002a96:	d107      	bne.n	8002aa8 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002a98:	4b63      	ldr	r3, [pc, #396]	; (8002c28 <HAL_RCC_ClockConfig+0x260>)
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d115      	bne.n	8002ad0 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8002aa4:	2301      	movs	r3, #1
 8002aa6:	e0b9      	b.n	8002c1c <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	685b      	ldr	r3, [r3, #4]
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d107      	bne.n	8002ac0 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002ab0:	4b5d      	ldr	r3, [pc, #372]	; (8002c28 <HAL_RCC_ClockConfig+0x260>)
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	f003 0302 	and.w	r3, r3, #2
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d109      	bne.n	8002ad0 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8002abc:	2301      	movs	r3, #1
 8002abe:	e0ad      	b.n	8002c1c <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002ac0:	4b59      	ldr	r3, [pc, #356]	; (8002c28 <HAL_RCC_ClockConfig+0x260>)
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d101      	bne.n	8002ad0 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8002acc:	2301      	movs	r3, #1
 8002ace:	e0a5      	b.n	8002c1c <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8002ad0:	f000 f8b4 	bl	8002c3c <HAL_RCC_GetSysClockFreq>
 8002ad4:	4603      	mov	r3, r0
 8002ad6:	4a55      	ldr	r2, [pc, #340]	; (8002c2c <HAL_RCC_ClockConfig+0x264>)
 8002ad8:	4293      	cmp	r3, r2
 8002ada:	d90f      	bls.n	8002afc <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8002adc:	4b52      	ldr	r3, [pc, #328]	; (8002c28 <HAL_RCC_ClockConfig+0x260>)
 8002ade:	689b      	ldr	r3, [r3, #8]
 8002ae0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d109      	bne.n	8002afc <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002ae8:	4b4f      	ldr	r3, [pc, #316]	; (8002c28 <HAL_RCC_ClockConfig+0x260>)
 8002aea:	689b      	ldr	r3, [r3, #8]
 8002aec:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002af0:	4a4d      	ldr	r2, [pc, #308]	; (8002c28 <HAL_RCC_ClockConfig+0x260>)
 8002af2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002af6:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8002af8:	2380      	movs	r3, #128	; 0x80
 8002afa:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002afc:	4b4a      	ldr	r3, [pc, #296]	; (8002c28 <HAL_RCC_ClockConfig+0x260>)
 8002afe:	689b      	ldr	r3, [r3, #8]
 8002b00:	f023 0203 	bic.w	r2, r3, #3
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	685b      	ldr	r3, [r3, #4]
 8002b08:	4947      	ldr	r1, [pc, #284]	; (8002c28 <HAL_RCC_ClockConfig+0x260>)
 8002b0a:	4313      	orrs	r3, r2
 8002b0c:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002b0e:	f7fe fd9d 	bl	800164c <HAL_GetTick>
 8002b12:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b14:	e00a      	b.n	8002b2c <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002b16:	f7fe fd99 	bl	800164c <HAL_GetTick>
 8002b1a:	4602      	mov	r2, r0
 8002b1c:	693b      	ldr	r3, [r7, #16]
 8002b1e:	1ad3      	subs	r3, r2, r3
 8002b20:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b24:	4293      	cmp	r3, r2
 8002b26:	d901      	bls.n	8002b2c <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 8002b28:	2303      	movs	r3, #3
 8002b2a:	e077      	b.n	8002c1c <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b2c:	4b3e      	ldr	r3, [pc, #248]	; (8002c28 <HAL_RCC_ClockConfig+0x260>)
 8002b2e:	689b      	ldr	r3, [r3, #8]
 8002b30:	f003 020c 	and.w	r2, r3, #12
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	685b      	ldr	r3, [r3, #4]
 8002b38:	009b      	lsls	r3, r3, #2
 8002b3a:	429a      	cmp	r2, r3
 8002b3c:	d1eb      	bne.n	8002b16 <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8002b3e:	697b      	ldr	r3, [r7, #20]
 8002b40:	2b80      	cmp	r3, #128	; 0x80
 8002b42:	d105      	bne.n	8002b50 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8002b44:	4b38      	ldr	r3, [pc, #224]	; (8002c28 <HAL_RCC_ClockConfig+0x260>)
 8002b46:	689b      	ldr	r3, [r3, #8]
 8002b48:	4a37      	ldr	r2, [pc, #220]	; (8002c28 <HAL_RCC_ClockConfig+0x260>)
 8002b4a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002b4e:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	f003 0302 	and.w	r3, r3, #2
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d010      	beq.n	8002b7e <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	689a      	ldr	r2, [r3, #8]
 8002b60:	4b31      	ldr	r3, [pc, #196]	; (8002c28 <HAL_RCC_ClockConfig+0x260>)
 8002b62:	689b      	ldr	r3, [r3, #8]
 8002b64:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002b68:	429a      	cmp	r2, r3
 8002b6a:	d208      	bcs.n	8002b7e <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002b6c:	4b2e      	ldr	r3, [pc, #184]	; (8002c28 <HAL_RCC_ClockConfig+0x260>)
 8002b6e:	689b      	ldr	r3, [r3, #8]
 8002b70:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	689b      	ldr	r3, [r3, #8]
 8002b78:	492b      	ldr	r1, [pc, #172]	; (8002c28 <HAL_RCC_ClockConfig+0x260>)
 8002b7a:	4313      	orrs	r3, r2
 8002b7c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002b7e:	4b29      	ldr	r3, [pc, #164]	; (8002c24 <HAL_RCC_ClockConfig+0x25c>)
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	f003 030f 	and.w	r3, r3, #15
 8002b86:	683a      	ldr	r2, [r7, #0]
 8002b88:	429a      	cmp	r2, r3
 8002b8a:	d210      	bcs.n	8002bae <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b8c:	4b25      	ldr	r3, [pc, #148]	; (8002c24 <HAL_RCC_ClockConfig+0x25c>)
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	f023 020f 	bic.w	r2, r3, #15
 8002b94:	4923      	ldr	r1, [pc, #140]	; (8002c24 <HAL_RCC_ClockConfig+0x25c>)
 8002b96:	683b      	ldr	r3, [r7, #0]
 8002b98:	4313      	orrs	r3, r2
 8002b9a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b9c:	4b21      	ldr	r3, [pc, #132]	; (8002c24 <HAL_RCC_ClockConfig+0x25c>)
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	f003 030f 	and.w	r3, r3, #15
 8002ba4:	683a      	ldr	r2, [r7, #0]
 8002ba6:	429a      	cmp	r2, r3
 8002ba8:	d001      	beq.n	8002bae <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 8002baa:	2301      	movs	r3, #1
 8002bac:	e036      	b.n	8002c1c <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	f003 0304 	and.w	r3, r3, #4
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d008      	beq.n	8002bcc <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002bba:	4b1b      	ldr	r3, [pc, #108]	; (8002c28 <HAL_RCC_ClockConfig+0x260>)
 8002bbc:	689b      	ldr	r3, [r3, #8]
 8002bbe:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	68db      	ldr	r3, [r3, #12]
 8002bc6:	4918      	ldr	r1, [pc, #96]	; (8002c28 <HAL_RCC_ClockConfig+0x260>)
 8002bc8:	4313      	orrs	r3, r2
 8002bca:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	f003 0308 	and.w	r3, r3, #8
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d009      	beq.n	8002bec <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002bd8:	4b13      	ldr	r3, [pc, #76]	; (8002c28 <HAL_RCC_ClockConfig+0x260>)
 8002bda:	689b      	ldr	r3, [r3, #8]
 8002bdc:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	691b      	ldr	r3, [r3, #16]
 8002be4:	00db      	lsls	r3, r3, #3
 8002be6:	4910      	ldr	r1, [pc, #64]	; (8002c28 <HAL_RCC_ClockConfig+0x260>)
 8002be8:	4313      	orrs	r3, r2
 8002bea:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002bec:	f000 f826 	bl	8002c3c <HAL_RCC_GetSysClockFreq>
 8002bf0:	4602      	mov	r2, r0
 8002bf2:	4b0d      	ldr	r3, [pc, #52]	; (8002c28 <HAL_RCC_ClockConfig+0x260>)
 8002bf4:	689b      	ldr	r3, [r3, #8]
 8002bf6:	091b      	lsrs	r3, r3, #4
 8002bf8:	f003 030f 	and.w	r3, r3, #15
 8002bfc:	490c      	ldr	r1, [pc, #48]	; (8002c30 <HAL_RCC_ClockConfig+0x268>)
 8002bfe:	5ccb      	ldrb	r3, [r1, r3]
 8002c00:	f003 031f 	and.w	r3, r3, #31
 8002c04:	fa22 f303 	lsr.w	r3, r2, r3
 8002c08:	4a0a      	ldr	r2, [pc, #40]	; (8002c34 <HAL_RCC_ClockConfig+0x26c>)
 8002c0a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002c0c:	4b0a      	ldr	r3, [pc, #40]	; (8002c38 <HAL_RCC_ClockConfig+0x270>)
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	4618      	mov	r0, r3
 8002c12:	f7fe fccb 	bl	80015ac <HAL_InitTick>
 8002c16:	4603      	mov	r3, r0
 8002c18:	73fb      	strb	r3, [r7, #15]

  return status;
 8002c1a:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c1c:	4618      	mov	r0, r3
 8002c1e:	3718      	adds	r7, #24
 8002c20:	46bd      	mov	sp, r7
 8002c22:	bd80      	pop	{r7, pc}
 8002c24:	40022000 	.word	0x40022000
 8002c28:	40021000 	.word	0x40021000
 8002c2c:	04c4b400 	.word	0x04c4b400
 8002c30:	0800b5e0 	.word	0x0800b5e0
 8002c34:	20000000 	.word	0x20000000
 8002c38:	20000004 	.word	0x20000004

08002c3c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002c3c:	b480      	push	{r7}
 8002c3e:	b089      	sub	sp, #36	; 0x24
 8002c40:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002c42:	2300      	movs	r3, #0
 8002c44:	61fb      	str	r3, [r7, #28]
 8002c46:	2300      	movs	r3, #0
 8002c48:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002c4a:	4b3e      	ldr	r3, [pc, #248]	; (8002d44 <HAL_RCC_GetSysClockFreq+0x108>)
 8002c4c:	689b      	ldr	r3, [r3, #8]
 8002c4e:	f003 030c 	and.w	r3, r3, #12
 8002c52:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002c54:	4b3b      	ldr	r3, [pc, #236]	; (8002d44 <HAL_RCC_GetSysClockFreq+0x108>)
 8002c56:	68db      	ldr	r3, [r3, #12]
 8002c58:	f003 0303 	and.w	r3, r3, #3
 8002c5c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002c5e:	693b      	ldr	r3, [r7, #16]
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d005      	beq.n	8002c70 <HAL_RCC_GetSysClockFreq+0x34>
 8002c64:	693b      	ldr	r3, [r7, #16]
 8002c66:	2b0c      	cmp	r3, #12
 8002c68:	d121      	bne.n	8002cae <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	2b01      	cmp	r3, #1
 8002c6e:	d11e      	bne.n	8002cae <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002c70:	4b34      	ldr	r3, [pc, #208]	; (8002d44 <HAL_RCC_GetSysClockFreq+0x108>)
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	f003 0308 	and.w	r3, r3, #8
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d107      	bne.n	8002c8c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002c7c:	4b31      	ldr	r3, [pc, #196]	; (8002d44 <HAL_RCC_GetSysClockFreq+0x108>)
 8002c7e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002c82:	0a1b      	lsrs	r3, r3, #8
 8002c84:	f003 030f 	and.w	r3, r3, #15
 8002c88:	61fb      	str	r3, [r7, #28]
 8002c8a:	e005      	b.n	8002c98 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002c8c:	4b2d      	ldr	r3, [pc, #180]	; (8002d44 <HAL_RCC_GetSysClockFreq+0x108>)
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	091b      	lsrs	r3, r3, #4
 8002c92:	f003 030f 	and.w	r3, r3, #15
 8002c96:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002c98:	4a2b      	ldr	r2, [pc, #172]	; (8002d48 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002c9a:	69fb      	ldr	r3, [r7, #28]
 8002c9c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ca0:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002ca2:	693b      	ldr	r3, [r7, #16]
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d10d      	bne.n	8002cc4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002ca8:	69fb      	ldr	r3, [r7, #28]
 8002caa:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002cac:	e00a      	b.n	8002cc4 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002cae:	693b      	ldr	r3, [r7, #16]
 8002cb0:	2b04      	cmp	r3, #4
 8002cb2:	d102      	bne.n	8002cba <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002cb4:	4b25      	ldr	r3, [pc, #148]	; (8002d4c <HAL_RCC_GetSysClockFreq+0x110>)
 8002cb6:	61bb      	str	r3, [r7, #24]
 8002cb8:	e004      	b.n	8002cc4 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002cba:	693b      	ldr	r3, [r7, #16]
 8002cbc:	2b08      	cmp	r3, #8
 8002cbe:	d101      	bne.n	8002cc4 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002cc0:	4b22      	ldr	r3, [pc, #136]	; (8002d4c <HAL_RCC_GetSysClockFreq+0x110>)
 8002cc2:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002cc4:	693b      	ldr	r3, [r7, #16]
 8002cc6:	2b0c      	cmp	r3, #12
 8002cc8:	d134      	bne.n	8002d34 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002cca:	4b1e      	ldr	r3, [pc, #120]	; (8002d44 <HAL_RCC_GetSysClockFreq+0x108>)
 8002ccc:	68db      	ldr	r3, [r3, #12]
 8002cce:	f003 0303 	and.w	r3, r3, #3
 8002cd2:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002cd4:	68bb      	ldr	r3, [r7, #8]
 8002cd6:	2b02      	cmp	r3, #2
 8002cd8:	d003      	beq.n	8002ce2 <HAL_RCC_GetSysClockFreq+0xa6>
 8002cda:	68bb      	ldr	r3, [r7, #8]
 8002cdc:	2b03      	cmp	r3, #3
 8002cde:	d003      	beq.n	8002ce8 <HAL_RCC_GetSysClockFreq+0xac>
 8002ce0:	e005      	b.n	8002cee <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002ce2:	4b1a      	ldr	r3, [pc, #104]	; (8002d4c <HAL_RCC_GetSysClockFreq+0x110>)
 8002ce4:	617b      	str	r3, [r7, #20]
      break;
 8002ce6:	e005      	b.n	8002cf4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002ce8:	4b18      	ldr	r3, [pc, #96]	; (8002d4c <HAL_RCC_GetSysClockFreq+0x110>)
 8002cea:	617b      	str	r3, [r7, #20]
      break;
 8002cec:	e002      	b.n	8002cf4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002cee:	69fb      	ldr	r3, [r7, #28]
 8002cf0:	617b      	str	r3, [r7, #20]
      break;
 8002cf2:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002cf4:	4b13      	ldr	r3, [pc, #76]	; (8002d44 <HAL_RCC_GetSysClockFreq+0x108>)
 8002cf6:	68db      	ldr	r3, [r3, #12]
 8002cf8:	091b      	lsrs	r3, r3, #4
 8002cfa:	f003 030f 	and.w	r3, r3, #15
 8002cfe:	3301      	adds	r3, #1
 8002d00:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002d02:	4b10      	ldr	r3, [pc, #64]	; (8002d44 <HAL_RCC_GetSysClockFreq+0x108>)
 8002d04:	68db      	ldr	r3, [r3, #12]
 8002d06:	0a1b      	lsrs	r3, r3, #8
 8002d08:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002d0c:	697a      	ldr	r2, [r7, #20]
 8002d0e:	fb03 f202 	mul.w	r2, r3, r2
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d18:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002d1a:	4b0a      	ldr	r3, [pc, #40]	; (8002d44 <HAL_RCC_GetSysClockFreq+0x108>)
 8002d1c:	68db      	ldr	r3, [r3, #12]
 8002d1e:	0e5b      	lsrs	r3, r3, #25
 8002d20:	f003 0303 	and.w	r3, r3, #3
 8002d24:	3301      	adds	r3, #1
 8002d26:	005b      	lsls	r3, r3, #1
 8002d28:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002d2a:	697a      	ldr	r2, [r7, #20]
 8002d2c:	683b      	ldr	r3, [r7, #0]
 8002d2e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d32:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002d34:	69bb      	ldr	r3, [r7, #24]
}
 8002d36:	4618      	mov	r0, r3
 8002d38:	3724      	adds	r7, #36	; 0x24
 8002d3a:	46bd      	mov	sp, r7
 8002d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d40:	4770      	bx	lr
 8002d42:	bf00      	nop
 8002d44:	40021000 	.word	0x40021000
 8002d48:	0800b5f8 	.word	0x0800b5f8
 8002d4c:	00f42400 	.word	0x00f42400

08002d50 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002d50:	b480      	push	{r7}
 8002d52:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002d54:	4b03      	ldr	r3, [pc, #12]	; (8002d64 <HAL_RCC_GetHCLKFreq+0x14>)
 8002d56:	681b      	ldr	r3, [r3, #0]
}
 8002d58:	4618      	mov	r0, r3
 8002d5a:	46bd      	mov	sp, r7
 8002d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d60:	4770      	bx	lr
 8002d62:	bf00      	nop
 8002d64:	20000000 	.word	0x20000000

08002d68 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002d68:	b580      	push	{r7, lr}
 8002d6a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002d6c:	f7ff fff0 	bl	8002d50 <HAL_RCC_GetHCLKFreq>
 8002d70:	4602      	mov	r2, r0
 8002d72:	4b06      	ldr	r3, [pc, #24]	; (8002d8c <HAL_RCC_GetPCLK1Freq+0x24>)
 8002d74:	689b      	ldr	r3, [r3, #8]
 8002d76:	0a1b      	lsrs	r3, r3, #8
 8002d78:	f003 0307 	and.w	r3, r3, #7
 8002d7c:	4904      	ldr	r1, [pc, #16]	; (8002d90 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002d7e:	5ccb      	ldrb	r3, [r1, r3]
 8002d80:	f003 031f 	and.w	r3, r3, #31
 8002d84:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002d88:	4618      	mov	r0, r3
 8002d8a:	bd80      	pop	{r7, pc}
 8002d8c:	40021000 	.word	0x40021000
 8002d90:	0800b5f0 	.word	0x0800b5f0

08002d94 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002d94:	b580      	push	{r7, lr}
 8002d96:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002d98:	f7ff ffda 	bl	8002d50 <HAL_RCC_GetHCLKFreq>
 8002d9c:	4602      	mov	r2, r0
 8002d9e:	4b06      	ldr	r3, [pc, #24]	; (8002db8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002da0:	689b      	ldr	r3, [r3, #8]
 8002da2:	0adb      	lsrs	r3, r3, #11
 8002da4:	f003 0307 	and.w	r3, r3, #7
 8002da8:	4904      	ldr	r1, [pc, #16]	; (8002dbc <HAL_RCC_GetPCLK2Freq+0x28>)
 8002daa:	5ccb      	ldrb	r3, [r1, r3]
 8002dac:	f003 031f 	and.w	r3, r3, #31
 8002db0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002db4:	4618      	mov	r0, r3
 8002db6:	bd80      	pop	{r7, pc}
 8002db8:	40021000 	.word	0x40021000
 8002dbc:	0800b5f0 	.word	0x0800b5f0

08002dc0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002dc0:	b580      	push	{r7, lr}
 8002dc2:	b086      	sub	sp, #24
 8002dc4:	af00      	add	r7, sp, #0
 8002dc6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002dc8:	2300      	movs	r3, #0
 8002dca:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002dcc:	4b27      	ldr	r3, [pc, #156]	; (8002e6c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002dce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002dd0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d003      	beq.n	8002de0 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002dd8:	f7ff f908 	bl	8001fec <HAL_PWREx_GetVoltageRange>
 8002ddc:	6178      	str	r0, [r7, #20]
 8002dde:	e014      	b.n	8002e0a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002de0:	4b22      	ldr	r3, [pc, #136]	; (8002e6c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002de2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002de4:	4a21      	ldr	r2, [pc, #132]	; (8002e6c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002de6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002dea:	6593      	str	r3, [r2, #88]	; 0x58
 8002dec:	4b1f      	ldr	r3, [pc, #124]	; (8002e6c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002dee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002df0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002df4:	60fb      	str	r3, [r7, #12]
 8002df6:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002df8:	f7ff f8f8 	bl	8001fec <HAL_PWREx_GetVoltageRange>
 8002dfc:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002dfe:	4b1b      	ldr	r3, [pc, #108]	; (8002e6c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002e00:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e02:	4a1a      	ldr	r2, [pc, #104]	; (8002e6c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002e04:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002e08:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002e0a:	697b      	ldr	r3, [r7, #20]
 8002e0c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002e10:	d10b      	bne.n	8002e2a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	2b80      	cmp	r3, #128	; 0x80
 8002e16:	d913      	bls.n	8002e40 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	2ba0      	cmp	r3, #160	; 0xa0
 8002e1c:	d902      	bls.n	8002e24 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002e1e:	2302      	movs	r3, #2
 8002e20:	613b      	str	r3, [r7, #16]
 8002e22:	e00d      	b.n	8002e40 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002e24:	2301      	movs	r3, #1
 8002e26:	613b      	str	r3, [r7, #16]
 8002e28:	e00a      	b.n	8002e40 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	2b7f      	cmp	r3, #127	; 0x7f
 8002e2e:	d902      	bls.n	8002e36 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8002e30:	2302      	movs	r3, #2
 8002e32:	613b      	str	r3, [r7, #16]
 8002e34:	e004      	b.n	8002e40 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	2b70      	cmp	r3, #112	; 0x70
 8002e3a:	d101      	bne.n	8002e40 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002e3c:	2301      	movs	r3, #1
 8002e3e:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002e40:	4b0b      	ldr	r3, [pc, #44]	; (8002e70 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	f023 020f 	bic.w	r2, r3, #15
 8002e48:	4909      	ldr	r1, [pc, #36]	; (8002e70 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8002e4a:	693b      	ldr	r3, [r7, #16]
 8002e4c:	4313      	orrs	r3, r2
 8002e4e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002e50:	4b07      	ldr	r3, [pc, #28]	; (8002e70 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	f003 030f 	and.w	r3, r3, #15
 8002e58:	693a      	ldr	r2, [r7, #16]
 8002e5a:	429a      	cmp	r2, r3
 8002e5c:	d001      	beq.n	8002e62 <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8002e5e:	2301      	movs	r3, #1
 8002e60:	e000      	b.n	8002e64 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 8002e62:	2300      	movs	r3, #0
}
 8002e64:	4618      	mov	r0, r3
 8002e66:	3718      	adds	r7, #24
 8002e68:	46bd      	mov	sp, r7
 8002e6a:	bd80      	pop	{r7, pc}
 8002e6c:	40021000 	.word	0x40021000
 8002e70:	40022000 	.word	0x40022000

08002e74 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8002e74:	b480      	push	{r7}
 8002e76:	b087      	sub	sp, #28
 8002e78:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002e7a:	4b2d      	ldr	r3, [pc, #180]	; (8002f30 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8002e7c:	68db      	ldr	r3, [r3, #12]
 8002e7e:	f003 0303 	and.w	r3, r3, #3
 8002e82:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	2b03      	cmp	r3, #3
 8002e88:	d00b      	beq.n	8002ea2 <RCC_GetSysClockFreqFromPLLSource+0x2e>
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	2b03      	cmp	r3, #3
 8002e8e:	d825      	bhi.n	8002edc <RCC_GetSysClockFreqFromPLLSource+0x68>
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	2b01      	cmp	r3, #1
 8002e94:	d008      	beq.n	8002ea8 <RCC_GetSysClockFreqFromPLLSource+0x34>
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	2b02      	cmp	r3, #2
 8002e9a:	d11f      	bne.n	8002edc <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8002e9c:	4b25      	ldr	r3, [pc, #148]	; (8002f34 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8002e9e:	613b      	str	r3, [r7, #16]
    break;
 8002ea0:	e01f      	b.n	8002ee2 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8002ea2:	4b24      	ldr	r3, [pc, #144]	; (8002f34 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8002ea4:	613b      	str	r3, [r7, #16]
    break;
 8002ea6:	e01c      	b.n	8002ee2 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002ea8:	4b21      	ldr	r3, [pc, #132]	; (8002f30 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	f003 0308 	and.w	r3, r3, #8
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d107      	bne.n	8002ec4 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002eb4:	4b1e      	ldr	r3, [pc, #120]	; (8002f30 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8002eb6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002eba:	0a1b      	lsrs	r3, r3, #8
 8002ebc:	f003 030f 	and.w	r3, r3, #15
 8002ec0:	617b      	str	r3, [r7, #20]
 8002ec2:	e005      	b.n	8002ed0 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002ec4:	4b1a      	ldr	r3, [pc, #104]	; (8002f30 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	091b      	lsrs	r3, r3, #4
 8002eca:	f003 030f 	and.w	r3, r3, #15
 8002ece:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 8002ed0:	4a19      	ldr	r2, [pc, #100]	; (8002f38 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8002ed2:	697b      	ldr	r3, [r7, #20]
 8002ed4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ed8:	613b      	str	r3, [r7, #16]
    break;
 8002eda:	e002      	b.n	8002ee2 <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 8002edc:	2300      	movs	r3, #0
 8002ede:	613b      	str	r3, [r7, #16]
    break;
 8002ee0:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002ee2:	4b13      	ldr	r3, [pc, #76]	; (8002f30 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8002ee4:	68db      	ldr	r3, [r3, #12]
 8002ee6:	091b      	lsrs	r3, r3, #4
 8002ee8:	f003 030f 	and.w	r3, r3, #15
 8002eec:	3301      	adds	r3, #1
 8002eee:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002ef0:	4b0f      	ldr	r3, [pc, #60]	; (8002f30 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8002ef2:	68db      	ldr	r3, [r3, #12]
 8002ef4:	0a1b      	lsrs	r3, r3, #8
 8002ef6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002efa:	693a      	ldr	r2, [r7, #16]
 8002efc:	fb03 f202 	mul.w	r2, r3, r2
 8002f00:	68bb      	ldr	r3, [r7, #8]
 8002f02:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f06:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002f08:	4b09      	ldr	r3, [pc, #36]	; (8002f30 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8002f0a:	68db      	ldr	r3, [r3, #12]
 8002f0c:	0e5b      	lsrs	r3, r3, #25
 8002f0e:	f003 0303 	and.w	r3, r3, #3
 8002f12:	3301      	adds	r3, #1
 8002f14:	005b      	lsls	r3, r3, #1
 8002f16:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8002f18:	693a      	ldr	r2, [r7, #16]
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f20:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8002f22:	683b      	ldr	r3, [r7, #0]
}
 8002f24:	4618      	mov	r0, r3
 8002f26:	371c      	adds	r7, #28
 8002f28:	46bd      	mov	sp, r7
 8002f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f2e:	4770      	bx	lr
 8002f30:	40021000 	.word	0x40021000
 8002f34:	00f42400 	.word	0x00f42400
 8002f38:	0800b5f8 	.word	0x0800b5f8

08002f3c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002f3c:	b580      	push	{r7, lr}
 8002f3e:	b086      	sub	sp, #24
 8002f40:	af00      	add	r7, sp, #0
 8002f42:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002f44:	2300      	movs	r3, #0
 8002f46:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002f48:	2300      	movs	r3, #0
 8002f4a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d040      	beq.n	8002fda <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002f5c:	2b80      	cmp	r3, #128	; 0x80
 8002f5e:	d02a      	beq.n	8002fb6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8002f60:	2b80      	cmp	r3, #128	; 0x80
 8002f62:	d825      	bhi.n	8002fb0 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8002f64:	2b60      	cmp	r3, #96	; 0x60
 8002f66:	d026      	beq.n	8002fb6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8002f68:	2b60      	cmp	r3, #96	; 0x60
 8002f6a:	d821      	bhi.n	8002fb0 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8002f6c:	2b40      	cmp	r3, #64	; 0x40
 8002f6e:	d006      	beq.n	8002f7e <HAL_RCCEx_PeriphCLKConfig+0x42>
 8002f70:	2b40      	cmp	r3, #64	; 0x40
 8002f72:	d81d      	bhi.n	8002fb0 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d009      	beq.n	8002f8c <HAL_RCCEx_PeriphCLKConfig+0x50>
 8002f78:	2b20      	cmp	r3, #32
 8002f7a:	d010      	beq.n	8002f9e <HAL_RCCEx_PeriphCLKConfig+0x62>
 8002f7c:	e018      	b.n	8002fb0 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002f7e:	4b89      	ldr	r3, [pc, #548]	; (80031a4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002f80:	68db      	ldr	r3, [r3, #12]
 8002f82:	4a88      	ldr	r2, [pc, #544]	; (80031a4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002f84:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002f88:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002f8a:	e015      	b.n	8002fb8 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	3304      	adds	r3, #4
 8002f90:	2100      	movs	r1, #0
 8002f92:	4618      	mov	r0, r3
 8002f94:	f001 fa82 	bl	800449c <RCCEx_PLLSAI1_Config>
 8002f98:	4603      	mov	r3, r0
 8002f9a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002f9c:	e00c      	b.n	8002fb8 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	3320      	adds	r3, #32
 8002fa2:	2100      	movs	r1, #0
 8002fa4:	4618      	mov	r0, r3
 8002fa6:	f001 fb6d 	bl	8004684 <RCCEx_PLLSAI2_Config>
 8002faa:	4603      	mov	r3, r0
 8002fac:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002fae:	e003      	b.n	8002fb8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002fb0:	2301      	movs	r3, #1
 8002fb2:	74fb      	strb	r3, [r7, #19]
      break;
 8002fb4:	e000      	b.n	8002fb8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 8002fb6:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002fb8:	7cfb      	ldrb	r3, [r7, #19]
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d10b      	bne.n	8002fd6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002fbe:	4b79      	ldr	r3, [pc, #484]	; (80031a4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002fc0:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002fc4:	f023 02e0 	bic.w	r2, r3, #224	; 0xe0
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002fcc:	4975      	ldr	r1, [pc, #468]	; (80031a4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002fce:	4313      	orrs	r3, r2
 8002fd0:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 8002fd4:	e001      	b.n	8002fda <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002fd6:	7cfb      	ldrb	r3, [r7, #19]
 8002fd8:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d047      	beq.n	8003076 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002fea:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002fee:	d030      	beq.n	8003052 <HAL_RCCEx_PeriphCLKConfig+0x116>
 8002ff0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002ff4:	d82a      	bhi.n	800304c <HAL_RCCEx_PeriphCLKConfig+0x110>
 8002ff6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002ffa:	d02a      	beq.n	8003052 <HAL_RCCEx_PeriphCLKConfig+0x116>
 8002ffc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003000:	d824      	bhi.n	800304c <HAL_RCCEx_PeriphCLKConfig+0x110>
 8003002:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003006:	d008      	beq.n	800301a <HAL_RCCEx_PeriphCLKConfig+0xde>
 8003008:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800300c:	d81e      	bhi.n	800304c <HAL_RCCEx_PeriphCLKConfig+0x110>
 800300e:	2b00      	cmp	r3, #0
 8003010:	d00a      	beq.n	8003028 <HAL_RCCEx_PeriphCLKConfig+0xec>
 8003012:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003016:	d010      	beq.n	800303a <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8003018:	e018      	b.n	800304c <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800301a:	4b62      	ldr	r3, [pc, #392]	; (80031a4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800301c:	68db      	ldr	r3, [r3, #12]
 800301e:	4a61      	ldr	r2, [pc, #388]	; (80031a4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003020:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003024:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003026:	e015      	b.n	8003054 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	3304      	adds	r3, #4
 800302c:	2100      	movs	r1, #0
 800302e:	4618      	mov	r0, r3
 8003030:	f001 fa34 	bl	800449c <RCCEx_PLLSAI1_Config>
 8003034:	4603      	mov	r3, r0
 8003036:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003038:	e00c      	b.n	8003054 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	3320      	adds	r3, #32
 800303e:	2100      	movs	r1, #0
 8003040:	4618      	mov	r0, r3
 8003042:	f001 fb1f 	bl	8004684 <RCCEx_PLLSAI2_Config>
 8003046:	4603      	mov	r3, r0
 8003048:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800304a:	e003      	b.n	8003054 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800304c:	2301      	movs	r3, #1
 800304e:	74fb      	strb	r3, [r7, #19]
      break;
 8003050:	e000      	b.n	8003054 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 8003052:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003054:	7cfb      	ldrb	r3, [r7, #19]
 8003056:	2b00      	cmp	r3, #0
 8003058:	d10b      	bne.n	8003072 <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800305a:	4b52      	ldr	r3, [pc, #328]	; (80031a4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800305c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003060:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003068:	494e      	ldr	r1, [pc, #312]	; (80031a4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800306a:	4313      	orrs	r3, r2
 800306c:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 8003070:	e001      	b.n	8003076 <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003072:	7cfb      	ldrb	r3, [r7, #19]
 8003074:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800307e:	2b00      	cmp	r3, #0
 8003080:	f000 809f 	beq.w	80031c2 <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003084:	2300      	movs	r3, #0
 8003086:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003088:	4b46      	ldr	r3, [pc, #280]	; (80031a4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800308a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800308c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003090:	2b00      	cmp	r3, #0
 8003092:	d101      	bne.n	8003098 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8003094:	2301      	movs	r3, #1
 8003096:	e000      	b.n	800309a <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8003098:	2300      	movs	r3, #0
 800309a:	2b00      	cmp	r3, #0
 800309c:	d00d      	beq.n	80030ba <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800309e:	4b41      	ldr	r3, [pc, #260]	; (80031a4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80030a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030a2:	4a40      	ldr	r2, [pc, #256]	; (80031a4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80030a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80030a8:	6593      	str	r3, [r2, #88]	; 0x58
 80030aa:	4b3e      	ldr	r3, [pc, #248]	; (80031a4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80030ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80030b2:	60bb      	str	r3, [r7, #8]
 80030b4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80030b6:	2301      	movs	r3, #1
 80030b8:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80030ba:	4b3b      	ldr	r3, [pc, #236]	; (80031a8 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	4a3a      	ldr	r2, [pc, #232]	; (80031a8 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80030c0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80030c4:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80030c6:	f7fe fac1 	bl	800164c <HAL_GetTick>
 80030ca:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80030cc:	e009      	b.n	80030e2 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80030ce:	f7fe fabd 	bl	800164c <HAL_GetTick>
 80030d2:	4602      	mov	r2, r0
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	1ad3      	subs	r3, r2, r3
 80030d8:	2b02      	cmp	r3, #2
 80030da:	d902      	bls.n	80030e2 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 80030dc:	2303      	movs	r3, #3
 80030de:	74fb      	strb	r3, [r7, #19]
        break;
 80030e0:	e005      	b.n	80030ee <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80030e2:	4b31      	ldr	r3, [pc, #196]	; (80031a8 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d0ef      	beq.n	80030ce <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 80030ee:	7cfb      	ldrb	r3, [r7, #19]
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d15b      	bne.n	80031ac <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80030f4:	4b2b      	ldr	r3, [pc, #172]	; (80031a4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80030f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80030fa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80030fe:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003100:	697b      	ldr	r3, [r7, #20]
 8003102:	2b00      	cmp	r3, #0
 8003104:	d01f      	beq.n	8003146 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800310c:	697a      	ldr	r2, [r7, #20]
 800310e:	429a      	cmp	r2, r3
 8003110:	d019      	beq.n	8003146 <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003112:	4b24      	ldr	r3, [pc, #144]	; (80031a4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003114:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003118:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800311c:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800311e:	4b21      	ldr	r3, [pc, #132]	; (80031a4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003120:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003124:	4a1f      	ldr	r2, [pc, #124]	; (80031a4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003126:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800312a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800312e:	4b1d      	ldr	r3, [pc, #116]	; (80031a4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003130:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003134:	4a1b      	ldr	r2, [pc, #108]	; (80031a4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003136:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800313a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800313e:	4a19      	ldr	r2, [pc, #100]	; (80031a4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003140:	697b      	ldr	r3, [r7, #20]
 8003142:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003146:	697b      	ldr	r3, [r7, #20]
 8003148:	f003 0301 	and.w	r3, r3, #1
 800314c:	2b00      	cmp	r3, #0
 800314e:	d016      	beq.n	800317e <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003150:	f7fe fa7c 	bl	800164c <HAL_GetTick>
 8003154:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003156:	e00b      	b.n	8003170 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003158:	f7fe fa78 	bl	800164c <HAL_GetTick>
 800315c:	4602      	mov	r2, r0
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	1ad3      	subs	r3, r2, r3
 8003162:	f241 3288 	movw	r2, #5000	; 0x1388
 8003166:	4293      	cmp	r3, r2
 8003168:	d902      	bls.n	8003170 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 800316a:	2303      	movs	r3, #3
 800316c:	74fb      	strb	r3, [r7, #19]
            break;
 800316e:	e006      	b.n	800317e <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003170:	4b0c      	ldr	r3, [pc, #48]	; (80031a4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003172:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003176:	f003 0302 	and.w	r3, r3, #2
 800317a:	2b00      	cmp	r3, #0
 800317c:	d0ec      	beq.n	8003158 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 800317e:	7cfb      	ldrb	r3, [r7, #19]
 8003180:	2b00      	cmp	r3, #0
 8003182:	d10c      	bne.n	800319e <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003184:	4b07      	ldr	r3, [pc, #28]	; (80031a4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003186:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800318a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003194:	4903      	ldr	r1, [pc, #12]	; (80031a4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003196:	4313      	orrs	r3, r2
 8003198:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800319c:	e008      	b.n	80031b0 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800319e:	7cfb      	ldrb	r3, [r7, #19]
 80031a0:	74bb      	strb	r3, [r7, #18]
 80031a2:	e005      	b.n	80031b0 <HAL_RCCEx_PeriphCLKConfig+0x274>
 80031a4:	40021000 	.word	0x40021000
 80031a8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80031ac:	7cfb      	ldrb	r3, [r7, #19]
 80031ae:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80031b0:	7c7b      	ldrb	r3, [r7, #17]
 80031b2:	2b01      	cmp	r3, #1
 80031b4:	d105      	bne.n	80031c2 <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80031b6:	4ba0      	ldr	r3, [pc, #640]	; (8003438 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80031b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80031ba:	4a9f      	ldr	r2, [pc, #636]	; (8003438 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80031bc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80031c0:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	f003 0301 	and.w	r3, r3, #1
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d00a      	beq.n	80031e4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80031ce:	4b9a      	ldr	r3, [pc, #616]	; (8003438 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80031d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80031d4:	f023 0203 	bic.w	r2, r3, #3
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80031dc:	4996      	ldr	r1, [pc, #600]	; (8003438 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80031de:	4313      	orrs	r3, r2
 80031e0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	f003 0302 	and.w	r3, r3, #2
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d00a      	beq.n	8003206 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80031f0:	4b91      	ldr	r3, [pc, #580]	; (8003438 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80031f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80031f6:	f023 020c 	bic.w	r2, r3, #12
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031fe:	498e      	ldr	r1, [pc, #568]	; (8003438 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003200:	4313      	orrs	r3, r2
 8003202:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	f003 0304 	and.w	r3, r3, #4
 800320e:	2b00      	cmp	r3, #0
 8003210:	d00a      	beq.n	8003228 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003212:	4b89      	ldr	r3, [pc, #548]	; (8003438 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003214:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003218:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003220:	4985      	ldr	r1, [pc, #532]	; (8003438 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003222:	4313      	orrs	r3, r2
 8003224:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	f003 0308 	and.w	r3, r3, #8
 8003230:	2b00      	cmp	r3, #0
 8003232:	d00a      	beq.n	800324a <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003234:	4b80      	ldr	r3, [pc, #512]	; (8003438 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003236:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800323a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003242:	497d      	ldr	r1, [pc, #500]	; (8003438 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003244:	4313      	orrs	r3, r2
 8003246:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	f003 0310 	and.w	r3, r3, #16
 8003252:	2b00      	cmp	r3, #0
 8003254:	d00a      	beq.n	800326c <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003256:	4b78      	ldr	r3, [pc, #480]	; (8003438 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003258:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800325c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003264:	4974      	ldr	r1, [pc, #464]	; (8003438 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003266:	4313      	orrs	r3, r2
 8003268:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	f003 0320 	and.w	r3, r3, #32
 8003274:	2b00      	cmp	r3, #0
 8003276:	d00a      	beq.n	800328e <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003278:	4b6f      	ldr	r3, [pc, #444]	; (8003438 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800327a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800327e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003286:	496c      	ldr	r1, [pc, #432]	; (8003438 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003288:	4313      	orrs	r3, r2
 800328a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003296:	2b00      	cmp	r3, #0
 8003298:	d00a      	beq.n	80032b0 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800329a:	4b67      	ldr	r3, [pc, #412]	; (8003438 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800329c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80032a0:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80032a8:	4963      	ldr	r1, [pc, #396]	; (8003438 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80032aa:	4313      	orrs	r3, r2
 80032ac:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d00a      	beq.n	80032d2 <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80032bc:	4b5e      	ldr	r3, [pc, #376]	; (8003438 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80032be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80032c2:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80032ca:	495b      	ldr	r1, [pc, #364]	; (8003438 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80032cc:	4313      	orrs	r3, r2
 80032ce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d00a      	beq.n	80032f4 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80032de:	4b56      	ldr	r3, [pc, #344]	; (8003438 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80032e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80032e4:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80032ec:	4952      	ldr	r1, [pc, #328]	; (8003438 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80032ee:	4313      	orrs	r3, r2
 80032f0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d00a      	beq.n	8003316 <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003300:	4b4d      	ldr	r3, [pc, #308]	; (8003438 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003302:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003306:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800330e:	494a      	ldr	r1, [pc, #296]	; (8003438 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003310:	4313      	orrs	r3, r2
 8003312:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800331e:	2b00      	cmp	r3, #0
 8003320:	d00a      	beq.n	8003338 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003322:	4b45      	ldr	r3, [pc, #276]	; (8003438 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003324:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003328:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003330:	4941      	ldr	r1, [pc, #260]	; (8003438 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003332:	4313      	orrs	r3, r2
 8003334:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003340:	2b00      	cmp	r3, #0
 8003342:	d00a      	beq.n	800335a <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003344:	4b3c      	ldr	r3, [pc, #240]	; (8003438 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003346:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800334a:	f023 0203 	bic.w	r2, r3, #3
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003352:	4939      	ldr	r1, [pc, #228]	; (8003438 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003354:	4313      	orrs	r3, r2
 8003356:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003362:	2b00      	cmp	r3, #0
 8003364:	d028      	beq.n	80033b8 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003366:	4b34      	ldr	r3, [pc, #208]	; (8003438 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003368:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800336c:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003374:	4930      	ldr	r1, [pc, #192]	; (8003438 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003376:	4313      	orrs	r3, r2
 8003378:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003380:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003384:	d106      	bne.n	8003394 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003386:	4b2c      	ldr	r3, [pc, #176]	; (8003438 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003388:	68db      	ldr	r3, [r3, #12]
 800338a:	4a2b      	ldr	r2, [pc, #172]	; (8003438 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800338c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003390:	60d3      	str	r3, [r2, #12]
 8003392:	e011      	b.n	80033b8 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003398:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800339c:	d10c      	bne.n	80033b8 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	3304      	adds	r3, #4
 80033a2:	2101      	movs	r1, #1
 80033a4:	4618      	mov	r0, r3
 80033a6:	f001 f879 	bl	800449c <RCCEx_PLLSAI1_Config>
 80033aa:	4603      	mov	r3, r0
 80033ac:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80033ae:	7cfb      	ldrb	r3, [r7, #19]
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d001      	beq.n	80033b8 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 80033b4:	7cfb      	ldrb	r3, [r7, #19]
 80033b6:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d04d      	beq.n	8003460 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80033c8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80033cc:	d108      	bne.n	80033e0 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 80033ce:	4b1a      	ldr	r3, [pc, #104]	; (8003438 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80033d0:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80033d4:	4a18      	ldr	r2, [pc, #96]	; (8003438 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80033d6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80033da:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 80033de:	e012      	b.n	8003406 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 80033e0:	4b15      	ldr	r3, [pc, #84]	; (8003438 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80033e2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80033e6:	4a14      	ldr	r2, [pc, #80]	; (8003438 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80033e8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80033ec:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 80033f0:	4b11      	ldr	r3, [pc, #68]	; (8003438 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80033f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80033f6:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80033fe:	490e      	ldr	r1, [pc, #56]	; (8003438 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003400:	4313      	orrs	r3, r2
 8003402:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800340a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800340e:	d106      	bne.n	800341e <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003410:	4b09      	ldr	r3, [pc, #36]	; (8003438 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003412:	68db      	ldr	r3, [r3, #12]
 8003414:	4a08      	ldr	r2, [pc, #32]	; (8003438 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003416:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800341a:	60d3      	str	r3, [r2, #12]
 800341c:	e020      	b.n	8003460 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003422:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003426:	d109      	bne.n	800343c <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003428:	4b03      	ldr	r3, [pc, #12]	; (8003438 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800342a:	68db      	ldr	r3, [r3, #12]
 800342c:	4a02      	ldr	r2, [pc, #8]	; (8003438 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800342e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003432:	60d3      	str	r3, [r2, #12]
 8003434:	e014      	b.n	8003460 <HAL_RCCEx_PeriphCLKConfig+0x524>
 8003436:	bf00      	nop
 8003438:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003440:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003444:	d10c      	bne.n	8003460 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	3304      	adds	r3, #4
 800344a:	2101      	movs	r1, #1
 800344c:	4618      	mov	r0, r3
 800344e:	f001 f825 	bl	800449c <RCCEx_PLLSAI1_Config>
 8003452:	4603      	mov	r3, r0
 8003454:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003456:	7cfb      	ldrb	r3, [r7, #19]
 8003458:	2b00      	cmp	r3, #0
 800345a:	d001      	beq.n	8003460 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 800345c:	7cfb      	ldrb	r3, [r7, #19]
 800345e:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003468:	2b00      	cmp	r3, #0
 800346a:	d028      	beq.n	80034be <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800346c:	4b7a      	ldr	r3, [pc, #488]	; (8003658 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 800346e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003472:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800347a:	4977      	ldr	r1, [pc, #476]	; (8003658 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 800347c:	4313      	orrs	r3, r2
 800347e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003486:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800348a:	d106      	bne.n	800349a <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800348c:	4b72      	ldr	r3, [pc, #456]	; (8003658 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 800348e:	68db      	ldr	r3, [r3, #12]
 8003490:	4a71      	ldr	r2, [pc, #452]	; (8003658 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8003492:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003496:	60d3      	str	r3, [r2, #12]
 8003498:	e011      	b.n	80034be <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800349e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80034a2:	d10c      	bne.n	80034be <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	3304      	adds	r3, #4
 80034a8:	2101      	movs	r1, #1
 80034aa:	4618      	mov	r0, r3
 80034ac:	f000 fff6 	bl	800449c <RCCEx_PLLSAI1_Config>
 80034b0:	4603      	mov	r3, r0
 80034b2:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80034b4:	7cfb      	ldrb	r3, [r7, #19]
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d001      	beq.n	80034be <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 80034ba:	7cfb      	ldrb	r3, [r7, #19]
 80034bc:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d01e      	beq.n	8003508 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80034ca:	4b63      	ldr	r3, [pc, #396]	; (8003658 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 80034cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80034d0:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80034da:	495f      	ldr	r1, [pc, #380]	; (8003658 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 80034dc:	4313      	orrs	r3, r2
 80034de:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80034e8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80034ec:	d10c      	bne.n	8003508 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	3304      	adds	r3, #4
 80034f2:	2102      	movs	r1, #2
 80034f4:	4618      	mov	r0, r3
 80034f6:	f000 ffd1 	bl	800449c <RCCEx_PLLSAI1_Config>
 80034fa:	4603      	mov	r3, r0
 80034fc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80034fe:	7cfb      	ldrb	r3, [r7, #19]
 8003500:	2b00      	cmp	r3, #0
 8003502:	d001      	beq.n	8003508 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 8003504:	7cfb      	ldrb	r3, [r7, #19]
 8003506:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003510:	2b00      	cmp	r3, #0
 8003512:	d00b      	beq.n	800352c <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003514:	4b50      	ldr	r3, [pc, #320]	; (8003658 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8003516:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800351a:	f023 0204 	bic.w	r2, r3, #4
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003524:	494c      	ldr	r1, [pc, #304]	; (8003658 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8003526:	4313      	orrs	r3, r2
 8003528:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003534:	2b00      	cmp	r3, #0
 8003536:	d00b      	beq.n	8003550 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8003538:	4b47      	ldr	r3, [pc, #284]	; (8003658 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 800353a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800353e:	f023 0218 	bic.w	r2, r3, #24
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003548:	4943      	ldr	r1, [pc, #268]	; (8003658 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 800354a:	4313      	orrs	r3, r2
 800354c:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* DFSDM1_Filter0 */

#if defined(LTDC)

  /*-------------------------- LTDC clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003558:	2b00      	cmp	r3, #0
 800355a:	d035      	beq.n	80035c8 <HAL_RCCEx_PeriphCLKConfig+0x68c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LTDCCLKSOURCE(PeriphClkInit->LtdcClockSelection));

    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800355c:	4b3e      	ldr	r3, [pc, #248]	; (8003658 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	4a3d      	ldr	r2, [pc, #244]	; (8003658 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8003562:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003566:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003568:	f7fe f870 	bl	800164c <HAL_GetTick>
 800356c:	60f8      	str	r0, [r7, #12]

    /* Wait till PLLSAI2 is ready */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800356e:	e009      	b.n	8003584 <HAL_RCCEx_PeriphCLKConfig+0x648>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003570:	f7fe f86c 	bl	800164c <HAL_GetTick>
 8003574:	4602      	mov	r2, r0
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	1ad3      	subs	r3, r2, r3
 800357a:	2b02      	cmp	r3, #2
 800357c:	d902      	bls.n	8003584 <HAL_RCCEx_PeriphCLKConfig+0x648>
      {
        ret = HAL_TIMEOUT;
 800357e:	2303      	movs	r3, #3
 8003580:	74fb      	strb	r3, [r7, #19]
        break;
 8003582:	e005      	b.n	8003590 <HAL_RCCEx_PeriphCLKConfig+0x654>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003584:	4b34      	ldr	r3, [pc, #208]	; (8003658 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800358c:	2b00      	cmp	r3, #0
 800358e:	d1ef      	bne.n	8003570 <HAL_RCCEx_PeriphCLKConfig+0x634>
      }
    }

    if(ret == HAL_OK)
 8003590:	7cfb      	ldrb	r3, [r7, #19]
 8003592:	2b00      	cmp	r3, #0
 8003594:	d113      	bne.n	80035be <HAL_RCCEx_PeriphCLKConfig+0x682>
    {
      /* Configure the LTDC clock source */
      __HAL_RCC_LTDC_CONFIG(PeriphClkInit->LtdcClockSelection);
 8003596:	4b30      	ldr	r3, [pc, #192]	; (8003658 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8003598:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800359c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80035a6:	492c      	ldr	r1, [pc, #176]	; (8003658 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 80035a8:	4313      	orrs	r3, r2
 80035aa:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	3320      	adds	r3, #32
 80035b2:	2102      	movs	r1, #2
 80035b4:	4618      	mov	r0, r3
 80035b6:	f001 f865 	bl	8004684 <RCCEx_PLLSAI2_Config>
 80035ba:	4603      	mov	r3, r0
 80035bc:	74fb      	strb	r3, [r7, #19]
    }

    if(ret != HAL_OK)
 80035be:	7cfb      	ldrb	r3, [r7, #19]
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d001      	beq.n	80035c8 <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* set overall return value */
      status = ret;
 80035c4:	7cfb      	ldrb	r3, [r7, #19]
 80035c6:	74bb      	strb	r3, [r7, #18]
#endif /* LTDC */

#if defined(DSI)

  /*-------------------------- DSI clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DSI) == RCC_PERIPHCLK_DSI)
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d01e      	beq.n	8003612 <HAL_RCCEx_PeriphCLKConfig+0x6d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DSICLKSOURCE(PeriphClkInit->DsiClockSelection));

    /* Configure the DSI clock source */
    __HAL_RCC_DSI_CONFIG(PeriphClkInit->DsiClockSelection);
 80035d4:	4b20      	ldr	r3, [pc, #128]	; (8003658 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 80035d6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80035da:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80035e4:	491c      	ldr	r1, [pc, #112]	; (8003658 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 80035e6:	4313      	orrs	r3, r2
 80035e8:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->DsiClockSelection == RCC_DSICLKSOURCE_PLLSAI2)
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80035f2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80035f6:	d10c      	bne.n	8003612 <HAL_RCCEx_PeriphCLKConfig+0x6d6>
    {
      /* PLLSAI2 input clock, parameters M, N & Q configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_Q_UPDATE);
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	3320      	adds	r3, #32
 80035fc:	2101      	movs	r1, #1
 80035fe:	4618      	mov	r0, r3
 8003600:	f001 f840 	bl	8004684 <RCCEx_PLLSAI2_Config>
 8003604:	4603      	mov	r3, r0
 8003606:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003608:	7cfb      	ldrb	r3, [r7, #19]
 800360a:	2b00      	cmp	r3, #0
 800360c:	d001      	beq.n	8003612 <HAL_RCCEx_PeriphCLKConfig+0x6d6>
      {
        /* set overall return value */
        status = ret;
 800360e:	7cfb      	ldrb	r3, [r7, #19]
 8003610:	74bb      	strb	r3, [r7, #18]
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800361a:	2b00      	cmp	r3, #0
 800361c:	d017      	beq.n	800364e <HAL_RCCEx_PeriphCLKConfig+0x712>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 800361e:	4b0e      	ldr	r3, [pc, #56]	; (8003658 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8003620:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003624:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800362e:	490a      	ldr	r1, [pc, #40]	; (8003658 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8003630:	4313      	orrs	r3, r2
 8003632:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800363c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003640:	d105      	bne.n	800364e <HAL_RCCEx_PeriphCLKConfig+0x712>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003642:	4b05      	ldr	r3, [pc, #20]	; (8003658 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8003644:	68db      	ldr	r3, [r3, #12]
 8003646:	4a04      	ldr	r2, [pc, #16]	; (8003658 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8003648:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800364c:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800364e:	7cbb      	ldrb	r3, [r7, #18]
}
 8003650:	4618      	mov	r0, r3
 8003652:	3718      	adds	r7, #24
 8003654:	46bd      	mov	sp, r7
 8003656:	bd80      	pop	{r7, pc}
 8003658:	40021000 	.word	0x40021000

0800365c <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_OSPI  OctoSPI peripheral clock (only for devices with OctoSPI)
  @endif
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 800365c:	b580      	push	{r7, lr}
 800365e:	b088      	sub	sp, #32
 8003660:	af00      	add	r7, sp, #0
 8003662:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 8003664:	2300      	movs	r3, #0
 8003666:	61fb      	str	r3, [r7, #28]
#endif

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if(PeriphClk == RCC_PERIPHCLK_RTC)
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800366e:	d13e      	bne.n	80036ee <HAL_RCCEx_GetPeriphCLKFreq+0x92>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8003670:	4bb6      	ldr	r3, [pc, #728]	; (800394c <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8003672:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003676:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800367a:	60fb      	str	r3, [r7, #12]

    switch(srcclk)
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003682:	d028      	beq.n	80036d6 <HAL_RCCEx_GetPeriphCLKFreq+0x7a>
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800368a:	f200 86f2 	bhi.w	8004472 <HAL_RCCEx_GetPeriphCLKFreq+0xe16>
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003694:	d005      	beq.n	80036a2 <HAL_RCCEx_GetPeriphCLKFreq+0x46>
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800369c:	d00e      	beq.n	80036bc <HAL_RCCEx_GetPeriphCLKFreq+0x60>
        frequency = HSE_VALUE / 32U;
      }
      break;
    default:
      /* No clock source, frequency default init at 0 */
      break;
 800369e:	f000 bee8 	b.w	8004472 <HAL_RCCEx_GetPeriphCLKFreq+0xe16>
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80036a2:	4baa      	ldr	r3, [pc, #680]	; (800394c <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 80036a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80036a8:	f003 0302 	and.w	r3, r3, #2
 80036ac:	2b02      	cmp	r3, #2
 80036ae:	f040 86e2 	bne.w	8004476 <HAL_RCCEx_GetPeriphCLKFreq+0xe1a>
        frequency = LSE_VALUE;
 80036b2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80036b6:	61fb      	str	r3, [r7, #28]
      break;
 80036b8:	f000 bedd 	b.w	8004476 <HAL_RCCEx_GetPeriphCLKFreq+0xe1a>
      if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 80036bc:	4ba3      	ldr	r3, [pc, #652]	; (800394c <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 80036be:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80036c2:	f003 0302 	and.w	r3, r3, #2
 80036c6:	2b02      	cmp	r3, #2
 80036c8:	f040 86d7 	bne.w	800447a <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
          frequency = LSI_VALUE;
 80036cc:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 80036d0:	61fb      	str	r3, [r7, #28]
      break;
 80036d2:	f000 bed2 	b.w	800447a <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80036d6:	4b9d      	ldr	r3, [pc, #628]	; (800394c <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80036de:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80036e2:	f040 86cc 	bne.w	800447e <HAL_RCCEx_GetPeriphCLKFreq+0xe22>
        frequency = HSE_VALUE / 32U;
 80036e6:	4b9a      	ldr	r3, [pc, #616]	; (8003950 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 80036e8:	61fb      	str	r3, [r7, #28]
      break;
 80036ea:	f000 bec8 	b.w	800447e <HAL_RCCEx_GetPeriphCLKFreq+0xe22>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80036ee:	4b97      	ldr	r3, [pc, #604]	; (800394c <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 80036f0:	68db      	ldr	r3, [r3, #12]
 80036f2:	f003 0303 	and.w	r3, r3, #3
 80036f6:	613b      	str	r3, [r7, #16]

    /* Compute PLL clock input */
    switch(pll_oscsource)
 80036f8:	693b      	ldr	r3, [r7, #16]
 80036fa:	2b03      	cmp	r3, #3
 80036fc:	d036      	beq.n	800376c <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 80036fe:	693b      	ldr	r3, [r7, #16]
 8003700:	2b03      	cmp	r3, #3
 8003702:	d840      	bhi.n	8003786 <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
 8003704:	693b      	ldr	r3, [r7, #16]
 8003706:	2b01      	cmp	r3, #1
 8003708:	d003      	beq.n	8003712 <HAL_RCCEx_GetPeriphCLKFreq+0xb6>
 800370a:	693b      	ldr	r3, [r7, #16]
 800370c:	2b02      	cmp	r3, #2
 800370e:	d020      	beq.n	8003752 <HAL_RCCEx_GetPeriphCLKFreq+0xf6>
 8003710:	e039      	b.n	8003786 <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
    {
    case RCC_PLLSOURCE_MSI:   /* MSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8003712:	4b8e      	ldr	r3, [pc, #568]	; (800394c <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	f003 0302 	and.w	r3, r3, #2
 800371a:	2b02      	cmp	r3, #2
 800371c:	d116      	bne.n	800374c <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
      {
        /*MSI frequency range in HZ*/
        pllvco = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 800371e:	4b8b      	ldr	r3, [pc, #556]	; (800394c <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	f003 0308 	and.w	r3, r3, #8
 8003726:	2b00      	cmp	r3, #0
 8003728:	d005      	beq.n	8003736 <HAL_RCCEx_GetPeriphCLKFreq+0xda>
 800372a:	4b88      	ldr	r3, [pc, #544]	; (800394c <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	091b      	lsrs	r3, r3, #4
 8003730:	f003 030f 	and.w	r3, r3, #15
 8003734:	e005      	b.n	8003742 <HAL_RCCEx_GetPeriphCLKFreq+0xe6>
 8003736:	4b85      	ldr	r3, [pc, #532]	; (800394c <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8003738:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800373c:	0a1b      	lsrs	r3, r3, #8
 800373e:	f003 030f 	and.w	r3, r3, #15
 8003742:	4a84      	ldr	r2, [pc, #528]	; (8003954 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8003744:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003748:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 800374a:	e01f      	b.n	800378c <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 800374c:	2300      	movs	r3, #0
 800374e:	61bb      	str	r3, [r7, #24]
      break;
 8003750:	e01c      	b.n	800378c <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSI:   /* HSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003752:	4b7e      	ldr	r3, [pc, #504]	; (800394c <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800375a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800375e:	d102      	bne.n	8003766 <HAL_RCCEx_GetPeriphCLKFreq+0x10a>
      {
        pllvco = HSI_VALUE;
 8003760:	4b7d      	ldr	r3, [pc, #500]	; (8003958 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 8003762:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8003764:	e012      	b.n	800378c <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 8003766:	2300      	movs	r3, #0
 8003768:	61bb      	str	r3, [r7, #24]
      break;
 800376a:	e00f      	b.n	800378c <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSE:   /* HSE ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800376c:	4b77      	ldr	r3, [pc, #476]	; (800394c <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003774:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003778:	d102      	bne.n	8003780 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
      {
        pllvco = HSE_VALUE;
 800377a:	4b77      	ldr	r3, [pc, #476]	; (8003958 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 800377c:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 800377e:	e005      	b.n	800378c <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 8003780:	2300      	movs	r3, #0
 8003782:	61bb      	str	r3, [r7, #24]
      break;
 8003784:	e002      	b.n	800378c <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    default:
      /* No source */
      pllvco = 0U;
 8003786:	2300      	movs	r3, #0
 8003788:	61bb      	str	r3, [r7, #24]
      break;
 800378a:	bf00      	nop
    }

    switch(PeriphClk)
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003792:	f000 8604 	beq.w	800439e <HAL_RCCEx_GetPeriphCLKFreq+0xd42>
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800379c:	f200 8671 	bhi.w	8004482 <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80037a6:	f000 8467 	beq.w	8004078 <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80037b0:	f200 8667 	bhi.w	8004482 <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80037ba:	f000 852f 	beq.w	800421c <HAL_RCCEx_GetPeriphCLKFreq+0xbc0>
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80037c4:	f200 865d 	bhi.w	8004482 <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80037ce:	f000 8185 	beq.w	8003adc <HAL_RCCEx_GetPeriphCLKFreq+0x480>
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80037d8:	f200 8653 	bhi.w	8004482 <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80037e2:	f000 80cb 	beq.w	800397c <HAL_RCCEx_GetPeriphCLKFreq+0x320>
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80037ec:	f200 8649 	bhi.w	8004482 <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80037f6:	f000 842e 	beq.w	8004056 <HAL_RCCEx_GetPeriphCLKFreq+0x9fa>
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003800:	f200 863f 	bhi.w	8004482 <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800380a:	f000 83e2 	beq.w	8003fd2 <HAL_RCCEx_GetPeriphCLKFreq+0x976>
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003814:	f200 8635 	bhi.w	8004482 <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800381e:	f000 80ad 	beq.w	800397c <HAL_RCCEx_GetPeriphCLKFreq+0x320>
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003828:	f200 862b 	bhi.w	8004482 <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003832:	f000 809b 	beq.w	800396c <HAL_RCCEx_GetPeriphCLKFreq+0x310>
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800383c:	f200 8621 	bhi.w	8004482 <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003846:	f000 8089 	beq.w	800395c <HAL_RCCEx_GetPeriphCLKFreq+0x300>
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003850:	f200 8617 	bhi.w	8004482 <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800385a:	f000 8552 	beq.w	8004302 <HAL_RCCEx_GetPeriphCLKFreq+0xca6>
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003864:	f200 860d 	bhi.w	8004482 <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800386e:	f000 84fe 	beq.w	800426e <HAL_RCCEx_GetPeriphCLKFreq+0xc12>
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003878:	f200 8603 	bhi.w	8004482 <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003882:	f000 849f 	beq.w	80041c4 <HAL_RCCEx_GetPeriphCLKFreq+0xb68>
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800388c:	f200 85f9 	bhi.w	8004482 <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	2b80      	cmp	r3, #128	; 0x80
 8003894:	f000 846a 	beq.w	800416c <HAL_RCCEx_GetPeriphCLKFreq+0xb10>
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	2b80      	cmp	r3, #128	; 0x80
 800389c:	f200 85f1 	bhi.w	8004482 <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	2b20      	cmp	r3, #32
 80038a4:	d84c      	bhi.n	8003940 <HAL_RCCEx_GetPeriphCLKFreq+0x2e4>
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	f000 85ea 	beq.w	8004482 <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	3b01      	subs	r3, #1
 80038b2:	2b1f      	cmp	r3, #31
 80038b4:	f200 85e5 	bhi.w	8004482 <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 80038b8:	a201      	add	r2, pc, #4	; (adr r2, 80038c0 <HAL_RCCEx_GetPeriphCLKFreq+0x264>)
 80038ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038be:	bf00      	nop
 80038c0:	08003cd1 	.word	0x08003cd1
 80038c4:	08003d3f 	.word	0x08003d3f
 80038c8:	08004483 	.word	0x08004483
 80038cc:	08003dd3 	.word	0x08003dd3
 80038d0:	08004483 	.word	0x08004483
 80038d4:	08004483 	.word	0x08004483
 80038d8:	08004483 	.word	0x08004483
 80038dc:	08003e4b 	.word	0x08003e4b
 80038e0:	08004483 	.word	0x08004483
 80038e4:	08004483 	.word	0x08004483
 80038e8:	08004483 	.word	0x08004483
 80038ec:	08004483 	.word	0x08004483
 80038f0:	08004483 	.word	0x08004483
 80038f4:	08004483 	.word	0x08004483
 80038f8:	08004483 	.word	0x08004483
 80038fc:	08003ecf 	.word	0x08003ecf
 8003900:	08004483 	.word	0x08004483
 8003904:	08004483 	.word	0x08004483
 8003908:	08004483 	.word	0x08004483
 800390c:	08004483 	.word	0x08004483
 8003910:	08004483 	.word	0x08004483
 8003914:	08004483 	.word	0x08004483
 8003918:	08004483 	.word	0x08004483
 800391c:	08004483 	.word	0x08004483
 8003920:	08004483 	.word	0x08004483
 8003924:	08004483 	.word	0x08004483
 8003928:	08004483 	.word	0x08004483
 800392c:	08004483 	.word	0x08004483
 8003930:	08004483 	.word	0x08004483
 8003934:	08004483 	.word	0x08004483
 8003938:	08004483 	.word	0x08004483
 800393c:	08003f51 	.word	0x08003f51
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	2b40      	cmp	r3, #64	; 0x40
 8003944:	f000 83e6 	beq.w	8004114 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>
      }

#endif /* OCTOSPI1 || OCTOSPI2 */

    default:
      break;
 8003948:	f000 bd9b 	b.w	8004482 <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 800394c:	40021000 	.word	0x40021000
 8003950:	0007a120 	.word	0x0007a120
 8003954:	0800b5f8 	.word	0x0800b5f8
 8003958:	00f42400 	.word	0x00f42400
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 800395c:	69b9      	ldr	r1, [r7, #24]
 800395e:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8003962:	f000 ff83 	bl	800486c <RCCEx_GetSAIxPeriphCLKFreq>
 8003966:	61f8      	str	r0, [r7, #28]
      break;
 8003968:	f000 bd8e 	b.w	8004488 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI2, pllvco);
 800396c:	69b9      	ldr	r1, [r7, #24]
 800396e:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8003972:	f000 ff7b 	bl	800486c <RCCEx_GetSAIxPeriphCLKFreq>
 8003976:	61f8      	str	r0, [r7, #28]
      break;
 8003978:	f000 bd86 	b.w	8004488 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 800397c:	4b9a      	ldr	r3, [pc, #616]	; (8003be8 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800397e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003982:	f003 6340 	and.w	r3, r3, #201326592	; 0xc000000
 8003986:	60fb      	str	r3, [r7, #12]
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 800398e:	d015      	beq.n	80039bc <HAL_RCCEx_GetPeriphCLKFreq+0x360>
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8003996:	f200 8092 	bhi.w	8003abe <HAL_RCCEx_GetPeriphCLKFreq+0x462>
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80039a0:	d029      	beq.n	80039f6 <HAL_RCCEx_GetPeriphCLKFreq+0x39a>
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80039a8:	f200 8089 	bhi.w	8003abe <HAL_RCCEx_GetPeriphCLKFreq+0x462>
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d07b      	beq.n	8003aaa <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80039b8:	d04a      	beq.n	8003a50 <HAL_RCCEx_GetPeriphCLKFreq+0x3f4>
          break;
 80039ba:	e080      	b.n	8003abe <HAL_RCCEx_GetPeriphCLKFreq+0x462>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 80039bc:	4b8a      	ldr	r3, [pc, #552]	; (8003be8 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	f003 0302 	and.w	r3, r3, #2
 80039c4:	2b02      	cmp	r3, #2
 80039c6:	d17d      	bne.n	8003ac4 <HAL_RCCEx_GetPeriphCLKFreq+0x468>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 80039c8:	4b87      	ldr	r3, [pc, #540]	; (8003be8 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	f003 0308 	and.w	r3, r3, #8
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d005      	beq.n	80039e0 <HAL_RCCEx_GetPeriphCLKFreq+0x384>
 80039d4:	4b84      	ldr	r3, [pc, #528]	; (8003be8 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	091b      	lsrs	r3, r3, #4
 80039da:	f003 030f 	and.w	r3, r3, #15
 80039de:	e005      	b.n	80039ec <HAL_RCCEx_GetPeriphCLKFreq+0x390>
 80039e0:	4b81      	ldr	r3, [pc, #516]	; (8003be8 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 80039e2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80039e6:	0a1b      	lsrs	r3, r3, #8
 80039e8:	f003 030f 	and.w	r3, r3, #15
 80039ec:	4a7f      	ldr	r2, [pc, #508]	; (8003bec <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 80039ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80039f2:	61fb      	str	r3, [r7, #28]
          break;
 80039f4:	e066      	b.n	8003ac4 <HAL_RCCEx_GetPeriphCLKFreq+0x468>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 80039f6:	4b7c      	ldr	r3, [pc, #496]	; (8003be8 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80039fe:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003a02:	d162      	bne.n	8003aca <HAL_RCCEx_GetPeriphCLKFreq+0x46e>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 8003a04:	4b78      	ldr	r3, [pc, #480]	; (8003be8 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003a06:	68db      	ldr	r3, [r3, #12]
 8003a08:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003a0c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003a10:	d15b      	bne.n	8003aca <HAL_RCCEx_GetPeriphCLKFreq+0x46e>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8003a12:	4b75      	ldr	r3, [pc, #468]	; (8003be8 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003a14:	68db      	ldr	r3, [r3, #12]
 8003a16:	0a1b      	lsrs	r3, r3, #8
 8003a18:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003a1c:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8003a1e:	69bb      	ldr	r3, [r7, #24]
 8003a20:	68ba      	ldr	r2, [r7, #8]
 8003a22:	fb03 f202 	mul.w	r2, r3, r2
 8003a26:	4b70      	ldr	r3, [pc, #448]	; (8003be8 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003a28:	68db      	ldr	r3, [r3, #12]
 8003a2a:	091b      	lsrs	r3, r3, #4
 8003a2c:	f003 030f 	and.w	r3, r3, #15
 8003a30:	3301      	adds	r3, #1
 8003a32:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a36:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 8003a38:	4b6b      	ldr	r3, [pc, #428]	; (8003be8 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003a3a:	68db      	ldr	r3, [r3, #12]
 8003a3c:	0d5b      	lsrs	r3, r3, #21
 8003a3e:	f003 0303 	and.w	r3, r3, #3
 8003a42:	3301      	adds	r3, #1
 8003a44:	005b      	lsls	r3, r3, #1
 8003a46:	69ba      	ldr	r2, [r7, #24]
 8003a48:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a4c:	61fb      	str	r3, [r7, #28]
          break;
 8003a4e:	e03c      	b.n	8003aca <HAL_RCCEx_GetPeriphCLKFreq+0x46e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 8003a50:	4b65      	ldr	r3, [pc, #404]	; (8003be8 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003a58:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003a5c:	d138      	bne.n	8003ad0 <HAL_RCCEx_GetPeriphCLKFreq+0x474>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 8003a5e:	4b62      	ldr	r3, [pc, #392]	; (8003be8 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003a60:	691b      	ldr	r3, [r3, #16]
 8003a62:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003a66:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003a6a:	d131      	bne.n	8003ad0 <HAL_RCCEx_GetPeriphCLKFreq+0x474>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8003a6c:	4b5e      	ldr	r3, [pc, #376]	; (8003be8 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003a6e:	691b      	ldr	r3, [r3, #16]
 8003a70:	0a1b      	lsrs	r3, r3, #8
 8003a72:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003a76:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 8003a78:	69bb      	ldr	r3, [r7, #24]
 8003a7a:	68ba      	ldr	r2, [r7, #8]
 8003a7c:	fb03 f202 	mul.w	r2, r3, r2
 8003a80:	4b59      	ldr	r3, [pc, #356]	; (8003be8 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003a82:	691b      	ldr	r3, [r3, #16]
 8003a84:	091b      	lsrs	r3, r3, #4
 8003a86:	f003 030f 	and.w	r3, r3, #15
 8003a8a:	3301      	adds	r3, #1
 8003a8c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a90:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 8003a92:	4b55      	ldr	r3, [pc, #340]	; (8003be8 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003a94:	691b      	ldr	r3, [r3, #16]
 8003a96:	0d5b      	lsrs	r3, r3, #21
 8003a98:	f003 0303 	and.w	r3, r3, #3
 8003a9c:	3301      	adds	r3, #1
 8003a9e:	005b      	lsls	r3, r3, #1
 8003aa0:	69ba      	ldr	r2, [r7, #24]
 8003aa2:	fbb2 f3f3 	udiv	r3, r2, r3
 8003aa6:	61fb      	str	r3, [r7, #28]
          break;
 8003aa8:	e012      	b.n	8003ad0 <HAL_RCCEx_GetPeriphCLKFreq+0x474>
          if(HAL_IS_BIT_SET(RCC->CRRCR, RCC_CRRCR_HSI48RDY)) /* HSI48 ? */
 8003aaa:	4b4f      	ldr	r3, [pc, #316]	; (8003be8 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003aac:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003ab0:	f003 0302 	and.w	r3, r3, #2
 8003ab4:	2b02      	cmp	r3, #2
 8003ab6:	d10e      	bne.n	8003ad6 <HAL_RCCEx_GetPeriphCLKFreq+0x47a>
            frequency = HSI48_VALUE;
 8003ab8:	4b4d      	ldr	r3, [pc, #308]	; (8003bf0 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 8003aba:	61fb      	str	r3, [r7, #28]
          break;
 8003abc:	e00b      	b.n	8003ad6 <HAL_RCCEx_GetPeriphCLKFreq+0x47a>
          break;
 8003abe:	bf00      	nop
 8003ac0:	f000 bce2 	b.w	8004488 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8003ac4:	bf00      	nop
 8003ac6:	f000 bcdf 	b.w	8004488 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8003aca:	bf00      	nop
 8003acc:	f000 bcdc 	b.w	8004488 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8003ad0:	bf00      	nop
 8003ad2:	f000 bcd9 	b.w	8004488 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8003ad6:	bf00      	nop
        break;
 8003ad8:	f000 bcd6 	b.w	8004488 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
      if(HAL_IS_BIT_SET(RCC->CCIPR2, RCC_CCIPR2_SDMMCSEL))  /* PLL "P" ? */
 8003adc:	4b42      	ldr	r3, [pc, #264]	; (8003be8 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003ade:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003ae2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003ae6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003aea:	d13d      	bne.n	8003b68 <HAL_RCCEx_GetPeriphCLKFreq+0x50c>
        if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8003aec:	4b3e      	ldr	r3, [pc, #248]	; (8003be8 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003af4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003af8:	f040 84c5 	bne.w	8004486 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
          if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLPEN))
 8003afc:	4b3a      	ldr	r3, [pc, #232]	; (8003be8 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003afe:	68db      	ldr	r3, [r3, #12]
 8003b00:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003b04:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003b08:	f040 84bd 	bne.w	8004486 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
            plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8003b0c:	4b36      	ldr	r3, [pc, #216]	; (8003be8 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003b0e:	68db      	ldr	r3, [r3, #12]
 8003b10:	0a1b      	lsrs	r3, r3, #8
 8003b12:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003b16:	60bb      	str	r3, [r7, #8]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8003b18:	69bb      	ldr	r3, [r7, #24]
 8003b1a:	68ba      	ldr	r2, [r7, #8]
 8003b1c:	fb03 f202 	mul.w	r2, r3, r2
 8003b20:	4b31      	ldr	r3, [pc, #196]	; (8003be8 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003b22:	68db      	ldr	r3, [r3, #12]
 8003b24:	091b      	lsrs	r3, r3, #4
 8003b26:	f003 030f 	and.w	r3, r3, #15
 8003b2a:	3301      	adds	r3, #1
 8003b2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b30:	61bb      	str	r3, [r7, #24]
            pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
 8003b32:	4b2d      	ldr	r3, [pc, #180]	; (8003be8 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003b34:	68db      	ldr	r3, [r3, #12]
 8003b36:	0edb      	lsrs	r3, r3, #27
 8003b38:	f003 031f 	and.w	r3, r3, #31
 8003b3c:	617b      	str	r3, [r7, #20]
            if(pllp == 0U)
 8003b3e:	697b      	ldr	r3, [r7, #20]
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d10a      	bne.n	8003b5a <HAL_RCCEx_GetPeriphCLKFreq+0x4fe>
              if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 8003b44:	4b28      	ldr	r3, [pc, #160]	; (8003be8 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003b46:	68db      	ldr	r3, [r3, #12]
 8003b48:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d002      	beq.n	8003b56 <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
                pllp = 17U;
 8003b50:	2311      	movs	r3, #17
 8003b52:	617b      	str	r3, [r7, #20]
 8003b54:	e001      	b.n	8003b5a <HAL_RCCEx_GetPeriphCLKFreq+0x4fe>
                pllp = 7U;
 8003b56:	2307      	movs	r3, #7
 8003b58:	617b      	str	r3, [r7, #20]
            frequency = (pllvco / pllp);
 8003b5a:	69ba      	ldr	r2, [r7, #24]
 8003b5c:	697b      	ldr	r3, [r7, #20]
 8003b5e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b62:	61fb      	str	r3, [r7, #28]
      break;
 8003b64:	f000 bc8f 	b.w	8004486 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 8003b68:	4b1f      	ldr	r3, [pc, #124]	; (8003be8 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003b6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b6e:	f003 6340 	and.w	r3, r3, #201326592	; 0xc000000
 8003b72:	60fb      	str	r3, [r7, #12]
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8003b7a:	d016      	beq.n	8003baa <HAL_RCCEx_GetPeriphCLKFreq+0x54e>
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8003b82:	f200 809b 	bhi.w	8003cbc <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003b8c:	d032      	beq.n	8003bf4 <HAL_RCCEx_GetPeriphCLKFreq+0x598>
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003b94:	f200 8092 	bhi.w	8003cbc <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	f000 8084 	beq.w	8003ca8 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003ba6:	d052      	beq.n	8003c4e <HAL_RCCEx_GetPeriphCLKFreq+0x5f2>
          break;
 8003ba8:	e088      	b.n	8003cbc <HAL_RCCEx_GetPeriphCLKFreq+0x660>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8003baa:	4b0f      	ldr	r3, [pc, #60]	; (8003be8 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	f003 0302 	and.w	r3, r3, #2
 8003bb2:	2b02      	cmp	r3, #2
 8003bb4:	f040 8084 	bne.w	8003cc0 <HAL_RCCEx_GetPeriphCLKFreq+0x664>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8003bb8:	4b0b      	ldr	r3, [pc, #44]	; (8003be8 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	f003 0308 	and.w	r3, r3, #8
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d005      	beq.n	8003bd0 <HAL_RCCEx_GetPeriphCLKFreq+0x574>
 8003bc4:	4b08      	ldr	r3, [pc, #32]	; (8003be8 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	091b      	lsrs	r3, r3, #4
 8003bca:	f003 030f 	and.w	r3, r3, #15
 8003bce:	e005      	b.n	8003bdc <HAL_RCCEx_GetPeriphCLKFreq+0x580>
 8003bd0:	4b05      	ldr	r3, [pc, #20]	; (8003be8 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003bd2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003bd6:	0a1b      	lsrs	r3, r3, #8
 8003bd8:	f003 030f 	and.w	r3, r3, #15
 8003bdc:	4a03      	ldr	r2, [pc, #12]	; (8003bec <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8003bde:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003be2:	61fb      	str	r3, [r7, #28]
          break;
 8003be4:	e06c      	b.n	8003cc0 <HAL_RCCEx_GetPeriphCLKFreq+0x664>
 8003be6:	bf00      	nop
 8003be8:	40021000 	.word	0x40021000
 8003bec:	0800b5f8 	.word	0x0800b5f8
 8003bf0:	02dc6c00 	.word	0x02dc6c00
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8003bf4:	4ba5      	ldr	r3, [pc, #660]	; (8003e8c <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003bfc:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003c00:	d160      	bne.n	8003cc4 <HAL_RCCEx_GetPeriphCLKFreq+0x668>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 8003c02:	4ba2      	ldr	r3, [pc, #648]	; (8003e8c <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8003c04:	68db      	ldr	r3, [r3, #12]
 8003c06:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003c0a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003c0e:	d159      	bne.n	8003cc4 <HAL_RCCEx_GetPeriphCLKFreq+0x668>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8003c10:	4b9e      	ldr	r3, [pc, #632]	; (8003e8c <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8003c12:	68db      	ldr	r3, [r3, #12]
 8003c14:	0a1b      	lsrs	r3, r3, #8
 8003c16:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003c1a:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8003c1c:	69bb      	ldr	r3, [r7, #24]
 8003c1e:	68ba      	ldr	r2, [r7, #8]
 8003c20:	fb03 f202 	mul.w	r2, r3, r2
 8003c24:	4b99      	ldr	r3, [pc, #612]	; (8003e8c <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8003c26:	68db      	ldr	r3, [r3, #12]
 8003c28:	091b      	lsrs	r3, r3, #4
 8003c2a:	f003 030f 	and.w	r3, r3, #15
 8003c2e:	3301      	adds	r3, #1
 8003c30:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c34:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 8003c36:	4b95      	ldr	r3, [pc, #596]	; (8003e8c <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8003c38:	68db      	ldr	r3, [r3, #12]
 8003c3a:	0d5b      	lsrs	r3, r3, #21
 8003c3c:	f003 0303 	and.w	r3, r3, #3
 8003c40:	3301      	adds	r3, #1
 8003c42:	005b      	lsls	r3, r3, #1
 8003c44:	69ba      	ldr	r2, [r7, #24]
 8003c46:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c4a:	61fb      	str	r3, [r7, #28]
          break;
 8003c4c:	e03a      	b.n	8003cc4 <HAL_RCCEx_GetPeriphCLKFreq+0x668>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 8003c4e:	4b8f      	ldr	r3, [pc, #572]	; (8003e8c <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003c56:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003c5a:	d135      	bne.n	8003cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 8003c5c:	4b8b      	ldr	r3, [pc, #556]	; (8003e8c <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8003c5e:	691b      	ldr	r3, [r3, #16]
 8003c60:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003c64:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003c68:	d12e      	bne.n	8003cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8003c6a:	4b88      	ldr	r3, [pc, #544]	; (8003e8c <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8003c6c:	691b      	ldr	r3, [r3, #16]
 8003c6e:	0a1b      	lsrs	r3, r3, #8
 8003c70:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003c74:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 8003c76:	69bb      	ldr	r3, [r7, #24]
 8003c78:	68ba      	ldr	r2, [r7, #8]
 8003c7a:	fb03 f202 	mul.w	r2, r3, r2
 8003c7e:	4b83      	ldr	r3, [pc, #524]	; (8003e8c <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8003c80:	691b      	ldr	r3, [r3, #16]
 8003c82:	091b      	lsrs	r3, r3, #4
 8003c84:	f003 030f 	and.w	r3, r3, #15
 8003c88:	3301      	adds	r3, #1
 8003c8a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c8e:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 8003c90:	4b7e      	ldr	r3, [pc, #504]	; (8003e8c <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8003c92:	691b      	ldr	r3, [r3, #16]
 8003c94:	0d5b      	lsrs	r3, r3, #21
 8003c96:	f003 0303 	and.w	r3, r3, #3
 8003c9a:	3301      	adds	r3, #1
 8003c9c:	005b      	lsls	r3, r3, #1
 8003c9e:	69ba      	ldr	r2, [r7, #24]
 8003ca0:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ca4:	61fb      	str	r3, [r7, #28]
          break;
 8003ca6:	e00f      	b.n	8003cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
          if(HAL_IS_BIT_SET(RCC->CRRCR, RCC_CRRCR_HSI48RDY)) /* HSI48 ? */
 8003ca8:	4b78      	ldr	r3, [pc, #480]	; (8003e8c <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8003caa:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003cae:	f003 0302 	and.w	r3, r3, #2
 8003cb2:	2b02      	cmp	r3, #2
 8003cb4:	d10a      	bne.n	8003ccc <HAL_RCCEx_GetPeriphCLKFreq+0x670>
            frequency = HSI48_VALUE;
 8003cb6:	4b76      	ldr	r3, [pc, #472]	; (8003e90 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8003cb8:	61fb      	str	r3, [r7, #28]
          break;
 8003cba:	e007      	b.n	8003ccc <HAL_RCCEx_GetPeriphCLKFreq+0x670>
          break;
 8003cbc:	bf00      	nop
 8003cbe:	e3e2      	b.n	8004486 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
          break;
 8003cc0:	bf00      	nop
 8003cc2:	e3e0      	b.n	8004486 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
          break;
 8003cc4:	bf00      	nop
 8003cc6:	e3de      	b.n	8004486 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
          break;
 8003cc8:	bf00      	nop
 8003cca:	e3dc      	b.n	8004486 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
          break;
 8003ccc:	bf00      	nop
      break;
 8003cce:	e3da      	b.n	8004486 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8003cd0:	4b6e      	ldr	r3, [pc, #440]	; (8003e8c <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8003cd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003cd6:	f003 0303 	and.w	r3, r3, #3
 8003cda:	60fb      	str	r3, [r7, #12]
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	2b03      	cmp	r3, #3
 8003ce0:	d827      	bhi.n	8003d32 <HAL_RCCEx_GetPeriphCLKFreq+0x6d6>
 8003ce2:	a201      	add	r2, pc, #4	; (adr r2, 8003ce8 <HAL_RCCEx_GetPeriphCLKFreq+0x68c>)
 8003ce4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ce8:	08003cf9 	.word	0x08003cf9
 8003cec:	08003d01 	.word	0x08003d01
 8003cf0:	08003d09 	.word	0x08003d09
 8003cf4:	08003d1d 	.word	0x08003d1d
          frequency = HAL_RCC_GetPCLK2Freq();
 8003cf8:	f7ff f84c 	bl	8002d94 <HAL_RCC_GetPCLK2Freq>
 8003cfc:	61f8      	str	r0, [r7, #28]
          break;
 8003cfe:	e01d      	b.n	8003d3c <HAL_RCCEx_GetPeriphCLKFreq+0x6e0>
          frequency = HAL_RCC_GetSysClockFreq();
 8003d00:	f7fe ff9c 	bl	8002c3c <HAL_RCC_GetSysClockFreq>
 8003d04:	61f8      	str	r0, [r7, #28]
          break;
 8003d06:	e019      	b.n	8003d3c <HAL_RCCEx_GetPeriphCLKFreq+0x6e0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003d08:	4b60      	ldr	r3, [pc, #384]	; (8003e8c <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003d10:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003d14:	d10f      	bne.n	8003d36 <HAL_RCCEx_GetPeriphCLKFreq+0x6da>
            frequency = HSI_VALUE;
 8003d16:	4b5f      	ldr	r3, [pc, #380]	; (8003e94 <HAL_RCCEx_GetPeriphCLKFreq+0x838>)
 8003d18:	61fb      	str	r3, [r7, #28]
          break;
 8003d1a:	e00c      	b.n	8003d36 <HAL_RCCEx_GetPeriphCLKFreq+0x6da>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003d1c:	4b5b      	ldr	r3, [pc, #364]	; (8003e8c <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8003d1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d22:	f003 0302 	and.w	r3, r3, #2
 8003d26:	2b02      	cmp	r3, #2
 8003d28:	d107      	bne.n	8003d3a <HAL_RCCEx_GetPeriphCLKFreq+0x6de>
            frequency = LSE_VALUE;
 8003d2a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003d2e:	61fb      	str	r3, [r7, #28]
          break;
 8003d30:	e003      	b.n	8003d3a <HAL_RCCEx_GetPeriphCLKFreq+0x6de>
          break;
 8003d32:	bf00      	nop
 8003d34:	e3a8      	b.n	8004488 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8003d36:	bf00      	nop
 8003d38:	e3a6      	b.n	8004488 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8003d3a:	bf00      	nop
        break;
 8003d3c:	e3a4      	b.n	8004488 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8003d3e:	4b53      	ldr	r3, [pc, #332]	; (8003e8c <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8003d40:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d44:	f003 030c 	and.w	r3, r3, #12
 8003d48:	60fb      	str	r3, [r7, #12]
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	2b0c      	cmp	r3, #12
 8003d4e:	d83a      	bhi.n	8003dc6 <HAL_RCCEx_GetPeriphCLKFreq+0x76a>
 8003d50:	a201      	add	r2, pc, #4	; (adr r2, 8003d58 <HAL_RCCEx_GetPeriphCLKFreq+0x6fc>)
 8003d52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d56:	bf00      	nop
 8003d58:	08003d8d 	.word	0x08003d8d
 8003d5c:	08003dc7 	.word	0x08003dc7
 8003d60:	08003dc7 	.word	0x08003dc7
 8003d64:	08003dc7 	.word	0x08003dc7
 8003d68:	08003d95 	.word	0x08003d95
 8003d6c:	08003dc7 	.word	0x08003dc7
 8003d70:	08003dc7 	.word	0x08003dc7
 8003d74:	08003dc7 	.word	0x08003dc7
 8003d78:	08003d9d 	.word	0x08003d9d
 8003d7c:	08003dc7 	.word	0x08003dc7
 8003d80:	08003dc7 	.word	0x08003dc7
 8003d84:	08003dc7 	.word	0x08003dc7
 8003d88:	08003db1 	.word	0x08003db1
          frequency = HAL_RCC_GetPCLK1Freq();
 8003d8c:	f7fe ffec 	bl	8002d68 <HAL_RCC_GetPCLK1Freq>
 8003d90:	61f8      	str	r0, [r7, #28]
          break;
 8003d92:	e01d      	b.n	8003dd0 <HAL_RCCEx_GetPeriphCLKFreq+0x774>
          frequency = HAL_RCC_GetSysClockFreq();
 8003d94:	f7fe ff52 	bl	8002c3c <HAL_RCC_GetSysClockFreq>
 8003d98:	61f8      	str	r0, [r7, #28]
          break;
 8003d9a:	e019      	b.n	8003dd0 <HAL_RCCEx_GetPeriphCLKFreq+0x774>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003d9c:	4b3b      	ldr	r3, [pc, #236]	; (8003e8c <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003da4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003da8:	d10f      	bne.n	8003dca <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
            frequency = HSI_VALUE;
 8003daa:	4b3a      	ldr	r3, [pc, #232]	; (8003e94 <HAL_RCCEx_GetPeriphCLKFreq+0x838>)
 8003dac:	61fb      	str	r3, [r7, #28]
          break;
 8003dae:	e00c      	b.n	8003dca <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003db0:	4b36      	ldr	r3, [pc, #216]	; (8003e8c <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8003db2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003db6:	f003 0302 	and.w	r3, r3, #2
 8003dba:	2b02      	cmp	r3, #2
 8003dbc:	d107      	bne.n	8003dce <HAL_RCCEx_GetPeriphCLKFreq+0x772>
            frequency = LSE_VALUE;
 8003dbe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003dc2:	61fb      	str	r3, [r7, #28]
          break;
 8003dc4:	e003      	b.n	8003dce <HAL_RCCEx_GetPeriphCLKFreq+0x772>
          break;
 8003dc6:	bf00      	nop
 8003dc8:	e35e      	b.n	8004488 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8003dca:	bf00      	nop
 8003dcc:	e35c      	b.n	8004488 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8003dce:	bf00      	nop
        break;
 8003dd0:	e35a      	b.n	8004488 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 8003dd2:	4b2e      	ldr	r3, [pc, #184]	; (8003e8c <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8003dd4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003dd8:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8003ddc:	60fb      	str	r3, [r7, #12]
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	2b30      	cmp	r3, #48	; 0x30
 8003de2:	d021      	beq.n	8003e28 <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	2b30      	cmp	r3, #48	; 0x30
 8003de8:	d829      	bhi.n	8003e3e <HAL_RCCEx_GetPeriphCLKFreq+0x7e2>
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	2b20      	cmp	r3, #32
 8003dee:	d011      	beq.n	8003e14 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	2b20      	cmp	r3, #32
 8003df4:	d823      	bhi.n	8003e3e <HAL_RCCEx_GetPeriphCLKFreq+0x7e2>
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d003      	beq.n	8003e04 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	2b10      	cmp	r3, #16
 8003e00:	d004      	beq.n	8003e0c <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>
          break;
 8003e02:	e01c      	b.n	8003e3e <HAL_RCCEx_GetPeriphCLKFreq+0x7e2>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003e04:	f7fe ffb0 	bl	8002d68 <HAL_RCC_GetPCLK1Freq>
 8003e08:	61f8      	str	r0, [r7, #28]
          break;
 8003e0a:	e01d      	b.n	8003e48 <HAL_RCCEx_GetPeriphCLKFreq+0x7ec>
          frequency = HAL_RCC_GetSysClockFreq();
 8003e0c:	f7fe ff16 	bl	8002c3c <HAL_RCC_GetSysClockFreq>
 8003e10:	61f8      	str	r0, [r7, #28]
          break;
 8003e12:	e019      	b.n	8003e48 <HAL_RCCEx_GetPeriphCLKFreq+0x7ec>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003e14:	4b1d      	ldr	r3, [pc, #116]	; (8003e8c <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003e1c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003e20:	d10f      	bne.n	8003e42 <HAL_RCCEx_GetPeriphCLKFreq+0x7e6>
            frequency = HSI_VALUE;
 8003e22:	4b1c      	ldr	r3, [pc, #112]	; (8003e94 <HAL_RCCEx_GetPeriphCLKFreq+0x838>)
 8003e24:	61fb      	str	r3, [r7, #28]
          break;
 8003e26:	e00c      	b.n	8003e42 <HAL_RCCEx_GetPeriphCLKFreq+0x7e6>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003e28:	4b18      	ldr	r3, [pc, #96]	; (8003e8c <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8003e2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e2e:	f003 0302 	and.w	r3, r3, #2
 8003e32:	2b02      	cmp	r3, #2
 8003e34:	d107      	bne.n	8003e46 <HAL_RCCEx_GetPeriphCLKFreq+0x7ea>
            frequency = LSE_VALUE;
 8003e36:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003e3a:	61fb      	str	r3, [r7, #28]
          break;
 8003e3c:	e003      	b.n	8003e46 <HAL_RCCEx_GetPeriphCLKFreq+0x7ea>
          break;
 8003e3e:	bf00      	nop
 8003e40:	e322      	b.n	8004488 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8003e42:	bf00      	nop
 8003e44:	e320      	b.n	8004488 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8003e46:	bf00      	nop
        break;
 8003e48:	e31e      	b.n	8004488 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 8003e4a:	4b10      	ldr	r3, [pc, #64]	; (8003e8c <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8003e4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e50:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8003e54:	60fb      	str	r3, [r7, #12]
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	2bc0      	cmp	r3, #192	; 0xc0
 8003e5a:	d027      	beq.n	8003eac <HAL_RCCEx_GetPeriphCLKFreq+0x850>
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	2bc0      	cmp	r3, #192	; 0xc0
 8003e60:	d82f      	bhi.n	8003ec2 <HAL_RCCEx_GetPeriphCLKFreq+0x866>
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	2b80      	cmp	r3, #128	; 0x80
 8003e66:	d017      	beq.n	8003e98 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	2b80      	cmp	r3, #128	; 0x80
 8003e6c:	d829      	bhi.n	8003ec2 <HAL_RCCEx_GetPeriphCLKFreq+0x866>
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d003      	beq.n	8003e7c <HAL_RCCEx_GetPeriphCLKFreq+0x820>
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	2b40      	cmp	r3, #64	; 0x40
 8003e78:	d004      	beq.n	8003e84 <HAL_RCCEx_GetPeriphCLKFreq+0x828>
          break;
 8003e7a:	e022      	b.n	8003ec2 <HAL_RCCEx_GetPeriphCLKFreq+0x866>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003e7c:	f7fe ff74 	bl	8002d68 <HAL_RCC_GetPCLK1Freq>
 8003e80:	61f8      	str	r0, [r7, #28]
          break;
 8003e82:	e023      	b.n	8003ecc <HAL_RCCEx_GetPeriphCLKFreq+0x870>
          frequency = HAL_RCC_GetSysClockFreq();
 8003e84:	f7fe feda 	bl	8002c3c <HAL_RCC_GetSysClockFreq>
 8003e88:	61f8      	str	r0, [r7, #28]
          break;
 8003e8a:	e01f      	b.n	8003ecc <HAL_RCCEx_GetPeriphCLKFreq+0x870>
 8003e8c:	40021000 	.word	0x40021000
 8003e90:	02dc6c00 	.word	0x02dc6c00
 8003e94:	00f42400 	.word	0x00f42400
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003e98:	4b9b      	ldr	r3, [pc, #620]	; (8004108 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003ea0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003ea4:	d10f      	bne.n	8003ec6 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
            frequency = HSI_VALUE;
 8003ea6:	4b99      	ldr	r3, [pc, #612]	; (800410c <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8003ea8:	61fb      	str	r3, [r7, #28]
          break;
 8003eaa:	e00c      	b.n	8003ec6 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003eac:	4b96      	ldr	r3, [pc, #600]	; (8004108 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8003eae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003eb2:	f003 0302 	and.w	r3, r3, #2
 8003eb6:	2b02      	cmp	r3, #2
 8003eb8:	d107      	bne.n	8003eca <HAL_RCCEx_GetPeriphCLKFreq+0x86e>
            frequency = LSE_VALUE;
 8003eba:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003ebe:	61fb      	str	r3, [r7, #28]
          break;
 8003ec0:	e003      	b.n	8003eca <HAL_RCCEx_GetPeriphCLKFreq+0x86e>
          break;
 8003ec2:	bf00      	nop
 8003ec4:	e2e0      	b.n	8004488 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8003ec6:	bf00      	nop
 8003ec8:	e2de      	b.n	8004488 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8003eca:	bf00      	nop
        break;
 8003ecc:	e2dc      	b.n	8004488 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 8003ece:	4b8e      	ldr	r3, [pc, #568]	; (8004108 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8003ed0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ed4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003ed8:	60fb      	str	r3, [r7, #12]
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003ee0:	d025      	beq.n	8003f2e <HAL_RCCEx_GetPeriphCLKFreq+0x8d2>
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003ee8:	d82c      	bhi.n	8003f44 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003ef0:	d013      	beq.n	8003f1a <HAL_RCCEx_GetPeriphCLKFreq+0x8be>
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003ef8:	d824      	bhi.n	8003f44 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d004      	beq.n	8003f0a <HAL_RCCEx_GetPeriphCLKFreq+0x8ae>
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003f06:	d004      	beq.n	8003f12 <HAL_RCCEx_GetPeriphCLKFreq+0x8b6>
          break;
 8003f08:	e01c      	b.n	8003f44 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003f0a:	f7fe ff2d 	bl	8002d68 <HAL_RCC_GetPCLK1Freq>
 8003f0e:	61f8      	str	r0, [r7, #28]
          break;
 8003f10:	e01d      	b.n	8003f4e <HAL_RCCEx_GetPeriphCLKFreq+0x8f2>
          frequency = HAL_RCC_GetSysClockFreq();
 8003f12:	f7fe fe93 	bl	8002c3c <HAL_RCC_GetSysClockFreq>
 8003f16:	61f8      	str	r0, [r7, #28]
          break;
 8003f18:	e019      	b.n	8003f4e <HAL_RCCEx_GetPeriphCLKFreq+0x8f2>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003f1a:	4b7b      	ldr	r3, [pc, #492]	; (8004108 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003f22:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003f26:	d10f      	bne.n	8003f48 <HAL_RCCEx_GetPeriphCLKFreq+0x8ec>
            frequency = HSI_VALUE;
 8003f28:	4b78      	ldr	r3, [pc, #480]	; (800410c <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8003f2a:	61fb      	str	r3, [r7, #28]
          break;
 8003f2c:	e00c      	b.n	8003f48 <HAL_RCCEx_GetPeriphCLKFreq+0x8ec>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003f2e:	4b76      	ldr	r3, [pc, #472]	; (8004108 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8003f30:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f34:	f003 0302 	and.w	r3, r3, #2
 8003f38:	2b02      	cmp	r3, #2
 8003f3a:	d107      	bne.n	8003f4c <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
            frequency = LSE_VALUE;
 8003f3c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003f40:	61fb      	str	r3, [r7, #28]
          break;
 8003f42:	e003      	b.n	8003f4c <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
          break;
 8003f44:	bf00      	nop
 8003f46:	e29f      	b.n	8004488 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8003f48:	bf00      	nop
 8003f4a:	e29d      	b.n	8004488 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8003f4c:	bf00      	nop
        break;
 8003f4e:	e29b      	b.n	8004488 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8003f50:	4b6d      	ldr	r3, [pc, #436]	; (8004108 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8003f52:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f56:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003f5a:	60fb      	str	r3, [r7, #12]
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003f62:	d025      	beq.n	8003fb0 <HAL_RCCEx_GetPeriphCLKFreq+0x954>
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003f6a:	d82c      	bhi.n	8003fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x96a>
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003f72:	d013      	beq.n	8003f9c <HAL_RCCEx_GetPeriphCLKFreq+0x940>
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003f7a:	d824      	bhi.n	8003fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x96a>
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d004      	beq.n	8003f8c <HAL_RCCEx_GetPeriphCLKFreq+0x930>
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003f88:	d004      	beq.n	8003f94 <HAL_RCCEx_GetPeriphCLKFreq+0x938>
          break;
 8003f8a:	e01c      	b.n	8003fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x96a>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003f8c:	f7fe feec 	bl	8002d68 <HAL_RCC_GetPCLK1Freq>
 8003f90:	61f8      	str	r0, [r7, #28]
          break;
 8003f92:	e01d      	b.n	8003fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x974>
          frequency = HAL_RCC_GetSysClockFreq();
 8003f94:	f7fe fe52 	bl	8002c3c <HAL_RCC_GetSysClockFreq>
 8003f98:	61f8      	str	r0, [r7, #28]
          break;
 8003f9a:	e019      	b.n	8003fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x974>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003f9c:	4b5a      	ldr	r3, [pc, #360]	; (8004108 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003fa4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003fa8:	d10f      	bne.n	8003fca <HAL_RCCEx_GetPeriphCLKFreq+0x96e>
            frequency = HSI_VALUE;
 8003faa:	4b58      	ldr	r3, [pc, #352]	; (800410c <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8003fac:	61fb      	str	r3, [r7, #28]
          break;
 8003fae:	e00c      	b.n	8003fca <HAL_RCCEx_GetPeriphCLKFreq+0x96e>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003fb0:	4b55      	ldr	r3, [pc, #340]	; (8004108 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8003fb2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003fb6:	f003 0302 	and.w	r3, r3, #2
 8003fba:	2b02      	cmp	r3, #2
 8003fbc:	d107      	bne.n	8003fce <HAL_RCCEx_GetPeriphCLKFreq+0x972>
            frequency = LSE_VALUE;
 8003fbe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003fc2:	61fb      	str	r3, [r7, #28]
          break;
 8003fc4:	e003      	b.n	8003fce <HAL_RCCEx_GetPeriphCLKFreq+0x972>
          break;
 8003fc6:	bf00      	nop
 8003fc8:	e25e      	b.n	8004488 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8003fca:	bf00      	nop
 8003fcc:	e25c      	b.n	8004488 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8003fce:	bf00      	nop
        break;
 8003fd0:	e25a      	b.n	8004488 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
        srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8003fd2:	4b4d      	ldr	r3, [pc, #308]	; (8004108 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8003fd4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003fd8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003fdc:	60fb      	str	r3, [r7, #12]
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003fe4:	d007      	beq.n	8003ff6 <HAL_RCCEx_GetPeriphCLKFreq+0x99a>
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8003fec:	d12f      	bne.n	800404e <HAL_RCCEx_GetPeriphCLKFreq+0x9f2>
          frequency = HAL_RCC_GetSysClockFreq();
 8003fee:	f7fe fe25 	bl	8002c3c <HAL_RCC_GetSysClockFreq>
 8003ff2:	61f8      	str	r0, [r7, #28]
          break;
 8003ff4:	e02e      	b.n	8004054 <HAL_RCCEx_GetPeriphCLKFreq+0x9f8>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_ADC1CLK) != 0U))
 8003ff6:	4b44      	ldr	r3, [pc, #272]	; (8004108 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003ffe:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004002:	d126      	bne.n	8004052 <HAL_RCCEx_GetPeriphCLKFreq+0x9f6>
 8004004:	4b40      	ldr	r3, [pc, #256]	; (8004108 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8004006:	691b      	ldr	r3, [r3, #16]
 8004008:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800400c:	2b00      	cmp	r3, #0
 800400e:	d020      	beq.n	8004052 <HAL_RCCEx_GetPeriphCLKFreq+0x9f6>
            plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8004010:	4b3d      	ldr	r3, [pc, #244]	; (8004108 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8004012:	691b      	ldr	r3, [r3, #16]
 8004014:	0a1b      	lsrs	r3, r3, #8
 8004016:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800401a:	60bb      	str	r3, [r7, #8]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 800401c:	69bb      	ldr	r3, [r7, #24]
 800401e:	68ba      	ldr	r2, [r7, #8]
 8004020:	fb03 f202 	mul.w	r2, r3, r2
 8004024:	4b38      	ldr	r3, [pc, #224]	; (8004108 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8004026:	691b      	ldr	r3, [r3, #16]
 8004028:	091b      	lsrs	r3, r3, #4
 800402a:	f003 030f 	and.w	r3, r3, #15
 800402e:	3301      	adds	r3, #1
 8004030:	fbb2 f3f3 	udiv	r3, r2, r3
 8004034:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) << 1U));
 8004036:	4b34      	ldr	r3, [pc, #208]	; (8004108 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8004038:	691b      	ldr	r3, [r3, #16]
 800403a:	0e5b      	lsrs	r3, r3, #25
 800403c:	f003 0303 	and.w	r3, r3, #3
 8004040:	3301      	adds	r3, #1
 8004042:	005b      	lsls	r3, r3, #1
 8004044:	69ba      	ldr	r2, [r7, #24]
 8004046:	fbb2 f3f3 	udiv	r3, r2, r3
 800404a:	61fb      	str	r3, [r7, #28]
          break;
 800404c:	e001      	b.n	8004052 <HAL_RCCEx_GetPeriphCLKFreq+0x9f6>
          break;
 800404e:	bf00      	nop
 8004050:	e21a      	b.n	8004488 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8004052:	bf00      	nop
        break;
 8004054:	e218      	b.n	8004488 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
        srcclk = __HAL_RCC_GET_DFSDM1_SOURCE();
 8004056:	4b2c      	ldr	r3, [pc, #176]	; (8004108 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8004058:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800405c:	f003 0304 	and.w	r3, r3, #4
 8004060:	60fb      	str	r3, [r7, #12]
        if(srcclk == RCC_DFSDM1CLKSOURCE_PCLK2)
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	2b00      	cmp	r3, #0
 8004066:	d103      	bne.n	8004070 <HAL_RCCEx_GetPeriphCLKFreq+0xa14>
          frequency = HAL_RCC_GetPCLK2Freq();
 8004068:	f7fe fe94 	bl	8002d94 <HAL_RCC_GetPCLK2Freq>
 800406c:	61f8      	str	r0, [r7, #28]
        break;
 800406e:	e20b      	b.n	8004488 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          frequency = HAL_RCC_GetSysClockFreq();
 8004070:	f7fe fde4 	bl	8002c3c <HAL_RCC_GetSysClockFreq>
 8004074:	61f8      	str	r0, [r7, #28]
        break;
 8004076:	e207      	b.n	8004488 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
        srcclk = __HAL_RCC_GET_DFSDM1AUDIO_SOURCE();
 8004078:	4b23      	ldr	r3, [pc, #140]	; (8004108 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 800407a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800407e:	f003 0318 	and.w	r3, r3, #24
 8004082:	60fb      	str	r3, [r7, #12]
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	2b10      	cmp	r3, #16
 8004088:	d010      	beq.n	80040ac <HAL_RCCEx_GetPeriphCLKFreq+0xa50>
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	2b10      	cmp	r3, #16
 800408e:	d834      	bhi.n	80040fa <HAL_RCCEx_GetPeriphCLKFreq+0xa9e>
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	2b00      	cmp	r3, #0
 8004094:	d003      	beq.n	800409e <HAL_RCCEx_GetPeriphCLKFreq+0xa42>
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	2b08      	cmp	r3, #8
 800409a:	d024      	beq.n	80040e6 <HAL_RCCEx_GetPeriphCLKFreq+0xa8a>
          break;
 800409c:	e02d      	b.n	80040fa <HAL_RCCEx_GetPeriphCLKFreq+0xa9e>
          frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 800409e:	69b9      	ldr	r1, [r7, #24]
 80040a0:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80040a4:	f000 fbe2 	bl	800486c <RCCEx_GetSAIxPeriphCLKFreq>
 80040a8:	61f8      	str	r0, [r7, #28]
          break;
 80040aa:	e02b      	b.n	8004104 <HAL_RCCEx_GetPeriphCLKFreq+0xaa8>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 80040ac:	4b16      	ldr	r3, [pc, #88]	; (8004108 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	f003 0302 	and.w	r3, r3, #2
 80040b4:	2b02      	cmp	r3, #2
 80040b6:	d122      	bne.n	80040fe <HAL_RCCEx_GetPeriphCLKFreq+0xaa2>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 80040b8:	4b13      	ldr	r3, [pc, #76]	; (8004108 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	f003 0308 	and.w	r3, r3, #8
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d005      	beq.n	80040d0 <HAL_RCCEx_GetPeriphCLKFreq+0xa74>
 80040c4:	4b10      	ldr	r3, [pc, #64]	; (8004108 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	091b      	lsrs	r3, r3, #4
 80040ca:	f003 030f 	and.w	r3, r3, #15
 80040ce:	e005      	b.n	80040dc <HAL_RCCEx_GetPeriphCLKFreq+0xa80>
 80040d0:	4b0d      	ldr	r3, [pc, #52]	; (8004108 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 80040d2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80040d6:	0a1b      	lsrs	r3, r3, #8
 80040d8:	f003 030f 	and.w	r3, r3, #15
 80040dc:	4a0c      	ldr	r2, [pc, #48]	; (8004110 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>)
 80040de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80040e2:	61fb      	str	r3, [r7, #28]
          break;
 80040e4:	e00b      	b.n	80040fe <HAL_RCCEx_GetPeriphCLKFreq+0xaa2>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80040e6:	4b08      	ldr	r3, [pc, #32]	; (8004108 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80040ee:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80040f2:	d106      	bne.n	8004102 <HAL_RCCEx_GetPeriphCLKFreq+0xaa6>
            frequency = HSI_VALUE;
 80040f4:	4b05      	ldr	r3, [pc, #20]	; (800410c <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 80040f6:	61fb      	str	r3, [r7, #28]
          break;
 80040f8:	e003      	b.n	8004102 <HAL_RCCEx_GetPeriphCLKFreq+0xaa6>
          break;
 80040fa:	bf00      	nop
 80040fc:	e1c4      	b.n	8004488 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 80040fe:	bf00      	nop
 8004100:	e1c2      	b.n	8004488 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8004102:	bf00      	nop
        break;
 8004104:	e1c0      	b.n	8004488 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
 8004106:	bf00      	nop
 8004108:	40021000 	.word	0x40021000
 800410c:	00f42400 	.word	0x00f42400
 8004110:	0800b5f8 	.word	0x0800b5f8
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8004114:	4b96      	ldr	r3, [pc, #600]	; (8004370 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 8004116:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800411a:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 800411e:	60fb      	str	r3, [r7, #12]
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004126:	d013      	beq.n	8004150 <HAL_RCCEx_GetPeriphCLKFreq+0xaf4>
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800412e:	d819      	bhi.n	8004164 <HAL_RCCEx_GetPeriphCLKFreq+0xb08>
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	2b00      	cmp	r3, #0
 8004134:	d004      	beq.n	8004140 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800413c:	d004      	beq.n	8004148 <HAL_RCCEx_GetPeriphCLKFreq+0xaec>
          break;
 800413e:	e011      	b.n	8004164 <HAL_RCCEx_GetPeriphCLKFreq+0xb08>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004140:	f7fe fe12 	bl	8002d68 <HAL_RCC_GetPCLK1Freq>
 8004144:	61f8      	str	r0, [r7, #28]
          break;
 8004146:	e010      	b.n	800416a <HAL_RCCEx_GetPeriphCLKFreq+0xb0e>
          frequency = HAL_RCC_GetSysClockFreq();
 8004148:	f7fe fd78 	bl	8002c3c <HAL_RCC_GetSysClockFreq>
 800414c:	61f8      	str	r0, [r7, #28]
          break;
 800414e:	e00c      	b.n	800416a <HAL_RCCEx_GetPeriphCLKFreq+0xb0e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004150:	4b87      	ldr	r3, [pc, #540]	; (8004370 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004158:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800415c:	d104      	bne.n	8004168 <HAL_RCCEx_GetPeriphCLKFreq+0xb0c>
            frequency = HSI_VALUE;
 800415e:	4b85      	ldr	r3, [pc, #532]	; (8004374 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 8004160:	61fb      	str	r3, [r7, #28]
          break;
 8004162:	e001      	b.n	8004168 <HAL_RCCEx_GetPeriphCLKFreq+0xb0c>
          break;
 8004164:	bf00      	nop
 8004166:	e18f      	b.n	8004488 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8004168:	bf00      	nop
        break;
 800416a:	e18d      	b.n	8004488 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 800416c:	4b80      	ldr	r3, [pc, #512]	; (8004370 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 800416e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004172:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8004176:	60fb      	str	r3, [r7, #12]
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800417e:	d013      	beq.n	80041a8 <HAL_RCCEx_GetPeriphCLKFreq+0xb4c>
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004186:	d819      	bhi.n	80041bc <HAL_RCCEx_GetPeriphCLKFreq+0xb60>
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	2b00      	cmp	r3, #0
 800418c:	d004      	beq.n	8004198 <HAL_RCCEx_GetPeriphCLKFreq+0xb3c>
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004194:	d004      	beq.n	80041a0 <HAL_RCCEx_GetPeriphCLKFreq+0xb44>
          break;
 8004196:	e011      	b.n	80041bc <HAL_RCCEx_GetPeriphCLKFreq+0xb60>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004198:	f7fe fde6 	bl	8002d68 <HAL_RCC_GetPCLK1Freq>
 800419c:	61f8      	str	r0, [r7, #28]
          break;
 800419e:	e010      	b.n	80041c2 <HAL_RCCEx_GetPeriphCLKFreq+0xb66>
          frequency = HAL_RCC_GetSysClockFreq();
 80041a0:	f7fe fd4c 	bl	8002c3c <HAL_RCC_GetSysClockFreq>
 80041a4:	61f8      	str	r0, [r7, #28]
          break;
 80041a6:	e00c      	b.n	80041c2 <HAL_RCCEx_GetPeriphCLKFreq+0xb66>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80041a8:	4b71      	ldr	r3, [pc, #452]	; (8004370 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80041b0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80041b4:	d104      	bne.n	80041c0 <HAL_RCCEx_GetPeriphCLKFreq+0xb64>
            frequency = HSI_VALUE;
 80041b6:	4b6f      	ldr	r3, [pc, #444]	; (8004374 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 80041b8:	61fb      	str	r3, [r7, #28]
          break;
 80041ba:	e001      	b.n	80041c0 <HAL_RCCEx_GetPeriphCLKFreq+0xb64>
          break;
 80041bc:	bf00      	nop
 80041be:	e163      	b.n	8004488 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 80041c0:	bf00      	nop
        break;
 80041c2:	e161      	b.n	8004488 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 80041c4:	4b6a      	ldr	r3, [pc, #424]	; (8004370 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 80041c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80041ca:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80041ce:	60fb      	str	r3, [r7, #12]
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80041d6:	d013      	beq.n	8004200 <HAL_RCCEx_GetPeriphCLKFreq+0xba4>
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80041de:	d819      	bhi.n	8004214 <HAL_RCCEx_GetPeriphCLKFreq+0xbb8>
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d004      	beq.n	80041f0 <HAL_RCCEx_GetPeriphCLKFreq+0xb94>
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80041ec:	d004      	beq.n	80041f8 <HAL_RCCEx_GetPeriphCLKFreq+0xb9c>
          break;
 80041ee:	e011      	b.n	8004214 <HAL_RCCEx_GetPeriphCLKFreq+0xbb8>
          frequency = HAL_RCC_GetPCLK1Freq();
 80041f0:	f7fe fdba 	bl	8002d68 <HAL_RCC_GetPCLK1Freq>
 80041f4:	61f8      	str	r0, [r7, #28]
          break;
 80041f6:	e010      	b.n	800421a <HAL_RCCEx_GetPeriphCLKFreq+0xbbe>
          frequency = HAL_RCC_GetSysClockFreq();
 80041f8:	f7fe fd20 	bl	8002c3c <HAL_RCC_GetSysClockFreq>
 80041fc:	61f8      	str	r0, [r7, #28]
          break;
 80041fe:	e00c      	b.n	800421a <HAL_RCCEx_GetPeriphCLKFreq+0xbbe>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004200:	4b5b      	ldr	r3, [pc, #364]	; (8004370 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004208:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800420c:	d104      	bne.n	8004218 <HAL_RCCEx_GetPeriphCLKFreq+0xbbc>
            frequency = HSI_VALUE;
 800420e:	4b59      	ldr	r3, [pc, #356]	; (8004374 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 8004210:	61fb      	str	r3, [r7, #28]
          break;
 8004212:	e001      	b.n	8004218 <HAL_RCCEx_GetPeriphCLKFreq+0xbbc>
          break;
 8004214:	bf00      	nop
 8004216:	e137      	b.n	8004488 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8004218:	bf00      	nop
        break;
 800421a:	e135      	b.n	8004488 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
        srcclk = __HAL_RCC_GET_I2C4_SOURCE();
 800421c:	4b54      	ldr	r3, [pc, #336]	; (8004370 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 800421e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004222:	f003 0303 	and.w	r3, r3, #3
 8004226:	60fb      	str	r3, [r7, #12]
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	2b02      	cmp	r3, #2
 800422c:	d011      	beq.n	8004252 <HAL_RCCEx_GetPeriphCLKFreq+0xbf6>
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	2b02      	cmp	r3, #2
 8004232:	d818      	bhi.n	8004266 <HAL_RCCEx_GetPeriphCLKFreq+0xc0a>
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	2b00      	cmp	r3, #0
 8004238:	d003      	beq.n	8004242 <HAL_RCCEx_GetPeriphCLKFreq+0xbe6>
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	2b01      	cmp	r3, #1
 800423e:	d004      	beq.n	800424a <HAL_RCCEx_GetPeriphCLKFreq+0xbee>
          break;
 8004240:	e011      	b.n	8004266 <HAL_RCCEx_GetPeriphCLKFreq+0xc0a>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004242:	f7fe fd91 	bl	8002d68 <HAL_RCC_GetPCLK1Freq>
 8004246:	61f8      	str	r0, [r7, #28]
          break;
 8004248:	e010      	b.n	800426c <HAL_RCCEx_GetPeriphCLKFreq+0xc10>
          frequency = HAL_RCC_GetSysClockFreq();
 800424a:	f7fe fcf7 	bl	8002c3c <HAL_RCC_GetSysClockFreq>
 800424e:	61f8      	str	r0, [r7, #28]
          break;
 8004250:	e00c      	b.n	800426c <HAL_RCCEx_GetPeriphCLKFreq+0xc10>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004252:	4b47      	ldr	r3, [pc, #284]	; (8004370 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800425a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800425e:	d104      	bne.n	800426a <HAL_RCCEx_GetPeriphCLKFreq+0xc0e>
            frequency = HSI_VALUE;
 8004260:	4b44      	ldr	r3, [pc, #272]	; (8004374 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 8004262:	61fb      	str	r3, [r7, #28]
          break;
 8004264:	e001      	b.n	800426a <HAL_RCCEx_GetPeriphCLKFreq+0xc0e>
          break;
 8004266:	bf00      	nop
 8004268:	e10e      	b.n	8004488 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 800426a:	bf00      	nop
        break;
 800426c:	e10c      	b.n	8004488 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 800426e:	4b40      	ldr	r3, [pc, #256]	; (8004370 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 8004270:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004274:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8004278:	60fb      	str	r3, [r7, #12]
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8004280:	d02c      	beq.n	80042dc <HAL_RCCEx_GetPeriphCLKFreq+0xc80>
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8004288:	d833      	bhi.n	80042f2 <HAL_RCCEx_GetPeriphCLKFreq+0xc96>
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8004290:	d01a      	beq.n	80042c8 <HAL_RCCEx_GetPeriphCLKFreq+0xc6c>
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8004298:	d82b      	bhi.n	80042f2 <HAL_RCCEx_GetPeriphCLKFreq+0xc96>
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	2b00      	cmp	r3, #0
 800429e:	d004      	beq.n	80042aa <HAL_RCCEx_GetPeriphCLKFreq+0xc4e>
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80042a6:	d004      	beq.n	80042b2 <HAL_RCCEx_GetPeriphCLKFreq+0xc56>
          break;
 80042a8:	e023      	b.n	80042f2 <HAL_RCCEx_GetPeriphCLKFreq+0xc96>
          frequency = HAL_RCC_GetPCLK1Freq();
 80042aa:	f7fe fd5d 	bl	8002d68 <HAL_RCC_GetPCLK1Freq>
 80042ae:	61f8      	str	r0, [r7, #28]
          break;
 80042b0:	e026      	b.n	8004300 <HAL_RCCEx_GetPeriphCLKFreq+0xca4>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 80042b2:	4b2f      	ldr	r3, [pc, #188]	; (8004370 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 80042b4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80042b8:	f003 0302 	and.w	r3, r3, #2
 80042bc:	2b02      	cmp	r3, #2
 80042be:	d11a      	bne.n	80042f6 <HAL_RCCEx_GetPeriphCLKFreq+0xc9a>
              frequency = LSI_VALUE;
 80042c0:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 80042c4:	61fb      	str	r3, [r7, #28]
          break;
 80042c6:	e016      	b.n	80042f6 <HAL_RCCEx_GetPeriphCLKFreq+0xc9a>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80042c8:	4b29      	ldr	r3, [pc, #164]	; (8004370 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80042d0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80042d4:	d111      	bne.n	80042fa <HAL_RCCEx_GetPeriphCLKFreq+0xc9e>
            frequency = HSI_VALUE;
 80042d6:	4b27      	ldr	r3, [pc, #156]	; (8004374 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 80042d8:	61fb      	str	r3, [r7, #28]
          break;
 80042da:	e00e      	b.n	80042fa <HAL_RCCEx_GetPeriphCLKFreq+0xc9e>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80042dc:	4b24      	ldr	r3, [pc, #144]	; (8004370 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 80042de:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80042e2:	f003 0302 	and.w	r3, r3, #2
 80042e6:	2b02      	cmp	r3, #2
 80042e8:	d109      	bne.n	80042fe <HAL_RCCEx_GetPeriphCLKFreq+0xca2>
            frequency = LSE_VALUE;
 80042ea:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80042ee:	61fb      	str	r3, [r7, #28]
          break;
 80042f0:	e005      	b.n	80042fe <HAL_RCCEx_GetPeriphCLKFreq+0xca2>
          break;
 80042f2:	bf00      	nop
 80042f4:	e0c8      	b.n	8004488 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 80042f6:	bf00      	nop
 80042f8:	e0c6      	b.n	8004488 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 80042fa:	bf00      	nop
 80042fc:	e0c4      	b.n	8004488 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 80042fe:	bf00      	nop
        break;
 8004300:	e0c2      	b.n	8004488 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
       srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8004302:	4b1b      	ldr	r3, [pc, #108]	; (8004370 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 8004304:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004308:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 800430c:	60fb      	str	r3, [r7, #12]
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8004314:	d030      	beq.n	8004378 <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800431c:	d837      	bhi.n	800438e <HAL_RCCEx_GetPeriphCLKFreq+0xd32>
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004324:	d01a      	beq.n	800435c <HAL_RCCEx_GetPeriphCLKFreq+0xd00>
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800432c:	d82f      	bhi.n	800438e <HAL_RCCEx_GetPeriphCLKFreq+0xd32>
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	2b00      	cmp	r3, #0
 8004332:	d004      	beq.n	800433e <HAL_RCCEx_GetPeriphCLKFreq+0xce2>
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800433a:	d004      	beq.n	8004346 <HAL_RCCEx_GetPeriphCLKFreq+0xcea>
          break;
 800433c:	e027      	b.n	800438e <HAL_RCCEx_GetPeriphCLKFreq+0xd32>
          frequency = HAL_RCC_GetPCLK1Freq();
 800433e:	f7fe fd13 	bl	8002d68 <HAL_RCC_GetPCLK1Freq>
 8004342:	61f8      	str	r0, [r7, #28]
          break;
 8004344:	e02a      	b.n	800439c <HAL_RCCEx_GetPeriphCLKFreq+0xd40>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8004346:	4b0a      	ldr	r3, [pc, #40]	; (8004370 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 8004348:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800434c:	f003 0302 	and.w	r3, r3, #2
 8004350:	2b02      	cmp	r3, #2
 8004352:	d11e      	bne.n	8004392 <HAL_RCCEx_GetPeriphCLKFreq+0xd36>
              frequency = LSI_VALUE;
 8004354:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 8004358:	61fb      	str	r3, [r7, #28]
          break;
 800435a:	e01a      	b.n	8004392 <HAL_RCCEx_GetPeriphCLKFreq+0xd36>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800435c:	4b04      	ldr	r3, [pc, #16]	; (8004370 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004364:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004368:	d115      	bne.n	8004396 <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
            frequency = HSI_VALUE;
 800436a:	4b02      	ldr	r3, [pc, #8]	; (8004374 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 800436c:	61fb      	str	r3, [r7, #28]
          break;
 800436e:	e012      	b.n	8004396 <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
 8004370:	40021000 	.word	0x40021000
 8004374:	00f42400 	.word	0x00f42400
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004378:	4b46      	ldr	r3, [pc, #280]	; (8004494 <HAL_RCCEx_GetPeriphCLKFreq+0xe38>)
 800437a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800437e:	f003 0302 	and.w	r3, r3, #2
 8004382:	2b02      	cmp	r3, #2
 8004384:	d109      	bne.n	800439a <HAL_RCCEx_GetPeriphCLKFreq+0xd3e>
            frequency = LSE_VALUE;
 8004386:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800438a:	61fb      	str	r3, [r7, #28]
          break;
 800438c:	e005      	b.n	800439a <HAL_RCCEx_GetPeriphCLKFreq+0xd3e>
          break;
 800438e:	bf00      	nop
 8004390:	e07a      	b.n	8004488 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8004392:	bf00      	nop
 8004394:	e078      	b.n	8004488 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8004396:	bf00      	nop
 8004398:	e076      	b.n	8004488 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 800439a:	bf00      	nop
        break;
 800439c:	e074      	b.n	8004488 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
        srcclk = __HAL_RCC_GET_OSPI_SOURCE();
 800439e:	4b3d      	ldr	r3, [pc, #244]	; (8004494 <HAL_RCCEx_GetPeriphCLKFreq+0xe38>)
 80043a0:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80043a4:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 80043a8:	60fb      	str	r3, [r7, #12]
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80043b0:	d02c      	beq.n	800440c <HAL_RCCEx_GetPeriphCLKFreq+0xdb0>
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80043b8:	d855      	bhi.n	8004466 <HAL_RCCEx_GetPeriphCLKFreq+0xe0a>
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d004      	beq.n	80043ca <HAL_RCCEx_GetPeriphCLKFreq+0xd6e>
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80043c6:	d004      	beq.n	80043d2 <HAL_RCCEx_GetPeriphCLKFreq+0xd76>
          break;
 80043c8:	e04d      	b.n	8004466 <HAL_RCCEx_GetPeriphCLKFreq+0xe0a>
          frequency = HAL_RCC_GetSysClockFreq();
 80043ca:	f7fe fc37 	bl	8002c3c <HAL_RCC_GetSysClockFreq>
 80043ce:	61f8      	str	r0, [r7, #28]
          break;
 80043d0:	e04e      	b.n	8004470 <HAL_RCCEx_GetPeriphCLKFreq+0xe14>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 80043d2:	4b30      	ldr	r3, [pc, #192]	; (8004494 <HAL_RCCEx_GetPeriphCLKFreq+0xe38>)
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	f003 0302 	and.w	r3, r3, #2
 80043da:	2b02      	cmp	r3, #2
 80043dc:	d145      	bne.n	800446a <HAL_RCCEx_GetPeriphCLKFreq+0xe0e>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 80043de:	4b2d      	ldr	r3, [pc, #180]	; (8004494 <HAL_RCCEx_GetPeriphCLKFreq+0xe38>)
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	f003 0308 	and.w	r3, r3, #8
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d005      	beq.n	80043f6 <HAL_RCCEx_GetPeriphCLKFreq+0xd9a>
 80043ea:	4b2a      	ldr	r3, [pc, #168]	; (8004494 <HAL_RCCEx_GetPeriphCLKFreq+0xe38>)
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	091b      	lsrs	r3, r3, #4
 80043f0:	f003 030f 	and.w	r3, r3, #15
 80043f4:	e005      	b.n	8004402 <HAL_RCCEx_GetPeriphCLKFreq+0xda6>
 80043f6:	4b27      	ldr	r3, [pc, #156]	; (8004494 <HAL_RCCEx_GetPeriphCLKFreq+0xe38>)
 80043f8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80043fc:	0a1b      	lsrs	r3, r3, #8
 80043fe:	f003 030f 	and.w	r3, r3, #15
 8004402:	4a25      	ldr	r2, [pc, #148]	; (8004498 <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 8004404:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004408:	61fb      	str	r3, [r7, #28]
          break;
 800440a:	e02e      	b.n	800446a <HAL_RCCEx_GetPeriphCLKFreq+0xe0e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 800440c:	4b21      	ldr	r3, [pc, #132]	; (8004494 <HAL_RCCEx_GetPeriphCLKFreq+0xe38>)
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004414:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004418:	d129      	bne.n	800446e <HAL_RCCEx_GetPeriphCLKFreq+0xe12>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 800441a:	4b1e      	ldr	r3, [pc, #120]	; (8004494 <HAL_RCCEx_GetPeriphCLKFreq+0xe38>)
 800441c:	68db      	ldr	r3, [r3, #12]
 800441e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004422:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004426:	d122      	bne.n	800446e <HAL_RCCEx_GetPeriphCLKFreq+0xe12>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8004428:	4b1a      	ldr	r3, [pc, #104]	; (8004494 <HAL_RCCEx_GetPeriphCLKFreq+0xe38>)
 800442a:	68db      	ldr	r3, [r3, #12]
 800442c:	0a1b      	lsrs	r3, r3, #8
 800442e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004432:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8004434:	69bb      	ldr	r3, [r7, #24]
 8004436:	68ba      	ldr	r2, [r7, #8]
 8004438:	fb03 f202 	mul.w	r2, r3, r2
 800443c:	4b15      	ldr	r3, [pc, #84]	; (8004494 <HAL_RCCEx_GetPeriphCLKFreq+0xe38>)
 800443e:	68db      	ldr	r3, [r3, #12]
 8004440:	091b      	lsrs	r3, r3, #4
 8004442:	f003 030f 	and.w	r3, r3, #15
 8004446:	3301      	adds	r3, #1
 8004448:	fbb2 f3f3 	udiv	r3, r2, r3
 800444c:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 800444e:	4b11      	ldr	r3, [pc, #68]	; (8004494 <HAL_RCCEx_GetPeriphCLKFreq+0xe38>)
 8004450:	68db      	ldr	r3, [r3, #12]
 8004452:	0d5b      	lsrs	r3, r3, #21
 8004454:	f003 0303 	and.w	r3, r3, #3
 8004458:	3301      	adds	r3, #1
 800445a:	005b      	lsls	r3, r3, #1
 800445c:	69ba      	ldr	r2, [r7, #24]
 800445e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004462:	61fb      	str	r3, [r7, #28]
          break;
 8004464:	e003      	b.n	800446e <HAL_RCCEx_GetPeriphCLKFreq+0xe12>
          break;
 8004466:	bf00      	nop
 8004468:	e00e      	b.n	8004488 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 800446a:	bf00      	nop
 800446c:	e00c      	b.n	8004488 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 800446e:	bf00      	nop
        break;
 8004470:	e00a      	b.n	8004488 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
      break;
 8004472:	bf00      	nop
 8004474:	e008      	b.n	8004488 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
      break;
 8004476:	bf00      	nop
 8004478:	e006      	b.n	8004488 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
      break;
 800447a:	bf00      	nop
 800447c:	e004      	b.n	8004488 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
      break;
 800447e:	bf00      	nop
 8004480:	e002      	b.n	8004488 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
      break;
 8004482:	bf00      	nop
 8004484:	e000      	b.n	8004488 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
      break;
 8004486:	bf00      	nop
    }
  }

  return(frequency);
 8004488:	69fb      	ldr	r3, [r7, #28]
}
 800448a:	4618      	mov	r0, r3
 800448c:	3720      	adds	r7, #32
 800448e:	46bd      	mov	sp, r7
 8004490:	bd80      	pop	{r7, pc}
 8004492:	bf00      	nop
 8004494:	40021000 	.word	0x40021000
 8004498:	0800b5f8 	.word	0x0800b5f8

0800449c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800449c:	b580      	push	{r7, lr}
 800449e:	b084      	sub	sp, #16
 80044a0:	af00      	add	r7, sp, #0
 80044a2:	6078      	str	r0, [r7, #4]
 80044a4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80044a6:	2300      	movs	r3, #0
 80044a8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80044aa:	4b72      	ldr	r3, [pc, #456]	; (8004674 <RCCEx_PLLSAI1_Config+0x1d8>)
 80044ac:	68db      	ldr	r3, [r3, #12]
 80044ae:	f003 0303 	and.w	r3, r3, #3
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d00e      	beq.n	80044d4 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80044b6:	4b6f      	ldr	r3, [pc, #444]	; (8004674 <RCCEx_PLLSAI1_Config+0x1d8>)
 80044b8:	68db      	ldr	r3, [r3, #12]
 80044ba:	f003 0203 	and.w	r2, r3, #3
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	429a      	cmp	r2, r3
 80044c4:	d103      	bne.n	80044ce <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
       ||
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d142      	bne.n	8004554 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 80044ce:	2301      	movs	r3, #1
 80044d0:	73fb      	strb	r3, [r7, #15]
 80044d2:	e03f      	b.n	8004554 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	2b03      	cmp	r3, #3
 80044da:	d018      	beq.n	800450e <RCCEx_PLLSAI1_Config+0x72>
 80044dc:	2b03      	cmp	r3, #3
 80044de:	d825      	bhi.n	800452c <RCCEx_PLLSAI1_Config+0x90>
 80044e0:	2b01      	cmp	r3, #1
 80044e2:	d002      	beq.n	80044ea <RCCEx_PLLSAI1_Config+0x4e>
 80044e4:	2b02      	cmp	r3, #2
 80044e6:	d009      	beq.n	80044fc <RCCEx_PLLSAI1_Config+0x60>
 80044e8:	e020      	b.n	800452c <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80044ea:	4b62      	ldr	r3, [pc, #392]	; (8004674 <RCCEx_PLLSAI1_Config+0x1d8>)
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	f003 0302 	and.w	r3, r3, #2
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d11d      	bne.n	8004532 <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 80044f6:	2301      	movs	r3, #1
 80044f8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80044fa:	e01a      	b.n	8004532 <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80044fc:	4b5d      	ldr	r3, [pc, #372]	; (8004674 <RCCEx_PLLSAI1_Config+0x1d8>)
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004504:	2b00      	cmp	r3, #0
 8004506:	d116      	bne.n	8004536 <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 8004508:	2301      	movs	r3, #1
 800450a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800450c:	e013      	b.n	8004536 <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800450e:	4b59      	ldr	r3, [pc, #356]	; (8004674 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004516:	2b00      	cmp	r3, #0
 8004518:	d10f      	bne.n	800453a <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800451a:	4b56      	ldr	r3, [pc, #344]	; (8004674 <RCCEx_PLLSAI1_Config+0x1d8>)
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004522:	2b00      	cmp	r3, #0
 8004524:	d109      	bne.n	800453a <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 8004526:	2301      	movs	r3, #1
 8004528:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800452a:	e006      	b.n	800453a <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 800452c:	2301      	movs	r3, #1
 800452e:	73fb      	strb	r3, [r7, #15]
      break;
 8004530:	e004      	b.n	800453c <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8004532:	bf00      	nop
 8004534:	e002      	b.n	800453c <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8004536:	bf00      	nop
 8004538:	e000      	b.n	800453c <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800453a:	bf00      	nop
    }

    if(status == HAL_OK)
 800453c:	7bfb      	ldrb	r3, [r7, #15]
 800453e:	2b00      	cmp	r3, #0
 8004540:	d108      	bne.n	8004554 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 8004542:	4b4c      	ldr	r3, [pc, #304]	; (8004674 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004544:	68db      	ldr	r3, [r3, #12]
 8004546:	f023 0203 	bic.w	r2, r3, #3
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	4949      	ldr	r1, [pc, #292]	; (8004674 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004550:	4313      	orrs	r3, r2
 8004552:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8004554:	7bfb      	ldrb	r3, [r7, #15]
 8004556:	2b00      	cmp	r3, #0
 8004558:	f040 8086 	bne.w	8004668 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800455c:	4b45      	ldr	r3, [pc, #276]	; (8004674 <RCCEx_PLLSAI1_Config+0x1d8>)
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	4a44      	ldr	r2, [pc, #272]	; (8004674 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004562:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004566:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004568:	f7fd f870 	bl	800164c <HAL_GetTick>
 800456c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800456e:	e009      	b.n	8004584 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004570:	f7fd f86c 	bl	800164c <HAL_GetTick>
 8004574:	4602      	mov	r2, r0
 8004576:	68bb      	ldr	r3, [r7, #8]
 8004578:	1ad3      	subs	r3, r2, r3
 800457a:	2b02      	cmp	r3, #2
 800457c:	d902      	bls.n	8004584 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 800457e:	2303      	movs	r3, #3
 8004580:	73fb      	strb	r3, [r7, #15]
        break;
 8004582:	e005      	b.n	8004590 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004584:	4b3b      	ldr	r3, [pc, #236]	; (8004674 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800458c:	2b00      	cmp	r3, #0
 800458e:	d1ef      	bne.n	8004570 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8004590:	7bfb      	ldrb	r3, [r7, #15]
 8004592:	2b00      	cmp	r3, #0
 8004594:	d168      	bne.n	8004668 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004596:	683b      	ldr	r3, [r7, #0]
 8004598:	2b00      	cmp	r3, #0
 800459a:	d113      	bne.n	80045c4 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800459c:	4b35      	ldr	r3, [pc, #212]	; (8004674 <RCCEx_PLLSAI1_Config+0x1d8>)
 800459e:	691a      	ldr	r2, [r3, #16]
 80045a0:	4b35      	ldr	r3, [pc, #212]	; (8004678 <RCCEx_PLLSAI1_Config+0x1dc>)
 80045a2:	4013      	ands	r3, r2
 80045a4:	687a      	ldr	r2, [r7, #4]
 80045a6:	6892      	ldr	r2, [r2, #8]
 80045a8:	0211      	lsls	r1, r2, #8
 80045aa:	687a      	ldr	r2, [r7, #4]
 80045ac:	68d2      	ldr	r2, [r2, #12]
 80045ae:	06d2      	lsls	r2, r2, #27
 80045b0:	4311      	orrs	r1, r2
 80045b2:	687a      	ldr	r2, [r7, #4]
 80045b4:	6852      	ldr	r2, [r2, #4]
 80045b6:	3a01      	subs	r2, #1
 80045b8:	0112      	lsls	r2, r2, #4
 80045ba:	430a      	orrs	r2, r1
 80045bc:	492d      	ldr	r1, [pc, #180]	; (8004674 <RCCEx_PLLSAI1_Config+0x1d8>)
 80045be:	4313      	orrs	r3, r2
 80045c0:	610b      	str	r3, [r1, #16]
 80045c2:	e02d      	b.n	8004620 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80045c4:	683b      	ldr	r3, [r7, #0]
 80045c6:	2b01      	cmp	r3, #1
 80045c8:	d115      	bne.n	80045f6 <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80045ca:	4b2a      	ldr	r3, [pc, #168]	; (8004674 <RCCEx_PLLSAI1_Config+0x1d8>)
 80045cc:	691a      	ldr	r2, [r3, #16]
 80045ce:	4b2b      	ldr	r3, [pc, #172]	; (800467c <RCCEx_PLLSAI1_Config+0x1e0>)
 80045d0:	4013      	ands	r3, r2
 80045d2:	687a      	ldr	r2, [r7, #4]
 80045d4:	6892      	ldr	r2, [r2, #8]
 80045d6:	0211      	lsls	r1, r2, #8
 80045d8:	687a      	ldr	r2, [r7, #4]
 80045da:	6912      	ldr	r2, [r2, #16]
 80045dc:	0852      	lsrs	r2, r2, #1
 80045de:	3a01      	subs	r2, #1
 80045e0:	0552      	lsls	r2, r2, #21
 80045e2:	4311      	orrs	r1, r2
 80045e4:	687a      	ldr	r2, [r7, #4]
 80045e6:	6852      	ldr	r2, [r2, #4]
 80045e8:	3a01      	subs	r2, #1
 80045ea:	0112      	lsls	r2, r2, #4
 80045ec:	430a      	orrs	r2, r1
 80045ee:	4921      	ldr	r1, [pc, #132]	; (8004674 <RCCEx_PLLSAI1_Config+0x1d8>)
 80045f0:	4313      	orrs	r3, r2
 80045f2:	610b      	str	r3, [r1, #16]
 80045f4:	e014      	b.n	8004620 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80045f6:	4b1f      	ldr	r3, [pc, #124]	; (8004674 <RCCEx_PLLSAI1_Config+0x1d8>)
 80045f8:	691a      	ldr	r2, [r3, #16]
 80045fa:	4b21      	ldr	r3, [pc, #132]	; (8004680 <RCCEx_PLLSAI1_Config+0x1e4>)
 80045fc:	4013      	ands	r3, r2
 80045fe:	687a      	ldr	r2, [r7, #4]
 8004600:	6892      	ldr	r2, [r2, #8]
 8004602:	0211      	lsls	r1, r2, #8
 8004604:	687a      	ldr	r2, [r7, #4]
 8004606:	6952      	ldr	r2, [r2, #20]
 8004608:	0852      	lsrs	r2, r2, #1
 800460a:	3a01      	subs	r2, #1
 800460c:	0652      	lsls	r2, r2, #25
 800460e:	4311      	orrs	r1, r2
 8004610:	687a      	ldr	r2, [r7, #4]
 8004612:	6852      	ldr	r2, [r2, #4]
 8004614:	3a01      	subs	r2, #1
 8004616:	0112      	lsls	r2, r2, #4
 8004618:	430a      	orrs	r2, r1
 800461a:	4916      	ldr	r1, [pc, #88]	; (8004674 <RCCEx_PLLSAI1_Config+0x1d8>)
 800461c:	4313      	orrs	r3, r2
 800461e:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004620:	4b14      	ldr	r3, [pc, #80]	; (8004674 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	4a13      	ldr	r2, [pc, #76]	; (8004674 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004626:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800462a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800462c:	f7fd f80e 	bl	800164c <HAL_GetTick>
 8004630:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004632:	e009      	b.n	8004648 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004634:	f7fd f80a 	bl	800164c <HAL_GetTick>
 8004638:	4602      	mov	r2, r0
 800463a:	68bb      	ldr	r3, [r7, #8]
 800463c:	1ad3      	subs	r3, r2, r3
 800463e:	2b02      	cmp	r3, #2
 8004640:	d902      	bls.n	8004648 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8004642:	2303      	movs	r3, #3
 8004644:	73fb      	strb	r3, [r7, #15]
          break;
 8004646:	e005      	b.n	8004654 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004648:	4b0a      	ldr	r3, [pc, #40]	; (8004674 <RCCEx_PLLSAI1_Config+0x1d8>)
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004650:	2b00      	cmp	r3, #0
 8004652:	d0ef      	beq.n	8004634 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8004654:	7bfb      	ldrb	r3, [r7, #15]
 8004656:	2b00      	cmp	r3, #0
 8004658:	d106      	bne.n	8004668 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800465a:	4b06      	ldr	r3, [pc, #24]	; (8004674 <RCCEx_PLLSAI1_Config+0x1d8>)
 800465c:	691a      	ldr	r2, [r3, #16]
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	699b      	ldr	r3, [r3, #24]
 8004662:	4904      	ldr	r1, [pc, #16]	; (8004674 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004664:	4313      	orrs	r3, r2
 8004666:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004668:	7bfb      	ldrb	r3, [r7, #15]
}
 800466a:	4618      	mov	r0, r3
 800466c:	3710      	adds	r7, #16
 800466e:	46bd      	mov	sp, r7
 8004670:	bd80      	pop	{r7, pc}
 8004672:	bf00      	nop
 8004674:	40021000 	.word	0x40021000
 8004678:	07ff800f 	.word	0x07ff800f
 800467c:	ff9f800f 	.word	0xff9f800f
 8004680:	f9ff800f 	.word	0xf9ff800f

08004684 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8004684:	b580      	push	{r7, lr}
 8004686:	b084      	sub	sp, #16
 8004688:	af00      	add	r7, sp, #0
 800468a:	6078      	str	r0, [r7, #4]
 800468c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800468e:	2300      	movs	r3, #0
 8004690:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004692:	4b72      	ldr	r3, [pc, #456]	; (800485c <RCCEx_PLLSAI2_Config+0x1d8>)
 8004694:	68db      	ldr	r3, [r3, #12]
 8004696:	f003 0303 	and.w	r3, r3, #3
 800469a:	2b00      	cmp	r3, #0
 800469c:	d00e      	beq.n	80046bc <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800469e:	4b6f      	ldr	r3, [pc, #444]	; (800485c <RCCEx_PLLSAI2_Config+0x1d8>)
 80046a0:	68db      	ldr	r3, [r3, #12]
 80046a2:	f003 0203 	and.w	r2, r3, #3
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	429a      	cmp	r2, r3
 80046ac:	d103      	bne.n	80046b6 <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
       ||
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d142      	bne.n	800473c <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 80046b6:	2301      	movs	r3, #1
 80046b8:	73fb      	strb	r3, [r7, #15]
 80046ba:	e03f      	b.n	800473c <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	2b03      	cmp	r3, #3
 80046c2:	d018      	beq.n	80046f6 <RCCEx_PLLSAI2_Config+0x72>
 80046c4:	2b03      	cmp	r3, #3
 80046c6:	d825      	bhi.n	8004714 <RCCEx_PLLSAI2_Config+0x90>
 80046c8:	2b01      	cmp	r3, #1
 80046ca:	d002      	beq.n	80046d2 <RCCEx_PLLSAI2_Config+0x4e>
 80046cc:	2b02      	cmp	r3, #2
 80046ce:	d009      	beq.n	80046e4 <RCCEx_PLLSAI2_Config+0x60>
 80046d0:	e020      	b.n	8004714 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80046d2:	4b62      	ldr	r3, [pc, #392]	; (800485c <RCCEx_PLLSAI2_Config+0x1d8>)
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	f003 0302 	and.w	r3, r3, #2
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d11d      	bne.n	800471a <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 80046de:	2301      	movs	r3, #1
 80046e0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80046e2:	e01a      	b.n	800471a <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80046e4:	4b5d      	ldr	r3, [pc, #372]	; (800485c <RCCEx_PLLSAI2_Config+0x1d8>)
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d116      	bne.n	800471e <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 80046f0:	2301      	movs	r3, #1
 80046f2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80046f4:	e013      	b.n	800471e <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80046f6:	4b59      	ldr	r3, [pc, #356]	; (800485c <RCCEx_PLLSAI2_Config+0x1d8>)
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d10f      	bne.n	8004722 <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004702:	4b56      	ldr	r3, [pc, #344]	; (800485c <RCCEx_PLLSAI2_Config+0x1d8>)
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800470a:	2b00      	cmp	r3, #0
 800470c:	d109      	bne.n	8004722 <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 800470e:	2301      	movs	r3, #1
 8004710:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004712:	e006      	b.n	8004722 <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 8004714:	2301      	movs	r3, #1
 8004716:	73fb      	strb	r3, [r7, #15]
      break;
 8004718:	e004      	b.n	8004724 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800471a:	bf00      	nop
 800471c:	e002      	b.n	8004724 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800471e:	bf00      	nop
 8004720:	e000      	b.n	8004724 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8004722:	bf00      	nop
    }

    if(status == HAL_OK)
 8004724:	7bfb      	ldrb	r3, [r7, #15]
 8004726:	2b00      	cmp	r3, #0
 8004728:	d108      	bne.n	800473c <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 800472a:	4b4c      	ldr	r3, [pc, #304]	; (800485c <RCCEx_PLLSAI2_Config+0x1d8>)
 800472c:	68db      	ldr	r3, [r3, #12]
 800472e:	f023 0203 	bic.w	r2, r3, #3
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	4949      	ldr	r1, [pc, #292]	; (800485c <RCCEx_PLLSAI2_Config+0x1d8>)
 8004738:	4313      	orrs	r3, r2
 800473a:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 800473c:	7bfb      	ldrb	r3, [r7, #15]
 800473e:	2b00      	cmp	r3, #0
 8004740:	f040 8086 	bne.w	8004850 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004744:	4b45      	ldr	r3, [pc, #276]	; (800485c <RCCEx_PLLSAI2_Config+0x1d8>)
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	4a44      	ldr	r2, [pc, #272]	; (800485c <RCCEx_PLLSAI2_Config+0x1d8>)
 800474a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800474e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004750:	f7fc ff7c 	bl	800164c <HAL_GetTick>
 8004754:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004756:	e009      	b.n	800476c <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004758:	f7fc ff78 	bl	800164c <HAL_GetTick>
 800475c:	4602      	mov	r2, r0
 800475e:	68bb      	ldr	r3, [r7, #8]
 8004760:	1ad3      	subs	r3, r2, r3
 8004762:	2b02      	cmp	r3, #2
 8004764:	d902      	bls.n	800476c <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8004766:	2303      	movs	r3, #3
 8004768:	73fb      	strb	r3, [r7, #15]
        break;
 800476a:	e005      	b.n	8004778 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800476c:	4b3b      	ldr	r3, [pc, #236]	; (800485c <RCCEx_PLLSAI2_Config+0x1d8>)
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004774:	2b00      	cmp	r3, #0
 8004776:	d1ef      	bne.n	8004758 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8004778:	7bfb      	ldrb	r3, [r7, #15]
 800477a:	2b00      	cmp	r3, #0
 800477c:	d168      	bne.n	8004850 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800477e:	683b      	ldr	r3, [r7, #0]
 8004780:	2b00      	cmp	r3, #0
 8004782:	d113      	bne.n	80047ac <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004784:	4b35      	ldr	r3, [pc, #212]	; (800485c <RCCEx_PLLSAI2_Config+0x1d8>)
 8004786:	695a      	ldr	r2, [r3, #20]
 8004788:	4b35      	ldr	r3, [pc, #212]	; (8004860 <RCCEx_PLLSAI2_Config+0x1dc>)
 800478a:	4013      	ands	r3, r2
 800478c:	687a      	ldr	r2, [r7, #4]
 800478e:	6892      	ldr	r2, [r2, #8]
 8004790:	0211      	lsls	r1, r2, #8
 8004792:	687a      	ldr	r2, [r7, #4]
 8004794:	68d2      	ldr	r2, [r2, #12]
 8004796:	06d2      	lsls	r2, r2, #27
 8004798:	4311      	orrs	r1, r2
 800479a:	687a      	ldr	r2, [r7, #4]
 800479c:	6852      	ldr	r2, [r2, #4]
 800479e:	3a01      	subs	r2, #1
 80047a0:	0112      	lsls	r2, r2, #4
 80047a2:	430a      	orrs	r2, r1
 80047a4:	492d      	ldr	r1, [pc, #180]	; (800485c <RCCEx_PLLSAI2_Config+0x1d8>)
 80047a6:	4313      	orrs	r3, r2
 80047a8:	614b      	str	r3, [r1, #20]
 80047aa:	e02d      	b.n	8004808 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 80047ac:	683b      	ldr	r3, [r7, #0]
 80047ae:	2b01      	cmp	r3, #1
 80047b0:	d115      	bne.n	80047de <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80047b2:	4b2a      	ldr	r3, [pc, #168]	; (800485c <RCCEx_PLLSAI2_Config+0x1d8>)
 80047b4:	695a      	ldr	r2, [r3, #20]
 80047b6:	4b2b      	ldr	r3, [pc, #172]	; (8004864 <RCCEx_PLLSAI2_Config+0x1e0>)
 80047b8:	4013      	ands	r3, r2
 80047ba:	687a      	ldr	r2, [r7, #4]
 80047bc:	6892      	ldr	r2, [r2, #8]
 80047be:	0211      	lsls	r1, r2, #8
 80047c0:	687a      	ldr	r2, [r7, #4]
 80047c2:	6912      	ldr	r2, [r2, #16]
 80047c4:	0852      	lsrs	r2, r2, #1
 80047c6:	3a01      	subs	r2, #1
 80047c8:	0552      	lsls	r2, r2, #21
 80047ca:	4311      	orrs	r1, r2
 80047cc:	687a      	ldr	r2, [r7, #4]
 80047ce:	6852      	ldr	r2, [r2, #4]
 80047d0:	3a01      	subs	r2, #1
 80047d2:	0112      	lsls	r2, r2, #4
 80047d4:	430a      	orrs	r2, r1
 80047d6:	4921      	ldr	r1, [pc, #132]	; (800485c <RCCEx_PLLSAI2_Config+0x1d8>)
 80047d8:	4313      	orrs	r3, r2
 80047da:	614b      	str	r3, [r1, #20]
 80047dc:	e014      	b.n	8004808 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80047de:	4b1f      	ldr	r3, [pc, #124]	; (800485c <RCCEx_PLLSAI2_Config+0x1d8>)
 80047e0:	695a      	ldr	r2, [r3, #20]
 80047e2:	4b21      	ldr	r3, [pc, #132]	; (8004868 <RCCEx_PLLSAI2_Config+0x1e4>)
 80047e4:	4013      	ands	r3, r2
 80047e6:	687a      	ldr	r2, [r7, #4]
 80047e8:	6892      	ldr	r2, [r2, #8]
 80047ea:	0211      	lsls	r1, r2, #8
 80047ec:	687a      	ldr	r2, [r7, #4]
 80047ee:	6952      	ldr	r2, [r2, #20]
 80047f0:	0852      	lsrs	r2, r2, #1
 80047f2:	3a01      	subs	r2, #1
 80047f4:	0652      	lsls	r2, r2, #25
 80047f6:	4311      	orrs	r1, r2
 80047f8:	687a      	ldr	r2, [r7, #4]
 80047fa:	6852      	ldr	r2, [r2, #4]
 80047fc:	3a01      	subs	r2, #1
 80047fe:	0112      	lsls	r2, r2, #4
 8004800:	430a      	orrs	r2, r1
 8004802:	4916      	ldr	r1, [pc, #88]	; (800485c <RCCEx_PLLSAI2_Config+0x1d8>)
 8004804:	4313      	orrs	r3, r2
 8004806:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004808:	4b14      	ldr	r3, [pc, #80]	; (800485c <RCCEx_PLLSAI2_Config+0x1d8>)
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	4a13      	ldr	r2, [pc, #76]	; (800485c <RCCEx_PLLSAI2_Config+0x1d8>)
 800480e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004812:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004814:	f7fc ff1a 	bl	800164c <HAL_GetTick>
 8004818:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800481a:	e009      	b.n	8004830 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800481c:	f7fc ff16 	bl	800164c <HAL_GetTick>
 8004820:	4602      	mov	r2, r0
 8004822:	68bb      	ldr	r3, [r7, #8]
 8004824:	1ad3      	subs	r3, r2, r3
 8004826:	2b02      	cmp	r3, #2
 8004828:	d902      	bls.n	8004830 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 800482a:	2303      	movs	r3, #3
 800482c:	73fb      	strb	r3, [r7, #15]
          break;
 800482e:	e005      	b.n	800483c <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004830:	4b0a      	ldr	r3, [pc, #40]	; (800485c <RCCEx_PLLSAI2_Config+0x1d8>)
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004838:	2b00      	cmp	r3, #0
 800483a:	d0ef      	beq.n	800481c <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 800483c:	7bfb      	ldrb	r3, [r7, #15]
 800483e:	2b00      	cmp	r3, #0
 8004840:	d106      	bne.n	8004850 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8004842:	4b06      	ldr	r3, [pc, #24]	; (800485c <RCCEx_PLLSAI2_Config+0x1d8>)
 8004844:	695a      	ldr	r2, [r3, #20]
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	699b      	ldr	r3, [r3, #24]
 800484a:	4904      	ldr	r1, [pc, #16]	; (800485c <RCCEx_PLLSAI2_Config+0x1d8>)
 800484c:	4313      	orrs	r3, r2
 800484e:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8004850:	7bfb      	ldrb	r3, [r7, #15]
}
 8004852:	4618      	mov	r0, r3
 8004854:	3710      	adds	r7, #16
 8004856:	46bd      	mov	sp, r7
 8004858:	bd80      	pop	{r7, pc}
 800485a:	bf00      	nop
 800485c:	40021000 	.word	0x40021000
 8004860:	07ff800f 	.word	0x07ff800f
 8004864:	ff9f800f 	.word	0xff9f800f
 8004868:	f9ff800f 	.word	0xf9ff800f

0800486c <RCCEx_GetSAIxPeriphCLKFreq>:
#endif /* RCC_PLLSAI2_SUPPORT */

#if defined(SAI1)

static uint32_t RCCEx_GetSAIxPeriphCLKFreq(uint32_t PeriphClk, uint32_t InputFrequency)
{
 800486c:	b480      	push	{r7}
 800486e:	b089      	sub	sp, #36	; 0x24
 8004870:	af00      	add	r7, sp, #0
 8004872:	6078      	str	r0, [r7, #4]
 8004874:	6039      	str	r1, [r7, #0]
  uint32_t frequency = 0U;
 8004876:	2300      	movs	r3, #0
 8004878:	61fb      	str	r3, [r7, #28]
  uint32_t srcclk = 0U;
 800487a:	2300      	movs	r3, #0
 800487c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, plln;    /* no init needed */
#if defined(RCC_PLLP_SUPPORT)
  uint32_t pllp = 0U;
 800487e:	2300      	movs	r3, #0
 8004880:	617b      	str	r3, [r7, #20]
#endif /* RCC_PLLP_SUPPORT */

  /* Handle SAIs */
  if(PeriphClk == RCC_PERIPHCLK_SAI1)
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004888:	d10b      	bne.n	80048a2 <RCCEx_GetSAIxPeriphCLKFreq+0x36>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 800488a:	4b7e      	ldr	r3, [pc, #504]	; (8004a84 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800488c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004890:	f003 03e0 	and.w	r3, r3, #224	; 0xe0
 8004894:	61bb      	str	r3, [r7, #24]
    if(srcclk == RCC_SAI1CLKSOURCE_PIN)
 8004896:	69bb      	ldr	r3, [r7, #24]
 8004898:	2b60      	cmp	r3, #96	; 0x60
 800489a:	d112      	bne.n	80048c2 <RCCEx_GetSAIxPeriphCLKFreq+0x56>
    {
      frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 800489c:	4b7a      	ldr	r3, [pc, #488]	; (8004a88 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 800489e:	61fb      	str	r3, [r7, #28]
 80048a0:	e00f      	b.n	80048c2 <RCCEx_GetSAIxPeriphCLKFreq+0x56>
    /* Else, PLL clock output to check below */
  }
#if defined(SAI2)
  else
  {
    if(PeriphClk == RCC_PERIPHCLK_SAI2)
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80048a8:	d10b      	bne.n	80048c2 <RCCEx_GetSAIxPeriphCLKFreq+0x56>
    {
      srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 80048aa:	4b76      	ldr	r3, [pc, #472]	; (8004a84 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 80048ac:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80048b0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80048b4:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_SAI2CLKSOURCE_PIN)
 80048b6:	69bb      	ldr	r3, [r7, #24]
 80048b8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80048bc:	d101      	bne.n	80048c2 <RCCEx_GetSAIxPeriphCLKFreq+0x56>
      {
        frequency = EXTERNAL_SAI2_CLOCK_VALUE;
 80048be:	4b72      	ldr	r3, [pc, #456]	; (8004a88 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 80048c0:	61fb      	str	r3, [r7, #28]
      /* Else, PLL clock output to check below */
    }
  }
#endif /* SAI2 */

  if(frequency == 0U)
 80048c2:	69fb      	ldr	r3, [r7, #28]
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	f040 80d6 	bne.w	8004a76 <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
  {
    pllvco = InputFrequency;
 80048ca:	683b      	ldr	r3, [r7, #0]
 80048cc:	613b      	str	r3, [r7, #16]

#if defined(SAI2)
    if((srcclk == RCC_SAI1CLKSOURCE_PLL) || (srcclk == RCC_SAI2CLKSOURCE_PLL))
 80048ce:	69bb      	ldr	r3, [r7, #24]
 80048d0:	2b40      	cmp	r3, #64	; 0x40
 80048d2:	d003      	beq.n	80048dc <RCCEx_GetSAIxPeriphCLKFreq+0x70>
 80048d4:	69bb      	ldr	r3, [r7, #24]
 80048d6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80048da:	d13b      	bne.n	8004954 <RCCEx_GetSAIxPeriphCLKFreq+0xe8>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 80048dc:	4b69      	ldr	r3, [pc, #420]	; (8004a84 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80048e4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80048e8:	f040 80c4 	bne.w	8004a74 <RCCEx_GetSAIxPeriphCLKFreq+0x208>
 80048ec:	4b65      	ldr	r3, [pc, #404]	; (8004a84 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 80048ee:	68db      	ldr	r3, [r3, #12]
 80048f0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	f000 80bd 	beq.w	8004a74 <RCCEx_GetSAIxPeriphCLKFreq+0x208>
      {
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80048fa:	4b62      	ldr	r3, [pc, #392]	; (8004a84 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 80048fc:	68db      	ldr	r3, [r3, #12]
 80048fe:	091b      	lsrs	r3, r3, #4
 8004900:	f003 030f 	and.w	r3, r3, #15
 8004904:	3301      	adds	r3, #1
 8004906:	693a      	ldr	r2, [r7, #16]
 8004908:	fbb2 f3f3 	udiv	r3, r2, r3
 800490c:	613b      	str	r3, [r7, #16]
        /* f(PLLSAI3CLK) = f(VCO input) * PLLN / PLLP */
        plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 800490e:	4b5d      	ldr	r3, [pc, #372]	; (8004a84 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8004910:	68db      	ldr	r3, [r3, #12]
 8004912:	0a1b      	lsrs	r3, r3, #8
 8004914:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004918:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
 800491a:	4b5a      	ldr	r3, [pc, #360]	; (8004a84 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800491c:	68db      	ldr	r3, [r3, #12]
 800491e:	0edb      	lsrs	r3, r3, #27
 8004920:	f003 031f 	and.w	r3, r3, #31
 8004924:	617b      	str	r3, [r7, #20]
#endif
        if(pllp == 0U)
 8004926:	697b      	ldr	r3, [r7, #20]
 8004928:	2b00      	cmp	r3, #0
 800492a:	d10a      	bne.n	8004942 <RCCEx_GetSAIxPeriphCLKFreq+0xd6>
        {
          if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 800492c:	4b55      	ldr	r3, [pc, #340]	; (8004a84 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800492e:	68db      	ldr	r3, [r3, #12]
 8004930:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004934:	2b00      	cmp	r3, #0
 8004936:	d002      	beq.n	800493e <RCCEx_GetSAIxPeriphCLKFreq+0xd2>
          {
            pllp = 17U;
 8004938:	2311      	movs	r3, #17
 800493a:	617b      	str	r3, [r7, #20]
 800493c:	e001      	b.n	8004942 <RCCEx_GetSAIxPeriphCLKFreq+0xd6>
          }
          else
          {
            pllp = 7U;
 800493e:	2307      	movs	r3, #7
 8004940:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 8004942:	693b      	ldr	r3, [r7, #16]
 8004944:	68fa      	ldr	r2, [r7, #12]
 8004946:	fb03 f202 	mul.w	r2, r3, r2
 800494a:	697b      	ldr	r3, [r7, #20]
 800494c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004950:	61fb      	str	r3, [r7, #28]
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 8004952:	e08f      	b.n	8004a74 <RCCEx_GetSAIxPeriphCLKFreq+0x208>
      }
    }
    else if(srcclk == 0U)  /* RCC_SAI1CLKSOURCE_PLLSAI1 || RCC_SAI2CLKSOURCE_PLLSAI1 */
 8004954:	69bb      	ldr	r3, [r7, #24]
 8004956:	2b00      	cmp	r3, #0
 8004958:	d13a      	bne.n	80049d0 <RCCEx_GetSAIxPeriphCLKFreq+0x164>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_SAI1CLK) != 0U))
 800495a:	4b4a      	ldr	r3, [pc, #296]	; (8004a84 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004962:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004966:	f040 8086 	bne.w	8004a76 <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
 800496a:	4b46      	ldr	r3, [pc, #280]	; (8004a84 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800496c:	691b      	ldr	r3, [r3, #16]
 800496e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004972:	2b00      	cmp	r3, #0
 8004974:	d07f      	beq.n	8004a76 <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
      {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* PLLSAI1M exists: apply PLLSAI1M divider for PLLSAI1 output computation */
        /* f(PLLSAI1 Source) / PLLSAI1M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 8004976:	4b43      	ldr	r3, [pc, #268]	; (8004a84 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8004978:	691b      	ldr	r3, [r3, #16]
 800497a:	091b      	lsrs	r3, r3, #4
 800497c:	f003 030f 	and.w	r3, r3, #15
 8004980:	3301      	adds	r3, #1
 8004982:	693a      	ldr	r2, [r7, #16]
 8004984:	fbb2 f3f3 	udiv	r3, r2, r3
 8004988:	613b      	str	r3, [r7, #16]
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
#endif
        /* f(PLLSAI1CLK) = f(VCOSAI1 input) * PLLSAI1N / PLLSAI1P */
        plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 800498a:	4b3e      	ldr	r3, [pc, #248]	; (8004a84 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800498c:	691b      	ldr	r3, [r3, #16]
 800498e:	0a1b      	lsrs	r3, r3, #8
 8004990:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004994:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PDIV) >> RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos;
 8004996:	4b3b      	ldr	r3, [pc, #236]	; (8004a84 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8004998:	691b      	ldr	r3, [r3, #16]
 800499a:	0edb      	lsrs	r3, r3, #27
 800499c:	f003 031f 	and.w	r3, r3, #31
 80049a0:	617b      	str	r3, [r7, #20]
#endif
        if(pllp == 0U)
 80049a2:	697b      	ldr	r3, [r7, #20]
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d10a      	bne.n	80049be <RCCEx_GetSAIxPeriphCLKFreq+0x152>
        {
          if(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) != 0U)
 80049a8:	4b36      	ldr	r3, [pc, #216]	; (8004a84 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 80049aa:	691b      	ldr	r3, [r3, #16]
 80049ac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d002      	beq.n	80049ba <RCCEx_GetSAIxPeriphCLKFreq+0x14e>
          {
            pllp = 17U;
 80049b4:	2311      	movs	r3, #17
 80049b6:	617b      	str	r3, [r7, #20]
 80049b8:	e001      	b.n	80049be <RCCEx_GetSAIxPeriphCLKFreq+0x152>
          }
          else
          {
            pllp = 7U;
 80049ba:	2307      	movs	r3, #7
 80049bc:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 80049be:	693b      	ldr	r3, [r7, #16]
 80049c0:	68fa      	ldr	r2, [r7, #12]
 80049c2:	fb03 f202 	mul.w	r2, r3, r2
 80049c6:	697b      	ldr	r3, [r7, #20]
 80049c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80049cc:	61fb      	str	r3, [r7, #28]
 80049ce:	e052      	b.n	8004a76 <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
      }
    }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    else if((srcclk == RCC_SAI1CLKSOURCE_HSI) || (srcclk == RCC_SAI2CLKSOURCE_HSI))
 80049d0:	69bb      	ldr	r3, [r7, #24]
 80049d2:	2b80      	cmp	r3, #128	; 0x80
 80049d4:	d003      	beq.n	80049de <RCCEx_GetSAIxPeriphCLKFreq+0x172>
 80049d6:	69bb      	ldr	r3, [r7, #24]
 80049d8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80049dc:	d109      	bne.n	80049f2 <RCCEx_GetSAIxPeriphCLKFreq+0x186>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80049de:	4b29      	ldr	r3, [pc, #164]	; (8004a84 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80049e6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80049ea:	d144      	bne.n	8004a76 <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
      {
        frequency = HSI_VALUE;
 80049ec:	4b27      	ldr	r3, [pc, #156]	; (8004a8c <RCCEx_GetSAIxPeriphCLKFreq+0x220>)
 80049ee:	61fb      	str	r3, [r7, #28]
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80049f0:	e041      	b.n	8004a76 <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
    }
#endif /* SAI2 */

#if defined(RCC_PLLSAI2_SUPPORT)

    else if((srcclk == RCC_SAI1CLKSOURCE_PLLSAI2) || (srcclk == RCC_SAI2CLKSOURCE_PLLSAI2))
 80049f2:	69bb      	ldr	r3, [r7, #24]
 80049f4:	2b20      	cmp	r3, #32
 80049f6:	d003      	beq.n	8004a00 <RCCEx_GetSAIxPeriphCLKFreq+0x194>
 80049f8:	69bb      	ldr	r3, [r7, #24]
 80049fa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80049fe:	d13a      	bne.n	8004a76 <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_SAI2CLK) != 0U))
 8004a00:	4b20      	ldr	r3, [pc, #128]	; (8004a84 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004a08:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004a0c:	d133      	bne.n	8004a76 <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
 8004a0e:	4b1d      	ldr	r3, [pc, #116]	; (8004a84 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8004a10:	695b      	ldr	r3, [r3, #20]
 8004a12:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d02d      	beq.n	8004a76 <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
      {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* PLLSAI2M exists: apply PLLSAI2M divider for PLLSAI2 output computation */
        /* f(PLLSAI2 Source) / PLLSAI2M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + 1U));
 8004a1a:	4b1a      	ldr	r3, [pc, #104]	; (8004a84 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8004a1c:	695b      	ldr	r3, [r3, #20]
 8004a1e:	091b      	lsrs	r3, r3, #4
 8004a20:	f003 030f 	and.w	r3, r3, #15
 8004a24:	3301      	adds	r3, #1
 8004a26:	693a      	ldr	r2, [r7, #16]
 8004a28:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a2c:	613b      	str	r3, [r7, #16]
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
#endif
        /* f(PLLSAI2CLK) = f(VCOSAI2 input) * PLLSAI2N / PLLSAI2P */
        plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 8004a2e:	4b15      	ldr	r3, [pc, #84]	; (8004a84 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8004a30:	695b      	ldr	r3, [r3, #20]
 8004a32:	0a1b      	lsrs	r3, r3, #8
 8004a34:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004a38:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2PDIV) >> RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos;
 8004a3a:	4b12      	ldr	r3, [pc, #72]	; (8004a84 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8004a3c:	695b      	ldr	r3, [r3, #20]
 8004a3e:	0edb      	lsrs	r3, r3, #27
 8004a40:	f003 031f 	and.w	r3, r3, #31
 8004a44:	617b      	str	r3, [r7, #20]
#endif
        if(pllp == 0U)
 8004a46:	697b      	ldr	r3, [r7, #20]
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d10a      	bne.n	8004a62 <RCCEx_GetSAIxPeriphCLKFreq+0x1f6>
        {
          if(READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) != 0U)
 8004a4c:	4b0d      	ldr	r3, [pc, #52]	; (8004a84 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8004a4e:	695b      	ldr	r3, [r3, #20]
 8004a50:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d002      	beq.n	8004a5e <RCCEx_GetSAIxPeriphCLKFreq+0x1f2>
          {
            pllp = 17U;
 8004a58:	2311      	movs	r3, #17
 8004a5a:	617b      	str	r3, [r7, #20]
 8004a5c:	e001      	b.n	8004a62 <RCCEx_GetSAIxPeriphCLKFreq+0x1f6>
          }
          else
          {
            pllp = 7U;
 8004a5e:	2307      	movs	r3, #7
 8004a60:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 8004a62:	693b      	ldr	r3, [r7, #16]
 8004a64:	68fa      	ldr	r2, [r7, #12]
 8004a66:	fb03 f202 	mul.w	r2, r3, r2
 8004a6a:	697b      	ldr	r3, [r7, #20]
 8004a6c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a70:	61fb      	str	r3, [r7, #28]
 8004a72:	e000      	b.n	8004a76 <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 8004a74:	bf00      	nop
      /* No clock source, frequency default init at 0 */
    }
  }


  return frequency;
 8004a76:	69fb      	ldr	r3, [r7, #28]
}
 8004a78:	4618      	mov	r0, r3
 8004a7a:	3724      	adds	r7, #36	; 0x24
 8004a7c:	46bd      	mov	sp, r7
 8004a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a82:	4770      	bx	lr
 8004a84:	40021000 	.word	0x40021000
 8004a88:	001fff68 	.word	0x001fff68
 8004a8c:	00f42400 	.word	0x00f42400

08004a90 <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 8004a90:	b580      	push	{r7, lr}
 8004a92:	b08a      	sub	sp, #40	; 0x28
 8004a94:	af00      	add	r7, sp, #0
 8004a96:	6078      	str	r0, [r7, #4]
#endif /* SAI2 */
  uint32_t ckstr_bits;
  uint32_t syncen_bits;

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d101      	bne.n	8004aa2 <HAL_SAI_Init+0x12>
  {
    return HAL_ERROR;
 8004a9e:	2301      	movs	r3, #1
 8004aa0:	e1c7      	b.n	8004e32 <HAL_SAI_Init+0x3a2>

#if defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) || \
    defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  /* Check the SAI PDM parameters */
  assert_param(IS_FUNCTIONAL_STATE(hsai->Init.PdmInit.Activation));
  if (hsai->Init.PdmInit.Activation == ENABLE)
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004aa8:	2b01      	cmp	r3, #1
 8004aaa:	d10e      	bne.n	8004aca <HAL_SAI_Init+0x3a>
  {
    assert_param(IS_SAI_PDM_MIC_PAIRS_NUMBER(hsai->Init.PdmInit.MicPairsNbr));
    assert_param(IS_SAI_PDM_CLOCK_ENABLE(hsai->Init.PdmInit.ClockEnable));
    /* Check that SAI sub-block is SAI1 sub-block A, in master RX mode with free protocol */
    if ((hsai->Instance != SAI1_Block_A) ||
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	4a81      	ldr	r2, [pc, #516]	; (8004cb8 <HAL_SAI_Init+0x228>)
 8004ab2:	4293      	cmp	r3, r2
 8004ab4:	d107      	bne.n	8004ac6 <HAL_SAI_Init+0x36>
        (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	685b      	ldr	r3, [r3, #4]
    if ((hsai->Instance != SAI1_Block_A) ||
 8004aba:	2b01      	cmp	r3, #1
 8004abc:	d103      	bne.n	8004ac6 <HAL_SAI_Init+0x36>
        (hsai->Init.Protocol != SAI_FREE_PROTOCOL))
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
        (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d001      	beq.n	8004aca <HAL_SAI_Init+0x3a>
    {
      return HAL_ERROR;
 8004ac6:	2301      	movs	r3, #1
 8004ac8:	e1b3      	b.n	8004e32 <HAL_SAI_Init+0x3a2>
    }
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  if (hsai->State == HAL_SAI_STATE_RESET)
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	f893 308d 	ldrb.w	r3, [r3, #141]	; 0x8d
 8004ad0:	b2db      	uxtb	r3, r3
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d106      	bne.n	8004ae4 <HAL_SAI_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	2200      	movs	r2, #0
 8004ada:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 8004ade:	6878      	ldr	r0, [r7, #4]
 8004ae0:	f7fc fc62 	bl	80013a8 <HAL_SAI_MspInit>
#endif
  }

  /* Disable the selected SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
 8004ae4:	6878      	ldr	r0, [r7, #4]
 8004ae6:	f000 f9b1 	bl	8004e4c <SAI_Disable>
 8004aea:	4603      	mov	r3, r0
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d001      	beq.n	8004af4 <HAL_SAI_Init+0x64>
  {
    return HAL_ERROR;
 8004af0:	2301      	movs	r3, #1
 8004af2:	e19e      	b.n	8004e32 <HAL_SAI_Init+0x3a2>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	2202      	movs	r2, #2
 8004af8:	f883 208d 	strb.w	r2, [r3, #141]	; 0x8d

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
#if defined(SAI2)
  switch (hsai->Init.SynchroExt)
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	68db      	ldr	r3, [r3, #12]
 8004b00:	2b02      	cmp	r3, #2
 8004b02:	d00c      	beq.n	8004b1e <HAL_SAI_Init+0x8e>
 8004b04:	2b02      	cmp	r3, #2
 8004b06:	d80d      	bhi.n	8004b24 <HAL_SAI_Init+0x94>
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d002      	beq.n	8004b12 <HAL_SAI_Init+0x82>
 8004b0c:	2b01      	cmp	r3, #1
 8004b0e:	d003      	beq.n	8004b18 <HAL_SAI_Init+0x88>
 8004b10:	e008      	b.n	8004b24 <HAL_SAI_Init+0x94>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
 8004b12:	2300      	movs	r3, #0
 8004b14:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 8004b16:	e008      	b.n	8004b2a <HAL_SAI_Init+0x9a>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 8004b18:	2310      	movs	r3, #16
 8004b1a:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 8004b1c:	e005      	b.n	8004b2a <HAL_SAI_Init+0x9a>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 8004b1e:	2320      	movs	r3, #32
 8004b20:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 8004b22:	e002      	b.n	8004b2a <HAL_SAI_Init+0x9a>
    default :
      tmpregisterGCR = 0;
 8004b24:	2300      	movs	r3, #0
 8004b26:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 8004b28:	bf00      	nop
  }
#endif /* SAI2 */

  switch (hsai->Init.Synchro)
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	689b      	ldr	r3, [r3, #8]
 8004b2e:	2b03      	cmp	r3, #3
 8004b30:	d81d      	bhi.n	8004b6e <HAL_SAI_Init+0xde>
 8004b32:	a201      	add	r2, pc, #4	; (adr r2, 8004b38 <HAL_SAI_Init+0xa8>)
 8004b34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b38:	08004b49 	.word	0x08004b49
 8004b3c:	08004b4f 	.word	0x08004b4f
 8004b40:	08004b57 	.word	0x08004b57
 8004b44:	08004b5f 	.word	0x08004b5f
  {
    case SAI_ASYNCHRONOUS :
      syncen_bits = 0;
 8004b48:	2300      	movs	r3, #0
 8004b4a:	61fb      	str	r3, [r7, #28]
      break;
 8004b4c:	e012      	b.n	8004b74 <HAL_SAI_Init+0xe4>
    case SAI_SYNCHRONOUS :
      syncen_bits = SAI_xCR1_SYNCEN_0;
 8004b4e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004b52:	61fb      	str	r3, [r7, #28]
      break;
 8004b54:	e00e      	b.n	8004b74 <HAL_SAI_Init+0xe4>
#if defined(SAI2)
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8004b56:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8004b5a:	61fb      	str	r3, [r7, #28]
      break;
 8004b5c:	e00a      	b.n	8004b74 <HAL_SAI_Init+0xe4>
    case SAI_SYNCHRONOUS_EXT_SAI2 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8004b5e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8004b62:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 8004b64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b66:	f043 0301 	orr.w	r3, r3, #1
 8004b6a:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 8004b6c:	e002      	b.n	8004b74 <HAL_SAI_Init+0xe4>
#endif /* SAI2 */
    default :
      syncen_bits = 0;
 8004b6e:	2300      	movs	r3, #0
 8004b70:	61fb      	str	r3, [r7, #28]
      break;
 8004b72:	bf00      	nop
  }

#if defined(SAI2)
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	4a4f      	ldr	r2, [pc, #316]	; (8004cb8 <HAL_SAI_Init+0x228>)
 8004b7a:	4293      	cmp	r3, r2
 8004b7c:	d004      	beq.n	8004b88 <HAL_SAI_Init+0xf8>
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	4a4e      	ldr	r2, [pc, #312]	; (8004cbc <HAL_SAI_Init+0x22c>)
 8004b84:	4293      	cmp	r3, r2
 8004b86:	d103      	bne.n	8004b90 <HAL_SAI_Init+0x100>
  {
    SAI1->GCR = tmpregisterGCR;
 8004b88:	4a4d      	ldr	r2, [pc, #308]	; (8004cc0 <HAL_SAI_Init+0x230>)
 8004b8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b8c:	6013      	str	r3, [r2, #0]
 8004b8e:	e002      	b.n	8004b96 <HAL_SAI_Init+0x106>
  }
  else
  {
    SAI2->GCR = tmpregisterGCR;
 8004b90:	4a4c      	ldr	r2, [pc, #304]	; (8004cc4 <HAL_SAI_Init+0x234>)
 8004b92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b94:	6013      	str	r3, [r2, #0]
  }
#else
  SAI1->GCR = 0;
#endif /* SAI2 */

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	69db      	ldr	r3, [r3, #28]
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d073      	beq.n	8004c86 <HAL_SAI_Init+0x1f6>
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) || \
    defined(STM32L4P5xx) || defined(STM32L4Q5xx)

    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	4a45      	ldr	r2, [pc, #276]	; (8004cb8 <HAL_SAI_Init+0x228>)
 8004ba4:	4293      	cmp	r3, r2
 8004ba6:	d004      	beq.n	8004bb2 <HAL_SAI_Init+0x122>
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	4a43      	ldr	r2, [pc, #268]	; (8004cbc <HAL_SAI_Init+0x22c>)
 8004bae:	4293      	cmp	r3, r2
 8004bb0:	d105      	bne.n	8004bbe <HAL_SAI_Init+0x12e>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 8004bb2:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8004bb6:	f7fe fd51 	bl	800365c <HAL_RCCEx_GetPeriphCLKFreq>
 8004bba:	61b8      	str	r0, [r7, #24]
 8004bbc:	e004      	b.n	8004bc8 <HAL_SAI_Init+0x138>
    }
    else
    {
      /* SAI2_Block_A or SAI2_Block_B */
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 8004bbe:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8004bc2:	f7fe fd4b 	bl	800365c <HAL_RCCEx_GetPeriphCLKFreq>
 8004bc6:	61b8      	str	r0, [r7, #24]
    /* Configure Master Clock Divider using the following formula :
       - If NOMCK = 1 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (FRL + 1))
       - If NOMCK = 0 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (OSR + 1) * 256) */
    if (hsai->Init.NoDivider == SAI_MASTERDIVIDER_DISABLE)
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	695b      	ldr	r3, [r3, #20]
 8004bcc:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8004bd0:	d120      	bne.n	8004c14 <HAL_SAI_Init+0x184>
    {
      /* NOMCK = 1 */
      uint32_t tmpframelength;

      if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bd6:	2b04      	cmp	r3, #4
 8004bd8:	d102      	bne.n	8004be0 <HAL_SAI_Init+0x150>
      {
        /* For SPDIF protocol, frame length is set by hardware to 64 */
        tmpframelength = 64U;
 8004bda:	2340      	movs	r3, #64	; 0x40
 8004bdc:	613b      	str	r3, [r7, #16]
 8004bde:	e00a      	b.n	8004bf6 <HAL_SAI_Init+0x166>
      }
      else if (hsai->Init.Protocol == SAI_AC97_PROTOCOL)
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004be4:	2b08      	cmp	r3, #8
 8004be6:	d103      	bne.n	8004bf0 <HAL_SAI_Init+0x160>
      {
        /* For AC97 protocol, frame length is set by hardware to 256 */
        tmpframelength = 256U;
 8004be8:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004bec:	613b      	str	r3, [r7, #16]
 8004bee:	e002      	b.n	8004bf6 <HAL_SAI_Init+0x166>
      }
      else
      {
        /* For free protocol, frame length is set by user */
        tmpframelength = hsai->FrameInit.FrameLength;
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004bf4:	613b      	str	r3, [r7, #16]
      }

      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmpframelength);
 8004bf6:	69ba      	ldr	r2, [r7, #24]
 8004bf8:	4613      	mov	r3, r2
 8004bfa:	009b      	lsls	r3, r3, #2
 8004bfc:	4413      	add	r3, r2
 8004bfe:	005b      	lsls	r3, r3, #1
 8004c00:	4619      	mov	r1, r3
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	69db      	ldr	r3, [r3, #28]
 8004c06:	693a      	ldr	r2, [r7, #16]
 8004c08:	fb02 f303 	mul.w	r3, r2, r3
 8004c0c:	fbb1 f3f3 	udiv	r3, r1, r3
 8004c10:	617b      	str	r3, [r7, #20]
 8004c12:	e017      	b.n	8004c44 <HAL_SAI_Init+0x1b4>
    }
    else
    {
      /* NOMCK = 0 */
      uint32_t tmposr;
      tmposr = (hsai->Init.MckOverSampling == SAI_MCK_OVERSAMPLING_ENABLE) ? 2U : 1U;
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c18:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004c1c:	d101      	bne.n	8004c22 <HAL_SAI_Init+0x192>
 8004c1e:	2302      	movs	r3, #2
 8004c20:	e000      	b.n	8004c24 <HAL_SAI_Init+0x194>
 8004c22:	2301      	movs	r3, #1
 8004c24:	60fb      	str	r3, [r7, #12]
      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmposr * 256U);
 8004c26:	69ba      	ldr	r2, [r7, #24]
 8004c28:	4613      	mov	r3, r2
 8004c2a:	009b      	lsls	r3, r3, #2
 8004c2c:	4413      	add	r3, r2
 8004c2e:	005b      	lsls	r3, r3, #1
 8004c30:	4619      	mov	r1, r3
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	69db      	ldr	r3, [r3, #28]
 8004c36:	68fa      	ldr	r2, [r7, #12]
 8004c38:	fb02 f303 	mul.w	r3, r2, r3
 8004c3c:	021b      	lsls	r3, r3, #8
 8004c3e:	fbb1 f3f3 	udiv	r3, r1, r3
 8004c42:	617b      	str	r3, [r7, #20]
    }
    hsai->Init.Mckdiv = tmpval / 10U;
 8004c44:	697b      	ldr	r3, [r7, #20]
 8004c46:	4a20      	ldr	r2, [pc, #128]	; (8004cc8 <HAL_SAI_Init+0x238>)
 8004c48:	fba2 2303 	umull	r2, r3, r2, r3
 8004c4c:	08da      	lsrs	r2, r3, #3
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	621a      	str	r2, [r3, #32]

    /* Round result to the nearest integer */
    if ((tmpval % 10U) > 8U)
 8004c52:	6979      	ldr	r1, [r7, #20]
 8004c54:	4b1c      	ldr	r3, [pc, #112]	; (8004cc8 <HAL_SAI_Init+0x238>)
 8004c56:	fba3 2301 	umull	r2, r3, r3, r1
 8004c5a:	08da      	lsrs	r2, r3, #3
 8004c5c:	4613      	mov	r3, r2
 8004c5e:	009b      	lsls	r3, r3, #2
 8004c60:	4413      	add	r3, r2
 8004c62:	005b      	lsls	r3, r3, #1
 8004c64:	1aca      	subs	r2, r1, r3
 8004c66:	2a08      	cmp	r2, #8
 8004c68:	d904      	bls.n	8004c74 <HAL_SAI_Init+0x1e4>
    {
      hsai->Init.Mckdiv += 1U;
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	6a1b      	ldr	r3, [r3, #32]
 8004c6e:	1c5a      	adds	r2, r3, #1
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	621a      	str	r2, [r3, #32]
    }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
    /* STM32L4P5xx || STM32L4Q5xx */

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c78:	2b04      	cmp	r3, #4
 8004c7a:	d104      	bne.n	8004c86 <HAL_SAI_Init+0x1f6>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	6a1b      	ldr	r3, [r3, #32]
 8004c80:	085a      	lsrs	r2, r3, #1
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	621a      	str	r2, [r3, #32]
  }
  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	685b      	ldr	r3, [r3, #4]
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d003      	beq.n	8004c96 <HAL_SAI_Init+0x206>
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	685b      	ldr	r3, [r3, #4]
 8004c92:	2b02      	cmp	r3, #2
 8004c94:	d109      	bne.n	8004caa <HAL_SAI_Init+0x21a>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004c9a:	2b01      	cmp	r3, #1
 8004c9c:	d101      	bne.n	8004ca2 <HAL_SAI_Init+0x212>
 8004c9e:	2300      	movs	r3, #0
 8004ca0:	e001      	b.n	8004ca6 <HAL_SAI_Init+0x216>
 8004ca2:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004ca6:	623b      	str	r3, [r7, #32]
 8004ca8:	e012      	b.n	8004cd0 <HAL_SAI_Init+0x240>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004cae:	2b01      	cmp	r3, #1
 8004cb0:	d10c      	bne.n	8004ccc <HAL_SAI_Init+0x23c>
 8004cb2:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004cb6:	e00a      	b.n	8004cce <HAL_SAI_Init+0x23e>
 8004cb8:	40015404 	.word	0x40015404
 8004cbc:	40015424 	.word	0x40015424
 8004cc0:	40015400 	.word	0x40015400
 8004cc4:	40015800 	.word	0x40015800
 8004cc8:	cccccccd 	.word	0xcccccccd
 8004ccc:	2300      	movs	r3, #0
 8004cce:	623b      	str	r3, [r7, #32]

  /* SAI Block Configuration -------------------------------------------------*/
  /* SAI CR1 Configuration */
#if defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) || \
    defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	6819      	ldr	r1, [r3, #0]
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681a      	ldr	r2, [r3, #0]
 8004cda:	4b58      	ldr	r3, [pc, #352]	; (8004e3c <HAL_SAI_Init+0x3ac>)
 8004cdc:	400b      	ands	r3, r1
 8004cde:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NOMCK | SAI_xCR1_MCKDIV | SAI_xCR1_OSR);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	6819      	ldr	r1, [r3, #0]
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	685a      	ldr	r2, [r3, #4]
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cee:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8004cf4:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004cfa:	431a      	orrs	r2, r3
 8004cfc:	6a3b      	ldr	r3, [r7, #32]
 8004cfe:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                             \
 8004d00:	69fb      	ldr	r3, [r7, #28]
 8004d02:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                          ckstr_bits | syncen_bits |                             \
 8004d08:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	691b      	ldr	r3, [r3, #16]
 8004d0e:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	695b      	ldr	r3, [r3, #20]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8004d14:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	6a1b      	ldr	r3, [r3, #32]
 8004d1a:	051b      	lsls	r3, r3, #20
 8004d1c:	431a      	orrs	r2, r3
                          hsai->Init.MckOverSampling);
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8004d22:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	430a      	orrs	r2, r1
 8004d2a:	601a      	str	r2, [r3, #0]
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	685b      	ldr	r3, [r3, #4]
 8004d32:	687a      	ldr	r2, [r7, #4]
 8004d34:	6812      	ldr	r2, [r2, #0]
 8004d36:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8004d3a:	f023 030f 	bic.w	r3, r3, #15
 8004d3e:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	6859      	ldr	r1, [r3, #4]
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	699a      	ldr	r2, [r3, #24]
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d4e:	431a      	orrs	r2, r3
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d54:	431a      	orrs	r2, r3
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	430a      	orrs	r2, r1
 8004d5c:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	6899      	ldr	r1, [r3, #8]
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681a      	ldr	r2, [r3, #0]
 8004d68:	4b35      	ldr	r3, [pc, #212]	; (8004e40 <HAL_SAI_Init+0x3b0>)
 8004d6a:	400b      	ands	r3, r1
 8004d6c:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	6899      	ldr	r1, [r3, #8]
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004d78:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8004d7e:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	6d9b      	ldr	r3, [r3, #88]	; 0x58
                           hsai->FrameInit.FSOffset |
 8004d84:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
                           hsai->FrameInit.FSDefinition |
 8004d8a:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d90:	3b01      	subs	r3, #1
 8004d92:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 8004d94:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	430a      	orrs	r2, r1
 8004d9c:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	68d9      	ldr	r1, [r3, #12]
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681a      	ldr	r2, [r3, #0]
 8004da8:	f24f 0320 	movw	r3, #61472	; 0xf020
 8004dac:	400b      	ands	r3, r1
 8004dae:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	68d9      	ldr	r1, [r3, #12]
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004dbe:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004dc4:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8004dc6:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004dcc:	3b01      	subs	r3, #1
 8004dce:	021b      	lsls	r3, r3, #8
 8004dd0:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	430a      	orrs	r2, r1
 8004dd8:	60da      	str	r2, [r3, #12]

#if defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) || \
    defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  /* SAI PDM Configuration ---------------------------------------------------*/
  if (hsai->Instance == SAI1_Block_A)
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	4a19      	ldr	r2, [pc, #100]	; (8004e44 <HAL_SAI_Init+0x3b4>)
 8004de0:	4293      	cmp	r3, r2
 8004de2:	d119      	bne.n	8004e18 <HAL_SAI_Init+0x388>
  {
    /* Disable PDM interface */
    SAI1->PDMCR &= ~(SAI_PDMCR_PDMEN);
 8004de4:	4b18      	ldr	r3, [pc, #96]	; (8004e48 <HAL_SAI_Init+0x3b8>)
 8004de6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004de8:	4a17      	ldr	r2, [pc, #92]	; (8004e48 <HAL_SAI_Init+0x3b8>)
 8004dea:	f023 0301 	bic.w	r3, r3, #1
 8004dee:	6453      	str	r3, [r2, #68]	; 0x44
    if (hsai->Init.PdmInit.Activation == ENABLE)
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004df6:	2b01      	cmp	r3, #1
 8004df8:	d10e      	bne.n	8004e18 <HAL_SAI_Init+0x388>
    {
      /* Configure and enable PDM interface */
      SAI1->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
                     ((hsai->Init.PdmInit.MicPairsNbr - 1U) << SAI_PDMCR_MICNBR_Pos));
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e02:	3b01      	subs	r3, #1
 8004e04:	011b      	lsls	r3, r3, #4
      SAI1->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 8004e06:	4910      	ldr	r1, [pc, #64]	; (8004e48 <HAL_SAI_Init+0x3b8>)
 8004e08:	4313      	orrs	r3, r2
 8004e0a:	644b      	str	r3, [r1, #68]	; 0x44
      SAI1->PDMCR |= SAI_PDMCR_PDMEN;
 8004e0c:	4b0e      	ldr	r3, [pc, #56]	; (8004e48 <HAL_SAI_Init+0x3b8>)
 8004e0e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e10:	4a0d      	ldr	r2, [pc, #52]	; (8004e48 <HAL_SAI_Init+0x3b8>)
 8004e12:	f043 0301 	orr.w	r3, r3, #1
 8004e16:	6453      	str	r3, [r2, #68]	; 0x44
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	2200      	movs	r2, #0
 8004e1c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	2201      	movs	r2, #1
 8004e24:	f883 208d 	strb.w	r2, [r3, #141]	; 0x8d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	2200      	movs	r2, #0
 8004e2c:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c

  return HAL_OK;
 8004e30:	2300      	movs	r3, #0
}
 8004e32:	4618      	mov	r0, r3
 8004e34:	3728      	adds	r7, #40	; 0x28
 8004e36:	46bd      	mov	sp, r7
 8004e38:	bd80      	pop	{r7, pc}
 8004e3a:	bf00      	nop
 8004e3c:	f805c010 	.word	0xf805c010
 8004e40:	fff88000 	.word	0xfff88000
 8004e44:	40015404 	.word	0x40015404
 8004e48:	40015400 	.word	0x40015400

08004e4c <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 8004e4c:	b480      	push	{r7}
 8004e4e:	b085      	sub	sp, #20
 8004e50:	af00      	add	r7, sp, #0
 8004e52:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 8004e54:	4b18      	ldr	r3, [pc, #96]	; (8004eb8 <SAI_Disable+0x6c>)
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	4a18      	ldr	r2, [pc, #96]	; (8004ebc <SAI_Disable+0x70>)
 8004e5a:	fba2 2303 	umull	r2, r3, r2, r3
 8004e5e:	0b1b      	lsrs	r3, r3, #12
 8004e60:	009b      	lsls	r3, r3, #2
 8004e62:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 8004e64:	2300      	movs	r3, #0
 8004e66:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	681a      	ldr	r2, [r3, #0]
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8004e76:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d10a      	bne.n	8004e94 <SAI_Disable+0x48>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e84:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
      status = HAL_TIMEOUT;
 8004e8e:	2303      	movs	r3, #3
 8004e90:	72fb      	strb	r3, [r7, #11]
      break;
 8004e92:	e009      	b.n	8004ea8 <SAI_Disable+0x5c>
    }
    count--;
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	3b01      	subs	r3, #1
 8004e98:	60fb      	str	r3, [r7, #12]
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d1e7      	bne.n	8004e78 <SAI_Disable+0x2c>

  return status;
 8004ea8:	7afb      	ldrb	r3, [r7, #11]
}
 8004eaa:	4618      	mov	r0, r3
 8004eac:	3714      	adds	r7, #20
 8004eae:	46bd      	mov	sp, r7
 8004eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eb4:	4770      	bx	lr
 8004eb6:	bf00      	nop
 8004eb8:	20000000 	.word	0x20000000
 8004ebc:	95cbec1b 	.word	0x95cbec1b

08004ec0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004ec0:	b580      	push	{r7, lr}
 8004ec2:	b084      	sub	sp, #16
 8004ec4:	af00      	add	r7, sp, #0
 8004ec6:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d101      	bne.n	8004ed2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004ece:	2301      	movs	r3, #1
 8004ed0:	e095      	b.n	8004ffe <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d108      	bne.n	8004eec <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	685b      	ldr	r3, [r3, #4]
 8004ede:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004ee2:	d009      	beq.n	8004ef8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	2200      	movs	r2, #0
 8004ee8:	61da      	str	r2, [r3, #28]
 8004eea:	e005      	b.n	8004ef8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	2200      	movs	r2, #0
 8004ef0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	2200      	movs	r2, #0
 8004ef6:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	2200      	movs	r2, #0
 8004efc:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004f04:	b2db      	uxtb	r3, r3
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d106      	bne.n	8004f18 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	2200      	movs	r2, #0
 8004f0e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004f12:	6878      	ldr	r0, [r7, #4]
 8004f14:	f7fc f8ca 	bl	80010ac <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	2202      	movs	r2, #2
 8004f1c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	681a      	ldr	r2, [r3, #0]
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004f2e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	68db      	ldr	r3, [r3, #12]
 8004f34:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004f38:	d902      	bls.n	8004f40 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004f3a:	2300      	movs	r3, #0
 8004f3c:	60fb      	str	r3, [r7, #12]
 8004f3e:	e002      	b.n	8004f46 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004f40:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004f44:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	68db      	ldr	r3, [r3, #12]
 8004f4a:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8004f4e:	d007      	beq.n	8004f60 <HAL_SPI_Init+0xa0>
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	68db      	ldr	r3, [r3, #12]
 8004f54:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004f58:	d002      	beq.n	8004f60 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	2200      	movs	r2, #0
 8004f5e:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	685b      	ldr	r3, [r3, #4]
 8004f64:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	689b      	ldr	r3, [r3, #8]
 8004f6c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004f70:	431a      	orrs	r2, r3
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	691b      	ldr	r3, [r3, #16]
 8004f76:	f003 0302 	and.w	r3, r3, #2
 8004f7a:	431a      	orrs	r2, r3
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	695b      	ldr	r3, [r3, #20]
 8004f80:	f003 0301 	and.w	r3, r3, #1
 8004f84:	431a      	orrs	r2, r3
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	699b      	ldr	r3, [r3, #24]
 8004f8a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004f8e:	431a      	orrs	r2, r3
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	69db      	ldr	r3, [r3, #28]
 8004f94:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004f98:	431a      	orrs	r2, r3
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	6a1b      	ldr	r3, [r3, #32]
 8004f9e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004fa2:	ea42 0103 	orr.w	r1, r2, r3
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004faa:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	430a      	orrs	r2, r1
 8004fb4:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	699b      	ldr	r3, [r3, #24]
 8004fba:	0c1b      	lsrs	r3, r3, #16
 8004fbc:	f003 0204 	and.w	r2, r3, #4
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fc4:	f003 0310 	and.w	r3, r3, #16
 8004fc8:	431a      	orrs	r2, r3
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004fce:	f003 0308 	and.w	r3, r3, #8
 8004fd2:	431a      	orrs	r2, r3
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	68db      	ldr	r3, [r3, #12]
 8004fd8:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8004fdc:	ea42 0103 	orr.w	r1, r2, r3
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	430a      	orrs	r2, r1
 8004fec:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	2200      	movs	r2, #0
 8004ff2:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	2201      	movs	r2, #1
 8004ff8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8004ffc:	2300      	movs	r3, #0
}
 8004ffe:	4618      	mov	r0, r3
 8005000:	3710      	adds	r7, #16
 8005002:	46bd      	mov	sp, r7
 8005004:	bd80      	pop	{r7, pc}

08005006 <HAL_SRAM_Init>:
  * @param  ExtTiming Pointer to SRAM extended mode timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing,
                                FMC_NORSRAM_TimingTypeDef *ExtTiming)
{
 8005006:	b580      	push	{r7, lr}
 8005008:	b084      	sub	sp, #16
 800500a:	af00      	add	r7, sp, #0
 800500c:	60f8      	str	r0, [r7, #12]
 800500e:	60b9      	str	r1, [r7, #8]
 8005010:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if (hsram == NULL)
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	2b00      	cmp	r3, #0
 8005016:	d101      	bne.n	800501c <HAL_SRAM_Init+0x16>
  {
    return HAL_ERROR;
 8005018:	2301      	movs	r3, #1
 800501a:	e038      	b.n	800508e <HAL_SRAM_Init+0x88>
  }

  if (hsram->State == HAL_SRAM_STATE_RESET)
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 8005022:	b2db      	uxtb	r3, r3
 8005024:	2b00      	cmp	r3, #0
 8005026:	d106      	bne.n	8005036 <HAL_SRAM_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	2200      	movs	r2, #0
 800502c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 8005030:	68f8      	ldr	r0, [r7, #12]
 8005032:	f7fc f9af 	bl	8001394 <HAL_SRAM_MspInit>
#endif /* USE_HAL_SRAM_REGISTER_CALLBACKS */
  }

  /* Initialize SRAM control Interface */
  (void)FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	681a      	ldr	r2, [r3, #0]
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	3308      	adds	r3, #8
 800503e:	4619      	mov	r1, r3
 8005040:	4610      	mov	r0, r2
 8005042:	f000 ff97 	bl	8005f74 <FMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  (void)FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank);
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	6818      	ldr	r0, [r3, #0]
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	689b      	ldr	r3, [r3, #8]
 800504e:	461a      	mov	r2, r3
 8005050:	68b9      	ldr	r1, [r7, #8]
 8005052:	f001 f829 	bl	80060a8 <FMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  (void)FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	6858      	ldr	r0, [r3, #4]
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	689a      	ldr	r2, [r3, #8]
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005062:	6879      	ldr	r1, [r7, #4]
 8005064:	f001 f872 	bl	800614c <FMC_NORSRAM_Extended_Timing_Init>
                                         hsram->Init.ExtendedMode);

  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank);
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	68fa      	ldr	r2, [r7, #12]
 800506e:	6892      	ldr	r2, [r2, #8]
 8005070:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	68fa      	ldr	r2, [r7, #12]
 800507a:	6892      	ldr	r2, [r2, #8]
 800507c:	f041 0101 	orr.w	r1, r1, #1
 8005080:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Initialize the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_READY;
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	2201      	movs	r2, #1
 8005088:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49

  return HAL_OK;
 800508c:	2300      	movs	r3, #0
}
 800508e:	4618      	mov	r0, r3
 8005090:	3710      	adds	r7, #16
 8005092:	46bd      	mov	sp, r7
 8005094:	bd80      	pop	{r7, pc}

08005096 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005096:	b580      	push	{r7, lr}
 8005098:	b082      	sub	sp, #8
 800509a:	af00      	add	r7, sp, #0
 800509c:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d101      	bne.n	80050a8 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80050a4:	2301      	movs	r3, #1
 80050a6:	e042      	b.n	800512e <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d106      	bne.n	80050c0 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	2200      	movs	r2, #0
 80050b6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80050ba:	6878      	ldr	r0, [r7, #4]
 80050bc:	f7fc f858 	bl	8001170 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	2224      	movs	r2, #36	; 0x24
 80050c4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	681a      	ldr	r2, [r3, #0]
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	f022 0201 	bic.w	r2, r2, #1
 80050d6:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80050d8:	6878      	ldr	r0, [r7, #4]
 80050da:	f000 f997 	bl	800540c <UART_SetConfig>
 80050de:	4603      	mov	r3, r0
 80050e0:	2b01      	cmp	r3, #1
 80050e2:	d101      	bne.n	80050e8 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80050e4:	2301      	movs	r3, #1
 80050e6:	e022      	b.n	800512e <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d002      	beq.n	80050f6 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 80050f0:	6878      	ldr	r0, [r7, #4]
 80050f2:	f000 fc87 	bl	8005a04 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	685a      	ldr	r2, [r3, #4]
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005104:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	689a      	ldr	r2, [r3, #8]
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005114:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	681a      	ldr	r2, [r3, #0]
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	f042 0201 	orr.w	r2, r2, #1
 8005124:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005126:	6878      	ldr	r0, [r7, #4]
 8005128:	f000 fd0e 	bl	8005b48 <UART_CheckIdleState>
 800512c:	4603      	mov	r3, r0
}
 800512e:	4618      	mov	r0, r3
 8005130:	3708      	adds	r7, #8
 8005132:	46bd      	mov	sp, r7
 8005134:	bd80      	pop	{r7, pc}

08005136 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005136:	b580      	push	{r7, lr}
 8005138:	b08a      	sub	sp, #40	; 0x28
 800513a:	af02      	add	r7, sp, #8
 800513c:	60f8      	str	r0, [r7, #12]
 800513e:	60b9      	str	r1, [r7, #8]
 8005140:	603b      	str	r3, [r7, #0]
 8005142:	4613      	mov	r3, r2
 8005144:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800514c:	2b20      	cmp	r3, #32
 800514e:	f040 8084 	bne.w	800525a <HAL_UART_Transmit+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8005152:	68bb      	ldr	r3, [r7, #8]
 8005154:	2b00      	cmp	r3, #0
 8005156:	d002      	beq.n	800515e <HAL_UART_Transmit+0x28>
 8005158:	88fb      	ldrh	r3, [r7, #6]
 800515a:	2b00      	cmp	r3, #0
 800515c:	d101      	bne.n	8005162 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 800515e:	2301      	movs	r3, #1
 8005160:	e07c      	b.n	800525c <HAL_UART_Transmit+0x126>
    }

    __HAL_LOCK(huart);
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8005168:	2b01      	cmp	r3, #1
 800516a:	d101      	bne.n	8005170 <HAL_UART_Transmit+0x3a>
 800516c:	2302      	movs	r3, #2
 800516e:	e075      	b.n	800525c <HAL_UART_Transmit+0x126>
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	2201      	movs	r2, #1
 8005174:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	2200      	movs	r2, #0
 800517c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	2221      	movs	r2, #33	; 0x21
 8005184:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005188:	f7fc fa60 	bl	800164c <HAL_GetTick>
 800518c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	88fa      	ldrh	r2, [r7, #6]
 8005192:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	88fa      	ldrh	r2, [r7, #6]
 800519a:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	689b      	ldr	r3, [r3, #8]
 80051a2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80051a6:	d108      	bne.n	80051ba <HAL_UART_Transmit+0x84>
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	691b      	ldr	r3, [r3, #16]
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d104      	bne.n	80051ba <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 80051b0:	2300      	movs	r3, #0
 80051b2:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80051b4:	68bb      	ldr	r3, [r7, #8]
 80051b6:	61bb      	str	r3, [r7, #24]
 80051b8:	e003      	b.n	80051c2 <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 80051ba:	68bb      	ldr	r3, [r7, #8]
 80051bc:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80051be:	2300      	movs	r3, #0
 80051c0:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	2200      	movs	r2, #0
 80051c6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 80051ca:	e02d      	b.n	8005228 <HAL_UART_Transmit+0xf2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80051cc:	683b      	ldr	r3, [r7, #0]
 80051ce:	9300      	str	r3, [sp, #0]
 80051d0:	697b      	ldr	r3, [r7, #20]
 80051d2:	2200      	movs	r2, #0
 80051d4:	2180      	movs	r1, #128	; 0x80
 80051d6:	68f8      	ldr	r0, [r7, #12]
 80051d8:	f000 fd01 	bl	8005bde <UART_WaitOnFlagUntilTimeout>
 80051dc:	4603      	mov	r3, r0
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d001      	beq.n	80051e6 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 80051e2:	2303      	movs	r3, #3
 80051e4:	e03a      	b.n	800525c <HAL_UART_Transmit+0x126>
      }
      if (pdata8bits == NULL)
 80051e6:	69fb      	ldr	r3, [r7, #28]
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d10b      	bne.n	8005204 <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80051ec:	69bb      	ldr	r3, [r7, #24]
 80051ee:	881a      	ldrh	r2, [r3, #0]
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80051f8:	b292      	uxth	r2, r2
 80051fa:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80051fc:	69bb      	ldr	r3, [r7, #24]
 80051fe:	3302      	adds	r3, #2
 8005200:	61bb      	str	r3, [r7, #24]
 8005202:	e008      	b.n	8005216 <HAL_UART_Transmit+0xe0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005204:	69fb      	ldr	r3, [r7, #28]
 8005206:	781a      	ldrb	r2, [r3, #0]
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	b292      	uxth	r2, r2
 800520e:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8005210:	69fb      	ldr	r3, [r7, #28]
 8005212:	3301      	adds	r3, #1
 8005214:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800521c:	b29b      	uxth	r3, r3
 800521e:	3b01      	subs	r3, #1
 8005220:	b29a      	uxth	r2, r3
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800522e:	b29b      	uxth	r3, r3
 8005230:	2b00      	cmp	r3, #0
 8005232:	d1cb      	bne.n	80051cc <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005234:	683b      	ldr	r3, [r7, #0]
 8005236:	9300      	str	r3, [sp, #0]
 8005238:	697b      	ldr	r3, [r7, #20]
 800523a:	2200      	movs	r2, #0
 800523c:	2140      	movs	r1, #64	; 0x40
 800523e:	68f8      	ldr	r0, [r7, #12]
 8005240:	f000 fccd 	bl	8005bde <UART_WaitOnFlagUntilTimeout>
 8005244:	4603      	mov	r3, r0
 8005246:	2b00      	cmp	r3, #0
 8005248:	d001      	beq.n	800524e <HAL_UART_Transmit+0x118>
    {
      return HAL_TIMEOUT;
 800524a:	2303      	movs	r3, #3
 800524c:	e006      	b.n	800525c <HAL_UART_Transmit+0x126>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	2220      	movs	r2, #32
 8005252:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 8005256:	2300      	movs	r3, #0
 8005258:	e000      	b.n	800525c <HAL_UART_Transmit+0x126>
  }
  else
  {
    return HAL_BUSY;
 800525a:	2302      	movs	r3, #2
  }
}
 800525c:	4618      	mov	r0, r3
 800525e:	3720      	adds	r7, #32
 8005260:	46bd      	mov	sp, r7
 8005262:	bd80      	pop	{r7, pc}

08005264 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005264:	b580      	push	{r7, lr}
 8005266:	b08a      	sub	sp, #40	; 0x28
 8005268:	af02      	add	r7, sp, #8
 800526a:	60f8      	str	r0, [r7, #12]
 800526c:	60b9      	str	r1, [r7, #8]
 800526e:	603b      	str	r3, [r7, #0]
 8005270:	4613      	mov	r3, r2
 8005272:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800527a:	2b20      	cmp	r3, #32
 800527c:	f040 80c1 	bne.w	8005402 <HAL_UART_Receive+0x19e>
  {
    if ((pData == NULL) || (Size == 0U))
 8005280:	68bb      	ldr	r3, [r7, #8]
 8005282:	2b00      	cmp	r3, #0
 8005284:	d002      	beq.n	800528c <HAL_UART_Receive+0x28>
 8005286:	88fb      	ldrh	r3, [r7, #6]
 8005288:	2b00      	cmp	r3, #0
 800528a:	d101      	bne.n	8005290 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 800528c:	2301      	movs	r3, #1
 800528e:	e0b9      	b.n	8005404 <HAL_UART_Receive+0x1a0>
    }

    __HAL_LOCK(huart);
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8005296:	2b01      	cmp	r3, #1
 8005298:	d101      	bne.n	800529e <HAL_UART_Receive+0x3a>
 800529a:	2302      	movs	r3, #2
 800529c:	e0b2      	b.n	8005404 <HAL_UART_Receive+0x1a0>
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	2201      	movs	r2, #1
 80052a2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	2200      	movs	r2, #0
 80052aa:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	2222      	movs	r2, #34	; 0x22
 80052b2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	2200      	movs	r2, #0
 80052ba:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80052bc:	f7fc f9c6 	bl	800164c <HAL_GetTick>
 80052c0:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	88fa      	ldrh	r2, [r7, #6]
 80052c6:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    huart->RxXferCount = Size;
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	88fa      	ldrh	r2, [r7, #6]
 80052ce:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	689b      	ldr	r3, [r3, #8]
 80052d6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80052da:	d10e      	bne.n	80052fa <HAL_UART_Receive+0x96>
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	691b      	ldr	r3, [r3, #16]
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d105      	bne.n	80052f0 <HAL_UART_Receive+0x8c>
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	f240 12ff 	movw	r2, #511	; 0x1ff
 80052ea:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80052ee:	e02d      	b.n	800534c <HAL_UART_Receive+0xe8>
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	22ff      	movs	r2, #255	; 0xff
 80052f4:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80052f8:	e028      	b.n	800534c <HAL_UART_Receive+0xe8>
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	689b      	ldr	r3, [r3, #8]
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d10d      	bne.n	800531e <HAL_UART_Receive+0xba>
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	691b      	ldr	r3, [r3, #16]
 8005306:	2b00      	cmp	r3, #0
 8005308:	d104      	bne.n	8005314 <HAL_UART_Receive+0xb0>
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	22ff      	movs	r2, #255	; 0xff
 800530e:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8005312:	e01b      	b.n	800534c <HAL_UART_Receive+0xe8>
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	227f      	movs	r2, #127	; 0x7f
 8005318:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800531c:	e016      	b.n	800534c <HAL_UART_Receive+0xe8>
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	689b      	ldr	r3, [r3, #8]
 8005322:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005326:	d10d      	bne.n	8005344 <HAL_UART_Receive+0xe0>
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	691b      	ldr	r3, [r3, #16]
 800532c:	2b00      	cmp	r3, #0
 800532e:	d104      	bne.n	800533a <HAL_UART_Receive+0xd6>
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	227f      	movs	r2, #127	; 0x7f
 8005334:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8005338:	e008      	b.n	800534c <HAL_UART_Receive+0xe8>
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	223f      	movs	r2, #63	; 0x3f
 800533e:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8005342:	e003      	b.n	800534c <HAL_UART_Receive+0xe8>
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	2200      	movs	r2, #0
 8005348:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
    uhMask = huart->Mask;
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8005352:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	689b      	ldr	r3, [r3, #8]
 8005358:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800535c:	d108      	bne.n	8005370 <HAL_UART_Receive+0x10c>
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	691b      	ldr	r3, [r3, #16]
 8005362:	2b00      	cmp	r3, #0
 8005364:	d104      	bne.n	8005370 <HAL_UART_Receive+0x10c>
    {
      pdata8bits  = NULL;
 8005366:	2300      	movs	r3, #0
 8005368:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800536a:	68bb      	ldr	r3, [r7, #8]
 800536c:	61bb      	str	r3, [r7, #24]
 800536e:	e003      	b.n	8005378 <HAL_UART_Receive+0x114>
    }
    else
    {
      pdata8bits  = pData;
 8005370:	68bb      	ldr	r3, [r7, #8]
 8005372:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005374:	2300      	movs	r3, #0
 8005376:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	2200      	movs	r2, #0
 800537c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8005380:	e033      	b.n	80053ea <HAL_UART_Receive+0x186>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8005382:	683b      	ldr	r3, [r7, #0]
 8005384:	9300      	str	r3, [sp, #0]
 8005386:	697b      	ldr	r3, [r7, #20]
 8005388:	2200      	movs	r2, #0
 800538a:	2120      	movs	r1, #32
 800538c:	68f8      	ldr	r0, [r7, #12]
 800538e:	f000 fc26 	bl	8005bde <UART_WaitOnFlagUntilTimeout>
 8005392:	4603      	mov	r3, r0
 8005394:	2b00      	cmp	r3, #0
 8005396:	d001      	beq.n	800539c <HAL_UART_Receive+0x138>
      {
        return HAL_TIMEOUT;
 8005398:	2303      	movs	r3, #3
 800539a:	e033      	b.n	8005404 <HAL_UART_Receive+0x1a0>
      }
      if (pdata8bits == NULL)
 800539c:	69fb      	ldr	r3, [r7, #28]
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d10c      	bne.n	80053bc <HAL_UART_Receive+0x158>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80053a8:	b29a      	uxth	r2, r3
 80053aa:	8a7b      	ldrh	r3, [r7, #18]
 80053ac:	4013      	ands	r3, r2
 80053ae:	b29a      	uxth	r2, r3
 80053b0:	69bb      	ldr	r3, [r7, #24]
 80053b2:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80053b4:	69bb      	ldr	r3, [r7, #24]
 80053b6:	3302      	adds	r3, #2
 80053b8:	61bb      	str	r3, [r7, #24]
 80053ba:	e00d      	b.n	80053d8 <HAL_UART_Receive+0x174>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80053c2:	b29b      	uxth	r3, r3
 80053c4:	b2da      	uxtb	r2, r3
 80053c6:	8a7b      	ldrh	r3, [r7, #18]
 80053c8:	b2db      	uxtb	r3, r3
 80053ca:	4013      	ands	r3, r2
 80053cc:	b2da      	uxtb	r2, r3
 80053ce:	69fb      	ldr	r3, [r7, #28]
 80053d0:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 80053d2:	69fb      	ldr	r3, [r7, #28]
 80053d4:	3301      	adds	r3, #1
 80053d6:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80053de:	b29b      	uxth	r3, r3
 80053e0:	3b01      	subs	r3, #1
 80053e2:	b29a      	uxth	r2, r3
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    while (huart->RxXferCount > 0U)
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80053f0:	b29b      	uxth	r3, r3
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d1c5      	bne.n	8005382 <HAL_UART_Receive+0x11e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	2220      	movs	r2, #32
 80053fa:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    return HAL_OK;
 80053fe:	2300      	movs	r3, #0
 8005400:	e000      	b.n	8005404 <HAL_UART_Receive+0x1a0>
  }
  else
  {
    return HAL_BUSY;
 8005402:	2302      	movs	r3, #2
  }
}
 8005404:	4618      	mov	r0, r3
 8005406:	3720      	adds	r7, #32
 8005408:	46bd      	mov	sp, r7
 800540a:	bd80      	pop	{r7, pc}

0800540c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800540c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005410:	b08c      	sub	sp, #48	; 0x30
 8005412:	af00      	add	r7, sp, #0
 8005414:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005416:	2300      	movs	r3, #0
 8005418:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800541c:	697b      	ldr	r3, [r7, #20]
 800541e:	689a      	ldr	r2, [r3, #8]
 8005420:	697b      	ldr	r3, [r7, #20]
 8005422:	691b      	ldr	r3, [r3, #16]
 8005424:	431a      	orrs	r2, r3
 8005426:	697b      	ldr	r3, [r7, #20]
 8005428:	695b      	ldr	r3, [r3, #20]
 800542a:	431a      	orrs	r2, r3
 800542c:	697b      	ldr	r3, [r7, #20]
 800542e:	69db      	ldr	r3, [r3, #28]
 8005430:	4313      	orrs	r3, r2
 8005432:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005434:	697b      	ldr	r3, [r7, #20]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	681a      	ldr	r2, [r3, #0]
 800543a:	4baa      	ldr	r3, [pc, #680]	; (80056e4 <UART_SetConfig+0x2d8>)
 800543c:	4013      	ands	r3, r2
 800543e:	697a      	ldr	r2, [r7, #20]
 8005440:	6812      	ldr	r2, [r2, #0]
 8005442:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005444:	430b      	orrs	r3, r1
 8005446:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005448:	697b      	ldr	r3, [r7, #20]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	685b      	ldr	r3, [r3, #4]
 800544e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005452:	697b      	ldr	r3, [r7, #20]
 8005454:	68da      	ldr	r2, [r3, #12]
 8005456:	697b      	ldr	r3, [r7, #20]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	430a      	orrs	r2, r1
 800545c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800545e:	697b      	ldr	r3, [r7, #20]
 8005460:	699b      	ldr	r3, [r3, #24]
 8005462:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005464:	697b      	ldr	r3, [r7, #20]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	4a9f      	ldr	r2, [pc, #636]	; (80056e8 <UART_SetConfig+0x2dc>)
 800546a:	4293      	cmp	r3, r2
 800546c:	d004      	beq.n	8005478 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800546e:	697b      	ldr	r3, [r7, #20]
 8005470:	6a1b      	ldr	r3, [r3, #32]
 8005472:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005474:	4313      	orrs	r3, r2
 8005476:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005478:	697b      	ldr	r3, [r7, #20]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	689b      	ldr	r3, [r3, #8]
 800547e:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8005482:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8005486:	697a      	ldr	r2, [r7, #20]
 8005488:	6812      	ldr	r2, [r2, #0]
 800548a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800548c:	430b      	orrs	r3, r1
 800548e:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005490:	697b      	ldr	r3, [r7, #20]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005496:	f023 010f 	bic.w	r1, r3, #15
 800549a:	697b      	ldr	r3, [r7, #20]
 800549c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800549e:	697b      	ldr	r3, [r7, #20]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	430a      	orrs	r2, r1
 80054a4:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80054a6:	697b      	ldr	r3, [r7, #20]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	4a90      	ldr	r2, [pc, #576]	; (80056ec <UART_SetConfig+0x2e0>)
 80054ac:	4293      	cmp	r3, r2
 80054ae:	d125      	bne.n	80054fc <UART_SetConfig+0xf0>
 80054b0:	4b8f      	ldr	r3, [pc, #572]	; (80056f0 <UART_SetConfig+0x2e4>)
 80054b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80054b6:	f003 0303 	and.w	r3, r3, #3
 80054ba:	2b03      	cmp	r3, #3
 80054bc:	d81a      	bhi.n	80054f4 <UART_SetConfig+0xe8>
 80054be:	a201      	add	r2, pc, #4	; (adr r2, 80054c4 <UART_SetConfig+0xb8>)
 80054c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80054c4:	080054d5 	.word	0x080054d5
 80054c8:	080054e5 	.word	0x080054e5
 80054cc:	080054dd 	.word	0x080054dd
 80054d0:	080054ed 	.word	0x080054ed
 80054d4:	2301      	movs	r3, #1
 80054d6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80054da:	e116      	b.n	800570a <UART_SetConfig+0x2fe>
 80054dc:	2302      	movs	r3, #2
 80054de:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80054e2:	e112      	b.n	800570a <UART_SetConfig+0x2fe>
 80054e4:	2304      	movs	r3, #4
 80054e6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80054ea:	e10e      	b.n	800570a <UART_SetConfig+0x2fe>
 80054ec:	2308      	movs	r3, #8
 80054ee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80054f2:	e10a      	b.n	800570a <UART_SetConfig+0x2fe>
 80054f4:	2310      	movs	r3, #16
 80054f6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80054fa:	e106      	b.n	800570a <UART_SetConfig+0x2fe>
 80054fc:	697b      	ldr	r3, [r7, #20]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	4a7c      	ldr	r2, [pc, #496]	; (80056f4 <UART_SetConfig+0x2e8>)
 8005502:	4293      	cmp	r3, r2
 8005504:	d138      	bne.n	8005578 <UART_SetConfig+0x16c>
 8005506:	4b7a      	ldr	r3, [pc, #488]	; (80056f0 <UART_SetConfig+0x2e4>)
 8005508:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800550c:	f003 030c 	and.w	r3, r3, #12
 8005510:	2b0c      	cmp	r3, #12
 8005512:	d82d      	bhi.n	8005570 <UART_SetConfig+0x164>
 8005514:	a201      	add	r2, pc, #4	; (adr r2, 800551c <UART_SetConfig+0x110>)
 8005516:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800551a:	bf00      	nop
 800551c:	08005551 	.word	0x08005551
 8005520:	08005571 	.word	0x08005571
 8005524:	08005571 	.word	0x08005571
 8005528:	08005571 	.word	0x08005571
 800552c:	08005561 	.word	0x08005561
 8005530:	08005571 	.word	0x08005571
 8005534:	08005571 	.word	0x08005571
 8005538:	08005571 	.word	0x08005571
 800553c:	08005559 	.word	0x08005559
 8005540:	08005571 	.word	0x08005571
 8005544:	08005571 	.word	0x08005571
 8005548:	08005571 	.word	0x08005571
 800554c:	08005569 	.word	0x08005569
 8005550:	2300      	movs	r3, #0
 8005552:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005556:	e0d8      	b.n	800570a <UART_SetConfig+0x2fe>
 8005558:	2302      	movs	r3, #2
 800555a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800555e:	e0d4      	b.n	800570a <UART_SetConfig+0x2fe>
 8005560:	2304      	movs	r3, #4
 8005562:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005566:	e0d0      	b.n	800570a <UART_SetConfig+0x2fe>
 8005568:	2308      	movs	r3, #8
 800556a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800556e:	e0cc      	b.n	800570a <UART_SetConfig+0x2fe>
 8005570:	2310      	movs	r3, #16
 8005572:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005576:	e0c8      	b.n	800570a <UART_SetConfig+0x2fe>
 8005578:	697b      	ldr	r3, [r7, #20]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	4a5e      	ldr	r2, [pc, #376]	; (80056f8 <UART_SetConfig+0x2ec>)
 800557e:	4293      	cmp	r3, r2
 8005580:	d125      	bne.n	80055ce <UART_SetConfig+0x1c2>
 8005582:	4b5b      	ldr	r3, [pc, #364]	; (80056f0 <UART_SetConfig+0x2e4>)
 8005584:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005588:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800558c:	2b30      	cmp	r3, #48	; 0x30
 800558e:	d016      	beq.n	80055be <UART_SetConfig+0x1b2>
 8005590:	2b30      	cmp	r3, #48	; 0x30
 8005592:	d818      	bhi.n	80055c6 <UART_SetConfig+0x1ba>
 8005594:	2b20      	cmp	r3, #32
 8005596:	d00a      	beq.n	80055ae <UART_SetConfig+0x1a2>
 8005598:	2b20      	cmp	r3, #32
 800559a:	d814      	bhi.n	80055c6 <UART_SetConfig+0x1ba>
 800559c:	2b00      	cmp	r3, #0
 800559e:	d002      	beq.n	80055a6 <UART_SetConfig+0x19a>
 80055a0:	2b10      	cmp	r3, #16
 80055a2:	d008      	beq.n	80055b6 <UART_SetConfig+0x1aa>
 80055a4:	e00f      	b.n	80055c6 <UART_SetConfig+0x1ba>
 80055a6:	2300      	movs	r3, #0
 80055a8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80055ac:	e0ad      	b.n	800570a <UART_SetConfig+0x2fe>
 80055ae:	2302      	movs	r3, #2
 80055b0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80055b4:	e0a9      	b.n	800570a <UART_SetConfig+0x2fe>
 80055b6:	2304      	movs	r3, #4
 80055b8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80055bc:	e0a5      	b.n	800570a <UART_SetConfig+0x2fe>
 80055be:	2308      	movs	r3, #8
 80055c0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80055c4:	e0a1      	b.n	800570a <UART_SetConfig+0x2fe>
 80055c6:	2310      	movs	r3, #16
 80055c8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80055cc:	e09d      	b.n	800570a <UART_SetConfig+0x2fe>
 80055ce:	697b      	ldr	r3, [r7, #20]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	4a4a      	ldr	r2, [pc, #296]	; (80056fc <UART_SetConfig+0x2f0>)
 80055d4:	4293      	cmp	r3, r2
 80055d6:	d125      	bne.n	8005624 <UART_SetConfig+0x218>
 80055d8:	4b45      	ldr	r3, [pc, #276]	; (80056f0 <UART_SetConfig+0x2e4>)
 80055da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80055de:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80055e2:	2bc0      	cmp	r3, #192	; 0xc0
 80055e4:	d016      	beq.n	8005614 <UART_SetConfig+0x208>
 80055e6:	2bc0      	cmp	r3, #192	; 0xc0
 80055e8:	d818      	bhi.n	800561c <UART_SetConfig+0x210>
 80055ea:	2b80      	cmp	r3, #128	; 0x80
 80055ec:	d00a      	beq.n	8005604 <UART_SetConfig+0x1f8>
 80055ee:	2b80      	cmp	r3, #128	; 0x80
 80055f0:	d814      	bhi.n	800561c <UART_SetConfig+0x210>
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	d002      	beq.n	80055fc <UART_SetConfig+0x1f0>
 80055f6:	2b40      	cmp	r3, #64	; 0x40
 80055f8:	d008      	beq.n	800560c <UART_SetConfig+0x200>
 80055fa:	e00f      	b.n	800561c <UART_SetConfig+0x210>
 80055fc:	2300      	movs	r3, #0
 80055fe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005602:	e082      	b.n	800570a <UART_SetConfig+0x2fe>
 8005604:	2302      	movs	r3, #2
 8005606:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800560a:	e07e      	b.n	800570a <UART_SetConfig+0x2fe>
 800560c:	2304      	movs	r3, #4
 800560e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005612:	e07a      	b.n	800570a <UART_SetConfig+0x2fe>
 8005614:	2308      	movs	r3, #8
 8005616:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800561a:	e076      	b.n	800570a <UART_SetConfig+0x2fe>
 800561c:	2310      	movs	r3, #16
 800561e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005622:	e072      	b.n	800570a <UART_SetConfig+0x2fe>
 8005624:	697b      	ldr	r3, [r7, #20]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	4a35      	ldr	r2, [pc, #212]	; (8005700 <UART_SetConfig+0x2f4>)
 800562a:	4293      	cmp	r3, r2
 800562c:	d12a      	bne.n	8005684 <UART_SetConfig+0x278>
 800562e:	4b30      	ldr	r3, [pc, #192]	; (80056f0 <UART_SetConfig+0x2e4>)
 8005630:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005634:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005638:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800563c:	d01a      	beq.n	8005674 <UART_SetConfig+0x268>
 800563e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005642:	d81b      	bhi.n	800567c <UART_SetConfig+0x270>
 8005644:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005648:	d00c      	beq.n	8005664 <UART_SetConfig+0x258>
 800564a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800564e:	d815      	bhi.n	800567c <UART_SetConfig+0x270>
 8005650:	2b00      	cmp	r3, #0
 8005652:	d003      	beq.n	800565c <UART_SetConfig+0x250>
 8005654:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005658:	d008      	beq.n	800566c <UART_SetConfig+0x260>
 800565a:	e00f      	b.n	800567c <UART_SetConfig+0x270>
 800565c:	2300      	movs	r3, #0
 800565e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005662:	e052      	b.n	800570a <UART_SetConfig+0x2fe>
 8005664:	2302      	movs	r3, #2
 8005666:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800566a:	e04e      	b.n	800570a <UART_SetConfig+0x2fe>
 800566c:	2304      	movs	r3, #4
 800566e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005672:	e04a      	b.n	800570a <UART_SetConfig+0x2fe>
 8005674:	2308      	movs	r3, #8
 8005676:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800567a:	e046      	b.n	800570a <UART_SetConfig+0x2fe>
 800567c:	2310      	movs	r3, #16
 800567e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005682:	e042      	b.n	800570a <UART_SetConfig+0x2fe>
 8005684:	697b      	ldr	r3, [r7, #20]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	4a17      	ldr	r2, [pc, #92]	; (80056e8 <UART_SetConfig+0x2dc>)
 800568a:	4293      	cmp	r3, r2
 800568c:	d13a      	bne.n	8005704 <UART_SetConfig+0x2f8>
 800568e:	4b18      	ldr	r3, [pc, #96]	; (80056f0 <UART_SetConfig+0x2e4>)
 8005690:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005694:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8005698:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800569c:	d01a      	beq.n	80056d4 <UART_SetConfig+0x2c8>
 800569e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80056a2:	d81b      	bhi.n	80056dc <UART_SetConfig+0x2d0>
 80056a4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80056a8:	d00c      	beq.n	80056c4 <UART_SetConfig+0x2b8>
 80056aa:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80056ae:	d815      	bhi.n	80056dc <UART_SetConfig+0x2d0>
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d003      	beq.n	80056bc <UART_SetConfig+0x2b0>
 80056b4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80056b8:	d008      	beq.n	80056cc <UART_SetConfig+0x2c0>
 80056ba:	e00f      	b.n	80056dc <UART_SetConfig+0x2d0>
 80056bc:	2300      	movs	r3, #0
 80056be:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80056c2:	e022      	b.n	800570a <UART_SetConfig+0x2fe>
 80056c4:	2302      	movs	r3, #2
 80056c6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80056ca:	e01e      	b.n	800570a <UART_SetConfig+0x2fe>
 80056cc:	2304      	movs	r3, #4
 80056ce:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80056d2:	e01a      	b.n	800570a <UART_SetConfig+0x2fe>
 80056d4:	2308      	movs	r3, #8
 80056d6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80056da:	e016      	b.n	800570a <UART_SetConfig+0x2fe>
 80056dc:	2310      	movs	r3, #16
 80056de:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80056e2:	e012      	b.n	800570a <UART_SetConfig+0x2fe>
 80056e4:	cfff69f3 	.word	0xcfff69f3
 80056e8:	40008000 	.word	0x40008000
 80056ec:	40013800 	.word	0x40013800
 80056f0:	40021000 	.word	0x40021000
 80056f4:	40004400 	.word	0x40004400
 80056f8:	40004800 	.word	0x40004800
 80056fc:	40004c00 	.word	0x40004c00
 8005700:	40005000 	.word	0x40005000
 8005704:	2310      	movs	r3, #16
 8005706:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800570a:	697b      	ldr	r3, [r7, #20]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	4aae      	ldr	r2, [pc, #696]	; (80059c8 <UART_SetConfig+0x5bc>)
 8005710:	4293      	cmp	r3, r2
 8005712:	f040 8097 	bne.w	8005844 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005716:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800571a:	2b08      	cmp	r3, #8
 800571c:	d823      	bhi.n	8005766 <UART_SetConfig+0x35a>
 800571e:	a201      	add	r2, pc, #4	; (adr r2, 8005724 <UART_SetConfig+0x318>)
 8005720:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005724:	08005749 	.word	0x08005749
 8005728:	08005767 	.word	0x08005767
 800572c:	08005751 	.word	0x08005751
 8005730:	08005767 	.word	0x08005767
 8005734:	08005757 	.word	0x08005757
 8005738:	08005767 	.word	0x08005767
 800573c:	08005767 	.word	0x08005767
 8005740:	08005767 	.word	0x08005767
 8005744:	0800575f 	.word	0x0800575f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005748:	f7fd fb0e 	bl	8002d68 <HAL_RCC_GetPCLK1Freq>
 800574c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800574e:	e010      	b.n	8005772 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005750:	4b9e      	ldr	r3, [pc, #632]	; (80059cc <UART_SetConfig+0x5c0>)
 8005752:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005754:	e00d      	b.n	8005772 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005756:	f7fd fa71 	bl	8002c3c <HAL_RCC_GetSysClockFreq>
 800575a:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800575c:	e009      	b.n	8005772 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800575e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005762:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005764:	e005      	b.n	8005772 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8005766:	2300      	movs	r3, #0
 8005768:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800576a:	2301      	movs	r3, #1
 800576c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8005770:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005772:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005774:	2b00      	cmp	r3, #0
 8005776:	f000 8130 	beq.w	80059da <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800577a:	697b      	ldr	r3, [r7, #20]
 800577c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800577e:	4a94      	ldr	r2, [pc, #592]	; (80059d0 <UART_SetConfig+0x5c4>)
 8005780:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005784:	461a      	mov	r2, r3
 8005786:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005788:	fbb3 f3f2 	udiv	r3, r3, r2
 800578c:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800578e:	697b      	ldr	r3, [r7, #20]
 8005790:	685a      	ldr	r2, [r3, #4]
 8005792:	4613      	mov	r3, r2
 8005794:	005b      	lsls	r3, r3, #1
 8005796:	4413      	add	r3, r2
 8005798:	69ba      	ldr	r2, [r7, #24]
 800579a:	429a      	cmp	r2, r3
 800579c:	d305      	bcc.n	80057aa <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800579e:	697b      	ldr	r3, [r7, #20]
 80057a0:	685b      	ldr	r3, [r3, #4]
 80057a2:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80057a4:	69ba      	ldr	r2, [r7, #24]
 80057a6:	429a      	cmp	r2, r3
 80057a8:	d903      	bls.n	80057b2 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 80057aa:	2301      	movs	r3, #1
 80057ac:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 80057b0:	e113      	b.n	80059da <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80057b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057b4:	2200      	movs	r2, #0
 80057b6:	60bb      	str	r3, [r7, #8]
 80057b8:	60fa      	str	r2, [r7, #12]
 80057ba:	697b      	ldr	r3, [r7, #20]
 80057bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057be:	4a84      	ldr	r2, [pc, #528]	; (80059d0 <UART_SetConfig+0x5c4>)
 80057c0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80057c4:	b29b      	uxth	r3, r3
 80057c6:	2200      	movs	r2, #0
 80057c8:	603b      	str	r3, [r7, #0]
 80057ca:	607a      	str	r2, [r7, #4]
 80057cc:	e9d7 2300 	ldrd	r2, r3, [r7]
 80057d0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80057d4:	f7fa fd64 	bl	80002a0 <__aeabi_uldivmod>
 80057d8:	4602      	mov	r2, r0
 80057da:	460b      	mov	r3, r1
 80057dc:	4610      	mov	r0, r2
 80057de:	4619      	mov	r1, r3
 80057e0:	f04f 0200 	mov.w	r2, #0
 80057e4:	f04f 0300 	mov.w	r3, #0
 80057e8:	020b      	lsls	r3, r1, #8
 80057ea:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80057ee:	0202      	lsls	r2, r0, #8
 80057f0:	6979      	ldr	r1, [r7, #20]
 80057f2:	6849      	ldr	r1, [r1, #4]
 80057f4:	0849      	lsrs	r1, r1, #1
 80057f6:	2000      	movs	r0, #0
 80057f8:	460c      	mov	r4, r1
 80057fa:	4605      	mov	r5, r0
 80057fc:	eb12 0804 	adds.w	r8, r2, r4
 8005800:	eb43 0905 	adc.w	r9, r3, r5
 8005804:	697b      	ldr	r3, [r7, #20]
 8005806:	685b      	ldr	r3, [r3, #4]
 8005808:	2200      	movs	r2, #0
 800580a:	469a      	mov	sl, r3
 800580c:	4693      	mov	fp, r2
 800580e:	4652      	mov	r2, sl
 8005810:	465b      	mov	r3, fp
 8005812:	4640      	mov	r0, r8
 8005814:	4649      	mov	r1, r9
 8005816:	f7fa fd43 	bl	80002a0 <__aeabi_uldivmod>
 800581a:	4602      	mov	r2, r0
 800581c:	460b      	mov	r3, r1
 800581e:	4613      	mov	r3, r2
 8005820:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005822:	6a3b      	ldr	r3, [r7, #32]
 8005824:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005828:	d308      	bcc.n	800583c <UART_SetConfig+0x430>
 800582a:	6a3b      	ldr	r3, [r7, #32]
 800582c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005830:	d204      	bcs.n	800583c <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8005832:	697b      	ldr	r3, [r7, #20]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	6a3a      	ldr	r2, [r7, #32]
 8005838:	60da      	str	r2, [r3, #12]
 800583a:	e0ce      	b.n	80059da <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 800583c:	2301      	movs	r3, #1
 800583e:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8005842:	e0ca      	b.n	80059da <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005844:	697b      	ldr	r3, [r7, #20]
 8005846:	69db      	ldr	r3, [r3, #28]
 8005848:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800584c:	d166      	bne.n	800591c <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800584e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8005852:	2b08      	cmp	r3, #8
 8005854:	d827      	bhi.n	80058a6 <UART_SetConfig+0x49a>
 8005856:	a201      	add	r2, pc, #4	; (adr r2, 800585c <UART_SetConfig+0x450>)
 8005858:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800585c:	08005881 	.word	0x08005881
 8005860:	08005889 	.word	0x08005889
 8005864:	08005891 	.word	0x08005891
 8005868:	080058a7 	.word	0x080058a7
 800586c:	08005897 	.word	0x08005897
 8005870:	080058a7 	.word	0x080058a7
 8005874:	080058a7 	.word	0x080058a7
 8005878:	080058a7 	.word	0x080058a7
 800587c:	0800589f 	.word	0x0800589f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005880:	f7fd fa72 	bl	8002d68 <HAL_RCC_GetPCLK1Freq>
 8005884:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005886:	e014      	b.n	80058b2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005888:	f7fd fa84 	bl	8002d94 <HAL_RCC_GetPCLK2Freq>
 800588c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800588e:	e010      	b.n	80058b2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005890:	4b4e      	ldr	r3, [pc, #312]	; (80059cc <UART_SetConfig+0x5c0>)
 8005892:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005894:	e00d      	b.n	80058b2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005896:	f7fd f9d1 	bl	8002c3c <HAL_RCC_GetSysClockFreq>
 800589a:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800589c:	e009      	b.n	80058b2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800589e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80058a2:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80058a4:	e005      	b.n	80058b2 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 80058a6:	2300      	movs	r3, #0
 80058a8:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80058aa:	2301      	movs	r3, #1
 80058ac:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80058b0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80058b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	f000 8090 	beq.w	80059da <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80058ba:	697b      	ldr	r3, [r7, #20]
 80058bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058be:	4a44      	ldr	r2, [pc, #272]	; (80059d0 <UART_SetConfig+0x5c4>)
 80058c0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80058c4:	461a      	mov	r2, r3
 80058c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058c8:	fbb3 f3f2 	udiv	r3, r3, r2
 80058cc:	005a      	lsls	r2, r3, #1
 80058ce:	697b      	ldr	r3, [r7, #20]
 80058d0:	685b      	ldr	r3, [r3, #4]
 80058d2:	085b      	lsrs	r3, r3, #1
 80058d4:	441a      	add	r2, r3
 80058d6:	697b      	ldr	r3, [r7, #20]
 80058d8:	685b      	ldr	r3, [r3, #4]
 80058da:	fbb2 f3f3 	udiv	r3, r2, r3
 80058de:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80058e0:	6a3b      	ldr	r3, [r7, #32]
 80058e2:	2b0f      	cmp	r3, #15
 80058e4:	d916      	bls.n	8005914 <UART_SetConfig+0x508>
 80058e6:	6a3b      	ldr	r3, [r7, #32]
 80058e8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80058ec:	d212      	bcs.n	8005914 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80058ee:	6a3b      	ldr	r3, [r7, #32]
 80058f0:	b29b      	uxth	r3, r3
 80058f2:	f023 030f 	bic.w	r3, r3, #15
 80058f6:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80058f8:	6a3b      	ldr	r3, [r7, #32]
 80058fa:	085b      	lsrs	r3, r3, #1
 80058fc:	b29b      	uxth	r3, r3
 80058fe:	f003 0307 	and.w	r3, r3, #7
 8005902:	b29a      	uxth	r2, r3
 8005904:	8bfb      	ldrh	r3, [r7, #30]
 8005906:	4313      	orrs	r3, r2
 8005908:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800590a:	697b      	ldr	r3, [r7, #20]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	8bfa      	ldrh	r2, [r7, #30]
 8005910:	60da      	str	r2, [r3, #12]
 8005912:	e062      	b.n	80059da <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8005914:	2301      	movs	r3, #1
 8005916:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800591a:	e05e      	b.n	80059da <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 800591c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8005920:	2b08      	cmp	r3, #8
 8005922:	d828      	bhi.n	8005976 <UART_SetConfig+0x56a>
 8005924:	a201      	add	r2, pc, #4	; (adr r2, 800592c <UART_SetConfig+0x520>)
 8005926:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800592a:	bf00      	nop
 800592c:	08005951 	.word	0x08005951
 8005930:	08005959 	.word	0x08005959
 8005934:	08005961 	.word	0x08005961
 8005938:	08005977 	.word	0x08005977
 800593c:	08005967 	.word	0x08005967
 8005940:	08005977 	.word	0x08005977
 8005944:	08005977 	.word	0x08005977
 8005948:	08005977 	.word	0x08005977
 800594c:	0800596f 	.word	0x0800596f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005950:	f7fd fa0a 	bl	8002d68 <HAL_RCC_GetPCLK1Freq>
 8005954:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005956:	e014      	b.n	8005982 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005958:	f7fd fa1c 	bl	8002d94 <HAL_RCC_GetPCLK2Freq>
 800595c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800595e:	e010      	b.n	8005982 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005960:	4b1a      	ldr	r3, [pc, #104]	; (80059cc <UART_SetConfig+0x5c0>)
 8005962:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005964:	e00d      	b.n	8005982 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005966:	f7fd f969 	bl	8002c3c <HAL_RCC_GetSysClockFreq>
 800596a:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800596c:	e009      	b.n	8005982 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800596e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005972:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005974:	e005      	b.n	8005982 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8005976:	2300      	movs	r3, #0
 8005978:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800597a:	2301      	movs	r3, #1
 800597c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8005980:	bf00      	nop
    }

    if (pclk != 0U)
 8005982:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005984:	2b00      	cmp	r3, #0
 8005986:	d028      	beq.n	80059da <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005988:	697b      	ldr	r3, [r7, #20]
 800598a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800598c:	4a10      	ldr	r2, [pc, #64]	; (80059d0 <UART_SetConfig+0x5c4>)
 800598e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005992:	461a      	mov	r2, r3
 8005994:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005996:	fbb3 f2f2 	udiv	r2, r3, r2
 800599a:	697b      	ldr	r3, [r7, #20]
 800599c:	685b      	ldr	r3, [r3, #4]
 800599e:	085b      	lsrs	r3, r3, #1
 80059a0:	441a      	add	r2, r3
 80059a2:	697b      	ldr	r3, [r7, #20]
 80059a4:	685b      	ldr	r3, [r3, #4]
 80059a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80059aa:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80059ac:	6a3b      	ldr	r3, [r7, #32]
 80059ae:	2b0f      	cmp	r3, #15
 80059b0:	d910      	bls.n	80059d4 <UART_SetConfig+0x5c8>
 80059b2:	6a3b      	ldr	r3, [r7, #32]
 80059b4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80059b8:	d20c      	bcs.n	80059d4 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80059ba:	6a3b      	ldr	r3, [r7, #32]
 80059bc:	b29a      	uxth	r2, r3
 80059be:	697b      	ldr	r3, [r7, #20]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	60da      	str	r2, [r3, #12]
 80059c4:	e009      	b.n	80059da <UART_SetConfig+0x5ce>
 80059c6:	bf00      	nop
 80059c8:	40008000 	.word	0x40008000
 80059cc:	00f42400 	.word	0x00f42400
 80059d0:	0800b628 	.word	0x0800b628
      }
      else
      {
        ret = HAL_ERROR;
 80059d4:	2301      	movs	r3, #1
 80059d6:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80059da:	697b      	ldr	r3, [r7, #20]
 80059dc:	2201      	movs	r2, #1
 80059de:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 80059e2:	697b      	ldr	r3, [r7, #20]
 80059e4:	2201      	movs	r2, #1
 80059e6:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80059ea:	697b      	ldr	r3, [r7, #20]
 80059ec:	2200      	movs	r2, #0
 80059ee:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 80059f0:	697b      	ldr	r3, [r7, #20]
 80059f2:	2200      	movs	r2, #0
 80059f4:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 80059f6:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 80059fa:	4618      	mov	r0, r3
 80059fc:	3730      	adds	r7, #48	; 0x30
 80059fe:	46bd      	mov	sp, r7
 8005a00:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08005a04 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005a04:	b480      	push	{r7}
 8005a06:	b083      	sub	sp, #12
 8005a08:	af00      	add	r7, sp, #0
 8005a0a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a10:	f003 0301 	and.w	r3, r3, #1
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d00a      	beq.n	8005a2e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	685b      	ldr	r3, [r3, #4]
 8005a1e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	430a      	orrs	r2, r1
 8005a2c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a32:	f003 0302 	and.w	r3, r3, #2
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d00a      	beq.n	8005a50 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	685b      	ldr	r3, [r3, #4]
 8005a40:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	430a      	orrs	r2, r1
 8005a4e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a54:	f003 0304 	and.w	r3, r3, #4
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d00a      	beq.n	8005a72 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	685b      	ldr	r3, [r3, #4]
 8005a62:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	430a      	orrs	r2, r1
 8005a70:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a76:	f003 0308 	and.w	r3, r3, #8
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d00a      	beq.n	8005a94 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	685b      	ldr	r3, [r3, #4]
 8005a84:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	430a      	orrs	r2, r1
 8005a92:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a98:	f003 0310 	and.w	r3, r3, #16
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d00a      	beq.n	8005ab6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	689b      	ldr	r3, [r3, #8]
 8005aa6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	430a      	orrs	r2, r1
 8005ab4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005aba:	f003 0320 	and.w	r3, r3, #32
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d00a      	beq.n	8005ad8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	689b      	ldr	r3, [r3, #8]
 8005ac8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	430a      	orrs	r2, r1
 8005ad6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005adc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	d01a      	beq.n	8005b1a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	685b      	ldr	r3, [r3, #4]
 8005aea:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	430a      	orrs	r2, r1
 8005af8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005afe:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005b02:	d10a      	bne.n	8005b1a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	685b      	ldr	r3, [r3, #4]
 8005b0a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	430a      	orrs	r2, r1
 8005b18:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b1e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	d00a      	beq.n	8005b3c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	685b      	ldr	r3, [r3, #4]
 8005b2c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	430a      	orrs	r2, r1
 8005b3a:	605a      	str	r2, [r3, #4]
  }
}
 8005b3c:	bf00      	nop
 8005b3e:	370c      	adds	r7, #12
 8005b40:	46bd      	mov	sp, r7
 8005b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b46:	4770      	bx	lr

08005b48 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005b48:	b580      	push	{r7, lr}
 8005b4a:	b086      	sub	sp, #24
 8005b4c:	af02      	add	r7, sp, #8
 8005b4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	2200      	movs	r2, #0
 8005b54:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005b58:	f7fb fd78 	bl	800164c <HAL_GetTick>
 8005b5c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	f003 0308 	and.w	r3, r3, #8
 8005b68:	2b08      	cmp	r3, #8
 8005b6a:	d10e      	bne.n	8005b8a <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005b6c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005b70:	9300      	str	r3, [sp, #0]
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	2200      	movs	r2, #0
 8005b76:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8005b7a:	6878      	ldr	r0, [r7, #4]
 8005b7c:	f000 f82f 	bl	8005bde <UART_WaitOnFlagUntilTimeout>
 8005b80:	4603      	mov	r3, r0
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d001      	beq.n	8005b8a <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005b86:	2303      	movs	r3, #3
 8005b88:	e025      	b.n	8005bd6 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	f003 0304 	and.w	r3, r3, #4
 8005b94:	2b04      	cmp	r3, #4
 8005b96:	d10e      	bne.n	8005bb6 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005b98:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005b9c:	9300      	str	r3, [sp, #0]
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	2200      	movs	r2, #0
 8005ba2:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8005ba6:	6878      	ldr	r0, [r7, #4]
 8005ba8:	f000 f819 	bl	8005bde <UART_WaitOnFlagUntilTimeout>
 8005bac:	4603      	mov	r3, r0
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d001      	beq.n	8005bb6 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005bb2:	2303      	movs	r3, #3
 8005bb4:	e00f      	b.n	8005bd6 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	2220      	movs	r2, #32
 8005bba:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	2220      	movs	r2, #32
 8005bc2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	2200      	movs	r2, #0
 8005bca:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	2200      	movs	r2, #0
 8005bd0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8005bd4:	2300      	movs	r3, #0
}
 8005bd6:	4618      	mov	r0, r3
 8005bd8:	3710      	adds	r7, #16
 8005bda:	46bd      	mov	sp, r7
 8005bdc:	bd80      	pop	{r7, pc}

08005bde <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005bde:	b580      	push	{r7, lr}
 8005be0:	b09c      	sub	sp, #112	; 0x70
 8005be2:	af00      	add	r7, sp, #0
 8005be4:	60f8      	str	r0, [r7, #12]
 8005be6:	60b9      	str	r1, [r7, #8]
 8005be8:	603b      	str	r3, [r7, #0]
 8005bea:	4613      	mov	r3, r2
 8005bec:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005bee:	e0a9      	b.n	8005d44 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005bf0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005bf2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005bf6:	f000 80a5 	beq.w	8005d44 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005bfa:	f7fb fd27 	bl	800164c <HAL_GetTick>
 8005bfe:	4602      	mov	r2, r0
 8005c00:	683b      	ldr	r3, [r7, #0]
 8005c02:	1ad3      	subs	r3, r2, r3
 8005c04:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8005c06:	429a      	cmp	r2, r3
 8005c08:	d302      	bcc.n	8005c10 <UART_WaitOnFlagUntilTimeout+0x32>
 8005c0a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d140      	bne.n	8005c92 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c16:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005c18:	e853 3f00 	ldrex	r3, [r3]
 8005c1c:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8005c1e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005c20:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005c24:	667b      	str	r3, [r7, #100]	; 0x64
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	461a      	mov	r2, r3
 8005c2c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005c2e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005c30:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c32:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8005c34:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8005c36:	e841 2300 	strex	r3, r2, [r1]
 8005c3a:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8005c3c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d1e6      	bne.n	8005c10 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	3308      	adds	r3, #8
 8005c48:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c4a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005c4c:	e853 3f00 	ldrex	r3, [r3]
 8005c50:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005c52:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c54:	f023 0301 	bic.w	r3, r3, #1
 8005c58:	663b      	str	r3, [r7, #96]	; 0x60
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	3308      	adds	r3, #8
 8005c60:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8005c62:	64ba      	str	r2, [r7, #72]	; 0x48
 8005c64:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c66:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8005c68:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005c6a:	e841 2300 	strex	r3, r2, [r1]
 8005c6e:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8005c70:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d1e5      	bne.n	8005c42 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	2220      	movs	r2, #32
 8005c7a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	2220      	movs	r2, #32
 8005c82:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	2200      	movs	r2, #0
 8005c8a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 8005c8e:	2303      	movs	r3, #3
 8005c90:	e069      	b.n	8005d66 <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	f003 0304 	and.w	r3, r3, #4
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	d051      	beq.n	8005d44 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	69db      	ldr	r3, [r3, #28]
 8005ca6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005caa:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005cae:	d149      	bne.n	8005d44 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005cb8:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cc0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005cc2:	e853 3f00 	ldrex	r3, [r3]
 8005cc6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005cc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cca:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005cce:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	461a      	mov	r2, r3
 8005cd6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005cd8:	637b      	str	r3, [r7, #52]	; 0x34
 8005cda:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cdc:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005cde:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005ce0:	e841 2300 	strex	r3, r2, [r1]
 8005ce4:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8005ce6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	d1e6      	bne.n	8005cba <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	3308      	adds	r3, #8
 8005cf2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cf4:	697b      	ldr	r3, [r7, #20]
 8005cf6:	e853 3f00 	ldrex	r3, [r3]
 8005cfa:	613b      	str	r3, [r7, #16]
   return(result);
 8005cfc:	693b      	ldr	r3, [r7, #16]
 8005cfe:	f023 0301 	bic.w	r3, r3, #1
 8005d02:	66bb      	str	r3, [r7, #104]	; 0x68
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	3308      	adds	r3, #8
 8005d0a:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8005d0c:	623a      	str	r2, [r7, #32]
 8005d0e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d10:	69f9      	ldr	r1, [r7, #28]
 8005d12:	6a3a      	ldr	r2, [r7, #32]
 8005d14:	e841 2300 	strex	r3, r2, [r1]
 8005d18:	61bb      	str	r3, [r7, #24]
   return(result);
 8005d1a:	69bb      	ldr	r3, [r7, #24]
 8005d1c:	2b00      	cmp	r3, #0
 8005d1e:	d1e5      	bne.n	8005cec <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	2220      	movs	r2, #32
 8005d24:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	2220      	movs	r2, #32
 8005d2c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	2220      	movs	r2, #32
 8005d34:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	2200      	movs	r2, #0
 8005d3c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 8005d40:	2303      	movs	r3, #3
 8005d42:	e010      	b.n	8005d66 <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	69da      	ldr	r2, [r3, #28]
 8005d4a:	68bb      	ldr	r3, [r7, #8]
 8005d4c:	4013      	ands	r3, r2
 8005d4e:	68ba      	ldr	r2, [r7, #8]
 8005d50:	429a      	cmp	r2, r3
 8005d52:	bf0c      	ite	eq
 8005d54:	2301      	moveq	r3, #1
 8005d56:	2300      	movne	r3, #0
 8005d58:	b2db      	uxtb	r3, r3
 8005d5a:	461a      	mov	r2, r3
 8005d5c:	79fb      	ldrb	r3, [r7, #7]
 8005d5e:	429a      	cmp	r2, r3
 8005d60:	f43f af46 	beq.w	8005bf0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005d64:	2300      	movs	r3, #0
}
 8005d66:	4618      	mov	r0, r3
 8005d68:	3770      	adds	r7, #112	; 0x70
 8005d6a:	46bd      	mov	sp, r7
 8005d6c:	bd80      	pop	{r7, pc}

08005d6e <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8005d6e:	b480      	push	{r7}
 8005d70:	b085      	sub	sp, #20
 8005d72:	af00      	add	r7, sp, #0
 8005d74:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8005d7c:	2b01      	cmp	r3, #1
 8005d7e:	d101      	bne.n	8005d84 <HAL_UARTEx_DisableFifoMode+0x16>
 8005d80:	2302      	movs	r3, #2
 8005d82:	e027      	b.n	8005dd4 <HAL_UARTEx_DisableFifoMode+0x66>
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	2201      	movs	r2, #1
 8005d88:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	2224      	movs	r2, #36	; 0x24
 8005d90:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	681a      	ldr	r2, [r3, #0]
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	f022 0201 	bic.w	r2, r2, #1
 8005daa:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8005db2:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	2200      	movs	r2, #0
 8005db8:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	68fa      	ldr	r2, [r7, #12]
 8005dc0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	2220      	movs	r2, #32
 8005dc6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	2200      	movs	r2, #0
 8005dce:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8005dd2:	2300      	movs	r3, #0
}
 8005dd4:	4618      	mov	r0, r3
 8005dd6:	3714      	adds	r7, #20
 8005dd8:	46bd      	mov	sp, r7
 8005dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dde:	4770      	bx	lr

08005de0 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005de0:	b580      	push	{r7, lr}
 8005de2:	b084      	sub	sp, #16
 8005de4:	af00      	add	r7, sp, #0
 8005de6:	6078      	str	r0, [r7, #4]
 8005de8:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8005df0:	2b01      	cmp	r3, #1
 8005df2:	d101      	bne.n	8005df8 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8005df4:	2302      	movs	r3, #2
 8005df6:	e02d      	b.n	8005e54 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	2201      	movs	r2, #1
 8005dfc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	2224      	movs	r2, #36	; 0x24
 8005e04:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	681a      	ldr	r2, [r3, #0]
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	f022 0201 	bic.w	r2, r2, #1
 8005e1e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	689b      	ldr	r3, [r3, #8]
 8005e26:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	683a      	ldr	r2, [r7, #0]
 8005e30:	430a      	orrs	r2, r1
 8005e32:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005e34:	6878      	ldr	r0, [r7, #4]
 8005e36:	f000 f84f 	bl	8005ed8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	68fa      	ldr	r2, [r7, #12]
 8005e40:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	2220      	movs	r2, #32
 8005e46:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	2200      	movs	r2, #0
 8005e4e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8005e52:	2300      	movs	r3, #0
}
 8005e54:	4618      	mov	r0, r3
 8005e56:	3710      	adds	r7, #16
 8005e58:	46bd      	mov	sp, r7
 8005e5a:	bd80      	pop	{r7, pc}

08005e5c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005e5c:	b580      	push	{r7, lr}
 8005e5e:	b084      	sub	sp, #16
 8005e60:	af00      	add	r7, sp, #0
 8005e62:	6078      	str	r0, [r7, #4]
 8005e64:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8005e6c:	2b01      	cmp	r3, #1
 8005e6e:	d101      	bne.n	8005e74 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8005e70:	2302      	movs	r3, #2
 8005e72:	e02d      	b.n	8005ed0 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	2201      	movs	r2, #1
 8005e78:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	2224      	movs	r2, #36	; 0x24
 8005e80:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	681a      	ldr	r2, [r3, #0]
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	f022 0201 	bic.w	r2, r2, #1
 8005e9a:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	689b      	ldr	r3, [r3, #8]
 8005ea2:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	683a      	ldr	r2, [r7, #0]
 8005eac:	430a      	orrs	r2, r1
 8005eae:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005eb0:	6878      	ldr	r0, [r7, #4]
 8005eb2:	f000 f811 	bl	8005ed8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	68fa      	ldr	r2, [r7, #12]
 8005ebc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	2220      	movs	r2, #32
 8005ec2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	2200      	movs	r2, #0
 8005eca:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8005ece:	2300      	movs	r3, #0
}
 8005ed0:	4618      	mov	r0, r3
 8005ed2:	3710      	adds	r7, #16
 8005ed4:	46bd      	mov	sp, r7
 8005ed6:	bd80      	pop	{r7, pc}

08005ed8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8005ed8:	b480      	push	{r7}
 8005eda:	b085      	sub	sp, #20
 8005edc:	af00      	add	r7, sp, #0
 8005ede:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	d108      	bne.n	8005efa <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	2201      	movs	r2, #1
 8005eec:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	2201      	movs	r2, #1
 8005ef4:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8005ef8:	e031      	b.n	8005f5e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8005efa:	2308      	movs	r3, #8
 8005efc:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8005efe:	2308      	movs	r3, #8
 8005f00:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	689b      	ldr	r3, [r3, #8]
 8005f08:	0e5b      	lsrs	r3, r3, #25
 8005f0a:	b2db      	uxtb	r3, r3
 8005f0c:	f003 0307 	and.w	r3, r3, #7
 8005f10:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	689b      	ldr	r3, [r3, #8]
 8005f18:	0f5b      	lsrs	r3, r3, #29
 8005f1a:	b2db      	uxtb	r3, r3
 8005f1c:	f003 0307 	and.w	r3, r3, #7
 8005f20:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005f22:	7bbb      	ldrb	r3, [r7, #14]
 8005f24:	7b3a      	ldrb	r2, [r7, #12]
 8005f26:	4911      	ldr	r1, [pc, #68]	; (8005f6c <UARTEx_SetNbDataToProcess+0x94>)
 8005f28:	5c8a      	ldrb	r2, [r1, r2]
 8005f2a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8005f2e:	7b3a      	ldrb	r2, [r7, #12]
 8005f30:	490f      	ldr	r1, [pc, #60]	; (8005f70 <UARTEx_SetNbDataToProcess+0x98>)
 8005f32:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005f34:	fb93 f3f2 	sdiv	r3, r3, r2
 8005f38:	b29a      	uxth	r2, r3
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005f40:	7bfb      	ldrb	r3, [r7, #15]
 8005f42:	7b7a      	ldrb	r2, [r7, #13]
 8005f44:	4909      	ldr	r1, [pc, #36]	; (8005f6c <UARTEx_SetNbDataToProcess+0x94>)
 8005f46:	5c8a      	ldrb	r2, [r1, r2]
 8005f48:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8005f4c:	7b7a      	ldrb	r2, [r7, #13]
 8005f4e:	4908      	ldr	r1, [pc, #32]	; (8005f70 <UARTEx_SetNbDataToProcess+0x98>)
 8005f50:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005f52:	fb93 f3f2 	sdiv	r3, r3, r2
 8005f56:	b29a      	uxth	r2, r3
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8005f5e:	bf00      	nop
 8005f60:	3714      	adds	r7, #20
 8005f62:	46bd      	mov	sp, r7
 8005f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f68:	4770      	bx	lr
 8005f6a:	bf00      	nop
 8005f6c:	0800b640 	.word	0x0800b640
 8005f70:	0800b648 	.word	0x0800b648

08005f74 <FMC_NORSRAM_Init>:
  * @param  Init Pointer to NORSRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef  FMC_NORSRAM_Init(FMC_NORSRAM_TypeDef *Device,
                                    FMC_NORSRAM_InitTypeDef *Init)
{
 8005f74:	b480      	push	{r7}
 8005f76:	b087      	sub	sp, #28
 8005f78:	af00      	add	r7, sp, #0
 8005f7a:	6078      	str	r0, [r7, #4]
 8005f7c:	6039      	str	r1, [r7, #0]
#if defined(FMC_PCSCNTR_CSCOUNT)
  assert_param(IS_FUNCTIONAL_STATE(Init->MaxChipSelectPulse));
#endif /* FMC_PCSCNTR_CSCOUNT */

  /* Disable NORSRAM Device */
  __FMC_NORSRAM_DISABLE(Device, Init->NSBank);
 8005f7e:	683b      	ldr	r3, [r7, #0]
 8005f80:	681a      	ldr	r2, [r3, #0]
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005f88:	683a      	ldr	r2, [r7, #0]
 8005f8a:	6812      	ldr	r2, [r2, #0]
 8005f8c:	f023 0101 	bic.w	r1, r3, #1
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Set NORSRAM device control parameters */
  if (Init->MemoryType == FMC_MEMORY_TYPE_NOR)
 8005f96:	683b      	ldr	r3, [r7, #0]
 8005f98:	689b      	ldr	r3, [r3, #8]
 8005f9a:	2b08      	cmp	r3, #8
 8005f9c:	d102      	bne.n	8005fa4 <FMC_NORSRAM_Init+0x30>
  {
    flashaccess = FMC_NORSRAM_FLASH_ACCESS_ENABLE;
 8005f9e:	2340      	movs	r3, #64	; 0x40
 8005fa0:	617b      	str	r3, [r7, #20]
 8005fa2:	e001      	b.n	8005fa8 <FMC_NORSRAM_Init+0x34>
  }
  else
  {
    flashaccess = FMC_NORSRAM_FLASH_ACCESS_DISABLE;
 8005fa4:	2300      	movs	r3, #0
 8005fa6:	617b      	str	r3, [r7, #20]
  }

  btcr_reg = (flashaccess                   | \
              Init->DataAddressMux          | \
 8005fa8:	683b      	ldr	r3, [r7, #0]
 8005faa:	685a      	ldr	r2, [r3, #4]
  btcr_reg = (flashaccess                   | \
 8005fac:	697b      	ldr	r3, [r7, #20]
 8005fae:	431a      	orrs	r2, r3
              Init->MemoryType              | \
 8005fb0:	683b      	ldr	r3, [r7, #0]
 8005fb2:	689b      	ldr	r3, [r3, #8]
              Init->DataAddressMux          | \
 8005fb4:	431a      	orrs	r2, r3
              Init->MemoryDataWidth         | \
 8005fb6:	683b      	ldr	r3, [r7, #0]
 8005fb8:	68db      	ldr	r3, [r3, #12]
              Init->MemoryType              | \
 8005fba:	431a      	orrs	r2, r3
              Init->BurstAccessMode         | \
 8005fbc:	683b      	ldr	r3, [r7, #0]
 8005fbe:	691b      	ldr	r3, [r3, #16]
              Init->MemoryDataWidth         | \
 8005fc0:	431a      	orrs	r2, r3
              Init->WaitSignalPolarity      | \
 8005fc2:	683b      	ldr	r3, [r7, #0]
 8005fc4:	695b      	ldr	r3, [r3, #20]
              Init->BurstAccessMode         | \
 8005fc6:	431a      	orrs	r2, r3
              Init->WaitSignalActive        | \
 8005fc8:	683b      	ldr	r3, [r7, #0]
 8005fca:	699b      	ldr	r3, [r3, #24]
              Init->WaitSignalPolarity      | \
 8005fcc:	431a      	orrs	r2, r3
              Init->WriteOperation          | \
 8005fce:	683b      	ldr	r3, [r7, #0]
 8005fd0:	69db      	ldr	r3, [r3, #28]
              Init->WaitSignalActive        | \
 8005fd2:	431a      	orrs	r2, r3
              Init->WaitSignal              | \
 8005fd4:	683b      	ldr	r3, [r7, #0]
 8005fd6:	6a1b      	ldr	r3, [r3, #32]
              Init->WriteOperation          | \
 8005fd8:	431a      	orrs	r2, r3
              Init->ExtendedMode            | \
 8005fda:	683b      	ldr	r3, [r7, #0]
 8005fdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
              Init->WaitSignal              | \
 8005fde:	431a      	orrs	r2, r3
              Init->AsynchronousWait        | \
 8005fe0:	683b      	ldr	r3, [r7, #0]
 8005fe2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
              Init->ExtendedMode            | \
 8005fe4:	431a      	orrs	r2, r3
              Init->WriteBurst);
 8005fe6:	683b      	ldr	r3, [r7, #0]
 8005fe8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  btcr_reg = (flashaccess                   | \
 8005fea:	4313      	orrs	r3, r2
 8005fec:	613b      	str	r3, [r7, #16]

  btcr_reg |= Init->ContinuousClock;
 8005fee:	683b      	ldr	r3, [r7, #0]
 8005ff0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ff2:	693a      	ldr	r2, [r7, #16]
 8005ff4:	4313      	orrs	r3, r2
 8005ff6:	613b      	str	r3, [r7, #16]
#if defined(FMC_BCR1_WFDIS)
  btcr_reg |= Init->WriteFifo;
 8005ff8:	683b      	ldr	r3, [r7, #0]
 8005ffa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ffc:	693a      	ldr	r2, [r7, #16]
 8005ffe:	4313      	orrs	r3, r2
 8006000:	613b      	str	r3, [r7, #16]
#endif /* FMC_BCR1_WFDIS */
#if defined(FMC_BCRx_NBLSET)
  btcr_reg |= Init->NBLSetupTime;
 8006002:	683b      	ldr	r3, [r7, #0]
 8006004:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006006:	693a      	ldr	r2, [r7, #16]
 8006008:	4313      	orrs	r3, r2
 800600a:	613b      	str	r3, [r7, #16]
#endif /* FMC_BCRx_NBLSET */
  btcr_reg |= Init->PageSize;
 800600c:	683b      	ldr	r3, [r7, #0]
 800600e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006010:	693a      	ldr	r2, [r7, #16]
 8006012:	4313      	orrs	r3, r2
 8006014:	613b      	str	r3, [r7, #16]

  mask = (FMC_BCRx_MBKEN                |
 8006016:	4b23      	ldr	r3, [pc, #140]	; (80060a4 <FMC_NORSRAM_Init+0x130>)
 8006018:	60fb      	str	r3, [r7, #12]
          FMC_BCRx_WAITEN               |
          FMC_BCRx_EXTMOD               |
          FMC_BCRx_ASYNCWAIT            |
          FMC_BCRx_CBURSTRW);

  mask |= FMC_BCR1_CCLKEN;
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006020:	60fb      	str	r3, [r7, #12]
#if defined(FMC_BCR1_WFDIS)
  mask |= FMC_BCR1_WFDIS;
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8006028:	60fb      	str	r3, [r7, #12]
#endif /* FMC_BCR1_WFDIS */
#if defined(FMC_BCRx_NBLSET)
  mask |= FMC_BCRx_NBLSET;
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	f443 0340 	orr.w	r3, r3, #12582912	; 0xc00000
 8006030:	60fb      	str	r3, [r7, #12]
#endif /* FMC_BCRx_NBLSET */
  mask |= FMC_BCRx_CPSIZE;
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
 8006038:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 800603a:	683b      	ldr	r3, [r7, #0]
 800603c:	681a      	ldr	r2, [r3, #0]
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	43db      	mvns	r3, r3
 8006048:	ea02 0103 	and.w	r1, r2, r3
 800604c:	683b      	ldr	r3, [r7, #0]
 800604e:	681a      	ldr	r2, [r3, #0]
 8006050:	693b      	ldr	r3, [r7, #16]
 8006052:	4319      	orrs	r1, r3
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Configure synchronous mode when Continuous clock is enabled for bank2..4 */
  if ((Init->ContinuousClock == FMC_CONTINUOUS_CLOCK_SYNC_ASYNC) && (Init->NSBank != FMC_NORSRAM_BANK1))
 800605a:	683b      	ldr	r3, [r7, #0]
 800605c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800605e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006062:	d10c      	bne.n	800607e <FMC_NORSRAM_Init+0x10a>
 8006064:	683b      	ldr	r3, [r7, #0]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	2b00      	cmp	r3, #0
 800606a:	d008      	beq.n	800607e <FMC_NORSRAM_Init+0x10a>
  {
    MODIFY_REG(Device->BTCR[FMC_NORSRAM_BANK1], FMC_BCR1_CCLKEN, Init->ContinuousClock);
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8006074:	683b      	ldr	r3, [r7, #0]
 8006076:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006078:	431a      	orrs	r2, r3
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	601a      	str	r2, [r3, #0]
  }
#if defined(FMC_BCR1_WFDIS)

  if (Init->NSBank != FMC_NORSRAM_BANK1)
 800607e:	683b      	ldr	r3, [r7, #0]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	2b00      	cmp	r3, #0
 8006084:	d006      	beq.n	8006094 <FMC_NORSRAM_Init+0x120>
  {
    /* Configure Write FIFO mode when Write Fifo is enabled for bank2..4 */
    SET_BIT(Device->BTCR[FMC_NORSRAM_BANK1], (uint32_t)(Init->WriteFifo));
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	681a      	ldr	r2, [r3, #0]
 800608a:	683b      	ldr	r3, [r7, #0]
 800608c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800608e:	431a      	orrs	r2, r3
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	601a      	str	r2, [r3, #0]
        break;
    }
  }
#endif /* FMC_PCSCNTR_CSCOUNT */

  return HAL_OK;
 8006094:	2300      	movs	r3, #0
}
 8006096:	4618      	mov	r0, r3
 8006098:	371c      	adds	r7, #28
 800609a:	46bd      	mov	sp, r7
 800609c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060a0:	4770      	bx	lr
 80060a2:	bf00      	nop
 80060a4:	0008fb7f 	.word	0x0008fb7f

080060a8 <FMC_NORSRAM_Timing_Init>:
  * @param  Bank NORSRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_NORSRAM_Timing_Init(FMC_NORSRAM_TypeDef *Device,
                                          FMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 80060a8:	b480      	push	{r7}
 80060aa:	b087      	sub	sp, #28
 80060ac:	af00      	add	r7, sp, #0
 80060ae:	60f8      	str	r0, [r7, #12]
 80060b0:	60b9      	str	r1, [r7, #8]
 80060b2:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FMC_NORSRAM_BANK(Bank));

  /* Set FMC_NORSRAM device timing parameters */
#if defined(FMC_BTRx_DATAHLD)
  MODIFY_REG(Device->BTCR[Bank + 1U], BTR_CLEAR_MASK, (Timing->AddressSetupTime                                  |
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	1c5a      	adds	r2, r3, #1
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80060be:	68bb      	ldr	r3, [r7, #8]
 80060c0:	681a      	ldr	r2, [r3, #0]
 80060c2:	68bb      	ldr	r3, [r7, #8]
 80060c4:	685b      	ldr	r3, [r3, #4]
 80060c6:	011b      	lsls	r3, r3, #4
 80060c8:	431a      	orrs	r2, r3
 80060ca:	68bb      	ldr	r3, [r7, #8]
 80060cc:	689b      	ldr	r3, [r3, #8]
 80060ce:	021b      	lsls	r3, r3, #8
 80060d0:	431a      	orrs	r2, r3
 80060d2:	68bb      	ldr	r3, [r7, #8]
 80060d4:	68db      	ldr	r3, [r3, #12]
 80060d6:	079b      	lsls	r3, r3, #30
 80060d8:	431a      	orrs	r2, r3
 80060da:	68bb      	ldr	r3, [r7, #8]
 80060dc:	691b      	ldr	r3, [r3, #16]
 80060de:	041b      	lsls	r3, r3, #16
 80060e0:	431a      	orrs	r2, r3
 80060e2:	68bb      	ldr	r3, [r7, #8]
 80060e4:	695b      	ldr	r3, [r3, #20]
 80060e6:	3b01      	subs	r3, #1
 80060e8:	051b      	lsls	r3, r3, #20
 80060ea:	431a      	orrs	r2, r3
 80060ec:	68bb      	ldr	r3, [r7, #8]
 80060ee:	699b      	ldr	r3, [r3, #24]
 80060f0:	3b02      	subs	r3, #2
 80060f2:	061b      	lsls	r3, r3, #24
 80060f4:	ea42 0103 	orr.w	r1, r2, r3
 80060f8:	68bb      	ldr	r3, [r7, #8]
 80060fa:	69db      	ldr	r3, [r3, #28]
 80060fc:	687a      	ldr	r2, [r7, #4]
 80060fe:	3201      	adds	r2, #1
 8006100:	4319      	orrs	r1, r3
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                                                       (((Timing->DataLatency) - 2U)     << FMC_BTRx_DATLAT_Pos)  |
                                                       (Timing->AccessMode)));
#endif /* FMC_BTRx_DATAHLD */

  /* Configure Clock division value (in NORSRAM bank 1) when continuous clock is enabled */
  if (HAL_IS_BIT_SET(Device->BTCR[FMC_NORSRAM_BANK1], FMC_BCR1_CCLKEN))
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006110:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006114:	d113      	bne.n	800613e <FMC_NORSRAM_Timing_Init+0x96>
  {
    tmpr = (uint32_t)(Device->BTCR[FMC_NORSRAM_BANK1 + 1U] & ~((0x0FU) << FMC_BTRx_CLKDIV_Pos));
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	685b      	ldr	r3, [r3, #4]
 800611a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800611e:	617b      	str	r3, [r7, #20]
    tmpr |= (uint32_t)(((Timing->CLKDivision) - 1U) << FMC_BTRx_CLKDIV_Pos);
 8006120:	68bb      	ldr	r3, [r7, #8]
 8006122:	695b      	ldr	r3, [r3, #20]
 8006124:	3b01      	subs	r3, #1
 8006126:	051b      	lsls	r3, r3, #20
 8006128:	697a      	ldr	r2, [r7, #20]
 800612a:	4313      	orrs	r3, r2
 800612c:	617b      	str	r3, [r7, #20]
    MODIFY_REG(Device->BTCR[FMC_NORSRAM_BANK1 + 1U], FMC_BTRx_CLKDIV, tmpr);
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	685b      	ldr	r3, [r3, #4]
 8006132:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8006136:	697b      	ldr	r3, [r7, #20]
 8006138:	431a      	orrs	r2, r3
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 800613e:	2300      	movs	r3, #0
}
 8006140:	4618      	mov	r0, r3
 8006142:	371c      	adds	r7, #28
 8006144:	46bd      	mov	sp, r7
 8006146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800614a:	4770      	bx	lr

0800614c <FMC_NORSRAM_Extended_Timing_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_NORSRAM_Extended_Timing_Init(FMC_NORSRAM_EXTENDED_TypeDef *Device,
                                                   FMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank,
                                                   uint32_t ExtendedMode)
{
 800614c:	b480      	push	{r7}
 800614e:	b085      	sub	sp, #20
 8006150:	af00      	add	r7, sp, #0
 8006152:	60f8      	str	r0, [r7, #12]
 8006154:	60b9      	str	r1, [r7, #8]
 8006156:	607a      	str	r2, [r7, #4]
 8006158:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if (ExtendedMode == FMC_EXTENDED_MODE_ENABLE)
 800615a:	683b      	ldr	r3, [r7, #0]
 800615c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006160:	d121      	bne.n	80061a6 <FMC_NORSRAM_Extended_Timing_Init+0x5a>
    assert_param(IS_FMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FMC_NORSRAM_BANK(Bank));

    /* Set NORSRAM device timing register for write configuration, if extended mode is used */
#if defined(FMC_BTRx_DATAHLD)
    MODIFY_REG(Device->BWTR[Bank], BWTR_CLEAR_MASK, (Timing->AddressSetupTime                                    |
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	687a      	ldr	r2, [r7, #4]
 8006166:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800616a:	f003 627f 	and.w	r2, r3, #267386880	; 0xff00000
 800616e:	68bb      	ldr	r3, [r7, #8]
 8006170:	6819      	ldr	r1, [r3, #0]
 8006172:	68bb      	ldr	r3, [r7, #8]
 8006174:	685b      	ldr	r3, [r3, #4]
 8006176:	011b      	lsls	r3, r3, #4
 8006178:	4319      	orrs	r1, r3
 800617a:	68bb      	ldr	r3, [r7, #8]
 800617c:	689b      	ldr	r3, [r3, #8]
 800617e:	021b      	lsls	r3, r3, #8
 8006180:	4319      	orrs	r1, r3
 8006182:	68bb      	ldr	r3, [r7, #8]
 8006184:	68db      	ldr	r3, [r3, #12]
 8006186:	079b      	lsls	r3, r3, #30
 8006188:	4319      	orrs	r1, r3
 800618a:	68bb      	ldr	r3, [r7, #8]
 800618c:	69db      	ldr	r3, [r3, #28]
 800618e:	4319      	orrs	r1, r3
 8006190:	68bb      	ldr	r3, [r7, #8]
 8006192:	691b      	ldr	r3, [r3, #16]
 8006194:	041b      	lsls	r3, r3, #16
 8006196:	430b      	orrs	r3, r1
 8006198:	ea42 0103 	orr.w	r1, r2, r3
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	687a      	ldr	r2, [r7, #4]
 80061a0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 80061a4:	e005      	b.n	80061b2 <FMC_NORSRAM_Extended_Timing_Init+0x66>
                                                     ((Timing->BusTurnAroundDuration)  << FMC_BWTRx_BUSTURN_Pos)));
#endif /* FMC_BTRx_DATAHLD */
  }
  else
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	687a      	ldr	r2, [r7, #4]
 80061aa:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 80061ae:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return HAL_OK;
 80061b2:	2300      	movs	r3, #0
}
 80061b4:	4618      	mov	r0, r3
 80061b6:	3714      	adds	r7, #20
 80061b8:	46bd      	mov	sp, r7
 80061ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061be:	4770      	bx	lr

080061c0 <ai_log_err>:

static ai_buffer* ai_input;
static ai_buffer* ai_output;

static void ai_log_err(const ai_error err, const char *fct)
{
 80061c0:	b580      	push	{r7, lr}
 80061c2:	b082      	sub	sp, #8
 80061c4:	af00      	add	r7, sp, #0
 80061c6:	6078      	str	r0, [r7, #4]
 80061c8:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN log */
  if (fct)
 80061ca:	683b      	ldr	r3, [r7, #0]
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	d009      	beq.n	80061e4 <ai_log_err+0x24>
    printf("TEMPLATE - Error (%s) - type=0x%02x code=0x%02x\r\n", fct,
        err.type, err.code);
 80061d0:	793b      	ldrb	r3, [r7, #4]
    printf("TEMPLATE - Error (%s) - type=0x%02x code=0x%02x\r\n", fct,
 80061d2:	461a      	mov	r2, r3
        err.type, err.code);
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	f3c3 2317 	ubfx	r3, r3, #8, #24
    printf("TEMPLATE - Error (%s) - type=0x%02x code=0x%02x\r\n", fct,
 80061da:	6839      	ldr	r1, [r7, #0]
 80061dc:	4806      	ldr	r0, [pc, #24]	; (80061f8 <ai_log_err+0x38>)
 80061de:	f004 f8db 	bl	800a398 <iprintf>
 80061e2:	e008      	b.n	80061f6 <ai_log_err+0x36>
  else
    printf("TEMPLATE - Error - type=0x%02x code=0x%02x\r\n", err.type, err.code);
 80061e4:	793b      	ldrb	r3, [r7, #4]
 80061e6:	4619      	mov	r1, r3
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	f3c3 2317 	ubfx	r3, r3, #8, #24
 80061ee:	461a      	mov	r2, r3
 80061f0:	4802      	ldr	r0, [pc, #8]	; (80061fc <ai_log_err+0x3c>)
 80061f2:	f004 f8d1 	bl	800a398 <iprintf>

  do {} while (1);
 80061f6:	e7fe      	b.n	80061f6 <ai_log_err+0x36>
 80061f8:	0800b4c0 	.word	0x0800b4c0
 80061fc:	0800b4f4 	.word	0x0800b4f4

08006200 <ai_boostrap>:
  /* USER CODE END log */
}

static int ai_boostrap(ai_handle *act_addr)
{
 8006200:	b580      	push	{r7, lr}
 8006202:	b086      	sub	sp, #24
 8006204:	af00      	add	r7, sp, #0
 8006206:	6078      	str	r0, [r7, #4]
  ai_error err;

  /* Create and initialize an instance of the model */
  err = ai_small_model_create_and_init(&small_model, act_addr, NULL);
 8006208:	2200      	movs	r2, #0
 800620a:	6879      	ldr	r1, [r7, #4]
 800620c:	4828      	ldr	r0, [pc, #160]	; (80062b0 <ai_boostrap+0xb0>)
 800620e:	f000 fccd 	bl	8006bac <ai_small_model_create_and_init>
 8006212:	4603      	mov	r3, r0
 8006214:	60fb      	str	r3, [r7, #12]
  if (err.type != AI_ERROR_NONE) {
 8006216:	7b3b      	ldrb	r3, [r7, #12]
 8006218:	2b00      	cmp	r3, #0
 800621a:	d006      	beq.n	800622a <ai_boostrap+0x2a>
    ai_log_err(err, "ai_small_model_create_and_init");
 800621c:	4925      	ldr	r1, [pc, #148]	; (80062b4 <ai_boostrap+0xb4>)
 800621e:	68f8      	ldr	r0, [r7, #12]
 8006220:	f7ff ffce 	bl	80061c0 <ai_log_err>
    return -1;
 8006224:	f04f 33ff 	mov.w	r3, #4294967295
 8006228:	e03e      	b.n	80062a8 <ai_boostrap+0xa8>
  }

  ai_input = ai_small_model_inputs_get(small_model, NULL);
 800622a:	4b21      	ldr	r3, [pc, #132]	; (80062b0 <ai_boostrap+0xb0>)
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	2100      	movs	r1, #0
 8006230:	4618      	mov	r0, r3
 8006232:	f000 fd2f 	bl	8006c94 <ai_small_model_inputs_get>
 8006236:	4603      	mov	r3, r0
 8006238:	4a1f      	ldr	r2, [pc, #124]	; (80062b8 <ai_boostrap+0xb8>)
 800623a:	6013      	str	r3, [r2, #0]
  ai_output = ai_small_model_outputs_get(small_model, NULL);
 800623c:	4b1c      	ldr	r3, [pc, #112]	; (80062b0 <ai_boostrap+0xb0>)
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	2100      	movs	r1, #0
 8006242:	4618      	mov	r0, r3
 8006244:	f000 fd40 	bl	8006cc8 <ai_small_model_outputs_get>
 8006248:	4603      	mov	r3, r0
 800624a:	4a1c      	ldr	r2, [pc, #112]	; (80062bc <ai_boostrap+0xbc>)
 800624c:	6013      	str	r3, [r2, #0]

#if defined(AI_SMALL_MODEL_INPUTS_IN_ACTIVATIONS)
  /*  In the case where "--allocate-inputs" option is used, memory buffer can be
   *  used from the activations buffer. This is not mandatory.
   */
  for (int idx=0; idx < AI_SMALL_MODEL_IN_NUM; idx++) {
 800624e:	2300      	movs	r3, #0
 8006250:	617b      	str	r3, [r7, #20]
 8006252:	e00f      	b.n	8006274 <ai_boostrap+0x74>
	data_ins[idx] = ai_input[idx].data;
 8006254:	4b18      	ldr	r3, [pc, #96]	; (80062b8 <ai_boostrap+0xb8>)
 8006256:	6819      	ldr	r1, [r3, #0]
 8006258:	697a      	ldr	r2, [r7, #20]
 800625a:	4613      	mov	r3, r2
 800625c:	00db      	lsls	r3, r3, #3
 800625e:	1a9b      	subs	r3, r3, r2
 8006260:	009b      	lsls	r3, r3, #2
 8006262:	440b      	add	r3, r1
 8006264:	685a      	ldr	r2, [r3, #4]
 8006266:	4916      	ldr	r1, [pc, #88]	; (80062c0 <ai_boostrap+0xc0>)
 8006268:	697b      	ldr	r3, [r7, #20]
 800626a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  for (int idx=0; idx < AI_SMALL_MODEL_IN_NUM; idx++) {
 800626e:	697b      	ldr	r3, [r7, #20]
 8006270:	3301      	adds	r3, #1
 8006272:	617b      	str	r3, [r7, #20]
 8006274:	697b      	ldr	r3, [r7, #20]
 8006276:	2b00      	cmp	r3, #0
 8006278:	ddec      	ble.n	8006254 <ai_boostrap+0x54>

#if defined(AI_SMALL_MODEL_OUTPUTS_IN_ACTIVATIONS)
  /*  In the case where "--allocate-outputs" option is used, memory buffer can be
   *  used from the activations buffer. This is no mandatory.
   */
  for (int idx=0; idx < AI_SMALL_MODEL_OUT_NUM; idx++) {
 800627a:	2300      	movs	r3, #0
 800627c:	613b      	str	r3, [r7, #16]
 800627e:	e00f      	b.n	80062a0 <ai_boostrap+0xa0>
	data_outs[idx] = ai_output[idx].data;
 8006280:	4b0e      	ldr	r3, [pc, #56]	; (80062bc <ai_boostrap+0xbc>)
 8006282:	6819      	ldr	r1, [r3, #0]
 8006284:	693a      	ldr	r2, [r7, #16]
 8006286:	4613      	mov	r3, r2
 8006288:	00db      	lsls	r3, r3, #3
 800628a:	1a9b      	subs	r3, r3, r2
 800628c:	009b      	lsls	r3, r3, #2
 800628e:	440b      	add	r3, r1
 8006290:	685a      	ldr	r2, [r3, #4]
 8006292:	490c      	ldr	r1, [pc, #48]	; (80062c4 <ai_boostrap+0xc4>)
 8006294:	693b      	ldr	r3, [r7, #16]
 8006296:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  for (int idx=0; idx < AI_SMALL_MODEL_OUT_NUM; idx++) {
 800629a:	693b      	ldr	r3, [r7, #16]
 800629c:	3301      	adds	r3, #1
 800629e:	613b      	str	r3, [r7, #16]
 80062a0:	693b      	ldr	r3, [r7, #16]
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	ddec      	ble.n	8006280 <ai_boostrap+0x80>
  for (int idx=0; idx < AI_SMALL_MODEL_OUT_NUM; idx++) {
	ai_output[idx].data = data_outs[idx];
  }
#endif

  return 0;
 80062a6:	2300      	movs	r3, #0
}
 80062a8:	4618      	mov	r0, r3
 80062aa:	3718      	adds	r7, #24
 80062ac:	46bd      	mov	sp, r7
 80062ae:	bd80      	pop	{r7, pc}
 80062b0:	20022404 	.word	0x20022404
 80062b4:	0800b524 	.word	0x0800b524
 80062b8:	20022408 	.word	0x20022408
 80062bc:	2002240c 	.word	0x2002240c
 80062c0:	2000128c 	.word	0x2000128c
 80062c4:	20001290 	.word	0x20001290

080062c8 <ai_run>:

static int ai_run(void)
{
 80062c8:	b580      	push	{r7, lr}
 80062ca:	b082      	sub	sp, #8
 80062cc:	af00      	add	r7, sp, #0
  ai_i32 batch;

  batch = ai_small_model_run(small_model, ai_input, ai_output);
 80062ce:	4b0f      	ldr	r3, [pc, #60]	; (800630c <ai_run+0x44>)
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	4a0f      	ldr	r2, [pc, #60]	; (8006310 <ai_run+0x48>)
 80062d4:	6811      	ldr	r1, [r2, #0]
 80062d6:	4a0f      	ldr	r2, [pc, #60]	; (8006314 <ai_run+0x4c>)
 80062d8:	6812      	ldr	r2, [r2, #0]
 80062da:	4618      	mov	r0, r3
 80062dc:	f000 fd4a 	bl	8006d74 <ai_small_model_run>
 80062e0:	6078      	str	r0, [r7, #4]
  if (batch != 1) {
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	2b01      	cmp	r3, #1
 80062e6:	d00c      	beq.n	8006302 <ai_run+0x3a>
    ai_log_err(ai_small_model_get_error(small_model),
 80062e8:	4b08      	ldr	r3, [pc, #32]	; (800630c <ai_run+0x44>)
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	4618      	mov	r0, r3
 80062ee:	f000 fc3b 	bl	8006b68 <ai_small_model_get_error>
 80062f2:	4603      	mov	r3, r0
 80062f4:	4908      	ldr	r1, [pc, #32]	; (8006318 <ai_run+0x50>)
 80062f6:	4618      	mov	r0, r3
 80062f8:	f7ff ff62 	bl	80061c0 <ai_log_err>
        "ai_small_model_run");
    return -1;
 80062fc:	f04f 33ff 	mov.w	r3, #4294967295
 8006300:	e000      	b.n	8006304 <ai_run+0x3c>
  }

  return 0;
 8006302:	2300      	movs	r3, #0
}
 8006304:	4618      	mov	r0, r3
 8006306:	3708      	adds	r7, #8
 8006308:	46bd      	mov	sp, r7
 800630a:	bd80      	pop	{r7, pc}
 800630c:	20022404 	.word	0x20022404
 8006310:	20022408 	.word	0x20022408
 8006314:	2002240c 	.word	0x2002240c
 8006318:	0800b544 	.word	0x0800b544

0800631c <acquire_and_process_data>:

/* USER CODE BEGIN 2 */
int acquire_and_process_data(ai_i8* data[])
{
 800631c:	b590      	push	{r4, r7, lr}
 800631e:	f5ad 4d28 	sub.w	sp, sp, #43008	; 0xa800
 8006322:	b0b9      	sub	sp, #228	; 0xe4
 8006324:	af00      	add	r7, sp, #0
 8006326:	f507 630e 	add.w	r3, r7, #2272	; 0x8e0
 800632a:	f6a3 03dc 	subw	r3, r3, #2268	; 0x8dc
 800632e:	6018      	str	r0, [r3, #0]
      data[idx] = ....
  }

  */

	 uint8_t tmp[4] = {0};
 8006330:	2300      	movs	r3, #0
 8006332:	f507 4228 	add.w	r2, r7, #43008	; 0xa800
 8006336:	f102 02cc 	add.w	r2, r2, #204	; 0xcc
 800633a:	6013      	str	r3, [r2, #0]
	 //uint8_t test_data[12288] = {0};
	float input[45][80][3] = {0};
 800633c:	f507 630e 	add.w	r3, r7, #2272	; 0x8e0
 8006340:	f6a3 03d4 	subw	r3, r3, #2260	; 0x8d4
 8006344:	4618      	mov	r0, r3
 8006346:	f64a 03c0 	movw	r3, #43200	; 0xa8c0
 800634a:	461a      	mov	r2, r3
 800634c:	2100      	movs	r1, #0
 800634e:	f003 ff3b 	bl	800a1c8 <memset>

	int i,j,k,z;
	// process RGB image
	for (z=0; z<3;z++){
 8006352:	2300      	movs	r3, #0
 8006354:	f507 4228 	add.w	r2, r7, #43008	; 0xa800
 8006358:	f102 02d0 	add.w	r2, r2, #208	; 0xd0
 800635c:	6013      	str	r3, [r2, #0]
 800635e:	e0b7      	b.n	80064d0 <acquire_and_process_data+0x1b4>
		for (i = 0; i < 45; i++){
 8006360:	2300      	movs	r3, #0
 8006362:	f507 4228 	add.w	r2, r7, #43008	; 0xa800
 8006366:	f102 02dc 	add.w	r2, r2, #220	; 0xdc
 800636a:	6013      	str	r3, [r2, #0]
 800636c:	e09d      	b.n	80064aa <acquire_and_process_data+0x18e>
			for (j = 0; j < 80; j++){
 800636e:	2300      	movs	r3, #0
 8006370:	f507 4228 	add.w	r2, r7, #43008	; 0xa800
 8006374:	f102 02d8 	add.w	r2, r2, #216	; 0xd8
 8006378:	6013      	str	r3, [r2, #0]
 800637a:	e083      	b.n	8006484 <acquire_and_process_data+0x168>
				HAL_UART_Receive(&huart2, (uint8_t *) tmp, sizeof(tmp), 100);
 800637c:	f507 4128 	add.w	r1, r7, #43008	; 0xa800
 8006380:	f101 01cc 	add.w	r1, r1, #204	; 0xcc
 8006384:	2364      	movs	r3, #100	; 0x64
 8006386:	2204      	movs	r2, #4
 8006388:	4859      	ldr	r0, [pc, #356]	; (80064f0 <acquire_and_process_data+0x1d4>)
 800638a:	f7fe ff6b 	bl	8005264 <HAL_UART_Receive>
				input[i][j][z] = *(float*) &tmp;
 800638e:	f507 4328 	add.w	r3, r7, #43008	; 0xa800
 8006392:	f103 03cc 	add.w	r3, r3, #204	; 0xcc
 8006396:	6818      	ldr	r0, [r3, #0]
 8006398:	f507 630e 	add.w	r3, r7, #2272	; 0x8e0
 800639c:	f6a3 04d4 	subw	r4, r3, #2260	; 0x8d4
 80063a0:	f507 4328 	add.w	r3, r7, #43008	; 0xa800
 80063a4:	f103 03d8 	add.w	r3, r3, #216	; 0xd8
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	f507 4228 	add.w	r2, r7, #43008	; 0xa800
 80063ae:	f102 02dc 	add.w	r2, r2, #220	; 0xdc
 80063b2:	6811      	ldr	r1, [r2, #0]
 80063b4:	461a      	mov	r2, r3
 80063b6:	0052      	lsls	r2, r2, #1
 80063b8:	441a      	add	r2, r3
 80063ba:	460b      	mov	r3, r1
 80063bc:	011b      	lsls	r3, r3, #4
 80063be:	1a5b      	subs	r3, r3, r1
 80063c0:	011b      	lsls	r3, r3, #4
 80063c2:	441a      	add	r2, r3
 80063c4:	f507 4328 	add.w	r3, r7, #43008	; 0xa800
 80063c8:	f103 03d0 	add.w	r3, r3, #208	; 0xd0
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	4413      	add	r3, r2
 80063d0:	009b      	lsls	r3, r3, #2
 80063d2:	4423      	add	r3, r4
 80063d4:	6018      	str	r0, [r3, #0]
				for ( k = 0; k < 4; k++){
 80063d6:	2300      	movs	r3, #0
 80063d8:	f507 4228 	add.w	r2, r7, #43008	; 0xa800
 80063dc:	f102 02d4 	add.w	r2, r2, #212	; 0xd4
 80063e0:	6013      	str	r3, [r2, #0]
 80063e2:	e03d      	b.n	8006460 <acquire_and_process_data+0x144>
					// Linearise the image and divid it in a 8bit buffer.
					((uint8_t *) data)[((i*135+j*3+z)*4)+k] = tmp[k];
 80063e4:	f507 4328 	add.w	r3, r7, #43008	; 0xa800
 80063e8:	f103 03dc 	add.w	r3, r3, #220	; 0xdc
 80063ec:	681a      	ldr	r2, [r3, #0]
 80063ee:	4613      	mov	r3, r2
 80063f0:	00db      	lsls	r3, r3, #3
 80063f2:	4413      	add	r3, r2
 80063f4:	011a      	lsls	r2, r3, #4
 80063f6:	1ad1      	subs	r1, r2, r3
 80063f8:	f507 4328 	add.w	r3, r7, #43008	; 0xa800
 80063fc:	f103 03d8 	add.w	r3, r3, #216	; 0xd8
 8006400:	681a      	ldr	r2, [r3, #0]
 8006402:	4613      	mov	r3, r2
 8006404:	005b      	lsls	r3, r3, #1
 8006406:	4413      	add	r3, r2
 8006408:	18ca      	adds	r2, r1, r3
 800640a:	f507 4328 	add.w	r3, r7, #43008	; 0xa800
 800640e:	f103 03d0 	add.w	r3, r3, #208	; 0xd0
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	4413      	add	r3, r2
 8006416:	009a      	lsls	r2, r3, #2
 8006418:	f507 4328 	add.w	r3, r7, #43008	; 0xa800
 800641c:	f103 03d4 	add.w	r3, r3, #212	; 0xd4
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	4413      	add	r3, r2
 8006424:	461a      	mov	r2, r3
 8006426:	f507 630e 	add.w	r3, r7, #2272	; 0x8e0
 800642a:	f6a3 03dc 	subw	r3, r3, #2268	; 0x8dc
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	4413      	add	r3, r2
 8006432:	f507 4128 	add.w	r1, r7, #43008	; 0xa800
 8006436:	f101 01cc 	add.w	r1, r1, #204	; 0xcc
 800643a:	f507 4228 	add.w	r2, r7, #43008	; 0xa800
 800643e:	f102 02d4 	add.w	r2, r2, #212	; 0xd4
 8006442:	6812      	ldr	r2, [r2, #0]
 8006444:	440a      	add	r2, r1
 8006446:	7812      	ldrb	r2, [r2, #0]
 8006448:	701a      	strb	r2, [r3, #0]
				for ( k = 0; k < 4; k++){
 800644a:	f507 4328 	add.w	r3, r7, #43008	; 0xa800
 800644e:	f103 03d4 	add.w	r3, r3, #212	; 0xd4
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	3301      	adds	r3, #1
 8006456:	f507 4228 	add.w	r2, r7, #43008	; 0xa800
 800645a:	f102 02d4 	add.w	r2, r2, #212	; 0xd4
 800645e:	6013      	str	r3, [r2, #0]
 8006460:	f507 4328 	add.w	r3, r7, #43008	; 0xa800
 8006464:	f103 03d4 	add.w	r3, r3, #212	; 0xd4
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	2b03      	cmp	r3, #3
 800646c:	ddba      	ble.n	80063e4 <acquire_and_process_data+0xc8>
			for (j = 0; j < 80; j++){
 800646e:	f507 4328 	add.w	r3, r7, #43008	; 0xa800
 8006472:	f103 03d8 	add.w	r3, r3, #216	; 0xd8
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	3301      	adds	r3, #1
 800647a:	f507 4228 	add.w	r2, r7, #43008	; 0xa800
 800647e:	f102 02d8 	add.w	r2, r2, #216	; 0xd8
 8006482:	6013      	str	r3, [r2, #0]
 8006484:	f507 4328 	add.w	r3, r7, #43008	; 0xa800
 8006488:	f103 03d8 	add.w	r3, r3, #216	; 0xd8
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	2b4f      	cmp	r3, #79	; 0x4f
 8006490:	f77f af74 	ble.w	800637c <acquire_and_process_data+0x60>
		for (i = 0; i < 45; i++){
 8006494:	f507 4328 	add.w	r3, r7, #43008	; 0xa800
 8006498:	f103 03dc 	add.w	r3, r3, #220	; 0xdc
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	3301      	adds	r3, #1
 80064a0:	f507 4228 	add.w	r2, r7, #43008	; 0xa800
 80064a4:	f102 02dc 	add.w	r2, r2, #220	; 0xdc
 80064a8:	6013      	str	r3, [r2, #0]
 80064aa:	f507 4328 	add.w	r3, r7, #43008	; 0xa800
 80064ae:	f103 03dc 	add.w	r3, r3, #220	; 0xdc
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	2b2c      	cmp	r3, #44	; 0x2c
 80064b6:	f77f af5a 	ble.w	800636e <acquire_and_process_data+0x52>
	for (z=0; z<3;z++){
 80064ba:	f507 4328 	add.w	r3, r7, #43008	; 0xa800
 80064be:	f103 03d0 	add.w	r3, r3, #208	; 0xd0
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	3301      	adds	r3, #1
 80064c6:	f507 4228 	add.w	r2, r7, #43008	; 0xa800
 80064ca:	f102 02d0 	add.w	r2, r2, #208	; 0xd0
 80064ce:	6013      	str	r3, [r2, #0]
 80064d0:	f507 4328 	add.w	r3, r7, #43008	; 0xa800
 80064d4:	f103 03d0 	add.w	r3, r3, #208	; 0xd0
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	2b02      	cmp	r3, #2
 80064dc:	f77f af40 	ble.w	8006360 <acquire_and_process_data+0x44>
				HAL_UART_Transmit(&huart2, (uint8_t *) tmp, sizeof(tmp), 100);
			}
		}
	#endif

	return 0;
 80064e0:	2300      	movs	r3, #0
}
 80064e2:	4618      	mov	r0, r3
 80064e4:	f507 4728 	add.w	r7, r7, #43008	; 0xa800
 80064e8:	37e4      	adds	r7, #228	; 0xe4
 80064ea:	46bd      	mov	sp, r7
 80064ec:	bd90      	pop	{r4, r7, pc}
 80064ee:	bf00      	nop
 80064f0:	2000110c 	.word	0x2000110c

080064f4 <post_process>:

int post_process(ai_i8* data[])
{
 80064f4:	b580      	push	{r7, lr}
 80064f6:	b08a      	sub	sp, #40	; 0x28
 80064f8:	af00      	add	r7, sp, #0
 80064fa:	6078      	str	r0, [r7, #4]
	 /* process the predictions */
		unsigned char output_to_be_tx[3] = "010";
 80064fc:	4a37      	ldr	r2, [pc, #220]	; (80065dc <post_process+0xe8>)
 80064fe:	f107 0318 	add.w	r3, r7, #24
 8006502:	6812      	ldr	r2, [r2, #0]
 8006504:	4611      	mov	r1, r2
 8006506:	8019      	strh	r1, [r3, #0]
 8006508:	3302      	adds	r3, #2
 800650a:	0c12      	lsrs	r2, r2, #16
 800650c:	701a      	strb	r2, [r3, #0]
		uint8_t *output = data; // don't care about the signed value of ai_i8...
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	61fb      	str	r3, [r7, #28]

		float prob_classes[2] = {0};
 8006512:	f107 0310 	add.w	r3, r7, #16
 8006516:	2200      	movs	r2, #0
 8006518:	601a      	str	r2, [r3, #0]
 800651a:	605a      	str	r2, [r3, #4]
		int i,j;
		for (i = 0; i < 2; i++){
 800651c:	2300      	movs	r3, #0
 800651e:	627b      	str	r3, [r7, #36]	; 0x24
 8006520:	e024      	b.n	800656c <post_process+0x78>
			uint8_t tmp[4] = {0};
 8006522:	2300      	movs	r3, #0
 8006524:	60fb      	str	r3, [r7, #12]
			for (j=0; j < 4; j++){
 8006526:	2300      	movs	r3, #0
 8006528:	623b      	str	r3, [r7, #32]
 800652a:	e010      	b.n	800654e <post_process+0x5a>
				tmp[j] = output[i*4+j];
 800652c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800652e:	009a      	lsls	r2, r3, #2
 8006530:	6a3b      	ldr	r3, [r7, #32]
 8006532:	4413      	add	r3, r2
 8006534:	461a      	mov	r2, r3
 8006536:	69fb      	ldr	r3, [r7, #28]
 8006538:	4413      	add	r3, r2
 800653a:	7819      	ldrb	r1, [r3, #0]
 800653c:	f107 020c 	add.w	r2, r7, #12
 8006540:	6a3b      	ldr	r3, [r7, #32]
 8006542:	4413      	add	r3, r2
 8006544:	460a      	mov	r2, r1
 8006546:	701a      	strb	r2, [r3, #0]
			for (j=0; j < 4; j++){
 8006548:	6a3b      	ldr	r3, [r7, #32]
 800654a:	3301      	adds	r3, #1
 800654c:	623b      	str	r3, [r7, #32]
 800654e:	6a3b      	ldr	r3, [r7, #32]
 8006550:	2b03      	cmp	r3, #3
 8006552:	ddeb      	ble.n	800652c <post_process+0x38>
			}
			prob_classes[i] = *(float*) &tmp;
 8006554:	f107 030c 	add.w	r3, r7, #12
 8006558:	681a      	ldr	r2, [r3, #0]
 800655a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800655c:	009b      	lsls	r3, r3, #2
 800655e:	3328      	adds	r3, #40	; 0x28
 8006560:	443b      	add	r3, r7
 8006562:	3b18      	subs	r3, #24
 8006564:	601a      	str	r2, [r3, #0]
		for (i = 0; i < 2; i++){
 8006566:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006568:	3301      	adds	r3, #1
 800656a:	627b      	str	r3, [r7, #36]	; 0x24
 800656c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800656e:	2b01      	cmp	r3, #1
 8006570:	ddd7      	ble.n	8006522 <post_process+0x2e>
		}

		HAL_UART_Transmit(&huart2, (uint8_t *) output_to_be_tx, sizeof(output_to_be_tx),100);
 8006572:	f107 0118 	add.w	r1, r7, #24
 8006576:	2364      	movs	r3, #100	; 0x64
 8006578:	2203      	movs	r2, #3
 800657a:	4819      	ldr	r0, [pc, #100]	; (80065e0 <post_process+0xec>)
 800657c:	f7fe fddb 	bl	8005136 <HAL_UART_Transmit>
		for(i = 0; i < 2; i++){
 8006580:	2300      	movs	r3, #0
 8006582:	627b      	str	r3, [r7, #36]	; 0x24
 8006584:	e022      	b.n	80065cc <post_process+0xd8>
			uint8_t tmp[4] = {0};
 8006586:	2300      	movs	r3, #0
 8006588:	60bb      	str	r3, [r7, #8]
			for (j=0; j < 4; j++){
 800658a:	2300      	movs	r3, #0
 800658c:	623b      	str	r3, [r7, #32]
 800658e:	e010      	b.n	80065b2 <post_process+0xbe>
				tmp[j] = output[i*4+j];
 8006590:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006592:	009a      	lsls	r2, r3, #2
 8006594:	6a3b      	ldr	r3, [r7, #32]
 8006596:	4413      	add	r3, r2
 8006598:	461a      	mov	r2, r3
 800659a:	69fb      	ldr	r3, [r7, #28]
 800659c:	4413      	add	r3, r2
 800659e:	7819      	ldrb	r1, [r3, #0]
 80065a0:	f107 0208 	add.w	r2, r7, #8
 80065a4:	6a3b      	ldr	r3, [r7, #32]
 80065a6:	4413      	add	r3, r2
 80065a8:	460a      	mov	r2, r1
 80065aa:	701a      	strb	r2, [r3, #0]
			for (j=0; j < 4; j++){
 80065ac:	6a3b      	ldr	r3, [r7, #32]
 80065ae:	3301      	adds	r3, #1
 80065b0:	623b      	str	r3, [r7, #32]
 80065b2:	6a3b      	ldr	r3, [r7, #32]
 80065b4:	2b03      	cmp	r3, #3
 80065b6:	ddeb      	ble.n	8006590 <post_process+0x9c>
			}
			HAL_UART_Transmit(&huart2, (uint8_t *) tmp, sizeof(tmp), 100);
 80065b8:	f107 0108 	add.w	r1, r7, #8
 80065bc:	2364      	movs	r3, #100	; 0x64
 80065be:	2204      	movs	r2, #4
 80065c0:	4807      	ldr	r0, [pc, #28]	; (80065e0 <post_process+0xec>)
 80065c2:	f7fe fdb8 	bl	8005136 <HAL_UART_Transmit>
		for(i = 0; i < 2; i++){
 80065c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065c8:	3301      	adds	r3, #1
 80065ca:	627b      	str	r3, [r7, #36]	; 0x24
 80065cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065ce:	2b01      	cmp	r3, #1
 80065d0:	ddd9      	ble.n	8006586 <post_process+0x92>
		}

  return 0;
 80065d2:	2300      	movs	r3, #0
}
 80065d4:	4618      	mov	r0, r3
 80065d6:	3728      	adds	r7, #40	; 0x28
 80065d8:	46bd      	mov	sp, r7
 80065da:	bd80      	pop	{r7, pc}
 80065dc:	0800b558 	.word	0x0800b558
 80065e0:	2000110c 	.word	0x2000110c

080065e4 <MX_X_CUBE_AI_Init>:
/* USER CODE END 2 */

/* Entry points --------------------------------------------------------------*/

void MX_X_CUBE_AI_Init(void)
{
 80065e4:	b580      	push	{r7, lr}
 80065e6:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN 5 */
  printf("\r\nTEMPLATE - initialization\r\n");
 80065e8:	4803      	ldr	r0, [pc, #12]	; (80065f8 <MX_X_CUBE_AI_Init+0x14>)
 80065ea:	f003 ff5b 	bl	800a4a4 <puts>

  ai_boostrap(data_activations0);
 80065ee:	4803      	ldr	r0, [pc, #12]	; (80065fc <MX_X_CUBE_AI_Init+0x18>)
 80065f0:	f7ff fe06 	bl	8006200 <ai_boostrap>
    /* USER CODE END 5 */
}
 80065f4:	bf00      	nop
 80065f6:	bd80      	pop	{r7, pc}
 80065f8:	0800b55c 	.word	0x0800b55c
 80065fc:	2000000c 	.word	0x2000000c

08006600 <MX_X_CUBE_AI_Process>:

void MX_X_CUBE_AI_Process(void)
{
 8006600:	b580      	push	{r7, lr}
 8006602:	b088      	sub	sp, #32
 8006604:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN 6 */
  int res = -1;
 8006606:	f04f 33ff 	mov.w	r3, #4294967295
 800660a:	61fb      	str	r3, [r7, #28]
  uint8_t *in_data = NULL;
 800660c:	2300      	movs	r3, #0
 800660e:	617b      	str	r3, [r7, #20]
  uint8_t *out_data = NULL;\
 8006610:	2300      	movs	r3, #0
 8006612:	613b      	str	r3, [r7, #16]

  printf("TEMPLATE - run - main loop\r\n");
 8006614:	4836      	ldr	r0, [pc, #216]	; (80066f0 <MX_X_CUBE_AI_Process+0xf0>)
 8006616:	f003 ff45 	bl	800a4a4 <puts>

  if (small_model) {
 800661a:	4b36      	ldr	r3, [pc, #216]	; (80066f4 <MX_X_CUBE_AI_Process+0xf4>)
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	2b00      	cmp	r3, #0
 8006620:	d054      	beq.n	80066cc <MX_X_CUBE_AI_Process+0xcc>

#if defined(AI_SMALL_MODEL_INPUTS_IN_ACTIVATIONS)
	  in_data = ai_input[0].data;
 8006622:	4b35      	ldr	r3, [pc, #212]	; (80066f8 <MX_X_CUBE_AI_Process+0xf8>)
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	685b      	ldr	r3, [r3, #4]
 8006628:	617b      	str	r3, [r7, #20]
#else
	  in_data = in_data_s;
#endif

#if defined(AI_SMALL_MODEL_OUTPUTS_IN_ACTIVATIONS)
	  out_data = ai_output[0].data;
 800662a:	4b34      	ldr	r3, [pc, #208]	; (80066fc <MX_X_CUBE_AI_Process+0xfc>)
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	685b      	ldr	r3, [r3, #4]
 8006630:	613b      	str	r3, [r7, #16]
	  out_data = out_data_s;
#endif

    do {
      /* 0 - Synchronisation with Python Script */
      unsigned char ack[4] = "0000";
 8006632:	f04f 3330 	mov.w	r3, #808464432	; 0x30303030
 8006636:	60fb      	str	r3, [r7, #12]
      unsigned char return_ack[3] = "101";
 8006638:	4a31      	ldr	r2, [pc, #196]	; (8006700 <MX_X_CUBE_AI_Process+0x100>)
 800663a:	f107 0308 	add.w	r3, r7, #8
 800663e:	6812      	ldr	r2, [r2, #0]
 8006640:	4611      	mov	r1, r2
 8006642:	8019      	strh	r1, [r3, #0]
 8006644:	3302      	adds	r3, #2
 8006646:	0c12      	lsrs	r2, r2, #16
 8006648:	701a      	strb	r2, [r3, #0]
      uint8_t sync = 0;
 800664a:	2300      	movs	r3, #0
 800664c:	76fb      	strb	r3, [r7, #27]
      uint8_t ack_received = 0;
 800664e:	2300      	movs	r3, #0
 8006650:	76bb      	strb	r3, [r7, #26]

      // Synchronisation loop
      while(sync == 0){
 8006652:	e020      	b.n	8006696 <MX_X_CUBE_AI_Process+0x96>
    	  while(ack_received != 1){
    		  HAL_UART_Receive(&huart2, (uint8_t *) ack, sizeof(ack), 100);
 8006654:	f107 010c 	add.w	r1, r7, #12
 8006658:	2364      	movs	r3, #100	; 0x64
 800665a:	2204      	movs	r2, #4
 800665c:	4829      	ldr	r0, [pc, #164]	; (8006704 <MX_X_CUBE_AI_Process+0x104>)
 800665e:	f7fe fe01 	bl	8005264 <HAL_UART_Receive>
    		  if ((ack[0] == 's') && (ack[1] == 'y') && (ack[2] == 'n') && (ack[3] == 'c')){
 8006662:	7b3b      	ldrb	r3, [r7, #12]
 8006664:	2b73      	cmp	r3, #115	; 0x73
 8006666:	d10a      	bne.n	800667e <MX_X_CUBE_AI_Process+0x7e>
 8006668:	7b7b      	ldrb	r3, [r7, #13]
 800666a:	2b79      	cmp	r3, #121	; 0x79
 800666c:	d107      	bne.n	800667e <MX_X_CUBE_AI_Process+0x7e>
 800666e:	7bbb      	ldrb	r3, [r7, #14]
 8006670:	2b6e      	cmp	r3, #110	; 0x6e
 8006672:	d104      	bne.n	800667e <MX_X_CUBE_AI_Process+0x7e>
 8006674:	7bfb      	ldrb	r3, [r7, #15]
 8006676:	2b63      	cmp	r3, #99	; 0x63
 8006678:	d101      	bne.n	800667e <MX_X_CUBE_AI_Process+0x7e>
    			  ack_received = 1;
 800667a:	2301      	movs	r3, #1
 800667c:	76bb      	strb	r3, [r7, #26]
    		  }
    		  HAL_UART_Transmit(&huart2, (uint8_t *) return_ack, sizeof(return_ack), 100);
 800667e:	f107 0108 	add.w	r1, r7, #8
 8006682:	2364      	movs	r3, #100	; 0x64
 8006684:	2203      	movs	r2, #3
 8006686:	481f      	ldr	r0, [pc, #124]	; (8006704 <MX_X_CUBE_AI_Process+0x104>)
 8006688:	f7fe fd55 	bl	8005136 <HAL_UART_Transmit>
    		  sync = 1;
 800668c:	2301      	movs	r3, #1
 800668e:	76fb      	strb	r3, [r7, #27]
    	  while(ack_received != 1){
 8006690:	7ebb      	ldrb	r3, [r7, #26]
 8006692:	2b01      	cmp	r3, #1
 8006694:	d1de      	bne.n	8006654 <MX_X_CUBE_AI_Process+0x54>
      while(sync == 0){
 8006696:	7efb      	ldrb	r3, [r7, #27]
 8006698:	2b00      	cmp	r3, #0
 800669a:	d0f9      	beq.n	8006690 <MX_X_CUBE_AI_Process+0x90>
    	  }
      }
      /* 1 - acquire and pre-process input data */
      res = acquire_and_process_data(in_data);
 800669c:	6978      	ldr	r0, [r7, #20]
 800669e:	f7ff fe3d 	bl	800631c <acquire_and_process_data>
 80066a2:	61f8      	str	r0, [r7, #28]
      /* 2 - process the data - call inference engine */
      if (res == 0)
 80066a4:	69fb      	ldr	r3, [r7, #28]
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d102      	bne.n	80066b0 <MX_X_CUBE_AI_Process+0xb0>
        res = ai_run();
 80066aa:	f7ff fe0d 	bl	80062c8 <ai_run>
 80066ae:	61f8      	str	r0, [r7, #28]
      /* 3- post-process the predictions */
      if (res == 0)
 80066b0:	69fb      	ldr	r3, [r7, #28]
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	d103      	bne.n	80066be <MX_X_CUBE_AI_Process+0xbe>
        res = post_process(out_data);
 80066b6:	6938      	ldr	r0, [r7, #16]
 80066b8:	f7ff ff1c 	bl	80064f4 <post_process>
 80066bc:	61f8      	str	r0, [r7, #28]
      HAL_Delay(500);
 80066be:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80066c2:	f7fa ffcf 	bl	8001664 <HAL_Delay>
    } while (res==0);
 80066c6:	69fb      	ldr	r3, [r7, #28]
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	d0b2      	beq.n	8006632 <MX_X_CUBE_AI_Process+0x32>
  }

  if (res) {
 80066cc:	69fb      	ldr	r3, [r7, #28]
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	d00a      	beq.n	80066e8 <MX_X_CUBE_AI_Process+0xe8>
    ai_error err = {AI_ERROR_INVALID_STATE, AI_ERROR_CODE_NETWORK};
 80066d2:	2311      	movs	r3, #17
 80066d4:	713b      	strb	r3, [r7, #4]
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	2210      	movs	r2, #16
 80066da:	f362 231f 	bfi	r3, r2, #8, #24
 80066de:	607b      	str	r3, [r7, #4]
    ai_log_err(err, "Process has FAILED");
 80066e0:	4909      	ldr	r1, [pc, #36]	; (8006708 <MX_X_CUBE_AI_Process+0x108>)
 80066e2:	6878      	ldr	r0, [r7, #4]
 80066e4:	f7ff fd6c 	bl	80061c0 <ai_log_err>
  }
    /* USER CODE END 6 */
}
 80066e8:	bf00      	nop
 80066ea:	3720      	adds	r7, #32
 80066ec:	46bd      	mov	sp, r7
 80066ee:	bd80      	pop	{r7, pc}
 80066f0:	0800b57c 	.word	0x0800b57c
 80066f4:	20022404 	.word	0x20022404
 80066f8:	20022408 	.word	0x20022408
 80066fc:	2002240c 	.word	0x2002240c
 8006700:	0800b5ac 	.word	0x0800b5ac
 8006704:	2000110c 	.word	0x2000110c
 8006708:	0800b598 	.word	0x0800b598

0800670c <small_model_configure_activations>:

/******************************************************************************/
AI_DECLARE_STATIC
ai_bool small_model_configure_activations(
  ai_network* net_ctx, const ai_network_params* params)
{
 800670c:	b580      	push	{r7, lr}
 800670e:	b082      	sub	sp, #8
 8006710:	af00      	add	r7, sp, #0
 8006712:	6078      	str	r0, [r7, #4]
 8006714:	6039      	str	r1, [r7, #0]
  AI_ASSERT(net_ctx)

  if (ai_platform_get_activations_map(g_small_model_activations_map, 1, params)) {
 8006716:	683a      	ldr	r2, [r7, #0]
 8006718:	2101      	movs	r1, #1
 800671a:	485b      	ldr	r0, [pc, #364]	; (8006888 <small_model_configure_activations+0x17c>)
 800671c:	f000 fc08 	bl	8006f30 <ai_platform_get_activations_map>
 8006720:	4603      	mov	r3, r0
 8006722:	2b00      	cmp	r3, #0
 8006724:	f000 80a6 	beq.w	8006874 <small_model_configure_activations+0x168>
    /* Updating activations (byte) offsets */
    
    input_0_output_array.data = AI_PTR(g_small_model_activations_map[0] + 80804);
 8006728:	4b57      	ldr	r3, [pc, #348]	; (8006888 <small_model_configure_activations+0x17c>)
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	f503 339d 	add.w	r3, r3, #80384	; 0x13a00
 8006730:	f503 73d2 	add.w	r3, r3, #420	; 0x1a4
 8006734:	4a55      	ldr	r2, [pc, #340]	; (800688c <small_model_configure_activations+0x180>)
 8006736:	6093      	str	r3, [r2, #8]
    input_0_output_array.data_start = AI_PTR(g_small_model_activations_map[0] + 80804);
 8006738:	4b53      	ldr	r3, [pc, #332]	; (8006888 <small_model_configure_activations+0x17c>)
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	f503 339d 	add.w	r3, r3, #80384	; 0x13a00
 8006740:	f503 73d2 	add.w	r3, r3, #420	; 0x1a4
 8006744:	4a51      	ldr	r2, [pc, #324]	; (800688c <small_model_configure_activations+0x180>)
 8006746:	60d3      	str	r3, [r2, #12]
    
    conv2d_conv2d_scratch0_array.data = AI_PTR(g_small_model_activations_map[0] + 124004);
 8006748:	4b4f      	ldr	r3, [pc, #316]	; (8006888 <small_model_configure_activations+0x17c>)
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	f503 33f2 	add.w	r3, r3, #123904	; 0x1e400
 8006750:	3364      	adds	r3, #100	; 0x64
 8006752:	4a4f      	ldr	r2, [pc, #316]	; (8006890 <small_model_configure_activations+0x184>)
 8006754:	6093      	str	r3, [r2, #8]
    conv2d_conv2d_scratch0_array.data_start = AI_PTR(g_small_model_activations_map[0] + 124004);
 8006756:	4b4c      	ldr	r3, [pc, #304]	; (8006888 <small_model_configure_activations+0x17c>)
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	f503 33f2 	add.w	r3, r3, #123904	; 0x1e400
 800675e:	3364      	adds	r3, #100	; 0x64
 8006760:	4a4b      	ldr	r2, [pc, #300]	; (8006890 <small_model_configure_activations+0x184>)
 8006762:	60d3      	str	r3, [r2, #12]
    
    conv2d_conv2d_output_array.data = AI_PTR(g_small_model_activations_map[0] + 3072);
 8006764:	4b48      	ldr	r3, [pc, #288]	; (8006888 <small_model_configure_activations+0x17c>)
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
 800676c:	4a49      	ldr	r2, [pc, #292]	; (8006894 <small_model_configure_activations+0x188>)
 800676e:	6093      	str	r3, [r2, #8]
    conv2d_conv2d_output_array.data_start = AI_PTR(g_small_model_activations_map[0] + 3072);
 8006770:	4b45      	ldr	r3, [pc, #276]	; (8006888 <small_model_configure_activations+0x17c>)
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
 8006778:	4a46      	ldr	r2, [pc, #280]	; (8006894 <small_model_configure_activations+0x188>)
 800677a:	60d3      	str	r3, [r2, #12]
    
    conv2d_1_conv2d_scratch0_array.data = AI_PTR(g_small_model_activations_map[0] + 115712);
 800677c:	4b42      	ldr	r3, [pc, #264]	; (8006888 <small_model_configure_activations+0x17c>)
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	f503 33e2 	add.w	r3, r3, #115712	; 0x1c400
 8006784:	4a44      	ldr	r2, [pc, #272]	; (8006898 <small_model_configure_activations+0x18c>)
 8006786:	6093      	str	r3, [r2, #8]
    conv2d_1_conv2d_scratch0_array.data_start = AI_PTR(g_small_model_activations_map[0] + 115712);
 8006788:	4b3f      	ldr	r3, [pc, #252]	; (8006888 <small_model_configure_activations+0x17c>)
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	f503 33e2 	add.w	r3, r3, #115712	; 0x1c400
 8006790:	4a41      	ldr	r2, [pc, #260]	; (8006898 <small_model_configure_activations+0x18c>)
 8006792:	60d3      	str	r3, [r2, #12]
    
    conv2d_1_conv2d_output_array.data = AI_PTR(g_small_model_activations_map[0] + 0);
 8006794:	4b3c      	ldr	r3, [pc, #240]	; (8006888 <small_model_configure_activations+0x17c>)
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	4a40      	ldr	r2, [pc, #256]	; (800689c <small_model_configure_activations+0x190>)
 800679a:	6093      	str	r3, [r2, #8]
    conv2d_1_conv2d_output_array.data_start = AI_PTR(g_small_model_activations_map[0] + 0);
 800679c:	4b3a      	ldr	r3, [pc, #232]	; (8006888 <small_model_configure_activations+0x17c>)
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	4a3e      	ldr	r2, [pc, #248]	; (800689c <small_model_configure_activations+0x190>)
 80067a2:	60d3      	str	r3, [r2, #12]
    
    conv2d_2_conv2d_scratch0_array.data = AI_PTR(g_small_model_activations_map[0] + 28160);
 80067a4:	4b38      	ldr	r3, [pc, #224]	; (8006888 <small_model_configure_activations+0x17c>)
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	f503 43dc 	add.w	r3, r3, #28160	; 0x6e00
 80067ac:	4a3c      	ldr	r2, [pc, #240]	; (80068a0 <small_model_configure_activations+0x194>)
 80067ae:	6093      	str	r3, [r2, #8]
    conv2d_2_conv2d_scratch0_array.data_start = AI_PTR(g_small_model_activations_map[0] + 28160);
 80067b0:	4b35      	ldr	r3, [pc, #212]	; (8006888 <small_model_configure_activations+0x17c>)
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	f503 43dc 	add.w	r3, r3, #28160	; 0x6e00
 80067b8:	4a39      	ldr	r2, [pc, #228]	; (80068a0 <small_model_configure_activations+0x194>)
 80067ba:	60d3      	str	r3, [r2, #12]
    
    conv2d_2_conv2d_output_array.data = AI_PTR(g_small_model_activations_map[0] + 33792);
 80067bc:	4b32      	ldr	r3, [pc, #200]	; (8006888 <small_model_configure_activations+0x17c>)
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	f503 4304 	add.w	r3, r3, #33792	; 0x8400
 80067c4:	4a37      	ldr	r2, [pc, #220]	; (80068a4 <small_model_configure_activations+0x198>)
 80067c6:	6093      	str	r3, [r2, #8]
    conv2d_2_conv2d_output_array.data_start = AI_PTR(g_small_model_activations_map[0] + 33792);
 80067c8:	4b2f      	ldr	r3, [pc, #188]	; (8006888 <small_model_configure_activations+0x17c>)
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	f503 4304 	add.w	r3, r3, #33792	; 0x8400
 80067d0:	4a34      	ldr	r2, [pc, #208]	; (80068a4 <small_model_configure_activations+0x198>)
 80067d2:	60d3      	str	r3, [r2, #12]
    
    conv2d_3_conv2d_scratch0_array.data = AI_PTR(g_small_model_activations_map[0] + 0);
 80067d4:	4b2c      	ldr	r3, [pc, #176]	; (8006888 <small_model_configure_activations+0x17c>)
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	4a33      	ldr	r2, [pc, #204]	; (80068a8 <small_model_configure_activations+0x19c>)
 80067da:	6093      	str	r3, [r2, #8]
    conv2d_3_conv2d_scratch0_array.data_start = AI_PTR(g_small_model_activations_map[0] + 0);
 80067dc:	4b2a      	ldr	r3, [pc, #168]	; (8006888 <small_model_configure_activations+0x17c>)
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	4a31      	ldr	r2, [pc, #196]	; (80068a8 <small_model_configure_activations+0x19c>)
 80067e2:	60d3      	str	r3, [r2, #12]
    
    conv2d_3_conv2d_output_array.data = AI_PTR(g_small_model_activations_map[0] + 2560);
 80067e4:	4b28      	ldr	r3, [pc, #160]	; (8006888 <small_model_configure_activations+0x17c>)
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	f503 6320 	add.w	r3, r3, #2560	; 0xa00
 80067ec:	4a2f      	ldr	r2, [pc, #188]	; (80068ac <small_model_configure_activations+0x1a0>)
 80067ee:	6093      	str	r3, [r2, #8]
    conv2d_3_conv2d_output_array.data_start = AI_PTR(g_small_model_activations_map[0] + 2560);
 80067f0:	4b25      	ldr	r3, [pc, #148]	; (8006888 <small_model_configure_activations+0x17c>)
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	f503 6320 	add.w	r3, r3, #2560	; 0xa00
 80067f8:	4a2c      	ldr	r2, [pc, #176]	; (80068ac <small_model_configure_activations+0x1a0>)
 80067fa:	60d3      	str	r3, [r2, #12]
    
    conv2d_4_conv2d_scratch0_array.data = AI_PTR(g_small_model_activations_map[0] + 0);
 80067fc:	4b22      	ldr	r3, [pc, #136]	; (8006888 <small_model_configure_activations+0x17c>)
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	4a2b      	ldr	r2, [pc, #172]	; (80068b0 <small_model_configure_activations+0x1a4>)
 8006802:	6093      	str	r3, [r2, #8]
    conv2d_4_conv2d_scratch0_array.data_start = AI_PTR(g_small_model_activations_map[0] + 0);
 8006804:	4b20      	ldr	r3, [pc, #128]	; (8006888 <small_model_configure_activations+0x17c>)
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	4a29      	ldr	r2, [pc, #164]	; (80068b0 <small_model_configure_activations+0x1a4>)
 800680a:	60d3      	str	r3, [r2, #12]
    
    conv2d_4_conv2d_output_array.data = AI_PTR(g_small_model_activations_map[0] + 512);
 800680c:	4b1e      	ldr	r3, [pc, #120]	; (8006888 <small_model_configure_activations+0x17c>)
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8006814:	4a27      	ldr	r2, [pc, #156]	; (80068b4 <small_model_configure_activations+0x1a8>)
 8006816:	6093      	str	r3, [r2, #8]
    conv2d_4_conv2d_output_array.data_start = AI_PTR(g_small_model_activations_map[0] + 512);
 8006818:	4b1b      	ldr	r3, [pc, #108]	; (8006888 <small_model_configure_activations+0x17c>)
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8006820:	4a24      	ldr	r2, [pc, #144]	; (80068b4 <small_model_configure_activations+0x1a8>)
 8006822:	60d3      	str	r3, [r2, #12]
    
    dense_dense_output_array.data = AI_PTR(g_small_model_activations_map[0] + 0);
 8006824:	4b18      	ldr	r3, [pc, #96]	; (8006888 <small_model_configure_activations+0x17c>)
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	4a23      	ldr	r2, [pc, #140]	; (80068b8 <small_model_configure_activations+0x1ac>)
 800682a:	6093      	str	r3, [r2, #8]
    dense_dense_output_array.data_start = AI_PTR(g_small_model_activations_map[0] + 0);
 800682c:	4b16      	ldr	r3, [pc, #88]	; (8006888 <small_model_configure_activations+0x17c>)
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	4a21      	ldr	r2, [pc, #132]	; (80068b8 <small_model_configure_activations+0x1ac>)
 8006832:	60d3      	str	r3, [r2, #12]
    
    activation_5_output_array.data = AI_PTR(g_small_model_activations_map[0] + 256);
 8006834:	4b14      	ldr	r3, [pc, #80]	; (8006888 <small_model_configure_activations+0x17c>)
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	f503 7380 	add.w	r3, r3, #256	; 0x100
 800683c:	4a1f      	ldr	r2, [pc, #124]	; (80068bc <small_model_configure_activations+0x1b0>)
 800683e:	6093      	str	r3, [r2, #8]
    activation_5_output_array.data_start = AI_PTR(g_small_model_activations_map[0] + 256);
 8006840:	4b11      	ldr	r3, [pc, #68]	; (8006888 <small_model_configure_activations+0x17c>)
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8006848:	4a1c      	ldr	r2, [pc, #112]	; (80068bc <small_model_configure_activations+0x1b0>)
 800684a:	60d3      	str	r3, [r2, #12]
    
    dense_1_dense_output_array.data = AI_PTR(g_small_model_activations_map[0] + 0);
 800684c:	4b0e      	ldr	r3, [pc, #56]	; (8006888 <small_model_configure_activations+0x17c>)
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	4a1b      	ldr	r2, [pc, #108]	; (80068c0 <small_model_configure_activations+0x1b4>)
 8006852:	6093      	str	r3, [r2, #8]
    dense_1_dense_output_array.data_start = AI_PTR(g_small_model_activations_map[0] + 0);
 8006854:	4b0c      	ldr	r3, [pc, #48]	; (8006888 <small_model_configure_activations+0x17c>)
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	4a19      	ldr	r2, [pc, #100]	; (80068c0 <small_model_configure_activations+0x1b4>)
 800685a:	60d3      	str	r3, [r2, #12]
    
    activation_6_output_array.data = AI_PTR(g_small_model_activations_map[0] + 8);
 800685c:	4b0a      	ldr	r3, [pc, #40]	; (8006888 <small_model_configure_activations+0x17c>)
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	3308      	adds	r3, #8
 8006862:	4a18      	ldr	r2, [pc, #96]	; (80068c4 <small_model_configure_activations+0x1b8>)
 8006864:	6093      	str	r3, [r2, #8]
    activation_6_output_array.data_start = AI_PTR(g_small_model_activations_map[0] + 8);
 8006866:	4b08      	ldr	r3, [pc, #32]	; (8006888 <small_model_configure_activations+0x17c>)
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	3308      	adds	r3, #8
 800686c:	4a15      	ldr	r2, [pc, #84]	; (80068c4 <small_model_configure_activations+0x1b8>)
 800686e:	60d3      	str	r3, [r2, #12]
    
    return true;
 8006870:	2301      	movs	r3, #1
 8006872:	e005      	b.n	8006880 <small_model_configure_activations+0x174>
  }
  AI_ERROR_TRAP(net_ctx, INIT_FAILED, NETWORK_ACTIVATIONS);
 8006874:	2213      	movs	r2, #19
 8006876:	2130      	movs	r1, #48	; 0x30
 8006878:	6878      	ldr	r0, [r7, #4]
 800687a:	f000 fc49 	bl	8007110 <ai_platform_network_set_error>
  return false;
 800687e:	2300      	movs	r3, #0
}
 8006880:	4618      	mov	r0, r3
 8006882:	3708      	adds	r7, #8
 8006884:	46bd      	mov	sp, r7
 8006886:	bd80      	pop	{r7, pc}
 8006888:	20022410 	.word	0x20022410
 800688c:	20000010 	.word	0x20000010
 8006890:	20000190 	.word	0x20000190
 8006894:	20000020 	.word	0x20000020
 8006898:	200001a0 	.word	0x200001a0
 800689c:	20000030 	.word	0x20000030
 80068a0:	200001b0 	.word	0x200001b0
 80068a4:	20000040 	.word	0x20000040
 80068a8:	200001c0 	.word	0x200001c0
 80068ac:	20000050 	.word	0x20000050
 80068b0:	200001d0 	.word	0x200001d0
 80068b4:	20000060 	.word	0x20000060
 80068b8:	20000070 	.word	0x20000070
 80068bc:	20000080 	.word	0x20000080
 80068c0:	20000090 	.word	0x20000090
 80068c4:	200000a0 	.word	0x200000a0

080068c8 <small_model_configure_weights>:

/******************************************************************************/
AI_DECLARE_STATIC
ai_bool small_model_configure_weights(
  ai_network* net_ctx, const ai_network_params* params)
{
 80068c8:	b580      	push	{r7, lr}
 80068ca:	b082      	sub	sp, #8
 80068cc:	af00      	add	r7, sp, #0
 80068ce:	6078      	str	r0, [r7, #4]
 80068d0:	6039      	str	r1, [r7, #0]
  AI_ASSERT(net_ctx)

  if (ai_platform_get_weights_map(g_small_model_weights_map, 1, params)) {
 80068d2:	683a      	ldr	r2, [r7, #0]
 80068d4:	2101      	movs	r1, #1
 80068d6:	4895      	ldr	r0, [pc, #596]	; (8006b2c <small_model_configure_weights+0x264>)
 80068d8:	f000 fad6 	bl	8006e88 <ai_platform_get_weights_map>
 80068dc:	4603      	mov	r3, r0
 80068de:	2b00      	cmp	r3, #0
 80068e0:	f000 811a 	beq.w	8006b18 <small_model_configure_weights+0x250>
    /* Updating weights (byte) offsets */
    
    conv2d_conv2d_weights_array.format |= AI_FMT_FLAG_CONST;
 80068e4:	4b92      	ldr	r3, [pc, #584]	; (8006b30 <small_model_configure_weights+0x268>)
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80068ec:	4a90      	ldr	r2, [pc, #576]	; (8006b30 <small_model_configure_weights+0x268>)
 80068ee:	6013      	str	r3, [r2, #0]
    conv2d_conv2d_weights_array.data = AI_PTR(g_small_model_weights_map[0] + 0);
 80068f0:	4b8e      	ldr	r3, [pc, #568]	; (8006b2c <small_model_configure_weights+0x264>)
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	4a8e      	ldr	r2, [pc, #568]	; (8006b30 <small_model_configure_weights+0x268>)
 80068f6:	6093      	str	r3, [r2, #8]
    conv2d_conv2d_weights_array.data_start = AI_PTR(g_small_model_weights_map[0] + 0);
 80068f8:	4b8c      	ldr	r3, [pc, #560]	; (8006b2c <small_model_configure_weights+0x264>)
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	4a8c      	ldr	r2, [pc, #560]	; (8006b30 <small_model_configure_weights+0x268>)
 80068fe:	60d3      	str	r3, [r2, #12]
    
    conv2d_conv2d_bias_array.format |= AI_FMT_FLAG_CONST;
 8006900:	4b8c      	ldr	r3, [pc, #560]	; (8006b34 <small_model_configure_weights+0x26c>)
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006908:	4a8a      	ldr	r2, [pc, #552]	; (8006b34 <small_model_configure_weights+0x26c>)
 800690a:	6013      	str	r3, [r2, #0]
    conv2d_conv2d_bias_array.data = AI_PTR(g_small_model_weights_map[0] + 3456);
 800690c:	4b87      	ldr	r3, [pc, #540]	; (8006b2c <small_model_configure_weights+0x264>)
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	f503 6358 	add.w	r3, r3, #3456	; 0xd80
 8006914:	4a87      	ldr	r2, [pc, #540]	; (8006b34 <small_model_configure_weights+0x26c>)
 8006916:	6093      	str	r3, [r2, #8]
    conv2d_conv2d_bias_array.data_start = AI_PTR(g_small_model_weights_map[0] + 3456);
 8006918:	4b84      	ldr	r3, [pc, #528]	; (8006b2c <small_model_configure_weights+0x264>)
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	f503 6358 	add.w	r3, r3, #3456	; 0xd80
 8006920:	4a84      	ldr	r2, [pc, #528]	; (8006b34 <small_model_configure_weights+0x26c>)
 8006922:	60d3      	str	r3, [r2, #12]
    
    conv2d_1_conv2d_weights_array.format |= AI_FMT_FLAG_CONST;
 8006924:	4b84      	ldr	r3, [pc, #528]	; (8006b38 <small_model_configure_weights+0x270>)
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800692c:	4a82      	ldr	r2, [pc, #520]	; (8006b38 <small_model_configure_weights+0x270>)
 800692e:	6013      	str	r3, [r2, #0]
    conv2d_1_conv2d_weights_array.data = AI_PTR(g_small_model_weights_map[0] + 3584);
 8006930:	4b7e      	ldr	r3, [pc, #504]	; (8006b2c <small_model_configure_weights+0x264>)
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8006938:	4a7f      	ldr	r2, [pc, #508]	; (8006b38 <small_model_configure_weights+0x270>)
 800693a:	6093      	str	r3, [r2, #8]
    conv2d_1_conv2d_weights_array.data_start = AI_PTR(g_small_model_weights_map[0] + 3584);
 800693c:	4b7b      	ldr	r3, [pc, #492]	; (8006b2c <small_model_configure_weights+0x264>)
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8006944:	4a7c      	ldr	r2, [pc, #496]	; (8006b38 <small_model_configure_weights+0x270>)
 8006946:	60d3      	str	r3, [r2, #12]
    
    conv2d_1_conv2d_bias_array.format |= AI_FMT_FLAG_CONST;
 8006948:	4b7c      	ldr	r3, [pc, #496]	; (8006b3c <small_model_configure_weights+0x274>)
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006950:	4a7a      	ldr	r2, [pc, #488]	; (8006b3c <small_model_configure_weights+0x274>)
 8006952:	6013      	str	r3, [r2, #0]
    conv2d_1_conv2d_bias_array.data = AI_PTR(g_small_model_weights_map[0] + 40448);
 8006954:	4b75      	ldr	r3, [pc, #468]	; (8006b2c <small_model_configure_weights+0x264>)
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	f503 431e 	add.w	r3, r3, #40448	; 0x9e00
 800695c:	4a77      	ldr	r2, [pc, #476]	; (8006b3c <small_model_configure_weights+0x274>)
 800695e:	6093      	str	r3, [r2, #8]
    conv2d_1_conv2d_bias_array.data_start = AI_PTR(g_small_model_weights_map[0] + 40448);
 8006960:	4b72      	ldr	r3, [pc, #456]	; (8006b2c <small_model_configure_weights+0x264>)
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	f503 431e 	add.w	r3, r3, #40448	; 0x9e00
 8006968:	4a74      	ldr	r2, [pc, #464]	; (8006b3c <small_model_configure_weights+0x274>)
 800696a:	60d3      	str	r3, [r2, #12]
    
    conv2d_2_conv2d_weights_array.format |= AI_FMT_FLAG_CONST;
 800696c:	4b74      	ldr	r3, [pc, #464]	; (8006b40 <small_model_configure_weights+0x278>)
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006974:	4a72      	ldr	r2, [pc, #456]	; (8006b40 <small_model_configure_weights+0x278>)
 8006976:	6013      	str	r3, [r2, #0]
    conv2d_2_conv2d_weights_array.data = AI_PTR(g_small_model_weights_map[0] + 40576);
 8006978:	4b6c      	ldr	r3, [pc, #432]	; (8006b2c <small_model_configure_weights+0x264>)
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	f503 431e 	add.w	r3, r3, #40448	; 0x9e00
 8006980:	3380      	adds	r3, #128	; 0x80
 8006982:	4a6f      	ldr	r2, [pc, #444]	; (8006b40 <small_model_configure_weights+0x278>)
 8006984:	6093      	str	r3, [r2, #8]
    conv2d_2_conv2d_weights_array.data_start = AI_PTR(g_small_model_weights_map[0] + 40576);
 8006986:	4b69      	ldr	r3, [pc, #420]	; (8006b2c <small_model_configure_weights+0x264>)
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	f503 431e 	add.w	r3, r3, #40448	; 0x9e00
 800698e:	3380      	adds	r3, #128	; 0x80
 8006990:	4a6b      	ldr	r2, [pc, #428]	; (8006b40 <small_model_configure_weights+0x278>)
 8006992:	60d3      	str	r3, [r2, #12]
    
    conv2d_2_conv2d_bias_array.format |= AI_FMT_FLAG_CONST;
 8006994:	4b6b      	ldr	r3, [pc, #428]	; (8006b44 <small_model_configure_weights+0x27c>)
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800699c:	4a69      	ldr	r2, [pc, #420]	; (8006b44 <small_model_configure_weights+0x27c>)
 800699e:	6013      	str	r3, [r2, #0]
    conv2d_2_conv2d_bias_array.data = AI_PTR(g_small_model_weights_map[0] + 114304);
 80069a0:	4b62      	ldr	r3, [pc, #392]	; (8006b2c <small_model_configure_weights+0x264>)
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	f503 33df 	add.w	r3, r3, #114176	; 0x1be00
 80069a8:	3380      	adds	r3, #128	; 0x80
 80069aa:	4a66      	ldr	r2, [pc, #408]	; (8006b44 <small_model_configure_weights+0x27c>)
 80069ac:	6093      	str	r3, [r2, #8]
    conv2d_2_conv2d_bias_array.data_start = AI_PTR(g_small_model_weights_map[0] + 114304);
 80069ae:	4b5f      	ldr	r3, [pc, #380]	; (8006b2c <small_model_configure_weights+0x264>)
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	f503 33df 	add.w	r3, r3, #114176	; 0x1be00
 80069b6:	3380      	adds	r3, #128	; 0x80
 80069b8:	4a62      	ldr	r2, [pc, #392]	; (8006b44 <small_model_configure_weights+0x27c>)
 80069ba:	60d3      	str	r3, [r2, #12]
    
    conv2d_3_conv2d_weights_array.format |= AI_FMT_FLAG_CONST;
 80069bc:	4b62      	ldr	r3, [pc, #392]	; (8006b48 <small_model_configure_weights+0x280>)
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80069c4:	4a60      	ldr	r2, [pc, #384]	; (8006b48 <small_model_configure_weights+0x280>)
 80069c6:	6013      	str	r3, [r2, #0]
    conv2d_3_conv2d_weights_array.data = AI_PTR(g_small_model_weights_map[0] + 114560);
 80069c8:	4b58      	ldr	r3, [pc, #352]	; (8006b2c <small_model_configure_weights+0x264>)
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	f503 33df 	add.w	r3, r3, #114176	; 0x1be00
 80069d0:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 80069d4:	4a5c      	ldr	r2, [pc, #368]	; (8006b48 <small_model_configure_weights+0x280>)
 80069d6:	6093      	str	r3, [r2, #8]
    conv2d_3_conv2d_weights_array.data_start = AI_PTR(g_small_model_weights_map[0] + 114560);
 80069d8:	4b54      	ldr	r3, [pc, #336]	; (8006b2c <small_model_configure_weights+0x264>)
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	f503 33df 	add.w	r3, r3, #114176	; 0x1be00
 80069e0:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 80069e4:	4a58      	ldr	r2, [pc, #352]	; (8006b48 <small_model_configure_weights+0x280>)
 80069e6:	60d3      	str	r3, [r2, #12]
    
    conv2d_3_conv2d_bias_array.format |= AI_FMT_FLAG_CONST;
 80069e8:	4b58      	ldr	r3, [pc, #352]	; (8006b4c <small_model_configure_weights+0x284>)
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80069f0:	4a56      	ldr	r2, [pc, #344]	; (8006b4c <small_model_configure_weights+0x284>)
 80069f2:	6013      	str	r3, [r2, #0]
    conv2d_3_conv2d_bias_array.data = AI_PTR(g_small_model_weights_map[0] + 262016);
 80069f4:	4b4d      	ldr	r3, [pc, #308]	; (8006b2c <small_model_configure_weights+0x264>)
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	f503 337f 	add.w	r3, r3, #261120	; 0x3fc00
 80069fc:	f503 7360 	add.w	r3, r3, #896	; 0x380
 8006a00:	4a52      	ldr	r2, [pc, #328]	; (8006b4c <small_model_configure_weights+0x284>)
 8006a02:	6093      	str	r3, [r2, #8]
    conv2d_3_conv2d_bias_array.data_start = AI_PTR(g_small_model_weights_map[0] + 262016);
 8006a04:	4b49      	ldr	r3, [pc, #292]	; (8006b2c <small_model_configure_weights+0x264>)
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	f503 337f 	add.w	r3, r3, #261120	; 0x3fc00
 8006a0c:	f503 7360 	add.w	r3, r3, #896	; 0x380
 8006a10:	4a4e      	ldr	r2, [pc, #312]	; (8006b4c <small_model_configure_weights+0x284>)
 8006a12:	60d3      	str	r3, [r2, #12]
    
    conv2d_4_conv2d_weights_array.format |= AI_FMT_FLAG_CONST;
 8006a14:	4b4e      	ldr	r3, [pc, #312]	; (8006b50 <small_model_configure_weights+0x288>)
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006a1c:	4a4c      	ldr	r2, [pc, #304]	; (8006b50 <small_model_configure_weights+0x288>)
 8006a1e:	6013      	str	r3, [r2, #0]
    conv2d_4_conv2d_weights_array.data = AI_PTR(g_small_model_weights_map[0] + 262272);
 8006a20:	4b42      	ldr	r3, [pc, #264]	; (8006b2c <small_model_configure_weights+0x264>)
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	f503 2380 	add.w	r3, r3, #262144	; 0x40000
 8006a28:	3380      	adds	r3, #128	; 0x80
 8006a2a:	4a49      	ldr	r2, [pc, #292]	; (8006b50 <small_model_configure_weights+0x288>)
 8006a2c:	6093      	str	r3, [r2, #8]
    conv2d_4_conv2d_weights_array.data_start = AI_PTR(g_small_model_weights_map[0] + 262272);
 8006a2e:	4b3f      	ldr	r3, [pc, #252]	; (8006b2c <small_model_configure_weights+0x264>)
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	f503 2380 	add.w	r3, r3, #262144	; 0x40000
 8006a36:	3380      	adds	r3, #128	; 0x80
 8006a38:	4a45      	ldr	r2, [pc, #276]	; (8006b50 <small_model_configure_weights+0x288>)
 8006a3a:	60d3      	str	r3, [r2, #12]
    
    conv2d_4_conv2d_bias_array.format |= AI_FMT_FLAG_CONST;
 8006a3c:	4b45      	ldr	r3, [pc, #276]	; (8006b54 <small_model_configure_weights+0x28c>)
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006a44:	4a43      	ldr	r2, [pc, #268]	; (8006b54 <small_model_configure_weights+0x28c>)
 8006a46:	6013      	str	r3, [r2, #0]
    conv2d_4_conv2d_bias_array.data = AI_PTR(g_small_model_weights_map[0] + 336000);
 8006a48:	4b38      	ldr	r3, [pc, #224]	; (8006b2c <small_model_configure_weights+0x264>)
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	f503 23a4 	add.w	r3, r3, #335872	; 0x52000
 8006a50:	3380      	adds	r3, #128	; 0x80
 8006a52:	4a40      	ldr	r2, [pc, #256]	; (8006b54 <small_model_configure_weights+0x28c>)
 8006a54:	6093      	str	r3, [r2, #8]
    conv2d_4_conv2d_bias_array.data_start = AI_PTR(g_small_model_weights_map[0] + 336000);
 8006a56:	4b35      	ldr	r3, [pc, #212]	; (8006b2c <small_model_configure_weights+0x264>)
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	f503 23a4 	add.w	r3, r3, #335872	; 0x52000
 8006a5e:	3380      	adds	r3, #128	; 0x80
 8006a60:	4a3c      	ldr	r2, [pc, #240]	; (8006b54 <small_model_configure_weights+0x28c>)
 8006a62:	60d3      	str	r3, [r2, #12]
    
    dense_dense_weights_array.format |= AI_FMT_FLAG_CONST;
 8006a64:	4b3c      	ldr	r3, [pc, #240]	; (8006b58 <small_model_configure_weights+0x290>)
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006a6c:	4a3a      	ldr	r2, [pc, #232]	; (8006b58 <small_model_configure_weights+0x290>)
 8006a6e:	6013      	str	r3, [r2, #0]
    dense_dense_weights_array.data = AI_PTR(g_small_model_weights_map[0] + 336128);
 8006a70:	4b2e      	ldr	r3, [pc, #184]	; (8006b2c <small_model_configure_weights+0x264>)
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	f503 23a4 	add.w	r3, r3, #335872	; 0x52000
 8006a78:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8006a7c:	4a36      	ldr	r2, [pc, #216]	; (8006b58 <small_model_configure_weights+0x290>)
 8006a7e:	6093      	str	r3, [r2, #8]
    dense_dense_weights_array.data_start = AI_PTR(g_small_model_weights_map[0] + 336128);
 8006a80:	4b2a      	ldr	r3, [pc, #168]	; (8006b2c <small_model_configure_weights+0x264>)
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	f503 23a4 	add.w	r3, r3, #335872	; 0x52000
 8006a88:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8006a8c:	4a32      	ldr	r2, [pc, #200]	; (8006b58 <small_model_configure_weights+0x290>)
 8006a8e:	60d3      	str	r3, [r2, #12]
    
    dense_dense_bias_array.format |= AI_FMT_FLAG_CONST;
 8006a90:	4b32      	ldr	r3, [pc, #200]	; (8006b5c <small_model_configure_weights+0x294>)
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006a98:	4a30      	ldr	r2, [pc, #192]	; (8006b5c <small_model_configure_weights+0x294>)
 8006a9a:	6013      	str	r3, [r2, #0]
    dense_dense_bias_array.data = AI_PTR(g_small_model_weights_map[0] + 352512);
 8006a9c:	4b23      	ldr	r3, [pc, #140]	; (8006b2c <small_model_configure_weights+0x264>)
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	f503 23ac 	add.w	r3, r3, #352256	; 0x56000
 8006aa4:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8006aa8:	4a2c      	ldr	r2, [pc, #176]	; (8006b5c <small_model_configure_weights+0x294>)
 8006aaa:	6093      	str	r3, [r2, #8]
    dense_dense_bias_array.data_start = AI_PTR(g_small_model_weights_map[0] + 352512);
 8006aac:	4b1f      	ldr	r3, [pc, #124]	; (8006b2c <small_model_configure_weights+0x264>)
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	f503 23ac 	add.w	r3, r3, #352256	; 0x56000
 8006ab4:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8006ab8:	4a28      	ldr	r2, [pc, #160]	; (8006b5c <small_model_configure_weights+0x294>)
 8006aba:	60d3      	str	r3, [r2, #12]
    
    dense_1_dense_weights_array.format |= AI_FMT_FLAG_CONST;
 8006abc:	4b28      	ldr	r3, [pc, #160]	; (8006b60 <small_model_configure_weights+0x298>)
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006ac4:	4a26      	ldr	r2, [pc, #152]	; (8006b60 <small_model_configure_weights+0x298>)
 8006ac6:	6013      	str	r3, [r2, #0]
    dense_1_dense_weights_array.data = AI_PTR(g_small_model_weights_map[0] + 352768);
 8006ac8:	4b18      	ldr	r3, [pc, #96]	; (8006b2c <small_model_configure_weights+0x264>)
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	f503 23ac 	add.w	r3, r3, #352256	; 0x56000
 8006ad0:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8006ad4:	4a22      	ldr	r2, [pc, #136]	; (8006b60 <small_model_configure_weights+0x298>)
 8006ad6:	6093      	str	r3, [r2, #8]
    dense_1_dense_weights_array.data_start = AI_PTR(g_small_model_weights_map[0] + 352768);
 8006ad8:	4b14      	ldr	r3, [pc, #80]	; (8006b2c <small_model_configure_weights+0x264>)
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	f503 23ac 	add.w	r3, r3, #352256	; 0x56000
 8006ae0:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8006ae4:	4a1e      	ldr	r2, [pc, #120]	; (8006b60 <small_model_configure_weights+0x298>)
 8006ae6:	60d3      	str	r3, [r2, #12]
    
    dense_1_dense_bias_array.format |= AI_FMT_FLAG_CONST;
 8006ae8:	4b1e      	ldr	r3, [pc, #120]	; (8006b64 <small_model_configure_weights+0x29c>)
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006af0:	4a1c      	ldr	r2, [pc, #112]	; (8006b64 <small_model_configure_weights+0x29c>)
 8006af2:	6013      	str	r3, [r2, #0]
    dense_1_dense_bias_array.data = AI_PTR(g_small_model_weights_map[0] + 353280);
 8006af4:	4b0d      	ldr	r3, [pc, #52]	; (8006b2c <small_model_configure_weights+0x264>)
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	f503 23ac 	add.w	r3, r3, #352256	; 0x56000
 8006afc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006b00:	4a18      	ldr	r2, [pc, #96]	; (8006b64 <small_model_configure_weights+0x29c>)
 8006b02:	6093      	str	r3, [r2, #8]
    dense_1_dense_bias_array.data_start = AI_PTR(g_small_model_weights_map[0] + 353280);
 8006b04:	4b09      	ldr	r3, [pc, #36]	; (8006b2c <small_model_configure_weights+0x264>)
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	f503 23ac 	add.w	r3, r3, #352256	; 0x56000
 8006b0c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006b10:	4a14      	ldr	r2, [pc, #80]	; (8006b64 <small_model_configure_weights+0x29c>)
 8006b12:	60d3      	str	r3, [r2, #12]
    
    return true;
 8006b14:	2301      	movs	r3, #1
 8006b16:	e005      	b.n	8006b24 <small_model_configure_weights+0x25c>
  }
  AI_ERROR_TRAP(net_ctx, INIT_FAILED, NETWORK_WEIGHTS);
 8006b18:	2212      	movs	r2, #18
 8006b1a:	2130      	movs	r1, #48	; 0x30
 8006b1c:	6878      	ldr	r0, [r7, #4]
 8006b1e:	f000 faf7 	bl	8007110 <ai_platform_network_set_error>
  return false;
 8006b22:	2300      	movs	r3, #0
}
 8006b24:	4618      	mov	r0, r3
 8006b26:	3708      	adds	r7, #8
 8006b28:	46bd      	mov	sp, r7
 8006b2a:	bd80      	pop	{r7, pc}
 8006b2c:	20022414 	.word	0x20022414
 8006b30:	200000b0 	.word	0x200000b0
 8006b34:	200000c0 	.word	0x200000c0
 8006b38:	200000d0 	.word	0x200000d0
 8006b3c:	200000e0 	.word	0x200000e0
 8006b40:	200000f0 	.word	0x200000f0
 8006b44:	20000100 	.word	0x20000100
 8006b48:	20000110 	.word	0x20000110
 8006b4c:	20000120 	.word	0x20000120
 8006b50:	20000130 	.word	0x20000130
 8006b54:	20000140 	.word	0x20000140
 8006b58:	20000150 	.word	0x20000150
 8006b5c:	20000160 	.word	0x20000160
 8006b60:	20000170 	.word	0x20000170
 8006b64:	20000180 	.word	0x20000180

08006b68 <ai_small_model_get_error>:
  return false;
}

AI_API_ENTRY
ai_error ai_small_model_get_error(ai_handle network)
{
 8006b68:	b580      	push	{r7, lr}
 8006b6a:	b082      	sub	sp, #8
 8006b6c:	af00      	add	r7, sp, #0
 8006b6e:	6078      	str	r0, [r7, #4]
  return ai_platform_network_get_error(network);
 8006b70:	6878      	ldr	r0, [r7, #4]
 8006b72:	f000 fa53 	bl	800701c <ai_platform_network_get_error>
 8006b76:	4603      	mov	r3, r0
}
 8006b78:	4618      	mov	r0, r3
 8006b7a:	3708      	adds	r7, #8
 8006b7c:	46bd      	mov	sp, r7
 8006b7e:	bd80      	pop	{r7, pc}

08006b80 <ai_small_model_create>:

AI_API_ENTRY
ai_error ai_small_model_create(
  ai_handle* network, const ai_buffer* network_config)
{
 8006b80:	b580      	push	{r7, lr}
 8006b82:	b084      	sub	sp, #16
 8006b84:	af02      	add	r7, sp, #8
 8006b86:	6078      	str	r0, [r7, #4]
 8006b88:	6039      	str	r1, [r7, #0]
  return ai_platform_network_create(
 8006b8a:	2300      	movs	r3, #0
 8006b8c:	9301      	str	r3, [sp, #4]
 8006b8e:	2305      	movs	r3, #5
 8006b90:	9300      	str	r3, [sp, #0]
 8006b92:	2301      	movs	r3, #1
 8006b94:	4a04      	ldr	r2, [pc, #16]	; (8006ba8 <ai_small_model_create+0x28>)
 8006b96:	6839      	ldr	r1, [r7, #0]
 8006b98:	6878      	ldr	r0, [r7, #4]
 8006b9a:	f000 fc83 	bl	80074a4 <ai_platform_network_create>
 8006b9e:	4603      	mov	r3, r0
    network, network_config, 
    &AI_NET_OBJ_INSTANCE,
    AI_TOOLS_API_VERSION_MAJOR, AI_TOOLS_API_VERSION_MINOR, AI_TOOLS_API_VERSION_MICRO);
}
 8006ba0:	4618      	mov	r0, r3
 8006ba2:	3708      	adds	r7, #8
 8006ba4:	46bd      	mov	sp, r7
 8006ba6:	bd80      	pop	{r7, pc}
 8006ba8:	20000e64 	.word	0x20000e64

08006bac <ai_small_model_create_and_init>:

AI_API_ENTRY
ai_error ai_small_model_create_and_init(
  ai_handle* network, const ai_handle activations[], const ai_handle weights[])
{
 8006bac:	b580      	push	{r7, lr}
 8006bae:	b096      	sub	sp, #88	; 0x58
 8006bb0:	af00      	add	r7, sp, #0
 8006bb2:	60f8      	str	r0, [r7, #12]
 8006bb4:	60b9      	str	r1, [r7, #8]
 8006bb6:	607a      	str	r2, [r7, #4]
    ai_error err;
    ai_network_params params;

    err = ai_small_model_create(network, AI_SMALL_MODEL_DATA_CONFIG);
 8006bb8:	2100      	movs	r1, #0
 8006bba:	68f8      	ldr	r0, [r7, #12]
 8006bbc:	f7ff ffe0 	bl	8006b80 <ai_small_model_create>
 8006bc0:	4603      	mov	r3, r0
 8006bc2:	64fb      	str	r3, [r7, #76]	; 0x4c
    if (err.type != AI_ERROR_NONE)
 8006bc4:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 8006bc8:	2b00      	cmp	r3, #0
 8006bca:	d001      	beq.n	8006bd0 <ai_small_model_create_and_init+0x24>
        return err;
 8006bcc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006bce:	e05d      	b.n	8006c8c <ai_small_model_create_and_init+0xe0>
    if (ai_small_model_data_params_get(&params) != true) {
 8006bd0:	f107 0314 	add.w	r3, r7, #20
 8006bd4:	4618      	mov	r0, r3
 8006bd6:	f000 f8dd 	bl	8006d94 <ai_small_model_data_params_get>
 8006bda:	4603      	mov	r3, r0
 8006bdc:	f083 0301 	eor.w	r3, r3, #1
 8006be0:	b2db      	uxtb	r3, r3
 8006be2:	2b00      	cmp	r3, #0
 8006be4:	d008      	beq.n	8006bf8 <ai_small_model_create_and_init+0x4c>
        err = ai_small_model_get_error(*network);
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	4618      	mov	r0, r3
 8006bec:	f7ff ffbc 	bl	8006b68 <ai_small_model_get_error>
 8006bf0:	4603      	mov	r3, r0
 8006bf2:	64fb      	str	r3, [r7, #76]	; 0x4c
        return err;
 8006bf4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006bf6:	e049      	b.n	8006c8c <ai_small_model_create_and_init+0xe0>
    }
#if defined(AI_SMALL_MODEL_DATA_ACTIVATIONS_COUNT)
    if (activations) {
 8006bf8:	68bb      	ldr	r3, [r7, #8]
 8006bfa:	2b00      	cmp	r3, #0
 8006bfc:	d016      	beq.n	8006c2c <ai_small_model_create_and_init+0x80>
        /* set the addresses of the activations buffers */
        for (int idx=0;idx<params.map_activations.size;idx++)
 8006bfe:	2300      	movs	r3, #0
 8006c00:	657b      	str	r3, [r7, #84]	; 0x54
 8006c02:	e00e      	b.n	8006c22 <ai_small_model_create_and_init+0x76>
            AI_BUFFER_ARRAY_ITEM_SET_ADDRESS(&params.map_activations, idx, activations[idx]);
 8006c04:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8006c06:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006c08:	009b      	lsls	r3, r3, #2
 8006c0a:	68ba      	ldr	r2, [r7, #8]
 8006c0c:	4413      	add	r3, r2
 8006c0e:	681a      	ldr	r2, [r3, #0]
 8006c10:	f107 0314 	add.w	r3, r7, #20
 8006c14:	330c      	adds	r3, #12
 8006c16:	4618      	mov	r0, r3
 8006c18:	f000 f922 	bl	8006e60 <ai_buffer_array_item_set_address>
        for (int idx=0;idx<params.map_activations.size;idx++)
 8006c1c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006c1e:	3301      	adds	r3, #1
 8006c20:	657b      	str	r3, [r7, #84]	; 0x54
 8006c22:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8006c24:	461a      	mov	r2, r3
 8006c26:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006c28:	4293      	cmp	r3, r2
 8006c2a:	dbeb      	blt.n	8006c04 <ai_small_model_create_and_init+0x58>
    }
#endif
#if defined(AI_SMALL_MODEL_DATA_WEIGHTS_COUNT)
    if (weights) {
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	d016      	beq.n	8006c60 <ai_small_model_create_and_init+0xb4>
        /* set the addresses of the weight buffers */
        for (int idx=0;idx<params.map_weights.size;idx++)
 8006c32:	2300      	movs	r3, #0
 8006c34:	653b      	str	r3, [r7, #80]	; 0x50
 8006c36:	e00e      	b.n	8006c56 <ai_small_model_create_and_init+0xaa>
            AI_BUFFER_ARRAY_ITEM_SET_ADDRESS(&params.map_weights, idx, weights[idx]);
 8006c38:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8006c3a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006c3c:	009b      	lsls	r3, r3, #2
 8006c3e:	687a      	ldr	r2, [r7, #4]
 8006c40:	4413      	add	r3, r2
 8006c42:	681a      	ldr	r2, [r3, #0]
 8006c44:	f107 0314 	add.w	r3, r7, #20
 8006c48:	3304      	adds	r3, #4
 8006c4a:	4618      	mov	r0, r3
 8006c4c:	f000 f908 	bl	8006e60 <ai_buffer_array_item_set_address>
        for (int idx=0;idx<params.map_weights.size;idx++)
 8006c50:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006c52:	3301      	adds	r3, #1
 8006c54:	653b      	str	r3, [r7, #80]	; 0x50
 8006c56:	8b7b      	ldrh	r3, [r7, #26]
 8006c58:	461a      	mov	r2, r3
 8006c5a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006c5c:	4293      	cmp	r3, r2
 8006c5e:	dbeb      	blt.n	8006c38 <ai_small_model_create_and_init+0x8c>
    }
#endif
    if (ai_small_model_init(*network, &params) != true) {
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	f107 0214 	add.w	r2, r7, #20
 8006c68:	4611      	mov	r1, r2
 8006c6a:	4618      	mov	r0, r3
 8006c6c:	f000 f846 	bl	8006cfc <ai_small_model_init>
 8006c70:	4603      	mov	r3, r0
 8006c72:	f083 0301 	eor.w	r3, r3, #1
 8006c76:	b2db      	uxtb	r3, r3
 8006c78:	2b00      	cmp	r3, #0
 8006c7a:	d006      	beq.n	8006c8a <ai_small_model_create_and_init+0xde>
        err = ai_small_model_get_error(*network);
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	4618      	mov	r0, r3
 8006c82:	f7ff ff71 	bl	8006b68 <ai_small_model_get_error>
 8006c86:	4603      	mov	r3, r0
 8006c88:	64fb      	str	r3, [r7, #76]	; 0x4c
    }
    return err;
 8006c8a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
}
 8006c8c:	4618      	mov	r0, r3
 8006c8e:	3758      	adds	r7, #88	; 0x58
 8006c90:	46bd      	mov	sp, r7
 8006c92:	bd80      	pop	{r7, pc}

08006c94 <ai_small_model_inputs_get>:

AI_API_ENTRY
ai_buffer* ai_small_model_inputs_get(ai_handle network, ai_u16 *n_buffer)
{
 8006c94:	b580      	push	{r7, lr}
 8006c96:	b082      	sub	sp, #8
 8006c98:	af00      	add	r7, sp, #0
 8006c9a:	6078      	str	r0, [r7, #4]
 8006c9c:	6039      	str	r1, [r7, #0]
  if (network == AI_HANDLE_NULL) {
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	2b00      	cmp	r3, #0
 8006ca2:	d104      	bne.n	8006cae <ai_small_model_inputs_get+0x1a>
    network = (ai_handle)&AI_NET_OBJ_INSTANCE;
 8006ca4:	4b06      	ldr	r3, [pc, #24]	; (8006cc0 <ai_small_model_inputs_get+0x2c>)
 8006ca6:	607b      	str	r3, [r7, #4]
    ((ai_network *)network)->magic = AI_MAGIC_CONTEXT_TOKEN;
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	4a06      	ldr	r2, [pc, #24]	; (8006cc4 <ai_small_model_inputs_get+0x30>)
 8006cac:	601a      	str	r2, [r3, #0]
  }
  return ai_platform_inputs_get(network, n_buffer);
 8006cae:	6839      	ldr	r1, [r7, #0]
 8006cb0:	6878      	ldr	r0, [r7, #4]
 8006cb2:	f000 fa33 	bl	800711c <ai_platform_inputs_get>
 8006cb6:	4603      	mov	r3, r0
}
 8006cb8:	4618      	mov	r0, r3
 8006cba:	3708      	adds	r7, #8
 8006cbc:	46bd      	mov	sp, r7
 8006cbe:	bd80      	pop	{r7, pc}
 8006cc0:	20000e64 	.word	0x20000e64
 8006cc4:	a1c00100 	.word	0xa1c00100

08006cc8 <ai_small_model_outputs_get>:

AI_API_ENTRY
ai_buffer* ai_small_model_outputs_get(ai_handle network, ai_u16 *n_buffer)
{
 8006cc8:	b580      	push	{r7, lr}
 8006cca:	b082      	sub	sp, #8
 8006ccc:	af00      	add	r7, sp, #0
 8006cce:	6078      	str	r0, [r7, #4]
 8006cd0:	6039      	str	r1, [r7, #0]
  if (network == AI_HANDLE_NULL) {
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	2b00      	cmp	r3, #0
 8006cd6:	d104      	bne.n	8006ce2 <ai_small_model_outputs_get+0x1a>
    network = (ai_handle)&AI_NET_OBJ_INSTANCE;
 8006cd8:	4b06      	ldr	r3, [pc, #24]	; (8006cf4 <ai_small_model_outputs_get+0x2c>)
 8006cda:	607b      	str	r3, [r7, #4]
    ((ai_network *)network)->magic = AI_MAGIC_CONTEXT_TOKEN;
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	4a06      	ldr	r2, [pc, #24]	; (8006cf8 <ai_small_model_outputs_get+0x30>)
 8006ce0:	601a      	str	r2, [r3, #0]
  }
  return ai_platform_outputs_get(network, n_buffer);
 8006ce2:	6839      	ldr	r1, [r7, #0]
 8006ce4:	6878      	ldr	r0, [r7, #4]
 8006ce6:	f000 fafd 	bl	80072e4 <ai_platform_outputs_get>
 8006cea:	4603      	mov	r3, r0
}
 8006cec:	4618      	mov	r0, r3
 8006cee:	3708      	adds	r7, #8
 8006cf0:	46bd      	mov	sp, r7
 8006cf2:	bd80      	pop	{r7, pc}
 8006cf4:	20000e64 	.word	0x20000e64
 8006cf8:	a1c00100 	.word	0xa1c00100

08006cfc <ai_small_model_init>:
}

AI_API_ENTRY
ai_bool ai_small_model_init(
  ai_handle network, const ai_network_params* params)
{
 8006cfc:	b580      	push	{r7, lr}
 8006cfe:	b084      	sub	sp, #16
 8006d00:	af00      	add	r7, sp, #0
 8006d02:	6078      	str	r0, [r7, #4]
 8006d04:	6039      	str	r1, [r7, #0]
  ai_network* net_ctx = ai_platform_network_init(network, params);
 8006d06:	6839      	ldr	r1, [r7, #0]
 8006d08:	6878      	ldr	r0, [r7, #4]
 8006d0a:	f000 fcad 	bl	8007668 <ai_platform_network_init>
 8006d0e:	60f8      	str	r0, [r7, #12]
  if (!net_ctx) return false;
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	2b00      	cmp	r3, #0
 8006d14:	d101      	bne.n	8006d1a <ai_small_model_init+0x1e>
 8006d16:	2300      	movs	r3, #0
 8006d18:	e028      	b.n	8006d6c <ai_small_model_init+0x70>

  ai_bool ok = true;
 8006d1a:	2301      	movs	r3, #1
 8006d1c:	72fb      	strb	r3, [r7, #11]
  ok &= small_model_configure_weights(net_ctx, params);
 8006d1e:	6839      	ldr	r1, [r7, #0]
 8006d20:	68f8      	ldr	r0, [r7, #12]
 8006d22:	f7ff fdd1 	bl	80068c8 <small_model_configure_weights>
 8006d26:	4603      	mov	r3, r0
 8006d28:	461a      	mov	r2, r3
 8006d2a:	7afb      	ldrb	r3, [r7, #11]
 8006d2c:	4013      	ands	r3, r2
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	bf14      	ite	ne
 8006d32:	2301      	movne	r3, #1
 8006d34:	2300      	moveq	r3, #0
 8006d36:	72fb      	strb	r3, [r7, #11]
  ok &= small_model_configure_activations(net_ctx, params);
 8006d38:	6839      	ldr	r1, [r7, #0]
 8006d3a:	68f8      	ldr	r0, [r7, #12]
 8006d3c:	f7ff fce6 	bl	800670c <small_model_configure_activations>
 8006d40:	4603      	mov	r3, r0
 8006d42:	461a      	mov	r2, r3
 8006d44:	7afb      	ldrb	r3, [r7, #11]
 8006d46:	4013      	ands	r3, r2
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	bf14      	ite	ne
 8006d4c:	2301      	movne	r3, #1
 8006d4e:	2300      	moveq	r3, #0
 8006d50:	72fb      	strb	r3, [r7, #11]

  ok &= ai_platform_network_post_init(network);
 8006d52:	6878      	ldr	r0, [r7, #4]
 8006d54:	f000 fd82 	bl	800785c <ai_platform_network_post_init>
 8006d58:	4603      	mov	r3, r0
 8006d5a:	461a      	mov	r2, r3
 8006d5c:	7afb      	ldrb	r3, [r7, #11]
 8006d5e:	4013      	ands	r3, r2
 8006d60:	2b00      	cmp	r3, #0
 8006d62:	bf14      	ite	ne
 8006d64:	2301      	movne	r3, #1
 8006d66:	2300      	moveq	r3, #0
 8006d68:	72fb      	strb	r3, [r7, #11]

  return ok;
 8006d6a:	7afb      	ldrb	r3, [r7, #11]
}
 8006d6c:	4618      	mov	r0, r3
 8006d6e:	3710      	adds	r7, #16
 8006d70:	46bd      	mov	sp, r7
 8006d72:	bd80      	pop	{r7, pc}

08006d74 <ai_small_model_run>:


AI_API_ENTRY
ai_i32 ai_small_model_run(
  ai_handle network, const ai_buffer* input, ai_buffer* output)
{
 8006d74:	b580      	push	{r7, lr}
 8006d76:	b084      	sub	sp, #16
 8006d78:	af00      	add	r7, sp, #0
 8006d7a:	60f8      	str	r0, [r7, #12]
 8006d7c:	60b9      	str	r1, [r7, #8]
 8006d7e:	607a      	str	r2, [r7, #4]
  return ai_platform_network_process(network, input, output);
 8006d80:	687a      	ldr	r2, [r7, #4]
 8006d82:	68b9      	ldr	r1, [r7, #8]
 8006d84:	68f8      	ldr	r0, [r7, #12]
 8006d86:	f000 fdfd 	bl	8007984 <ai_platform_network_process>
 8006d8a:	4603      	mov	r3, r0
}
 8006d8c:	4618      	mov	r0, r3
 8006d8e:	3710      	adds	r7, #16
 8006d90:	46bd      	mov	sp, r7
 8006d92:	bd80      	pop	{r7, pc}

08006d94 <ai_small_model_data_params_get>:
 * @ingroup small_model_data
 * @return true if a valid configuration is present, false otherwise
 */
AI_API_ENTRY
ai_bool ai_small_model_data_params_get(ai_network_params* params)
{
 8006d94:	b580      	push	{r7, lr}
 8006d96:	b086      	sub	sp, #24
 8006d98:	af00      	add	r7, sp, #0
 8006d9a:	6078      	str	r0, [r7, #4]
  if (!params) return false;
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	2b00      	cmp	r3, #0
 8006da0:	d101      	bne.n	8006da6 <ai_small_model_data_params_get+0x12>
 8006da2:	2300      	movs	r3, #0
 8006da4:	e016      	b.n	8006dd4 <ai_small_model_data_params_get+0x40>
  
  const ai_buffer_array map_activations = 
 8006da6:	4a0d      	ldr	r2, [pc, #52]	; (8006ddc <ai_small_model_data_params_get+0x48>)
 8006da8:	f107 0310 	add.w	r3, r7, #16
 8006dac:	e892 0003 	ldmia.w	r2, {r0, r1}
 8006db0:	e883 0003 	stmia.w	r3, {r0, r1}
    AI_BUFFER_ARRAY_OBJ_INIT(AI_FLAG_NONE, AI_SMALL_MODEL_DATA_ACTIVATIONS_COUNT, g_small_model_data_map_activations);
  
  const ai_buffer_array map_weights = 
 8006db4:	4a0a      	ldr	r2, [pc, #40]	; (8006de0 <ai_small_model_data_params_get+0x4c>)
 8006db6:	f107 0308 	add.w	r3, r7, #8
 8006dba:	e892 0003 	ldmia.w	r2, {r0, r1}
 8006dbe:	e883 0003 	stmia.w	r3, {r0, r1}
    AI_BUFFER_ARRAY_OBJ_INIT(AI_FLAG_NONE, AI_SMALL_MODEL_DATA_WEIGHTS_COUNT, g_small_model_data_map_weights);

  return ai_platform_bind_network_params(params, &map_weights, &map_activations);
 8006dc2:	f107 0210 	add.w	r2, r7, #16
 8006dc6:	f107 0308 	add.w	r3, r7, #8
 8006dca:	4619      	mov	r1, r3
 8006dcc:	6878      	ldr	r0, [r7, #4]
 8006dce:	f000 f903 	bl	8006fd8 <ai_platform_bind_network_params>
 8006dd2:	4603      	mov	r3, r0
}
 8006dd4:	4618      	mov	r0, r3
 8006dd6:	3718      	adds	r7, #24
 8006dd8:	46bd      	mov	sp, r7
 8006dda:	bd80      	pop	{r7, pc}
 8006ddc:	0800b5d0 	.word	0x0800b5d0
 8006de0:	0800b5d8 	.word	0x0800b5d8

08006de4 <ai_buffer_get_size>:
 8006de4:	b378      	cbz	r0, 8006e46 <ai_buffer_get_size+0x62>
 8006de6:	b410      	push	{r4}
 8006de8:	6803      	ldr	r3, [r0, #0]
 8006dea:	4a17      	ldr	r2, [pc, #92]	; (8006e48 <ai_buffer_get_size+0x64>)
 8006dec:	f023 437e 	bic.w	r3, r3, #4261412864	; 0xfe000000
 8006df0:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8006df4:	4293      	cmp	r3, r2
 8006df6:	d01e      	beq.n	8006e36 <ai_buffer_get_size+0x52>
 8006df8:	6984      	ldr	r4, [r0, #24]
 8006dfa:	6862      	ldr	r2, [r4, #4]
 8006dfc:	7d03      	ldrb	r3, [r0, #20]
 8006dfe:	6941      	ldr	r1, [r0, #20]
 8006e00:	f1a3 0301 	sub.w	r3, r3, #1
 8006e04:	fab3 f383 	clz	r3, r3
 8006e08:	095b      	lsrs	r3, r3, #5
 8006e0a:	ebb3 2f11 	cmp.w	r3, r1, lsr #8
 8006e0e:	f3c1 2017 	ubfx	r0, r1, #8, #24
 8006e12:	da0b      	bge.n	8006e2c <ai_buffer_get_size+0x48>
 8006e14:	2b01      	cmp	r3, #1
 8006e16:	d102      	bne.n	8006e1e <ai_buffer_get_size+0x3a>
 8006e18:	2802      	cmp	r0, #2
 8006e1a:	d007      	beq.n	8006e2c <ai_buffer_get_size+0x48>
 8006e1c:	2302      	movs	r3, #2
 8006e1e:	f854 1023 	ldr.w	r1, [r4, r3, lsl #2]
 8006e22:	3301      	adds	r3, #1
 8006e24:	4298      	cmp	r0, r3
 8006e26:	fb01 f202 	mul.w	r2, r1, r2
 8006e2a:	d1f3      	bne.n	8006e14 <ai_buffer_get_size+0x30>
 8006e2c:	ea22 70e2 	bic.w	r0, r2, r2, asr #31
 8006e30:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006e34:	4770      	bx	lr
 8006e36:	2900      	cmp	r1, #0
 8006e38:	d0de      	beq.n	8006df8 <ai_buffer_get_size+0x14>
 8006e3a:	6984      	ldr	r4, [r0, #24]
 8006e3c:	6863      	ldr	r3, [r4, #4]
 8006e3e:	331f      	adds	r3, #31
 8006e40:	f023 021f 	bic.w	r2, r3, #31
 8006e44:	e7da      	b.n	8006dfc <ai_buffer_get_size+0x18>
 8006e46:	4770      	bx	lr
 8006e48:	000400c0 	.word	0x000400c0

08006e4c <ai_buffer_array_sane>:
 8006e4c:	b138      	cbz	r0, 8006e5e <ai_buffer_array_sane+0x12>
 8006e4e:	6843      	ldr	r3, [r0, #4]
 8006e50:	b123      	cbz	r3, 8006e5c <ai_buffer_array_sane+0x10>
 8006e52:	8840      	ldrh	r0, [r0, #2]
 8006e54:	3800      	subs	r0, #0
 8006e56:	bf18      	it	ne
 8006e58:	2001      	movne	r0, #1
 8006e5a:	4770      	bx	lr
 8006e5c:	4618      	mov	r0, r3
 8006e5e:	4770      	bx	lr

08006e60 <ai_buffer_array_item_set_address>:
 8006e60:	b150      	cbz	r0, 8006e78 <ai_buffer_array_item_set_address+0x18>
 8006e62:	6843      	ldr	r3, [r0, #4]
 8006e64:	b14b      	cbz	r3, 8006e7a <ai_buffer_array_item_set_address+0x1a>
 8006e66:	8840      	ldrh	r0, [r0, #2]
 8006e68:	b900      	cbnz	r0, 8006e6c <ai_buffer_array_item_set_address+0xc>
 8006e6a:	4770      	bx	lr
 8006e6c:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 8006e70:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 8006e74:	2001      	movs	r0, #1
 8006e76:	604a      	str	r2, [r1, #4]
 8006e78:	4770      	bx	lr
 8006e7a:	4618      	mov	r0, r3
 8006e7c:	4770      	bx	lr
 8006e7e:	bf00      	nop

08006e80 <_ai_platform_acquire_crc>:
 8006e80:	2001      	movs	r0, #1
 8006e82:	4770      	bx	lr

08006e84 <_ai_platform_release_crc>:
 8006e84:	4770      	bx	lr
 8006e86:	bf00      	nop

08006e88 <ai_platform_get_weights_map>:
 8006e88:	2a00      	cmp	r2, #0
 8006e8a:	d037      	beq.n	8006efc <ai_platform_get_weights_map+0x74>
 8006e8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e8e:	4604      	mov	r4, r0
 8006e90:	b1a0      	cbz	r0, 8006ebc <ai_platform_get_weights_map+0x34>
 8006e92:	460f      	mov	r7, r1
 8006e94:	b191      	cbz	r1, 8006ebc <ai_platform_get_weights_map+0x34>
 8006e96:	4b25      	ldr	r3, [pc, #148]	; (8006f2c <ai_platform_get_weights_map+0xa4>)
 8006e98:	6810      	ldr	r0, [r2, #0]
 8006e9a:	4298      	cmp	r0, r3
 8006e9c:	4615      	mov	r5, r2
 8006e9e:	d00f      	beq.n	8006ec0 <ai_platform_get_weights_map+0x38>
 8006ea0:	6855      	ldr	r5, [r2, #4]
 8006ea2:	b15d      	cbz	r5, 8006ebc <ai_platform_get_weights_map+0x34>
 8006ea4:	682e      	ldr	r6, [r5, #0]
 8006ea6:	429e      	cmp	r6, r3
 8006ea8:	d02a      	beq.n	8006f00 <ai_platform_get_weights_map+0x78>
 8006eaa:	f1a1 0001 	sub.w	r0, r1, #1
 8006eae:	6025      	str	r5, [r4, #0]
 8006eb0:	fab0 f080 	clz	r0, r0
 8006eb4:	0940      	lsrs	r0, r0, #5
 8006eb6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006eb8:	42a7      	cmp	r7, r4
 8006eba:	d034      	beq.n	8006f26 <ai_platform_get_weights_map+0x9e>
 8006ebc:	2000      	movs	r0, #0
 8006ebe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006ec0:	1d10      	adds	r0, r2, #4
 8006ec2:	f7ff ffc3 	bl	8006e4c <ai_buffer_array_sane>
 8006ec6:	2800      	cmp	r0, #0
 8006ec8:	d0f8      	beq.n	8006ebc <ai_platform_get_weights_map+0x34>
 8006eca:	88eb      	ldrh	r3, [r5, #6]
 8006ecc:	429f      	cmp	r7, r3
 8006ece:	d1f5      	bne.n	8006ebc <ai_platform_get_weights_map+0x34>
 8006ed0:	f04f 0e00 	mov.w	lr, #0
 8006ed4:	1f23      	subs	r3, r4, #4
 8006ed6:	4670      	mov	r0, lr
 8006ed8:	68aa      	ldr	r2, [r5, #8]
 8006eda:	eb02 0c0e 	add.w	ip, r2, lr
 8006ede:	f10e 0e1c 	add.w	lr, lr, #28
 8006ee2:	f8dc 4004 	ldr.w	r4, [ip, #4]
 8006ee6:	b124      	cbz	r4, 8006ef2 <ai_platform_get_weights_map+0x6a>
 8006ee8:	3001      	adds	r0, #1
 8006eea:	4287      	cmp	r7, r0
 8006eec:	f843 4f04 	str.w	r4, [r3, #4]!
 8006ef0:	d1f2      	bne.n	8006ed8 <ai_platform_get_weights_map+0x50>
 8006ef2:	1a38      	subs	r0, r7, r0
 8006ef4:	fab0 f080 	clz	r0, r0
 8006ef8:	0940      	lsrs	r0, r0, #5
 8006efa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006efc:	2000      	movs	r0, #0
 8006efe:	4770      	bx	lr
 8006f00:	1f23      	subs	r3, r4, #4
 8006f02:	4628      	mov	r0, r5
 8006f04:	2400      	movs	r4, #0
 8006f06:	e000      	b.n	8006f0a <ai_platform_get_weights_map+0x82>
 8006f08:	4614      	mov	r4, r2
 8006f0a:	f850 2f04 	ldr.w	r2, [r0, #4]!
 8006f0e:	42b2      	cmp	r2, r6
 8006f10:	d0d2      	beq.n	8006eb8 <ai_platform_get_weights_map+0x30>
 8006f12:	f843 2f04 	str.w	r2, [r3, #4]!
 8006f16:	1c62      	adds	r2, r4, #1
 8006f18:	4297      	cmp	r7, r2
 8006f1a:	d1f5      	bne.n	8006f08 <ai_platform_get_weights_map+0x80>
 8006f1c:	3402      	adds	r4, #2
 8006f1e:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 8006f22:	42b3      	cmp	r3, r6
 8006f24:	d1ca      	bne.n	8006ebc <ai_platform_get_weights_map+0x34>
 8006f26:	2001      	movs	r0, #1
 8006f28:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006f2a:	bf00      	nop
 8006f2c:	a1facade 	.word	0xa1facade

08006f30 <ai_platform_get_activations_map>:
 8006f30:	2a00      	cmp	r2, #0
 8006f32:	d038      	beq.n	8006fa6 <ai_platform_get_activations_map+0x76>
 8006f34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006f36:	4604      	mov	r4, r0
 8006f38:	b1a0      	cbz	r0, 8006f64 <ai_platform_get_activations_map+0x34>
 8006f3a:	460f      	mov	r7, r1
 8006f3c:	b191      	cbz	r1, 8006f64 <ai_platform_get_activations_map+0x34>
 8006f3e:	4b25      	ldr	r3, [pc, #148]	; (8006fd4 <ai_platform_get_activations_map+0xa4>)
 8006f40:	6810      	ldr	r0, [r2, #0]
 8006f42:	4298      	cmp	r0, r3
 8006f44:	4615      	mov	r5, r2
 8006f46:	d00f      	beq.n	8006f68 <ai_platform_get_activations_map+0x38>
 8006f48:	6a15      	ldr	r5, [r2, #32]
 8006f4a:	b15d      	cbz	r5, 8006f64 <ai_platform_get_activations_map+0x34>
 8006f4c:	682e      	ldr	r6, [r5, #0]
 8006f4e:	429e      	cmp	r6, r3
 8006f50:	d02b      	beq.n	8006faa <ai_platform_get_activations_map+0x7a>
 8006f52:	f1a1 0001 	sub.w	r0, r1, #1
 8006f56:	6025      	str	r5, [r4, #0]
 8006f58:	fab0 f080 	clz	r0, r0
 8006f5c:	0940      	lsrs	r0, r0, #5
 8006f5e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006f60:	42a7      	cmp	r7, r4
 8006f62:	d035      	beq.n	8006fd0 <ai_platform_get_activations_map+0xa0>
 8006f64:	2000      	movs	r0, #0
 8006f66:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006f68:	f102 000c 	add.w	r0, r2, #12
 8006f6c:	f7ff ff6e 	bl	8006e4c <ai_buffer_array_sane>
 8006f70:	2800      	cmp	r0, #0
 8006f72:	d0f7      	beq.n	8006f64 <ai_platform_get_activations_map+0x34>
 8006f74:	89eb      	ldrh	r3, [r5, #14]
 8006f76:	429f      	cmp	r7, r3
 8006f78:	d1f4      	bne.n	8006f64 <ai_platform_get_activations_map+0x34>
 8006f7a:	f04f 0e00 	mov.w	lr, #0
 8006f7e:	1f23      	subs	r3, r4, #4
 8006f80:	4670      	mov	r0, lr
 8006f82:	692a      	ldr	r2, [r5, #16]
 8006f84:	eb02 0c0e 	add.w	ip, r2, lr
 8006f88:	f10e 0e1c 	add.w	lr, lr, #28
 8006f8c:	f8dc 4004 	ldr.w	r4, [ip, #4]
 8006f90:	b124      	cbz	r4, 8006f9c <ai_platform_get_activations_map+0x6c>
 8006f92:	3001      	adds	r0, #1
 8006f94:	4287      	cmp	r7, r0
 8006f96:	f843 4f04 	str.w	r4, [r3, #4]!
 8006f9a:	d1f2      	bne.n	8006f82 <ai_platform_get_activations_map+0x52>
 8006f9c:	1a38      	subs	r0, r7, r0
 8006f9e:	fab0 f080 	clz	r0, r0
 8006fa2:	0940      	lsrs	r0, r0, #5
 8006fa4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006fa6:	2000      	movs	r0, #0
 8006fa8:	4770      	bx	lr
 8006faa:	1f23      	subs	r3, r4, #4
 8006fac:	4628      	mov	r0, r5
 8006fae:	2400      	movs	r4, #0
 8006fb0:	e000      	b.n	8006fb4 <ai_platform_get_activations_map+0x84>
 8006fb2:	4614      	mov	r4, r2
 8006fb4:	f850 2f04 	ldr.w	r2, [r0, #4]!
 8006fb8:	42b2      	cmp	r2, r6
 8006fba:	d0d1      	beq.n	8006f60 <ai_platform_get_activations_map+0x30>
 8006fbc:	f843 2f04 	str.w	r2, [r3, #4]!
 8006fc0:	1c62      	adds	r2, r4, #1
 8006fc2:	4297      	cmp	r7, r2
 8006fc4:	d1f5      	bne.n	8006fb2 <ai_platform_get_activations_map+0x82>
 8006fc6:	3402      	adds	r4, #2
 8006fc8:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 8006fcc:	42b3      	cmp	r3, r6
 8006fce:	d1c9      	bne.n	8006f64 <ai_platform_get_activations_map+0x34>
 8006fd0:	2001      	movs	r0, #1
 8006fd2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006fd4:	a1facade 	.word	0xa1facade

08006fd8 <ai_platform_bind_network_params>:
 8006fd8:	b1a0      	cbz	r0, 8007004 <ai_platform_bind_network_params+0x2c>
 8006fda:	b1b1      	cbz	r1, 800700a <ai_platform_bind_network_params+0x32>
 8006fdc:	b1c2      	cbz	r2, 8007010 <ai_platform_bind_network_params+0x38>
 8006fde:	b410      	push	{r4}
 8006fe0:	4603      	mov	r3, r0
 8006fe2:	4c0d      	ldr	r4, [pc, #52]	; (8007018 <ai_platform_bind_network_params+0x40>)
 8006fe4:	f843 4b04 	str.w	r4, [r3], #4
 8006fe8:	f100 0c0c 	add.w	ip, r0, #12
 8006fec:	c903      	ldmia	r1, {r0, r1}
 8006fee:	e883 0003 	stmia.w	r3, {r0, r1}
 8006ff2:	e892 0003 	ldmia.w	r2, {r0, r1}
 8006ff6:	e88c 0003 	stmia.w	ip, {r0, r1}
 8006ffa:	2301      	movs	r3, #1
 8006ffc:	4618      	mov	r0, r3
 8006ffe:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007002:	4770      	bx	lr
 8007004:	4603      	mov	r3, r0
 8007006:	4618      	mov	r0, r3
 8007008:	4770      	bx	lr
 800700a:	460b      	mov	r3, r1
 800700c:	4618      	mov	r0, r3
 800700e:	4770      	bx	lr
 8007010:	4613      	mov	r3, r2
 8007012:	4618      	mov	r0, r3
 8007014:	4770      	bx	lr
 8007016:	bf00      	nop
 8007018:	a1facade 	.word	0xa1facade

0800701c <ai_platform_network_get_error>:
 800701c:	b510      	push	{r4, lr}
 800701e:	b318      	cbz	r0, 8007068 <ai_platform_network_get_error+0x4c>
 8007020:	4b34      	ldr	r3, [pc, #208]	; (80070f4 <ai_platform_network_get_error+0xd8>)
 8007022:	6802      	ldr	r2, [r0, #0]
 8007024:	429a      	cmp	r2, r3
 8007026:	4604      	mov	r4, r0
 8007028:	d11e      	bne.n	8007068 <ai_platform_network_get_error+0x4c>
 800702a:	4a33      	ldr	r2, [pc, #204]	; (80070f8 <ai_platform_network_get_error+0xdc>)
 800702c:	6813      	ldr	r3, [r2, #0]
 800702e:	f023 0301 	bic.w	r3, r3, #1
 8007032:	6013      	str	r3, [r2, #0]
 8007034:	f7ff ff24 	bl	8006e80 <_ai_platform_acquire_crc>
 8007038:	4b30      	ldr	r3, [pc, #192]	; (80070fc <ai_platform_network_get_error+0xe0>)
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8007040:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007044:	d041      	beq.n	80070ca <ai_platform_network_get_error+0xae>
 8007046:	4a2e      	ldr	r2, [pc, #184]	; (8007100 <ai_platform_network_get_error+0xe4>)
 8007048:	2301      	movs	r3, #1
 800704a:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 800704e:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8007052:	2b00      	cmp	r3, #0
 8007054:	d1fb      	bne.n	800704e <ai_platform_network_get_error+0x32>
 8007056:	4b2b      	ldr	r3, [pc, #172]	; (8007104 <ai_platform_network_get_error+0xe8>)
 8007058:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 800705c:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8007060:	4b29      	ldr	r3, [pc, #164]	; (8007108 <ai_platform_network_get_error+0xec>)
 8007062:	429a      	cmp	r2, r3
 8007064:	d03d      	beq.n	80070e2 <ai_platform_network_get_error+0xc6>
 8007066:	e7fe      	b.n	8007066 <ai_platform_network_get_error+0x4a>
 8007068:	4a23      	ldr	r2, [pc, #140]	; (80070f8 <ai_platform_network_get_error+0xdc>)
 800706a:	6813      	ldr	r3, [r2, #0]
 800706c:	f023 0301 	bic.w	r3, r3, #1
 8007070:	6013      	str	r3, [r2, #0]
 8007072:	f7ff ff05 	bl	8006e80 <_ai_platform_acquire_crc>
 8007076:	4b21      	ldr	r3, [pc, #132]	; (80070fc <ai_platform_network_get_error+0xe0>)
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800707e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007082:	d010      	beq.n	80070a6 <ai_platform_network_get_error+0x8a>
 8007084:	4a1e      	ldr	r2, [pc, #120]	; (8007100 <ai_platform_network_get_error+0xe4>)
 8007086:	2301      	movs	r3, #1
 8007088:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 800708c:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8007090:	2b00      	cmp	r3, #0
 8007092:	d1fb      	bne.n	800708c <ai_platform_network_get_error+0x70>
 8007094:	4b1b      	ldr	r3, [pc, #108]	; (8007104 <ai_platform_network_get_error+0xe8>)
 8007096:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 800709a:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 800709e:	4b1a      	ldr	r3, [pc, #104]	; (8007108 <ai_platform_network_get_error+0xec>)
 80070a0:	429a      	cmp	r2, r3
 80070a2:	d00d      	beq.n	80070c0 <ai_platform_network_get_error+0xa4>
 80070a4:	e7fe      	b.n	80070a4 <ai_platform_network_get_error+0x88>
 80070a6:	4a19      	ldr	r2, [pc, #100]	; (800710c <ai_platform_network_get_error+0xf0>)
 80070a8:	2301      	movs	r3, #1
 80070aa:	6093      	str	r3, [r2, #8]
 80070ac:	6893      	ldr	r3, [r2, #8]
 80070ae:	2b00      	cmp	r3, #0
 80070b0:	d1fc      	bne.n	80070ac <ai_platform_network_get_error+0x90>
 80070b2:	4b14      	ldr	r3, [pc, #80]	; (8007104 <ai_platform_network_get_error+0xe8>)
 80070b4:	6013      	str	r3, [r2, #0]
 80070b6:	6812      	ldr	r2, [r2, #0]
 80070b8:	4b13      	ldr	r3, [pc, #76]	; (8007108 <ai_platform_network_get_error+0xec>)
 80070ba:	429a      	cmp	r2, r3
 80070bc:	d000      	beq.n	80070c0 <ai_platform_network_get_error+0xa4>
 80070be:	e7fe      	b.n	80070be <ai_platform_network_get_error+0xa2>
 80070c0:	f7ff fee0 	bl	8006e84 <_ai_platform_release_crc>
 80070c4:	f241 0010 	movw	r0, #4112	; 0x1010
 80070c8:	bd10      	pop	{r4, pc}
 80070ca:	4a10      	ldr	r2, [pc, #64]	; (800710c <ai_platform_network_get_error+0xf0>)
 80070cc:	2301      	movs	r3, #1
 80070ce:	6093      	str	r3, [r2, #8]
 80070d0:	6893      	ldr	r3, [r2, #8]
 80070d2:	2b00      	cmp	r3, #0
 80070d4:	d1fc      	bne.n	80070d0 <ai_platform_network_get_error+0xb4>
 80070d6:	4b0b      	ldr	r3, [pc, #44]	; (8007104 <ai_platform_network_get_error+0xe8>)
 80070d8:	6013      	str	r3, [r2, #0]
 80070da:	6812      	ldr	r2, [r2, #0]
 80070dc:	4b0a      	ldr	r3, [pc, #40]	; (8007108 <ai_platform_network_get_error+0xec>)
 80070de:	429a      	cmp	r2, r3
 80070e0:	d107      	bne.n	80070f2 <ai_platform_network_get_error+0xd6>
 80070e2:	f7ff fecf 	bl	8006e84 <_ai_platform_release_crc>
 80070e6:	f104 0010 	add.w	r0, r4, #16
 80070ea:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80070ee:	f000 bed7 	b.w	8007ea0 <core_get_error>
 80070f2:	e7fe      	b.n	80070f2 <ai_platform_network_get_error+0xd6>
 80070f4:	a1c00100 	.word	0xa1c00100
 80070f8:	e0002000 	.word	0xe0002000
 80070fc:	e0042000 	.word	0xe0042000
 8007100:	58024000 	.word	0x58024000
 8007104:	f407a5c2 	.word	0xf407a5c2
 8007108:	b5e8b5cd 	.word	0xb5e8b5cd
 800710c:	40023000 	.word	0x40023000

08007110 <ai_platform_network_set_error>:
 8007110:	b110      	cbz	r0, 8007118 <ai_platform_network_set_error+0x8>
 8007112:	3010      	adds	r0, #16
 8007114:	f000 beca 	b.w	8007eac <core_set_error>
 8007118:	4770      	bx	lr
 800711a:	bf00      	nop

0800711c <ai_platform_inputs_get>:
 800711c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007120:	b085      	sub	sp, #20
 8007122:	9102      	str	r1, [sp, #8]
 8007124:	b318      	cbz	r0, 800716e <ai_platform_inputs_get+0x52>
 8007126:	4b68      	ldr	r3, [pc, #416]	; (80072c8 <ai_platform_inputs_get+0x1ac>)
 8007128:	6802      	ldr	r2, [r0, #0]
 800712a:	429a      	cmp	r2, r3
 800712c:	4607      	mov	r7, r0
 800712e:	d11e      	bne.n	800716e <ai_platform_inputs_get+0x52>
 8007130:	4a66      	ldr	r2, [pc, #408]	; (80072cc <ai_platform_inputs_get+0x1b0>)
 8007132:	6813      	ldr	r3, [r2, #0]
 8007134:	f023 0301 	bic.w	r3, r3, #1
 8007138:	6013      	str	r3, [r2, #0]
 800713a:	f7ff fea1 	bl	8006e80 <_ai_platform_acquire_crc>
 800713e:	4b64      	ldr	r3, [pc, #400]	; (80072d0 <ai_platform_inputs_get+0x1b4>)
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8007146:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800714a:	d042      	beq.n	80071d2 <ai_platform_inputs_get+0xb6>
 800714c:	4a61      	ldr	r2, [pc, #388]	; (80072d4 <ai_platform_inputs_get+0x1b8>)
 800714e:	2301      	movs	r3, #1
 8007150:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8007154:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8007158:	2b00      	cmp	r3, #0
 800715a:	d1fb      	bne.n	8007154 <ai_platform_inputs_get+0x38>
 800715c:	4b5e      	ldr	r3, [pc, #376]	; (80072d8 <ai_platform_inputs_get+0x1bc>)
 800715e:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 8007162:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8007166:	4b5d      	ldr	r3, [pc, #372]	; (80072dc <ai_platform_inputs_get+0x1c0>)
 8007168:	429a      	cmp	r2, r3
 800716a:	d03e      	beq.n	80071ea <ai_platform_inputs_get+0xce>
 800716c:	e7fe      	b.n	800716c <ai_platform_inputs_get+0x50>
 800716e:	4a57      	ldr	r2, [pc, #348]	; (80072cc <ai_platform_inputs_get+0x1b0>)
 8007170:	6813      	ldr	r3, [r2, #0]
 8007172:	f023 0301 	bic.w	r3, r3, #1
 8007176:	6013      	str	r3, [r2, #0]
 8007178:	f7ff fe82 	bl	8006e80 <_ai_platform_acquire_crc>
 800717c:	4b54      	ldr	r3, [pc, #336]	; (80072d0 <ai_platform_inputs_get+0x1b4>)
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8007184:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007188:	d010      	beq.n	80071ac <ai_platform_inputs_get+0x90>
 800718a:	4a52      	ldr	r2, [pc, #328]	; (80072d4 <ai_platform_inputs_get+0x1b8>)
 800718c:	2301      	movs	r3, #1
 800718e:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8007192:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8007196:	2b00      	cmp	r3, #0
 8007198:	d1fb      	bne.n	8007192 <ai_platform_inputs_get+0x76>
 800719a:	4b4f      	ldr	r3, [pc, #316]	; (80072d8 <ai_platform_inputs_get+0x1bc>)
 800719c:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 80071a0:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 80071a4:	4b4d      	ldr	r3, [pc, #308]	; (80072dc <ai_platform_inputs_get+0x1c0>)
 80071a6:	429a      	cmp	r2, r3
 80071a8:	d00d      	beq.n	80071c6 <ai_platform_inputs_get+0xaa>
 80071aa:	e7fe      	b.n	80071aa <ai_platform_inputs_get+0x8e>
 80071ac:	4a4c      	ldr	r2, [pc, #304]	; (80072e0 <ai_platform_inputs_get+0x1c4>)
 80071ae:	2301      	movs	r3, #1
 80071b0:	6093      	str	r3, [r2, #8]
 80071b2:	6893      	ldr	r3, [r2, #8]
 80071b4:	2b00      	cmp	r3, #0
 80071b6:	d1fc      	bne.n	80071b2 <ai_platform_inputs_get+0x96>
 80071b8:	4b47      	ldr	r3, [pc, #284]	; (80072d8 <ai_platform_inputs_get+0x1bc>)
 80071ba:	6013      	str	r3, [r2, #0]
 80071bc:	6812      	ldr	r2, [r2, #0]
 80071be:	4b47      	ldr	r3, [pc, #284]	; (80072dc <ai_platform_inputs_get+0x1c0>)
 80071c0:	429a      	cmp	r2, r3
 80071c2:	d000      	beq.n	80071c6 <ai_platform_inputs_get+0xaa>
 80071c4:	e7fe      	b.n	80071c4 <ai_platform_inputs_get+0xa8>
 80071c6:	f7ff fe5d 	bl	8006e84 <_ai_platform_release_crc>
 80071ca:	2000      	movs	r0, #0
 80071cc:	b005      	add	sp, #20
 80071ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80071d2:	4a43      	ldr	r2, [pc, #268]	; (80072e0 <ai_platform_inputs_get+0x1c4>)
 80071d4:	2301      	movs	r3, #1
 80071d6:	6093      	str	r3, [r2, #8]
 80071d8:	6893      	ldr	r3, [r2, #8]
 80071da:	2b00      	cmp	r3, #0
 80071dc:	d1fc      	bne.n	80071d8 <ai_platform_inputs_get+0xbc>
 80071de:	4b3e      	ldr	r3, [pc, #248]	; (80072d8 <ai_platform_inputs_get+0x1bc>)
 80071e0:	6013      	str	r3, [r2, #0]
 80071e2:	6812      	ldr	r2, [r2, #0]
 80071e4:	4b3d      	ldr	r3, [pc, #244]	; (80072dc <ai_platform_inputs_get+0x1c0>)
 80071e6:	429a      	cmp	r2, r3
 80071e8:	d157      	bne.n	800729a <ai_platform_inputs_get+0x17e>
 80071ea:	f7ff fe4b 	bl	8006e84 <_ai_platform_release_crc>
 80071ee:	9a02      	ldr	r2, [sp, #8]
 80071f0:	b10a      	cbz	r2, 80071f6 <ai_platform_inputs_get+0xda>
 80071f2:	2300      	movs	r3, #0
 80071f4:	8013      	strh	r3, [r2, #0]
 80071f6:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80071f8:	2b00      	cmp	r3, #0
 80071fa:	d04f      	beq.n	800729c <ai_platform_inputs_get+0x180>
 80071fc:	f8d7 a030 	ldr.w	sl, [r7, #48]	; 0x30
 8007200:	f1ba 0f00 	cmp.w	sl, #0
 8007204:	d04a      	beq.n	800729c <ai_platform_inputs_get+0x180>
 8007206:	f04f 0b00 	mov.w	fp, #0
 800720a:	465d      	mov	r5, fp
 800720c:	9703      	str	r7, [sp, #12]
 800720e:	e016      	b.n	800723e <ai_platform_inputs_get+0x122>
 8007210:	9901      	ldr	r1, [sp, #4]
 8007212:	2301      	movs	r3, #1
 8007214:	507b      	str	r3, [r7, r1]
 8007216:	69b1      	ldr	r1, [r6, #24]
 8007218:	6849      	ldr	r1, [r1, #4]
 800721a:	6121      	str	r1, [r4, #16]
 800721c:	f04f 0301 	mov.w	r3, #1
 8007220:	7523      	strb	r3, [r4, #20]
 8007222:	e9c4 c200 	strd	ip, r2, [r4]
 8007226:	6962      	ldr	r2, [r4, #20]
 8007228:	60a0      	str	r0, [r4, #8]
 800722a:	2300      	movs	r3, #0
 800722c:	f369 221f 	bfi	r2, r9, #8, #24
 8007230:	f8c4 8018 	str.w	r8, [r4, #24]
 8007234:	60e3      	str	r3, [r4, #12]
 8007236:	3501      	adds	r5, #1
 8007238:	f10b 0b1c 	add.w	fp, fp, #28
 800723c:	6162      	str	r2, [r4, #20]
 800723e:	f8ba 3000 	ldrh.w	r3, [sl]
 8007242:	42ab      	cmp	r3, r5
 8007244:	b2aa      	uxth	r2, r5
 8007246:	d931      	bls.n	80072ac <ai_platform_inputs_get+0x190>
 8007248:	f8da 3004 	ldr.w	r3, [sl, #4]
 800724c:	00e9      	lsls	r1, r5, #3
 800724e:	9101      	str	r1, [sp, #4]
 8007250:	b363      	cbz	r3, 80072ac <ai_platform_inputs_get+0x190>
 8007252:	f853 6025 	ldr.w	r6, [r3, r5, lsl #2]
 8007256:	b34e      	cbz	r6, 80072ac <ai_platform_inputs_get+0x190>
 8007258:	f8da 3008 	ldr.w	r3, [sl, #8]
 800725c:	69b2      	ldr	r2, [r6, #24]
 800725e:	f8d6 800c 	ldr.w	r8, [r6, #12]
 8007262:	6810      	ldr	r0, [r2, #0]
 8007264:	e9d3 4701 	ldrd	r4, r7, [r3, #4]
 8007268:	68b3      	ldr	r3, [r6, #8]
 800726a:	f3c3 2917 	ubfx	r9, r3, #8, #24
 800726e:	f002 fecd 	bl	800a00c <ai_array_to_buffer_fmt>
 8007272:	69b1      	ldr	r1, [r6, #24]
 8007274:	4684      	mov	ip, r0
 8007276:	eb07 00c5 	add.w	r0, r7, r5, lsl #3
 800727a:	688a      	ldr	r2, [r1, #8]
 800727c:	445c      	add	r4, fp
 800727e:	2800      	cmp	r0, #0
 8007280:	d0ca      	beq.n	8007218 <ai_platform_inputs_get+0xfc>
 8007282:	2100      	movs	r1, #0
 8007284:	f847 1035 	str.w	r1, [r7, r5, lsl #3]
 8007288:	6831      	ldr	r1, [r6, #0]
 800728a:	6041      	str	r1, [r0, #4]
 800728c:	b111      	cbz	r1, 8007294 <ai_platform_inputs_get+0x178>
 800728e:	8849      	ldrh	r1, [r1, #2]
 8007290:	2900      	cmp	r1, #0
 8007292:	d1bd      	bne.n	8007210 <ai_platform_inputs_get+0xf4>
 8007294:	69b1      	ldr	r1, [r6, #24]
 8007296:	2000      	movs	r0, #0
 8007298:	e7be      	b.n	8007218 <ai_platform_inputs_get+0xfc>
 800729a:	e7fe      	b.n	800729a <ai_platform_inputs_get+0x17e>
 800729c:	2218      	movs	r2, #24
 800729e:	2111      	movs	r1, #17
 80072a0:	f107 0010 	add.w	r0, r7, #16
 80072a4:	f000 fe02 	bl	8007eac <core_set_error>
 80072a8:	2000      	movs	r0, #0
 80072aa:	e78f      	b.n	80071cc <ai_platform_inputs_get+0xb0>
 80072ac:	9f03      	ldr	r7, [sp, #12]
 80072ae:	2a00      	cmp	r2, #0
 80072b0:	d0f4      	beq.n	800729c <ai_platform_inputs_get+0x180>
 80072b2:	f8da 3008 	ldr.w	r3, [sl, #8]
 80072b6:	6858      	ldr	r0, [r3, #4]
 80072b8:	9b02      	ldr	r3, [sp, #8]
 80072ba:	2b00      	cmp	r3, #0
 80072bc:	d086      	beq.n	80071cc <ai_platform_inputs_get+0xb0>
 80072be:	801a      	strh	r2, [r3, #0]
 80072c0:	b005      	add	sp, #20
 80072c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80072c6:	bf00      	nop
 80072c8:	a1c00100 	.word	0xa1c00100
 80072cc:	e0002000 	.word	0xe0002000
 80072d0:	e0042000 	.word	0xe0042000
 80072d4:	58024000 	.word	0x58024000
 80072d8:	f407a5c2 	.word	0xf407a5c2
 80072dc:	b5e8b5cd 	.word	0xb5e8b5cd
 80072e0:	40023000 	.word	0x40023000

080072e4 <ai_platform_outputs_get>:
 80072e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80072e8:	b085      	sub	sp, #20
 80072ea:	9102      	str	r1, [sp, #8]
 80072ec:	b318      	cbz	r0, 8007336 <ai_platform_outputs_get+0x52>
 80072ee:	4b66      	ldr	r3, [pc, #408]	; (8007488 <ai_platform_outputs_get+0x1a4>)
 80072f0:	6802      	ldr	r2, [r0, #0]
 80072f2:	429a      	cmp	r2, r3
 80072f4:	4607      	mov	r7, r0
 80072f6:	d11e      	bne.n	8007336 <ai_platform_outputs_get+0x52>
 80072f8:	4a64      	ldr	r2, [pc, #400]	; (800748c <ai_platform_outputs_get+0x1a8>)
 80072fa:	6813      	ldr	r3, [r2, #0]
 80072fc:	f023 0301 	bic.w	r3, r3, #1
 8007300:	6013      	str	r3, [r2, #0]
 8007302:	f7ff fdbd 	bl	8006e80 <_ai_platform_acquire_crc>
 8007306:	4b62      	ldr	r3, [pc, #392]	; (8007490 <ai_platform_outputs_get+0x1ac>)
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800730e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007312:	d042      	beq.n	800739a <ai_platform_outputs_get+0xb6>
 8007314:	4a5f      	ldr	r2, [pc, #380]	; (8007494 <ai_platform_outputs_get+0x1b0>)
 8007316:	2301      	movs	r3, #1
 8007318:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 800731c:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8007320:	2b00      	cmp	r3, #0
 8007322:	d1fb      	bne.n	800731c <ai_platform_outputs_get+0x38>
 8007324:	4b5c      	ldr	r3, [pc, #368]	; (8007498 <ai_platform_outputs_get+0x1b4>)
 8007326:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 800732a:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 800732e:	4b5b      	ldr	r3, [pc, #364]	; (800749c <ai_platform_outputs_get+0x1b8>)
 8007330:	429a      	cmp	r2, r3
 8007332:	d03e      	beq.n	80073b2 <ai_platform_outputs_get+0xce>
 8007334:	e7fe      	b.n	8007334 <ai_platform_outputs_get+0x50>
 8007336:	4a55      	ldr	r2, [pc, #340]	; (800748c <ai_platform_outputs_get+0x1a8>)
 8007338:	6813      	ldr	r3, [r2, #0]
 800733a:	f023 0301 	bic.w	r3, r3, #1
 800733e:	6013      	str	r3, [r2, #0]
 8007340:	f7ff fd9e 	bl	8006e80 <_ai_platform_acquire_crc>
 8007344:	4b52      	ldr	r3, [pc, #328]	; (8007490 <ai_platform_outputs_get+0x1ac>)
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800734c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007350:	d010      	beq.n	8007374 <ai_platform_outputs_get+0x90>
 8007352:	4a50      	ldr	r2, [pc, #320]	; (8007494 <ai_platform_outputs_get+0x1b0>)
 8007354:	2301      	movs	r3, #1
 8007356:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 800735a:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 800735e:	2b00      	cmp	r3, #0
 8007360:	d1fb      	bne.n	800735a <ai_platform_outputs_get+0x76>
 8007362:	4b4d      	ldr	r3, [pc, #308]	; (8007498 <ai_platform_outputs_get+0x1b4>)
 8007364:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 8007368:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 800736c:	4b4b      	ldr	r3, [pc, #300]	; (800749c <ai_platform_outputs_get+0x1b8>)
 800736e:	429a      	cmp	r2, r3
 8007370:	d00d      	beq.n	800738e <ai_platform_outputs_get+0xaa>
 8007372:	e7fe      	b.n	8007372 <ai_platform_outputs_get+0x8e>
 8007374:	4a4a      	ldr	r2, [pc, #296]	; (80074a0 <ai_platform_outputs_get+0x1bc>)
 8007376:	2301      	movs	r3, #1
 8007378:	6093      	str	r3, [r2, #8]
 800737a:	6893      	ldr	r3, [r2, #8]
 800737c:	2b00      	cmp	r3, #0
 800737e:	d1fc      	bne.n	800737a <ai_platform_outputs_get+0x96>
 8007380:	4b45      	ldr	r3, [pc, #276]	; (8007498 <ai_platform_outputs_get+0x1b4>)
 8007382:	6013      	str	r3, [r2, #0]
 8007384:	6812      	ldr	r2, [r2, #0]
 8007386:	4b45      	ldr	r3, [pc, #276]	; (800749c <ai_platform_outputs_get+0x1b8>)
 8007388:	429a      	cmp	r2, r3
 800738a:	d000      	beq.n	800738e <ai_platform_outputs_get+0xaa>
 800738c:	e7fe      	b.n	800738c <ai_platform_outputs_get+0xa8>
 800738e:	f7ff fd79 	bl	8006e84 <_ai_platform_release_crc>
 8007392:	2000      	movs	r0, #0
 8007394:	b005      	add	sp, #20
 8007396:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800739a:	4a41      	ldr	r2, [pc, #260]	; (80074a0 <ai_platform_outputs_get+0x1bc>)
 800739c:	2301      	movs	r3, #1
 800739e:	6093      	str	r3, [r2, #8]
 80073a0:	6893      	ldr	r3, [r2, #8]
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	d1fc      	bne.n	80073a0 <ai_platform_outputs_get+0xbc>
 80073a6:	4b3c      	ldr	r3, [pc, #240]	; (8007498 <ai_platform_outputs_get+0x1b4>)
 80073a8:	6013      	str	r3, [r2, #0]
 80073aa:	6812      	ldr	r2, [r2, #0]
 80073ac:	4b3b      	ldr	r3, [pc, #236]	; (800749c <ai_platform_outputs_get+0x1b8>)
 80073ae:	429a      	cmp	r2, r3
 80073b0:	d154      	bne.n	800745c <ai_platform_outputs_get+0x178>
 80073b2:	f7ff fd67 	bl	8006e84 <_ai_platform_release_crc>
 80073b6:	9a02      	ldr	r2, [sp, #8]
 80073b8:	b10a      	cbz	r2, 80073be <ai_platform_outputs_get+0xda>
 80073ba:	2300      	movs	r3, #0
 80073bc:	8013      	strh	r3, [r2, #0]
 80073be:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80073c0:	2b01      	cmp	r3, #1
 80073c2:	d958      	bls.n	8007476 <ai_platform_outputs_get+0x192>
 80073c4:	f04f 0b00 	mov.w	fp, #0
 80073c8:	f8d7 a030 	ldr.w	sl, [r7, #48]	; 0x30
 80073cc:	9703      	str	r7, [sp, #12]
 80073ce:	465d      	mov	r5, fp
 80073d0:	e016      	b.n	8007400 <ai_platform_outputs_get+0x11c>
 80073d2:	9901      	ldr	r1, [sp, #4]
 80073d4:	2301      	movs	r3, #1
 80073d6:	507b      	str	r3, [r7, r1]
 80073d8:	69b1      	ldr	r1, [r6, #24]
 80073da:	6849      	ldr	r1, [r1, #4]
 80073dc:	6121      	str	r1, [r4, #16]
 80073de:	f04f 0301 	mov.w	r3, #1
 80073e2:	7523      	strb	r3, [r4, #20]
 80073e4:	e9c4 c200 	strd	ip, r2, [r4]
 80073e8:	6962      	ldr	r2, [r4, #20]
 80073ea:	60a0      	str	r0, [r4, #8]
 80073ec:	2300      	movs	r3, #0
 80073ee:	f369 221f 	bfi	r2, r9, #8, #24
 80073f2:	f8c4 8018 	str.w	r8, [r4, #24]
 80073f6:	60e3      	str	r3, [r4, #12]
 80073f8:	3501      	adds	r5, #1
 80073fa:	f10b 0b1c 	add.w	fp, fp, #28
 80073fe:	6162      	str	r2, [r4, #20]
 8007400:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8007404:	42ab      	cmp	r3, r5
 8007406:	b2aa      	uxth	r2, r5
 8007408:	d929      	bls.n	800745e <ai_platform_outputs_get+0x17a>
 800740a:	f8da 3010 	ldr.w	r3, [sl, #16]
 800740e:	00e9      	lsls	r1, r5, #3
 8007410:	9101      	str	r1, [sp, #4]
 8007412:	b323      	cbz	r3, 800745e <ai_platform_outputs_get+0x17a>
 8007414:	f853 6025 	ldr.w	r6, [r3, r5, lsl #2]
 8007418:	b30e      	cbz	r6, 800745e <ai_platform_outputs_get+0x17a>
 800741a:	f8da 3014 	ldr.w	r3, [sl, #20]
 800741e:	69b2      	ldr	r2, [r6, #24]
 8007420:	f8d6 800c 	ldr.w	r8, [r6, #12]
 8007424:	6810      	ldr	r0, [r2, #0]
 8007426:	e9d3 4701 	ldrd	r4, r7, [r3, #4]
 800742a:	68b3      	ldr	r3, [r6, #8]
 800742c:	f3c3 2917 	ubfx	r9, r3, #8, #24
 8007430:	f002 fdec 	bl	800a00c <ai_array_to_buffer_fmt>
 8007434:	69b1      	ldr	r1, [r6, #24]
 8007436:	4684      	mov	ip, r0
 8007438:	eb07 00c5 	add.w	r0, r7, r5, lsl #3
 800743c:	688a      	ldr	r2, [r1, #8]
 800743e:	445c      	add	r4, fp
 8007440:	2800      	cmp	r0, #0
 8007442:	d0ca      	beq.n	80073da <ai_platform_outputs_get+0xf6>
 8007444:	2100      	movs	r1, #0
 8007446:	f847 1035 	str.w	r1, [r7, r5, lsl #3]
 800744a:	6831      	ldr	r1, [r6, #0]
 800744c:	6041      	str	r1, [r0, #4]
 800744e:	b111      	cbz	r1, 8007456 <ai_platform_outputs_get+0x172>
 8007450:	8849      	ldrh	r1, [r1, #2]
 8007452:	2900      	cmp	r1, #0
 8007454:	d1bd      	bne.n	80073d2 <ai_platform_outputs_get+0xee>
 8007456:	69b1      	ldr	r1, [r6, #24]
 8007458:	2000      	movs	r0, #0
 800745a:	e7be      	b.n	80073da <ai_platform_outputs_get+0xf6>
 800745c:	e7fe      	b.n	800745c <ai_platform_outputs_get+0x178>
 800745e:	9f03      	ldr	r7, [sp, #12]
 8007460:	b14a      	cbz	r2, 8007476 <ai_platform_outputs_get+0x192>
 8007462:	f8da 3014 	ldr.w	r3, [sl, #20]
 8007466:	6858      	ldr	r0, [r3, #4]
 8007468:	9b02      	ldr	r3, [sp, #8]
 800746a:	2b00      	cmp	r3, #0
 800746c:	d092      	beq.n	8007394 <ai_platform_outputs_get+0xb0>
 800746e:	801a      	strh	r2, [r3, #0]
 8007470:	b005      	add	sp, #20
 8007472:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007476:	2218      	movs	r2, #24
 8007478:	2111      	movs	r1, #17
 800747a:	f107 0010 	add.w	r0, r7, #16
 800747e:	f000 fd15 	bl	8007eac <core_set_error>
 8007482:	2000      	movs	r0, #0
 8007484:	e786      	b.n	8007394 <ai_platform_outputs_get+0xb0>
 8007486:	bf00      	nop
 8007488:	a1c00100 	.word	0xa1c00100
 800748c:	e0002000 	.word	0xe0002000
 8007490:	e0042000 	.word	0xe0042000
 8007494:	58024000 	.word	0x58024000
 8007498:	f407a5c2 	.word	0xf407a5c2
 800749c:	b5e8b5cd 	.word	0xb5e8b5cd
 80074a0:	40023000 	.word	0x40023000

080074a4 <ai_platform_network_create>:
 80074a4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80074a8:	b083      	sub	sp, #12
 80074aa:	4606      	mov	r6, r0
 80074ac:	f89d 8028 	ldrb.w	r8, [sp, #40]	; 0x28
 80074b0:	f89d 902c 	ldrb.w	r9, [sp, #44]	; 0x2c
 80074b4:	4615      	mov	r5, r2
 80074b6:	461f      	mov	r7, r3
 80074b8:	f7ff fce2 	bl	8006e80 <_ai_platform_acquire_crc>
 80074bc:	b188      	cbz	r0, 80074e2 <ai_platform_network_create+0x3e>
 80074be:	4a62      	ldr	r2, [pc, #392]	; (8007648 <ai_platform_network_create+0x1a4>)
 80074c0:	6812      	ldr	r2, [r2, #0]
 80074c2:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 80074c6:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 80074ca:	4603      	mov	r3, r0
 80074cc:	d00e      	beq.n	80074ec <ai_platform_network_create+0x48>
 80074ce:	4a5f      	ldr	r2, [pc, #380]	; (800764c <ai_platform_network_create+0x1a8>)
 80074d0:	2118      	movs	r1, #24
 80074d2:	f8c2 1c08 	str.w	r1, [r2, #3080]	; 0xc08
 80074d6:	f8d2 1c08 	ldr.w	r1, [r2, #3080]	; 0xc08
 80074da:	2918      	cmp	r1, #24
 80074dc:	d018      	beq.n	8007510 <ai_platform_network_create+0x6c>
 80074de:	f7ff fcd1 	bl	8006e84 <_ai_platform_release_crc>
 80074e2:	f244 1033 	movw	r0, #16691	; 0x4133
 80074e6:	b003      	add	sp, #12
 80074e8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80074ec:	4a58      	ldr	r2, [pc, #352]	; (8007650 <ai_platform_network_create+0x1ac>)
 80074ee:	2101      	movs	r1, #1
 80074f0:	6091      	str	r1, [r2, #8]
 80074f2:	2114      	movs	r1, #20
 80074f4:	e001      	b.n	80074fa <ai_platform_network_create+0x56>
 80074f6:	3901      	subs	r1, #1
 80074f8:	d002      	beq.n	8007500 <ai_platform_network_create+0x5c>
 80074fa:	6894      	ldr	r4, [r2, #8]
 80074fc:	2c00      	cmp	r4, #0
 80074fe:	d1fa      	bne.n	80074f6 <ai_platform_network_create+0x52>
 8007500:	4a53      	ldr	r2, [pc, #332]	; (8007650 <ai_platform_network_create+0x1ac>)
 8007502:	6891      	ldr	r1, [r2, #8]
 8007504:	b911      	cbnz	r1, 800750c <ai_platform_network_create+0x68>
 8007506:	6812      	ldr	r2, [r2, #0]
 8007508:	3201      	adds	r2, #1
 800750a:	d008      	beq.n	800751e <ai_platform_network_create+0x7a>
 800750c:	4618      	mov	r0, r3
 800750e:	e7e6      	b.n	80074de <ai_platform_network_create+0x3a>
 8007510:	2101      	movs	r1, #1
 8007512:	f8c2 1c08 	str.w	r1, [r2, #3080]	; 0xc08
 8007516:	f8d2 1c08 	ldr.w	r1, [r2, #3080]	; 0xc08
 800751a:	2900      	cmp	r1, #0
 800751c:	d1fb      	bne.n	8007516 <ai_platform_network_create+0x72>
 800751e:	4618      	mov	r0, r3
 8007520:	f7ff fcb0 	bl	8006e84 <_ai_platform_release_crc>
 8007524:	4a4b      	ldr	r2, [pc, #300]	; (8007654 <ai_platform_network_create+0x1b0>)
 8007526:	6813      	ldr	r3, [r2, #0]
 8007528:	f023 0301 	bic.w	r3, r3, #1
 800752c:	6013      	str	r3, [r2, #0]
 800752e:	f7ff fca7 	bl	8006e80 <_ai_platform_acquire_crc>
 8007532:	4b45      	ldr	r3, [pc, #276]	; (8007648 <ai_platform_network_create+0x1a4>)
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800753a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800753e:	d010      	beq.n	8007562 <ai_platform_network_create+0xbe>
 8007540:	4b42      	ldr	r3, [pc, #264]	; (800764c <ai_platform_network_create+0x1a8>)
 8007542:	2201      	movs	r2, #1
 8007544:	f8c3 2c08 	str.w	r2, [r3, #3080]	; 0xc08
 8007548:	f8d3 1c08 	ldr.w	r1, [r3, #3080]	; 0xc08
 800754c:	2900      	cmp	r1, #0
 800754e:	d1fb      	bne.n	8007548 <ai_platform_network_create+0xa4>
 8007550:	4a41      	ldr	r2, [pc, #260]	; (8007658 <ai_platform_network_create+0x1b4>)
 8007552:	f8c3 2c00 	str.w	r2, [r3, #3072]	; 0xc00
 8007556:	f8d3 2c00 	ldr.w	r2, [r3, #3072]	; 0xc00
 800755a:	4b40      	ldr	r3, [pc, #256]	; (800765c <ai_platform_network_create+0x1b8>)
 800755c:	429a      	cmp	r2, r3
 800755e:	d00c      	beq.n	800757a <ai_platform_network_create+0xd6>
 8007560:	e7fe      	b.n	8007560 <ai_platform_network_create+0xbc>
 8007562:	4a3b      	ldr	r2, [pc, #236]	; (8007650 <ai_platform_network_create+0x1ac>)
 8007564:	2301      	movs	r3, #1
 8007566:	6093      	str	r3, [r2, #8]
 8007568:	6893      	ldr	r3, [r2, #8]
 800756a:	2b00      	cmp	r3, #0
 800756c:	d1fc      	bne.n	8007568 <ai_platform_network_create+0xc4>
 800756e:	4b3a      	ldr	r3, [pc, #232]	; (8007658 <ai_platform_network_create+0x1b4>)
 8007570:	6013      	str	r3, [r2, #0]
 8007572:	6812      	ldr	r2, [r2, #0]
 8007574:	4b39      	ldr	r3, [pc, #228]	; (800765c <ai_platform_network_create+0x1b8>)
 8007576:	429a      	cmp	r2, r3
 8007578:	d128      	bne.n	80075cc <ai_platform_network_create+0x128>
 800757a:	f7ff fc83 	bl	8006e84 <_ai_platform_release_crc>
 800757e:	2e00      	cmp	r6, #0
 8007580:	d036      	beq.n	80075f0 <ai_platform_network_create+0x14c>
 8007582:	4b37      	ldr	r3, [pc, #220]	; (8007660 <ai_platform_network_create+0x1bc>)
 8007584:	602b      	str	r3, [r5, #0]
 8007586:	6035      	str	r5, [r6, #0]
 8007588:	f000 fc88 	bl	8007e9c <core_init>
 800758c:	b1f8      	cbz	r0, 80075ce <ai_platform_network_create+0x12a>
 800758e:	4a31      	ldr	r2, [pc, #196]	; (8007654 <ai_platform_network_create+0x1b0>)
 8007590:	6813      	ldr	r3, [r2, #0]
 8007592:	f023 0301 	bic.w	r3, r3, #1
 8007596:	6013      	str	r3, [r2, #0]
 8007598:	f7ff fc72 	bl	8006e80 <_ai_platform_acquire_crc>
 800759c:	4b2a      	ldr	r3, [pc, #168]	; (8007648 <ai_platform_network_create+0x1a4>)
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80075a4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80075a8:	d025      	beq.n	80075f6 <ai_platform_network_create+0x152>
 80075aa:	4a28      	ldr	r2, [pc, #160]	; (800764c <ai_platform_network_create+0x1a8>)
 80075ac:	2301      	movs	r3, #1
 80075ae:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 80075b2:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 80075b6:	2b00      	cmp	r3, #0
 80075b8:	d1fb      	bne.n	80075b2 <ai_platform_network_create+0x10e>
 80075ba:	4b27      	ldr	r3, [pc, #156]	; (8007658 <ai_platform_network_create+0x1b4>)
 80075bc:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 80075c0:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 80075c4:	4b25      	ldr	r3, [pc, #148]	; (800765c <ai_platform_network_create+0x1b8>)
 80075c6:	429a      	cmp	r2, r3
 80075c8:	d022      	beq.n	8007610 <ai_platform_network_create+0x16c>
 80075ca:	e7fe      	b.n	80075ca <ai_platform_network_create+0x126>
 80075cc:	e7fe      	b.n	80075cc <ai_platform_network_create+0x128>
 80075ce:	2430      	movs	r4, #48	; 0x30
 80075d0:	2300      	movs	r3, #0
 80075d2:	6033      	str	r3, [r6, #0]
 80075d4:	2610      	movs	r6, #16
 80075d6:	464a      	mov	r2, r9
 80075d8:	4641      	mov	r1, r8
 80075da:	4638      	mov	r0, r7
 80075dc:	f002 fcf8 	bl	8009fd0 <ai_version_get>
 80075e0:	4603      	mov	r3, r0
 80075e2:	2000      	movs	r0, #0
 80075e4:	f364 0007 	bfi	r0, r4, #0, #8
 80075e8:	64ab      	str	r3, [r5, #72]	; 0x48
 80075ea:	f366 201f 	bfi	r0, r6, #8, #24
 80075ee:	e77a      	b.n	80074e6 <ai_platform_network_create+0x42>
 80075f0:	f241 0010 	movw	r0, #4112	; 0x1010
 80075f4:	e777      	b.n	80074e6 <ai_platform_network_create+0x42>
 80075f6:	4a16      	ldr	r2, [pc, #88]	; (8007650 <ai_platform_network_create+0x1ac>)
 80075f8:	2301      	movs	r3, #1
 80075fa:	6093      	str	r3, [r2, #8]
 80075fc:	6893      	ldr	r3, [r2, #8]
 80075fe:	2b00      	cmp	r3, #0
 8007600:	d1fc      	bne.n	80075fc <ai_platform_network_create+0x158>
 8007602:	4b15      	ldr	r3, [pc, #84]	; (8007658 <ai_platform_network_create+0x1b4>)
 8007604:	6013      	str	r3, [r2, #0]
 8007606:	6812      	ldr	r2, [r2, #0]
 8007608:	4b14      	ldr	r3, [pc, #80]	; (800765c <ai_platform_network_create+0x1b8>)
 800760a:	429a      	cmp	r2, r3
 800760c:	d000      	beq.n	8007610 <ai_platform_network_create+0x16c>
 800760e:	e7fe      	b.n	800760e <ai_platform_network_create+0x16a>
 8007610:	f7ff fc38 	bl	8006e84 <_ai_platform_release_crc>
 8007614:	2200      	movs	r2, #0
 8007616:	4641      	mov	r1, r8
 8007618:	4638      	mov	r0, r7
 800761a:	f002 fcd9 	bl	8009fd0 <ai_version_get>
 800761e:	2200      	movs	r2, #0
 8007620:	4604      	mov	r4, r0
 8007622:	2105      	movs	r1, #5
 8007624:	2001      	movs	r0, #1
 8007626:	f002 fcd3 	bl	8009fd0 <ai_version_get>
 800762a:	4284      	cmp	r4, r0
 800762c:	d001      	beq.n	8007632 <ai_platform_network_create+0x18e>
 800762e:	2401      	movs	r4, #1
 8007630:	e7ce      	b.n	80075d0 <ai_platform_network_create+0x12c>
 8007632:	4b0c      	ldr	r3, [pc, #48]	; (8007664 <ai_platform_network_create+0x1c0>)
 8007634:	9301      	str	r3, [sp, #4]
 8007636:	a801      	add	r0, sp, #4
 8007638:	f002 fc32 	bl	8009ea0 <ai_check_custom_types>
 800763c:	b110      	cbz	r0, 8007644 <ai_platform_network_create+0x1a0>
 800763e:	2600      	movs	r6, #0
 8007640:	4634      	mov	r4, r6
 8007642:	e7c8      	b.n	80075d6 <ai_platform_network_create+0x132>
 8007644:	2402      	movs	r4, #2
 8007646:	e7c3      	b.n	80075d0 <ai_platform_network_create+0x12c>
 8007648:	e0042000 	.word	0xe0042000
 800764c:	58024000 	.word	0x58024000
 8007650:	40023000 	.word	0x40023000
 8007654:	e0002000 	.word	0xe0002000
 8007658:	f407a5c2 	.word	0xf407a5c2
 800765c:	b5e8b5cd 	.word	0xb5e8b5cd
 8007660:	a1c00100 	.word	0xa1c00100
 8007664:	84048403 	.word	0x84048403

08007668 <ai_platform_network_init>:
 8007668:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800766c:	b320      	cbz	r0, 80076b8 <ai_platform_network_init+0x50>
 800766e:	4b73      	ldr	r3, [pc, #460]	; (800783c <ai_platform_network_init+0x1d4>)
 8007670:	6802      	ldr	r2, [r0, #0]
 8007672:	429a      	cmp	r2, r3
 8007674:	4604      	mov	r4, r0
 8007676:	d11f      	bne.n	80076b8 <ai_platform_network_init+0x50>
 8007678:	4a71      	ldr	r2, [pc, #452]	; (8007840 <ai_platform_network_init+0x1d8>)
 800767a:	6813      	ldr	r3, [r2, #0]
 800767c:	f023 0301 	bic.w	r3, r3, #1
 8007680:	6013      	str	r3, [r2, #0]
 8007682:	460e      	mov	r6, r1
 8007684:	f7ff fbfc 	bl	8006e80 <_ai_platform_acquire_crc>
 8007688:	4b6e      	ldr	r3, [pc, #440]	; (8007844 <ai_platform_network_init+0x1dc>)
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8007690:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007694:	d042      	beq.n	800771c <ai_platform_network_init+0xb4>
 8007696:	4a6c      	ldr	r2, [pc, #432]	; (8007848 <ai_platform_network_init+0x1e0>)
 8007698:	2301      	movs	r3, #1
 800769a:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 800769e:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 80076a2:	2b00      	cmp	r3, #0
 80076a4:	d1fb      	bne.n	800769e <ai_platform_network_init+0x36>
 80076a6:	4b69      	ldr	r3, [pc, #420]	; (800784c <ai_platform_network_init+0x1e4>)
 80076a8:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 80076ac:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 80076b0:	4b67      	ldr	r3, [pc, #412]	; (8007850 <ai_platform_network_init+0x1e8>)
 80076b2:	429a      	cmp	r2, r3
 80076b4:	d03e      	beq.n	8007734 <ai_platform_network_init+0xcc>
 80076b6:	e7fe      	b.n	80076b6 <ai_platform_network_init+0x4e>
 80076b8:	4a61      	ldr	r2, [pc, #388]	; (8007840 <ai_platform_network_init+0x1d8>)
 80076ba:	6813      	ldr	r3, [r2, #0]
 80076bc:	f023 0301 	bic.w	r3, r3, #1
 80076c0:	6013      	str	r3, [r2, #0]
 80076c2:	f7ff fbdd 	bl	8006e80 <_ai_platform_acquire_crc>
 80076c6:	4b5f      	ldr	r3, [pc, #380]	; (8007844 <ai_platform_network_init+0x1dc>)
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80076ce:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80076d2:	d010      	beq.n	80076f6 <ai_platform_network_init+0x8e>
 80076d4:	4a5c      	ldr	r2, [pc, #368]	; (8007848 <ai_platform_network_init+0x1e0>)
 80076d6:	2301      	movs	r3, #1
 80076d8:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 80076dc:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 80076e0:	2b00      	cmp	r3, #0
 80076e2:	d1fb      	bne.n	80076dc <ai_platform_network_init+0x74>
 80076e4:	4b59      	ldr	r3, [pc, #356]	; (800784c <ai_platform_network_init+0x1e4>)
 80076e6:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 80076ea:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 80076ee:	4b58      	ldr	r3, [pc, #352]	; (8007850 <ai_platform_network_init+0x1e8>)
 80076f0:	429a      	cmp	r2, r3
 80076f2:	d00d      	beq.n	8007710 <ai_platform_network_init+0xa8>
 80076f4:	e7fe      	b.n	80076f4 <ai_platform_network_init+0x8c>
 80076f6:	4a57      	ldr	r2, [pc, #348]	; (8007854 <ai_platform_network_init+0x1ec>)
 80076f8:	2301      	movs	r3, #1
 80076fa:	6093      	str	r3, [r2, #8]
 80076fc:	6893      	ldr	r3, [r2, #8]
 80076fe:	2b00      	cmp	r3, #0
 8007700:	d1fc      	bne.n	80076fc <ai_platform_network_init+0x94>
 8007702:	4b52      	ldr	r3, [pc, #328]	; (800784c <ai_platform_network_init+0x1e4>)
 8007704:	6013      	str	r3, [r2, #0]
 8007706:	6812      	ldr	r2, [r2, #0]
 8007708:	4b51      	ldr	r3, [pc, #324]	; (8007850 <ai_platform_network_init+0x1e8>)
 800770a:	429a      	cmp	r2, r3
 800770c:	d000      	beq.n	8007710 <ai_platform_network_init+0xa8>
 800770e:	e7fe      	b.n	800770e <ai_platform_network_init+0xa6>
 8007710:	f7ff fbb8 	bl	8006e84 <_ai_platform_release_crc>
 8007714:	2600      	movs	r6, #0
 8007716:	4630      	mov	r0, r6
 8007718:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800771c:	4a4d      	ldr	r2, [pc, #308]	; (8007854 <ai_platform_network_init+0x1ec>)
 800771e:	2301      	movs	r3, #1
 8007720:	6093      	str	r3, [r2, #8]
 8007722:	6893      	ldr	r3, [r2, #8]
 8007724:	2b00      	cmp	r3, #0
 8007726:	d1fc      	bne.n	8007722 <ai_platform_network_init+0xba>
 8007728:	4b48      	ldr	r3, [pc, #288]	; (800784c <ai_platform_network_init+0x1e4>)
 800772a:	6013      	str	r3, [r2, #0]
 800772c:	6812      	ldr	r2, [r2, #0]
 800772e:	4b48      	ldr	r3, [pc, #288]	; (8007850 <ai_platform_network_init+0x1e8>)
 8007730:	429a      	cmp	r2, r3
 8007732:	d11c      	bne.n	800776e <ai_platform_network_init+0x106>
 8007734:	f7ff fba6 	bl	8006e84 <_ai_platform_release_crc>
 8007738:	2e00      	cmp	r6, #0
 800773a:	d06f      	beq.n	800781c <ai_platform_network_init+0x1b4>
 800773c:	4b46      	ldr	r3, [pc, #280]	; (8007858 <ai_platform_network_init+0x1f0>)
 800773e:	6832      	ldr	r2, [r6, #0]
 8007740:	429a      	cmp	r2, r3
 8007742:	d115      	bne.n	8007770 <ai_platform_network_init+0x108>
 8007744:	e9d6 2101 	ldrd	r2, r1, [r6, #4]
 8007748:	6933      	ldr	r3, [r6, #16]
 800774a:	f8b6 e00c 	ldrh.w	lr, [r6, #12]
 800774e:	89f7      	ldrh	r7, [r6, #14]
 8007750:	62a3      	str	r3, [r4, #40]	; 0x28
 8007752:	e9c4 2107 	strd	r2, r1, [r4, #28]
 8007756:	2303      	movs	r3, #3
 8007758:	84e7      	strh	r7, [r4, #38]	; 0x26
 800775a:	f8a4 e024 	strh.w	lr, [r4, #36]	; 0x24
 800775e:	60e3      	str	r3, [r4, #12]
 8007760:	4620      	mov	r0, r4
 8007762:	4626      	mov	r6, r4
 8007764:	f002 fbc6 	bl	8009ef4 <ai_layers_init_all>
 8007768:	4630      	mov	r0, r6
 800776a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800776e:	e7fe      	b.n	800776e <ai_platform_network_init+0x106>
 8007770:	2101      	movs	r1, #1
 8007772:	4630      	mov	r0, r6
 8007774:	4635      	mov	r5, r6
 8007776:	6876      	ldr	r6, [r6, #4]
 8007778:	f7ff fb34 	bl	8006de4 <ai_buffer_get_size>
 800777c:	f105 081c 	add.w	r8, r5, #28
 8007780:	4681      	mov	r9, r0
 8007782:	2101      	movs	r1, #1
 8007784:	4640      	mov	r0, r8
 8007786:	6a2f      	ldr	r7, [r5, #32]
 8007788:	f7ff fb2c 	bl	8006de4 <ai_buffer_get_size>
 800778c:	f1b9 0f00 	cmp.w	r9, #0
 8007790:	d025      	beq.n	80077de <ai_platform_network_init+0x176>
 8007792:	2201      	movs	r2, #1
 8007794:	4696      	mov	lr, r2
 8007796:	bb30      	cbnz	r0, 80077e6 <ai_platform_network_init+0x17e>
 8007798:	4680      	mov	r8, r0
 800779a:	4607      	mov	r7, r0
 800779c:	b376      	cbz	r6, 80077fc <ai_platform_network_init+0x194>
 800779e:	8be3      	ldrh	r3, [r4, #30]
 80077a0:	4573      	cmp	r3, lr
 80077a2:	d323      	bcc.n	80077ec <ai_platform_network_init+0x184>
 80077a4:	b142      	cbz	r2, 80077b8 <ai_platform_network_init+0x150>
 80077a6:	46ac      	mov	ip, r5
 80077a8:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80077ac:	6a25      	ldr	r5, [r4, #32]
 80077ae:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80077b0:	e89c 0007 	ldmia.w	ip, {r0, r1, r2}
 80077b4:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 80077b8:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 80077ba:	f8a4 e01e 	strh.w	lr, [r4, #30]
 80077be:	2600      	movs	r6, #0
 80077c0:	42bb      	cmp	r3, r7
 80077c2:	83a6      	strh	r6, [r4, #28]
 80077c4:	d323      	bcc.n	800780e <ai_platform_network_init+0x1a6>
 80077c6:	b37f      	cbz	r7, 8007828 <ai_platform_network_init+0x1c0>
 80077c8:	46c4      	mov	ip, r8
 80077ca:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80077ce:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 80077d0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80077d2:	e89c 0007 	ldmia.w	ip, {r0, r1, r2}
 80077d6:	46b6      	mov	lr, r6
 80077d8:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 80077dc:	e7bb      	b.n	8007756 <ai_platform_network_init+0xee>
 80077de:	464a      	mov	r2, r9
 80077e0:	46ce      	mov	lr, r9
 80077e2:	464d      	mov	r5, r9
 80077e4:	e7d7      	b.n	8007796 <ai_platform_network_init+0x12e>
 80077e6:	b30f      	cbz	r7, 800782c <ai_platform_network_init+0x1c4>
 80077e8:	2701      	movs	r7, #1
 80077ea:	e7d7      	b.n	800779c <ai_platform_network_init+0x134>
 80077ec:	2212      	movs	r2, #18
 80077ee:	2116      	movs	r1, #22
 80077f0:	f104 0010 	add.w	r0, r4, #16
 80077f4:	f000 fb5a 	bl	8007eac <core_set_error>
 80077f8:	2600      	movs	r6, #0
 80077fa:	e78c      	b.n	8007716 <ai_platform_network_init+0xae>
 80077fc:	f1b9 0f00 	cmp.w	r9, #0
 8007800:	d0cd      	beq.n	800779e <ai_platform_network_init+0x136>
 8007802:	2110      	movs	r1, #16
 8007804:	2212      	movs	r2, #18
 8007806:	1860      	adds	r0, r4, r1
 8007808:	f000 fb50 	bl	8007eac <core_set_error>
 800780c:	e783      	b.n	8007716 <ai_platform_network_init+0xae>
 800780e:	2213      	movs	r2, #19
 8007810:	2116      	movs	r1, #22
 8007812:	f104 0010 	add.w	r0, r4, #16
 8007816:	f000 fb49 	bl	8007eac <core_set_error>
 800781a:	e77c      	b.n	8007716 <ai_platform_network_init+0xae>
 800781c:	2110      	movs	r1, #16
 800781e:	2211      	movs	r2, #17
 8007820:	1860      	adds	r0, r4, r1
 8007822:	f000 fb43 	bl	8007eac <core_set_error>
 8007826:	e776      	b.n	8007716 <ai_platform_network_init+0xae>
 8007828:	46be      	mov	lr, r7
 800782a:	e794      	b.n	8007756 <ai_platform_network_init+0xee>
 800782c:	2110      	movs	r1, #16
 800782e:	2213      	movs	r2, #19
 8007830:	1860      	adds	r0, r4, r1
 8007832:	f000 fb3b 	bl	8007eac <core_set_error>
 8007836:	463e      	mov	r6, r7
 8007838:	e76d      	b.n	8007716 <ai_platform_network_init+0xae>
 800783a:	bf00      	nop
 800783c:	a1c00100 	.word	0xa1c00100
 8007840:	e0002000 	.word	0xe0002000
 8007844:	e0042000 	.word	0xe0042000
 8007848:	58024000 	.word	0x58024000
 800784c:	f407a5c2 	.word	0xf407a5c2
 8007850:	b5e8b5cd 	.word	0xb5e8b5cd
 8007854:	40023000 	.word	0x40023000
 8007858:	a1facade 	.word	0xa1facade

0800785c <ai_platform_network_post_init>:
 800785c:	b538      	push	{r3, r4, r5, lr}
 800785e:	b318      	cbz	r0, 80078a8 <ai_platform_network_post_init+0x4c>
 8007860:	4b41      	ldr	r3, [pc, #260]	; (8007968 <ai_platform_network_post_init+0x10c>)
 8007862:	6802      	ldr	r2, [r0, #0]
 8007864:	429a      	cmp	r2, r3
 8007866:	4604      	mov	r4, r0
 8007868:	d11e      	bne.n	80078a8 <ai_platform_network_post_init+0x4c>
 800786a:	4a40      	ldr	r2, [pc, #256]	; (800796c <ai_platform_network_post_init+0x110>)
 800786c:	6813      	ldr	r3, [r2, #0]
 800786e:	f023 0301 	bic.w	r3, r3, #1
 8007872:	6013      	str	r3, [r2, #0]
 8007874:	f7ff fb04 	bl	8006e80 <_ai_platform_acquire_crc>
 8007878:	4b3d      	ldr	r3, [pc, #244]	; (8007970 <ai_platform_network_post_init+0x114>)
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8007880:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007884:	d040      	beq.n	8007908 <ai_platform_network_post_init+0xac>
 8007886:	4a3b      	ldr	r2, [pc, #236]	; (8007974 <ai_platform_network_post_init+0x118>)
 8007888:	2301      	movs	r3, #1
 800788a:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 800788e:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8007892:	2b00      	cmp	r3, #0
 8007894:	d1fb      	bne.n	800788e <ai_platform_network_post_init+0x32>
 8007896:	4b38      	ldr	r3, [pc, #224]	; (8007978 <ai_platform_network_post_init+0x11c>)
 8007898:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 800789c:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 80078a0:	4b36      	ldr	r3, [pc, #216]	; (800797c <ai_platform_network_post_init+0x120>)
 80078a2:	429a      	cmp	r2, r3
 80078a4:	d03c      	beq.n	8007920 <ai_platform_network_post_init+0xc4>
 80078a6:	e7fe      	b.n	80078a6 <ai_platform_network_post_init+0x4a>
 80078a8:	4a30      	ldr	r2, [pc, #192]	; (800796c <ai_platform_network_post_init+0x110>)
 80078aa:	6813      	ldr	r3, [r2, #0]
 80078ac:	f023 0301 	bic.w	r3, r3, #1
 80078b0:	6013      	str	r3, [r2, #0]
 80078b2:	f7ff fae5 	bl	8006e80 <_ai_platform_acquire_crc>
 80078b6:	4b2e      	ldr	r3, [pc, #184]	; (8007970 <ai_platform_network_post_init+0x114>)
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80078be:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80078c2:	d010      	beq.n	80078e6 <ai_platform_network_post_init+0x8a>
 80078c4:	4a2b      	ldr	r2, [pc, #172]	; (8007974 <ai_platform_network_post_init+0x118>)
 80078c6:	2301      	movs	r3, #1
 80078c8:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 80078cc:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 80078d0:	2b00      	cmp	r3, #0
 80078d2:	d1fb      	bne.n	80078cc <ai_platform_network_post_init+0x70>
 80078d4:	4b28      	ldr	r3, [pc, #160]	; (8007978 <ai_platform_network_post_init+0x11c>)
 80078d6:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 80078da:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 80078de:	4b27      	ldr	r3, [pc, #156]	; (800797c <ai_platform_network_post_init+0x120>)
 80078e0:	429a      	cmp	r2, r3
 80078e2:	d00d      	beq.n	8007900 <ai_platform_network_post_init+0xa4>
 80078e4:	e7fe      	b.n	80078e4 <ai_platform_network_post_init+0x88>
 80078e6:	4a26      	ldr	r2, [pc, #152]	; (8007980 <ai_platform_network_post_init+0x124>)
 80078e8:	2301      	movs	r3, #1
 80078ea:	6093      	str	r3, [r2, #8]
 80078ec:	6893      	ldr	r3, [r2, #8]
 80078ee:	2b00      	cmp	r3, #0
 80078f0:	d1fc      	bne.n	80078ec <ai_platform_network_post_init+0x90>
 80078f2:	4b21      	ldr	r3, [pc, #132]	; (8007978 <ai_platform_network_post_init+0x11c>)
 80078f4:	6013      	str	r3, [r2, #0]
 80078f6:	6812      	ldr	r2, [r2, #0]
 80078f8:	4b20      	ldr	r3, [pc, #128]	; (800797c <ai_platform_network_post_init+0x120>)
 80078fa:	429a      	cmp	r2, r3
 80078fc:	d000      	beq.n	8007900 <ai_platform_network_post_init+0xa4>
 80078fe:	e7fe      	b.n	80078fe <ai_platform_network_post_init+0xa2>
 8007900:	f7ff fac0 	bl	8006e84 <_ai_platform_release_crc>
 8007904:	2000      	movs	r0, #0
 8007906:	bd38      	pop	{r3, r4, r5, pc}
 8007908:	4a1d      	ldr	r2, [pc, #116]	; (8007980 <ai_platform_network_post_init+0x124>)
 800790a:	2301      	movs	r3, #1
 800790c:	6093      	str	r3, [r2, #8]
 800790e:	6893      	ldr	r3, [r2, #8]
 8007910:	2b00      	cmp	r3, #0
 8007912:	d1fc      	bne.n	800790e <ai_platform_network_post_init+0xb2>
 8007914:	4b18      	ldr	r3, [pc, #96]	; (8007978 <ai_platform_network_post_init+0x11c>)
 8007916:	6013      	str	r3, [r2, #0]
 8007918:	6812      	ldr	r2, [r2, #0]
 800791a:	4b18      	ldr	r3, [pc, #96]	; (800797c <ai_platform_network_post_init+0x120>)
 800791c:	429a      	cmp	r2, r3
 800791e:	d11a      	bne.n	8007956 <ai_platform_network_post_init+0xfa>
 8007920:	f7ff fab0 	bl	8006e84 <_ai_platform_release_crc>
 8007924:	68e3      	ldr	r3, [r4, #12]
 8007926:	f013 0502 	ands.w	r5, r3, #2
 800792a:	d015      	beq.n	8007958 <ai_platform_network_post_init+0xfc>
 800792c:	4620      	mov	r0, r4
 800792e:	f002 faef 	bl	8009f10 <ai_layers_post_init_all>
 8007932:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8007934:	b16b      	cbz	r3, 8007952 <ai_platform_network_post_init+0xf6>
 8007936:	6b65      	ldr	r5, [r4, #52]	; 0x34
 8007938:	e007      	b.n	800794a <ai_platform_network_post_init+0xee>
 800793a:	e9d4 320f 	ldrd	r3, r2, [r4, #60]	; 0x3c
 800793e:	4798      	blx	r3
 8007940:	692b      	ldr	r3, [r5, #16]
 8007942:	42ab      	cmp	r3, r5
 8007944:	d005      	beq.n	8007952 <ai_platform_network_post_init+0xf6>
 8007946:	b123      	cbz	r3, 8007952 <ai_platform_network_post_init+0xf6>
 8007948:	461d      	mov	r5, r3
 800794a:	4629      	mov	r1, r5
 800794c:	2000      	movs	r0, #0
 800794e:	2d00      	cmp	r5, #0
 8007950:	d1f3      	bne.n	800793a <ai_platform_network_post_init+0xde>
 8007952:	2001      	movs	r0, #1
 8007954:	bd38      	pop	{r3, r4, r5, pc}
 8007956:	e7fe      	b.n	8007956 <ai_platform_network_post_init+0xfa>
 8007958:	2210      	movs	r2, #16
 800795a:	2111      	movs	r1, #17
 800795c:	18a0      	adds	r0, r4, r2
 800795e:	f000 faa5 	bl	8007eac <core_set_error>
 8007962:	4628      	mov	r0, r5
 8007964:	bd38      	pop	{r3, r4, r5, pc}
 8007966:	bf00      	nop
 8007968:	a1c00100 	.word	0xa1c00100
 800796c:	e0002000 	.word	0xe0002000
 8007970:	e0042000 	.word	0xe0042000
 8007974:	58024000 	.word	0x58024000
 8007978:	f407a5c2 	.word	0xf407a5c2
 800797c:	b5e8b5cd 	.word	0xb5e8b5cd
 8007980:	40023000 	.word	0x40023000

08007984 <ai_platform_network_process>:
 8007984:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007988:	460e      	mov	r6, r1
 800798a:	b085      	sub	sp, #20
 800798c:	4693      	mov	fp, r2
 800798e:	4605      	mov	r5, r0
 8007990:	b120      	cbz	r0, 800799c <ai_platform_network_process+0x18>
 8007992:	4bb7      	ldr	r3, [pc, #732]	; (8007c70 <ai_platform_network_process+0x2ec>)
 8007994:	6802      	ldr	r2, [r0, #0]
 8007996:	429a      	cmp	r2, r3
 8007998:	bf18      	it	ne
 800799a:	2500      	movne	r5, #0
 800799c:	4ab5      	ldr	r2, [pc, #724]	; (8007c74 <ai_platform_network_process+0x2f0>)
 800799e:	6813      	ldr	r3, [r2, #0]
 80079a0:	f023 0301 	bic.w	r3, r3, #1
 80079a4:	6013      	str	r3, [r2, #0]
 80079a6:	f7ff fa6b 	bl	8006e80 <_ai_platform_acquire_crc>
 80079aa:	4bb3      	ldr	r3, [pc, #716]	; (8007c78 <ai_platform_network_process+0x2f4>)
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80079b2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80079b6:	d010      	beq.n	80079da <ai_platform_network_process+0x56>
 80079b8:	4ab0      	ldr	r2, [pc, #704]	; (8007c7c <ai_platform_network_process+0x2f8>)
 80079ba:	2301      	movs	r3, #1
 80079bc:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 80079c0:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 80079c4:	2b00      	cmp	r3, #0
 80079c6:	d1fb      	bne.n	80079c0 <ai_platform_network_process+0x3c>
 80079c8:	4bad      	ldr	r3, [pc, #692]	; (8007c80 <ai_platform_network_process+0x2fc>)
 80079ca:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 80079ce:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 80079d2:	4bac      	ldr	r3, [pc, #688]	; (8007c84 <ai_platform_network_process+0x300>)
 80079d4:	429a      	cmp	r2, r3
 80079d6:	d00d      	beq.n	80079f4 <ai_platform_network_process+0x70>
 80079d8:	e7fe      	b.n	80079d8 <ai_platform_network_process+0x54>
 80079da:	4aab      	ldr	r2, [pc, #684]	; (8007c88 <ai_platform_network_process+0x304>)
 80079dc:	2301      	movs	r3, #1
 80079de:	6093      	str	r3, [r2, #8]
 80079e0:	6893      	ldr	r3, [r2, #8]
 80079e2:	2b00      	cmp	r3, #0
 80079e4:	d1fc      	bne.n	80079e0 <ai_platform_network_process+0x5c>
 80079e6:	4ba6      	ldr	r3, [pc, #664]	; (8007c80 <ai_platform_network_process+0x2fc>)
 80079e8:	6013      	str	r3, [r2, #0]
 80079ea:	6812      	ldr	r2, [r2, #0]
 80079ec:	4ba5      	ldr	r3, [pc, #660]	; (8007c84 <ai_platform_network_process+0x300>)
 80079ee:	429a      	cmp	r2, r3
 80079f0:	f040 812c 	bne.w	8007c4c <ai_platform_network_process+0x2c8>
 80079f4:	f7ff fa46 	bl	8006e84 <_ai_platform_release_crc>
 80079f8:	2d00      	cmp	r5, #0
 80079fa:	f000 8155 	beq.w	8007ca8 <ai_platform_network_process+0x324>
 80079fe:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
 8007a00:	2b00      	cmp	r3, #0
 8007a02:	f000 8124 	beq.w	8007c4e <ai_platform_network_process+0x2ca>
 8007a06:	68eb      	ldr	r3, [r5, #12]
 8007a08:	f8d5 a030 	ldr.w	sl, [r5, #48]	; 0x30
 8007a0c:	f003 0303 	and.w	r3, r3, #3
 8007a10:	2700      	movs	r7, #0
 8007a12:	2b03      	cmp	r3, #3
 8007a14:	616f      	str	r7, [r5, #20]
 8007a16:	f040 813f 	bne.w	8007c98 <ai_platform_network_process+0x314>
 8007a1a:	2e00      	cmp	r6, #0
 8007a1c:	f000 811d 	beq.w	8007c5a <ai_platform_network_process+0x2d6>
 8007a20:	f1ba 0f00 	cmp.w	sl, #0
 8007a24:	f000 8119 	beq.w	8007c5a <ai_platform_network_process+0x2d6>
 8007a28:	f8ba 3000 	ldrh.w	r3, [sl]
 8007a2c:	2b00      	cmp	r3, #0
 8007a2e:	f000 8114 	beq.w	8007c5a <ai_platform_network_process+0x2d6>
 8007a32:	69b3      	ldr	r3, [r6, #24]
 8007a34:	f8cd b00c 	str.w	fp, [sp, #12]
 8007a38:	681b      	ldr	r3, [r3, #0]
 8007a3a:	e9cd 3501 	strd	r3, r5, [sp, #4]
 8007a3e:	f8da 3004 	ldr.w	r3, [sl, #4]
 8007a42:	2b00      	cmp	r3, #0
 8007a44:	d072      	beq.n	8007b2c <ai_platform_network_process+0x1a8>
 8007a46:	f853 4027 	ldr.w	r4, [r3, r7, lsl #2]
 8007a4a:	2c00      	cmp	r4, #0
 8007a4c:	d06e      	beq.n	8007b2c <ai_platform_network_process+0x1a8>
 8007a4e:	f8da 3008 	ldr.w	r3, [sl, #8]
 8007a52:	f8d3 9000 	ldr.w	r9, [r3]
 8007a56:	eb19 1807 	adds.w	r8, r9, r7, lsl #4
 8007a5a:	ea4f 1b07 	mov.w	fp, r7, lsl #4
 8007a5e:	f000 81e1 	beq.w	8007e24 <ai_platform_network_process+0x4a0>
 8007a62:	69a3      	ldr	r3, [r4, #24]
 8007a64:	2101      	movs	r1, #1
 8007a66:	4630      	mov	r0, r6
 8007a68:	685d      	ldr	r5, [r3, #4]
 8007a6a:	f7ff f9bb 	bl	8006de4 <ai_buffer_get_size>
 8007a6e:	4285      	cmp	r5, r0
 8007a70:	f0c0 811c 	bcc.w	8007cac <ai_platform_network_process+0x328>
 8007a74:	68e0      	ldr	r0, [r4, #12]
 8007a76:	69b1      	ldr	r1, [r6, #24]
 8007a78:	68c2      	ldr	r2, [r0, #12]
 8007a7a:	68cb      	ldr	r3, [r1, #12]
 8007a7c:	429a      	cmp	r2, r3
 8007a7e:	f040 8115 	bne.w	8007cac <ai_platform_network_process+0x328>
 8007a82:	6882      	ldr	r2, [r0, #8]
 8007a84:	688b      	ldr	r3, [r1, #8]
 8007a86:	429a      	cmp	r2, r3
 8007a88:	f040 8110 	bne.w	8007cac <ai_platform_network_process+0x328>
 8007a8c:	6842      	ldr	r2, [r0, #4]
 8007a8e:	684b      	ldr	r3, [r1, #4]
 8007a90:	429a      	cmp	r2, r3
 8007a92:	f040 810b 	bne.w	8007cac <ai_platform_network_process+0x328>
 8007a96:	69a3      	ldr	r3, [r4, #24]
 8007a98:	e9d3 0100 	ldrd	r0, r1, [r3]
 8007a9c:	f002 fb4a 	bl	800a134 <ai_array_get_data_byte_size>
 8007aa0:	4605      	mov	r5, r0
 8007aa2:	4620      	mov	r0, r4
 8007aa4:	f002 fa9a 	bl	8009fdc <get_tensor_byte_size>
 8007aa8:	4285      	cmp	r5, r0
 8007aaa:	f0c0 80ff 	bcc.w	8007cac <ai_platform_network_process+0x328>
 8007aae:	69a3      	ldr	r3, [r4, #24]
 8007ab0:	6818      	ldr	r0, [r3, #0]
 8007ab2:	f002 faab 	bl	800a00c <ai_array_to_buffer_fmt>
 8007ab6:	6833      	ldr	r3, [r6, #0]
 8007ab8:	4058      	eors	r0, r3
 8007aba:	f030 407e 	bics.w	r0, r0, #4261412864	; 0xfe000000
 8007abe:	f040 81bc 	bne.w	8007e3a <ai_platform_network_process+0x4b6>
 8007ac2:	6873      	ldr	r3, [r6, #4]
 8007ac4:	2b00      	cmp	r3, #0
 8007ac6:	f000 81af 	beq.w	8007e28 <ai_platform_network_process+0x4a4>
 8007aca:	69b3      	ldr	r3, [r6, #24]
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	2b00      	cmp	r3, #0
 8007ad0:	f000 819f 	beq.w	8007e12 <ai_platform_network_process+0x48e>
 8007ad4:	9a01      	ldr	r2, [sp, #4]
 8007ad6:	429a      	cmp	r2, r3
 8007ad8:	bf38      	it	cc
 8007ada:	461a      	movcc	r2, r3
 8007adc:	4620      	mov	r0, r4
 8007ade:	9201      	str	r2, [sp, #4]
 8007ae0:	f002 fa7c 	bl	8009fdc <get_tensor_byte_size>
 8007ae4:	f8c8 0008 	str.w	r0, [r8, #8]
 8007ae8:	69b3      	ldr	r3, [r6, #24]
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	fb00 f303 	mul.w	r3, r0, r3
 8007af0:	f8c8 300c 	str.w	r3, [r8, #12]
 8007af4:	6871      	ldr	r1, [r6, #4]
 8007af6:	f8c8 1004 	str.w	r1, [r8, #4]
 8007afa:	440b      	add	r3, r1
 8007afc:	f849 300b 	str.w	r3, [r9, fp]
 8007b00:	69a0      	ldr	r0, [r4, #24]
 8007b02:	6803      	ldr	r3, [r0, #0]
 8007b04:	009a      	lsls	r2, r3, #2
 8007b06:	f107 0701 	add.w	r7, r7, #1
 8007b0a:	f106 061c 	add.w	r6, r6, #28
 8007b0e:	f100 80bd 	bmi.w	8007c8c <ai_platform_network_process+0x308>
 8007b12:	e9d0 3202 	ldrd	r3, r2, [r0, #8]
 8007b16:	1a9b      	subs	r3, r3, r2
 8007b18:	4419      	add	r1, r3
 8007b1a:	6081      	str	r1, [r0, #8]
 8007b1c:	69a3      	ldr	r3, [r4, #24]
 8007b1e:	f8d8 2004 	ldr.w	r2, [r8, #4]
 8007b22:	60da      	str	r2, [r3, #12]
 8007b24:	f8ba 3000 	ldrh.w	r3, [sl]
 8007b28:	42bb      	cmp	r3, r7
 8007b2a:	d888      	bhi.n	8007a3e <ai_platform_network_process+0xba>
 8007b2c:	e9dd 5b02 	ldrd	r5, fp, [sp, #8]
 8007b30:	8daa      	ldrh	r2, [r5, #44]	; 0x2c
 8007b32:	f1bb 0f00 	cmp.w	fp, #0
 8007b36:	f000 8189 	beq.w	8007e4c <ai_platform_network_process+0x4c8>
 8007b3a:	2a01      	cmp	r2, #1
 8007b3c:	f240 8161 	bls.w	8007e02 <ai_platform_network_process+0x47e>
 8007b40:	f8d5 9030 	ldr.w	r9, [r5, #48]	; 0x30
 8007b44:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8007b48:	2b00      	cmp	r3, #0
 8007b4a:	f000 815a 	beq.w	8007e02 <ai_platform_network_process+0x47e>
 8007b4e:	465e      	mov	r6, fp
 8007b50:	2700      	movs	r7, #0
 8007b52:	462c      	mov	r4, r5
 8007b54:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007b58:	2b00      	cmp	r3, #0
 8007b5a:	f000 80b5 	beq.w	8007cc8 <ai_platform_network_process+0x344>
 8007b5e:	f853 5027 	ldr.w	r5, [r3, r7, lsl #2]
 8007b62:	2d00      	cmp	r5, #0
 8007b64:	f000 80b0 	beq.w	8007cc8 <ai_platform_network_process+0x344>
 8007b68:	f8d9 3014 	ldr.w	r3, [r9, #20]
 8007b6c:	f8d3 8000 	ldr.w	r8, [r3]
 8007b70:	eb18 1a07 	adds.w	sl, r8, r7, lsl #4
 8007b74:	ea4f 1b07 	mov.w	fp, r7, lsl #4
 8007b78:	f000 8174 	beq.w	8007e64 <ai_platform_network_process+0x4e0>
 8007b7c:	69ab      	ldr	r3, [r5, #24]
 8007b7e:	2101      	movs	r1, #1
 8007b80:	685b      	ldr	r3, [r3, #4]
 8007b82:	9302      	str	r3, [sp, #8]
 8007b84:	4630      	mov	r0, r6
 8007b86:	f7ff f92d 	bl	8006de4 <ai_buffer_get_size>
 8007b8a:	9b02      	ldr	r3, [sp, #8]
 8007b8c:	4283      	cmp	r3, r0
 8007b8e:	f0c0 8137 	bcc.w	8007e00 <ai_platform_network_process+0x47c>
 8007b92:	68e8      	ldr	r0, [r5, #12]
 8007b94:	69b1      	ldr	r1, [r6, #24]
 8007b96:	68c2      	ldr	r2, [r0, #12]
 8007b98:	68cb      	ldr	r3, [r1, #12]
 8007b9a:	429a      	cmp	r2, r3
 8007b9c:	f040 8130 	bne.w	8007e00 <ai_platform_network_process+0x47c>
 8007ba0:	6882      	ldr	r2, [r0, #8]
 8007ba2:	688b      	ldr	r3, [r1, #8]
 8007ba4:	429a      	cmp	r2, r3
 8007ba6:	f040 812b 	bne.w	8007e00 <ai_platform_network_process+0x47c>
 8007baa:	6842      	ldr	r2, [r0, #4]
 8007bac:	684b      	ldr	r3, [r1, #4]
 8007bae:	429a      	cmp	r2, r3
 8007bb0:	f040 8126 	bne.w	8007e00 <ai_platform_network_process+0x47c>
 8007bb4:	69ab      	ldr	r3, [r5, #24]
 8007bb6:	e9d3 0100 	ldrd	r0, r1, [r3]
 8007bba:	f002 fabb 	bl	800a134 <ai_array_get_data_byte_size>
 8007bbe:	9002      	str	r0, [sp, #8]
 8007bc0:	4628      	mov	r0, r5
 8007bc2:	f002 fa0b 	bl	8009fdc <get_tensor_byte_size>
 8007bc6:	9b02      	ldr	r3, [sp, #8]
 8007bc8:	4283      	cmp	r3, r0
 8007bca:	f0c0 8119 	bcc.w	8007e00 <ai_platform_network_process+0x47c>
 8007bce:	69ab      	ldr	r3, [r5, #24]
 8007bd0:	6818      	ldr	r0, [r3, #0]
 8007bd2:	f002 fa1b 	bl	800a00c <ai_array_to_buffer_fmt>
 8007bd6:	6833      	ldr	r3, [r6, #0]
 8007bd8:	4058      	eors	r0, r3
 8007bda:	f030 407e 	bics.w	r0, r0, #4261412864	; 0xfe000000
 8007bde:	f040 8139 	bne.w	8007e54 <ai_platform_network_process+0x4d0>
 8007be2:	6873      	ldr	r3, [r6, #4]
 8007be4:	2b00      	cmp	r3, #0
 8007be6:	f000 8150 	beq.w	8007e8a <ai_platform_network_process+0x506>
 8007bea:	69b3      	ldr	r3, [r6, #24]
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	2b00      	cmp	r3, #0
 8007bf0:	f000 8142 	beq.w	8007e78 <ai_platform_network_process+0x4f4>
 8007bf4:	9a01      	ldr	r2, [sp, #4]
 8007bf6:	429a      	cmp	r2, r3
 8007bf8:	bf38      	it	cc
 8007bfa:	461a      	movcc	r2, r3
 8007bfc:	4628      	mov	r0, r5
 8007bfe:	9201      	str	r2, [sp, #4]
 8007c00:	f002 f9ec 	bl	8009fdc <get_tensor_byte_size>
 8007c04:	f8ca 0008 	str.w	r0, [sl, #8]
 8007c08:	69b3      	ldr	r3, [r6, #24]
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	fb00 f303 	mul.w	r3, r0, r3
 8007c10:	f8ca 300c 	str.w	r3, [sl, #12]
 8007c14:	6871      	ldr	r1, [r6, #4]
 8007c16:	f8ca 1004 	str.w	r1, [sl, #4]
 8007c1a:	440b      	add	r3, r1
 8007c1c:	f848 300b 	str.w	r3, [r8, fp]
 8007c20:	69a8      	ldr	r0, [r5, #24]
 8007c22:	6803      	ldr	r3, [r0, #0]
 8007c24:	009b      	lsls	r3, r3, #2
 8007c26:	f107 0701 	add.w	r7, r7, #1
 8007c2a:	f106 061c 	add.w	r6, r6, #28
 8007c2e:	d446      	bmi.n	8007cbe <ai_platform_network_process+0x33a>
 8007c30:	e9d0 3202 	ldrd	r3, r2, [r0, #8]
 8007c34:	1a9b      	subs	r3, r3, r2
 8007c36:	4419      	add	r1, r3
 8007c38:	6081      	str	r1, [r0, #8]
 8007c3a:	69ab      	ldr	r3, [r5, #24]
 8007c3c:	f8da 2004 	ldr.w	r2, [sl, #4]
 8007c40:	60da      	str	r2, [r3, #12]
 8007c42:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8007c46:	429f      	cmp	r7, r3
 8007c48:	d384      	bcc.n	8007b54 <ai_platform_network_process+0x1d0>
 8007c4a:	e03d      	b.n	8007cc8 <ai_platform_network_process+0x344>
 8007c4c:	e7fe      	b.n	8007c4c <ai_platform_network_process+0x2c8>
 8007c4e:	68ea      	ldr	r2, [r5, #12]
 8007c50:	616b      	str	r3, [r5, #20]
 8007c52:	f002 0203 	and.w	r2, r2, #3
 8007c56:	2a03      	cmp	r2, #3
 8007c58:	d11e      	bne.n	8007c98 <ai_platform_network_process+0x314>
 8007c5a:	2217      	movs	r2, #23
 8007c5c:	2112      	movs	r1, #18
 8007c5e:	f105 0010 	add.w	r0, r5, #16
 8007c62:	f000 f923 	bl	8007eac <core_set_error>
 8007c66:	2400      	movs	r4, #0
 8007c68:	4620      	mov	r0, r4
 8007c6a:	b005      	add	sp, #20
 8007c6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c70:	a1c00100 	.word	0xa1c00100
 8007c74:	e0002000 	.word	0xe0002000
 8007c78:	e0042000 	.word	0xe0042000
 8007c7c:	58024000 	.word	0x58024000
 8007c80:	f407a5c2 	.word	0xf407a5c2
 8007c84:	b5e8b5cd 	.word	0xb5e8b5cd
 8007c88:	40023000 	.word	0x40023000
 8007c8c:	f8ba 3000 	ldrh.w	r3, [sl]
 8007c90:	429f      	cmp	r7, r3
 8007c92:	f4ff aed4 	bcc.w	8007a3e <ai_platform_network_process+0xba>
 8007c96:	e749      	b.n	8007b2c <ai_platform_network_process+0x1a8>
 8007c98:	2230      	movs	r2, #48	; 0x30
 8007c9a:	2111      	movs	r1, #17
 8007c9c:	f105 0010 	add.w	r0, r5, #16
 8007ca0:	f000 f904 	bl	8007eac <core_set_error>
 8007ca4:	2400      	movs	r4, #0
 8007ca6:	e7df      	b.n	8007c68 <ai_platform_network_process+0x2e4>
 8007ca8:	462c      	mov	r4, r5
 8007caa:	e7dd      	b.n	8007c68 <ai_platform_network_process+0x2e4>
 8007cac:	9d02      	ldr	r5, [sp, #8]
 8007cae:	2218      	movs	r2, #24
 8007cb0:	2112      	movs	r1, #18
 8007cb2:	f105 0010 	add.w	r0, r5, #16
 8007cb6:	f000 f8f9 	bl	8007eac <core_set_error>
 8007cba:	2400      	movs	r4, #0
 8007cbc:	e7d4      	b.n	8007c68 <ai_platform_network_process+0x2e4>
 8007cbe:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8007cc2:	429f      	cmp	r7, r3
 8007cc4:	f4ff af46 	bcc.w	8007b54 <ai_platform_network_process+0x1d0>
 8007cc8:	f8bd 3004 	ldrh.w	r3, [sp, #4]
 8007ccc:	8da2      	ldrh	r2, [r4, #44]	; 0x2c
 8007cce:	82a3      	strh	r3, [r4, #20]
 8007cd0:	4625      	mov	r5, r4
 8007cd2:	2a00      	cmp	r2, #0
 8007cd4:	f040 808e 	bne.w	8007df4 <ai_platform_network_process+0x470>
 8007cd8:	4616      	mov	r6, r2
 8007cda:	4617      	mov	r7, r2
 8007cdc:	8aec      	ldrh	r4, [r5, #22]
 8007cde:	429c      	cmp	r4, r3
 8007ce0:	bf38      	it	cc
 8007ce2:	46ab      	movcc	fp, r5
 8007ce4:	d2c0      	bcs.n	8007c68 <ai_platform_network_process+0x2e4>
 8007ce6:	2e00      	cmp	r6, #0
 8007ce8:	d030      	beq.n	8007d4c <ai_platform_network_process+0x3c8>
 8007cea:	f04f 0800 	mov.w	r8, #0
 8007cee:	e014      	b.n	8007d1a <ai_platform_network_process+0x396>
 8007cf0:	6882      	ldr	r2, [r0, #8]
 8007cf2:	68c5      	ldr	r5, [r0, #12]
 8007cf4:	6863      	ldr	r3, [r4, #4]
 8007cf6:	1b52      	subs	r2, r2, r5
 8007cf8:	4413      	add	r3, r2
 8007cfa:	6083      	str	r3, [r0, #8]
 8007cfc:	698b      	ldr	r3, [r1, #24]
 8007cfe:	6862      	ldr	r2, [r4, #4]
 8007d00:	60da      	str	r2, [r3, #12]
 8007d02:	e9d4 3101 	ldrd	r3, r1, [r4, #4]
 8007d06:	f859 200a 	ldr.w	r2, [r9, sl]
 8007d0a:	440b      	add	r3, r1
 8007d0c:	4293      	cmp	r3, r2
 8007d0e:	bf24      	itt	cs
 8007d10:	68e3      	ldrcs	r3, [r4, #12]
 8007d12:	1ad3      	subcs	r3, r2, r3
 8007d14:	6063      	str	r3, [r4, #4]
 8007d16:	f108 0801 	add.w	r8, r8, #1
 8007d1a:	8833      	ldrh	r3, [r6, #0]
 8007d1c:	4543      	cmp	r3, r8
 8007d1e:	ea4f 1a08 	mov.w	sl, r8, lsl #4
 8007d22:	d913      	bls.n	8007d4c <ai_platform_network_process+0x3c8>
 8007d24:	6873      	ldr	r3, [r6, #4]
 8007d26:	b18b      	cbz	r3, 8007d4c <ai_platform_network_process+0x3c8>
 8007d28:	f853 1028 	ldr.w	r1, [r3, r8, lsl #2]
 8007d2c:	b171      	cbz	r1, 8007d4c <ai_platform_network_process+0x3c8>
 8007d2e:	6988      	ldr	r0, [r1, #24]
 8007d30:	68b2      	ldr	r2, [r6, #8]
 8007d32:	6803      	ldr	r3, [r0, #0]
 8007d34:	f8d2 9000 	ldr.w	r9, [r2]
 8007d38:	009d      	lsls	r5, r3, #2
 8007d3a:	eb09 1408 	add.w	r4, r9, r8, lsl #4
 8007d3e:	d5d7      	bpl.n	8007cf0 <ai_platform_network_process+0x36c>
 8007d40:	e9d4 1201 	ldrd	r1, r2, [r4, #4]
 8007d44:	6880      	ldr	r0, [r0, #8]
 8007d46:	f002 fa31 	bl	800a1ac <memcpy>
 8007d4a:	e7da      	b.n	8007d02 <ai_platform_network_process+0x37e>
 8007d4c:	4658      	mov	r0, fp
 8007d4e:	f002 f8f3 	bl	8009f38 <ai_layers_forward_all>
 8007d52:	2f00      	cmp	r7, #0
 8007d54:	d03f      	beq.n	8007dd6 <ai_platform_network_process+0x452>
 8007d56:	2400      	movs	r4, #0
 8007d58:	e016      	b.n	8007d88 <ai_platform_network_process+0x404>
 8007d5a:	e9d8 3201 	ldrd	r3, r2, [r8, #4]
 8007d5e:	f859 100a 	ldr.w	r1, [r9, sl]
 8007d62:	4413      	add	r3, r2
 8007d64:	428b      	cmp	r3, r1
 8007d66:	bf24      	itt	cs
 8007d68:	f8d8 300c 	ldrcs.w	r3, [r8, #12]
 8007d6c:	1acb      	subcs	r3, r1, r3
 8007d6e:	f8c8 3004 	str.w	r3, [r8, #4]
 8007d72:	6981      	ldr	r1, [r0, #24]
 8007d74:	e9d1 2502 	ldrd	r2, r5, [r1, #8]
 8007d78:	1b52      	subs	r2, r2, r5
 8007d7a:	4413      	add	r3, r2
 8007d7c:	608b      	str	r3, [r1, #8]
 8007d7e:	6983      	ldr	r3, [r0, #24]
 8007d80:	f8d8 2004 	ldr.w	r2, [r8, #4]
 8007d84:	60da      	str	r2, [r3, #12]
 8007d86:	3401      	adds	r4, #1
 8007d88:	883b      	ldrh	r3, [r7, #0]
 8007d8a:	42a3      	cmp	r3, r4
 8007d8c:	d923      	bls.n	8007dd6 <ai_platform_network_process+0x452>
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	b30b      	cbz	r3, 8007dd6 <ai_platform_network_process+0x452>
 8007d92:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8007d96:	b1f0      	cbz	r0, 8007dd6 <ai_platform_network_process+0x452>
 8007d98:	68ba      	ldr	r2, [r7, #8]
 8007d9a:	6983      	ldr	r3, [r0, #24]
 8007d9c:	f8d2 9000 	ldr.w	r9, [r2]
 8007da0:	681a      	ldr	r2, [r3, #0]
 8007da2:	0092      	lsls	r2, r2, #2
 8007da4:	ea4f 1a04 	mov.w	sl, r4, lsl #4
 8007da8:	eb09 1804 	add.w	r8, r9, r4, lsl #4
 8007dac:	d5d5      	bpl.n	8007d5a <ai_platform_network_process+0x3d6>
 8007dae:	f8d8 2008 	ldr.w	r2, [r8, #8]
 8007db2:	6899      	ldr	r1, [r3, #8]
 8007db4:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8007db8:	f002 f9f8 	bl	800a1ac <memcpy>
 8007dbc:	e9d8 3101 	ldrd	r3, r1, [r8, #4]
 8007dc0:	f859 200a 	ldr.w	r2, [r9, sl]
 8007dc4:	440b      	add	r3, r1
 8007dc6:	4293      	cmp	r3, r2
 8007dc8:	bf24      	itt	cs
 8007dca:	f8d8 300c 	ldrcs.w	r3, [r8, #12]
 8007dce:	1ad3      	subcs	r3, r2, r3
 8007dd0:	f8c8 3004 	str.w	r3, [r8, #4]
 8007dd4:	e7d7      	b.n	8007d86 <ai_platform_network_process+0x402>
 8007dd6:	f8bb 4016 	ldrh.w	r4, [fp, #22]
 8007dda:	f8bb 3014 	ldrh.w	r3, [fp, #20]
 8007dde:	3401      	adds	r4, #1
 8007de0:	b2a4      	uxth	r4, r4
 8007de2:	42a3      	cmp	r3, r4
 8007de4:	f8ab 4016 	strh.w	r4, [fp, #22]
 8007de8:	f63f af7d 	bhi.w	8007ce6 <ai_platform_network_process+0x362>
 8007dec:	4620      	mov	r0, r4
 8007dee:	b005      	add	sp, #20
 8007df0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007df4:	2a01      	cmp	r2, #1
 8007df6:	6b2e      	ldr	r6, [r5, #48]	; 0x30
 8007df8:	d03c      	beq.n	8007e74 <ai_platform_network_process+0x4f0>
 8007dfa:	f106 070c 	add.w	r7, r6, #12
 8007dfe:	e76d      	b.n	8007cdc <ai_platform_network_process+0x358>
 8007e00:	4625      	mov	r5, r4
 8007e02:	2218      	movs	r2, #24
 8007e04:	2113      	movs	r1, #19
 8007e06:	f105 0010 	add.w	r0, r5, #16
 8007e0a:	f000 f84f 	bl	8007eac <core_set_error>
 8007e0e:	2400      	movs	r4, #0
 8007e10:	e72a      	b.n	8007c68 <ai_platform_network_process+0x2e4>
 8007e12:	9d02      	ldr	r5, [sp, #8]
 8007e14:	4604      	mov	r4, r0
 8007e16:	2221      	movs	r2, #33	; 0x21
 8007e18:	2112      	movs	r1, #18
 8007e1a:	f105 0010 	add.w	r0, r5, #16
 8007e1e:	f000 f845 	bl	8007eac <core_set_error>
 8007e22:	e721      	b.n	8007c68 <ai_platform_network_process+0x2e4>
 8007e24:	9d02      	ldr	r5, [sp, #8]
 8007e26:	e718      	b.n	8007c5a <ai_platform_network_process+0x2d6>
 8007e28:	9d02      	ldr	r5, [sp, #8]
 8007e2a:	4604      	mov	r4, r0
 8007e2c:	2217      	movs	r2, #23
 8007e2e:	2112      	movs	r1, #18
 8007e30:	f105 0010 	add.w	r0, r5, #16
 8007e34:	f000 f83a 	bl	8007eac <core_set_error>
 8007e38:	e716      	b.n	8007c68 <ai_platform_network_process+0x2e4>
 8007e3a:	9d02      	ldr	r5, [sp, #8]
 8007e3c:	2219      	movs	r2, #25
 8007e3e:	2112      	movs	r1, #18
 8007e40:	f105 0010 	add.w	r0, r5, #16
 8007e44:	f000 f832 	bl	8007eac <core_set_error>
 8007e48:	2400      	movs	r4, #0
 8007e4a:	e70d      	b.n	8007c68 <ai_platform_network_process+0x2e4>
 8007e4c:	f8bd 3004 	ldrh.w	r3, [sp, #4]
 8007e50:	82ab      	strh	r3, [r5, #20]
 8007e52:	e73e      	b.n	8007cd2 <ai_platform_network_process+0x34e>
 8007e54:	f104 0010 	add.w	r0, r4, #16
 8007e58:	2219      	movs	r2, #25
 8007e5a:	2113      	movs	r1, #19
 8007e5c:	f000 f826 	bl	8007eac <core_set_error>
 8007e60:	2400      	movs	r4, #0
 8007e62:	e701      	b.n	8007c68 <ai_platform_network_process+0x2e4>
 8007e64:	f104 0010 	add.w	r0, r4, #16
 8007e68:	2217      	movs	r2, #23
 8007e6a:	2113      	movs	r1, #19
 8007e6c:	f000 f81e 	bl	8007eac <core_set_error>
 8007e70:	4654      	mov	r4, sl
 8007e72:	e6f9      	b.n	8007c68 <ai_platform_network_process+0x2e4>
 8007e74:	2700      	movs	r7, #0
 8007e76:	e731      	b.n	8007cdc <ai_platform_network_process+0x358>
 8007e78:	4625      	mov	r5, r4
 8007e7a:	2221      	movs	r2, #33	; 0x21
 8007e7c:	4604      	mov	r4, r0
 8007e7e:	2113      	movs	r1, #19
 8007e80:	f105 0010 	add.w	r0, r5, #16
 8007e84:	f000 f812 	bl	8007eac <core_set_error>
 8007e88:	e6ee      	b.n	8007c68 <ai_platform_network_process+0x2e4>
 8007e8a:	4625      	mov	r5, r4
 8007e8c:	2217      	movs	r2, #23
 8007e8e:	4604      	mov	r4, r0
 8007e90:	2113      	movs	r1, #19
 8007e92:	f105 0010 	add.w	r0, r5, #16
 8007e96:	f000 f809 	bl	8007eac <core_set_error>
 8007e9a:	e6e5      	b.n	8007c68 <ai_platform_network_process+0x2e4>

08007e9c <core_init>:
 8007e9c:	2001      	movs	r0, #1
 8007e9e:	4770      	bx	lr

08007ea0 <core_get_error>:
 8007ea0:	4603      	mov	r3, r0
 8007ea2:	2200      	movs	r2, #0
 8007ea4:	6800      	ldr	r0, [r0, #0]
 8007ea6:	601a      	str	r2, [r3, #0]
 8007ea8:	4770      	bx	lr
 8007eaa:	bf00      	nop

08007eac <core_set_error>:
 8007eac:	4603      	mov	r3, r0
 8007eae:	7800      	ldrb	r0, [r0, #0]
 8007eb0:	b108      	cbz	r0, 8007eb6 <core_set_error+0xa>
 8007eb2:	2000      	movs	r0, #0
 8007eb4:	4770      	bx	lr
 8007eb6:	7019      	strb	r1, [r3, #0]
 8007eb8:	6819      	ldr	r1, [r3, #0]
 8007eba:	f362 211f 	bfi	r1, r2, #8, #24
 8007ebe:	2001      	movs	r0, #1
 8007ec0:	6019      	str	r1, [r3, #0]
 8007ec2:	4770      	bx	lr

08007ec4 <func_dummy>:
 8007ec4:	4770      	bx	lr
 8007ec6:	bf00      	nop

08007ec8 <ai_conv2d_stripe_f32.constprop.0>:
 8007ec8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ecc:	ed2d 8b02 	vpush	{d8}
 8007ed0:	b09d      	sub	sp, #116	; 0x74
 8007ed2:	af00      	add	r7, sp, #0
 8007ed4:	e9c7 3219 	strd	r3, r2, [r7, #100]	; 0x64
 8007ed8:	f8d7 a0bc 	ldr.w	sl, [r7, #188]	; 0xbc
 8007edc:	f8b7 30b8 	ldrh.w	r3, [r7, #184]	; 0xb8
 8007ee0:	66f8      	str	r0, [r7, #108]	; 0x6c
 8007ee2:	f1ba 0f01 	cmp.w	sl, #1
 8007ee6:	663b      	str	r3, [r7, #96]	; 0x60
 8007ee8:	f8d7 60a0 	ldr.w	r6, [r7, #160]	; 0xa0
 8007eec:	f8d7 50b4 	ldr.w	r5, [r7, #180]	; 0xb4
 8007ef0:	f8d7 c0cc 	ldr.w	ip, [r7, #204]	; 0xcc
 8007ef4:	f9b7 e0d4 	ldrsh.w	lr, [r7, #212]	; 0xd4
 8007ef8:	f9b7 20d8 	ldrsh.w	r2, [r7, #216]	; 0xd8
 8007efc:	6579      	str	r1, [r7, #84]	; 0x54
 8007efe:	e9d7 3030 	ldrd	r3, r0, [r7, #192]	; 0xc0
 8007f02:	f000 812f 	beq.w	8008164 <ai_conv2d_stripe_f32.constprop.0+0x29c>
 8007f06:	45b2      	cmp	sl, r6
 8007f08:	f000 827a 	beq.w	8008400 <ai_conv2d_stripe_f32.constprop.0+0x538>
 8007f0c:	f8d7 10ac 	ldr.w	r1, [r7, #172]	; 0xac
 8007f10:	2900      	cmp	r1, #0
 8007f12:	f000 8115 	beq.w	8008140 <ai_conv2d_stripe_f32.constprop.0+0x278>
 8007f16:	fb93 f4f2 	sdiv	r4, r3, r2
 8007f1a:	fb02 3414 	mls	r4, r2, r4, r3
 8007f1e:	1b14      	subs	r4, r2, r4
 8007f20:	1ac1      	subs	r1, r0, r3
 8007f22:	fb94 f0f2 	sdiv	r0, r4, r2
 8007f26:	fb02 4010 	mls	r0, r2, r0, r4
 8007f2a:	1a09      	subs	r1, r1, r0
 8007f2c:	4411      	add	r1, r2
 8007f2e:	3901      	subs	r1, #1
 8007f30:	4418      	add	r0, r3
 8007f32:	fb91 f9f2 	sdiv	r9, r1, r2
 8007f36:	f8d7 10a8 	ldr.w	r1, [r7, #168]	; 0xa8
 8007f3a:	eddf 6a89 	vldr	s13, [pc, #548]	; 8008160 <ai_conv2d_stripe_f32.constprop.0+0x298>
 8007f3e:	4460      	add	r0, ip
 8007f40:	fb01 f100 	mul.w	r1, r1, r0
 8007f44:	6239      	str	r1, [r7, #32]
 8007f46:	f8d7 10a8 	ldr.w	r1, [r7, #168]	; 0xa8
 8007f4a:	4413      	add	r3, r2
 8007f4c:	3b01      	subs	r3, #1
 8007f4e:	fb93 f3f2 	sdiv	r3, r3, r2
 8007f52:	fb01 f202 	mul.w	r2, r1, r2
 8007f56:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007f58:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8007f5c:	fb02 f303 	mul.w	r3, r2, r3
 8007f60:	62bb      	str	r3, [r7, #40]	; 0x28
 8007f62:	fb0e f306 	mul.w	r3, lr, r6
 8007f66:	fbb6 f2fa 	udiv	r2, r6, sl
 8007f6a:	1a9b      	subs	r3, r3, r2
 8007f6c:	009b      	lsls	r3, r3, #2
 8007f6e:	64bb      	str	r3, [r7, #72]	; 0x48
 8007f70:	00b3      	lsls	r3, r6, #2
 8007f72:	61fb      	str	r3, [r7, #28]
 8007f74:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8007f78:	eba5 0509 	sub.w	r5, r5, r9
 8007f7c:	fb02 f303 	mul.w	r3, r2, r3
 8007f80:	fb05 f303 	mul.w	r3, r5, r3
 8007f84:	009b      	lsls	r3, r3, #2
 8007f86:	627b      	str	r3, [r7, #36]	; 0x24
 8007f88:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8007f8c:	009b      	lsls	r3, r3, #2
 8007f8e:	633b      	str	r3, [r7, #48]	; 0x30
 8007f90:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8007f94:	f1c3 0800 	rsb	r8, r3, #0
 8007f98:	ebae 0303 	sub.w	r3, lr, r3
 8007f9c:	ea4f 0b82 	mov.w	fp, r2, lsl #2
 8007fa0:	65bb      	str	r3, [r7, #88]	; 0x58
 8007fa2:	2300      	movs	r3, #0
 8007fa4:	653b      	str	r3, [r7, #80]	; 0x50
 8007fa6:	46cc      	mov	ip, r9
 8007fa8:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8007fac:	f8c7 b014 	str.w	fp, [r7, #20]
 8007fb0:	fbb3 f3fa 	udiv	r3, r3, sl
 8007fb4:	46d1      	mov	r9, sl
 8007fb6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007fb8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8007fbc:	2b00      	cmp	r3, #0
 8007fbe:	f2c0 80c5 	blt.w	800814c <ai_conv2d_stripe_f32.constprop.0+0x284>
 8007fc2:	2400      	movs	r4, #0
 8007fc4:	4673      	mov	r3, lr
 8007fc6:	4671      	mov	r1, lr
 8007fc8:	4622      	mov	r2, r4
 8007fca:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007fcc:	f8d7 50d0 	ldr.w	r5, [r7, #208]	; 0xd0
 8007fd0:	3b01      	subs	r3, #1
 8007fd2:	fb93 f3fe 	sdiv	r3, r3, lr
 8007fd6:	4403      	add	r3, r0
 8007fd8:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 8007fda:	fb0b 0303 	mla	r3, fp, r3, r0
 8007fde:	f8d7 00a8 	ldr.w	r0, [r7, #168]	; 0xa8
 8007fe2:	4440      	add	r0, r8
 8007fe4:	42a8      	cmp	r0, r5
 8007fe6:	bf94      	ite	ls
 8007fe8:	ebc2 0200 	rsbls	r2, r2, r0
 8007fec:	ebc2 0205 	rsbhi	r2, r2, r5
 8007ff0:	f8d7 00c8 	ldr.w	r0, [r7, #200]	; 0xc8
 8007ff4:	6a3d      	ldr	r5, [r7, #32]
 8007ff6:	4428      	add	r0, r5
 8007ff8:	4420      	add	r0, r4
 8007ffa:	fb91 f4fe 	sdiv	r4, r1, lr
 8007ffe:	fb0e 1114 	mls	r1, lr, r4, r1
 8008002:	1a52      	subs	r2, r2, r1
 8008004:	6d7c      	ldr	r4, [r7, #84]	; 0x54
 8008006:	4401      	add	r1, r0
 8008008:	69f8      	ldr	r0, [r7, #28]
 800800a:	fb00 4101 	mla	r1, r0, r1, r4
 800800e:	65f9      	str	r1, [r7, #92]	; 0x5c
 8008010:	6e79      	ldr	r1, [r7, #100]	; 0x64
 8008012:	6efc      	ldr	r4, [r7, #108]	; 0x6c
 8008014:	4472      	add	r2, lr
 8008016:	3a01      	subs	r2, #1
 8008018:	fb92 f6fe 	sdiv	r6, r2, lr
 800801c:	460a      	mov	r2, r1
 800801e:	2900      	cmp	r1, #0
 8008020:	bf08      	it	eq
 8008022:	4622      	moveq	r2, r4
 8008024:	42a2      	cmp	r2, r4
 8008026:	637a      	str	r2, [r7, #52]	; 0x34
 8008028:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800802a:	fb0e 2116 	mls	r1, lr, r6, r2
 800802e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8008032:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008036:	bf08      	it	eq
 8008038:	eeb0 7a66 	vmoveq.f32	s14, s13
 800803c:	1b92      	subs	r2, r2, r6
 800803e:	f1b9 0f00 	cmp.w	r9, #0
 8008042:	d066      	beq.n	8008112 <ai_conv2d_stripe_f32.constprop.0+0x24a>
 8008044:	fb0b f202 	mul.w	r2, fp, r2
 8008048:	643a      	str	r2, [r7, #64]	; 0x40
 800804a:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 800804e:	fb00 f101 	mul.w	r1, r0, r1
 8008052:	4591      	cmp	r9, r2
 8008054:	6479      	str	r1, [r7, #68]	; 0x44
 8008056:	d85c      	bhi.n	8008112 <ai_conv2d_stripe_f32.constprop.0+0x24a>
 8008058:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800805a:	e9c7 e803 	strd	lr, r8, [r7, #12]
 800805e:	2500      	movs	r5, #0
 8008060:	3a01      	subs	r2, #1
 8008062:	46aa      	mov	sl, r5
 8008064:	61ba      	str	r2, [r7, #24]
 8008066:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008068:	f8c7 a008 	str.w	sl, [r7, #8]
 800806c:	eb02 0285 	add.w	r2, r2, r5, lsl #2
 8008070:	63ba      	str	r2, [r7, #56]	; 0x38
 8008072:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8008074:	eb02 0285 	add.w	r2, r2, r5, lsl #2
 8008078:	63fa      	str	r2, [r7, #60]	; 0x3c
 800807a:	f04f 0800 	mov.w	r8, #0
 800807e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008080:	ecf2 7a01 	vldmia	r2!, {s15}
 8008084:	f1bc 0f00 	cmp.w	ip, #0
 8008088:	ee67 7a87 	vmul.f32	s15, s15, s14
 800808c:	63ba      	str	r2, [r7, #56]	; 0x38
 800808e:	dd22      	ble.n	80080d6 <ai_conv2d_stripe_f32.constprop.0+0x20e>
 8008090:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8008092:	2100      	movs	r1, #0
 8008094:	2e00      	cmp	r6, #0
 8008096:	bfc8      	it	gt
 8008098:	2000      	movgt	r0, #0
 800809a:	dd15      	ble.n	80080c8 <ai_conv2d_stripe_f32.constprop.0+0x200>
 800809c:	eb02 040b 	add.w	r4, r2, fp
 80080a0:	4294      	cmp	r4, r2
 80080a2:	d90c      	bls.n	80080be <ai_conv2d_stripe_f32.constprop.0+0x1f6>
 80080a4:	4696      	mov	lr, r2
 80080a6:	469a      	mov	sl, r3
 80080a8:	ecbe 6a01 	vldmia	lr!, {s12}
 80080ac:	ecfa 5a01 	vldmia	sl!, {s11}
 80080b0:	4574      	cmp	r4, lr
 80080b2:	eee5 7a86 	vfma.f32	s15, s11, s12
 80080b6:	d8f7      	bhi.n	80080a8 <ai_conv2d_stripe_f32.constprop.0+0x1e0>
 80080b8:	697c      	ldr	r4, [r7, #20]
 80080ba:	4423      	add	r3, r4
 80080bc:	4422      	add	r2, r4
 80080be:	6cbc      	ldr	r4, [r7, #72]	; 0x48
 80080c0:	3001      	adds	r0, #1
 80080c2:	4286      	cmp	r6, r0
 80080c4:	4422      	add	r2, r4
 80080c6:	d1e9      	bne.n	800809c <ai_conv2d_stripe_f32.constprop.0+0x1d4>
 80080c8:	6c78      	ldr	r0, [r7, #68]	; 0x44
 80080ca:	3101      	adds	r1, #1
 80080cc:	4402      	add	r2, r0
 80080ce:	6c38      	ldr	r0, [r7, #64]	; 0x40
 80080d0:	458c      	cmp	ip, r1
 80080d2:	4403      	add	r3, r0
 80080d4:	d1de      	bne.n	8008094 <ai_conv2d_stripe_f32.constprop.0+0x1cc>
 80080d6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80080d8:	ece2 7a01 	vstmia	r2!, {s15}
 80080dc:	63fa      	str	r2, [r7, #60]	; 0x3c
 80080de:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80080e0:	4413      	add	r3, r2
 80080e2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80080e4:	f108 0801 	add.w	r8, r8, #1
 80080e8:	4542      	cmp	r2, r8
 80080ea:	d8c8      	bhi.n	800807e <ai_conv2d_stripe_f32.constprop.0+0x1b6>
 80080ec:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80080ee:	f8d7 a008 	ldr.w	sl, [r7, #8]
 80080f2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80080f6:	445a      	add	r2, fp
 80080f8:	65fa      	str	r2, [r7, #92]	; 0x5c
 80080fa:	69ba      	ldr	r2, [r7, #24]
 80080fc:	f10a 0a01 	add.w	sl, sl, #1
 8008100:	4589      	cmp	r9, r1
 8008102:	bf88      	it	hi
 8008104:	2200      	movhi	r2, #0
 8008106:	3201      	adds	r2, #1
 8008108:	45d1      	cmp	r9, sl
 800810a:	4415      	add	r5, r2
 800810c:	d1ab      	bne.n	8008066 <ai_conv2d_stripe_f32.constprop.0+0x19e>
 800810e:	e9d7 e803 	ldrd	lr, r8, [r7, #12]
 8008112:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8008114:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008116:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008118:	440a      	add	r2, r1
 800811a:	66fa      	str	r2, [r7, #108]	; 0x6c
 800811c:	f8d7 10c8 	ldr.w	r1, [r7, #200]	; 0xc8
 8008120:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8008122:	4411      	add	r1, r2
 8008124:	f8c7 10c8 	str.w	r1, [r7, #200]	; 0xc8
 8008128:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800812a:	eba8 0802 	sub.w	r8, r8, r2
 800812e:	1a8a      	subs	r2, r1, r2
 8008130:	65ba      	str	r2, [r7, #88]	; 0x58
 8008132:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8008136:	3301      	adds	r3, #1
 8008138:	429a      	cmp	r2, r3
 800813a:	653b      	str	r3, [r7, #80]	; 0x50
 800813c:	f47f af3c 	bne.w	8007fb8 <ai_conv2d_stripe_f32.constprop.0+0xf0>
 8008140:	3774      	adds	r7, #116	; 0x74
 8008142:	46bd      	mov	sp, r7
 8008144:	ecbd 8b02 	vpop	{d8}
 8008148:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800814c:	fb98 f1fe 	sdiv	r1, r8, lr
 8008150:	fb0e 8111 	mls	r1, lr, r1, r8
 8008154:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8008156:	ebae 0101 	sub.w	r1, lr, r1
 800815a:	4642      	mov	r2, r8
 800815c:	4644      	mov	r4, r8
 800815e:	e734      	b.n	8007fca <ai_conv2d_stripe_f32.constprop.0+0x102>
 8008160:	00000000 	.word	0x00000000
 8008164:	fb0e f102 	mul.w	r1, lr, r2
 8008168:	2901      	cmp	r1, #1
 800816a:	f47f aecf 	bne.w	8007f0c <ai_conv2d_stripe_f32.constprop.0+0x44>
 800816e:	1ac1      	subs	r1, r0, r3
 8008170:	f8d7 00a8 	ldr.w	r0, [r7, #168]	; 0xa8
 8008174:	65f9      	str	r1, [r7, #92]	; 0x5c
 8008176:	00b1      	lsls	r1, r6, #2
 8008178:	63b9      	str	r1, [r7, #56]	; 0x38
 800817a:	fb01 f100 	mul.w	r1, r1, r0
 800817e:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8008180:	eb0c 0203 	add.w	r2, ip, r3
 8008184:	fb01 0102 	mla	r1, r1, r2, r0
 8008188:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800818a:	65b9      	str	r1, [r7, #88]	; 0x58
 800818c:	f102 4278 	add.w	r2, r2, #4160749568	; 0xf8000000
 8008190:	f1b2 7f80 	cmp.w	r2, #16777216	; 0x1000000
 8008194:	f080 8269 	bcs.w	800866a <ai_conv2d_stripe_f32.constprop.0+0x7a2>
 8008198:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 800819c:	2a00      	cmp	r2, #0
 800819e:	d0cf      	beq.n	8008140 <ai_conv2d_stripe_f32.constprop.0+0x278>
 80081a0:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80081a4:	f8d7 00b0 	ldr.w	r0, [r7, #176]	; 0xb0
 80081a8:	ed1f 6a13 	vldr	s12, [pc, #-76]	; 8008160 <ai_conv2d_stripe_f32.constprop.0+0x298>
 80081ac:	fb05 f202 	mul.w	r2, r5, r2
 80081b0:	fb00 f303 	mul.w	r3, r0, r3
 80081b4:	fb06 f202 	mul.w	r2, r6, r2
 80081b8:	64bb      	str	r3, [r7, #72]	; 0x48
 80081ba:	0093      	lsls	r3, r2, #2
 80081bc:	643b      	str	r3, [r7, #64]	; 0x40
 80081be:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80081c0:	fb03 f306 	mul.w	r3, r3, r6
 80081c4:	009b      	lsls	r3, r3, #2
 80081c6:	627b      	str	r3, [r7, #36]	; 0x24
 80081c8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80081cc:	fb03 f306 	mul.w	r3, r3, r6
 80081d0:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 80081d4:	62bb      	str	r3, [r7, #40]	; 0x28
 80081d6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80081da:	009b      	lsls	r3, r3, #2
 80081dc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80081de:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80081e0:	64fb      	str	r3, [r7, #76]	; 0x4c
 80081e2:	2300      	movs	r3, #0
 80081e4:	653b      	str	r3, [r7, #80]	; 0x50
 80081e6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80081e8:	2b00      	cmp	r3, #0
 80081ea:	f000 8106 	beq.w	80083fa <ai_conv2d_stripe_f32.constprop.0+0x532>
 80081ee:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80081f0:	ecf3 6a01 	vldmia	r3!, {s13}
 80081f4:	64fb      	str	r3, [r7, #76]	; 0x4c
 80081f6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80081fa:	2b00      	cmp	r3, #0
 80081fc:	f000 80ea 	beq.w	80083d4 <ai_conv2d_stripe_f32.constprop.0+0x50c>
 8008200:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8008204:	f8d7 90c8 	ldr.w	r9, [r7, #200]	; 0xc8
 8008208:	425d      	negs	r5, r3
 800820a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800820c:	657b      	str	r3, [r7, #84]	; 0x54
 800820e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008210:	647b      	str	r3, [r7, #68]	; 0x44
 8008212:	f04f 0b00 	mov.w	fp, #0
 8008216:	f1b9 0f00 	cmp.w	r9, #0
 800821a:	f2c0 8221 	blt.w	8008660 <ai_conv2d_stripe_f32.constprop.0+0x798>
 800821e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8008220:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008222:	2300      	movs	r3, #0
 8008224:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 8008226:	6bbe      	ldr	r6, [r7, #56]	; 0x38
 8008228:	f8d7 40b0 	ldr.w	r4, [r7, #176]	; 0xb0
 800822c:	fb02 0c06 	mla	ip, r2, r6, r0
 8008230:	f8d7 00a8 	ldr.w	r0, [r7, #168]	; 0xa8
 8008234:	f8d7 20a0 	ldr.w	r2, [r7, #160]	; 0xa0
 8008238:	4428      	add	r0, r5
 800823a:	42a0      	cmp	r0, r4
 800823c:	bf94      	ite	ls
 800823e:	ebc3 0300 	rsbls	r3, r3, r0
 8008242:	ebc3 0304 	rsbhi	r3, r3, r4
 8008246:	f8d7 00a8 	ldr.w	r0, [r7, #168]	; 0xa8
 800824a:	1ac4      	subs	r4, r0, r3
 800824c:	f8d7 00b0 	ldr.w	r0, [r7, #176]	; 0xb0
 8008250:	1ac0      	subs	r0, r0, r3
 8008252:	fb02 f303 	mul.w	r3, r2, r3
 8008256:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8008258:	2a00      	cmp	r2, #0
 800825a:	eeb0 7a66 	vmov.f32	s14, s13
 800825e:	f340 80a5 	ble.w	80083ac <ai_conv2d_stripe_f32.constprop.0+0x4e4>
 8008262:	fb06 f204 	mul.w	r2, r6, r4
 8008266:	637a      	str	r2, [r7, #52]	; 0x34
 8008268:	fb06 f200 	mul.w	r2, r6, r0
 800826c:	f023 060f 	bic.w	r6, r3, #15
 8008270:	1e70      	subs	r0, r6, #1
 8008272:	0900      	lsrs	r0, r0, #4
 8008274:	3001      	adds	r0, #1
 8008276:	633a      	str	r2, [r7, #48]	; 0x30
 8008278:	0102      	lsls	r2, r0, #4
 800827a:	63fa      	str	r2, [r7, #60]	; 0x3c
 800827c:	ea4f 1e80 	mov.w	lr, r0, lsl #6
 8008280:	2400      	movs	r4, #0
 8008282:	4662      	mov	r2, ip
 8008284:	2e00      	cmp	r6, #0
 8008286:	bfd8      	it	le
 8008288:	2000      	movle	r0, #0
 800828a:	dd72      	ble.n	8008372 <ai_conv2d_stripe_f32.constprop.0+0x4aa>
 800828c:	f101 0c40 	add.w	ip, r1, #64	; 0x40
 8008290:	f102 0040 	add.w	r0, r2, #64	; 0x40
 8008294:	f04f 0800 	mov.w	r8, #0
 8008298:	ed50 4a0f 	vldr	s9, [r0, #-60]	; 0xffffffc4
 800829c:	ed5c 7a0f 	vldr	s15, [ip, #-60]	; 0xffffffc4
 80082a0:	ed1c 5a10 	vldr	s10, [ip, #-64]	; 0xffffffc0
 80082a4:	ed50 5a10 	vldr	s11, [r0, #-64]	; 0xffffffc0
 80082a8:	ed5c 3a0d 	vldr	s7, [ip, #-52]	; 0xffffffcc
 80082ac:	ed1c 4a0c 	vldr	s8, [ip, #-48]	; 0xffffffd0
 80082b0:	ed1c 2a0a 	vldr	s4, [ip, #-40]	; 0xffffffd8
 80082b4:	ed50 2a0a 	vldr	s5, [r0, #-40]	; 0xffffffd8
 80082b8:	ed1c 3a09 	vldr	s6, [ip, #-36]	; 0xffffffdc
 80082bc:	ed1c 0a06 	vldr	s0, [ip, #-24]	; 0xffffffe8
 80082c0:	ed50 0a06 	vldr	s1, [r0, #-24]	; 0xffffffe8
 80082c4:	ed1c 1a05 	vldr	s2, [ip, #-20]	; 0xffffffec
 80082c8:	ed50 1a05 	vldr	s3, [r0, #-20]	; 0xffffffec
 80082cc:	ee67 7aa4 	vmul.f32	s15, s15, s9
 80082d0:	ed5c 4a0e 	vldr	s9, [ip, #-56]	; 0xffffffc8
 80082d4:	eee5 7a25 	vfma.f32	s15, s10, s11
 80082d8:	f108 0810 	add.w	r8, r8, #16
 80082dc:	45b0      	cmp	r8, r6
 80082de:	ed10 5a0e 	vldr	s10, [r0, #-56]	; 0xffffffc8
 80082e2:	ed50 5a0d 	vldr	s11, [r0, #-52]	; 0xffffffcc
 80082e6:	eee4 7a85 	vfma.f32	s15, s9, s10
 80082ea:	f10c 0c40 	add.w	ip, ip, #64	; 0x40
 80082ee:	f100 0040 	add.w	r0, r0, #64	; 0x40
 80082f2:	ed50 4a1c 	vldr	s9, [r0, #-112]	; 0xffffff90
 80082f6:	ed1c 5a1b 	vldr	s10, [ip, #-108]	; 0xffffff94
 80082fa:	eee3 7aa5 	vfma.f32	s15, s7, s11
 80082fe:	ed50 5a1b 	vldr	s11, [r0, #-108]	; 0xffffff94
 8008302:	ed50 3a19 	vldr	s7, [r0, #-100]	; 0xffffff9c
 8008306:	eee4 7a24 	vfma.f32	s15, s8, s9
 800830a:	ed1c 4a18 	vldr	s8, [ip, #-96]	; 0xffffffa0
 800830e:	ed50 4a18 	vldr	s9, [r0, #-96]	; 0xffffffa0
 8008312:	eee5 7a25 	vfma.f32	s15, s10, s11
 8008316:	ed1c 5a17 	vldr	s10, [ip, #-92]	; 0xffffffa4
 800831a:	ed50 5a17 	vldr	s11, [r0, #-92]	; 0xffffffa4
 800831e:	eee2 7a22 	vfma.f32	s15, s4, s5
 8008322:	ed1c 2a14 	vldr	s4, [ip, #-80]	; 0xffffffb0
 8008326:	ed50 2a14 	vldr	s5, [r0, #-80]	; 0xffffffb0
 800832a:	eee3 7a23 	vfma.f32	s15, s6, s7
 800832e:	ed1c 3a13 	vldr	s6, [ip, #-76]	; 0xffffffb4
 8008332:	ed50 3a13 	vldr	s7, [r0, #-76]	; 0xffffffb4
 8008336:	eee4 7a24 	vfma.f32	s15, s8, s9
 800833a:	ed1c 4a12 	vldr	s8, [ip, #-72]	; 0xffffffb8
 800833e:	ed50 4a12 	vldr	s9, [r0, #-72]	; 0xffffffb8
 8008342:	eee5 7a25 	vfma.f32	s15, s10, s11
 8008346:	ed1c 5a11 	vldr	s10, [ip, #-68]	; 0xffffffbc
 800834a:	ed50 5a11 	vldr	s11, [r0, #-68]	; 0xffffffbc
 800834e:	eee0 7a20 	vfma.f32	s15, s0, s1
 8008352:	eee1 7a21 	vfma.f32	s15, s2, s3
 8008356:	eee2 7a22 	vfma.f32	s15, s4, s5
 800835a:	eee3 7a23 	vfma.f32	s15, s6, s7
 800835e:	eee4 7a24 	vfma.f32	s15, s8, s9
 8008362:	eee5 7a25 	vfma.f32	s15, s10, s11
 8008366:	ee37 7a27 	vadd.f32	s14, s14, s15
 800836a:	db95      	blt.n	8008298 <ai_conv2d_stripe_f32.constprop.0+0x3d0>
 800836c:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800836e:	4471      	add	r1, lr
 8008370:	4472      	add	r2, lr
 8008372:	4283      	cmp	r3, r0
 8008374:	dd11      	ble.n	800839a <ai_conv2d_stripe_f32.constprop.0+0x4d2>
 8008376:	4684      	mov	ip, r0
 8008378:	468a      	mov	sl, r1
 800837a:	4690      	mov	r8, r2
 800837c:	ecf8 5a01 	vldmia	r8!, {s11}
 8008380:	ecfa 7a01 	vldmia	sl!, {s15}
 8008384:	f10c 0c01 	add.w	ip, ip, #1
 8008388:	4563      	cmp	r3, ip
 800838a:	eea5 7aa7 	vfma.f32	s14, s11, s15
 800838e:	d1f5      	bne.n	800837c <ai_conv2d_stripe_f32.constprop.0+0x4b4>
 8008390:	1a18      	subs	r0, r3, r0
 8008392:	eb02 0280 	add.w	r2, r2, r0, lsl #2
 8008396:	eb01 0180 	add.w	r1, r1, r0, lsl #2
 800839a:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800839c:	4401      	add	r1, r0
 800839e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80083a0:	4402      	add	r2, r0
 80083a2:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 80083a4:	3401      	adds	r4, #1
 80083a6:	42a0      	cmp	r0, r4
 80083a8:	f47f af6c 	bne.w	8008284 <ai_conv2d_stripe_f32.constprop.0+0x3bc>
 80083ac:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80083ae:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80083b0:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80083b2:	ed83 7a00 	vstr	s14, [r3]
 80083b6:	440b      	add	r3, r1
 80083b8:	4491      	add	r9, r2
 80083ba:	647b      	str	r3, [r7, #68]	; 0x44
 80083bc:	1aad      	subs	r5, r5, r2
 80083be:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80083c0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80083c2:	4413      	add	r3, r2
 80083c4:	657b      	str	r3, [r7, #84]	; 0x54
 80083c6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80083ca:	f10b 0b01 	add.w	fp, fp, #1
 80083ce:	455b      	cmp	r3, fp
 80083d0:	f47f af21 	bne.w	8008216 <ai_conv2d_stripe_f32.constprop.0+0x34e>
 80083d4:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80083d6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80083d8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80083da:	440a      	add	r2, r1
 80083dc:	66ba      	str	r2, [r7, #104]	; 0x68
 80083de:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80083e0:	3204      	adds	r2, #4
 80083e2:	66fa      	str	r2, [r7, #108]	; 0x6c
 80083e4:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 80083e8:	3301      	adds	r3, #1
 80083ea:	429a      	cmp	r2, r3
 80083ec:	653b      	str	r3, [r7, #80]	; 0x50
 80083ee:	f43f aea7 	beq.w	8008140 <ai_conv2d_stripe_f32.constprop.0+0x278>
 80083f2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80083f4:	2b00      	cmp	r3, #0
 80083f6:	f47f aefa 	bne.w	80081ee <ai_conv2d_stripe_f32.constprop.0+0x326>
 80083fa:	eef0 6a46 	vmov.f32	s13, s12
 80083fe:	e6fa      	b.n	80081f6 <ai_conv2d_stripe_f32.constprop.0+0x32e>
 8008400:	fb0e f102 	mul.w	r1, lr, r2
 8008404:	2901      	cmp	r1, #1
 8008406:	f47f ad81 	bne.w	8007f0c <ai_conv2d_stripe_f32.constprop.0+0x44>
 800840a:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800840e:	2a00      	cmp	r2, #0
 8008410:	f43f ae96 	beq.w	8008140 <ai_conv2d_stripe_f32.constprop.0+0x278>
 8008414:	f8d7 10a8 	ldr.w	r1, [r7, #168]	; 0xa8
 8008418:	ed5f 3aaf 	vldr	s7, [pc, #-700]	; 8008160 <ai_conv2d_stripe_f32.constprop.0+0x298>
 800841c:	f8c7 60a0 	str.w	r6, [r7, #160]	; 0xa0
 8008420:	eb0c 0203 	add.w	r2, ip, r3
 8008424:	fb01 f202 	mul.w	r2, r1, r2
 8008428:	61fa      	str	r2, [r7, #28]
 800842a:	f8d7 10b0 	ldr.w	r1, [r7, #176]	; 0xb0
 800842e:	1a1a      	subs	r2, r3, r0
 8008430:	442a      	add	r2, r5
 8008432:	fb01 f202 	mul.w	r2, r1, r2
 8008436:	1ac1      	subs	r1, r0, r3
 8008438:	64f9      	str	r1, [r7, #76]	; 0x4c
 800843a:	f8d7 10b0 	ldr.w	r1, [r7, #176]	; 0xb0
 800843e:	fb03 f301 	mul.w	r3, r3, r1
 8008442:	64bb      	str	r3, [r7, #72]	; 0x48
 8008444:	0093      	lsls	r3, r2, #2
 8008446:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008448:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800844c:	009b      	lsls	r3, r3, #2
 800844e:	63bb      	str	r3, [r7, #56]	; 0x38
 8008450:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8008454:	f1c3 0b00 	rsb	fp, r3, #0
 8008458:	00f3      	lsls	r3, r6, #3
 800845a:	623b      	str	r3, [r7, #32]
 800845c:	2300      	movs	r3, #0
 800845e:	653b      	str	r3, [r7, #80]	; 0x50
 8008460:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8008464:	fbb3 f3f6 	udiv	r3, r3, r6
 8008468:	61bb      	str	r3, [r7, #24]
 800846a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800846e:	2b00      	cmp	r3, #0
 8008470:	eef7 2a00 	vmov.f32	s5, #112	; 0x3f800000  1.0
 8008474:	ea4f 0886 	mov.w	r8, r6, lsl #2
 8008478:	ea4f 1a06 	mov.w	sl, r6, lsl #4
 800847c:	f2c0 80ea 	blt.w	8008654 <ai_conv2d_stripe_f32.constprop.0+0x78c>
 8008480:	2500      	movs	r5, #0
 8008482:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8008484:	462b      	mov	r3, r5
 8008486:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800848a:	f8d7 00d0 	ldr.w	r0, [r7, #208]	; 0xd0
 800848e:	69fc      	ldr	r4, [r7, #28]
 8008490:	6e7e      	ldr	r6, [r7, #100]	; 0x64
 8008492:	445a      	add	r2, fp
 8008494:	4282      	cmp	r2, r0
 8008496:	bf28      	it	cs
 8008498:	4602      	movcs	r2, r0
 800849a:	f8d7 00c8 	ldr.w	r0, [r7, #200]	; 0xc8
 800849e:	1ad2      	subs	r2, r2, r3
 80084a0:	1904      	adds	r4, r0, r4
 80084a2:	2e00      	cmp	r6, #0
 80084a4:	f000 822b 	beq.w	80088fe <ai_conv2d_stripe_f32.constprop.0+0xa36>
 80084a8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80084aa:	647e      	str	r6, [r7, #68]	; 0x44
 80084ac:	429e      	cmp	r6, r3
 80084ae:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80084b0:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 80084b4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80084b8:	eba3 0002 	sub.w	r0, r3, r2
 80084bc:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80084c0:	fb03 f000 	mul.w	r0, r3, r0
 80084c4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80084c8:	bf14      	ite	ne
 80084ca:	eeb0 3a62 	vmovne.f32	s6, s5
 80084ce:	eeb0 3a63 	vmoveq.f32	s6, s7
 80084d2:	1a9b      	subs	r3, r3, r2
 80084d4:	442c      	add	r4, r5
 80084d6:	6d7d      	ldr	r5, [r7, #84]	; 0x54
 80084d8:	fb08 5e04 	mla	lr, r8, r4, r5
 80084dc:	eb0e 0408 	add.w	r4, lr, r8
 80084e0:	45a6      	cmp	lr, r4
 80084e2:	62bc      	str	r4, [r7, #40]	; 0x28
 80084e4:	f080 809d 	bcs.w	8008622 <ai_conv2d_stripe_f32.constprop.0+0x75a>
 80084e8:	0080      	lsls	r0, r0, #2
 80084ea:	6378      	str	r0, [r7, #52]	; 0x34
 80084ec:	e9d7 0428 	ldrd	r0, r4, [r7, #160]	; 0xa0
 80084f0:	009b      	lsls	r3, r3, #2
 80084f2:	633b      	str	r3, [r7, #48]	; 0x30
 80084f4:	42a0      	cmp	r0, r4
 80084f6:	f022 0303 	bic.w	r3, r2, #3
 80084fa:	65fb      	str	r3, [r7, #92]	; 0x5c
 80084fc:	f200 8091 	bhi.w	8008622 <ai_conv2d_stripe_f32.constprop.0+0x75a>
 8008500:	1e58      	subs	r0, r3, #1
 8008502:	0880      	lsrs	r0, r0, #2
 8008504:	1c43      	adds	r3, r0, #1
 8008506:	fb00 a00a 	mla	r0, r0, sl, sl
 800850a:	6138      	str	r0, [r7, #16]
 800850c:	f04f 0900 	mov.w	r9, #0
 8008510:	0118      	lsls	r0, r3, #4
 8008512:	009b      	lsls	r3, r3, #2
 8008514:	6178      	str	r0, [r7, #20]
 8008516:	60fb      	str	r3, [r7, #12]
 8008518:	f8c7 903c 	str.w	r9, [r7, #60]	; 0x3c
 800851c:	f8c7 b008 	str.w	fp, [r7, #8]
 8008520:	69bb      	ldr	r3, [r7, #24]
 8008522:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8008524:	4499      	add	r9, r3
 8008526:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008528:	181c      	adds	r4, r3, r0
 800852a:	65bc      	str	r4, [r7, #88]	; 0x58
 800852c:	6efc      	ldr	r4, [r7, #108]	; 0x6c
 800852e:	eb03 0389 	add.w	r3, r3, r9, lsl #2
 8008532:	1820      	adds	r0, r4, r0
 8008534:	627b      	str	r3, [r7, #36]	; 0x24
 8008536:	ea4f 0389 	mov.w	r3, r9, lsl #2
 800853a:	6438      	str	r0, [r7, #64]	; 0x40
 800853c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800853e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8008540:	ecb3 7a01 	vldmia	r3!, {s14}
 8008544:	65bb      	str	r3, [r7, #88]	; 0x58
 8008546:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008548:	2b00      	cmp	r3, #0
 800854a:	ee27 7a03 	vmul.f32	s14, s14, s6
 800854e:	dd57      	ble.n	8008600 <ai_conv2d_stripe_f32.constprop.0+0x738>
 8008550:	4675      	mov	r5, lr
 8008552:	f04f 0b00 	mov.w	fp, #0
 8008556:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008558:	2b00      	cmp	r3, #0
 800855a:	bfd8      	it	le
 800855c:	2400      	movle	r4, #0
 800855e:	dd32      	ble.n	80085c6 <ai_conv2d_stripe_f32.constprop.0+0x6fe>
 8008560:	6a38      	ldr	r0, [r7, #32]
 8008562:	607a      	str	r2, [r7, #4]
 8008564:	182c      	adds	r4, r5, r0
 8008566:	f101 0310 	add.w	r3, r1, #16
 800856a:	4628      	mov	r0, r5
 800856c:	2600      	movs	r6, #0
 800856e:	eb00 0c08 	add.w	ip, r0, r8
 8008572:	ed13 4a03 	vldr	s8, [r3, #-12]
 8008576:	eddc 7a00 	vldr	s15, [ip]
 800857a:	ed53 4a04 	vldr	s9, [r3, #-16]
 800857e:	ed90 5a00 	vldr	s10, [r0]
 8008582:	edd4 6a00 	vldr	s13, [r4]
 8008586:	ed53 5a02 	vldr	s11, [r3, #-8]
 800858a:	ed13 6a01 	vldr	s12, [r3, #-4]
 800858e:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8008590:	ee67 7a84 	vmul.f32	s15, s15, s8
 8008594:	eb04 0c08 	add.w	ip, r4, r8
 8008598:	eee4 7a85 	vfma.f32	s15, s9, s10
 800859c:	3604      	adds	r6, #4
 800859e:	4296      	cmp	r6, r2
 80085a0:	f103 0310 	add.w	r3, r3, #16
 80085a4:	eee5 7aa6 	vfma.f32	s15, s11, s13
 80085a8:	4450      	add	r0, sl
 80085aa:	4454      	add	r4, sl
 80085ac:	eddc 6a00 	vldr	s13, [ip]
 80085b0:	eee6 7a26 	vfma.f32	s15, s12, s13
 80085b4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80085b8:	dbd9      	blt.n	800856e <ai_conv2d_stripe_f32.constprop.0+0x6a6>
 80085ba:	693b      	ldr	r3, [r7, #16]
 80085bc:	687a      	ldr	r2, [r7, #4]
 80085be:	68fc      	ldr	r4, [r7, #12]
 80085c0:	441d      	add	r5, r3
 80085c2:	697b      	ldr	r3, [r7, #20]
 80085c4:	4419      	add	r1, r3
 80085c6:	42a2      	cmp	r2, r4
 80085c8:	dd11      	ble.n	80085ee <ai_conv2d_stripe_f32.constprop.0+0x726>
 80085ca:	4620      	mov	r0, r4
 80085cc:	462b      	mov	r3, r5
 80085ce:	460e      	mov	r6, r1
 80085d0:	edd3 7a00 	vldr	s15, [r3]
 80085d4:	ecf6 6a01 	vldmia	r6!, {s13}
 80085d8:	3001      	adds	r0, #1
 80085da:	4290      	cmp	r0, r2
 80085dc:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80085e0:	4443      	add	r3, r8
 80085e2:	d1f5      	bne.n	80085d0 <ai_conv2d_stripe_f32.constprop.0+0x708>
 80085e4:	1b14      	subs	r4, r2, r4
 80085e6:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80085ea:	fb04 5508 	mla	r5, r4, r8, r5
 80085ee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80085f0:	441d      	add	r5, r3
 80085f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80085f4:	4419      	add	r1, r3
 80085f6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80085f8:	f10b 0b01 	add.w	fp, fp, #1
 80085fc:	459b      	cmp	fp, r3
 80085fe:	d1aa      	bne.n	8008556 <ai_conv2d_stripe_f32.constprop.0+0x68e>
 8008600:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008602:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8008604:	eca3 7a01 	vstmia	r3!, {s14}
 8008608:	643b      	str	r3, [r7, #64]	; 0x40
 800860a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800860c:	4419      	add	r1, r3
 800860e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008610:	4283      	cmp	r3, r0
 8008612:	d194      	bne.n	800853e <ai_conv2d_stripe_f32.constprop.0+0x676>
 8008614:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008616:	f10e 0e04 	add.w	lr, lr, #4
 800861a:	459e      	cmp	lr, r3
 800861c:	d380      	bcc.n	8008520 <ai_conv2d_stripe_f32.constprop.0+0x658>
 800861e:	f8d7 b008 	ldr.w	fp, [r7, #8]
 8008622:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8008624:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8008626:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008628:	440a      	add	r2, r1
 800862a:	66fa      	str	r2, [r7, #108]	; 0x6c
 800862c:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800862e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8008632:	440a      	add	r2, r1
 8008634:	f8c7 20c8 	str.w	r2, [r7, #200]	; 0xc8
 8008638:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800863c:	3301      	adds	r3, #1
 800863e:	429a      	cmp	r2, r3
 8008640:	653b      	str	r3, [r7, #80]	; 0x50
 8008642:	ebab 0b01 	sub.w	fp, fp, r1
 8008646:	f43f ad7b 	beq.w	8008140 <ai_conv2d_stripe_f32.constprop.0+0x278>
 800864a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800864e:	2b00      	cmp	r3, #0
 8008650:	f6bf af16 	bge.w	8008480 <ai_conv2d_stripe_f32.constprop.0+0x5b8>
 8008654:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008656:	465b      	mov	r3, fp
 8008658:	eb02 010b 	add.w	r1, r2, fp
 800865c:	465d      	mov	r5, fp
 800865e:	e712      	b.n	8008486 <ai_conv2d_stripe_f32.constprop.0+0x5be>
 8008660:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008662:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8008664:	462b      	mov	r3, r5
 8008666:	442a      	add	r2, r5
 8008668:	e5dc      	b.n	8008224 <ai_conv2d_stripe_f32.constprop.0+0x35c>
 800866a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800866e:	fb02 f505 	mul.w	r5, r2, r5
 8008672:	fb06 f205 	mul.w	r2, r6, r5
 8008676:	0095      	lsls	r5, r2, #2
 8008678:	637a      	str	r2, [r7, #52]	; 0x34
 800867a:	1dea      	adds	r2, r5, #7
 800867c:	f022 0207 	bic.w	r2, r2, #7
 8008680:	4669      	mov	r1, sp
 8008682:	ebad 0d02 	sub.w	sp, sp, r2
 8008686:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 800868a:	ee08 1a90 	vmov	s17, r1
 800868e:	46e9      	mov	r9, sp
 8008690:	2a00      	cmp	r2, #0
 8008692:	f000 8130 	beq.w	80088f6 <ai_conv2d_stripe_f32.constprop.0+0xa2e>
 8008696:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800869a:	ed9f 8aa6 	vldr	s16, [pc, #664]	; 8008934 <ai_conv2d_stripe_f32.constprop.0+0xa6c>
 800869e:	f8c7 60a0 	str.w	r6, [r7, #160]	; 0xa0
 80086a2:	fb02 f303 	mul.w	r3, r2, r3
 80086a6:	647b      	str	r3, [r7, #68]	; 0x44
 80086a8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80086aa:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80086ac:	fb03 f306 	mul.w	r3, r3, r6
 80086b0:	009b      	lsls	r3, r3, #2
 80086b2:	623b      	str	r3, [r7, #32]
 80086b4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80086b8:	fb03 f306 	mul.w	r3, r3, r6
 80086bc:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80086c0:	627b      	str	r3, [r7, #36]	; 0x24
 80086c2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80086c6:	009b      	lsls	r3, r3, #2
 80086c8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80086ca:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80086cc:	64bb      	str	r3, [r7, #72]	; 0x48
 80086ce:	2300      	movs	r3, #0
 80086d0:	46ca      	mov	sl, r9
 80086d2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80086d4:	46a9      	mov	r9, r5
 80086d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80086d8:	b123      	cbz	r3, 80086e4 <ai_conv2d_stripe_f32.constprop.0+0x81c>
 80086da:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80086dc:	464a      	mov	r2, r9
 80086de:	4650      	mov	r0, sl
 80086e0:	f001 fd64 	bl	800a1ac <memcpy>
 80086e4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80086e6:	2b00      	cmp	r3, #0
 80086e8:	f000 8120 	beq.w	800892c <ai_conv2d_stripe_f32.constprop.0+0xa64>
 80086ec:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80086ee:	ecf3 6a01 	vldmia	r3!, {s13}
 80086f2:	64bb      	str	r3, [r7, #72]	; 0x48
 80086f4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80086f8:	2b00      	cmp	r3, #0
 80086fa:	f000 80ee 	beq.w	80088da <ai_conv2d_stripe_f32.constprop.0+0xa12>
 80086fe:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8008702:	f8c7 901c 	str.w	r9, [r7, #28]
 8008706:	425d      	negs	r5, r3
 8008708:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800870a:	653b      	str	r3, [r7, #80]	; 0x50
 800870c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800870e:	643b      	str	r3, [r7, #64]	; 0x40
 8008710:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8008714:	657b      	str	r3, [r7, #84]	; 0x54
 8008716:	2300      	movs	r3, #0
 8008718:	63fb      	str	r3, [r7, #60]	; 0x3c
 800871a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800871c:	2b00      	cmp	r3, #0
 800871e:	f2c0 8100 	blt.w	8008922 <ai_conv2d_stripe_f32.constprop.0+0xa5a>
 8008722:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8008724:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008726:	2300      	movs	r3, #0
 8008728:	f8d7 00a8 	ldr.w	r0, [r7, #168]	; 0xa8
 800872c:	f8d7 60b0 	ldr.w	r6, [r7, #176]	; 0xb0
 8008730:	6bbc      	ldr	r4, [r7, #56]	; 0x38
 8008732:	4428      	add	r0, r5
 8008734:	42b0      	cmp	r0, r6
 8008736:	bf94      	ite	ls
 8008738:	ebc3 0300 	rsbls	r3, r3, r0
 800873c:	ebc3 0306 	rsbhi	r3, r3, r6
 8008740:	f8d7 00a8 	ldr.w	r0, [r7, #168]	; 0xa8
 8008744:	eba0 0c03 	sub.w	ip, r0, r3
 8008748:	1af0      	subs	r0, r6, r3
 800874a:	f8d7 60a0 	ldr.w	r6, [r7, #160]	; 0xa0
 800874e:	fb06 f303 	mul.w	r3, r6, r3
 8008752:	6dfe      	ldr	r6, [r7, #92]	; 0x5c
 8008754:	2e00      	cmp	r6, #0
 8008756:	fb02 a204 	mla	r2, r2, r4, sl
 800875a:	eeb0 7a66 	vmov.f32	s14, s13
 800875e:	f340 80a2 	ble.w	80088a6 <ai_conv2d_stripe_f32.constprop.0+0x9de>
 8008762:	fb04 f000 	mul.w	r0, r4, r0
 8008766:	f023 060f 	bic.w	r6, r3, #15
 800876a:	6338      	str	r0, [r7, #48]	; 0x30
 800876c:	1e70      	subs	r0, r6, #1
 800876e:	0900      	lsrs	r0, r0, #4
 8008770:	3001      	adds	r0, #1
 8008772:	ea4f 1880 	mov.w	r8, r0, lsl #6
 8008776:	0100      	lsls	r0, r0, #4
 8008778:	fb04 fc0c 	mul.w	ip, r4, ip
 800877c:	62b8      	str	r0, [r7, #40]	; 0x28
 800877e:	2400      	movs	r4, #0
 8008780:	2e00      	cmp	r6, #0
 8008782:	bfd8      	it	le
 8008784:	2000      	movle	r0, #0
 8008786:	dd72      	ble.n	800886e <ai_conv2d_stripe_f32.constprop.0+0x9a6>
 8008788:	f101 0e40 	add.w	lr, r1, #64	; 0x40
 800878c:	f102 0040 	add.w	r0, r2, #64	; 0x40
 8008790:	f04f 0900 	mov.w	r9, #0
 8008794:	ed10 5a0f 	vldr	s10, [r0, #-60]	; 0xffffffc4
 8008798:	ed5e 7a0f 	vldr	s15, [lr, #-60]	; 0xffffffc4
 800879c:	ed5e 5a10 	vldr	s11, [lr, #-64]	; 0xffffffc0
 80087a0:	ed10 6a10 	vldr	s12, [r0, #-64]	; 0xffffffc0
 80087a4:	ed1e 4a0d 	vldr	s8, [lr, #-52]	; 0xffffffcc
 80087a8:	ed5e 4a0c 	vldr	s9, [lr, #-48]	; 0xffffffd0
 80087ac:	ed5e 2a0a 	vldr	s5, [lr, #-40]	; 0xffffffd8
 80087b0:	ed10 3a0a 	vldr	s6, [r0, #-40]	; 0xffffffd8
 80087b4:	ed5e 3a09 	vldr	s7, [lr, #-36]	; 0xffffffdc
 80087b8:	ed5e 0a06 	vldr	s1, [lr, #-24]	; 0xffffffe8
 80087bc:	ed10 1a06 	vldr	s2, [r0, #-24]	; 0xffffffe8
 80087c0:	ed5e 1a05 	vldr	s3, [lr, #-20]	; 0xffffffec
 80087c4:	ed10 2a05 	vldr	s4, [r0, #-20]	; 0xffffffec
 80087c8:	ee67 7a85 	vmul.f32	s15, s15, s10
 80087cc:	ed1e 5a0e 	vldr	s10, [lr, #-56]	; 0xffffffc8
 80087d0:	eee5 7a86 	vfma.f32	s15, s11, s12
 80087d4:	f109 0910 	add.w	r9, r9, #16
 80087d8:	45b1      	cmp	r9, r6
 80087da:	ed50 5a0e 	vldr	s11, [r0, #-56]	; 0xffffffc8
 80087de:	ed10 6a0d 	vldr	s12, [r0, #-52]	; 0xffffffcc
 80087e2:	eee5 7a25 	vfma.f32	s15, s10, s11
 80087e6:	f10e 0e40 	add.w	lr, lr, #64	; 0x40
 80087ea:	f100 0040 	add.w	r0, r0, #64	; 0x40
 80087ee:	ed10 5a1c 	vldr	s10, [r0, #-112]	; 0xffffff90
 80087f2:	ed5e 5a1b 	vldr	s11, [lr, #-108]	; 0xffffff94
 80087f6:	eee4 7a06 	vfma.f32	s15, s8, s12
 80087fa:	ed10 6a1b 	vldr	s12, [r0, #-108]	; 0xffffff94
 80087fe:	ed10 4a19 	vldr	s8, [r0, #-100]	; 0xffffff9c
 8008802:	eee4 7a85 	vfma.f32	s15, s9, s10
 8008806:	ed5e 4a18 	vldr	s9, [lr, #-96]	; 0xffffffa0
 800880a:	ed10 5a18 	vldr	s10, [r0, #-96]	; 0xffffffa0
 800880e:	eee5 7a86 	vfma.f32	s15, s11, s12
 8008812:	ed5e 5a17 	vldr	s11, [lr, #-92]	; 0xffffffa4
 8008816:	ed10 6a17 	vldr	s12, [r0, #-92]	; 0xffffffa4
 800881a:	eee2 7a83 	vfma.f32	s15, s5, s6
 800881e:	ed5e 2a14 	vldr	s5, [lr, #-80]	; 0xffffffb0
 8008822:	ed10 3a14 	vldr	s6, [r0, #-80]	; 0xffffffb0
 8008826:	eee3 7a84 	vfma.f32	s15, s7, s8
 800882a:	ed5e 3a13 	vldr	s7, [lr, #-76]	; 0xffffffb4
 800882e:	ed10 4a13 	vldr	s8, [r0, #-76]	; 0xffffffb4
 8008832:	eee4 7a85 	vfma.f32	s15, s9, s10
 8008836:	ed5e 4a12 	vldr	s9, [lr, #-72]	; 0xffffffb8
 800883a:	ed10 5a12 	vldr	s10, [r0, #-72]	; 0xffffffb8
 800883e:	eee5 7a86 	vfma.f32	s15, s11, s12
 8008842:	ed5e 5a11 	vldr	s11, [lr, #-68]	; 0xffffffbc
 8008846:	ed10 6a11 	vldr	s12, [r0, #-68]	; 0xffffffbc
 800884a:	eee0 7a81 	vfma.f32	s15, s1, s2
 800884e:	eee1 7a82 	vfma.f32	s15, s3, s4
 8008852:	eee2 7a83 	vfma.f32	s15, s5, s6
 8008856:	eee3 7a84 	vfma.f32	s15, s7, s8
 800885a:	eee4 7a85 	vfma.f32	s15, s9, s10
 800885e:	eee5 7a86 	vfma.f32	s15, s11, s12
 8008862:	ee37 7a27 	vadd.f32	s14, s14, s15
 8008866:	db95      	blt.n	8008794 <ai_conv2d_stripe_f32.constprop.0+0x8cc>
 8008868:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800886a:	4441      	add	r1, r8
 800886c:	4442      	add	r2, r8
 800886e:	4283      	cmp	r3, r0
 8008870:	dd11      	ble.n	8008896 <ai_conv2d_stripe_f32.constprop.0+0x9ce>
 8008872:	4686      	mov	lr, r0
 8008874:	468b      	mov	fp, r1
 8008876:	4691      	mov	r9, r2
 8008878:	ecb9 6a01 	vldmia	r9!, {s12}
 800887c:	ecfb 7a01 	vldmia	fp!, {s15}
 8008880:	f10e 0e01 	add.w	lr, lr, #1
 8008884:	4573      	cmp	r3, lr
 8008886:	eea6 7a27 	vfma.f32	s14, s12, s15
 800888a:	d1f5      	bne.n	8008878 <ai_conv2d_stripe_f32.constprop.0+0x9b0>
 800888c:	1a18      	subs	r0, r3, r0
 800888e:	eb02 0280 	add.w	r2, r2, r0, lsl #2
 8008892:	eb01 0180 	add.w	r1, r1, r0, lsl #2
 8008896:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008898:	4402      	add	r2, r0
 800889a:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 800889c:	3401      	adds	r4, #1
 800889e:	42a0      	cmp	r0, r4
 80088a0:	4461      	add	r1, ip
 80088a2:	f47f af6d 	bne.w	8008780 <ai_conv2d_stripe_f32.constprop.0+0x8b8>
 80088a6:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80088a8:	6e38      	ldr	r0, [r7, #96]	; 0x60
 80088aa:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80088ac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80088ae:	ed82 7a00 	vstr	s14, [r2]
 80088b2:	4401      	add	r1, r0
 80088b4:	6579      	str	r1, [r7, #84]	; 0x54
 80088b6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80088b8:	440a      	add	r2, r1
 80088ba:	643a      	str	r2, [r7, #64]	; 0x40
 80088bc:	6a39      	ldr	r1, [r7, #32]
 80088be:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80088c0:	440a      	add	r2, r1
 80088c2:	653a      	str	r2, [r7, #80]	; 0x50
 80088c4:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80088c8:	3301      	adds	r3, #1
 80088ca:	429a      	cmp	r2, r3
 80088cc:	63fb      	str	r3, [r7, #60]	; 0x3c
 80088ce:	eba5 0500 	sub.w	r5, r5, r0
 80088d2:	f47f af22 	bne.w	800871a <ai_conv2d_stripe_f32.constprop.0+0x852>
 80088d6:	f8d7 901c 	ldr.w	r9, [r7, #28]
 80088da:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80088dc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80088de:	444a      	add	r2, r9
 80088e0:	66ba      	str	r2, [r7, #104]	; 0x68
 80088e2:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80088e4:	3204      	adds	r2, #4
 80088e6:	66fa      	str	r2, [r7, #108]	; 0x6c
 80088e8:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 80088ec:	3301      	adds	r3, #1
 80088ee:	429a      	cmp	r2, r3
 80088f0:	64fb      	str	r3, [r7, #76]	; 0x4c
 80088f2:	f47f aef0 	bne.w	80086d6 <ai_conv2d_stripe_f32.constprop.0+0x80e>
 80088f6:	ee18 3a90 	vmov	r3, s17
 80088fa:	469d      	mov	sp, r3
 80088fc:	e420      	b.n	8008140 <ai_conv2d_stripe_f32.constprop.0+0x278>
 80088fe:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8008900:	6efe      	ldr	r6, [r7, #108]	; 0x6c
 8008902:	647e      	str	r6, [r7, #68]	; 0x44
 8008904:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 8008908:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800890c:	1a98      	subs	r0, r3, r2
 800890e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8008912:	fb03 f000 	mul.w	r0, r3, r0
 8008916:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800891a:	eeb0 3a63 	vmov.f32	s6, s7
 800891e:	1a9b      	subs	r3, r3, r2
 8008920:	e5d8      	b.n	80084d4 <ai_conv2d_stripe_f32.constprop.0+0x60c>
 8008922:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008924:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8008926:	462b      	mov	r3, r5
 8008928:	442a      	add	r2, r5
 800892a:	e6fd      	b.n	8008728 <ai_conv2d_stripe_f32.constprop.0+0x860>
 800892c:	eef0 6a48 	vmov.f32	s13, s16
 8008930:	e6e0      	b.n	80086f4 <ai_conv2d_stripe_f32.constprop.0+0x82c>
 8008932:	bf00      	nop
 8008934:	00000000 	.word	0x00000000

08008938 <ai_dict_decompress_f32>:
 8008938:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800893c:	9d08      	ldr	r5, [sp, #32]
 800893e:	2b04      	cmp	r3, #4
 8008940:	eb00 0585 	add.w	r5, r0, r5, lsl #2
 8008944:	d00e      	beq.n	8008964 <ai_dict_decompress_f32+0x2c>
 8008946:	2b08      	cmp	r3, #8
 8008948:	d10a      	bne.n	8008960 <ai_dict_decompress_f32+0x28>
 800894a:	42a8      	cmp	r0, r5
 800894c:	d208      	bcs.n	8008960 <ai_dict_decompress_f32+0x28>
 800894e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008952:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008956:	681b      	ldr	r3, [r3, #0]
 8008958:	f840 3b04 	str.w	r3, [r0], #4
 800895c:	4285      	cmp	r5, r0
 800895e:	d8f6      	bhi.n	800894e <ai_dict_decompress_f32+0x16>
 8008960:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008964:	9b07      	ldr	r3, [sp, #28]
 8008966:	085e      	lsrs	r6, r3, #1
 8008968:	f003 0701 	and.w	r7, r3, #1
 800896c:	ea4f 09c6 	mov.w	r9, r6, lsl #3
 8008970:	f106 38ff 	add.w	r8, r6, #4294967295
 8008974:	42a8      	cmp	r0, r5
 8008976:	d2f3      	bcs.n	8008960 <ai_dict_decompress_f32+0x28>
 8008978:	b33e      	cbz	r6, 80089ca <ai_dict_decompress_f32+0x92>
 800897a:	f100 0e08 	add.w	lr, r0, #8
 800897e:	f101 3cff 	add.w	ip, r1, #4294967295
 8008982:	eb01 0408 	add.w	r4, r1, r8
 8008986:	f81c 3f01 	ldrb.w	r3, [ip, #1]!
 800898a:	091b      	lsrs	r3, r3, #4
 800898c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008990:	f10e 0e08 	add.w	lr, lr, #8
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	f84e 3c10 	str.w	r3, [lr, #-16]
 800899a:	f89c 3000 	ldrb.w	r3, [ip]
 800899e:	f003 030f 	and.w	r3, r3, #15
 80089a2:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80089a6:	4564      	cmp	r4, ip
 80089a8:	681b      	ldr	r3, [r3, #0]
 80089aa:	f84e 3c0c 	str.w	r3, [lr, #-12]
 80089ae:	d1ea      	bne.n	8008986 <ai_dict_decompress_f32+0x4e>
 80089b0:	4431      	add	r1, r6
 80089b2:	4448      	add	r0, r9
 80089b4:	2f00      	cmp	r7, #0
 80089b6:	d0dd      	beq.n	8008974 <ai_dict_decompress_f32+0x3c>
 80089b8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80089bc:	091b      	lsrs	r3, r3, #4
 80089be:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80089c2:	681b      	ldr	r3, [r3, #0]
 80089c4:	f840 3b04 	str.w	r3, [r0], #4
 80089c8:	e7d4      	b.n	8008974 <ai_dict_decompress_f32+0x3c>
 80089ca:	2f00      	cmp	r7, #0
 80089cc:	d1f4      	bne.n	80089b8 <ai_dict_decompress_f32+0x80>
 80089ce:	42a8      	cmp	r0, r5
 80089d0:	d3fd      	bcc.n	80089ce <ai_dict_decompress_f32+0x96>
 80089d2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80089d6:	bf00      	nop

080089d8 <forward_conv2d_nl_pool>:
 80089d8:	6981      	ldr	r1, [r0, #24]
 80089da:	880b      	ldrh	r3, [r1, #0]
 80089dc:	2b00      	cmp	r3, #0
 80089de:	f000 814d 	beq.w	8008c7c <forward_conv2d_nl_pool+0x2a4>
 80089e2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80089e6:	ed2d 8b04 	vpush	{d8-d9}
 80089ea:	684e      	ldr	r6, [r1, #4]
 80089ec:	6872      	ldr	r2, [r6, #4]
 80089ee:	b0b9      	sub	sp, #228	; 0xe4
 80089f0:	4604      	mov	r4, r0
 80089f2:	b102      	cbz	r2, 80089f6 <forward_conv2d_nl_pool+0x1e>
 80089f4:	6812      	ldr	r2, [r2, #0]
 80089f6:	2b01      	cmp	r3, #1
 80089f8:	f000 8253 	beq.w	8008ea2 <forward_conv2d_nl_pool+0x4ca>
 80089fc:	6930      	ldr	r0, [r6, #16]
 80089fe:	9011      	str	r0, [sp, #68]	; 0x44
 8008a00:	b108      	cbz	r0, 8008a06 <forward_conv2d_nl_pool+0x2e>
 8008a02:	6800      	ldr	r0, [r0, #0]
 8008a04:	9011      	str	r0, [sp, #68]	; 0x44
 8008a06:	2b02      	cmp	r3, #2
 8008a08:	f000 813a 	beq.w	8008c80 <forward_conv2d_nl_pool+0x2a8>
 8008a0c:	69f0      	ldr	r0, [r6, #28]
 8008a0e:	2800      	cmp	r0, #0
 8008a10:	f000 8237 	beq.w	8008e82 <forward_conv2d_nl_pool+0x4aa>
 8008a14:	8b37      	ldrh	r7, [r6, #24]
 8008a16:	6806      	ldr	r6, [r0, #0]
 8008a18:	2f01      	cmp	r7, #1
 8008a1a:	f240 8239 	bls.w	8008e90 <forward_conv2d_nl_pool+0x4b8>
 8008a1e:	6845      	ldr	r5, [r0, #4]
 8008a20:	ee08 5a10 	vmov	s16, r5
 8008a24:	6880      	ldr	r0, [r0, #8]
 8008a26:	f8d2 800c 	ldr.w	r8, [r2, #12]
 8008a2a:	6992      	ldr	r2, [r2, #24]
 8008a2c:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8008a30:	6892      	ldr	r2, [r2, #8]
 8008a32:	952a      	str	r5, [sp, #168]	; 0xa8
 8008a34:	ee09 2a10 	vmov	s18, r2
 8008a38:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8008a3a:	6be7      	ldr	r7, [r4, #60]	; 0x3c
 8008a3c:	f8d2 900c 	ldr.w	r9, [r2, #12]
 8008a40:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8008a42:	f8d9 500c 	ldr.w	r5, [r9, #12]
 8008a46:	951d      	str	r5, [sp, #116]	; 0x74
 8008a48:	f8d9 5008 	ldr.w	r5, [r9, #8]
 8008a4c:	951f      	str	r5, [sp, #124]	; 0x7c
 8008a4e:	f8d8 500c 	ldr.w	r5, [r8, #12]
 8008a52:	9527      	str	r5, [sp, #156]	; 0x9c
 8008a54:	f8d8 5008 	ldr.w	r5, [r8, #8]
 8008a58:	952d      	str	r5, [sp, #180]	; 0xb4
 8008a5a:	8d25      	ldrh	r5, [r4, #40]	; 0x28
 8008a5c:	952e      	str	r5, [sp, #184]	; 0xb8
 8008a5e:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
 8008a60:	9513      	str	r5, [sp, #76]	; 0x4c
 8008a62:	683d      	ldr	r5, [r7, #0]
 8008a64:	9515      	str	r5, [sp, #84]	; 0x54
 8008a66:	69e5      	ldr	r5, [r4, #28]
 8008a68:	952f      	str	r5, [sp, #188]	; 0xbc
 8008a6a:	6b25      	ldr	r5, [r4, #48]	; 0x30
 8008a6c:	f8d6 e00c 	ldr.w	lr, [r6, #12]
 8008a70:	f8d6 c018 	ldr.w	ip, [r6, #24]
 8008a74:	f8d9 b004 	ldr.w	fp, [r9, #4]
 8008a78:	9526      	str	r5, [sp, #152]	; 0x98
 8008a7a:	e9d7 a701 	ldrd	sl, r7, [r7, #4]
 8008a7e:	6b65      	ldr	r5, [r4, #52]	; 0x34
 8008a80:	9512      	str	r5, [sp, #72]	; 0x48
 8008a82:	e9d2 8200 	ldrd	r8, r2, [r2]
 8008a86:	f8de 5004 	ldr.w	r5, [lr, #4]
 8008a8a:	9528      	str	r5, [sp, #160]	; 0xa0
 8008a8c:	9224      	str	r2, [sp, #144]	; 0x90
 8008a8e:	f8de 5008 	ldr.w	r5, [lr, #8]
 8008a92:	f8dc 2008 	ldr.w	r2, [ip, #8]
 8008a96:	9529      	str	r5, [sp, #164]	; 0xa4
 8008a98:	6c25      	ldr	r5, [r4, #64]	; 0x40
 8008a9a:	9522      	str	r5, [sp, #136]	; 0x88
 8008a9c:	ee08 2a90 	vmov	s17, r2
 8008aa0:	6ca5      	ldr	r5, [r4, #72]	; 0x48
 8008aa2:	9523      	str	r5, [sp, #140]	; 0x8c
 8008aa4:	ee18 2a10 	vmov	r2, s16
 8008aa8:	6ce5      	ldr	r5, [r4, #76]	; 0x4c
 8008aaa:	951a      	str	r5, [sp, #104]	; 0x68
 8008aac:	b11a      	cbz	r2, 8008ab6 <forward_conv2d_nl_pool+0xde>
 8008aae:	6992      	ldr	r2, [r2, #24]
 8008ab0:	6892      	ldr	r2, [r2, #8]
 8008ab2:	ee08 2a10 	vmov	s16, r2
 8008ab6:	f8d4 9020 	ldr.w	r9, [r4, #32]
 8008aba:	2800      	cmp	r0, #0
 8008abc:	f000 81ce 	beq.w	8008e5c <forward_conv2d_nl_pool+0x484>
 8008ac0:	6982      	ldr	r2, [r0, #24]
 8008ac2:	2a00      	cmp	r2, #0
 8008ac4:	f000 81d3 	beq.w	8008e6e <forward_conv2d_nl_pool+0x496>
 8008ac8:	6943      	ldr	r3, [r0, #20]
 8008aca:	f8d2 9008 	ldr.w	r9, [r2, #8]
 8008ace:	689b      	ldr	r3, [r3, #8]
 8008ad0:	9333      	str	r3, [sp, #204]	; 0xcc
 8008ad2:	e9d2 0100 	ldrd	r0, r1, [r2]
 8008ad6:	f001 fb05 	bl	800a0e4 <ai_array_get_byte_size>
 8008ada:	69a1      	ldr	r1, [r4, #24]
 8008adc:	f8d6 c018 	ldr.w	ip, [r6, #24]
 8008ae0:	880b      	ldrh	r3, [r1, #0]
 8008ae2:	9014      	str	r0, [sp, #80]	; 0x50
 8008ae4:	f8bd 2054 	ldrh.w	r2, [sp, #84]	; 0x54
 8008ae8:	9827      	ldr	r0, [sp, #156]	; 0x9c
 8008aea:	9215      	str	r2, [sp, #84]	; 0x54
 8008aec:	fa12 f287 	uxtah	r2, r2, r7
 8008af0:	eb02 0e00 	add.w	lr, r2, r0
 8008af4:	f8bd 204c 	ldrh.w	r2, [sp, #76]	; 0x4c
 8008af8:	4fa2      	ldr	r7, [pc, #648]	; (8008d84 <forward_conv2d_nl_pool+0x3ac>)
 8008afa:	921b      	str	r2, [sp, #108]	; 0x6c
 8008afc:	f8bd 6048 	ldrh.w	r6, [sp, #72]	; 0x48
 8008b00:	9a29      	ldr	r2, [sp, #164]	; 0xa4
 8008b02:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8008b04:	3e01      	subs	r6, #1
 8008b06:	2d00      	cmp	r5, #0
 8008b08:	bf08      	it	eq
 8008b0a:	463d      	moveq	r5, r7
 8008b0c:	1e57      	subs	r7, r2, #1
 8008b0e:	fb07 2606 	mla	r6, r7, r6, r2
 8008b12:	ebae 0206 	sub.w	r2, lr, r6
 8008b16:	9532      	str	r5, [sp, #200]	; 0xc8
 8008b18:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8008b1a:	fbb2 f2f5 	udiv	r2, r2, r5
 8008b1e:	9d28      	ldr	r5, [sp, #160]	; 0xa0
 8008b20:	9213      	str	r2, [sp, #76]	; 0x4c
 8008b22:	f8bd 2098 	ldrh.w	r2, [sp, #152]	; 0x98
 8008b26:	962b      	str	r6, [sp, #172]	; 0xac
 8008b28:	fa1f f08a 	uxth.w	r0, sl
 8008b2c:	1e6e      	subs	r6, r5, #1
 8008b2e:	9017      	str	r0, [sp, #92]	; 0x5c
 8008b30:	3a01      	subs	r2, #1
 8008b32:	f8dc 0000 	ldr.w	r0, [ip]
 8008b36:	fb06 5202 	mla	r2, r6, r2, r5
 8008b3a:	922c      	str	r2, [sp, #176]	; 0xb0
 8008b3c:	6da5      	ldr	r5, [r4, #88]	; 0x58
 8008b3e:	9520      	str	r5, [sp, #128]	; 0x80
 8008b40:	f3c0 4243 	ubfx	r2, r0, #17, #4
 8008b44:	6c65      	ldr	r5, [r4, #68]	; 0x44
 8008b46:	9519      	str	r5, [sp, #100]	; 0x64
 8008b48:	2a04      	cmp	r2, #4
 8008b4a:	f000 814c 	beq.w	8008de6 <forward_conv2d_nl_pool+0x40e>
 8008b4e:	2a08      	cmp	r2, #8
 8008b50:	f000 8149 	beq.w	8008de6 <forward_conv2d_nl_pool+0x40e>
 8008b54:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8008b56:	2b03      	cmp	r3, #3
 8008b58:	6992      	ldr	r2, [r2, #24]
 8008b5a:	921c      	str	r2, [sp, #112]	; 0x70
 8008b5c:	fa0f f888 	sxth.w	r8, r8
 8008b60:	f240 81a4 	bls.w	8008eac <forward_conv2d_nl_pool+0x4d4>
 8008b64:	684b      	ldr	r3, [r1, #4]
 8008b66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008b68:	2b00      	cmp	r3, #0
 8008b6a:	f000 81a2 	beq.w	8008eb2 <forward_conv2d_nl_pool+0x4da>
 8008b6e:	681e      	ldr	r6, [r3, #0]
 8008b70:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008b72:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8008b74:	425b      	negs	r3, r3
 8008b76:	9316      	str	r3, [sp, #88]	; 0x58
 8008b78:	68f3      	ldr	r3, [r6, #12]
 8008b7a:	f8d3 a008 	ldr.w	sl, [r3, #8]
 8008b7e:	69b3      	ldr	r3, [r6, #24]
 8008b80:	689c      	ldr	r4, [r3, #8]
 8008b82:	2a00      	cmp	r2, #0
 8008b84:	d070      	beq.n	8008c68 <forward_conv2d_nl_pool+0x290>
 8008b86:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008b88:	f8cd 8060 	str.w	r8, [sp, #96]	; 0x60
 8008b8c:	425b      	negs	r3, r3
 8008b8e:	9330      	str	r3, [sp, #192]	; 0xc0
 8008b90:	f9bd 3048 	ldrsh.w	r3, [sp, #72]	; 0x48
 8008b94:	9331      	str	r3, [sp, #196]	; 0xc4
 8008b96:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8008b98:	f8cd 9044 	str.w	r9, [sp, #68]	; 0x44
 8008b9c:	fb03 f30b 	mul.w	r3, r3, fp
 8008ba0:	fb0a f303 	mul.w	r3, sl, r3
 8008ba4:	009b      	lsls	r3, r3, #2
 8008ba6:	9335      	str	r3, [sp, #212]	; 0xd4
 8008ba8:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8008baa:	fb03 f30b 	mul.w	r3, r3, fp
 8008bae:	009b      	lsls	r3, r3, #2
 8008bb0:	fb0a f20b 	mul.w	r2, sl, fp
 8008bb4:	9325      	str	r3, [sp, #148]	; 0x94
 8008bb6:	2300      	movs	r3, #0
 8008bb8:	9317      	str	r3, [sp, #92]	; 0x5c
 8008bba:	9236      	str	r2, [sp, #216]	; 0xd8
 8008bbc:	931e      	str	r3, [sp, #120]	; 0x78
 8008bbe:	ea4f 028b 	mov.w	r2, fp, lsl #2
 8008bc2:	f9bd 3064 	ldrsh.w	r3, [sp, #100]	; 0x64
 8008bc6:	9234      	str	r2, [sp, #208]	; 0xd0
 8008bc8:	9337      	str	r3, [sp, #220]	; 0xdc
 8008bca:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008bcc:	3301      	adds	r3, #1
 8008bce:	2b00      	cmp	r3, #0
 8008bd0:	dc6b      	bgt.n	8008caa <forward_conv2d_nl_pool+0x2d2>
 8008bd2:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008bd4:	2b00      	cmp	r3, #0
 8008bd6:	f2c0 80d7 	blt.w	8008d88 <forward_conv2d_nl_pool+0x3b0>
 8008bda:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008bdc:	4598      	cmp	r8, r3
 8008bde:	d352      	bcc.n	8008c86 <forward_conv2d_nl_pool+0x2ae>
 8008be0:	991b      	ldr	r1, [sp, #108]	; 0x6c
 8008be2:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8008be4:	69b0      	ldr	r0, [r6, #24]
 8008be6:	9f17      	ldr	r7, [sp, #92]	; 0x5c
 8008be8:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8008bea:	440a      	add	r2, r1
 8008bec:	9216      	str	r2, [sp, #88]	; 0x58
 8008bee:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8008bf0:	3a01      	subs	r2, #1
 8008bf2:	9213      	str	r2, [sp, #76]	; 0x4c
 8008bf4:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8008bf6:	1a52      	subs	r2, r2, r1
 8008bf8:	9215      	str	r2, [sp, #84]	; 0x54
 8008bfa:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8008bfc:	9208      	str	r2, [sp, #32]
 8008bfe:	b29a      	uxth	r2, r3
 8008c00:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8008c02:	9201      	str	r2, [sp, #4]
 8008c04:	1ad2      	subs	r2, r2, r3
 8008c06:	f8bd 3068 	ldrh.w	r3, [sp, #104]	; 0x68
 8008c0a:	9305      	str	r3, [sp, #20]
 8008c0c:	eba8 0803 	sub.w	r8, r8, r3
 8008c10:	f8bd 3060 	ldrh.w	r3, [sp, #96]	; 0x60
 8008c14:	9303      	str	r3, [sp, #12]
 8008c16:	2301      	movs	r3, #1
 8008c18:	9307      	str	r3, [sp, #28]
 8008c1a:	f8bd 307c 	ldrh.w	r3, [sp, #124]	; 0x7c
 8008c1e:	9306      	str	r3, [sp, #24]
 8008c20:	f8bd 308c 	ldrh.w	r3, [sp, #140]	; 0x8c
 8008c24:	9304      	str	r3, [sp, #16]
 8008c26:	f8bd 3090 	ldrh.w	r3, [sp, #144]	; 0x90
 8008c2a:	9302      	str	r3, [sp, #8]
 8008c2c:	3701      	adds	r7, #1
 8008c2e:	f8bd 3088 	ldrh.w	r3, [sp, #136]	; 0x88
 8008c32:	9300      	str	r3, [sp, #0]
 8008c34:	b292      	uxth	r2, r2
 8008c36:	fa1f f38b 	uxth.w	r3, fp
 8008c3a:	fa1f f18a 	uxth.w	r1, sl
 8008c3e:	9717      	str	r7, [sp, #92]	; 0x5c
 8008c40:	47a8      	blx	r5
 8008c42:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8008c44:	9925      	ldr	r1, [sp, #148]	; 0x94
 8008c46:	6893      	ldr	r3, [r2, #8]
 8008c48:	440b      	add	r3, r1
 8008c4a:	6093      	str	r3, [r2, #8]
 8008c4c:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8008c4e:	f9bd 3068 	ldrsh.w	r3, [sp, #104]	; 0x68
 8008c52:	1ad3      	subs	r3, r2, r3
 8008c54:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8008c58:	b21b      	sxth	r3, r3
 8008c5a:	9318      	str	r3, [sp, #96]	; 0x60
 8008c5c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8008c5e:	42bb      	cmp	r3, r7
 8008c60:	fa0f f888 	sxth.w	r8, r8
 8008c64:	d8b1      	bhi.n	8008bca <forward_conv2d_nl_pool+0x1f2>
 8008c66:	69b3      	ldr	r3, [r6, #24]
 8008c68:	68da      	ldr	r2, [r3, #12]
 8008c6a:	609a      	str	r2, [r3, #8]
 8008c6c:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8008c6e:	68d3      	ldr	r3, [r2, #12]
 8008c70:	6093      	str	r3, [r2, #8]
 8008c72:	b039      	add	sp, #228	; 0xe4
 8008c74:	ecbd 8b04 	vpop	{d8-d9}
 8008c78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008c7c:	685b      	ldr	r3, [r3, #4]
 8008c7e:	deff      	udf	#255	; 0xff
 8008c80:	2300      	movs	r3, #0
 8008c82:	685b      	ldr	r3, [r3, #4]
 8008c84:	deff      	udf	#255	; 0xff
 8008c86:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8008c88:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8008c8a:	4413      	add	r3, r2
 8008c8c:	9316      	str	r3, [sp, #88]	; 0x58
 8008c8e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008c90:	3b01      	subs	r3, #1
 8008c92:	9313      	str	r3, [sp, #76]	; 0x4c
 8008c94:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008c96:	1a9b      	subs	r3, r3, r2
 8008c98:	9315      	str	r3, [sp, #84]	; 0x54
 8008c9a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8008c9c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8008c9e:	4293      	cmp	r3, r2
 8008ca0:	d9e1      	bls.n	8008c66 <forward_conv2d_nl_pool+0x28e>
 8008ca2:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008ca4:	3301      	adds	r3, #1
 8008ca6:	2b00      	cmp	r3, #0
 8008ca8:	dd93      	ble.n	8008bd2 <forward_conv2d_nl_pool+0x1fa>
 8008caa:	9a31      	ldr	r2, [sp, #196]	; 0xc4
 8008cac:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8008cae:	920e      	str	r2, [sp, #56]	; 0x38
 8008cb0:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
 8008cb2:	2b00      	cmp	r3, #0
 8008cb4:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 8008cb8:	9b30      	ldr	r3, [sp, #192]	; 0xc0
 8008cba:	930a      	str	r3, [sp, #40]	; 0x28
 8008cbc:	9b2f      	ldr	r3, [sp, #188]	; 0xbc
 8008cbe:	9307      	str	r3, [sp, #28]
 8008cc0:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 8008cc2:	9306      	str	r3, [sp, #24]
 8008cc4:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8008cc6:	9305      	str	r3, [sp, #20]
 8008cc8:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008cca:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8008ccc:	e9cd a303 	strd	sl, r3, [sp, #12]
 8008cd0:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 8008cd2:	e9cd b301 	strd	fp, r3, [sp, #4]
 8008cd6:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 8008cd8:	9300      	str	r3, [sp, #0]
 8008cda:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008cdc:	4413      	add	r3, r2
 8008cde:	bfa8      	it	ge
 8008ce0:	2200      	movge	r2, #0
 8008ce2:	9208      	str	r2, [sp, #32]
 8008ce4:	9a2b      	ldr	r2, [sp, #172]	; 0xac
 8008ce6:	4293      	cmp	r3, r2
 8008ce8:	bf28      	it	cs
 8008cea:	4613      	movcs	r3, r2
 8008cec:	9309      	str	r3, [sp, #36]	; 0x24
 8008cee:	f9bd 3098 	ldrsh.w	r3, [sp, #152]	; 0x98
 8008cf2:	930d      	str	r3, [sp, #52]	; 0x34
 8008cf4:	ee18 2a90 	vmov	r2, s17
 8008cf8:	ee18 3a10 	vmov	r3, s16
 8008cfc:	ee19 1a10 	vmov	r1, s18
 8008d00:	4620      	mov	r0, r4
 8008d02:	f7ff f8e1 	bl	8007ec8 <ai_conv2d_stripe_f32.constprop.0>
 8008d06:	69b2      	ldr	r2, [r6, #24]
 8008d08:	f1ba 0f00 	cmp.w	sl, #0
 8008d0c:	f000 80a4 	beq.w	8008e58 <forward_conv2d_nl_pool+0x480>
 8008d10:	4611      	mov	r1, r2
 8008d12:	4630      	mov	r0, r6
 8008d14:	465a      	mov	r2, fp
 8008d16:	4656      	mov	r6, sl
 8008d18:	e9dd ba33 	ldrd	fp, sl, [sp, #204]	; 0xcc
 8008d1c:	f8cd 8084 	str.w	r8, [sp, #132]	; 0x84
 8008d20:	9d11      	ldr	r5, [sp, #68]	; 0x44
 8008d22:	f8dd 80c8 	ldr.w	r8, [sp, #200]	; 0xc8
 8008d26:	2700      	movs	r7, #0
 8008d28:	608c      	str	r4, [r1, #8]
 8008d2a:	462b      	mov	r3, r5
 8008d2c:	4601      	mov	r1, r0
 8008d2e:	9212      	str	r2, [sp, #72]	; 0x48
 8008d30:	9011      	str	r0, [sp, #68]	; 0x44
 8008d32:	47c0      	blx	r8
 8008d34:	9811      	ldr	r0, [sp, #68]	; 0x44
 8008d36:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008d38:	6981      	ldr	r1, [r0, #24]
 8008d3a:	445d      	add	r5, fp
 8008d3c:	eba5 0309 	sub.w	r3, r5, r9
 8008d40:	4293      	cmp	r3, r2
 8008d42:	bfa8      	it	ge
 8008d44:	464d      	movge	r5, r9
 8008d46:	f8d1 c00c 	ldr.w	ip, [r1, #12]
 8008d4a:	684b      	ldr	r3, [r1, #4]
 8008d4c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008d4e:	4454      	add	r4, sl
 8008d50:	ea4f 0e83 	mov.w	lr, r3, lsl #2
 8008d54:	eb0c 0383 	add.w	r3, ip, r3, lsl #2
 8008d58:	429c      	cmp	r4, r3
 8008d5a:	f107 0701 	add.w	r7, r7, #1
 8008d5e:	bf28      	it	cs
 8008d60:	eba4 040e 	subcs.w	r4, r4, lr
 8008d64:	42be      	cmp	r6, r7
 8008d66:	d1df      	bne.n	8008d28 <forward_conv2d_nl_pool+0x350>
 8008d68:	f8dd 8084 	ldr.w	r8, [sp, #132]	; 0x84
 8008d6c:	9511      	str	r5, [sp, #68]	; 0x44
 8008d6e:	4693      	mov	fp, r2
 8008d70:	46b2      	mov	sl, r6
 8008d72:	460a      	mov	r2, r1
 8008d74:	4606      	mov	r6, r0
 8008d76:	4661      	mov	r1, ip
 8008d78:	f108 0801 	add.w	r8, r8, #1
 8008d7c:	6091      	str	r1, [r2, #8]
 8008d7e:	fa0f f888 	sxth.w	r8, r8
 8008d82:	e72a      	b.n	8008bda <forward_conv2d_nl_pool+0x202>
 8008d84:	08007ec5 	.word	0x08007ec5
 8008d88:	69b3      	ldr	r3, [r6, #24]
 8008d8a:	9a36      	ldr	r2, [sp, #216]	; 0xd8
 8008d8c:	68d9      	ldr	r1, [r3, #12]
 8008d8e:	685b      	ldr	r3, [r3, #4]
 8008d90:	fb02 f208 	mul.w	r2, r2, r8
 8008d94:	eba4 0282 	sub.w	r2, r4, r2, lsl #2
 8008d98:	4291      	cmp	r1, r2
 8008d9a:	bf88      	it	hi
 8008d9c:	eb02 0283 	addhi.w	r2, r2, r3, lsl #2
 8008da0:	4291      	cmp	r1, r2
 8008da2:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8008da6:	d21c      	bcs.n	8008de2 <forward_conv2d_nl_pool+0x40a>
 8008da8:	9837      	ldr	r0, [sp, #220]	; 0xdc
 8008daa:	4540      	cmp	r0, r8
 8008dac:	4419      	add	r1, r3
 8008dae:	d140      	bne.n	8008e32 <forward_conv2d_nl_pool+0x45a>
 8008db0:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8008db2:	9819      	ldr	r0, [sp, #100]	; 0x64
 8008db4:	4402      	add	r2, r0
 8008db6:	981a      	ldr	r0, [sp, #104]	; 0x68
 8008db8:	fa1f f888 	uxth.w	r8, r8
 8008dbc:	eba2 0208 	sub.w	r2, r2, r8
 8008dc0:	4480      	add	r8, r0
 8008dc2:	9835      	ldr	r0, [sp, #212]	; 0xd4
 8008dc4:	4404      	add	r4, r0
 8008dc6:	b212      	sxth	r2, r2
 8008dc8:	428c      	cmp	r4, r1
 8008dca:	921e      	str	r2, [sp, #120]	; 0x78
 8008dcc:	fa0f f888 	sxth.w	r8, r8
 8008dd0:	f4ff af03 	bcc.w	8008bda <forward_conv2d_nl_pool+0x202>
 8008dd4:	9d11      	ldr	r5, [sp, #68]	; 0x44
 8008dd6:	425b      	negs	r3, r3
 8008dd8:	441c      	add	r4, r3
 8008dda:	428c      	cmp	r4, r1
 8008ddc:	d2fc      	bcs.n	8008dd8 <forward_conv2d_nl_pool+0x400>
 8008dde:	9511      	str	r5, [sp, #68]	; 0x44
 8008de0:	e6fb      	b.n	8008bda <forward_conv2d_nl_pool+0x202>
 8008de2:	4419      	add	r1, r3
 8008de4:	e7e4      	b.n	8008db0 <forward_conv2d_nl_pool+0x3d8>
 8008de6:	f8dc 200c 	ldr.w	r2, [ip, #12]
 8008dea:	2a00      	cmp	r2, #0
 8008dec:	f43f aeb2 	beq.w	8008b54 <forward_conv2d_nl_pool+0x17c>
 8008df0:	2b03      	cmp	r3, #3
 8008df2:	d960      	bls.n	8008eb6 <forward_conv2d_nl_pool+0x4de>
 8008df4:	684b      	ldr	r3, [r1, #4]
 8008df6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008df8:	2b00      	cmp	r3, #0
 8008dfa:	d04d      	beq.n	8008e98 <forward_conv2d_nl_pool+0x4c0>
 8008dfc:	685b      	ldr	r3, [r3, #4]
 8008dfe:	2b00      	cmp	r3, #0
 8008e00:	d04a      	beq.n	8008e98 <forward_conv2d_nl_pool+0x4c0>
 8008e02:	699b      	ldr	r3, [r3, #24]
 8008e04:	f8dc 1008 	ldr.w	r1, [ip, #8]
 8008e08:	e9d3 3601 	ldrd	r3, r6, [r3, #4]
 8008e0c:	9301      	str	r3, [sp, #4]
 8008e0e:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 8008e10:	9300      	str	r3, [sp, #0]
 8008e12:	f3c0 13c6 	ubfx	r3, r0, #7, #7
 8008e16:	f3c0 5041 	ubfx	r0, r0, #21, #2
 8008e1a:	4103      	asrs	r3, r0
 8008e1c:	b29b      	uxth	r3, r3
 8008e1e:	4630      	mov	r0, r6
 8008e20:	f7ff fd8a 	bl	8008938 <ai_dict_decompress_f32>
 8008e24:	69a1      	ldr	r1, [r4, #24]
 8008e26:	2e00      	cmp	r6, #0
 8008e28:	d039      	beq.n	8008e9e <forward_conv2d_nl_pool+0x4c6>
 8008e2a:	ee08 6a90 	vmov	s17, r6
 8008e2e:	880b      	ldrh	r3, [r1, #0]
 8008e30:	e690      	b.n	8008b54 <forward_conv2d_nl_pool+0x17c>
 8008e32:	428a      	cmp	r2, r1
 8008e34:	d2bc      	bcs.n	8008db0 <forward_conv2d_nl_pool+0x3d8>
 8008e36:	9d11      	ldr	r5, [sp, #68]	; 0x44
 8008e38:	4620      	mov	r0, r4
 8008e3a:	f852 3b04 	ldr.w	r3, [r2], #4
 8008e3e:	f840 3b04 	str.w	r3, [r0], #4
 8008e42:	69b1      	ldr	r1, [r6, #24]
 8008e44:	684b      	ldr	r3, [r1, #4]
 8008e46:	68c9      	ldr	r1, [r1, #12]
 8008e48:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 8008e4c:	4291      	cmp	r1, r2
 8008e4e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8008e52:	d8f2      	bhi.n	8008e3a <forward_conv2d_nl_pool+0x462>
 8008e54:	9511      	str	r5, [sp, #68]	; 0x44
 8008e56:	e7ab      	b.n	8008db0 <forward_conv2d_nl_pool+0x3d8>
 8008e58:	68d1      	ldr	r1, [r2, #12]
 8008e5a:	e78d      	b.n	8008d78 <forward_conv2d_nl_pool+0x3a0>
 8008e5c:	f1b9 0f00 	cmp.w	r9, #0
 8008e60:	d001      	beq.n	8008e66 <forward_conv2d_nl_pool+0x48e>
 8008e62:	f8d9 9008 	ldr.w	r9, [r9, #8]
 8008e66:	9033      	str	r0, [sp, #204]	; 0xcc
 8008e68:	2201      	movs	r2, #1
 8008e6a:	9214      	str	r2, [sp, #80]	; 0x50
 8008e6c:	e63a      	b.n	8008ae4 <forward_conv2d_nl_pool+0x10c>
 8008e6e:	f1b9 0f00 	cmp.w	r9, #0
 8008e72:	d001      	beq.n	8008e78 <forward_conv2d_nl_pool+0x4a0>
 8008e74:	f8d9 9008 	ldr.w	r9, [r9, #8]
 8008e78:	2200      	movs	r2, #0
 8008e7a:	9233      	str	r2, [sp, #204]	; 0xcc
 8008e7c:	2201      	movs	r2, #1
 8008e7e:	9214      	str	r2, [sp, #80]	; 0x50
 8008e80:	e630      	b.n	8008ae4 <forward_conv2d_nl_pool+0x10c>
 8008e82:	8b36      	ldrh	r6, [r6, #24]
 8008e84:	2e01      	cmp	r6, #1
 8008e86:	d90f      	bls.n	8008ea8 <forward_conv2d_nl_pool+0x4d0>
 8008e88:	ee08 0a10 	vmov	s16, r0
 8008e8c:	4606      	mov	r6, r0
 8008e8e:	e5ca      	b.n	8008a26 <forward_conv2d_nl_pool+0x4e>
 8008e90:	2500      	movs	r5, #0
 8008e92:	ee08 5a10 	vmov	s16, r5
 8008e96:	e5c5      	b.n	8008a24 <forward_conv2d_nl_pool+0x4c>
 8008e98:	2300      	movs	r3, #0
 8008e9a:	699b      	ldr	r3, [r3, #24]
 8008e9c:	deff      	udf	#255	; 0xff
 8008e9e:	880b      	ldrh	r3, [r1, #0]
 8008ea0:	e658      	b.n	8008b54 <forward_conv2d_nl_pool+0x17c>
 8008ea2:	2300      	movs	r3, #0
 8008ea4:	685b      	ldr	r3, [r3, #4]
 8008ea6:	deff      	udf	#255	; 0xff
 8008ea8:	68c3      	ldr	r3, [r0, #12]
 8008eaa:	deff      	udf	#255	; 0xff
 8008eac:	2300      	movs	r3, #0
 8008eae:	685b      	ldr	r3, [r3, #4]
 8008eb0:	deff      	udf	#255	; 0xff
 8008eb2:	68db      	ldr	r3, [r3, #12]
 8008eb4:	deff      	udf	#255	; 0xff
 8008eb6:	2300      	movs	r3, #0
 8008eb8:	685b      	ldr	r3, [r3, #4]
 8008eba:	deff      	udf	#255	; 0xff

08008ebc <forward_dense>:
 8008ebc:	6983      	ldr	r3, [r0, #24]
 8008ebe:	881a      	ldrh	r2, [r3, #0]
 8008ec0:	2a00      	cmp	r2, #0
 8008ec2:	f000 818b 	beq.w	80091dc <forward_dense+0x320>
 8008ec6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008eca:	f8d3 c004 	ldr.w	ip, [r3, #4]
 8008ece:	f8dc 5004 	ldr.w	r5, [ip, #4]
 8008ed2:	b097      	sub	sp, #92	; 0x5c
 8008ed4:	b105      	cbz	r5, 8008ed8 <forward_dense+0x1c>
 8008ed6:	682d      	ldr	r5, [r5, #0]
 8008ed8:	2a01      	cmp	r2, #1
 8008eda:	f000 83a7 	beq.w	800962c <forward_dense+0x770>
 8008ede:	f8dc 6010 	ldr.w	r6, [ip, #16]
 8008ee2:	b106      	cbz	r6, 8008ee6 <forward_dense+0x2a>
 8008ee4:	6836      	ldr	r6, [r6, #0]
 8008ee6:	2a02      	cmp	r2, #2
 8008ee8:	f000 817a 	beq.w	80091e0 <forward_dense+0x324>
 8008eec:	f8dc 301c 	ldr.w	r3, [ip, #28]
 8008ef0:	930a      	str	r3, [sp, #40]	; 0x28
 8008ef2:	2b00      	cmp	r3, #0
 8008ef4:	f000 838c 	beq.w	8009610 <forward_dense+0x754>
 8008ef8:	4619      	mov	r1, r3
 8008efa:	f8bc 3018 	ldrh.w	r3, [ip, #24]
 8008efe:	6809      	ldr	r1, [r1, #0]
 8008f00:	910b      	str	r1, [sp, #44]	; 0x2c
 8008f02:	2b01      	cmp	r3, #1
 8008f04:	f240 8386 	bls.w	8009614 <forward_dense+0x758>
 8008f08:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008f0a:	685b      	ldr	r3, [r3, #4]
 8008f0c:	930a      	str	r3, [sp, #40]	; 0x28
 8008f0e:	460b      	mov	r3, r1
 8008f10:	68e8      	ldr	r0, [r5, #12]
 8008f12:	68f4      	ldr	r4, [r6, #12]
 8008f14:	6840      	ldr	r0, [r0, #4]
 8008f16:	6999      	ldr	r1, [r3, #24]
 8008f18:	9013      	str	r0, [sp, #76]	; 0x4c
 8008f1a:	e9d4 7001 	ldrd	r7, r0, [r4, #4]
 8008f1e:	680b      	ldr	r3, [r1, #0]
 8008f20:	f8d4 800c 	ldr.w	r8, [r4, #12]
 8008f24:	f3c3 1ec6 	ubfx	lr, r3, #7, #7
 8008f28:	fb00 f407 	mul.w	r4, r0, r7
 8008f2c:	f3c3 5041 	ubfx	r0, r3, #21, #2
 8008f30:	fa4e f000 	asr.w	r0, lr, r0
 8008f34:	2a03      	cmp	r2, #3
 8008f36:	900f      	str	r0, [sp, #60]	; 0x3c
 8008f38:	f000 8375 	beq.w	8009626 <forward_dense+0x76a>
 8008f3c:	f8dc 2028 	ldr.w	r2, [ip, #40]	; 0x28
 8008f40:	f3c3 4343 	ubfx	r3, r3, #17, #4
 8008f44:	2a00      	cmp	r2, #0
 8008f46:	f000 835e 	beq.w	8009606 <forward_dense+0x74a>
 8008f4a:	6812      	ldr	r2, [r2, #0]
 8008f4c:	2a00      	cmp	r2, #0
 8008f4e:	f000 835a 	beq.w	8009606 <forward_dense+0x74a>
 8008f52:	2b04      	cmp	r3, #4
 8008f54:	f8d2 a018 	ldr.w	sl, [r2, #24]
 8008f58:	f000 8344 	beq.w	80095e4 <forward_dense+0x728>
 8008f5c:	2b08      	cmp	r3, #8
 8008f5e:	f000 8341 	beq.w	80095e4 <forward_dense+0x728>
 8008f62:	f04f 0b00 	mov.w	fp, #0
 8008f66:	69b2      	ldr	r2, [r6, #24]
 8008f68:	69ab      	ldr	r3, [r5, #24]
 8008f6a:	6891      	ldr	r1, [r2, #8]
 8008f6c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008f6e:	689b      	ldr	r3, [r3, #8]
 8008f70:	6952      	ldr	r2, [r2, #20]
 8008f72:	9105      	str	r1, [sp, #20]
 8008f74:	fb04 f408 	mul.w	r4, r4, r8
 8008f78:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 8008f7c:	f8d2 a004 	ldr.w	sl, [r2, #4]
 8008f80:	900e      	str	r0, [sp, #56]	; 0x38
 8008f82:	00ba      	lsls	r2, r7, #2
 8008f84:	4281      	cmp	r1, r0
 8008f86:	920c      	str	r2, [sp, #48]	; 0x30
 8008f88:	eb01 0887 	add.w	r8, r1, r7, lsl #2
 8008f8c:	f080 8123 	bcs.w	80091d6 <forward_dense+0x31a>
 8008f90:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8008f92:	ed9f 7a9a 	vldr	s14, [pc, #616]	; 80091fc <forward_dense+0x340>
 8008f96:	f1a1 0210 	sub.w	r2, r1, #16
 8008f9a:	0912      	lsrs	r2, r2, #4
 8008f9c:	3201      	adds	r2, #1
 8008f9e:	0192      	lsls	r2, r2, #6
 8008fa0:	9214      	str	r2, [sp, #80]	; 0x50
 8008fa2:	f021 0201 	bic.w	r2, r1, #1
 8008fa6:	eb03 0282 	add.w	r2, r3, r2, lsl #2
 8008faa:	08c8      	lsrs	r0, r1, #3
 8008fac:	f001 0907 	and.w	r9, r1, #7
 8008fb0:	9203      	str	r2, [sp, #12]
 8008fb2:	460a      	mov	r2, r1
 8008fb4:	f001 0101 	and.w	r1, r1, #1
 8008fb8:	9107      	str	r1, [sp, #28]
 8008fba:	0091      	lsls	r1, r2, #2
 8008fbc:	1c44      	adds	r4, r0, #1
 8008fbe:	910d      	str	r1, [sp, #52]	; 0x34
 8008fc0:	eb03 1140 	add.w	r1, r3, r0, lsl #5
 8008fc4:	3320      	adds	r3, #32
 8008fc6:	9301      	str	r3, [sp, #4]
 8008fc8:	00a3      	lsls	r3, r4, #2
 8008fca:	9312      	str	r3, [sp, #72]	; 0x48
 8008fcc:	f002 030f 	and.w	r3, r2, #15
 8008fd0:	9315      	str	r3, [sp, #84]	; 0x54
 8008fd2:	9006      	str	r0, [sp, #24]
 8008fd4:	465b      	mov	r3, fp
 8008fd6:	9411      	str	r4, [sp, #68]	; 0x44
 8008fd8:	46d3      	mov	fp, sl
 8008fda:	9104      	str	r1, [sp, #16]
 8008fdc:	46c2      	mov	sl, r8
 8008fde:	f8cd 9040 	str.w	r9, [sp, #64]	; 0x40
 8008fe2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008fe4:	6992      	ldr	r2, [r2, #24]
 8008fe6:	6897      	ldr	r7, [r2, #8]
 8008fe8:	9a01      	ldr	r2, [sp, #4]
 8008fea:	3a20      	subs	r2, #32
 8008fec:	9209      	str	r2, [sp, #36]	; 0x24
 8008fee:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008ff0:	2a00      	cmp	r2, #0
 8008ff2:	f000 8105 	beq.w	8009200 <forward_dense+0x344>
 8008ff6:	6992      	ldr	r2, [r2, #24]
 8008ff8:	6895      	ldr	r5, [r2, #8]
 8008ffa:	2b00      	cmp	r3, #0
 8008ffc:	f000 8104 	beq.w	8009208 <forward_dense+0x34c>
 8009000:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8009002:	2a04      	cmp	r2, #4
 8009004:	9a05      	ldr	r2, [sp, #20]
 8009006:	f000 820b 	beq.w	8009420 <forward_dense+0x564>
 800900a:	4592      	cmp	sl, r2
 800900c:	f240 80d2 	bls.w	80091b4 <forward_dense+0x2f8>
 8009010:	4616      	mov	r6, r2
 8009012:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8009014:	f8dd e018 	ldr.w	lr, [sp, #24]
 8009018:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800901c:	f8dd 9010 	ldr.w	r9, [sp, #16]
 8009020:	46b4      	mov	ip, r6
 8009022:	9e10      	ldr	r6, [sp, #64]	; 0x40
 8009024:	eb07 04c2 	add.w	r4, r7, r2, lsl #3
 8009028:	2d00      	cmp	r5, #0
 800902a:	f000 80dc 	beq.w	80091e6 <forward_dense+0x32a>
 800902e:	ecb5 2a01 	vldmia	r5!, {s4}
 8009032:	eddf 6a72 	vldr	s13, [pc, #456]	; 80091fc <forward_dense+0x340>
 8009036:	f1be 0f00 	cmp.w	lr, #0
 800903a:	f000 80dc 	beq.w	80091f6 <forward_dense+0x33a>
 800903e:	f107 0208 	add.w	r2, r7, #8
 8009042:	4641      	mov	r1, r8
 8009044:	f812 0c07 	ldrb.w	r0, [r2, #-7]
 8009048:	ed51 2a07 	vldr	s5, [r1, #-28]	; 0xffffffe4
 800904c:	ed11 3a08 	vldr	s6, [r1, #-32]	; 0xffffffe0
 8009050:	ed51 3a06 	vldr	s7, [r1, #-24]	; 0xffffffe8
 8009054:	ed11 4a05 	vldr	s8, [r1, #-20]	; 0xffffffec
 8009058:	ed51 4a04 	vldr	s9, [r1, #-16]
 800905c:	ed11 5a03 	vldr	s10, [r1, #-12]
 8009060:	ed51 5a02 	vldr	s11, [r1, #-8]
 8009064:	ed11 6a01 	vldr	s12, [r1, #-4]
 8009068:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800906c:	edd0 7a00 	vldr	s15, [r0]
 8009070:	f812 0c08 	ldrb.w	r0, [r2, #-8]
 8009074:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8009078:	ee67 7aa2 	vmul.f32	s15, s15, s5
 800907c:	edd0 2a00 	vldr	s5, [r0]
 8009080:	f812 0c06 	ldrb.w	r0, [r2, #-6]
 8009084:	eee2 7a83 	vfma.f32	s15, s5, s6
 8009088:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800908c:	3208      	adds	r2, #8
 800908e:	ed90 3a00 	vldr	s6, [r0]
 8009092:	f812 0c0d 	ldrb.w	r0, [r2, #-13]
 8009096:	eee3 7a23 	vfma.f32	s15, s6, s7
 800909a:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800909e:	3120      	adds	r1, #32
 80090a0:	edd0 3a00 	vldr	s7, [r0]
 80090a4:	f812 0c0c 	ldrb.w	r0, [r2, #-12]
 80090a8:	eee3 7a84 	vfma.f32	s15, s7, s8
 80090ac:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80090b0:	ed90 4a00 	vldr	s8, [r0]
 80090b4:	f812 0c0b 	ldrb.w	r0, [r2, #-11]
 80090b8:	eee4 7a24 	vfma.f32	s15, s8, s9
 80090bc:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80090c0:	edd0 4a00 	vldr	s9, [r0]
 80090c4:	f812 0c0a 	ldrb.w	r0, [r2, #-10]
 80090c8:	eee4 7a85 	vfma.f32	s15, s9, s10
 80090cc:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80090d0:	ed90 5a00 	vldr	s10, [r0]
 80090d4:	f812 0c09 	ldrb.w	r0, [r2, #-9]
 80090d8:	eee5 7a25 	vfma.f32	s15, s10, s11
 80090dc:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80090e0:	4294      	cmp	r4, r2
 80090e2:	edd0 5a00 	vldr	s11, [r0]
 80090e6:	eee5 7a86 	vfma.f32	s15, s11, s12
 80090ea:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80090ee:	d1a9      	bne.n	8009044 <forward_dense+0x188>
 80090f0:	f1a4 0208 	sub.w	r2, r4, #8
 80090f4:	4649      	mov	r1, r9
 80090f6:	2e00      	cmp	r6, #0
 80090f8:	d04a      	beq.n	8009190 <forward_dense+0x2d4>
 80090fa:	7810      	ldrb	r0, [r2, #0]
 80090fc:	ed91 6a00 	vldr	s12, [r1]
 8009100:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8009104:	edd0 7a00 	vldr	s15, [r0]
 8009108:	2e01      	cmp	r6, #1
 800910a:	eee6 6a27 	vfma.f32	s13, s12, s15
 800910e:	d03f      	beq.n	8009190 <forward_dense+0x2d4>
 8009110:	7850      	ldrb	r0, [r2, #1]
 8009112:	ed91 6a01 	vldr	s12, [r1, #4]
 8009116:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800911a:	edd0 7a00 	vldr	s15, [r0]
 800911e:	2e02      	cmp	r6, #2
 8009120:	eee6 6a27 	vfma.f32	s13, s12, s15
 8009124:	d034      	beq.n	8009190 <forward_dense+0x2d4>
 8009126:	7890      	ldrb	r0, [r2, #2]
 8009128:	ed91 6a02 	vldr	s12, [r1, #8]
 800912c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8009130:	edd0 7a00 	vldr	s15, [r0]
 8009134:	2e03      	cmp	r6, #3
 8009136:	eee6 6a27 	vfma.f32	s13, s12, s15
 800913a:	d029      	beq.n	8009190 <forward_dense+0x2d4>
 800913c:	78d0      	ldrb	r0, [r2, #3]
 800913e:	ed91 6a03 	vldr	s12, [r1, #12]
 8009142:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8009146:	edd0 7a00 	vldr	s15, [r0]
 800914a:	2e04      	cmp	r6, #4
 800914c:	eee6 6a27 	vfma.f32	s13, s12, s15
 8009150:	d01e      	beq.n	8009190 <forward_dense+0x2d4>
 8009152:	7910      	ldrb	r0, [r2, #4]
 8009154:	ed91 6a04 	vldr	s12, [r1, #16]
 8009158:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800915c:	edd0 7a00 	vldr	s15, [r0]
 8009160:	2e05      	cmp	r6, #5
 8009162:	eee6 6a27 	vfma.f32	s13, s12, s15
 8009166:	d013      	beq.n	8009190 <forward_dense+0x2d4>
 8009168:	7950      	ldrb	r0, [r2, #5]
 800916a:	ed91 6a05 	vldr	s12, [r1, #20]
 800916e:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8009172:	edd0 7a00 	vldr	s15, [r0]
 8009176:	2e06      	cmp	r6, #6
 8009178:	eee6 6a27 	vfma.f32	s13, s12, s15
 800917c:	d008      	beq.n	8009190 <forward_dense+0x2d4>
 800917e:	7992      	ldrb	r2, [r2, #6]
 8009180:	edd1 7a06 	vldr	s15, [r1, #24]
 8009184:	eb03 0282 	add.w	r2, r3, r2, lsl #2
 8009188:	ed92 6a00 	vldr	s12, [r2]
 800918c:	eee6 6a27 	vfma.f32	s13, s12, s15
 8009190:	445f      	add	r7, fp
 8009192:	445c      	add	r4, fp
 8009194:	ee72 6a26 	vadd.f32	s13, s4, s13
 8009198:	ecec 6a01 	vstmia	ip!, {s13}
 800919c:	45d4      	cmp	ip, sl
 800919e:	f4ff af43 	bcc.w	8009028 <forward_dense+0x16c>
 80091a2:	9905      	ldr	r1, [sp, #20]
 80091a4:	ebaa 0201 	sub.w	r2, sl, r1
 80091a8:	3a01      	subs	r2, #1
 80091aa:	f022 0203 	bic.w	r2, r2, #3
 80091ae:	3204      	adds	r2, #4
 80091b0:	188a      	adds	r2, r1, r2
 80091b2:	9205      	str	r2, [sp, #20]
 80091b4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80091b6:	9904      	ldr	r1, [sp, #16]
 80091b8:	4492      	add	sl, r2
 80091ba:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80091bc:	4411      	add	r1, r2
 80091be:	9104      	str	r1, [sp, #16]
 80091c0:	9903      	ldr	r1, [sp, #12]
 80091c2:	4411      	add	r1, r2
 80091c4:	9103      	str	r1, [sp, #12]
 80091c6:	9901      	ldr	r1, [sp, #4]
 80091c8:	4411      	add	r1, r2
 80091ca:	9101      	str	r1, [sp, #4]
 80091cc:	9a05      	ldr	r2, [sp, #20]
 80091ce:	990e      	ldr	r1, [sp, #56]	; 0x38
 80091d0:	428a      	cmp	r2, r1
 80091d2:	f4ff af06 	bcc.w	8008fe2 <forward_dense+0x126>
 80091d6:	b017      	add	sp, #92	; 0x5c
 80091d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80091dc:	6853      	ldr	r3, [r2, #4]
 80091de:	deff      	udf	#255	; 0xff
 80091e0:	2300      	movs	r3, #0
 80091e2:	685b      	ldr	r3, [r3, #4]
 80091e4:	deff      	udf	#255	; 0xff
 80091e6:	eddf 6a05 	vldr	s13, [pc, #20]	; 80091fc <forward_dense+0x340>
 80091ea:	eeb0 2a47 	vmov.f32	s4, s14
 80091ee:	f1be 0f00 	cmp.w	lr, #0
 80091f2:	f47f af24 	bne.w	800903e <forward_dense+0x182>
 80091f6:	9909      	ldr	r1, [sp, #36]	; 0x24
 80091f8:	463a      	mov	r2, r7
 80091fa:	e77c      	b.n	80090f6 <forward_dense+0x23a>
 80091fc:	00000000 	.word	0x00000000
 8009200:	4615      	mov	r5, r2
 8009202:	2b00      	cmp	r3, #0
 8009204:	f47f aefc 	bne.w	8009000 <forward_dense+0x144>
 8009208:	9a05      	ldr	r2, [sp, #20]
 800920a:	4592      	cmp	sl, r2
 800920c:	d9d2      	bls.n	80091b4 <forward_dense+0x2f8>
 800920e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009210:	9813      	ldr	r0, [sp, #76]	; 0x4c
 8009212:	f8dd c004 	ldr.w	ip, [sp, #4]
 8009216:	f8dd 8054 	ldr.w	r8, [sp, #84]	; 0x54
 800921a:	9302      	str	r3, [sp, #8]
 800921c:	4614      	mov	r4, r2
 800921e:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009220:	188e      	adds	r6, r1, r2
 8009222:	4696      	mov	lr, r2
 8009224:	2d00      	cmp	r5, #0
 8009226:	f000 81d2 	beq.w	80095ce <forward_dense+0x712>
 800922a:	280f      	cmp	r0, #15
 800922c:	ecb5 0a01 	vldmia	r5!, {s0}
 8009230:	ed5f 6a0e 	vldr	s13, [pc, #-56]	; 80091fc <forward_dense+0x340>
 8009234:	f240 81d2 	bls.w	80095dc <forward_dense+0x720>
 8009238:	f10c 0220 	add.w	r2, ip, #32
 800923c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8009240:	4601      	mov	r1, r0
 8009242:	ed13 5a0f 	vldr	s10, [r3, #-60]	; 0xffffffc4
 8009246:	ed52 7a0f 	vldr	s15, [r2, #-60]	; 0xffffffc4
 800924a:	ed52 5a10 	vldr	s11, [r2, #-64]	; 0xffffffc0
 800924e:	ed13 6a10 	vldr	s12, [r3, #-64]	; 0xffffffc0
 8009252:	ed12 4a0d 	vldr	s8, [r2, #-52]	; 0xffffffcc
 8009256:	ed52 4a0c 	vldr	s9, [r2, #-48]	; 0xffffffd0
 800925a:	ed52 2a0a 	vldr	s5, [r2, #-40]	; 0xffffffd8
 800925e:	ed13 3a0a 	vldr	s6, [r3, #-40]	; 0xffffffd8
 8009262:	ed52 3a09 	vldr	s7, [r2, #-36]	; 0xffffffdc
 8009266:	ed52 0a06 	vldr	s1, [r2, #-24]	; 0xffffffe8
 800926a:	ed13 1a06 	vldr	s2, [r3, #-24]	; 0xffffffe8
 800926e:	ed52 1a05 	vldr	s3, [r2, #-20]	; 0xffffffec
 8009272:	ed13 2a05 	vldr	s4, [r3, #-20]	; 0xffffffec
 8009276:	ee67 7a85 	vmul.f32	s15, s15, s10
 800927a:	ed12 5a0e 	vldr	s10, [r2, #-56]	; 0xffffffc8
 800927e:	eee5 7a86 	vfma.f32	s15, s11, s12
 8009282:	3910      	subs	r1, #16
 8009284:	290f      	cmp	r1, #15
 8009286:	ed53 5a0e 	vldr	s11, [r3, #-56]	; 0xffffffc8
 800928a:	ed13 6a0d 	vldr	s12, [r3, #-52]	; 0xffffffcc
 800928e:	eee5 7a25 	vfma.f32	s15, s10, s11
 8009292:	f102 0240 	add.w	r2, r2, #64	; 0x40
 8009296:	f103 0340 	add.w	r3, r3, #64	; 0x40
 800929a:	ed13 5a1c 	vldr	s10, [r3, #-112]	; 0xffffff90
 800929e:	ed52 5a1b 	vldr	s11, [r2, #-108]	; 0xffffff94
 80092a2:	eee4 7a06 	vfma.f32	s15, s8, s12
 80092a6:	ed13 6a1b 	vldr	s12, [r3, #-108]	; 0xffffff94
 80092aa:	ed13 4a19 	vldr	s8, [r3, #-100]	; 0xffffff9c
 80092ae:	eee4 7a85 	vfma.f32	s15, s9, s10
 80092b2:	ed52 4a18 	vldr	s9, [r2, #-96]	; 0xffffffa0
 80092b6:	ed13 5a18 	vldr	s10, [r3, #-96]	; 0xffffffa0
 80092ba:	eee5 7a86 	vfma.f32	s15, s11, s12
 80092be:	ed52 5a17 	vldr	s11, [r2, #-92]	; 0xffffffa4
 80092c2:	ed13 6a17 	vldr	s12, [r3, #-92]	; 0xffffffa4
 80092c6:	eee2 7a83 	vfma.f32	s15, s5, s6
 80092ca:	ed52 2a14 	vldr	s5, [r2, #-80]	; 0xffffffb0
 80092ce:	ed13 3a14 	vldr	s6, [r3, #-80]	; 0xffffffb0
 80092d2:	eee3 7a84 	vfma.f32	s15, s7, s8
 80092d6:	ed52 3a13 	vldr	s7, [r2, #-76]	; 0xffffffb4
 80092da:	ed13 4a13 	vldr	s8, [r3, #-76]	; 0xffffffb4
 80092de:	eee4 7a85 	vfma.f32	s15, s9, s10
 80092e2:	ed52 4a12 	vldr	s9, [r2, #-72]	; 0xffffffb8
 80092e6:	ed13 5a12 	vldr	s10, [r3, #-72]	; 0xffffffb8
 80092ea:	eee5 7a86 	vfma.f32	s15, s11, s12
 80092ee:	ed52 5a11 	vldr	s11, [r2, #-68]	; 0xffffffbc
 80092f2:	ed13 6a11 	vldr	s12, [r3, #-68]	; 0xffffffbc
 80092f6:	eee0 7a81 	vfma.f32	s15, s1, s2
 80092fa:	eee1 7a82 	vfma.f32	s15, s3, s4
 80092fe:	eee2 7a83 	vfma.f32	s15, s5, s6
 8009302:	eee3 7a84 	vfma.f32	s15, s7, s8
 8009306:	eee4 7a85 	vfma.f32	s15, s9, s10
 800930a:	eee5 7a86 	vfma.f32	s15, s11, s12
 800930e:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8009312:	d896      	bhi.n	8009242 <forward_dense+0x386>
 8009314:	eb07 010e 	add.w	r1, r7, lr
 8009318:	4643      	mov	r3, r8
 800931a:	4632      	mov	r2, r6
 800931c:	2b00      	cmp	r3, #0
 800931e:	d075      	beq.n	800940c <forward_dense+0x550>
 8009320:	ed92 6a00 	vldr	s12, [r2]
 8009324:	edd1 7a00 	vldr	s15, [r1]
 8009328:	2b01      	cmp	r3, #1
 800932a:	eee6 6a27 	vfma.f32	s13, s12, s15
 800932e:	d06d      	beq.n	800940c <forward_dense+0x550>
 8009330:	ed92 6a01 	vldr	s12, [r2, #4]
 8009334:	edd1 7a01 	vldr	s15, [r1, #4]
 8009338:	2b02      	cmp	r3, #2
 800933a:	eee6 6a27 	vfma.f32	s13, s12, s15
 800933e:	d065      	beq.n	800940c <forward_dense+0x550>
 8009340:	ed92 6a02 	vldr	s12, [r2, #8]
 8009344:	edd1 7a02 	vldr	s15, [r1, #8]
 8009348:	2b03      	cmp	r3, #3
 800934a:	eee6 6a27 	vfma.f32	s13, s12, s15
 800934e:	d05d      	beq.n	800940c <forward_dense+0x550>
 8009350:	ed92 6a03 	vldr	s12, [r2, #12]
 8009354:	edd1 7a03 	vldr	s15, [r1, #12]
 8009358:	2b04      	cmp	r3, #4
 800935a:	eee6 6a27 	vfma.f32	s13, s12, s15
 800935e:	d055      	beq.n	800940c <forward_dense+0x550>
 8009360:	ed92 6a04 	vldr	s12, [r2, #16]
 8009364:	edd1 7a04 	vldr	s15, [r1, #16]
 8009368:	2b05      	cmp	r3, #5
 800936a:	eee6 6a27 	vfma.f32	s13, s12, s15
 800936e:	d04d      	beq.n	800940c <forward_dense+0x550>
 8009370:	ed92 6a05 	vldr	s12, [r2, #20]
 8009374:	edd1 7a05 	vldr	s15, [r1, #20]
 8009378:	2b06      	cmp	r3, #6
 800937a:	eee6 6a27 	vfma.f32	s13, s12, s15
 800937e:	d045      	beq.n	800940c <forward_dense+0x550>
 8009380:	ed92 6a06 	vldr	s12, [r2, #24]
 8009384:	edd1 7a06 	vldr	s15, [r1, #24]
 8009388:	2b07      	cmp	r3, #7
 800938a:	eee6 6a27 	vfma.f32	s13, s12, s15
 800938e:	d03d      	beq.n	800940c <forward_dense+0x550>
 8009390:	ed92 6a07 	vldr	s12, [r2, #28]
 8009394:	edd1 7a07 	vldr	s15, [r1, #28]
 8009398:	2b08      	cmp	r3, #8
 800939a:	eee6 6a27 	vfma.f32	s13, s12, s15
 800939e:	d035      	beq.n	800940c <forward_dense+0x550>
 80093a0:	ed92 6a08 	vldr	s12, [r2, #32]
 80093a4:	edd1 7a08 	vldr	s15, [r1, #32]
 80093a8:	2b09      	cmp	r3, #9
 80093aa:	eee6 6a27 	vfma.f32	s13, s12, s15
 80093ae:	d02d      	beq.n	800940c <forward_dense+0x550>
 80093b0:	ed92 6a09 	vldr	s12, [r2, #36]	; 0x24
 80093b4:	edd1 7a09 	vldr	s15, [r1, #36]	; 0x24
 80093b8:	2b0a      	cmp	r3, #10
 80093ba:	eee6 6a27 	vfma.f32	s13, s12, s15
 80093be:	d025      	beq.n	800940c <forward_dense+0x550>
 80093c0:	ed92 6a0a 	vldr	s12, [r2, #40]	; 0x28
 80093c4:	edd1 7a0a 	vldr	s15, [r1, #40]	; 0x28
 80093c8:	2b0b      	cmp	r3, #11
 80093ca:	eee6 6a27 	vfma.f32	s13, s12, s15
 80093ce:	d01d      	beq.n	800940c <forward_dense+0x550>
 80093d0:	ed92 6a0b 	vldr	s12, [r2, #44]	; 0x2c
 80093d4:	edd1 7a0b 	vldr	s15, [r1, #44]	; 0x2c
 80093d8:	2b0c      	cmp	r3, #12
 80093da:	eee6 6a27 	vfma.f32	s13, s12, s15
 80093de:	d015      	beq.n	800940c <forward_dense+0x550>
 80093e0:	ed92 6a0c 	vldr	s12, [r2, #48]	; 0x30
 80093e4:	edd1 7a0c 	vldr	s15, [r1, #48]	; 0x30
 80093e8:	3b0d      	subs	r3, #13
 80093ea:	eee6 6a27 	vfma.f32	s13, s12, s15
 80093ee:	d00d      	beq.n	800940c <forward_dense+0x550>
 80093f0:	ed92 6a0d 	vldr	s12, [r2, #52]	; 0x34
 80093f4:	edd1 7a0d 	vldr	s15, [r1, #52]	; 0x34
 80093f8:	2b01      	cmp	r3, #1
 80093fa:	eee6 6a27 	vfma.f32	s13, s12, s15
 80093fe:	d005      	beq.n	800940c <forward_dense+0x550>
 8009400:	ed91 6a0e 	vldr	s12, [r1, #56]	; 0x38
 8009404:	edd2 7a0e 	vldr	s15, [r2, #56]	; 0x38
 8009408:	eee6 6a27 	vfma.f32	s13, s12, s15
 800940c:	445f      	add	r7, fp
 800940e:	ee70 6a26 	vadd.f32	s13, s0, s13
 8009412:	ece4 6a01 	vstmia	r4!, {s13}
 8009416:	4554      	cmp	r4, sl
 8009418:	f4ff af04 	bcc.w	8009224 <forward_dense+0x368>
 800941c:	9b02      	ldr	r3, [sp, #8]
 800941e:	e6c0      	b.n	80091a2 <forward_dense+0x2e6>
 8009420:	4592      	cmp	sl, r2
 8009422:	f67f aec7 	bls.w	80091b4 <forward_dense+0x2f8>
 8009426:	9202      	str	r2, [sp, #8]
 8009428:	9a03      	ldr	r2, [sp, #12]
 800942a:	9912      	ldr	r1, [sp, #72]	; 0x48
 800942c:	3a01      	subs	r2, #1
 800942e:	eb07 0c01 	add.w	ip, r7, r1
 8009432:	9208      	str	r2, [sp, #32]
 8009434:	2d00      	cmp	r5, #0
 8009436:	f000 80b2 	beq.w	800959e <forward_dense+0x6e2>
 800943a:	9a06      	ldr	r2, [sp, #24]
 800943c:	ecb5 2a01 	vldmia	r5!, {s4}
 8009440:	ed5f 6a92 	vldr	s13, [pc, #-584]	; 80091fc <forward_dense+0x340>
 8009444:	2a00      	cmp	r2, #0
 8009446:	f000 80b2 	beq.w	80095ae <forward_dense+0x6f2>
 800944a:	9a01      	ldr	r2, [sp, #4]
 800944c:	1d39      	adds	r1, r7, #4
 800944e:	f811 4c04 	ldrb.w	r4, [r1, #-4]
 8009452:	ed52 1a07 	vldr	s3, [r2, #-28]	; 0xffffffe4
 8009456:	f811 0c03 	ldrb.w	r0, [r1, #-3]
 800945a:	ed12 3a08 	vldr	s6, [r2, #-32]	; 0xffffffe0
 800945e:	ed52 3a06 	vldr	s7, [r2, #-24]	; 0xffffffe8
 8009462:	ed12 4a05 	vldr	s8, [r2, #-20]	; 0xffffffec
 8009466:	ed52 4a04 	vldr	s9, [r2, #-16]
 800946a:	ed12 5a03 	vldr	s10, [r2, #-12]
 800946e:	ed52 5a02 	vldr	s11, [r2, #-8]
 8009472:	ed12 6a01 	vldr	s12, [r2, #-4]
 8009476:	f004 060f 	and.w	r6, r4, #15
 800947a:	eb03 0686 	add.w	r6, r3, r6, lsl #2
 800947e:	edd6 7a00 	vldr	s15, [r6]
 8009482:	0924      	lsrs	r4, r4, #4
 8009484:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8009488:	edd4 2a00 	vldr	s5, [r4]
 800948c:	ee67 7aa1 	vmul.f32	s15, s15, s3
 8009490:	0904      	lsrs	r4, r0, #4
 8009492:	eee2 7a83 	vfma.f32	s15, s5, s6
 8009496:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800949a:	f000 000f 	and.w	r0, r0, #15
 800949e:	ed94 3a00 	vldr	s6, [r4]
 80094a2:	f811 4c02 	ldrb.w	r4, [r1, #-2]
 80094a6:	eee3 7a23 	vfma.f32	s15, s6, s7
 80094aa:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80094ae:	0926      	lsrs	r6, r4, #4
 80094b0:	edd0 3a00 	vldr	s7, [r0]
 80094b4:	f811 0c01 	ldrb.w	r0, [r1, #-1]
 80094b8:	eee3 7a84 	vfma.f32	s15, s7, s8
 80094bc:	eb03 0686 	add.w	r6, r3, r6, lsl #2
 80094c0:	f004 040f 	and.w	r4, r4, #15
 80094c4:	ed96 4a00 	vldr	s8, [r6]
 80094c8:	eee4 7a24 	vfma.f32	s15, s8, s9
 80094cc:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80094d0:	3104      	adds	r1, #4
 80094d2:	edd4 4a00 	vldr	s9, [r4]
 80094d6:	0904      	lsrs	r4, r0, #4
 80094d8:	eee4 7a85 	vfma.f32	s15, s9, s10
 80094dc:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80094e0:	f000 000f 	and.w	r0, r0, #15
 80094e4:	ed94 5a00 	vldr	s10, [r4]
 80094e8:	eee5 7a25 	vfma.f32	s15, s10, s11
 80094ec:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80094f0:	458c      	cmp	ip, r1
 80094f2:	edd0 5a00 	vldr	s11, [r0]
 80094f6:	eee5 7a86 	vfma.f32	s15, s11, s12
 80094fa:	f102 0220 	add.w	r2, r2, #32
 80094fe:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8009502:	d1a4      	bne.n	800944e <forward_dense+0x592>
 8009504:	f8dd e010 	ldr.w	lr, [sp, #16]
 8009508:	f1ac 0804 	sub.w	r8, ip, #4
 800950c:	9a03      	ldr	r2, [sp, #12]
 800950e:	4596      	cmp	lr, r2
 8009510:	d22a      	bcs.n	8009568 <forward_dense+0x6ac>
 8009512:	9a08      	ldr	r2, [sp, #32]
 8009514:	eba2 060e 	sub.w	r6, r2, lr
 8009518:	ea4f 09d6 	mov.w	r9, r6, lsr #3
 800951c:	f10e 0108 	add.w	r1, lr, #8
 8009520:	f108 34ff 	add.w	r4, r8, #4294967295
 8009524:	eb08 06d6 	add.w	r6, r8, r6, lsr #3
 8009528:	f814 2f01 	ldrb.w	r2, [r4, #1]!
 800952c:	ed11 5a01 	vldr	s10, [r1, #-4]
 8009530:	ed11 6a02 	vldr	s12, [r1, #-8]
 8009534:	f002 000f 	and.w	r0, r2, #15
 8009538:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800953c:	edd0 7a00 	vldr	s15, [r0]
 8009540:	0912      	lsrs	r2, r2, #4
 8009542:	eb03 0282 	add.w	r2, r3, r2, lsl #2
 8009546:	edd2 5a00 	vldr	s11, [r2]
 800954a:	ee67 7a85 	vmul.f32	s15, s15, s10
 800954e:	42a6      	cmp	r6, r4
 8009550:	eee5 7a86 	vfma.f32	s15, s11, s12
 8009554:	f101 0108 	add.w	r1, r1, #8
 8009558:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800955c:	d1e4      	bne.n	8009528 <forward_dense+0x66c>
 800955e:	f109 0901 	add.w	r9, r9, #1
 8009562:	44c8      	add	r8, r9
 8009564:	eb0e 0ec9 	add.w	lr, lr, r9, lsl #3
 8009568:	9a07      	ldr	r2, [sp, #28]
 800956a:	b322      	cbz	r2, 80095b6 <forward_dense+0x6fa>
 800956c:	f898 2000 	ldrb.w	r2, [r8]
 8009570:	edde 7a00 	vldr	s15, [lr]
 8009574:	0912      	lsrs	r2, r2, #4
 8009576:	eb03 0282 	add.w	r2, r3, r2, lsl #2
 800957a:	ed92 6a00 	vldr	s12, [r2]
 800957e:	9a02      	ldr	r2, [sp, #8]
 8009580:	eee6 6a27 	vfma.f32	s13, s12, s15
 8009584:	445f      	add	r7, fp
 8009586:	44dc      	add	ip, fp
 8009588:	ee32 2a26 	vadd.f32	s4, s4, s13
 800958c:	eca2 2a01 	vstmia	r2!, {s4}
 8009590:	4592      	cmp	sl, r2
 8009592:	9202      	str	r2, [sp, #8]
 8009594:	f67f ae05 	bls.w	80091a2 <forward_dense+0x2e6>
 8009598:	2d00      	cmp	r5, #0
 800959a:	f47f af4e 	bne.w	800943a <forward_dense+0x57e>
 800959e:	9a06      	ldr	r2, [sp, #24]
 80095a0:	eddf 6a24 	vldr	s13, [pc, #144]	; 8009634 <forward_dense+0x778>
 80095a4:	eeb0 2a47 	vmov.f32	s4, s14
 80095a8:	2a00      	cmp	r2, #0
 80095aa:	f47f af4e 	bne.w	800944a <forward_dense+0x58e>
 80095ae:	f8dd e024 	ldr.w	lr, [sp, #36]	; 0x24
 80095b2:	46b8      	mov	r8, r7
 80095b4:	e7aa      	b.n	800950c <forward_dense+0x650>
 80095b6:	9a02      	ldr	r2, [sp, #8]
 80095b8:	ee72 6a26 	vadd.f32	s13, s4, s13
 80095bc:	445f      	add	r7, fp
 80095be:	ece2 6a01 	vstmia	r2!, {s13}
 80095c2:	4552      	cmp	r2, sl
 80095c4:	9202      	str	r2, [sp, #8]
 80095c6:	44dc      	add	ip, fp
 80095c8:	f4ff af34 	bcc.w	8009434 <forward_dense+0x578>
 80095cc:	e5e9      	b.n	80091a2 <forward_dense+0x2e6>
 80095ce:	280f      	cmp	r0, #15
 80095d0:	eddf 6a18 	vldr	s13, [pc, #96]	; 8009634 <forward_dense+0x778>
 80095d4:	eeb0 0a47 	vmov.f32	s0, s14
 80095d8:	f63f ae2e 	bhi.w	8009238 <forward_dense+0x37c>
 80095dc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80095de:	4603      	mov	r3, r0
 80095e0:	4639      	mov	r1, r7
 80095e2:	e69b      	b.n	800931c <forward_dense+0x460>
 80095e4:	f8d1 900c 	ldr.w	r9, [r1, #12]
 80095e8:	f1ba 0f00 	cmp.w	sl, #0
 80095ec:	d016      	beq.n	800961c <forward_dense+0x760>
 80095ee:	e9da 0100 	ldrd	r0, r1, [sl]
 80095f2:	f000 fd77 	bl	800a0e4 <ai_array_get_byte_size>
 80095f6:	f8da b00c 	ldr.w	fp, [sl, #12]
 80095fa:	4602      	mov	r2, r0
 80095fc:	4649      	mov	r1, r9
 80095fe:	4658      	mov	r0, fp
 8009600:	f000 fdd4 	bl	800a1ac <memcpy>
 8009604:	e4af      	b.n	8008f66 <forward_dense+0xaa>
 8009606:	2b04      	cmp	r3, #4
 8009608:	d00a      	beq.n	8009620 <forward_dense+0x764>
 800960a:	f04f 0a00 	mov.w	sl, #0
 800960e:	e4a5      	b.n	8008f5c <forward_dense+0xa0>
 8009610:	930b      	str	r3, [sp, #44]	; 0x2c
 8009612:	e47d      	b.n	8008f10 <forward_dense+0x54>
 8009614:	2300      	movs	r3, #0
 8009616:	930a      	str	r3, [sp, #40]	; 0x28
 8009618:	460b      	mov	r3, r1
 800961a:	e479      	b.n	8008f10 <forward_dense+0x54>
 800961c:	46cb      	mov	fp, r9
 800961e:	e4a2      	b.n	8008f66 <forward_dense+0xaa>
 8009620:	f8d1 b00c 	ldr.w	fp, [r1, #12]
 8009624:	e49f      	b.n	8008f66 <forward_dense+0xaa>
 8009626:	2300      	movs	r3, #0
 8009628:	685b      	ldr	r3, [r3, #4]
 800962a:	deff      	udf	#255	; 0xff
 800962c:	2300      	movs	r3, #0
 800962e:	685b      	ldr	r3, [r3, #4]
 8009630:	deff      	udf	#255	; 0xff
 8009632:	bf00      	nop
 8009634:	00000000 	.word	0x00000000

08009638 <pool_func_mp_array_f32>:
 8009638:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800963c:	b093      	sub	sp, #76	; 0x4c
 800963e:	4698      	mov	r8, r3
 8009640:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8009642:	f8bd 5070 	ldrh.w	r5, [sp, #112]	; 0x70
 8009646:	689b      	ldr	r3, [r3, #8]
 8009648:	9303      	str	r3, [sp, #12]
 800964a:	4693      	mov	fp, r2
 800964c:	f8bd 3078 	ldrh.w	r3, [sp, #120]	; 0x78
 8009650:	f8bd 207c 	ldrh.w	r2, [sp, #124]	; 0x7c
 8009654:	f8d0 a008 	ldr.w	sl, [r0, #8]
 8009658:	f8bd 6074 	ldrh.w	r6, [sp, #116]	; 0x74
 800965c:	f8bd 7080 	ldrh.w	r7, [sp, #128]	; 0x80
 8009660:	f8bd 008c 	ldrh.w	r0, [sp, #140]	; 0x8c
 8009664:	9505      	str	r5, [sp, #20]
 8009666:	4689      	mov	r9, r1
 8009668:	f8bd 1084 	ldrh.w	r1, [sp, #132]	; 0x84
 800966c:	9104      	str	r1, [sp, #16]
 800966e:	ea52 0403 	orrs.w	r4, r2, r3
 8009672:	f8bd 1088 	ldrh.w	r1, [sp, #136]	; 0x88
 8009676:	9601      	str	r6, [sp, #4]
 8009678:	9706      	str	r7, [sp, #24]
 800967a:	9100      	str	r1, [sp, #0]
 800967c:	9002      	str	r0, [sp, #8]
 800967e:	d108      	bne.n	8009692 <pool_func_mp_array_f32+0x5a>
 8009680:	eba5 0009 	sub.w	r0, r5, r9
 8009684:	3801      	subs	r0, #1
 8009686:	3901      	subs	r1, #1
 8009688:	fb11 0107 	smlabb	r1, r1, r7, r0
 800968c:	0408      	lsls	r0, r1, #16
 800968e:	f100 8083 	bmi.w	8009798 <pool_func_mp_array_f32+0x160>
 8009692:	9902      	ldr	r1, [sp, #8]
 8009694:	2900      	cmp	r1, #0
 8009696:	d07c      	beq.n	8009792 <pool_func_mp_array_f32+0x15a>
 8009698:	9900      	ldr	r1, [sp, #0]
 800969a:	2900      	cmp	r1, #0
 800969c:	d079      	beq.n	8009792 <pool_func_mp_array_f32+0x15a>
 800969e:	f1b8 0f00 	cmp.w	r8, #0
 80096a2:	d076      	beq.n	8009792 <pool_func_mp_array_f32+0x15a>
 80096a4:	f1b8 0f01 	cmp.w	r8, #1
 80096a8:	9901      	ldr	r1, [sp, #4]
 80096aa:	f040 80e3 	bne.w	8009874 <pool_func_mp_array_f32+0x23c>
 80096ae:	1a8a      	subs	r2, r1, r2
 80096b0:	9905      	ldr	r1, [sp, #20]
 80096b2:	1ac9      	subs	r1, r1, r3
 80096b4:	425b      	negs	r3, r3
 80096b6:	b292      	uxth	r2, r2
 80096b8:	b29b      	uxth	r3, r3
 80096ba:	9207      	str	r2, [sp, #28]
 80096bc:	930c      	str	r3, [sp, #48]	; 0x30
 80096be:	b28a      	uxth	r2, r1
 80096c0:	2300      	movs	r3, #0
 80096c2:	920b      	str	r2, [sp, #44]	; 0x2c
 80096c4:	9308      	str	r3, [sp, #32]
 80096c6:	9a00      	ldr	r2, [sp, #0]
 80096c8:	fb02 f303 	mul.w	r3, r2, r3
 80096cc:	9309      	str	r3, [sp, #36]	; 0x24
 80096ce:	9a07      	ldr	r2, [sp, #28]
 80096d0:	9b01      	ldr	r3, [sp, #4]
 80096d2:	1ad3      	subs	r3, r2, r3
 80096d4:	b21b      	sxth	r3, r3
 80096d6:	930a      	str	r3, [sp, #40]	; 0x28
 80096d8:	e9dd 830b 	ldrd	r8, r3, [sp, #44]	; 0x2c
 80096dc:	f04f 0c00 	mov.w	ip, #0
 80096e0:	9305      	str	r3, [sp, #20]
 80096e2:	b217      	sxth	r7, r2
 80096e4:	46e6      	mov	lr, ip
 80096e6:	990a      	ldr	r1, [sp, #40]	; 0x28
 80096e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80096ea:	f9bd 6014 	ldrsh.w	r6, [sp, #20]
 80096ee:	eddf 7aad 	vldr	s15, [pc, #692]	; 80099a4 <pool_func_mp_array_f32+0x36c>
 80096f2:	428f      	cmp	r7, r1
 80096f4:	449e      	add	lr, r3
 80096f6:	fa0f f088 	sxth.w	r0, r8
 80096fa:	dd28      	ble.n	800974e <pool_func_mp_array_f32+0x116>
 80096fc:	ea00 75e0 	and.w	r5, r0, r0, asr #31
 8009700:	4286      	cmp	r6, r0
 8009702:	da20      	bge.n	8009746 <pool_func_mp_array_f32+0x10e>
 8009704:	2900      	cmp	r1, #0
 8009706:	fb09 f401 	mul.w	r4, r9, r1
 800970a:	db1c      	blt.n	8009746 <pool_func_mp_array_f32+0x10e>
 800970c:	4559      	cmp	r1, fp
 800970e:	da1a      	bge.n	8009746 <pool_func_mp_array_f32+0x10e>
 8009710:	2e00      	cmp	r6, #0
 8009712:	4633      	mov	r3, r6
 8009714:	da05      	bge.n	8009722 <pool_func_mp_array_f32+0xea>
 8009716:	3301      	adds	r3, #1
 8009718:	b21b      	sxth	r3, r3
 800971a:	429d      	cmp	r5, r3
 800971c:	dcfb      	bgt.n	8009716 <pool_func_mp_array_f32+0xde>
 800971e:	4283      	cmp	r3, r0
 8009720:	da11      	bge.n	8009746 <pool_func_mp_array_f32+0x10e>
 8009722:	191a      	adds	r2, r3, r4
 8009724:	454b      	cmp	r3, r9
 8009726:	eb0a 0282 	add.w	r2, sl, r2, lsl #2
 800972a:	da08      	bge.n	800973e <pool_func_mp_array_f32+0x106>
 800972c:	ed92 7a00 	vldr	s14, [r2]
 8009730:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009734:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009738:	bfb8      	it	lt
 800973a:	eef0 7a47 	vmovlt.f32	s15, s14
 800973e:	3301      	adds	r3, #1
 8009740:	b21b      	sxth	r3, r3
 8009742:	4283      	cmp	r3, r0
 8009744:	dbed      	blt.n	8009722 <pool_func_mp_array_f32+0xea>
 8009746:	3101      	adds	r1, #1
 8009748:	b209      	sxth	r1, r1
 800974a:	42b9      	cmp	r1, r7
 800974c:	dbd8      	blt.n	8009700 <pool_func_mp_array_f32+0xc8>
 800974e:	9b03      	ldr	r3, [sp, #12]
 8009750:	9a06      	ldr	r2, [sp, #24]
 8009752:	eb03 0e8e 	add.w	lr, r3, lr, lsl #2
 8009756:	9b05      	ldr	r3, [sp, #20]
 8009758:	edce 7a00 	vstr	s15, [lr]
 800975c:	4413      	add	r3, r2
 800975e:	b29b      	uxth	r3, r3
 8009760:	f10c 0c01 	add.w	ip, ip, #1
 8009764:	9305      	str	r3, [sp, #20]
 8009766:	9b00      	ldr	r3, [sp, #0]
 8009768:	fa0f fc8c 	sxth.w	ip, ip
 800976c:	4490      	add	r8, r2
 800976e:	4563      	cmp	r3, ip
 8009770:	fa1f f888 	uxth.w	r8, r8
 8009774:	46e6      	mov	lr, ip
 8009776:	dcb6      	bgt.n	80096e6 <pool_func_mp_array_f32+0xae>
 8009778:	9b08      	ldr	r3, [sp, #32]
 800977a:	9904      	ldr	r1, [sp, #16]
 800977c:	3301      	adds	r3, #1
 800977e:	b21a      	sxth	r2, r3
 8009780:	9b07      	ldr	r3, [sp, #28]
 8009782:	9208      	str	r2, [sp, #32]
 8009784:	440b      	add	r3, r1
 8009786:	9902      	ldr	r1, [sp, #8]
 8009788:	b29b      	uxth	r3, r3
 800978a:	4291      	cmp	r1, r2
 800978c:	9307      	str	r3, [sp, #28]
 800978e:	4613      	mov	r3, r2
 8009790:	dc99      	bgt.n	80096c6 <pool_func_mp_array_f32+0x8e>
 8009792:	b013      	add	sp, #76	; 0x4c
 8009794:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009798:	eba6 000b 	sub.w	r0, r6, fp
 800979c:	9e02      	ldr	r6, [sp, #8]
 800979e:	9d04      	ldr	r5, [sp, #16]
 80097a0:	3801      	subs	r0, #1
 80097a2:	1e71      	subs	r1, r6, #1
 80097a4:	fb11 0105 	smlabb	r1, r1, r5, r0
 80097a8:	0409      	lsls	r1, r1, #16
 80097aa:	f57f af72 	bpl.w	8009692 <pool_func_mp_array_f32+0x5a>
 80097ae:	2e00      	cmp	r6, #0
 80097b0:	d0ef      	beq.n	8009792 <pool_func_mp_array_f32+0x15a>
 80097b2:	9b00      	ldr	r3, [sp, #0]
 80097b4:	2b00      	cmp	r3, #0
 80097b6:	d0ec      	beq.n	8009792 <pool_func_mp_array_f32+0x15a>
 80097b8:	f1b8 0f00 	cmp.w	r8, #0
 80097bc:	d0e9      	beq.n	8009792 <pool_func_mp_array_f32+0x15a>
 80097be:	f1b8 0f01 	cmp.w	r8, #1
 80097c2:	f040 80f3 	bne.w	80099ac <pool_func_mp_array_f32+0x374>
 80097c6:	46a3      	mov	fp, r4
 80097c8:	9407      	str	r4, [sp, #28]
 80097ca:	46a0      	mov	r8, r4
 80097cc:	9b00      	ldr	r3, [sp, #0]
 80097ce:	f8dd e014 	ldr.w	lr, [sp, #20]
 80097d2:	fb03 f308 	mul.w	r3, r3, r8
 80097d6:	2600      	movs	r6, #0
 80097d8:	9309      	str	r3, [sp, #36]	; 0x24
 80097da:	f9bd 8004 	ldrsh.w	r8, [sp, #4]
 80097de:	fa0f f38b 	sxth.w	r3, fp
 80097e2:	9308      	str	r3, [sp, #32]
 80097e4:	46b4      	mov	ip, r6
 80097e6:	4637      	mov	r7, r6
 80097e8:	9c08      	ldr	r4, [sp, #32]
 80097ea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80097ec:	eddf 7a6d 	vldr	s15, [pc, #436]	; 80099a4 <pool_func_mp_array_f32+0x36c>
 80097f0:	4544      	cmp	r4, r8
 80097f2:	441f      	add	r7, r3
 80097f4:	b235      	sxth	r5, r6
 80097f6:	fa0f f08e 	sxth.w	r0, lr
 80097fa:	da17      	bge.n	800982c <pool_func_mp_array_f32+0x1f4>
 80097fc:	4285      	cmp	r5, r0
 80097fe:	da11      	bge.n	8009824 <pool_func_mp_array_f32+0x1ec>
 8009800:	fb04 5209 	mla	r2, r4, r9, r5
 8009804:	eb0a 0282 	add.w	r2, sl, r2, lsl #2
 8009808:	462b      	mov	r3, r5
 800980a:	ecb2 7a01 	vldmia	r2!, {s14}
 800980e:	3301      	adds	r3, #1
 8009810:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009814:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009818:	b219      	sxth	r1, r3
 800981a:	bfb8      	it	lt
 800981c:	eef0 7a47 	vmovlt.f32	s15, s14
 8009820:	4281      	cmp	r1, r0
 8009822:	dbf2      	blt.n	800980a <pool_func_mp_array_f32+0x1d2>
 8009824:	3401      	adds	r4, #1
 8009826:	b224      	sxth	r4, r4
 8009828:	4544      	cmp	r4, r8
 800982a:	dbe7      	blt.n	80097fc <pool_func_mp_array_f32+0x1c4>
 800982c:	9b03      	ldr	r3, [sp, #12]
 800982e:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8009832:	9b06      	ldr	r3, [sp, #24]
 8009834:	edc7 7a00 	vstr	s15, [r7]
 8009838:	449e      	add	lr, r3
 800983a:	441e      	add	r6, r3
 800983c:	f10c 0c01 	add.w	ip, ip, #1
 8009840:	9b00      	ldr	r3, [sp, #0]
 8009842:	fa0f fc8c 	sxth.w	ip, ip
 8009846:	4563      	cmp	r3, ip
 8009848:	fa1f fe8e 	uxth.w	lr, lr
 800984c:	b2b6      	uxth	r6, r6
 800984e:	4667      	mov	r7, ip
 8009850:	dcca      	bgt.n	80097e8 <pool_func_mp_array_f32+0x1b0>
 8009852:	9b07      	ldr	r3, [sp, #28]
 8009854:	9904      	ldr	r1, [sp, #16]
 8009856:	3301      	adds	r3, #1
 8009858:	b21a      	sxth	r2, r3
 800985a:	9b01      	ldr	r3, [sp, #4]
 800985c:	9207      	str	r2, [sp, #28]
 800985e:	440b      	add	r3, r1
 8009860:	b29b      	uxth	r3, r3
 8009862:	9301      	str	r3, [sp, #4]
 8009864:	9b02      	ldr	r3, [sp, #8]
 8009866:	448b      	add	fp, r1
 8009868:	4293      	cmp	r3, r2
 800986a:	fa1f fb8b 	uxth.w	fp, fp
 800986e:	4690      	mov	r8, r2
 8009870:	dcac      	bgt.n	80097cc <pool_func_mp_array_f32+0x194>
 8009872:	e78e      	b.n	8009792 <pool_func_mp_array_f32+0x15a>
 8009874:	1a88      	subs	r0, r1, r2
 8009876:	9905      	ldr	r1, [sp, #20]
 8009878:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 800987c:	1ac9      	subs	r1, r1, r3
 800987e:	4252      	negs	r2, r2
 8009880:	425b      	negs	r3, r3
 8009882:	b292      	uxth	r2, r2
 8009884:	b29b      	uxth	r3, r3
 8009886:	b280      	uxth	r0, r0
 8009888:	9208      	str	r2, [sp, #32]
 800988a:	9311      	str	r3, [sp, #68]	; 0x44
 800988c:	b28a      	uxth	r2, r1
 800988e:	2300      	movs	r3, #0
 8009890:	9007      	str	r0, [sp, #28]
 8009892:	9210      	str	r2, [sp, #64]	; 0x40
 8009894:	930c      	str	r3, [sp, #48]	; 0x30
 8009896:	9a00      	ldr	r2, [sp, #0]
 8009898:	f9bd b01c 	ldrsh.w	fp, [sp, #28]
 800989c:	fb03 f302 	mul.w	r3, r3, r2
 80098a0:	f9bd 2020 	ldrsh.w	r2, [sp, #32]
 80098a4:	920b      	str	r2, [sp, #44]	; 0x2c
 80098a6:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80098a8:	930f      	str	r3, [sp, #60]	; 0x3c
 80098aa:	9201      	str	r2, [sp, #4]
 80098ac:	2300      	movs	r3, #0
 80098ae:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80098b0:	930d      	str	r3, [sp, #52]	; 0x34
 80098b2:	9205      	str	r2, [sp, #20]
 80098b4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80098b6:	f9bd 4004 	ldrsh.w	r4, [sp, #4]
 80098ba:	f9bd c014 	ldrsh.w	ip, [sp, #20]
 80098be:	4413      	add	r3, r2
 80098c0:	fb08 f303 	mul.w	r3, r8, r3
 80098c4:	f04f 0e00 	mov.w	lr, #0
 80098c8:	930a      	str	r3, [sp, #40]	; 0x28
 80098ca:	4676      	mov	r6, lr
 80098cc:	ea04 77e4 	and.w	r7, r4, r4, asr #31
 80098d0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80098d2:	eddf 7a34 	vldr	s15, [pc, #208]	; 80099a4 <pool_func_mp_array_f32+0x36c>
 80098d6:	4559      	cmp	r1, fp
 80098d8:	da2f      	bge.n	800993a <pool_func_mp_array_f32+0x302>
 80098da:	f8cd e024 	str.w	lr, [sp, #36]	; 0x24
 80098de:	f8dd e038 	ldr.w	lr, [sp, #56]	; 0x38
 80098e2:	45a4      	cmp	ip, r4
 80098e4:	da23      	bge.n	800992e <pool_func_mp_array_f32+0x2f6>
 80098e6:	2900      	cmp	r1, #0
 80098e8:	fb09 f501 	mul.w	r5, r9, r1
 80098ec:	db1f      	blt.n	800992e <pool_func_mp_array_f32+0x2f6>
 80098ee:	4571      	cmp	r1, lr
 80098f0:	da1d      	bge.n	800992e <pool_func_mp_array_f32+0x2f6>
 80098f2:	f1bc 0f00 	cmp.w	ip, #0
 80098f6:	4663      	mov	r3, ip
 80098f8:	da05      	bge.n	8009906 <pool_func_mp_array_f32+0x2ce>
 80098fa:	3301      	adds	r3, #1
 80098fc:	b21b      	sxth	r3, r3
 80098fe:	429f      	cmp	r7, r3
 8009900:	dcfb      	bgt.n	80098fa <pool_func_mp_array_f32+0x2c2>
 8009902:	42a3      	cmp	r3, r4
 8009904:	da13      	bge.n	800992e <pool_func_mp_array_f32+0x2f6>
 8009906:	18ea      	adds	r2, r5, r3
 8009908:	fb08 6202 	mla	r2, r8, r2, r6
 800990c:	1c58      	adds	r0, r3, #1
 800990e:	4599      	cmp	r9, r3
 8009910:	eb0a 0282 	add.w	r2, sl, r2, lsl #2
 8009914:	b203      	sxth	r3, r0
 8009916:	dd08      	ble.n	800992a <pool_func_mp_array_f32+0x2f2>
 8009918:	ed92 7a00 	vldr	s14, [r2]
 800991c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009920:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009924:	bfb8      	it	lt
 8009926:	eef0 7a47 	vmovlt.f32	s15, s14
 800992a:	42a3      	cmp	r3, r4
 800992c:	dbeb      	blt.n	8009906 <pool_func_mp_array_f32+0x2ce>
 800992e:	3101      	adds	r1, #1
 8009930:	b209      	sxth	r1, r1
 8009932:	4559      	cmp	r1, fp
 8009934:	dbd5      	blt.n	80098e2 <pool_func_mp_array_f32+0x2aa>
 8009936:	f8dd e024 	ldr.w	lr, [sp, #36]	; 0x24
 800993a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800993c:	9a03      	ldr	r2, [sp, #12]
 800993e:	f10e 0e01 	add.w	lr, lr, #1
 8009942:	4433      	add	r3, r6
 8009944:	fa0f fe8e 	sxth.w	lr, lr
 8009948:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800994c:	45c6      	cmp	lr, r8
 800994e:	edc3 7a00 	vstr	s15, [r3]
 8009952:	4676      	mov	r6, lr
 8009954:	dbbc      	blt.n	80098d0 <pool_func_mp_array_f32+0x298>
 8009956:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009958:	9a01      	ldr	r2, [sp, #4]
 800995a:	9806      	ldr	r0, [sp, #24]
 800995c:	3301      	adds	r3, #1
 800995e:	4402      	add	r2, r0
 8009960:	b219      	sxth	r1, r3
 8009962:	b292      	uxth	r2, r2
 8009964:	9b05      	ldr	r3, [sp, #20]
 8009966:	9201      	str	r2, [sp, #4]
 8009968:	9a00      	ldr	r2, [sp, #0]
 800996a:	910d      	str	r1, [sp, #52]	; 0x34
 800996c:	4403      	add	r3, r0
 800996e:	b29b      	uxth	r3, r3
 8009970:	428a      	cmp	r2, r1
 8009972:	9305      	str	r3, [sp, #20]
 8009974:	460b      	mov	r3, r1
 8009976:	dc9d      	bgt.n	80098b4 <pool_func_mp_array_f32+0x27c>
 8009978:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800997a:	9a07      	ldr	r2, [sp, #28]
 800997c:	9804      	ldr	r0, [sp, #16]
 800997e:	3301      	adds	r3, #1
 8009980:	4402      	add	r2, r0
 8009982:	b219      	sxth	r1, r3
 8009984:	b292      	uxth	r2, r2
 8009986:	9b08      	ldr	r3, [sp, #32]
 8009988:	9207      	str	r2, [sp, #28]
 800998a:	9a02      	ldr	r2, [sp, #8]
 800998c:	910c      	str	r1, [sp, #48]	; 0x30
 800998e:	4403      	add	r3, r0
 8009990:	b29b      	uxth	r3, r3
 8009992:	428a      	cmp	r2, r1
 8009994:	9308      	str	r3, [sp, #32]
 8009996:	460b      	mov	r3, r1
 8009998:	f73f af7d 	bgt.w	8009896 <pool_func_mp_array_f32+0x25e>
 800999c:	b013      	add	sp, #76	; 0x4c
 800999e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80099a2:	bf00      	nop
 80099a4:	cf000000 	.word	0xcf000000
 80099a8:	cf000000 	.word	0xcf000000
 80099ac:	e9cd a90c 	strd	sl, r9, [sp, #48]	; 0x30
 80099b0:	46a4      	mov	ip, r4
 80099b2:	ea4f 0b88 	mov.w	fp, r8, lsl #2
 80099b6:	9407      	str	r4, [sp, #28]
 80099b8:	4623      	mov	r3, r4
 80099ba:	9a00      	ldr	r2, [sp, #0]
 80099bc:	f8dd e014 	ldr.w	lr, [sp, #20]
 80099c0:	fb03 f302 	mul.w	r3, r3, r2
 80099c4:	930a      	str	r3, [sp, #40]	; 0x28
 80099c6:	fa0f f38c 	sxth.w	r3, ip
 80099ca:	2400      	movs	r4, #0
 80099cc:	930b      	str	r3, [sp, #44]	; 0x2c
 80099ce:	f9bd 3004 	ldrsh.w	r3, [sp, #4]
 80099d2:	9308      	str	r3, [sp, #32]
 80099d4:	4627      	mov	r7, r4
 80099d6:	4623      	mov	r3, r4
 80099d8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80099da:	4413      	add	r3, r2
 80099dc:	fb08 f303 	mul.w	r3, r8, r3
 80099e0:	2600      	movs	r6, #0
 80099e2:	9309      	str	r3, [sp, #36]	; 0x24
 80099e4:	fa0f fa84 	sxth.w	sl, r4
 80099e8:	fa0f f08e 	sxth.w	r0, lr
 80099ec:	4635      	mov	r5, r6
 80099ee:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80099f0:	9a08      	ldr	r2, [sp, #32]
 80099f2:	ed5f 7a13 	vldr	s15, [pc, #-76]	; 80099a8 <pool_func_mp_array_f32+0x370>
 80099f6:	4293      	cmp	r3, r2
 80099f8:	da20      	bge.n	8009a3c <pool_func_mp_array_f32+0x404>
 80099fa:	4699      	mov	r9, r3
 80099fc:	4582      	cmp	sl, r0
 80099fe:	da16      	bge.n	8009a2e <pool_func_mp_array_f32+0x3f6>
 8009a00:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009a02:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009a04:	fb03 a309 	mla	r3, r3, r9, sl
 8009a08:	fb08 5303 	mla	r3, r8, r3, r5
 8009a0c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8009a10:	4652      	mov	r2, sl
 8009a12:	ed93 7a00 	vldr	s14, [r3]
 8009a16:	3201      	adds	r2, #1
 8009a18:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009a1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009a20:	b211      	sxth	r1, r2
 8009a22:	bfb8      	it	lt
 8009a24:	eef0 7a47 	vmovlt.f32	s15, s14
 8009a28:	4281      	cmp	r1, r0
 8009a2a:	445b      	add	r3, fp
 8009a2c:	dbf1      	blt.n	8009a12 <pool_func_mp_array_f32+0x3da>
 8009a2e:	9b08      	ldr	r3, [sp, #32]
 8009a30:	f109 0901 	add.w	r9, r9, #1
 8009a34:	fa0f f989 	sxth.w	r9, r9
 8009a38:	4599      	cmp	r9, r3
 8009a3a:	dbdf      	blt.n	80099fc <pool_func_mp_array_f32+0x3c4>
 8009a3c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009a3e:	9a03      	ldr	r2, [sp, #12]
 8009a40:	3601      	adds	r6, #1
 8009a42:	442b      	add	r3, r5
 8009a44:	b236      	sxth	r6, r6
 8009a46:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8009a4a:	4546      	cmp	r6, r8
 8009a4c:	edc3 7a00 	vstr	s15, [r3]
 8009a50:	4635      	mov	r5, r6
 8009a52:	dbcc      	blt.n	80099ee <pool_func_mp_array_f32+0x3b6>
 8009a54:	9b06      	ldr	r3, [sp, #24]
 8009a56:	9a00      	ldr	r2, [sp, #0]
 8009a58:	3701      	adds	r7, #1
 8009a5a:	b23f      	sxth	r7, r7
 8009a5c:	449e      	add	lr, r3
 8009a5e:	441c      	add	r4, r3
 8009a60:	42ba      	cmp	r2, r7
 8009a62:	fa1f fe8e 	uxth.w	lr, lr
 8009a66:	b2a4      	uxth	r4, r4
 8009a68:	463b      	mov	r3, r7
 8009a6a:	dcb5      	bgt.n	80099d8 <pool_func_mp_array_f32+0x3a0>
 8009a6c:	9b07      	ldr	r3, [sp, #28]
 8009a6e:	9904      	ldr	r1, [sp, #16]
 8009a70:	3301      	adds	r3, #1
 8009a72:	b21a      	sxth	r2, r3
 8009a74:	9b01      	ldr	r3, [sp, #4]
 8009a76:	9207      	str	r2, [sp, #28]
 8009a78:	440b      	add	r3, r1
 8009a7a:	448c      	add	ip, r1
 8009a7c:	9902      	ldr	r1, [sp, #8]
 8009a7e:	b29b      	uxth	r3, r3
 8009a80:	4291      	cmp	r1, r2
 8009a82:	9301      	str	r3, [sp, #4]
 8009a84:	fa1f fc8c 	uxth.w	ip, ip
 8009a88:	4613      	mov	r3, r2
 8009a8a:	dc96      	bgt.n	80099ba <pool_func_mp_array_f32+0x382>
 8009a8c:	e681      	b.n	8009792 <pool_func_mp_array_f32+0x15a>
 8009a8e:	bf00      	nop

08009a90 <nl_func_relu_array_f32>:
 8009a90:	b430      	push	{r4, r5}
 8009a92:	698c      	ldr	r4, [r1, #24]
 8009a94:	6981      	ldr	r1, [r0, #24]
 8009a96:	68a5      	ldr	r5, [r4, #8]
 8009a98:	6889      	ldr	r1, [r1, #8]
 8009a9a:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 8009a9e:	3a01      	subs	r2, #1
 8009aa0:	0093      	lsls	r3, r2, #2
 8009aa2:	eb05 0282 	add.w	r2, r5, r2, lsl #2
 8009aa6:	4295      	cmp	r5, r2
 8009aa8:	d814      	bhi.n	8009ad4 <nl_func_relu_array_f32+0x44>
 8009aaa:	1d18      	adds	r0, r3, #4
 8009aac:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 8009ad8 <nl_func_relu_array_f32+0x48>
 8009ab0:	1d13      	adds	r3, r2, #4
 8009ab2:	4401      	add	r1, r0
 8009ab4:	461a      	mov	r2, r3
 8009ab6:	ed73 7a01 	vldmdb	r3!, {s15}
 8009aba:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8009abe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009ac2:	bfb8      	it	lt
 8009ac4:	eef0 7a47 	vmovlt.f32	s15, s14
 8009ac8:	ed61 7a01 	vstmdb	r1!, {s15}
 8009acc:	68a0      	ldr	r0, [r4, #8]
 8009ace:	3a08      	subs	r2, #8
 8009ad0:	4290      	cmp	r0, r2
 8009ad2:	d9ef      	bls.n	8009ab4 <nl_func_relu_array_f32+0x24>
 8009ad4:	bc30      	pop	{r4, r5}
 8009ad6:	4770      	bx	lr
 8009ad8:	00000000 	.word	0x00000000

08009adc <nl_func_sm_channel_f32>:
 8009adc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009ae0:	ed2d 8b02 	vpush	{d8}
 8009ae4:	6989      	ldr	r1, [r1, #24]
 8009ae6:	6983      	ldr	r3, [r0, #24]
 8009ae8:	688d      	ldr	r5, [r1, #8]
 8009aea:	689e      	ldr	r6, [r3, #8]
 8009aec:	ed95 8a00 	vldr	s16, [r5]
 8009af0:	2a01      	cmp	r2, #1
 8009af2:	4617      	mov	r7, r2
 8009af4:	d935      	bls.n	8009b62 <nl_func_sm_channel_f32+0x86>
 8009af6:	1d2b      	adds	r3, r5, #4
 8009af8:	eb05 0282 	add.w	r2, r5, r2, lsl #2
 8009afc:	ecf3 7a01 	vldmia	r3!, {s15}
 8009b00:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8009b04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009b08:	bfb8      	it	lt
 8009b0a:	eeb0 8a67 	vmovlt.f32	s16, s15
 8009b0e:	429a      	cmp	r2, r3
 8009b10:	d1f4      	bne.n	8009afc <nl_func_sm_channel_f32+0x20>
 8009b12:	eddf 8a17 	vldr	s17, [pc, #92]	; 8009b70 <nl_func_sm_channel_f32+0x94>
 8009b16:	46b0      	mov	r8, r6
 8009b18:	2400      	movs	r4, #0
 8009b1a:	ecb5 0a01 	vldmia	r5!, {s0}
 8009b1e:	ee30 0a48 	vsub.f32	s0, s0, s16
 8009b22:	f001 fb5d 	bl	800b1e0 <expf>
 8009b26:	3401      	adds	r4, #1
 8009b28:	42a7      	cmp	r7, r4
 8009b2a:	ee78 8a80 	vadd.f32	s17, s17, s0
 8009b2e:	eca8 0a01 	vstmia	r8!, {s0}
 8009b32:	d8f2      	bhi.n	8009b1a <nl_func_sm_channel_f32+0x3e>
 8009b34:	eef5 8a40 	vcmp.f32	s17, #0.0
 8009b38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009b3c:	d00d      	beq.n	8009b5a <nl_func_sm_channel_f32+0x7e>
 8009b3e:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8009b42:	ee87 7aa8 	vdiv.f32	s14, s15, s17
 8009b46:	2300      	movs	r3, #0
 8009b48:	3301      	adds	r3, #1
 8009b4a:	429f      	cmp	r7, r3
 8009b4c:	edd6 7a00 	vldr	s15, [r6]
 8009b50:	ee67 7a87 	vmul.f32	s15, s15, s14
 8009b54:	ece6 7a01 	vstmia	r6!, {s15}
 8009b58:	d8f6      	bhi.n	8009b48 <nl_func_sm_channel_f32+0x6c>
 8009b5a:	ecbd 8b02 	vpop	{d8}
 8009b5e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009b62:	2a00      	cmp	r2, #0
 8009b64:	d1d5      	bne.n	8009b12 <nl_func_sm_channel_f32+0x36>
 8009b66:	ecbd 8b02 	vpop	{d8}
 8009b6a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009b6e:	bf00      	nop
 8009b70:	00000000 	.word	0x00000000

08009b74 <nl_func_relu_generic_array_f32>:
 8009b74:	b430      	push	{r4, r5}
 8009b76:	edd3 6a02 	vldr	s13, [r3, #8]
 8009b7a:	ed93 7a00 	vldr	s14, [r3]
 8009b7e:	ed93 6a01 	vldr	s12, [r3, #4]
 8009b82:	eef5 6ac0 	vcmpe.f32	s13, #0.0
 8009b86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009b8a:	d430      	bmi.n	8009bee <nl_func_relu_generic_array_f32+0x7a>
 8009b8c:	698c      	ldr	r4, [r1, #24]
 8009b8e:	6981      	ldr	r1, [r0, #24]
 8009b90:	68a5      	ldr	r5, [r4, #8]
 8009b92:	6889      	ldr	r1, [r1, #8]
 8009b94:	f102 4380 	add.w	r3, r2, #1073741824	; 0x40000000
 8009b98:	3b01      	subs	r3, #1
 8009b9a:	009a      	lsls	r2, r3, #2
 8009b9c:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8009ba0:	429d      	cmp	r5, r3
 8009ba2:	d822      	bhi.n	8009bea <nl_func_relu_generic_array_f32+0x76>
 8009ba4:	3204      	adds	r2, #4
 8009ba6:	3304      	adds	r3, #4
 8009ba8:	4411      	add	r1, r2
 8009baa:	e00e      	b.n	8009bca <nl_func_relu_generic_array_f32+0x56>
 8009bac:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009bb0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009bb4:	ee77 5ac7 	vsub.f32	s11, s15, s14
 8009bb8:	db01      	blt.n	8009bbe <nl_func_relu_generic_array_f32+0x4a>
 8009bba:	ee65 7a86 	vmul.f32	s15, s11, s12
 8009bbe:	ed61 7a01 	vstmdb	r1!, {s15}
 8009bc2:	68a0      	ldr	r0, [r4, #8]
 8009bc4:	3a08      	subs	r2, #8
 8009bc6:	4290      	cmp	r0, r2
 8009bc8:	d80f      	bhi.n	8009bea <nl_func_relu_generic_array_f32+0x76>
 8009bca:	461a      	mov	r2, r3
 8009bcc:	ed73 7a01 	vldmdb	r3!, {s15}
 8009bd0:	eef4 6ae7 	vcmpe.f32	s13, s15
 8009bd4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009bd8:	dae8      	bge.n	8009bac <nl_func_relu_generic_array_f32+0x38>
 8009bda:	eef0 7a66 	vmov.f32	s15, s13
 8009bde:	ed61 7a01 	vstmdb	r1!, {s15}
 8009be2:	68a0      	ldr	r0, [r4, #8]
 8009be4:	3a08      	subs	r2, #8
 8009be6:	4290      	cmp	r0, r2
 8009be8:	d9ef      	bls.n	8009bca <nl_func_relu_generic_array_f32+0x56>
 8009bea:	bc30      	pop	{r4, r5}
 8009bec:	4770      	bx	lr
 8009bee:	698c      	ldr	r4, [r1, #24]
 8009bf0:	6981      	ldr	r1, [r0, #24]
 8009bf2:	68a5      	ldr	r5, [r4, #8]
 8009bf4:	6889      	ldr	r1, [r1, #8]
 8009bf6:	eeb5 6a40 	vcmp.f32	s12, #0.0
 8009bfa:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 8009bfe:	3a01      	subs	r2, #1
 8009c00:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009c04:	ea4f 0382 	mov.w	r3, r2, lsl #2
 8009c08:	eb05 0282 	add.w	r2, r5, r2, lsl #2
 8009c0c:	d01b      	beq.n	8009c46 <nl_func_relu_generic_array_f32+0xd2>
 8009c0e:	4295      	cmp	r5, r2
 8009c10:	d8eb      	bhi.n	8009bea <nl_func_relu_generic_array_f32+0x76>
 8009c12:	1d18      	adds	r0, r3, #4
 8009c14:	1d13      	adds	r3, r2, #4
 8009c16:	180a      	adds	r2, r1, r0
 8009c18:	ed53 7a01 	vldr	s15, [r3, #-4]
 8009c1c:	ee77 6ac7 	vsub.f32	s13, s15, s14
 8009c20:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009c24:	f1a3 0008 	sub.w	r0, r3, #8
 8009c28:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009c2c:	f1a3 0104 	sub.w	r1, r3, #4
 8009c30:	ee66 6a86 	vmul.f32	s13, s13, s12
 8009c34:	4603      	mov	r3, r0
 8009c36:	d81f      	bhi.n	8009c78 <nl_func_relu_generic_array_f32+0x104>
 8009c38:	ed62 6a01 	vstmdb	r2!, {s13}
 8009c3c:	68a3      	ldr	r3, [r4, #8]
 8009c3e:	4283      	cmp	r3, r0
 8009c40:	d8d3      	bhi.n	8009bea <nl_func_relu_generic_array_f32+0x76>
 8009c42:	460b      	mov	r3, r1
 8009c44:	e7e8      	b.n	8009c18 <nl_func_relu_generic_array_f32+0xa4>
 8009c46:	4295      	cmp	r5, r2
 8009c48:	d8cf      	bhi.n	8009bea <nl_func_relu_generic_array_f32+0x76>
 8009c4a:	1d18      	adds	r0, r3, #4
 8009c4c:	2500      	movs	r5, #0
 8009c4e:	1d13      	adds	r3, r2, #4
 8009c50:	180a      	adds	r2, r1, r0
 8009c52:	ed53 7a01 	vldr	s15, [r3, #-4]
 8009c56:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009c5a:	f1a3 0008 	sub.w	r0, r3, #8
 8009c5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009c62:	f1a3 0104 	sub.w	r1, r3, #4
 8009c66:	4603      	mov	r3, r0
 8009c68:	dc0d      	bgt.n	8009c86 <nl_func_relu_generic_array_f32+0x112>
 8009c6a:	f842 5d04 	str.w	r5, [r2, #-4]!
 8009c6e:	68a3      	ldr	r3, [r4, #8]
 8009c70:	4283      	cmp	r3, r0
 8009c72:	d8ba      	bhi.n	8009bea <nl_func_relu_generic_array_f32+0x76>
 8009c74:	460b      	mov	r3, r1
 8009c76:	e7ec      	b.n	8009c52 <nl_func_relu_generic_array_f32+0xde>
 8009c78:	ed62 7a01 	vstmdb	r2!, {s15}
 8009c7c:	68a0      	ldr	r0, [r4, #8]
 8009c7e:	4298      	cmp	r0, r3
 8009c80:	d8b3      	bhi.n	8009bea <nl_func_relu_generic_array_f32+0x76>
 8009c82:	460b      	mov	r3, r1
 8009c84:	e7c8      	b.n	8009c18 <nl_func_relu_generic_array_f32+0xa4>
 8009c86:	ed62 7a01 	vstmdb	r2!, {s15}
 8009c8a:	68a0      	ldr	r0, [r4, #8]
 8009c8c:	4298      	cmp	r0, r3
 8009c8e:	d8ac      	bhi.n	8009bea <nl_func_relu_generic_array_f32+0x76>
 8009c90:	460b      	mov	r3, r1
 8009c92:	e7de      	b.n	8009c52 <nl_func_relu_generic_array_f32+0xde>

08009c94 <forward_relu>:
 8009c94:	6982      	ldr	r2, [r0, #24]
 8009c96:	8813      	ldrh	r3, [r2, #0]
 8009c98:	b30b      	cbz	r3, 8009cde <forward_relu+0x4a>
 8009c9a:	6852      	ldr	r2, [r2, #4]
 8009c9c:	6851      	ldr	r1, [r2, #4]
 8009c9e:	b101      	cbz	r1, 8009ca2 <forward_relu+0xe>
 8009ca0:	6809      	ldr	r1, [r1, #0]
 8009ca2:	2b01      	cmp	r3, #1
 8009ca4:	f000 8094 	beq.w	8009dd0 <forward_relu+0x13c>
 8009ca8:	b470      	push	{r4, r5, r6}
 8009caa:	6916      	ldr	r6, [r2, #16]
 8009cac:	b106      	cbz	r6, 8009cb0 <forward_relu+0x1c>
 8009cae:	6836      	ldr	r6, [r6, #0]
 8009cb0:	69c0      	ldr	r0, [r0, #28]
 8009cb2:	b1b0      	cbz	r0, 8009ce2 <forward_relu+0x4e>
 8009cb4:	6843      	ldr	r3, [r0, #4]
 8009cb6:	2b01      	cmp	r3, #1
 8009cb8:	d043      	beq.n	8009d42 <forward_relu+0xae>
 8009cba:	688b      	ldr	r3, [r1, #8]
 8009cbc:	0a1b      	lsrs	r3, r3, #8
 8009cbe:	d078      	beq.n	8009db2 <forward_relu+0x11e>
 8009cc0:	68cd      	ldr	r5, [r1, #12]
 8009cc2:	2201      	movs	r2, #1
 8009cc4:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8009cc8:	f853 4d04 	ldr.w	r4, [r3, #-4]!
 8009ccc:	42ab      	cmp	r3, r5
 8009cce:	fb04 f202 	mul.w	r2, r4, r2
 8009cd2:	d1f9      	bne.n	8009cc8 <forward_relu+0x34>
 8009cd4:	6883      	ldr	r3, [r0, #8]
 8009cd6:	4630      	mov	r0, r6
 8009cd8:	bc70      	pop	{r4, r5, r6}
 8009cda:	f7ff bf4b 	b.w	8009b74 <nl_func_relu_generic_array_f32>
 8009cde:	685b      	ldr	r3, [r3, #4]
 8009ce0:	deff      	udf	#255	; 0xff
 8009ce2:	688b      	ldr	r3, [r1, #8]
 8009ce4:	0a1b      	lsrs	r3, r3, #8
 8009ce6:	d066      	beq.n	8009db6 <forward_relu+0x122>
 8009ce8:	68cc      	ldr	r4, [r1, #12]
 8009cea:	2201      	movs	r2, #1
 8009cec:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009cf0:	f853 0d04 	ldr.w	r0, [r3, #-4]!
 8009cf4:	429c      	cmp	r4, r3
 8009cf6:	fb00 f202 	mul.w	r2, r0, r2
 8009cfa:	d1f9      	bne.n	8009cf0 <forward_relu+0x5c>
 8009cfc:	698c      	ldr	r4, [r1, #24]
 8009cfe:	69b1      	ldr	r1, [r6, #24]
 8009d00:	68a0      	ldr	r0, [r4, #8]
 8009d02:	6889      	ldr	r1, [r1, #8]
 8009d04:	f102 4380 	add.w	r3, r2, #1073741824	; 0x40000000
 8009d08:	3b01      	subs	r3, #1
 8009d0a:	eb00 0283 	add.w	r2, r0, r3, lsl #2
 8009d0e:	4290      	cmp	r0, r2
 8009d10:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 8009d14:	d813      	bhi.n	8009d3e <forward_relu+0xaa>
 8009d16:	ed9f 7a30 	vldr	s14, [pc, #192]	; 8009dd8 <forward_relu+0x144>
 8009d1a:	3204      	adds	r2, #4
 8009d1c:	3104      	adds	r1, #4
 8009d1e:	4613      	mov	r3, r2
 8009d20:	ed72 7a01 	vldmdb	r2!, {s15}
 8009d24:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8009d28:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009d2c:	bfb8      	it	lt
 8009d2e:	eef0 7a47 	vmovlt.f32	s15, s14
 8009d32:	ed61 7a01 	vstmdb	r1!, {s15}
 8009d36:	68a0      	ldr	r0, [r4, #8]
 8009d38:	3b08      	subs	r3, #8
 8009d3a:	4298      	cmp	r0, r3
 8009d3c:	d9ef      	bls.n	8009d1e <forward_relu+0x8a>
 8009d3e:	bc70      	pop	{r4, r5, r6}
 8009d40:	4770      	bx	lr
 8009d42:	688a      	ldr	r2, [r1, #8]
 8009d44:	0a12      	lsrs	r2, r2, #8
 8009d46:	d03b      	beq.n	8009dc0 <forward_relu+0x12c>
 8009d48:	68cd      	ldr	r5, [r1, #12]
 8009d4a:	eb05 0282 	add.w	r2, r5, r2, lsl #2
 8009d4e:	f852 4d04 	ldr.w	r4, [r2, #-4]!
 8009d52:	4295      	cmp	r5, r2
 8009d54:	fb04 f303 	mul.w	r3, r4, r3
 8009d58:	d1f9      	bne.n	8009d4e <forward_relu+0xba>
 8009d5a:	698c      	ldr	r4, [r1, #24]
 8009d5c:	69b2      	ldr	r2, [r6, #24]
 8009d5e:	68a1      	ldr	r1, [r4, #8]
 8009d60:	6892      	ldr	r2, [r2, #8]
 8009d62:	6880      	ldr	r0, [r0, #8]
 8009d64:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8009d68:	3b01      	subs	r3, #1
 8009d6a:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8009d6e:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 8009d72:	4299      	cmp	r1, r3
 8009d74:	ed90 7a00 	vldr	s14, [r0]
 8009d78:	d8e1      	bhi.n	8009d3e <forward_relu+0xaa>
 8009d7a:	2500      	movs	r5, #0
 8009d7c:	3304      	adds	r3, #4
 8009d7e:	3204      	adds	r2, #4
 8009d80:	ed53 7a01 	vldr	s15, [r3, #-4]
 8009d84:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009d88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009d8c:	f1a3 0104 	sub.w	r1, r3, #4
 8009d90:	d507      	bpl.n	8009da2 <forward_relu+0x10e>
 8009d92:	ed62 7a01 	vstmdb	r2!, {s15}
 8009d96:	68a0      	ldr	r0, [r4, #8]
 8009d98:	3b08      	subs	r3, #8
 8009d9a:	4298      	cmp	r0, r3
 8009d9c:	d8cf      	bhi.n	8009d3e <forward_relu+0xaa>
 8009d9e:	460b      	mov	r3, r1
 8009da0:	e7ee      	b.n	8009d80 <forward_relu+0xec>
 8009da2:	f842 5d04 	str.w	r5, [r2, #-4]!
 8009da6:	68a0      	ldr	r0, [r4, #8]
 8009da8:	3b08      	subs	r3, #8
 8009daa:	4298      	cmp	r0, r3
 8009dac:	d8c7      	bhi.n	8009d3e <forward_relu+0xaa>
 8009dae:	460b      	mov	r3, r1
 8009db0:	e7e6      	b.n	8009d80 <forward_relu+0xec>
 8009db2:	2201      	movs	r2, #1
 8009db4:	e78e      	b.n	8009cd4 <forward_relu+0x40>
 8009db6:	698c      	ldr	r4, [r1, #24]
 8009db8:	69b3      	ldr	r3, [r6, #24]
 8009dba:	68a2      	ldr	r2, [r4, #8]
 8009dbc:	6899      	ldr	r1, [r3, #8]
 8009dbe:	e7aa      	b.n	8009d16 <forward_relu+0x82>
 8009dc0:	6883      	ldr	r3, [r0, #8]
 8009dc2:	698c      	ldr	r4, [r1, #24]
 8009dc4:	69b2      	ldr	r2, [r6, #24]
 8009dc6:	ed93 7a00 	vldr	s14, [r3]
 8009dca:	6892      	ldr	r2, [r2, #8]
 8009dcc:	68a3      	ldr	r3, [r4, #8]
 8009dce:	e7d4      	b.n	8009d7a <forward_relu+0xe6>
 8009dd0:	2300      	movs	r3, #0
 8009dd2:	685b      	ldr	r3, [r3, #4]
 8009dd4:	deff      	udf	#255	; 0xff
 8009dd6:	bf00      	nop
 8009dd8:	00000000 	.word	0x00000000

08009ddc <forward_sm>:
 8009ddc:	6982      	ldr	r2, [r0, #24]
 8009dde:	8813      	ldrh	r3, [r2, #0]
 8009de0:	2b00      	cmp	r3, #0
 8009de2:	d054      	beq.n	8009e8e <forward_sm+0xb2>
 8009de4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009de8:	6852      	ldr	r2, [r2, #4]
 8009dea:	f8d2 8004 	ldr.w	r8, [r2, #4]
 8009dee:	b083      	sub	sp, #12
 8009df0:	f1b8 0f00 	cmp.w	r8, #0
 8009df4:	d001      	beq.n	8009dfa <forward_sm+0x1e>
 8009df6:	f8d8 8000 	ldr.w	r8, [r8]
 8009dfa:	2b01      	cmp	r3, #1
 8009dfc:	d04b      	beq.n	8009e96 <forward_sm+0xba>
 8009dfe:	6913      	ldr	r3, [r2, #16]
 8009e00:	2b00      	cmp	r3, #0
 8009e02:	d04b      	beq.n	8009e9c <forward_sm+0xc0>
 8009e04:	6818      	ldr	r0, [r3, #0]
 8009e06:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009e0a:	f8d8 400c 	ldr.w	r4, [r8, #12]
 8009e0e:	68c2      	ldr	r2, [r0, #12]
 8009e10:	f8d4 a004 	ldr.w	sl, [r4, #4]
 8009e14:	6857      	ldr	r7, [r2, #4]
 8009e16:	0a1b      	lsrs	r3, r3, #8
 8009e18:	d03b      	beq.n	8009e92 <forward_sm+0xb6>
 8009e1a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009e1e:	2201      	movs	r2, #1
 8009e20:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009e24:	429c      	cmp	r4, r3
 8009e26:	fb01 f202 	mul.w	r2, r1, r2
 8009e2a:	d1f9      	bne.n	8009e20 <forward_sm+0x44>
 8009e2c:	f8d8 6018 	ldr.w	r6, [r8, #24]
 8009e30:	f8d0 9018 	ldr.w	r9, [r0, #24]
 8009e34:	68b4      	ldr	r4, [r6, #8]
 8009e36:	f8d9 5008 	ldr.w	r5, [r9, #8]
 8009e3a:	eba2 030a 	sub.w	r3, r2, sl
 8009e3e:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 8009e42:	68f3      	ldr	r3, [r6, #12]
 8009e44:	1bd2      	subs	r2, r2, r7
 8009e46:	429c      	cmp	r4, r3
 8009e48:	eb05 0582 	add.w	r5, r5, r2, lsl #2
 8009e4c:	d317      	bcc.n	8009e7e <forward_sm+0xa2>
 8009e4e:	00bf      	lsls	r7, r7, #2
 8009e50:	427f      	negs	r7, r7
 8009e52:	ea4f 0b8a 	mov.w	fp, sl, lsl #2
 8009e56:	4652      	mov	r2, sl
 8009e58:	f1cb 0b00 	rsb	fp, fp, #0
 8009e5c:	46ba      	mov	sl, r7
 8009e5e:	4607      	mov	r7, r0
 8009e60:	60b4      	str	r4, [r6, #8]
 8009e62:	2300      	movs	r3, #0
 8009e64:	f8c9 5008 	str.w	r5, [r9, #8]
 8009e68:	4641      	mov	r1, r8
 8009e6a:	4638      	mov	r0, r7
 8009e6c:	9201      	str	r2, [sp, #4]
 8009e6e:	f7ff fe35 	bl	8009adc <nl_func_sm_channel_f32>
 8009e72:	68f3      	ldr	r3, [r6, #12]
 8009e74:	9a01      	ldr	r2, [sp, #4]
 8009e76:	445c      	add	r4, fp
 8009e78:	429c      	cmp	r4, r3
 8009e7a:	4455      	add	r5, sl
 8009e7c:	d2f0      	bcs.n	8009e60 <forward_sm+0x84>
 8009e7e:	60b3      	str	r3, [r6, #8]
 8009e80:	f8d9 300c 	ldr.w	r3, [r9, #12]
 8009e84:	f8c9 3008 	str.w	r3, [r9, #8]
 8009e88:	b003      	add	sp, #12
 8009e8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009e8e:	685b      	ldr	r3, [r3, #4]
 8009e90:	deff      	udf	#255	; 0xff
 8009e92:	2201      	movs	r2, #1
 8009e94:	e7ca      	b.n	8009e2c <forward_sm+0x50>
 8009e96:	2300      	movs	r3, #0
 8009e98:	685b      	ldr	r3, [r3, #4]
 8009e9a:	deff      	udf	#255	; 0xff
 8009e9c:	68db      	ldr	r3, [r3, #12]
 8009e9e:	deff      	udf	#255	; 0xff

08009ea0 <ai_check_custom_types>:
 8009ea0:	b082      	sub	sp, #8
 8009ea2:	4b13      	ldr	r3, [pc, #76]	; (8009ef0 <ai_check_custom_types+0x50>)
 8009ea4:	9301      	str	r3, [sp, #4]
 8009ea6:	b118      	cbz	r0, 8009eb0 <ai_check_custom_types+0x10>
 8009ea8:	7803      	ldrb	r3, [r0, #0]
 8009eaa:	2b03      	cmp	r3, #3
 8009eac:	d002      	beq.n	8009eb4 <ai_check_custom_types+0x14>
 8009eae:	2000      	movs	r0, #0
 8009eb0:	b002      	add	sp, #8
 8009eb2:	4770      	bx	lr
 8009eb4:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8009eb8:	4293      	cmp	r3, r2
 8009eba:	d004      	beq.n	8009ec6 <ai_check_custom_types+0x26>
 8009ebc:	2001      	movs	r0, #1
 8009ebe:	f080 0001 	eor.w	r0, r0, #1
 8009ec2:	b002      	add	sp, #8
 8009ec4:	4770      	bx	lr
 8009ec6:	7842      	ldrb	r2, [r0, #1]
 8009ec8:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8009ecc:	429a      	cmp	r2, r3
 8009ece:	f100 0001 	add.w	r0, r0, #1
 8009ed2:	d1f3      	bne.n	8009ebc <ai_check_custom_types+0x1c>
 8009ed4:	f810 2f01 	ldrb.w	r2, [r0, #1]!
 8009ed8:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8009edc:	429a      	cmp	r2, r3
 8009ede:	d1ed      	bne.n	8009ebc <ai_check_custom_types+0x1c>
 8009ee0:	7842      	ldrb	r2, [r0, #1]
 8009ee2:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8009ee6:	429a      	cmp	r2, r3
 8009ee8:	d1e8      	bne.n	8009ebc <ai_check_custom_types+0x1c>
 8009eea:	2000      	movs	r0, #0
 8009eec:	e7e7      	b.n	8009ebe <ai_check_custom_types+0x1e>
 8009eee:	bf00      	nop
 8009ef0:	84048403 	.word	0x84048403

08009ef4 <ai_layers_init_all>:
 8009ef4:	4601      	mov	r1, r0
 8009ef6:	2000      	movs	r0, #0
 8009ef8:	6b4b      	ldr	r3, [r1, #52]	; 0x34
 8009efa:	b143      	cbz	r3, 8009f0e <ai_layers_init_all+0x1a>
 8009efc:	691a      	ldr	r2, [r3, #16]
 8009efe:	60d9      	str	r1, [r3, #12]
 8009f00:	429a      	cmp	r2, r3
 8009f02:	f100 0001 	add.w	r0, r0, #1
 8009f06:	d002      	beq.n	8009f0e <ai_layers_init_all+0x1a>
 8009f08:	b10a      	cbz	r2, 8009f0e <ai_layers_init_all+0x1a>
 8009f0a:	4613      	mov	r3, r2
 8009f0c:	e7f5      	b.n	8009efa <ai_layers_init_all+0x6>
 8009f0e:	4770      	bx	lr

08009f10 <ai_layers_post_init_all>:
 8009f10:	b538      	push	{r3, r4, r5, lr}
 8009f12:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8009f14:	2500      	movs	r5, #0
 8009f16:	b16c      	cbz	r4, 8009f34 <ai_layers_post_init_all+0x24>
 8009f18:	6863      	ldr	r3, [r4, #4]
 8009f1a:	07db      	lsls	r3, r3, #31
 8009f1c:	d504      	bpl.n	8009f28 <ai_layers_post_init_all+0x18>
 8009f1e:	6a23      	ldr	r3, [r4, #32]
 8009f20:	4620      	mov	r0, r4
 8009f22:	b10b      	cbz	r3, 8009f28 <ai_layers_post_init_all+0x18>
 8009f24:	4798      	blx	r3
 8009f26:	3501      	adds	r5, #1
 8009f28:	6923      	ldr	r3, [r4, #16]
 8009f2a:	42a3      	cmp	r3, r4
 8009f2c:	d002      	beq.n	8009f34 <ai_layers_post_init_all+0x24>
 8009f2e:	b10b      	cbz	r3, 8009f34 <ai_layers_post_init_all+0x24>
 8009f30:	461c      	mov	r4, r3
 8009f32:	e7f0      	b.n	8009f16 <ai_layers_post_init_all+0x6>
 8009f34:	4628      	mov	r0, r5
 8009f36:	bd38      	pop	{r3, r4, r5, pc}

08009f38 <ai_layers_forward_all>:
 8009f38:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009f3c:	6bc7      	ldr	r7, [r0, #60]	; 0x3c
 8009f3e:	4604      	mov	r4, r0
 8009f40:	2f00      	cmp	r7, #0
 8009f42:	d02d      	beq.n	8009fa0 <ai_layers_forward_all+0x68>
 8009f44:	6b41      	ldr	r1, [r0, #52]	; 0x34
 8009f46:	b1e9      	cbz	r1, 8009f84 <ai_layers_forward_all+0x4c>
 8009f48:	6381      	str	r1, [r0, #56]	; 0x38
 8009f4a:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8009f4c:	2001      	movs	r0, #1
 8009f4e:	47b8      	blx	r7
 8009f50:	2600      	movs	r6, #0
 8009f52:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8009f54:	46b0      	mov	r8, r6
 8009f56:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8009f58:	2002      	movs	r0, #2
 8009f5a:	47b8      	blx	r7
 8009f5c:	6ba5      	ldr	r5, [r4, #56]	; 0x38
 8009f5e:	696b      	ldr	r3, [r5, #20]
 8009f60:	4628      	mov	r0, r5
 8009f62:	4798      	blx	r3
 8009f64:	692b      	ldr	r3, [r5, #16]
 8009f66:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8009f68:	429d      	cmp	r5, r3
 8009f6a:	f04f 0003 	mov.w	r0, #3
 8009f6e:	4619      	mov	r1, r3
 8009f70:	d00c      	beq.n	8009f8c <ai_layers_forward_all+0x54>
 8009f72:	63a3      	str	r3, [r4, #56]	; 0x38
 8009f74:	47b8      	blx	r7
 8009f76:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8009f78:	3601      	adds	r6, #1
 8009f7a:	2900      	cmp	r1, #0
 8009f7c:	d1eb      	bne.n	8009f56 <ai_layers_forward_all+0x1e>
 8009f7e:	4630      	mov	r0, r6
 8009f80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009f84:	460e      	mov	r6, r1
 8009f86:	4630      	mov	r0, r6
 8009f88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009f8c:	2100      	movs	r1, #0
 8009f8e:	f8c4 8038 	str.w	r8, [r4, #56]	; 0x38
 8009f92:	2003      	movs	r0, #3
 8009f94:	47b8      	blx	r7
 8009f96:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8009f98:	3601      	adds	r6, #1
 8009f9a:	2900      	cmp	r1, #0
 8009f9c:	d1db      	bne.n	8009f56 <ai_layers_forward_all+0x1e>
 8009f9e:	e7ee      	b.n	8009f7e <ai_layers_forward_all+0x46>
 8009fa0:	6b45      	ldr	r5, [r0, #52]	; 0x34
 8009fa2:	b19d      	cbz	r5, 8009fcc <ai_layers_forward_all+0x94>
 8009fa4:	6385      	str	r5, [r0, #56]	; 0x38
 8009fa6:	463e      	mov	r6, r7
 8009fa8:	e003      	b.n	8009fb2 <ai_layers_forward_all+0x7a>
 8009faa:	63a5      	str	r5, [r4, #56]	; 0x38
 8009fac:	3601      	adds	r6, #1
 8009fae:	2d00      	cmp	r5, #0
 8009fb0:	d0e5      	beq.n	8009f7e <ai_layers_forward_all+0x46>
 8009fb2:	696b      	ldr	r3, [r5, #20]
 8009fb4:	4628      	mov	r0, r5
 8009fb6:	4798      	blx	r3
 8009fb8:	462b      	mov	r3, r5
 8009fba:	692d      	ldr	r5, [r5, #16]
 8009fbc:	429d      	cmp	r5, r3
 8009fbe:	d1f4      	bne.n	8009faa <ai_layers_forward_all+0x72>
 8009fc0:	2300      	movs	r3, #0
 8009fc2:	3601      	adds	r6, #1
 8009fc4:	63a3      	str	r3, [r4, #56]	; 0x38
 8009fc6:	4630      	mov	r0, r6
 8009fc8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009fcc:	462e      	mov	r6, r5
 8009fce:	e7d6      	b.n	8009f7e <ai_layers_forward_all+0x46>

08009fd0 <ai_version_get>:
 8009fd0:	0212      	lsls	r2, r2, #8
 8009fd2:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8009fd6:	ea42 6000 	orr.w	r0, r2, r0, lsl #24
 8009fda:	4770      	bx	lr

08009fdc <get_tensor_byte_size>:
 8009fdc:	b410      	push	{r4}
 8009fde:	6983      	ldr	r3, [r0, #24]
 8009fe0:	68c4      	ldr	r4, [r0, #12]
 8009fe2:	6941      	ldr	r1, [r0, #20]
 8009fe4:	681b      	ldr	r3, [r3, #0]
 8009fe6:	68e0      	ldr	r0, [r4, #12]
 8009fe8:	4a07      	ldr	r2, [pc, #28]	; (800a008 <get_tensor_byte_size+0x2c>)
 8009fea:	68c9      	ldr	r1, [r1, #12]
 8009fec:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009ff0:	f023 437e 	bic.w	r3, r3, #4261412864	; 0xfe000000
 8009ff4:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8009ff8:	fb01 f000 	mul.w	r0, r1, r0
 8009ffc:	4293      	cmp	r3, r2
 8009ffe:	bf04      	itt	eq
 800a000:	3007      	addeq	r0, #7
 800a002:	08c0      	lsreq	r0, r0, #3
 800a004:	4770      	bx	lr
 800a006:	bf00      	nop
 800a008:	000400c0 	.word	0x000400c0

0800a00c <ai_array_to_buffer_fmt>:
 800a00c:	f3c0 4343 	ubfx	r3, r0, #17, #4
 800a010:	2b02      	cmp	r3, #2
 800a012:	d050      	beq.n	800a0b6 <ai_array_to_buffer_fmt+0xaa>
 800a014:	4b2a      	ldr	r3, [pc, #168]	; (800a0c0 <ai_array_to_buffer_fmt+0xb4>)
 800a016:	f020 427e 	bic.w	r2, r0, #4261412864	; 0xfe000000
 800a01a:	429a      	cmp	r2, r3
 800a01c:	d00b      	beq.n	800a036 <ai_array_to_buffer_fmt+0x2a>
 800a01e:	dc1c      	bgt.n	800a05a <ai_array_to_buffer_fmt+0x4e>
 800a020:	4b28      	ldr	r3, [pc, #160]	; (800a0c4 <ai_array_to_buffer_fmt+0xb8>)
 800a022:	429a      	cmp	r2, r3
 800a024:	d007      	beq.n	800a036 <ai_array_to_buffer_fmt+0x2a>
 800a026:	dd0b      	ble.n	800a040 <ai_array_to_buffer_fmt+0x34>
 800a028:	4b27      	ldr	r3, [pc, #156]	; (800a0c8 <ai_array_to_buffer_fmt+0xbc>)
 800a02a:	429a      	cmp	r2, r3
 800a02c:	d003      	beq.n	800a036 <ai_array_to_buffer_fmt+0x2a>
 800a02e:	f503 33fa 	add.w	r3, r3, #128000	; 0x1f400
 800a032:	429a      	cmp	r2, r3
 800a034:	d131      	bne.n	800a09a <ai_array_to_buffer_fmt+0x8e>
 800a036:	4613      	mov	r3, r2
 800a038:	f000 40d0 	and.w	r0, r0, #1744830464	; 0x68000000
 800a03c:	4318      	orrs	r0, r3
 800a03e:	4770      	bx	lr
 800a040:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 800a044:	429a      	cmp	r2, r3
 800a046:	d0f6      	beq.n	800a036 <ai_array_to_buffer_fmt+0x2a>
 800a048:	dd2c      	ble.n	800a0a4 <ai_array_to_buffer_fmt+0x98>
 800a04a:	4b20      	ldr	r3, [pc, #128]	; (800a0cc <ai_array_to_buffer_fmt+0xc0>)
 800a04c:	f000 40d0 	and.w	r0, r0, #1744830464	; 0x68000000
 800a050:	429a      	cmp	r2, r3
 800a052:	bf18      	it	ne
 800a054:	2340      	movne	r3, #64	; 0x40
 800a056:	4318      	orrs	r0, r3
 800a058:	4770      	bx	lr
 800a05a:	4b1d      	ldr	r3, [pc, #116]	; (800a0d0 <ai_array_to_buffer_fmt+0xc4>)
 800a05c:	429a      	cmp	r2, r3
 800a05e:	d0ea      	beq.n	800a036 <ai_array_to_buffer_fmt+0x2a>
 800a060:	dd0e      	ble.n	800a080 <ai_array_to_buffer_fmt+0x74>
 800a062:	4b1c      	ldr	r3, [pc, #112]	; (800a0d4 <ai_array_to_buffer_fmt+0xc8>)
 800a064:	429a      	cmp	r2, r3
 800a066:	d0e6      	beq.n	800a036 <ai_array_to_buffer_fmt+0x2a>
 800a068:	f503 037e 	add.w	r3, r3, #16646144	; 0xfe0000
 800a06c:	429a      	cmp	r2, r3
 800a06e:	d0e2      	beq.n	800a036 <ai_array_to_buffer_fmt+0x2a>
 800a070:	4b19      	ldr	r3, [pc, #100]	; (800a0d8 <ai_array_to_buffer_fmt+0xcc>)
 800a072:	f000 40d0 	and.w	r0, r0, #1744830464	; 0x68000000
 800a076:	429a      	cmp	r2, r3
 800a078:	bf18      	it	ne
 800a07a:	2340      	movne	r3, #64	; 0x40
 800a07c:	4318      	orrs	r0, r3
 800a07e:	4770      	bx	lr
 800a080:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 800a084:	429a      	cmp	r2, r3
 800a086:	d0d6      	beq.n	800a036 <ai_array_to_buffer_fmt+0x2a>
 800a088:	3307      	adds	r3, #7
 800a08a:	429a      	cmp	r2, r3
 800a08c:	d0d3      	beq.n	800a036 <ai_array_to_buffer_fmt+0x2a>
 800a08e:	f2a3 3387 	subw	r3, r3, #903	; 0x387
 800a092:	429a      	cmp	r2, r3
 800a094:	bf18      	it	ne
 800a096:	2340      	movne	r3, #64	; 0x40
 800a098:	e7ce      	b.n	800a038 <ai_array_to_buffer_fmt+0x2c>
 800a09a:	4b10      	ldr	r3, [pc, #64]	; (800a0dc <ai_array_to_buffer_fmt+0xd0>)
 800a09c:	429a      	cmp	r2, r3
 800a09e:	bf18      	it	ne
 800a0a0:	2340      	movne	r3, #64	; 0x40
 800a0a2:	e7c9      	b.n	800a038 <ai_array_to_buffer_fmt+0x2c>
 800a0a4:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 800a0a8:	429a      	cmp	r2, r3
 800a0aa:	d0c4      	beq.n	800a036 <ai_array_to_buffer_fmt+0x2a>
 800a0ac:	3380      	adds	r3, #128	; 0x80
 800a0ae:	429a      	cmp	r2, r3
 800a0b0:	bf18      	it	ne
 800a0b2:	2340      	movne	r3, #64	; 0x40
 800a0b4:	e7c0      	b.n	800a038 <ai_array_to_buffer_fmt+0x2c>
 800a0b6:	4b0a      	ldr	r3, [pc, #40]	; (800a0e0 <ai_array_to_buffer_fmt+0xd4>)
 800a0b8:	4003      	ands	r3, r0
 800a0ba:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800a0be:	e7bb      	b.n	800a038 <ai_array_to_buffer_fmt+0x2c>
 800a0c0:	00840040 	.word	0x00840040
 800a0c4:	00040840 	.word	0x00040840
 800a0c8:	00041040 	.word	0x00041040
 800a0cc:	00040447 	.word	0x00040447
 800a0d0:	00840840 	.word	0x00840840
 800a0d4:	00841040 	.word	0x00841040
 800a0d8:	0084084f 	.word	0x0084084f
 800a0dc:	0004084f 	.word	0x0004084f
 800a0e0:	00803fff 	.word	0x00803fff

0800a0e4 <ai_array_get_byte_size>:
 800a0e4:	b319      	cbz	r1, 800a12e <ai_array_get_byte_size+0x4a>
 800a0e6:	f3c0 13c6 	ubfx	r3, r0, #7, #7
 800a0ea:	fb03 f101 	mul.w	r1, r3, r1
 800a0ee:	3107      	adds	r1, #7
 800a0f0:	f3c0 4243 	ubfx	r2, r0, #17, #4
 800a0f4:	f021 0307 	bic.w	r3, r1, #7
 800a0f8:	2a04      	cmp	r2, #4
 800a0fa:	f3c0 5141 	ubfx	r1, r0, #21, #2
 800a0fe:	fa23 f101 	lsr.w	r1, r3, r1
 800a102:	ea4f 10e0 	mov.w	r0, r0, asr #7
 800a106:	d00b      	beq.n	800a120 <ai_array_get_byte_size+0x3c>
 800a108:	2a08      	cmp	r2, #8
 800a10a:	d002      	beq.n	800a112 <ai_array_get_byte_size+0x2e>
 800a10c:	3107      	adds	r1, #7
 800a10e:	08c8      	lsrs	r0, r1, #3
 800a110:	4770      	bx	lr
 800a112:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 800a116:	eb01 2100 	add.w	r1, r1, r0, lsl #8
 800a11a:	3107      	adds	r1, #7
 800a11c:	08c8      	lsrs	r0, r1, #3
 800a11e:	4770      	bx	lr
 800a120:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 800a124:	eb01 1100 	add.w	r1, r1, r0, lsl #4
 800a128:	3107      	adds	r1, #7
 800a12a:	08c8      	lsrs	r0, r1, #3
 800a12c:	4770      	bx	lr
 800a12e:	4608      	mov	r0, r1
 800a130:	4770      	bx	lr
 800a132:	bf00      	nop

0800a134 <ai_array_get_data_byte_size>:
 800a134:	b169      	cbz	r1, 800a152 <ai_array_get_data_byte_size+0x1e>
 800a136:	f3c0 12c6 	ubfx	r2, r0, #7, #7
 800a13a:	fb02 f101 	mul.w	r1, r2, r1
 800a13e:	1dcb      	adds	r3, r1, #7
 800a140:	f023 0307 	bic.w	r3, r3, #7
 800a144:	f3c0 5041 	ubfx	r0, r0, #21, #2
 800a148:	fa23 f000 	lsr.w	r0, r3, r0
 800a14c:	3007      	adds	r0, #7
 800a14e:	08c0      	lsrs	r0, r0, #3
 800a150:	4770      	bx	lr
 800a152:	4608      	mov	r0, r1
 800a154:	4770      	bx	lr
 800a156:	bf00      	nop

0800a158 <__errno>:
 800a158:	4b01      	ldr	r3, [pc, #4]	; (800a160 <__errno+0x8>)
 800a15a:	6818      	ldr	r0, [r3, #0]
 800a15c:	4770      	bx	lr
 800a15e:	bf00      	nop
 800a160:	20000f08 	.word	0x20000f08

0800a164 <__libc_init_array>:
 800a164:	b570      	push	{r4, r5, r6, lr}
 800a166:	4d0d      	ldr	r5, [pc, #52]	; (800a19c <__libc_init_array+0x38>)
 800a168:	4c0d      	ldr	r4, [pc, #52]	; (800a1a0 <__libc_init_array+0x3c>)
 800a16a:	1b64      	subs	r4, r4, r5
 800a16c:	10a4      	asrs	r4, r4, #2
 800a16e:	2600      	movs	r6, #0
 800a170:	42a6      	cmp	r6, r4
 800a172:	d109      	bne.n	800a188 <__libc_init_array+0x24>
 800a174:	4d0b      	ldr	r5, [pc, #44]	; (800a1a4 <__libc_init_array+0x40>)
 800a176:	4c0c      	ldr	r4, [pc, #48]	; (800a1a8 <__libc_init_array+0x44>)
 800a178:	f001 f996 	bl	800b4a8 <_init>
 800a17c:	1b64      	subs	r4, r4, r5
 800a17e:	10a4      	asrs	r4, r4, #2
 800a180:	2600      	movs	r6, #0
 800a182:	42a6      	cmp	r6, r4
 800a184:	d105      	bne.n	800a192 <__libc_init_array+0x2e>
 800a186:	bd70      	pop	{r4, r5, r6, pc}
 800a188:	f855 3b04 	ldr.w	r3, [r5], #4
 800a18c:	4798      	blx	r3
 800a18e:	3601      	adds	r6, #1
 800a190:	e7ee      	b.n	800a170 <__libc_init_array+0xc>
 800a192:	f855 3b04 	ldr.w	r3, [r5], #4
 800a196:	4798      	blx	r3
 800a198:	3601      	adds	r6, #1
 800a19a:	e7f2      	b.n	800a182 <__libc_init_array+0x1e>
 800a19c:	08061b60 	.word	0x08061b60
 800a1a0:	08061b60 	.word	0x08061b60
 800a1a4:	08061b60 	.word	0x08061b60
 800a1a8:	08061b64 	.word	0x08061b64

0800a1ac <memcpy>:
 800a1ac:	440a      	add	r2, r1
 800a1ae:	4291      	cmp	r1, r2
 800a1b0:	f100 33ff 	add.w	r3, r0, #4294967295
 800a1b4:	d100      	bne.n	800a1b8 <memcpy+0xc>
 800a1b6:	4770      	bx	lr
 800a1b8:	b510      	push	{r4, lr}
 800a1ba:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a1be:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a1c2:	4291      	cmp	r1, r2
 800a1c4:	d1f9      	bne.n	800a1ba <memcpy+0xe>
 800a1c6:	bd10      	pop	{r4, pc}

0800a1c8 <memset>:
 800a1c8:	4402      	add	r2, r0
 800a1ca:	4603      	mov	r3, r0
 800a1cc:	4293      	cmp	r3, r2
 800a1ce:	d100      	bne.n	800a1d2 <memset+0xa>
 800a1d0:	4770      	bx	lr
 800a1d2:	f803 1b01 	strb.w	r1, [r3], #1
 800a1d6:	e7f9      	b.n	800a1cc <memset+0x4>

0800a1d8 <_free_r>:
 800a1d8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a1da:	2900      	cmp	r1, #0
 800a1dc:	d044      	beq.n	800a268 <_free_r+0x90>
 800a1de:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a1e2:	9001      	str	r0, [sp, #4]
 800a1e4:	2b00      	cmp	r3, #0
 800a1e6:	f1a1 0404 	sub.w	r4, r1, #4
 800a1ea:	bfb8      	it	lt
 800a1ec:	18e4      	addlt	r4, r4, r3
 800a1ee:	f000 fc51 	bl	800aa94 <__malloc_lock>
 800a1f2:	4a1e      	ldr	r2, [pc, #120]	; (800a26c <_free_r+0x94>)
 800a1f4:	9801      	ldr	r0, [sp, #4]
 800a1f6:	6813      	ldr	r3, [r2, #0]
 800a1f8:	b933      	cbnz	r3, 800a208 <_free_r+0x30>
 800a1fa:	6063      	str	r3, [r4, #4]
 800a1fc:	6014      	str	r4, [r2, #0]
 800a1fe:	b003      	add	sp, #12
 800a200:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a204:	f000 bc4c 	b.w	800aaa0 <__malloc_unlock>
 800a208:	42a3      	cmp	r3, r4
 800a20a:	d908      	bls.n	800a21e <_free_r+0x46>
 800a20c:	6825      	ldr	r5, [r4, #0]
 800a20e:	1961      	adds	r1, r4, r5
 800a210:	428b      	cmp	r3, r1
 800a212:	bf01      	itttt	eq
 800a214:	6819      	ldreq	r1, [r3, #0]
 800a216:	685b      	ldreq	r3, [r3, #4]
 800a218:	1949      	addeq	r1, r1, r5
 800a21a:	6021      	streq	r1, [r4, #0]
 800a21c:	e7ed      	b.n	800a1fa <_free_r+0x22>
 800a21e:	461a      	mov	r2, r3
 800a220:	685b      	ldr	r3, [r3, #4]
 800a222:	b10b      	cbz	r3, 800a228 <_free_r+0x50>
 800a224:	42a3      	cmp	r3, r4
 800a226:	d9fa      	bls.n	800a21e <_free_r+0x46>
 800a228:	6811      	ldr	r1, [r2, #0]
 800a22a:	1855      	adds	r5, r2, r1
 800a22c:	42a5      	cmp	r5, r4
 800a22e:	d10b      	bne.n	800a248 <_free_r+0x70>
 800a230:	6824      	ldr	r4, [r4, #0]
 800a232:	4421      	add	r1, r4
 800a234:	1854      	adds	r4, r2, r1
 800a236:	42a3      	cmp	r3, r4
 800a238:	6011      	str	r1, [r2, #0]
 800a23a:	d1e0      	bne.n	800a1fe <_free_r+0x26>
 800a23c:	681c      	ldr	r4, [r3, #0]
 800a23e:	685b      	ldr	r3, [r3, #4]
 800a240:	6053      	str	r3, [r2, #4]
 800a242:	4421      	add	r1, r4
 800a244:	6011      	str	r1, [r2, #0]
 800a246:	e7da      	b.n	800a1fe <_free_r+0x26>
 800a248:	d902      	bls.n	800a250 <_free_r+0x78>
 800a24a:	230c      	movs	r3, #12
 800a24c:	6003      	str	r3, [r0, #0]
 800a24e:	e7d6      	b.n	800a1fe <_free_r+0x26>
 800a250:	6825      	ldr	r5, [r4, #0]
 800a252:	1961      	adds	r1, r4, r5
 800a254:	428b      	cmp	r3, r1
 800a256:	bf04      	itt	eq
 800a258:	6819      	ldreq	r1, [r3, #0]
 800a25a:	685b      	ldreq	r3, [r3, #4]
 800a25c:	6063      	str	r3, [r4, #4]
 800a25e:	bf04      	itt	eq
 800a260:	1949      	addeq	r1, r1, r5
 800a262:	6021      	streq	r1, [r4, #0]
 800a264:	6054      	str	r4, [r2, #4]
 800a266:	e7ca      	b.n	800a1fe <_free_r+0x26>
 800a268:	b003      	add	sp, #12
 800a26a:	bd30      	pop	{r4, r5, pc}
 800a26c:	200224e8 	.word	0x200224e8

0800a270 <sbrk_aligned>:
 800a270:	b570      	push	{r4, r5, r6, lr}
 800a272:	4e0e      	ldr	r6, [pc, #56]	; (800a2ac <sbrk_aligned+0x3c>)
 800a274:	460c      	mov	r4, r1
 800a276:	6831      	ldr	r1, [r6, #0]
 800a278:	4605      	mov	r5, r0
 800a27a:	b911      	cbnz	r1, 800a282 <sbrk_aligned+0x12>
 800a27c:	f000 f91a 	bl	800a4b4 <_sbrk_r>
 800a280:	6030      	str	r0, [r6, #0]
 800a282:	4621      	mov	r1, r4
 800a284:	4628      	mov	r0, r5
 800a286:	f000 f915 	bl	800a4b4 <_sbrk_r>
 800a28a:	1c43      	adds	r3, r0, #1
 800a28c:	d00a      	beq.n	800a2a4 <sbrk_aligned+0x34>
 800a28e:	1cc4      	adds	r4, r0, #3
 800a290:	f024 0403 	bic.w	r4, r4, #3
 800a294:	42a0      	cmp	r0, r4
 800a296:	d007      	beq.n	800a2a8 <sbrk_aligned+0x38>
 800a298:	1a21      	subs	r1, r4, r0
 800a29a:	4628      	mov	r0, r5
 800a29c:	f000 f90a 	bl	800a4b4 <_sbrk_r>
 800a2a0:	3001      	adds	r0, #1
 800a2a2:	d101      	bne.n	800a2a8 <sbrk_aligned+0x38>
 800a2a4:	f04f 34ff 	mov.w	r4, #4294967295
 800a2a8:	4620      	mov	r0, r4
 800a2aa:	bd70      	pop	{r4, r5, r6, pc}
 800a2ac:	200224ec 	.word	0x200224ec

0800a2b0 <_malloc_r>:
 800a2b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a2b4:	1ccd      	adds	r5, r1, #3
 800a2b6:	f025 0503 	bic.w	r5, r5, #3
 800a2ba:	3508      	adds	r5, #8
 800a2bc:	2d0c      	cmp	r5, #12
 800a2be:	bf38      	it	cc
 800a2c0:	250c      	movcc	r5, #12
 800a2c2:	2d00      	cmp	r5, #0
 800a2c4:	4607      	mov	r7, r0
 800a2c6:	db01      	blt.n	800a2cc <_malloc_r+0x1c>
 800a2c8:	42a9      	cmp	r1, r5
 800a2ca:	d905      	bls.n	800a2d8 <_malloc_r+0x28>
 800a2cc:	230c      	movs	r3, #12
 800a2ce:	603b      	str	r3, [r7, #0]
 800a2d0:	2600      	movs	r6, #0
 800a2d2:	4630      	mov	r0, r6
 800a2d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a2d8:	4e2e      	ldr	r6, [pc, #184]	; (800a394 <_malloc_r+0xe4>)
 800a2da:	f000 fbdb 	bl	800aa94 <__malloc_lock>
 800a2de:	6833      	ldr	r3, [r6, #0]
 800a2e0:	461c      	mov	r4, r3
 800a2e2:	bb34      	cbnz	r4, 800a332 <_malloc_r+0x82>
 800a2e4:	4629      	mov	r1, r5
 800a2e6:	4638      	mov	r0, r7
 800a2e8:	f7ff ffc2 	bl	800a270 <sbrk_aligned>
 800a2ec:	1c43      	adds	r3, r0, #1
 800a2ee:	4604      	mov	r4, r0
 800a2f0:	d14d      	bne.n	800a38e <_malloc_r+0xde>
 800a2f2:	6834      	ldr	r4, [r6, #0]
 800a2f4:	4626      	mov	r6, r4
 800a2f6:	2e00      	cmp	r6, #0
 800a2f8:	d140      	bne.n	800a37c <_malloc_r+0xcc>
 800a2fa:	6823      	ldr	r3, [r4, #0]
 800a2fc:	4631      	mov	r1, r6
 800a2fe:	4638      	mov	r0, r7
 800a300:	eb04 0803 	add.w	r8, r4, r3
 800a304:	f000 f8d6 	bl	800a4b4 <_sbrk_r>
 800a308:	4580      	cmp	r8, r0
 800a30a:	d13a      	bne.n	800a382 <_malloc_r+0xd2>
 800a30c:	6821      	ldr	r1, [r4, #0]
 800a30e:	3503      	adds	r5, #3
 800a310:	1a6d      	subs	r5, r5, r1
 800a312:	f025 0503 	bic.w	r5, r5, #3
 800a316:	3508      	adds	r5, #8
 800a318:	2d0c      	cmp	r5, #12
 800a31a:	bf38      	it	cc
 800a31c:	250c      	movcc	r5, #12
 800a31e:	4629      	mov	r1, r5
 800a320:	4638      	mov	r0, r7
 800a322:	f7ff ffa5 	bl	800a270 <sbrk_aligned>
 800a326:	3001      	adds	r0, #1
 800a328:	d02b      	beq.n	800a382 <_malloc_r+0xd2>
 800a32a:	6823      	ldr	r3, [r4, #0]
 800a32c:	442b      	add	r3, r5
 800a32e:	6023      	str	r3, [r4, #0]
 800a330:	e00e      	b.n	800a350 <_malloc_r+0xa0>
 800a332:	6822      	ldr	r2, [r4, #0]
 800a334:	1b52      	subs	r2, r2, r5
 800a336:	d41e      	bmi.n	800a376 <_malloc_r+0xc6>
 800a338:	2a0b      	cmp	r2, #11
 800a33a:	d916      	bls.n	800a36a <_malloc_r+0xba>
 800a33c:	1961      	adds	r1, r4, r5
 800a33e:	42a3      	cmp	r3, r4
 800a340:	6025      	str	r5, [r4, #0]
 800a342:	bf18      	it	ne
 800a344:	6059      	strne	r1, [r3, #4]
 800a346:	6863      	ldr	r3, [r4, #4]
 800a348:	bf08      	it	eq
 800a34a:	6031      	streq	r1, [r6, #0]
 800a34c:	5162      	str	r2, [r4, r5]
 800a34e:	604b      	str	r3, [r1, #4]
 800a350:	4638      	mov	r0, r7
 800a352:	f104 060b 	add.w	r6, r4, #11
 800a356:	f000 fba3 	bl	800aaa0 <__malloc_unlock>
 800a35a:	f026 0607 	bic.w	r6, r6, #7
 800a35e:	1d23      	adds	r3, r4, #4
 800a360:	1af2      	subs	r2, r6, r3
 800a362:	d0b6      	beq.n	800a2d2 <_malloc_r+0x22>
 800a364:	1b9b      	subs	r3, r3, r6
 800a366:	50a3      	str	r3, [r4, r2]
 800a368:	e7b3      	b.n	800a2d2 <_malloc_r+0x22>
 800a36a:	6862      	ldr	r2, [r4, #4]
 800a36c:	42a3      	cmp	r3, r4
 800a36e:	bf0c      	ite	eq
 800a370:	6032      	streq	r2, [r6, #0]
 800a372:	605a      	strne	r2, [r3, #4]
 800a374:	e7ec      	b.n	800a350 <_malloc_r+0xa0>
 800a376:	4623      	mov	r3, r4
 800a378:	6864      	ldr	r4, [r4, #4]
 800a37a:	e7b2      	b.n	800a2e2 <_malloc_r+0x32>
 800a37c:	4634      	mov	r4, r6
 800a37e:	6876      	ldr	r6, [r6, #4]
 800a380:	e7b9      	b.n	800a2f6 <_malloc_r+0x46>
 800a382:	230c      	movs	r3, #12
 800a384:	603b      	str	r3, [r7, #0]
 800a386:	4638      	mov	r0, r7
 800a388:	f000 fb8a 	bl	800aaa0 <__malloc_unlock>
 800a38c:	e7a1      	b.n	800a2d2 <_malloc_r+0x22>
 800a38e:	6025      	str	r5, [r4, #0]
 800a390:	e7de      	b.n	800a350 <_malloc_r+0xa0>
 800a392:	bf00      	nop
 800a394:	200224e8 	.word	0x200224e8

0800a398 <iprintf>:
 800a398:	b40f      	push	{r0, r1, r2, r3}
 800a39a:	4b0a      	ldr	r3, [pc, #40]	; (800a3c4 <iprintf+0x2c>)
 800a39c:	b513      	push	{r0, r1, r4, lr}
 800a39e:	681c      	ldr	r4, [r3, #0]
 800a3a0:	b124      	cbz	r4, 800a3ac <iprintf+0x14>
 800a3a2:	69a3      	ldr	r3, [r4, #24]
 800a3a4:	b913      	cbnz	r3, 800a3ac <iprintf+0x14>
 800a3a6:	4620      	mov	r0, r4
 800a3a8:	f000 fa6e 	bl	800a888 <__sinit>
 800a3ac:	ab05      	add	r3, sp, #20
 800a3ae:	9a04      	ldr	r2, [sp, #16]
 800a3b0:	68a1      	ldr	r1, [r4, #8]
 800a3b2:	9301      	str	r3, [sp, #4]
 800a3b4:	4620      	mov	r0, r4
 800a3b6:	f000 fba3 	bl	800ab00 <_vfiprintf_r>
 800a3ba:	b002      	add	sp, #8
 800a3bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a3c0:	b004      	add	sp, #16
 800a3c2:	4770      	bx	lr
 800a3c4:	20000f08 	.word	0x20000f08

0800a3c8 <_puts_r>:
 800a3c8:	b570      	push	{r4, r5, r6, lr}
 800a3ca:	460e      	mov	r6, r1
 800a3cc:	4605      	mov	r5, r0
 800a3ce:	b118      	cbz	r0, 800a3d8 <_puts_r+0x10>
 800a3d0:	6983      	ldr	r3, [r0, #24]
 800a3d2:	b90b      	cbnz	r3, 800a3d8 <_puts_r+0x10>
 800a3d4:	f000 fa58 	bl	800a888 <__sinit>
 800a3d8:	69ab      	ldr	r3, [r5, #24]
 800a3da:	68ac      	ldr	r4, [r5, #8]
 800a3dc:	b913      	cbnz	r3, 800a3e4 <_puts_r+0x1c>
 800a3de:	4628      	mov	r0, r5
 800a3e0:	f000 fa52 	bl	800a888 <__sinit>
 800a3e4:	4b2c      	ldr	r3, [pc, #176]	; (800a498 <_puts_r+0xd0>)
 800a3e6:	429c      	cmp	r4, r3
 800a3e8:	d120      	bne.n	800a42c <_puts_r+0x64>
 800a3ea:	686c      	ldr	r4, [r5, #4]
 800a3ec:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a3ee:	07db      	lsls	r3, r3, #31
 800a3f0:	d405      	bmi.n	800a3fe <_puts_r+0x36>
 800a3f2:	89a3      	ldrh	r3, [r4, #12]
 800a3f4:	0598      	lsls	r0, r3, #22
 800a3f6:	d402      	bmi.n	800a3fe <_puts_r+0x36>
 800a3f8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a3fa:	f000 fae3 	bl	800a9c4 <__retarget_lock_acquire_recursive>
 800a3fe:	89a3      	ldrh	r3, [r4, #12]
 800a400:	0719      	lsls	r1, r3, #28
 800a402:	d51d      	bpl.n	800a440 <_puts_r+0x78>
 800a404:	6923      	ldr	r3, [r4, #16]
 800a406:	b1db      	cbz	r3, 800a440 <_puts_r+0x78>
 800a408:	3e01      	subs	r6, #1
 800a40a:	68a3      	ldr	r3, [r4, #8]
 800a40c:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800a410:	3b01      	subs	r3, #1
 800a412:	60a3      	str	r3, [r4, #8]
 800a414:	bb39      	cbnz	r1, 800a466 <_puts_r+0x9e>
 800a416:	2b00      	cmp	r3, #0
 800a418:	da38      	bge.n	800a48c <_puts_r+0xc4>
 800a41a:	4622      	mov	r2, r4
 800a41c:	210a      	movs	r1, #10
 800a41e:	4628      	mov	r0, r5
 800a420:	f000 f858 	bl	800a4d4 <__swbuf_r>
 800a424:	3001      	adds	r0, #1
 800a426:	d011      	beq.n	800a44c <_puts_r+0x84>
 800a428:	250a      	movs	r5, #10
 800a42a:	e011      	b.n	800a450 <_puts_r+0x88>
 800a42c:	4b1b      	ldr	r3, [pc, #108]	; (800a49c <_puts_r+0xd4>)
 800a42e:	429c      	cmp	r4, r3
 800a430:	d101      	bne.n	800a436 <_puts_r+0x6e>
 800a432:	68ac      	ldr	r4, [r5, #8]
 800a434:	e7da      	b.n	800a3ec <_puts_r+0x24>
 800a436:	4b1a      	ldr	r3, [pc, #104]	; (800a4a0 <_puts_r+0xd8>)
 800a438:	429c      	cmp	r4, r3
 800a43a:	bf08      	it	eq
 800a43c:	68ec      	ldreq	r4, [r5, #12]
 800a43e:	e7d5      	b.n	800a3ec <_puts_r+0x24>
 800a440:	4621      	mov	r1, r4
 800a442:	4628      	mov	r0, r5
 800a444:	f000 f898 	bl	800a578 <__swsetup_r>
 800a448:	2800      	cmp	r0, #0
 800a44a:	d0dd      	beq.n	800a408 <_puts_r+0x40>
 800a44c:	f04f 35ff 	mov.w	r5, #4294967295
 800a450:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a452:	07da      	lsls	r2, r3, #31
 800a454:	d405      	bmi.n	800a462 <_puts_r+0x9a>
 800a456:	89a3      	ldrh	r3, [r4, #12]
 800a458:	059b      	lsls	r3, r3, #22
 800a45a:	d402      	bmi.n	800a462 <_puts_r+0x9a>
 800a45c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a45e:	f000 fab2 	bl	800a9c6 <__retarget_lock_release_recursive>
 800a462:	4628      	mov	r0, r5
 800a464:	bd70      	pop	{r4, r5, r6, pc}
 800a466:	2b00      	cmp	r3, #0
 800a468:	da04      	bge.n	800a474 <_puts_r+0xac>
 800a46a:	69a2      	ldr	r2, [r4, #24]
 800a46c:	429a      	cmp	r2, r3
 800a46e:	dc06      	bgt.n	800a47e <_puts_r+0xb6>
 800a470:	290a      	cmp	r1, #10
 800a472:	d004      	beq.n	800a47e <_puts_r+0xb6>
 800a474:	6823      	ldr	r3, [r4, #0]
 800a476:	1c5a      	adds	r2, r3, #1
 800a478:	6022      	str	r2, [r4, #0]
 800a47a:	7019      	strb	r1, [r3, #0]
 800a47c:	e7c5      	b.n	800a40a <_puts_r+0x42>
 800a47e:	4622      	mov	r2, r4
 800a480:	4628      	mov	r0, r5
 800a482:	f000 f827 	bl	800a4d4 <__swbuf_r>
 800a486:	3001      	adds	r0, #1
 800a488:	d1bf      	bne.n	800a40a <_puts_r+0x42>
 800a48a:	e7df      	b.n	800a44c <_puts_r+0x84>
 800a48c:	6823      	ldr	r3, [r4, #0]
 800a48e:	250a      	movs	r5, #10
 800a490:	1c5a      	adds	r2, r3, #1
 800a492:	6022      	str	r2, [r4, #0]
 800a494:	701d      	strb	r5, [r3, #0]
 800a496:	e7db      	b.n	800a450 <_puts_r+0x88>
 800a498:	08061acc 	.word	0x08061acc
 800a49c:	08061aec 	.word	0x08061aec
 800a4a0:	08061aac 	.word	0x08061aac

0800a4a4 <puts>:
 800a4a4:	4b02      	ldr	r3, [pc, #8]	; (800a4b0 <puts+0xc>)
 800a4a6:	4601      	mov	r1, r0
 800a4a8:	6818      	ldr	r0, [r3, #0]
 800a4aa:	f7ff bf8d 	b.w	800a3c8 <_puts_r>
 800a4ae:	bf00      	nop
 800a4b0:	20000f08 	.word	0x20000f08

0800a4b4 <_sbrk_r>:
 800a4b4:	b538      	push	{r3, r4, r5, lr}
 800a4b6:	4d06      	ldr	r5, [pc, #24]	; (800a4d0 <_sbrk_r+0x1c>)
 800a4b8:	2300      	movs	r3, #0
 800a4ba:	4604      	mov	r4, r0
 800a4bc:	4608      	mov	r0, r1
 800a4be:	602b      	str	r3, [r5, #0]
 800a4c0:	f7f6 ffea 	bl	8001498 <_sbrk>
 800a4c4:	1c43      	adds	r3, r0, #1
 800a4c6:	d102      	bne.n	800a4ce <_sbrk_r+0x1a>
 800a4c8:	682b      	ldr	r3, [r5, #0]
 800a4ca:	b103      	cbz	r3, 800a4ce <_sbrk_r+0x1a>
 800a4cc:	6023      	str	r3, [r4, #0]
 800a4ce:	bd38      	pop	{r3, r4, r5, pc}
 800a4d0:	200224f4 	.word	0x200224f4

0800a4d4 <__swbuf_r>:
 800a4d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a4d6:	460e      	mov	r6, r1
 800a4d8:	4614      	mov	r4, r2
 800a4da:	4605      	mov	r5, r0
 800a4dc:	b118      	cbz	r0, 800a4e6 <__swbuf_r+0x12>
 800a4de:	6983      	ldr	r3, [r0, #24]
 800a4e0:	b90b      	cbnz	r3, 800a4e6 <__swbuf_r+0x12>
 800a4e2:	f000 f9d1 	bl	800a888 <__sinit>
 800a4e6:	4b21      	ldr	r3, [pc, #132]	; (800a56c <__swbuf_r+0x98>)
 800a4e8:	429c      	cmp	r4, r3
 800a4ea:	d12b      	bne.n	800a544 <__swbuf_r+0x70>
 800a4ec:	686c      	ldr	r4, [r5, #4]
 800a4ee:	69a3      	ldr	r3, [r4, #24]
 800a4f0:	60a3      	str	r3, [r4, #8]
 800a4f2:	89a3      	ldrh	r3, [r4, #12]
 800a4f4:	071a      	lsls	r2, r3, #28
 800a4f6:	d52f      	bpl.n	800a558 <__swbuf_r+0x84>
 800a4f8:	6923      	ldr	r3, [r4, #16]
 800a4fa:	b36b      	cbz	r3, 800a558 <__swbuf_r+0x84>
 800a4fc:	6923      	ldr	r3, [r4, #16]
 800a4fe:	6820      	ldr	r0, [r4, #0]
 800a500:	1ac0      	subs	r0, r0, r3
 800a502:	6963      	ldr	r3, [r4, #20]
 800a504:	b2f6      	uxtb	r6, r6
 800a506:	4283      	cmp	r3, r0
 800a508:	4637      	mov	r7, r6
 800a50a:	dc04      	bgt.n	800a516 <__swbuf_r+0x42>
 800a50c:	4621      	mov	r1, r4
 800a50e:	4628      	mov	r0, r5
 800a510:	f000 f926 	bl	800a760 <_fflush_r>
 800a514:	bb30      	cbnz	r0, 800a564 <__swbuf_r+0x90>
 800a516:	68a3      	ldr	r3, [r4, #8]
 800a518:	3b01      	subs	r3, #1
 800a51a:	60a3      	str	r3, [r4, #8]
 800a51c:	6823      	ldr	r3, [r4, #0]
 800a51e:	1c5a      	adds	r2, r3, #1
 800a520:	6022      	str	r2, [r4, #0]
 800a522:	701e      	strb	r6, [r3, #0]
 800a524:	6963      	ldr	r3, [r4, #20]
 800a526:	3001      	adds	r0, #1
 800a528:	4283      	cmp	r3, r0
 800a52a:	d004      	beq.n	800a536 <__swbuf_r+0x62>
 800a52c:	89a3      	ldrh	r3, [r4, #12]
 800a52e:	07db      	lsls	r3, r3, #31
 800a530:	d506      	bpl.n	800a540 <__swbuf_r+0x6c>
 800a532:	2e0a      	cmp	r6, #10
 800a534:	d104      	bne.n	800a540 <__swbuf_r+0x6c>
 800a536:	4621      	mov	r1, r4
 800a538:	4628      	mov	r0, r5
 800a53a:	f000 f911 	bl	800a760 <_fflush_r>
 800a53e:	b988      	cbnz	r0, 800a564 <__swbuf_r+0x90>
 800a540:	4638      	mov	r0, r7
 800a542:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a544:	4b0a      	ldr	r3, [pc, #40]	; (800a570 <__swbuf_r+0x9c>)
 800a546:	429c      	cmp	r4, r3
 800a548:	d101      	bne.n	800a54e <__swbuf_r+0x7a>
 800a54a:	68ac      	ldr	r4, [r5, #8]
 800a54c:	e7cf      	b.n	800a4ee <__swbuf_r+0x1a>
 800a54e:	4b09      	ldr	r3, [pc, #36]	; (800a574 <__swbuf_r+0xa0>)
 800a550:	429c      	cmp	r4, r3
 800a552:	bf08      	it	eq
 800a554:	68ec      	ldreq	r4, [r5, #12]
 800a556:	e7ca      	b.n	800a4ee <__swbuf_r+0x1a>
 800a558:	4621      	mov	r1, r4
 800a55a:	4628      	mov	r0, r5
 800a55c:	f000 f80c 	bl	800a578 <__swsetup_r>
 800a560:	2800      	cmp	r0, #0
 800a562:	d0cb      	beq.n	800a4fc <__swbuf_r+0x28>
 800a564:	f04f 37ff 	mov.w	r7, #4294967295
 800a568:	e7ea      	b.n	800a540 <__swbuf_r+0x6c>
 800a56a:	bf00      	nop
 800a56c:	08061acc 	.word	0x08061acc
 800a570:	08061aec 	.word	0x08061aec
 800a574:	08061aac 	.word	0x08061aac

0800a578 <__swsetup_r>:
 800a578:	4b32      	ldr	r3, [pc, #200]	; (800a644 <__swsetup_r+0xcc>)
 800a57a:	b570      	push	{r4, r5, r6, lr}
 800a57c:	681d      	ldr	r5, [r3, #0]
 800a57e:	4606      	mov	r6, r0
 800a580:	460c      	mov	r4, r1
 800a582:	b125      	cbz	r5, 800a58e <__swsetup_r+0x16>
 800a584:	69ab      	ldr	r3, [r5, #24]
 800a586:	b913      	cbnz	r3, 800a58e <__swsetup_r+0x16>
 800a588:	4628      	mov	r0, r5
 800a58a:	f000 f97d 	bl	800a888 <__sinit>
 800a58e:	4b2e      	ldr	r3, [pc, #184]	; (800a648 <__swsetup_r+0xd0>)
 800a590:	429c      	cmp	r4, r3
 800a592:	d10f      	bne.n	800a5b4 <__swsetup_r+0x3c>
 800a594:	686c      	ldr	r4, [r5, #4]
 800a596:	89a3      	ldrh	r3, [r4, #12]
 800a598:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a59c:	0719      	lsls	r1, r3, #28
 800a59e:	d42c      	bmi.n	800a5fa <__swsetup_r+0x82>
 800a5a0:	06dd      	lsls	r5, r3, #27
 800a5a2:	d411      	bmi.n	800a5c8 <__swsetup_r+0x50>
 800a5a4:	2309      	movs	r3, #9
 800a5a6:	6033      	str	r3, [r6, #0]
 800a5a8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800a5ac:	81a3      	strh	r3, [r4, #12]
 800a5ae:	f04f 30ff 	mov.w	r0, #4294967295
 800a5b2:	e03e      	b.n	800a632 <__swsetup_r+0xba>
 800a5b4:	4b25      	ldr	r3, [pc, #148]	; (800a64c <__swsetup_r+0xd4>)
 800a5b6:	429c      	cmp	r4, r3
 800a5b8:	d101      	bne.n	800a5be <__swsetup_r+0x46>
 800a5ba:	68ac      	ldr	r4, [r5, #8]
 800a5bc:	e7eb      	b.n	800a596 <__swsetup_r+0x1e>
 800a5be:	4b24      	ldr	r3, [pc, #144]	; (800a650 <__swsetup_r+0xd8>)
 800a5c0:	429c      	cmp	r4, r3
 800a5c2:	bf08      	it	eq
 800a5c4:	68ec      	ldreq	r4, [r5, #12]
 800a5c6:	e7e6      	b.n	800a596 <__swsetup_r+0x1e>
 800a5c8:	0758      	lsls	r0, r3, #29
 800a5ca:	d512      	bpl.n	800a5f2 <__swsetup_r+0x7a>
 800a5cc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a5ce:	b141      	cbz	r1, 800a5e2 <__swsetup_r+0x6a>
 800a5d0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a5d4:	4299      	cmp	r1, r3
 800a5d6:	d002      	beq.n	800a5de <__swsetup_r+0x66>
 800a5d8:	4630      	mov	r0, r6
 800a5da:	f7ff fdfd 	bl	800a1d8 <_free_r>
 800a5de:	2300      	movs	r3, #0
 800a5e0:	6363      	str	r3, [r4, #52]	; 0x34
 800a5e2:	89a3      	ldrh	r3, [r4, #12]
 800a5e4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800a5e8:	81a3      	strh	r3, [r4, #12]
 800a5ea:	2300      	movs	r3, #0
 800a5ec:	6063      	str	r3, [r4, #4]
 800a5ee:	6923      	ldr	r3, [r4, #16]
 800a5f0:	6023      	str	r3, [r4, #0]
 800a5f2:	89a3      	ldrh	r3, [r4, #12]
 800a5f4:	f043 0308 	orr.w	r3, r3, #8
 800a5f8:	81a3      	strh	r3, [r4, #12]
 800a5fa:	6923      	ldr	r3, [r4, #16]
 800a5fc:	b94b      	cbnz	r3, 800a612 <__swsetup_r+0x9a>
 800a5fe:	89a3      	ldrh	r3, [r4, #12]
 800a600:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a604:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a608:	d003      	beq.n	800a612 <__swsetup_r+0x9a>
 800a60a:	4621      	mov	r1, r4
 800a60c:	4630      	mov	r0, r6
 800a60e:	f000 fa01 	bl	800aa14 <__smakebuf_r>
 800a612:	89a0      	ldrh	r0, [r4, #12]
 800a614:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a618:	f010 0301 	ands.w	r3, r0, #1
 800a61c:	d00a      	beq.n	800a634 <__swsetup_r+0xbc>
 800a61e:	2300      	movs	r3, #0
 800a620:	60a3      	str	r3, [r4, #8]
 800a622:	6963      	ldr	r3, [r4, #20]
 800a624:	425b      	negs	r3, r3
 800a626:	61a3      	str	r3, [r4, #24]
 800a628:	6923      	ldr	r3, [r4, #16]
 800a62a:	b943      	cbnz	r3, 800a63e <__swsetup_r+0xc6>
 800a62c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800a630:	d1ba      	bne.n	800a5a8 <__swsetup_r+0x30>
 800a632:	bd70      	pop	{r4, r5, r6, pc}
 800a634:	0781      	lsls	r1, r0, #30
 800a636:	bf58      	it	pl
 800a638:	6963      	ldrpl	r3, [r4, #20]
 800a63a:	60a3      	str	r3, [r4, #8]
 800a63c:	e7f4      	b.n	800a628 <__swsetup_r+0xb0>
 800a63e:	2000      	movs	r0, #0
 800a640:	e7f7      	b.n	800a632 <__swsetup_r+0xba>
 800a642:	bf00      	nop
 800a644:	20000f08 	.word	0x20000f08
 800a648:	08061acc 	.word	0x08061acc
 800a64c:	08061aec 	.word	0x08061aec
 800a650:	08061aac 	.word	0x08061aac

0800a654 <__sflush_r>:
 800a654:	898a      	ldrh	r2, [r1, #12]
 800a656:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a65a:	4605      	mov	r5, r0
 800a65c:	0710      	lsls	r0, r2, #28
 800a65e:	460c      	mov	r4, r1
 800a660:	d458      	bmi.n	800a714 <__sflush_r+0xc0>
 800a662:	684b      	ldr	r3, [r1, #4]
 800a664:	2b00      	cmp	r3, #0
 800a666:	dc05      	bgt.n	800a674 <__sflush_r+0x20>
 800a668:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800a66a:	2b00      	cmp	r3, #0
 800a66c:	dc02      	bgt.n	800a674 <__sflush_r+0x20>
 800a66e:	2000      	movs	r0, #0
 800a670:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a674:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a676:	2e00      	cmp	r6, #0
 800a678:	d0f9      	beq.n	800a66e <__sflush_r+0x1a>
 800a67a:	2300      	movs	r3, #0
 800a67c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800a680:	682f      	ldr	r7, [r5, #0]
 800a682:	602b      	str	r3, [r5, #0]
 800a684:	d032      	beq.n	800a6ec <__sflush_r+0x98>
 800a686:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800a688:	89a3      	ldrh	r3, [r4, #12]
 800a68a:	075a      	lsls	r2, r3, #29
 800a68c:	d505      	bpl.n	800a69a <__sflush_r+0x46>
 800a68e:	6863      	ldr	r3, [r4, #4]
 800a690:	1ac0      	subs	r0, r0, r3
 800a692:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a694:	b10b      	cbz	r3, 800a69a <__sflush_r+0x46>
 800a696:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a698:	1ac0      	subs	r0, r0, r3
 800a69a:	2300      	movs	r3, #0
 800a69c:	4602      	mov	r2, r0
 800a69e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a6a0:	6a21      	ldr	r1, [r4, #32]
 800a6a2:	4628      	mov	r0, r5
 800a6a4:	47b0      	blx	r6
 800a6a6:	1c43      	adds	r3, r0, #1
 800a6a8:	89a3      	ldrh	r3, [r4, #12]
 800a6aa:	d106      	bne.n	800a6ba <__sflush_r+0x66>
 800a6ac:	6829      	ldr	r1, [r5, #0]
 800a6ae:	291d      	cmp	r1, #29
 800a6b0:	d82c      	bhi.n	800a70c <__sflush_r+0xb8>
 800a6b2:	4a2a      	ldr	r2, [pc, #168]	; (800a75c <__sflush_r+0x108>)
 800a6b4:	40ca      	lsrs	r2, r1
 800a6b6:	07d6      	lsls	r6, r2, #31
 800a6b8:	d528      	bpl.n	800a70c <__sflush_r+0xb8>
 800a6ba:	2200      	movs	r2, #0
 800a6bc:	6062      	str	r2, [r4, #4]
 800a6be:	04d9      	lsls	r1, r3, #19
 800a6c0:	6922      	ldr	r2, [r4, #16]
 800a6c2:	6022      	str	r2, [r4, #0]
 800a6c4:	d504      	bpl.n	800a6d0 <__sflush_r+0x7c>
 800a6c6:	1c42      	adds	r2, r0, #1
 800a6c8:	d101      	bne.n	800a6ce <__sflush_r+0x7a>
 800a6ca:	682b      	ldr	r3, [r5, #0]
 800a6cc:	b903      	cbnz	r3, 800a6d0 <__sflush_r+0x7c>
 800a6ce:	6560      	str	r0, [r4, #84]	; 0x54
 800a6d0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a6d2:	602f      	str	r7, [r5, #0]
 800a6d4:	2900      	cmp	r1, #0
 800a6d6:	d0ca      	beq.n	800a66e <__sflush_r+0x1a>
 800a6d8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a6dc:	4299      	cmp	r1, r3
 800a6de:	d002      	beq.n	800a6e6 <__sflush_r+0x92>
 800a6e0:	4628      	mov	r0, r5
 800a6e2:	f7ff fd79 	bl	800a1d8 <_free_r>
 800a6e6:	2000      	movs	r0, #0
 800a6e8:	6360      	str	r0, [r4, #52]	; 0x34
 800a6ea:	e7c1      	b.n	800a670 <__sflush_r+0x1c>
 800a6ec:	6a21      	ldr	r1, [r4, #32]
 800a6ee:	2301      	movs	r3, #1
 800a6f0:	4628      	mov	r0, r5
 800a6f2:	47b0      	blx	r6
 800a6f4:	1c41      	adds	r1, r0, #1
 800a6f6:	d1c7      	bne.n	800a688 <__sflush_r+0x34>
 800a6f8:	682b      	ldr	r3, [r5, #0]
 800a6fa:	2b00      	cmp	r3, #0
 800a6fc:	d0c4      	beq.n	800a688 <__sflush_r+0x34>
 800a6fe:	2b1d      	cmp	r3, #29
 800a700:	d001      	beq.n	800a706 <__sflush_r+0xb2>
 800a702:	2b16      	cmp	r3, #22
 800a704:	d101      	bne.n	800a70a <__sflush_r+0xb6>
 800a706:	602f      	str	r7, [r5, #0]
 800a708:	e7b1      	b.n	800a66e <__sflush_r+0x1a>
 800a70a:	89a3      	ldrh	r3, [r4, #12]
 800a70c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a710:	81a3      	strh	r3, [r4, #12]
 800a712:	e7ad      	b.n	800a670 <__sflush_r+0x1c>
 800a714:	690f      	ldr	r7, [r1, #16]
 800a716:	2f00      	cmp	r7, #0
 800a718:	d0a9      	beq.n	800a66e <__sflush_r+0x1a>
 800a71a:	0793      	lsls	r3, r2, #30
 800a71c:	680e      	ldr	r6, [r1, #0]
 800a71e:	bf08      	it	eq
 800a720:	694b      	ldreq	r3, [r1, #20]
 800a722:	600f      	str	r7, [r1, #0]
 800a724:	bf18      	it	ne
 800a726:	2300      	movne	r3, #0
 800a728:	eba6 0807 	sub.w	r8, r6, r7
 800a72c:	608b      	str	r3, [r1, #8]
 800a72e:	f1b8 0f00 	cmp.w	r8, #0
 800a732:	dd9c      	ble.n	800a66e <__sflush_r+0x1a>
 800a734:	6a21      	ldr	r1, [r4, #32]
 800a736:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800a738:	4643      	mov	r3, r8
 800a73a:	463a      	mov	r2, r7
 800a73c:	4628      	mov	r0, r5
 800a73e:	47b0      	blx	r6
 800a740:	2800      	cmp	r0, #0
 800a742:	dc06      	bgt.n	800a752 <__sflush_r+0xfe>
 800a744:	89a3      	ldrh	r3, [r4, #12]
 800a746:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a74a:	81a3      	strh	r3, [r4, #12]
 800a74c:	f04f 30ff 	mov.w	r0, #4294967295
 800a750:	e78e      	b.n	800a670 <__sflush_r+0x1c>
 800a752:	4407      	add	r7, r0
 800a754:	eba8 0800 	sub.w	r8, r8, r0
 800a758:	e7e9      	b.n	800a72e <__sflush_r+0xda>
 800a75a:	bf00      	nop
 800a75c:	20400001 	.word	0x20400001

0800a760 <_fflush_r>:
 800a760:	b538      	push	{r3, r4, r5, lr}
 800a762:	690b      	ldr	r3, [r1, #16]
 800a764:	4605      	mov	r5, r0
 800a766:	460c      	mov	r4, r1
 800a768:	b913      	cbnz	r3, 800a770 <_fflush_r+0x10>
 800a76a:	2500      	movs	r5, #0
 800a76c:	4628      	mov	r0, r5
 800a76e:	bd38      	pop	{r3, r4, r5, pc}
 800a770:	b118      	cbz	r0, 800a77a <_fflush_r+0x1a>
 800a772:	6983      	ldr	r3, [r0, #24]
 800a774:	b90b      	cbnz	r3, 800a77a <_fflush_r+0x1a>
 800a776:	f000 f887 	bl	800a888 <__sinit>
 800a77a:	4b14      	ldr	r3, [pc, #80]	; (800a7cc <_fflush_r+0x6c>)
 800a77c:	429c      	cmp	r4, r3
 800a77e:	d11b      	bne.n	800a7b8 <_fflush_r+0x58>
 800a780:	686c      	ldr	r4, [r5, #4]
 800a782:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a786:	2b00      	cmp	r3, #0
 800a788:	d0ef      	beq.n	800a76a <_fflush_r+0xa>
 800a78a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800a78c:	07d0      	lsls	r0, r2, #31
 800a78e:	d404      	bmi.n	800a79a <_fflush_r+0x3a>
 800a790:	0599      	lsls	r1, r3, #22
 800a792:	d402      	bmi.n	800a79a <_fflush_r+0x3a>
 800a794:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a796:	f000 f915 	bl	800a9c4 <__retarget_lock_acquire_recursive>
 800a79a:	4628      	mov	r0, r5
 800a79c:	4621      	mov	r1, r4
 800a79e:	f7ff ff59 	bl	800a654 <__sflush_r>
 800a7a2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a7a4:	07da      	lsls	r2, r3, #31
 800a7a6:	4605      	mov	r5, r0
 800a7a8:	d4e0      	bmi.n	800a76c <_fflush_r+0xc>
 800a7aa:	89a3      	ldrh	r3, [r4, #12]
 800a7ac:	059b      	lsls	r3, r3, #22
 800a7ae:	d4dd      	bmi.n	800a76c <_fflush_r+0xc>
 800a7b0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a7b2:	f000 f908 	bl	800a9c6 <__retarget_lock_release_recursive>
 800a7b6:	e7d9      	b.n	800a76c <_fflush_r+0xc>
 800a7b8:	4b05      	ldr	r3, [pc, #20]	; (800a7d0 <_fflush_r+0x70>)
 800a7ba:	429c      	cmp	r4, r3
 800a7bc:	d101      	bne.n	800a7c2 <_fflush_r+0x62>
 800a7be:	68ac      	ldr	r4, [r5, #8]
 800a7c0:	e7df      	b.n	800a782 <_fflush_r+0x22>
 800a7c2:	4b04      	ldr	r3, [pc, #16]	; (800a7d4 <_fflush_r+0x74>)
 800a7c4:	429c      	cmp	r4, r3
 800a7c6:	bf08      	it	eq
 800a7c8:	68ec      	ldreq	r4, [r5, #12]
 800a7ca:	e7da      	b.n	800a782 <_fflush_r+0x22>
 800a7cc:	08061acc 	.word	0x08061acc
 800a7d0:	08061aec 	.word	0x08061aec
 800a7d4:	08061aac 	.word	0x08061aac

0800a7d8 <std>:
 800a7d8:	2300      	movs	r3, #0
 800a7da:	b510      	push	{r4, lr}
 800a7dc:	4604      	mov	r4, r0
 800a7de:	e9c0 3300 	strd	r3, r3, [r0]
 800a7e2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a7e6:	6083      	str	r3, [r0, #8]
 800a7e8:	8181      	strh	r1, [r0, #12]
 800a7ea:	6643      	str	r3, [r0, #100]	; 0x64
 800a7ec:	81c2      	strh	r2, [r0, #14]
 800a7ee:	6183      	str	r3, [r0, #24]
 800a7f0:	4619      	mov	r1, r3
 800a7f2:	2208      	movs	r2, #8
 800a7f4:	305c      	adds	r0, #92	; 0x5c
 800a7f6:	f7ff fce7 	bl	800a1c8 <memset>
 800a7fa:	4b05      	ldr	r3, [pc, #20]	; (800a810 <std+0x38>)
 800a7fc:	6263      	str	r3, [r4, #36]	; 0x24
 800a7fe:	4b05      	ldr	r3, [pc, #20]	; (800a814 <std+0x3c>)
 800a800:	62a3      	str	r3, [r4, #40]	; 0x28
 800a802:	4b05      	ldr	r3, [pc, #20]	; (800a818 <std+0x40>)
 800a804:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a806:	4b05      	ldr	r3, [pc, #20]	; (800a81c <std+0x44>)
 800a808:	6224      	str	r4, [r4, #32]
 800a80a:	6323      	str	r3, [r4, #48]	; 0x30
 800a80c:	bd10      	pop	{r4, pc}
 800a80e:	bf00      	nop
 800a810:	0800b089 	.word	0x0800b089
 800a814:	0800b0ab 	.word	0x0800b0ab
 800a818:	0800b0e3 	.word	0x0800b0e3
 800a81c:	0800b107 	.word	0x0800b107

0800a820 <_cleanup_r>:
 800a820:	4901      	ldr	r1, [pc, #4]	; (800a828 <_cleanup_r+0x8>)
 800a822:	f000 b8af 	b.w	800a984 <_fwalk_reent>
 800a826:	bf00      	nop
 800a828:	0800a761 	.word	0x0800a761

0800a82c <__sfmoreglue>:
 800a82c:	b570      	push	{r4, r5, r6, lr}
 800a82e:	2268      	movs	r2, #104	; 0x68
 800a830:	1e4d      	subs	r5, r1, #1
 800a832:	4355      	muls	r5, r2
 800a834:	460e      	mov	r6, r1
 800a836:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800a83a:	f7ff fd39 	bl	800a2b0 <_malloc_r>
 800a83e:	4604      	mov	r4, r0
 800a840:	b140      	cbz	r0, 800a854 <__sfmoreglue+0x28>
 800a842:	2100      	movs	r1, #0
 800a844:	e9c0 1600 	strd	r1, r6, [r0]
 800a848:	300c      	adds	r0, #12
 800a84a:	60a0      	str	r0, [r4, #8]
 800a84c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800a850:	f7ff fcba 	bl	800a1c8 <memset>
 800a854:	4620      	mov	r0, r4
 800a856:	bd70      	pop	{r4, r5, r6, pc}

0800a858 <__sfp_lock_acquire>:
 800a858:	4801      	ldr	r0, [pc, #4]	; (800a860 <__sfp_lock_acquire+0x8>)
 800a85a:	f000 b8b3 	b.w	800a9c4 <__retarget_lock_acquire_recursive>
 800a85e:	bf00      	nop
 800a860:	200224f1 	.word	0x200224f1

0800a864 <__sfp_lock_release>:
 800a864:	4801      	ldr	r0, [pc, #4]	; (800a86c <__sfp_lock_release+0x8>)
 800a866:	f000 b8ae 	b.w	800a9c6 <__retarget_lock_release_recursive>
 800a86a:	bf00      	nop
 800a86c:	200224f1 	.word	0x200224f1

0800a870 <__sinit_lock_acquire>:
 800a870:	4801      	ldr	r0, [pc, #4]	; (800a878 <__sinit_lock_acquire+0x8>)
 800a872:	f000 b8a7 	b.w	800a9c4 <__retarget_lock_acquire_recursive>
 800a876:	bf00      	nop
 800a878:	200224f2 	.word	0x200224f2

0800a87c <__sinit_lock_release>:
 800a87c:	4801      	ldr	r0, [pc, #4]	; (800a884 <__sinit_lock_release+0x8>)
 800a87e:	f000 b8a2 	b.w	800a9c6 <__retarget_lock_release_recursive>
 800a882:	bf00      	nop
 800a884:	200224f2 	.word	0x200224f2

0800a888 <__sinit>:
 800a888:	b510      	push	{r4, lr}
 800a88a:	4604      	mov	r4, r0
 800a88c:	f7ff fff0 	bl	800a870 <__sinit_lock_acquire>
 800a890:	69a3      	ldr	r3, [r4, #24]
 800a892:	b11b      	cbz	r3, 800a89c <__sinit+0x14>
 800a894:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a898:	f7ff bff0 	b.w	800a87c <__sinit_lock_release>
 800a89c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800a8a0:	6523      	str	r3, [r4, #80]	; 0x50
 800a8a2:	4b13      	ldr	r3, [pc, #76]	; (800a8f0 <__sinit+0x68>)
 800a8a4:	4a13      	ldr	r2, [pc, #76]	; (800a8f4 <__sinit+0x6c>)
 800a8a6:	681b      	ldr	r3, [r3, #0]
 800a8a8:	62a2      	str	r2, [r4, #40]	; 0x28
 800a8aa:	42a3      	cmp	r3, r4
 800a8ac:	bf04      	itt	eq
 800a8ae:	2301      	moveq	r3, #1
 800a8b0:	61a3      	streq	r3, [r4, #24]
 800a8b2:	4620      	mov	r0, r4
 800a8b4:	f000 f820 	bl	800a8f8 <__sfp>
 800a8b8:	6060      	str	r0, [r4, #4]
 800a8ba:	4620      	mov	r0, r4
 800a8bc:	f000 f81c 	bl	800a8f8 <__sfp>
 800a8c0:	60a0      	str	r0, [r4, #8]
 800a8c2:	4620      	mov	r0, r4
 800a8c4:	f000 f818 	bl	800a8f8 <__sfp>
 800a8c8:	2200      	movs	r2, #0
 800a8ca:	60e0      	str	r0, [r4, #12]
 800a8cc:	2104      	movs	r1, #4
 800a8ce:	6860      	ldr	r0, [r4, #4]
 800a8d0:	f7ff ff82 	bl	800a7d8 <std>
 800a8d4:	68a0      	ldr	r0, [r4, #8]
 800a8d6:	2201      	movs	r2, #1
 800a8d8:	2109      	movs	r1, #9
 800a8da:	f7ff ff7d 	bl	800a7d8 <std>
 800a8de:	68e0      	ldr	r0, [r4, #12]
 800a8e0:	2202      	movs	r2, #2
 800a8e2:	2112      	movs	r1, #18
 800a8e4:	f7ff ff78 	bl	800a7d8 <std>
 800a8e8:	2301      	movs	r3, #1
 800a8ea:	61a3      	str	r3, [r4, #24]
 800a8ec:	e7d2      	b.n	800a894 <__sinit+0xc>
 800a8ee:	bf00      	nop
 800a8f0:	08061aa8 	.word	0x08061aa8
 800a8f4:	0800a821 	.word	0x0800a821

0800a8f8 <__sfp>:
 800a8f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a8fa:	4607      	mov	r7, r0
 800a8fc:	f7ff ffac 	bl	800a858 <__sfp_lock_acquire>
 800a900:	4b1e      	ldr	r3, [pc, #120]	; (800a97c <__sfp+0x84>)
 800a902:	681e      	ldr	r6, [r3, #0]
 800a904:	69b3      	ldr	r3, [r6, #24]
 800a906:	b913      	cbnz	r3, 800a90e <__sfp+0x16>
 800a908:	4630      	mov	r0, r6
 800a90a:	f7ff ffbd 	bl	800a888 <__sinit>
 800a90e:	3648      	adds	r6, #72	; 0x48
 800a910:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800a914:	3b01      	subs	r3, #1
 800a916:	d503      	bpl.n	800a920 <__sfp+0x28>
 800a918:	6833      	ldr	r3, [r6, #0]
 800a91a:	b30b      	cbz	r3, 800a960 <__sfp+0x68>
 800a91c:	6836      	ldr	r6, [r6, #0]
 800a91e:	e7f7      	b.n	800a910 <__sfp+0x18>
 800a920:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800a924:	b9d5      	cbnz	r5, 800a95c <__sfp+0x64>
 800a926:	4b16      	ldr	r3, [pc, #88]	; (800a980 <__sfp+0x88>)
 800a928:	60e3      	str	r3, [r4, #12]
 800a92a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800a92e:	6665      	str	r5, [r4, #100]	; 0x64
 800a930:	f000 f847 	bl	800a9c2 <__retarget_lock_init_recursive>
 800a934:	f7ff ff96 	bl	800a864 <__sfp_lock_release>
 800a938:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800a93c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800a940:	6025      	str	r5, [r4, #0]
 800a942:	61a5      	str	r5, [r4, #24]
 800a944:	2208      	movs	r2, #8
 800a946:	4629      	mov	r1, r5
 800a948:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800a94c:	f7ff fc3c 	bl	800a1c8 <memset>
 800a950:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800a954:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800a958:	4620      	mov	r0, r4
 800a95a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a95c:	3468      	adds	r4, #104	; 0x68
 800a95e:	e7d9      	b.n	800a914 <__sfp+0x1c>
 800a960:	2104      	movs	r1, #4
 800a962:	4638      	mov	r0, r7
 800a964:	f7ff ff62 	bl	800a82c <__sfmoreglue>
 800a968:	4604      	mov	r4, r0
 800a96a:	6030      	str	r0, [r6, #0]
 800a96c:	2800      	cmp	r0, #0
 800a96e:	d1d5      	bne.n	800a91c <__sfp+0x24>
 800a970:	f7ff ff78 	bl	800a864 <__sfp_lock_release>
 800a974:	230c      	movs	r3, #12
 800a976:	603b      	str	r3, [r7, #0]
 800a978:	e7ee      	b.n	800a958 <__sfp+0x60>
 800a97a:	bf00      	nop
 800a97c:	08061aa8 	.word	0x08061aa8
 800a980:	ffff0001 	.word	0xffff0001

0800a984 <_fwalk_reent>:
 800a984:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a988:	4606      	mov	r6, r0
 800a98a:	4688      	mov	r8, r1
 800a98c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800a990:	2700      	movs	r7, #0
 800a992:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a996:	f1b9 0901 	subs.w	r9, r9, #1
 800a99a:	d505      	bpl.n	800a9a8 <_fwalk_reent+0x24>
 800a99c:	6824      	ldr	r4, [r4, #0]
 800a99e:	2c00      	cmp	r4, #0
 800a9a0:	d1f7      	bne.n	800a992 <_fwalk_reent+0xe>
 800a9a2:	4638      	mov	r0, r7
 800a9a4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a9a8:	89ab      	ldrh	r3, [r5, #12]
 800a9aa:	2b01      	cmp	r3, #1
 800a9ac:	d907      	bls.n	800a9be <_fwalk_reent+0x3a>
 800a9ae:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a9b2:	3301      	adds	r3, #1
 800a9b4:	d003      	beq.n	800a9be <_fwalk_reent+0x3a>
 800a9b6:	4629      	mov	r1, r5
 800a9b8:	4630      	mov	r0, r6
 800a9ba:	47c0      	blx	r8
 800a9bc:	4307      	orrs	r7, r0
 800a9be:	3568      	adds	r5, #104	; 0x68
 800a9c0:	e7e9      	b.n	800a996 <_fwalk_reent+0x12>

0800a9c2 <__retarget_lock_init_recursive>:
 800a9c2:	4770      	bx	lr

0800a9c4 <__retarget_lock_acquire_recursive>:
 800a9c4:	4770      	bx	lr

0800a9c6 <__retarget_lock_release_recursive>:
 800a9c6:	4770      	bx	lr

0800a9c8 <__swhatbuf_r>:
 800a9c8:	b570      	push	{r4, r5, r6, lr}
 800a9ca:	460e      	mov	r6, r1
 800a9cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a9d0:	2900      	cmp	r1, #0
 800a9d2:	b096      	sub	sp, #88	; 0x58
 800a9d4:	4614      	mov	r4, r2
 800a9d6:	461d      	mov	r5, r3
 800a9d8:	da08      	bge.n	800a9ec <__swhatbuf_r+0x24>
 800a9da:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800a9de:	2200      	movs	r2, #0
 800a9e0:	602a      	str	r2, [r5, #0]
 800a9e2:	061a      	lsls	r2, r3, #24
 800a9e4:	d410      	bmi.n	800aa08 <__swhatbuf_r+0x40>
 800a9e6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a9ea:	e00e      	b.n	800aa0a <__swhatbuf_r+0x42>
 800a9ec:	466a      	mov	r2, sp
 800a9ee:	f000 fbb1 	bl	800b154 <_fstat_r>
 800a9f2:	2800      	cmp	r0, #0
 800a9f4:	dbf1      	blt.n	800a9da <__swhatbuf_r+0x12>
 800a9f6:	9a01      	ldr	r2, [sp, #4]
 800a9f8:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800a9fc:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800aa00:	425a      	negs	r2, r3
 800aa02:	415a      	adcs	r2, r3
 800aa04:	602a      	str	r2, [r5, #0]
 800aa06:	e7ee      	b.n	800a9e6 <__swhatbuf_r+0x1e>
 800aa08:	2340      	movs	r3, #64	; 0x40
 800aa0a:	2000      	movs	r0, #0
 800aa0c:	6023      	str	r3, [r4, #0]
 800aa0e:	b016      	add	sp, #88	; 0x58
 800aa10:	bd70      	pop	{r4, r5, r6, pc}
	...

0800aa14 <__smakebuf_r>:
 800aa14:	898b      	ldrh	r3, [r1, #12]
 800aa16:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800aa18:	079d      	lsls	r5, r3, #30
 800aa1a:	4606      	mov	r6, r0
 800aa1c:	460c      	mov	r4, r1
 800aa1e:	d507      	bpl.n	800aa30 <__smakebuf_r+0x1c>
 800aa20:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800aa24:	6023      	str	r3, [r4, #0]
 800aa26:	6123      	str	r3, [r4, #16]
 800aa28:	2301      	movs	r3, #1
 800aa2a:	6163      	str	r3, [r4, #20]
 800aa2c:	b002      	add	sp, #8
 800aa2e:	bd70      	pop	{r4, r5, r6, pc}
 800aa30:	ab01      	add	r3, sp, #4
 800aa32:	466a      	mov	r2, sp
 800aa34:	f7ff ffc8 	bl	800a9c8 <__swhatbuf_r>
 800aa38:	9900      	ldr	r1, [sp, #0]
 800aa3a:	4605      	mov	r5, r0
 800aa3c:	4630      	mov	r0, r6
 800aa3e:	f7ff fc37 	bl	800a2b0 <_malloc_r>
 800aa42:	b948      	cbnz	r0, 800aa58 <__smakebuf_r+0x44>
 800aa44:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800aa48:	059a      	lsls	r2, r3, #22
 800aa4a:	d4ef      	bmi.n	800aa2c <__smakebuf_r+0x18>
 800aa4c:	f023 0303 	bic.w	r3, r3, #3
 800aa50:	f043 0302 	orr.w	r3, r3, #2
 800aa54:	81a3      	strh	r3, [r4, #12]
 800aa56:	e7e3      	b.n	800aa20 <__smakebuf_r+0xc>
 800aa58:	4b0d      	ldr	r3, [pc, #52]	; (800aa90 <__smakebuf_r+0x7c>)
 800aa5a:	62b3      	str	r3, [r6, #40]	; 0x28
 800aa5c:	89a3      	ldrh	r3, [r4, #12]
 800aa5e:	6020      	str	r0, [r4, #0]
 800aa60:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800aa64:	81a3      	strh	r3, [r4, #12]
 800aa66:	9b00      	ldr	r3, [sp, #0]
 800aa68:	6163      	str	r3, [r4, #20]
 800aa6a:	9b01      	ldr	r3, [sp, #4]
 800aa6c:	6120      	str	r0, [r4, #16]
 800aa6e:	b15b      	cbz	r3, 800aa88 <__smakebuf_r+0x74>
 800aa70:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800aa74:	4630      	mov	r0, r6
 800aa76:	f000 fb7f 	bl	800b178 <_isatty_r>
 800aa7a:	b128      	cbz	r0, 800aa88 <__smakebuf_r+0x74>
 800aa7c:	89a3      	ldrh	r3, [r4, #12]
 800aa7e:	f023 0303 	bic.w	r3, r3, #3
 800aa82:	f043 0301 	orr.w	r3, r3, #1
 800aa86:	81a3      	strh	r3, [r4, #12]
 800aa88:	89a0      	ldrh	r0, [r4, #12]
 800aa8a:	4305      	orrs	r5, r0
 800aa8c:	81a5      	strh	r5, [r4, #12]
 800aa8e:	e7cd      	b.n	800aa2c <__smakebuf_r+0x18>
 800aa90:	0800a821 	.word	0x0800a821

0800aa94 <__malloc_lock>:
 800aa94:	4801      	ldr	r0, [pc, #4]	; (800aa9c <__malloc_lock+0x8>)
 800aa96:	f7ff bf95 	b.w	800a9c4 <__retarget_lock_acquire_recursive>
 800aa9a:	bf00      	nop
 800aa9c:	200224f0 	.word	0x200224f0

0800aaa0 <__malloc_unlock>:
 800aaa0:	4801      	ldr	r0, [pc, #4]	; (800aaa8 <__malloc_unlock+0x8>)
 800aaa2:	f7ff bf90 	b.w	800a9c6 <__retarget_lock_release_recursive>
 800aaa6:	bf00      	nop
 800aaa8:	200224f0 	.word	0x200224f0

0800aaac <__sfputc_r>:
 800aaac:	6893      	ldr	r3, [r2, #8]
 800aaae:	3b01      	subs	r3, #1
 800aab0:	2b00      	cmp	r3, #0
 800aab2:	b410      	push	{r4}
 800aab4:	6093      	str	r3, [r2, #8]
 800aab6:	da08      	bge.n	800aaca <__sfputc_r+0x1e>
 800aab8:	6994      	ldr	r4, [r2, #24]
 800aaba:	42a3      	cmp	r3, r4
 800aabc:	db01      	blt.n	800aac2 <__sfputc_r+0x16>
 800aabe:	290a      	cmp	r1, #10
 800aac0:	d103      	bne.n	800aaca <__sfputc_r+0x1e>
 800aac2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800aac6:	f7ff bd05 	b.w	800a4d4 <__swbuf_r>
 800aaca:	6813      	ldr	r3, [r2, #0]
 800aacc:	1c58      	adds	r0, r3, #1
 800aace:	6010      	str	r0, [r2, #0]
 800aad0:	7019      	strb	r1, [r3, #0]
 800aad2:	4608      	mov	r0, r1
 800aad4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800aad8:	4770      	bx	lr

0800aada <__sfputs_r>:
 800aada:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aadc:	4606      	mov	r6, r0
 800aade:	460f      	mov	r7, r1
 800aae0:	4614      	mov	r4, r2
 800aae2:	18d5      	adds	r5, r2, r3
 800aae4:	42ac      	cmp	r4, r5
 800aae6:	d101      	bne.n	800aaec <__sfputs_r+0x12>
 800aae8:	2000      	movs	r0, #0
 800aaea:	e007      	b.n	800aafc <__sfputs_r+0x22>
 800aaec:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aaf0:	463a      	mov	r2, r7
 800aaf2:	4630      	mov	r0, r6
 800aaf4:	f7ff ffda 	bl	800aaac <__sfputc_r>
 800aaf8:	1c43      	adds	r3, r0, #1
 800aafa:	d1f3      	bne.n	800aae4 <__sfputs_r+0xa>
 800aafc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800ab00 <_vfiprintf_r>:
 800ab00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab04:	460d      	mov	r5, r1
 800ab06:	b09d      	sub	sp, #116	; 0x74
 800ab08:	4614      	mov	r4, r2
 800ab0a:	4698      	mov	r8, r3
 800ab0c:	4606      	mov	r6, r0
 800ab0e:	b118      	cbz	r0, 800ab18 <_vfiprintf_r+0x18>
 800ab10:	6983      	ldr	r3, [r0, #24]
 800ab12:	b90b      	cbnz	r3, 800ab18 <_vfiprintf_r+0x18>
 800ab14:	f7ff feb8 	bl	800a888 <__sinit>
 800ab18:	4b89      	ldr	r3, [pc, #548]	; (800ad40 <_vfiprintf_r+0x240>)
 800ab1a:	429d      	cmp	r5, r3
 800ab1c:	d11b      	bne.n	800ab56 <_vfiprintf_r+0x56>
 800ab1e:	6875      	ldr	r5, [r6, #4]
 800ab20:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ab22:	07d9      	lsls	r1, r3, #31
 800ab24:	d405      	bmi.n	800ab32 <_vfiprintf_r+0x32>
 800ab26:	89ab      	ldrh	r3, [r5, #12]
 800ab28:	059a      	lsls	r2, r3, #22
 800ab2a:	d402      	bmi.n	800ab32 <_vfiprintf_r+0x32>
 800ab2c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ab2e:	f7ff ff49 	bl	800a9c4 <__retarget_lock_acquire_recursive>
 800ab32:	89ab      	ldrh	r3, [r5, #12]
 800ab34:	071b      	lsls	r3, r3, #28
 800ab36:	d501      	bpl.n	800ab3c <_vfiprintf_r+0x3c>
 800ab38:	692b      	ldr	r3, [r5, #16]
 800ab3a:	b9eb      	cbnz	r3, 800ab78 <_vfiprintf_r+0x78>
 800ab3c:	4629      	mov	r1, r5
 800ab3e:	4630      	mov	r0, r6
 800ab40:	f7ff fd1a 	bl	800a578 <__swsetup_r>
 800ab44:	b1c0      	cbz	r0, 800ab78 <_vfiprintf_r+0x78>
 800ab46:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ab48:	07dc      	lsls	r4, r3, #31
 800ab4a:	d50e      	bpl.n	800ab6a <_vfiprintf_r+0x6a>
 800ab4c:	f04f 30ff 	mov.w	r0, #4294967295
 800ab50:	b01d      	add	sp, #116	; 0x74
 800ab52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ab56:	4b7b      	ldr	r3, [pc, #492]	; (800ad44 <_vfiprintf_r+0x244>)
 800ab58:	429d      	cmp	r5, r3
 800ab5a:	d101      	bne.n	800ab60 <_vfiprintf_r+0x60>
 800ab5c:	68b5      	ldr	r5, [r6, #8]
 800ab5e:	e7df      	b.n	800ab20 <_vfiprintf_r+0x20>
 800ab60:	4b79      	ldr	r3, [pc, #484]	; (800ad48 <_vfiprintf_r+0x248>)
 800ab62:	429d      	cmp	r5, r3
 800ab64:	bf08      	it	eq
 800ab66:	68f5      	ldreq	r5, [r6, #12]
 800ab68:	e7da      	b.n	800ab20 <_vfiprintf_r+0x20>
 800ab6a:	89ab      	ldrh	r3, [r5, #12]
 800ab6c:	0598      	lsls	r0, r3, #22
 800ab6e:	d4ed      	bmi.n	800ab4c <_vfiprintf_r+0x4c>
 800ab70:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ab72:	f7ff ff28 	bl	800a9c6 <__retarget_lock_release_recursive>
 800ab76:	e7e9      	b.n	800ab4c <_vfiprintf_r+0x4c>
 800ab78:	2300      	movs	r3, #0
 800ab7a:	9309      	str	r3, [sp, #36]	; 0x24
 800ab7c:	2320      	movs	r3, #32
 800ab7e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ab82:	f8cd 800c 	str.w	r8, [sp, #12]
 800ab86:	2330      	movs	r3, #48	; 0x30
 800ab88:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800ad4c <_vfiprintf_r+0x24c>
 800ab8c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ab90:	f04f 0901 	mov.w	r9, #1
 800ab94:	4623      	mov	r3, r4
 800ab96:	469a      	mov	sl, r3
 800ab98:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ab9c:	b10a      	cbz	r2, 800aba2 <_vfiprintf_r+0xa2>
 800ab9e:	2a25      	cmp	r2, #37	; 0x25
 800aba0:	d1f9      	bne.n	800ab96 <_vfiprintf_r+0x96>
 800aba2:	ebba 0b04 	subs.w	fp, sl, r4
 800aba6:	d00b      	beq.n	800abc0 <_vfiprintf_r+0xc0>
 800aba8:	465b      	mov	r3, fp
 800abaa:	4622      	mov	r2, r4
 800abac:	4629      	mov	r1, r5
 800abae:	4630      	mov	r0, r6
 800abb0:	f7ff ff93 	bl	800aada <__sfputs_r>
 800abb4:	3001      	adds	r0, #1
 800abb6:	f000 80aa 	beq.w	800ad0e <_vfiprintf_r+0x20e>
 800abba:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800abbc:	445a      	add	r2, fp
 800abbe:	9209      	str	r2, [sp, #36]	; 0x24
 800abc0:	f89a 3000 	ldrb.w	r3, [sl]
 800abc4:	2b00      	cmp	r3, #0
 800abc6:	f000 80a2 	beq.w	800ad0e <_vfiprintf_r+0x20e>
 800abca:	2300      	movs	r3, #0
 800abcc:	f04f 32ff 	mov.w	r2, #4294967295
 800abd0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800abd4:	f10a 0a01 	add.w	sl, sl, #1
 800abd8:	9304      	str	r3, [sp, #16]
 800abda:	9307      	str	r3, [sp, #28]
 800abdc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800abe0:	931a      	str	r3, [sp, #104]	; 0x68
 800abe2:	4654      	mov	r4, sl
 800abe4:	2205      	movs	r2, #5
 800abe6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800abea:	4858      	ldr	r0, [pc, #352]	; (800ad4c <_vfiprintf_r+0x24c>)
 800abec:	f7f5 fb08 	bl	8000200 <memchr>
 800abf0:	9a04      	ldr	r2, [sp, #16]
 800abf2:	b9d8      	cbnz	r0, 800ac2c <_vfiprintf_r+0x12c>
 800abf4:	06d1      	lsls	r1, r2, #27
 800abf6:	bf44      	itt	mi
 800abf8:	2320      	movmi	r3, #32
 800abfa:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800abfe:	0713      	lsls	r3, r2, #28
 800ac00:	bf44      	itt	mi
 800ac02:	232b      	movmi	r3, #43	; 0x2b
 800ac04:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ac08:	f89a 3000 	ldrb.w	r3, [sl]
 800ac0c:	2b2a      	cmp	r3, #42	; 0x2a
 800ac0e:	d015      	beq.n	800ac3c <_vfiprintf_r+0x13c>
 800ac10:	9a07      	ldr	r2, [sp, #28]
 800ac12:	4654      	mov	r4, sl
 800ac14:	2000      	movs	r0, #0
 800ac16:	f04f 0c0a 	mov.w	ip, #10
 800ac1a:	4621      	mov	r1, r4
 800ac1c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ac20:	3b30      	subs	r3, #48	; 0x30
 800ac22:	2b09      	cmp	r3, #9
 800ac24:	d94e      	bls.n	800acc4 <_vfiprintf_r+0x1c4>
 800ac26:	b1b0      	cbz	r0, 800ac56 <_vfiprintf_r+0x156>
 800ac28:	9207      	str	r2, [sp, #28]
 800ac2a:	e014      	b.n	800ac56 <_vfiprintf_r+0x156>
 800ac2c:	eba0 0308 	sub.w	r3, r0, r8
 800ac30:	fa09 f303 	lsl.w	r3, r9, r3
 800ac34:	4313      	orrs	r3, r2
 800ac36:	9304      	str	r3, [sp, #16]
 800ac38:	46a2      	mov	sl, r4
 800ac3a:	e7d2      	b.n	800abe2 <_vfiprintf_r+0xe2>
 800ac3c:	9b03      	ldr	r3, [sp, #12]
 800ac3e:	1d19      	adds	r1, r3, #4
 800ac40:	681b      	ldr	r3, [r3, #0]
 800ac42:	9103      	str	r1, [sp, #12]
 800ac44:	2b00      	cmp	r3, #0
 800ac46:	bfbb      	ittet	lt
 800ac48:	425b      	neglt	r3, r3
 800ac4a:	f042 0202 	orrlt.w	r2, r2, #2
 800ac4e:	9307      	strge	r3, [sp, #28]
 800ac50:	9307      	strlt	r3, [sp, #28]
 800ac52:	bfb8      	it	lt
 800ac54:	9204      	strlt	r2, [sp, #16]
 800ac56:	7823      	ldrb	r3, [r4, #0]
 800ac58:	2b2e      	cmp	r3, #46	; 0x2e
 800ac5a:	d10c      	bne.n	800ac76 <_vfiprintf_r+0x176>
 800ac5c:	7863      	ldrb	r3, [r4, #1]
 800ac5e:	2b2a      	cmp	r3, #42	; 0x2a
 800ac60:	d135      	bne.n	800acce <_vfiprintf_r+0x1ce>
 800ac62:	9b03      	ldr	r3, [sp, #12]
 800ac64:	1d1a      	adds	r2, r3, #4
 800ac66:	681b      	ldr	r3, [r3, #0]
 800ac68:	9203      	str	r2, [sp, #12]
 800ac6a:	2b00      	cmp	r3, #0
 800ac6c:	bfb8      	it	lt
 800ac6e:	f04f 33ff 	movlt.w	r3, #4294967295
 800ac72:	3402      	adds	r4, #2
 800ac74:	9305      	str	r3, [sp, #20]
 800ac76:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800ad5c <_vfiprintf_r+0x25c>
 800ac7a:	7821      	ldrb	r1, [r4, #0]
 800ac7c:	2203      	movs	r2, #3
 800ac7e:	4650      	mov	r0, sl
 800ac80:	f7f5 fabe 	bl	8000200 <memchr>
 800ac84:	b140      	cbz	r0, 800ac98 <_vfiprintf_r+0x198>
 800ac86:	2340      	movs	r3, #64	; 0x40
 800ac88:	eba0 000a 	sub.w	r0, r0, sl
 800ac8c:	fa03 f000 	lsl.w	r0, r3, r0
 800ac90:	9b04      	ldr	r3, [sp, #16]
 800ac92:	4303      	orrs	r3, r0
 800ac94:	3401      	adds	r4, #1
 800ac96:	9304      	str	r3, [sp, #16]
 800ac98:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ac9c:	482c      	ldr	r0, [pc, #176]	; (800ad50 <_vfiprintf_r+0x250>)
 800ac9e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800aca2:	2206      	movs	r2, #6
 800aca4:	f7f5 faac 	bl	8000200 <memchr>
 800aca8:	2800      	cmp	r0, #0
 800acaa:	d03f      	beq.n	800ad2c <_vfiprintf_r+0x22c>
 800acac:	4b29      	ldr	r3, [pc, #164]	; (800ad54 <_vfiprintf_r+0x254>)
 800acae:	bb1b      	cbnz	r3, 800acf8 <_vfiprintf_r+0x1f8>
 800acb0:	9b03      	ldr	r3, [sp, #12]
 800acb2:	3307      	adds	r3, #7
 800acb4:	f023 0307 	bic.w	r3, r3, #7
 800acb8:	3308      	adds	r3, #8
 800acba:	9303      	str	r3, [sp, #12]
 800acbc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800acbe:	443b      	add	r3, r7
 800acc0:	9309      	str	r3, [sp, #36]	; 0x24
 800acc2:	e767      	b.n	800ab94 <_vfiprintf_r+0x94>
 800acc4:	fb0c 3202 	mla	r2, ip, r2, r3
 800acc8:	460c      	mov	r4, r1
 800acca:	2001      	movs	r0, #1
 800accc:	e7a5      	b.n	800ac1a <_vfiprintf_r+0x11a>
 800acce:	2300      	movs	r3, #0
 800acd0:	3401      	adds	r4, #1
 800acd2:	9305      	str	r3, [sp, #20]
 800acd4:	4619      	mov	r1, r3
 800acd6:	f04f 0c0a 	mov.w	ip, #10
 800acda:	4620      	mov	r0, r4
 800acdc:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ace0:	3a30      	subs	r2, #48	; 0x30
 800ace2:	2a09      	cmp	r2, #9
 800ace4:	d903      	bls.n	800acee <_vfiprintf_r+0x1ee>
 800ace6:	2b00      	cmp	r3, #0
 800ace8:	d0c5      	beq.n	800ac76 <_vfiprintf_r+0x176>
 800acea:	9105      	str	r1, [sp, #20]
 800acec:	e7c3      	b.n	800ac76 <_vfiprintf_r+0x176>
 800acee:	fb0c 2101 	mla	r1, ip, r1, r2
 800acf2:	4604      	mov	r4, r0
 800acf4:	2301      	movs	r3, #1
 800acf6:	e7f0      	b.n	800acda <_vfiprintf_r+0x1da>
 800acf8:	ab03      	add	r3, sp, #12
 800acfa:	9300      	str	r3, [sp, #0]
 800acfc:	462a      	mov	r2, r5
 800acfe:	4b16      	ldr	r3, [pc, #88]	; (800ad58 <_vfiprintf_r+0x258>)
 800ad00:	a904      	add	r1, sp, #16
 800ad02:	4630      	mov	r0, r6
 800ad04:	f3af 8000 	nop.w
 800ad08:	4607      	mov	r7, r0
 800ad0a:	1c78      	adds	r0, r7, #1
 800ad0c:	d1d6      	bne.n	800acbc <_vfiprintf_r+0x1bc>
 800ad0e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ad10:	07d9      	lsls	r1, r3, #31
 800ad12:	d405      	bmi.n	800ad20 <_vfiprintf_r+0x220>
 800ad14:	89ab      	ldrh	r3, [r5, #12]
 800ad16:	059a      	lsls	r2, r3, #22
 800ad18:	d402      	bmi.n	800ad20 <_vfiprintf_r+0x220>
 800ad1a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ad1c:	f7ff fe53 	bl	800a9c6 <__retarget_lock_release_recursive>
 800ad20:	89ab      	ldrh	r3, [r5, #12]
 800ad22:	065b      	lsls	r3, r3, #25
 800ad24:	f53f af12 	bmi.w	800ab4c <_vfiprintf_r+0x4c>
 800ad28:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ad2a:	e711      	b.n	800ab50 <_vfiprintf_r+0x50>
 800ad2c:	ab03      	add	r3, sp, #12
 800ad2e:	9300      	str	r3, [sp, #0]
 800ad30:	462a      	mov	r2, r5
 800ad32:	4b09      	ldr	r3, [pc, #36]	; (800ad58 <_vfiprintf_r+0x258>)
 800ad34:	a904      	add	r1, sp, #16
 800ad36:	4630      	mov	r0, r6
 800ad38:	f000 f880 	bl	800ae3c <_printf_i>
 800ad3c:	e7e4      	b.n	800ad08 <_vfiprintf_r+0x208>
 800ad3e:	bf00      	nop
 800ad40:	08061acc 	.word	0x08061acc
 800ad44:	08061aec 	.word	0x08061aec
 800ad48:	08061aac 	.word	0x08061aac
 800ad4c:	08061b0c 	.word	0x08061b0c
 800ad50:	08061b16 	.word	0x08061b16
 800ad54:	00000000 	.word	0x00000000
 800ad58:	0800aadb 	.word	0x0800aadb
 800ad5c:	08061b12 	.word	0x08061b12

0800ad60 <_printf_common>:
 800ad60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ad64:	4616      	mov	r6, r2
 800ad66:	4699      	mov	r9, r3
 800ad68:	688a      	ldr	r2, [r1, #8]
 800ad6a:	690b      	ldr	r3, [r1, #16]
 800ad6c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800ad70:	4293      	cmp	r3, r2
 800ad72:	bfb8      	it	lt
 800ad74:	4613      	movlt	r3, r2
 800ad76:	6033      	str	r3, [r6, #0]
 800ad78:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800ad7c:	4607      	mov	r7, r0
 800ad7e:	460c      	mov	r4, r1
 800ad80:	b10a      	cbz	r2, 800ad86 <_printf_common+0x26>
 800ad82:	3301      	adds	r3, #1
 800ad84:	6033      	str	r3, [r6, #0]
 800ad86:	6823      	ldr	r3, [r4, #0]
 800ad88:	0699      	lsls	r1, r3, #26
 800ad8a:	bf42      	ittt	mi
 800ad8c:	6833      	ldrmi	r3, [r6, #0]
 800ad8e:	3302      	addmi	r3, #2
 800ad90:	6033      	strmi	r3, [r6, #0]
 800ad92:	6825      	ldr	r5, [r4, #0]
 800ad94:	f015 0506 	ands.w	r5, r5, #6
 800ad98:	d106      	bne.n	800ada8 <_printf_common+0x48>
 800ad9a:	f104 0a19 	add.w	sl, r4, #25
 800ad9e:	68e3      	ldr	r3, [r4, #12]
 800ada0:	6832      	ldr	r2, [r6, #0]
 800ada2:	1a9b      	subs	r3, r3, r2
 800ada4:	42ab      	cmp	r3, r5
 800ada6:	dc26      	bgt.n	800adf6 <_printf_common+0x96>
 800ada8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800adac:	1e13      	subs	r3, r2, #0
 800adae:	6822      	ldr	r2, [r4, #0]
 800adb0:	bf18      	it	ne
 800adb2:	2301      	movne	r3, #1
 800adb4:	0692      	lsls	r2, r2, #26
 800adb6:	d42b      	bmi.n	800ae10 <_printf_common+0xb0>
 800adb8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800adbc:	4649      	mov	r1, r9
 800adbe:	4638      	mov	r0, r7
 800adc0:	47c0      	blx	r8
 800adc2:	3001      	adds	r0, #1
 800adc4:	d01e      	beq.n	800ae04 <_printf_common+0xa4>
 800adc6:	6823      	ldr	r3, [r4, #0]
 800adc8:	68e5      	ldr	r5, [r4, #12]
 800adca:	6832      	ldr	r2, [r6, #0]
 800adcc:	f003 0306 	and.w	r3, r3, #6
 800add0:	2b04      	cmp	r3, #4
 800add2:	bf08      	it	eq
 800add4:	1aad      	subeq	r5, r5, r2
 800add6:	68a3      	ldr	r3, [r4, #8]
 800add8:	6922      	ldr	r2, [r4, #16]
 800adda:	bf0c      	ite	eq
 800addc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ade0:	2500      	movne	r5, #0
 800ade2:	4293      	cmp	r3, r2
 800ade4:	bfc4      	itt	gt
 800ade6:	1a9b      	subgt	r3, r3, r2
 800ade8:	18ed      	addgt	r5, r5, r3
 800adea:	2600      	movs	r6, #0
 800adec:	341a      	adds	r4, #26
 800adee:	42b5      	cmp	r5, r6
 800adf0:	d11a      	bne.n	800ae28 <_printf_common+0xc8>
 800adf2:	2000      	movs	r0, #0
 800adf4:	e008      	b.n	800ae08 <_printf_common+0xa8>
 800adf6:	2301      	movs	r3, #1
 800adf8:	4652      	mov	r2, sl
 800adfa:	4649      	mov	r1, r9
 800adfc:	4638      	mov	r0, r7
 800adfe:	47c0      	blx	r8
 800ae00:	3001      	adds	r0, #1
 800ae02:	d103      	bne.n	800ae0c <_printf_common+0xac>
 800ae04:	f04f 30ff 	mov.w	r0, #4294967295
 800ae08:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ae0c:	3501      	adds	r5, #1
 800ae0e:	e7c6      	b.n	800ad9e <_printf_common+0x3e>
 800ae10:	18e1      	adds	r1, r4, r3
 800ae12:	1c5a      	adds	r2, r3, #1
 800ae14:	2030      	movs	r0, #48	; 0x30
 800ae16:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800ae1a:	4422      	add	r2, r4
 800ae1c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800ae20:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800ae24:	3302      	adds	r3, #2
 800ae26:	e7c7      	b.n	800adb8 <_printf_common+0x58>
 800ae28:	2301      	movs	r3, #1
 800ae2a:	4622      	mov	r2, r4
 800ae2c:	4649      	mov	r1, r9
 800ae2e:	4638      	mov	r0, r7
 800ae30:	47c0      	blx	r8
 800ae32:	3001      	adds	r0, #1
 800ae34:	d0e6      	beq.n	800ae04 <_printf_common+0xa4>
 800ae36:	3601      	adds	r6, #1
 800ae38:	e7d9      	b.n	800adee <_printf_common+0x8e>
	...

0800ae3c <_printf_i>:
 800ae3c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ae40:	7e0f      	ldrb	r7, [r1, #24]
 800ae42:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800ae44:	2f78      	cmp	r7, #120	; 0x78
 800ae46:	4691      	mov	r9, r2
 800ae48:	4680      	mov	r8, r0
 800ae4a:	460c      	mov	r4, r1
 800ae4c:	469a      	mov	sl, r3
 800ae4e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800ae52:	d807      	bhi.n	800ae64 <_printf_i+0x28>
 800ae54:	2f62      	cmp	r7, #98	; 0x62
 800ae56:	d80a      	bhi.n	800ae6e <_printf_i+0x32>
 800ae58:	2f00      	cmp	r7, #0
 800ae5a:	f000 80d8 	beq.w	800b00e <_printf_i+0x1d2>
 800ae5e:	2f58      	cmp	r7, #88	; 0x58
 800ae60:	f000 80a3 	beq.w	800afaa <_printf_i+0x16e>
 800ae64:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ae68:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800ae6c:	e03a      	b.n	800aee4 <_printf_i+0xa8>
 800ae6e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800ae72:	2b15      	cmp	r3, #21
 800ae74:	d8f6      	bhi.n	800ae64 <_printf_i+0x28>
 800ae76:	a101      	add	r1, pc, #4	; (adr r1, 800ae7c <_printf_i+0x40>)
 800ae78:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800ae7c:	0800aed5 	.word	0x0800aed5
 800ae80:	0800aee9 	.word	0x0800aee9
 800ae84:	0800ae65 	.word	0x0800ae65
 800ae88:	0800ae65 	.word	0x0800ae65
 800ae8c:	0800ae65 	.word	0x0800ae65
 800ae90:	0800ae65 	.word	0x0800ae65
 800ae94:	0800aee9 	.word	0x0800aee9
 800ae98:	0800ae65 	.word	0x0800ae65
 800ae9c:	0800ae65 	.word	0x0800ae65
 800aea0:	0800ae65 	.word	0x0800ae65
 800aea4:	0800ae65 	.word	0x0800ae65
 800aea8:	0800aff5 	.word	0x0800aff5
 800aeac:	0800af19 	.word	0x0800af19
 800aeb0:	0800afd7 	.word	0x0800afd7
 800aeb4:	0800ae65 	.word	0x0800ae65
 800aeb8:	0800ae65 	.word	0x0800ae65
 800aebc:	0800b017 	.word	0x0800b017
 800aec0:	0800ae65 	.word	0x0800ae65
 800aec4:	0800af19 	.word	0x0800af19
 800aec8:	0800ae65 	.word	0x0800ae65
 800aecc:	0800ae65 	.word	0x0800ae65
 800aed0:	0800afdf 	.word	0x0800afdf
 800aed4:	682b      	ldr	r3, [r5, #0]
 800aed6:	1d1a      	adds	r2, r3, #4
 800aed8:	681b      	ldr	r3, [r3, #0]
 800aeda:	602a      	str	r2, [r5, #0]
 800aedc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800aee0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800aee4:	2301      	movs	r3, #1
 800aee6:	e0a3      	b.n	800b030 <_printf_i+0x1f4>
 800aee8:	6820      	ldr	r0, [r4, #0]
 800aeea:	6829      	ldr	r1, [r5, #0]
 800aeec:	0606      	lsls	r6, r0, #24
 800aeee:	f101 0304 	add.w	r3, r1, #4
 800aef2:	d50a      	bpl.n	800af0a <_printf_i+0xce>
 800aef4:	680e      	ldr	r6, [r1, #0]
 800aef6:	602b      	str	r3, [r5, #0]
 800aef8:	2e00      	cmp	r6, #0
 800aefa:	da03      	bge.n	800af04 <_printf_i+0xc8>
 800aefc:	232d      	movs	r3, #45	; 0x2d
 800aefe:	4276      	negs	r6, r6
 800af00:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800af04:	485e      	ldr	r0, [pc, #376]	; (800b080 <_printf_i+0x244>)
 800af06:	230a      	movs	r3, #10
 800af08:	e019      	b.n	800af3e <_printf_i+0x102>
 800af0a:	680e      	ldr	r6, [r1, #0]
 800af0c:	602b      	str	r3, [r5, #0]
 800af0e:	f010 0f40 	tst.w	r0, #64	; 0x40
 800af12:	bf18      	it	ne
 800af14:	b236      	sxthne	r6, r6
 800af16:	e7ef      	b.n	800aef8 <_printf_i+0xbc>
 800af18:	682b      	ldr	r3, [r5, #0]
 800af1a:	6820      	ldr	r0, [r4, #0]
 800af1c:	1d19      	adds	r1, r3, #4
 800af1e:	6029      	str	r1, [r5, #0]
 800af20:	0601      	lsls	r1, r0, #24
 800af22:	d501      	bpl.n	800af28 <_printf_i+0xec>
 800af24:	681e      	ldr	r6, [r3, #0]
 800af26:	e002      	b.n	800af2e <_printf_i+0xf2>
 800af28:	0646      	lsls	r6, r0, #25
 800af2a:	d5fb      	bpl.n	800af24 <_printf_i+0xe8>
 800af2c:	881e      	ldrh	r6, [r3, #0]
 800af2e:	4854      	ldr	r0, [pc, #336]	; (800b080 <_printf_i+0x244>)
 800af30:	2f6f      	cmp	r7, #111	; 0x6f
 800af32:	bf0c      	ite	eq
 800af34:	2308      	moveq	r3, #8
 800af36:	230a      	movne	r3, #10
 800af38:	2100      	movs	r1, #0
 800af3a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800af3e:	6865      	ldr	r5, [r4, #4]
 800af40:	60a5      	str	r5, [r4, #8]
 800af42:	2d00      	cmp	r5, #0
 800af44:	bfa2      	ittt	ge
 800af46:	6821      	ldrge	r1, [r4, #0]
 800af48:	f021 0104 	bicge.w	r1, r1, #4
 800af4c:	6021      	strge	r1, [r4, #0]
 800af4e:	b90e      	cbnz	r6, 800af54 <_printf_i+0x118>
 800af50:	2d00      	cmp	r5, #0
 800af52:	d04d      	beq.n	800aff0 <_printf_i+0x1b4>
 800af54:	4615      	mov	r5, r2
 800af56:	fbb6 f1f3 	udiv	r1, r6, r3
 800af5a:	fb03 6711 	mls	r7, r3, r1, r6
 800af5e:	5dc7      	ldrb	r7, [r0, r7]
 800af60:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800af64:	4637      	mov	r7, r6
 800af66:	42bb      	cmp	r3, r7
 800af68:	460e      	mov	r6, r1
 800af6a:	d9f4      	bls.n	800af56 <_printf_i+0x11a>
 800af6c:	2b08      	cmp	r3, #8
 800af6e:	d10b      	bne.n	800af88 <_printf_i+0x14c>
 800af70:	6823      	ldr	r3, [r4, #0]
 800af72:	07de      	lsls	r6, r3, #31
 800af74:	d508      	bpl.n	800af88 <_printf_i+0x14c>
 800af76:	6923      	ldr	r3, [r4, #16]
 800af78:	6861      	ldr	r1, [r4, #4]
 800af7a:	4299      	cmp	r1, r3
 800af7c:	bfde      	ittt	le
 800af7e:	2330      	movle	r3, #48	; 0x30
 800af80:	f805 3c01 	strble.w	r3, [r5, #-1]
 800af84:	f105 35ff 	addle.w	r5, r5, #4294967295
 800af88:	1b52      	subs	r2, r2, r5
 800af8a:	6122      	str	r2, [r4, #16]
 800af8c:	f8cd a000 	str.w	sl, [sp]
 800af90:	464b      	mov	r3, r9
 800af92:	aa03      	add	r2, sp, #12
 800af94:	4621      	mov	r1, r4
 800af96:	4640      	mov	r0, r8
 800af98:	f7ff fee2 	bl	800ad60 <_printf_common>
 800af9c:	3001      	adds	r0, #1
 800af9e:	d14c      	bne.n	800b03a <_printf_i+0x1fe>
 800afa0:	f04f 30ff 	mov.w	r0, #4294967295
 800afa4:	b004      	add	sp, #16
 800afa6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800afaa:	4835      	ldr	r0, [pc, #212]	; (800b080 <_printf_i+0x244>)
 800afac:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800afb0:	6829      	ldr	r1, [r5, #0]
 800afb2:	6823      	ldr	r3, [r4, #0]
 800afb4:	f851 6b04 	ldr.w	r6, [r1], #4
 800afb8:	6029      	str	r1, [r5, #0]
 800afba:	061d      	lsls	r5, r3, #24
 800afbc:	d514      	bpl.n	800afe8 <_printf_i+0x1ac>
 800afbe:	07df      	lsls	r7, r3, #31
 800afc0:	bf44      	itt	mi
 800afc2:	f043 0320 	orrmi.w	r3, r3, #32
 800afc6:	6023      	strmi	r3, [r4, #0]
 800afc8:	b91e      	cbnz	r6, 800afd2 <_printf_i+0x196>
 800afca:	6823      	ldr	r3, [r4, #0]
 800afcc:	f023 0320 	bic.w	r3, r3, #32
 800afd0:	6023      	str	r3, [r4, #0]
 800afd2:	2310      	movs	r3, #16
 800afd4:	e7b0      	b.n	800af38 <_printf_i+0xfc>
 800afd6:	6823      	ldr	r3, [r4, #0]
 800afd8:	f043 0320 	orr.w	r3, r3, #32
 800afdc:	6023      	str	r3, [r4, #0]
 800afde:	2378      	movs	r3, #120	; 0x78
 800afe0:	4828      	ldr	r0, [pc, #160]	; (800b084 <_printf_i+0x248>)
 800afe2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800afe6:	e7e3      	b.n	800afb0 <_printf_i+0x174>
 800afe8:	0659      	lsls	r1, r3, #25
 800afea:	bf48      	it	mi
 800afec:	b2b6      	uxthmi	r6, r6
 800afee:	e7e6      	b.n	800afbe <_printf_i+0x182>
 800aff0:	4615      	mov	r5, r2
 800aff2:	e7bb      	b.n	800af6c <_printf_i+0x130>
 800aff4:	682b      	ldr	r3, [r5, #0]
 800aff6:	6826      	ldr	r6, [r4, #0]
 800aff8:	6961      	ldr	r1, [r4, #20]
 800affa:	1d18      	adds	r0, r3, #4
 800affc:	6028      	str	r0, [r5, #0]
 800affe:	0635      	lsls	r5, r6, #24
 800b000:	681b      	ldr	r3, [r3, #0]
 800b002:	d501      	bpl.n	800b008 <_printf_i+0x1cc>
 800b004:	6019      	str	r1, [r3, #0]
 800b006:	e002      	b.n	800b00e <_printf_i+0x1d2>
 800b008:	0670      	lsls	r0, r6, #25
 800b00a:	d5fb      	bpl.n	800b004 <_printf_i+0x1c8>
 800b00c:	8019      	strh	r1, [r3, #0]
 800b00e:	2300      	movs	r3, #0
 800b010:	6123      	str	r3, [r4, #16]
 800b012:	4615      	mov	r5, r2
 800b014:	e7ba      	b.n	800af8c <_printf_i+0x150>
 800b016:	682b      	ldr	r3, [r5, #0]
 800b018:	1d1a      	adds	r2, r3, #4
 800b01a:	602a      	str	r2, [r5, #0]
 800b01c:	681d      	ldr	r5, [r3, #0]
 800b01e:	6862      	ldr	r2, [r4, #4]
 800b020:	2100      	movs	r1, #0
 800b022:	4628      	mov	r0, r5
 800b024:	f7f5 f8ec 	bl	8000200 <memchr>
 800b028:	b108      	cbz	r0, 800b02e <_printf_i+0x1f2>
 800b02a:	1b40      	subs	r0, r0, r5
 800b02c:	6060      	str	r0, [r4, #4]
 800b02e:	6863      	ldr	r3, [r4, #4]
 800b030:	6123      	str	r3, [r4, #16]
 800b032:	2300      	movs	r3, #0
 800b034:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b038:	e7a8      	b.n	800af8c <_printf_i+0x150>
 800b03a:	6923      	ldr	r3, [r4, #16]
 800b03c:	462a      	mov	r2, r5
 800b03e:	4649      	mov	r1, r9
 800b040:	4640      	mov	r0, r8
 800b042:	47d0      	blx	sl
 800b044:	3001      	adds	r0, #1
 800b046:	d0ab      	beq.n	800afa0 <_printf_i+0x164>
 800b048:	6823      	ldr	r3, [r4, #0]
 800b04a:	079b      	lsls	r3, r3, #30
 800b04c:	d413      	bmi.n	800b076 <_printf_i+0x23a>
 800b04e:	68e0      	ldr	r0, [r4, #12]
 800b050:	9b03      	ldr	r3, [sp, #12]
 800b052:	4298      	cmp	r0, r3
 800b054:	bfb8      	it	lt
 800b056:	4618      	movlt	r0, r3
 800b058:	e7a4      	b.n	800afa4 <_printf_i+0x168>
 800b05a:	2301      	movs	r3, #1
 800b05c:	4632      	mov	r2, r6
 800b05e:	4649      	mov	r1, r9
 800b060:	4640      	mov	r0, r8
 800b062:	47d0      	blx	sl
 800b064:	3001      	adds	r0, #1
 800b066:	d09b      	beq.n	800afa0 <_printf_i+0x164>
 800b068:	3501      	adds	r5, #1
 800b06a:	68e3      	ldr	r3, [r4, #12]
 800b06c:	9903      	ldr	r1, [sp, #12]
 800b06e:	1a5b      	subs	r3, r3, r1
 800b070:	42ab      	cmp	r3, r5
 800b072:	dcf2      	bgt.n	800b05a <_printf_i+0x21e>
 800b074:	e7eb      	b.n	800b04e <_printf_i+0x212>
 800b076:	2500      	movs	r5, #0
 800b078:	f104 0619 	add.w	r6, r4, #25
 800b07c:	e7f5      	b.n	800b06a <_printf_i+0x22e>
 800b07e:	bf00      	nop
 800b080:	08061b1d 	.word	0x08061b1d
 800b084:	08061b2e 	.word	0x08061b2e

0800b088 <__sread>:
 800b088:	b510      	push	{r4, lr}
 800b08a:	460c      	mov	r4, r1
 800b08c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b090:	f000 f894 	bl	800b1bc <_read_r>
 800b094:	2800      	cmp	r0, #0
 800b096:	bfab      	itete	ge
 800b098:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800b09a:	89a3      	ldrhlt	r3, [r4, #12]
 800b09c:	181b      	addge	r3, r3, r0
 800b09e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800b0a2:	bfac      	ite	ge
 800b0a4:	6563      	strge	r3, [r4, #84]	; 0x54
 800b0a6:	81a3      	strhlt	r3, [r4, #12]
 800b0a8:	bd10      	pop	{r4, pc}

0800b0aa <__swrite>:
 800b0aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b0ae:	461f      	mov	r7, r3
 800b0b0:	898b      	ldrh	r3, [r1, #12]
 800b0b2:	05db      	lsls	r3, r3, #23
 800b0b4:	4605      	mov	r5, r0
 800b0b6:	460c      	mov	r4, r1
 800b0b8:	4616      	mov	r6, r2
 800b0ba:	d505      	bpl.n	800b0c8 <__swrite+0x1e>
 800b0bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b0c0:	2302      	movs	r3, #2
 800b0c2:	2200      	movs	r2, #0
 800b0c4:	f000 f868 	bl	800b198 <_lseek_r>
 800b0c8:	89a3      	ldrh	r3, [r4, #12]
 800b0ca:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b0ce:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b0d2:	81a3      	strh	r3, [r4, #12]
 800b0d4:	4632      	mov	r2, r6
 800b0d6:	463b      	mov	r3, r7
 800b0d8:	4628      	mov	r0, r5
 800b0da:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b0de:	f000 b817 	b.w	800b110 <_write_r>

0800b0e2 <__sseek>:
 800b0e2:	b510      	push	{r4, lr}
 800b0e4:	460c      	mov	r4, r1
 800b0e6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b0ea:	f000 f855 	bl	800b198 <_lseek_r>
 800b0ee:	1c43      	adds	r3, r0, #1
 800b0f0:	89a3      	ldrh	r3, [r4, #12]
 800b0f2:	bf15      	itete	ne
 800b0f4:	6560      	strne	r0, [r4, #84]	; 0x54
 800b0f6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800b0fa:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800b0fe:	81a3      	strheq	r3, [r4, #12]
 800b100:	bf18      	it	ne
 800b102:	81a3      	strhne	r3, [r4, #12]
 800b104:	bd10      	pop	{r4, pc}

0800b106 <__sclose>:
 800b106:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b10a:	f000 b813 	b.w	800b134 <_close_r>
	...

0800b110 <_write_r>:
 800b110:	b538      	push	{r3, r4, r5, lr}
 800b112:	4d07      	ldr	r5, [pc, #28]	; (800b130 <_write_r+0x20>)
 800b114:	4604      	mov	r4, r0
 800b116:	4608      	mov	r0, r1
 800b118:	4611      	mov	r1, r2
 800b11a:	2200      	movs	r2, #0
 800b11c:	602a      	str	r2, [r5, #0]
 800b11e:	461a      	mov	r2, r3
 800b120:	f000 f9ba 	bl	800b498 <_write>
 800b124:	1c43      	adds	r3, r0, #1
 800b126:	d102      	bne.n	800b12e <_write_r+0x1e>
 800b128:	682b      	ldr	r3, [r5, #0]
 800b12a:	b103      	cbz	r3, 800b12e <_write_r+0x1e>
 800b12c:	6023      	str	r3, [r4, #0]
 800b12e:	bd38      	pop	{r3, r4, r5, pc}
 800b130:	200224f4 	.word	0x200224f4

0800b134 <_close_r>:
 800b134:	b538      	push	{r3, r4, r5, lr}
 800b136:	4d06      	ldr	r5, [pc, #24]	; (800b150 <_close_r+0x1c>)
 800b138:	2300      	movs	r3, #0
 800b13a:	4604      	mov	r4, r0
 800b13c:	4608      	mov	r0, r1
 800b13e:	602b      	str	r3, [r5, #0]
 800b140:	f000 f982 	bl	800b448 <_close>
 800b144:	1c43      	adds	r3, r0, #1
 800b146:	d102      	bne.n	800b14e <_close_r+0x1a>
 800b148:	682b      	ldr	r3, [r5, #0]
 800b14a:	b103      	cbz	r3, 800b14e <_close_r+0x1a>
 800b14c:	6023      	str	r3, [r4, #0]
 800b14e:	bd38      	pop	{r3, r4, r5, pc}
 800b150:	200224f4 	.word	0x200224f4

0800b154 <_fstat_r>:
 800b154:	b538      	push	{r3, r4, r5, lr}
 800b156:	4d07      	ldr	r5, [pc, #28]	; (800b174 <_fstat_r+0x20>)
 800b158:	2300      	movs	r3, #0
 800b15a:	4604      	mov	r4, r0
 800b15c:	4608      	mov	r0, r1
 800b15e:	4611      	mov	r1, r2
 800b160:	602b      	str	r3, [r5, #0]
 800b162:	f000 f979 	bl	800b458 <_fstat>
 800b166:	1c43      	adds	r3, r0, #1
 800b168:	d102      	bne.n	800b170 <_fstat_r+0x1c>
 800b16a:	682b      	ldr	r3, [r5, #0]
 800b16c:	b103      	cbz	r3, 800b170 <_fstat_r+0x1c>
 800b16e:	6023      	str	r3, [r4, #0]
 800b170:	bd38      	pop	{r3, r4, r5, pc}
 800b172:	bf00      	nop
 800b174:	200224f4 	.word	0x200224f4

0800b178 <_isatty_r>:
 800b178:	b538      	push	{r3, r4, r5, lr}
 800b17a:	4d06      	ldr	r5, [pc, #24]	; (800b194 <_isatty_r+0x1c>)
 800b17c:	2300      	movs	r3, #0
 800b17e:	4604      	mov	r4, r0
 800b180:	4608      	mov	r0, r1
 800b182:	602b      	str	r3, [r5, #0]
 800b184:	f000 f970 	bl	800b468 <_isatty>
 800b188:	1c43      	adds	r3, r0, #1
 800b18a:	d102      	bne.n	800b192 <_isatty_r+0x1a>
 800b18c:	682b      	ldr	r3, [r5, #0]
 800b18e:	b103      	cbz	r3, 800b192 <_isatty_r+0x1a>
 800b190:	6023      	str	r3, [r4, #0]
 800b192:	bd38      	pop	{r3, r4, r5, pc}
 800b194:	200224f4 	.word	0x200224f4

0800b198 <_lseek_r>:
 800b198:	b538      	push	{r3, r4, r5, lr}
 800b19a:	4d07      	ldr	r5, [pc, #28]	; (800b1b8 <_lseek_r+0x20>)
 800b19c:	4604      	mov	r4, r0
 800b19e:	4608      	mov	r0, r1
 800b1a0:	4611      	mov	r1, r2
 800b1a2:	2200      	movs	r2, #0
 800b1a4:	602a      	str	r2, [r5, #0]
 800b1a6:	461a      	mov	r2, r3
 800b1a8:	f000 f966 	bl	800b478 <_lseek>
 800b1ac:	1c43      	adds	r3, r0, #1
 800b1ae:	d102      	bne.n	800b1b6 <_lseek_r+0x1e>
 800b1b0:	682b      	ldr	r3, [r5, #0]
 800b1b2:	b103      	cbz	r3, 800b1b6 <_lseek_r+0x1e>
 800b1b4:	6023      	str	r3, [r4, #0]
 800b1b6:	bd38      	pop	{r3, r4, r5, pc}
 800b1b8:	200224f4 	.word	0x200224f4

0800b1bc <_read_r>:
 800b1bc:	b538      	push	{r3, r4, r5, lr}
 800b1be:	4d07      	ldr	r5, [pc, #28]	; (800b1dc <_read_r+0x20>)
 800b1c0:	4604      	mov	r4, r0
 800b1c2:	4608      	mov	r0, r1
 800b1c4:	4611      	mov	r1, r2
 800b1c6:	2200      	movs	r2, #0
 800b1c8:	602a      	str	r2, [r5, #0]
 800b1ca:	461a      	mov	r2, r3
 800b1cc:	f000 f95c 	bl	800b488 <_read>
 800b1d0:	1c43      	adds	r3, r0, #1
 800b1d2:	d102      	bne.n	800b1da <_read_r+0x1e>
 800b1d4:	682b      	ldr	r3, [r5, #0]
 800b1d6:	b103      	cbz	r3, 800b1da <_read_r+0x1e>
 800b1d8:	6023      	str	r3, [r4, #0]
 800b1da:	bd38      	pop	{r3, r4, r5, pc}
 800b1dc:	200224f4 	.word	0x200224f4

0800b1e0 <expf>:
 800b1e0:	b508      	push	{r3, lr}
 800b1e2:	ed2d 8b02 	vpush	{d8}
 800b1e6:	eef0 8a40 	vmov.f32	s17, s0
 800b1ea:	f000 f82f 	bl	800b24c <__ieee754_expf>
 800b1ee:	eeb0 8a40 	vmov.f32	s16, s0
 800b1f2:	eeb0 0a68 	vmov.f32	s0, s17
 800b1f6:	f000 f919 	bl	800b42c <finitef>
 800b1fa:	b160      	cbz	r0, 800b216 <expf+0x36>
 800b1fc:	eddf 7a0f 	vldr	s15, [pc, #60]	; 800b23c <expf+0x5c>
 800b200:	eef4 8ae7 	vcmpe.f32	s17, s15
 800b204:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b208:	dd0a      	ble.n	800b220 <expf+0x40>
 800b20a:	f7fe ffa5 	bl	800a158 <__errno>
 800b20e:	ed9f 8a0c 	vldr	s16, [pc, #48]	; 800b240 <expf+0x60>
 800b212:	2322      	movs	r3, #34	; 0x22
 800b214:	6003      	str	r3, [r0, #0]
 800b216:	eeb0 0a48 	vmov.f32	s0, s16
 800b21a:	ecbd 8b02 	vpop	{d8}
 800b21e:	bd08      	pop	{r3, pc}
 800b220:	eddf 7a08 	vldr	s15, [pc, #32]	; 800b244 <expf+0x64>
 800b224:	eef4 8ae7 	vcmpe.f32	s17, s15
 800b228:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b22c:	d5f3      	bpl.n	800b216 <expf+0x36>
 800b22e:	f7fe ff93 	bl	800a158 <__errno>
 800b232:	2322      	movs	r3, #34	; 0x22
 800b234:	ed9f 8a04 	vldr	s16, [pc, #16]	; 800b248 <expf+0x68>
 800b238:	6003      	str	r3, [r0, #0]
 800b23a:	e7ec      	b.n	800b216 <expf+0x36>
 800b23c:	42b17180 	.word	0x42b17180
 800b240:	7f800000 	.word	0x7f800000
 800b244:	c2cff1b5 	.word	0xc2cff1b5
 800b248:	00000000 	.word	0x00000000

0800b24c <__ieee754_expf>:
 800b24c:	ee10 2a10 	vmov	r2, s0
 800b250:	f022 4100 	bic.w	r1, r2, #2147483648	; 0x80000000
 800b254:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 800b258:	d902      	bls.n	800b260 <__ieee754_expf+0x14>
 800b25a:	ee30 0a00 	vadd.f32	s0, s0, s0
 800b25e:	4770      	bx	lr
 800b260:	ea4f 73d2 	mov.w	r3, r2, lsr #31
 800b264:	d106      	bne.n	800b274 <__ieee754_expf+0x28>
 800b266:	eddf 7a4e 	vldr	s15, [pc, #312]	; 800b3a0 <__ieee754_expf+0x154>
 800b26a:	2b00      	cmp	r3, #0
 800b26c:	bf18      	it	ne
 800b26e:	eeb0 0a67 	vmovne.f32	s0, s15
 800b272:	4770      	bx	lr
 800b274:	484b      	ldr	r0, [pc, #300]	; (800b3a4 <__ieee754_expf+0x158>)
 800b276:	4282      	cmp	r2, r0
 800b278:	dd02      	ble.n	800b280 <__ieee754_expf+0x34>
 800b27a:	2000      	movs	r0, #0
 800b27c:	f000 b8d0 	b.w	800b420 <__math_oflowf>
 800b280:	2a00      	cmp	r2, #0
 800b282:	da05      	bge.n	800b290 <__ieee754_expf+0x44>
 800b284:	4a48      	ldr	r2, [pc, #288]	; (800b3a8 <__ieee754_expf+0x15c>)
 800b286:	4291      	cmp	r1, r2
 800b288:	d902      	bls.n	800b290 <__ieee754_expf+0x44>
 800b28a:	2000      	movs	r0, #0
 800b28c:	f000 b8c2 	b.w	800b414 <__math_uflowf>
 800b290:	4a46      	ldr	r2, [pc, #280]	; (800b3ac <__ieee754_expf+0x160>)
 800b292:	4291      	cmp	r1, r2
 800b294:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 800b298:	d952      	bls.n	800b340 <__ieee754_expf+0xf4>
 800b29a:	4a45      	ldr	r2, [pc, #276]	; (800b3b0 <__ieee754_expf+0x164>)
 800b29c:	4291      	cmp	r1, r2
 800b29e:	ea4f 0283 	mov.w	r2, r3, lsl #2
 800b2a2:	d834      	bhi.n	800b30e <__ieee754_expf+0xc2>
 800b2a4:	4943      	ldr	r1, [pc, #268]	; (800b3b4 <__ieee754_expf+0x168>)
 800b2a6:	4411      	add	r1, r2
 800b2a8:	ed91 7a00 	vldr	s14, [r1]
 800b2ac:	4942      	ldr	r1, [pc, #264]	; (800b3b8 <__ieee754_expf+0x16c>)
 800b2ae:	440a      	add	r2, r1
 800b2b0:	edd2 7a00 	vldr	s15, [r2]
 800b2b4:	ee30 7a47 	vsub.f32	s14, s0, s14
 800b2b8:	f1c3 0201 	rsb	r2, r3, #1
 800b2bc:	1ad2      	subs	r2, r2, r3
 800b2be:	ee37 0a67 	vsub.f32	s0, s14, s15
 800b2c2:	ee20 6a00 	vmul.f32	s12, s0, s0
 800b2c6:	ed9f 5a3d 	vldr	s10, [pc, #244]	; 800b3bc <__ieee754_expf+0x170>
 800b2ca:	eddf 6a3d 	vldr	s13, [pc, #244]	; 800b3c0 <__ieee754_expf+0x174>
 800b2ce:	eee6 6a05 	vfma.f32	s13, s12, s10
 800b2d2:	ed9f 5a3c 	vldr	s10, [pc, #240]	; 800b3c4 <__ieee754_expf+0x178>
 800b2d6:	eea6 5a86 	vfma.f32	s10, s13, s12
 800b2da:	eddf 6a3b 	vldr	s13, [pc, #236]	; 800b3c8 <__ieee754_expf+0x17c>
 800b2de:	eee5 6a06 	vfma.f32	s13, s10, s12
 800b2e2:	ed9f 5a3a 	vldr	s10, [pc, #232]	; 800b3cc <__ieee754_expf+0x180>
 800b2e6:	eea6 5a86 	vfma.f32	s10, s13, s12
 800b2ea:	eef0 6a40 	vmov.f32	s13, s0
 800b2ee:	eee5 6a46 	vfms.f32	s13, s10, s12
 800b2f2:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 800b2f6:	ee20 5a26 	vmul.f32	s10, s0, s13
 800b2fa:	bb92      	cbnz	r2, 800b362 <__ieee754_expf+0x116>
 800b2fc:	ee76 6ac6 	vsub.f32	s13, s13, s12
 800b300:	eec5 7a26 	vdiv.f32	s15, s10, s13
 800b304:	ee37 0ac0 	vsub.f32	s0, s15, s0
 800b308:	ee35 0ac0 	vsub.f32	s0, s11, s0
 800b30c:	4770      	bx	lr
 800b30e:	4b30      	ldr	r3, [pc, #192]	; (800b3d0 <__ieee754_expf+0x184>)
 800b310:	ed9f 7a30 	vldr	s14, [pc, #192]	; 800b3d4 <__ieee754_expf+0x188>
 800b314:	eddf 6a30 	vldr	s13, [pc, #192]	; 800b3d8 <__ieee754_expf+0x18c>
 800b318:	4413      	add	r3, r2
 800b31a:	edd3 7a00 	vldr	s15, [r3]
 800b31e:	eee0 7a07 	vfma.f32	s15, s0, s14
 800b322:	eeb0 7a40 	vmov.f32	s14, s0
 800b326:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800b32a:	ee17 2a90 	vmov	r2, s15
 800b32e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b332:	eea7 7ae6 	vfms.f32	s14, s15, s13
 800b336:	eddf 6a29 	vldr	s13, [pc, #164]	; 800b3dc <__ieee754_expf+0x190>
 800b33a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800b33e:	e7be      	b.n	800b2be <__ieee754_expf+0x72>
 800b340:	f1b1 5f50 	cmp.w	r1, #872415232	; 0x34000000
 800b344:	d20b      	bcs.n	800b35e <__ieee754_expf+0x112>
 800b346:	eddf 6a26 	vldr	s13, [pc, #152]	; 800b3e0 <__ieee754_expf+0x194>
 800b34a:	ee70 6a26 	vadd.f32	s13, s0, s13
 800b34e:	eef4 6ae5 	vcmpe.f32	s13, s11
 800b352:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b356:	dd02      	ble.n	800b35e <__ieee754_expf+0x112>
 800b358:	ee30 0a25 	vadd.f32	s0, s0, s11
 800b35c:	4770      	bx	lr
 800b35e:	2200      	movs	r2, #0
 800b360:	e7af      	b.n	800b2c2 <__ieee754_expf+0x76>
 800b362:	ee76 6a66 	vsub.f32	s13, s12, s13
 800b366:	f112 0f7d 	cmn.w	r2, #125	; 0x7d
 800b36a:	ee85 0a26 	vdiv.f32	s0, s10, s13
 800b36e:	bfb8      	it	lt
 800b370:	3264      	addlt	r2, #100	; 0x64
 800b372:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800b376:	ee37 0ac7 	vsub.f32	s0, s15, s14
 800b37a:	ee75 7ac0 	vsub.f32	s15, s11, s0
 800b37e:	ee17 3a90 	vmov	r3, s15
 800b382:	bfab      	itete	ge
 800b384:	eb03 53c2 	addge.w	r3, r3, r2, lsl #23
 800b388:	eb03 53c2 	addlt.w	r3, r3, r2, lsl #23
 800b38c:	ee00 3a10 	vmovge	s0, r3
 800b390:	eddf 7a14 	vldrlt	s15, [pc, #80]	; 800b3e4 <__ieee754_expf+0x198>
 800b394:	bfbc      	itt	lt
 800b396:	ee00 3a10 	vmovlt	s0, r3
 800b39a:	ee20 0a27 	vmullt.f32	s0, s0, s15
 800b39e:	4770      	bx	lr
 800b3a0:	00000000 	.word	0x00000000
 800b3a4:	42b17217 	.word	0x42b17217
 800b3a8:	42cff1b5 	.word	0x42cff1b5
 800b3ac:	3eb17218 	.word	0x3eb17218
 800b3b0:	3f851591 	.word	0x3f851591
 800b3b4:	08061b48 	.word	0x08061b48
 800b3b8:	08061b50 	.word	0x08061b50
 800b3bc:	3331bb4c 	.word	0x3331bb4c
 800b3c0:	b5ddea0e 	.word	0xb5ddea0e
 800b3c4:	388ab355 	.word	0x388ab355
 800b3c8:	bb360b61 	.word	0xbb360b61
 800b3cc:	3e2aaaab 	.word	0x3e2aaaab
 800b3d0:	08061b40 	.word	0x08061b40
 800b3d4:	3fb8aa3b 	.word	0x3fb8aa3b
 800b3d8:	3f317180 	.word	0x3f317180
 800b3dc:	3717f7d1 	.word	0x3717f7d1
 800b3e0:	7149f2ca 	.word	0x7149f2ca
 800b3e4:	0d800000 	.word	0x0d800000

0800b3e8 <with_errnof>:
 800b3e8:	b513      	push	{r0, r1, r4, lr}
 800b3ea:	4604      	mov	r4, r0
 800b3ec:	ed8d 0a01 	vstr	s0, [sp, #4]
 800b3f0:	f7fe feb2 	bl	800a158 <__errno>
 800b3f4:	ed9d 0a01 	vldr	s0, [sp, #4]
 800b3f8:	6004      	str	r4, [r0, #0]
 800b3fa:	b002      	add	sp, #8
 800b3fc:	bd10      	pop	{r4, pc}

0800b3fe <xflowf>:
 800b3fe:	b130      	cbz	r0, 800b40e <xflowf+0x10>
 800b400:	eef1 7a40 	vneg.f32	s15, s0
 800b404:	ee27 0a80 	vmul.f32	s0, s15, s0
 800b408:	2022      	movs	r0, #34	; 0x22
 800b40a:	f7ff bfed 	b.w	800b3e8 <with_errnof>
 800b40e:	eef0 7a40 	vmov.f32	s15, s0
 800b412:	e7f7      	b.n	800b404 <xflowf+0x6>

0800b414 <__math_uflowf>:
 800b414:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800b41c <__math_uflowf+0x8>
 800b418:	f7ff bff1 	b.w	800b3fe <xflowf>
 800b41c:	10000000 	.word	0x10000000

0800b420 <__math_oflowf>:
 800b420:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800b428 <__math_oflowf+0x8>
 800b424:	f7ff bfeb 	b.w	800b3fe <xflowf>
 800b428:	70000000 	.word	0x70000000

0800b42c <finitef>:
 800b42c:	b082      	sub	sp, #8
 800b42e:	ed8d 0a01 	vstr	s0, [sp, #4]
 800b432:	9801      	ldr	r0, [sp, #4]
 800b434:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 800b438:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
 800b43c:	bfac      	ite	ge
 800b43e:	2000      	movge	r0, #0
 800b440:	2001      	movlt	r0, #1
 800b442:	b002      	add	sp, #8
 800b444:	4770      	bx	lr
	...

0800b448 <_close>:
 800b448:	4b02      	ldr	r3, [pc, #8]	; (800b454 <_close+0xc>)
 800b44a:	2258      	movs	r2, #88	; 0x58
 800b44c:	601a      	str	r2, [r3, #0]
 800b44e:	f04f 30ff 	mov.w	r0, #4294967295
 800b452:	4770      	bx	lr
 800b454:	200224f4 	.word	0x200224f4

0800b458 <_fstat>:
 800b458:	4b02      	ldr	r3, [pc, #8]	; (800b464 <_fstat+0xc>)
 800b45a:	2258      	movs	r2, #88	; 0x58
 800b45c:	601a      	str	r2, [r3, #0]
 800b45e:	f04f 30ff 	mov.w	r0, #4294967295
 800b462:	4770      	bx	lr
 800b464:	200224f4 	.word	0x200224f4

0800b468 <_isatty>:
 800b468:	4b02      	ldr	r3, [pc, #8]	; (800b474 <_isatty+0xc>)
 800b46a:	2258      	movs	r2, #88	; 0x58
 800b46c:	601a      	str	r2, [r3, #0]
 800b46e:	2000      	movs	r0, #0
 800b470:	4770      	bx	lr
 800b472:	bf00      	nop
 800b474:	200224f4 	.word	0x200224f4

0800b478 <_lseek>:
 800b478:	4b02      	ldr	r3, [pc, #8]	; (800b484 <_lseek+0xc>)
 800b47a:	2258      	movs	r2, #88	; 0x58
 800b47c:	601a      	str	r2, [r3, #0]
 800b47e:	f04f 30ff 	mov.w	r0, #4294967295
 800b482:	4770      	bx	lr
 800b484:	200224f4 	.word	0x200224f4

0800b488 <_read>:
 800b488:	4b02      	ldr	r3, [pc, #8]	; (800b494 <_read+0xc>)
 800b48a:	2258      	movs	r2, #88	; 0x58
 800b48c:	601a      	str	r2, [r3, #0]
 800b48e:	f04f 30ff 	mov.w	r0, #4294967295
 800b492:	4770      	bx	lr
 800b494:	200224f4 	.word	0x200224f4

0800b498 <_write>:
 800b498:	4b02      	ldr	r3, [pc, #8]	; (800b4a4 <_write+0xc>)
 800b49a:	2258      	movs	r2, #88	; 0x58
 800b49c:	601a      	str	r2, [r3, #0]
 800b49e:	f04f 30ff 	mov.w	r0, #4294967295
 800b4a2:	4770      	bx	lr
 800b4a4:	200224f4 	.word	0x200224f4

0800b4a8 <_init>:
 800b4a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b4aa:	bf00      	nop
 800b4ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b4ae:	bc08      	pop	{r3}
 800b4b0:	469e      	mov	lr, r3
 800b4b2:	4770      	bx	lr

0800b4b4 <_fini>:
 800b4b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b4b6:	bf00      	nop
 800b4b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b4ba:	bc08      	pop	{r3}
 800b4bc:	469e      	mov	lr, r3
 800b4be:	4770      	bx	lr
