
---------- Begin Simulation Statistics ----------
final_tick                               2542239095500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 194901                       # Simulator instruction rate (inst/s)
host_mem_usage                                 746816                       # Number of bytes of host memory used
host_op_rate                                   194899                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    21.54                       # Real time elapsed on the host
host_tick_rate                              567862351                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4197261                       # Number of instructions simulated
sim_ops                                       4197261                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012229                       # Number of seconds simulated
sim_ticks                                 12229250500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             51.685197                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  383852                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               742673                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2610                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            124840                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            960414                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              25327                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          213966                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           188639                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1170728                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   73173                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        30726                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4197261                       # Number of instructions committed
system.cpu.committedOps                       4197261                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.823958                       # CPI: cycles per instruction
system.cpu.discardedOps                        340522                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   621348                       # DTB accesses
system.cpu.dtb.data_acv                           130                       # DTB access violations
system.cpu.dtb.data_hits                      1484764                       # DTB hits
system.cpu.dtb.data_misses                       8499                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   419286                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       880152                       # DTB read hits
system.cpu.dtb.read_misses                       7619                       # DTB read misses
system.cpu.dtb.write_accesses                  202062                       # DTB write accesses
system.cpu.dtb.write_acv                           87                       # DTB write access violations
system.cpu.dtb.write_hits                      604612                       # DTB write hits
system.cpu.dtb.write_misses                       880                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18302                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3732466                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1187835                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           694530                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        17121548                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.171705                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                 1015627                       # ITB accesses
system.cpu.itb.fetch_acv                          451                       # ITB acv
system.cpu.itb.fetch_hits                     1010139                       # ITB hits
system.cpu.itb.fetch_misses                      5488                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.41%      9.41% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.81% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4237     69.42%     79.24% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.82%     80.06% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.12% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.17% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.70%     94.87% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.85%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6103                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14447                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2438     47.32%     47.32% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.42% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.67% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2696     52.33%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5152                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2425     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2425     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4868                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11271854000     92.14%     92.14% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9297500      0.08%     92.21% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                19811500      0.16%     92.38% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               932569000      7.62%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12233532000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994668                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.899481                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.944876                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 871                      
system.cpu.kern.mode_good::user                   871                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 871                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.592114                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743809                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8217497500     67.17%     67.17% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           4016034500     32.83%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24444673                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85415      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2542189     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839624     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592750     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104944      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4197261                       # Class of committed instruction
system.cpu.quiesceCycles                        13828                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7323125                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          442                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       158651                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        318917                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542239095500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542239095500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22822455                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22822455                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22822455                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22822455                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117038.230769                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117038.230769                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117038.230769                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117038.230769                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13058490                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13058490                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13058490                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13058490                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66966.615385                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66966.615385                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66966.615385                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66966.615385                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22472958                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22472958                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117046.656250                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117046.656250                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12858993                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12858993                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66973.921875                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66973.921875                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542239095500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.295762                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539718974000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.295762                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.205985                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.205985                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542239095500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             131194                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34886                       # Transaction distribution
system.membus.trans_dist::WritebackClean        89159                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34590                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28987                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28987                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          89749                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41339                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       268586                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       268586                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       209954                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       210374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 479334                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11445568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11445568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6721984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6722425                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18179257                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               74                       # Total snoops (count)
system.membus.snoopTraffic                       4736                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            160490                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002760                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052466                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  160047     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     443      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              160490                       # Request fanout histogram
system.membus.reqLayer0.occupancy              357500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           838362038                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          378348250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542239095500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          475934500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542239095500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542239095500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542239095500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542239095500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542239095500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542239095500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542239095500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542239095500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542239095500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542239095500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542239095500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542239095500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542239095500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542239095500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542239095500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542239095500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542239095500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542239095500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542239095500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542239095500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542239095500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542239095500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542239095500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542239095500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542239095500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542239095500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542239095500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542239095500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5739392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4500544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10239936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5739392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5739392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2232704                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2232704                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           89678                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           70321                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              159999                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34886                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34886                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         469316742                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         368014704                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             837331446                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    469316742                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        469316742                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      182570796                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            182570796                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      182570796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        469316742                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        368014704                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1019902242                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    121839.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     79725.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69816.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000145664500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7493                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7493                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              415194                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             114401                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      159999                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123819                       # Number of write requests accepted
system.mem_ctrls.readBursts                    159999                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123819                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10458                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1980                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8956                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6662                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10471                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7267                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8719                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10044                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8817                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8778                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12062                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9436                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10841                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12217                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8891                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13795                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5603                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6982                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7280                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4463                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9185                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8141                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7895                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9770                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7619                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6998                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10921                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8589                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8210                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8140                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5504                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10099                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3200                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5807                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.68                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2039446500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  747705000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4843340250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13638.04                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32388.04                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   105926                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   82324                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.83                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.57                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                159999                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123819                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  137056                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12174                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     311                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        83097                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.969469                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.597304                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.828187                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35127     42.27%     42.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24653     29.67%     71.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10229     12.31%     84.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4735      5.70%     89.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2540      3.06%     93.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1441      1.73%     94.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          943      1.13%     95.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          583      0.70%     96.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2846      3.42%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        83097                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7493                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.957293                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.377379                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.612369                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1334     17.80%     17.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5673     75.71%     93.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           309      4.12%     97.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            80      1.07%     98.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            33      0.44%     99.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            21      0.28%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           14      0.19%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            9      0.12%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            9      0.12%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            7      0.09%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            2      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7493                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7493                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.257974                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.241161                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.773660                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6656     88.83%     88.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               78      1.04%     89.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              501      6.69%     96.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              189      2.52%     99.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               61      0.81%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                7      0.09%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7493                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9570624                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  669312                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7796544                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10239936                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7924416                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       782.60                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       637.53                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    837.33                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    647.99                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.09                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.11                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.98                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12229245500                       # Total gap between requests
system.mem_ctrls.avgGap                      43088.34                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5102400                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4468224                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7796544                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417229167.069559991360                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 365371859.869907796383                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 637532447.307379961014                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        89678                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        70321                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       123819                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2584014500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2259325750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 300154895500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28814.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32128.75                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2424142.46                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.37                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            318758160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            169393620                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           569964780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          315653400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     964984800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5348066040                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        192397920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7879218720                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.292855                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    446568250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    408200000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11374482250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            274661520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            145959495                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           497757960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          320252220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     964984800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5281709490                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        248277120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7733602605                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        632.385656                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    591176750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    408200000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11229873750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542239095500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                51500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1004455                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              138000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              142000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               15500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12222050500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542239095500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1736380                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1736380                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1736380                       # number of overall hits
system.cpu.icache.overall_hits::total         1736380                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        89750                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          89750                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        89750                       # number of overall misses
system.cpu.icache.overall_misses::total         89750                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5520231000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5520231000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5520231000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5520231000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1826130                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1826130                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1826130                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1826130                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.049148                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.049148                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.049148                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.049148                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61506.752089                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61506.752089                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61506.752089                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61506.752089                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        89159                       # number of writebacks
system.cpu.icache.writebacks::total             89159                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        89750                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        89750                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        89750                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        89750                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5430482000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5430482000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5430482000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5430482000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.049148                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.049148                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.049148                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.049148                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60506.763231                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60506.763231                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60506.763231                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60506.763231                       # average overall mshr miss latency
system.cpu.icache.replacements                  89159                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1736380                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1736380                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        89750                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         89750                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5520231000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5520231000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1826130                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1826130                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.049148                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.049148                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61506.752089                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61506.752089                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        89750                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        89750                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5430482000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5430482000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.049148                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.049148                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60506.763231                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60506.763231                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542239095500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.825363                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1787389                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             89237                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             20.029685                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.825363                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995753                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995753                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           84                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           70                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          351                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3742009                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3742009                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542239095500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1340759                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1340759                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1340759                       # number of overall hits
system.cpu.dcache.overall_hits::total         1340759                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       106020                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         106020                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       106020                       # number of overall misses
system.cpu.dcache.overall_misses::total        106020                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6793622500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6793622500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6793622500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6793622500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1446779                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1446779                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1446779                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1446779                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.073280                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073280                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.073280                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073280                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64078.687983                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64078.687983                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64078.687983                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64078.687983                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34710                       # number of writebacks
system.cpu.dcache.writebacks::total             34710                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36566                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36566                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36566                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36566                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69454                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69454                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69454                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69454                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4422236000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4422236000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4422236000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4422236000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21616500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21616500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048006                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048006                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048006                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048006                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63671.437210                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63671.437210                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63671.437210                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63671.437210                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 103925.480769                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 103925.480769                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  69297                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       809698                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          809698                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49567                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49567                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3317749000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3317749000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       859265                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       859265                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.057685                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.057685                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66934.633930                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66934.633930                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9113                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9113                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40454                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40454                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2701138000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2701138000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21616500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21616500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047080                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047080                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66770.603649                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66770.603649                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200152.777778                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200152.777778                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531061                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531061                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56453                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56453                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3475873500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3475873500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587514                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587514                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096088                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096088                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61571.103396                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61571.103396                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27453                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27453                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29000                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29000                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1721098000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1721098000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049361                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049361                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59348.206897                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59348.206897                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10302                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10302                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          884                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          884                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     62942000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     62942000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11186                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11186                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.079027                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.079027                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 71201.357466                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 71201.357466                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          884                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          884                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     62058000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     62058000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.079027                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.079027                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 70201.357466                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70201.357466                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11120                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11120                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11120                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11120                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542239095500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.309159                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1402096                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69297                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.233141                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.309159                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978818                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978818                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          743                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          230                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3008491                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3008491                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3207011321000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 212829                       # Simulator instruction rate (inst/s)
host_mem_usage                                 749888                       # Number of bytes of host memory used
host_op_rate                                   212829                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1772.27                       # Real time elapsed on the host
host_tick_rate                              373794903                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   377190578                       # Number of instructions simulated
sim_ops                                     377190578                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.662465                       # Number of seconds simulated
sim_ticks                                662465195500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             73.815606                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                58190741                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             78832572                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect             156950                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect          12271223                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          79755902                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            3240053                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         9933151                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          6693098                       # Number of indirect misses.
system.cpu.branchPred.lookups               114503043                       # Number of BP lookups
system.cpu.branchPred.usedRAS                10481708                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       538100                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   372254114                       # Number of instructions committed
system.cpu.committedOps                     372254114                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.558805                       # CPI: cycles per instruction
system.cpu.discardedOps                      22701087                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                103721094                       # DTB accesses
system.cpu.dtb.data_acv                            38                       # DTB access violations
system.cpu.dtb.data_hits                    107529941                       # DTB hits
system.cpu.dtb.data_misses                    1140225                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 71064154                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                     71445417                       # DTB read hits
system.cpu.dtb.read_misses                    1105051                       # DTB read misses
system.cpu.dtb.write_accesses                32656940                       # DTB write accesses
system.cpu.dtb.write_acv                           25                       # DTB write access violations
system.cpu.dtb.write_hits                    36084524                       # DTB write hits
system.cpu.dtb.write_misses                     35174                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              378933                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          300330577                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          87066697                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         38975720                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       609670928                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.280993                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               208399620                       # ITB accesses
system.cpu.itb.fetch_acv                          459                       # ITB acv
system.cpu.itb.fetch_hits                   208397967                       # ITB hits
system.cpu.itb.fetch_misses                      1653                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   188      0.06%      0.06% # number of callpals executed
system.cpu.kern.callpal::tbi                        9      0.00%      0.06% # number of callpals executed
system.cpu.kern.callpal::swpipl                 23858      7.19%      7.25% # number of callpals executed
system.cpu.kern.callpal::rdps                    1535      0.46%      7.71% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%      7.71% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%      7.71% # number of callpals executed
system.cpu.kern.callpal::rti                     3616      1.09%      8.80% # number of callpals executed
system.cpu.kern.callpal::callsys                  180      0.05%      8.86% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.00%      8.86% # number of callpals executed
system.cpu.kern.callpal::rdunique              302446     91.14%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                 331839                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                    1301737                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       99                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                    10196     36.15%     36.15% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      51      0.18%     36.33% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     678      2.40%     38.74% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   17278     61.26%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                28203                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     10195     48.27%     48.27% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       51      0.24%     48.52% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      678      3.21%     51.73% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    10195     48.27%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 21119                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             647387536000     97.77%     97.77% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                86082500      0.01%     97.79% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               936431500      0.14%     97.93% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             13719891000      2.07%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         662129941000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999902                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.590057                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.748821                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                3523                      
system.cpu.kern.mode_good::user                  3523                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              3804                       # number of protection mode switches
system.cpu.kern.mode_switch::user                3523                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.926130                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.961649                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        51894135500      7.84%      7.84% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         610235805500     92.16%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      188                       # number of times the context was actually changed
system.cpu.numCycles                       1324779876                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        99                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            28703463      7.71%      7.71% # Class of committed instruction
system.cpu.op_class_0::IntAlu               224570938     60.33%     68.04% # Class of committed instruction
system.cpu.op_class_0::IntMult                 220876      0.06%     68.10% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.10% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                229368      0.06%     68.16% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.16% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 40946      0.01%     68.17% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                 13654      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::MemRead               72322158     19.43%     87.60% # Class of committed instruction
system.cpu.op_class_0::MemWrite              35928614      9.65%     97.25% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             42049      0.01%     97.26% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            42069      0.01%     97.28% # Class of committed instruction
system.cpu.op_class_0::IprAccess             10139979      2.72%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                372254114                       # Class of committed instruction
system.cpu.quiesceCycles                       150515                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       715108948                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1957888                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 236                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        242                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          149                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      6346899                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      12693647                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 664772225500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 664772225500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        30666                       # number of demand (read+write) misses
system.iocache.demand_misses::total             30666                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        30666                       # number of overall misses
system.iocache.overall_misses::total            30666                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   3613541116                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   3613541116                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   3613541116                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   3613541116                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        30666                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           30666                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        30666                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          30666                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117835.424118                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117835.424118                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117835.424118                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117835.424118                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs            38                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    6                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     6.333333                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          30592                       # number of writebacks
system.iocache.writebacks::total                30592                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        30666                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        30666                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        30666                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        30666                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   2078511715                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   2078511715                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   2078511715                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   2078511715                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67779.029381                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67779.029381                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67779.029381                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67779.029381                       # average overall mshr miss latency
system.iocache.replacements                     30666                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           74                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               74                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      8526467                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      8526467                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           74                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             74                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115222.527027                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115222.527027                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           74                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           74                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      4826467                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      4826467                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65222.527027                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65222.527027                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        30592                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        30592                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   3605014649                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   3605014649                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        30592                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        30592                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117841.744541                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117841.744541                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        30592                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        30592                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   2073685248                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   2073685248                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67785.213389                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67785.213389                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 664772225500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  30682                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                30682                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               275994                       # Number of tag accesses
system.iocache.tags.data_accesses              275994                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 664772225500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1205                       # Transaction distribution
system.membus.trans_dist::ReadResp            5846701                       # Transaction distribution
system.membus.trans_dist::WriteReq               1612                       # Transaction distribution
system.membus.trans_dist::WriteResp              1612                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       998916                       # Transaction distribution
system.membus.trans_dist::WritebackClean      3680231                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1667597                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               13                       # Transaction distribution
system.membus.trans_dist::ReadExReq            470657                       # Transaction distribution
system.membus.trans_dist::ReadExResp           470657                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        3680232                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2165264                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         30592                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        61332                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        61332                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port     11040695                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total     11040695                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         5634                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      7907554                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      7913188                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               19015215                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1957888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1957888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port    471069632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total    471069632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         8803                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    230666944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    230675747                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               703703267                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               74                       # Total snoops (count)
system.membus.snoopTraffic                       4736                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           6349575                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000023                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004779                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 6349430    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                     145      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             6349575                       # Request fanout histogram
system.membus.reqLayer0.occupancy             5217500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         32580154127                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               4.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy             402967                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy        14274164000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 664772225500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy        19138375250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              2.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 664772225500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 664772225500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 664772225500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 664772225500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 664772225500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 664772225500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 664772225500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 664772225500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 664772225500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 664772225500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 664772225500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 664772225500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 664772225500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 664772225500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 664772225500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 664772225500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 664772225500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 664772225500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 664772225500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 664772225500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 664772225500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 664772225500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 664772225500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 664772225500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 664772225500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 664772225500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 664772225500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 664772225500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst      235534848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      168694208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          404229056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst    235534848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     235534848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     63930624                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        63930624                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst         3680232                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         2635847                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6316079                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       998916                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             998916                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         355542977                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         254646145                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             610189122                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    355542977                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        355542977                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       96504125                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             96504125                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       96504125                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        355542977                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        254646145                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            706693247                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   4356249.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples   2165195.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   2625308.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000154328500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       257334                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       257334                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            14097812                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4103977                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     6316079                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    4679108                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6316079                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  4679108                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                1525576                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                322859                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            163285                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            243166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            370202                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            160915                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            196675                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            345575                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            293750                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            481500                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            181679                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            177213                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           575748                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           267375                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           287469                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           212231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           402983                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           430737                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            111113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            350714                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            323355                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            107120                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            154343                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            316243                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            186113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            598860                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             85257                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             77627                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           453631                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           278530                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           268920                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           124944                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           406239                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           513236                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.15                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  66028458000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                23952515000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            155850389250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13783.20                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32533.20                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       145                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3042724                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3078061                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 63.52                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.66                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6316079                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              4679108                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4601974                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  183560                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4969                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  90088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  96552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 244249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 263621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 260629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 259294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 262143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 275245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 260580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 260256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 259888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 258440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 257551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 257713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 257605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 257315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 257607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 257651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    492                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3025969                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    193.456533                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   138.456507                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   196.721925                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1126167     37.22%     37.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1178534     38.95%     76.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       315905     10.44%     86.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       155051      5.12%     91.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       104816      3.46%     95.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        36752      1.21%     96.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        25178      0.83%     97.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        16451      0.54%     97.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        67115      2.22%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3025969                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       257334                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.615877                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      9.712066                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7           14801      5.75%      5.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15          87050     33.83%     39.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23         94165     36.59%     76.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31         36649     14.24%     90.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39         19145      7.44%     97.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47          3430      1.33%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           576      0.22%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63           385      0.15%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71           303      0.12%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79           212      0.08%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87           154      0.06%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95           125      0.05%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103          109      0.04%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           80      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           51      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           46      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135           40      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143           13      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        257334                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       257334                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.928369                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.880600                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.304264                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           160602     62.41%     62.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             4097      1.59%     64.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            58615     22.78%     86.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            20412      7.93%     94.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20            12395      4.82%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              835      0.32%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              189      0.07%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              107      0.04%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               51      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               22      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        257334                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              306592192                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                97636864                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               278799680                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               404229056                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            299462912                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       462.80                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       420.85                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    610.19                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    452.04                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.90                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.62                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.29                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  662464893000                       # Total gap between requests
system.mem_ctrls.avgGap                      60250.44                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst    138572480                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    168019712                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    278799680                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 209176996.680424094200                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 253627983.992707729340                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 420851815.150189220905                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst      3680232                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      2635847                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      4679108                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  68705239750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  87145149500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 16022903469250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     18668.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33061.54                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3424350.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    66.92                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          11222459220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           5964867150                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         18103384320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        11527988940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     52294800480.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     285434199210                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      14023629600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       398571328920                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        601.648708                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  33957155250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  22121320000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 606393584500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          10383409260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           5518897725                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         16101528240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        11212194600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     52294800480.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     283067350020                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      16016728320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       394594908645                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        595.646249                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  39152937750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  22121320000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 601197705250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 664772225500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1279                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1279                       # Transaction distribution
system.iobus.trans_dist::WriteReq               32204                       # Transaction distribution
system.iobus.trans_dist::WriteResp              32204                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1590                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           56                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         2260                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1584                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         5634                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        61332                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        61332                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   66966                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         6360                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          224                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          198                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1130                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          891                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         8803                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1958480                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1958480                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1967283                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1902000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                49000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            30740000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             4022000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           159775116                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1524000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1604500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              138000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 198                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            99                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    284282.124888                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           99    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              99                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    664693025500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     79200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 664772225500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    208049028                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        208049028                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    208049028                       # number of overall hits
system.cpu.icache.overall_hits::total       208049028                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      3680231                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        3680231                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      3680231                       # number of overall misses
system.cpu.icache.overall_misses::total       3680231                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst 176410871500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 176410871500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst 176410871500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 176410871500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    211729259                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    211729259                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    211729259                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    211729259                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.017382                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.017382                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.017382                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.017382                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 47934.727874                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 47934.727874                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 47934.727874                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 47934.727874                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      3680231                       # number of writebacks
system.cpu.icache.writebacks::total           3680231                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      3680231                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      3680231                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      3680231                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      3680231                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst 172730639500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 172730639500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst 172730639500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 172730639500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.017382                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.017382                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.017382                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.017382                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 46934.727603                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 46934.727603                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 46934.727603                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 46934.727603                       # average overall mshr miss latency
system.cpu.icache.replacements                3680231                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    208049028                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       208049028                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      3680231                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       3680231                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst 176410871500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 176410871500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    211729259                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    211729259                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.017382                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.017382                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 47934.727874                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 47934.727874                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      3680231                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      3680231                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst 172730639500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 172730639500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.017382                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.017382                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 46934.727603                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 46934.727603                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 664772225500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999983                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           211787190                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           3680743                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             57.539250                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999983                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           43                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          223                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           97                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          132                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         427138750                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        427138750                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 664772225500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    100883077                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        100883077                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    100883077                       # number of overall hits
system.cpu.dcache.overall_hits::total       100883077                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      3012132                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3012132                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      3012132                       # number of overall misses
system.cpu.dcache.overall_misses::total       3012132                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 197190319000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 197190319000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 197190319000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 197190319000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    103895209                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    103895209                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    103895209                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    103895209                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.028992                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.028992                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.028992                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.028992                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65465.364400                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65465.364400                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65465.364400                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65465.364400                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       968324                       # number of writebacks
system.cpu.dcache.writebacks::total            968324                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       383735                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       383735                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       383735                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       383735                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      2628397                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2628397                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2628397                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2628397                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         2817                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         2817                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 170725996500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 170725996500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 170725996500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 170725996500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    241433000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    241433000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.025299                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.025299                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.025299                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.025299                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64954.417655                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64954.417655                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64954.417655                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64954.417655                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 85705.715300                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 85705.715300                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                2635847                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     67322857                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        67322857                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      2163251                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2163251                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 144870706500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 144870706500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     69486108                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     69486108                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.031132                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.031132                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66968.977017                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66968.977017                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         5497                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         5497                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      2157754                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2157754                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1205                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1205                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data 142325877000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 142325877000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    241433000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    241433000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.031053                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.031053                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 65960.196111                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65960.196111                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200359.336100                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200359.336100                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     33560220                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       33560220                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       848881                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       848881                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  52319612500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  52319612500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     34409101                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     34409101                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.024670                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.024670                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61633.624148                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61633.624148                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       378238                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       378238                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       470643                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       470643                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         1612                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1612                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  28400119500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  28400119500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.013678                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.013678                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60343.231494                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60343.231494                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data      1533354                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total      1533354                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         7465                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         7465                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    552332500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    552332500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data      1540819                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total      1540819                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.004845                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.004845                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 73989.618218                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 73989.618218                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         7463                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         7463                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    544736500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    544736500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.004844                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.004844                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 72991.625352                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 72991.625352                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data      1540524                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total      1540524                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data      1540524                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total      1540524                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 664772225500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           106624609                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2636871                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             40.436035                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          300                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          604                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           65                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         216588951                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        216588951                       # Number of data accesses

---------- End Simulation Statistics   ----------
