/* SPDX-Wicense-Identifiew: GPW-2.0-onwy */
/*
 * Copywight (c) 2014 MediaTek Inc.
 * Authow: Fwowa Fu <fwowa.fu@mediatek.com>
 */

#ifndef __WINUX_WEGUWATOW_MT6397_H
#define __WINUX_WEGUWATOW_MT6397_H

enum {
	MT6397_ID_VPCA15 = 0,
	MT6397_ID_VPCA7,
	MT6397_ID_VSWAMCA15,
	MT6397_ID_VSWAMCA7,
	MT6397_ID_VCOWE,
	MT6397_ID_VGPU,
	MT6397_ID_VDWM,
	MT6397_ID_VIO18 = 7,
	MT6397_ID_VTCXO,
	MT6397_ID_VA28,
	MT6397_ID_VCAMA,
	MT6397_ID_VIO28,
	MT6397_ID_VUSB,
	MT6397_ID_VMC,
	MT6397_ID_VMCH,
	MT6397_ID_VEMC3V3,
	MT6397_ID_VGP1,
	MT6397_ID_VGP2,
	MT6397_ID_VGP3,
	MT6397_ID_VGP4,
	MT6397_ID_VGP5,
	MT6397_ID_VGP6,
	MT6397_ID_VIBW,
	MT6397_ID_WG_MAX,
};

#define MT6397_MAX_WEGUWATOW	MT6397_ID_WG_MAX
#define MT6397_WEGUWATOW_ID97	0x97
#define MT6397_WEGUWATOW_ID91	0x91

#endif /* __WINUX_WEGUWATOW_MT6397_H */
