#***************************************************************************

#sjplacer

#Version:            1.1

#Build Date:         Dec  5 2017 15:35:27

#File Generated:     Nov 18 2019 07:11:39

#Purpose:            

#Copyright (C) 2010-2011 by Softjin Technologies Pvt Ltd. All rights reserved.

#***************************************************************************

Executing : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjplacer.exe --proj-name ComponentTest --netlist-vh2 ComponentTest_p.vh2 --arch p35_udb4x6 --arch-file C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\arch/udbdsi_4x6_24.cydata --ip-file C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc5/psoc5lp/ip_blocks.cydata --rrg-file C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata --irq-file C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc5/psoc5lp/irqconn.cydata --drq-file C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc5/psoc5lp/dmaconn.cydata --dsi-conn-file C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc5/psoc5lp/dsiconn.cydata --pins-file pins_68-QFN.xml --lib-file ComponentTest_p.lib --sdc-file ComponentTest.sdc --io-pcf ComponentTest.pci --outdir .

		Softjin Techologies Placer, Version 1.1

Build Date : Dec  5 2017	15:33:41

D2004: Option and Settings Summary
=============================================================
Netlist vh2 file          - ComponentTest_p.vh2
Architecture file         - C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\arch/udbdsi_4x6_24.cydata
Package                   - 
Defparam file             - 
SDC file                  - ComponentTest.sdc
Output directory          - .
Timing library            - ComponentTest_p.lib
IO Placement file         - ComponentTest.pci

D2050: Starting reading inputs for placer
=============================================================
D2065: Reading netlist file : "ComponentTest_p.vh2"
D2065: Reading arch file : "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\arch/udbdsi_4x6_24.cydata"
D2051: Reading of inputs for placer completed successfully

D2053: Starting placement of the design
=============================================================

Phase 2
Warning-1361: The design contains a combinational loop. Check the design for unintentional latches. Breaking the loop at \NSDSPI:Net_301\/main_0 --> \NSDSPI:Net_301\/q 
Phase 3

Design Statistics after Packing
    Number of Combinational MCs 	:	10
    Number of Sequential MCs    	:	6
    Number of DPs               	:	3
    Number of Controls          	:	2
    Number of Status            	:	1
    Number of SyncCells         	:	1
    Number of count7cells       	:	1

Device Utilization Summary after Packing
    Macrocells                  :	16/192
    UDBS                        :	4/24
    IOs                         :	5/72


D2088: Phase 3, elapsed time : 0.0 (sec)

Phase 4
D2088: Phase 4, elapsed time : 0.0 (sec)

Phase 5
D2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6

######################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
======================================================================

######################################################################
                     Clock Summary 
======================================================================
Number of clocks: 9
Clock: Clock_1              | Frequency: N/A       | Target:   0.0 MHz
Clock: Clock_1(routed)      | Frequency: N/A       | Target:   0.0 MHz
Clock: CyBUS_CLK            | Frequency:  92.0 MHz | Target:  62.0 MHz
Clock: CyILO                | Frequency: N/A       | Target:   0.0 MHz
Clock: CyIMO                | Frequency: N/A       | Target:  24.0 MHz
Clock: CyMASTER_CLK         | Frequency: N/A       | Target:  62.0 MHz
Clock: CyPLL_OUT            | Frequency: N/A       | Target:  62.0 MHz
Clock: SD_CLK               | Frequency:  35.8 MHz | Target:   0.3 MHz
Clock: SD_CLK(routed)       | Frequency: N/A       | Target:   0.3 MHz

======================================================================
                     End of Clock Summary
######################################################################

D2088: Phase 6, elapsed time : 0.0 (sec)

Phase 7
######################################################################
                     Clock Summary 
======================================================================
Number of clocks: 9
Clock: Clock_1              | Frequency: N/A       | Target:   0.0 MHz
Clock: Clock_1(routed)      | Frequency: N/A       | Target:   0.0 MHz
Clock: CyBUS_CLK            | Frequency:   5.7 MHz | Target:  62.0 MHz
Clock: CyILO                | Frequency: N/A       | Target:   0.0 MHz
Clock: CyIMO                | Frequency: N/A       | Target:  24.0 MHz
Clock: CyMASTER_CLK         | Frequency: N/A       | Target:  62.0 MHz
Clock: CyPLL_OUT            | Frequency: N/A       | Target:  62.0 MHz
Clock: SD_CLK               | Frequency:   5.7 MHz | Target:   0.3 MHz
Clock: SD_CLK(routed)       | Frequency: N/A       | Target:   0.3 MHz

======================================================================
                     End of Clock Summary
######################################################################
D2088: Phase 7, elapsed time : 0.1 (sec)

Final Design Statistics
    Number of Combinational MCs 	:	10
    Number of Sequential MCs    	:	6
    Number of DPs               	:	3
    Number of Controls          	:	2
    Number of Status            	:	1
    Number of SyncCells         	:	1
    Number of count7cells       	:	1
    Number of IOs       	:	5

Device Utilization Summary
    Macrocells                  :	16/192
    IOs                         :	5/72



######################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
======================================================================


######################################################################
                     Clock Summary 
======================================================================
Number of clocks: 9
Clock: Clock_1              | Frequency: N/A       | Target:   0.0 MHz
Clock: Clock_1(routed)      | Frequency: N/A       | Target:   0.0 MHz
Clock: CyBUS_CLK            | Frequency:   5.7 MHz | Target:  62.0 MHz
Clock: CyILO                | Frequency: N/A       | Target:   0.0 MHz
Clock: CyIMO                | Frequency: N/A       | Target:  24.0 MHz
Clock: CyMASTER_CLK         | Frequency: N/A       | Target:  62.0 MHz
Clock: CyPLL_OUT            | Frequency: N/A       | Target:  62.0 MHz
Clock: SD_CLK               | Frequency:   5.7 MHz | Target:   0.3 MHz
Clock: SD_CLK(routed)       | Frequency: N/A       | Target:   0.3 MHz

======================================================================
                     End of Clock Summary
######################################################################

Phase 8
D2088: Phase 8, elapsed time : 0.0 (sec)

D2054: Placement of the design completed successfully

I2076: Total run-time: 0.9 sec.

