// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="HTA128_theta,hls_ip_2018_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.748750,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=9,HLS_SYN_DSP=0,HLS_SYN_FF=1728,HLS_SYN_LUT=6090,HLS_VERSION=2018_2}" *)

module HTA128_theta (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        alloc_size,
        alloc_size_ap_vld,
        alloc_size_ap_ack,
        alloc_addr,
        alloc_addr_ap_vld,
        alloc_addr_ap_ack,
        alloc_free_target,
        alloc_free_target_ap_vld,
        alloc_free_target_ap_ack,
        alloc_cmd,
        alloc_cmd_ap_vld,
        alloc_cmd_ap_ack
);

parameter    ap_ST_fsm_state1 = 40'd1;
parameter    ap_ST_fsm_state2 = 40'd2;
parameter    ap_ST_fsm_state3 = 40'd4;
parameter    ap_ST_fsm_state4 = 40'd8;
parameter    ap_ST_fsm_state5 = 40'd16;
parameter    ap_ST_fsm_state6 = 40'd32;
parameter    ap_ST_fsm_state7 = 40'd64;
parameter    ap_ST_fsm_state8 = 40'd128;
parameter    ap_ST_fsm_state9 = 40'd256;
parameter    ap_ST_fsm_state10 = 40'd512;
parameter    ap_ST_fsm_state11 = 40'd1024;
parameter    ap_ST_fsm_state12 = 40'd2048;
parameter    ap_ST_fsm_state13 = 40'd4096;
parameter    ap_ST_fsm_state14 = 40'd8192;
parameter    ap_ST_fsm_state15 = 40'd16384;
parameter    ap_ST_fsm_state16 = 40'd32768;
parameter    ap_ST_fsm_state17 = 40'd65536;
parameter    ap_ST_fsm_pp0_stage0 = 40'd131072;
parameter    ap_ST_fsm_state20 = 40'd262144;
parameter    ap_ST_fsm_state21 = 40'd524288;
parameter    ap_ST_fsm_state22 = 40'd1048576;
parameter    ap_ST_fsm_state23 = 40'd2097152;
parameter    ap_ST_fsm_state24 = 40'd4194304;
parameter    ap_ST_fsm_state25 = 40'd8388608;
parameter    ap_ST_fsm_state26 = 40'd16777216;
parameter    ap_ST_fsm_state27 = 40'd33554432;
parameter    ap_ST_fsm_state28 = 40'd67108864;
parameter    ap_ST_fsm_state29 = 40'd134217728;
parameter    ap_ST_fsm_state30 = 40'd268435456;
parameter    ap_ST_fsm_state31 = 40'd536870912;
parameter    ap_ST_fsm_state32 = 40'd1073741824;
parameter    ap_ST_fsm_state33 = 40'd2147483648;
parameter    ap_ST_fsm_state34 = 40'd4294967296;
parameter    ap_ST_fsm_state35 = 40'd8589934592;
parameter    ap_ST_fsm_state36 = 40'd17179869184;
parameter    ap_ST_fsm_state37 = 40'd34359738368;
parameter    ap_ST_fsm_state38 = 40'd68719476736;
parameter    ap_ST_fsm_state39 = 40'd137438953472;
parameter    ap_ST_fsm_state40 = 40'd274877906944;
parameter    ap_ST_fsm_state41 = 40'd549755813888;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] alloc_size;
input   alloc_size_ap_vld;
output   alloc_size_ap_ack;
output  [31:0] alloc_addr;
output   alloc_addr_ap_vld;
input   alloc_addr_ap_ack;
input  [31:0] alloc_free_target;
input   alloc_free_target_ap_vld;
output   alloc_free_target_ap_ack;
input  [7:0] alloc_cmd;
input   alloc_cmd_ap_vld;
output   alloc_cmd_ap_ack;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg alloc_size_ap_ack;
reg[31:0] alloc_addr;
reg alloc_addr_ap_vld;
reg alloc_free_target_ap_ack;
reg alloc_cmd_ap_ack;

(* fsm_encoding = "none" *) reg   [39:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [5:0] group_tree_V_1_address0;
reg    group_tree_V_1_ce0;
reg    group_tree_V_1_we0;
reg   [3:0] group_tree_V_1_d0;
wire   [3:0] group_tree_V_1_q0;
reg   [5:0] group_tree_V_0_address0;
reg    group_tree_V_0_ce0;
reg    group_tree_V_0_we0;
reg   [3:0] group_tree_V_0_d0;
wire   [3:0] group_tree_V_0_q0;
wire   [2:0] group_tree_mask_V_address0;
reg    group_tree_mask_V_ce0;
wire   [30:0] group_tree_mask_V_q0;
reg   [2:0] shift_constant_V_address0;
reg    shift_constant_V_ce0;
wire   [4:0] shift_constant_V_q0;
reg   [2:0] buddy_tree_V_1_address0;
reg    buddy_tree_V_1_ce0;
reg    buddy_tree_V_1_we0;
reg   [63:0] buddy_tree_V_1_d0;
wire   [63:0] buddy_tree_V_1_q0;
reg   [2:0] buddy_tree_V_1_address1;
reg    buddy_tree_V_1_ce1;
reg    buddy_tree_V_1_we1;
reg   [63:0] buddy_tree_V_1_d1;
wire   [63:0] buddy_tree_V_1_q1;
reg   [2:0] buddy_tree_V_0_address0;
reg    buddy_tree_V_0_ce0;
reg    buddy_tree_V_0_we0;
reg   [63:0] buddy_tree_V_0_d0;
wire   [63:0] buddy_tree_V_0_q0;
reg   [2:0] buddy_tree_V_0_address1;
reg    buddy_tree_V_0_ce1;
reg    buddy_tree_V_0_we1;
reg   [63:0] buddy_tree_V_0_d1;
wire   [63:0] buddy_tree_V_0_q1;
reg   [6:0] addr_layer_map_V_address0;
reg    addr_layer_map_V_ce0;
reg    addr_layer_map_V_we0;
wire   [3:0] addr_layer_map_V_q0;
reg   [6:0] addr_tree_map_V_address0;
reg    addr_tree_map_V_ce0;
reg    addr_tree_map_V_we0;
wire   [7:0] addr_tree_map_V_d0;
wire   [7:0] addr_tree_map_V_q0;
reg   [4:0] mark_mask_V_address0;
reg    mark_mask_V_ce0;
wire   [3:0] mark_mask_V_q0;
reg    alloc_size_blk_n;
wire    ap_CS_fsm_state2;
reg    alloc_addr_blk_n;
wire    ap_CS_fsm_state33;
wire    ap_CS_fsm_state30;
wire    ap_CS_fsm_state29;
wire   [0:0] tmp_24_fu_2116_p2;
reg    alloc_free_target_blk_n;
reg    alloc_cmd_blk_n;
wire   [7:0] op_V_assign_log_2_64bit_fu_1152_ap_return;
reg   [31:0] reg_844;
reg    ap_sig_ioackin_alloc_addr_ap_ack;
reg    ap_block_state29_io;
reg   [3:0] p_03236_2_in_reg_869;
reg   [63:0] p_03240_1_in_reg_878;
reg   [12:0] p_03212_1_in_in_reg_887;
reg   [63:0] p_03184_4_reg_896;
reg   [4:0] reg_1248;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state32;
wire   [15:0] size_V_fu_1262_p1;
reg   [15:0] size_V_reg_2943;
reg    ap_block_state2;
wire   [15:0] free_target_V_fu_1266_p1;
reg   [15:0] free_target_V_reg_2948;
reg   [15:0] p_Result_3_fu_1276_p4;
reg   [15:0] p_Result_3_reg_2955;
wire   [0:0] tmp_fu_1286_p2;
reg   [0:0] tmp_reg_2961;
wire    ap_CS_fsm_state3;
wire   [15:0] r_V_21_fu_1302_p2;
wire   [0:0] tmp_s_fu_1292_p2;
wire   [0:0] tmp_6_fu_1307_p2;
reg   [0:0] tmp_6_reg_2988;
wire    ap_CS_fsm_state4;
reg   [3:0] ans_V_reg_3002;
wire    ap_CS_fsm_state5;
wire   [0:0] tmp_14_fu_1318_p3;
reg   [0:0] tmp_14_reg_3012;
reg   [7:0] addr_tree_map_V_load_reg_3017;
wire   [12:0] loc1_V_10_fu_1326_p1;
reg   [12:0] loc1_V_10_reg_3026;
wire   [10:0] loc1_V_9_cast_cast_fu_1330_p1;
reg   [10:0] loc1_V_9_cast_cast_reg_3032;
wire   [63:0] newIndex2_fu_1344_p1;
reg   [63:0] newIndex2_reg_3037;
wire  signed [63:0] tmp_V_fu_1370_p1;
reg  signed [63:0] tmp_V_reg_3058;
wire    ap_CS_fsm_state6;
wire   [63:0] tmp_8_fu_1385_p2;
reg   [63:0] tmp_8_reg_3066;
reg   [12:0] p_Result_4_fu_1393_p4;
wire    ap_CS_fsm_state7;
wire   [1:0] rec_bits_V_fu_1411_p1;
wire   [11:0] loc1_V_fu_1415_p4;
reg   [11:0] loc1_V_reg_3081;
wire    ap_CS_fsm_state8;
wire   [12:0] loc1_V_11_fu_1425_p1;
reg   [12:0] loc1_V_11_reg_3086;
wire   [0:0] tmp_98_fu_1429_p1;
reg   [0:0] tmp_98_reg_3091;
wire   [3:0] now1_V_1_fu_1433_p2;
reg   [3:0] now1_V_1_reg_3096;
wire   [0:0] tmp_27_fu_1439_p2;
reg   [0:0] tmp_27_reg_3101;
wire   [63:0] newIndex_fu_1455_p1;
reg   [63:0] newIndex_reg_3105;
wire   [63:0] tmp_39_fu_1503_p2;
reg   [63:0] tmp_39_reg_3121;
wire    ap_CS_fsm_state9;
reg   [12:0] p_Result_5_fu_1509_p4;
wire    ap_CS_fsm_state10;
wire   [12:0] p_Repl2_s_fu_1537_p2;
reg   [12:0] p_Repl2_s_reg_3136;
wire    ap_CS_fsm_state11;
wire   [3:0] p_Repl2_7_fu_1543_p2;
reg   [3:0] p_Repl2_7_reg_3142;
wire   [63:0] mask_V_load26_phi_ca_fu_1579_p3;
wire   [0:0] tmp_116_fu_1549_p3;
wire   [1:0] tmp_120_fu_1557_p1;
wire   [63:0] tmp_77_fu_1587_p5;
wire   [63:0] tmp_76_fu_1599_p5;
wire   [63:0] mask_V_load27_phi_ca_fu_1611_p3;
wire   [0:0] tmp_125_fu_1619_p1;
reg   [0:0] tmp_125_reg_3173;
wire   [63:0] newIndex15_fu_1633_p1;
reg   [63:0] newIndex15_reg_3178;
wire   [63:0] r_V_24_fu_1642_p2;
reg   [63:0] r_V_24_reg_3194;
wire    ap_CS_fsm_state12;
wire   [63:0] r_V_18_fu_1655_p2;
reg   [63:0] r_V_18_reg_3199;
wire   [31:0] cnt_fu_1661_p2;
wire    ap_CS_fsm_state13;
wire   [12:0] tmp_12_fu_1716_p3;
reg   [12:0] tmp_12_reg_3210;
wire   [12:0] r_V_fu_1742_p1;
reg   [12:0] r_V_reg_3215;
wire   [12:0] loc_tree_V_5_fu_1754_p2;
reg   [12:0] loc_tree_V_5_reg_3220;
wire    ap_CS_fsm_state15;
wire   [63:0] newIndex6_fu_1784_p1;
reg   [63:0] newIndex6_reg_3225;
wire   [0:0] tmp_59_fu_1790_p1;
reg   [0:0] tmp_59_reg_3246;
wire    ap_CS_fsm_state16;
wire   [3:0] r_V_4_fu_1801_p2;
reg   [3:0] r_V_4_reg_3250;
wire   [63:0] TMP_0_V_1_fu_1807_p1;
wire    ap_CS_fsm_state17;
reg   [12:0] p_Result_6_fu_1813_p4;
wire   [63:0] r_V_12_cast_fu_1828_p1;
wire   [3:0] now1_V_2_fu_1832_p2;
reg   [3:0] now1_V_2_reg_3271;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_state18_pp0_stage0_iter0;
wire    ap_block_state19_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire   [1:0] rec_bits_V_3_fu_1838_p1;
reg   [1:0] rec_bits_V_3_reg_3276;
wire   [0:0] tmp_22_fu_1856_p2;
reg   [0:0] tmp_22_reg_3281;
wire   [63:0] TMP_0_V_4_fu_1896_p2;
reg   [63:0] TMP_0_V_4_reg_3285;
reg   [12:0] p_Result_7_fu_1902_p4;
reg   [12:0] p_Result_7_reg_3291;
wire   [63:0] r_V_8_fu_1915_p2;
reg    ap_enable_reg_pp0_iter1;
wire   [3:0] tmp_95_fu_1920_p1;
reg   [3:0] tmp_95_reg_3302;
wire    ap_CS_fsm_state20;
wire   [63:0] newIndex11_fu_1954_p1;
reg   [63:0] newIndex11_reg_3310;
wire    ap_CS_fsm_state21;
wire   [0:0] tmp_61_fu_1938_p2;
wire   [63:0] TMP_0_V_7_fu_1960_p1;
wire   [0:0] tmp_108_fu_1977_p1;
reg   [0:0] tmp_108_reg_3331;
wire    ap_CS_fsm_state22;
wire   [63:0] tmp_66_fu_1989_p2;
reg   [63:0] tmp_66_reg_3335;
wire   [1:0] rec_bits_V_2_fu_2018_p1;
wire    ap_CS_fsm_state23;
wire   [3:0] now1_V_3_fu_2022_p2;
wire   [10:0] tmp_70_fu_2038_p1;
wire   [63:0] p_4_cast_fu_2080_p1;
reg   [63:0] p_4_cast_reg_3357;
wire    ap_CS_fsm_state25;
wire   [0:0] tmp_74_fu_2084_p1;
reg   [0:0] tmp_74_reg_3362;
wire   [63:0] newIndex4_fu_2098_p1;
reg   [63:0] newIndex4_reg_3367;
wire    ap_CS_fsm_state26;
wire    ap_CS_fsm_state27;
wire   [63:0] tmp_V_1_fu_2110_p2;
reg   [63:0] tmp_V_1_reg_3395;
wire    ap_CS_fsm_state28;
reg   [0:0] tmp_24_reg_3403;
wire   [0:0] grp_fu_1218_p3;
reg   [0:0] tmp_99_reg_3407;
wire   [12:0] r_V_13_fu_2135_p1;
wire   [63:0] TMP_0_V_fu_2144_p2;
wire   [63:0] newIndex8_fu_2176_p1;
reg   [63:0] newIndex8_reg_3431;
wire    ap_CS_fsm_state31;
wire   [0:0] tmp_102_fu_2182_p1;
reg   [0:0] tmp_102_reg_3457;
wire   [0:0] tmp_40_fu_2216_p2;
reg   [0:0] tmp_40_reg_3461;
wire   [0:0] tmp_41_fu_2222_p2;
reg   [0:0] tmp_41_reg_3466;
wire   [0:0] tmp_42_fu_2228_p2;
reg   [0:0] tmp_42_reg_3471;
wire   [12:0] r_V_9_fu_2254_p1;
reg   [12:0] r_V_9_reg_3477;
wire   [3:0] tmp_57_fu_2270_p2;
reg   [3:0] tmp_57_reg_3482;
wire   [1:0] tmp_45_fu_2294_p3;
reg   [1:0] tmp_45_reg_3488;
wire   [12:0] r_V_11_fu_2363_p3;
reg   [12:0] r_V_11_reg_3493;
reg   [0:0] tmp_111_reg_3498;
wire    ap_CS_fsm_state34;
wire   [3:0] now1_V_6_fu_2394_p2;
wire   [3:0] now2_V_3_fu_2404_p2;
wire   [63:0] newIndex13_fu_2447_p1;
reg   [63:0] newIndex13_reg_3546;
wire   [0:0] tmp_122_fu_2453_p3;
reg   [0:0] tmp_122_reg_3562;
wire    ap_CS_fsm_state35;
wire   [0:0] op2_assign_8_fu_2467_p2;
reg   [0:0] op2_assign_8_reg_3566;
wire   [0:0] tmp_75_fu_2473_p2;
reg   [0:0] tmp_75_reg_3571;
wire   [63:0] rhs_V_6_fu_2593_p2;
reg   [63:0] rhs_V_6_reg_3575;
wire   [63:0] newIndex17_fu_2609_p1;
reg   [63:0] newIndex17_reg_3581;
wire   [0:0] tmp_86_fu_2615_p2;
reg   [0:0] tmp_86_reg_3597;
wire   [0:0] tmp_133_fu_2621_p1;
reg   [0:0] tmp_133_reg_3601;
wire   [63:0] newIndex23_fu_2635_p1;
reg   [63:0] newIndex23_reg_3606;
wire   [3:0] now1_V_5_fu_2744_p2;
wire    ap_CS_fsm_state36;
wire   [3:0] now2_V_1_fu_2753_p2;
wire   [1:0] p_6_cast_fu_2823_p2;
reg   [1:0] p_6_cast_reg_3638;
wire    ap_CS_fsm_state39;
wire   [63:0] newIndex19_fu_2845_p1;
reg   [63:0] newIndex19_reg_3646;
wire    ap_CS_fsm_state40;
wire   [0:0] tmp_81_fu_2829_p2;
wire   [63:0] newIndex21_fu_2866_p1;
reg   [63:0] newIndex21_reg_3656;
wire   [2:0] now2_V_s_fu_2871_p2;
reg   [2:0] now2_V_s_reg_3666;
wire   [0:0] p_Repl2_6_fu_2877_p2;
reg   [0:0] p_Repl2_6_reg_3671;
wire   [7:0] tmp_85_fu_2917_p1;
wire    ap_CS_fsm_state41;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state18;
wire    op_V_assign_log_2_64bit_fu_1152_ap_ready;
reg   [12:0] p_03224_8_in_reg_786;
wire   [0:0] tmp_63_fu_1531_p2;
reg   [3:0] p_03236_1_in_reg_795;
reg   [1:0] p_Val2_3_reg_804;
reg   [3:0] p_03232_2_in_reg_816;
reg   [12:0] p_03216_3_in_reg_825;
reg   [63:0] TMP_0_V_3_reg_834;
reg   [63:0] mask_V_load_phi_reg_856;
reg   [3:0] ap_phi_mux_p_03236_2_in_phi_fu_872_p4;
wire    ap_block_pp0_stage0;
reg   [63:0] ap_phi_mux_p_03240_1_in_phi_fu_881_p4;
reg   [12:0] ap_phi_mux_p_03212_1_in_in_phi_fu_890_p4;
reg   [63:0] ap_phi_mux_p_03184_4_phi_fu_899_p4;
reg   [10:0] p_Val2_11_reg_906;
reg   [3:0] p_03236_3_reg_916;
reg   [1:0] p_Val2_2_reg_928;
reg   [7:0] p_03212_2_reg_937;
reg   [63:0] rhs_V_3_reg_948;
reg   [3:0] p_s_reg_958;
reg   [15:0] p_4_reg_1032;
reg   [63:0] buddy_tree_V_load_1_s_reg_1073;
reg   [1:0] ap_phi_mux_p_7_phi_fu_1086_p4;
reg   [1:0] p_7_reg_1082;
reg   [12:0] ap_phi_mux_p_8_phi_fu_1096_p4;
reg   [12:0] p_8_reg_1093;
reg   [63:0] ap_phi_mux_p_03184_1_phi_fu_1105_p4;
reg   [63:0] p_03184_1_reg_1102;
reg   [3:0] p_1_reg_1111;
reg   [3:0] p_2_reg_1121;
reg   [7:0] p_03224_5_in_reg_1131;
reg   [2:0] p_03232_1_reg_1141;
wire   [63:0] tmp_9_fu_1313_p1;
wire   [63:0] tmp_17_fu_1356_p1;
wire   [0:0] tmp_73_fu_1374_p1;
wire   [63:0] tmp_19_fu_1770_p1;
wire   [2:0] buddy_tree_V_0_addr_6_gep_fu_555_p3;
wire   [2:0] buddy_tree_V_1_addr_6_gep_fu_563_p3;
wire   [63:0] tmp_38_fu_2170_p1;
wire   [63:0] tmp_68_fu_2388_p1;
wire   [63:0] tmp_71_fu_2442_p1;
wire   [0:0] tmp_128_fu_2641_p1;
wire   [0:0] tmp_118_fu_2793_p1;
reg   [7:0] cmd_fu_244;
reg   [31:0] cnt_1_fu_248;
wire   [31:0] cnt_2_fu_2666_p2;
reg   [63:0] rhs_V_4_fu_252;
wire    ap_CS_fsm_state38;
reg   [12:0] loc2_V_fu_256;
wire   [12:0] loc2_V_2_cast_fu_2418_p1;
wire   [12:0] loc2_V_2_fu_2660_p2;
reg   [12:0] loc1_V_7_fu_260;
wire   [12:0] loc1_V_8_cast_fu_2400_p1;
wire   [12:0] loc1_V_9_fu_2725_p1;
wire   [31:0] output_addr_V_fu_2139_p1;
wire   [31:0] output_addr_V_1_fu_2371_p1;
reg    ap_reg_ioackin_alloc_addr_ap_ack;
wire   [63:0] tmp_58_fu_2156_p2;
wire   [63:0] tmp_67_fu_2381_p2;
wire   [63:0] r_V_20_fu_2653_p2;
reg   [63:0] p_Result_2_fu_2700_p4;
reg   [63:0] tmp_131_fu_2925_p4;
wire    ap_CS_fsm_state24;
wire   [63:0] storemerge_fu_2072_p3;
wire    ap_CS_fsm_state37;
wire   [63:0] r_V_16_fu_2762_p2;
reg   [63:0] p_Result_1_fu_2773_p4;
reg   [63:0] tmp_130_fu_2896_p4;
wire   [3:0] p_6_fu_2815_p2;
wire   [7:0] grp_fu_1232_p1;
wire   [15:0] tmp_size_V_fu_1270_p2;
wire   [15:0] rhs_V_1_fu_1297_p2;
wire   [2:0] newIndex1_fu_1334_p4;
wire   [3:0] r_V_1_fu_1350_p2;
wire   [31:0] tmp_4_fu_1361_p1;
wire   [31:0] op2_assign_9_fu_1364_p2;
wire   [63:0] buddy_tree_V_load_ph_fu_1377_p3;
wire   [63:0] tmp_23_fu_1402_p1;
wire   [63:0] r_V_2_fu_1406_p2;
wire   [2:0] newIndex9_fu_1445_p4;
wire   [0:0] tmp_100_fu_1461_p3;
wire   [0:0] tmp_101_fu_1469_p1;
wire   [0:0] tmp_33_fu_1473_p2;
wire   [31:0] tmp_34_fu_1479_p1;
wire   [31:0] tmp_36_fu_1483_p1;
wire   [31:0] op2_assign_1_fu_1486_p2;
wire   [63:0] buddy_tree_V_load_2_s_fu_1496_p3;
wire  signed [63:0] tmp_37_fu_1492_p1;
wire   [63:0] tmp_62_fu_1518_p1;
wire   [63:0] r_V_7_fu_1522_p2;
wire   [1:0] rec_bits_V_1_fu_1527_p1;
wire   [0:0] tmp_121_fu_1571_p3;
wire   [1:0] tmp_77_fu_1587_p4;
wire   [1:0] tmp_76_fu_1599_p4;
wire   [2:0] newIndex14_fu_1623_p4;
wire   [63:0] tmp_79_fu_1639_p1;
wire   [63:0] lhs_V_3_fu_1648_p3;
wire  signed [3:0] r_V_25_fu_1667_p2;
wire   [3:0] tmp_7_fu_1687_p2;
wire   [22:0] tmp_13_cast_fu_1684_p1;
wire   [22:0] tmp_14_cast_fu_1693_p1;
wire  signed [15:0] tmp_12_cast_fu_1680_p1;
wire   [22:0] tmp_10_fu_1697_p2;
wire   [15:0] tmp_11_fu_1703_p2;
wire   [0:0] tmp_25_fu_1672_p3;
wire   [12:0] tmp_32_fu_1708_p1;
wire   [12:0] tmp_35_fu_1712_p1;
wire   [3:0] tmp_13_fu_1727_p2;
wire   [15:0] tmp_25_cast_fu_1724_p1;
wire   [15:0] tmp_30_cast_fu_1732_p1;
wire   [15:0] tmp_15_fu_1736_p2;
wire   [12:0] tmp_16_fu_1746_p2;
wire   [12:0] tmp_18_fu_1750_p1;
wire   [13:0] lhs_V_3_cast_fu_1760_p1;
wire   [13:0] r_V_3_fu_1764_p2;
wire   [6:0] newIndex5_fu_1775_p4;
wire   [3:0] lhs_V_fu_1793_p3;
wire   [12:0] TMP_0_V_1_cast_fu_1810_p1;
wire   [12:0] r_V_6_fu_1822_p2;
wire   [0:0] tmp_80_fu_1842_p3;
wire   [0:0] tmp_20_fu_1850_p2;
wire   [11:0] p_03212_1_in_fu_1862_p4;
wire   [12:0] tmp_26_fu_1872_p1;
wire   [12:0] loc_tree_V_fu_1876_p2;
wire   [31:0] tmp_29_fu_1882_p1;
wire   [31:0] op2_assign_s_fu_1886_p2;
wire  signed [63:0] tmp_30_fu_1892_p1;
wire   [63:0] tmp_31_fu_1912_p1;
wire   [0:0] tmp_60_fu_1926_p2;
wire   [0:0] not_s_fu_1932_p2;
wire   [2:0] newIndex10_fu_1944_p4;
wire   [31:0] tmp_64_fu_1963_p1;
wire   [31:0] op2_assign_2_fu_1967_p2;
wire   [63:0] buddy_tree_V_load_5_s_fu_1981_p3;
wire  signed [63:0] tmp_65_fu_1973_p1;
wire   [12:0] p_Val2_14_cast8_fu_1995_p1;
reg   [12:0] p_Result_8_fu_1999_p4;
wire   [63:0] tmp_69_fu_2009_p1;
wire   [63:0] r_V_14_fu_2013_p2;
wire   [9:0] tmp_114_fu_2028_p4;
wire   [1:0] tmp_123_fu_2042_p1;
wire   [31:0] i_assign_fu_2052_p1;
wire   [0:0] p_Repl2_5_fu_2056_p2;
reg   [63:0] p_Result_s_fu_2062_p4;
wire   [63:0] r_V_15_fu_2046_p2;
wire   [2:0] newIndex3_fu_2088_p4;
wire   [63:0] tmp_21_fu_2104_p2;
wire   [3:0] grp_fu_1226_p2;
wire   [7:0] tmp_41_cast_fu_2125_p0;
wire   [15:0] tmp_41_cast_fu_2125_p1;
wire   [15:0] tmp_40_cast_fu_2121_p1;
wire   [15:0] tmp_46_fu_2129_p2;
wire   [63:0] buddy_tree_V_load_3_s_fu_2149_p3;
wire   [3:0] r_V_5_fu_2164_p2;
wire   [6:0] grp_fu_1232_p4;
wire   [7:0] tmp_102_fu_2182_p0;
wire   [3:0] tmp_103_fu_2194_p1;
wire   [3:0] group_tree_V_load_ph_fu_2186_p3;
wire   [3:0] TMP_1_V_fu_2198_p2;
wire   [3:0] p_5_fu_2204_p2;
wire   [3:0] TMP_1_V_1_fu_2210_p2;
wire   [7:0] tmp_75_cast_fu_2234_p0;
wire   [3:0] tmp_47_fu_2238_p2;
wire   [15:0] tmp_75_cast_fu_2234_p1;
wire   [15:0] tmp_80_cast_fu_2244_p1;
wire   [15:0] tmp_48_fu_2248_p2;
wire   [3:0] tmp26_fu_2258_p2;
wire   [3:0] tmp_56_fu_2264_p2;
wire   [0:0] tmp_44_fu_2290_p2;
wire   [1:0] tmp_43_fu_2283_p3;
wire   [1:0] tmp_54_cast_fu_2276_p3;
wire   [12:0] loc_tree_V_2_fu_2302_p1;
wire   [12:0] tmp_50_fu_2310_p2;
wire   [12:0] tmp_49_fu_2306_p1;
wire  signed [3:0] tmp_105_fu_2321_p1;
wire  signed [3:0] tmp_51_fu_2329_p0;
wire   [12:0] new_loc1_V_fu_2315_p2;
wire  signed [3:0] tmp_53_fu_2337_p1;
wire   [3:0] tmp_53_fu_2337_p2;
wire   [12:0] tmp_89_cast_fu_2343_p1;
wire   [31:0] tmp_52_fu_2333_p1;
wire  signed [31:0] tmp_51_fu_2329_p1;
wire   [31:0] tmp_55_fu_2353_p2;
wire   [0:0] tmp_105_fu_2321_p3;
wire   [12:0] tmp_54_fu_2347_p2;
wire   [12:0] tmp_106_fu_2359_p1;
wire   [63:0] op2_assign_fu_2376_p2;
wire   [7:0] loc2_V_3_fu_2410_p1;
wire   [8:0] loc2_V_3_fu_2410_p3;
wire   [0:0] rev_fu_2461_p2;
wire   [0:0] tmp_127_fu_2493_p3;
wire   [1:0] tmp_82_fu_2509_p4;
wire   [1:0] tmp_83_fu_2521_p4;
wire   [1:0] tmp_126_fu_2479_p1;
wire   [0:0] sel_tmp_fu_2541_p2;
wire   [63:0] tmp_82_fu_2509_p5;
wire   [63:0] mask_V_load_114_phi_s_fu_2501_p3;
wire   [0:0] sel_tmp2_fu_2555_p2;
wire   [63:0] tmp_83_fu_2521_p5;
wire   [63:0] sel_tmp1_fu_2547_p3;
wire   [0:0] sel_tmp4_fu_2569_p2;
wire   [63:0] mask_V_load_113_phi_s_fu_2533_p3;
wire   [63:0] sel_tmp3_fu_2561_p3;
wire   [63:0] mask_V_load_1_phi_fu_2575_p3;
wire   [63:0] tmp_84_fu_2583_p1;
wire   [63:0] r_V_19_fu_2587_p2;
wire   [2:0] newIndex16_fu_2599_p4;
wire   [2:0] newIndex22_fu_2625_p4;
wire   [63:0] lhs_V_4_fu_2645_p3;
wire   [63:0] p_Val2_14_fu_2693_p3;
wire   [31:0] i_assign_3_fu_2689_p1;
wire   [11:0] loc1_V_6_fu_2715_p4;
wire   [0:0] op2_assign_7_fu_2734_p2;
wire   [3:0] tmp_87_fu_2740_p1;
wire   [3:0] tmp_88_fu_2750_p1;
wire   [7:0] i_assign_1_fu_2769_p0;
wire   [31:0] i_assign_1_fu_2769_p1;
wire   [7:0] tmp_118_fu_2793_p0;
wire   [1:0] tmp_117_fu_2783_p1;
wire   [3:0] group_tree_V_load_3_s_fu_2797_p3;
wire   [3:0] rhs_i_i_fu_2787_p2;
wire   [1:0] tmp_119_fu_2811_p1;
wire   [1:0] tmp_72_fu_2805_p2;
wire   [1:0] newIndex18_fu_2835_p4;
wire   [2:0] now2_V_fu_2850_p2;
wire   [1:0] newIndex20_fu_2856_p4;
wire   [6:0] loc1_V_s_fu_2882_p4;
wire   [31:0] i_assign_2_fu_2892_p1;
wire   [5:0] loc1_V_7_1_fu_2907_p4;
wire   [31:0] i_assign_2_1_fu_2921_p1;
reg   [39:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 40'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_reg_ioackin_alloc_addr_ap_ack = 1'b0;
end

HTA128_theta_groubkb #(
    .DataWidth( 4 ),
    .AddressRange( 35 ),
    .AddressWidth( 6 ))
group_tree_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(group_tree_V_1_address0),
    .ce0(group_tree_V_1_ce0),
    .we0(group_tree_V_1_we0),
    .d0(group_tree_V_1_d0),
    .q0(group_tree_V_1_q0)
);

HTA128_theta_groubkb #(
    .DataWidth( 4 ),
    .AddressRange( 35 ),
    .AddressWidth( 6 ))
group_tree_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(group_tree_V_0_address0),
    .ce0(group_tree_V_0_ce0),
    .we0(group_tree_V_0_we0),
    .d0(group_tree_V_0_d0),
    .q0(group_tree_V_0_q0)
);

HTA128_theta_groudEe #(
    .DataWidth( 31 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
group_tree_mask_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(group_tree_mask_V_address0),
    .ce0(group_tree_mask_V_ce0),
    .q0(group_tree_mask_V_q0)
);

HTA128_theta_shifeOg #(
    .DataWidth( 5 ),
    .AddressRange( 5 ),
    .AddressWidth( 3 ))
shift_constant_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(shift_constant_V_address0),
    .ce0(shift_constant_V_ce0),
    .q0(shift_constant_V_q0)
);

HTA128_theta_buddfYi #(
    .DataWidth( 64 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
buddy_tree_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buddy_tree_V_1_address0),
    .ce0(buddy_tree_V_1_ce0),
    .we0(buddy_tree_V_1_we0),
    .d0(buddy_tree_V_1_d0),
    .q0(buddy_tree_V_1_q0),
    .address1(buddy_tree_V_1_address1),
    .ce1(buddy_tree_V_1_ce1),
    .we1(buddy_tree_V_1_we1),
    .d1(buddy_tree_V_1_d1),
    .q1(buddy_tree_V_1_q1)
);

HTA128_theta_buddg8j #(
    .DataWidth( 64 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
buddy_tree_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buddy_tree_V_0_address0),
    .ce0(buddy_tree_V_0_ce0),
    .we0(buddy_tree_V_0_we0),
    .d0(buddy_tree_V_0_d0),
    .q0(buddy_tree_V_0_q0),
    .address1(buddy_tree_V_0_address1),
    .ce1(buddy_tree_V_0_ce1),
    .we1(buddy_tree_V_0_we1),
    .d1(buddy_tree_V_0_d1),
    .q1(buddy_tree_V_0_q1)
);

HTA128_theta_addrhbi #(
    .DataWidth( 4 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
addr_layer_map_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(addr_layer_map_V_address0),
    .ce0(addr_layer_map_V_ce0),
    .we0(addr_layer_map_V_we0),
    .d0(p_s_reg_958),
    .q0(addr_layer_map_V_q0)
);

HTA128_theta_addribs #(
    .DataWidth( 8 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
addr_tree_map_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(addr_tree_map_V_address0),
    .ce0(addr_tree_map_V_ce0),
    .we0(addr_tree_map_V_we0),
    .d0(addr_tree_map_V_d0),
    .q0(addr_tree_map_V_q0)
);

HTA128_theta_markjbC #(
    .DataWidth( 4 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
mark_mask_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(mark_mask_V_address0),
    .ce0(mark_mask_V_ce0),
    .q0(mark_mask_V_q0)
);

log_2_64bit op_V_assign_log_2_64bit_fu_1152(
    .ap_ready(op_V_assign_log_2_64bit_fu_1152_ap_ready),
    .tmp_V(tmp_V_1_reg_3395),
    .ap_return(op_V_assign_log_2_64bit_fu_1152_ap_return)
);

HTA128_theta_mux_kbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 64 ))
HTA128_theta_mux_kbM_U2(
    .din0(64'd3),
    .din1(64'd4294967295),
    .din2(64'd0),
    .din3(tmp_77_fu_1587_p4),
    .dout(tmp_77_fu_1587_p5)
);

HTA128_theta_mux_kbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 64 ))
HTA128_theta_mux_kbM_U3(
    .din0(64'd1),
    .din1(64'd65535),
    .din2(64'd0),
    .din3(tmp_76_fu_1599_p4),
    .dout(tmp_76_fu_1599_p5)
);

HTA128_theta_mux_kbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 64 ))
HTA128_theta_mux_kbM_U4(
    .din0(64'd1),
    .din1(64'd65535),
    .din2(64'd0),
    .din3(tmp_82_fu_2509_p4),
    .dout(tmp_82_fu_2509_p5)
);

HTA128_theta_mux_kbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 64 ))
HTA128_theta_mux_kbM_U5(
    .din0(64'd3),
    .din1(64'd4294967295),
    .din2(64'd0),
    .din3(tmp_83_fu_2521_p4),
    .dout(tmp_83_fu_2521_p5)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state18) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state17)) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state18))) begin
            ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state18);
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if ((1'b1 == ap_CS_fsm_state17)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_alloc_addr_ap_ack <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_state29) & (1'b0 == ap_block_state29_io) & (tmp_24_fu_2116_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state30) & (ap_sig_ioackin_alloc_addr_ap_ack == 1'b1)) | ((1'b1 == ap_CS_fsm_state33) & (ap_sig_ioackin_alloc_addr_ap_ack == 1'b1)))) begin
            ap_reg_ioackin_alloc_addr_ap_ack <= 1'b0;
        end else if ((((1'b1 == alloc_addr_ap_ack) & (1'b1 == ap_CS_fsm_state29) & (tmp_24_fu_2116_p2 == 1'd1)) | ((1'b1 == alloc_addr_ap_ack) & (1'b1 == ap_CS_fsm_state30)) | ((1'b1 == alloc_addr_ap_ack) & (1'b1 == ap_CS_fsm_state33)))) begin
            ap_reg_ioackin_alloc_addr_ap_ack <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        TMP_0_V_3_reg_834 <= r_V_24_reg_3194;
    end else if (((1'b1 == ap_CS_fsm_state10) & ((tmp_63_fu_1531_p2 == 1'd0) | (tmp_27_reg_3101 == 1'd1)))) begin
        TMP_0_V_3_reg_834 <= tmp_V_reg_3058;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        buddy_tree_V_load_1_s_reg_1073 <= buddy_tree_V_1_q0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        buddy_tree_V_load_1_s_reg_1073 <= buddy_tree_V_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b0 == alloc_cmd_ap_vld) | (1'b0 == alloc_free_target_ap_vld) | (1'b0 == alloc_size_ap_vld)) & (1'b1 == ap_CS_fsm_state2))) begin
        cmd_fu_244 <= alloc_cmd;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        cmd_fu_244 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_122_reg_3562 == 1'd0) & (1'b1 == ap_CS_fsm_state36) & (tmp_75_reg_3571 == 1'd1))) begin
        cnt_1_fu_248 <= cnt_2_fu_2666_p2;
    end else if (((grp_fu_1218_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state34))) begin
        cnt_1_fu_248 <= 32'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_86_reg_3597 == 1'd0) & (1'b1 == ap_CS_fsm_state36) & (tmp_75_reg_3571 == 1'd1))) begin
                loc1_V_7_fu_260[6 : 0] <= loc1_V_9_fu_2725_p1[6 : 0];
    end else if (((grp_fu_1218_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state34))) begin
                loc1_V_7_fu_260[6 : 0] <= loc1_V_8_cast_fu_2400_p1[6 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_122_reg_3562 == 1'd0) & (1'b1 == ap_CS_fsm_state36) & (tmp_75_reg_3571 == 1'd1))) begin
                loc2_V_fu_256[12 : 1] <= loc2_V_2_fu_2660_p2[12 : 1];
    end else if (((grp_fu_1218_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state34))) begin
                loc2_V_fu_256[12 : 1] <= loc2_V_2_cast_fu_2418_p1[12 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_116_fu_1549_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        if ((tmp_120_fu_1557_p1 == 2'd3)) begin
            mask_V_load_phi_reg_856 <= mask_V_load27_phi_ca_fu_1611_p3;
        end else if ((tmp_120_fu_1557_p1 == 2'd2)) begin
            mask_V_load_phi_reg_856 <= mask_V_load26_phi_ca_fu_1579_p3;
        end else if ((tmp_120_fu_1557_p1 == 2'd1)) begin
            mask_V_load_phi_reg_856 <= tmp_77_fu_1587_p5;
        end else if ((tmp_120_fu_1557_p1 == 2'd0)) begin
            mask_V_load_phi_reg_856 <= tmp_76_fu_1599_p5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state30) & (ap_sig_ioackin_alloc_addr_ap_ack == 1'b1))) begin
        p_03184_1_reg_1102 <= TMP_0_V_fu_2144_p2;
    end else if (((1'b1 == ap_CS_fsm_state34) & (tmp_99_reg_3407 == 1'd1))) begin
        p_03184_1_reg_1102 <= p_4_cast_reg_3357;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_22_reg_3281 == 1'd1))) begin
        p_03184_4_reg_896 <= TMP_0_V_4_reg_3285;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        p_03184_4_reg_896 <= TMP_0_V_1_fu_1807_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_22_reg_3281 == 1'd1))) begin
        p_03212_1_in_in_reg_887 <= p_Result_7_reg_3291;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        p_03212_1_in_in_reg_887 <= p_Result_6_fu_1813_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (tmp_116_fu_1549_p3 == 1'd1))) begin
        p_03212_2_reg_937 <= 8'd0;
    end else if (((tmp_61_fu_1938_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state21) & (tmp_14_reg_3012 == 1'd1))) begin
        p_03212_2_reg_937 <= addr_tree_map_V_load_reg_3017;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        p_03216_3_in_reg_825 <= p_Repl2_s_reg_3136;
    end else if (((1'b1 == ap_CS_fsm_state10) & ((tmp_63_fu_1531_p2 == 1'd0) | (tmp_27_reg_3101 == 1'd1)))) begin
        p_03216_3_in_reg_825 <= loc1_V_10_reg_3026;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        p_03224_5_in_reg_1131 <= reg_844;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        p_03224_5_in_reg_1131 <= tmp_85_fu_2917_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_27_reg_3101 == 1'd0) & (1'b1 == ap_CS_fsm_state10) & (tmp_63_fu_1531_p2 == 1'd1))) begin
        p_03224_8_in_reg_786 <= p_Result_5_fu_1509_p4;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        p_03224_8_in_reg_786 <= p_Result_4_fu_1393_p4;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        p_03232_1_reg_1141 <= 3'd6;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        p_03232_1_reg_1141 <= now2_V_s_reg_3666;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        p_03232_2_in_reg_816 <= p_Repl2_7_reg_3142;
    end else if (((1'b1 == ap_CS_fsm_state10) & ((tmp_63_fu_1531_p2 == 1'd0) | (tmp_27_reg_3101 == 1'd1)))) begin
        p_03232_2_in_reg_816 <= ans_V_reg_3002;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_27_reg_3101 == 1'd0) & (1'b1 == ap_CS_fsm_state10) & (tmp_63_fu_1531_p2 == 1'd1))) begin
        p_03236_1_in_reg_795 <= now1_V_1_reg_3096;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        p_03236_1_in_reg_795 <= ans_V_reg_3002;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_22_reg_3281 == 1'd1))) begin
        p_03236_2_in_reg_869 <= now1_V_2_reg_3271;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        p_03236_2_in_reg_869 <= ans_V_reg_3002;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        p_03236_3_reg_916 <= now1_V_3_fu_2022_p2;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        p_03236_3_reg_916 <= 4'd7;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_22_reg_3281 == 1'd1))) begin
        p_03240_1_in_reg_878 <= r_V_8_fu_1915_p2;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        p_03240_1_in_reg_878 <= r_V_12_cast_fu_1828_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state36) & (tmp_75_reg_3571 == 1'd1))) begin
        p_1_reg_1111 <= now1_V_5_fu_2744_p2;
    end else if (((grp_fu_1218_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state34))) begin
        p_1_reg_1111 <= now1_V_6_fu_2394_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state36) & (tmp_75_reg_3571 == 1'd1))) begin
        p_2_reg_1121 <= now2_V_1_fu_2753_p2;
    end else if (((grp_fu_1218_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state34))) begin
        p_2_reg_1121 <= now2_V_3_fu_2404_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_s_fu_1292_p2 == 1'd1) & (tmp_fu_1286_p2 == 1'd1))) begin
        p_4_reg_1032 <= 16'd0;
    end else if (((~(r_V_21_fu_1302_p2 == 16'd32768) & ~(r_V_21_fu_1302_p2 == 16'd16384) & ~(r_V_21_fu_1302_p2 == 16'd8192) & ~(r_V_21_fu_1302_p2 == 16'd4096) & ~(r_V_21_fu_1302_p2 == 16'd2048) & ~(r_V_21_fu_1302_p2 == 16'd1024) & ~(r_V_21_fu_1302_p2 == 16'd512) & ~(r_V_21_fu_1302_p2 == 16'd256) & ~(r_V_21_fu_1302_p2 == 16'd128) & ~(r_V_21_fu_1302_p2 == 16'd64) & ~(r_V_21_fu_1302_p2 == 16'd32) & ~(r_V_21_fu_1302_p2 == 16'd16) & ~(r_V_21_fu_1302_p2 == 16'd8) & ~(r_V_21_fu_1302_p2 == 16'd4) & ~(r_V_21_fu_1302_p2 == 16'd2) & (tmp_s_fu_1292_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1286_p2 == 1'd1)) | ((tmp_s_fu_1292_p2 == 1'd0) & (r_V_21_fu_1302_p2 == 16'd32768) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1286_p2 == 1'd1)) | ((tmp_s_fu_1292_p2 == 1'd0) & (r_V_21_fu_1302_p2 == 16'd16384) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1286_p2 == 1'd1)) | ((tmp_s_fu_1292_p2 == 1'd0) & (r_V_21_fu_1302_p2 == 16'd8192) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1286_p2 == 1'd1)) | ((tmp_s_fu_1292_p2 == 1'd0) & (r_V_21_fu_1302_p2 == 16'd4096) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1286_p2 == 1'd1)) | ((tmp_s_fu_1292_p2 == 1'd0) & (r_V_21_fu_1302_p2 == 16'd2048) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1286_p2 == 1'd1)) | ((tmp_s_fu_1292_p2 == 1'd0) & (r_V_21_fu_1302_p2 == 16'd1024) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1286_p2 == 1'd1)) | ((tmp_s_fu_1292_p2 == 1'd0) & (r_V_21_fu_1302_p2 == 16'd512) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1286_p2 == 1'd1)) | ((tmp_s_fu_1292_p2 == 1'd0) & (r_V_21_fu_1302_p2 == 16'd256) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1286_p2 == 1'd1)) | ((tmp_s_fu_1292_p2 == 1'd0) & (r_V_21_fu_1302_p2 == 16'd128) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1286_p2 == 1'd1)) | ((tmp_s_fu_1292_p2 == 1'd0) & (r_V_21_fu_1302_p2 == 16'd64) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1286_p2 == 1'd1)) | ((tmp_s_fu_1292_p2 == 1'd0) & (r_V_21_fu_1302_p2 == 16'd32) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1286_p2 == 1'd1)) | ((tmp_s_fu_1292_p2 == 1'd0) & (r_V_21_fu_1302_p2 == 16'd16) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1286_p2 == 1'd1)) | ((tmp_s_fu_1292_p2 == 1'd0) & (r_V_21_fu_1302_p2 == 16'd8) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1286_p2 == 1'd1)) | ((tmp_s_fu_1292_p2 == 1'd0) & (r_V_21_fu_1302_p2 == 16'd4) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1286_p2 == 1'd1)) | ((tmp_s_fu_1292_p2 == 1'd0) & (r_V_21_fu_1302_p2 == 16'd2) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1286_p2 == 1'd1)))) begin
        p_4_reg_1032 <= r_V_21_fu_1302_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state30) & (ap_sig_ioackin_alloc_addr_ap_ack == 1'b1))) begin
        p_7_reg_1082 <= 2'd0;
    end else if (((1'b1 == ap_CS_fsm_state34) & (tmp_99_reg_3407 == 1'd1))) begin
        p_7_reg_1082 <= tmp_45_reg_3488;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state30) & (ap_sig_ioackin_alloc_addr_ap_ack == 1'b1))) begin
        p_8_reg_1093 <= r_V_13_fu_2135_p1;
    end else if (((1'b1 == ap_CS_fsm_state34) & (tmp_99_reg_3407 == 1'd1))) begin
        p_8_reg_1093 <= r_V_11_reg_3493;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
                p_Val2_11_reg_906[7 : 0] <= tmp_70_fu_2038_p1[7 : 0];
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
                p_Val2_11_reg_906[7 : 0] <= loc1_V_9_cast_cast_reg_3032[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        p_Val2_2_reg_928 <= rec_bits_V_2_fu_2018_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        p_Val2_2_reg_928 <= rec_bits_V_3_reg_3276;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_27_reg_3101 == 1'd0) & (1'b1 == ap_CS_fsm_state10) & (tmp_63_fu_1531_p2 == 1'd1))) begin
        p_Val2_3_reg_804 <= 2'd3;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        p_Val2_3_reg_804 <= rec_bits_V_fu_1411_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~(r_V_21_fu_1302_p2 == 16'd32768) & ~(r_V_21_fu_1302_p2 == 16'd16384) & ~(r_V_21_fu_1302_p2 == 16'd8192) & ~(r_V_21_fu_1302_p2 == 16'd4096) & ~(r_V_21_fu_1302_p2 == 16'd2048) & ~(r_V_21_fu_1302_p2 == 16'd1024) & ~(r_V_21_fu_1302_p2 == 16'd512) & ~(r_V_21_fu_1302_p2 == 16'd256) & ~(r_V_21_fu_1302_p2 == 16'd128) & ~(r_V_21_fu_1302_p2 == 16'd64) & ~(r_V_21_fu_1302_p2 == 16'd32) & ~(r_V_21_fu_1302_p2 == 16'd16) & ~(r_V_21_fu_1302_p2 == 16'd8) & ~(r_V_21_fu_1302_p2 == 16'd4) & ~(r_V_21_fu_1302_p2 == 16'd2) & (tmp_s_fu_1292_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1286_p2 == 1'd1))) begin
        p_s_reg_958 <= 4'd8;
    end else if (((tmp_s_fu_1292_p2 == 1'd0) & (r_V_21_fu_1302_p2 == 16'd32768) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1286_p2 == 1'd1))) begin
        p_s_reg_958 <= 4'd7;
    end else if (((tmp_s_fu_1292_p2 == 1'd0) & (r_V_21_fu_1302_p2 == 16'd16384) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1286_p2 == 1'd1))) begin
        p_s_reg_958 <= 4'd6;
    end else if (((tmp_s_fu_1292_p2 == 1'd0) & (r_V_21_fu_1302_p2 == 16'd8192) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1286_p2 == 1'd1))) begin
        p_s_reg_958 <= 4'd5;
    end else if (((tmp_s_fu_1292_p2 == 1'd0) & (r_V_21_fu_1302_p2 == 16'd4096) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1286_p2 == 1'd1))) begin
        p_s_reg_958 <= 4'd4;
    end else if (((tmp_s_fu_1292_p2 == 1'd0) & (r_V_21_fu_1302_p2 == 16'd2048) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1286_p2 == 1'd1))) begin
        p_s_reg_958 <= 4'd3;
    end else if (((tmp_s_fu_1292_p2 == 1'd0) & (r_V_21_fu_1302_p2 == 16'd1024) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1286_p2 == 1'd1))) begin
        p_s_reg_958 <= 4'd2;
    end else if (((tmp_s_fu_1292_p2 == 1'd0) & (r_V_21_fu_1302_p2 == 16'd512) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1286_p2 == 1'd1))) begin
        p_s_reg_958 <= 4'd1;
    end else if (((tmp_s_fu_1292_p2 == 1'd0) & (r_V_21_fu_1302_p2 == 16'd256) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1286_p2 == 1'd1))) begin
        p_s_reg_958 <= 4'd0;
    end else if (((tmp_s_fu_1292_p2 == 1'd0) & (r_V_21_fu_1302_p2 == 16'd128) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1286_p2 == 1'd1))) begin
        p_s_reg_958 <= 4'd15;
    end else if (((tmp_s_fu_1292_p2 == 1'd0) & (r_V_21_fu_1302_p2 == 16'd64) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1286_p2 == 1'd1))) begin
        p_s_reg_958 <= 4'd14;
    end else if (((tmp_s_fu_1292_p2 == 1'd0) & (r_V_21_fu_1302_p2 == 16'd32) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1286_p2 == 1'd1))) begin
        p_s_reg_958 <= 4'd13;
    end else if (((tmp_s_fu_1292_p2 == 1'd0) & (r_V_21_fu_1302_p2 == 16'd16) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1286_p2 == 1'd1))) begin
        p_s_reg_958 <= 4'd12;
    end else if (((tmp_s_fu_1292_p2 == 1'd0) & (r_V_21_fu_1302_p2 == 16'd8) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1286_p2 == 1'd1))) begin
        p_s_reg_958 <= 4'd11;
    end else if ((((1'b1 == ap_CS_fsm_state3) & (tmp_s_fu_1292_p2 == 1'd1) & (tmp_fu_1286_p2 == 1'd1)) | ((tmp_s_fu_1292_p2 == 1'd0) & (r_V_21_fu_1302_p2 == 16'd4) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1286_p2 == 1'd1)))) begin
        p_s_reg_958 <= 4'd10;
    end else if (((tmp_s_fu_1292_p2 == 1'd0) & (r_V_21_fu_1302_p2 == 16'd2) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1286_p2 == 1'd1))) begin
        p_s_reg_958 <= 4'd9;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        reg_844 <= cnt_fu_1661_p2;
    end else if (((1'b1 == ap_CS_fsm_state10) & ((tmp_63_fu_1531_p2 == 1'd0) | (tmp_27_reg_3101 == 1'd1)))) begin
        reg_844 <= 32'd1;
    end else if (((1'b1 == ap_CS_fsm_state29) & (1'b0 == ap_block_state29_io))) begin
        reg_844 <= op_V_assign_log_2_64bit_fu_1152_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (tmp_116_fu_1549_p3 == 1'd1))) begin
        rhs_V_3_reg_948 <= TMP_0_V_3_reg_834;
    end else if (((tmp_61_fu_1938_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state21) & (tmp_14_reg_3012 == 1'd1))) begin
        rhs_V_3_reg_948 <= TMP_0_V_7_fu_1960_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_122_reg_3562 == 1'd0) & (1'b1 == ap_CS_fsm_state36) & (tmp_75_reg_3571 == 1'd1))) begin
        rhs_V_4_fu_252 <= rhs_V_6_reg_3575;
    end else if (((grp_fu_1218_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state34))) begin
        rhs_V_4_fu_252 <= ap_phi_mux_p_03184_1_phi_fu_1105_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_22_fu_1856_p2 == 1'd1))) begin
        TMP_0_V_4_reg_3285 <= TMP_0_V_4_fu_1896_p2;
        p_Result_7_reg_3291 <= p_Result_7_fu_1902_p4;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        addr_tree_map_V_load_reg_3017 <= addr_tree_map_V_q0;
        ans_V_reg_3002 <= addr_layer_map_V_q0;
        loc1_V_10_reg_3026[7 : 0] <= loc1_V_10_fu_1326_p1[7 : 0];
        loc1_V_9_cast_cast_reg_3032[7 : 0] <= loc1_V_9_cast_cast_fu_1330_p1[7 : 0];
        tmp_14_reg_3012 <= addr_layer_map_V_q0[32'd3];
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b0 == alloc_cmd_ap_vld) | (1'b0 == alloc_free_target_ap_vld) | (1'b0 == alloc_size_ap_vld)) & (1'b1 == ap_CS_fsm_state2))) begin
        free_target_V_reg_2948 <= free_target_V_fu_1266_p1;
        p_Result_3_reg_2955 <= p_Result_3_fu_1276_p4;
        size_V_reg_2943 <= size_V_fu_1262_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        loc1_V_11_reg_3086[11 : 0] <= loc1_V_11_fu_1425_p1[11 : 0];
        loc1_V_reg_3081 <= {{p_03224_8_in_reg_786[12:1]}};
        now1_V_1_reg_3096 <= now1_V_1_fu_1433_p2;
        tmp_27_reg_3101 <= tmp_27_fu_1439_p2;
        tmp_98_reg_3091 <= tmp_98_fu_1429_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        loc_tree_V_5_reg_3220 <= loc_tree_V_5_fu_1754_p2;
        newIndex6_reg_3225[6 : 0] <= newIndex6_fu_1784_p1[6 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state21) & (tmp_61_fu_1938_p2 == 1'd1) & (tmp_14_reg_3012 == 1'd1))) begin
        newIndex11_reg_3310[2 : 0] <= newIndex11_fu_1954_p1[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state34) & (grp_fu_1218_p3 == 1'd1))) begin
        newIndex13_reg_3546[6 : 0] <= newIndex13_fu_2447_p1[6 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_116_fu_1549_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        newIndex15_reg_3178[2 : 0] <= newIndex15_fu_1633_p1[2 : 0];
        tmp_125_reg_3173 <= tmp_125_fu_1619_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_122_fu_2453_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state35) & (tmp_75_fu_2473_p2 == 1'd1))) begin
        newIndex17_reg_3581[2 : 0] <= newIndex17_fu_2609_p1[2 : 0];
        rhs_V_6_reg_3575 <= rhs_V_6_fu_2593_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_81_fu_2829_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state40))) begin
        newIndex19_reg_3646[1 : 0] <= newIndex19_fu_2845_p1[1 : 0];
        newIndex21_reg_3656[1 : 0] <= newIndex21_fu_2866_p1[1 : 0];
        now2_V_s_reg_3666 <= now2_V_s_fu_2871_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_86_fu_2615_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state35) & (tmp_75_fu_2473_p2 == 1'd1))) begin
        newIndex23_reg_3606[2 : 0] <= newIndex23_fu_2635_p1[2 : 0];
        tmp_133_reg_3601 <= tmp_133_fu_2621_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_14_fu_1318_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        newIndex2_reg_3037[2 : 0] <= newIndex2_fu_1344_p1[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        newIndex4_reg_3367[2 : 0] <= newIndex4_fu_2098_p1[2 : 0];
        p_4_cast_reg_3357[15 : 0] <= p_4_cast_fu_2080_p1[15 : 0];
        tmp_74_reg_3362 <= tmp_74_fu_2084_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        newIndex8_reg_3431[6 : 0] <= newIndex8_fu_2176_p1[6 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_27_fu_1439_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        newIndex_reg_3105[2 : 0] <= newIndex_fu_1455_p1[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        now1_V_2_reg_3271 <= now1_V_2_fu_1832_p2;
        rec_bits_V_3_reg_3276 <= rec_bits_V_3_fu_1838_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        op2_assign_8_reg_3566 <= op2_assign_8_fu_2467_p2;
        tmp_122_reg_3562 <= p_1_reg_1111[32'd3];
        tmp_75_reg_3571 <= tmp_75_fu_2473_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        p_6_cast_reg_3638 <= p_6_cast_fu_2823_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state40) & (tmp_81_fu_2829_p2 == 1'd1))) begin
        p_Repl2_6_reg_3671 <= p_Repl2_6_fu_2877_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        p_Repl2_7_reg_3142 <= p_Repl2_7_fu_1543_p2;
        p_Repl2_s_reg_3136[12 : 1] <= p_Repl2_s_fu_1537_p2[12 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state33) & (ap_sig_ioackin_alloc_addr_ap_ack == 1'b1))) begin
        r_V_11_reg_3493 <= r_V_11_fu_2363_p3;
        tmp_45_reg_3488 <= tmp_45_fu_2294_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        r_V_18_reg_3199 <= r_V_18_fu_1655_p2;
        r_V_24_reg_3194 <= r_V_24_fu_1642_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        r_V_4_reg_3250 <= r_V_4_fu_1801_p2;
        tmp_59_reg_3246 <= tmp_59_fu_1790_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        r_V_9_reg_3477 <= r_V_9_fu_2254_p1;
        tmp_102_reg_3457 <= tmp_102_fu_2182_p1;
        tmp_40_reg_3461 <= tmp_40_fu_2216_p2;
        tmp_41_reg_3466 <= tmp_41_fu_2222_p2;
        tmp_42_reg_3471 <= tmp_42_fu_2228_p2;
        tmp_57_reg_3482 <= tmp_57_fu_2270_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        r_V_reg_3215 <= r_V_fu_1742_p1;
        tmp_12_reg_3210 <= tmp_12_fu_1716_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state14))) begin
        reg_1248 <= shift_constant_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        tmp_108_reg_3331 <= tmp_108_fu_1977_p1;
        tmp_66_reg_3335 <= tmp_66_fu_1989_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        tmp_111_reg_3498 <= p_s_reg_958[32'd3];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_22_reg_3281 <= tmp_22_fu_1856_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state29) & (1'b0 == ap_block_state29_io))) begin
        tmp_24_reg_3403 <= tmp_24_fu_2116_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        tmp_39_reg_3121 <= tmp_39_fu_1503_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_6_reg_2988 <= tmp_6_fu_1307_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state35) & (tmp_75_fu_2473_p2 == 1'd1))) begin
        tmp_86_reg_3597 <= tmp_86_fu_2615_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        tmp_8_reg_3066 <= tmp_8_fu_1385_p2;
        tmp_V_reg_3058 <= tmp_V_fu_1370_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        tmp_95_reg_3302 <= tmp_95_fu_1920_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state29) & (1'b0 == ap_block_state29_io) & (tmp_24_fu_2116_p2 == 1'd0))) begin
        tmp_99_reg_3407 <= p_s_reg_958[32'd3];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        tmp_V_1_reg_3395 <= tmp_V_1_fu_2110_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        tmp_reg_2961 <= tmp_fu_1286_p2;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        addr_layer_map_V_address0 = tmp_68_fu_2388_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        addr_layer_map_V_address0 = tmp_9_fu_1313_p1;
    end else begin
        addr_layer_map_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state4))) begin
        addr_layer_map_V_ce0 = 1'b1;
    end else begin
        addr_layer_map_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        addr_layer_map_V_we0 = 1'b1;
    end else begin
        addr_layer_map_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        addr_tree_map_V_address0 = tmp_68_fu_2388_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        addr_tree_map_V_address0 = tmp_9_fu_1313_p1;
    end else begin
        addr_tree_map_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state4))) begin
        addr_tree_map_V_ce0 = 1'b1;
    end else begin
        addr_tree_map_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        addr_tree_map_V_we0 = 1'b1;
    end else begin
        addr_tree_map_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        alloc_addr = output_addr_V_1_fu_2371_p1;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        alloc_addr = output_addr_V_fu_2139_p1;
    end else if (((1'b1 == ap_CS_fsm_state29) & (tmp_24_fu_2116_p2 == 1'd1))) begin
        alloc_addr = 32'd4294967295;
    end else begin
        alloc_addr = 'bx;
    end
end

always @ (*) begin
    if ((((ap_reg_ioackin_alloc_addr_ap_ack == 1'b0) & (1'b1 == ap_CS_fsm_state29) & (tmp_24_fu_2116_p2 == 1'd1)) | ((ap_reg_ioackin_alloc_addr_ap_ack == 1'b0) & (1'b1 == ap_CS_fsm_state30)) | ((ap_reg_ioackin_alloc_addr_ap_ack == 1'b0) & (1'b1 == ap_CS_fsm_state33)))) begin
        alloc_addr_ap_vld = 1'b1;
    end else begin
        alloc_addr_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state33) | ((1'b1 == ap_CS_fsm_state29) & (tmp_24_fu_2116_p2 == 1'd1)))) begin
        alloc_addr_blk_n = alloc_addr_ap_ack;
    end else begin
        alloc_addr_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b0 == alloc_cmd_ap_vld) | (1'b0 == alloc_free_target_ap_vld) | (1'b0 == alloc_size_ap_vld)) & (1'b1 == ap_CS_fsm_state2))) begin
        alloc_cmd_ap_ack = 1'b1;
    end else begin
        alloc_cmd_ap_ack = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        alloc_cmd_blk_n = alloc_cmd_ap_vld;
    end else begin
        alloc_cmd_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b0 == alloc_cmd_ap_vld) | (1'b0 == alloc_free_target_ap_vld) | (1'b0 == alloc_size_ap_vld)) & (1'b1 == ap_CS_fsm_state2))) begin
        alloc_free_target_ap_ack = 1'b1;
    end else begin
        alloc_free_target_ap_ack = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        alloc_free_target_blk_n = alloc_free_target_ap_vld;
    end else begin
        alloc_free_target_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b0 == alloc_cmd_ap_vld) | (1'b0 == alloc_free_target_ap_vld) | (1'b0 == alloc_size_ap_vld)) & (1'b1 == ap_CS_fsm_state2))) begin
        alloc_size_ap_ack = 1'b1;
    end else begin
        alloc_size_ap_ack = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        alloc_size_blk_n = alloc_size_ap_vld;
    end else begin
        alloc_size_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((tmp_22_fu_1856_p2 == 1'd0)) begin
        ap_condition_pp0_exit_iter0_state18 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state18 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state34) & (tmp_99_reg_3407 == 1'd1))) begin
        ap_phi_mux_p_03184_1_phi_fu_1105_p4 = p_4_cast_reg_3357;
    end else begin
        ap_phi_mux_p_03184_1_phi_fu_1105_p4 = p_03184_1_reg_1102;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_22_reg_3281 == 1'd1))) begin
        ap_phi_mux_p_03184_4_phi_fu_899_p4 = TMP_0_V_4_reg_3285;
    end else begin
        ap_phi_mux_p_03184_4_phi_fu_899_p4 = p_03184_4_reg_896;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_22_reg_3281 == 1'd1))) begin
        ap_phi_mux_p_03212_1_in_in_phi_fu_890_p4 = p_Result_7_reg_3291;
    end else begin
        ap_phi_mux_p_03212_1_in_in_phi_fu_890_p4 = p_03212_1_in_in_reg_887;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_22_reg_3281 == 1'd1))) begin
        ap_phi_mux_p_03236_2_in_phi_fu_872_p4 = now1_V_2_reg_3271;
    end else begin
        ap_phi_mux_p_03236_2_in_phi_fu_872_p4 = p_03236_2_in_reg_869;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_22_reg_3281 == 1'd1))) begin
        ap_phi_mux_p_03240_1_in_phi_fu_881_p4 = r_V_8_fu_1915_p2;
    end else begin
        ap_phi_mux_p_03240_1_in_phi_fu_881_p4 = p_03240_1_in_reg_878;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state34) & (tmp_99_reg_3407 == 1'd1))) begin
        ap_phi_mux_p_7_phi_fu_1086_p4 = tmp_45_reg_3488;
    end else begin
        ap_phi_mux_p_7_phi_fu_1086_p4 = p_7_reg_1082;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state34) & (tmp_99_reg_3407 == 1'd1))) begin
        ap_phi_mux_p_8_phi_fu_1096_p4 = r_V_11_reg_3493;
    end else begin
        ap_phi_mux_p_8_phi_fu_1096_p4 = p_8_reg_1093;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((ap_reg_ioackin_alloc_addr_ap_ack == 1'b0)) begin
        ap_sig_ioackin_alloc_addr_ap_ack = alloc_addr_ap_ack;
    end else begin
        ap_sig_ioackin_alloc_addr_ap_ack = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        buddy_tree_V_0_address0 = newIndex23_reg_3606;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        buddy_tree_V_0_address0 = newIndex17_fu_2609_p1;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        buddy_tree_V_0_address0 = buddy_tree_V_0_addr_6_gep_fu_555_p3;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        buddy_tree_V_0_address0 = newIndex4_reg_3367;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        buddy_tree_V_0_address0 = newIndex4_fu_2098_p1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        buddy_tree_V_0_address0 = newIndex11_reg_3310;
    end else if (((1'b1 == ap_CS_fsm_state24) | ((1'b1 == ap_CS_fsm_state21) & ((tmp_61_fu_1938_p2 == 1'd0) | (tmp_14_reg_3012 == 1'd0))))) begin
        buddy_tree_V_0_address0 = 3'd4;
    end else if (((1'b1 == ap_CS_fsm_state21) & (tmp_61_fu_1938_p2 == 1'd1) & (tmp_14_reg_3012 == 1'd1))) begin
        buddy_tree_V_0_address0 = newIndex11_fu_1954_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        buddy_tree_V_0_address0 = newIndex15_reg_3178;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        buddy_tree_V_0_address0 = newIndex15_fu_1633_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buddy_tree_V_0_address0 = newIndex_reg_3105;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buddy_tree_V_0_address0 = newIndex_fu_1455_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buddy_tree_V_0_address0 = newIndex2_reg_3037;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buddy_tree_V_0_address0 = newIndex2_fu_1344_p1;
    end else begin
        buddy_tree_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        buddy_tree_V_0_address1 = newIndex19_reg_3646;
    end else if (((tmp_81_fu_2829_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state40))) begin
        buddy_tree_V_0_address1 = newIndex19_fu_2845_p1;
    end else if (((1'b1 == ap_CS_fsm_state37) | ((1'b1 == ap_CS_fsm_state40) & (tmp_81_fu_2829_p2 == 1'd1)) | ((tmp_24_reg_3403 == 1'd0) & (1'b1 == ap_CS_fsm_state38) & (tmp_111_reg_3498 == 1'd1) & (tmp_reg_2961 == 1'd1)) | ((tmp_111_reg_3498 == 1'd0) & (tmp_24_reg_3403 == 1'd0) & (1'b1 == ap_CS_fsm_state38) & (tmp_reg_2961 == 1'd1)))) begin
        buddy_tree_V_0_address1 = 3'd4;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        buddy_tree_V_0_address1 = newIndex17_reg_3581;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        buddy_tree_V_0_address1 = newIndex23_fu_2635_p1;
    end else begin
        buddy_tree_V_0_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state24) | ((1'b1 == ap_CS_fsm_state21) & (tmp_61_fu_1938_p2 == 1'd1) & (tmp_14_reg_3012 == 1'd1)) | ((1'b1 == ap_CS_fsm_state21) & ((tmp_61_fu_1938_p2 == 1'd0) | (tmp_14_reg_3012 == 1'd0))) | ((1'b1 == ap_CS_fsm_state29) & (1'b0 == ap_block_state29_io)) | ((1'b1 == ap_CS_fsm_state30) & (ap_sig_ioackin_alloc_addr_ap_ack == 1'b1)))) begin
        buddy_tree_V_0_ce0 = 1'b1;
    end else begin
        buddy_tree_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state37) | ((1'b1 == ap_CS_fsm_state40) & (tmp_81_fu_2829_p2 == 1'd1)) | ((tmp_81_fu_2829_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state40)) | ((tmp_24_reg_3403 == 1'd0) & (1'b1 == ap_CS_fsm_state38) & (tmp_111_reg_3498 == 1'd1) & (tmp_reg_2961 == 1'd1)) | ((tmp_111_reg_3498 == 1'd0) & (tmp_24_reg_3403 == 1'd0) & (1'b1 == ap_CS_fsm_state38) & (tmp_reg_2961 == 1'd1)))) begin
        buddy_tree_V_0_ce1 = 1'b1;
    end else begin
        buddy_tree_V_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        buddy_tree_V_0_d0 = p_Result_2_fu_2700_p4;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        buddy_tree_V_0_d0 = tmp_58_fu_2156_p2;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        buddy_tree_V_0_d0 = storemerge_fu_2072_p3;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        buddy_tree_V_0_d0 = tmp_66_reg_3335;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        buddy_tree_V_0_d0 = r_V_18_reg_3199;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buddy_tree_V_0_d0 = tmp_39_reg_3121;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buddy_tree_V_0_d0 = tmp_8_fu_1385_p2;
    end else begin
        buddy_tree_V_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        buddy_tree_V_0_d1 = tmp_130_fu_2896_p4;
    end else if (((tmp_24_reg_3403 == 1'd0) & (1'b1 == ap_CS_fsm_state38) & (tmp_111_reg_3498 == 1'd1) & (tmp_reg_2961 == 1'd1))) begin
        buddy_tree_V_0_d1 = p_Result_1_fu_2773_p4;
    end else if (((tmp_111_reg_3498 == 1'd0) & (tmp_24_reg_3403 == 1'd0) & (1'b1 == ap_CS_fsm_state38) & (tmp_reg_2961 == 1'd1))) begin
        buddy_tree_V_0_d1 = r_V_16_fu_2762_p2;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        buddy_tree_V_0_d1 = r_V_20_fu_2653_p2;
    end else begin
        buddy_tree_V_0_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_133_reg_3601 == 1'd0) & (tmp_86_reg_3597 == 1'd0) & (1'b1 == ap_CS_fsm_state36) & (tmp_75_reg_3571 == 1'd1)) | ((tmp_108_reg_3331 == 1'd0) & (1'b1 == ap_CS_fsm_state23)) | ((1'b1 == ap_CS_fsm_state13) & (tmp_125_reg_3173 == 1'd1)) | ((tmp_27_reg_3101 == 1'd0) & (1'b1 == ap_CS_fsm_state10) & (tmp_98_reg_3091 == 1'd1)) | ((tmp_73_fu_1374_p1 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((tmp_74_reg_3362 == 1'd0) & (1'b1 == ap_CS_fsm_state30) & (ap_sig_ioackin_alloc_addr_ap_ack == 1'b1)) | ((1'b1 == ap_CS_fsm_state24) & (tmp_6_reg_2988 == 1'd1)))) begin
        buddy_tree_V_0_we0 = 1'b1;
    end else begin
        buddy_tree_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state41) | ((tmp_128_fu_2641_p1 == 1'd0) & (tmp_122_reg_3562 == 1'd0) & (1'b1 == ap_CS_fsm_state36) & (tmp_75_reg_3571 == 1'd1)) | ((tmp_24_reg_3403 == 1'd0) & (1'b1 == ap_CS_fsm_state38) & (tmp_111_reg_3498 == 1'd1) & (tmp_reg_2961 == 1'd1)) | ((tmp_111_reg_3498 == 1'd0) & (tmp_24_reg_3403 == 1'd0) & (1'b1 == ap_CS_fsm_state38) & (tmp_reg_2961 == 1'd1)))) begin
        buddy_tree_V_0_we1 = 1'b1;
    end else begin
        buddy_tree_V_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        buddy_tree_V_1_address0 = newIndex23_reg_3606;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        buddy_tree_V_1_address0 = newIndex17_fu_2609_p1;
    end else if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33))) begin
        buddy_tree_V_1_address0 = 3'd3;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        buddy_tree_V_1_address0 = buddy_tree_V_1_addr_6_gep_fu_563_p3;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        buddy_tree_V_1_address0 = newIndex4_reg_3367;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        buddy_tree_V_1_address0 = newIndex4_fu_2098_p1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        buddy_tree_V_1_address0 = newIndex11_reg_3310;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        buddy_tree_V_1_address0 = newIndex11_fu_1954_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        buddy_tree_V_1_address0 = newIndex15_reg_3178;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        buddy_tree_V_1_address0 = newIndex15_fu_1633_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buddy_tree_V_1_address0 = newIndex_reg_3105;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buddy_tree_V_1_address0 = newIndex_fu_1455_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buddy_tree_V_1_address0 = newIndex2_reg_3037;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buddy_tree_V_1_address0 = newIndex2_fu_1344_p1;
    end else begin
        buddy_tree_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        buddy_tree_V_1_address1 = newIndex21_reg_3656;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        buddy_tree_V_1_address1 = newIndex21_fu_2866_p1;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        buddy_tree_V_1_address1 = newIndex17_reg_3581;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        buddy_tree_V_1_address1 = newIndex23_fu_2635_p1;
    end else begin
        buddy_tree_V_1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | ((1'b1 == ap_CS_fsm_state29) & (1'b0 == ap_block_state29_io)) | ((1'b1 == ap_CS_fsm_state30) & (ap_sig_ioackin_alloc_addr_ap_ack == 1'b1)) | ((1'b1 == ap_CS_fsm_state33) & (ap_sig_ioackin_alloc_addr_ap_ack == 1'b1)))) begin
        buddy_tree_V_1_ce0 = 1'b1;
    end else begin
        buddy_tree_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35))) begin
        buddy_tree_V_1_ce1 = 1'b1;
    end else begin
        buddy_tree_V_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        buddy_tree_V_1_d0 = p_Result_2_fu_2700_p4;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        buddy_tree_V_1_d0 = tmp_67_fu_2381_p2;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        buddy_tree_V_1_d0 = tmp_58_fu_2156_p2;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        buddy_tree_V_1_d0 = tmp_66_reg_3335;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        buddy_tree_V_1_d0 = r_V_18_reg_3199;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buddy_tree_V_1_d0 = tmp_39_reg_3121;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buddy_tree_V_1_d0 = tmp_8_fu_1385_p2;
    end else begin
        buddy_tree_V_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        buddy_tree_V_1_d1 = tmp_131_fu_2925_p4;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        buddy_tree_V_1_d1 = r_V_20_fu_2653_p2;
    end else begin
        buddy_tree_V_1_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_86_reg_3597 == 1'd0) & (1'b1 == ap_CS_fsm_state36) & (tmp_133_reg_3601 == 1'd1) & (tmp_75_reg_3571 == 1'd1)) | ((1'b1 == ap_CS_fsm_state34) & (tmp_99_reg_3407 == 1'd1)) | ((1'b1 == ap_CS_fsm_state23) & (tmp_108_reg_3331 == 1'd1)) | ((tmp_125_reg_3173 == 1'd0) & (1'b1 == ap_CS_fsm_state13)) | ((tmp_27_reg_3101 == 1'd0) & (tmp_98_reg_3091 == 1'd0) & (1'b1 == ap_CS_fsm_state10)) | ((1'b1 == ap_CS_fsm_state6) & (tmp_73_fu_1374_p1 == 1'd1)) | ((1'b1 == ap_CS_fsm_state30) & (ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (tmp_74_reg_3362 == 1'd1)))) begin
        buddy_tree_V_1_we0 = 1'b1;
    end else begin
        buddy_tree_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state41) | ((tmp_122_reg_3562 == 1'd0) & (1'b1 == ap_CS_fsm_state36) & (tmp_128_fu_2641_p1 == 1'd1) & (tmp_75_reg_3571 == 1'd1)))) begin
        buddy_tree_V_1_we1 = 1'b1;
    end else begin
        buddy_tree_V_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        group_tree_V_0_address0 = newIndex13_reg_3546;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        group_tree_V_0_address0 = newIndex13_fu_2447_p1;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        group_tree_V_0_address0 = newIndex8_reg_3431;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        group_tree_V_0_address0 = newIndex8_fu_2176_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        group_tree_V_0_address0 = newIndex6_reg_3225;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        group_tree_V_0_address0 = newIndex6_fu_1784_p1;
    end else begin
        group_tree_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state15) | ((1'b1 == ap_CS_fsm_state33) & (ap_sig_ioackin_alloc_addr_ap_ack == 1'b1)))) begin
        group_tree_V_0_ce0 = 1'b1;
    end else begin
        group_tree_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        group_tree_V_0_d0 = p_6_fu_2815_p2;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        group_tree_V_0_d0 = tmp_57_reg_3482;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        group_tree_V_0_d0 = tmp_95_fu_1920_p1;
    end else begin
        group_tree_V_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_118_fu_2793_p1 == 1'd0) & (1'b1 == ap_CS_fsm_state39)) | ((tmp_59_reg_3246 == 1'd0) & (1'b1 == ap_CS_fsm_state20)) | ((tmp_102_reg_3457 == 1'd0) & (1'b1 == ap_CS_fsm_state33) & (ap_sig_ioackin_alloc_addr_ap_ack == 1'b1)))) begin
        group_tree_V_0_we0 = 1'b1;
    end else begin
        group_tree_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        group_tree_V_1_address0 = newIndex13_reg_3546;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        group_tree_V_1_address0 = newIndex13_fu_2447_p1;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        group_tree_V_1_address0 = newIndex8_reg_3431;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        group_tree_V_1_address0 = newIndex8_fu_2176_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        group_tree_V_1_address0 = newIndex6_reg_3225;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        group_tree_V_1_address0 = newIndex6_fu_1784_p1;
    end else begin
        group_tree_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state15) | ((1'b1 == ap_CS_fsm_state33) & (ap_sig_ioackin_alloc_addr_ap_ack == 1'b1)))) begin
        group_tree_V_1_ce0 = 1'b1;
    end else begin
        group_tree_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        group_tree_V_1_d0 = p_6_fu_2815_p2;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        group_tree_V_1_d0 = tmp_57_reg_3482;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        group_tree_V_1_d0 = tmp_95_fu_1920_p1;
    end else begin
        group_tree_V_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state39) & (tmp_118_fu_2793_p1 == 1'd1)) | ((1'b1 == ap_CS_fsm_state20) & (tmp_59_reg_3246 == 1'd1)) | ((1'b1 == ap_CS_fsm_state33) & (ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (tmp_102_reg_3457 == 1'd1)))) begin
        group_tree_V_1_we0 = 1'b1;
    end else begin
        group_tree_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        group_tree_mask_V_ce0 = 1'b1;
    end else begin
        group_tree_mask_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        mark_mask_V_address0 = tmp_71_fu_2442_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        mark_mask_V_address0 = tmp_19_fu_1770_p1;
    end else begin
        mark_mask_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state15))) begin
        mark_mask_V_ce0 = 1'b1;
    end else begin
        mark_mask_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        shift_constant_V_address0 = tmp_38_fu_2170_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        shift_constant_V_address0 = tmp_17_fu_1356_p1;
    end else begin
        shift_constant_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state5))) begin
        shift_constant_V_ce0 = 1'b1;
    end else begin
        shift_constant_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if ((~((1'b0 == alloc_cmd_ap_vld) | (1'b0 == alloc_free_target_ap_vld) | (1'b0 == alloc_size_ap_vld)) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (tmp_fu_1286_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((tmp_6_fu_1307_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & (tmp_14_fu_1318_p3 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((1'b1 == ap_CS_fsm_state8) & (tmp_27_fu_1439_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            if (((1'b1 == ap_CS_fsm_state10) & ((tmp_63_fu_1531_p2 == 1'd0) | (tmp_27_reg_3101 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state11 : begin
            if (((1'b1 == ap_CS_fsm_state11) & (tmp_116_fu_1549_p3 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((1'b0 == ap_block_pp0_stage0_subdone) & (tmp_22_fu_1856_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (tmp_22_fu_1856_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            if (((1'b1 == ap_CS_fsm_state21) & ((tmp_61_fu_1938_p2 == 1'd0) | (tmp_14_reg_3012 == 1'd0)))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state25 : begin
            if (((1'b1 == ap_CS_fsm_state25) & (tmp_74_fu_2084_p1 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            if (((1'b1 == ap_CS_fsm_state29) & (1'b0 == ap_block_state29_io) & (tmp_24_fu_2116_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state38;
            end else if (((1'b1 == ap_CS_fsm_state29) & (1'b0 == ap_block_state29_io) & (grp_fu_1218_p3 == 1'd1) & (tmp_24_fu_2116_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end else if (((grp_fu_1218_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state29) & (1'b0 == ap_block_state29_io) & (tmp_24_fu_2116_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end
        end
        ap_ST_fsm_state30 : begin
            if (((1'b1 == ap_CS_fsm_state30) & (ap_sig_ioackin_alloc_addr_ap_ack == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            if (((1'b1 == ap_CS_fsm_state33) & (ap_sig_ioackin_alloc_addr_ap_ack == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end
        end
        ap_ST_fsm_state34 : begin
            if (((grp_fu_1218_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state34))) begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end
        end
        ap_ST_fsm_state35 : begin
            if (((1'b1 == ap_CS_fsm_state35) & (tmp_75_fu_2473_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state37;
            end
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            if (((tmp_81_fu_2829_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state40))) begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state38;
            end
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign TMP_0_V_1_cast_fu_1810_p1 = r_V_4_reg_3250;

assign TMP_0_V_1_fu_1807_p1 = r_V_4_reg_3250;

assign TMP_0_V_4_fu_1896_p2 = (tmp_30_fu_1892_p1 | ap_phi_mux_p_03184_4_phi_fu_899_p4);

assign TMP_0_V_7_fu_1960_p1 = tmp_95_reg_3302;

assign TMP_0_V_fu_2144_p2 = (tmp_V_1_reg_3395 ^ 64'd18446744073709551615);

assign TMP_1_V_1_fu_2210_p2 = (p_5_fu_2204_p2 & TMP_1_V_fu_2198_p2);

assign TMP_1_V_fu_2198_p2 = (tmp_103_fu_2194_p1 & group_tree_V_load_ph_fu_2186_p3);

assign addr_tree_map_V_d0 = reg_844;

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state2 = ((1'b0 == alloc_cmd_ap_vld) | (1'b0 == alloc_free_target_ap_vld) | (1'b0 == alloc_size_ap_vld));
end

always @ (*) begin
    ap_block_state29_io = ((ap_sig_ioackin_alloc_addr_ap_ack == 1'b0) & (tmp_24_fu_2116_p2 == 1'd1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign buddy_tree_V_0_addr_6_gep_fu_555_p3 = newIndex4_reg_3367;

assign buddy_tree_V_1_addr_6_gep_fu_563_p3 = newIndex4_reg_3367;

assign buddy_tree_V_load_2_s_fu_1496_p3 = ((tmp_98_reg_3091[0:0] === 1'b1) ? buddy_tree_V_0_q0 : buddy_tree_V_1_q0);

assign buddy_tree_V_load_3_s_fu_2149_p3 = ((tmp_74_reg_3362[0:0] === 1'b1) ? buddy_tree_V_1_q0 : buddy_tree_V_0_q0);

assign buddy_tree_V_load_5_s_fu_1981_p3 = ((tmp_108_fu_1977_p1[0:0] === 1'b1) ? buddy_tree_V_1_q0 : buddy_tree_V_0_q0);

assign buddy_tree_V_load_ph_fu_1377_p3 = ((tmp_73_fu_1374_p1[0:0] === 1'b1) ? buddy_tree_V_1_q0 : buddy_tree_V_0_q0);

assign cnt_2_fu_2666_p2 = (32'd1 + cnt_1_fu_248);

assign cnt_fu_1661_p2 = (reg_844 + 32'd1);

assign free_target_V_fu_1266_p1 = alloc_free_target[15:0];

assign group_tree_V_load_3_s_fu_2797_p3 = ((tmp_118_fu_2793_p1[0:0] === 1'b1) ? group_tree_V_1_q0 : group_tree_V_0_q0);

assign group_tree_V_load_ph_fu_2186_p3 = ((tmp_102_fu_2182_p1[0:0] === 1'b1) ? group_tree_V_1_q0 : group_tree_V_0_q0);

assign group_tree_mask_V_address0 = tmp_38_fu_2170_p1;

assign grp_fu_1218_p3 = p_s_reg_958[32'd3];

assign grp_fu_1226_p2 = ($signed(4'd8) - $signed(p_s_reg_958));

assign grp_fu_1232_p1 = reg_844;

assign grp_fu_1232_p4 = {{grp_fu_1232_p1[7:1]}};

assign i_assign_1_fu_2769_p0 = reg_844;

assign i_assign_1_fu_2769_p1 = i_assign_1_fu_2769_p0;

assign i_assign_2_1_fu_2921_p1 = loc1_V_7_1_fu_2907_p4;

assign i_assign_2_fu_2892_p1 = loc1_V_s_fu_2882_p4;

assign i_assign_3_fu_2689_p1 = loc1_V_7_fu_260;

assign i_assign_fu_2052_p1 = p_03212_2_reg_937;

assign lhs_V_3_cast_fu_1760_p1 = loc_tree_V_5_fu_1754_p2;

assign lhs_V_3_fu_1648_p3 = ((tmp_125_reg_3173[0:0] === 1'b1) ? buddy_tree_V_0_q0 : buddy_tree_V_1_q0);

assign lhs_V_4_fu_2645_p3 = ((tmp_128_fu_2641_p1[0:0] === 1'b1) ? buddy_tree_V_1_q0 : buddy_tree_V_0_q0);

assign lhs_V_fu_1793_p3 = ((tmp_59_fu_1790_p1[0:0] === 1'b1) ? group_tree_V_1_q0 : group_tree_V_0_q0);

assign loc1_V_10_fu_1326_p1 = addr_tree_map_V_q0;

assign loc1_V_11_fu_1425_p1 = loc1_V_fu_1415_p4;

assign loc1_V_6_fu_2715_p4 = {{loc1_V_7_fu_260[12:1]}};

assign loc1_V_7_1_fu_2907_p4 = {{p_03224_5_in_reg_1131[7:2]}};

assign loc1_V_8_cast_fu_2400_p1 = grp_fu_1232_p4;

assign loc1_V_9_cast_cast_fu_1330_p1 = addr_tree_map_V_q0;

assign loc1_V_9_fu_2725_p1 = loc1_V_6_fu_2715_p4;

assign loc1_V_fu_1415_p4 = {{p_03224_8_in_reg_786[12:1]}};

assign loc1_V_s_fu_2882_p4 = {{p_03224_5_in_reg_1131[7:1]}};

assign loc2_V_2_cast_fu_2418_p1 = loc2_V_3_fu_2410_p3;

assign loc2_V_2_fu_2660_p2 = loc2_V_fu_256 << 13'd1;

assign loc2_V_3_fu_2410_p1 = reg_844;

assign loc2_V_3_fu_2410_p3 = {{loc2_V_3_fu_2410_p1}, {1'd0}};

assign loc_tree_V_2_fu_2302_p1 = tmp_45_fu_2294_p3;

assign loc_tree_V_5_fu_1754_p2 = (tmp_16_fu_1746_p2 + tmp_18_fu_1750_p1);

assign loc_tree_V_fu_1876_p2 = ($signed(tmp_26_fu_1872_p1) + $signed(13'd8191));

assign mask_V_load26_phi_ca_fu_1579_p3 = ((tmp_121_fu_1571_p3[0:0] === 1'b1) ? 64'd4294967295 : 64'd15);

assign mask_V_load27_phi_ca_fu_1611_p3 = ((tmp_121_fu_1571_p3[0:0] === 1'b1) ? 64'd18446744073709551615 : 64'd255);

assign mask_V_load_113_phi_s_fu_2533_p3 = ((tmp_127_fu_2493_p3[0:0] === 1'b1) ? 64'd4294967295 : 64'd15);

assign mask_V_load_114_phi_s_fu_2501_p3 = ((tmp_127_fu_2493_p3[0:0] === 1'b1) ? 64'd18446744073709551615 : 64'd255);

assign mask_V_load_1_phi_fu_2575_p3 = ((sel_tmp4_fu_2569_p2[0:0] === 1'b1) ? mask_V_load_113_phi_s_fu_2533_p3 : sel_tmp3_fu_2561_p3);

assign newIndex10_fu_1944_p4 = {{p_03236_3_reg_916[3:1]}};

assign newIndex11_fu_1954_p1 = newIndex10_fu_1944_p4;

assign newIndex13_fu_2447_p1 = grp_fu_1232_p4;

assign newIndex14_fu_1623_p4 = {{p_Repl2_7_fu_1543_p2[3:1]}};

assign newIndex15_fu_1633_p1 = newIndex14_fu_1623_p4;

assign newIndex16_fu_2599_p4 = {{p_1_reg_1111[3:1]}};

assign newIndex17_fu_2609_p1 = newIndex16_fu_2599_p4;

assign newIndex18_fu_2835_p4 = {{p_03232_1_reg_1141[2:1]}};

assign newIndex19_fu_2845_p1 = newIndex18_fu_2835_p4;

assign newIndex1_fu_1334_p4 = {{addr_layer_map_V_q0[3:1]}};

assign newIndex20_fu_2856_p4 = {{now2_V_fu_2850_p2[2:1]}};

assign newIndex21_fu_2866_p1 = newIndex20_fu_2856_p4;

assign newIndex22_fu_2625_p4 = {{p_2_reg_1121[3:1]}};

assign newIndex23_fu_2635_p1 = newIndex22_fu_2625_p4;

assign newIndex2_fu_1344_p1 = newIndex1_fu_1334_p4;

assign newIndex3_fu_2088_p4 = {{p_s_reg_958[3:1]}};

assign newIndex4_fu_2098_p1 = newIndex3_fu_2088_p4;

assign newIndex5_fu_1775_p4 = {{addr_tree_map_V_load_reg_3017[7:1]}};

assign newIndex6_fu_1784_p1 = newIndex5_fu_1775_p4;

assign newIndex8_fu_2176_p1 = grp_fu_1232_p4;

assign newIndex9_fu_1445_p4 = {{now1_V_1_fu_1433_p2[3:1]}};

assign newIndex_fu_1455_p1 = newIndex9_fu_1445_p4;

assign new_loc1_V_fu_2315_p2 = (tmp_50_fu_2310_p2 - tmp_49_fu_2306_p1);

assign not_s_fu_1932_p2 = ((p_03236_3_reg_916 != 4'd0) ? 1'b1 : 1'b0);

assign now1_V_1_fu_1433_p2 = ($signed(4'd15) + $signed(p_03236_1_in_reg_795));

assign now1_V_2_fu_1832_p2 = ($signed(4'd15) + $signed(ap_phi_mux_p_03236_2_in_phi_fu_872_p4));

assign now1_V_3_fu_2022_p2 = ($signed(4'd15) + $signed(p_03236_3_reg_916));

assign now1_V_5_fu_2744_p2 = (tmp_87_fu_2740_p1 + p_1_reg_1111);

assign now1_V_6_fu_2394_p2 = (p_s_reg_958 + 4'd1);

assign now2_V_1_fu_2753_p2 = (p_2_reg_1121 - tmp_88_fu_2750_p1);

assign now2_V_3_fu_2404_p2 = ($signed(p_s_reg_958) + $signed(4'd15));

assign now2_V_fu_2850_p2 = ($signed(p_03232_1_reg_1141) + $signed(3'd7));

assign now2_V_s_fu_2871_p2 = ($signed(p_03232_1_reg_1141) + $signed(3'd6));

assign op2_assign_1_fu_1486_p2 = tmp_34_fu_1479_p1 << tmp_36_fu_1483_p1;

assign op2_assign_2_fu_1967_p2 = 32'd1 << tmp_64_fu_1963_p1;

assign op2_assign_7_fu_2734_p2 = ((p_1_reg_1111 != 4'd8) ? 1'b1 : 1'b0);

assign op2_assign_8_fu_2467_p2 = ((p_2_reg_1121 != 4'd0) ? 1'b1 : 1'b0);

assign op2_assign_9_fu_1364_p2 = 32'd1 << tmp_4_fu_1361_p1;

assign op2_assign_fu_2376_p2 = (tmp_V_1_reg_3395 ^ 64'd18446744073709551615);

assign op2_assign_s_fu_1886_p2 = 32'd1 << tmp_29_fu_1882_p1;

assign output_addr_V_1_fu_2371_p1 = r_V_11_fu_2363_p3;

assign output_addr_V_fu_2139_p1 = r_V_13_fu_2135_p1;

assign p_03212_1_in_fu_1862_p4 = {{ap_phi_mux_p_03212_1_in_in_phi_fu_890_p4[12:1]}};

assign p_4_cast_fu_2080_p1 = p_4_reg_1032;

assign p_5_fu_2204_p2 = (4'd0 - TMP_1_V_fu_2198_p2);

assign p_6_cast_fu_2823_p2 = (tmp_72_fu_2805_p2 & tmp_119_fu_2811_p1);

assign p_6_fu_2815_p2 = (rhs_i_i_fu_2787_p2 & group_tree_V_load_3_s_fu_2797_p3);

assign p_Repl2_5_fu_2056_p2 = ((tmp_123_fu_2042_p1 != 2'd0) ? 1'b1 : 1'b0);

assign p_Repl2_6_fu_2877_p2 = ((p_6_cast_reg_3638 != 2'd0) ? 1'b1 : 1'b0);

assign p_Repl2_7_fu_1543_p2 = (4'd1 + p_03232_2_in_reg_816);

assign p_Repl2_s_fu_1537_p2 = p_03216_3_in_reg_825 << 13'd1;

always @ (*) begin
    p_Result_1_fu_2773_p4 = buddy_tree_V_0_q1;
    p_Result_1_fu_2773_p4[i_assign_1_fu_2769_p1] = |(p_Repl2_6_reg_3671);
end

always @ (*) begin
    p_Result_2_fu_2700_p4 = p_Val2_14_fu_2693_p3;
    p_Result_2_fu_2700_p4[i_assign_3_fu_2689_p1] = |(1'd0);
end

integer ap_tvar_int_0;

always @ (tmp_size_V_fu_1270_p2) begin
    for (ap_tvar_int_0 = 16 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 15 - 0) begin
            p_Result_3_fu_1276_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            p_Result_3_fu_1276_p4[ap_tvar_int_0] = tmp_size_V_fu_1270_p2[15 - ap_tvar_int_0];
        end
    end
end

always @ (*) begin
    p_Result_4_fu_1393_p4 = loc1_V_10_reg_3026;
    p_Result_4_fu_1393_p4[32'd0] = |(1'd0);
end

always @ (*) begin
    p_Result_5_fu_1509_p4 = loc1_V_11_reg_3086;
    p_Result_5_fu_1509_p4[32'd0] = |(1'd0);
end

always @ (*) begin
    p_Result_6_fu_1813_p4 = loc_tree_V_5_reg_3220;
    p_Result_6_fu_1813_p4[32'd0] = |(1'd0);
end

always @ (*) begin
    p_Result_7_fu_1902_p4 = loc_tree_V_fu_1876_p2;
    p_Result_7_fu_1902_p4[32'd0] = |(1'd0);
end

always @ (*) begin
    p_Result_8_fu_1999_p4 = p_Val2_14_cast8_fu_1995_p1;
    p_Result_8_fu_1999_p4[32'd0] = |(1'd0);
end

always @ (*) begin
    p_Result_s_fu_2062_p4 = buddy_tree_V_0_q0;
    p_Result_s_fu_2062_p4[i_assign_fu_2052_p1] = |(p_Repl2_5_fu_2056_p2);
end

assign p_Val2_14_cast8_fu_1995_p1 = p_Val2_11_reg_906;

assign p_Val2_14_fu_2693_p3 = ((tmp_133_reg_3601[0:0] === 1'b1) ? buddy_tree_V_1_q1 : buddy_tree_V_0_q1);

assign r_V_11_fu_2363_p3 = ((tmp_105_fu_2321_p3[0:0] === 1'b1) ? tmp_54_fu_2347_p2 : tmp_106_fu_2359_p1);

assign r_V_12_cast_fu_1828_p1 = r_V_6_fu_1822_p2;

assign r_V_13_fu_2135_p1 = tmp_46_fu_2129_p2[12:0];

assign r_V_14_fu_2013_p2 = tmp_66_reg_3335 >> tmp_69_fu_2009_p1;

assign r_V_15_fu_2046_p2 = (rhs_V_3_reg_948 | buddy_tree_V_0_q0);

assign r_V_16_fu_2762_p2 = (rhs_V_4_fu_252 & buddy_tree_V_0_q1);

assign r_V_18_fu_1655_p2 = (r_V_24_fu_1642_p2 | lhs_V_3_fu_1648_p3);

assign r_V_19_fu_2587_p2 = mask_V_load_1_phi_fu_2575_p3 << tmp_84_fu_2583_p1;

assign r_V_1_fu_1350_p2 = (4'd8 ^ addr_layer_map_V_q0);

assign r_V_20_fu_2653_p2 = (rhs_V_6_reg_3575 & lhs_V_4_fu_2645_p3);

assign r_V_21_fu_1302_p2 = (rhs_V_1_fu_1297_p2 & p_Result_3_reg_2955);

assign r_V_24_fu_1642_p2 = mask_V_load_phi_reg_856 << tmp_79_fu_1639_p1;

assign r_V_25_fu_1667_p2 = ($signed(4'd8) - $signed(ans_V_reg_3002));

assign r_V_2_fu_1406_p2 = tmp_8_reg_3066 >> tmp_23_fu_1402_p1;

assign r_V_3_fu_1764_p2 = (14'd14 + lhs_V_3_cast_fu_1760_p1);

assign r_V_4_fu_1801_p2 = (mark_mask_V_q0 | lhs_V_fu_1793_p3);

assign r_V_5_fu_2164_p2 = (p_s_reg_958 ^ 4'd8);

assign r_V_6_fu_1822_p2 = TMP_0_V_1_cast_fu_1810_p1 >> p_Result_6_fu_1813_p4;

assign r_V_7_fu_1522_p2 = tmp_39_reg_3121 >> tmp_62_fu_1518_p1;

assign r_V_8_fu_1915_p2 = TMP_0_V_4_reg_3285 >> tmp_31_fu_1912_p1;

assign r_V_9_fu_2254_p1 = tmp_48_fu_2248_p2[12:0];

assign r_V_fu_1742_p1 = tmp_15_fu_1736_p2[12:0];

assign rec_bits_V_1_fu_1527_p1 = r_V_7_fu_1522_p2[1:0];

assign rec_bits_V_2_fu_2018_p1 = r_V_14_fu_2013_p2[1:0];

assign rec_bits_V_3_fu_1838_p1 = ap_phi_mux_p_03240_1_in_phi_fu_881_p4[1:0];

assign rec_bits_V_fu_1411_p1 = r_V_2_fu_1406_p2[1:0];

assign rev_fu_2461_p2 = (tmp_122_fu_2453_p3 ^ 1'd1);

assign rhs_V_1_fu_1297_p2 = (16'd0 - p_Result_3_reg_2955);

assign rhs_V_6_fu_2593_p2 = (r_V_19_fu_2587_p2 ^ 64'd18446744073709551615);

assign rhs_i_i_fu_2787_p2 = (mark_mask_V_q0 ^ 4'd15);

assign sel_tmp1_fu_2547_p3 = ((sel_tmp_fu_2541_p2[0:0] === 1'b1) ? tmp_82_fu_2509_p5 : mask_V_load_114_phi_s_fu_2501_p3);

assign sel_tmp2_fu_2555_p2 = ((tmp_126_fu_2479_p1 == 2'd1) ? 1'b1 : 1'b0);

assign sel_tmp3_fu_2561_p3 = ((sel_tmp2_fu_2555_p2[0:0] === 1'b1) ? tmp_83_fu_2521_p5 : sel_tmp1_fu_2547_p3);

assign sel_tmp4_fu_2569_p2 = ((tmp_126_fu_2479_p1 == 2'd2) ? 1'b1 : 1'b0);

assign sel_tmp_fu_2541_p2 = ((tmp_126_fu_2479_p1 == 2'd0) ? 1'b1 : 1'b0);

assign size_V_fu_1262_p1 = alloc_size[15:0];

assign storemerge_fu_2072_p3 = ((tmp_14_reg_3012[0:0] === 1'b1) ? p_Result_s_fu_2062_p4 : r_V_15_fu_2046_p2);

assign tmp26_fu_2258_p2 = (p_5_fu_2204_p2 & group_tree_V_load_ph_fu_2186_p3);

assign tmp_100_fu_1461_p3 = p_Val2_3_reg_804[32'd1];

assign tmp_101_fu_1469_p1 = p_Val2_3_reg_804[0:0];

assign tmp_102_fu_2182_p0 = reg_844;

assign tmp_102_fu_2182_p1 = tmp_102_fu_2182_p0[0:0];

assign tmp_103_fu_2194_p1 = group_tree_mask_V_q0[3:0];

assign tmp_105_fu_2321_p1 = grp_fu_1226_p2;

assign tmp_105_fu_2321_p3 = tmp_105_fu_2321_p1[32'd3];

assign tmp_106_fu_2359_p1 = tmp_55_fu_2353_p2[12:0];

assign tmp_108_fu_1977_p1 = p_03236_3_reg_916[0:0];

assign tmp_10_fu_1697_p2 = tmp_13_cast_fu_1684_p1 << tmp_14_cast_fu_1693_p1;

assign tmp_114_fu_2028_p4 = {{p_Val2_11_reg_906[10:1]}};

assign tmp_116_fu_1549_p3 = p_Repl2_7_fu_1543_p2[32'd3];

assign tmp_117_fu_2783_p1 = mark_mask_V_q0[1:0];

assign tmp_118_fu_2793_p0 = reg_844;

assign tmp_118_fu_2793_p1 = tmp_118_fu_2793_p0[0:0];

assign tmp_119_fu_2811_p1 = group_tree_V_load_3_s_fu_2797_p3[1:0];

assign tmp_11_fu_1703_p2 = free_target_V_reg_2948 >> tmp_12_cast_fu_1680_p1;

assign tmp_120_fu_1557_p1 = reg_844[1:0];

assign tmp_121_fu_1571_p3 = reg_844[32'd2];

assign tmp_122_fu_2453_p3 = p_1_reg_1111[32'd3];

assign tmp_123_fu_2042_p1 = rhs_V_3_reg_948[1:0];

assign tmp_125_fu_1619_p1 = p_03232_2_in_reg_816[0:0];

assign tmp_126_fu_2479_p1 = cnt_1_fu_248[1:0];

assign tmp_127_fu_2493_p3 = cnt_1_fu_248[32'd2];

assign tmp_128_fu_2641_p1 = p_1_reg_1111[0:0];

assign tmp_12_cast_fu_1680_p1 = r_V_25_fu_1667_p2;

assign tmp_12_fu_1716_p3 = ((tmp_25_fu_1672_p3[0:0] === 1'b1) ? tmp_32_fu_1708_p1 : tmp_35_fu_1712_p1);

always @ (*) begin
    tmp_130_fu_2896_p4 = buddy_tree_V_0_q1;
    tmp_130_fu_2896_p4[i_assign_2_fu_2892_p1] = |(1'd0);
end

always @ (*) begin
    tmp_131_fu_2925_p4 = buddy_tree_V_1_q1;
    tmp_131_fu_2925_p4[i_assign_2_1_fu_2921_p1] = |(1'd0);
end

assign tmp_133_fu_2621_p1 = p_2_reg_1121[0:0];

assign tmp_13_cast_fu_1684_p1 = free_target_V_reg_2948;

assign tmp_13_fu_1727_p2 = ($signed(4'd9) + $signed(ans_V_reg_3002));

assign tmp_14_cast_fu_1693_p1 = tmp_7_fu_1687_p2;

assign tmp_14_fu_1318_p3 = addr_layer_map_V_q0[32'd3];

assign tmp_15_fu_1736_p2 = tmp_25_cast_fu_1724_p1 << tmp_30_cast_fu_1732_p1;

assign tmp_16_fu_1746_p2 = (tmp_12_reg_3210 - r_V_reg_3215);

assign tmp_17_fu_1356_p1 = r_V_1_fu_1350_p2;

assign tmp_18_fu_1750_p1 = reg_1248;

assign tmp_19_fu_1770_p1 = r_V_3_fu_1764_p2;

assign tmp_20_fu_1850_p2 = ((rec_bits_V_3_fu_1838_p1 == 2'd3) ? 1'b1 : 1'b0);

assign tmp_21_fu_2104_p2 = (64'd0 - buddy_tree_V_load_1_s_reg_1073);

assign tmp_22_fu_1856_p2 = (tmp_80_fu_1842_p3 & tmp_20_fu_1850_p2);

assign tmp_23_fu_1402_p1 = p_Result_4_fu_1393_p4;

assign tmp_24_fu_2116_p2 = ((tmp_V_1_reg_3395 == 64'd0) ? 1'b1 : 1'b0);

assign tmp_25_cast_fu_1724_p1 = addr_tree_map_V_load_reg_3017;

assign tmp_25_fu_1672_p3 = r_V_25_fu_1667_p2[32'd3];

assign tmp_26_fu_1872_p1 = p_03212_1_in_fu_1862_p4;

assign tmp_27_fu_1439_p2 = ((now1_V_1_fu_1433_p2 == 4'd0) ? 1'b1 : 1'b0);

assign tmp_29_fu_1882_p1 = loc_tree_V_fu_1876_p2;

assign tmp_30_cast_fu_1732_p1 = tmp_13_fu_1727_p2;

assign tmp_30_fu_1892_p1 = $signed(op2_assign_s_fu_1886_p2);

assign tmp_31_fu_1912_p1 = p_Result_7_reg_3291;

assign tmp_32_fu_1708_p1 = tmp_10_fu_1697_p2[12:0];

assign tmp_33_fu_1473_p2 = (tmp_101_fu_1469_p1 & tmp_100_fu_1461_p3);

assign tmp_34_fu_1479_p1 = tmp_33_fu_1473_p2;

assign tmp_35_fu_1712_p1 = tmp_11_fu_1703_p2[12:0];

assign tmp_36_fu_1483_p1 = loc1_V_reg_3081;

assign tmp_37_fu_1492_p1 = $signed(op2_assign_1_fu_1486_p2);

assign tmp_38_fu_2170_p1 = r_V_5_fu_2164_p2;

assign tmp_39_fu_1503_p2 = (tmp_37_fu_1492_p1 | buddy_tree_V_load_2_s_fu_1496_p3);

assign tmp_40_cast_fu_2121_p1 = grp_fu_1226_p2;

assign tmp_40_fu_2216_p2 = ((TMP_1_V_1_fu_2210_p2 == 4'd8) ? 1'b1 : 1'b0);

assign tmp_41_cast_fu_2125_p0 = reg_844;

assign tmp_41_cast_fu_2125_p1 = tmp_41_cast_fu_2125_p0;

assign tmp_41_fu_2222_p2 = ((TMP_1_V_1_fu_2210_p2 == 4'd2) ? 1'b1 : 1'b0);

assign tmp_42_fu_2228_p2 = ((TMP_1_V_1_fu_2210_p2 == 4'd4) ? 1'b1 : 1'b0);

assign tmp_43_fu_2283_p3 = ((tmp_42_reg_3471[0:0] === 1'b1) ? 2'd2 : 2'd1);

assign tmp_44_fu_2290_p2 = (tmp_42_reg_3471 | tmp_41_reg_3466);

assign tmp_45_fu_2294_p3 = ((tmp_44_fu_2290_p2[0:0] === 1'b1) ? tmp_43_fu_2283_p3 : tmp_54_cast_fu_2276_p3);

assign tmp_46_fu_2129_p2 = tmp_41_cast_fu_2125_p1 << tmp_40_cast_fu_2121_p1;

assign tmp_47_fu_2238_p2 = ($signed(4'd9) + $signed(p_s_reg_958));

assign tmp_48_fu_2248_p2 = tmp_75_cast_fu_2234_p1 << tmp_80_cast_fu_2244_p1;

assign tmp_49_fu_2306_p1 = reg_1248;

assign tmp_4_fu_1361_p1 = addr_tree_map_V_load_reg_3017;

assign tmp_50_fu_2310_p2 = (r_V_9_reg_3477 + loc_tree_V_2_fu_2302_p1);

assign tmp_51_fu_2329_p0 = grp_fu_1226_p2;

assign tmp_51_fu_2329_p1 = tmp_51_fu_2329_p0;

assign tmp_52_fu_2333_p1 = new_loc1_V_fu_2315_p2;

assign tmp_53_fu_2337_p1 = grp_fu_1226_p2;

assign tmp_53_fu_2337_p2 = ($signed(4'd0) - $signed(tmp_53_fu_2337_p1));

assign tmp_54_cast_fu_2276_p3 = ((tmp_40_reg_3461[0:0] === 1'b1) ? 2'd3 : 2'd0);

assign tmp_54_fu_2347_p2 = new_loc1_V_fu_2315_p2 >> tmp_89_cast_fu_2343_p1;

assign tmp_55_fu_2353_p2 = tmp_52_fu_2333_p1 << tmp_51_fu_2329_p1;

assign tmp_56_fu_2264_p2 = (tmp_103_fu_2194_p1 & tmp26_fu_2258_p2);

assign tmp_57_fu_2270_p2 = (tmp_56_fu_2264_p2 ^ group_tree_V_load_ph_fu_2186_p3);

assign tmp_58_fu_2156_p2 = (buddy_tree_V_load_3_s_fu_2149_p3 & TMP_0_V_fu_2144_p2);

assign tmp_59_fu_1790_p1 = addr_tree_map_V_load_reg_3017[0:0];

assign tmp_60_fu_1926_p2 = ((p_Val2_2_reg_928 == 2'd3) ? 1'b1 : 1'b0);

assign tmp_61_fu_1938_p2 = (tmp_60_fu_1926_p2 & not_s_fu_1932_p2);

assign tmp_62_fu_1518_p1 = p_Result_5_fu_1509_p4;

assign tmp_63_fu_1531_p2 = ((rec_bits_V_1_fu_1527_p1 == 2'd3) ? 1'b1 : 1'b0);

assign tmp_64_fu_1963_p1 = p_Val2_11_reg_906;

assign tmp_65_fu_1973_p1 = $signed(op2_assign_2_fu_1967_p2);

assign tmp_66_fu_1989_p2 = (tmp_65_fu_1973_p1 | buddy_tree_V_load_5_s_fu_1981_p3);

assign tmp_67_fu_2381_p2 = (op2_assign_fu_2376_p2 & buddy_tree_V_1_q0);

assign tmp_68_fu_2388_p1 = ap_phi_mux_p_8_phi_fu_1096_p4;

assign tmp_69_fu_2009_p1 = p_Result_8_fu_1999_p4;

assign tmp_6_fu_1307_p2 = ((cmd_fu_244 == 8'd3) ? 1'b1 : 1'b0);

assign tmp_70_fu_2038_p1 = tmp_114_fu_2028_p4;

assign tmp_71_fu_2442_p1 = ap_phi_mux_p_7_phi_fu_1086_p4;

assign tmp_72_fu_2805_p2 = (tmp_117_fu_2783_p1 ^ 2'd3);

assign tmp_73_fu_1374_p1 = ans_V_reg_3002[0:0];

assign tmp_74_fu_2084_p1 = p_s_reg_958[0:0];

assign tmp_75_cast_fu_2234_p0 = reg_844;

assign tmp_75_cast_fu_2234_p1 = tmp_75_cast_fu_2234_p0;

assign tmp_75_fu_2473_p2 = (rev_fu_2461_p2 | op2_assign_8_fu_2467_p2);

assign tmp_76_fu_1599_p4 = {{reg_844[3:2]}};

assign tmp_77_fu_1587_p4 = {{reg_844[3:2]}};

assign tmp_79_fu_1639_p1 = p_Repl2_s_reg_3136;

assign tmp_7_fu_1687_p2 = ($signed(4'd0) - $signed(r_V_25_fu_1667_p2));

assign tmp_80_cast_fu_2244_p1 = tmp_47_fu_2238_p2;

assign tmp_80_fu_1842_p3 = now1_V_2_fu_1832_p2[32'd3];

assign tmp_81_fu_2829_p2 = ((p_03232_1_reg_1141 == 3'd0) ? 1'b1 : 1'b0);

assign tmp_82_fu_2509_p4 = {{cnt_1_fu_248[3:2]}};

assign tmp_83_fu_2521_p4 = {{cnt_1_fu_248[3:2]}};

assign tmp_84_fu_2583_p1 = loc2_V_fu_256;

assign tmp_85_fu_2917_p1 = loc1_V_7_1_fu_2907_p4;

assign tmp_86_fu_2615_p2 = ((p_2_reg_1121 == 4'd0) ? 1'b1 : 1'b0);

assign tmp_87_fu_2740_p1 = op2_assign_7_fu_2734_p2;

assign tmp_88_fu_2750_p1 = op2_assign_8_reg_3566;

assign tmp_89_cast_fu_2343_p1 = tmp_53_fu_2337_p2;

assign tmp_8_fu_1385_p2 = (tmp_V_fu_1370_p1 | buddy_tree_V_load_ph_fu_1377_p3);

assign tmp_95_fu_1920_p1 = p_03184_4_reg_896[3:0];

assign tmp_98_fu_1429_p1 = p_03236_1_in_reg_795[0:0];

assign tmp_9_fu_1313_p1 = free_target_V_reg_2948;

assign tmp_V_1_fu_2110_p2 = (tmp_21_fu_2104_p2 & buddy_tree_V_load_1_s_reg_1073);

assign tmp_V_fu_1370_p1 = $signed(op2_assign_9_fu_1364_p2);

assign tmp_fu_1286_p2 = ((cmd_fu_244 == 8'd2) ? 1'b1 : 1'b0);

assign tmp_s_fu_1292_p2 = ((size_V_reg_2943 == 16'd1) ? 1'b1 : 1'b0);

assign tmp_size_V_fu_1270_p2 = ($signed(16'd65535) + $signed(size_V_fu_1262_p1));

always @ (posedge ap_clk) begin
    loc1_V_10_reg_3026[12:8] <= 5'b00000;
    loc1_V_9_cast_cast_reg_3032[10:8] <= 3'b000;
    newIndex2_reg_3037[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    loc1_V_11_reg_3086[12] <= 1'b0;
    newIndex_reg_3105[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    p_Repl2_s_reg_3136[0] <= 1'b0;
    newIndex15_reg_3178[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    newIndex6_reg_3225[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    newIndex11_reg_3310[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    p_4_cast_reg_3357[63:16] <= 48'b000000000000000000000000000000000000000000000000;
    newIndex4_reg_3367[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    newIndex8_reg_3431[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    newIndex13_reg_3546[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    newIndex17_reg_3581[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    newIndex23_reg_3606[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    newIndex19_reg_3646[63:2] <= 62'b00000000000000000000000000000000000000000000000000000000000000;
    newIndex21_reg_3656[63:2] <= 62'b00000000000000000000000000000000000000000000000000000000000000;
    p_Val2_11_reg_906[10:8] <= 3'b000;
    loc2_V_fu_256[0] <= 1'b0;
    loc1_V_7_fu_260[12:7] <= 6'b000000;
end

endmodule //HTA128_theta
