-- Copyright (C) 2016  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel MegaCore Function License Agreement, or other 
-- applicable license agreement, including, without limitation, 
-- that your use is for the sole purpose of programming logic 
-- devices manufactured by Intel and sold by Intel or its 
-- authorized distributors.  Please refer to the applicable 
-- agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition"

-- DATE "05/11/2017 15:49:43"

-- 
-- Device: Altera 5CSXFC6D6F31C6 Package FBGA896
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY ALTERA_LNSIM;
LIBRARY CYCLONEV;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE ALTERA_LNSIM.ALTERA_LNSIM_COMPONENTS.ALL;
USE CYCLONEV.CYCLONEV_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	audio_codec IS
    PORT (
	AUD_BCLK : OUT std_logic;
	AUD_XCK : OUT std_logic;
	AUD_ADCLRCK : OUT std_logic;
	AUD_ADCDAT : IN std_logic;
	AUD_DACLRCK : OUT std_logic;
	AUD_DACDAT : OUT std_logic;
	clock_50 : IN std_logic;
	key : IN std_logic_vector(3 DOWNTO 0);
	ledr : OUT std_logic_vector(9 DOWNTO 0);
	sw : IN std_logic_vector(9 DOWNTO 0);
	FPGA_I2C_SCLK : OUT std_logic;
	FPGA_I2C_SDAT : INOUT std_logic
	);
END audio_codec;

-- Design Ports Information
-- AUD_BCLK	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AUD_XCK	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AUD_ADCLRCK	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AUD_ADCDAT	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AUD_DACLRCK	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AUD_DACDAT	=>  Location: PIN_AF29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ledr[0]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ledr[1]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ledr[2]	=>  Location: PIN_AC23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ledr[3]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ledr[4]	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ledr[5]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ledr[6]	=>  Location: PIN_AE24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ledr[7]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ledr[8]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ledr[9]	=>  Location: PIN_AC22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sw[1]	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sw[2]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sw[3]	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sw[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sw[5]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sw[6]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sw[9]	=>  Location: PIN_AA30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- FPGA_I2C_SCLK	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- FPGA_I2C_SDAT	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clock_50	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sw[7]	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sw[8]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- key[2]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- key[3]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- key[0]	=>  Location: PIN_AJ4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- key[1]	=>  Location: PIN_AK4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sw[0]	=>  Location: PIN_AB30,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF audio_codec IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_AUD_BCLK : std_logic;
SIGNAL ww_AUD_XCK : std_logic;
SIGNAL ww_AUD_ADCLRCK : std_logic;
SIGNAL ww_AUD_ADCDAT : std_logic;
SIGNAL ww_AUD_DACLRCK : std_logic;
SIGNAL ww_AUD_DACDAT : std_logic;
SIGNAL ww_clock_50 : std_logic;
SIGNAL ww_key : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_ledr : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_sw : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_FPGA_I2C_SCLK : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a256_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a256_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a256_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a272_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a272_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a272_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a288_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a288_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a288_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a304_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a304_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a304_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a320_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a320_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a320_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a336_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a336_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a336_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a352_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a352_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a352_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a368_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a368_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a368_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a384_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a384_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a384_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a400_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a400_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a400_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a416_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a416_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a416_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a432_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a432_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a432_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a464_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a464_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a464_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a448_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a448_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a448_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a128_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a128_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a128_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a144_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a144_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a144_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a160_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a160_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a160_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a176_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a176_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a176_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a192_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a192_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a192_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a208_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a208_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a208_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a224_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a224_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a224_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a240_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a240_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a240_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a258_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a258_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a258_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a274_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a274_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a274_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a290_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a290_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a290_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a306_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a306_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a306_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a322_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a322_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a322_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a338_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a338_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a338_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a354_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a354_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a354_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a370_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a370_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a370_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a386_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a386_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a386_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a402_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a402_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a402_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a418_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a418_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a418_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a434_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a434_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a434_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a450_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a450_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a450_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a130_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a130_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a130_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a146_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a146_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a146_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a162_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a162_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a162_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a178_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a178_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a178_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a194_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a194_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a194_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a210_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a210_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a210_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a226_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a226_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a226_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a242_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a242_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a242_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a260_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a260_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a260_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a276_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a276_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a276_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a292_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a292_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a292_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a308_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a308_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a308_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a324_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a324_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a324_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a340_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a340_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a340_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a356_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a356_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a356_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a372_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a372_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a372_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a388_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a388_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a388_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a404_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a404_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a404_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a420_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a420_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a420_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a436_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a436_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a436_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a468_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a468_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a468_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a452_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a452_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a452_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a132_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a132_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a132_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a148_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a148_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a148_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a164_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a164_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a164_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a180_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a180_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a180_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a196_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a196_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a196_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a212_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a212_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a212_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a228_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a228_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a228_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a244_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a244_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a244_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a262_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a262_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a262_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a278_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a278_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a278_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a294_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a294_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a294_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a310_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a310_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a310_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a326_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a326_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a326_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a342_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a342_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a342_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a358_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a358_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a358_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a374_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a374_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a374_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a390_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a390_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a390_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a406_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a406_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a406_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a422_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a422_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a422_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a438_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a438_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a438_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a454_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a454_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a454_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a134_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a134_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a134_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a150_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a150_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a150_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a166_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a166_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a166_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a182_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a182_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a182_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a198_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a198_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a198_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a214_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a214_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a214_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a230_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a230_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a230_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a246_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a246_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a246_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a257_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a257_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a257_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a273_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a273_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a273_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a289_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a289_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a289_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a305_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a305_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a305_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a321_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a321_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a321_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a337_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a337_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a337_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a353_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a353_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a353_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a369_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a369_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a369_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a385_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a385_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a385_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a401_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a401_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a401_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a417_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a417_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a417_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a433_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a433_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a433_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a465_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a465_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a465_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a449_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a449_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a449_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a129_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a129_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a129_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a145_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a145_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a145_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a161_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a161_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a161_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a177_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a177_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a177_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a193_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a193_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a193_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a209_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a209_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a209_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a225_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a225_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a225_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a241_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a241_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a241_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a259_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a259_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a259_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a275_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a275_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a275_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a291_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a291_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a291_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a307_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a307_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a307_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a323_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a323_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a323_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a339_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a339_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a339_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a355_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a355_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a355_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a371_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a371_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a371_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a387_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a387_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a387_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a403_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a403_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a403_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a419_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a419_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a419_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a435_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a435_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a435_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a451_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a451_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a451_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a131_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a131_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a131_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a147_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a147_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a147_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a163_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a163_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a163_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a179_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a179_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a179_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a195_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a195_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a195_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a211_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a211_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a211_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a227_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a227_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a227_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a243_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a243_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a243_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a261_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a261_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a261_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a277_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a277_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a277_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a293_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a293_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a293_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a309_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a309_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a309_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a325_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a325_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a325_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a341_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a341_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a341_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a357_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a357_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a357_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a373_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a373_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a373_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a389_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a389_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a389_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a405_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a405_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a405_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a421_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a421_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a421_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a437_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a437_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a437_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a469_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a469_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a469_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a453_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a453_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a453_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a133_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a133_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a133_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a149_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a149_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a149_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a165_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a165_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a165_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a181_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a181_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a181_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a197_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a197_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a197_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a213_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a213_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a213_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a229_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a229_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a229_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a245_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a245_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a245_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a263_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a263_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a263_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a279_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a279_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a279_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a295_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a295_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a295_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a311_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a311_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a311_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a327_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a327_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a327_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a343_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a343_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a343_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a359_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a359_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a359_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a375_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a375_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a375_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a391_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a391_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a391_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a407_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a407_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a407_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a423_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a423_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a423_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a439_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a439_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a439_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a455_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a455_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a455_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a135_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a135_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a135_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a151_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a151_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a151_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a167_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a167_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a167_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a183_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a183_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a183_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a199_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a199_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a199_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a215_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a215_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a215_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a231_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a231_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a231_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a247_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a247_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a247_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a264_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a264_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a264_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a280_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a280_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a280_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a296_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a296_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a296_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a312_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a312_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a312_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a328_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a328_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a328_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a344_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a344_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a344_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a360_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a360_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a360_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a376_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a376_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a376_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a392_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a392_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a392_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a408_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a408_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a408_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a424_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a424_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a424_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a440_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a440_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a440_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a472_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a472_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a472_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a456_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a456_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a456_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a136_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a136_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a136_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a152_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a152_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a152_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a168_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a168_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a168_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a184_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a184_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a184_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a200_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a200_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a200_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a216_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a216_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a216_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a232_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a232_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a232_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a248_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a248_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a248_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a266_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a266_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a266_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a282_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a282_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a282_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a298_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a298_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a298_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a314_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a314_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a314_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a330_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a330_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a330_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a346_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a346_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a346_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a362_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a362_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a362_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a378_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a378_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a378_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a394_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a394_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a394_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a410_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a410_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a410_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a426_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a426_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a426_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a442_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a442_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a442_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a458_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a458_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a458_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a138_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a138_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a138_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a154_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a154_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a154_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a170_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a170_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a170_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a186_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a186_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a186_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a202_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a202_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a202_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a218_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a218_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a218_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a234_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a234_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a234_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a250_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a250_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a250_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a268_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a268_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a268_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a284_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a284_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a284_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a300_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a300_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a300_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a316_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a316_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a316_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a332_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a332_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a332_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a348_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a348_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a348_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a364_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a364_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a364_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a380_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a380_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a380_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a396_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a396_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a396_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a412_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a412_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a412_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a428_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a428_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a428_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a444_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a444_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a444_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a476_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a476_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a476_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a460_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a460_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a460_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a140_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a140_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a140_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a156_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a156_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a156_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a172_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a172_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a172_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a188_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a188_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a188_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a204_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a204_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a204_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a220_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a220_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a220_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a236_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a236_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a236_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a252_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a252_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a252_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a270_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a270_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a270_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a286_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a286_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a286_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a302_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a302_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a302_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a318_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a318_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a318_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a334_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a334_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a334_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a350_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a350_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a350_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a366_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a366_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a366_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a382_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a382_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a382_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a398_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a398_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a398_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a414_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a414_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a414_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a430_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a430_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a430_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a446_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a446_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a446_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a462_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a462_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a462_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a142_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a142_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a142_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a158_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a158_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a158_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a174_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a174_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a174_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a190_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a190_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a190_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a206_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a206_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a206_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a222_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a222_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a222_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a238_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a238_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a238_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a254_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a254_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a254_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a265_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a265_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a265_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a281_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a281_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a281_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a297_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a297_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a297_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a313_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a313_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a313_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a329_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a329_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a329_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a345_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a345_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a345_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a361_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a361_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a361_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a377_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a377_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a377_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a393_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a393_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a393_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a409_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a409_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a409_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a425_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a425_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a425_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a441_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a441_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a441_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a473_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a473_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a473_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a457_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a457_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a457_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a137_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a137_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a137_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a153_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a153_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a153_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a169_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a169_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a169_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a185_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a185_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a185_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a201_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a201_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a201_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a217_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a217_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a217_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a233_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a233_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a233_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a249_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a249_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a249_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a267_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a267_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a267_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a283_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a283_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a283_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a299_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a299_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a299_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a315_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a315_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a315_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a331_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a331_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a331_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a347_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a347_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a347_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a363_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a363_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a363_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a379_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a379_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a379_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a395_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a395_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a395_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a411_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a411_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a411_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a427_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a427_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a427_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a443_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a443_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a443_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a459_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a459_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a459_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a139_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a139_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a139_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a155_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a155_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a155_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a171_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a171_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a171_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a187_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a187_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a187_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a203_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a203_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a203_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a219_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a219_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a219_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a235_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a235_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a235_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a251_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a251_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a251_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a269_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a269_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a269_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a285_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a285_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a285_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a301_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a301_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a301_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a317_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a317_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a317_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a333_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a333_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a333_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a349_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a349_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a349_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a365_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a365_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a365_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a381_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a381_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a381_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a397_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a397_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a397_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a413_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a413_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a413_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a429_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a429_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a429_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a445_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a445_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a445_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a477_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a477_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a477_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a461_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a461_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a461_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a141_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a141_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a141_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a157_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a157_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a157_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a173_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a173_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a173_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a189_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a189_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a189_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a205_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a205_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a205_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a221_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a221_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a221_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a237_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a237_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a237_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a253_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a253_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a253_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a271_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a271_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a271_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a287_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a287_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a287_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a303_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a303_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a303_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a319_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a319_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a319_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a335_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a335_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a335_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a351_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a351_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a351_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a367_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a367_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a367_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a383_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a383_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a383_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a399_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a399_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a399_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a415_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a415_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a415_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a431_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a431_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a431_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a447_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a447_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a447_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a463_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a463_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a463_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a143_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a143_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a143_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a159_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a159_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a159_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a175_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a175_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a175_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a191_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a191_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a191_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a207_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a207_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a207_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a223_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a223_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a223_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a239_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a239_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a239_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a255_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a255_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a255_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_CLKIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_MHI_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER_VCO0PH_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \AUD_ADCDAT~input_o\ : std_logic;
SIGNAL \sw[1]~input_o\ : std_logic;
SIGNAL \sw[2]~input_o\ : std_logic;
SIGNAL \sw[3]~input_o\ : std_logic;
SIGNAL \sw[4]~input_o\ : std_logic;
SIGNAL \sw[5]~input_o\ : std_logic;
SIGNAL \sw[6]~input_o\ : std_logic;
SIGNAL \sw[9]~input_o\ : std_logic;
SIGNAL \clock_50~input_o\ : std_logic;
SIGNAL \clock_50~inputCLKENA0_outclk\ : std_logic;
SIGNAL \WM8731|Add0~9_sumout\ : std_logic;
SIGNAL \WM8731|Add0~2\ : std_logic;
SIGNAL \WM8731|Add0~17_sumout\ : std_logic;
SIGNAL \WM8731|Add0~18\ : std_logic;
SIGNAL \WM8731|Add0~21_sumout\ : std_logic;
SIGNAL \WM8731|Add0~22\ : std_logic;
SIGNAL \WM8731|Add0~25_sumout\ : std_logic;
SIGNAL \WM8731|Add0~26\ : std_logic;
SIGNAL \WM8731|Add0~13_sumout\ : std_logic;
SIGNAL \WM8731|Add0~14\ : std_logic;
SIGNAL \WM8731|Add0~29_sumout\ : std_logic;
SIGNAL \WM8731|Add0~30\ : std_logic;
SIGNAL \WM8731|Add0~33_sumout\ : std_logic;
SIGNAL \WM8731|LessThan1~0_combout\ : std_logic;
SIGNAL \WM8731|LessThan0~0_combout\ : std_logic;
SIGNAL \WM8731|Add0~10\ : std_logic;
SIGNAL \WM8731|Add0~5_sumout\ : std_logic;
SIGNAL \WM8731|Add0~6\ : std_logic;
SIGNAL \WM8731|Add0~1_sumout\ : std_logic;
SIGNAL \WM8731|Equal0~0_combout\ : std_logic;
SIGNAL \WM8731|Equal1~0_combout\ : std_logic;
SIGNAL \WM8731|clk_en~q\ : std_logic;
SIGNAL \WM8731|Add1~1_combout\ : std_logic;
SIGNAL \WM8731|Equal0~1_combout\ : std_logic;
SIGNAL \WM8731|ack_en~q\ : std_logic;
SIGNAL \WM8731|i2c_fsm.st5~q\ : std_logic;
SIGNAL \FPGA_I2C_SDAT~input_o\ : std_logic;
SIGNAL \WM8731|i2c_fsm.st2~q\ : std_logic;
SIGNAL \WM8731|i2c_fsm~16_combout\ : std_logic;
SIGNAL \WM8731|i2c_fsm.st3~q\ : std_logic;
SIGNAL \WM8731|i2c_sda~1_combout\ : std_logic;
SIGNAL \WM8731|i2c_fsm~21_combout\ : std_logic;
SIGNAL \WM8731|i2c_fsm.st6~q\ : std_logic;
SIGNAL \WM8731|i2c_fsm.st3~DUPLICATE_q\ : std_logic;
SIGNAL \WM8731|WideNor0~combout\ : std_logic;
SIGNAL \WM8731|i2c_fsm~25_combout\ : std_logic;
SIGNAL \WM8731|i2c_fsm.st8~q\ : std_logic;
SIGNAL \WM8731|i2c_fsm~22_combout\ : std_logic;
SIGNAL \WM8731|i2c_fsm~23_combout\ : std_logic;
SIGNAL \WM8731|i2c_fsm.st0~q\ : std_logic;
SIGNAL \WM8731|i2c_busy~0_combout\ : std_logic;
SIGNAL \WM8731|i2c_busy~q\ : std_logic;
SIGNAL \key[0]~input_o\ : std_logic;
SIGNAL \key[1]~input_o\ : std_logic;
SIGNAL \key[2]~input_o\ : std_logic;
SIGNAL \key[3]~input_o\ : std_logic;
SIGNAL \WM_i2c_send_flag~0_combout\ : std_logic;
SIGNAL \WM_i2c_send_flag~q\ : std_logic;
SIGNAL \WM8731|i2c_fsm~20_combout\ : std_logic;
SIGNAL \WM8731|i2c_fsm~24_combout\ : std_logic;
SIGNAL \WM8731|i2c_fsm.st4~q\ : std_logic;
SIGNAL \WM8731|i2c_fsm~17_combout\ : std_logic;
SIGNAL \WM8731|i2c_fsm.st5~DUPLICATE_q\ : std_logic;
SIGNAL \WM8731|i2c_fsm~14_combout\ : std_logic;
SIGNAL \WM8731|i2c_fsm~19_combout\ : std_logic;
SIGNAL \WM8731|i2c_fsm.st1~q\ : std_logic;
SIGNAL \WM8731|i2c_fsm~15_combout\ : std_logic;
SIGNAL \WM8731|i2c_fsm.st2~DUPLICATE_q\ : std_logic;
SIGNAL \WM8731|data_index[0]~1_combout\ : std_logic;
SIGNAL \WM8731|data_index[0]~3_combout\ : std_logic;
SIGNAL \WM8731|data_index~10_combout\ : std_logic;
SIGNAL \WM8731|data_index~11_combout\ : std_logic;
SIGNAL \WM8731|data_index~12_combout\ : std_logic;
SIGNAL \WM8731|data_index~8_combout\ : std_logic;
SIGNAL \WM8731|data_index[0]~2_combout\ : std_logic;
SIGNAL \WM8731|data_index~7_combout\ : std_logic;
SIGNAL \WM8731|data_index[0]~9_combout\ : std_logic;
SIGNAL \WM8731|data_index[0]~5_combout\ : std_logic;
SIGNAL \WM8731|data_index[0]~0_combout\ : std_logic;
SIGNAL \WM8731|Add1~0_combout\ : std_logic;
SIGNAL \WM8731|data_index~6_combout\ : std_logic;
SIGNAL \WM8731|get_ack~2_combout\ : std_logic;
SIGNAL \WM8731|get_ack~1_combout\ : std_logic;
SIGNAL \WM8731|get_ack~0_combout\ : std_logic;
SIGNAL \WM8731|get_ack~q\ : std_logic;
SIGNAL \WM8731|i2c_fsm~18_combout\ : std_logic;
SIGNAL \WM8731|i2c_fsm.st7~q\ : std_logic;
SIGNAL \WM8731|WideOr2~0_combout\ : std_logic;
SIGNAL \WM8731|data_index~4_combout\ : std_logic;
SIGNAL \WM8731|Selector25~0_combout\ : std_logic;
SIGNAL \sw[0]~input_o\ : std_logic;
SIGNAL \WM_i2c_data~4_combout\ : std_logic;
SIGNAL \WM_i2c_data[12]~1_combout\ : std_logic;
SIGNAL \WM_i2c_data~0_combout\ : std_logic;
SIGNAL \WM_i2c_data~3_combout\ : std_logic;
SIGNAL \WM_i2c_data~2_combout\ : std_logic;
SIGNAL \WM8731|Mux1~0_combout\ : std_logic;
SIGNAL \WM_i2c_data~9_combout\ : std_logic;
SIGNAL \WM8731|Mux1~3_combout\ : std_logic;
SIGNAL \WM_i2c_data~8_combout\ : std_logic;
SIGNAL \WM_i2c_data~6_combout\ : std_logic;
SIGNAL \WM_i2c_data~7_combout\ : std_logic;
SIGNAL \WM8731|Mux1~2_combout\ : std_logic;
SIGNAL \WM_i2c_data~5_combout\ : std_logic;
SIGNAL \WM8731|Mux1~1_combout\ : std_logic;
SIGNAL \WM8731|Mux1~4_combout\ : std_logic;
SIGNAL \WM8731|Selector25~1_combout\ : std_logic;
SIGNAL \WM8731|i2c_sda~reg0_q\ : std_logic;
SIGNAL \WM8731|Selector26~0_combout\ : std_logic;
SIGNAL \WM8731|i2c_sda~en_q\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\ : std_logic;
SIGNAL \sound|Add0~33_sumout\ : std_logic;
SIGNAL \sound|Add0~34\ : std_logic;
SIGNAL \sound|Add0~9_sumout\ : std_logic;
SIGNAL \sound|Add0~10\ : std_logic;
SIGNAL \sound|Add0~13_sumout\ : std_logic;
SIGNAL \sound|Add0~14\ : std_logic;
SIGNAL \sound|Add0~17_sumout\ : std_logic;
SIGNAL \sound|Add0~18\ : std_logic;
SIGNAL \sound|Add0~21_sumout\ : std_logic;
SIGNAL \sound|Add0~22\ : std_logic;
SIGNAL \sound|Add0~25_sumout\ : std_logic;
SIGNAL \sound|Add0~26\ : std_logic;
SIGNAL \sound|Add0~29_sumout\ : std_logic;
SIGNAL \sound|Add0~30\ : std_logic;
SIGNAL \sound|Add0~5_sumout\ : std_logic;
SIGNAL \sound|Add0~6\ : std_logic;
SIGNAL \sound|Add0~1_sumout\ : std_logic;
SIGNAL \sound|LessThan0~0_combout\ : std_logic;
SIGNAL \sound|LessThan0~1_combout\ : std_logic;
SIGNAL \sound|clk_en~q\ : std_logic;
SIGNAL \sound|aud_dalr~feeder_combout\ : std_logic;
SIGNAL \sound|aud_dalr~q\ : std_logic;
SIGNAL \sound|sample_flag~q\ : std_logic;
SIGNAL \sound|data_index[0]~DUPLICATE_q\ : std_logic;
SIGNAL \sound|data_index[1]~1_combout\ : std_logic;
SIGNAL \sound|data_index[2]~2_combout\ : std_logic;
SIGNAL \sound|data_index[2]~DUPLICATE_q\ : std_logic;
SIGNAL \sound|data_index[3]~4_combout\ : std_logic;
SIGNAL \sound|data_index[1]~DUPLICATE_q\ : std_logic;
SIGNAL \sound|data_index~5_combout\ : std_logic;
SIGNAL \sound|data_index[4]~6_combout\ : std_logic;
SIGNAL \sound|data_index~0_combout\ : std_logic;
SIGNAL \sound|sample_flag~0_combout\ : std_logic;
SIGNAL \sound|sample_flag~DUPLICATE_q\ : std_logic;
SIGNAL \sound|data_index[0]~3_combout\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \Add1~5_sumout\ : std_logic;
SIGNAL \sw[8]~input_o\ : std_logic;
SIGNAL \Add1~6\ : std_logic;
SIGNAL \Add1~9_sumout\ : std_logic;
SIGNAL \bitprsc~0_combout\ : std_logic;
SIGNAL \bitprsc[1]~1_combout\ : std_logic;
SIGNAL \bitprsc~3_combout\ : std_logic;
SIGNAL \bitprsc~2_combout\ : std_logic;
SIGNAL \read_addr[14]~1_combout\ : std_logic;
SIGNAL \Add1~10\ : std_logic;
SIGNAL \Add1~13_sumout\ : std_logic;
SIGNAL \Add1~14\ : std_logic;
SIGNAL \Add1~17_sumout\ : std_logic;
SIGNAL \Add1~18\ : std_logic;
SIGNAL \Add1~21_sumout\ : std_logic;
SIGNAL \Add1~22\ : std_logic;
SIGNAL \Add1~25_sumout\ : std_logic;
SIGNAL \Add1~26\ : std_logic;
SIGNAL \Add1~29_sumout\ : std_logic;
SIGNAL \Add1~30\ : std_logic;
SIGNAL \Add1~33_sumout\ : std_logic;
SIGNAL \Add1~34\ : std_logic;
SIGNAL \Add1~37_sumout\ : std_logic;
SIGNAL \Add1~38\ : std_logic;
SIGNAL \Add1~41_sumout\ : std_logic;
SIGNAL \Add1~42\ : std_logic;
SIGNAL \Add1~45_sumout\ : std_logic;
SIGNAL \Add1~46\ : std_logic;
SIGNAL \Add1~49_sumout\ : std_logic;
SIGNAL \Add1~50\ : std_logic;
SIGNAL \Add1~53_sumout\ : std_logic;
SIGNAL \Add1~54\ : std_logic;
SIGNAL \Add1~57_sumout\ : std_logic;
SIGNAL \Add1~58\ : std_logic;
SIGNAL \Add1~61_sumout\ : std_logic;
SIGNAL \Add1~62\ : std_logic;
SIGNAL \Add1~65_sumout\ : std_logic;
SIGNAL \Add1~66\ : std_logic;
SIGNAL \Add1~69_sumout\ : std_logic;
SIGNAL \Add1~70\ : std_logic;
SIGNAL \Add1~1_sumout\ : std_logic;
SIGNAL \LessThan1~2_combout\ : std_logic;
SIGNAL \LessThan1~3_combout\ : std_logic;
SIGNAL \LessThan1~1_combout\ : std_logic;
SIGNAL \LessThan1~0_combout\ : std_logic;
SIGNAL \read_addr[14]~0_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~feeder_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~feeder_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ : std_logic;
SIGNAL \aud_mono~108_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92~portadataout\ : std_logic;
SIGNAL \aud_mono~107_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a236~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a252~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a204~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a220~portadataout\ : std_logic;
SIGNAL \aud_mono~106_combout\ : std_logic;
SIGNAL \aud_mono~109_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a412~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a428~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a396~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a444~portadataout\ : std_logic;
SIGNAL \aud_mono~103_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a300~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a284~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a316~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a268~portadataout\ : std_logic;
SIGNAL \aud_mono~101_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a476~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a460~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w12_n7_mux_dataout~0_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a380~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a332~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a364~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a348~portadataout\ : std_logic;
SIGNAL \aud_mono~102_combout\ : std_logic;
SIGNAL \aud_mono~104_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a188~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a140~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a172~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a156~portadataout\ : std_logic;
SIGNAL \aud_mono~105_combout\ : std_logic;
SIGNAL \aud_mono[12]~5_combout\ : std_logic;
SIGNAL \aud_mono~110_combout\ : std_logic;
SIGNAL \sound|da_data_out[12]~feeder_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a152~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a136~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a168~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a184~portadataout\ : std_logic;
SIGNAL \aud_mono~85_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a424~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a408~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a392~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a440~portadataout\ : std_logic;
SIGNAL \aud_mono~83_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a344~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a328~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a360~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a376~portadataout\ : std_logic;
SIGNAL \aud_mono~82_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a296~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a280~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a264~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a312~portadataout\ : std_logic;
SIGNAL \aud_mono~81_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a472~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a456~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w8_n7_mux_dataout~0_combout\ : std_logic;
SIGNAL \aud_mono~84_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56~portadataout\ : std_logic;
SIGNAL \aud_mono~88_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104~portadataout\ : std_logic;
SIGNAL \aud_mono~87_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a216~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a248~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a200~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a232~portadataout\ : std_logic;
SIGNAL \aud_mono~86_combout\ : std_logic;
SIGNAL \aud_mono~89_combout\ : std_logic;
SIGNAL \aud_mono~90_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a270~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a302~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a286~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a318~portadataout\ : std_logic;
SIGNAL \aud_mono~111_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a462~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a478\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w14_n7_mux_dataout~0_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a334~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a366~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a382~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a350~portadataout\ : std_logic;
SIGNAL \aud_mono~112_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a430~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a398~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a414~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a446~portadataout\ : std_logic;
SIGNAL \aud_mono~113_combout\ : std_logic;
SIGNAL \aud_mono~114_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78~portadataout\ : std_logic;
SIGNAL \aud_mono~117_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a238~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a206~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a254~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a222~portadataout\ : std_logic;
SIGNAL \aud_mono~116_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62~portadataout\ : std_logic;
SIGNAL \aud_mono~118_combout\ : std_logic;
SIGNAL \aud_mono~119_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a190~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a174~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a158~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a142~portadataout\ : std_logic;
SIGNAL \aud_mono~115_combout\ : std_logic;
SIGNAL \aud_mono~120_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a346~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a330~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a362~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a378~portadataout\ : std_logic;
SIGNAL \aud_mono~92_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a442~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a426~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a394~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a410~portadataout\ : std_logic;
SIGNAL \aud_mono~93_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a474\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a458~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w10_n7_mux_dataout~0_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a282~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a266~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a314~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a298~portadataout\ : std_logic;
SIGNAL \aud_mono~91_combout\ : std_logic;
SIGNAL \aud_mono~94_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a170~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a154~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a186~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a138~portadataout\ : std_logic;
SIGNAL \aud_mono~95_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122~portadataout\ : std_logic;
SIGNAL \aud_mono~97_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58~portadataout\ : std_logic;
SIGNAL \aud_mono~98_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a202~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a234~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a250~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a218~portadataout\ : std_logic;
SIGNAL \aud_mono~96_combout\ : std_logic;
SIGNAL \aud_mono~99_combout\ : std_logic;
SIGNAL \aud_mono~100_combout\ : std_logic;
SIGNAL \sound|da_data_out[10]~feeder_combout\ : std_logic;
SIGNAL \sound|Mux0~2_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a157~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a189~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a173~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a141~portadataout\ : std_logic;
SIGNAL \aud_mono~145_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a381~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a349~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a333~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a365~portadataout\ : std_logic;
SIGNAL \aud_mono~142_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a285~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a301~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a269~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a317~portadataout\ : std_logic;
SIGNAL \aud_mono~141_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a397~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a445~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a429~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a413~portadataout\ : std_logic;
SIGNAL \aud_mono~143_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a477~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a461~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w13_n7_mux_dataout~0_combout\ : std_logic;
SIGNAL \aud_mono~144_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77~portadataout\ : std_logic;
SIGNAL \aud_mono~147_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a221~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a237~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a253~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a205~portadataout\ : std_logic;
SIGNAL \aud_mono~146_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45~portadataout\ : std_logic;
SIGNAL \aud_mono~148_combout\ : std_logic;
SIGNAL \aud_mono~149_combout\ : std_logic;
SIGNAL \aud_mono~150_combout\ : std_logic;
SIGNAL \sound|da_data_out[13]~feeder_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a265~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a313~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a281~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a297~portadataout\ : std_logic;
SIGNAL \aud_mono~121_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a361~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a345~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a329~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a377~portadataout\ : std_logic;
SIGNAL \aud_mono~122_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a473~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a457~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w9_n7_mux_dataout~0_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a441~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a425~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a409~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a393~portadataout\ : std_logic;
SIGNAL \aud_mono~123_combout\ : std_logic;
SIGNAL \aud_mono~124_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121~portadataout\ : std_logic;
SIGNAL \aud_mono~127_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41~portadataout\ : std_logic;
SIGNAL \aud_mono~128_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a249~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a217~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a233~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a201~portadataout\ : std_logic;
SIGNAL \aud_mono~126_combout\ : std_logic;
SIGNAL \aud_mono~129_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a169~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a185~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a153~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a137~portadataout\ : std_logic;
SIGNAL \aud_mono~125_combout\ : std_logic;
SIGNAL \aud_mono~130_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a139~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a171~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a187~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a155~portadataout\ : std_logic;
SIGNAL \aud_mono~135_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a395~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a411~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a443~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a427~portadataout\ : std_logic;
SIGNAL \aud_mono~133_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a267~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a315~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a299~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a283~portadataout\ : std_logic;
SIGNAL \aud_mono~131_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a347~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a331~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a379~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a363~portadataout\ : std_logic;
SIGNAL \aud_mono~132_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a459~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a475\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w11_n7_mux_dataout~0_combout\ : std_logic;
SIGNAL \aud_mono~134_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59~portadataout\ : std_logic;
SIGNAL \aud_mono~138_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123~portadataout\ : std_logic;
SIGNAL \aud_mono~137_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a203~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a251~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a219~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a235~portadataout\ : std_logic;
SIGNAL \aud_mono~136_combout\ : std_logic;
SIGNAL \aud_mono~139_combout\ : std_logic;
SIGNAL \aud_mono~140_combout\ : std_logic;
SIGNAL \sound|da_data_out[11]~feeder_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79~portadataout\ : std_logic;
SIGNAL \aud_mono~157_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31~portadataout\ : std_logic;
SIGNAL \aud_mono~158_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a239~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a223~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a207~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a255~portadataout\ : std_logic;
SIGNAL \aud_mono~156_combout\ : std_logic;
SIGNAL \aud_mono~159_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a479\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a463~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w15_n7_mux_dataout~0_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a415~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a447~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a431~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a399~portadataout\ : std_logic;
SIGNAL \aud_mono~153_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a335~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a351~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a383~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a367~portadataout\ : std_logic;
SIGNAL \aud_mono~152_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a271~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a319~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a287~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a303~portadataout\ : std_logic;
SIGNAL \aud_mono~151_combout\ : std_logic;
SIGNAL \aud_mono~154_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a143~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a175~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a159~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a191~portadataout\ : std_logic;
SIGNAL \aud_mono~155_combout\ : std_logic;
SIGNAL \aud_mono~160_combout\ : std_logic;
SIGNAL \sound|Mux0~3_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115~portadataout\ : std_logic;
SIGNAL \aud_mono~57_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51~portadataout\ : std_logic;
SIGNAL \aud_mono~58_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a195~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a243~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a227~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a211~portadataout\ : std_logic;
SIGNAL \aud_mono~56_combout\ : std_logic;
SIGNAL \aud_mono~59_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a275~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a291~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a259~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a307~portadataout\ : std_logic;
SIGNAL \aud_mono~51_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a451~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a467\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w3_n7_mux_dataout~0_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a339~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a355~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a371~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a323~portadataout\ : std_logic;
SIGNAL \aud_mono~52_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a419~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a387~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a403~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a435~portadataout\ : std_logic;
SIGNAL \aud_mono~53_combout\ : std_logic;
SIGNAL \aud_mono~54_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a131~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a179~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a163~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a147~portadataout\ : std_logic;
SIGNAL \aud_mono~55_combout\ : std_logic;
SIGNAL \aud_mono~60_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a389~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a437~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a421~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a405~portadataout\ : std_logic;
SIGNAL \aud_mono~63_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a293~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a309~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a277~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a261~portadataout\ : std_logic;
SIGNAL \aud_mono~61_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a325~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a357~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a373~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a341~portadataout\ : std_logic;
SIGNAL \aud_mono~62_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a453~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a469~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w5_n7_mux_dataout~0_combout\ : std_logic;
SIGNAL \aud_mono~64_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a213~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a197~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a245~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a229~portadataout\ : std_logic;
SIGNAL \aud_mono~66_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5~portadataout\ : std_logic;
SIGNAL \aud_mono~68_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117~portadataout\ : std_logic;
SIGNAL \aud_mono~67_combout\ : std_logic;
SIGNAL \aud_mono~69_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a133~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a181~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a149~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a165~portadataout\ : std_logic;
SIGNAL \aud_mono~65_combout\ : std_logic;
SIGNAL \aud_mono~70_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a129~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a177~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a161~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a145~portadataout\ : std_logic;
SIGNAL \aud_mono~45_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a257~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a289~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a273~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a305~portadataout\ : std_logic;
SIGNAL \aud_mono~41_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a449~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a465~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w1_n7_mux_dataout~0_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a385~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a401~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a417~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a433~portadataout\ : std_logic;
SIGNAL \aud_mono~43_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a321~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a353~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a337~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a369~portadataout\ : std_logic;
SIGNAL \aud_mono~42_combout\ : std_logic;
SIGNAL \aud_mono~44_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81~portadataout\ : std_logic;
SIGNAL \aud_mono~47_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17~portadataout\ : std_logic;
SIGNAL \aud_mono~48_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a225~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a193~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a241~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a209~portadataout\ : std_logic;
SIGNAL \aud_mono~46_combout\ : std_logic;
SIGNAL \aud_mono~49_combout\ : std_logic;
SIGNAL \aud_mono~50_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a231~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a215~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a247~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a199~portadataout\ : std_logic;
SIGNAL \aud_mono~76_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71~portadataout\ : std_logic;
SIGNAL \aud_mono~77_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7~portadataout\ : std_logic;
SIGNAL \aud_mono~78_combout\ : std_logic;
SIGNAL \aud_mono~79_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a455~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a471\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w7_n7_mux_dataout~0_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a327~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a343~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a375~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a359~portadataout\ : std_logic;
SIGNAL \aud_mono~72_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a263~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a311~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a295~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a279~portadataout\ : std_logic;
SIGNAL \aud_mono~71_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a407~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a439~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a423~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a391~portadataout\ : std_logic;
SIGNAL \aud_mono~73_combout\ : std_logic;
SIGNAL \aud_mono~74_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a151~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a183~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a135~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a167~portadataout\ : std_logic;
SIGNAL \aud_mono~75_combout\ : std_logic;
SIGNAL \aud_mono~80_combout\ : std_logic;
SIGNAL \sound|Mux0~1_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a144~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a160~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a176~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a128~portadataout\ : std_logic;
SIGNAL \aud_mono~4_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80~portadataout\ : std_logic;
SIGNAL \aud_mono~7_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \aud_mono~8_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a192~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a224~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a208~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a240~portadataout\ : std_logic;
SIGNAL \aud_mono~6_combout\ : std_logic;
SIGNAL \aud_mono~9_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a288~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a256~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a272~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a304~portadataout\ : std_logic;
SIGNAL \aud_mono~0_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a320~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a368~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a336~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a352~portadataout\ : std_logic;
SIGNAL \aud_mono~1_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a448~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a464~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w0_n7_mux_dataout~0_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a432~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a384~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a400~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a416~portadataout\ : std_logic;
SIGNAL \aud_mono~2_combout\ : std_logic;
SIGNAL \aud_mono~3_combout\ : std_logic;
SIGNAL \aud_mono~10_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a450~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a466\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w2_n7_mux_dataout~0_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a322~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a338~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a370~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a354~portadataout\ : std_logic;
SIGNAL \aud_mono~12_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a290~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a274~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a306~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a258~portadataout\ : std_logic;
SIGNAL \aud_mono~11_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a402~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a418~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a386~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a434~portadataout\ : std_logic;
SIGNAL \aud_mono~13_combout\ : std_logic;
SIGNAL \aud_mono~14_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a194~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a210~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a242~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a226~portadataout\ : std_logic;
SIGNAL \aud_mono~16_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50~portadataout\ : std_logic;
SIGNAL \aud_mono~18_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114~portadataout\ : std_logic;
SIGNAL \aud_mono~17_combout\ : std_logic;
SIGNAL \aud_mono~19_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a178~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a162~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a146~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a130~portadataout\ : std_logic;
SIGNAL \aud_mono~15_combout\ : std_logic;
SIGNAL \aud_mono~20_combout\ : std_logic;
SIGNAL \sound|da_data_out[18]~feeder_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a132~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a180~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a148~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a164~portadataout\ : std_logic;
SIGNAL \aud_mono~25_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20~portadataout\ : std_logic;
SIGNAL \aud_mono~28_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a228~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a244~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a212~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a196~portadataout\ : std_logic;
SIGNAL \aud_mono~26_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100~portadataout\ : std_logic;
SIGNAL \aud_mono~27_combout\ : std_logic;
SIGNAL \aud_mono~29_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a292~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a276~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a260~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a308~portadataout\ : std_logic;
SIGNAL \aud_mono~21_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a420~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a388~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a436~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a404~portadataout\ : std_logic;
SIGNAL \aud_mono~23_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a468~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a452~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w4_n7_mux_dataout~0_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a340~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a372~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a324~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a356~portadataout\ : std_logic;
SIGNAL \aud_mono~22_combout\ : std_logic;
SIGNAL \aud_mono~24_combout\ : std_logic;
SIGNAL \aud_mono~30_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a134~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a182~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a150~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a166~portadataout\ : std_logic;
SIGNAL \aud_mono~35_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a438~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a422~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a390~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a406~portadataout\ : std_logic;
SIGNAL \aud_mono~33_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a454~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a470\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w6_n7_mux_dataout~0_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a294~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a262~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a278~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a310~portadataout\ : std_logic;
SIGNAL \aud_mono~31_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a374~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a358~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a342~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a326~portadataout\ : std_logic;
SIGNAL \aud_mono~32_combout\ : std_logic;
SIGNAL \aud_mono~34_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a246~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a214~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a198~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a230~portadataout\ : std_logic;
SIGNAL \aud_mono~36_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54~portadataout\ : std_logic;
SIGNAL \aud_mono~38_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118~portadataout\ : std_logic;
SIGNAL \aud_mono~37_combout\ : std_logic;
SIGNAL \aud_mono~39_combout\ : std_logic;
SIGNAL \aud_mono~40_combout\ : std_logic;
SIGNAL \sound|Mux0~0_combout\ : std_logic;
SIGNAL \sound|Mux0~4_combout\ : std_logic;
SIGNAL \sound|aud_dadat~0_combout\ : std_logic;
SIGNAL \sound|aud_dadat~q\ : std_logic;
SIGNAL \sw[7]~input_o\ : std_logic;
SIGNAL \ledr[1]~reg0feeder_combout\ : std_logic;
SIGNAL \ledr[1]~reg0_q\ : std_logic;
SIGNAL \WM8731|LessThan1~1_combout\ : std_logic;
SIGNAL \WM8731|clk_i2c~q\ : std_logic;
SIGNAL \WM8731|i2c_clk_en~0_combout\ : std_logic;
SIGNAL \WM8731|i2c_clk_en~1_combout\ : std_logic;
SIGNAL \WM8731|i2c_clk_en~q\ : std_logic;
SIGNAL \WM8731|i2c_scl~0_combout\ : std_logic;
SIGNAL \WM8731|i2c_scl~q\ : std_logic;
SIGNAL \sound|aud_prscl\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \WM8731|data_index\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\ : std_logic_vector(4 DOWNTO 0);
SIGNAL aud_mono : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|pll_0|altera_pll_i|outclk_wire\ : std_logic_vector(1 DOWNTO 0);
SIGNAL WM_i2c_data : std_logic_vector(15 DOWNTO 0);
SIGNAL \sound|data_index\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \WM8731|clk_prs\ : std_logic_vector(8 DOWNTO 0);
SIGNAL read_addr : std_logic_vector(17 DOWNTO 0);
SIGNAL \sound|da_data_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL bitprsc : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|pll_0|altera_pll_i|fboutclk_wire\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a462~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a446~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a430~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a414~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a398~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a382~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a366~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a350~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a334~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a318~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a302~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a286~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a270~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a60~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a44~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a28~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a12~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a124~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a108~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a92~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a76~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a252~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a236~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a220~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a204~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a188~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a172~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a156~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a140~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a460~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a478\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a476~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a444~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a428~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a412~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a396~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a380~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a364~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a348~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a332~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a316~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a300~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a284~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a268~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a58~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a42~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a26~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a10~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a122~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a106~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a90~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a74~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a250~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a234~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a218~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a202~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a186~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a170~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a154~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a138~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a458~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a442~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a426~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a410~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a394~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a378~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a362~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a346~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a330~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a314~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a298~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a282~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a266~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a56~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a40~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a24~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a8~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a120~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a104~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a88~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a72~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a248~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a232~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a216~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a200~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a184~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a168~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a152~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a136~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a456~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a474\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a472~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a440~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a424~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a408~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a392~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a376~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a360~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a344~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a328~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a312~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a296~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a280~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a264~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a55~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a39~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a23~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a7~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a119~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a103~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a87~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a71~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a247~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a231~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a215~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a199~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a183~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a167~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a151~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a135~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a455~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a439~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a423~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a407~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a391~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a375~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a359~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a343~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a327~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a311~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a295~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a279~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a263~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a53~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a37~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a21~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a5~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a117~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a101~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a85~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a69~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a245~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a229~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a213~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a197~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a181~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a165~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a149~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a133~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a453~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a471\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a469~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a437~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a421~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a405~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a389~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a373~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a357~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a341~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a325~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a309~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a293~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a277~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a261~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a51~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a35~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a19~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a3~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a115~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a99~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a83~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a67~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a243~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a227~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a211~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a195~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a179~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a163~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a147~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a131~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a451~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a435~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a419~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a403~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a387~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a371~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a355~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a339~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a323~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a307~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a291~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a275~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a259~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a49~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a33~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a17~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a1~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a113~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a97~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a81~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a65~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a241~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a225~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a209~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a193~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a177~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a161~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a145~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a129~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a449~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a467\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a465~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a433~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a417~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a401~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a385~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a369~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a353~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a337~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a321~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a305~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a289~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a273~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a257~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a54~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a38~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a22~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a6~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a118~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a102~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a86~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a70~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a246~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a230~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a214~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a198~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a182~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a166~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a150~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a134~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a454~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a438~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a422~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a406~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a390~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a374~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a358~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a342~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a326~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a310~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a294~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a278~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a262~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a52~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a36~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a20~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a4~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a116~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a100~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a84~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a68~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a244~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a228~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a212~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a196~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a180~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a164~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a148~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a132~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a452~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a470\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a468~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a436~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a420~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a404~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a388~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a372~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a356~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a340~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a324~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a308~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a292~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a276~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a260~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a50~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a34~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a18~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a2~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a114~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a98~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a82~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a66~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a242~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a226~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a210~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a194~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a178~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a162~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a146~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a130~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a450~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a434~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a418~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a402~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a386~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a370~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a354~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a338~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a322~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a306~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a290~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a274~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a258~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a48~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a32~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a16~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a0~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a112~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a96~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a80~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a64~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a240~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a224~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a208~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a192~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a176~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a160~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a144~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a128~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a448~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a466\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a464~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a432~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a416~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a400~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a384~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a368~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a352~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a336~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a320~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a304~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a288~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a272~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a256~portadataout\ : std_logic;
SIGNAL \WM8731|ALT_INV_clk_prs\ : std_logic_vector(8 DOWNTO 0);
SIGNAL ALT_INV_aud_mono : std_logic_vector(18 DOWNTO 10);
SIGNAL \sound|ALT_INV_aud_prscl\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\ : std_logic;
SIGNAL \WM8731|ALT_INV_i2c_fsm.st5~DUPLICATE_q\ : std_logic;
SIGNAL \WM8731|ALT_INV_i2c_fsm.st3~DUPLICATE_q\ : std_logic;
SIGNAL \WM8731|ALT_INV_i2c_fsm.st2~DUPLICATE_q\ : std_logic;
SIGNAL \sound|ALT_INV_data_index[0]~DUPLICATE_q\ : std_logic;
SIGNAL \sound|ALT_INV_data_index[2]~DUPLICATE_q\ : std_logic;
SIGNAL \sound|ALT_INV_data_index[1]~DUPLICATE_q\ : std_logic;
SIGNAL \sound|ALT_INV_sample_flag~DUPLICATE_q\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\ : std_logic;
SIGNAL \ALT_INV_sw[0]~input_o\ : std_logic;
SIGNAL \ALT_INV_key[1]~input_o\ : std_logic;
SIGNAL \ALT_INV_key[0]~input_o\ : std_logic;
SIGNAL \ALT_INV_key[3]~input_o\ : std_logic;
SIGNAL \ALT_INV_key[2]~input_o\ : std_logic;
SIGNAL \ALT_INV_sw[8]~input_o\ : std_logic;
SIGNAL \ALT_INV_sw[7]~input_o\ : std_logic;
SIGNAL \ALT_INV_FPGA_I2C_SDAT~input_o\ : std_logic;
SIGNAL \WM8731|ALT_INV_data_index~12_combout\ : std_logic;
SIGNAL \WM8731|ALT_INV_data_index~11_combout\ : std_logic;
SIGNAL \WM8731|ALT_INV_data_index~10_combout\ : std_logic;
SIGNAL \WM8731|ALT_INV_data_index[0]~9_combout\ : std_logic;
SIGNAL \WM8731|ALT_INV_get_ack~2_combout\ : std_logic;
SIGNAL \WM8731|ALT_INV_get_ack~1_combout\ : std_logic;
SIGNAL ALT_INV_bitprsc : std_logic_vector(2 DOWNTO 0);
SIGNAL \ALT_INV_LessThan1~3_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan1~2_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan1~1_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan1~0_combout\ : std_logic;
SIGNAL \WM8731|ALT_INV_Add1~1_combout\ : std_logic;
SIGNAL \WM8731|ALT_INV_Add1~0_combout\ : std_logic;
SIGNAL \WM8731|ALT_INV_data_index[0]~3_combout\ : std_logic;
SIGNAL \WM8731|ALT_INV_WideOr2~0_combout\ : std_logic;
SIGNAL \WM8731|ALT_INV_data_index[0]~2_combout\ : std_logic;
SIGNAL \WM8731|ALT_INV_i2c_busy~q\ : std_logic;
SIGNAL \WM8731|ALT_INV_data_index[0]~1_combout\ : std_logic;
SIGNAL \WM8731|ALT_INV_data_index[0]~0_combout\ : std_logic;
SIGNAL \WM8731|ALT_INV_Selector25~0_combout\ : std_logic;
SIGNAL \WM8731|ALT_INV_Mux1~4_combout\ : std_logic;
SIGNAL \WM8731|ALT_INV_data_index\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \WM8731|ALT_INV_Mux1~3_combout\ : std_logic;
SIGNAL ALT_INV_WM_i2c_data : std_logic_vector(12 DOWNTO 0);
SIGNAL \WM8731|ALT_INV_Mux1~2_combout\ : std_logic;
SIGNAL \WM8731|ALT_INV_Mux1~1_combout\ : std_logic;
SIGNAL \WM8731|ALT_INV_Mux1~0_combout\ : std_logic;
SIGNAL \WM8731|ALT_INV_i2c_fsm~22_combout\ : std_logic;
SIGNAL \WM8731|ALT_INV_i2c_fsm.st8~q\ : std_logic;
SIGNAL \WM8731|ALT_INV_i2c_fsm~20_combout\ : std_logic;
SIGNAL \WM8731|ALT_INV_i2c_sda~1_combout\ : std_logic;
SIGNAL \ALT_INV_WM_i2c_send_flag~q\ : std_logic;
SIGNAL \WM8731|ALT_INV_get_ack~q\ : std_logic;
SIGNAL \WM8731|ALT_INV_i2c_fsm~14_combout\ : std_logic;
SIGNAL \WM8731|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~159_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~158_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~157_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~156_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~155_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~154_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w15_n7_mux_dataout~0_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~153_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~152_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~151_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~149_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~148_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~147_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~146_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~145_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~144_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w13_n7_mux_dataout~0_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~143_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~142_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~141_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~139_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~138_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~137_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~136_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~135_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~134_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w11_n7_mux_dataout~0_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~133_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~132_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~131_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~129_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~128_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~127_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~126_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~125_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~124_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w9_n7_mux_dataout~0_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~123_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~122_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~121_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~119_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~118_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~117_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~116_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~115_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~114_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w14_n7_mux_dataout~0_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~113_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~112_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~111_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~109_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~108_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~107_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~106_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~105_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~104_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w12_n7_mux_dataout~0_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~103_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~102_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~101_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~99_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~98_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~97_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~96_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~95_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~94_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w10_n7_mux_dataout~0_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~93_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~92_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~91_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~89_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~88_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~87_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~86_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~85_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~84_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w8_n7_mux_dataout~0_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~83_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~82_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~81_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~79_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~78_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~77_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~76_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~75_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~74_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w7_n7_mux_dataout~0_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~73_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~72_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~71_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~69_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~68_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~67_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~66_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~65_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~64_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w5_n7_mux_dataout~0_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~63_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~62_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~61_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~59_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~58_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~57_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~56_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~55_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~54_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w3_n7_mux_dataout~0_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~53_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~52_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~51_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~49_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~48_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~47_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~46_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~45_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~44_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w1_n7_mux_dataout~0_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~43_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~42_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~41_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~39_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~38_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~37_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~36_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~35_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~34_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w6_n7_mux_dataout~0_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~33_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~32_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~31_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~29_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~28_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~27_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~26_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~25_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~24_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w4_n7_mux_dataout~0_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~23_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~22_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~21_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~19_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~18_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~17_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~16_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~15_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~14_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w2_n7_mux_dataout~0_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~13_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~12_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~11_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~9_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~8_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~7_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~6_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono[12]~5_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~4_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~3_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w0_n7_mux_dataout~0_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~2_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~1_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~0_combout\ : std_logic;
SIGNAL \sound|ALT_INV_data_index~5_combout\ : std_logic;
SIGNAL \WM8731|ALT_INV_LessThan1~0_combout\ : std_logic;
SIGNAL \WM8731|ALT_INV_i2c_clk_en~0_combout\ : std_logic;
SIGNAL \WM8731|ALT_INV_i2c_fsm.st4~q\ : std_logic;
SIGNAL \WM8731|ALT_INV_i2c_fsm.st0~q\ : std_logic;
SIGNAL \WM8731|ALT_INV_i2c_fsm.st6~q\ : std_logic;
SIGNAL \WM8731|ALT_INV_i2c_fsm.st1~q\ : std_logic;
SIGNAL \WM8731|ALT_INV_WideNor0~combout\ : std_logic;
SIGNAL \WM8731|ALT_INV_i2c_fsm.st7~q\ : std_logic;
SIGNAL \WM8731|ALT_INV_i2c_fsm.st5~q\ : std_logic;
SIGNAL \WM8731|ALT_INV_i2c_fsm.st3~q\ : std_logic;
SIGNAL \WM8731|ALT_INV_ack_en~q\ : std_logic;
SIGNAL \WM8731|ALT_INV_i2c_fsm.st2~q\ : std_logic;
SIGNAL \WM8731|ALT_INV_clk_en~q\ : std_logic;
SIGNAL \sound|ALT_INV_data_index~0_combout\ : std_logic;
SIGNAL \sound|ALT_INV_data_index\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \sound|ALT_INV_LessThan0~0_combout\ : std_logic;
SIGNAL \WM8731|ALT_INV_clk_i2c~q\ : std_logic;
SIGNAL \WM8731|ALT_INV_i2c_clk_en~q\ : std_logic;
SIGNAL \sound|ALT_INV_Mux0~4_combout\ : std_logic;
SIGNAL \sound|ALT_INV_Mux0~3_combout\ : std_logic;
SIGNAL \sound|ALT_INV_da_data_out\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \sound|ALT_INV_Mux0~2_combout\ : std_logic;
SIGNAL \sound|ALT_INV_Mux0~1_combout\ : std_logic;
SIGNAL \sound|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \sound|ALT_INV_sample_flag~q\ : std_logic;
SIGNAL \sound|ALT_INV_clk_en~q\ : std_logic;
SIGNAL \sound|ALT_INV_aud_dadat~q\ : std_logic;
SIGNAL \sound|ALT_INV_aud_dalr~q\ : std_logic;
SIGNAL ALT_INV_read_addr : std_logic_vector(17 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a63~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a47~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a31~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a15~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a127~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a111~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a95~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a79~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a255~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a239~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a223~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a207~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a191~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a175~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a159~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a143~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a463~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a447~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a431~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a415~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a399~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a383~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a367~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a351~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a335~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a319~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a303~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a287~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a271~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a61~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a45~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a29~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a13~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a125~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a109~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a93~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a77~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a253~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a237~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a221~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a205~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a189~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a173~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a157~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a141~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a461~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a479\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a477~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a445~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a429~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a413~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a397~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a381~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a365~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a349~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a333~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a317~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a301~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a285~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a269~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a59~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a43~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a27~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a11~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a123~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a107~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a91~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a75~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a251~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a235~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a219~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a203~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a187~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a171~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a155~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a139~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a459~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a443~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a427~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a411~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a395~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a379~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a363~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a347~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a331~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a315~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a299~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a283~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a267~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a57~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a41~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a25~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a9~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a121~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a105~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a89~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a73~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a249~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a233~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a217~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a201~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a185~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a169~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a153~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a137~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a457~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a475\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a473~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a441~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a425~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a409~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a393~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a377~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a361~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a345~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a329~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a313~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a297~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a281~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a265~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a62~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a46~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a30~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a14~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a126~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a110~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a94~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a78~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a254~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a238~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a222~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a206~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a190~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a174~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a158~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a142~portadataout\ : std_logic;

BEGIN

AUD_BCLK <= ww_AUD_BCLK;
AUD_XCK <= ww_AUD_XCK;
AUD_ADCLRCK <= ww_AUD_ADCLRCK;
ww_AUD_ADCDAT <= AUD_ADCDAT;
AUD_DACLRCK <= ww_AUD_DACLRCK;
AUD_DACDAT <= ww_AUD_DACDAT;
ww_clock_50 <= clock_50;
ww_key <= key;
ledr <= ww_ledr;
ww_sw <= sw;
FPGA_I2C_SCLK <= ww_FPGA_I2C_SCLK;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a256_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a256_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a256~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a256_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a272_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a272_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a272~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a272_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a288_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a288_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a288~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a288_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a304_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a304_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a304~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a304_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a320_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a320_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a320~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a320_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a336_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a336_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a336~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a336_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a352_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a352_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a352~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a352_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a368_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a368_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a368~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a368_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a384_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a384_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a384~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a384_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a400_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a400_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a400~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a400_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a416_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a416_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a416~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a416_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a432_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a432_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a432~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a432_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a464_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a464_PORTAADDR_bus\ <= (read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & read_addr(2) & 
read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a464~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a464_PORTADATAOUT_bus\(0);
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a466\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a464_PORTADATAOUT_bus\(1);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a448_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a448_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a448~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a448_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a128_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a128_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a128~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a128_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a144_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a144_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a144~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a144_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a160_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a160_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a160~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a160_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a176_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a176_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a176~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a176_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a192_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a192_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a192~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a192_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a208_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a208_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a208~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a208_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a224_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a224_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a224~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a224_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a240_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a240_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a240~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a240_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a258_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a258_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a258~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a258_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a274_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a274_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a274~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a274_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a290_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a290_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a290~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a290_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a306_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a306_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a306~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a306_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a322_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a322_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a322~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a322_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a338_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a338_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a338~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a338_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a354_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a354_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a354~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a354_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a370_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a370_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a370~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a370_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a386_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a386_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a386~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a386_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a402_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a402_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a402~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a402_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a418_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a418_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a418~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a418_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a434_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a434_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a434~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a434_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a450_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a450_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a450~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a450_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a130_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a130_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a130~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a130_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a146_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a146_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a146~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a146_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a162_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a162_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a162~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a162_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a178_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a178_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a178~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a178_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a194_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a194_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a194~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a194_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a210_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a210_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a210~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a210_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a226_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a226_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a226~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a226_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a242_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a242_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a242~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a242_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a260_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a260_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a260~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a260_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a276_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a276_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a276~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a276_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a292_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a292_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a292~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a292_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a308_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a308_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a308~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a308_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a324_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a324_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a324~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a324_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a340_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a340_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a340~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a340_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a356_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a356_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a356~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a356_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a372_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a372_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a372~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a372_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a388_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a388_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a388~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a388_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a404_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a404_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a404~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a404_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a420_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a420_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a420~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a420_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a436_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a436_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a436~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a436_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a468_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a468_PORTAADDR_bus\ <= (read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & read_addr(2) & 
read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a468~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a468_PORTADATAOUT_bus\(0);
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a470\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a468_PORTADATAOUT_bus\(1);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a452_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a452_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a452~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a452_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a132_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a132_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a132~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a132_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a148_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a148_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a148~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a148_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a164_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a164_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a164~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a164_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a180_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a180_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a180~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a180_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a196_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a196_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a196~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a196_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a212_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a212_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a212~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a212_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a228_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a228_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a228~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a228_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a244_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a244_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a244~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a244_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a262_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a262_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a262~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a262_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a278_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a278_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a278~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a278_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a294_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a294_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a294~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a294_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a310_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a310_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a310~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a310_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a326_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a326_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a326~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a326_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a342_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a342_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a342~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a342_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a358_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a358_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a358~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a358_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a374_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a374_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a374~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a374_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a390_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a390_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a390~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a390_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a406_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a406_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a406~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a406_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a422_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a422_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a422~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a422_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a438_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a438_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a438~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a438_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a454_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a454_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a454~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a454_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a134_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a134_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a134~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a134_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a150_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a150_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a150~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a150_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a166_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a166_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a166~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a166_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a182_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a182_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a182~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a182_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a198_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a198_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a198~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a198_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a214_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a214_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a214~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a214_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a230_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a230_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a230~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a230_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a246_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a246_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a246~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a246_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a257_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a257_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a257~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a257_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a273_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a273_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a273~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a273_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a289_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a289_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a289~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a289_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a305_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a305_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a305~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a305_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a321_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a321_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a321~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a321_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a337_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a337_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a337~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a337_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a353_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a353_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a353~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a353_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a369_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a369_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a369~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a369_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a385_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a385_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a385~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a385_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a401_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a401_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a401~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a401_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a417_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a417_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a417~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a417_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a433_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a433_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a433~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a433_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a465_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a465_PORTAADDR_bus\ <= (read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & read_addr(2) & 
read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a465~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a465_PORTADATAOUT_bus\(0);
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a467\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a465_PORTADATAOUT_bus\(1);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a449_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a449_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a449~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a449_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a129_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a129_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a129~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a129_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a145_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a145_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a145~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a145_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a161_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a161_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a161~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a161_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a177_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a177_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a177~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a177_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a193_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a193_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a193~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a193_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a209_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a209_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a209~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a209_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a225_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a225_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a225~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a225_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a241_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a241_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a241~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a241_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a259_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a259_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a259~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a259_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a275_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a275_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a275~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a275_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a291_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a291_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a291~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a291_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a307_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a307_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a307~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a307_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a323_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a323_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a323~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a323_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a339_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a339_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a339~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a339_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a355_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a355_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a355~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a355_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a371_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a371_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a371~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a371_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a387_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a387_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a387~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a387_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a403_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a403_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a403~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a403_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a419_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a419_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a419~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a419_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a435_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a435_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a435~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a435_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a451_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a451_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a451~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a451_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a131_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a131_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a131~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a131_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a147_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a147_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a147~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a147_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a163_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a163_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a163~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a163_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a179_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a179_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a179~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a179_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a195_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a195_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a195~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a195_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a211_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a211_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a211~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a211_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a227_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a227_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a227~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a227_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a243_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a243_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a243~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a243_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a261_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a261_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a261~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a261_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a277_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a277_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a277~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a277_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a293_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a293_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a293~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a293_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a309_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a309_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a309~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a309_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a325_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a325_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a325~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a325_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a341_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a341_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a341~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a341_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a357_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a357_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a357~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a357_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a373_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a373_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a373~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a373_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a389_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a389_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a389~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a389_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a405_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a405_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a405~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a405_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a421_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a421_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a421~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a421_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a437_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a437_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a437~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a437_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a469_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a469_PORTAADDR_bus\ <= (read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & read_addr(2) & 
read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a469~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a469_PORTADATAOUT_bus\(0);
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a471\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a469_PORTADATAOUT_bus\(1);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a453_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a453_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a453~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a453_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a133_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a133_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a133~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a133_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a149_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a149_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a149~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a149_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a165_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a165_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a165~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a165_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a181_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a181_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a181~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a181_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a197_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a197_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a197~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a197_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a213_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a213_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a213~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a213_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a229_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a229_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a229~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a229_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a245_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a245_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a245~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a245_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a263_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a263_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a263~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a263_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a279_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a279_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a279~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a279_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a295_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a295_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a295~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a295_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a311_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a311_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a311~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a311_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a327_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a327_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a327~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a327_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a343_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a343_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a343~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a343_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a359_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a359_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a359~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a359_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a375_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a375_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a375~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a375_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a391_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a391_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a391~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a391_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a407_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a407_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a407~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a407_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a423_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a423_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a423~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a423_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a439_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a439_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a439~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a439_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a455_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a455_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a455~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a455_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a135_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a135_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a135~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a135_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a151_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a151_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a151~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a151_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a167_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a167_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a167~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a167_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a183_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a183_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a183~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a183_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a199_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a199_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a199~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a199_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a215_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a215_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a215~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a215_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a231_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a231_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a231~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a231_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a247_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a247_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a247~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a247_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a264_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a264_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a264~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a264_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a280_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a280_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a280~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a280_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a296_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a296_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a296~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a296_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a312_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a312_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a312~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a312_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a328_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a328_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a328~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a328_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a344_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a344_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a344~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a344_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a360_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a360_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a360~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a360_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a376_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a376_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a376~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a376_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a392_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a392_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a392~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a392_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a408_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a408_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a408~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a408_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a424_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a424_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a424~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a424_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a440_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a440_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a440~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a440_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a472_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a472_PORTAADDR_bus\ <= (read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & read_addr(2) & 
read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a472~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a472_PORTADATAOUT_bus\(0);
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a474\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a472_PORTADATAOUT_bus\(1);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a456_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a456_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a456~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a456_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a136_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a136_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a136~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a136_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a152_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a152_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a152~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a152_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a168_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a168_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a168~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a168_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a184_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a184_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a184~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a184_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a200_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a200_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a200~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a200_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a216_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a216_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a216~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a216_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a232_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a232_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a232~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a232_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a248_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a248_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a248~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a248_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a266_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a266_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a266~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a266_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a282_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a282_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a282~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a282_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a298_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a298_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a298~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a298_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a314_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a314_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a314~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a314_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a330_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a330_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a330~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a330_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a346_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a346_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a346~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a346_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a362_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a362_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a362~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a362_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a378_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a378_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a378~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a378_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a394_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a394_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a394~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a394_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a410_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a410_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a410~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a410_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a426_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a426_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a426~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a426_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a442_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a442_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a442~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a442_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a458_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a458_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a458~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a458_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a138_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a138_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a138~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a138_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a154_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a154_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a154~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a154_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a170_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a170_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a170~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a170_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a186_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a186_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a186~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a186_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a202_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a202_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a202~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a202_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a218_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a218_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a218~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a218_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a234_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a234_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a234~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a234_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a250_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a250_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a250~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a250_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a268_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a268_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a268~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a268_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a284_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a284_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a284~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a284_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a300_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a300_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a300~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a300_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a316_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a316_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a316~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a316_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a332_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a332_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a332~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a332_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a348_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a348_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a348~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a348_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a364_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a364_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a364~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a364_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a380_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a380_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a380~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a380_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a396_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a396_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a396~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a396_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a412_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a412_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a412~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a412_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a428_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a428_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a428~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a428_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a444_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a444_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a444~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a444_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a476_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a476_PORTAADDR_bus\ <= (read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & read_addr(2) & 
read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a476~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a476_PORTADATAOUT_bus\(0);
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a478\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a476_PORTADATAOUT_bus\(1);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a460_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a460_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a460~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a460_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a140_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a140_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a140~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a140_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a156_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a156_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a156~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a156_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a172_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a172_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a172~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a172_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a188_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a188_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a188~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a188_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a204_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a204_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a204~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a204_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a220_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a220_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a220~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a220_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a236_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a236_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a236~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a236_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a252_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a252_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a252~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a252_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a270_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a270_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a270~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a270_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a286_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a286_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a286~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a286_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a302_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a302_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a302~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a302_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a318_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a318_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a318~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a318_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a334_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a334_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a334~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a334_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a350_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a350_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a350~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a350_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a366_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a366_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a366~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a366_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a382_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a382_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a382~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a382_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a398_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a398_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a398~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a398_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a414_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a414_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a414~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a414_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a430_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a430_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a430~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a430_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a446_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a446_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a446~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a446_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a462_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a462_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a462~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a462_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a142_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a142_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a142~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a142_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a158_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a158_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a158~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a158_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a174_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a174_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a174~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a174_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a190_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a190_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a190~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a190_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a206_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a206_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a206~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a206_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a222_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a222_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a222~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a222_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a238_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a238_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a238~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a238_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a254_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a254_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a254~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a254_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a265_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a265_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a265~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a265_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a281_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a281_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a281~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a281_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a297_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a297_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a297~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a297_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a313_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a313_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a313~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a313_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a329_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a329_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a329~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a329_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a345_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a345_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a345~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a345_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a361_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a361_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a361~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a361_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a377_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a377_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a377~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a377_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a393_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a393_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a393~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a393_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a409_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a409_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a409~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a409_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a425_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a425_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a425~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a425_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a441_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a441_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a441~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a441_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a473_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a473_PORTAADDR_bus\ <= (read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & read_addr(2) & 
read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a473~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a473_PORTADATAOUT_bus\(0);
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a475\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a473_PORTADATAOUT_bus\(1);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a457_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a457_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a457~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a457_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a137_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a137_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a137~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a137_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a153_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a153_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a153~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a153_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a169_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a169_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a169~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a169_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a185_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a185_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a185~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a185_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a201_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a201_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a201~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a201_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a217_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a217_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a217~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a217_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a233_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a233_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a233~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a233_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a249_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a249_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a249~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a249_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a267_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a267_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a267~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a267_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a283_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a283_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a283~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a283_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a299_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a299_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a299~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a299_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a315_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a315_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a315~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a315_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a331_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a331_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a331~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a331_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a347_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a347_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a347~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a347_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a363_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a363_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a363~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a363_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a379_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a379_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a379~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a379_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a395_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a395_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a395~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a395_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a411_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a411_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a411~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a411_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a427_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a427_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a427~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a427_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a443_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a443_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a443~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a443_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a459_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a459_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a459~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a459_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a139_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a139_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a139~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a139_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a155_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a155_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a155~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a155_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a171_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a171_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a171~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a171_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a187_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a187_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a187~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a187_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a203_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a203_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a203~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a203_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a219_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a219_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a219~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a219_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a235_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a235_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a235~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a235_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a251_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a251_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a251~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a251_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a269_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a269_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a269~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a269_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a285_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a285_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a285~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a285_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a301_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a301_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a301~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a301_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a317_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a317_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a317~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a317_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a333_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a333_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a333~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a333_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a349_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a349_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a349~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a349_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a365_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a365_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a365~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a365_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a381_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a381_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a381~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a381_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a397_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a397_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a397~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a397_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a413_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a413_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a413~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a413_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a429_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a429_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a429~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a429_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a445_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a445_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a445~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a445_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a477_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a477_PORTAADDR_bus\ <= (read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & read_addr(2) & 
read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a477~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a477_PORTADATAOUT_bus\(0);
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a479\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a477_PORTADATAOUT_bus\(1);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a461_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a461_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a461~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a461_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a141_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a141_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a141~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a141_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a157_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a157_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a157~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a157_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a173_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a173_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a173~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a173_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a189_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a189_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a189~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a189_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a205_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a205_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a205~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a205_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a221_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a221_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a221~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a221_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a237_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a237_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a237~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a237_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a253_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a253_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a253~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a253_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a271_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a271_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a271~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a271_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a287_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a287_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a287~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a287_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a303_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a303_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a303~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a303_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a319_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a319_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a319~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a319_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a335_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a335_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a335~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a335_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a351_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a351_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a351~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a351_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a367_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a367_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a367~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a367_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a383_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a383_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a383~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a383_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a399_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a399_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a399~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a399_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a415_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a415_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a415~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a415_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a431_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a431_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a431~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a431_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a447_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a447_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a447~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a447_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a463_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a463_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a463~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a463_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a143_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a143_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a143~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a143_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a159_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a159_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a159~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a159_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a175_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a175_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a175~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a175_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a191_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a191_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a191~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a191_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a207_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a207_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a207~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a207_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a223_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a223_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a223~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a223_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a239_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a239_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a239~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a239_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a255_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a255_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a255~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a255_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63_PORTADATAOUT_bus\(0);

\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0\ <= \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(0);
\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1\ <= \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(1);
\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2\ <= \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(2);
\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3\ <= \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(3);
\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4\ <= \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(4);
\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5\ <= \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(5);
\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6\ <= \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(6);
\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7\ <= \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(7);

\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0\ <= \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(0);
\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1\ <= \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(1);
\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2\ <= \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(2);
\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3\ <= \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(3);
\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4\ <= \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(4);
\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5\ <= \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(5);
\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6\ <= \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(6);
\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7\ <= \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(7);

\u0|pll_0|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_CLKIN_bus\ <= (vcc & vcc & vcc & \clock_50~input_o\);

\u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_MHI_bus\ <= (\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7\ & \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6\ & \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5\
& \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4\ & \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3\ & \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2\ & \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1\
& \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0\);

\u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6\ <= \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus\(6);

\u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER_VCO0PH_bus\ <= (\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7\ & \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6\ & 
\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5\ & \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4\ & \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3\ & 
\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2\ & \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1\ & \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0\);
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a462~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a462~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a446~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a446~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a430~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a430~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a414~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a414~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a398~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a398~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a382~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a382~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a366~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a366~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a350~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a350~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a334~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a334~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a318~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a318~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a302~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a302~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a286~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a286~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a270~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a270~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a60~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a44~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a28~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a12~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a124~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a108~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a92~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a76~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a252~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a252~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a236~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a236~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a220~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a220~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a204~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a204~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a188~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a188~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a172~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a172~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a156~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a156~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a140~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a140~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a460~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a460~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a478\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a478\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a476~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a476~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a444~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a444~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a428~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a428~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a412~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a412~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a396~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a396~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a380~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a380~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a364~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a364~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a348~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a348~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a332~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a332~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a316~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a316~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a300~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a300~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a284~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a284~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a268~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a268~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a58~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a42~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a26~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a10~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a122~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a106~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a90~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a74~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a250~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a250~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a234~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a234~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a218~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a218~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a202~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a202~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a186~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a186~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a170~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a170~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a154~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a154~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a138~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a138~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a458~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a458~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a442~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a442~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a426~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a426~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a410~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a410~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a394~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a394~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a378~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a378~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a362~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a362~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a346~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a346~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a330~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a330~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a314~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a314~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a298~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a298~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a282~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a282~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a266~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a266~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a56~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a40~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a24~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a8~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a120~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a104~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a88~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a72~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a248~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a248~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a232~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a232~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a216~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a216~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a200~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a200~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a184~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a184~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a168~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a168~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a152~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a152~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a136~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a136~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a456~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a456~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a474\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a474\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a472~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a472~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a440~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a440~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a424~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a424~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a408~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a408~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a392~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a392~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a376~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a376~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a360~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a360~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a344~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a344~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a328~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a328~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a312~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a312~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a296~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a296~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a280~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a280~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a264~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a264~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a55~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a39~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a23~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a7~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a119~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a103~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a87~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a71~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a247~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a247~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a231~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a231~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a215~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a215~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a199~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a199~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a183~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a183~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a167~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a167~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a151~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a151~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a135~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a135~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a455~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a455~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a439~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a439~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a423~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a423~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a407~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a407~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a391~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a391~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a375~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a375~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a359~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a359~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a343~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a343~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a327~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a327~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a311~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a311~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a295~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a295~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a279~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a279~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a263~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a263~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a53~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a37~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a21~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a5~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a117~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a101~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a85~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a69~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a245~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a245~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a229~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a229~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a213~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a213~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a197~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a197~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a181~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a181~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a165~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a165~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a149~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a149~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a133~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a133~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a453~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a453~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a471\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a471\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a469~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a469~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a437~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a437~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a421~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a421~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a405~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a405~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a389~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a389~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a373~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a373~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a357~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a357~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a341~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a341~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a325~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a325~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a309~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a309~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a293~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a293~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a277~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a277~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a261~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a261~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a51~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a35~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a19~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a3~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a115~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a99~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a83~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a67~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a243~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a243~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a227~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a227~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a211~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a211~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a195~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a195~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a179~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a179~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a163~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a163~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a147~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a147~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a131~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a131~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a451~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a451~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a435~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a435~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a419~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a419~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a403~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a403~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a387~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a387~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a371~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a371~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a355~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a355~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a339~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a339~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a323~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a323~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a307~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a307~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a291~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a291~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a275~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a275~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a259~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a259~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a49~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a33~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a17~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a1~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a113~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a97~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a81~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a65~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a241~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a241~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a225~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a225~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a209~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a209~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a193~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a193~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a177~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a177~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a161~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a161~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a145~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a145~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a129~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a129~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a449~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a449~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a467\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a467\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a465~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a465~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a433~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a433~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a417~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a417~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a401~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a401~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a385~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a385~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a369~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a369~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a353~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a353~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a337~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a337~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a321~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a321~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a305~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a305~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a289~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a289~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a273~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a273~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a257~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a257~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a54~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a38~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a22~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a6~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a118~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a102~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a86~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a70~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a246~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a246~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a230~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a230~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a214~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a214~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a198~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a198~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a182~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a182~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a166~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a166~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a150~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a150~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a134~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a134~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a454~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a454~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a438~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a438~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a422~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a422~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a406~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a406~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a390~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a390~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a374~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a374~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a358~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a358~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a342~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a342~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a326~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a326~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a310~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a310~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a294~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a294~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a278~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a278~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a262~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a262~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a52~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a36~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a20~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a4~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a116~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a100~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a84~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a68~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a244~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a244~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a228~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a228~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a212~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a212~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a196~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a196~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a180~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a180~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a164~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a164~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a148~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a148~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a132~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a132~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a452~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a452~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a470\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a470\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a468~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a468~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a436~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a436~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a420~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a420~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a404~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a404~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a388~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a388~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a372~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a372~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a356~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a356~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a340~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a340~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a324~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a324~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a308~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a308~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a292~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a292~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a276~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a276~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a260~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a260~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a50~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a34~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a18~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a2~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a114~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a98~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a82~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a66~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a242~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a242~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a226~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a226~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a210~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a210~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a194~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a194~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a178~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a178~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a162~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a162~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a146~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a146~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a130~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a130~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a450~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a450~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a434~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a434~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a418~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a418~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a402~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a402~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a386~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a386~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a370~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a370~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a354~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a354~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a338~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a338~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a322~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a322~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a306~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a306~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a290~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a290~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a274~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a274~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a258~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a258~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a48~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a32~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a16~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a0~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a112~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a96~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a80~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a64~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a240~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a240~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a224~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a224~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a208~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a208~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a192~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a192~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a176~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a176~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a160~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a160~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a144~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a144~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a128~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a128~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a448~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a448~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a466\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a466\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a464~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a464~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a432~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a432~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a416~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a416~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a400~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a400~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a384~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a384~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a368~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a368~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a352~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a352~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a336~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a336~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a320~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a320~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a304~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a304~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a288~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a288~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a272~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a272~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a256~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a256~portadataout\;
\WM8731|ALT_INV_clk_prs\(8) <= NOT \WM8731|clk_prs\(8);
\WM8731|ALT_INV_clk_prs\(7) <= NOT \WM8731|clk_prs\(7);
\WM8731|ALT_INV_clk_prs\(5) <= NOT \WM8731|clk_prs\(5);
\WM8731|ALT_INV_clk_prs\(4) <= NOT \WM8731|clk_prs\(4);
\WM8731|ALT_INV_clk_prs\(3) <= NOT \WM8731|clk_prs\(3);
\WM8731|ALT_INV_clk_prs\(6) <= NOT \WM8731|clk_prs\(6);
\WM8731|ALT_INV_clk_prs\(0) <= NOT \WM8731|clk_prs\(0);
\WM8731|ALT_INV_clk_prs\(1) <= NOT \WM8731|clk_prs\(1);
\WM8731|ALT_INV_clk_prs\(2) <= NOT \WM8731|clk_prs\(2);
ALT_INV_aud_mono(13) <= NOT aud_mono(13);
ALT_INV_aud_mono(11) <= NOT aud_mono(11);
ALT_INV_aud_mono(12) <= NOT aud_mono(12);
ALT_INV_aud_mono(10) <= NOT aud_mono(10);
ALT_INV_aud_mono(18) <= NOT aud_mono(18);
\sound|ALT_INV_aud_prscl\(6) <= NOT \sound|aud_prscl\(6);
\sound|ALT_INV_aud_prscl\(5) <= NOT \sound|aud_prscl\(5);
\sound|ALT_INV_aud_prscl\(4) <= NOT \sound|aud_prscl\(4);
\sound|ALT_INV_aud_prscl\(3) <= NOT \sound|aud_prscl\(3);
\sound|ALT_INV_aud_prscl\(2) <= NOT \sound|aud_prscl\(2);
\sound|ALT_INV_aud_prscl\(1) <= NOT \sound|aud_prscl\(1);
\sound|ALT_INV_aud_prscl\(7) <= NOT \sound|aud_prscl\(7);
\sound|ALT_INV_aud_prscl\(8) <= NOT \sound|aud_prscl\(8);
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\;
\WM8731|ALT_INV_i2c_fsm.st5~DUPLICATE_q\ <= NOT \WM8731|i2c_fsm.st5~DUPLICATE_q\;
\WM8731|ALT_INV_i2c_fsm.st3~DUPLICATE_q\ <= NOT \WM8731|i2c_fsm.st3~DUPLICATE_q\;
\WM8731|ALT_INV_i2c_fsm.st2~DUPLICATE_q\ <= NOT \WM8731|i2c_fsm.st2~DUPLICATE_q\;
\sound|ALT_INV_data_index[0]~DUPLICATE_q\ <= NOT \sound|data_index[0]~DUPLICATE_q\;
\sound|ALT_INV_data_index[2]~DUPLICATE_q\ <= NOT \sound|data_index[2]~DUPLICATE_q\;
\sound|ALT_INV_data_index[1]~DUPLICATE_q\ <= NOT \sound|data_index[1]~DUPLICATE_q\;
\sound|ALT_INV_sample_flag~DUPLICATE_q\ <= NOT \sound|sample_flag~DUPLICATE_q\;
\u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\ <= NOT \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\;
\ALT_INV_sw[0]~input_o\ <= NOT \sw[0]~input_o\;
\ALT_INV_key[1]~input_o\ <= NOT \key[1]~input_o\;
\ALT_INV_key[0]~input_o\ <= NOT \key[0]~input_o\;
\ALT_INV_key[3]~input_o\ <= NOT \key[3]~input_o\;
\ALT_INV_key[2]~input_o\ <= NOT \key[2]~input_o\;
\ALT_INV_sw[8]~input_o\ <= NOT \sw[8]~input_o\;
\ALT_INV_sw[7]~input_o\ <= NOT \sw[7]~input_o\;
\ALT_INV_FPGA_I2C_SDAT~input_o\ <= NOT \FPGA_I2C_SDAT~input_o\;
\WM8731|ALT_INV_data_index~12_combout\ <= NOT \WM8731|data_index~12_combout\;
\WM8731|ALT_INV_data_index~11_combout\ <= NOT \WM8731|data_index~11_combout\;
\WM8731|ALT_INV_data_index~10_combout\ <= NOT \WM8731|data_index~10_combout\;
\WM8731|ALT_INV_data_index[0]~9_combout\ <= NOT \WM8731|data_index[0]~9_combout\;
\WM8731|ALT_INV_get_ack~2_combout\ <= NOT \WM8731|get_ack~2_combout\;
\WM8731|ALT_INV_get_ack~1_combout\ <= NOT \WM8731|get_ack~1_combout\;
ALT_INV_bitprsc(1) <= NOT bitprsc(1);
ALT_INV_bitprsc(0) <= NOT bitprsc(0);
ALT_INV_bitprsc(2) <= NOT bitprsc(2);
\ALT_INV_LessThan1~3_combout\ <= NOT \LessThan1~3_combout\;
\ALT_INV_LessThan1~2_combout\ <= NOT \LessThan1~2_combout\;
\ALT_INV_LessThan1~1_combout\ <= NOT \LessThan1~1_combout\;
\ALT_INV_LessThan1~0_combout\ <= NOT \LessThan1~0_combout\;
\WM8731|ALT_INV_Add1~1_combout\ <= NOT \WM8731|Add1~1_combout\;
\WM8731|ALT_INV_Add1~0_combout\ <= NOT \WM8731|Add1~0_combout\;
\WM8731|ALT_INV_data_index[0]~3_combout\ <= NOT \WM8731|data_index[0]~3_combout\;
\WM8731|ALT_INV_WideOr2~0_combout\ <= NOT \WM8731|WideOr2~0_combout\;
\WM8731|ALT_INV_data_index[0]~2_combout\ <= NOT \WM8731|data_index[0]~2_combout\;
\WM8731|ALT_INV_i2c_busy~q\ <= NOT \WM8731|i2c_busy~q\;
\WM8731|ALT_INV_data_index[0]~1_combout\ <= NOT \WM8731|data_index[0]~1_combout\;
\WM8731|ALT_INV_data_index[0]~0_combout\ <= NOT \WM8731|data_index[0]~0_combout\;
\WM8731|ALT_INV_Selector25~0_combout\ <= NOT \WM8731|Selector25~0_combout\;
\WM8731|ALT_INV_Mux1~4_combout\ <= NOT \WM8731|Mux1~4_combout\;
\WM8731|ALT_INV_data_index\(3) <= NOT \WM8731|data_index\(3);
\WM8731|ALT_INV_data_index\(2) <= NOT \WM8731|data_index\(2);
\WM8731|ALT_INV_Mux1~3_combout\ <= NOT \WM8731|Mux1~3_combout\;
ALT_INV_WM_i2c_data(12) <= NOT WM_i2c_data(12);
\WM8731|ALT_INV_Mux1~2_combout\ <= NOT \WM8731|Mux1~2_combout\;
ALT_INV_WM_i2c_data(11) <= NOT WM_i2c_data(11);
ALT_INV_WM_i2c_data(10) <= NOT WM_i2c_data(10);
ALT_INV_WM_i2c_data(9) <= NOT WM_i2c_data(9);
\WM8731|ALT_INV_Mux1~1_combout\ <= NOT \WM8731|Mux1~1_combout\;
ALT_INV_WM_i2c_data(4) <= NOT WM_i2c_data(4);
\WM8731|ALT_INV_Mux1~0_combout\ <= NOT \WM8731|Mux1~0_combout\;
\WM8731|ALT_INV_data_index\(1) <= NOT \WM8731|data_index\(1);
\WM8731|ALT_INV_data_index\(0) <= NOT \WM8731|data_index\(0);
ALT_INV_WM_i2c_data(3) <= NOT WM_i2c_data(3);
ALT_INV_WM_i2c_data(2) <= NOT WM_i2c_data(2);
ALT_INV_WM_i2c_data(1) <= NOT WM_i2c_data(1);
ALT_INV_WM_i2c_data(0) <= NOT WM_i2c_data(0);
\WM8731|ALT_INV_i2c_fsm~22_combout\ <= NOT \WM8731|i2c_fsm~22_combout\;
\WM8731|ALT_INV_i2c_fsm.st8~q\ <= NOT \WM8731|i2c_fsm.st8~q\;
\WM8731|ALT_INV_i2c_fsm~20_combout\ <= NOT \WM8731|i2c_fsm~20_combout\;
\WM8731|ALT_INV_i2c_sda~1_combout\ <= NOT \WM8731|i2c_sda~1_combout\;
\ALT_INV_WM_i2c_send_flag~q\ <= NOT \WM_i2c_send_flag~q\;
\WM8731|ALT_INV_get_ack~q\ <= NOT \WM8731|get_ack~q\;
\WM8731|ALT_INV_i2c_fsm~14_combout\ <= NOT \WM8731|i2c_fsm~14_combout\;
\WM8731|ALT_INV_Equal0~0_combout\ <= NOT \WM8731|Equal0~0_combout\;
\ALT_INV_aud_mono~159_combout\ <= NOT \aud_mono~159_combout\;
\ALT_INV_aud_mono~158_combout\ <= NOT \aud_mono~158_combout\;
\ALT_INV_aud_mono~157_combout\ <= NOT \aud_mono~157_combout\;
\ALT_INV_aud_mono~156_combout\ <= NOT \aud_mono~156_combout\;
\ALT_INV_aud_mono~155_combout\ <= NOT \aud_mono~155_combout\;
\ALT_INV_aud_mono~154_combout\ <= NOT \aud_mono~154_combout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w15_n7_mux_dataout~0_combout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w15_n7_mux_dataout~0_combout\;
\ALT_INV_aud_mono~153_combout\ <= NOT \aud_mono~153_combout\;
\ALT_INV_aud_mono~152_combout\ <= NOT \aud_mono~152_combout\;
\ALT_INV_aud_mono~151_combout\ <= NOT \aud_mono~151_combout\;
\ALT_INV_aud_mono~149_combout\ <= NOT \aud_mono~149_combout\;
\ALT_INV_aud_mono~148_combout\ <= NOT \aud_mono~148_combout\;
\ALT_INV_aud_mono~147_combout\ <= NOT \aud_mono~147_combout\;
\ALT_INV_aud_mono~146_combout\ <= NOT \aud_mono~146_combout\;
\ALT_INV_aud_mono~145_combout\ <= NOT \aud_mono~145_combout\;
\ALT_INV_aud_mono~144_combout\ <= NOT \aud_mono~144_combout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w13_n7_mux_dataout~0_combout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w13_n7_mux_dataout~0_combout\;
\ALT_INV_aud_mono~143_combout\ <= NOT \aud_mono~143_combout\;
\ALT_INV_aud_mono~142_combout\ <= NOT \aud_mono~142_combout\;
\ALT_INV_aud_mono~141_combout\ <= NOT \aud_mono~141_combout\;
\ALT_INV_aud_mono~139_combout\ <= NOT \aud_mono~139_combout\;
\ALT_INV_aud_mono~138_combout\ <= NOT \aud_mono~138_combout\;
\ALT_INV_aud_mono~137_combout\ <= NOT \aud_mono~137_combout\;
\ALT_INV_aud_mono~136_combout\ <= NOT \aud_mono~136_combout\;
\ALT_INV_aud_mono~135_combout\ <= NOT \aud_mono~135_combout\;
\ALT_INV_aud_mono~134_combout\ <= NOT \aud_mono~134_combout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w11_n7_mux_dataout~0_combout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w11_n7_mux_dataout~0_combout\;
\ALT_INV_aud_mono~133_combout\ <= NOT \aud_mono~133_combout\;
\ALT_INV_aud_mono~132_combout\ <= NOT \aud_mono~132_combout\;
\ALT_INV_aud_mono~131_combout\ <= NOT \aud_mono~131_combout\;
\ALT_INV_aud_mono~129_combout\ <= NOT \aud_mono~129_combout\;
\ALT_INV_aud_mono~128_combout\ <= NOT \aud_mono~128_combout\;
\ALT_INV_aud_mono~127_combout\ <= NOT \aud_mono~127_combout\;
\ALT_INV_aud_mono~126_combout\ <= NOT \aud_mono~126_combout\;
\ALT_INV_aud_mono~125_combout\ <= NOT \aud_mono~125_combout\;
\ALT_INV_aud_mono~124_combout\ <= NOT \aud_mono~124_combout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w9_n7_mux_dataout~0_combout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w9_n7_mux_dataout~0_combout\;
\ALT_INV_aud_mono~123_combout\ <= NOT \aud_mono~123_combout\;
\ALT_INV_aud_mono~122_combout\ <= NOT \aud_mono~122_combout\;
\ALT_INV_aud_mono~121_combout\ <= NOT \aud_mono~121_combout\;
\ALT_INV_aud_mono~119_combout\ <= NOT \aud_mono~119_combout\;
\ALT_INV_aud_mono~118_combout\ <= NOT \aud_mono~118_combout\;
\ALT_INV_aud_mono~117_combout\ <= NOT \aud_mono~117_combout\;
\ALT_INV_aud_mono~116_combout\ <= NOT \aud_mono~116_combout\;
\ALT_INV_aud_mono~115_combout\ <= NOT \aud_mono~115_combout\;
\ALT_INV_aud_mono~114_combout\ <= NOT \aud_mono~114_combout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w14_n7_mux_dataout~0_combout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w14_n7_mux_dataout~0_combout\;
\ALT_INV_aud_mono~113_combout\ <= NOT \aud_mono~113_combout\;
\ALT_INV_aud_mono~112_combout\ <= NOT \aud_mono~112_combout\;
\ALT_INV_aud_mono~111_combout\ <= NOT \aud_mono~111_combout\;
\ALT_INV_aud_mono~109_combout\ <= NOT \aud_mono~109_combout\;
\ALT_INV_aud_mono~108_combout\ <= NOT \aud_mono~108_combout\;
\ALT_INV_aud_mono~107_combout\ <= NOT \aud_mono~107_combout\;
\ALT_INV_aud_mono~106_combout\ <= NOT \aud_mono~106_combout\;
\ALT_INV_aud_mono~105_combout\ <= NOT \aud_mono~105_combout\;
\ALT_INV_aud_mono~104_combout\ <= NOT \aud_mono~104_combout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w12_n7_mux_dataout~0_combout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w12_n7_mux_dataout~0_combout\;
\ALT_INV_aud_mono~103_combout\ <= NOT \aud_mono~103_combout\;
\ALT_INV_aud_mono~102_combout\ <= NOT \aud_mono~102_combout\;
\ALT_INV_aud_mono~101_combout\ <= NOT \aud_mono~101_combout\;
\ALT_INV_aud_mono~99_combout\ <= NOT \aud_mono~99_combout\;
\ALT_INV_aud_mono~98_combout\ <= NOT \aud_mono~98_combout\;
\ALT_INV_aud_mono~97_combout\ <= NOT \aud_mono~97_combout\;
\ALT_INV_aud_mono~96_combout\ <= NOT \aud_mono~96_combout\;
\ALT_INV_aud_mono~95_combout\ <= NOT \aud_mono~95_combout\;
\ALT_INV_aud_mono~94_combout\ <= NOT \aud_mono~94_combout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w10_n7_mux_dataout~0_combout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w10_n7_mux_dataout~0_combout\;
\ALT_INV_aud_mono~93_combout\ <= NOT \aud_mono~93_combout\;
\ALT_INV_aud_mono~92_combout\ <= NOT \aud_mono~92_combout\;
\ALT_INV_aud_mono~91_combout\ <= NOT \aud_mono~91_combout\;
\ALT_INV_aud_mono~89_combout\ <= NOT \aud_mono~89_combout\;
\ALT_INV_aud_mono~88_combout\ <= NOT \aud_mono~88_combout\;
\ALT_INV_aud_mono~87_combout\ <= NOT \aud_mono~87_combout\;
\ALT_INV_aud_mono~86_combout\ <= NOT \aud_mono~86_combout\;
\ALT_INV_aud_mono~85_combout\ <= NOT \aud_mono~85_combout\;
\ALT_INV_aud_mono~84_combout\ <= NOT \aud_mono~84_combout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w8_n7_mux_dataout~0_combout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w8_n7_mux_dataout~0_combout\;
\ALT_INV_aud_mono~83_combout\ <= NOT \aud_mono~83_combout\;
\ALT_INV_aud_mono~82_combout\ <= NOT \aud_mono~82_combout\;
\ALT_INV_aud_mono~81_combout\ <= NOT \aud_mono~81_combout\;
\ALT_INV_aud_mono~79_combout\ <= NOT \aud_mono~79_combout\;
\ALT_INV_aud_mono~78_combout\ <= NOT \aud_mono~78_combout\;
\ALT_INV_aud_mono~77_combout\ <= NOT \aud_mono~77_combout\;
\ALT_INV_aud_mono~76_combout\ <= NOT \aud_mono~76_combout\;
\ALT_INV_aud_mono~75_combout\ <= NOT \aud_mono~75_combout\;
\ALT_INV_aud_mono~74_combout\ <= NOT \aud_mono~74_combout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w7_n7_mux_dataout~0_combout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w7_n7_mux_dataout~0_combout\;
\ALT_INV_aud_mono~73_combout\ <= NOT \aud_mono~73_combout\;
\ALT_INV_aud_mono~72_combout\ <= NOT \aud_mono~72_combout\;
\ALT_INV_aud_mono~71_combout\ <= NOT \aud_mono~71_combout\;
\ALT_INV_aud_mono~69_combout\ <= NOT \aud_mono~69_combout\;
\ALT_INV_aud_mono~68_combout\ <= NOT \aud_mono~68_combout\;
\ALT_INV_aud_mono~67_combout\ <= NOT \aud_mono~67_combout\;
\ALT_INV_aud_mono~66_combout\ <= NOT \aud_mono~66_combout\;
\ALT_INV_aud_mono~65_combout\ <= NOT \aud_mono~65_combout\;
\ALT_INV_aud_mono~64_combout\ <= NOT \aud_mono~64_combout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w5_n7_mux_dataout~0_combout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w5_n7_mux_dataout~0_combout\;
\ALT_INV_aud_mono~63_combout\ <= NOT \aud_mono~63_combout\;
\ALT_INV_aud_mono~62_combout\ <= NOT \aud_mono~62_combout\;
\ALT_INV_aud_mono~61_combout\ <= NOT \aud_mono~61_combout\;
\ALT_INV_aud_mono~59_combout\ <= NOT \aud_mono~59_combout\;
\ALT_INV_aud_mono~58_combout\ <= NOT \aud_mono~58_combout\;
\ALT_INV_aud_mono~57_combout\ <= NOT \aud_mono~57_combout\;
\ALT_INV_aud_mono~56_combout\ <= NOT \aud_mono~56_combout\;
\ALT_INV_aud_mono~55_combout\ <= NOT \aud_mono~55_combout\;
\ALT_INV_aud_mono~54_combout\ <= NOT \aud_mono~54_combout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w3_n7_mux_dataout~0_combout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w3_n7_mux_dataout~0_combout\;
\ALT_INV_aud_mono~53_combout\ <= NOT \aud_mono~53_combout\;
\ALT_INV_aud_mono~52_combout\ <= NOT \aud_mono~52_combout\;
\ALT_INV_aud_mono~51_combout\ <= NOT \aud_mono~51_combout\;
\ALT_INV_aud_mono~49_combout\ <= NOT \aud_mono~49_combout\;
\ALT_INV_aud_mono~48_combout\ <= NOT \aud_mono~48_combout\;
\ALT_INV_aud_mono~47_combout\ <= NOT \aud_mono~47_combout\;
\ALT_INV_aud_mono~46_combout\ <= NOT \aud_mono~46_combout\;
\ALT_INV_aud_mono~45_combout\ <= NOT \aud_mono~45_combout\;
\ALT_INV_aud_mono~44_combout\ <= NOT \aud_mono~44_combout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w1_n7_mux_dataout~0_combout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w1_n7_mux_dataout~0_combout\;
\ALT_INV_aud_mono~43_combout\ <= NOT \aud_mono~43_combout\;
\ALT_INV_aud_mono~42_combout\ <= NOT \aud_mono~42_combout\;
\ALT_INV_aud_mono~41_combout\ <= NOT \aud_mono~41_combout\;
\ALT_INV_aud_mono~39_combout\ <= NOT \aud_mono~39_combout\;
\ALT_INV_aud_mono~38_combout\ <= NOT \aud_mono~38_combout\;
\ALT_INV_aud_mono~37_combout\ <= NOT \aud_mono~37_combout\;
\ALT_INV_aud_mono~36_combout\ <= NOT \aud_mono~36_combout\;
\ALT_INV_aud_mono~35_combout\ <= NOT \aud_mono~35_combout\;
\ALT_INV_aud_mono~34_combout\ <= NOT \aud_mono~34_combout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w6_n7_mux_dataout~0_combout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w6_n7_mux_dataout~0_combout\;
\ALT_INV_aud_mono~33_combout\ <= NOT \aud_mono~33_combout\;
\ALT_INV_aud_mono~32_combout\ <= NOT \aud_mono~32_combout\;
\ALT_INV_aud_mono~31_combout\ <= NOT \aud_mono~31_combout\;
\ALT_INV_aud_mono~29_combout\ <= NOT \aud_mono~29_combout\;
\ALT_INV_aud_mono~28_combout\ <= NOT \aud_mono~28_combout\;
\ALT_INV_aud_mono~27_combout\ <= NOT \aud_mono~27_combout\;
\ALT_INV_aud_mono~26_combout\ <= NOT \aud_mono~26_combout\;
\ALT_INV_aud_mono~25_combout\ <= NOT \aud_mono~25_combout\;
\ALT_INV_aud_mono~24_combout\ <= NOT \aud_mono~24_combout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w4_n7_mux_dataout~0_combout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w4_n7_mux_dataout~0_combout\;
\ALT_INV_aud_mono~23_combout\ <= NOT \aud_mono~23_combout\;
\ALT_INV_aud_mono~22_combout\ <= NOT \aud_mono~22_combout\;
\ALT_INV_aud_mono~21_combout\ <= NOT \aud_mono~21_combout\;
\ALT_INV_aud_mono~19_combout\ <= NOT \aud_mono~19_combout\;
\ALT_INV_aud_mono~18_combout\ <= NOT \aud_mono~18_combout\;
\ALT_INV_aud_mono~17_combout\ <= NOT \aud_mono~17_combout\;
\ALT_INV_aud_mono~16_combout\ <= NOT \aud_mono~16_combout\;
\ALT_INV_aud_mono~15_combout\ <= NOT \aud_mono~15_combout\;
\ALT_INV_aud_mono~14_combout\ <= NOT \aud_mono~14_combout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w2_n7_mux_dataout~0_combout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w2_n7_mux_dataout~0_combout\;
\ALT_INV_aud_mono~13_combout\ <= NOT \aud_mono~13_combout\;
\ALT_INV_aud_mono~12_combout\ <= NOT \aud_mono~12_combout\;
\ALT_INV_aud_mono~11_combout\ <= NOT \aud_mono~11_combout\;
\ALT_INV_aud_mono~9_combout\ <= NOT \aud_mono~9_combout\;
\ALT_INV_aud_mono~8_combout\ <= NOT \aud_mono~8_combout\;
\ALT_INV_aud_mono~7_combout\ <= NOT \aud_mono~7_combout\;
\ALT_INV_aud_mono~6_combout\ <= NOT \aud_mono~6_combout\;
\ALT_INV_aud_mono[12]~5_combout\ <= NOT \aud_mono[12]~5_combout\;
\ALT_INV_aud_mono~4_combout\ <= NOT \aud_mono~4_combout\;
\ALT_INV_aud_mono~3_combout\ <= NOT \aud_mono~3_combout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(3) <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3);
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2) <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2);
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w0_n7_mux_dataout~0_combout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w0_n7_mux_dataout~0_combout\;
\ALT_INV_aud_mono~2_combout\ <= NOT \aud_mono~2_combout\;
\ALT_INV_aud_mono~1_combout\ <= NOT \aud_mono~1_combout\;
\ALT_INV_aud_mono~0_combout\ <= NOT \aud_mono~0_combout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1) <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1);
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0) <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0);
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(4) <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4);
\sound|ALT_INV_data_index~5_combout\ <= NOT \sound|data_index~5_combout\;
\WM8731|ALT_INV_LessThan1~0_combout\ <= NOT \WM8731|LessThan1~0_combout\;
\WM8731|ALT_INV_i2c_clk_en~0_combout\ <= NOT \WM8731|i2c_clk_en~0_combout\;
\WM8731|ALT_INV_i2c_fsm.st4~q\ <= NOT \WM8731|i2c_fsm.st4~q\;
\WM8731|ALT_INV_i2c_fsm.st0~q\ <= NOT \WM8731|i2c_fsm.st0~q\;
\WM8731|ALT_INV_i2c_fsm.st6~q\ <= NOT \WM8731|i2c_fsm.st6~q\;
\WM8731|ALT_INV_i2c_fsm.st1~q\ <= NOT \WM8731|i2c_fsm.st1~q\;
\WM8731|ALT_INV_WideNor0~combout\ <= NOT \WM8731|WideNor0~combout\;
\WM8731|ALT_INV_i2c_fsm.st7~q\ <= NOT \WM8731|i2c_fsm.st7~q\;
\WM8731|ALT_INV_i2c_fsm.st5~q\ <= NOT \WM8731|i2c_fsm.st5~q\;
\WM8731|ALT_INV_i2c_fsm.st3~q\ <= NOT \WM8731|i2c_fsm.st3~q\;
\WM8731|ALT_INV_ack_en~q\ <= NOT \WM8731|ack_en~q\;
\WM8731|ALT_INV_i2c_fsm.st2~q\ <= NOT \WM8731|i2c_fsm.st2~q\;
\WM8731|ALT_INV_clk_en~q\ <= NOT \WM8731|clk_en~q\;
\sound|ALT_INV_data_index~0_combout\ <= NOT \sound|data_index~0_combout\;
\sound|ALT_INV_data_index\(4) <= NOT \sound|data_index\(4);
\sound|ALT_INV_LessThan0~0_combout\ <= NOT \sound|LessThan0~0_combout\;
\WM8731|ALT_INV_clk_i2c~q\ <= NOT \WM8731|clk_i2c~q\;
\WM8731|ALT_INV_i2c_clk_en~q\ <= NOT \WM8731|i2c_clk_en~q\;
\sound|ALT_INV_Mux0~4_combout\ <= NOT \sound|Mux0~4_combout\;
\sound|ALT_INV_data_index\(3) <= NOT \sound|data_index\(3);
\sound|ALT_INV_data_index\(0) <= NOT \sound|data_index\(0);
\sound|ALT_INV_Mux0~3_combout\ <= NOT \sound|Mux0~3_combout\;
\sound|ALT_INV_da_data_out\(15) <= NOT \sound|da_data_out\(15);
\sound|ALT_INV_da_data_out\(13) <= NOT \sound|da_data_out\(13);
\sound|ALT_INV_da_data_out\(11) <= NOT \sound|da_data_out\(11);
\sound|ALT_INV_da_data_out\(25) <= NOT \sound|da_data_out\(25);
\sound|ALT_INV_Mux0~2_combout\ <= NOT \sound|Mux0~2_combout\;
\sound|ALT_INV_da_data_out\(14) <= NOT \sound|da_data_out\(14);
\sound|ALT_INV_da_data_out\(12) <= NOT \sound|da_data_out\(12);
\sound|ALT_INV_da_data_out\(10) <= NOT \sound|da_data_out\(10);
\sound|ALT_INV_da_data_out\(24) <= NOT \sound|da_data_out\(24);
\sound|ALT_INV_Mux0~1_combout\ <= NOT \sound|Mux0~1_combout\;
\sound|ALT_INV_da_data_out\(23) <= NOT \sound|da_data_out\(23);
\sound|ALT_INV_da_data_out\(21) <= NOT \sound|da_data_out\(21);
\sound|ALT_INV_da_data_out\(19) <= NOT \sound|da_data_out\(19);
\sound|ALT_INV_da_data_out\(17) <= NOT \sound|da_data_out\(17);
\sound|ALT_INV_Mux0~0_combout\ <= NOT \sound|Mux0~0_combout\;
\sound|ALT_INV_data_index\(2) <= NOT \sound|data_index\(2);
\sound|ALT_INV_data_index\(1) <= NOT \sound|data_index\(1);
\sound|ALT_INV_da_data_out\(22) <= NOT \sound|da_data_out\(22);
\sound|ALT_INV_da_data_out\(20) <= NOT \sound|da_data_out\(20);
\sound|ALT_INV_da_data_out\(18) <= NOT \sound|da_data_out\(18);
\sound|ALT_INV_da_data_out\(0) <= NOT \sound|da_data_out\(0);
\sound|ALT_INV_sample_flag~q\ <= NOT \sound|sample_flag~q\;
\sound|ALT_INV_clk_en~q\ <= NOT \sound|clk_en~q\;
\sound|ALT_INV_aud_dadat~q\ <= NOT \sound|aud_dadat~q\;
\sound|ALT_INV_aud_dalr~q\ <= NOT \sound|aud_dalr~q\;
\sound|ALT_INV_aud_prscl\(0) <= NOT \sound|aud_prscl\(0);
ALT_INV_read_addr(16) <= NOT read_addr(16);
ALT_INV_read_addr(15) <= NOT read_addr(15);
ALT_INV_read_addr(14) <= NOT read_addr(14);
ALT_INV_read_addr(13) <= NOT read_addr(13);
ALT_INV_read_addr(12) <= NOT read_addr(12);
ALT_INV_read_addr(11) <= NOT read_addr(11);
ALT_INV_read_addr(10) <= NOT read_addr(10);
ALT_INV_read_addr(9) <= NOT read_addr(9);
ALT_INV_read_addr(8) <= NOT read_addr(8);
ALT_INV_read_addr(7) <= NOT read_addr(7);
ALT_INV_read_addr(6) <= NOT read_addr(6);
ALT_INV_read_addr(5) <= NOT read_addr(5);
ALT_INV_read_addr(4) <= NOT read_addr(4);
ALT_INV_read_addr(3) <= NOT read_addr(3);
ALT_INV_read_addr(2) <= NOT read_addr(2);
ALT_INV_read_addr(1) <= NOT read_addr(1);
ALT_INV_read_addr(0) <= NOT read_addr(0);
ALT_INV_read_addr(17) <= NOT read_addr(17);
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a63~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a47~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a31~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a15~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a127~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a111~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a95~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a79~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a255~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a255~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a239~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a239~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a223~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a223~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a207~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a207~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a191~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a191~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a175~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a175~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a159~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a159~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a143~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a143~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a463~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a463~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a447~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a447~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a431~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a431~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a415~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a415~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a399~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a399~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a383~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a383~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a367~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a367~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a351~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a351~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a335~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a335~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a319~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a319~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a303~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a303~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a287~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a287~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a271~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a271~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a61~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a45~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a29~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a13~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a125~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a109~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a93~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a77~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a253~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a253~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a237~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a237~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a221~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a221~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a205~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a205~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a189~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a189~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a173~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a173~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a157~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a157~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a141~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a141~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a461~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a461~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a479\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a479\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a477~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a477~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a445~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a445~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a429~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a429~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a413~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a413~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a397~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a397~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a381~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a381~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a365~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a365~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a349~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a349~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a333~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a333~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a317~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a317~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a301~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a301~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a285~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a285~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a269~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a269~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a59~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a43~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a27~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a11~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a123~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a107~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a91~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a75~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a251~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a251~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a235~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a235~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a219~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a219~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a203~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a203~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a187~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a187~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a171~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a171~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a155~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a155~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a139~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a139~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a459~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a459~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a443~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a443~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a427~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a427~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a411~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a411~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a395~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a395~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a379~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a379~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a363~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a363~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a347~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a347~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a331~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a331~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a315~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a315~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a299~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a299~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a283~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a283~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a267~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a267~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a57~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a41~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a25~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a9~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a121~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a105~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a89~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a73~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a249~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a249~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a233~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a233~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a217~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a217~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a201~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a201~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a185~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a185~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a169~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a169~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a153~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a153~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a137~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a137~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a457~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a457~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a475\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a475\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a473~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a473~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a441~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a441~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a425~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a425~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a409~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a409~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a393~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a393~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a377~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a377~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a361~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a361~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a345~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a345~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a329~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a329~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a313~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a313~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a297~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a297~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a281~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a281~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a265~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a265~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a62~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a46~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a30~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a14~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a126~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a110~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a94~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a78~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a254~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a254~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a238~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a238~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a222~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a222~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a206~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a206~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a190~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a190~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a174~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a174~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a158~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a158~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a142~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a142~portadataout\;

-- Location: IOOBUF_X89_Y15_N56
\AUD_BCLK~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	devoe => ww_devoe,
	o => ww_AUD_BCLK);

-- Location: IOOBUF_X89_Y16_N39
\AUD_XCK~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	devoe => ww_devoe,
	o => ww_AUD_XCK);

-- Location: IOOBUF_X89_Y6_N56
\AUD_ADCLRCK~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_AUD_ADCLRCK);

-- Location: IOOBUF_X89_Y16_N56
\AUD_DACLRCK~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \sound|aud_dalr~q\,
	devoe => ww_devoe,
	o => ww_AUD_DACLRCK);

-- Location: IOOBUF_X89_Y15_N39
\AUD_DACDAT~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \sound|aud_dadat~q\,
	devoe => ww_devoe,
	o => ww_AUD_DACDAT);

-- Location: IOOBUF_X89_Y11_N45
\ledr[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_ledr(0));

-- Location: IOOBUF_X89_Y9_N22
\ledr[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ledr[1]~reg0_q\,
	devoe => ww_devoe,
	o => ww_ledr(1));

-- Location: IOOBUF_X86_Y0_N19
\ledr[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_ledr(2));

-- Location: IOOBUF_X88_Y0_N37
\ledr[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_ledr(3));

-- Location: IOOBUF_X78_Y0_N36
\ledr[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_ledr(4));

-- Location: IOOBUF_X86_Y0_N36
\ledr[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_ledr(5));

-- Location: IOOBUF_X88_Y0_N54
\ledr[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_ledr(6));

-- Location: IOOBUF_X74_Y0_N59
\ledr[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_ledr(7));

-- Location: IOOBUF_X89_Y9_N5
\ledr[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_ledr(8));

-- Location: IOOBUF_X86_Y0_N2
\ledr[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_ledr(9));

-- Location: IOOBUF_X89_Y13_N22
\FPGA_I2C_SCLK~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \WM8731|i2c_scl~q\,
	devoe => ww_devoe,
	o => ww_FPGA_I2C_SCLK);

-- Location: IOOBUF_X89_Y13_N5
\FPGA_I2C_SDAT~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \WM8731|i2c_sda~reg0_q\,
	oe => \WM8731|i2c_sda~en_q\,
	devoe => ww_devoe,
	o => FPGA_I2C_SDAT);

-- Location: IOIBUF_X32_Y0_N1
\clock_50~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clock_50,
	o => \clock_50~input_o\);

-- Location: CLKCTRL_G7
\clock_50~inputCLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \clock_50~input_o\,
	outclk => \clock_50~inputCLKENA0_outclk\);

-- Location: LABCELL_X50_Y15_N30
\WM8731|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|Add0~9_sumout\ = SUM(( \WM8731|clk_prs\(0) ) + ( VCC ) + ( !VCC ))
-- \WM8731|Add0~10\ = CARRY(( \WM8731|clk_prs\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \WM8731|ALT_INV_clk_prs\(0),
	cin => GND,
	sumout => \WM8731|Add0~9_sumout\,
	cout => \WM8731|Add0~10\);

-- Location: LABCELL_X50_Y15_N36
\WM8731|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|Add0~1_sumout\ = SUM(( \WM8731|clk_prs\(2) ) + ( GND ) + ( \WM8731|Add0~6\ ))
-- \WM8731|Add0~2\ = CARRY(( \WM8731|clk_prs\(2) ) + ( GND ) + ( \WM8731|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \WM8731|ALT_INV_clk_prs\(2),
	cin => \WM8731|Add0~6\,
	sumout => \WM8731|Add0~1_sumout\,
	cout => \WM8731|Add0~2\);

-- Location: LABCELL_X50_Y15_N39
\WM8731|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|Add0~17_sumout\ = SUM(( \WM8731|clk_prs\(3) ) + ( GND ) + ( \WM8731|Add0~2\ ))
-- \WM8731|Add0~18\ = CARRY(( \WM8731|clk_prs\(3) ) + ( GND ) + ( \WM8731|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \WM8731|ALT_INV_clk_prs\(3),
	cin => \WM8731|Add0~2\,
	sumout => \WM8731|Add0~17_sumout\,
	cout => \WM8731|Add0~18\);

-- Location: FF_X50_Y15_N41
\WM8731|clk_prs[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \WM8731|Add0~17_sumout\,
	sclr => \WM8731|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \WM8731|clk_prs\(3));

-- Location: LABCELL_X50_Y15_N42
\WM8731|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|Add0~21_sumout\ = SUM(( \WM8731|clk_prs\(4) ) + ( GND ) + ( \WM8731|Add0~18\ ))
-- \WM8731|Add0~22\ = CARRY(( \WM8731|clk_prs\(4) ) + ( GND ) + ( \WM8731|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \WM8731|ALT_INV_clk_prs\(4),
	cin => \WM8731|Add0~18\,
	sumout => \WM8731|Add0~21_sumout\,
	cout => \WM8731|Add0~22\);

-- Location: FF_X50_Y15_N44
\WM8731|clk_prs[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \WM8731|Add0~21_sumout\,
	sclr => \WM8731|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \WM8731|clk_prs\(4));

-- Location: LABCELL_X50_Y15_N45
\WM8731|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|Add0~25_sumout\ = SUM(( \WM8731|clk_prs\(5) ) + ( GND ) + ( \WM8731|Add0~22\ ))
-- \WM8731|Add0~26\ = CARRY(( \WM8731|clk_prs\(5) ) + ( GND ) + ( \WM8731|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \WM8731|ALT_INV_clk_prs\(5),
	cin => \WM8731|Add0~22\,
	sumout => \WM8731|Add0~25_sumout\,
	cout => \WM8731|Add0~26\);

-- Location: FF_X50_Y15_N47
\WM8731|clk_prs[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \WM8731|Add0~25_sumout\,
	sclr => \WM8731|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \WM8731|clk_prs\(5));

-- Location: LABCELL_X50_Y15_N48
\WM8731|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|Add0~13_sumout\ = SUM(( \WM8731|clk_prs\(6) ) + ( GND ) + ( \WM8731|Add0~26\ ))
-- \WM8731|Add0~14\ = CARRY(( \WM8731|clk_prs\(6) ) + ( GND ) + ( \WM8731|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \WM8731|ALT_INV_clk_prs\(6),
	cin => \WM8731|Add0~26\,
	sumout => \WM8731|Add0~13_sumout\,
	cout => \WM8731|Add0~14\);

-- Location: FF_X50_Y15_N50
\WM8731|clk_prs[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \WM8731|Add0~13_sumout\,
	sclr => \WM8731|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \WM8731|clk_prs\(6));

-- Location: LABCELL_X50_Y15_N51
\WM8731|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|Add0~29_sumout\ = SUM(( \WM8731|clk_prs\(7) ) + ( GND ) + ( \WM8731|Add0~14\ ))
-- \WM8731|Add0~30\ = CARRY(( \WM8731|clk_prs\(7) ) + ( GND ) + ( \WM8731|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \WM8731|ALT_INV_clk_prs\(7),
	cin => \WM8731|Add0~14\,
	sumout => \WM8731|Add0~29_sumout\,
	cout => \WM8731|Add0~30\);

-- Location: FF_X50_Y15_N52
\WM8731|clk_prs[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \WM8731|Add0~29_sumout\,
	sclr => \WM8731|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \WM8731|clk_prs\(7));

-- Location: LABCELL_X50_Y15_N54
\WM8731|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|Add0~33_sumout\ = SUM(( \WM8731|clk_prs\(8) ) + ( GND ) + ( \WM8731|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \WM8731|ALT_INV_clk_prs\(8),
	cin => \WM8731|Add0~30\,
	sumout => \WM8731|Add0~33_sumout\);

-- Location: FF_X50_Y15_N56
\WM8731|clk_prs[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \WM8731|Add0~33_sumout\,
	sclr => \WM8731|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \WM8731|clk_prs\(8));

-- Location: LABCELL_X50_Y15_N12
\WM8731|LessThan1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|LessThan1~0_combout\ = ( \WM8731|clk_prs\(3) & ( (\WM8731|clk_prs\(4) & (\WM8731|clk_prs\(6) & \WM8731|clk_prs\(5))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \WM8731|ALT_INV_clk_prs\(4),
	datac => \WM8731|ALT_INV_clk_prs\(6),
	datad => \WM8731|ALT_INV_clk_prs\(5),
	dataf => \WM8731|ALT_INV_clk_prs\(3),
	combout => \WM8731|LessThan1~0_combout\);

-- Location: LABCELL_X50_Y15_N18
\WM8731|LessThan0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|LessThan0~0_combout\ = ( \WM8731|LessThan1~0_combout\ & ( ((\WM8731|clk_prs\(7) & ((\WM8731|clk_prs\(1)) # (\WM8731|clk_prs\(2))))) # (\WM8731|clk_prs\(8)) ) ) # ( !\WM8731|LessThan1~0_combout\ & ( \WM8731|clk_prs\(8) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100010011111111110001001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WM8731|ALT_INV_clk_prs\(2),
	datab => \WM8731|ALT_INV_clk_prs\(7),
	datac => \WM8731|ALT_INV_clk_prs\(1),
	datad => \WM8731|ALT_INV_clk_prs\(8),
	dataf => \WM8731|ALT_INV_LessThan1~0_combout\,
	combout => \WM8731|LessThan0~0_combout\);

-- Location: FF_X50_Y15_N32
\WM8731|clk_prs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \WM8731|Add0~9_sumout\,
	sclr => \WM8731|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \WM8731|clk_prs\(0));

-- Location: LABCELL_X50_Y15_N33
\WM8731|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|Add0~5_sumout\ = SUM(( \WM8731|clk_prs\(1) ) + ( GND ) + ( \WM8731|Add0~10\ ))
-- \WM8731|Add0~6\ = CARRY(( \WM8731|clk_prs\(1) ) + ( GND ) + ( \WM8731|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \WM8731|ALT_INV_clk_prs\(1),
	cin => \WM8731|Add0~10\,
	sumout => \WM8731|Add0~5_sumout\,
	cout => \WM8731|Add0~6\);

-- Location: FF_X50_Y15_N35
\WM8731|clk_prs[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \WM8731|Add0~5_sumout\,
	sclr => \WM8731|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \WM8731|clk_prs\(1));

-- Location: FF_X50_Y15_N38
\WM8731|clk_prs[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \WM8731|Add0~1_sumout\,
	sclr => \WM8731|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \WM8731|clk_prs\(2));

-- Location: LABCELL_X50_Y15_N24
\WM8731|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|Equal0~0_combout\ = ( \WM8731|clk_prs\(5) & ( !\WM8731|clk_prs\(6) & ( (\WM8731|clk_prs\(1) & (\WM8731|clk_prs\(4) & (!\WM8731|clk_prs\(8) & \WM8731|clk_prs\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000001000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WM8731|ALT_INV_clk_prs\(1),
	datab => \WM8731|ALT_INV_clk_prs\(4),
	datac => \WM8731|ALT_INV_clk_prs\(8),
	datad => \WM8731|ALT_INV_clk_prs\(3),
	datae => \WM8731|ALT_INV_clk_prs\(5),
	dataf => \WM8731|ALT_INV_clk_prs\(6),
	combout => \WM8731|Equal0~0_combout\);

-- Location: LABCELL_X50_Y15_N15
\WM8731|Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|Equal1~0_combout\ = ( \WM8731|Equal0~0_combout\ & ( (!\WM8731|clk_prs\(2) & (\WM8731|clk_prs\(0) & \WM8731|clk_prs\(7))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010100000000000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WM8731|ALT_INV_clk_prs\(2),
	datac => \WM8731|ALT_INV_clk_prs\(0),
	datad => \WM8731|ALT_INV_clk_prs\(7),
	dataf => \WM8731|ALT_INV_Equal0~0_combout\,
	combout => \WM8731|Equal1~0_combout\);

-- Location: FF_X50_Y15_N17
\WM8731|clk_en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \WM8731|Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \WM8731|clk_en~q\);

-- Location: MLABCELL_X47_Y11_N33
\WM8731|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|Add1~1_combout\ = ( \WM8731|data_index\(1) & ( !\WM8731|data_index\(2) ) ) # ( !\WM8731|data_index\(1) & ( !\WM8731|data_index\(0) $ (!\WM8731|data_index\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \WM8731|ALT_INV_data_index\(0),
	datad => \WM8731|ALT_INV_data_index\(2),
	dataf => \WM8731|ALT_INV_data_index\(1),
	combout => \WM8731|Add1~1_combout\);

-- Location: LABCELL_X50_Y15_N21
\WM8731|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|Equal0~1_combout\ = ( \WM8731|Equal0~0_combout\ & ( (\WM8731|clk_prs\(2) & (!\WM8731|clk_prs\(0) & !\WM8731|clk_prs\(7))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010000000000000101000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WM8731|ALT_INV_clk_prs\(2),
	datac => \WM8731|ALT_INV_clk_prs\(0),
	datad => \WM8731|ALT_INV_clk_prs\(7),
	dataf => \WM8731|ALT_INV_Equal0~0_combout\,
	combout => \WM8731|Equal0~1_combout\);

-- Location: FF_X50_Y15_N22
\WM8731|ack_en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \WM8731|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \WM8731|ack_en~q\);

-- Location: FF_X48_Y11_N11
\WM8731|i2c_fsm.st5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \WM8731|i2c_fsm~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \WM8731|i2c_fsm.st5~q\);

-- Location: IOIBUF_X89_Y13_N4
\FPGA_I2C_SDAT~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => FPGA_I2C_SDAT,
	o => \FPGA_I2C_SDAT~input_o\);

-- Location: FF_X50_Y11_N8
\WM8731|i2c_fsm.st2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \WM8731|i2c_fsm~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \WM8731|i2c_fsm.st2~q\);

-- Location: LABCELL_X48_Y11_N0
\WM8731|i2c_fsm~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|i2c_fsm~16_combout\ = ( \WM8731|get_ack~q\ & ( (!\WM8731|clk_en~q\ & (((!\WM8731|ack_en~q\ & \WM8731|i2c_fsm.st3~q\)))) # (\WM8731|clk_en~q\ & (((!\WM8731|ack_en~q\ & \WM8731|i2c_fsm.st3~q\)) # (\WM8731|i2c_fsm.st2~q\))) ) ) # ( 
-- !\WM8731|get_ack~q\ & ( (!\WM8731|ack_en~q\ & \WM8731|i2c_fsm.st3~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000010001111100010001000111110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WM8731|ALT_INV_clk_en~q\,
	datab => \WM8731|ALT_INV_i2c_fsm.st2~q\,
	datac => \WM8731|ALT_INV_ack_en~q\,
	datad => \WM8731|ALT_INV_i2c_fsm.st3~q\,
	dataf => \WM8731|ALT_INV_get_ack~q\,
	combout => \WM8731|i2c_fsm~16_combout\);

-- Location: FF_X48_Y11_N2
\WM8731|i2c_fsm.st3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \WM8731|i2c_fsm~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \WM8731|i2c_fsm.st3~q\);

-- Location: LABCELL_X48_Y11_N33
\WM8731|i2c_sda~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|i2c_sda~1_combout\ = ( !\WM8731|i2c_fsm.st5~q\ & ( (\WM8731|clk_en~q\ & (!\WM8731|i2c_fsm.st7~q\ & !\WM8731|i2c_fsm.st3~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000000010100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WM8731|ALT_INV_clk_en~q\,
	datac => \WM8731|ALT_INV_i2c_fsm.st7~q\,
	datad => \WM8731|ALT_INV_i2c_fsm.st3~q\,
	dataf => \WM8731|ALT_INV_i2c_fsm.st5~q\,
	combout => \WM8731|i2c_sda~1_combout\);

-- Location: LABCELL_X48_Y11_N18
\WM8731|i2c_fsm~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|i2c_fsm~21_combout\ = ( \WM8731|i2c_fsm.st6~q\ & ( \WM8731|i2c_fsm.st5~DUPLICATE_q\ & ( (!\WM8731|i2c_sda~1_combout\) # (\WM8731|i2c_fsm~20_combout\) ) ) ) # ( !\WM8731|i2c_fsm.st6~q\ & ( \WM8731|i2c_fsm.st5~DUPLICATE_q\ & ( 
-- (!\FPGA_I2C_SDAT~input_o\ & (\WM8731|ack_en~q\ & ((!\WM8731|i2c_sda~1_combout\) # (\WM8731|i2c_fsm~20_combout\)))) ) ) ) # ( \WM8731|i2c_fsm.st6~q\ & ( !\WM8731|i2c_fsm.st5~DUPLICATE_q\ & ( (!\WM8731|i2c_sda~1_combout\) # (\WM8731|i2c_fsm~20_combout\) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001111111100001000000010101100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_FPGA_I2C_SDAT~input_o\,
	datab => \WM8731|ALT_INV_i2c_sda~1_combout\,
	datac => \WM8731|ALT_INV_ack_en~q\,
	datad => \WM8731|ALT_INV_i2c_fsm~20_combout\,
	datae => \WM8731|ALT_INV_i2c_fsm.st6~q\,
	dataf => \WM8731|ALT_INV_i2c_fsm.st5~DUPLICATE_q\,
	combout => \WM8731|i2c_fsm~21_combout\);

-- Location: FF_X48_Y11_N20
\WM8731|i2c_fsm.st6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \WM8731|i2c_fsm~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \WM8731|i2c_fsm.st6~q\);

-- Location: FF_X48_Y11_N1
\WM8731|i2c_fsm.st3~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \WM8731|i2c_fsm~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \WM8731|i2c_fsm.st3~DUPLICATE_q\);

-- Location: LABCELL_X48_Y11_N15
\WM8731|WideNor0\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|WideNor0~combout\ = ( \WM8731|i2c_fsm.st3~DUPLICATE_q\ ) # ( !\WM8731|i2c_fsm.st3~DUPLICATE_q\ & ( (\WM8731|i2c_fsm.st5~q\) # (\WM8731|i2c_fsm.st7~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111101011111010111110101111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WM8731|ALT_INV_i2c_fsm.st7~q\,
	datac => \WM8731|ALT_INV_i2c_fsm.st5~q\,
	dataf => \WM8731|ALT_INV_i2c_fsm.st3~DUPLICATE_q\,
	combout => \WM8731|WideNor0~combout\);

-- Location: LABCELL_X48_Y11_N36
\WM8731|i2c_fsm~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|i2c_fsm~25_combout\ = ( \WM8731|i2c_fsm.st8~q\ & ( \WM8731|i2c_fsm.st7~q\ & ( (!\WM8731|i2c_sda~1_combout\) # (\WM8731|i2c_fsm~20_combout\) ) ) ) # ( !\WM8731|i2c_fsm.st8~q\ & ( \WM8731|i2c_fsm.st7~q\ & ( (!\FPGA_I2C_SDAT~input_o\ & 
-- (\WM8731|ack_en~q\ & ((!\WM8731|i2c_sda~1_combout\) # (\WM8731|i2c_fsm~20_combout\)))) ) ) ) # ( \WM8731|i2c_fsm.st8~q\ & ( !\WM8731|i2c_fsm.st7~q\ & ( (!\WM8731|i2c_sda~1_combout\) # (\WM8731|i2c_fsm~20_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100001010000000101111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_FPGA_I2C_SDAT~input_o\,
	datab => \WM8731|ALT_INV_i2c_fsm~20_combout\,
	datac => \WM8731|ALT_INV_ack_en~q\,
	datad => \WM8731|ALT_INV_i2c_sda~1_combout\,
	datae => \WM8731|ALT_INV_i2c_fsm.st8~q\,
	dataf => \WM8731|ALT_INV_i2c_fsm.st7~q\,
	combout => \WM8731|i2c_fsm~25_combout\);

-- Location: FF_X48_Y11_N38
\WM8731|i2c_fsm.st8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \WM8731|i2c_fsm~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \WM8731|i2c_fsm.st8~q\);

-- Location: LABCELL_X50_Y11_N27
\WM8731|i2c_fsm~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|i2c_fsm~22_combout\ = ( !\WM8731|i2c_fsm.st8~q\ & ( \WM8731|i2c_fsm.st0~q\ ) ) # ( !\WM8731|i2c_fsm.st8~q\ & ( !\WM8731|i2c_fsm.st0~q\ & ( \WM_i2c_send_flag~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_WM_i2c_send_flag~q\,
	datae => \WM8731|ALT_INV_i2c_fsm.st8~q\,
	dataf => \WM8731|ALT_INV_i2c_fsm.st0~q\,
	combout => \WM8731|i2c_fsm~22_combout\);

-- Location: LABCELL_X50_Y11_N48
\WM8731|i2c_fsm~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|i2c_fsm~23_combout\ = ( \WM8731|i2c_fsm.st0~q\ & ( \WM8731|i2c_fsm~22_combout\ & ( (!\FPGA_I2C_SDAT~input_o\) # ((!\WM8731|ack_en~q\) # (!\WM8731|WideNor0~combout\)) ) ) ) # ( !\WM8731|i2c_fsm.st0~q\ & ( \WM8731|i2c_fsm~22_combout\ & ( 
-- (!\WM8731|WideNor0~combout\ & (((\WM8731|clk_en~q\)))) # (\WM8731|WideNor0~combout\ & (!\FPGA_I2C_SDAT~input_o\ & ((\WM8731|ack_en~q\)))) ) ) ) # ( \WM8731|i2c_fsm.st0~q\ & ( !\WM8731|i2c_fsm~22_combout\ & ( (!\WM8731|clk_en~q\ & 
-- ((!\FPGA_I2C_SDAT~input_o\) # ((!\WM8731|ack_en~q\) # (!\WM8731|WideNor0~combout\)))) ) ) ) # ( !\WM8731|i2c_fsm.st0~q\ & ( !\WM8731|i2c_fsm~22_combout\ & ( (!\FPGA_I2C_SDAT~input_o\ & (!\WM8731|clk_en~q\ & (\WM8731|ack_en~q\ & 
-- \WM8731|WideNor0~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000110011001100100000110011000010101111111111111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_FPGA_I2C_SDAT~input_o\,
	datab => \WM8731|ALT_INV_clk_en~q\,
	datac => \WM8731|ALT_INV_ack_en~q\,
	datad => \WM8731|ALT_INV_WideNor0~combout\,
	datae => \WM8731|ALT_INV_i2c_fsm.st0~q\,
	dataf => \WM8731|ALT_INV_i2c_fsm~22_combout\,
	combout => \WM8731|i2c_fsm~23_combout\);

-- Location: FF_X50_Y11_N50
\WM8731|i2c_fsm.st0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \WM8731|i2c_fsm~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \WM8731|i2c_fsm.st0~q\);

-- Location: LABCELL_X50_Y11_N30
\WM8731|i2c_busy~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|i2c_busy~0_combout\ = ( \WM8731|i2c_busy~q\ & ( \WM8731|i2c_fsm.st0~q\ ) ) # ( \WM8731|i2c_busy~q\ & ( !\WM8731|i2c_fsm.st0~q\ & ( (!\WM8731|clk_en~q\) # (\WM_i2c_send_flag~q\) ) ) ) # ( !\WM8731|i2c_busy~q\ & ( !\WM8731|i2c_fsm.st0~q\ & ( 
-- (\WM8731|clk_en~q\ & \WM_i2c_send_flag~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011110011111100111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \WM8731|ALT_INV_clk_en~q\,
	datac => \ALT_INV_WM_i2c_send_flag~q\,
	datae => \WM8731|ALT_INV_i2c_busy~q\,
	dataf => \WM8731|ALT_INV_i2c_fsm.st0~q\,
	combout => \WM8731|i2c_busy~0_combout\);

-- Location: FF_X50_Y11_N31
\WM8731|i2c_busy\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \WM8731|i2c_busy~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \WM8731|i2c_busy~q\);

-- Location: IOIBUF_X22_Y0_N35
\key[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_key(0),
	o => \key[0]~input_o\);

-- Location: IOIBUF_X22_Y0_N52
\key[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_key(1),
	o => \key[1]~input_o\);

-- Location: IOIBUF_X36_Y0_N1
\key[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_key(2),
	o => \key[2]~input_o\);

-- Location: IOIBUF_X36_Y0_N18
\key[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_key(3),
	o => \key[3]~input_o\);

-- Location: LABCELL_X46_Y11_N30
\WM_i2c_send_flag~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM_i2c_send_flag~0_combout\ = ( \WM_i2c_send_flag~q\ & ( \key[3]~input_o\ & ( (!\key[0]~input_o\) # ((!\key[1]~input_o\) # (!\key[2]~input_o\)) ) ) ) # ( !\WM_i2c_send_flag~q\ & ( \key[3]~input_o\ & ( (!\WM8731|i2c_busy~q\ & ((!\key[0]~input_o\) # 
-- ((!\key[1]~input_o\) # (!\key[2]~input_o\)))) ) ) ) # ( \WM_i2c_send_flag~q\ & ( !\key[3]~input_o\ ) ) # ( !\WM_i2c_send_flag~q\ & ( !\key[3]~input_o\ & ( !\WM8731|i2c_busy~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010111111111111111110101010101010001111111111111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WM8731|ALT_INV_i2c_busy~q\,
	datab => \ALT_INV_key[0]~input_o\,
	datac => \ALT_INV_key[1]~input_o\,
	datad => \ALT_INV_key[2]~input_o\,
	datae => \ALT_INV_WM_i2c_send_flag~q\,
	dataf => \ALT_INV_key[3]~input_o\,
	combout => \WM_i2c_send_flag~0_combout\);

-- Location: FF_X46_Y11_N32
WM_i2c_send_flag : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \WM_i2c_send_flag~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \WM_i2c_send_flag~q\);

-- Location: MLABCELL_X47_Y11_N42
\WM8731|i2c_fsm~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|i2c_fsm~20_combout\ = ( \WM8731|i2c_fsm.st2~DUPLICATE_q\ & ( \WM8731|i2c_fsm.st0~q\ & ( !\WM8731|get_ack~q\ ) ) ) # ( !\WM8731|i2c_fsm.st2~DUPLICATE_q\ & ( \WM8731|i2c_fsm.st0~q\ & ( (!\WM8731|get_ack~q\ & ((\WM8731|i2c_fsm.st6~q\) # 
-- (\WM8731|i2c_fsm.st4~q\))) ) ) ) # ( \WM8731|i2c_fsm.st2~DUPLICATE_q\ & ( !\WM8731|i2c_fsm.st0~q\ & ( !\WM_i2c_send_flag~q\ ) ) ) # ( !\WM8731|i2c_fsm.st2~DUPLICATE_q\ & ( !\WM8731|i2c_fsm.st0~q\ & ( !\WM_i2c_send_flag~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000001001100010011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WM8731|ALT_INV_i2c_fsm.st4~q\,
	datab => \WM8731|ALT_INV_get_ack~q\,
	datac => \WM8731|ALT_INV_i2c_fsm.st6~q\,
	datad => \ALT_INV_WM_i2c_send_flag~q\,
	datae => \WM8731|ALT_INV_i2c_fsm.st2~DUPLICATE_q\,
	dataf => \WM8731|ALT_INV_i2c_fsm.st0~q\,
	combout => \WM8731|i2c_fsm~20_combout\);

-- Location: LABCELL_X48_Y11_N21
\WM8731|i2c_fsm~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|i2c_fsm~24_combout\ = ( \WM8731|i2c_fsm.st4~q\ & ( \WM8731|i2c_fsm.st3~DUPLICATE_q\ & ( (!\WM8731|i2c_sda~1_combout\) # (\WM8731|i2c_fsm~20_combout\) ) ) ) # ( !\WM8731|i2c_fsm.st4~q\ & ( \WM8731|i2c_fsm.st3~DUPLICATE_q\ & ( 
-- (!\FPGA_I2C_SDAT~input_o\ & (\WM8731|ack_en~q\ & ((!\WM8731|i2c_sda~1_combout\) # (\WM8731|i2c_fsm~20_combout\)))) ) ) ) # ( \WM8731|i2c_fsm.st4~q\ & ( !\WM8731|i2c_fsm.st3~DUPLICATE_q\ & ( (!\WM8731|i2c_sda~1_combout\) # (\WM8731|i2c_fsm~20_combout\) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011111100111100000000100010101100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_FPGA_I2C_SDAT~input_o\,
	datab => \WM8731|ALT_INV_i2c_sda~1_combout\,
	datac => \WM8731|ALT_INV_i2c_fsm~20_combout\,
	datad => \WM8731|ALT_INV_ack_en~q\,
	datae => \WM8731|ALT_INV_i2c_fsm.st4~q\,
	dataf => \WM8731|ALT_INV_i2c_fsm.st3~DUPLICATE_q\,
	combout => \WM8731|i2c_fsm~24_combout\);

-- Location: FF_X48_Y11_N23
\WM8731|i2c_fsm.st4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \WM8731|i2c_fsm~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \WM8731|i2c_fsm.st4~q\);

-- Location: LABCELL_X48_Y11_N9
\WM8731|i2c_fsm~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|i2c_fsm~17_combout\ = ( \WM8731|i2c_fsm.st4~q\ & ( (!\WM8731|clk_en~q\ & (((!\WM8731|ack_en~q\ & \WM8731|i2c_fsm.st5~q\)))) # (\WM8731|clk_en~q\ & (((!\WM8731|ack_en~q\ & \WM8731|i2c_fsm.st5~q\)) # (\WM8731|get_ack~q\))) ) ) # ( 
-- !\WM8731|i2c_fsm.st4~q\ & ( (!\WM8731|ack_en~q\ & \WM8731|i2c_fsm.st5~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000010001111100010001000111110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WM8731|ALT_INV_clk_en~q\,
	datab => \WM8731|ALT_INV_get_ack~q\,
	datac => \WM8731|ALT_INV_ack_en~q\,
	datad => \WM8731|ALT_INV_i2c_fsm.st5~q\,
	dataf => \WM8731|ALT_INV_i2c_fsm.st4~q\,
	combout => \WM8731|i2c_fsm~17_combout\);

-- Location: FF_X48_Y11_N10
\WM8731|i2c_fsm.st5~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \WM8731|i2c_fsm~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \WM8731|i2c_fsm.st5~DUPLICATE_q\);

-- Location: LABCELL_X48_Y11_N30
\WM8731|i2c_fsm~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|i2c_fsm~14_combout\ = ( \WM8731|i2c_fsm.st7~q\ & ( !\WM8731|ack_en~q\ ) ) # ( !\WM8731|i2c_fsm.st7~q\ & ( (!\WM8731|i2c_fsm.st5~DUPLICATE_q\ & ((!\WM8731|i2c_fsm.st3~q\ & (!\WM8731|clk_en~q\)) # (\WM8731|i2c_fsm.st3~q\ & ((!\WM8731|ack_en~q\))))) 
-- # (\WM8731|i2c_fsm.st5~DUPLICATE_q\ & (((!\WM8731|ack_en~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011100011110000101110001111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WM8731|ALT_INV_clk_en~q\,
	datab => \WM8731|ALT_INV_i2c_fsm.st5~DUPLICATE_q\,
	datac => \WM8731|ALT_INV_ack_en~q\,
	datad => \WM8731|ALT_INV_i2c_fsm.st3~q\,
	dataf => \WM8731|ALT_INV_i2c_fsm.st7~q\,
	combout => \WM8731|i2c_fsm~14_combout\);

-- Location: LABCELL_X50_Y11_N12
\WM8731|i2c_fsm~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|i2c_fsm~19_combout\ = ( \WM8731|i2c_fsm.st1~q\ & ( \WM8731|i2c_fsm.st0~q\ & ( \WM8731|i2c_fsm~14_combout\ ) ) ) # ( \WM8731|i2c_fsm.st1~q\ & ( !\WM8731|i2c_fsm.st0~q\ & ( ((\WM8731|clk_en~q\ & \WM_i2c_send_flag~q\)) # (\WM8731|i2c_fsm~14_combout\) 
-- ) ) ) # ( !\WM8731|i2c_fsm.st1~q\ & ( !\WM8731|i2c_fsm.st0~q\ & ( (\WM8731|clk_en~q\ & \WM_i2c_send_flag~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011010101110101011100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WM8731|ALT_INV_i2c_fsm~14_combout\,
	datab => \WM8731|ALT_INV_clk_en~q\,
	datac => \ALT_INV_WM_i2c_send_flag~q\,
	datae => \WM8731|ALT_INV_i2c_fsm.st1~q\,
	dataf => \WM8731|ALT_INV_i2c_fsm.st0~q\,
	combout => \WM8731|i2c_fsm~19_combout\);

-- Location: FF_X50_Y11_N13
\WM8731|i2c_fsm.st1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \WM8731|i2c_fsm~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \WM8731|i2c_fsm.st1~q\);

-- Location: LABCELL_X50_Y11_N6
\WM8731|i2c_fsm~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|i2c_fsm~15_combout\ = ( \WM8731|i2c_fsm.st2~q\ & ( \WM8731|i2c_fsm.st1~q\ & ( (\WM8731|clk_en~q\) # (\WM8731|i2c_fsm~14_combout\) ) ) ) # ( !\WM8731|i2c_fsm.st2~q\ & ( \WM8731|i2c_fsm.st1~q\ & ( \WM8731|clk_en~q\ ) ) ) # ( \WM8731|i2c_fsm.st2~q\ & 
-- ( !\WM8731|i2c_fsm.st1~q\ & ( ((\WM8731|clk_en~q\ & !\WM8731|get_ack~q\)) # (\WM8731|i2c_fsm~14_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000011101010111010100110011001100110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WM8731|ALT_INV_i2c_fsm~14_combout\,
	datab => \WM8731|ALT_INV_clk_en~q\,
	datac => \WM8731|ALT_INV_get_ack~q\,
	datae => \WM8731|ALT_INV_i2c_fsm.st2~q\,
	dataf => \WM8731|ALT_INV_i2c_fsm.st1~q\,
	combout => \WM8731|i2c_fsm~15_combout\);

-- Location: FF_X50_Y11_N7
\WM8731|i2c_fsm.st2~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \WM8731|i2c_fsm~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \WM8731|i2c_fsm.st2~DUPLICATE_q\);

-- Location: MLABCELL_X47_Y11_N9
\WM8731|data_index[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|data_index[0]~1_combout\ = ( !\WM8731|i2c_fsm.st6~q\ & ( !\WM8731|i2c_fsm.st2~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \WM8731|ALT_INV_i2c_fsm.st2~DUPLICATE_q\,
	dataf => \WM8731|ALT_INV_i2c_fsm.st6~q\,
	combout => \WM8731|data_index[0]~1_combout\);

-- Location: LABCELL_X50_Y11_N39
\WM8731|data_index[0]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|data_index[0]~3_combout\ = ( \WM8731|clk_en~q\ & ( !\WM8731|i2c_fsm.st1~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \WM8731|ALT_INV_clk_en~q\,
	dataf => \WM8731|ALT_INV_i2c_fsm.st1~q\,
	combout => \WM8731|data_index[0]~3_combout\);

-- Location: MLABCELL_X47_Y11_N24
\WM8731|data_index~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|data_index~10_combout\ = ( !\WM8731|data_index\(2) & ( \WM8731|i2c_fsm.st6~q\ & ( (!\WM8731|data_index\(0) & !\WM8731|data_index\(1)) ) ) ) # ( \WM8731|data_index\(2) & ( !\WM8731|i2c_fsm.st6~q\ & ( (!\WM8731|i2c_fsm.st4~q\ & 
-- !\WM8731|i2c_fsm.st2~DUPLICATE_q\) ) ) ) # ( !\WM8731|data_index\(2) & ( !\WM8731|i2c_fsm.st6~q\ & ( (!\WM8731|i2c_fsm.st4~q\ & ((!\WM8731|i2c_fsm.st2~DUPLICATE_q\) # ((!\WM8731|data_index\(0) & !\WM8731|data_index\(1))))) # (\WM8731|i2c_fsm.st4~q\ & 
-- (!\WM8731|data_index\(0) & (!\WM8731|data_index\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110101011000000101010100000000011000000110000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WM8731|ALT_INV_i2c_fsm.st4~q\,
	datab => \WM8731|ALT_INV_data_index\(0),
	datac => \WM8731|ALT_INV_data_index\(1),
	datad => \WM8731|ALT_INV_i2c_fsm.st2~DUPLICATE_q\,
	datae => \WM8731|ALT_INV_data_index\(2),
	dataf => \WM8731|ALT_INV_i2c_fsm.st6~q\,
	combout => \WM8731|data_index~10_combout\);

-- Location: LABCELL_X48_Y11_N54
\WM8731|data_index~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|data_index~11_combout\ = ( \WM8731|clk_en~q\ & ( !\WM8731|i2c_fsm.st4~q\ & ( (\WM8731|i2c_fsm.st0~q\ & (\WM8731|data_index~10_combout\ & (!\WM8731|i2c_fsm.st8~q\ & !\WM8731|i2c_fsm.st7~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WM8731|ALT_INV_i2c_fsm.st0~q\,
	datab => \WM8731|ALT_INV_data_index~10_combout\,
	datac => \WM8731|ALT_INV_i2c_fsm.st8~q\,
	datad => \WM8731|ALT_INV_i2c_fsm.st7~q\,
	datae => \WM8731|ALT_INV_clk_en~q\,
	dataf => \WM8731|ALT_INV_i2c_fsm.st4~q\,
	combout => \WM8731|data_index~11_combout\);

-- Location: LABCELL_X48_Y11_N3
\WM8731|data_index~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|data_index~12_combout\ = ( \WM8731|i2c_fsm.st5~q\ & ( (!\WM8731|clk_en~q\) # (\WM8731|data_index~10_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WM8731|ALT_INV_clk_en~q\,
	datac => \WM8731|ALT_INV_data_index~10_combout\,
	dataf => \WM8731|ALT_INV_i2c_fsm.st5~q\,
	combout => \WM8731|data_index~12_combout\);

-- Location: LABCELL_X48_Y11_N42
\WM8731|data_index~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|data_index~8_combout\ = ( \WM8731|data_index\(3) & ( \WM8731|i2c_fsm.st3~DUPLICATE_q\ ) ) # ( !\WM8731|data_index\(3) & ( \WM8731|i2c_fsm.st3~DUPLICATE_q\ & ( (\WM8731|ack_en~q\ & !\FPGA_I2C_SDAT~input_o\) ) ) ) # ( \WM8731|data_index\(3) & ( 
-- !\WM8731|i2c_fsm.st3~DUPLICATE_q\ & ( (!\WM8731|data_index~12_combout\ & (!\WM8731|data_index~11_combout\)) # (\WM8731|data_index~12_combout\ & (((!\WM8731|ack_en~q\) # (\FPGA_I2C_SDAT~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101100111100110000001100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WM8731|ALT_INV_data_index~11_combout\,
	datab => \WM8731|ALT_INV_ack_en~q\,
	datac => \ALT_INV_FPGA_I2C_SDAT~input_o\,
	datad => \WM8731|ALT_INV_data_index~12_combout\,
	datae => \WM8731|ALT_INV_data_index\(3),
	dataf => \WM8731|ALT_INV_i2c_fsm.st3~DUPLICATE_q\,
	combout => \WM8731|data_index~8_combout\);

-- Location: FF_X48_Y11_N44
\WM8731|data_index[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \WM8731|data_index~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \WM8731|data_index\(3));

-- Location: MLABCELL_X47_Y11_N3
\WM8731|data_index[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|data_index[0]~2_combout\ = ( \WM8731|data_index\(3) & ( (!\WM8731|data_index\(1) & (!\WM8731|data_index\(0) & (!\WM8731|data_index\(2) & \WM8731|i2c_fsm.st4~q\))) ) ) # ( !\WM8731|data_index\(3) & ( ((!\WM8731|data_index\(1) & 
-- (!\WM8731|data_index\(0) & !\WM8731|data_index\(2)))) # (\WM8731|i2c_fsm.st4~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011111111100000001111111100000000100000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WM8731|ALT_INV_data_index\(1),
	datab => \WM8731|ALT_INV_data_index\(0),
	datac => \WM8731|ALT_INV_data_index\(2),
	datad => \WM8731|ALT_INV_i2c_fsm.st4~q\,
	dataf => \WM8731|ALT_INV_data_index\(3),
	combout => \WM8731|data_index[0]~2_combout\);

-- Location: MLABCELL_X47_Y11_N54
\WM8731|data_index~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|data_index~7_combout\ = ( \WM8731|data_index[0]~0_combout\ & ( \WM8731|data_index[0]~2_combout\ ) ) # ( !\WM8731|data_index[0]~0_combout\ & ( \WM8731|data_index[0]~2_combout\ & ( (!\WM8731|Add1~1_combout\) # ((!\WM8731|data_index[0]~1_combout\) # 
-- ((!\WM8731|data_index[0]~3_combout\) # (!\WM8731|WideOr2~0_combout\))) ) ) ) # ( \WM8731|data_index[0]~0_combout\ & ( !\WM8731|data_index[0]~2_combout\ ) ) # ( !\WM8731|data_index[0]~0_combout\ & ( !\WM8731|data_index[0]~2_combout\ & ( 
-- (!\WM8731|Add1~1_combout\) # ((!\WM8731|data_index[0]~3_combout\) # (!\WM8731|WideOr2~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111010111111111111111111111111111111101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WM8731|ALT_INV_Add1~1_combout\,
	datab => \WM8731|ALT_INV_data_index[0]~1_combout\,
	datac => \WM8731|ALT_INV_data_index[0]~3_combout\,
	datad => \WM8731|ALT_INV_WideOr2~0_combout\,
	datae => \WM8731|ALT_INV_data_index[0]~0_combout\,
	dataf => \WM8731|ALT_INV_data_index[0]~2_combout\,
	combout => \WM8731|data_index~7_combout\);

-- Location: MLABCELL_X47_Y11_N18
\WM8731|data_index[0]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|data_index[0]~9_combout\ = ( !\WM8731|i2c_fsm.st2~DUPLICATE_q\ & ( \WM8731|data_index[0]~2_combout\ & ( (!\WM8731|i2c_fsm.st4~q\ & (\WM8731|WideOr2~0_combout\ & (\WM8731|clk_en~q\ & !\WM8731|i2c_fsm.st6~q\))) ) ) ) # ( 
-- \WM8731|i2c_fsm.st2~DUPLICATE_q\ & ( !\WM8731|data_index[0]~2_combout\ & ( (\WM8731|WideOr2~0_combout\ & \WM8731|clk_en~q\) ) ) ) # ( !\WM8731|i2c_fsm.st2~DUPLICATE_q\ & ( !\WM8731|data_index[0]~2_combout\ & ( (\WM8731|WideOr2~0_combout\ & 
-- \WM8731|clk_en~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000010000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WM8731|ALT_INV_i2c_fsm.st4~q\,
	datab => \WM8731|ALT_INV_WideOr2~0_combout\,
	datac => \WM8731|ALT_INV_clk_en~q\,
	datad => \WM8731|ALT_INV_i2c_fsm.st6~q\,
	datae => \WM8731|ALT_INV_i2c_fsm.st2~DUPLICATE_q\,
	dataf => \WM8731|ALT_INV_data_index[0]~2_combout\,
	combout => \WM8731|data_index[0]~9_combout\);

-- Location: LABCELL_X48_Y11_N48
\WM8731|data_index[0]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|data_index[0]~5_combout\ = ( \WM8731|ack_en~q\ & ( \WM8731|i2c_fsm.st5~q\ & ( ((!\FPGA_I2C_SDAT~input_o\ & !\WM8731|i2c_fsm.st7~q\)) # (\WM8731|data_index[0]~9_combout\) ) ) ) # ( !\WM8731|ack_en~q\ & ( \WM8731|i2c_fsm.st5~q\ & ( 
-- \WM8731|data_index[0]~9_combout\ ) ) ) # ( \WM8731|ack_en~q\ & ( !\WM8731|i2c_fsm.st5~q\ & ( ((!\FPGA_I2C_SDAT~input_o\ & (\WM8731|i2c_fsm.st3~DUPLICATE_q\ & !\WM8731|i2c_fsm.st7~q\))) # (\WM8731|data_index[0]~9_combout\) ) ) ) # ( !\WM8731|ack_en~q\ & ( 
-- !\WM8731|i2c_fsm.st5~q\ & ( \WM8731|data_index[0]~9_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001011110000111100001111000011111010111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_FPGA_I2C_SDAT~input_o\,
	datab => \WM8731|ALT_INV_i2c_fsm.st3~DUPLICATE_q\,
	datac => \WM8731|ALT_INV_data_index[0]~9_combout\,
	datad => \WM8731|ALT_INV_i2c_fsm.st7~q\,
	datae => \WM8731|ALT_INV_ack_en~q\,
	dataf => \WM8731|ALT_INV_i2c_fsm.st5~q\,
	combout => \WM8731|data_index[0]~5_combout\);

-- Location: FF_X47_Y11_N56
\WM8731|data_index[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \WM8731|data_index~7_combout\,
	ena => \WM8731|data_index[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \WM8731|data_index\(2));

-- Location: MLABCELL_X47_Y11_N6
\WM8731|data_index[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|data_index[0]~0_combout\ = ( \WM8731|data_index\(3) & ( (!\WM8731|data_index\(1) & (!\WM8731|data_index\(0) & (!\WM8731|data_index\(2) & \WM8731|i2c_fsm.st4~q\))) ) ) # ( !\WM8731|data_index\(3) & ( \WM8731|i2c_fsm.st4~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000100000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WM8731|ALT_INV_data_index\(1),
	datab => \WM8731|ALT_INV_data_index\(0),
	datac => \WM8731|ALT_INV_data_index\(2),
	datad => \WM8731|ALT_INV_i2c_fsm.st4~q\,
	dataf => \WM8731|ALT_INV_data_index\(3),
	combout => \WM8731|data_index[0]~0_combout\);

-- Location: MLABCELL_X47_Y11_N12
\WM8731|Add1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|Add1~0_combout\ = !\WM8731|data_index\(1) $ (!\WM8731|data_index\(0))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WM8731|ALT_INV_data_index\(1),
	datab => \WM8731|ALT_INV_data_index\(0),
	combout => \WM8731|Add1~0_combout\);

-- Location: MLABCELL_X47_Y11_N51
\WM8731|data_index~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|data_index~6_combout\ = ( \WM8731|Add1~0_combout\ & ( \WM8731|data_index[0]~3_combout\ & ( (!\WM8731|WideOr2~0_combout\) # (((!\WM8731|data_index[0]~1_combout\ & \WM8731|data_index[0]~2_combout\)) # (\WM8731|data_index[0]~0_combout\)) ) ) ) # ( 
-- !\WM8731|Add1~0_combout\ & ( \WM8731|data_index[0]~3_combout\ ) ) # ( \WM8731|Add1~0_combout\ & ( !\WM8731|data_index[0]~3_combout\ ) ) # ( !\WM8731|Add1~0_combout\ & ( !\WM8731|data_index[0]~3_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111111011101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WM8731|ALT_INV_WideOr2~0_combout\,
	datab => \WM8731|ALT_INV_data_index[0]~0_combout\,
	datac => \WM8731|ALT_INV_data_index[0]~1_combout\,
	datad => \WM8731|ALT_INV_data_index[0]~2_combout\,
	datae => \WM8731|ALT_INV_Add1~0_combout\,
	dataf => \WM8731|ALT_INV_data_index[0]~3_combout\,
	combout => \WM8731|data_index~6_combout\);

-- Location: FF_X47_Y11_N53
\WM8731|data_index[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \WM8731|data_index~6_combout\,
	ena => \WM8731|data_index[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \WM8731|data_index\(1));

-- Location: MLABCELL_X47_Y11_N15
\WM8731|get_ack~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|get_ack~2_combout\ = ( !\WM8731|data_index\(3) & ( (!\WM8731|data_index\(1) & (!\WM8731|data_index\(0) & !\WM8731|data_index\(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100000000000100010000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WM8731|ALT_INV_data_index\(1),
	datab => \WM8731|ALT_INV_data_index\(0),
	datad => \WM8731|ALT_INV_data_index\(2),
	dataf => \WM8731|ALT_INV_data_index\(3),
	combout => \WM8731|get_ack~2_combout\);

-- Location: LABCELL_X50_Y11_N45
\WM8731|get_ack~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|get_ack~1_combout\ = ( \WM8731|i2c_fsm.st8~q\ & ( \WM8731|i2c_fsm.st1~q\ & ( (!\WM8731|get_ack~q\ & !\WM8731|clk_en~q\) ) ) ) # ( !\WM8731|i2c_fsm.st8~q\ & ( \WM8731|i2c_fsm.st1~q\ & ( (!\WM8731|get_ack~q\ & !\WM8731|clk_en~q\) ) ) ) # ( 
-- \WM8731|i2c_fsm.st8~q\ & ( !\WM8731|i2c_fsm.st1~q\ & ( (!\WM8731|get_ack~q\ & !\WM8731|clk_en~q\) ) ) ) # ( !\WM8731|i2c_fsm.st8~q\ & ( !\WM8731|i2c_fsm.st1~q\ & ( (!\WM8731|get_ack~q\ & ((!\WM8731|clk_en~q\))) # (\WM8731|get_ack~q\ & 
-- (\WM8731|i2c_fsm.st0~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011101100010001101010100000000010101010000000001010101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WM8731|ALT_INV_get_ack~q\,
	datab => \WM8731|ALT_INV_i2c_fsm.st0~q\,
	datad => \WM8731|ALT_INV_clk_en~q\,
	datae => \WM8731|ALT_INV_i2c_fsm.st8~q\,
	dataf => \WM8731|ALT_INV_i2c_fsm.st1~q\,
	combout => \WM8731|get_ack~1_combout\);

-- Location: MLABCELL_X47_Y11_N36
\WM8731|get_ack~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|get_ack~0_combout\ = ( \WM8731|get_ack~q\ & ( \WM8731|data_index[0]~0_combout\ & ( (!\WM8731|i2c_sda~1_combout\) # (!\WM8731|get_ack~1_combout\) ) ) ) # ( !\WM8731|get_ack~q\ & ( \WM8731|data_index[0]~0_combout\ & ( !\WM8731|get_ack~1_combout\ ) ) 
-- ) # ( \WM8731|get_ack~q\ & ( !\WM8731|data_index[0]~0_combout\ & ( (!\WM8731|i2c_sda~1_combout\) # (!\WM8731|get_ack~1_combout\) ) ) ) # ( !\WM8731|get_ack~q\ & ( !\WM8731|data_index[0]~0_combout\ & ( (\WM8731|get_ack~2_combout\ & 
-- (!\WM8731|get_ack~1_combout\ & !\WM8731|data_index[0]~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000000111111001111110011110000111100001111110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WM8731|ALT_INV_get_ack~2_combout\,
	datab => \WM8731|ALT_INV_i2c_sda~1_combout\,
	datac => \WM8731|ALT_INV_get_ack~1_combout\,
	datad => \WM8731|ALT_INV_data_index[0]~1_combout\,
	datae => \WM8731|ALT_INV_get_ack~q\,
	dataf => \WM8731|ALT_INV_data_index[0]~0_combout\,
	combout => \WM8731|get_ack~0_combout\);

-- Location: FF_X47_Y11_N37
\WM8731|get_ack\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \WM8731|get_ack~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \WM8731|get_ack~q\);

-- Location: LABCELL_X48_Y11_N6
\WM8731|i2c_fsm~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|i2c_fsm~18_combout\ = ( \WM8731|i2c_fsm.st6~q\ & ( (!\WM8731|clk_en~q\ & (((!\WM8731|ack_en~q\ & \WM8731|i2c_fsm.st7~q\)))) # (\WM8731|clk_en~q\ & (((!\WM8731|ack_en~q\ & \WM8731|i2c_fsm.st7~q\)) # (\WM8731|get_ack~q\))) ) ) # ( 
-- !\WM8731|i2c_fsm.st6~q\ & ( (!\WM8731|ack_en~q\ & \WM8731|i2c_fsm.st7~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000010001111100010001000111110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WM8731|ALT_INV_clk_en~q\,
	datab => \WM8731|ALT_INV_get_ack~q\,
	datac => \WM8731|ALT_INV_ack_en~q\,
	datad => \WM8731|ALT_INV_i2c_fsm.st7~q\,
	dataf => \WM8731|ALT_INV_i2c_fsm.st6~q\,
	combout => \WM8731|i2c_fsm~18_combout\);

-- Location: FF_X48_Y11_N7
\WM8731|i2c_fsm.st7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \WM8731|i2c_fsm~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \WM8731|i2c_fsm.st7~q\);

-- Location: LABCELL_X48_Y11_N12
\WM8731|WideOr2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|WideOr2~0_combout\ = ( \WM8731|i2c_fsm.st0~q\ & ( (!\WM8731|i2c_fsm.st7~q\ & (!\WM8731|i2c_fsm.st5~q\ & (!\WM8731|i2c_fsm.st8~q\ & !\WM8731|i2c_fsm.st3~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WM8731|ALT_INV_i2c_fsm.st7~q\,
	datab => \WM8731|ALT_INV_i2c_fsm.st5~q\,
	datac => \WM8731|ALT_INV_i2c_fsm.st8~q\,
	datad => \WM8731|ALT_INV_i2c_fsm.st3~q\,
	dataf => \WM8731|ALT_INV_i2c_fsm.st0~q\,
	combout => \WM8731|WideOr2~0_combout\);

-- Location: MLABCELL_X47_Y11_N48
\WM8731|data_index~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|data_index~4_combout\ = ( \WM8731|data_index\(0) & ( \WM8731|data_index[0]~3_combout\ & ( (!\WM8731|WideOr2~0_combout\) # (((\WM8731|data_index[0]~2_combout\ & !\WM8731|data_index[0]~1_combout\)) # (\WM8731|data_index[0]~0_combout\)) ) ) ) # ( 
-- !\WM8731|data_index\(0) & ( \WM8731|data_index[0]~3_combout\ ) ) # ( \WM8731|data_index\(0) & ( !\WM8731|data_index[0]~3_combout\ ) ) # ( !\WM8731|data_index\(0) & ( !\WM8731|data_index[0]~3_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111111011111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WM8731|ALT_INV_WideOr2~0_combout\,
	datab => \WM8731|ALT_INV_data_index[0]~0_combout\,
	datac => \WM8731|ALT_INV_data_index[0]~2_combout\,
	datad => \WM8731|ALT_INV_data_index[0]~1_combout\,
	datae => \WM8731|ALT_INV_data_index\(0),
	dataf => \WM8731|ALT_INV_data_index[0]~3_combout\,
	combout => \WM8731|data_index~4_combout\);

-- Location: FF_X47_Y11_N50
\WM8731|data_index[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \WM8731|data_index~4_combout\,
	ena => \WM8731|data_index[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \WM8731|data_index\(0));

-- Location: MLABCELL_X47_Y11_N0
\WM8731|Selector25~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|Selector25~0_combout\ = ( \WM8731|data_index\(1) & ( (!\WM8731|data_index\(0) & (\WM8731|i2c_fsm.st2~DUPLICATE_q\ & !\WM8731|data_index\(2))) ) ) # ( !\WM8731|data_index\(1) & ( (\WM8731|i2c_fsm.st2~DUPLICATE_q\ & \WM8731|data_index\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100001100000000000000110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \WM8731|ALT_INV_data_index\(0),
	datac => \WM8731|ALT_INV_i2c_fsm.st2~DUPLICATE_q\,
	datad => \WM8731|ALT_INV_data_index\(2),
	dataf => \WM8731|ALT_INV_data_index\(1),
	combout => \WM8731|Selector25~0_combout\);

-- Location: IOIBUF_X89_Y21_N4
\sw[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sw(0),
	o => \sw[0]~input_o\);

-- Location: LABCELL_X46_Y11_N54
\WM_i2c_data~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM_i2c_data~4_combout\ = ( \key[0]~input_o\ & ( (!\key[2]~input_o\ & (!\sw[0]~input_o\ & \key[1]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000110000000000000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_key[2]~input_o\,
	datac => \ALT_INV_sw[0]~input_o\,
	datad => \ALT_INV_key[1]~input_o\,
	dataf => \ALT_INV_key[0]~input_o\,
	combout => \WM_i2c_data~4_combout\);

-- Location: LABCELL_X46_Y11_N15
\WM_i2c_data[12]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM_i2c_data[12]~1_combout\ = ( !\WM8731|i2c_busy~q\ & ( (!\key[1]~input_o\) # ((!\key[2]~input_o\) # ((!\key[3]~input_o\) # (!\key[0]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111110111111111111111000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_key[1]~input_o\,
	datab => \ALT_INV_key[2]~input_o\,
	datac => \ALT_INV_key[3]~input_o\,
	datad => \ALT_INV_key[0]~input_o\,
	dataf => \WM8731|ALT_INV_i2c_busy~q\,
	combout => \WM_i2c_data[12]~1_combout\);

-- Location: FF_X46_Y11_N56
\WM_i2c_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \WM_i2c_data~4_combout\,
	ena => \WM_i2c_data[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => WM_i2c_data(3));

-- Location: LABCELL_X46_Y11_N6
\WM_i2c_data~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM_i2c_data~0_combout\ = ( \key[0]~input_o\ & ( (!\key[1]~input_o\) # ((!\sw[0]~input_o\ & !\key[2]~input_o\)) ) ) # ( !\key[0]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111000111110001111100011111000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sw[0]~input_o\,
	datab => \ALT_INV_key[2]~input_o\,
	datac => \ALT_INV_key[1]~input_o\,
	dataf => \ALT_INV_key[0]~input_o\,
	combout => \WM_i2c_data~0_combout\);

-- Location: FF_X46_Y11_N8
\WM_i2c_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \WM_i2c_data~0_combout\,
	ena => \WM_i2c_data[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => WM_i2c_data(0));

-- Location: LABCELL_X46_Y11_N18
\WM_i2c_data~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM_i2c_data~3_combout\ = ( \key[0]~input_o\ & ( (!\sw[0]~input_o\ & ((!\key[1]~input_o\) # (!\key[2]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011100000111000001110000011100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_key[1]~input_o\,
	datab => \ALT_INV_key[2]~input_o\,
	datac => \ALT_INV_sw[0]~input_o\,
	dataf => \ALT_INV_key[0]~input_o\,
	combout => \WM_i2c_data~3_combout\);

-- Location: FF_X46_Y11_N20
\WM_i2c_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \WM_i2c_data~3_combout\,
	ena => \WM_i2c_data[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => WM_i2c_data(2));

-- Location: LABCELL_X46_Y11_N45
\WM_i2c_data~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM_i2c_data~2_combout\ = ( \key[0]~input_o\ & ( (!\key[1]~input_o\ & (!\sw[0]~input_o\)) # (\key[1]~input_o\ & ((!\key[2]~input_o\))) ) ) # ( !\key[0]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111110101010110011001010101011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sw[0]~input_o\,
	datab => \ALT_INV_key[2]~input_o\,
	datad => \ALT_INV_key[1]~input_o\,
	dataf => \ALT_INV_key[0]~input_o\,
	combout => \WM_i2c_data~2_combout\);

-- Location: FF_X46_Y11_N47
\WM_i2c_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \WM_i2c_data~2_combout\,
	ena => \WM_i2c_data[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => WM_i2c_data(1));

-- Location: LABCELL_X46_Y11_N0
\WM8731|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|Mux1~0_combout\ = ( WM_i2c_data(1) & ( \WM8731|data_index\(1) & ( (!\WM8731|data_index\(0) & ((WM_i2c_data(2)))) # (\WM8731|data_index\(0) & (WM_i2c_data(3))) ) ) ) # ( !WM_i2c_data(1) & ( \WM8731|data_index\(1) & ( (!\WM8731|data_index\(0) & 
-- ((WM_i2c_data(2)))) # (\WM8731|data_index\(0) & (WM_i2c_data(3))) ) ) ) # ( WM_i2c_data(1) & ( !\WM8731|data_index\(1) & ( (\WM8731|data_index\(0)) # (WM_i2c_data(0)) ) ) ) # ( !WM_i2c_data(1) & ( !\WM8731|data_index\(1) & ( (WM_i2c_data(0) & 
-- !\WM8731|data_index\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100111111111100001111010101010000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_WM_i2c_data(3),
	datab => ALT_INV_WM_i2c_data(0),
	datac => ALT_INV_WM_i2c_data(2),
	datad => \WM8731|ALT_INV_data_index\(0),
	datae => ALT_INV_WM_i2c_data(1),
	dataf => \WM8731|ALT_INV_data_index\(1),
	combout => \WM8731|Mux1~0_combout\);

-- Location: LABCELL_X46_Y11_N42
\WM_i2c_data~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM_i2c_data~9_combout\ = ( \key[3]~input_o\ & ( (\key[0]~input_o\ & ((!\sw[0]~input_o\ & ((\key[1]~input_o\))) # (\sw[0]~input_o\ & ((!\key[1]~input_o\) # (\key[2]~input_o\))))) ) ) # ( !\key[3]~input_o\ & ( (\key[0]~input_o\ & (!\sw[0]~input_o\ $ 
-- (((!\key[1]~input_o\) # (\key[2]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001011001000000000101100100000000010110110000000001011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sw[0]~input_o\,
	datab => \ALT_INV_key[2]~input_o\,
	datac => \ALT_INV_key[1]~input_o\,
	datad => \ALT_INV_key[0]~input_o\,
	dataf => \ALT_INV_key[3]~input_o\,
	combout => \WM_i2c_data~9_combout\);

-- Location: FF_X46_Y11_N43
\WM_i2c_data[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \WM_i2c_data~9_combout\,
	ena => \WM_i2c_data[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => WM_i2c_data(12));

-- Location: LABCELL_X46_Y11_N39
\WM8731|Mux1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|Mux1~3_combout\ = (!\WM8731|data_index\(1) & (!\WM8731|data_index\(0) & WM_i2c_data(12)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100000001000000010000000100000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WM8731|ALT_INV_data_index\(1),
	datab => \WM8731|ALT_INV_data_index\(0),
	datac => ALT_INV_WM_i2c_data(12),
	combout => \WM8731|Mux1~3_combout\);

-- Location: LABCELL_X46_Y11_N9
\WM_i2c_data~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM_i2c_data~8_combout\ = ( \key[0]~input_o\ & ( (!\sw[0]~input_o\ & ((!\key[1]~input_o\) # (\key[2]~input_o\))) # (\sw[0]~input_o\ & ((\key[1]~input_o\))) ) ) # ( !\key[0]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111110101010010111111010101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sw[0]~input_o\,
	datac => \ALT_INV_key[2]~input_o\,
	datad => \ALT_INV_key[1]~input_o\,
	dataf => \ALT_INV_key[0]~input_o\,
	combout => \WM_i2c_data~8_combout\);

-- Location: FF_X46_Y11_N11
\WM_i2c_data[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \WM_i2c_data~8_combout\,
	ena => \WM_i2c_data[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => WM_i2c_data(11));

-- Location: LABCELL_X46_Y11_N12
\WM_i2c_data~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM_i2c_data~6_combout\ = ( \key[0]~input_o\ & ( (\key[1]~input_o\ & ((!\sw[0]~input_o\) # (\key[2]~input_o\))) ) ) # ( !\key[0]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111101010001010100010101000101010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_key[1]~input_o\,
	datab => \ALT_INV_key[2]~input_o\,
	datac => \ALT_INV_sw[0]~input_o\,
	dataf => \ALT_INV_key[0]~input_o\,
	combout => \WM_i2c_data~6_combout\);

-- Location: FF_X46_Y11_N14
\WM_i2c_data[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \WM_i2c_data~6_combout\,
	ena => \WM_i2c_data[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => WM_i2c_data(9));

-- Location: LABCELL_X46_Y11_N57
\WM_i2c_data~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM_i2c_data~7_combout\ = ( \key[0]~input_o\ & ( (!\key[1]~input_o\ & (!\sw[0]~input_o\)) # (\key[1]~input_o\ & (\key[2]~input_o\ & ((\key[3]~input_o\) # (\sw[0]~input_o\)))) ) ) # ( !\key[0]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111110101010000100111010101000010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sw[0]~input_o\,
	datab => \ALT_INV_key[2]~input_o\,
	datac => \ALT_INV_key[3]~input_o\,
	datad => \ALT_INV_key[1]~input_o\,
	dataf => \ALT_INV_key[0]~input_o\,
	combout => \WM_i2c_data~7_combout\);

-- Location: FF_X46_Y11_N58
\WM_i2c_data[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \WM_i2c_data~7_combout\,
	ena => \WM_i2c_data[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => WM_i2c_data(10));

-- Location: LABCELL_X46_Y11_N48
\WM8731|Mux1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|Mux1~2_combout\ = ( \WM8731|data_index\(0) & ( WM_i2c_data(10) & ( (!\WM8731|data_index\(1) & ((WM_i2c_data(9)))) # (\WM8731|data_index\(1) & (WM_i2c_data(11))) ) ) ) # ( !\WM8731|data_index\(0) & ( WM_i2c_data(10) & ( (WM_i2c_data(3)) # 
-- (\WM8731|data_index\(1)) ) ) ) # ( \WM8731|data_index\(0) & ( !WM_i2c_data(10) & ( (!\WM8731|data_index\(1) & ((WM_i2c_data(9)))) # (\WM8731|data_index\(1) & (WM_i2c_data(11))) ) ) ) # ( !\WM8731|data_index\(0) & ( !WM_i2c_data(10) & ( 
-- (!\WM8731|data_index\(1) & WM_i2c_data(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000100011011101101011111010111110001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WM8731|ALT_INV_data_index\(1),
	datab => ALT_INV_WM_i2c_data(11),
	datac => ALT_INV_WM_i2c_data(3),
	datad => ALT_INV_WM_i2c_data(9),
	datae => \WM8731|ALT_INV_data_index\(0),
	dataf => ALT_INV_WM_i2c_data(10),
	combout => \WM8731|Mux1~2_combout\);

-- Location: LABCELL_X46_Y11_N21
\WM_i2c_data~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM_i2c_data~5_combout\ = ( \key[0]~input_o\ & ( (\key[1]~input_o\ & !\key[2]~input_o\) ) ) # ( !\key[0]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111101000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_key[1]~input_o\,
	datab => \ALT_INV_key[2]~input_o\,
	dataf => \ALT_INV_key[0]~input_o\,
	combout => \WM_i2c_data~5_combout\);

-- Location: FF_X46_Y11_N22
\WM_i2c_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \WM_i2c_data~5_combout\,
	ena => \WM_i2c_data[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => WM_i2c_data(4));

-- Location: LABCELL_X46_Y11_N36
\WM8731|Mux1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|Mux1~1_combout\ = ( WM_i2c_data(4) & ( ((!\WM8731|data_index\(1) & !\WM8731|data_index\(0))) # (WM_i2c_data(3)) ) ) # ( !WM_i2c_data(4) & ( (WM_i2c_data(3) & ((\WM8731|data_index\(0)) # (\WM8731|data_index\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001110111000000000111011110001000111111111000100011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WM8731|ALT_INV_data_index\(1),
	datab => \WM8731|ALT_INV_data_index\(0),
	datad => ALT_INV_WM_i2c_data(3),
	dataf => ALT_INV_WM_i2c_data(4),
	combout => \WM8731|Mux1~1_combout\);

-- Location: LABCELL_X46_Y11_N24
\WM8731|Mux1~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|Mux1~4_combout\ = ( \WM8731|Mux1~1_combout\ & ( \WM8731|data_index\(3) & ( (!\WM8731|data_index\(2) & ((\WM8731|Mux1~2_combout\))) # (\WM8731|data_index\(2) & (\WM8731|Mux1~3_combout\)) ) ) ) # ( !\WM8731|Mux1~1_combout\ & ( \WM8731|data_index\(3) 
-- & ( (!\WM8731|data_index\(2) & ((\WM8731|Mux1~2_combout\))) # (\WM8731|data_index\(2) & (\WM8731|Mux1~3_combout\)) ) ) ) # ( \WM8731|Mux1~1_combout\ & ( !\WM8731|data_index\(3) & ( (\WM8731|data_index\(2)) # (\WM8731|Mux1~0_combout\) ) ) ) # ( 
-- !\WM8731|Mux1~1_combout\ & ( !\WM8731|data_index\(3) & ( (\WM8731|Mux1~0_combout\ & !\WM8731|data_index\(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101011111111100001111001100110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WM8731|ALT_INV_Mux1~0_combout\,
	datab => \WM8731|ALT_INV_Mux1~3_combout\,
	datac => \WM8731|ALT_INV_Mux1~2_combout\,
	datad => \WM8731|ALT_INV_data_index\(2),
	datae => \WM8731|ALT_INV_Mux1~1_combout\,
	dataf => \WM8731|ALT_INV_data_index\(3),
	combout => \WM8731|Mux1~4_combout\);

-- Location: MLABCELL_X47_Y11_N30
\WM8731|Selector25~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|Selector25~1_combout\ = ( \WM8731|i2c_fsm.st6~q\ & ( ((!\WM8731|i2c_fsm.st0~q\) # (\WM8731|Mux1~4_combout\)) # (\WM8731|Selector25~0_combout\) ) ) # ( !\WM8731|i2c_fsm.st6~q\ & ( ((!\WM8731|i2c_fsm.st0~q\) # ((\WM8731|Mux1~4_combout\ & 
-- \WM8731|i2c_fsm.st4~q\))) # (\WM8731|Selector25~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010111110111111101011111011111110111111101111111011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WM8731|ALT_INV_Selector25~0_combout\,
	datab => \WM8731|ALT_INV_Mux1~4_combout\,
	datac => \WM8731|ALT_INV_i2c_fsm.st0~q\,
	datad => \WM8731|ALT_INV_i2c_fsm.st4~q\,
	dataf => \WM8731|ALT_INV_i2c_fsm.st6~q\,
	combout => \WM8731|Selector25~1_combout\);

-- Location: FF_X47_Y11_N31
\WM8731|i2c_sda~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \WM8731|Selector25~1_combout\,
	ena => \WM8731|i2c_sda~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \WM8731|i2c_sda~reg0_q\);

-- Location: LABCELL_X48_Y11_N27
\WM8731|Selector26~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|Selector26~0_combout\ = ( \WM8731|i2c_fsm.st6~q\ & ( !\WM8731|get_ack~q\ ) ) # ( !\WM8731|i2c_fsm.st6~q\ & ( (!\WM8731|get_ack~q\) # ((!\WM8731|i2c_fsm.st4~q\ & !\WM8731|i2c_fsm.st2~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111110100000111111111010000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WM8731|ALT_INV_i2c_fsm.st4~q\,
	datac => \WM8731|ALT_INV_i2c_fsm.st2~q\,
	datad => \WM8731|ALT_INV_get_ack~q\,
	dataf => \WM8731|ALT_INV_i2c_fsm.st6~q\,
	combout => \WM8731|Selector26~0_combout\);

-- Location: FF_X48_Y11_N28
\WM8731|i2c_sda~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \WM8731|Selector26~0_combout\,
	ena => \WM8731|i2c_sda~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \WM8731|i2c_sda~en_q\);

-- Location: PLLREFCLKSELECT_X0_Y21_N0
\u0|pll_0|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT\ : cyclonev_pll_refclk_select
-- pragma translate_off
GENERIC MAP (
	pll_auto_clk_sw_en => "false",
	pll_clk_loss_edge => "both_edges",
	pll_clk_loss_sw_en => "false",
	pll_clk_sw_dly => 0,
	pll_clkin_0_src => "clk_0",
	pll_clkin_1_src => "ref_clk1",
	pll_manu_clk_sw_en => "false",
	pll_sw_refclk_src => "clk_0")
-- pragma translate_on
PORT MAP (
	clkin => \u0|pll_0|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_CLKIN_bus\,
	clkout => \u0|pll_0|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT\,
	extswitchbuf => \u0|pll_0|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF\);

-- Location: FRACTIONALPLL_X0_Y15_N0
\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL\ : cyclonev_fractional_pll
-- pragma translate_off
GENERIC MAP (
	dsm_accumulator_reset_value => 0,
	forcelock => "false",
	mimic_fbclk_type => "none",
	nreset_invert => "true",
	output_clock_frequency => "300.0 mhz",
	pll_atb => 0,
	pll_bwctrl => 4000,
	pll_cmp_buf_dly => "0 ps",
	pll_cp_comp => "true",
	pll_cp_current => 10,
	pll_ctrl_override_setting => "false",
	pll_dsm_dither => "disable",
	pll_dsm_out_sel => "disable",
	pll_dsm_reset => "false",
	pll_ecn_bypass => "false",
	pll_ecn_test_en => "false",
	pll_enable => "true",
	pll_fbclk_mux_1 => "glb",
	pll_fbclk_mux_2 => "m_cnt",
	pll_fractional_carry_out => 32,
	pll_fractional_division => 1,
	pll_fractional_division_string => "'0'",
	pll_fractional_value_ready => "true",
	pll_lf_testen => "false",
	pll_lock_fltr_cfg => 25,
	pll_lock_fltr_test => "false",
	pll_m_cnt_bypass_en => "false",
	pll_m_cnt_coarse_dly => "0 ps",
	pll_m_cnt_fine_dly => "0 ps",
	pll_m_cnt_hi_div => 6,
	pll_m_cnt_in_src => "ph_mux_clk",
	pll_m_cnt_lo_div => 6,
	pll_m_cnt_odd_div_duty_en => "false",
	pll_m_cnt_ph_mux_prst => 0,
	pll_m_cnt_prst => 1,
	pll_n_cnt_bypass_en => "false",
	pll_n_cnt_coarse_dly => "0 ps",
	pll_n_cnt_fine_dly => "0 ps",
	pll_n_cnt_hi_div => 1,
	pll_n_cnt_lo_div => 1,
	pll_n_cnt_odd_div_duty_en => "false",
	pll_ref_buf_dly => "0 ps",
	pll_reg_boost => 0,
	pll_regulator_bypass => "false",
	pll_ripplecap_ctrl => 0,
	pll_slf_rst => "false",
	pll_tclk_mux_en => "false",
	pll_tclk_sel => "n_src",
	pll_test_enable => "false",
	pll_testdn_enable => "false",
	pll_testup_enable => "false",
	pll_unlock_fltr_cfg => 2,
	pll_vco_div => 2,
	pll_vco_ph0_en => "true",
	pll_vco_ph1_en => "true",
	pll_vco_ph2_en => "true",
	pll_vco_ph3_en => "true",
	pll_vco_ph4_en => "true",
	pll_vco_ph5_en => "true",
	pll_vco_ph6_en => "true",
	pll_vco_ph7_en => "true",
	pll_vctrl_test_voltage => 750,
	reference_clock_frequency => "50.0 mhz",
	vccd0g_atb => "disable",
	vccd0g_output => 0,
	vccd1g_atb => "disable",
	vccd1g_output => 0,
	vccm1g_tap => 2,
	vccr_pd => "false",
	vcodiv_override => "false",
  fractional_pll_index => 0)
-- pragma translate_on
PORT MAP (
	coreclkfb => \u0|pll_0|altera_pll_i|fboutclk_wire\(0),
	ecnc1test => \u0|pll_0|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF\,
	nresync => GND,
	refclkin => \u0|pll_0|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT\,
	shift => \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT\,
	shiftdonein => \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT\,
	shiften => \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM\,
	up => \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP\,
	cntnen => \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN\,
	fbclk => \u0|pll_0|altera_pll_i|fboutclk_wire\(0),
	tclk => \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK\,
	vcoph => \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\,
	mhi => \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\);

-- Location: PLLRECONFIG_X0_Y19_N0
\u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG\ : cyclonev_pll_reconfig
-- pragma translate_off
GENERIC MAP (
  fractional_pll_index => 0)
-- pragma translate_on
PORT MAP (
	cntnen => \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN\,
	mhi => \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_MHI_bus\,
	shift => \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT\,
	shiftenm => \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM\,
	up => \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP\,
	shiften => \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus\);

-- Location: PLLOUTPUTCOUNTER_X0_Y20_N1
\u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER\ : cyclonev_pll_output_counter
-- pragma translate_off
GENERIC MAP (
	c_cnt_coarse_dly => "0 ps",
	c_cnt_fine_dly => "0 ps",
	c_cnt_in_src => "ph_mux_clk",
	c_cnt_ph_mux_prst => 0,
	c_cnt_prst => 1,
	cnt_fpll_src => "fpll_0",
	dprio0_cnt_bypass_en => "false",
	dprio0_cnt_hi_div => 13,
	dprio0_cnt_lo_div => 12,
	dprio0_cnt_odd_div_even_duty_en => "true",
	duty_cycle => 50,
	output_clock_frequency => "12.0 mhz",
	phase_shift => "0 ps",
  fractional_pll_index => 0,
  output_counter_index => 6)
-- pragma translate_on
PORT MAP (
	nen0 => \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN\,
	shift0 => \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT\,
	shiften => \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6\,
	tclk0 => \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK\,
	up0 => \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP\,
	vco0ph => \u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER_VCO0PH_bus\,
	divclk => \u0|pll_0|altera_pll_i|outclk_wire\(0));

-- Location: CLKCTRL_G5
\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \u0|pll_0|altera_pll_i|outclk_wire\(0),
	outclk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\);

-- Location: MLABCELL_X39_Y29_N0
\sound|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \sound|Add0~33_sumout\ = SUM(( \sound|aud_prscl\(0) ) + ( VCC ) + ( !VCC ))
-- \sound|Add0~34\ = CARRY(( \sound|aud_prscl\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sound|ALT_INV_aud_prscl\(0),
	cin => GND,
	sumout => \sound|Add0~33_sumout\,
	cout => \sound|Add0~34\);

-- Location: FF_X39_Y29_N2
\sound|aud_prscl[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	d => \sound|Add0~33_sumout\,
	sclr => \sound|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sound|aud_prscl\(0));

-- Location: MLABCELL_X39_Y29_N3
\sound|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \sound|Add0~9_sumout\ = SUM(( \sound|aud_prscl\(1) ) + ( GND ) + ( \sound|Add0~34\ ))
-- \sound|Add0~10\ = CARRY(( \sound|aud_prscl\(1) ) + ( GND ) + ( \sound|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sound|ALT_INV_aud_prscl\(1),
	cin => \sound|Add0~34\,
	sumout => \sound|Add0~9_sumout\,
	cout => \sound|Add0~10\);

-- Location: FF_X39_Y29_N4
\sound|aud_prscl[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	d => \sound|Add0~9_sumout\,
	sclr => \sound|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sound|aud_prscl\(1));

-- Location: MLABCELL_X39_Y29_N6
\sound|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \sound|Add0~13_sumout\ = SUM(( \sound|aud_prscl\(2) ) + ( GND ) + ( \sound|Add0~10\ ))
-- \sound|Add0~14\ = CARRY(( \sound|aud_prscl\(2) ) + ( GND ) + ( \sound|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sound|ALT_INV_aud_prscl\(2),
	cin => \sound|Add0~10\,
	sumout => \sound|Add0~13_sumout\,
	cout => \sound|Add0~14\);

-- Location: FF_X39_Y29_N7
\sound|aud_prscl[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	d => \sound|Add0~13_sumout\,
	sclr => \sound|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sound|aud_prscl\(2));

-- Location: MLABCELL_X39_Y29_N9
\sound|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \sound|Add0~17_sumout\ = SUM(( \sound|aud_prscl\(3) ) + ( GND ) + ( \sound|Add0~14\ ))
-- \sound|Add0~18\ = CARRY(( \sound|aud_prscl\(3) ) + ( GND ) + ( \sound|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sound|ALT_INV_aud_prscl\(3),
	cin => \sound|Add0~14\,
	sumout => \sound|Add0~17_sumout\,
	cout => \sound|Add0~18\);

-- Location: FF_X39_Y29_N10
\sound|aud_prscl[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	d => \sound|Add0~17_sumout\,
	sclr => \sound|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sound|aud_prscl\(3));

-- Location: MLABCELL_X39_Y29_N12
\sound|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \sound|Add0~21_sumout\ = SUM(( \sound|aud_prscl\(4) ) + ( GND ) + ( \sound|Add0~18\ ))
-- \sound|Add0~22\ = CARRY(( \sound|aud_prscl\(4) ) + ( GND ) + ( \sound|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sound|ALT_INV_aud_prscl\(4),
	cin => \sound|Add0~18\,
	sumout => \sound|Add0~21_sumout\,
	cout => \sound|Add0~22\);

-- Location: FF_X39_Y29_N14
\sound|aud_prscl[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	d => \sound|Add0~21_sumout\,
	sclr => \sound|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sound|aud_prscl\(4));

-- Location: MLABCELL_X39_Y29_N15
\sound|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \sound|Add0~25_sumout\ = SUM(( \sound|aud_prscl\(5) ) + ( GND ) + ( \sound|Add0~22\ ))
-- \sound|Add0~26\ = CARRY(( \sound|aud_prscl\(5) ) + ( GND ) + ( \sound|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sound|ALT_INV_aud_prscl\(5),
	cin => \sound|Add0~22\,
	sumout => \sound|Add0~25_sumout\,
	cout => \sound|Add0~26\);

-- Location: FF_X39_Y29_N17
\sound|aud_prscl[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	d => \sound|Add0~25_sumout\,
	sclr => \sound|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sound|aud_prscl\(5));

-- Location: MLABCELL_X39_Y29_N18
\sound|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \sound|Add0~29_sumout\ = SUM(( \sound|aud_prscl\(6) ) + ( GND ) + ( \sound|Add0~26\ ))
-- \sound|Add0~30\ = CARRY(( \sound|aud_prscl\(6) ) + ( GND ) + ( \sound|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sound|ALT_INV_aud_prscl\(6),
	cin => \sound|Add0~26\,
	sumout => \sound|Add0~29_sumout\,
	cout => \sound|Add0~30\);

-- Location: FF_X39_Y29_N20
\sound|aud_prscl[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	d => \sound|Add0~29_sumout\,
	sclr => \sound|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sound|aud_prscl\(6));

-- Location: MLABCELL_X39_Y29_N21
\sound|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \sound|Add0~5_sumout\ = SUM(( \sound|aud_prscl\(7) ) + ( GND ) + ( \sound|Add0~30\ ))
-- \sound|Add0~6\ = CARRY(( \sound|aud_prscl\(7) ) + ( GND ) + ( \sound|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sound|ALT_INV_aud_prscl\(7),
	cin => \sound|Add0~30\,
	sumout => \sound|Add0~5_sumout\,
	cout => \sound|Add0~6\);

-- Location: FF_X39_Y29_N23
\sound|aud_prscl[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	d => \sound|Add0~5_sumout\,
	sclr => \sound|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sound|aud_prscl\(7));

-- Location: MLABCELL_X39_Y29_N24
\sound|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sound|Add0~1_sumout\ = SUM(( \sound|aud_prscl\(8) ) + ( GND ) + ( \sound|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sound|ALT_INV_aud_prscl\(8),
	cin => \sound|Add0~6\,
	sumout => \sound|Add0~1_sumout\);

-- Location: FF_X39_Y29_N26
\sound|aud_prscl[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	d => \sound|Add0~1_sumout\,
	sclr => \sound|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sound|aud_prscl\(8));

-- Location: MLABCELL_X39_Y29_N42
\sound|LessThan0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sound|LessThan0~0_combout\ = ( \sound|aud_prscl\(4) & ( (\sound|aud_prscl\(6) & (\sound|aud_prscl\(5) & \sound|aud_prscl\(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000010000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sound|ALT_INV_aud_prscl\(6),
	datab => \sound|ALT_INV_aud_prscl\(5),
	datac => \sound|ALT_INV_aud_prscl\(3),
	dataf => \sound|ALT_INV_aud_prscl\(4),
	combout => \sound|LessThan0~0_combout\);

-- Location: MLABCELL_X39_Y29_N30
\sound|LessThan0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sound|LessThan0~1_combout\ = ( \sound|LessThan0~0_combout\ & ( ((\sound|aud_prscl\(7) & ((\sound|aud_prscl\(2)) # (\sound|aud_prscl\(1))))) # (\sound|aud_prscl\(8)) ) ) # ( !\sound|LessThan0~0_combout\ & ( \sound|aud_prscl\(8) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010111010111110101011101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sound|ALT_INV_aud_prscl\(8),
	datab => \sound|ALT_INV_aud_prscl\(1),
	datac => \sound|ALT_INV_aud_prscl\(7),
	datad => \sound|ALT_INV_aud_prscl\(2),
	dataf => \sound|ALT_INV_LessThan0~0_combout\,
	combout => \sound|LessThan0~1_combout\);

-- Location: FF_X39_Y29_N28
\sound|clk_en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	asdata => \sound|LessThan0~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sound|clk_en~q\);

-- Location: LABCELL_X42_Y30_N30
\sound|aud_dalr~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sound|aud_dalr~feeder_combout\ = ( \sound|clk_en~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \sound|ALT_INV_clk_en~q\,
	combout => \sound|aud_dalr~feeder_combout\);

-- Location: FF_X42_Y30_N31
\sound|aud_dalr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	d => \sound|aud_dalr~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sound|aud_dalr~q\);

-- Location: FF_X39_Y29_N35
\sound|sample_flag\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	d => \sound|sample_flag~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sound|sample_flag~q\);

-- Location: FF_X36_Y29_N49
\sound|data_index[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	d => \sound|data_index[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sound|data_index[0]~DUPLICATE_q\);

-- Location: LABCELL_X36_Y29_N21
\sound|data_index[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sound|data_index[1]~1_combout\ = ( \sound|data_index~0_combout\ & ( !\sound|data_index[0]~DUPLICATE_q\ $ (\sound|data_index\(1)) ) ) # ( !\sound|data_index~0_combout\ & ( (\sound|data_index\(1)) # (\sound|clk_en~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111111111001100111111111111110000000011111111000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \sound|ALT_INV_clk_en~q\,
	datac => \sound|ALT_INV_data_index[0]~DUPLICATE_q\,
	datad => \sound|ALT_INV_data_index\(1),
	dataf => \sound|ALT_INV_data_index~0_combout\,
	combout => \sound|data_index[1]~1_combout\);

-- Location: FF_X36_Y29_N23
\sound|data_index[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	d => \sound|data_index[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sound|data_index\(1));

-- Location: FF_X36_Y29_N20
\sound|data_index[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	d => \sound|data_index[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sound|data_index\(2));

-- Location: LABCELL_X36_Y29_N18
\sound|data_index[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \sound|data_index[2]~2_combout\ = ( \sound|data_index\(0) & ( ((\sound|clk_en~q\ & !\sound|data_index~0_combout\)) # (\sound|data_index\(2)) ) ) # ( !\sound|data_index\(0) & ( (!\sound|data_index~0_combout\ & (((\sound|data_index\(2)) # 
-- (\sound|clk_en~q\)))) # (\sound|data_index~0_combout\ & (!\sound|data_index\(1) $ (((\sound|data_index\(2)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011101011110101001110101111010100110000111111110011000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sound|ALT_INV_data_index\(1),
	datab => \sound|ALT_INV_clk_en~q\,
	datac => \sound|ALT_INV_data_index~0_combout\,
	datad => \sound|ALT_INV_data_index\(2),
	dataf => \sound|ALT_INV_data_index\(0),
	combout => \sound|data_index[2]~2_combout\);

-- Location: FF_X36_Y29_N19
\sound|data_index[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	d => \sound|data_index[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sound|data_index[2]~DUPLICATE_q\);

-- Location: LABCELL_X36_Y29_N24
\sound|data_index[3]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \sound|data_index[3]~4_combout\ = ( \sound|data_index\(3) & ( \sound|data_index\(0) ) ) # ( !\sound|data_index\(3) & ( \sound|data_index\(0) & ( (\sound|clk_en~q\ & !\sound|data_index~0_combout\) ) ) ) # ( \sound|data_index\(3) & ( !\sound|data_index\(0) 
-- & ( ((!\sound|data_index~0_combout\) # (\sound|data_index[2]~DUPLICATE_q\)) # (\sound|data_index\(1)) ) ) ) # ( !\sound|data_index\(3) & ( !\sound|data_index\(0) & ( (!\sound|data_index~0_combout\ & (((\sound|clk_en~q\)))) # (\sound|data_index~0_combout\ 
-- & (!\sound|data_index\(1) & ((!\sound|data_index[2]~DUPLICATE_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011101000110000111101011111111100110000001100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sound|ALT_INV_data_index\(1),
	datab => \sound|ALT_INV_clk_en~q\,
	datac => \sound|ALT_INV_data_index~0_combout\,
	datad => \sound|ALT_INV_data_index[2]~DUPLICATE_q\,
	datae => \sound|ALT_INV_data_index\(3),
	dataf => \sound|ALT_INV_data_index\(0),
	combout => \sound|data_index[3]~4_combout\);

-- Location: FF_X36_Y29_N25
\sound|data_index[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	d => \sound|data_index[3]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sound|data_index\(3));

-- Location: FF_X36_Y29_N22
\sound|data_index[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	d => \sound|data_index[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sound|data_index[1]~DUPLICATE_q\);

-- Location: MLABCELL_X39_Y29_N54
\sound|data_index~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \sound|data_index~5_combout\ = ( !\sound|data_index\(3) & ( (!\sound|data_index[1]~DUPLICATE_q\ & (!\sound|data_index[0]~DUPLICATE_q\ & !\sound|data_index[2]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000110000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \sound|ALT_INV_data_index[1]~DUPLICATE_q\,
	datac => \sound|ALT_INV_data_index[0]~DUPLICATE_q\,
	datad => \sound|ALT_INV_data_index[2]~DUPLICATE_q\,
	dataf => \sound|ALT_INV_data_index\(3),
	combout => \sound|data_index~5_combout\);

-- Location: MLABCELL_X39_Y29_N57
\sound|data_index[4]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \sound|data_index[4]~6_combout\ = ( \sound|data_index~5_combout\ & ( (!\sound|data_index\(4) & ((\sound|clk_en~q\))) # (\sound|data_index\(4) & (!\sound|sample_flag~q\)) ) ) # ( !\sound|data_index~5_combout\ & ( ((!\sound|sample_flag~q\ & 
-- \sound|clk_en~q\)) # (\sound|data_index\(4)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101011111111000010101111111100001111101010100000111110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sound|ALT_INV_sample_flag~q\,
	datac => \sound|ALT_INV_clk_en~q\,
	datad => \sound|ALT_INV_data_index\(4),
	dataf => \sound|ALT_INV_data_index~5_combout\,
	combout => \sound|data_index[4]~6_combout\);

-- Location: FF_X39_Y29_N58
\sound|data_index[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	d => \sound|data_index[4]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sound|data_index\(4));

-- Location: MLABCELL_X39_Y29_N39
\sound|data_index~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sound|data_index~0_combout\ = ( \sound|data_index[2]~DUPLICATE_q\ & ( \sound|sample_flag~q\ ) ) # ( !\sound|data_index[2]~DUPLICATE_q\ & ( \sound|sample_flag~q\ & ( (((\sound|data_index\(4)) # (\sound|data_index[1]~DUPLICATE_q\)) # 
-- (\sound|data_index\(3))) # (\sound|data_index[0]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sound|ALT_INV_data_index[0]~DUPLICATE_q\,
	datab => \sound|ALT_INV_data_index\(3),
	datac => \sound|ALT_INV_data_index[1]~DUPLICATE_q\,
	datad => \sound|ALT_INV_data_index\(4),
	datae => \sound|ALT_INV_data_index[2]~DUPLICATE_q\,
	dataf => \sound|ALT_INV_sample_flag~q\,
	combout => \sound|data_index~0_combout\);

-- Location: MLABCELL_X39_Y29_N33
\sound|sample_flag~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sound|sample_flag~0_combout\ = ( \sound|data_index~0_combout\ ) # ( !\sound|data_index~0_combout\ & ( (\sound|clk_en~q\ & !\sound|sample_flag~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sound|ALT_INV_clk_en~q\,
	datad => \sound|ALT_INV_sample_flag~q\,
	dataf => \sound|ALT_INV_data_index~0_combout\,
	combout => \sound|sample_flag~0_combout\);

-- Location: FF_X39_Y29_N34
\sound|sample_flag~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	d => \sound|sample_flag~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sound|sample_flag~DUPLICATE_q\);

-- Location: LABCELL_X36_Y29_N48
\sound|data_index[0]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \sound|data_index[0]~3_combout\ = ( \sound|data_index\(0) & ( \sound|clk_en~q\ & ( !\sound|sample_flag~DUPLICATE_q\ ) ) ) # ( !\sound|data_index\(0) & ( \sound|clk_en~q\ ) ) # ( \sound|data_index\(0) & ( !\sound|clk_en~q\ & ( 
-- (!\sound|sample_flag~DUPLICATE_q\) # (!\sound|data_index~0_combout\) ) ) ) # ( !\sound|data_index\(0) & ( !\sound|clk_en~q\ & ( \sound|data_index~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111111111001111110011111111111111111100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \sound|ALT_INV_sample_flag~DUPLICATE_q\,
	datac => \sound|ALT_INV_data_index~0_combout\,
	datae => \sound|ALT_INV_data_index\(0),
	dataf => \sound|ALT_INV_clk_en~q\,
	combout => \sound|data_index[0]~3_combout\);

-- Location: FF_X36_Y29_N50
\sound|data_index[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	d => \sound|data_index[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sound|data_index\(0));

-- Location: LABCELL_X33_Y32_N30
\~GND\ : cyclonev_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: LABCELL_X40_Y30_N0
\Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~5_sumout\ = SUM(( read_addr(0) ) + ( VCC ) + ( !VCC ))
-- \Add1~6\ = CARRY(( read_addr(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_read_addr(0),
	cin => GND,
	sumout => \Add1~5_sumout\,
	cout => \Add1~6\);

-- Location: IOIBUF_X89_Y20_N95
\sw[8]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sw(8),
	o => \sw[8]~input_o\);

-- Location: LABCELL_X40_Y30_N3
\Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~9_sumout\ = SUM(( read_addr(1) ) + ( GND ) + ( \Add1~6\ ))
-- \Add1~10\ = CARRY(( read_addr(1) ) + ( GND ) + ( \Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_read_addr(1),
	cin => \Add1~6\,
	sumout => \Add1~9_sumout\,
	cout => \Add1~10\);

-- Location: LABCELL_X42_Y30_N12
\bitprsc~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \bitprsc~0_combout\ = ( bitprsc(1) & ( (bitprsc(0) & (!\sw[8]~input_o\ & !bitprsc(2))) ) ) # ( !bitprsc(1) & ( (!bitprsc(0) & (!\sw[8]~input_o\ & bitprsc(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011000000000000001100000000110000000000000011000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_bitprsc(0),
	datac => \ALT_INV_sw[8]~input_o\,
	datad => ALT_INV_bitprsc(2),
	dataf => ALT_INV_bitprsc(1),
	combout => \bitprsc~0_combout\);

-- Location: LABCELL_X42_Y30_N57
\bitprsc[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \bitprsc[1]~1_combout\ = ( \sw[8]~input_o\ ) # ( !\sw[8]~input_o\ & ( \sound|aud_dalr~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101111111111111111101010101010101011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sound|ALT_INV_aud_dalr~q\,
	datae => \ALT_INV_sw[8]~input_o\,
	combout => \bitprsc[1]~1_combout\);

-- Location: FF_X42_Y30_N14
\bitprsc[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \bitprsc~0_combout\,
	ena => \bitprsc[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => bitprsc(2));

-- Location: LABCELL_X42_Y30_N18
\bitprsc~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \bitprsc~3_combout\ = ( !bitprsc(2) & ( (!\sw[8]~input_o\ & (!bitprsc(0) $ (!bitprsc(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001010001000001000101000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sw[8]~input_o\,
	datab => ALT_INV_bitprsc(0),
	datad => ALT_INV_bitprsc(1),
	dataf => ALT_INV_bitprsc(2),
	combout => \bitprsc~3_combout\);

-- Location: FF_X42_Y30_N20
\bitprsc[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \bitprsc~3_combout\,
	ena => \bitprsc[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => bitprsc(1));

-- Location: LABCELL_X42_Y30_N15
\bitprsc~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \bitprsc~2_combout\ = ( bitprsc(2) & ( (!\sw[8]~input_o\ & (!bitprsc(1) & !bitprsc(0))) ) ) # ( !bitprsc(2) & ( (!\sw[8]~input_o\ & !bitprsc(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000000000101010100000000010100000000000001010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sw[8]~input_o\,
	datac => ALT_INV_bitprsc(1),
	datad => ALT_INV_bitprsc(0),
	dataf => ALT_INV_bitprsc(2),
	combout => \bitprsc~2_combout\);

-- Location: FF_X42_Y30_N17
\bitprsc[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \bitprsc~2_combout\,
	ena => \bitprsc[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => bitprsc(0));

-- Location: LABCELL_X42_Y30_N21
\read_addr[14]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \read_addr[14]~1_combout\ = ( bitprsc(1) & ( ((bitprsc(2) & \sound|aud_dalr~q\)) # (\sw[8]~input_o\) ) ) # ( !bitprsc(1) & ( ((bitprsc(0) & (bitprsc(2) & \sound|aud_dalr~q\))) # (\sw[8]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010111010101010101011101010101010111110101010101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sw[8]~input_o\,
	datab => ALT_INV_bitprsc(0),
	datac => ALT_INV_bitprsc(2),
	datad => \sound|ALT_INV_aud_dalr~q\,
	dataf => ALT_INV_bitprsc(1),
	combout => \read_addr[14]~1_combout\);

-- Location: FF_X40_Y30_N5
\read_addr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Add1~9_sumout\,
	sclr => \read_addr[14]~0_combout\,
	ena => \read_addr[14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => read_addr(1));

-- Location: LABCELL_X40_Y30_N6
\Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~13_sumout\ = SUM(( read_addr(2) ) + ( GND ) + ( \Add1~10\ ))
-- \Add1~14\ = CARRY(( read_addr(2) ) + ( GND ) + ( \Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_read_addr(2),
	cin => \Add1~10\,
	sumout => \Add1~13_sumout\,
	cout => \Add1~14\);

-- Location: FF_X40_Y30_N8
\read_addr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Add1~13_sumout\,
	sclr => \read_addr[14]~0_combout\,
	ena => \read_addr[14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => read_addr(2));

-- Location: LABCELL_X40_Y30_N9
\Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~17_sumout\ = SUM(( read_addr(3) ) + ( GND ) + ( \Add1~14\ ))
-- \Add1~18\ = CARRY(( read_addr(3) ) + ( GND ) + ( \Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_read_addr(3),
	cin => \Add1~14\,
	sumout => \Add1~17_sumout\,
	cout => \Add1~18\);

-- Location: FF_X40_Y30_N11
\read_addr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Add1~17_sumout\,
	sclr => \read_addr[14]~0_combout\,
	ena => \read_addr[14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => read_addr(3));

-- Location: LABCELL_X40_Y30_N12
\Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~21_sumout\ = SUM(( read_addr(4) ) + ( GND ) + ( \Add1~18\ ))
-- \Add1~22\ = CARRY(( read_addr(4) ) + ( GND ) + ( \Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_read_addr(4),
	cin => \Add1~18\,
	sumout => \Add1~21_sumout\,
	cout => \Add1~22\);

-- Location: FF_X40_Y30_N14
\read_addr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Add1~21_sumout\,
	sclr => \read_addr[14]~0_combout\,
	ena => \read_addr[14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => read_addr(4));

-- Location: LABCELL_X40_Y30_N15
\Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~25_sumout\ = SUM(( read_addr(5) ) + ( GND ) + ( \Add1~22\ ))
-- \Add1~26\ = CARRY(( read_addr(5) ) + ( GND ) + ( \Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_read_addr(5),
	cin => \Add1~22\,
	sumout => \Add1~25_sumout\,
	cout => \Add1~26\);

-- Location: FF_X40_Y30_N17
\read_addr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Add1~25_sumout\,
	sclr => \read_addr[14]~0_combout\,
	ena => \read_addr[14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => read_addr(5));

-- Location: LABCELL_X40_Y30_N18
\Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~29_sumout\ = SUM(( read_addr(6) ) + ( GND ) + ( \Add1~26\ ))
-- \Add1~30\ = CARRY(( read_addr(6) ) + ( GND ) + ( \Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_read_addr(6),
	cin => \Add1~26\,
	sumout => \Add1~29_sumout\,
	cout => \Add1~30\);

-- Location: FF_X40_Y30_N20
\read_addr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Add1~29_sumout\,
	sclr => \read_addr[14]~0_combout\,
	ena => \read_addr[14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => read_addr(6));

-- Location: LABCELL_X40_Y30_N21
\Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~33_sumout\ = SUM(( read_addr(7) ) + ( GND ) + ( \Add1~30\ ))
-- \Add1~34\ = CARRY(( read_addr(7) ) + ( GND ) + ( \Add1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_read_addr(7),
	cin => \Add1~30\,
	sumout => \Add1~33_sumout\,
	cout => \Add1~34\);

-- Location: FF_X40_Y30_N23
\read_addr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Add1~33_sumout\,
	sclr => \read_addr[14]~0_combout\,
	ena => \read_addr[14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => read_addr(7));

-- Location: LABCELL_X40_Y30_N24
\Add1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~37_sumout\ = SUM(( read_addr(8) ) + ( GND ) + ( \Add1~34\ ))
-- \Add1~38\ = CARRY(( read_addr(8) ) + ( GND ) + ( \Add1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_read_addr(8),
	cin => \Add1~34\,
	sumout => \Add1~37_sumout\,
	cout => \Add1~38\);

-- Location: FF_X40_Y30_N26
\read_addr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Add1~37_sumout\,
	sclr => \read_addr[14]~0_combout\,
	ena => \read_addr[14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => read_addr(8));

-- Location: LABCELL_X40_Y30_N27
\Add1~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~41_sumout\ = SUM(( read_addr(9) ) + ( GND ) + ( \Add1~38\ ))
-- \Add1~42\ = CARRY(( read_addr(9) ) + ( GND ) + ( \Add1~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_read_addr(9),
	cin => \Add1~38\,
	sumout => \Add1~41_sumout\,
	cout => \Add1~42\);

-- Location: FF_X40_Y30_N29
\read_addr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Add1~41_sumout\,
	sclr => \read_addr[14]~0_combout\,
	ena => \read_addr[14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => read_addr(9));

-- Location: LABCELL_X40_Y30_N30
\Add1~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~45_sumout\ = SUM(( read_addr(10) ) + ( GND ) + ( \Add1~42\ ))
-- \Add1~46\ = CARRY(( read_addr(10) ) + ( GND ) + ( \Add1~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_read_addr(10),
	cin => \Add1~42\,
	sumout => \Add1~45_sumout\,
	cout => \Add1~46\);

-- Location: FF_X40_Y30_N32
\read_addr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Add1~45_sumout\,
	sclr => \read_addr[14]~0_combout\,
	ena => \read_addr[14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => read_addr(10));

-- Location: LABCELL_X40_Y30_N33
\Add1~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~49_sumout\ = SUM(( read_addr(11) ) + ( GND ) + ( \Add1~46\ ))
-- \Add1~50\ = CARRY(( read_addr(11) ) + ( GND ) + ( \Add1~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_read_addr(11),
	cin => \Add1~46\,
	sumout => \Add1~49_sumout\,
	cout => \Add1~50\);

-- Location: FF_X40_Y30_N35
\read_addr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Add1~49_sumout\,
	sclr => \read_addr[14]~0_combout\,
	ena => \read_addr[14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => read_addr(11));

-- Location: LABCELL_X40_Y30_N36
\Add1~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~53_sumout\ = SUM(( read_addr(12) ) + ( GND ) + ( \Add1~50\ ))
-- \Add1~54\ = CARRY(( read_addr(12) ) + ( GND ) + ( \Add1~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_read_addr(12),
	cin => \Add1~50\,
	sumout => \Add1~53_sumout\,
	cout => \Add1~54\);

-- Location: FF_X40_Y30_N38
\read_addr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Add1~53_sumout\,
	sclr => \read_addr[14]~0_combout\,
	ena => \read_addr[14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => read_addr(12));

-- Location: LABCELL_X40_Y30_N39
\Add1~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~57_sumout\ = SUM(( read_addr(13) ) + ( GND ) + ( \Add1~54\ ))
-- \Add1~58\ = CARRY(( read_addr(13) ) + ( GND ) + ( \Add1~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_read_addr(13),
	cin => \Add1~54\,
	sumout => \Add1~57_sumout\,
	cout => \Add1~58\);

-- Location: FF_X40_Y30_N41
\read_addr[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Add1~57_sumout\,
	sclr => \read_addr[14]~0_combout\,
	ena => \read_addr[14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => read_addr(13));

-- Location: LABCELL_X40_Y30_N42
\Add1~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~61_sumout\ = SUM(( read_addr(14) ) + ( GND ) + ( \Add1~58\ ))
-- \Add1~62\ = CARRY(( read_addr(14) ) + ( GND ) + ( \Add1~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_read_addr(14),
	cin => \Add1~58\,
	sumout => \Add1~61_sumout\,
	cout => \Add1~62\);

-- Location: FF_X40_Y30_N44
\read_addr[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Add1~61_sumout\,
	sclr => \read_addr[14]~0_combout\,
	ena => \read_addr[14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => read_addr(14));

-- Location: LABCELL_X40_Y30_N45
\Add1~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~65_sumout\ = SUM(( read_addr(15) ) + ( GND ) + ( \Add1~62\ ))
-- \Add1~66\ = CARRY(( read_addr(15) ) + ( GND ) + ( \Add1~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_read_addr(15),
	cin => \Add1~62\,
	sumout => \Add1~65_sumout\,
	cout => \Add1~66\);

-- Location: FF_X40_Y30_N47
\read_addr[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Add1~65_sumout\,
	sclr => \read_addr[14]~0_combout\,
	ena => \read_addr[14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => read_addr(15));

-- Location: LABCELL_X40_Y30_N48
\Add1~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~69_sumout\ = SUM(( read_addr(16) ) + ( GND ) + ( \Add1~66\ ))
-- \Add1~70\ = CARRY(( read_addr(16) ) + ( GND ) + ( \Add1~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_read_addr(16),
	cin => \Add1~66\,
	sumout => \Add1~69_sumout\,
	cout => \Add1~70\);

-- Location: FF_X40_Y30_N50
\read_addr[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Add1~69_sumout\,
	sclr => \read_addr[14]~0_combout\,
	ena => \read_addr[14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => read_addr(16));

-- Location: LABCELL_X40_Y30_N51
\Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~1_sumout\ = SUM(( read_addr(17) ) + ( GND ) + ( \Add1~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_read_addr(17),
	cin => \Add1~70\,
	sumout => \Add1~1_sumout\);

-- Location: FF_X40_Y30_N53
\read_addr[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Add1~1_sumout\,
	sclr => \read_addr[14]~0_combout\,
	ena => \read_addr[14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => read_addr(17));

-- Location: LABCELL_X40_Y30_N54
\LessThan1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan1~2_combout\ = ( read_addr(15) & ( read_addr(17) & ( (read_addr(16) & ((read_addr(13)) # (read_addr(14)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_read_addr(14),
	datac => ALT_INV_read_addr(16),
	datad => ALT_INV_read_addr(13),
	datae => ALT_INV_read_addr(15),
	dataf => ALT_INV_read_addr(17),
	combout => \LessThan1~2_combout\);

-- Location: LABCELL_X42_Y30_N3
\LessThan1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan1~3_combout\ = ( !read_addr(14) & ( (!read_addr(12) & ((!read_addr(11)) # ((!read_addr(10) & !read_addr(9))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010100010100000101010001010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_read_addr(12),
	datab => ALT_INV_read_addr(10),
	datac => ALT_INV_read_addr(11),
	datad => ALT_INV_read_addr(9),
	dataf => ALT_INV_read_addr(14),
	combout => \LessThan1~3_combout\);

-- Location: LABCELL_X42_Y30_N0
\LessThan1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan1~1_combout\ = ( !read_addr(14) & ( (!read_addr(12) & (!read_addr(10) & (!read_addr(8) & !read_addr(7)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_read_addr(12),
	datab => ALT_INV_read_addr(10),
	datac => ALT_INV_read_addr(8),
	datad => ALT_INV_read_addr(7),
	dataf => ALT_INV_read_addr(14),
	combout => \LessThan1~1_combout\);

-- Location: LABCELL_X42_Y30_N24
\LessThan1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan1~0_combout\ = ( read_addr(5) & ( read_addr(3) & ( (read_addr(2) & (read_addr(6) & read_addr(4))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_read_addr(2),
	datab => ALT_INV_read_addr(6),
	datac => ALT_INV_read_addr(4),
	datae => ALT_INV_read_addr(5),
	dataf => ALT_INV_read_addr(3),
	combout => \LessThan1~0_combout\);

-- Location: LABCELL_X42_Y30_N36
\read_addr[14]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \read_addr[14]~0_combout\ = ( \LessThan1~1_combout\ & ( \LessThan1~0_combout\ & ( ((\LessThan1~2_combout\ & (!\LessThan1~3_combout\ & read_addr(1)))) # (\sw[8]~input_o\) ) ) ) # ( !\LessThan1~1_combout\ & ( \LessThan1~0_combout\ & ( 
-- ((\LessThan1~2_combout\ & !\LessThan1~3_combout\)) # (\sw[8]~input_o\) ) ) ) # ( \LessThan1~1_combout\ & ( !\LessThan1~0_combout\ & ( \sw[8]~input_o\ ) ) ) # ( !\LessThan1~1_combout\ & ( !\LessThan1~0_combout\ & ( ((\LessThan1~2_combout\ & 
-- !\LessThan1~3_combout\)) # (\sw[8]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111010101110101010101010101010101110101011101010101010101110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sw[8]~input_o\,
	datab => \ALT_INV_LessThan1~2_combout\,
	datac => \ALT_INV_LessThan1~3_combout\,
	datad => ALT_INV_read_addr(1),
	datae => \ALT_INV_LessThan1~1_combout\,
	dataf => \ALT_INV_LessThan1~0_combout\,
	combout => \read_addr[14]~0_combout\);

-- Location: FF_X40_Y30_N2
\read_addr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Add1~5_sumout\,
	sclr => \read_addr[14]~0_combout\,
	ena => \read_addr[14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => read_addr(0));

-- Location: M10K_X26_Y33_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000FFFFFFE00000007FFFFFFFE000001FFFFFFC0000000FFFFFFFFF0F8001FFFFFF80000001FFFFFFFFE000000FFC7FF80000003FFFFFFFF8000001FFFFFFC0000001FFFFFFFF8000003FFFFFF00000001FFFFFFFFFFF8007FFC3FC00000003FFFFFFFFFFE0007FE03FF80000007FFCFFFFFFFFF01FFFBFFE00000007FE01FFFFFFFE03FFF07FC00000007F801FFFFFFF803FFE07F00000000FF807FFFFFFE007FF81FF80000000FC007FFFFFFE007FE01FFFE000001FF807FFFFFFE01FFF03FF8C000001FF007FFFFFFE03FFE01F800000003FE01FFFFFFF8007F003FFFE000001FE00FFFFFFF001FFC3FFFFE000000F000FFFFFFF803FF83FFFFE0000000",
	mem_init2 => "001FFFFFFF803FF00FFFFC000001FC03FFFFFFE0007801FFFFFC000000000FFFFFFE003FE07FFFFF8000000001FFFFFFE003FC03FFFFF800000C001FFFFFFE003F801FFFFF800003C001FFFFFFC001E003FFFFF8000078003FFFFFFC003E007FFFFF8000000003FFFFFFC003801FFFFFF8000000007FFFFFF800F8003FFFFF8000000007FFFFFF00000003FFFFF800000000FFFFFFE0007001FFFFFF800000000FFFFFFE0000001FFFFFE000000001FFFFFFE0000001FFFFFE000000003FFFFFF80000003FFFFFF000000003FFFFFF80000003FFFFFE000000007FFFFFF80000003FFFFFE000000007FFFFFF00000003FFFFFE000000007FFFFFE0000000FFFF",
	mem_init1 => "FFC00000000FFFFFFE0000001FFFFFF800000000FFFFFFE0000000FFFFFFC0000C001FFFFFFC0000001FFFFFFC00000001FFFFFFC0001807FFFFFF800000001FFFFFFC0000000FFFFFF800000001FFFFFF80000001FFFFFF000000000FFFFFF0003F907FFFFFF000000001FFFFFFC007F000FFFFFE000000003FFFFFF80000001FFFFFF000000007FFFFFF00000003FFFFFF000000007FFFFFE00000007FFFFFE00000000FFFFFFC00000007FFFFFE00000000FFFFFFC0000000FFFFFFC00000001FFFFFFC0000000FFFFFFC00000003FFFFFF80000001FFFFFF800000001FFFFFFC0000003FFFFFF000000003FFFFFF00000001FFFFFF800000001FFFFFF000",
	mem_init0 => "00007FFFFFE000000007FFFFFF00000007FFFFFE000000001FFFFFF8000000FFFFFFC00003001FFFFFFE0000000FFFFFFC000000003FFFFFC0003FFFFFFFFF00001F0003FFFFFC0000007FFFFFF0000FFE00FE3FFFC0000FFFFFFFFC0000FF8003FFFFFF0001FE07FFFFC0001FC001FFE7FFE0001FFFFFFFF00000FFFC007FFFFE00000001FFF007FFFFF800000007FE001FFFFFC00000007FC000FFFFFF00000077FC0007FFFFF00000011FFE003FFFFF80000000FFF001FFFFFF00000003FF800FFFFFFC0000001FFE007FFFFFC0000000FFE001FFFFFF00000003FE000FFFFFF80000001FF0007FFFFF80000001FF8003FFFFFE0000000FFC000FFFFFF800",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus\);

-- Location: M10K_X5_Y35_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFC00FFC001FFF800001FFFF80007FFE001FFF000FFFE0003FFC0001FE3FF000FFFC0007FFC003FFF8003FFE0003FFFF80001FFF0007FFC000FFFC001FFF0003FF8180000FFFC007FFF0007FFE0007FFC000FFFF0007CFFFC000FFF8001FFF8007FFE000FFFE0001FFFFE0007FFC000FFFC003FFF0003FFE0000F07FF0007FFE000FFFE000FFF8001FFF8003FFFFE0007FFE0007FFE0007FFC001FFF8003FFFF00003FFF0001FFF0007FFE000FFF8003FFF0001FFFFF8000FFF8003FFE000FFF8001FFF0001F8127FE007FFF000FFF8003FFE001FFF0003FFE03F8003FFF8003FFC001FFF0007FFC000FFE01F8001BFF8001FFF000FFF8003FFE0007FF0079F",
	mem_init2 => "018FFE001FFF0007FFC001FFF8001FF8000FFCEFFC000FFFC001FFF8007FF8001FFE0003FE00FFC001FFE000FFFC007FFE0007FF8001FF003FFE00FFF000FFFC001FFF0003FFF0003FFC001F9FFFF0007FFF000FFFC001FFE0003FFFF000FFFF80003FFF8007FFE000FFFC000FFFF800FFFFE0003FFF0007FFF000FFFC0003FFFE003FFE0001FFFE001FFFF0003FFFC003FF00001FFFF0003FFE000FFFF0003FFE0003FFFC001FFFC000FFFF0007FFE0007FFFC001FFFC001FFFF0007FFE0007FFF8003FFF8001FFFF000FFF8000FFFF0003FFF8001FFFE000FFF8001FFFE0003FFF0003FFFC001FFF0001FFFC0007FFE0007FFF8003FFF0001FFFC0007FFE00",
	mem_init1 => "07FFF0007FFE0003FFFC000FFFC0007FFF0007FFE0003FFF8000FFF8000FFFFC007FFC0003FFF8000FFF80007FFF8007FFC0003FFFC001FFF80007FFFC003FFE0007FFF8000FFFE0003FFF8003FFF0003FFFC001FFFC000FFFE000FFF80007FFF8001FFFC000FFFE001FFF0000FFFF8003FFE0003FFFC007FFC0003FFFE0003FFC007F9FFC01FFFC0007FFFC0003FFE00000FFFFFFFC00003FFFF0003FFC00001FFFFFFFC00003FFFF8007FFE01E03FFFFFFF00000FFFFF801FFF800001FFFFFFF00001FFFFF0001FE000007FFFFFFF80003FFFFE0007FE00000FFFFFFFF80000FFFFE000FFC00000FFFFFFFF00001FFFFE0003F800003FFFFFFFF00003FFFF8",
	mem_init0 => "0001F800000FFFFFFFE00003FFFF80007E000001FFFFFFFC00007FFFF8000FFC00001FFFFFFFC00007FFFF8001FE0000007FFFFFFC0000FFFFF0001FC000000FFFFFFFE00003FFFF0003F0000001FFFFFFFC00007FDFE001FFF800003FFFFFFF000003FFFFC0FFF0000003FFFFFFF80003FFFFE001F00000007FFFFFFFC0000007FFC0300000001FFFFFFFF00000FFFFF00FFFF000003FFFFFFE00001FFFFF001C0C000003FFFFFFF00003FFFE000FC3E00000FFFFFFFC000003FFF81FF80000001FFFFFFFFC000003FFFFFF00000007FFFFFFFF8000007FFFFFF00000007FFFFFFFFC000003FFFFFE00000007FFFFFFFF0000007FFFFFF00000007FFFFFFFF0",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y32_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "7E000007E3FF800FFFC0001FFFF807F80007FC1FF001FFF000007FFF807FF0001FFFF000FFFC000003FFF807F8FC00FFFFC007FFE000FFFBFF80FF00001F83FF001FFF00000FFFF81FE00007FC3FC001FFF00000FFFF01FFE0003FE7F000FFFF000000FFF803FF8003FFFF000FFFE000FF1EFF8731FFA03F9FF000FFFE0007FFF800FFF0000FE07FF0FFFFE0003FFFC003FFF000FFF1E03FF8000003DFFF803FFFC007FFF801FFF0000FFC7FF87E0FFE00007FF80FFFF0003FFFFE07F81E000E03FFC9FFFF80003FFFC00FFFFC01F00FE1FFE1C00003FFFC01FFFE000FFFF807FFF8000403FFE023FFE00103FF80FFFF8001FFF800FFFFC001F83FFFFFBFF800",
	mem_init2 => "3FFF801FFFF0001FF8003FFF80003FFF01FFFFFF0001FFE003FFFC0003FF000FFFFC00001F80003FFFF8000FFF001FFFE0007FF0007FFFFF0000FFF803FFFF0000FFC000FFFFE000007C003FFFF8000FFF000FFFFC0003FFC01FFFFC0000FF0000FFFFC0003FF000FFFF80000FFC003FFFFC0003FFC01FFFF00001F80003FFFFC0000FF001FFFF80001FE000FFFF9E00000FF01FFFFE0001FE0007FFFF800001E00FFFFF00001FF8007FFFF00003F800FFFFE00001FF8007FFFF00003FF007FFFE00007FE001FFFFF80000FF00FFFFE0000FFC001FFFFC00001F803FFFFF00007FF001FFFF8000070007FFFE00000180007FFFFC0001FE007FFFC00000E0003F",
	mem_init1 => "FFFFE00000FC0FFFFF80001E0001FFFC0000000387FFFFFCC0007FC007FFFF000000003FFF800FE0000FF7FFFFF800007E01FFFF0006000007FFFE1FC00007F81FFFFC000078000FFFE00000000F0FFFFFFE0000FFE01FFFF000000000FFFF003F80001FF3FFFFE00007F803FFFC007802007FFFF87FC0000FE07FFFE00000FC007FFF800000007FFFFE1F00400FFE003FFC00007007FFFFF0003E0003FFFFFFFF00003FE00FFFC000F80001FFFF80000001FF01FFFF800003FC01FFF8003FF0001FFFFFF100003FF807FFE0007FFF001FFFC0000000FFFFFFBF00003FFC003FFF0000F000FFFFE0001FC01FF001FFF80001FFF00FFFC001FFC0003FFFFE0000",
	mem_init0 => "01FFF01FFF0003FFF8007FFF001C0007FFE000C0000FFFF001FFF800078007FFFF00007FF0FFC003FFE0001FFFC03FFE0007FF8FFF80706000000FFFC07FE0001FFFF001FFF8003FE007FF03FFE001FFFF8003FFE0007F800FFFFE0001FF81FF8007FFC003FF00003FF8003FFF0000F1FFF8000003FF80FFF000FFFC0003FFF801FF800FFF001F0007FFFC0007FFE007FF000FFFE0000FFF83C0001FFE000FFE0001FFE000FFFC00007FFFC000000FFC03FFC003FFF0000FFFE007FE007FF001FC001FFFE000FFFE001FFC007FFF00007FFCFF0001FFF000FFE00007FFC003FFC0000000FF000003FFF03FFC001FFF00007FFFC00FF0007F803FE0007FFF0000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44_PORTADATAOUT_bus\);

-- Location: M10K_X5_Y46_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "0FFE000000FFF80FFE001FFFF000CFFF00470007FFF1000003FFFF80007E780006007FFFF00001FFF1FFC003FFE000230EFFFFE0000F9F0000F00FFFE00023FFF9F800003FFF8003FFFC0060003FFFF8000007FFFE0007FF80003BC33FFFE0001FFF1F90001FFE00003FFF81FF80007FFF8000FBFF8FC000FFFE03FF0003FFFC0007FFE007F000FFFFC000001FFFF8000FFF0047FC00FFFFC0007FF8FFE0007FFE0000FF3E03FF8001FFFE000000FFFF8000FFF80FFE001FFFF00007FF807FC001FFE00000007FFFE0007FFE00060007FFFE0003FFE4FF8003FFF00001E7FE7FFE0007FF0000000FFFF00003FFC07FE0003FFF80007FFF07F80007FF0430F003",
	mem_init2 => "FFFF8003FFE00070013FFFC0007FFF03FC001FFFC0001BF3F87FE0007FF03330001FFFE0003FFF033FC000FFFF8003F3F83FF0001FF87FFF0007FFF8000FFF818F8009FF9C0001FDF01FF8001FFC00000003F7FF0007FFE0C18000FFFF00007FFE07FF0003FF8000CE03FFFFC000DFE000FFF001FFE000C7FFCFFF00007FF000FFC0007FF0003FFFE000E0067FFF3E70E0007FF8003FFF000078F61FFFFE00F03E3BF007FFFE00003E223FFFC000FFE6003FFFBFF00001FFF71FFE0000FF00007FFF901E0007FFF387FC00003FFF81FFFF80000087FFE1C03F8001FFF0007FF80001FFFFFFFFC0030001FFD003FFF0060FFFF007F80003BDF383F9FFFF00007F",
	mem_init1 => "FFF07FF80001FFF800FFFF00000FFFFE0FF1F8001FFF0007FFF80001FFFDE3FF00000FFFFC00FFFF00003FFFF81FCCC0000FFF8207FFE00006FFFFEFFC000801C7FC00FFFE00007FFFF07F80000038FE3E3FF0FFE0C07C7E00FF00003FFFE087FFF80C0003FFF00FC380007FFF001FFF8000037FFF87F001C0003FFE007FFC0000FFFFE07F000C0300FFF007FFE40007FFFC07F800007FFF800FFFF8F00007FFC03C3C0007FFFE007FFE0000007FFFFF800001E07FF001FFF000073FFFFFF00007FF03FFFE007F1C0007FFF03F00007FF0700FFF8001F8001FFF80000200FE1FE00FFFE00FC001FFFFE000FFFC01FF8007FF800000FFFFFF0001FFF01FFC4003",
	mem_init0 => "FEF8001FFF81E00007FFC1801F00003FF000FFFE0000007FFFFF006F9780FFC003FFFE0007FFFC0FFC0001FE03000FFFFFFC001FFF803FFFC007FFE000FFF80FC0007FFC03003F800FFFE003FFF00000FFFFC3FC00F80007FF800FFFE0000FFFE01FF00007F81FF01FFFFDE0007FFF00FF80000FFFE003FFF00C0003FFF807003E000DFFC00FFFE00001FFFF0FF80000000FFE001FFE00003FFF80FFE00007F0FFC03FFFC00001FFFC03FF80001FFFF007FF80000007FFE01C000003FFFF003FFE00003FFFFC1FC00000787FF000FFF00007FFFE01FF00003F87FE003FFE02000FFFE00FFC0007FFFE001FFF8000003FFF01FF04007FFFE001FFF8001FFFFFE0",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60_PORTADATAOUT_bus\);

-- Location: LABCELL_X37_Y30_N33
\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~feeder_combout\ = ( read_addr(13) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_read_addr(13),
	combout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~feeder_combout\);

-- Location: FF_X37_Y30_N34
\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0));

-- Location: LABCELL_X37_Y34_N30
\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~feeder_combout\ = ( read_addr(14) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_read_addr(14),
	combout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~feeder_combout\);

-- Location: FF_X37_Y34_N31
\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\);

-- Location: LABCELL_X33_Y31_N6
\aud_mono~108\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~108_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60~portadataout\ ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44~portadataout\ ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28~portadataout\ ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a12~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a28~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a44~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a60~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	combout => \aud_mono~108_combout\);

-- Location: FF_X42_Y29_N31
\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => read_addr(15),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2));

-- Location: FF_X42_Y29_N40
\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => read_addr(16),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3));

-- Location: M10K_X58_Y8_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "DD005E70C03E42E078773FEFCFCE1CE0C58759839E7FF0E061DA3A738004C38F9780DE430D03DB6F919FBF027D81C5F9AF6BB045F781D59600B017B8C2E01DF2748C1FEF802906F00FCE0823CFFF801DE0403BE673F80181E30FFE0FE100273FF381FE020001FE0C09FC00403FF9C003FC803FCE381187C783063F8802FC0E183F8C3E0F9C7B3F9187F833831C97B8FE240F01FEF78FF982086FFE01FFFC0303F820BF07901EFF4607C3FE03CFF8E0180FC009FF8E07FFC00F93FF001F7F8063FFB80FE7D01D73FF86FCF08007F380FF0000839E7FAFF020309F8FFFC0C00BF3B097901F8608739FF601CF0787FCF9E0013FE1F73C070FDF80C1FFF800078365",
	mem_init2 => "E0180F2E61FFCC03CFFFB0808F180007E5E1F8071E071CFF9F0BE63CC040CFFC0305F178F01E0E4F99FCFBE0EE4DE10341FC01E323F8FC731E17F9FF8FE1EF686A0CA40E5D386B3078068763DCFBF7B0E30FFE10121C00E0BF730EDE7E0C6067FE7183631CC39F8700E1E67706E263834C26E3EC1BA1F61B33291C4C11E0642366FFF3EBC9FE0BF030BE9B9049CD50F234107878E9CCC857DDD80F2079F82301223DA2173C389B3C17FBFDA00129BFCF146C239C6EE202665ECF3D9DF7FBE67C19FF2218E2F1F59BAF2C7F99E5390B50C0C1597E63D1E5D7A232F910FE13B18C11C65830905C380F0427E5B0F64EF20529807F2FEFE12600BD5EA8399FF00091",
	mem_init1 => "0936E11DC298A760CDBF5A7E43501E343338C00DE5C731E1FA0E0FEFCB1C8022E1BA3C7C03E119DC0405DC121F6FC3BFE7DFCF80F13F5B835FFD1FFF8BBAE1E7597EDE520819C1C165FDC7FB8F497B03EF0807E3EF186209FFF230BF7D41FD980803D3FDFC048E1C3E399B26FF70603F86FFFCCF061C7B89F9C1EC60E3C7D8CE1B4E1B3D85BEC3CAC2723C0FE11DC788E73C700427876E43BFB101FD38760BFBCF9C48F80C7C8C2C5021EF1CCC39F07280397EC071B0FB7B9A1258B15CC0BE8CDFCB1C1FA04EE10673E003EC09B07E7CFE3FC0C303CE9F820C304F03F41830C1C8F1CA43A31E1F9F3E1E706081F637E0E70C13C079873CE3CE618FA0810E1DCF",
	mem_init0 => "8E06F831E0FBF9F3C38708DFBF730F307D8202CCF073CFF3F847E7271E1FBD7703BC58C003F438278791E19187763C397F783CC4FF04C9918389105F798A589983BE983E830660717279C86F59BD93F721FE1FE05B5AC960BD653468A1BD8C0FCC0418E0670C245FBD76F4227EDD0810C18CE5D92183F32CDE73E9D7210319EF3C826413614D89905E9AF42C509D04D86F62CB09309CC5B4669A4B0B48BC86E632327309CDC0EC4924D9330998534B626DA6BE8DE86E897DF264BEDD85C0467B040D9C8926262D0104F3E76191F87F13018CE60BF8FFFF07001FFF0C63FC1C1FDFFFFB3617F3E3B8DFE7CC63841F21DB90E7018F1063BFBC008E0FB000787C0F",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y1_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFC1FC001FF800FFFFFF80030001FFFC0F870000801FFFFFFC0000000FFFC000E03FE003FFC0FFE0007E01FFF03E000FFC007FFE3FF0000000FFFE3FC0003FF8007FFF07F0000003E1E00FFC00FF80FFF87FE001FF007FFF80007FE0001FFF03FFC001FC07FFE1F0003FF801FFF01FFE000001FFF81FC001FFE007FF9FC0007E001FFF800CF007FF01F3C1FF8007FF007FF800000FFFC03FF807FF800FFC07FFC00000FFFC00FFC007FE000703FFF0060003FFF001FFC007C000401FFF0003C007FF00033FFC001FFC00FFF8001BFFFF807FC01FFE003FF003FFE00003FFF001FE001FFC00780FFF00F0001FFF8003F8001FFFF000FFF0001C007FFC00003FF0",
	mem_init2 => "00FFF001FFC00063FFFF0388007FF003FF801FFF80001FFF8017F000FFF00FF07FFE0300007FFC001FC003FFFF8003FFC000F007FFF000007D8007FF8007FF0007FFFFF0300000FFD81FFC007FF80001FFFC001FC003FFC00FC03FEC000001FFF000FF800FFFF80003FF8007F807FFC00000FFFE0FFE001FFC001FFFFFF8000007FFE003F800FFF0000FFFFC0007000FFF000F801FF0F80003FFE000FC007FFF80001FFF000FE03FFF8000019FFCFFE0007FF0003FDFFFFC00000FFF800FC007FF80003FFFF00018007FFC003F80FFC800003FFF0003F803FFFE00007FF8001F81FFF8001F007F81FFC003FF8007FF6FFF8100001FFE063E001FFE00033FFFE0",
	mem_init1 => "01F001FFF800FC017FE00001BFFF001F8001FFF0018FFFF0001E71FFF80007C607FF8001FFFE0001FFF8FFF8003FF800E7C607FFE0000FFFE007FE003FFF3001FFFC0000003FFF8001F9C000FF8003FFF0000007FFFF00003FF801FFC007FFC0001FFFFC3BF0001FFE01FE003FFF80003FFF801FFC001FFF8000FFFE000000FFFE00FFFC000FFFC007FFE000078FFFF86001008007FF001FFF80003FFFE01FF0001FF803F800FFFC0000FFBE00FFF0007FFC0003FFF9000001FDF801FFF000FFFF000FEF8000380FFFFE000606001FFC007FFE00007FFFF87F80007FC03FF803FFF80603F8F007FF8001FFC20007FFFC000007F7F007FF8003FFFC003F3F0000",
	mem_init0 => "003FFF0E01800001FFF001FFFC0701FFFC81FF0000FF81EE000FFFC06007E3F00FFF0007FFF8001FFFE000003FFF800FFC0007FFF000F07C0000C7FFFFFC00001FFFFFC003FFE01C03FFFC07FE0003FF8FC6007FFE0000078FC03FFC000FFFF8007FFF0000003FFF0003E0000FFFE001FFF8000007FFF3FC0000F803FFC007FF80E01FFFF00FFF0007FF3FFC007FFC80001E07803FF8181FFFC0003FFF000000FC7E000FC000FFFFC003FEE0000C0FFFFFE00001FF8FFE000FCE00001FFFF1FFE0383FF8F00001FFC000003FFF03FF0003FFFC000FFFE0003000FFFE0000007FFFF8001FFE0007380FFFFE00003FF87F38007FF00007FFFFFFF80003FFC00006",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y3_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "9C41DCCF8CC70001034E20E70DB9F87E39803F80FE01FFBB3F1FE1FBCF0F8679A6C239C638320F9E7FF499DFFEE01F807C39F38883E2FF001FBF14763C7BC07D840F9F8FC5EBFFF206739C043FF7000C781E4001F8F1B1E341A07C07C77E50F0601D2480C9CC7F43CEFB883769FFFCC93317FBA7E5F79F398FF9FA0C07CC98E7269CF3E0407E0BD3DF8C023E0CE038B1EDE0E3A67E11F8001838FEFFFFCE0200FC0F07F9C4C3FFF200043FCE1C0E1EF061E676F0F36189CE18070E373033FB07803F0006066FB87C03D818E1839FFFC103C6FFF18183FDC8007E4E07E44FFC9EFC3D99E3E079EDF7E31F7C1E001E3039CDF9FDFC0F71C3F8101FEFCE43FE201F",
	mem_init2 => "607E6019FFF1CFFF037607183C62F3F033F031B1C78F8CC049000C18C47FFF812007FC0F879FF0803FFE7003CF38001FFF0021F7FE0007FFE63439F18023FFF2003FFFC000FFFE0007FFB8420FFF1187E1D8011FFF9801FFFE0001FFF0007FFF2047FBD800CFC99803F0340C1FFECFCFFE0F983CFBFF9F0F07E1E03F7C783FF007BE39F8C71FFC41FF801FF007FC007F801FFF87F8003FFC070600FFE0387C003FF1039001FFF00FF00FFF001FC61E7C03FE307FE01FF803FE007F800FFF83FC001F1F7F83F820FE001FC00FFC03F878FFC03FF207FF001B701FFFE001000FFE07FF803FF01FFE00FFF007E021FFF87FFC03FF0027F007FFC7E00003FE031FC0",
	mem_init1 => "79C01FFF81FFF8380007FFE03FFE080001FFF005FFE40001FFF8000FFFC001FBFF8FE7FFC00078FFC107FFF0000FE9FCFFFFFC180FFE007FEFFC00003FF07FF3FF00001FE00FF9FF80000FF007FC1FC00001FFFFFE7FF80000FE003FFFF80007FF03FFC07E00001FE39FF8FF01807E7C11FFE70001C07C17FE03F10001FFF80E01F0003BFF803FF018007F1FF0FFC01FE0079FFC007FFFC003FFFF007F81E060E0077E0FFFFC001C3FC00F3FF8017FE0001FF1CF0007FFFC40700FC003FFF0007FF84007FDFF07F801FFBCFFC78007FFFE001FFCE007FC1F03CF7000F47FC7C001FFFE003FFE0003FF3C00FF8070007FFFE00380FF0C3FFC0001FF0F300FE070",
	mem_init0 => "7BFE03E381F1FE063FFFC000FF9F001FC0783CFFFE0181F83FE00FF9C000FF878E0FF8C018FFC781C0787E00FF03F0403FFF820FF03C003FCFC180E01FFC5FCFE0007FFF8F07E0F000FE0F83F0F07C383FC3F00183FFF80FF01003FFFFC7003C00F83FE1F801C3FF00C1FE0000FF3FC47E1C00FC3FE0FC01F0FF08C0FE01E07983F81F80181F01FC7F80700FE3FCC7E0003DC3FC0FC03C0FC1FC0CE03E03F83FC1F01803F39F07E01E03F03F81E01E07F81FC0F80001F03CC0DE63C03FFFE0B8038C7F01FC7F00807F07F1FC03C27F83780F00081FE1EC0FE01FE3FF803FF03040F3C7FE03000FFFFFFB00000FF01DFE7008E3FFC3C0FF001E41FFC07007D80F",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y13_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FE3FC100079F01FFFC0001FFF300EF1F801F9FC7007007FC07F87F8F1FF7BF01FC07E00FFBFF80001FF007FFFE8401FFF7C00F80001FC3FF00000FFC00FFFFE383F9FFE07FC00003FFFF00003FFF887FFE03007FF807F9FC8001FDFCF00400FF00FFFF83E27FFEF83FF00000FFCFF90007E00F8FC180F00FFF00D3C083C7F018331F807F801FFFF83C7F3FC0FFDBE1F3FFFFFB2000C7901FFFFC20027FC07FFFE10001FFFFE08003E07FFE18E000FF80A07DF80007FDFFCFE00E00FCB8300071FFBC030F1F8F7FCF780FE03C00F83BBF804003FC0E1C3E777F1EF03F80D80077FCF98038E67790618EFDF03CE07FF8000079C4C31BF3EFE0C2070C0010F01FCB",
	mem_init2 => "8CF1C73DC3FF7F860807E07383F1E7C0C626183F3CFC07E1E621C799C1CE1C4F1E339818C0FCF1E0F7230C3F3EFCC670E181E7C860FC1E671F338C1CC0C279F031898607CF3E239860CCFBB638730319C3C47F03FC3FC0000FE261C3F3E7C0C70FF03C79F879818667CF31818C0FE30007F033C7F9C79EC2761999BF7E07F87FC7879F0708186F3CF90CC8307F00003F83FC7F3E7CEC3220D9F3F3E0FE06381E398E0CE0E731E790CCFE0CE71E033910C0FDF7E0430319CF9EE607E06101F7C844C60C379F7D84C8666279F0319D864FCF33339998C0CCF63073071BCF3D864E307E79F018E0FF07E78F87D98C647E79F031C30DEFCE6666303B00F00DE07F83",
	mem_init1 => "F01FC0FE07F00FC0FE0F80FC07E0FF87F03E01F03FC0FCFF00F83F83F83FC0701F81FE7F80FC0380FE07F01C3FE0003FC07603807E03F0FE0FE01E1FE78F8FE01F03F87F01F81F03F80780700FFFF80707F80780FC0FC0FE00007F03FFF861FF0807E07F87C0E7000073C1FE1E11FF03807C1FF0E3F8000FFFE0001FF801F800FFFC0CFF0003E1FFF81878F803FF007FF003FE003FFE3FF000EFF0E7FF803FFFFFE003FFFE01FE007FF8007FE007FCF800F81FFC001FFC03FF8010FF80FCC0043FE07FE03FE0003FE1C6180FF03801FF03F80FF03F803F8003FC710FF01FC7FE01FF800E001FF800FFF878FFC03FFE03FF803FC01FFF807FC000FFFE07FFE1F8",
	mem_init0 => "000FFF81FFE00000003FFC00FFF800FF807FFC3FFE3C3FE01FFE00F1C087FE003FFFFFE3E07FC0061E007E000FF801FFFFE000007F807FFF8003FFC003FF8FFE000FFC00FFF03FC003FF831F9F80030007F003DFF801FC0078001FFFE000CF0003FFFFE000FFF001FFE3FF81C3FC0078FE07E000FFC007CFE03FC001FE007BFE001C07FE007FFFFE000007007FFFFF0001FF0007FFFFE00000000FFFFFE00000F8007FFFFC0000F8007FFF1E0003FF001FFFFFF8000FF00FFFFFC0007FE001FFFFFE00000F01FFFFF80000FF800FFFFE00001EE01FFFC380003FF000FFFFF00007C001FFFC00001FC000FFFFFE000000007FFFF80000FF8007FFE1FFC000000F",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92_PORTADATAOUT_bus\);

-- Location: LABCELL_X57_Y13_N30
\aud_mono~107\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~107_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124~portadataout\)))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124~portadataout\))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124~portadataout\)))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124~portadataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001010001011100110100100011101010110110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a124~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a76~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a108~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a92~portadataout\,
	combout => \aud_mono~107_combout\);

-- Location: M10K_X38_Y28_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a236\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "F14AEE95962795A4F7393F6C4152D8385ED6EB67CF76772622FBEE452B7F20BE68CA220BBF604072E64BA38201A59150EAED3B7BAB83635FA7BE9570EB0429B004764AE37B155B0C4F2B2A65850075325F9695CB2EF7A0FB5607B2BA1A66B7D516BED2DF0FEB9D09B96553B9668F57DAD4E6DDFE5512967CB633AD4D83904527818ADD7F430D7C1A1B05FD0E580DD19AF75ED320B01B1C9D08F278AC267A0CCCB1089FEAA4C23FF88676FEC7FF16F1B83810F9E627E66025B8078F790018805ED4B70F58464EF6CF83FEFF337A5EC3CD781B425C30F853A6069418058E57C7846DF7C58E00BC96E77BB86F641FA89DFE9F61062E25A9EAFB6A839EFC160A3A3A",
	mem_init2 => "A1153F14132C2265A1F4653A1E9F93DEBA63ADBD3F411CBD68C64DF24B6746E0F0D285DCE6D7EA4FDB5315DB95C924608BA348DDCBC22C3CD937A5E4A72FE191C8FA109A5DF045FBBF0FBA1F17DBE93916FFE0F62012981D349F864C13EB26B22F4B56895226B3B1A4DEAAAADA362295CE6D6529C4014ECCE364DBF04D985CEDC16B74287B9DF7FBEFB019E9C53039F2BBC2F876130C8F8063CC6FE8E6E3EF780208FFE3003F0F8F92636037FD3BC2109B719E1FC5FFF13C98C7C3CC18D011CE6F73D4A2DCE787C07FFC70143116F7C1AAE41CF17B7CB610C22E111FEF1E0C88C41BA22D4EF967768842401D90F806463C5DD36F18AA84B6B5E3BDD8113037BA",
	mem_init1 => "471C016F77A8B4C2B9AB4EB3E9F0E76C67F9EF6E8F8B59AFC2A367D1896807657B6614EF92555FD9EB36DEE9E3986776A2438591690327581E971FEEC449B97389468F0FB6F720FECDB33F0C5F3FB45D01264339D80647C0FC219EC3DF4E68E9BDA76B3B1F49626A58E97743E850B254469B8F6E37DB3A104108F5C8184420FDCF40B8570C33AF0564C2030A6190A7092189EDA803EEACE918A48C8423A6428599D79AB68D97ACDE05E47862FCF898C719CF8C4C0616697CDA6860D89A31923E625A1E411E30664E3E07FF00C707F68FEF9F9D8231F75F5DFE0B386EAD19F564773D4C3EC6638F381C4EF1F3380013A98CC2F24F4F4F16D8628292E9AE427DF9",
	mem_init0 => "EF60DFFFF9FF03FF0E3800489F79965872B29A0D975D8D6BC84F3A0613B583C0E7F07C30F03E46C624C0FEF7C7A19B0B28C199F613A17A08CFB1670997B896F8E410625B7831B342E5AEC37B34682106CC6D3E731C18DEC60FEFD0B90D186F7E850861BD05EEDF61269590C3F9FBB12303F80F8F31E6301CDFBE67187E20FFCC00FE07FFFC0007C606F000E007F03FCFE01FE073CC60CE0FE63CC48FC180788000FFC7E007FFF0F99C3FF0FC79E7B0C7F0D9C0FC44666613F81F1EC71F803FF7F9E6F1F839FC3F9CCE0FCF6303E7D9C631CDC07EF2087E3D860F1F63F8E79711BBF41F04FBF31F2687E0EF66F3F7908319D05F7ECB6C239E870E2DD30719998D",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a236_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a236_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a236_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y28_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a252\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "7E7C3CC78DD771B7CDBFF9FB075E21F12198513EC6020F3849C5F115DF6003F5AA120369A7D7BCB9AF1BD2FEA3EF9678017D8B273BF00B9805FBDFC3FB0FB947378F9830EE183B1C3EF5E30865A7FC78431851DEC1A01913B60A4FD99D418EDD68FFDBA416545A1C7BC370FCB28F78613FBAD9331CF3C21E8DF4091E4C6088224EDDCF88E10A1937F1A988DE63047837077C072145D817E16D1CEE1007CA359BFDE67440DE43DEF1C380CECB4D7BE00C7FC59092725D0B43F0D3A9290CD0B2C2CC78831AA0C8020BD75AA3CF08314A30463EBB8A0793A0945B08227E8F5494DCE09BF6670C6E85F8C82EBC3BD490C17A10DEC5FCE859206608E33F1BD04E4485",
	mem_init2 => "731F65049696E1436C264EBA752C9F4885D0513DC95AE2269A4C4FFA10F29AB905D85D258AD4952659D3C9A162E3729178971CF1F6BC3E38538813A0CB459E6E9292E4592931F29B300747CFC6160E0D2C8136B7C033E63E03F89F3F273838DF1F35D3CEDDE6F3C3DFC03C90E10A103FB97F0791A0EC3BB6E33C97DFB1660C18C583B80F9E31C979F06277B9A30EEDE03E1F8D10EF42E4C793429248607F0789404EF3843043C147F857BCE379FCEC68EC7A0667CC0F45FE0C0B1FBD4E6CF807C1FED1C8011DFF9EE89298FE71F39E8C06CF6F1EC3CF183EE0423FB3B00324E76402E339DF421CD199EF4D63821BECA0FC0F6468630FDD4C78A1048678473F07",
	mem_init1 => "70B8BF42C06FCF0724BEC0CF3F101F2D9F82C3F8405B4110272301716FA0E39F6F239F9FF9FD9C0C7FADB02E51903CC1B1B1AB37574DC7DF8FB7B3B751FDD92323E1F8A6E3C6D1DCBFDDD1718A5BFDE1C1F0EB80908B269EE3C0C21E1983A246F38002C07067E3621E6727B3E0C03E03CDF6F744DA3300180B4CA94461DCD6F0E83E79FB3DEB0834DC1E087BBC3EE6AB484B95CE7787069C9E7180DA0CB39F9085D641591C0EEF74BE5D3E9E94AD76A41C99D4AC2AF8AA41C0065C2A9453444C442322F887904577D84A14BB8FD0AA9C0CE9B3FE1950A995DA601AAB420E9FDF07A24E385F3A24016A561EA4B3FFEEC8FAB6D459F81B53E531B122E8DEF74495",
	mem_init0 => "B43E885CF306D4B02E949C1743C18A612BB5727AB121A258B9573AAACA6EAB3AD9AB518B1CAC9B24AE963C528CAD4F2331CA7373BB14C0C882976669848A2AC36D780D7BD9598DACC7B9EC891BFF4641EC0E6001FFE51177E6DED622CE7EB509B7CD70EC9F81390B5BE6A6C8F6E02C776F7745EE8A49AC3FC488A0301D16487AD978D4204167763E0E930C8BB0E03D9C7F797A4260463433B5E104326D851AE114DA86637B82092997487C24DFAB01AFD8B87B2CC127608761484052EEF8898882E4625E12AC42FC9D83C6201689814C50E3408CE3047D7D555C04D9184B3A925EE8657F973F4963E3006D5E675D3E6D8F9CDE222EA5FD0E88BE226205F6AE99",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a252_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a252_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a252_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y26_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a204\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "C06E07040D0EFD00CF9FCDDCC38C37F8EF3FFC7D003839FE3A70FF23D83BFBF03991F0771C0C603B0FA31FC01FF1B901FF9DC7C78E00F8603E09E1FDFB8F8083F88F01A7E07C34764FF1779E0078E86FBF001FC1CFFF861E467C030CF8813E38DFBB78183E100182068FF8219C3E43D830C6181BF3F9E41E03CF007C7BC3DE7FC226EDF2780E04F9833CFF08638810601F48CC1C048DFB4CF8433C719F6018071F8C1803FC8FE003BE007E0FF0C638203FFC67CFF8007F8607C0179E000FC3C7FA7FEF0183E3E0FD3FF7C0E1FCE07FF81FF030FE781FFC070C3F8FFE0BFFC1FE0407FF81FFF03FF0F81FE0F7E01FFC3C7FF807FE3FCC0303FFF7FF1FFF0000FF",
	mem_init2 => "FC6FDFFF8FC03F80FFFFFC00473FFF8FF00F90F07E07E07C07E07CCFFF801FC1FF800CFFCC3F007E0F17E0E38FFFFC07801FFC073C0F60070FBF1E3FFFF0F8320F803FE00001F83C001F9FFFF8003FE003FFFC003F7FC0039FFF000703FFF19C0F08039F8E040EFFC001FDFF801FC1C1FFF00F8071FFE7C1880FF000F7F80007F1E1F07F3FCF8081F1F80F1FC000FF870167F0FBF1FC07C311F0FFF89F0FF07E7F060001C07CE0FE0F91C3C1CFF9C706700078631C46E0E0609A1F00BCE18FC64F13FF8071F301807F3C00FF9FE01F007FFFC600FE70FC60C0003FCCC071C3F983E0FE7FC07F1F800230E0010FF0003C7FF9E3E073E7E0046FCC061C300603F0",
	mem_init1 => "04070F9E80783FE1FC43802003F818000B8E0381FDE000381FE04387F00003FFDE00C07F8083C0C0100FF800EF9FE087881FFFFC403F841FFE78F3301C03FFFC00F01F007FFFE03801E038701E000800FC7C0063FE0FF0638F78017E33EFE00401C07C7FF8F3801B018200E301F077FFC07861A00F7F3F00000407FFB61C100FF077F06018C0F1BF602300FE040FFC030F1B03C639E30003F3FFFFEFC7C0FF037FE0301FFF018203F7E7E1FFBFC023E3183FE338F300C203F87F9E7007C3638467DFC19FFC2380F3A60FF8FC1C007FC7FFB3843807E06041F1F3F87FFF3840F9FFFB03C401EF30D8C10EF3C038FFFFFF638321C2E40B9E1F6F87B33CC0001F00",
	mem_init0 => "F830270079FC18799DF8E031810C0F9FBF8FF038C079E6F07F0619821CE20619F63E0018C0C70FC7DF871C1C607CF9FC1F8386020E3F038CB39F800E183CC1F1F3C0FA07FC1F1F3F87FFF7E000E1F87CFFF8F8018307EC3F1C780FE07F87E3CFE0FEB83000F9FC1CF0FE000E61C3FC1F8C380F3020C1F1B3D07F039C747CFFFFC0E203C790CCC30771C303FE3D9FF1F3818262098DDF37839E1FC10F9FC4F030473CF20D8CE0FC03807703BC1FDF3FFEE03181F3CC60C667F03E7D860CE1C678E03189C71CCF8E0E3318C1CCF3C0E622183F398CC7F1FCF1E31861F80C730F07B838671C07E233830C0F1EC607F03F81F80FE07E01E01FE1F801FC1FC0FFFF87",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a204_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a204_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a204_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y32_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a220\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "84B437637938B059A64C393F3B0D98DCF8F438C166899A6F7EF3FBD087E3EFC0C37213979C25F1EE4139F820CF3DE470E19CF9DF810E0F337C7FF0780311FCFFCFCC78E7C43F07CE3FF0F19FFFC07304FE300FC7E0FFFFF1F01BF78337C3467F03F8EEF1FFF19E30C0E700DBF1C1C000E460867FC48661BF84F06327D89860844FE01DD80FB00189D980CF31E207B8C7F8FB270FE7B9DF436DC1B3C2468F33F11CA31FFF0C603C3707FFB3A13FDFB3C008E400FA667850E6DA600F81E70F1F3EF000607FC3E0E63E05CE072E207407C272701C22609FDEDF97F9C7E73FEC4006DC641C80F7D83F7B43C0E73D7FCA13C278C731E66907D1C0FB8B640771F8FFDE",
	mem_init2 => "E019CBE63BF2F8C3201074F841FFD98FE1E7BF2681DF9DBFF81C0C07C3ECC7E387B35F89F33A63F09F81080F1C3BEE77FC07CF8B8E17C041F726327F379FE0737F11C7F1DC00F6C64CB7F7EC14070043C0FDF9FFF909DF2C272730C7E007CFC47ADFCCFE3FFF03F0DF0383C04770F2181C21B2189C087F5BFBB0C005DF000BC37891862090767C0C0C6BC8F7A66C08DBF701FC07EFF8A788C1FC1F09979BD84FF7E78E1339FEB070BC85679A5FF1FCF979C777C0561891E1E1FCF5826179844FC01E0D4DD24B0AD24486B40EE421BC827E9EFC559D85FA5629ACE797E1987F1B4F2A19E76096C267B0B3041866B27BEB1F21B617DF2CA5AC1082CEF3B8CB6223",
	mem_init1 => "90D10C08305E7B8C3120B70BC346A2E5B0C0E6FAD0ED3B1466298C09D15B4CF299B0BD73CFB0A17A48EE823B1810DB371413830F4CBB9EFCFC1CC1C70CD0D5998C2F31B98A5C30019970012272306542C5E2172E5DD404302F0CA1BB9AE9D25E720AECAEBD840027C01A6E20D31637E64104133E8232084EB17BE7A0B705C9A73935C7C25E8D1730815D29D0A14324275D64D629AEC26DEB66ED35EB92625CE7AE5EC4DBA8A1731296B68536246052CBCF2C9AED97DFBCFBD72F417215B0BCFC1752B9CDF8E3452407E07E307F1DFFF847827E7FE3C87B1F03C07180066040E0C389861FC000E0633F8017FCF3E1C40F41F3B02037F746B670C7DDCB1BFC1F73",
	mem_init0 => "9FB8DD99BC80F6820031902DF7FA777E02141B01C307013D17E0C00FE193E402F58470F7CFE3DDB0D3DC0FF0DC5049DB4B2071180F90FE71FFFE0E9F3E04F83B9C1FFF1D07BFB90F67181E04E22171F80E7E780B877EE6701315FAE263BF830020C401C0CF2790103C33F0078819F0C8D35C27A61BFE79F77FE081066EB6FAD97FF8E50E7142FDF2167FAC1E46F8CF3CFA05E0701938F818FB1FE11F1CE1E01FFFF9C777EC09F18772FCB36C1373A0C20BFF08C61FD9F20B0442379BF84FFFFF10071FFFBFFF0078000323F7FF8730D9059DFFC131826003E1EFFC73C39F0F2E7639FFF1EC7FFE39EFC846FE4E481F233FFE0000E0E209C3C73853A07BB89FB8",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a220_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a220_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a220_PORTADATAOUT_bus\);

-- Location: LABCELL_X43_Y28_N30
\aud_mono~106\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~106_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a204~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a220~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) # ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a236~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a252~portadataout\)))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a204~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a220~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a236~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a252~portadataout\))))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a204~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a220~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a236~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a252~portadataout\))))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a204~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a220~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a236~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a252~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010101101100001011010100011010000111111011101010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a236~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a252~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a204~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a220~portadataout\,
	combout => \aud_mono~106_combout\);

-- Location: LABCELL_X42_Y29_N21
\aud_mono~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~109_combout\ = ( \aud_mono~107_combout\ & ( \aud_mono~106_combout\ & ( ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2))) # (\aud_mono~108_combout\) ) 
-- ) ) # ( !\aud_mono~107_combout\ & ( \aud_mono~106_combout\ & ( ((\aud_mono~108_combout\ & !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3)) ) ) ) # ( 
-- \aud_mono~107_combout\ & ( !\aud_mono~106_combout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2)) # (\aud_mono~108_combout\))) ) ) ) # ( 
-- !\aud_mono~107_combout\ & ( !\aud_mono~106_combout\ & ( (\aud_mono~108_combout\ & (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000000011100000111000001001111010011110111111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_aud_mono~108_combout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(3),
	datae => \ALT_INV_aud_mono~107_combout\,
	dataf => \ALT_INV_aud_mono~106_combout\,
	combout => \aud_mono~109_combout\);

-- Location: FF_X40_Y30_N59
\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => read_addr(17),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4));

-- Location: M10K_X49_Y66_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a412\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "DFE3A0E207FF801BFFFE783C7DF9A3F03F007601FE060F9E0F9F87B803F006F87F800000BE380001F01C0004C0E00011FFFFFE1E000FDFFE7F83E07C1C10E06002031E03FC3E0007FF1CFF03F00E01C8E7F81F01F81CFFFE0FC7FF1C0183F0380400FFFFE0C1C01E0FFE3C19FFFE3C0018FFF0001F0FFFE0007FFFFC0003FFFE0001FFFFFF180033FF800787FE1FC00603FFE00007FFFEF00003FF807070F3FFC30439FFE00307FF7FE00003BFFE0040FFFE1E00E3C60000007FFFE0200F1FF800E47C07F00001FFFE6063F07FFE3000C3C7F80E3F0C70003878F040E07FFF9C0C1C7FFEF87BF8607F041F278C7800780C1004007FFF19E0009E1F3C03F9F01C",
	mem_init2 => "1800C1FBE007830FF000031D19CC000FF7FC000703FE3820010FE618003FFFF2001FFFE000001FFFFE000C01F8700C040C3F0004F84181E00C38CFE6403FFFF000030F183C1FEFF03CF8663CE1B80E7EFB01EC3FF0C7EF81EFC638FDC787307DC7830C7E788CF83183E07F04C647CFFC3F0DC679F0DC1C0C6198FEFC01FF0FFFC003FFC701FFFFFFC3F83FFFFFFC001FE000078060033F00FC43FF803FFF838000038078787E000FF87C301C001F0F9C01803CFC11F80007E03C0000E07EFE00F3B0E3FCFE0E1CFFFC0F87FFC01FFFCFFC07E7FFFFFFE02001C0000FFF0FFE00383FFF807FE33FF03007FFE7F00000FFFE808FFFCE03FC07C3FFF800183F8000",
	mem_init1 => "EF83F0000601FFF1FFF86F01E0003FF1E100007CFFF807FEFF1C0001F3F83800003E00FE07B7FDE3C000FFFFB800888F003FDFFFFC33001FFFFFFF3202E0300FFFFFCF80E261EC0FFFFFFE1C0007FFFFDC0001FFFF0267FFFF800001FFFF27FFC0000C00FFFFFF0000007FC700FFF80700000FFFF9D801E1FE77C0FFFE00003E3FFFE0FC0600401C7FFDFFF000000473FE1FE1F93007C0FF7FF0001FF1C07F0388F80003FFFFFFFE0002000007F87FFE21000C07FCFF0000FE07F3F80F1FC0381FE1FE1F81807C0F1CFC1FC6600007FFFFF007807FF8000FFC1FFE0003FFE001FE3C07F0003FFFC03E000FFFF003F1FFF804001FFFF001F00387FC003FFFF000",
	mem_init0 => "000FFFF800FFF0000F803FFF9C007E07FE00007FFC0000FC0FFFE0003FF80038003FFE0001FFC0FF80001FF803FC001FFF061FFFE003E00FFFFE000007FC000007FFFF00003FFF07E01F07FF803E3FFFC00007FFFF000461FF8C0001FFFFF8001DF387E1F80FFFE00C1FF9C7E001FFFF000781FFE00000FC7FFE00003FC1E0000FFFF81800F881FC07F87F801F18FFDFF001F81FF03C00F180E000007FF1FF01E001F8000FFFFF80007FFFC003FE3FFFC0001FFFFFC0000FF00023E7FF000000FC7FFF80007FC000001FFFF0000003FFFFC003FC080003FFFFC000003FFF000FFFE3000003FF3FFC0001E1FC07E7FFFE04001EFF83F1FC0FFF00003FFFF80000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a412_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a412_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a412_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y62_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a428\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "04040CEC1FFE2000679CC5CF86020EDE07C7100603DC30638102077F0FF111C2124B3861C183003E077F87E300C78471C040803E39F9F86381203C72CECF009F0D38FC7382E072FEC03F805F0DF87E33F698367200CFE24FCE047E3F9B783FF02001F308767E20C5CA463FFCE038F3B3F071331FB7BC11F800033FC7F9B3130FC3D1DFFC310C3FC9FC70798F2CEE4F7C31C3A8F69F1FCDC1183593FC19F9640018FE48F04C783E1B033F4BE461C7F51F3FCDF803FC07D3F20203CE8F0C3E0000CC90DD930060F9679F2F7FB0F9800E6C8020B930FF1C80016707E37F81797C887F984003A399FD7BE03D9EE01F8C6491BED91DB9CC1B3FE63F3D881C8126CED9",
	mem_init2 => "16491987C4FE770006F2E65F08C54D87C49E74C37685F480C8F47CC47A4FB9CC7066D9B0D2FD8392EC7F2D1DB1A2FDC8E17DBB20BD224F2B59D0F681108F7C42BEFDDA4CBF399AF05764CCE5A5218597DDCC7663E8FA03FCC7C39047FE3C3984DEFA3333BBE40C8BFC3E85FC1E040401FC0C1F030FC1FF907100F80139E01F02663283B8CB7F4FFCCF80037FF804339F4CC180406F184AE37017FFC0E51D87FA1FBF07E021011FE40E07E869FCF19819DF183FE0673C33DC6F33DF07F7203FF86080400DBE0783071E00040FF1E6007983801003E7F9C1F99CF38F1FE1FF067B86033F0CFC0013FC3FE0CE7FE7FE3F07C1F07E66FF7F800007FC3FE70471CE07",
	mem_init1 => "FFE03E01FE6787390CF381FF1C3D1E1FFC6039C99ECFB9C064173FE010729F3FBA71780B0DEE792E242F9BE0CE0B1F7F75EB820309DC633E0298BF98FCCC363CA2091F19D9F630E6031B8F132667EF76626BE21322F2707E430D8C7DB2E7703CB3760E3985F2F0CED9041E7D3AF3CC277A040C7D7AF7EE4149040F43BD7633A1413B0BA15CFA132E8CD60C52CEBB89D85646062F6EDCF3D76943062B57418DC85B6324CEB5A28CDB64A266EA6CCC4EC877A74D4410110DC5C99125F9301B7E727C3F93E780F7CFB464003CC7011FC07FFFCF06C33E3F337C1F781F90E00867986C3308E2FE04007F1FE1BCFFE066E001CC0BC063C203801E1E1C9F80030C21B9",
	mem_init0 => "9E2C0381C60008FF03F60FFB0E433011C70F1BC0C707FC00C3FE03FF041FEF0203FFC1C1FF9FFE0001FFE3FEB7800F7803FFF003FC01FF0080FEFBA0C3C01FF043E3F003F823FF00041DF80073F03FFE603FC01FE003FFE00623FF801FF067FCFE2CDE3E00FFF821800F0F383FE07FF9D87F9FF1800900FFF800FF0FFC1BE7E007803FF30800FFFC00FFFFC0000FFFE07E3F703FFC01BFFE003C007FFF803EFE0004001FFE00FFFE001FC0001E407E38183FFC03FF820FFFE007C01FFFE000FFF0000003FEF007FF8007F8003BFE07FE0003F000FFF01FFF7800F03FFE8001FBFFE0070FFFF9804707FC7C07FCF17B81E000FC00003FFFFB806C0FFFE0000DE3",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a428_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a428_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a428_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y58_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a396\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "0FFC7F1FC1F83C0000FFFFFFC0001F0001FE3FFFC0001F83F8FE0007F03C0781FFFE0300003FFFF07F078000180FFF9C1803C1F83C0FCFF80600001FFFFFF8003FFF001FFFFF000007FFFFFFE001FF0000FFFFFFE0007FF807FF01FFF0003F807FFF8007F801FC001FFF0007C001FFF801F00007F800FFFFE0FE000FFE007FF801FF0007FFC07F0000FFF0007FFFFFF0000FFFFFFF8003FE000FFF1FFF8000FF80FF80707FF801007FFFFF000003FFFFE1FFC000003C3FFFFFC000000000FFFFFE0000070FFF8018007FC7E003FFFE0000007FFFF03FE00000001FFFFFE00004FFC01FFFFF00C003FFFFC07E00FF8FC00FFFFF800003FFFFF80FC03F803E03FF",
	mem_init2 => "FFE00000FFC0FC0FFF8000007FFFFF800007FFC000FFFFC00003FFFFFF000000000003FFFFF80000FFFE0007FFFC000003FFFFC00007FFF0001FFFF80000FFFFFFE00003FFC0007FFFFC0000FFFE00007FFFF870003FFFF00001FFFF00003FFE00007FFFFFF80000FFF8001FFFFF00003FFFF8000FF9FFBE0007FFFC00007FFFE00007FF000007FFFFFE00001FFFC003FFFFC0000FFFFF000038FFFFC001FFFE00001FFFF000007FFF0001FFFFFC00003FFFF0001FFFF000007FFFC0001FFFFFE00007FFF0000FFFFCF0000FFFC00001FFFFC00000FFFC0007FFFFF8000FFFFE0001FFFFFE0000FFFE0003FFFFF0000FFFE30000FFFFFF0001FFFC0001FFFFF8",
	mem_init1 => "000E1FFFC0007FFFFF0001FFFF00007FFFF800061FE7C0007EFFCF00007FFE00000FFFFF00000FFFE0001FFFFFE0000FFFF0000FFFFFE0003FFFF80007FFFF800007FFF00001FFFFC00001FFFC0001FFFFE00000FFFE0001FFFFFC0001FFFE0000FFFFFE0007FFFC00001FFFE180007FFFC0003FFFFC00000FFFE0001FFFFF80000FFFE0001FFFFF80000FFFC0000FFFFFF00007FFC00003FFFF800001FFF00003FFFFF000007FFC0003FFFFF00007FFFC0000FFFFFC0000FFFF0000FFFFE00000FFFC00007FFFFC00001FFFC0007FFFFF00007FFF80000FFFFFE0001FFFE0001FFFFF800007FFE0000FFFFFF80003FFF8000FFFFFFC0007FF000001FFFFF800",
	mem_init0 => "07FFFE0001FFFF800003FFFC0001FFFF80006FFFFFC000E7FFF80060FFFC0000FFFFFF0003FFE000003FFFF000001FE00000703FFE000000FFF800380F3FE0000003FFC00FFFFF8000C7FC00000FFFFFC07FFFF800FFC003FFDFFFE0007C000001FC3E01F007FC00001FFFF000FFFE000007FFE0003FFFFC001FFF807C007FF0000FFFFF001FFE001E01FFE000001FFF000FFFFFDF01FFC004001FFF800FFFE000007FFE0003C7FFE000FFFFEF807FF001F007FFE003FFE7E1003FFC000003FFE0007FFFFE0007F003F001FFF800FF9FE3C00FFC003801FFE00071FFFF800FFC07FC00FFFC003E1FFF801FFC3C08007FFC0000FFFFE006FE1FFE001FFF007E0F",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a396_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a396_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a396_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y65_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a444\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "67FB0CAB31D3164C8986DFE3DE9B0F0E8DC32BF111739D9277007034001A0D8FC203CBFDE341F804C01F30BE0DE348767C78853E0920201074989CF0385F3806190F42A57480CDE45EFEDF0E90306C0A03C42D0D1CD8C7992E40401DC26808921020F2A641AC3E3EE14836FF843D99F4E0019BA1715BFE70B7FE6ECB3FEE6007B0D897280E270532F175F1BEC447DEFF03C4B381F8C31107F72EFE09D713007EDFD16F818676FE5C5736BC7D37EEF2782748E9A4440B1B48255FF89BF98B017C174D0F938C64F03C5F9DC7C21BBDE382A9BCF35AC43D0FA2CB9F19C0AD2640C764467098E43BB3059D78630DD141C364518F9E3FF0E090B27FDB00FC407877FE",
	mem_init2 => "1FE598F0E30050CEE4978F127FBE7FCFE383FC3B749B060100C808F9279311F3603FF71DC3B0C3AFE1F3EF325CC461E0F18880F67FDC781D8E400300E0E9E001BF821F87E38FFCFE3E70DFFDF8007C0D801C40F1FF007000839FC000FFCF0E86E1C43000019C07B16F183FFF07E0EFFFD0E27FCFA0E2E3C73EC018108080FDE37F63CFD7816746F183F39867EE74FCFED237B81814031F07947A4BF1B3F8005103631F338C7E01000C1C0601700883FC1C07DC8441E380447FC7C7FE7C1C63B8FE7FC33CE6087FC7C61FC00241EFC909F80353FC0001C6200BC3818618180E338C00909BBC0CC0FE7FFFE3F1F7F8603E0264F0C0F81F918717EC0E7E02E107BC",
	mem_init1 => "87F19E0234C1E7830CC5FEB779F064FEFC3737BC7D37FE20E80ED8FB6235C7BCE777F3DECFDBD8C75946139811F4FE4E78EBD17D7D39E2649994F86C3CF473B4ADF327262664478EFF9A2F8F4F0EB746158474DEF08230F4CA60B816551B559097B63110A53E2F8743C0F170011C60E601CFE2C3E3C783BC008C003E07F822C3E630C1BC01DE403BFFEFC0383338411C07DE02001FB470A0110C275E0FFE200F1FF3803E0CDC10CE1FFF00006206B01E0466281781CF8003C76FE00FC33F37383FFFF8077B439801E3163B4980FCFBC0D8820307C1C008FE0FF07F01DE4EE120C109A0410073CC7C0732C09BF860C79F87FCE478E9E7B8DF1C60181E601C7A07",
	mem_init0 => "834DB0EFFC238861B99E790F97ECE477C1B0CC000C003C87D7234433BFFFB030C7C03E43C3FB7A1BE4F87FCF61C01F402F80630C7FC0C61FA1FEF03FF0F89C22070060E7B1F109FD100E21330C60C0E82ACE8DFFF3E610C71B853C1AE7E7427860781F1FC390FF9B89F17C13E0787319803CF80B8F9EFE0630F87F0DFF367E09DCF17C1CE046670883317E75DFF97C0D30C63C04479F3332EDF8BC46E3311E162799B8B969FDA406D3431C236459B15309E0D68724A1FE739E4CD8FC8FB9D00C6BE1EE9B3A973BA308976BEB75922D0D22C89BBE90B56B4E3DD3FC3319F0001FF8F8F80411E7843CD07001C7F7F8FC003E77839EC8FB01E43E1E60000FF8E1CE",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a444_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a444_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a444_PORTADATAOUT_bus\);

-- Location: LABCELL_X43_Y59_N15
\aud_mono~103\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~103_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a444~portadataout\ & ( 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a412~portadataout\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a444~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a396~portadataout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a428~portadataout\)) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a444~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a412~portadataout\) ) ) 
-- ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a444~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a396~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a428~portadataout\)) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111001000100010001000000101101011110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a412~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a428~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a396~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a444~portadataout\,
	combout => \aud_mono~103_combout\);

-- Location: M10K_X38_Y5_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a300\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFC007FE61C1E78F9F1F1C4C8388C133FF1E01C0904781C010FF0FC3FF3E03FC13F0307C24479807F3C03CF823FCF262A1DFCFF9071DE399F8161DC1FDC001FF84F20F9F01E81900FD00221E7678D2185FF25CFFE1E31CF31F47FF8C0660781FD327C803C0DD8FA07FE38789DEE3D07C0C1F07FC1CE88FE0E1B3FE1C0C4079901871F800FDCF87F707847EBFF933E40312232F0F0F0E11185DA003C78308FC604F0CF7C618EBA1DCF8018FF078E76FF44F05BF23014C0701FBB031F1FB030F0ED008FCFA6017F903C3FA3862FEF2271A1C4E6C78663737E08B86318467860DFFC067F8F9F38007072C7E7C835FF7E31F033C8C8F1F1F76F87E8040018B06C7E",
	mem_init2 => "0799E8FFE03000020121E1EF8500126F272C0C02FF7F81FFCC4D57DE06E8C4C09988C335C79D071F003B3BF9E087FCA007C0803CF3FC03BAF8FD9F33FE0D20690006006F00ED83811E1CDCC03EC809C1FFC07EF83FF4B1F8F01F8BEF9DE07CF83F839FE013A13F00C00079CC7FC7F09DD8783E3E7FFCC101E1C0108F07FFF0F8401879FC0E44CFE0D3FBC1FF67FC7BF0F1988000703E1C053FE6780824801F3EF20FF38800010FC5FDF01F2C36F02C79BEFE5E8C7A3FBF3FB339CF05A77CA2F9BCB84ED8C47F7E5787CC19DEDF7C7E70C0BF8FEFFE1E2F97F1CEFB99233F80E19E83EFEFC323A619978BDB8FD1091DFD7ECFCF0325631105FE64E8775FA3DF8B",
	mem_init1 => "882E73D70064F3DF99341189B1F0D3036C0520D923CE041C5673F1CEF3C379CF5F87F4401E11C008C707FA40FDBDB03CCF9E36188BEF94DB70FCDC01C2FCE0C7F39F2D3D72038188338B34A08CC8BA3E107CB3660F0F9019DA31FB17C545CE20E1B239BD1E5E849FE827FA22F427491AB8C3C3597C9D075464CB77C685DE661FADD37FDCB593F41385FEA2EFBB369D9EB08C03F2EBA6E01B16250C4670FD7864EB1E20CE01FBE23CE81FDD87FB0703BCD8E3FC0300F818520B90973B8F383E33E7642467BEBA1DEF2036E5738ED7107B091DC4C38424025B5381E56B8AEA701CD1D4BC08179A56D880B0EBF8CDA507542EE6703C952C23679B78CE66EB7E1FA2",
	mem_init0 => "C47BC51C18051CC8348703F27E3EE2DD00064FFCEF2752C12FF7417B008E8047619B2F901288DF06C0789E2F044B4E80ACB0AD0552C3EFF7D59D0B218C279B20B47E404C547D84794403837E1E00E1FF934F0038CE0CE0C713C071FC03B9307C9B888F19FFC9DCCFC3B13FE08703393C09E4C3F8E8CC863E7000FE1F39078007B1FAE0442027F031C21FFC63CF4CF0739A8F2E36361813FECE6182FE6C1FB6C48A1DC0C7C23DFE003E799875C1BCF7E245FCE3F7FFEB060FD649F5C3CDF30F76FE3DF3CE73E2F2DABF11F81C7B9FDF6FCFB0D7E0F7AFFF02FA7E1E008B88E0FC48787B820FE7C99D7D4E3FFC0241B9E432C0F2F2C0F347E18DFE7646300CF8CF",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a300_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a300_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a300_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y6_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a284\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "8F324663F368269B3C31BC43F6A7B8FE3C6086A70FB1FFC456D398899FFD9F0013C18A41E7BC80463661FFC6FCFBC31F9E7E7A30077CE761C5FA583E37E7D99DBE94CDCEE1440345860259FF37E6E378E4CBF6BF8E63E7017FCC3E2BFEC6F88FF9E01B0342313F33A047BD7707938BFEFC70DE747820703E7E1DCCF3F7CC3D9FC18EF921D018B0033CC07FE41A1EF90E29C807B7A0001007686D6626C0FDFDFCFB18419C4F2E1EBCC64985B947364942A2036E14DDDB7CF17F9B849CFB073E0C39E0B31FFDF827FC037F9C9C01F1FF187803FEF030787F8021EDC7DDC0318000FE3837387FF03B110F207CFB19F1E060008C041CC6E3E7F81000780320006F19",
	mem_init2 => "E0471DFD8987885EC040E0807EB8276301E7EF38FFA039873CE218FF993F9CD41F8EE0764E83E780188E0C6367E1F023A3C60C01810F27FF85380E585F731F0C83EF8CF7EB1C027FE00FF8EF1DFFFF71F87FCF0010CF1FF800F87FFFE03BEEE1E70798E0DF21F0FC043F7E001EFE631F060478DD9B9CF90ECBB2FA3F1C67799DB83700320E0A3F70071C79D8E6791F10B71D3FDFE7070ACFC7F839BC03E4E3F7067F0C1C011890671F3E3DF08F63C7FC7DD07CFF8BC3FC0FFF800C0E3F06009F3F7FFC003F0107FFFF031FF1F33FFE003CF803F8009FFFCDE018FFCFFF80078E7C0E00FE1BC03D0FB8C0C003FFF067E1807FF9800C31A7B001BF870639FC78FF",
	mem_init1 => "E3F811830C7983FDB1E07F3F1FF3E00FF1E063C000079FE007F801FF000FC0FFF87E1FFFFFF0E1FFC03E0007FFF8FE1FCFFFF980007E78600003C3F000F001FFE003C039FC7E03FFF7FE00FF003F000FFFFFFF0FC3FFFFC000F87E000001FFE000C003FFF9E0001DBE3F00FFE07C003201FFE007FFFF7FCFC1FFFFE0347FFE01C001FFF03000E7FFFDF8001FFF0C00FBF1FE000000FFF806078787E3C71FFFF01E3FFE3FF038FB9C7F03F9FFF9FC00CFE1C002007BE700800063FC61000383F080000E3F8F9EFF387F3E70FC3180C9FE38E601F6FCE0F8039DF0C060181E1E000003FC38000007FFC001E4FC0E000181FFF8F81FFFEFF3F8FFC0FF1F8F8FFFFE",
	mem_init0 => "3E1F3C000030EC1D040001F1E000003F0380000071B8FE0FFFE03C783F80FFCFF1C3FFFF1F93FE07F87E180FC068C07060000007C07000003F3E180104F81C200F1FFFEFF0FF0FDF9FC7FFFFFCFE1C3FB3FC70787C400FF1E03803C00707800000FC0C008783FE7C9E3FEFFFC678FFFFFE1C03FCEFF87C07FFFFA1C1F9FF31C7C98BE4001F3E0610060C7F381F1FEDF033FE7C04F0E3E10EDFC23FC72F20F80F181F01F8FF971831F001C0C802000787E3F3FFC2038F9F808808EF301FFCE3FCEFF8048063FC3FF60003FC000031FC07FF0703FF0000003F01E00EC0E03BFE0700580C00FF00FFD86787071F8FBFDF8FF0399E0E01EE0660C0004FDFA0F0C47C",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a284_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a284_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a284_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y6_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a316\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "3003FC01C1DF0000FFF9DF80FC1FFC00F0CF80003FFE01C6CF81FE007066E1FC7F7807E01FFFFE00F06663F80FFF81F00FFFFF000C19F8FF2FFF003F80FDFE007F9EFC1F03FF807FFFFFFF0021FF18303FFFC003007CFF803FFE3C0373E7C23FE3FFFF0070FF8C1F3FE3001FE303FBC03FFFC00001F7333FE03FFFC03201E0100FFF0001F0837FF03FFFE7C3E0003FF1F03FFFF0879FF80003FF3E00F0463E0863FF8BE007BC07E07A07FFEF0183C67C003F0FF01001FFC731FFC33F001F81FF1801E7BF38FC37DF0F1FC07F8F803FDFC07FFFCFC19FE07F87C33FCFE01FFE33E107980FC3F81FC7E01FFFF1F1C7F803FFE00DE1FC0FF30CF8087C0FB07E00D8",
	mem_init2 => "FF004FFF9F3FFC0037F40437FC0FFFDE1830FE183FFE403FFE063F8FC1E07E070FDE03877E03FFC1CCC83F1C0FFFE007BF31BFFFE0606F8823E70483F980FBF030601FE623BFF0031FF803FCFC3C1FE23C7EF8001FD8FBFC7C0007E3E1FF7A03FFFA01F8047E01D800FFC2001E0C7F8FE40C19FCEE3F03600F0701FFF30E07CE0709E71FF8F80FCFE1F81F0019FDDF01D8F380FC9B025C8008F27E0009FF01FFFE781CFF80FDFEC0FFFF83C01F7E88F9C1CFF80004607FCF83C0FFFF1F1FFFF03FE0007FE0061CC05FF9F803FFFC010001FFFC00007FFF03C1FFFFC000007FFFE0003FF9C000FFFFFF3F00003FE01FFFE71FB000007F0600001DFFF000C03F8F",
	mem_init1 => "C0E1FFFF00003FFFE00783FFFFC0001FF000CFF803C7FF00800FEFFC000003FBF3800F03801E1FFFFC0080FFFFC6001C1C00007E00F1FF81FC37CFFE01C0077F380003818180193E060078F7E067F00F03F03C7BE03F3E60FFFFC03E3FF00780C70001C3F1C00FFFFF8731980033F8619CC13FB9FFB00F1C7FF827E4020C071C6306703F01F00FD847C66CDFF624FC019DC187CF8E04011F63FE13E031B9C71F3F038C3F7CC3C7DF378198E6011BBC1EC5E0E3CF818303B3A0FF91E43CD87F209606063160B1F0244F930E071F5987CF944BD9ECCF21B3E648A18CFBE7A46FF417E3031BC83821CD0E1E80E7CFDA4F0CF7E6813DF83CCCFCF7F0817C732061CC",
	mem_init0 => "88E24E71E4339EC27E3F6F1FEC31FBB9BC00187FF1C0F9F83987FE25CC21F7F10E001FFA4FC00CF331C32020673C0C09FEFF03F3B31C430E0E00CF03E23FC3D019C0001C9800DD41EC7D3FE03DFFFA000120E0F648C7FD03B3807E01FE7718600C90137A821E1E7F7BF17F01FF1EDB7F71383E44FB91FE64BC3B3F004732601CE8EC003A6DFCD00D83E3FEFC0C305FE7F8D1FE4138E7DF44BF41C307FE021803F9C0781FE183C7CFF0F00F3080FCFBC07FFF8003FFFC001FF260700FBF067C07982F8FC0FC3C00FDBE7C73F7FC1E0180007FC43F3FFFC027E3FECF1FFFD80186FF01FF843830C0F01F87CC1E879CFC11CF1F80840185E7861FFD8107033E11FF",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a316_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a316_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a316_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y8_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a268\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "77FF8000039F0370E3E0F8C3E0F863013F9FFFFFFC103FF8847F47278919B19B873E7E83E785CE0FD9F3F6FC0FDF3C02207F41838FEEE1F7EFC0E7FFF3F86E0F93E3027D80CE50E6771F3E3FE0363780FF9F03C9FCC7701E3787E9C98F9F7FFB3FC03FEC07C17C60406078126E0FC6C02C4DE7070FA017E11EF3C0CCE710C27278D1DF8DA3CFC38FBEF7083607C06F033F6768706A640C8D986E3139A20F21DDB9FCC1601B17F12DE6205FA10CFFF30FF067C00FA00E7EFFF30FDE8EE1E9DF7DC0919F40F6927F7F7E6E8F02E227182464F83181FFD4981A00FCF00300F1DF06FFC6C7ECCBFF9C8CE2F05A43F7E4DE1D533C06E4BAA3410390509E0E73E6461E",
	mem_init2 => "86FE5A1F70441A0F3E03917F2C119ECC53DABE00F04F5886C23AE0554E999BEFA1E1F632BF1113B3966226487E1D284599FB7E4AF4984526CF499B36589E90B09E8FCF9D3CC12BA513823739CF4070F19B0EFF001FCDE6FE40DFFA208CFDE9F843E08E5F8C170F81B4180B18A1F47A734C5DC46BEC3A427227FBCF997279F6DF7999F3F3C0BF483A864D2425A125F9FE63F99A22E6025896E7EDFEE8098700BAF3B81DBC7EFFE80F52180E7C91F2FF1E160DEE9C637207CEB6C7B98576B458CC711DCE91803E643074711AC677300875C1F80C83A36031BEC5C0CFECD8F8B9601FEE707F09D5FAC723E5D9D70D38D0C002F88FE41887E2300CC25F1FEC581C03",
	mem_init1 => "6C82C317A0E323E7FF7E30C6002412AB791D271739E009FF07B9CBDCE4521BB0A7EE5577CFC786F00D5E2C6DB101F66C7161FCC161DC9D618C0D789CC884EFA7FC60C1CCF076B0F9F91FE031E626291B969CACB837DBC438C0E0389FE3A0445B6320820B4408105B303FFFE09046D977E016109667B9B1643A6475357783C04E61DFEEC3C2FE122D7586DAC0FED8237907FB8086F93F99E230D47E721E6E4CCFFC32A3ECBE13C9A0FE858E8746F7859EE01F8FB2FDF5E47A430B0314F92FBB123791F9E05A31DE72583767C049F1A22EEAF51B37944D3A59AE1E5C8303F7AE2C2C85ED09DC428B02CE758E8C80607078B51C8878330F378F7891D80C4F1A1C1F",
	mem_init0 => "DD4C7873A16DF7F00F3BEBC041FF88A2CE82C5C07569105E5EFBB3F1618CF9CC07E670614113135D7C1497D2B4642F70A2AA73FC424B7248223EE1C6C99AD40CC407E8392A598687A24CEBD259BEF1A22EFD9E730E3CC5CB9724BDE5C07E32DFF03866D1D496318FC0E712F47309E29F91EE80FFC78BFFFE78003C7E4707BFFEFFBDFFFCFF9DF9FD79FDFC9207999F8FC0F8FE1061DBE3BFDF001E1E63767D0007E400F07CE0C3D37E4D011C71C347D1E66308FFF8F88463E0C185A320BE506F8F84D01DF71C0001E3FC74CF0F82808781824E810E4CC6216066CE0FEE40CD7208689A1C066BDF97328788CC39F3F3F4286AE106F3BEF1378813A2599807C781",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a268_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a268_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a268_PORTADATAOUT_bus\);

-- Location: MLABCELL_X39_Y10_N12
\aud_mono~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~101_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a316~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a268~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a284~portadataout\)))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a300~portadataout\))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a316~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a268~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a284~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a300~portadataout\ & (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a316~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a268~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a284~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a300~portadataout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a316~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a268~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a284~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a300~portadataout\ & 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100000100110001111111010000110111001101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a300~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a284~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a316~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a268~portadataout\,
	combout => \aud_mono~101_combout\);

-- Location: M10K_X38_Y35_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a476\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000AE00BAEA2BABB02ADC4AABE00FEA80755A3EC4F52EAC4F6BFA13C4BE803EBA8AEAE28EECBAEA2B1AEFB32B0202056AE15683CAE0E38B0E2E2AA28EAB6B0BA0ECC0CFC003C3FFC3FC00FF00FC3FFC0FC00FF00FC0F0F0FFC000000C00030FFF0FFF0FFC00FC0FF000C003C0FFF3FF003FC0FF0FFF03F000FC03F03FF03FF00FC00F003F003F03FFC0FC0FFC0FF00FF003C03FC03FC00FC0FFCFFF3FFC00FC00F",
	mem_init1 => "003F00FF003F00FC00FC03F003FFFFC00FF00FC03F000C003FCC3C00FF00FFC3FF03F00FFC03C00FC03FC03FC03F003C00FFC3FFCFF003FC03FC03C00F000FF03FC03FC0FFC03FF3FF03FC00FF0F3C0F000FF03CFC000000F0FFFFC3FFFFFC0F0000000003F03FFC3FC0FCFFC3FFFFCFF00003FFC3FC000000003F0003F00F3FFF03FFFFFFFF03FC0000000030C00003FC0FFFFFFFFFFC00000FFFFC00FFF000FC000300003FFFFFFFFF3FF000FFC000FF000FFC300FF0F3FF3FCFFC00FC0000FFF000000F03FC000003003CFFFFFFFFFFF000FFFC0000000003003FC03FFFFF3FFFC3FC0003FFF00003FFF0000F000000FC03FFFFFFFFC00003FC000003C03F",
	mem_init0 => "3FFFC00003F03FFF0FFFFC003FFC00000FFC000FFFF003C003F0FFFFFF000003FFF0000300000FFF0000FFC03FFFFC00FC03000FFFFC03FF00003FC00FC00C03FFFFFF0FF00003FF00000F0003FF0F003F3FFC03FFFC0FFF000FFFF003FF0000FFFF0000FC0003FFFC033FF000FFF00003C00FF0FFFC003FFC03FFFF00FFC0003FFF00000C00000FFC003FFF003FFFFFFFFC00000FF000003F00FFFFC00FFC000FFFC0FF000000FFFFC003FF0003FC0000FF003FFFFFFFFC3FC00FFF0003FF000FFFF003FFFC00FFFFFC03C00000FFF000FFF003FFC000FF003C3FFFFFC0FFC0403FF000FFF0003FF00003FF000FFFC00FFFF000FFFF000FFC0000FF0003FFF0",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a476_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a476_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a476_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y41_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a460\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "1FF87E01F00783FF0FF03E01900FC80867F83F099F7FC8FE63C03E00FC3FF1FE33E01F007989E05FE6300F903E0FF07F01FF8FC07E0FF13C00FB0F61FF07FE003030F3F3E3C7000E3C380061C1C39DFF1C1C3000E1F3C7079F371C3800E0E3C3C71FBFF87800E1C3EC2F0C37FC6031E1E7C1401E3FF5B00DE3C7CB0E043EFDFF61C7CF0054187C79F8E3FFFF80420C7FD98063FF5ED2040CDF3870619F9E2C065CFF706010F3FFE000007DFBC04033BFFE00003F7FF040003E1C0018FFFFC03C78E7EE20EE1F1E7803C7E3F6C000E73FF1898024630030013FF00189184201FEFE6FCF01F01FF1E40D79B3FFB3CF127F006D81810E0872643EF86F808F837B48",
	mem_init2 => "07E03B0773BFF840780FF0F873BC7C3E80441E2F858644F2F844DFF3E38D03338C2427BC006F85BC8E069CD9B0007EBA03FE043CBF9FE062E239C072261FC7E03EC5E3301A3BE3800063FAF01E9B160F00F251E4FD3E151E830D2F02C4CC1E0226398F7D0C43E8EF19B8D8D0F393858873EC8D9CFAEDF2B78C0F3D6437163FDA51A4DE8D058B281A3E4F4927CB17AF32A8C05C85FB48A7318F114B6A0ACC07B4B3855F30F90BD22F85003B71771E210026CB9FC2BDFEEA0C782F31FFB71979DBCF9FD0742E3A0F0668595CDE6239BF1991DC98DD8C7DB8EB337836FFC0E7BF4C67BF8FDC7C0C13F87C787EE8D8E3C11B3FC7B020EF273000E7FBC31C39F783C7",
	mem_init1 => "C0FC4EECF1E607F1FE10E01F83001FF3BFCF1B0C844E67FFF90C087E600FF0B603FF180197B11182181E61FE1C1B83CF807F73FEF80F7FFE28FF619E8722CFFC99E1FC48133F07303D1EF686E3CD831E3E0D1CC70063367FD1FC3E783BDF490C37CE047E4679BE76004018FFB3FFF63587CFC88CFC0F00616FE618E38FFBEC01ECFFB87F00E3E06101CF98C038200C31D7C83FF837607BF79F979B04DC6F9D80619F02DC7CD861BF826197BE859F1A3E6606020C019F6EF3E22FCEFC49F8D0FF6878B7C310E08DFE77C00DC4C1DF01E20739BD437CF9FCFA311BF89AF243E0E7F3C487E1CFEFD6D074F046D0005079264F7026641AFE007304CC10227166133F",
	mem_init0 => "F5E1F7C9F811C4C339F861E9C0078CFE59FC66FE4F07F05F9BE6CDFE03C1878C0420861E800FE7FF9D1E869EF06C66F830D0BFC46B1C0C98ED7E0E747C02C93F3D8D160C9F843A30E1C1A32FA739C7BC41FCECD711E96DBC8F83EC02CF7777101784E467362E6E0098FBC6477D029209419C7DB9CD329695CBFBEBBC42CCEB9741633CA761B39470A569B781534594164139162460C1804B2486CA2D95BEC694D14488123E42DA9B994A8CEC887EFA8BD076FA2B341182E8205C9A25BF497A73EFBCBB2A2FBE8A3BD3AE84F1C85987343929850A2CAE463529A194B69C5460CD52ACAB35E5472312BA5775724960ED52B2AA5A618A6749342D551729F671D343",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a460_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a460_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a460_PORTADATAOUT_bus\);

-- Location: LABCELL_X33_Y37_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w12_n7_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w12_n7_mux_dataout~0_combout\ = ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a460~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a476~portadataout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101000000000000000000110101001101010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a476~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a460~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	combout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w12_n7_mux_dataout~0_combout\);

-- Location: M10K_X69_Y3_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a380\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FF0007F81FF0007FF8000007FF8003FC1FFE000FE3FF0F07FF00038C0FE3807FF0F00003FFE1C1FC03FF8007E0FFC041FF80787803FFC00FF03C0000FFC0F83FC3FE0000F81FF0187FE03F78003F8067FC0060003FF03F1E01FF00F01C0FFE079FE01FF8001F827EFF80F0030FF81FC01FFFC0780001FE03EFFC03F80007F03FE1C00000FFF807F80FFFE01F0040FF007FFF01FE01F07FFFF80000003FF819FC007FF84FC000FF001FFE07FF801E007FF80F80001FFF007E007F801FC001FF800FFF03FFC00F8007FC00FC001FFFC1C7C07FF01FFC01FF8007F0F1FFF80F8007BF00FC001FF83B80F87FF80FFE00FF001FC07FF0FE183C03FF807E071FFC1FF0",
	mem_init2 => "01FFC07FFFE07F000FFE07F803FE001FFF01FE0007FF0FF000FFF80FF000FF000EBF0FFF00FFE00FFF00FD800FFFC7F0007FF807C000FFE00E0007FF007FF807FFC0780007FFE3FC047FFC0FFA01FFF00200139F003F8003FCC07C3C07830FB8073FFE0FFF803E3C07801F07E3DF0203FFF07E0003E0078F81CFFE03FFF03F9E07C00187F9CF07833FD83CC723E1E1C618F3FF81FFFC3FF00F0001F038000007FFE7FE0007FC00FFF001FE07FFF8FC600FC8007C1E000007FFFFFF0003FE007FFE001E07FFF1FFF00FFC001E1F800003FFFFFF0187FF003FFFF01C03FFFFFFF080FC000F87FC0001FFFDFFE3E3FF8007FFF81C01FFFFFFF8E1FF8003FFFC0000",
	mem_init1 => "1C7FFFF8E03FE0207FFF0F0003FFFFFE700FF011FFFE060007FFFFFC180FFF8007CF81800067FFE70C04FF80007FE00001FFFFFFCF01FFE0003BF00007F1CFFFE7800FF0039F1800001C7FFFF8000FF8000FFC03001C3F7FFDE0C7FE0181FE00001E0F3FFE3C01FF0003FF000007071FFF0600FF0021FFC07001C1FFFDC300FFC0303FE00003E0FFFFE3C07BFE001FE0000033EFFFF8601FF8003FFE00000FBFFFFC303FF80007FFE001803FFFFC000FFFC000FF80000C1FFFFF1E0FFFE0000FFE00038FFFBE0603FF07001FF0806000FFFFC007FFE00003FC0FF807FFFFF018C3F800067FC001E07FE1F0801FFE0001FFE038003FFFFE0C3FFE00001FFC0F00",
	mem_init0 => "0FFFFC003FFC070003F1FFF01EFF0F00063F80F8007E079E33B8787001FF000001FC7FC0007FFF0C0FFFE000007FFF3E000FFF8061FFFC00040FFFC00C7FFFFC0E1FFC180071FFF80047FCFFC1FFF80100C7FFEFC001FFF81C1FFB801881F0F8780FF9FF8087FFE338003F9F0103E79FF03C7F040003FFF0F8031FFB0F8E7E6007233C3BFF03C3E1E03067FE0F0703E1E0F33863FE678EC1C0F2787C3F0667E663F0706C1CCE0F87E3E4073CC71F18FF99881E78CEFE1E0FC793C1F0987D9E0E67C399F10DF83C330F3799E1F0D9189E3187C7E36070307E3F1F0233E760F187FC08C047C7E3ECF0CC799E18CD83E0E6383C3C0D087FD9F1981C1C87879E0080",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a380_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a380_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a380_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y19_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a332\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "C0C66F00302498319803C7DEE4E7FCB39B7B317844F1FC7F9821BFB77E3FDB035BD65E4E8108653800FF2C722F8CC1401F040703A07208BEF0C1C7A2F04FF878E459807348EE16A777BEB97CCDA60E52EC77F725EE73E6DE917B4F6C6C93FFB003988CE3FF0F3C1FA3A27FD800CD3C661A0161AC73FFB0397D220868C4F768673EF387FE6006F8629C0043FEF0F86BDB911D782E09078FDA0E3CD8FC742078C7711F0066CD1050E3051A8C310398E64671E9A7C0038760800668EE4108AEDA82C6104706C36303F3F351F17184790B80DF0F27120F3C9C427C28B8FD8E90FE06BA067F6040F78F13DC040ECF611BD10074EB8B8C27D866EFA20724886FE43F95",
	mem_init2 => "02CDFEF6539B87A3DE93AE1E5105E128C184C4FDBC31240705E60FDFC30623C3CC00037F337F3E4E4009CCCFC3F873C1F34FC7D0C73FF47FE13DE76FC03BF7CFF8CB83F10E7061A3F7BE1E15CC04E3D8673F19F03196402A78E8FFC0C322679F9DC479C80076E5EFDE089838013C33EF839C9F0222FB0BF8198301D21F9FF03FAD8F343ED94622E8399CE7F86E5F8B83C1780B3478510F8F2D03203F1F70FC17FE9F333065CE85BBC0460A68F9BB23F74CCD06A41E433AAA8929DA4B2D85A21E333E1F6FCA01C20026393F0800CF0008BFE1E18191C03037F04F007E3FC4C70023F03803FF847FFFE2E0ECC239E01C03F867803678FCCCC008FFC887783300E0",
	mem_init1 => "1DFE7CF20C0CCC01FC1C00780FFF1E7C0380C4780203C03C1FFE398767F9000FC19F87803FF86F83FFF9E039F0407E03C67FF001E3FE00107E7C3823C3FF81E21FFF001F1E0607FC01DFC4ECF9FDD0007E030E01FCC0F990CDFF83C20FC703C07C7F9F307FF061800F80C1E01E3F8F807FFE39C0F1C0C060003BFF8003FF7C0007C030E00033FF63C47FF9F0000038C800063FF018FFFFB8003C1C0C000E1FFF987FFC0C01C00FDC80060FFF803FF81E00000707F00C07E7D80FF80F0000018FF30607E1DF1FF90FC201C0FFC80600303383C4E1FE6080E7C6030FF83139E408FF2000F7FF1987FC700076007F83C06071FDE33C38087F1C3D880070C5FDF346",
	mem_init0 => "3AE03F9E0FCD80733EFE77FA7041BF9F0431E003BFFF487E19FC3F0007F1E0719FF14CFE1861BF1F92F1F271DF39BC3E08FC1E009BFFE823C7105C010C7CCE4FD921887A4F537CC97B64CAEC4920843BF0087007FFF8EC07F847FF03E00C79B1C3FE8603F803FFD98007FC01DFF80C03FC01FFF9100736087FFFDF080F00FFE03007FFC07FFFFE0C07C0173E1903FFC07FFF0FF047803F9E3F01FFF03FFFFFE303F003838780FFC33FBC07FC03FF00FCE1F62FB83FF807FC1E7FE03031F87E718FFE03FF067FFF3FF8FF878E07FF83FF007F00383E78C3DF001F317CC07FE01FFCFC00FFE1BF1037801FF00E073C003FF10F801E301FF00703BE000FFCC003FF",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a332_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a332_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a332_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y5_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a364\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "1FF9FFFFFF000030079F718001FFE03FFFC00400400FF8600FFE0387FEE1E01830029E01E3FFF9FFBFF000000007F00000FFFF07FFF8E0808060FFDF603FF0019FFC7F830800E1D800FFFF01FF1F60E387787F001C07FFFC873C0870000CF1FF0031FF007FFFFC20014383F21E17F38C009FC700FE00000702F8FE603CFFC01F0C7F0780DE00F8CF0DCFE7C01801C039C07C21CC1F3E4E0D831033E03FC0781FBE31FE603C01F1E7F0FE0E310F01CE0F803F93E03881EC8FF00FF8319F0CFE0F267E33CC02022247F88183819FEEFB3FE67E0C0C070218F3FBBF87FE3FA2E0E0FFF8E739E7E2061EF0FF2706039C7C00F01F18E4038CDCEFF00078FC67E03E03",
	mem_init2 => "1000F279C7CF9CFCF0713ECF8267D1F61C3E7F7833C1E301B0193CBB0267DF00F1EC8E93E671C7FE4C09B1AE67713E018E08C9A0E3F83719F0EC77B383F19E0704FBE360C3F3DF3932058F0F9F38EFBC820C6308671E31BE7EC6E03F0319C84EC6FA30630233F7DE5C84164F1B05F34F5D8617C07F39CC285BBB09EC8D130F739FBC86188EC671F6966909C785C338F3D62185E7A15D8C342FE086F3DF40C619F7DF62096FB307FCDBF8C276113339F007FFDE304091F8C01E307F00003F78E1EFC7FC3FE3E70F3DC007F7FE720700FFCC07E000300C7E2033E437E01E067FF801F9CC0F103C3F8F7869FFDE101C00E7E18C003C0FC1C7FC40047FF800F8FFFC",
	mem_init1 => "00021C0180058FF700033FE181F6F0703E79F8FBC00E00FC607F000FC031FECFF23807FE3880C7FFB00007E77E00621E13F1FC0781C00003BCFE19207FFEC01C7E3F99DFE33E01F3DE1F81F839C6003F80FCB0C02720631FFDF7E5E0DBEFDBFE03FFBCFC04333D6783F3FE7E7B33BDFE7E8E09F2026DDAFB1D0310B9FB70F137801077E300E188CF7DCD8410607F07CC07BC609FB384070863FC78007C87F8CF9C18CF80FCFFFFF040F307FE637C3E3B99E73F003CD9A1C0C989FFFF3C98F98DA7F33C3E7149800085891802E0BF09CF9A8281C2D360C00FBC423FC321AF4F036D4261C160A3BC70C56120CEAEDFF180E5013FC2DF1FFF0026E118272F9FFCB3",
	mem_init0 => "B65F7FE0505FCC91A65EFFE0D0C00990185D7C646E7EE1EC21B183CCEC627E6B3E928206316125FBDE6720C61A6639365C689F86098F3F134814CCF4F60F3682EFF01A7E823051426631EF991DC7DF4DC23226DB8E18CED9860B3C0320E7E3C7186FE010FFFF020207F86200331200FE0C03700041CFF079FF8A06E3FF0FF8366800EC1F7FFBFD7F0FA41C600FC001C0E60FE20F0C7FFF827FCE1C180F87E700FF805F86303DFE078FBFE00007DE63B08240EFF010FFFEE1CBFF7FE0070400F80BE03C4A777FC030BA00F07B1F8FD33FF87FF0300B67063C0014F8180F20FFF7C0003FF6007777C80091FFFA00037E0F0FF9FE3F08803C64007C9FD1F800027C",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a364_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a364_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a364_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y4_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a348\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "006FFDFF886803E9E3FC7F9802E01FF3FE7D27FFE030237F0007FE3FF703070F9783FF31FF003CC03073F0021FF21BA17F813BC3067B21031C58053F830CB27F1F118841FF37183F987FC02707E0001DC1BFCF027FFE00EFE01BFFC02400FE01A07BE7FFFF12E6C1FF7F8300C18307CCF83C73FC701179EEC6185377CE0E23FEE3E1C7F2078B00FFC50E3BC97D30E8EFFC5F9404BD8713830E4FFFE25C6F8020C0C4F0C098448630FE6B4433B7E3E3E04860BF20D85F93B4C78EE1BC23D0007DEDF0281001AE647FC79E7907F00ECFE88483E01FE70F0007F9FEE7E1FFC07F24E1FF4FE0187EFFF000FDD987FC3C002DFFC783FB1BB66030E0805C802C47E6D8",
	mem_init2 => "7C0E1F90E40CDDF70173E400203E78223EDD07733C087989DEA3C7F1FE4C26C0B30CCD8035B1C7FE637BF27EC0FF07604381EC7F13CFCF601787CE09FFF2E06EF080348010AD1F0028105FC3B040F1EBF4131C997BA6FCF00092ED019FF8C09C0BC0C70FCFDCCE2E0FE113E9740701A78305E62FD3E4379FC7BDFC1F0BCC31A1251E87F0EFFCC7CC03390079ABFFB703F0996F47DBC45C9F2875009CFB8E1FBBD9138025D641B745FAB7ED5F3F2EFBCF31C80608EC210CBEE1E630DCC907B6CBD2FF9CECB67E2107187AEEBC4789E070D03B8F867F04E52998F50C3C8C1D8D0E0A889139F781351F068B8FFB8602D076648ED733C38660040D7FAE18EEDF2D9E",
	mem_init1 => "4C902040A261717E8C3D9233B76877619B24029DC88203CA79DC364331F1DD040892063A07BCF07CE08B67E73AF390F7E17E0ABE0F38CA827825F137EDB06347E9D0183C717FBCFD7DFC68248FE197D19F1BE826FD5EFF6D1CB8BC1A3EFD4E8F32CB8641702D73EE8E73FB381B223EAF0F1BB118FE4AC3F9F9FC3B79D503C43BDFFC9D0843A02C8EDDFC76617EB6C1203A2E9EF8FC10A1798DFE10473CC7F3BAEFA8E125814C7C67472BBFD0E79230B78EFF36159CB03CB431171427D18CEE1FD0CC0DEC1409FC3E04F3984027278029BD22B94324608FD85E7CCDC60D84DFD2110FDB218079A5E4FFC1E131768FCFF2F1613E6403021F02672FF1F4CCF84E7E",
	mem_init0 => "C26133BDC007931FC834C0369CF53FC5457981304BFF3031CDDD9A7F76F8C4C489D0009872420EBF007E3FBA13DFCF8F8FB820242F1CDB846203C3D9FE81F3ABB08C63FE9E1FB3C41FF686EEC82BB0E183C0984315BCD9DE2DEC4E3FCC78548B2CA2B43906C067052450955C41082C6706860C7128594EC847300EDFFC38F09E0C04DBF478623DE7B60907A02262FBF47F169C1247183981F2FD9F8F798C0F84743336707FF75B9C1E2184CC145D301883F106A53FDFB6F43BF7967F4870BE3988E6081E3D80ECDD02F810E5A3CADE41E35AB0E7D3DA4CD3893B73F96CEF5300DC2A0DF9FFFF1FF0D80F7E1419E00EB1FA120F0F5B8163A1CF041860BE71F60F",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a348_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a348_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a348_PORTADATAOUT_bus\);

-- Location: LABCELL_X63_Y17_N48
\aud_mono~102\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~102_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a348~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a380~portadataout\) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a348~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a380~portadataout\ & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a348~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a332~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a364~portadataout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a348~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a332~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a364~portadataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111100010001000100011101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a380~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a332~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a364~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a348~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	combout => \aud_mono~102_combout\);

-- Location: LABCELL_X42_Y25_N0
\aud_mono~104\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~104_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w12_n7_mux_dataout~0_combout\ & ( \aud_mono~102_combout\ & ( ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & ((\aud_mono~101_combout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & (\aud_mono~103_combout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2)) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w12_n7_mux_dataout~0_combout\ & ( \aud_mono~102_combout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2)) # (\aud_mono~101_combout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & (\aud_mono~103_combout\ & 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2))))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w12_n7_mux_dataout~0_combout\ & ( !\aud_mono~102_combout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & (((\aud_mono~101_combout\ & !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2))))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2))) # (\aud_mono~103_combout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w12_n7_mux_dataout~0_combout\ & ( !\aud_mono~102_combout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & ((\aud_mono~101_combout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & 
-- (\aud_mono~103_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100000000001101010000111100110101111100000011010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_aud_mono~103_combout\,
	datab => \ALT_INV_aud_mono~101_combout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(3),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w12_n7_mux_dataout~0_combout\,
	dataf => \ALT_INV_aud_mono~102_combout\,
	combout => \aud_mono~104_combout\);

-- Location: M10K_X38_Y21_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a188\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "1F8078FF01FFF000781FF0023FF8007FE1F81F078E3C01FE07E00FF0E3E0FF7000079FF0607FFE00E1F1C0000FFFF0407C08E007DFCE3E383F3E3FFF007C2301F3F9FFF80000E0703E70F0003FFFFC0001FFFC00FFFE00003CC007988C0003FCFF800181E100FF006000601C7F1FFC00001F0F8007FE00183FE1E0FE3FFC003F87E00007F0180F01C000003FFE04601C6007FC000039CF1FC1FF00FE03C7E01C7FC0000F01F01F8C3F03078383F800FFE0FDC67000F07FFE1F301E060FFC00001C43C7E01FFFE000F0700E3FFC380781FC0001FF800FFFE7FC007FF01C601E000001FF800E1F003C3C03C003C01E3F8C0DBFC047FFE007F8003FFFF870FE3FFE",
	mem_init2 => "01FF03F79F0E39FE307FFFC7C038F001CF3C0E0001F000E03FC000001F00F3FFFE081F3001FC7FCE0FE3FFC03FFC1FF80C3FE1E381FF0008078E0039F781C8003F801F07F800000FFF003F8E0E0FC001FFFFC0C3F8FFE01FFF9FFC061FFC01FFFFF80400FF81FFFFFF00018F800FE7FF80F83FF83FFF3FE0187FE003FFFDF07C0FFE07FFFFF8000F1E001F1FF800001FF05FFFF8000001E007F9FF8000007EFFCFFF8000FC000FFFFFF1F01F83FFF8FFFC003FC007FFFFFE00001CFFFFEFFC0000FC003FFFFFE01803F43FFE1FFC001FE007FE7FFE7E1FE07FFE07FC001FC00383FFFF800007FF8FFFE000001FF001FFFFFE1E07E00FFF07F8387FF81FEE3FFF",
	mem_init1 => "000007FFFFF03F8000FF801FF3FFF0E003FFFFFE3FC001E7F0038C7EFF0E0038FFFF00FE001FFF0071C3FFE080FF01FFF01FF861FFE03FF80FFE1C0FFE0FFF83FF8607FF01FFC07FE003FFC07FF01FF0207FF83FFC0FFF001FFC007E03FF8001FF001FFFFFE0007FC007FC7FF8000FFDE0FE3FFE0003FE707FFFE00401FF1FFFFFFE0007FF001F81FF8001FFFFFFFDFFC0001FFE07FFFFF80007F8007FFFFF80007800FFFFFE0001FFFFFFE3FF00000FC7FFFFFFE00003FFFFFCFFE00007FFFFFF1FC00001FFFFFF807800007FFFFFE11FF0201FFFBFE0FFF80007F800FFFFF8001FFFFFFE018000007FFFFFF878C0001FFF0180FFF0003FF807F0070001FFFF",
	mem_init0 => "CFFF00000001FFF03F8FFFC001FFC003FFFFF0007FFC07FFF0700007FF03F001FFE00010FFFFF9FC00187FF03FFF03F800FFC038FC000FFFFFFE0FE0003FF84187E1FFFC3FF003FF0003FDFCFFE0E0000FFF01FFFEFFFF1FE00007C200FFFFFFC1C00003FFC01FFF1FFF81FE003FE1803FFFFFFFFBC0007FE00F8FEFFFF3FF800478001FF9FFFC0FF8003FFC01FFF87FE01FFC03FF0000FFFFFFC07C010FFF0036FFFFFC0FF80007E000FF3FFFC1FE0001FF0007FF8FFC03FF007F70000FDFE7F01FF001FFC00787F7FC01FFC001FC000FE1FFF83FF0003CFE00FFF1FF803EC0000F00E0F8FCFF01FFC007F000387FFFF007FF007FE31CF80FFFC1FE00007FC0",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a188_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a188_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a188_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y23_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a140\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "9681807FF31134FF7001F00EF3FF3980001FDA4804F3BEC901CFFC0C89F3F48714E1201FD9656079CFA41CE3DE78D0063C6241FC60100C99973FFFD8F5BA2E387FE3C5B0E13E6078E93B1B1E7DFFD6D8F30037BFE24077FE8138FDFECD1F9FBD8103700F731F30173BFF318FCBE6D0376E60F1E5AA98F1F899C70DE6CD07E03750810F2138FAB7A18039EC03FCFF80019FF1619F3B5060388C19CFF98313FBE4C4218FF8C00CCFF808CFFFC0C447C1003FF3D189767E180CFADF04446001FB9F7000023FE62BF9FE18C47DEE1F07F1000CF6FB603FFB86033523FF119DC8331D61F49C0FFF84CFFC96B33EE3C201CFCC603FD5D31FFFD631EC97CC034C7F0707",
	mem_init2 => "ECFE46003C4EE7FDF83B138F780CC6623307C7F03F3FA00655F301F42633B9180234F3800007EF3B180005CE99803F1B1DF9E13B99C1DBCBA67DA20911D1FD984997DD80011167DC881869D320C6F71DB0C01493CFE0C230EFFEC10EFEECC7C040F3FFC4000C7FC0A16447C9FD012BEFEB6067FE2E069602C99FDD187F2F05E2303FEBE8A27578A230AA2153CF0B34FD00CB73CF7B3D4F532CACAC310EB515435F1C7912D9E87199699899959A8599675832CF83C8DB7CCFCCACD03B8BBF6D4C4EA6A67E36799E6181774BE4E732877779CCAE15730CC302FC203807CBF808078B266C0790FF1F5C0711FC00001FC52336E5CFFFFC0181213FC4800FFD1E2661",
	mem_init1 => "FFC3F0606711C7A5E1C718E02F19BC30F800F09E6F60E67F9FFA37713EC060CFF9987B30E8CFF182CB1FC47B8CFFFF878323F63CD80321FFC6C6601CDD8DC7320C467643F87C66701A87D1827C73E47B0447D84F80F01EFB4C7F83D2F7FFB939328CF80266A71E507B38C2003BC567F9C19E44B8785BD4307C5C7C387FD7FD9A18EDF45E67D2C18382E9F71D5C3E9961BD8193E10F2FBE1FBD193EE65617BD81FED1F3BBF3E2CDCE0F2134EC87F3134FCC67F9920E12502611F08705F26013CF6AEE030E898EC02911D9003E9AB665C21F894AC72677B193FC931AC1DF20D095A20F73926FBFF2A61A0AA3B5D339B4E8BC271604B3DDDCAC760FA22EB7452D24",
	mem_init0 => "7E027BE12DB6E5167FF844ECC79027A30D843B0E67FF35C86D29C4211C74E72833D3784CC521F0C841EC37B67B9D01484B3663F11BACB1CFAE5DE2F6986197787187F5D5081F9C3C3E05EDFCE011AC33F7D9C6EF85D7A22FBF3F98F066B08BDA7C37C381C22E4B227850C0CFC2D5AB45F421CE73D0CDBB38FA1883C440FB8716BA57740024E0B44F85C843CC00FC73D47C3773C0663FDCEF7D0CBF9EB447F9ED8EC02B4005A0E4E8213D681CBC5126DF91FEE7A3B01B1AC70E0C8F970CC487BFE5A66E4FE3C51FD9106E8E00F72CCFF5CE37140BE90389F0E122839C8FBE7FE70B8F02CDF9F0339B21978E3C88231F20F5201FFE04DE600064FBB83F7019023F",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a140_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a140_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a140_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y27_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a172\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "07C7BE1C07FE0004101F8F87FFF007FC00FE020F81FFFFE03FC0007F31FF80FFFC1FFFF000F000FE01FFF00E70004FC1FFE03FFF807FC001F000FC1FFFFFC1FFCE07F01FFCCFFFC01FF01FF8001F07FF0E00FC00003C0F8707FFFC07FF003E000F80FFFFFC1FC0003F11FFC0FFFC07FF07038001F800FFE01EE001F801F0603FFF8C7FC003C000FE07BFFFE3F8070FF007F806FF807FF80E10000F803E0E00FC00F80007800FFFF809FC037F001F807FEFFC1F80007E21FFC0E7F807FC0F800001FC0FE1C07FC007C000F0E07FCFC1FFC007C000F9E7F8FFE7E00037F19FFC07F601FF802201F01F00060F00437C7F81C7E066187811E3980FC01F9C3C067C0F",
	mem_init2 => "0004E000F860E7FF83FF80078040E1CFF1F90FC00070007FF01FC3C1FFF807C0001C67FE7FC0FC00F8081FD000FFF87FF000E18F0318E77FFE1F0018000FF0E07F7F03F8007981C06007C3FF0780018003F9F039DFE0FC003F80623823F833C7FE00000C3FFF03FFE0187C07C0300FC10E1FF03FE0000003CFE27FFF683F380E033070070E7F83E000019FC7E71E1FF807FCC101E77C07FBF7E01F1C001E7FF8D9FFFE01C80F82779F07FC227C1F99E1800F0F071F3F806704303807E0433104066004000F07CCDE1F807F8C786180F807EC63C3FC09C60DE1E0610FE043FC3FB8F79E0E1E18763E1EE00E01F2267F07819CCC47BC0F001C1184CF9E7EF8FC24",
	mem_init1 => "758C1CC33983C1CFBEE641666113F1E7E31FB90F3187F004F80E7A3B9F0041FC603F20F7CFCC860433DFD8C42D9ECDE380083B9DCFC24BE1F039DD878FEE3627C6327BF185989AB1F99CFCFF042F5337F61FC070F43F027A7A16BE767BEF9B090AA68087390998A593DF20EC4E17D994F3CFF8E6F61A78D282C45E6C6780332975282F9CF06608DD0C08EF3181FB639E272DDE5B7CF8E5879CC390FC58C003E01839E0C07FF8070C06001003FCF03C74C181987F980400309C0C800E01D900640F013210C071FE1040831D871C18060041C22107F0C18E0660FFC063D9FFC0C0FE018F89C00FC3F8DFC1FE1CF1C84D4630FE1BBE1E238E3DEC3239818206661F",
	mem_init0 => "F38001307FDBA1F871FF3EEC8C0E8383C01807C84670C41E6604FF03BF36FE1F81C07FFF7F06F8371DE07FF33FC039CFC8E079C203FFC309049F0C0C000721F87EFBA7EDFC78FEFBF040CFF4E017A08F8223C4087E1EFF60FEDFB030CFB7A1F7C0C6C57B3C18C3C1306BE0861F3870F1FCF93D3DE3DC78F034187FE0EFCCF861F307C0831049FC00079F80FA1129FB87F931B07ED62EC1046271F1DD84272105DC7C0632F73331F98763FBCE071A2FB2D03FF161899AD6F9179E003F0335963A2BF265D8F442D75C8D305EF81FFD8B4F4573AEC46F809C2722F5AEC3710C1F806672CE8133BA19C7A594233C42E9CC1F69686791669B9723497A13EFA30C0713",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a172_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a172_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a172_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y19_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a156\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "4D7BF9E35EDC3616913B8D284D8639F8A1C3C6D79E00FAEB5F98653060CDB2539FEB452B3799C9E903DB55CC8010BDB39F90C201E917DB1F9318860F3DD0844C0780F93FFFF8CC83C03324CBBF863E60738C4CE6464E01F0CFC3F01E67421C3E16BB4C337347BC0F1F64D3380FF0CF9E6E18214638E08D443707E74AA684FFFC21E03608B22F1FE0F7A5918F7BB2267DFCCFD26F93C65D2778F884DEF7CEC7E5578D8162168DCD452AFF7C6D2610B77B3230C7454DFA685BC3E1F10B4A5EEDB7F82BBA708B3C931F779A28585B939691E8B85D9108302466E674D229CED882659F07BA6B63149261E5CF1988DD2E97BA94E187B923CED73DA2D50B322EF6781C",
	mem_init2 => "38B600C30FF03FE300000004FFB0F8801EFF8E01F80FCF8C380E0493FC0003FFF83F84001E03818879C7EC30FE1FC3E7BF1FFFF3F3A00C7E0FF8F83EE7B968C407C11799CCA3F0FDC7C2F01E5F9E7F071C8CC5E781F9C0E463107F87E078EF0C83A2780059F361C3F00183E3FCC8FF87600387C3F8F999E858C1B0F08101E1FC3FBD8399E7F860181ECFA433B3786C0C1001FFF18CE3AC007CBFDCB339C10E669EDA003C7F0CF0C67FF3001D0937DD2E7A9EAC749BE6F5007E3C3F3F8639F1C3C0383C1E68FDE045E07BBB679107E36DDC7FDCF8676B279A1FCC39798DC9DFE229F90867071E1F7BDAC0E6C3E14BDE0610018E1778623C1BC647CEB1F00ED0F8",
	mem_init1 => "BB77B8E20645459F38C70E633330787F2773786830F83DD9D11083DFB274B8C4F4325A6DDD8FFB00EF0F00E79FBE3B247300F87865E3E3F07C67C1C60167079E3E1FFF7C5A7819E03800FBE7B323838006CF1E8E187FFE7C1E40382030F77391C211870F820F8E3DFFFD1C79B6183071E6F93F4183818383071E6FCCCB559C383C3970F0A9FF99F1E30021D3C30F0FD1171E3C11302E78FC38F8F071F1E3E3C793979F8F9F0F5C060C3C1467C44A3675ECE9C3E1D38E4E8387050D4E12D41D24686850F660E0A8E16022629AD8BF01090E658622AC24287D537B77E6B022626ADB1B0FC7CFE788070F0F1638FE7020E1C7C389FF9C300030C3FEC7000E3CFC38",
	mem_init0 => "F180C7FFC70E1E3C7FFDF3C000278F367BD8F1E0EBCF9F9E3E3C7800F3C7FC0E020698FDFBE300CC0E4E327CFADB2063C0851A7E1873066381F68E200F839E31E4718EB07E718038E7F98738E700C7BDF210C55B610FFFBCED8C331C039FF71C7186731C5E4F300031FF03FA49C6D08E7146294632B229E93AD73CEE12C73CFF18E718803DE7DC009DFF0C219CE389379CE3AE711C61925BCD810CF39C61CA7FC0A38B78C7FFFC00047BC70F7EF180C0FFFFC77B060003FFFEF80319EF007FFF905821CF001FFF9800FFF98C3EFFE19039FFF00E18C7F9C4FD32068F37E007C7FC081FC7FC421CF7B007FE7F8EF4060207FC3E70090EFE20F7FFE0C071FE06B6",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a156_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a156_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a156_PORTADATAOUT_bus\);

-- Location: MLABCELL_X47_Y23_N48
\aud_mono~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~105_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a156~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a172~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a188~portadataout\)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a156~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a172~portadataout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a188~portadataout\)) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a156~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a140~portadataout\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a156~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a140~portadataout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100001111110011111100010001110111010001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a188~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a140~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a172~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a156~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	combout => \aud_mono~105_combout\);

-- Location: LABCELL_X36_Y29_N30
\aud_mono[12]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono[12]~5_combout\ = ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(3),
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	combout => \aud_mono[12]~5_combout\);

-- Location: LABCELL_X37_Y29_N12
\aud_mono~110\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~110_combout\ = ( \aud_mono~105_combout\ & ( \aud_mono[12]~5_combout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4)) # (\aud_mono~104_combout\) ) ) ) # ( !\aud_mono~105_combout\ & ( \aud_mono[12]~5_combout\ & ( 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & \aud_mono~104_combout\) ) ) ) # ( \aud_mono~105_combout\ & ( !\aud_mono[12]~5_combout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & 
-- (\aud_mono~109_combout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & ((\aud_mono~104_combout\))) ) ) ) # ( !\aud_mono~105_combout\ & ( !\aud_mono[12]~5_combout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & (\aud_mono~109_combout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & ((\aud_mono~104_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111010001110100011100000011000000111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_aud_mono~109_combout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(4),
	datac => \ALT_INV_aud_mono~104_combout\,
	datae => \ALT_INV_aud_mono~105_combout\,
	dataf => \ALT_INV_aud_mono[12]~5_combout\,
	combout => \aud_mono~110_combout\);

-- Location: FF_X37_Y29_N14
\aud_mono[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \aud_mono~110_combout\,
	sclr => \sw[8]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => aud_mono(12));

-- Location: LABCELL_X36_Y29_N45
\sound|da_data_out[12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sound|da_data_out[12]~feeder_combout\ = ( aud_mono(12) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_aud_mono(12),
	combout => \sound|da_data_out[12]~feeder_combout\);

-- Location: FF_X36_Y29_N47
\sound|da_data_out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	d => \sound|da_data_out[12]~feeder_combout\,
	ena => \sound|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sound|da_data_out\(12));

-- Location: M10K_X49_Y5_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a152\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "9E236B180167FF1ADC221033278C3A7DC6D13D0634D4A958214DFA7ED9CD807FD2E5C82A104EE38A13F081EFF242F0311DC45B93B12F9224E776994EFB6B95F19383B0C34D6887AA3179071F7CEC7EDA1D3670C6036CA68B44BE274F442D64A0EBA6F754B65261684713DB0C7B36DEBA37B81A2B452FA5D9DCF320425F708F8ACE808F682DC7896BC2E307C400CE3D41DF1457C43347320CD6A267D42EF9E6CF19E32FFAAC5E0779E3A5962B3AA6411A5FA72A2A0B60BD2269DB8B9EE4AD608E77C3813CEC2817E0F0F0031806711AEB66E66AC03A0831AFF7093496C58151B3CAA52993B89C4874569CD8F12ECA938F1CC8D598D1C987A1A58158AD9342D646",
	mem_init2 => "DB697661C4BE2F4C9FC1F0A110C5D1D88D858A0887CF50D24D6AED6B9DF761B3E8FABCAB4677966A91363CE20DE026A762DC9E3B2259126BAFD49D2FFF4F342D5235780A951C02C2E16ED32A0CD10C992B3E5FCC089C5DD824339BADE143F916B94428400991384319F107F3164F91560E85021DC82A498BEB0478F655234AFCA10F5A117E33CD29713E3B8175817B83F6290CA992FB2FEBDC1FB5F19BB6C447E67C044D0930F05997453B252B959FEF78E30BF79C6ADD1A939FDFDC223F12D2FA7AE4EE1B96A71A4839EA32A4A9EAC94FA53AFEF036197CD4B1734CA8D23C2C8302BEB805B114F027B4F9D673F4140FA6E498E60453C4BF37CB9E427B654304",
	mem_init1 => "81F2B865D3A04CEF9DC081435F98B44BCFAB1C26B41DEB278810E530857BCDFF5F84454E58174DA3141C99E32A6E22EECB7DD4552E1D07BF364ECDD88C55B6F55A41156C479FB0E929889756BBF15C0A2E59864E2599ACE1F802CBB0AEB7E34F7465F4E4900B3D69C76B6C2E104FAFC3042B82A8DDE5A66FBBC4E49EE4EC54EB4E5A93AFBE3CDF5C2B752F0863A6A15076EE4DB68C4918240A87644EEC0AD23A159C3B9C6D41D6B04899F0E892AA766F6B498129B62D293AB6BB13A3A162F5811001AF11239F2CAFB8218C60E3C61FFC36E71E65CFF5CC9C55ADB72E72F83188152228D3F16EB2BAD1FCB23CD032F24036F8CD2008A4C97C54DCA65DB2FE54DD",
	mem_init0 => "0A689B5FD0B7770FC72FF54620B7EB5F2BE5F105F315F95F5FBDBB210AA9FC2AB385BE187C9B24FD6FFA670F0DC293529E9058D27C499EF8DBC25C047B9BC029AA0A554EC63E7F53D071D78B7C5A0981CC9F292B6D569FA6A6B5912FC14EC1CA57D79EEC26A5DF8A873EF262393AF6418C4C791675B3BA8BEAA838D05203E260F7A3901F7E20C0139056B60ED2039E3318C31414FECB19AB5A6B02515E55E59B584B66BC13C34F768C8807AB6A6D2B3E7A9BFC7B20A321ED6C4361D3AF78C64567DC2C867F3DA873E7C4C726A38D7CA612CAE69602955DC5877762896F081F107713F5FFBA7F08AD33FBF27A9941849D515D827A70297546A4A43F717901776B",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a152_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a152_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a152_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y11_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a136\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "D41AFC56C2702A5AE91F1CA035F9A01FB4470E9B92F5134E5319F91665860EA55D27DD03A47955B1B994793D404502C9304810715A2B2486FB3D4A7146C761C0C7752B8D49E3D0A21E8D9F636FF2C514B97F223C3F35F2CD9DA2F656987A72BA5C5B5747BD672EEC8659FCDEB4A60E4EEC9C193E486C91961A5B1BB620E88411BD2931C6E568DDBDEE2930CEEA830E0757522C81E7FEACB823C4B4797154AFFA80F49162F4D6FDF99B173D9282B3BB10889FEE159B1A9EDDF4FB34744D31BF907B9D68E592B58C60FC25EB7C3E0F9CD50DB1A8E51100A195C1507B5F3FCB08C3F9500364347339267CCE6BBBD1BB4EBDE3388936DC46AD6416FF696EA41625D0",
	mem_init2 => "4726C059BDFCE678FAC519A63D37E0ED87C9764901C5EDA4E06BE2C5CC88342C8EF690C36BBBCA92C831B24FF0C5F64F36BBC55E81D0442DF33CE1C61479400DB046F34FE19029E88E185B1B3C4782D657CCEE379F0D3C2973A99A7D5AA032291EAA6BD5DA7B90E3E7EEEE96128F2DAFB584428F005035658AD793407098C99B77BC4DA3A1350705FDD78F2D53032108700C85E2626527CFE9C7B705532C43E39BB2BC2754113CE18741158BEC57B4428A17CCE452B36BE2AD5197720B15550B631D2AC0957CAD3FD0D6737D6C49F5E7043A9C2B88A41C68CE1D2E965F92BEDA1ADCE493624039A185B5914FF5E005368710EFBA217FF06D199B0832DE4172B8",
	mem_init1 => "2AE3D3E18EEBCB8A55374E624920FCB6509810236E334670137115D0BDFE7B9AB67C6436D43AAA90A02DA5513BE2638F726324CA3D503033FBA1FAD707ECB4FBF203B86027D99845B68F8A860EB0A0568BEF7E0FEAB6DC0755A70BBB8E3C3725CE6F6C02945F1ACD90E7C3EE13ECB1298F649EF830E92EC0011F05F610D189452A9DE0E14DF79753D3E7C38ED4913B49F3A49937420AC66B8B5CF6FB9148FEB57A9EB7789B7EED08F906F22C6D856F8F9875B1552DC6AD1AF6860E5B81F77174A4CDE6F93C4EFF60AED576DB785C94F45CDD23E63245798E291F6856C3A6631CF6F005944C65B88D6A8C4152465C0CB606B53852780FAC222BBECE2D95BC9A65",
	mem_init0 => "488635A4D60FA21FBB57A1F361B210ECD4623D611FA23FEB352862B81F1EEDEFAF7365B8CAF5C6A2FBB5DEF42D0D6E619559C35CAE248F2D26FEB5835487F9FE3B301246E4C14292857F0FD97BA32338C78B1D739D2D75A8616821D5E8AEE28B708C6FD503CBB6D2149431834E2E28DFFDD480C43008758096A916E9C9CB60398527296E9BE23D6D3A7BF461122B57A528955C6BA9ED2E4D945BB758E1FF6C6B6F7A0479BF3F5ED178D746A6047CFBA8E9765D602680108F5BB9F80E235DC5F80F1AAE815767D6E54719F6B1EAFE85AA15046BD085B8BCB6C44CAEA805D17BCB1C141FE45F2CB557B16D40CEBB065D040352D9F748DF0102310DDABF0A28AAD6",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a136_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a136_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a136_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y15_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a168\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "B6ECB5ED7B69C8A1F68EA34011D2965489E3AD728583D7EA5AC836CBD9BD87E190F860F75A449BB60707560C67C965CECBF705638E2BD5A2F5A841FC2A8C5B0D671629E080DBB461B13F99BA2B5C95785A6CBB56989A28EE3401306907B4C7048FEF72568FC6313D527CB158C4A8E2B5716AC611A9D25FAD5526480B902066F228DF261C6BCB3741C69BB868DA126F4C3F95E614AB7DB92C080A4FD63FF2F685160095AF926664799CFE5D51150DEE715A73413D83DA9DC7D9AB44A8BF2B838EDF79F8EC58942C8EF2027D80D49125F94103C164B2B523260FC9AA34E73430B415B1C4852203F6635AB4B3B9876BCF4063300D114D6164F574CE5E4F57854146",
	mem_init2 => "6C26A1F510DD91A94D53912D6C43B082A5D9ECE3CDAE8E55402003FA2D6F19F245D5F9286DA2CD58CF6D1DD514582EA388B98C9E1123EFDDD78F12005DB98161714F23C833CDB7E307F075982E4A46A50BB3F3165B68651D1A01A91EB07E341536C96524792A23CD7095FCCFA4B646450D8302654DC3E9CE2ABE744B2C443F8B048C1992110D023753D4AB4F6583FB780F0157CE9C2835065228414380713364CD9E76F8826CEB9DA9327FCD1839D04E588F06BE4AAE70424DEA404FF29432367C4CC6532B3F8F97F7A9A974F8BF282016956CAD77BE2E6C64D7E6D3839DEBE783922A50D3DEEDB2B025782BC4721649400C6D006251495AE746141B45666038",
	mem_init1 => "8DFE78BC51914985BB5F805257A06B055AA9072A2AD6C3954B5501FCA6F50697DB0484DC133A14FA46C76D22F35860A07960530278474C8BF747493968604DE35C18C7926C6EC7014EE93BC12522A1BD61336C6553CB3619F7C34AC1A6D2273388E623AFA5ED5613B73890CC428FB82AF686302D4B3132BB55B35D67C8926FD32A866F29571D910A8E32B586C28CF12306392059707747523B518C7DE7FBAACB3B94B8999E39EBF8C7C31F3D4D8963B5C278EFEA4450994775676B624608C19A776FE2C7384F71A82007528CCE2E4E1F541C32E27CE658E7E3C27D8B5FDAA50E0A18BC3093E2198F88C99869A2035C7077B683C772F6EC50BE310B702FF7958E",
	mem_init0 => "090C3699F72EE78AAF767CDA03BDB7E2009DA242B7491DBB9588C57D9D0C03DDA80FA6E3CAD68EDF6249417BAA9BBBB373DD9B706E1229A01035A4D97F518C99798055EA1B79CDD78F2062D32D88565881994FE47E6D5D375B9C10EB1DB8B92649B292A026C50FC4EC6000B4877AE960515C421B7ADC63ED8DC0AF9C5298EA18175AF4C1839E3C77627E3B8E558923BF68161AC3E1DCB46131899F97ADE77D7705264F416B3DF6592FDCBDBC486E0F8BDCF121764F23AF9D539B8C50FE75CAB78DBF58F7A97A6A8F4870733089B1EA4EC6BA0289445F0B71AFDB466A1DA5E36F3AD928A4B37DBD795CBC84B25384E87B817D70434C075B7AF0C1FCB16DBF02C1",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a168_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a168_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a168_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y13_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a184\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "48BE3339BBD8042CF5F1D334DAC5CEDF51AC0A7DA27B7D310C49CF5352F194D694E6E7C18C25AD9D88EE8CD5365768A21DD7C6BE296EC2DCC613C1447DFA48FEC9159D8F74DDAE2327F32695DB2ADB7081708EDB63F0C686299B642E0092D84D8DA1EE2402AC3D4E445113A3F5580BC9E8E478A3AD22B02C68D96F41DB41F8BFCDE4FA3531D35FD9FD7F08DA1E69E1FC97137BB43C3BEC6C39C175C71279B86EF4896EF88233AA991176C718110EE7CC6A680F015CA2363E2EDEE7D06A3E93D1424E37D819982FFDCD10C9AF03F49475840A916ABF5B28A2FED496AA4099BBA5E84FF5A2E9D03B6829D4C3AF9022664849A1CC5A69E1C0FB4D30C28878663082",
	mem_init2 => "B869794B07A6B4B86429383E92C75C44960504B19F3857D3D97C63CD8A7E5BFE3705937D7996F0BC9E9F8E48F20C1A7DB834ECD8CA0A2153F6FBA2DB32C14F7A134CF71D39BB1EA800446FA7B30CC212E59CE355C210CE7FFF36ED4EE56F2990C6CE23CCFE17FCAFA7A3518B900629D5A3673F5E3B259F0776CB03AFDE0BCBDCCDC036AFC38958D31049B0D8909F153601576D9B50850FF3E7A71D4781829A85807C153AF1ACFD034867AF36B6BE86C075DA476C54BD62FA816910B3A22DD5E92EE00EAECCC5336561D6A83DBF8ED54E638043489CF2C2206CCB3C9CCA4C1FAA982D1060B0CADC9303200F1203E5BD090BA728B3A1CFA6969D40D875F9EF33CD",
	mem_init1 => "5C4CADBB901E6AB3889495BBA04C7B118110A608226072A1D78221E115DDEC6BEF72B05184D4BE269472901D784458DE778D45815FBBEF4752C62D6274695E35DD9353B53EF884AD64003C4020CD418B4F6B71ED175D68CFFBD5A04AEEBB21C5F7EB9EEF0D27DAAA5A40BD6C0D4EC07D27D61EC5201A2FD603841BC25DA80F23DE5FDD62C53639AD09BC17B67229ED384D6BD386B69386020FB50CB141251DE04B502021D5F24570DE2054281C605AC2853005D2A0054E2079BCCA4E3EEBD9E0294C5B9D4C373C3A2732B2C86B0A761347FA5FBE55A38A8E22597EE230978F7E46331DDE6E0397EF55660CB1CF402E84A82F9DE8BF6E37D0CDBC8A8D9B08CAEB",
	mem_init0 => "CBC26D3B382B6DDAA38D15566B9068FBCE83F727194D3DD9F82086A0AD6BF2EF0C10B870FE1E286A50264488EF3A5737498CF8BF9F4C5200AC92186F1DA87764772D2872A051F817BAD5AD15195EECA08997468A5280D17463A1353CC286A2006E5853F16BE45E8A1C18E9E6A527466CA0F95B93F914C322F85FD86313B20284744ADE8C7E0E1DADC84970AD37E47E79A94537E077B0F9A8C18057C067961720B689DB491CE89D9CC284CDB4292595C4C36A5E51B176793927A4EA5905269BCB2C30C12078DB473F0D35F07EA631C9BA78CDEFCA4FB34C1637CE839EA963B9A06F3742FA18F02BCF10FFAD2213B91006108C7310DAF5141AB2E88122E51E8E47",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a184_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a184_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a184_PORTADATAOUT_bus\);

-- Location: LABCELL_X43_Y15_N36
\aud_mono~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~85_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a184~portadataout\ & ( 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a168~portadataout\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a184~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a136~portadataout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a152~portadataout\)) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a184~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a168~portadataout\) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a184~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a136~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a152~portadataout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000000001100110000011101000111010011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a152~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a136~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a168~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a184~portadataout\,
	combout => \aud_mono~85_combout\);

-- Location: M10K_X41_Y59_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a424\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "929440791FF4FD09FB1AE263E1F237F55139FE0F473C87E33D85653F2EA4E992218D484059AF9C3EB3B14CBD671844414A661A9488B71928D20DB0A9EF2ADD2C7D11097A6BC333C131C7DB1BAEFFA334062A38198206D6FA5924CA3E3C7D9A93171B0A7DA4C6F32788273EFD40D404FE70C6B74936C6F7205B79A3A58952137EC69F44F0B3CFBCB469DF91DF10C42A1FBA58E320CCC564077B6C723F846B30C966D77EDAF433FABDEE182FFE0A35D9EB5A71E824277D601C700933D85F3969E0B42FCC0183F0615C162A5B7DCBDF6DCB5F82908F49404F488B267FB417FE0B52F108EAF827BFE5843FB1B60CC011DB1B91BD66734811ECCE9D4D13C74697CF89",
	mem_init2 => "2304175BB3385978F9A153BC6B128540AB54EC17D854862730BB85D498CF3E11C3A78290BC3C32076E8CD71A6C5A6E4B6B2655AAD184E1D3B6D032226E030563AA60E5E4F5D282F79B5166E6ADC0A9A2A0768B1D736EE9AAC6201AF8FD95D565B543B93CBECA7D5952A8F8404A463039A10B265C56317B7EC0A70E41E86713AF1C14EDE5BEF94E18590F7BE417F32AF552400097BD51989E44D55516E5199543B90C55363B09F4E54805F0EA81B29DC1E7E9ADCD4000A4DD1A69A5EE5217755BED202C839BCD502AA347E886CE4ECF85DD361339B123616135B37EBE3184F064F07E1157E4F5760DAA52249465BCD1118BC7FFA654D4381ADA8ECFBDADB74ED7",
	mem_init1 => "216662FF3ED45BFF41F6218284BDB9DFEAF8DA7C3B0458569522EDABF2A9AEBA9B34200A20F4B84F156353095E0A8F694D18362CB256EE718AFBCE87CD3961551BFAFAB13CF4AB83B5998C62E0210DAEA44109C2C55B516AD7024460F14D58A88E53F5010A395891DF3C4B5EAB8ABD99FE34289933D621E6BAC9E28B9E57DD429907BA0B4A1867B80053D6838094A42D1D68E946C24EF1ED3AA70337F56934F50F57328BAC75530F77A2804AE22FAD6AB666B05F96A73F785A889B7A04E2D1D5083AD92ECEAE022D8515A953329F57B57D6ADEF62CFA9755EC9E45F862D5DAFC3BAA49380064DA6FBBB323405B4FEF7497FD9243F88A8990AFE1605B92010F64",
	mem_init0 => "1F34F517A074EEE2659E962AA997B39645CF14D484D175CCA10BB41B3018FF891401DE64098E8275AFDC6BC0B2D4D4EE44705C7570676663AA7810248DDDA6F08A885A9B0125C239EC04B964129E7525D1A423777DE2ABC853557AAF890546EC72EFC3702869BEA432F8D085B3159935336B31A47C6F16334FF7F2BD7FC34ABA276FA3C7571EDEF0771396DF57A978E05D6D23ECA75CE59AAD14C0C4178BC72A30A55135966808A2BA4141ED93EB68EA71F546D4622B7EACEB4C5C71C2C7E01C938F2B0A3B28D3D2133F0ED333E0B2C74E7121ED7D449F3BE615D2FC4E7312DFBB0AA237C30B8A431FBFCD3C6DCF5A81EE549D3506B4567A84ED45206EC6C5AA",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a424_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a424_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a424_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y62_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a408\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "A888FE96140261BE0E56A49144C8D9FB8A69B3CB2E1DEBAA78D60E14FC2929AF7EFAF7C9BDEB1FDCF511AADDB31E94D51903757208A1F70CC5EF288087B098C0191A5A9185C4AA754DF07EB9EEB3EB8DEAD7B9A016A7298797562BA87FF0091256ECB547B80CE3DBF8F2A89B520C9FEF3489F94F010082B52B54C635AF4AC695B94D4DFED51F432C84489A376BEA76D347D6D9AE4907DE3239AF19D4F607F471149B151CCCA0A97C84E7644C70400FEDD1C8BF44EA06AD4A5E532AF7FF600C7287D4C37B23D6CDDBEA8D2A7D872BD12F7DC19A3D1779B3C4BBC6B54CC69737D52736CC3AEF82A74E93210CD75883BAD69B1DDD70C88EE6CE6A2AE9411EE9E941",
	mem_init2 => "3CBECFDD667AA7D24EEAFA4ADFA7A37EC7D4AA11E1E5393EC0560D84F520D11397B277F84AB4F82704363046D0523FD336369DDB8248C86C2D90FAE3BBFA9E0342EE07A8685CB9D86E6DEEF3C71783D29F2AF3AD4F545655FCF0FC64A71FE5568FAC6270EC49C82BE82BEFF38691E8C96722634C8924AE9B3D8E511683D9C8BFE3EC64FA7DEB6203F1D01600B927A0C28468C5E9AFA96BDC6D710810B9F99D3765C334AAA040219FB4C7EADE32BEB79945905D2F39A72335FB8288A9416C9E46A705C3CB40CC34DA74BDE73F66A77CCE3D1E0153BA0EE6D001034F24D3BC982776C9FDF12B122859979F333C0400408082D9C3A4BCE08855E80553F3E36578C3",
	mem_init1 => "E3FF3645B96D761B6EE46A4D588C298B2E8B93F5B665EDA4C8380E5A3924F88681931401E47A3BFF36722978753E2DCD602181915B6232F3255FDB9A6BE249D3BA0684FF4EB120AB4BA0FE4F06E0F966058D517E6956276B62FA21E7058CBDBFF643F2F4379CAD9F29617033128AF2436D66EB97206BEFADDC058C1738FF89B6D031046ECF0BCAC1656849F744FD4D5681BD2229E413C6F3EBFA068E6D4006B10FA08F5A3D1A347233501EE0119E2D0A75D08C2E0683C7587FE33873EDF81BB3CDFA283719BD432AE81312A10C10A7F6F8C345B8CF2DA71EFD62D1A21EF5A6BAFAAE6F7C7D07FE4639532C4CF8D2BE76185ADE11B7642D1571AEC8945A03A0D6",
	mem_init0 => "62494A034167FB244F90103311A2ECA6273C21775838D08DCDB998FBA17BBBAB24AD0A58008D6DFF3E0BA6ED2209CD2B0E471FC4BA3E15067408550C9CC88C846591B8CE8A3FF4CFAB59AE53BD82FF8898DE3977E4747562648CF4A0325CCAC599E2A0D108BD870D2FD27D5D4CB8BF1AB887C11A44E532355DE67EACFBC406D3F9FAAE53A9CCD39F8B8170ABFF60295CF313C819B5242A5A90AA8AA0C6031051A0457AAE6B94A0A999663160438633DB7469BD00249428AFD3EFA2C2B559BABAB61769F5085BDD6081A50944891EFAEC0F59DA3CDA1CA5702731DB98D34548ACA0EA2860D3C8D1A51627ED97746271B6846E820C921A620C999DF0C651243D7E",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a408_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a408_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a408_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y66_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a392\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "783D4CD9936CA27AAEE649839C9801679D8C4BDFD66ED9A70EAC671F776C727F244CC36E6F5FB81ED8A68F2E9A209CFD7C32DFF567B099D82607394BCCDC18C322DB9156997BB30FC55858E223BB347DACF225980C4E441B52EE317E190238E03BC5BAD3E79989B0CD8C16E454DC0E8A29A69530F8F186F9E86FDD1CD262ABA80DADD17267ADD4A75615A54036DF635508249DCF8F8ABC9DDEA82B494FB9209FCA8BB7D2E61FF9715187A75B5098537643B8B9F2532536AD61C637918A16E4BB1091C5374969BF19154D55F8581709B0938D164DC384A52AF95B1D0922A326949EC750FA7E14DF59BEF77B5F3AD1D8DFA6071B48637FD4D645D401F9BA5B5852",
	mem_init2 => "C364145EC2FDA4995AAE941D41179388FC25BB5E94809DD30D298344EC5055E47F706947A54A22925D22800CE1C470183B454F541EE64E97AD5EA84D992A7E17EC2F1E16E0541E1D27250EDA9E1A6374CFBB224516ACE87B47D995B50BD328936CF951C4EFCC807DA170609F1A2BE9F5B1401AC58B2882AC7716810CA9DD54F2E0AE45906AEC2D3A75475B32CDFAC52B53DDB7556FD2726FEA38EF39D1CDF96320675A9AE4351157C1654FC76004A765B4B3C7DFB578B4D5FD5FE919AD14AFC28053446B9C1CCDEB06597B8FE0E2AB81F68B568F3287E50EEF8488DFFE8B34DA05DFA68D7AFBFAF5B79C2B4BF6B21354CEE3CD3C841736053BE59393F307377D",
	mem_init1 => "EA780C9F5EFCA618FD39112AD76BD66C040F57B3D2FA4EEFC8D07D44A536549C0F815B997AD25F9CB22AB9F12CBE616D0E217D4ADAA72E643B5711446F4DDA87F39073F2264CE2A844E250F2BD29E161FE2E7D4668684B842D602C65EDC745531CE06370D716F70582D98A2529A45350ACC9BB2FBCA5122E53A82D1F16CD83F83BA7F068CCDA5DD298FEE29F444AE8366426551D148CAC5F6BA792BAB7D6751B7BF50E5445542FCDAF6E89DEB1D5BC67B5D362263BDD38F48C4956959E77FF2BA5A8BEC697E6553D53E7C467651BFE1E89A8225CA1966DC619A8A269DF0EF125F2053A8D17F6B56438A1BAFB2A36198A9B27EDC53D8691CE8A46AD6F9299BA5C",
	mem_init0 => "07C06A090140B68F9C918BEC70AF6236223AECC63BD7F9E6E9392760A79415FB9F6CF224C0A5213AB2239EF77991BDE719ECE4B92B2C7A00ABD29F9B57FCBD9B1CE8D92880F514909C45DF78F194AAB04449B5BCA4C14F3A1ADCB526584997A181AF09366B862EC5D3DC25198674CF8A33888440C9D43A04F847A69DE00D22F3C979DE9D4F0AD6D0BA99F2EB2CC4D65F43CEC704DDE9E25005789AB1ADE58F67E9774BF316ADD837675810C5E5C7789A9D7D161AE4736F6729F806D5EFC69B4EB64FD33BB78126C7A2867503D154CF906A91157DC3E3CBD70DAE7156D48DB7B9CD75EAFB4D2035CDB885FEDD35CDEF0345CC64D860DD84EAD7949A4B631AD251",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a392_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a392_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a392_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y64_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a440\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "83A07C6EAC9518992D7A9C830974DCEDBEE56D4BD1616643EDC61C9042645550FD40653BBD551F367BE2E3399343040E9B744D3B6F57E0C5B9C45D39B9225CA7D53433913F6D93C1D57C4670F705E5FAE7989EE6C1E022596C0B5A37E182D6ECD3D4FCC0137992F2338601FDCA3F9361CABD2668F7FD84966BAE6BBB1D57642146F3C2DABC94A08CD03C0511AA3818501C7A811B3F6B63F366DF61F563E981DB05809C79E556AE195335C7941E2D83CCA097278999034D66639F641BF79A47D2B39EC4C7DE8C4AC20AA1394513D796188021068CE84C2532FBC7A2C44999A5E3381F96A68A59A447B428DC69009AE1C722EC17FEAC22D1A5205830C5DC9E94BB",
	mem_init2 => "99A481228F0E44963C31F2929E098426165670643A854D90866E7A5480E9B09D732087EE318C05884CB1A6E58717FF8EC740F481AB35028D554D9816C32AA761ED9C156E8069588CE27D0ABE79B96B199A266C340E628608D376CFEF6706F65BAD38564BA3990946B90AD1192D9A226000AD62D9E7669F572827694563FCD9A26CC4C3025205EFB783E075B312C42A93DCA8ADD5F73D7D3BFAB379EDAE3888DACAFF5BDB64A84595E5009AC265466875AB7388BF0A7F485D62E1F5E82834260C9AFE75692AB5C0967870DEA673844E282FEB9510F0E8E5A0271BA73EC8B7D7A19698724C82A98BDD4872886A7837A271F8958ABFEF3D4A3301255171E56BC9E1",
	mem_init1 => "FEEBB93522A172C717322FDB45B25EBB5C762310BEBD35E79316F38E3C1B9B103681238BFEA691D8D159AA23A94C214DE867ABBB39CA2961AB576DE8B3AE5BFEF3EACB33E2A48237C87E8F671E883A8D5867F01FC240675D8E96E84C7E2BB8FE9A6CB93A3486CF454BA1F33D1026D10EA5983DC612AFDD5904D6998C15B2693999A2E4D40D8EADA28F7E531AB97052DCF9E0E3D0D263C451D202A19612AC99224791205320801E2D897DC7704B1357F3D1BB8237FF7B2FCE7CFE8789FDFB7562A0404DFF8667A02788945BE7E8C9D571D129D801E48821B3023E021A2A3D050ABE45578E28250147987D5DD23FEF5063B10608A106C83FCE3B909F5B2AA0311D",
	mem_init0 => "D695F0D053C39161C84F658FEFC694AA847C10F8872A4E9388064FBFCA0A72FBF8331C19CFE4EE8A46DD74EF158B6C28E34B5D47F5029AA8B666C4B951C75AAEBE0CBCCAB487CA74C5707BB854F7F2060EF2373AF358246F1AE069EB36C70F4DBF5B7CEAD9096B5ED495A200AFDA03BB14C0F4C5B8723A39489F22BC8E741E10A54557469D94CA7D421ADE02913BF6319EB76121BC9E2694862649E84AC29A2D567EAF88C3AE5DAC1C9AB60D849A563F68363CB49EE68504AA06A2E82CC458311071FC4A7EA9B3CCBCFF78BC4862229137E23827DCDE5B54E3B9BFD75CF317391E38D1FD6A584DE35D46BB2D548CB2CB70BBBE1EF9A48CA52C285872A37A5EA5",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a440_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a440_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a440_PORTADATAOUT_bus\);

-- Location: LABCELL_X43_Y59_N0
\aud_mono~83\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~83_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a392~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a440~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a408~portadataout\)))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a424~portadataout\))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a392~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a440~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a408~portadataout\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a424~portadataout\))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a392~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a440~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a408~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a424~portadataout\ & 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a392~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a440~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a408~portadataout\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a424~portadataout\ & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110000111101010011000000000101001111111111010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a424~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a408~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a392~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a440~portadataout\,
	combout => \aud_mono~83_combout\);

-- Location: M10K_X38_Y12_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a344\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "472F2798BD32FB9F17E2321770DDCA5500C18E88A09BBFB42933DBEC81166E839D8EAF19B32D1D8AC08226D45932002BC8461042B7802F9EA72FBF3D4EC11E730E0F1AF79AC4CDC66158F64309C9D970878A5D7738D0F5C7F3A6F38E021164503AFFD514B85B0F6DEDF8F1ED94B63AD6DAB9967C0B46F7022E2A530618888FCA07EA98030D5EF479F69E8745946EF8146C315DB2A8B9E51C17F222FE9A7B9AEF551762E6CEC808ECB18C4FA2C6270C14767278D00210C7433B031D33B0FC4E4045B38ED416CAECB52F322D4302FEE4824CF073DBF819CD251D1A0CB8A45BB2414C68A6B94515B50C4E7B7E48C2B5919AA21D8976BDBB9AF6685B41A7A511C74A",
	mem_init2 => "8FBCC95736FBD2BF8BE6C9B3EE9CB39912A4C862627A02A16E6F3D4B3D0AC38E6036270D81BF94A59AFD657AF22B676B7D1E055AE6CA6CD55F471F000708FAB741CB6D7574927F7AF9164D69C1DBDEB6A398AB3FF9CD1350B2BD869070361AC54A6088D1EFA3F11BE3A5BDCC581C5A3915DCD919DAA29D4C0F6FEEC2DB1306C5F7F519E200B675368A6D7B44553EC5F45F2DC52CA7C8CEABF1CCF696F31A3D99EDD36378E3A2330009AAD306449FE6048DFCB985ADA78B979E15E6A724AF57CD9B18E2AC9BFAC1DACEEC3930EBEBF114316BE2D85F145C1E4986A6039161896732B16BF754C74A2BD5D33B8DA98AF00263CEA3F7ADDBCDE0A63AA0C4F645056A",
	mem_init1 => "1DECA29094F8F14740D85EB04F28397C0900D0FC8FB82DECCBE1D70746AC27E35E360C146956395DFAF632782D1AA70F6AF7F03F57F3D3DC11A7A6C9C6A628F679432626BE84E41B92D6C0FCF229A8F8DF35A2FFCD3DCA207DD68EE37E6AC350D9FCCA3B0D60F340CBBCC6AFB9826E9A5E913AA05019CF9B92008FBC9A2114F50171295901D3108276D91FC5719D0B99900F4698AD496340B0579DB673359E9BBB5AFA7F2288154F88F7F50CCD8C6E922FFBA9F013671CE22A4144D65F4C5382A551F853880C06A973EDA7D7EE83C9C9B8C1944407A832D98867F6DF1C960B32D51DD97B1E6D2D756E8549C0E70B5DDC17B5E7A0B919EB6A1BEF2EF5A3C08A80",
	mem_init0 => "804357C05F777D611BAE97FA7FF81F473EBFD277C9658AE2F14A31C6A3D8283FD9AB7353FF5BD0316E30BBAAD1584DC2DF57BB22C527EC8DD30E3A80A756C2F366473DA1A347A5E15B6B66EBB1713BF5925F15893D10C3CAC3B2967FC9B80EFDA95F48D8399C0FE2913A295B2984A3A7A3E54C83C3109A7C83838E520B920D47E6CB53C86E48E7112071E42C8B6F268B89F0BC92E5082A8427AF0904345F6983395EDC9761D746793A5BCCB7477FBBD8169776770EE1901375B1E8C03BC2DC0B4263FCCB4DE858D95033D01F3260D07B9CAED23EE5BFA688D42856955F721273A423C0DCF7CB989888EC114382406AA4EBB272E5D8D8D48250135BC368FB3155",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a344_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a344_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a344_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y12_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a328\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "24CCD083CFDBAEC83722583C34BD5C9CEFD5E18416C2FFB8777F6D8FC1F4696291FB95B80361FA231C1E55FB2A6C2B1A3C7359628E867D0ED648605B7130FE8021E74A96944DBA98B2681F8A197147E39D69CB694C382740689BC37437B1BC256A4B62EB3D9B042A3520886BB59C32487A0DCAEDF2B26A585EA41F6F07F8E82F621FF78CF704BF9FCE2EED69352C4EEE2003649A0209AF280DEC7C7CA153E13A80735CA583BEF88CAB84874A06E4CC4317D750954D2C300DB0756A896E8713B8E5AEF23CADE809DE01AFE76368DF3E3AB9E2BB02E2CB73F63C869C92DFDA7E7D95BD465CF748E70FCA65D308EF0BDFD186D58AD53755A2B63E1BB8F5DBD0B511",
	mem_init2 => "4623576FAE97C553A26BA56709270547DA26876FB07F02C80EAA23C2F645CB6071B53F9D1E6969017258940DD3C830EE051D96EE7344F41C2FACA244F1CD8E43AE4DA99789222E7133AD903111580E67DAE6B1828A45A0B03019B37BA30952CE1928EB68008AC9A8285F29B3F8AC87A3C6BF38403D1276317690FB0A84F0C1B8DA8AA041DCDE9111D557DC34FD342B14B8A5567EF553C946665F856DC9FEBE5855897F33DA217191E42CA797CD58A3C4C8507D12C7AB3457BCAFCA7B0EA57F44496D5EB7CA078363DF86253168CEC7DBF9A09F7FAB7562614E0873C14BC4D2101ACD8966171B1A4E99E028ED92FE101CF5D4311AA44A378D8B5618472CF9BD08",
	mem_init1 => "F3238CA90AFE3C5BF7650C5A8F1693E2CDFE973C70A25FBB11C6CE1DF306BC1C623CC0BE5242B36F53E19DA2C204E7F0261C8770471AFF6221FE932C845DBAC73E6277214B547BE4986EB480E58AF738745B083F6AD34106A413A5680C7DEFC6D2EB1591CAAE6DD021DB01EAFDD69BBE32FFD8F12C72218A07CD7C34FA9201B46CCCA6884D1D98C8C5BA8AE4DDD0F27BE8CE7740BEAC029918CEF949F9DD5B07BF280CA814E6119F31967E5B8F55D4DFF62358D8441C63441E3DC6CB36CD49BD8611F65EB71BA4FA738ECCA14BF288921741AF015A0809AE8819F87663C8EC681CF84336B83BBDA2D62AB4E59C9B3D25DE07DAD5691573BE6817B5F20266275B",
	mem_init0 => "42F2CBF3A068DFEAADB8AC7DE8D673D6BDF275176261831FCD615A8CFF882A544E6E3369AB22314C711BC23D462E183D4C53D27E60BA3503B26F481095F1810CC6C23325EAE51174EC3C2E77BD6465B0337BD515D4AEF2F2AF1AB2F21F6377F0A7DB1A2FE108B051B246B15510E502D928B15DD2EAF2E3FD3BF64C892B8502734AB580CA908A4CD1D4F7108FE2C6245FECC409BA24F5224C02816AD43462094E2132AC2CB92208B9F770C224026193BB5BF16B41FFBE47E4608FF0BDDA691CE570076730217195B61DCCCEBD0C43477CD904014F0ADC90278D733F4EF370A39D7BA69846D66112E584C716352450BB2E3D62FF3F0D2776D5B82405C59A258264",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a328_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a328_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a328_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y4_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a360\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "EDF32A3674D4173E6DDA3BDD6D6455A65DE2205262306932E7AA8997C2F41D483836A9F57AA40CBABCC7870816E2ADAD3F92889ECB5F2409296BA4CBE42DD0B1F3F079E74C136712581E9D5743F96E3FD5B14CFEC928575894F0785FA7BE6A9F1C9F772A8658BE0D13F883AA461A729484C4A4610661D7654AFB2D4D879AE0BDF81C72A3C451515D21E060B628F1BA30F023AAA310CEC520B992E1EFE486B95E57E3BE00C82424D6E3EB111E9A4F56A41E178C377A0E094F2E0CF56AE540C7172537414146D829477F90CB0335A79D5ED950492D15858D47AF334213489C13D6A6A52B4C77296A9C1AE7C4E9A034A6EC068E6638D27783B9DA434F031D15B40D",
	mem_init2 => "A07C104D85A7F1CA594CC810F9BA2A9284A4430AC6BB758E547F85B48BC705AC1EA9B6EB0AA4144C52A714B7349AA0E9066BFC501A38C209814A367171CB97BB6CF68B655B9E25CDB302FB2CDC9AF7DE9E6564B6D6ABFF29092CCDCF7777B60B4C97DCDB00DF07DDC4ADEC026A0B1280D84D7B8C160E2B53E4B31CD52B8A3FB34D8F77FA8C78C2B2A223C577E92BF5AA3C9B00E2C6B67DE67E9CC02B57E35C13CDB4DF747B448107F294F6318E4DAB20D073F6A00D53EA1BA0863F244FC541ED6345C162199C0BD857AEBF2EC6490ED4990CCD193568A85EFB456A1699E367308877C2D61C4618517858FCB4C30DA60D087D77799915A6E03E70D27DD8A5447A",
	mem_init1 => "7A07118C1579552358AB90C281B1E1B241514F8F9292DF388779B7B9CF7BBD51CE69119B07CD24A9FFA0AB00EE57BB15C7B7E08AD103F5B740A26647D82544F921BFDC0499E55B3157162FB47FC7E6445771E71E1DD70818FC2093D957A96F3B395E9E97265698D30249B35B6ED32F5944F569208AE34B8AF1AF5B7CF4CBC88AE2E8BFCA869CFC55A02005D37D840F06958E9620B63D8C5F2774BCE0E108B9F60ECC6B035396FEA026F8D0992F7BDB1436455FA5C7BAA75C9E3ECCC04A6FBEB5E95D24D3FDCDEF7D9EF2627C170C94F02C5988F8A67AB62D50A1EB9651581297D5212A69F5CD819C8F7AD0412382DE1F72DE673311D77F7ADC6E6F2D2FD2DA6A",
	mem_init0 => "58388F584CD103CB060E0EBD4DA4C7F784A81C4735FA60C784E7496165E2122412A9691E979EA52068CDFB66956B6F7619A3A479692B388413F406F2104D44CD0FFE0719DC702C4D6F07D1D1BCF76CB266D9C34F10A7445CA7DD2DF543DCF181FF983057669D0747EB21B18CAFB3D24BB1F956FCB584976930482996B6513A747F341E471A3720BEFFDDA2818077E9C419ADA796ED6FE586319EA591BE5907AEEBB08E96D6E72D7B3538EC873AF36BC59390298BA8AC59E3C811451583DEB4002E8957E7544FAA0537BB96D2440C5203D016FBD0AFBC1908BDDD19C46EC4ECB678548426D660DDD9C9B554D231288841C264E126239068338E06FBD13305F04D",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a360_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a360_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a360_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y15_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a376\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "184CA46972F01AEB70ED1D46C4334EE9ED2A7B523AA70C3053402EA1CC887C79999761A81563432ED9ECAE439B73AC6D1B72431C7141ABA93838AEC437F829B903DF6B559C171BBF6E3DB25583F381676CA502FB2A429EF010B70EB11DEC23F6B8AA3154C67D6A4ACBD08013FB30E034D436CD131C7810B62AA4494DFEB03C1BC56FC3C4E083BE2D1BAFDC49D755C4F2740D1566FDA956DFA9EBF03A3EA2235526E47F4413699808500EBB004BCCFC97420EE17973382A2CD68B33ABE379FCD9471B76595F612D2CD076E468F8FDD7D0572CC24CECF1C92C1506EB7DF084FD3A61365BBE76C3EE91D1EF0DFDD63E9581198051C4B27A5F659F802EE7E19B547D",
	mem_init2 => "64F3566185AD6CA72E9B92B97980A3BAF5D4C02FCA5FC996B2FA19F4F217332ED6B354522C6B215E2EA671DD8E2222800DB7323D1C189AE838A15AADF29943C13BDDCFB0C494F42EE2E4E43592EB44709A44196DE85CD4736DB820358D3BA56DA096490B6919BA27B3FBFDD369933362B64DCE2018F14F50802A8FC4403F563DFDA0F567BB6E2A55DDA9816F57FDF32ADED7BFBD16D05F0068E6632B6909AD0CCABF37292EA21608406B40DCE1F8E0A169A97A9AEA2EBAC186AAB67E4A97568DDA7F0AA572DC718943438D5AB3FEE6258C853072D15D274799F23F95DC18D18D0CBC675C388A04EC187D2C9023AA8A93872E25F471799B0269F10519C334E2D6",
	mem_init1 => "F7C192C43BCCA7585B9FA5440D41285EEEA0D6AEF6C3EAA07371C757AB1AAA55146832C99431EB6D426DFA8EDF167408C744E68F726D158F31EDB93D8817F33A7B745FA4A8F5C57D88964551DC16649B497D69D67449E1F832C3EE413D35DCFD86991CA9352F5375E593C4AC9A798C991C197506FB64AB28DA21EAD83347CA99B6DF243D25A9F77DC69E03794282C51C3C1FD2989389B844DBB6881ABD88743DB25EA3972A0CD798F2319796420496C8BBCF905CB929405B43F04CFC06D37085BF49F218FD4489BA9E07B8560456C529F04C97859BFA558ABA5BEA12C3BF26B3E03D0E2279B393445B5C591B57A5E778C3D538E9ED25EEAFF0E6174A1BF549CD",
	mem_init0 => "81F11A7FE05740D4B12EEB1EC45FDD0C01918BE86F3ED296997F90030B8616E12C29CD3AC96A8C2D8AEDF5058BB0E2F9182820316AD30B3F0F2F5F04D1F14D6ABA719C83C013274733390C35848B73A025AEAA26A8B1444A8FB017784DFDA09337F2D9F81EBEAAC47A827CD72435F799917153DC50AE08DF0AA65CE5BCD931AA1F0911E099A86AB57575B86AE1473D58402EAD9D220B690BB4F8785BA433B5AC00DC51795E6B58C50A8B98034FCF64E22585D749CA029950153F2AA1A6020A15996128E9D3618AFEC32B4883BB7D47CE6375EDAD915088E1FC0F3AE099BE30011D23AF96C980F27C6A5ABE14F855D454C2E5DEE117D96829E190DA6E97EE8A98",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a376_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a376_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a376_PORTADATAOUT_bus\);

-- Location: LABCELL_X40_Y12_N30
\aud_mono~82\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~82_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a360~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a376~portadataout\ & ( 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a328~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a344~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a360~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a376~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a328~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a344~portadataout\))) ) ) ) # ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a360~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a376~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a328~portadataout\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a344~portadataout\ & (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a360~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a376~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a328~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a344~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000111001101110000010011110100110001111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a344~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a328~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a360~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a376~portadataout\,
	combout => \aud_mono~82_combout\);

-- Location: M10K_X49_Y7_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a296\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "260414F62F800E77974F9C8690BE019B8F0F6267FC01340CABD95FCBF9D8E111D178E4D53D3C1BB018AFDD463E97E6AAD0B5093EF8487C9B56EF43825AA0922C5B6854598DBBB4EFD1797D4FCFE140A4441D9832AA6F56547CA118A5A86630572942FEFBE6DA8E08D01D7631A8C657615E4D175DF514CF89AC6A00D095A73638CDE5C41AED6511F9E67CEF00CF013B03F1ECFB24CA5A9C527DE81399EA55552F88906D738D92968268A2682092AE8F2216BB0E89D9F9EDD120D2F95BB6A691FA2A3DC19E983240D207D4711E3A2EC79EFF38DCE9A40CAE442077EA215E1AF6CF2D6FE1318C204EDE3727AF76C5CAAD462868F874DFB7794FA79D942C6B505A04",
	mem_init2 => "DE8134742F9F9D4E77E509C9C1CCECFD9C575B7181DB84D75E8D976FA98EAF7AA5B6D4805150CE72E92CE0F6E53F029494001A055797E79B63DA33F403FFE3E54B46929F0E20F5A98330039F22FFEC16EBEBB8CFD27085ADAA050523B2DE4B6D10CCC0DC9E68ED70B94A90FC8F4DA10FA7EE823C5F06E883665C73E322C729EAF334307158A12C30FDA5750CA36754BA6687C47B332276CE9F70C77264B48BFCB9DF923951EC4C447A4F30B3BCF5333FFC406B8AB28906587FF6E0E6F18D320206E6D70415F0CE9225DD0853C2996343C7CB15D87D2EB4F26EABFE72A9419BF5A1E814A77CE84C6F8B6FD2FC1C1C92DAFC33B6D5831F171374413E0BA4349629",
	mem_init1 => "3517A7DEA0B4174C6DD92DEF53D9F7F6F6498A3C0D637A20440F36CC56B4AD5A186A7FD248D991F47826FFF1D069AC667DB7FFD1DFD7F8683CF491793F21E0CCF23861BE735B42952BED95E90334E872836C15D74B8665731A2CAD3422FA5B90282A2D3FEE9177CEBBDF0194E27798DE1BC1DBE6FCF3BD32C61504332B82CCA2FDCC3A58290A26592E8B9980672F423E43F55D7FF611E83894214269095E97BF690A69B4D96EBC2048174C01DF587415908F7FC7486476CCA7B31A11F96CF129DFC1E54480E88C5FCBE8345BC497B69419DD22BAA4B84F9D6C5F9363593047C3485944AC83E8FDB8C8428DE052D6E565F5AEEB1602A86E04230BB1A60E734BBD",
	mem_init0 => "4E5456D34F76A71518B95A67B11383B0B8AE5BF46E153405C25D36103D06CF03A4AA3283C16AB12831912BB0B51D50DCE404B3005CEDB7979716CACBB677B8B085CDE95DA8D705DA84DEC70984B8DF26C8EC01150F342D60B0D533A9A0F03923C668911CFADD72238E291D4FA51D96B637BBD7DB141C4642A39FD4E4F961E5D487938BDBA397F69CD3D1E2F4C2C86DDB8F2EE77CCF35FA1EAF2D08E3E2FA33285CA66F90D20E67C52D89F6042DB0E6839E11B37D744B72A8A8E631AF7B38757B44A70FF7065148F8FA5D85AAAAE0FD1C7E3E544428030EA6D0F6CBDE17178ACE9B668E474E0B41D5B38F3346E2D34D10F2B499CF311AB937819183962514A9D5",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a296_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a296_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a296_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y5_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a280\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "C47879828863D1EEA2FA78BEA92FBB2D985A658E203CB87B1DEE72CD89C23F9501247571D286B88BAC59A86208E2F6A3A343AF5D2E6C1459A535238D3431240D39E61DFE101B77A9CB07B6FF5A610E1B50FDEB6CDCF9067834AE5A5890C3988DB6009D5F8082BB4EA12B813EAE8F2BB3D50F687750BADCBB82C7F5311EA5831735CA950CD8646F105FEA29A016568A9E5BD635892B8E9E5D4849085A7B759979D51AFF252F5BAE6BBBB94519C121ABAE17FEE0B37982502CA0AF4024C6AE2ABEADB051853A142091622B6B67C572F8205605A082766D157F5856279C304C368AD443572DFCA4314A2116FCBE7EB9FB31B2AA48C2A426680FB55D7A2047FF1166",
	mem_init2 => "46605DD492E788DC3DBAF18DB23CE21D0A576AF8BEA2A8A0EC693D33074A34E96D13308BA95ADE9CBDDEBA2D544110C8B22DCF48048A7F149D322BB720EE9A69CC74D7EFF920159D0A290A4C1E115492C564314C11C46AD936E255200E99679CEAE6368736ACCD3349A5A7D7FE12A64A672170B59AC49CB8E3379FE410D8B28536B7E1429CA2982942210A0ADEC6D5F5D54C46796C8C3C21821B34D6B243CECEE3D38BB93A8779771A24280540C2888321C0FB5C7867CD3402E726B1A1603FC26466CE295131B0CB5853FD2DB6985F54E74A3ACFB494E8C81EAB9FFE0927B23C1A0A0A68726F859057C8DA7AEFF2E6F2003FE63705F74357343FFB87623379FC",
	mem_init1 => "07DE60FF2B779A25BE4E452A589D971A831ACB0CA4854C6733AA7F8BF25B579803DF4B97450B4F477C737B2A4E138281288BB9109172E033E146BFC42CF0C89DE41A4BF4678C50DD4D0670180CE2952C3252A32DA72E282FA9BF926D486839F3BE52877F7F5C730EEA79329AE1358BE29FA1A0B882582B4A50F3A8CB89ADFE87D37958C9B9B9CF8E74AC767BB5E152422BE2615599C0621F28E419367DDE09B2B17704B0B21D695A46B10AC57CA57022128728B0209135A35C46B78ED09E2164A8668C866172EA356B57EEAC6ECA8D21BAD961B658843ADA5F98E16AA6DE3EBA255122B72CDB843AE35064EF96C37F2A747447AF0C6917490E6E2C2DD263F2AB",
	mem_init0 => "EDF298CDCD9523CD533C97062C8722F2CC1588861AB9CF7EA95E1F2FAE748901139B111857BF937078A367BB70A1F527A37E7EF6FFF4E0C849C36C45EB7D99C882FDB0A043523BC2F5370AE69B6083E2538ED92F25D9B5C77E7AFDE34C346104D6220FB1491BF3DD75E54FB5A9AC25A423EF1CAA9B06127955FAB4B0E6A65DEFB26FACFADDEC131D4213CB19D88E374FE424696ED209E2FFB7AC6C9A98FA01D217E5D61CC916D18D98A703CAE3E066A8B401144115C42682BD702FDD723590FC7D5426CB505E12528EB85ED05DB228D2E33CDC23E58E1770149A6D7D91F5B04C712523500C835F16EE4419285A0BFB1327DC505A8DCD5DD0823D5B0CC79EF8CE",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a280_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a280_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a280_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y11_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a264\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "7963D23730A3072730C1F14ADDD5E33CAECD8A301C6C75630B397B3CFA0E0B4866622AFAE26CBB1478D0EC9AA1B5CC6F19949B61FDFF063D97CFAA6033FDC35901C1FA0C750901784CDA993D43349FE020B1D29E7A976A2621D2306790963978D1067D3230362329A5DF24E1C6057B3EA30EFE3AA48D2B7069A06A1CB361EA8ABD491D5875E288741EAB2F47EE2DDEF62A57763C5C0652BBBD7D4E9CFED03D794AB1B79D3076822C12D2FB9BAF77B3F791185F9382F87AE8F70CA147DFBCA4F19BF9B8634358B18856F92B8C95D11DAFC36A9CB3036116162836B78EB0261AE14413940A5219160E2FA021914DA297463186C41EAFD0D7BB5F147291BA476DAA",
	mem_init2 => "9422465CDF68402A050B838C10D8C5A895E65E4F6A37FB6BFE245A4BF37634EA869A11A1547EDF289CFDDC40E2AFC4AC080AAE5766AE6B211A4390B43B30CEE98793C4805E4345417FD738AD6B673B5DCDE405CA8711D49985DA7390F5654E4913C4AF5BDC21439EF027D66F6D9E9F1C2F47193BF5F654D5143DC1C0B0A0A056F0B0536A3D2A858E3F08F9821DE0C0BA930160EA6F64B8CE4F0E1837BA3CAF183FD88CA2C38F30945D452444A9E0852FF4DE8B70CFAADE515D41276B083E4D7CA99CCDA8A4E4C6B7D2DFF55950018B3BA71047957B447C5343411167BBE0A73A9887AE6B8A6166493FF58D6BAB88EB8D0AD3607DD5384EE003F7A31B1F727048",
	mem_init1 => "C5031D455CC540802E9E8B42A9BF6FAA03270C354BCE09168FA51601C01606F0828F1ECB99FAEC9EAEF8FF4EA5011AEB95AC75A694E6545CAD10CCD33DAD2B78FEAB1604E8ABB2EB663B59C830189129537460E02390C53650B3D198622A7F06780277CE88615E0A3FE724CE05367F1C817558EC6901E289088FF795834EEC8859C8995A15C5021BB0CB2A4599784012FE4A82318CEDB90A7133669CB0A8B0F7DE1EF9460226487A73BBD4525323783A2A8F07077B9AD1CDA154003F7E39DB64FE5209E4C4BA31D4D48D3EF9CBFB87F282B169C4A234430082B5233077EF20796E4CDC19DC715FE57A44FD9F5A8FC8DBC519EC8C4DE2A05441F626FF3F1766FA",
	mem_init0 => "14CE6C40A9EFA32628B44E1F831A2DFC6C1EE9032481619D2FAD2E9FDD8E648F66DEDA1A89AC5B42EFBA18A5FBB8FD51AE884F3795A020DE2FC7A5AAFBFAA4140A4ED681CDBDE7127D33FB91400C42D2720F675EF42137A2CB6275EF9E49E1E261749CCBD1D46E5549AC55BD0A1FFB32D4A3FF23D505996629AA842A9290414E8FFEF71309348DE0E586B666085E8162579BED965ABFA2429BC39290C5CF8DF2492BF2E6CC3DEAF76471F3EAD17F551295DA5A952E90C2847D1544DDF1DD1B92CFBF21A7DBDBF97DE2514D4D39C9EA2A5E6C4EA05B1A56B1A4F632D3E1763563CF5503EB89AD939114FD25F0D9C126CC2F8EDAE54694094EE1F9E0D1FC9E04A2",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a264_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a264_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a264_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y9_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a312\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "15891CF09267B087307ADF966338501F45025633960AFB26F27B26F05F22DE8F2B05159BBCF3AD7C7A4657F112F082989CCBDB925EFAAF1BB245F6D0A8AAD0D8FC03C267A774BACDC7B85BD3856F39F72D5D973B0BDE461380E4CA9746BB5F281978B3DD3E79B886CBAA6BB15F25F49EA2F26473C09E1425B92A9B995040C17D95BD41F836AA07B5FB5A927E02F7C7954EE978E32CDE5AB711CDA62FEF03EDFE3214007CE4871627D644B0CDB89B11BAD2212F7F6929F8CC5E0B0306C1FEB62E7208EE1357E4B9E29C4D487339995657649342BD22ED2095660EEE44169CA462458F1E2FD75B1312A4C4596C75512CFA41E6DA2351C6C02D28078908C75DEA1D",
	mem_init2 => "38F20CA52A6C98C57764C0B7F628E0F2EF526176751C4BEF64463D369E84A3775DD7DD862B8ED91F48DB8D99EE6AE308D946BB9CAE43D6C4FF9E1921C14BBCF9F5AF9C5CFDD70E7110F4AAC86361E3EC41F975C92BDA3637B9E0A6290C7441E0BB7D804CDC4A9DEBB249A0600C2718063BDE2B4E41CC65C6BE806B654F305FEA1462F3542E3795CFD8DFA7E0564CB7B9AB4F9F1FAA618A8D01870C7792A8C7CC58A50E4B71BF2A7F5641A723C9A22794E7E8F82860B1A3D444D22420B919871648FE9E7539F631D256FA709E36D827708C33B5289E71FD4C689BFAB6FBA92D952BCD1D084727ECDEEB9B547F14A16D0FD25CB4E330FBB87EC68A2EAC11CC0629",
	mem_init1 => "4AD78ACD7BBAAA18B4373431E402F00CA7B445243E2DBE08BC03944D71DF608CB02F98F52D7CD086A6FC316369605CCD30773B13948BCB2124356B79CD5943356F0B6FEC15D231994C91158DF3905998D7BE4600F03F849F80D06EC830DA9D07816124D1375FFA6375B00D3D06CB7DF934F705BF0A7F1E1517924C9B0B5C1560DEFA11ACB88C71EF78CC2CEDD3255B5D650D0A8AEF3F651B97B4B6C01E0FF8D023B61784DFF2B16E458CEC802A2C368CB70A3E2C2FEF060392A892345EADE68060A2A5BE34B88B6598E5A47A943F19E8904F35E2A59C07AF24E8A1BABE575BDEE0067414BDCE9D3EE9C900F669AE5D37C42386511A9B1F04F77D8A0C9593A6DC",
	mem_init0 => "ABB79370BBB85A7BD7F7069D40D20F5AC8F35EF1DD5FE108E93BD155C6AFDF32ECD0404AAC2F98B9ECB69C8F6EB2F06A807C84F5397C583F9DD7CF856380135747D1E2FF240FE5A52C9FAA932C9B5B29B66C8BBFC7D32F39764007A31B1BD3C63BA37D727E59B1C3FF8155F318405A9C892EF29CA3C8BB97ECE9E6BE6CCAD2595C6928EB208522DEA8B1A3273459373DB935CF5B998AF4845B6AB385C5ED4365173335B941CD37BD4F77CD4129E58B8D7D037FD2D15AC416BE29206EE8DBAF3CB5AE46A333FA386B38BE60ED1D5D597FAECFAFCBF92253E60A8C565F97131FE2E675F606DACC04A25141C42375A182ECFA1304B2F1D648B531441AA188364E86",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a312_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a312_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a312_PORTADATAOUT_bus\);

-- Location: MLABCELL_X52_Y9_N42
\aud_mono~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~81_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a264~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a312~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a296~portadataout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a280~portadataout\)))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a264~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a312~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a296~portadataout\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a280~portadataout\)))) ) ) ) # ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a264~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a312~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a296~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a280~portadataout\ & !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a264~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a312~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a296~portadataout\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a280~portadataout\ & !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010000111100110101000000000011010111111111001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a296~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a280~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a264~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a312~portadataout\,
	combout => \aud_mono~81_combout\);

-- Location: M10K_X38_Y42_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a472\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005600E9311464B1374089323002A58441790E480C3B6000248B00088F400A4C451922C53CEE3D320B37F30706121076505E42456031C809201FA1CADE3F08E09CC0CFC003C3FFC3FC00FF00FC3FFC0FC00FF00FC0F0F0FFC000000C00030FFF0FFF0FFC00FC0FF000C143C0FFF3FF003FC0FF0FFF03F040FC03F03FF03EB00FC54F143F103B03EEC0EC4FEC0FA10FF413C43E843AD54EC4EACFEB3FA854E814F",
	mem_init1 => "143B14EE052F14ED54AD57A102BBFBC10FB04BC03B0508546ECC2805FF54BFC7FB13E04FBD52C04B843BC13AD56B113C45FAD39B8FE047EC12A842C59A004EF16EC13A85AFD53EF3AF53F854FA1F3C4F414BF03CE8550454F5EEABC2FFBBFC4E1012969053A03BFC3EC0BCFFC3EBFFCBE04513FBC3A9141414402A0A13B50F296F12EBFFEFAF17B84690401130C50402AC4FFEA9EFBBFC54944FBFAC04EBF005EC550740106866BBBBEB2FB401FFD5A8EB050FE8310AF4F3FB7F8A5C40B86501E8A050015B47F90111030168EAFABBAE90A554FBE8F9516451434130C07AEFDF3A1EC6A9BAB395304042AAA1514F006A54BC12ABB17A03909117095556D7C27F",
	mem_init0 => "3EA5DA0443B5386E1F6D7CE43DE807C54E586F99A57823C152E09112B22A5593EFA17AA7055004DA4015FAD13FEE9864AD435A481FFCE7BB6F102A9A4EC54C0304014B4FB5ABB57860D54E2E925B0F293F3EAD4332EC095625293022F67B7BB984AF1254DC5917609DF73FA7018A357A839ACBF095B91A3C09B38AC6C181D0D2729A016CD81A444CF0D67AA32B54366FAD1DCA411BB79BEA6FD5DA389C589E8A481CDC85155435DD9A0263EA2845A498D45F1A72D57DA1AD7F901DC71CEA136EDAEBE1E0526DA868DB5D0397ABF8703639829B9EA5D9FAF9756D7303C2FE9567492F832EDEB5C74B8101A7F37B5F99CC291603F751AF7629FE0FE4410E621DC4",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a472_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a472_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a472_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y44_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a456\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "6A7FAE45197CA971E959901872F530CBDB6F9F7DEF0D17070FA8E57AC708CF42F18ED43164CF57E29E54A846330B24F9E12CB6FA4A7F3941858B10B22630A552ABD951663BF421842578C2A8D4F19C3AF8C274CBAD7A96838D9BC5576F66AC0AFF16ED9898112ED328DC04E0AB27B2458F46A7D5A798B8B3DB6AA3C3DF9E1A97CDA761E58590474C694C1DF1119126430248D267395A87F3051DC7838A1728C69F731C75F65E2089B5C67149204924F388D3A0E4AAB8158F403AF594F4F5F7CF2D66A6A981B0488903675C5F7624C36856EDE33CD7F32A809F0BA42D007AA9022594C21E4FFE49D37DF1ECE9E49CD92B3284D5BC2B2498D617F915A18813E097",
	mem_init2 => "EA8C3059F584F9140B47839287C5DC7B31063E8B7FE335ACBA462910DDE8CC23448114526EEEECFB4E06F2BAE9FD00F9ADFB6476877278F0D7AD64D67627F875E09D5394A846A1880959646A8AC9A6199837DD652141293C5A791783132F6B77B1C61256C3EB3A6547049C5869C319C796AEDE36EA85CCAB4958F1A56DE2A8B8EEFC8D03D12BB36EBACA5280C945F1444BD25A75CF23CE696A287F0BD24F57B2E0AA3A570E26920796BE9C80E6D6CE45969B9A96B2B5F8E752781D995D052EEA595D23F93F6516BC6FB5D0A8022FFE292DCAFBADF2893B7576F6F9B1030571173A5D7C330A95665910E28C2A30CCC6BA357F2601344D040E8174E826591F8383",
	mem_init1 => "72B4BCA7FE351D0930D63FAD1ADA332FDC26E976F204E3CFF40F24D990A7CCA2231DF49BB53BB435447228A7F84337CE8E1D0DF861C97DBCA169E12D07C6952B7374CF1AEAB590048AFC22DA4A180B3564EF3220AB62D57ADEBBB978CF1305951E48DA4EB8B6803B7721C44AE3B46114DC58E8440E3791FA93FE48C44F6CA5BD942FABF0DF4C4A5D1E4C6A9E0E35337B8CC6E7CAC2DA3F1010A51A57C8B232B7A93F00512732C564320815CA6E11F354CC11A1E027F45302AB1E6E3F67E2457D82E68ECE004EA933500F793C37C4AFC9271AA32A506774AC27456051BF0FACEF7DF36EF85F8ACC4B689B64B655EE74CA85920B7E4656385DAC3A6496F549E021",
	mem_init0 => "8255C2CC342555E9550A3CFC67D8729767D88F2286F7F73AF1DDACE301B04077CE020EFB8F8589E3A699EC3FF63D16C10FA15EEAAA6CF2783327931AEA8806C02682A5054FC8AD8EF73ABFC4C56631CB92C36291AA246FA783A3DF553500C8036ECB1562766B6CCDEC2F9D2415592ADD249CE87EBADFD6700897EBFC2ED94F0E96FFA03C29D8A314C7A575596C907812CE4A18024300FA7A53A47ADA9B54C093DCEAC951BB5974928587BC40C9831A841BD94E99126D2C1BC25D4DDA2597232C480FF643F34CB752E8D6231262BF6ED2AF856EDF6D7ED31396202AEB122D8DDA99ECAD148C1E723C3B14737BC75BD0F2B2D7D33BD9013675A2C6BD27D3604804",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a456_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a456_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a456_PORTADATAOUT_bus\);

-- Location: MLABCELL_X39_Y42_N9
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w8_n7_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w8_n7_mux_dataout~0_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a456~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a472~portadataout\) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a456~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a456~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a472~portadataout\) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010100000101010101010101010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a472~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a456~portadataout\,
	combout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w8_n7_mux_dataout~0_combout\);

-- Location: LABCELL_X43_Y27_N15
\aud_mono~84\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~84_combout\ = ( \aud_mono~81_combout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w8_n7_mux_dataout~0_combout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3))) # (\aud_mono~83_combout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3)) # 
-- (\aud_mono~82_combout\)))) ) ) ) # ( !\aud_mono~81_combout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w8_n7_mux_dataout~0_combout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & (\aud_mono~83_combout\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3))))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3)) # (\aud_mono~82_combout\)))) ) ) 
-- ) # ( \aud_mono~81_combout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w8_n7_mux_dataout~0_combout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3))) # (\aud_mono~83_combout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & (((\aud_mono~82_combout\ & 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3))))) ) ) ) # ( !\aud_mono~81_combout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w8_n7_mux_dataout~0_combout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & (\aud_mono~83_combout\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3))))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- (((\aud_mono~82_combout\ & !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000100110011110100010000000011011101111100111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_aud_mono~83_combout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	datac => \ALT_INV_aud_mono~82_combout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(3),
	datae => \ALT_INV_aud_mono~81_combout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w8_n7_mux_dataout~0_combout\,
	combout => \aud_mono~84_combout\);

-- Location: M10K_X69_Y25_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "0CEB3BD7EACC7EE922F45F090AD03D16543F2DB0F69C662470D6CE041A212F52FBAE9A9112DE267BE1EA48AB695EAA5FEBCE8450926E3174B18296A5806B44AFADE81BF300E95EC074FB7BC1999802406970A4F513F84497D48AE46EC641A8443DEFC9A75FC6AE1F95BBDEBC4C9DD724EA8D5BA0460FA23F09FC8913EF65ECDE742B9958CEC2FD04DFB9CA71BBDAEE2517E90389E8DA7E20CB0DCFE8AC822580B7F5F39DE5B98B62077F1E93284E6FFC27AE48B5FFDEC8B4DEBCBBF855FD299D70647BE9BD6528127B68A3E69ED6FA19A43246A2936A5CE2886C218C99FD9F464C21D7F91DD3052650AEA8AE50810BB7097683DDDC21359B8E9821FA40B95789",
	mem_init2 => "7F84A6B48A020050C6181F76D05B0A93E469A4EC197C42E138B04B8BCB7B8BD39EDC52736C1E83DEB1B7B74B2C777842C545C116B2130413B10FD0B734E587F53383A434910DD0EA87BCC39A9EBFE6C90D73790D8AF395DAF16A68417522F2308865AD5C0CE6A95E24BE05DDBED17A6AF9BCA8D32CBB79C15C4254BC24DA13380A5F798680DDD144697531CE21B5E553AE3B078FC6E8008CF5CD2F9C81B5E1A6128719A0C9003476C9FCD9FA44169B68FC55CD739167E49F9379559568F74955CFAD9DAB8D970DA765B8AB1CAFD597F6724AB9AC619587764AA06B7EB2FC66AB3635C86ABFEE2158E57F6CA32CD456C341054FC7C5AB3F346A590685152FE7DB",
	mem_init1 => "12FC47455813842B40E652ACFF09151E3934B11E634AA403AA35A06AD2AB9C25526676E96B760958AE70313B688DB4B6B29AF2BBD6D3EB5D7B1C95057719A87AB84D84EB5D2CA92DD493164E2915B371615244771B64056C5C43CAC20BAE91D5E87A8685642D88A64158C54813A50CF9E3B0AAF62F4953C5CF93DAAEB26DC39A557D7F979C39F11530D6C13CC373FFE3E01CC00FFF8C3FF8301CF0C73FFC1E039E000001CF83F30FFF9DE7C3E01E63C007FFF3C07EC00FB9F9E038EC731C0000030E1F9001F760E1FE1F018700000078CF9BF07E66787FE3E078E0000003B1C30E0F827FCFFC7C038F001E0F13F8E1C1F067F83F9FF063C00001C37E0E300E09",
	mem_init0 => "C1C1F87E3F0C1F073861F7C303E19C607E1C7FF183E1E60C3C3E603819070C7C7FE19E383C00C78FE60FC09F01FE0FFE18660FC00CE03EC00013FF1FC0FFE70DC0FC0063FFE3FF813FE3F01FFCF938FFF00CE00C7FDC67F9C1F98C0FAFFFF803300183FF39C0F87040FFCB03FFC0181FE3E3C063F9F018001263FE0E64C301F00679C7307FC0DF9C3C338FB33C30FFE071CD0FF481E730CE700E180C1C03F33C1C0CB87E7381BE06338183C3FE3F8FC3EFCF9CC030018C387FE3E0181C4803E3F991C60F3E7C783FE381FF8307007E367018FFE19FFF8C7381C771803CF260031E0F8C0031E200FE0E3803C7261E0780710F9C3E600F80F1803E726000380F31",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y21_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "285597137B29EFBC31468A00C9093209294D3050B628D6737BBB01D0E818F7BF9906079AAF4DCAEF63D8B9DFC814768FFEA636B2D4B297CBC7E64330BFF5B8498E9D13C2C92A72CCC78D35DBC94D6D55426654C7E7A08F5AA09ECC861190F5F4A1E0600BF11ABA9CFCD726C9BCEB29303F16A1F93C29AFFF15C770EBD763204A99F72BB737804949D29FF823408CFE9079BE91692A71E6784BFE3903D9667A2309C2C24012805556D3092C63BB7EEE6A49477F5E2BE9D541FB8873D6C9323EAE9B81C99F659D99A8352C98945E10A36B8C5C644C49721DF4CFD0DC4A41FF5953029135A5F682A1A2D606116BC666BB6B1A7EE213E2952455FDA9EE6242B9D9CE",
	mem_init2 => "1E103E5A3F20CD045EBD24629B292FFF3DB9007D1C2B5EA3D719C10F012B39BF034CDBC73D80868BE7BC75C6E7D5061DA21B6FB4C25470BD6A2CC950AE33CBA014225577789479B6467D862E83D222DD162B9BE2176F9A38DB5D41D684CDC1358857B4DC4A6414F609C494D2EDC53DA2476C0CFB3174DC02BAC7F57988E200B1863A6B566E97E91BC995AB61E7DE9FA003BFE454D7262F291A96EBD8D2FE5E182DDF982F658B34F283BE4AB6C99B925EE9CDAE1FD91D91EFA61A48B690BE8EAD5359B52305D7106C5E40CC45F8DA8CC3E6A244DEB76B7858C053A8EDFC35B7706759D6094A6445C72AF3BEA4AC76B9BE3DF59B931E2B3A3C8B0BD46A4AEBE0AF",
	mem_init1 => "1BF3CF4BA8B6DA16E5A0769EB812232408DF506B9773D18CCEC67FCF201F4DA1683B6A10299438FF7FA3175B5FBE80D103C9A816315707A1D15916095A5C4D7840CFD091D5CA165E0368988250492ED3073E013AEEE954A3138143E68DE8DA2F6A6E7C9673A6B541FD158155B54DF849EAF16B32CDD65576F3E52C9EACCB440DFDEF45B58467B39BF4EA91F15C451E6C0F488CB570D07A13FDB96C5CEACB78DB4DC62621A58173DD62CB0821E15DBA0457D7264992F0DB1D631D748EF98D085A28DED88871529A759ACF4573597341F9FE8BE444367B805667A3373A255DEF9D4E9F48F46CD73FFB94565B458425904579CD9E541F8E7C1EDA920030FE321C17",
	mem_init0 => "8FE36447C7936179295739231EDDCA7E74601ED28E890147C1FABBF95790668FB854856316CC746FB43AF9D26148B9D2960522ED9EB0736B0D007E4CD7E94BE468FB5B5FAAD9D826E22E9983FE2F355A44151CC60FEC29EFEA911247D0DCACF7DBC3ABF60AD778EF8051DDA909BFA0F1F7F2C2CB92381C5FA6B11591FCBB22688D4307BAB101934B568380C6D4AB3CC2813D43CF0A483D708844DF458E233C7AD188AD014EEC4E3F1976D520E16B0E44C1FB7D4305533998741CA4BAAA4C04F150BE4269BDFAC20FD4DBD39DF17D50DD52C4BD346BA36C9B0966C88FE4933FEE01002E184FB97EBB30FD74DC31EB013A41F5809A6DF64863AA98788AF6CB4AF2",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y25_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "E1FFCC31F01E3007C266780383C6783FF18F9E01CC03F06CC01F3F1F30F81E19E7F1F98FFC06D9FC0F00F6001FFCC1C7FF9E001F333F183FFC807FDFDB8FE00C7FC77CD80FE1FFD8001FF2DC7F873C00FF9983FF1E0DFFF81E4E3C3FC3C71E7BA707C3C19FFE03E41E03879FF8FF3601CFE7E3FFFF3D80FBF1E7FE1FE240601CFE3FFFE727E707FCFFE7E3B73801631803F9F300E07F3FFE3FE4C3806C0301FE6360781C3800C3876FC0058E703C6C660E0181FE0E3865FF8E4C303F267980F23FF8C10C029FF3C483F08E67318661F800F1E053FE3DA7F1C3C90C7F3E3DFFE1C7091CE7CA00E703319C1C380FFE38C09CF3829C060FCBE301838001E7326660",
	mem_init2 => "30573F3F9DBE30338FFFFC793CD9FD9A6633FF2C0C78F9007F9C580670DB697E3E1A6730627000078B1E670BE5AC67C1A7F3FDE30018F927E64CBC950670366239BF9FF03F9B38D3D9C950E6064819E7E381F01927E57938B108C065033E7E70FFF994C1504FCAA0C7F253138FDF1FFE1ADC35198D55CFFE6B04F9CC39FFF1ADB9B19DD6BCFFE55BB860E26000495336720D907831AB7273C198FF89AA9A889F4D0001E6BF40FF1B3E03255153C8E98F0006B617F879B380665A2A826135F03FA93D3FFE2580731642A7363340060528DE1FFA5C0372EBDB2344EBFE00AC6677FF29C023CEBAB328A29F800B20CC3F32DC060A225AF5232BF800CE0D807CD389",
	mem_init1 => "9F66E55B50DABE00534CCC071A6791E31F35151AD7F89DB418E386DB71817DF5AC5EB2FF13367F6670D250E767D9922A77519F82681999F729F9FCE5F4C161357E1FA69CC843CAC3185E5F70562D6FC708D7ED187953F074312E8ABAA5FFCF6586A1906B3CC0975338A8D7A7F913539470C6B7C30C62E6F51989F0CD2A92F88F358032DE4B20A63D406C4D69B007E6A70829DF5AB4272C0D294D19E07ED40306F297F24EC5BFAD51BE787E254F602FEEECDB26A814B50BF3E0C5AC10EE7D23F6BA723D7CBCB738085A19E74C04BF24E641B037940E7E69B3031C1C6BB292742981C6807011299C2147AAA0A7A3149CD06BE73AA5280C08824B2484594D83E546",
	mem_init0 => "14AA4AFF806F1AA62DE6ACDFC197F292A55DE31E46547A96D2C6C54E8F2B1CD2039DB2E89341593030D71372E0E95C19ECD1584A5330367C968AAC016FC847E24AD141E2BC9E4C96DA0065FB04A3A2AC3600C23CFDC5FD4E789B2E1591AABEB1CBFCC7025B898204B39A5B9098406D006678268695D381F836C67CC04C0078F83E07FFF001FFF00787C0F81FFF8007FE001C7E07C1FFFC007FC000E1F81F07FFC077FC00070F81F07FFF011FFE00387E0783FFF800FFF001C3F03F0FFFE003FF800F0F00FC7FFF801FFE0078100FC3FFF800FFE001C1C03F1FFFC003FE000E1F01F8FFFE001FF00070F80F8FFFE001FF800387C03E3FFF800FFC000E1E00F9FD",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y22_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "B9C063C4242A330B4360E80D7882C88A4EC42FC6B7D74E9BF3F5128F322196C54FA061822BAF2AA5DD7C7F3ECDF6D3EB48E6C58796965F50F8720E67FE3548CB4D0AA340E1A93A0B2667C36FAF117DF9D91BE14B5C65C1F6102510C333391389FBDB9013D42C823488D796852B06496A24B5EC283FDFD200EBD4D009E96763B4F4CFC40D9647B039131CE06F821105D898F950539D71BF543C0F2A93BA2A01DF90437B5D8E1F74A850A847994AA4D7F49C0B89A2A87D17B9C7DA7E729B9DF3CD0EABCA1EA96C63C91F5083F8052602402B6DD2719FFCE9B45E90FD367776C4FA28C3F47B732EF8CA68B0566CDCCFF6C5AC13C0D55B44D56FB8CB4027247AC9EA",
	mem_init2 => "C6B6A39EC5C02045F11A894E7CFDAB92573EFE047242C2ADB570C3C4E2C273B4DF1A70D17EB9A078FE5954B97DA18B17B34FD42EB9AF9FAB9FBFFB9248B34739E8A8ADFFF3DA09FC8577D3BB622887B714E2FD4223D10722EF3EDE0EE529CFE567361BA0DBCEDEA758C9979A2AC4D8998E8242119FE8950EF6445D7689E391FDF5818EF9762DFE5701EAA42F9A9B342A8186560BB11A5E0E8D5C77837516C2FEFA3A4276F8D7C26C90AE5976DBAA3BA64F79939DE798841B71BFA0230645306ACDD51D9900CE8832C1B49FB12EE49185F8AC0698FF53A2A0D6A8A5A0F64F60556879FEB1E631FAA275686F563C7773A80595F6341B3A3395418FD584B7D36022",
	mem_init1 => "199DF378D5E0E389D2578408EE6A994FD3A424DE3AFE085FA785BD13D6B923F3653B9DE058B0BA7622E6F8EA4BEAD8443262140BD7650F20BE3B384EC7168D75724461CDAC68E47C2ED2163BF9997BF29D1080B3AB326E94B6A81BEFE03F92E4ACBA6E57516F86A872439A236BF8645F045C876F7F3D9486498ABCB75A6952E6362739BA58588C5760DD757C1ABC2928E4E977222D016E40C76CE43DFEB4B3BA322526B1057E3BE79ED3F45B7A710DC9B838EDEB767AEA3CDCF647253938A9AE22F92CBB0EDEF51D1F878C0429ED00482252AA80D36C05A02C7D9A488B42ACD9FB4EEEEBFE4B7EA8CAB1C1EC019539B825E88180B7CA07480B41F08C3B004BF3",
	mem_init0 => "067453D1A0BF24B9C7FDD58EDE4BE3ED345F835294A204D5DF69D0EF148E94A581F83BA1DC88EC924E93D50A3B6F3A5F3587513BDB7338DF56B3A3ED4A04DA0A6AC9D04C2B791D52EFB1EE6A0942FB5484DEAA9781B888AD42AE7D22E17F2002ECD03B72148A4B7B8E7D851CB0252094A5078E77FA8B4B9E3B4E8DE2C5ACA562BA736C281F8A7AE9BFC4CCC70DF18208360CBE704A149CEEC4A3AF9A70632E1EFC760739C8269A4358DC14E9B341B175948B9101E7568EFBDC059AAF079455723DA26030E26B14D14AC6CB0E24A97E99B4EF28002AB70DECA7BC7B54262E8BED6A9AB2C14F46FAB5EB3069AFDF6863D2FD43CF541D4507D1FFA35FC47F0D2ADE",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus\);

-- Location: LABCELL_X42_Y25_N18
\aud_mono~88\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~88_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24~portadataout\) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56~portadataout\ 
-- & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24~portadataout\ & !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) ) ) ) # ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40~portadataout\)) ) ) 
-- ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40~portadataout\)) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000011110011001101010101000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a24~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a40~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a8~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a56~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	combout => \aud_mono~88_combout\);

-- Location: M10K_X26_Y24_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "EF939EFECE7E9079B66EB0B709A72466EAABDCB40E7527E16337B3455F606DA9CB4FFACC9A5F05CF4A3D7C7EA06A5F7EB4340E2D42E7A9340D0C9C1F3159253872D0C884788158FCA56726FF1BC485E8CEA4AAF359DA0C14E23B4DD3BA1C5AD6AB1811C54A18031D33EBC132E38081E5C1C0E8C57E7E42E383C0C891DAB5E0B23F6019DF205C6CC612E6CB07B0CEB0DB468FA0814A1333378CE7117F7AD995C885E4A51D1EB2EED9DC0120842CEB4674FD4362A7E1F10BE0CF01FE760DD67A21989A04B59489DE53F04269249C4A4E6A1900E23155A9DA40C46527F817CDEE3F661044B958A60A33E9C37A50B2A5D99EA73C14D4FB76C5ED772FAE245BF1A969",
	mem_init2 => "7020D7DFA68C7BA8A1A7629D8A8741D1A254FA7933ADE45BB2788D7AECB00A8D7668BCD1A39904302AD438A50D83354CEF62221CC391149DDDEB329775CF9E6C4A406B30C9AFD4E906D3080FF34B6F22A336ADA7621BF2DF88E46EB76B3F2E3802A1553AF0C6F02A40FB9EAAB68636A4FC03C6C43D3FB9BA493733D7C24A0711BCEE3CBB30D405687BB88680BD54763DEB1F3A1E8811F369AB8886D4509AEE33B80C506AD7D715DD50C2C36E4AB4885D6E8D291EA7E65A66EAC18C70D654228CD1C28E68875BE81C0B1E6A159599A11D3DCD06762D9B89730FC0A4A9529AC194CAD6BB2DE7A7E59AF71D3D28442934B6F5E97AD78EBA39CA4EBE90F43F34234D",
	mem_init1 => "B1489B9EFA7604DC70A0003673F2DCFFB34492272D620FEC2A2B36566985DB12415B7C21DD1ED3DFFF3E365C7E4D10E1E87E7B03C2B1F5910E56F8F09EE25C71F619ADF4E022BF3BC46FB0166DB64A76AD9265970CBA0F71C862143A2EEFF5B9A04450442D6C66F7503A45C7B2D69212187DE5DCC1E3C1EC400CC4343EC188F3BDD808AFA4E5B5E9047D3217866D708F26C9C9975F4B67A643B8986F6489084876B8A23917A2B9DDED9A51A0554C0BF65835E19CD89E6D54A9FC939E7CD39C846A0EF194DE35A628E08929A4B2BBF8E546C9C04208AA6C3164E7C0019EC3131E1FA6AD5E81A54A6C9C29E13801B6CB8F22ED23EFBAAECBFBD9635FE9F6C7238B",
	mem_init0 => "AC986A20DABCE603ABF9DF706112CD2A499F1E411F17B69D61355AFE9F172B6DC403FCF84701502C5FEE2643CF4D2E2094CDA43A961736513D7239CDFB5DA2CA14AFDF2E09BBF768FDF1B6BD0F099B15B535FCEE23CC842CC3F656EC9E7ADB2FDA2AF330B12CC5B55B5A73F143C434D177B969E2D3618575C9CDF6AFE22C24C2073DFDDF4570E8C06ECD472439CA2EC095E57CA9D3D1A89B856315A97D38EF7EAC9CE75EC12E6DFF61231F70DE1F69EAFA9E93C8A1CEBC9DF4668E0364A5E4368FE2CA9F0B704B6C4ABB10AAE2010277B4537A66583652C96EAFD50DA033629B1C07217A493BEB5619CB129706FFFF6D53CF3418EAFAA61ABB2BB20E4DC21F5D",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y13_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "AC4879A49822857E13D2C1D74BC222C285359D5E969552442753CC116B2F9621A32A858571D14149F47AB5D24CAC580DD8FD44AA47077ECDCAB7E4E7FCF80D199C5DC1A423823BE2BF6A2B948A233AFD395E21C6594C0457B503626D4C11FE7187E8A1D060FEE7D141622FED4FE55F7A722C4FDA6D9D40BB50D52D7B151FEF063A32F13C66F7C5F7A173C23EF15556BB36739EA1B540ABBA1C9F35F8A527FED097A660F44E8D209692C94C64497E3117BEDC7A9AED9F5D547BD54FD634CB5FBC01F248EF6A4FAF3736301511930B1DE8AC39E29097C1363EAB6E5FAEA94D753826E6960599F0A8256DD1BE142A3B68A8515761B08167F05BFC5C603479053C57",
	mem_init2 => "BEFEE2913851FE68CEF3223D23A85E3E6E971BB2E00B6C39AE17DFADB6C14E18C450A65E2F24858F11730C9EC9082A3ED3C5DBF68F5E31E47191D718D8636734D58B5CA077DE2ACC5F3D8825657BC26D001F51CD5F018C5A895EB0CCE3998BEDE78D10CB5EF57D92FBD230856E6C6C8FF50DAA92DC693D8EBF1516F37EA984B6EE8031A3B90B8130758EB7D1C580950168DD0BA061E328A232E1F2DE22F9722A8155F063AAE7723739FD44681C14F3A8B05D91C6861A722D6D638A7D4968DAB87B943E2D3446BEB8DA34551612A88DDB8C60003532406083C4CE54684A38D683A34B7A3A8C1B54907C1E7FD5D226226F93A57EED703236BAD64A326A6B67D111",
	mem_init1 => "5774E3166F50CEA570B3E2632F0FCE4941D0B1BBF7A8C1DA409C59481EC8F4D7FD6F9B95863EBD452D50B20C48E1E244E5DE8672F5123B183925CF0522773F3F5991E9E263E3E8DEF0596F1843B496F793C50731FD7F252BB74B654843398D09951E44DC3AB4A0A4AEC1F21FF0A8878CEBA01716FB324784A6698B94FA31C0E9E606FBDE4955DF8BCC5284A5DD899BF84A3106AA0E9834DE27A64B98D6B3C391361B3FD9CB40D44C4387D142133A9D53243159F6F3BF233FEC131177FD19049FFD6276D02CCEA3DCCE4E017E464B88F4C30EB0D7743A2F6B3A54F0630BFC0BFBBC66332175F3CD82A9116882924D1CB4128E64AD976DD43C2A17B43A5541CD3B",
	mem_init0 => "0F62666EDDA47C0596C49F395722BC3814AC1A64BC9828CA842033E83A44A6553045995F1D9EE8D3CC60DF88F497DAA81FD9D6E28AFEB89AA3C01D64A86543E69D2298D44B9A2C83B30DA41EBDADD23D8BD280D5A8BE0403F381A5BCAE21F10D90DE2D634C3748753042C8CC28A07EA98D2E2CA8F17F31FF78E5833A036AC17636FF1D4116146DADB6DBA904CE4160FA4BEE9462627F061C8902A410A386A4C2193F9967758FF9B148A8AB6538ED5C39358E5D0612C9BA7949E049FCCF1F11967F13B5827AB314EB71A1AA16CA52C5374539CD2CA6451841B295D5F2E0E9DE6DE06FEF921F65651B3A15B8D29A27535A2B2F070BFE4F049ECC208EDF5A9A4737",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y24_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "157CF520FDB658300476DE2CC4D28B5424C11DAB8ED2F3191D2BD79B9E3AA765CB0501A018BFBBBC8D37BB0CC84AA5709C2FA06F4EE1C93041396385867EFD89EC2EAFF1B86A942E0426556908F31366F4B71C63FD4C9ED0671493A64FA2220F49DD284DB31205E9C65DEAF3B49C464C8F8FE052BDEBA9B45B4070BD5760B513DC3C8A77C1530D58C8F104ADDC40978B872338A10154C50E4696B89A37ACA28D251BA8303C31AA3D23CB7162ACC261AD1E698DD2D1260DF7325514A0607D8CDFDCA46F2FD86362596624E9A4F26806ADD85D375E032827D5F327CC9BAF8B10EBBC71FC6A7138618566A0176EBC8370CE2EB30F0FBCB0EBEEA2FD6FA32513255C",
	mem_init2 => "F655F7C9BEE674CFA6A375D6B3C96B9C689BBFD2B8032CBF81E01183EDB7D4E6B60A95B5EFD76C0C604329E819BCC84648ED3C40FEE00D05FFC92C00FE51002731AE9B223B1ADDC7595AFFB24A126A702597C4A8EF4465D34D70CA3F00FC03F6C6634081A433D8BAF8FEB09A78E0C110199C2C6581EB2FC622C63B85F86271BF32F2C6A348E120DC6B69C707C5FF3C76968FDF2BA6BDAC1EEB5F00B0A7C0FE9BABE0C6CA60FD48DB20FA27461BFAB5434A11BF8F8E623A54530A8BB42E7A6592DD407EC359E9F8AA20133E383E9BB1EF99E2D2EC8A59EF2158894287270AF1C1C7D37757EB353C0B452FD66FD60E63339C142356A955F2D18F53A8F1D2EDAD2F",
	mem_init1 => "F194ECD1C9E85E16891D7A2EBC81B585F84AED0CCE287807DE59875AB876F2DAB6168C6EAC1B1E0EB6EF1ECA8D9E1297FD8173E61183ACE1418841EF70A4476AC19FE28E3E877840D1E4CC44BC1EBD4BB02959195F07FBAE90C2B6C52079BB1544E0F12D0ACD420296421E0A478F4174D443AA349895518E22E38398DC9AE8B4B13AFFF0D359738B4FA2EB1EE4A9D085E316FEA2FF6D6AE4093DF5716581D602CF59EC3AC228736FDF96D356A5AA476EE3D5C5591C3610219E2C747AC416A1455546C0F89F1DD967B4EEA1875E1CF45AD27F5C9879E350A507D010995739C52F77AAB7A45CA15946CEE8EB5121A36C1CE2778FD1BE82CD0F3B35A7E501E05AD2",
	mem_init0 => "E3E0C64863998D6303F4ACBC79016045A85CC738EBB9E4478159EDCE701DACCAA7FA596C81C6571847E2DC0F0F45792408770B9640D3A93F7EFE7A8060215ED6D794FD211B83A578E99A7CACD294E38A5CF4DA26639572F56F94D9F9BCCC4049CB0BC88E4221ED569750850CC7E9AF1940CF5AF71BB3A9A295B454C4B4E99698C2308946221F1AB774A247772CB55337B2C0A6B717843913B76203C2630FC778D4A78A0943CCD41D5E1BDE960CB7EB131F06033E1187CB8BBC5D5ACE58FF24D297EF3486B27A0A6E083ED81C961DC0CE6EACC6EF5C15625E4874A734E58F0F045A39C80526C84B5F8309B3041478CDDBA073BBFF9A56EDAF993A1513B4A483B8",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y11_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "57173472E0C23AD107146701A56F5B0F4346E0343816B5973A0AB79B5A12C7A8C44AE50103EF45D96BF8F110BF955665B4FD37F8045AAABC0A6B6EF1DBDCE2EA1B0918F7722FD6797529184983ACC6B203B0DBE55E4D9685990E7F9D14C374A176D1AB037C3E5FE278D15C2FBFAC604E7F1696923AC718E843D7E38CC2EE0F30EFF29CCCD97A07BD6B6BAD6FBF5BAF35F263AA114BAFE027C603FE8652630A178CC0794F1D48F50F980FBC6ECAE7A79A1221D3D6A3C444B46E101CCD97C698CC00431BE8FB68906AA2E37F485ADDC727E8B494C8EA826A63E5B5B0BFF19D98CC1BB0DFB08819BEC1A7A85794F30A4986C179A7B167D0D849D3BB7ED7E2C03E91",
	mem_init2 => "C0E5A67BE817E322D986F0D6FAC353DB97B3F9F2B03B1EAD25B8EEBD8B8C7F9F21E551DC885DA42F665555A156644C73D00F2C3560C55EFB76076F4E2F5D0E28C0999DCBE6B73F833CC44B249984E500634CA236F64C3B269E8080F6F0E08493D1EE323699C2168F267D34FC3592B9FDA556E833D44A9902AE3029B92CBCEEFEBC0960BACA1C82F3D6A8E9A1D8E8D2F3A96028E5261283708E438CA15D734458A720A7B689CC7F2CE8DCDC64E3A40D56E740F8481543AD9D479F22C08AB87259D657335017F482E4742A5316C7920E02C8D1A1CE4A7761CFD81819B841CB33F9203ABCF0FCD875FE8A1452A511D520325817B42C22640FA743664C83C51F1A1A",
	mem_init1 => "2B659422AF556CEF11DBF2EB2D3F6EDC90AE0DA51CF47C41711888681540D88257AC673EE259648B23566B01A5A8694C2EB48F5458BB7B7FAD365DCFB3F062715E09E210CEAB20E9E20A11EEA571002F457C4A52D6CE30A5CE7873B8E4467C06B4029155F63E67B70E1A88260A3F4D34D092E96CEEED4594839AEB0229E9DB3ABA06305BECB68587520773BD66BF51FC4A2F9ED4EA0EC40B9F78BF98D0937F20222352B42F7509A7165EEC08FD404E5A95E8E9484C15B588FF60246713D55B6477FADBA5C19C5D09A8AFB2BF903DB589ED431F5CFAF33C8C454D5281B4D3DFFEE3FE89802A96B687D81D3A91F82324A10006A3121E54051D154DD363F4E18320",
	mem_init0 => "D22017FB5DF56D9A1259DF0E9A20AF48E05DF61C3E078940C5395BD81A9D99AD22B02697C13432E4DED8CC54FC10BB4BFF176712ED207C24A064B8D0E7BD416ECF3AD77FB1C4461D07B935E5C21779C5D575E3C25BA68E2CB0D22704A75F4872920595350ED35BD6B65308F85AAFA595D79F200434F3AC23F6104C95DC9244E0C7F3399B3DE204F42F4C5653DB625539E8AE7C8D4AECF32B78194EAFF87BE884549A4D57BFE37CEC2092A55861B83668A1D37D8C6DA304FA87A8692B95BF50A17F6C68ADA3A63715C433174287B751FE1192565B0634ECD051794E218F18B57E68EC061B23451D57B2FA403046C3BC9D558FEA81388AC41D1B285C295529589E",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104_PORTADATAOUT_bus\);

-- Location: LABCELL_X43_Y25_N6
\aud_mono~87\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~87_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120~portadataout\) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120~portadataout\) ) ) ) # ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88~portadataout\)) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88~portadataout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100000000010101011010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a88~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a72~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a120~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a104~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	combout => \aud_mono~87_combout\);

-- Location: M10K_X58_Y5_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a216\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "16873DBF9F5C3DACBFC0E89B12A87109E992A8DB1BD1F66ED2AF53FF12CEE88A5DA631D26C36BD9442625514B5F859233A1CF34ACD4726B2FD41C7282B823E9EA11A805F1F9608D6AC8E61709AF34C48838929FC2DB10CFDE0F8EC4EB5B5566C99F745F92E99ABF4C6E015FF64947EB8B8E0B42CCEF22B65C4E2498935DC09F73EC94BFADA539D0C67FD1322655FEBB352A41951E2F06CFF99E7F6F9F01D3A1D6D4E0DC4B14CAF3D7CC3793ADF72917725A5501D7B1DFE660C901B51B23F6A39C8888B03DEA87B704C8956F900BC5AAF6EA0D17577DBD5DC8DB4A0E60CC2399A70587A55C4720107E6978A5591A9BD197B946128E77F27E8F262054816DDBD35",
	mem_init2 => "3988311327343369D11C59C614E9AE637C33AC5047C7096923EEFE835489E3F43250978AEF95593D7F7C053A502118889483EDBB0B2DA275D81449AC509FBFD5668A671F827C5D8D845BB89EFD563F70B132E78E41CDCA18F9DDDBB1B628926229C2A1EB92D7B7857DD0CED8AA72F51349D18209E91EF083D61FEC3487F02F82B674DE50FE91EDCAF613CE5DD2E8D5AF8D152B28C281E070B1B711C233B702CCF3679E42C9009DA32C330A9E39D0B012C6A0EA259A8AE9847D63C07DEF45CD705E7529AD01FADE3C780336D475E5F7711171F8E3768820980BCC7CF72336207FBD28C13637213E675C383125758CC1E1DF67589E1313CF754C4AD9D4177747DF",
	mem_init1 => "C3CDCF63272BC43AD0A1C2AA0D116324F83A899A30BB0542A437F924BF8B10E0F27E77017836D578016D66F3ED8A0C30AB2E1D94C259DE436B3B9E17175128F101C7570F0BFB4BDFEA0DFA24CF03A0C04EA753DC55FFE906257B36188B2DDCFC96B82AE38D8B918B057241DCB795A6FC3E9FE8751F3FFEB146AF6AE726BCD9B29F66BABE3900929B340842215D238669978E6231C626CF53566AE98B39D6B9B7583E0C3B5E5F12E6C245F337170652E176EA046D1DB11FFC4EFC3FFE078FC0F35531B3AFDB107FA2434934499110031D0E7A4424C48B9CC0BC8C7FDA7E70A5AA6985E13335559091734BC8C4A6FE88B881C067E3C8905A2FF3E347D30E467454",
	mem_init0 => "5AC453888F836F8A8B87087B32545ACB2ADBD5DDCDB02CD6212705EFB6EF7880F41E27ADD9A6037337DFC1E261AB8944AE3342AE46927AEE68806A31B37E44452BC8F0113245EB3ABF7D3D31F0D6B52EF6C444315A7C556A8F2C4C0094769DC4A6BE6528051E844244CB56B31C5E6F36391010E8BCA0FE2249AC33F8F70FAE5716F881A671410F8D4B49F8E75D78C75673854D56AA8594B845E3A7DE4CDA1EA83D9C9C324514517FDBF47B13748B6A6E693902F7E34274CA6EDA7410100521A28A67C2AE274228033D662A8B98DA43BDAAF24A5AB6355D4D31C731B4B8C2DCD4F4512BD8A333D18E2E359480CAA1183EFF983449496D63DFB5CA3D23E9C32CAE",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a216_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a216_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a216_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y4_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a248\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "DC9A460DAB074572240B570248D8AACA5BE1427E8D194C8253CF4B93724F6C99F3DB769D61148EB53228BA23C10801F5F6BC1B38CA82757273B2FB45020C0A8FFB693035D878CEBF4FB9FB454454899A226AB2202DBA5665DE2618DAD05D82F24A709BDAD7219FC68602E3E46D4B890C1C5AD7DF95A43E6A89396DFDA7318295931F79727AE7719FFB1EB927893D81E34C9AA8C540BB2F64F3F650F363F61F9C65A67AEDDB0397F4A7C2D138AC7EB66406A25C4D0374AC208E4141965F3B6A5CA45F1FC94A0B5B832BA4939D6A71A4C438CE106B88C20DED837516F4661A66119ABE4CC3840ED50300E7CF8C92B3DCD92AAD2625D827E310A36AC02FA95B727C",
	mem_init2 => "60BBFF0F04B7A3FA3C63290A74E605DB1AC8AC5033089FB4D82ACFF01853EC37328B482E5CB527060BB7F8DC5FFBDEE351447C0737F07C6D4F8830062D4C7007D39AAC97E1A1B6C665D0D6820FBFE46E06AB286741FE987FFA9F31D97EF78F50F799FAB22BDE26FE05202F55F63CA8282D2190567C87A512F24DEB4AF8782ED6E31B5E88DE7CEE223CD5F225D762AA31DA6C645EE5CFFD5956DEC391A794AFECAEDD45E9B592CCF14A1A901036997D010D23853EFF5D015A7450AD1A711669373CB5709C0DBDCE112152D3B909C54A7BFB6F172389503E2A06A678D0D33895EC80CB6A63187BBD3716CAC5FB15460E707459770DF98485849D9F456B2A4BA1BC",
	mem_init1 => "F94C578C6898AF178CCF2748355C77A609B98B560B330EBC4B65941C49E322934C6BE69D7EEF456A06D0FE6E6C1A96FCD9A531972890387E275FA382D2F998F6C24CCAE114A474C21F363AC57C1BAB89DC064A2C3F0A2A670D657DDE2A72EF6C03891EF06912294789930105069ADE116068C5D32C9793286EB699E2801FEDEB3A74FE582B9C9647411F6B53A5D2CEEBA82E5A61006D4CE1AD1D403178EC195E75F00E33386C90B3619EE2258E8AD5C863E789D4DDC78E0546D585DAF127B4075F432C95E160A4B501AE0A389DAA674A7CF62F37E6E86D48451B3B585C3830D828FFA07F737ADD99184E4F04ECC22DB3A05B3C102AD64E05396B30BB0EEF9DE8",
	mem_init0 => "80071C2A153279819523616DA14B60B6EFB8910CB6CD21E664C56955B22B2D284AB7F1CE521F8B66735EBF1B17DE13BA086AEAE26FD62F96B8FE9BD87E013AEAEF462ADD07155A0E2822E5068649499B31C7B36E9A4B582AC72F4829437908D4A5C7DBB9892DE406B4D5FD3AF2C63A949A9BD6DC25E37DBB96D582E0D87C058AA748D7B6E23EA5AD6EA7446F83760444A354FEED8B2745AA2EC91B77AD8799A6349CB2F44073B5CE11822740502994F67F3432ECFB5A4AF0A8F866116162B590C6F3844F4893CBA5D9C00C72D1EB652DFABD99E39DFBF91686F63B34ED32C92C626E333F7A22921EAFE9C4FBFB73C7BACAD1F92839C478C787B9D9AD68CE88B8",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a248_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a248_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a248_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y9_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a200\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "2C2E341FD09128D3DB6577B60CC398CF16EE3653085948B7E7435B758E65B493BE72C35A0A36CBA8661C09C4D3F46314A8C68DF2DEB7B4C6D709F8AAFF4FD3D1E8F830ACEB75B1E60370EF81A45E13F3247822D4246BEF2E7B93D1C10D9CDD49629402EA4BA24A6732EE3979B54DC483AF7E0E73CBB68C08CEE7F17867BAB116DD0865443D8CC49A88AEF73028B74B6D865F8F6964BEA067E14D15CEAD123F8EFF7668791E6EF3E9E4DE585B0A31E384D979E545A76DF0EBB8CA106F69D04DF2AB270E9BE97BA27D0F7F01F7D967D4099262DFD15D5CE86ABAD0A81C88E895FBFBEA4ABB872FC033EAB77559A2DDBE50CD746A2A570C173FA11548A67F833AA4",
	mem_init2 => "DA6F516F9DE3809201BC1E33B3CFAAA9D0E797ED468E7C66F96388C1B0E65C5A75E31DA28F40CB8330F54959AC6A5F2D1E60BEC2DBAB76712FC3C6735E71859BB325093522E46705FC98943E30304F996BD3C85DF83E4F1C3C9E4F9608D0E3FB45E9C88DA4B9C268F59CC8C3595B4987011222882BD5EAA2D915B5826C9CD03BE464BBE8775CBAFF6B7ECF7DCBFC030FB3C3F2FB76819BB874600781811CE5239A241A81196FBE226BF74359EE5D99F5F3FE626626C92B77A85B1130E530CB683B3975EA880E15157F1A01583E1DD7334613E61526333CCBE4C8640550FC223EDD49C46E028901FE439CC003EB52490F310056F7ECEC21A48452BF828E6C47AC",
	mem_init1 => "14A07E30E1C78169362ADF85DB8D90BF6740B30614ABF400466E38A7114B7F73875CDF2E598649647DDA2A8F01FC7904493F623A91BE6FA59D9F4D3AAD86909797F854E607C4AEEC9710F4C4DA9A20FCEA3E6789D18DD547F26F1D0FA0B90A9629C533B3228EC044B04D22B960E02A37F2EEEE5324BACCDCE2A7AF56BA52E80B9A0EC5CA8C8654DC1737C4A685C286FB52D4D23BA9466C73952CFCD4956C4C7644626D94E3F6933A534AB5C7FD97CD4BB8AD72BFEAA3E639E553DFE5477B1C295164EFEA88E7DCFDCDD5588A777121B558AF4CC87ECAE65A410897643DAA55154E5D2940ED3A36ADA7C16BCE311BEE002479F26B15067EDCE777CB317CDE6341",
	mem_init0 => "768C108EBBECD7DCF3E4AD9A50A08007C4932613B6481B507BB140582E862EBD2A0921A39D51CB7C6FE9F965749559D9CEDB96A81C3933FE9D246EF5A6C3E1C6EF7EEEEE90858C4E0D370BEA7A31F6E3AF927CF4377458F7F1EF59FAFB1F0C6ACFEEFE12F5BBACB598FFFB0644CEFCD23F119012B72250191F7331F264483BE794689FD0CB179637D2AF690D7B0209618A4E1BB04BF64C736FA1254C63ACF04DA4C04DFFE556CF4667D5A35AA84492753D0F93DE0FBD4FD8DC45C43B59566C34EEFDF29A03907A65813501CE1243D4DF79B892E3953F65B76C875BFBA37FBA9E7A4FFD73A897459E5A166BA5D96124C9AA51B06CADA3AEB3E4EEBDC2929536B0",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a200_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a200_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a200_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y1_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a232\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "561C5158118088DB39ECC041AFAE3524754BF91384A4B946589907B10A9D4A36BF873725BD4833D3C463F26F56751D0FA46221F94EFF20814D8168B59A2BD46DE8E31F939859B1574BD2EE33DA2F5924F807D2B6345D3D917FFFF55F6BBC849698E4C0220047904DB6316739EF65B96BDF57381C730905D5A8CA6DCFF880D40D92F148F1F3002014E39158BDE6DEC2DA724A57EBB39153AD313B11AFC72DF73EA60F8796740F66C202CC420411B637710C6D024A250BC4DBBF9219E5D193B3659717CC26DB9D60B4EBF2650A198024656B2A9FD80187F5B55FD5A7AA03A5995D55991B24C1B6E375A2EDE45E3FB0808FB0E690E5A19C18E650CDF53E4C3628CD",
	mem_init2 => "663AA7074419E9A8EE7B758B11E2349C87954E10DE266B5B4DA03509F34F27C65CA3C9B27E91514174DF55E244F6E9C02E9C9F6D2A4D06B0F17539E4B53481B1A73A0CCE33D96C0E9FA3DE6B68431DEBFE4EEE3EA37154697983EB5BF6EBA6F28D55CB2DEDA6E18948137A13F3FC207EE010E17BCC0C4BA9A3C564FAFD2EE6E9218AC492CC2152C507E50F2B2C64060584F5C0351C2AA11E26D20C08E3CFACFB55C67E40B3F2699571DFD782BFA168F1526A606A69BDBB97FAC4AFD5DE1252EE37233FA33911A61744A9CD217DCD73019BC0A3CE08E2ACE6BB542D15A2F1C476EB117D98ABE7D62D24EA53684651FDEC3AA4A5C56F4373D72E2E1418F612EC6B",
	mem_init1 => "56CFF7E57AB6291A13976E4162E8DC40711A73A0AFAEA20BC280C9449FDBBBA218E0273DFA14A6DC78E4AAFDAC2AA82D997402DD11BD8C4C1D0780990F8582461DF7B9F1E2767ABEB7FB735605EEB60D1B8CA5068C5BB5B0CC7A2A963BE29968E30E76DB8401537463E673CED332C64147DCD53F1EE0899CA9A58827DA18C1D16552B2493DDF60B57C534E4EB68673BEB87D935AFA8A83F6D7890CF2C3DF34430FE7E5699124E253757D2C5F74EA535F6848A0065243D0C1E9C7AF86287F496DABDF1F605A77FF264F2B5A7EFCD48E451793D0351EDB739B1E0BC837E559E88F4AE08A76736E7ECB81C88641484053FC1AAAFB089D39DC0943F9511F2B5D7326",
	mem_init0 => "EA00A73182913AC7F6461899637E2BE61480755294DBAB668163E7871A491B457BFC97E0252D3325356DCB7E369E8B4189AC06B854590B159CFC99EB2AAD2F80A4F7E42003FA02C12F7ABCD5CDFC70233251BC76C1A7871D112105B6000761FFC70038916D41385C74AC4EC31073581838F768B290A3D6275D70B1619B0066ECDC1E35B0A0010AE1D7029BA9D7482568C6AE2442C4D236F38F645F61B8B07AD14340F6DF82924CFD6BF6678C340E5FCD13AE3DEC2C4CFEE84D4B29D6E4F93EE6C2825E857F272390D85829858841986A1C08CDAD2FDC85FEF309545D445D19A1707866DD339590416EF9741E0330B92B625C8F32AD60512073557F2896FFE6B9",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a232_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a232_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a232_PORTADATAOUT_bus\);

-- Location: MLABCELL_X52_Y9_N18
\aud_mono~86\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~86_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a200~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a232~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a216~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a248~portadataout\)))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a200~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a232~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a216~portadataout\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a248~portadataout\)))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a200~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a232~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a216~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a248~portadataout\)))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a200~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a232~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a216~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a248~portadataout\))))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000111110001001100011100110100001101111111010011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a216~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a248~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a200~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a232~portadataout\,
	combout => \aud_mono~86_combout\);

-- Location: LABCELL_X43_Y25_N12
\aud_mono~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~89_combout\ = ( \aud_mono~86_combout\ & ( ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & (\aud_mono~88_combout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ((\aud_mono~87_combout\)))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3)) ) ) # ( !\aud_mono~86_combout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- (\aud_mono~88_combout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ((\aud_mono~87_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001011110111111100100000011100000010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \ALT_INV_aud_mono~88_combout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(3),
	datad => \ALT_INV_aud_mono~87_combout\,
	datae => \ALT_INV_aud_mono~86_combout\,
	combout => \aud_mono~89_combout\);

-- Location: LABCELL_X43_Y27_N36
\aud_mono~90\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~90_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & ( \aud_mono~89_combout\ & ( \aud_mono~84_combout\ ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & ( \aud_mono~89_combout\ & 
-- ( (!\aud_mono[12]~5_combout\) # (\aud_mono~85_combout\) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & ( !\aud_mono~89_combout\ & ( \aud_mono~84_combout\ ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & ( !\aud_mono~89_combout\ & ( (\aud_mono~85_combout\ & \aud_mono[12]~5_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101001100110011001111110101111101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_aud_mono~85_combout\,
	datab => \ALT_INV_aud_mono~84_combout\,
	datac => \ALT_INV_aud_mono[12]~5_combout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(4),
	dataf => \ALT_INV_aud_mono~89_combout\,
	combout => \aud_mono~90_combout\);

-- Location: FF_X43_Y27_N37
\aud_mono[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \aud_mono~90_combout\,
	sclr => \sw[8]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => aud_mono(24));

-- Location: FF_X39_Y29_N46
\sound|da_data_out[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	asdata => aud_mono(24),
	sload => VCC,
	ena => \sound|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sound|da_data_out\(24));

-- Location: M10K_X41_Y31_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a270\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "7FFF8000001FFF00FFE0FFC000F803FF001FFFFFFC003FF8047F003FF81FF003FF007F8007FFCE0FD9F3FE000FC03FFE007FC1FF800FE007FFC0E7FFFFF8000FF003FE01FFC07FE007FF003FE037FF80FF8003F800FFF01FF007F801FF807FFB3FC03FFC00017C007FE07FF00FFE00FFE00FFF07FFA01FE000FFC00FFF00FE007FC01FFC03CFC3FFBEFF000007C00FFF3FFF007FE007FC01FFE03FF803FF001FF800FFE01FF001FC003FC021FCFFF30FF060000FA00FFEFFF00FFE00FFE01FFC07FF807FF0027F007FFE0FFE003FC007FC003F81FFF4981E0000F0001FFFDF00FFC007EC03FF80FFE01FFE01F7E01E1F43FFE007FE007F801FF01FFE03E7C000",
	mem_init2 => "1FFE03FFF07C1A0F8003907F201FFE01FFC03E0007C378FEFE02EFC00FF803FF81FFF032FF0003FF807FFE0FFE01F8401FFF004FF4987F000FC003FE00FFF080FE880FFC00FF003FF003FF000F0070F1FF0FFF001FC007FE00DFFBE08FFC09F800FF801FFC07FF800418007FE007FE007FC007E8003E43F3E7F80FF9007FF01F7999F3FFC03FC003FE01FFE03FE401FE6019FE00FFE01FFE00FF000FF807FFBA03B8003FFE07F8007F980FFC9000FF001FFC0FFC007E000FF7C03FFD06FFC00FF001FE81FFFE643074011FC07F300FF7C1F80C8003E001FFC1FFC00FD800F9601FEFF07FF805FE003FE01FFF0FF800C002F80FFC00FFE03F0C02401FEC1FFC03",
	mem_init1 => "FC00FF003FE003E7FF7E3FC003E002FF01FFE01F380001FF07BFC01FFC03FF803FE007F7CFFFFE000FC00FFC01FF807FF161F00001DF807FFC0FF800F880EF87FC60FFC0FFF000F801FFE03FFFE001F806FF803FF01FFC00FCE0001FE03FFC03FF003E0007F800183FFFFFE0007E007FE01FF01E603F8007F807FC01FF807FC001C3EE03FFF01FE087FE00FF801F8339FFFB8086003F99E3FFDC7E00006FCC0FFC00FFEFBE1FC020FE01FF807FF001FE001FFF80FFFC07FE01FB0007F82FFBFE07907801FE01DE701FF767C0780023E00FFC1FFF800F801FBFF01F8303FFE03F8001FF007FC383FE007C0F80FE0000FF81FE0000300FF01FC0FFC0007E03FC1F",
	mem_init0 => "C04C7FF3FF01F0000FF80FE07FFF803F80FEC5C0740FF07FC0F80001FC07F80FFFE01FC07F03F01F01FC1FF03E00207F80FE03FC7E03F00FE03E01C0FF83FC07C0000FF03FC1FE07807C0FF01F80F03FE0FF03F00E00FC0FF03F81E01FC0FE03F03807F81FC03F8000FF03FC03F8009F81FE80FFC00FFFFFF8003C004707FFFEFFBC07FCFFFC01FC01FFFCFE001F800FC0FFFE1FE003E03FFF001E007FF67F0007E000F07CFFC3F3007D011FF003C01FFE03F801F800FC03FFC1FD803F805FE00F801FFDFFFC000003FC04CFFFFE000781827E800E00FFE07FE00E000FC001FE0FF803FC007FC01700FFF80FF803F007F800FF07FF80FF300FF003C01FFFC7FF",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a270_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a270_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a270_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y33_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a302\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFC007FE6001FFFF801FFFFC000FFFF0001FFFC00007FFC010FF0003FF3E03FC13F0007FFC001FFFF0003CFFE000FFFE001FFFF90001FFF8001FFC01FDC001FF84FE001FFFE001FFFF00021FFE0013FFC003DCFFE0001FFF0047FF800660781FF327C803FFFC003FFFE00189FFE0007FFC0007FFFC000FFFE033FFFC00007F901871F800FFCF8007FFFC003FFFF00003FFE0000FFF00011FFD8003FF8000FFE04F0CFFC618EBE000FFFF80007FFF00007FFD8003FFCC0001FFF001FFE3000FFE1000FFFBE017F90003FFF800FFFFE0001FFFE00067FF00000FFE31807F800DFFC007F8FFF00007FF007E7F801FF7FF00033FFC001FFFF00000FFC0000FFE07E",
	mem_init2 => "078000FFFFF00003FF0001FFFC00007FE7000FFE007FFFF00001FFDE000FFC0099F8C33DC79C001FFFE003FFFF800007FFC0003FF01FFFF800FC1FF0000FFFE00006006F00EF83FF1E0000FFFFC009C1FFC000FFFFF7F000001F8FFF9DE07CF80003FFFFF0003FFFC00001FFFFC0001DFFF83E007FFCC001E1FFF00007FFFFF800187FFC0004FFFFF00001FFE7FC03FFF19800007FFE1C003FFE780020FFFF00000FFFF800010FC7FC001F3FFE000079FEFE00FFFA3F80003FFFCF00077FFEF8003FFED800007FFF87C001DEDF007E7FFF80000FFFFE201FF1FFF80003FFFFE00083FFEFC023BE1F80081FFFD1F801FDFEC00F03FFE01001FE7FE817C03FDF88",
	mem_init1 => "003E7FF00004F3DFF807F18FF00003FF7FFC00D83FCE00007FF3F1C003C7F9CF1F87FC001E01FFF80007F87FFC01F03FCF80001F8FFF801B00FCDC01FFFCE0C003FFED3D0203FF8803803FFF80003E3FF07CF007FF00001FC3FFE007C1FC0E00E1FE3F80007E07FFE007FFE0FC000FFEF8000341FC9F0740FC0F03C0FDFF00003C1FFFC03D9FF7F0000FA3FFF80781FE3F8003FE0F80E03F1FE1F8067FC1F86003FFE0000003FFFC081FDC07FB0003FFC003FC03FFF003FE039F8003FFF83E30007FFC003FF81FFF0007FF00FFC001FF000FFC03FFE0007FF001FDC00FFE001FF007FF8007FE00FF8030FFF801E407D1FE007FFC973E000FFF00FE000FFE003E",
	mem_init0 => "C07BFC001807FFC8048703FE003FFEFF00000FFCFFE013C1EFF7C003FF8E800701FF2F9002F8DF00F000FFE3000FC09FE03F81FF12C00FF01FFC0301FC27F800F07FC04017FC07F80403FF001E00FFFFF00001FFC00FE007FFC001FC03BF307C1FF88019FFC1FFC003FF3FE087033F3C0804FFF8F8C0003FF000FE1FF9078007BFFE007C003FF03003FFFC600FC0FFF3838F2E063E181FFFFE0002FE6C1FB0C7FA01C007C23FFE00007F9877C03CFFE001FCE3F7FFE3060FC609FDC3FFF0007FFE3DF3C873E3F0C2BF01FFFC001FFF0FCFB01FE0F03FFFE2F87E0000FF83E0FC4FF800020FFFF81D7C403FFC0241B9E432C0F3FFC003FF000FFE007FF00CF800",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a302_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a302_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a302_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y39_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a286\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "0FFE4003FFE0079B003FFC03F6803FFF3C6006FF0001FFC7FFC000099FFD9F0013FF8801FFBCFFF0007FE006FCFBCFFF80007FF007FC007FFC001FFE37FFC0003FFCC1FFE007FF0007FFD9FF3007E37804FFF0BFFE0007FF7FCC003BFEC6F88FFFE0180003FFFF338047FC0007F3FFFE0000DE7FF820703FFE000CFFF7FC001FC18EFF01DFF8300000FFFFE4001EFF0009C03FF7E0001007F80D6627C0FC01FCFFF801807F0FFE00FE4F81B9003FC9FE22000FF01DC07FF1FE03809FFB07FE003FE0001FFFFFE000037FFC9C01F1FF180003FEFFF0007F8001FC07FFC0300000FFF837007FF03B000FFFFC031801FFE000FC001FC003FFFFF0000003E0000FFF",
	mem_init2 => "E07F0001FF878FC0007FE0807EBFE7600007EFF8FFA001FF0003F8FFFF0000FC1F8FE07E4F83E0001F8FFC6007E1F03F83C7FC0001003FFF85F80E1FC0701F0FFFE00C07EBFC027FE00FF8001FFFFFF0007FCF0010CFFFF800007FFFFFF800FFE007F800FFE000FC003FFE001FFE601F0007FFC003FC01FFC003FE001FE001FFF83700000FFA007FFF007FC007FF001FF001FFC007FF02FFC0003FFC03FFE007FE000FFC01FF8007FF003FF00FFFC0007DD07FFF8003FC0FFF800FFE0006009FFF7FFC003F0007FFFFFF0001F33FFE003FF803F8009FFFCDE000FFCFFF8007FE000E00FFFFC03D003FC0C003FFFFE001807FF9800FF007F001BFFF07F80078FF",
	mem_init1 => "E3F801FF007803FDBFE07F001FF3E00FF1FFE0000007FFE007F801FF000FC0FFF8001FFFFFF001FFC03E0007FFF8FE000FFFF980007FF8000003FFF000F001FFE003C03FFC0003FFFFFE00FF003F000FFFFFFF0003FFFFC000FFFE000001FFE000C003FFF9E0001FFE0000FFFFFC003201FFE007FFFFFFC001FFFFE0007FFE01C001FFF0300007FFFDF8001FFF0000FBFFFE000000FFF8060787FFE0071FFFF0003FFE3FF000FBFC7F0001FFF9FC000FFFC000007FFF0080007FFC010003FFF000000FFF801EFF3FFF0070FC3F8001FFF8FE0007FFE0F8001FFFC060001FFE000003FFF8000007FFC001E4FFFE000181FFF8001FFFFFF000FFC0FF000FFFFFFE",
	mem_init0 => "001FFC000000FFFD040001FFE000003FFF8000007FF8000FFFFFFC003F80FFC001FFFFFF0013FE07F8001FFFC068007FE0000007FFF000003FFE000104FFFC000F1FFFE000FF0FFF8007FFFFFC001FFFB3FC007FFC400001FFF803C007FF800000FFFC000783FFFC003FEFFFC000FFFFFE0003FCFFF80007FFFFA001FFFF31C001FFE400003FFE1006007FF8001FEDFFF0007C04FFE001FEDFFE0007FF20F8001FFF01F8001FF801F001FFC8020007FFE003FFC3FF801F800FF8003FFFFFE000EFF8048003FFFFF60003FC000001FFFFFF0003FF0000003FFFE00EC0FFF80007007FFC00FF00FFC007FF07FF803FFF8FF0001FFE01FE007FC000401FFFF0C07C",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a286_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a286_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a286_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y35_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a318\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "F003FC01FFC00000FFF9DF80FC1FFC00FFC000003FFE01C6FF81FE007FE001FC7F7807E01FFFFE00FFE003F80FFF81F00FFFFF000FF800FF2FFF003F80FFFE007FFE001F03FF807FFFFFFF0021FF00303FFFC003007FFF803FFE000373E7C23FE3FFFF0070FF801F3FE3001FE003FFC03FFFC00001F7333FE03FFFC03201E0100FFF0001F0037FF03FFFE003E0003FF1F03FFFF0079FF80003FF3E00F0063FF803FFF80007BC07E07A07FFFF0183FE00003F0FF01001FFFF01FFFF00001F81FF1801FFBF00FC3FC00F1FC07F8F803FDFC07FFFC0019FE07F87C03FCFE01FFFF00107F80FC3F81FC7E01FFFF001C7F803FFE00DE1FC0FF3FC00007C0FF07E00F8",
	mem_init2 => "FF007FFF803FFC0037F40437FC0FFFFE0030FE003FFE403FFE063FFFC0007E070FFE03877E03FFFFC0083F000FFFE007BF31BFFFE0007F8003FF0083FF80FBFFF0001FE003BFF0031FF803FFFC001FE0007FF8001FD8FBFFFC0007E001FFF803FFF801FFFC0001D800FFC0001FFC7F8FFC0001FC003FFF000FFF01FFFF0007CE0009E71FF8F80FCFFFF8000019FDDF01D8FF80FC9B005C8008FFFE0009FF01FFFE001CFF80FDFFC0FFFF80001FFE88F9C1CFF800047FFFC003C0FFFF001FFFF03FE0007FE0061CC05FF9F803FFFC010001FFFC00007FFF0001FFFFC000007FFFE0003FF9C000FFFFFF3F00003FE01FFFE71FB000007FFE00001FFFF000C03FFF",
	mem_init1 => "C001FFFF00003FFFE00783FFFFC0001FF000CFF803C7FF00800FFFFC000003FFF0000FFF80001FFFFC0000FFFFC0001FFC00007E00F1FF81FC37CFFE01C0077FF80003FF8000193FFE0000FFFFE0000FFFF0007FE03F3E00FFFFC03E3FF00780FF0001FFF1C00FFFFF87001FFFF00001FFC1003FFFF00F007FFFE00403FC07007F07F03F01F00FC07FC7E01FF7FC0001FFC1800F8FFC01007FFFF00001FFC7003F03FC3F00FFC7C03F81F80601FF8000FFE0E00F81FF03803FFFF00400FFFF001E07FE3F003FFFE00F83FE07007F87C01FC3F80FC03F83E00FE1FC03E03FEFF007E3FF03C01FFFFC0000FFE7C01FCFFC07E0FF01F83FC0FC07F0FF00703FE1FC",
	mem_init0 => "00E07FF1E003FFFE00007FFFE001FBFF80001FFFF000F9F83987FE05C03FF7F00E001FFFC0000FFF30003FFFE0000FFFFE0003FFF00003FE0E00FF03E23FC3D01FC0001FF80001FFEC003FFFFC0003FFFF0000FFF80001FFB3807E01FE7F00600FF01003FE1E007F7BF07F01FF1E007FFFF00047FF80007FFC383F00473FE0000FFC00007DFFF00C03FFFE000C3FC007FFF00041FFE0007FFF000307FE03F80001FFF80001FFFFC000FFFF0000FFF8007FFF8003FFFC001FFFE0000FFF067C07982FFFC0003FFFFC007FFFF0001FFF80007FFC003FFFC027E3FE001FFFF80186FF01FF843800FFF00007FFFE001FFFF0001FFF800187FF801FFD800703FE01FF",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a318_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a318_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a318_PORTADATAOUT_bus\);

-- Location: LABCELL_X45_Y33_N51
\aud_mono~111\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~111_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a318~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a286~portadataout\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a318~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a286~portadataout\) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a318~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a270~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a302~portadataout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a318~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a270~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a302~portadataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100000000101010100101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a270~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a302~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a286~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a318~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	combout => \aud_mono~111_combout\);

-- Location: M10K_X26_Y35_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a462\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "1FF87E01F00783FF0FF03E01F00FC00807F83F09FF7FC0FE03C03E00FC3FF1FE03E01F007809E07FE7F00F803E0FF07F01FF8FC07E0FF03C00FB0FE1FF07FE003030F3F3E3C7000E3C380061C1C39FFF1C1C3000E1F3C7079F3F1C3800E0E3C3C71FBFF87800E1C3EC0F0C3FFC6031E1E7C1001E3FFDF001E3C7CB0E043EFDFF61C7CF0014187C79F8E3FFFF80020C7FD98063FFDFD2040CDF3870619F9E2C065CFF706000F3FFE000007FFBC04033BFFE00003FFFF040003E1C0018FFFFC0007FFFEE20001FFFF80007FFFE0000E7FFF180003FFF003001FFF0000F1FFE0000FFFFFF00001FFFE40079F3FF800F1FFF006001FFFE080207FEF86000FFFF0300",
	mem_init2 => "07FFF800703FFFC0000FF0F8703C7FFF80001FFFFC0000FFFFC7C003FFFC00300FE7E780007FFC3C0E07FFC180007EFE000007FFFF80007EFE380003E7FFC0003EFC7F0003FBE380007FFE000083F7FF00001FFFFD0001FFFF0C0F02FCFC0003E7FF8F000C7FF8E001FFDFC0001FFDF870008FFFFE0C00FFFC0001E7FF0600187FFCC081078FE8181E7FF9E00307EFFE08007CFDFB00E7FF8F10007FFBC00007FFFC1E00F9FBF20781FFFE00001FFFE000CB9FFE3C00FBFFE00001FFFF1C001BFFFFC0003F3E0F00007FFCC0023FFF198000FFFD80003FFF830036FFFFE0000FFFFF80007FFC10007FFFFFE000FFFF1B0007BFE0E0003FFFE00003FFF9F00007",
	mem_init1 => "FFFC00E0FFFE0001FE1FE00003FFFFF0000F1FFC80407FFFF8000FFFE000003FFFFF00001FF100007FFFE000001FFFC0007F7FFE000F7FFFE0007FFF87000FFFF9E0000FFFFF00003FFFF00003FFFF00000FFCC0007F3FFFC0003FFFF8000F0FF7C0007FFFF80007FFFFF80003FFFE0007FFF800000FFFE1E0061FFF80000FFFFC00007FFFE00061FFCF80003FFFFC0007CFFFF007FFFFF00007FFFFC0001DFFE18000FFFFC0003FFFE0003E87FF180067FFFE0001FF7FF0002FFFFC40001FFFF80007FFF0E001FFFFC00004FFFF000007FFFC0000FFFFF80003FFFE0043FFFFF00087FFFFE0061FFCF0001FFFF000007FFFE60400FFFF00000FFFFE00601FFF",
	mem_init0 => "F001F7FFF80007C3FFF8000FFFFF80007FFFE0000FFFFFC01807FDFE0001FFFC000087FF800007FFFF00801EFFFC00003FFFF0040FFC0F800F7FFE7C0000FFFF3C01F7FF800003FFFFC1A00FA7F807807FFFE00701FF6D800F83EC0201FF7FF00000FC7FF0200FE0F803C07FC1FE02007F87FC3FC1FE0600FBFFF83C00FC0FF07F03FC3FC03007F0FF01F01FC07C07F07F01F007E0FF83C03F87F80F803FC7F01F00F81FF07E03F81F00FC0FF87E03F81FC0F80FF07F82E00FC1FE07807F03F00F81FE0FE03E03F81FE0FC07E01803FC3EE0FC03E03F03FC0FE0FE00F01FE3FC03E03F01F00FE3FE03C01F03FC7F807E03E01E01FE7FC07C41F01F81FC07C07E",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a462_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a462_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a462_PORTADATAOUT_bus\);

-- Location: LABCELL_X33_Y31_N42
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w14_n7_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w14_n7_mux_dataout~0_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a478\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a478\ & ( 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a462~portadataout\ & !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a478\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a462~portadataout\ & !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000000000000000000000110011000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a462~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a478\,
	combout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w14_n7_mux_dataout~0_combout\);

-- Location: M10K_X41_Y29_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a334\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFC66000303FF8019803C7FE00E7FCFF9B03317804F1FC7F9FE0003FFFFFF8005FF01E0F87F87C0000FFFC03E00CFF00007C07FFE0020F80F0FC0783F07E0000FC7F800078FE07E077FF8000FC07FFF00C07F7FC0E03E0FE1F03C0603F83FFB003FF8003FF0FFC0003FE7FD800FFFC000201FFFFF0003FF901FE007FC4007FE03FF007FFE006F8009FFFC000F0007FF801FF600FF803FFF8003C00FFF0007FFF001F0007FF001FE001FFE001FF80E7C001FFBFC0038060FF000FFE01FC0003FFC01FC007FF0003F3FFF0010007FFF800FF0FE7000FFC1FFE0020B8FFFE00FE07FE00007FC0F7801FFF040EC07FF8010004FFF80C201FE6E003FC07F80FE03F85",
	mem_init2 => "FE01FE07FF98003FC0FFA01E5F01FF007FFCC401803FFC070407FFC003FE03FFC000007FFF003FC07FF8000FC3FFF001FF0FFFC007FFF400003FFF7FC003FFC000FF83FF0070603FFF801FF00FFC03C007FFF8003F87FFE000FFFFC0003FFF9F9C007FF8007E05EFC008F83FFF0003E003FF9F0200FFF8001F83FFF0001FFFFF800FFC3FDF0023F8381C07FFE05FF803FF0003F0787F0F8F0003FC3F1F00FFF0001F3FFFC000FC3FFF0003F8F83803FFC0C1F03C3F0303E0F83C1FCF8001FE1E3F001FFFCA0003FFE0003F0FFFC00008BFE001FFF0003007FFC0007E3FC407FFE0003803FF807FFFFFE000FFF8001C03FFE000367FFC00FFF8000807FFF000E0",
	mem_init1 => "1FFE00FFFC000C01FFFC00780FFF007FFF80040003FFC03C1FFE0007FFF8000FC1FF80003FFFE003FFF80001F07FFE0007FFF001E3FE00007E7FF82003FF8003FFFF00001E07FFFC01FFC400F9FFD0007E03FE0000FFFF80FDFF80000FC7FFC0007F9F007FFFE0000F80FFE0003F8F807FFFF80001C0FFE0003FFF8003FFFC0007C03FE0003FFFE007FFF80000003FF800063FF000FFFFB800001FFC000E1FFF807FFC0C01C00FFC80060FFF803FF81E000007FFF00C07FFC00FF80F000001FFF00607FFC01FF80FC201C0FFF806003FF003FC01FE0080E7FE000FFFF001FC08FF0000F7FF1807FFF0007E007F83C0607FFC033FF8007F1C3F800070FFFC0347",
	mem_init0 => "FAE03F9E0FC180703FFE07FBF0403F9F07F1E0003FFF007FF9FC3F0007F1E0701FFF00FFF8603F1F83F1F0701F3F803FF8FC1E0083FFF820071FC001FC7C0E0FC1E1F8780F1FC0C1F87C0E0FC1E0FC38000FF007FFF8EC07F847FF00000FF801FFFE8603F803FFD80007FC01FFF80C03FC01FFF80007FE007FFFDF000F00FFE00007FFC07FFFFE0007C017FE0003FFC07FFF0FF047803FFE0001FFF03FFFFFE003F003FF8000FFC03FFC07FC03FF00FFE0002FF83FF807FC007FE03FF0007FF00FFE03FF007FFF3FF80007FE07FF83FF007F003FFE0003FF001F317FC07FE01FFC0000FFE1BF1037801FF00FFF00003FF10F801FF01FF007FF80000FFCC003FF",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a334_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a334_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a334_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y29_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a366\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "1FF9FFFFFF000030079F718001FFE03FFFC00400400FF8600FFE0387FEE1E01830029E01E3FFF9FFBFF000000007F00000FFFF07FFF8E0800060FFDF603FF0019FFC7F830800E1D800FFFF01FF1F60E387787F001C07FFFC87FC0870000CF1FF0031FF007FFFFC20014003F21E17F38C00FFC700FE00000702F8FFE03CFFC01F007F0780DE00F8CF0DFFE7C01801C03FC07C21C01F3FFE0F801003E03FC0781F803FFFE03C01F007F0FE0FF00F01FE0F803F83E03881FC0FF00FFFF01F00FE0F207E03FC0203FE07F80183801FE0FF3FE07E0FFC0703F803F83F87FE3F80FFE0FFF807F807E0061FF0FF07FE03807C00F01F00FC0380FFEFF00000FC07E03E03",
	mem_init2 => "F00003FFC7C01C00F07F00FF83E01FF7FC3E007803C1FF01F01F00FF03E01F00F00F80FFE7F007FFFC0F803E07F03E01FE0FC03FE3F83F01F00FF03F83F01E07FC03E07FC3F01F01FE07800F9FF80F80FE0FE00807FE3F807E07E03F03F80FC0FE03F07F03F007C07F87F00F03FC03C07F87F00001FFCFE01F83F80F81FF0FF01F80FE1F80FE01F01FE1F80781FF00F01FE1FC07807F8FF00FE0FE03C07FC7F807C07E0FE03F07FC03F8FE07F03F01F007FFDE00401FFFC0003FFF00003F7FE1E007FFFFE0070FFDC007F7FE720700FFFC07E000300FFFE03007F7E01E07FFF80001FFFF10003FFF7801FFFE100000FFFF80003C0FC1FFFC00007FF800F8FFFC",
	mem_init1 => "00001FFF80000FFF00003FFF81F0007FFFF800FFC00E00FFE07F000FC03FFECFF03807FFF80007FFF00007E7FE00021FFFF00007FFC00003FCFE01207FFFC0007E3F81FFFF0001F3FE1F81F83FC0003FFFFC80003FE0601FFFF7E0001FFFF80003FFFCFC07F03C0783F3FE7E03F03C0FFFFE080203FC1E03FDFF100003FFFF00001FF7E000FF8FC07C0F87F0607F07C007BFE01F83FC070063FFF80000FFFFC0001FFF8000FFFFF04003FFFE007C3FFBF807FF0000FFA1C0F801FFFF00FFF9802003FFFE007F8000FC01FFFE003F09FFFE00FFFE007FC00FFE003FFF003FCF007F007FFF003FFC00FF003FFF801FFF80FF003FFFC01FFF003FC0183FE01FFF80",
	mem_init0 => "3FC07FFFC01FCF803FC0FFFFC0000FF01FC07C07E07E03FC3F80000FFC7E03F81F80FE07F07F01F81FE03FC7F80601FE1FE01F87F80F007F0FF00C07FE0F00FE0FF01E00FE3FC07E07F00F81FC07C07FC3F007C3FE1FC01F87F80003FFE7E007007FE010FFFF000207FFE000331200FFFC03700041FFF001FF8A0003FFFFF8006800FC1F7FFBFC000FFFFC000FC001C0FE0FFE000C7FFF807FCE1C000FFFE700FF805F86003FFE000FFFE00007DE63F00240EFF000FFFFE003FF7FE007FC00F803E03FFE007FC03003FFF07F000FD03FF87FF0300007FFFC0017F8000F20FFFFC0003FF600777FC80091FFFA00037E0F0FF9FE3F00003FE4007C9FF1F80003FC",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a366_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a366_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a366_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y29_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a382\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FF0007F81FF0007FF8000007FF8003FC1FFE000FE3FF0F07FF00038C0FE3807FF0F00003FFE1C1FC03FF8007E0FFC041FF80787803FFC00FF03C0000FFC0F83FC3FE0000F81FF0187FE03F78003F8067FC0060003FF03F1E01FF00F01C0FFE079FE01FF8001F827EFF80F0030FF81FC01FFFC0780001FE03EFFC03F80007F03FE1C00000FFF807F80FFFE01F0040FF007FFF01FE01F07FFFF80000003FF819FC007FF84FC000FF001FFE07FF801E007FF80F80001FFF007E007F801FC001FF800FFF03FFC00F8007FC00FC001FFFC1C7C07FF01FFC01FF8007F0F1FFF80F8007FF00FC001FF83B80F87FF80FFE00FF001FC07FF0FE183C03FF807E001FFC1FF0",
	mem_init2 => "01FFC07FFFE07F000FFE07F803FE001FFF01FE0007FF0FF000FFF80FF000FF000EBF0FFF00FFE00FFF00FD800FFFC7F0007FF807C000FFE00E0007FF007FF807FFC0780007FFE3FC007FFC0FFA01FFF0020013FF003F8003FCC07C3C07830FF8003FFE0FFF803E3C07801FFFE01F0203FFF07E0003E007FF800FFE03FFF03F9E07C001FFF80F0783FFF83C0703E1E1FE1803FF81FFFC3FF00F0001FFF8000007FFE7FE0007FC00FFF001FE07FFF8FC600FC8007FFE000007FFFFFF0003FE007FFE001E07FFF1FFF00FFC001FFF800003FFFFFF0007FF003FFFF01C03FFFFFFF000FC000FFFFC0001FFFDFFE003FF8007FFF81C01FFFFFFF801FF8003FFFC0000",
	mem_init1 => "1FFFFFF8003FE0007FFF0F0003FFFFFE000FF001FFFE060007FFFFFC000FFF8007FF81800067FFFF0004FF80007FE00001FFFFFFC001FFE0003FF00007F1FFFFE0000FF0039FF800001C7FFFF8000FF8000FFC03001C3FFFFC00C7FE0181FE00001E0FFFFE0001FF0003FF00000707FFFF0000FF0021FFC07001C1FFFFC000FFC0303FE00003E0FFFFE0007BFE001FE0000033FFFFF8001FF8003FFE00000FBFFFFC003FF80007FFE001803FFFFC000FFFC000FF80000C1FFFFF000FFFE0000FFE00038FFFFE0003FF07001FF0806000FFFFC007FFE00003FC0FF807FFFFF000FFF800067FC001E07FFFF0001FFE0001FFE038003FFFFE003FFE00001FFC0F00",
	mem_init0 => "0FFFFC003FFC070003F1FFF01FFF0F0007FF80F8007E079E03FFF87001FF000001FFFFC0007FFF0C0FFFE000007FFF3E000FFF8061FFFC00040FFFC0007FFFFC0E1FFC000071FFF80007FFFFC1FFF8000007FFEFC001FFF81C1FFF800081F0F8780FFFFF8087FFE038003F9F0103E7FFF03C7F040003FFF0F8001FFF0F8FFFE000203C3FFF03C3E1E0307FFE0F0703E1E0F0387FFE078FC1C0F0787C3F0607E7E3F0707C1C0E0F87E3E0003CFF1F1FFF81800078FEFE1E0FC783C1F0F87C1E0E07C381F1FDF83C3F0F0781E1F0F8181E3F87C7E3E070307E3F1F0203E7E0F1FFFC080007C7E3E0F0FC781E1FCF83E0E0383C3C0F0FFFC1F1F81C1C07879E0080",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a382_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a382_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a382_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y27_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a350\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "006FFDFF880003FFE3FC7F9800E01FF3FE7D27FFE00023FF0007FE3FF70007FF9003FF31FF0000FFF003F0021FF2003FFF803FC3007B2003FC5807FF800FB27F1F01807FFF00183F987FC027FFE0001FC1BFCF027FFE000FE01BFFC02400FE01A07BE7FFFF0006C1FF7F8300FF8007CCF83FF0007FF001EEC01FFF000FFE03FEE001FFF207FB00FFC4003FC97FF000EFFC5F9400BFFF00000E4FFFE01FFF8020C004FFC0987F8030FE0047FF8003E0007FF0003FC01FF00007FFE0003FD0007C01FFF80001807FFFC01E7907F00E0FEFFC00001FFFFF0007F9FE0001FFFFFF0001FF0FE0187FFFF00001DFFFFC000021FFC783FFFE000030FFFFC0002C07E018",
	mem_init2 => "7FFFFF90000CDFFF01FFE00020007FFE3FC000733FC0798FDFE00001FFFFFEC0000FFC003DF1FFFE007BFE7FC0FF0763C0000FFFFFF8007017FFCE09FFF00000F3FFFF80000C1F00381FFFC00000F1FFF013FC817B8600FFFF9E00001FFFC0FC1FC000000FFFFFEE00011FE17C07FFE78001FE3FDFE1F01FC781FC1F0FFC0001E71FFFF00FFCC00003F9FFFF80003F03F0F87FC7C0041F9FF87C0080FBFE1F83F9FE0001F07FBFC1F83E0DC0303FFFFF300007F8FC210FFE000600FCFF0780F81E07FCE03FFF80070003FFBC07F8007FC003FFFE7F00003FF801FFFC07FC001FFB80FF0007FF041FFE03FFC003FFC07FFC001FF001FF600FFC000FF8E0FFE01F",
	mem_init1 => "CC8000FF83FFF0000FFC1FFF807FF0001F2403FFF8800003FFC03FFFF0000007FF9E0638003CF078FFFFE00002FFFFFFE1FE02000F3FFEFE78000037FFF0637FEFC018007FFFBC077C0C683C8FFFF00007FFFFE7FD00FF01003FFC1FFEFC20FF33F806417FE07003FE73FF0003FE3E8F0F1BFF00000BFFF9F9FC307FC003C7FFDFFC01007FE000FFFC1C70007EFFC1E000EE9FF8001FFF000C001FFF3CFFF03AE000E1FFFF00006707EF801FFF9E30300E7FFFF000FF80B63107FFE00000FF1FFFFC0C0FF001FC3FFFF0004027E7800FBF03F80027E0FFD8007FFDC60007FFC011001FFF807FA004FFC0013FFF800FE0C1FF0007FF023F0027FFFFF000F87E7F",
	mem_init0 => "C061FF81C00007FFF83FC0309C0501FC7BF800304BFFE031CDDFF8007FF807FC001FFE187FC03EFF00003FFE13DFC00FFF8000243FFC000463FFC003FE81FFA000FFE1FE001FBFFF0000FFE00FE800FFF0009843F7BCC0003FFC003FC07FFC002FBEFC39000067FF001FFDDC71002FFF06860C01F87F00CFFF000EC01FFFF0000C07DBC47803FFE0000907FF8003FBF47F009FFE47180031FEFF800FFF801F8007FFF6700007FF9C1E21FFCC0001FFFF8000003FFFC037FE03F0007F7FF0FE0188E6381E01FFEDFC00F81FE1BFC07FC1E003B0FFF01A0077F9F803F9FFE01300FC3BCC01FFFF1FF0000FFFFC00000FB1FE000FFF7F8001BFFF040000FFF0000F",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a350_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a350_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a350_PORTADATAOUT_bus\);

-- Location: LABCELL_X42_Y29_N36
\aud_mono~112\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~112_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a382~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a350~portadataout\ & ( 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a334~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a366~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a382~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a350~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a334~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a366~portadataout\))))) 
-- # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a382~portadataout\ & 
-- ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a350~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a334~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a366~portadataout\))))) 
-- # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a382~portadataout\ & 
-- ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a350~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a334~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a366~portadataout\))))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100010000110100111101110000011111000111001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a334~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a366~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a382~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a350~portadataout\,
	combout => \aud_mono~112_combout\);

-- Location: M10K_X58_Y30_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a430\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "07FC00EC1FFFE0006000FFC007FE00FE07FFF00600003FE001FE007F0FFFF1C210003FE001FF003E077FFFE3000007F0007F803E01FFF86380003FF20EFF001F013FFC73820073FE003F801F01FFFE33F60037F200FFE20FC007FE3FFB003FF00001F30FF07FE005FA003FFCE038F383F071F31FFF8011F800003FC7F833F30FFFC01FFC310C3FC1FC70798F3FE00F7C31C00FF09F1FFDC11FF003FC19F907F800FE08FFCFF8001F003F03FC61C7FC1FFFCC0003FC07C3FE0003CE0FFFFE0000CC00C1FF0060FF07FFEF0030FF80006F8020FF00FFFF80006707E07F81787F807FFFC0002381FC7BE03C1FE01FFFE0103FC11C39C01F3FE03F3FF81C01E00E19",
	mem_init2 => "F00F19F007FFFF0000F0061FF8070DF0079FFC0300FC0780F807FCFC03CFFFC0007E0180FE0183FE01FFFF01803E01C0FF01F83F81FE7FE0001FF0811F807C7F80FDFFC0801F80F01FE0FC07E03F87F0000FF003FFF803FFC003FFC0003FF9801FF8333FF8000FF8003FFC001FFC0001FC001FFF0001FF9001FFF801F8001FFE0000FFB8C87F0FFCCF80007FF8043F9F4CC180407F184EFF0007FFC0E41D87FE1F8007FFE0001FE40E07E06FFCF0001FFF003FE0673C33FC0F33FF07F0203FF87F80000FFE0003FF1E00040FF1E60079FF801003E7F9C1F81CF38F1FE1FF007BFE003F0FFC0003FC3FE00E7FE7FE0007FFF07E06FF7F800007FC3FE7047FC007",
	mem_init1 => "FFE03E01FE0787F90FF001FF1C3F001FFFE03801FE0FF9C007F03FE0107F803F83F07803FC0FF92E07E01FE0FE0F007F07F80203F81FE03E03F83F80FC0FF03C03F81F01F807F0FE03F80F03FE07E07E03F80203FE03F07E03FC0C01FE07F03C03FE0E01FC03F0FE01FC1E01FE03C03F03FC0C01FE07E07F01FC0F00FF07F03F01FF0F807E03F03F80FE0FC07F83F81FC07E07E07FC0F01FE07F07E01FC1FC0FC07F07E03F80FC1FE03E07F80FC07E0FF03F01FC1FC03C07F81F01F807F87E03FC3F83FF80F00FF464003FC7001FC07FFFC006C3FE3F307C1FF81F80E00FE0186FF008E3FE04007F1FE03FFFE007E001CFF80063FE03801E1FFC1F80030FE001",
	mem_init0 => "9FFC0001FE0008FF03FE0FFB0E03F001C7FF0000FF07FC00C3FE03FF041FEF0003FFC001FF9FFE0001FFE3FEB7800F7803FFF003FC01FF0000FFFBA0C3C01FF003FFF003F823FF00041FF80073F03FFE003FC01FE003FFE00603FF801FF067FC002FDE3E00FFF821800FFF003FE07FF8007F9FFF800900FFF800FF0FFC03FFE007803FF30800FFFC00FFFFC0000FFFE0003F703FFC01BFFE003C007FFF803FFE0004001FFE00FFFE001FC0001E407FF8003FFC03FF800FFFE007C01FFFE000FFF0000003FFF007FF8007F8003BFE07FE0003F000FFF01FFF7800F03FFE8001FFFFE0000FFFF9804707FC7C07FCF17B81E000FC00003FFFFB806C0FFFE0000DE3",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a430_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a430_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a430_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y20_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a398\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "0FFC7F1FC1F83C0000FFFFFFC0001F0001FE3FFFC0001F83F8FE0007F03C0781FFFE0300003FFFF07F078000180FFFFC1803C1F83C0FCFF80600001FFFFFF8003FFF001FFFFF000007FFFFFFE001FF0000FFFFFFE0007FF807FF01FFF0003F807FFF8007F801FC001FFF0007C001FFF801F00007F800FFFFE0FE000FFE007FF801FF0007FFC07F0000FFF0007FFFFFF0000FFFFFFF8003FE000FFF1FFF8000FF80FF80707FF801007FFFFF000003FFFFE1FFC000003C3FFFFFC000000000FFFFFE0000070FFF8018007FC7E003FFFE0000007FFFF03FE00000001FFFFFE00004FFC01FFFFF00C003FFFFC07E00FF8FC00FFFFF800003FFFFF80FC03F803E03FF",
	mem_init2 => "FFE00000FFC0FC0FFF8000007FFFFF800007FFC000FFFFC00003FFFFFF000000000003FFFFF80000FFFE0007FFFC000003FFFFC00007FFF0001FFFF80000FFFFFFE00003FFC0007FFFFC0000FFFE00007FFFF870003FFFF00001FFFF00003FFE00007FFFFFF80000FFF8001FFFFF00003FFFF8000FF9FFBE0007FFFC00007FFFE00007FF000007FFFFFE00001FFFC003FFFFC0000FFFFF000038FFFFC001FFFE00001FFFF000007FFF0001FFFFFC00003FFFF0001FFFF000007FFFC0001FFFFFE00007FFF0000FFFFCF0000FFFC00001FFFFC00000FFFC0007FFFFF8000FFFFE0001FFFFFE0000FFFE0003FFFFF0000FFFE30000FFFFFF0001FFFC0001FFFFF8",
	mem_init1 => "000E1FFFC0007FFFFF0001FFFF00007FFFF800061FE7C0007EFFCF00007FFE00000FFFFF00000FFFE0001FFFFFE0000FFFF0000FFFFFE0003FFFF80007FFFF800007FFF00001FFFFC00001FFFC0001FFFFE00000FFFE0001FFFFFC0001FFFE0000FFFFFE0007FFFC00001FFFE180007FFFC0003FFFFC00000FFFE0001FFFFF80000FFFE0001FFFFF80000FFFC0000FFFFFF00007FFC00003FFFF800001FFF00003FFFFF000007FFC0003FFFFF00007FFFC0000FFFFFC0000FFFF0000FFFFE00000FFFC00007FFFFC00001FFFC0007FFFFF00007FFF80000FFFFFE0001FFFE0001FFFFF800007FFE0000FFFFFF80003FFF8000FFFFFFC0007FF000001FFFFF800",
	mem_init0 => "07FFFE0001FFFF800003FFFC0001FFFF80006FFFFFC000E7FFF80060FFFC0000FFFFFF0003FFE000003FFFF000001FE00000703FFE000000FFF800380FFFE0000003FFC00FFFFF8000C7FC00000FFFFFC07FFFF800FFC003FFDFFFE0007C000001FFFE01F007FC00001FFFF000FFFE000007FFE0003FFFFC001FFF807C007FF0000FFFFF001FFE001E01FFE000001FFF000FFFFFDF01FFC004001FFF800FFFE000007FFE0003C7FFE000FFFFEF807FF001F007FFE003FFE7E1003FFC000003FFE0007FFFFE0007F003F001FFF800FF9FE3C00FFC003801FFE00071FFFF800FFC07FC00FFFC003E1FFF801FFC3C08007FFC0000FFFFE006FE1FFE001FFF007E0F",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a398_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a398_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a398_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y30_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a414\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFE00003FFFF801BFFFE003C7FF803F03F007601FE07FF9E001F87F803F007F87F800000BFF80001FFFC0004FFE00001FFFFFE1E000FFFFE0003FFFC0010FFE000031E03FC3E0007FFFC0003FFFE0000FFF81F01F81FFFFE0007FFFC0003FFF80400FFFFE001C01FFFFE0019FFFE00001FFFF0001F0FFFE0007FFFFC0003FFFE0001FFFFFF00003FFF800007FFFFC00603FFE00007FFFEF00003FF800070FFFFC0003FFFE00007FFFFE00003FFFE0000FFFE1E00E3FE0000007FFFE0200F1FF800047FFFF00001FFFE6003F07FFE0000FFC7F8003F0FF000387FF040007FFFFC0C007FFEF803F87FFF00003F8FF800780FF004007FFFF800009FFF3C03F9F01C",
	mem_init2 => "0000FFFFE000030FF000031FF9CC000FF7FC000703FE380001FFFE00003FFFF2001FFFE000001FFFFE000C01F8700C07FC3F0000F87F81E00C3FCFE0003FFFF000030FF83C1FEFF03C0067FCFF80007EFF01E03FFFC7E0000FC7F8FC0787F07C0783FC7E0080F83F83E07F07C0400FFFFFFC0601F0FC1C0FE1F8FE0001FF0FFFC003FFC001FFFFFFC0003FFFFFFC001FE00007807FFF0000FC03FF803FFF80000003FFF8007E000FF8003FFC001F001FFF803CFC01F80007FFFC0000007FFE00FFB0E3FC000FFCFFFC0007FFC01FFFCFFC0007FFFFFFE00001C0000FFFFFFE00003FFF807FE33FF00007FFFFF00000FFFE808FFFCE000007FFFFF800183F8000",
	mem_init1 => "EFFFF0000001FFF1FFF86F01E0003FFFE000007CFFF807FEFF000001FFFFF800003E00FE07FFFDE00000FFFFF800888F003FDFFFFC00001FFFFFFF3202E0000FFFFFFF800261EC0FFFFFFE1C0007FFFFDC0001FFFF0267FFFF800001FFFF27FFC0000C00FFFFFF0000007FC700FFF80700000FFFF9D801E1FE77C0FFFE00003E3FFFE0FC0600401C7FFDFFF000000473FE1FE1F93007C0FF7FF0001FF1C07F0388F80003FFFFFFFE0002000007F87FFE21000C07FCFF0000FE07F3F80F1FC0381FE1FE1F81807C0F00FC1FC7E00007FFFFF007807FF8000FFC1FFE0003FFE001FE3C07F0003FFFC03E000FFFF003F1FFF804001FFFF001F00387FC003FFFF000",
	mem_init0 => "000FFFF800FFF0000F803FFF9C007E07FE00007FFC0000FC0FFFE0003FF80038003FFE0001FFC0FF80001FF803FC001FFF001FFFE003E00FFFFE000007FC000007FFFF00003FFF07E01F07FF803E3FFFC00007FFFF000461FF8C0001FFFFF8001DF387E1F80FFFE00C1FF9C7E001FFFF000781FFE00000FC7FFE00003FC1E0000FFFF81800F881FC07F87F801F00FFDFF001F81FF03C00FF80E000007FF1FF01E001F8000FFFFF80007FFFC003FE3FFFC0001FFFFFC0000FF00023E7FF000000FC7FFF80007FC000001FFFF0000003FFFFC003FC080003FFFFC000003FFF000FFFE3000003FFFFFC0001E1FC07E7FFFE04001EFF83F1FC0FFF00003FFFF80000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a414_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a414_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a414_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y30_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a446\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "03F81BE03807C07F81F01FC0FE03C03F8FFF03801D03FC1E7F807034001FE01FC003FBFC03C1FFFE0000303FFDE378067FF8003E01FFE003FC801C003FFF3806010FFE27F000FDE7C0E01FFF80300C03FFC03F011CF80019EE7FC001C2780F801FE0FF80400FFE3FF00806FF803C03FCE0000381FF1BFE0037FE60C83FFFF0003000F7E80FE701FE1107F1FEFC001EFF1FC030FFF8C30007FFFFFE0007F3007E0FDFFE000670FE7C07F0BC7F07E0F27FE7C00F07C7F8180FE45FF803F1FFFF00007C0F93807FFF80701C0FC3F03C0383F83E03C3FC3C0780FBFF01C0FC07C0C07C1FF0F80003F3FC0F03F07C1F01C3FC1F8F801FFFE090F07FDB00007FF877FE",
	mem_init2 => "0007F800FF001FFE001FFF127F807FFFE003FC037FF8003F00CFF8003FF001F3603FFF000380C3BFE003FFF000C401FFF000FFF07FFC001FFE40000003FFE001BF821F8003FFFCFE0000FFFDF8007FFD800000FFFF007000FF9FC000FFFF0006E1FFF000019C07B00FF83FFF0000FFFFF0007FFF80E003FF3EC01800FF80FC037F7FC017807FC0F003F01FE00FF4FFFFD007B81FF0001FFF97F803F1BFE00001FFE31F000FFE00000C1FFE017000FFFC0007C0FFC0038047FFC007FE7FFC0038FE7FC000FFF87FC007FFC000400FFF01F8007FFC0001C03FF8038007F818003F8FFF801FBC0FC0007FFFFFF007FFE03E0007FFC0F8001FFF07EC007FFE010780",
	mem_init1 => "FFF01E0207FFE0030C07FF8079F07FFE01F7F03C7C07FFE0F8001FFF03F5C03CFF07F3C0FFF81FC701FFF0181007FFC078F81FFF01F9E07C1807FFE0FCF01FBF81F3E03E3E07C780FFF80F8F03FFF07E1C07F7C0F0F81FFF83E1F07C1C0FC7C0F0FC1F1F81FFE0FF4000FF0001FC00FE01CFE0FFE007FF8000FC003E07FFE0FFE000FF8001FE403FFFEFC03FF0007F0007FE02001FF7F03FF0003FC00FFE200F1FF3803FFC001FC01FFF000003FFF01FFC000FF001CF8003C7FFE00FFF0007F83FFFF80003FFF801FF0003F800FCFFC0C0FE0007FFC000FE0FF07F00007FE020FF00207F00700FFC003FC01BFFE0001F87FC07F8003FF81F1FE0181FE01C03FF",
	mem_init0 => "800FF00FFFE38801F99E01FF800FFC07C1F0CC00FC0000FFC003FC03FFFFF000FFC0007FC003FE03E4F87FC07FC0007FE0007F007FC0FE003FFE003FF000FE2207007FE03FF001FFF0003F330FE0FFE00FFE01FFF3E01FFF03853FF807FF007FE0781F1FC380FFF80FFF0003E0787F1F8000FFF80F9E0007F0F87F0FFF007FF81FFF0000E07E7F0F83007FFC1FFF0001F0FE3C07C78033FE0FFF8040E03F1E07E78038FF0FFF8000F07F1C03E7C0307F0FFFC080203FFE03FFC018FF8FBFC000783FEE03FBF0383F0F9FE1E0701E3F07E3E0183F9F87E0403C1FFC031FF0001FFFFFF8000007FC00DFF001C7FFFFFC000007FF80CFF801E43FFFE0000000FFC0",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a446_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a446_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a446_PORTADATAOUT_bus\);

-- Location: LABCELL_X62_Y30_N0
\aud_mono~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~113_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a414~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a446~portadataout\ & ( 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a398~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ 
-- & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a430~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a414~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a446~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a398~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a430~portadataout\))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a414~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a446~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a398~portadataout\) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a430~portadataout\ & 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a414~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a446~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a398~portadataout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a430~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000010110000000110101011101000010101101101010001111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a430~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a398~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a414~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a446~portadataout\,
	combout => \aud_mono~113_combout\);

-- Location: LABCELL_X42_Y29_N54
\aud_mono~114\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~114_combout\ = ( \aud_mono~112_combout\ & ( \aud_mono~113_combout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2))) # 
-- (\aud_mono~111_combout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w14_n7_mux_dataout~0_combout\)))) ) ) ) # ( !\aud_mono~112_combout\ & ( \aud_mono~113_combout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & (\aud_mono~111_combout\ 
-- & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2))))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w14_n7_mux_dataout~0_combout\)))) ) ) ) # ( \aud_mono~112_combout\ & ( !\aud_mono~113_combout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2))) # (\aud_mono~111_combout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w14_n7_mux_dataout~0_combout\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2))))) ) ) ) # ( !\aud_mono~112_combout\ & ( !\aud_mono~113_combout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & (\aud_mono~111_combout\ & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2))))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w14_n7_mux_dataout~0_combout\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000000011010001001100111101110111000000110111011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_aud_mono~111_combout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(3),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w14_n7_mux_dataout~0_combout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	datae => \ALT_INV_aud_mono~112_combout\,
	dataf => \ALT_INV_aud_mono~113_combout\,
	combout => \aud_mono~114_combout\);

-- Location: M10K_X14_Y60_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "1FC1FC0F80FF0001FF0000FF0FF8007FF8003F80FE01FFFF001FFFFBC00F87F806C3F8063FF00F807FFF801FFEE01F807FF803FF8002FF01FF801FFE007FC07F800FFF8007EFFFF006739C003FFF000FF81E4001FFF001FF41A07C07FF007FF0001F20FFC00FFF400FF80FF009FFFC01FF17F807E1FF803F8FF803FC07C018E7FE00FFE0407E03FFC00FFE000FE03FF001FFE007FE11F8001FF800FFFFCE0200FC0007FFC403FFF200043FFE000FFE007FE07FF003FF800FF807FE003FF003FF803F0007FE003FFC03F800FF801FFFC103C6FFF00183FFC8007FC007FC0FFC80FFFC01FFE079EC07FF007FFE001E303FC001FFFC0F71C3F8101FFFC043FE201F",
	mem_init2 => "607FE001FFF00FFF03FE001FFC00FFF03FF001FFC00FFCC04F000FF8007FFF812007FC0F879FF0803FFE0003CFF8001FFF0021F7FE0007FFE03439FF8003FFF0003FFFC000FFFE0007FFF8400FFF0187E1F8001FFF8001FFFE0001FFF0007FFF0047FBF8000FFF8003F0340C1FFFC00FFE0F9800FFF81F0F07E1E03F7C003FF007BE01FFC01FFC01FF801FF007FC007F801FFF87F8003FFC070600FFE0387C003FF1039001FFF00FF00FFF001FC01FFC03FE007FE01FF803FE007F800FFF83FC001F1F7F83F820FE001FC00FFC03F800FFC03FF207FF001B701FFFE001000FFE07FF803FF01FFE00FFF007E001FFF87FFC03FF0027F007FFC7E00003FE031FC0",
	mem_init1 => "79C01FFF81FFF8380007FFE03FFE080001FFF005FFE40001FFF8000FFFC001FBFF8FE7FFC00078FFC107FFF0000FE9FCFFFFFC000FFE007FEFFC00003FF07FF3FF00001FE00FF9FF80000FF007FC1FC00001FFFFFE7FF80000FE003FFFF80007FF03FFC07E00001FE39FF8FF00007FFC11FFE70001C07C17FE03F10001FFF80E01F0003BFF803FF018007F1FF0FFC01FE0079FFC007FFFC003FFFF007F81E060E0077E0FFFFC001C3FC00F3FF8017FE0001FF1CF0007FFFC40700FC003FFF0007FF84007FDFF07F801FFBCFFC78007FFFE001FFCE007FC1F03CF7000F47FC7C001FFFE003FFE0003FF3C00FF8070007FFFE00380FF0C3FFC0001FF0F300FE070",
	mem_init0 => "7BFE03E381F1FE063FFFC000FF9F001FC0783CFFFE0181F83FE00FF9C000FF878E0FF8C018FFC781C0787E00FF03F0403FFF820FF03C003FCFC180E01FFC5FCFE0007FFF8F07E0F000FE0F83F0F07C383FC3F00183FFF80FF01003FFFFC7003C00F83FE1F801C3FF00C1FE0000FF3FC47E1C00FC3FE0FC01F0FF08C0FE01E07F83F81F80181F01FC7F80700FE3FCC7E0003FC3FC0FC03C0FC1FC0FE03E03F83FC1F01803F39F07E01E03F03F81E01E07F81FC0F80001F03FC0FE03C03FFFE0B8038C7F01FC7F00807F07F1FC03C07F83F80F00081FE1FC0FE01FE3FF803FF03040F3C7FE03000FFFFFFB00000FF01DFE7008E3FFC3C0FF001E41FFC07007D80F",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y52_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FF005E70003E43E1F877000FFFFE1CE0C1807F839E7FF00001FBF87F800403FF9F80FFC00C03DB6FF19F8003FDFC07F80F603FC5F781DC0600BFF03FC0E001FE7F801FE00009FFF00FCE0003FFFF801DE0003FE7F3F8018003FFFE0FE100203FFF81FE020001FFFC09FC00403FFFC003FC003FCFF80187C003FE3F8802FC001FFF803E0F9C03FFF007F833801FFF80FE240F01FFF00FF982007FFE01FFFC0003FFE03F079000FFFE07C3FE000FFFE0180FC001FFFE07FFC0001FFF001F7F8003FFF80FE7D0007FFF86FCF00007F380FF000083FE7FAFF000301F8FFFC0000FF3B0FF900007F8739FF601CF0787FFF800013FE1FFFC000FFF80C1FFF8000783E5",
	mem_init2 => "E0180F2E01FFFC000FFFB080FF180007E5E1F8071E0700FFFF08063FC040FFFC0007F1F8F01E0E4F81FCFFE00E4FE1007FFC0003E3F8FC731E07E1FFFFE00F0FE200FC7E1C0FE3F0787E0703C0FBFFF0030FFE001FFC0000FF730EFE7E006067FFF00303FC039FFF0001FE7700FE63804C27E3FC03A1FE0333FF00001FE0603F66F01FE3F9FE03F03F80FB9FC0011FF2301FF87809CCF81FC0780FE079FFE00103FC221FFC3803FC1FFBFC2001E83FCFFC0003FC6E03FE6600CF3F9DFE1BE07C01FFFE0000FFF01BEFEC019FE7390F7000C0597FFFC001DFE230FFF00003FF801FC67800F01FF80F003FE430FFEE0005FF807F2FE001E67F8DFE00381FF03FF0",
	mem_init1 => "0100FF01FE9FE000CDFF1BFE43101E343FF8C001FDC731FFE0000FEFCB1F802201FE3FFC000119FC07FDDC001FEFC3BFE7C00F80FF3FD8031FFC1FFFF800E1FFC17FDE42001FC1FF01FC07F80F7FF80003F807E3FF006209FFF23F807F01FC1FF80003FDFC07FE1C00399FE6FF00603F80FFFFC0061FF80FF9F80060FFC7F80E007E1BFDFF80C00FC07E3FF80001FF8FE73C00003F87FE03803F01FC3FF00803FF9C4FF80C00FC0FF03F801C0FF87FF080017FC07FB0F803F81FC0FF00C03F8CDFFB1C003FC0FF07F00003FC0FF07E00FE3FC0FF03C01F83FC3FC00007F83FC1F801C07F83FE1F803E1FF07F81F007E0FF0FF00001FF3FE3FE01803F81FE1FC0",
	mem_init0 => "0E07F83FE0F801F3FF87F81F807F0FF07F80000FF07FCFF00047FF07FE1F807F03FC5FC00007F83F87F00181FF07FC3F00783FC0FF07C01F83F81FC07803F81F83FE1800FF07E07F00780FE07F81F007E1FE1FE07803F87F81FC07E03F81FC0FC0001FE07F0FE01F81FE07E07E01F81FC1FC07C03F83F03FC0700FF03F03F80F00FE07F07F01F81FC0FE07E01F81FC1FE07E03F83F80FC07E0FE03F80F80FE07F03E03F80FC0FC0FE01F03F81FC07F03E03F80FC0FE0FF01F07F80FC07C07E03FC0D80FF07E00F01FC03E07F81F87F03000FE7F800FFFF07001FFF007FFC001FDFFFF807F7F003F81FE7C07F84003FDBF00701FF1003FFBC00FE0F80007FFC00",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y56_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FE3FC00007FF01FFFC0001FFF300EF1F801F9FFF007007FC07F87F801FF7FF01FC07E00FFBFF80001FF007FFFE8001FFF7C00F80001FC3FF00000FFC00FFFFE003F9FFE07FC00003FFFF00003FFF887FFE00007FF807F9FC8001FDFFF00400FF00FFFF80027FFEF83FF00000FFCFF90007E00F8FFF80000FFF00FFC08007F01FF01F807F801FFFF8007F3FC0FFDBE003FFFFFB2000C7901FFFFC00027FC07FFFE00001FFFFE08003E07FFFF80000FF80A07FF80007FDFFCFE00E00FCBFF00001FFBC03FF1F807FCFF80FE03C00F83FFF800003FC0FFC3E007F1FF03F80D80077FCFF803807F01FE1FE01F03FE07FF800007FC0FF03F00FE0FE07FC0000F01FCB",
	mem_init2 => "FC01C03FC3FF7F800807E07F83F007C0FE07F83F00FC07E1FE01C01FC1FE1FC01E03F81FC0FC01E0FF03FC3F00FC07F0FF81E00FE0FC1FE01F03FC1FC0FE01F03F81FE07C03E03F87FC0F807F87F03F803C07F03FC3FC0000FE07FC3F007C0FF0FF03C01F87F81FE07C03F81FC0FE00007F03FC7F80780FE07F81F807E07F87FC7801F07F81FE03C01FC0FF07F00003F83FC7F007C0FF03FC1F003E0FE07F81E01FE0FE0FF01E01FC0FE0FE01E03F81FC0FC07E07F03F80F80FE07E07F01F00FC0FE0FF01F01FC0FE07E01F03F81FE0FC03F03F81FC0FC07F07F07F80F01FE0FF07E01F01FE0FF07E00F87F80FE07E01F03FC3FC0FC07E07F03F00F00FE07F83",
	mem_init1 => "F01FC0FE07F00FC0FE0F80FC07E0FF87F03E01F03FC0FCFF00F83F83F83FC0701F81FE7F80FC0380FE07F01C3FE0003FC07E03807E03F0FE0FE01E1FE00F8FE01F03F87F01F81F03F80780700FFFF80707F80780FC0FC0FE00007F03FFF801FF0807E07F87C0FF00007FC1FE1E01FF03807C1FF0E3F8000FFFE0001FF801F800FFFC0CFF0003E1FFF8007FF803FF007FF003FE003FFE3FF000FFF007FF803FFFFFE003FFFE01FE007FF8007FE007FFF800F81FFC001FFC03FF8010FF80FFC0043FE07FE03FE0003FE007F80FF03801FF03F80FF03F803F8003FFF00FF01FC7FE01FF800E001FF800FFF800FFC03FFE03FF803FC01FFF807FC000FFFE07FFE1F8",
	mem_init0 => "000FFF81FFE00000003FFC00FFF800FF807FFC3FFE003FE01FFE00FFC007FE003FFFFFE0007FC007FE007E000FF801FFFFE000007F807FFF8003FFC003FF8FFE000FFC00FFF03FC003FF801FFF80030007F003FFF801FC0078001FFFE000CF0003FFFFE000FFF001FFE3FF8003FC007FFE07E000FFC007FFE03FC001FE007FFE001C07FE007FFFFE000007007FFFFF0001FF0007FFFFE00000000FFFFFE00000F8007FFFFC0000F8007FFF1E0003FF001FFFFFF8000FF00FFFFFC0007FE001FFFFFE00000F01FFFFF80000FF800FFFFE00001EE01FFFC380003FF000FFFFF00007C001FFFC00001FC000FFFFFE000000007FFFF80000FF8007FFE1FFC000000F",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94_PORTADATAOUT_bus\);

-- Location: M10K_X5_Y52_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFC1FC001FF800FFFFFF80030001FFFC0F870000801FFFFFFC0000000FFFC000E03FE003FFC0FFE0007E01FFF03E000FFC007FFE3FF0000000FFFE3FC0003FF8007FFF07F0000003FFE00FFC00FF80FFF87FE001FF007FFF80007FE0001FFF03FFC001FC07FFE1F0003FF801FFF01FFE000001FFF81FC001FFE007FF9FC0007E001FFF800CF007FF01F3C1FF8007FF007FF800000FFFC03FF807FF800FFC07FFC00000FFFC00FFC007FE000703FFF0060003FFF001FFC007C000401FFF0003C007FF00033FFC001FFC00FFF8001BFFFF807FC01FFE003FF003FFE00003FFF001FE001FFC00780FFF00F0001FFF8003F8001FFFF000FFF0001C007FFC00003FF0",
	mem_init2 => "00FFF001FFC00063FFFF0388007FF003FF801FFF80001FFF8017F000FFF00FF07FFE0300007FFC001FC003FFFF8003FFC000F007FFF000007D8007FF8007FF0007FFFFF0300000FFD81FFC007FF80001FFFC001FC003FFC00FC03FEC000001FFF000FF800FFFF80003FF8007F807FFC00000FFFE0FFE001FFC001FFFFFF8000007FFE003F800FFF0000FFFFC0007000FFF000F801FF0F80003FFE000FC007FFF80001FFF000FE03FFF8000019FFCFFE0007FF0003FDFFFFC00000FFF800FC007FF80003FFFF00018007FFC003F80FFC800003FFF0003F803FFFE00007FF8001F81FFF8001F007F81FFC003FF8007FF6FFF8100001FFE063E001FFE00033FFFE0",
	mem_init1 => "01F001FFF800FC017FE00001BFFF001F8001FFF0018FFFF0001E71FFF80007C607FF8001FFFE0001FFF8FFF8003FF800E7C607FFE0000FFFE007FE003FFF3001FFFC0000003FFF8001F9C000FF8003FFF0000007FFFF00003FF801FFC007FFC0001FFFFC3BF0001FFE01FE003FFF80003FFF801FFC001FFF8000FFFE000000FFFE00FFFC000FFFC007FFE000078FFFF86001008007FF001FFF80003FFFE01FF0001FF803F800FFFC0000FFFE00FFF0007FFC0003FFF9000001FFF801FFF000FFFF000FFF8000380FFFFE000606001FFC007FFE00007FFFF87F80007FC03FF803FFF80003FFF007FF8001FFC20007FFFC000007FFF007FF8003FFFC003FFF0000",
	mem_init0 => "003FFF0E01800001FFF001FFFC0001FFFC81FF0000FF81EE000FFFC00007FFF00FFF0007FFF8001FFFE000003FFF800FFC0007FFF000FFFC0000C7FFFFFC00001FFFFFC003FFE00003FFFC07FE0003FF8FC6007FFE000007FFC03FFC000FFFF8007FFF0000003FFF0003E0000FFFE001FFF8000007FFF3FC0000F803FFC007FF80001FFFF00FFF0007FF3FFC007FFC80001FFF803FF8001FFFC0003FFF000000FFFE000FC000FFFFC003FFE0000C0FFFFFE00001FF8FFE000FFE00001FFFF1FFE0003FF8F00001FFC000003FFF03FF0003FFFC000FFFE0003000FFFE0000007FFFF8001FFE0007380FFFFE00003FF87F38007FF00007FFFFFFF80003FFC00006",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78_PORTADATAOUT_bus\);

-- Location: MLABCELL_X25_Y52_N36
\aud_mono~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~117_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126~portadataout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126~portadataout\))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94~portadataout\) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94~portadataout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011110011001111111101000111010001110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a110~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a126~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a94~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a78~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	combout => \aud_mono~117_combout\);

-- Location: M10K_X14_Y25_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a238\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "F078F887C7801DBC07F9F86C41C3F8001FFEE060CF7FC7003EF80FFDE07C6087EE083E7F8060407FE603FFF8003CF1F0EE0F3E003FFE007FE7BE0007FF3C083007F70207FF071B004F3BE3E7800F3F301F9E1FC303FFF8031E00F8F803EF801C1E0EDEF9FFE001CFFF041E39F00007DFC7FE1C0E01F3F67C8783BC0C0F9FF020078FC1007FFF00007BFC1F83C00C1F9FE040DF3F80007CFF000078FC3E03CFC0310F9FE0FCFE0000FFFE0E07FFF0003FFFF0F0063FE7E03C38078F78001FFFC00037FFC0007EFE0F83FEFF3F0200C3FF1803C27C300F13E7FE0003C7FE700787E1F01C0F87FC30070FF9E07C1F8380F8FF0F00E03C3FC383F8FF0E01F3F83E03",
	mem_init2 => "81F07F1E03E1E03C27C7E0781E0F81FEFC3F8780787F1F81E0FC0C07CBF07E0E00C0FC7E07C7E0781F1FC1C03C0F07E0F83F0FC1C07E3F07C1F03C0F87E0E03F0F83F0F81F07C1F03F1F83C1F01E0F83F0F83E0781F0FC1F07C1F00C1FE3E0F80F03C3F8780F83E0F07E0F83F07C0E07E0F87E0F81E07C1E07C1F07C1F03C1F87C0F07E0783F0783FFFC1F01C1303FFF83C0F8761F0F8F8003CC0FEFE7E3E078020FFFE0003F0F8F83E3E037FD03C3F0F8701E1FC1FFF03C1FC7C3C0F8F011FE6070FC3E1C0787C07FFC0007F1F0F07C3E041FF0783E1F0783E0F01FFF0000F8FC183E3F0E1F07078FC3C001F0F8007E3C1C1F0F1E0F878787E381C1F1F0303A",
	mem_init1 => "7F1C1F0F078F87C383E3C081F9F0E07C7FF80F0E8F8FC183C3E3E1C0F9F8007C787E1E0F9E07C7C1C3F0C0E0F8F8F03C3E7E0F800F07E74000F7FFE07C78383E0F7E0F003637F83E01FF3F001F3FFC1F013E03381F07FF00003F9FC01F0FF80F81BF0FF81F01FE0FC0FF07C00FC0FE07C09F87EE07C3FE07C00FC7E01FC0E007E07F81F00FE0FF01F07FE07801F0FF01F001E1F803E0FCE1F03F80FC0FE07E01F81FC0FE01F03FC07C07F87E00F81FC7F80F807C07F07F00F80FE0FE03F01F807E03FE7F003007FE3E07FF000707FF8FE01F81FE01F07FC1FC03F87F81F807E07F01FC3FC0600FF81C0FF1FF00001FE1FC00F07FC07C07F87E00FE0FE07E01F8",
	mem_init0 => "0FE0FFFFF80003FFFE00007F807807F87F80F807F07F01F80FC03E07F03F83C007F07C3FF03E00FE3FC0FE07C03F83F80FC1F807F03F03F80F807F0FF03F80F807F07E03F83F807E07E0FF03F00FE1FE0FE03E03FC1FC0FE0FE01F81FC1FE07E01F87F81FC0FC07F07F01FC3F803F03F03F80F803FE7F01FC03E07F87E00FFCC00FE07FFFC000007FFF000E007F03FCFE01FE0700FE0FE0FE03C00FFFF80780000FFC7E007FFF001FC3FF0FC01E03FC7F01FC0FC07E07E03F81F00FF1F803FF7F807F1F801FC3F80FE0FC07F03E01FC7F00FC07E03F87E01FE0F007FFFE01F01F807FFFC03F01F00FFFFE07E03F01F83F81FC07E03FC3F80FF0FE01F07F81F81",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a238_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a238_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a238_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y32_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a206\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "C00007FC0DFE01FFC01FC01FFF8FF000FF3FFC01FFF838003FF0FFE01FF803F001FFF07F000FE03B003FFFC00001FF01FF81FFC00E00FFE03FF801FC03FF80FFF80F01A7E07C347FC001F01FFE00FFE03F001FC1CFFFFE0007FC03FC00FF003FC03FF81FFE000003FE0FF801FC007FC03FC01FF803F807FE03FF007C03FFC07FC03FE003F80FFC01FF00FF007F801FE01F400FFC07FC03FC007F007F807FF807000FF803FC0FE003FE007E0FFFC000203FFC67CFF8007F8607C017FE000FC3C7FA7FFF0003E3E0FD3FFFC001FCE07FF81FF000FE781FFC07FC000FFE0BFFC1FE0007FF81FFF03FF0001FE0FFE01FFC007FF807FE3FCC0003FFF7FF1FFF0000FF",
	mem_init2 => "FC6FDFFF80003F80FFFFFC00073FFF8FF00F90007FFFE07C07E000CFFF801FC1FF800CFFCC3F007E0017FFE00FFFFC00001FFC07FC0F60070FFF003FFFF00033FF803FE00001F83C001F9FFFF8003FE003FFFC003F7FC003FFFF000703FFF19C0F08039FFE000EFFC001FDFF801FC1C1FFF00F8001FFFFC0080FF000FFF80007F1E1F07F3FCF8081FFF80F1FC000FFFF0007F0FBF1FC07C301F0FFF81F0FF0007FFE0001C07CE0FE0F81C3C1FFF80707F000787F1C07E0E060FE1F0080E1FFFE0F03FF8071FF00007F3C00FF9FE01F007FFFC600FE00FC7FC0003FCCC07FC3F803E0FE7FC07F1F80023FE0000FF0003FFFF803E07FE7E0046FC0061FF00603F0",
	mem_init1 => "0407FF9E00783FE1FC43802003FFF80003FE0381FFE000381FE07F87F00003FFFE00C07F8083FFC0100FF800FF9FE007881FFFFC403F801FFFF803301C03FFFC00F01F007FFFE03801E03FF01E000800FFFC0003FE0FF07F807801FE33EFE00401C07FFFF803801F01FE00E001F077FFC07801E00FFFFF00000407FFFE00100FF07FF06018C0F1BFE02300FE040FFC03001F03FE3FE00003F3FFFFE007C0FF03FFE0001FFF01FE03F007E1FFBFC02003F83FE3F80300FE03F87F807007C37F84601FC1FFFFE00003FE0FF8FC00007FC7FFBF803807E07FC1F003F87FFFF84001FFFF03FC01E03FC0FF0FF00038FFFFFFE00301FE07F81E007F87F33FC0001F00",
	mem_init0 => "F83FE00001FC1FF9FC00E03F81FC0F803F8FF03FC07807F07F07F80200FE07F9FE00001FC0FF0FC01F87FC1FE07C01FC1F83FE02003F03FCBF80000FF83FC1F003C0FE07FC1F003F87FFFFE00001F87FFFF80001FF07FC3F00780FE07F87E00FE0FEBFF00001FC1FF0FE00007FC3FC1F80380FF03FC1F003D07F03FC7400FFFFC0FE03C01FC0FF07F00303FE3D9FF00381FE03F80FC03F83FE1FC1001FC4F03FC03C03FC0FE0FC03807F03FC1FC03FFFE03F81F00FE0FE07F03E01FE0FE1FE00E03F81FF1FC00E0FF01FC1FC03C0FE03F83F01FC07F1FC01E01FE1F80FF00F07F83FE01C07E03F83FC0F00FE07F03F81F80FE07E01E01FE1F801FC1FC0FFFF80",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a206_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a206_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a206_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y23_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a254\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "007C00FF801FF1FFC03FF803FF00E001FF807F00C6000FF803FC7FF01FE003FD8012007FE01FE03F801FC200FFEFFE00FF01FF0038000FF807F81FC003FF807F07FF803FE01FF81C0007FF01FC07FC007FC01FC0FFA01FF007F80FC001FF80FF00FFC03FF007F81FF803FE00FE03F8003FF81FE01FF003FE01FC0FFE007F883FC0DC000FFF03F83FF0098FC06307F83F07FC07E07C0007FFE1FC0E1007C3F01BFDFE07C0FE43FE1F8180CFF87F03E00FF0FC009E7FC1F803F01F81E00CF0FE0FC07883F83E00020FF07E03CF0FE078007E3F83F807F03E07C301E0FC1F0787C1F03E06070FE0FC03F83F803807F0FF03F01FC1FC0FC02007F8FF81F81FC07C01",
	mem_init2 => "F03FC1FC07F0FF01F807C0FE07F81F00FC1FC03C0FF8FE00F87FC0F800F0FF81FC1FC03C03F01F00FC1FE03C03F87E00781FFCF007FC3E00500FF03E03FC1FE01E07E01F01FFFF80300747C0061FFE0F00FF3F800003E63E03FFFF3F00383FC01F07F3FE01E7F3C3C0003FF0FF03F03F807F0791E0FC3BF0FF00F01F807E0FF8FD83F8001E01F87FF07E07F83F00FC003E1FFC1FE07E07C01F00FE0FE07F07FF000E03803FC3FF07F81780FF01FC0FE0FF03FE07C00F01FE0FFB1F81FE00F807C1FFC1F801FDFF80E880F8FFF1FF80FC00C06F00FFCFF83EE07E00F030003FE7FC02E03FC07E00F01FE07F03FE03E03E007F67F87F007C00783F003E787F3F07",
	mem_init1 => "70383F02007FFF3F3C3E000F3F101F3F9F83C3F8001B01103F3F1F1F0F80039F0F039F9FF9FD9C0C1F8D800FDF9F8F8181818F87C7CDC7DF8F878387C1C1C1E3E3E1E0E0E0C6C1C0FFFFDF0783C3C1E1C1F0FB80F0F83E1E03C0C01E1F87E3E0F00002C0707FFF7E1E070783E0C03E03C1F0FC7C1E0300180F0F8FC7E1C0C0F0F83E79F87C3E0F07C1FE080381E3F0F878781C0E0787FE3E0F03C1F0783F9FF0F07C1F1F1C0E0F0783C1FFFFF0E0703C1C181C3E3F8F83C1C007C1E0F0707C7C7C3E0E0F87800707C3E0F0380FF0F83C1E0F83FE1F0783C1F06003E1F07C3E1F00381E1F0F83E00103C3F0F03FFFE0F83E1F87C1F81F07C1E0F83E0FC0F07C1F",
	mem_init0 => "87E0F87E0303F0F83E0781F0781F03E1F83C1F03F1F83E0F81F0380FCFE0E03E1F83C0F83E0F83E03E1F87C0F83F0F81E0F83F0781F0FC0E07C3F0780783E07F7F0001F87C0F07EFF0380F81FBF0407FFC0E0001FFFD1F0783FFF0001FFFF0003FFF000F9F81F9081FE783E0F07C3E07E0707FFF0203EFFFC000FFF001F0783E1F03C1E07F0703E7E0F078383FE001FC7C3E0F03E1E07C3F81E1F0783C3DFE0007DF87E30383F9E0F0787C3C1C3F1C0FDF8003EFC1E060FFF8007FFE0E0E0F8F8207E3C3F3E042FC1C3FFC001F8F870707E7CC81F3E0F1F07C1C1CFF180F3F83C3E3E7FF80787863E3007F1E071FF07DFF81C0223FBC01FFF80003E3FDF00F99",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a254_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a254_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a254_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y25_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a222\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FC07F07F01F83FC03E0FF83F03FC1FC0F807F8FF00F81FE07E03F81F87E00FC0FF03F01F80FC01E07F01F83FC03C07F0FF80F81F810E0FF07C7FF00003FFFC000FCFF8E7C03F07CE3FF0F01FFFC003FCFE000FC7E0FFFFF00003FFFF300307FF03F8FE01FFF18030FFE70003F1FFC00007E0867FFC0601FF80F07F07C01FE0FC0FE01FC0003FFF880180FF31FE0780C7F8F83F0FE781C07F7FC003C3F00F33FF00801FFFFC60003707FFBF803FDFF0000FFC00007E7FF0E603E00F81FF0F003FF0007FFFC000FE3E01FE07E00007FFFE00701FE07F9FC01F9FF807E7FFE00006FFFC0000FFC03F7FC00007FC7FCBF00200FF3FE06807F1C003FFE40001F8FFFF",
	mem_init2 => "E0000BFE3FF0F803E00007FFFC0019FFE1E7FF06001F9DFFF8000007C3FFC00007FFC001FFFE00001FFFF800003BEFFFFC000FFB8007FFC00007FE7FF01FE07F001FFFF00000F7C7FF80000FFC07007FC0FC01FFFFF8002027E7FFC00007FFC07FDFCC003FFFFFF00003FFC0477FF0180021FFFF80007FFFFBB00005FF000FFFF88007E0FFF6000C0FF80FF7FE00001FFFFFF800FFFFE00FC1FC1F001FFFF80003FF9FF03800F07F80FF07981FF1FCFFF1C007C01E1FF801C07F87FE7F00047FC0FE0FC01E03F81FE0FE00FE07FFFC0000FEFFC1FF01F81FE03FE7F001807F1FCFF801E07F87FE07803F07F87F80780FF03F87F01F00FC0FF0FE00F03FC3FE03",
	mem_init1 => "801F0FF83FC0780FF03F87F80300FE07F0FE00F81FE1FF07E00F8FF81FC07C03F83F81FE0F803F03F8FF80380FF0FF07F00383FF0FF81E00FC1FC1FF0FC01F81FC3FE03803FC3F81F80001FE03F07F00FC07F03FC1F007F03F0FE03803F81FC0FE03E03F81FC07E0001FE03FC3F007E07F07F03E00FE0FC0FF03E03F81FC0FE03807F01FC0FC07F0FF01F81F807F07E07F00F00FE0FE0FF80601FC0FF07E00E03FC0FC1FE03F03F01F80FC07E07E03F80F00FE0FF01F80F81FE07F03F03F80FC1FC0FF01F8FF01FC07E07E007F01FFF807FE007FE00FF81F03C07F80007FC0E0C001FE1FC000FFE03F8007FCFFE0000FC1F03FE037FF00FE00C7FC0FF8001FF0",
	mem_init0 => "1FBFC01FFC80FE00FFF01FE007FFF07E03FC1F01C00701FF07E0C00FE01FE403FC007FF00FE3FDFFC01C0FE0FFC00FFF03F0001FFF9FE001FFFE001FFE07F8001C1FFF01FF803F0007F81FFC003FF0000FFE7FF8007FE07FF007FE007F8003FFE0C401C0CF201FF03FF00007881FF0FFC01FE0261BFE7FF01FE00107FE07FE007FF807FE01FE01FE06003FFE47F8003FF807E07FF800F800FF1FFF001FE0001FFFF9FF000FF801FF03FF800FF003FFC00FFF00C6001FFE03FC003FF8007FFFFF00001FFFBFFF0078000323FFFFFF001FFC01FFC1FF800003E1FFFC03FF800FE007FFFFF0007FFE380FFFC0FE000FFF23FFFE0000E003FFC3FF001FE003F81FFF",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a222_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a222_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a222_PORTADATAOUT_bus\);

-- Location: MLABCELL_X34_Y25_N36
\aud_mono~116\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~116_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a254~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a222~portadataout\ & ( 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a206~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ 
-- & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a238~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a254~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a222~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a206~portadataout\) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a238~portadataout\ & 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a254~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a222~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a206~portadataout\)))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a238~portadataout\))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a254~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a222~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a206~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ 
-- & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a238~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000010110000000101011011010100011010101110100001111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a238~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a206~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a254~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a222~portadataout\,
	combout => \aud_mono~116_combout\);

-- Location: M10K_X5_Y12_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000FFFFFFE00000007FFFFFFFE000001FFFFFFC0000000FFFFFFFFF0F8001FFFFFF80000001FFFFFFFFE000000FFC7FF80000003FFFFFFFF8000001FFFFFFC0000001FFFFFFFF8000003FFFFFF00000001FFFFFFFFFFF8007FFC3FC00000003FFFFFFFFFFE0007FE03FF80000007FFCFFFFFFFFF01FFFBFFE00000007FE01FFFFFFFE03FFF07FC00000007F801FFFFFFF803FFE07F00000000FF807FFFFFFE007FF81FF80000000FC007FFFFFFE007FE01FFFE000001FF807FFFFFFE01FFF03FF8C000001FF007FFFFFFE03FFE01F800000003FE01FFFFFFF8007F003FFFE000001FE00FFFFFFF001FFC3FFFFE000000F000FFFFFFF803FF83FFFFE0000000",
	mem_init2 => "001FFFFFFF803FF00FFFFC000001FC03FFFFFFE0007801FFFFFC000000000FFFFFFE003FE07FFFFF8000000001FFFFFFE003FC03FFFFF800000C001FFFFFFE003F801FFFFF800003C001FFFFFFC001E003FFFFF8000078003FFFFFFC003E007FFFFF8000000003FFFFFFC003801FFFFFF8000000007FFFFFF800F8003FFFFF8000000007FFFFFF00000003FFFFF800000000FFFFFFE0007001FFFFFF800000000FFFFFFE0000001FFFFFE000000001FFFFFFE0000001FFFFFE000000003FFFFFF80000003FFFFFF000000003FFFFFF80000003FFFFFE000000007FFFFFF80000003FFFFFE000000007FFFFFF00000003FFFFFE000000007FFFFFE0000000FFFF",
	mem_init1 => "FFC00000000FFFFFFE0000001FFFFFF800000000FFFFFFE0000000FFFFFFC0000C001FFFFFFC0000001FFFFFFC00000001FFFFFFC0001807FFFFFF800000001FFFFFFC0000000FFFFFF800000001FFFFFF80000001FFFFFF000000000FFFFFF0003F907FFFFFF000000001FFFFFFC007F000FFFFFE000000003FFFFFF80000001FFFFFF000000007FFFFFF00000003FFFFFF000000007FFFFFE00000007FFFFFE00000000FFFFFFC00000007FFFFFE00000000FFFFFFC0000000FFFFFFC00000001FFFFFFC0000000FFFFFFC00000003FFFFFF80000001FFFFFF800000001FFFFFFC0000003FFFFFF000000003FFFFFF00000001FFFFFF800000001FFFFFF000",
	mem_init0 => "00007FFFFFE000000007FFFFFF00000007FFFFFE000000001FFFFFF8000000FFFFFFC00003001FFFFFFE0000000FFFFFFC000000003FFFFFC0003FFFFFFFFF00001F0003FFFFFC0000007FFFFFF0000FFE00FE3FFFC0000FFFFFFFFC0000FF8003FFFFFF0001FE07FFFFC0001FC001FFE7FFE0001FFFFFFFF00000FFFC007FFFFE00000001FFF007FFFFF800000007FE001FFFFFC00000007FC000FFFFFF00000077FC0007FFFFF00000011FFE003FFFFF80000000FFF001FFFFFF00000003FF800FFFFFFC0000001FFE007FFFFFC0000000FFE001FFFFFF00000003FE000FFFFFF80000001FF0007FFFFF80000001FF8003FFFFFE0000000FFC000FFFFFF800",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y11_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "7E000007E3FF800FFFC0001FFFF807F80007FC1FF001FFF000007FFF807FF0001FFFF000FFFC000003FFF807F8FC00FFFFC007FFE000FFFBFF80FF00001F83FF001FFF00000FFFF81FE00007FC3FC001FFF00000FFFF01FFE0003FE7F000FFFF000000FFF803FF8003FFFF000FFFE000FF1EFF8731FFA03F9FF000FFFE0007FFF800FFF0000FE07FF0FFFFE0003FFFC003FFF000FFF1E03FF8000003DFFF803FFFC007FFF801FFF0000FFC7FF87E0FFE00007FF80FFFF0003FFFFE07F81E000E03FFC9FFFF80003FFFC00FFFFC01F00FE1FFE1C00003FFFC01FFFE000FFFF807FFF8000403FFE023FFE00103FF80FFFF8001FFF800FFFFC001F83FFFFFBFF800",
	mem_init2 => "3FFF801FFFF0001FF8003FFF80003FFF01FFFFFF0001FFE003FFFC0003FF000FFFFC00001F80003FFFF8000FFF001FFFE0007FF0007FFFFF0000FFF803FFFF0000FFC000FFFFE000007C003FFFF8000FFF000FFFFC0003FFC01FFFFC0000FF0000FFFFC0003FF000FFFF80000FFC003FFFFC0003FFC01FFFF00001F80003FFFFC0000FF001FFFF80001FE000FFFF9E00000FF01FFFFE0001FE0007FFFF800001E00FFFFF00001FF8007FFFF00003F800FFFFE00001FF8007FFFF00003FF007FFFE00007FE001FFFFF80000FF00FFFFE0000FFC001FFFFC00001F803FFFFF00007FF001FFFF8000070007FFFE00000180007FFFFC0001FE007FFFC00000E0003F",
	mem_init1 => "FFFFE00000FC0FFFFF80001E0001FFFC0000000387FFFFFCC0007FC007FFFF000000003FFF800FE0000FF7FFFFF800007E01FFFF0006000007FFFE1FC00007F81FFFFC000078000FFFE00000000F0FFFFFFE0000FFE01FFFF000000000FFFF003F80001FF3FFFFE00007F803FFFC007802007FFFF87FC0000FE07FFFE00000FC007FFF800000007FFFFE1F00400FFE003FFC00007007FFFFF0003E0003FFFFFFFF00003FE00FFFC000F80001FFFF80000001FF01FFFF800003FC01FFF8003FF0001FFFFFF100003FF807FFE0007FFF001FFFC0000000FFFFFFBF00003FFC003FFF0000F000FFFFE0001FC01FF001FFF80001FFF00FFFC001FFC0003FFFFE0000",
	mem_init0 => "01FFF01FFF0003FFF8007FFF001C0007FFE000C0000FFFF001FFF800078007FFFF00007FF0FFC003FFE0001FFFC03FFE0007FF8FFF80706000000FFFC07FE0001FFFF001FFF8003FE007FF03FFE001FFFF8003FFE0007F800FFFFE0001FF81FF8007FFC003FF00003FF8003FFF0000F1FFF8000003FF80FFF000FFFC0003FFF801FF800FFF001F0007FFFC0007FFE007FF000FFFE0000FFF83C0001FFE000FFE0001FFE000FFFC00007FFFC000000FFC03FFC003FFF0000FFFE007FE007FF001FC001FFFE000FFFE001FFC007FFF00007FFCFF0001FFF000FFE00007FFC003FFC0000000FF000003FFF03FFC001FFF00007FFFC00FF0007F803FE0007FFF0000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y9_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFC00FFC001FFF800001FFFF80007FFE001FFF000FFFE0003FFC0001FE3FF000FFFC0007FFC003FFF8003FFE0003FFFF80001FFF0007FFC000FFFC001FFF0003FF8180000FFFC007FFF0007FFE0007FFC000FFFF0007CFFFC000FFF8001FFF8007FFE000FFFE0001FFFFE0007FFC000FFFC003FFF0003FFE0000F07FF0007FFE000FFFE000FFF8001FFF8003FFFFE0007FFE0007FFE0007FFC001FFF8003FFFF00003FFF0001FFF0007FFE000FFF8003FFF0001FFFFF8000FFF8003FFE000FFF8001FFF0001F8127FE007FFF000FFF8003FFE001FFF0003FFE03F8003FFF8003FFC001FFF0007FFC000FFE01F8001BFF8001FFF000FFF8003FFE0007FF0079F",
	mem_init2 => "018FFE001FFF0007FFC001FFF8001FF8000FFCEFFC000FFFC001FFF8007FF8001FFE0003FE00FFC001FFE000FFFC007FFE0007FF8001FF003FFE00FFF000FFFC001FFF0003FFF0003FFC001F9FFFF0007FFF000FFFC001FFE0003FFFF000FFFF80003FFF8007FFE000FFFC000FFFF800FFFFE0003FFF0007FFF000FFFC0003FFFE003FFE0001FFFE001FFFF0003FFFC003FF00001FFFF0003FFE000FFFF0003FFE0003FFFC001FFFC000FFFF0007FFE0007FFFC001FFFC001FFFF0007FFE0007FFF8003FFF8001FFFF000FFF8000FFFF0003FFF8001FFFE000FFF8001FFFE0003FFF0003FFFC001FFF0001FFFC0007FFE0007FFF8003FFF0001FFFC0007FFE00",
	mem_init1 => "07FFF0007FFE0003FFFC000FFFC0007FFF0007FFE0003FFF8000FFF8000FFFFC007FFC0003FFF8000FFF80007FFF8007FFC0003FFFC001FFF80007FFFC003FFE0007FFF8000FFFE0003FFF8003FFF0003FFFC001FFFC000FFFE000FFF80007FFF8001FFFC000FFFE001FFF0000FFFF8003FFE0003FFFC007FFC0003FFFE0003FFC007F9FFC01FFFC0007FFFC0003FFE00000FFFFFFFC00003FFFF0003FFC00001FFFFFFFC00003FFFF8007FFE01E03FFFFFFF00000FFFFF801FFF800001FFFFFFF00001FFFFF0001FE000007FFFFFFF80003FFFFE0007FE00000FFFFFFFF80000FFFFE000FFC00000FFFFFFFF00001FFFFE0003F800003FFFFFFFF00003FFFF8",
	mem_init0 => "0001F800000FFFFFFFE00003FFFF80007E000001FFFFFFFC00007FFFF8000FFC00001FFFFFFFC00007FFFF8001FE0000007FFFFFFC0000FFFFF0001FC000000FFFFFFFE00003FFFF0003F0000001FFFFFFFC00007FDFE001FFF800003FFFFFFF000003FFFFC0FFF0000003FFFFFFF80003FFFFE001F00000007FFFFFFFC0000007FFC0300000001FFFFFFFF00000FFFFF00FFFF000003FFFFFFE00001FFFFF001C0C000003FFFFFFF00003FFFE000FC3E00000FFFFFFFC000003FFF81FF80000001FFFFFFFFC000003FFFFFF00000007FFFFFFFF8000007FFFFFF00000007FFFFFFFFC000003FFFFFE00000007FFFFFFFF0000007FFFFFF00000007FFFFFFFF0",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y1_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "0FFE000000FFF80FFE001FFFF000CFFF00470007FFF1000003FFFF80007FF80006007FFFF00001FFF1FFC003FFE000230EFFFFE0000FFF0000F00FFFE00023FFF9F800003FFF8003FFFC0060003FFFF8000007FFFE0007FF80003BC33FFFE0001FFF1F90001FFE00003FFF81FF80007FFF8000FBFF8FC000FFFE03FF0003FFFC0007FFE007F000FFFFC000001FFFF8000FFF0047FC00FFFFC0007FF8FFE0007FFE0000FF3E03FF8001FFFE000000FFFF8000FFF80FFE001FFFF00007FF807FC001FFE00000007FFFE0007FFE00060007FFFE0003FFE4FF8003FFF00001E7FE7FFE0007FF0000000FFFF00003FFC07FE0003FFF80007FFF07F80007FF0430F003",
	mem_init2 => "FFFF8003FFE00070013FFFC0007FFF03FC001FFFC0001BF3F87FE0007FF03330001FFFE0003FFF033FC000FFFF8003F3F83FF0001FF87FFF0007FFF8000FFF818F8009FF9C0001FDF01FF8001FFC00000003F7FF0007FFE0C18000FFFF00007FFE07FF0003FF8000CE03FFFFC000DFE000FFF001FFE000C7FFCFFF00007FF000FFC0007FF0003FFFE000E0067FFF3E70E0007FF8003FFF000078F61FFFFE00F03E3BF007FFFE00003E223FFFC000FFE6003FFFBFF00001FFF71FFE0000FF00007FFF901E0007FFF387FC00003FFF81FFFF80000087FFE1C03F8001FFF0007FF80001FFFFFFFFC0030001FFD003FFF0000FFFF007F80003BDF383F9FFFF00007F",
	mem_init1 => "FFF07FF80001FFF800FFFF00000FFFFE0FF1F8001FFF0007FFF80001FFFDE3FF00000FFFFC00FFFF00003FFFF81FCCC0000FFF8207FFE00006FFFFEFFC000801C7FC00FFFE00007FFFF07F80000038FE3E3FF0FFE0007FFE00FF00003FFFE087FFF80C0003FFF00FC380007FFF001FFF8000037FFF87F001C0003FFE007FFC0000FFFFE07F000C0300FFF007FFE40007FFFC07F800007FFF800FFFF8F00007FFC03C3C0007FFFE007FFE0000007FFFFF800001E07FF001FFF000073FFFFFF00007FF03FFFE007F1C0007FFF03F00007FF0700FFF8001F8001FFF80000200FE1FE00FFFE00FC001FFFFE000FFFC01FF8007FF800000FFFFFF0001FFF01FFC4003",
	mem_init0 => "FEF8001FFF81E00007FFC1801F00003FF000FFFE0000007FFFFF006F9780FFC003FFFE0007FFFC0FFC0001FE03000FFFFFFC001FFF803FFFC007FFE000FFF80FC0007FFC03003F800FFFE003FFF00000FFFFC3FC00F80007FF800FFFE0000FFFE01FF00007F81FF01FFFFDE0007FFF00FF80000FFFE003FFF00C0003FFF807003E000DFFC00FFFE00001FFFF0FF80000000FFE001FFE00003FFF80FFE00007F0FFC03FFFC00001FFFC03FF80001FFFF007FF80000007FFE01C000003FFFF003FFE00003FFFFC1FC00000787FF000FFF00007FFFE01FF00003F87FE003FFE02000FFFE00FFC0007FFFE001FFF8000003FFF01FF04007FFFE001FFF8001FFFFFE0",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62_PORTADATAOUT_bus\);

-- Location: LABCELL_X33_Y13_N0
\aud_mono~118\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~118_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62~portadataout\ & ( 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30~portadataout\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46~portadataout\))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30~portadataout\) ) ) ) 
-- # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46~portadataout\))) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111000000001010101000100111001001110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a14~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a46~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a30~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a62~portadataout\,
	combout => \aud_mono~118_combout\);

-- Location: MLABCELL_X34_Y25_N42
\aud_mono~119\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~119_combout\ = ( \aud_mono~118_combout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2))) # (\aud_mono~117_combout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & (((\aud_mono~116_combout\)))) ) ) # ( !\aud_mono~118_combout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & (\aud_mono~117_combout\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2))))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & (((\aud_mono~116_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111101011110010011100000101001001111010111100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(3),
	datab => \ALT_INV_aud_mono~117_combout\,
	datac => \ALT_INV_aud_mono~116_combout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	datae => \ALT_INV_aud_mono~118_combout\,
	combout => \aud_mono~119_combout\);

-- Location: M10K_X76_Y2_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a190\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "1F8078FF01FFF000781FF0003FF8007FE1F81F07FE0001FE07E00FFFE000FFF00007FFF0007FFE00E1FFC0000FFFF0007FF80007FFCE003FFF003FFF007C03FFF001FFF80000FFF0007FF0003FFFFC0001FFFC00FFFE00003FC0001FFC0003FCFF8001FFE000FF0060007FFC001FFC00001FFF8007FE00183FFFE0003FFC003FFFE00007F0000FFFC000003FFE007FFC0007FC00003FFF0001FF00FE03FFE0007FC0000FFFF0000FFF0007FF83F800FFE001FFF000007FFE003FFE000FFC00001FFFC0001FFFE000FFF0003FFC0007FFFC0001FF800FFFE7FC007FF0007FFE000001FF800FFF003C3C03C003FFFE000C0DBFC047FFE007F8003FFFFFF0003FFE",
	mem_init2 => "01FF03FF800FF8003FFFFFC0003FF001FF3C0E0001F000FFFFC000001F00F3FFFE001F3001FFFFFE0003FFC03FFC1FF8003FE003FFFF000007FE003FF781C8003F801FFFF800000FFF003FFE000FC001FFFFFFC000FFE01FFF9FFC001FFC01FFFFF80000FF81FFFFFF00018F800FFFFF80003FF83FFF3FE0007FE003FFFFF0000FFE07FFFFF8000F1E001FFFF800001FF05FFFF8000001E007FFFF8000007EFFCFFF8000FC000FFFFFF0001F83FFF8FFFC003FC007FFFFFE00001CFFFFEFFC0000FC003FFFFFE00003F43FFE1FFC001FE007FE7FFE001FE07FFE07FC001FC00383FFFF800007FF8FFFE000001FF001FFFFFE0007E00FFF07F8007FF81FEE3FFF",
	mem_init1 => "000007FFFFF03F8000FF801FF3FFF00003FFFFFE3FC001E7F0038C7FFF000038FFFF00FE001FFF0071C3FFE000FF01FFF01FF801FFE03FF80FFE000FFE0FFF83FF8007FF01FFC07FE003FFC07FF01FF0007FF83FFC0FFF001FFC007E03FF8001FF001FFFFFE0007FC007FC7FF8000FFDE0FE3FFE0003FE707FFFE00001FF1FFFFFFE0007FF001F81FF8001FFFFFFFDFFC0001FFE07FFFFF80007F8007FFFFF80007800FFFFFE0001FFFFFFE3FF00000FC7FFFFFFE00003FFFFFCFFE00007FFFFFF1FC00001FFFFFF807800007FFFFFE11FF0001FFFBFE0FFF80007F800FFFFF8001FFFFFFE018000007FFFFFF878C0001FFF0180FFF0003FF807F0070001FFFF",
	mem_init0 => "CFFF00000001FFF03F8FFFC001FFC003FFFFF0007FFC07FFF0700007FF03F001FFE00010FFFFF9FC00007FF03FFF03F800FFC038FC000FFFFFFE0FE0003FF80187E1FFFC3FF003FF0003FDFCFFE0E0000FFF01FFFEFFFF1FE00007C000FFFFFFC1C00003FFC01FFF1FFF81FE003FE0003FFFFFFFFBC0007FE00F8FEFFFF3FF800478001FF9FFFC0FF8003FFC01FFF87FE01FFC03FF0000FFFFFFC07C000FFF0036FFFFFC0FF80007E000FF3FFFC1FE0001FF0007FF8FFC03FF007F70000FDFE7F01FF001FFC00787F7FC01FFC001FC000FE1FFF83FF0003CFE00FFF1FF803FC0000F00E0F8FCFF01FFC007F000387FFFF007FF007FE01CF80FFFC1FE00007FC0",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a190_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a190_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a190_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y14_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a174\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "07C7BFFC07FE0004101F8F87FFF007FC00FE000F81FFFFE03FC0007F01FF80FFFC1FFFF000F000FE01FFF00FF0004FC1FFE03FFF807FC001F000FC1FFFFFC1FFC007F01FFC0FFFC01FF01FF8001F07FFFE00FC00003C0F8707FFFC07FF003E000F80FFFFFC1FC0003F01FFC0FFFC07FF07038001F800FFE01FE001F801F0603FFF807FC003C000FE07BFFFE3F8000FF007F807FF807FF80E10000F803FFE00FC00F80007800FFFF809FC037F001F807FFFFC1F80007E01FFC0FFF807FC0F800001FC0FFFC07FC007C000F0E07FCFC1FFC007C000F807FFFFE7E00037F01FFC07F601FF802201F01F0007FF007F007F8007E067F87811E3980FC01F803FFE7C0F",
	mem_init2 => "0004E000F860FFFF83FF80078040E00FFFF90FC00070007FF01FC3C1FFF807C0001C07FFFFC0FC00F8081FD000FFF87FF000E18F0300E7FFFE1F0018000FF0E07F7F03F8007981C06007FFFF0780018003F9F03FDFE0FC003F80603803FFF3C7FE00000C3FFF03FFE0187C07C0300FC10FFFF03FE0000003CFE07FFF683F380E03007007FE7F83E000019FC7E01E1FF807FCC101E07C07FFF7E01F00001E7FF81FFFFE01F80F80701F07FFE3FC1F81E0000F0F07FF3F807F04303807E043F1FC07E004000F07C0FE1F807F8C780180F807FC7FC3FC01C00FE1E07F0FE003FC3F80F01E0E1FFFF03E00E00E01FE07FF0781FC0FC03C0F001FF1FC0F807E00FC07",
	mem_init1 => "F1FC1FC03F83C00F80FE01FE7F03F007E01F81F83F87F007F80E03F81F007FFFE03F00F00FC0FE07F3DFC0FC0F80FC03800FFBFC0FC07801F03FC1FF8FE03E07C03E03F007F8FE01F81C00FF07E07F07F01FC07007E03E03FE1F807E03E01F01F83F80FF01F81F81F01F00FFCFF01F80F00FF8FE07F87FC0FE07C07C07803FE1FC0FE01C007E0FC1FC0FE03F81F80380272FFE7F00F805801FC3F0FC7FC003E01801E0C07FFFFF0C06000003FCF03C7FC181F87F8000003F9FFF800E01C0007C0F013FF0C071FE0000831F87FFF8060040003F07F0C1FE0660FFC003C1FFC0FFFE000F88000FC3F8FFFFFE00F1C801C030FE1FFE1E038E01FC323801FE07E01F",
	mem_init0 => "F00000307FDFE1F801FF00FC0C0F83FFC01807F80600C01FE7FCFF003F00FE1F81C07FFF7F06F80701E07FFF3FC0380FC0E079C203FFFF0F00FF000000073FFFFEF807E1FC78FE03F07FCFF0E010000F823FC7F87E00FF00FE1F8030FFBFE1FFC00601F83FF8FFC0300FE0861F0070FFFCFF01FC03C078F03C1FFFE00FC0F861F007C0FF1FC1FC00001F80FE1FE1F807F831B07E07E0FF07E071F01C07E03F07FC7C003E07F03F01E07FFBFE07F80F03F03FF17F81F81F81F01E003F03FC1F83F80201F8F07E1FC0FC07C0F81FFC03C07F07E0FC00001FE03E07E0FF01FC1F807E03C0FF03F81FC03C07E03FC3F80C007F0FE01F00F81FE07F03F00F81FC07F0",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a174_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a174_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a174_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y18_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a158\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "7F03F80FC0FC07F01F03FC0FC1FE01E03FC3FE1F800003F87F807C03E0FF83F01FE07C0FF01F83F803C07C0F801F81F01FF0FE01F80783FF83F8FE003C1F87C00780F83FFFF80F83C003E0F83FFE3E00038FC0E07E0E01FFCFC3F000607E1C3E1F83C003F3F03C0F1F07D3F80FF0F81E0E1807C7F8E0807C3F07FF0380FCFFFC3C00060F83E1FFE0F03C1F8F0383E07DFCFC1E0F83C7C1E078F8FC1E07CFC781F0FC007E1F8FCF01E0F87C7C3E1F8703F3F0C07C7C1E0FC3C3E1F1F8781E0F87FFE38070F83C1F1F0783E1F878101E1F0F83C1F1F8303C7E0607C3E1C0F8FE7C1F078203E3F0FE7C040F1F8FC1E0F0381FFF8781E3C0F03C3E1F0F83E0F0781C",
	mem_init2 => "38FE0003FFF03FE300000007FFF0F8801EFF8E01F8000FFFF80E0483FC0003FFF83F84001E0381F87807EFF0FE1FC3E0001FFFFFFF80007E0FF8F83E0781F8FC07C1F0180F83F0FFC7C0F01E1F9E7F0700FCFC0781F80007E3F07F87E0780F0F83E078007FFF01C3F00003E3FCF8FF87000387C3F8F8180FDFC1F0F00001E1FC3FBF8381E7F860181E0F87F3F0787C0C0001FFF18FE3E0007C3FDF8301C1FE7E1E1E00007FFCF0C7FFF0001F0F07C1E0783E3F0783E0F0007E3C3FFF8601F1C3C0383C1E0FFFE041E078387F9F07E3E1C07FFCF8070F0783FFFC38780C081FE3E1F9F860071E1F03C3C0E0FFFF0E1E060001F8F0787E3C03C7C7C0F1F00E1FFF",
	mem_init1 => "8307B8E0007C7C1F3FC70063F3F0787F0707FFE000F83C181F1F83FFF07038FCF403C3E1C1FFFF00EF0F00079FBE3F3C7000F87861E3E3F07FE7C1C60107079E3E1FFF7C587819E03800FBE7F3E3838007CF1E0E187FFE7C1E40382030F7F3F1C201870F820F8E3DFFFD1C79B6183071E6F9FFC183818383071E6FCFCF1C1C383C3870F0E1FFF9F1E30021C3C30F0FDF1F1E3C10302E78FC38F8F071F1E3E3C783879F8F9F0F1C060C3C1C7FFC783071E0E1C3E1C38FCF8387070F0E1E1C1C3C787870F060E0E0E1E1E3E383C387070F0E0C1E3E3C3C387C707870E0F1E3E3E3C3030FC7CFE788070F0F1E38FE7020E1C7C38FFF9C300030C3FFC7000E3CFC38",
	mem_init0 => "F180C7FFC70E1E3C7FFDF3C000078F3E7BD8F1E0E3CF9F9E3E3C7800F3C7FC0E020618FDFBE300CC0E4E3E7CF8C32063C0871E7E1873066381F78E200F839E31E4718E307E718038E7F98738E700C7BDF210C718610FFFBCE18C331C039FF71C7186731C7FCF300031FF03FE79C6108E71C639C6308239EF38C73CEE10C73CFF18E718803DE7DC009DFF0C219CE388379CE38E711C619E7BCC010CF39C61CE7FC0238F78C7FFFC00047BC70F7EF18000FFFFC77B060003FFFEF80319EF007FFFF01821CF001FFF9800FFF98C3FFFE18039FFF00E18C7F9C4FD32008F3FE007C7FC001FFFFC421CF78007FE7F8EF4060007FFFE70010EFE20F7FFE00071FE063E",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a158_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a158_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a158_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y16_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a142\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "F780007FF31037FF7001F00EF3FF3980001FFBC800F3BFC801CFFC0089FFF0871CE1001FF9E50079CF841CE3DE78C0063C63CFFC60000CF9873FFFC0043BEE387FE3C430E73E6078EF38031E7FFFC618F30037BFE20077FE0138FFFE011FFFBC0103700F731F30073BFF318FFBE610077FE031E7B88031FF99C73DE60007FFF710810F2138FBBFA180398C03FCFF80019FF1019FFF7000388C19CFF98003FFFCC4218FF8C00CCFF808CFFFC0C447C0003FFFC0017FFE000CFEFF04446001FFFF7000023FE623F9FE00007FFE1F07F1000CF7FB003FFB800331FFFF119DC8331DE1F09C0FFF80CFFF90803FFFC201CFCC603FDDC01FFFC601ECFFCC004C7F0707",
	mem_init2 => "ECFE46003C4EE7FFF80003FF780CC6623307C7F03F3FA00677F301F42633B9180237F3800007FF3B180001FF99803F1B1DF9E13B99C1D80BBFFD800911D1FD98099FDD800111FFDC881809DFE0C0FF9D80C01C9FCFE0C000EFFEC00EFEECC7C040FFFFC4000C7FC0E06447CFFC002FEFE06067FE2E060602FFFFC0007F2F07E2303FE3E022777FA230222173FF0337FF000373FF7B3103133FBFA0313FB111031F1FF91019F9F1990999999D988099FFD800CF8FC8D87CCFCCECC00F8FFC6C4C4EE6E646067FFE60007763E7E732077778003FF7F3000303FC383807CBF800078F3E7C0000FFFFC0071FFC00001FC1E3F6040FFFFC0001E1FFC4000FFF1E2061",
	mem_init1 => "FFC3F060071FFFE001C7F8E00F1FBC30F800F0FFEF00067F9FF83071FFC0000FFF987830E0CFFF82031FFC7800FFFF878303FE3CF80021FFC7C6001CFDFC0033FFC60603F87C7E700087DF82007FFC780047DFCF80001EF87C7F83C3F7FF0039FEFC0003E7871E507838FE0003C7E7F8001E7CF86003C7F07C1C7C387FD7C183FFFC001E7FF2C18383E1FF1C1C3EF9E18181F3FF0C0E3FFF8101FFE61E1E3C01FFF1E003FFFE0C0E0FE1F0E087FF1F0E0C61F9F3E0001F3F0000FFF1E0601F8F0FEE0000F9FEC0091F1F0000F0FE65C01F8F0FC7E07031FFFC031FC7C000F0FC3E0F03826FFFF0F03E0F8381C3FFF0E03C3F1E0783C1C0FC7E003E3F8701E1FC",
	mem_init0 => "7E00783F0F87C1F07FF87C0C079FE78001FC7E0E07FF01CFE1E07C3F1C0407EFF3C0784CFC3F00CFC1E037F0783F1F0003F3FFE0183F800F8FC1E3F0F83F077FFF8007C1F81F803FFE000FFCE01FE03007D9FFE0041FE0203F3F9FF0601F83FA7FF00381FE0FC03E7FC000FFFE07E07C07E1FFF0100FF83803F8FFC00003FC1F83F07C0027E0F01F87E0000FFFE0701F01F07FC1E03FFC0F01FC3FC0F007FFEF80FC0FC0FC3FE00FE1FC0000FFC1E01F81FE07E03E03F807003F8FF00C00FFBFE03E0FC003C5FE1FF07E0000FFE0FC07C03F07F80FC3F800E03F83FC0F807FE7F80F03FC01F03F83F01F803F8FE01F00F4201FFE07DFE00004FFF83F700103FF",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a142_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a142_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a142_PORTADATAOUT_bus\);

-- Location: MLABCELL_X59_Y18_N30
\aud_mono~115\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~115_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a158~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a142~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) # ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a174~portadataout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a190~portadataout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a158~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a142~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a174~portadataout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a190~portadataout\)))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a158~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a142~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a174~portadataout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a190~portadataout\)))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a158~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a142~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a174~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a190~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110001000011010011110111000001111100011100110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a190~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a174~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a158~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a142~portadataout\,
	combout => \aud_mono~115_combout\);

-- Location: LABCELL_X36_Y29_N12
\aud_mono~120\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~120_combout\ = ( \aud_mono~115_combout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & (((\aud_mono~119_combout\)) # (\aud_mono[12]~5_combout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & (((\aud_mono~114_combout\)))) ) ) # ( !\aud_mono~115_combout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & (!\aud_mono[12]~5_combout\ & 
-- ((\aud_mono~119_combout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & (((\aud_mono~114_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001110001011000000111000101101000111110011110100011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_aud_mono[12]~5_combout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(4),
	datac => \ALT_INV_aud_mono~114_combout\,
	datad => \ALT_INV_aud_mono~119_combout\,
	dataf => \ALT_INV_aud_mono~115_combout\,
	combout => \aud_mono~120_combout\);

-- Location: FF_X36_Y29_N14
\aud_mono[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \aud_mono~120_combout\,
	sclr => \sw[8]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => aud_mono(14));

-- Location: FF_X36_Y29_N8
\sound|da_data_out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	asdata => aud_mono(14),
	sload => VCC,
	ena => \sound|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sound|da_data_out\(14));

-- Location: M10K_X49_Y59_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a346\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "BDE1D0DE1C94395EBBAC271F74EBC7426E7D2F6769E8239747BF28A777111655C213491C1B1D8CAFE1885356D0A26716A688A48BCF53A2988D52FEC69EB72657DBA3E5A2429AD9A3981F85F999603E1F64BD03067356274F2850BFD4E529B824B06E6929213D5018FA6E8FEAF831978C2CB274500C24CB08E4D6D6AE16ADFBBE71696B7FB77379D6827025CD5EC157E07C4EB462AA1B23060B39420170752DE1211A2D5FBE152FBBAED5D67DCA988541423017FF62A3F8EB3B0A0F122451CA6199EABBA745AC04995AD807550D7B3CA73D713097DB780751B899B99D331431A3314C04651B80038623A9466217DF3CB737957375C6A1BB758A448FCA22B12BF7",
	mem_init2 => "9EF6539BEC3DF20FD0B8E801A069E453B981F352A25959A6097D866C8D31DADD08DF13763B512A86307AAF8F3FFF11C8FCB249C5A5E1E8D314462D6B64258A57DBC655AF4BBE3EE1BC38D7E5EBA6BBCD18D2A4855FD6D0EF571C69825B21C9216F8F5990094DA4CE795D57AD7C25B6DEE965DF5C15CB7D90809357801EA180B59385B2871D7702B39A99BC4C27C079405AEAF5B72F37177872EE82663B5584DA2F93B689B876FD8A1E0EC99096BA7EF304750532B5DB6004541EC0A4D1529E223BF707F44E878565B6B0C8EC3F2B467D03355E18E1E577CF2E113C6666559FEF43B5494A40731FD0BA532410619A6FF7E7BDB314E15445A3AF0EF10BF07C8F8B",
	mem_init1 => "C2F560F3876D31C623DC39C19B9481C35305C27E287E70A77F353FF8E78A54DA092C1CC52139B3EA171C6083C6E4B0796AABA13FAD497C411273543E9377737866D1A1024C1574D7C62B49142586F2221C853F88E5410271663C99BD80EED24C7149C44576CB9E3398CFC557B8DD0AA70D531462222BD2C36FA938C65682134721749BE5AF40B02A9E1259D09CD1F0BE96EEF518770BF43B606972092CFCC42A84164331D736BA841A64B8B57F8EB1B5824F21019A7AE196090FAFE25A8A037864675F7B302D75651C04EB6824C5AC36AB4068618CA04FDF59DB91F6F00CD4C59BCBAE2080098D9D7ADEF6391DD7A789CA1639F8E64E2628239CAE83D36C4CFE",
	mem_init0 => "4C79F392CB360EAABD063493272D55F430BF541CCF74E8F7DCD13D08C92129E193E6FB556DD4EE5F46098CD5D7D7CAEF760FD6EDB6504A14227ED7C2E6A02E90186B3D1DF8BDFF2E20EBA9DF3D24BE5398B297DED882B6D737FA32F51FC47FAC0A2CCE748419783A465A359BE563D3B98E8428ACD34787E0D65DDAF18015782E856D78944B8AFA4C6F7917291E65C0B41FB4592CF77BC33D261E2849A3A4139DC7067021556585D41E357250DDFDDEDE96CB56D9D310340B81CBFB474FB50D65FEFE1CC3E7CA4578185D0ABA5FE6625F6065E7F6D7F82D127931FD2DB123733BB99A5ADD7567E1E171029EDCA5393B803F0907322432FCB48096A23C7A3AF14F",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a346_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a346_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a346_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y60_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a330\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "0F1865FF3DE089D3D9924337E3E6C54803673D7094B11E8105D5777DB2403D5EC4AB2739960035284C25D8A5E2680B34EC49A81AC642C9FA47E1F2D60F6E378E8874D91A7B41F4C074B3C697BEFDD14886997CDED0A216236936BA625160D6B0C3A68361B822CCE5F9527370A513F50D0EDC9B52D4E8655972F8F65805E29908B40105B00130BBB53F0CD50DD94605884FD40B3FF4DA3791FC75578A365B84C1EEDD9E4D3F3B69C45A16ADC9CCD0C15BB1D0939AE866FD41607070B9CD4543D4CFDCA41915F2A20282EAF96D7FFB37D4CC0BC5245CC71D3ED32493F32EDD285CFB8FB27053813F40A764FCDE6D3021F66D978C560B4DA0E1420114803D2CB7ED",
	mem_init2 => "CD5EB697B0798FC9CBE539A24918FF315B146D02922B0AA5C5597245D3EE5246D8179480C382251CB0284B3E0367A5C12F0CFA2F25ACD5D06161A1959666CB47A6C8EE1C10F5FEF36ACC1DED2A4903E427980E7F0F27B0EDF699CC034815FA80955F7179D14CF568FCE8C671E6DB1E25725D01E2F8DDC2B073D974D29C897BDE8DCD0D91C0A3A7EAE8955BE0FC5F78EEE3659A72D863688C98EC24BD013CDF2BD6D52758C99BDCA42101A0222843706B7B81139BF99B609AEB9CF6DBA1030F474053D4988A6C331BE6A626677915EF48AAE0B83FE59CB5F526E04F66AF742E752808202BF8CE71D5B543A3FD0E5E37C260002FB675210CB23A3009409084E68B",
	mem_init1 => "F2FA21ADDCB30CBD2D2CDC7F1F127F13C6972CE4918CC4059864E85E99FAD8E613EE8062AC62F15B2DFA435067793388E59171CD233CC66D425E4829AB3F00CB369FE7EED0E0EB7CC3A74752ABCB5009607782046F2F56AD3DE7671DDCD4C95383E4980EE8BD0E5B893A9A64A13E8D9FE8DDF01E04661F8EB374903BEE0D802215E289377F0D6281B79960EBC751AECC1E169A1665E77DAADC02DA6C21EF3227E55F444CDDDE2A2899772BBA1CA0FB10F9C5AE8A1EACC458C68B9081FEEE1470E0967046619406A9C2916DF8399653EDBC310B1560F28205A284C8F47AD15DE87BDC4E6545580ECB94832E32F7D7C4C52E4293328BF6499CAA129F97EA322F46",
	mem_init0 => "5AB75D928D71BD10A554F4CB875A60B162787289D01D955CB36CE718F4592274362E98AC0B6435D73B3BC5D29066607DDB9D0010A4271721F50BAA99570603B6E1CC57E031BBCE77748D860EB7ECCA746549178F199A2D37FD50AF011803F84FEDD2877EEB2EC2DE7856BD0C23BB8DA6F165B8AAE8FEC856EF9BD7773F186403CDDFAEC240EDF0D3004253D6E67AF869D8FD093BDFB9376816C5FC173E46E5ECD79312E128DFC55428CC66F59AB90FE3C7A92859332835F898530FAAC753B9F72B40D3A1FCF2FF197E1945500F8B9F8B95C12AF54E9D3AAF7D473571F1DB0CCE4C019EDCADA31036A72C674BFA0EDE20716FA6DF75D1D430E583DE6EF4C06385",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a330_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a330_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a330_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y63_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a362\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "17E1FC62E73BEC36978175A679FB822A16D845D241C99E674A2A03E326E0619E32FA9EE7E31FD959BE10A8B08596510540D19B6F50FEF6BF5748FAD76335B61D9DEEE63BCBB235D962BF0B3839117FEB876ECF4E575D431C8CC9AA71D12491366AB14D4F0E74BC20494042B284D71BAD04EDC7C3D2CF3F0062AD88A72CCB433A52190792CC7358ED7D04FFDD9AF9D46E2FE4ED907D0F4AA2105E40AA9991F306D9A269A4952BB031FB862FCE0E0D9B1D8723EAE5EA899249564535F45573CE6813AC56B0CA752E2E7521ABE7D5B5D523F82CB221EF579DBF4EA03AC6B0A2C12E2D3D1CDADD34F47505B553A2C20AB9D07647B25C2218302C1E7DB5CE9DAC50C8",
	mem_init2 => "A7F0235EC23FC97F66451C83A301A856042AC275C9D9886E03A0662B63FA3A6CA4835FD525DA37FDCDC0F57796A6F6BD632D372DAF290B27150ABE3CD8540E6CBD866C7BE354B90F05B6B1AE16D109CFEAD8C4AB3DEA32CB42E147E4483E36D2B8E019083361144B314BBC6122825ADE8694DA2FE9E07C1961BE5F111597D88F7AC77B96B9EE22165FA596723BAE74607AD2F9E7EB062B95BC2EEBFB4701E36308A89AC5B7CF640FC50EE8CFD381D4546FFB9208551B1E0CED7E9300DF91617F2AB2527CE5D73CF5D5F037FA7237FCBAF9FC5814BF3F954ABC5EF43F9EE18BE982CD331F14D72CFB4A97952676A8719B7FDF899582D7A915B07359D22C0281CD",
	mem_init1 => "7BE5229A9E3C2FAA7445F21F837AA4587B8342E4090F0683824D4B38707E5ECC31B9EC14915874597317424284AE96D1CD966BB34E89F9D958D2413EA139DC689EE72767DDF0F077AF96250A7C7BE52DCA3CC646C1416EFC6277A157792528446A2A48EC72F4ACA6B7B383636416C8ED82B76E4A75F42F33A4FC175F67922A54011AF70D8CD4E67C412F50B967CD0363A0AEE05F8E084675FBEA1143A6D815FD6202D38527441B6057A36C5BCEF9B9CA66D5F740DAB32D85E32B8AC1D0BB899C6B6A9E24BD088804CEB6C1CBA86FFFB8F81247A7EE43FA2E7EBFB6A549790F745DF1C616943B85AF21B2B9C970B7BB36B44139E2A6BE3F63D4741B6F1614B1D3",
	mem_init0 => "AC52D2B4D05C631BF6319D5D42CE2D3DDC94F197A7D75B84CC9B39ABA7F64F641132DC7DCE574359D02303B8CFC6EC839F8248B3963C0255243A69BBF266F67A3E5AB628F645DFEC80C2EC34E064A63C0386156AF55E56D7E091AB38B02FC4912E153D76C006750A2485C5C1331214E06CF74107445071B78C8A3153425DE3496AA69CE95E0ABEA4045B2D17086D5D30327BB686FD44071DD19B74A69E0FA511D619D6F7EF3680D9F85533069518234DEA40A0F6E4F15D43BB0775AFF6BC888E96AEE954C4F8C435AC8371CC205C44AF48CC71B9332401E7DA538DCE076B90BDFE286CF2FA873A6BD6197F0A6871638F705932B555770085897CEAB608E5188D",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a362_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a362_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a362_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y64_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a378\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "C30047F99FF08F5F1801E0F3FC9E33FD901E836DE27F0F060700038CEC63A66196F1F0F2DF21DD9C6307A01464804040778C78799A0FDE0DE4BC113E874CDB3FC27A07C2CA5330184029997BE32E806679B867E7AFD7AF1E0D1F4EF85D19DA909C88573AC3D6B27EF0BCF3E30C2BD5401FFBE169F8319C826C8DF92B1904302261C000C2BF7806EBEC43EF1F224E9D6D03F13D52B51753F81BC000F13DD819F5FC52F84FC87EC30440326799A31E03671A2F81F093CF10621F6E83185F191F808FFF1BDF4F88BFC52C989DEFD38FD9C7CF47B3981C85878306F0F1C019C89EC55F76B52197383B92F8700BCE768CAF5F9C424636C6183C92631D5A28D45531D4",
	mem_init2 => "9199C07FFEEF4B732CFE64E803020FD38301FE6264430FF61CD1980BB03E8F3BAEBC2B4762C1EC2BED789DB19FCDC4920E59C93500FC74292EC025634F4038FD64DF480DF0FA612C6BDDCD29CA2DB3B812FE126518BC80C694CB79E514B30D4BE8FE02EBE7993E3D17A21F8AE99532D601D042E2EBE0C57596079E46E3F41E9A914CDDCA6F67871FE43F1E2591892B001B807E94087D2FF31F3DFF8C5C9002370C27CE05C71C6AB0B2F5FE2661D8FC67CFC93D6F3B8C87E7CF650130720ADE5E37309E8E003160146FFD7815EE986F0A3EFA5D6E56207DBD98F5DDEAF6EEF1D550CD3EAB789DFBFB0F258729CBD11CE68C1A9D238F703B2B55E0AE1B840532FD",
	mem_init1 => "16A00E2911B026D47D636B22823047442BEB7FAB8D76777336226B75A668DBA01EB5A5B847651C5A5274C1AD0063E1F211AF6712C48993EFCFB4986F17F530B103D8EFF7C39EE07E8C4450A449FA088DB6EBF913561C26A3F612C4E2B1A4FCFD2112E4DBFC429D0D1F02CA4CF18772E79D394EF56FA104D1707DDD67C2ECB6C750B583A740B22CA033C5905A731D9920FC7F3357E39A9059C87FB6767649CFB3C0354CB8F83C17CFA1B182201FE5F608F85F74839C000C17CE0179D9B32FE00F1EAC1B8CCE5A39EB65074417D0B16402A1139F8E04A8C8E3740FF9F438005965FD09FBF67FD041AF1F9EC373D81E161D7BAF7A7FA8873A72B8EE0C4141FC2921",
	mem_init0 => "CA1335C8900D574E5A15F0053505A9765057E28CC664E49ECB46AA778D4141D10DCBAED8F147D14C646EA1CE66D3C1328FC82091657B8522D4BB3D1E52508485AED4BCA622714B8A3EB4EB5E5419EC4ADD206D6D811D736C5C1715FFA6A7167348A9F670CA8501E43FFE6B914562A56B84A46D95244BDD26AD348DF4688D9BD7682CE1B56E39596D0ABBFAB099AC53B3609C6B75C003390B4D9D53E9ED861AA78EDC45575F003FB2296A9214BB5DBD550036EBDDB2A43C4E720F5316E2FE734A1D7007116D11A84FEACF0F3001E6D90078026DBB8512B3DBA3B526FDA6A213EF28CB15A373A3F05A312F42E042923FC82A6DF4DB091A2F8740F7A713378222A4",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a378_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a378_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a378_PORTADATAOUT_bus\);

-- Location: LABCELL_X43_Y59_N6
\aud_mono~92\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~92_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a378~portadataout\ & ( 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a346~portadataout\) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a378~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a330~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a362~portadataout\))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a378~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a346~portadataout\ & !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) ) ) 
-- ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a378~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a330~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a362~portadataout\))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111010100000101000000110000001111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a346~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a330~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a362~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a378~portadataout\,
	combout => \aud_mono~92_combout\);

-- Location: M10K_X38_Y68_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a442\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "19A8193D49255F9515658F20578B2183C8844E8A55F2F0F4096921D53A70EA16EDCA3A50C6790C5E3EB91E11D5BF6A67E7AB6CFD841A882BDD1E4521560F72592500B121D91EC587B08902F50B47BAD1BED2BF30382FA33CBE270122C2E11793CEB39A12CBCED12111A6068EBB3766A035C13A5036BB3BA2F4A970DDA0EDB36B2621D46BFA6A28D159E61852AD3A34C5D258EC5268877485BAD9269E44F45C7AE959C6C14200E6CE5C48B5E0C76C20E64480FE28F217CDE5B6CFB13110CFBF4B7438BE15B6B7C090F0098C3FB2405E27B3D24B8B34C45647A3EF558B76BE811844B62CEE3A6F448CC095A3045B3F5DA1820CA9518B029CD5E70A8A3AF630E006",
	mem_init2 => "601243ADD7A503CDEA0BD6D27A846F15E4601C1B78BA15BBDFE5301B91A067A158A8E26AA7A49B24CDC03315A984873D9C6E2979A7B58E73DE49EDCC5ACB2BA235C2BB2CF939877800D832D9094108B136251B6F0FE2D1FAE5B78C7C751D3266A0F4681AB1917B928898264B1BF8D1452D055D2A9A5557BB1DFA90EA4820A68F4719DB3732DFA8726295758C0DB47A1916FD889560B01AC39F02CF9A6F04C7A4AF8BC0CC0AD2368E1E577A71582655C6AA45E0A9C318AE4685EFB125DF68884A6B49DEC4FD725128D431AF1946CEA9745B8CB100C05D0C9BDDA8C474101B311DBEBBA287E44372011FED3716F7E72736CD375F201AE2CA7A26AC19FD1FC954E0",
	mem_init1 => "AADC789A1E78DCCF0A3285C698AF94D87153881D776E71FAD852943539155D28FBD87AB4E7E091D424ECF804F26689376FFBC1E17B5985081A23569E9E95CCBDE4E3DA8BDE134004AFE610257A9000F3EBAF978EBB6E31AD1B216742F312F941AE8FB27CCB7313EBC6338E5A408616D021CC41BC8D655D83A41489737EB6CC9DF63D90BF8BA842558A2D503F4605577347EBC3E03F738531FEB9A14DAE0AEF273AE3EA709056DDD35A027FCDF9CB775589A6C41CED408073CC9EB6293C1C64EFA11E254288DCF0A019CB12DB43D4C4CDD49DA5ED8DED96C2CD84519DB12A2EACF716AE7E54FC8C94ACCADDF82082A800F5CDBEA97936AE7F54ADA3B4F756975F",
	mem_init0 => "A4AD8109A38E48A959BE1770EE3C84CE71780F2A9F01B3CBAAD29BE87DFF568FB1268136CDB330F7AD334D50CFDAF8680430053830C98C4B165B1F862D00C6C3D238C3AA02D52592F7C95DBB6BB4A1A0BF34E8667AE3DFB9EFA5689D4B19DBF6C3A017D37428887EA70BAD2A4F370D3FB8D5D080E299784C30B3D323710469A39E5B0630EE2BDA548FF5C0B8A8176F116BEB3CFB85E739BD4679C469C58274A5EC33480ED62BAA6FBDACFDC8CBE71E3CEEB924BE3C9C93C11DD43AB5692C89C25FAAAF0AC9C4952B4DAA33FBFAEB8C0F6089D3129FDF8355AE46291E167386778724392BAE915462C913B347EDA7357B5CE444FD4C6CFB3C31E1297624249777",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a442_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a442_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a442_PORTADATAOUT_bus\);

-- Location: M10K_X5_Y41_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a426\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "305AE32C02C764B17B21E6BA44C6303A0378307F8E2B3E94A9E212D1804EF3F2D694238DAD9C40B79D606D60B36952A4A709014C9407834BA26CAB03FE9BCB435387185F3F4F213F72082D9B6323FAF58653B7AE6FBC6628D41736CD63353CAB960C5E08C03841043240FC84A02AA381F051304172C5D1ED2C48CEEF3232D225E92894F1054CE3C7C4E40CE59FEDFF7622CD8D418E5A2541E2DFDD4178A113FBA42EEFEFC222744520A9DF772794FEB6A402368BBC976D667DB1E641BBD70DFC4D60D3250E6D83BEC22029363FF940238D62474CD711C5E6C474E5482D7C3F3E6887BCF40840E2DBFEEC496F0DA39B705F27C52E1BFD862DEFE19C1C782D43D5",
	mem_init2 => "A7B2D1D104B95BA4D145BACB123DAC3260361339A96DD35B819D2CA0AFECAED89FDA26AA94B2338749EFC32FDB6D2C75E8EF5C77DCDC62BA9AFB1E99CDA3CE28A109EB82DC85A9B7A46D044CA0F7E7E9D64EAB3C54607783492B5BF9E43FF22B136C36424759EA80A1F8969F40754876408610BD7436B59FAA5D23AECB7DFC2C0C4971BAC86B2007C33618720F45BC8B79F02063537942B3EB68B0B99755D5B3429C3D44A088B4AC6A1132FC1C7600F3A7C4F8786D3D1A2DD39E31B53DECB8CE5D4E88EBC20CD26E48B5C41C67469BC825A3D1D9A349C42C5FB3855C133F238AD86D8F5B7D8628EF22010263C402D66E3BD59EF4DB7CA50B5659BF87D5CEB8D2",
	mem_init1 => "E6A28C74699C86880F2591397E12273C3EEFAC31772469CB26303A695463E69DD6A2D91396DBBD2E4A9F6CE6162428D6BD695A2ED79E9CF772B933FE17679D0751FA992CA9A5C0184659F16EEBDD866FBB24F2282E678D05BFA64C257D12B7F0AF4842963C837A1441538AA2AD21968BB20862D55525AD5B8CCCCFF6D3677408B32B44EF541BD4D151323934E64A31532422E6BE9A6AADBC29ACBC8F3F9D47CE8A4D57820E82A7A4AA7055EB827B002CF25AF91B8A4EBDBCC2CB492A45DAE59D956FEA5CB070090470E427F26E938E6A0894E6D8E6B13C7C10DFD8A08145F84B6844CA4D03353663476A6A0FF3BD49B5025837F5A7ABB7B8993BFC3889235E46",
	mem_init0 => "10B5C4191324CBC11F1AE89B6EB99468470265BCEA652D0EE9F786A5CDD82F40C2148A33709D520FEF483872B7AD0B5A9613181177D1519F72FD5AA1D6FD531DAA4874A7FB3AFF70A40A9FF970D4B91C89B9CD7F45232000674384AA932567EC01A312267ABC012DB29D9341EDCE7FD6266C98CA1C390AB53C62B6207CA3B1BF478480116888FBA686D0E3C206EBF1C2A0A350216515A22386270F440B9EB566408486189CE0F11E8D9B40BE10535BD2E4A67C4B86AD082E2870EEF33929D0427FA3BBE25533A61BB9863AC1389C056E97FAB7FCF170DC3F7B62967A3ABF09F59026E8C87C79B144267D4D07F4916AA92800E908C734D60BF96CCA66E1982D21",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a426_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a426_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a426_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y43_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a394\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "0DF4731FC1F83D077EC19F3352C39F6C013A28BC5044309AD8C2F0F5E3B5E79967B48B2187A0FC3759059C1F9A1BBF689AF24D083DA84DE8061F3E1C007FFBCC3F3F0E1C3F871FFFE78FE707E001FB31F0FFFA672D867FF8040301FFF3FF3F8E63E387E719E1FC1F19054867C3E1A05BF1F07807FB06CFF860FE606E0E7C4C6A19C73034FE407B1E78DF97F07F7FFDF1018FE03F0CA4330E7EEC0719FB9804E190FC80707FF8010C7E0003C07F030FF9E1FFC001FC3C3F0800D3F80000E0FF83F63FE7C70E078018007FC7E783060678E0006FFE303060C00F801E387F6E1804E1CF9FFC6738C613FF9CCE667CEF8E4C0B9F96A77FFB03E3DB68CF219BBE2301",
	mem_init2 => "F92DD83C9EC0FC0E478161987FE07F800007C7C078FF00C70FC3FC001F000200000F83803C38C0E0E0FE00071FFC003FC3F11FC3FF07E0701E1FC038FFF0FFE007E0E1E3FFC3E060C71C38F0E00E00F87FFFF870E03807F0FFC1F80F00003F0E1FF07E38E3F9FFF8FF981F10E0071FFE3F83F87E0FF9FFBE080700FC781878F0E01F07E301FE07FF30FE3F3C1807CFC3E00048F18FE0FF1FFC38C000C3F1FC3E1806101F900FE0787F1E01FFC01C1F0E3CF033E01FFE700FC06010C3FF1FC001E3220707F23F89831CF0FFCFFFC07E018039C0860C800D3E3678F839FFCFE07E60E1801CFE430093CE630BB1F1F1FFEFE06321FEC39AFF6601830CFF19FC0718",
	mem_init1 => "1FCE103FD8FF43EF3F61F9C1130188783E1809A608A453105AD14F26227FBA638C0DC3C70FFC0C03EE03DE03F9E67C0E01F3C06F00E1E2063C40F8E03601C781F30670F1FFF180F9C1FF01807CF9F9FE7CE1FF80C0063819803C7CC0C180FE380C807E3E3FC7873C7E019DC0E18FE067E1C07E3FCF9C700FECE0E3FF980E67981C0E00E3809001C7860C0C07C1E06C07E3F1C7E783C07C73831981FF799030F83201FCF1C600703C7873061DF07607807C0E04C038FC7080E03F0E06C07E6079D8CF8C3F86781F1C38C0181FCF0361CF9F1CC070A7831E4C0F87E6701801E780DDE7E787380703E0E04C03F0FA1FE3FDF870CE31F3FDFC0707017889E3FBF9D8",
	mem_init0 => "07801E1C19FF03809E033F3C01F1FF1181036FF807C30EE73C787C60F87C3C72900CF15F7300E00073BCE3B0FE0018200000702C9E7F0FFCC8086038ECCE6B3C01F370D8CF9F0BB9CCC6C58703EFF76FC360FFFB19FFC33381DF046F077C01BF8DB3D6F99007DC0F1818183386AFE68E40F4E0E7063FCFFCC059DC807C007FF3E00FFF7F2053F23FDE613E67F0301F07202F3E78DF3DFFC7C43FD0409FE980E0000E6F3EF813C603F38CDE386FA67E31E1F7F40E2C781FE7E119A7DC00003A41EC627C0F8E3F873003F3F5800B7C819FE3C9CEF40039FD8763A171E08B8CCFCC26FD9D8405C32E107F881F043C0B3E407CFFC0F1D9E5E6C61FFABC9C0F0166EC",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a394_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a394_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a394_PORTADATAOUT_bus\);

-- Location: M10K_X5_Y38_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a410\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "A1AD515389D9975927CABE3C5A485AB12D1876B0BAD0F592F718B6DB6997E50B5186523CBBCDC3211B69DC747F011C2D077C0E3E88A7A6B3213BF73563579E038CCB1E3BC02CBFFE7EE46007E79B3E34DE485F303AD75C06B7B5B3E5BE6BA7DA1422BC4FE5257839041C9AD918324218D575D7C05F0FFF6C437710FFEC0B8342FAB59086102709BDB3A4035321EFE366E32DE820171506F18C4265B68D70CC60EFBBB6D82FD4D4FC93EBE91B5E4A3EB65CD61EC4E3682C7C88F0FC242FCD10CBF1057638E676FD0E206296D76F804C22E5749BDF6D0FD1033875B75E777BC46C4CF76FF6FAB6B8983D9A3E391F9BE47A0031F6D968FFBADEFC9DF73C4BF8A15C",
	mem_init2 => "C41D2E95E0C363083704831AB94EF42815363F9F1906A8552D525E3E36B84072F2D98628E8F9C00C428DCC150AF10C339201318B8863F5F6CDF50F01AE5174239DC90AF235106FD33D1565C88C9E3156D570B3158705D74757C75E882CD6C7D6A293A17BE49211CBAABF6377194C60E949BF96C8DA26767DF003E60A79850E8CCBBB8AD0B9C0E3E5C48CBFB99F743E974F4724A2711CD89186AAC73B62039438323A66A0155CDA7C018A8564FCDF5E437A9C24956DC86FD59FD41D71017502E2ADB0E0E7E4E1E4EE7C6653884BD9F80BF8C8CFFD09D8C15081C116883AA6631E032780805FE320508F163FD8033C5C9F1EBE8AFA4E0C01FFBC48B821DC78984E",
	mem_init1 => "AA61D023F91DA0D5D0586951EA20198E6AC3C74CC86087BAC76B47BD2DB595E2023EF883F64975EC013EBF335A088A8C789D5BC625CCC210066EC7321AE9CF6E8E9F34AF1A69EDEFF07EF6D50DF7B05F5C0424C77FEA645003AF809D9EB926F9D4800DC0C0EF99120793F9D76E8C98857FA0860419DA25E00E57D89F8AB6613E2618A0AD8E27401442FDBF9F7080C47232BFE5F93184D0FF6F3425CB9DC12D3B88D87C6300C67C3A9DCA04C091887FF82131AC77048079CE8E7532BA2B1374B93EB144D9819E5CCF438601C188680C303FF0E78E701888CC649F0680C37F6F01FE3C063406319F5826C3EF8B161BF187C8E5F99FCF13EDF00385BC7FA00274FC",
	mem_init0 => "000C100AE6CF770E0FB1A7309C837E07C6187FE444FFE0FC0C33E8FE2F1860387F391AE0050E40CC81FB1BEB2BFC00130D595003E783EF28080623E0069C007E0400034FFFBE7337E41F07E1993E3C9FC60F36380303C4618F8CC619C06E784F5DF387E1F808FFE70C1F99C7E31D7F9904E79946206104FC686603DF2041E1E00FEDEBD8ECF8890556584C885F4586D89105FC5897BC23AF0CE6088F68D1DD3DE601FA080FC43D9F817FF8C033FE3807CB391878E3C3080F300023E6F103FFF8FC6FE78386705F831F16FFD239F00361FFC0020DE807BA603CC9F003203F78CE7E631F9013CCC80D063DE1CD37E4F006646C9EC183F18DE87F727F28DDEBFECC",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a410_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a410_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a410_PORTADATAOUT_bus\);

-- Location: MLABCELL_X34_Y37_N6
\aud_mono~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~93_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a394~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a410~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) # ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a426~portadataout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a442~portadataout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a394~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a410~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a426~portadataout\ & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a442~portadataout\))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a394~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a410~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a426~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a442~portadataout\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a394~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a410~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a426~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a442~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110101111100000011010100001111001101011111111100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a442~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a426~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a394~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a410~portadataout\,
	combout => \aud_mono~93_combout\);

-- Location: M10K_X49_Y56_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a458\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "D3E93ADBF9B2DA3DA600BA1CF0CC95E9073A910BEB4E15FA10DCEA5FAE742DB2C667AA790849416EA71B79E899A98FD909060CDEED15E6B4AFD32C85F3FFFFA5B0B6E2D76114508425AB8801D51B927679DD6709AD37C7158D291D3896AE3A9FE03AB26A4F08FDD16D960C2BBA692F83A349203FA189D681F9EAFA2E5D0A852C7CC84B4014DBFF752CCA5E365E8AC47ECBBE38DFCD86C58CCA0E113B1911A8F75C4E5B682DA0B4F9159902E3E55333BC02B1093E9BD16ED0EE184A5E970BCDF3E4DAE62B51F3F3AA5DA581DA23D0658E5B96C91EDF8CF058CC0C842FE7A65F93AD279BB421DB64043D6847C4982FDE4926F65F0EBAFB18DB4A3B034991E5678C",
	mem_init2 => "805F580A5F684645349CB27975AD6AE584261D54A0182BED0CAE62FE5DD4CBFC63C0C0C0F757EE6D4EB5A7058827663D990A16B8C9AA9AC4842E861879ACE9D82EB047CE20DB6709F8FFB0242DA676FA55624B8D57405655051E67F2D0B5E58E61B4FE7A88F59A8ABC53416C3B6E51E8150CEA615D49C528ED921E464E22F789D63BFBBB00F1394C9F120BCEC51A26D6999108CC6E5EA606E153378C2103C21422D7136ED182A6B655FF88634A39E5ECACFADFAC1EF25A9BA548822CEE54A7BBB8752F4A8FBB3B6D56C2D6BB866D1F19E700BF453530F166274B9EA1A3F9A10195A2FE2BC2F4DC9247C6A17EE5D66E7A0FA63AA430D2AB303C85B8E389F15814",
	mem_init1 => "6C459DF3EAF8FDA3AFDEE7B71076A000AB23747CA9759B1F13900D4841F636C97C918FA2C03737FF591CBC24D1F905474E4BED0576EF585D0061FFE7B47938408C2B9D65E00973953F333256F36A9DADC54F47CD6F35368F547D252A4453240F37F8CB0361B8B3D4FBA26DD06677C87524EDE23CAA49DEA7A4B696A7BF675E27D876101FB62CFA66A753A5A68279D47F284FD7520084C5F8F99CFCDB62ABC96324A4F68D246A667D0A2A293AF1A81A80272EB49A2E6555332A201A50532438A37F91A314442173B376836A95A9987191C421E571371D77C83B77637B7B4CF858670AF6D4B5F456323CB048C887D7CF5526DFE037E2977D1E1EEC0CD9C7E609EB",
	mem_init0 => "E958BE2A39FB071893BF3B5FA5ADBF259B13E90861D9A88DD83DFF3278E4FE5D499F05DA02C316DB6F899D52CBD5D9972FA397E0AFAB09F9C17254ACFFDDE4F25C02512C21384017DCFABD83E2165007EB57554C28D36D03C1EA5EC31B5F65766D3EC04558325863281FD31E619FBBC2C465E69EA0866CF8AF397F601BB10738FF5777037065CF2B52A74A5C9C8AFC237371BE56BDA4B8D9CDE5DB2A0B3E44CCA73953F355165221C654D6E3D97368954BC4DC835E5FAA3F0D690CD49517B7844B9FF8966B9C239ED3FAE1B1064C7BF8F57471E530221EF32CC8CAE03E1C3A3B90102D0BBE2E4FB8C19F5E1634DD32EFC0E16E15855E5E779C52C7242F4D793F",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a458_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a458_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a458_PORTADATAOUT_bus\);

-- Location: MLABCELL_X39_Y42_N42
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w10_n7_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w10_n7_mux_dataout~0_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a458~portadataout\ & ( 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a474\ & !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a458~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a458~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a474\ & !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100000011000011110000111100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a474\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a458~portadataout\,
	combout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w10_n7_mux_dataout~0_combout\);

-- Location: M10K_X5_Y37_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a282\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "7C9F48973CCDD509DBB8CD307692C76F2D67D27858CB5237F96E6168351D9C0C7D0BCA5142A5301DD3CD6D1E843FEDFEE83E72D0CF0D4043DC9B94CE64598FF0B6A894E55F36F78CBD4007CF7871A6671DB582F25CA9379B68CF775AEEECB2E2C00760F456CA1D20C4D85E8852785F1200A0D34B95F7B0697F2E9DA4653573525362F35FBB9A03D40EEED9500D47ADB08BB636954FE5F6C4238534B58348CB4F81EDBA8A244BB380E23E9EE1470CC056F343DBCD45C378F497CCA9B38B49DAE7E80752ABA21CA113635890951C857D1B5E8929E934F57BAE94F6BB1453A654088C1E46126E196B3A8DD103259009D59D1A35BB1C5A9AFAF0B50B5006CD3388C6",
	mem_init2 => "667864E84AE3ADE6E02A288B3A9F456AD72281C6F02FC459C3B96B81920B70A4D01D33EA4136AE16439E1147D469C93D930581E6711898EA14C38A3FD6F8C5909EE3CC87688372793B41DC504016A7929D61CFBED4CDED34A5B97A2739D5687E78DE32723E73EE2CBB409632455E7C4988743027D544B5C33BAA8853C0B8D73DBFF305AD09DBD95A22EA0764815F77D877BD222F3C70963364271C614A4E47C0BEEAEBAF8F2255C211DE027126BAC94A41D06263B5BB4F875CF37AB644BF4086E77D8AD132168C67648C4329B30BEBDBBB418B69E6818ECD23E4E00FAFF46758A3A212D9642F253765C0E68027A59BDDBF38D80DAFCA5444F7B67B97CFFBF230",
	mem_init1 => "60B1AF1C316A78AC0E0F09F814FBA77B9BEF8DB27FE1F8230619F8E511AFC0CC2AB91017E3771B7EC86E3B74FF98C0A63918F98078519A940FD2BD3418F33D2121C3C72E36FD5B9388833AE33DBF72383F0CE5571B0E79C783A797A8301C60A740CE0B60F9E189CA5A5288FF5EFDB4325D40EBD766FC8AF4BDCE052C4A5B0E11C10C1A13B1FB14FC0DCA55321653B3BB8E0AC6BECE469AC6768D4E6CB7590C71A72672EFB144CAEC677890AE795B370B1F8A1578E5BA04A2C635CD1D383F4DB751B1A551B51E9962FF1970BB03E00D2919C09BD17B6C5DF47A0F4861EC9167F3A35A406F268B0501CFFD849F77BFD9A1BAFA0615DF1059668C40B84D7B561993",
	mem_init0 => "5C5CC9D8E44E9009258F49A2E1E40EB0A88078375E4A1D0A1F4FC5840BE888C024ACC2636152AABFE299043640691258CEA6D38058D5690960FBE73D74A50D1DA15D3837ACA10A2123947CF744BBF843B21FEBD19C7FB12854EE7BF8A282B686BE12F02F77C86F3D62E6EA298182F18CC86BD73C32999B15E753A63E46233D7BB5E8FD34A0B1D8F01241D201A080AD2DD7B5D884B86E91E0D32E00B7D523A0F036C26DF9739FEAD5F690E18BBAEDBC4BA7FED35A90FD4AD0677B2C3EF313B7A0EE5944A28283CC36AB69F73407494229410AB33B6271C9268BBC0EFFB1DDBF953564B574E166B14B7C31ECE43666AE8C731D497284D6887417277198455AEB4D",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a282_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a282_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a282_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y37_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a266\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "0BCEAAE8B77ACF0AFDEA27183DAAF2175CBFB917718FBE325470909AB2FE5685494D496D9FCA8E08DDF22B4044C63ED05672CD553F192A059DC82F84EC8DE84E7E84E0B0A261E022EC81ED218143C88CA486ED93803199DD5B7548F9476CFE4B88579E541AB8701CB8ADCADE6D72DC4742206B0DD7BF68EE18B86D82A52E7ECDDB267910C507D963B1A934C2858D1C8D1E9B0D6A0961B86135458843D63F138E5E628D0C83BB81E7651103A96490E379716269ACA0A92B8C3E78CF4C942B1BFE27B6FD273CAA7383FB211453C1BFCEF6376895CFFCBC8851DF786D2C1C3ED03B1E4130E4FB29629D41C6968733A3105B687A6A313FF63FB27C3D96540CBBB2EA",
	mem_init2 => "4A77DF60B5D9412A982B82318185663B58D8D2FA51533A5687A8E97A8A1B9E943F2F1896A12574443F044754B6DDE2CB2630C70C86B3515FDFB28023563463A872E8FCD4F0036F528273774AB528B9D974875BCF44C2477C9FC628440D203B468214E63D473D94E6C1127574C14C72812D4E13AC5AA603C8E349A501F81C7C79518E18E670278F23F3E674B1CE8645FCDEDADC20C064BC4DEE806368D8739ECA238AA758A7A00031158B83B494192ECBEEE2DC43A4AA71E957126C117E466E1ED70324AE7A5AFCA3B7899579193DD690D90ECEBE7EE8854B5BAD479B1D114967B560BCC2CB37DF4C3D8E8DAC6EA12DD7FAB54BB8A711594D5B78C7942F09E9A2",
	mem_init1 => "B458BCF47193C69B8544E4BACA9710461DDDFAE82360C34116DC77602D1B8539E7E4C7F3203AB3CB3CCA2E902DC2B580B122A620B1C38B133F81AC900293A3B42E766FC2BBD6AAB6A4478FB5BF236C04BAB9C34118D368C384FC9D157C3B4B1CB41E7C35A0D72C35B67E4F12D86BD6AA4182F55E2E30CA9ACF631BB06DD55BAA5CC3882AD681DB74CF2BE0579F72002DF01EC69609914E7BB668557F496D841EA7BE6D79AE19C4FA172D611C06899144D31D770066EE227B77E31F437F2343CF6F9713114CF8C7057FA4436889E06DF838FC336FF3E9EAFE30B317DB711EA9E3A30106FC46E822432F8B4814C2AE2D887712C93F34C0D05BDD5C062E02796C2E",
	mem_init0 => "2FD9A1B921691A61BFDDF3413C0F31F15B76159754C7D47AE5215AC994149FE80D631B3D8EC9B10A691DCF5DC080A0C9CF505B4774B005FCFCA15C38BB4930455FA809DB72901B12448C57461449B41AE8B71F3619C61E12D4F109C8F9F4805A38AC99D211B4BF640A3BABE88DD874ECAE56AEFFDD64706900E127F34D62035ED57C07AE2922C1DEF501C6CA6355120A530C5E2EA137E830AFEEDAF04CA61B25126AF3D0FCCA4B61977595E99BBA9BE5C884B911AF966CD791DD6AD48945DA726DB0B8A26AF10F82188BBCE91D791F0011E0B0BE23B20F38CEEDCEE4D92C78CDAD120EE3AD5CCB4740EC84676E0937F38F98527C44D8CE6D4225C6090E697663",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a266_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a266_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a266_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y45_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a314\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "E2630A3BBAC3BE70DB39DFB0171EF9C6AB3BC838A37671D635816E19469CD57C7D5BF622551E161AAC9812CA1C3DBD1228C707E10E394EB92D0D5CB6A4CAEE8C4867435D1BFAB346984B7FBB256DA5B1B4B84C032D570EAB821E1BDB7224CEBFE2AD415C64B0925F2C4313DBC48044D46DF00F8DC537333EAA9DB84E22812790EA180F7CE963607978D82C1BE064A0F4D7E2B8E9779B84D7FAC702E0A7962162D27E41B634BDD4C95A94AB9785B07E013C06AE30D47567EDCB01F4E21EB0B98959755AB4046468CA2F60AE66E0B72C489058701721FFBE66925413CC73BA7515F92560CECA3A5684C3DBFDB22F46297218638DC4ED0A3BF04035381A46773838",
	mem_init2 => "877474E6BFFF54CA35F44DB69045AFACF1F0B2C2E08A49A09F9F6051410F2F858BA35E877D13A83F73EB8108C5BEBE76A1B1ADCEE0FC1EA5D2DB5ABEC6F4FBA8D292FBA0D6B3EF3A5511415B4F401AAC80414F268F5B8A4AFCF58E2003D4850F46490075B88FFDD3B4CA1DE339F74B2E01C744F554B4A77E0ED97CD20623A6E24BE8664C7A0B4963EA6B7CF138254F6952FD9A309B7454DE4A0DF274284669FA0EE79ECBFDED0119B5C6F62DCAAA8A3961630CBD551FA4256A82878142C2001CBF66B0404F965CC25989083BC9F53901C18CE4F9205873342D27C450F40E4832EF6C3E09DB809101FF3D600F266F5F032570B02C1C5EF80EB8D21035DED36974",
	mem_init1 => "4D01F03B30BDED9821DE833F575DC1DE11DCCB3907C5E6369B2A566C24019BB5DC7F2CB6AC0C978E159F58F92789FA1AA5FF025ADA95489F87B7C30B27CC477C8903BADE0E6E59358FEFA2F8DCF9A8EFE970E3F5A0273F9CA72364BE3BD595AEEDCE19A171D7DAF0EFE1C750BF056395DFDD56360442F9234710DFC40DC20F4231241F6B4533CB45ABD7E0B97137F1BD165F92FDBB59B57DF1D56CD1087E17ABE71540B1BF1543A9FABDCA6650D95B009626E1A593398BC2547970C64C20A90ED854784A7002CE383EAFB6D4221F8380CCD7B82A0336EF478AE11053A164E75FA8C694B2109E19C094066465CFB46AF38E38CE137B71E34191D3469234D6B3A4",
	mem_init0 => "A8356C5D2938639ADF5089B5513C6A22A293F4ABE406083B3FB0B25553129553E6E4199485BE0CC7F769B95F0BC21F8EEF15A3F840C0B4069B61F02AAA1B7AD4625E203BFDC1E342E47C953582674DE2052A06C7C3BAA785A1B7A060B04E2368B2A250933798F5C6685440EC278C1C94FFD090502D28E5774D3C279A55B2AF0BC7A472D9D1523E68534E074D3DA0925F24F039C0AB0EA1ED57240858E7FAE07C04AC8B2855683A409CBBFE0B1F9F0CB94898B9D7D630D7CFCDA61ECBD1564F4F99AE7DD1630014758FC289316B89FB72697D1CEC08F4E7226FB13882E3AFFE0691ABF2F4207E2D0736C0A00711177BE43AD7472A5D26CDA949F5C67719FCA53B",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a314_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a314_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a314_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y36_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a298\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "E344F9063F7E16A53FAF7BEB622F7155568D96BFD6B3CA30816681A19722F606937747D1984547D0331B6AFB61517BA642D18BC1D3AA5E8A81D08643D01C929B01DCEF071BEC1159C773612D9E91AD6308585CCD78C851B3CF240A3E337C0F8482B7B4D7DA7B8AF5F82907D48357D4832312D0AB127CD1B5B3E77B0CC5214EF14AA599ADE52CBFBF7E95013B3C34519A0D8B49AEAE74781D725D6E219C9F0E7EB2FE0284C0AEB5A2EC587DC67F6DFC3570A3DDF40AEE04CFD73CAF56A278CE010B6B2F3ECA5D5AB71BF458B0D110D4B114ECCD102619876C867D0F1BA5A9ADD691C2718337F6DF0C8696EF7117C440CE2A2029F2EDAB92E67995EC07E5B7A02E",
	mem_init2 => "65F666014DC7E30FDB13D1753B5AACFEC3930C17E6404F9771145453B5A50FFAD878CF2924B6FC9BE0E8F31FEDB1A1B75D615E8B3456F16E93C17895A122F5B2B75945AB93CF57655C065BFC03597BD7EDF1B4FD7963F6647B9805D7F5C8E89BCC6F655074A6BE816D808D2132D041FF63889BD1E4D7DCBCF0A2B9273CBD05B3A2CE66F617A6A496E77A0531A664C4EF16BB63FD40AADD7A24C64472FBE9A3AF799C8CEEE291E6973FA4279CB7835E6CD4EB40C0081270485F9A1C79875354BC496DD60022F0FD572412A79E9C4A2B4B7110184224BEE4F92311BF0ED0F1726A5C9D50FC5C1F320C0D05367851F311E4B38E360FA5EEBC858E16C8936210D18D",
	mem_init1 => "90BA365091BC1A13292C5DAE58E742A74026BAC8A4DDEF371E02354CE754788DB006EC163F0FAF78B9F6996F7F51741D0B0D59158BB8A9F20E44BEE3BACE8AEA7A05BD35277341FB5887AD497016BE7D3A78C0BF964FEB0654E4222FCF8C8A4E270CD0D322202A2107175F24CFCF21B549F4FB53EBD74E72E4078208FCFC018130917CFEE26CD69E27C42CA6D344260B46070371C3E1EA7AEBE04A3F5AB1CFEF37DE3C342ABD424F8A9DCA850E13A12E038BB53C42FD996037A337A547ED5615E8BAE0B52BC15DF68738EAFC810E406E721EF586640B3C2E400840C7A28C89C019F064D6DB1E0DC7ABE5BB5964C63F73C1FDCCCC94D6049ACA11A9D316C63F60",
	mem_init0 => "1F0AB492592AFE1AD4A1512B2B995AE309D818E4D371D5488B249836EBAEAC7DC5256BBAFB1193583086C7EEA3F098BFBD76F241D475E11CEC2C27E139E17ED9D8389E4CB7D0509EA5F086AFC80DF69966B209F5992C6F23E8DDAB25F2B772351781A7BABD07E1D4071F136A855324A4A89716EA8278292911160A1FC86CECF1BF6EF4AEFC93001FF16B28EEBBF788D7B43B2E7F3AFC545512FE58A82F9BA9C483207B06680E28E34A065982126C32247864E2079FF376602F384931B2BF3CECC191834A0AA1DCE6AD6DEFE77F09A8AA48B3FD79F98387A20B70E9BD689B21FCCA2C356AE75AD01D74778CAE8B601DB43ED6413D62C2AF572BC3E61C04899572",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a298_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a298_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a298_PORTADATAOUT_bus\);

-- Location: MLABCELL_X34_Y37_N30
\aud_mono~91\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~91_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a314~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a298~portadataout\ & ( 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a266~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a282~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a314~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a298~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a266~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a282~portadataout\ & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)))) ) ) ) # ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a314~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a298~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a266~portadataout\ & !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a282~portadataout\))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a314~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a298~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a266~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a282~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100000000000110110101010100011011101010100001101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a282~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a266~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a314~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a298~portadataout\,
	combout => \aud_mono~91_combout\);

-- Location: MLABCELL_X34_Y37_N12
\aud_mono~94\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~94_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w10_n7_mux_dataout~0_combout\ & ( \aud_mono~91_combout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & 
-- (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2))) # (\aud_mono~92_combout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & (((\aud_mono~93_combout\) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2))))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w10_n7_mux_dataout~0_combout\ & ( \aud_mono~91_combout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2))) # (\aud_mono~92_combout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & 
-- (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & \aud_mono~93_combout\)))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w10_n7_mux_dataout~0_combout\ & ( !\aud_mono~91_combout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & (\aud_mono~92_combout\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & 
-- (((\aud_mono~93_combout\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2))))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w10_n7_mux_dataout~0_combout\ & ( !\aud_mono~91_combout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & (\aud_mono~92_combout\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & 
-- (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & \aud_mono~93_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110100000001110011011111000100111101001100011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_aud_mono~92_combout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(3),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	datad => \ALT_INV_aud_mono~93_combout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w10_n7_mux_dataout~0_combout\,
	dataf => \ALT_INV_aud_mono~91_combout\,
	combout => \aud_mono~94_combout\);

-- Location: M10K_X14_Y38_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a170\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "A647BBF4F43A2724125088B47A1017718EC2656C3D23F0E023C4815D0F00CABCCDD03FF03CB432CE01B0D265B80E4FE507EFB1C92343CFF1524EBDD98E03CD07C164DF500C34FF90D3F31FF9BBB77782B202B53E602538B776D915F7BD0022302A9E8F744594D00821A94C157BF50C186703A1ED2308C1601D4399187D176EA2D090645083C0E0B6F5A170E30BE84D33458851702D7AEBCE17F827CE3B02004E7AB307F4A40DB6BFA905136B5A14276053E1DEBDDA6095227458B80665C8AC7611562F87407568F7CED2B6A341CB7D109E9165F891350F396727157776196CD236682F982A6D9131C407E70E270F4196902167694B97E38BE863330322085CA5",
	mem_init2 => "80C40E76887259EEF3B1BE16A34E86084A896E5C9E52401307CCD25D1E6887D3E05D82D5B24C8C14BAABD75030F70F5CF3F0E1897BA404884B105F996B9B96FE2D55194C7079995268846579D23181A813B905765F749F872E9D4C8A48D673DDC214FDBCE15769BDAC1CCD865C33C8FD0A486690A87274E84585FC3D6DA5280E5B4ED7FC46D4A228A925DF56429040A8F21CC1592374462496B9F36364DE7D0A12DF3E2DB848A5C8515C4A69864B072440CF4C16B762971D7431A0346B5ADCA9D0F7F4469D70D0A4C2ABFF8FF195828097D174DB0ED5C89AB006F7EBC1EAF43FE26A922B2DE698D81FEB6E9BF849B70FC3CF2A0DE00B7717517B26902EF450DA",
	mem_init1 => "30C7DF17EE23C5307CCEF3E10A2E9CC52C44B5FBC4AFE053EC806F0D4B1928468DA35F3370476764F7D33C545A0A3209C920AB6863E57974D97EFA5CF8E50A1DDC8E27547F82F1314A0C8361C239F9EC2BEC8421026EBB865F87DBD8EBB09CF75E57060D683F4D1D706456CDC5FA759FE2815282292035C2372B3B97921E6E405D04415D06766E77D44F93CB7E8080B4A3E943DDB9F1453948D331D821ED82A7DB95FEE26BF5065C06A323C36193994B8F99E075AFCA81FD5B90B56A91A6C7040DED0D3EC3BD4428A28356F488FD96492821BA26F90107B34C9186E6C46C969FBF066EA839CC450F88BC7274B349BC89A6D4BDDE1E9EEF0BD49B1A2562718FC8",
	mem_init0 => "91F27C04755AA31AA98618D5646B9EC4C008878FB1A6EA85B10C5F41200817D93D2935037456B06BAB891F4C6D5224E7760C5F1AF20C879C2A3F9312078524D622A8BF7DEE1CFB2775D00A634D7B4B4AB249485524618B8CF6028EB6368855AB4D7251EB82BA143A3BE554CE99724EE8CED242FA17F2E935ED068E6D3991EA61E0E16015DFB756BDC11321D6596645EE5825A3B3492384749DE5531E2BEA09965DE9D94F68FD0F3CED7CAB7A2E4E234CAF3D957FB7FBC4347960B3F7C6B71EB9642AA22EAA1FC78E2344C33A80650AB2DE001F0980625A44D53388866C164DA6CFCB03D84F55F2DA59806C70499A3176D8D7091E31EC05D4CB06A5C8D91625B3",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a170_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a170_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a170_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y27_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a154\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FE721C680F26442B12D55408D1CAC42A96CB2A4515A176B9A1AC4A38A5AC8D4676B2504363628396F009F85ECB09DE757D6436EC1844D7650F28BC25D6B3E0D32494BAE093C92FAAFF4B8B2CA24E1DFD3CAED0413F8285E9CA7AF5A1EB4685608EA3B38FA3D1BCC5153A528F6F9A98D09A48F4503D4C842348E03B4D80289A6434DA4E0DB84DEB01BA523ADD378C0DD5A32410DFE141C8EA1AC2198BCCE114B534DE70C35B065E12C31A79D2DE8D000499D7DB486214A6C3FC303C4DB0AAF2E4DE2248632995C80CEC38E56921348E6F087A5D67E717988686AE637590E5CF4A505072260BF25656B6E6161520FC69C2D7785F956B5AB1ECBBAD6C384B395CB0",
	mem_init2 => "68CBD132B333BFE37AB1D03B9EC63AA2FECEB8A09801BB7653CF14AF2DAC2925B1CE250072F1A937D133EF738E7D8E0B44F2104C089D1F03EB8DBCA8F6C0380FF3E1BB7AF9521C7B50E4900B9AB2663D3A578EE33DB1853BF153A98EAF115579BEFDDD4893CC71E7964A5EEDF63A24B28F20D4666BBA7000DDC95AE150D32DF42BB23827ADDF0A59D1659450788B50ACE8C5A1B583227699183FD35B714F921A56060AA37D9F6CD1BE9CD5D3487240DF0E5511182679608A442627E20651C40DD2A3FA3EB51AB74AE4F979FACD152BBC636729E8F7A445097B2593F040A89A4B75C7F402BB90939470618E059B067476EC359B8FC81E7C23589551FD319B7438",
	mem_init1 => "D725A3C4812EEB9F1715F75A7E7FCFFE55B6A9860EDF72FA8D2BE3664DA7BB92F54AB1E379E0C79CEF594AA493FEE5173CBA9B6C40AFBAF936F7A4706B85AE083256A5E95879FF6FAFDD9FF042FFEFD405990ACE3CA452375255373133F499314E05F3A28B99AF0DFDB940E9B7E86B5DF62ED8F513E49BA519020B5FA516F4B5BD4E8579876FFB2EBE2EB06CC14B7C4659BEB69CF42E2BEEB20AA6194BD5FADEEA24D8A5F36C1482E9F39F7BB67D880552B451790808F9A2E9D7EB9529A9E2C543CA01DE1C6364A5B064A9A3C044F4B1607AD216111C9A40B3EFA2DDCD41CFF1E06F48B34833186589C17AF8E35F29B8C7D6D7FB8883FE0E8AC55DA058208CDF",
	mem_init0 => "DDBC05FF7E02CA7F4C6C26D82AC7AD2FFBD9F329B4DC94BFEE2ACAC01350B488CA4240FD1B1728FCCE4A5C2EBCE8232E408646DF3216772F97358BE223809E8925621B314F4599E9AFA86215E6A47EF5B296D728F36B83823B8C303A8EB3F31D468E5334678538E86A754E857C793190C57633E4D5DAFB68FFADE4EB1EB0E2155B27398DF52CCFE2F1BE448C30493A10D3E6E33D765CBD0B20E7393836A90DCEDF2F057DD3ED01DCC532174F4CFDB986617D474B4F2880EEC2EFBC49EF5BFB2DE1103C4B385E84088661CCECFB26E5ECE060D36F52541AF48502A1BD3D836544AC3F9B78F6CA79B7400322D642D6B7451E837CF61166B22397082CDD7873730E",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a154_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a154_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a154_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y31_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a186\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "D0BC78B9414336767A5451ED2C2B0758A1FBD13577C267BAF5E4606D6414C4A91B8D673299438A80E52FC73629F7D5B269311796ABCE8107C213203F3E7DD986D1230403F84E96D759EF540EBE3C1506F51FE5028C0AD91EA30F3B52A193EB9CC09B04C2AAF0E11F60FD744DA216751E1016F5DFB6E28358341EC921A6E4BE327AE3F1E5E6A7AA9A8C7F6F339E9A17AE99F435CDF067C565A53578BEFAB8AC224886931A83966866D76CED58A3FACA50C9399613ED6D4616AE04AAB918F82040535549119043E2E648B9F0B42546125E74C7F467904CD2E7FD885FD1E236A89B9C818F892529713C3C9BC08ABF6A402C2DB9DE44866BD409DDBF01D7A524ACE6",
	mem_init2 => "918B33898ED9D0E105A1005138B7DFC4BB3CEA7F3CE0FCB24747CF301100F3C716B65532E93BAEB6943A676EAC74D30C32A1AA194ABF03B4F55381B65785CA7CAEA6DA8BEA77FF0C0F1F3652D1AB58C5DF036D9586D726578F9C3F195F9D0D8F5B5A1B30DD89F8011161D98FB86CDBC4EF053A2BBFC33267257FA8F3399251834F02F7FDDA9B686F12CF1AE63AFFE157D05844CB08381DE7C726CC9C021C66DC48CCAEC08DC38FFD87E649DFBB07F8FC0D73385C67FE0D369E609CEFF1EF1C3980CCFF38FFC429E4F3F43D72581DA39730667261FB3D5C66787644F59D1FC3C3830CF7971E64018BCFE001CE533319BD9022614727CD05648B5560EB9FEE2C23",
	mem_init1 => "27F0B738C7303188E0E1B5D713663519827C1F063FDF0DE633038C6933513038C70164C62E9B014071C2C6676EFF718013939A958027300B68CEA24F6E0E8D8273A997D319FCCF4C2DDA1CDE7CB798F6D273CB3F04E90B5E9DF0F07E7201A0317D3C539F0FEC1070CC061C77FBCC0CCDE8EE33E29C92667040F7219B71C71FFFE3C67D873F781F81C7B199C01FF01DC3CCF19C1E077FE61B33C7F8007FF7F3907079FCC03E06E079E0FFE0E3E31B8F0DC7C00F1F64FE73FFF00CF42100C4F03FFF1FC4C1E1ACFFC180781E0E60FFC6611835D9D78FBFE0EF1901841800EFF319039DCFFF860188678639803F3878C46313E30180C013FF28D84496170E0D0F04",
	mem_init0 => "CE7160DCFE1D63F13F8E00C0018FD8E39F80F2F6590DE667F373C114033A71F1C0670790F30799FCFCE563379C7F7A0806F3C038FCE1279E1E060FE61DB1FAA986E1BB8D3FF07381B23A1DCCCCE0E07399617D07FECDFF1FE00E064D7C3DC1F0C1C00F0BDFD09F8D183FBD82713FEA57B873BD6FFBC0BF5EEBE98FEDCFF3E78F94791019C90F040E1BC0B1F485FE1848E7971D0BE33A0EBB03DDCF7C22CC0F4B36F3E93C881A21663F409D2A0ED932DC341F37764E8C2CFA4D4F7F73A32E5865F3903659B04B978477EC019F4CD9D9746C2F59DB319BC1BCFE86E01174B11110C8C944E6B394A5010FC5D1F3313A7F9F30764F717C289CC3C5B15983F03C63D7",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a186_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a186_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a186_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y31_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a138\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "9D5864EBD8D6F7313B4DE4AEDF76E784A4B663E81391BBEEA66447C6A8879AC677B77A432AB5A35F829216581240E9039C396AD62F2CA8C9338C770D041B0EA07D33E6F664046948C6AC53D2220CEC8A9FDBA6A7C89246054F6B005AF756D93E1989770F1D1A15A53A0B0FF9B20DCCEB59B1B367B507A9C5898CAC8F14C6C3DDFEBF6B2170992FAF901C1768184737C3E189631661263089A5196C8D20CB660C9FE914FA9F5F51F3409D57460551AA290FEDC37569B6998FDEFDF57D1DED4F78513EDB61E0B6E9138E0862DC1F27CD86FC31675A6002234AD2762EFEF77B3E4DE7EBF8586FDAE1DB85FF8F2D9BD94D806EA7C5E91E90EB61686BCC11DA7F0F46",
	mem_init2 => "F9F6DC89345FE482B86CCB0373CC8FE09BE411B0C99EABD462AE357464A5A15A489E52890F4F824B7BCD08E3AF8997624D6169288C6D5D2BF067D5097854B03829CD0F161F46705A19B9D5E57109CCB59C92ECBF4AFC95A1A2B6DEE2A06F87D304F8D863CB0810D8F68547F650D0A4A3C4915BD22CAB0F0A96DA8EE471AD97F28F9D43FE28445FA1DE42597BDDDF425745D767594CB10A9FF292659FB51D0027D6424FE44A6B27E7ED091939E5888A181B74662FF31E66FB2623561F8BB5E0E49F4AB25615074B636283E0517682D4757D4754F516F6A933FC819A742B4F452C253311086CCE34C239B72D4E8F4FD92677463A4545E70AA8037C587B6A87670C",
	mem_init1 => "5D9B9761D3A8EC6C9BC0B35BCA93A337EF829AE02B7483A0949932BCE511D604801D23977DCDCE0B4C5B0C5C7B8E6BD6DB1BFE843B202804917A3154E5D6BA335C14AEA8E40A901AE9AC4C12A30CD89C3AC5DFDE8D0CB68EAED8FF6953F7AE62B4DD834D1DC43052D1B5A614CEF4A5888F6A39B2E246E316FFD472CB5257DA61B407544C51F2C9C331F169BD02EA2B89D91C36DBEDAA5AE8AB4CF977BB1AE2E73DDD7C56BC4869EAEFE5D8ECB63FF88618311801E0E53B75E3474F98C3661EA3C86AB0161D9806C3A973A1D193B1ADFD3CEF8A81E76B04EDE45A57401212A2385928C9AA8FED1AEF69F4A0952FEB7AEBF01B9A61980D03242FF44647C10F648B",
	mem_init0 => "5A5CAC325A4172B023FD5D3F972C7448104A1A0084FD49147CCF5C30FCBD766F321004CCECFBF0D6C7C464FD4215D8A162BAEEA59E25C07C8731CFB4614F2C4FC04FA204399BA54A3261C285A49A10181A7337A73597F12435338F5F4EB313FA3291AFAF3A4A4218B0A12DA528C97AF86BE531E0D02B5E2AC63BE9539D0764C3C9BACDF0E16656C1778F9136852C20C7437A6055DFCBA597768768D95C34E36E9FA54355CAB56905C2E64B70A4EAE898095D15AA2E3E0880952C2B26A600EBAC7A3A9191D65D8AB2AE102964AB7F9D6A41C98297E15951FB7EDA2EEF7AD530C484E24B2E1DD36C9525A9FDED8F2E210FC6A99A505F15F43B8477DABC558D63F0",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a138_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a138_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a138_PORTADATAOUT_bus\);

-- Location: LABCELL_X33_Y31_N0
\aud_mono~95\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~95_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a186~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a138~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a154~portadataout\)))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a170~portadataout\))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a186~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a138~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a154~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a170~portadataout\ & (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a186~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a138~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a154~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a170~portadataout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a186~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a138~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a154~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a170~portadataout\ & 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100000100110001111111010000110111001101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a170~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a154~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a186~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a138~portadataout\,
	combout => \aud_mono~95_combout\);

-- Location: M10K_X69_Y21_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "C641FC1CD81A06803F839E2338CD71CD0F8700008F1FE1B0FCF380076D034F80E0BFE30A704E8025E47E793DD03E38E9C599CE1E30703F38F0BB1E3CC00F3E098E4FDF07F19C018EDEC44FFD6CC0B2C01A5E6DF58F634FF780FE7FE0801C0103FFC821FCF60061F0FFA2398D80121FFE7C700118381FCF8D902C37819FC0007E0E5B0CBF0CF786031DF3C1C38C6603625FE9FFF00E1FC7B1FBE603B0CE0DE71CC01F9ECFE5B6C64FC706FF870300300641F31DB13999C007C0004F93FB3C03C3866131F33C3C1F9C0D84C798FF9BF3F79E7FDF1C0E7E3833C301E0EDC27F3431C23F1C1C00780FFF00F01E988EB3C378061FFFF07E8791FC1C606FEC07803FF0",
	mem_init2 => "40C034113CCFFC63F8070388FE7033F381BC1007841F918C9FD63318C0700FF07FBE03018C50358F9FCCF3FC6783133CDEF8F004F137FC007D800478B465E77FE7F78010300F0CE05818E5E678983301E7F4C31BCFF238440FC03F2C0007FD30540EE3878F83F80EE2139F0639C77E463E00F73E0FFEF1D7F5FD993FF1F819C3E63CE70319CCC730FE0FC78CFA0737CBF903EF801FF0F80DFA7FAF98DC7E405D9EFE1DC77D0FE139D99918019BFCCFE3E35FD67E3FDF807C1F93CCF0B00F47E67D8E3C3E3033F0187F5FBC0FBF84FE483F80318C107B987BEC36DFC04E0FFC1F81D1E93E9F006F81CFC3127AB077A76E6181016FD676C62E309216C873387F6F",
	mem_init1 => "81F3E509B838FDF940E07F09B7FD701FBC2D4F74058F38319F1E718FC8418746E78687FDC0067D05F718E1F9F93ED838E7C6078FE3F0CDFF6607FEFFB1FF3381A60C1001E3A70B8CC1B9C000FC83E33FB60780078FC703F03FF9F187CF66C6C661DF000C3BF1E6187E31E60030879E7333FEBF91FCF3980F88F0E38E01FFFECC267CFC7CCF8800D81641AE07E78F3E7861810087060330940C93F23CC4601831FF9CF98278008704E7E4DE4AF2C03302781C06039E191FFFF9A2C939E3F71EE003604B129B0FB80EBC3E1E0606341CEC81481ABFC84039F8418CFE40C733F8633C1999BBB751F6009BD9C84200861CFCFF9C768BB7C7FB9C3BF8ED83A6D34004",
	mem_init0 => "0024C30E01830001E61365A235783187CC91311C98C1812E0F89F0CE9CE6DD34CF03666618F93CD9B9EC73FF360EBC0FFCC187C5B782CFB5BFD0C77C1FFC3CCC1BFFFFCE71FF27A2B3906DE40E6712018FC67844E209C8C57159381D9F4C6C1BF377E32CF9FFAC0B400327CF8FBEE3CD40EA0EC0067F73FCC3C0F873705015811D199E6393CFFF61A40737E5FE70ECA4E315FAA33F0B6693814C8F2E497E277EA3967FE8CC0EE0C5DB4AC1087E8C0B0C78270F39EF83BEE08B3637F71CD8F17DE2C4A768F00001634311EC373903FF1B8A743DEF099CE8E033DEB02E0F01FF703839EF1404987738CC3C067CCF27487F38FF4CD3E0B7FF007818638AE0403806",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y24_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "D2294E8BF4E95901CCE42519137CE919CE559E3D815EEC26B68B5294BC145950350B613A8BC0BC7F9393747A168BABC727DC09B31799C3405920C8018194CCEF4AF92134735E3F7B81D30C80B02FABCE0674E47E9047E9E4B9BC341B5A74E881B8D311AF9633DAF83C649222E84A896D9536F99FB3D7090BE92CEE46AC3D84565CBCB6F6A1D6164842793C58B05A6A8F9F179B2F02C79EDCD6645D023D66531D6EF7FCD826E884D0EE43F1625BD6C2AEA03ABF5FB57D7DCD684ADA94B4FE7B85FD957A97BE56D8CCA1BD6621B0FC244197B01857C774081431151490B2DEF7561C17322D15B342F1573115F92952089924F6EA382246A0AC96FA7DDEAA900F8A",
	mem_init2 => "D0450BF2DEC569394A13C86D26E6C46C2841412DE64CD2675A55580680B33BC08243618F02C64C298BD01E7600801FB9B2F9E16F8CAD359E93C75FB34EE6815B3E164CF276EF517DF5D0F9B7496C4B81F2CA6269E42154C5C005D2E67D056C79AA342E87E957007E9F45EBA051A47CA26F538D571EF40D1EA542E4DCA42E6A5E57A80B7E99D329F8350177FFD2BA0B929EC458182F088D2267A0C0A2CA6F4D40D7572349D9C8231BF34B1F00C2E05A9B8C0C06C824302686F0D89247F378DA6DCB286E52CF022B0C11960DE7EA6173BA01000F7FF06C3747E3CE34F98A1BCFBC70503777823C81F60147AEA040FAE7FCD762E79A4C9C1A1F42B43865C2A2EE92",
	mem_init1 => "7451CCEA053BCE12FCAF92DD17EE7CB4E7B2A597B75884DF4CDBB8838BA77E7398A5BA4086B9FB8ABB35D01DA4F86327CD2AF3A25CFAD0E22A00521D414A8E091102186D0CCED662EB1780752B836C3777020EB6B9AB4CBA32625D56A00994C54BD6EB5D97DEDA58416D596EDEA98D7B8CFCD1B0E3984FCC7E62C81E1919F87CF9040CC170FB21B90AE5575A33A7207390633E60BF1E3D923E50351C3CC9BFA7FF2F0FC87EBDE63043F833412407CB4986881E3C0018DDF63B9ED0E1BE63D3F43A676062B0AC08326A11E3CF0438B564233B8B1723AF1E9DCB829698F7DFC67699019FEE1FD838009E6AB2C0CF2F0673C1A1B0DF1F03846197F2E016673FE19B",
	mem_init0 => "C06FF09D006001C1A0AE4C7CC7CAF6B9BA7FFC33F27A2264538A3DAE1374063F383FD0AC995089E3AAFB3A3FE9B90D663F63FC4F5EBE67C09C3337CC621E8C06C2CF3D12B337B8C0CAFCACB6669F0363B7F3F2A27919CC1E784C140D6BA0CF70233C7E6F868DF2E583237EB22B6CEFC736E6EF3E9ED3EDB26330507566EE24DEFFDC07E6D978E1FE81FEE70E63C7013FE1C13336F00E67FC000129FF3FE60000F986671E0C1878F82258671E6063872F5CF1E37981EFF4ED8D9FC73C7064F53C066E183C0F398FBFF907E0C1AF2DFF3E03FF9EEC530CC3803F301098C0033181E7C1F961C40FF01FC0D6E1018201FC000E71FE793F00C197D5EF61F1C471E369",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y23_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "D98D250D339C3FA0DB349F11E3DA60D1CA79BCABF5C7C25541B052AA76CF849256C14AA3BD7189B9374F899ED8B2C0CFEF16975587E299A10DCD9BAFD2D4771BAAFA0E93B7A4DBFD4651141A9F2913EEF31A5E631F06A1F143B61E35B11B2E570501204619CD4765EF180E3A99A1490CD8343041982B169F8FED13C103C146B6A7FC0CC04F663EACC3C354414BE7A75ED311B58FBA13DC09C16B605EB8EA327C847173AC1528337A15846CF2B34997695FD84F3B208C711F6E61F4CA22043972C7AB036C8FA196A7C5B2C4BB903DFDD506C6AFF0ED80434CCA41C5E6DD2B6CAD818E9D5D3A70AE2E531162DA5A0334A29ACE0B47BB5D58D9D1D91C744122BED7",
	mem_init2 => "6FCC616723EE9C8238AF5D8499AB5E6006B1684BECE890D0467A08193B210099210635DFA68071909B0221D28EEA845F6153A3947400526E38B5A9AE3D5F74F905B707EFD1944EF191275B4588556D9069A0D2D970E01BEF64A611FB145C366B164C4BA2E187B6104B14F4CCFF014C8E12389958453A5FE980EC513B29022CE71E8BC78570BDE4A566A6139A75F1E65FBE51A7B7F9A1221587068E9F68385C202F115B93EF0F738E126F7D6E104955849262CD33B195EC02D881463C1DCF83478879017A3A382AA222504FE4158B3A864E7CA592C587211B701C73678131AC7A07C1993834D9EE64E21387E0D58E987F8D33C1612733F636C7E060C2626319CC",
	mem_init1 => "79DF9FC191FC18399817E0003FF208C38DFFF0059DE47F1DFC08400CFFFC7D3BE38EE618CC267AE2D10780178FCF29FC8778BC264C06FC40EFFC3618233066327D05FD93A00E190E867F0997C60C9E5F877979F80663E89F3EE2FF26366B9987C37BF8D85601E9D8239018CE425E6DAD910F6733ED507C16C0021122417738CEC113F06B6C9826509A017F1710F800D3E2059F758443F8671A608F656795E06EE807660877B5E19DA1CC0B37F8E16DEE3110D5CF7007F8E4407049DFE264F4406E7B4A664DFF57F8F13FBCCFC7ACC5BFC37316FCE8858D1F02CB7006F447C6438DBC8BE03FFA0F02E13D24F987540043FDA8F38CC16DBBFC445F7D093308E054",
	mem_init0 => "4BFE0BE3A9F1C6F623FE4FFCB8957F50474BACC0FE1DA5192161ECF95366D8C688EC38C49A81C481EB785E00F17ED65C20F8BA87D1BDC31648C9BE243FC45D49F7F36AD9E1AD2A67A0AA247254C765AA26D6D741A3F1F86417D74BBBFBC506AC5CABEDA9E99D5BC360C52207C6152094725F10C6A7A5A159338628CEB29D21672A1BFAA61F11017578A7F4AF23ACC4E9DAB6DAF93B9BB629D5CE7F568309BA7DC1FA58C2BA91346F32A2E0BE91ACC2749A2B5EC02CE5A00B642B83D8E17D2CB9768C5560677340AD0774316919C5C98FAB4A5B0938ED566FE63223D9A3B7F3B65E92C6D8DF43C9EE19CB132E0E3089F261EAE097D350A542F25DDA581087D9A7",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y21_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "AE3852578D665B68B821C0EB1962F0BECB1CE2C2F235E5479D2E49C1FCF719D28B9CEB858A9AD1FB41BD9383EF643AFA1F660795A5E1595EFEA86D444CA56C8FD4A000AC4399E95F89C8F2DA3FDFF1C423A3A5C7B789C50603DB87E6311320EFDEAD9A1AACA483C4A92442632EF3FFDB3D412849100982D866ED63A8328F91CDE4AF3D8E9E01C47A3E991398CB6835B824CF0D6B73C41A023410735740C6A5F9B3492464976DF2977792DE8C7CE5671B19D39118E265C34F37BC175BDF02BBC7CB7CAC79D06ECF65864528292041BE389E8EA13E58AB405E707B3C2C47D16515F82A91D005F473EEE6652DC4E6DCE21065336B68D660A8A2D813D3334E128885",
	mem_init2 => "C06BC42E81213908BE8826AE170AAE9A6504EEA552052015156CE627D34B3794D8F65DFA1852584DF5273609E25AE504C36016F8E6BD4423ABF6EDBF34AF2B89861E5741A52C23F3FF79611A184EEB430B0C77E50D344E4446E73AAA3EB12880E324EF8BC0FD1873373ED05458FFC694CF252C1DFCA46B51270AC8A780606AB16E540523B57EB28D8115CB968715B39AC3E3A85AE908A5052266A97BF9EE2FD58908CE7EDC4B96BF3142982B6E0D2A3A28BBD7AB0A5A7DBC6A017C59C2D801731B26B40C15439E38E5ADC99EE37F7C302DF89D5295489D41CAB1002F30AA5CA82C2467D8AACF9175833B0E60458B0234D14C4628F6F5EE6C2BB5371055F21B32",
	mem_init1 => "B42D93AF14377CF175604A8E57F331B40133EB1901EF9DCE3D702C2DCBD72DA5254472F30F090D2BD3CF982342787028E2C11093E968FD5E8F7FD3D91555BCC6CDD81B4E63F77FA81B1984857F06C22FBA72CD60F073864636728B9BDE229746620C2BF4C00BDE3A68A1DCA6CEC136D33B0D9336B6BBDCA69D6AACDC2916396634204B9DAAFC7C024DF5F85B96582A27260909E88027AF3C0E3C750DF58F090B35BD76344E837C5B7D1EBF99E4F77995A48D1826C27EA9716D9D67371237196FF1FBCF015AF59A59E7324214AE53EB7FC6AED4AFE67AF99F798DC0E1D3EF7D08A9F9D5A1574BC8112F7F9E0B1CF89542D26D0401BFCD2B63739B971D3197DA88",
	mem_init0 => "3A077EB8EC13B07EFCAE19B7D94F8CC3BF8C292F51284AC7C345DD86B1F407E9C941DCDFE9E5D572AD574F28AFED06A2B47A22D28375F9D4906AD02C66276B66934B7810A76C036F93774D207080D5C049243FA662971C776A21F5A1B058F7EA53DEF10C0D7EC9789870C5654256D9A97D63F6D896DC06EC7F50E9521D1AEB2F764F9A2C7148485F8240AF568FB4DB36AE62673ECC0A1CAB38FC0289571AE3DC097EC0BAE84E5DAF2FF701F9D8DFFC7515B639D1950C6F4DA7C0F52BE2CD29DCEEEDA62A5509832968E122FBEBFF4121076F6172620459050D5F185697D0A1115D6C6503571118D230A7716406445AD96A0C007354BA4FA4F064264B1CF484FA",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122_PORTADATAOUT_bus\);

-- Location: LABCELL_X43_Y25_N18
\aud_mono~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~97_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122~portadataout\ & ( 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90~portadataout\) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106~portadataout\))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90~portadataout\ & !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) ) ) ) 
-- # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106~portadataout\))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111001100000011000001010000010111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a74~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a90~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a106~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a122~portadataout\,
	combout => \aud_mono~97_combout\);

-- Location: M10K_X38_Y14_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "C0E53CE0C7F981F800081807F83FE79F2E19807638E01E7F8310C0F81FE3DF0C0FC1C79C600CE731E79BE300E0E03FFFF80001E071FC600471CC11DD998830703FF8180000FEFC3E780318E618640C701C3F0F0FF0007CFFFC770F818E79C01BFE70067F8C03E0001FFFFE0387C0C338C39DC339C13FF301E0000F07FF180780E33CC3E6C0CCFC9C19C0380E3FFFFE0007C0E18E71E660467ECC198019FF3C3FF00803E3F0FF1C6730663F6F3C83D9FFBC1F0001FFFFF80F0C278FE3BC673CC1C8FF9E1F0081F8127FE047C073F8C008E7BC0E1DDF870003FFE03F8003E079FC300C761C073FE781C040F7E01F8001B8F8FF1C073FCC308F9318E67C7FF0079F",
	mem_init2 => "018FFE0E1C0730E600C419C6383C1C78180FFCEFFC030F00CCF983BBCE6399F318C20C03FE00FFC101C0637CC01DFF73E230E6718FF9FB003FFE00FFF1F8C00C8398231CE380701C3CFC001F9FFFF07C700761CE01CFE1C060FC3C1FF0C0FFFF80183EE39FC7C6E7F8C01C7FCC0FF8F0FFFFE00C3FFF0FE68037F8E01C3FE3C7FE203FFE3F01E03E1F9E0FF3FE3E03C073FF00001FC0338F31C2EFEF00701E3FFE1FE3C03C7F9F89C7F8FE0703C7E7E3FE7803CFF9F81C7F1F80F0787FFE3F8700787E3C038FF1F81F070FFF87F8E0030FE3C079FE1E00E1F0FFF8FF1C00E1FC380F3FC3C01C1E1F1F1FF1C01C3F8700E7F8700183C3C0F3FF1E01C3F8701E3F",
	mem_init1 => "870030387FFE7FC3801C3F0F00C7F87FC70307E1E0FC380187F8FF983F0FE07C207FFC1F8380383F0F8183F07F078F07CDC1FC3C03C7F1E0187F07F0FCE03F8E1FE70038FF8F03E7F83C019FC3E0F1FE3E07CFE1E03CFE0F81E7F0FC387FC60479FF1803CFF0FC1E3E1F0307F8F81F9F83C1E1F83F87C007F0C0FC3F07E3FC3C3C007F9FFC01FFFC0F07FFFC0003FFE00000FFFFFFFC00003FFFF0003FFC00001FFFFFFFC00003FFFF8007FFE01E03FFFFFFF00000FFFFF801FFF800001FFFFFFF00001FFFFF0001FE000007FFFFFFF80003FFFFE0007FE00000FFFFFFFF80000FFFFE000FFC00000FFFFFFFF00001FFFFE0003F800003FFFFFFFF00003FFFF8",
	mem_init0 => "0001F800000FFFFFFFE00003FFFF80007E000001FFFFFFFC00007FFFF8000FFC00001FFFFFFFC00007FFFF8001FE0000007FFFFFFC0000FFFFF0001FC000000FFFFFFFE00003FFFF0003F0000001FFFFFFFC00007FDFE001FFF800003FFFFFFF000003FFFFC0FFF0000003FFFFFFF80003FFFFE001F00000007FFFFFFFC0000007FFC0300000001FFFFFFFF00000FFFFF00FFFF000003FFFFFFE00001FFFFF001C0C000003FFC1FFF00003FFFE000FC3E00000FFFFFFFC000003FFF81FF80000001FFFFFFFFC000003FFFFFF00000007FFFFFFFF8000007FFFFFF00003007FFFFFFFFC000003FFFFFE00003807FFFFFFFF0000007FFFFFF00001807FFFFFFFF0",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y18_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "460E00046323A0CC3EDF8E1E00F9E439FE87741FF3C1FC1187F861E1A567707F173FF0FCC0F47C0003E02B17F8FCFC07CDD037002CC0FFFBF99C9F0000DB82FB611B9927FC0D873BF023E305E4B6C761F813BF80F78365E1EF8FABA5F3C4C3117000F0C3CA23FF84CAF30338CC0E6806DF1EFF8731FFA7BF9E307C9E06C06641F81CC0F00FCFE07FF0FFFFE7C63000466301F3EEC1F1E0303801C603DF819C3FF0D867BFF87980F07FEFFC7FF87E0F9E7E0070398FF03703301FFE07381E0F0E0300C9FFFB841C3F30DFCFFFFDF9F08FE181E1C0FE03F00DF9FF0640CFF8F88601F8F70403FDE023F9E3F9030198FF80B19981F800E0FFCFF1F83FFFFFBE1B33",
	mem_init2 => "3FE1801FC0F3FF98387E27E7873C3FFF01FFFFFF07F1E1E7E33FCCC033DF07CC00FC00001F800030001A018C033F98F8E7FC7FF03C78007F1E38FE39F3C0077FF8C1C3FC9FC3E7F8007C003F0038E38E0F3BCCFF3CE0E3FFC798003C7B30FF03FC9FF04C0F3FF1F8C1CF83FC0FFC7E387E1CC063FFCF900071F801F807F33F80CE3F8FF1F9C7C787F01FE1FCCC739E7FFFCC301F070E7FF1FE3EF4E78F9FE001E00C001F03FF9FF87E67BE1203C3F8FEC1C3E00021FF87C63E01203C3873E70F0E39F87FE0F9C00039FFF0FF3CE0FC6707CC3C70DB9E0CFF001F873E000F1F7E78F3F99EE198780707F4FF8E1381C1800061F80C9FF1FE7F63F8C3F000E01E39",
	mem_init1 => "F8FFE03FBCFC0FE003800F1E07E1BCDC03003FC386003FFCC1CC7FC0C6663F7F80000727E383CFE7E00FF7E30019FFE07E7D8FC31F86001E0781C61FC1FC77981F000C7E3E780F8C612000003F8F0C0FFFFE0618FFE01B19F18600001E9FC7003D9FFE1FF3C078E7FE07F91A3F1CC37802007CC01879C3F0CC20400067F038FC7E73828E0000FE67F81E1F0047CE0E0332247CF87007FCEF33FE3E7FC3FFFF983F3FF03FE3CDF8C704F80001810380000FE1FF01E0F3871F83FC019F98FE37F1C01FE07FF10F9F38382600E7DC60FF3F98F8CFE001FCE03FFFBF00003E0C6E27E37FE0F000F80067F81FC0187001C018F9F1FFF00CF9CC1981C0003FFFFE003F",
	mem_init0 => "F980301803387387F8FC61E73F1C07E701E000C0700FF033FD9F8983878007F0030FF87FF081C3F304E7FF1FFFC039C67036018FFF80706000000C01C070E19899E4F1E1C238FE3FE7C77F03FFE0C1C1838F337E660E77800F0E0E3FE1E081FF8FE638CFE3FF00003038C1B3F70000F1FFF8000003FF80E07386DB8C3CE3C039F1FF9FCF07001F0787007C60E63E6CE7071F8C30E1FFCE0383C03E19FA7FCFFE0E01C0E706CFCC00007FF8C000100FFC3301CC727EF1830C03E7C7CE1C783001FC7F181FE7FEF3FA41180C7E7FFF0F387C1CFF03F18792FCF0E1FF0661C8733EC000000083000003FFF3B8058092330E7E7801CF0FF18071803FE78F5F811E38",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y17_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000FFFFFFE00003C07FFFFFFFE000001FFFFFFC0000F80FFFFFFFFF0F8001FFFFFF80003F81FFFFFFFFE000000FFC7FF80000003FFFFFFFF8000001FFFFFFC0000801FFFFFFFF8000003FFFFFF00000001FFFFFFFFFFF8007FFC3FC00001803FFFFFFFFFFE0007FE03FF80000007FFCFFFFFFFFF01FFFBFFE00000007FE01FFFFFFFE03FFF07FC00001C07F801FCFFFFF803FFE07F00000000FF807FFFFFFE007FF81FF80000780FC007F1FFFFE007FE01FFFE000781FF807FFFFFFE01FFF03FF8C003FC1FF007FFFFFFE03FFE01F800001F83FE01F80FFFF8007F003FFFE000F01FE00FFFFFFF001FFC3FFFFE003F00F000FFFFFFF803FF83FFFFE00FF800",
	mem_init2 => "001FC0FFFF803FF00FFFFC00FF01FC03F80FFFE0007801FFFFFC07F800040F81FFFE003FE07FFFFF80FF800001F01FFFE003FC03FFFFF81FF80C001E01FFFE003F801FFFFF80FF03C001E01FFFC001E003FFFFF81FF878003E07FFFC003E007FFFFF83FF800003C0380FC003801FFFFFF83FF80070780001F800F8003FFFFF83FF00020700001F04000003FFFFF83FE001F0E007CFE0807001FF007F879F007F8E00001E0000001FC1FFE0F1E007F1C00001E1E00001FC7FFE0E3C001E38000078FE00003E000FF1C3C00FE380000387000003E000FE381C00FE70000079F800003E001FE383C01FC70000071F000003E001FE707C03FC70000061F00000FC00",
	mem_init1 => "7FCE07803F8F00000E3F00001F800FF8C03803F0E00000E3E00000FC007FCC070C3F1C00001CFF80001F80001CC03807F9E00001C7E01807F000039C0700FF9E00001C7F00000F000039C0600FF1C000038FF00001E00003180C01FF0E000030783F907C0000730C6078F9C001F1C007F000F83C06310C03FE30000C787C00001E00007303807FE7800FC71FC00003C0000730700FFC7001F8E3FE00007800006E0601FF8E003F0C7F8001C780000660C03F38F007F0C7FC0038F000FCCC0C0F839C01FF8C7FC0078FE0071D81C0FCF3803FF18FFF81F1C003F9983C0F839FC1FF9C7F800E3E00003303C07FF3E0FFF31FFFC7F1C00FF9B07C1F871F81FF30FF",
	mem_init0 => "E0107C00002603C1FDC7C0FFE73FFF0F078003F26078079C1F00FC39FFC000FC001C4803031E1FC0000E701C000F801FE471E007E03FFF83C1FC3FFF800783318F1F0003C01E1C70F0007E07F871870FFE00FE3FFFC3FE0FFF001FFC71F0FF8003FFF8FF07E1FE07CFE7C7E01FC001FFE7FFE0781E3FFFFFF03800FFFC007FFFFE00000001FFF007FFFFF800000007FE001FFFFFC00000007FC000FFFFFF00000077FC0007FFFFF00000011FFE003FFFFF80000000FFF001FFFFFF00000003FF800FFFFFFC0000001FFE007FFFFFC0000000FFE001FFFFFF00000003FE000FFFFFF80000001FF0007FFFFF80000001FF8003FFFFFE0000000FFC000FFFFFF800",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y18_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "4F0600FCF8D1E809BE9F5263F7F8CE012747067CC13100380B7C399E3C59AA01063CFA3191FF7D0671BFC30B613E03230E8084233FA96E067CF18CE3A13FA307F9F80F032FE0B1B3BE0CC067FFAE70F80FC406E47260666EB3383BC320C067039C071F90DFD1F60F9C200C81C899E26FDF8E70FBE0AFC7CCF0F663FF391A7E8460F7006E27F37EF7CFC01F001C319BBEECFD3F47FC0EF383C6487008DFE601734E0380F33E03839079323E00B1C093FB843CF0198F82FFDDE032708502827DDF410F6000109041E0E2E36616FB8619C71CDE0F83F264FF9633D990FFF9E7FE7B1E83C4990001180C61D0F64300405C20EFBB1F88FC7F0307F847C65104B0F013",
	mem_init2 => "1F23801B87AFCC7019201E58DE6FC703EC739E4DCDFD9BD278472FFE73D033300CD0072FF7202F7323CBE2D8FF87E3F3F828F402100A7EF704A7E58986286C998F87C90E8427F185F1D869821400030E786317831B96D3A8C1861ECC337FCF78020771193BFD83F0CE730EC3DFDAD3A006B1F241382708C7FFCFBF1FFF003000805FF3703183BC4FE000EFF67C0F3E50E0F87C38E7A7F91E3078F61E0FFFE0F03EBB9187C0CEE7702E222670DF30C0E6E03FCDBFF1FF0999F7183214B88F0870663C901EF427CE13A6FC0C60B1DFADE007BFC1BC869F6DC0218F89C797FE4CC8C00DC77FF9C7CC030801C0D0039737E9AA7830F5800FE3ADF38279C07F29FA43",
	mem_init1 => "FFF66C780FCD0708FCE0077A234F09C2EE71FB391F090626FE7BFBD9E08563C31FF1AF3F2440E0C17FB8B0683B904CC3FC0F83826663E3C376C0382F8C780BC1C45D9CF7E2F6394409B166879C0038FE3E3F10CCEB3B4BBA848303E338FC6087C1F98DC3837FD3CFC3819E7C3B0F99F0B7FCF3703E87F781C7E0379EFF6F75F9E6C1E0646321CC0306C630073264DFB73FE5E4183F0E41F1800F0798F201C5FF4F3C3C0FF601EE666666FFFC006063F1BE0001E05E36F198B3F7873867FC97EFC5077B07FE00631C60E67C30371FFE7030700F1F8011F8E1D7FC803E0200FE10E78F1FE7CFC099C3C7EC1EF83C79038FC7C3BC0000F7F9F33A1D90345C3C4702",
	mem_init0 => "1EF9F319E381E37FF4FEC1801F0180303306CFF66FF0007E0F833E6F979EEFC3F30F1E6DE7E07C6C3C6C01FE03000FFFFA7D01D8189327FFC3C7FC23FCC0380FC1FE7844C3003F8F0F1C6D93803187A0FFE1C30CFCF8004643BF8E01E083CC00679033F807F81FF01FFFFDE60347D946C3803F8FF861FB1E70EC7FF38FD9C7003E7E0D3CD86C786E7FE1FF030CC9F80000C9F27F1C020607382086DE67FFC7F0C3CC3FFFC01C198CB59B0F87831FC033E7018F807F86F3A71C1A07F3F9FB41B3E280673FC004D847E000784F120EC0B3F8760E0E6D313FFE30870E383D82026D8E1E2968FCBE64F006719011BE001C3CF97DFF043E65F32CCDC1CB1B1FFFFD20",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58_PORTADATAOUT_bus\);

-- Location: LABCELL_X40_Y18_N30
\aud_mono~98\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~98_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42~portadataout\)))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26~portadataout\))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42~portadataout\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26~portadataout\))) ) ) ) # ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26~portadataout\ & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42~portadataout\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26~portadataout\ & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001100110111010000110000010001001111111101110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a26~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a42~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a10~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a58~portadataout\,
	combout => \aud_mono~98_combout\);

-- Location: M10K_X41_Y27_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a202\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "F8ADE7B900E75F99F90DFD5128EB5B97DFB63583E9E82A4B22B6F087A7015B10C9135BFA3B478BABA13B83620B5DFB01FAAAE85A22F1839B3C12AC26FB15A24D0C4B3FA6A7D435A62409A9579EBB97392107F78BC88758A061F47A6220FF94652224B85DFEEBA0013E5CC05D68EFA867CE9D434F52BBDB76EBB9BD5DC6BEA0C0D45F6DCBAF89B711C0CB4F95169756BD10720162E4DFF2F59569E72E60562A7180294F64BF4D49765228A24CA1D9462B229866C86862588664DF157B676BC3C58A7F53764A22E4453FC843180CE75BE8D050CFE27BC744B01D572282DB667D66CBB4EEA5BCF52913351AFAAA6E8C8E6F71F0F4E6B98D4CD2DBF7895F6F4DBCBD",
	mem_init2 => "FC6ED9D9A033AE80F65FFC07B728618C19CB916D7578AF34742FB3C917B096C160A08C818CB9797EB4D751786A3FB50E701065CEE63962110A4B691081DD7DB3149073A8D3188824F03797381A7FAC26CA6C94808740C25F667F7437069E919CEF084B88768BAEBE49C5A50CB932E041180466832AB8DA5648A6179A8BCDDE35B109F3073869DCBF0E7FA95763B097794ABF1C9BF12525C36D66F42B713C778030EBE173D834ECCC8F8DDB7D30886573998D7C1458A13CA6CF19BA7AC2E8171EBD2ECFBF704C6A231F34E40497E79F564F68463E422AF9341F6E3FC8C84E9FDF1AEE841BC97F1D16E23A4FF099F4D22A920947768E37EF7D6B62F411811092B1",
	mem_init1 => "3512F8965B58B4EC85D2AF23C1F5040C1756B6EDE2E17C9157302F1753E88BC12237D686DE8EEE6BB4232BC9D3C5677708DCAE3D5ABEEA19C4D703B119A2A58579F0E52A641728A865A82D20D3C7ED8843843AF27BDED0F430A8AD9E316C001467D073A47B0C90942422B5E0A076140C652A95C1A8C2D9B47D05106C5A2F73AC274A50735AFE61BA88ABE498C423187BB4D7706E9FA59ACA32597676B54CFD5095E14CBFB95C6A47E484B91C3F1E20D2024BA3EA6F0C306ECB22A073549779A4635FDDE8E054604F532B8EC1E9047F4D43BCAB0D971E552555F64345D2C96110F3E43EABF9518F5C3F3310E8EBFF1302ED73D9AF15FD5E7C54B7731E1C418366",
	mem_init0 => "E998FAB1F10E4F286A8EEE8399C1D98172B93C87C31E277BDF676852785C8161A8654B051EAA718CB2CDAF8AE24D941F1D897A6A5B125158AC2C06ECFD43DDB727DA46FD0F1E32ED8D06C8BDB914E9E35E59A58BF03417B94E432A8240B02D6C3EA6B505A21219C306F71A9738067501B26A0CFFBF853FA6572FF36175BC69B85494FFDCF0539E039A33D29EBD9C3A46D3DA129BCA44CAA0664951307FC46778CBA43DFC636E40EBAEEA074E394861F147005B1DF3CE399E1B2C11CFC36D3BFCB38BD7AB5B3E4EFDC085FBB16E1198D330611FD02254801CC782ED52DF9CEF555F60F89DB6650DF650D972F8663A92C5EB9C3E3A79E7D86D0AC9F4156EC81C98",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a202_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a202_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a202_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y29_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a234\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "5D309BAE56CB0939031ECAED4188C2E88AFBDF0ECD4B2F0C3CD8187DD388E205C3232278CDF75F2ACEC2E03F135430EA6DFE06444565496B12ABF52CC4E18B4F78D25A5907BFE9124D58DDA5DFDFA6F45DEB7AD6D5489D5B18B0AD752CCD462CD8AFDE69BC953477A9B94B3B8C05ECF3E67CD1227BD726ABDFE13E71A1C8DE9D17A074098CD621F748B3107391C480A7E40D984557F46ED6EDF1477E9E55D60CE51F03AFC3F72702CF73AE69AEAA86F56F7F71B79E07263B20F08C7AF35EF9CEDC226CFE08D2EE09FFB8C39CB6A80A2B48960660152F31074A00315392AB3FE61A371D763BD6F295C8E39CD83D2E4843635DE8D4707BA162ED3C2D2E7A3212D8",
	mem_init2 => "E72057615E25363FB1C5CB10AA4F9A68D90A2E7416392CCB7721A0F688E24ADFF3182BD260F47DFA9333F6353C0DCBCD2555F56890CC31A0F0988FBD437C89577D95A261824D387B011B16D76464F1B9DBFCEE6A4FADF67F53F377C9E8A63F4583B97750684439E5B00645EA87580879F9FFFAB426CE644316630B13EC3A22696737E70B787FF783DDC1D67C4B79A2ADC6EFA0D3CEDA4F0DC1F16AA54DFA68E5625A105F778727E90D388EB4DD437BDE8C9A02D6C9D0E4A757F24A08FAB25717F176B156D07582DCF1EC2463F386FA448D7C07586DBEB63F86A8B2DE94CDD6F74FD654FEFB5F05ED64DBCC0668054463F9DC0D5812B37DE57EEC3A0520FB786A",
	mem_init1 => "6F205EF1AAFD66784E361E11ED5041955E4BE58EAC6A32AB7F123586202383DBD87AD6659847C657CD31873CCA42DCAC85F240CE33D37D4F2556FD0A109A872EEA631C7CD73EABBDF1E1C80FD10AE75B8130FF5C5D26892F2A1A954E372589C6E7819A48D16F2CC2F1AA37884CA231910985DA07CCBE0475A0F44EE5DAE49CF4F45C1314E50697BD735632567B780C9DF363FF2CD01131A5E0FB015AC941B8939EE5CA01A967191C419D9396B6B325FDAE863CBE61F35A8AEF3CADD2DF47CBBD1E022F7625B601BB16F53D47376789BDF47B307E6B3A79E32726DDD3EBBAD1B28BD67E31196C61C114B51778E44629C5044B5F37D0C5FFE30DD07D4B743C4B1A",
	mem_init0 => "0CBEEFD2780098FC203521A86ED0006BAF91E167AA1718E174D5A67824FA87830634043AA6208DAA5C1F1A075A64FE1C272301572D3C8BE169907A89EBA565B10430C2979D9FD0C633B4DB86F4E744C65F34EBDFAF8449E8C4770F9FE4858A663688D2FFCDAD2216DDE1DB1F9F264A10EAC2981B02601F99CF793CED2652534C4CC7023C259CE9273976F6E1EE5892CBA5F86071B8F524CA79E91213FC273D74319F510805FA737E61FF1269913866C23B5F405EA699FC6C1BD1A4EB110281F7988111F0C087A167B74546F60BC106ED86826E07693046611F0807F46E715A25D8C52EFC94D480CFD3DBA29A42335B5A2AFAD165420DDDB1CDFD4137B4B00032",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a234_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a234_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a234_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y27_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a250\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "F7D0CEA6772475097B614224C19DA3F50C605A44961F4A782BDC6905F7A59B3805FBEA0CA8C4C51693FCC0E55CEC8A82B4E9E53285475CB8C52D8AD8B434A9198173A96953116C9C72CB77357C86244C0FD81F65F6BF9F04C19258659C5274C044E9C87DB08CBDC98D0312703E0288C39FB8CFA27D6FE91B33F99E4F9191CA1D3D7B766B1116BE2CD249A3E04BD297ED76DEB246AB5DEC5985ECEBF3A777C9D925DEC74FA455A7429F1C428085985E1DD7A2960C5A5C3D62771DE0B1AEB4652AE7F8B68172C5E2BEE1C21A4788B1209E04AED75D0366E604CA74A28C1BDA6254B1F1D659EF5C5C277371F634CDA423A310244A207E2F3A38DA88C8278F3469E0",
	mem_init2 => "A53E433FF620704273FEC1C04E463807CDA911A009AAAF5469685AAC945F95C183A0C95A7705073823EB3E2675EB4F0023652502EC8D30375BAEC0D8084D6BB65E56CE70CFBE0EADB0B65DD1F6E49C7FEE6816B89C0820821F09430944A2F3559102A6FC39C5FC9B1F9A22BA85F6776AED0D661041DC205884422F09038F2A6F29D2E2C45BE32A77374F634A75F5B71C7EDE52C7B8A14B1F48510264B0EA4C7FA38A1ACAE88B13A9EC95AE818D396FEF9302FC2652602F04E0705C7ABBE60966B57BEB32026FCD14AABDC86EBEEC3CA11942E13C971A43B8FF29F247BAE693B7601E0DAAF99672229832E999D2BAC58B5E710435D9564E524D125BE9483FEC76",
	mem_init1 => "34166DFE26D3E1BFB978A52D6E74E396D8C9CBC986D885D3F972DEDE76DA003736582FA0BB6DF42C7124F1D3E8C8A8AD374E1090EC6CE3F2CC221223BF11139C297EA14C30906F64C222C20F44B7D9ABD4241B98E3D503095A98CDD2D6369F48ED076AF21029D876E6F55C4E2988CA6910E77CE134626392C7838919B9C62114DF7B99BA789AC166C9BE3B9271AA103CC91D5BF4C5845A7D0E4D7F1015FD9E287D3C4797185F2B2C1879F99CB204E37F97CCAB762AA5819DCE77D75606B7F9416D9C5A693DEB21E3D0928EC90B37F0282078809EB7CC99BCF86334B3BB93FEA0F00C08F1CDB129CDA383C7E5C3F3FD95B58EDE20BA7C0BC8A620817D5DBE894E",
	mem_init0 => "C3BD7BAFEBFD5A33041A301AF9045ABE1407737E94EAF89F05D63EE2C1F47C051F286499AABB337A875EC1AAC9AB336411F8F1236919CCF4ED16587B63149D497E87D1656F2DBD89D8B15AB2E877435F75EEA8B9CC7D4E63B88CA6F71F149C2ACA13001BD1BD792C9471A07C9E50C2F0BA33AE5B9B81ACCDEEA63D16CD39C5D98D233069F2D5586BC77DDC372AEB5D0635B48EDA15112D8C160D9EF1C66CC8B610D199F6BA1FF42BCA7D3485E7511D8435DC7ACB01F828BC488FC19F39A4FDA8FB3B274AF3DCC2917829ECD1CFCEC5FCB2B7F1EBB233B55574D6A7DF6A81B68369761F6F21F04820A65E420910B0D17C0FB5601606E822ED08AAD76E3ED08B9D",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a250_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a250_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a250_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y16_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a218\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "6937723729E97DB90FE69E75969062438DC78C6A8C1B4634EB1D818E8CE2D547B998AF0D02BF6493621D6D1ADAFED0BED248E932A568A860B44611A60653E71AB41C98E1DA7A6CEE6513A743BF4DE4DCBB7F89F3EAAE1A40A067B9E53113341F108896A43F742B86167555D08130CFF804029E4EA70FF44B82615FDCC75CB8ED3E820EBD086E81AAC6F6841C9FA09ED24F80B59A384DCEE362561B5553CE324048C651ECE46CDAF6738BA552E314515D7EB02C4B5E61A7A721916BE408D3041512BDD3E3D65618356BB32CF34ABF823442758A25713778ABEA0FDFA6C660B092EA9909578A5E19678415D6EE6FFB0972A323384B6A7C25FBAA2B653B49798B6B",
	mem_init2 => "44222E1F457D413246EBAF172411B96351855CDE1F93B5D33E009202B6982D11C32FC1549B1E99CF126AB1DDCCA065E9ECBB8A6AD5A03FD3787514ECFF00B17F091A6D12B4D6FD5F69007A0F7C35BBB90C724400F5C348FFBCC64E0180CD32EA525BF315638205C5E85B9CF35545FC4FBAE05A00E340FAB72BA922B53E9BFF0CA09D6D516F3C8FF76377E9B61069F3B96AC6F804EBF6FD684BC58F614803AC817213F7F5E67F404C6A47ACAC53F5D4E694DCBBDDAABBF95053522174FE07525BE2A3CB8610F4CDBB6A1EAED306CCDF11637CCA2FB3AC2CF15885751914231B26C2BC261FD924068FD0C3923CF7D139C2319EC7C3A6E8FA2C2095FADDA156E650",
	mem_init1 => "57AB3FC2E0DF4C92B69FC79A22C1A95B471820AFA92D8B6FF147AE120988E9F8BB8AB2527AC21999422BE97F5FF7CD4AE2CB01D1300DC9536DC7C501F9C7D4EF679F678CF265619002686AAC8D7F779AEB963A2C5235E61931637E4CF5883A3CD64D15C3CA6105EA12BA25354EF364293D2A26A7F6B57493B649441F958623AFE13B115BEBC0761AE09D238A0501DE4EDC2A33A4A4A2FA0D236A1DE267DE9847BACB80FB45F71656841D8BF543228A95D82A98683A9BEA4AFE493E89BD661B5F4DDF7B6D4CAD10A17D67DCD96B0A1150870607DB6C0E2C717B162A0A606C9064D0832F343DF0BC8B8EFAEA0E2C6B23CEC57E375F3798ECB2AA8C3484D19389DD",
	mem_init0 => "3037094F4C10FBD89CC3CC045ABD01DAD5AC993CAEA5D2B768ECC344E1C96704D2F282B3B94A284155AE58E254E09C39FCF4F6F4F0A16F1A823AE542C20141B104CD9E3C710F4D739422E349CB63131C0F339D70AEACE46801980563D7E2EB1CD8C70F47822FE6A61D9BDDA4290E2E617B907101C20A4711D82D4F727020ABB36A875FB20C9493C4EAAF1D2FE12D5A082DDAAACA723AA926B5F7582BC308F301F7999914DBDA4B9B5BCAFC53E0DC704DB60B579EF8B950018B9F660D745984C9ACBA4F9CBA893FCA9E836709B9AC0DB9ADC3D81EF01CF69328D83AEE95BCEA70692A9BF86C7620980B134998BE0FCDB3DCCC2886E114F6E6C11C0EE1A7775063",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a218_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a218_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a218_PORTADATAOUT_bus\);

-- Location: LABCELL_X45_Y27_N6
\aud_mono~96\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~96_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a250~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a218~portadataout\ & ( 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a202~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a234~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a250~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a218~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a202~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a234~portadataout\)))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a250~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a218~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a202~portadataout\ & 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a234~portadataout\) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a250~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a218~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a202~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a234~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001001010111010100101010011110100010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a202~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a234~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a250~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a218~portadataout\,
	combout => \aud_mono~96_combout\);

-- Location: LABCELL_X42_Y25_N57
\aud_mono~99\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~99_combout\ = ( \aud_mono~96_combout\ & ( ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ((\aud_mono~98_combout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & (\aud_mono~97_combout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3)) ) ) # ( !\aud_mono~96_combout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- ((\aud_mono~98_combout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & (\aud_mono~97_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010000000101010001001010111111101110101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(3),
	datab => \ALT_INV_aud_mono~97_combout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	datad => \ALT_INV_aud_mono~98_combout\,
	dataf => \ALT_INV_aud_mono~96_combout\,
	combout => \aud_mono~99_combout\);

-- Location: LABCELL_X36_Y29_N15
\aud_mono~100\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~100_combout\ = ( \aud_mono~99_combout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & ((!\aud_mono[12]~5_combout\) # ((\aud_mono~95_combout\)))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & (((\aud_mono~94_combout\)))) ) ) # ( !\aud_mono~99_combout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & (\aud_mono[12]~5_combout\ & 
-- ((\aud_mono~95_combout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & (((\aud_mono~94_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000111000000110100011110001011110011111000101111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_aud_mono[12]~5_combout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(4),
	datac => \ALT_INV_aud_mono~94_combout\,
	datad => \ALT_INV_aud_mono~95_combout\,
	dataf => \ALT_INV_aud_mono~99_combout\,
	combout => \aud_mono~100_combout\);

-- Location: FF_X36_Y29_N17
\aud_mono[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \aud_mono~100_combout\,
	sclr => \sw[8]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => aud_mono(10));

-- Location: LABCELL_X36_Y29_N42
\sound|da_data_out[10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sound|da_data_out[10]~feeder_combout\ = ( aud_mono(10) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_aud_mono(10),
	combout => \sound|da_data_out[10]~feeder_combout\);

-- Location: FF_X36_Y29_N44
\sound|da_data_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	d => \sound|da_data_out[10]~feeder_combout\,
	ena => \sound|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sound|da_data_out\(10));

-- Location: LABCELL_X36_Y29_N6
\sound|Mux0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \sound|Mux0~2_combout\ = ( \sound|da_data_out\(14) & ( \sound|da_data_out\(10) & ( ((!\sound|data_index\(2) & ((\sound|da_data_out\(24)))) # (\sound|data_index\(2) & (\sound|da_data_out\(12)))) # (\sound|data_index\(1)) ) ) ) # ( !\sound|da_data_out\(14) 
-- & ( \sound|da_data_out\(10) & ( (!\sound|data_index\(1) & ((!\sound|data_index\(2) & ((\sound|da_data_out\(24)))) # (\sound|data_index\(2) & (\sound|da_data_out\(12))))) # (\sound|data_index\(1) & (((!\sound|data_index\(2))))) ) ) ) # ( 
-- \sound|da_data_out\(14) & ( !\sound|da_data_out\(10) & ( (!\sound|data_index\(1) & ((!\sound|data_index\(2) & ((\sound|da_data_out\(24)))) # (\sound|data_index\(2) & (\sound|da_data_out\(12))))) # (\sound|data_index\(1) & (((\sound|data_index\(2))))) ) ) 
-- ) # ( !\sound|da_data_out\(14) & ( !\sound|da_data_out\(10) & ( (!\sound|data_index\(1) & ((!\sound|data_index\(2) & ((\sound|da_data_out\(24)))) # (\sound|data_index\(2) & (\sound|da_data_out\(12))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010000001111010011101010010111100100101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sound|ALT_INV_data_index\(1),
	datab => \sound|ALT_INV_da_data_out\(12),
	datac => \sound|ALT_INV_data_index\(2),
	datad => \sound|ALT_INV_da_data_out\(24),
	datae => \sound|ALT_INV_da_data_out\(14),
	dataf => \sound|ALT_INV_da_data_out\(10),
	combout => \sound|Mux0~2_combout\);

-- Location: M10K_X14_Y55_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a157\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "7303F80CC0FC07F11F03FCCFC1FE01E73FC3FE18800003187F807CC3E0F383B01FE47CCCF01FB21803C46C0F801F81F01FF0FE01F8E7A3FF83F8FE003C1F87C00780F83FFFF80F83C003E0F83FFE3E00038FC0E07E0E01FFCFC3F000607E1C3E1983C003F3B03C0F1F07D3F80FF0F81E0E1806C7F8E0827C3F07FF3398FCFFFC3C00060F83E1FFE0F03C1F8F0383E07DFCFC1E0F83C7C1E078F8FC1E07CFC799B0FC007E198FCF39E4F87C7C3E1F8703F3F0C07C7C1E0FC3C3E1F1F8799E0F87FFE38470F83C1F1F0783E1B878101E1F0F83C1F1F8303C7E0607C3E1C0F8FE7C1F078213E3F0EE7C040F1F8FC1E0F0391BFF8781E3C0F03C3E1B0C83E0F0781C",
	mem_init2 => "38FE0003FFF03FE300000007FFF0F8801EFF8E01F8000FFFF80E0483FC0003FFF83F84001E0381F87807EFF0FE1FC3E0001FFFFFFF80007E0FF8F83E078198FC07C1F0180F83F0FFC7C0F01E1F9E7F0700FCFC0781F80007E3F07F87E0780F0F83E0780067FF01C3F00003E3FCF8FF87000387C3F8F8180FDFC1F0F00001E1FC3FBF8381E7F860181E0F87F3F0787C0C0001FFF18FE3E0007C3FDF8301C1FE7E1E1E00007FFCF0C7FFF0001F0F07C1E07922330783E0F2007E3C3FFF8601F1C3C0383C1E0FFFE041E078387F9F07E3E1C07FFCF8070F0783FFFC38780C081FE3E1F9F860071E1F03C3C0E0FFFF0E1E060001F8F0787E3C03C7C7C0F1F00E1FFF",
	mem_init1 => "8307B8E0007C7C1F3FC70063F3F0787F0704FFE000F83C181F1F83FFF07338FCF403C3E1C1FFFF00EF0F00079FBE3F3C7000F87861E3E3F07FE7C1C60107079E3E1FFF7C587819E03800FBE7F3E3838007CF1E0E187FFE7C1E40382030F7F3F1C201870F820F8E3DFFFD1C79B6183071E6F9FFC183818383071E6FCFCF1C1C383C3870F0E1FFF9F1E30021C3C30F0FDF1F1E3C10302E78FC38F8F071F1E3E3C783879F8F9F0F1C060C3C1C7FFC783071E0E1C3E1C38FCF8387070F0E1E1C1C3C787870F060E0E0E1E1E3E383C387070F0E0C1E3E3C3C387C707870E0F1E3E3E3C3030FC7CFE788070F0F1E38FE7020E1C7C38FFF9C300030C3FFC7000E3CFC38",
	mem_init0 => "F180C7FFC70E1E3C7FFDF3C000078F3E7BD8F1E0E3CF9F9E3E3C7800F3C7FC0E020618FDFBE300CC0E4E3E7CF8C32063C0871E7E1873066381F78E200F839E31E4718E307E718038E7F98738E700C7BDF210C718610FFFBCE18C331C039FF71C7186731C7FCF300031FF03FE79C6108E71C639C6308239EF38C73CEE10C73CFF18E718803DE7DC009DFF0C219CE388379CE38E711C619E7BCC010CF39C61CE7FC0238F78C7FFFC00047BC70F7EF18000FFFFC77B060003FFFEF80319EF007FFFF01821CF001FFF9800FFF98C3FFFE18039FFF00E18C7F9C4FD32008F3FE007C7FC001FFFFC421CF78007FE7F8EF4060007FFFE70010EFE20F7FFE00071FE063E",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a157_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a157_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a157_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y67_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a189\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "1F8078FF01FFF000781FF0003FF8007FE1F81F07FE0001FE07E00FFFE000FFF00007FFF0007FFE00E1FFC0000FFFF0007FF80007FFCE003FFF003FFF007C03FFF001FFF80000FFF0007FF0003FFFFC0001FFFC00FFFE00003FC0001F7C0003FCFF8001FFE000FF0060007FFC001FFC00001FFF8007FE00183FFFE0003FFC003FFFE00007F0000FFFC000003FFE007FFC0007FC00003E3F0001FF00FE03FFE0007FC0000FFFF0000FFF0007FF83F800FFE001F9F000007FFE003FFE000FFC00001FBFC0001FFFE000FFF0003FFC0007FFFC0001FF800FFFE7FC007FF0007FFE000001FF800FFF003C3C03C003FFFE000C0DBFC047FFE007F8003FFFFFF0003FFE",
	mem_init2 => "01FF03FF800FF8003FFFFFC0003FF001FF3C0E0001F000FFFFC000001F00F3FFFE001F3001FFFFFE0003FFC03FFC1FF8003FE003FFFF000007FE003FF781C8003F801FFFF800000FFF003FFE000FC001FFFFFFC000FFE01FFF9FFC001FFC01FFFFF80000FF81FFFFFF00018F800FFFFF80003FF83FFF3FE0007FE003FFFFF0000FFE07FFFFF8000F1E001FFFF800001FF05FFFF8000001E007FFFF8000007EFFCFFF8000FC000FFFFFF0001F83FFF8FFFC003FC007FFFFFE00001CFFFFEFFC0000FC003FFFFFE00003F43FFE1FFC001FE007FE7FFE001FE07FFE07FC001FC00383FFFF800007FF8FFFE000001FF001FFFFFE0007E00FFF07F8007FF81FEE3FFF",
	mem_init1 => "000007FFFFF03F8000FF801FF3FFF00003FFFFFE3FC001E7F0038C7FFF000038FFFF00FE001FFF0071C3FFE000FF01FFF01FF801FFE03FF80FFE000FFE0FFF83FF8007FF01FFC07FE003FFC07FF01FF0007FF83FFC0FFF001FFC007E03FF8001FF001FFFFFE0007FC007FC7FF8000FFDE0FE3FFE0003FE707FFFE00001FF1FFFFFFE0007FF001F81FF8001FFFFFFFDFFC0001FFE07FFFFF80007F8007FFFFF80007800FFFFFE0001FFFFFFE3FF00000FC7FFFFFFE00003FFFFFCFFE00007FFFFFF1FC00001FFFFFF807800007FFFFFE11FF0001FFFBFE0FFF80007F800FFFFF8001FFFFFFE018000007FFFFFF878C0001FFF0180FFF0003FF807F0070001FFFF",
	mem_init0 => "CFFF00000001FFF03F8FFFC001FFC003FFFFF0007FFC07FFF0700007FF03F001FFE00010FFFFF9FC00007FF03FFF03F800FFC038FC000FFFFFFE0FE0003FF80187E1FFFC3FF003FF0003FDFCFFE0E0000FFF01FFFEFFFF1FE00007C000FFFFFFC1C00003FFC01FFF1FFF81FE003FE0003FFFFFFFFBC0007FE00F8FEFFFF3FF800478001FF9FFFC0FF8003FFC01FFF87FE01FFC03FF0000FFFFFFC07C000FFF0036FFFFFC0FF80007E000FF3FFFC1FE0001FF0007FF8FFC03FF007F70000FDFE7F01FF001FFC00787F7FC01FFC001FC000FE1FFF83FF0003CFE00FFF1FF803FC0000F00E0F8FCFF01FFC007F000387FFFF007FF007FE01CF80FFFC1FE00007FC0",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a189_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a189_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a189_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y67_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a173\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "07C7BFFC07FE0004101F8F87FFF007FC00FE000F81FFFFE03FC0007F01FF80FFFC1FFFF000F000FE01FFF00FF0004FC1FFE03FFF807FC001F000FC1FFFFFC1FFC007F01FFC0FFFC01FF01FF8001F07FFFE00FC00003C0F8707FFFC07FF003E000F80FFFFFC1FC0003F01FFC0FFFC07FF07038001F800FFE01FE001F801F0603FFF807FC003C000FE07BFFFE3F8000FF007F807FF807FF80E10000F803FFE00FC00F80007800FFFF809FC037F001F807FFFFC1F80007E01FFC0FFF807FC0F800001FC0FFFC07FC007C000F0E07FCFC1FFC007C000F807FFFFE7E00037F01FFC07F601FF802201F01F0007FF007F007F8007E067F87811E3980FC01F803FFE7C0F",
	mem_init2 => "0004E000F860FFFF83FF80078040E00FFFF90FC00070007FF01FC3C1FFF807C0001C07FFFFC0FC00F8081FD000FFF87FF000E18F0300E7FFFE1F0018000FF0E07F7F03F8007981C06007FFFF0780018003F9F03FDFE0FC003F80603803FFF3C7FE00000C3FFF03FFE0187C07C0300FC10FFFF03FE0000003CFE07FFF683F380E03007007FE7F83E000019FC7E01E1FF807FCC101E07C07FFF7E01F00001E7FF81FFFFE01F80F80701F07FFE3FC1F81E0000F0F07FF3F807F04303807E043F1FC07E004000F07C0FE1F807F8C780180F807FC7FC3FC01C00FE1E07F0FE003FC3F80F01E0E1FFFF03E00E00E01FE07FF0781FC0FC03C0F001FF1FC0F807E00FC07",
	mem_init1 => "F1FC1FC03F83C00F80FE019E7F03F007E01F81F83F87F007F80E03F81F007FFFE03F00F00FC0FE07F3DFC0FC0F80FC03800FFBFC0FC07801F03FC1FF8FE03E07C03E03F00678E641F81C00FF07E06F07F01FC07007E03E038619807E03E01F01F93980FF01F81F99F01F00F3CFF01F88F00FF8FE07F87FCCFE07C07C07803CE18CCFE01C007E0FC1FC0FE03F81F80380272E3E6700F805801FC3F0FC7FC003E01801E0C07FFFFF0C06000003FCF03C7FC181F87F8000003F9FFF800E01C0007C0F013FF0C071FE0000831F87FFF8060040003F07F0C1FE0660FFC003C1FFC0FFFE000F88000FC3F8FFFFFE00F1C801C030FE1C7E1E038E01FC323801FE07E01F",
	mem_init0 => "F00000307FDC61F801FF00FC0C0F83FFC01807F80600C01FE7FCFF003F00FE1F81C07FFF7F06F80701E07FFF3FC0380FC0E079C203FFFF0F00FF000000073FFFFEF847E1FC78FE03F07FCFF0E010000F823FC7F87E00FF00FE1F8030FFBFE1FFC00639F83FF8FFC0300FE0861F0070FFFCFF01FC03C078F03C1FFFE00FC0F861F007C0FF1FC1FC00001F80FE1EE1F807F831B07E27E0FF07E071F01C77E03F063C7C003E07F03F01E07FFBFE07F9CF7B303FF17F81F91981F01E003F03CC1983D80219F8F07E18C0FCC7C0F81FFC73C0630460FC00001FE03E0660FF01FC1F807E03C0FF03F81FC03C67E03FC3180C00770FE01F18F818E07703F00F9DFC07F0",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a173_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a173_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a173_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y67_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a141\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "F780007FF31037FF7001F00EF3FF3980001FFBC800F3BFC801CFFC0089FFF0871CE1001FF9E50079CF841CE3DE78C0063C63CFFC60000CF9873FFFC0043BEE387FE3C430E73E6078EF38031E7FFFC618F30037BFE20077FE0138FFFE011FFFBC0103700F731F30073BFF318FFBE610077FE031E7B88031FF99C73DE60207FFF710810F2138FBBFA180398C03FCFF80019FF1019FFF7000388C19CFF98003FFFCC4218FF8C00CCFF808CFFFC0C447C0003FFFC0017FFE000CFEFF04446001FFFF7000023FE623F9FE00007FFE1F07F1000CF7FB003FFB800331FFFF119DC8331DE1F09C0FFF80CFFF90803FFFC201CFCC603FDDC01FFFC601ECFFCC004C7F0707",
	mem_init2 => "ECFE46003C4EE7FFF80003FF780CC6623307C7F03F3FA00677F301F42633B9180237F3800007FF3B180001FF99803F1B1DF9E13B99C1D80BBFFD800911D1FD98099FDD800111FFDC881809DFE0C0FF9D80C01C9FCFE0C000EFFEC00EFEECC7C040FFFFC4000C7FC0E06447CFFC002FEFE06067FE2E060602FFFFC0007F2F07E2303FE3E022777FA230222173FF0337FF000373FF7B3103133FBFA0313FB111031F1FF91019F9F1990999999D988299FFD800CF8FC8D87CCFCCECC00F8FFC6C4C4EE6E646067FFE60007763E7E732077778003FF6F3000303FC383807CBF800078F3E7C0000FFFFC0071FFC00001FC1E3F6040FFFFC0001E1FFC4000FFF1E2061",
	mem_init1 => "FFC3F060071FFFE201C7F8E00F1FBC30F800F0FFEF00067F9FF83071FFC0000FFF987830E0CFFF82331FFC7800FFFF878303FE3CF80021FFC7C6001CFDFC0033FFC60603F87C7E700487DF82007FFC780047DFCF80001EF87C7F83C3F7FF4039CEFC0003E7871E507838FE0003C6E7F8001E7CC86023C7F07C1C7C387FD7C183FFFC039E7FF2C18383E1FF1C9C3EF9E18181F3FF0CCE3FFF8101FFE61E1E3C01FF31EC03FFFE0C0E0FE1F0E087FF1F0E0C61F9F3E0001F390000FFF1EC601F8F0DEE0000F9FEC0091F1F0000F4CE65C01F8F0DC7E07031FFFC631DC7C000F0CC3E0F03826FFFF4D1A60F8389C3FE70E73C3F1E0783C1C0DC7E003E318739E1DC",
	mem_init0 => "7E00783F0F87D9F07FF87C0C079FE79C01FC46EE07FF01CFE1E67C3F1C0407EFF3CC784CFC3F00CFC1E037F078231F3033F39FEE1833800F8FC1E310FBBF677FFF8007C9F81F803FFE020FFCE01E603007D9F9E004186C203F3F9FF0615F83FA7FF00381FE0FC43E7FCF00FFFE26647C07E1FFF0100E783803F8FFC00003FC1983B07C0027E0F3908627800FFFE0701B01F07FC1E03FFC0F01FC3040F387FFEF80FCCCDEFC3FE00FE1C4F000C3C1E11F81FE06603E03F90700338C700C38FFBFE03E0FC003C5FE1EF07E7000F8E0FC07C03F07F80EC3F800E03D83FC0F807FE7F80F03FC01F03F83D01F803F8FE01F00F4201FFE07DFE00004FFF83F700103FF",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a141_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a141_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a141_PORTADATAOUT_bus\);

-- Location: LABCELL_X29_Y55_N0
\aud_mono~145\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~145_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a173~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a141~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a157~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a189~portadataout\)))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a173~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a141~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a157~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a189~portadataout\))))) 
-- ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a173~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a141~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a157~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a189~portadataout\))))) 
-- ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a173~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a141~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a157~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a189~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000101000100011010111110111011000001011011101110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a157~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a189~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a173~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a141~portadataout\,
	combout => \aud_mono~145_combout\);

-- Location: M10K_X49_Y42_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a381\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FF0007F81FF0007FF8000007FF8003FC1FFE000FE3FF0F07FF00038C0FE3807FF0F00003FFE1C1FC03FF8007E0FFC041FF80787803FFC00FF03C0000FFC0F83FC3FE0000F81FF0187FE03F78003F8067FC0060003FF03F1E01FF00F01C0FFE079FE01FF8001F827EFF80F0030FF81FC01FFFC0780001FE03EFFC03F80007F03FE1C00000FFF807F80FFFE01F0040FF007FFF01FE01F07FFFF80000003FF819FC007FF84FC000FF001FFE07FF801E007FF80F80001FFF007E007F801FC001FF800FFF03FFC00F8007FC00FC001FFFC1C7C07FF01FFC01FF8007F0F1FFF80F8007FF00FC001FF83B80F87FF80FFE00FF001FC07FF0FE183C03FF807E001FFC1FF0",
	mem_init2 => "01FFC07FFFE07F000FFE07F803FE001FFF01FE0007FF0FF000FFF80FF000FF000EBF0FFF00FFE00FFF00FD800FFFC7F0007FF807C000FFE00E0007FF007FF807FFC0780007FFE3FC007FFC0FFA01FFF0020013FF003F8003FCC07C3C07830FF8003FFE0FFF803E3C07801FFFE01F0203FFF07E0003E007FF800FFE03FFF03F9E07C001FFF80F0783FFF83C0703E1E1FE1803FF81FFFC3FF00F0001FFF8000007FFE7FE0007FC00FFF001FE07FFF8FC600FC8007FFE000007FFFFFF0003FE007FFE001E07FFF1FFF00FFC001FFF800003FFFFFF0007FF003FFFF01C03FFFFFFF000FC000FFFFC0001FFFDFFE003FF8007FFF81C01FFFFFFF801FF8003FFFC0000",
	mem_init1 => "1FFFFFF8003FE0007FFF0F0003FFFFFE000FF001FFFE060007FFFFFC000FFF8007FF81800067FFFF0004FF80007FE00001FFFFFFC001FFE0003FF00007F1FFFFE0000FF0039FF800001C7FFFF8000FF8000FFC03001C3FFFFC00C7FE0181FE00001E0FFFFE0001FF0003FF00000707FFFF0000FF0021FFC07001C1FFFFC000FFC0303FE00003E0FFFFE0007BFE001FE0000033FFFFF8001FF8003FFE00000FBFFFFC003FF80007FFE001803FFFFC000FFFC000FF80000C1FFFFF000FFFE0000FFE00038FFFFE0003FF07001FF0806000FFFFC007FFE00003FC0FF807FFFFF000FFF800067FC001E07FFFF0001FFE0001FFE038003FFFFE003FFE00001FFC0F00",
	mem_init0 => "0FFFFC003FFC070003F1FFF01FFF0F0007FF80F8007E079E03FFF87001FF000001FFFFC0007FFF0C0FFFE000007FFF3E000FFF8061FFFC00040FFFC0007FFFFC0E1FFC000071FFF80007FFFFC1FFF8000007FFEFC001FFF81C1FFF800081F0F8780FFFFF8087FFE038003F9F0103E7FFF03C7F040003FFF0F8001FFF0F8FFFE000203C3FFF03C3E1E0307FFE0F0703E1E0F0387FFE078FC1C0F0787C3F0607E7E3F0707C1C0E0F87E3E0003CFF1F1FFF81800078FEFE1E0FC783C1F0F87C1E0E07C381F1FDF83C3F0F0781E1F0F8181E3F87C7E3E070307E3F1F0203E7E0F1FFFC080007C7E3E0F0FC781E1FCF83E0E0383C3C0F0FFFC1F1F81C1C07879E0080",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a381_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a381_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a381_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y42_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a349\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "006FFDFF880003FFE3FC7F9800E01FF3FE7D27FFE00023FF0007FE3FF70007FF9003FF31FF0000FFF003F0021FF2003FFF803FC3007B2003FC5807FF800FB27F1F01807FFF00183F987FC027FFE0001FC1BFCF027FFE000FE01BFFC02400FE01A07BE7FFFF0006C1FF7F8300FF8007CCF83FF0007FF001EEC01FAF080FFE03FEE001FFF207FB00FFC4003FC97FF000EFFC5F9400BFFF0C000E4FFFE01F9F8020C004FFC0987B8030FE0047CF8003E0007010003FC01FF04007F1E0003FD0007C01FFD80001907BFFC01E7907F00E0FEFFC00001FFFFF0007F9FE0001FFFFFF1801FF0FE0187FFFF00001DFFFFC000021FFC783FFFE400030FFFFC0002C07E018",
	mem_init2 => "7FFFFF90180CDFFF01FFE00020007FFE3FC200733FC0798FDFE00001FFFFFEC0400FFC003DF1FFFE1C7BFE7FC0FF0763C0000FFFFFF8307017FFCE09FFF10000F3FFFB80004C1F00381FBFC00000F1F7F013FC817B8600FFFF9E1E001FFFC0FC17C000000E3FFFEE30011FE17C07FFE780F9FE3FDFE1F01FC781FC1F0C3C0FC1E71F7FF00FFCC00003F9FFE79C003F03F0F870C7C4059F9FD87C0080FBFE1F83F9EE0079F07FB8C1F93E0DC03031FC3F33F007F8FC210F7E000600FCE70788F81E047CE321FF9E07000311BC07F8007FCFC3F07E7F031A367809F3FC77FC7211FB80FF0607FF041FFE03FFC7FBFDC0781C7F18F03DF9600804FFCFF8E0E0E01F",
	mem_init1 => "CC8FC0BF839EF0F90FFC1DCF807FF09E1F240303F8801C03FFC039FFF0002207C79E0638003CF078FFFCE018C2FFFFFFE1FE02400F3FF6FE78020E37FE70637FEFCE18007EFFBC077C0C683C8FFE700FE7FFF7E7FD20FF01003F7C1FFEFCD0FF33F806417FE270037E73FF0003FE3E8F0F1BCF07018B3FF9F9FC347FC803C7FFDFFC61007FE1C0F13C1C700E7ECFC1E000EE9FF8001FDF000C001FFF3CFFF03AE010E1FE7F00006707EF801FFF9E30300E7FFFF260CF80B63107FBE02070F11FFFFC0C0FF3F1FC3FFBF0004027E7800FBF03F88027E0FFD8207FFDC600073FC011701CDF807FA204FFC0013E8F800FECC19F0007FF023F01A7FFFFF030F87E7F",
	mem_init0 => "C161CF81C00064FFF83BC0309C0501FC64F83E304BFFE031CDDFF8007FF8073C7E1FFE187FC03EFF00003FFE13DFC0087F80002430FC240463FFC003FE81FFA400FFE1FE001FBFFF0000F9E00FE840FE70009843F7BCC020301C003FC07FBC702FBEFC39000067FF1B9FFDDC7107AF9F06860C01F87F00CFBF000EC01FC7F0000C07DBC47803C3E0000907DF8183FBF47F089FFE47180031FEFF800FFF801F8387CFF6700007FF9C1E21FFCC0821FFE78000093EFFC0377A03F0007F7FF0FE0188E6381E01FFED3CFCF81FE1BFDD61C1E083B0F8301A337479F883F9F3E09300FC3BCC01FFFF1FF0000FFFEC00000FB1FE000FFF7F801DBFFF040000C1F0000F",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a349_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a349_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a349_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y45_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a333\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFC66000303B78019803C7FE00E7FCFF9B03317804F1FC7F9FEE4038FFFFF8FC5C301E0F87F87CC000FFFC03E00CFF00007C07FC6F820F80F0FC0783107E0000FC63800C78FE076077C18000FC47FFB10C07F7FC0E03E0821F03C063B383FFB003FF8303FF0FFC0043FE7FD800FFFC000201FFFFF0003FF901DE0077C40877E03FF007FFE006F8009FFFC000F000703861E367CFF8FBF038003C20FFF0007F3F001F0007030F9F20F9E163C1FF80E7C001FFBFC0038060FF018F1E01F41FE301D81FC007FF0003F3FFB001000786F800FF0FE70C0FFC1FFE0020B8FFFE60FE074601807FC0F7801FFF040EC07EF8010004FC780C201FE6E003FCC7780FE03F85",
	mem_init2 => "FE31FE078F98783C40FFA01E5F01FF1F7E7CC401803EDC070407FFC003FE03FFC000007FFF003FC07FF8300FC3FFF001FF0FFFCF07C3F4001E3E1F7FC003FFC000F783FF0070603FFF801FF20FFC03C007FFF8003F87FFE780F7FFC03C3F9F9F9C387E38007E05EFC008F83FFF0003E003E39F021CFFF8001F83FE31E01FFFFF9E0FCC3FDF382318381C07FFE05FF803FF0003F0786F0F8F1E03DC3F1F00FFF0011F3CFFDE00FC3FFF380398F838C3F8C0C1F13C21330364F8341DCC9E01DE1E3F001FFFCA0003FFE1C03F0FFFC00008BFE001FE70003007FFC0007E3FC407FFE0003803FF807FFFFFE010FFF8001C03FFE000367FFC30FFF8000807FFF000E0",
	mem_init1 => "1FFE00FFFC000C01FFFC00780FFF007FFF80040003FFC03C1FFE0607FFF8000FC1FF80003FFFE003FFF80001F07FFE0007FFF001E3FE00007E7FF82003FF8003FFFF00001E07FFFC01FFC400F9FFD0007E03FE0000FFFF80FDFF80000FC7FFC0007F9F007FFFE0000F80FFE0003F8F807FFFF80001C0FFE0003FFF8003FFFC0007C03FE0003FFFE007FFF80000003F3800063FF000FFFFB800001FFC000E1FFF807FFC0C01C00FFC80060FFF803FF81E000007FFF00C07FFC00FF80F000001FFF00607FFC01FF80FC201C0FFF806003FF003FC01FE0080E7FE000FFFF001FC08FF0000F7FF1807FFF0007E007F83C0607FFC033FF8007F1C3F800070FFFC0347",
	mem_init0 => "FAE03F9E0FC180703FFE07FBF0403F9F07F1E0003FFF307FF9FC3F0007F1E0701FFF30FFF8603F1F83F1F0701F3F803FF8FC1E0083FFF820071FC001FC7C0E0FC1E1F8798F1CC0C1887C0E0FC1E0FC38000FF007FFF8EC07F847FF00000FF801FFFE8603F803FFD80007FC01FFF80C03FC01FFF80007FE007FFFDF000F00FFE00007FFC07FFFFE0007C017FE0003FFC07FFF0FF047803FFE0001FFF03FFFFFE003F003FF8000FFC03FFC07FC03FF00FFE0002FF83FF807FC007FE03FF0007FF00FFE03FF007FFF3FF80007FE07FF83FF007F003FFE0003FF001F317FC07FE01FFC0000FFE1BF1037801FF00FFF00003FF10F801FF01FF007FF80000FFCC003FF",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a333_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a333_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a333_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y55_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a365\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "1FF9FFFFFF000030079F718001FFE03FFFC00400400FF8600FFE0387FEE1E01830029E01E3FFF9FFBFF000000007F00000FFFF07FFF8E0800060FFDF603FF0019FFC7F830800E1D800FFFF01FF1F60E387787F001C07FFFC87FC0870000CF1FF0031FF007FFFFC20014003F21E17F38C00FFC700FE00000702F8FFE03CFFC01F007F0780DE00F8CF0DFFE7C01801C03FC07C21C01F3FBE0F801003E03FC0781F803FFFE03C01F007F0FE0FF00F01FE0F803F83E03881FC0FF00FFFF01F00FE0F207E03FC0203DE07F80183801FE0FF3FE07E0FFC0703F803F83F87FE3F9CFFE0FFF807F807E0061FF0FF07FE03807C00F01F00FC0380E3EFF00000FC07E03E03",
	mem_init2 => "F0000387C7C01C00F07F00FF83E01FF7FC3E007803C1FF01F01F00C703E01F00F00F80EFE7F007FFBC0F8E3E07F03E01FE0FC63FE3F83F01F00FF03F83F01E07FC03E07FC3F01F01CE07800F9FF80F80FE0FE00807FE3F807E07E03F03F80FC0FE03F07F03F007C06387F18F03FC03C06387F00001C7CFE79F83F80F81EF0FF01F80FE1F80FE01F119E1F80781FF00F019E1FC079E638FF3CFE0FE03C07FC7F807C07E0EE03F07FC23F8FE07F03F01F007FFDE00401FFFC0003FFF00003F7FE1E007FFFFE0070FFDC007F7FE720700FFFC07E000300FFFE03007F7E01E07FFF80001FFFF10003FFF7801FFFE100000FFFF80003C0FC1FFFC00007FF800F8FFFC",
	mem_init1 => "00001FFF80020FFF00003FFF81F1007FFFF800FFC00E00FFE07F000FC03FFECFF03807FFF80007FFF00007E7FE00021FFFF00007FFC00003FCFE01207FFFC0007E3F81FFFF0001F3FE1F81F83FC0003FFFFC8F0038E0601FFFF7E2001C1FF80003FFFCFC07F03C0783F3FE7E03F03C0FFF7E0802039C1E03FDFF1000038FFF08001FF7E000FF8FC07C0F87F0607F07C007BFE01F83FC070063FFF80000FFFFC0001F3F8000FFFFF04003FFFE1C7C3FFBF807FF0000E7A1C0F871FFFF00E7F9822003C3FE0E778000FC71E7FE1F3F09FFE67CFFFE3C7FC00FC23C3FFF1E30CF00733C7FFF1F3C7C00FB1E3FF19F1FFF80FB3E3FFDC01FFF0039DE1838E01FFF8C",
	mem_init0 => "39C07FFFCF9FCF8E39C0FFFFCF000E701FC27C07E07E021C3F8E000F1C7E0398DF8CFE07F07F19F81FE03FC7F98601CE1FE71F87F80F006F0FF30C070E0F08FE0FF01E00FE3FCE7E07F00F81FC07C073C3F1C7C3FE1FC11F87F8C003DFE7E007007FE010FFFF000207FFE000331200FFFC03700041FFF001FF8A0003FFFFF8006800FC1F7FFBFC000FFFFC000FC001C0FE0FFE000C7FFF807FCE1C000FFFE700FF805F86003FFE000FFFE00007DE63F00240EFF000FFFFE003FF7FE007FC00F803E03FBE087FC03043FFF07F000FD03FF87FF0300487FFFC0017F8000F20FFFFC0003FF600777FC80091FFFA00037E0F0FF9FE3F00003FE4007C9FF1F80003FC",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a365_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a365_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a365_PORTADATAOUT_bus\);

-- Location: MLABCELL_X39_Y42_N48
\aud_mono~142\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~142_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a365~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a349~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a381~portadataout\)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a365~portadataout\ & ( 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a333~portadataout\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a365~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a349~portadataout\))) 
-- # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a381~portadataout\)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a365~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a333~portadataout\) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000001101010011010100001111111111110011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a381~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a349~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a333~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a365~portadataout\,
	combout => \aud_mono~142_combout\);

-- Location: M10K_X26_Y39_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a285\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "0FCE4003FFE0079B003FFC03F6803FFF3C6006FF0001FFC7EFC000099FFD9F0013FF89B9FFBCFFF0007FE006FCFBCFFF80007DF007FC187E3C041FFE37FFC0023F7CC1FFE087FF3B07FFD9FF3007E37804FFF0BFFE1C07FF7FCC003BFEC6F88FFFE0180083FFFF338047FC0007F3F7FE0000DE7FF820703FFE000CFFF7FC001FC18EFF01DFF8300000FFFFE4001EFF0009C03877E0001007980D6627C0FC01FCFFF801807F0FFE40FE4F81B93839C9BE22000FF01DC07FF1FE03829FFB07FE003FE0001FFFFFE000037FFC9C01F1FF180003FEFFF0007F8001FC07E3C0300000FFF837007FF03B000FFFFC031801FFE000FC001FC103FFFFF0000003E0000FFF",
	mem_init2 => "E07F0201F7878FC1007FE0807EBFE7600007EFF8FFA001FF0003F8FFE70000FC1F8FE07E4F83E0001F8FFC6087E1F03F83C7FC0001003FFF85F80E1FC0701F0F7FE00C07EBFC027FE00FF8001FFFFFF0007FCF0010CFFFF800007FFFFFF810FFE007F800E0E000FC003FFE001FFE601F000787C263FC01F1C44306001FE081E2783700000FFA007FFF007FC70787001F70E1C1C007FF02FFC0003FFC03FFE007FE000FFC01E78F87FF003FF00FFFC0007DD07FFF8003FC0FFF800FFE0006009FFF7FFC003F0007FFFFFF0001F33FFE003FF803F8009FFFCDE000FFCFFF8007FE000E00FFFFC03D003FC0C003FFFFE001807FF9800FF007F001BFFF07F80078FF",
	mem_init1 => "E3F801FF007803FDBFE07F001FF3E00FF1FFE0000007FFE007F801FF000FC0FFF8001FFFFFF001FFC03E0007FFF8FE000FFFF980007FF8000003FFF000F001FFE003C03FFC0003FFFFFE00FF003F000FFFFFFF0003FFFFC000FFFE000001FFE000C003FFF9E0001FFE0000FFFFFC003201FFE007FFFFFFC001FFFFE0007FFE01C001FFF0300007FFFDF8001FFF0000FBFFFE000000FFF8060787FFE0071FFFF0003FFE3FF000FBFC7F0001FFF9FC000FFFC000007FFF0080007FFC010003FFF000000FFF801EFF3FFF0070FC3F8031FFF8FE0007FFE0F8001FFFC060001FFE000003FFF8000007FFC001E4FFFE000181FFF8001FFFFFF000FFC0FF000FFFFFFE",
	mem_init0 => "001FFC000000FFFD040001FFE000003FFF8000007FF8000FFFFFFC003F80FFC001FFFFFF0013FE07F8001FFFC068007FE0000007FFF000003FFE000104FFFC000F1FFFE000FF0FFF8007FFFFFC001FFFB3FC007FFC400001FFF803C007FF800000FFFC000783FFFC003FEFFFC000FFFFFE0003FCFFF80007FFFFA001FFFF31C001F7E400003FFE1006007FF8001FEDFFF0007C04FFE001FEDFFE0007FF20F8001FFF01F80018F801F001FFC8020007FFE003FFC3FF801F800FF8103FFFFFE000EFF8048003FFFFF60003FC000001FFFFFF0003FF0000003FFFE00EC0FFF80007007FFC00FF00FFC787FF07FF803FFF8FF0061FFE01FE007FC000401FFFF0C07C",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a285_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a285_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a285_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y39_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a301\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFC007FE6001FFFF801FFFFC7C0FFEF0001FFFC00007FFC010FF0003FF3E03FC13F0007FFC381FFFF0003CFFE000FD9E5E1FFFF90001FC78001FFC01FDC001FF84FE001FFFE7E1FFFF00021F8E0713E7C003DCFFE0001F0F0047FF800660781FF327C803FFFC703FFFE00189E1E0207FFC0007FFFC100FFFE033FFFC00007F901871F800FFCF8007FFFC013FFEF01803E1E0C00FFF00011FFD8003FF8000FFE04F0CFFC618EBE000FFFF80007F1F000870FD80C3FFCC0001FFF001FFE3000FFE1000FFFBE017F90003FFF81CFFFFE0E01FB1E38067CF08000C7E31807F800DFFC007F8FFF00007FF107E7F809FF7FF00033F7C701FE0F10000FFC0000CFE07E",
	mem_init2 => "078000FFFFF00003FF7E01F07C00017FE7000FFE007FFFF03001A8DE000FFC0099F8C33DC79C001FFFE7C3FE1F800047FFC0003FF01FFC7906FC1FF0000E1FE00006006F00EF83FF1E03E0FFC1C609C1FFC000FFFFF77000001F8FFF9DE07CF80003FFFFF05E3FFFC00001F3FFC0001DFFF83E007FFCC001E1FFF07007FFFFF800187FFC0004FFFF300401FFE7FC03FFF19800007FFE1C003FFE780020FFFF00000FFC7800010FC7FC001F3FCE000079FEFE20FFFA3F80003CFFCF02477FFEF8003FBED800007FAF87C001DEDF007E7FFF80000FFFFE201FF1FFF80003FFFFE06083FFEFC023BE1F80081FFFD1F8E1FDFEC00F03DAE010F9FE7BE817C03FDF88",
	mem_init1 => "003E7C300004F3DFF8C7F18FF00023FF7FFCDCD83FCE000069F3F1C103C7F9CF1F87FC001E01FFF80007F87FFC01F03FCF80001F8C1F831B00FCDC01FDFCE0C003FFED3D0A03FF8803803BFF80073E3FF07CF007FF00001FC3CFE0E7C1FC0E00E1CE3F820066077FE7C7FDE0FC008EFEF8000341849F07489C0F0BC0FDE118003C1CFFC33D9FF7F0020FA31FF8C781FE3FB0038E0F98E7A719E1FB867FC1F86003E1E0000003FDFC081FDC07FB0003C34703FC03FFF7E3BE039F88C3F0F83E30187FDC183F781E1F1FC71F0CF1C0E18107EE3C03FBE3FC64B001FDDC0D163E1FF0270387E7FE20E78030F7F801E407D1FE187FFC973E1F886700FE000C8E003E",
	mem_init0 => "C07BFC001807FFC8048703FE003FFEFF00018FFCFFE093C1EFF7C083FF8E800701FF2F9002F8DF00F000E1E3038FC09F603F91FB12C00FF01A7C0301FC27F800F07FC04017FC07F80403FF001E00FFFFF00001FFC00FE007FFC001FC03BF307C1FF88019FFC1FFC003FF3FE087033F3C0804FFF8F8C0003FF000FE1FF9078007BFFE007C003FF03003FFFC600FC0FFF3838F2E063E181FFFFE0002FE6C1FB0C77A01C007C233FE00007F9877C03CFFE181FCE3F7FFE3060FC609FDC3FFF0F07FFE3DF3C873E3F0C2BF01FFFC041FFF0FCFB01FE0F03FFFE2F87E0000F783E0FC4FF800020FFFF81D7C403FFC0241B9E432C0F3FFC003FF000FFE0079F00CF800",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a301_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a301_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a301_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y33_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a269\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "7FFF8000001FFF00FFE0FFC000F803FF001FFFFFFC003FF8047F3838781FF063FF007F8007FFCE0FD9F3FE000FC03FFE007FC1FF800FE007FFC0E7FFFFF8100FF003FE01FFC07FE187FF003FE037FF80FF8003F800F8F01FF007F831FF807FFB3FC03FFC00017C007FE07FF18FFE38FFE38FFF07FFA01FE0E0FFC00F1F00FE007FCE1FFC43CFC3FFBEFF000007C00FFF3FFF107FE787FC71FFE03FF803FF1E1FF800FEE01CF001DC183FC021FCFFF30FF060000FA00FFEFFF00FFE70FFE61FFC076F807FF1627F007F9E0FFE1C38C7C79C003F81FFF4981E0000F0001FFFDF00FFC007EC03FF80F3E11FFE3DF7E01E1F43FFE107C67C7E8C1FF01FFE03E7C001",
	mem_init2 => "1FFE23FFF07C1A0F8003907F201E7E31AFC73E0007C378FEFE42EFCF8F6863FF81DFF032FF00E3FF8C7FFE8FFE01D8425FFF004F14987B000FC663CEA0E1F080FE880FFC00FF1038F003CF000F0070F1FF0FFF001FC007FE00DFFBE08FFC09F83CFF81907C07FF800418007F6007860C73C007E8003E43F3E7F80FF90C7FF01F7999F3FFC03FC7C37E31C3E23FE401FE6019FE1CF9E19F0E18FF010FF807FFBA03B8023FFE07F8006F980FFC9000FF0019FC0F3C1C7E000FF7C03FFD06FBC70FF0E1FE81FFFE643074011FC07F300FF7C1F80C8003E001C1C1FFC00FD800F9601FEFF07FF805FE383FE21E3F0FF800C002F80FFC00FFE03F0C02401FEC1FFC03",
	mem_init1 => "9C7CFF083FE003E7FF7E3FC003E3E2D701E2E01F380001FF07BFC01F1C23FF8F3FE1A6F7CFFFFE000EC1CF9C41FF8873F161F00001DF827E7C0EF860F880EF87FC60FFC0FFF140F801FFE03FFFE011F866E39F3FF01C3C00FCE0001FE03FBC239F1F3E0007F800183FFFFFE0607E267FE019F01E603F8007F9878CF988807FC181C3EE03FDF01CE3667E04BF801F8339FFFB8086063F99E3FFDC7E00006FCC0FFC0CDFEFBE1FC620FE79F180791079FE001FFF8CFFFC07863DFB00E7F82FFBFE07907801BE01DE719FD767C0780023E10C0CDCCF8F8E859FBFF19F8303E067B39079F30663C383FE307C0F80FE00008789827000300FF010C0EFC0007EE3FC1F",
	mem_init0 => "C24C7FF3DF11F0000FF80C207FFF873FB0FEC5C0748EF061C0F800019C77080FFFE19FDE7F03F09F01EC18373A18207F9CC603FC7E33918FE03E01C0F7830DF7C0000FF631C1FE079C7C0C319F80F03DE0C363F00E00FC0C703F81E21FC0CE23F0380728184F3F8000FF030C03F8009F81FE80FFC00FFFFFF8003C004707FFFEFFBC07FCFFFC01FC01FFFCFE001F800FC0FFFE1FE003E03FFF001E007FF67F0007E000F07CFFC3F3007D011FF003C01E1E03F801F800FC03FFC1FD803F805FE00F831FFDFFFC000003FC04CFFFFE000781827E800E00F9E07FE00E000FC0018E0FF863FC0077C0170CF8780FF803F007D804FF07FF80FF300FF043C61FFFC7FF",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a269_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a269_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a269_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y41_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a317\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "F003FC01FFC00000FFF9DF80FC1FFC00FFC000003FFE01C6FF81FE007FE101FC7F7807E01FFFFE00FFE183F80FFF81F00FFFFF000FF800FF2FFF003F80FFFE007FFE001F03FF807FFFFFFF0021FF00303FFFC003007FFF803FFE000373E7C23FE3FFFF0070FF801F3FE3001FE003FFC03FFFC00001F7333FE03FFFC03201E0100FFF0001F0037FF03FFFE003E0003FF1F03FFFF0079FF80003FF3E00F0063FF803FFF80007BC07E07A07FFFF0183FE00003F0FF01001FFFF01FFFF00001F81FF1801FFBF00FC3FC00F1FC07F8F803FDFC07FFFC0019FE07F87C03FCFE01FFFF00107F80FC3F81FC7E01FFFF001C7F803FFE00DE1FC0FF3FC00007C0FF07E00F8",
	mem_init2 => "FF007FFF803FFC0037F40437FC0FFFFE0030FE003FFE403FFE063FFFC0007E070FFE03877E03FFFFC0083F000FFFE007BF31BFFFE0007F8003FF0083FF80FBFFF0001FE003BFF0031FF803FFFC001FE0007FF8001FD8FBFFFC0007E001FFF803FFF801FFFC0001D800FFC0001FFC7F8FFC0001FC003FFF000FFF01FFFF0007CE0009E71FF8F80FCFFFF8000019FDDF01D8FF80FC9B005C8008FFFE0009FF01FFFE001CFF80FDFFC0FFFF80001FFE88F9C1CFF800047FFFC003C0FFFF001FFFF03FE0007FE0061CC05FF9F803FFFC010001FFFC00007FFF0001FFFFC000007FFFE0003FF9C000FFFFFF3F00003FE01FFFE71FB000007FFE00001FFFF000C03FFF",
	mem_init1 => "C001FFFF00003FFFE00783FFFFC0001FF000CFF803C7FF00800FFFFC000003FFF0000FFF80001FFFFC0000FFFFC0001FFC00007E00F1FF81FC37CFFE01C0077FF80003FF8000193FFE0000FFFFE0000FFFF0007FE03F3E00FFFFC03E3FF00780FF0001FFF1C00FFFFF870E1FFFF00001E3C1003FFFF00F007FFFE00403FC07007F07F03F01F00FC07FC7E31FF7DC0001E3C1800F8FFC01007FFFF00001C7C7003F03FC3F00FFC7C03F81F80601E78000FBE0E00F81FF038C3FFFF00400E7FF1F1E07FE3F1F3FFFE38F83FE07006787C01BC3F80FC03F83E18F61FC03E03BEFF3E7E3FF03C7DFFE3CF000FFE7C01FCFFC07E0FF01F83FC0FC07F0FF00703FE1FC",
	mem_init0 => "70E071F1E3C3FF3E000070FFE3C1FBC780001FFFF000F9F83987FE05C03FF7F00E001FFDC0000F0F303C3FFFE0C00FF7FE0003FC700003FE0E00FF03E23FC3D01FC0001F780001BFEC023FFFFC0003FFFF1F00F8380001FFB3807E01FE7F00600F701003FE1E007F7BF07F01FF1E207FFEF7C0470780007BFC383F00473DE0000F1C00047DFFF00C03FFFE000C3FC007FF300041C7E0007BFF000307FE03F80001FFF80001FFFFC000FFFF0000FFF8007FFF8003FFFC001FFFE0000FFF067C07982FFFC0003FFFFC407FFFF0001FFF80007FFC003FFFC027E3FE001FFFF80186FF01FF843800FFF00007FFFE781FFFF0001FFF800187FF801FFD800703FE01FF",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a317_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a317_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a317_PORTADATAOUT_bus\);

-- Location: LABCELL_X33_Y37_N36
\aud_mono~141\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~141_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a269~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a317~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a301~portadataout\)))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a285~portadataout\))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a269~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a317~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a301~portadataout\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a285~portadataout\))) ) ) ) # ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a269~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a317~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a301~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a285~portadataout\ & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a269~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a317~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a301~portadataout\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a285~portadataout\ & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001010101110110000101000010001010111111011101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a285~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a301~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a269~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a317~portadataout\,
	combout => \aud_mono~141_combout\);

-- Location: M10K_X49_Y22_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a397\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "0FFC7F1FC1F83C0000FFFFFFC0001F0001FE3FFFC0001F83F8FE0007F03C0781FFFE0300003FFFF07F078000180FFFFC1803C1F83C0FCFF80600001FFFFFF8003FFF001FFFFF000007FFFFFFE001FF0000FFFFFFE0007FF807FF01FFF0003F807FFF8007F801FC001FFF0007C001FFF801F00007F800FFFFE0FE000FFE007FF801FF0007FFC07F0000FFF0007FFFFFF0000FFFFFFF8003FE000FFF1FFF8000FF80FF80707FF801007FFFFF000003FFFFE1FFC000003C3FFFFFC000000000FFFFFE0000070FFF8018007FC7E003FFFE0000007FFFF03FE00000001FFFFFE00004FFC01FFFFF00C003FFFFC07E00FF8FC00FFFFF800003FFFFF80FC03F803E03FF",
	mem_init2 => "FFE00000FFC0FC0FFF8000007FFFFF800007FFC000FFFFC00003FFFFFF000000000003FFFFF80000FFFE0007FFFC000003FFFFC00007FFF0001FFFF80000FFFFFFE00003FFC0007FFFFC0000FFFE00007FFFF870003FFFF00001FFFF00003FFE00007FFFFFF80000FFF8001FFFFF00003FFFF8000FF9FFBE0007FFFC00007FFFE00007FF000007FFFFFE00001FFFC003FFFFC0000FFFFF000038FFFFC001FFFE00001FFFF000007FFF0001FFFFFC00003FFFF0001FFFF000007FFFC0001FFFFFE00007FFF0000FFFFCF0000FFFC00001FFFFC00000FFFC0007FFFFF8000FFFFE0001FFFFFE0000FFFE0003FFFFF0000FFFE30000FFFFFF0001FFFC0001FFFFF8",
	mem_init1 => "000E1FFFC0007FFFFF0001FFFF00007FFFF800061FE7C0007EFFCF00007FFE00000FFFFF00000FFFE0001FFFFFE0000FFFF0000FFFFFE0003FFFF80007FFFF800007FFF00001FFFFC00001FFFC0001FFFFE00000FFFE0001FFFFFC0001FFFE0000FFFFFE0007FFFC00001FFFE180007FFFC0003FFFFC00000FFFE0001FFFFF80000FFFE0001FFFFF80000FFFC0000FFFFFF00007FFC00003FFFF800001FFF00003FFFFF000007FFC0003FFFFF00007FFFC0000FFFFFC0000FFFF0000FFFFE00000FFFC00007FFFFC00001FFFC0007FFFFF00007FFF80000FFFFFE0001FFFE0001FFFFF800007FFE0000FFFFFF80003FFF8000FFFFFFC0007FF000001FFFFF800",
	mem_init0 => "07FFFE0001FFFF800003FFFC0001FFFF80006FFFFFC000E7FFF80060FFFC0000FFFFFF0003FFE000003FFFF000001FE00000703FFE000000FFF800380FFFE0000003FFC00FFFFF8000C7FC00000FFFFFC07FFFF800FFC003FFDFFFE0007C000001FFFE01F007FC00001FFFF000FFFE000007FFE0003FFFFC001FFF807C007FF0000FFFFF001FFE001E01FFE000001FFF000FFFFFDF01FFC004001FFF800FFFE000007FFE0003C7FFE000FFFFEF807FF001F007FFE003FFE7E1003FFC000003FFE0007FFFFE0007F003F001FFF800FF9FE3C00FFC003801FFE00071FFFF800FFC07FC00FFFC003E1FFF801FFC3C08007FFC0000FFFFE006FE1FFE001FFF007E0F",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a397_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a397_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a397_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y23_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a445\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FA0814663BE4C96381F0105CA263DFB18E0F138E1D03FC1E78807034001FE01FC003FBFC1BC1FFFA0060303FFDE378067FF8023E01FFE003FC801C003FBF3806010FFE26F300FDE7C0E01FF180300C03FFC033011CF80019EE7FC001C2780F8C1FE0FD8040CFFE3F108806FF803C020CE00003818F1BFE0037FE60C83FF190003000F7E80FE701FE1107F1FEFC381EFF1FC030FFF8C30E07FFFFFE0027F3007E2FDEFE000670FE7C27F0BC7F07E0F27FE7C70F47C7F8188FE45FF863F1F7FF00087C0F93807BFF80701C0843F43C0383583E03C30C3CF79CFBE101C0FCC5C0C07C19F0F90003F3FC6F02107C1F3DC39C1F8F81DFFFE090F07FDB00007FF877FE",
	mem_init2 => "00067800FF001F3E1F1FFF127F807FFFE003FC037F78F83F00CFF8063870E1F3603F0F000380C3BFE003F0F000C401FFF070FFF07FFC001E7E4000000317E001BF821F8003FFFCFE0000FFFDF8007FFD800000FFFF007000FF9FC000FFFF0106E1FBF000019C07B00FF83FFF0000FFFFF0007FFF80E003FF3EC01800FF80FC037F7FC0178078C0F003F01FE00FF4FFFFD1C7B81FF0001FFF97F9B3F1BFE00021FCE31F000FFE00000C1FFE017000FFFC0007C0FFC0038047FFC007FE7FFC1C38FE7FC000FFF87FC007FFC000400FF701F8006FFC0001C03FF8038007F818003F8FFF8F1FBC0FC0007FFFFFF007FFE03E0187FFC0F8001FFF07EC007FFE010780",
	mem_init1 => "FFF01E02073FE0030C07FF8879F07BFE01F7F03C7CC7FFE0F8011FFF03F5C03CFF07F3C0FFF81FC701BFF0181007FFC078F81EFF01F9E07C1867FFE0FCF39FBB91F3E03E3E07C780FFF9CF8F33FF707E1C77F7C0F0F9DFFBB3E1176D9CECC64EF0CDDF1F99FFE0FF4000FF0001FC00FE01CFE0FFE007FF8000FC003E07FFE0FFE1C0FF8001FE403FFFEFC03FF0C07F0007FE02001FF7F03FF0F038C00FFE200F1FF3803FFC201FC01FFF000003FFF01FFC180FF001CF8003C7FFE00FFF0007F83FFFF80003BFF801FF0003B800FCFFC0C0FE0007FFC000FE0FF07F000071E020FF00207F00700FFC003DC01BFFE0001F87FC07F80638781F1FE0181FE01C03FF",
	mem_init0 => "800E700FFFE38801F99E01FF800F1C07C1F0CC00FC0000FFC003BC03FFFFF000FFC0007FC0038603E4F87FC07FC0007FE0007F007FC0FE003FFE003FF000E22207007FE03FF0F1FFF0003F330FE0FFE7CDFE71FFF3E01FFF03853FF807FF3C7FE0781F1FC380FFF80FFF0003E0787F1F8000FFF80F9E0007F0F87F0FFF087FF81FFF0000E07E7F0F830E7F8C1FFF0001F0FE3C07C78033CE0FFF8040E03F1E07E78638C70FFF9800F07F1C03E7C6306F0FFFC880233FFE03FFC318C38FBFCE00783FEE63FB70383F0F98E5E473DE3376E32718219F86E4403C1FFC031FF0001FFFFFF8000007FC00DFF001C7FFFFFC000007FF80CFF801E43FFFE0000000FFC0",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a445_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a445_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a445_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y24_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a429\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "07FC00EC1FFFE0006000FBC007FE00FE07FFF00600003FE001FE007F0FFFF1C211803FE001FF003E077FFFE3000007F0007F803E01FFF86380C03FF20EFF001F013FFC73820073FE003F801F01FFFE33F66037F200FFE20FC007FE3FFB003FF00001F30FF07FE005FA383FFCE038F383F071F31FCF8011F800003FC7F833F30FFFCE1FFC310C3FC1FC70798F33E00F7C31C04FF09F1FFDC11FF263FC19F907F800FE08FFCFF8001F003F33FC61C7FC1FFFCC0003FC07C3FE0003CE0FFFFE0000CC00C1FF0060FF07FFEF0030FF80006F8020FF00FFFF80006707E07F81787F807FFFC0002381FC7BE03C1FE01FFFE0103FC11C39C01F3FE03F3E781C01E00E19",
	mem_init2 => "F00F19F007FF8F0000F0061FF8070DF0079F8C0300FC0780F807FCFC03CFC7C0007E0180EE0183EE11FFC301803E01C0FF01F83F81FE70E4201FF0811F807C7D80FDE5C080DF84F018E2FC06623F8670200FF003FFF803FFC003EFC0003FF9801FF8333C78000F78003F7C001FFC0001FC001FFF0001FF9001FFF801F8001FFE0000FFB8C87F0FFCCF80007FF8043F9F4CC180407F184EFF0007FFC0E41D87FE1F8007FFE0001FE40E07E06FFCF0001FFF003FE0673C33FC0F33FF07F0203FF87F80000E7E0003FF1E00040FF1E60079FF801003E7F9C1F81CF38F1FE1FF007BFE003F0FFC0003FC3FE00E7FE7FE0007FFF07E06FF7F800007FC3FE7047FC007",
	mem_init1 => "FFE03E01FE0787F90FF001FF1C3F001FFFE03801FE0FF9C007F03FE0107D803F83F07803FC0FF92E07E01FE0FE0F007F06180203F81FE03E03783F80FC0FF03C03F81F01F807F0FE03F80F03DE07E07E03980203DE03F07E03FC0C01CE07F03C438E0E01FC03F0FE21FC1E01C603C03F03FC0C018607E07F31FC0F3CC307F03F3DC70F9E6203F031BEEE0FCF7183F81FC87E07E071C0F018E67F07E798C1FC0FC47F07213B9CFC1CEF3E07198FC07E0FF03F31BC1FCE3C06381F01F8C7F87E03FC3F83FF80F00FF464003FC7001FC07FFFC006C3FE3F307C1FF81F80E00FE0186FF008E3FE04007F1FE03FFFE007E001CFF80063FE03801E1FFC1F80030FE001",
	mem_init0 => "9FDC0001FE0008FF03FE0FFB0E03F001C7FF0000FF07FC00C3FE03FF041FEF0003FFC001FF9FFE0001FFE3FEB7800F7803FFF003FC01FF0000FFFBA0C3C01FF003FFF003F823FF00041FF80073F03FFE003FC01FE003FFE00603FF801FF067FC002FDE3E00FFF821800FFF003FE07FF8007F9FFF800900FFF800FF0FFC03FFE007803FF30800FFFC00FFFFC0000FFFE0003F703FFC01BFFE003C007FFF803FFE0004001FFE00FFFE001FC0001E407FF8003FFC03FF800FFFE007C01FFFE000FFF0000003FFF007FF8007F8003BFE07FE0003F000FFF01FFF7800F03FFE8001FFFFE0000FFFF9804707FC7C07FCF17B81E000FC00003FFFFB806C0FFFE0000DE3",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a429_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a429_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a429_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y24_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a413\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFE00003FFFF801BFFFE003C7FF803F03F007601FE07FF9E001F87F803F007F87F800000BFF80001FFFC0004FFE00001FFFFFE1E000FFFFE0003FFFC0010FFE000031E03FC3E0007FFFC0003FFFE0000FFF81F01F81FFFFE0007FFFC0003FFF80400FFFFE001C01FFFFE0019FFFE00001FFFF0001F0FFFE0007FFFFC0003FFFE0001FFFFFF00003FFF800007FFFFC00603FFE00007FFFEF00003FF800070FFFFC0003FFFE00007FFFFE00003FFFE0000FFFE1E00E3FE0000007FFFE0200F1FF800047FFFF00001FFFE6003F07FFE0000FFC7F8003F0FF000387FF040007FFFFC0C007FFEF803F87FFF00003F8FF800780FF004007FFFF800009FFF3C03F9F01C",
	mem_init2 => "0000FFFFE000030FF000031FF9CC000FF7FC000703FE380001FFFE00003FFFF2001FFFE000001FFFFE000C01F8700C07FC3F0000F87F81E00C3FCFE0003FFFF000030FF83C1FEFF03C0067FCFF80007EFF01E03FFFC7E0000FC7F8FC0787F07C0783FC7E0080F83F83E07F07C0400FFFFFFC0601F0FC1C0FE1F8FE0001FF0FFFC003FFC001FFFFFFC0003FFFFFFC001FE00007807FFF0000FC03FF803FFF80000003FFF8007E000FF8003FFC001F001FFF803CFC01F80007FFFC0000007FFE00FFB0E3FC000FFCFFFC0007FFC01FFFCFFC0007FFFFFFE00001C0000FFFFFFE00003FFF807FE33FF00007FFFFF00000FFFE808FFFCE000007FFFFF800183F8000",
	mem_init1 => "EFFFF0000001FFF1FFF86F01E0003FFFE000007CFFF807FEFF000001FFFFF800003E00FE07FFFDE00000FFFFF800888F003FDFFFFC00001FFFFFFF3202E0000FFFFFFF800261EC0FFFFFFE1C0007FFFFDC0001FFFF0267FFFF800001FFFF27FFC0000C00FFFFFF0000007FC700FFF80700000FFFF9D801E1FE77C0FFFE00003E3FFFE0FC0600401C7FFDFFF000000473FE1FE1F93007C0FF7FF0001FF1C07F0388F80003FFFFFFFE0002000007F87FFE21000C07FCFF0000FE07F3F80F1FC0381FE1FE1F81807C0F00FC1FC7E00007FFFFF007807FF8000FFC1FFE0003FFE001FE3C07F0003FFFC03E000FFFF003F1FFF804001FFFF001F00387FC003FFFF000",
	mem_init0 => "000FFFF800FFF0000F803FFF9C007E07FE00007FFC0000FC0FFFE0003FF80038003FFE0001FFC0FF80001FF803FC001FFF001FFFE003E00FFFFE000007FC000007FFFF00003FFF07E01F07FF803E3FFFC00007FFFF000461FF8C0001FFFFF8001DF387E1F80FFFE00C1FF9C7E001FFFF000781FFE00000FC7FFE00003FC1E0000FFFF81800F881FC07F87F801F00FFDFF001F81FF03C00FF80E000007FF1FF01E001F8000FFFFF80007FFFC003FE3FFFC0001FFFFFC0000FF00023E7FF000000FC7FFF80007FC000001FFFF0000003FFFFC003FC080003FFFFC000003FFF000FFFE3000003FFFFFC0001E1FC07E7FFFE04001EFF83F1FC0FFF00003FFFF80000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a413_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a413_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a413_PORTADATAOUT_bus\);

-- Location: MLABCELL_X52_Y26_N39
\aud_mono~143\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~143_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a413~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a445~portadataout\) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a413~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a445~portadataout\ & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a413~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a397~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a429~portadataout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a413~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a397~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a429~portadataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111010101010000111100000000001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a397~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a445~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a429~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a413~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	combout => \aud_mono~143_combout\);

-- Location: M10K_X26_Y38_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a477\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005500055455DD3101554555500045004555150005155000555500145140015515774555515554545555300000051555555540055001550015551555445500000CC0CFC003C3FFC3FC00FF00FC3FFC0FC00FF00FC0F0F0FFC000000C00030FFF0FFF0FFC00FC0FF000C003C0FFF3FF003FC0FF0FFF03F000FC03F03FF03FF00FC00F003F003F03FFC0FC0FFC0FF00FF003C03FC03FC00FC0FFCFFF3FFC00FC00F",
	mem_init1 => "003F00FF003F00FC00FC03F003FFFFC00FF00FC03F000C003FCC3C00FF00FFC3FF03F00FFC03C00FC03FC03FC03F003C00FFC3FFCFF003FC03FC03C00F000FF03FC03FC0FFC03FF3FF03FC00FF0F3C0F000FF03CFC000000F0FFFFC3FFFFFC0F0000000003F03FFC3FC0FCFFC3FFFFCFF00003FFC3FC000000003F0003F00F3FFF03FFFFFFFF03FC0000000030C00003FC0FFFFFFFFFFC00000FFFFC00FFF000FC000300003FFFFFFFFF3FF000FFC000FF000FFC300FF0F3FF3FCFFC00FC0000FFF000000F03FC000003003CFFFFFFFFFFF000FFFC0000000003003FC03FFFFF3FFFC3FC0003FFF00003FFF0000F000000FC03FFFFFFFFC00003FC000003C03F",
	mem_init0 => "3FFFC00003F03FFF0FFFFC003FFC00000FFC000FFFF003C003F0FFFFFF000003FFF0000300000FFF0000FFC03FFFFC00FC03000FFFFC03FF00003FC00FC00C03FFFFFF0FF00003FF00000F0003FF0F003F3FFC03FFFC0FFF000FFFF003FF0000FFFF0000FC0003FFFC033FF000FFF00003C00FF0FFFC003FFC03FFFF00FFC0003FFF00000C00000FFC003FFF003FFFFFFFFC00000FF000003F00FFFFC00FFC000FFFC0FF000000FFFFC003FF0003FC0000FF003FFFFFFFFC3FC00FFF0003FF000FFFF003FFFC00FFFFFC03C00000FFF000FFF003FFC000FF003C3FFFFFC0FFC0003FF000FFF0003FF00003FF000FFFC00FFFF000FFFF000FFC0000FF0003FFF0",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a477_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a477_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a477_PORTADATAOUT_bus\);

-- Location: M10K_X5_Y44_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a461\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "1FF87E01F00783FF0FF03E01F00FC00807F83F09FF7FC0FE03C03E00FC3FF1FE03E01F007809E07FE7F00F803E0FF07F01FF8FC07E0FF03C00FB0FE1FF07FE003030F3F3E3C7000E3C380061C1C39FFF1C1C3000E1F3C7079F3F1C3800E0E3C3C71FBFF87800E1C3EC0F0C3FFC6031E1E7C1001E3FFDF001E3C7CB0E043EFDFF61C7CF0014187C79F8E3FFFF80020C7FD98063FFDFD2040CDF3870619F9E2C065CFF706000F3FFE000007FFBC04033BFFE00003FFFF040003E1C0018FFFFC0007FFFEE20001FFFF80007FFFE0000E7FFF180003BFF003001FFF0000F1FFE0000FF9FFF00001FFFE40279F3FF800F1DFF006201FFFE080207FEF86000FFFF0330",
	mem_init2 => "07FFF800703FFFC0000FF0F8703C7FFF80381FFFFC0180FFFFC7C003FFFC00300FE7E780007FFC3C0E077FC180007EC6000007FF7F80007EFE380003E7FFC0003EFC7F0003FBE380007FC6000083F7FF00019FFBFD0009FFFF0CCF02FCFC0003E7FF8F000C7FF8E001FFDFC0001FFDF870108E7FFE0C00CFFC0001E7F90600186FDCC081078CE819DE7FB9E033046FFE48007CFDFB3CE7FF8F108077FBC018077C7C9EC0F9FBF217B9FFC680801FDEE018CB9FFE3C00FBFFE01001FFC11C061BFFFFC000313E0F00007FBCC0023FC3198E00FF3D80003FF0830436FFFFE0408FF87F80007FFC10007FFFFFE700FFFF1B0007BFE0E0003FFFE00003FFF9F00007",
	mem_init1 => "FFFC30E0FE1E0001FE1FE00003FFFFF0400F1CFC80407FFFF8F00F81E0000F3FFFFF000018710E0067E1E001E01C7FC0007F7FFE000F7FFFE7007FE1871C0FFF79E0038FFCFF00C03EFFF10103F07F00000EFCC0007F39FFCE003F87F8208F0FF7C0007FBFF84187FFFFF80003FFFE0A07F03803000FFFE1E0061F1F80000FFE1C00407FFFE00061FFCF87003FFFFC0E07CFFFF7C7FF87F00067E7FFC0101DFFE18000E3FFC7803FFDE0003E867F19C067F9FE03FDFF71F01C2FF1FC46001FFF980047FFF0E071FF8FC0F004FE3F000007FE7C8080FE03F9CE03FFE60C43FFFFF03887FFFFE0261F8CF0391FFFB000F87F8FE60404FFFF00030FFFFE0E601CFF",
	mem_init0 => "F201F7F7F80E07C3C7F81E0FFFFF800067FFE0018FFFFFC018073DFE0001F87C03C087E1800007FFE300801EFF9C00003FFF70040CFC0F870F7FFE7C0000FFFF3C71F7F38003C3FFFFC1A00FA7F807807FFFE32701076D800F83EC02318F78F00078FC78F0218FE0F803C078C1FE62067F87FC3FC1CE660EFBFC183C3CFC0C707F03FC38DE3067F0C311F01FCC7C67F07F01F1C7E0FF83C7BB8739CF8E21C7731F38F81DF07E23781F3CFD08787E03781FC8F9CCF06F82E7CFC10607807F03F00F8106CDE03E73C81C60FC0627987BCC2166FCF3E3313BCCCE66E278F39BE304E36337791388E3EE43CF9B0384799E6E436796390678DE4CB1B018910D86CC7E",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a461_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a461_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a461_PORTADATAOUT_bus\);

-- Location: LABCELL_X31_Y40_N21
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w13_n7_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w13_n7_mux_dataout~0_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a477~portadataout\ ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a461~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a477~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a461~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	combout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w13_n7_mux_dataout~0_combout\);

-- Location: MLABCELL_X34_Y37_N0
\aud_mono~144\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~144_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w13_n7_mux_dataout~0_combout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3)) # (\aud_mono~142_combout\) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w13_n7_mux_dataout~0_combout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( (\aud_mono~142_combout\ & !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3)) ) ) ) # ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w13_n7_mux_dataout~0_combout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & 
-- (\aud_mono~141_combout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & ((\aud_mono~143_combout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w13_n7_mux_dataout~0_combout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & (\aud_mono~141_combout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & 
-- ((\aud_mono~143_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111101000100010001000111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_aud_mono~142_combout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(3),
	datac => \ALT_INV_aud_mono~141_combout\,
	datad => \ALT_INV_aud_mono~143_combout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w13_n7_mux_dataout~0_combout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	combout => \aud_mono~144_combout\);

-- Location: M10K_X41_Y61_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "1FC1FC0F80FF0001FF0000FF0E78007FF8003F80FE01FFFF001FFFFBC00F87F806C3F8063FF00F807FFB861FFEE01F807FF803FF8002FF01FF801FFE007FC07F800FFF8007EFFFF006739C003FFF000FF81E4001FFF041FF41A07C07FF007FF0001F20FFC60FFF400FF80FF009FFFC31FF17F807E1FF803F8FF803FC07C018E7DE60FFE0407E03FFC00FFE000FE03FF001FFE047FE11F8001FF800FFFFCE0200FC0007FFC403FFF200043FFE000FFE007FE07FF003FF860FF807FE003FF003FF803F0007FE103FFC03F800FF801FFFC103C6FFF00183FFC8007FC007FC0FFC80FFFC61FFE079EC07FF007FFE001E303FC001FFFC0F71C3F8101FFFC043FE201F",
	mem_init2 => "607FE001FFF00FFF03FE001FFC1CFFF03FF001FFC00FFCC04F000FF8007FFF812007FC0F879FF0803FFE0003CFF8001FFF0021F7FE0007FFE03439FF8003FFF0003FFFC000FFFE0007FFF8400FFF0187E1F8001FFF8001FFFE0001FFF0007FFF0047FBF8000FFF8003F0340C1FFFC00FFE0F9800FFF81F0F07E1E03F7C003FF007BE01FFC01FFC01FF801FF007FC007F801FFF87F8003FFC070600FFE0387C003FF1039001FFF00FF00FFF001FC01FFC03FE007FE01FF803FE007F800FFF83FC001F1F7F83F820FE001FC00FFC03F800FFC03FF207FF001B701FFFE001000FFE07FF803FF01FFE00FFF007E001FFF87FFC03FF0027F007FFC7E00003FE031FC0",
	mem_init1 => "79C01FFF81FFF8380007FFE03FFE080001FFF005FFE40001FFF8000FFFC001FBFF8FE7FFC00078FFC107FFF0000FE9FCFFFFFC000FFE007FEFFC00003FF07FF3FF00001FE00FF9FF80000FF007FC1FC00001FFFFFE7FF80000FE003FFFF80007FF03FFC07E00001FE39FF8FF00007FFC11FFE70001C07C17FE03F10001FFF80E01F0003BFF803FF018007F1FF0FFC01FE0079FFC007FFFC003FFFF007F81E060E0077E0FFFFC001C3FC00F3FF8017FE0001FF1CF0007FFFC40700FC003FFF0007FF84007FDFF07F801FFBCFFC78007FFFE001FFCE007FC1F03CF7000F47FC7C001FFFE003FFE0003FF3C00FF8070007FFFE00380FF0C3FFC0001FF0F300FE070",
	mem_init0 => "7BFE03E381F1FE063FFFC000FF9F001FC0783CFFFE0181F83FE00FF9C000FF878E0FF8C018FFC781C0787E00FF03F0403FFF820FF03C003FCFC180E01FFC5FCFE0007FFF8F07E0F000FE0F83F0F07C383FC3F00183FFF80FF01003FFFFC7003C00F83FE1F801C3FF00C1FE0000FF3FC47E1C00FC3FE0FC01F0FF08C0FE01E07F83F81F80181F01FC7F80700FE3FCC7E0003FC3FC0FC03C0FC1FC0FE03E03F83FC1F01803F39F07E01E03F03F81E01E07F81FC0F80001F03FC0FE03C03FFFE0B8038C7F01FC7F00807F07F1FC03C07F83F80F00081FE1FC0FE01FE3FF803FF03040F3C7FE03000FFFFFFB00000FF01DFE7008E3FFC3C0FF001E41FFC07007D80F",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y61_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FE3FC00007FF01FFFC0001FFF300EF1F801F9FFF007007FC07F87F801FF7FF01FC07E00FFBFF80001FF007FFFE8001FFF7C00F80001FC3FF00000FFC00FFFFE003F9FFE07FC00003FFFF00003FFF887FFE00007FF807F9FC8001FDFFF00400FF00FFFF80027FFEF83FF00000FFCFF90007E00F8FFF80000FFF00FFC08007F01FF01F807F801FFFF8007F3FC0FFDBE003FFFFFB2000C7901FFFFC00027FC07FFFE00001FFFFE08003E07FFFF80000FF80A07FF80007FDFFCFE00E00FCBFF00001FFBC03FF1F807FCFF80FE03C00F83FFF800003FC0FFC3E087F1FF03F80D80077FCFF803807F01FE1FE01F03FE07FF800007FC0FF03F00FE0FE07FC0000F01FCB",
	mem_init2 => "FC01C03FC3FF7F800807E07F83F007C0FE07F83F00FC07E1FE01C01FC1FE1FC01E03F81FC0FC01E0FF03FC3F00FC07F0FF81E00FE0FC1FE01F03FC1FC0FE01F03F81FE07C03E03F87FC0F847F87F03F803C07F03FC3FC0000FE07FC3F007C0FF0FF03C01F87F81FE07C03F81FC0FE00007F03FC7F80780FE07F81F807E07F87FC7801F07F81FE03C01FC0FF07F00003F83FC7F007C0FF03FC1F003E0FE07F81E01FE0FE0FF01E01FC0FE0FE01E03F81FC0FC07E07F03F80F80FE07E07F01F00FC0FE0FF01F01FC0FE07E01F03F81FE0FC03F03F81FC0FC07F07F07F80F01FE0FF07E01F01FE0FF07E00F87F80FE07E01F03FC3FC0FC07E07F03F00F00FE07F83",
	mem_init1 => "F01FC0FE07F00FC0FE0F80FC07E0FF87F03E01F03FC0FCFF00F83F83F83FC0701F81FE7F80FC0380FE07F01C3FE0003FC07E03807E03F0FE0FE01E1FE00F8FE01F03F87F01F81F03F80780700FFFF80707F80780FC0FC0FE00007F03FFF801FF0807E07F87C0FF00007FC1FE1E01FF03807C1FF0E3F8000FFFE0001FF801F800FFFC0CFF0003E1FFF8007FF803FF007FF003FE003FFE3FF000FFF007FF803FFFFFE003FFFE01FE007FF8007FE007FFF800F81FFC001FFC03FF8010FF80FFC0043FE07FE03FE0003FE007F80FF03801FF03F80FF03F803F8003FFF00FF01FC7FE01FF800E001FF800FFF800FFC03FFE03FF803FC01FFF807FC000FFFE07FFE1F8",
	mem_init0 => "000FFF81FFE00000003FFC00FFF800FF807FFC3FFE003FE01FFE00FFC007FE003FFFFFE0007FC007FE007E000FF801FFFFE000007F807FFF8003FFC003FF8FFE000FFC00FFF03FC003FF801FFF80030007F003FFF801FC0078001FFFE000CF0003FFFFE000FFF001FFE3FF8003FC007FFE07E000FFC007FFE03FC001FE007FFE001C07FE007FFFFE000007007FFFFF0001FF0007FFFFE00000000FFFFFE00000F8007FFFFC0000F8007FFF1E0003FF001FFFFFF8000FF00FFFFFC0007FE001FFFFFE00000F01FFFFF80000FF800FFFFE00001EE01FFFC380003FF000FFFFF00007C001FFFC00001FC000FFFFFE000000007FFFF80000FF8007FFE1FFC000000F",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y64_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FF005E70003E43E1F877000FFFFE1CE0C1807F839E7FF00001FBF87F800403FF9F80FFC00C03DB6FF19F8003FDFC07F80F643FC5F781DC0600BFF03FC0E001FE7B801FE00009FFF00FCE0003FFFF801DE0003FE7F3F8018003FFFE0FE100203FFF81FE020001FFFC09FC00403FFFC003FC003FCFF80187C003FE3F8802FC001FFF803E0F9C03FFF007F833801FFF80FE240F01FFF00FF982007FFE01FFFC0003FFE03F079000FFFE07C3FE000FFFE0180FC001FFFE07FFC0001FFF001F7F8003FFF80FE7D0007FFF86FCF00007F380FF000083FE7FAFF000301F8FFFC0000FF3B0FF900007F8739FF601CF0787FFF800013FE1FFFC000FFF80C1FFF8000783E5",
	mem_init2 => "E0180F2E01FFFC000FFFB080FF180007E5E1F8071E0700FFFF08063FC040FFFC0007F1F8F01E0E4F81FCFFE00E4FE1007FFC0003E3F8FC731E07E1FFFFE00F0FE200FC7E1CCFE3F0787E0703C0FBFFF0030FFE001FFC0000FF730EFE7E006067FFF00303FC039FFF0001FE7700FE63804C27E3FC03A1FE0333F700001FE0603F66F01FE3F9FE03F03F80FB9FC0011FF2301FF87809CCF81FC0780FE079FFE00143FC221FFC3863FC1FFBFC2001E83FCFFC0003FC6E03FE6620CF3F9DFE1BE07C01FFFE0000FFF01BEFEC019FE7390F7000C0597FFFC001DFE230FFF00003FF801FC67800F01FF80F003FE430FFAE0C05FF807F2FE001E67F8DFE40381FF03F70",
	mem_init1 => "0100FF01FE9FE080CDFF1BFE43101E343FF8C001FDC731FFE0000FEFCB1F802201FE3FFC000119FC07FDDC0C1FEFC3BFE7C00F80FF3FD8031FFC1FFFF800E1FFC17FDE42001FC1FF01FC07F80F7FF80003F807E3FF006209FFF23F807F01FC1FF80003FDFC07FE1C00399FE6FF00603F80FFFFC0061FF80FF9F81060FFC7F80E007E1BFDFF80C00DC07E3FF80001FF8FE73C00003F879E03803F01FC3FF00803FF9C4FF80C00FC0FB03F901C0FF87FF080017FC07FB0F883F81FC0CF20C03F8CDFFB1C003FC0FF07F00003FC0FF07E00FE3FC0FF03C11F83FC3FC00007F83FC1F801C07F83FE1F803E1FF07F81F1C7E0FF0FF00001FF3FE3FE01803F81FE1FC0",
	mem_init0 => "0E07F83FE0F801F3FF87F81F807F0FF07F80000FF07FCFF00047FF07FE1F827F03FC5FC00007F83F87F00181FF07FC3F00783FC0FF07C61F83F81FC07873B81F83FE1800FF07E07F0C780FE06781F007E1FE1FE078E3387F819CC7E73F81FC0FC0001FE07F0FE39F818E07E07E21F81FC1FC07C63F83F033C0700E303F03F80F00FE07F07F31F81FC0E607E39F81FC1FE07E33F83F80FC47E0E633F88F80FE07F03E03F80FC0FC0EE31F03F81FCC7703E23980FC0FE0F701F07B80FC07C07E03FC0D80F707E1CF01FC03E07F81F87F03000FE7F800FFFF07001FFF007FFC001FDFFFF8C7F7F003F81FE7C07F84003FDBF00701FF1003FFBC00FE0F80007FFC00",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y63_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFC1FC001FF800FFFFFF80030001FFFC0F870000801FFFFFFC0000000FFFC000E03FE003FFC0FFE0007E01FFF03E000FFC007FFE3FF0000000FFFE3FC0003FF8007FFF07F0000003FFE00FFC00FF80FFF87FE001FF007FFF80007FE0001FFF03FFC001FC07FFE1F0003FF801FFF01FFE000001FFF81FC001FFE007FF9FC0007E001FFF800CF007FF01F3C1FF8007FF007FF800000FFFC03FF807FF800FFC07FFC00000FFFC00FFC007FE000703FFF0060003FFF001FFC007C000401FFF0003C007FF00033FFC001FFC00FFF8001BFFFF807FC01FFE003FF003FFE00003FFF001FE001FFC00780FFF00F0001FFF8003F8001FFFF000FFF0001C007FFC00003FF0",
	mem_init2 => "00FFF001FFC00063FFFF0388007FF003FF801FFF80001FFF8017F000FFF00FF07FFE0300007FFC001FC003FFFF8003FFC000F007FFF000007D8007FF8007FF0007FFFFF0300000FFD81FFC007FF80001FFFC001FC003FFC00FC03FEC000001FFF000FF800FFFF80003FF8007F807FFC00000FFFE0FFE001FFC001FFFFFF8000007FFE003F800FFF0000FFFFC0007000FFF000F801FF0F80003FFE000FC007FFF80001FFF000FE03FFF8000019FFCFFE0007FF0003FDFFFFC00000FFF800FC007FF80003FFFF00018007FFC003F80FFC800003FFF0003F803FFFE00007FF8001F81FFF8001F007F81FFC003FF8007FF6FFF8100001FFE063E001FFE00033FFFE0",
	mem_init1 => "01F001FFF800FC017FE00001BFFF001F8001FFF0018FFFF0001E71FFF80007C607FF8001FFFE0001FFF8FFF8003FF800E7C607FFE0000FFFE007FE003FFF3001FFFC0000003FFF8001F9C000FF8003FFF0000007FFFF00003FF801FFC007FFC0001FFFFC3BF0001FFE01FE003FFF80003FFF801FFC001FFF8000FFFE000000FFFE00FFFC000FFFC007FFE000078FFFF86001008007FF001FFF80003FFFE01FF0001FF803F800FFFC0000FFFE00FFF0007FFC0003FFF9000001FFF801FFF000FFFF000FFF8000380FFFFE000606001FFC007FFE00007FFFF87F80007FC03FF803FFF80003FFF007FF8001FFC20007FFFC000007FFF007FF8003FFFC003FFF0000",
	mem_init0 => "003FFF0E01800001FFF001FFFC0001FFFC81FF0000FF81EE000FFFC00007FFF00FFF0007FFF8001FFFE000003FFF800FFC0007FFF000FFFC0000C7FFFFFC00001FFFFFC003FFE00003FFFC07FE0003FF8FC6007FFE000007FFC03FFC000FFFF8007FFF0000003FFF0003E0000FFFE001FFF8000007FFF3FC0000F803FFC007FF80001FFFF00FFF0007FF3FFC007FFC80001FFF803FF8001FFFC0003FFF000000FFFE000FC000FFFFC003FFE0000C0FFFFFE00001FF8FFE000FFE00001FFFF1FFE0003FF8F00001FFC000003FFF03FF0003FFFC000FFFE0003000FFFE0000007FFFF8001FFE0007380FFFFE00003FF87F38007FF00007FFFFFFF80003FFC00006",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77_PORTADATAOUT_bus\);

-- Location: LABCELL_X43_Y59_N48
\aud_mono~147\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~147_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125~portadataout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125~portadataout\))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93~portadataout\) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93~portadataout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011110011111100111101000100011101110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a109~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a93~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a125~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a77~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	combout => \aud_mono~147_combout\);

-- Location: M10K_X14_Y47_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a221\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FC47F07F01F83FC63E0FF83F03FC1FC0F807F8FF18F81DE07E03F81F87E00FC0FF03F01F80DC01E07F01F83FC03C07F0FF80F81F810E0FF07C7FF00003EFFC000FCFF8E7C03F07CE3FF0F01FFFC003FCFE000FC7E0FFFFF00003FFFF300307FF03F8FE01FFF18030FFE70023F1FFC00007E0867FFC0601FF80F07F07C01FE0FC0FE01FC0003FFF882180FF31FE0780C7F8F83F0FE781C07F73C043C3B10F33FF00801FFFFC60003707FFBF803FDFF0000F1C00047E7FF0E603E00F81FF0F003FF0007FFFC000FE3E01FE07E00007FFFE0C701FE07F9FC11F9FF807E7FFE00006FFFC0000FFC03F7CC00007FC7FCBF00200FF3FE06807F1C003F4E40081F8FFFF",
	mem_init2 => "E0000BFE3FF0F803E00007FFFC0019FFE1E7FF06001F9DCFF8000007C3F3C00007CFC001FCFE00001FFFF800003BEFFFFC000FFB8007FFC000C7CE7FF01FE07F001FFFF00000F7C7B380000FEC07007FC0FC01FFFEF8202027E7FFC00007FFC07DDFCC003FFFFFF00003FFC0477FF0180021FDFF83F07FE7FBB00005FF000FFFF88E07E0FFF6000C0FF80FF7FE10001FFFFFFBF89FFF600FC1FC1F061FFC38300BFF91F03800F07F80FB07999FF1FCFFF1C007C01E1F0801DE7F867E7F06047FC0FE0EC21E03F91DA0FE78FE07FFFC0000FEFFC1E379F999E633E7F001807F1FCFD9E1E07F873E078F3F07F8798C780CF03F87F01F10DC4FF0FE30F03FC39E03",
	mem_init1 => "8F1F0FF83FC0786FF03F87F80338DE0670FE18F91FE1C707EFCF8FF81EC47C03783F818E0F8F3F03B8F19C38EFF0E707F3E383FF0F781E00FC1FC1FF0FCF1B81FC30EE3873BC3F81F88001DE03F07B3CFC05F031C1F3F7F03F0FE03863181DC08EF3E33181FC07E0001DE03FC3F1C7E07F07F03E7CCE0FC0CF03E03F89FC0E6038C6301DC0FCE7F0FF21D81F9E7F07E06318F1CE60FE0E188611CC0C707E20E031C0FC1C673F03F11988FCC7E07E23380F10E60E701F80F818E07F03F23F80FC18CCC731F8FF39DC07E07E007F01FFF807FE007FE00FF81F03C07F80007FC0E0C071FE1FC000FFE03F8007FCFFE0000FC1F03FE037FF38CE00C7FC0C38001FF0",
	mem_init0 => "1FBFC21FFC80FE7CFFF01FE387FFF07E03FC1F01C00701C307E0C00FE01FE4030C787FF00FE3FDFFCC1C0FECE3CF8FE733D00E1FFF9FE181FFFE001FFE07F8001C1FFF01FF803F0007F81FFC1C3EF0000FFE7FF8787FE07FF0E6061C7F8003FFE0C401C0CF201FF03FF00007881FF0F7CC9FE0261BFE7FF01FE001079E47063E7FF807FE01BE01FE060033FE47F8303FF807E07FF8C0F800FF1FFF001FE0001FFFF9FF080FF801FF03038F8FF003DFC00FFF00C6001E0E03FC3DB878007FFFFF00001FFFBFFF0078000323FFFFFF0F1EFC61FFC1CF818003E1FFFC03FF800FE187C7FFF0107FFE380FFFC0FE018FFF23FFFE0000E003FFC3FF079C6003F81FC7",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a221_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a221_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a221_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y59_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a237\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "F678F88647801DBC07F9F86C41C3380791E2E660CF79C7183EF80FBDE47C6087EE09BE778060407DE633DFF9E03CF1B0EE0F3E8037FE807FE7BE0887F13DC83007F50204FC671B004F3BE3E6B8EF23319F9E1FC31BF878031E00C8C803E9801C1E4EDEB9FFE079CE47049E39900087DC47FE1C0E21F3F67C8783BC8C0F9FB028078C41007FF3000C7BFC1E83C00C1F9DE840DF3F88007CE3000C78C43E03CFC3310F9FE4FCFE0000FF8E0E07FFF1003FFFF0F6063FE7E03C38078F78001F7FC12337F0C1807EFE0F83FEFF3F0200C3F31803C27C300F13E7FE63E3C67E700787E1F01C0F847D31070C79E07C1F938288FF0F00E03C37D38398FF6E0133F9A603",
	mem_init2 => "99F24F1AE3E1E1BC2647E2481E6F8D3EC5BF9782487F1381A0FD8C05CB907E0E00CCFC6205C7E778111CC9C02C0F17E0F83F0FC1C47E3347C1F03C0B84E0E62F0F83F0F81F07C1F43F1083C1F01E0E8230F83E079DF0E41F0741F18C1C63E0C9CF32CB1A69C9826ED3624D93344DCE66209A42CFB9EE0512F4D9344D9363C11A7C8F07E078230783FFFC1F11C1303FFF83C0F8761F0F8F8003CC0FEFE7E3E078020FFFE0003F0F8F83E3E037FD03C3F0F8701E1FC1FFF03C1FC7C3C0F8F011FE6070EC3E1C0787C07FFC0007F1F0F07C36041FF078A25967BBE0F01FFF0000F8FC183E330E1F07078FC3C001F0F8007E3C1C1F0F1E4D8787866381C1F1F0303A",
	mem_init1 => "7F1C1F0F078F87C38263C08D19F0E07C7FF80F0E8F8CC193C363E1CEF998007C787E1A0F9E26C7C1D210C0E698F893BD3E7E0B808F04E74000F7FFE17C7838BE0F7E0F003637D83E01CF3F039F3FCC9F013E03381F07FF00003F9FC01F0FF80F81BF0CF81F31FE0DC6F707C00FC0FE27C09FB7EE07C3FE07DE0FC6201FD8E006207F9DB00FECDF19937DEC7981F0DF01D001E1D803E0DCE1F73F80FDCC607E79F81844CE71F033C07C07F87E00F81FC7F80F807C07F07700F98FE0E663F01D807E23FE7F003007FE3E07FF000707FF8FE01F81FE01F060C1FDF3F87191F806E07F01BC3FC0600FF81C0FF1FF00001C61FC3CF070C07CE7387E7CEE0E607E01F8",
	mem_init0 => "0FE0FFFFF80003FFFE000077807867B8418CF9F6706371980FC03E07F03F83C007F07C3FF03E38FE3BC0FE07C03F83F8CFC1F807F03F03F80F8E7F0E703F88F807F07E23F83F8C7E0660FF03F38FE1FE0FE23E03FC1FC0FE0FE01F81FC1FE07E79F87F81FC0FC07F07721FC3F803F03F03F80F803FE7F01FC03E07F87E00FFCC00FE07FFFC000007FFF000E007F03FCFE01FE0700FE0FE0FE03C38FFFF80780000FFC7E007FFF001FC3FF0FC01E03FC7F01FC0FC07E07E03F81F00FF1F803FF7F807F1F801FC3F80FE0FC07F03E01FC7F00FC07E03F87E01FE0F007FFFE01F01F807FFFC03F01F18FFFFE07E03F01F83F81FC07E339C3F80FF0FE21F07F81F81",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a237_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a237_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a237_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y47_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a253\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "007C00FF8218F1FFC03FF803FF20E001C3806F00C6000FF9F23C7EF21FE003FD901200706018633F801FC200FFEFEE00FF01F71838000C7806181FC003FF867F07FF803FE01FF81C01061F019C47FC007FC79FC0FFA01EF007F98FC0618F80E310FFC43BF1E7F81FF8038E00CE73F81E207910EC1FF003E671FC0FFE007F883FC0DC000FFF03F83FF0098FC06307F83F07FC07E07C2007FEE1FC0E1007C3F21BFDFE07C0FE43FE1FBD80CF387303E00FF0FC609E7DC1F883F01F91E60CF0CE0DC07883F93E30020C306643CF0FEE79C07E3183F807F03E67C301EC85D12787C11726E6070820FC03F83F80382770FF03F01FC1FC0FC62007F8FC81F81FC07C79",
	mem_init2 => "F020D9FC6770FF3D9BC7C0C6061B1F30FC1FCE3C0E38FE18F873C0F9E0F0E181FC1FC23C73331B18841C263C83187E7E7818FCF0077C3E00500FF03E33BC11E11E65239F11CFFD80300747C00619FE0F10FF39880003E63E03FFFF3F18383FC01F0633FE01E7F3C3C0003F70FF03F03F867F0791E0FC3BF0FF00F01F8E7E0FF8FD83F8001E01F87FF07E07F83F00FC003E1FFC1FE07E07C01F3CEE0FE07F07FF000E03803FC3FF07F81780FF01FC0FE0FF03FE07C00F39FE0FFB1F81FE10F807C1FFC1F801FDFF80E88CF8FFF1FF80FC00C06F00FFCFF83EE07E00F030003BE79C02E03FC07E00F01FE07303FE03E33E007F67987F007C80783F003E787F3F07",
	mem_init1 => "70383F02007FFF3F3C3E000F3F101F3F9F83C3F8001B01103F3F1F1F0F80039F0F039F9FF9FD9C0C1F8D800FDF9F8FB181818F87C7CDC7DF8F878387C1C1C1E3E22126E0E0C6C1C0FFFFDF07B3C3C1E1C1F0FB80F0F83E1E03C0C01E1F8463A0F00002C0707FFF7E1E070783E0C03E03C1108C7C1E0300180F0F8EC7E1C0C8F0F83E79F84436EF07C1FE080381E310D878781C0E0787FE22693A5D377B3F9FF0F26D9F1F1C0E0F0783C1FF7F70E2713C1C181C32318F93C1C007C1E4F3707C7C7C3ECE0F878007044224F3380FF0D925D20F83FE1F279249346003659745221F003992D12883E00113CB30D33FFFE0FB2659A7C1F81F2459EEC83E0FC0F07C1B",
	mem_init0 => "87E0F862037B30C8326781F0781F73E1D83C9D0371D83E2F81B039CDCC20E7A61093CEF8224F83E33E1987CCFB33089DEE81A1049DF085EE744B90780783E77F7300018864EF766F30380F81FBF0407FFC0E0001FFFD1F079B3F31C011FF72073FF3000F9F81F9081FE79B26F17C3207E0707BF172326FFFDB00DFF001F07BA61303C9E07F073BE420F07B383FE001FC44A2ED382DAF4C3F89E1F349BC3DE600E7DD87E30383F9E6F0787C3C1C371C4FDF8003EFC1E060FF9B877FEE0E0E6F8F8207E3C3F36342FC1C3FFDC0198F87372464D28113EE91926C9DDCE719EF3DBBC3E3E6FF8E487863E300431EF71EF07DFF81C02231BCC1FF784003E3FDF04F99",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a253_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a253_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a253_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y59_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a205\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "C01007FC0DFE01FFC01FC21F3F8FF000FF3FFC01FFF838003DF0FFE01FF803F001EFF07F000FE03B003CFFC00001C701FF81FFC00E00FFE03FF801FC03FF80FFF80F01A7E07C3479C001F01FFE00FFE03F001FC1CFFFFE0187FC03FC00FF003FC03FF81FFE000003FE0FF801FC007FC03FC01FF803F807FE03FF007C03FFC07FC039E203F80FFC01FF00FF007F801FE01F470FFC077C03BC007F007F807FF807000FF803FC0FE003FE007E0FFFC000203FFC67CFF8007F8607C017FE000FC3C7FA7FFF0003E3E0FD3FFFC001FCE07FF81FF000FE781FFC07FC000FFE0BFFC1FE0007FF81FFF03FF0001FE0FFE01FFC007FF807FE3FCC0003FFF7FF1FFF0000FF",
	mem_init2 => "FC6FDFFF80003F80FFFFFC00073FFF8FF00F90007FFFE07C07E000CFFF801FC1FF800CFFCC3F007E0017FFE00FFFFC00001FFC07FC0F60070FFF003FFFF00033FF803FE00001F83C001F9FFFF8003FE003FFFC003F7FC003FFFF000703FFF19C0F08039FFE000EFFC001FDFF801FC1C1FFF00F8001FFFFC0080FF000FFF80007F1E1F07F3FCF8081FFF80F1FC000FFFF0007F0FBF1FC07C301F0FFF81F0FF0007FFE0001C07CE0FE0F81C3C1FFF80707F000787F1C07E0E060E61F0080E1FFFE0F03FF8071FF00007F3C00FF9FE01F007FFFC600FE00FC7FC0003FCCC07FC3F803E0FE7FC07F1F80023FE0000FF0003FFFF803E07FE7E0046FC0061FF00603F0",
	mem_init1 => "0407FF9E00783FE1FC43802003FFF80003FE0381FFE000381FE07F87F00003FFFE00C07F8083FFC0100FF800FF9FE007881FFFFC403F801FFFF803301C03FFFC00F01F007FFFE03801E03FF01E000800FFFC0003FE0FF07F807801FE33EFE00401C07FFFF803801F01FE00E001F077FFC07801E00FFFFF00000407FFFE00100FF07FF06018C0F1BFE02300FE040FFC03001F03FE3FE00003F3FFFFE007C0FF03FFE0001FFF01FE03F007E1FFBFC02003F83FE3F80300FE03F87F807007C37F84601FC1FFFFE00003FE0FF8FC00007FC7FFBF803807E07FC1F003F87FFFF84001FFFF03FC01E03FC0FF0FF00038FFFFFFE00301FE07F81E007F87F33FC0001F00",
	mem_init0 => "F83FE00001FC1FF9FC00E03F81FC0F803F8FF03FC07807F07F07F80200FE07F9FE00001FC0FF0FC01F87FC1FE07C01FC1F83FE02003F03FCBF80000FF83FC1F003C0FE07FC1F003F87FFFFE00001F87FFFF80001FF07FC3F00780FE07F87E00FE0FEBFF00001FC1FF0FE00007FC3FC1F80380FF03FC1F043D07F03FC7400FFFFC0FE03C01FC0FF07F00303FE3D9FF00381FE03F80FC03F83FE1FC1001FC4F03FC03C03FC0FE0FC03807F03FC1FC03FFFE03F81F00FE0FE07F03E01FE0FE1FE00E03F81FF1FC00E0FF01FC1FC03C0FE03F83F01FC07F1FC01E01FE1F80FF00F07F83FE01C07E03F83FC0F00FE07F03F81F80FE07E01E01FE1F801FC1FC0FFFF80",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a205_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a205_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a205_PORTADATAOUT_bus\);

-- Location: LABCELL_X37_Y47_N30
\aud_mono~146\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~146_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a253~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a205~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a221~portadataout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a237~portadataout\)))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a253~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a205~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a221~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a237~portadataout\ & !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a253~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a205~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a221~portadataout\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a237~portadataout\)))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a253~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a205~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a221~portadataout\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a237~portadataout\ & 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100010000001010111011110101111001000101010111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a221~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a237~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a253~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a205~portadataout\,
	combout => \aud_mono~146_combout\);

-- Location: M10K_X49_Y60_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFC00FFC001FFF800001FFFF80007FFE001FFF000FFFE0003FFC0001FE3FF000FFFC0007FFC003FFF8003FFE0003FFFF80001FFF0007FFC000FFFC001FFF0003FF8180000FFFC007FFF0007FFE0007FFC000FFFF0007CFFFC000FFF8001FFF8007FFE000FFFE0001FFFFE0007FFC000FFFC003FFF0003FFE0000F07FF0007FFE000FFFE000FFF8001FFF8003FFFFE0007FFE0007FFE0007FFC001FFF8003FFFF00003FFF0001FFF0007FFE000FFF8003FFF0001FFFFF8000FFF8003FFE000FFF8001FFF0001F8127FE007FFF000FFF8003FFE001FFF0003FFE03F8003FFF8003FFC001FFF0007FFC000FFE01F8001BFF8001FFF000FFF8003FFE0007FF0079F",
	mem_init2 => "018FFE001FFF0007FFC001FFF8001FF8000FFCEFFC000FFFC001FFF8007FF8001FFE0003FE00FFC001FFE000FFFC007FFE0007FF8001FF003FFE00FFF000FFFC001FFF0003FFF0003FFC001F9FFFF0007FFF000FFFC001FFE0003FFFF000FFFF80003FFF8007FFE000FFFC000FFFF800FFFFE0003FFF0007FFF000FFFC0003FFFE003FFE0001FFFE001FFFF0003FFFC003FF00001FFFF0003FFE000FFFF0003FFE0003FFFC001FFFC000FFFF0007FFE0007FFFC001FFFC001FFFF0007FFE0007FFF8003FFF8001FFFF000FFF8000FFFF0003FFF8001FFFE000FFF8001FFFE0003FFF0003FFFC001FFF0001FFFC0007FFE0007FFF8003FFF0001FFFC0007FFE00",
	mem_init1 => "07FFF0007FFE0003FFFC000FFFC0007FFF0007FFE0003FFF8000FFF8000FFFFC007FFC0003FFF8000FFF80007FFF8007FFC0003FFFC001FFF80007FFFC003FFE0007FFF8000FFFE0003FFF8003FFF0003FFFC001FFFC000FFFE000FFF80007FFF8001FFFC000FFFE001FFF0000FFFF8003FFE0003FFFC007FFC0003FFFE0003FFC007F9FFC01FFFC0007FFFC0003FFE00000FFFFFFFC00003FFFF0003FFC00001FFFFFFFC00003FFFF8007FFE01E03FFFFFFF00000FFFFF801FFF800001FFFFFFF00001FFFFF0001FE000007FFFFFFF80003FFFFE0007FE00000FFFFFFFF80000FFFFE000FFC00000FFFFFFFF00001FFFFE0003F800003FFFFFFFF00003FFFF8",
	mem_init0 => "0001F800000FFFFFFFE00003FFFF80007E000001FFFFFFFC00007FFFF8000FFC00001FFFFFFFC00007FFFF8001FE0000007FFFFFFC0000FFFFF0001FC000000FFFFFFFE00003FFFF0003F0000001FFFFFFFC00007FDFE001FFF800003FFFFFFF000003FFFFC0FFF0000003FFFFFFF80003FFFFE001F00000007FFFFFFFC0000007FFC0300000001FFFFFFFF00000FFFFF00FFFF000003FFFFFFE00001FFFFF001C0C000003FFFFFFF00003FFFE000FC3E00000FFFFFFFC000003FFF81FF80000001FFFFFFFFC000003FFFFFF00000007FFFFFFFF8000007FFFFFF00000007FFFFFFFFC000003FFFFFE00000007FFFFFFFF0000007FFFFFF00000007FFFFFFFF0",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y71_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "0FFE000000FFF80FFE001FFFF000CFFF00470007FFF1000003FFFF80007FF80006007FFFF00001FFF1FFC003FFE000230EFFFFE0000FFF0000F00FFFE00023FFF9F800003FFF8003FFFC0060003FFFF8000007FFFE0007FF80003BC33FFFE0001FFF1F90001FFE00003FFF81FF80007FFF8000FBFF8FC000FFFE03FF0003FFFC0007FFE007F000FFFFC000001FFFF8000FFF0047FC00FFFFC0007FF8FFE0007FFE0000FF3E03FF8001FFFE000000FFFF8000FFF80FFE001FFFF00007FF807FC001FFE00000007FFFE0007FFE00060007FFFE0003FFE4FF8003FFF00001E7FE7FFE0007FF0000000FFFF00003FFC07FE0003FFF80007FFF07F80007FF0430F003",
	mem_init2 => "FFFF8003FFE00070013FFFC0007FFF03FC001FFFC0001BF3F87FE0007FF03330001FFFE0003FFF033FC000FFFF8003F3F83FF0001FF87FFF0007FFF8000FFF818F8009FF9C0001FDF01FF8001FFC00000003F7FF0007FFE0C18000FFFF00007FFE07FF0003FF8000CE03FFFFC000DFE000FFF001FFE000C7FFCFFF00007FF000FFC0007FF0003FFFE000E0067FFF3E70E0007FF8003FFF000078F61FFFFE00F03E3BF007FFFE00003E223FFFC000FFE6003FFFBFF00001FFF71FFE0000FF00007FFF901E0007FFF387FC00003FFF81FFFF80000087FFE1C03F8001FFF0007FF80001FFFFFFFFC0030001FFD003FFF0000FFFF007F80003BDF383F9FFFF00007F",
	mem_init1 => "FFF07FF80001FFF800FFFF00000FFFFE0FF1F8001FFF0007FFF80001FFFDE3FF00000FFFFC00FFFF00003FFFF81FCCC0000FFF8207FFE00006FFFFEFFC000801C7FC00FFFE00007FFFF07F80000038FE3E3FF0FFE0007FFE00FF00003FFFE087FFF80C0003FFF00FC380007FFF001FFF8000037FFF87F001C0003FFE007FFC0000FFFFE07F000C0300FFF007FFE40007FFFC07F800007FFF800FFFF8F00007FFC03C3C0007FFFE007FFE0000007FFFFF800001E07FF001FFF000073FFFFFF00007FF03FFFE007F1C0007FFF03F00007FF0700FFF8001F8001FFF80000200FE1FE00FFFE00FC001FFFFE000FFFC01FF8007FF800000FFFFFF0001FFF01FFC4003",
	mem_init0 => "FEF8001FFF81E00007FFC1801F00003FF000FFFE0000007FFFFF006F9780FFC003FFFE0007FFFC0FFC0001FE03000FFFFFFC001FFF803FFFC007FFE000FFF80FC0007FFC03003F800FFFE003FFF00000FFFFC3FC00F80007FF800FFFE0000FFFE01FF00007F81FF01FFFFDE0007FFF00FF80000FFFE003FFF00C0003FFF807003E000DFFC00FFFE00001FFFF0FF80000000FFE001FFE00003FFF80FFE00007F0FFC03FFFC00001FFFC03FF80001FFFF007FF80000007FFE01C000003FFFF003FFE00003FFFFC1FC00000787FF000FFF00007FFFE01FF00003F87FE003FFE02000FFFE00FFC0007FFFE001FFF8000003FFF01FF04007FFFE001FFF8001FFFFFE0",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y61_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000FFFFFFE00000007FFFFFFFE000001FFFFFFC0000000FFFFFFFFF0F8001FFFFFF80000001FFFFFFFFE000000FFC7FF80000003FFFFFFFF8000001FFFFFFC0000001FFFFFFFF8000003FFFFFF00000001FFFFFFFFFFF8007FFC3FC00000003FFFFFFFFFFE0007FE03FF80000007FFCFFFFFFFFF01FFFBFFE00000007FE01FFFFFFFE03FFF07FC00000007F801FFFFFFF803FFE07F00000000FF807FFFFFFE007FF81FF80000000FC007FFFFFFE007FE01FFFE000001FF807FFFFFFE01FFF03FF8C000001FF007FFFFFFE03FFE01F800000003FE01FFFFFFF8007F003FFFE000001FE00FFFFFFF001FFC3FFFFE000000F000FFFFFFF803FF83FFFFE0000000",
	mem_init2 => "001FFFFFFF803FF00FFFFC000001FC03FFFFFFE0007801FFFFFC000000000FFFFFFE003FE07FFFFF8000000001FFFFFFE003FC03FFFFF800000C001FFFFFFE003F801FFFFF800003C001FFFFFFC001E003FFFFF8000078003FFFFFFC003E007FFFFF8000000003FFFFFFC003801FFFFFF8000000007FFFFFF800F8003FFFFF8000000007FFFFFF00000003FFFFF800000000FFFFFFE0007001FFFFFF800000000FFFFFFE0000001FFFFFE000000001FFFFFFE0000001FFFFFE000000003FFFFFF80000003FFFFFF000000003FFFFFF80000003FFFFFE000000007FFFFFF80000003FFFFFE000000007FFFFFF00000003FFFFFE000000007FFFFFE0000000FFFF",
	mem_init1 => "FFC00000000FFFFFFE0000001FFFFFF800000000FFFFFFE0000000FFFFFFC0000C001FFFFFFC0000001FFFFFFC00000001FFFFFFC0001807FFFFFF800000001FFFFFFC0000000FFFFFF800000001FFFFFF80000001FFFFFF000000000FFFFFF0003F907FFFFFF000000001FFFFFFC007F000FFFFFE000000003FFFFFF80000001FFFFFF000000007FFFFFF00000003FFFFFF000000007FFFFFE00000007FFFFFE00000000FFFFFFC00000007FFFFFE00000000FFFFFFC0000000FFFFFFC00000001FFFFFFC0000000FFFFFFC00000003FFFFFF80000001FFFFFF800000001FFFFFFC0000003FFFFFF000000003FFFFFF00000001FFFFFF800000001FFFFFF000",
	mem_init0 => "00007FFFFFE000000007FFFFFF00000007FFFFFE000000001FFFFFF8000000FFFFFFC00003001FFFFFFE0000000FFFFFFC000000003FFFFFC0003FFFFFFFFF00001F0003FFFFFC0000007FFFFFF0000FFE00FE3FFFC0000FFFFFFFFC0000FF8003FFFFFF0001FE07FFFFC0001FC001FFE7FFE0001FFFFFFFF00000FFFC007FFFFE00000001FFF007FFFFF800000007FE001FFFFFC00000007FC000FFFFFF00000077FC0007FFFFF00000011FFE003FFFFF80000000FFF001FFFFFF00000003FF800FFFFFFC0000001FFE007FFFFFC0000000FFE001FFFFFF00000003FE000FFFFFF80000001FF0007FFFFF80000001FF8003FFFFFE0000000FFC000FFFFFF800",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y67_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "7E000007E3FF800FFFC0001FFFF807F80007FC1FF001FFF000007FFF807FF0001FFFF000FFFC000003FFF807F8FC00FFFFC007FFE000FFFBFF80FF00001F83FF001FFF00000FFFF81FE00007FC3FC001FFF00000FFFF01FFE0003FE7F000FFFF000000FFF803FF8003FFFF000FFFE000FF1EFF8731FFA03F9FF000FFFE0007FFF800FFF0000FE07FF0FFFFE0003FFFC003FFF000FFF1E03FF8000003DFFF803FFFC007FFF801FFF0000FFC7FF87E0FFE00007FF80FFFF0003FFFFE07F81E000E03FFC9FFFF80003FFFC00FFFFC01F00FE1FFE1C00003FFFC01FFFE000FFFF807FFF8000403FFE023FFE00103FF80FFFF8001FFF800FFFFC001F83FFFFFBFF800",
	mem_init2 => "3FFF801FFFF0001FF8003FFF80003FFF01FFFFFF0001FFE003FFFC0003FF000FFFFC00001F80003FFFF8000FFF001FFFE0007FF0007FFFFF0000FFF803FFFF0000FFC000FFFFE000007C003FFFF8000FFF000FFFFC0003FFC01FFFFC0000FF0000FFFFC0003FF000FFFF80000FFC003FFFFC0003FFC01FFFF00001F80003FFFFC0000FF001FFFF80001FE000FFFF9E00000FF01FFFFE0001FE0007FFFF800001E00FFFFF00001FF8007FFFF00003F800FFFFE00001FF8007FFFF00003FF007FFFE00007FE001FFFFF80000FF00FFFFE0000FFC001FFFFC00001F803FFFFF00007FF001FFFF8000070007FFFE00000180007FFFFC0001FE007FFFC00000E0003F",
	mem_init1 => "FFFFE00000FC0FFFFF80001E0001FFFC0000000387FFFFFCC0007FC007FFFF000000003FFF800FE0000FF7FFFFF800007E01FFFF0006000007FFFE1FC00007F81FFFFC000078000FFFE00000000F0FFFFFFE0000FFE01FFFF000000000FFFF003F80001FF3FFFFE00007F803FFFC007802007FFFF87FC0000FE07FFFE00000FC007FFF800000007FFFFE1F00400FFE003FFC00007007FFFFF0003E0003FFFFFFFF00003FE00FFFC000F80001FFFF80000001FF01FFFF800003FC01FFF8003FF0001FFFFFF100003FF807FFE0007FFF001FFFC0000000FFFFFFBF00003FFC003FFF0000F000FFFFE0001FC01FF001FFF80001FFF00FFFC001FFC0003FFFFE0000",
	mem_init0 => "01FFF01FFF0003FFF8007FFF001C0007FFE000C0000FFFF001FFF800078007FFFF00007FF0FFC003FFE0001FFFC03FFE0007FF8FFF80706000000FFFC07FE0001FFFF001FFF8003FE007FF03FFE001FFFF8003FFE0007F800FFFFE0001FF81FF8007FFC003FF00003FF8003FFF0000F1FFF8000003FF80FFF000FFFC0003FFF801FF800FFF001F0007FFFC0007FFE007FF000FFFE0000FFF83C0001FFE000FFE0001FFE000FFFC00007FFFC000000FFC03FFC003FFF0000FFFE007FE007FF001FC001FFFE000FFFE001FFC007FFF00007FFCFF0001FFF000FFE00007FFC003FFC0000000FF000003FFF03FFC001FFF00007FFFC00FF0007F803FE0007FFF0000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45_PORTADATAOUT_bus\);

-- Location: LABCELL_X43_Y59_N24
\aud_mono~148\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~148_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61~portadataout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45~portadataout\ & ( 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13~portadataout\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61~portadataout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13~portadataout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000010100110101001100001111111111110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a29~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a61~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a13~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a45~portadataout\,
	combout => \aud_mono~148_combout\);

-- Location: LABCELL_X37_Y47_N9
\aud_mono~149\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~149_combout\ = ( \aud_mono~148_combout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2))) # (\aud_mono~147_combout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & (((\aud_mono~146_combout\)))) ) ) # ( !\aud_mono~148_combout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & (\aud_mono~147_combout\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2))))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & (((\aud_mono~146_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111101011110010011100000101001001111010111100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(3),
	datab => \ALT_INV_aud_mono~147_combout\,
	datac => \ALT_INV_aud_mono~146_combout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	datae => \ALT_INV_aud_mono~148_combout\,
	combout => \aud_mono~149_combout\);

-- Location: MLABCELL_X39_Y31_N6
\aud_mono~150\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~150_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & ( \aud_mono~149_combout\ & ( \aud_mono~144_combout\ ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & ( 
-- \aud_mono~149_combout\ & ( (!\aud_mono[12]~5_combout\) # (\aud_mono~145_combout\) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & ( !\aud_mono~149_combout\ & ( \aud_mono~144_combout\ ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & ( !\aud_mono~149_combout\ & ( (\aud_mono~145_combout\ & \aud_mono[12]~5_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000001111111111110011111100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_aud_mono~145_combout\,
	datac => \ALT_INV_aud_mono[12]~5_combout\,
	datad => \ALT_INV_aud_mono~144_combout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(4),
	dataf => \ALT_INV_aud_mono~149_combout\,
	combout => \aud_mono~150_combout\);

-- Location: FF_X39_Y31_N7
\aud_mono[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \aud_mono~150_combout\,
	sclr => \sw[8]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => aud_mono(13));

-- Location: LABCELL_X37_Y29_N3
\sound|da_data_out[13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sound|da_data_out[13]~feeder_combout\ = ( aud_mono(13) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_aud_mono(13),
	combout => \sound|da_data_out[13]~feeder_combout\);

-- Location: FF_X37_Y29_N5
\sound|da_data_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	d => \sound|da_data_out[13]~feeder_combout\,
	ena => \sound|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sound|da_data_out\(13));

-- Location: M10K_X41_Y17_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a265\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "D0622FFD77F1841B2154E787F093938F1774D5A29DCF04CB7495479D9426089E3D8D45795CC863811BF0E270F0D735237C26DBD9BB9F5201BDD6D38A4B7EA9B231975E59C7372BA26F1052BB2DFD7130D37984186DDD8A0B6344F0ADCD8BA75E22EA8E3FD2C1687AEA6F5543CE27FFC7E70E9A65C33911E4886EDFF0F1AC4F297526C138837EB8D09E04A02B6458A48FDAA28D27F1DF21CAB5BF6ED85352A57E26B10BB3FA8186026C16FFA4F7C2E72E1E219CAA3C5F9AC0C4441B308A184D2F864EA03CD38E2EB7034408A070DD2BD897E20A985F1B1F5B73CA8351E09B26D9232D656B210292283202BEDF9F8BE53BE25130275F8487F9FA30BBEA31ED2F1F",
	mem_init2 => "11E71466E2916353FD7318A36756AD99DE14B37740E13000ABFC22DF4C029BF76AB7B3DAF94FD74EA897C4E30E3BA253FAE4524563CD03A82772459862145D2F9CEBFFE00FD8386EE9BA0F153B0786906C4C6D8EA2CAA21338BAD9FA4EFFE4C1301CB28C8158C6A97D72156C569BA062D1B6C6187ACD1989C0470C4B43E6A3201F3C6C4F7EFE6287A3CE2BCB368A2B8A33012BBBF56A55EE425A4E255AF4887A6964254F4EB495BDBC1D9AA434D8FC745CE601CB4A33D96570DAB5F32EB7CA90E6D0C1AEF77557B4CD84854C5C4660AF02D60CEC4F0FC26AC32CB10B76FFA1DB826D46AEE4278507374D654B571182E19FA2E2589CF8359803DB200A7BA534A5",
	mem_init1 => "14D0B4A5F247DFF7BF63CCCDFB59F8AFA553259E429B3940578495B4D1CC63BAFAB7C3B42517C79F7FB10B512862A92D8D6251C001E05C6BECF95CDE65E8E37A666A3FFC089FE1A82B8D286A21E563EE158F71378FA18CCFBA24BDE2AD5F5710B130EEB4F48F0899DBA50B9BA818FD492A023CEB6372CCCF5FDC3E4242F7407F8AFA33952339850153ED9D6AAF85B08D01B33DB780A4F889AE43C1094EAD0BAE39E812325DAEBC772E13D292FFACE10A6DDC0E182E08E04EA788741660A2B6D47B7BDEFE2459BB6691359085E54AED6ADC5D911E135A5B3551CF1B15F413D11B57A7478BB2B3B4BF43396B363697CCC9B40A278CDCE42B955C175BBE765BC497",
	mem_init0 => "A568502F27AB161E81D1AAA7A89B02B2BC1C05E22D066F38BA23F42AFCDE5EFD4D02D7B9A5379B43D8D643F96C47AFC6CC26816FEDEBA1ADE12ADD35C5B6EBA1853827BCE64AB6ADD914C24A823E0094B5195395AC136C33F62801A5DDD9AD5A3966E71320A19488B79FDA5B62F1671CB88033696386565D2DE7281951436E9EB8BAD4AD8CC917EC860A395A7ACDBA38F3B7329B2269183C26271D9DB130C2A3AD13F8B75C867313E43DD35FB521D8858E3AB334215166AD6E12AD845BEB73A4F8B0992148C822658FFD49EDA622D7681E0B2A927210ED4C6F23F0CE3CD9010C7D83885821EFCAF7C2B528431EE3C70B770E1A05DE93EA3FF8AB885EC7BE7EE8",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a265_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a265_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a265_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y25_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a313\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "D9E9B47770D5212E9B99500BC4F7B9F424102F48EA13AD02F3A5EE25E67A01BDC9282F01C6DE2523393F20D8FABFF9B180C0B76E9110B33B2F8BEBAFC22739AB3273179A78B3D0E667B44E7EB6C3F160CE1CC32F77D3F0F32D92878741464247E1218FB922F65F4DC82FC0C63CEA653B11C47FEEBBD503F8FB1EA0E452401C904F0B47401371782F20585D67E18B79788CF2229664B319D437682C4D35BFE8D7A3B9715D4FA46EE3F282918B7C0A159BCE9B1DD7F27E5FA38D85F67A9D8C44D22E37000D9DE8181B8FD8D4D9EF126CC472FE9C2A8DB8B7DB56F004A6614923F61F0FFCBEC9C3E81E61AAC34A15B1B623FCB255B5B70EB463F6E0668519E46322",
	mem_init2 => "D61DF09E43BE229071A675C40C3DE68C642490236355ECDF4AE60D092ACE4EE4C3E64FE506E4704E990D8E45B84140E281FDF4FE74885794F5A8A4C3D1B76A4A917AC69C8392F77DEE5DBFB4257E4561D85DCD28FC49482F24F8CCE651F8CD691183C997DE3AE103A16339DE677E12757C3B8256832A93915FBBCCEC79A256F1DA5985219025815E9046E51F31B841C41F8DA2DB983170916010C14EC394B3CF36C16DAA48EBF3FCC1184EE538A8A0CE77C7809DB672755C1BA2C143251FCE3430B17B1EE698BCD755919343362935FA0D5229CFCA1FB71498982106723DC64BF1BBA193C93E6AA0D73A8396EF33129CE6F9305270F404935096A950BCED22D0",
	mem_init1 => "A35BFBDF4F7F24580C153AAF4F3C212BF22A9A16FE5FDB498E99BA75565F65504908D6E6C32101AF1FAD46449ACCFF686623704CBDFF63214DD0CB2A3DE3E15B43C65C5D34757924422611CB0234DCED5D9952A62F013A16D4DB4A20F26641CD78572984318039FE94973CC95EC35048A5E357675AFC00AFDB43ECB6EA94FDAB6657D136D389F04110F9EC3635AF43F0AE18BEB6832C991A4E48AE544F38FD0D1FC33D6AE2DC70F98A72C751BA0AC0EDFF6DACEA7E99EF967265CA0C33DC74AEFB9A94770C4338298C5BBE0F1877960266622FDA51CC17E0FE0C980D9AAE8FA9CA5CCB2EC0161EC170E8C7AFF34DD0500AF94C938F92DC92254886FC8470787B",
	mem_init0 => "D2BC9BB7DDBD6AC590F844E6A4256D2B29171B1FFE64B1573715CE0FDBA0E6CACD991DF2F087D23E464B36BFB6111B89B73A3642B663924FCC33A47926B9D9DC35F20342810FAAEAEBA94BF286847BA94520AF87D10F0C87969AD117D76AE6684AE500F17D1C596329B29B23DE900466CD4235C59CB39B0D6E90735ECDC6078665A5BBA31CE3F08FB691417F24C2DB2B411174DF5D273F3E7D82191713F206C02CEB86BF9AF88B03FEAB33A57BE7994CB3DF2D503BD73DFA1D83CD945830711D0AB9DC553FC793643CD367FB0D161AFDB3C6AC7D834D1CA3D50F7CBD3E2161B6BF511C9D2D85C1EF38C941F1251EA72BFD6ED80C138E9E46D3A18E0792C7FB02",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a313_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a313_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a313_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y24_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a281\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "E605F10FE234C53BF84F47F1A67D287378CD649F286D5F8F9A154BD29624F8B1157D7AF7833A6BF3FB5234C49E5F066BA956CFB3D4C2205144028766D578C06A4128E5DA2E1B29C88D35B1D924DB1B6B0A75D9A2B6EAFA43A5888738629CD0DDAECF8292734F7F118F53CC9E072A0AFAE4871F4DF3311983BF3A9E437278220E458BD19E658CE1959BDD9930F50407FD09DD9C7B565277FBD3E0C86BC05093A44CE8E52B9BB5E45D8E6502BD1D8C8227BAE78B689966B0778A155BA3483F5470346A0ADB012AC0EF265D34B5136CA85384D3F88143EEE6440A040615A17A61E2F2D8F3D42364633E7C3DDD939FC836B574960730864E15B15396A672D3F8AB80",
	mem_init2 => "4024457C20F50DC2A78B2F353EA8877CD6B0CBFC6210D0D04B6FB432B14661E85E0B7E1955BCC8CB010DF4E10BA674F9537357AE1616F9C5EB5C9F3560B25FF0F8E1750FA98CDA1079A40DF4AA8A8681E1BFD0A168B5B5973936145A0D7BBDF30C787BDD15A39FC86948AFA57BB8E59F078B7165172D931C43B99704B6375017D6C4A13240775E0C4F7CB64A768E2250B13E0A94EC4306C742CCAE1F0F42411C7CD6912BC29925386C5DB8BDED951AB0951706933E6FA217FF7FC1BBC29612B549CE3CC092DAF7390DC1632C9336D2E194E2839AE790D244F2652BC12F8D5BFB5EDF08F5A7D2801E1707DE3EB26FC028FFD4C913F3E6610C65B8AF762156E0D9",
	mem_init1 => "CAFAE4CFC0D47B35B279EA57DA51ED232186E98E63456BE52D62841C660CD8AA43F55C17F18215FB13B27B40A4A886099DE349BF87CDB19FD3DB7F7057F5383A43A31EA6D4BBD652EB9FF6DD756134680D3264F2F2E2D65EFA94EA96D191512960F7FADC59EE10D271C0C6FD93968602DBB96D9F9739F261FDA1B614C8AEFAEB7E091B54420117FE2DD6E4BC733632FB8EF4554D558B7F16B5173C1697E6BA2FE9467720D01CB3F9D69DF5C8B00D3992DEF37D4B7481B2EDC988A1A95700D6955EA8BB9EEC63DFAA9792966C3F906BDFD8DA6E654F2380AF0AFF9472A47782133D536A7B26F269874613E7D110FC6C633E9F70C2CDD7B15E64D9B865FE8E1D8F",
	mem_init0 => "871914A75CC71A2145D4E2CF91FB70AADC77D51DEB586216D2D46CF00B97D7EBA147A21C2EB35455ACF55CA2E4093E936020E5663EA088B1684E4FD9BDE52AD38B20F6F2BCE234AC069B7A5987AFC289A4020C54BD539EED6B40FF18D5EE8B7B179D68D40EA60F9EF1AEF45E6A5177B9E832C98DB20C437E10D0A38881C7729E55E9A468D1BD717AA735DC7173654CBC6AB3348557ACC68ED8D80AD8673F08F0F1276D9B1F91370C5B5219CC433DB8F61963CE704FB2992E35DAE56CA8FBE9FB8F1B748397C302D11A93355837CFC2D953B1D448656E55547EEB22C80678491B4AE314BFD534AE179D614CE82AFCF8EA92CB6541C734ADB2C68BC9C158C27374",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a281_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a281_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a281_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y21_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a297\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "F1BB2079C7E54F5B84452296759453B04E6976484EE29234D90D3B467CB5E0329DAF5CB5E5CFA02383D354455C5EEAC77E127D89C1B53109A293FFE6DC69F75CAB810D6C60775DB57938B79CE69AB110B332B80ECE84A4A0E42DC71D0B08EEDA9DC20F90D7DE619DFBD0C05A8ED94E372E4533162253E23431B75D9BF8872B61E611A91BDEBF80033EA9CB6DE7544AAEFC6CD118B5D0C4C362439637BF6C6F6640E8CF9C6418941F32FD21697C827AD5AF5A9522D67965FC2FDD1C265ACCA02949BB0CAB8D7B26B923242E191BD93307D150948024892A81B02F6C920C53989D4493C0B1533D7686AE63FE9BB3411946C372B0CDF732EB3EB8C31D6FC335598D",
	mem_init2 => "00D196936B0440E5869EDC82B6851F5677D7CBAC10AD53BE815DDB8F4D9A087F98D94935779019FDDCFF2BE65F5A08A15F4AC854F400BA20A8367C647EC021EA3FF1DC13CE8888C15C0F888873146D59C41CB9E7EBFBD19101F826D109A6187C599B60A47EABB49CCFF261BF434E0F191DC19B06C934DA6CE4B2711A9E93DA6A8F5BFEED35F52A2744A4384BD5E2DEC9875A4503694D60EF37FCF619B90E6A1D0442E238AB1DCDA2E856553BCE4B909CE30D9A4631BD26A269721F1C7AD75C4AC4E85B1571AA4C56C971FBE2D9702DD3052B9795C76039CFBAF55CF07B0E118830DA95A1786A9D482D0CADAAAC8D315FB8D6FC6014FC1936B4C613D6F6FEB1BB",
	mem_init1 => "FD3771D0DCEB391FDE7BF3F44321C090DF08631CB873914B87987683C62C09AA2BC1B5189AF780F1BC8E2AD90C5843AA1B2A9BC9CA36A4ADBBF7DB09AECFB487C4088BB515D356CAEA79676193592A3B01BEFDC7F2774EB80DAB6D8C33229688FC42C27EFF4F73FBDFAB8FC10D99F36FBB2C3F54E9D3DE24356E3957689ADDF191D4F98999351669F9BD52E3EB8170FD4CB4463E6351F825814E393FE8C7346B7533F3F8E44196A9DD98D62C489FC67A8CE3DF5988697A0DD76F0502641E8F14257123B966C54C3D2C865A4961603C17DA2DE7AFD9F12DC91E3043C2C6EA09E9EAA3585BCD37CBE741112B0D4B0F96D835F749C4921089D70D77354DE766DFEC",
	mem_init0 => "AA320AC59F2051623EB78E87935B646F65FB780696195DB92DE3C3F547A70B274EA023D728C0CA947FCB6152FBE392522BB8A2EE0CDD018894FE98D585E5D5FA5369BD911E806AA8D496595455847B6A5DF963CE50E62B36A40F9D42251AE0584DD495EB4740E59F7A4A2C6B890E7B55FB8040BAB2A628B4A9AAD18C11763DDE7AC197F7973BE4AE2B9A1680A62CE01F8B43C467299B54CB56146AF6BD0A50B2D2B780F83A8D4E0770904CF8AD3EAB1C24C1565C1FF7450546AD48FF30E11BCBF7115FAB9632B3E29DB5D0359A192713D0905BECF3C3BA044C4D7CB466A3C4A74B4E458C0E070ACD53D4600FBD15BE6C836289EC2CCA7D943AFF9013C4574420",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a297_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a297_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a297_PORTADATAOUT_bus\);

-- Location: LABCELL_X43_Y25_N24
\aud_mono~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~121_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a281~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a297~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a265~portadataout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a313~portadataout\)))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a281~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a297~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a265~portadataout\ & (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a313~portadataout\)))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a281~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a297~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a265~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a313~portadataout\)))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a281~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a297~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a265~portadataout\ & 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a313~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100101001010100010111101110000011101010111101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a265~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a313~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a281~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a297~portadataout\,
	combout => \aud_mono~121_combout\);

-- Location: M10K_X49_Y9_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a361\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "04E9DBFAAB41D57160D17384314F2D0C8E44A5D76C6E6988AA3412935E81AA5B757AD625FBC38FA493BAA85D4D6B76817877DF22C2A884FA72A9C3587EE2BF0B129EE39952F2A1585C0EE8C54463E600D76C193C0795B9AE9545FD5E78E84C6DE8CE70C6632DF0E3F14D20137BD5C4104466973E956202C59AF0C141ADA643C2451AB74DCE84BAF77D006482C20BE8F5DA5930D2D1E824CF8795FFD914F733DCA5480BDBF42DE3296A58B452FBCEAEAA3479293619D4D459DF55B81294BECB152A585CB9AF49303038F53C0A1941A53FA041FE340589035EE21C24352733E186AFDB8444401112B189804E37BB155F9EE7DE6D19DE91BDE9597B8E010E3C3843",
	mem_init2 => "63EBAA7396D72AB8B1CE40F1F2FBFEC1DC06FFCBC7E58B3148577BDE33B62706DE2914FE439203F9416AAA37C6745FDC5A2E5B7C7844F3A720DD142D1136678590CF26C9D384B0EDB0F6ABFF3C4110168578BFC81E8784564A0373290EA19BD702C66DFC0A7FCEDBF0F03AA09612820ABF66C0B83DA04F9E95D69AAA5ABE3DB2F6CE8B53263009A0FF531B71E9FDB07DA7C130D34A13EBF9AA6632690337E08471E91769F6D67F7BC0BA8BDCBE8EBB5C0F821980D75C33A0613DAA20BF4D0661829261EB36F54CD504C81C757B3D73F5B4F36CBA978AC4C59E3C571964D4A1846B4BF8827DDCF37563940A88D1301C8CBDE341E6CBAD5CD7D38B22CB028A616A",
	mem_init1 => "0399BA1281ED33A34E423166F938083CE7B13FC1DD8B992A6C739EA3D4EF8AAA1C6973BF897E113742C926C182144BF4AA6CADF132D0E1A99914A439516F31421935EC895ED331EA7ECE8DB6118C2A37C39899BD1B3F0D12D65659DD9F7EF8BC661A17E9195D7C05EB02F4E59CDD12AF99904ADB7905752970E19272C465EC94138113F4D5F44F5455B2FBF3326271199115150683788555CEB7AA8AA1FF04C999801FCE9EA72287596F2802EE54E1139BF6C7BD5BACB1439EFD71B494561CA16BA60FC5D0FCB852ECE7DB0FECE28AF01F3F9617EFCDC44BE795C28870BF8FF1E6413FBAA58AD1496C3C732157614C97C9D8BC3A4D8B9CB50209D9C4490427F0",
	mem_init0 => "FACCC59DAA3D989368C2F509DA16286380CC8D6A97CDF3BFDADBB0E4D44CF2251281512A43994F9298DEF76DC29892E9BEB3C5ABB349EE643460EE5F3E290833CC37ACD12732F48EC4776106CE6F038CC6C0F7EE33F0CEB2910414B9F3B244E08F1EDE9B643614A811116181B05238ED871B6E8859A2F28E2223820480C711AD210BF7583319D808F65D588046D393DA97A19FE21ED09DC52EA69B05A8C9B205762D51A36BBA40BD5CE8983303865E85E3627E5C88EE47DA36B99CE6D4889BCA9F72CF5E01844C08819A0ECD6E1FDFBF95C850957B57FFE303BA22E598B4F9490BCCCD6E477263EBF4D0FA5302B62A37A566461B5669F9FAEAB6BD77CDCC95A5",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a361_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a361_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a361_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y2_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a345\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "DC78EC5549B49FF6BB5F44B8FF221FACD895218AC06EB4BF8F17051236F4CAFF18E4BEAAE257EA9120076780FC765B84BFDC756578EB660FFB5CA2E03DDE3BF648F48312B0AA7AC6A7EF64E43DB05FBFC97A8149AC1AFBCFFDD81D7AA5248F8682028C09398596C2844E7780F0EA06DEFC660373320BB064FE4E4D556DB85B80ED1E8BE30178801656B28AAB281E5E6148F10C4FA20E733344DC45959876CD3784352DE8BD2B116B92FCCC74F103AE305F156EAABB3329292488A4C8D8965A01006329BF2EA0700AE9A64B897AA57FFCE6D7D98CC31AEE047C9E59FDBC1A8C0909B797A2E32DF8FB48F4DD98B538CB7ABC4C089614EDBFD23B3829542994DD1D",
	mem_init2 => "6BF4B69B2344961CBDA55A30D19DC21395688CE536865BD71B65C922273EAAAA2DC3E4F4EDDCFEF79D7967454B473D6F4D4015060D9E54529B68AFFE26E81CC4B023E82BA24E011B455824F2D1C191ADE611E9201FA9777DB47FC7822B74C1D4C31CC6492A2F624D548C8DF776EEDC2975074DB642E7EBD09D6A54C246972F86930F95033D9CA3A5E876C4D814726A7C1676F2004AAB53BDB61AF47AC0D654E28A1A06D69898BB38EE3FB19997F2DBA24FE6D0080869E03E887C5FB3ED7D7630DDFF152D0B0086C02A1182366E35946C05FFC1FF4D1190AFA901DC52039C5C9693F8AE15043C7C4E42C48D1F463F19633B904CC1E9B46ACD4DF2A0A93E1305DF",
	mem_init1 => "841A3D1D8B829E35EB6DBF992DFD0BC70DE16A54BAA561052FCB56FE24D95C3137C8A37B02A1365A0C12B64376EE11ACC7115A93F910E9F9416F0115962EA09022ED93C92B6781422225636AC8BAE6D5C8C4E77DCC39783F844C6934D5041BF010B4C12D08145066707235590FF335C1DC833942B8E09AA838C65175BF522E695FCC0ABAA6D53275534737F4E6C3C81AC268EFED454F6D2227CF00A74DBC02003226DC57FA9A1358F0494F00319C6FEB81022B5B932E9EB2805FB4530FE25BC3D2C45DF92EE496D1BD6F624DD2A3C2470930592CAB8529C05471518CB772C4B018894B478D510D1DC56469192B8BB873A24A22AD0DCEFB1625AC017EEDE0FC5E",
	mem_init0 => "FCA8088B508D8E6F3227EB6C3C4CC8319C08C150C22CF7753D5C6C8EA3B91220A5A1F6A309A1B0565F91DC5ED1F0AFC57AEB782136A9D2250C4818A26BC2F5A4507FCC1CBDF7A269D336BE2142BD36F0B1B4DE40C2BE120D568F2CB2C58C468AE1179F99690EA2EFD4F463183DD3EA24CCA98438BA74F1CB6CD1BAC199BB8DC8FB1453C6AE84608058FDB37DED4186A4FF009F11C53C9AA7673EC0D313B5D12ACA55F05AAC72A1D40C3AB90ABB7EF9EFC32CDAAB4D5417EF662AE9E5F4364DAECE1B44B768B89130638FB27B22108DC12216F5B7E98AD9054C7A2CBAD76CAD720B430E44C30BD597767BDB14CFC015220484AFF0F919ED81F17BEB569F8AD222",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a345_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a345_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a345_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y7_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a329\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "A9B16EAFCFBDB8864A029A2F0B0FF8E9B61FDD8A29410230529119AE4455C61B63572AC83C9F63EC092A5DE23CEA13FB352726E210111106314839EE43A6F7EACA4575FF3381FDCBFA6D3622E0190990D40B0C1D28D9EB0647C80ACC11CA49FF89E125DC510CC0860354E1F6BF2AC7B2AFB5B65DF17AB96DD424106196FD43FBE66268E9E0E4C983D0034FD89771E5801C5E286C50EB2FE8E5110A01F84FD26910D919BCC01B31ED4F06214C2C883BE5691D25D61C8AB27122E0FF6260B7B458E7EA438239808CC4387C1C846BF1D441E7AE807C6F8E1322F0BC18263662B752BB7DA8136B575F546F37F682B47B99E08263C1B19749416437B6A28F5A2B9DA1",
	mem_init2 => "8648D870E0A29E2FA128EC9AD906B38E532CA421D0A8ED745C71E5A3298DD41525907835E4D8F25D73D9D61F9CAF61D9FFBD95F8A4CCE5205615825D04B05290C6E4D2C40546651488C873C3246FDB2ECE4FFDC1C68C25DC2BF1AFEF2B1C090EFA626BEF116B41ACD9EB7D7303C8CDA6CAB3354E5B8431C9AFC6BAD3464971D82C6BBE18776E7C7D88099F263A502DBACABAD00729818CDF44432FAE32EC2E1C1E4DDF260C900923D4C5B47740AA04A89BED76BDA0CE7CFC73EA672EDB0C6042E8697BD8FAF3FABC4C36FD1686A3832AABB6199C62B2C16769561F0E49643B017C7717C0E10A803B9969E46D0C95E45CB249F477539EC067E3D82DE4AC74D981",
	mem_init1 => "0213687438931950B8C2D08D1967F24E962D1512F3647A880C801C2F9AC0B44825DA071E3C9342105351987AAD315EF693F9747ECAA00AA87E1B2825CD8C859B8863EBE672F787FE20E97492BD2250DFC22FD6CB18941DAADD14AD01E0BF4434FA34134C73A9846C3DC563232340208CF13152BF6C7DF7498C9596A1C9F28A9FCFB101ADDE21CFAC762CA102498270FB2A70757A30BAB7B03219AF77670ABF6B84D687BE3B7959A4A8A2634DCABAF03A405B9F3E3B4E2803CDCE6C691B4040D3064E8C5AA0B9DA7C1BCDF35CB64789904952A6123B129CA74D207942D3E7D9C890704F96E7BC756C30084B6A7C6A5E156E3F772CE4A091B287957F5A38447351",
	mem_init0 => "F2C3A3FFA0114A7D81486C9A3F6C4DC1158CA7F44EB50C12896603054E4E0C0BD86E44E2D5C9E6672078DFF5012346380EB926625D0DD12CE7C3E42B887F0BEF2D7CDF98629D518CD3D36D599C4C8FDC02868465A999ECEF4844F64A1B8EB7059DCAA7AB51A28DFE5159B4C961C0185FD62DB25ABE4DFAC5449F9822ED0E9922E1B51807EB026A1861A1548FACE6DA914C0202D75F091C22583D2AAD932D39614EC1EB896771BED2717CE29769CE419162D9BB6A7941B900E411F3A2E67F752AF40327DB5A3827077200AC6465A4AACC134E4671DAA67666FA433966554B607CB887F483F9B45433AADABF3F0FDA54749707D91BE70DCF55C7EBD3EE04523274",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a329_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a329_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a329_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y9_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a377\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "253FB002DC71AC172872D3E73DADCB065EE0334A61996F05293FF38D7BA2E551A0F2EF78D87DEF65929BC1FFAAFCD85D70B3087A91B6450837E46EC1C712AC86D96C980BB06B57D830793B68228F82651CB669D9DFF9625E33DACDD3064D2F8512A17C4AA5BEC27EEDFAF5DB6FA13E1BF8008CD2E7CD4635A896F2F116C653B2A9DC01485C89C5FCFBBA46976B41D03F4C6A4A270EC235E7EC31E155A149D942FB1F78485870251F1FCCD45A8E924477283982EF4A576F562840FCD48114E3BF680123B1904DD231E59C6EEC3B93E5C41EF795D73DFF78AAFD1F95BE6A2F2D345794272D4D5BBBA2884E1CAF7B8A75CD5AC529D8EAD9AD9B5DCFD04242D799CF",
	mem_init2 => "595AC0707F72E9949B7EF6FA02C657FBED397EA557456F325BA6ABEED1CCD15D0AA35A89BBA6F7AC6F04EDF2483256A40F46D3095F7AF25A821FD4811263C9F6AB6223D61565AB95BAD6371C5A6B34534A31D2FE6811397E7ED22C3A73CB4A607A73E676E3A886E75CFD19C734744A68C23AA457F32FCFE0BA85A2DAA5C133F4156E09C06653E38CCB25087B53A40F08E01A2530BFBEB795095C38CB915E46A6E886322B34E69721170403D56D68FD6FB84BC34AEE9259D7A88AFB5F09746CD97230D7FDEDD06C07CC87E4477FAB4083FACC6C260DDF2B296B7C46892655B44F7EF7D1627FE4EC11EC292F7CC01FCED4823F7F5969A7EAE6B307F1F54C682769",
	mem_init1 => "9B23F4CC7D5B8A5A60AD1C6D7BC8A3A311DED03DC612860CAB0BB4FEF5442DAED430FD9B6A6EA5DB3144BE1F803DD10CC926615C62C45007B055366847CB77AB6070785B3394E0790C59F812C40F0E822912C50B2D17948206D8D317A981E27CCDC06ADA7A532888628FCD4CF57737AE6C89B08C2C2F978EFB5841DBBA9CE9B47C3D3A0B657842F0D3602E2B7652576F644EB273C4ACFFF5500F6942EAA9ABAA205F4ADB1845E72FEEADBD3F91EAAE56D8E122E722078C07CEF2652D540799E2E21A278AC96E69C7DF37138C1E912813930DC825FA809613DDEC1A2FD47C52A0271A95CC7E7C6D7E505BD168B1EAF5E9CD43205DFF9138A0E483843F5ECD364D",
	mem_init0 => "2CE327B8F97CBD9D9009CCD6990C26F1B7EEAC5F353EA9C20A456D438FE47E027B3E314F97B9BDAD8FA911D160553F2CE822403CE90C4F1C35AB794D8296F9408F33C1630F7C1D1EE393F3F9F1AD897E9074DB29CC6BF4E151C5C5BCA285F9CCFD7C172197BC2632E9062688D3268C67578CCDFC5E1D43F1BE99BCD65924C1A06EE0E445FFCB3FDEAF80D064CF0765A1551093892C918FB48B015375A9EC07610216B559F438457FB62E799F66A9836EF3A448A84F8F7EF6CD211C96D22A64B7816EBF85850FA02DAF7A352C822A7D7F7E6D77CC8A61C3CEE390D3DA1A24ABAF9F989EE97499507216EE36B7BEADA45FBF2C2A6626FEF705670FD4570994C7CE",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a377_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a377_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a377_PORTADATAOUT_bus\);

-- Location: MLABCELL_X52_Y9_N24
\aud_mono~122\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~122_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a377~portadataout\ & ( 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a361~portadataout\) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a377~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a329~portadataout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a345~portadataout\)) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a377~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a361~portadataout\ & !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a377~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a329~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a345~portadataout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011010100000101000000000011111100110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a361~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a345~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a329~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a377~portadataout\,
	combout => \aud_mono~122_combout\);

-- Location: M10K_X38_Y13_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a473\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002600CE391989702650004430086C4C00041544A020244A395E0280DF00238E466251C774022D083C34B311040024086801004260520D00322053C290CC00F02CC0CFC003C3FFC3FC00FF00FC3FFC0FC00FF00FC0F0F0FFC000000C00030FFF0FFF0FFC00FC0FF000C003C0FFF3FF003FC0FF0FFF03F000FC03F03FF03FF00FC00F003F003F03FBC0FC0FFC0FF00FF143C03FC03FC00FC0FFCFFF3FFC00FC00F",
	mem_init1 => "003F00FB003B00FC00FC03F003AFFE840EF00EC03F154C013BCC3C00EB00EFC3AF02B01EAC53C00EC17AC57AC53F052814AFC7BACEB013BC53FC13C10F014AA13BC57FC4EA852AB3FF17AC50FF0F3C0F000EB53CFC000100F0FAAAC3AAFFFC0F0004141003F03FFC3FC0ECFFC3FEBFCEB15043FFC3FC400001013F1043F00F3BEA03FFFFFAFB03EC1415000430C05003BC0FAAFBBFEFFC01150FEAAD50FFF014FC005315453BEEFEAFFB3AF154EFC501FF140FFC304AB0F3FF3ACEF800EC4404ABB155540F03AC544053143CFAAAAFAFBFB014FEAD0100450553002F953FBFBB3EFFD3AC0007FAE11053FFF0414F014140AC03EEAEEEEEC51452FC505413C06B",
	mem_init0 => "3FAF805013F03BEB0EEBED003BBC40100FE8551FAFF287C003B0FFFD5A004113AAF1454315554E6B1500EAC43EBAB840E803154ABAAD03EB54403FC05E855C52EBAABB1EA11443871B500B0502BB5E017F3EA8569ABC5FFE0BCFDBE007EF5405FBBF0454B81143D428533AA1F9A5F00412D50FF0FFAC007BBD56A16B29ABDA697D6B14060C01410F5C782AAE44344EEAFBFC24004EB555142B39E596D79E6C645E5681BB500684BB51DED2BA07E2487A10FB69282E97EFAD7BDF9A2E53A2EFBE4E407B57BEEC5087BAF853C45414C1F491FD36B21B97F9D20A7C28447EC4E48F352461F9BBF179707141564A440EF0478FEEF1AC906F0FCE58A054962A97E532",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a473_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a473_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a473_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y12_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a457\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "A3B5400CD638EE260EB373A17883E10E8FDBEC69651164BE7164B26CB32E553039CF91B3C3DEC7456D40DA6C165652FE2D2B3B7944AB37B6392BCC69C417CB3BD2670BEBF7482BC208F5064105EE37E758851D44124217A6D875863D9E1CCE6241BC4ED179B627D96E590D6EF4CB9041EFC12B78AB3F70AB2236CBD5F44B984B61620F7175912A0FD8B517B1579DE8B84D0A67E491D0C533082822EDB496613757C6339C787710739F215AEAD47EFBFBD7B74A359761692CAC5539ABE6A22B08B1136D6DC49AD5966CD6B4649EC9A333E4575A35153C1EAE0368E637B2FFEE60FB341D7B6148C4EC008F03CB01EEDAC9B7411E4EE48378E81238442E42501E87",
	mem_init2 => "BEAD9CCB37618B98BA39546B5636C681DF8A51D758373B5D24C5436B5CC805DC570B67DB67B4ABBF5F646BC3C09ABF0955B826C405A2CCD3A49FB2C2E45A09BD40295C89B3288145BA723D555043759471E043C38D42B6CD6A2F194C910765BFEED4B55FA530402EE274324F4718CEF2DFD2BFD6FFBCD757F19452A9CAAFF675E24DC3B632A85AF257F3C47C0E6FDBC7AFB7256561C041D2D440848327D4E6C886995EAE24EFD6C70AD1AD1E05B58EACF6D236F46E07741348A2E0F65A96DD7320D09BCBC639BF714EACE946CBD76D1B20C95A5CF4EED7458ADF0D53B5F581536A9D08426939B195A3E76670663C6F51F3DB3D70F088692E3F6E54E59ABA31AF",
	mem_init1 => "BA580D67DD47AAE350C1A271CEC0D136ACF7B23BBB515E256D7BC3BAA1E002405A7DFD31229605C76463BF5BB61234232D677A2F3B7DE5C61CCD401A976BF242C5FA9A6AFF70282C63393859C8ADA6A1491D24E0EA7FAAD0717B36B95A2EE266CEDF3AB77B4ABBE34079B2C17774A90507DEC850E7248BF4E57ABCDEB1153F5625698C34C75D0EAC8D458C2EBC83D5680F2062B7EB04411377FE716F6B09248FC1789DB5BB70A23542416EDE8037593F463BB6D453683816276D89880C1147222621AED414CA9BCC78346432ED13027D50CCA51A7418292D910B4582FE375E7F0101810A5BDE1577E0BF3682456D63BDC630A49B8B0B99A0A9B74ED89FD91845",
	mem_init0 => "89B8976A9CE2F6F3669E3DA632C699C61326AD1053AE8FA519201C7A1699CF351EBAB497E27FE4098EEC8B3C3CF8C99D12F175763E44CF98011C735686584FD80FC5E463BC0437BA0151A1DDE3E33681F42D7A428A917C5A840DB32285E3295C81B9BBCAF9721E6E892261D39452571803A3A7B62BF09C253294A73C8780512A6FAAEC5EE534A0DE8436E018A89F62047FD5DA9998C9830EE4D1EC89B79CB48D9773574E18A9D319A715A6958DCA7426CCC8A94003698BFE84982EE83B1239A948A30B4A42BA4D33AAC3FC0089509328377CD49C4E590BEA10FDEB511119A9BE0BF6899FD88C2CF2076A860B2376B5B3EE810655BBFF38B99D9C8D9C2C31C48E",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a457_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a457_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a457_PORTADATAOUT_bus\);

-- Location: MLABCELL_X47_Y14_N30
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w9_n7_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w9_n7_mux_dataout~0_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a473~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a457~portadataout\ 
-- & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a473~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a457~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) ) ) ) # ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a473~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a457~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110000000011001100000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a473~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a457~portadataout\,
	combout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w9_n7_mux_dataout~0_combout\);

-- Location: M10K_X41_Y55_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a441\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "05F5C52DA81C5404568FCFEAC96671693445C3F76CBA618A34F4CB8DF1654E5287B437C5CCD5D6147C25642938780C0D53A44CD91E55F4DB58A743F33457F38F8512E19BA7428007156633FDC8B315FBF712302FBFEBB5B89FDB1FBB019A93DC87CA22004B77C8D629D398CFA37140DDF25E3EBB21F0A301227CF1DB01967828B0A407A567CD67A15498C93E10D7A037C62E74BDBED7FD54E8BC39442A872552419B36C6A3C01B6506323A07FF51686576FB6091533341074D4E4C2C86DBAEF0DDC2E40835457A5477A5276DEB5B11E98F8362E52BF5D58D1A4C3583EF5D55497FAEA064CBB8A6CD9389B5773AFF7F9BDD638281361E6A44524B1D4D3FB76DE6",
	mem_init2 => "136728F9983CBCD0CB1BE3287021C67C5894A0C64A7862655C08ABAD74B628DF7782AB5D12C6CD85E288973DA313638C708B5501760CF7F8725BBE7324A86673B128B8BFC839773F08EDEABC7ED2B8F21952A486AE9CCBA64DCFC8A4A027121C811FF29D30C66C926FF401A02BB29CD334592297BC84E26976DDB57B96255872A553459784A4FA4234DF12B2309950D24DB2F9611396C8D83D007BEB34A8FD96F6270CBC7B88E8666326C66854B4E9C89B26EB4B8631ECE39F181222D66800C81058A08EDB705CD8A3671233D01952DA8425D931DCD33B38C2620ADE2B1EE678FDC70AE2BCB3CDBF19E820FDBE66AF2B2E7E1C71D6C56D00C92CA7CACF15F1A6",
	mem_init1 => "5A1AF9C0475683598543B3705988E60AD8E4DA166C6B34A83BD891901C4DF8E703C7795FB4F9659228FE66D6D2BF51D0FB9857B31F9115CA75DFE1BEC8D877947C428537871EF70D09E3C3B9E99587423CF6327FC5EB2FFD9E69CCD8E04375062930858F847FF23B7A3403FC4354BD92476A94F1A923BB3A373287FD07C059540BC037E1B7987D83F94FA53580AB23467C022B16FEC2270E23A5E58DDACBE4859974F27D5F1B6510508A6F45A0C963374CAC744258A6360BD793E251DD35FC0F97E15AD8D3E440392B6C9B7A5548AAADC62D1C6FA14AA4DFF55D48263AE450F620D3256F2068338AEA856C48842D585B25DE225010385E8B2080C15B8204B86B",
	mem_init0 => "26B75E7F03C69DD1477C15DE19360D94066094AADEB8B8605D74D38636A680C8EE9583FF0756D7A6F49DF3A093CB015E7DEBD539775D88C868F5C91DD1D81EA75A98D92CE25036A20CD1FF964EA22CDCC7C1FC9FC2F407F272BDBA6B153C226B016A1B125EDC852B64D1937B41EBA2B6D70AECFAE4D09AB051EAEDA8A0C391771BCA06247D970CD9E9F8690F95EAC6DB94F021DE64EF85525687C3584E1F7908AF6F5AA7BE72EEB106800CDCB4A02CD6416C4D03E4DAF8287AD092AC5B20ED2791F82F13EFBE3ECFD704A11BB52BC82C5842C098659B69AD75CE4462321DF3D6474338AB324C5E86C6B6B0D149CF38451116DD88A9033771D1361C617B863D3A",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a441_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a441_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a441_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y68_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a425\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "EE6BB0ACC98B93A1F05AFE54731CA8B5212A844ED9CF126FF1073939A54AFBD39436F1DEBE5C314AAC02CA6C39DE227C294587D8C860F0AE559990B3081E7409817245B28E93C8DC38212A861F8439B3942F055238AF361870277BE96863ED304700C537B0DCEE559B2A225E60C06FBB4E31DA3E2302F1EA7404009E0C38243920A8130400E8ADC46667FC8C6C49B3618558FFB6D035B8E4E0588738E611DD1405C1B595C8796B9CC23C381A7EC3521750AE07EB66EEA2BB08FF935B4263C7E6B470C078D7E098D5299D2C5A0CB4010570275704C6937C925C2DC649817899F7018E43E62C31ECFBB26C9344557CA4351F0544470F4D7FA99CAC9469AD6B21E9",
	mem_init2 => "087E0B37895AAC0EED2997AC6C23607B870D22A66FF608516D1AEEA3E28F18CE00EC7950802BA34ADD11D24D2EC70834D48D2EF7D9F3CA0A856A1713446674EF800DDAB71718307CB142B219480C930519F9D415B11394A4B3F6B18004BAF58AD95A0FBCC4CFFE75AE26DD8972D429E9040638B7F25936C2D296939376801BB25374B02716EC1999A5E8784560F495B97685B0FF3302FF84AF2768406481BB8C1C17AEF546709034B74756146719FD3E15972DF66E35952CB5A1667A5D8E7741BE9301A7C542CD3B575B7C86352425E62AD1466EF4E3F9AAA4D6A1622856697368473247BBCCDE4BD5331EC2E35B4C6DB33ECF0AAF7F829FD1ADCBFF30705A4B",
	mem_init1 => "FB68ED7186093CCD0BC8EDF447AB6C9BA83D09A5299A77EDD32FFD7A02438894B45AD1B3457B68A30171059190EC25A3ABA7B6FD20B5570A34CB3AFC07001037542FE770AB0AACB24E6F48E62882A8CF5AD23EBDEEBAD621EEC51F30E508B8EFAED639F9601BA2E61D9B28D331D3EA08D5DAF93F5A634269083E91A1FCAD10DFB9BF0D7192B5DA9F6E92939D94B03CBCF1BFFE4D4C75BA2FFEFF27E8C5C0566C25F4C6E2501E66AC71E218C06B17846612FEC6DD4ABD08E531895D12692C05F4CEE0CF1E6559CB442D5378C83A71A2DF0D8A6E6FC2430B1E929553AE28EB3DC4FF83E06D63B89C09AEBC5321877338C0038566E005791412FCB97E267F660210",
	mem_init0 => "15EA4DD47CFE6AED5D0827ABD95A6A6306EB47F21130D99242C6CA5DA5A5CCD5A8B7DBA9674E7DDFC53BEE82B710153B330F02B74D1F29336549E9BCC3826097B1D1B396B6AA6EE5541E22AF7B6C8CCF9B4EDB1C0FC6C3EEBCE13F5EA05362129C29ED8288F41DBBC56AB2C42EAF5492BB59163F08A9957AA9EB15AA6D62388A0CFF382A08A21F1DE56D7C5515479E21DC11659CBB2F9B6C95BD6EFBE1FC2D8EDB4599D6EE3DEDF41105938C4A5291430EF1F18E2BD5611870F550DAC5CAB2A6F4BD70178B4605318EE268F9A916D2EC2B0D2995B9817A0B4C026B3F068011D6286C507F1C81CCC15436F627E835516CD42E6C0C0A24D61E950FA5936029BCDB",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a425_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a425_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a425_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y54_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a409\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "6E4A59A346A0B9BBE9C1302C7EF65E68E72577835AC3BFF72CE5015DCFBBE57A61F8256AA56DFCB00A27CF94AF76DF6F843B93135EB9E056A07694102A72B1ADCDCF704545B8B7F518B01E92A18650F75B5B878B489A541BF8131A96F2433D443EA33C503810E49395C6578C945579DE97ED18719C6E9D26A2EFB165F2E7621F49FF28CA1327DD18CC87DF31B5F84DD61F22E021F5B25C90B8A35E9E2B766EDEF4F1465B1024F396A4301FD77E3FC6A4CB24727EA2364826185910A93FBA7EDDDE7E0879F2A30D2E9A60D3FB90932F5BE3D7AD75A7E28BBCE9D35ACFF7CE7328AE21781E8074DD343DEBEC3AFBB4270853E325B914B11A3598892327FFF95435",
	mem_init2 => "7E441600CD481B6BEE01FE6278CD3A3DB6003795023F5F5391FFCEA539B7B6D24590691510ADFB72FF5C9FB0CE47513E2D09E6BFC1761EC3AE88D8B9E0AEDB7014EA78212FAFA70F3503DB543E27CD4CB588367A5D7388A740B198B413FACE1870043CABD6944A840FA639B0D8E8794024A5A735D230B0CF7A48D277028FE18B91066C78E436BB18D426EF09F15C79C4A3BBB3031CEB9410DCA0BFB80305397CD5A6D3CDAC362BAC1090329262F1112AC88B78E82700B1E35281E2AA11FDA723783EAAA125E5F38EA03DF05AB316F75FFD5F1489F3956FDBC443D1CC67F1AE7956B37E3E66291177C8C43FFDD5432EE0E29CA2CD0ED81BF68581887DF827A9E5",
	mem_init1 => "CD54DE6078D3F949A94B67992548FF4FC0BA7C36ACAE4588A9D6BD54F0AB7842C3E00E46ECC82DEFA42DFD0AD6FE89AB68A1D485094DB160C8522F32B292024C8D1CF9FDCB35EC523C60FE38D9D93340900657289D1E7E4895E9B69E513BED77C431EE7DEEC60463246F45A7F74F117E9EC84EE72D5093CDF26664EF0A472E2C2DA2C28437DE75F8FD452FB513934E7E57960999124369BF415452D970C3D7538AAB347EF7E96A26AF0EA1B0047F20E2A97259BCCC6736B610815FE8857B5A3BF9B27E1EBDAF39012FB4A896E3587E31DF17161578EB0F2B69508A06BA7B30C51C35F5D005A96DE79A1BD868E2137547DF1439582F05EA038292543837FA90EB",
	mem_init0 => "878AAFF014A990918F9D10D79D0242778A249F528D7070C46A34209D1B28103880F4EC2FF00A92AD02FAD3E12C0433DB0DE9880C6943233C17FADCD304A503B9F263C50F070171446A1F779EE8BFBAA7493125C00D0DA46D738D5D6521D2B99205139729F86778EACDDC69C62150805B40D7A4EEE3B946CFC0AA04239CF92E1CCFDA7DB96A9AB409838A2D137F20A256BE61096C3A7C428EB20BC50E415D877B0988184C0C243CE63CC1C7DFCBCE2438D8B8D086EC4D444ED0702325D2647C74CD48388C796CEE7CEEDD06C639E9FE62F0C0E11609FBB36FBD59EC04BFDBB88D42A367770BA2DBD6663B21372FE6F3CA94B25EA23BF554C7BF3540816B01C22B",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a409_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a409_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a409_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y68_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a393\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FB186D104D9B04749DB2504B05A45FAA3FBEB5FB873D9820C8B7086FB428D4A4CB2A207D183172583B7222075CC81D655865939BA0BC0B23C62F3D9203B80DCBBCC7719B46796CF0167798F9E07DC551CEFDC55976757FF8E7057981F4FCBF91522C9904EADDF46E94F81757CC1911EDCDD187C70D64A9FBA69EAE49368363B0D73B5FAE82DE656264BEFB8F40A0FAB271485FC08D0B2AF2BEC2191599A8F6DEACF30071780BF11261F81D4060E2B7862DC0400EE3BC38CA1F73C4607D188342024E26272198801B8E7EC62862E6FA88DFFE5031D0282331F66799B89CB6D464D2507F036946CA8A7F5DD55A8390AD95A3AF4B8EC0F28C1BE94F56B2EB26D28E",
	mem_init2 => "057630C2535ECC6C499E9A967E188F87FFC638C186FEE3490E320383E33FADF800F072783CD95CDC9F1E7FF6E03C0FC0238920CC008791B0619F3FDB7FCC80181BE71E1B1FCC1F5F376CD8ECDFF61F07707C1873183718173FA1E67307FC30F6E30E61C6E5FA7FF6C06BE0CF1C1967F9207DF9B9EC1901B2F7E4FF05981666F16060861D0611F604B33EC73B1609D2339FE0D731CF1D01201338B0FF4C0902DEEB858C1DB0139E67BF21BDFFBFEC61093A10559FD8F19F33A01FEF445E9F300665598698762061B32CB7002F805D9D01413AC135F24F1632259EFBCA012FDFBEAE9D41D1FE9EFC54329D464DF2160F8BD1A361C1BC447925FD4CF56115FA072B",
	mem_init1 => "E7AED840E8FE7DC143AC05B69516AC76592B8276DDE7B2369EABC8654B4F289C8BEBC24B1703EBFC661311FA1A6A7A09FE14DE5CFCEEE405324F0B23A581C982F2E571761FE97CDAC21CBD418719F5814562FE78B01AD81143BC9D5EB17F3AC8EA407ECE4FA7475C863D523B61939C4762479DB02F8CB1C98AE764FE47E9A8ABD3C90F25BE4C21C98A0B0B08C2275A07EC12C6164C439C6A72EA8E7C8551D378A9098532C7B84FDC984AF99C70B707438C36F6B8393C9678D3C73264A042A09926EF95C185479B6CC8B817E0D302DE29A764BC68A88D212BEF986A4E1406689E9A16E9BB27E4CCE3676A03171CD812027890A9C9F47C6234F93E9B451B0C78D6",
	mem_init0 => "047FE624D5BECDB11902BF5C024D9CD29F7E6F05F84D0CE4B4989A60C78C4C88508CF00E6AC36E01F37ADD91010FD64FFE035303BE9E97FA8B39902906D23EA3E2627748AF5B35CA2AC4CE48FCC84487DCD37A796480C52B4658C4B0B8C40EB08B6A727D7707A5F31417E65485932B8E6166E328F9A3B7FD47F52D3E447E41F410EFE08060030440179CA0A0CFC8188B6FB8A2B753531DCBA4C039BF3E1D832FF0F1DD4E676A75CC246AB247A8E57D56119BEFEE447220E7E52917ECF01F4452656363CF9E5E44D07B15977C016A7E9FE359A89C07BA0367A7A1F1987994E835D50EA0CBBE8492F887961C8F8C0931E0BD33B8EDAA29D6B3D86443D21166DB0B",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a393_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a393_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a393_PORTADATAOUT_bus\);

-- Location: LABCELL_X37_Y54_N12
\aud_mono~123\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~123_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a409~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a393~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) # ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a425~portadataout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a441~portadataout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a409~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a393~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a425~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a441~portadataout\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a409~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a393~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a425~portadataout\ & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a441~portadataout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a409~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a393~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a425~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a441~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110101000011110011010111110000001101011111111100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a441~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a425~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a409~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a393~portadataout\,
	combout => \aud_mono~123_combout\);

-- Location: LABCELL_X43_Y25_N33
\aud_mono~124\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~124_combout\ = ( \aud_mono~123_combout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w9_n7_mux_dataout~0_combout\) ) ) ) # ( !\aud_mono~123_combout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & ( 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w9_n7_mux_dataout~0_combout\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2)) ) ) ) # ( \aud_mono~123_combout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & (\aud_mono~121_combout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- ((\aud_mono~122_combout\))) ) ) ) # ( !\aud_mono~123_combout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & (\aud_mono~121_combout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ((\aud_mono~122_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011010101010011001100000000000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_aud_mono~121_combout\,
	datab => \ALT_INV_aud_mono~122_combout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w9_n7_mux_dataout~0_combout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	datae => \ALT_INV_aud_mono~123_combout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(3),
	combout => \aud_mono~124_combout\);

-- Location: M10K_X49_Y53_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "3A9D846C37F870C1CC6DA1DB18C9CFD4C8877E3CB0DB9E491D33700B5895F15EE171ED6F709000EED340FCA2F732C89DC0A76A66A890C0DA8C65223B5FF6BDF289286F17D69BC68B9E6D6C0F9881D1A2ED3EB6E171A2E838837D1C2373DAFE7A0053118D0501ADF7E6125A8B00359C86838E3C99DBD0D008506426669BC01E4EF676F5DE8CFB71CD63F3DD25B471BD211822604869A0596E09D5CC962996149D49EF6DABAFC4B61124FA00773281D3E6B3EA92DAB75AC3A1DC08504BC943BA5C456F4E0B33C4605BF086A0AB6C5BEC0B817FCCDBF2BDA455329E216A307858ED3CD81BEC7E484CC302F66ED657D3B298E99F807198C4A6E3DC9E5FE5F84BB8F0",
	mem_init2 => "BCA05DC88517FBE30409C38B7D4FD5CBC0CBCC499817D9553F95D556E1B3BFF7784E4B7E8A785EB840D30BE398855AA56E86B7FECE707A7B7D8F82791A51EBFFF6086071B0376E939BD6E0E7476852F014317A94D78B388B6E7F38ED81E803AEC00C9DB8094C8A069315AEF1DAB4C2DA2012F8CE2992718470ED46DF8E18662DD5256AF2EACAB751F9EF27B5350557AE1A6CDF8790109852C140E597A5B13C422D09D9D9F2882EBDAAA914059464B1E5EA3E49BD205D7F9C8273AE9F8E0E81D564823B9030D56F5BBCF354FF6F9AC188437FA95564666B8619CB1BBF2EDBE3DFBDBE333651071E3DB7C51967D14C696D8EF972AEBE433E1650C123497B37FFA7",
	mem_init1 => "EDF1E6EE98FCE451616CBC95A7F639908DB07314018FD67660F2746C581D468716763FCB200A3D330728DE1A39BCC9C6E6460471ECF4AF0729F63E786E0F344159742E1EE31491B4B949DC00830DDAA0C2067E0668D97CCFE38289F81154BA5A99B083343B1265579E49DA3FA89BAE8AA3C3C84A05D317F3970ED2B2060FFDBA4ABAF3BD4E6FE1481D2EF276178EA688664D0C98F565527FD53D8F22C5AC1452F8430A63B8FE673929D2BC5F70A7573947EC89FB5E69601FF57A5A25DCF311DF01A72E97ACEF782845DE218686CBD2E13DE4680FAC643AF866B4F93F58ADF892BC2AA9322F06FDC12CB5ABC27D741D4D61944C481BB604AC37E6E68330F59E06",
	mem_init0 => "00975D0E219C83F9F6251775DF98A947DCA8B62C96269DEE104DF15612979C78A88C29159B6AD4B55A357200ADF2030FE5416436D1B9DFD0D1B8C6FC679CC34B141F01D20B7D4BE0AA58B613128A8902AF463724E4DBB6B05609B7E0E0CA62EC026C670B360FFB99BF80C9C8497826EFE067D7FC047D920D243EF88E7491C048ADD541DCA5A81C2183EF68DE3D6E848B12D16862B091A5CB9D13088DCBE226BDF282A61F5661968EECBF857AB1CC248C8648B72511AAC726E2B4D3E692DB3060E74610B8977FE0639CF1EBACC3E333686349C6E8CE1F209335582BF6109EF8CE57DA2E1FFAA67F292B21FABDCC915BF139DE2B75EFC0F8F9B7E8E56092C19006",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y51_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "34F9FF18B28A4A82BF285DC97AFCD5BCD30231B2F2E860C954776EC9B2C1BB774BBDDFCC397428D25B910400F2CFDBD5208EEA678502564930D0BA0B0BFF3A5608B723F4768DBCE798BE28799C610D009F35C91F48382596ECB153D57AB5CED49B122273154BB34F862D37C648F5C685AF903014F9598ED44C2AD0404262A384B2F530A15B48D22B216ED5AA654FCD670D400D14C1F53FEF0D66DFA23734DAA49DAE82C7159A3DB627C4A23CA28E685DD62C394DEFFE9067F28DB2A9D07B2A18B9466F8FEC4D64755B2961D436CFF8103E0082CB2988A6893425433FFFF0BBDF525625D767D18EFB857C6AB7B31ADCC406AF125CED60E38E57A0BA1559386B7B",
	mem_init2 => "01608FBCC2A3890254CB6CEB84030C3168F35EC08C4D3C52C69100BF6107E1BD01F78D3A53B5F7A4B86B8E414540B706E3E8B578FBDA51D6E45E71C37AD2AAB51B07E4AC54FEB4A466D6D4CF0FA902AF34BCF0FAC8A4C0E39BE93F1BE527C6079A70BB06E71DE40490E1352D39E5042680891004A0B84D15F4D113196041CC04F590165399930E31FA154BB57F55FD38C03D4BCC0A4C129655302D7D27AFA0D061313B15EDC9B5CD379806351C039FB71BEDE8648E4233C6CBE1C69DC9A7BFE5795E507581C3B82CDE18DDEA3A2EC9863204D5A24E0B01FB77DB6F2E7D561A4EF63E2BA740B612A3D22165E54F69A87C742A3BB0A4D7CD2A442CA3A16E831670",
	mem_init1 => "59EFC3E0A18ABA3A6AC4106FB1D6092C29D910D54024E0A3E8F3A58B08C561CB9D8DE5D973B9D9D24F67760B8BE8E9FC7880A96D2BC3023F68CDD914035056D37C7E014BE1CDE98E3A7CEDB33C355DC0B74402246A533922A59400994E6D6974218767607206EEC6638DEEBB747C7B8657F7B44D2B8E61D7D2E1357A71CB79EF05A470326D27773178FFE75F0037D9FDA4CAF00E970586C54766911DC8242077F4757B0C8A028D5E02F3C52B0B1D47A550C0C3F9A3E67F595E10A2C819B5F4384A8C5997550F7EFB0DD3A5B044ECBFF032728604807F96DF3B456778F52F141D8958AAD1877C1F83AE2626E6B8E21B7CCF3548B2A3886404842C0C0F348C603C",
	mem_init0 => "BBC206EEADC1BA64E5BCF003EF140103E7A714B97E0BE4AB4122C86C8098FBB5E64A4BC900424701467B14EEEB8A477EFF6592CC5B6624B1C455C6E9D32053054D127DBA8BD17A746FD70B9F4EB258F437B2CE9B93CE7BFD6230983844723295D22382357E80A62110E8D6CE74E47EEC68B4EEACC7923DA0DCF14A523479964EAFEF1DD9D858701A45B741D563D983FC2D3ABFFDD0D45436D797E339B53B6F10C0BA4B15D5F84B9F11B0175E295F172BC615E77DAA67DFA4BE7ED9888DF962BA882139D71D85BEA34B885F2DD39CA0188D6C6EABFFB878483C059B9A172B4731410144FE2A2FAEDDDA3B2011E7D5BD6FDB4FE26ECAEF54C4D841A1C4618E1BAD",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y49_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "B6EA9AE26E1BD4E635353A197E7AA3D68714B3AB0433C50F699199CD32F54A0B4865AACEBEFBD94C7FB77B194ED191B6564A0D9C86B4C28A58D180DDA0EF3264B9FC46830CB3C0EF400DD0F83FD01E4E0A123B498748B848A43409591BFD5438763A955CC25426E8A014B14E0CFEB9299966EC0D2EA90049C66A2CC811D4644928DF19660627305AB3F60ECF2A9FE743E86BA8278DC7D538826342CA63223C693CB90102A177A7CBFDF7740F37F5B653A93F9A8649CD31C9A601DF4CB3C4C0E2F2BDAE9D10B8F0EDAEEE9891AA8A85F82ABDAF85392F9C34BCDE083B805104FC21A29C938113FB0B35373C7AF930F259C52EF9599258AF2C42B7F17DEFF856CB",
	mem_init2 => "E9A86EFA0A3B462F68DF8EA0FE043AF055DA7CCC4D9A00ED025C94804B0A18D9B1651F340F75A578AE00B123EAA831BE11131C9DE21819EBAD2F3C7042BF6657C9F7B262FF64C20D755B593CA2A67CE2A56BB76A2D2BFBAE145DA7C320394AAD316114F7BAFEDBDE8325D779ECB8C45E32859DED9FB0E198778D5B5E43578D32ECF37616480FF0943662AEFAC17F00B83ACF1417504D5D81A7D61AB361758ED2EEA62F3DCD897BFD20B3C25BD5909A9D715C576E3A1C8100339EF1828F43DB02CB9109B63B176C2EA86ED2BD5D88BCF89A8CC12E4D9C7B355EDD1538BF03E3FD0AED1F25833125934D8164361A13CF330C9C9F374F6582BDBD5705839E1516C7",
	mem_init1 => "81FD92C8743197C34E38BFAC7C24FDCEF32C517B07E4CCA1D8AC65C71717DD45D4272E005CEDE6D7E20F41C6176A5C94BF4AEE8F0647CEC700477CD8E2D3AF28C8630A4889AAFF13A11CCF7EBEE361A105F00514E63012EE7DA163E841F4998FA9DCCAFEBEFC7967CC3C27E31F2A44E7B4413992AB680FAA4EA6CFC1EAA51822C50DE433DE12C9397320CD2E2BEBEECA8792D31E1326B9B79AD79F1FBD893F2BEFC74A2BBBB95AC80463F20D68AFE7DC65DBD15C0D74E72B18A290C69CDB375DB6AFD2B5C97D0C23DFB3F02F93F87F6558C1E33EF4143225DB5744CF7837DD721418838E6016D80051B0C4BF5690828A3EE16F40DCDDBB36C3889C2A9CC0ED6C",
	mem_init0 => "3F8FFD2381A0023EA60D94BAB64104F89B4FE5AA375E9A280A437C8EC55E1ADEA7DF8F09540FDAC57F7A78CC059A7B5A48A41CAC03CD57CF27A8B3D751920B3B4D8ECC682D50675F4F85C5DD6A26F39CAE1C0B249B15346178CB8F16A11CCF8E50B581B184CE175303620016BE6562D45B5536DDDE75C726A4AEF1806B69556F001C061A64C4E60343F117115258DF5FD9BA54E4F031B863C8FE0DC7C3E91F80DAE5571E74F87688CB14A81E9F9A7B5610F61B3AFC1870CB766F5932482963BD797629220C456C9382F81E86F4B801427C3FD6B53AC57BB7DC382556BF83563D1642F4D0CC17C01847649EE27C02039E316DFABADCFC82A105EF2D0E186E1D7D",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y50_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "E3A6DF20C3EF17BD31BE088B51CCA5F0C643F1A53C69B27F9DCD397DA1107CAFECD21FDD3458DB6EE9CE1E5F9E92EA7B6D18CC7FD2AB38A45FDE2E4E0DB14D886FF8F08E9D51EDBF23939E005C6DC6D50D1B00A1C88AFAC4F0B30A860B7E26CA51A2F74BBAA50A0399A993DD95E56CEE257E93D543A58654D363E79DC259208CDF74AAB30D9E80A94C012EF0D320F0F536ACD068687DFDF67DA14928CBDC92E9164E5E2A70FA6DB82546BFFC2F81F5305BFC9C415C3FD6969D5FE8AFBC6C363DDB4A85544D5AE51510DC956D931718F8431AC24018A12BDB2962A789153B5662278BC2699D794A9C543A5E7E34436C64FD782FF290E35F205D9D70FA0E9E97A4",
	mem_init2 => "E9075A28BE8FB56E33B030935A0D630C742F2873931F48F8A4C74201EC4431BF7A4236C3980B8246A84CD4E99F770B2881CE0DB7DB80F4F810A967E651718A8D7358D8B4B45C965B2B6A953296FADB98EE9EDD5EA7B5A558E7630D6D71D853FE623C899149BE43CB499FE89265B898FEC78D08531288A47210CE3082126C005078DE5E159A86A7965FDA7CA7015FE0F602065C2D8D00BC3C28E399505F346869B36F6A28E07EC2D3DEE6CB5C1DDAADC19692EA4C6E6DBC0CD715E2457A18B77DEFACF0B753CC991B4CEFA0E8A18AFFC205385A1EBF08835874DBCE747B5572DB029D8BC5F0964B3FCBB4AC64CDE55B616C3AF699C37E2F9FC72F0DA08CFEBF91",
	mem_init1 => "03C0AA4FE25FAF3B845E03EF49D1C436DA31AEDAB9DE2715A9CDA8C9294857AA7AAE8883355075AD87E9DD8D98AA4795E95CC628B9A8179F9496B8BB7DDDFD4E54615BDBF43AA6E23277B8281340344E50F592269F34F38B9B32F42F4A13611538BD7A4058D96E59948CA50C831DD98F5AD862730E995C7B79BA0B2CB40584C72E76516D8BFE61843640857031B9BDF35725451348880B8A482C03B6C4B920E6F181C71EC58AFEFD697AEABD6C9643F549DDE52352B361BA6FD08631D86A6E27F2EA702CA1749774AF09CE9B406F72E5F781C59580107F03943948B12084BDB195DB6767D8CD5C22FC99D1571D6B3C476F13703F590CF687AAD7486FA4B6EA6C",
	mem_init0 => "396645C01B89C9DB46522D98822241E55AD56D20492BA12FF3F78C40CEF0EE6A67D1515D5C76891388E4A1CDE3E978E60779990BCBFB6E37C533B8514499125A76D9115F4D494EEA13323930CCE8FB4DFDE3E9A779AA30F8D25E4460ED0A37CD9E9BFF6512D14D0F47538A0551DAA04AAF51060D8A636D8E52ABB4A99207FBCF964D723FD35BF3E7761B422B9E0BED15F2F91A57F28459BDC372E437656EB6BE85720A80AAC2DB48CA90338823A3EC18A663B2ED10108CA87C3C09367319BAD61FF42449E304F7148F7E252548A949CB1FF3DE19A8EFE9E1A643DE573DE41A2A82EF0BD453C0A2D81473EC9D84D8979A2050290D85C000362DFD09CFB26EF3ED",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121_PORTADATAOUT_bus\);

-- Location: LABCELL_X48_Y51_N3
\aud_mono~127\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~127_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89~portadataout\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89~portadataout\) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105~portadataout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105~portadataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011010100110101001100000000111100000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a73~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a105~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a89~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a121~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	combout => \aud_mono~127_combout\);

-- Location: M10K_X14_Y18_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "A88AF17C969E3B865FBF99BCF304CD3364511A76E371315863CCC0A2BB1583E0B65C5050765F5FD2B75FDD0E5268E2A32EC0B44D490DE30A42964AAD4F3822F509F9D73A9800D6687EF5206870111308F0ABC51A76AE55501366AA430720A972520940975E19721F93BE73002F2A13504F918EFA5F03C84AE0BA9A7759177289A2E483A757F480E7D7C3209F1249A8811A87CEC464900C605A474D18A1E201EA923C1CAD3E3A41B7F5BCDA0F4E38D405B9B2380B4C7F0F9321D470F2FB9D4AE361C1A1806969FE106C025523F446E4A48322F77A0AA49C86AB86A07985A1E377638382EE01DEE7387E21367A98FF2B0968612CB7EE48EC141995A53E7574F42E",
	mem_init2 => "E8ADAD9740801276253DED85A150396F94935D34D2CA5B338BEBE4F94845BF33F30C08E6F4F3E78F05C2CD9B03881382488900C1585D7D490B341B82B90454258CFBE8EA1DD8614D72B492C31FFC04F1A792F5A56BBD38F4D1BA11AB8810CE77B0C6A369F537BDCEEEBAF1C5C5D5DBE3F948F721C7C8F6D419CB4329F25C500218E00C08D25F3B5FE39CF00643113A34EF070BD967F58B23EE0896DD98FADC91BF6B667C3CC3254F923AB9C16D6CBD67D0BFB2A2120F6D5A945794F7A4F3148C56CB90DE1A342EE0D54DF2DF6E2FD3D808DFB8A2855DE75C38960DF4A83DEB425CE8288CC6EE5043791DB057FA545E797FEA5F69ABD4DFB5F283AB3F8F52C77E",
	mem_init1 => "6BFF52A30248F8F362800B3B64ECE847CD917929D6EB79D7C2887E35C0BCA225220EAEDEDDA610C3F1962F99C15CECC71BE161B2B160245C66BC57E974B109B9D3CE628FE00A5DB5CB5EDF986E00A88E22A0E0B37D26E3C8024505E2B743AC8732784CCBE2C0440FC3BE9D5BBD1755B7163CEB78A3867B41D8172C223CDF7C0ADDBDE62B1D5E2C0B19A9D3E6CAE54664A3EEF2085F093EEA808ECB6AF4793101DCBCFD76E1BD36A556987823875E67EEDDC1FFE702D2ED669417673698F2B3EF32FB92F8FE275F1CA0D55C538B60FF6C57710CE1BCE90B6107873DD10280C20F6860E32FA9C76533DF6410F7C4BC84903635C27F6088068D5A93505073C458F9",
	mem_init0 => "EE8AF2F5E43DE09FE2C2798011067038D105ACFB904F0F7937D54D6E97A1D35C4A8F6EB397179D881D938986C3000C27C5803D9419A2983FCD241BC4FEB849EC5E316459330620B0CEDCB45B40D6485EE31E53FD7AC807B445DF69DE21838A01AB49D485E71994F7D0027DAA7AF62BC43C805F6805A6F6DE971D820B684A071C268D8DB56B5B79B580193EFD3ADA041FCF2574BE93FE0A14A72719B6AB803510BCD3B806706D156B5C92F398829020D016C6867F8065ED889DE509CA0509892BE01C64A03C1D378891397869364CA0D47B458E12A9925E012936F6C7BA4442AC4D1642471D5E561F9A915E6E819FE3A8FAB93F2441D6EB652901DD149033C2EF",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y16_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "B0EC229959F57E18C1F794F819CFD65962D55E9A24DFEE98429141061C622733EC3E499A5C3564ADE8BB92C7271F343FF83F799FB6135E09912B124D9548D38F3218180000F13DC1670528951BAC0B6FE4C0C8F3F0007CF83D888873B2753029F9483A986BFDE1F81BFC3E7C77234D36B3A6C2B5C35FC8C2E7FF0F041F27F7612D32A22B5FA8FDAC153FD9F13C3C1E18E7B72E8D4D28AF757E5415406A7CBA40701603DC137ED2695055A12732C3CAFF7A613FC9FFE1F870EB2B97D32CAB32A1DB185DE77F41D81244E7B43FB5E4A7F36663B2623C793FC307E03F83E3DF8AFBAFD4B5D20B4CD642CFB0C8601F80FDA7030CD3EB4E2A33379AD9698360762797",
	mem_init2 => "0188427113F95695014C15A64BC21388260E7CEFE4FC8CFF54C573DDCD53A232D4C633FA1200FFC2C13FAD72B02CFEEB2ED2957391E585003FFEE0C81206B81183542D6CDA40B1E33B7DFFDD91C011B24E89A1A9C657D9A5AF13B220F33CFDCF87E6311CA0343929C6E02CBE2B30F90CFE4067323047161563D9E6DFEC441A3806DFA67E40E11EC2E659F035C139FCCF8BC700701F30558EA9C66FC8FF93E1380E60123FC48058765806E1F93C2718E401663CD06587ED80DC7F3386700EC066FF9B8133FCB0E9C7E378CC039826D80D31933F9A1D19FF2E0CC01900DB032E7227F347B33FE5E190E320893CE5CF64FF28F66FFEBC323F141C91FE5CE64FE2C4",
	mem_init1 => "64FFD0C6600E83B27FEDCCC8FF58E6603B0CC61E2F3337FE99C6C061CCCC1F9CDC780DE6727FD8C0C87E8CCC70FB90C732460323EDC80D9E28BEE60B0D1E30766796F8593E48C4EBE7220EA0321B76FDB189D3999CDD798862280C83D89F25E49AFCD70CD3CEF362C190FF3BE4C623A67A3E66043078CFE60F4F2330C9E40323CCFE7F987C01FE0CF0E700FC0083FFE00000FFFFFFFC00003FFFF0383FFC00001FFFFFFFC07C03FFFF8207FFE01E03FFFFFFF03F80FFFFF801FFF8100C1FFFFFFF01E01FFFFF1F01FE000007FFFFFFF83063FFFFE1807FE00000FFFFFFFF8E3C0FFFFE000FFC00000FFFFFFFF00701FFFFE0003F800003FFFFFFFF01F03FFFF8",
	mem_init0 => "3E01F800000FE0F8FFE00803FFFF83807E038001FC1E1FFC03C07FFFF8F80FFC001E1FC7C3FFC07007FFFF8001FE0001E079F03FFC1FC0FFFFF0001FC000180E3F03FFE00003FFFF0003F0000301C7000FFC1FF07FDFE001FFF873F0300007FF0FFE03FFC7C0FFF03FFFF3FC003FF80003FFFFE001F007FFFC7C000183C0FE000787C030003F001FC3C07070FFC0FFFFF00FFFF3FFF83F300FFE07F01FFC0F001C0C7FFF83FE3E01F07E03FFFE000FC3E03FE0FFC0007C078003FFF81FB8001FFE1E3FF001FC000003FFFFFF00FFFFC78FFF001F8000707C7FF8F07FFCFC7FFFE0007C000E03FFFFFE07FFC7C7E1F8000F0003C07FFFFFF07FFE7C7FFFC000F0",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y4_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000FCFFFFE0FFFC38787FC003E000001F07FFFC3FFF070FFFFC000F0F8001E1FFFF87FFC071E03F0000E000000FFC7FF81FFFFC3C0FFC0038000201C7FFFFC003F7F1FFFFE003800000303FFFF03FFFFE1FFFFE003FFF80071FC3FC038FE7C38FFFC007FFE0007FE03FF8007FFC7FFCFF81FFFFF01FFFBFFE001FFFC7FE01F01FFFFE0381F07FC001FE3C7F8018307FFF803FFE07F0001FFF8FF807000FFFE1C7FF81FF8003F878FC0060E0FFFE387FE01FFFE01F879FF80700FFFDE01FFF03FF8C0FC031FF007000FF1E03E7E01F8000FE063FE01C7F03C38F07F003FFFE03F0E1FE00C001FFF0E1FFC3FFFFE07C0E0F07CE001F03803FF83FFFFE0F18780",
	mem_init2 => "0F983F0003803FF00FFFFC0700E1FC6387F000E3F07801FF807C3807803B8E7E0006183FE07FFFFF87007807F9CFE0006003FC03FFE7F8E0078C7F19FE000E1C3F801FFFFF8700E3C7F19FE001C7E1E003FE0FF8E00678FF39F8001CFC3E007F00078C3E603FF33FC7F1CFE3801FE001F9C3C6078E663FFE18F8F8303E000F9C7EC07DE4C3FFE33BC01F03800038CFD80E0EDFF830677C7001E0FF87999CF78069FFFFE27F80001C3E00E3319C380D30FFFE6E180781C3801E363301E1A60FFF9B01C00039FFF0F2C338F1DA7FFFFC98E000039FFF0E5813DF394C01FF9A07800031FFE025833CE734E07FF960F000C31FFE0690630CFA4C07FFA60E0000E3F7",
	mem_init1 => "80D20660CF6CC1FFB6C0F0001C78701940260CEC9807E36C1F0078E38F80D406CCC0DB00FCED00780F1C601FED462419859E7FFED81E1807CE07FDAC06831E5981E06D80F03C0CFCFFCAC05831C9B03805B00E07819C0F8D68CB067CC9FFF0D3873F9073C3FFBD325F98E53801F6CFE7F038C7C3FAD6CB0CE12E0F0C9983077FD9FFC1B532419FD67F8FDB263FFFFB38F01B706C73FA4FF1DB24E1FFFF67FC01A6650E3F69C03334807FFE367F801AA0B3C734CFE7735803FFC6CFE0FD54CBF1835BC18395883FF86C1E0726B93F1CCB7E3FF2B3F07E0D3C03FAABB3F1835831FFAD807FF1B1E3C0D5733F9FCA18E03527F839C9B00FFAD073E3869E71FF5338",
	mem_init0 => "186C730000CAE33E1DB730E02B4FFCF0C66003F4A067F99B1CF8FCDA7FB0E0E3FC1CD9F2E3219E3FC032B09B1F0E601E29B19FB99C3FF87C4E7333FE70387D566C9F3E033F1E25B0EC0079F8F79684C80E00FE3F03CC018F80E0E00CB1CCC18FF3FF07013811FE073019C81F1FC011FFE7FFE18719CFFFFFF1C780FFBC007F07FE00000001FFF007F83FF800000007FE001F81FFC00000007FC000FE07FF00000077FC0007F07FF00000011FFE003F81FF80000000FFF001FC0FFF00000003FF800FF0FFFC0000001FFE007FEFFFC0000000FFE001FE3FFF00000003FE000FE0FFF80000001FF0007F07FF80000001FF8003F83FFE0000000FFC000FE1FFF802",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y16_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "7AB1EFE6A2A480ABBA6F8DDD3762D05AD176C1F87431232679C45DAEFBD8B19EC45C1162FF08B3301B132104F8ED0A9BAC41ACCC64ECE3FA36AA204F1F3480F921D45865E2CA48D9D9C4DC872D295B7834344B7E8C853F1677A905E2F446ACD30E7F0EBFDE83718CC0F49D42AA0EB0C5AF1AC0B73110AB2099D0BA650A5C55467BEAB1701028267030FFFFE8C52F01CA52FE74ECB6F1E1AFD8023983DE5EA3BF8F69544009856331BFDE1C70087E0F66B18068CA4C0FDB3AAC67FEE4D8DE10CE62FF49FFF4881230B3432F083CE5114FE162E1DF3183E80635E08A9CAE073B65FE0B16C40B026023E6EDE5028EA4C471D6557E081CDB1FF3E918319F81BD2D4A",
	mem_init2 => "A01E9F9C3F143E57C981902989323FFF01C6FF837BCD9E681AA0545FAA27082A073C3C3FDF807F2C006EF96B1D4E54FB69E27073C3678F832636F1CA4B3C391FE6BECCFAD04C2BC7F87C7830FFC96369F15B2A814D20D3FFC8763FCD84CE830C72D873958CB83204B1D38C230E3C81347EE55F53C0D348019607F988780ABF8F523C4C32F527D8B80E1866FAABB59E9FFC2BD398E7129FCD864EC699B1AF9FE1E3EBFFE11C7C5809BD5446643223E93DB1C461FFDDFF88353E07673B2795D4CF36C9C640E325A01FCAFF0E83429CFDA9072BCDB01266F53CFF9F98B1C3F36F7D4734E55126AB760719EEC1926C7E2181FE59F8759FCDC69E53F94C0C3CE7E135",
	mem_init1 => "F97C20C7B2CDEC181C9FF0DE781D734C04E0CFB3858FCE7CC24B7FDF355AC31E77FC18B7E48C2F2B9FCFF7933FEA7F1E7EB34FCD6E66F861E661CA10C63C666B90F03581C979F06B5E477F01CF6F0B30F8FE0AD4F1E792EAF68581F860D1C91FB2BF8119F339872801E60A133B2542FBF20E733C2A66CCF0A84E7F7F8BECC6FC814A7E11F81F7D59E7E61F0E4BA9F6FCA9ED84C677E7FE91547DB2BF3304FF58C341C83E6C2B894B06F8FFC1413C87003019C131DCF5B91E43FCF951AB71A836371F1F87F1319CA649D58328D25F3F4654F953980E02DFCFFFBF0FFC39B4AD36253F90F3F0E7C0A8679FC79793F9202B39E9E033EAFAD415664C003F01FE03CF",
	mem_init0 => "F540D3943D484A7BDB3A51E9409C3994822000C18F0E08D5FB519282678F870FC5330640F072CD8AC569FE9D80C735C8B1ADC08FFF807060F0FF8B824F4F26A6D52B369D324B3D3829B4877BFFE739A67CB32A7EAAC9489FCCF1F6C01D1F110FB4153950130F07F02FCB4162137FC0F1F8090037E3C7BE9F9584B4B45CD3BFDA6980A02CCB001F3864FF85A0F136B494FB626BCF2630298DB3C3C191F89C280631F1332B35B815FFE07F275F1E2C09BDCAFED469423682EB8C2B37366377D301BD8094206BFD8BF889943581408330C6632CC30D8D44B6E28F2230F562584AB35E0011E0FD708103CF1427388ED9D5167D467E548812704E9D20298C19BE2624",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41_PORTADATAOUT_bus\);

-- Location: LABCELL_X31_Y18_N6
\aud_mono~128\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~128_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57~portadataout\)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41~portadataout\ & ( 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9~portadataout\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25~portadataout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57~portadataout\)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9~portadataout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000110110001101101010101111111110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a57~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a25~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a9~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a41~portadataout\,
	combout => \aud_mono~128_combout\);

-- Location: M10K_X58_Y12_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a249\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "C748892AD138B779F647496A73CE9A4C2F891D163077BDE8A5E86926785183780716056AC6A8E250A6B77749DE6CC5FF2D3BA9CEDDF89A8DB2E01DFDC0318737EDD5F35FEB750BEC82144C8D4C984F204BDD43C7237A17527CF445FA353431AD3066CFB803BBA4962F36BA1F53E0E026FB09C725436544DA0D1DE792A6FECEFEF9D582B7E9721AE326B591FF6D06C9197B26B69E1ED5C3C4122B41950471D4A0F7C92B7D021E16D88C37D95A1BD25F9932F7EBA972601708940CE539748F33C60778CBA6CC5F111E6AC20BC517D07ED04B02AC276D695FC2DFB5F29A6071ED6DB0A92E871FAB26B8A7CBE151CFA5B3410061C9B2D054287579A545C6D77F419F",
	mem_init2 => "D78724ABAC9BD11D6CB19A93BF591590B3D4D5A0AFCDFEA36A2516FBDB0483D50FBF98B9E5479C11EDBA5DD6137D62A123CAD0A92C9C6C7D71E62406DDCB4383FBF0CE0FB068FAD5A95B1641176DF31E5CF0278536D18621D6B7A404CDA8A1C1A54E7A823AC59B8D4119F4E87EF19EEF8BA70996239471DA4BDC7AA1DF026FC27C4E4970B85F9C8724420C9805A5089A24B484173824D7C98354DC061F5593428AEF095B87E7A2F2B2EB7ECC403612B63144DE12926ADC5C601E48F7F022B0FC8C09EF628EDEF444D56277F0F32DA0555992F91B0D0DB18BE0AB41CC3590393BC1A2E5569DA122A732A5C7DE4E7DC5A6D801651BC441A6CA0C0B4138D8580ACA",
	mem_init1 => "CC7AE39ACD7886B2692CC73494F3111AD26C135F35B8A4529C24ABCA4A2D5C9C0E66E4E25D867C4F582D70E708B9C9EFFCBF0CE9B9D5BB03E05882F20200B310CB1DF041799E854E53B0352DC25CC101CD7A1E2585D3E2D54BE6F548118D71F1000521D65F5B919AB49B6013245E2794468227F7A6EB0CE0C5BA091761C753C2C9926C4DB06D805932138DBF1905403CE6EA5FA9D91BF705C4CD888498666FC16A14705A481475B30F8D26C6D9C456CD8B5E0B0AE0DCCAC12E4058A413EB5AF8C2F03D2FB938FE422A0277433C7E24C39E15F72257F44B87C92E336F255AA67B6B784D7EDCBE1190E6569CF0F456AE3EDF0D93D5B2D5DE95CB3A162A2C02735E",
	mem_init0 => "E468F9F9E9BABF183C9F05296DD3BDF22F45D90FCB2B1DCF7C63AF0A67EB0C1B450EBADBB1DA7A94766EBE38FD2D9FE9F751388B6486BB84A19858DD5021197D89CF33DA18F6340A53899ECB3310C0F58C5205ED17C13B96A7B52825BA8DE82668FF931AB14A68DF710F6919B5E12DAE6FD988A93EC38B9C64C66E981862915C85A5B18FE6F65367797899BE81E8E80568FD7D15516E879D72A3A073307BF477C5503FCFC14D48625BFA01F07C00CFCBB3A024773B74587368504EFFC94B10991E68BAD17591EDB5C034E1FDBDE55E279F3B738BEBE6A3B146B6B5D2C22652C429638B1A192CCDFFD5435CA3C5195E146059AD6081159BC6EDB9BEF12E1D450A",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a249_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a249_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a249_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y26_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a217\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "1BEB16D9659DAEFC33BED6CF7784DE62DBB9612EB582A19806481A2C384C8807D55A264AEB80DF5584FA28A76B9A5015C1BF6621F9BE84D003689FE1741A612D4C6A23B601F5E45A30A5B7429C4E8B4DC26321C4064280B4B7F729221B6BBBB5BB0DD32D53E05E60296A0730E45A3E633E9E87AE8477D676EDFF51DACC772CBBA3A41EE636564E1C4737AD1F164FF4CC8C9E2BBEC04F5EE12D5020BC80AD61C10455B18E35330E27857A9ADFCF452212CB4022C13198B1E5B9A7A9BCD7AD0EE1736143B6FFB65F8E8F54966ED506A148903A3BE9DAB8BC802C0B469822738067E95CBDDA5A6C516491A8847DD0E93632966D91C15A75F44F1B085A4D18EC941C",
	mem_init2 => "4ABE2881AA043C68A34627F7B05E3FF9CD6968663AB7BCF619802C3F590C5CB64205CE7587AB2BA300E4CDD4A05B0397DD1C76F8F10780CE8BFC897FD3FB15227132493BE727511DE15A085DD96EC71490FFEAD69D710B65258BB584E6179642E0555BB67C67D7C70B40FC8667CA14F6ED38E1953D838A994037C175BF4C5CAF7FB2DA166EE01EABD728414ACC2813B438B43B5959C6B6EFC2717D605A5D4699C7A27B168FCD5C943C02BF5B33B81DFF368EE0DA5B31EB760E626BAB751C2E1196679F6489B8C282A857060E71767E26E82CC9C3DEC3432075745F6E772447B5AC4B981EE838619C899D5B02FC0E4D9130C69DA7D763221E64A55DF0D789A357",
	mem_init1 => "285ABA90957B525D1E105489EDC597D792C4DD986A5A346F23CFA9FD5542E4B9B298D12075D7F2935F9EA3A63B742E5D8DA36166A6B6D7D0AD1612A89B633E7DDADAB9EF764DD1AD42A240D9C85446B8B6F696E2441F0E53BD64521FA522F06DDD10AEFFD965301F6918D9FEC82E51EC0F4711F4980E91A61B5343BB51A89B18FA10009AAE16EEE4675A12E811F3A3653E6C3199249F63F11534B04CEC1A42080A2CED23CC3FAD3ACD1D9E65414E284D26DB9BDA0ADBC831157860037BFB3C8AD1B2B5EABEB8EAB0E5466A4319A20E70F556C535E9240CD0030CC10C4B89CAAE88B4BFEF141C7D95B7956607F630DB4E01992E4BC6A5CE645E3761ACF21E1FA4",
	mem_init0 => "D9B71507CBF3E33B9742507C5F3F3B3A4F1CA54B1D1E30D57EDA119B8B5074E1D9CF7B5625F62112AB65A8E2C0BEA63E59B0DFB8AB0D2CAF0318C50FE6FF496C56551B62C8520E2630EC6427CBA6551828866F2B99D5E927475F594AD59DECE9C1DCFBE0D87471238BE113583258BD0828E8CC220D672A9EEF0BA9C3382C98D460692A91A0F0B27C2414C848C3C054135CEA6A655FE115BB2D33051E6E6978426B456E939FA50B1808F7D1BD6FB9793D0C2592C4027119A496F61F778637D5E106D7999D6D7934D055462492C0677A1D2E224B6A446471CBE5F541FE3243C0D5C59C57F69D1F60A99F060C0303B3A0745F2F4F5201C087DD319456ED0745E302",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a217_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a217_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a217_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y26_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a233\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "9360DFC23017FA97755D2B06ADCD68F8A7A40DD52F2BDF4783B82B31AEDB6140A48F1E88C54DED02C55AC10C945CB0E831D427C3F0D1D6777429992BB4EBCCED87F7A7D6E53B610ADBFACFA107A9986D76A8AAD53F0F3B279ED26BA83C2D1772E77BC54263C1F1587056EB44154A7399C140C60AC54853319D1CB9B8DC7F7BA45D135BA00CB88BFAC3EA4F98A786A285B874E17EC5B6FD49C5932A4B80AB4F1B11741363CC49608D89889D455E4902452ED884F5C36DA2ED7A0E305F6FC7346152825042730AF12670AD4C654EDC0D141FE5963F9C0E4F6B4EC2C76A624DE9D53F527D4B02BF220CA20887A320D036B368E160C201C65EBEB955AB87FE6F9C2C",
	mem_init2 => "5FEA68932EC60D27D7B424EC991EEEC4740B6FE9D618DDA6597C6F088C012F5E2AE37C12DEFCDFC3A46B416CBB817CA4D728DB5E421CEF5628D9249EDCB15A702DE9744F7E6273D847FD3C864E9A969B842280370104E09F5AA5BFE69FDC17E538C5F14CB2C213EDC3D2C76E9F3ECFE7F84833A78F2E79F7336D0367A0807802DFCD1AEE0B73A906D8C30465F358F51C8E8BD67FDF47C8151E2ABEC246A6C1B363598A94C8F0F92AE8EF3584DD43CF012B77DA97FA2C26BE17F45246CEC534F063E48CFC8A3AA56F1191980F958F5B862090D0C2C10304053CAA2CDFB354000AB9540EF33A56CA6BF2BF6AF3B10D0B228D12A3D3FEEB7B6F86A1026116651BC2",
	mem_init1 => "618106FBA33C25BCBF52C4D6F3B798C92C87E0CB90E411CA19EF83B8CE8B1F0766D2BFBE56D22677E581593DA831F6E4D37B15254A6FBA4FF495EFF399D0FE0AAECE2501D033CB93190D11C0A9654F5A1FD7E180539164143999B665F891D6BF7E6B73446EDEE0CA7DBE6A6DF6504C71003316A04244DC2DFBD8512376E05938E638A9038B4C32ACC87E23AF0C106A50A97442162BD70FFA32A5A67F865BD3308FC599C313F0756879E0197CDA7158D7F801597CA4FFA8941882378A08E286C1E4D9EA0E3884E3BFC2B74A71CC1C0D4E07363BA1755CB6498454CB3D052A27422CF8755E142C5EABAD2F999184CB338455BC74BA14DF5C42C68CD32FC37C0B57",
	mem_init0 => "4C1E6A2A743343AAB7D808FB121B7C4965417A8B18E91590A5F3780D726AFDDA451F98693949AFBB0650E267DE15027119583AE1A26A91518B2611143AC536C1675335D29BCB8F387DA97CB7968C5DDAA91E823D4862E8F64EDA525EE286724726901E21A5DC864CD59BF419B063465C1EB3C7C0E8A765BA874ADCFC515EA4CC9F606EF8289B02BB0928E9FF75562CDF23FFDE71F02AD62C710AAEF79334C162C4D9CDEFE7EAB69CFFB134D52BF4C77785B62C2FB13B9B39378C4BB2579420D56CA1440A912D7A9704889ECCE53FD602B77C50E77736DF476FDD79499A6DA86E7A68D9D45D17F17495D4A43CAE58FE838D8AA6983EA584B88FB8ED995A6E4C0A",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a233_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a233_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a233_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y22_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a201\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "C4ED1860DCD5D6123C7B2242C8EADAE6F1716DDD22DC79BD4A79DEE760E1F2E654B8ACF9205BCC975024A57842A7072E1881967BE816E46639177D2C7730B63764558F96996D04575B5FDA54CE46B1A7BB2AF1934628661060BCB41DF4EE712E9D74DB7E4BA30651FC4AE079667868E3B55A1EAF2F878FE32E9F8C398F5CED1801347C1077ABD89035578B3748B39C5BD7546C3FF0B440C4CF19490E693253E32F6C95C9AB52272FC75C0E187F81962DEDDDF17925CCE316174C17AA18C478C7721ED44A61E76AC1FF9B0D7316A89F933715798F38F791A6E7076B414A364ED75EE74CD76330B1EBEF17A02E835A75D33929FEED21DD50BBAC366B9E31D26306",
	mem_init2 => "E56D55AAF62B7BE08DE0E5D39D3CE6BBBF25951AECB9867F22F2CF84E3D0C37DE800C8264D378F4EDA76BEED7857701B59D4EF074DA76E77CD51D59114143733F982168430E53AF97198FF0BE849E40AE193E5AEA91F6ABB6A8C2C2CE0BF7595CB6BCE1951DA63BED8772C330F0248C0E64387359586F0031BAA0A2389C112E1D1A57BDB36D2ED85678F7FBF04D57A1F3E93366B79ACB6706010E42E607EA79D6C17F7E3404034F4678062CF1DB1228157B19888E889EE712E617FB262ABF5AAF4839FDFD563E44C5EADF5CD674020FDF095906214DE445265EFF310DA03DBAE50704F24DB765BCE822230CFDD447DC7D91E5A4F24252EC429F7C29DDD96A046",
	mem_init1 => "2753C1CA3EAF2461195D2EE28AFEA8FB152D799CA34E043B689CAF2DC6D1FE29A836065D868760F511ABC14BD8BE91E72C99D7C46E71288EDD59815E69508D8FB6F15A4C64205A5F10712131F9FD19A6C85F74DAC81AE52126B19A4E61EAA3058562B60FA07B87E940D8C2B8F53D5425029F93561F0FE8D882F5AC77EA63D11533CDF0FD1950BDB8B143361FBD0A2CF10E57B4C422EEF7B75821ED09398894CBA42CFF1C67A136F59138A0DB19482F11EF36BF17D6CA6BCAAA1CB276F4C7096469133F1F4B89565748834A89C0B16829A7CFBBA67574AE8D32CE2A901A5A6E2F070BB88CBCF6AB0D0B09504D1EA7767EB2C1C60A4AE8DC01013D702B11180739",
	mem_init0 => "083D51752531F299E63E69881990AEC5786CC4C52B2D1150DA134AFE2F05EFA3DDD01E221A5F29C8BAB49E93D4C2BADC8B124E9287640F35915BFB095A39E8E1B3AAF4F530C8CE0C1FF119FD9B672819C68D3DF1CDF95861EABEF137523C0016698ABFA42B9581D7F74C3720D28976F87FE253ECB047471A10164868574BD3CD7B0CB30F116C55EA9DC0539F65FE8529A31CCD8F035F3BE292996900F834C1E1DA5EDE203867AC98872B31DDC649B0E5E20AA5B3A0A6EE3F57CEED7F060365B564863016AFC89F6F7C8A6CBEE044A093ED33E46F6EF9CB8DB482902FE2DFBD585DA432BCA35DF3C9CF281D880A04B8B6866EB4C89469943F9324900343B7DD32",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a201_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a201_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a201_PORTADATAOUT_bus\);

-- Location: MLABCELL_X52_Y26_N0
\aud_mono~126\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~126_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a201~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a233~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a249~portadataout\)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a201~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a233~portadataout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a249~portadataout\)) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a201~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a217~portadataout\) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a201~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a217~portadataout\ & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011111111110011001100001111010101010000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a249~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a217~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a233~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a201~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	combout => \aud_mono~126_combout\);

-- Location: LABCELL_X42_Y29_N3
\aud_mono~129\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~129_combout\ = ( \aud_mono~128_combout\ & ( \aud_mono~126_combout\ & ( ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3))) # (\aud_mono~127_combout\) 
-- ) ) ) # ( !\aud_mono~128_combout\ & ( \aud_mono~126_combout\ & ( ((\aud_mono~127_combout\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3)) ) ) ) # ( 
-- \aud_mono~128_combout\ & ( !\aud_mono~126_combout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2)) # (\aud_mono~127_combout\))) ) ) ) # ( 
-- !\aud_mono~128_combout\ & ( !\aud_mono~126_combout\ & ( (\aud_mono~127_combout\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000110100001101000000011111000111111101111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_aud_mono~127_combout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(3),
	datae => \ALT_INV_aud_mono~128_combout\,
	dataf => \ALT_INV_aud_mono~126_combout\,
	combout => \aud_mono~129_combout\);

-- Location: M10K_X69_Y14_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a169\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "05D7A12180BEE895D0797CCE805ECCF48CBC8C489AAE193DB5DB99F40BFF978B500FDFF0C27F4FE60DE9E64FB3ED4E47F867EAA7A20443CD46AC28F64FF7F6FAF412D2FFF70B78168C14D0788D32EE63D835070D500D2DDDEC04BE0724B79F49F22DF795A3D980CFBF2AB25A85D7646111F0EEC8A8B463E091F454EC238E061A79995166724AD8E3E29C94628522A35BC19CB73890B86622D3998DE9E590FEE2A7F8CBC3DA0B55CD08033A49E3F4ADDE6159B10783125E15DB9181FB2CA5EBDE07A63F38B36A4B8F10E9D34C044B7F99E2E264505B15750EA78E97366C7C8FFD02B881ACE69778597DF89A48BF81DAA33285F8B2B051EADF9DCADB8AC71E38AD",
	mem_init2 => "06B4A6ECFF3ECCD2A952C1B9CA54623587B116236134A0CC731D0A0FE1CF5C63974F717195DFD553400FB1D38A42F8E3546EE4232370AD8323B9591B858BA0AF577F86994E7B3C847A43B837BEB81F7703F190E1CF8619FA8E4FEDB858CDCA675FFA8EE9213B595DBF1A4075E74C9D59F9AE72BBA38482FA00A42125E91D3266A2292604554EC54588FB8DA5D9714DBB7EFEF9207290A71667379C6DB3227FA3654BDA9BFD314DF653714D875F7BA20A18BBA303BC39537861BB5CD4AF7DE01EB182ECAD116ED3AA6B6A7F2C8B7089B72E9AA26314F04C98022C17F7EFB806A0E8386A58012531A2C78F007BAED4C350E0EE24F844D9449A3A6783231376B472",
	mem_init1 => "31719104A700FA5F80F52C8EA23A361BA64C00DA6EAE176F0150916B460BB58F255C1B71623802C353DB64AC8EE8E701CF84DF04888B9D119D95C85BB563A4CDAF9E38BEC04243252B7BA0B93191961310D02AFCB6F6EF60028B8C093AAC596D08A2CD1D46917CF186D53F9F72D64BBE59FE391214FC1A3EDC376BFD9D40E3B7FCA31744226A52ADD59624769DB195EBF8A54659D331BCAE704BE7B0305F70EE5CDC70CB1067EA40D1C06926FE640F3A5A4C585FED77970DC0823E936209E39908415DD896B817A00DDCDEC673F321BD5EACDD3DE0DD277C7C635199CB240701C710F7CC009BEBDE8295A2F1402820FC206411C461DAB360CC020ABDE8525A03",
	mem_init0 => "04C274B0CBF1CE92ED3D97BA6CAD78E3715B070A961CCA916B8B880789C9B873ABCE7A177FDE0DCF806726EFE2C3339DE2AB1D338DF20F055CF1E282AD81726426DF1C6AC8BFEE2B10345997FB50741DA2BF1C3C733D059298908C604BA44D4D9DB702D40227374210C5E9B19EB201D72D5D7B9DE1143FC1CCD5E0915568DC211EEE498A2D090E042528FE6725D57269FED393133BD1A2BA7C35E9FA3B6CB0659FF4ADBE15C7BA69297739469E8EAF4E45A730C08864E5549F5DB571B918F1C9269E819243DCB58A90BEAC540790E1991E234AF1D03D719B9000C33D205FC7891F2BD183E76D9F9756CFFCF8A3D780A7DB3FB5182EC4A72D3BB0299D58998F1D",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a169_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a169_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a169_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y16_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a185\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "615B48FA5A255A854A7EE6E5787974342D01804E5540656FFF4C4BCA1DC2A292C5846B5795FA08FD8B8298D9BEEFC6A942F77C1DE4D85D164D0107C341454AFB7C34340987898799C4E9D9703DF321E76DB7D9606A0064E2CBD458AC90953E67B325757FFCA2D22FEF5B80E96AC59711E9DC908C6CE43CDBA31E625C9529C4A97E6F0EDF3124265854019EABAFBA3C99FDE3B0B5132977CD10A8864067BBD5CE2F5A5D484688B0AB7BA41CFCD2F936A6E3D1A7F797D9E53BC43F1988DCCCFF87F54C6A8D40A5E754A622150E6CC1071C9959ED79E72B0465FCB6C95AEE4542D4A2FD539E8CE214B43533D1FFE0BD137DDDB6E146DAB9A012E30E3E04947DD2EB",
	mem_init2 => "0DC9C96B4D8B48504CFD738AA41177F131211CE6D9B3261A8FABAEC81F3093B6EA156437DDAFFD042DC958740BB139185619F26B2F117C96EC229D46F5D7C8C4EF89B0F0FEE58CFA1128A56B4573657D2ECCEC4EABB0FA67B09659E992670B688288EAA884B5F7DDFE3EB58CC84A9FA9B1F0B1E166311EAB607C40CAA69AFABA2E846DD9652D534F0C4ED7A95767D94C4657F8DD2C46E32826F64DCBFB235A9CC72DE0BC76FC68F97834A599DEF713FA17AEA4847F718AD32D575CD478EEAC59D0B530F4FE44C2E28A35F096B464DA1D675574D16A8013A97712B200A193C43382FB1BB8DE57E22FD7EFF2B67B555465AC273C64CA2BC9F2802F1EB85F2EEA64",
	mem_init1 => "6B8EA6B92751B89ED0C2D508F2DADC7543BB60823F01E965C4F88C5D5130B9B8B77F26AA41C4C3B971D9AAAD4CB9AD7FE45AAB9F604EA9814CD3C32CE2FD6CBB74E1CC146503526CC631D16D4293D773DB78DCB2890D0DFDDF354840891ECFA84C53ABBEF0F4CD4D73B56C0BF8CBEAD5F6922D1E3A894A61216D66ABE93910CC1BCABDC4C387DF9FB8D245382C0FE5A4140D5B2E048FD62D4A278BCE70CEF7B06C6AC280C9FB2E65117F9F621D2C6CEA463FF29D29796B1FEE748BE37CB6F7DFF313CB419115FE3E98486E6D5707A6AD17DCD53CB3BC24D96B3D7329FED00B2BFB59D23F7AFDB4A86766BF3F5B78DD9CBBE579B0BFB5F8A76BB2B3DF76F98CFD",
	mem_init0 => "4D7623131DE06436FFA9F84F9D70C8D3274177CDF936D56BF4D423405C55B60DBFA8C850EB6489F52561DCD33481A018388C4738E6112CAD610A2839ED6208B1BD073974B0338B63497F05B0AD20E3954D1A55D98EACFFD82C11C4E5CEBC30E95DC0F16DC45EDF4C5044D34C9083A00B778A9EA67ACF1D1F2746AC2FC673999445C3791519960FCF2DF6AE49B1F92B2B63C72F039D9F17FC87B4F0FDCE8651D636ECC7C560205C956463D67CCE41B35C4D3D58EDA8A7C57177D145781D34D4A4245859E3379DDCF29504F15F551D81E09A7D290CADB2D96C83B5DF2749D4BDD1272E1E2938D0D004F1CE15E549BD605157A55031F87CBCAACAA3645ECBC355FB",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a185_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a185_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a185_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y15_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a153\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "3A9313B86981C336C8EF63B88B4ADEA554530A312995602EAB26D9F3F6AFFA53D66AC9FC8614D8650A2A0029AFE62212228DEC5D88A4DECD48E0FFB1EF1AFDF7DF39FBC7AB3513F3F97ACE925500BE6AA3FB098893A5872607860DAC08B238ACD5509E07C6FD7A4FFA51D8BCF4FF3C71B394D5D75EA0CBF0B13D1F14B572B772A2896A895241E7C04952C21826C44811A4A6C04C03B4BB40160727D63950792A2EEF6A068CC37B46B9E98C301E6586A404B1E1749FF69806B542CD59EED5A7E52B71982E8B30570BA66F35EC6EDF694648B13B5AD3B7D71A0BA11A37DBAE71F03B539423A2E01722546974AF4D725C79D47496C4CB24DA4AC724D3D11F77869E",
	mem_init2 => "CE1FF3FBB231594864C1EF8E55588CC4727292D341860C8BE9BB76C49758CA6BA714E9F607C57BB762A56A9736D011365BA86C6E2C8A0146C6EFFF2770D460FC960A74DFBBD6D6F3FBB966FD9DDE5F2FE1910E40FE46FF57FEB855F303DC0801136DFBF203399931A203A66385B8B9E730029CCBF08D8B19B61C24CBC88D908708B2CA7915AE611B7B839CDB46C3874F2B0AFF5251A278C95F72DF97F4D05E0D06D71C5412FEB38F15626992B5663644B59F4DE53B959DD1F284318DFD0D5C538FBBD1CA8DF26969731B0B5CE07F5AC8EF5A0C7AB1849C853C0716FA47731DFDBF381801DAF04DA01166FCA9CFA83BD0B8E35CF0E9F1278135B95BDB8FEABACA",
	mem_init1 => "C16FCA453286595CEF883FC2279A784E8D8FB303D7F1B53D5DB93AED9FDA688D247D4E216355FF73A24E654191B402CD61B9361253EA6091102457DCDB14531D4F493F765CFBD8F1768DC32E2272393237CA5C3678C0EB28FE486FE3FBD057A092385CBF9017E6BF5AB711C5CF923FC4DC7488D1CAA1FB5B0DD4CB47486CCC4DB9E95986E225AA19A23949EB227C336E0D6635D6C12BE0102837EA1B26EE5ED4B120578AD489280E30240F5AC556238BDB1EEBAF720A226361C78BAE1C298C4322584CED0DA5375C354A2C5B427386DFA7AF44F477BFC33DA6546CC29F2A663C0195EEDDC30EA8D441E8586AF284AF96B1DF07ACDE94039C90DFB1BE4F31FF35",
	mem_init0 => "570A666E1263151E7E099B61DD10C2DB9310882025D52A7D31B07CC58029890A3083863C59F1CE4D765ABC1598B72C1332B7F42EFC0F02AADEBF0A79DFBCAE32D62419E6BE972803640CE0485F362C170A861E648DCB887D2F693A0FC250A44153BE69B17B79FEB2167C3A254A577ADDC3AEA97EDE58F2622D033C4AF49EBC09CC0F40A8341D5492C76C29AC77DB803C773201EF7F5B4A705A2E6A91DB27E104F32DEB30BE4DF40BC9CB44A13E7C8D47B8CEDD6010C68E554A981A0589DB5F5066AD2949EC263CD394FEBB1F754D254E69F7C76BCEED7FCC613213CD8BB2C27AFE939AE96656E6BE8B54BD27B3D47BDEABD3C264C5DD9C7A631941A651DC9238",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a153_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a153_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a153_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y17_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a137\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "F402512DF574C29E26BAD632E27F69AB88B9AA8743FBE1769040C3D3988EC33148FB94B7A3E594CEC135478AFB792056FF9FCDF16211A4D3EF23D9227A384A98409CCC3D32B6EDC96FEC044CDEE9214E6B6812FCDAE17BF0719C8A95162C22A68DA232FF7338706E201FAA2BEA8E3F5A4486C232989389E4486464FCBDFB8F4C7EBDAF7B1963BB2F8E4DABA9F444072F9EBAB1E9A731032A04F37AFAC82E843171663A5D42BE7D5F2A800178547D5AE5EFD565310D161B0FECB2030A70AC17CD8C0BFFDA859754236ECBFE96545E25A64CADDE11341AA53B23CFBB71C54D771CBCA28E3ED56AFBE4E2F209BBB382FA5B31486BC61CF607D6A56A18064DA03DA9",
	mem_init2 => "EC28DE1F8C8C8CC6DEC7F800A9E1885AAF567C59878E3F5BE75CF9D2A11BB9F3D203E9A46D545E2274EDF904504C79CE7838BA0FD18B1D20E1BF42EC71F10108CE9E45B45B3BB7541D05290BE4F9BE97D64E4C8C8802FDC08453C9A5325DE8FA779CBBA51317A294E4B19E4BCA158429FC00675D3DC447139659D2EC91C803B6B3BDF3C50A6041D2EDE4AD5135F472AFA932C8AF6A06FF2D5E3F24D82B8C99E3706B6BC53FF8B79E583D743C450EEDF8BD78C2349AC278E5A572A9B1254F183950605AF4D8C84E20EDC932E2C5DDEAAA4AA77E41B961112835CFF8EE5BEED4E7945F80E824AEEF8A47DF7A66D145F0440126B3BBB9B22049EFD5736922A9AB66",
	mem_init1 => "8DC10EEE52D8A7C17152EEB488559C1EBB8F83739A00246F3E14502CF1EE3D212381180AA4C93DB3B324A5CD95655FDAB178CB482B042B64CC220BF9A5B88DFB591D677ADEB5566122FC8A7E8A652A31E415C9F58E125AD89CE788DB20447B864E05756805115056DEDBBF29B26B43B5BA0EA7BD60D0B2D11121E5FD6C5CDD41F640CB30533B731B02D4D66C076BECFA239C1F6691E26BD0DF13490BC8929A45476667E2A5D26CEE86773020AA16E972E7FBBAE7BB8DAAA22B8140B7C28EC1A8DF2737B0074B932D7B28F9695592607506F1E55AED9CAC8B352727C584F3C8AC36FD6429F7739EB462B713CCA981C0A4ED824037026E2D7DFDA0443F97B601A7",
	mem_init0 => "C847784AA8DB46B60149A1C078F4882D801D4C841C9B59B2B4CFCF1FD5C2F287D593DB4F7ECA847A702213153DCC9B01FAB1D8495E58EADF558DE5F89EA4FE9D0B2988413850F10693C704BA44845BFD298743F4272582A1204AA46620933C2A435A3F897471574310F7709BEDF192FA4343FA682D4BE266EAABF863AEB1AF663E5E8909E90958906D7F54A66F89D2C78CCC87B7828DA2493A9EF3F6DF5B32A39DE19B69EA4EE80053F2CCE18AC5D6C9F99328406661D4969D3B43D20F9A083A0FD8AD2E10B5D6B52091E9109F0777BB96782F81F5CF03AD7A2FAF714D5DCC728186A1D7E5A42502A642F456BD589F7A047270DCE8370E8420F20A43FB5F2C33",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a137_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a137_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a137_PORTADATAOUT_bus\);

-- Location: LABCELL_X63_Y17_N54
\aud_mono~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~125_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a137~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a153~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a185~portadataout\)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a137~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a153~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a185~portadataout\)) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a137~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a169~portadataout\) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a137~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a169~portadataout\ & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001110111011101110100000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a169~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a185~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a153~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a137~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	combout => \aud_mono~125_combout\);

-- Location: LABCELL_X37_Y29_N21
\aud_mono~130\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~130_combout\ = ( \aud_mono~125_combout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & (((\aud_mono~129_combout\)) # (\aud_mono[12]~5_combout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & (((\aud_mono~124_combout\)))) ) ) # ( !\aud_mono~125_combout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & (!\aud_mono[12]~5_combout\ & 
-- ((\aud_mono~129_combout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & (((\aud_mono~124_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001110001011000000111000101101000111110011110100011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_aud_mono[12]~5_combout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(4),
	datac => \ALT_INV_aud_mono~124_combout\,
	datad => \ALT_INV_aud_mono~129_combout\,
	dataf => \ALT_INV_aud_mono~125_combout\,
	combout => \aud_mono~130_combout\);

-- Location: FF_X37_Y29_N23
\aud_mono[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \aud_mono~130_combout\,
	sclr => \sw[8]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => aud_mono(25));

-- Location: FF_X37_Y29_N25
\sound|da_data_out[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	asdata => aud_mono(25),
	sload => VCC,
	ena => \sound|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sound|da_data_out\(25));

-- Location: M10K_X14_Y31_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a139\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "65A6785C3312B76154FDF04E9EE13980405FA9C8EAF2A54ACDC8E432896DF2B708ED501021A513094FD59CA253FACE3627638B8C7FE841E9AD3383C73C0B083B1BEBD472B73A7E78AF18AF1E5A1FCE18133195B822AF15FA4D389AEF39196CBC4D434009425D3E6F0BFDF58FFB661645572925E29CA1347FDF51356664045FD796C14F2D2ACB2BA1E0288C12648EE3FD9315119ED566133E8818437837ABF5DE75A1AB38C02C8B88EBCBB8C0C4465693B00FEA1149BB240CB4AF0455E8DC35E170C182BFE620C800E53A4212DF04114FECD5CB87B8C8C9FF20DDDDD5FDC8B374A112942FFEA24383138CB5575AE5E34C673E590C9F6366C92CE9CC3C4D191737",
	mem_init2 => "2C9B46063F4A81FA79D4A851480CD67A3307C791BF21A7BE36D34C35A6F2891982370606F084D523181EC83519B62FDB75F9E53A1847D8EAB9859D0914576593A98A55A33D149A74ABDA8B5EE2C0EAB12BC11B9F0123C1422902F2FAF2ACD71F5B8D31D5B18D79184A6451CFBCBAAD09B46825B8AA176E9AB72DCA81C92902EB9188B78562D27DAAB126AD20BFC7B5CACFE75E844B11B393F19FA2E525BB598E2C468D553DD5C41908F138CD98A490B2D26C632F6BD33703586C2B6DB55C2E594AF64757CA1383F8D8D527AFED334D544A831DE7F3436241640A2F064A3836178D3A541868F0EE8FF74AC4810093CACAD6142C00FCC245C4DCC5678CF352A961",
	mem_init1 => "3E43F060B55E3B4D1DC4E8AC5D76BDB0F87CF40DAD99565F986DB851D9409928769A4CB0B6CE0E824310386F129F84A5B853EA24AF9CA5F8455490FCAD7738B1B2FE86B30B454A7708905EBA004F1D48CB5E548801084380757F9BEF743936B9B677C7B3A1145A57682A9C0E53713E423256787064104E4C7CBDC72F83D453A1E750A8721A229CB8B9658B537586CCBD80F96213651E253F1124DD26BACA645980FC22434CF426800ECEDA9297ED45AAAD690D783D2DB177688AFEF3210F3CA183E21CE45816D8595F101006620E45DDF0E6BF76C347F17C3F3E121666DCE4A7B67E2E8A6B467BF21FE553F0DAD592F0E1817AF30803C2E44AD33CBE0FDCF3AC",
	mem_init0 => "64A559A742854DE15F8B21CD24980782BF1D6E5E96610BCFB80121F304E51CE4520ECB4CBCB768CD8D33B7587F2057C6865B6521810DC8A819EB29A9ED331D77AEBE42C39304EAA3420DCA7CBB4DE3B5E459A643463EF0331B27D4300A9F362A7B73F2C1BCDD9AB44072BEF09753826CFFF9B79591398CB9717874CAA3125CC677587BF02638C11FF07B202A79E257253DD0C1F9A931BD023BC569FF10E6D0CA36E53FAF9F783BDE0DABB423F189CA84ADA215C50AE6AEE57FAD3AA0CD53C3B02A1E18130BC5A21577538D824442B586C5AB6F79C75E1ACEAE82137D60EF49A4F3497D303136ECA2B25BB1BBC604DC5094A7C7EE875FA3CCD4854DE773E57F4F",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a139_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a139_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a139_PORTADATAOUT_bus\);

-- Location: M10K_X5_Y47_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a171\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "C7C7BDEC07C61FC4119F8F87FC31E78C70FE1D8F81DC0FE03FC07E634DFFBCC03C1FFFF000F3FCFE01C0318997F04FD9FFE03FF09C7FC001B1F0C41FF1FFC1FFD187379FFD28004F1FF01FF847D907FCF600CCFF803CCF87073E0C07C3783EFFCD80FF8BFC184FF03F6DFFCE800CF7FF07039FF1D80080E0192FE1F801F0613DE03278CF03C700CE07BE0FE3F8188EF7867BE50F9E47180E1007C8B03DF60085FCC80007800E087BC9FCE3773C1B9E7F97841F83E47E59FFCE987BF41C0F9039E18DCFD2C078D707C13CF0E063CCD9E04104DB80EADEF71FE7E008B7925E1DE4161D1F802201F0DF380511077D82678E246E65E87811E3980FDC1CA3BBFA644B",
	mem_init2 => "7F04E1F8F86C9BF1820F80079C40EE2FEE7909C00071FF60F013C3C1FF9807CC039C94398FC0FCE8F9C818D0008FF87FF000E18F0366E68786DF2018F06C70E04363023B807981CC6707BCFF6580019FE3C9F3A6D0E8E40031BE6539D3E7D3C63E0F03CC3EE1F202601B7C07C3B7EFC10D2791207FE1F873C86D43C36A3B380E034F7006B2639BE0761990C7A8C2905805E4C13DE8CC07C5F4601F22181E7E19363CFE71338F9D731FE7B3C3BD94A5E2670F0964EF31AFDB0437BBFFE442D1C1E5AF0580680472221194408D48999CCB07145DDEFD35D96A6D235B6C20B30D80D491560ED1E799262CE78E050CD58F04BD653B9B3DEF38C225CD29AD43008C57",
	mem_init1 => "9B741B4CB69BC2A8C19ABC6A576B1E16FC93C498AB94103F1BEAB7DFD16672FBA3BF5E98AFD2CAF3DBDCC6A9DAA5B4D2B0CC5A67AC5D30C136A6610B8831AA56492C9E3271A9D8A83E55429F0646154611105F536FECA4B16E46056A97675514B6F63E7BD41AD7E365B358CC8939B6B69528EEDB65ED4141CFF6E554F7A1BB759FFFFE47085A254B818D66AEBD789A21252B8E39E28BD583D37B7E84674603600041EFDDC7F0F92C667CEF9B8490246B45BD687BB7BB03ABB2730F8CF9468059EF072DE4C151BA0FB0A33AE623EBFF865205364476C1D2C620F84F9265FF48B97E8249EA266FC2FBAD22FE2AF5CBB399908BD2FA1E53E2C11732A0584425A917",
	mem_init0 => "344C0AB078D7FD0901F94D9549CD237DC01871B1A688DB59A5FCBF3C7F498EF09C504FE17926CBC561267F8D300D8A28D4E069C203FF3D6E7A6F73F30307F23C9ECDB7B1F54AF046332F4C1AA090516C1A34F63A42E0FF1F8F31CF30B1AB6FC8C3277CBCB868AC46B49CAEB6474516E204A7C1C4DA6B429228119F23CE529961F4F4DE7D78D58D1BFA5C8084F97589D43AB1B74E55C43B03AD5036848E789279EC4409AC06D6AF756ADC5AB614A01904D382715E956EB2BCB8D24E2F7A824697B9CA2728D3273F6254240C885FCE86D6198485A0964153EABE6DF5BD8FB5939F5AB954664A491648389E7CA39E222C2FCB8CAA4E246F5F6C2B8177C0A185F6E4",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a171_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a171_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a171_PORTADATAOUT_bus\);

-- Location: M10K_X5_Y32_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a187\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "9F8078C73D80F1F87998301DB018F86061F81F0672C399C606238F8F2C18F897E07660F19E7C767EE1CE400FCFF833BC721B186727CE41A7C14DBFFF007CD2FE34C5FBF80030D9B0C14F33FF3FC00CF9F80FFCFCF0063E013340F854946FF3FCFF80F97E66C0FF00603E58249C980CE00018F3BFC71E7F98381E2701381C7F3C79E000061067CCE64380F03C7E7B58659E07CC020FB5D32239C300FE033863E37041E0ECFE71E74BCF1CF66583F9FC8F270326B0030E780E60A86679EF05C03F9A4CD81E1FFFE1F88F97F1381CC7E4620C3FF99F8F8FE1E7FC7F6037E35866607F01FF87C9E70E3C3C63C0733FE6C04C0DBFC04701E7E7F83E3FFFE793193F1E",
	mem_init2 => "61F70208A0EDCA01AB9EFFC83F273039373C0E000117F8DDC0DFF0001F00F3F80E779B31F1C39F3273D380DF300C1CFBF33E6612767F007706767E2637B9C983319F1CF819F8000FFF00387631CCC039FFFFB34C74EFE1987F9804F99FFCF1F03C39FBC0E381FFFE0F1FE18F878F18039F063C183FFF21E0E67FE703C06237838FFE07FE3C78878F1E301CE009FFFE98305F8338F00001E007C633BFFC007EE3CFF39F00FC000FFE00120E1F83F808FFFCFC3FC387FFF00E7F801CFFFFEFFC0600FC003F003BE7E703F43E0E1FFC7C18EF878E7E06819FE07F8E070C7E1FC00383F00F8FE187FF8C3FE000019CF0E1C27FDEE187E00E030778C67F181FEE301F",
	mem_init1 => "1FFF47C7F8F03F8700FF8A1FF381F31E03FFFFFE3FC0F1E7F0038C710F31C038F8FF18FE1F1FFF0071C301E370FF01FFF01C7999FFE03FF88F3E638F9E0FF3838F99E7EF01FFC073E3E3E3C07F701FF1DC7C383FFC0EF73F1E0C007E03FF9FC183001C7FFFE3E07FC007FC7FF8300F3DE0FE3FFE7F639E707FF8E07B81FF1FFFFC3E0207FF001F81FF8FE1FFFFFFFDFFC3FE1FFE07FFF9F8FC07F8007FF80F8F807800FFFFFE1F81FFFFFFE3FF07F00FC7FFFFE0E3FF83FFFFFCFFE0FF070FFFFF1FC03E01C3FFFF807801F07FFFF9E11FF3DE187FBFE0F0F8FE07F800FFFCF8FC1E3FFFFE01801FF8407FC0F878C3FFDC1F0180FFF00030380771E701F1F003",
	mem_init0 => "CF8F1FE000019FF03F8FFFC001FFC703FFFFF1F866FC079FF07000E7FF03F001FFE00010FCF879FC03E67FF023FF03F800FFC038FDFEC87FFFFE0FE0023FF9B187E1C7FC3FF003FF7C03FDFCF3E0E00FEEFF39FFFEF3FF1FE00007DD80C3FFFFC1C000F23FCF1FF31FFF81FE0E3FE6603FFC7E1FFBC07E61E78F8FEE3FF3FF83E478E01E39FFFC0FF83F3FFC79FFF877E018FCF3FF7C00C7FFE3C07C1EE83F3C36FFF0FC0FF9FE07EF80E331F1C1CE23F9FF0F87F1881C03833E7F77C0C9DFE6101FF03DCFC7E787F61C01E0C3E1E4F80FE186383E743E3CFE78FFF1838E214FF00F38E0C8ECC301FFC3E610FE387FE0F007BF0E7FE4DCF9E840C1FE00007FCF",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a187_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a187_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a187_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y20_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a155\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "ED878ACB3CADCDF2CF4207041373C5283BC3983F2F0331FC6087DC2A2EE0CB7DD9FBAC3F5856833A83CA10AB04DF015C58728CF1D3C09EA2AA8E4A12AC0DF2F2078ECEA07CFB2B1040CECAB1607A22908A0B92A96AAE79CF4C4312616EE7DC324646D24A925265EB1F97525B8877BB42CE185505CABE95EDAB77D983644C079D0414C667CF31E7A6930C40ABF38B7B6D0495ACB8AAC5E0FE6988C13367CD40A642F646C4C62AEA1C7B8BC454BBDBCD32D35ECEBEF4D4DCE05A2D17B0F3534AC004779B5654A14D513CB1454E6F515B5B4512BB6583B3395B56CF69C745AAFE5C71E4C2AEBEEA17DDC42F1EEF78C46320CD1EA4C0FE15AE8777166F89F499685D",
	mem_init2 => "B84AEF38DC1026230103E0776F50F881DE81EE7D08102F73C80EE4AA7CC0121E4BA194001E0A9D5B6AE4EBD0F21E5BE840DC0F8DFDD0F27E0C7ACBF3118478B9E45CE0582B9B3082C45D87D6B19E79770E04A014810A2310AAA74634606B086BFB4D7B877AED9C5A71867B3A0CB0C385101BA7DB98C25AC4D7475797628DE10C37A2B3A5E6086798F228D272544FD5CDEC011E71AB6343066561DBEB45C1865B4334FC5A7EF496C58FF48E1A664C68314EA46D23E0289D87623D8EDC86C4311A4139A5D0C0626E59234C3CD99A66E6B3027FA49991DD56A62037AACA6CEA302074099B68F5421F02615EE9BC10A682E668797882785CBC66C5C6C457166F8975",
	mem_init1 => "0380B8AD0978E65F2747712ED2D77B7D506774B448EBA79A3A5C03AF555C03AC94C9E7B00F703560E92F31579CA3B539D4C7884B2B63E3764BA1D9C6351F7492A699C35DDD4819E03802EAE156CBB2B8654F774BDB5BE65C064228AE3496B2707A28254FE2EEC8B5F9F51D73B6139737EE99DF80BB818382771E6FEB5DA85F2A3CA2D29655F361156341ADCBDB3908DB0B53EDD2B3AE589D38F8D775952A2F1DABAFB0089F0FBDC4CDBDC9DF293D315BA0851A3C6BBDCD00F4627BAADF19D6BE505726996E8ED623AD633F2563F57763FA885A3F74F991C0E41852A8550FAFB143333F44CFE4E8076F09CBB8FE7026ED47CBAEC7953001B6433947402EE4FDAA",
	mem_init0 => "B186DCFFC56E1EA5FFF513C01C578F2A4BDAF5E6F26B9F92BE357F3E9E147C6602375B858A2B10CCEE4CAE44CDC72063C082147EDB730643A115E0AC0F821395E455AE707270308E87D9B52ABD4ED4AD1250C2906D0C7CA4F18C3355039F1477FD36735F2DCB3771B53B0376FF7616AA4690D093A48A11270C4C662ED55D64FB1AFC5A9E210651CC9D196F219CA2EAB4848BDA511D2D9E2A4C5D64929D4C467F7962BD4AC59EFC3F344BC10F72919F209F80C77B36C71BFF86F81B19EF247CFE70BBA1CDC61F1899CEFFF98DBD7FE3A9B9FF360E98C0E144FD32788B2A6C36C7771477BB3D5A14D78F871E49AEB5068D35FBC3DF350AF8ACF4F03923F58EE46A",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a155_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a155_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a155_PORTADATAOUT_bus\);

-- Location: MLABCELL_X34_Y31_N45
\aud_mono~135\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~135_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a187~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a155~portadataout\ & ( 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a139~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a171~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a187~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a155~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a139~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a171~portadataout\))))) 
-- # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a187~portadataout\ & 
-- ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a155~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a139~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a171~portadataout\))))) 
-- # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a187~portadataout\ & 
-- ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a155~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a139~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a171~portadataout\))))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000001100010001000011111101110111000011000111011100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a139~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a171~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a187~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a155~portadataout\,
	combout => \aud_mono~135_combout\);

-- Location: M10K_X49_Y54_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a395\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "0E0C7F1FC1F83CF800FFE0FCCF001F1001C6307FCF83DF8338FE0006103C07819FC2731E003FFFF06707800019EC7E6419FBC1F83C4FCE180600C01FFFFFF8303FFF001FFFFF000007FFFFFFE001FF0E00FFFF80E3F87FF807FF01FFF0003F807C1F8007F801FC001E033F87C001C03801F00007F8F8F007E0FE1F8FFE007019E1FF0FC701C07F0180E070007FFFFFF0FE0FFFFFF39FC3FE010FFF1E0787F8FF80FF80707FF801007FFFFF3F8003FFFFE1FFC000003C3FF7FFCC00000000FFFC0E0018070FFF8018007FC7E003F9FE0700007FFFF03FE00000001FC7FFE1E004FFC01FFF9F00C1E3FFE3C07E00FF8FC3CC7FE19F8003FFFC388FC03F843E03FF",
	mem_init2 => "FEE3E000E1C0FC0FBF8000607FFFFF800007FFC000FFFFC0F003FFFFFF000000000003FFC3F83F00FFFE0007FFFC000003FEFFC00007FFF0001FFFF80000FFFFFFE00003FFC0007FF8FC0700FFFE00007FFFF870003FFFF00001FFFF00003FFE00007FFF1FF80000FFF8001FFFFF00003FFFF8000FF9FFBE0007FFFC07E07F0FE00007FF000007FFCFFE00C01FFFC003FFFFC00E0FFFFF000038FFFFC001FFFE07F81FE07000007FFF0001FFFFFC00F03F0FF0001FFFF000007FFFC0001FFFFFE0FC07FFF1C00E7CFCF0000FFFC00001FFC7C07800FFFCC1C7FF07F8000FFFFE1F01FFE3FE3C00EFFE00F3FE0FF0000FFFE31E00FFE1FF1801FFFC00E1FFF8F8",
	mem_init1 => "000E1FFFC7007FF0FF1E01FFEF00707FFFF807C61067CC0F66E0CF181C7FC600700E3C3F00000FFFE1FC1FFC07E1800FFFF03F8FFF1FE1F83FBFF81FC7FE3F800C078FF00001FF07C00001FFFC0601FF83E00000FFFE07E1FFC3FC3F01FFFE07F0FF81FE0007F8FC01FE1FFFE18000781FC0003FF07C0FF00F1FE0001FF01F87E00FFFE07F1FFE3F81F00FFFC01F8FF81FF03807FFC00383FC07800001EFF007C3FE03F038007FFC0783FFE3F00807FFFC01F8FFC7FC0F00FFFF01F8FF81E00600F07C00787FE0FC07001FFFC0FC7FF07F03007F5F80FF8FF07FE1801FFFE07F1FF81F80C007FFE01F8FFC0FF9E003FFF80F0FFE0FFC0007FF0007F1FC07F820",
	mem_init0 => "07FFFE03E1FFFF806003C0FC0001FFEF80FC6FFFFFC0F0E7C3F80060FFFC03FCEFF30F3F83FFE0000C3F007000001FE0000070307E000000F7F8003808C1E7C000038FC70FE0FF87F0C73C00000FF81FC07FFFF8FEFFC0C3FFDFFBE0007C004071C3CE01F007FC00E01FFFF078C01E7180071FE0003FFFFC3F9E03807C007FF0000FFFFF1F9C0E001E01C1E000001FFF1FCFC1FFDF01FFC004001FFF800E7FE0000070FE0003C7FFEFF0E1FFEF987FF001F007F1E383FFE7E106383C000003BFE39C7FF07E0007F003F009FFF880FF9FE3C60F0C003801F8E05E71FF07830FFC07FC7EFFFC003E1FFF801FFC3C08C07FFC0000FE07E206FE1FFE7F1FFF007E0F",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a395_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a395_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a395_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y60_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a411\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "20645F19FBFF8E1A1F86F73C623A53163300767D07E5139E105F8748F270110060818FF0BDDA3FC1ECE43FE4BF2FE3E9F8FFFEDE07482F0E9E43D88CE390DFA005331E023C32400780ED00FBC876FE3699B81F7DF91B23FE70267CEC7E73C8C9E5DCC3BFE339DFDDF3E24319E00EC3E71F02303F9F0F00E3FC780FFC1FF3FC3E0479FF01EF67862C7F980864C1E7DF86021FE7DFE608E2F0700383898E708D805CCA2627E00CE7F88FE7F0E2418601B8BFE21E38E3BA10FF07600063A00F1F380F147BF811F9FFF1C6619B30407ECE1CBCC07831B30BB60038677041187C38640DEA700EF9837B5F837BE098AB881879EBE605E6707EE81F0091EF3C33F9109C",
	mem_init2 => "27E2BE642038430C10030312E9CDCFCFF60DC067020238D8C0B19A67CF3FE0320F1FFFE0071E10003E03EC09F970EC0675BF787AF83EB92F0C274FE9B1A03817E3F30CE83CDFE837BC6665C4D2C411E2E47D63A3E846207A8845C8C637A4D06C343AD446B0B2882E93604703495BAFF2DED626B534ADDDEAAD688303FD030F7047C3F1C8C1FF1C03CC773FC6608C1F1820FFC79C5E0540EEFDB30087BC008C400FC3799B866204080B83282DFF1F3053863FBCFCE9F81FE61C4C001F1E797E1CCCB0E31D1909ECF1FC106407DC1FFFCC043817FE07E020DF01C0EF0FFCD01EFFC43FFF807FE33FB04FE7C01BF0FF80FFFE808D07CE0402073C30781E1BBF8780",
	mem_init1 => "EC7C301FF9E1C031FFB86F21E7F0260EE6FC387CF01B0646FF2383F9CC464BFDFC3E00FE0748FDE438C0C0FC49F0888F073EDFF81CCCFC1FFF81FF3202E7CF8F7060339F1261EC0FFFFF0E1CFE07CFBFDC03F9FFFF0267BFFF907F61E04727FFCB000C3EFF007F0C18007E4700F06807001F09FBF9D9C1E1FE77C0FFF6781E3E3FFC60DC7600401C7FFDC0708F0034730E5FE1F93007C0FF70F3F817F1C0430388F80383FFFF9FC07E32030066784006210FCC07FCFF0000FE06F319CF1CCF38D06D821F8180640F22CDD045A787F7CFFFF007807FF8700F9C1FFE7F0380E001FE3C07F3F83E00C03E3C0FF7F1E3F1F83804061FF0F011F00387FC003FFDF300",
	mem_init0 => "000FFFF9F8F0F0000F8E380F9C7C7E07FE0000783C0000FC0FCFE70030F80038003E061FF9F1C0F380041C18D3FC001CF3399FFFE003E0CFFFFE0000077C000007FFFF30003F8F07E01F07FF863E3F7FC000C7FFFF000461FF8C3801FF81F83F9DF387E1F80FFFE00C1FF9C7E0E1FFE703078181E01EF8FC701E00003FC1E0000FF0181810F881FCE43873879F26C1DF70F9FB90703C1CCE80E1F0707031E301E001F9F00FFBC3807E7FFFC003FE3FFFC7C61FFF1FC0F00FF00023E70F000000FC701F80007FC00000180031C600039FFFC003FC0800439FC3C600003FFF070F81E3000FE3F0C7FCF9C1E1FCC7E70FFE041F1EFF83F1FC0FFF0F80303E1801F0",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a411_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a411_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a411_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y70_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a443\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "C156D411A9B7C6DFF3510F865C72DA6FB935E881FD0F66490F8F57B7FC1522515103FA38268007E63F92B161F13B73827A1B41BAD4DF4FEAAAA14448A74FEB36E76EA667F0FCB5E2E3A17CEAACB69D977D0B3CD154B908598E06F0EDC25421BF390CEFC1576B66BDB66B0E043E2E21F0E9BE66171FFA70897473FDEE8E7A741F7D26E7E9ED651BCFD52E9140B0C582BB55C9768983DB21BE68554096DFBB63014ECD124E7679802C1F9CAC4B4FF0F27001F2DF07819CF96ECC5703DE1569C027BE3608739B5D2F8B6550AE837321BBB2AE6A3A27B4392C2BA35E21465702F89ECF9C910AF3C65B832B23B4D1A74BEAC9BE2BEE9F01EC905179D3711B6F8B54F2",
	mem_init2 => "3B11A94E9D4288D33A78715271C17CB3B97A64410AA165A038C61049B1B54D13EF30F1223B9A4290238A4F5DBAC591D04287C37F59A8371FBE44F6F91AEA3C05BA82509B1256C08245AEAD05FBEC7315BFEAA088F771701C7F9FD0C2FBB046F6FF24573C4D8494BE9FA82037185CF7B8B3171835D0AD1A383ACDDA2CC1F20C5F735C17F78E15D0F0487017A8D9F4B365578CBB73BBCCF7B8D68C4015ADA703D9C323114C49A61AFFED9A083D7314FC3D603642429EDB905383D8264262E5A3209E67C4DA19986E59A5E85CC54E002A7538DC74FDE321D9073C3382652819F1ACEB073455BC0B417F6013DDF26C078FBE0653295E89205E796C6C1171FF113FDA",
	mem_init1 => "59365262CECE2B630D261914F957556739D4D06C7C3C0C4C108627459FD5CE04D9A4F64FB1AFF7672459655BD0637D9F58958932B8CC2D5D528F3626C4C1DC2DEB126E9A3A938493F7682C8B0AF7983ACC8A37671698DB748DBC72D449EF68F54234DB7930CD06C145208FAFBDAD989A19C02DBC67B67CC3DA7D73A2877DE5AC2A28A2DBF1265FA5F4E8C387D5302E2B87A602F9DC57931FE74A178FCDF620C85C129DA1C55BCB459C65003E933D50F9FCE55E23704F800276976F0E2742CEDB3E3FFBB8B6476B11D529C652FEBCF5D2EE46C09632D317BF8B93E1022D0FE2A0B836603FF8542B8DD8AA435BC4E1205C86E5579811B4D9371A3E58DDACFDE7B8",
	mem_init0 => "FCAB977E7E63AB947992A4B7ABCA2827C156CC74B470427868DB4C5B431F714FBBD9413D1C03C823648B03D3D3FDE0B1C341D91249C0BA241B8FE8399304DE2AE5415F4968FA4DCAE0F1B27308E8FF7B023209FFF7E9C938679533ED14DBC177AC58191CCBAEF06D4EEE1AEFA0484D56807A871D499E0505D0C97F4AFF557DDA332FBBEA207A412F33507D5070F7BBF2D4BAE437C0BEB2B60A371A5FACAFC26C44A9383B0E12C718A46551D2BE09321506505488A87E628A6DFC99ADBEB6751311866294DABBA85527DD393A46043CB16FE24DD309E122D33CBDC4CB4636781807777BDA6E77E858D8877DC78A777C86018F67A0C718FDE421E1A0831010C2D1",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a443_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a443_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a443_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y58_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a427\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "1FBD128C1131C8726862B4571D3FD1AEF7B8803605A3A9AD5C9C88CF788E85DA1074B4A2017D0F8E7741DBBB41B80792F03F80A245C6C86080133E922EB53C513125E4708210510E21BC9CB111C4863A77943592F0F02AA1C1CEBE3E6B863E5458C13367994D60253A953F0CE038D3CAF77CD313F99A11DB9E04BF54CA73A34B84553BCDB10DFFD5FC53498B0D37AC4DF5C48718911FF5C155C58AE4D979F3EA66F2AAEE0B83C11774330219614028D8D84C0713F107CA0F851A4B6E901AF398C968E969010EF7976CC990309680916B83ACDE4888ABBBCE277FEC9C994AC3944764DFCD22A5C4CA6C305D3E18522B522D4518F9D615E00F3933BBDD44C92838",
	mem_init2 => "F9AC797233657359E89554B69F322D57B019453B08CEEFA6B36EF78D91C363D22F4325CC3759835429B0B4038E70D316D393489983DE6D43D6FDF9BD19967C725CF59AD28316EA108DADB511CDB281B25AAB919AD70D0A43423E54C279E2499B3D3D332B8F9A0EB0423DAE629D28FA012473DE67002163978D234871C2DE127699CC7CB8C877AFF0CE803400FBB72C174CC19F53171844DD3FA70040A69DA7F491F8939B4E92DB6598E6256E009E67D6292033EC073FB3BC8933AF70FAA03F89DFB1A7C99EFB62991E0E346811A67F795CFF90326781D9DA5CF38B1FEDF9197B7AFCBF2B04002B05BFEF2E7C27E00E97E6F37E96E7781807A40427E7646E5525",
	mem_init1 => "C1FF32E19E9787D97B1441FF1D2279D013A03A34626859DC93F8B0E7904A2023819668F6F0CD992ED706546EBEC566610FF07A12FA3BACA2F9AF61A48C2A59AD5B12D06522CD56DAFAAC6F2BAE9670CA9161DA6AA709B642BA166C9B36149F253AF2EE45486914B254ADD6399BCA5331E10DFDBAE80CF1264401EF1AA18DDC765ABD240C3E71A4AED1986AF16BF75A84F77A7577C1FBD41FFC7575700F19DCA4FAC74266E4F9D513321C963659D3333C187908CDFD51B6F3DE765B03262C1AAB8DBCAB9B86B02F54640383451EC05C47F050F6C2DE3F34FDC0AB9CE8E026A8586BD4E8A31EC40F71DFE633732C9527C9CBF02F6A3E138E5E5DE5538703CBEE45",
	mem_init0 => "99243C61AA1808FF3AEBCF7B0EA2D02DC6952423B906C7FCD2027B03741FEF3D0308463D80938E3FF187E3FEB780EF790BE0F70ABCE18F6140813BA2CB409FF3B3941F7BF8230103C412781E73333E029630409FA21BC7E006D2039D5F926405012B5E3E1CC3FA218DEEF14633E0602A247F9F0EBFC900CFFB9CC94F9C67D86787833FF30870FC7DF88FFFC0080C0021813F703E1CF9BC1E783CF07807BF391E3F04601F021EFE0E7E10C0401E4C65C9E7383C33C19D8FC7E787DF1C00E7E081F0401C03E111C7E787C4193E3A6207926003D002FEF01FF178FCF1BC0680FDE47FE1F88F83F9804707FC7CC7FCF17B91E000F4F0003B29FBBE6C0FF9E007CDE2",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a427_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a427_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a427_PORTADATAOUT_bus\);

-- Location: LABCELL_X37_Y54_N48
\aud_mono~133\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~133_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a443~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a427~portadataout\ & ( 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a395~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a411~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a443~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a427~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a395~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a411~portadataout\))))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))))) ) ) ) 
-- # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a443~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a427~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ 
-- & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a395~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a411~portadataout\))))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))))) ) ) ) 
-- # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a443~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a427~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a395~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a411~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100010000110100111101110000011111000111001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a395~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a411~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a443~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a427~portadataout\,
	combout => \aud_mono~133_combout\);

-- Location: M10K_X26_Y26_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a267\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "68F1971FCC50FD8CDC20C745D8F998824F5300E0FC2E39F9644FC6359AD652127B41F184177A4E0FD9F30E3BEE68BB86D858FC6097CF600E53F0E47F0D38AD2C7D1A84B95F512F6E76EF5C0026B5CB98CFA3FA3A62A73411D9E613C470A641A330003994393D479F7026772459F2F4AFF56A11F6B0AF980314CDDF2A6BC8A48D64513077BAC84277AEF857C91FC69BF43F99AE4CB153D52962A1A2C859F1619A4218B1E317786CB0E438EC60C4F9700E30682707AC07868614BE23AFDA3192843496BA0F1A98710CF1666EE423C7439F68552A81263480C42402109CDD025D18E199E7A77796A87C0ED9ADE1D76B0A004ACCAAC73FDA31971EA151C28A65C1C2",
	mem_init2 => "514B9C8EFF380A80BD92166723B08B41552DB26407826A0A9EB2A80ABF939041D5A8213BC7EA0A4F23D11A6FFE3EB950B7F76D45E4D82141289D123957D812DCE8ABA86EDAAC04367579B9D62E9956E5E569611F07D2156EA0D7C9E2ABC61988DA83133AB4EE333E5CF81C66AE8378988FA2BFA991844091C4ECEBE9375E71016819F33C4D739384BAF899617EF434736D11647210AF76F836931E979E4781A81AAC4D2233541258F4986DE092EDF10D36146044225C28B9454F72610CCD88AB9B7032AD41FE6534542D5D7FEB338F06DC098CCD52A1CFE709FF76DB5B0641605EE9F77612AD64169C21116B6ADB28CF9A08791C6668A5A90D2E4EDF8C902448",
	mem_init1 => "6789E167212CD86764622F597BECCAA9FC9D48F81A17D5BF3FA6D702B8C9E4DC18005F15CE297E0FC9CE3E66BE9E355CC541533E9C53A5DD95E93B1AB2EAECD7DD60A6D2663AA07A15A2602A59C9E7E99E5582B65F33D074BDEF415EE4DF4CDE6160A014A61A2088A9DF98210C3B58483846391A48060E9613D6594CD53864D71162EB022B15CF47507BAB418D949FAB826BB8B661BA1F214F5C0AAD2D000D29715027ABB81DD92C9A070BAEE6E2266F16C3D3F09A03D64F999B31030AAF4AA8C4934A1D44CD58D33627641C72E26BD69D01B3388B208210B776C22E0A4BC944AB9F0F7D451376304D780D3A7A16E2F3136C30849C2EDF431ED207D012762750",
	mem_init0 => "444D7792628807EF6ECB13EE7EFC98C58CFEC57F175D3E76CCC04D3C6CA09222FAEA5FC1F32AE5123111743826A330E180F0AA3C3EC0E66C4D00F059AAA1A283CAD9C451A4E54845A9656EF67691FFFA44A01B84EEFAA8E9A89A002D13D8F4D217BBC45AFB42AAB03FD968F48A221D9389129FFCCA4C3801BB1FB781470547BEE2BF3774F67C0700BC02FC2C1872ADCDCEC70FD9BEA2650921701E695C964258C7E86CF07CD143AF89356952323E8E09EAC2736D5B6019FA134F5D1FB7995FBF4E09806538ED9F3213C484DAF6777957AD9A76828EB8B6CED0E92813019F30D61E9C1525DB4865D5D376DB2A1BE2F40FBB9384052F018F33E5F4B3E95403F75F",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a267_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a267_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a267_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y22_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a315\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "D7F205FD266EC000E7F9DF808C1F0438CF577007318E01C6B38193FE69AA99FC737807E19BE1FAFCCFAA5B39E9C381F1CF3FF91FEBEAF4C728F33F3998F21E707C6E3B9F03FD8C79FFFC817C299F6630387FC0C31E6B019C3C0E43E373E7C23FE3DEFF3E50CFB39F30230C1C2CC3844FBE0FDFC001F7333F642047DFB201EFD00C07008117434016BC27EBA3E0003FF1303DC717479C0BE803FF3E1ED0A6319998007CD807BCE7266A6747D77983AA8200214FF010F9803B4DFE2D5CE05F810718F999A3469C2864CF105F7F8F8FB3D04F67E05031906F7FA5CCA0482FD7F9DC11766B0F73F99F4720173E1609C7DB833FE1ED291CE11295371645EF507AF0A8",
	mem_init2 => "F93B3319A0BF8D31B615B4370D8BDF2227B0CE25BFFE503FFE06BE70DED05E1F6C2EBB8742FBC7BED3283F2268C1EC05BF31BE01EF9051965BD90A83E68EFBCC479DDC695BAC160318EA02E304C21C6542613A1C50DEFBF3870E74641DEEB9F2E03DFDE6618500584E8445FCD1F464881FF22521113E7D9FEFE3013FED55074EE0892713F8F8EECF16F822E0D91DD071D8ECE4E49B0D5CA0E8EDBEE309397137FE3614F4B2F5FD46E23FBD32149688F9D9CFFB72245F9BD2735C03FF2091FFF33FEF006020661CCC5E79F803FFFCC10001FF1C061C600F0C31C003CF0FF07001E0F03FF9C7C0FFFFFF3F00003FE09FFFE71FB01FE360FA01FF1A7FF3E0C0B073",
	mem_init1 => "DF1DFC07007E33E7E3E783C0B8C3FE11F000CCCBFBC6010087CC119CF83E0264347008CD9FE118700C7F6080C059FC130C00FC6660F1B781FC37CCF6C1DF877ED8FC0362827F9939FA1F84E81FABCF0E84F7DB44603F3E98C3FCDF3E3C33E6F0BB3FF13CF1CFEDFF03875117FFD484995D410866FF51EF6260E46B15F335F7235D05B0B13917ECE679C5B4F0F4293A7F5CCD89280D8C7920DC39F5F8CD3A4766B90A743F02ACC446A98169163D9C83E1A4E0E4088D457393391E6615C29B9F404A250AAFAE2E6C4C69AAD3E76CFA845745962AD95682CA2A648175666815A831D42B8D6043145DD76921CF67D7958CF565E9F3480FA352BD6E36CF3B5CA02D35",
	mem_init0 => "04ED22B1ECEA65C4A1CFD96BA4E99A78D30FF79C12B8F9F8E98700D5F39E77B68A7E1E02D33FEAF532D29E50A923EB0A726EDB8B94A3AA93EEFEB773C227C3D0D6CC1FD2AA3F205FEC85A0D85C03B7DCFA5CD0ED9939DBFCB20F4EF16269646708B794BD4E122F615A02FF71015E5448A1532D42C3AE7C555C38B967472A39A37EC4CDDB5523270C7BF40202C82F2C14F6C2F141B8692EF54FB22324020128FC1D303867997439D7E8CC114F40FB003E7C679E2BE00DEE11ED8FAF0F4F267487982F73CE1BBBEF3EBD638C1EF21186BFF07839D2B00FD825A24230DC7028FD860F7DE1843BC8B3102F773222865B03F2349E799BE1B21B9993CDBE8702C269CD",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a315_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a315_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a315_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y26_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a299\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FF9DFE4FE6EB9D874AC9EE3B5836F21761F9D92436CB75EC7D08110223D3E8214D203CE62588754FBF4383C806CFACA0FA1B0300978EBD3E2F6C9E639857611CFB4EC30589E3A04890A7FDADD52B8B1D8CBEBD4E1E21692F52C7710B3C0617A17B3240AFAFF278E660C2C79B91A2FDF63DCE29762ED214F876FFBFF24F0A976905071086622CCB860F869BE3E0511E7F28C4D100C91F4291CADC183A0B6F6FBA75F0CCBD398EA668AF7F8BCE844EB17B66D7F8132C28DBA018554498EE37588FF1754834B38D7F165E28543A2E10DF9159B42A474653155974FAA318B5B8DEDF6039780E6947816990A507B8D1FF7C70C4332B58084D312963F8019B26F3B252",
	mem_init2 => "84A6D48ED7DE00F37E9D81008EA06ED0E7539A0F387DE210CABA555E7947213DB972F309DF80F890830C3F85B9F8DB348BC760235FDBE2DCF9E2565C0189C236E9B638684CEAAA021EE13BA7E61989CD03CF81F6C61692070CDF8C109D2774CBC042639E302D38FF5E1C91ECBDCB8F55A48F26C1720CCEC12D3C0788F760EF19BC1847FDB1B491D8C40BBF98A79DA301F1197CF80FD6DCFABB1A6B95AA70655D0D2F6B919DF96F42C42813133B0FD3795A9E94738AA798C42B440F6DB56B5EE25B7772DB2B80195B84C005525FBF463C2E4C718931E3E37815250F7EDECE4D2693A380689CA2BB96AA681455D192001C98C7293EA5847370031528D48D855E8C",
	mem_init1 => "4717EBEEE794F0C47A27A1E6760F1BCD53F922DA1C0A0A2277B3F1D28B94894D9FB5E8A9DFA9303F7AFD653C0CDB53224CA109C7E781E89B088CD5C5FF1CE1CC0B6E6D0D068E3A28CF94255603B87421245DD4977D0060166312255648B8E85081F5A69DED7A50B8221CE6FC08584D66403CE364588A3552EF25D279F131241B762A81C40D9987B55DE9ABF17125A1C2294AF2549484E91D16FA9164ED58B87A5286013110C2021579DE5147BB689A7CA810CCFAB152724E121F8163E35A2EB330422CE01CF9F9815B24EA32FA6B4D5C988B4F7BD761E65B5D11FCC5C28A45DE27D2D6A19D8403BEDD339C2F81DC8691500D3366DF3A3664FD9CB3A70750837E",
	mem_init0 => "48F9BA2A7A46A9C84CC70A64B5A45CAA76222CD810EB335CCFD6E77E93029EA5B1742CD1EAE0D7F893341E035C3CDD9CF32F08C7BACF939E058FF75454A6685843C473529620303AA43B47011ECE9387F4B0854745CB3304EDCE0DE4DBA7B741457292DD7ED52B73BB4E2636E7E33F3DCAD4AD0050D35D9990CFBE10FF1798FCAE351379500E1F30A3E5857D6E92CCA3B18F2BCEAB7E8F8D239E7AF64C17B1C29AE3DD31DA2E36F0C54682565EFC086E3B0CAE74F837B26FCEA98C42C275C809022DF3C971F97D12A02F37E00A50259F0F992BA0B657DEEABD6FBC42F9F66E0D54B88472CBF0B84578D000157A47A98432FB31CD513BA94A429EA96E53ECBA3D",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a299_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a299_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a299_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y24_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a283\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "CA301C038CB65319C02E50A2D699370571E1665317478D069D0C6509099D9F7212B8ACD59FBC7FB1EC5EAE20F088CEED87ED10C490B1E035FBE3FFDE84B3C67D61AC61B76E07FD14C4F1D93C39F5334914B470A5F20214E05C7DD9B37ED6E88FC7E81C2D69CEDB33D85446EAE5606C3F4AC8DBEAAA28503C3E8E2EF99604C21CCC8EFFDD5FE97668C0A7B0A5E402F65759562DF7F0FE53F0698566ED50A064B496822D39975363AA3B468B89988EEC596A87812384740340FA3285C31BD6FE1206E14DD672C74B82C3676C9E21D19F18A462D280D387CC935D1605B8DE366E106178B54DD073BBEE0ADE8D431A61C3AA00744ADB4AD319C7E3808408E2019EE6",
	mem_init2 => "293B2D034B87868EF8757E8646B7E764EED46ECB80A1C57B435388FF5A5C6AA9FFADEF4A490B6F03D72D1C6D7601F790DBC417D87976381085CBCE9C8E54C36A9D366F4CEAE42266E7883B1092FF78B606400F4010CAE3EBDB44607FDCC8E99EE8E5691EF94E08F41AB882781D3E789779C3CB41826D41AE5289F8FEC3A97D5DC83503DDEDFAC0EC3F6340FBF568E8889B58BEC3D6E972B01BC7E65C339B2C0FFA3CC8C471D9A254A341E213489458037DD0431F943205E8838F8B46C0C68098DF7FF53E2D6EF79EF2FD2CC1733C063F23387398789FFDCDE1E6C7CFD0820476830EFCE1E5DC3D703F40C103DFCBA81D80403983CBD65653C9B97965DAFB48E0",
	mem_init1 => "23C8697D727A73DDAE20474699F2638C75D1A43C000667E0F7F801030FCFC0F019819FE800F11D81C7BE04870078FE602E07F9800061899800233CF3E0F0C1C0E003C0360D81A3EC087EFCFF023F0FCFC0FF1B3023F1FFC07CC78E700FE1806080C1F38039E0061246CCF0FF9F8C783221FFE7E7F9FE85D321F078E3CB700601C0F1E43030071F001D398BDC0933CCFBCE0638003E81F9E607867BED271FF01061B98E3070C6FB64790465100984CF2C1E5C0D874459789C3F5C1C9100027C73604049CF925EE735BF4D70C5AE81441DCE9A06ED333E8BFC520F40606719EE0C40A383D8D904F600DFE1E4E2F27F819DC10907183E103484F3C0C7226C71E67E",
	mem_init0 => "C19EC40003C8D3E50403FD0E6FFE013CC5BF800E6E4101EDFF9FDF87B780F057C93DFC0120530607F98197D1C06B2C6FA1DF0FF7A1B21006B0C6E7E104C6E45FCF1E0061CEC10C20A02787F83D5D13DFB3FD8C660C40400199D803C7C4F999FC78E3947F7783918D61392FC059848E4336E3221CD5FBA0860FBFAE31061F31D8314C64006E218A14063260C8E0DFEDC8D4490444EF7D1CD2DCFC473CD320F9F0C42101830C4769CBF1E13F48421247786DEBE1E10DB7D1BD4E310AAFE0636C42E8E8849D9B03C1F674020CEFF8CD8318BF78FA071F803EB8FE600EDEDFC87DE70E271CF88318C0E8564B16E0913F218FF1C9D1B6791279594FC056305334DA7C",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a283_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a283_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a283_PORTADATAOUT_bus\);

-- Location: LABCELL_X27_Y26_N0
\aud_mono~131\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~131_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a299~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a283~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a267~portadataout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a315~portadataout\)))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a299~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a283~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a267~portadataout\ & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a315~portadataout\)))) ) ) ) # ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a299~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a283~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a267~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a315~portadataout\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a299~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a283~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a267~portadataout\ & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a315~portadataout\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000101001000101010111101110111000001010111011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a267~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a315~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a299~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a283~portadataout\,
	combout => \aud_mono~131_combout\);

-- Location: M10K_X14_Y35_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a347\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "02686529AB97F2D6637DFF9881E418379E7D37FFE700228E79C4FE30F700E4B3907BF731650BD233D60BB00A3E53A47E93A68443196B20E2E45812DF8C6BB23F1169173FE54818F8187FC3A6FAEF27DADFBFCF0A702E130CE00BC3C1A406F201AC7BE7F6DF2D06F14D7783102E9CE5CCFB0B848B6CF2B5EAD9055517A956D37EA0D5B032C67B1EADC435F4497AF7D4AE9150159AB3C0784CEE4E242DBBC3BCAEC334FE4F98659994F394723788430FCCA7B15837443474AB047F0E4211523476D0013868E1CF5580DF587932160E2B6D794CDF1E1EB51EFFC9065B101E2F814651B1ABE3F3417C179D43D619E1C2002100C6B8E4A6A994BED5660365ADA02D3B",
	mem_init2 => "7F312F9530ECDA6B618DAE602CD147C42D4588F30F54018E557C2BFDC0B3D0D9A4AB366C2D5DB91AABFA7E7D468767629C40FAA2E9BBC0D414FB5A8D9B169490337FCD37AD8C910618C1C8414CB9F503FA70FCBD6A100A23EF8C00305CC47639DC4328B7A54B310A4F9C49F56844EE47B1361AB019E953DF4787EDDD23545658631E88711B8CC9F3FFC3809A9381283A3DE24B44CA363816A968FEA80BFA1BF7E9167997217BAF7908EA1CEEE78F075734AB311E54AD6A9B42100A2F926415BC3C43AFB0FA9D8B876581A3BFB752F36E409A69A27FFAA589891C8CDDE7AEADD299D6EE79EC03C6866F765658437B0865AC118D44510F636B13A519E2ED811A55",
	mem_init1 => "8FB81EC15865DA36CE725AB64A54F36D1524212F96BD2A07B6CAA2BCD30EC5B6BBDC30AD9BF0DF6A1F77EB3D2EED690AE4FE76A5FBB42A0E6CDD90B459D1E97BA37D5BC04DB8A9374C6C28888FDDE1A654E40B157D10FD913B30DC557E84D41339313E5108757413B61CF71E665EA6DFEE4A63899838C539017CF6FEF2FB1E5410E471545C6A12CEE6147C11CE391DCD440E8061CA990A061DB3E1BEE789BD1AE367ACCBE3BE01E1A58C133B0EF07F43494FD9B9F6F78282B53CAC491AEF867DA9BF8E08BD47B806CD754477B0E6134286535B76A3F3F0109FC365C34202E06915383726A6D6A81637EE15295119A920C7605FD77F3EA73C365253FA48FA3345",
	mem_init0 => "1E84A5F14C83F70778BD5C3895DD058AD44A40B70ACBE83DCDC2C830497836D9D47F9E7A4D9DB6FF21B0635633C35456B7944D843B0D434D63F5C42B328104AA4B70A5FE7112293B018C57670988AFB1D58689C2E6B364D1AAF5B70FF6DF691CAE303C297B01E43B040D68F575306B7B76860DB7D02FBD9F4DEECEEF522991716F03DB4D70910DA9C9E93C029719CB157365BBAC465E4471ECBA866880F2149FCE20141CB2BEACED33ADCB4900C3F9990C4A8439000876A64CF469DB767872D48AE0AB70D9D729CF6CEB9D088763DEB1A5633FF1C482D8F7A3DF4A48F9FD52102DF04C07FB9F58C1A783A11F02D60DFDC4ED0EF7648EA3023DF5359E869728EE",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a347_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a347_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a347_PORTADATAOUT_bus\);

-- Location: M10K_X5_Y13_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a331\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "6056F270B614BE6D98C9C4225AFC3E4D9BB3317BA4C58558B670AF27810FA9FB527798AD36F85F940292D409D14CA62F0E4076E0116A264D80B42598A07270341C14B8320E92ECEB7763FE82F63C3144CDBCF6D80E0E286D5E1ED4B42F2B20B030771492010CF70883DC7CD85AB2CC99E6F89353BDF13AC929AC377B5D547BAEED14537DAEDE98D098C09FB0F6C15C7C8C9F68013B06486111ADD7B09AD17CC32E9FFF97B4647EC107C4A7ACE5A6E5898996BA41C2986EFF1A5EB6A48D4136076D1F9AC52591DFB64DD7EF3AF7797F68AF67E7F3EBDD42A4BBB6AA3A503E92E4AC0A5CC09E94B6BDA3440ADC512DA97824D0B469A8B626B0507D189BBF8A0EBD",
	mem_init2 => "806F630D64198592B1ECA7505E0B5E74EDB8D5C1FB3D2DC736959063A2FADBADD2080C4ECD3CBC916C12CB29C21797A7CDA8285086B534A02CBB695249D3E81074A983EA7173627C0991C13D8B8113C794C6EAEFAEADB87144CB73DC52BD69919EC675D38E6B15EC6108EBA4F343CA73035D931A60E49DC416BA8D641F50ECC1F37EB1A157D528B33A5C7417BD5E51433037F6DB7B1600297382A5FF1008820022DB2A49CB346E4421115778FA3D3BF416D292FDB3685F83D28C92E7934B269EAD7D98974A0221FC6A06BF0F8752F088B4625D41B22333CEC996807E30C5348EC5EFBBF3F0BB7E0FDD216ABDDA19DC3B04AB4036671D4ABF11002B768450C0E7",
	mem_init1 => "DA069ACDF5732DE1DA25E378E8E12D63FD8F34870B1DC33C107A59649808E009CD61B84130F5A60200FA1CC5103E8E053DBEF381E3C201EE7E63D82432008211EF011FE09E0518FDFD20C513D9F2D0067EFAF602F2BF26EEB5F89CA5E84684CF83439F4F474EA267CEBCA6E061A18E3F47E1CA2109D8A0A77FA46F9FF3FE85C1E65F2F6E3FACFCA423861A0C3E2034D3F1E62031E6C003B9E04313941E0EDC1FA6603C0DE1C00C248606CC07BF3F081E003E74F9F70DF798670C0B0F01F0397014E6079E4ED80ACFC261DE8033E63C2E547A3D199E9C80E63A7C8FE7D6C59808815FB097831A77F3B31C4AC178BBC36A4EFC1B3B5817675D32B46070BAFCCB45",
	mem_init0 => "CAEFA09E48D38074F9228F3990463F9FF3D5EF042063CE6D699DBF603035E7725FCF0ADD2E626318A91535723F369BBF30FCDEE0A21E1BA4271CC304847D2EA844E17B4E693BDAD41059247BD4FE7DA988E4B3F60678ECC7FA4741041C0B8A493C2686F3F81301DA7FA44031A0780C7BFC19C078EF04CA377061DF140F0080E1CE0671DF7C13FE3207DF94C2668301C67F3F0FF44786B866C0F99073BF99F2FCBA70035C9878F8CCBF5C050FFF0700832E09AC40BF98C605E16CE30DD2E4419E4F8E3BC1394DFF2089007672F7C783F16E7F1DA6C7872321009F317B4E64E010057A60E061BF10341FD010EDF943203FF10F801DD21E33E6FCDD200F0CC003FA",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a331_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a331_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a331_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y41_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a379\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FF0007F81FF07060F8000004038003FC1FFE7C8FE3FF0F07FF00038C0FE3987E70F0000320E1C1FC03FF9FE7E0FFC0418F80787863FFC00E133C0000F8C0F83FC386003CF99CF0187FE627781C318067844060003030311E01E130F79CEE06679F6798F90019827EFF80F0030FD818C01FFC5E780001E27BEF7C0218E007F03DE1C0003CFFF807180FFC201F1C40E31E7FFF018E79F06FFFF800000E3E38198C0061F84FC780FF039FFE07E79C1E0078F9CF80001C3F007E0071801FC0E1FF800FFF03E0C00F80061C60FC101C7FC1C7C078701FFC79FF9C07F0F1FFF80F80064F08CCDE18F83B8CF87FF80F8E70C33E1FC07FF0FE183C6380BE6618982CDE33",
	mem_init2 => "E1E7C07FFFE0770FCFFE071803FE001C7F01FE1F87BF0FF1E0E0780C7000FF07CEBF0C3F1CFFE3CC1300FD8FEFFFC771F06038C6C0008FE7CE00061F3C7FF8061FC07803E7FFE21C1B63FCCE3A11CFF7E20013630723803B0CC4443CE7830E5818A1FE0C1F863E3CE79C1EF9E43B023B00377E01F3E036738E287E3B1FF3A19E66DF3F799AA974BADE2BA5375A61E5BA196BFF8907FC3FF0EF03FD0FCBE001C7F067FE1E07FDFCC071F9FE079E38FC600FC8FE73E67F0007F01FFF0F83FE3F600ECF1E77FFF19FF38FFCFF99E1879FF3C107831E67FF1E3E07F39C73F9FF0E3360FCFFCC787C07FDF0DDC0E413E0BF077FF9DCFDF0FFC41919FF9FE203FCC1FE",
	mem_init1 => "1B9FFF1B1E2061D87E1F0F1F03FFFF828C0C306D038E06FFC41C1F8C678F079FE7339987806603993384FF9E00402E01E1DF98E1D0F1EFE000247790E7F1B040E8600FF00398EB80739C60783BFC0F7BC00C04E3381C389C0C1CC7FE419902021E1E08C402C301F3000331330E0704E0037980FB1021F8407781C180025CC0F8CF323C6083C3E0C00C2C207B8EE01EE00380339000799F9E38003F8E01F60FBC000CCF27F803E7F06041803FE01C79EF07C0F8FF80000C1831FF21EE0FE0000FFE70038F304619F383073818308E63FCC0E04077FF673F038C0FF807FFFFB7E6BCF800067FCF81E0601E377C1FFE080187E0B9803078C6133F1E03809FFCCF1E",
	mem_init0 => "0C0CCC0720FCE73FE3F1FFF3D9034F0FE5CF9CFBF842779E4E47987071833FE0F1F39FC70E7FE30C08106E3F9F6FFF3E700C1F8E6187FCC1E44CFEC0336F03FC4E187C641C7187F9C1A7F33FC9061B86E337F0EE5E018F9B9C18E4806499F0887BCFE6FFBC861FECB801B19F391B6667F33C7364F8323E10DBCCD3E50F89BDAF98A4BC24F172C221E73759C26F773A6DAEF4B85CF2948D5DDEF5E84433769465A33372149D2EE884623B08ACB9135738A597257AB6C2D2E9C4AACD0069445EEE96DBA5F0958BF5AD7D44A5ED16AA9B52AEB4D662AE773766315B7A4A648CF55BC5E923B4C46222B4B45A5FD74A3BEEA939B7BDEA64BC4511EBDDDD64879E1C98",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a379_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a379_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a379_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y37_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a363\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "1819FFFD1F0003B0079F71980187E031E1C0042C5E0FF8600DC60384FEE1E019B0029E19E3E039FFA1F750600204300280EFE71421F8E8816066FDDF6038700198055F8329CCE9D880C1F701FF1F60E3A75B7F319CE63CFC86C4C87020CCF1F91731BF3041F87C203D4443721216338CFA604700EE30C00732DAFDA0F0FC1CD13367078CD2FE88C80DB32443D905C3B65C7C21439331567A8C91CA67204E4819818E1DA020DD16D614FEC9D6ED3136688380AFE3B8BD156E31AAC65E7B123EEF2942EB34023BA6B40B4193BE4278E437E97E6BD0773BEB6BBD7F85E203C99060DFFB16CBF6ED061916CB14DA78A34420F199649803B29D6E378086859663A232",
	mem_init2 => "F001490A44505502906A41B799A81E352C30BCCBCA41D51D57D65A0D19A9911E125BB1D4E5B627FF54E6D1129C92A27F16C75913621BA965F31B9B6CA2325216C973E4D742311354B6C216CF98CB189A44EBACC896E6289D07352FB332EA2D9DBB71D65579D4EFE51DB67A6F660CE8971CBD21F09DBACA6314DE82CBB3D56E95D19ACEC517BA8D1AC6B4FAA49B354695866D4ED485FC82581800430EEEE355EAE44644E13F2D3785521BB4A526AD45B3F4045E4F4B4EF55FE1A9817F3FA37721F525BBDFEC1F08CDCBF417FE72C700FF3407A00F30CB89E73593D7EFDE059C1BC635B3F113CA3F7779950E2E10620ED8D2B2062C6C4F3BECA00A67E870F8FE34",
	mem_init1 => "FC7DD36620194849383CA0123D92CB6FDD8AB4F4460EF8F3A07F31CFCFAEFECFF538F7F94B67203E57E0F5A4827F9A192C7213C47E467E0244EE252F40F14E234238A5AF9D410DF3A2199FC9A6D91E3E7D7C96A0340E64C7FAF72D8336F3A1E1F3C544F7E7DC869782730272B2C5E469BD828BBA3B669476EDFD114632714F777FCDB4ECE39A8D1EFEEAA6666F7304D3C7BBAF5FCB7C013663C388FC1A63FF5663D4C4837A83FC104F4A98E6A2643C4B6A1ECF03CE1AA04EB28507034A5979F520FA25DA902AF60E7F8D98347E3169375FB8623C4A1147CF26DB213DE10F0F0CCF9B5E2F2A13FC8EB42D9F2E81986E88D75C80E348D07F1FB34F9894705B7BF3",
	mem_init0 => "66A060588703C82516E182F007A1C48617ED7C9381621B643215443AFC5CBB791D33E6F516C2678C3DA8B1552E5655B2B220D3F51A4F5C51AE64BD669B8955C4583754B1CCAB81F0951618A1E0B04CECD9563177729512869D013272AF642F247450EE1098790DF2C7C6ADFE33120EF1D40B77FE41B03005078AC91BE0B0F8C86840D41767FBC69EEB5AE49E0FC0E1C0DA0E5C70EC63F8BD634E1C676F78670EB9B35986C03A0208684320F9065E60535258E93128F0B92CF7F97BF807C97CF9C7C1BA54B67043B301CD1C750F6BD430E84000301B50F85C641778278920E36BC7F7B214017549CE38978C3A9C1B5E0F6BB9CE23377883A4777C94213BDBE99C",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a363_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a363_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a363_PORTADATAOUT_bus\);

-- Location: MLABCELL_X34_Y37_N18
\aud_mono~132\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~132_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a379~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a363~portadataout\ & ( 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a331~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a347~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a379~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a363~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a331~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a347~portadataout\ & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)))) ) ) ) # ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a379~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a363~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a331~portadataout\ & !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a347~portadataout\))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a379~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a363~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a331~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a347~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100000000000110110101010100011011101010100001101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a347~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a331~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a379~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a363~portadataout\,
	combout => \aud_mono~132_combout\);

-- Location: M10K_X26_Y13_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a459\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "DC1A463D37C5B3C349F726016708560894F92309677CD6FE9A4330B0C5B811CE4A2051007A69AE2065F7ECAF22CFF7671C1F887C72E8D2EC5E8B0EA1F967F2C03730933222C7006A3C380761C8439AF9141CB386E192477F932B1C8B0FE0E043D751A1F9F806E1CAEC496C89C566352DF4F130DE000D4753E3D54B6EE4B6E5076DD7DF20B419C47BF8EBBF38A0A20977DD9C7B3AD153FCFCD7787161968EED86468744632EF248200A66621BDA4033A03FCEF6388C365000321D8418F81C5E434719EA27111CAD983C3FDC2B3C0EE6DC35B670F5BD7FB731DE177A4657BCFE0DF77E377A08F4EAE414795380CC396AB71965617ED668AA96C6F86646707C334C",
	mem_init2 => "7413CC80C43034F884687083C77C735938D019D34E4A7A8D77D37C0B877684B46A666783F8535F076E7CBB65CFC042E2E4C5035A9EE5115EDE3A39A904605813B2EE5D4F671A0AB3F75DA80BE0A6A511230CFED53D1D27A97D6C39FAA8B7EF19C542E9BACD27D0F4E5475469CDDD6D5F7C2AB9AB341E2CF057F0F8A6C660433D102CE4917E836B9E1EF1D1EE4E2B88EF29EFA701FB925C822FD7F5D9135E2D7AFBECC3BBA3C3FA0D9267EE4B0BC72D2971CB81CF31E1931CAFE0CD40EB9C9B3E1C0BEFAA0D04C3389464EC479E82F531E4AE0C87B2CA079D0BBA369E3F6ABF2A97C097A373F414647BB79D38A69DB31B5834AC4EE0D880C16BF422E259186427",
	mem_init1 => "B13CC8E28D2A1BCDC209606E628F6F95B78913149A5F58038A6BE676AE70102985E367C65CDD617D5B92E2C21A168CD670717CC2040F7E21C29ED253FF612F82A9E66427EB5F092A216D12EA93BAFD7FC0E92CDA905DEFBCE1E2F94019DD630A5455FB4D59FBBE6D3CBDEB0F4A080AD57628515C13EEE189B3D644ED90F4CB992533A44E0927DD61DAE8EA993450FFD5A7C7CFF1BC987BFF6F9F588BC3EC5540B9B8FD9C9A49526272BE6BE6878F1E2165D64FF41B634A7461A82F0459C7395E63873DACA2E1E9C11B417A249C6F7EC586D5DE654A84FD7E34A2375C115A111B94D6B1F23E3FCE0F5C1096BF0E40B65770704695E98DF92CCC8A29D6B1E9DB50",
	mem_init0 => "159D75BBCB35A342AA78ED9EFB1B93797AE2390628884FCE5FD4D5CCFD3974BCB1FCB71F8197947C5763B95EEC61B97E2D2E97B5DF070FA2CA792249F9B4B6FF2CBB8587E87C394F5AC5ACC0A4CABF827E2380C47F9E0DF94A00AC63CC797261AA9C9C51102005AC6073C9E51E8DE29922B6B46757B73342B33221FC1FB5FEBF239ADD15CD31809639ED51D282609E01206423B3EEB2FA347530D0F2B91341A0CA16BF8AD16C5CAC563372C7327CF7B9A1D582331B56F2EFEAF9E3D20EE7C01784CD433A77638DB523E54965399ABEBD11BAF87B05894F301DEBCC0DF504FA8DA8A4480090ED0ED5A06254293C96A954289C28D44FD125C1A86A612ED0C57224",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a459_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a459_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a459_PORTADATAOUT_bus\);

-- Location: LABCELL_X33_Y13_N6
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w11_n7_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w11_n7_mux_dataout~0_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a459~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a475\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a459~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a475\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a459~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a475\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100010001000100000100010001000101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a459~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a475\,
	combout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w11_n7_mux_dataout~0_combout\);

-- Location: MLABCELL_X34_Y37_N24
\aud_mono~134\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~134_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w11_n7_mux_dataout~0_combout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3)) # (\aud_mono~132_combout\) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w11_n7_mux_dataout~0_combout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( (\aud_mono~132_combout\ & !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3)) ) ) ) # ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w11_n7_mux_dataout~0_combout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & 
-- ((\aud_mono~131_combout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & (\aud_mono~133_combout\)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w11_n7_mux_dataout~0_combout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & ((\aud_mono~131_combout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & 
-- (\aud_mono~133_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001100110101010100001111000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_aud_mono~133_combout\,
	datab => \ALT_INV_aud_mono~131_combout\,
	datac => \ALT_INV_aud_mono~132_combout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(3),
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w11_n7_mux_dataout~0_combout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	combout => \aud_mono~134_combout\);

-- Location: M10K_X14_Y65_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000FFFFFFE00000007FFFFFFFE000001FFFFFFC0000000FFFFFFFFF0F8001FFFFFF80000001FFFFFFFFE000000FFC7FF80000003FFFFFFFF8000001FFFFFFC0000001FFFFFFFF8000003FFFFFF00000001FFFFFFFFFFF8007FFC3FC00000003FFFFFFFFFFE0007FE03FF80000007FFCFFFFFFFFF01FFFBFFE00000007FE01FFFFFFFE03FFF07FC00000007F801FFFFFFF803FFE07F00000000FF807FFFFFFE007FF81FF80000000FC007FFFFFFE007FE01FFFE000001FF807FFFFFFE01FFF03FF8C000001FF007FFFFFFE03FFE01F800000003FE01FFFFFFF8007F003FFFE000001FE00FFFFFFF001FFC3FFFFE000000F000FFFFFFF803FF83FFFFE0000000",
	mem_init2 => "001FFFFFFF803FF00FFFFC000001FC03FFFFFFE0007801FFFFFC000000000FFFFFFE003FE07FFFFF8000000001FFFFFFE003FC03FFFFF800000C001FFFFFFE003F801FFFFF800003C001FFFFFFC001E003FFFFF8000078003FFFFFFC003E007FFFFF8000000003FFFFFFC003801FFFFFF8000000007FFFFFF800F8003FFFFF8000000007FFFFFF00000003FFFFF800000000FFFFFFE0007001FFFFFF806000000FFFFFFE0000001FFFFFE00E000001FFFFFFE0000001FFFFFE01C000003FFFFFF80000003FFFFFF03C000003FFFFFF80000003FFFFFE07E000007FFFFFF80000003FFFFFE07C000007FFFFFF00000003FFFFFE0F8000007FFFFFE0000000FFFF",
	mem_init1 => "FFC1F800000FFFFFFE0000001FFFFFF83FC00000FFFFFFE0000000FFFFFFC3F80C001FFFFFFC0000001FFFFFFC3FC00001FFFFFFC0001807FFFFFF83F800001FFFFFFC0000000FFFFFF83F800001FFFFFF80000001FFFFFF07F000000FFFFFF0003F907FFFFFF0FF800701FFFE0FC007F000FFFFFE0FF000003FFFF3F80000001FFFFFF0FC000007FFF03F00000003FFFFFF0F8000007FFE07E00000007FFFFFE1F800000FFFC0FC00000007FFFFFE1F0000C0FFF80FC0000000FFFF03C3F0007C1FFE007C0000000FFFF8FC7E000303FFC00F80000001FFFC0787C0007C1FFE007C0000003FFFFFF0FC000003FF000F00000001FFF0078F8000781FFE00F000",
	mem_init0 => "00007FFFFFE1FC000207FF001F00000007FFFC0E1F8000601FFF03F8000000FFFFE3C7FC03001FFFFFFE0FE0000FFFE01C0E0000003FFFFFC0003FFFFFFFFF0FF01F0003FFE1FC0F00007FFFFFF0780FFE00FE3FFFC0000FFFFFFFFC0E00FF8003FFFFFF0001FE07FFFFC0001FC001FFE7FFE0001FFFFFFFF00000FFFC007FFFFE00000001FFF007FFFFF800000007FE001FFFFFC00000007FC000FFFFFF00000077FC0007FFFFF00000011FFE003FFFFF80000000FFF001FFFFFF00000003FF800FFFFFFC0000001FFE007FFFFFC0000000FFE001FFFFFF00000003FE000FFFFFF80000001FF0007FFFFF80000001FF8003FFFFFE0000000FFC000FFFFFF800",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y66_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "7E000007E3DF9F0FC1C0701FFFF807F800078C1FF001FFF000007E1F9E7FF00018FFF000FFFC000003FFD8E7F8FC00FFF3CFC7FFE300FFFBFF80FF00001F83071E1FE718000FFFF81FE000061C3FC081FFF00000F87F19FFE0703067F038FFEF000000FC39C3FF83330FFF070FF1E7F8FF1EFF8731FFA03F9FF000FFFE3F87BFF800FFF0000FE07FF0FFFFE0383FFFC183FFF010FFF1E03FF8000003DFFF803FFFC787FFF801FFF0000FFC7FF87E0FFE00007FF80FFFF0FC3FFFFE07F81E000E03FFC9FFFF83E03FCFC00FFFFC01F00FE1FFE1C00003FFFC01FFFE3F0FFFF807FFF8080403FFE023FFE00103FF80FFFF8FE1FFF800FFFFC001F83FFFFFBFF8FC",
	mem_init2 => "3FFF801FFFF0001FF800381F80C03FFF01FFFFFF0001FFE003C03C3FC3FF000FFFFC00001F80003FFFF9FE0FFF001F07E0007FF0007FFFFF01C0FFF803FFFF0000FFC000E03FE000007C003FFFF81C0FFF040F00FC1F03FFC01FFFFC0000FF0000E00FC3F03FF000FE3F80000FFC003F81FC3F83FFC01FFFF00001F80003C07FC1C00FF001F83F80001FE000F00F9E00000FF01FF8FE0001FE0107007F800001E00FFFFF00001FF8007801F1FC03F800FE3FE00001FF8007C1FF1FC03FF007F0FE06007FE001FFFFF80000FF00FF03E0F80FFC0F1C01FC00001F803FFFFF00807FF001E01F8780070007007E00000180007E07FC6001FE007C07C00000E0003E",
	mem_init1 => "07FFE00040FC0FFFFF80001E0001C03C0000000387FFFFFCC0307FC00781FF00000000381F800FE0000FF7FCFFF800007E01F03F0006000007FE3E1FC00387F81FFFFC000078000F80E00000000F0FFFFFFE01E0FFE01C07F078000000E03F003F80001FF3FFFFE00007F8E3C0FC3C7802007FFFF87FC00F0FE07FFFE00000FC007C01800000007FFFFE1F00400FFE003C1C03007007FF00F0003E0003FFFFE7FF00003FE00E07C0F8F80001FEFF80000001FF01FF0F80E003FC01E078003FF0001FFFFFF100603FF807FFE0207FFF001F07C0000000FFFFFFBF00003FFC10381F0000F000FFFFE0001FC01FF001FFF80601FFF00F07C3E1FFC0003FFFFE0000",
	mem_init0 => "01FFF01FFF0783FFF8007E1F001C0007FFE000C0000FFFF001E0787C078007FFFF00007FF0FFC003FBE0001FFFC03E3E0FC7FF8FFF80706000000FFFC07FE07F1E1FF001FDF8003FE007FF03FFE001FFFF80C381E1F07F800FFFFE0001FF81FF8007C7C003FF00003FF83E3C0F0000F1FFF8000003FF80FFF078E07C0303FFF801FF800FFF001F0007FFFC1F07C1E307FF000FFFE0000FFF83C0001E06000FFE0001FFE0F8F03C00007FFFC000000FFC03FFC38381F07C0FFFE007FE007FF001FC001FFFE000FC063E1FFC007FFF00007FFCFF0001F87100FFE000079FC783C1C0000000FF000003FFF03FFC7F1C0F01807FFFC00FF0007F803FE070607F01C0",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y57_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FF1CC0FFC001FFF800001FFFF80007E0E1E1FFF1C0FFFE0003EFC0001FE3FF000FFFC0607FFC183E1F8403FFE0003FFFF80001FFF0007FFC0E0FEFC261F7F0003FF8180000FFFC007FFF0707E7E3F07FFC000FFFF0007CFFFC000FFF8181FFF8007FFE000FFFE0001FFFFE0007FFC0C0FC7C3C3E3F0003FFE0000F07FF0007FFE0C0FC1E3F0F0383E1FFF8003FFFFE0007FFE0707E1E1F8781C3E1FFF8003FFFF00003FFF0001F9F0F87C0E0C0FC38003FFF0001FFFFF8000FDF8003C3E0C0FE38001FFF0001F8127FE007FFF000FFF8183FFE001FFF0003FFE03F8003FFF8003FFC081FFF0007FFC000FFE01F8001BFF8001FFF000FCF8063E7E0007FF0079F",
	mem_init2 => "018FFE001FFF0F07FFC3E1F9F8001FF8000FFCEFFC000FFFC301FC78307C780C1F3E0003FE00FFC001FFE080FFFC007C1E0F078F8001FF003FFE00FFF000FFFC7C1FDF0303FFF0003FFC001F9FFFF0007FFF1E0FFFC001FFE0003FFFF000FFFF80003FFF8007FFE000FFFC000FFFF800FFFFE0003FFF0007FFF000FFFC0003FFFE003FFE0001FFFE001FFFF0003FFFC003FF00001FFFF0703E3E100FFFF0003FFE0003FFFC001FFFC000FFFF0007FFE0007FFFC001FFFC001FFFF0007FFE0007FFF8003FFF8001FFFF000FFF8000FFFF0003FFF8001FFFE000FFF8001FFFE0003FFF0003FFFC001FFF0001FFFC0007FFE0007FFF8003FFF0001FFFC0007FFE00",
	mem_init1 => "07FFF0007FFE0003FFFC000FFFC0007FFF0007FFE0003FFF8000FFF8000FFFFC007FFC0003FFF8000FFF80007FFF8007FFC0003FFFC001FFF80007FFFC003FFE0007FFF8000FFFE0003FFF8003FFF0003FFFC001FFFC000FFFE000FFF80007FBF8001FFFC000FFFE001FFF0000FFFF8003FFE0003FFFC007FFC0003FFFE0003FFC007F9FFC01FFFC0007FFFC0003FFE00000FFFFFFFC00003FFFF0003FFC00001FFFFFFFC00003FFFF8007FFE01E03FFFFFFF00000FFFFF801FFF800001FFFFFFF00001FFFFF0001FE000007FFFFFFF80003FFFFE0007FE00000FFFFFFFF80000FFFFE000FFC00000FFFFFFFF00001FFFFE0003F800003FFFFFFFF00003FFFF8",
	mem_init0 => "0001F800000FFFFFFFE00003FFFF80007E000001FFFFFFFC00007FFFF8000FFC00001FFFFFFFC00007FFFF8001FE0000007FFFFFFC0000FFFFF0001FC000000FFFFFFFE00003FFFF0003F0000001FFFFFFFC00007FDFE001FFF800003FFFFFFF000003FFFFC0FFF0000003FFFFFFF80003FFFFE001F00000007FFFFFFFC0000007FFC0300000001FFFFFFFF00000FFFFF00FFFF000003FFFFFFE00001FFFFF001C0C000003FFFFFFF00003FFFE000FC3E00000FFFFFFFC000003FFF81FF80000001FFFFFFFFC000003FFFFFF00000007FFFFFFFF8000007FFFFFF00000007FFFFFFFFC000003FFFFFE00000007FFFFFFFF0000007FFFFFF00000007FFFFFFFF0",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y57_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "0FFE000300E0180FFE7F9C1FF000CFFF1847018700F10007F383FF81C06199FE06037C0FF00081F9F1FFC0F380E1FC230EFF7BE0FFCE610180F00F1FE0C023F8F9F800FC301F8FC3C1FC0060003F8FF8000007FF8E1F87818CC03BC33FFFE0FC1FFF1F90201E0E00603FFF81F787FC703F8000FBFF8FC030FF0E03FF06E3817C1F07FFE007F000F83FC000001FFE787F0F030047FC00FFFFC1B07FF8FFE1FE7C3E0000FF3E03FF8F81C1FE000000EFFF83C0FFF80FFE001E1FF18F07FD807FC081F0E00000007FFFE1FC780E00060007FFFE0003FDE4FF89C3E0700001E7FE7CFE7C07070000000F9FF00983FFC07FE0103CFF80007FFF07F838078F0430F003",
	mem_init2 => "FFDF9FE3F8600070013FFFC0007FFF03FC0C1F83C0001BF3F87FE0007C303330001FFFE0083FDF033FC400E7FF8003F3F837F3FC1FF87FFF0047FE787FCF83818F8009F19C0001FDF01FF87C180400000003F67F0467E060C181E0F07F00307FFE07FF0602038000CE03FF3FC020DC6000FFF181FFE000C7FFCFFF00007FF000FFC0007FF0003FBFE000E0067FFF3E70E0007FF818380701C078F61FFFFE00F03E3BF007FF3E18803E223F8FC0C0FFE6003FFFBFF000F1E7F71FCE0840FF000079FF901E0FC7F1F387FC00003FFF81FFFF80004087E0E1C03F8071F8700070383FF1FFFFFFFFC0030601FFD003E8F019CC07F006780003BDF383F9FFFF07FC7C",
	mem_init1 => "07F07FF80031FFF800FFFF041F8FF63E0FF1F8C61FF7000701F807E1FF7DE3FF00004FFFFC00FF3F007F3FF7F81FCCC0000FFF82079FE03F86FFFFEFFC000801C7BC00F81E01FE7BF7F07980000038FE3E3FF0FFE73C738678FF001C3FFFE087FFF80C3C0380300FC380607FC7001E0F8803037FC187F001C000387E00708C07F8FE1FE07F000C0300FFF007FDE43FC7C01C07F800F07FFF800FFFF8F1FE0600C03C3C0007FE1E1879FE0000007F9FFF800001E061F101FF7008073FFFFF701007FF03FFFE007F1C1F0783F03F00007FF0700FFF8001F81E180380000200FE1FE00FFFE00FC001FC3FE3E0FFFC01FF8007FF800000FFFFFF05E1EFF39FFC4003",
	mem_init0 => "FEF80C1E1F81E0000701C1801F00003FF0F8F00E0000007FFFFF006F9780FFC003F0FE1E07FFFC0FFC0001FE03000FFFFFFCFE1FE78C3FFFC007FFE000FFF80FC0007FBC03003F800FE3E3E3FFF00000FFFFC3FC00F80007BF800FFFE07C0FFFE01FF00007F81FF01FFFFDE1FC780738FF80000FFFE003E1F00C0003F03807003E000DC3C78F87E00001FFFF0F380000000E0E001FFE01F83FDF80E1E00007F0FFC03FFFC003E1F00C63FF807C1FFFF007FF8000000700601C000003FE073E3C1E7F983FFFFC1FC000007870F1F0FF700787F1FE11CF00003F87FE003FFE02120FE1E78FFC01870FFE0E1FFF8000003F0701FF04007BFCE3F1FE38E01FFFFFE0",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59_PORTADATAOUT_bus\);

-- Location: LABCELL_X37_Y57_N3
\aud_mono~138\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~138_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59~portadataout\ & ( 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11~portadataout\ & 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43~portadataout\)))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43~portadataout\ & 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001100000000010100111111000001010011000011110101001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a11~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a43~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a27~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a59~portadataout\,
	combout => \aud_mono~138_combout\);

-- Location: M10K_X41_Y50_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "42C1AC2EF2290471E5B15E9B0FFA07610270381F823DFF45CEDF9FDBD02F858A56C3C23636D50FADC02529813EEC1FB85BCA6A770C12E745E39ECB8AC36443629B0F6180226DE7F586729C3B2CCB3FCB881E47843713A91D5DA87D0E29BD290398DA2AFF59AAA15C2D604C50891E8547CD57C957EB08A9A6A01A81F435D358E02A1AEDE04672172C67CBEEDD8B200752119F6CB586140BF616D93181C34E020200108476C733CF920E05B0306F8DEE0E7EE969174A92B9A9E9F6F248A9D476B9BFB107951AAE619C3A2826DE8D5E03C97B46C7F651839ACBF04F91C418ACC4A0E24797FC27696C041D2EF32E3C10B3365215028DCF71C338F010D7D942C621FF",
	mem_init2 => "6071A0E5C7162E7D7A8A8AD744E0ADF7AD70CD4E5B7F74CF4F07FBEB3A58FF812E07CCEF859E1E8F27868823C8D9039F9F3C21F782FFA401E93439CE80DBFF15E023F8502EF803FE07F8485DCFE3E984E12B0EC78027E51C0241E1FC338379F15C57FBA91F2836A603F2340C5E01532F0E6F98028409130F7721AE275484331007A6C50748DE1DB981981C77860C007F819E1F87F81E3DEC070670FEE0387C0030F1039011F0F00FF1EF83181FD9998DE39E4E406E181BFB267E7983EE1F83BC079F1F7F83F824DE019FC0080C73F98481C33A7237FF1E1B701F80E0010FCF8607FF863FF31FFE18FDF007E3D9F0787FFCC3FF1E27F007C1C7E01F039E031FC0",
	mem_init1 => "79C01FFF81FFF83807E7FFE03E0E080071FFF005E3E40001FFF8000FFFC381FBFF8FE7E7DFC078FDC107FFF0700FE9FCFFFF44E78FFE007FEFFC0FE03CF079F38303FE1C600FF9F181800E7007FC1FC0788187FFFE7C187FC0FE003FF9980607FF03FFC06E00101FE39FF8F13E60719C11FFE70011C07C173E03F11D8180F80E01F00FBB9380383019FE7F18F0FFC01FE1F79F8C787FFFD8E39F7F027F89E060E0077E0FFFCC1E1C3FC00F3FF80173E00E1F31CF0007FFFC40700FC003FBF38071F84407BDFF27F801FFBCFFC793067FFE8C19FCE7067C1F03CF7000F47FC7C071FF76003FFE00031F3CD8FF8070007FFE600380FF0C3FFC3B81830F300FE073",
	mem_init0 => "7BFE03E391F1FE063FFFC000C79B009FD8783CFFFE0199F8BEE00FF9CC00E7878E0FF8C3D8FFC781DC786200FF0330403FFF8268363C002FCFC180E3DFFC5ECE2E0C71E78F76E493C0C6C8BBB0F07C38384B303D83FFF80BF01033C7FFC7013C20D83E619861C3FF00C1FE0038FB3F447E1C00FD386EDCFDF0F908C0CE61EE7693F811801B9F018C7F987308E3C4C7E6073A4304EC402DCFC9E58B2F22F219A3C115983B139F07E0DE43102181E01EF709D0C08BD019103358A692473EFEE0B8FB8C6301FC4F009E7F07F194E24D7082988D3C08D061958FEFDFE3E7803FF03040F3C73E03300FFFE7FB0CC009F055FE7608E30FC3C0FB3F1E41E7C07077D848",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y47_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "0E37C6C4076721FFFC1BC1E6F300EF1FB19B9F3B7E71F61DC47861B2DFF6473DFCF4E7E17BE783801C708787E2BBC5F817C00F80385E438126000FFC7EE3FFE47309FFE87FC00003FE3F007F39FF8871FE0CC07C0BB719FC9FC1FDE3358430FF40E1EE841A4FFEF83F93601CC7CD191266E90FAE3E8F0F8C0710ADC084261397D4DF8F799E1809B9C37F3FC0C1DBE60BFFE07B20F0C7901F399CDE0240DF60FEE2F801E7D9E08323E07FF9E91C388180A042783FC6FD83CEE78E3CECA7D187890FACF3F35FB061CE9BC8EF3C7CF8345F8FA0038CE9EC26B6431973218CDBF877FCE68C3B11984DADF27BF3A36661F8661B465AA567B5587EAC7494E06CF0104B",
	mem_init2 => "7509D8A24303709989E4274C9B1217DEBAD5ABB35A85E42198D9CB565D36D396DECA6BD75C8D09E6C95AF5B95DC52596DEBDEBA7A0C4D9A8DF4A75DB1FBC85B7AEB57A05D0B2DA6A5B728CADD84D32EA3BDB41121C30CF03E82D5E5B94D6D0BB4C13BD851866BD7B94D2AE9D74482CC1F4302CC60A27A0A48C2A568E42F41861C7985104F3F4B6A57C952C57617C0721833C614D451A55914515EB6C86F5DB9E4572CB269B4DE84F5286EB289E7ACECF5E86EC277D7AEA29AD9A642F5E3D31A79ABAFBD951B95D27A95CB513AEA34AAC56AD4A6A575EB5EDD76D7EEC2D417AA9D7628593D56EC3642A68972A6BAB428533AE5AF498515895D7257E93EA6F41BB",
	mem_init1 => "F39E40F60617E9CC824F8CFCE7E08387103E79F038C0FCFF30F83FBBF838C0701F99C67FB8C403BCC6C6301C382780385E48039C620330FECC2F9E1E286D8FE61F03F8737119190318E78073CC7C9BC70609F788C44CC0C6001C633B1FFB99030827246387C0993FBE4CC19E1E6D0303837C1E70E3F8300F81E1301FF801F800FEFC0CFF0F03E1C6F9E66739C3DF1F7C7003FEFF20FE3E71FC907317C3B63FDFFFE0F3F7FE41FE007FF80C7EE3F7F33BF8F81FFC001F3CFBC78110FF80834FE43DE07FEF2063F03C2625E80FF038799B03F80CF03F9FA18233FBB2EFF01FC78E61FF800E001FF800E01984FFC03FFE03FF9E3FC01FFF80404FFCFFFE07FFE1F8",
	mem_init0 => "000FFF81FFE000005F303C00F839F8C7847FFC3C0EC33DE39C06FECE4F67FE003FFFE0641E6047F5E60446000E78F181FFE003F06180783F83C3CFC383E18FFE3F0FFCFCC0F03FC033039CD86180030047F00321F8E1FC0078301803E7C0CF0003C3FFE078F3F1F9FCE3818E339C1F670E07E000E1CFF631E03FCFF99E10443E001C07FE3E7F1FFE000007007C3FFF0001FF0FC70FFFE0000000CE00FFE00000F87878E1FC0780F81C601F1E0003FF1F9F0FFCF87E0FF30E03FFC0C07FE3F9C3FF9E07C00F01F07FF80000FF9FCE00FE00001EE39C03C380003FF3E0FFFCF07E07C001803C00001FC038FFFFFE000000007E01F80000FF8FE610E1FFC380008E",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y48_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "01C1FC031FF9F8FFFFFF80030731803C0F870000801FFFFFFC0C00008E00C000E03FE0F38FC0FFE3F87E01C0303E070E3C7E71FE3FF0000700C0FE3FC0003FF870703F07F06000731E238FFCF0FF8CFFF861E3F9FF1C700F80007FE0001FFF03FFC7C1FC07FFE1F0003DF871FFF01FFE000001E7F81FC071EFE3C7FF9FC0007E019C03800CF007FF01F3C1FF8387FF1C601800000FFFC03FF807FF8F0FFC07E3C00000F01C78F9C007FE000703FFF0060003E077C1E7C007C000401C070003C0079F00033FFC001FFC78F878001BFFFF807FC01FFE003FF003FFE0100380F3C1FE001FFC00780FFF00F0011F018C03F8001FFFF000F870001C00701C00003FF0",
	mem_init2 => "00FFF3E1C3C00063FFFF0388007FF003FF801FFF83E01E038017F0E0FFF00FF07FFE030070600C701FC003FFFF80E3C3C100F00700F000007D8007878F861F0007FFFFF03000F0FFD81F1C187FF80C01F80C3C1FC003C7C00FC03FEC000001C033F0FF800FFFF80103EF8007F80781C1C000FFFE0FFE0E180C021FFFFFF8000007C3E003F830F8F0000FF87C0007080C07000F801FF0F80003806060FC007FBF80001E3F000FE03E0786E0019FFCFFE01C6030003FDFFFFC000C0F0F800FC0078381C03FCFF0001800600C003F80FFC800003E030F83F803F3FE200071F8001F81E018C11F007F81FFC0E3818F87DF6FFF810010198E063E0F1C0E37833F80E0",
	mem_init1 => "01F019F07800FC017FE00001B803001F83C180F3F98FFFF0001E71F0383E07C607F98001FFFE02F9F8F8FFF8063F3800E7C607FFE00F0E00E007FE003FFF3001FFFC00001C38078301F9C000FF8003C071F80007F03F00003FF801FFC08701C1FE1FFFFC3BF0181FFE01FE003F7F81FC3C01801FFC0C1FFF8000FC7E000000F01E00FFFC300FFFC7E78061F8078FC1F86001008007FF0F18038FFC3F3BE01FF0001FF803F800F8FC1FF8E0460CFFF0FC7FFC0003E1F9000001C238C1FFF0E0FFFF1F8C1187F0380F03FE000606001F1C7E70067FF07FC7F87F83007FC03FF803C3F879C3C73007FF87E1F7C20007E3FC006387087007FF83C3FF1C7C38CF3FF8",
	mem_init0 => "00383F0E01800001F9F0F9C00CF8C1F83C81CF0360FF81EE000E0FC19F071CF30FFF1F87E7F8031E07E38C003801800FFC3E07F8707CEF8C7FE0C783FFFC00301FFFFFC18200E06343E01C07FE1FE3FF8FC6007B1E07FF0670C63FFC7F8F9FF80C781F10000030070003E0300FC1E1F18019FF000780F3FC0000F8038FCFE600831E1F80700FFF1E47FF3FFC007F1C9FFC19F99C3FF8E71C7EC070303701D800C38E000FC3F0FF03C7F30127FF0C0FF3FFE000C1FF8C7E1F0C320FF81F27F183E1C73818F000019CC00E10380703FF07F383FC100FE3E7003020C01E0000007FFFF81018027F87380FC3FE033038B87F380070301F07FFFFFFF81FF301C00006",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y48_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "2273524120B249650B557710B0B65CECC8BA263B9048D0139829FD0C9E653B7D80BEADC6ECE05B6877C0CC81B57406085F7A68C51785CEEE00AF982775E2EB673D1251F04048F911E3CE145FB783A01DE3BDB425F3F801BA12F7F809ED0C28B02DF1FE3241D97DF5C87C3D5E39C6DE03C76631E9C80985C87AFABF8A7A8411D7C392026F94B2C076776EB384F36BC6CEA50F6195186B39BA17509EE1E7FD7CF207E7791790E186AA9FC30E1C2FC72218EFC075BF76C63FC0134C091C1F41879A305B48A7D6E2CCE286BED753F4F280C76130826E67AC9647B1578813C32C8C32B669962F77FBD39016C1CF07873B1A1FF93FE588CDC8FF21A6CD8FC9B06582A5",
	mem_init2 => "20D8292E111E34F52F70B09FF11311F4252119C71E3062E36B08163B4046B3CDE5B230B8979E2E48BD9C85E74E4AE17C3E9DE212CB4ABF53562C277F73E2DD16B2F3D9529E2FB6C44E5B4793688B385753698A28DDE999325953CEBE4E7267647D925812A53A9F793F5D1A7109946B8C4C276394E3ADCAAF32DB6233CEE0680776B71FF639F2577FAF99EAC816A33F723BD9BB7F584C1AAA42687EEF49F47481B05C22F81CB93344C8EB7621E7EA1C4E29D058746F1F1E6094C3EA9D8A1BE8C125065FE41C8A7A5B4ACC9D172621656102C6597D1FEE4BCBC2F436B10D224AD24FDEE8E251BB688E7ADA653CAB6E1375D6A4F12B01C9C477CCAAF42A1F97BEA3",
	mem_init1 => "F54E1078EE9D495EC95FB930DBB65A95ACCED7F35DD53D9225F1002E4B021BEBD157A3841C0518E5FF9D5D3196AFCEA065E0A8FF8E36D8639E0C9C067874EF78A54D566AD716113609FEFC600936B8945280360BD7216A29781E2F70E3BD1E1CF07DA8FD25F77615DD0994C6E72E69A0A180CF53F65EA940083A6B6ED47C282A64F6FADD5AC0DDAE456E3AFB1AA03F8F0D24A39B9B9676A2970A7866A09188163E1C4D0BE198C5C2769EA81D2A4A489C83457D5368BCC1760C4D8CFE12D97D8CD9B3143B1CF01F8597D18314065046BA8E307A3D7BD6D083F4289604EE0BAB5D336DD57C9AA690AEB2DDB711BF1228AC990AE423B57B333BB6FDB0139FF21E57",
	mem_init0 => "4EF50B2E20EC7593BDB4F37F9ECD6ED042BD150B3645CC14045E1B54EEDBDDC90244574E040BCAB9966211AD5987DD070EF9B34A0103514ABA52C98ECA8049562B4658C05DF5AF00304AA0863A1964E6E1CED0782D30DAD990682A827281440013EB17385B6A0CF003FB62CDE059F3DF5F15126980BA149D6D75DDF8827EEEDF4A0697F4DE8F7248EDDF7E05792B8DF037D44E9AA922AEA6A9D8CE112F9E4B7555ACBA13BA1C94A54CB64AF25402E99BA5771C76CEB1CBB3155518A476DE7AA20DCDBACB5DCA0A109D0A6852AD1A01EB024B259D94F8E7071E9FE13B5C3C62DFDF90FF2DA43413491867D25C85AEBE5A7517717713935FBC7ED2C88C0F478117",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123_PORTADATAOUT_bus\);

-- Location: LABCELL_X37_Y47_N18
\aud_mono~137\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~137_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123~portadataout\ & ( 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107~portadataout\) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75~portadataout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91~portadataout\)) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107~portadataout\ & !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91~portadataout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111010001000100010000000011110011110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a107~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a91~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a75~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a123~portadataout\,
	combout => \aud_mono~137_combout\);

-- Location: M10K_X14_Y50_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a203\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "5FEFF6CCEDF23BE15653D5BAD58FF1FC9739FCB8F7DBBEF1B690E0CC17D8E7F04556F76963ABA73B107360DC27E93A7DF1E13BC94E68F7AC21FBD1DC36739CFCFB6F7DA76078344ED0EC907962B4D4B67F07D845CF1FFA6E358C0295764349B74C648F97C66C1E7BCB6F08D065D175C42949942CEB7A162E13374264B3254161CDB635E99BCD09657D42877645F789AE1958AAE5F2B6065166345A4EBEC1E9F7604A2B82456E20FB4E07462FCF49C427B06467CE1B9F678607C01666FF8FC3C67A7F913E73E3E0BD3FE8DF1DFCE06078183FCEFE78183C44F4C84DFE2B99C1823BC7F199C01230F7461C6CC9E1107DC27E08071E3E4CBCE307F7F71F9F3FC0C3",
	mem_init2 => "FC6FDE07903C3180F83FFC0FA7301F8FF60F930E79F8604C07E182CE0F8F19C19F9F0CC04C3F067E70979F244C000CF860181C34DDCF61E70C4721AFF8330631F38FAC600C01183C0FDF98C7F98033E1F3FF0C7F3F7FDDE261FF03C77B61F19C0F083396727BCEC1C639DDFF86DDDDC1FFF009808D7F19CE6849F07C083A21C671E1F47F3FCFBE818EFBCF18DF0EE07B0694F0FB91DFC7C32990FBD95F08138140FA00FDC04CE3820FA9C3C1B07AB705B07E7B5D15B560EF66DED17C98E573BBAB6B3FB0718D1E40613C1A83982FDF387FFFC600BE8CFC594391BFCCC76E43FA63E0FA7C767F1EB9022D2002EE3321B3BFFA9BA94DE600046CD306DA53E66310",
	mem_init1 => "C4E4F79F7C7B3BE10C43902C03FFEBF0F2727B81C2E0FB289FEF74863C07F3FE26C8C97FA09BB15FD0CCD836979E2F468B1FC1FC473F9B1039AB0B301403427CFEF01F11DBE3E73839E636901E380A7083BC019F86E9335C905870BE32EFE1E419CF7B9E790B8F15194478E4C1F077C3D859996FCEBCC7780004C78348E217C8D069B06F98C091A4A02378FE040C040370850BBA360CE703F386F821E6D383228BE0CE5FC1F9443A1BD761E0A0C1A402E9BC62D90B70BCF300418D70204B549468BFC167F26C792A5ACCF804220E70D6FFAD9BBBE62F58D9B2EBF87BECC05F05FFF5433DF1A6EF66BE6D35B038FF8CFCBC7B5D341210722ED386532343BFDF00",
	mem_init0 => "982E68C8840594996474E72EBCF46FAE218E13275C7AD5376105A262E29E75E9CAD987D74CB90E5B1DB6E5D3AF7D652410827BF235A13A74ACA041F92BA34112CA44840604116CB3B60FE863C71918433F3B467D7D06143F23780C6C6187E4AFE0DEA653DD65041B7082FC715E5B8C1093B9E8D71F5992ABD0410264748287F0CEDE7BCB4F12AD74B62323023D9F168BBD64997262EEA99B6E16C110504490AF98BD6B164B2085F39F497A45D0E6BFF92FAEBDF42BA0BA9437B2BB7AEB21BA86EF2EB53913576E09D4D75D350BCEDA59EBBF4575343105692CD5A189EBB4CF264BB7A8DC442DACBAB5EF2DBAF41721B919E86F4601E01FE1F9F10C18DCFFE388",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a203_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a203_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a203_PORTADATAOUT_bus\);

-- Location: M10K_X5_Y48_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a251\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "89651EE3B5993348D2FEBA12EF10C6E894A43707C6CDE3FAA0065979E0A9B3ED8DD2C5F60E07AE20D415EA1E57E952369B9F490428E823A33F2991C472F3D83B467084AF2596DCD1DEE1AD15E8B71CB734C808C88EAC75254D7828C69BB6B187AE906B15EE83AF1239BA760AF48A8FA1979EAE429BD7B0FBEB086EA2B3DF29FDD0D6B1051E716AABF059ED49633F8BA83CBD44E2FCC4ECF123851E1010D1DD5ACD1ABE9EA24A2BDE998EEDDC6E27AFEAB68F889EE2A81903030CA4498DA3962B5248A3EA927F82CF7E19B00B65EC19A86A287E71F435DA98E77551CF02018869CA3E5E3476C408C33BF5DA2846BEE3F7E71179657C08A4953FD39DEF3E912130",
	mem_init2 => "96B1C6CD01BF921938351720A0FBD30E7E3E3E36249DD7E1FD3C969E6BB556109F942580BAF2C4642C1BF9157BA8EF29D9112C90C1C7B217D54D317246CEC8BE0D86CD376DB7CB24B00547C7A61E728A6BDFAC5423CE663E23C761BC66F9246ADFCD53332F2773426E21FAB4DB706031D8DF7F9D4E1FCA411D42031095DA4828BDBB41335ECD32C6F7C684421910D4D3BE1F76897072174BDD89D0A0E9797477302FEBBB29DB2F8419B4DBDDE5C508B4D33D0A94418F77820A3B1080B6AAFEF758054C307DA532ABEAB3EAF1111E205038D06B602FCE2B32E376D8D1711C3567E9FA80B7CE0CEBB356018F9B0DE1BCD23B5F624BDD9F6D304B1F8B22C1E9FD05",
	mem_init1 => "5F697FA20054F729DC6663EFE1D0DC72848746EEA0BB21743E05561F8CD772C00F52161661F587E496DDEE41D230EB0809E1C4A6E6BD5451BB840B04895B646AF14CC90BA6C6E9FA7C2A583699E3587D0F10938276F89B52305EC59E76B7E86F9442F2CF77D3DD5C5B97D48A1EC73E32D8A05DE9D7C91FD9ED29D506BC6AD48793A679CC7BA85179616E08E0996BB03F33F1ECEAA6868B32E452E81C48EF9C76D55013B615AA59F87B8EDCAFBA451A99C55A1D6EF5A86D99DC3DA90B0CE4EC3421862C6CF6ACB23AA128BC3C4FA62EBA9E46CA60D3D46E56F36C2699202CE4F1601BD57A7C1C4A312C32D7302D8C07BC9B9780E519F5D486649A865C601FE174",
	mem_init0 => "CE6FF0567BB2FA3B8D9F293F8893212DAF2B5A3191AA76CC1C7BBF734FDC40522F029C04B7B826EC1370961718C4A5B9EF8B9EF5E72A7B02FF423152F6077C6547FC30D1748B660B977A89D5EB964DA2D0C8DC47E7997E3DA24FC39D1EBBDD92A9ACE94B0CB0D908BC250221C245FEA7B070F5F3620BCB7FE454EB5DAEE1303964F3714F3F01C267660478F90D6C7E6D2956FB721342462FF53C14FA37A1D95B7B72F5AB07A038DCE6634C39F5E954B85070B66B5CEA67CBECF2A3B7C362D2813BD7B8233BA6DAC1578DBFA0DE30B6195F873395F6A07224194898BA5295384CFB33A586B95A020E6BFFB7F06C3F575557A97C2AFA3F2796933558B81D613D00",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a251_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a251_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a251_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y49_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a219\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "7DAED85D94DB68C91AAB4AA343F6550EFB6E5AB7247252BE466A0C01372508D8A4297448A2A8E9213F459A3154A433909EA29A9C010E4ED44C7F3097FA961D072BCB88E7CBA117CE3BF6D2DC7FC08AB8C6CFCE443CC7FDF24823CA5D3BA3A58F027B9349FF91A530A1273B5311A3C7C753AC8671394699478A961D576777BE40AF6C12479729C28BD58E33311CF4C4C73A0CFB6DE4970D855CE2AA4B52CF338A3A9C9E06D060433537F7AC9EBCD854AF8CE9F13BDA47A6E627AE00F9196F20AF711877B1CDD89A2299B210C5D18FF83EB15FD07DDFD86297981AA767C1B3BF36A38C230EE9E42F731C2344DEC04834BA04BB2EADEA8021D1144BA4C96D82FCAD",
	mem_init2 => "2364EA1AB4F48B388C2F830CBC201FD7A9E641577E03DD34C82312444B1D427C4474A0F56B54946F45DEDA32EA3BA98A64482D13B06C38322937B658D85C68CDB2CCA2C62A0EF5055C0BE9CA1187467DD8BC353FC102D4A226F6C9485F36E45B7F1FCD79BFFCEC3626BB7D4F476F71186E2D7A27E42D44BFFA973905A16785BCE2A5C5EEE816B38D8A9C27155AA20554FBEECC8677FCEBC5C563DFD9183E4BC833D89EE08A39D00FD2F4541E3D900F9E957884C68B54FA81CD4983BC5EB9F5304CEEBDD50EB3F2B26ECA5AFE47D25D4D9FEEB0EB5D5FC366810F2278CDA41C54C8BCD52BDCECDC94F62D666B5F937FC376B38D20194A2CBA304E4C37647660DA",
	mem_init1 => "A69F0B3F288DF99B5E818E15830427F796A2647E9C70B923B1BE9B9A210BF57BAE6D49F6AC96038740DE2FB90C2099049DDEBA81AA98522E919B4F3B0B66A4A5D4396162AD40AEB9694C35A6EBD315C7BCD26F82A9A0EB10100B4E2012338AFEF16F64381F40F7CFA71681836AE2AF39027604E238B6EFDDF3B6AB71F5C825C8BA2DD392C4771CD7C3D8A21DEEE5500BF036A2FDC1E4993F5629BEDFB544D2AB7CFDB916BAF22AA442164C2CEA52D9DBA94E5C19A130D29DBD36E3087DE1FEA58F03FB5F88D1C72CF6A0626E476100ABA67CB9662427989F03CF4EB7995000E0C40D5AD8420ED224A1BF259CCC262BE0999469A1B76B15F28C47AE22C9E3DEB0",
	mem_init0 => "50A765D65CA08880E3104E7665C5B0FCFBE915C15D937DAFEDE0CF880E7DA5FB8CB04D79E8B9A54FC21DE022BCD16E010EB0B1D104CF224D64079150DE063BD45C126108888036109089DD81219D3E84CDB246C434416B4FFD673A214FC172E660C5F1C0CF285B71A255A8C78A17D6AB775A6B261A3676F297FF453573A44164C77B12C68F4F492E27860C3E557B08A319360449AB04FA64C4581E0C933E1C100C3B29B708F28D7FA9B514CAF4AA2F45CDC737C621F5B676FDFA6CA9BC303E1F6FC8901BBC134C786FFB2BE87C5B56955E9187C5B2BE58620116058B21AF8CE2643BE7F62A799E3A1CB498FEB667EF2ACFF2C7E0EF1B77DA2B4B0BE6924B5F39",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a219_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a219_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a219_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y51_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a235\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "3A3718A1ED925DBC66831A6F538B83584B3CA5EA9B46D7659681C159E2154695AE2E514F028B137B268DED1ADE8A8754A7CB8735E9C214A10DB042554CA28B9093B3B794F91E9A004F32C78D52592006339B4A47733FDA67AA0BF3F40DAA2BEACBAA024DF19CA7CDBE95F23361512DD72E7B008B8A2F475C84A2970F698052B676BF281CBFEC06074B8E53B30F3E23D20408443C14246744D4191AFD0A804B54F16D9E7850A6DE77191B6837FEF2EE66D48091DEFFE423F26075AF7A80F0B082C894B9C62D30EBEBBE52BC2926BC40BF9022CA2721F9324439805AD4013234B2A132DA0CB7FEAEF0081D3E705E3BA5DC992A4E3F380A49B7DFFD4A7FDB195311",
	mem_init2 => "3585177662D96003259AAD155089B78EA5B59EFC7BFFE1D856BCC83E6AD23E6A0807D847126820E98EBB5D04008E6EEED865A9F35B7F8DBD444658CDD25AA83F3FA67CE1B3049B13E35C4D4DA3967DC6D98B3205A31D1DC2CECD52277EB20B3A990103AD1289F926B375BA81737DBE0077B98E1A950512874910D334105099FD7D4520D504FD66A6174DF7091987B64D735409D7BD698E829BCD9C6F2563364AC2A77C2C8F21C89EABA2AF373D16DF266C765619DB0F12FD775C1FD2AFA791B266DC910135D0044360DC88EE5CF987647BD45B36C1161F941554E68051200278AD89FFBDAC161D858C079F29708A890EE4A601A1163EB3CDCDA2C16531D7BF3A",
	mem_init1 => "3B54D30F05DFDB4113E69180B336AA57DA62DB1E823365CA1E8EA940D37303DEE0DBC65BBC99342143080CBBC888F5E8F220ECAB5F0707743BE7BB8609030BEC470B481037B4A92233D5A715C0FC7D727DCAA22AB745A3604606C144FC299346C3B3E77CF3049686E9DB26F407E84EC29894C4AA077216ECE18F5F7795BA83710EB9214A0AFAA16E34EAE6585D07A975B6D53F23602C24F4F3DB928E2AA9643D6BBEC832087B3C6D4ED2885F62C95746FA289275F5394B02AE5C0EBA17D25A9F5CD70EE3613F95B6A306E7392707092E205CA946CD9CF1E1C4E2CE48E8E3EF2B497855A149C40ED8DFA9718D563FDAF71150B5691E3504C8503BD615813EB18A",
	mem_init0 => "18AFA1FC0A00E300D2461F69AC6A9D4F2FF3E8E580072861AF9EB4F5852A3A4117F37DAD51B2D4FEB57E870CC91AA681075D6AEDF413341B20D1D965B173B4CBD2275CD28BAE922451C7A532D95CE98B2AA5B6AAE5D17CBAE827B90596D0B4C381F340DB9AD94CC35CBD4F420AF056BD7309EFB4AE65D3D3602696EA42DC8FCC3E82F47FDC601835F91100E0F7B721CC63D020742BAEB20C29B5467022984B780EE0C627F005F1056420F08485EB29441736DE85B3A95AEA081F61B918BF3FF7FA553108451C30AAB2E8D05D722BB655522ADF42081B62DB7AEF2EDCF52A49694DE23F89623CDF646BF1705B08184DBEE23DEEC24E77BCEC7B69F58D7CEA5691",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a235_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a235_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a235_PORTADATAOUT_bus\);

-- Location: LABCELL_X35_Y47_N33
\aud_mono~136\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~136_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a235~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a219~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a251~portadataout\)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a235~portadataout\ & ( 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a203~portadataout\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a235~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a219~portadataout\))) 
-- # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a251~portadataout\)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a235~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a203~portadataout\) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010000001011010111101110111011101110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a203~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a251~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a219~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a235~portadataout\,
	combout => \aud_mono~136_combout\);

-- Location: LABCELL_X37_Y47_N24
\aud_mono~139\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~139_combout\ = ( \aud_mono~136_combout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3)) # (\aud_mono~137_combout\) ) ) ) # ( 
-- !\aud_mono~136_combout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( (\aud_mono~137_combout\ & !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3)) ) ) ) # ( \aud_mono~136_combout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3)) # (\aud_mono~138_combout\) ) ) ) # ( !\aud_mono~136_combout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( (\aud_mono~138_combout\ & !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010111110101111100110000001100000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_aud_mono~138_combout\,
	datab => \ALT_INV_aud_mono~137_combout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(3),
	datae => \ALT_INV_aud_mono~136_combout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	combout => \aud_mono~139_combout\);

-- Location: LABCELL_X37_Y29_N18
\aud_mono~140\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~140_combout\ = ( \aud_mono~139_combout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & ((!\aud_mono[12]~5_combout\) # ((\aud_mono~135_combout\)))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & (((\aud_mono~134_combout\)))) ) ) # ( !\aud_mono~139_combout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & (\aud_mono[12]~5_combout\ & 
-- (\aud_mono~135_combout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & (((\aud_mono~134_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110111000001000011011110001100101111111000110010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_aud_mono[12]~5_combout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(4),
	datac => \ALT_INV_aud_mono~135_combout\,
	datad => \ALT_INV_aud_mono~134_combout\,
	dataf => \ALT_INV_aud_mono~139_combout\,
	combout => \aud_mono~140_combout\);

-- Location: FF_X37_Y29_N20
\aud_mono[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \aud_mono~140_combout\,
	sclr => \sw[8]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => aud_mono(11));

-- Location: LABCELL_X37_Y29_N0
\sound|da_data_out[11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sound|da_data_out[11]~feeder_combout\ = ( aud_mono(11) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_aud_mono(11),
	combout => \sound|da_data_out[11]~feeder_combout\);

-- Location: FF_X37_Y29_N2
\sound|da_data_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	d => \sound|da_data_out[11]~feeder_combout\,
	ena => \sound|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sound|da_data_out\(11));

-- Location: M10K_X14_Y19_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "1FC1FC0F80FF0001FF0000FF0FF8007FF8003F80FE01FFFF001FFFFBC00F87F806C3F8063FF00F807FFF801FFEE01F807FF803FF8002FF01FF801FFE007FC07F800FFF8007EFFFF006739C003FFF000FF81E4001FFF001FF41A07C07FF007FF0001F20FFC00FFF400FF80FF009FFFC01FF17F807E1FF803F8FF803FC07C018E7FE00FFE0407E03FFC00FFE000FE03FF001FFE007FE11F8001FF800FFFFCE0200FC0007FFC403FFF200043FFE000FFE007FE07FF003FF800FF807FE003FF003FF803F0007FE003FFC03F800FF801FFFC103C6FFF00183FFC8007FC007FC0FFC80FFFC01FFE079EC07FF007FFE001E303FC001FFFC0F71C3F8101FFFC043FE201F",
	mem_init2 => "607FE001FFF00FFF03FE001FFC00FFF03FF001FFC00FFCC04F000FF8007FFF812007FC0F879FF0803FFE0003CFF8001FFF0021F7FE0007FFE03439FF8003FFF0003FFFC000FFFE0007FFF8400FFF0187E1F8001FFF8001FFFE0001FFF0007FFF0047FBF8000FFF8003F0340C1FFFC00FFE0F9800FFF81F0F07E1E03F7C003FF007BE01FFC01FFC01FF801FF007FC007F801FFF87F8003FFC070600FFE0387C003FF1039001FFF00FF00FFF001FC01FFC03FE007FE01FF803FE007F800FFF83FC001F1F7F83F820FE001FC00FFC03F800FFC03FF207FF001B701FFFE001000FFE07FF803FF01FFE00FFF007E001FFF87FFC03FF0027F007FFC7E00003FE031FC0",
	mem_init1 => "79C01FFF81FFF8380007FFE03FFE080001FFF005FFE40001FFF8000FFFC001FBFF8FE7FFC00078FFC107FFF0000FE9FCFFFFFC000FFE007FEFFC00003FF07FF3FF00001FE00FF9FF80000FF007FC1FC00001FFFFFE7FF80000FE003FFFF80007FF03FFC07E00001FE39FF8FF00007FFC11FFE70001C07C17FE03F10001FFF80E01F0003BFF803FF018007F1FF0FFC01FE0079FFC007FFFC003FFFF007F81E060E0077E0FFFFC001C3FC00F3FF8017FE0001FF1CF0007FFFC40700FC003FFF0007FF84007FDFF07F801FFBCFFC78007FFFE001FFCE007FC1F03CF7000F47FC7C001FFFE003FFE0003FF3C00FF8070007FFFE00380FF0C3FFC0001FF0F300FE070",
	mem_init0 => "7BFE03E381F1FE063FFFC000FF9F001FC0783CFFFE0181F83FE00FF9C000FF878E0FF8C018FFC781C0787E00FF03F0403FFF820FF03C003FCFC180E01FFC5FCFE0007FFF8F07E0F000FE0F83F0F07C383FC3F00183FFF80FF01003FFFFC7003C00F83FE1F801C3FF00C1FE0000FF3FC47E1C00FC3FE0FC01F0FF08C0FE01E07F83F81F80181F01FC7F80700FE3FCC7E0003FC3FC0FC03C0FC1FC0FE03E03F83FC1F01803F39F07E01E03F03F81E01E07F81FC0F80001F03FC0FE03C03FFFE0B8038C7F01FC7F00807F07F1FC03C07F83F80F00081FE1FC0FE01FE3FF803FF03040F3C7FE03000FFFFFFB00000FF01DFE7008E3FFC3C0FF001E41FFC07007D80F",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111_PORTADATAOUT_bus\);

-- Location: M10K_X5_Y14_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FE3FC00007FF01FFFC0001FFF300EF1F801F9FFF007007FC07F87F801FF7FF01FC07E00FFBFF80001FF007FFFE8001FFF7C00F80001FC3FF00000FFC00FFFFE003F9FFE07FC00003FFFF00003FFF887FFE00007FF807F9FC8001FDFFF00400FF00FFFF80027FFEF83FF00000FFCFF90007E00F8FFF80000FFF00FFC08007F01FF01F807F801FFFF8007F3FC0FFDBE003FFFFFB2000C7901FFFFC00027FC07FFFE00001FFFFE08003E07FFFF80000FF80A07FF80007FDFFCFE00E00FCBFF00001FFBC03FF1F807FCFF80FE03C00F83FFF800003FC0FFC3E007F1FF03F80D80077FCFF803807F01FE1FE01F03FE07FF800007FC0FF03F00FE0FE07FC0000F01FCB",
	mem_init2 => "FC01C03FC3FF7F800807E07F83F007C0FE07F83F00FC07E1FE01C01FC1FE1FC01E03F81FC0FC01E0FF03FC3F00FC07F0FF81E00FE0FC1FE01F03FC1FC0FE01F03F81FE07C03E03F87FC0F807F87F03F803C07F03FC3FC0000FE07FC3F007C0FF0FF03C01F87F81FE07C03F81FC0FE00007F03FC7F80780FE07F81F807E07F87FC7801F07F81FE03C01FC0FF07F00003F83FC7F007C0FF03FC1F003E0FE07F81E01FE0FE0FF01E01FC0FE0FE01E03F81FC0FC07E07F03F80F80FE07E07F01F00FC0FE0FF01F01FC0FE07E01F03F81FE0FC03F03F81FC0FC07F07F07F80F01FE0FF07E01F01FE0FF07E00F87F80FE07E01F03FC3FC0FC07E07F03F00F00FE07F83",
	mem_init1 => "F01FC0FE07F00FC0FE0F80FC07E0FF87F03E01F03FC0FCFF00F83F83F83FC0701F81FE7F80FC0380FE07F01C3FE0003FC07E03807E03F0FE0FE01E1FE00F8FE01F03F87F01F81F03F80780700FFFF80707F80780FC0FC0FE00007F03FFF801FF0807E07F87C0FF00007FC1FE1E01FF03807C1FF0E3F8000FFFE0001FF801F800FFFC0CFF0003E1FFF8007FF803FF007FF003FE003FFE3FF000FFF007FF803FFFFFE003FFFE01FE007FF8007FE007FFF800F81FFC001FFC03FF8010FF80FFC0043FE07FE03FE0003FE007F80FF03801FF03F80FF03F803F8003FFF00FF01FC7FE01FF800E001FF800FFF800FFC03FFE03FF803FC01FFF807FC000FFFE07FFE1F8",
	mem_init0 => "000FFF81FFE00000003FFC00FFF800FF807FFC3FFE003FE01FFE00FFC007FE003FFFFFE0007FC007FE007E000FF801FFFFE000007F807FFF8003FFC003FF8FFE000FFC00FFF03FC003FF801FFF80030007F003FFF801FC0078001FFFE000CF0003FFFFE000FFF001FFE3FF8003FC007FFE07E000FFC007FFE03FC001FE007FFE001C07FE007FFFFE000007007FFFFF0001FF0007FFFFE00000000FFFFFE00000F8007FFFFC0000F8007FFF1E0003FF001FFFFFF8000FF00FFFFFC0007FE001FFFFFE00000F01FFFFF80000FF800FFFFE00001EE01FFFC380003FF000FFFFF00007C001FFFC00001FC000FFFFFE000000007FFFF80000FF8007FFE1FFC000000F",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y14_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FF005E70003E43E1F877000FFFFE1CE0C1807F839E7FF00001FBF87F800403FF9F80FFC00C03DB6FF19F8003FDFC07F80F603FC5F781DC0600BFF03FC0E001FE7F801FE00009FFF00FCE0003FFFF801DE0003FE7F3F8018003FFFE0FE100203FFF81FE020001FFFC09FC00403FFFC003FC003FCFF80187C003FE3F8802FC001FFF803E0F9C03FFF007F833801FFF80FE240F01FFF00FF982007FFE01FFFC0003FFE03F079000FFFE07C3FE000FFFE0180FC001FFFE07FFC0001FFF001F7F8003FFF80FE7D0007FFF86FCF00007F380FF000083FE7FAFF000301F8FFFC0000FF3B0FF900007F8739FF601CF0787FFF800013FE1FFFC000FFF80C1FFF8000783E5",
	mem_init2 => "E0180F2E01FFFC000FFFB080FF180007E5E1F8071E0700FFFF08063FC040FFFC0007F1F8F01E0E4F81FCFFE00E4FE1007FFC0003E3F8FC731E07E1FFFFE00F0FE200FC7E1C0FE3F0787E0703C0FBFFF0030FFE001FFC0000FF730EFE7E006067FFF00303FC039FFF0001FE7700FE63804C27E3FC03A1FE0333FF00001FE0603F66F01FE3F9FE03F03F80FB9FC0011FF2301FF87809CCF81FC0780FE079FFE00103FC221FFC3803FC1FFBFC2001E83FCFFC0003FC6E03FE6600CF3F9DFE1BE07C01FFFE0000FFF01BEFEC019FE7390F7000C0597FFFC001DFE230FFF00003FF801FC67800F01FF80F003FE430FFEE0005FF807F2FE001E67F8DFE00381FF03FF0",
	mem_init1 => "0100FF01FE9FE000CDFF1BFE43101E343FF8C001FDC731FFE0000FEFCB1F802201FE3FFC000119FC07FDDC001FEFC3BFE7C00F80FF3FD8031FFC1FFFF800E1FFC17FDE42001FC1FF01FC07F80F7FF80003F807E3FF006209FFF23F807F01FC1FF80003FDFC07FE1C00399FE6FF00603F80FFFFC0061FF80FF9F80060FFC7F80E007E1BFDFF80C00FC07E3FF80001FF8FE73C00003F87FE03803F01FC3FF00803FF9C4FF80C00FC0FF03F801C0FF87FF080017FC07FB0F803F81FC0FF00C03F8CDFFB1C003FC0FF07F00003FC0FF07E00FE3FC0FF03C01F83FC3FC00007F83FC1F801C07F83FE1F803E1FF07F81F007E0FF0FF00001FF3FE3FE01803F81FE1FC0",
	mem_init0 => "0E07F83FE0F801F3FF87F81F807F0FF07F80000FF07FCFF00047FF07FE1F807F03FC5FC00007F83F87F00181FF07FC3F00783FC0FF07C01F83F81FC07803F81F83FE1800FF07E07F00780FE07F81F007E1FE1FE07803F87F81FC07E03F81FC0FC0001FE07F0FE01F81FE07E07E01F81FC1FC07C03F83F03FC0700FF03F03F80F00FE07F07F01F81FC0FE07E01F81FC1FE07E03F83F80FC07E0FE03F80F80FE07F03E03F80FC0FC0FE01F03F81FC07F03E03F80FC0FE0FF01F07F80FC07C07E03FC0D80FF07E00F01FC03E07F81F87F03000FE7F800FFFF07001FFF007FFC001FDFFFF807F7F003F81FE7C07F84003FDBF00701FF1003FFBC00FE0F80007FFC00",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y16_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFC1FC001FF800FFFFFF80030001FFFC0F870000801FFFFFFC0000000FFFC000E03FE003FFC0FFE0007E01FFF03E000FFC007FFE3FF0000000FFFE3FC0003FF8007FFF07F0000003FFE00FFC00FF80FFF87FE001FF007FFF80007FE0001FFF03FFC001FC07FFE1F0003FF801FFF01FFE000001FFF81FC001FFE007FF9FC0007E001FFF800CF007FF01F3C1FF8007FF007FF800000FFFC03FF807FF800FFC07FFC00000FFFC00FFC007FE000703FFF0060003FFF001FFC007C000401FFF0003C007FF00033FFC001FFC00FFF8001BFFFF807FC01FFE003FF003FFE00003FFF001FE001FFC00780FFF00F0001FFF8003F8001FFFF000FFF0001C007FFC00003FF0",
	mem_init2 => "00FFF001FFC00063FFFF0388007FF003FF801FFF80001FFF8017F000FFF00FF07FFE0300007FFC001FC003FFFF8003FFC000F007FFF000007D8007FF8007FF0007FFFFF0300000FFD81FFC007FF80001FFFC001FC003FFC00FC03FEC000001FFF000FF800FFFF80003FF8007F807FFC00000FFFE0FFE001FFC001FFFFFF8000007FFE003F800FFF0000FFFFC0007000FFF000F801FF0F80003FFE000FC007FFF80001FFF000FE03FFF8000019FFCFFE0007FF0003FDFFFFC00000FFF800FC007FF80003FFFF00018007FFC003F80FFC800003FFF0003F803FFFE00007FF8001F81FFF8001F007F81FFC003FF8007FF6FFF8100001FFE063E001FFE00033FFFE0",
	mem_init1 => "01F001FFF800FC017FE00001BFFF001F8001FFF0018FFFF0001E71FFF80007C607FF8001FFFE0001FFF8FFF8003FF800E7C607FFE0000FFFE007FE003FFF3001FFFC0000003FFF8001F9C000FF8003FFF0000007FFFF00003FF801FFC007FFC0001FFFFC3BF0001FFE01FE003FFF80003FFF801FFC001FFF8000FFFE000000FFFE00FFFC000FFFC007FFE000078FFFF86001008007FF001FFF80003FFFE01FF0001FF803F800FFFC0000FFFE00FFF0007FFC0003FFF9000001FFF801FFF000FFFF000FFF8000380FFFFE000606001FFC007FFE00007FFFF87F80007FC03FF803FFF80003FFF007FF8001FFC20007FFFC000007FFF007FF8003FFFC003FFF0000",
	mem_init0 => "003FFF0E01800001FFF001FFFC0001FFFC81FF0000FF81EE000FFFC00007FFF00FFF0007FFF8001FFFE000003FFF800FFC0007FFF000FFFC0000C7FFFFFC00001FFFFFC003FFE00003FFFC07FE0003FF8FC6007FFE000007FFC03FFC000FFFF8007FFF0000003FFF0003E0000FFFE001FFF8000007FFF3FC0000F803FFC007FF80001FFFF00FFF0007FF3FFC007FFC80001FFF803FF8001FFFC0003FFF000000FFFE000FC000FFFFC003FFE0000C0FFFFFE00001FF8FFE000FFE00001FFFF1FFE0003FF8F00001FFC000003FFF03FF0003FFFC000FFFE0003000FFFE0000007FFFF8001FFE0007380FFFFE00003FF87F38007FF00007FFFFFFF80003FFC00006",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79_PORTADATAOUT_bus\);

-- Location: LABCELL_X31_Y18_N42
\aud_mono~157\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~157_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127~portadataout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95~portadataout\) ) ) ) # ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127~portadataout\))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95~portadataout\ & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011010101010000111111111111001100110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a111~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a95~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a127~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a79~portadataout\,
	combout => \aud_mono~157_combout\);

-- Location: M10K_X49_Y36_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "0FFE000000FFF80FFE001FFFF000CFFF00470007FFF1000003FFFF80007FF80006007FFFF00001FFF1FFC003FFE000230EFFFFE0000FFF0000F00FFFE00023FFF9F800003FFF8003FFFC0060003FFFF8000007FFFE0007FF80003BC33FFFE0001FFF1F90001FFE00003FFF81FF80007FFF8000FBFF8FC000FFFE03FF0003FFFC0007FFE007F000FFFFC000001FFFF8000FFF0047FC00FFFFC0007FF8FFE0007FFE0000FF3E03FF8001FFFE000000FFFF8000FFF80FFE001FFFF00007FF807FC001FFE00000007FFFE0007FFE00060007FFFE0003FFE4FF8003FFF00001E7FE7FFE0007FF0000000FFFF00003FFC07FE0003FFF80007FFF07F80007FF0430F003",
	mem_init2 => "FFFF8003FFE00070013FFFC0007FFF03FC001FFFC0001BF3F87FE0007FF03330001FFFE0003FFF033FC000FFFF8003F3F83FF0001FF87FFF0007FFF8000FFF818F8009FF9C0001FDF01FF8001FFC00000003F7FF0007FFE0C18000FFFF00007FFE07FF0003FF8000CE03FFFFC000DFE000FFF001FFE000C7FFCFFF00007FF000FFC0007FF0003FFFE000E0067FFF3E70E0007FF8003FFF000078F61FFFFE00F03E3BF007FFFE00003E223FFFC000FFE6003FFFBFF00001FFF71FFE0000FF00007FFF901E0007FFF387FC00003FFF81FFFF80000087FFE1C03F8001FFF0007FF80001FFFFFFFFC0030001FFD003FFF0000FFFF007F80003BDF383F9FFFF00007F",
	mem_init1 => "FFF07FF80001FFF800FFFF00000FFFFE0FF1F8001FFF0007FFF80001FFFDE3FF00000FFFFC00FFFF00003FFFF81FCCC0000FFF8207FFE00006FFFFEFFC000801C7FC00FFFE00007FFFF07F80000038FE3E3FF0FFE0007FFE00FF00003FFFE087FFF80C0003FFF00FC380007FFF001FFF8000037FFF87F001C0003FFE007FFC0000FFFFE07F000C0300FFF007FFE40007FFFC07F800007FFF800FFFF8F00007FFC03C3C0007FFFE007FFE0000007FFFFF800001E07FF001FFF000073FFFFFF00007FF03FFFE007F1C0007FFF03F00007FF0700FFF8001F8001FFF80000200FE1FE00FFFE00FC001FFFFE000FFFC01FF8007FF800000FFFFFF0001FFF01FFC4003",
	mem_init0 => "FEF8001FFF81E00007FFC1801F00003FF000FFFE0000007FFFFF006F9780FFC003FFFE0007FFFC0FFC0001FE03000FFFFFFC001FFF803FFFC007FFE000FFF80FC0007FFC03003F800FFFE003FFF00000FFFFC3FC00F80007FF800FFFE0000FFFE01FF00007F81FF01FFFFDE0007FFF00FF80000FFFE003FFF00C0003FFF807003E000DFFC00FFFE00001FFFF0FF80000000FFE001FFE00003FFF80FFE00007F0FFC03FFFC00001FFFC03FF80001FFFF007FF80000007FFE01C000003FFFF003FFE00003FFFFC1FC00000787FF000FFF00007FFFE01FF00003F87FE003FFE02000FFFE00FFC0007FFFE001FFF8000003FFF01FF04007FFFE001FFF8001FFFFFE0",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y34_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "7E000007E3FF800FFFC0001FFFF807F80007FC1FF001FFF000007FFF807FF0001FFFF000FFFC000003FFF807F8FC00FFFFC007FFE000FFFBFF80FF00001F83FF001FFF00000FFFF81FE00007FC3FC001FFF00000FFFF01FFE0003FE7F000FFFF000000FFF803FF8003FFFF000FFFE000FF1EFF8731FFA03F9FF000FFFE0007FFF800FFF0000FE07FF0FFFFE0003FFFC003FFF000FFF1E03FF8000003DFFF803FFFC007FFF801FFF0000FFC7FF87E0FFE00007FF80FFFF0003FFFFE07F81E000E03FFC9FFFF80003FFFC00FFFFC01F00FE1FFE1C00003FFFC01FFFE000FFFF807FFF8000403FFE023FFE00103FF80FFFF8001FFF800FFFFC001F83FFFFFBFF800",
	mem_init2 => "3FFF801FFFF0001FF8003FFF80003FFF01FFFFFF0001FFE003FFFC0003FF000FFFFC00001F80003FFFF8000FFF001FFFE0007FF0007FFFFF0000FFF803FFFF0000FFC000FFFFE000007C003FFFF8000FFF000FFFFC0003FFC01FFFFC0000FF0000FFFFC0003FF000FFFF80000FFC003FFFFC0003FFC01FFFF00001F80003FFFFC0000FF001FFFF80001FE000FFFF9E00000FF01FFFFE0001FE0007FFFF800001E00FFFFF00001FF8007FFFF00003F800FFFFE00001FF8007FFFF00003FF007FFFE00007FE001FFFFF80000FF00FFFFE0000FFC001FFFFC00001F803FFFFF00007FF001FFFF8000070007FFFE00000180007FFFFC0001FE007FFFC00000E0003F",
	mem_init1 => "FFFFE00000FC0FFFFF80001E0001FFFC0000000387FFFFFCC0007FC007FFFF000000003FFF800FE0000FF7FFFFF800007E01FFFF0006000007FFFE1FC00007F81FFFFC000078000FFFE00000000F0FFFFFFE0000FFE01FFFF000000000FFFF003F80001FF3FFFFE00007F803FFFC007802007FFFF87FC0000FE07FFFE00000FC007FFF800000007FFFFE1F00400FFE003FFC00007007FFFFF0003E0003FFFFFFFF00003FE00FFFC000F80001FFFF80000001FF01FFFF800003FC01FFF8003FF0001FFFFFF100003FF807FFE0007FFF001FFFC0000000FFFFFFBF00003FFC003FFF0000F000FFFFE0001FC01FF001FFF80001FFF00FFFC001FFC0003FFFFE0000",
	mem_init0 => "01FFF01FFF0003FFF8007FFF001C0007FFE000C0000FFFF001FFF800078007FFFF00007FF0FFC003FFE0001FFFC03FFE0007FF8FFF80706000000FFFC07FE0001FFFF001FFF8003FE007FF03FFE001FFFF8003FFE0007F800FFFFE0001FF81FF8007FFC003FF00003FF8003FFF0000F1FFF8000003FF80FFF000FFFC0003FFF801FF800FFF001F0007FFFC0007FFE007FF000FFFE0000FFF83C0001FFE000FFE0001FFE000FFFC00007FFFC000000FFC03FFC003FFF0000FFFE007FE007FF001FC001FFFE000FFFE001FFC007FFF00007FFCFF0001FFF000FFE00007FFC003FFC0000000FF000003FFF03FFC001FFF00007FFFC00FF0007F803FE0007FFF0000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y35_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000FFFFFFE00000007FFFFFFFE000001FFFFFFC0000000FFFFFFFFF0F8001FFFFFF80000001FFFFFFFFE000000FFC7FF80000003FFFFFFFF8000001FFFFFFC0000001FFFFFFFF8000003FFFFFF00000001FFFFFFFFFFF8007FFC3FC00000003FFFFFFFFFFE0007FE03FF80000007FFCFFFFFFFFF01FFFBFFE00000007FE01FFFFFFFE03FFF07FC00000007F801FFFFFFF803FFE07F00000000FF807FFFFFFE007FF81FF80000000FC007FFFFFFE007FE01FFFE000001FF807FFFFFFE01FFF03FF8C000001FF007FFFFFFE03FFE01F800000003FE01FFFFFFF8007F003FFFE000001FE00FFFFFFF001FFC3FFFFE000000F000FFFFFFF803FF83FFFFE0000000",
	mem_init2 => "001FFFFFFF803FF00FFFFC000001FC03FFFFFFE0007801FFFFFC000000000FFFFFFE003FE07FFFFF8000000001FFFFFFE003FC03FFFFF800000C001FFFFFFE003F801FFFFF800003C001FFFFFFC001E003FFFFF8000078003FFFFFFC003E007FFFFF8000000003FFFFFFC003801FFFFFF8000000007FFFFFF800F8003FFFFF8000000007FFFFFF00000003FFFFF800000000FFFFFFE0007001FFFFFF800000000FFFFFFE0000001FFFFFE000000001FFFFFFE0000001FFFFFE000000003FFFFFF80000003FFFFFF000000003FFFFFF80000003FFFFFE000000007FFFFFF80000003FFFFFE000000007FFFFFF00000003FFFFFE000000007FFFFFE0000000FFFF",
	mem_init1 => "FFC00000000FFFFFFE0000001FFFFFF800000000FFFFFFE0000000FFFFFFC0000C001FFFFFFC0000001FFFFFFC00000001FFFFFFC0001807FFFFFF800000001FFFFFFC0000000FFFFFF800000001FFFFFF80000001FFFFFF000000000FFFFFF0003F907FFFFFF000000001FFFFFFC007F000FFFFFE000000003FFFFFF80000001FFFFFF000000007FFFFFF00000003FFFFFF000000007FFFFFE00000007FFFFFE00000000FFFFFFC00000007FFFFFE00000000FFFFFFC0000000FFFFFFC00000001FFFFFFC0000000FFFFFFC00000003FFFFFF80000001FFFFFF800000001FFFFFFC0000003FFFFFF000000003FFFFFF00000001FFFFFF800000001FFFFFF000",
	mem_init0 => "00007FFFFFE000000007FFFFFF00000007FFFFFE000000001FFFFFF8000000FFFFFFC00003001FFFFFFE0000000FFFFFFC000000003FFFFFC0003FFFFFFFFF00001F0003FFFFFC0000007FFFFFF0000FFE00FE3FFFC0000FFFFFFFFC0000FF8003FFFFFF0001FE07FFFFC0001FC001FFE7FFE0001FFFFFFFF00000FFFC007FFFFE00000001FFF007FFFFF800000007FE001FFFFFC00000007FC000FFFFFF00000077FC0007FFFFF00000011FFE003FFFFF80000000FFF001FFFFFF00000003FF800FFFFFFC0000001FFE007FFFFFC0000000FFE001FFFFFF00000003FE000FFFFFF80000001FF0007FFFFF80000001FF8003FFFFFE0000000FFC000FFFFFF800",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y33_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFC00FFC001FFF800001FFFF80007FFE001FFF000FFFE0003FFC0001FE3FF000FFFC0007FFC003FFF8003FFE0003FFFF80001FFF0007FFC000FFFC001FFF0003FF8180000FFFC007FFF0007FFE0007FFC000FFFF0007CFFFC000FFF8001FFF8007FFE000FFFE0001FFFFE0007FFC000FFFC003FFF0003FFE0000F07FF0007FFE000FFFE000FFF8001FFF8003FFFFE0007FFE0007FFE0007FFC001FFF8003FFFF00003FFF0001FFF0007FFE000FFF8003FFF0001FFFFF8000FFF8003FFE000FFF8001FFF0001F8127FE007FFF000FFF8003FFE001FFF0003FFE03F8003FFF8003FFC001FFF0007FFC000FFE01F8001BFF8001FFF000FFF8003FFE0007FF0079F",
	mem_init2 => "018FFE001FFF0007FFC001FFF8001FF8000FFCEFFC000FFFC001FFF8007FF8001FFE0003FE00FFC001FFE000FFFC007FFE0007FF8001FF003FFE00FFF000FFFC001FFF0003FFF0003FFC001F9FFFF0007FFF000FFFC001FFE0003FFFF000FFFF80003FFF8007FFE000FFFC000FFFF800FFFFE0003FFF0007FFF000FFFC0003FFFE003FFE0001FFFE001FFFF0003FFFC003FF00001FFFF0003FFE000FFFF0003FFE0003FFFC001FFFC000FFFF0007FFE0007FFFC001FFFC001FFFF0007FFE0007FFF8003FFF8001FFFF000FFF8000FFFF0003FFF8001FFFE000FFF8001FFFE0003FFF0003FFFC001FFF0001FFFC0007FFE0007FFF8003FFF0001FFFC0007FFE00",
	mem_init1 => "07FFF0007FFE0003FFFC000FFFC0007FFF0007FFE0003FFF8000FFF8000FFFFC007FFC0003FFF8000FFF80007FFF8007FFC0003FFFC001FFF80007FFFC003FFE0007FFF8000FFFE0003FFF8003FFF0003FFFC001FFFC000FFFE000FFF80007FFF8001FFFC000FFFE001FFF0000FFFF8003FFE0003FFFC007FFC0003FFFE0003FFC007F9FFC01FFFC0007FFFC0003FFE00000FFFFFFFC00003FFFF0003FFC00001FFFFFFFC00003FFFF8007FFE01E03FFFFFFF00000FFFFF801FFF800001FFFFFFF00001FFFFF0001FE000007FFFFFFF80003FFFFE0007FE00000FFFFFFFF80000FFFFE000FFC00000FFFFFFFF00001FFFFE0003F800003FFFFFFFF00003FFFF8",
	mem_init0 => "0001F800000FFFFFFFE00003FFFF80007E000001FFFFFFFC00007FFFF8000FFC00001FFFFFFFC00007FFFF8001FE0000007FFFFFFC0000FFFFF0001FC000000FFFFFFFE00003FFFF0003F0000001FFFFFFFC00007FDFE001FFF800003FFFFFFF000003FFFFC0FFF0000003FFFFFFF80003FFFFE001F00000007FFFFFFFC0000007FFC0300000001FFFFFFFF00000FFFFF00FFFF000003FFFFFFE00001FFFFF001C0C000003FFFFFFF00003FFFE000FC3E00000FFFFFFFC000003FFF81FF80000001FFFFFFFFC000003FFFFFF00000007FFFFFFFF8000007FFFFFF00000007FFFFFFFFC000003FFFFFE00000007FFFFFFFF0000007FFFFFF00000007FFFFFFFF0",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTADATAOUT_bus\);

-- Location: LABCELL_X45_Y33_N24
\aud_mono~158\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~158_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63~portadataout\) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63~portadataout\ & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47~portadataout\)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47~portadataout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000111111001100000101000001011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a63~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a47~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a15~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a31~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	combout => \aud_mono~158_combout\);

-- Location: M10K_X76_Y28_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a239\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "F078F887C7801DBC07F9F86C41C3F8001FFEE060CF7FC7003EF80FFDE07C6087EE083E7F8060407FE603FFF8003CF1F0EE0F3E003FFE007FE7BE0007FF3C083007F70207FF071B004F3BE3E7800F3F301F9E1FC303FFF8031E00F8F803EF801C1E0EDEF9FFE001CFFF041E39F00007DFC7FE1C0E01F3F67C8783BC0C0F9FF020078FC1007FFF00007BFC1F83C00C1F9FE040DF3F80007CFF000078FC3E03CFC0310F9FE0FCFE0000FFFE0E07FFF0003FFFF0F0063FE7E03C38078F78001FFFC00037FFC0007EFE0F83FEFF3F0200C3FF1803C27C300F13E7FE0003C7FE700787E1F01C0F87FC30070FF9E07C1F8380F8FF0F00E03C3FC383F8FF0E01F3F83E03",
	mem_init2 => "81F07F1E03E1E03C27C7E0781E0F81FEFC3F8780787F1F81E0FC0C07CBF07E0E00C0FC7E07C7E0781F1FC1C03C0F07E0F83F0FC1C07E3F07C1F03C0F87E0E03F0F83F0F81F07C1F03F1F83C1F01E0F83F0F83E0781F0FC1F07C1F00C1FE3E0F80F03C3F8780F83E0F07E0F83F07C0E07E0F87E0F81E07C1E07C1F07C1F03C1F87C0F07E0783F0783FFFC1F01C1303FFF83C0F8761F0F8F8003CC0FEFE7E3E078020FFFE0003F0F8F83E3E037FD03C3F0F8701E1FC1FFF03C1FC7C3C0F8F011FE6070FC3E1C0787C07FFC0007F1F0F07C3E041FF0783E1F0783E0F01FFF0000F8FC183E3F0E1F07078FC3C001F0F8007E3C1C1F0F1E0F878787E381C1F1F0303A",
	mem_init1 => "7F1C1F0F078F87C383E3C081F9F0E07C7FF80F0E8F8FC183C3E3E1C0F9F8007C787E1E0F9E07C7C1C3F0C0E0F8F8F03C3E7E0F800F07E74000F7FFE07C78383E0F7E0F003637F83E01FF3F001F3FFC1F013E03381F07FF00003F9FC01F0FF80F81BF0FF81F01FE0FC0FF07C00FC0FE07C09F87EE07C3FE07C00FC7E01FC0E007E07F81F00FE0FF01F07FE07801F0FF01F001E1F803E0FCE1F03F80FC0FE07E01F81FC0FE01F03FC07C07F87E00F81FC7F80F807C07F07F00F80FE0FE03F01F807E03FE7F003007FE3E07FF000707FF8FE01F81FE01F07FC1FC03F87F81F807E07F01FC3FC0600FF81C0FF1FF00001FE1FC00F07FC07C07F87E00FE0FE07E01F8",
	mem_init0 => "0FE0FFFFF80003FFFE00007F807807F87F80F807F07F01F80FC03E07F03F83C007F07C3FF03E00FE3FC0FE07C03F83F80FC1F807F03F03F80F807F0FF03F80F807F07E03F83F807E07E0FF03F00FE1FE0FE03E03FC1FC0FE0FE01F81FC1FE07E01F87F81FC0FC07F07F01FC3F803F03F03F80F803FE7F01FC03E07F87E00FFCC00FE07FFFC000007FFF000E007F03FCFE01FE0700FE0FE0FE03C00FFFF80780000FFC7E007FFF001FC3FF0FC01E03FC7F01FC0FC07E07E03F81F00FF1F803FF7F807F1F801FC3F80FE0FC07F03E01FC7F00FC07E03F87E01FE0F007FFFE01F01F807FFFC03F01F00FFFFE07E03F01F83F81FC07E03FC3F80FF0FE01F07F81F81",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a239_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a239_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a239_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y27_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a223\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FC07F07F01F83FC03E0FF83F03FC1FC0F807F8FF00F81FE07E03F81F87E00FC0FF03F01F80FC01E07F01F83FC03C07F0FF80F81F810E0FF07C7FF00003FFFC000FCFF8E7C03F07CE3FF0F01FFFC003FCFE000FC7E0FFFFF00003FFFF300307FF03F8FE01FFF18030FFE70003F1FFC00007E0867FFC0601FF80F07F07C01FE0FC0FE01FC0003FFF880180FF31FE0780C7F8F83F0FE781C07F7FC003C3F00F33FF00801FFFFC60003707FFBF803FDFF0000FFC00007E7FF0E603E00F81FF0F003FF0007FFFC000FE3E01FE07E00007FFFE00701FE07F9FC01F9FF807E7FFE00006FFFC0000FFC03F7FC00007FC7FCBF00200FF3FE06807F1C003FFE40001F8FFFF",
	mem_init2 => "E0000BFE3FF0F803E00007FFFC0019FFE1E7FF06001F9DFFF8000007C3FFC00007FFC001FFFE00001FFFF800003BEFFFFC000FFB8007FFC00007FE7FF01FE07F001FFFF00000F7C7FF80000FFC07007FC0FC01FFFFF8002027E7FFC00007FFC07FDFCC003FFFFFF00003FFC0477FF0180021FFFF80007FFFFBB00005FF000FFFF88007E0FFF6000C0FF80FF7FE00001FFFFFF800FFFFE00FC1FC1F001FFFF80003FF9FF03800F07F80FF07981FF1FCFFF1C007C01E1FF801C07F87FE7F00047FC0FE0FC01E03F81FE0FE00FE07FFFC0000FEFFC1FF01F81FE03FE7F001807F1FCFF801E07F87FE07803F07F87F80780FF03F87F01F00FC0FF0FE00F03FC3FE03",
	mem_init1 => "801F0FF83FC0780FF03F87F80300FE07F0FE00F81FE1FF07E00F8FF81FC07C03F83F81FE0F803F03F8FF80380FF0FF07F00383FF0FF81E00FC1FC1FF0FC01F81FC3FE03803FC3F81F80001FE03F07F00FC07F03FC1F007F03F0FE03803F81FC0FE03E03F81FC07E0001FE03FC3F007E07F07F03E00FE0FC0FF03E03F81FC0FE03807F01FC0FC07F0FF01F81F807F07E07F00F00FE0FE0FF80601FC0FF07E00E03FC0FC1FE03F03F01F80FC07E07E03F80F00FE0FF01F80F81FE07F03F03F80FC1FC0FF01F8FF01FC07E07E007F01FFF807FE007FE00FF81F03C07F80007FC0E0C001FE1FC000FFE03F8007FCFFE0000FC1F03FE037FF00FE00C7FC0FF8001FF0",
	mem_init0 => "1FBFC01FFC80FE00FFF01FE007FFF07E03FC1F01C00701FF07E0C00FE01FE403FC007FF00FE3FDFFC01C0FE0FFC00FFF03F0001FFF9FE001FFFE001FFE07F8001C1FFF01FF803F0007F81FFC003FF0000FFE7FF8007FE07FF007FE007F8003FFE0C401C0CF201FF03FF00007881FF0FFC01FE0261BFE7FF01FE00107FE07FE007FF807FE01FE01FE06003FFE47F8003FF807E07FF800F800FF1FFF001FE0001FFFF9FF000FF801FF03FF800FF003FFC00FFF00C6001FFE03FC003FF8007FFFFF00001FFFBFFF0078000323FFFFFF001FFC01FFC1FF800003E1FFFC03FF800FE007FFFFF0007FFE380FFFC0FE000FFF23FFFE0000E003FFC3FF001FE003F81FFF",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a223_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a223_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a223_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y28_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a207\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "C00007FC0DFE01FFC01FC01FFF8FF000FF3FFC01FFF838003FF0FFE01FF803F001FFF07F000FE03B003FFFC00001FF01FF81FFC00E00FFE03FF801FC03FF80FFF80F01A7E07C347FC001F01FFE00FFE03F001FC1CFFFFE0007FC03FC00FF003FC03FF81FFE000003FE0FF801FC007FC03FC01FF803F807FE03FF007C03FFC07FC03FE003F80FFC01FF00FF007F801FE01F400FFC07FC03FC007F007F807FF807000FF803FC0FE003FE007E0FFFC000203FFC67CFF8007F8607C017FE000FC3C7FA7FFF0003E3E0FD3FFFC001FCE07FF81FF000FE781FFC07FC000FFE0BFFC1FE0007FF81FFF03FF0001FE0FFE01FFC007FF807FE3FCC0003FFF7FF1FFF0000FF",
	mem_init2 => "FC6FDFFF80003F80FFFFFC00073FFF8FF00F90007FFFE07C07E000CFFF801FC1FF800CFFCC3F007E0017FFE00FFFFC00001FFC07FC0F60070FFF003FFFF00033FF803FE00001F83C001F9FFFF8003FE003FFFC003F7FC003FFFF000703FFF19C0F08039FFE000EFFC001FDFF801FC1C1FFF00F8001FFFFC0080FF000FFF80007F1E1F07F3FCF8081FFF80F1FC000FFFF0007F0FBF1FC07C301F0FFF81F0FF0007FFE0001C07CE0FE0F81C3C1FFF80707F000787F1C07E0E060FE1F0080E1FFFE0F03FF8071FF00007F3C00FF9FE01F007FFFC600FE00FC7FC0003FCCC07FC3F803E0FE7FC07F1F80023FE0000FF0003FFFF803E07FE7E0046FC0061FF00603F0",
	mem_init1 => "0407FF9E00783FE1FC43802003FFF80003FE0381FFE000381FE07F87F00003FFFE00C07F8083FFC0100FF800FF9FE007881FFFFC403F801FFFF803301C03FFFC00F01F007FFFE03801E03FF01E000800FFFC0003FE0FF07F807801FE33EFE00401C07FFFF803801F01FE00E001F077FFC07801E00FFFFF00000407FFFE00100FF07FF06018C0F1BFE02300FE040FFC03001F03FE3FE00003F3FFFFE007C0FF03FFE0001FFF01FE03F007E1FFBFC02003F83FE3F80300FE03F87F807007C37F84601FC1FFFFE00003FE0FF8FC00007FC7FFBF803807E07FC1F003F87FFFF84001FFFF03FC01E03FC0FF0FF00038FFFFFFE00301FE07F81E007F87F33FC0001F00",
	mem_init0 => "F83FE00001FC1FF9FC00E03F81FC0F803F8FF03FC07807F07F07F80200FE07F9FE00001FC0FF0FC01F87FC1FE07C01FC1F83FE02003F03FCBF80000FF83FC1F003C0FE07FC1F003F87FFFFE00001F87FFFF80001FF07FC3F00780FE07F87E00FE0FEBFF00001FC1FF0FE00007FC3FC1F80380FF03FC1F003D07F03FC7400FFFFC0FE03C01FC0FF07F00303FE3D9FF00381FE03F80FC03F83FE1FC1001FC4F03FC03C03FC0FE0FC03807F03FC1FC03FFFE03F81F00FE0FE07F03E01FE0FE1FE00E03F81FF1FC00E0FF01FC1FC03C0FE03F83F01FC07F1FC01E01FE1F80FF00F07F83FE01C07E03F83FC0F00FE07F03F81F80FE07E01E01FE1F801FC1FC0FFFF80",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a207_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a207_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a207_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y18_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a255\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "007C00FF801FF1FFC03FF803FF00E001FF807F00C6000FF803FC7FF01FE003FD8012007FE01FE03F801FC200FFEFFE00FF01FF0038000FF807F81FC003FF807F07FF803FE01FF81C0007FF01FC07FC007FC01FC0FFA01FF007F80FC001FF80FF00FFC03FF007F81FF803FE00FE03F8003FF81FE01FF003FE01FC0FFE007F883FC0DC000FFF03F83FF0098FC06307F83F07FC07E07C0007FFE1FC0E1007C3F01BFDFE07C0FE43FE1F8180CFF87F03E00FF0FC009E7FC1F803F01F81E00CF0FE0FC07883F83E00020FF07E03CF0FE078007E3F83F807F03E07C301E0FC1F0787C1F03E06070FE0FC03F83F803807F0FF03F01FC1FC0FC02007F8FF81F81FC07C01",
	mem_init2 => "F03FC1FC07F0FF01F807C0FE07F81F00FC1FC03C0FF8FE00F87FC0F800F0FF81FC1FC03C03F01F00FC1FE03C03F87E00781FFCF007FC3E00500FF03E03FC1FE01E07E01F01FFFF80300747C0061FFE0F00FF3F800003E63E03FFFF3F00383FC01F07F3FE01E7F3C3C0003FF0FF03F03F807F0791E0FC3BF0FF00F01F807E0FF8FD83F8001E01F87FF07E07F83F00FC003E1FFC1FE07E07C01F00FE0FE07F07FF000E03803FC3FF07F81780FF01FC0FE0FF03FE07C00F01FE0FFB1F81FE00F807C1FFC1F801FDFF80E880F8FFF1FF80FC00C06F00FFCFF83EE07E00F030003FE7FC02E03FC07E00F01FE07F03FE03E03E007F67F87F007C00783F003E787F3F07",
	mem_init1 => "70383F02007FFF3F3C3E000F3F101F3F9F83C3F8001B01103F3F1F1F0F80039F0F039F9FF9FD9C0C1F8D800FDF9F8F8181818F87C7CDC7DF8F878387C1C1C1E3E3E1E0E0E0C6C1C0FFFFDF0783C3C1E1C1F0FB80F0F83E1E03C0C01E1F87E3E0F00002C0707FFF7E1E070783E0C03E03C1F0FC7C1E0300180F0F8FC7E1C0C0F0F83E79F87C3E0F07C1FE080381E3F0F878781C0E0787FE3E0F03C1F0783F9FF0F07C1F1F1C0E0F0783C1FFFFF0E0703C1C181C3E3F8F83C1C007C1E0F0707C7C7C3E0E0F87800707C3E0F0380FF0F83C1E0F83FE1F0783C1F06003E1F07C3E1F00381E1F0F83E00103C3F0F03FFFE0F83E1F87C1F81F07C1E0F83E0FC0F07C1F",
	mem_init0 => "87E0F87E0303F0F83E0781F0781F03E1F83C1F03F1F83E0F81F0380FCFE0E03E1F83C0F83E0F83E03E1F87C0F83F0F81E0F83F0781F0FC0E07C3F0780783E07F7F0001F87C0F07EFF0380F81FBF0407FFC0E0001FFFD1F0783FFF0001FFFF0003FFF000F9F81F9081FE783E0F07C3E07E0707FFF0203EFFFC000FFF001F0783E1F03C1E07F0703E7E0F078383FE001FC7C3E0F03E1E07C3F81E1F0783C3DFE0007DF87E30383F9E0F0787C3C1C3F1C0FDF8003EFC1E060FFF8007FFE0E0E0F8F8207E3C3F3E042FC1C3FFC001F8F870707E7C081F3E0F1F07C1C1CFF180F3F83C3E3E7FF80787863E3007F1E071FF07DFF81C0223FBC01FFF80003E3FDF00F99",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a255_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a255_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a255_PORTADATAOUT_bus\);

-- Location: LABCELL_X50_Y28_N33
\aud_mono~156\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~156_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a255~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a223~portadataout\) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a255~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a223~portadataout\ & 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a255~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a207~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a239~portadataout\)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a255~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a207~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a239~portadataout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000011110101010100110011000000000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a239~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a223~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a207~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a255~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	combout => \aud_mono~156_combout\);

-- Location: LABCELL_X42_Y29_N42
\aud_mono~159\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~159_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & ( \aud_mono~156_combout\ ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & ( \aud_mono~156_combout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ((\aud_mono~158_combout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & (\aud_mono~157_combout\)) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & ( !\aud_mono~156_combout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ((\aud_mono~158_combout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & (\aud_mono~157_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000000000000000000001111001100111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_aud_mono~157_combout\,
	datac => \ALT_INV_aud_mono~158_combout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(3),
	dataf => \ALT_INV_aud_mono~156_combout\,
	combout => \aud_mono~159_combout\);

-- Location: M10K_X38_Y41_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a463\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "1FF87E01F00783FF0FF03E01F00FC00807F83F09FF7FC0FE03C03E00FC3FF1FE03E01F007809E07FE7F00F803E0FF07F01FF8FC07E0FF03C00FB0FE1FF07FE003030F3F3E3C7000E3C380061C1C39FFF1C1C3000E1F3C7079F3F1C3800E0E3C3C71FBFF87800E1C3EC0F0C3FFC6031E1E7C1001E3FFDF001E3C7CB0E043EFDFF61C7CF0014187C79F8E3FFFF80020C7FD98063FFDFD2040CDF3870619F9E2C065CFF706000F3FFE000007FFBC04033BFFE00003FFFF040003E1C0018FFFFC0007FFFEE20001FFFF80007FFFE0000E7FFF180003FFF003001FFF0000F1FFE0000FFFFFF00001FFFE40079F3FF800F1FFF006001FFFE080207FEF86000FFFF0300",
	mem_init2 => "07FFF800703FFFC0000FF0F8703C7FFF80001FFFFC0000FFFFC7C003FFFC00300FE7E780007FFC3C0E07FFC180007EFE000007FFFF80007EFE380003E7FFC0003EFC7F0003FBE380007FFE000083F7FF00001FFFFD0001FFFF0C0F02FCFC0003E7FF8F000C7FF8E001FFDFC0001FFDF870008FFFFE0C00FFFC0001E7FF0600187FFCC081078FE8181E7FF9E00307EFFE08007CFDFB00E7FF8F10007FFBC00007FFFC1E00F9FBF20781FFFE00001FFFE000CB9FFE3C00FBFFE00001FFFF1C001BFFFFC0003F3E0F00007FFCC0023FFF198000FFFD80003FFF830036FFFFE0000FFFFF80007FFC10007FFFFFE000FFFF1B0007BFE0E0003FFFE00003FFF9F00007",
	mem_init1 => "FFFC00E0FFFE0001FE1FE00003FFFFF0000F1FFC80407FFFF8000FFFE000003FFFFF00001FF100007FFFE000001FFFC0007F7FFE000F7FFFE0007FFF87000FFFF9E0000FFFFF00003FFFF00003FFFF00000FFCC0007F3FFFC0003FFFF8000F0FF7C0007FFFF80007FFFFF80003FFFE0007FFF800000FFFE1E0061FFF80000FFFFC00007FFFE00061FFCF80003FFFFC0007CFFFF007FFFFF00007FFFFC0001DFFE18000FFFFC0003FFFE0003E87FF180067FFFE0001FF7FF0002FFFFC40001FFFF80007FFF0E001FFFFC00004FFFF000007FFFC0000FFFFF80003FFFE0043FFFFF00087FFFFE0061FFCF0001FFFF000007FFFE60400FFFF00000FFFFE00601FFF",
	mem_init0 => "F001F7FFF80007C3FFF8000FFFFF80007FFFE0000FFFFFC01807FDFE0001FFFC000087FF800007FFFF00801EFFFC00003FFFF0040FFC0F800F7FFE7C0000FFFF3C01F7FF800003FFFFC1A00FA7F807807FFFE00701FF6D800F83EC0201FF7FF00000FC7FF0200FE0F803C07FC1FE02007F87FC3FC1FE0600FBFFF83C00FC0FF07F03FC3FC03007F0FF01F01FC07C07F07F01F007E0FF83C03F87F80F803FC7F01F00F81FF07E03F81F00FC0FF87E03F81FC0F80FF07F82E00FC1FE07807F03F00F81FE0FE03E03F81FE0FC07E01803FC3FE0FC03E03F03FC0FE0FE00F01FE3FC03E03F01F00FE3FE03C01F03FC7F807E03E01E01FE7FC07C01F01F81FC07C07E",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a463_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a463_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a463_PORTADATAOUT_bus\);

-- Location: LABCELL_X35_Y31_N51
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w15_n7_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w15_n7_mux_dataout~0_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a463~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a479\) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a463~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a463~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a479\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010100000101010101010101010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a479\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a463~portadataout\,
	combout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w15_n7_mux_dataout~0_combout\);

-- Location: M10K_X26_Y8_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a415\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFE00003FFFF801BFFFE003C7FF803F03F007601FE07FF9E001F87F803F007F87F800000BFF80001FFFC0004FFE00001FFFFFE1E000FFFFE0003FFFC0010FFE000031E03FC3E0007FFFC0003FFFE0000FFF81F01F81FFFFE0007FFFC0003FFF80400FFFFE001C01FFFFE0019FFFE00001FFFF0001F0FFFE0007FFFFC0003FFFE0001FFFFFF00003FFF800007FFFFC00603FFE00007FFFEF00003FF800070FFFFC0003FFFE00007FFFFE00003FFFE0000FFFE1E00E3FE0000007FFFE0200F1FF800047FFFF00001FFFE6003F07FFE0000FFC7F8003F0FF000387FF040007FFFFC0C007FFEF803F87FFF00003F8FF800780FF004007FFFF800009FFF3C03F9F01C",
	mem_init2 => "0000FFFFE000030FF000031FF9CC000FF7FC000703FE380001FFFE00003FFFF2001FFFE000001FFFFE000C01F8700C07FC3F0000F87F81E00C3FCFE0003FFFF000030FF83C1FEFF03C0067FCFF80007EFF01E03FFFC7E0000FC7F8FC0787F07C0783FC7E0080F83F83E07F07C0400FFFFFFC0601F0FC1C0FE1F8FE0001FF0FFFC003FFC001FFFFFFC0003FFFFFFC001FE00007807FFF0000FC03FF803FFF80000003FFF8007E000FF8003FFC001F001FFF803CFC01F80007FFFC0000007FFE00FFB0E3FC000FFCFFFC0007FFC01FFFCFFC0007FFFFFFE00001C0000FFFFFFE00003FFF807FE33FF00007FFFFF00000FFFE808FFFCE000007FFFFF800183F8000",
	mem_init1 => "EFFFF0000001FFF1FFF86F01E0003FFFE000007CFFF807FEFF000001FFFFF800003E00FE07FFFDE00000FFFFF800888F003FDFFFFC00001FFFFFFF3202E0000FFFFFFF800261EC0FFFFFFE1C0007FFFFDC0001FFFF0267FFFF800001FFFF27FFC0000C00FFFFFF0000007FC700FFF80700000FFFF9D801E1FE77C0FFFE00003E3FFFE0FC0600401C7FFDFFF000000473FE1FE1F93007C0FF7FF0001FF1C07F0388F80003FFFFFFFE0002000007F87FFE21000C07FCFF0000FE07F3F80F1FC0381FE1FE1F81807C0F00FC1FC7E00007FFFFF007807FF8000FFC1FFE0003FFE001FE3C07F0003FFFC03E000FFFF003F1FFF804001FFFF001F00387FC003FFFF000",
	mem_init0 => "000FFFF800FFF0000F803FFF9C007E07FE00007FFC0000FC0FFFE0003FF80038003FFE0001FFC0FF80001FF803FC001FFF001FFFE003E00FFFFE000007FC000007FFFF00003FFF07E01F07FF803E3FFFC00007FFFF000461FF8C0001FFFFF8001DF387E1F80FFFE00C1FF9C7E001FFFF000781FFE00000FC7FFE00003FC1E0000FFFF81800F881FC07F87F801F00FFDFF001F81FF03C00FF80E000007FF1FF01E001F8000FFFFF80007FFFC003FE3FFFC0001FFFFFC0000FF00023E7FF000000FC7FFF80007FC000001FFFF0000003FFFFC003FC080003FFFFC000003FFF000FFFE3000003FFFFFC0001E1FC07E7FFFE04001EFF83F1FC0FFF00003FFFF80000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a415_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a415_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a415_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y1_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a447\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "03F81FE03807C07F81F01FC0FE03C03F8FFF03801D03FC1E7F807034001FE01FC003FBFC03C1FFFE0000303FFDE378067FF8003E01FFE003FC801C003FFF3806010FFE27F000FDE7C0E01FFF80300C03FFC03F011CF80019EE7FC001C2780F801FE0FF80400FFE3FF00806FF803C03FCE0000381FF1BFE0037FE60C83FFFF0003000F7E80FE701FE1107F1FEFC001EFF1FC030FFF8C30007FFFFFE0007F3007E0FDFFE000670FE7C07F0BC7F07E0F27FE7C00F07C7F8180FE45FF803F1FFFF00007C0F93807FFF80701C0FC3F03C0383F83E03C3FC3C0780FBFF01C0FC07C0C07C1FF0F80003F3FC0F03F07C1F01C3FC1F8F801FFFE090F07FDB00007FF877FE",
	mem_init2 => "0007F800FF001FFE001FFF127F807FFFE003FC037FF8003F00CFF8003FF001F3603FFF000380C3BFE003FFF000C401FFF000FFF07FFC001FFE40000003FFE001BF821F8003FFFCFE0000FFFDF8007FFD800000FFFF007000FF9FC000FFFF0006E1FFF000019C07B00FF83FFF0000FFFFF0007FFF80E003FF3EC01800FF80FC037F7FC017807FC0F003F01FE00FF4FFFFD007B81FF0001FFF97F803F1BFE00001FFE31F000FFE00000C1FFE017000FFFC0007C0FFC0038047FFC007FE7FFC0038FE7FC000FFF87FC007FFC000400FFF01F8007FFC0001C03FF8038007F818003F8FFF801FBC0FC0007FFFFFF007FFE03E0007FFC0F8001FFF07EC007FFE010780",
	mem_init1 => "FFF01E0207FFE0030C07FF8079F07FFE01F7F03C7C07FFE0F8001FFF03F5C03CFF07F3C0FFF81FC701FFF0181007FFC078F81FFF01F9E07C1807FFE0FCF01FBF81F3E03E3E07C780FFF80F8F03FFF07E1C07F7C0F0F81FFF83E1F07C1C0FC7C0F0FC1F1F81FFE0FF4000FF0001FC00FE01CFE0FFE007FF8000FC003E07FFE0FFE000FF8001FE403FFFEFC03FF0007F0007FE02001FF7F03FF0003FC00FFE200F1FF3803FFC001FC01FFF000003FFF01FFC000FF001CF8003C7FFE00FFF0007F83FFFF80003FFF801FF0003F800FCFFC0C0FE0007FFC000FE0FF07F00007FE020FF00207F00700FFC003FC01BFFE0001F87FC07F8003FF81F1FE0181FE01C03FF",
	mem_init0 => "800FF00FFFE38801F99E01FF800FFC07C1F0CC00FC0000FFC003FC03FFFFF000FFC0007FC003FE03E4F87FC07FC0007FE0007F007FC0FE003FFE003FF000FE2207007FE03FF001FFF0003F330FE0FFE00FFE01FFF3E01FFF03853FF807FF007FE0781F1FC380FFF80FFF0003E0787F1F8000FFF80F9E0007F0F87F0FFF007FF81FFF0000E07E7F0F83007FFC1FFF0001F0FE3C07C78033FE0FFF8040E03F1E07E78038FF0FFF8000F07F1C03E7C0307F0FFFC080203FFE03FFC018FF8FBFC000783FEE03FBF0383F0F9FE1E0701E3F07E3E0183F9F87E0403C1FFC031FF0001FFFFFF8000007FC00DFF001C7FFFFFC000007FF80CFF801E43FFFE0000000FFC0",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a447_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a447_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a447_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y6_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a431\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "07FC00EC1FFFE0006000FFC007FE00FE07FFF00600003FE001FE007F0FFFF1C210003FE001FF003E077FFFE3000007F0007F803E01FFF86380003FF20EFF001F013FFC73820073FE003F801F01FFFE33F60037F200FFE20FC007FE3FFB003FF00001F30FF07FE005FA003FFCE038F383F071F31FFF8011F800003FC7F833F30FFFC01FFC310C3FC1FC70798F3FE00F7C31C00FF09F1FFDC11FF003FC19F907F800FE08FFCFF8001F003F03FC61C7FC1FFFCC0003FC07C3FE0003CE0FFFFE0000CC00C1FF0060FF07FFEF0030FF80006F8020FF00FFFF80006707E07F81787F807FFFC0002381FC7BE03C1FE01FFFE0103FC11C39C01F3FE03F3FF81C01E00E19",
	mem_init2 => "F00F19F007FFFF0000F0061FF8070DF0079FFC0300FC0780F807FCFC03CFFFC0007E0180FE0183FE01FFFF01803E01C0FF01F83F81FE7FE0001FF0811F807C7F80FDFFC0801F80F01FE0FC07E03F87F0000FF003FFF803FFC003FFC0003FF9801FF8333FF8000FF8003FFC001FFC0001FC001FFF0001FF9001FFF801F8001FFE0000FFB8C87F0FFCCF80007FF8043F9F4CC180407F184EFF0007FFC0E41D87FE1F8007FFE0001FE40E07E06FFCF0001FFF003FE0673C33FC0F33FF07F0203FF87F80000FFE0003FF1E00040FF1E60079FF801003E7F9C1F81CF38F1FE1FF007BFE003F0FFC0003FC3FE00E7FE7FE0007FFF07E06FF7F800007FC3FE7047FC007",
	mem_init1 => "FFE03E01FE0787F90FF001FF1C3F001FFFE03801FE0FF9C007F03FE0107F803F83F07803FC0FF92E07E01FE0FE0F007F07F80203F81FE03E03F83F80FC0FF03C03F81F01F807F0FE03F80F03FE07E07E03F80203FE03F07E03FC0C01FE07F03C03FE0E01FC03F0FE01FC1E01FE03C03F03FC0C01FE07E07F01FC0F00FF07F03F01FF0F807E03F03F80FE0FC07F83F81FC07E07E07FC0F01FE07F07E01FC1FC0FC07F07E03F80FC1FE03E07F80FC07E0FF03F01FC1FC03C07F81F01F807F87E03FC3F83FF80F00FF464003FC7001FC07FFFC006C3FE3F307C1FF81F80E00FE0186FF008E3FE04007F1FE03FFFE007E001CFF80063FE03801E1FFC1F80030FE001",
	mem_init0 => "9FFC0001FE0008FF03FE0FFB0E03F001C7FF0000FF07FC00C3FE03FF041FEF0003FFC001FF9FFE0001FFE3FEB7800F7803FFF003FC01FF0000FFFBA0C3C01FF003FFF003F823FF00041FF80073F03FFE003FC01FE003FFE00603FF801FF067FC002FDE3E00FFF821800FFF003FE07FF8007F9FFF800900FFF800FF0FFC03FFE007803FF30800FFFC00FFFFC0000FFFE0003F703FFC01BFFE003C007FFF803FFE0004001FFE00FFFE001FC0001E407FF8003FFC03FF800FFFE007C01FFFE000FFF0000003FFF007FF8007F8003BFE07FE0003F000FFF01FFF7800F03FFE8001FFFFE0000FFFF9804707FC7C07FCF17B81E000FC00003FFFFB806C0FFFE0000DE3",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a431_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a431_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a431_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y6_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a399\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "0FFC7F1FC1F83C0000FFFFFFC0001F0001FE3FFFC0001F83F8FE0007F03C0781FFFE0300003FFFF07F078000180FFFFC1803C1F83C0FCFF80600001FFFFFF8003FFF001FFFFF000007FFFFFFE001FF0000FFFFFFE0007FF807FF01FFF0003F807FFF8007F801FC001FFF0007C001FFF801F00007F800FFFFE0FE000FFE007FF801FF0007FFC07F0000FFF0007FFFFFF0000FFFFFFF8003FE000FFF1FFF8000FF80FF80707FF801007FFFFF000003FFFFE1FFC000003C3FFFFFC000000000FFFFFE0000070FFF8018007FC7E003FFFE0000007FFFF03FE00000001FFFFFE00004FFC01FFFFF00C003FFFFC07E00FF8FC00FFFFF800003FFFFF80FC03F803E03FF",
	mem_init2 => "FFE00000FFC0FC0FFF8000007FFFFF800007FFC000FFFFC00003FFFFFF000000000003FFFFF80000FFFE0007FFFC000003FFFFC00007FFF0001FFFF80000FFFFFFE00003FFC0007FFFFC0000FFFE00007FFFF870003FFFF00001FFFF00003FFE00007FFFFFF80000FFF8001FFFFF00003FFFF8000FF9FFBE0007FFFC00007FFFE00007FF000007FFFFFE00001FFFC003FFFFC0000FFFFF000038FFFFC001FFFE00001FFFF000007FFF0001FFFFFC00003FFFF0001FFFF000007FFFC0001FFFFFE00007FFF0000FFFFCF0000FFFC00001FFFFC00000FFFC0007FFFFF8000FFFFE0001FFFFFE0000FFFE0003FFFFF0000FFFE30000FFFFFF0001FFFC0001FFFFF8",
	mem_init1 => "000E1FFFC0007FFFFF0001FFFF00007FFFF800061FE7C0007EFFCF00007FFE00000FFFFF00000FFFE0001FFFFFE0000FFFF0000FFFFFE0003FFFF80007FFFF800007FFF00001FFFFC00001FFFC0001FFFFE00000FFFE0001FFFFFC0001FFFE0000FFFFFE0007FFFC00001FFFE180007FFFC0003FFFFC00000FFFE0001FFFFF80000FFFE0001FFFFF80000FFFC0000FFFFFF00007FFC00003FFFF800001FFF00003FFFFF000007FFC0003FFFFF00007FFFC0000FFFFFC0000FFFF0000FFFFE00000FFFC00007FFFFC00001FFFC0007FFFFF00007FFF80000FFFFFE0001FFFE0001FFFFF800007FFE0000FFFFFF80003FFF8000FFFFFFC0007FF000001FFFFF800",
	mem_init0 => "07FFFE0001FFFF800003FFFC0001FFFF80006FFFFFC000E7FFF80060FFFC0000FFFFFF0003FFE000003FFFF000001FE00000703FFE000000FFF800380FFFE0000003FFC00FFFFF8000C7FC00000FFFFFC07FFFF800FFC003FFDFFFE0007C000001FFFE01F007FC00001FFFF000FFFE000007FFE0003FFFFC001FFF807C007FF0000FFFFF001FFE001E01FFE000001FFF000FFFFFDF01FFC004001FFF800FFFE000007FFE0003C7FFE000FFFFEF807FF001F007FFE003FFE7E1003FFC000003FFE0007FFFFE0007F003F001FFF800FF9FE3C00FFC003801FFE00071FFFF800FFC07FC00FFFC003E1FFF801FFC3C08007FFC0000FFFFE006FE1FFE001FFF007E0F",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a399_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a399_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a399_PORTADATAOUT_bus\);

-- Location: LABCELL_X46_Y10_N48
\aud_mono~153\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~153_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a399~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a415~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a447~portadataout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a399~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a415~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a447~portadataout\))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a399~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a431~portadataout\) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a399~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a431~portadataout\ & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111111110000111101010101001100110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a415~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a447~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a431~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a399~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	combout => \aud_mono~153_combout\);

-- Location: M10K_X76_Y8_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a335\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFC66000303FF8019803C7FE00E7FCFF9B03317804F1FC7F9FE0003FFFFFF8005FF01E0F87F87C0000FFFC03E00CFF00007C07FFE0020F80F0FC0783F07E0000FC7F800078FE07E077FF8000FC07FFF00C07F7FC0E03E0FE1F03C0603F83FFB003FF8003FF0FFC0003FE7FD800FFFC000201FFFFF0003FF901FE007FC4007FE03FF007FFE006F8009FFFC000F0007FF801FF600FF803FFF8003C00FFF0007FFF001F0007FF001FE001FFE001FF80E7C001FFBFC0038060FF000FFE01FC0003FFC01FC007FF0003F3FFF0010007FFF800FF0FE7000FFC1FFE0020B8FFFE00FE07FE00007FC0F7801FFF040EC07FF8010004FFF80C201FE6E003FC07F80FE03F85",
	mem_init2 => "FE01FE07FF98003FC0FFA01E5F01FF007FFCC401803FFC070407FFC003FE03FFC000007FFF003FC07FF8000FC3FFF001FF0FFFC007FFF400003FFF7FC003FFC000FF83FF0070603FFF801FF00FFC03C007FFF8003F87FFE000FFFFC0003FFF9F9C007FF8007E05EFC008F83FFF0003E003FF9F0200FFF8001F83FFF0001FFFFF800FFC3FDF0023F8381C07FFE05FF803FF0003F0787F0F8F0003FC3F1F00FFF0001F3FFFC000FC3FFF0003F8F83803FFC0C1F03C3F0303E0F83C1FCF8001FE1E3F001FFFCA0003FFE0003F0FFFC00008BFE001FFF0003007FFC0007E3FC407FFE0003803FF807FFFFFE000FFF8001C03FFE000367FFC00FFF8000807FFF000E0",
	mem_init1 => "1FFE00FFFC000C01FFFC00780FFF007FFF80040003FFC03C1FFE0007FFF8000FC1FF80003FFFE003FFF80001F07FFE0007FFF001E3FE00007E7FF82003FF8003FFFF00001E07FFFC01FFC400F9FFD0007E03FE0000FFFF80FDFF80000FC7FFC0007F9F007FFFE0000F80FFE0003F8F807FFFF80001C0FFE0003FFF8003FFFC0007C03FE0003FFFE007FFF80000003FF800063FF000FFFFB800001FFC000E1FFF807FFC0C01C00FFC80060FFF803FF81E000007FFF00C07FFC00FF80F000001FFF00607FFC01FF80FC201C0FFF806003FF003FC01FE0080E7FE000FFFF001FC08FF0000F7FF1807FFF0007E007F83C0607FFC033FF8007F1C3F800070FFFC0347",
	mem_init0 => "FAE03F9E0FC180703FFE07FBF0403F9F07F1E0003FFF007FF9FC3F0007F1E0701FFF00FFF8603F1F83F1F0701F3F803FF8FC1E0083FFF820071FC001FC7C0E0FC1E1F8780F1FC0C1F87C0E0FC1E0FC38000FF007FFF8EC07F847FF00000FF801FFFE8603F803FFD80007FC01FFF80C03FC01FFF80007FE007FFFDF000F00FFE00007FFC07FFFFE0007C017FE0003FFC07FFF0FF047803FFE0001FFF03FFFFFE003F003FF8000FFC03FFC07FC03FF00FFE0002FF83FF807FC007FE03FF0007FF00FFE03FF007FFF3FF80007FE07FF83FF007F003FFE0003FF001F317FC07FE01FFC0000FFE1BF1037801FF00FFF00003FF10F801FF01FF007FF80000FFCC003FF",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a335_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a335_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a335_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y2_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a351\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "006FFDFF880003FFE3FC7F9800E01FF3FE7D27FFE00023FF0007FE3FF70007FF9003FF31FF0000FFF003F0021FF2003FFF803FC3007B2003FC5807FF800FB27F1F01807FFF00183F987FC027FFE0001FC1BFCF027FFE000FE01BFFC02400FE01A07BE7FFFF0006C1FF7F8300FF8007CCF83FF0007FF001EEC01FFF000FFE03FEE001FFF207FB00FFC4003FC97FF000EFFC5F9400BFFF00000E4FFFE01FFF8020C004FFC0987F8030FE0047FF8003E0007FF0003FC01FF00007FFE0003FD0007C01FFF80001807FFFC01E7907F00E0FEFFC00001FFFFF0007F9FE0001FFFFFF0001FF0FE0187FFFF00001DFFFFC000021FFC783FFFE000030FFFFC0002C07E018",
	mem_init2 => "7FFFFF90000CDFFF01FFE00020007FFE3FC000733FC0798FDFE00001FFFFFEC0000FFC003DF1FFFE007BFE7FC0FF0763C0000FFFFFF8007017FFCE09FFF00000F3FFFF80000C1F00381FFFC00000F1FFF013FC817B8600FFFF9E00001FFFC0FC1FC000000FFFFFEE00011FE17C07FFE78001FE3FDFE1F01FC781FC1F0FFC0001E71FFFF00FFCC00003F9FFFF80003F03F0F87FC7C0041F9FF87C0080FBFE1F83F9FE0001F07FBFC1F83E0DC0303FFFFF300007F8FC210FFE000600FCFF0780F81E07FCE03FFF80070003FFBC07F8007FC003FFFE7F00003FF801FFFC07FC001FFB80FF0007FF041FFE03FFC003FFC07FFC001FF001FF600FFC000FF8E0FFE01F",
	mem_init1 => "CC8000FF83FFF0000FFC1FFF807FF0001F2403FFF8800003FFC03FFFF0000007FF9E0638003CF078FFFFE00002FFFFFFE1FE02000F3FFEFE78000037FFF0637FEFC018007FFFBC077C0C683C8FFFF00007FFFFE7FD00FF01003FFC1FFEFC00FF33F806417FE07003FE73FF0003FE3E8F0F1BFF00000BFFF9F9FC307FC003C7FFDFFC01007FE000FFFC1C70007EFFC1E000EE9FF8001FFF000C001FFF3CFFF03AE000E1FFFF00006707EF801FFF9E30300E7FFFF000FF80B63107FFE00000FF1FFFFC0C0FF001FC3FFFF0004027E7800FBF03F80027E0FFD8007FFDC60007FFC011001FFF807FA004FFC0013FFF800FE0C1FF0007FF023F0027FFFFF000F87E7F",
	mem_init0 => "C061FF81C00007FFF83FC0309C0501FC7FF800304BFFE031CDDFF8007FF807FC001FFE187FC03EFF00003FFE13DFC00FFF8000243FFC000463FFC003FE81FFA000FFE1FE001FBFFF0000FFE00FE800FFF0009843F7BCC0003FFC003FC07FFC002FBEFC39000067FF001FFDDC71002FFF06860C01F87F00CFFF000EC01FFFF0000C07DBC47803FFE0000907FF8003FBF47F009FFE47180031FEFF800FFF801F8007FFF6700007FF9C1E21FFCC0001FFFF8000003FFFC037FE03F0007F7FF0FE0188E6381E01FFEDFC00F81FE1BFC07FC1E003B0FFF01A0077F9F803F9FFE01300FC3BCC01FFFF1FF0000FFFFC00000FB1FE000FFF7F8001BFFF040000FFF0000F",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a351_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a351_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a351_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y4_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a383\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FF0007F81FF0007FF8000007FF8003FC1FFE000FE3FF0F07FF00038C0FE3807FF0F00003FFE1C1FC03FF8007E0FFC041FF80787803FFC00FF03C0000FFC0F83FC3FE0000F81FF0187FE03F78003F8067FC0060003FF03F1E01FF00F01C0FFE079FE01FF8001F827EFF80F0030FF81FC01FFFC0780001FE03EFFC03F80007F03FE1C00000FFF807F80FFFE01F0040FF007FFF01FE01F07FFFF80000003FF819FC007FF84FC000FF001FFE07FF801E007FF80F80001FFF007E007F801FC001FF800FFF03FFC00F8007FC00FC001FFFC1C7C07FF01FFC01FF8007F0F1FFF80F8007FF00FC001FF83B80F87FF80FFE00FF001FC07FF0FE183C03FF807E001FFC1FF0",
	mem_init2 => "01FFC07FFFE07F000FFE07F803FE001FFF01FE0007FF0FF000FFF80FF000FF000EBF0FFF00FFE00FFF00FD800FFFC7F0007FF807C000FFE00E0007FF007FF807FFC0780007FFE3FC007FFC0FFA01FFF0020013FF003F8003FCC07C3C07830FF8003FFE0FFF803E3C07801FFFE01F0203FFF07E0003E007FF800FFE03FFF03F9E07C001FFF80F0783FFF83C0703E1E1FE1803FF81FFFC3FF00F0001FFF8000007FFE7FE0007FC00FFF001FE07FFF8FC600FC8007FFE000007FFFFFF0003FE007FFE001E07FFF1FFF00FFC001FFF800003FFFFFF0007FF003FFFF01C03FFFFFFF000FC000FFFFC0001FFFDFFE003FF8007FFF81C01FFFFFFF801FF8003FFFC0000",
	mem_init1 => "1FFFFFF8003FE0007FFF0F0003FFFFFE000FF001FFFE060007FFFFFC000FFF8007FF81800067FFFF0004FF80007FE00001FFFFFFC001FFE0003FF00007F1FFFFE0000FF0039FF800001C7FFFF8000FF8000FFC03001C3FFFFC00C7FE0181FE00001E0FFFFE0001FF0003FF00000707FFFF0000FF0021FFC07001C1FFFFC000FFC0303FE00003E0FFFFE0007BFE001FE0000033FFFFF8001FF8003FFE00000FBFFFFC003FF80007FFE001803FFFFC000FFFC000FF80000C1FFFFF000FFFE0000FFE00038FFFFE0003FF07001FF0806000FFFFC007FFE00003FC0FF807FFFFF000FFF800067FC001E07FFFF0001FFE0001FFE038003FFFFE003FFE00001FFC0F00",
	mem_init0 => "0FFFFC003FFC070003F1FFF01FFF0F0007FF80F8007E079E03FFF87001FF000001FFFFC0007FFF0C0FFFE000007FFF3E000FFF8061FFFC00040FFFC0007FFFFC0E1FFC000071FFF80007FFFFC1FFF8000007FFEFC001FFF81C1FFF800081F0F8780FFFFF8087FFE038003F9F0103E7FFF03C7F040003FFF0F8001FFF0F8FFFE000203C3FFF03C3E1E0307FFE0F0703E1E0F0387FFE078FC1C0F0787C3F0607E7E3F0707C1C0E0F87E3E0003CFF1F1FFF81800078FEFE1E0FC783C1F0F87C1E0E07C381F1FDF83C3F0F0781E1F0F8181E3F87C7E3E070307E3F1F0203E7E0F1FFFC080007C7E3E0F0FC781E1FCF83E0E0383C3C0F0FFFC1F1F81C1C07879E0080",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a383_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a383_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a383_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y7_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a367\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "1FF9FFFFFF000030079F718001FFE03FFFC00400400FF8600FFE0387FEE1E01830029E01E3FFF9FFBFF000000007F00000FFFF07FFF8E0800060FFDF603FF0019FFC7F830800E1D800FFFF01FF1F60E387787F001C07FFFC87FC0870000CF1FF0031FF007FFFFC20014003F21E17F38C00FFC700FE00000702F8FFE03CFFC01F007F0780DE00F8CF0DFFE7C01801C03FC07C21C01F3FFE0F801003E03FC0781F803FFFE03C01F007F0FE0FF00F01FE0F803F83E03881FC0FF00FFFF01F00FE0F207E03FC0203FE07F80183801FE0FF3FE07E0FFC0703F803F83F87FE3F80FFE0FFF807F807E0061FF0FF07FE03807C00F01F00FC0380FFEFF00000FC07E03E03",
	mem_init2 => "F00003FFC7C01C00F07F00FF83E01FF7FC3E007803C1FF01F01F00FF03E01F00F00F80FFE7F007FFFC0F803E07F03E01FE0FC03FE3F83F01F00FF03F83F01E07FC03E07FC3F01F01FE07800F9FF80F80FE0FE00807FE3F807E07E03F03F80FC0FE03F07F03F007C07F87F00F03FC03C07F87F00001FFCFE01F83F80F81FF0FF01F80FE1F80FE01F01FE1F80781FF00F01FE1FC07807F8FF00FE0FE03C07FC7F807C07E0FE03F07FC03F8FE07F03F01F007FFDE00401FFFC0003FFF00003F7FE1E007FFFFE0070FFDC007F7FE720700FFFC07E000300FFFE03007F7E01E07FFF80001FFFF10003FFF7801FFFE100000FFFF80003C0FC1FFFC00007FF800F8FFFC",
	mem_init1 => "00001FFF80000FFF00003FFF81F0007FFFF800FFC00E00FFE07F000FC03FFECFF03807FFF80007FFF00007E7FE00021FFFF00007FFC00003FCFE01207FFFC0007E3F81FFFF0001F3FE1F81F83FC0003FFFFC80003FE0601FFFF7E0001FFFF80003FFFCFC07F03C0783F3FE7E03F03C0FFFFE080203FC1E03FDFF100003FFFF00001FF7E000FF8FC07C0F87F0607F07C007BFE01F83FC070063FFF80000FFFFC0001FFF8000FFFFF04003FFFE007C3FFBF807FF0000FFA1C0F801FFFF00FFF9802003FFFE007F8000FC01FFFE003F09FFFE00FFFE007FC00FFE003FFF003FCF007F007FFF003FFC00FF003FFF801FFF80FF003FFFC01FFF003FC0183FE01FFF80",
	mem_init0 => "3FC07FFFC01FCF803FC0FFFFC0000FF01FC07C07E07E03FC3F80000FFC7E03F81F80FE07F07F01F81FE03FC7F80601FE1FE01F87F80F007F0FF00C07FE0F00FE0FF01E00FE3FC07E07F00F81FC07C07FC3F007C3FE1FC01F87F80003FFE7E007007FE010FFFF000207FFE000331200FFFC03700041FFF001FF8A0003FFFFF8006800FC1F7FFBFC000FFFFC000FC001C0FE0FFE000C7FFF807FCE1C000FFFE700FF805F86003FFE000FFFE00007DE63F00240EFF000FFFFE003FF7FE007FC00F803E03FFE007FC03003FFF07F000FD03FF87FF0300007FFFC0017F8000F20FFFFC0003FF600777FC80091FFFA00037E0F0FF9FE3F00003FE4007C9FF1F80003FC",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a367_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a367_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a367_PORTADATAOUT_bus\);

-- Location: LABCELL_X46_Y10_N12
\aud_mono~152\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~152_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a367~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a351~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a383~portadataout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a367~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a351~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a383~portadataout\))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a367~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a335~portadataout\) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a367~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a335~portadataout\ & 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100011101110111011100001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a335~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a351~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a383~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a367~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	combout => \aud_mono~152_combout\);

-- Location: M10K_X41_Y3_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a271\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "7FFF8000001FFF00FFE0FFC000F803FF001FFFFFFC003FF8047F003FF81FF003FF007F8007FFCE0FD9F3FE000FC03FFE007FC1FF800FE007FFC0E7FFFFF8000FF003FE01FFC07FE007FF003FE037FF80FF8003F800FFF01FF007F801FF807FFB3FC03FFC00017C007FE07FF00FFE00FFE00FFF07FFA01FE000FFC00FFF00FE007FC01FFC03CFC3FFBEFF000007C00FFF3FFF007FE007FC01FFE03FF803FF001FF800FFE01FF001FC003FC021FCFFF30FF060000FA00FFEFFF00FFE00FFE01FFC07FF807FF0027F007FFE0FFE003FC007FC003F81FFF4981E0000F0001FFFDF00FFC007EC03FF80FFE01FFE01F7E01E1F43FFE007FE007F801FF01FFE03E7C000",
	mem_init2 => "1FFE03FFF07C1A0F8003907F201FFE01FFC03E0007C378FEFE02EFC00FF803FF81FFF032FF0003FF807FFE0FFE01F8401FFF004FF4987F000FC003FE00FFF080FE880FFC00FF003FF003FF000F0070F1FF0FFF001FC007FE00DFFBE08FFC09F800FF801FFC07FF800418007FE007FE007FC007E8003E43F3E7F80FF9007FF01F7999F3FFC03FC003FE01FFE03FE401FE6019FE00FFE01FFE00FF000FF807FFBA03B8003FFE07F8007F980FFC9000FF001FFC0FFC007E000FF7C03FFD06FFC00FF001FE81FFFE643074011FC07F300FF7C1F80C8003E001FFC1FFC00FD800F9601FEFF07FF805FE003FE01FFF0FF800C002F80FFC00FFE03F0C02401FEC1FFC03",
	mem_init1 => "FC00FF003FE003E7FF7E3FC003E002FF01FFE01F380001FF07BFC01FFC03FF803FE007F7CFFFFE000FC00FFC01FF807FF161F00001DF807FFC0FF800F880EF87FC60FFC0FFF000F801FFE03FFFE001F806FF803FF01FFC00FCE0001FE03FFC03FF003E0007F800183FFFFFE0007E007FE01FF01E603F8007F807FC01FF807FC001C3EE03FFF01FE007FE00FF801F8339FFFB8086003F99E3FFDC7E00006FCC0FFC00FFEFBE1FC020FE01FF807FF001FE001FFF80FFFC07FE01FB0007F82FFBFE07907801FE01DE701FF767C0780023E00FFC1FFF800F801FBFF01F8303FFE03F8001FF007FC383FE007C0F80FE0000FF81FE0000300FF01FC0FFC0007E03FC1F",
	mem_init0 => "C04C7FF3FF01F0000FF80FE07FFF803F80FEC5C0740FF07FC0F80001FC07F80FFFE01FC07F03F01F01FC1FF03E00207F80FE03FC7E03F00FE03E01C0FF83FC07C0000FF03FC1FE07807C0FF01F80F03FE0FF03F00E00FC0FF03F81E01FC0FE03F03807F81FC03F8000FF03FC03F8009F81FE80FFC00FFFFFF8003C004707FFFEFFBC07FCFFFC01FC01FFFCFE001F800FC0FFFE1FE003E03FFF001E007FF67F0007E000F07CFFC3F3007D011FF003C01FFE03F801F800FC03FFC1FD803F805FE00F801FFDFFFC000003FC04CFFFFE000781827E800E00FFE07FE00E000FC001FE0FF803FC007FC01700FFF80FF803F007F800FF07FF80FF300FF003C01FFFC7FF",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a271_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a271_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a271_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y9_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a319\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "F003FC01FFC00000FFF9DF80FC1FFC00FFC000003FFE01C6FF81FE007FE001FC7F7807E01FFFFE00FFE003F80FFF81F00FFFFF000FF800FF2FFF003F80FFFE007FFE001F03FF807FFFFFFF0021FF00303FFFC003007FFF803FFE000373E7C23FE3FFFF0070FF801F3FE3001FE003FFC03FFFC00001F7333FE03FFFC03201E0100FFF0001F0037FF03FFFE003E0003FF1F03FFFF0079FF80003FF3E00F0063FF803FFF80007BC07E07A07FFFF0183FE00003F0FF01001FFFF01FFFF00001F81FF1801FFBF00FC3FC00F1FC07F8F803FDFC07FFFC0019FE07F87C03FCFE01FFFF00107F80FC3F81FC7E01FFFF001C7F803FFE00DE1FC0FF3FC00007C0FF07E00F8",
	mem_init2 => "FF007FFF803FFC0037F40437FC0FFFFE0030FE003FFE403FFE063FFFC0007E070FFE03877E03FFFFC0083F000FFFE007BF31BFFFE0007F8003FF0083FF80FBFFF0001FE003BFF0031FF803FFFC001FE0007FF8001FD8FBFFFC0007E001FFF803FFF801FFFC0001D800FFC0001FFC7F8FFC0001FC003FFF000FFF01FFFF0007CE0009E71FF8F80FCFFFF8000019FDDF01D8FF80FC9B005C8008FFFE0009FF01FFFE001CFF80FDFFC0FFFF80001FFE88F9C1CFF800047FFFC003C0FFFF001FFFF03FE0007FE0061CC05FF9F803FFFC010001FFFC00007FFF0001FFFFC000007FFFE0003FF9C000FFFFFF3F00003FE01FFFE71FB000007FFE00001FFFF000C03FFF",
	mem_init1 => "C001FFFF00003FFFE00783FFFFC0001FF000CFF803C7FF00800FFFFC000003FFF0000FFF80001FFFFC0000FFFFC0001FFC00007E00F1FF81FC37CFFE01C0077FF80003FF8000193FFE0000FFFFE0000FFFF0007FE03F3E00FFFFC03E3FF00780FF0001FFF1C00FFFFF87001FFFF00001FFC1003FFFF00F007FFFE00403FC07007F07F03F01F00FC07FC7E01FF7FC0001FFC1800F8FFC01007FFFF00001FFC7003F03FC3F00FFC7C03F81F80601FF8000FFE0E00F81FF03803FFFF00400FFFF001E07FE3F003FFFE00F83FE07007F87C01FC3F80FC03F83E00FE1FC03E03FEFF007E3FF03C01FFFFC0000FFE7C01FCFFC07E0FF01F83FC0FC07F0FF00703FE1FC",
	mem_init0 => "00E07FF1E003FFFE00007FFFE001FBFF80001FFFF000F9F83987FE05C03FF7F00E001FFFC0000FFF30003FFFE0000FFFFE0003FFF00003FE0E00FF03E23FC3D01FC0001FF80001FFEC003FFFFC0003FFFF0000FFF80001FFB3807E01FE7F00600FF01003FE1E007F7BF07F01FF1E007FFFF00047FF80007FFC383F00473FE0000FFC00007DFFF00C03FFFE000C3FC007FFF00041FFE0007FFF000307FE03F80001FFF80001FFFFC000FFFF0000FFF8007FFF8003FFFC001FFFE0000FFF067C07982FFFC0003FFFFC007FFFF0001FFF80007FFC003FFFC027E3FE001FFFF80186FF01FF843800FFF00007FFFE001FFFF0001FFF800187FF801FFD800703FE01FF",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a319_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a319_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a319_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y8_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a287\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "0FFE4003FFE0079B003FFC03F6803FFF3C6006FF0001FFC7FFC000099FFD9F0013FF8801FFBCFFF0007FE006FCFBCFFF80007FF007FC007FFC001FFE37FFC0003FFCC1FFE007FF0007FFD9FF3007E37804FFF0BFFE0007FF7FCC003BFEC6F88FFFE0180003FFFF338047FC0007F3FFFE0000DE7FF820703FFE000CFFF7FC001FC18EFF01DFF8300000FFFFE4001EFF0009C03FF7E0001007F80D6627C0FC01FCFFF801807F0FFE00FE4F81B9003FC9FE22000FF01DC07FF1FE03809FFB07FE003FE0001FFFFFE000037FFC9C01F1FF180003FEFFF0007F8001FC07FFC0300000FFF837007FF03B000FFFFC031801FFE000FC001FC003FFFFF0000003E0000FFF",
	mem_init2 => "E07F0001FF878FC0007FE0807EBFE7600007EFF8FFA001FF0003F8FFFF0000FC1F8FE07E4F83E0001F8FFC6007E1F03F83C7FC0001003FFF85F80E1FC0701F0FFFE00C07EBFC027FE00FF8001FFFFFF0007FCF0010CFFFF800007FFFFFF800FFE007F800FFE000FC003FFE001FFE601F0007FFC003FC01FFC003FE001FE001FFF83700000FFA007FFF007FC007FF001FF001FFC007FF02FFC0003FFC03FFE007FE000FFC01FF8007FF003FF00FFFC0007DD07FFF8003FC0FFF800FFE0006009FFF7FFC003F0007FFFFFF0001F33FFE003FF803F8009FFFCDE000FFCFFF8007FE000E00FFFFC03D003FC0C003FFFFE001807FF9800FF007F001BFFF07F80078FF",
	mem_init1 => "E3F801FF007803FDBFE07F001FF3E00FF1FFE0000007FFE007F801FF000FC0FFF8001FFFFFF001FFC03E0007FFF8FE000FFFF980007FF8000003FFF000F001FFE003C03FFC0003FFFFFE00FF003F000FFFFFFF0003FFFFC000FFFE000001FFE000C003FFF9E0001FFE0000FFFFFC003201FFE007FFFFFFC001FFFFE0007FFE01C001FFF0300007FFFDF8001FFF0000FBFFFE000000FFF8060787FFE0071FFFF0003FFE3FF000FBFC7F0001FFF9FC000FFFC000007FFF0080007FFC010003FFF000000FFF801EFF3FFF0070FC3F8001FFF8FE0007FFE0F8001FFFC060001FFE000003FFF8000007FFC001E4FFFE000181FFF8001FFFFFF000FFC0FF000FFFFFFE",
	mem_init0 => "001FFC000000FFFD040001FFE000003FFF8000007FF8000FFFFFFC003F80FFC001FFFFFF0013FE07F8001FFFC068007FE0000007FFF000003FFE000104FFFC000F1FFFE000FF0FFF8007FFFFFC001FFFB3FC007FFC400001FFF803C007FF800000FFFC000783FFFC003FEFFFC000FFFFFE0003FCFFF80007FFFFA001FFFF31C001FFE400003FFE1006007FF8001FEDFFF0007C04FFE001FEDFFE0007FF20F8001FFF01F8001FF801F001FFC8020007FFE003FFC3FF801F800FF8003FFFFFE000EFF8048003FFFFF60003FC000001FFFFFF0003FF0000003FFFE00EC0FFF80007007FFC00FF00FFC007FF07FF803FFF8FF0001FFE01FE007FC000401FFFF0C07C",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a287_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a287_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a287_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y10_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a303\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFC007FE6001FFFF801FFFFC000FFFF0001FFFC00007FFC010FF0003FF3E03FC13F0007FFC001FFFF0003CFFE000FFFE001FFFF90001FFF8001FFC01FDC001FF84FE001FFFE001FFFF00021FFE0013FFC003DCFFE0001FFF0047FF800660781FF327C803FFFC003FFFE00189FFE0007FFC0007FFFC000FFFE033FFFC00007F901871F800FFCF8007FFFC003FFFF00003FFE0000FFF00011FFD8003FF8000FFE04F0CFFC618EBE000FFFF80007FFF00007FFD8003FFCC0001FFF001FFE3000FFE1000FFFBE017F90003FFF800FFFFE0001FFFE00067FF00000FFE31807F800DFFC007F8FFF00007FF007E7F801FF7FF00033FFC001FFFF00000FFC0000FFE07E",
	mem_init2 => "078000FFFFF00003FF0001FFFC00007FE7000FFE007FFFF00001FFDE000FFC0099F8C33DC79C001FFFE003FFFF800007FFC0003FF01FFFF800FC1FF0000FFFE00006006F00EF83FF1E0000FFFFC009C1FFC000FFFFF7F000001F8FFF9DE07CF80003FFFFF0003FFFC00001FFFFC0001DFFF83E007FFCC001E1FFF00007FFFFF800187FFC0004FFFFF00001FFE7FC03FFF19800007FFE1C003FFE780020FFFF00000FFFF800010FC7FC001F3FFE000079FEFE00FFFA3F80003FFFCF00077FFEF8003FFED800007FFF87C001DEDF007E7FFF80000FFFFE201FF1FFF80003FFFFE00083FFEFC023BE1F80081FFFD1F801FDFEC00F03FFE01001FE7FE817C03FDF88",
	mem_init1 => "003E7FF00004F3DFF807F18FF00003FF7FFC00D83FCE00007FF3F1C003C7F9CF1F87FC001E01FFF80007F87FFC01F03FCF80001F8FFF801B00FCDC01FFFCE0C003FFED3D0203FF8803803FFF80003E3FF07CF007FF00001FC3FFE007C1FC0E00E1FE3F80007E07FFE007FFE0FC000FFEF8000341FC9F0740FC0F03C0FDFF00003C1FFFC03D9FF7F0000FA3FFF80781FE3F8003FE0F80E03F1FE1F8067FC1F86003FFE0000003FFFC081FDC07FB0003FFC003FC03FFF003FE039F8003FFF83E30007FFC003FF81FFF0007FF00FFC001FF000FFC03FFE0007FF001FDC00FFE001FF007FF8007FE00FF8030FFF801E407D1FE007FFC973E000FFF00FE000FFE003E",
	mem_init0 => "C07BFC001807FFC8048703FE003FFEFF00000FFCFFE013C1EFF7C003FF8E800701FF2F9002F8DF00F000FFE3000FC09FE03F81FF12C00FF01FFC0301FC27F800F07FC04017FC07F80403FF001E00FFFFF00001FFC00FE007FFC001FC03BF307C1FF88019FFC1FFC003FF3FE087033F3C0804FFF8F8C0003FF000FE1FF9078007BFFE007C003FF03003FFFC600FC0FFF3838F2E063E181FFFFE0002FE6C1FB0C7FA01C007C23FFE00007F9877C03CFFE001FCE3F7FFE3060FC609FDC3FFF0007FFE3DF3C873E3F0C2BF01FFFC001FFF0FCFB01FE0F03FFFE2F87E0000FF83E0FC4FF800020FFFF81D7C403FFC0241B9E432C0F3FFC003FF000FFE007FF00CF800",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a303_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a303_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a303_PORTADATAOUT_bus\);

-- Location: LABCELL_X46_Y10_N9
\aud_mono~151\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~151_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a287~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a303~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a271~portadataout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a319~portadataout\)))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a287~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a303~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a271~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a319~portadataout\)))) ) ) ) # ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a287~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a303~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a271~portadataout\ & (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a319~portadataout\)))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a287~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a303~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a271~portadataout\ & (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a319~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000011011100000111001101001100010011110111110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a271~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a319~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a287~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a303~portadataout\,
	combout => \aud_mono~151_combout\);

-- Location: LABCELL_X42_Y29_N9
\aud_mono~154\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~154_combout\ = ( \aud_mono~152_combout\ & ( \aud_mono~151_combout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3)) # ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- ((\aud_mono~153_combout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w15_n7_mux_dataout~0_combout\))) ) ) ) # ( !\aud_mono~152_combout\ & ( \aud_mono~151_combout\ 
-- & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3)) # (\aud_mono~153_combout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w15_n7_mux_dataout~0_combout\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3))))) ) ) ) # ( \aud_mono~152_combout\ & ( !\aud_mono~151_combout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & (((\aud_mono~153_combout\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3))))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w15_n7_mux_dataout~0_combout\))) ) ) ) # ( !\aud_mono~152_combout\ & ( !\aud_mono~151_combout\ & ( 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ((\aud_mono~153_combout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w15_n7_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110101000011110011010111110000001101011111111100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w15_n7_mux_dataout~0_combout\,
	datab => \ALT_INV_aud_mono~153_combout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(3),
	datae => \ALT_INV_aud_mono~152_combout\,
	dataf => \ALT_INV_aud_mono~151_combout\,
	combout => \aud_mono~154_combout\);

-- Location: M10K_X41_Y13_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a143\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "F780007FF31037FF7001F00EF3FF3980001FFBC800F3BFC801CFFC0089FFF0871CE1001FF9E50079CF841CE3DE78C0063C63CFFC60000CF9873FFFC0043BEE387FE3C430E73E6078EF38031E7FFFC618F30037BFE20077FE0138FFFE011FFFBC0103700F731F30073BFF318FFBE610077FE031E7B88031FF99C73DE60007FFF710810F2138FBBFA180398C03FCFF80019FF1019FFF7000388C19CFF98003FFFCC4218FF8C00CCFF808CFFFC0C447C0003FFFC0017FFE000CFEFF04446001FFFF7000023FE623F9FE00007FFE1F07F1000CF7FB003FFB800331FFFF119DC8331DE1F09C0FFF80CFFF90803FFFC201CFCC603FDDC01FFFC601ECFFCC004C7F0707",
	mem_init2 => "ECFE46003C4EE7FFF80003FF780CC6623307C7F03F3FA00677F301F42633B9180237F3800007FF3B180001FF99803F1B1DF9E13B99C1D80BBFFD800911D1FD98099FDD800111FFDC881809DFE0C0FF9D80C01C9FCFE0C000EFFEC00EFEECC7C040FFFFC4000C7FC0E06447CFFC002FEFE06067FE2E060602FFFFC0007F2F07E2303FE3E022777FA230222173FF0337FF000373FF7B3103133FBFA0313FB111031F1FF91019F9F1990999999D988099FFD800CF8FC8D87CCFCCECC00F8FFC6C4C4EE6E646067FFE60007763E7E732077778003FF7F3000303FC383807CBF800078F3E7C0000FFFFC0071FFC00001FC1E3F6040FFFFC0001E1FFC4000FFF1E2061",
	mem_init1 => "FFC3F060071FFFE001C7F8E00F1FBC30F800F0FFEF00067F9FF83071FFC0000FFF987830E0CFFF82031FFC7800FFFF878303FE3CF80021FFC7C6001CFDFC0033FFC60603F87C7E700087DF82007FFC780047DFCF80001EF87C7F83C3F7FF0039FEFC0003E7871E507838FE0003C7E7F8001E7CF86003C7F07C1C7C387FD7C183FFFC001E7FF2C18383E1FF1C1C3EF9E18181F3FF0C0E3FFF8101FFE61E1E3C01FFF1E003FFFE0C0E0FE1F0E087FF1F0E0C61F9F3E0001F3F0000FFF1E0601F8F0FEE0000F9FEC0091F1F0000F0FE65C01F8F0FC7E07031FFFC031FC7C000F0FC3E0F03826FFFF0F03E0F8381C3FFF0E03C3F1E0783C1C0FC7E003E3F8701E1FC",
	mem_init0 => "7E00783F0F87C1F07FF87C0C079FE78001FC7E0E07FF01CFE1E07C3F1C0407EFF3C0784CFC3F00CFC1E037F0783F1F0003F3FFE0183F800F8FC1E3F0F83F077FFF8007C1F81F803FFE000FFCE01FE03007D9FFE0041FE0203F3F9FF0601F83FA7FF00381FE0FC03E7FC000FFFE07E07C07E1FFF0100FF83803F8FFC00003FC1F83F07C0027E0F01F87E0000FFFE0701F01F07FC1E03FFC0F01FC3FC0F007FFEF80FC0FC0FC3FE00FE1FC0000FFC1E01F81FE07E03E03F807003F8FF00C00FFBFE03E0FC003C5FE1FF07E0000FFE0FC07C03F07F80FC3F800E03F83FC0F807FE7F80F03FC01F03F83F01F803F8FE01F00F4201FFE07DFE00004FFF83F700103FF",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a143_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a143_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a143_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y14_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a175\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "07C7BFFC07FE0004101F8F87FFF007FC00FE000F81FFFFE03FC0007F01FF80FFFC1FFFF000F000FE01FFF00FF0004FC1FFE03FFF807FC001F000FC1FFFFFC1FFC007F01FFC0FFFC01FF01FF8001F07FFFE00FC00003C0F8707FFFC07FF003E000F80FFFFFC1FC0003F01FFC0FFFC07FF07038001F800FFE01FE001F801F0603FFF807FC003C000FE07BFFFE3F8000FF007F807FF807FF80E10000F803FFE00FC00F80007800FFFF809FC037F001F807FFFFC1F80007E01FFC0FFF807FC0F800001FC0FFFC07FC007C000F0E07FCFC1FFC007C000F807FFFFE7E00037F01FFC07F601FF802201F01F0007FF007F007F8007E067F87811E3980FC01F803FFE7C0F",
	mem_init2 => "0004E000F860FFFF83FF80078040E00FFFF90FC00070007FF01FC3C1FFF807C0001C07FFFFC0FC00F8081FD000FFF87FF000E18F0300E7FFFE1F0018000FF0E07F7F03F8007981C06007FFFF0780018003F9F03FDFE0FC003F80603803FFF3C7FE00000C3FFF03FFE0187C07C0300FC10FFFF03FE0000003CFE07FFF683F380E03007007FE7F83E000019FC7E01E1FF807FCC101E07C07FFF7E01F00001E7FF81FFFFE01F80F80701F07FFE3FC1F81E0000F0F07FF3F807F04303807E043F1FC07E004000F07C0FE1F807F8C780180F807FC7FC3FC01C00FE1E07F0FE003FC3F80F01E0E1FFFF03E00E00E01FE07FF0781FC0FC03C0F001FF1FC0F807E00FC07",
	mem_init1 => "F1FC1FC03F83C00F80FE01FE7F03F007E01F81F83F87F007F80E03F81F007FFFE03F00F00FC0FE07F3DFC0FC0F80FC03800FFBFC0FC07801F03FC1FF8FE03E07C03E03F007F8FE01F81C00FF07E07F07F01FC07007E03E03FE1F807E03E01F01F83F80FF01F81F81F01F00FFCFF01F80F00FF8FE07F87FC0FE07C07C07803FE1FC0FE01C007E0FC1FC0FE03F81F80380272FFE7F00F805801FC3F0FC7FC003E01801E0C07FFFFF0C06000003FCF03C7FC181F87F8000003F9FFF800E01C0007C0F013FF0C071FE0000831F87FFF8060040003F07F0C1FE0660FFC003C1FFC0FFFE000F88000FC3F8FFFFFE00F1C801C030FE1FFE1E038E01FC323801FE07E01F",
	mem_init0 => "F00000307FDFE1F801FF00FC0C0F83FFC01807F80600C01FE7FCFF003F00FE1F81C07FFF7F06F80701E07FFF3FC0380FC0E079C203FFFF0F00FF000000073FFFFEF807E1FC78FE03F07FCFF0E010000F823FC7F87E00FF00FE1F8030FFBFE1FFC00601F83FF8FFC0300FE0861F0070FFFCFF01FC03C078F03C1FFFE00FC0F861F007C0FF1FC1FC00001F80FE1FE1F807F831B07E07E0FF07E071F01C07E03F07FC7C003E07F03F01E07FFBFE07F80F03F03FF17F81F81F81F01E003F03FC1F83F80201F8F07E1FC0FC07C0F81FFC03C07F07E0FC00001FE03E07E0FF01FC1F807E03C0FF03F81FC03C07E03FC3F80C007F0FE01F00F81FE07F03F00F81FC07F0",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a175_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a175_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a175_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y12_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a159\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "7F03F80FC0FC07F01F03FC0FC1FE01E03FC3FE1F800003F87F807C03E0FF83F01FE07C0FF01F83F803C07C0F801F81F01FF0FE01F80783FF83F8FE003C1F87C00780F83FFFF80F83C003E0F83FFE3E00038FC0E07E0E01FFCFC3F000607E1C3E1F83C003F3F03C0F1F07D3F80FF0F81E0E1807C7F8E0807C3F07FF0380FCFFFC3C00060F83E1FFE0F03C1F8F0383E07DFCFC1E0F83C7C1E078F8FC1E07CFC781F0FC007E1F8FCF01E0F87C7C3E1F8703F3F0C07C7C1E0FC3C3E1F1F8781E0F87FFE38070F83C1F1F0783E1F878101E1F0F83C1F1F8303C7E0607C3E1C0F8FE7C1F078203E3F0FE7C040F1F8FC1E0F0381FFF8781E3C0F03C3E1F0F83E0F0781C",
	mem_init2 => "38FE0003FFF03FE300000007FFF0F8801EFF8E01F8000FFFF80E0483FC0003FFF83F84001E0381F87807EFF0FE1FC3E0001FFFFFFF80007E0FF8F83E0781F8FC07C1F0180F83F0FFC7C0F01E1F9E7F0700FCFC0781F80007E3F07F87E0780F0F83E078007FFF01C3F00003E3FCF8FF87000387C3F8F8180FDFC1F0F00001E1FC3FBF8381E7F860181E0F87F3F0787C0C0001FFF18FE3E0007C3FDF8301C1FE7E1E1E00007FFCF0C7FFF0001F0F07C1E0783E3F0783E0F0007E3C3FFF8601F1C3C0383C1E0FFFE041E078387F9F07E3E1C07FFCF8070F0783FFFC38780C081FE3E1F9F860071E1F03C3C0E0FFFF0E1E060001F8F0787E3C03C7C7C0F1F00E1FFF",
	mem_init1 => "8307B8E0007C7C1F3FC70063F3F0787F0707FFE000F83C181F1F83FFF07038FCF403C3E1C1FFFF00EF0F00079FBE3F3C7000F87861E3E3F07FE7C1C60107079E3E1FFF7C587819E03800FBE7F3E3838007CF1E0E187FFE7C1E40382030F7F3F1C201870F820F8E3DFFFD1C79B6183071E6F9FFC183818383071E6FCFCF1C1C383C3870F0E1FFF9F1E30021C3C30F0FDF1F1E3C10302E78FC38F8F071F1E3E3C783879F8F9F0F1C060C3C1C7FFC783071E0E1C3E1C38FCF8387070F0E1E1C1C3C787870F060E0E0E1E1E3E383C387070F0E0C1E3E3C3C387C707870E0F1E3E3E3C3030FC7CFE788070F0F1E38FE7020E1C7C38FFF9C300030C3FFC7000E3CFC38",
	mem_init0 => "F180C7FFC70E1E3C7FFDF3C000078F3E7BD8F1E0E3CF9F9E3E3C7800F3C7FC0E020618FDFBE300CC0E4E3E7CF8C32063C0871E7E1873066381F78E200F839E31E4718E307E718038E7F98738E700C7BDF210C718610FFFBCE18C331C039FF71C7186731C7FCF300031FF03FE79C6108E71C639C6308239EF38C73CEE10C73CFF18E718803DE7DC009DFF0C219CE388379CE38E711C619E7BCC010CF39C61CE7FC0238F78C7FFFC00047BC70F7EF18000FFFFC77B060003FFFEF80319EF007FFFF01821CF001FFF9800FFF98C3FFFE18039FFF00E18C7F9C4FD32008F3FE007C7FC001FFFFC421CF78007FE7F8EF4060007FFFE70010EFE20F7FFE00071FE063E",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a159_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a159_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a159_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y19_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a191\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "1F8078FF01FFF000781FF0003FF8007FE1F81F07FE0001FE07E00FFFE000FFF00007FFF0007FFE00E1FFC0000FFFF0007FF80007FFCE003FFF003FFF007C03FFF001FFF80000FFF0007FF0003FFFFC0001FFFC00FFFE00003FC0001FFC0003FCFF8001FFE000FF0060007FFC001FFC00001FFF8007FE00183FFFE0003FFC003FFFE00007F0000FFFC000003FFE007FFC0007FC00003FFF0001FF00FE03FFE0007FC0000FFFF0000FFF0007FF83F800FFE001FFF000007FFE003FFE000FFC00001FFFC0001FFFE000FFF0003FFC0007FFFC0001FF800FFFE7FC007FF0007FFE000001FF800FFF003C3C03C003FFFE000C0DBFC047FFE007F8003FFFFFF0003FFE",
	mem_init2 => "01FF03FF800FF8003FFFFFC0003FF001FF3C0E0001F000FFFFC000001F00F3FFFE001F3001FFFFFE0003FFC03FFC1FF8003FE003FFFF000007FE003FF781C8003F801FFFF800000FFF003FFE000FC001FFFFFFC000FFE01FFF9FFC001FFC01FFFFF80000FF81FFFFFF00018F800FFFFF80003FF83FFF3FE0007FE003FFFFF0000FFE07FFFFF8000F1E001FFFF800001FF05FFFF8000001E007FFFF8000007EFFCFFF8000FC000FFFFFF0001F83FFF8FFFC003FC007FFFFFE00001CFFFFEFFC0000FC003FFFFFE00003F43FFE1FFC001FE007FE7FFE001FE07FFE07FC001FC00383FFFF800007FF8FFFE000001FF001FFFFFE0007E00FFF07F8007FF81FEE3FFF",
	mem_init1 => "000007FFFFF03F8000FF801FF3FFF00003FFFFFE3FC001E7F0038C7FFF000038FFFF00FE001FFF0071C3FFE000FF01FFF01FF801FFE03FF80FFE000FFE0FFF83FF8007FF01FFC07FE003FFC07FF01FF0007FF83FFC0FFF001FFC007E03FF8001FF001FFFFFE0007FC007FC7FF8000FFDE0FE3FFE0003FE707FFFE00001FF1FFFFFFE0007FF001F81FF8001FFFFFFFDFFC0001FFE07FFFFF80007F8007FFFFF80007800FFFFFE0001FFFFFFE3FF00000FC7FFFFFFE00003FFFFFCFFE00007FFFFFF1FC00001FFFFFF807800007FFFFFE11FF0001FFFBFE0FFF80007F800FFFFF8001FFFFFFE018000007FFFFFF878C0001FFF0180FFF0003FF807F0070001FFFF",
	mem_init0 => "CFFF00000001FFF03F8FFFC001FFC003FFFFF0007FFC07FFF0700007FF03F001FFE00010FFFFF9FC00007FF03FFF03F800FFC038FC000FFFFFFE0FE0003FF80187E1FFFC3FF003FF0003FDFCFFE0E0000FFF01FFFEFFFF1FE00007C000FFFFFFC1C00003FFC01FFF1FFF81FE003FE0003FFFFFFFFBC0007FE00F8FEFFFF3FF800478001FF9FFFC0FF8003FFC01FFF87FE01FFC03FF0000FFFFFFC07C000FFF0036FFFFFC0FF80007E000FF3FFFC1FE0001FF0007FF8FFC03FF007F70000FDFE7F01FF001FFC00787F7FC01FFC001FC000FE1FFF83FF0003CFE00FFF1FF803FC0000F00E0F8FCFF01FFC007F000387FFFF007FF007FE01CF80FFFC1FE00007FC0",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a191_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a191_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a191_PORTADATAOUT_bus\);

-- Location: LABCELL_X43_Y15_N42
\aud_mono~155\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~155_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a159~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a191~portadataout\ & ( 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a143~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a175~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a159~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a191~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a143~portadataout\ & 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a175~portadataout\)))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a159~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a191~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a143~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a175~portadataout\ & 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a159~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a191~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a143~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a175~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001100000000010100111111000001010011000011110101001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a143~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a175~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a159~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a191~portadataout\,
	combout => \aud_mono~155_combout\);

-- Location: LABCELL_X37_Y29_N36
\aud_mono~160\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~160_combout\ = ( \aud_mono~155_combout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & (((\aud_mono~159_combout\)) # (\aud_mono[12]~5_combout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & (((\aud_mono~154_combout\)))) ) ) # ( !\aud_mono~155_combout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & (!\aud_mono[12]~5_combout\ & 
-- (\aud_mono~159_combout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & (((\aud_mono~154_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000111011000010000011101101001100011111110100110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_aud_mono[12]~5_combout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(4),
	datac => \ALT_INV_aud_mono~159_combout\,
	datad => \ALT_INV_aud_mono~154_combout\,
	dataf => \ALT_INV_aud_mono~155_combout\,
	combout => \aud_mono~160_combout\);

-- Location: FF_X37_Y29_N38
\aud_mono[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \aud_mono~160_combout\,
	sclr => \sw[8]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => aud_mono(15));

-- Location: FF_X37_Y29_N29
\sound|da_data_out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	asdata => aud_mono(15),
	sload => VCC,
	ena => \sound|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sound|da_data_out\(15));

-- Location: LABCELL_X37_Y29_N27
\sound|Mux0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \sound|Mux0~3_combout\ = ( \sound|da_data_out\(15) & ( \sound|data_index[2]~DUPLICATE_q\ & ( (\sound|data_index[1]~DUPLICATE_q\) # (\sound|da_data_out\(13)) ) ) ) # ( !\sound|da_data_out\(15) & ( \sound|data_index[2]~DUPLICATE_q\ & ( 
-- (\sound|da_data_out\(13) & !\sound|data_index[1]~DUPLICATE_q\) ) ) ) # ( \sound|da_data_out\(15) & ( !\sound|data_index[2]~DUPLICATE_q\ & ( (!\sound|data_index[1]~DUPLICATE_q\ & (\sound|da_data_out\(25))) # (\sound|data_index[1]~DUPLICATE_q\ & 
-- ((\sound|da_data_out\(11)))) ) ) ) # ( !\sound|da_data_out\(15) & ( !\sound|data_index[2]~DUPLICATE_q\ & ( (!\sound|data_index[1]~DUPLICATE_q\ & (\sound|da_data_out\(25))) # (\sound|data_index[1]~DUPLICATE_q\ & ((\sound|da_data_out\(11)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111101010000010100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sound|ALT_INV_da_data_out\(13),
	datab => \sound|ALT_INV_da_data_out\(25),
	datac => \sound|ALT_INV_data_index[1]~DUPLICATE_q\,
	datad => \sound|ALT_INV_da_data_out\(11),
	datae => \sound|ALT_INV_da_data_out\(15),
	dataf => \sound|ALT_INV_data_index[2]~DUPLICATE_q\,
	combout => \sound|Mux0~3_combout\);

-- Location: M10K_X5_Y53_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "5A0E2B2D902F389AC6AE7BBEDE2A7CB40DDCEA479B4525FEA9E3EBDD775A63E921308871DFE011C5D558673A406FE30F32B075B9011B5C2CB123EE27289043865CEEAFA8549E2F2A36E9DF3ECD9D37BCEE4DBA883C4C12CFBF7327E2C0FFEE2B6F6AE24D6FBD35E977E5DCEE24417BC56DA874A5321774583BF724CC87418CDE6DED757BA6935CA2894220F9DC5D024886AE645493D9E27F2BA47D8FE6D65D5B44B248CFE3980FB2695E22184739445FEC2DBD91B7E3100181275D292A1547B55B5544E4ECAAA719A6A451C26B59BE4536D6F446A2E8570D4AC8D53C6046F37F56DBD310936F22066A3144EABF3D14DEA26588437FA432F1D411C9B2748627DC",
	mem_init2 => "41191313F4BB7D1447936618E57E54380D0DF5C4E0EFBB3C34D5A745F4C305FB4E7A9BF3A270A58FAD56A7524AF2203113548051381DE9C78CFCB37274CE25B3069C69D2D401497790823D780ABC259A1C868B7AD254D0FD5A1AC0919B8787F71F5C42DEFC96C25E58597FED34178FF9799D123E4FB81941AB03071C7F0E83758CAE73455B45F43DA9361C8BF3EA43C8917A0659B346AB1070BA7594884B1D18766744B97241BCC9DF9C7233DB499AEC45AFF484BFE4F8A110EB6400C94D0D57E4FECCE4AC6C53C58E778CBE044CEA7885C8152B4DC061F254105922D050CA8E9EB77C0C01D3244E423B31421CDF7BC3B2FC8E03D5FBA7C445518882021334F1",
	mem_init1 => "E654941BCCEE92E4663F16D6AA85EC1FF98B2DB81AC9CDD92B454AA6D7E47DBD8E99881492170598BE028F6336F55D2EAF83A8E716DB850AFF90CE9F009CD7F6781E82FD343410880B60B8CCFDCA31463CFA5AAEFB5B6141C1E64FD33B8F01BE2D2C79BA70194BBCD6AE8BB60FC73E061E7C6A874A62674DD5248789478C9500E8A7EC65393990FDA6A78ED5808CB454994E7CFB801A608D9ECCBC8D40A7F0A4ECD18A1F6EEEC624DBE09508B9D2C16E13604F349602758B1132A0E1CFA2BB154C141E80A4F1CB6FEEE8A5BC1158DBEDE3A841F0587B5C80125D9F9C0FDFBA61DFBBCABEAD381AB948FFB66DCD710619E1F3A57AA18B9541907B092B607F381C",
	mem_init0 => "3EA8294AF7F5F2DD6F4B4C0B6F0D77553FD42F070E0EEB21114980F656507334703E982284321AD23837DEDF3F9B067D09ABF85DA241B8D70B38C5BA75BD908B9FC2F5CB504824EACF50BDE049134B5BC8740ECCD6BDF8732EE19A4BE5E6A247D6E1DA25C3CE5AF006EA0DDC7DF8B5674C6FCC9239B9E2537010428DEA4FD2A1F07B1A705CBF4466043A689D1ACAA60262E9C9F6CFE40B473BD60FE9B8297460BEC87E2D333C443F51460BB7657E2C2047F84A7C52656C8EB3B94EE6AECC8AC95044FB0F62A4D2B14A9A3EE1F3AE6F56A397ECE9B89E8583400A79527BF6E02AFA7E2056DA2E11F8DA5B152BA8EA16557426CB0B56D48DFC508DAA982235DA81",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y55_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "7793D3B1BF14FE6D47E87539936CAAD4992C22A0FDEBAA2823469464AD3AAC0EC74734ECC9E99C2F9115961E6614A45E5933F7AE5EB40EC0C4009AB4FED92061F8830334EA8C6B1C7AB376457A11B62133D6F731DE29D5897F6267D1B6D2C5B5413CF0EC28A9405C3EE0BDEA7AF3CBF78ADCB1C225F44A559F6AA2F3DCA920E6E3915B6EDB4EB5982FDE653FFEEB35268B990A12A0A1B7F468DA30CEFBFD9B9F4CCB6933D0282B7217147982AD15E31C305C0FE2E49BD84B04A17FCAE5033FD2E5B21913CA82CC97AC8042C1FD607B5E4B682EE2BBCE1558698B67515DA49C695F7853099747B611290114C83815484916F8C29E5001BC7867D92647F04DFDAC",
	mem_init2 => "783F4AE617CD902D07BEB977CA48AB276DE1D58F53C187E28DF0F1B1C9A22E1FDB8DE7B3DBC638AF966F83A50EE2DE5F08E1A39F7EFEC08577C9308D76A4B5D437CF7F6EAB923D4DA310C56172848A1A7F4A7636960274FE7AB60495C7CB859B43E74D37E93815B5AC815D43A64BA51B030BBD7CA0577226FFE5A3701BCA98DC347AF9EB1462B438408C9FBFDD705523D68A7FA2BA95601E72290226E9903C4AC6BC198E40E53701C45D90D260FA84D72258D7443AEEF8A1DFF2FFDC94F17AA720F31CD60A72039074D4AE503F88D71A3A8F863C7B65304256BA24183A7E07629C92C17A964C5D2E346D8F7D7911C738F325405D81C72AF8D16FCCE2615B9623",
	mem_init1 => "EC8ED0E03FBA7410B3E707E98F88B6A3C9F2F0B9EE2C0C20C7A85607F26E5D10A03710F3915CA85E99C94E9EDE4EEB5EEE4180BB5BD0B5613674CA4A30824D1028F15AE346D451419CC8ADC1CA86B015A334CB11960C3BECF33B4BEAF55E9FB44AFD0357D72C43F06918FBF67507D9B03BF1D4990F7D94090C0BD8B3C0ED0A1AC33D9C13ECC52CF4B155BC27028F122FB76D7EA217E542DB78BD3CD9EEF38937A5ADADCFF05C89D69387AB21DC74167585DB00A8D79187BAAC14342CCE5CC4D5B10C5E8F564F5C6C3AEBB1FC3A4AC09FA44BA63620D94CE5B00C6D112086DB89884CC5E63F3FC14B56926D1FCB20A4540657FDE857317030597F9A12C57F773B",
	mem_init0 => "FF7B78EBF5EAB28F57C581BF57D51004226CE2095DBF576F1CA2C23D39BB1AF0E188C182B10D01AE05FB94214DF843B4328F0DC2C7B33D71FE55E8240DBC4DE7427C403247531ABC173829CB3A6F17F2CCC7A5E4858567E94BFFFA40B51C9325B0D6BE646A42F22B507490439ED75CF922C6E2CBC85CB989183D8A98FAEB916BFC5E044602D14F4652D1200F169D1DCA4B578A248A5B4C1F81CEB46116BDE5FB391110474A7186403E7E6704B62D2EDE77D6C4CC5ADF41A8A7C0FC80B3C4356A6E229B8753AD208A6B0025650F845B547C7AB7BA162A6A298562A9184356FBA22A008B7658222A21C71A59EEDB9BB4E30C036B2B97EEEB926872CD3EBB0F1834",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y69_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "A39AFB367A5E104FC1EED5BA11086AF9C17D370F3188D4F39279E55EF89B1D823FA747D01B2A65D891B170E9236EE8A289722BCAC13E2BE1310E285EF129157AA62E75FBB2FABA87126366C669790B7C1840058ABFDB797EB42AE48900CDE6E6482DDA94368BDAEF4D7A551289BE5D372114815AC90FE01640F94993230E06C8142074C03AFB8BAC66A5BDA323DBEAC178758882E238C80083B16908DC16FCBDF0001747D025C98DFC837E46D3B2835C5C4B86DA1A18D9159988526DA69C5E4487E7A449335AC80B2950BCEB612507436BD036CE3D44641E165203DDBE85E93113AFD91F7D2E42E99B2E060CC72131E9C03D7525C47F74CE7FD43E6E149B951E",
	mem_init2 => "7B750343BFAB406A89D4659607B4F2608E61BB062A6E39F1591AE508D698C7F4A267BE21690E811D1C1B08D4ABFC382D0734190F753DBFD3370F6EC762B21CCA7EFAD306467ECDAA24515E58E11A4B98C3E3D339C58DB8D37E5869754F59371BD5232C8DD0E2A223878C9A1B1BE74B4B8B3A0AC9A3FF6BE3B9202536D6DC50E5356E30B0ABEDFA3BA5110D1510694D2FF3D8F7D5FBC147F17D6B1516EF408B870E8DBEF80B9DE0C643E3ED0599A8F4ACF2CCBD33A18B72A17507A2A45D2F4D416CF3F80F626C7AA801378595C046CDBE4D95474C238BDDD1B60D4D59EF2EA1DCFC7365D2A5983F61D93AA5B0551E22E830FD2E434E455C59FD424B3DA188746A",
	mem_init1 => "DED0410BBDC86ABE7E3DDCE219993A9F002ECA8489B24AB02F1523D7529FFDBF3D9214DE66C3C0D7163AFB11FDD20B26C51BB968286B6FD2AA2CB55DBCF89AC15ECC8DA39AFCF5BF3E056BD1A47E9D308E5D28D34B5BCD50FC4DC3A2E77DCA7432D9BBA5FB60060C1D694D5BEF03B14C661316AE9F563B2077D3FA548A85BA5E3AD41AF97F9D484BA5895CD2C5F87D1AE685E4E8937543DBF8A612697E9F14C822C84A70DE8A01C9B64E5019BE5BF7360870A63A14E360CBA3537C4BD724147EB88A23F6CD262B58518EA347D6CDCCC3A7A2EEA85CCEFD70DEC4553648E6AFE648CEF9FF36ABFAD864A1211E213DA81DE23F46816019319B5987306E2AD478BC",
	mem_init0 => "603A3895546163A6D79F91E90AA3E003F35E4FCFF089AEE4D2EFDA889B72BB12792214018B002C7E2808D46B93152E235936C888617D69567DB32488C8043FCEC4566625207F643E076F64517AD5D7B19A6F1BDD956972B02331E5BA680D28BB329BE65BC298B523D4C3718328BBB70691C025C1BA5E12F7ED09ED1F28416F2A7F84DDD63D75065A56F9C2A246168951A2A1DF6A33F76E5C762C9E11D11F29A56E8D948A022C9EE3CD6AB09A48075F17818F511E9C1BCBA25F7A3FCE825DCB1E9B55D74C2230F7D86C1E8167E07E21CC82461DA6ECA99FEB48E27920EFDD0B96876ABD3BEB5E0C0EF9F58990CA1760382401729557A3EBB17C9FDD1F56887A83",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y65_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "BB4FFA906CE31B2DCE1E0CD627AB83A2E38172E699A8E202D4F4B847BD6BB496F1F7AD2CE5C98725750762E80015596CDFAD1E47E984DADB1822BABA133343E7828AABEEAE08BC0E60014303FE2F4812E2B470FC2DA4087039072D2184237D97593A0FE4062A1E1FB493897229FD6BFF0C8A8DEF38F991C8B0D568EDE851531766AA2439C95E44C994627B7AFFD13AD2B499B9C42EA710C79C1443358C9732779DD8530222767DA03485703898839F5C7CC68F14749A9691FA1CF7971FAAD6978CE0C485F917C18021DF0D0944B7F7109323061A1291EEF4AE5587375AFDD56FC7AADAF0BAC7D77B1681C1ABBB6A7CED951ADE0C23CE482BEEE2822E0F40872C",
	mem_init2 => "6A4531FA7744E78D2EA95FCE6DED6E6DCF4388E0974408C85D1B9714F1C7AEDCA03E52899F62AA87C5E9115DF35144418EB98F30D625E638C322A2D2CC46A9076DAAE88FDE77426C56FE0B4D873BF0107F35603981EDA5F68B6B5538EBE17DC66309DA3A758A5B2858A716AD783D5976374E4BA2AEB7E8128CB10A6880296203FF75AB9C9C80EF5B55335549CFC4B6786E802A299E9BE3AB16E5D978A2C5DFDE874373248E417689627FD13725F141E64E75F75E39D661AF2A95ABF4575FE432E34A8A6B3F2EEE731A1A998B853D37FFF45E889C0759B778797EA9E43B6213250A5B8C2E9A70CDFDEAFED83D0FDD1221E8ECA62DDDB588D50BFBEDA58D9C3795",
	mem_init1 => "30A61392CC35B0ADA910CD41D2B5F3F723AA8339D59971A9EC84A8BC39AF641AA88E3AC451073DA3B04BAABAFCC2F8B85C3AC4ED12396196BF888D6EA8CA4CEC1B78FA2205C43A599EC99153E1EA69EEB025DC8BCF1C54BE787EF53287B36A5EEFCEF22E5EFEE730CB7FD4AF7B5E31E3C124E2625B2C1ADFD44AAE510047B0A510B78E77BF3FF2916291B3BD31003A3B094F83F5302BD9855F7C4501D376A83C0910F2F5DEB54D93AB2C53C631A842447D375DCA7DE10A3A6A22D730CF77063A53D37F946734315C97D1E823BF625C85538E06992349A7AB095C453A6A6814D8D6DA0BE7B41AECE7FC5EBDBE1537A9BA9B3EC998725FDA1AB20779975829C0FA",
	mem_init0 => "DC487A40FCC2D5177859EFBF9E5B5C52AE542F34E59FBE4DAB370561BCB5C04D90AA2BF594274AB95945140C77AB8D102187EDA576EE2D559B289559AA6069733DD38EA26D58C1978A4F3F0E49D015B8239C7DE94E325D554B96ABC6468CAE318C4D1DD3AF10D2C7A2731F160BF98CCF6CBC0FCECBEE867F2B199578D3BCF5060E1BA9E5DD42486000A1B2BCBE0AE9E5F0D8189297F5CF343ADE772F1C2E62015C9D8C04A3F626476F46C4CFF7D882A09EBBBA2E2F5ECDE6C1887620DEA5A63842A42F6BC59A2558BF744B26B4EFCFEAE81FB3AC2BDEB64031DA6B1D0CE47BC8D1C566E84639629DBFB42C3915E1CB04E3792222B92FC2CA598A3680EA4102A0",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115_PORTADATAOUT_bus\);

-- Location: LABCELL_X35_Y53_N36
\aud_mono~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~57_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115~portadataout\ & ( 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99~portadataout\))))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99~portadataout\))))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99~portadataout\))))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010010011000110111000011001001110110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a67~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a99~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a83~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a115~portadataout\,
	combout => \aud_mono~57_combout\);

-- Location: M10K_X49_Y52_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "9246F2AFEF77C764C515E581359794926B1543E55540B29B253D4C2138F39D6F3492AB325E6D45A3EADAB4D4AEFF097E02479E490C1E76704E3FDD0D99DF66BE95FC6969A0EDB3F96277CF970CDD690E359F4A79F9056FE7CF566EA84452F74200E46EF3EC7F6720F1392E6155D97053F4AA72159E374702670A1489C11E7457C0D19408444190E9835DA08AF2917BB3C73F510E3FA1078A7CC4CD17D21368646FAB01A57933D3507CD1D7E2F857CBAD0E00223EA31D33A1C45C5380322DF725344F6B0311C7217001995CDCFBCC038628247BC6642B8C07BB4922611080B3CD4E1CA32D3A1DA5341DFE2CAF4A26DAF0314C6B77D456FD6CD5D01CD7B81AA3B7",
	mem_init2 => "516B919888CE58AE4A2F4E6933B0D69D60E2A5EEBC2D6ADFD63EF524CCBC551C94E9CD853FB9206A35A9E8CE22CEA8E4A11CE234BBCAF9994CE5C3205E47EE08864CF1D1077B939148261C64009F22D499D04E1959B82BAA306771F509DCBAC84506B926047FCB599D38B8CE2A1941A9868526DD0AE36D9764D77254B318124364A2351B1EABA96822D6EDE82A5FC07D646E3AADDE1260B9879E9AB640694AC98BC5DAAED5B1B3C090D5A1FB1A4F51FD046400982EBC87ADE28377884BFD5BE6EDC138A4D9BB5AE8F3A9FA6F583AA4D46D5B17DCBE1DBF64419A52AE9750BF5744EEEF8A8CBB86431092E13A848F002F20B84C1F0B6131AE04949232C867804A",
	mem_init1 => "D383E0EFCA709626B557E56B6E5E7AF4D34314FD7A6AB79DC6A941DB02992177DEF133927347DA366431443AF2CE6464A85C4B0C4E5C326C5C8DE4EF0F3168D9488CCFFA44D4BBDA82E204658942CDBA144CEA64E47405F43C76CDC33024141294867E807BC035EAE5BE84AF4539C4598EB8E85386591E6864DE289FE8B9C23F47E3D4FB6EE41909D06E186F5DE251AACF35130F00741949DB0297FFAE4DA373F069F86D8B2072ECFBA4098526D167B24055BFA667FD1C01901926FEB97E0C098AAD047EEEC87EE3B8889EA7FF773998EFFFC050459E4F98B375BAE113EE6C36C210D0997987BF3EDA0DCA09015E2CE073856F4544227716629690796D9A663F",
	mem_init0 => "5CF1E7E2C359C01D068CA9B5691A09D7E7587E42E1A1A9B24A621A20B43F3C2150518FE8D068896F176A5109EEA4E7A47CC665C7695ECCAB91A48FBA2DAE3BA848BF6E9323A599E0CFF1DEB70D833578FA7EB3F5DE908A828CED9EEE89C8574C29E829DBF9B258E26BE27F8AEB71B3DA2C10CA34E45011EA7299A52F2B95BEE6E4950AC9D7C5FC65B570EB3AADE559DF99627C99DE4AF56228C861A93ADDE95ECF56897009A37778572ACDC076A7EA510D69E29B525D00509B56AC6A9165634D668E8E50728A477B517B7B0A744B417AB95C4D192CC55252E93D36383AD823D324C78860544DB811308E8E1CB3B0049FB9AD41CE6D6CA9BC94ADD633D627E4AB",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y37_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "E6E4BD48CD1CD07AC40F9222CA214C92922AB61B3F384301941EFF241FA9089D1F1C781346A70A83F505A2890DF6012E2B0ED63AE72E3FF8F9F9453AB4A3F5716E56F281F7D82A372A2EFC0F15E55CB9C630643FB4FD335847E294435002B9B31C6E7BC876AE5D7B275501C9798B7CEC7D3194C0A58D24EBD3B0E160FEF346E32BCFD7051BC0C70DE301255962EAD9CEEE549A0EFF4AC9FB7E9E4387A62CFDD5BDD62546D45C716E257183AF4ED723FE2B2ACF2E69C2A3549E4007C867F6076FC196928D1F9F45B22607F14672C4660AF1C273395A25E2F60A536F81A58542311919C09BA82697EFFB531E1A171558094A1FD81FFE2417D2EE10F3910F3E17AC",
	mem_init2 => "84A47C86AC5BF3F9BE21F25F40896828EA03ADDD88702D9FD10BA1241E72E8B71CF86930517972021BAA6DE2EF3F41A5D792522029616D959F54862FA824E9C1DCB2A6292AF84430ADC6C5D927F12831FB61F10A2A0B1B59EE5F37850421CABC247DF1EEB3DAEF987339A0F0A68EBF204388411D0DE8FC9CC80D4750130002175C5FAF4ED6720D687873D8DA9D741F03FC014DA44AE0A6C57E25F016FB663B00C84007377F3B5B667B8E9B32D7AB3561E18C2DE6C3A947A9DC78D93C13204D48F64F08D50AF589A345AF3A32402636805A695435CD3C873CD12C1443E7DD060A88474BE4592ED5465B5D3E70814845C299551C4210CD284757BE7AAF98A30923",
	mem_init1 => "672969DEFBDE812E86D98C9969166C9C7E55127EE83D4C1FC9D447AA67373FB220E594E2721A765D77D8F23833CA0422B463ED0057C713531C35D258D88AD3968E3C05415F8A5598C29493B7F6F0ECB7507FB3A20FE7838D88A6F357A6A714ABEF3E39C8C61ED4049B6FB7372539DBA5428001529B7E8CCAD8A520111B79F3E0545A263A657725A89F7F9037EB2DE532D81172E915B48A0068C79EAA54709E71275BD0169FB1E14D54661292C66E14D904A52FC320F8A59AED30D0D4F65693FF552AA9A49FD6D3BF930A47FD3A90F96CB96B40461A7CC3F417FAA6AB7AB68EAECE0BDED6E363A1663B78601010A8FA03654C7FD08ACD03DDFACA73A3712F0F09",
	mem_init0 => "55496E7817D27E9DE96D146D4E89B71752A3223E96054D84AB4D277E8B422AEBFED040296B286E1A37535CE9F0E8589C03BCE8EA07DC35652AE8EC5B196C304A3BE7A81F18969A3D93D4E90C664138FEFAB635340FF7FD5A0051DB08627FC24A9EEB30A98160071A223B0366E28C76ACE582541F5697E81415AC8FAC796DDE2EC2E2435E02EA568084F83520667B048C53278515CB7765B872C5F3A3E7C1F5346504293B3362412937E7FE8C3597605D4FF93A7B0365961BFD6C3C8437B477BEEFB19C2ED0C585741A2C906E7F2436EF15B3F78EFF7D11E7569C1802F6A0E75A6D2E4485292B52CAF40E53957201614A1AE6D047D88648EA217775999EA2B677",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y34_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "52271C18019FBEF23247FEB4CC21DA13E07E91B10BED378DA111D30C31035BD8B38510C4B39A7DE69788E12E089EAC67B1F522B7020A4404A50FE00D128E4F77BDEAC6859C8D0D141A7CAD704EE0E2D4C195E2537A65677C2DBE4C1D504287FA85DC4F1F1401DAE52603389CBB1A73EFB1FAE54A43AD41518CFCF248E694EF787ABFCBA388D921E8D2B5BBBE6F467B85E54E20EA48C1EFF43E06F5B62D2A93F8A6940D12283C0B0BBF6D75F47FEC514B55438D0150123A8828641A24F64F27239A7D45359C296D7B7E4A2D03D0FBF6E896F530AF71F2F7062433EB2762E81369F860A9612370E6C1B609CD7AB77767CE8E4FD0DCEFB957854A8477A821638B9E",
	mem_init2 => "8FCB6B91A030FF8140F93B02D3BF69BAD7FCFDDDD9861C51D51C38D01435800F77D9C7154EBFB5BBEBAB78F02F583F668A75543192348A2EB8A36514C33361E396CBA9BA552AF0B5EFFC2D5BD0E354C1F61190C93B53F5A5B9F5FD12349E72F159A2BF8143B813ABD1BC7A826390F7600563422BD1B5AA4E7999408EEDB6045CC8C780DFF3007B3867D756BE1AF0BFEEFE154DF87CF7D9F66E94EB00BD0CE8A41B83EE4E74AAC726F9F623D71C81DA25EA28FA6F2B64D61D2D5A6135EE04ED5B92C9791B856B66D8B2182A8F130AF132C672F02501CA7D1156E210A6B388C1D7410B51B5D58EF7D12E404DA85A4E149F17E8D5231C487645D40F8FB30751FFB8",
	mem_init1 => "7CD8389095A3B077D2B6FCB5E833D3A2679C7BFB211F87CF528E5A0D087F088DA0351603E50EC226B278ABCDE268FE553DC9C4A0A53EE1E440AED9F07582561B08D7E826C9308224553C8D329ED9C208AE96DA48834C0006AFE88A1657166028110F7B5CE8A951327CFC1965674809E4CBB34D7FD8612E2470150A5CDB4BA9EC2AAE85F4C0D9BD6E478EA1A9E039073DCF86A64B0CE1D43B6830873F6A6C3FE4915FBBEF5522417F6E3743F451DBD78BFB29DBC02EDC0A63EB844EF74A75484497EC102AFB7B98E202A7172027FBE90D55CEDA1FC528DD3A798DAB05BF7241EA667BE44FB21402D92C60CDDEA31B91A0CAB30116AD611639F9162FBF442837F2",
	mem_init0 => "C151668002032D012478FD322635001646B427EAB9DD4E85EF29CDCE25069F16779C10A14634C65F834298B776927ADBBC11F9B321AE7EF7EC2BF934A6AF2D3558743BEE075738B8991BF5318A983869E894FB07385D247314637C160C1BEA1BEE71F6820CDA0A3C3D19026FBE2B231C4F602F342EE076DE77D3F37153301CF2AB0566BE4E02319A7DD7434AE8FD6FECE6844E9EC701F0FFED7253CA4B02BCADBE08DB11C9ADF4A0836C1CAFC76A426DF89772ADFF80F8DB5DD201929AF5452D3D0D06A2D31FC47AE343B56CE4CEE3921AAD5EB69E1EF57DDEA735BF512998159A169D12EBE2658A23444B0ECBBA393F7C7AB9A845B66696B8CB5C4C4499C8B3",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus\);

-- Location: FF_X37_Y34_N32
\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1));

-- Location: M10K_X41_Y58_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "0CD3948437D5EDF8CD50F7D15C2546202C0157F0FC9462725B20B4AE49779BE754EC758AC2B902AFA458B8B9071497CF791FC530C8376FED7BC8C02AC07A7EC877BB547ED4B9246C5C911BC708B8D34A1C6C1185F6BEB6DC6C4C758F930046821BC0FC5EA341541CAC07DB2D90E5215031724B5B899F192712BB1D2712E3E2FBDCA6C65894ECF70BC5FCADBEF4F96C9763AB0C1B87FD35C0C482F0A32B9CCFDA2431580B1B9695C14DADA0E4BB574766CE9B9FF1120931EE964EDF19F090B479571924DBE648A531A0F059112489FE634ACB846F75470D2FB8436939B02F5AD8F6F8F30139D75A2A51F542A823511127A1A08AA9C6E4C53EA834E53F9F009632",
	mem_init2 => "598A6AC30D687650FBE20838AB70354C970645BE19D71FCDD60F35365653613B2FDDC07CA36A8189C5E8A2958F148751FAD300A775E4A42BF45CE183D92A3C5065449E55386E25862C7FF645BDF096FC80D82FB4AF95F4DB4ADDAF1B07038C365106202C1C90AC2FB472CA40FFA6C04EDA556399DD8A4AD734B46B7C1E5F7310BA9E6160103FEE99F6D5D9BC7FD8FB48A425C6DB3B486B63B6C802CAAA08C0A04FC5BDCD63431A4F2C60B770986949CBD0756ABA58E3F6828F1416E7BE5E88116B6E2C02632D87F75DACDDE271C2F79CC17D8B591AE48D20195713F01B56BF42064B5F392038386B2BF9324677F52EE49F91F4BC4841470BF85B998B3D4982EF",
	mem_init1 => "D85C2A3A610F1DC91DF081B5DF021709F82B6B871D8346B8C2C250B32D30F8EDF7FC077A50552A0A33D792BD5FEBD8BEA6A924EE985906A4D45D2CAD7E9F2BF8A1A0126274D17FEF3C8FDC8E41B107674C1414D359DB9D31FF0C45E1F6751CAB49F6DBAF9629ABEAE83E2D45C7628B49D6D4D5267075ABD828516F475E54F91F99DCFA75DBC8E0CEB8365C4B8650A1702EB657E4382E89D5B6A24196087349223E0CF5AA14E024DF10EB0B3BF1F4D2A71AB81D866E4454E3FAD21F63B92A16205EF343ED9825C4F6C678E9D299E9313F36A2463D99FD26D12A06285CCD158853C7A5B975D93DC077F978C56B7EBE97A27C67207129247F906CD168023B68B083",
	mem_init0 => "C4DC1B2AECB1FB19740AC984E3EB6FDF235CF82A51DB6F8DF395832D1DE66FBA39844B3C4F80E28423E2CE7074B216D8B96FEEC92E7346691E0EA08B276574C47BF7886F38E84F4FC0CDB766852861591841EE5A55F38946BF1123F90CF4BC58CEC19175E3E7DF8DE19DF578010FA6575E284C0457BB44BD818A0F24DBB512CFF11D0402DE71359D995B1F1C30B78C457BB14194614726022CDF4C96365C51575C7B6F81D329BFB48DB900B851A24A85ED4D3F62EDE70C8F66E5D460D8A2D00AA2349C44AA278156AA08BCB2C86537C6A8CEF5D5CC7C222A727C69C3793F54C871D32E706721731B04190403AEA7B1308BED0144D031FD0F97BC31267B1259B0",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51_PORTADATAOUT_bus\);

-- Location: LABCELL_X37_Y34_N0
\aud_mono~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~58_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19~portadataout\) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35~portadataout\))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51~portadataout\ & ( 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19~portadataout\ & !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35~portadataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011000011110000000001010101001100110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a3~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a35~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a19~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1),
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a51~portadataout\,
	combout => \aud_mono~58_combout\);

-- Location: M10K_X49_Y34_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a195\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "A4F9E7B667845B55960DE7BF5260E1AE1C4BBE8E3FA7568F27116CED57097FC3962DA56AD24C7749B0021EA42FFB4E9FFF6DD64C5DC73D15C263BFFADDF46D85E669D51A59BF0CA004F9A8A668E551B850B5328A87BDD492EA5B3F1DD78CE52B7C89FC80DE9F9126D449C6B5A342C1F0A2A0E814498691B93C44178AA4674A3EE2E221E0EF22521EA72A67FD2192034B42743250171FB918C2CF0FCA0D9678371D9D1623B0CA08B2FA28BB6A1FC08116845F73CEDA2CCA1E4A620E4BB922369AE4F49F6669BEEFD9D99AFC74FA92D193747D6D6FB67E1F81AE68C024ACCE318578166472837897811CC633725D137751C403A2EA2A7EF89CF88ACB5450D6B463",
	mem_init2 => "3DB448BD240EC4C6C2945BB6A0989D9C12D4F8CD48C12D499E7330CADD579190CC6F087E9A9AE31F7392F9957D75F3B0AAA312D4EECE721871B2796DEA9A8F8D71D310B90EC39BACF23D1408386171BAD863C38FC33965078146F73D894FDF5BCE46AAA1468F9AD6CDC837B3A0341E4EBC56C74AC9C2D3FA5012A7593DE41E11FD7644D8405CCF92322FB9E02AB67064A9AF52F65C77F244A4BF25346040289EE31737FB139052474B0A522493FF9DCA3F63DA1814B88A60A82E66C1669557E0AEC59B3434B20ACA14FF82743E1174CEA17B4A9C865257A4B9BD90F79FCFAE030EDB5F34D9968A527139C7973998AF95B4AA42FC18CFC4037109764AE374D00A",
	mem_init1 => "E65598056A439A3C6458A58C06E7128A8DF34072B1D6FF655FAEABC05511311D6A6396C31EC6692A3BF595D72540668805D7CDEBAC35E1D0A177499A16B4FD00FCD0400295C763B39B4006C8BEF033E0AEC4F59F4BB61F505C223301527F8DB17013E5878D94378ABF2FDFE238998421C3723FE46AEDF2BE83E5E5369F8CF2BF315F5236E8DF89DD63743DD97E0B773A1CAA1F07BF3793B8FDC10F940886E7EFD150EB504D4B5BF9F3ED253CE985B62FBE4F70A17306EA519E91A7B335AA40DB4C82B39B8C74AD5808B08A227F1232A72D2809BB6617C66E6B4A3CEC82E2C85443ED67F9656233793D843B5097130356C8C5C2BFFB6E98FE12528E71E10EC0E6",
	mem_init0 => "8EA4658BBE8AE4946958D68EF731612CD1773538B7237EC969379C2C947C60E78094570804ED3E2CFB5B402FE3378E6202C81FE314E20047198288B74DB94AD49090C79D397D60675E6C4E8BC8E2B34F8FB6B2E709FED5DB9D3C62F452731F64B0DBCE5940B64502CC462983DA89E31D2372D69BA4059C3DF95660F83B858418F2E477112406444DBE9067B190D28975CFE4B36F8495BF395F522956A9BF52A4968A6962D37F308CCB0DBADD70D5850E2ACE23BEAE5CBD0A2380D758DBC65B27CB8A701C5E70C298B91BF32AE64849673EAAD14C81489AC6DB634CAF147E8D3FD389B2D59CD6007E111C87402C41D01A9C55073B7F037B33F3DDC4C2B0B50BC1",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a195_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a195_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a195_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y38_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a243\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FE2FF8AF54FD7B7E83C6A409C2AFAEF147BED64E3DAF4813B6A231A261BA02AC5597707B27489DD09CDEDD81F2BD80D33C8F220FE1BE0B97CCD42258722645258F86BFD9EAFB81B1DC48E3F90BBE6123F877ECEB5B22C729ADB1757003C6D55A7154D7753DFACDCC78855649B147700329B63C91BB9BFF73C52CB5C177BCB97711081AEBCAD445835CFE6D392279BDA4051B290A121F998EE3C7CDC1E69FD8D528A1A3D66B1B3B43E8A685D22E734873484B2C7488398F1B5E35C7EFE0A1D99426AEE0F32365CD5BF3A533DF16CF4D51C33072B65813D5F319F090FE57D2EE8E38A41AD317FA6ADAB8B784E585A411EA41840648E57C6F6621C4D4943674BBC3",
	mem_init2 => "2134F41ED213F4F1CA3BA729CFE194E755CB9CE4AECC7676C0808B57BA24F9B8CC6EB70D2D6459279AE34001B00325D7550E3B38F66431CADC051944779FFFC661D6F02FB635F59D6C953AE38EAF2BA59E38C1DC292BB77C4BB2B916308F3E292DD6CED6C1F1C6B7A28830FA42455BF3D3DABEFA1B9171C5848EC2D1AA9608AAD5104AF45D5B26E880302CB80A85245467EB8676507C69858AD5DEF7B06237C31FA5789A96B44F390C47CF5BD6B19B5C8966EE8C31512459E581CD036BAAB6F1F316C54606CF83DB95E37B1EAF7989D3C015D4B7374BBA35B3F539BCB31C3A0083FFFE3BA877CA9BD93F9875CDDDD09526F025F0DE898B25AF6E6215649347A8",
	mem_init1 => "C598D70846443FAF7DDC19E2B99CDD87FEC5669AB1D3BF95EB7655188956274F8BBF253DE4BF54C8F6183B99035FE7D99AD5B047DE64806C64BE4CB081E9C65E5975BD872D077B4646440F8A522488FB778B32088E9D687FB619AFDA0A67DF491C39BE21F7C07CB7A2D78DD91DAE63CF00277B957F0169DDA9BEABF7811535CBBFB1AFC796F1840459E5439D8477D452DF3E360FACEA9A85431952CECD10B2E9A93B5ABDC0B58136CF68333BB8C6713141A86C8F36F0DE01FE3D08BD2E035EF5AF89CB92D61E6052574A64EE87C1509AA23AEBF690E17665501C94ACCE9F29DE0EEBE1899FE7E347B495CA7298E2F582ACBDC3FAC5D9C7D7B4D9ECA6E64B98B7",
	mem_init0 => "D65BF61B4B2870E5A2C0BF25343DE6BD1596CDF7DA3FA8524BC36507319B38FE5639EA708916B6DA472C8CE4629BCA3AF705C07C512984A7688DE2287D0E61C10F6CB2D99FBC7638B9B65C1151415A67CC15D023AAF4697682F2FACEF522454096D396D39A6F96FE23C15E090897D00598479455C125907D204CE407FAC0530BFCC6FA5A1B2A3E4C7F6764D986CE987787FD2055248A68A7866D4DD641B1295A34A4ED054F529530028E5945586CB8EAD544E2D027E36BA9183512EB8871F2D5075EE337C07A574A350510110F9FD040666DA1FD412EA5E321F7960C111F12AC26D7F6A01A7398955987D3986EB25ECE5A827B694B7141FF145DA2BB2BBE7292",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a243_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a243_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a243_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y36_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a227\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "EA2543DC2ED1F2939996B2143D768935F0FDEE645254D0337ED4C8E2B1CB2EE407BF79618ECAAB597B647D3EA774A45F37EBA1A0522C3C28B06E10A760B1D5C6A4CFD43C4446A105F340C1BFA88E14BEE21D7B58DDA60842B794876710E4C0F4A77A0F3D1C15A28159B66320942D5AD184DB3D728F6180C423EAF3ADBB396925F763848A91B7E71D1EE010895914D1E39DB75EB57FC1E0E16831507FB9891429DEF43E08F37E98045879D539EAFC18C4735FFFE9747411F3F6E878D6A2F02551C683823989A1CFFAC2ACF63F267214DEC1DB2D09FBD703F93B8CFBB8E5F30E0B18119C095AEDB424192C1C275C5C1015779F8CCD40B4AE29DB5A1BB5FB5FFD22",
	mem_init2 => "121C4F7A793516FDFB381D60EECC71176B04CAA29BB164BBF152E42119F2D6815F6A49F29F4475007C0002864500658FB5A25A2043ACB76017032DC8D26BD3BA2C636AB9670A7ADF173B8C57DBD51B14E2962174DC5C5F2539915A76BFF6BBB2C4C7305BFFD368B432ECAF71FCA733DB12709DF44A21F4998A849C35766DADFCC6543DBC495757C3823D62EE544FF81004CF340E7C53917B3E305ED442E298AD627E1F3D59996FD4EF2B40ABBD829F464BAB6E59D17ADE524EA480C050955DD2E1823A68EA7D0E993FD7CAEA77AD4A8911D7BF0A3E0978CE9FCB9FF50E97FE76D6D0C2CF80D8C5566C554BDEE7D2294FF1E5853353FDECB8412CC60C1DE02925",
	mem_init1 => "1D99013BB8A35D5B4E83CB87721A3224E9B7551D7BB29FCAEFE414BC0419E327673F8F43C5E21245A4A815B835D05C8ADAB6C9D6F1C6D01A9C1F632D19E4E52CF3417B1B661508F70AC10626CA19E2A2195F068D109BCD7BE84B52154E3FE7E37E2FDBB228CBCDDFAB49EE596A3B38FFE4B5A5C13917CC2B698EFB53AE13E5D24B8D8059B24E99D1E7317CD2FBADA06B27B74FFED84CE2D30954A28969DBA08BE55D64808E1C6D2A717D6B7B33885B6B1B0CFC19A3588E94236B639DAA1DE989A60F40F7ADC12966BF1208BA862BF4563BFFEAA9CDDA6F0ED72DB4B6085A11C73F745781373687F500D27DEE788D2E821E50C5D767EA8ADF01BDF24339EE1DD8",
	mem_init0 => "ABB6CADC4108D4AC8FDA43D3A6299C208C68E9ABB2A66E2517616828B88CBFF5BCD5ADDB1C13F29F2795DFE7D63BC4788ECC7C5F28D0F1057F082C1884243F31B5BEF5D3536631DEF0BF34C5D0F3C029F2BAF2536F1133B00B32B37BF7C9F5E6FB8C0B25FCA8D5293E534973B65033911330066569C0DD2E2EAEC9F97BD380F9613E9A481FD9E6758334923195B81D1C6DC975ADD2C16F3B85FDDF307855322191E94AC6380656A9163AE4DC400B754AE502490294573E4FB2C6ABCA0968BD8CB47C7F80458DE9F730BBD80187FEEBEE67289F96C7FD1107B999E1EC5F1DE3D403192742B6A6BA556E19170D5D9A321F2A9931731D2E4EB6518ACDC9DD682AC4",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a227_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a227_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a227_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y38_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a211\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00DECD0D00D094F00E0BA004C9F74191F0C6AA9A01BCC02622A64CC88A3CF91F2D1EAE2669BABECBBE0501A32865C19C9E70C713641F5D7EF585079425DF9D714148DC8ACEC186FCA5817A4DE8096CD5C7340BE0579801357F5712205B8EF0AA80FD7CB7F0B56A0C19A2A1E727DA9F16539B077D52BD084EC9483EE8C62910CEC5CEDE4428CD99DBFD23849CA391CA04F73B60CEC0A078F33962B2C6B2CFB2E8C99A61C7D02ECD773B96DDE67076AC8D0C1E21489422A5B22009C24E17D34BE433156986FF564A25592D04F752FA6D4FDFEB5040DC47DFD3548826D907859DC10DB8BA3013927A968BB747DC0E0CAF00479BCD2AD02ED4EC08A79BC92F5DB66C",
	mem_init2 => "99F7798B57EBCE502BDE22B5C712A984D8652246EE057763AA93376A76CFABA99419873365E84460A3AC2FD51C405494F5747B2D934D56CE8B8B4B36FC7800F5E2F679F70C8FF64F84D1BF79814535A66F62E195E6764E2E9929FF4BE61E7EF4F50691A1C46F082A22C2F436B2BD47333EF5B3388D9EA10DD0CDE828466904325CB17AB8E5F38D918A44D353A7096FC1A35215749E5F691A5A24066DE3E5EA0E546D37A1B552EA4B6D1C4395875C260610FCD747025D5B8653C937265219386853B83E5CB3827F4F645FB548FC56FEC38FB4F9E5B47FA37643696A52BC45F554E1CEC70B1D1503B3572493E20DB0E9BC527DEBE6E850A10F6808439D237550AC",
	mem_init1 => "F39489FF2A649D0B77FB70CA11FB221E4FD561929BFC3D028FAFC4B44FA363B37F59D6B6EE0B7D5DE7E3A06ABD03AD57B7093FA32F366F2AE245F5DC2C459E2A42906729569F7A96DBE4406A87FF7E5BFFCF23A911D2103D93C1E497948F39D8CA46169DE16CA8838D4C3C788006873F4FAF643CF7AD179D60BB5D6B2789A05B5C72264E050E8413372642688974BBE4F4CAC9FFCE19840AD35700EFD27FBAA6E6FF5A561D26F99A75622F5BC2FA177F8B334B6D285F9BAB0F66FE1B750E1B3696C9C13B3533FB89F702125B8BF05E6BF1E9F87128C0B7FFC52D38243825CC9115608E688AA429CB5B9A23082AF0A5A5A7373E90263A384477CF5CC84F2629B5",
	mem_init0 => "05CC64D3BA354E31A11E64CC2A46B6077DB850AFC4CBC274A7FB19E167075A4ED58B6FAC0C2EA7DB7E281963699E2944CDE07D9D601A638A7D3F9B28918F677EC60812C4BE78D655098057ADB1501CEF1FDAEDA778AD2E21B8FC72BBF558EDBC26F28FA3C455FFD5F8BDE389CDFCCB15D8318403A7CAB5D946F22E53CA8465DB65F98C5180E33BA3D13DB26466A735AA573677068E4EC1287A63E154431CA4EB342743C34CE7CAB7C931BAB1E227AD1AEB8FAD979BF7EAF7E9D9929247468D24BAD8680242098D0EA0B95154D39FDE8D81BC1723EB9278A991379670FE9C00DB7066E7D5A0044909F9DCAB0CD9B65CA09F8F479E7F6627ACA41E4103538CD1C8",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a211_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a211_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a211_PORTADATAOUT_bus\);

-- Location: LABCELL_X37_Y34_N24
\aud_mono~56\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~56_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a211~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1)) 
-- # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a243~portadataout\) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a211~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a195~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a227~portadataout\))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a211~portadataout\ & ( 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a243~portadataout\) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a211~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a195~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a227~portadataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111000000110000001101000100011101111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a195~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a243~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a227~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a211~portadataout\,
	combout => \aud_mono~56_combout\);

-- Location: LABCELL_X37_Y34_N9
\aud_mono~59\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~59_combout\ = ( \aud_mono~56_combout\ & ( ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ((\aud_mono~58_combout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & (\aud_mono~57_combout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3)) ) ) # ( !\aud_mono~56_combout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- ((\aud_mono~58_combout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & (\aud_mono~57_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000000101000101001010111110111110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(3),
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	datac => \ALT_INV_aud_mono~57_combout\,
	datad => \ALT_INV_aud_mono~58_combout\,
	dataf => \ALT_INV_aud_mono~56_combout\,
	combout => \aud_mono~59_combout\);

-- Location: M10K_X41_Y20_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a275\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "D7CC1280538FB9FED542393BDE05DCC38AB712DFDF136BCAC9A2B6EAE862D48A13B7FDCD9D0343B3EBF8273C3B1B0C3D51A16D20A2BAB5C672958A2094169FB0CC55814B2C033CECD3DEDCB594A769BF689553B5A83D425E1B483D5803B1B8BE9BBBC4FEA46906EC596CB5D31E1A52CE5A76D3C0A7EF4606220067D361A2F1F1F661F332AB35A391C4E6BC8D6A56ED551949D440F91B51D60A3911C6FCE6138826A6C3198EA5C5D716EBFFD4CFFD5063D313B113F1618AAB25879C77D1869FD5AFC4480C5A4171E51E255E5DC7CA7DACF88A16784C81CCE321839DB3B6352613C66FF76C188DB194F41C9C7FAF8E1A0F390E6F96E663B05C8746B8442BDF5893",
	mem_init2 => "F8950D44CF430B2AD1221C2FFC00A110CA6073C5FA2B89AF416EEBA2E2BB5B5E3FDB87163A361F69C4FB8AEFF1C2BE6840DDEFB414D858D909A38C7BB5B30BF624E47A1446E330B5703EE887CAAAEBCD2D9273C22D20BF01FACFF04AD3B40B7092CF88326E1DDE2C78AE3D581F7ABF070242AD8FE390487B42BF8CBAC98C2850A8B1D922675440B94F92B74BB38B359F19BC26DBAF2F9AE9BA27EA484C1CEAA8771DA2874ACC20F7EC2E19D6A40FEC8FE4D73A749B6754C25E7D0D9357A02E97339927D0709C6A792DEBC488DF50D5B2C8F53285D7E81122CBE8042E684E31DFFF8535224D6FA3690B9DAE800FB94C91E2ED38123000177F9E540DFB18E566BB",
	mem_init1 => "7F39B62F1BCEC251635A9A512A459C0E364D0A205DA8226D60CDF9283D63107CA5E524610188242C065744CB0E83D2EF2C9A0A214650F6299F36EA190D723BC517872470738693A9C5CA1F8F916B5A3879C35FE39495B86C6396B0FA49E3BD55448B6D0AC0382F1A2EFA33BCDD487EED633E6D29571A61B8E6D9448A87FC5F90D86DC94BE01C795C0D4DED7A0718DDDB8BC9CB025DD5ECDA9B43C2A53CC467898613F38D6E59AAD892AC9E8BE3CC215DC8FCF741946F0421A99E09BC631599B44A7B71761C18377CFE89FA6028458D4ACB12952FBD99D279FD22CA687217F401D859BCE2B22D647D2ACD8C5863BFCA4E80551ADE00ED30AAA053761305CFF964",
	mem_init0 => "A44CC1497FA8868E03BF7EC0FDA63CDABB1EDC931C7F383065D38DCF36694B81E2EBE8214F6500CCC7F69489F554E1269E3493FB998F425092E3BC55500E95E4738273337F410BADCA9039ADDE30B00B40D54A7E5E59D2E425A94569DB64182010F9D0D5E34F5E58658C0F77110169ADD672F8CF01611636642ACC87FC603443DB19295A285A4C1C05DD7B59ABB86B91BCF3984C2D3D94D5AF9CC9B688A874EE7501F31DFB37832C7B3090A5EDA5483F3DE0FF6FB3F2CD4EF052CB733279415BF8F5A15293D7AF4C2D52565C41DCF07A014BAF240924EC57698B043CADEF380F944B59409CE48E00F918F6A16A2A25A2E791B887E1F5DA8FD128FE57788EF0D9",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a275_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a275_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a275_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y22_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a291\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "858344D524801C98760F11F53401B7E86C981CB28E905B8A408E80377A16CB2CDA537A6A0AB152AC69075CE69BD3DBCC5B6A7EA5E92132E906F6F3DB1F03CBAAEE011A4EC4EC51100637FF4A7DC9DDE492551B860EE55C29773FB42CF6E6A7FC51E150656A1CACED500F6999E8496D3D62A6B745CE22999ECA5FB55B444B064170840CF3FC4C087702F8E6A01E181A6D68CCA8594002591BFB865DE38597D825E85E412734E8E9988CB9835E62B8DBF0A0C894834FBC24D6A488D671F7E13FA42B2600928CB922A585C6281CAD275E8005C7E5BD5A85B5F079A1D3E8B70AD97E380F996DFEAFFC42E31215A6AE8C3C464E9B2FDE4CC2262EFC2DD31BD0BA759A",
	mem_init2 => "4210D53451A984C31848D87DA74B01E3BE5B7AF08285F89229826ADB7C1D2C77AB790F26260B612611C9759C54D42F1F58C2CD792D3D74CC471F3B6D98E9AFBB72EC1DEED7597BA5FC0A6706C863C178E5FF6BCD0E98912065A69AE1466A8DCDEDD0612CEFC91A92989F37EA5A31AB82996316F6B34856BCDA35369BC9CFDF0B446B80BB7EAE58A5649194794462288AECC547EF4DD3CE93837B23692386079E1DFD075146B0082CD796D3B331F42AA52DA4306E272482D749C9F164F525680BF7673E973B9FC57EE3559132686AF713C3B6B1293C615A41EAAE7C7A81E869A0F276911E4201328741FB6615D0E7A527AB15E736D45E1DD2519CF4CCF4D73C69",
	mem_init1 => "21CA9DA2C1A22CB8C314272626D8846506404C2531667161C62C399F98C5A6E702F7FCEDF0BF5A524FC3B2DB3A3FB77A3DDE13014583DEBBAE8B0D96C0B50CF153449C1E89B13272C59F4A7DDBC3AC710A0FF18726F9B7CEAD0C06D0E57AEE78D4284F318ED715D0B13A543E0391D7F423B63CEC5F502E8CF70DC7FD01C0E484D5EF9EFE43FB8DF3F8A7399577BC6322EC9A1BA901BC2BBA9B873EE3925C327DC6B626FB783D448C833AF0DD99EBA8321CEF91846C5B7A10C3AE58954B0E979E77184E50503B1F22ACC8D5732B513DE6360F2304EFE1AB5FEB350152F27BD47A6B0C8A4116DA797AA3E4CA1D0BBED5B40F88DD78C3C11F060C8ABB2C652328AC",
	mem_init0 => "CF23278C0FEB189F6ADB61CA4CA1C7E85855A2FE281CCF1900E20E3BDF53264A57015D454CCBD1BCDC70689417CDF77FEA48B46C7FE68AE23A44A48E3D1515EFDB96FFAB2680269A585BEE70D9A8BB94499A4CD7E17B802E829CBCE345038A6351259DE9A66857A43F2DDD693C332617C3CA517B71356CA7D9C4B21950887FCB6829E752EF17620811316642AB551B182C0EBED7CF7C2A17E909F76B269C22F709298AF7C8286164D00DB1973B35F192EE12CE3CC48C174060BC24EC7A8114D374594DACC5A5E093C2579A9BE689983E1881E92A4DA9D67244DC5F57E05C4A5895CE7DC0D59314652E7E976F81B670D18CFA2995042F72AB20BA8B07B06ACAD4",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a291_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a291_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a291_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y21_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a259\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "12EDFCB92726EDEB8E5A5264DEAFA49BA54BDECD853BC689AFE0431022FFFC01BB3ECF698E79858CB3A616873BF0B8DF5D2FB7713869834BD768102E2420DF390DC608FCCAF5C5BDABF5987EBE9EB86BB43CE50155A8AF4EEDC10B500270B3E6BDF52234E3D03DA7E76DE357DA93E32D4AD369C6A96475CF42D1F283032197128BBEC6D52D5354B5C677B5461B32126284F49C05B337B5F8796C366E11CD29B962AD98133BA2156630475A1A9C6445972B919A3B909DB7E8059BFB4A37E093269ADA544BF189602C13448AC9C9872E19E9F7C04A6D3E3C7C241C2CAE31673F25A4271902E2386221E631EE417AE4A3DDB3A7ED8B3E839C97DA560820B7AEB558",
	mem_init2 => "594F333F722C3C013EA4C1DD514FE8A1FCDDE876C02C4E3FAA6A1B42EB5405233644B2806B0C73B573C6BAF10FFA05664F3FBC3A4C65D17B7F55BC9A5601BC8DD6890233A4A930115D1E8897507B509216E529327D658FCB2383F59BDB1DCCA6B235D2F9562896C8D887372535438C738DBBAEE4CDC095BE3F3E9E982BB9B6232E1D49C59A8A0B04C163A86EEC8D9853B382D4E241ADD765F921807D9DE4CF3DCF1297AD9534C4E384F8A4ECA5752370663EABC52DEF47C47E95C9CDC047A2D048DF74202443EE01F4A45B180E904A8433F43E8E009CDDE8B45DB969442118654F88CF905CC5868D375AFE3C17856B2F7B7C7F1A2012EFADC1F211BF4AA00760",
	mem_init1 => "2F3D865E1BF997B7C30E33062396CBA4EEA3AD40135F87E5790289200093B806F62331F6122466A317249C32261724AE0F2C2EE658BD787EDA5331CCB390400B4FC88781DDE74743DA4034F4B6EEE5DC8CA9695A858F2B37E1316E292CE9A0F13BB6D75444C6499E137669AA0A9E7A66C2052716B6025078C1B84DD3C9BE83988CA25A77B6CEA147F0436D1AB51DFB916E7D9B466E86FDA18F3D8B85BFF5C66A3C82536E4EC7F19C20B8DB3F505D81AFF6A04B6E5DBF1C04E327A955201BB2828D4E5ADD9060CCE316A2F2E7A042CF2D1EC7AC3F90B8A3E93E702EB2E9954EF0D193118A92693A8CCFF968B493554EADD642BEC608A7FD736A41FFCAADBE6F07",
	mem_init0 => "E0F5D61612C86D3756A6C298EFCFE146C098F5E920130973922E90CE5F8D7B990210F398D3CBC925CD3E02CEC5BAD31E06268A0CA322731DD9F55428F9BBC4177F51CECB4C6C5BCF42FCCBE7366C8DF4303E93236A40E80977F1B00A1032298BC310E29B657934F80AB1CC3537BA00637BFF60B6B7EEF6C3748E7A03E4CAB02814AD7FAFFBE8F62924FEFA9EF29C27BBB6595AFDD834807E97D5C3CC815D6AD0F85BF600208AA7D6CCF10BCAB9A7CA560A14328A7692114CF0F0C7A513B72AE1301F1E1A65495ED0BFC9F59D4DAB75ED1EC80BC9C0567F1480FE16340FD149435C258459251E578F7AACF75217E43330A6EB07BDEB1C9AE18DFC068A84161838",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a259_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a259_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a259_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y20_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a307\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "9E94725C037B1B8509A1C79741C1AC4BAF3774A07D860C3907EAEEF0DB40E4D6658D4F1042A615CE0CE69755A034A50E1D51B9E26E059EFCFA35590CA775CAA890809F534A39DE0C8F5DABFBA6787A83877380FB0B5ACCC884A6D7D2FE6FCA5AA42B2262A4B5E8D41992014DA1DD8E35895A859F7364DAD39A660DBEC435FCF35FA3FE6554682FB12A1E4B3DF51CBF3A9D122AF98DE25C1E293C52A99956E156CA674F21FAA8CDFBF0F0BCC142E49D39F1CFABC5D7591B84DF9D217C25CFC51B210556A2308B8008A8A144ACD60C8EA47A274C9C2C5754CEFD8CB9B18000C25CDCEF511EB5982FF02278C7E15CAF88EFD0FFC3566035F69036AA5151F4654753",
	mem_init2 => "BA5510EEA28D5C6EC134395224EAE60825B7EB369658D7B4AF5C3437D6BC6632A2CA816A5D632E550A6D5C6A6C5F7A78DE75302355D19BBB8E19B3211D4F0B8E54171AC6F20DB848F82FC87651549BF7F47792D9DE3260C05AA864A29FD2683FDD415E2EC017681B0340740B262FC0BCB03E0958CD6650B52A137C446D7B1BE46A0E59A3E7B310322E7BFD68B93A00E7A21FAB6EC235B77A095DCC873A292B1E83E5CD8F8213170462965C7E091A7BC1EB34B3C7A6C4BC1902294C8B117AFB17D2369165A52C6708A9A2F871C635A9075A51A48FDC28939D81D529432256B2A8584A2DF15E939A365ACFCE935A6895DE387128C7625D49B36C2F793D95D10D56",
	mem_init1 => "F9304547C0D9AEA26F67E60EDDF6878E1845C9A22BB029B8426ED61A19ED1346DFB3A015DC48220197AAAF098400C66DA0C19C6FFD1B516B0FF3AD3555A6119D3E2BAB5AA9210BC6AB5E239EBD17A110DA90CE0DFE3849788993B9C6BB8D5DB595905E16CB94A127D1DA6C4C52B4DA21425D6511C0D52D52BC44F5FBA84C56EB53216E3C59329A2FD08D784D74F8E202D44F6FFE1BF5B038E08D16857814931A426CCA7FEA0A9B6D6AB431229B176E60E64173248BD1A760B2B549ABBDB157B43C2DA83360F8D6FB64704D2C69F7787E9DDA8C530E6CEC2733909D576C42EE22DDCE812872F69F4EEB5C4EC473FA772F095A701A95F824B12CAEB9FADFA18B15",
	mem_init0 => "61A6DF80CEEE0D0B2F8DBCBAC1A5FAC4537F48FBA44992001523B768EF79AA908D0BEB2E14951923AE11AF304616D27C0A1B05882FDFBF4552366E8C32A89894B1B35A16FF5F414B0387E414AC1D7C170FA285B35B1D21134E0E34A5E9FFFB405922EB57E54D1DC8DE4C442CF81F55309B0F3D258BD1D3785C46494005EEE0FC2C512D90317A54075DEDDB6144BEB274DFC8A74E852F5449FA867B9E10F549A9FD2FF78A9918364BE46149DA1F1A35EAD5FDE46DF8A09DFD7B79EFF4E03D818216750C43E48E5E4B62BCEB8818A756C05872B6BA7D23A66F73808D8A2B3AD010905F1608FDCA1E8CC5D3A4EBDAB13EE7B38C3FC6A2A6845F1CAED745D701EAD4",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a307_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a307_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a307_PORTADATAOUT_bus\);

-- Location: MLABCELL_X47_Y23_N36
\aud_mono~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~51_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a259~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a307~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a291~portadataout\)))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a275~portadataout\))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a259~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a307~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a291~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a275~portadataout\))) ) ) ) # ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a259~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a307~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a291~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a275~portadataout\ & (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a259~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a307~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a291~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a275~portadataout\ & (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100110100001101110000010011000111111101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a275~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a291~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a259~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a307~portadataout\,
	combout => \aud_mono~51_combout\);

-- Location: M10K_X38_Y23_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a451\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "F8E04C223A17AB91FE994A8080E9CF8DF6C5B2130DF90A911893519A74805CEC7313CD24166346A651E7994ECBC0E5E772038982018313FC5628E106B0AE3838FB972656DDBC35E0A9C6B3F4A3FEBDC199273B491F101B83100B131FB72149C0F4BDEEEF37DBB98BBA67641E05FD170A2B98CB89E0A8C4717DB0216AA579E4F2EB498048A8152139BE635A4F51CE29F0A8AFDCD9CEC5105C6079CF1541DF7EA21BCA59375BD744407555225B5CBC7A33B8F5407775B1F207A759781061E323DC10041D4210D961E75758C4D38E76DAD4974EAF5BCC5155F8B0665C862D581A59ADF17D75B86DF1F76719BFCB7382D0D8A6288E8D494B9D3123FE614F75CB0B39",
	mem_init2 => "FE4C11F147F6AA586648478A5113DF693C257E32554FD6560E2C7C7DB003F0627DBC762EECCDBED4DEE5835BF96616DEE0A6CF8B416B55553A0ACB668262C058F8C17EF741A82F9E87F836F130738657E7E07EB52D0F4B505BB378D42DBDD8D7924EF86C02CEAE3855E32BB91093EE6EA21B5503D55AF6B093D3E41AE0B7918DB036A5897D79D207CF93C0F3B54347275A6D58D0E2BFF97D6F82C6FB46A6D8AAFAE23BD948BF4070D4A3C2C9B8A6873A63B5546FF577D84D98E557B0E13675C5636BD0568A21C87C4C91A4082A8BF4C211EC5D46C7A33696A8CCDFB1B1BA102698FE1DE8D49566673450F3CCE0DE6BFF3827396E9241DBA5088F6F415AE929CC",
	mem_init1 => "E6CE305C1160ACE8C53C083AD7DC56DE816E3AC0641ACBDAE7F83327AB7FFAD2BB913380F4A4F564B51EA05511D0ECD5E02E5DB7394E673D5882B2F0581ABF13C1A8575A3A7FA52032DFEF9C3FCABD933BE976F99323C633EAB078F4AC40C65943955BC84119C967B10BB49D3844EA2E65667547391974453F0EEAE56B12B0BAB4A571A3252289526D3C8DC3D4406B091C4687E84D935BA3D78F3497559021CD448B649D5C52A9D9D4864494C21569EAD77420582B7C003CED9E6A1DCBD4EC7A433A1573C5B1509AFE055D5727BF8B015C6EC22C556AA91BFF5FCEA0385C43BA4BD193A2DF4E6C5D10F273EEBD3BFDEC31F765DF0D823E8127B94C67F9AA6263",
	mem_init0 => "A3E012E2E2C2DF6909A6390F94C1F065B18A9676583EB18C9121845D3AFE8F2C0BFDE92945B11D4E9DE8E0319671F0C0F3AB1979D2CF17888763EFB26CEA26C2709B8DE2A4E2761EADD00DB97F9FF9ADE69795C860FD444216D2C9191E0770E2B3E0E8DBE86C6165DCCCC616C1539EDDC7CAA934DE0E73919E8A82058D663A6A6D3D79030E905979728DF86505102B4FFB3E06653B9C3EA9169FCC18A35469936907D98B785BA554975189ED389A1D304E143936101CC654BF30CE2176A1B20A799F385BA9294690747F0A931F70FF8B897E32B9556ACE9FF280F703970BE2B4049FCD1E12360C5F903CBA34A2FB5611B85F93A7CE833CE9CCE9F7D290391A29",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a451_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a451_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a451_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y46_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a465\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002513340000000C033889DE8932A0D0003C603008121000834F802081780A00000000000000000000000C02106160FA760F185A513E1B1262D513540C8C606626D93CE9DC0EEDE4104DCE2D490BBA6BF124AA31A9683B0340B917E8F1A7F4D3984888C35B7B3D1A3CB512BA8DC667784336D7A72BC4573932DEAD43C9AAC1FFAEBDE2DEEFCEF24689F3C003B9F41C6116F8695DB33215FFDF4EF1EA3815A3D55C",
	mem_init1 => "2C239032D5D647D97DB0D659DC7BD2F763203AB5E4F9D15D5BADEA99EC1E65C51E49624CE31594226F70F624AF636CB910107F34BAABA7BADFC84010688F27C4C6AEA2B153F6C4BC01D629FE98C88504A00D49E1F773F95E53DF9A524BCE18D2AD66CC49193663C237E5C0CFA5D8F3A55CD1784B63AB24A164A962DE71C25096B02AF933573C4F2D926F46D3979486108805B828E46933E990CD9BA520580295432FFEDDBEC9317DB364D92BEB3B40E5872DC057A8F2EE706491DFD3B820C1538C0AA8F532309EA5A4F11FB3820594E12F1777FB32F9AAE20718637761E96E1236C30996953D019015EDED646E52336557152666275B178592FBF2B45C6E2A91",
	mem_init0 => "0B01D0F0B986373328F7F37A1B3FEF42EBFB3D2C1563C6D0AE29B46765AEBA0E74B664B419C490B3D19248A1BF0FBE901AD7A51B8ED778265CA94899F9BC12417E9654B607F13F28C4F2363D72C3747F062449BCD2EA6ECF332373BAB78BD4A770CEACA1ED4F8C8065CE4747371F712C50C06097FA33B5D10EB663D646EA03C65AB06A63C499B9948B603094369D62FB3E39F1A0A78405410CD50502D75B1B76621FFCF1155A569F28181202ABE4FB732C3F860210DF391FF0AAB18493A8C572F9AFC45F38890BFEBF7BF066F5EF10DCB78A8B918B32C73F03D2FF138B3FD5B8D6698CA030819CDBA95B979AE6500BAF56CE69911A412EC5CF336256879176CE",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a465_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a465_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a465_PORTADATAOUT_bus\);

-- Location: LABCELL_X45_Y27_N33
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w3_n7_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w3_n7_mux_dataout~0_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a467\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a451~portadataout\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)))) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a467\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a451~portadataout\ & !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000000010111110000000000001010000000000101111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a451~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a467\,
	combout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w3_n7_mux_dataout~0_combout\);

-- Location: M10K_X26_Y4_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a339\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "70CD955FF0931374868B1C34644E1E1BB8DF13A3764F60EB9E0F22763C7EF565B79EA41C137BEBFF0DF6CD90C768BCD6AFC0C59FFAEBAD1866003CDE747BA67A93A5B7502BD69D7F5F913B119A3F957B985D00F5053A2A850609BC4E345ABD8EFA0338154109F1FDA65A6A44D0D56252B9FBC22A9C72854EDA88754AB44836F956D3B13F9D5E117058088A6BA6B7BA27A975ED2005A3D6878BDBB46E729CE83DCDE59CD903B2B780AF862215FDEFD164EECC571D2DA2715B1B99ED7CEAD4F0979E2B4B10104E38937A89082C7816A3CB2E0CA25FCEDE8F3137AE338E988EBFF241D40E422E74BF49B36B4829186A73AC42713B3B5BEA7A477CB6261BD5C0982E",
	mem_init2 => "90C8631A2A7704D85C6BBE9101FE9DBC06319BD5E040A6D37F1C7D51DA9FE8354D08CF2341AFB6DEDD63CE58A505E89F86CB3A7110AAB1FB13EF7E2F711CD0443BE94E6D098C3DE29E196F5B0ADB803970205B068CA2F5A680E1A70E8234DC6A3A83304DB7ACE453090F6AA6B7AD6CC29205A9AE95BD2C6D16FE687E46A7D5730BA09B176697E2009028923ABDE8FE3CDE7B48D7295096D16F5D2C5B9AEAFCB9D5A64195432F122AE503776B6EE7B8990D3A417300A827272D613654DDB343D3DAB36C7C138B04291D1D48793618B7ACFCB7D298D53851D760D9D3F7BC02B1A6510281F0C095D006DD177075BBB6B2822C26AA90DC93184BB8F561C8991C3FE9",
	mem_init1 => "B9ED61CCD6381175B9EE4BB22E8F6A155C19F572F3A12ADCE1EF0D2B035A84E956E675C6F92BFBB46D372B2B6A5469E0B882CC108B023EBD622181BAA2CEA182CA502E2FAE16DC00021713C28471290860818979E19C3571EEAD68EC47376FC8E69576330D5C3B5041BAE87B80DBE974F72DF7E6E7F28C90B08A92AA21B15D764F4435D208D7493614C15850AA71C5203AF6FDFB44B479B69B66C0CD2782A411D00B9FE79203FA7E746B3A1B6299D4984CBEDA426083773CBDA453FC8D499F0214818F9DE88A9C7AA9BD4FDD96AB79C954751A13D1648EA583337240382F2597A365ECEB2EBB1AF5B679024B7939585EB9402E3929D6E2FE74D6DCAD1B9E166F",
	mem_init0 => "FA31D86BA446EFE7368C6A418FDDB0994AF3DF4AFF0A4387EAD8E585BF4038B6C23E28C4570C54B63658267C3E477FFC06DAF300336D4776F19A92EF24EBCF34D496A10865541EB39A2A16EF194E0D86990B9E8AC31D535D4FE5050ED0C95B5FB3F5F6AF74041CB06B91EB26B168A4F44A74B523671271BB993E7AEB268DEE403DC39974FCB4B84A0BE6FE1F3B482D9013F5539D234ED2B132C1B5C33E8DCBAC151653E46BF776C53CDB943FE25EDD20139E33BEDE11BC0890F38F41361B241CA12DF560BC47A038CB4B9D75ED86E9F229172D015B062A8C51698199FDC611EFF1D6C209C419E870494DB2428046B49F90CE4B96B7467E48F79619C2605C437E",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a339_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a339_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a339_PORTADATAOUT_bus\);

-- Location: M10K_X5_Y5_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a355\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "C541E256CF83B34E3D202B0B80BEE3297449DA087AE32BBAE00A833DFE3B0270AE39DDAB85046B2884BA4928A163CC4212B65C33A51DA242352ACE50135CD01DB16CDB7A93A3A2BE552C5EE791B5A85AF843170661F37DECB586BE8B342D9B4460536DEE3A2CD5004AE23A88C983D160F7CB80D400D010E8AFF2C16214001FFE0A284D267090C5D62C2870783606E5B06813F18BE86C6648C4CDB968BD043D22BE91CCFB04644C4A6C335C64FC7D6ED3335CC920ED3F0D983D7EF0DB183541CFB20E7E6394B513140D090A385C48BC868D40ACADB11085FE1A2A38A8DE47C520D3D1001EF0B9A2CC86409A333582231351C9CB28C23CC9948F0C3D38DFF5C683",
	mem_init2 => "A57C2B57599BDFE6FE15073AB5B27CCFFE7BD6057D743FE203092237FAD84512D27D25F39484E8B5A7E3589A6CBE1A5921EA6AF6545B535FD9D0674A7DB44BBF5C4AE110FA3661FA908F4A063CB3453F302E167D899F402861E999385E0E6EEEF3590DFFE896A81BC973F59C4DEFEE2AA36E63A3A5CE64B39126EE2592EA6B6037988EFA57DC5C0023B11AFC8C202F1E2ECFC96987C9CA71E52F539DBD66B61869D81A4795A002E13EC12FAC2EFF5F80D810AADECB5D149BA97FAAB5FFDBF6C0B126A929634F1A893F872C054549C7D0BC68D527AD929412840C68E005E8993AF85D3991A367041AB2AEF9D21E6C0084FB7BAF4BC19AABF01437EBE591CCE47C",
	mem_init1 => "590CEC88C6C83138DD25AA660D463905DC0D9AB48C7255D1155CE56AC1E2D6F9F495379D4BF4F2DAC921E5113484FAFBDA9A0A75A18F9A6AB624E5188EC55B8B17F435AFDFBEB009AFBD2432D1430C0F8022ECADAC521A89355C577BCA16F9A257B3B16ED61ED5953EC75400233C9EA6EE4302D4E6816A26D12994AA276C95A9F4A8EB2C4F811AB6876D0372E59CFE85BC6E1D7F661943F260E3596F95EAD3B76136DE6D163DC44D1B69815BAE7E0EF79A47D51D89600BF2B96F35E0930FB824E9B5B8619AF61CE2B7E2E12B47E96FFF6D2B215247B07F4E9273BE0908311D792E046993C4F4A1F015DD226BB30436F907F87A68F4B882304545603479777E4F",
	mem_init0 => "F5C5500A47360B25D0F64C6E2F7E29C8796CCBF38A48DDB9DC1C2BA551A9BDBE6FBFF2E72847C872BEC0D7DE5F7800C70AE9F3041EC67ED266F38FCB162ACDF315A7B309EF8F8CDA35FD54491CFD263DBEB905023E9E31F51E77457A4CD91A61FA18108344066A6B3AB67D3D0C5CAF5F7186E535F119DDD1059EB64024B2D3A9699573191A27E3B89F47A26697380B74CA1E775E1792909D0041A9EDF1785752B76213F4019240AFDBB5F15287DEFBF251D6EEF2C26433265244FC25362AEFCF65B217B6AF9A3D33EF74A6D976CC8FB9450AF61EC86A18274801C9B7E5E5B05ABD77347219E27A53BE0FD141BD388A69C682F94AB9F7B414ECAA6FDEC62BD2DF",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a355_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a355_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a355_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y3_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a371\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "A28CEE42FDA966AC86F4DF7FCB38F623BDA1ACC3E39BDB65DEB975D5F9660B879DD51F58C49905DB4935E988131A7941DA37FB832062A4C21813EC13CCDA3074E222B7B5B00530F2D5E87008DC94B13AB74EC6B1E2442CF653DEFF365F1DB898B5F21E8A0C97F20D2975D1EE8EC01132DA407A9305C552B37AA8396E85C8892C17EBE73AAF26B539CE6D0D045CFDBBEAE6E38B88AF3C2FD1A52D09D55BD578C876C8A8674E8F311F235F0122F4A8D575A23C6055C2C9A7E5638DC52418EF3B0B420CF7ACDD110DC65B6D440E76B76899AA9D17A3FDF173FA15B5963AF3D898E4C4F530355C174103B37F23480ECDBE3538B348450815D12D6834C12D53632240",
	mem_init2 => "BC8CAF5B9F459071C983E1D24EBDF1FB696C55A6870B41CD075F769775C289D5FDD3783796B81F3CF2BF0055C56BF5E42A489C0636E3A191DC4D0574B1C26BD1B105798049CCDF696ED7E22202718D34BE67D26283B4A7FE71E50323F67058C1B9C14A01DB4FA5C22D273E400F8696FC3DC28E45D39D2294561C0EB44156EFECA900A33E1865E3DA575CE45C8FA42DEB86FB66AFFB169BC9A007F567047D20220DE617DECE4D4F6BD49C7820D717B7BAD76377BC2045B9985D94C72061A5EDF6800DA85EEE0E5845877559F3B6181DEA03E4AD9B25A5418205F3ECC09B2466488AE86DBA8B3406022F425E7926318448B6A443D923021BAE90B55D7A7E2C69EE",
	mem_init1 => "79F9A78FF4032A620AEFB45BC2D15D6009276707CA2072EA0975222B42D509368D13A882059CA8EA29289FC90108E35E27A4869A54217F178881AE0F187CBC5E7EBC1B51B140A339713C6BA6F691FA67940FCF12C4EB22CFF3F9B3CA67F58993375FA9739949051B673E80DC2ADFE56CD0E29B2A4525FEDA8D6AA143FBA7859D2ED009122B7239927C5D13CA506961172562537EE3EA25D83BFDFCF22DF2C2933DABF2A8B5DA69EE4B827C3AB7C0F9F42CAA9A090786D149D422910822DD1D4A020BFEBE3FC50620C780A48F266B8D1D3D5C68FE4B441257033161D98FA384BC54B385B799ADBA31702F1A6CF53CD16925D1915E9E4895A9431DD510E6298344",
	mem_init0 => "725A158C0EC084C27A30DEB0E867F3A149F52EF5C0AC7B1B41D3019A079F9712F7780E65239CA3F1D8901DDE7908ADF64035ECEBB8FDA132FDF782C8A9C4534D54B0DF027E8386AF19190FFD700013F625A426D026448EF00ED0EAC57A6A6C64889E48249B093DB5F67DEF16F4E444E006206EAE3C81CD33E08E077562A6D96E4C0A601B485747C5336E6A22C3BDDE5A81483DA963E9669539F1942311007A3A245A15F50066FBCDE45D3927CEB5B998FE56DE0B9B41187371545750784099713D38EE3B047B3F7D9E5E81977B6072B7FDD422CA6DBE1A76377C11F1C2F59110E792C186DF5767BDC6F1E73F456B0E0E0792FBB58C8C01F9B2CADDB9E2C1A23A",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a371_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a371_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a371_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y7_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a323\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "135C382B645A3B4CC6F759B5BBADCFE9804617F7C07E5BF266DEA7B618EC641BDEB0542D4D803DA89F5E156C753D5F031CED4162B742DFE0447B7CEBF652F3F3888580AE44209A5F43BEC116B2183E2B8E4FCE96FF34A4BD7BCD347868CDAF9EEBAB11A4EA707093A781519E9EC68DF2F3E06E2EE0618EF48FCCB150C927B23D68B422185D2AF24CCDDC6D6A82CC8C5CF4817E7B51C00E86741F5E8495B8A43B98DF8F62317DC11BDD6B39C7B3F5261CBA6AA49227A9DDDF975D1FA83DF840B0DF8F71AC329CA3F33E4E67287357F16DD97AD8B08CD817D38A6A7F0160D7C431C78E7909EB11E6639B6FEA78FE24868CD8A09E1D479E1AD7830DF9A7ADA479FA",
	mem_init2 => "EDE6957666E5A0552AD3F4F228104AEA45476FB71CCF4F3C8F7A5E67165CE4C906A7119F5D200CEBE78724C5C2DE3EF5F5EFF72EA42D429DE7B75ADB2F919A06201B3EA458C2D640A34609CF0CFC84EC5E0065C184A23271758F56DAF4ABEC47FE685B4EC27B514B9D382492F09798412E8785957589D6CA9C72144428A0A35490B0CD4A81A0414835A68DF0438ACD2848D757F94BCDACA494305523896DD9A6FC43226ADC9DCFEC99455CBBF2C93A7734412D0D79B07C7A8C6A971890E0708371C672345FA3614F95003E252261470F7740D789634447CB06543696E881792F0466BE56E9268189445BAA82AACE20A6C3DAF654163BE9932A2AC8E6E79C476A",
	mem_init1 => "C2EB7D0EC58E2B831ED50A6AC1EDF8E4D3528E34EC16B9F2D71F7AF35C3488730252A1D43F402DE63B74052A6960C4E2A1A7ACD8BCC064BB63872F7367F0EFA4BF73A84F52BA64DBEBCF97BD5DA380977AA856CDE4366303ED36AA271019A9585CEA5A4A121F54C1E89EFF585B906CCBD3FA8ED9B5E0BC378F60A54BDA46018E1310CEEACA087C82B57972EC3ABFBE82C37960002C0A7FCBA9A7CA6D77DCC16F5F25A97C0CC73D0FA082F64E1A135066873F6A81A949A48202BA4EC6008205CBC9CF2655FFA5CDE19419C8591EA146DA842FAD9697B7FA246CF370D77761F80A877769E633BA8581C8CB7526BE11D9F935F0163D67CA2B8CACACED336945AC25",
	mem_init0 => "212ECAEC08D2BF53120DFA96EA5F8624A717191515E97D67C12E325CB8A0847A66A2C1ECAE68D3C618DC7334E291BC5E130E764E3347A9BC05CF1FBF4F0C0A66A70F24F8705FF095AD5E7771B64C46EE41D143688A14309C44AFAA2D8F2B1C0B611374B5CB0201BFA8471EBF6C4D45635971C8916ED9CB3C8DBAF8B6EFB3DC01809463D8FBFC41551D1DEAB32829BC48E49E98B92E5D86CA807D7DD7DB0B16D32758B75E97A2AD5AEFA2892D3F9E1948551529C36A4E9471698D95639950C4D44157894100F7F0EF757BBF141ED91772BD48A83831E0D6FB0A6E51E3F18DB1A664271EBF9895A4D10989918761C7674C8D0B73F7D3AA24B25FB6DDC6DEA48D17",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a323_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a323_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a323_PORTADATAOUT_bus\);

-- Location: MLABCELL_X25_Y9_N6
\aud_mono~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~52_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a323~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a355~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a371~portadataout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a323~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a355~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a371~portadataout\))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a323~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a339~portadataout\) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a323~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a339~portadataout\ & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101111111110101010100110011000011110011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a339~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a355~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a371~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a323~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	combout => \aud_mono~52_combout\);

-- Location: M10K_X49_Y3_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a419\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "1DD681A7B12639298F273C89D834FC1A1CBA4B8DD32FEB220BEF69C69F2252834A081A37B60CBAE26D01A2D088638FF21494B08BDB0C7D93D764CC0153FB6B663277B69F15DD0826F7287C3CB0739F4EB42D2BBE2273BBE37B56FF02A0686DF101C4F058755C783F7D306F54838D2F544837EE53227320783C52AA5B97DB6BDDC2AFA9CF1B40DE425B78918573750D402A8B23FB34CB306B7207C39DFB45BD8A3AE6D261F0F20B317A77BAE6953FFCB5DF7066201393CCF09598B6B188090D0B183740E94A31CE36632FA08EDAE8E38E6188076EF4D17D59E3EBB926170C80A9CA9AD1719BC94740A8E256CE588B3838B942732D552E289AB12AC2527504EF9A",
	mem_init2 => "4D7952CC0D4771D2C2A369B4F75BFB3BC0FCFA0FF1A6A3D3C5BD87501AA341EF01A889464E500239DD178452F5C852224E8E0F02B1C97D14308B7F50B6D1508192CE08EE2BC465F6539DD4FF6886AB7EA4CD12056802985CCEDA52A25011FA8BA3BE6AFD358D96C13DB1C3CEA78EFE851FA206E07035A30A1B9CEE3D4017A067A6B45A0963F69646DF06E09CB50BE95DDABBDE8816B7FE7CB8E8DDFE6F5BFF820E83D29C3D8FD7FA23DBB89CCAA0931E5A4B3DD7B6185105D32FA4B7F2868112A84576280969D401D74255129C7667A32E599FB31DF5316A65B00DE4334D25AC91191980BFB9F17F11E17DE9586F3DB8AA1E50B4EC8F127090452D34DF53BA04",
	mem_init1 => "5464F3B25948C241839FD84217E9013DAEA7BCD5EB59A5E87947FD46E5BF54EF00522BDB7F28E1B0C73C478220BEEC59B347201F8A47E5DFA437170F07A7BC94BE9E8FE15C5BBCDFF08EED1203826C659D49BED3B3750934C2B73D07BFE18782D05DCEF26A0863C18C8242CB7DF31BFB6648E2001212433CA56BE1D0D85263CFD4E56328960741BF931DA605F93CBC537012E544ECDC59B523B66481AF64E1F941AD0D3C0D4113852BC91D55EF5AA3B864BE39B73102FB8EE05028B2069FB1F32A120465D7ADDF3BB03B35E8523542036977D048B245F21BD85AC2245F8995F8A9B03F847B544D86216914F8809E4B61457C095C4E78A7251AD7FA6A7674BF43",
	mem_init0 => "81C2B3CBB0B28C50FEDEE81DB3E899C0B61103386D895EEA99183FFCF92A2112F62C2F5B62AFE2AFCFD94D829A4EB6A67243BB254649828AC07AB5F560F1DE308B08519650B4BAB393F8D2CE946383A9B0CFE0CC8F68B77CCF7356E61B72C957D764C4A7B43731F31D1356D74F5CDBEC6194978615455C56691FAB1AF70AE831B8E8E6A0A8EEEA1085806856E74EFB87B205C8C8F60108272E3926EF193E06F6F6B2FDDEC8FB491F1E44112685E51DCEEFD77EBA2F88E94A797F2FF7B7AE6A586D915C2408D93F41E133077788B76528AA18B5B0BAF6FBECA82BBA92F52B5BB7DF025A0C49E95D12A77532DFDDC8D4717164F6B9B98EE65F6723FC094DB5E257",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a419_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a419_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a419_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y7_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a387\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "7CC40F74EA6CE9DC3AB885B42C565D89656219E307DA2F46B5D0191449B2B8ADA144E1F473668D59B8871761E8AB513C7C662DBC545A334E83270A131E25CE6EAF01C6B8A16D2F510ED16D991F4D30DF0E413E73D707F4FD4F2BED8233EE8383D5A5408004E5840FD6F12530D547AD1984FFB041F52555D3A2F0F2D1D1F3A8D6BFE20EE7ED1B0792023F45C276DC72414A317BC9C705CF4BA3D95BADB9C80F6768C88C84AB8C890EE8A1229CF5F99797BD577A440FDCE30ECE4A05069D61C170924341A9ECED6690EA7E6F7FE8E4370C0D6CFD31302D236A7F565C1814FAE3FCD95CA3B15E821452AA82CBA8D7A13A3EB8E9A3D0970C62A34BD26EB93A0F9737",
	mem_init2 => "EE74928BB337CF2B6260396008A178FABFCA756800B8A35BD8A2A7C15ADD3BF9AB2600B926B584A65FEDB36D59A4FFDE5F66284A7DED4D83B4371E025905B2132DD0CC7F6932575CEB800CA43194E9067D19E05D7324E3F606BD4BBA0EB89BE3E8AD37C8AB9111555763F579D2C6FA834FAA7C4D43AF78E8611B8736826300CF995037770A853F424B7F2B3BF8B45C94B8818FDCEC4DF59C6FF9F54BF1FC9A4F7AE1011E6D6E3A7E42B3FEF70AE33F0A059D2CC80145B896FA4A7AC20C0D81AE6A2D1754F0C5DC0C312E049F821E853A3C5D4518980287DAF76861C12E668DAB820278124E602DBBC37E156B3F136D0928FDD2FBA3C433811A7288CC7D84E269",
	mem_init1 => "8D9A332D3DF4E8899B66EE9629352B98AB6834754B3CA8CEB1895E45F5915B84385B48AA7D8DAF95EA2B0A712D5F76036C4F7D8A0DA66C328172714090C69DAD7FD6E643A71F6963A6DBD94EFAFA5AFBF571047F33D36B431D845D1FFC4C86239A15F674ACE6AA8F39B21CCCD61EBA0E75C73B4B65D79767A1B57B9E5CE86FDBB1585D2A9C722BF16B27BD878B5FE43276B2362955176C0831FCE639F3E6363DD5DF693910D35EF6ED2EBC9BBA1F8641EC9D8F431FC330F05077FD570C2F069C01A66086A7DE0FE6261A5B32AD49F2F84495A994BA4FEB5DF5ABDCB075D20F2F3271632D3E071EF26CC5F04F20ACC41B36FF308230BCB0F91930E66BA4FE918F",
	mem_init0 => "4ED2DC795924553D5C0D812EAAADAC3BECFB4D8C7E8A57E9FE68D3BBC24B2D301483BF6C409EE015BB17E8438004D994E3BFC31ADF25DDE759E091D91E181125D606CDC85C7307125D7A8A25D512D93AF176410E578340D6B857EFADA33B79DDC50EDBBD4A57C9790E439F241DAD9F64A93525ECAA771F43F677A40F39F2792E79AADF3E7F564FDBB47919E29BB0C589A4E3D8BCD1EED1E40A6F5A19AF9BBC11D63AABE6943BF5C88F2667E16E3299A90D46AEED4B5D2EFB9851189E0AEA6E46E9FF5E2F93A00530A7C24817C5B0CA66EC55B3959CE5D2AFF45627F945BF7E1F6676E403FD6DD86C90EDDA5E09370F71B4C8471AE56DE5C42A991E11342A8A09",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a387_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a387_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a387_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y7_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a403\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "79EE7F565509583E21E516FB3D8F4AD36611D0856F5B1CD4E73A55E8D2CC956E7DB4398C5ADA76DAAA77CD463644F6B4D9087440566C7EFFA8711A9CF660BDC27D6D5BEDFA946C6BBCB8342D5614C8914A1E24CEF3270B48DFE174F25B6EBA6B0334AEDDFE4A475ECC8B2B8C40793EDDC955CE97F7BBB4303AEA70B0E77D223D39BFCD7A73D66637D637DBF14509C48F17D6E1470868F2783D970B24536588B60D4AB36C246F18217354C7DD7038C80AF55CBCFFF2C7623F41F10CBCA641B4935AB9E2287BA2A051C71ABB3A70873D9ED226671C177185D58C315BB58D1440FD97E0E340FD8AFBAF477C449EE4CDFE8A571249090BBFA14253D9EC20BFD7650D",
	mem_init2 => "06870BC964F81842FDA7483190DA6E78749DBCD22000BB38F19803B629E39942A582F4935D0381E9406D585707301744891AB2F54DA06352B748DBB6CD2E8B0D401C795F2A95C623D8692081DF96A0AE64F5A3BA0AC52B0B865B8F923CF45E9D23FAAEE718E38080D97405A3B1681671252C8AD187712B8661E47415E0038FC91BA74B7CC9AC82409C668866995A674AB5A92294EA86DA29953E8E8E07678C74896123894C0933C8959F2E1B6168FF25AFDA94EAB7E0D1A233A2EB5916E26D2B9F40169FC7F1719D7D68981FA52407DA16FB893742B9608EAF1190F4639690139826449AD56AFC10F1A164A928EF4259F79F50DAB4D1017122497A7805A14422",
	mem_init1 => "0C2816F8A4D8AD24DB2DF36695B6995EB1FD7400A391C54DF721FE463DAE088BD8FF6A5DD46D253DD4C2DD50D2CF0F441A0552C86495FC0198F3633036458B3661D463EF0FE7435B9EF3C0BFB3B30B9B4996C108EAF6E2F13B2DE14F20EB36C9B5EF6C96840084000507A08A1AACE78CF4F85CF3280575B9BE3EEE5FE8AE0CED4EF0A1D80B060736B7ED07F53FC9DD1CD2539C17A9CA65384B51027C9146A460AE1962569F2A504FCA82B6D9BDEB4F6E63E4B4FC92E4FA0EE84137A1BE2B613133D758E999F6C1CFA8BEB5911441227814B16DF03EF638D66FF2E5704670DD675A2B51A527B4CE1AD25A79529E205A88A8CED7B4E68EE5D7AE04BC3CCBC315D2",
	mem_init0 => "C9C4A7C66C281A40CB10310A39D43B2F97641E02E3CD18EE21D488111CD1A6CF9CC3571D86A53FB28E878BAF13A5EECB959E424EF4816F38A5DF9EE228154E407487CEFCA6DD5D1C6E4474AC9D1BECE88558040087B6241DD7AF3DD2F253E95CB0DB5FAB895A9597610396C183801D1F2A4E70DACCAF4EC67F725569224EA5F3954A2E99D72F25DC7BF7A01E37164D83EC726E546003BE796A04F7FE59CBC42F13AB8235B0BD77285D25D50C1D9F184B923F7DD3FD2299A54D4C1CC546DF5D51939DD376B8CCCDD4BDC53389C82AD61254D6DD19D62CAD272A2AC6E08CECA2A6585C525E88BB722FA1348D3098739F5C43DD32DCEB076930D694E04DB288E111",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a403_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a403_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a403_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y6_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a435\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "5F6F3374E90E956E7AE5B8ECF75936CEE21025CBB28514F592AD20E11138DB576C7E0C2477E2D50B2CC06749C32A0780899664A241A721A2CCEED58EC399903CDAF7D9990EEB25E694C2D3EEA67A3C9D276435A3F6CCC76BD7D8A00912016E409FD7296B308B8B13B69D6D04BC4DE5AB59B12EF95C1B8FE9D277CC1E93F29AB042741371435FA0D6931D10BC131C64027584C170C20CDD1D6D88305F1961802B72154A27E7E9679F656BBD6143D63913ECA0B11F78D8D124E4DC7B44EF3614AAF87AA7E573DE9A02887EF14EFC3390035395D459B151BBB145B81A736EEC03F2C36F1384047BB6B708012AF9D25E198B46627D3CA38C2795DCB0D221E0DCC499",
	mem_init2 => "0094D0FED5765FC347EC7179309F306EA62687FD92CBF1CF37371C3AE13213B3F2A52659F591138A4B5ED3704EEE1E242D2A4471C1B4FF99F81D0CBCEB625F0059A172027C1E6F71DA796B3E0FD64D9036E9B02338CAAFAF92B7E049F3E4A54450FE1EE4F438E60ECAE0FB188D1A38C981DC835623C6FD3FC093FBFBF70602F6D94BC0E1804AE492837AF4C30E7E8BE3F884BDF11D1B17C997A3851DE53580722D7528AB6344B2E533129ADC657BE54D27ABCB4DE6D98A83E5501AD35332C9B894A25ADE764B8A4E5E42072AD54203BFA7377A08012F5FEA215339EE8C22990733E63B3F548A0095992D4C53CACE1D16479AC44FE991F890B7D615A1835ECC86",
	mem_init1 => "F08A67A05B29D3242EEF5C3FFEBF76D07B20DE86F441008F1134213A29ED5764EF81EE7099858C4DE8BFB0AEC76B5982AE2A6CEC5A45E18A8098068F8DEF52D487FE6D69C166758C695C90BD9051BB0D1ACB22D5BF2D2E47AE0FD21F252335BAE2E3496FCC28279538D902640FAFE1DC80226A5D108E05DA3B18479B455E9F8C5E3D2DD04E7A647B37ED012BCF16ACD3092236D0DA51551B50B89D417B64FF046701BCE8752C1B601F2AFB4D4E60A96A3534642C5C9F6706977E89FA2563F7F4605E8B04EBB7731B76D600457E0752A9F748E4EA7A4BDF932BF38624611D9F26E14AC49BAA619270377CF25A980732C9956309F351B4FFEA5A392E9A2BBA17C1",
	mem_init0 => "CEEB41FF5E3BE904B31341FD82C8169FCCD2FD2D3171687AB7FB75491B2DEC35B3A525DAF364B5C14BD89231E5B185F621C568EF4F8365ED174DC3BB6CCCABEE021F186B2E37393AA0CCEC7E4C39DB123C9191661EE1187AE26D768F8A6DDDB35D63839D3665624D589E8D915DA1AC16BD1E522FD575F98388CA98CFA733A3F503A34F4820DEB0C241A791C4B2E57FE3CAE87622DB7D19DCFE8AA90A4647E30EA5729D0D904258B545B4CCF7F2875FBEC7C9EB5E0A200BF7A117A41DA64576CC0202959A94546DBA4C5806A46A696332A3DD8BA8FADC034AB3E89465F0FBEA656DA6D222F117060144F0B0EAF92DCC68268C05D7C4DCFFD987C054EB16B392F8",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a435_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a435_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a435_PORTADATAOUT_bus\);

-- Location: MLABCELL_X52_Y9_N30
\aud_mono~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~53_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a403~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a435~portadataout\ & ( 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a387~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ 
-- & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a419~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a403~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a435~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a387~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a419~portadataout\))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a403~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a435~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a387~portadataout\) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a419~portadataout\ & 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a403~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a435~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a387~portadataout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a419~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000111001101110000010011110100110001111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a419~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a387~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a403~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a435~portadataout\,
	combout => \aud_mono~53_combout\);

-- Location: LABCELL_X40_Y25_N30
\aud_mono~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~54_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( \aud_mono~53_combout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & ((\aud_mono~52_combout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w3_n7_mux_dataout~0_combout\)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( 
-- \aud_mono~53_combout\ & ( (\aud_mono~51_combout\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3)) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( !\aud_mono~53_combout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & ((\aud_mono~52_combout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w3_n7_mux_dataout~0_combout\)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( !\aud_mono~53_combout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & \aud_mono~51_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010000001011010111101110111011101110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(3),
	datab => \ALT_INV_aud_mono~51_combout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w3_n7_mux_dataout~0_combout\,
	datad => \ALT_INV_aud_mono~52_combout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	dataf => \ALT_INV_aud_mono~53_combout\,
	combout => \aud_mono~54_combout\);

-- Location: M10K_X41_Y23_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a131\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "778B590F0BD6BD8CFBF77C537D320B1D83A97B24C3FDA31B9687DA99FEC09A076AC10676AB2D9322D43153D43557F915A208ADECCF1B8E2B11810D2698F24A9394B4453DE2BA4A3FD7F27DCC074105CF146ACC465CCD648ADE8C34468DCF228CA41D5FADE44EADE8450F1FEB32E347BF1B76ADBA6510656EBD2DE135565B19CF234059152AAC6EA146A8245BA9E429F8BE712E0CFD5B40590029B69D529B8A60C688FFDFDA176C1FAC3D4E805F4CE3B2E70717E1A394B238048A4E0233088B970A9B4DBE2DBB189D795D886301DF4B272F8E86B4043F4F46D38950F5BFCEAA3C47EA26C71A05A3D50475B3F8437DD983532275C9F4C2170902092220E857562C",
	mem_init2 => "110706DD604B913D69F1D82E94AFB362ECF83A112DA3C31CA6834FDCFF57AD0CD7EA865ECFC99061CD8414C62D034450036F0334719304122EE3FEF6778D225DB50F4BEC0E6F5FA0F4DDC272BEA3224FD0FC04248940DEBE932E9B2E26516776763D13CD4C670B6683A5B4A567EB119F38BD52075545017801CC125628B7D3665BBC1E831962CF7F303A346B1468E6444E3A28BFED975E3E65324AD6BB38F6C531E4D707A57E0482A0BA02C4F3AE56B85553208D2A60CE0730A06C6913C5EE5F4203D2DB221BF073F4CCFC5FD378BF608F0FF8CB75ADE409AB8581797B7E7FF012C36360DC16EACD0853A07278D959CFDF011AA1C7A34AD4E323DA192EACCDAD",
	mem_init1 => "3D0717BC0D9EEC20B5E3059C931CFD8AD43C8AE9618A91069288459EFA9F63EE090DF3519A43FDC0772B11273DE19EBDC9851A0AD273C06693CAC8CC160918246401621A93CCBC35A4C0C0F5F02ECCB2B152A231EC9A8C8F7FCE0E1A69D538F8890AC82E9E7817B39CBC560F936943EC4191674DD906738CD59EBA9C805F78912255F1B8D6B03D3177BB8ADC7F66DF72B7111E9DA30ED5534B870DA72561C3F59B7FCF08D7C4E3C98787BEB471585540F12862892433879372AB363C978FD133A0A9ACCE2B3FA831E363D7ACA48BC86972DD161F613FD63D2FFC5B0E9996E4F9475F9FDEB3DD18CC9D4A63514A09E8DE6F6B71997604FE5F2E9A720FF6420AAD",
	mem_init0 => "86A2D94AA1A3C7DBC3BD57055025529FF23DEC51AD5A170D70AF9D191FE6F375844CDE3AA6252DABACE37025DC6472D6A0831AC6E0AAD4F0816EB08634E8ABF80BAE71608A93CB47D52A882238F6A35420EEB77263B822D72E3BAF55E1147000697C91A463FF0A8F498931D52F997476EC7116893906E314261A0DF6C238B70C7379B619848E6A96438F163A6EA24B1BFAB1E31158019B117E9AC29BB525B17BC558931A776A7059DF594AA1263372F619076AE602D49705FA0B63FFE9BFB57153AF96CCBE29F151CA044405D2FB021EEFCCD49A80651B8F386E59EA2A634F5B123734C40845C41414C93FCBD74BFB4627A7C1C9F138A89EEAEA4D1B3962B09A",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a131_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a131_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a131_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y19_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a179\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "D27695953BAC0C485195A66807FC52F630B7D38DEDFD694B8C0F7FCB2308F4391B53BBAE1D3BE0FE551B324FDE36C801890AD28754E8EDB3EC44473F4E6EF9115A8A65E6989D56EA6D34F46C051E586FDAD89F77F3B60B4DB81F5F08314162219378DFE7FB2C88FAA918D9143781E54A03B70615595DE7C9ADFDC496E689F42028082963A661819EED64E164064F3B33B2853B3A2DF91359FF2E50B62E0C34276D130C7E8B0B3059844DC9ED9E34629726AD398AF354EBEB4A2EA745B59D3618E3006936083A52FCF406CBA82EE5DE8F2D652AAA336C4FC5503EE555A068CECC3E9AFB8277D632B5610D94265060401617389E2BE68BF40087C9EEA52D34226F",
	mem_init2 => "EC6A7305ED4FC8230EB5930951D54A463AD3AEFBB9CA6CE2FBCECE12FA72FA07BCD5008BE3754CFC269AD02E415BE86767BC170E838EDF91B381E9511A699727750413E9EE0329C6973F54DE7A943CCA1578006FAAA5FB7EF5D49BB3D96495943EF96913B8147B874D0B0AF929B0BC3689BD8FA8E1049F80579174EC9C65D02BF1BFB85A4E1AE471614DD319F29CCC3B6B929CC55983FF77C122DD0C30E2DFE349EBFFE23CF52B28AADF737CC13174C4F3BC81C54B5D6160532B860AAA7D92F56C42367378FFAE1227CFC500FE494A1B05A1D3EC355B25C3859190D3305496B632C87541E644B9E20218383A848ED94816784237F8A770803AD9F642BA943314",
	mem_init1 => "A36A411D4D483901483359EF76216D23C6A85026A8F6B3CC8788DEE12CB99621CA3E1E9EA136E1C7D825447EA5ECED2312C22539AE0D1487DD1409C1C5D3B963B600477213E742EF7311BAD307AF1F082FEA92C456CA83E1D14833DC0A85AC4AA9C6C29C4002E0A43E4161DC2E5FDAB6111A67DC3E42B1DCEE829B807C0737CABBDD61E58A91A18750BEC12F3746173BDE5998BB406D121EEB523DFA54200B55B16F5F2478219AC58CA8506EBEBB4219233FD5CC24F594015A3E177283A12A6B799DC3EE409F0E24AF352A33A05C817D0C0C391B86545BA2E49600212DB36E71D624E4938501771CD8CF1DAC9A7BA5679A0C456106AC251E976EAD7CD17F10E4",
	mem_init0 => "661532107759CC2B54CA7A18E83DE09BD0C7A1B01D6D46643968D6E877E6659C2FAF7ABBFAFD464D5329DEBF38AA5AACBA02E5DBF0C3793766475F1476AAE9E18073DE923C3D60B9527127758D421E0FD352A7760F5DD3690F1076EA6F86661BEE1C7FCD55E6A8D5C5D2B2FD425B2C2B872A5F1525F69AB62F243ACB04E1EB9A2EA2CE7E9CA5B9C279A987BA13F20B456228F0A146E877EA5AC173B44484AFD92A51338FE29FD33D63FFBF3F299A0DE52FC635C7154D2AA5888AEBEA8BABA1FAC3DE684F8FCA82321E7DA6A92EB4CB28EB66109026049D1F3503693E154C835EDBF44B31C474BD9F2596EB2DCEAC44F1FA271C22F881572727A1E6492BBD9EF4",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a179_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a179_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a179_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y18_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a163\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "85B16DDEF30462F24018515B787F25CCD652CD5DE421B99118733D4A451EE2D529644057F51043855807C4A6EE9964730EE1D6B133EE9F080B9CCE04DCB44FD2F6DE2C503D76B876FB3416EBAE103555ED49ED74B99AD7BF22A061EACF8BE8256CC67B38BE601755115A8A8D4E9ACBAB7E2A57DAEE4202CCB6C2D2510C158EA53205FA73C8FDE5FBB370C04F52B23FED9FEA235633AA3E18AA8186F1681FCC3D06C23CBF183EEAC5DF67217060D4CA57B914709E8D5B5EDD0D2A66D8DED2AC9887E5E94E7EA7C500CE9E014918DC0DE6DB89C9F328DA7BE80355126502FE898BC419FC7DF944DB34CE20F87919DEF0B743218408570EA32F1F56F2D12DA65803",
	mem_init2 => "D8E2E6E8A0E5EC42D8A6552773826E54BFE602DE710BB9BD4FCDE93F920E565E174EEB5999ABA058C93DD02781F631DFE158D91711D7762CB5ABF75E24DAD73CE1F0D76EC0922E06F588A55313D8CA3BFC3F00858DB776911ECAA98CB9104752B391B459B6ABDAA5F70886E23B5128D4D569181D83D635B9E00C16E0F856ECA96F02C4D69FF999B7FA07002E24EBFEC7CCCF72B25E8421E9C6170919809634D54363DC6D7968E68169F42EF1E32069E0D58A11AD0E90A4F54B17B90DE22372F2C928DE7D9B57F2CC48C5D5BEF9857A4BE74CB9D0C32E8F8FD7D8B295D7EBC9D137B965717539EF0B53F43C3E13ED0D93F33D085D306E881ABF319C007701B4D1",
	mem_init1 => "E63E3E4D677FD1038D1AAA95CB82C16090F441D2D45685266F0EBD65FA1012F525F5F561640BA386C4B68C22B27DBC50226B8A708B15949955BC0B1AB676BF30457E2F2CA297A156496330649737F31C4DF2E5E09D15B010CD5CEF19A78D27036FA46E017AD7959BAA4D0B1E8BCBDAE58BE364385C0A8BF3E31BE301B1EDDA6E881152C3E0B94593A2EC3E0B3B0B47408A0CF81637EB16D3305AB8397D368109E63905043AEAB04E3A2C454C9A9D4A0448A7796382FE9AACE6B0AA51B6BB32088CC81DFB6D9D50F16A31BEB3BC9C8BECE10E8ECB90269E97E5EEBFE1ED0E8FA097ED7BD60B5829413E6CBEC4F9ACA0CDA9F1FB0CBB6AE5C5BD0AC0AB93654F66",
	mem_init0 => "7A2BB817BBE8F80C3CE5492A9F09FBFCAED1422EB4DA6396AEC523E15B49C9BFFAB8D62A80F9C3CEEF444A83B7A14342088B564F93A24E4A87D186046F33A288D3D79B9850252582DBA4E6D8A91A1F72B57B1217286F1B9E6F04F058B20BA49C81E43649010405934EBAEBA6E97DA11399CB706E7FF78E9C107FE8A8B4D5D823E428554425AEED98B46642EAB9497D2818886786735E8EFA9C78CCFED5A66E21859B405DE452E0DE476DEE7EA72EC99E86DAB009AD170F51E4C93ACA511B4DBD77CCC65EDE78582472C6E8484397D18E35E87F4BD14E7A39694FEBEB0F2E951973734279FEF1BDF9B09F3DB49D0EA37C88F49592AA3A3FCFF4287A711F46BC7A",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a163_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a163_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a163_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y20_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a147\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "86F119202C83D39E86C9FC83F002C5C59D03AEBE6A55D562186591B3B35F92B945803F1B501CA83088829BC2DEF43FDE9A80C8B67943342480B5EA30C246CA4D990397148E86FD07CF4C8F24D1D469A28639D57508D231C6AED3769F339A511F92381C18E050B396B8BCB8CAC18A6BA324963ABD64AB3C911728E05E7BB6B9DB338ED312473A5ECD0C2F85858850A8E09B1C417C96695F499C7EAD725C408C85C3A9CF367F6E033F83EB6FF10431C9355EC62FA5EAD35B44038727514CA1589ACB0070275C82824DF5C168FBC8CC9818919CA520F72FC02635E4CB760777FE97AB538C16030094D310EDF4AEC3C26239B2634223D755586DAE50702AD5FFCA00",
	mem_init2 => "CE1C2E7C1231072866FFD265150C08FAFC393FD165D8395E70FB69F2887B54FEDFD9B16A3ED3A2B78EBA2D196DD72EF15A08BA03D439580B0104DCA4ED489B66BB6F3F023965215B414E1BD2E06EBEF46217E847A3171F91B0189BD10678515B716A6C704CD8FB80F620315FE6CCB275AE8A0FD269A55F41440AEFF2803860549CBE42CA7F6E2C70D1771F716014EA16A896DF2A71F334813A07DC334F61DC22D50EE5DF2DFC662D0E9B9A48E8EBA65ACAC8A63267BF5784329EF824382DF23DF7F503F8B51EF7AB6F2246F050CB37479195C35A6A84F098D76E3FDC8B0E885D9F354980438FBE3444DCC231208B14339176BACF4E20FDC5EDB646D60E354E5F",
	mem_init1 => "9F9E24A2DC754A29DCEA0B51652D1E258DBFDEC55FF68710367D339E6E3E55997F9DE29A0539B6B105FC8562DCA30131203F57077C00084BD378CA6116F2E43E30A1989E7BDF5E3C9392612648CF90DB12852BD71E92D0F6585B89666DFF3320B4D9AEC3006EE89CAC653C274AD3D15DB25BAA0445AD5EB993BE379B4433C7217EDF7F58F22115EAB04EA58EFDC79D32C9AEDA4E1D9E098CE6F37A60E4DBAF94A547F7D93326B12BD0620D8C4EC2077EAA67FBB26756A36DEC4A84302D86046245C27829BFFEDA08B6D3113948D8DA3E4EED1F41582E08F19752F6A36A201FD0EBFE7A66943F9ACC8F876D5555BA798A0E207C9FC1567C9E90984F24348F691E",
	mem_init0 => "24AFB2D83BFE5FEB1355BBE224F87EB9CEA89A0F7FA168096FFC2FE3F1CC5D8006E4770398C3794D75281DF0BAD0F0FE86E831615CDA61123F39D0D6E994CB3F803DF8395DBDD9451A16E7B7759AEEE30383A1F0CE0298675809011F1C5EB68D1520E9A0F5C9B44847780642823AB854C86AF810E1ED54880388AE944F6BEECBF6251DAD1F81BA3A147B2DC9ABFB68157F2230A6707014238269BC133F0B9CCAE5856D8FB9F04AB1FD7342188CBA469F15BCA656EAE2CE997211C272CE1F6C7B76BB5CFFA26EF8554401A571EA23CD3F2CAC9D237A1F014D9D585C7AEC0375993FC687960D0853BD604C3C3CBADB162C2FE2C81E651EEFAD691A928928BDA6DD",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a147_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a147_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a147_PORTADATAOUT_bus\);

-- Location: MLABCELL_X47_Y23_N12
\aud_mono~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~55_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a147~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a179~portadataout\) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a147~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a131~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a163~portadataout\))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a147~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a179~portadataout\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) ) ) ) 
-- # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a147~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a131~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a163~portadataout\))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111000000110000001101010000010111111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a131~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a179~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a163~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a147~portadataout\,
	combout => \aud_mono~55_combout\);

-- Location: LABCELL_X37_Y29_N39
\aud_mono~60\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~60_combout\ = ( \aud_mono~55_combout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & (((\aud_mono~59_combout\)) # (\aud_mono[12]~5_combout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) 
-- & (((\aud_mono~54_combout\)))) ) ) # ( !\aud_mono~55_combout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & (!\aud_mono[12]~5_combout\ & (\aud_mono~59_combout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & (((\aud_mono~54_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000111011000010000011101101001100011111110100110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_aud_mono[12]~5_combout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(4),
	datac => \ALT_INV_aud_mono~59_combout\,
	datad => \ALT_INV_aud_mono~54_combout\,
	dataf => \ALT_INV_aud_mono~55_combout\,
	combout => \aud_mono~60_combout\);

-- Location: FF_X37_Y29_N40
\aud_mono[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \aud_mono~60_combout\,
	sclr => \sw[8]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => aud_mono(19));

-- Location: FF_X36_Y29_N2
\sound|da_data_out[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	asdata => aud_mono(19),
	sload => VCC,
	ena => \sound|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sound|da_data_out\(19));

-- Location: M10K_X38_Y44_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a389\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "AA994984BD5B8F91B23F63797083B3974806BD96A99F9517BC47F05B7D4B8DE4449B9797649ED9D16F3CB16AC26A8EBD02A0712A222B89ECAE70ABB63EC8B14039A005320BF7034F0D7C58C2B5161C99F3FA33876E3C715C33E16863FCFB0CBFDC9811D8997A641D4AF0FCE4EEF96C839D266E2C2FDBBA1AB6C72375DCFD749E1E6A2B64C349653A1B78112C143A3A03772272CE120814027ED656F4FCB6B198B1B60D0434D4FB2895D9C42FF3986B92939779986234072FA33820B31B57546C0920442A08D1E76319F59B0F1583F845B71F9CBDF0E8A8C435AD64925F428392FD6871B2BA6E67164391A6871D13793D6213548D9F272F9836064F7C9E623C1E",
	mem_init2 => "B80F1DE2475610881DC81F7AB18915551B4CFFFEE251600495B73FA937ADDAE034FBFD251E6536EECC2682CD66DA120715C6BA0059073FA46940F496BEAA00635776AAB2191D962304425BEF4C891DE9AAC4BDF3FCAE22EDA1A87143F86CC6EC10ED78B20E7F64E3F82AD118533784C2C8A40E94FAC1ED5E5402B5AFC8FDC979EB2C7F5F1C19833A0BE9A9F2B4DC745DD1CD83F91C3706F336027B4B76AD3E3F361DD9EF3A37B193B5723FB35BB99812592A0CE0232C1B5F33533864AD58C1E26DF719EFC5D12693CFEAF559205F292A787767318863FF2188D0130400321F98AD44CB21FD69D19D656F48FB53568E5DBC4B17B6832A2B8475D0748EC8653F09",
	mem_init1 => "B44F6C0C86E025EE2A102102E841EA33ADE94BAA21EDFECA70D6C99F4A292D79788FE5D1E1E2B16F86DBFDF6BF2A57F7272DE3632C6676BB983943E9AC7DDE0A0030C284703CE21D114AC9B14CE7370B0024F0FBEBB03C7CBC5C64765782D2F68B18C496E971613C1EC27EAE7BBE1F54367AE7F5AD340D36BEF3FF183AFB3C098E1CC066900BB64EA46C08FFDA48F987B61C015CBB97C4E26D1B97F293F85BBD068E5D2B7B91CA765AEC9806A98C0C2599C6D3F573AE8991748570AB7CE82CE522D1DA623F65688B07444809F49F6CE5E65B6BF8AA565F431E9C320B5E99982890D15D770597C06989DF61400DCB0E6B8113EA694EEA6489D28E3AE30397444D",
	mem_init0 => "5A4E4BEEB40386C6235ED4A18D636145B34999A4C6666B05077D3248E66747055E4EAFA3C156BC71ABBE5D214E8DD1E26E33AA0FD3AEB254BC82C93A6E654966E240C77965AB8606058264AA03250D74E4BCD75097E3AF190EE159C4EC2750BF38C339C4DF7B390FEC8C2C210F2431879677AC1FD7635058F9173AB00E9C66CB548481AB380960047026C98B1E5546F333B7A0AD199110B23F2F373558F7BD1C61B0EFD5A0E084ADE84CA070FF8790EAD903725A3BC4F98598B464612F7C4B603F218E0F58DCDF0A5D572B36988A0604055B8DE9ADB5614516EC59D68120259F71BE292BD3ABC3DCA976206E2E323F222F4230B1394DDAE59DB9AFD8D7EA4CAA",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a389_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a389_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a389_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y42_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a437\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "0568316468DD822E0E688B61A1688C7BFFC5EA9413F4D0990BA71EC358EEE9B341C485647A17C28274534CCD49BA2FA6FB52B2499EB16C2BCF84BF3C32A4FF64DAC24EB792CBB38340F3FED17341FF54EA99123EE95378CF3B30545BEB77131CB3853743E2C7EB4B72ADA4A9DA419052A0B20AA2E10B84BD1210B57AF9DE39AE04BC53E4215F15CAF17D3291FA9F90329E8E437BE81DA5F8594594C19237E94CD70EE92AA2E94667A0ABFE47DAB2490AD735BBB43D252E05BCA68BCC1B64AA5FDE39969EB31B7872E10C06EEAE5F7E18BBE6A7EEC15382DC5D6EDBF68970532D1F705FDC17FC467436FE27B341082A351A4EE68A3E00B3DDFC75D3BDAA75510D",
	mem_init2 => "E50C8F11F977048CC77CCD63F31FAA2DC00473CA4EB9AB10EEF03339F691E541033D05CFB46BF5A42FFB88E46622A199D196FC36E6C20291E0D53AD3007019068D7A86693E4679F81F102F58D1382DD2F44A37F48B1A3C9B7412DA373EAAB20CB1E83AB62CEAABE9481EA9EF4BB55CC1881A1726BAE689EE3CFA1C16025D1794AE4D21440563A7803D7B9497917CD30B7E482FBB6FF00B3E0CCF7CDE18058A1F675E0091609FA55E411B5A6B252690D3A2D67BCD39A4DFE2BE87F2F20EDC33C1B7AB14D68D46C9D6FC8B5F3DD839D139C8C41EB86B4F648C1D1CA61792D7E47F8D045C9D8AE8558C632A2597A99B097E6BCCAD6CF19029FD7CA0F986F5B467C8",
	mem_init1 => "05C3D15B4F576A9F0D0145353D3DEE5FD3AF83CE0C8CF6264F22314D8622EDBA91F021B5DA2B6D4CB30B16E06FC8B9BD7DC1995B3660D8E70355D09D30991B87865C28B5908EF5AFD602944697242A1D9B5B2AC3140B79E44D0E2D5F60B0D25FAC4742F708CFCAECF9D5B6BF7E7496652D7290D778212DEBFC123204458423231A89F40DC92237DAA82F62A8ED3DE7B11C3A991079248FBE5479795B25780BFCF218C91560AEBAE4CF649F9BD37F450F611255B848602F3E608CE0C399C49D444921CF686203AA70EB1141F4D53EED803B782397A078D67FBB55686297FC1C282667ED5CB304BCA277B7E495F6CD5C374E82B2CB60CF3A8818A8ABF10076660A",
	mem_init0 => "05D3ECF0D5F7FA659479FFA74CFD9ED589897766FB2378085C3178A97C7925B5164B497FC7EBC8FDCA3EDB5F55D904C77FD832238ADAD3413D58BD9D9FEA06872C9CE12B815F81BF7345065B36CCE1C8C3FAB3492F3FB49871F2FA4079B5B2DC1CF7A1E785FEA0B95C2557B32D550666BAD021FABB32E19670CA2C915CA144661BFD3038B6D853F46DA69F0650421F7BCA2335483E4A16CA2D2187656CF447E500EB298AC317A6AF799F33AB20A79FF488C9392C47580CE06B540B94A60F0ACEA6A1476367106D4313DAC4158427124CC6AD26E548B2DF5BDA5AA85F026BEE931A6F37EA97D643A207A68C290B513C5D1E262B0A1ECDBB524A7E2E5D82071390",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a437_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a437_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a437_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y42_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a421\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "24CB09F596C8A6767383733962BA9A59DD158D5706F9652183EFDF2519F46DB2498B998D9A6DF4E344FAF0CDFABBF2A9F7DA42FE40EF21F4C60984F6FAE244D82FA782DF284A9E0D09D7DF842674645236B7DD820401536971D58E6946D9B93BEF400FB95FFBA5495938119CE7C67D663A2148C5C58136363BD733645A7F79D5A917804F8EA59F9C62237CF64CE6A08D91988693C96174D7A4A871179E51F3E90AD0441D4CE6267AD1A9CA15A524D9EB9D1959231DD20E9CC6332C27D29E9DB184FC45A01785644CA78983E9EC3E4CD1B0A0F83C2DA12600F03FE871314C3E88B001EF3454ADE4E9182409E6584F6E75F75D5345848EB566FF4F7423532B4ABE",
	mem_init2 => "A7ED7E35925D244FAB649737BF5127319027460FC76CA4D68C751C6AB5AB4C3709AB098C683ADC4AFA1BC0DFFE7334C8C964DDAE458469C393182C3AEE25F26E6618ACA1B405D997B1276E8521561AE267B71AEC25172552ABB7FD767E4071D305910236CF62D8BE274665E2E9711DF2685F5C1EC59CC60737B19834CB6AD7A1538B2160B51C219CECE56AE44B943FACA48D292854250EC13EE3DD75307FE1306D27EDFF606D1F1E028EE8DE4FB810E278D26FB41127F964B454737D95ECDE52A72776FE682C2B06DA43C0432E9341F77B818299A81E01C0363BFF73AA685580AC3C97EA6E2519557685BC0673E8EDCFD2B5BFCB07311EE34A344FD88F7874B3",
	mem_init1 => "B099533042FBC5389269596ECFDA7DB5328436783D2A1D6C3A19606257E195C14AEF6F613ABD4CF07EBC6DC1016BEE29EEB74E49100677E3ADC703901B37DBA95B0922DF0452BE26F8586D83FAD31322D8A5401304A3DDBAE6FABE9BDA676DC421E6833D2251F7CE03B4858F1D20E3D229D05353D4DFD8AB0885509C32A0F4AF69F089F9C7CA24D5E75F44677F101B136DD35C525672207858ABDBE46162FFE1FB84104138E5A04F9B3F870CF536368925BF7EC335D4E322F03FE95F0392D2BE8BDB96A5EECE778F196BC04310BAE3029AEA58B3C0DB59B0D12B8D6A966B51FDE645B4BE16A13267CC4FC351182741A51D88B036D654AF99FE865168B55D5596",
	mem_init0 => "EF2EA56019EE7C9A62FD87ADFBC57B128AD5F549E999BE2BA047B6E2C0EAA90DCE3FD17C99166D9B5D4AA693EE5CC3CAC319293D00E1FE12F173327784AB89D4573795A56EC00D7871CDDB0DF5A1FC1D433A6E21EB0C32CD1E69FE47C68C12359C3B93363DCEEC39A3F7075A93BF12D871BFFAFB9E0E50ABB58107769E93CA296E548B43260725EA2F6AE59993FCE8DD8ADBA67535CCFC7EB9E7932F0BFD3AAED079628BC60D58BA0DE8699FBDB5B99CCC00F8C6198BDF73797BAA2C23F12FCF54F68CE5612837FF0BCE34B5680B72C3F9367FAE2EC71B348D0E93BF66A424EF83763616914DE878CC5BFACD15A87A12F3803688813E4CADDCE17F87B923A142",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a421_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a421_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a421_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y36_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a405\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "B1854F64C16A61AD7D3EBC1AA404E88EE1813367D0A179D9BBCCD7D507511E5E53AE4016FD1D48E550879B4CFAEC45A9320763831EAFDC7659ECC33C7618EF3E81B1833FC98F88F744A884E76CFDE383032E791DE0DBBFF15B2CAB88208A6EDACDB55963CC7BC74EFD96998EFE765A2BA844AAEFA9ECDDEEA73C4F1711DE54367293ED539C7FC3C66E20814B90EAB2F9C5AD6FAA20C6BEA221265D7A8A6E0DEAED0782922B71395E41A962EBC053AB19F3665FF616DEA29BA1936BE7700CB407B373505F61BAE117C01AF08EF9A309D5D766639243EC5C4194ABCF18DAB25ED24988569E0E6A8DF21AAD5E1452D9F04A4E0461366E7994931EB95AA9C804E521",
	mem_init2 => "AF601B0DFB717E5271A95422BF529FB8D87998B7AA3730F67F819C15DB543F87E073BBDD5B521407CDA91B530548F040E0CB9A3832347BCCE165618F22080C2B5C3B54E7080F43E6CE5C948748067D830A0E6695D58C5182EFCA52FD1DD8C463F49290935586214E57A2EF00235FCA6297F70DE7D831B910F7B36345F9A8436340085D4C7C8C3175159A9908DC45E8DFA5CEF1BE3BEE0AA187BF0BBC5FCD75A390E607C2329899B6845798DF0C1AF6D60ADC064C04325470D8FBA2EE8DE2738B7732F80979FB62A9F33EC69744C8459EA4210D3A56B8497D4A922CDADB7D18A1B0A6F08DEB7FD1CA3006A137B7462F7B230E8A98C4F590B6D76B3EA467E7BF53",
	mem_init1 => "7539F5942B8633C42F3C994B0025B9351FD125C0B89630548612B802484559F98D93B13CC886B8CFB16E98CB5B3925B0B421C3E60BA623E1AE8A3D55C16D2F892DAEEC1C3058A813E407FB6D350D7D2E33F56DFCC74737519DFD82E83BE1035525389E5C85D6DC48BC7F7875FD1CC87CE94F15730E95E5F7391018311E786D270185EB2A64720DF90408E290AC74CE92D098684B0F32A9B45EE6E24C544ECB7788021302EEEFA442986387C5483AB51B87AAD5AF94BEB83D62E1F929EAFDE82EF5E56777B4FC89EE93036243F2708AFBC027736FB0B431EE19668B5020A78CE53E4AE3C795818E520DA984F396CFC08E2264CE5F87BBB3FE694165008D5E0C78",
	mem_init0 => "8F236F00CCC2CC7A03F6672958907B6C38690BAC9D5D29D2B472D4FCE6F7394A0194B9657A5650D62D457317E2DA50995EAC4D639B98238ABE93D32AF98898FD804C2CF96D466FE220346868ABFF3B39F5D268E616A2EFF2D11F773107739946960840A6D91AD04BA2A47C63DDA82D91D49730A102E5BE4E3C5F3BE13365923B9FC56F66D00AE2ED01544BD28111EA29FF0BDE956FDEAC87A050DEDB12E5CF568627E8F76A4042D21D2B05EE44F6F58AABEBF9A4E44E7184A1BF25E53F68C08AB0D5686B7A03BA924A9E31626B6E3B88995F4757DD08ECA4C27B276E0101161BE7F85D9F19C0F16A03E62C278A3F49C1183190926D8C50C30B076AE1B4C7EE98",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a405_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a405_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a405_PORTADATAOUT_bus\);

-- Location: MLABCELL_X39_Y42_N30
\aud_mono~63\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~63_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a421~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a405~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a389~portadataout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a437~portadataout\)))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a421~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a405~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a389~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a437~portadataout\)))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a421~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a405~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a389~portadataout\ & 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a437~portadataout\)))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a421~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a405~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a389~portadataout\ & 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a437~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100101011100000111010100101010001011110111101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a389~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a437~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a421~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a405~portadataout\,
	combout => \aud_mono~63_combout\);

-- Location: M10K_X26_Y47_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a293\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "6C64A8BB1CE5DD2F3CECC3F9B7C03BBF2028809D1833F98DA5DF596F5DA15BC7E8133B7F5C3C172304ECD8C317784F552FC30FA295612352B30D19A7CE8CA44B23B986322514310EFD1EF9E16C14A18CA54516C94A26D629DD2CBE3071FA4CBB9F5ADB691B0984709099A4AB87E03057245356E51936D2FB829EFCE4153A4D8A837931EDB7E5E339D499D32551F6C52739EFC65B54ECCFD711690455573D717C0120BAC7C51C47BE83EBA79152DA10F8E392E381AF2A2A1F7369B2E09017A97C7A1EC6764699C675E68139160069AEE8B57906DFCA75DE5AF35F8814BE824ACC2F727B5CC902D2B01B4604F7EA40AF3B6B684858184A7A32413693A62B9035EB",
	mem_init2 => "40E127B46247E40394688CCB62A18B7715F4B43C0E0E1DBE61B368F717D81547AE599DB7A8EF7D48748A47CDBE7ECF964CB1D23DD6756B030D84EB30F53849B1123F8552F1FE0877D391CB35CA14EB42FB27206B8222540B830D5CFF0FBD70FA3DF2D86A0181876B98C38B24E33DE2FABD0E1CE99675666554FF773F9EFFB01A195174850FFA52825D6E4010B8F67EF68039A59DB5FD25CF55F6E3C679A672CBF000917D33DF8E031131122468AB401797D6D725FEC4FAB6865D0EE49C7EBB0C044627B258069D827CF2739D90F8243EC8F6309D8B00A9EA40277FD7AF33AC282520F5872808C4A60FDFEFEBD3BE479FFA525F9B31FEB0456DB0F16213B9451C",
	mem_init1 => "AF92066F02EE5C5C0A30BA4919AF6C71AD9BF6733D540DBA6F7E6287A0FD457AD8245404805573FC4D1B6B4422406B1BFE97AB41E223DBA0A43476DDA28263177DCF55F79753BF37D3D8ECF05017411DFB14BD5C827C6F02EAA5756E421FCE6D3FE59F191642A23FEAFAB6587C75DA0D994D14E6C8C2F705061B8994D3F6FC60779512A76736A8FDB596E61936F69AA940CCB540CA8E8D26D007C0E5245C4EC9ADB99F0A101079202A7FC2DAF556918E3E88D6E811A071ED2EF94A5D1364F753D1DB849BA913D3641D2F98C50E76DA6800397243DC153399F4FF9EB2B178B6BD1BEC60B345BF056BA7751E621755AC81DA1A72277C15191AE2E0AEDEC775EE94",
	mem_init0 => "77CCEC870F409C19C6FCEEEAA6FB4B158C7532A0CE7F8374AAD5D0C47C05D65069753B0FF763D442812A05C607DB23C12B5F811AEB1CB9C43CDD448186B5738491C7492B16CFA0B8EAEB73D4070D2503A5D0DB75D17ACCDC41760936906114A47C1C886238EB3EBEC51265EED4C6F5DF22EE3B2623511D386F9224522D73A5955A9901B06D155AC2AE685D1D3025A305DE956F117CE0FC2534F302BBD3B8B423BF04B26FE0A27AC817FB1CEEA2BCB3937D0183F119EFAA9C49682901D06511A6F13CA958D23F8CF2B0359B17940BF6CD876D41167C0E9BDA41C2B05F7EAE5879F616D22DED23FE25ABDAE4B4E70D379ED0D0F8FBEB64856C0CC6973D61550919",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a293_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a293_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a293_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y47_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a309\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "BF8615E0CC2BF4FDD4003FAB11EEA1B94BC23D710BDF7F7AF52D35C85643705F860D7F90F94F43A65493C4213E82F94D1881EE743EE886236370D8E80B8D121FC59B1C061D7E16224845A7B1712350663490806E83F98A1779BD7CB6F797AABE4633964F89A079899E39A59332C88035546F4D862B71AE181A693E562E4792D417685BC9237DE8E60C3EFA32F8F8C57273B80FA7D437EC90735A02050C02F9F799FFCD7C5696185A4541FBFB606183083CB5AAE53CC7A95B8B4E85C9D42376200B43B282E232126FA07DCAFB2780A91AB84AF13A4B5FAA53A5B1847F6CAFE33D9B285714078F3AE90B7CF13AC9914FB6F2B39C316FC0058125D65ACC7D2986F7",
	mem_init2 => "B97B65AE6FA5FDE3B4DA1EB7E0D3E84A5ADA35C0181E662609917739E4D5EE73910CF276C73660CED752665199D40927AA9E7F23F042296A0400ECAB41422CD5C197712BF9745CAA62D0337E20BA4E992F4B88F3FF52CE0F9DB5EAAB3C18C6CA4ADF0AD8E4B2B9B0FDA59E59ABB94D3E31AD490640D3FA6A9A25C02ABFEF1F0EDED5AE09DD8E63B403B68F810F00EF9CF4F326BA34E6D49E89BF97813864660AC4B01D591CAE6F75A63DE0F219DE48A2188AC93AE92D2ECE8371CD9A0E5B770E0A90780DC5BCD0279129BF9C37ED6925233E7798F7F2DC7B067E097F6D5B46ED6FDB23CEB309DD3D1DBDEB66ADA356048D0DB8CF0D8F9F27FD1EDAA371909A33",
	mem_init1 => "300C06A260A5D50FCE751557AA877344D554A960CA14454C2BF565A987BF9607198C03414A21F2B3E39BBC244254C97644EAE1B94DC0DC0C997B5F9F1810047963DAEB577C44B0A29618786F9693ADDEEDA81581583219A3F62A0D94EDE5F9D1F13C9AB479AF006141C67DE70DA92E344B602D99B2756F1561F6BCC708DDE90AEC968031F1ABFEB2D12941D79C479427D6635B478F56AAB33FC8C22A2E3B8D7852D0580562D5B46F308ADC5E7E4863F279DDE9E6F13B9A04175E3E984AB37A9334CB332B9110C870F03FEB31C26348DAD8FF068BC3AE32C29DD9AC47FA603E69E77D9C5CA6F1DE6B39D1F0C6A2C3FAE521BC63901F48E6F5E0E172DEE5305FC0",
	mem_init0 => "5A7B66756DB31AA6FF070CF7EF2DA1609481FF92E56A6A8F65CF1F82A6FD595DC6881E48E3F1FC15A67F072576C75A06F04CD42A46BADA8F0EBBEF1E8167CD2604325E8F2D127A814237EF1847D8495B8340DB2E8652FFBA048E1865A45757D40A3404025A8DE8CE6D7B2E19F5738F35A63D5AFE8FA6872B468C48032DCE04621393B4EB95150AF3652B219CC29CD3709A716441C464CE8E25DD71E4660EDDF88DAAD9A010B70A23B48B3858000F5A2717FBAC4021A0D5E928B8C1A50D3BE06264FAB655257BB09A81A096B56FA2334534B52220970053A4C085AA71D12909201838282FAF1D1DE65FD9ADEDE273703D474DF9C89AB1C51E371B467F65BB6BC1",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a309_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a309_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a309_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y57_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a277\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "6E5D49BFC52C6ED1D1890CB7153462F82A35ED42D87D64F212C1BA0693B254D79E634DBC65688392924200298259D05990A31F8D12A9A3D0291A29982D83F4F5AA0220C3F3FCF42249E58F5E17954D163A4326F7EF1FA2DD62BB6C76157E54E3EBA7AD08A41D99B322586E624D7CF026BC674BA443ECBE47AEBC6C250085FB604C16FF2AF011438509F63AA53CC4682F8F2824C46309A0CCCB947AD734318C3749C7E04125C7D1B62F02A1BF09A8DB9AC42BD9E575EA9B1D5B8621D8E4FAB30A1F9E3EFC7D72212A43D1436F278320618764099548137A25DD5B589E14CC46FDBD6623EFE1551517CF9226CD1BADADC03555BB5B0DCC60B854B6B1775C124C84",
	mem_init2 => "F236774E2507998F5F7DE21A88068043A7C03A01E384AE3AF001D6CA223CCDD230DA8B3942063C8DAE7BD30AE93EAB5CCFD6F522DBB10558DD6674763DCE766A68D077D903A5BAAEFAE7276CB8FE04135BA70C691380730E9BF8DB1002C61D8470F24D799F8C33F082CE85D7B8B34AC7ED9EE95D9EF99D82D64535CF4C7465FC88A10593921F9D854BB7A0DB3B7AD41030C10819DD32FF1E323C1E5B8088A96A2BD4E47294D567A56B653095EEE1836AA77DE98602630A12435B3035E1EF20DB2A0ED284F934FF27AB339DBF282FBC7996315EB33DDE4BEF525E408A0D4FD3D227DFD24220BD86BDF5D07DA3BFF46DA306DEDD52CB71FEB5833FEF33FE2C5975",
	mem_init1 => "A3BC4050FBBF09EF2E54773122B446EDC28E2202B715A6346DB1071669402EBBA02DFD2022BBA7D0DDF1B038647DAC63B7B3B9C89C22100CE7B543DDE72FE2FF12EE425A2938777F2708035AA83985ACE0EEE3D2D870F6229783E0696C7E130B01F190DC73CCA7A156CC0BD07DF740B73AAF083B8090933DBBD99C6795A8672527C2838A32C57C6A5F33B5EEED03EBC730BBD10E535121D1681E21EBEE425F9F16B5B99ADA6321046DDDA7D7BD74AD23DA6A6DA6409BB9EB7217BAFD8274C36170969AB85F5094807955CE1FCE8E853C7977376266B6453429AAF418C2BC47781DD286D5E5C132B09AEE7BE80C03CF3BA7CEB313BFB2BAF7E2C5F7F27BDEA0B5",
	mem_init0 => "7F539B23B5AA4E574E388569C8179E2B27E65C62A94B5CD3ECD3E1A8E90BAE203988E4FE98D4ED0C522EFC5C4CA43E25A4B391743E98A6E2ED262DE5F3351DFFB15C4AB0505881E60A86FD20B7263EDAC339F2B5300154D5B525394B8FEE5B62BE8830CBE2776456C10E6A009468618289954F1063C8A96E0637B5291499C2814C4E834CCB37AD422C47F8F46A43685030FEF4DE06AFAA5D7A52C54F437C1782176BF7159D1D8817345AC00F9924618EFE8EB39E9E6D56EB546ADAC9F246CDDEFC1647BB4E7FC524E57956DE870D1AAAEA3AC6876D274FDD4297E0C8D054D8806A414974C628234A470C3FC842FFF668EF93A6B2A9AAF62F8FDC6B241A87F609",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a277_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a277_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a277_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y61_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a261\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "181F6E21B94F7E6133FC16FFCB918353AF1D69D859D41C683F413A088C7EC95A81217F13AACB9A3567253E1CA3A8127F00BF7156237454C352FEA98FC7E4681152631B5874A45C61CE8386DE0051C66AE862A5602462F0706E9CF3781B5BB87DEB7477E71291C3FD38AFD63182D1FA5638BD849743266A4C425547098E2240B71438AA42DCBFB7C9ED7D452ACA4BFA9D3A88BF017D4F966282026D2C6DB47635AFE3ECAFE2023A85B662C2BA592DD8896C28F45172A8224CCF30073AD7EF077799C16D98EFDF0A848D6B981421322BCAB8E183FF4BE53B3201112202692B3C0954F0C8C8BF6AD601BEFA31A62D9059D5D0B24E7DE89DC21B4FB8F9F6334D5910",
	mem_init2 => "8919F36FA86278A7C7E00AFF5E784BFB7F8D73F9A4C4CD3F0A8A15A473D6703CAAF114CD93317D4FE900A55EA2CFBEE3DC729334F921200E41D3F2D2F3DA52B0214AD7E988283F775E3C58B2390258697AD18E20F5DBF88DEB4A591E4380D56EFE9B7DF8DFCE9A404CE00F368BEB4EC2EA4270AEFC328A5416C82237DE52E4C067EDF561F4B648C337B25C956A164F6CA310F2F93A36EFEE215632DA1E475E75069531A8616E150E39D4921C91256EBE47384207C35F78E7F6F64A69C104320C2A30979A295D3BDE74B9C1044726385CB94C7C6078F8BCDBFD9799CF57753F216E4FF07D388B2B61B8F3FEB9E06F262B40903B9C835EC14990395BA2F3EFFD4E",
	mem_init1 => "E84C225EB5EF708938C940FD632342C16F0B35C6150AD4D85563F68D338906D0615DC2532A0115EC25988AFB098493CC990BEDD44A49F6A99999BB37ECCBACFD0E43EA8DEE00F08166AFF5536DF6783AFE661624DD47B7D6BBC74E347069F580A201DFC4314ACEC3DFC0E11ACFC0DBDB3F05F0AB7E3BF64AED90B65FD8BBE51E91829A93788D6E1808A408A8EB28066C88DE6AECB18EBFE62F4FFFB4A86110D1A15109678069C646236311C0638D550AB70C3F61EFBDCD7D0DBC0D02509E7B902F77A4B8A0C8A10DD0F41931B9D9474872EBD8CD9E64432969504C15E66A589D765FA556567960F871ECB66668CA36880AE5F370C432E2F1E98C3782A8ED8758",
	mem_init0 => "CB3D71FAB05BA4B87D402A9ED7DE7635A5527E814C3433410FCA341610D2161FD5B456EA0BD9D6A33B3F2922E00B24B96A17980CEDB7C40C345091540BDE2B46735CFFF339A62B7634C01221B254BEED6D1C035B7E5A01E6B1E1775331E4E1A9BA2A3F3C353E72D19497BAF665C728342140C3C146229C6902B6F4BC0ADEBFEEAF3CE4973B82170F0D8E0FCDF080626205AC05DCE5722C240172707008166F9F89252AFAC102505C2924F2A49AB27A67D3CBAA7719944B672CE65F1A6B801EB70E059F72BC8B969D86B2C38C34AE5D723033F99F415A0ACD5E1EF59A6800AA380F971587482566D1FED10DBC2F4B733AD2AA8545E811CEB2B692C7DCF5A5D3F6",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a261_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a261_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a261_PORTADATAOUT_bus\);

-- Location: LABCELL_X37_Y47_N36
\aud_mono~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~61_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a277~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a261~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) # ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a293~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a309~portadataout\)))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a277~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a261~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a293~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a309~portadataout\))))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a277~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a261~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a293~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a309~portadataout\))))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a277~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a261~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a293~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a309~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101001001100011011110001100100111011010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a293~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a309~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a277~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a261~portadataout\,
	combout => \aud_mono~61_combout\);

-- Location: M10K_X41_Y54_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a325\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "716E7187B8B347D853E2088CAA5CD921C6733F016C1693BE38603176E34CF22BE808B4A1CE5C8061B5731EC5F6A2CFF170E7086BC04D70D999E8719B386B212E11B55B6E93B97D14CA97832701F1A00980CA30E6C4A6C249A2151B88521C530E9BD13EEB92B25509FB1D150580F4FF207941617D4F75578F1A57BE2FF91D60BCD34B6CECDC66A1E14ABDE639AD5818A2421DAAA90BBEC8BDB10DFB8E3C6FF368496D4783CBBB580BF3CC86A5CB01887D418C825A1E2991F3FB7A054724F43CEE8FED48C12376A95F52173CB76A5A248D59C58E22C4649ABE3DB6B3066020C9B6434228D028057CACC32EE34403D06B617DF27902777C367C27E4C24C2D992877",
	mem_init2 => "435FE3C3B0BB09F2877093753BE82BCDBF59FFBCB95A96BFFF04623F8630BF0A301C06AABB1CFC38059DC942FC97EB0DFD24829AA8BE63685E880589477D14362BB0731E970EE4FDBB89975FF14F7271C7C85F60D846E752B1B1C7F9ED7A959AEA173453613B4C8ECCF038B6313DC6C6F0CAB70C697A341AD667E0CF1211410F7EDBD6E3365277DE5FE524C4CA736D66CB91E047E94BFC15FA0B2F0ADD40B29C829270A87996A284EA276037A429A60111D70A324DF9A26A644ECBD3DB7D22D3BBCCE12FB2E1F862EF391598645E51AE8A46862FDBF9430FBD31C0CF6E712D0066D5A7D8BE4AD1DAD752BBB91EFA028DB2ED2263CF3E0559207C67BC7F14CBF2",
	mem_init1 => "24C2081BFA1284AE22DE3AA4A529F497F5094244467789645784D6DEA9ACDE66A097E26785C82A1C4F59DF3CA4783CBAEC4B4CBE9668B9E33F1DE0863BBBBB044595BCCFFC6275D1422A67B1FCECCDD15FC9178C0EDB5395ED7E31FB9521DEBAA29960B393CCB313837CFB68754B0F72F33DCBB8F35D12660D7E58E1A3413A8250C83457DDD8F54CE09D723D522468C8A330D3252AC9AC0ADF240DFEF855449DA5129017EB312B3F035F339C9781E339300231551351716D2002B9CB3E28F4BD6B78E79E96D55232A20FF8312937531CF586937C18A1F7D08300DE5D2A560499FD3169AF519E672A89212D2FE04C382D35D325CA4F922C665BD87751DF274F6B",
	mem_init0 => "006FF6A2E633AC380A33BA525A2AB6C9D5A0A135D0E88E2BE60D7E2133932423F6A9F7551B47A22D766D90A0823A56F4C4478F5B9318D32010FA3245AD73A0220B0A86447DAB19DD6E54349D9394502CF659A57E3C34CD8300F08009669C0A11EEF0968CA43AF92F309C4BC9142759270643A5F10023AA1EE4034BAE62AE5672CB80D4C6CE3404A4F417420EBDB07779586BE518173E27A62DF3EE2811803CBD98E1525F7A472309CC8F00CDFE1737A1346FDA32F53C5E1A3AF14D67A09ACFDCF0F232942F712E3E969BD8BEC099821853413B0A8AEB5CFA7665F23C7A36ECDCBA310143822E86E65C80FAA5D8F80002E63885B4A036C5E615C810B5D7AED866",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a325_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a325_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a325_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y56_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a357\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "011EF30E568AD1F0058AE2F5B6FCE277AD614083D34D69CEF4BB6A703A88BEB590AF70604F6D54B0A20B3C8902D8568784E266007D73D0A7B2F65B75112C14989D1D07D238127D600A6FFA4A4D40DCBD51CA3806582F007D1BF06D1C9911893B591FB3A9C24F67F97A590A2C1137F64688769D9643181C44B4B8C2DD51995AA21279024E343EF6403EAF94C28F5A8176B2374F1943AC47B1B4C41CAA64DF979DCA2F8B5D1634384B27AB7429BDEF6CCD07A56BAF58E188B8D42BF2F9F063EDD3530E0EA744F56751F8825B24896E9DE830ABB2613D440A3700EA5C43957F518E386EEB7A53A1A06DE73F3FEB998C77483F2B3A5D43EF3438DB636E37393BBC7C",
	mem_init2 => "17B8ACD2B6769EFDF55FC2CC0337164D9FB1D8B060FA235385AEF704766ACFC951C2228C5677B863BB743824F7E3C053AAE65A226074E0A0AE6B90061EE6B0FD163DCA500D75BD983018A78815EAF68C09C319B52826BA55A9AAA0072957DA2EF6F8C6FBB99EA67AAF38F309E4DEB2B893C12AE64DB33A65DA6BD9FB490CB121771E48114B450908547197DE92A2E071E481158D7B4F38C55192392C0573F41F1E3BD6E81A286C19D5DB4DB92155670764B6486F993211D4383AE5B0FFE87A3A1B803E5351AC35F167E43B34D92C3AC43E058BCB030180212458B43E19B2F7EF0FB97466718252B59A8BD05EEE949179B96A1C12347FDB8F0AFBD5EE59731E9E",
	mem_init1 => "B282EC9A785A04791CCBC2CCD2C940D6EC59B6A4A9C876B758045EF03BDB104E3C455A1622F032D514AE732F1F3707BEA50586F89767DF5CF05830B96D0DC6C71A93F202AC808CCAD599F9D8A719673E00688DAE9079503DDE8544D5E01925D010A840C486C64280FBBED096F32C715932B6E81F3EB1C0F5BC6A0DDA415F23373AE6E74E9D25B14128F2947FA384DAD34550EF6440B4D28DC4FD3E4A3A6D623988201390C62CE49641C310D0133EF892E29C7FF97595E971B47BCF9966DA6BAB67155A7E53ED82B718BDA7AD943B089DEEE1DDEE4093BB7D3ECAB52FD7906F7A0B57A37659FD2352A457374BF7F326519503F6EAD01E32239E0390A245F4A8DD",
	mem_init0 => "803DE45D55E6F82F4B7E4463B416D22A0DFCBB5058C684A564B6E2E279DB3158A741B48ACFAC45E38FFAFA9B758A4CAD7EF08490D9D6B0985973281F54D8FB69C25EC58534F05D6B69A6DFE0746D870FE4A839999F0A0F6F80254E4B457901FF9F02A72AB1CFA056422C297F4BD8649D6231B4B909877C97EA5533C4484F1380C88F89AD1BA7CEC32D92735D538BB8736DBE0D7F3D641038A4F6A3B65BC032A312E2104F48E6FFF365B21C779D0C018899DD42D7AF7F39CE0C8A1CDB8C0B57C0D2AC1210B024F51B4EC6E5DAB73B683A42DFD71EFB02B5BE82021C5CE60C9F0D98AF4B809D0D2BB643ADC4D98F412B2867F58384B70589436D79F493B8016031",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a357_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a357_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a357_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y56_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a373\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "A8FFFDE65275D5E1B88F67128D13CDB11D10816A8B648B2EB2C6539D312DC63DC5A8596FDD221F1CEEDD0FAB6F5BB25F5929C70BBA153A93968B333FE4A46FA25FB67CDD778DD01A1BDB606C7E90B5826F0B2E2D2C3B45258E5115B179C306897F406595AD1A19F20309CD3C3F1AC6FD3162953353EE5A12E29B2615508B094B8FC7F61F08EBE57B64BCBB49ED15A22BEC73CC6A3974907057A838B22DD7236A274B8EC9A5CDD3ECC481602CAC5F0255D166B268093515167391A0D59782A1998026134473A253014B9F94FB3EAD8FBB574901FE6EB102CE9465D9BCB8C1E16EE435913CA1DF1C98EF0916C15905EAAE514BC2B5DEFE33681B1FC16E1D8DCC63",
	mem_init2 => "517007FBE5FA2E03A9357D440491F3DF5160E11B9F4033D1D49FF0D2B8CD45E678D644DF5F185DBBF4C865043B4E2BDEDA4742B14EB702B2CFA63FD0991CF22748DDBD8FC1F41076F2DFB8F3AFDC38075CAAD4022E3C35A3DEF8A691F206293136E83B5A2B8C8746300C74E3E71394663ED6430100A8037C524BDE3CE8EA88803E16AFE955A3A3A299A33FD4B7E39E79311E53E4694DD0C08B3C3B96A1E3BA937222B4FAFAE1D532626BD223FB8C691FC61EE41E8A47028EC272A0BCE5CA8DCE9C5BD3DCBB86B9EA08F8FAE9A3BE17D5E211AC2392F0DBFAFACFC648731D1E0211BCE990F7F8D766431ABCF4C0D82484BC8E597DC22C43343441CDF5E89FD827",
	mem_init1 => "AA0822EFCF9F64F861F83C4E0707C59A424240268BC71287C991CA41EEA20FB7E50C314C9CE45B65015E6B202781EC10DC7F0C166C49CE73A288F264BE330B6CF6CDA20584526974B54D38B5169733119C983652D33CE9CD62BB1A2BBC38D624B0A646ED28B8C48B07EF12D61756DF49F30C54145258D869CAEA6FC95883372078CE6D719424CE7EFBBBA540D0EB9A045467E3E669735FACB9CE92FB12CD5B958CA7E27D71B2FAE06186D1380FAC872905CBE8BC82978405A2AE2D5B0267C14ABEA59127CE49B451E71B2D3000B9D3370A38ECF70E16B3DE6D592841E7A9B7A8603B2174B6C7F9EC2E2E318D85060428E3AF957967DA6B086C0627241FE44AFE",
	mem_init0 => "1C563E9DE0C2183A9D728553AD6B52B984E5AD25B76714009C55DD67A1EFF97604918258BF75D4B0C31CE21E4941A943EA57B546EFB6D81CC1A2E21B7C1883315968B24F236F58303185722AEE54B138EA49F89BFBB54F01E76951BB1F9DCE844E4A7F56B82E70F566FA9C5DDEA5BACCA054277658EDA66C7C8016E37772DF24E64F578B784BD36315A5F2F281568F565F59F349C507B56F36462D969A1207F1DC4DCF34C5D711FD8FE369C0F827ADB82F22D0B916134AC4B70CD82D0C0F52316F2E74DF88221EE92B9982F55EFA6056718C2D6F402632FAC21F47A8A603B4EE8D60EAFDC0D6304E2B5057F0CFDAA76FB5E3C791CE700832BBCCEA526353CE26",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a373_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a373_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a373_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y62_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a341\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "847B359D44614A2C603D488E1984118D1D9725FA8AAF0CE05F101A87E510C852858149ADFE0EBDCCD7892614052DD5BF8A1D878D2CD9101ED2B884FAA8CB2C6F8005D05D5520561FDD117B665C13345A822968DD6ABB808CB79BBA1B75B6CF2CE62BBF3756554821F35D5C889B77001BB05FABAC5D882C83210B7742B5850860FC6742D16E56623A29C9B9C615D918624181D609BFDF379430B7BC08A7665061E750B9D585D43E595D8E3E30D4F90215E52A10FE40088BBB7E669D368EBAB65434CE9A236EA7325AB8C3F8DCC268D51B68E703A2CCE88B4A5DAC28ECAE6335C82FA61C48687226E62A8FF7593AFC33A8297FD6E9872F693E4813395FD7BA3D67",
	mem_init2 => "F44184D03CC21E18199C96FEC430F5F5F3F668AD4ADCA77EA442D23B5B6C66E290EBFD2F1CB54F2CABBC3B8E88A46B7A33258BDA9D93C53DD33B420B531FAC056AF6794DECE08F4E6824F4E049532227D927D97A3CB67A0252F554535F0BAB02B967694DA7214BD2DAE816DFEA9E9BC7BB79106F2FA5A7EF72F8A5CAEA0A195A6FE7B2906E9A5ACD5B83BB99638A720845880EAC2DA0013CC7E1EFB8790B66ADC4B5C5CCABAB60D107195D5D63CDD3C75795F3A1D73BEA58A5AAD474A456208128E599DD64088277AB81F9A0234D3D9F64D4E34A93E1DEDC49DF1772A49AB9F0FF84DF7F2370290D92285D2A724EF7EF3EA847A67396692875617F1C4579EE09",
	mem_init1 => "9A737E332085F2A3471507C7B1383B673BF4348CA650731F85B1A2469B9BB8B54BD4D0DA3AD16F93BFDD952AEBDA24CFFBD45E6CD188AFF2F9558FF9B8D038B03C08FC5A09BFB254B70B6468AAC8B39505C2709553302BDDC33F82B0F640E57FEC11C331D957C64698979199F25F63F6F1E4D2741B7B9B683C82EA809FF0EB22D0A44C54D414302F14240B0DFEE291C10DF2CAA03DBDEECF6E74AF6B676B6D46194446CFB09D028AAA4C0CD556FCB0061267F07ABA21891E870E687AE15BEEFE3962694E8A9D197CB29AF1916EAA2BC3F9F2676A5CFE7DFC2036BCF4AC6BBA9C2CBC41C1DA9494169F0D54E5A39E37122B5E42FF52D311C5C6ED253C4CA4864D",
	mem_init0 => "F964FF9D7094C57E9ABC9B3A7B34BFDA5F54AA099FD07F3CB0FE3EB659B3694C5D684E22926C6308FE0EC2B8D67AFFC4F121DBF1D44740F7AF0E0AC9B9C7D4CBA6B110F80D038328AD6F2C26E77EC851C2A8D2D14F21A4F0C21F7F81CBE0113EED6FCAFB72A2CAD91B2758ABA5AA85B7289C92A0E9431438394F6EA3C666167250901B6FB24B6A2EDD3179797E1869BCEE321FF530ACF86B38D74FA363627E1FBBF24FCBD6DE616A1B54C2C8B1CFC6221A233065E5DB5C40CFE6C89A857BEAF081D11C45C718C6436FA049E84FCD6D83061C4B8359256176D0E0BD931C46B64E3B24D35F132B0867A24E3FE3C0F31ACC9C5BD3684B110E98FA7549A482C2954F",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a341_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a341_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a341_PORTADATAOUT_bus\);

-- Location: LABCELL_X37_Y54_N6
\aud_mono~62\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~62_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a373~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a341~portadataout\ & ( 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a325~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a357~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a373~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a341~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a325~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a357~portadataout\)))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a373~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a341~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a325~portadataout\ & 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a357~portadataout\) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a373~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a341~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a325~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a357~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010000110111001101001100011111000100111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a325~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a357~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a373~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a341~portadataout\,
	combout => \aud_mono~62_combout\);

-- Location: M10K_X69_Y13_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a453\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "ED214068E84E5A23D15FB04F59CA196E805319121ECB4AC80EDD1D1BC66B8768F3A04DF7E28A7C32436203AFFE3403E67CD7070A50E6CAD15B9D624A2F697E80A7C5BC605B2F05A0787E27BDF81FF0BD6A2EBB5C1C798A71FAEC91A663DE896D0E0555B2AA23B8995C7AAE8CCA573CCD9A160BF8FBA396653F581E6619262D3605B1D218A4EA31BFF16259C963B131DF01B7B33F0008637F9DAF6DCAD8F92ED3F9958611E32101DB1C52D44E7006E50F581114B530EBF98E7592E66D26A20DC0EF9A46EB2849BEB0CD718CC4C3A160F933BEB67BAFCD1AAEFAFF6FFC00978AA99A9EDF70D5AF47D4317C0BD85C0EEC4AD858A07298E5E2DF08153F7473983F43",
	mem_init2 => "037E46F199C42B4F3EDFB03FD98AB0D71D13649F6412E32BB8BA29E060F72189605810F1FF9464A486C5F63DE55E42D37CC396AEE35AE025BA3B9D0F78625A9C1BDF795863494B3F98BED4D4D9079609170409490DF411533AACB9972585DF3ADE86C837C1898D5D3AF657DD85B29E42EB46EA60B78E16A30E6DBD6C80640A86A0D520BF95160FB572C6111FABCF29CF67A8DFDA18CD71C39AB2767303C535AFAA1DF9CBC772B050438FDDCE05F3F1A5D249E77642A11AB13CA2ECC20BA9BBB9E1E191F0C3FAC89EDEB76E03F469F54F8BD3D3028B6637A004AEE7C72B8D6C45E85F3070A5B3232AD89ADAAD2F5FA81383B8C33466B4A9CBA0CF32AF64019D55",
	mem_init1 => "6AFD9F25DC42B010E93AE8BF43FBFD5E8EAB2A0E4BDA35967CC59E29E33E967918F41D46E878431D5AFA022854D6B08AF00A4EBCE7802940B1205EE77164824FF10276FA378575C09ADC307E8FC3109445A8325673E8B0759E40DFD34822A1AB29992AC7677DAA9F9F3B988D62EEFCA8E59985118840DFCA8598A12306AA2AAEBD5A43C72994D36425115703BCC890EDA4B5F849A7C84A36E44EA36574891C57511C104DB2ABFF006695871A131532E766F3D75D51117A34D069D72B9E00CAE47FEED9DBE36C09D0059B3CE766726046AD5DDE215AF11AB0B9704157D2552879855B90647A783867F7D3735B067A62F5935E81B1567B07AC0F27D64D2A3A7EA9",
	mem_init0 => "6029AFF2D328D669A2438A7583D49FB76A32EBCD726D9599DE6997808918C5478B065A223A7FD18FFC2A3BC6C4B3262E97E48EEFADF5F3A4E9ABF9F888CDAADA9CE8112428A99E8B3CA7042341E53C3AF142EE448B9AD6FF22454DFDA86D24ACBE292FA763F184DCE6E3B748D21796F980A833304E769724DCD588590D9246068C8EB96FCC98AFC21A42C20D1BECB0CDAF7E3F261A92398571492150CFD1A3913685727F2FD34FDFE9157066CFDC9A1BA21DC1E1F0CC82BD2FB26ADC6DF1A291EE93769477769AD184D0AC7C9A4122101ECD44A6DE98E48F54D31542C19BB09B11D73F3C07D62C522DBA6688266602C3C560C7FF9B964D3C4FA6025DD8C561E3",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a453_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a453_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a453_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y19_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a469\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001540000000000C001541515500155000554550005555000151400015540000000000000000000000000C00004151555555504154001140014555515555410020CC0CFC003C3FFC3FC10FF10FC3FAC4FC44EA11EC5F0F0FFC400455C20530EBA1E420F9800A95EABD0C82698FFF7503E20D493190713922881B32B2F6666F799A52E96304E59264E946A3E65D8208D7A2ED330D12A9810F2E5D4247F9FE7E9DBC",
	mem_init1 => "67FC93977059C7B04688E314F0C9BC82E73B593EFC81BCA4144F1DBF7E1E73EA5A4B3BCABE910A97EED8308743A79DF8ED8354015C2544BFCE288F66AE1A77B11E2E6627258C35704343016C8A4D678739FA8141E84AB887F14E4E213CFC88335C1D484F1A601FC07755545BF360D8C155047A8C9D8973C04C0DD6769C051E5073273AA442AE1B66C6DFB5825E4681F4E828E64721E855E131146086EC2D38F7703F34162626AF896DBC13774AE36BABEB65682C3C4AD1E27F1ADA5CF20F4E67523C78114FA20D42507E036845EFCDEFF24AB16D3B7DCB8AAD0B2658D6D2CFB165629BA3C5CE2F4DC79364653C21AECCC8FD013009A1B79A237E60CB65691E2B",
	mem_init0 => "684F9F4928B6EA949F639B782EAB6C2BFC0BDBCBFC2D34BDBF95F4DE10400F7DC928CD13E3180463FCCB5E34215BE54C904311D0A6EB489682DB3E67DF1080F0AD81EDDD7BDA022005DC9DA7384E0B9282031C721FE30B2BE7E7EDF5D5895EA4502AAD96AA3C1FB2635AD5E129D0D7EBB75B6EED16DDC074B1E27DC570FCC1CE8EA500F4CC6CB668B9ABBA472678317C6C520959D0D9C69B73613B5B256231CD1927A8E73D29C337501268A9C97F32428AAAE2795680C72A58A72CE02E8A0F279ADE203F11BD43F575ACAC2A2796C307AFB861C9C08F91B88C3921B5FD684ABFE717A0AD3ABFB79B91056065596DEB65DD402520C51F35A4EB41841ECF0F01A6",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a469_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a469_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a469_PORTADATAOUT_bus\);

-- Location: LABCELL_X63_Y17_N42
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w5_n7_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w5_n7_mux_dataout~0_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a453~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a469~portadataout\ 
-- & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a453~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a469~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) ) ) ) # ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a453~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a469~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011000000000000000000110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a453~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a469~portadataout\,
	combout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w5_n7_mux_dataout~0_combout\);

-- Location: LABCELL_X37_Y47_N12
\aud_mono~64\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~64_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w5_n7_mux_dataout~0_combout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & ( (\aud_mono~63_combout\) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w5_n7_mux_dataout~0_combout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & \aud_mono~63_combout\) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w5_n7_mux_dataout~0_combout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & (\aud_mono~61_combout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- ((\aud_mono~62_combout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w5_n7_mux_dataout~0_combout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & (\aud_mono~61_combout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ((\aud_mono~62_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111100100010001000100111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \ALT_INV_aud_mono~63_combout\,
	datac => \ALT_INV_aud_mono~61_combout\,
	datad => \ALT_INV_aud_mono~62_combout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w5_n7_mux_dataout~0_combout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(3),
	combout => \aud_mono~64_combout\);

-- Location: M10K_X38_Y40_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a213\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "C58B74EBB9C0FCA8BDBC98064CCA26D8695EDC0029ABCFE6C2770EF8EC4C5401A3949171483CAA183C7E405B4D1E1149B32212129A57066A7633E468C74CAB2DBF5DDC8CF452B23F7782E7E16A94021083168E76D3B9142D9A2DB226C41D3EB934FF3668489A7AED5E241153560900EE225C34150D15C7F94E36DC7379D991B45719E2BC1232A63FE7CA19BDE345AD18EC5F37AFB02EFEA7D8A7F5174D3B5412DB78449E77FCCBC1B549FB995F7601BB2F0DE91E4B25C9A9135018E6696991FEC57BD05D6B8FA1EB0ACEA0F36A89B02FF385FBB2577ED94B07C9273FBE96380E5FD992CA67E0FEC046F93E27A166AB4F23F32CF28CCF1F2F9983845A1023F43B",
	mem_init2 => "4B4D8533CE96BE31FCBC9BB8ED5FC471C5A199A4F3C552969F72B9A175761A05C15A1BE099CC5B852D9AF642FF41A49E5AB11563E10C18EA730F69CCDECF391A3E659276AEB8F1F3426E632326AA5D577FD421C8E6B316EFEC681C45631EF97D19A1EEAF5C5F37BEC2A81681D6CB4F1EC365DD7AE568E91E058C6F039CCD0126E4FC76A8F9166C48F4B840471FA23C50E87E0AC2C03C86403237658B8022DDEF0A2ABE2F5933FC033341472482A9C9400DD0EF0A4BF7A853D7E1A618F33766EEC5B38B9D54B10AE74CAA0D81A2926C34908AE408CF79343FED504883941767337BEFD2C560EBE700BDFC9DCC4719613B48392C438336B20B2AC7429200A7E07C",
	mem_init1 => "17802D5CC13F9DC33707D0FEC57B14C1F3886E5249BF55E4071903C34B8C6A1D896C80AC0E2738B44F7DB9D0E73CFD66C9C2C2E2BFACC0A2F894D65D891E6ED76346FC2997B9A6A990C27F68CFBD91CA49C56343658160DFE50D58F298199F4EF58E79AA0AA0B5A57D9BDCF7A990D31A8AA930AA0D243361A974968686B6FA94598971A876CB5369581F9E0A9413275F669EDD270FE5290D1FFFB03081AC2BA927EF5833B2A0833141506C573B704F922625CAED1F0087D04FF9AB2E38ABF7B5DFAF8008CE08F7B3A66D69AA3D7AB575870C9B452287A1F29E151947C5D15C41CAB3A79A9693A1C751296B681D64BB6242B402C7472A497F12915BA7A7F095E7",
	mem_init0 => "861FB3276773BD038CD89F39B1FBF4C332990A490FCC317A45BCC650403CCD317D21670C92ACDDFD76C0C134BE6733B514757DEE9F60E3DF50D5E0BA51C4DCE12D08C3D772AE40C087A32F8FE9B1F92C66B0A5727E777046E0B57646368D9A2506B4A0B59703DA628CD500DC6C88AA7BC3AFB98EDD02D1F9683CE447FCE2E5DEE3C173BA8C0DB56C6E1023A32CAD7B6F9CF2A5969F4FF44F48839FCBE6AC22000D06B5188B301328471616B66E0C5280C906E0CEFFC52D1A9ADF8155A48186325EA0AED9EC4692D7154B13A9512FE9F06EA1B67C1D863E13C231154D4E08B797CE791B93971BD7EC4F04B78FA5C0714D8E997AA337893CA6C7988BC7B4DA72A7",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a213_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a213_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a213_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y44_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a197\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "A0CE3B7C79549004B5EEC12E65CA604A990E8B692153E94C7F226D20B40B5F47AC5B177C6B08892CD2E7B0B2622F8B1A002C2F2339591EDF6B46AC506ECB8150E57B1312ECADBEAC8599620E76AF310514DDE0DCE121DE927CB9432C6828628ED84AC2CD5557746D078A321DC1695F90A31D57D842E37A647258A1D5455F000C193762D9E119BA65C51C11A97CA22AB416BA0C10EE400FA3E8D0185BCC6CA94BC31CD02A7A01F02E2EDFAAF4531DA37B859FF5BB12C79D0093B4DE5DFA99514BB996A6E0179C4A8803D486608F68F8758AB1276A5815A8784C203022746C04DDADC3A0D62EDA2871D003D278C8909821581257514C6C69DFB91E509093670451",
	mem_init2 => "C2C17692B51B695F41D8EB3F8E4D5ED7F308AACC67515ABC3466E650FFEDB4B7ED9D31D014945660026D038EF6FC47459E1544EE26F6CEFB570BD4507D19954AB79C436DB344218BD6482DFE66A35C1774D88082B160EC8B5D5B5A935343621CBCB0F13121FCB5E1A7A55769D59C937CE3376990A56A4E47A074672266184833BFA9D3B768EDEA793B9AC9BDA4BDE25D1ABB22A3086F6F5C05DD598D25294A7E5EB289AC29FBC85184AEF45F52CBF8C98C3949C41F3562D6E44F1F79161042DAA7EF8F4D7B6ABFFF587911FB7F49F940BD5A7CECC002BF661E0C9A0F248F5EADFD7C66EE8D69466F77524862B960B000F4EAFEF944E3E6D91FE3A423C15A58B0",
	mem_init1 => "DBA6FD1101A4F6FCF6E208F9AB961436F18AEC91C540D9E8C014980C84731FF761A5351F9E450DB23420E79A6E2C1100B808561846CA8D40B2673291E4622334AA777EAA0CD2B09B584478EC97C50A3AD9462DE32D2CEF3C1182C3269EE32496FB41DF702482F3CF924D08CA5260D1A4FB2D10A4A4C11A67C9F1410061F9F643DE51CF5445505AF5D52D9D030905BF81AC7442E6674CDC91A70B9A68987A0648E0DC0B18E58AEF14ED8427F9482D1F49C868FCC8DC90777BE780AD4A3E6B07B58133EEE03344430E8BC3619B0098107CB14A8647B52A3AAADDC83AA850E3CFDA01737EE59CBA6526E5F76A01370A6124A80C7270EAD553058E63247EC5C73058",
	mem_init0 => "2BB5141514BB120FAEEF9BAE2C8D6099705725400A2E4B821EF2244FCAB9B8D15A1B8A4DDD2E31A77CBDCACE92D2F49B865015F315E853A48781EEB20754BEC27C1DD5C82B6BA2DD0422A51A9E0C4BE94AC48795969FA952404CBFAC067F3DF9A50DEE9E90F598681B2291E8EF70700F13EB66A3165CF0D50EB291BE52B75930306B5216B808D1B8831E0EB5AF957E5173779742E87219F379623AC07EBCFB180708340C148E1724CB6B66F9970B0B433005BAF70F075698D0676163ABCD6FD253C1613B0D88C6ACE79AF94993CAE6E4C88DCEE55CF299CFF5C686F14D90AAC3A2B817FC50E1ED37A6697FA36B097715BE1A6C917BB6D92B2DC9F4D59322A040",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a197_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a197_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a197_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y36_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a245\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FB2976BD47353A2CBAF0EEAFC9798680397DFFAF4E32C06E09198F3BDFECC9F60195ED059296733DF00F3E4A0AE128B258AFED87C49B63F387988CE674C60999001E70E64163F2DAA07F8B510998C1F0F2DB867DF3AB01F547AB40FBA41E6F36B8944C2536ED4E3B90779C7B4218C34BE795DBC21866E34EF767B717EE4F2805B2A86AB06C3437ABC2E7C3D50F7F46F263B5F3DB035ECAF6EA0A65505EC564C9D43DF46C5DF45F723496D93D19D10A57BE1022F03B1E2DE79FA635D6085328831A5869E2B149A9651D833B4D43E8DF62301F9D59EDD39DE5D6990C3DC7689716B452E189234489801951C5CD0E9E3315AA46BE5FD6FBC395779F143D54DF3C06",
	mem_init2 => "3B95F7A76C2686CF256FFC09B4472B13B1C54D88CCCDD044FDAE6759180B24D8CFC38A61B33E4CEA0A833CBEA3B4310362B38C875F28F365217339512E52204A2B0CEE5E0F4A4C1CBCA3F2CAE938EB5FD24B542C97CDAE8399B0D1FA335D23B1EFF19FDE69892D4087EDEF18977227D8BCA5AD3BDD6FAC1F3BC7FC51577405AF62EABA8E91C067646B7CA7DE03D4AB552E554690C61DD7EB5C8ABA48D6582B863FE8C2469ABF45996749DC82D34DDA9F60D52F25A8B6BEF1CC612C4F1449FEE4384656AA951CB353AFA3F6DCC235B3A3EBB2714830953CC1EEDAC1DEE23BD0D48493EA2363293C4D68907EAF994106FBA0ACF1CB259BEDF0228FDBB98855B78B",
	mem_init1 => "E9162BC845D54F22FCB17C62DE580140F8F22147EDC7EB527B0EFC11B8E2510E3577E38907DACBBBE8144FB3DE5E588C969DDDB1D518ABF4F1D9053AD13838A93A0CE3469EE65ED14A5F313FB977F15198C7ACE59DDAF3DB57A3BE12EF935282381536B003D42099B01F9EBCC2EF8EB56767D2E0D268BFC0FD06EF1BF30F878BE39534F52B0801F0B561691F3E90540D6660271C3FEA66F1801D7E7387F359E090FC3E2745A0FD2DD46D4969B716E3B54836EB115686D61529412044453C6C6C8AFDD74DC930D3FFB687AA637EE3C3AF3998C4BEA31B6262514F6D182DD2FB5E49FF293D240E3615E72F99AE0954108426ADC63FCD4CF7EAE2E342AEB57BC23D",
	mem_init0 => "8CBCB1B4CBD55FEF29A5EE58D2F77B01B63EAB9ABF3225FC80A88DABB2D08D405EDC58496DF51AB5F4A13064BF5DE7C9A56E02F9FE6ACBC708EFD71CB72944BE3C13D64C3EDC569EC6CC97D19DC0B89D5AF518D77A96AE4800C459FE2FA3FE1D6F95CD5C39EDF9E458C3B1BADC065C7B4D88814659E2E2B6BE267DE1F0CDD4E62CAD3231F501AAAF2142E21E745872EC5228806A9730A7338A45C668810EDE42C1184895FA063ED4B7537060386F392F4A203E7744BCBF7E28923E07CE34EE631B6861164D04F723983AAC5B2EFAF71BA469BBC6ABB8C6A7DA0574D6071AF13CE3D4E6DBF758890996E37D5DD3AD8F84B102732D298C182CA94F647F8DA8B589",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a245_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a245_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a245_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y40_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a229\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "A69D5CE50879F5A506FE398F8B75869C0679F15D4DD66B32D8B819FC003945EF88BE5A5047154A9779537369D9FA63CFEDAD40F4ECEE40787EEF4404DC41758A431DFF1A4972AA70B37CA0452470589E0AB7D5150C7286656D6C38FDF1A650A6DFD98DAE53FF4169D05E2D9086E455CBE2F512879065B005818A4213AD93BE92EE7823FC45021F96BBF1A8ACE796742AC0636C021F659A0857ECF203E64D34FB1AD70C7ADD307EC49E1257EABA5466B4DAA419672C4ABF95462CD7A6FE45EFF7A83352410C00D15DE6E06E89F71ECE0C338439F739E7E60398EFB869F171F2AA6DD39F45F7B6991F7F12835B9B9B84BAD18B34D071CB5000821ED42872375DC0",
	mem_init2 => "C34EC0D5D8A477C23E10C306A7264D459AF4BF4CD4795149A88400E5B756B34F75A04A2D83F28713E2550AA6333BB4C8151C8805E208A3083CFF03952540091E597EA8579F2D71229AE11906F84D2A2B0F2EB5E3776E81BE47298DCC72490C7E0DF092D3D30B692FEBCB9CE47BCEE3F880DA258B3A9DC83D1710DEFEE68D83BF13E5D4C54E1C7165A212CA54E9CB527806045A60A0331C1915C969A27224E059D77FE3F2B02957AF70C2875F79883EDC7163DCBCCD5814ED7FAA387E6935B53EA74B6C30A796508A6B4EEA2B4AA6B881222F4E37CF64B0028EEB518704550C82986A9700AED158EA25DE7542965C22828188641795AA6AC1FCF29A8DA9E87283",
	mem_init1 => "9E6B918A2B93AC917AD8D2C6933D177697F8DEC8FDFDC3690F288814F2E862F2C59B8B87C4AB64487D26523A8EEAD1DF1CB4D26EC8B8CAC2FE4AF0F35C96DCAA53113601D9A96D53E4784BD8B827206860271DCE2D46C4311303FC0499F177695A5D320B5DB6AF224D22764CBE0D80762D986CB950E9E75DD341185C36130CEDADD1A8C0B8D25C615A77E1C341B0B0F8B28DA5BF1EAF032749329E50DCBBFA045342373CB282F17011AC11E170AB5F4C6ABBA73820EB9944A24A6ED621F619C6BB7578A2D61A5724AE99DA9DEC0822D91109377DF689EBCEB3C12D3DA831EA4E155D5EC8539713517D15B89E8EF58688C93EBE7C2615723FD70B286F044D8AB3",
	mem_init0 => "7963A26989B33F65BDE34652BC39E1631664826B6A96913CA8E7C28D3FF8FC6F9DEEB6D7EB784CA56588E57D6574151CE239D1DEB98B482A9B28D49867478849EA1260E47F0AFDC87A2F4BEC5B5EE285BE336D37AA76F56EF7B6B1421CA47A585F59AAD0F7D092524C5F75C6D0FC0264F99CC7C56C35562C8E07CB432507A52D7C6B1BA4BD03EBE0237BC7BCF4515D2A630D061C43D477F6CCB972FF56EC0A2352E48C921B5259D4186049DC353538948935CBA9D794D1EAE1B4B72FE8B68F26B86C4BFB80F27BE372F251D97A94B0F36A0827C1988F51618D8E9A491B430C62B411F69474419CCFCB4823176E4445D06BEF39539C760ABAA4772766C255DF03",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a229_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a229_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a229_PORTADATAOUT_bus\);

-- Location: LABCELL_X31_Y40_N45
\aud_mono~66\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~66_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a229~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a213~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a245~portadataout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a229~portadataout\ & ( 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a197~portadataout\) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a229~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a213~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a245~portadataout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a229~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a197~portadataout\ & !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000010101010000111100110011111111110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a213~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a197~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a245~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a229~portadataout\,
	combout => \aud_mono~66_combout\);

-- Location: M10K_X49_Y8_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "A57A4187C75C1E8855C197BD86DEEFDC5D475C5599315EAD1C17135AE54F9EE3E759B7B37DF0BC89F8197E9A256345DBDBDFD6A97F4694B761B4B1BFCA3CB6728B8EAB0B11FAD7A11B6702EB1A11890C85D77D712FC24B21FFDC36C57C81D0B8EFD507A8CF42ABA826F1EFFC1BB52EFB9F604BF8770FEBF3CE27834B0B0B20464F2A27E9C13EAF1EE54746B88D5B6BBA9000F962FB3A0FB8FF95386C3327DC683908C1A3D5160B44BF8DED6594DF8BB4047CDD780C5DA174D63963E345BED2FF6F382ECCD17074923B7DFB336A76D05E4CDBC51210C95E00CD52A6B6BB8EF94F2951C63642F4F8A1357589121AB684A6B5AE20856628F857AEA01AED5AD639A4",
	mem_init2 => "3CCBF38FBFE97A888ADD37D320FEDF9360E3F5C7EE9791BC63A6E6A84EB55BC89B484601D3B117DEEF722D00A99A40E6763294A115A645889F18089886C37F600014650E05DCD804855ADD1FFD2820F24D5A8DA3A64A70657DBA9967B4E818791EF3C50678345AAA47ADDB5FF316E4C163A0400BAA8F6EE770741BE38D556EC8206AD4B04F125288143128B47A8258AB107A15322CC5BAF54B92816ADC19036C102F272354C5B1F144479F63CD3C180AA3985A680F7933F2C8B4A02337C4F599C5E967C4ED95B152B501E8959A66525726D15833A50F85EBC838617870D060FAED5CA315EC3A4D14CD52F7C2671ABD2ACF64EF68235B12A624227B5EEB62B3DB",
	mem_init1 => "5C016960A37AB182A03F850288C0FB85B062514231052DEA0CBB1AD56B1AF67EAF5A1604EFFF480E519CB6631C06CABADA1D63F52BF2258D225D1EADF5F9DCDF9A8B9167B6DBE34EE36C80AC29FA1E32E0C457814E4D249EBD765675AD4B047382BEF9481AC04063CD1662B492FA5F64AA24C76384797A5C9F6FEBA9431AFCA53FF46ED9B85B3B923F619174604E503EDE9C507F81A97F9EC5E1BC2805195AD27B1795B10555768FF5BA5C5B73081CC02875134B840E2CB100C40C4FED251071B79D80A46F0650E6F259A71CE279DF9C258251B55AB233D9E82184D7FD4EFB3C8AE2C5B51AABD9E26A35A02BF4880DED9A3D513573371CBD7A020277BC7B6E43",
	mem_init0 => "C1231EDB83368B3087C76A526326F44917DF9A1619E5AA706F73F5338472FD5383CC6E552C4E95D4EF19782BCEC92AE3CA8DB8039D41C6741E51CC2BD924D52E5157215ABE2F609CD05A823F8E86F2B8BCBAC098FFEC2AAB8DFD65F39CA09BC8184607611DB5C65F6A03A5AF0FD02BA55D7E90283D9EE136D8D3C5EB9E21A04E92A03BFBF9B64F6C6EAC45E9039ACCA2411FA0CF45EF3EB71A71F81D8C8912F9B7A8F34D5D3302ACD0DA3E997CE7694F4D9C19FAE6005BDB7A108EB04328070C5A0C4E609A956B9EE4CE98A14F53044430003790EC14B87DCCCD1EB626FD5001BDD5D80FE71F8B4353388358914C5EBD8AF8C84DF4AFCB3534B38BDF80F71BDD",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y4_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "F00BF98B6D9DACCDB22C8DA2859623C6433A380463ED0EF235F857497DC9C1810E3BB0552EA5B8932C9F3046C96BBA1B33C3315A01F4A4E72D18BB0FF4E53B01C29FE2D083EC1A904BC8CE89D996E3D2AF57945AD42B52EFAEF25CE6A1156B0BD30CC3633869B17FC3E13D27F9360DC56A601DB07A01624593E903F7B13907BE095BFC8541F38108BD8A1DC8B380D0A3DF8B06F15E56C92BE02B527A17EE18024DBEC7F40AC9A80365BEEF158F7ED40CB928DA854E110EDB33C163D8AB3E128C35993FB79A4D70D0F3137D934F8D01B394A30E12809C524EB71533FB40CFA4ED4FA0A412D098BFA6FBB05C87E15A3C3898D20BFBF575F7FA009721274A9FBF49",
	mem_init2 => "B4DC54DA9621AB6B86F34C8CF678CD1AF739805F6818A7D64EE73375567BD76B4ACC9C34012CB602D985A66ADDF1C4720F9B621218FEEB827A21F9D0379C35987A25E3E46D833CE44EA3B3D0853539CDA7A985C59A0A1354CD9BED58D803FB2367A59A6A7B8A0B0ADA230FA94B57441E029EAF6181C397F00300070ED37D790038EC2B4A8D59F2EA3B1F62992BE442DB1179C8F1D356A16FB05EB4F0EB4FC167EE1D3689BE6CD9F9A4B3E133018B15D94BF3DC2CE314CB0CF2C1C2E3465D0F786858054A68272C0749A2A2E7AA24D6134D86FD182DA675BDE4C6CB8367E871916F1B313B57CAF52AF70BD2FFF96FF57DC4ED394273EB4AAEC7CE7526C57A1EE5",
	mem_init1 => "3C14AECA71E5D00F51A1A609E27278730A273A750EDEAE34501F05510657A319C27034F2CBC273957A2AFA4E0782669094FAD6B11FC2E39F5ABF0256CB0BC85DEB7B8489DE0EB0F6071E0EABE85570F3F52FBF2578D41E3C21EFCEFFA413E6FA3EA2AE4298B03B551CB0B59881D2F6E5A790741B27179F43718A318ABB85D4BC076A781174BE0E25645F859A7E95D1A88D852CA3116D99DCAAAEE4C0C3C9C14D3F9EF859C74B234F9C7D1AE320ABB44FA399A26984AD30714126C9787A5574F3B298F04F955A5857AD61E9FC340D2812C38ED5C18D03F3583D7C31CD05E5FF025045480194985956896D588438591C4AE6A832334C1504B76867C9B058D5110D",
	mem_init0 => "7097B614736E16AE2489ABEC1F07DA05E58AD9E668888221F432FD9511C4BB8FAC2DE0F3D64DE3E2182ABF6DFEB623EF03D28354BD9312C8BF5564D8A9A06CD7EC8361990FDE39876B5524960FF93FC9408046C097C5119D3E2E3CBE703B0CFE47F29DF6081B07A3B099208CA1A98BFB09FA437575CFBD9D08BFA4B678700BEC7E864C7B639680AE8B6147C0A990ADDAFFB29BB18F8EDB4A9BC45AE4C167EEB8BDC75292E32F6056B5844191A21267A545A333640DD257B895C06DFF458794B0E678BED91835222A050261B8DE79AD9D38E843316DF1AC57D8F324D2FEEE36C59439E7E1A78AF20C412CB895BF4E9BF6E6C91C5C73F33D2A4671E9D6E31A227C",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y8_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FEE8DBAD6D69CF2C12B416B8A3D36BE9D1FB99CEE4B1BEF46834156B3F31AA11DCAEE0567B1BFD5C2A1BFF15A161EA247F90092FD4A8C1D42BE5B31642E57D1FFEFAE7397C75BC0C9DE6A79B06E2C6DCAEFFCE4168C901221B2D173CD3CE91DC99527B66789568B6C33CFB973FA117A90FE0E1F1C9B71CBAA0C23F23BA80EF4A6619896E44B26F55885448F4E0EBDA298812D42A66EE86EBC43DB1AB9EE8D8480F79C29CBD18F5CB5269C32DC3AFAD5E293247A40F8F31487CBEF7586087A299F9C5E2832ADB6A9AE7C18FC1D2F8B8275468544D7691FDA6F6427656561A28AFDBC6813F02A94ACE6E19D0CD68C9E1581C52B0B9383C2DCE4123DEAEA749CDDA",
	mem_init2 => "EDC30735D39924806AF6453CFEDF9E73C40FF3A8B439D915EAA0D4ACDC1A30874ED9C158FB0D00529BBD0B59662794B4B40BAAE8E4502927F402DC346CABB12568D970C1E33A2330975834DAFF1BD8D1400910834419F01EF2EA0C20B96850C4461DE795D60C73562FF2D11B2BF491E6DD95C9CA3920CCFE49B688798D691EC6AAB2D997CC189ECBA7B7C8C45E06DDF70F37ED29891EEC6E3166087CF3858E1A65AA9C31D6831A70BE4691D5983ADDA05AE5E47AA73B534F0A9EF0FD4072B6C08441A59C6D091257E1FF1ED088F791979BB15FCECF8E7956C4689746F610E278D55E091C4335F90AA33053FC7A6E1C2A81388E9B85B5A26B75B84FA0A5A986CF",
	mem_init1 => "0BB7CF358A366460CF5352F689A3B81FB61AB59D1CADD0BFCDABDCBDD44ADB9D11056C74C9D876CC37C3946E1BBEE827DEFB4D1495E9389BE7799C608AF04A73641C45EBF06C8DB201AF6E3E8F80B3811E4E53F61843BE03EAF0EA024518C287F7A750F1B77922FD66BDD475F482F4287E0213181DF77D5529774FAEF89D73109DD401A705D5E9CED88813DD1E7C8FE0958FD830295DF1495CBB71AAF287A4C44C06C58B6C1B9D7BA07D497C283873757B622282B8973E40523C512172EB314DD57A9CF7DA6F54FEFE15C646C27F86F3FC0F2A91EEEFB6CD51CE859B892C94727DA66906A30983550E22A7563FA258C788DE9B36F3C5F5D80DB2ABC5F4599DD3",
	mem_init0 => "C11188C703E851FEAD561441335E2C1A08B9DDAFD285CB967DB9136E63279A99E0A0E03D5FF29389FD5F8DBBB1887D9D641F5294FF0C95BF57C4DB4C8D59FFC3588FC0F079D369D3449E7013D7936A61B7116EF761D4A32B50F6ECDA793A8AE8A05428C81680A31F41032881A6625EE3E0C745EF25A86B77EFC0D5B258FED580630822A7C254B48031B8BAFDE3CA5213AA729EFC4DC540583FA6C847B98D9852F4EE41AC9E15BE489CAEF686EB2C4F61004C90A0BE37BD8D6E533037F967A5076A5079E24325F05DE0F6FFEDEFF506A8F706B1FEE67C2FC0D37C935FCCB357AF90E42330FCDD49F0C80F7F45B60EC220B77742A7587C6B93D0FE69B80A1252E4",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y9_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "CEF6C3F4B94EE7B0537ECFE1CC440F0BC929FB124C35BCDF99BE3A89EC1AAF4E3A0AD1834981B8E0D0B764C12151ADF6E09261227FED6F202C7CB158031A93525E5350B330D840321CBF21E4214A464923A7D4BA8D348F5C8FF6C5B80241B232766283B7A998DE1CFFF341BDC8046D3F4BA1E8A4F3E7EFAACA47D620B30BF172352D2EA1E6FC522D26932040F6B1AF4079986CC5B66C03C3D6AB2285025506D9EBBB9D37928017303972C046D462A495339C7B9E0ACD26633A1AC9D6618BAB7978E0D6703157B9F3E99709F878DE18DFCDFEECDA620100BE2711513D3BBA24B3470C880A15C139CFB4EEEBAF3015A962E079DA80BA0DFE5A1F22660682FC0425",
	mem_init2 => "3D4E8ED464234C4AD12A4E3A231E44D2807D327C363510D66391EDF04368DC04DDEFC5AD9C6C87A8BFF10624B214B95120EF8C3393D3587D070F98F7FAAE5291E7C314EF9F04D3DA6704897EE2F53E6A9E544A18541CE436E5F9A0B863BC60CAE33E3E4CEF978DA8E0C82194E15AB0A7E54EB6ABAD916538348BC46A917F23FBF08F6402D47002AA263784B3801F3891A545F7F3B2BB63302D86A783E736489B7A92F08A2AF774EAE40967EAA3E8E4B3D632B61E2B49512E83C994553A3A726E2569307D53C1AF587DF28AA185E9A59572833516B5BB2C3B2BA16F8D513C6FCB14E31D255D27ACC9C884E959010149153287E3111AE486C7DF60AB0E50A2854A",
	mem_init1 => "4B8CD220AE42D781690FC7E7B722348B2678B548792F472142F6E9D6AABE69B649649CE34E803A7396FB03C3FEF1129A49CDFF9CEBF248454D99281D48B57701208DAF93A68EAB8A37390697ABAE0F04C0BF0EB1699C7A34385B67280CECF7E7EE491574230777399BA1EB9C681CA14031D04D003466AB12231FE58EB3039896873727BDE1C41994B06F0EC5A82CD25DE9E962CA9D486151E8D40350AC6B9A29813BD322396FEBE8E5F79B45E35B2619C3C02C1B4A9C36D6D606F30EBBBB426168E73EEAA90477FA2D1F3B2DCAC45F07B2ED5F09E4EF7D222ACA001FD302ABA4AED81A890ED71C3839A6A79432C28F2154351203FAEE40B5A0E8FDE540A9C8B9",
	mem_init0 => "0D6437B39174FC66ED2568AF6622ACE61F62B6F129DADFF918A5136C2AC1091B22E19055A9B5C376872C8200C83DA2421EEF6D0550381D703FDF8FEA5395D580FC3729D9BF707B89032C9111821A77314B57A67FEFF5F4D5CCCD7375AD46FFDABF04F1F5D85E1DCF83D0AA7E574DE850E6233B2E9C0F81FBBB5432344B4BC7A8D0A0931AE94E13CF34736AF8662205CE39B5ECE9903FB1607342FBB16C61BA123474E4539D1A8C1BF746590C4F670A3B9223C70524A23507BE5ECD9C7CD40AE0AFDC0939D75DD24C56F6A5E7562342C75586FF6F49045775D986AC1A06384D8A542E2CB5A253F6704C6AB180ECD4F9F9941EBF8D08B67949E761A00816E9BA31",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus\);

-- Location: MLABCELL_X52_Y9_N36
\aud_mono~68\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~68_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) # ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53~portadataout\)))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53~portadataout\))))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53~portadataout\))))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010011000111000001111111010000110100111101110011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a37~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a53~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a21~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a5~portadataout\,
	combout => \aud_mono~68_combout\);

-- Location: M10K_X14_Y58_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "0E83EF13A3E3013B22D616702A94937857B8185A526C5F28D720EE11070D61AE51C903F47674CCC748E5B24DC18DBBED37D0BE012D0D4E99F0C5840796BFA4A3573F92B4D3EC3AFC477264600A3C21BCEC611CCB32E357956E3B4D1F6052005178069F2A4E1B0F5B31B818E2CB1DD58CF5E43B52C787B0D3C37284BBB31DE3C8D9600A2793EE0DDBC34699AA5ECCC13B472DE7F36C6482902E75FA91DD7B797C70DE1C46DE268D7319290BA0696983F72303D0CBEEABE07239E78F9B3422AD99CD1CE9AC6905CB0D6F92B58F43F3ED6EB58CD8F8C53381EAD32DF2B8784094CDDC8C70431E200715050B4067751BB364EC16C4643BF8A2F807792377F520676E",
	mem_init2 => "FB05994C99B015183E5EE515D202D5E8174371A49E28D45D98B071B96B9EC60FD0C84AC4C99D2B08721350AEF0944197CB34D502C659BED31F57786A403A4F0EC5EF87C6A15D00A363203B0D4C93665002A6651D5ABA83FF9647E86A59881AF98006DBECB3E47A328E40DDE80AAE1B3108B552A738BBC9E5B3AB47FD1D582BCDC8A06F1C00C95AC7D110EC144D04867F16B09A549E433DC1C42E045CA6AEF416387D898A54629702A715BB6C31CA0D9920DE2983166C148EF1AC38B61AFDF94ECAD730C39301443DB611ED1F1AB06DC6DE08969C8D4D6F3E8CA48FD1B6720FA41F8CFD2A52BEB331661EBAC31121E4ED897AA256EDBD221EA59E8F19B21F11F0",
	mem_init1 => "5F1DCC08ABF5D454C1EC053A240204B7FBC9C5D9A7D42C1E32BDAA4E882256195D686D79539EB472FAA21EB55F69A5469D77E149E7E0E6E9461C4502B58C729099D250A6B5CFE4C5E380B44CD40A384E2FBA909665068CF0DD8F01B40E2860D534BA5CD2D9D3E41CB2612C7F472FAEDDDB5723ED77C849644EA5E7F727D2A3C1EB5B96B610D874713ECD975FB314BF1DF8D93D2439DDA94C5AFF9734093B3A405E3B9B14FD2BB5569A5814596338B06039278CB4B6CB1C09CD876E63A95F526F46D26B084E30ADD78A21ED4A752F38B0FDE8E68B8951C32886849D6C40930AE0D1C1872EAE38BFC7E3946AB0D39FE5F1B93C91CF5EA9292A840B010170CFD743",
	mem_init0 => "5B4D5A3A0472CF3F237EC178B4CAF91C7343238D749B62FDE27B625B2512BC26051F7C13B3D694C98D1B62BFF78D06855C8536F4DB48EE137DFEEC55EB268CBB4F761EC0444F6D1013CBC21CA853AF5155743B8BEC98E9854E853AB0EE2F5504A11C3FA9DCD0FB998872CC9E8A980D43B7F0055FDD08DFC54E7B3A4404FD13915E84C4CFD93DF17322AA00584343B07C49FECABB940F9109A2E5F447F654BC3C69836206A26C42F3205EC31F45F379FB226474332048FAF158330D3C3533037CAFE37FBD83D41CDC11F1F93900A5049467AD23307FBCDE6FFEE4A4F4830AE8CCCFA7C5E81BC1BDF61C59EAF802DFB2519FC94E9C44EB43881C8B815EADCB005F",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y34_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "D13E5BF614EDBF2E0F0DE64214DFDC7A080C8DF2CB88E9F80079352AF2CB0B03C4CDF018AA3551E51BABB54891F1CB38FC8B5FE87F9757FEAE3461FB8EE3379106D2DD0422CB87CA82748128CEB5005969B06DAE3343D344183DEBE43D4173FFCF5B423EABEC9A0E63C0D6E1E84F7C2C29459456D5842448B402F36AE13DB1993D55D679B95FA726A8C0CD5B347AAF0D86EDBC9FD4042CB1E5D0B45D3D71FAE2DEDA04AC5C963639C60B1D22397F6AA3C189DC8897ABD7648627148391C3476A568A4C02A724048AACDE5C11B4CFBC7F648008EC5A71D8A485FFC6EE8FD3A0BFFB6BB0FFDD4D4382EB13CA6C998BDCF2537F28E19C22070552E0878A9C85DB8F",
	mem_init2 => "0C8C034D9E10B1630057FDE52365B63644841ADEDE7CC9B2B02A881DDA37E94A0D84650A77FF137A186427277D345679ABA65284BB68F6F672C969F8DC4129F4837B0630A0C5FEB328E38B8F860D7BDB85D3FF4598468A5F7C125E8703C981DDC72993EBCBB0FC4743E4CBB67F89272F2EEED945A075B44CDE95C8ECA9696F4461481CDD925B22A0487C5FBDF6F253D066521E0A0338E83101C542BA265F90F3E53887D34BEA66B05DFACE9BD1CFA6B4549956CD9112D6745DC5CE372EA0DBD026BEA76BE5C17810609D919CA16B48A974EC53CB15D266495818F1379974CA60C27E4F1268C99A9A6C52A905CD5CE5D272D5A4F346537213A88E7A3B4B526A10",
	mem_init1 => "6C34FDC1110FA1B14036C9C2BA80A904B7865A3D8EEFD76824C98B6382930AFB85C5CD679D92FC9ECBC9EBCFC6E5FA95BA81F67222CE8DC99DF81C212E76796BC83AABA0684CD4ECA522B3D72D6A695B86B36AC57AEBAA969E766EE38F5A0AC1428111CC9A66ED3E00AD91492E247B530031992F8B014265BF9B05E7385BB1511D5EE9D27A9FEDB7C0BED6EF25CF09957D25FC3215981CFE588C3137BD59F58F5C507A50FAB0D0989B937C5CF43DF3C2FFD1D4321A61C5C931BF43038C5909AC9DE8D145D1FE18A1798575474F3B64A52E29FA20F082DCC4A83A1E1CA18099EB4D318B715EB91FFE6288464A6D21E8DF244B3F017805AF5498550B108978DF51",
	mem_init0 => "95BE811F5F3F5B5B1C69F77BB0E51BFEE29D30299AE8198757879F7CDF93C634971DB120B326C8B63A290510097DFB2A90E8AD6D01C1D13E005F1A797B5FA7D40D79A2CF64298FF005A87401524FF8FDE73A691D99E5C1E0F8BB6734B5A046FA6ABADC4D39B6EF6B4BE91F793D369436D3261458F0428E7D79F3AC824FB542F5B7BA63326C2AA360EC06EBBA6C3B3185F48F96CFE28B0A13E2198FAF2B796E91FEAB46C75CC1AD2DD2EDECD507036F49AD004B47506C16FB8BE3D30E8D7FEC4F1BC8F6F288C0C3F7F0FF3A03D523FABE17FAE573AD5AA34E94BBFE898173FE2B350C03889F3D777DDBB62B38EF447E2C5834A860C634F397D5B4316999D703CC",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y36_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "1090E3450DB949D926ACA0C1F85A3A56A274324510E8CD2E72B7ADB2149B32DEF0D36D0083BCCF45EA84489BBE33ED9235A3799DD66976F00BA52563D75D96F42E51A8A297CD2C50FE18F8183E345A09F699125807544629FD1122E93680D1CDF5FA069E1A4CD936D7A421490E4F169B6F200D3A2AB025ABA1A549534BF69C531C5E30E32ABF03739A22F7BB4FFDA7CDD8785FDDB5D203AEB652134B424152C6EAA0A802F1569FE58939D9FF9A70A24FABB55C5CBF5F13C30C2A7707551DF032F67EC47D953DF4B8C474BEC21F43F09E7A2FFAF7D99C2345AF57283C5EA50943B9D6FC45C9CC4E228D8B1B6B55679DA3122DE41ED6431A0A725546028129AD36",
	mem_init2 => "77AB94DAF755B8A38BAD1BE6AB8975B2C6B4BAC5DEC1521DEAE06F7E8DA28B8538463E67B51286B0E4DF9A554E6CB3012BEF1977C1AEDA722BEE3FECDB946D94DC48BB8045BE600DFAA29B286F467D6E3EDFA51FB89972D336B79503054AC22A2AAC321337404733AD94CD48E9CED87D96A7458BFDF08B09451A42CDFB11C196A88D4CE6028338E8A7D0DE04870A971CD606D0DE1DAF6D31AC66D0A9A2BCE6C4FC65BEAFA0F13A1E4ED5B48B993D5AE93BDF4F6098B7BE6ED6049ACF2E54ACB4E62342DCC4EF3815EB366C92BC4F07FCDF48D7A4E0D79258FFE3B4D4706307126755447A86FC24A6DC2E85ECECC742555DFEEB097CDA3D19B68E8166AE9DFFF7",
	mem_init1 => "E7C34DBE28FBE4B1FA679095EBABA1D80B90A0254F2D2D9CEB2588A455C8D8C53E97C18FB2C76DB2E8A1F49EAED7C28AE788A9FDE7CF1873ABDD6D63DB6149C179EA56D9B888FDC601E793980E96516EC7A3585C3372FBE878AAD56333E13D99FDC764B9478F682756D051F84034433B75849BF882A1750D645ACFFF0AD6A038887546AC59E12EF7E90C53DCD566BA211BC80D61E82FD5FFFBC9856BBE23EE94745F82EE6584D669309C4ADBB08988B48059AE0207C4D1963F7EF0636C80E45B59B5DF9B4A195C8D6BD5851A9C2086F7030DCAA4C7DF3A694217B1BC5838FD827733D5047B1A1B86D02432981FDB4C843C2A3EC3623DBDEA9363667FFBB729EF",
	mem_init0 => "0222A0DB258E8ECB041FC8F64C23CA388EC636CECE50E7357530908CE2D3BC34079841DC304097A2CD17669AD1B4FADD1CCB747C885C08F7714B9C88E61483D05235ED06993EF425F6D438D644C3538141E8E51DBF231187E763057BDB4EB86F7B26ED773C9B94E3A5F8F50EF4E1CDF4C8737C07BCAC228F765992367E661433344B5E09867DB1EF83A24EEFB721DB8C2CE70940C1FCF5C5AC4C5699377556E49B9346248D9F11556445BD44C9F99B8665E5F87EBF1578BFDC5B726FECB0EDF01AC6A08B34F175A2C814DFF89A2D69EAAC2C096832BA35B1C98C56A22D5DE832976677E905358DBC207E7227F13AE18BBA814941E5D25329B770636FD4865115",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y34_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "060B20F916FC7F38765536B3147849E484A758D33B31A89759BD6A2119CFD8C677B451C183156F3FF092581A385BF8A82119F167805D7285ABEA7E2F82E756D2D3588CB028447BF369CACC9C7FD22679184B2BBFB237818EA2B1EB55BDE47587CEDD946EA482BA2DAD8C40E58D0FDB9C07D73A15F938C69A7703E4E2349954BC3DF901B87AB61B819C04E3158BF9929CECDD04EE002A85E1ECC022079752EF3E14B111DC6746FAA89EFFC2E8DB8F2CF65FB5C91C45D80E46CD38DC2D38B0A28E4DA7918FE836047ADBA1E2A1F45B8B5E8CA4F4AD5FC47151C5FDC2B5DCC488164152BC4F03A0F815675E62D80986C44FC315B5FB2AFAF3D51DE691840D9DA05A",
	mem_init2 => "E2A7121E0ACD70761322F1131663CF5BE2425D327862ED9DE6F897D090939804F6DDE2FDCF272B05303294ED27EE137C04FEF493DB495375F0346F0BEDF8C7200420E5A79BBD0E4FC85E3799B84E9B7298B327B16E8A56887D64C74EB1CF7712215A01A3A22BD91EB0F4C01E595273764F17540CBB1845E8B76DB08501E8892FA1E1D9C72512B1F52BD0DD14E5851A0CE131B9722166863A0EC3CE36F6322EA29E741AA37215BA7E4023E4BFB5489695ADF29584632D325D4428B5A05BA15DF3E85E6559C665721DD53095B54BDE021163227C9D8641959A0AFA20F851BC292CA3DC5EC069B2AECA22B40E46BAC0D17A5B1FFDFF8B753AE97D40FC07A1D2E1EC",
	mem_init1 => "D7D84A73F3ED10765874024959DC40601620DED70F86C654259B3065DAC31CD2A44478DF09F9FB684EF1AF2C090B3DCB9735FBAE7B4C8F5248C32EF2278BAE8B8C8703CF560D6DB5FBEF56F575D5426C1B2D65123445A3AA54C1ECBA01E521984E235A5E36FB1E093A69BB0857AC99D1B48924996D5314C0066CC34BC4403978A67CDE9FC981CC5F1D0EC81E7ABF13907E5C17CD98DD6DE9084E40F3FA89463AEA7555A145543F54E7E0C8AB7304DC17E3785C60B9A51CE9D290B265E1F7AE48364EC9A13AA33706CD7734C9C9D86F572962F9B45B619AC1BB3E298AEF60CB4F3DF0E4AA02F7F626C93415E09C617054908AFB3040F79CCB7B72888C1960AD7C",
	mem_init0 => "4C9ACD1A9D36C35CD24E9704FE2BCD5F3763C91A24CB59EFAE44E3265BAA952CDCBBB31FABB00AE7D7C27A198887BEE576E93C07995F01F22D2AAC0BEB3957F8190DACE79F66578EC9ED8BA9DC33C87B74D4D413C6927340E278468E6E1F7CB563A92283845B287A093CAB89FB92A1CAA66B393097DCB722767178F57AE6616C0465A18A27B57956035DE5A25C356D129D08D9482A389FE252929905F5F2BC950F6FDF9E1781A0F5072E9CB35518CE57697F0079E84E402D266BD57EE7A3FD1D5CEECCE3D2E2F8EF8FFF362F7D7437A7F5A719FBD97204271BE145772EEF4F40BD6688A52C46FC050AFC9C6A536386994477649E901CBBB9868ED565F9C52DC7",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117_PORTADATAOUT_bus\);

-- Location: LABCELL_X37_Y34_N42
\aud_mono~67\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~67_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117~portadataout\ & ( 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69~portadataout\ & 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1))))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85~portadataout\))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85~portadataout\ & 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1))))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69~portadataout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100000000000111011100110000011101001100110001110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a85~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a69~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1),
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a101~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a117~portadataout\,
	combout => \aud_mono~67_combout\);

-- Location: LABCELL_X37_Y34_N6
\aud_mono~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~69_combout\ = ( \aud_mono~67_combout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & (((\aud_mono~68_combout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2)))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & (((\aud_mono~66_combout\)))) ) ) # ( !\aud_mono~67_combout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ((\aud_mono~68_combout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & (((\aud_mono~66_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110001101000001011000110100100111101011110010011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(3),
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	datac => \ALT_INV_aud_mono~66_combout\,
	datad => \ALT_INV_aud_mono~68_combout\,
	dataf => \ALT_INV_aud_mono~67_combout\,
	combout => \aud_mono~69_combout\);

-- Location: M10K_X49_Y39_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a133\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "BBF696740A1039ED613F42726C4D1CC4338162298C87848C8E7213A649422D76AEC178947E0C9CF280187451AA9701398AFBDEF1653AB3034443981B3E3DF0CB6CC670D0DA428BAB15876EB0A54C2207519DB2F63F5316460DE7FE7DB703130BF9C8198A9299B7851A267795937F3F392DF7AE0D28A4E1BF034E0E6BE024C4F48DE52996033F9AA52658CB184164F47209E714BB9C3BE80A9EAA3CEFDB07F06ECC096BE7749B701E652F829D9169A767868719E8AA17DC3D84F87E72546F7AB0D64854691885985556977C135B06B4D538FA80CE6098881CEBCBB63FF01AD07B63D925350998CCE99BFC5CB99B5225B3AB5345FE1C048BC3BDD67CE1D2BBA2C9",
	mem_init2 => "866EE444F8E5EBADB684D0E95B8271259DD1E97047E8A5773E5009FEF9EDBACBE71E02EC614C8EE952A5741BB86127AB02A06BE107723C0D1FFB94F8890C0AFDA6F95805ABCD70C083C13D06E7B9BD6795E01279590B6DF8D74D67D1894413600ACEFF4F8F3EFFD402A22F82C219B24EB0526EBFF2837FD08358DA3290CC0F8CB389DE150E68E1B42D6ACBBDDD2482D2347E899656D5559282C0A68D42820B55AFB0A34F903DA2AD22DB255897E5AF47253D06F2E98B37867FFFCF258C4D46A930F2E6C822BF51BDFD2E378654F380EAE3CC3F0530E313941B3E18FA93CFA25E6ECA9DDE22540523C092F26C335140D8EE2761E839705BAEE7DEC8E503C24037",
	mem_init1 => "9431A7EB83B98FF5256E48EB7BEE625F07DA976290DD34A434069867014F229C8AEE3BBE23D45F36EC13098DBE53D06CD39F38892C7E1C4C8BC3E0A6A3800527807BEDD709FA40641A262AC3977F3BF7C7C4AB0A5CE0C1C74FC57AA596BD8A2EFEEC23E90097F1D678C1A93B854D0A832A9209746DD1D213192A67A474EB73071DDC4A0C98C238619A7371DE62057C3E0E836F559DF01403FC75E9F5AC671A18FFFF21108075AED958175D83F96D32AE8C0BBEC56F2F66E9D87C4F7DCD5C693D83729269EF4B174C67452B9E8C154BF4992BBBC685ADDE88FFE28AE581E1E04433D95BBC95118578C5B1FD1340FE68645ED5106E5FE00E0D6EE8B468133B5298",
	mem_init0 => "4B4A0758C8B8B1FFDDBE692531CB11F55D045927D482E7AEB669F20B92440C84B86DEFAE5C423FF62386DB377DBBB94ED75174300F5F0CA5E172142BBEE1C8F461A25B00A2E3B32EC28F700CDFC351CFE9CCFD85CF449218BB681D551A8F2646CEC79C00C0CFAFCD17F9F19FA851C54627C3CB69BDF770C5ACFF2D0D888E8DD4E746FDDE684525A1C587F425C7F8C6DEFE50F165CF8FD90DBCF4792C440689ED7B69D25200ADECE577993DB2FBEBAD4F4298B2E7E8E2707C8FEF674F277225E3F26C87145D9E01AE6D4FBD2ED068B7550911FB55C400F8F137E9C313254FFB98179791901745C68A3E4D79E57CEB0276242BF4D803DBE92B945B08F4B8B5DDAA",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a133_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a133_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a133_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y19_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a181\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "58BBF05A335F9269CE6A21214A60E0F4ACC2B2E1CDD479B30A8BA5285D269C9FCBC3DDA7DE3BBAE069886E08CDC14F3206488D37987A90146AE95CF19C1709242A163EA04F88390183B481830FB2F456CD9CF5EE8A9FB5AF8311BDE1A0D2DF0FF690B36332A646D115D274E7B112E042049B2D0A142F75FF72D57F92AB25B1F8407F6362B65E59F7A35B318CA1189BF04F0AE97F1D1DF8F3F77BEC9B9E35A7EF3E300DA9B807E2F9AE6C8DEE4DC84CB2E686C6E5DF825B3AB5A334163AE43FDB9918949B1CEA3CE7CEDA6070EBF5AC41B5E0C939A47545235D442B163B06B895E5A431E2E671763D3C5BFA4A994FADD3272D5D861BF8C017B3479B91AE5228DF",
	mem_init2 => "F0D173D47A990C87705F9CCB71264A131095BB8AD6F16EF1185BCD8DD054E4F78F121A3255A28C3959A3E9E4029DC785BDC09C178E78E4454B6231F4C2082AE5312AC228BC186D93BFF623AC609B26C89C3F3F9F805B7F9F48B9C3D55F885D4FB59D7EA14FED514ADE7F847B5B39F76E21FEED936CA66A46499FE2938996E1CFB7E0077ED7FA144E430DBA7B99D07DC6276912FC8645246A7A14947E1C8E81F0B63AA0B4737F07D24E5FFB160019F08B4BCDCE715E1CDACA54ACC4EDEBC85291414690754A17242AD0657BD31FAEB35051C7DE6C6CB2FED5D072D7D7DEB05B2B924874AADBD5508EEBD56F3E176D7DC5B3ED449C6677B975F9768CEF57BB3C5B",
	mem_init1 => "CCFF86855F789CC6988EA026357DF7B23424C003A1F3454476C2A4A9BF8937F3AAFEE2B06B8DF3697A9193626F16563B67032FF6EE09122D2EB02FF26C076E8F8B6B264240739FE5A54587A76ACB74A1DB7192CB1FD9127A1040EC462632F43DEA94C4F192EB28025431AD513E50C0C0444FDCCCBA6583FE955F21E335752716A43136AC07BEF5E95E5DD1C2C18955D08D01D2A57C11B159D0E09E1E0AE50488EC4EF953700B7A6B1103DD9B1AC95EF5A64A698DD19FCA181010CFDDC279B2F5C731A8124D3B999154C73F240DE72E24285E5CFABB655115AF54F318BA17F7391435672A90CF49172274EBE6157F8C075BE72918FFB605921BA9A6E74C5BFD98",
	mem_init0 => "DEC3F700D501C2567E13AFF5D5FB1B92BEBBF12ADD3E72EE575B544084AF47CB4BA9803185DD481C56A8D37071E379558F50949C7EF63B211EBFA6AABDC9C8A3F0475278C1E7B6B7C7188DC7A3EACA7E166610A366DB7E54DFE0AFE7FC0AA7E386C5D52D6EC4052D2060AC1928BC5D380B77CC5686F9FE9254596EBEDD4138416FD63846E1F6C04793104188F944445AA9DBF14955D2D4ED41D769633A9097ACA377647917B863D79B64153F06FBFE130D22D9C6B7B9C5E2AF68F28D726C5079B1408C4E03BA72BA278EE81327CFDE930255FF447EF91C6FA8690423090068386337E48521DF38759E5B7A1E6B43BE385DC49250DBF097BD448B8C75E27C564C",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a181_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a181_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a181_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y43_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a149\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "2C909DCDCE12C30C598D2019DD081B3AF5190D0DAB26BE4791147F60BCCCE5FDC7169CACCF4CAF4A692253EB9D980DB11508A1CFA580CA7337DFF3D6449E06F6714D223ABD7C54EA1E81A24AEB09640F246477555B7F39D9BE657B9E100BAF1C86F7E1B8941C3DA7732F0A762E47FEE99451C6407D4308394B52F20EC81E46D9E9B24E7C4240B507A93448A99FB93B56EF8E752C671C5C3A8B96B923299C8F3C40D41196BA935A44798A9C19B9EB68FE0C055CBCB61DA5031B0CA5601D14C1A517F6864DC2EC02AC3B396228C2CC5E6AD76CF0EBB32CEC3559DACF14D82A9B85354AB063C9DB888042102D7DF207A7BF006205A73BD19A1E1472E6E8E023760C",
	mem_init2 => "14A8BEDEC8674DBFA0C4A20455B838A37C117FB8AFBE2DD60D1E548D7BAE3BDE6D4EBA559874A06C346D2C54A83CD86CDF3885E1F037F17093AFEC58449C5E2D41E36AAA812B7356EBE256BE6A9C760A07867651F4ECAB80F7D132998726D175C05A868F4656C414AECC01FEDE57F8E3F6B0D5877BA843A0E864016949D367970C33B3AA55CECD4CE911B80084BF7AB0EDF468C1B7F4198FAB8C926AEAE43ECA93AC8DF12A16291D0145879C7635002DAA3F3707FCBFD637C09E2D847BF57B7CF369226F8B956239FA407403065E2B1B695019E6D16CEBA71C192D6557381F4EBB76DF73F27C84348A0003DBA4F09AF87BE24AAE98928FA42E3B49CD6EB0EDD8",
	mem_init1 => "657C87C7FC45ED85E1E1383497C2DEE2BADF2FF67909FE37A4C0A08D5D33684EE7051A2C61F24B4A1E8E4CD859E25F97C1EA3441A90F6BDB9391A481CFFBCF7BC14BD783C3008126BB45954FB832CA21D1CD686829D5682284F1564D363815BC5795BB8D0FB957A676F609B1E2AE3AAA07D68EB553F230D43B82B407D718D72EC72B4E8AEEED8044D8A44AA73CB3EFA1876A4FB82B4B97EA7C87A753C5EF2FF440A1B78D46D4E8D739D863535B64218B850082363641DC9D37E3F45FF822AEF216CCA9CE9B64AD8032DBC23C6D132CD9599F1CE756C3D1952C96FE92EEF6FA74A57B6176D87529ECCE24034DF4EE201F07DAB8C01ACD14FDF7476576A15E56EB",
	mem_init0 => "5EC795E021755F83C2BA2C1FFE9E58E7F1F507D521F17A4A098625D3F0B95B1ED5EAA2B428A5EB3D35C7C5AF36B8BFC2916C4909BCF65EA58DBB0F4C8674BCC405BAF56AE325F4672D89FFEEA90CC2068A72273C97385D41A61E28CF6FE7DF04315C259DC2B6D0DEBFA42D46911A30284D6EBB69962826019AD7A917C39872A586D3B062C822EB929DD956B1CAFAAA23A5529B146F692CE7EEFDA2344DDDF8FE151AA56FBB9232AEE3B8F9B664E5D0828AC5F90C6A5CF8C323685C375C652AF0B2B92DB119E442BD9DB09A02F2A31207AC9EC674FC72A3D68669B34C5500790425C4FF915B55F35F31458A86C84F9CE1B9393A967A3FB415158E176C1A02BF41",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a149_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a149_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a149_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y43_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a165\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "5F8807744B43042C5453D42124E754A367862EDCB569FC56316A343469C24A40C899867459D2AA011B164FFB59D73E380E0FC8CE22C873B9B17008B3342C3039D94A8F598EB91A5391C60850619DB0C29A2DFE1E1F1E652AA4AC53F9A484E98A16504B926D6D631EA40D069AACF898744F1671B244DB698214C281DA3A5F985CCC8A21E11B1018DA25E4E2341A6953C9AFF5D31A9E8D878DD3BF6AD12B3A7ED33165749532D8C38EA86D049CFF6B22363061B474F2244FBC17CB32C1A89374B16C696564A44B7FA7945E7B080C3E808B922934974BF8EF17BDE3ECD933257F0771387A36845285BBE00BFFBF34508E08E7D4BC20529FC1594B087CECED4C5D2F",
	mem_init2 => "BDA7BF32DF92A9066A36A3FC8FA09C70091EA37392CB9C8BE338CD2567DE2B2DC2261F4E16E06B40CDC20C17508709AF4C29943D7D491722A9129DFEFE3B0A592DC31077A598775CBAD07FF0103971EAD72D8C3ED4369F9E18406DEC00B201B539F67446931BFFB5AC65550B0D64508BF77A3C59E2E0A71E3B9F26F88F01EF7939D054AE2F598E71C215A6B0492699ADF75482D87DFA922DC772CE55335453E827ABA955D4AF93189B4EAA35EBF355DDA0C00B6BF544E13C47E31A844BC5AA39231BE53C601A007A2AE961F884717951F04E7FE816537FA3495D3410BD3C60378BECFA2C8BB87EA4DF6BCB16D574B7230B54970489009BC05B0DDEF258F0D421",
	mem_init1 => "976F30C8C9A94E769350BE736E9DB4032D46C4F38494CCC8B78B8AB4C7922EC75654D0F1E0A9EEBE73F8524EB70320E8D4E9673ED3250EBAC51A82608F6203D045887153176891EA1208D0EDEA4196F6708073471EBD361EBF6E690BAEE465636E4524D9C18FFAF81D5D0817A1D7F57E4049ABD553F906A42FF190425A79675FC8FBACB5D253F77723D2E1A4B9E524F055F1BFDC1243B1696B6BE7BE5D1A6E0F100E740FBDA79C82809988896C0D1B19812CD9D3D9F08C42269DD4E655F61870CD9301A4A98FA11C02DA9210F59856D016DF06E6A28CCDA815A6BD5320FB87AE1B952F9EC687316A87F9DD3AFCF51F14DFA72627DE2BCA8B11F8969516F1C4C8",
	mem_init0 => "BAC90654174F0C6CCBD4580A1841FC24EC7FBBC79B3E97438850A89A7B78F826D2D82133B7D1C5F90DE31CB25EA415B49853C56333576071A62B5483FB504AD65BF42D1EE2AC3A2A6AD3519891785F9250415BE82FD64D25B9F4635ED2F3FFAA63CB0B8BD36E43A6C97CE29EECDE9EB4A6F604DE635063E8EECC01E751B013A03D5ED1C2D37CB874F89B44B2197C9678E5880D6AD9F80802153EE4AB9A6C172FDDD03E6B7C9438612AA39D20138675E7C69B0846B9AC9E34856A41C273C7DA7C480B4659D8CF7E11381B5E0BEF9C06CB94DE698E0C9C05FC5DC28DE658458832C7754BE5E395E44B9A5307315862054F7FDB5140D2E657A7D454D89CC334BDCE",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a165_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a165_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a165_PORTADATAOUT_bus\);

-- Location: LABCELL_X43_Y31_N30
\aud_mono~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~65_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a149~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a165~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a133~portadataout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a181~portadataout\)))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a149~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a165~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a133~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a181~portadataout\)))) ) ) ) # ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a149~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a165~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a133~portadataout\ & (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a181~portadataout\)))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a149~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a165~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a133~portadataout\ & (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a181~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000011011100000111001101001100010011110111110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a133~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a181~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a149~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a165~portadataout\,
	combout => \aud_mono~65_combout\);

-- Location: MLABCELL_X39_Y31_N3
\aud_mono~70\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~70_combout\ = ( \aud_mono~69_combout\ & ( \aud_mono~65_combout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4)) # (\aud_mono~64_combout\) ) ) ) # ( !\aud_mono~69_combout\ & ( \aud_mono~65_combout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & (\aud_mono[12]~5_combout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & ((\aud_mono~64_combout\))) ) ) ) # ( \aud_mono~69_combout\ & ( 
-- !\aud_mono~65_combout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & (!\aud_mono[12]~5_combout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & ((\aud_mono~64_combout\))) ) ) ) # ( 
-- !\aud_mono~69_combout\ & ( !\aud_mono~65_combout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & \aud_mono~64_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011100010111000101101000111010001111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_aud_mono[12]~5_combout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(4),
	datac => \ALT_INV_aud_mono~64_combout\,
	datae => \ALT_INV_aud_mono~69_combout\,
	dataf => \ALT_INV_aud_mono~65_combout\,
	combout => \aud_mono~70_combout\);

-- Location: FF_X39_Y31_N5
\aud_mono[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \aud_mono~70_combout\,
	sclr => \sw[8]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => aud_mono(21));

-- Location: FF_X36_Y29_N11
\sound|da_data_out[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	asdata => aud_mono(21),
	sload => VCC,
	ena => \sound|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sound|da_data_out\(21));

-- Location: M10K_X26_Y29_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a129\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "7D6164985774B9B1CC0DFEC3DDE9B96E255A679637049A0E89D2E1B993CAAADE416654687DFFAF8F3816661B07ACE862F206D3E17B3FE849D6ADCEA0C6220A3679E24AEE3318EE769394AA911A3596FA51628A8EE7E4B59361A5F06E8D404A24768D90660A76FDAE6BBF8077BD80EBB0234D9124BB75FC553D66954DC21C64A2D7D69F7AECD4D1F31F323789C152821AE6A58E47C999DCEC21070BEE4A77B15EE40CE948862B597FA614DED318727589C09F145770EEFB3D3B05952A6BCC0CA49747596C618CE027964852B8CEE0E5C476F56CF8D5FE96960A5BFD7F6A1B867C878FC8F068F1ADDE9901C97DD864643457D6DF2F9EC670F9E17E70074C3B2616",
	mem_init2 => "86D363D28F2E664E23B15710C04DB155E4EB350BAD25DD38CA109587334B0FA7AF7B13FC69753F70275C3D801FF4E2C1ABF646764DC7F2E58B0A96CD4905B531CB4A591FA11BBB5F8EB2CB550A5900C7597684F55D4F955FDA754CD3CA048E69EFAE579D16C018498CBCF039C10BE7705EA74D0DCFE1F3261FFC58793C264983A4311B63344982E4A580EB9C8D6914561DD242AC64C29FD325E12B0E73400070378CB15333D74479033197BE8486F420246A4ED5694285DA5D385D9D820C3C13C4031477D6487A8CE751AC21930DEA4EBD3EE0AD3C8A2A9A709372194AEA5F24941C976AAB0C1101E5E2C88ECFCD1C75B7A1E86D91F8DF3777526AA484AE492E",
	mem_init1 => "018225951089D762A3B1E7BB01B2EB300061CE55AA3CA0C7040EBA640078E392E424608BB5375992522B8590395C3F136BC6BF22EF75067F9300ECD157689676B7F7BF2B0FF2EA4CA50C62FA988C6D33C1C9A59DE99E472034BFE0EFE250C9183A39A9D1118C771CF396F984BC2D5771F7F65E6438C325A0FC01F8A47613ED209A759E6A908138E4AE8024FF9549E577FB9D56FE8B80CB55750214D0DCFA0523078C08E0400E19D637EA1EC74EE54E6136FB5AD6259A047FDE2C231580F02F8BB1CD6FC91CDD4371498A6F6F2B7F458F54456178E99FBD6F5F4FFDD1E6C6F7D4B499BF66862B2315B260EBF180D8DE354B284D4286A11A6CD90A1866F7D2C7B3",
	mem_init0 => "70DE446D72856C51A60CA11EA7AE4B9DD5D44C1BB6F9BAF6BE2571B43449BD8EC68092893C61145D55E6E51C7AB2ADB0D9C2B539B7EE2AE6C2572166763703ED8E922BCAF3EE8CD00DAC69A20D596E598424B3C75CFCA141841B04A903C7447A9B776A96C070E615F5364AA2523F49464B9DFC136F0E6B30A4A60AEA20329EA6DB610C1DE1C70905F372F10D66CF9827BA7B60D03D21D93113E23011547F11199D2083CE737EBC8807BA24729D4DA567876BA4C22D65999BD54D5944033F9625FE64621F251B71A0E210F100212945B32955D2D759461E5ADF235F1DA97B7672D000D2CB6FDBBF082D4AEEF80FCBDF545095C1892FD5BF5A39C6B00D9B830898",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a129_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a129_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a129_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y26_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a177\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "9E81C6F0298EB76D1AFCD57DE4EA5983348CCD3F10C03F84358EDD3278AC919FF98E3C321CFB5AEE5CEE29D95F2CE117AFA30EA8A3169E7587F06508D208BB841DC06BA1508D94A0F841F13231640BEA96987E236002E121CE00FA1588F7676B1C23EB231899E3D1FC352068EF700A078033AB8D96BBCAF1AAF1C73CF0B7F008413DB45FA1AD3C378AE9263AB0C5B45FA89E470131CB161AC308C32297AB7B27BAE2EBBF4D4C7639328F88FFEB71B469641CEFBC3E5B985FB7D1E5DFB6243118A122829C978542A3CBC2B0E56F052DFD5C44CCE85F3CC3E09FE82468B2BDB346F8FD9DBEDFE34F709DD29A2C224CBD4DB7AC93F6234A1A23347902AE7B5C7F12",
	mem_init2 => "77FF523FDCEE49C8B32D669149199232020B8F5132DCE2D251B1280D7747134CF909D174A2A899B7FC33E8FD740346DB61CB46A2E0CAC1841CD547E05E84D1BFD79A9FBF4DD3A7B9CF6198BF5AC36DE9D9D45E816A70C77124A93A9C139AB6E7EEC318746C7DCAB996A410141B12B0CF9A38B397CE748B581235E12F3230D22681F976072D0A660D7889C1FB4E06EAC9E34707C1BE11598203AE937B261EC94EC01A59CA77ABE3D2D44D4F8FA41CCFE34BB9520DE988382C03DA43D63998878C56538FB30DD986E3BB9E2B50A2179B89F345CBD553BE3C73151F59589BFAA51C032567A393D1D03A9442FEBADC61530C42ED7C5C88E1EAE5763F79F9AB53A397",
	mem_init1 => "6EFD2D153C56B9CE6F5E9C918C683FA0E34188BB90D556403DB23647FC80D386782FCFEC11B3AAEEBD8752CBC5565D5AE3F81B13BF798EBF0ED13364949A785FBDB78571CE6C7A0B2C636A05DEC27E97B13EA4F667C9DCA1710C726FD8E4B26B0982E36AFA919B2B6163B36ABF15256B979056F3E50E5A13027F572BBA72346B66FF4A25904CB5026D22EE093DCC9946F556D4ED6DD303052CA8F36AF3DE7E1B8FA305199726CF8D6EBD531332B0942477745D37DBECEC1AB2AB6B51BD12CB3CAD450157E1A80F3F8FB1B110B183B8DC0006FEC0F7AD029ACD009FC6F7DB154E5196EEF0A4FFE05676AE56A37039EE53C43B7E10EEBA2F114C09739217BBF5DE",
	mem_init0 => "0C6590FA81998A617667B7608FC6A5831AE5E5B03FEC44F23AF69631D10503BCDCB014955586B200E8839F9CFF5DC862F862660F62C388FDE4F9C7434A2CD58CBBCF94594E87AEAE1B15D5E8CF8FEACE40F427AA6636FCA8F77260F7DC643F91345EE8020F11D26DEA16B477EB526C9148D71001BD7FD184C539D6E60A11ED3AE0B3A4FCDB6421B490165B8BA901D1B6CE94A297CBB741D87E35D318E50CCA08590B49964A531A7686C8E9A2DB6C1308CFC90410917EE6749D632A60B6A5CB8CAD6AD5715FC34F857CE517A6A6451D8E1EDA608CF0EEBCF95A288C810900E49A0E6C557D4B642872C38A4D1EB0449550D17D61E94DA9974DA0335CD8BA47B2BA",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a177_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a177_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a177_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y26_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a161\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "F7233C1CB8CAD3D24842FFD44F5FA1E8AC7DA5DEA3CD00481DE765753DAF5B438222E7FEA1D86F8BD0F66262870B04A79DDC221CD9326AFCF4042E32136B35258A30241190C7A92A18A997023DD9F154162C160A6105C201680ECC3F3E1505F6D6CC0DDF8C7DBC3D04D4DFD21963ED6F888EF8E3E169AD556516971E54DD450BB8410A2CC6DB88E9DFF10BDF6D7B16DF5A4F2C0C004D0FA10AD208DE7C39405461EBB9ED64D732E9809057C01734C560E096B4E581C878DE14285D0D8B05B3E7EC778BDED69871E3F55D12AD0C821FB83196B733CC71E7EBC14E7BFD3F6AB1FD877C217F4FC455CE2FFD2178F7ADA41E3B7E46A5C880437426251BB55BAC7263",
	mem_init2 => "429F375C86515455B2B7A3F8E6D60FC7B8B6EBFBC1364F0B090C4C9DD1FD39583C368D27DD6B846BA42395E2510894BBAD956B67418BE11A1D64B839C6B2EC66B030BA8833D0586291397F51E11FB9A922CCB955FE495AC50DA257B05772845E31FBBBDB49F312F6E938C6484DAD33C9EFB0D6751833B5B7D0E20322562EB53F7A028550A21B4BD0CB0137B466D10383F2D1A850ED78447C4F87D6626BC12801FD8785CA3813F5124E7AE20F4EE8B356548558E1EEC87C5807105D50B3FF1B4D124E2E1B5435DC2EE50B34EB4EF4C381378E58608245BE9AE3E89CF14AA8F1D849B669B40EB828A9B0F605AF0E3425EC86C8AFC4D1BBB0438516DC0C83E5A51B",
	mem_init1 => "DFDBA989FCB0D1443F2138BF5827E08EBFCDEB5BF5D3C4804BBDCC2C9C401A35A036BB724886C9DAFF2181A5E291337260DFFCE34D98BC4524A7F5F5C4A274A33933CC680A6518E96819E7A3B3695B146C9E26DC050A7C46C5E5F05092F1508CE94CDB7FFCB24FD18182523B0492A7B8DCCCFA08E4E33DD0FFBDC712FA17D06DD2E2B69DB55537EC4BC06B61037B689060C2F0958635E6814AFE28E7B770F70A310E5F325E486A75560CE50DE11053E28C2A1D17FB472E03334AF7320D99AF21255A67B078E9BB0590FF18CEC479150420AC9920ED25864318920546D09AB6FD1C771CC93C6F6F6FECAC89E709AF501615AB77DA1827EEB7AF98781798002D2C",
	mem_init0 => "C25A2952AB0EB4FFF8D2F15DE9497439C14DEAEDADFBCB827B88716160BA3FEBAA7CCC8BC47E522A891F5AE38E19F74C24C3DE858D7B481C967F7D21523761EFD76F71A4B83847C120F827259E540ACD94938EB72A5BC8CFDA68E5F90D28935BD5CB07066B4F9B0979D79C0E5BD1C5F244E48FFB12E852B589BBFA8F767380A2A43608DA31EC4D52C856C5E060AA5DC54CB188A55714ABAD5F4CBABD0CD3500574E30A8662BEC748B7EF550A3C4A2ED84288A1CE6C248F92BEB1D4555920BE92A0279AE425BB33C90E54CC23A1B42A99D0FB267F88F95D230A063E3695AEE4AA07D069A3B9F82FBA4904B08AC06494D7B88B34993DF30C115CA2F443A107B032",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a161_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a161_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a161_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y29_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a145\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "CFA6F3D2D3FA9C568CB2883A5D0DE0B22F7226C75009E0D212E8CE55AEDF73DEFB236FC81227E94CC4D70DD62EA1FB24F2DFE12CA793AEC1690337D7BA96AD1303C653221CF208ECF844C7C153A3DDA3C278808F95E3D664638159878FCDD8069ACC599264C09A6654206166A7917DBBFD9DA1F78CA2B534F2DB80664CEC754601FA8D021071238717863B952C05589049F96B97B3A03D5E59E71DF5A40970EB3B432494E1B649168DF380278042CC1DB299BFBBDB7C73EEC07394B15884E829026C735CE01E2C1CF3A9E99B415790D8307CF5032656B1FDD517CB167025ED242677F379BECFBD97C6B6D8AD7D284638D14C2CCC3C62A6B4713D9F7B7C8ADDDF",
	mem_init2 => "E9C800D8529D2C57ACA0FCB504248F2CF11F57AD6B6CDE643AF78BB4934386D7A013E9E61BAAD21B0BC2A5CFD71EFCD97ABAC48BB13D416CC41C420168EE958A6EEACAF4E24E35C9FDC397BD0FB7D7F3C4119E239069BD4C732752F4D8E8D51C44BDD641EA6B88FBF51C284DCC0EEEC55BA180EDD58ACBC4FF2A1440177BDB24175536F62AD558AA9B5875BB7822530554F30A4F27D5386E999F89D22C35652EFEB316E79DD89D19C9579F78F498BB73D05FE5CEDA6BB92F4000D1D9C13CE4645C5D559E74351ACC6BEC7A0C8F96D80C4A193B8D052609E7D42C69F28F39F2AA299C80D3F691001CEB1FD35847706C37B43C37CCBAC4C82FF67FA86E0CF45C95",
	mem_init1 => "29E7565E660A636C224A5B1B57940CF0CEA289E02D431CA4969EC5C2807E72233F622FE1C8FAFBC10D0838978B43969347AF0EF230F36DF7A824891346C2F9264B0C461E9BF4E43B3755E6EC7CFEB2E9D487D73F0DBB2EA14F6A8FEA31912A9573CEDB5C0B4750ED3CFCC41D8BF5492CCB08D8250CAD2382D36960FF7B990A1BF075502C7F77E2B0E892FD5D8D6FC899C8A6C213624A5772B33384D08A888C30A238B5C1A2AFADDA4B053C655BE070DFAF2BE13A63C85BE47FC1CA989E40936E7C3AB0C03FEC22D76BC3E120695B062463A8786C3F77A3646CCEAE26EE836A293659C910C6D350C4B34AC2EE5151A2F76DD153E0E4850F454AFC518F0C918C99",
	mem_init0 => "E18128EC6606118B3DCBFAA5361F0BD31E35146CC8354EE591728A00D5BE5E0A02B2AEBB0A33EBFF2DD6C978E8C686914DF0EEA300E62F1EC3DA6FB31CB8DAE88713057AEC6F547605F93437C77ED8C05E2113FF678C9DD5E9237C78C43E4CAB6762E54CB3F4DD8EAA38D43DA7FBE46C60F3DF85F32E223544BC32013A4A1826777BADE3C574078C652688C562A3FD412B4F0DEC8A4D21313370C476B4E2F51BBA1B17A4658B393146142CA225D6C5D6E3E07AF9F0C135B4BF2C9988B42EB3EBC53AB144E0DF5E33E853F3771A8B4BB562854DF59EC177508AEA09C5D4AC4CB75DA690FAEEB83E6601B3F5077C9C330E9CF757980EF4FE44FEEC27E4B4CE19FD",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a145_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a145_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a145_PORTADATAOUT_bus\);

-- Location: LABCELL_X37_Y29_N6
\aud_mono~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~45_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a161~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a145~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a129~portadataout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a177~portadataout\)))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a161~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a145~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a129~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a177~portadataout\)))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a161~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a145~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a129~portadataout\ & 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a177~portadataout\)))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a161~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a145~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a129~portadataout\ & 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a177~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000011011100000111001101001100010011110111110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a129~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a177~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a161~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a145~portadataout\,
	combout => \aud_mono~45_combout\);

-- Location: M10K_X26_Y66_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a257\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "56985A06DE8D456F8E6D7EAED9D7983F0C13D2DDB9373A375D194C99820B3DF26ED92F1974D18A60760BF3C94F0C3A0D7323129AC3AE34BA4D2AF5F55CF182C3A17557E156EE9732B020EE6F48EF9976068A5AC7CD1DFDB96A8983C1F68E37C5744305CEDCC50BCA81DDB2211AE08831CC116AF1EC8629A89B8217F3A9DE7EDDB823533FBB8A2EAD83B0C710A0A070AF00C7D9A3261F0960E6C40FDA0872526BEF9D6C756AB8FFB5A5B509AB4084941DBC5B3587AEFDFFF57B94B41F06C6027662332590054B6992E6DAA1ABF340D8457F5298FD0CEA62A2F93A75E05E764B7472F51A732F2ACEAA41DD11C2950012EEE3BB9016AE8BAAD0E6F947C2E45474B5",
	mem_init2 => "245F8686DFA87226FA2B9AAC4651C7B6E8A1AB498D256B3D1CFA4B315FB683F26A4393E28D8764D09E6EFF60216BF537BC5BE08F4D3BF537F270DDC672F31465260304591DA11AF06D51B82DDABD62CB5BD4E79C23A8FACCF0946845F9243C61B9EDF2E9BE7342AB8F9EA26D2EA9173E1112C5A48BAB82B011C012722DBB40AEC7638191FE512AD62D100EB73C8B19336428B6E50F04BA29C8C541B9386FB8C65EFBEBCD3589F80CFA32E1CD48253AC113EE2896CC9A8C4143254569A3919B41BB4E02E23DFDF26E655FA44FBF7FF30B619FBBA877EE93955338F17547B1CCD3BAA4D1BCCF4D7FF2FA52467AE989BD151FF3B8910431EA3F1E0AE0FA6B184725",
	mem_init1 => "1DF313167B1688AFBADE66F6458CDAAEBDCBBDEAC745D5D7CEBA03C0F365F58733E21ED4E1475E0B01EA7DCD8DC26D349F6097475CF49BC07B24B160F83670D343FD403794E115254CADEA8AD2EDCC3FAF3ABFAF64C75D0E0B350A272711477B6111E0906F36A52E8EF0A96BBC50304C094BB67EDAB597D787B3FA2A76FC42F28C352DA876150B8EC4DEE32EBE2A469ADB6EC40C2ADDB38506D96032061E23C8CA0C52A6F65F0B9AFB0547F9BF9469CA16441073690A04250B667CF5221A5C7E73A1B59800877BB78C65342549DE1AC9F32C8E76AFF159A88A3AFCC1968113E3800F82C1E955123C72A260DD9E1BA9C0C546C2FCD513EB673C3AE94AC3A8CC0A",
	mem_init0 => "60DE52D474121889C9E17727B7A0E22094875AE984AEFCF89927060DDE73B8A8475CF554E5F501D94C60128E900076C0C3EE4CC93DB7298407B14EFE1B1A9BA7484C3C9A4124F05ECAAD93818839A895A96A0D898513ECFDB39D3E3C9A2159A598722BB510F8CBA3AD66318008DE094184D8CC4C128111C2FD012DA517233F28660A49158FD558328FCB176D4E33D3CB9A3851502EB6992664083EAAA69BA12060E7943A7E6FE9E7DC9186927E58302848DE6B7D10304A69A3576A4BD7A8A59125769C4A53A20C3A049F4E803847E8868169D76AE4E07649CAC7DC0E3D584A19529601EF3A5ABFAA83175A13D6195441FF7949D5590FAC55EE6F2FC60C2FE276",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a257_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a257_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a257_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y66_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a289\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "3851EDA79E0028C4954CC263A9F317114B2AC7982C248D96D6B7958208125C5AB45741A84637D382715E0D79BD2F5BBE24AD3840584179EC62937D2DDAC5DE59AD5330AC6AEC55FE5A9198DDF2F864CFA31C253EB2E2B53020A3DFE1376350B12258F1776D2FA9E4E07716EBFED704EDFF36C5EB3D25C5C2627735592A1F7133ACA7ED3FAEC092FB66129B4205272A0D1B13D4F32DB78B232F800BF0721DEECA41287FE057DF957020C1DD861046712D43A8B5F874208961A1FB4E131B0C3F6C034FE19A2A49C9BFF0615A7D5A24A506F018C929E22471DA1136046E8A96CFE09FFAE2E4CE6D46303B576747F2B60AFFEF263067C075D3F62648ABB9B2A1B162",
	mem_init2 => "B53A159FB5F3525FE0DAE91364F4FC2173A220DB62B5720125229720A5C296FA8CAC1B5DAF8691F110842B21CF1B4F82DAF5766764D75D358AE1B7FB5ADA4293860D694835C105A5D0382E518719F9B1BC69A2C0D33FD804B707FC73105F37530D6A9DD964B1E9D4A63955C672AA055A0533C5F99B88E4FF65EAFF35A3BDD8D83D67A88AEFBE36335B5492E2DF3C58D57812EFD4868E34E104F71BCA84CABD116768D3504B593803C1FBCCB4BEE2E3C1E3E04F808E24A613B2CCF8474E666AF0C9411BFF4A6A39BA51C00DCD3FFDD1D974507E2762FB63746FF4FDE1BAD50F943CB407C3BEE21E1404731F3F8E8EF49DAAC939223A6822CF66944F4708F529F9",
	mem_init1 => "7B656E9C7B3D27B6F54B8810434F4332FA7611B2387511D1BF91804F023A9B401A41D1A3D9DE59D1DEAB2E7CDF1B21851517FB088B9FF3D933124B3FC6000B5B87846814EAFEE0684B0C59CBE99A5AAC51447A29964D93AB7CE69DFB76F0BF8947D13AD5762F65791AA243CD76C06FEB480C26CD6308C89C4840C96DF883FAD281835AA826153C3992AB43FE792C3028BAD7FC88BC26360E41A70C8BD220C2076E6EE862C1FD3B0466F3FCC57A5403A7EF991CC1A2966A4934523CA8666FC1BEAE2AF5BA381788E0FAE4B6BB9CFEABA6048B11FE3069A4B20A22CE3043AA193119B98F7CA7713A44EB668D149D001395C96210A6E6CBEEFA5BBA032F48560510",
	mem_init0 => "648B43AC6831F9E8BB6DBEAB18585DBFB56756AEB3518A85F420028CDE35F7554771B24D7210BE95D37DD3F3DE474DE1ED548A6654EA2F20C9D218BB72EA9A9D289B515220BB15BC46187647CE910C084A8608470E9EA4942BBB57A6112A9E6C62C51F2F743D825DBCF1FD86FC2FD9AF0A29BEEE4CDC19376108E76EB0F0707BE34D2FCFD94157576FCEA47D921B790655DFCC1A3E44920E28D87A7E0562A67D0622754507807419C1B9EB33A9A8DAF08A2C5634E900C081E83DE83BDE14F4A716202CE4C139C71E889E681C777ECE3ADCD0D748D161935F43CFF30661B165E2F32447B7F6FB8E0A18A59FFCC13156F88947BF2526F2D662661A2EFD699DF773",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a289_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a289_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a289_PORTADATAOUT_bus\);

-- Location: M10K_X5_Y54_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a273\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "8A45F17FB8074DFD30BF6867421FF09458324A089AAECEA9E9E591E7BF17C7B4CB77F3AE54C8371CF6A2C8FDDE23190728C868F92C215F6ACAB6BA0E257F143F9C4197CE652F81B965FA58AAD43542468E533B6925152B9ACCB6097BA077E52C81583BB3C2A76E6FE24855FCA3E15F5D725D3587CC8F1E3BBB1248B5D564121E62E91008B97D86FF0DA89B8E9635F24E157CFC9D0E3A70060E3AFBFA4363968AE5F7E5770A1AA3B3376E37908D5A7DB11673AF65BA94830B4390472BD60B2AF832D4676B44676ADA316B40615C0B50F742406094D7CBF120B9B73E276ED0B1A190C90D323AE8751A774BF2196A50613BF1C4045E2E3077E0A2C6EADDA7275CA7",
	mem_init2 => "303AF7B53181D84A09BC9792FDB1D1D32E767A8373B314FEF2785F8A52C44EDB98A38B33D8FC1E8DD5DC07707AD58ED314AFBCB423C74DC5E597D458E25AB3F82DB716D06D0D31220268A469FA855F0936FA2CC34A8117559AC9F16D77C1A47BCE95941BA29729DCE09491CA4C14C98FFE4A3DF73A9EECBEA9BB8FFF53E2872544519A18B0FB203D3398034DA9368A31BD84415721FD26D2F93B922F6A4E9F84FBC8F09C78FD98496028120EC415051056AD42D0E6A80143A84D58F9DE5C402A8A9F3D49BED25FF40EE42718696AFC57C5E61B1CEC0B19F7CC170196D6366B392DBC6349C453D0798228C7FE03F4EAEC867DAE607DB7AF27BDC03EE4723EAD07",
	mem_init1 => "CF5789CF69F2BBEB28D19EEDFF0417E335C4920E7F2DF010F0FD8F8DBBEFA06C8CA6F5796D2FCA0E19B39B5561B72833C777087D08140CEA873BA3E6CC51E7F26AB58D4F52C62EDF90FBDEC2C5DF914013F8716C7D7B6CCE32C2EC89CE0FC7FF662D72BDC22374D1EB30D90BA45C58703CCF463BAB9D7DBB4D66FA7A7F634C1B06C65E07C00D026354DD9D315F6F75101841BE2E85F07F9B8CF76770E592E951716599E5FE8D6D3F5DBD497BBD74CD3AE9424CE85877C516947FE4325E11DA3BBFBA72A33E0E9A0DB275211A12FD129A629F8F056117BB1AF75BBE96C94BB1F557D618A38B8579E459C3EF780530466B699386AF91AC7AE452B176C09AB25193",
	mem_init0 => "72C1607C153DA4DE688B6C36314A61CB83CDE30FFFEA23390A0A881762789FCB3A498FB74DCEF16617C3E9775615597304E76541547F1D56DEFCAF9ED93BD9CE7970F40D52D7EB80EECA793E59895DE30CC3DC1F44F6E48270AA130C25D7F94BD6FE76339078514CA295A6D7B8A87F312CD7F9F5B7216D100EACE68EA9CFC3DD64A94993E10B07D46945CEFF3157B9540010D22F51FEFD120D4F3ECE61E58F39B18D0939724D77E94A54B2528AA5E13B3A3ED3B2162859DB0FE630ED9832A519BD16653180368BB0B54DC954F330B3009DA3D0689FB63052FB574A04384FDA41A386256E707D0A34D23C66DA93C3D8DF60505EDF9DAE082E3AF4FE8FFB514E0D",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a273_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a273_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a273_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y57_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a305\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "412F8A127EBBBD2F0E23EF9DF60F8276CCF6E931ABFA8B645BB1C6AE07187AC7A4D51A45D5D8967C120BB3EE7892E469490CD81B490339C97B3C97D41E09B6F5CCFD8EA67E7C4BD0DBC5F59FD138AA576B3F16E2A3CA334CF6A003D71D75CFB47DE3F2427B7117527027D7A0F24662C253FFBA3A657C0337D815F595AEC7D0A43C0B041EF07A8EE62718BCE8FEEE855DC5F941071C3119EDE2E8AEF9361BBCF5C925F58C1AD721C4E2D366C34765C67F6FC47099F24BA6B7A1DABBED08396724D8E1FFF9A0AB0E9C2C1622B3771AE0643965DCD730EAE8EAD45FFB25BBBA87CB13235186818E72C36A59972E7C8955239EFE11786A138FC04B961F27C1B6B530",
	mem_init2 => "1C21244B8747D9E677AC304123F0906725EB235694B2877EB63705B770ED0DD6BE79969D60D4F6FCE24EE206A2D5BA438F37C2F0A141C2D280BC8F7018B204C7804A2CEE0FACE9602CA0F051306337F0FBC8D507466AF02A994845B598AC8916A4D7EA0E8B447A2B892FED8D614791391A0534E103256F5F3FEFC372A2DF1C1DC072CFC6895EBF7FF619C24485AA36B123A658F733172A4A55B2E53F210118211AAF8A5FDF3EB321326962C969981B597C7D5072F0FF2612B14F84F0707A60AAEC79C5B4BFACB8C33451B2CD4CB4940A49337491BDB5B4879C8DB5FABD4D5EB8FBE796D2F3B3C30B4F4DDE4EB3386F13DED49139AA05B04D0C027D68A8A6A513",
	mem_init1 => "524A87F74BCE17FEDC7A4B5BF3FCD2F31EFBBF28E6E37B16CB7A72EFBF353031B5CE721F86B2C158A422FD8D90E6CBB85AA6964E51F64177D189D823B1C16DCC4B619A248FD119CF8074E7EFF9E4B0CE683F8FC150F94F987B7E746B65B68642FD98A45FD26FAD553E4AB098F500C43AD1C021F2002C9B883876EB7B3D2F428F10238CADB0F9B094E7D0020C11EB44B02B3ED33DBAB5735FD2FFB15FDF91C05C199880E26FDF4370FDF06AA60DD4DACF815FE0D3906D3BD9F52AD483037FA4798F3222F3780AB30825BF86CB5163419BBE40A028792A85BA839CFD59AA3101123D886CDC2AAD55098B8E584F8DCFED2F53248A7ED20BC549A2F25EC89183AE5B",
	mem_init0 => "B81107CC63A817FA8F3F711671BA04A274C02671EFCF630B27FA780AF2C5A307849FB9A9AFCE23D0E90127DB42F003CAD1035D8DD24A47AF26C658F13363E6C33B167A3694E0D7D1143248EA4C3F0DC2671CCE1B592C9BF2CF95FD0D4E67609E39B37ACF913341FFEF8B5B016AAF0636844A8F5FD75F187D2CAF8A2E657E949D8D479337905325632AE4E2317B96455744AD3ADB388771D1B6B946FEA927DDF6B507D93ECC023E42536019632A802FB1DEB5A56BD14EEDC3D71044765158EE3FE6ED363C225A9B6DFE45E161853786D83DD0897F7A3C0D0100094879AE771AA86477D07B919BD2D1B4560599F3270093FE3DED24822451D8DA175D78F1D29D5A",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a305_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a305_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a305_PORTADATAOUT_bus\);

-- Location: LABCELL_X37_Y54_N0
\aud_mono~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~41_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a273~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a305~portadataout\ & ( 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a257~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a289~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a273~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a305~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a257~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a289~portadataout\))))) 
-- # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a273~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a305~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a257~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a289~portadataout\))))) 
-- # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a273~portadataout\ & 
-- ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a305~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a257~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a289~portadataout\))))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000001010011101110000101000100010010111110111011101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a257~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a289~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a273~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a305~portadataout\,
	combout => \aud_mono~41_combout\);

-- Location: M10K_X26_Y48_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a449\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "EED9FB9D65F4D2D06251C0990EF0D4CE1E91E309584D8B9789F64647B62A2BF7637402C2471139833A0B70FB2DC960383BC9708E6ED7C8C6AA72F586A7A30B696E2D25762DA0874C3D0613D9E2EF6DB80F79AD017B137C37A982691BDACCFDB08BF5D48DCD972933CD090540D0E7FAC425E65386DBC3793210CB0096EBE8B8C769C520CC91E12DC496AC54D04A1C9FBD142BCDBE1C6D7DE4920807A5B5F055F1A7166A8611481ECE2C59E384E1BFC1A688E5759B32B867C0E12A88147F86A5B74EA07B51D26C6CF82677426140546B672785D0228437FEDFDE3816AF9424240D7CB87550E76CC24550EF82D2E6325C9D79BD67F519D707F30CC452DF4D33ED77",
	mem_init2 => "29AC195CE2CB552C471CF8000933846E77C920E36A2088BC77B86B344F05E211721C454FD4397707F1796202AA2F3B785FE62B94E2A2C3E193EF6A57649C69612E56714DAB68035C6CC8F4CAE601836C475C65FE36B23DBDE8D2F146A495F21D715760CBEB9C371FB11667A25F42246DDD06D97A68B61106D77B091B4D59F6D91D81FC7FE5874056931BFC7CA46DD682087D8BEAC9090BD1BFF39B9CF1E46F7FF30C3E22A0199D2A2123B3B3369A8F1D2482F4AEF4D78299AD6BED724DA96FD64534120B6AB981DDAA3ACDE4CE1432B323EF67036DBCF1B76A86BAB1AC73B69EBDAEF0C31B8B4D37CE19C1F061D35DBF02998987ABE709B54A6F7FC5E56D904A",
	mem_init1 => "705957957495C7AFB0AD5FDF3662349A09CDB853E8214437B2FD44BC22B6007D4C5C981D8D22E6DF2A7CC22590CBA57C61D9A4F365EE4C77C4B819A260C1CCB5BADB811E189AD0071D03E64A4439D1B1759F0DDB996424E970BA0167C4177D7E610C93C02A476095A44DA8AFF037D83FE786B366C6F1D89C4B05CABC7D03612D46CF404270AD6F6E69CB90ABFDFFD4E526AC68FF8B67D383B19BBD053F2C94FA6460D36D4CD50518487F32E808EBA962A81413F619008CB996C572061E9E04D595BC5C2A7EA5F90524E9FFD4A6CFFA6A239420C53BC6ADC8EA523DB056C4F377BBE58FAFB1271E68DFFFE2D54AD9B7CF591EE2677D25E10C866368951F7667B1",
	mem_init0 => "7FDF6886501D76E5463A6E45C8EF9D4D8378316D08F962F213442D00DB3675488E0C03A01ABB5A9B42BA2FFA78DDEFB4A0D602F506AFF874F21E66CE76C1A2395B8E47FE7DC1503965E8C7267386F59CEBC33157E349DC234124ABBDD2D0F70A00E6D9FB0A3742724D41DDBA63616ADB9CC03EF7A3A550581CAFF47417F3D4DA9F41A6316092A54D0F75364FFE000D8A4B9632A108C8CF384FA5BCD72E237096B7B61DAFFE82CE650D1757E204BDF9F72E9CB89C95EFEC1239DD0D09D2B8A6523E1758813FF58FED9D7C2D5728157ABFB2A51A17CFCF226E22D3C90388EAF182582AE65C1D69C15F089532513590E492B9FBE5B907EE264D8C623B399C56D30E",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a449_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a449_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a449_PORTADATAOUT_bus\);

-- Location: LABCELL_X37_Y47_N3
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w1_n7_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w1_n7_mux_dataout~0_combout\ = ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a449~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a465~portadataout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111000000000000000001010000010111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a449~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a465~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	combout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w1_n7_mux_dataout~0_combout\);

-- Location: M10K_X5_Y40_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a385\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "6478F60F0FB2E2C6B717C7102A5B551CDC52BC7F57E7DC6A8458CB0C064326A9754B6250E057C2D702FD5D3D2DB79E154DC96F9B2ACEA6464EE0A9E7EE76A597E1DBCA6F372CBD535F9BD6FEC86EB9B9B0AC4C4C865289BB685BC7AA9F1732A8BAD278029560C6772222747646EF5CDF939C2D423F9D064447D66200A41D2A778658BBE393E035F26FE7C2658858511BC1D709F5955C944DDDE189FB54DE54D320EA0A7BF441EE4E60031369BDAFE7DE82934E6D72A174D826A4444BEB0BC940FAAB9B887682FF40DB48B387E7021E7CFE1861396CE66FE2D3C46BB16D2F45240545BBBF8B6BBD19E0C7E34578C0DB053148C489B3F9ADF4019A6B22D4C4DA5D",
	mem_init2 => "61685AE20A18E04C6FB7C89AD504E386D8A81B59B389A486B1694537A263E9F5F232C4D42F5FB9CB7529BC98D47BCC45F34DD138477432942E69B67B5929AB6E597F9EA2B782C3B211BE5FA56E685FB5071E61BD75C4D92B07380E3315C440BF968D5AA88DADBC9462301A0E13A3EC6641FE3CAE8304F498AEF0A9AD5FFEB8E823720E2CC30451FF5600247362A58DBBB022E98800C8C2762F991155C228AC3BED1A2ABA880872BB9B14D0D00B8BF09042A4DF14F84C097D944854FA6189964CE44AC014731265F6588553F4DA2ACB8D05851EB6C6BD2C59ABFEB17D8CCFAD2D4B8BD1FA118812928AA6CCEAC06C6050E7AA21FB3B93E43FCC466E7D83D683F6",
	mem_init1 => "072251B2CFFDC64763ADEFC53D1B4E23624F842273D5E11D4AD666757168C76888FC420174C03E13D091DF4A807C14DFFDA4F0F8AADD7E8B025BA9CA9FA0961B7D93F87D8945DCD4F601B7D5D40DF51C1DF96BDC5EA79D6552117797B6AA017BD4B2C38FCF111A29B869FB81344DC088700FFAB7165CFB9E7179471F3F99DD1FDFF39F80771BA77A8BC5B7523D742077432B9A5C489E0A8660CFF30F9546EF96F1FCD33FE51996E409EC57F9B1A2FA1BB87F7A5113BA7AD12AEB0723D657B5F2757B9BA4C715853C85BE1A141E5C527067ECAC2A5531906E30E8D63885FDE2E11077E0F9D5BB7223D327C3F2690E20D131875428549BD892F58B4DA2DCC43F79",
	mem_init0 => "4181E7054DFF6EAC9D2EAEE3CEF1E0122AA8607AF65466715DA628F0F6EC034C28F74F8BEF7776C89834E1334CDE2C1C0A29842BA239289770C3DBEE10492BBEECAA36D943D5C8E490D5E1C263A25AFAAD08B95885181DF15B8BA1BC0DA62D180D3FC9B910572D7CD520E94DCD8AFA4750DC48D11C0E17BBD92BE0157BDBCE5C651C6C074C0BE4BA2EA22B7B5D120541F86C86761A4446822D3E28494AE24EF57AF9209B9129F6F39E4E53E8227BDB4FCD4BCAF0298344E8EE310937A98443E6E5C78E114FF28179F73945F1A09F28FAB81297743D0E04668FF1D0CBFC1B2AD97DB619FC5AA3C7D62665580A51EA9EC8A8871AEA12C7BC930CA4ACE6F196453A",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a385_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a385_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a385_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y44_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a401\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "05E948E35B424976522DE5E4A2AE5496D6B7C33BEFDA35A27ECC05FEC2781F89B10A8FF20E667C60615483C6B882A1CEF1D44042E51B8520729A62D2F68E5B264201E8F603521C9FD5C77A83AD531677979076E554339862064373695B591DC28DF3A1B3E9B8909B67493CCA55FB27C4D603C2A17E6D5596E4BD6BF2F86C32504D26CDB27508B11B2ADCD1A275CEBC6125C66E58437C154C5CD3D7BBCA3B6CE4B153A1939D61AF4284BE6B0FABA57F40ADD615B3AD27663E8948D6877739AF53CFDACA1F3F6BE318F2FA480AEE3A6580B3EF249337ACC730AB8385586DDA474EA0B2C6F327F13232A32E5BA052077A5CE008A4E8D504E3624EFC765899543373",
	mem_init2 => "729A28A76F8F89DD24599B83AC1447AD9259FDC6FDB23D8E8961AA46EAFE5092DA8B68B30380715EAA63CF455BCFB94CFE147E322FAF04597BCCAC6FC817C800EB5603F55637A2DDEA94BFB241B6524C90F9C40F8FFF476600DEDB566D11B19AF94E83BECDA46655167C39F8BABD0038824A3D593AEF494E06ABC40A848657B7EA1FDBC4CE29FA7A1EC714EB95A4DA1C953FF60F44E222A03F1A81D448BF3274AC86135BE7CE7B2E693EF6D48A5516204D7EDAF8A4444A4C2D4DD4C7AFC6B66B02E8C537086925C63404D7147F218D3601A87A7035A9BFB7FA2AB6C4AA470C6AC6BB83B6302023244FF4DFE895F379CCD900AFA6456A3402B6B8CAA6A1CCA5FF",
	mem_init1 => "5B81F7E81AFFDB61FEBBFA343B1EBCACBCF1656C76318A326A149D7CE78B388A9D9CD5124E07C081BB3CEC440F936FD69EAA7EABD1E71BEE8EEA4F32E3B04890053482B65CDCE0D2E9C1774C2A69F22C1CBA57B45C9C5920E9059A690BDDAF575E74778654E1BBDBC850B8BA59732DFC4A01512A4AC1989B24310341DE8883F122B73D713846C6E681CB53020DAADC20E01A7687E7E61F7222EDE4892E69A88745881CB974D8FBF39D823BF325325B6F9EA3D9DE64A4B0F76A767C058987220FBF18667673063A2533BE911C730FBADC1B555F331F743B88E71626718F2AE37698AE506A616032AE07B8A9661D165E29385D105FE538B6D94CC55B8B8B4D3C5E",
	mem_init0 => "D2AA9AFA584EC7D901324CEF6F103CCCDADB6510369B001035B30CC1C613A53531F442854A5F7817A815527AF68B3B4A75861C75C2C6C6B4E6AE366A76A8F9EA8CCB7D24FBBF6DC0CCF1CC000C56AD1A31451F478B9C848B52618569511BAAADB47CAFE5107D34C0654EB967B9C2385EB5255AD7609E49A8A14E40D411D56A163007AC9D5B8B604590A40A3D41B0EE08C15D1069BE1C17D833549D13FF1970FCBE25F470AE7FE9B997B1EB7A606DA44D9B1FA786F8D90CB12927293C0B394E642194DF1B7E3201E7437DBC1E984CADD9009834B7830D6ED3BAA23EEB92A56B6FD296078D4AF9864DA3B849B0D047350725F32F958C8B5C01708EBEF14215C267",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a401_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a401_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a401_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y40_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a417\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "9D1C45AD7C9E28E40B18B066E350561CA26BD36A48B337978B1FD9608ADA80E00380A6634FEA8B63EE6073BABD19FD9B299F0CC349054A782FDC84DBBC443AB3BC0858E8F8AB71E83360940C349829442970101025EE5D500E2FCE2FCADB1EF6803CE1F4B8C188F8763A9124E4074CC92EDCEB063D62E95EF38412FD624B9B3FD2DB93286D013E7E2462F546B2CD540908D6C45FEAEC7418030F2F3C9DD1C2D5492E7A7E52CE5E9E86627B8765B384482495C6A8728335ADC54C9693413FED34D3349053E9C1EEF171E6CA20940F10DAFA7422E945FF7E1E20EF8D5343FB53DBB85D6A4CFF4F5D57260CEFDD8B9C9185E83C72EEB51830C3D59EC91494708D85",
	mem_init2 => "0B5C5C2821F26199315F38F01D6CB38712C8795DBE2B9BACA892D5CCC438D00328635569A349907D6F3C999A3EA63DC0E70308E511B71D4F9941EE7B3CED61DD09DFE993AF608096DECF6EA2E3CD4499E0EE113EC8193E57DC603005FF2D45227BBDC355EBC1E403AD4C23065843B9D6FD5F9730D3D02D9CE546BE6B8B781276A8A5EB084566DED028750E4AB2392D1452E450658E49948500C0B7B154022494999A4B6C6332A98E26B11AD6D77C1B16DC6E140C8CC3631BFA93BB21138A599D88516011EAEC37EE242C410DEBA6AD021F58F67DD190341A6E834F57909AC929D5A5FC266EB144A4CA159607EE2A78479B9BCCFD593EC5CF291377D074C06F14",
	mem_init1 => "06DB47AC7729CC92AE0A2E58356866CF04646A937F4A2E69883AE4C3EA738DF8DB23DF4AEE8356E67171B169FC806A7E7F6A49A63B6DFB1280F7B3B00CAA3B45246DF870E9F610588E9930F7E5672DFE0941A73B95B19BC56162F697B045D0E2FA703671429D1E3CB1560EF891B0759F2967C2BD24F4FD833D12809E93EA98061E8738A7757CF12202371687277FB621AF3D6EC3A5E52B9EFE7FBD845F354969225D97FE7B71A8F22FA93B289039C6BD5EDDBE92A030E12C897A33DD7082108E9E52EC4077337FD46CEFCF4950A9AE2AE53CD1988477F144136D85C79083CD55D842FC2C7D47873C809135DAC723D15AC701A8C7216B85C514C6BDB79739A693",
	mem_init0 => "66F0B7D54C28B4803A27728580A586930CCB178C6B117B1362EDD10CFB8DED478070958FEFCBAB76222309027B43B664A181253D9D72922F5D3D491FF0545D5C68BD96172BBC35F417DBA37A3E9A76A5B191C3A6B6854438377B05A5D0635E59D6B1E9FB75E5D888D9BD6A61461159BDAAC04E9CB71A40FBB8C857889B2067E220E36EF4BFB252F21F03A1A26DD099DE583042C88651C0272666AE91AD165A6BAAB33FEED8AF83ED2FC17D3AAD098062568560F43633017DB9B6914B9053A0D7515103EAA3400A7B6AB81DDEA73932FEEC39662EB39FB648D1883D265919A4E036B5CAA8D848523B24B8E0E56F311BF3231971F9ADA732B78583464921282C55",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a417_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a417_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a417_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y43_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a433\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "2D45350382CBE235EDC8A537FF74D66A32294FAC37FFD9F0C217BDFE6EED81000A51A4072CA0CD5BF93FD52F7DC863F13B7B304EE4BF633243B1F8A000766B21CD7E084E0326013643B5E0D408C593A3EF70654293E7DB4F4A5424555ECBADF8C01166EA513DA8A6DCA22598C54EF96B1C59D818E4510456341AD3CB03A72F47AA784C4BFD5AEE17A7D724BAB326D6785A2795774D6D30096A4C70386A01E0291201098C0A275A55C282123935EE621584C483D2913BF137BD7C417AFBBB585D831FCCA352B4F9C8C82CB79C2103D75ADA4D41A93AF507CE3BD3FA6D17A3CEF681D6237EDD4A6ED0926A7C7EF8BA43814CAFC48E30677A18AAA2C1D2DE4C1B3F",
	mem_init2 => "D7D962F59B8B8076BCC6D5E6E51FADD31F30B5CACEBE0F943A249B8B9A41B3C6CD86B52C7EA477034D15B6922E5D7D91224417B096023E7C14B08622B5837F31148A1CEFEC18182C2BBD451FF631171E7F8A41F55301FAB947D3E8EC1261AC9E165E80D2E9112A1A1961203792F7AC8E7691A940C8740C2544B009B0B801B40A069B370E0592E88456BA7E21F498A6B0A043806AB6D89FB473A63F65B801ADA6BA33D6CE22BA4776F0EDF7562C24989BBD33303C06E3F392B182E548C6CB6015E81FD610EC36BA7CA47D8EF787286D509C5AE9AC304D936E624CBC3049BF34CD52E920AFA16A2B0C8DB305F264D985438944191C2F2726FBEAB40D5F8B923F25",
	mem_init1 => "8E482ABD4AA85878E0565359430FED854DFEA0EEB77BE8D23E85C8844B94D08287ABB6D2DB6F59053DBF07BDE8323E651C6C9F4C0FE47424C19097371A18CF352C0B3D128A22A9250C2F3ACF45730B7B08DE7CF2D59552CFBA5081E459F11169BC57EEB556439B86C469BBE1AA83EA3905200CDC0CA9116D312899E427521DCD3D5DF678225B5644B53E70C84A10C7A2DF6BE479A6CC144DE3B750742B4A696C1CC72B077269313FD189BA86E4DBA018B201866663821E18697101D970720557D709295AD31C1CEBBA7BE949883C17ECAC9AC0D692382C55872AA1AA04D91C8CE78DD35C2FBD0FAF281FDBE3ECBEDA136897AA332E4E351F302981521D181AA5",
	mem_init0 => "CE74053AC6394DDD04DF4D1920EC00F78127025808DC07F1D57A7D3FB1A3EBCC01F735609B62C78F1DCC93753B9A5A2FE80C5CFEC05E494B80733DD1512D73740FC7298E71AB125B3AA72F48846D8A0A32E878FD43FCCAEF7BF56F8A60724E8B12F1113E42A48C88D074C0CF79B502740C506E5848A2327949DB5EBF555856F6335B92D74E958099C8AE4780E4FBB408EDCD76911CD9AF721DEA53EACBE776721EF6CDE7A6B5CBC3E64FCCDFCB14F8E6AFF20E6CEB71ECACFEDC7425AB883456F99FE4A0E22EC8E30CB9C77A9BB2DB940B438052DF6AE9C6266407DCEF2125FB6C13AA8FECD550621A2A1D4C67EC8379F9C3CFFD01DA4469A023040B10C33243",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a433_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a433_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a433_PORTADATAOUT_bus\);

-- Location: LABCELL_X31_Y40_N36
\aud_mono~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~43_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a433~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a417~portadataout\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a433~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a417~portadataout\) ) ) ) # ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a433~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a385~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a401~portadataout\))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a433~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a385~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a401~portadataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100000000101010100101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a385~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a401~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a417~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a433~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	combout => \aud_mono~43_combout\);

-- Location: M10K_X5_Y36_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a321\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "45D8C01410F1332A3FE7749D1F8D955EB9A40341158F736AAE49E7857646F2AECA59945E97D0B482B2C9619B0A78D564B920B2E6372068C9B784B1C1D6F547DA7CDFCDBCAE32AC2FFEBA8569D1263833801C3784E0C0D9B77938CE44B386500DD71E629C62456467A7B893DCA48C9AA427C184C2793C697F4A951E35A0B77C741C70196EC147DD3C7A0B2569862E130AF2D870825CBDE3DA25EA6BE40D5831F15526BC704329969ABD04852D40AF27CA05ECDB4450B25B288BDF799565CD54C7A26B7A0D6A9031E669F5EC1B4BB668E94890785D853D91AA0AA03812631F5137E3BECE9F8FF95AAD73DE9DC9235FE49690230D140689193217B942A9DAA74209",
	mem_init2 => "260F7A658A1059FD584266B867973006ABCF44FF59F36275B6A253189E0814E0CDD924B10A0AAEF8A623E30D7BB4DA3DD84F14E80E9A83A2C3DCC562494CF279C3324BA721F4CA0B765DC1C7B446AC8C78963E64B75CB3CEE7CFDEC6BA0F762832D98672E1A5601F17CAC871F77C691637415BFE77B10B4AADB98F4AE35DBEA5E8A3AC76D607B45B6BA1DC7316EAA09E88CA0EC23B85F288A32EE1F73FCA2548088BF191EF94CA9502ACE7C68FE0108735F422E5BBAD7BDC247568547AA76DD247FC9CD32CB8C9F8F9D2A5A7585BA72AAEAE83D727D4AAF5FDA9849BBA4B31CEBFFF89F91333E8632CFFE28F233DBB5454676457273C0D951CE0DA392C59BC77",
	mem_init1 => "94BDC6B8DBC31FCBF1D5A15AAD6361B28F178B9F1BE0149C9D5DE6EDD9E1661E0858324F854A45BC88924135CE9B3E6BB52741A882EDF45CC5D49D8DB10053023CD0CBC12A33AA685308EE78EAAF3792549525B29F02C5214147DB3DD2CC81D3B48FA6C23939974FBF3857F7E580728D5D6C515CBF6E64C66E81CA4AC795A337B754F2167A4F84145406B6A9077E5D52F7BA4FF999B02FA7862CB9849947805BE877196A2F1CD8007DFEDEC9E10CDF98F74E701C9AC5F48A234A734A8857AC0BA6C2BD61F1F4A2C21CBC144A0DE54F877B65F74EE5B24179E426F69A7BA920893D5D3B0B17BDFEB8B845DFE3CAE1A4718090D93F448098B8AA3E85433E32E12E",
	mem_init0 => "A02D27BAA026B9FB3EE1E6F39718802983D5F31B3462B0553CA9B308BD790078454F955D98BA119FD331D307699ED741C8647D5DCD750C534F313561D239AEF1170977ECFB097E427AA7EF06B7BD444B86A735152D46626C92DADCF50ECCFC188A366F362658AB21E56895141FD9B59FB5FEC3E03814192903CF2B9AC75A55D32D901B82B3136AF0951A2214E8B970FB6A600049474157CE9183B3A9079819EFDFC9289C30952EE16255357883A96BCBAEF915C86DA9B469739D9EB16118C993F4D7A1C3368E0CCB197BEFE90AD16361B0560A173C941F1269028F43EEE4DB55C51E7083A8A686EA70C0C3342FF6DA8F5DEBC35F2B0A18A7EAD9BB455616FD15",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a321_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a321_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a321_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y64_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a353\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "1872A30EEC75C19BB881306946D5EFA98B37E612C2B19CD75A12A598DED0AD82AA6BE2434BC97082768AF75600A421838B11C798A7C3A22EB624729136FA01176F4810FF69952093496E1B1041CA76D678E191E4EC8D9AFB560463903763E40F1DAB5FBAA016104442B4B53D05700566E0FA7A4D0331303F4BCE2AA8D442E0B1D9DC1956D59687845456684850C864C548D44F4565957D7D235B7F7FAA071729FF22135CDAFF535D192CAA04040D3B23393BC98974DAA445323B7ADA7F61EABC5DF01108EF78F01237C2D3CC2663FC927F40B21D792FCCED7B37A06FE18A78F3B8D71B9A065D7C48729F30E7BE36873A70F6A2FB665AFA99B007E090C0C28D6F",
	mem_init2 => "0595C8079609C79F9E90344A48AC8FED3403A7E647450FF6CE0A968F1262DEC70BB76BDE9D612557267707D232CF69B38D9BC2E68B440BB3EF09ED59804C2CCC0BA017169331D14F2AB1762F3ADC934D5001A8EB0AFAB01B19C2982F6E301F7B4942B7EBE9FF010E3543A4E188F2FA2695F061B612BB73D29E3167795F5A332DFA8DA9F33D51E097F96C89A3415D62204DB21D1B74A1238DF6003E81A7A1C55825B93E684DBDBF7358FAFB9E5111BF85221CDBC0204AF101E9A77130D28BA5B3D24D4DFB158FFBF350A5C321133B511131653121DD3F9C7F7C214A73C80AD1B04C9BABD00A6A69408532D7EF1CE260935FB27F513596108EA56207720CE8B42B",
	mem_init1 => "D7E032A427CD22266ED93D1D73FBA246E1F605BC2D03102061D6C721A4DFE2D0FD2AB0E75147D74598110AC3387796141725DF5074C1E046F423D1EE6951E70D9856F2D1CC60733F9023A2776D5071915DA3ACF01098C454B6FAE1F887F1CAD44FABEB8FF98CB7E3C740B264CDAF2265165360DDB7635F3B298A59DF0EBB213C912E53D7ECC5100A52C845D90728FB42912B1CA334DB170A8C2D0F85111D31349D7426695BBB0FBE80C47518723D8AEE361CE9DE863E03990FF400926B95C231CE4B736DD3C986F278F686D51331585F6F227548807CC80B82DA77F7811126C01D524E0849ACEC3E6FFCEDF7EAB5C540F519C4FBB67513670EBDF4A952C77ACE",
	mem_init0 => "CFC917EEC8A1AA353719BDD2556FB911CE90984DA7E3C82FDFDE33E8E439D55ACD424776B566023B039CFFC91963D08B782F5F1A837B38D1E983D10E61F9DB0B418311AD6E7A23FF1942ADE490D5E56E9042126D7379AA302EDA807823B52CFCE49D76F33637C775FA3137F29107F8AEE03E2FCFF32DE6CB6CDDED7CFA3E315017460A8F9B278592CCD224420EA5C1F68CEE4FC938D7909F95A8D1919FF6AE8487A5DB7526B2DBC8D5752EBF0A4D223C287C5D8720F960E26EBB99B9763583702B35655FF7F740BD4D14E9A871EE8E5370EB44A2E1165CC2EF07F29CBFFC6FA348DF1253C8F68F4E65865EE230A57736F7AC27991D96EC9E454C4E144A9C618C",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a353_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a353_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a353_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y43_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a337\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "6975F35750F936087735753D9765310AB8A3A61EBBFFEB62E322E3B44C3767B9D63D65EC4A0C8FEB1B80B0698E92B064E2946CF937D36B98BEC9BF878A911B0CDCE35F5B9A8BA8E368288A4E9330CAD198376BBBF1D2428E63AE296D0EF540EEC3DB83B811C952161C36EC1EC3ACA8A3BACB072E78DDF4CC92953D245F1AD5A01E90E1DA2080A9D52134A1E15D3B1B10359F01F1BBB23213EAC424B20FCA34B427A64F4DEEC7AD8CE72B209BD26606AD8524A14CAEE577567593DFB6F16AEF9991F6180AC814C7493F15C593A718A3AD8121FFF80CFB1A80AEF9664A83C83F8594A693502A503FA10C73390AF60E5484C43BE99B870231C398E827DAE3640B2E",
	mem_init2 => "07B4ED07BF56ADE8E7BBBA904532E6159503C1E336F6D9CEB3AFBA354BDB7C37E3D50657E1B5EB4FB8C70F0FBA93548E916644A30E59A52C37C68E699FB0987CBC0D1C582CA18EA44D7865F63A67A967DC0EA2E606CF8C6D589C5C4D83AD46DC9A270A8DA6C2DC58407B7AF20F2E43220172D578B0146A1EA1D31E9C4776061FF36CE47D41CC65EA7283074BBE9DA833BFEF0C328DBDD7ED7812CC0A1920A51AD2667DAB88D0A023ECE4AC85DADA4B6026E325B6C1F80FF7561689469EC6F83C4678B6B2AE56A22E7A3EEA138FDF32257AD01EA70E3B6EF60553386760034223EA13EC60FE392F99B40F2EBAFBE61A4A575E7F98E2C93957A30F8D98B73563EB",
	mem_init1 => "3E18D1679DFC2BFC9F64E3110FBAB0EC618D1444DD6911749B8758738CE3D48E76D000D94E082A9D773579C80A71F138B0CCCD37A8EC8581F748464175FE028248994B46E01B68C3FB928116FEE019887BE8262F4050D5F3FF7EA71A14A162FEC1015F0AFCA48E5B18A8C493714E4C404303D5F4E8149566C47D025F8B86F361121E330CA7C96F4CEDD6363738E3CB0348FB751B6D60EAA59DE9B5AE2EB20AE91448989889BC0BDFA7E6CC7A9CF876B23513F2BBF715038519130656F0DF2B6E7B576E3513922062C08133A16DFA47EEE31DFC8E29569550FD1790F80E4FCB8457CB76B1897AC00EE6853709FC3FC40045848D144C891F442A524B74B53F2CB3",
	mem_init0 => "5E00BC39F7DE49A3D2A3A118AE947BA92C231B45AF33AE4F85413239355D26CD405899F7D9F99F9291F7A6DA5C8E98A431CB8C967534A55A4B04D865C130D313EAAE8C70A40418886C89723335BE52B5A4FE567006D8AEE47B28BB56116E39C9137F7A90AF009476A80665A29D3B75A3BAE3EE324B050E73A5D4949015B5416C9E2F4048072C5767C788D9AF93F85BDBEA5B8FBD232355E007F8DD29CEF6C4E8309CAF9D1F7B43685A7BDB80650C95A782D50D0C53DECC81D108072B04F2E14D05FC545A88074221406D0CAAC51583877C80B3348EE91916DB22CAA4B94D747A8198408DE061782E97645653783D555AEF7CB3B5134C41BA1D25AAD62F2815C9",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a337_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a337_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a337_PORTADATAOUT_bus\);

-- Location: M10K_X5_Y42_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a369\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "A9FA07A7F2BAFCAA79FCC2FAF8D54C2F99CC61897CC6A063EBA11BE9F931E049124B63B4011DBAD5F0CFFA6A1BFC8DB84F853E88A73D19F2EB4B712C88CE913C4AE2F06E4B327844C9E712B5191099102D295074477A7D6DDEDBE628F9FB9242D6119483AD1E9017B451FB74E359C117F951B36C57324AE3C9B11C023C75496137C02FD55DD9CE1F4DF5BF776BB85F879BD5850C043D060D49C480DB46A45520E3759BAD8544B8635D1BD77FCF36745A56471BAE4E46694059212254E046843F52327CC77CE71FF00C64B3E3BB0280BBD5A3D9EF34C0652A6B1FF3F59147BEE5DA785573C84CE2E316062E4C242343397E1A14D2DD70F16E5C72CFE25B94C9C4",
	mem_init2 => "9A057AE845314214AC54E466B064F592ECEBF51344105AC0D86622A0E770F1B46DFDF17E4966F96EBDA89BAD77DD2F62A0EABC1658C19F3200AE5CD18AB0DA13203A476D27D49E3EF7A425165A38E56E26BDB5ACC9425256E10F14F11254DC45BC52DF3BAC38900558F61362B914DFB424DDF4ADD2A7C091521DCDD7D3604855EBB8DA53BAD885AC76488683B961A434CA71714EA59A9DDE362283BA27F527B62BC858497A68B509EA3F40E858C190A5727FEA578429ED101E7BC240C3F034FBE8711C97EC5B4E3B88E6777A18E185DBF89E09216FDB835D59BB7029D44E9144C8FD32DB4EBC8C7219A30D3787B84C00C8179317974E6E9881AAC5D7EBBC3C41",
	mem_init1 => "4AC2ACDDB219520542FFF2E7F097280DE8A6FAF32AF631CA22A58EAA5DBB74BD25A1F4314E3FCF8A83F48CFA877CD305A1293646876F6895F654DA8619147FD9A48425F99D9EC0A774022A4DDBF54F3FCB2C1F2E6BC913D751E9A2D82F33577E5A9BFDC2DC1C84DCB3B7A2C137694DB91CD4F49A59B4A53029E5258DA95CB2CCE29839036C9E4C18D870C12D10E94CB3DA3D3E87950BFDD4E7C03A7B0DCB3F5D671D44B8B41A9F68EF181070F9F96929742FFB993B5A160837AE980F4C1CB7994F39036A50E359C3E6FE2FD4AC00F0B62B874EC56EB41EDF0BEE4E2474CA111190A7DA4987F921363A438176BF2D70A15928EEBC710CCB54AD1A6A0F696D4AC4",
	mem_init0 => "829469623621EDD26BC50C998D1269F8640EF66FFEB8369836A02418F7ED52B21AB646EBD404D91E1DF960D6036B9601FE150B981CBFC688C4F2FF5A674E1BE44599816A18CC3121987AB2F1ACE868C0A9E0E7310EDC6E793D59AA2C215E0484133D0B3D27C017543D7CF039AE9AD08D7115238367EDA66CAD1DFC7923FFAF68474BE68C08B58C430DD45643FC118174A42AF272E80BCF6E9EEF5B4C5EE154583CC86FC3591604EE646ABE0170C9F9DAA221C0D2A0B2B8DF5BA0CA265A261BE324F8CF6F6969779615C440DE3A8EC7D4C4585C8CA9B5F50EFB7EBFD1CBAD05871D2A222EB51C82D34001C0D8E9A256ECE6E48423BCAF18B344037A8D56BF1758",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a369_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a369_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a369_PORTADATAOUT_bus\);

-- Location: LABCELL_X31_Y40_N0
\aud_mono~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~42_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a369~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a353~portadataout\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a369~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a353~portadataout\) ) ) ) # ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a369~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a321~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a337~portadataout\))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a369~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a321~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a337~portadataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001110111001000100111011100001010000010100101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a321~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a353~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a337~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a369~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	combout => \aud_mono~42_combout\);

-- Location: LABCELL_X37_Y40_N3
\aud_mono~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~44_combout\ = ( \aud_mono~42_combout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w1_n7_mux_dataout~0_combout\) ) ) ) # ( !\aud_mono~42_combout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w1_n7_mux_dataout~0_combout\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3)) ) ) ) # ( \aud_mono~42_combout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & (\aud_mono~41_combout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & 
-- ((\aud_mono~43_combout\))) ) ) ) # ( !\aud_mono~42_combout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & (\aud_mono~41_combout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & ((\aud_mono~43_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111010101010000111100000000001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_aud_mono~41_combout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w1_n7_mux_dataout~0_combout\,
	datac => \ALT_INV_aud_mono~43_combout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(3),
	datae => \ALT_INV_aud_mono~42_combout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	combout => \aud_mono~44_combout\);

-- Location: M10K_X14_Y53_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "EED9D3BEDBEFC45F6E911655BAF155A6365BFF09F7BDB37FE32DF8C594D60E123E34CC7EDD0EFD2A97F0475EF4E934D29543312788C3C38762D3F1095A15BFB7A0013B135077F5E38A6AED320D98A80B9633C81B1D9AA9E998AA1CF5936966B671AC74C2D0447094BE8A7DE1B26C0F48EE668CE705EAC7AE8D42589DB818101E0344074964890DA1F4A7A74C592111BCAE8C1DACA403ED19D25D89AA9AEEBDFBA4466BAE1146FDD85B8CBBA558E833E6F9DAC3B25C7EEFFFFFC5FD42857136D193EA1B27AD801916CC89D5A9E191058029FF29D3BAA3E6EBC801EF9F8C8A2126D6202726A153BA2105D825D285408F8D5E526F37EDF3BB2CCBB7921AD543A075",
	mem_init2 => "1CB1A09DC6ED5477EBCAAAA6C25203973F5BF68ECF00D0232194C61FEC18E3616BC2062B73C4CAEBB9E41CC83DA9B6284B2483599571477E8A815CAB78FFDD3F55064A98E4A592B9BB5EAB2080FBBC60EF96038922A95F0612DCCB4AFF5D78F901F89294CC73912F3C2F33A0F812BBCC5854915F7D0EDF8F144C5A006EA51340767014F62F08A9FF98758219AECF25BB0F5C3318C5C36DC33F336BE7D3FAE69DF5B4394C0214EE8981B53EA1EA4830B870FEBB4ED1831048AE631DD8D14532C2983F44B31C7F5E027B72A5DE683376001BC7A555D03B701DB345D57BD27685CEAA8CE4FDF933F24360EDB02586B1A28A578E4AE12B4B2C654DA9D464E19472AE",
	mem_init1 => "1933A23382BEAC08455BB9FFB2911446517AB7B3E4773543A48BD175E5021B931A3E94C6F1B1485265B598620C80652C0972A19D10EFE112B16D050F76CB9A61A3425D43F4882D17A59C8DF35BAEEED39505935CA284D175D943E3449BB4AE109C3F68160F5EA64FCEBF2754F9F4EF3D47411280614CCBDC9467DDE8610871F89759FA2A1577B6B84F9F7A803CA915E108461D387DDBB74E79A8FDC9E625B60115A0CB1EA4C417546112BE95CCF625909C8F1540446E6E9F483CC1057192CEDE1DAAAC9517C3A71231DFC3E87FEC760D64149C020586234BBF8B927FD74B8E98F7D4C22B98A255145D545316A04A2A744EEE87C3C126ABB43A6FB3382108038B",
	mem_init0 => "04A5DA24377E3D4E2AB4D39E33E4675024BB72839DD90DD9A8630BE929D94D80BBD6FDE83B7769E213D07EF5D1B9B67A2393ED1CEB59E26FFA52B0B0E00A90DCA0313BC74EAEDD515BD4E52E6847F83075D8358C2F054AFA8347ECCFF2EC20014CE03FD332D3EC7DFE82CA11803360C76C06463FB1D0315974555084B375B8973832A731D516EA37EBB0BD20CA4B9F5A10F1577FB8F6C8B8C3D429517F8352B452870FC58C253815D1865DC0AAD82E42D3B04B68D78DA498C27DE3C545F392CD475850FA55C26183E470ECDE5B218FB396B795F8932ABA7A4EDBFBFED7E5B378A1F6FBDAD69B91D7EC763F91E19F66E7EDF73F01207F189DB22681F2BE273F88",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y63_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "6BAEC75534AF4938C3E112E2DE14CD7F01F05989317A71602D83E33050D35603293444D003CFD8C2A900F601735C938477F33143BDD39E91338297E5E3A2C163A87FC55EA3B71F2E03C969FC31578C42A0817D4CB5F80B9C5881E679C2D08E54111A387614F1B4F17F33DCEC6A6BD1B87B562806741E7E3DA445AF4B80D1A08001F68C9F72CC7A2E431CCEF41CEFD6B9199B20E00E04261680A4956177B435AB752AE462598A16241942097F67D2FA95A23D7ED0A8226D9239DA82DB240223EE092116FABC2261F1229B52A59A6DA6BE5EE357C9F4CBDF9B80878981E411033EE179F412CDC8435C05391D892B203B19364F86AA35967A702F5F20C1C9B6AC73",
	mem_init2 => "BF3BDC7056D73F98546C2473A14C889A480930C037898DCF7E1FCC727B2D76A461E1EACB03AF769BC97A194A8223608732C279A3A515EA4E2510E8AA0F362D008A788A14F701960D54C95EB7C6EF1D54A30CBE761C213000F6AE9A239F05C25AFDC3CF20121C03CA125B1365B2CF3D54CDDA084C2B6B47B1687CCA600A936AD7D983CE5920733A00D2629E6D48AE26247FF1BA3703CC6F92C39FF7894CAEA94B60CCEC8ECD4178C18C3F4309D54DA73C1110E06475C1EAA9E06FB15C70DC4304007DB5EB6FFF043F9917FFAFDC62C40C5FB4B7F1388992B64188F52AEFA87F8F66E0FF36E75651446D1692AD4B1B6E1922950BCF7F2F9F1074E7B5A8CFF09DBF",
	mem_init1 => "57A60231C98B1C68EBC33B9AD99C022CE01624A858BFB2B10D3D4631048777A57FC1603A880653C3C166631B72D685D7825826C847120E2C195AA129718C7F697B59F10132C73FDE5FE18E78C491EF471FD74DEB4ABFF20DEBAD4363A4EA3596246494DB5102F83847AF698F89FDF8CCF2BCC19ACF0E0E503A833F1E926AD149944173797B69F62832F585989586BB066C6B31CA5CC2DB0A34360B20100D726E731260DDFEDBEBA12D91DE0869F02CE2457402E4FB25ED109DBCC0CE6E95531C602D22B9DDCEF62BB383719F39763ADE94CDAA918B95A85A3BCED8764C44404BEF768330D86FCA12AEB18BC6046D975E69282071E0D774798DA5548F31224A25",
	mem_init0 => "DC3AB1F356CE5713EB5A6A0FF6965A64F8B47926FCC9EB07A94C0DEA9621D901EAAB69C31E61BC3BD48E4A76DEC2C852D3E07BB29C511470348D19186A07CDFCE7BE25516D2D824C4787F06192480674B7FA16BC57EFF85FF88918FFF1D3DBE8AF598BA2267DF48BF0D37E76354B4C01670EF2BFF0BB23A526C1792743C387308D6B2B8A8E65CF80226B17F9B7F9B1425B95F5A14C2313515FF23D9D712117A6543818A58CFCC20E2866EBC37E032E9C5BB22E6114DA789B770E22E045B1E635666D05A41D29383D4651FEB61D64B2E6CD2EFF4226B882A7CF95F2441517350E82C34807C056BCDA15384ABF0C6C7BFACE742ED70A1D3086AF7AE85B5C65A29D",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y51_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "EE1F80FB79090769D9E2DC202762112C4D08E59D77E5772B5234E6657C6E842511707854F55ACDE1565F76943083851EBC8B5EF35BB0AFD81D5582A331501B25907054D7300CB32B06A07CA6010307867FFF9E0B20AE4ECCA2CC97901A2AF15499D6D4182261DAB60FE2D413CA29DE300C1F260CFEB4A70448F41EBC6E42EAB566F433A6C9FA6EAC47B1E6283D7A9816B676B69854E17B1906E94F8A4D80D2633C01201EFE0960B36D76FA32A3D8DCFB1C9B693E6DDAE66B96B4AEFA57FC67BF5E51DD2327A65735EDFC31A9B52B5C95ED06E3A475B3E5DD70BBA989FDDAA1D383BA652D4E699AAE028778227CC9D9309038CFCB00906B00AB5CAA78C02D9EB7",
	mem_init2 => "C49F78FB02F328F4A9DC012C5E2DD072E097D48F8919812B8A3A26808E1AD56B8F7A3B42CD417AA5F28425B0C799E8732A0325A089BA55C71B5E24A7418466A70D1160D53529F996A33653B53AA8589F48CA591373C4C1BF9EC7EA0D6573514B1BD69ADCFAC844FDD0C2167B120E09B05A2B779363A9433C39BFD4FF57870D895BDE833F534CC16F377AF14364993CD0D6FB189649E5EC7EDAAD6A73831CE18B649947478DD825B3ECFA58DBBCB84E698FF494273727203EDB69AC0E329AB0A44E4A3E7514620676ED0463935AB17CD15EE102B3689E64265E021AA6AD775704901E1026083E07AE1ADD2A4024B22765B74734F57F1210C3E7D6009F2CEC9292",
	mem_init1 => "F4A10CD17462F2AB85F0FD9796598C12502EFDC495BB256649478EAF1E207606ABD3D17449C9B25CA5CA10BFC02ED9523440CD43E68C4510E7A31BD7B7179F7BB9629D3944A35F0C0B5AB79BC61DD682E6858FC618760522D48937B793E11B424336E83AFD8B82A9199CEF69F7EA586023B330BC486BDE9B9D8B588571833157C7F1B9CF9C09968F8058D057A3250A154B887642D364BC5D29B4CBC43C896AE62B88D86469280CE4E4FEA6ACB7C0A8E2054831943A425D43159487DDB7F4E35C3699F52293CAEA63D948F8DD637527518E56E9E946657DDF09B229B22746173C74ED610A99ED57A5602CD1AF7232B42B9B2BE514E97BE350633F032BC088747F",
	mem_init0 => "8C999BD76393239AA21EF220AA2A43B752808E8737B834E60A16CAB3C5AFD76626F680AE5B1F0FDDD9F0568FB7FAE968796D8EA1A40A1E7B12F25BBCE4C451701D8AA70414DCE1092C42450E6B010830A748F581C1362B86B1973EF57A572540262DA8FFBC96311E1D81FA42006528EBFD68878AB8BB6DB6615C250FAEC29F8ACE9968AB6BB0E56C4F5026FF718E022BB8F6793885117B84B96F47FB1EEA5AB1B732E8993A5ECE80F10666663F69F7B4B87CFCC5C5AE5C5986386C6396DECE299734FA93BA1EC5CE9F3CE98BD27601D9AFE31385265EEE90A0F8546F04E0F7D6008111913B02D72C02A8085029A9C0C71F8D5ADB2AFA6F3D9CF6E644DF441325",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y49_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "DCC312FBAFD5918943C8E5913E874A564081D461313FE38CAA079332ABE1149F7C13E461F08E8B7E1C08A274A45C4EEC65F00F8A09045A8B2E0A13F0F16E7FE8D43898DD3997C1EF821E9126B0C7AC05624EC32B14FF546B8B0E98C228C595B0DD12915EFE915CE90E9A361A6971D81EC6FF13B984C232FA281645E1367613B2E145249252DBC1A813DED1B2DED611FF6428787B97C483F310F37B8703468F0EC671FB854E19CF2EDAC4B9C8A8BED4BED6CE96E0250F159CF4F092A2F6C4D44A0413187F49B96B403F58F8508A88D402B58EE8B9F74F09BA28C956A5A3450C06E06EFF63EC127069816BB1DAF4E5F176233EA59F59DC5361BD6EB5B3AA48F6B9",
	mem_init2 => "FD9303437024F04E4B123BD872AC70ADF480DCFD35B854DF30A5AC9194255A4E0A3855E1A22283ED5460B31550F561EAEDA387BEAC37E9B87C1E2E6CFECF56691C2573CCE4C6D6FDBE734EA8A0AF69C6E063BD9DD8E6C3A8AD40507491391B4D7EBD1E186C87A6EE22FE8EDBEF67C94843985464BC7C896CFEA7F0D075F544333A5529E86C654E40FF30DE7D7CC2EB1E0957DBF44A260E33CD8D2F89238126C4D608B9EA88E5B12D311BC53240033F2CD23CB7977DF7EB2BE9058CBF30741DEE663656F6D46D0FBC3A0A4F166ED0C6B11DBB78AEE12029A04DAABF8783557BCC030BF2801970C96DE215598E1436B103C129B7008ED77757E227F0B34C0A3B15",
	mem_init1 => "942026F118AA679AA214E61C6EF5E8A7E39EE69F5919552173FC7AB0988E685DFB9733908D087AC900B166EA1FBDA7EF1D78A802116E51C77EBEA260488F52EFEB816556E45D0A71EAD0DD296865314C866C3DE6408432CBB63B77877A024C0239FC919C93D5DE4B81B9A040E66B2A28D4FE452E0E0E6BE1E8ED6E5D7DAF42F7049750381FBF5AC9E0E6E26892606421AA0494964591154E55E86D55E32B74E5CF22FC488CEBC43EEAFF44257183C94271D9BF251145B9156BB268385C0EF8539420FF8B53EDAF34887340343B3F74C965749529122284994D0FDBED36EA653B907ED54DBEB2FF1092A16136D3E7102A8CCBCC189845D9C813BB8C5F97CA6D92",
	mem_init0 => "58A9E15FC422EA07812C7693826B222C60143B5DF9E034C6B336F0FAB8EC2FDACB509BF63924AB4BD3AB8345220EEE574B702B84F0739C0F777FDB97B6D61992CC93FC69E1C603709C79DCA437D70DDE551062C9A529930009CD4B0C44477E1A3D00DC63FC14FF0AC4506B3D0758D6C30039B3C4FE49377212046C3AA8CDD21DDB57B02067FA9D7C3207ACA87C4A04D63D14713EA376FDDEE005260D098F28CFFD66D9F6573BBF381670A3075B60B9FB04B115447A7C1A8FAB4605D01F71E6CCA7CD9424910A777E5A64156941DDD7ED98EEC0A06BD6E505F3214B14780CDD7723040CFE8FEDB951B468B2E75C554C8476FB3020445E9CA65770DEF00581B3D3",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81_PORTADATAOUT_bus\);

-- Location: LABCELL_X31_Y51_N18
\aud_mono~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~47_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113~portadataout\)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97~portadataout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113~portadataout\)) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65~portadataout\) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65~portadataout\ & 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100111111111100001111010101010000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a113~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a65~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a97~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a81~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	combout => \aud_mono~47_combout\);

-- Location: M10K_X58_Y21_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "996E0BC19F294024E2D4E56414F1067BF25857C4127512460DE312C3A12B68EED0E8EAA9A6CF1BA2FCB9296DA526071C32A83CDCD575B2A9512F73483206377D4742631DB936A3DCE2CE9779A56ED9D9968D72CE8D40A618FB99B9F88E217CD790D592BE11928D1631C85C2AE7F3E2291CA0F38C8A797E33589664C2CFCDFD56F23B239703998167EC370507D915FC20C0D9C87BB1346C5B1ED2D4607D93579F6C27368C0AF57E3196494CB00171A5135C680AB55C6A867052CEB02AAC4C461335A54CEB20194811370BC4C15F69B3AC1DADEE3DA1373132BA7FC7E766BC52D47CC9AC384F3ACB03FB71353C9AFDF91FB170562423395CA880D449274C19BD2D",
	mem_init2 => "5720DFA98DB60A3D364989A8580E07484DB4348E155EAE8333FB7E6E7F39373BB4EF77ED49F620D456325F436EA0BE9E5C29D99BF6D256DA43D6607ADCF51A842D0C6579546033D1A65B8FA7F520A6DDD61CE689B34096B0B82CF8492AE04313DFB694CF32AB42151756DF6577B86D174CC0B32E49D074A56284B922FDA0CA032060EB584C376F5BDADBEA7310D10A91B7093D79739371085F4439EA042892D5DF75DC7FD7693F5392791A22BD419F51642EFA5E03A87E92F4F11BF4C3DC9D68292E6D9673AECCB128E683F91C9A76ECF1C882B3DD870261ECFA09FA4BEDCBF523812F334B7882F3F5E742CE1AEBEFEDF62B4331ED354477D0694B054818EEC9",
	mem_init1 => "8A5DC1A68B9AE8F8C4325C3A79C64340777BF66A2691ECC6DF249931F9CD1310D4B1665A1607347C84BE78E059530B353E7F38610A1F67ECCBFE1C29C0A13A897F25650E5077B78DFB56EBF658AAAE56A21CAD038845F38D18A109ABD0190DF02D53F58E936D7AAE58E2C33B058624E126E9D3AB56B23C6A0FD6B78A8C4B95FDAFCC3BC0FFEE29765E677EB0EA594ECA18C0F8F7ED3DA71A8B20AE2982E48B275D12EBCF5DDBC7DD57F2B0939A5CE672C559A31F64E8F1ACDB213D53FD4A70B9ADC7FF82B838CF44BDC2795541751C41F77B0C435EA1CB8F17FC15B23A47E3D76B0F286BE9309E8B25C6468AEB8709915B7F87C5FFE930C5D106B80EA503CD39",
	mem_init0 => "05C858E067DFAEB94313E57ECDDC9EE578A65930A5FFB9035FEB98B55EBBD8EDF8265AA60072D03B71A712F22AE6E379DABF3EE0916FE10ED28B9F5BE2401E6BCD8A18AA83D516F2445495AF385FE9D849F9E3AEA2F60B6E7D10A284B645E32EBE14CED79D272B403F3EEF71336FADDC63F08E623196295F477A4DECDDC324713F2969CD783BB867F2BFC1C3D28EF736DBCDF6BE8D5076703C587359A26EE918CC05E43EA684E0AD7AC214A86B20A0D0D929EB88AF356949486C7A840A9C9DE792B1825405C7EEDCB37539391BB24257EAD9BD03B5B77F1B66833C38B4F54FF37000A70FCC89FB0D263A4A860A5694445C21B1A99687F8E3182B94697B5B5B56",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y25_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "29D333441330EA4A8662E913932D985732AD2F5C30FB5804618C4633090CE848DF4208821CB7EFC7A6F78AE956E06E774EB905B693514DFE5D7AE5B7A570B0C15D67449EA9623C3C8B1A5E00F494CBDF2E389151CC200D119BC56C21243DE635CA437AC50659AE73F9E97804EFC467CD5AD1C127792F9826345DD00F9364850BA34AA254A1368DB2ED11C2102C8D5681892111721513A59359707779D7D221A9B5303B7ADB20977A9F0D9370982655B25A9978BF4C18C01D033B9D8DE3C7FCD5248701BF87BF1C5FB6ACF91552D70BB4C298B69BB94581307FC37EEE58CCFAA2936AB8CB504A419D9368135E1341C0C480E68EE9CD010D09C6C75F195E366582",
	mem_init2 => "5FFB87999092C0A06AA42A67EDE0DB55F1481392338DFDC9106427E3B3ED9C789678B044DA04569C5C03A0C9819FBD607FDE74F927F622D18843DF350F6D96E2AE6ED2FFDE3E92087CB0BB4878578C0568E209BD3D4FF88871A69355B6FF009E63AFCF9764D5AB474CD554953A0EA2BDAE474DEA30D4E5432FAF1812BA1AF93FC3DF4994E39B9454A51C9F778F2E5A32154FD9491D27258AF5AF0B5D654A19A711535C6F29376CC375D320AE74B48B95BFF715CD22C93FA832F4D9640641D167A749BAADF2F7A509FD9BC14D99B1B9D44F9927C9068AADAEDACB0782F61D0B3A78062C38CCEE924B1D629E0E7542CD6C249E8731C0A8CEEC99EF1B3C6912563D",
	mem_init1 => "43026F887156DB41FF4F32CD8D082396CEE0D4380EBAB6E64C31533289DB56A6543A67A0056004D023B13742B09F3D25A6DC3C0B41C9C0237CE396D544731B4E9C1304DB4A3BA129EBEC799D491EE2416C63D4C4DDE3C8F81AC179060EA3E16B286F5E4FEC7AAA605CB50F08DF87E3BD591542765CA51C72DB5CE45FCCA5746FA388504FD5D9C847499468C5D6AFE50B4E38DC61FCA5B4C3D85595B1E87FAE7F2E8CD6389D1CE1926C1FB97A6B5C826A3CBB011E57AD287E6CC8C2BF9F1B9601EC2634713CAD8D28C762F3A4F53674500547472CAA1A9EB317C4F55D588A917B5678B43560AC368419A295E3D838A6CE950AA318DF06DA8003E98D0CC8F68C96",
	mem_init0 => "7D1DD827FEDDB50D0AEC8F248F24AA3E8B1EECBCCD11BEBA9A5FB68A04BD0B0529C6D6E96865DC18BC5E833A9C33F5D5CAE2A2D8291EDDF5C193EAD402D84AD99B72FD9FF2AD0F2ED8DB5B839C95026C21E4674211FF7A4D89002762ADC7EE9ABA3D6ABA4BEFA7C195A5B5E0FB71D8F226E8372095CFFAF00D248F98E0FEA8EDC0BBC57BE6EA93E072F7E02A0AA30914F01DE9013526FB3396F9FAEE7D5432E8B9DCBDE4107AC85B8F5A29C7E17302E72C09E9CFCB55C377498F1E231F44F4260CBA99D10BA90263CB2A763CA35423694A71E58B9241C0B0A98D9A9A5DA375C8F9B49ECC866C3F7C68F93E2C5DC09A219C8F273ECB911D7153F3E12DB316EE81",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y22_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "EAA0FE5ABDCFE4CD3E7608EBF7F727F67872B3AD9DEC3107FAB9967BCF4982199AEB5E6815A4FC70A0CE3BB08D3CA611631E4B0D4FC3E52369B42320EF4303D301AE3F21AD512C4A237E6DF8161E1CBDECD931AB277EAC181EF54A901D9149273E001EBAAEAAF41539F82ABF42330E5BAFF90BDB259F35444BF46A2B97F3E99CBDCA693CA990C8BDE2C76C5C4A796E33B67EB7CC6B1AC23EDB85B4E16DF2A52218D24E0CF9CD25F5D69AD5D261E77645EEFA0E0E785E966DBD269FDB2290BCE80CBFBE6F367F776D6DA080645B3D4EA824D65C6EAF29AD8890FEA826386B58B9CAB9DAAAAB192FDBE2661B8291722E09852CB0B633D315AC17267E7916692A1E",
	mem_init2 => "29AB7FBDD769EE15D504A620E4483B60A6E48BCA7E5B5D04D5AAF25BFA30DDD25584CCB0FB3FEDC313E182F4E88313992D72B751C9EA5422817A9AB0562B0AFC321139EAD0380ED3CC6D7B7711F31BD5302C513E40F632F484CDC91050433D75D8EBF2A8D27BCDCB5BEE42A56CE2D5E832281E0F6CC2118C463FFC4B86072DE6791EDF11FEC462B31A809FCAD4D8F3830C09A9019431CC0D2FBF1360040CF701C55BB59358DE2283BAA9D26FCAACD3A029B6F96499E9C3B3FBC9331B16B33575C36A9337065575A1F9A9018F16A6E9705A28ADC20D02290478CE6BA2E35C91E0EB0DFB84BED446ABC539D9A24C03005D78D570536782E1FB0882E1F7D11C4F14",
	mem_init1 => "4420B7E3D77283B95FDC912A134302869C5216F4E661FEA643189BB176281CA70F21B4BB7669852597B853D1B2998888CD7519F45FD5302357194D2581EA89D78289F38A883DA419E46EDE47BE86FE1AEC6818AC741FA9C7794AAC86BFDC8CBAC19BF3694FE29BA55BF9143D780F27A5DC65083FCBE0E5100922B5AB1E7748AA59C63E42C9DACC4E1F11A7EB663DADE1AA3585287BAABA28F7A6B9376444EF166B1BBBEF91F3F8D3F193282571D196D8B47053F0BB2733EB9D0779F5B3DD25E284E961A164CEE73BE60727765929382D722C476074F79FB5E9F217702780563226B1D8A9A2C5BA5BA314E36E57046939C71F1A237C934AB896621EC87A95E5ED",
	mem_init0 => "FBB72C0328EDDF3BAD0505385D272F2D9C73B1D3C71C3BFDB8BF448BFE8FE2EB679D078E7F414DA9CC28401370B649270C9937E3EAE141129EAE3EABE33995F0DD8388F35A37D4CF65819585EDB708D99C464BC86EACBC444903A98DCDF7893554F3674C29267761682D0A7749375F31838196F5D0BCE045EC6BB8A73C79D02FB1209D2FE86A6E33897CC3652570617B898143B1637F4378BC70079791D88B85FB514E6EF944F45CED2856885B05B8A06C694EC2E0AF9C046F976E7D0C3D55D51FB0742F49C6CAE84D2E6DD14774C9A919EFE1029B2F2BD0637746E786BFC93C50691B19E8A9AE6B2722BA98F56083AA6203F7EB447F2A852A5865188B25A7DE",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y25_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "6457ADE1D35ECFE941BB3E7BF2C0D93AD136769BCF6715915161A9B77BE6CA3E1DCEAE943ED91624AAC867DCF02477C5AE44CC240335371B7A1B181080A0BFBB2F2513B5DEBC03115120D20F71D0E4786CF72FEEAADF7ACC66736F90DF6AA3CD8D968151E06291EF09CF1572A4B0E1411A99491704A05B0D2B587EA3FD28D0610F0CDE7914F0D30B3A82E96F2DCBEE1199052048CFF96BF6CF304031601DB8D22057B6ACF2F24CE06CE57FC370EBC9DAAAD74C7F738B527E1652BB24733108F34BCA7685AF3BBE1882F305F81D8B657F80B1BCA3378968F53D63DD7B3C5A3A3DB561E1B8A3239A5CCF825DEC54DB82996D6F2C19162B712059AA8CACA2E06F85",
	mem_init2 => "D2BD3D8C363A2F580F43EDFEA56749C752BA747F9E322FF17C1A4F29A6D52C5E07E0BAC39EA9744DEAB2028C5928E6E92DC7787FFCA2DA644E709A99C4A0EF8560E110F53F7EBDBBDB7E10E96434A952DD0EFA7E0772437B0A846BFFB9D602C96CEED55524DD84CE7B7C8351B439BDAF20FA3CF4888E45116B5500EB1B3E83E63045D89CDB84851C0F54BD016F544B5835AD6EC9232A1AF996FF068ACE3216275A02A40F4D9D4CDCB00D7D1527161E9FEE8D96A1F3FE6C168FBE6E4D131AC7BFB6B5F2ED785F694A9B759C2279DD22C9051CFD0EED7BD8F2D8F085827652EA57FE9126E2EEE729E5FC7B21BEE52CF0EB42DB9237CC3CD00D3E8ECD30A4D255F5",
	mem_init1 => "A51522F8AFD842CD10F28A1F6AAA252F991151E40204C60C4426372BD7527277964479F99758C6C1E27AB08A63D91731297881126A5F937A7FC0F0FD2ABD21D8C03D0A4BB394528FD20BDBD393851F65D422C383E483F84651D3FC898817AFF566E7E5EE7782CABB55CC731031E317E2A5C8E64CD21118C878D9A582685BF66A2C9BA8D306F84864B3F02073A9D9EBF97DEFF7FB151EA2B0B16D17CEC1D3CBC61D0CDFA80C66E93D2889E7B13A4045032F161E85E6E77390B390E7F8E20B6B3DAB2DFCB5CECAA0843AFA9558C2B18EB3CFBC8FD00A2E95AE3A63F7D493208F75E6C99C23320DD18A2157D87E87A031B58E04757331F5E1DFB726059DF29D28CD",
	mem_init0 => "DEA497B259185744563129B6F477A9A87D10C14024CFC9F98695ECCA51752799C6F5C6DB96BD5474FAF1030EE127596ABBFABAA2149B1D989D0FB595A7968615481A667667DE3C0A583D568665080D6961F59C33DE6A8BB23C0361106C21E97C24BC38071548CA9DC07686004C7726F79C4670F422F20A536559B9FF8167FA1AFA2376047B5FF92DA4A9BD77D5C0DC58FB0F4EF877CE9DFBB6B133269D72C17555177AC6BB50B34C775B56BF4D0DD2C616B6CC9FEBF90489BFB91BBF34069845716CFCA497EB0CF7AE66C950C4721F0920ECF64F909822FB3F370CAA7534FAD3421BD66FCD5FED49188E5D938126B385FC916E32C6A0AE6377BC7786CED5EA43",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus\);

-- Location: LABCELL_X42_Y25_N6
\aud_mono~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~48_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49~portadataout\) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49~portadataout\) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33~portadataout\)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33~portadataout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111011101000100011101110100000011000000111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a33~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a49~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a1~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a17~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	combout => \aud_mono~48_combout\);

-- Location: M10K_X49_Y20_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a225\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "07BFA599BDF710E0DF649A4DA57C91ED12A6F413022DADC8137BB83F802769D9244B64048DA9883ACF7083B8569435580ED8D979835DD4C796F5D4C626BBDCA2596F1B701BD8120F194456E1290618BC2A86F13639ECD55B8DBC148DFBD6906A45DCAEFE9F3B27D299D830B75E30D06B52303C5BD3A8073B5A454CFABABF1BC343677EBBCFD7ACE285CC5D79360C0C473FA59CE2380D4F468827117CD8DEB2FF74E8DA569784D897A113BD958BD6B8F48EDF6E0C6B7A3B04E29F1967F992F5208B5F395B74621C878A66B907E05553BBD3C0712583FCE6048C4DD4E52F2A096F850C5FA58844E7D9BF8C24D951B1174AA5FFEA23480542A195C7500EB2021199",
	mem_init2 => "41F4AAA0EF84B110CBAFE9B1D7F800D4BDE5553D9F2E49AD918673E17400A6D917ACD3788FA54BCAEF85E5BBC8271489FA191DA923B0BA284D4C9B4A82422A3F02267437F5525A2686B09B009EC591E0A3CB65D1CA11322BDD3CCDEDEAFF7B85C2A3A9F7481F6015B56C96D9727AF7F6702F7C7C4913A1D9D8C6AAE79566ADF59C86ABAB8E0F39CFFA6BCB2D32F0EB8A80E0E35659CA71B7E5B718FE9D96F59F4C8111DA0D7AB117E06B423D7619C73AD153AF6457B5EAE9BC5206FABD09E7C954985CAC11628506085E2C9DE4E587C93FEF69E21D9321535B435D00B70FA12B51375F205D904232465C97E20623AD7D0DA624CC0642491891FC6DD41C873690",
	mem_init1 => "3CE19AAA0E997308098F352D0961DA96C75046B31FD42B61B9BAE19B004FD4F548EE26DE291C31F9B876C0D3F740E0C945BD4841FE3E91B95D43477D56CC334118C267123FE610753FA9D9478E0A15B3ECE98AC8BDAF206BD033908D677F02AF7E092E6D2AD1603594264F1872916049C35B29CB59176E140F4BAB8234837C07F69D303822895579DE2105D471CBE50CDC815F0700B853A1A06C59356D855D3D3457A06C614A389C782D05B29FBE4C2005849A2080919B4759C86F03457417BBD3A762729B773124FE38AC26FE306F5C85A34087128AD8796E60A5480986275687C7939142ADC6CEF69DD1505B08F55A3EE8222B67EAA39E5FF219284261924F",
	mem_init0 => "2A03B1275647F0CADCF5C380C1769B795EFF67159B9699E99B096FFA1F43FF3DBE811D7D80C47152C7D89532107661651E67BEEB101183921516DDE86BB616F26388C414E50766E89730178435A0A6D8038D96ECB2998B71F315C71B210CD493AFFF8630F95635006278ADCF43FF003E01DEFBC189E844B45B37368D02EDCCCCCFF2F67596DFDD477AABF161969F5D3F6D65CB11697C91AEE3DAB4174F25511A9AD38AEF6F080C02C03660080859BD1C1963DC476F74312E260268981F838B942606B16D6FA5559CD9926B96004C09237BD850A1CB31124CD96DE20018927D81D33AAEEE1D9266EA89BEE3E4C39612E28920D59872C07844B9B4123A61F0BB88",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a225_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a225_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a225_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y12_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a193\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "09A1A6F04B1D991BCAE30A65C5F5486D1049BB4264CDC9D918F72E5BFF015EFACFED69154A6B793C3BDBFDA14D7853BF696A3E3A0E7FB2A31B63F5473E03290A454FDC14232A20EC981CEC5CACC34FD73DB30CA12C5FCEB3BBF2CFBB0616543FD3D711FA5A1CF449AF0FDAD4040908ACBA1B4F961B12D3CD961EC90000DDC67527EA82068054FA1C16C9AA602F8DA8237EDEF1321750C90E5049A5E94575F800EB581A002167E1D7E167EBCC223440FFA1F66855E8EDC3D577A835A66E8A4FCED405D88A1BE5B9EDFAD5D12F14CA2A6858DA0C06ABB2BA35E8D8E9AA362AD4CF0E7E7748EA196CE77F9B51DDCC65FC85DE24DFD724CACE879F595441AB91E715",
	mem_init2 => "F6081734D19A91BCBC835875926D92FC058CAA5BA798651259EB25522E0A562729A84715DAC6063AD2C53DE3EB8AB1D58E7D4C4403E06FE273AB692991AFA0E1A1550E116A412FB41809CAE67819643190F71C1A103E4CF834A5AFBBE7D8667687C7D43A2D2A420645596E47EF9972D9789C4B1761E21F2FB69B63DE6DA18C95F779DB7C312707A8F19FEBE9D35359AB4C5A3C6C35076061780F75BA0FBE9C10643008E49B3170135A49AF4F97413EC638BDA381F997F4D5F5817A624A7E7646CE0B50C7ACC1EFFF610161BCB7C4C07B3B4498504D89AA4F4956C2A45ADD0F5ADDCAEFAD71E8FF2E1F3B60E3D62306B2B3D802B6946970688488970A210F0096",
	mem_init1 => "8B1E1333ACAD20B075682EFFD2AD00399A8D49A842FEEF3D294F84FDAE466E8B6279299387EE589802295E458E0484D89FB174A4C25F2735F55C0C1A658A64595E8355754458FB1ADF5EEFE2F38FF7D5D8AEB73A75A1E2B5B91B242C29C86518881157F6D67E85CD3D0FD57FD5DB1729A3FBDCE57C45630678E5BDDF01048FB6AB0038F9F2E9B60AEBE665F4EF39435E2D9D38059C92E6498638CD94B20AAC289228C03B6A805227C53555603801CCF879D054F4CCBAD5416A1D53DFDC9D54485393655B1C09424A4DBBD897DCBD8365FC7ACCDEE7F748035CBD241299D67D0BDD43F11EC2AF26A79A5D9005E9C438CC3CAB1642D09CBAD21891E32366C2311B",
	mem_init0 => "78496521B0DE48A75AE1E40D79D4470274987535B3D440DDFF6553433B2D862ACC9AD4F3C0C0D5CBB48CE930D5F4FA0F722044D66D878B5339BAA0339D754755E9939F2BA51B502ACA59BD9023749EA0DCA4D00CEC03675E1DF2BE8167EDAB38A32F294EABF509348A5CE01204FA5160CDF258A0CE8B0C59F67D85808EE8FCC34DD13301663F9787B463B60B76D4748831D1F438D4166335B95937B7AFEDACFE391E9864A552B5CE3D98244BA3E6DB6CB2447BC68CF4CE68BEC1AB16A2473B57388CE82A6F83A991F818F7FE9717C5A33C6630465FD06A8FC39A8F87A9FCA69D0514F5CB4A3C57E01532CDFEFBEA997B125BAE5E3AC1DB11A13C5A01119AA24F",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a193_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a193_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a193_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y23_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a241\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "A9CF5BC323EEBF70B03CEE65E2DE3B8AAF7A3515EAAB4CFE3B347C470C0ADBB4C9E377B9FA44E0F39F38F81861D2A0FA1F22050A9EDDA5D707393DE0B1C8EB8889A974BD9697EA54C6230126D5619EC7E144C7F0CCCD65B0EF05C0310E41C20629D59FA131EF0C5C858765A2EAB9402124E2C159D623C3A3B666078C8D0CAD60AEAF508218E8E742BE16FF41906480F2E3162CBA884EE2B7E7AEFF44ECC5156FA1299E81366FC64AC453DBEAD124786C7C2C10D15775800D96ACC1E9C530AFF7082D9FF8213E83BDA8FBAF7F4E9164725FFAC211E2966690F18982B2BB70F14F4ABC626E3D1E9A39FBE76DBC2D72CF274EB3866C2F3888DA3747BDDD09177A60",
	mem_init2 => "07D316B04155A723D8DE4E2E004D32EF165586712F6ECA684BAB7E78B2BEE48EB638621EB1829B7D25E871F6E86C1B51D92E1609195DCFB28FA95EA376A762AB0E0EA9BA751F160228F84908F3CE6BC7CA0CC9B7E91E4BE2B15D70114E8316C6057ECBDA2FA7B19EFE6C912FCA5331C856998548A42DB94C27BF9750BD0B02F12638C75E09E2D0314B8C91F0EA1652D1EF2BA4CE7AFEB9B5E3130CDDD7DF494E52FEB3FB00A12B31DED8A7635E5639058A2BE4D5B2B73633ACBC5A88F1B84505CC0B0EBB311BDBC5A199678B91D31DD903F8474DE46C41D229240AA56E7E62FD9366B7BB968BBC9B7F32D61D979520059E9A9523A36E955F5F9A8EA8BC2D8963",
	mem_init1 => "90FBB0BE70DCC816DE1555AA69E8ED01486093206380A5743935706728F8DE5149E38BC6549610CFB16428A7D1EF0307DEC3A435EA4236B923959216647CDC5A353DD927E1423ECB49463B1ADF5DE2440B46D85E58D244B529ADBD4FF1B5E461215B317ACC3A96AB9763F0888B25FE437D6E3762AABF47F93251959836BD9311FD2EB0BB7B899CA41C1A6FB06D9D3F0D20938C782D1A9AE3AAE5800BD9BF7E2FAD91DBE9766F796DD9674542E48E53E8FF1776C31155173B8474475F6BE3B205C479C5D98549EE42618ADB22E63C260E119F80CF253C498876FD2E8BE269E24A9F1B09C1EB88CFC8357A51251B15C4BF21A23DD0F04C0218DD7B9483658BBEFE",
	mem_init0 => "A7C30DE5BF0F369010CE5E22F403A1D023AD907F0E343690433C0D1E1D12F5475395EA36D57543CDA436B6A18497487F25311657FDF0682272086FD0AEFB45413855FCF80574CE22D09E65E40E14DF8586A07301B58EF1D39E6145807CDAA161FF238649FFDD86661FC0E94C3BF8621C19A4D72910C0C13580BD8AA061BDF3235CC484FE027DA12AF8ED15B18C0E42930C890EE12B40AA36D0ECA2717C7DC9BB320C329B88F75AA0C424CF9568B1041339B03F21C3F8DA7208369610785EE49CAF30509D2F31118F6E27B2A409FE81A0AC9D18D4ACC91A43E832CC7040BE0213347D4A434597BD6A6BAEC40E04B784522CDD2B720FBF76ABC787AC793F870DEA",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a241_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a241_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a241_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y19_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a209\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "88EBA330AB639CF978EE74EB0BA35C41382924C4DF8528145D1D309BBDC0E74B975EEE0F538526312DC75E012325C2183CF83432A2A0FC78113E0F3094003744801F75D124B9A17978C686BB18690804E77F6DFF92061017D817FF3FF8DE9F7561EA03961F007C48E148B1CBB86BA08FCC78CC5F5158FD4427E7751FEF11255FDDB2DE9DE2652ABC03F97F8537C898F7365FA57916281DBB739428DD910BB2550634D3841121F05CA0F1EE1BC8A56745F0B05A453D568F50383507D709814EC62C8FBC62EC805841559D8B80F0E3BB8B8731F708247F7316A9E9865E38112AAC2EAB9BC2DF194E1DD50EF908EB3696D66455D822DED1C7707139D6F8C4E5CC63",
	mem_init2 => "83D872EDA5B1F7125AE6FC80CCD9FCFF598059E1060A7EED155C5A4B71D4DB0AE265E92C0A57D6CC82D7347B9A9987D7F7C1B98067541143D0EB6F61536AAF1359845C6990F2399272733C351B165518CB6DB0DB57717673EA8834E0D3882AFF36AAC3D186A31193B61A7379FD9B5F0414AC1B6BD2F8CB271EE75F09BC7C50BCB4FEE1D73B68C022123BD532FBD14F82D2B6950D00B86423FEB8D366D48CC7C8DAA9C1A5483F5D57D1442BE378922FCF23C891745FEBDB85C7FC9F466F8661E571E65E41831C1C578717006F4E26AFE7F565B3125663D029B6F9FD7F6EB932356DD69CD78861A4551DF5D7B7309F24251C039C851F95D1FED8966BB1226B8788",
	mem_init1 => "AA6EDEB171F8EB8186D9B7438BC0B8100788C06FAB1134CCBEB5922E3468B3D00800AC935A0137326F65C29CA35ECB044B5EC77CFA149A108B19AC2C29DA8B63355C28DC2F4E467C87C3C1C5B4293F2B1E9B34B0F55A5DF19AA30055D9D47C7D26B0F99BB8F990FCF1F47C3B9D052F1841054AE5172549F368E990E1A93F034F22746591DB9827FE9F34633323037394E0446245D203420ADD59A9CD6245D53ACBD4D6AF2A66B4AE9DD6EDF022DA87E54AA139ED2AAD5F599AF702A01B4473D1680864766557BE4BAB437B23A4705B2CFD8FC4700150AD3D0930A50C55A8390E27C4BF0D5BEFE92FAE34AE142D0B92CCA9A8B0F80880A5BAEA084384A7EC1AC6",
	mem_init0 => "8155863341CA1FA0C56EDE5850FBD498902A389762B67FDB2E6412DD5599ACD5CA55F9C1D321DF76D69AFEB663040E813FD46781C3697362E7D455385844500CA66ECE87BBFB20CC87B387CD2ECAD8CD07CB56D8F77A3E5F09CEB654E8D399AF9F210F5FA998BE4312FE6BB2BB06B16506F5F1345D8ABAE7086E0CB80187F71D37801A2B2ED068D80A0E4A9EC39BC7139E3833FF0250C709C2022884843C249559ED76DBC013C61CC0494CC4C1B7EBB1924C6F272CE90571C052A4E18D2F628021D04817839519E7AABAFE5F39C558CA2E3F65B6BBAFBA04FB7668CEE1D636B3021299821AD3C8737DADC70C82FCCC83692E9C9D832EB9F8DB093A5773A3A64D",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a209_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a209_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a209_PORTADATAOUT_bus\);

-- Location: MLABCELL_X47_Y23_N30
\aud_mono~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~46_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a241~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a209~portadataout\ & ( 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a193~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ 
-- & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a225~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a241~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a209~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a193~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a225~portadataout\)))) 
-- # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a241~portadataout\ & 
-- ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a209~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a193~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a225~portadataout\)))) 
-- # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a241~portadataout\ & 
-- ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a209~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a193~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a225~portadataout\)))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100000001111100011100110100111101000011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a225~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a193~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a241~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a209~portadataout\,
	combout => \aud_mono~46_combout\);

-- Location: LABCELL_X42_Y25_N45
\aud_mono~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~49_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( \aud_mono~46_combout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3)) # (\aud_mono~47_combout\) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( \aud_mono~46_combout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3)) # (\aud_mono~48_combout\) ) ) ) # ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( !\aud_mono~46_combout\ & ( (\aud_mono~47_combout\ & !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3)) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( !\aud_mono~46_combout\ & ( (\aud_mono~48_combout\ & !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000010101010000000000001111111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_aud_mono~47_combout\,
	datac => \ALT_INV_aud_mono~48_combout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(3),
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	dataf => \ALT_INV_aud_mono~46_combout\,
	combout => \aud_mono~49_combout\);

-- Location: LABCELL_X37_Y29_N30
\aud_mono~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~50_combout\ = ( \aud_mono[12]~5_combout\ & ( \aud_mono~49_combout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & (\aud_mono~45_combout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & 
-- ((\aud_mono~44_combout\))) ) ) ) # ( !\aud_mono[12]~5_combout\ & ( \aud_mono~49_combout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4)) # (\aud_mono~44_combout\) ) ) ) # ( \aud_mono[12]~5_combout\ & ( !\aud_mono~49_combout\ & 
-- ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & (\aud_mono~45_combout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & ((\aud_mono~44_combout\))) ) ) ) # ( !\aud_mono[12]~5_combout\ & ( 
-- !\aud_mono~49_combout\ & ( (\aud_mono~44_combout\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111001100110000111111111111000011110011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_aud_mono~45_combout\,
	datac => \ALT_INV_aud_mono~44_combout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(4),
	datae => \ALT_INV_aud_mono[12]~5_combout\,
	dataf => \ALT_INV_aud_mono~49_combout\,
	combout => \aud_mono~50_combout\);

-- Location: FF_X37_Y29_N32
\aud_mono[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \aud_mono~50_combout\,
	sclr => \sw[8]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => aud_mono(17));

-- Location: FF_X36_Y29_N59
\sound|da_data_out[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	asdata => aud_mono(17),
	sload => VCC,
	ena => \sound|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sound|da_data_out\(17));

-- Location: M10K_X26_Y27_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a231\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "4BC39864A9B7088E6FD6F3F1F9656AC5114E2D34C5C31AAE3E76EDCBF75085BB0018C6C776355E6F173B5DAF03BC4DE87FD6447B43892F8EF6B42C65E540059EB4F738D47A41051FC2380CEF250233A598C6508948842C175C062AA33E08D17ECCBB9E8398439A20040D96AD130F374F66BA3505C437547FB1DA152F264EDC0B3DD1617700729E231D9B9C8B863E6EB48057D0100AF9E945941C3C62428B8A44B6E1A09C876B6E23DD1E0347F4CC5FEBEC4CB3F2EA473522B6EF299131464B648D74B812DE1AA92102E855E9389CBA98EBE448F8043906056ECEBA96771F4B2E18B9B289425FADF00A3A0DD9B9716CFF04EC098EF7D9740329B1DD316A5A1640",
	mem_init2 => "47BCC92FB60A5B13F599E52D3DE83B152657879523C25C95A1C5916DD4BB2FB7468A3DF350B451C09F7646F2D8C03686A2FAE7EBADF4100E4899C4C726D2134DAE83BD117BFB29B83CDD18A9E6E3F91F10E28262A796BC270877EF2C600786ABA8CFABE5F73E14FC55B1D27C8BA50B14EC273E9B2DF425C44BE424547C60744CD0732A2CF99FD314E3A599FECC0CEC6A7F167A2F83663DFFA13C7E583856A4C6ABE6D8ABC2FBF6E7B562F065F6C71224F8D99D04C6BB90879D61DBC26BBF7D094AC591940E968820C7ACD4AF5056EB77D28CE6924E34770C8F44812649EF0857EBC4CB53D268F7208530619B827358BE28158D3C1ABD58D9F2AE6C48829E9CD7",
	mem_init1 => "ED3BC3139C6EA8D6E4D358AC43D915686C7DE1A20FB7B9B25D6A0A31E1F7C68CDD52CA9912CD64CD8564845B5602C48D2876D358D41DF4D0818FA1B335958C3AF05F9B8850A7F089978CCC99B41E147E937EFB5C457F642F76F673E41E944F6BD1D91BE3BB80DCAAB12D5923583F93DAC10DE0AA3B6A187B834122A8A8C03B87D0A28A54F3A81FDA8140CE591DE832D42A9D6A5A4B4030682D39E2BC89699B3FF3DD28FA18940CB5283D5F7F2968821F9F0CFE9289EE2271D7DD4C02A7C6F68D90EF57778AD171FDA2130D3E25AF9BAD113B5DBDB4E4A022829F453BFF2A94047F9B0EA1DEEB5907F4D7A6A58F60C446622274F7EAE94079A181AC0C6456F0CD",
	mem_init0 => "975EE78E2E2A385B7ABB47028CB57CFAE44BFE7CADE51FA00B4A58574C5A089417E447C83EAD8BE22D606FE89CB426DBB0FC520EC86425B8DEBAB4099D211831704A47EDBD2604EA2182A1EFCD0FD74EA404EB0E8895A34D4496EAE6CF5103E0D225677796DE9D3B67051AAF0B937B75C0E4C4B2C6BC504A7432C87EF9FB8CA5174981101272374A00A4BB2E6AAAC0CAAFD98FCBCC9F5B927730D3A4D52A750150FDE5767FB2F77C29CC07180CAD1EB53BB66ECF25F5FB8132BE3B816E39CEE7EB5FDCB1F20A2DD326A706AF29C21ABE1CE7CF2852C9CD05BA57514550E01CE819E278A8117B417565A37D332B2E5A3BF120DB439627D72FC40A45FFB38F2DC0",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a231_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a231_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a231_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y20_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a215\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "42DADBB7AC3B7C93860236A3AA8D33C5D770E0BB15A2B7EDB5506B9E41D9D6E010665FF2CC9716C380D75934DA7736237C9F44E033EED375BC9CDDDE3592E8B18251D1E79BDF7119B73303B416CA386C3EFE18B01F0F93EA41011F6C6C03C708456A5A39A74A3FEC2B9ABA8F09584FA7A9533B524C75A7D68042C546B34F455D0E7AA96BF179392C30E197C575BE74D4557F7D2AB0622BE716DE9F076B0DC524E294C5F9BFF861BEBE9FE55A668B2B60E44FD37593EF52372157379F6A2A3AD0408F289E880A1E2B66F4C1A410BF34D51CA5A2D2757FF6347B254033F58AAC9AF55410BC8ADE887D788E0B9D1F6237C06A447AD973B82BFD7207ED388327DB3B",
	mem_init2 => "8BE071B1015DC17B0063D146637CBD4FCD975B36951A0745771EA79F9C343C4A8112DFF1B5C25E02EB82BF753529AE29FB88D3981BCD163322B0426FB5A63C21270FB734C5A95A6CAE0DF7DB3A4BEAA381C50CD10092FEA76AB870028B835274F2464922DEAB6963019F168705AAD3B7F18768C53DB0A0E0B80FEDF5B9EB0C714463FE0A0250D3E3A557568F9C18BDBCEC1695534ECCF9D52481A79C257079573CBD8D9DC51076F2C9563F06956604179F8605434706055D744BAC6C0C337D0FDE114028787201A8FAA83362BDA5F49B652FDDBF6B120A6B228CD76F716D8546FC283CE3EB20D3553E92C6A6C0044815C2DA646E62086489EBAE7A6198F9083F",
	mem_init1 => "A4A39D18F9CDF83EDE991A285F4F9ABBCAC39F9DBEBE2D6B6C2D4A9EF46BD3B62DCAA2CB29F511ACD296E611A7369A3BEE8B4A2F785C0DAD27450099153481E6422EEDA889EE9AC8C92C9FE594403BBC03F46AC6A40B546A7E3A18218EE8F1F5B9D7062146EBF700BD4AA7B0131E67804A0425B24BBB8CE42333E49E1C5E1593F58DD6070E5D8499A5DF257E7C0BF7AB29629C79BC185806094EE77CAFF838FFAEF5E564900BDC4EF59145587CD54D97065F6DA571F7B549361B7B2B4B4DB391C6BBEFC9B5549FAC5B6CD9D10ED8C914BB6B556208F8438231767DF92F6132B7BA12C78B5AC95EE33D6D0C1BCD2353AAA335E1F1F26F053F7250BE7BD80C6945",
	mem_init0 => "90AA37718358BCBA95C4EAB37BF47A3F3A446CF4B93984ED86DCB9EE9AFEFA77B18BC86612787605A868A0191AE9DAAB18695555794B26A15162593762F84AA3EFFE192B985C55942A08F2106970C8752A8869D0979737281208D4C7CD8915EC81F44C8DF3723ACB3BC7465461953CA2382D06BD3352CC7BB07203D268EED6DD5ED31EE74F744F160E991DC77A64B28E45FEF377674DF459F943AA750EDFEFD2E364955161A904085F88D87772C2659D94B94975573252B1BBEB62D836761A0D317D4D778EAD2BED71D61D32FFA4B412F8AD243B2F9390FC2B3D84883ACE9A53160A216BEA2FCAC7F484E151346E970E0A4EB0464E09A4ADC3AADF5176F88879",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a215_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a215_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a215_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y20_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a247\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "05528780B561D8D328F520748E6D0D773A0675534627441A323F303423AE7E873433CC26F5F45519F66D4489F3C3CD1660030A7A93070C00766AA89A6991D081430777BC2C934398AAA15F64650EF0DD4A1DA931EBA3A6BEFD223F038C2712D2EADC39323F982299B305BDC79ABA1F6EE7DC4D1102501E62FEA2B5C9FE4D5122B6FDED4C8F0B99754A5D3D5731FC6D29D4A4E9085961F93DF8A3665854BB734A5E879CE8AE0501AD2D276BFFAC5B772DD71F40837A8F352953FC4CBEB8AE2BA6927D12B4CAC49C2C1D67D936FF5EE5A3491DBB604B52453C57CC1C297FB68D0ACD7A3C9BCED680EAFF9DE9849AE29B3ABD210E4846AACE04933AA03AF87E85D2",
	mem_init2 => "F6FB257ADD9F1EF6995D8BCB1699E698D21164CBF6B1D44405C5BF3C243BCB6990DE18916341D55A18E9B88551BD1DC050C62622E4A70CA7137441E3DA28F27ADADE3A9ABDA00681E74FED2790286625BB1350D7AA2FAED3E46446C0A15EFC36B224687F257561D9FE17E6228934AF7B606DB5D12EDC38AEE6E4120E5EBA4E09B1ACE18505D492D8206AB632C9F19B58BB8FCA5CE8124D9E9ED89912EC9812FE6D9D76154982942A72D7D5CE9AE41F50B2CDDF61A8CF822C2B35EA55F2EFF11AB596C6B406190745B8FBB27C95D1D0078E76536F5CEA28D5255001960A6AF99AF058E0FF3A38B38A791EF4596BF828A3A597B78CFFBC67639BDE62585CE3D8CF",
	mem_init1 => "C7FDC1C469A57DC44C44F7F0A5E4E0445EAD4AFC6307B3A8F5FF514A8661F65A25F593D93A8BAF432CF6C864FA91BBEA41B16286EA477623036A7C28B9F1187D381DF12D37B6F1203D50AFADE6AA32B34B1176B385D5D3764AC127FA4D5EE6E84D4B6EEC0C6535B600A27733AF39BB18E13F377028C038A4D08F70E80C8287835A8A6762088B73C23802B874A68C6F7FA141BBCAA6A0B6E33C6A285AF0ED990877E7876D6041CC34F646F43C3AC0F82FDFF1A7982365C270CB30297BAAB97C10D96A8912FCDF6F4E768966A26720911DBA8829928614382686846BD2C553D1F61198CB245AC6AF6C4633D0E39BA244B9A6FAFE6869D0C737529A5DAD67930335",
	mem_init0 => "1FC7F73C234F841E9AEE71FBBBC6DF22B10BABC420453519CF2CA3B36D2F6B590E5CF1D8D117FA990FA0DDEC7258EB134F09EA3B8D6DABC16547AC8F6225A2344398581BD16E0048A2415E8A0A6BDB66B3ACE4256499EC8C6927EF155A51DDCD0A0EA07547BCC57915A4801E07A41FEE059C8BDF669491B7F08761E37D7598E0354C2D1386469C770B0516AAADB2459A8843215037314CA5B87EC8680277E4CC76D272850C2B96F282F314AA4EDF31A1739D18F950BDEA3B87BCF5F4BA356E52086E40730238C58CF911674E355E98E44683EEA14A3BA49536230EA07A0CE2783F9648CF4AFDEDB633BA5980F47958F7624FEB28B6A756F0BF4C337612621D1A",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a247_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a247_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a247_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y14_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a199\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "C2B3430D6D99752A5F19D5C60F82D65A7B3AA097B1144C4DC08AFB6681F2710937DA164886567E7257C34D2C5D8A324F0012F56505952CFD15D07DB763B1EFE85D5621DBFE94467ABCD3EA2EC306418152F14258C03D0ED3765FA23724D3D1B809B62C1D023E8B87B3CB376D6EC60AA2D07B7D98DF9503DBBF79F4FC36BBC9D25D16BDA2BB5EDF877DF7231A5B46FD912FE906816D842C04D9605AFE6CBF84B2EF50CECB3B6897D29AF1DEDA27E2FB3684901ED5F781589B8EDA3450AD6E4970BA9C5A94FDCF4B948C0D7B9C12441437C4D0FC068DBCE398209D43AFC9F29009FED3A6089823C0D6BC1B02D04AA89E417C4891A2962AF5CD2EC74F18D833BF89",
	mem_init2 => "20FA83BD078607CD069160368530F5133703DEBC5F91F3D00146801DEE3866DE703EB1A31F0BF394D955DBEE366F595016F9B8C8999E25B8267D3909EEBB6E1BF15717C982A269702121A1CD9F710D04FFB209D4346922BC8C1C006DB3F6038815C9A595120F0AD19D5B1945A98AD54DA4A38E8457CA2C5EA4B287A6C9DC5CDCFE4C92512F6C01C6097D70B647BB12480CF3633A250C4242DE264E6748BF3C3A8ECD2690F41DAA3356FBDE82043BE247908F230E7FFAE8EF01C82087A1D344CED4B3604E1D7C736EC1A97CE867412436F8021307D3B696CC8DFBA0DC33CFEA2A98BB95D09C790592412C43928EDEEBD3C20F8597FB5286A57EF782F397FF8C4B",
	mem_init1 => "FE35192A0035D9D155488F38DB5DEFB5FAD3BEFD985C5396AEE8B636E1B530B48B8B2677116E806E786D5BDD308BB78DA12C3213F40CB0CF3880488B7E239AC849E62E0C5D697DA757D345D7FE50A4D392B142F237731E0AF2D841B3893B32A82475F28AAA48CA6C75EAEB3E80F25B2AD65F865C44180DCA7B3B845503539A2951FB7F2B5680442AC2CE328B164050D8FFDD6363022439BE4B130540803B8CB2DA1B40909BF4FEF314AD6E4694D62D33BFA96FE90CB8B63713C1A8FE95D4BAEED3DD1BB1C2E981F355E956BF5E5A51C9E6B2DA720F9BF8B614C39BC8D44EC092290A026F73E6F0414588973AEB224C40EC35823B6FAED41719CE41D0EBD754C6",
	mem_init0 => "39BCDE364D9357BE35A89C3558B224BCF7237490205948B6D3D0F72BDC11F2412014B4FF95522EAAC16F4892A5A3191C43E548132AE10ACA3E51B0C4F8BF123E49F90C58EDAEB723C6FC7FAB3B4B0C13BAB1923FED40BD3F8BB8BEA9D37C4BC3148B93C43AF6322EA52808D612E122FA1BD1661AA166045A7F28E18A91B7B850ABC7FC2F0A1E51C4B6164CC0C50AE6CA9207A9B8224B86740CA0BCE1231780CC49108FB4A24072C91F69987A98DD2BC116536F2F3C6F167A68637A8427729CBA44949DF97B53DE8E3FC3B406D7579A78B160D319A17BB83C4CDF2C5B549BEB2574A49BB6FB9BEC5584B465343C7F7D54D2D322340C4B1672CE7DC9F22B0091FD",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a199_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a199_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a199_PORTADATAOUT_bus\);

-- Location: MLABCELL_X34_Y25_N24
\aud_mono~76\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~76_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a247~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a199~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a231~portadataout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a215~portadataout\)))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a247~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a199~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a231~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a215~portadataout\ & !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)))) ) ) ) # ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a247~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a199~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a231~portadataout\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a215~portadataout\)))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a247~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a199~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a231~portadataout\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a215~portadataout\ & !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100010000001010111011110101111001000101010111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a231~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a215~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a247~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a199~portadataout\,
	combout => \aud_mono~76_combout\);

-- Location: M10K_X69_Y28_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "176E82E85960CD0A89235979BDEF5AD8EBC41F8F22061D5C312B9E9850F84964E9943BFA733BCA91B0BF038D548B6830462F7AA4C132DD7C19C72E3B93054E025A485FD796354891647A89F686520346D389292D3DB3192769ADC5CE516DC78D92A5A405DCA8A53B1E90862CBF2C212D3AD202F35CF8AF76F1F8BD73AD2581B9F702F4B9D75959F03CD318A737D9A2F25B57691E79209540C5C9513999479ADD4005E3EC0BCFDC32A58ABCAC430F3E56AE68BB232F856775060E4894756259DB912480A84F9FC34F8977F48E5EAF0B7B953353CDEEFEB3A0FDA0A280EBA53607D28C9DFD3AF422F7DA3396FDEFF3EC0FC8ECEFAEE47F82D1FCAEAE4E1F73425C",
	mem_init2 => "B7C819988D24F48B38D64DEEA4D53D6B1EF95D7639DA15584A1B3685BC401D9B14C143330A64EC1C6D70438030ED33A79141362AD80AE179B25AF2D0FCD69650D3F770F44023CD703AB575816BB0119D0C47DABC6C8526A0F8C2ED8810068077AD63FC8E6A4E89AE9A561F1E69E844369286222D604E75B359970BD5A6E7F3492C0D1C3E9C8A1298F07597F34FBE9F8DBFD6329222A333D0684F64D29B3BAA328183A6EE8D38C04D889E657B17B4F23472095728CDEAC9A8F36DD62D4179F8D6AE746AE272E3AE0E4A8816F4321BFFA1AFB31F9F13F4050CD17C24C11B19592B6196A9DDCFCFBA1FC5CB2F3AB81B96B24558068777734E6FBED894D723F9D17C",
	mem_init1 => "E6ABA5989A2932FB3CD642203505C1738CBBB07E0BF37CABCA051BD059184CE568E5124CDD63BD1081A538AD284D0082B8AC1F43516EB63DB5F82E61AAF299A778FD3D55A9A83D2C5FD5B0FF9BC3392DEDFEEC7519ED562EFD8AD17D465EF8E1213DF39D2548578159367476E62391623637EE35529CBE54A67ACFD87DC8FA12C33F8AF3BEAAE747BE43F60B232D50FB2DB29818B3088A66C0CE87EE2619D1A5E651E408C11526F32ACD48532540AB2D1CC68EEFB2E2D066242EECF0BB918590E0E90104F678948D12F7712B9A8D83F142F657FE7981462C8E2D8A619F6FA59FA4C9AC0F2FBDEDB6E847F2C123DDDE733450B98E9C059AEAFE407A68D58347C4",
	mem_init0 => "71968B0FA73BC0A7B0418197BCDF2B6E3920DBE7948DBAB9D05C68588E52C492106F8B15E988185B5B9B495C588EDCDE36AB47F8302A019AACBBF8FCCACA1C74CDA916884449E03562E36272762EC921E03FE2FAF8733BF96CAB7B34B4962D3D3A7F3D8215DD2AE172A44F8D709894707AB77BD986D2F1D09E8FE801833D4350E0B8750FFAE0A28E1669871F3FAC9A21FD7C2D97BC746D9FF61F2E71466D20F2B1B7C43E876B365F3543ED53BDB554252AF87187517575B26F60FA2B2806D8EA902631EBC9C192E7E948F371CEFA71CA03F9C8CA639B178AE2AF065D574F8CA6B4C74FB25084AEA42B6D5A4ED0BCCB8BF15B91E8E79119E0BA0561BE9173C442",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y40_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "A409DDFC335C7E4D061384850F1DEB11377546EA37E486BE6201631A1072883733D793DD7EA8BAD16F29A7C8E22D8B6FFFED02D46658332CA29E9731CA85715A9798CE373FC57379DC43E560C0EB1D89F6CA5A808A566DCBFB3442DCF8284086ED7CA72D9E5AD599509E542E90B80CF869904C109865D249E94E2CFFF41C89FD34DE3575395A4069056F6B983307EE9948F8BF97D2C6482181780BE4FF229D8AF8082C3DDEA000126C611DED4FB36D094F66925071F835CE0F2EE38E8D4587B0814969F414AB079BAF3C3D5810B44D29D566C1C67A3DE51C80022C7DFA1C3FD7ADBB8C328153A00C3C943B5D7DF971A6C50C3A910F3FEEBAB617546E58B7CE03",
	mem_init2 => "36E7B0A28A5EDEE80735822A664C6F4516FA39D80E606A96FD895F7AF9D9A3EA3E1EBD8134FD7B4F62C65E63E0006DA18FD91B4206968CD6660A7F48F015F0C91E0C5DE715B81AF075284BE03E8659FB569C3A8B9D438E5DA6242B2216CA497E9D53054EE919AB8DD1E3F154466EA909298C65809659E868A586EB0A02850BF57EFA1A8166CBA9342D28BDAF40072F248309D4B80599D3CB6B1A9AE5287DC8CA8326D7FB304D6A80865A06ABF428DEB011B1817395F935CF46CCB2B885871D504AA177E2FC9CDFCA7BED3F34A5F721285C6B350B5E2619E79E4ED8456F67F61B9C1C2C5803594F6BD5DC92A1FE8219BF63002789F263702CDC250D98C7BF3308",
	mem_init1 => "F06B18FFA09A6ED84CE934E804E3B748A48D4653B86F1C5CD4DF4B32024B21EBCA216DE67D95DB2962D9F29E5E706B07E5EAABB0216FDD67B1CFEB8DD34592658D44E5E2698BD27702CDCB49554DBF14E2D7FFF2700C73F1718D4B18C7CEED41C9E20C48126F4354668C95DF31C2EDBE48A8628A584EB237AC85827BF2B009BCABD493819A0CE801DA0007A841C18BFD84E3526C2F9661D17830A02AAF78753A74AA92C24AD392DCB30FB7990E15F73C748BB0925A31E90A6D107D22A0FE7831F4197914D40AB43F348F16DD8B250A360CC4BE90197481EB85FF9D12034830F702D01DB386BC9D5F084E04D358CE6660222A399A63B1CF07990A193B21AB9CE7",
	mem_init0 => "444D109F1CB3AB41F272C038E11592A1B8896CC27DA4B8C3D72F0F1B4A108554B085CB1651AB7002132F2899ACF4A4A2D8017549A7AECABFFE4CE0F53CC8B3243F690CCC386FF500B6EBB009F91200BFC09F27BD4342400D647B2D4DD8D7E0AC7744FDFEFEAB5B71878A2ADF5EA1B8D60EE69EE2A859190DE1912D6E26EBBEE61D24C0FE4D6A6005038280A44144A8755FA7079B8B2EC4476541B383E57D7E52F1BB2D3F7669826F104D3358E8ABF194914DC13A68CD2EDB69A0158E3320857F5951D9C0C48C255C8F32AB1E7AA59323663A3C74A4399600D47E407D6F4F957B66B81C26EFE9529BA97D8806F50D373060D715F9463010BE805A3D3253D76896",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y28_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "1C19D9E454B6131BCC3C10929821CDF5CDA5C5DBEAA352C313F3DDBA0C9D6583FAD24E78BBCFF3D6CE0379E46EDAFD87045C88D896622278678A5DDE7752150F0454F334139E19141314B9C2CBD2726DAC6A3C6A0FD04C5BFEF769A4C51BFEEA602D2D76D90D7B941016694EC97B72287FC701DBCBE9E2AD4A7851B3B0D7436F700A0EFEAEF72D93473298489FDE45BC5B7E0C857F993E56755DC7B2155259BD551285EE8D083E210153CA0DBA236A2DD4AB681382D05FCDB539C56791E2EEFA524FF3AC7820A6290FB768E53351271404B5FE54AD297C698D576CB50093155CE99F359AFCD8A75BBB967519DD5F23217FA3DAA6A0388AF34FDD1338ADE06517",
	mem_init2 => "6DD8389B1A5A6613B15B6B262DB46D063885595DB24B37F937E8EF69AF8541774F21BA2E7218FFB3F94F08785E8E49F8806C24554FD9DCFED135F1287232A3757AE0C772C26E035DBC9CC5CB6494A97D2064F3B8308F782A2A7D018DEF2074B8EFEF68022ACED50903BF800390BE6148E350AA7A323A800D8858E4F50A3122B7CBA5D02F9A5BBE51B51E16BB0AA4792F5ECB4C4B5ED96BEEF7652EF1B27330491BF12F83BA8C07D2764DCD806B8E82994F7303295D46F4B54AFE030D00EE2D9E8ED59E060D99EB22553608DDC534D480F40611709E1A7E310E9444781B164D4F547B81DCD45ED6F7AC3687E754B94D5E072B7DAC4C95801BDB58882A473014D5",
	mem_init1 => "655258341F2F7121A10C7EB56502AB110B72736F7C61BAE997209BF71850CA167081364FA331B6FB4DCC3C85F3110890D08591113F0A8D716007B280F338F46C27279B76BF4DDBC0DC51FE01D4D01BA0A81E0DF59E7A0A7D8ADB66F392024B2F1D0E9C2EDADAA735809A7E6D7A51D8DFF1EAA81695FBDED468C705C98E494C27EE4185A2BFB8B0CE5D00C87096CDCD2A5C068FD83CE95744B7BF92E05EF72462B488487E093B6C547D5C087D0F114E1F2B9E19C708061D34455625C41B1DE8D0FD0C00D51CB2B7455FC49A5F33EA63D08244D129ECF7A7B591B9DF99746A2DE998DA50BAB0B5C40BE5393C46E98BF17432193BB110E43EA8FE05047FEE7D0178",
	mem_init0 => "3A5C9D3648FE436BB4E55EC3BDF994CDEBF00CA618E443E85AA7F6C9F68CB43B99DD56CD6CE2E1BF86F8E12977BB7841C81BC004AD80E20A4995CDC1BFFC19082C534C9C8B0122B0D5EA0D025AE787D72D0E07DB4622D838FD32CEF9B0FF6B94F0E102007B12B83D4932544F0D89B64593E4A902B198DCE335A6D6C173AC0D06CA01987E3D4DFB45B90098C39BF90D9A1C5B3BD84805DF3E670B33E950065C3E9FEFBF8AE3D297A04CAA7EBC6347CDFEDE52E415C92293AF72BFCD8FA196388DDB431605E533EACF1F1FAFA523515C9B3ABA2F66F97E94378AF768FE1418F60265CB5DF61B09E2F61C11653DF20F073EF390B2446CE9D6C59503D0D66884588A",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y32_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "9AF77592B52CFD26D3542D43D88F0A5EAABFBFE82410994B4C9A6AFF19695AE98F37439AD64CE6178AB69F8A4AE672470A452CF728299C099F914B993F942A3B2668956B8FD5EE033738987D5BBEFF844E570C09F6A808F30CAE68574EA57F394A1CB9612DF8CB2B798A6613DCC9F04FAE8351F20BAA01B137E2F372CECCFD375378022FCD94E7A04F9E27B998D1410A659A1F3CE3EB5E8874E030568E59DBFD56F7E2E872B8EE8BA18613C16283549FAE8CCB68F15E2CD20322D7F92D16614530BEAE408F9CE412519B94EF93C24A4DB8478189409800D993C3AE134805FD8A8746BB388D3AA41F14A99260B1068A4ED9A9DE9BBD109233A439CA12BBF43131",
	mem_init2 => "3871344DAF4A1D42107B58A8C3403FACD006FEEBA515CDA7E9DDFC94A8D448331418B4AEDC5E414943C3C2500E86855166B041CFE2CC8485CDBEB7C9B340B62A6169027BF01951585C128CF5A7EC8499C2703FF1CA64898618C4E7CE5452519FB103169D6C1B15C6C5245C619D32DF6AF9ADED014A6253D908D6DEFBCB5EABF65CF38CF8095D0C50F17D46FB5F96E398B955B4805F915883B5C0C3AEACC0E94FE3BC1A7AF748E0F046B808C38C9AB67167C0F3BB37C6A99F0DB3E771DE44CE91C7CC9E2FA90EE3939072ED99FD76B0A99F13DD681B7D4F667FCFD474676823FC453EEBAA83ECD14B3A7F6A3822F6612D5606EAEE45FB3574FA605A4A3F214F08",
	mem_init1 => "588F74B47014F2ED2DE7C7F40631ECB056D200238136A852FFDEBC58331C249A0549FA20E71DDC40E3A9FCEADCC220C721B77B146D0B48BB9EDF7732D8983434D8AC4127E23664DD07D79A3CFB90F1091FA779D55CEA19EC24384343575D7A67874E0993BACCFC9E6387307901855BBE7A47977D1D21DC5DD5669D5EF0D20AAE8CD92EADB40E833D8055661C8EA77890E6735A9CA0C79D822F146804E47F3CFFDD565C4D850D9F7D38C58357A3D7EDEA503DE18F42392CAE1E36003C0433CAE6B02E6FDF5ACDFB555CBB6247647A0C84B2A1ED1A6A79E65C67203D7C308E857F44596C5D6403EC2777481C026B1F35FF9E7D6463E7A52D14C784743734A74C74",
	mem_init0 => "0003C7EC433A04875E73EB9C2A3AF73515DD6D54F4A293C729E57250DF25375C8EF106E14B12787C623AF95CDF4C665F0B33C3A238D2A9B7E2341750D87A336BD08F02A37BA4585884796BE4D2019C8656A591F6987095E0AB488B6C882A547E5E641F48F2F3384EA362A23F56064ADF831280B31DC3EDDC87EEFF287A343384AC66D845E3EEBB4D965BF22B1F00C60F34AF8AA4798D2459BA535AA8C2E12DC7F8AF7664A13A03A01EA3F959EC6C0CDF98A21F30C7C9D22E711B08C1524D4159AE98B2BD91C7B9716F61758B99296A2F6C2D98CE57D55EB08E142E683362247C870E7E6B2C5C2C9307BFD3BC29B7646F1C271A7631853CBFF879AC2FAC074CD3",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71_PORTADATAOUT_bus\);

-- Location: LABCELL_X42_Y30_N51
\aud_mono~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~77_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119~portadataout\)))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119~portadataout\)))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87~portadataout\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119~portadataout\)))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119~portadataout\))))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000111010100100101011110100010101001111111001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a87~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a119~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a103~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a71~portadataout\,
	combout => \aud_mono~77_combout\);

-- Location: M10K_X14_Y13_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "F64C5837E8B7D8466E1C4D37FB7A7BE2A56D1CB55C193A92CA125067A9C25AA2FB8B2C35FF89FFD680A4E45FC2F7E2E9527691B5CBF4C639FFF64D98C15D73B124848B4371706FCF862938E4EE4A8DC54D3354210D7E66AAE876DC67C8FBF2869999C9033615ECCA7F8AC559C1DE1A26A4567F7734FFE440F103FE73AFBA53D0242607523835E1E6C5E8F5DFF1B3869E624621AC49313A37A025B95BD7ABBF7C4C43A758EA36CC822C8CC469547A4FF9BC23DDDF13FEC39603ACAF03EBF0645B967FF9668D354B74FC2CEC30A7C316246D9729E1CDC9FE11C12E7234A9152175996F6694961BE3290F279F17F18AEA45A60D58E8E0366A5CDFCABF6D24A2AA90",
	mem_init2 => "399B2D01BFC55FF8131B94DFF63B9641DB29037DA80D067FB8F6B107F821525109D566489A8009F618A806DBE6387AEB78D11BDD5AF273C45EE5AD8F86AB978FC7E0623B41C0F425A704353C51DB8B4F824284574454A94710DCC2FDB4C885D2A12590C260B34FCA2471AD5B89D8938D0A3B02DEA34C9137802468D09B0DA1D374A432851D2C53CCA15AE6D21B91B23F7A12580EBD4507FA6CDAAFDA86B5119507E264FE8E965B18D8435FF24B32590985DBBEE3D282ABA39862CA2BFC2112C20A11EF5D2F4BF8A71F2EACFB915074BB14DFD2B4A5FE9472ADCCEFE9A4F0614FB1E579412198E72463442EFEEC4B57987D7B6C8D1D81BDEC7A9E058F94E06DF5",
	mem_init1 => "EBAAE19980346F7D6F7EB3A019F92A6734BF3726AFC477B494CAE663260E15AC4816A5DC45340CCCDF6CB6032F7F3FBF46037C5DA7F270EC35F7C9D38ECC6C25C8A1CEA93671F938112AA4C09E9143F57F1E1204DB32C95DFB3626D53956534C3BA54006B2C6021BF8991328240AC040DFD7DFE97D77C7990AA232A1A1311D9F9E38252B77A9494ED3CF4B5C5FB83B5482D888EF4B34F35660D2EF8EBFBA372C158AED0CB2EF1B03933D363CF5E14C8BFFFD8B0D2BC08E7B32E4EF42FDEA0A9ECABC1738F1E436B1D0577E49CA3D8049627217121AF590C193B55E77305F6B94ED061EF89ABCA3349F490CC2A756B8BA49977C060FCF7F197E5731AE324C245F",
	mem_init0 => "67F5D75A4F492260A7EF45920D721A5ECACF2DED284CE438B18D8DB331B757E82D7C13BD1E8F5A41B83F04DA5F98E71B53739E0A6D8C74F5EB784F36BEC62EF1D4581218C095409558668B36DD4B2DA26959A2E877244B37BE648BC80B9929F232079E69D7A30B6338EC3A0BE77F46D6670EA5484B28FFC3F0718F40ACC245F016650B19F1127DD07370A2A99DCE2857CFAD707B7A9F9154C3990D377582B181416D006071EFD05212C9DA4081C2B65A62B6C2123B3B92C7116878373636700D6CF891963331ED94D0F7CCBBAB41F0F7FBE7F8524157B6D6C3C47C786BF3AFA609986A16146F46DEB0A27ECE915FC267E221B3FA12250D2872F4F2F8E7972DB4",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y15_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "2A93D5DED9A2027BF5166B5AE04485E0FC40E1741338F022285B1375DCBBAF075A565E83EF45828D63297F045A37E83C5644B16F4AAA508864A6544D9FA93DDEED3F1F6CFE01675DD227C672D9C92F89B5D8009EB73778E468894A5E972207B8D635D31F8339526444587C59E63181993D08C04998873AA40388C00C3142DE5F793C02A62C8EB0790C82EE9C90F1061E5FE841E389A684AC7410DFD412C2DBDCD9E46B041F4499D9F0919D313923C67AB1C7770604F38F1A83ED3DBAE17E38C0C52395035B3BA0D22B398CB9CD0A5DF90D3F547A5A517BF3D8B0869552F2878022211DAAF11E206D752FE9FCBFE275B5799A2B139512219CC9F239B6D196DED8",
	mem_init2 => "E523BCC311EBF92FA359FE36E5BFD72F41B5DE2A5C26ABD2753E26B8CCBE69D3A20C93A5AE386764EE0BCF269BFABD5C7485DEFEE61D546D2E930BF68ED7678CCA7E30A1B73B9231BB1FBD86897CFE832948E5F42089FF3A39ED7929DCF88AF08FA74985E32B712AF7B57C6746FE6F4184A260CD8FA9A1C774F6BC125428758E7750B92A4086BD7F2033D2D63CA1CE74D3E17AAF91A6F009681FEF3602AE249536288B115DBF5E76223595EF0DA45D3D01F3D06493D63222BA670EA8C53A56E0B08A8E86775BD734A90A7E251BDCA7FD57DFE68ABADD79C8AF9FAE8DD4E5521D95D113232008EC0CE8694593787ACABDFA6CD83A0E61BF69B6EC826F435C2F6A",
	mem_init1 => "44FBB1F9F7E73841E024E066C7FB47513D5C64D2D500EF3E60E4904B43C75088CB55903BD169CB36656A15AE44D8AAEC324CE892304FDDF0FDC1C7EC36157717AB1481D8E846F0509E0D3BA51A755A2A2928255D51CBB7C75681BD634D7DA735A4342C565C0AC2ED410CAD9D8690CD89556EFFE38EFBC49728455479FAA2A2B3FE3B4080A05D8CBF56BCAE453D6B006C1E62BFF00674CFF628633144BC0CE10D5181FFFED3830AF01FAD963CE3D69A3BF80015CF41AFF04AE598D96BB29200FFFD36134F8689A0990E2E8664801FFF994F93CDB9AA7641E5DF86D807FEFC91CA8DF046B82CFCBBBC48C1E1F0E5D8913E6CA8643FA78F9B3007C2258209AC3112",
	mem_init0 => "4DB91B99CCCB1F3744AE7732CDDEA45C626463CD6361A915CC3158C7EA04EB8C9FE1593BA5E1498F15F03324F90633E61656EC40156038A0FE27FC98437E66E9DCFC00ACFFD3C662401393EF8CC5B89E7017600A78DBA8C5A27A8C0F1FE7F9FD5009431EBA40E7B09F0022F3F8C02BE7939C30AC05F7E8F86B1301F6594D21CC057AD8B181CE2F533C2C8CD55B2C801096AAF3F16216ACCD96122B0B13F235421DED87B96A617EFA5591633C1EDE4CDA27D352302C0EB4D873DB9FE81A5BCDE4F549D98CCE9D87C7D3627E413B0099257066C066A0018A6B8E3736BFCCCB500CDDF194CFD11B873D1659FCC6B59E6643923064391037C33681CE69583F27F152",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y17_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "963108EE482D1DCFCA2B03AD385018559CE35E703AF16EE8BEF5D5374E423C119245EF1A10A97124324BA0D9B86E4D80524388A15C44F56E782A4DD64E228FB5409C7B7D8F05C0063BDEB797DF641D5C7470E719BE133FDBC8B55B6FB947AA086DA435C149BCA0935B5928F868A682E8CEE080D391D27FBCDD1E65AA73420698E9A2BE74C822BC7F3E0D02CE596CA55CB953F55CBB67ECF5CB46EBF26E10FC3313951AC33FDD3F476B21A41751DF4904387881C89BC2C90BAEB07146D3AD954D358D71E53CCAE29CB79B21DB425DB8F66F8980F12ACD73F06D1055126B44F2F91D8A24E9EAA2E4CBBF36FDB4E4DC2C62723BD13530F23F1EC88A9D1244A7BA43",
	mem_init2 => "8540E8C80776B99ECD7006B169DC1CDA5BE01F62C9E67A849CE7D8CB0AAEE7566EBEBCEFD007C7AA3DE93DD69ED0F768892EBC03AC9D01DFE28E454E56E3B587AB57E014581DE2993C362BA09E7519E05E9C37F5BA77657614313BE195BF624B60C98019EC61A569D39B84FF6A5709A51F50149AB59033AB2EEF99F5656BECC7EA4B7D45C0753C81AD5B3BDB21B7A16CF75165D82FF618C6884A2311973B9841F712B1DDB2DE3C790C6D18511E80E298BD8D6A85C4D5479DC1676E7483D1C48F12CE12665B5453731909DD8E4C2AD112D7796386A50B974A3E7530A9C11848CB710D92DA1DE89E0DBFA50DFA471067358AA03DDE5CB93A93A17104AB4F32A1FA",
	mem_init1 => "1B6BD15014C332DDAF425391456769B1EF068108AD48B105A4C7CFA421C9F9836F24DBFE18BBD18F094D5F88B7ED078827AB984E16208695DA7A9D83918DEAAB25753837555AF6C6EAD445235BE391C55A38D5DDFC40C582345D6D82F9A2AEB4FA5AB6FF4A45E727D899F56039CE8B5B45A65A471C94F86D0E74122D4E48FA1C74FA7B82D437DFA623BBA6D5E727840315F6D67D90E47FB5E15FA26612066FD5D463BE9F4F1FCB7FC12AE3C6FE0D0F9EF1E655C4F558D1418C37D5885862CB0FA7917C7CC3400D64A2A1A4CD2022350B978272EAA8A4F818B61902A153BCDF86206E85D113DDE06B68E4BDD75C405DF5E998C69A1A8947F64ADBD131481048A2",
	mem_init0 => "8A8A388849188DA488A55ECD2323402B45A7EF9712EFF27B832BC96937F431C6AB0C3505485BB78255171341B3DCE35AA5BDEBBD9E1C8333B69767C8B704369E9548726509A0A2B4BD85989C17FC764858324E94D08140E35894D3A1428A27E4D43E556390E0CAF76DA40D4B416FBB0EE7A267CFF79EB0A00164153DF247F62F51B1FCFF4C4C90CFDCD7F0BF7AD27433B568848C41A9FE2430292CDBB9369AA4390B24EC5096D58D7AE48CE91E833B4DE81F84408E9B91C618A44046FC614E6B47A1C6600C6E8A4F10F2533540AC96A6CA6950BC4CA374F77CCE16FF13DEBA6D65606BAE264BC4E667E79F2831058B72FA109741BBC6FBC02ABC623CDCF993D7",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y17_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "1EFF2B32EC225019C35579F27C4A84C40D48A18E54FC734AA060B0E750F9E195E9CE0AB03CF4B50C0CE31A00E3E2A2C701AE006CAAB3663005BF83DF33B01C358FCB729410198049FFE008AD80794C037E55447C99F67FB8616EDC3CCDC76E67371833BEE7E60DF3660279A01B38AD06CFD424403F5B431B8E29EE6F1920AE1A82C0002897EB071D0069E324C900D3298C0AFA8360735C06C3D6BD805B0D3EE6A25C981BC87F4C86CCC1F36EB1C3B451F6FD7E7E36D8519F916B50C0AA854135A018C734F8D874A67C336EA8A9BA99F9FF32633B82C377F242DA0A7F5D227FE6D9649369A3BF68C55153E436100E5B5E5AF4B9D30A08D9D2C29B63FE29565558",
	mem_init2 => "D73CA14E64D9AFD46C7FFD9B42B58E9755D5E145CB7B65E07FACCBE54D7AC4C241ECA6AFAD48001B99615499D13BA83ECBEA061AE0193B6BD52DC2CF888C52A3269E5E0840A944B80A2D1F290A9BD5A9DA79B1EA6813CB4464F331AE3AA29D4E81FAA141F8D7A0114634F4CB93B0D07E6865E0EA8BE1D7C6A176FACA2580F2E4C4EEAD822D00280B75AE9B580193849D96E8B89832854975B154DF92C3900924D407FE6DDC6100D7BE054875CA531A2F3FF8620C78752B81AAB638EEAD51B7C18C58A001B17F952503F75215E3F9D88A99E7E33BCD349D8EA5C12202010A9548FF9D304C6DD7EB70E459BEF2AEABC3289B0AF1B5719855461819AAC97F9A9A48",
	mem_init1 => "A1D577D5066C2E0E42D2AB18D154A228CE98E30E44F95D6DD49D85B6768250EE9D3C57C12B653CD5909B0F28B789274E6319AF4751D51A0EBDFAF696E164205EC61015A2AFC32FA3649DEE14F2B738C6FCFBD9EA440B177A3B361017E9032950B412904EBD31D6F1571A9007F4EAF443B145E6C29B58A39F1495F0ACBFA9F890994FAC91CD72699C605AA9D96FF81217047DD7E118D35A0BA5EB151F80463EDBF39884D14F3F1C795D47868830DC4FC73D4D0A079E98CDEA1F40CBDCD583A613979739C522D6B6114B95D40CDD214CAAE1205C5D89729AEA9EA8292247A8971D40A5BF4E254D5D9E03D811CBED9E534848D6A968640B1F0526CD30942B4513C5",
	mem_init0 => "C30F60CC6162739A456CFA90795BCA05F0121AA2A9278983B8B4A9E810455289835DD31BDB6C34AF2874C554E0DC13D554B0165E3AA84D4DC33E0CFDC85B6E1A1843DD183E5EAE588D1E53896F33D60612FFA4328453FBE976547DA15F1FA316207AA70F6C5D46F63558F5CCD49FA88FA5946A3C41E442F45B457ABE540064F9C619FFCF01FFF00647CF1867FC7807FE061A7E38C67FE3807FC1FCD9F9E719FF3877FC0FE6CF9E719FF8E11FFE18347E798CFFE780FFF0F9B3F1C733FF1E03FF800CCF073C83F8701FFE006611F1CC3F8700FFE0F131C1CF27FC3803FE07891F0E791FE1C01FF1FE48F87393FF1E01FF8FF367C0C64FFC700FFC7FC99E071A7C",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTADATAOUT_bus\);

-- Location: MLABCELL_X25_Y17_N30
\aud_mono~78\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~78_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55~portadataout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23~portadataout\) ) ) ) # ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55~portadataout\))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23~portadataout\ & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011010101010000111111111111001100110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a39~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a23~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a55~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a7~portadataout\,
	combout => \aud_mono~78_combout\);

-- Location: MLABCELL_X34_Y25_N30
\aud_mono~79\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~79_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( \aud_mono~78_combout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & ((\aud_mono~77_combout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & (\aud_mono~76_combout\)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( \aud_mono~78_combout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3)) # (\aud_mono~76_combout\) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( !\aud_mono~78_combout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & ((\aud_mono~77_combout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & (\aud_mono~76_combout\)) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( !\aud_mono~78_combout\ & ( (\aud_mono~76_combout\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101001101010011010111110101111101010011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_aud_mono~76_combout\,
	datab => \ALT_INV_aud_mono~77_combout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(3),
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	dataf => \ALT_INV_aud_mono~78_combout\,
	combout => \aud_mono~79_combout\);

-- Location: M10K_X5_Y39_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a455\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "385A6F715A60B63DF19A8C67FA62768792160A3387BA2AC57A0432C0E60588959D5AFD7DBF6364EB30C5809097BA324314CBF4076B74B399ABBDDC30705D6A32DA0B97FCA97B0C425ED9DBAE795E99EDB1633533942DE8087D755D74EAEAE25713B825BDABE2DE329FF7D7C58F16267B7492304F52C5C368415B20E56E30EB50A747A81900DF3FC81AC69B646945297B9FAEF93F051A5C8025BEF76A469A23C60779190F9BF5E5D5F76D190ECDDFA455007D7509107348CB7F1CA8AC3AD28E32D1F28E9087790DE44FF52D8AEAD2B3EF0AC1A126ED9C06C98C4E5F39B4762A4B06F163D4CF19DCD848D7525F7BFB136F7EA64FD91EFFD1B1DBC72422857F861E",
	mem_init2 => "CE62B8EE437292B25BE6AC8D87F869E609E8944046729E5954CC37A76ABE45A1A6D01CF340A1E2DCFA668B52C41C255E71C834B75C6FBC26359D7CFBFC015FE69DD88208817CBCC7AD8CE16FFF19552109E2BCF1BD8209CB15D06803A11199C40BD081412EDB23CE4D5DADDE9F80869D1EF94543D3B271F1D6FCF16745C87B54D5B8FF063839295C0701BCF879CEB39C0C96DBFB3BD18C83832D1AE5EE5D8B2CEFE40D913CA3FC442B23ECC10574395A658091C057065C2B2009DFC87645638B807EF500486C5F408F3873415F988552D0F7FF99AB36FB3BEFA8D639E5CC960C24DFE1B1DB73CC16862DC2EF93788FBD1B478EAA7E4FE75B6F2432631300D2F3",
	mem_init1 => "9433E39C76DF726DE7B114AD75C6C177B3EE4FFE2EB4A4E641CB8138F4DC21294BCBEE2841511B19431D0FECF293EB21524324320ECBDDD5ACA632C022F3CC25EA3A1B05CEEE35227C17492CBC3FBE6E6D64DE719713DDA374DF8886AE5C0E2ADEBC82089AA210E2E4AEF702688785C8DD6B1376C2D320C02C1519769EBF9C53E8F1E4C2847D15829AFCF4B42D47F46C5B2E4782EC542CCA6CB108E0BEF5D0736D6989DAE9E4348A9506E76C7F59C750651DC293B8FC06ED367A2CAA0BDF5C9F8BB8DA9386A69954A6431A4327347F66264AE42A3BE0BE800090BDC0295F7F04761F858C77315F7CACF4313D4F6F9D02A6B748D77FE853B1B939338D7BBCC886",
	mem_init0 => "706756CF14A776980588ED980DBFA202A11CDB049260F8A622FFB16EA4D952BFF1186F59B15E6EC34E54430D777F93DFCA2BA3BCC36AEAD8F2D7DE6A4F693AB1414DE282DD2ADE48A910095B0D7C0BD5B2EE20C2AB4FE7163BD1C94D685B4013168402FFB2B54B3B2830755870020B5924030E9E5A2F21980AF95F3761B7D8A3D27CAA06B39502A4DFE43E4761FD49F8E5A779ECB6180D2A9FA31108258C21C6B8A7EAD7261A367FF7D3E498B6DA6CCC83513938D2D2939C3C3824393224395A9B50C688396A82344F5B16056E2C56FC77AAAAF53F93AA79779407E86E26378357C29FE278A4A3F2E0F94E34DF6CC17B8F01EDAFF84CBD474CEEB6EB08714A16",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a455_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a455_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a455_PORTADATAOUT_bus\);

-- Location: LABCELL_X36_Y33_N33
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w7_n7_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w7_n7_mux_dataout~0_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a455~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a471\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a455~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a471\ & ( 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a455~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a471\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010100000000001010101000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a455~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a471\,
	combout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w7_n7_mux_dataout~0_combout\);

-- Location: M10K_X38_Y45_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a327\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "57856FADF4252AAB961B7888BC9BC4EC5142053C9350093AA60589261D8B384A0598A23B782E4CCACD09FA12D393123FF6E3C47F4074B8B9A9C0F33644F4E754F91AEB558133FA088E47F5F1F3A3702678A3555B1205AF4CA7BD5FC4371E2FE07928EA95B87AFEDD86B0ECE2F2A383513D56522CA421C584BCA95481EB2CFBBBC5A5A8C9DC0D97F7388690799B56FAF6BC93C2AF87925D6E5CB885E7A01C9BE6A6EB70CF90C83816F0C474C01A2A0C325516354805B36A49E356D8C103E8522D13F9B5543B2B3E68A897EC494AEDBC50C7245E4FB1F1C0E9F1CB85C5902D0A9C86920085B0CA2AFE28708B43F0DE3CC33C4D59E8E9A55C9773B5CDE49CDDF7AA",
	mem_init2 => "AC51225B9475646595C81D7E947AD1769D9F765F6A3157766C1F7D974A419FFC187DBB012DDF8179B8C6FC7C5623E771ADA39D0FFE47746F8E9E9644086A3D717E00F11FF3563B4007470F81E52FA8A01A96219E259371B9D3908D4878965E5B00570D21291F1988F261E12313960A820552A32281C4E96E469121A747C62865CC9AC9770E310A6C33582C4FC14A77A2EA8C70BEA3108C8F3166AF0834F951623C632DC3B369F7571B6AB79F313101484DC6DD7A4878FE8D45CD38D749B62D12C6C1AFFCFF30692FDE12CBCC4105F05771A640FDF7B12BDFC06FAB6285E5C42FAF1E059DA31FBF313FDF70631228CA85B306F698540CD8485D0925CA9990A8AE",
	mem_init1 => "552F1ABD21D628639269B9A774064B532743179DC6C8C14F3AA2BDF4E6D43061DD5F2AB5F23A20F0B7EC9AD56764A4C030098850FE05FFA9B973FF3ADB5B144E066724F48A5B8D0FFDB2DC73AD00D66D0A78A0F4B9C322C8E6B1814D0F2A25D82DCC4D29242BF72D3F5A5B0DF11CBC3B32D88D12E59280667B823177F90D8C26E745DC26B0DE96DE938E0B359ED8600F89EC203683D5EB7582309093A1331399FA81998E10016F8889DA9E46755058DA2EC9F356B3D08FAA259E594E113EE143757094243C3A66E658B2C6D42C60EAA9DA7D9F608595B41D12DA05DDE6ABFE6263CAE9333BDF50A658F72D0410C0EE0071243C7A0D5C73B87B80C935127A33B4",
	mem_init0 => "0BFB7F1FCA0F8B51B51363EB20AE49435663CD286CDFA857BFD1E3765F92D9C1BD3AB8260C1ABB7AA9671615DC3791E8CBAF1917B45C66BB9E6ABE82F55537F490CCA357B1AE7CAE9C6568A9E04287BA6FAEC398E22DE1766126AABF360ECE55BEB00D327B20485CDD31FECFAA7A6AF028EB710484F1A5E22E47FF27DEB7CBE7718D1F6D4329C39849BDAB6ED264D1C1EDD15F8654377B7279EB5EAF0AD67DEB65FBB508E4532C25E7973D97D91A9F77996CFA0B7846FFF9591E302970956E9E8890A68B7B7B9EBBB16CC6F3F0118B48EA6BD24D4ACF44A2FED0795A660F893BA11218296F8F6F188C8DC9D06994412BEDA871263CC3E7FE42DDFD903EEB5D44",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a327_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a327_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a327_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y45_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a343\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "BC3350C78691DDB0BC9470186AF9B686BEAC3EE6CC54E393080E2BE39FCD8A67378B92B0D2BF95B151D8BEA7F189A479A71280F6386890F64818769CA7A989747B2BE197A813E75D950955AF755468A7CE7E83ACEA6A45976D420E203B4258DD1557668320A6F4E1221CA3BCA141D887FE1C67B6360AC739DD9042D55BC1B6F842C6A23D13423B6F3304A822D7B5AA3F79681007DCB6DAC8077CD39BC663F99202A0D4C0C23C4E83822709F59B3EC05D25E48120FB3B5F4BC34C309F0B3E370F423E60D1BE5756CECE7190554D7B1CC0457BC90147C016B1F88E03DA56AEAAA73AECD0A4E8F604BB3C66383F0312CF6B5755D796C5FBD72FED6E19C8B855B6FB",
	mem_init2 => "AE692DA8D634649608374A8CE9A1C0459AC1649F4529BEE63C6D4DB9650A1ABB5AD6E1AFAA00DC5663A100FB55AC5FABA2C221877CF298DF8E0DB36D2612759101084C91CCB0E8540591D7258ABFDEF6D539C83D819CF87FA779BA021A6F907AC519D89155B2963CF45E01EB1F1E9E57BACC803CF1CCF54696DAA0D17012AC2EF331ECF508594649E7CD1816A1BB62994A94675EE93AEAECE88F7FA857E0FC66B72D54DF356ED3A140CA5834F9AD538DEE07D909553E68DFCCA5A4DCDEA4BBC0010CA630D175D606B85276F0442E3A1718DE396B5D70F849EF8CB931E171E3F28368F0533F570047BB08A34C05DA55E859690BF90F905BB3C9382B5C568BCB20",
	mem_init1 => "C4EA9A37F121F3DE933C110EF97E6BC03A18B64C70D36BD4744D0C5D588EE17764A2DB49595C44AEB65F3B1B9F4A6ABDF35B9704848F896C6C4BD4D4E0ADA6A7220DCC537CCADC81A4A3D24CF18F3C7BF71AFD692C46A0441279B76F0A5A7D78CA5D4775DA786DE6418A356077D08CE3DDDDDC23D2B1FD7DD397E1B5240E816E38CFAF5DE8B81857C800E3DC73283C816BBF556452F47170149449E88F7E9CFCB169020DA86EC2D986DFB977D0FD534AB3F57D11DA08CEF92EE005ACF2CEAD763FD992837EEE2CE463DFAC0343940D26E7F23560E0E013B75ECA36141345F654900A062F7585BA5CFDD97957B284C5CFFA964F49F0387F5494D534B2CB4FE5B6",
	mem_init0 => "1F943E0B28A79A7025D35F2B593F20DDBF1B8CE36978A630BAFEDA51C4E4943D982F989DC14FAA46EF89B0A1EFFBD139FF775BD34641B47C4E7AE06EF2CC9D16468B9C4D5BE382D6923EA685951C88FFA838881E99553F3C2BC109324F451F14DB600DC475FEF0F821AA1BA71542AF305C23E4D8D6A1E4C455B739CBAB8C7946B1DF9233154BA69302465B29CD42F2527BD591C7D342919714D21985428F412DB135B9D08908B328103DA3B4E280A0F3FCEC40509EAACA7EF4B05F601F1837D54593DFE9DF7F738B1F414502774817FD561A0EC12C4EDC4263C433F0BF93AF44896C24A61DB107B4941AD9DC14A36E479D5311191FDE39CEA848CB77AC47717F",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a343_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a343_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a343_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y57_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a375\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "3571A48370337E01CB80A07AC3449254CB5628F2B9463C58D80FC84F9E17A787FD90D99A5B79D8182B88EE966848775C3997566FB357CB11D09568CECF13F3A963DAEFC3AA9A25799C5B1F45C938364DC821430E254F0A025984BABE3D80A1C5909A2C2C983B3AB7CC33C0B13A2C9B45D017707BC4FED84E5F94302E53E310727E3FB31B5AB206A1DEF5EFCBD7CA05A16697F01D1438819D463F1CBBC3231D67464AA8CAFC44A3211B5CA3DB7302ABC904979CF65D39BCC966539C57425C0127D23CEB0BBB22A1B29194F42F9384E9CE1084DE570D92D8FE2313DD89ABCD33EB77EC12E3C42D0B05660CB15F1E5ED52414EDD9799D7E05F875EABAADF5D989F1",
	mem_init2 => "2861B84AB1372511A0718F91E6A3ACC0BE702A55BE8EEEFA86D80533313843CAFC990A990206041AFD0634D39110967FB09162274710D136A56E29FC8A199565FFFC112067FD6ACFCE39EEB86B14C0DE9F610DE9B0F0AA86195BB0BD097C8085943695983FE9FD8E6CAA94AEA0DE702E83D8DBDB485F029973AC3925AB41AF9C38B4CBF0F929B00E1B21B588AC04F46C56635F844EACB7634C4AD2D636F931F90531BCB2B966DB8AD92FA07B039ED34AB848D59BC394BB3D1E9A72D5700FADB4983049F1D60D22B7CD3CD259305400C736292A164CC1F907FDF85C970A7FBF038CA16FFEA9F1427180295E4056366D3DF178668F4D2A3B159707A3CE9989FDB0",
	mem_init1 => "1B456895D89C876571ED645C63B39E6A3BDAD5C246E064E6D7278D5A403099E937F2184A89055CF1CA2EF5838F684F98C802350B1F09756676C2CA4977B66835A1414080FEB5F1DC0579FE13BBE4F7007B3AEB8A4A9DA19A42E06771621A35DD3B9C806AE40286EC2C12F4599E0060CB76921D60EF3E52C34DF3EB27C7C7AD0F98F1AEC90D7BAE33DA35516EE7364D691124251CF1534F3AA8AC03058A29EDEE73B0D10FD362C0EEF9BB680106AD9CA5A35EE7D4FB18CFEC01E8A81363EE53C8071826A16EDA48425B7D150443BDCCA04BB69799099EF2F718A93F518B49D234381E4C26954D31C99BA5DA581E7DB4C28E67280A54EBCDD9C244E59C7089CA0A",
	mem_init0 => "871ADC9EE197E61A7C41E7BEE16E2A3BB90E4288124A2D3C69759453AF758B283882B7EEF66154CAC4CDB3466D76BD26B77AE19B728F36A40C17735B275B26510EAC51A5E7D03AEEB2CF434064C9E3F1B629A60861A40AC1A5CB6283558FFACA9560CE8871D70A7C7BFB98A3A54162BAD8D963C5F71C290F29B60852A7A774A2DFAC16D228D1C19028166F2D40D6206DB596C3804DCEF9C466A5B926D5210D1FA7E403512EFE56141E790665879072B5235C8C6151C66D3C6C4157966EDE9FC6FFE69414E9F460160A8CA352AF84FEAFCC8B6B3804797AF0401DBEAEA2CEDBE4900A298EECE10A45AC6BE670196F64D156E86DBF7AB60DB4676F6756CCDFD285",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a375_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a375_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a375_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y44_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a359\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "738BA6F0DB146F2979B3013ACD010A954AB277D34B658A7CF656C7FB383D07A8F153A33A21D583A32BC0A81934FF32563A297476DE119BA74F506244292531C9155CAE6F947E49079E4EFDA1DF2C8AFBD3B5020CC024DAB61D241BFD49DF5D0CB525569A80B1F7A3C09CB1204EF75052B609A0AC3FAF2D5E709D19ADF08774D14A7733B2DA29FB86EE8FB6726BD00D0A69175C1BEEA66676A28124072EB953D509C77E6168A1685E21D50A801EDB12A1A41B3ACA25855492CE0D1FF39096DC98256763E4007166B28A03EF23E28603A9A550C596C0331301599AFD62BC64C5B0D2EB47968DC5D2216F45EEC2FB0CFA5888D4CAB535D10C1B1CC0578EA464AEC9",
	mem_init2 => "67C2B8A5197354D2DA50E98AA5B88AE5C3D23AAF7215D6E8D9FB64D5E560287772792DDA83A5D931165533E818B583D275C4A37A523A4BD8DF0441F1C8BA70AB6121BAEBC569AC71DF42A588FE3DD625A4C3DFF0D5001A8438EF2A4A5DCEE2290EBFD160B141354B39062528E4F420FF61762BB81E45D17DB377DDCE23BD321F2987600690E111686D676D0FC7D388533C4ED72464F41C59872620E3C91104B027E8C9303BC3445DF9E7650B3A196B4692BF1B24FC0B207700B3749E01AF6D5FBA3600851CC5A47B8423029300BE5B3E3D3D67033DA5E1B83A24C90A08782AEEE6448D44535BCEE81445C3D638535C3002B7DA5641914938201B53C68B1A50CD",
	mem_init1 => "948DDBFD40C475FC2797378B9FC8972F317E173B186506411D3E7AEFA11DB0595B18BC555C430E12244B30CBFA91D22BA7FBEE8E23DE7F0338D36BADE3FF7A76B7367642680AF9390D4C02924B68B938877D089B87643EBB9EB06303F33E5D28DF6191C3BB64C09C5AE76F8AEC9B26EF0CC4176E58FB046D1C51FE58427CB8FA584EA7B3720928CB87F09A492BD15D7E447BACF160D116266FD0B4578C3A326A9EFD12855C48D46180C68F9B741351C06D1EEF1917FFFA11E8CE3971CB5EEF393CD2FB37A06F2D8CCE7C82937E39A1F196C113AEB604B735029F37D571FC774A8E1C26630432F0F37315EF20B19C26E1C782DB31975AEE5B35751D7A58EDD997",
	mem_init0 => "071E762FD7B6D424A35F58F7F4C2C2ABA360FD148FD3B19B257C0992F0B9288AAF215EE47A7F5E4CA554CA42C93761FF785701B5E4E6B3727D988686E357706F4D73098D5EBC4A7BB9DE342364B46C7BC3CB686ED66F3B78BA63FA8B6F063161F7203DA2B27AE8310088C5DC5DF29499B5BC27D45B4751E34A82943AD047E3FC1E8A51B81DFB94CCB4AB2A6B8AC0DDA2C1A71DD4B4D20052705FE885A5218F827C8E8E010B728D527751431E649F0654A9798E5A0D8A6E52F81E3E26C810E3E5D1E77D9B8EE9535C9C705FBEE7F09C85ACA7BC89D236EE36133D14D51FAC2DCBEEF343B0533B608D2EB7C75BE068E69805A36E344D31A26DD40ABA51760562B0",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a359_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a359_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a359_PORTADATAOUT_bus\);

-- Location: LABCELL_X30_Y45_N6
\aud_mono~72\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~72_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a375~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a359~portadataout\ & ( 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a327~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a343~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a375~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a359~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a327~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a343~portadataout\ & !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)))) ) ) ) # ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a375~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a359~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a327~portadataout\ & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a343~portadataout\)))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a375~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a359~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a327~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a343~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001100000000010100110000111101010011111100000101001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a327~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a343~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a375~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a359~portadataout\,
	combout => \aud_mono~72_combout\);

-- Location: M10K_X41_Y38_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a263\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "D3508C006679B6A3A6F753EA4A8A3DE68FE9B71CC3BCCE7C76E8DDC6CC45D5E93A1745ED382E53398C33E61CE312977511BDBCAA2ED96DFEA13E47ECE65DCCA1251DB0F069D4380DD8E1028B88F0697187E06E3245817422BF11B264D42E22907D575E516749D5DC23485EFAEF600C7F7C16ED89149EC6AEDD733AD079C0BB162AF42A34A3E1EC3C136A94308C03C24B6A75AB24CB9D78DCB6357CB86FBCC8A01D008008BF1C55632DFA645D68A5854AFFAB21E674834C4BC313FDA92A31B28B8779227A0712FEE49A6D5B756911088807A1AEE76A23DE0BE2250112CB3321399EB1B5CC547948CAAD8F65DD24E597921D0DD97C4AE0F7F0F16673141058B7BE",
	mem_init2 => "98AEB96916B83615332334F4FA535D425B7011DB1AE356B82EC41BB0309FB154D3D1D8C825E1506D739730B2AF7FC53C1DFD1C909F2E08F785F28B27F8DDA286AF5B66CE1B56B724D26BCA824C0872839396B5C606D9BA976F1D26177227EA21942670F78B4C96D1EF6CBE9058A0ECE39C6823021AD5D40DD297101602016886782F56A938CEA32CFBCB4D19B07E8B1E48256A85B2C18452C4F4F4A28D0383F0B43771E73A2D383610A6AD401D016EFEFA9E9E8B44B79B92509906F4184EFDE330FC07C689CEB12587D73C418C5C5C6E5831720B36B0EDDCCBEB4DBCE7F39E3E3026CB93B5A43937B96C624DFB0C02344E29505CBB073EA1AA8F9B647BF7D09E",
	mem_init1 => "D7187313C7C8B0A16AD9696C4C45E08D34B4977E90E8A4ADABA2CF6FCCDBB765DDD11E22C9EA4D93E5BC6541E4D29389A2EF446BAF8473C4E0E01A2021FD619CE02673D1A53A1FF59AB1EC466658CE587A73CF78D2AA97D38952DFB8C510DDEFCB57D88CC2895273DD4DB355729FE0F2E12223766ED6D932202D181C19B52A769C13677D43913D8E16145E35139C1AE652DA84C14A212292667916F0CF5F3A90C7A436369ED13C4CD1FC4D5E841DCF2FC1C5B5F3986AF7949B90F9BF85F9E2B003AF09BDFE599556DC6F965961ED86AE0DFF1BFFB7EF295B2DE5D49C41DDE3400B6F1BF98AAABD9995FE3D37F5DFBC8465B7A0B92AC416764E11B9D5DE754A92",
	mem_init0 => "C4E4AC44CBE7829A311EE9C18511AAE558D5D09BC549210A8DC57B77AAE35B2FA25C4ECA7BADFA1CACD1DDBBFF86A5A03B4CE6179E7B601B4CEF304F2CAE13494AA0795397F3946CF2EC3D9D26FD743EEB2EAA95AC5BCD3EEA9DE0F3A30B6DDD17D9ED83C5864717FD37A0128C61D02D25D1AD6BA47756CB48BFE11E2B569D53CF1E8ECD1E4B27DD24F27C5A284B145B87AD4FBAD2498B7DAE94C5AC23D6AEAF83624DB6924A25F1631935FC7199116D6DCFEE019E6D32B11FADD8F9DDCDDC7FF98C9E50CCE25569CA93A2F728CB73BC76A3203175E80B48F75DEF67C69198E02F682FE6B45C624AF594B2BB03892EEE578DAB3643DAF8B394A9E6C6D854ED29",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a263_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a263_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a263_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y35_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a311\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "79F3DD30B1B436302407A0FA65D1D9427FF6FF624BBEF06C0C125AE2ABB07236730B65883C3E535C72EFE5D4F5CE1494343BCA324FA466A7ADEF7C5F1422C7D973F951E5985A5875C826C0DDB6D81ACECEFC5FDC403C4DE66E44C44BCFB04AE7EB750F7063BDD1759A5DE40A36EAE6A8619C06FCA9F8AF3C35982D0D34E1DAFB4A2C1D0F6E7224A54B1DB600BFDC520DDB4E754CEFD5D746E9B3962DCA2A7CD09F0DFC10496F79C5DB32A5D3DD1AE87F21673A0F593FE215E6E0B74D375751A1DEEE00E976E48A8CA846403EF72E6258D17A22BDFADB70CC5AEEF864248845D7BC797D21842650E7E9E8CC3E178D095E966DAA5EA6FF7A5904B70586E736D1BC",
	mem_init2 => "BB48256E149DE76A9FD55435C68817A75AF87DF57DF3E0448CC441B698B132AFF6DD765D2E4A284BC719E74B136F1F22384C919D5C30AD5609A5997334C8978579FDC0AB60D0431F4D2DA1D2A21BD0FFBDDE475A6C82A6A4E1FB863FD98098801BF124C9C70DC12730D279ED587E109651F7205C2EEE9CD3F2ABF5C94FB031C0EADBD6E7FEDF36C7162791B2DCB95FB5381AC25D7A545F358CEDCA8227473E199A07A98DC9773FBBBA469A16383225C8CF554128D667704707E1EE0DAB408AC66EB9DCD4198FD3F5E2AF3FF333CF984DB9E2ED1C6970D531260885CEA3627227657217242C8A7EF3ED7D936399FE14276EA3B6AA430F9E36C52EF80055F65770",
	mem_init1 => "DC229ECBCDCF7DF816A507194419B27A2498F9DBD77C7D5EAFEFCDADCBE365D0174E5F149AA4C97D5BF8DFF575FBB9D4AD8603FF9D68ECD587797FCFE213966982F3C7843A439C466BC872D29E696205A20C3CC4D98B2904E9568B37B8716698B77A62425909BE8EB7346060554256457E89D5023B7E57DBC0BF38469508C45B987F975F88882FDAEA0E8821850FD0281880BFDAAE69A3AA74267DFC5B680E8096A3B92599ABD1ADCDEB185BC0D9F9E852685DA9910EF08A827930F69D948924B352CDA532AA80A9F591CEA7B4C2321775331D660AF66EF722CF4E8457D6B67C0476C5451FF1D27B409926B6E365F22B1935F00158193D67E5507FAD73FB0E96",
	mem_init0 => "2E03EA6FBBDD32E7096D2E5BC47539C4768EC426F7F267040AA6B81BC4A75A2614F0112719AD75FB60AF64955C8A2A8F647965EA0900723FFAD662F9E69EE84869CD349461662F06812E4CDB09D0D561F3883245D6B1832276263E2BF6BA4587E93F16D96547AB799D778161BBB6407EA4252262DDEC8C93AFB804E2ED07A06078112000808C43D6C181AFB32778BC640EA9C2DCBFA2E59D73AABD4F36D07A117B685683CC14806B960F774E3BFD8954CC72A3A903205B05C50F282A17DF0B05897335A70677F14E9158180B5051C5C55DACA704FB5B9EEE6B0EBDDBB7418F81DE52371EA767F306C78291F12C667BC664A0E2618B970FBD23E21231AB067BFC",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a311_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a311_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a311_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y32_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a295\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "F1CA4EC5D43BF0EF2A01A640B618733B82B933CB101A339D855703B275ABC62B811C224DF0DD638156DF97EDFCEE4741A353C594319E6E22DD1772942410EDC14EB84393B2FDFD304023D7BBDC6BE2B0E3C76833E176F35C37D4476F600A311D9A78D3F91EF728F1D1DE16F6ACEDB715603B6988C448B9F6DFDBC21FCFBB26D809EA54579A627761B293568832E4119DED616278CF7184649F0E1534EF045A1521D70DFA566FB3478014119A651C0E2D21E56DA2750390A6D6AF0B5F124E3489AC95E7409A7F0A78F6080901F916E10A710C9D7DCE822F28075E9CCF5E66DD82894901ACBA63D31040E87A82054C1D75EFAEFE56C4F990D4D5FF7E1479DD1C8B",
	mem_init2 => "031E91E13132487FE97355C20ED81355C923EB95CDD00544E4AC7E0E93A32FE57AC8B0D7F69DE38F02E850894C39E8E2EF25DF76A586794EBC414D443505715537B867CA5961B10B3496B43F8D65DE4D4448D7D267416FD31AFE0371586045057C642B2A7510A58E4CC83956672F6E22872250BC24E0929198553962DDD9C19BCAC5792F73A717C4EE4BA2D7A5EF8BE6D02F0A5E6759E8B2B0A2916139BE9E4F624D6CDBFFF369929B91D8846B12E5686B125987AEBAC17C20BCD887CC75D41F5ECE161CBFD1B45C699CD687BC2B9221B76DD33239F37F49E3AD0449512526D5DB4704BDE9AA807314A0CD8E9A0B98A0454574901C28442CA7F51D34DD66E193",
	mem_init1 => "53AEFF98E65FD64A88BB2620E470848FB936D0523635CA5217594D55A80B16720DA8C31C856E29FF20D4A3B265C559142752E2C19F00ABB3F199A92A1BE359AE80DB5B64EDAE1F22D4EA8ACEB52680C7E6814A4146472A16ECDF22F05E5EF39004DA9F06791463CAF9B78D0ABC45276C9F838F9ABA6EA447F9A8DD1E7858E18C5FA3232A04A80D86670820E13CC8962A78FE9981023584C64A04BDA2E65EEBD771F84056423A098406B4AB0E5B5B5D378868588F1E6FB4B0CB7702DA89CFAA2ED6940CCBAB42E828A498469AB5B111F271A44D948892CCC3B4B5CDF33DB8DDB7F4812D28EAD93970CB90103C96315C7F3B16B8B18C19DA3801C0AF0466BDF961",
	mem_init0 => "246A42240E3799322261AF6203CE1282B4CF1381A5BEC9C0CC81513907FAC1DCB566492543E60F0601EBC1923A2E57686D618746DB8F0EDA7B42582D0FC694EE205116333A198C5BF697EE3C7AD8FDC382FF6772A73D473DDFDF3ED52E37F0899BDA81E31A1EFD07444AA9DF816B32BE3317A91AC12846732D70C8DDC0FE60F72E7E33EA0ACE5954F9A1608E467E7BACA3DDFA0D5F38B9D295BEE5B2A97A68DB29606786053521F778A72E9FEDC6431FCF0CCD2A6F350A9D07C5BDD07353A37D1B61A44249CF8000CF121F823994AA7970C43087392D8A9F154137E685AF52F512D59B69216802A0F4CACFB0709A821B463977D83F51FE54C1BB63EE7B95A5C1",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a295_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a295_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a295_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y35_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a279\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "C9827B9BC9229583DBA36A5116BF907C7CE7696A98C7E9436C9A135526E3873B500BA97B01D20C887B826393A8CEE325A8055BFC6EB947BC8A9D26C553497221491E5FC918FA6C04908FF3ECA45141C73D4D8F81769B71094D9E68E98F2486A6AADE4835A5D3F366954EE262525D73C69941D025350B8F76E07B4EF2102A4B5F058A43C9639679D6685F9C88FC510F235F57E34278EBFC0E16CD81C7C37F7D7B956965CDA509F11C0A3237B1C027BAC0C538D196B8217BF4AE3B72144F2701DD4782CDF8C4EC107E423E73E3DD2FD65D9CDF56C808409D3FF0FA93BA0E7B1B05AF3338141A68C26E1917E5BE5B4B2CE72F5CDCFFBED80510EE4A79675568E94E",
	mem_init2 => "3367113EA3E956529FB663C87E8350BC9B45EE47E82DC890BE1CD33D40892F2B100F716C24D9F961E1EA7D513F4D7BE4DE370823A98D131B51B549BB346E893BA976A7297A2BC7DA446E37B608A79265312EB47FD6F5CFE80583DCCD521F614051A2A9D2F7575D338B5C82FC1AD0EC43F304F1D3B6B01ED0192E9113635CEB1FFCA006E9FF6ADAF95E90658A1EDA4C204FF39D24D27C37BEAD13ADC3F36F07E9830BADE8E9BF1EED2CCD4A99528E9B0FFC7176610543AAD235D98D323AF21D52495DDE1A8340CF05284FF8C2B6D80BEB939987DE99F3CE9F687AB940EE183A31BFC041C8907761926B4A71C62B7D7155330719AE6ED95073E36B75AD92C62DE2",
	mem_init1 => "B54875C0F731896ED8FE8C38044506A9DF03BFE4D8D42B4643CD5574366FE211E11A8A569DD078037D149F66D12AEA5E1EEC96B60A2DDA9AE3A7CF4CD3A71D85EA09E71C21D7FFFD1B88C70453953084E9DCC458AE16ACE350FEA47F541548034EE3B0DF70AAF9484340E578350C5BC55499F66FA4B7A456D0ABF8D50AC5F965CDC2C9341D483630E37C6BC6216ABBD7201EBB12742B0AF27001B5F847BCF6298439B06EBD97B771F320193D41A46375FA6D8688434B639CD85524848960B31A1AB2D9DEAC027B075CC89DC4CE1F6252D875FCE2E6016410236ED821D4BD30B245959DFBBF71BC3610A5677A2A74FF5F0464CC11080796D14C9DC74F18B6DBB0",
	mem_init0 => "1BCD666E3A421425484E8D5822D7D96632826C5DCE79B2A2C3879AE816313A4A6B93BCB85FC5AB4996EF69E242DABB78BE4BBE99331F3F4F1A4683CF51F02A38CF399597F071AE2FC5B936F3C3E21AC1AF2689699003E3DC1907BE5567AD65AB8A75531C7BCB8D9845574856697C04CDC38AAA65B081F4F3A6A360A0329A5B6974F83AA96876FB9054BAF89AC8D413FB274145B296ADFAB177929B65AEAD699ED820DDE83BD3F99D073A7F30A1A63BF6F55F12CF8AEAF120D7D8B701D0835CB7B504BB06B987DE378331DF776A0688BB9C5A17799A06EF11D6B1BAF88B58B9F4456638BA6CA6FC41D5D381F98D74B7191C6ABA92EC3F10993B43ECA453D5FE7B",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a279_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a279_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a279_PORTADATAOUT_bus\);

-- Location: LABCELL_X45_Y33_N12
\aud_mono~71\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~71_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a279~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a295~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a311~portadataout\)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a279~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a263~portadataout\) ) ) ) # ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a279~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a295~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a311~portadataout\)) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a279~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a263~portadataout\ & 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000000000111111001101011111010111110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a263~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a311~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a295~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a279~portadataout\,
	combout => \aud_mono~71_combout\);

-- Location: M10K_X14_Y7_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a407\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "6EA5B700DC31DF22938F220624F0015D5952770EDC82208F093C91620AD48D668881CC4AE8E95581AC28468E3542BFE2F4162891CC53FE5E6F7E0D8350D135115F14A643873B11A32517F4EDFF3208B7EFE09E590207472A522CDEE48F21D9DA190B6E65ED81F9C4F635C017E1CA67B2AECFFAB34E722B85558C8F8E77E84EAAAEF9DA1CE724E256CFAE16FF507FEC2F499B2AB48454019B0AD67CD5018C6A5D089F09CFFF3AC701A12CEC003B3AD669A2925B53D5A08A42018FC26D47287883C927278651FD64E30E9CF394878799A583646F81EA1631FCF959F14F7D41C043B39FD3660CC3CFC499B86B8FF465951B88C44F0FE9756C8A30949CB6AB5752FA",
	mem_init2 => "E9DD87B672D1B86F1B657D59040CAC816D56472663927B491EB4D7EFB818DA7F8C145BC6D5631EE0DB4565FDBE2ED8CCF66AF7C1F97057B95792A5660306839F73DFACEF8DB8D6327B9628BB9948F36F63F307BA83B734541BDA8F14B7FD934631C63E34D8464E34403B1905D063F74C54B1FDDBC2F74044E0B36858A5771E2676D9750237A10B3171BFC69B584C2510530412877D1B3BDEA090A95E24FD220199F71C0DBECC084EC3B7F3D47DB5F7088AA587DEE73A408C9EB14AA15F81F07F25917384E2DF04D115925CDD20022BCF7A2452C2DCE87BAACB5EA244F6DFB42C403E4330EC6ECEE9518B9F1FB00EAA536788CCCA58E94C2CEE9F8239E0784769",
	mem_init1 => "C3B8212F0CFDE116AEDB39CCF9EDBC6EA5115525743BC7AEC7C554B42CA7EA9BE7BA58FBF2D3D300500110DFC23CFAD0A9895D088F09EA9B5065176966282FE7AC1CF106C64E12ED3A85CD3FAD9472CD91BBBD8FEA1655A5E102EB002DA2CE42C4FC05738692E2AC863C9F8007EC13351157CD455A02AF7BC3211BC61F94357ADB5E218880895EC6AC41D46A6F4FA10D832C3B7817216C5F4458D35FF8D61CB688F121F3C8ECCB9E407BD2B1A7BD2AF091D37998A1597E6478AF9656D6D27FE429681ABBD85D9CA99733E39112D014FF32B8BAB3ED50952E43853A3DBD7CC12902F39F9F8E0073B14C62DFC136059FA50F85EF236BBBADC623472C217307DFB4",
	mem_init0 => "59650D358139AAC469D76CDD3F9C9CC462D23A4D59A788AEBB7549CDA59F95F50A38BD6085E20CCCA548D1DBA271E69B6EFA46076E0AF071831C4B0CEDBED15D08899FCF41EDD70A159B15703B636686D8D04B17F602DF95572F0EB2B3765094DCFE6885F2487926B7AB0A9785491E1189E0AD9B4F3339853F9E9D72B31006DB2A2B3E6826E99507B5E10CFCD9AE9204B7F4B2A769F3C00E063723EFBF31A63C6C1585B1A205D6808043B543CF0213E1169117859446A88F209FE8C4A2B0CD75D6CE8B8071E8F245B4FB073F3E1643F7733B32AD9B8832394C19824C70ADF93B5F7522AA9F2B60F8731C50AEA7BC95F91D7756D6B031BFCB42802387048A0732",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a407_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a407_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a407_PORTADATAOUT_bus\);

-- Location: M10K_X5_Y9_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a439\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "284A6430FACD94ACB710B00D5667E9641B1121AEF340726A23150CCB6C55F5CE708DFB17BC84BFC072F01D3436512114A7839D0A24B3EE3EEB46A8FCFA92279E9EA3DDDB6A2307FC72BAA9CFBBAF5837D73C06D07A4AE6E49D17FFD2632AB3075F44A4740C62FCEEF1CADD8AACCED96F75FDE0E189973267C158401C641B57E2A099D38031A96308F01DEB6FB5594391E97A036C9C4AD411C1491E9F454A2C46CA148B502F5667544B18FD04DDA6431CFD576B82BB3D61865EE0E8989581B0620D1ABFBE0F0934247B766ACAAAF6F429B119023A9232C0952F83D440C52144719A5B577E12D84800CCBD65FD1A3AD8FC4A5DD9090035D40C306EC16BC118D184",
	mem_init2 => "3E09BE867AF7E68A2D1D72BB723EDEAA05D23C55326428A598DCBDCB62466B88885E1CE62945BBD24AC0362F295F0E682904D973A55D4CD4DBBC719A4EE8554F788D251FD754B134677673C7BD1F5C685993502ACC7841DAECDC0F5D7EDBBA64C4C4DDD3E5B1DC3DBD29F51E9A9D40CA549DBA780131D554B86242309AA512C2C01CF28043C3421D97E41357981185682D3082F688F50C921F0001B990A29A0DFCC5A070C84A1135965BF87AB3F6F2C927B2E84BFC762541F8AD15C8C13469F9383DD92825AB00E42729B2A8840121FCF74BF073F0762BF7362E8014B9485E1A181FF3F6A7B47538C5DA5286351016A3568B7A74D91A23F1E8D2F8E88797E6B0",
	mem_init1 => "AC2258819384A5B3C3D42BF17AAB1B3AFB6AC34AC32EE9D6FB9F8CFB0D80A8956C968A32CE78C9E1A34A18CF63CA870CD8FC7976FE529ED288F59C803B2C7AD4A9702FD530C4063D4C4EE79A2B2A1EAF6D34FCF75F1FD0288EE49D764B810B09F4DD7150C80087B84A428A552A1CF26A14F3F2AF74C01ED660DE87B576412110E5E78C8D15883482EF1A38ABA5DA01CCA748BC46CB12804FFA74D545AF9E3C695054288825EEB6FA3E7B02FF5D2D85630094860F77482AD695AB0A9F2947C5D76F7E476A2EACFD9CF13A2DF95729578B3C268DD40F2558527776564287FD4459E7C93E9EF95D898536911446258680F8642436DA982D31970665236BA151EA27",
	mem_init0 => "C3946AB4933BD36BD2D3D0CBB0379567858157415FCC753400A9190C2CE5D0BAEA5BB9EFD8E8D441C4CAB43B0BC8782044A60575121202B9B54B69429E253F47410A5407EFC4D1728D558FA3A18CB51F86720313DC8B92810CC995054BBBCEEF6AE2627332B7D5A811E41626CC39AE76218CF2B15CF54911F22AD6900A3616CB80709282CD3FB940856A933BAB6C4188D80B5B8CD36622A322672A9D2EF7E344DC8BDCBC616E883B4D5BDCE2A315161FECEBB66B18AC10A7BDDD928E10B06060587D277A0235BEF4BA14411E51D03051C4750DEEBF410FFC8CFE812377516CE1F32C0A673BFFEC777FBA79F8824709D6ABB9933DC1411331BAB871C091618DDC",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a439_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a439_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a439_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y5_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a423\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "E733B76CDAC9C52545E1C098064CC6E370804992830E71C633DED64619933F19D7058F6AB99E452DAB0CF4F4C36FED83EA6590CD91AFE1FE0AB5A7153B05F4DA8EBD43AD91EB6752D476B296FDCB51303289A8AF532362F32DE03844CB11FFAE33A783A0320E9531D2CC146BCC9B53F68A5290E40316B3388CA67DAB5640B24650FB0C4E3B68084D5989E4B80D4BE0DF432A3AE4E02BD4337059C8561DAD861E246F2F62D8B106DDA1391DD230F1C65D581C553BC66EAAA3689EBC6B366979C4FE752A9BE2B7330D1F3267E590A8281D53ACB0ABCE0591A61CF164E15DFB0737C069DFCEB864593EB44A8EAB8354EBF600E3049C932F1424071B162A4F19ABDF",
	mem_init2 => "945930B7FBDEA7BD7EE3BED5D9C89C911E4FCD5FE30C7C6287FAC6888467E82876070BD5EDB3363D8D212FC52724E7060F2928701A54126C383D0D5B8A3945F55C91AFB35D66AE240688F1A038C9C7793CA873FB2BC4CB7A458973FE7BDD4E1928C5822C12DAC21C21F37EF55D51D8E8D473586690E368956ED336B78C013B881AA8AD3D685B00ADFDEDB2BD21D3A1D992D830F979650CDE0D790E7CEAA84A5B1651204FAF3A929889BC140A98AC7A8306C3923938906C44EAC4464455AC223F030E730C4304BBC795D10832FAE84729B5064A2E6D29720F75BA8BF7B350A5C409EF96E2186E6AC57EB22B4477905106B0227B12373BF01D7F0AD37D7C4B9598",
	mem_init1 => "DBDDA3F3D03D8A03EA76214B28C83DC9CE074360E3AE004721E9A54F152E748350EEE7165CC2A94C06359CF83491048752FCEEF29488661E30369CEBCD1D9E5F8FF67BD1C50CF5FE3CF8CD1B52646040E16042DAD120B3AAEEE835B1FD84621EBA83BA2DD81C53E4F04F1FC21235DA043B08CBA5F0EC32DF102B2D302FC8560FAB2CBC45906D2B198863D6CF4EC735D71CE320F0734EA91066E97B958E0B42DDDFA93D7B5E88C811D983A7D63235047CA7B2534B45649A4FEFD22DCF1D8AFB9B304D9A4FFD89CDAA777E1B760D34F17CE486BFE34B681C8ADE3DEE1149EC52F4A6D3FEBAE240F715D5ECE3FE2C9AC1AED90C3CF01EB2266D89F63092221AC551",
	mem_init0 => "B9298B72CE976F82E4B4FBA551BB838FD74CBAC5A9F17B818FA8A81462D7BD352E6E9DF92F0EFCF2F1EFCD96F28E73EA606C967E7D1FC1B22FCDF62699805BF96460BF2EA170BB5D1B94820E4AF630C33EAAD1E6CCEEDFF1B6D1DCC68CC8F4DBE59C7E832DBD52E1424D6D743645F8C5A159FE4ADAD01DA9564E6B4362263CC890A5A7D290C1217D46779B2234E6A6E2FD646B91BE2F2E778A466177DB45361893F0E4EDC1D863D9874269372637CB647A44C76E9796C59F5D28E300CFD5CB42DDD4E6B33964CD364AE4D8707B8C29E0D0C12663F363C50EF012FB2B0CA5D2CFC7CB422E0C4B02D155BAF1A7E8E1A35FFD6A7088A2CBB025CAA97EC7B90F63D7",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a423_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a423_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a423_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y9_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a391\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "2D96C34AD81E202C98E9B55E9DC5D7AFD2BB68068A3B3176836AEDB4574EADA5228E0E4F6A7600121652B82FCA560DC19D1F01BE9404CD918347375135B07BC7C8C92318CC7A33C8D8B61A9800DDA7B06DE2F47A673D8A2F329F34FE87D9F4B449372E969BE108E751C3811E051502D323128AB4C39D789FFFE2AD107B984993359036BC76144C06FB99BAE8E897167BA46FA24463E6C2709E5B0297AC434A26237B0B6455352DEB0D706564F8D9C666E76C57F53E1A8CC9AE02221A870C59759A116C945DCB58E043A70F5F1EF610DA235F11F8341ED93D17F25663A88B981D8DA05084E3C9185C153B42B886C619C22D828FE875346D6F49211BD7BF3EC9A7",
	mem_init2 => "F5CCBD78E4E891895186BFA56CFD259B1BB1010021ED100A6A997AED3568551083D7420070BB483A324FE1E5AEC1944792A961B0ED545BD218779029269EDD043B09D2C89E0D98023BB7680CB100A5E26C12E91745763CB11B357C1305AA3CFA24EC8DD1E0BA98A4DE6C209B1443BA8C9AE4E0B152CD46A0B6D87B1A12267C3721C4E1CC132954CBB4DA4D2590337DA2EF9214634A8B79442EAE385784B6F34664531952260E4C8C92CB5338A1FD4B88EAF4AA76438D3E9652566CBCB6CAF98BA983BF2CB02355CC54479C2F500EB4DC2AA5EBD9D716BE2D3DA5355A36F58BF472DB5B076552A69A31B6AD0DFD6A34C5B3834BA1EF54FFAA15F6E04F5DF9CCC2",
	mem_init1 => "2D1E3FCC7983FC885D512E4A58ABE55D04D43A5C7D560480EC94AC0AC607BBF5B05D0D14A7AB2E67606FADA648047697D2DC49A8A6527A92A941FF2C0B3F138F13DF17BBC9955FE7EEE06B2C8DF9E0D42DB503B48CB16C5456B5388BEBE906E97AB05E52B22467E90B427234B5F13BB486FAE5485BAF86E7DC59386D5510D985D8699D70189C598FB468E03B1EA5DF459D7548E761551F65D8C13000FBB2E3A932975103856F466738F15956D33556BDDE7AC9C78F7CA0C281923C1B012CC985A6B1F849EBF575B403B798A9C46556A70B34FFC2B3BD427BCE1B65A422FAABBAA6111F1B8E10FDA5AB76502478DDFA5620939449DEC8CB40411AF92C74E2C8C4",
	mem_init0 => "7330A4F1FF5465DA942A6534BFBB6E953EE1EA2259BD29E864A88030F49E9DA0D14653DBC93837F487B4A4DAFDF641A6BD54918B66B5CD272CC0CB16DAD0B1427088F2704E55568E3AD992F6FD4FB0A8AE454DF97B885BFFA996FD996AE42A2FB91CC3FDE6F5CF1367BE4FA5925098678FCB690E9DE9C478DB3A35FB7892575DFC42D3AF7F53AEAF2AF936F96B66FE3C95F6708F186FAA70575564AF3918951F97F12A37908F8714A46658C28E9B98304870BAC9E1EEFF0FB9436D6F70AB87641EA178AF86FC5A0095EB6278F3F69E30A4206FBA3860954D61ACF418D7A0AA565B1CC71B48F9B2D343B7779A242FE11002F71EEB23657AEAB833828086B6685E",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a391_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a391_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a391_PORTADATAOUT_bus\);

-- Location: MLABCELL_X25_Y9_N12
\aud_mono~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~73_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a391~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a423~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a439~portadataout\)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a391~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a423~portadataout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a439~portadataout\)) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a391~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a407~portadataout\) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a391~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a407~portadataout\ & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101111111110101010100001111001100110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a407~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a439~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a423~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a391~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	combout => \aud_mono~73_combout\);

-- Location: LABCELL_X36_Y33_N36
\aud_mono~74\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~74_combout\ = ( \aud_mono~71_combout\ & ( \aud_mono~73_combout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2)) # ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & ((\aud_mono~72_combout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w7_n7_mux_dataout~0_combout\))) ) ) ) # ( !\aud_mono~71_combout\ & ( \aud_mono~73_combout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & (((\aud_mono~72_combout\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2))))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & 
-- (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w7_n7_mux_dataout~0_combout\))) ) ) ) # ( \aud_mono~71_combout\ & ( !\aud_mono~73_combout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2)) # (\aud_mono~72_combout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w7_n7_mux_dataout~0_combout\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2))))) ) ) ) # ( !\aud_mono~71_combout\ & ( !\aud_mono~73_combout\ & ( 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & ((\aud_mono~72_combout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w7_n7_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101110011000001110100110011000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w7_n7_mux_dataout~0_combout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(3),
	datac => \ALT_INV_aud_mono~72_combout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	datae => \ALT_INV_aud_mono~71_combout\,
	dataf => \ALT_INV_aud_mono~73_combout\,
	combout => \aud_mono~74_combout\);

-- Location: M10K_X26_Y49_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a151\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "CB6337518B661933783D8587F22D46CA380AE84B6E6CEBB8160C147F863D55E97DDC9E1D0EE928818C07EEB010F8F1C23626B5DD870F9F4BD6F8308C16920DE101E05FD72307D3A942BC775B37A5E2B44D77AA4E3605299DA9FAF51637507EAEA627A382E9F8D584633A349556612D03D3E126705E66A89A3240191F887F32E87DE757C2DF99B6601CA0655D7947D017D59B8C21DA696856137C81D02A3CAA79F955FF90275BF291A5BA2EA4D62668392E6EA56DBD10FFAD7E6ACA372DF498C2C9D3A5AE4B0CCF204A0EA0239AE862DF9F3844FAD00733750536CF2B69D815EA4C6EE4C6DE63FCD815095D5A92E862BEDE164FA34DD34A87206FFF32A0384DE4",
	mem_init2 => "231103CF3331CB1B174EAE138122C8F79218F97F4AE886BA9E86B4500145D96B3E38B0ACA323DFAC52CB65A06C68EF74CA1470FF390F38FBD82F41FED555E09DE3AD668F6273D98CB5DD7A69912CB75E379B9C943D6A0CF432657F7183EC400E02EEEA8D6D5F13C9863378F35D545D88C244481C7D9FC1136C59300322C4381FE1CB427454581937F0427B05414072E1AAFD7609D7CF0201655E5233AA97B209804233116FF45C4BDCC3D648A1B997731A3D705EA4F79B61C31246521C0598D2A1D3DFB6EDD214CA2FADE2D286351EB85D16C4B600006C6562F04BD488213467093A68CF475831ABE8BD3AE2C06341E0947303BB583A1A7915BC3A92A0C73CE3",
	mem_init1 => "493558CD4F9F2108473DDD5623B090B876931CA125B0B1B5F01332BAFB8E6F3CF3E26BD2F2C4BE46B3A9F3BB0BCF106EF86A4AB7284CA6276AFE470E11B9F1C36F1D0A9B5EFC16E89A4593D45F02F1BBDF984506A071FDBD60EFDD5778A0263F56BA97724E6FB862EA7B722104D5F4FFE8BDCDADE122D22B8D0E745A53421155D6F560107BDF6A0BE7B695E9D601685882E686569FE738173B77E6621C0148448753EED2290150ED25CEB4B6C68A94CB1267267E9CEFB5FD255DFF6BD613B183E02945B9B635589148CFCE14B6A0AB07692DC74E7C02E3AFEF2A8FB85F0C616581EE6F582DADB9AE3702F95D9F3C09E741DCA3D927B17252916D191A48B94012",
	mem_init0 => "05D907949E7095CB90BF3ABD1125619983457E1AADAED230D0E41B6E51BA401ED4DFD5ABC7E8AF3FCAFCED6D8A87215A15753F5BDB4A694C99F3F08214CD47A2A5AFE1034E0E21299087A3B4A2331FB2102137397BFF413982A2FE65E3CDA5DB102764FCBBAA6A7777544EAF866F382E536E23C21CA2C023B9D2F04B6DFB9C67F184486ACA9B5190E99F95BFD9EE49322B22F699D0A31C86E7C859E8D5FCD0C3F1AB7F17F997A1EB36D1F2FC7B87B4BA11FED9AE1577D3112991B94BE6099C428E835F8C1E95D24FB2982EAB0C53AE83D716C9BABACAE394DFB2FB7575087517BFD10B365073C2479F743727F69F5DC0FA0BB546302F62D194C3C1287A723BB2",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a151_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a151_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a151_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y46_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a183\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "D8A786FB810D939B648B393CECC0A27A4A5819406A7D2DBB62CC4DF891FC46F0F6A98143520CAF2DA41A8B8B4786F14138AB9B9D39E8433570155A9F1BA1570A4E71CDDECF7C13B22BCCADA1A7ADA070753F129C15314569EA092DAF9F7CDCEEAFD44B6C26B9E934E867BE588304AF9DECBD9ED2560D4DF0D6FBBFDEA56DEA78A034A74EF19BDBB25BDB25BF7E2A462FD5CC2540F5FDABFB462B6BCAB165286E3DC5DF116EE083FF6409A4472A59F136714607D4442A185DD36A725FAC26B1EA9EFDBAD8CB221FA93507B807C1155FFBB78F18A272A60F72300294A1B8D723247042EB3BBAF3A3ADA2842B030A82784FC58F7065801040E9C2F59D81AA83F700",
	mem_init2 => "5D6641FE607F6A51A6E325D2F20F5F7C537E42C889DB54EA63EB51C25B0CA72D19D2963EE4968E99B7F31D159253CF8A58DD93C0249CDDBEC36221B0A7A89FFD42A8775826FAD0D90792FF961A38BF54AEB4E5EE6C02EF8415946DEF6B66D57A8C3D1BB2F0D7E938BF3879A4FB5C1580312730DC9D2E3D89C1424A91940CB3126E085E62BBFE3F81D806FB405B2AA36622402C001F5F612795B16AF215F9F1FDAD2171821FF158F08C161B80073C18B1AA4A223B57A870CC68904FD0066E638F20514CA3B7151BB201D538AD86E86B5FA671B47C151F2841D37EA0B298C74970633ABF81D27383E63ED7B7EC2CDA39C1A6EB3D324D87C79DBD6055DD949A9169",
	mem_init1 => "783891E21DFE277BFEDB349A38DA40C8EB02AC1A94EF79B610D341C59E8D2AF6C5AA3AA28445B5B64DE827ACC1D80FDDA77AA05B18687693052469DBC12B08D81F11142139895D461397F5C3DE5B331004C838EDBF973B2BF4C1E4B7334A878E334BB1E4F72D3B4E1567E6469DF7CCBF9D14BB90E091235453120B3A9E1B70539C988D444D7D1605F2F600E56946B85DD177A64342B1E649515E51312905F4BF12F14BBF366924D4EB5FEB971DD9631E46A217C8959092821D9CEA5F8BF6BB4FD49D9B4FD9795F1C370367BF99DD07E1931323D53EB25AF9BD82E75A4DFB461F2BC18571D90653718DD313BA2AAAC85F3701B4DF73D076AD44A7A8C7862BBE79",
	mem_init0 => "C1F93C23E91EB8923F57A6C9654753BB4B7328354954FA299465C250A14AC9F31FEB92D4CDB631ED1A36A071D9C5413A9171C86AC23D6E56813F5420677EB108C56BD7EF68DCA61E67E3EB823CA4F59ED49DEEAE13C3B93351578931D2C80E1C9DE4289EA2A4236424828ED6C683CC1E0383A585AB478DC25442CA88511552A5DBA613F8D6DCB839BED84EBF68448DE5F80B616047358D05854AD9D69C5458D6B4D528613D59DCA2B7AC8FF81B94A59C80CEA6010A48F0F2335D9B40FBCCCD3C51EEF0964FC38BB715A9681D99761594A114A1CC237864855A36B65458E109C60533B5C49EDF7E7B21CCA62585F8CF022A5A4D8137DBBA0595C4B734EC89F9B9",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a183_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a183_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a183_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y46_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a135\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "6106BE60652D9E60509F6F2C83E3E7D0629B84F217415F8B53F53763547848EBD3CB3D0AA6B5E096D0F859C1D7F205F8BF5FB165479B52F094B7A927F0B8017F26A3D6952DB5CFDF196B809B87215310BE06C7C58576A84DA277E9F278508F9146046630F68E212162F8C36846A15725727D6668923351BEABE6EF0844D4B6F3B0ACA53F607F4BC5DF9F05D3A2FFB1C71A645E2750A7C616C55AA6ABE12640403C376503D94DC06371E80AFB376569650A2E15C54E4A10934C1D9C78D4824D7B1AC9CE983FF77419FB5D46ED2E09064C3329FA312C0AFBC78B5F976F84852298C2C3B1F78229CF609F4F10716244DE9B320EEF1AEEF4E2F77387C310A79319C6",
	mem_init2 => "EC1CD2B9A5759B9FB2E0963E1EB85A3F5CF5CBC774D9FBCC52E66FF61366B4E7AAFD3393D72FC34AA220A90550887E3FD0E76A6E6D57282734C894EB42E0EC84299E12E4FF5C473426CDA160151B85538ACACD779FE24927E43C23E2EF6E198F87613CB65BFEC55645F1EE7938683AD61F8B9900182AB8810E4B440F23214EC82C388A969173E4A9FDF33D408CADC64D7C17581DF546587014678B9F6E64FF30B515EE9544F7A1C819DDC3A2E4564C0C682279EFFCFD5716844C4F9BA9400B4B9BB79D59A035EEDC04CD495F2CE27F43305DFBBFB9280C0E20E144FD6777175EC78ED6E1E2A548F4B8D6B7768A17998B9674F302C1FF8F225A54D36CB31CA70C",
	mem_init1 => "00F28514476D3E01A0FA82B3D4E1A182D1301AE9559868F00A27A1A695AAB5D9B9A476E51CB1EE03EC5FA047C65B1276324E6733CDC8824D76C99CEB8C1918D8E501C894CA0C6B9F0291203E5E883FE102F2B32BF30C0AE3C339F49739E3C86AC1252028F68BD34D7C9C2FDCF0D191BA4EFE24BDFCDA3F4799FE19795E0820EFBBA3DD2B799773511C1BE90924EA5B995CE45374E6988C3A0420BD0FC9C0C4AC5C5CBA510335CDC2AD153D4A7C6C1C0151FB3A7488CA600E44F7C830823C8C0617BC6E43C75AAFD033366941F4CC1D8DFD9097CE2AFBC5C4554F665B1E9FB6A31BBEA958D794B28522A49FDF028D9B23A431ACA36F2838A73BA8CC8348AD30B0",
	mem_init0 => "F60216D0B9234A3C6F4F8ACCDC23BE6CC94ADB58BF11B7E3DEE1B036648011D4432B2E272A52CAB86EECEEFBFAB465885F82A1D263D0401C1AAE224992CF22A01CE75E556E576D801A673DE0CB78184F373D792045017124BA13317A8B73D37FCD91E5CF0B23F34B9C7836B6E48ACA6DB2F16F5FFE0AEC23D3090701D543428DDDA6F67E3BD1615DD66EA8E924D597582151C31168B50856BBC9B285CFCC085C14D6CBC474C9DB9FF3FE1D22E60B914D37F8C98C514FB2AA53AEB96A66682124E6D24F75D586703179B93495FABD4934F523802A0B446FB3785377E884BCCEC957DF3CD777EC7A1936DE1C5C67EF06F0A8D89B88BEA8AA4205AC1089923C13FD",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a135_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a135_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a135_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y56_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a167\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "559373397BF1561CB47EA7203DCB833C6904CEA36D61A572BF0B659E8364DC57FEE061F0B4D7689ADE7E454D0BAEDA619CBE27C7D275F60E3FB43A92646119F14B9DD9EB5B6D48E2C6B6AA82B0DC1E517CCB0879631BB1ADFCE4D26E4815356A221A2473BC4EB7A485DF0B8E5103F1E6844B4C3B5FD6A1C27D25012BC3FF7AD8F1AB1E5B778DD6BB7226699A7EED401380898A56666CFFC255612DE938FB6E94DBBBA02065075718EEA44D48FDDC911197DEE3C0E15B786141C01400E3B7793FB134AD08455F9A15C0CEC8750187E1BE46C67C6E16DDE8148C8BC369ECD31D8EA0175CFEC439F639C7F93271C949BB9A17F0BA9B18117176A241D9E74730286C",
	mem_init2 => "2003C28F40EA6FE60FE1E47D9C2D0BBA5F3249C5910C367B96D50F4E199067FEF7897466925498171FFA0E7778715F7999DCE21395B522BF9823765E5EE418606CA9ABDE691F390BD0CFEA6116B13A9AD45986869F2A791B07A3E03A5716D91A2223610E159F0F6EFAA80625587B5048154A567476DCC0EDEA6FBEAFCB96118AA2059257C8716FFD4E01EAE1EA1D1AB4F2C9CD93C27D61A7E1464E83CE5252A84AC3CC1FA28AD9324D04C0F8289CF0296B2C6E99DA39F3BAA4FB7D8EE8050BB19EE894EA9A1D72FAF3D3F6C290A989CAACC25A786AEC6C52EBD97AE208AC9E74641E988D211031EC4B199C69F671A7764193AE5BD0B3D61AA20F799CAD376593",
	mem_init1 => "E63EE7F792DC971B1BC9AE33FEEF41ED6326BB1F04A022AAEFF57FB999BDC82D840B3DA2AA64E1E8C7DE38D969D31706FB1182FCE6DFEC9BDC463D9DEC1557D1B3D0F0BF829CBC201DF25C6BA047DF4265EC4A15F592117379B905AB4CB60D04B32A4E7F553EBADC59EEF16CC4B4412CDBE7C70F813BD661B92AB6CBB740FF7651B11E3EB593CAAD29E62229F901028471477CF6CCDA7B8A27362DD3FC0A173E1800A0B74E58DA018C40C022066A3DD6D7CE8B87A9499F645E05588B651631B3FAC02D08030F4A9F80D19EFCDCE2A4898CA67D19478758356E2FA0E6D7F5E5CD7C746BAEFD00BAB4BF5E16FEC251E1E15DC90537C1C01D50286D46A559D7373C",
	mem_init0 => "7D8554336B857B6C219A9117F419C174FC162CCA306E5CE5A5F03785A52B40E7719642D1A8EC4045BA7A736C871BA27514FE2BFC73B9ACD36185D1236EA999FD0CD2A6F222A500A20230A1FB0357827E389253C4398B3452BF3F861881C72973F243149447C9D183C98E1B1CCB1DCC0CB5D26D6B9D73132D303FE6212B0C5BE916F480AB2CDCD4CE8F4FDAA08378E96532F02C1FB56200D20B627BB341B9D5C7C1F625286D1582CA5027AA28055606777F048FCD57F8B1CA5E46B0B5C496CDEA34DCBF609ED673E78C9C1D1A80EDC8AAA75D2459F2FEF2D03D4A8B892C0AE2B9B18E6ADF0142C0E18CACE3BACA2AD0A38D0611380412ECEE7888BBBA5FE75A39",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a167_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a167_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a167_PORTADATAOUT_bus\);

-- Location: LABCELL_X30_Y45_N42
\aud_mono~75\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~75_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a167~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a151~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a183~portadataout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a167~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a151~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a183~portadataout\))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a167~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a135~portadataout\) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a167~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a135~portadataout\ & 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011111111111101010101001100110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a151~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a183~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a135~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a167~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	combout => \aud_mono~75_combout\);

-- Location: LABCELL_X36_Y29_N39
\aud_mono~80\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~80_combout\ = ( \aud_mono~75_combout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & ( \aud_mono~74_combout\ ) ) ) # ( !\aud_mono~75_combout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & 
-- ( \aud_mono~74_combout\ ) ) ) # ( \aud_mono~75_combout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & ( (\aud_mono[12]~5_combout\) # (\aud_mono~79_combout\) ) ) ) # ( !\aud_mono~75_combout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & ( (\aud_mono~79_combout\ & !\aud_mono[12]~5_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010111110101111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_aud_mono~79_combout\,
	datac => \ALT_INV_aud_mono[12]~5_combout\,
	datad => \ALT_INV_aud_mono~74_combout\,
	datae => \ALT_INV_aud_mono~75_combout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(4),
	combout => \aud_mono~80_combout\);

-- Location: FF_X36_Y29_N41
\aud_mono[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \aud_mono~80_combout\,
	sclr => \sw[8]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => aud_mono(23));

-- Location: FF_X36_Y29_N56
\sound|da_data_out[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	asdata => aud_mono(23),
	sload => VCC,
	ena => \sound|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sound|da_data_out\(23));

-- Location: LABCELL_X36_Y29_N54
\sound|Mux0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sound|Mux0~1_combout\ = ( \sound|da_data_out\(23) & ( \sound|data_index\(2) & ( (\sound|data_index\(1)) # (\sound|da_data_out\(21)) ) ) ) # ( !\sound|da_data_out\(23) & ( \sound|data_index\(2) & ( (\sound|da_data_out\(21) & !\sound|data_index\(1)) ) ) ) 
-- # ( \sound|da_data_out\(23) & ( !\sound|data_index\(2) & ( (!\sound|data_index\(1) & ((\sound|da_data_out\(17)))) # (\sound|data_index\(1) & (\sound|da_data_out\(19))) ) ) ) # ( !\sound|da_data_out\(23) & ( !\sound|data_index\(2) & ( 
-- (!\sound|data_index\(1) & ((\sound|da_data_out\(17)))) # (\sound|data_index\(1) & (\sound|da_data_out\(19))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000001011111010100110000001100000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sound|ALT_INV_da_data_out\(19),
	datab => \sound|ALT_INV_da_data_out\(21),
	datac => \sound|ALT_INV_data_index\(1),
	datad => \sound|ALT_INV_da_data_out\(17),
	datae => \sound|ALT_INV_da_data_out\(23),
	dataf => \sound|ALT_INV_data_index\(2),
	combout => \sound|Mux0~1_combout\);

-- Location: M10K_X5_Y11_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a144\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "21CE1C613DDC8763117154AB167D03D5894DE19714999A361E825360AC219B0C7892CD4F35F21A82C0565E3ECE7E43ED92F0261BC407609A9EDB3916A3EED57B4F183CA28366614FD331294557BDE7DB3CBCEECBE9A5F3027B4CB06B35BB1A01AE13668B48D2B4F87FB999A16424CCFF8DA798700D64620FAF20BDD73C68B368F7ABDA6A3DA612405BB81B06D2E5205DCEA775FA1E1CA6DF2F03916BF01C20422C070917281034C791258D23A8DE69F6C9DDECF7D4F0E472E6F340B0D2BC3875A196F324ABAA41275F18A0629643DE92315056090D68066E9B75B82881BBA532A27D6EEB0B2F9BA4315C776193162CB252E6E084250637E71E4BB1474BD0E57D",
	mem_init2 => "51928BCB139597C17B33BE996137F2FB9E8C98EAFAF7C6B657D2A4E70DE3E8838DBDFB78BCD63EF5A992A597B401DA0FC8B3D88761662FE5EC02ED4B62A9630299EE0C7455D978316EB16315F8E48F54AA7542D1BF5BF2FD23B3E8006AAF3BF63DF30498B227D38B2E918304EC5A599B88D294AFF3F9D99282AA2809FC59C0D8464CCC02ECD0F9A258763B5300324B70ECC5C4E255DDE36E95413C49FA0BE8BBE91FA38AB18FC2F344DA1ABB7CE2872C6C2D19D6AB3598767CE3D7FBE25F01B5AE3A161F0C47B8092540355CA3DD4B5A1B0F916DC3EA9B2640066A143D1F332073B1ACD0D8BC71DD6A7D29E9568E77A321E22CF33289A64FF04212ECF818A298",
	mem_init1 => "F06C5C9AF929017B2071DE74039070FACC6E7B2FEA00B48C03A02FF08319AFDE9FF672DA2271618A2A9CAD03D9FD9AC6B92059B2B8C803A30FF3DAD8E5BC36743515D32887C0C4A7C1BE952D1F719E6751945E023F7A62290FC72E4238B51049C7DC8A2A2ACEE1326650D8B2EAEE17D25000D65335BA0DE656EB022EADA607A5095CC6864C58AFEBFA735E16612A7AA72E86BCE2D4CB1F5ADDE610CE038AA140C2E931693511F3C593577C05613D6E0D65DC898C2DCC12B5B86A79A16F558F764D6EFBA1C1584939B54554EE45358EB0BF09B1027393B60FE0EEA3F5BD9A3A5D943F5DE9A41AD9F48A495590608B70ED5B5F8E28AD9E8C96123C9C05E1D30039",
	mem_init0 => "C4DB342F116E8C916176BCAA0F56A5A62EF7316EC34BED708CA3F2C1AA3BEE3D1AD199783804EF61111AF92E2FB101B3E48BA93E0F7103D5194219AAD7732C2DCCCAECA2FABE7C22659935D3A180F6B3E0FE102587D5A2E3962145209FDE673EDABAB95683C0161B4F3019BE9C8637B5C8E68AD039B2BBB240F3279A68CBC39EBE8394C55F163271413C595993144B7C4439701F17075C7289DFB6E4D70E4F81445A9B517DD0302745C2051123C4D36F962ACEAAFF80A8F3982AA925D20539A0AC4786D52E8C6439E01DBDB9E01E1DF01543EB79BF68E29B52FEB2B3D495A43F43B17B6E86AA454E7D52CD1363C3ECDDCCF3729B2EB5CE9967831B9D5B9E60B5",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a144_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a144_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a144_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y11_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a160\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "18E3827F57037AEB74F0FCD76435AEE7CB9A2C0CCA5A3B2DAC684889C3987E0746C1E34D44F3C128FF28C946500D2163B808C2EC2333D12C6C54BB750C0E1AD0163EA545774503B7A10BFE7AE7DC23915F23563A145528021B074F6EDB749F392657C414C0D93745A9B9A6622421E49B30265DB462CFFE2298D4EFB422F97CDA85664FA4B1862A88958CF6E1B82A8A9B7C1F7B80F5E679E92E65E44D0E6143C79476F0CDD9F7E2890483236F40F0650C1F1F2DA77731ADCA8AFCE368EB284D12AB3EF0F410DFED59C4D51C7611A92A849A6487794D4803E113F1657D399049B1BB6EE635A26AC351F06E67071C9D0B7806E29C97424ACE6120FEA6192DE3F2F0",
	mem_init2 => "C777AF5703F086CEE6C91302B1DC03D9793BB5853390D3FFA1EE782EFE6ABC6DAB061A9DF3C70918643334B7B6A662304D030610C9D3FD5D225356C1DD6932156B7B34D970C4D568BEC5DD9C59DB65C22D3D94FD77E05629660D42D00EF1C26183B8B031810E6B66A9A180D0527911F104845B118AA6C9F1D0FA034DFFF83DE8F1481F6ED23696108D512D7B807A0536CBFADEB4D54124BB09ED6383043A8A3526971E9AB22339FCB6775F525C435786571DE8A20A47747BF0729D7AB2BBD948BED8C028ACE7E91341F2FE609DF0D69D2741184EDD8B6AA46F9CCF60A6D9E16A4B2D34D9662E2A6419459F51AE372559618F2A59BE948411104933328EDE11E8",
	mem_init1 => "BC57FB1FC95DDD887DF2EEDA9B310E0A5BD924EEEF013C05EC36559D5D4894A2AA0E260E037DEF09254E08F06F76514286174C5E67AB397F3A09D89DEB1F8567A48B2FAABD13AE06F696C295A008B58D2CFB1978422FDA8F704E786C892F222CDBC245E912B2F7160E6B6BDB62118DE7B85AA8F40D3BA5E21B25452B2BDF801DF054FA69C0354494CE03B9C46023BC0CC97470439474AA7E67FFF7A8714EB90B4C067688CF62E71C66690695931B3A5189722DDE11CF734DDF336CD928F5A6800FFD1E3885EDBAFF9992F84ED2A22265D36EB0F47D91973D6B2EA750B30B1E17CAFA3E3EA2E6690AE12EE1D3BB1A0BA908BAABA3F0FDC0B59527588928A490F4",
	mem_init0 => "8D0FA225167491AD234CE72F6E99A44CA3CA9C8BDE14449BB9795474F5FC88C702B8F0ADF68E9AF3B6F4ED54D020587FE0AF44FF0DA4101C25C8210964019CB81104CE5D1043B4DF46568FD17F6B5E165693E38C8E4E823C977AF4414DEF8251FC083F67D45EC8819EEA68CFF677D9F348F850F76ABC00900AC094C93AB7484FBF798C7DC69454C43F3C5A3FA7B435F73A0FCC227F9D5805783B7A7815237469C3EFB6D0741CC69A9AAACF25ECA4C27FF8B43CAA967BAA9A875737F626A1839BF95AE98529E73793CD8EAD8687EA5B01B9B5BA396114E2F43C42F01AD5CB8E4851D49102980148912DC5E60AC965778BE88D04F110997F992A8AFFF18747DA37",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a160_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a160_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a160_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y12_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a176\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "07E92D46CF83F1EF718DB243E2510C5A44BD87997E482796309CF416E902343713C584F5E8D7267709C463024739955D217B74FDA349DDF65FA2A79EB42640930AC857A91925FDB2053FBF0354CEFF273BC0CB9E62A9C4E6537BBB593D954ED3CD02E8A35001A1C215FF31E9441E20382003B3C67C29EFAABA36FC95E266A74B31AFB698233746277BE1CC5551CB4EB0DC5901B8D1F07E52F52E7781C4A891B7E54AE1B0D305685256974EF716FEF1BEEB01B5CF61C41A2152295C98BC67DBB107815B0A8AE278B2D2C9F293D62AA5AE2D4F17B11095522CED552673AD7208C12677C1EEECC284E532887460F2BC0C7E9C18EC14D6022E2C189EC16DFC971111",
	mem_init2 => "00A865E04E4174C5BA444E394FB6008DAE68F7180C0DB34DF7FC1C76E4BCDF7C651F7B9C532B246519CA196F5A6830B3E62A5AC7C00788EB5E006F5A04C3B8F9B81393E211BC77DF351CEE055B9E055373E207AF83669E7F1D906BA0F26D6D76E8DCDE520C8E2938CAB206FBF89EF4A26F6DD3DA5BE210FA6188A22E2DCA984DB067B1802D06FC1919A9D4F6B572829A65EF30BA3215874E4F440E2AED90EF584F1912C374FFC64119BA63F69C40DB083E67EE0C46D3F1E777C40E739E0671FC505D58CBCE845608FA7D8D31D737E77F576AC2BEF8EA26B14315113A10AD9BBBB2D9AAF2573304BB0DDD3B972832EA5909142742A4BBE82DDE931C0C2A1EB81E",
	mem_init1 => "A8FFFC2280BA2AABE7F63445D9AB4CBF7A50EC5DF4C353529B99347748792EB604FA3E541230EF3FB28C4C5DBA2944E0E0CF1352259DB6DA0C94086D7E933A38D20ED84423DB2080D0D2760CD9923749B57D4A51D93A6084451124FCFA3424BF0D5B7DFBB0EAC27596F6C2AED66E019287549EDDBA7903AA3648D25AABCD30CBAF8E4ACD24A879240E950A0EB60BCAF80D5E353CD9874F771AFBA50870C0552668F51C68063EA9FB748D204B7E65F9A31644FF635753D57B1D078C3B284900CEC8AF5A87E3BC31A229B2A9144F14A48898253104D33739A8326B277514BB79E5D78E3B7C73F1D0A656D2DD2BEA3A3190A58D18376D103014616C4A3A76F46FFE",
	mem_init0 => "F7632301AA2D8C89D54798A9269FC871654BAD5A313518D40A5CAF44150ED35E9FE7FF830B596544E07CBE1DD96E05FC857EB263A656CF3CE5D0FED4C405C5755CDE2BED8E7860A0E4D23BD3B42769B3A42E652BC66FE01148028BA6FCB65A2AEA937062BB6BBDABAF0CCCA8F6DE8A44EA19C03EF6203BB37C5A175EF50EDDB457FA79039CA2A147C32D33CF9111D94953F3149B5F075D9C62711021E5F52B32D888A5585AF9CF40FE5B28AECD48B5F8DC0FCAA7FAF86DDBC1F34230A2A6083A98E30042DE16334BC3055EC8AC6EE963D13F07E1E6D248F68E7AEA0351B3F6BE75591799C0562C8EDBE2078EF642134536541B1BFC5DDE8DBAC72FA3635A1855",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a176_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a176_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a176_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y11_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a128\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "858C7E8EC62B454F5F713318C0D5EE078C0D16ECF0D5E001F34E9608C24F6657AD320A8867A2B5E91CF347002FD00DFF1CBC17E4D2A883FEECB8BFF67FBD66ABFD8717213FA1CF7806F46C905C5170CE227B38A420FAED7D81FD433FCA0EACB5DEC8B1BADF3B3E944F1607B38BE964E05D1023E801247ACBCE3D6B7BC2C5A99DB7531D0E99CCBEAD1B8566AC8EC7FDF9C80B239F8DDB6D0BE7F5BB0A9564CB605322A5A47A7E7462462F004EDC6C106EBB8A4DB4EB622B80F5C709A9A63EEC9F5EFE7DBD2934DA2061B92D12240560076428EA85F36C45C868A3041663CAFE4B1B41AACA45B0B8A3F92B0F14716CEB23C1FC42D84CEB25182A84DD9C0F044AB9",
	mem_init2 => "2AAE3D199E54D96A2434305C3F13B74A14ECE816C34CF4A3F8B143055336DD52A8BD61026CD420D4B012076FC0703CB6EEE50B61CACD9FF12CA246F8E4B1DE98298A993A0A67415D5790106CE3446C002D0014DC4B54AAD89ED930C68B29B16E1C6EBEB8BC262D41C5299D44BD36A44355F7004EAF6BD85B50B0EDAE6B06B8EDEDD70B685160796DB402FE7BB4559885BE394A965D99DBEA55D4E76021F1E2BA0E533FA657ADE8303366AB34C3C6A98EB21E4D685D30653498F8242EEE6856ED4217EC391BCA652C7B2CAC2E6A1E9688F26AED54857E6C02C55895B7794A66555579F9496541660251ED494B3B6C4D448395AE69FD7688D953AC0B79FF82EFC2",
	mem_init1 => "74CE7E14B7DFACC66C8C5A1BEEB9342B78FF0F17E87EDD753924303E16215FE924A2E60C0AF35C2668AABD97D0AFF794C37383F6D90BCD6B168DA298C06A0EBA4EEEDE170BBA9AA08E9E0A828A210C83FC08B36872E20DF192B9B116E037C655EEBEA4184B166B09674FCBF38ADF3E4B8C481E6E4AE44F2809E6CAADB14743F26E12477A8304FC5270495CFA52AE1078A540EC4280B6F6966B3C207AB12FFD8C1E262614C529CD05E54B682FF332CEE2BBED73C2F58DF1F2E9C580C31F7F2073B126A10DCDF40F54253AFD1E87EF4140AA6E696A942261A32DBFFD3E30EC09A00ADE76E71AA8D633DCCC54B3B91636FCDA9CFD84B3F02C5AE3F91DBD4FEAEC05",
	mem_init0 => "D2A70C373197D5DC260C353DB8F8839B980DFD25CC1B93854F059D071C61FB5E58016B2B3299037E34D256671EE0C666D6995ED6F9F4A9E8029BD94B20AB3A2B8E700C6F5DB5CB48AA870A5EF3B349C1F5E456285801B99AC5FE6F3D79ADDB452014BEE412895ADB03C150E03FEEAFD327FAB5B7A09C4A7189A6774984CED96274B041F413CFC00CD492FDD2E7B296EB750643097D9FA3FDF33DAB8E420A37AC44A67D40C4DE37EE716B436211E41D5EDC970B1CFD8BAECEC80C2FF76D1005826FB82722AA7C7BCDD556CA66481E26E963314FC56E95FC831E45108BE69E34F7367176D2979D1D5AB1CFA0C611EAC9B64F7FB918D4F4AC076E0BB415870876C5",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a128_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a128_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a128_PORTADATAOUT_bus\);

-- Location: MLABCELL_X25_Y11_N33
\aud_mono~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~4_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a128~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a144~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a176~portadataout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a128~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a144~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a176~portadataout\))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a128~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a160~portadataout\) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a128~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a160~portadataout\ & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011111111110011001101010101000011110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a144~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a160~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a176~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a128~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	combout => \aud_mono~4_combout\);

-- Location: M10K_X38_Y2_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "002149DE74147CA5C9B5348F73DF3DD9AB188F963FDB6E023210EC6E934F7E809C1CAC046F787D258D99413D50E574B535F9740871650D8ED43EC8D94A9A3EAC0DEEE4A278C1E6CF14A65232D036C2BAA98E9A58877946C2CCD17B1C79BF88DDDA23190983B004183B99A3A003627E01C602DB9A16E7FFF55E919A51F1AD8BCBA11767342DAC2893AD87179A3AA148C6213483E61D0C0F477F4FFB650074C547F1945F5C3118BC773A4E3C21A54C1C300DB94080CE4E6A414F6A7ECFB718439BDEACCF0CD7A5D3E22B3693CC05E81496C3D78D6380CBB40DBA7CB115C4E3B4B6CF05FBC910071F965A952F714851437A4F220166381078299498E5CC9B4B0684",
	mem_init2 => "781FECA2EF22D91F4E68084C06A2F002715751653CE04A100839D728DB068C8E2241BEB201B0313BA6B263F430A252669AA1DE3F3373D1A10556477C48916D9BEC9619953FF46A6D415E9233F5AEE01224988715334B0CA9DFB1A0AB67D1C1B9A44003034ED91A20BAD61F784402FBE763B3461A5D5A1D08E3596D5AC91C2358255FEBB3FA4DB5697BE66D3133F7866A24BF9171E437567D0548DCB917E68EE3A696C3CFF6765610B23B531C6E148F081C3A5BAF48C0C4DC5727DA644579DE62034902DCC51C65631B19AFC5AF9529B453FAC056B157B33819592EA6914589FD252FC22343E75F36C785E3F2F6853481B8BA5F68EA3BE586143A5DF01D36C450",
	mem_init1 => "ABD209B710A4A295F26233DB535652031BDF896C63616338C47BE95CC16F3BCD791C78A0E43B833238FDEE3D4E6E49B9441C221B8529E4F0187D618F0B4333E30E50D5D272B32C37EA4D0382FE38784F2CA382C03A6D6F097243A98AD4BE4A74BA3C6FBED1D02FC18770E5E09C201DC602022779ACCF966F214C84D50B74DA986B77120AEF2E086A669DB085AFC3FCE6A0C3FE9FCD2274C4CDAA66C90187E39FA719346CD0943FC8772F188CABCDA6BEDF6021AF5F648B2A6D127D99D5202174AE05C69111C5A520231998290B70307389F5ABAC2AB6E8940842A03E15C2B4C052321186864A755C217573D62777A0A054AB943D57CEC32C44CFCE86889411D7",
	mem_init0 => "2E539632BB7003B8DAF38EA054D74A4C63E04633027C0AF2F766ACB11DFF532E0A35BFF6EAF4749506F669D37BD84C49DEFFEAD660300CBCDCE2C795E19328F0B0C2B2B9391E1E080DED149A53F94BDCC0944B93A9ADCAC9E070CCE95816BF986D9BA8AACF95B4435EDA16B89839CEF4FE5A8BDED1C43000C50292E81FCB1C1153A65C9CC1F909AFD8507DDE7C63706E54DF99B0CBF21F59E2CF44A51801B166D6585CED348B2943894E17F61D3D781A513ECB4C4A852DDC4A08EABB02E6AB832DA09C6F086EF273E520273DE20D3A3A2AD566E62CDC2D15D320855510CBD0A52FF12773EF35E4E2508A58C6B970C574DF51FEA51DF35AF413B8785C2E309021",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64_PORTADATAOUT_bus\);

-- Location: M10K_X5_Y10_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "261B3DEFE24499007EB6CF2459540242C4DDCF9643CB3E5D974497EAEBC633793C984D6C95BBB4F5D70B8A89C6455C65015FF82FBB0E2A3972031BF828985EFE618B614FF5AA0ACB9DB819A7FB490C49306F18C65ED1A9AE63566E2E4A0CA62C01E8B65A9C116E0CEDAF0A07217B475F085602F8E14E5AF72D70BD7139DD9017686E01C3F7E5B4108BD0C6E01124158C418BE6AADEDE3E6BBA1E5F4E260D4F186DAC9D89580D7929C892D299873E841229514110E263B1F9B4F712660304A74B1C15614BD216C1AD9DE55551A13F80BDF0E45DCCB1AF1B7EC38241B8466806205A7A446848FDB53D6AC49211BDB575672C1200DA00303174287820AD475E22A2",
	mem_init2 => "D0D2084B8A9E8C31DCAC02BCB6FA6C4451F850FD016E2565464F7DCC4425C56AD4DE85CA0A6C73CF39029E5CDC7EE88B16D2CC299248E3C4C48F0BC1FBA1FCF581987512380FEA30D6E14E42978699ABCCAC7F293492A765A6732052F623CB8D7EAEF1EB83220FAE293162B0C000A34DFBCDDD92E763862E56598B7C9759855873792DC2910292E8B967F28DEA59A058B4DDA76A90ECB6E6CBB78F9BDA11A389770EBF4C9764D7FFF0302B410F8DA9E488D4AD2FE84383B1D6B244D88B69801B0F144473689F8EEBA12BD3BE0F9C13D2B745EBA7853E18A8C1B32B9D834C160F96D61AD2576341D993C155D194216A3EDB8FC01499CD050ED19A0E04016B32EF",
	mem_init1 => "76702DCA6DF737A01B9A12220E0B4C7C12D1219B3DFBCAE9D82CC9016B10D19095EFFCD860FDDB7CC82E62923AB852F0579F7483C405A2EB64192542E0D6398D92821A83BDBE469CA3D71208FE32B29928AAEEA1A561C9C415999CD1C60225094E85F3B224BA8101C4414541AE2CBBF721D2BE06E76974F0EAFFA523CC90F1AD40B42F8FEACBCD0DBCDF753CB6A8FB8D39C77F45A19E78C75C0B6304FB4408AC90AB08C3A685DB2218074348A0A94E05FF4075794D92EF1EC4EB4D3CA78B496E1487E385DB19E67B5A0E9DF7528252ACBAA04DB5ADA67CB8532760D7D041B5110F9BB28DB065D7880BC54AC74161D8112C3A1F9326C0310B8DFB233EE91C2608",
	mem_init0 => "1C45C3CC25A066DBCDD8E3DCB3E35C5D2CD649FA8BBD350F8193DCACB9BE17E1F8C4BE22EA17B09C1575A772B122252D1355FA4C3CA6E597502A2CB7D5F4E07D87F06A691B7097D98F41453636A92CF1D76D8D9898E019A21ADA8EFB0842E900AF9CEC6CA2C397C9FBADC617F42BBA9EEE0A0AED570A84366846BCCE1D0923F159D9BEF51C44F9F5C700A42C1130343CFE200F50F2D375E48660BEDA98AEDC4336420847FA9E3A3C39B2151BB397BAD5AEB12A3404EC67AFCA913F96146EBD8ABCF884382DB73A0FC80A1A9F2B2F9BE9F39E2BD74CD4A01705004AEA67C2FCB1549FF26A21D966359FB1A7B08C56AC562783D7042FD13270A4489CC53EA5457A",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y6_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "46BAD2B83703D6177F0DE3BC36706EAB7B9753A8A50A5089ACF708E186DF3C4C41FF93E05D5BD35AFDEE223BFE0C4800258D2C7064477E93C52776171AC14E1564555C3656213BE45761041A3C735A7CE666DAA195E35DB66FADC674B9502AB9E380042CC927A494982A6AF1B3C9B272E2145A9624A096EE936673D77FF2C12E47B492ED2F8A1ADD02B0632DCFA9E320D5D7A3CB0EC6BC9C13DD20433563E72E7306484136D1C19A287D47FE8896FA8C08AB084FDC4E96AD0053CC2BF734914ADD11FD227824A584D1EC504F1E9548C0072BF36992FE888D693D66C1D003AD07643A022599853821E4815C782877688B0DB59F38B906EB3EA77DE11DDCC3C4E4",
	mem_init2 => "41994EBCF17CD310E20920E5572F211E03F1A2A415BEEC0D35F7373BD68B53054A7C420E207F0B9159E72458A6C350971D09C38FD9D4CED965CF1FC56A57056E1E9D9A0D8C5CCF402D6A9F5A7164745DED3EA8D616061ABE956E5561B38C2B366E786964287131AE0F562564EBD5831FAF843740276DF29947018A8C1F42934E42F9D121FD0900B2AB16250A579CF00B8DE3D6287C6DAC8CB097E491A7FA88641CB7528C422A521BDC6B3B172B1F3AB00BA747B11465BFFAD6F7010FF73C29E0976DF3D584DCC7BC2D502C3B8317AA623F35DC96D3B6E6A551A9E43C3FF3B143412E07B51DC9FAE0E2B8A3A6A3E03B8F361E4F450EB0F6CC78D7AD828298777D",
	mem_init1 => "459D6821945579620BE7A93F9CD04275FABBCBA77C8AB3C2D18234DD05E416DF9252DD5FAAC409A53BA5BD88898DDFBEEC85CBD4546E0C36D852CD78E4A04B08E80164218362EAC0AA8D130FE2DA59BDA5A2D8B9760C348059D39DD886CAA13D2851EB5E4BAF0FB98D64FB971273D7D577CBD3C129D4343C2BB4E8C5204662C7E3CEBFECEEB018F2A4A78441A8867E88398AA17B50874C29ED49A05874EB64A74F335E317044B58E59D0C05E26BB20966EC203101AD96BF057DB0DC879814D46421BC6FB5CEF2BE7390C25045D79E22C52A5EBB9CE0C7ECED41A5DCF95F18C8925F9EF38210DC8CD5FCA96CFD7A961C75FFF60368F680B904A44ACEEA4C7F283",
	mem_init0 => "97741B8BDFC4A96C465597DB44227CAA4E30CCDA5F20F8ED7A6DB10B578B9EB37117302A11767A6D1615D2CCCA119EE88671ECAB1CF08D57A0C3B223906E0136EE7255A8739DC33A5E454A516DDA476C687EE2FB4F082B36AC6D995D9CFFD9B812783706EAA4DB3D4A60FC7EA6224827E535A6975A577F81660D065B3D3A238D74188ED3D9B153F7990488E641AE80BFD69230540843AD644037555CCD0490464F736EBBE4A453A5388069CD7393B78C6915A2DA886BA1BC4D5DDD523B619D28BDA596CE1137348BFB811FEC81DAC6269DE5BF3F54681EC114B7C32656873E567A466B4592AFDB913883056B58A4820E1FD41F7A09B8FAA9135172AC639AE7FE",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y6_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "7A688B1C9AB0E854822313772240F107319E02F4D73D6F6405E0DB5319A19B08E98EEF052A518FE1105D6E3137A576F83A5BA9DB66A5E9333B4149C15C8F90815EEFB5134298D701B044EA8214DD91DFFAA0022D2922E89937048B0BE61D88C86C4F5290B7D64B7A23C9E4F4C93BAE6D0AD67D7F87A9F3BCB919302A58A5D409DF60A123CDE991E554C4673F64A62F0C12CA3A474356608849C404AA9DF49D5951EAFB55C9CF5F40152B0499479E5DF984B0879E0E52DB557A410A2D744886AF162FA5ED7D9E6FFE6B1A55B7AC60647C39BBFD059EAB8CF19875B2709ACCC6C5288A6DD188651CBF4C7ED289BC05C055F2FD442B8F5861D2495BEFD267FAA571",
	mem_init2 => "88CBDDDC4739993120C5A4F290BC1F580F137510A80222A7A93234569B6436301B4620F819FF1B79470A324C4A7EFB7819D382174BAA6427DC6AABC7FCDD6D35A23DE21527E0E45E908B710241B63115135EA4195D4EF60412713D7CD13EAE05C590D3BDA2B50039A4714D35C61ACC34C43A2200720EAAF518FF6FC7BF3D662B04FFEE5D960505B9ED6B9E697BBB75FCD9223F9A438D2836059E81C4168F4BFAE6B2F9D578622C569858EA9A08BCD19CEEBEBB6A4D7098F3D5F28595E03A5610F2FFA222BF4C1A3DA6E2B3A4A1D8B6A5D982CD4D677E70E8455550A31800B97E1FECA39B3752B49D369CA8C46BA5F99D322D5F71A548E511D7976D39D783BBA8",
	mem_init1 => "B63483C92BD82BC0E20EAB3621DF82B8D0677BE9C639A697985990FCA6A416CB17FF04FEEDDD92FF4E2F788BE2F95E197C47FB42BCEF5DE0F3C3E98FBCE6618B3E2A79343540BBF6BE0B5626843AA74C16242A7754646121977C3098076CDB10599E2527CF7E393F3273DD71F354D99908EA9B1E6AA9829851BB24D75916BCA82F3DC8D909F1809BF24C2093422D8D0B95221CB3F2FE11BD79C4F90D3978A1FE8AFF54D84331F837865D10C14DF6B690BC48619442EE5A943BEDEDBA00E74819503950B8BF7B07C10FBF11A7B28F308E3C8DA7029073FC9F9F326AD9BD113C7B852099C7637B4B07956AB4FB49F9A3790A89784482A8E102CAAF00B06FC283E9",
	mem_init0 => "BF0B59C80ABCD043BEE1D26C058CC8B5677993F6617B5FDC8A64FACCD7A925F78731AA3574EB2780BCD19A7D1CD171B182CE3511F68F465AB68361BAE4A9B2ACBD86C765556F4103F336E430AEC82CA8ED09CCD8F5C53C2804FCF43431DBAB91210EF09FF23ADD02539F3A89F4F4516D00B0766EF777CF03E61B81947F6BF5E8BC5FF446D82F6A174B0CFB490D05F6DDCC160A21BA223294C9DAD8217F0012D5D7149B8045DE0A719C7BE041D06C2B965CD9C041D945F9EF4BA5316A3FD88AB7F46D83F61755A69D13070CE5ECE4F5DA11855C3435E12B708FEBCCF589AA6077B2A9A349FCCDF615A9EE132ABD2C4F6DA279DCC95F6B49480BCBF714965F9064",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80_PORTADATAOUT_bus\);

-- Location: MLABCELL_X39_Y10_N30
\aud_mono~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~7_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64~portadataout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112~portadataout\)))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64~portadataout\ & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112~portadataout\)))) ) ) ) # ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112~portadataout\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64~portadataout\ & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112~portadataout\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000011010100001111001101011111000000110101111111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a64~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a112~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a96~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a80~portadataout\,
	combout => \aud_mono~7_combout\);

-- Location: M10K_X38_Y30_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "04A7D0C702F05A7E612A28B6B877C95664B60CD2F0B99D8D03FA0A49EFFFD5E12742FFA03527F95AA40799EBAB44D725373579BD69A58AB80B90FC909F01DEAEF3C72C0461C23EEA6BDA772863A5A4FDBF6F8EA7685A4F2F1DB0BB82AF510F0DE8930A97063FF03CCBFC0A3AEC3FBB1DAE86F2C41106B8D1563E9CB4BCB4E3BF37A52B03A1245F0DCDB0012366B42E30E611AE7DE1ED24324BB78D6AFE1995E3DE01D6F8E6B6AF172835F0C09BB4ECA8087F74FC8468C5E79D118C98569B2CCD92C4F6E277C657648593D6544C8BDA967B72698C31487886FE3CFA0B59B6D34D5097607968D46BF91C8307F6DC769962295DD535CE92B73F937248C11E0BC700",
	mem_init2 => "710D1BEB8954C5207D09EF6EE04C350E51BC46C0AD430D22D7A0D5217300998530658B47EC5C41A71B32EE74DF2C93235E71961876A463A7C351BA69C93CC23944B524E71C9957E813B3A98B180E8CDF53686098421275FA324089515B6720DC1CDEEA6E759DFA99A70BC99094BE297038BF4BD1D0660F3B6E56C79FB99F90E103FD921E404A73E3DCA7F412F94E9A3E0410DED01A7CB02825E76070935C1D1015A30F09794DD2AA191355B50AFAE619E8FFD5910DEB4A39E383743200CCC9321DC43058B5F958D5C170026C5F194E7DE099811F4BF6ED0950A4DB54AE634449F88F7321C35A918BD4619E559573DB606A47D0BDD3D736D2845F3D6DDEE50C9C",
	mem_init1 => "FA00A49540102147C72B08D4FB2369254DA717F768A269E96CE8F8F2142DD694D87AE11F95EFC3709B0EE945C0F9055AC7BEBCCF55999E6BF4D6141FC1F9DE97C8FD975522319B697A9087473AF2ACB52F6D518EA633784814D1C71542EF7DED8BBBEE33F6332D11B92ADDBF5FB7A5F570B82160B9860375184C9C92909B90632C05CDBA17BAFEE61BAF2D21F4CAD84DA3ED65FA7314CA0F33E9C34CDE24D8BEE9116E8542485C1B68DB4E8E2CC35CFFF59DA7935B162EFCC584C2D78337AB4911C5873923E47EE81821DB15ACC6D81AC5585C6940ECE00943A6A9E0D4752909E1C1AD8E815A748497B06D7580F77AB5F76FF987B444D604868019D2FA0B84D7",
	mem_init0 => "50AB557FD5CA836C010B35A6E462B48140EA937EDFEDB5F1707B8B4EA37C30E87E71402F5B798E57A76BB6492E3F6BB118A46AB5BFEAE940EEEC203A3FE2397BA5A6F66115FDF3FBFF6D5623F765D8B045EE556D48CB6D0250351ABDE735FD82815ABFE0F57A4B8256AFD4B895F0EA99287F93F7FD140F95AAE3E8490BB1F7EDA5D2E0E25DC50293FCD55B70ABE55114B30BA4274781BBC1E3C623676C5BCB48A81FEC8F4B2765D570F0E670D7BA07AB0B0BD708C9D57CA2011359EFEC4FBFB5B96F246689EB7D2D3BD3E09A18A2AB2FD258A59726C144864718A1E533741B1D680DB0ED46B9A52F683CB2926F582A0B8D40D285A1D4CBA01B8627E0724C10FE",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y31_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "8B0941A9CD9519734565BC79081A52579F79F784B555E9C3E06C1C7D95B006A85092889049D0558479AA44A2B6EDC01FCD71EE9E5CFAE0349039C10390E91F9798B924955D61BC4200A15EF8A1EE25575E88822DF11EE7538B9C3E514C1085A369E32C679A625348D3A7A36D09F12D65B1F7F568222D37FD972499ECA4387C9D1533F1591002B7CEFCAE77DADEE3488B6BF07FB8060D931A9047B2F0AECBA8667A784E9424898D1F6A55B6CBBBE1B00F07AC42E95B75F9E38106232987CF7A6F6DDD0BFFD21746B4E296FDC633E29DA9D57351BB104B45BB6549E8A3BCF2723C289985F901F1F45C8C87616F2C5000D100AC4DC2E4B9A7A12DAA3E0975E47B8C",
	mem_init2 => "81FCC7B5190D2F84387E07787694F75BFDE2B57E564D52BCE903534080B0238ACCD08C6B55C62403C54122881DA73B3FD6E9BF828889D58D5579E3084D76F0F7E4D3B154BF5DE04A513660A54563EB716741BDB8E407D9CAA2D68218119FC9270B8E2CBDD6D15AA58D7206381C6125E7139AFA818B94865DB4D86ED0F9E8722D87D59420A73D2AA5AD4080AA7C1DDA9EFC1127DF7801D19DE21563A7DCEE0E062722E2A4EA0884990DE28B81C61D7A48D5F86C2228E47621F079C24C32548E72C2C4D98CC4A6F0806CF67F9D53888DC98019CB51E478A6D3A156C8E75ECC57C76B1E0DA4A7E37ACCF273B12F7AA5901C5D192CBFB30B656CC86D3C64008FFDCC",
	mem_init1 => "3AB39E2D093297C7073C14B91F30E7A5C5CA4FCAEA62CC16C55C77C0E32E2EECE159044F865C52EDB920E4881004D307FDA2E8FBE0C22956959D26D2DFBD05C97782234BCAED493D44C94B4914ACEC6B3DF3C999156CE56DD609C28BAAE7150E4C3DA69D23E5110DD4FFDEC657C635C18427B7B58AA94110A41C0B3AF3B318881B1080A8386ABBA99280F9A83D2331BF23BCE5E0886A333E8230307D967EFDBDDDEB215552708D668E6799AEC0B292580C09A418ED46D76C1E248E9B1CEF7D765045B58935242443114F56AF17B6A8346D6C0E1428984B2EAB921BE564BC4F21AC4481AAEE6BE92C4CF6DC6C0F314C7FC577A8C2F8F77B5DDAC65E1AD99923A0",
	mem_init0 => "C8A7CDC0BCE8723DB3458EE11033A5A10B73F793BA7A81BF2D412BFD113409F2C60CBE795F5196C245C9CCF1AC81D86CD3EB1CAE423D81F664E36524072B72C6610DEB0FE1CB97238343CE40E6772B624CD2B51359CC513311D309503498D8400489111ECA001D93EA6DD7DA13CF789BE49BDA6F78A72AA0BD68D8F976BC970F66644DAAB9AF647B50549F5CDFAE9B93C30BB592AE9F39B7B58A3091FA65E94C94D31A4E9E27B16F4C044CB0E13E2260F7E678D4E2E4EAE6C8D1A680AE9BEB1AF1161046C2B7369FD1B9DA54DF8CF1E30341AA1B61531EE3753E076DAAA59C28EB987250E14AF190F103337BF734B257F0DAC49EB7D175286741BEFEDD892D0B",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y31_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "324EB19884A11E9A003A3C1586DA5B28E7A0D5426F99884168009FDBB572B5E4F88A735C74FA384F4192B277727EC70C80F17D3B3AE672009ED8B2605617574CABD8E821DB138383862F358DD566C8C125AE3D7E2D8196F1C395940E8C4A7C9B821750EC39C61FC1F18D5C48366EF54A9757CBD2649163F5DEFD6B1011C21D43B95E95EAF89127F3EE7F3FA8258E437DCFFBB92239920C842B75D09F3718512441366EE5F27F01F891CE6A4A486A56C88663E48A837FDF3A7D693A4247A22A2E70BAC97B843740B8A172224178CD32DF7658487E7C9A68963A72744A6D4C8D020E1256E61BCCED404A5644EE864B4A48A7C8AE163F2127238C7068489E9E8A91",
	mem_init2 => "099E7269C1D7821CE62D796374BB2A406DA5D7F1284D4AEB27CF76E575FDD7965AF0F52575ED13C108B140573B15ED0959C4A5BC2C845DE715784B5379CD1F6CC60ADF3B5A644F5C9D2C49CCEF3413E29244CE9D85F21F09FF35CC53D0A458BC52C722F68AF8FEDC76312BBB520F7F96D3A46D1781B484F2EDF494FFFFDEC5366EC250FC6E9303CF3881D9A825EE1931197F74D1D45068ED07EC54E90B969B21C53FEAB14F7850B603F8FC79F57B0F03A54D0B0BDAFCE4424607C84D2B0F9B14BF9F20B71DE38FA3A1B91BA1F1C3EC565B10283B0BFA71360E200635ED6AB15B8EDD896E746CB6D92B321B998ED6A955625FA49148D5EC08FB69D2763B4F4EE5",
	mem_init1 => "E0197194861586ED0296798857555870A5824422C832D0E3ECFF067E832008C2ED9BDDCD0E2ACFAFD88B2D1B31AFC0920C4514872317809A9A511E963604332F597CB76BB7A0529B9EB4976FFAB34A3679A1364DF539264C10A1FFE34EE837B17438A41E10A707E5187B8AE39B64E7506F54086EB27AEBB38A0DB2870F3E2BA945639ACB312ACE1A07B34C747480D58C83EDF5F27D286A3C7094DA5078651F6351A3147A9E0F8C5359A02C7B463A285720598EB3B926FEAF0CE2EB075DDFC46CF4286646D6A8C37C6D3B253EA788E73646BD38801B20E36F56BF4A75B0F79E3FD1A08BB66A9E7C2346EC10DA81FC1CBB12470DEA54C64D5757A73DCC93A566DD",
	mem_init0 => "68AA33EDA0BB2CF47110419E279376772009E602B5CD7EFBFD720FA3667985B540CD1FC0179091A766387C5865DBA8B8A96DF692FEC3271CC5134E92E5486F4A737AD3C43806085644E016043F3C2D834E6575FAF6879DEF66AAB3E81820D1A78B3EF04E4D97C5633CC8572138C952B88F11155D4C13E4066549B35D5CD738FD87E6D90A98477B23B26586E9CF817A3BEFCA66D7B2D0138C324AEEA426A8FD8CB599072258E89433574B2CB786DF3A9F6DA34788AD3CF226738E8680F62666917911A3CAB12B2A1E98F39C652C426CC68B93C1A0B4B64C8B45C37E24563B79C51A49D8EB1B3B4335DFBA82B080E8C09EA96DB037F77C6675BDC7CA0BA18B47D9",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y32_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "C694C5F026E28C0CD160564F30580DAEC9ABED7B59CFDE60F6F5F9D96CDD2F474A28AFA49BCF192F0788E48A2634D412BA5AD5F985D8528803AA877B555C106CC831CB4935AE1F183F06EB7129457808E400D4DCBC4727EF9594DD77B6F8DCB042AED382D99C2E6347093FD1981F0385CBDEA85B6F9ED44B7B7D1A4DF030A17BDB3FDC89CFA2DF9FCF582BFD51DAACEC510F47C5A8B8BAB227A161923B8307F9B313739FC2767C42D8BB200E7A3F2EF8CF0D48CBDF347E8908D579846CC288D608B0CB60025DF4F726C7320B8B233E0FF959106A2138242BD082D868A0C62089259DFEB23F8EF73D5EEC31E787F2BBE8A3B48B604607BCDE90FC64DA38ECD9A8",
	mem_init2 => "0F6DF81207B4FE1D1F19A1EC455A9E3916879CE73643FE7509E8DCCAEB1B2BA257E7B9CD4EEA02DC088B52EB7BB1787638FFF9A76F782F23D0FC9AC2DD84AE83579EBEEA3FCA0379B153C9647BDA6262D67A996D08DF0A0E783A62156E77B36342E842791926EA396238FBA98972F64A24E8DBBE45D93181738358DCBFC16F7EDD8DA9ACF35DF8BE24FC6DCE945C5A80CF2E3E6F04FDE169477CB2DABFD80C392A303D9B14DBACCC314A00D873AA628EB1DB829FF24B80BB3C8261E049E860F6EE32B419AC243F4B044B2BD0B3A7A9EDEDBE330B427F02830B2D719C85D18DBD6B343F5224DEF0426774899B715DF298A9CE74249915A68D95475EAE1513C9B5",
	mem_init1 => "26C92D38ED5BD27B2151454B8D7D1262CE84D149723679D3543C9022041B229060E1703F872934644921467C0B7ACA3AB6C7AC63350BFEA79A3568CF547B8C593D7324AF49875D50D17D47CAEA62AB63FE566FE3BD6E91551325C50C7131D565C5510DF0A5EE07B70607ABDF3BCB5B5604777BE5638A7F8EE7288D741EBA1C690B1CF078CACF8EB8BBC796E7451A774500EC0B9C5A09D8055E5498808ABAABCB7F714318C5A79EBE5261F98DFBDE3C00E0E778BBD0CEB6D88CB7FD4D3EBDD914BA555AE308565E1E41EB4D35FBE9394D81031A4D4A741428FEC2EE375902994BEEE29ADFD1396D0C0822490611292E4F4EB89BDB95811CF4E2313A7E6DEF3ADB",
	mem_init0 => "29E36CF9FE6633898A4130259299FC6FE8764B7C9FF3AAD26332510C24C37415E0B14ECE27B27A39043B5B56A1FED2F18F0C276FCEA321C5CD8AF935165136DA16EDCE21C8F9CAB9A5C81C70902EF134379B4FA7E2A7310582CE27D704AAD2F174492110FD382784EBF2510BB4D31EFEB8CBA5A9E18D71D603ABF3B003603C4447BD52302D9F3F82DA238E5182BD8D6D3CB3F8A3EB62BAF115DC4247288A36ED268C1528F3DD90FDE4A3B3331E4EC88FB1B3CD02956FB405B863B95A453A9BD7155FDDEA1C9E697BADAEE45214CF262D5D4F3B8D281E11426002B04CBF401D80C3EF99747D7A9C5AF8B2C109BB097B1F99E516855C056982570CEA3CB7C6DD21",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LABCELL_X35_Y31_N6
\aud_mono~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~8_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16~portadataout\)))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32~portadataout\))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32~portadataout\ & (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32~portadataout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0~portadataout\ 
-- & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16~portadataout\)))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32~portadataout\ & (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011010000101010001111110110000101110101011010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a32~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a16~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a48~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a0~portadataout\,
	combout => \aud_mono~8_combout\);

-- Location: M10K_X49_Y32_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a192\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "89D446A95A8207238C14DC9D5B72B88C56FFA18A6FBF855D4192DE0A0EDBF03BB6A52C0AC5A607DE073CD18117461345E66D64272DB9117E26C897C39EFBA632BB7A6969135178B6D768CAFC94EF937BEDD50A28B8D31B1E26E1894E20B2804D45FD8CBFB225207B39848CA0231B3F444752E2F9DE6262125C9380EB480142AF7D9DC34845A21F66CA7D75036934516D4CE7278C48533BFB469FEA058866E8F8D863AE01AD2AE0D8046FAC1155E9D0DB65AC9008F1D404719F0C484706B20D99AA7E8BD0D371773EFA100DB78073A5C14221BA882E38C6D8E0DB60C81A2D13317E39EDE7A2CB3556E9571A3F9260FC57BAA2F3A0BB38F1695391E5F9C3BE2CAD",
	mem_init2 => "C7FD68B4AC6CB61448F7BFE492779615037848CA4DBD8BE6922E452F8FBD0A01159D89182E921ED92F9A75AB1689193A2A8F4A9C8F75636F418336E05CB7854DB613BE632DBB17C5A6C515B4FFD628E9B2196D0E09ADD086072A9F5A969CD9AACFF23C97038E031833C0D01ADCBB3BE755BC34A1728CD0BFE2B5ED658E02AFD83CEEE3AE3BAB38B072C5B97D61924ED4FAF1BB1002F4387708E9D68E6CCF07DE801B4E5AFED20E0F667ABFC17A4D74A52D7050A840B457C3642A15E375ADB5E2A101BEE9A6A117BCA191E85AB803DD94DC5AB6C39F5CEE99BBCE626A71804C14C7C47C0EC8A7C76A6E7EA5BEB988550C8413B6C7E4D2189D948BE1ED44C9E6A5",
	mem_init1 => "8CB28AE4354796FEEB69977D5518F0CD2CCCC2AC2CF93957490CB6ACBAECFC6586D9A05AD9BA3F68B2D8518D61737272A829AFC0919D623AB7E494ADC0110D262F005112E6BF76EE9480D911874CCED7C4AEC897802E78B62AFD9B69A98B9D6C684706B4180FDE77884E7EA891F1074E3BB81C79EFB35EFCBE24A778104673ADA0BCD96F6C764A5990DBA402B94B58F4C2A66D2961B25B107CCA6DBF227CDBB2C557ACE19F4148A6E847465E38B79A22D09C21615AB879A060F10C7005D1415F4ED202ED36C19F6A8FB378AE8ABAE249262D1032BA988325EDA9AAB45480EDBAFB04140F3FBBDD8FB756DCE19EA44A3930CDA2954DE149A8FE3F3E2F3E105698",
	mem_init0 => "AAC053C252986FFFC6FFF4AE8A5A3B36EE39AF8DEBDBE01F7EB939A39B7108CA909BA8F13031D4991A01C3CCA90885A1496B1B3ED9F9C1A98C7724E9E1F02D5194D2123B9EF5E07F63E2A7C460EE8795B5799EFC4C2CF8C49FADA414A31A0F2151346651C7F2E8A5A6F22C51B65715025B264D4BE4D33695444BA64F23CFCE9CE662DA69D71E444BFCDD7849C67854FBDA915396B54E50F586344880A7C09ED3DDB484D31000DC7BE81704D7CEAE5C3C2C50E189AEC311D0169B5D07CC226D0DF2139ACE112B7B342F133474AF5CB091410BC8BAE1CE9F6E5A1B93A6CED6FF220FA1AC4266274AED30F973057A5894C0B47B7B247DBACFB842AB722E794F075F",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a192_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a192_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a192_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y37_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a224\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "AC5E5308429D7AF4AA2E28712A587C5F8CA634386C4848A8242883DB1AD4C347ACDFB1A16AF00ACE484EE262AA5409A870F5F3E919C6338991C80ACCDF37FDB71FD7D5006865E04E12603818DE77BBFDCB5DC91AD8F277AC94D53660194492B1631D967609DFF837EEEC3F87F3DF2EC19EB512D4B054250DD713F9ACF6C85E34C1191A7C5AAC2F7E3C5C673203596311B829FAC7C5EA63EA08BFCA9A6BF06FFB8EDC97789F01F6CEE5B2F0B20D52D79A87BBDFDC4C4CC194A98CC9A4B42AA67BCD7135C121AAD4BD3477F5EEC9D28FF13B921B0EC8A92664010CF3C1DF88197D0933C6E458C2C8A4D12C2B86724B7C089DC6731A940E8F57ACBE8EFA69EBF9AF",
	mem_init2 => "656B61FD2C39DA21912E84D245A1AA2ED52E84B8D796A35FBB65DA14501F499E630BB5AFB76F582DF5A33F7852C7E64607FDB5C8E68A0E18952710D406509FEB093F921641E650800D930D1BAFA9AA2B5334E886B3B6D0355F72D90EBBB48F8922E139B0BB6FEDEE11D3268A4D5BE63DE2848D29C2A71B5AD28B8E7621F3C4700A0A1B28F282A492FBA30573EA5525EC4BF8BCA69107E30C695E3A2F4A6E614B88FC4DB4502706F394E4891C57B0DA3FF827B474A56CC9D58CA49883F46B25E97FC16673EEA72877DD2BC7E347E07AF998C5FC95FE8F08EE3E9905716B078F02DBF3B9EAB9A8DD8116E4F717364BC6FB709FE62B15EA04CC3585A21A12BDC7CB",
	mem_init1 => "5B75A9A05EE75E0DEC9F1BD589992B902272B748E98499B686F870DB4B4778878943727817B7BD11B02DBB138503DFB08F1F6E0A3A15BB40653F06F1C9D5DCCA697E86101D33BDE291ADA1B07D37C192C9F868B919018026AE1C893CC82148DB86B928D8C7E31F5E23F66ABF04831C8EB5FE148F796CE27AF4B2ECCFC4CE79FC19CEEE49FC30C4D8AE3948EE6049E9BB9520D6238FBAEB59EE9D3C945E6B2E18A3B0B29F6BF75564CA994FC2B7DBCDFCE53AB027C49886968BEF1C65F26E229F72F6C9A4CCAEBA62A63D63133225982733AB782F802AC1D35BF17E3B21ADCEFEA34C988EB42AFD172EFAF5F8AED920840054E0FEC1726567C34B57DF0E39DEA6",
	mem_init0 => "10F8C59042F4C6E7B50EA480ACBF26BB1DA7FFE5AAAA19B7E0D7FB167CE089EC95B3BB7AACEE5C2DD28D748E8CE66D708815F0C96FD18948FE27B70E210FC64748463DF8963DE53FBACEF1A104A4B820C05016AED770146E710FAA769571838CCF05145C834949888C383D6FAA1A252CE8B6CBD41968DE51F40636F9D52F79F368C3F692D17BC794EB4582E64DB207FAE10B1E9105B870AA526E2C1B89AA7F46CDF6850378751E771E4A29D2F410E7383035D7CE2FB54D8221DFDB99B03B0A3AC714D9F59E6A5D8129164953CF5DD90EE17C6BE4505292B9A6D763D7A42B00206B9896B7D7952B83BF533EDAAB88F633D0FBCE07A883398CDFFF800436019931",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a224_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a224_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a224_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y33_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a208\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "0AC97706B71A0004BC5A1BAAF74954842F4D40C424698A6CB0F81D9648DC2F56E543B0C99023C886B0D9E520B65D3851BA52B3E5BE9897AA5A68EBB2DA136CC6D274AA59CB5AD5922DF4101A756874E8C19EDDB3DE924983EDF524B2F5FD473FE54A19FA0EC0F6063782733BA104B1194B6B494F52C80BF3AA10547C6A5F5238A3FE021DAB5A99FE97597C3C8625771DA058685903F70A075C943DA83EFDA65BB12A95F5B52BDCEC41FBDB26B2BEC09A00BE16D2F69C8347D254A0717676244293536EFB0726CA45301CCC548F0E6760E786DE850EBDFDDF8D0B75614B70FFC79BD2296746D2CD2AAC8B0312D44D8B4AE991AC1E115C045170439F135FAA2008",
	mem_init2 => "08D4CE4C63F92033885039C74C84598A9D5FBE1E5C8DDE015F5A07A9E798D7E48B476ECD3B3AA6BD610D2A2FBEF43F6F4048630C32F228B456CA853C7641A1BA05A159347D4C653390D0580BE385E530B7CC1BBD1A48564DEA2FBFC6FEE45C68B6E4396FE42B6D01D46F515A8D4F97444CEAAC9D5846978B6CC07520CD00903CBFDFEF7D101F3F710EE56BD6B84FD95CDF85B66BC9E5C245F7D9A7AB555FCDC986B0B5F75087968578BEA0F694129347B488852FDA4A08F04C590B0BB4DABDF0E8198A3B51DDD410E6890FF4DD327C43A0CC1D76FBE570843B55D4DBE7370676194C12E18EBF6EF7AABAD59DCA0D5A354388805E935093FD70A9884D9AB4585F",
	mem_init1 => "8DCB81AF5D86BAD2C095CE027405902FFF3AAD43153424818A2F6C231E89C4AB8B22755AEECC0B316C0DCE64F7A9D091D97D4E20917C850834A4C1537BEF6624675F635AF47A7F66A77BB4B670F608FD6D28B004D287DC578E59CC3C8E611328F5781A9DE455A831FD4706101AF050D8A0DED63B0F002A0F346F4A6E07246F470386CCF497BF112B2872D74BB469F5C78EC4B6093417DA761A26F786DD0867C6795E978ADD87BD572E44CC11515C434A39E5C5058E92D9276D35C5BFE4231F59823298DBFB5155535D00A35A11468D96D3F6058AE577B7CCC3ED659456485F997918777063B2226757CE239A31D1CC876313ECE6F1AE0BD8665314F0A5654943",
	mem_init0 => "9DFCDBAB4B29722CEEA976B72610BCB265A6B19097DB5BE4DF7F01D1938ECCAE55D132F2AA778B72DABD20E953B55FA2498C7A95637EBE570336EC1CAC5345B5ABCC0382E609B4478B1B6A845B8736A416719DE8344B31E238393F714D7A7078DFCCD3D17BD0A35FAF7C4A28D93D197E922CFBD47EDE16AC3AB1927DAD48D8C6A84F0479EC3243D2068635D3861EB5912978877FA554732FB0B3C63BF425202D970AC3EB7F9FF2118695BD2F799CC111CC53FA3B57DF6525748554CA118F9196C764A7DE2585E8952DAE2D66CCC3DDA258D873E10CB5C9BAD53AB2254A573CD4F4549DC087977C085567A22608D9BA229C34928692A2426D3C8D2A33EE6BA08F",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a208_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a208_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a208_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y33_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a240\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "730DEA71F3F56D3B882F6F856AB636E3056A9D3DB32B1E21CA9A6C8B96C8FFB9990F682B7E9E173AE4FFC8CECC31FF221D29F4020A44FF056EEC12BEAE7F9EA995A302BA9B03A34B06D1767CD43A686AD7162A0B24CE138ED0DD1E6F01990FDABA0BFF6A7DA6CE7246A681EE9C9BF57E2B1A13733289DCFEEBC8A19BF56B710DDA38544117854F94D253684060287B1F01FE8C096F778FCFA4034A390E483DF830BD525D7356334B0197E98CC668795CCE6E4272C375B305AD183A393181CD0F23548944133B46EABEB99469AD8C837924B15003DF730459A4A5D5E527C7C77D035878C3A72F9F6F2FAE14AC13CC906B083FD7C68322079654E6406FAD84CBBA",
	mem_init2 => "68BDB3F8336AA2431E52299F294A5107E790D1E528C1795CA4BE97E9BD244D243EDAAE95F0398F275844C2B9DD2D2E6F47FCC011E9F97EDAA0D7DFFD9D6CA4C8C33AF8306A02912E69321628FA58CB7EB67BE567592DE381F4EF6542C4EB6DB9FC96BD8853F9F9661840050BE6A5197E56D63C8CD7F5252B65916E4B5D0C779DDD9604805BB8CF249D52EC538E56936EDB6ABD45F988A8EE0C7B6186A2DC4E1873B2157734E5F03899C1C77110060C040E4D1B1BB3C0D97609C7883FFACCFF930A6E992F239246EA9501900C010FD0601C471B8334E140CFCD1FDAE095423D7133F9062BB64784A020EA2B34E09A0F0F3F2B130324D07C31CC6D7B19808B3D9F",
	mem_init1 => "78F663960D4A74ECC12061B927E6DCF4FCB7AEF50071250F4B931A87E3A5BBB69AB0CA71C53252099CAEADF30E6FFABA88C5AA23017262963547B632043F0B07235CB551DF420CEFC1CDDDE40D6369C49B36B9295BB9DEC19BE4463FA7732DD3B7B88B06A706AC10216CA45253DF37179C9D2A3D6B4823901C2F7264F44A60EE6E02A91306761FF8B399C4EC569B600CFE0B23FF244AF0A18030B7B7067833A96508D961BAA79602A41C7A7EAA58820B5EFA0A856D1C92D6BFCCD24C63FA9AD2922D2732A7B9D3818B5FB600CC8285FECAA8C5555548CE5F2909898258749D3427AE1F07B6EFF72225E38D52C91355ED3E4752A36EB9BE0B458226F65E1E921D",
	mem_init0 => "A839E71E628C8204951E4E24FCA370CFF2DBB5566CB8906DAA88BE1D12D78CAE1765D27A1DA1F33D0E17DB988DEE60A07BE8CA26AD1420A49109A3F29742D516A4C2B1563B292426006BDF4BAF8DDFB0966CBE7C8C12236A5F8BC349AFB5C9E73A676DC9D1338F8401F3C1DFAD3E8B6215438FC700B418BC5306D63838DE8ED33B51ACED5A820FA105E5A36522531E5242E4E2AE4163C5FB69779FDB6BC39AA255283AE9354B002A82036C31167031AA96B20B5A69A4424E9D11771BEDD5EC855BD290F61E773B7D251337ECA85CEE0FE73C7FB6260AEB8B11A4BACF39328AFA16AB0498C430FB3512A4B435735542ACE27BC835F5BD6E04251EA4ED9C052A04",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a240_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a240_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a240_PORTADATAOUT_bus\);

-- Location: LABCELL_X45_Y33_N3
\aud_mono~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~6_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a240~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a208~portadataout\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a240~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a208~portadataout\) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a240~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a192~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a224~portadataout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a240~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a192~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a224~portadataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100000000101010100101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a192~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a224~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a208~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a240~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	combout => \aud_mono~6_combout\);

-- Location: LABCELL_X42_Y29_N12
\aud_mono~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~9_combout\ = ( \aud_mono~8_combout\ & ( \aud_mono~6_combout\ & ( ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2)) # (\aud_mono~7_combout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3)) ) ) ) # 
-- ( !\aud_mono~8_combout\ & ( \aud_mono~6_combout\ & ( ((\aud_mono~7_combout\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3)) ) ) ) # ( \aud_mono~8_combout\ & 
-- ( !\aud_mono~6_combout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2)) # (\aud_mono~7_combout\))) ) ) ) # ( !\aud_mono~8_combout\ & ( 
-- !\aud_mono~6_combout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & (\aud_mono~7_combout\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100110011000000110000110011001111111111111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(3),
	datac => \ALT_INV_aud_mono~7_combout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	datae => \ALT_INV_aud_mono~8_combout\,
	dataf => \ALT_INV_aud_mono~6_combout\,
	combout => \aud_mono~9_combout\);

-- Location: M10K_X41_Y34_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a288\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "0206CA29E03CB9B682233BE50AA59965F760463BFD9CB0A8987F75BBC87A576B004852243D17447982BAAE7B2B2665DA63235454045B28A720E3CCD2D8A5C00D1E906ED744434EB03DDBD3DFB35044465F1EC312472ADFA425EE618DC23AE516F92D6ADEA44FFFBCA68B8AF7F77FEFB60EEBE94A403300030893FD51B7F3EFAB96C6A3DB67D105147B413CC8B046E9EEEDB4621FB4B7FCEB977006C363B693108DED8AB479321CBDDAC9114B8C8421780F53B3326DEF0DF0318733326BF80847471C47BC2F4507D968F4CCDE764AD14802DB49323A6C8ECCF304165F9105072817EB1B2AA641C9A7BF0CDC3A1F099EF29E0DB7DFE54DF1758EEBE206A40C87C9",
	mem_init2 => "A0C280C30B7231A87C0DB622BAE2E780970799662583DBBAB2CF331C6B774566E4ADE7AFC64ADCD53667AA38F1514CC12658906F90950300551B151690D95ABE6CD619C76601A740AE352B90F282C563E96EE63B269DCFE517F75409F7A87C20E850A9BD1703B8137F4F0E47AF528C772851B443D94E858EF6318B101CB5E790F76396DAD1A98A6DFC87A7374BB958459B5021F40B9B5D3D8BFED8F3DD7E1400A17C4B9616C50C41437C53CBF6AD9C06A9B6B687BC916E32E6101802C98D74B85C3DF2A7E36E70F79DF522A6A2F92F9B83E06F7E435796470D8D0A5AC4422DF46A9034B1ABC7416D4EFE4D58BC3E5059F14A533A026CCB6BB17E3395DFEF9246",
	mem_init1 => "D4C01B6D4AB841B22E4DD6FE83B131540276A57747F95766566DB2EAB80199BD9A4700E1B340ABCFDEE0FB5903F13A41650579109BDA87FCB623584A71E924334EE05AB0373B9C4BEB9B1B20379317FD8CD1813EC1D0AB258D04089DEE2D2B207FAB5321582AEA35EB3E39E9730307EEA428D431A9503A6A8629B243900085CF87E29FC7E8BF2AAB1B4EF1BE75B458579C4AD4DA32B47514F57313B6F5BACC5A027BCF7D90F9C5C8F13BA3F2652CEB14B599C685536DB15CBAB5B4CFAC0EF52340D22375BC17217BE902C75AC8754A3CACC4B3068A5CC3811997F0A9F146BE85599156C6281404C569A55E317793442F35FCF734D3E614FBB23ED84A7878CC7A",
	mem_init0 => "AC0DB98D98A05F037AF3F8117E0EAB172471E914B5E55ABF89E27662542B6A611EC1EA75674A4FFAA1675B8AADF7EA77C0CD7478A09435CFFA6AB0781CF9B7CFBD15651C50274B6944B77490B808DAA105A7A3F3C540169B52A3431071FED8A91209FD0D0D73B2B612C0D832AA72BE674DCD45DACED778E18A05210B6E59DAB7555FDBD942C3DD736D65EE663D6A2480CD7C17B5A771C1222F0F7C78A6689981B9ED1C7C3001C1D0374B0ECF8B6CDFE086C9ED5AABF044F19AE71A529BB57907D28BC7C863E66B021E477C81242EF2ECA544F0A0D66F3AFF47064AA9AFD4C2D5B1A3DC2424A5F4CD13C3546788A3CB701727271E630386C677C0C87298E7AB11",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a288_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a288_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a288_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y39_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a256\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "AF520C0E04C617F56910BF86C2E8A91083492E274C3DB86368170E528BD4342F295BAC61709E0F30BB44BE64D219EB11CD068C251354E752077B135B9BB89ECDFEB3E27A17398D0E159476D5E6FC85E0CC0DCCAEBFA0ECEF1E04B902A245AA0B9FDAEDFEACCC285FCB2CB65FCC382B7A8569A81A8819E4545E3D6C10FBFD7CF99DF1BF13E00E180724E64132DE2DF29A3C0EEE810DE966B6EA7AD95E836FFC401CFD38D85483663085EF2D110131E6D1C000FE32FD41324A20C8F984D98822EE98DB5472673FFA29D519CA5B5DA458A8E5DF1A97545B316F5E68322B80734D202458B4D51ECDAC9DDB38F0F0B02AA67FA266D1D48047839CBC52EEE879E391BC",
	mem_init2 => "9668FD8F388EF5A755D9D36012FA7FB541A922F4FBFDEDD176D0A6FC1EFA76F48358DB79861208F3664BC5438D2D6329005BDC830D8C339BDDAA4477F3349B71673B4E76AB6AAAE39C9193E62F8F9432D3F128DC39F7BFDCF880C07069D87FCB123947A496D6EEE93785F18254397880FB810F104F97DCDB50C9D334954E49B157F30611AC730FBC09172A11E8A4F7BC211B50FD57CD10EE71A9844BF1868AC08D9596627D4AFAA9C663EDA2C61C93317F675BC8DBDC5C849D36DD276E86B5A8978EDF1E288CC683F398A3B54C93A636BC0A0BF89EC5D40BA0A6501B59036903441EFF501A04C8750D2A8601002F2F77E8058C5F59E7EEDA16606A991625F121",
	mem_init1 => "DD47861F91F322C03692F78B208694DD65CBB0B44219C701E2EAAE0654C33D621DFC8B6A5B457318BE9CD7EE7FF9A2B25EAE2D93ECBC3CAE02AD097CD3D10EA705A8F0D2052DAF7CC697FEDE7ECA108614A882A5BE0CFFAE22057EBAA0FC6D409113EAD6A0A236177C4E85932B6ED5276B2003AD212CE4640668B9DEEA6422A9BCB842CED77F3B1333A71C38069BEDB2BDD56BDACB6C1CA1D166D3B5F23186AA1B4302F2F6A60904E7801935E96897A635A4002C42DE0343F273A57B19AB3D85FC55F4C8D479D5DB1FB854B687FF7DF2BEFADD0A15265F09E527CEE07E12BECB0E774FD5E4862363857B86674CBF31DD5941C0C46C36532E627021935FF1ECB4",
	mem_init0 => "F53F19C4A91306D573919A4EC54E1CABDFDCEAD743AD3E4A214BCD9E120205DE9245819A5E51769467195D12C6296AAB93F46CD4D346F23982FA3AEE6E95C63B43946C3C2ADAC0E478AC0AB4D25D075A25B2DAA94F4CFB3F3CD92D105F46A0611D99F07886BBA603E5D29C806CA58BE7A0FE485D83718095F752AFCC03BB6818380143FC2108F21CDCDC5FDA87E9E82D4B50760A3D1C7EB8E0FFD743C5FBBE521F1469F2EFB2A67B357E903B221004B7880D39CA6F32574365323DDA48450A30B2084B6A3CDD6EBC54A8AA64BAFE0E615D8727D2E5D8FF54F7591C0EB8F619AEE9977D502A409FA3095900352296B6091AAE44D257B21764FB4F70C2BF998B75",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a256_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a256_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a256_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y36_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a272\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "5CD432B5A8764919E77FD0944270258CC27005EE10DFA3BCA5B53CDB899A8656D0FC549F15A1A1172BA7CE25A3EA0A2D42CD9CDD5A692C64B411B70A05F018EC4C24EFAD817D26DE3194EC8EA514C7E50DF5A5C85414278FD16CA6CF0C029189B2BEA48986E84A85EEA9832702C865FC19B63F469DE5A320093B1D57AB0423147F85D0421E6D0196E9732324E1ABD0564DCC9515CB9E90373CF69F8E8DAE21F380275CD749CC4BAFCD0891153E74B0C72FEEFCAA870FB6BE3E5C58441FA79482369168B2DBE0B3A713AA25AD4AECF8E1BA9E2E4B4CCDC3E28331DDC1C3D0F88101AB996D5E61BE0A11C6029DD5DB3F8C7C1020BF33A9D420B78CA37EDF1D5D59",
	mem_init2 => "BBE11ABFC0BC1F30F09BE7B7C156198C1A44F69D187394469AB5C4C574557D965DEF92F2313BBBA9859B2F6E1AFD1BFC3BB55F9B11D8EAF3F316BB1AFC4806A60FF1894EE6F0F62AC211D73EE63ACBD37BBB319F83B41920E1CC2B805B9D4DD05DAE4C9A88FD47266E35F852D652F45D5108B189643B1B295B38834ADBBA76B12FC61334F43076A6A3F74E0B5986A739A93EBCCA973CC2F345856383F1B6F8C359B9E2CE95C8D07B011E007430C72C7A16C83B6364B45F7DA5A18C83B451BC1F23CC0D0DB98F3C6E64CB20EDAA09243AEFB79E55E2650F6C73A0774472E98D4E07A3AE086CCA47F202B429D8CC0B72ACD66E682E13A08B70F5692BC41F7E7E70",
	mem_init1 => "183F94268F6C39D309DD3A30505E0D4FE49A6E9A38E79D92DD0268EFE73E1FAD867D335CD65207777B990A3686045C8DFE3862072FB088700AB72F30EB77F0C0EAB681A67C294582AC816D78BC22F627475F8C196D4EEC19DC6EB5AB68B842AF4B81BC2E3EB2F9C8CDFD7D361F42D15E83843B9093DCEB8901D881934963ECA32E1B84FA387D8066F836DF9A33E4E8A172F39025163A1104A8FF83B82DC530869DE9464BCB29F3CE4D2193410F5FF1B598B6763ED08237F8E7813876F25B45BE9101A8DDDA362107925AD5259100FF8EDCE5F4388AD2C0B7EEDE100360390CF509CC5D9E4ED330B2058A520263B5981EE7911DF6087C6A71370EF423D527600D",
	mem_init0 => "5ECF0F6772E0DB9EC84159D70EE9E1CE4CF2D86616D98A47300BB062C5C2A219FC0C3349588AAE38405EF9B9B89EB8C272BA292B71896507E70F550D88032E51F4334A61206D6C5953C61CB39D176ACFD19D95D9E8553EBA7772FF737DC04A88BC8BDC6DAF4C83D066D5F2136A19733EBFC40387F827A1FFC6C4C3CFEF29446F619B429F8D49AD138C4CC50D496706D4A675C4768E3884317A239F724FC160478C49C57CEF137854CEB10725DE4472B92F9AE08CADBB2E5F06BB31681AF47709F1DA7143224BC2E9043AB2DEDC88E50290CE4AF80BB473039CA92BB4A4AE4F3D9E2D9D19A827545A6AC29CE67E411E508305188660329788B23FF042341C43AC",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a272_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a272_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a272_PORTADATAOUT_bus\);

-- Location: M10K_X5_Y34_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a304\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "85ABCA08EB84D990A6B7267724519C242E85B7D267E849B87B87F43ACC66FC8CE5350E420C4313E62FCE8AB967F7ADC7B0ED9481FEB708FED16266B339403578F8B1B3194C293B87233A11621200F340D3A362348401EFC004BA969ABCD57861AE65AA62C666FBD145F5E4A2004ED009270DCBEBD6605B7ACA8BB417A6C77101C93CFECAD437459770C65406AF2A954E61A21D2B143FF2EB52C4B0EA3370579F38623793036F50E6373E11E4DA570E1ECD84AF0EB345B32241DDC9AA9BF810BB1921492AD39E537E43B30614A82ACD5FFBEEF8EBB2E17996BF020F07BED816FF98345A2F8D6901CE91C14CF0C77F28653C6A671A6891FC45CBDD944454A1FC91",
	mem_init2 => "6C438549E6633BAA16416BA78D1A1330159F699E3067E505DFAEBB5031F6A9BF808C3A675440690BF8B70F96AD81DCA6E61125D72FA19B6A12C2C9D645A8E18B4B01C41FAA7A5FDBDB9084A1A47518C5697D745E956FB31FA326DDDFC978DFDF329AB94697AD85852723600EE4CF632ED0948E7CE4B45BC26ABC3F1F8A4E401A8D69445A8212FB413FDBBC9012BDC8E373CC8ACD839635871174A8541F41C272A6458B0D7DFF26F4BB353820D3E31351C20574F8061E71BDD68A2580E8BDC52C9C638ECCC866CEF99718948BFF0F71C98DE5C5A7D5F1E50F366EB9FB97D69404BB66D139CD64EEEE0BAA4202E5414A4C827F0F263E7EAF4AE2BF0D7EC918D519",
	mem_init1 => "073A62E7762F12C5E19360CF8247E812798A907139FF24CC214DE789B422CDC5628D1DE43C0EEFEEC18C20F261122B25A2F9C712D6FA9B602A86C3A47F59BAEDE8B63BE20C44385D435CF38186C84D4CF904C7B9EA63BC7B18E7F78CDA4B50CC762A23A3C48464207F8A94E4A3721B04C74827EBAF2A4F9B3BE96B939A0CAF7D2F15FE7A4805211000FAB6F995552A478852DC1F47A393F3BBA88B50BEC027207A4709225793E469E9EE4C7E9432C67BF92AB8605D2CB310A1EE5650FB1DF80979300367786966E76CAEFF282696BB09FE47B40C242C6DF72837B218FE4C7841E0B6DB246414C8AD6A0504AF3CFF450FA82E08DFFA5FF82B386742019EB65F7A",
	mem_init0 => "BD0C82A0965859D9B20510AF3C631600C0C6283FA5CADF3F11E0E6A0055474D73EBF029BAE45D90A4E11B16B5F621AF8BC665F139E70A5D8DD4714A359763AAC105319936B06A3FCA00883151B67A42932BB9ED266193E61CFB426808AC24FD1C698E4BBFD88415BD1F5A5D80268FDE6ECEA94320C04C225FF38531981F41108A6CC8B96F78645B4C6543D53F2C657553ECBC7AD96F5B8F72BB62C30262E8118C39D575B672EDC5F988A7D679A0DB12AD23D25C3242B83271F9C1099409023D1E6E9E847849CB6DF44463880ED9C2537179A7BAC96B1978804D890C42D4DA4414C4B4AD8A26F24186C9ACF7CC4F9B6158EEC9C714E87C7E56CD4769C59D2581B",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a304_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a304_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a304_PORTADATAOUT_bus\);

-- Location: LABCELL_X37_Y34_N39
\aud_mono~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~0_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a272~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a304~portadataout\ & ( 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a256~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a288~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a272~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a304~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a256~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a288~portadataout\)))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1))))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a272~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a304~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a256~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a288~portadataout\)))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1))))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a272~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a304~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a256~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a288~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100001101001111010000000111110001110011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a288~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a256~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a272~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a304~portadataout\,
	combout => \aud_mono~0_combout\);

-- Location: M10K_X41_Y35_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a320\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "946AAB3D922797E2393D7FAD99BCA78C727A49F0EBD233DB502B3B4716F5D2CB203AC61C3D8D92DDCB88E32CAEE100606919E6F95A05D8FFEE2F9684A7596DFAB1D6AD003697FE1DF4030427287C8E86DC8EF73FB8293F367567676DA396BFBCAEB4361EAFB68DE73E68AE34E6FC5B9710A2FEDAB3B36E6C849DE8E78824E66A722628FB1DFF533070659ECB58161AA00CCB049169D5E9F37B73A987F383B7F7A4CDAA6CD68FBD848C69B88638D5BA480DC5E3AFF6805685B055ACC711839592608ACC1BE9D121DC9F1288E5DA89876AA943AA18C318DBF3CFD7BE9CA5F34E34F217F8C8AF9498D6A5781525E30B63F7F2017ECD2503E516678B51754907A222",
	mem_init2 => "265C666A78DF531767B53258638F094FB7858A546976E91E2F7B474512C13A9CA0B8FE52670E7C2D0625C1E53F315D863DAC66EAD0A974B18B33C9047422F923B628A8F22DE091453F074B0B01AB509A949D249E2707D4D30BAD9F83B6A4C3BABE4817113C5B26D7397626BA23CA8663E987EC0845A2FA19A80BFB663191392E952DA47E1513446BC3FE6FBFB271D4B4F8178161BBD06628984844AE621ECD07BC67DA69A2F2C7CB860ACFFA2D01F0713FC19B7E8A4D5CAD1F72BFBEABC2FC2609ADDF5B4B5E0D1BC2E8208E75BC7B4A1BC18A328B7CFACD79D6E8F54EF909428E624D19016C31B95B496BF27533EE793350129431E51F5DD5EEA84203E712FF",
	mem_init1 => "C103762C97DA85DD0CF86C8B08BA5A30BE04E88FB5C3A944D0CA068843365DF9361D51BFDECE06DF79774A8E827AE81DA148552D283B6D8EC23EE03A3E94296B2C6332C515D35D4BE90D1B62A40CA8910C1CEF17754D28E76AE645B69966B2624DEB203214F8C87103274A8131DD90C5B6B89A6A3E13E25FFF8FD2EA89451FAAC050C8A092D554C6559366CACF7F9663A83DDD92F72B0ABB3309C9E0D8D16B08D60369D6E0E18063C564CF0934026E53E8187D88005FADC2B073C29D9B3CD90557247D9A0DF7503D32002DD1ED49524E6EEAD109F2D1B5DDC1357F0F46FA4FF5913BA7D95960A0579C385714A02BE6C9311940C247DDB9FA6FDA5C70499AA627",
	mem_init0 => "DB3AD44ADD781E78A7085B244DC1EE0250D7E664489681260EDE6377E1574E51A499DE9A396595DF631833FD60FB1F4B5512D98C29D741A856DBEA1D235A9E7C496886CBD15B26571D5AC74CC19450AF07A824E361C5167CE1CF8ADE3DE717890F483341EF57933ABD601B10C70A3BA98AEF760B5DEFF907D85003EC1E505E711EEEC0A31249062DB0D8EE87C27C7E626658F616CAAFEA74B8626F8FCE5420F65354ACF06D066AE5F5C303394725837254B9831CE12DC743F6584768BF46A046D430E43B2CBA47F7E6A0ED897536CB71B1656D8255346B9021B47BDB8719DC1AFFB8B9ADA83A530F7DBD95A28FFD375545F2F8989AB7B92D0FFAD58DAF32A8EB",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a320_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a320_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a320_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y34_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a368\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "694D085519BD6BF1A9BF096DBE8C7EED861A8CC48FAA5AD3908C94246A71975B0ACC3596A0FB2C6D402D299A547201AEF0DB80C2FAB4755D0723372DAEA3196A880376F780EBDE4B1FB103EFA8DC31D2F593494663072811D95E85E211243E68D8A1998682FC7D22D4A0A763A31CAF064EC0D6B5EE3C80AE3D2BAB4DD02B66D14F9E9F241B37A05DB505BCA68A0C7133A1A6857A204DCBF023EE79D09858C9C74096FAE0328902E409A6EC26D94764A6ED9D233F3DA271AC0CF0910528506D14F284E23C5A700D16BECC1BB0939720237EB21711641B9722BFFDCD85219ADC3E338D280878C5FB55111F9767567EC75EFD5B0648EB532B4BCC642207D9E8BB41",
	mem_init2 => "3CDE686E3B93805563F59CA95171A7F93A5425249660E0934CD127299B35E9BDB241904AF88B36D74537AAA24E242E7C260072842052E17AAE967A4477D0FE52F532565C722421C9DC85AA5D5A74BD9A856256E11D050C82CA5B7FE9EA0D8C00A5C65439C56E41E86651D151BF8EF43585CD05F2A4315A97B1AEF95EE8C21FB8D69B907C35621495CDB258585B35B549433DDA9CCCF169F6285AD71E3139C2384B03207DFECFC1A7121BC6C94EC7D2EB4A481D1307FB1F3C96E611D2F35B4B68C427B475B969926B55614B475868935E9BC7580360C27BA804CE65F93F73D8759FCF353CF5A365BA9FBC24C5AB10FBCDC46EDB2239D6A46F8280305D3816CE42",
	mem_init1 => "7F1C8B6D801E1FAB67D3EB9457F5CFA151B6F3D2A5F6F0D909A7F724DF17CBE73B1F35295C4D06A97C724EEFEE8ADFC2CFD9A777CC0043B57A6E3D4C6AC3FE9BEA87439775FDB09B5C919849673B48DC2DF3B40C6803046B54CE88F03B4FAED5EC3C3C326142222C67945B4DC1DBDD66DF725B3E702D96FB9FC5129505BEF8D07CD8BE783FFB89C21335D42AECFFB3B6DFF3A0490871161BC610747F716AB37C333634F91A03D085762A1D9212F48EDAADF0B7FF4B1212D16C56205307F377176373774C4A22D9F3659AC353E577C203282134AEF103115CBAA1A1581F739459FEBAAD7CA3F813CCADA547DFC1859380B3312A4549EF63F8139452BD47119ED7",
	mem_init0 => "F066CC3B14FB1BC1649E2ED2E1FA6D97BDEA65BADBE48D48DD39AE4831F8B4EE7197711A5C70B8C9775CDB19C201DA015F06A87B8AFD4C054B08B06A037D20995960F7AC8464E32EC5193E83C8D6EC890C1F2CD2DDA754995A8F31AA9FCC4F9580E198587FEE1DD4E3E5A1E4578BD7824CEC6FC950ECD8F65A41A5909AF192B88530E844E6B063FD45B0526BCF201DE61228B198DC4A44451B837A89B30EE570781D4A09CD0B92631226611FCF2DDF861634B1723E1A9AE89138F13BBC148958AB5C4B75DE68B89A3C11E865201C1D324B79403C351222A1CFB9060399418ABFFA919BE137CA1EF07B2153DDEA2CBAAF4302FBED6B2DBB36ADD2649F5A806333",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a368_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a368_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a368_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y36_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a336\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "63BFB5945B0DDF263E23A716149BEA9E2D558EF67C4AB961E2E35171E3F950DEEEC04FD463054937033DB735E78464205684128EAB0575B6EBD2E8C6343A99B9A59FDF4E27791E4090AAF620C7550691E33B758E4CCBAFDE541FD832A405D70360DD397EFC3A590032583E42C6ABF544A8151E38CAA67F2CCCB11B619C052AF2887B70B65E563CD5847B630AA608B5CB1E5892D7BB0679C37309ABA03143990A60C48FB82AFC25EBCD14F16D360954CB3C58552440537ED194F436935CB14DD5DB809B27F30ED9577C2CB9EAA81B88CA832E30A31E18EDFF060AF9E8FB8AA52BD6499E852ED694C29D7939FB842CA0FECF0D7C1DB01C85C0114599C7C06C4265",
	mem_init2 => "D0510C2D1370B8A8D52DB603BEA26FE778D78A16994C5966235D27149CDEF0009A83469E8A89328E298B8D5B2CCAF70C705B212FF1F5746DF452F17B24EB25F0E765976192C74500EE1E5BE377C3B130225753827101B46CF8657544CE2F4EF14A937DEF7C3BCD8073628FF237597D0B590F42FD3785D8308D8345FDFB7FE87EB596419985605D5F2C77651CA6A093F01646BD2D231751E915CF69E6C6C21532E81C59E81D4B81A2E99F16AD0102A1585EAB1CF01C3F871CCCFE2580A0CFEFAC55EBBBC0F19B7E9ECC22D2CAB2018646ED6A9AF2EC6D24D30B071C029768CFDA41CF4EE77FB4FA156CD44CB380E869E2E25D0E4995778A51440D1F8484E28BFA",
	mem_init1 => "18548A07D3AF80EEA31B748820BD50EEBCB1DA178A236971CB52ED42A00F1FDED45DBC1ACE3C91143ED67021F10FDDAAC76A884CB12CF70350EC6337FD78AA8286DE1C171BB5D7E432EC34EF6662E23A582BFE1AC9DA0399DC8606DB0CC83EFEB02877C8D17CA7CDC419A107F6DFD1F5A0D839555A243C9EEBE32C342956EF9E0008E71334817220FE67688263604E50EFF38BDD0A4B00D42F50D27DD8BD879D5A9654C9C2A465FB917EFA2E1D62A3A161CC25362446CF7B7350D5378B2D5E53432C3794C990A78F3531D9D51D3DD39451E7E09E934A0D4D2AB649209FC4914BD63CAA7CFBE7F7D733EA14B734600BACCD2ACEF0CCECC083CBC249013AB183EC",
	mem_init0 => "5E4B95EF2BD0DE6836227D6A9728DF06CC781181C187BCFEF3A2CFEEA52FFF58D4B2BCF854B03D9570C59360620B84364B09ED9E39C65D87F3D473B2039B01AC55A362955D6E9DFD045724E5A5BD31E4FF043F4931AA84C43932FA761B3EC960BB25EDA7445FC7F346203DE2931D443CFA4C618214C1B4E69E8ECCBFA23587411D2DA5D0869F6AACA9B318C59B798F38ADBBF045081DF03E3464796E01B5E64E37295B2C7C46B8136281E859F3A00E63D44D7C77C111B638820356A8571EF28D3EB51CAF2AC0E3AD468ACF269A00BC760F12C9940F83654C40FE151C6AC618222EBB888797ADE2E193F2204D0CB099396BA62CBBB29F45DD7E5168346FA0FB8B",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a336_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a336_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a336_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y41_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a352\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "4BE7BA7EC4785405AAB5F323E89C34C6530FEDEA7597B8BDD90BBF0C6B7FC042759DF9F08636D1E58DAD0B86729966F161D6A21E96D8D26DBA171310C92D56A9022481C775C1CB60317F902C7837F5931898B7FD4D631CDA4C7C21C8F09F476677CEC63E788EB10362FA85B1290BA47834D6EE2EEC58F2DE494695637A056F5DE0088306892DD44CC6E1B47E15B9673E8D22E012D3F6059DEF34FF2A777B76573B6FA1F1CA866CF735DCBD3F7507C1771A4E346F359946514EA4AB3B1BAAB0FB2CC72CDB003BDBC966EFEBAF16E22DECADD04EA7D430FB7250690C6E897673D807274EEE774923974672B961E35D977D1495B00FB4C50E37FAC25C98A3F74342",
	mem_init2 => "BE17B4DC0437C5F3A62DCBF8317ECB651B792E554FE6452B497099DEC4D33102296434796BC10028941A05373E1D12A37FA71F9674288DB3B1BF4618B540152916EF918608EAA1E9BAF321873BD93B63514E6B378CE009CAB369E96372F9B096429FFA9537C4B9D46977E28C939C06F27CED07210A9D80D87D535E1B4D539AD52C6A732D4E31DC3D19DC0D51C8703C993AB6D63B0F9DC6C798CCE7DEC609706242B553EAC5F4177519AC14AF88C505994FCFC1AEE9E07742AE12873FFA334D186DE23F23710E4C0A80B284307D5A8DCD3C05F76A0D6728E29EB4CBBBAF3A9419EA54CAE94B54B6A8CA84E2DF48F0FE8A13C6B9BEF3031D5946511D073506B148",
	mem_init1 => "572C73067785AFAA55972FD65CFEC3A11153F36569A85DBEC85DB8027F083F6F08531EF697843D3FEAD194670786DC4A89D9480F4771F5AF25C4F30B75FDCE8F38962F75875C5042C84FD4FAAC8038A862D3A4F4302D671C4E92701F0923B20918220A32E3603EDDD7D516151D03E6E6E862930A6C1269EBF1F5E9CEFF69A1B2A07D10C2A92285232D0AABAF47E61B972BB32CB647CE660B4E001AD835D21556A2B7EA08B3379910A5981FD470C48AC6B5293DB308421AE3A501698DDF5CA6CAAE87B20F62780702BA140F864ADC961F4C0DD1771125FA02DCFDEC65DECF68A42977BA64A1AD8C90E80A43598072035B4B57BC3632B815AB3F75A993C4347242",
	mem_init0 => "3A47B65FBAD5D6D7DC805F2514F87D23232A969A606A92D7745DA38C62671B1F95E5A4E8E47AA0B261F07DA33F82BB3760B6306977699D12E4B4C3233731292289039B8863460D2872A9234C82F637EDCC475D3A192614D381E219693BF7661A7A1FBF56E57A43ECC01634681688D307CA709B29F4219A6FF1311D60C3D227B132FDB44FB858FC2DFF864AE9598FA3962639BC27FA84C8249A8DDCC898DE61C006700D3D2A27225340AA94A74ABBB4636AAC7CDC909B0FE3C6341226590E0F265FA4989714C9083833EEBB1277B16C6501D76BDE5EF0157EB62AF7034F27193C096B2F1D357ABB9F54D89DD176A2B44BD963627DF4693DDE16C4908E5C580B5B",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a352_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a352_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a352_PORTADATAOUT_bus\);

-- Location: LABCELL_X37_Y34_N15
\aud_mono~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~1_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a336~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a352~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a320~portadataout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a368~portadataout\)))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a336~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a352~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a320~portadataout\ & (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a368~portadataout\)))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a336~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a352~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a320~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a368~portadataout\)))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a336~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a352~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a320~portadataout\ & 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a368~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000011010011000100111101110000011100110111110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a320~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a368~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a336~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a352~portadataout\,
	combout => \aud_mono~1_combout\);

-- Location: M10K_X26_Y15_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a448\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "C348A54A0D0C1C8AFCEB922635AEA48547AC4D4E0D32DDE04F6C43D51EF4EA3B5AAE53873D6015C786A4A7EDDE10CC318C82EA9CAE2C583CA2861359E02DB4A7C842C406B3E631226F44425AF941C7D7BB0F04F0AE4C8FF75682FFD5226317BB55B7CD585D6BE815DA4153F3AB62FD70E397AE2B929CA521EA512C12FEB673F806372D15B8EB3028D5793D8538B93592256E9E6DFEA47ACC849699678DFC9DEA584D6DE852E1D6D752373F873562E271BE0617FB65F938A24ABD276FA5F24D72F1C1A7E958795E97AE6279B03B586FFF767D041C7AF1131910C14D62C977507129C16DA60C81718A7EDEC28FA568475DAC2B761793DA15ED9927C9CD86D7595F",
	mem_init2 => "2D0081DCFBF63CA29C22821990130136471FD676B2BF3058C69A4806DBFDE390FBED3027C413F391433BF232AFFE11024B6B59BB2D750FBD2F1594159CD3071D170AE6E9509705AAD51AB8550F097731F0E64407BDCCED9AB80FC6BB3C16BF64061E75BD227B097ACD40A8CDCEA08BC43EE99B5C8D802D3E016FD4F12B66CBB201C92E294364ADFA7B19E9514A59131CECDD89B9CD483C9C0A51672C3C1125E8F45DD06D2CDDC72F92110D4002A218FD68DC19E02A11530B2AB617F1082B93BB1826A100BC75C0135CC5D194AA8C854617A76757ECFB708113A2CC4C049673F6EFDC3B35F78F783C3FCE75B5989F8E716751FCAF803E401540BDB2326698ECED",
	mem_init1 => "23E6A310B948BF6502E00709FCCA206218E7CBFF57A70A76609CC6C670A252829A3ECB7E1A96E299EF6B99A74050ACCEB1F8BAA3F6129052C164E3C29FD41AF7268490240ECEA1351C74D7B3E13A325FFD889B3CB5709529FFCACFCA4C8B270A61ABB85BD03ABA8FC094E73188AA51C8AA108CAE32C54679E5176F0BE6774036FA916186B2970E11E53D79FC27CF44561DD9783E22BC5E36C2CC325B7362F934036A9083A86A537BC87DDF46BBCD7DBC7D06FCA96949DA4EC170FC997CC72D8E8D67F666929C9EE36D12AAA27F5F208D5FA088A7BD40502F37DF4EB9877CC080C23AC4C0A47B6FED4DEC53936AB83AEBE4C6B48426E5497BC3C3B2AE4DC72CD2",
	mem_init0 => "E0C5DA1A27ECB5EFB4909CBDC56977B586B8B00BC2A7316A084138F6C9ADFC29059901EEFCC0A3AF362AC2395F138D4C80D7D5C3A40EA812933D35447CCFDED2F144424AE71271E0C4DD015FD4270D019D05866B17883F6E9238A50796EAB310079FD1D8E9A0950456EE2719AA7E881A9DA7046825FF2DFB552C289950AF602092E67D338B2FB0234F2252B49BB86E5F81EFC1F34DF932AC5C6883C315CF34D81AC82E343D9EBB238E8B47A5A2DB9178C45B459C5FC36A4A142BCCC6BF4490D0B0F5C11193EE052004F6ABB16BDD83F830368CABCD54CAEC996C66319F4E2E434F693B42A3A2247398CEACA3936AFE8A6F76E4F61FC45987220B3E9C1C601084",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a448_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a448_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a448_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y27_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a464\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002550240000000903B6DD8E5D301C800E2BADB0024D1F00237F4009E40C4000000000000000000000000902805052AEA20AE8265509296211D4834FCC087019269A0CAFC47C372C5B48C2E860628D0AFCA852DCE7DED369A6846288A95DEB72D3D550D18FF55109C7FE61E81F0ED9B0E3C5C4F7F83A945EDA200E937F1E010A41BE91093DC02783A513B9EC3F5B61C1C27747A3F86097AEF9BA3FDDDDB86FCBE4",
	mem_init1 => "EAAE4868AAD818F6C6EFFAD40EDCA4113E3626982AF0F38D23F5BCD7F962941A9565BEE98D615B08D9680BAC5399315A1965275CEFD5EB436BEC80F2B38C52172BFBC319DFF99F4A345155BBA2EEDF42AADB88D48A344D3E0D803934FE799CD6959B17BF90DE560467527E8FCE970794B295ABB923F108CE7D324968AA82D9FDDAD5D861B1C740FF81DDAFCE8641FF81D0603F4D5D728A4F9DBC8542D7970E806B1DF1D187082EB7AB33D37C55C2F275A649CFDD210679EF51F40007EF2670A2D1AB61F4671B84BB44E91692B2D5B4AC90EE706EAFFA2D218D87AE66355889AC7C37D5702216194824F697076444F4B196BFAF1F4175C6F26B07E22E18C78C05",
	mem_init0 => "60F8B4D5994CF7F36FDC1D4C3C690D925BA1F3FC2C4FAE3756AAE57A7A7162BD32B5E3FBB3075D26A51C0380A7E9337528F14BB2A37E95894F58729BE0735F70129B587085073F2D4ED7675C723183B3E00F4728FFB99B44011227AF1B331934E7E68F43E4CCC25E925E885DFC949F1E46391396E39900F3F88686F7BCA7306431D4EF9C936DF027797ABDB40744606CF1C750E5B0D74B5B4CFA98BBFB0864E7DE1EE79B46B5DEB30C2AC0C09B8E59EB9A88CCF35FD5844549724A6FED201C332FCC12775D54494535F5171E3933C27AF368CE53DB3AC8AD9329326790CD239F262C529D4A501AE8A641900C02A8468B2086202B1E1A27926B8EEC6F32BB66BC",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a464_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a464_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a464_PORTADATAOUT_bus\);

-- Location: LABCELL_X35_Y31_N33
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w0_n7_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w0_n7_mux_dataout~0_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a448~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a464~portadataout\ 
-- & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a448~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a464~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) ) ) ) # ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a448~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a464~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010100000000001010101000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a448~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a464~portadataout\,
	combout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w0_n7_mux_dataout~0_combout\);

-- Location: M10K_X26_Y52_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a432\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "49D833EA8314082CC29FA99812A2E93B5E47E53519A1A85B3197782C83638AC1F4B6B8EAFCD4E24C9CC823CB06AE951B843F4B3B172F4EAE1D842EC992A65C43336CC4A5B80E5B52934C043A2E99B880EEAF52C115EACB8572C3E74E35AC9EF4E655B698F9FC78F479A80029FE082526CFD82B1EFDBF39DD09372C87D71F59D2937068C699CFFA0512461375B442253F633874E79F6A035BF313454B4C12B0FC5E6CF5E48360D2FFE5AC6DB066B4FE2DF4FC3F717FDF00E6CE17D198E91B3AAA810D902683873DF7F57435FC1F78DA04652D0505781CB7F1C76107F8712290FE5777972DDA985F169AC3128A2C7E4116FEB24A1F31A23FD7D72D484DD54B5AF2",
	mem_init2 => "18A25CA91025FEAD15E59CC379B7D1332366740AEB30AEFD90599B7FC0BAF59B07FA9E82CD8F8B439806564C79DD2EB8977AB45EEBDE2DDBE43A9135C4CCBCD7DE82FD96EC0F430377BB514BE2F6D2B913277F15C67A4A6B3A9D9A9DA09C4F69E2F70DB087BD1BC76CC21851F6F1CB276B138A557C389496EACAEB5F2484CE5B1CD928B722580A5927CC60D2905AD45AE09A53A4A0E20222FABB5A2A79A6BE795D07233EE958AF56D86954193DE4EFE3C30EBDEBE573E08AA35D42EDFBBAE7F6692100AC14BC1C04945561E97A3263D83836F71E6C435EDFC30DE16D55EBF51C4F8B8B2B5A39744F67F90986CF8E84AD2A9572D298B2C065699676FFB8E1DB58",
	mem_init1 => "E87B97B3609BE201B4A77F38B875CE55E906B267B123DC2E0232C8746C2BEEA735F4AF3AF73CCB442515922A877C7C4878C85BE8BCB35C703CC7FBDCFF6BCFA61C52BFDB88BE6F885D8BEF78E5E1622117DC3B46699A955A52B184E9337797146FD1AE0E4C3CF81F86453A755B7A2F74DE1B31ED52DC3AADF7DA33F6AB49299E9E52D1731A1AF95386F25FED796462DAD78FF3D42D0AF9E9CD6D6737FC18F17D6E13EC4974EDB635811336C886636FF0733CEAA204C4B67984901B25C9EACA9BBA8AF8126CCB6C43059DC73520434E6DB3685FF6F5BB853D468076E66B9431FB2A74E797D5CBF359F5DB98A6FB2DAB00AAE03529F8BEBB031260ED2F0AA285C9",
	mem_init0 => "41FA4E743920FEA936B0572E8D42684B7ACF84E4BD5468A0C39C6BF3743B44A680B94BE27698594D1314BEA6815849C545F800A3277840947705731D828E06056B3AB7FDE3303F103ECD496286F8FCDC5C4D5E6AB9A631A70F76A20C0E8B1FAF8693286DDC2769052D6381F616667F5EFDC0FC11DCFC62E7518405BFC7C7DF73703C44190F9AC248D0EB1AE43416D26A43E3BB96B73E3CEE146479F06A05CD813397640EFDB01B2A2C6EF84A92AD53E74E5B1C851F054E97084A351BD16311E1D25955B5B1DA52AA399184522ECC3F4A40E04EB2EA45FE967A3FA82998DDD2F09E392CDD1A4416DEED6C2BD8B5A997DDFB6FACA15EB2700EBB2E6E0DC87F15E8",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a432_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a432_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a432_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y60_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a384\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "863BBA57565395FB93437DB23FDB30753940B392A694BE031B6BDD7F4CF6F85C3119982510A76AC860BE99CE76C820F0CE3E2FCDC0B6B03CD0FCC2F8FF9D3BE5DCF3A525C738AB771BEE19BDCFDD2B0A2F596442DE6A359F3B1352A16C691DB0DC3DA195BF7F0EA08666AA9A62C9622000CD6202EADBF53D543B2096C0953A2429146CFCE9FD52AEAE1FC24F1348E3C8F0A254273480625AD594A6649A62FBB2AC1F7808F5FACF299FACFD7E10035B829A7665C5609C0F9F0B525A92CE6F35EA6B56A41198BE6F8BC7DE15FE67795DDFBFF3141A43A488E877D38B6E5CB24B2E3321866C284CB94DB66E5F86D18E55968C7D6BF7EB8EFCE39D48FA7BD52A496A",
	mem_init2 => "6193A8F69FB6CC3965F518401324C6F51AD626CF9231E33D9BD85200C158BAFC3809817875EF0B7480CC00C5271A0F1D2A61D1F7DF21B0D40CDB5192C0FDFBE23DA15603F8EFFE2637B3B46EBB5CC836BA34F7F543B30F57B0464A97FBFFF732728425C677A10270C43D19101CC11F8B3549CAAED2C20ECE5823FDBEC6D28CB82FAFCFEF43A356B2D860BB72DEEAA7B2EE2E3E4F4EC6753FC4AAA367289ED42B6DB086BBB0E2BF935A84A42C8230E10027C7FB63FD6D4C4DC2547BCF6F3C113E2B05DF59E1521132D7153F3C7052FA27ECCE3424455AFF384AC31C2E8AFDDA672035237343F0C7C4B0E32F7634DAE0297A3E9D25838826FEEC9A5AB7ACBDB1CA",
	mem_init1 => "6CF0F30DF7BECFF292773869451355494FF56D80FC779B3228287F3DD925E90611BD15038105AAF9A5D2F86A6CF3C091DE905647A7ADE18DF7B77D4A45E4956FE4F2738F8F14C9BEAF8255A613208828CABA26D748B4830F69DBF6B311060083F95F6C085F93D1FE83D1B7BAD53C0746F60017E5109799DDEB9BCF14134B9C60BECF86AE084B8FAD7DB6A552D959718925CAD35326585A7ED641026AB3F7DFB169E2A56D82CA38F3140D3136FFD2EF6319538FC5BC78FF6956B106C186CE1920F65A64BD3D1DA3A13FE98A1889A41979CBBBD9B55806EBC67FED6341A9E7CC3920469005117C0609050B71F2645C61DE9F69A3B42E34E9642EFA767F2A781BB2",
	mem_init0 => "DB51857C2ADB9EBF64FA42A5CCEFBEDF3CA97EDABE4622F505E4B0659ED13CB6AE2EA10964DD37251886EBB84E13595E2E9FFA61A8AB55D874705033334A088CB6AE860D90AF9442D72B26195550FC2C05ED15352B4F836D0D2385C850075F43178BA4C7DC2799818495C56282D466EDDF53CD1BF97C298C97CBBD3C241F682D665CCCCEFB3C60F673DD6F5EEEAF451F3AF1FB7D0D7FB53644425014BFC812406B8207851D30F5A869B02872822A1DFCBC8B1EB4ADB2C9A1B600092FC2F92D099480B26B3AF44582308C307F6E341E6B95A516107AE4770EEE6D6DCAB587E7767871D952C57A335B811F129A7948C36E3F597F71596C5B07F49EA17DFDB894D4",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a384_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a384_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a384_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y54_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a400\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "DC1C54EE8CEC982E29B7624025B9E77A5440AA2252A4873B390764C2569E949910391CE985EDFC4F7B13476D94E8731E2B4EAE761A6E85A618E0F8DA54CF08BAC49919B6EE92490FBF5CAD804C8905B49E08D7B7569C7631D3A34671D5E6F1C4192D465BDE57BD99F76D8AEA24E3A86D6ED4C72447F40FA8FFCF02F687374DE336CF5E5971EFC8ED101B28684BD9E7C224CDF40EF00A1C54F8D8A3702CBD1A5FE624ECBB5BE627F17868D4F5C938D1644CA27BB199671092EC70E7356C9C14B0C2EB30FE3D8EF64941C5DEC2BDC524844D24BFE78A3DEA4C3C71473C5DBEE266960B7B3FA91DC2A9403F49179B3C5E22B00E60CF6D3412FE77488FFAE8B5176D",
	mem_init2 => "EEDC17D5B2F3DBEE2F2A40A297CE3D237CDC5F8F82F51CD7785EF929152D4DB0DD589550F28ED1A1031705F4B30740D481B3E939F4DD99AA14CFAC82F8C1C4485DEBAE20BDE63B141C8382C10A81EC7F5AA83B7FE79C3B839AF806DA1E1ACED867657C52DDC581FCC4DA0C0E24870B921CA986A1CE87BBD7CC1E58350D129DA23B212F8B8793F2AC142F79551E31565787448B3CDDF5AD05CC87E1E7E1AA6A94F3BBA14A7E51D8C74C46EEF9A4BA1DBBEE54B73562A3E5AB4B6961BC2CAF8CC06D0CE8C75264E4D402AE2DC673F7B4B441A51632614EDD670C2C1EB061BF4BA854505E9991E0AC53BFB2F920CE7B71ECC9605DE6541BBF1BF7AE69F108EDA84B",
	mem_init1 => "D7B0D20E988FDADBD3183588146A7F0AE9034A405F30B609E6B7F8030ADFAD65DADD52538317051260E3DB05DC5F56C19BB98D9285B9A63C9D6714BE64797A0CD18B5AACBFE299A1CA77B628A94D11519145394AFD8F6325E83E4DD2076D5589F6A9322ACEA9A07452D54EC090544722B0F9D7A1F02D08755E74F756D77A4C65E1E25AAAE890C428BCE62646DF72B6B34DF415C076A18C11B2CF6FDA75AADAFB870B1DB1FC4AD248EF503EB6AA2EE49A3ACE5D233BF8FD95D1A7B49EF6EF0828302852CF559CF656865E2280FA13D41834425D8471AD96CF975BC7FDD5CC28E3F4BABDC9197E9166FB6A5ED8485F973E97A5157003E3133178C32DEEBEEA2C9B",
	mem_init0 => "E8960F528E4A691E2703E79C3C16D29D2645DB442497B7EE57660488DD25D2622AD1347980A24ED8D83EACDC01AE383E3C8F605B49F82C49A615953CC33971F456C1602869C3A017604B4B1F2040DC51E43DC6CD79AEE436BCD8FE5C737C918F5FE3DA52A5884EA3CAE66734949AF45741F3460AA85600AA70BE0B61FB8B7D1FF730F49A103B3FE532DC636BF60AB679E8437289FB96A386784829D069BD831135D7D8D0D2F5F3EA74313F519FF5DC22F301F7874068646B4FA4681CAEC79511B6EB87469E4574EF904B72553451C5518E921392DC6F147B5F53FF9241FD441341B61C4CCEC09F6C328EBA5AFD870C25D4CF7EF6C8B3CACA40AF061D1B46EBA0",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a400_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a400_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a400_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y65_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a416\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "42FA1EFEBC823DF4E04E78DF950B2B2BF2743B8754F79BA35397FAA1104750DF8229223B32AF70C3E5A3E957BFC62F57E280FB245BDD804BF16F04D529D4E986B61772132118963A7AA6360FE3BE1675F4F06D1EF3B8B69329DD743B7195E6967A484E689333767C032C6704E59DF4E47A949FF855CD33B413DC239644B3D07C26454DEF68C55E295EAA4E4EC60F32A9AFAC49BD70B0B784BBAA20B581F35924E666444C7183BF816444A18CDED639D850F17668DDF8E25D94DF2F4DB326D07E1585370CBA361D9043B4179A67478EB44341E7BF39D11808E529BA819B2D5D61939F1F6CCDCC879AC56BA0669687F40C6A6340A2A02BA2B06A47F12F572EB068",
	mem_init2 => "C3AE1D80C3CC7893E2CB8773301C266FB27AFE08CACB52DBA6B854E534362C0FD44944C715AEBB9BBED91AF636B9E19F5F5611BD464277A5AE2BC3BA15EF71206FBC1C22C3A8E109A8929D8D1AAF7FA1C3A45897E4DADB1FCB1B146EEE835405357D386980755DD1BD4637B01D02FB0BA9D689555EBB0DFE5F88EB3981BEB1D1186B3A8DB987DBDDAA220A0FE3B4CC221ABB66EAEFB86A551DFDF3C9FDC586CA1D4ADCB9539872F8881E0AB19A7C8CF5CEC636AFE0ED897D8C042404855B0F5D7998B0DB072B00F854D2136175C5C8080CB23AFD9D696CF9382032672B88A85B26DCFDE513F2316F1ED7214B067305306874704F702A5077F9CD4117F77D1F42",
	mem_init1 => "BA8B9A6711DC34E268B692F52BDB92BD4DE61F59843135F36E7466E5EB33810402615722010B153385E753DD34C865CBAAAEA1B0C76A2C304A8908889C405E897533DBC2D6CEB86EB3DAAFCDB8DC29F7D70E59203D3BFD03726A9CAC9652013799AA1518EC06AD4B94BC7E7D23BE0C367580DF267748824F70084BD9DF73D8E8D9C16DD16C4D9E26DDD80EF0BE429219A9F811FE0EC8409DC936D3B7B5A08FCCAE2BC321E98836B44ECC90D9724737028E081D4FE1B8EF873E0A9D102B61003AE10D9874EE87A1804D88C3A58BE057402CD2C1E73EBED5E1FFD5875BF9A57D2BCFB5947AD53F4DF8850217CFBF0F0DD0D87EA3FA850BC1208E65EDD99252D289",
	mem_init0 => "3E48F7F5B0E25CF800CB05F4A546D4B5A79DD8308E5996E548DD606216D55F7DD93E000CBFA72855740F1B12F58D6F0E6AE7807EC4370083AC1105412C9CF4CD57808C091C2F3FC2AA2F325493E7B164C4922AEB5182B8354F7FE5C9F797E730153CDB49E1F557767F6E77E8E75012249F57D617265647B36BC09F1397F04ADD34E9D8EFC5BC4361A9DDAE809461C828BA713BB37F72AB031817ECCB4AC24ADCA1614BE91B0EA7EBE930C416919914AA9C1797ED027A3210301C69CFBB1C6E76A041A1877CCD4AAE7E4C34238EE4B8B6869341688B28BBA891665A8CCCCD98B94FF81019A457230C86183A9AC1345861AB02E7EEC2D55F81CF9D71459A8C82D9",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a416_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a416_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a416_PORTADATAOUT_bus\);

-- Location: MLABCELL_X25_Y52_N0
\aud_mono~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~2_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a416~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a432~portadataout\) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a416~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a432~portadataout\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) ) ) ) # ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a416~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a384~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a400~portadataout\))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a416~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a384~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a400~portadataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111001100110000111100000000010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a432~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a384~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a400~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a416~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	combout => \aud_mono~2_combout\);

-- Location: LABCELL_X37_Y34_N21
\aud_mono~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~3_combout\ = ( \aud_mono~2_combout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & (\aud_mono~1_combout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w0_n7_mux_dataout~0_combout\))) ) ) ) # ( !\aud_mono~2_combout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & (\aud_mono~1_combout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w0_n7_mux_dataout~0_combout\))) ) ) ) # ( \aud_mono~2_combout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( (\aud_mono~0_combout\) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3)) ) ) ) # ( !\aud_mono~2_combout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & 
-- \aud_mono~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010011101110111011100001010010111110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(3),
	datab => \ALT_INV_aud_mono~0_combout\,
	datac => \ALT_INV_aud_mono~1_combout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w0_n7_mux_dataout~0_combout\,
	datae => \ALT_INV_aud_mono~2_combout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	combout => \aud_mono~3_combout\);

-- Location: LABCELL_X36_Y29_N33
\aud_mono~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~10_combout\ = ( \aud_mono~3_combout\ & ( ((!\aud_mono[12]~5_combout\ & ((\aud_mono~9_combout\))) # (\aud_mono[12]~5_combout\ & (\aud_mono~4_combout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4)) ) ) # ( 
-- !\aud_mono~3_combout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & ((!\aud_mono[12]~5_combout\ & ((\aud_mono~9_combout\))) # (\aud_mono[12]~5_combout\ & (\aud_mono~4_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100000001001100010000110111111101110011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_aud_mono~4_combout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(4),
	datac => \ALT_INV_aud_mono[12]~5_combout\,
	datad => \ALT_INV_aud_mono~9_combout\,
	dataf => \ALT_INV_aud_mono~3_combout\,
	combout => \aud_mono~10_combout\);

-- Location: FF_X36_Y29_N34
\aud_mono[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \aud_mono~10_combout\,
	sclr => \sw[8]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => aud_mono(0));

-- Location: FF_X39_Y29_N38
\sound|da_data_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	asdata => aud_mono(0),
	sload => VCC,
	ena => \sound|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sound|da_data_out\(0));

-- Location: M10K_X41_Y22_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a450\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "A59B1514B4442A0E8A39CCBDDCDF82FF3DF2141FA7F1EA69A207502D35C0AAAF5F30E0692BFB8879BF28B28C346029A07E5AA97FE3D5C6C463E8420515E320D8817C2B64B9CF27D1063AA39F7687193FF79B847578DE69FFB5530604E575A0022DD41369C11BBDBAC4B7CCA4FE16D8014784BD84D23492F53B768AE7F0D1F37B8CB68F74CCD7D8D16798F4E55E1979332806A9333453AEDEAD2F6619D204C194FB769EEAB0344F1D61CD91A198630F8ADB38D598DF8333E59CB9531FC5C3C3DDF36C32D0AC5C6B84E1BC0DAFDADD26CDBD19840B467B9A921897CF98A02DAEAF4A3394E965931A905B86598A0EBCAED05833390482342722EE3E7A901715A49D",
	mem_init2 => "40EC2071CE92AC68759B5BF8E9682CC0AB41B219A19266866751405A41C229372D9E56CC93384914BF9E2B769459FD3AF379CA1AA228745698C6F5302024FF77227CBC9C08104F13CC455E7A0DE11F4ED6B6FA8D62AE523BD2B3FD78C1B9B3378675E7EB4AE135D1151A4611DC9CDE1C495FE8BB1AEB3F453E61FE4A64229830FC769D853B1FA76B5DC2D2C0DF638BDCF07ADCF0C0B285C2EBFE77A5B5C29F1509BEF27F451530A7CFE579FF919C617FDB2F416D63B86CE3B5F92D76BAC83BC969A5C58262C62D59B03B6F4BC218214201EFD715195B45A9E754D12A9E212EBFA94AA2540BE8C1D3F7DE613AC80A140934C0A6F61ADC3D5C05A7FD52F0053275",
	mem_init1 => "D65E4B7D2B8FC66FEA51345D5E12BE2CBCAF04741DA1CFCC405E97A63D20C5A5CD66152629455E1814B5BCC967B2934AA5D0CC00096CB9877CC105872B9F64BB60005F315E751D766F1197152462752C8338DF719FCA6ACD8712E4960713FD94D01125E7630B45CC8CDFE61BF153478767004A8893B7F8C2B2FAEF95EA89C0AC01E8653C39D44BD87B67C36EB68EA4B80C13E083E07D47DF719365081BA1120A1887AAFE2BBF5E639B1A0AB3C5161BCCA5EE71F14753F688A9D885A955A6B0DDF984D2CF91F9FD00AA391917AE536CE1227625DB4B9D8742AEAA4422C5346F808330B79355AC258315F354B9008DEF300E1D99472EB680D55554BFB85ECED1ED",
	mem_init0 => "0CD07F06B132702EBE914CEDB76EEB97018B81C2D3DA9E6ECF3AB48C66F87D2613C615C4372650A11CCE939ABCD0D079B9DCC41E22A72F1B551C8064DB66B311034C9BD4981D3232FC923CAE02F9BFDD4CA6D1062B188CDF4102C608E88A102626CA8E3D952149DF02224F518271DF705067AE23F2B12A7F7146D1BCA114CE64F14767A7C0B43424D0F19518AFF9988363264D67B673923533BF810DD087A30E546163DECE81CC79A0B961F44307C3E52AEB76673573D2990201F757F9117BB81BF79544AD47DC5A53110079049E2BFFF45CF7CD1AAC44DD72105CD97C06ED5922990771FFB2E1B57318EFA91A4F4357B3EFC3075436DE8DBAB9495A1FBCA4D3",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a450_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a450_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a450_PORTADATAOUT_bus\);

-- Location: LABCELL_X43_Y25_N3
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w2_n7_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w2_n7_mux_dataout~0_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a466\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a450~portadataout\))) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a466\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a450~portadataout\ & !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000000001000101010101000100010000000000010001010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a450~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a466\,
	combout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w2_n7_mux_dataout~0_combout\);

-- Location: M10K_X38_Y53_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a322\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "9CD7BFE58DA6586F757FB5BA18BFB2B6AABCE335FAB2E54FDFF74357249BA0CEF5299073A7013759172F5EA314E47ECB8407E158F38C863FD5C1F6DDDD231B2FD8E4FFB9E36A894B0731E5AD187C4897F95287A324A35A2F049038007B1AB03D60011FEA9E72F39CA16F887276249F662F037A97E0B5ECA9A7357D439BD0520624F3C8C7DE6B38C641A97267E99F55776BDB0A5A65621CDEA6F111150CB152428807B8F5E0048DB11E535635170E895E74B0FB78D3FE1204E8349301FC454AE76B254CB7604929DE4407B5A4B5BC3DA38FEAAF68F7AB3CD1D4EBEB275A2C930B0EF5A7C5715CA00BD14793E5E846F6DA89F9C62C0BAB9B4200B538656CA95CED",
	mem_init2 => "7054AA08C723C51283F95EF0CF0128FD1F339BE68646CF78E39B7C3DCFCF14A22C76FB42D18076F002ADDA5A9951761B12AD2050D02A80433238E296E1A98D7AF3BDB09C619C89AF87A9243DBEBCE4988EDA03F0B18486B3C7A0C96AE15C4F6A8B93E7FE0358FA7DC9ABB17E50F03019F1D7569500C09177E56F3B431F02F922FCA736BD882CF0A171E220B970F0342967F801505DA7224CBC8923F8ECFB17542D659B1B84F65B21C2A2652E334C486C8FAB87FB31B16ED959A58DA96004C37C8F969209D3876636A8FC9FA1B1D871F684362A81AB3AEC6F2FDD1F5AD24EDE59EF1DC526548E5F3EF9C419B3E185A7A3C70A02316BAB611B4A7A2D0670C713D4",
	mem_init1 => "48BD80F34488977561501FAB7377586A6C3432381FBE0456607A9EB218EC8ED55699FD34C16D89332C8CD1B8AE9A09BC4DC25C39AF933300E3FB29C77C323143130F72DE52DA7DEFFF6E3EA88450FB0B4E41D3E8548FE77D5EC98076CDF7476CBC1D67E36818DDD77D2D44D89A5B1738A8C19CA10193947802A9F4E2CBF6B802EAE9F0CE30B6C872BB817538D11A2872E003B35487288225ACD939E0F7786C0E7A29A4BC3307DB66266CFE22F9E3B3AE4ADD9A14736919D7DF9A728412ACC3E0C0B48876AD56752FE2A8E7D8F7B9A69F734739AECF48627047C147C97702D591F7F3A652EA03B8C10C7099013DB948DDECBCB9CBF28AE811239744E66A0FA8FE",
	mem_init0 => "18CD4C7CF098CBE050BA98B13E8CC02A30964672AA7A6C5D573A8EB42DD875C40C09DE490A23BFCB5F0400FE116CF644CA55CEFC202D1BA84A1989E135F63EE92F9C96F21310FC0866DAB9A2AFF9F82AD1CD12051BCEBB95BC9C1066125A81D548E0EDA9D5E332C0C143490E11132A511B2D154F8C5017DF3854D5A60BA9F071882112F092C806EEAC06A334AD3BFD8C41AABD76AB6D7A8C4C4CF42D381DF6712B1C232570ED09F7A25D419D7BF28397F6E7D2E7EA9B2D404A31B15539D7536D1BE6C687C3B2F7FA2CBAFF7AF51493F32EE7ADECB4A731C91A4B928CA0F51714AB6427647A342CCC70A66B694FAD1B6FB34FA333CB905F8E98254BDCAEC474D9",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a322_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a322_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a322_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y52_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a338\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "A7CF5B68D84B6BB1FE31F1D26062994A7D56130F7A6620DCF4A92E0FA88B2180A251BCD5D53335DC2E6D5B3589A9B52A9FCF4C6EB0EF77894C15AFCAEC3FE33F04EA245001FEEE8196942CEB7285FDB910C3922100AD21F180ED6A8EC74D48A61B6AE2588F70069106C987FB40167FEFA6177276F6E1972111999E4883A55150E1D72244FD621F83BE705DA22A1BBCBD0A6AC7427649BFD0406C1D08CBDA0B75FC15416C7B2D17ABBB165E04591CC35CE28DA021AE97A4027CF6E52BD3CAD06F4CD643A426BF3F4455DFD8192EF8FAA81B424AB39F9B9B8022865407A48731A21D756287F261005DA45F1317001C58C5F86D81F35EB6C1D954A8F5396C7C412C",
	mem_init2 => "E00FC08FF534B548EB714178FACE05FAECF78693E99DF62FD99C2B12A765F7CBF6B8D50C8A80A08472268596304BC3479E0D44B3C59BB6111DB871015B3860DCC8BC016389640FBAB2CBA0DE10182AB5E3983A749AD2953FC804D3E64252ECC6E71C4C06826E6BE7B256B3DD635CC1C5E5FE611A269E2C3F109CF13C72282A3896F9FED16994C71B691F14369FDA6B93EA713177E0C8A1534E1EA4C134E7870440790C2FA175BCC3EFDBE0921772368E42531C0E51DBB4F0FCEE8676B1F64BA91A0F4468A680038EBA8812C66CCB1AE55AC45A2EDC96510C16F1C651A4AAFECB8BBA536ED67926A22D966A938779FA9CC109C80CFF10B0F2620EEE3B9FE31760",
	mem_init1 => "B59A197132A1E09AF6FB97963333B08FF5B092A3423D9136DF0EFA73F2AD0DA614BA6B7AA7778104AC2114D4DB025ABAD41FF77B15C61AFE0A535A4EC77EE231AB66A6490B550F1675107FB9E4FBB8AD6232332729BBD9D557924C965902FE0A486AA546AF8FCC9864E4B26A8387B687545DB4B3A2AE901C9821E08A0CE6E34BF601446C15673D93E634132B6D6F1F90F4066FF8A41FE4CFDAB010C820FF21F6F857A302A58EA4F576863C81EEDADD93A17DB0E6B36C392B752076A00947E5ADC868E39126947740B8E3886F880AB6439DB645E50C16336519275034A97E27F1B384248D0188A2876D651E46C63C6B3E153AED482EA25344C6024F60666AD47F",
	mem_init0 => "2082DA9EA272803312E65E87D45DAC9DB0842E3E332CD47654D793895EAE30233B909520C3F61A7E1AEAB007A2D5980EA1EAF2BEB271E80FE19540CA6F76E9FCFCBC1C5C7F8A2CD60EF9F390D12E3A8158D8AAB032270EFB967EA284B966EC4354060F5379144C59EF0C05863760990D467B71FB918F7B9BC28E57A7AA6BB76497627121C75422AB8256680BBF6A888136D907F0BF9004D9C0D41DFBCCEE420B56EEEA1D6834626E168BF3D5BB27F84A34A455CF59763159579DD327F9000CE49914519DC886B9FF2B757FDB74B1580CBAC7992E9752F4225AD13B74EB4742477A7343AA0EFB4F573AFDCF2E65C08B8A47D7E3F38BB8A544A2C14C4D748D464E",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a338_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a338_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a338_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y52_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a370\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "9BAF0E6EA2EC04E45CE2C2917608B00EAAE4A9AB47346FBD4981CCD417907EBDB73AB47261B9BC1C9C17CCE58C8CE8C444CB1F54FFAD76C23696A1387DE8617B62223D06CC9B83CCECC939419E44EDAE657D0703C4164D2B88952BBE010AB71066C8F755DCCF8F741F057128D1DD946E25ABCEDBFD9BCDAD8E8A38EC28AB26206453679F53BDB8ACF7FEC1FF484D31CB9229A1346AD3F38BC97E388CC9036202C06FADD3015090FE9678FF0D0977BED94622E6A2A4655860F16C830402CD906353DF4553940AED6AD030CFD1C825C8E12B88F085D554DAA86C5BC02C2869A7C3C52E3FB92A613E766814C1590A11FFC80E11C220B8967650CE6633670153BAE1",
	mem_init2 => "4968FA9F2A0363440BF00E8ADE755743D1432030F59E8E7B2D4D62C788AB50603FB93A8AAC69A5868E139C35825491C9F7E5C5B893EE4C8A6F46667F8DAE66F5A6584A56073FDA15F04620343A1E085F1FE1ED81590500E26CDD2E7583C78C076FA624196D55B224E34A4AD56122038575589710D327707C526E96BE3C612DB540BEEA9E7FC4DB454D1413C309CDCE716CE53C01741786357190FD3A32E6023C7CE99A2B8B4040C36636C17981A8C1704FE23371B54BD6CE3FCDE878473099D4DF601BB24D17FB55CB0A835927B23BA9421639D51116E315A50DA2E4B29AC56E66433426154C64E187F31A9709C625D603900309EB298489FE8C8BC1F3AB70DD",
	mem_init1 => "3B179BBD72EC19E9EE22EB6C7E8801E9C4225F42E1A0C3AA318F1F6621DF21D09A34D3B9C4B80999915576ED11DD57C8D247990531EBBFEA5A8DEC257A85A31EE89A1CF067CB27E632D98D9B6B715BCD7979171B8F3548161D2EF334295AD214F93674A2BBFE64E197D93F42D5494A6C3C03AB4C12EEFEF14CEA49AF9869657B23091503E9D3497A99376A1A6134EE85FE6748BBC54F6F553E9FD6CF99360E31572F9DC5D924186CB7CE02747AD98BD4CA49173855D3E0DAB2D6E7181CC86CE6C91F336AF09E5544296AD8C89E8082F2CBCF7B12348F035D15E4DD6911A5C3DA9C379858910E57DBC37C98A897C612EB98A441CDDA5D5E1562F7BF44D524CB5C",
	mem_init0 => "6DA8F37FE3EFBFFB1D973FE44E102AFA75A737E543350791EC0DD053C367E3FADE22F5E53C9B961B63F41AF44275625392CA86A16DD9F1A2F54F2CF0E83F589DFA4C825ADA14811BAA567669EF5D68F6D6994EC79771275C25C3F072E0112AA6D15B97BF09B1BD062194BF14EFB2AAD0B5598044ADFC9C4A51C7AD10C001800D217CE94BA78EF1896A15F9D8DA4ADB3B9A95A608374D475C9A929C1181179BC283C281A66E356AD5249CB0D80EBE20789DE5B09D701B059AEA36753E25478E26BA0E0DC4DB442B8E614BC0597C90B10E31C0959A5613DF19D25B58FCC953EDFB0394E2FB618AA3E0F09BB599FA2313ACBF91ED59C1FC41A24DE8581EFCF24510",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a370_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a370_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a370_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y53_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a354\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "40E7692CA7E8ACA12840B0AA365A570D268BE8948F259C4C7EF90D42CCF278C8E4274F4DCD7346D36A0EE16D876A5DC219E6727B7392F3565A1CB675587F511D752818CE0BB7D296F9C455C09DD300A7C8072C8B84466905E4B8F0F954D77F06F1909752EEF8C740C109B70E1A0B157504E0811E43BE546E7B9BA58D59DD579435155440B933E18BE6C1946428BC6D0BF4179FFF308A0C974C75ABAE7FD75135D5155FA09A1DEC72AAF985C5A70DB01D17D2D4AD856C1920557E2E0CB13FE326A9CA7FBAE375637068FF8052A93858AA28B3FF2D98FF9DB2B0C9EA37732625C2453DBA4D9AE453FE2E2012533D3DB8FAA0C672BF1D4D2DCA09CEA159389219ED",
	mem_init2 => "7782C462B4E349F8061A557B76B08246AEFB7C77393B704FA8E8BAA1B9B7EF764F17EC7E1550AD2B410CCE212CA37A0B79CC93A26B2592F1969528AA7B00C8D5A9F02A4BB14E5F3568BC32493434D616E7F24419E64BE5379C7EBD4DEFE476311A971CECC8EE4AEF8BC5401642C68696D6BE30DB3B6E071B9654F30CEFE62DB05D223F9B5F8CEB7A1B273822885B0F20181B832ED9470D86168DF931EF1B0D280E18EDD892A7F050B2A8BC90D6484747FD81DA2293327980C5EF98FED787748C2A4B228CC942E16A147612C9AE720D016F8833622FDDC0F474405250B83960EC9E41166690F286E2EA662712198A656487A3BBC0637379B1D1254F92FE003D54",
	mem_init1 => "F09FB7ACD15BEAEB5B3150E4C4FF4A7546DFEBB63ABCEFFD308E3C8373AAA6E080DBA275372C2459ACCFFDA6824DB0672A69931EAC0D3C0BAA4E2CA26F868091D5BD067353D4C958CA0881C758432AB8A8ACDCD20915587B7AD74776EDC10831BFD81D5572FE5628A5413B97FD9B07F5A0908FE01ED52BD28AB8867C9A3B38C5579F1BA8BD93B87EDD7901A06DF063C377AB42A0FDE951B430FF5CEB8EC302B8E8B1548A5F48A67B42B1CB35599E023192381427777B533F690D6591D93CCADF9C766DF6D251335910B39FCB985850D7FF207B310F6A0E90E52E8E66A50A255AD449D8BC3F3F1D5933D8DFE700C069811E3ADBE2D30AA12DC43DB02F709287B0",
	mem_init0 => "EFD32A10FD2DAD6EAB878F9210F4548F855F7AE09FF05F9A57E79CBFF09BB63BA7652950BBD4DDA7FF3382B6C61FBB8779BCD8AE38A0F49BF1DA1345E3EA09B8154024054F0E7C8FBE5B536D5B03B437E383BD2349124D2F8D649B97EE65789CDE887998AE823FB6EBB8BE65F8A85FDBE78127EA13CC378962AF5412E3174BCDFA328901050E6F159F03F326153A7CA42EA23072B3A62738397D34429137632815849574DE2DDE4DAC83E7A0C5B595213325C8C7E67E247AA45C3501A7564A9EC27A2E2994A260CB87B540B2AA7D045DFA9792DED14FA0C2CC192C2B46EBBA1DC9B6090B2F2AC8A77236E681E47A689867C9EA799C29CFEC94CA532106158EC1",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a354_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a354_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a354_PORTADATAOUT_bus\);

-- Location: LABCELL_X35_Y53_N0
\aud_mono~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~12_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a354~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a370~portadataout\) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a354~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a322~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a338~portadataout\))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a354~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a370~portadataout\) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a354~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a322~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a338~portadataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011000000000000111101010011010100111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a322~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a338~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a370~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a354~portadataout\,
	combout => \aud_mono~12_combout\);

-- Location: M10K_X38_Y10_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a290\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "D211713E17ED9887850AE69DC989F08B4E6EA0410DD9ED485444A2275B78C225EE3A961178F312CCB9625D30C384ED926BDF1CF0EC5F32733224FEDAC7D4DDD972AD097C401C9D64E1029E78052C33D46501975D74B8AE0031C33C9AE00E863263757202305D035DA9E5D4DA2B6226551450BB62E15AB720A654F599683CF8430924F9302C1E98E2B79DE7F1775FFD3A163952336113E442056978AA990A0F5D567F0C75E34EE90574D1B9334E75DA693BA8F7060A1A1921D3D47D242491F14A9C271C6A83BAD9801A74472B411D350604E80869B4CE88761E128AF53E56C8A597A3151979956DC37F429E71B9170A747D477F18EB7D9D16B2A664D3E98D89D9",
	mem_init2 => "503560A1CD49910C4BEE15340B0083247400A4418D9D951724C664A8B7F38991E57890675F69113BE141B752ABB9F4EB9535C0C5918A92131D967F5643791094EB3A14FA3AD12032CBB6C3886F8402E4199F08E13A0A65363201ECC4415577F8A7B0B4E42C2AA9D3A544AD45533C20C7FB8988EFCBD2D63C87D36D95AC706DE679DB064AD6697EA3B92F96125B9FFC71F4FA73A806911C7C4B2AA19CCE5E467C8910C93169794082672C637AEF7113A73310A5D9A64D3FF4F455EDF6BB31E03B18BCA261315AC8063701CB4066A0400D98C5EEF30F88E8C7ED5DD1D2AF56430E3BA2D8C3C66210D622D66CF08C7D2AB06001C0D324A13A2F759C0B5879D3E40A",
	mem_init1 => "1135BB34BC792855B580DBA1CEA4C7B8ADA4AA2266C4A5F148ACE92143A07407A2376137AA232F8E789A590F9CBAD0AB6C17BA34D5BE8E81B58B46689682F15A8EE054A0C65CC057C5A60F7C7E9484034CF8226AA7D8EAF2901E86B920DE0F5ACE766C67CF13E2EC2DE574AA53167257F121C2AAEB4A04CEF52A6A81A5AED2F223B0E228464A7D8202BFE7E2E73ACDACDA21DF0438A1B340189F0CE599565A98BE6E3715C5ECDB54922523C1EA009DF39B58C03A60A82EB626F8C070E1BA8C192EB78A40C1C129DCFEB80E48E286D9DB3A3DAADF393F943B451FDB281839014FFA8F94828C6EB812809AF11FBCC0B319C1A1E4B6A6D65F3CDCA76CC4DE63120B",
	mem_init0 => "D17D83CB428BE70F4749646CDECAB7411E52F79C3FBFF9728388B47618B2CCA44E5F7EF54EA4773A18BE8922F704B48FFA7262628274F49999237B585F9E83BF3E135B575D56C6180076781020E0739D80C20E5ABDD7A30855F86B280218F6BA9B9A1B35792AC7E7F0B3188DAA8AD4812E9FBC91DE8E0B2C7DCC23ACCF9F0C598485D9FB1D320CDBAA4F3167ED168D0E1856F9A1CA018AA56AB55C45BC8411180E10F3E63108335A1F11AA8BD7A584E8EB51F6320D8217F795888649C94248BA2A432C93903F3EB8C11B17C0D989DFA6F53A7A30D8520B9BF5A0BEF8BE8CF32FDB2C1170B21130696A52F7ACB3036B4F94777B698239EF07C2F6B80F37B69688",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a290_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a290_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a290_PORTADATAOUT_bus\);

-- Location: M10K_X5_Y8_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a274\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "8377EAFDCBC6D32ABB55F2F9B34B21C4F1379BD60CA73A7AD6A6BD0FEF927D5B8D4BF7054A070527699D059CD4EDDC5D6B643475C7380F44CDE0F7E6EFA542EC81327C2F0B709C503EB7AC461AB033BED8EEB975A902D3D7AC72AE683DC550D9EF555822AB643F48339D6C2D02CB2D02AF3B8425AA9FEC955ABDB2590F1C7B8B53967FDC373B577CE639DA9D830CE71885AA520475B4FA83C41188F0BF73D79CD07F0F287E44DA38F7BA62264E59ED4B0AADA585DFF51187C1FAC2E3566F72E300A37CA198E228852C282077EE4C1E127751EDED9ADA8700935397FF884FFAB2437D1B0594176345B8CA4352CFA908B451BF3BE202EB06BACA0B56B36C72BA1C",
	mem_init2 => "E755FD03B808AD6210882D6443266B22607ABDCE19F3E113681956B0940FB64B4201002F1FED9736A9E4063416FBE38DD4214B8C5A79B8B191A7A0C7A4B30F4B30941B7D92444BB4A148E94D890C011387DA6BE26E593BAA5E5D9F286C2B7FD50ED51EB6FDFF07D675D2F34FF7B47DBB549CB531DA013A6F97146D6DD9D66EDAF2DA714F90B5613FD16091B674197BCD1C211FF75532876E9FB69A4FC746DB4325C1B0924B502CA2DA63700F30EDD18FA6ED58B97B92EDF9062367963A3AAD68DEB2378160A47276AC4E768FDC108BE7F3E925D0E977C4A5612F3F3DF81CE28604877D82A12D9679F261C1A597A57C6B8EB95809F4CAEB20D09ECA6F2A46E5CA",
	mem_init1 => "A441A8CF90473D94B27C8814D070ED6E10AC7A94824C01089DF46A4D6D4EF254B4E95A0AB860A0D3C05E4E2450C9852D447850AB1567544E62E53285A16660210A8884D8AD635251493E4486A3A3439367D69F5DC4F8CB31913EBE45283E649C3D71A6513B80FD20B5A884930EF072E8C758437DE24E87B01CDA3723FE1183CE15A76E3557801C11EAC3C2EB0FCD3AF66234E3C3BC8E3723C0522E54350594BE6FC2089268176C852BB5A5AA9436588A9A0B646FC69243549896FD0660E08E88273EBB26AEDC216CE974740D9BA1071DBD19558E69424FA0E6742DFE1472E61C2C1DF894AC44A0DA5BA2137AC7FBE497FA5D60996EE00439E6BB8F219F571C6E",
	mem_init0 => "B284BD869BFCADE08E85AD0A619CB753C9845844511D5040CB82051873C3FED473D3CF9571934E744E5FAB8FDF066EB1AF49049054AF7A7BE84AE356834E9E47F04922DBA4307E3F4BFE2E987468D8BDF4FAE235B16381C93A1BCC75CD34987A3EFF777707BDABBBA9D04159D1A0474C7E29B03A8EBCF4F7E42D703242534E6483405ACD3A0930BA8EBB0CDD6DA4D708114AB8815CDD52425A51D96E36F3180C6AAF87A4DB9B09391F4D15963C955E7DFA3FD6AA6D2701F23BE08263C68E9791E1D8CF7EE17A2F5E6918B6FEBD05C73E6F9A1593126BCC730E468059A180B9383DFB6E15BE9903EAA4FA05FBB612EEF2474B8CDFD1401BF948607D70151973F1",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a274_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a274_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a274_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y10_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a306\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "C8EFAF4ACCBA945CD2D7648726587AC1EF0B33975DE31CE23D04D5A5C867A4D7ACCC0393E77D41E68A766144D651CF4DCBD68FA9C6B18156E7DDE3511E47B941070C978957C532C9FE4760E336726DF1F5DB56C4110D67D59A30DAF1216695DC961FCBF0392E5A6BE92D4D29081E408DDE00C8E56F974DAA31B406228875565052A38B926DB04CDADBA9E9181D4C2D477D16898CAE51B4DD9FB27A19942F8118B4727BF3BCD120275F1582B987D7FDBBC9B277B6E4B2A680A3AE6F1BE44B76F95178B05ED1D635AC93C8FF232E2151A57FACD9A0E87455544784DD668F85ACA9D22B6DD9C6A1EB190AB039CEC5F375CD5138242E08D5B62E79C7162030A7786D",
	mem_init2 => "E91841992827A7662B448B391B3D12758841B481CF254F66264D6CD0B5AEFCD3FB3D910D4F2E12236250B292483ACEF5DBE2030FE9DE52162D6B4D2FF5A78BC73B85AC2AEACBDCFD5F4FF0C954D38863C5D96A79810D0ADC96B65EFDD2C974DD4C524C6E9AF6371BAAD348FF109CD75CA6DBA435A158F987D41D1E6B103A83551615CD28D0335CF2D7C09C10314FA6D8EA514780C629CA0747179C09400B239470635D949A4373CD924F9D1A4D8E15C88C407BFF377D07FCC5EC077835F8079AD068478CBBDBAF939F6DB0CEBA90CC2D62A1DBA4D39FF2FB107BCD7B307A4B4732045DEEE668884F23C880BAC0C4EC00D3C58CF93F5EA0A3B45E502804F6F218",
	mem_init1 => "539488AAEFC6B251DA14AAC28E6C66E0FADE107C0A2FC992ED8BA730381ED394C11D8B6D168C5EB88BFA4E843B900B2698A97E994498D6639034D162177026D9110D44D08F6EBFA698F83C106D5E242294FA75B3E3EABE7F7BD5CB2A55BFC808FD9FE1B5DCDE63A02ADA71DEBDA7D306BDE364B759F8410D9DF2D7573E5D6337F410C5C4162B45250B006F067DFCD0EAB2900BDE6A89D6315A219D5A399BE3D09A22C886764095512CA5866082B8D70E16B02F105206D384F34E1124155DC2ED625412E0728D1ADE746CD3254FC9CC145DDED730DFF96E75BE1BDF80E1052A76B12F2AFC68F3E7DF3FDE9E76B1B4A15FEA600AFCE32F023CB76C796E8653D915",
	mem_init0 => "08F85A1D70E64B404DB4F5553BA56BBD772FE6B368C408B2F742A29E939D362125932D84D8820E94F289DBCAA870D7130619E937C4841605FEA1316A38BBC163DF0D43A373ECAAC868C288DAC88171CD033CCD690D3180135866A6CA44C0E313226DB16A64E6B36BE526F679DDCFCCA7537B2C15D40E843C7B5B1071EBE7F8B82DE68C15F2A1F1688D6F0C895A9BB9F4366DEDE6FBDB1AA03B8F7455B6573D5489E4DCE6B666D3CA2E7BA6B71D27692E00E9ACE725F979772659B4D5880619E2485B627FC49FAB7EFB23726FAE8D4C053A0E25A069610F3619BE690FA2890CFA757CCED16711253FFB32946CD1A6C02E8012E6FA35E985168DB827EB1A3ED32C",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a306_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a306_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a306_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y2_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a258\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "C7CBEB3DE202AF9BB077E4C00790917048F8AD12D3DED102F60EA0BB0640033452ED5286E8BB32BE4804F95BD0478D9394D9212A85A7BBB447FC1172E57B994984536190995EAA4A345D286203EE117893F505CC98C400B0B78830D86F555701115E4F0E43DF6E9938719A2A5F7804C82806A18EF2AB98B5C2CD453E35A081A2DEDE4DA5BE22E14F9C0DB3FB66E366B87138043A60A991E344F474F009906A342CE3FBED264FF3C2BF49F68F7070F6C37F445730136D2AD36EFF8FE77E9A6F4527F8A93E0ECFD9CCEEF761FC0450FF754D8051BB2D4838E36E0D3FC8D8E7ABE270451E422EA853D265B364571F3C7A6934729DD8DF1884EFE649172648025110",
	mem_init2 => "496F4F82A97E0B1AAC044E0962FACFA9F5BCBFA425F0A05BE96A50DA39153BE0A8A7559E256102636DDEF8EFAB49EC55C36C6FB37AEF61A1EFB9773E3FD1188BF4CB72F7BB4E5EA5AA0D648B8352CDDD8570718ECA7CD40CC09CE55213890DB598219A2C37BE2ABDD155B78C50CBB195950E088E3EE4E7E1244C4C8B4FDC215627CB7E2CBCDA85A3390A3E0D94D23AFD80340D7936BA71318DED2A31AFA5247BA7929E4160F493A25E5F4B2483F0983CCBB36997273B2B88CB9094A7D720F93FDDFCF9DCA74FE2475C077A7A8C2F91753002B6BE4B1DE1C6B6C2AE89655A8C854E0E1F13008BFD095599348FCD391D506DFAA33EF03A7CE3D4278120B57616F3",
	mem_init1 => "34D80A8668CDED298F155C4EAA864DF98F04820144C910149767C7F19130EADBF330F2B6E2B7E6EF699186B4CF2C0B4C85AAD5A9A05BAF7FEB346B0B7917BB79870C18F8299FC71059BB4BA4B83A946E5F62140C8EE311608C385117F1F050C9416752421A557E7F1403F063532A52BC5734457346F3C72286EC6D9ABC2D8CF1A1C0BFBED842F7AB9540442E4FA7A9B9D8A60ECE8AF608A8CF5D2977AA0182DA9BE62C744D28AA7B20E3841E35F9A14FCFE2335624A7DC4B87814BDC76F0B0E9012BD7315DC0385469D46FEDC636FCF5CA5E384AF3EE8BDA3272906902F2C01C9004C1FB7FDE3E3C5AB83CDFC0A600838B3174992A4EC3FC7F18528938BE35CA",
	mem_init0 => "ED728BD84F916D52F4498F53687FA24E6B4059BEF692DC64E9DF0D498F3E53349962999D351F28A18A4F436381BFEDBEDBA5CCFFD95D7071FB0C3793E57FDD63229A8A15AF7556F86B8E4FE8CE08FD8F9201C041AF0E9F9F528B9FEE1C2C65432961C87D447E4EEEB9AA729DEC5E3E8F8D2DEC2B4FB75EA230950B2B213CACF56673A376FFDE28EBB22B2091DAFEEC48C2AC3A905A64F63117E14CB82700B184EF5CE32CD9C7D7EEE3C950DED8CBB247F02BDF2AE22695435FC330DB34C36CBF47F3DC943D9DD2FBCE056BB396A387C2DB59333079702C66FF7BCB09E30DAC5AB2CCB1B3B394BDD419C675CD776FA2A366954CBC3CF261BE8C842648A80F3388",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a258_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a258_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a258_PORTADATAOUT_bus\);

-- Location: MLABCELL_X39_Y10_N36
\aud_mono~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~11_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a258~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a274~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a306~portadataout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a258~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a290~portadataout\) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a258~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a274~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a306~portadataout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a258~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a290~portadataout\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000011000011111111011101110111010000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a290~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a274~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a306~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a258~portadataout\,
	combout => \aud_mono~11_combout\);

-- Location: M10K_X58_Y10_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a402\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "1DE220E44A1835D4A7C8E45B23A8C98A38178DECE8F79D3E9A6371BDAA8324BB4B53A3DB3231B94A879088DC85177AC4B5BF175D862BD99AF38E3AC58B8DEDE7CCB12281311D8C063335678B6BA3C8D9AB5562DF2826D0CD3371D90A0DF57267C4EE5E708536C05C14012D9181C304CED5268B7E7E494D39EDF1D545625BD2258D6074842CDB3DFB08677D61F32403829F246B0288BFA7AC9D092948CC6E9761A52B20667DD331337C8B92344710688F482C229AB66329B693BEE0910A3806555F0672BED5BD89B26E862E8AD120999223D3C1ECE1D5116868427A777BB7DD7C549559A937E49010433FE3DC74C2F55471BFC0B15CAF8E7993630CE935DDE559",
	mem_init2 => "0D62636D01AB5D90AA99836625FC059636EAE43F3F09A6F03B3F63DE6435DCC42CC20EE77A3BDB364ADF8153DA27AC891817CBFF300649CD58E42A2E4267DE24CA41709738915FBBB64F355FAC62FBE27A076EF0C3BEDAA26E634CF1A4F99A67FF446CE5C48FA2FBE58FE92554DA7434D7A868FE0B0364759D747CEAD3BC83FB78B5E6B304798E051974EC081A9809A9F944B61829642276741C695DF8A10CE998D138045CCEBF6AE833EEA2227B059F50F02EFA04BB2E87601E6E704EBAB4716E4074248327BFC1424B5D0CDE240CA9B8E0BB05F0CA9A682EAFEE9135C3CC60FFE1349C2D3AA87B3958E998590A03EDE2F77E10EF22EC58B6B9CB36317B6BF3",
	mem_init1 => "82E30C329C82642B0F930487B5FC5970934244821FC88D381AA4F8857829EA0B0CA1CD8042BBA437BFE5272F310BB3E353168861DA400DA24B11A0AAC0C25AC517F5E709299798E56AD0A676AA71FDA2DFF503F0E1D056D935FFB05AF5E79AF45F19753A8DF637D4D43A1926D41B4A0A9B7F08E9E42375D32FCFEF91F6448D9063FA7864DEF91837AFC2EDCE6AE9C709C1B2B6E839A0806D274C10A2A9FF0688C4BF37D03682DCB6A32C2ACC37D25199DE9BC7DDEA8B57FB1AE91540F94214FA6CB720757D463745A14CDADA731ACDDA2F44CFCE7EA41F0C65B26499EF95E1160029E92DD385119D3918B24BA4404BDD363AA7543FD67596F2776ADA5558D0A2",
	mem_init0 => "09C697B101BF5B3EE27D6DED57CF8E2912FF86B795E894E34CE8770E99128DB333099B3CFA7341FFE61D921E82BBBA8FF0E8464028B9485360C88224322F59A98C252A663A55554A58269879E11493CDD021C0D35BB431593165021E10501E8F5E78BBCEB8598EA017A729340A57D32E95EB36D5F84484D542AA8582353654294AF67BA35BE19CA758A056F4331BC82A106130ED0C3C1838A0CAB372FD7D2E5B00BF45BE0148999AFAD7B77A9DE599E25060B65CC86C53FEE7E59127927DF32CEC25A85B01829490AD9A8E25C569F537ED2758387E059AE501872D6415B88B76757F3B3B0CF81D45F7B3CCF5B573489E73F8BBC280CA99E801D20AFB4D5331C1",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a402_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a402_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a402_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y11_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a418\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "5BD4F23A65D32409686A04F23097FCF5BE55115144611243BE32EADD7ABCE8692AAAF47B84D86F9DCFF0B2F8BE2728B06E09DAE47EB5E0E8D08E5F0A814CB0EBAC2B8AC283EE7496F98F1528348C25A880AD9733D861AEB4B7CC260F98E91A6902EF49019CFDF26112BDC22A0C4B1E16FA7B4F2825E393B4508E111F58ECD6D6EDB3DA0CED5D160EDE08095E30A8155AC191ADC05C43D57AA2CF55E0C1B42707AA3E02E904D80940B3B598ED797B7F710E57B4D5E8595C282E5CC23DC6CB006DF6F52E04D2B3DD2E5BBAF31781742C608D32419844C68753D67DC5838BD4964E37820CE32387EC883B0B4BAC8867BEA87FAB43234D098BE191B1B94E10A68852",
	mem_init2 => "8A0730FA57771CE032FD509109933F7C7CEBB35F85ABB83D46BF02C3917D44C0E85BC05208930220A1CE006E169F97FE81D69646F36CE0084F013EA1012AFC46D40BC9E978C9385022CB9D370CCE9FFAC0C9D703755A4C658EDDDFD81F90C434B7AC65BC0250A9A687C406D61664A54103668D7D04906D8BEAE913D52DF6EE8F527F9A88D4999BD4C62E2F2628FB401366F2083B3D28BF572D693E4EFC2B76249F2672C06AAB40499165A8D83029288E639A1B27BD0900FCA64FAB207ADEDD8A86129A61947D1E7F7E1526ECF16167724E2D7DA89A2E15B7D2FC0236B840EBA9906FEF89347AD1C536AC8CA3C645E1EFAEFC3F387133BA10B74F14B0928B9028",
	mem_init1 => "297A18F7382BBA16BFF554359E421E9626217C5F08D766DA2554A33DAAAE879D88799BF34DD598722153A78668065EB81CC6BAD218705BCDE1E9C902953F2FA47DD80D14AD49E2CDD3CCDA9652A2068369A2601FF346C8F611D00DC0A8F9CB156501B94D42885BFB9C7664D5CF70B45574C72E0FF26775363FC12B4F6B302B76FE0A74C3DE98E979CA01CC8012E0844088CD408B8C52F14C48324C5EC4E10E90226A6E29170E352CD96436A1D6132C6FD5B996EEE6F4C2CC9DC633CED12E34166D3307EF0B6193F9D971FAAB04074401B4EB0BADE0E58C5EEF4F05DCF9F460FF48290995F466196781277EBD3D3915C0D5ADC008D8582CB0C1A90617661F52B8",
	mem_init0 => "56941F2FF97EC1F58C34EA3C554D195593985D7BD8E0BEEAF51507A504A1B860B435DC7716E51BAB0D6F45273880B63EF06D9FAA8A79C6BDADD22B7204E03496B66D4AB88E3643EC0ACF02F065AB5944327B34D4CB3656629CDB8DF2088F21AE45AA0D46F2B58F4355768D5F3D35A1E0024C9CE47A7E09BD7418332B2461A35C001DEA3F5B9127130AC8BCD61F629A77E3FA3AC8368951ED9B914E13280EB08ABC1A6F46845E4089D3C97643AC5016A5EECFBC5D368812A971FBD84B97FED41CFF24AAFDDA61499AAE052711884CF209DE7A213133A6BAA0A8721089C28814D84E6E2DDD315B967F5471E9020FDE415C5833FFCF742879CBA89979DAECF42D51",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a418_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a418_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a418_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y2_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a386\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "257D6C3629D37C274BB1889E873A68995345AAB8CD141175FD24B46034B19917314CCB89BC289A2F73D2ECC9EA44359AA93D3F18C2D134CAF48E799FE55D2A6801800137A46864F1259B05D2C0AFB51F5A8D0FD664C8F6C1A4F812691B6235C68B5E8847FDAE78A949BB2016FE42ED2E5C3D8663A2AB1D7E147E941BF2101306649BFABFD861573C0A75F4D8869D7F6C381B9D1A61B14388B4337D21AB52C0BD84A8CC7C15B1C34BACA53D6F90F4D3812B378A38718E7EED8B2C48B2FA54D1C143C00478DE129AC14BF47778554D52C5FB00F32A13664DE1B27F7917B5C80B5A4805FDBB40DF77E15C64DA4E629DA06323EB6DE306B12342DF0BD2B085552052",
	mem_init2 => "E638420CAD948A8BA86A699486787950A4FBC3F5ADC7C5938661D61BC2C011FB8203AE613910B9E77B1DDDB2CE832866A54B9405969DD288C13C061D4DFD6E885316D40AAC4BB18D28A5E89D12E5BE165AEA1A40264FE140A80A459549DA200B79267611078CCF0BCFA1728928E52EB3ED8F7E427AF21B4DF0962664A6C49C074D7A679A4804103DEABAE66FCA9C78684DF34D754122B824803353058F4C2AFF5D7C6BB1F7A0FD1F68D0F9C3C420D80F907B8557C09E3913D72603FB3ED85D68F694F5124BA5A3227551676C6661003D1E949B620136A3852A7E774CB7DFE7DF4FDA4595D20540BB01833C1B4A880294625EC61EAA300F5BD9E38EAF5BAEF6E1",
	mem_init1 => "37FFD12AD2C3667636EA8DB0886CB0F72D33AF97BB75DA638031C56418A4D2DE279E6A966333BB79B91B8CD7B2112F07F30CABE684701745A3621F6CF3F35EE389388857CDE3BB8733AD844AD297968F9B1F1A499B34FF7B86022BEABD54D72958933CBA2BECF23E8AAAAE7B58A37BD7577BEBE74C81465E46A195A69CE6A28CD2BBCE8EEB3B00728DE26E0F110AE0DDCC74C3F59D1255F192CBB23775E7AD7F842E898C33A1985D4B1FB0BAAAD32826C0999E2D0049298998D5DD895548424A3F2832E83D2EAE8F1FA2470609283D027F0E23A512116A7709B7F3F6A1FB48C07FF2430AE32A7269B976385C05F136EB5FAFCCC03024FC837690C166A2269549",
	mem_init0 => "8BAA1BB1AF4A44CE936A473AAE965089B12EBDF848F3ED6C54CE5049706402C63F6DB5C640ADCC7D1EA592E1C2EBDE7BF9998CE8D6AD6FFC38DA5D35C1D88F9EAFE8F9474BEF009B0006DAACC74DF4DCED3D789BD0801EEA31393493AD7DAD0A922A5296F744FDECDCAF41C8C53E978312049C7640883CE7FAA2F7FBC3DC60188773E98A1260D6AF453A945C8F95B4F272B233AABE1BD7A43B0FB18DEF76AE120AD9202DDA5183A41EC494F787789A19DEDAC45571215A8E7C702B994A31DE6274C20CBE6D696E7952141B02285808F861DDF923F03A2754EBD8FF99534842662B9299A6578C52FE0CB8DCD4570F47EDE943039E85BB0ECF3638D3C79F72BBEB",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a386_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a386_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a386_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y10_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a434\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "9DB02E7C7925662801FDA844B6BE843B6B17457A80C77AFA4892C1079DEE40235D41D0D9400431ACA49A07F8A503640BE154F33B120BD91E0C1534F8EF3E818DF28F925BE0A88F47208C11313764797077A0FE402DE2A59889C0E0E6F63ED13A95FEE69912DADB9F341170666F5DF2E31A43103F6CEE0CF42F4BFD7EF319B3E561D1A2919968A87563BBA5E65C6D3BFCED6136F064DB70704901D46AE0CD64AC4C831CE5BF885DA6157A31672C7F68AFD626F5292236C984A09C819B7B88B39F9C77DC4987E28AD4F3F6F8F0181C056AC1987D05D7E77F8A4C117F30BBFAEAEAF561C51470AC6258FF2822A1E3F894B268EC93FC50E63AFAB44FA01E55AC78F0",
	mem_init2 => "D4042981D3074309D94E46944BC9724A58060E8006CFD01FDC48098F6A9F09D1C05E7262713FBEF80038E8173AD97937B3C1FC1939FF08B68AACAAACF87CE89D4C1A171DF739308DE80E73A3E20226C799848FD65C8990CA536B1B8D079E48029DC03CA2B591D8A4C46B86639280C30B7AE1A8083D64DC36E7EF4EBDA3E3F527777ADA11931A0D90F36F63D1DB079DE958774040A4340175CF484A95882990AB8EE83058AD431E8FDB6754CF6E6B27FAA056241D3AD196EBC08B09B4921972DF1612E6CEB90E4D9643CF78A3686DA062AC6FA74E521D9B03B50320362BF69A51F0369A7949215E283803A9A5713CD718ECAC40F7F408DE20779F8DE9EA359407",
	mem_init1 => "637302A8DF5DDBD21FAE29AB2FC25685645B3CEF5353FD272B55C1A93F2FD2340B3B26E1ACF7BDF3172077C6C8FA60F713A21E9D401DD3A83F3C24602DC6109D127B53200AEC00DC514A22861EA3130C68776C293E03D9530A188FA83C84C83782EBBE22A0029BDF6D4CCD56FA9867985B78CD0D31C0F125F1A47E707EF0BC16AF8182D5AA0F47572B1F7941BC7A35663B33EE5C57929C1EFB5A4BD028C03D9CBCFB5078011603228FB91E42F26AAECD5907F90FE3B9D9A78B601F8FC94374650CCABE1775938C36EC8F318BF556F3546D311F2F6A63B6EA7987402DF05B006E8B62DBBB5373766BD00A7D653066706B7C89CC3A099DF957AEB46C2E7C56011B",
	mem_init0 => "6461FCD26BF13381F3E120CBD2325C21EEB405165D9F09C7782E6E9F5F7DEDCF34EC6DDA298DEAB7F6300A3E91A63BEE0CF88973BD9613EF72E91987B7F17F775390630E7B4227C74C460606F5B971E80E5051B634C5FB05B4BAE37A099181DAB1DB72843D429DEBDC83D5A3F4476F4253754CF1FFEBEA50E9C7689BF7D20A0AE4E0BD09336447083DFBF5A1D8523D32F59DE58B5EEA875475FE93229B84701EFCAB63DBA8B8F8128A0CF6040F3F897ABE42005A2BB1CFEF5CDC8563923C22152B997FF00EC03C245ACF66885AB56F830056DBC5FA23043771A9B28A24A9E98CFED6BDF8222B38BB044B0D7532E1C741BB4A8DA378DDE3469EC7C291D7E9E558",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a434_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a434_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a434_PORTADATAOUT_bus\);

-- Location: LABCELL_X46_Y10_N30
\aud_mono~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~13_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a386~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a434~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a402~portadataout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a418~portadataout\)))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a386~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a434~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a402~portadataout\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a418~portadataout\)))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a386~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a434~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a402~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a418~portadataout\ & 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a386~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a434~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a402~portadataout\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a418~portadataout\ & !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000100110011110100010000000011011101111100111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a402~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a418~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a386~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a434~portadataout\,
	combout => \aud_mono~13_combout\);

-- Location: LABCELL_X42_Y25_N30
\aud_mono~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~14_combout\ = ( \aud_mono~11_combout\ & ( \aud_mono~13_combout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2)) # ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & ((\aud_mono~12_combout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w2_n7_mux_dataout~0_combout\))) ) ) ) # ( !\aud_mono~11_combout\ & ( \aud_mono~13_combout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & (((\aud_mono~12_combout\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2))))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & 
-- (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w2_n7_mux_dataout~0_combout\))) ) ) ) # ( \aud_mono~11_combout\ & ( !\aud_mono~13_combout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2)) # (\aud_mono~12_combout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w2_n7_mux_dataout~0_combout\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2))))) ) ) ) # ( !\aud_mono~11_combout\ & ( !\aud_mono~13_combout\ & ( 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & ((\aud_mono~12_combout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w2_n7_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110101111100000011010100001111001101011111111100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w2_n7_mux_dataout~0_combout\,
	datab => \ALT_INV_aud_mono~12_combout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(3),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	datae => \ALT_INV_aud_mono~11_combout\,
	dataf => \ALT_INV_aud_mono~13_combout\,
	combout => \aud_mono~14_combout\);

-- Location: M10K_X14_Y61_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a194\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "F1D969F40E7D42C5744386255BE9478934CE6D6E6798E7E0AFC1F501C8C635F7EC03E5B34E3A2E5937F2D5C8F33847CDCAEBCD807C719B71CB8A309DBD540334F0F45CCFEF0F924ED5733A0C9F8671DD483E2F8C275C9BBB3406DEF34E88CCFCD87F162947B36B138F8AA56FC2EBDD0DCF2D2FAC9B7BA3E115B5A2BF6D6F1ECE3170F105E987A7640FA5C2DB699E98EC709B8BD37CED73A134AC3D589ECD3D8D57D73F9925EEE24C8F7BBEC9955D13699E01C933B588B93D778A59516A1BB2871F2DB0AD58917F1C0FF605A1465B220757438D60F6683292C7A76331BF6E7FC92FC026E878E6C75D600BFEF6364ED5694A9BB0ADCAECE9577B5FD80E27B3E08C",
	mem_init2 => "71EDDBC656DE3BF8BCED7D7D137AFAC60813F241DADF19C0D73F0B3778A75DC05A2533D8D42050EEB7C276A52732C8A0B6CF19FEEE39EC5D5957102FE279284B22E922B4FCE3CB354816DE1D0258DF104EF2FA2ABA90F86DF0E3FD76226CC32BA35F2907E683C9FE45804A5EB0A1484C4F26306BC8E01883A7331DFC390900B85C14C580ED5ABD8C57BB7D28D98FFA1A8961BDEC5E19F2E302D915FF3D30FEE61E5A129585E349CE96182A0065B12986B27825788B398BDF95BB4C036FEB4193F40F820C52876E4F0D7C8D7A94084D192803E405975C8A64824522AAEC4FBA7CFB4873EFD098AD01B2877A66797CB04996E73DE6DE99785ABDB861261559C8D4",
	mem_init1 => "265C57FB1338E69B61A2C4D8B8152FF4801728D065D725167FBCA8841F695E29F70B36B9C4C25197DD1844CF56A86B1AD13F191DDF2DA15CFF8980EAB12403345991A694027D7971807AF6CDE19C33D182BDD761D56EFD0CAFF553DF8169C9E6BC3B9D4856F5338A7E77EB7C78EF0EC9D5D265B98C67ED5EA5EA00D132E5EC230D382AA13BF02308C1E885474BA5F40417D1097F4595E6E756818E5BC549BFA16DB6C4F1F5558E875C5B6BCEB303B6A4076EFD1006465C1AEA161C76B2B589160FEA9CCADA8A2875031AF32D40108CB5FD35B08657D7FD980560CA5010EB351F0E82E89CBCAC332A9C95E2815D0E99F248730B075477814C0BF671BC43B9AFF1",
	mem_init0 => "D574061758D771DC0A0C1907BE702107A64F7C91BB250DDFBA9FED424DF8EA7D6C5DAA53F92206F75B7BDC6366F1F0820FA77B4A254BB78C5F4268B2C3BEFF6FEB2D347D125EE5DF1F301233FEEAE9966B96E75CEBBD29A3EC20907E106FA62C5E2E10137DB1719004F029851CB4D89C20767456189F3085ECD44430A6C29F829030C4D1C5EE92604A8CE3548880D23F24DA81C77F40284804B27F93F9EC251170C187F8F6C1C772B8700EBAA7344E3B7EF5E1DF75EB726755C896A3A487369228DBE74558F24228CF7EB21875284DF345AF3F8A3CB0592FFFE5855460E36CAFF5254ACBAC1D5D1C128DE2655E223220EA8AE2984B913D4BE1EB0C6F47215EC4",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a194_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a194_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a194_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y1_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a210\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "243CB2E571D76C28E4A6FF62186D2270D9834ABE91E66B6ABE5E26F77ADBF5B115329D6DFD45EEDB4E7F30160CD30F582EF2FB064F15981F32E7709CD2A49C03FED43EF5F6927E6BE898C69E1D44CDE931DA8190F14901F91602206F6CCFF992502DCDA4E4BC746B731BA1419AE4D6A4AEB106497D7A4C1ADB8423D09E8C3235010D4B698FB4749D4E5F888DBDC53BFF58CBC6062431CD64C0E5F37A12BE466C43C2FA9209DF97A42FF534A30350888A3CE18AD7F31A196F5CB626D9246FAB1BAF8B8A528C0A851CF58CA5181E41386CF43620F6463D67C7D045C96BC80D87DA51F5048197AB192838CC80F071E33D0EA6FD85EAD935986DDB00C10DC5B8C3A6",
	mem_init2 => "526784CD9A3596CAF668E2316A2E63DA15404F18D303F9D78539EB8F3BC22D8D6654811FAA3C6DFD7D4B5223FF1B79D0A3CC8054900B7A51F1F866F43D6DA81FD484C00769DC29CB002F439E85D9CADD4C57EE74B75916112867B683190F83250B02D88D7F55C5CB4488EFE696AF7B5C2505E405D9D24295D78A4DF06FD90F4AD97AD577A3C7EB2771B9DDA2962BF460901216EADF8963B50FB94D81AFB7C7D8FC590F52753B5EBAE6AE8467386C28E64D312A88C79BF2BF610341FFDE023DDBB462D12BF7C9B13E2473E13A834ECCB6D435DD5157B4CCF117C568A944C4219426E33B58C412399F2081383A74CB751F0BCC939CF62B14151420AEAB3FB43D15",
	mem_init1 => "C17C42BF8E121226BA766B22AA946DFC03063A54298BEE2A6D69DEF02897C334126AC75DD898225EC1BF3304DF16C5913E6CE11385A872AFD9C42D9FE0664C42C57A1C985F33BA7196FBFF76A47015C275796F598ACDB4C31674AB823DBFEC2FA29A8DAE885308DE6EE14B6FEBF8D27FAE10C612E60E5D8204711204D21ECD1A112675CCC31264285A80E73DAFB66CBE9E205D2FD9C192887683365486AB2556937B47B3C3840DA1AC88BBD04A9E560BEF0B4177BA1FB6272602CD71C3960CA52B841A0577FD4E2454547A8F513CEB6614E24FEFD27FB87D1D23A8EAA66B878C0D6AE117989703B9D8E3745D12BF81DCB48453671F943810992C3A91097E7E89",
	mem_init0 => "25687489882487EBE56B3774832A058D2D0BDE5E43A74DC775FD72D81BD91F5560D5CA2D3718FB91B41976105EC839D1B166A973F862F79678BA06567AA984B7F5E1CCF82383BA8AC5BF76D0FAF6AD66BC5BA95FC172184DB7F48DBF2C5C0BFD9F63AD065829C3DC15ADC65794EE63AFF325BE9467137B51448C9C8E4BF62909D25A073AC748900412689CCE73EE94BDFEA326E1A9ED3E1A2B0FE043E08DBD298BD4843E918485139B1FDB3C38914D5997AE646B631460E22464BF6EF3AA755E8A2B38EE9313618A08A418D2840ECA4F939FC6A6D714A44B0E787048BE03FE1E5F9CA88979F554F4B8488695EA359F293CC506F5668702046DDABE715121208A",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a210_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a210_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a210_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y12_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a242\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "1C543E50F845C67C1CF95BEC734D4EF426C66225EA26D5F0077F9EA0939330A56BD82A67B9338F4EAB504185E1C7638B2918C8A026D1C13BA4C658F54DFA300B54448A0ACF0084B37B585178170BE211CE44E43F44E0981B07C1EB2D437752E93F5B4D231FCB10ED6C2CA07D880A6F18321461575517A4DF1F5F15FFA03F69D84D831F970ECE4EA628D6A4CB4A9FFD66F1F0F3F3742A38B09428168BADB0B877A2FD39C7B8D991CDD96375CEA74D0BF2A3C589A33C0DB9240A66796B59B47C5012869FA0A23B8D20B6AA1BDD911BA66F37D71568413C3A7903FD3CF952C158B0F84DD21D9F8518180AB0F0AA93A37416B8110AFDD5402D93CB87391C047B9031",
	mem_init2 => "C984D4309939C09E7CB72409CBB587F308926ABC9D750A35A484A94C778EFEC6CC0887DC16F41003030FE948F736D02C38C8A93744E36A22A5397AF275AC0C4D340A04532342548E50106134BCB6C198F91B74B3633CAFB3CC930E2EF0B53957C3B373B47C3029E1289248DF86B2AB0CF10884F6D27F79F7C98A7B456F924F05E3DE6630B1531F14F317D2648D7E5E9496E7794CE4C1F2ADB90CD8F2CDA49D24371692D1BD3CF73BFFD832AA9EB1093AB1CD25508958FB423187E39896706ACA3F4271EFDD1E9F6162918D3C8FC69789FA583B576BAB4D1D32C30DD5BADFCEB273E5CCFDC7AEF3F99A56E4EADB73B68C4DB083E16738BEA83D4047090B1726F5",
	mem_init1 => "E964279551BF9CC954B4B9507A4C52A9F3BAB6E5894F005BC27707B596FF07A962180785C8E018BBE72DC7CCDECDFA4F90C0198F08D0E6A49352D0128C788BAAC9F2705C6CC32DCBBF7A12F50FACC57CB69566A8632848E210FF8DC86A32C9FFFE6893392F73374CB0550BD6C121FAB2F9F98B55F4D3F6302522260CEE0A3819B38D75884CCB6A7414CBB0A87B7884C8671CA3CCECF49D3BD2B8C171A1C182B7772115301BC7BD459B176A67B9CF18E1D47F93A04A1058E29754B7D774737553DB3061B35A48A7DF4658F716C2057A0A968A7AC31E66BF7FE28480F3FE821745F19444698F03A499FF614140C355FA27B37FAC0AE81ACD76C25ED7B736924F67",
	mem_init0 => "A63750D092A00F6DD741086F74A7F9EE5D2857F68601211455C1851433B9DCDF75A71014A16D0272616A7612C43418482647AE109FF6D432489912C688E0427FDEEDF03943586827BF535266F2DA12C18BC0E5E036CEABC25EDACF27B42ED08E65C3F90BEA02B676CB4A52AD3B9505A62528EB2B334AE3AD7CA77C051D710612801177C58EDBD16A9ADDF19C4B8B926992C7FF547137A94AF13A56213EC4AB4AB254E17208930EBAC7FC5D526E4490CD136E7C83003CD4D1A822FAF3188D88DC07024FDA15ECD2B459DDAB2E4C2D35D5B639D0C08C5CB4854BD2AE4468505C2F59DEA99A890CE1797D124F7E9641B20BAA4B6ED85618C5F76E80F000D9526BC7",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a242_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a242_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a242_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y21_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a226\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "DCE0DFFBEBC9D17D555725D17A28A537EC37340D6512BA939ED9AB46AF9F15E9E69908F334C0D6E5C14D3E1BD6AE373B7947B8172D894692A19B0F95F514870C903F525B6F85F16FD6DBF9B77977362D5ADFF09C34CF1C3B2BA843B44C48AAB9ABFC54BF5375CED7EAD867E1BB144AAB58E0718786930BF94A788E8E1C04AC49BB43F2DDC6A51774290C627F207DCAA563336BFADB4B43854F50D1DFA6495E32EEFE81B60C787BD1D2248C32C85CCB9276FD455F93CC619A5695007CA445871416E303B202111E5B9E7FA57E36AC2E93FE7833A32A629ED9E8F64FBB3BE8AA6E3302DE66A2CFDF624B5CEBAC14A96050CD3AD053A3E2C66D4CA9C35EDFDCE868",
	mem_init2 => "15978F02F1BBE96C294FACE83896D7923ACA027130011ED2884B3B5A85DE6F8E04D85D9058F9A45FFF9F444CA18589AD213299EE68613C673C942C172E892FFBF24FDB15D53C446C58BC2BF37FAA4380C2AE8ADDD6F9A30BEC9BA485E6C4A7A7822E7B27D805D3E1E165FAFFC5DE64FFC0F6FD85615CA7F6A5500B00C80A8AED94275EB0763D3E95EB3E9B0F15F83EBA32CDBF8D5F472AD691CB847352853264F6C8463E3216E22460A25317BB09CF99DB682A2BD4207B70768DA352D35821AA70F8B67032E5CCE19298B38E19ED1623DA6128B84AEAF112DDAC1E9801D970407B4006BC412F3A1D4E65D20BBCBD0BDE680FE149FD64864BE900BC56FEABFA81",
	mem_init1 => "696839146C30E260F0516E9E6A46D8F166097EAF15EC81075B74DE02D37BA0C7C1E4A1D9D687D6476E17BFE1339B0777BE68218DE32B712F6D7DBEC3D2D8B38ADA8B7E64FD34F239ED8F4EA30688E3779E02E8DBA24443E7832DBF3CD48E9A052E2130933E9A740D1BE0238CF73B8C138F9E3B3FC7B9BC28295BEEAB823D393192A4F03DDBCCFFF82B836D704544757C09A92D9BCBDC5BB2969DCDA72C530FE514A8AF013B46BBAEEBF295F365E552A2F5E9B80A7AB88DBD52A360CD417176905E8C3AA1CB1A0992CD0A87378FA3B8D342253188D3F727ABC4C21D4321F9F31A2A0666203F22E10178B4E82A777CAAE052CF84955AC897E7453467794C54A9D8",
	mem_init0 => "FD92CE8373B97DCEE17536350C83AE5CBCBC483A4A9EF593BF12A8C5198AFDD5174F3C830BF4B63EAA75F2DC9BAB5C91F6D6019F8107829F71ABE1827BE2021728420F6335F1868EEB001517DB880BBE9E7DDCCFC40DE40E6EAE750DA6E6BA07B86401331DE94BCB163ECD70711997A0D5696CD70B90F6BA42D87CF59A0BB168ED0550C501442D00B8644EDF3977FBE7DB95811887B77BE72EAB2D9D197E46AB0E1610C6411FA72C50AD1C20B1E15794300BFCE75367ECC02C8FBF9EA4462668D9A1814B3A66432A11E0252B3728F28F4FB6D82D4E7CBA9472CF025CDACE3305C5C7A2244680438F0BEEAF249FC26EF246AB216616D42E3C111D1FF1EE87C12A",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a226_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a226_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a226_PORTADATAOUT_bus\);

-- Location: MLABCELL_X34_Y25_N6
\aud_mono~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~16_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a226~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a210~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a242~portadataout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a226~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a210~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a242~portadataout\))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a226~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a194~portadataout\) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a226~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a194~portadataout\ & 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101011111111100110011000011110011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a194~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a210~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a242~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a226~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	combout => \aud_mono~16_combout\);

-- Location: M10K_X38_Y15_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "84A067452EC9813A24AD0A50DDCEB3BB3BAA5C84B35A0C75920CA3646E7CDC5C198E5323796196A2FD9050A3A98EA902BA1225E69CA5F75CD871A610D0B49B1BABD8EF7EE6CB05C838EB091ACD31839451A661BD4481B78730DEB28290329410561FF5C9BF0FEE1AA4D3EE40FF865CDC71F31B39890484AE9ED199638616B30E1C05CA677F3140AC2E8547C389754A107668B3A31B27EE5AF1B0D8C96CB94853E8498418E087E6475F412B518E4DD63DCA26ABCC9DDE755A42BBF5D0FC7B02FF176F853A50E73D3AF88E388E3799EB89A7BD9B1EE4BF7142A9089C1030FEBF657D5957B8DB4AE4A8C7F0973E39F1BE7D05B4B071720EDBE2DE4DD75EEC5A19C2",
	mem_init2 => "D961D18C761F0A0511BE02583AE1B27ECD02054F4A7A268D1654E670710FB19ABA6C373BD0605A8D678C46F826050B03CBA44939E0E76B7CC342F890B2CD8234AAEDD00AD3001402FC39EC1CD97CC1055EBDFC8411F3B104C68E526A5313675E399659104FCBE5FCE573ABED34E3A1AC315FE16F0D18E978F81E567517292D7CA6E323DBB63DEC503E05267BA0373CECCE18E7DCE7C14A3CA00520A8BE5E6DC3CB47EC771FF7BA05E2AAB7717539525341C9BEE0541F74E595B711051B7118B7CEF64191CE9F8BED5C9563505ACF75D29CD36CA80E94298E9C6A50ACAD56CB7E5685F9EA08AFF4E9EB04F3F61861D5A15454C62FB6A0CE2301587D1D0FB1A5F1",
	mem_init1 => "143F1B7560B9AB560D364C97B255EEB6BF832A609006331368E1552C56386E9B367411050481F4889283F4CA855EF16DEA53F548143D0481C4EAE16CACD6547B2922165494BEB46F6EFF65060E18926DF9B3EF0A117F956BB39DF8831EA421A1B43AAB62FCC03BAACA6576988AF477AED86FC5162F4111A4399B0B22A4FA53ADFA84040043CF4675A20F081F961E3B83F08BC001B4C5FACD0447599A96492BD3F4CE3FD23F548F475C43CB92C08B5FE8205AAB32F3DCFB8BFD93DFEB407968759A053F4FB823B5DAC05E346E8FE94EB02E19BAC4224110A072F234FB0C1F81400142BFBC1EBFB93ED6733591076DC22019DDCC89B0909B0A438D97A94332EEAC",
	mem_init0 => "36EF916ED59B654581649B1CB0E97EFA71479DA825DAFB7C526B0BEE41EB91E252EB648993BEF9096FCE121A93E06C1BCA3E50DB987E93D262684EFC3D4A60D18278E4EE63147441BEA7E0E5DC372C6DC218BDD818743F8C78E05D64D64170A9136282B304862C3093703F44495B105FAE3AB19268C33C995567661E4706F4100FD21353EF8829263B0D6C5BBE51750E8D4FDF7D3DA03B0E652B43E5A4D3411CE17A001FAC467C18511400DF0735A419AD9D45BD0D2C797FC903A3B6DEFE739BAFFCCB3C052D618AA9E4217006F3EC5ACF2DE11F29BBFA8DF8BBF0B06E146B55C1B68598F91AE6C9EC409990D51AD4F6015D1242CC07AC41A0831A4BEAE9CE9F",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y22_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "08C42FEF4E73E39787F1269E2060E157B36421870DD00C38C06AD1AD6E59653F914DE0662A719AD9875D612E1DCF0B0E07F226F4B9FFE777E70066FACEF1E2FB5C86982D2D2A96A7DE94D66AD6CD8A591CCB914127BD69B9C638D4A5D4DA063B733DC592B956C0B5F7CB6A19E76A5484785E2DDFA7C1D779A17A4A0B3CF8CFE2ED43EFA238AD4D82F2F2785517F32F88E490D8E953790812A1D43484A45136AEBD8DB3E7EBA134354D657464BC73AAF1D8501610922DDFE24175DAAF1E994EEFEA23907B598586618E735FAB059D69BC027C15A213C09C88E09A88AAACB9BE38712EA68797A7AFF5715DD726C1097C971F6E637839B0C68DD3AB5648CAD348CF",
	mem_init2 => "422CA64A0CDC30582292CEE940561026B8BD93D7F1C158853529621128DD25764DE079EBC1AA4890296152762610F702B00A8221B352556C08C456E02C4EDDDD2DCA85CE8DC97C01B4CDC9BE0E3DB404420335D145A36A7EC7BDB21541365DF9FB209305FE6AC712D51AF4EFD9A4DD96569CF245424526440481A11801CC4C5EFA970335A2FA803C11B4239CC10B39BFB39281685A51B7CDB4F64FF6A05F9F83D6C189B69BBEDE213111C382F2E0BB2DABD66848E08B79872EA24A3DCD770D2203C8586E66A5BCA5A33796BD14AC86CC05E00CD39E614D3763C71F4626372D6DBAC937433307111FD2E20480042A2C57556CFA0604E4F1096043B8DDE27B7D1E",
	mem_init1 => "8DCBE8BE0E83A33379A6642CBD37F957F6D16127F6C0AC0FA5F87FBDB44ABE881EF37F56D3E3DC21A6C01B5893DDB4F8FD1757D52F2FDBD445991E22F7CBBD7BE98D72EE73BB4A9675EF9C5FE35A650D40061B124C2C4E0F9BB0ACC9AB2307812D3F9B35E833B380F6BFEFAEDCD1C681638D9E8334A8690AA74456794B415A3CF3044F8463E49EB967D9F6926F25E3A951DCC62ECA20987E2C79A3ED717E3962C4FA4DC21DCB4EBB46D7CDC4DF5394AF3617A4FF26E9389C743A53F182DC5A583258A8492DB30D84DCACBBD7DBFB94EF4FADC929F0A94F48F2D7EB570CFE9D2B1D7654F3A92BBFE4E85DE73983256D32B2DE53AEAC43D8A9D2C97BCDDF3C1194",
	mem_init0 => "67BDA12FCD034DE6C931019EDCC1732E7FFC5DC9CD6D15E357EB61B3C37D1E5F7676B08E129BE935A640DA7BCD131AE02AD5FDC916755028D51516D4B95DE0A29E99E2BC1EB65DBB0035304EC3E80A4464D972ED8A13DC53F3DFDC8AADD31CD843918A0F4BA4C6E2578249F277685C764E42B9F8DF4AF2AE4E404FCD09DD146C9C830E343FCB253F0F38A1CE782DBEB7D462F5B8E313D902DA17F3F6585AC067B34C89DD67FEB8BE5B7259A3AAF08208174FDA2B53327DBC9D5A433D866BE670248BA7F8C5BC6051FB4D97142FEBA35581AA5F98F85A7EC863B881CCEB59071A672ABA51BBC5B0E2E744016C6A1AC5EC57E579EAC7EDCCE7CE3E4B9326E1777E",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y23_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "AAE44FFC1B9E3502EFAFDF5284555410D750FCC9D73A1C49C471733DB85BDF436190B55502ADED8C307FBE4C81ED5E5A7AD84917BC9D20F9217E425628A85BE8817DFF9F7A97AEE10AA04A3240271E38E798580E5E2E61C8F3AF1E1F5A4502B26298BFFB7752F398853072F0BD19CBAE383B0AC5E52F9484D3275D8C4DDA896F24E356F54094691BAF68583B3EBEE4D563BBD2E8F1AE314198BC1E8E5AF73639CD2ECB0F2D49B48E28F784F823BDC678695974FABD34A2F09C1AE4B68D153735639B852351C54CDF3E20A02756D421DB86B9FF5A3E2D7FF369FFB31922EBDC39B70D593B4B8E0F12BFCD54A002F0F85E74F47F30A73251AC45EF8AD8BB544712",
	mem_init2 => "1FE257A6B520A575AC826A30518A1191D0EBDC5563A87B0184445E717BD0775887FEF0F60D5F68D401483563BA6AF8E31344572FC5728CC47B74B845A1EF61434783686B5F5432EC90C01C270A090022649B7C77BF22AA24A4552641CE5F51F86E906344BACCFFEAB1654155DF6BDB75DCA0D6CF3ABF6516AC56CB1AA72E93CEE2199C6950FDB09247B79F39B7DEC763D86EDD95862292AC3F3089B35FA2D9FA3BDD1133AA9472ABEA11C0FFE4DDB283F1767FB2DD34662B93CBB8406D83863144505A8832D0611C6171DD2C8B93B1E55D8DC1C6061476FE3E1DF33A8E998CDAD4E5F55B3298EF96AB008BF00D2FF9A43FF8C8EBA4B27E1F190A4FFE440DC0E8",
	mem_init1 => "AB6952A4BE060646DB217A6841897589BD73CDFEA586AF0C38B29EACBAACF321724DE2C3AF8FA4066B404104A437A332E8AE451706C69339E8724DC602D469FF49E8536FC0B45F668ED7312758E0DF5E11A6B2867FE662BFF694D7E6C7DC944FE7705C54C35FCDAA1199221E687C7F9A1DE180B0B7C14FAB0A9C67BD8317F9476FFE4FE16640EF53A6572282FAAEACD31A2CF543F115EBAA7B7275CDF0922E1E79230113E17273C4F55FB582EF91C7F2D4BA237F2C563E90F25F1D1E9DCB2791E56971A4F57CDA2EF2731BE9F5F5F29954F707033C4A560DBA4406C4B2F5E264F62FCAA54CB5DC79FD3368DD70BB0AE1F77C88DF5AD222FDD7EFA06A9A5208EE",
	mem_init0 => "0A39A882BAAB0046C659AE1FCE382E5E1A3DC4C32792598B1955493D30FB646BB6BA9AF6ED885B49760F4691ABC5D401DB27D7D4980B1CE1E0445520F6018A032B28DF8863EB54DC96E08C06226D0B0C236BD6EE2BA8FD9EF56AA7AE4636CDC8AAB24D23A0DC1590B72E180C03B04835A7BF516A36849D1F4CE8558104B35F970E329C6E52B752C49B35698814746475D127CA6087DB4797D484A7EC1C83664DF098BC582E826410A8FCBE89F187BAD29824AED35FEA13A29D6595901AEDCAFAA411D70B150E73F59C9101C02FBCACA82C2328C11001D09B80C9F12E6CD00015A9306383C9CFD352E7002326A43856E9F2A3F4B0C941F984B9EF32B648A7A9D3",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y24_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "0BAF98829C8D9A0A5AA410D129FCF9F7F6557EA0EFA60909F6287BAFFE57BBF498E7C52AD4BB48BCF0CD41506F890A88208835248FF250BC9391BCEAD95E63F5326690984805216A2C65ACE8243154B44D9A98D65D5A156C9CB31508EB1A2135B245521B5D0C93809F17E2844074F81D5973B80456CEBB10E3E83BE41C0B47824DED05F0DDF7640D331510E28C59781993AE135652C6CF5681B67FB0583DA053A71DEE8937D01A2F909DAAA8A98395E82D1F8FD03758C808489E8CB2D007F7FE04AFA74B843B6C04333D3E0AA89B02CFFCF0E54EF727BACE1347B2DB78C1F2E9CE4E20305F4F028DDD1DF8D39D06E05D29AD23F328E30EA0D3B8359F2C94142E",
	mem_init2 => "450D6510BAD195B5FAA16F9FE4ACC93764322CB54BEEB21A89D3B5E633F46EC1B3142C8E06AA029221FB41A3ABF4FB19BA802C71AE0B47CBE886FFB03CABEB8919BD483DD3CC7B713FC4E99B1D49D39D73470C654E69784738AAE65A0A4508BA6A5DB1137729D321F9F1DC341A592049529FAF4E15F2CA6CCB6E95DF3A3D2AC665973618E51B2C9D163581F341BE8FC6E79D13E2499B535267CCEF3876BE4DA6CD6E407335E5F7F6E13EC277680D5929416BB580ED08CBDB8FF68B787FAA520F92A1141E89B1187AAD663FCFA9DF7096D44E266E0D787A007CC09E9B27B101FF1C3A47B60D3483539E7D39571B5D8A06F318657005CCA62C40A87A114D16389C",
	mem_init1 => "6437985AB3334625C24DFF895DD492E03B878178D352398483982828541A58163C1942943CE2176332DA72A93E06C25CBA707DBF2917462F318B52D8EF71F341E3A5E2C643A3AD849A576B023B1BD861AC1F2448127E39620E6557791985267D6474F120CA98CD02850F5A8A93834B8A57085D5B33C6B591BA87F19A397E83C3CD3BC15009E2C5E419731896CB555DCC39C4B987F4E3A55256748EDA24B03705D722454875188C8C66BD9334642F84F27A6D37C61A7C03F837E81697BDB337E7AAEF1CBA0CD653E2C7658953C1F995F141645561FAAAC9E95176154FFB6FB2A2352E44C8A2FB09B7E95719902EADCD55BE3DA8566CFC38BA278D245FF3AAB374",
	mem_init0 => "A55F9C3330678161A3B47F99C53DEFB8D535A3468E44CD6F7C7FBCA51B26E57501BADA4687A1BA68D0188C7151834A18A62292A1E7537508CE4A52EF13E2D40D2652D40FDAA5196C0A50BE5EE8A70E6429636E74B0E8311C4D8916BD98B7D1D78BB4D05726B17BE19A0C8C6C8F23B2D1A30A9C0E34D2A5C35F0DBE948E2B0176C4EB3693232430C787D53E30FAC42AB620DA7FEBF807317AFA0FD1EB1764410285B5D70A215D7BECC229095AC0DCEBFC0205CAD203BA5CBF56D17CF3F1C162187542E30CBBE71F37B22277F765BA15869E05EF6EC566BF84F0FDE6415798F2AC3E223565467C5CEFFCA1432564DB7266C40407CD6D110EACB70CCEAFBF673BBA",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50_PORTADATAOUT_bus\);

-- Location: MLABCELL_X34_Y25_N12
\aud_mono~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~18_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50~portadataout\ & ( 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18~portadataout\))))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))))) ) ) ) # 
-- ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18~portadataout\))))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))))) ) ) ) 
-- # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ 
-- & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100011100000111110001000011010011110111001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a2~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a18~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a34~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a50~portadataout\,
	combout => \aud_mono~18_combout\);

-- Location: M10K_X76_Y6_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "EAC9A96898E90F66BEF14EA73AF65ED9B39FF56FD90DF3FF22548D49AE7E73D820C49EFF862F0617BE16D4DFE051625696C7855A1DBD69758E5A402F72F92693DD2642910388BAF5C06D8120FA3B387047EF70E01ADC4E90A65A751BEC12F16FCEADE495549DAA7C1EF73234F54726361FEFC54B60949A7571723F6B0E472FE59C4819FFCDA2948B3C691A0B5043F742FDCADBEFB12E998CC521A1CADFDB4091517AFD7AEF14C2E936A7CEBD037EA3A631A49B19B7F1B8F9A000630B11BA061CD7FD1C964A27E9A866DC269834D93A2AFF60B6C01B1C0C5012E98568708A22C8DDBF5A7FF49ECEE420B2C03F541420F8B2FB7C2A28B4CE0EF65996A2AA0B24C8",
	mem_init2 => "68E6D693994C191AC9323913AEA6F1EBB0799C56AA304F3EBCD8FEE2B92EE18F68E7977189A23A5F66C210C9060FF1F2A19860BF82D4226EB70FF7990F605B7FCA35C5589A4D12FCD3AAA7450D2AF658C859B4A7DC893EC935BB3A077C70FF32305F52B41E36EACDA1543A1AEC594A88C5EF7A20D48E0C379395E6B1BF85B22C69F079C80783002A136F09FFC987072E37567F087182D8AA9548DA956BC43FFBE82C836D1D4D1656B048C6E43680E441F269510ABC63926A69043363D49203DA50E58CEF5E5C150A5B04962A46528F62E66AF978FB292230C6F0C27A8557F791F27B5D68E1842533972D251100ECA8831EC63E4BC6F5FE5D1B736994C1587BAA",
	mem_init1 => "71726E05B287F9972F9069438832F899DCF6B1593B52BBF0D74A20813D54559C62965E70D95E22D7995A691D0A0E50CA1BCA3BFF536CD885493413DBE40223223303F0FFC5E5846FF589C8CD68080ABAD9BB8EB96BAEE992E1D0D3CBD9C2B99D0E8E597DE0DD36E7F83EDD6F3A41BB84FD5E6E6191A90813BE85B1233C573BB5130C847AF0DDAF2BC188B6F78ACAA568B31F69D99DFF1C9BEE2F479B25368E1D4CEE872BB17BD68D404B5CCF14C57B3C78D79A4DFAD364845E423DE212C9A8565B23DF48A186A8B0BC1E527ABD5F4649B738F8E737A3CCF5072668E27455C928EB168EA281C2D8D627784640E69EFBF98437A3D5E274F81EAA0991FB6C46ACAF",
	mem_init0 => "8690790A0D4E923D187C574E5550E65307452E4D6D2024D3523F14961E6170FDB45024041EE24E42E0119A39685DA0EAD0D96EB624783D144AFBC1A7139F2AE3D37196704134273D6779DDF51E38191AAB11EC7D2902194C4F83CACAF2336FD49D2CD5CC60684E8E34C9BA3978A33DA8338E1C1CF3970F572188819393CEB89E179A8C1A5C03BEA3EB9E93789F99465C0F09A41CE56911FE40CA7E8B86C92CAC829B3E2B54D15D31895669AB96CDC1B630A705E28766B9ED578181E98BBB8BA4624F33D3CECBD6864D71B405928496F249ADE6D3EDC13EF4A1BA89AE8B9AE30CA11CFFF12173D332FF4842B16904083693BAF772BDC355FF15A0DC713161256F",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y17_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "F3201321B0E30DC611726FE40F37AEBB21542C021DB7823B0ED71C4113D063BE0D0AFA295F8D1881B289092F923BED21525210925282E0C507F6C646C90A05D3C76ED1F4E68D003E47838E4A800E16B1A92F7EF0E13F3D550C839F923558D4FBC9C01952273C199549BF85AF15D95131BB244E6F2B249CDDC402C1373640F47969BA135E3496857B41AF9D2D058996D7E22313F26ADDDC135F2F8023271BE66C3D1788A550014ABA641F78D9BDBEF0A82F88C789C2AF4ED8927FE4038F155E8943D424116151FAC153037FD489EAACEB82A457FE8F29D358ED29992130C584D9C437CCB9D9304FB4889B1DE0D94E7BD5CB7B6E5A6EC68A4CC0E597DA76AD2F7E",
	mem_init2 => "6FFD2B0D148A74B6C3358BF9CDED5928D746D1EC271B76DA74E1BEE4CCD95850A9E3A8D0AD4DBAAE8BD0E0DE7C405B97EA19FB27A76E001615B5896D6153CFDE13CCBB801A00BA8E0206D64A15DA3D2F3F1D0E7AEB57819EAD5FECD51AFB7865D06D797C69D402E35F08F5777461BA1038CCCB95175E62C3446EEF80AB5ABF95211F011C43DD6A4AA280B35EEC01D5B2CA6359B59217D4C99F1AC32214DDDE48E7472016B1A12A764B25FC9380C14D2563A4EC4D9BB3F33C628BBF70A78A0C31A8105E0A8670E3D2985ABA87DF57C939292F0453F381A167CF72426D653C92DB852991956DA4D8EF9EEA54494A35C4786D2A3E85F339EF5BDE008511727EDE6D",
	mem_init1 => "69FD197FED0D68AB2EF5DA0392E1D96F43BB047A6F0A763C4721E7ABA651985354822D27531267F790BC003E3CAB13109CDF089D36BEB577749945C8EE090DE6AEE6C00C96B003BBF35510620B157C04CF75EC547ECBC4B2A80A2C3154DFB03F64A342B4642C326C2651FF2174B219E11A939DCCE0D67E98E788184ACFACCBACC453F621790E454946E45001239CC06605A2FC93FAE97C9BB1AC3AEB9CEF5BBE070856624AB586CC8A675387304B26CE137528FA0C977AF1372884645FF3480FB88C3D17714D2F320DBD04B35D52564EC41EA15B6C0446BFD3DB33D6A63A1F2701F64C00614FE3CDA0613F77C328C5D78FB313B5DCEF6EDDEE205B65254CF225",
	mem_init0 => "F7BE0F17531CE4AC72314ABF227A79CA96DEEF5C83AAFEBE79A5296F2DF1974C2E8FD743453E162151B035FD3E80B0F6F5239155F34577D6C1DECD4328F4D93FAB103490F75EF6A5D62E22086D9342CD0F3DEA24C180A07F7DEA59BE1E5248E2FD6A9F2A06C5D7AC7E9E6B7D5EDCD3C1716A8F32FF766E9E01C0CADAF3A46BCF955AFDD45B1B0DAFC558A6C884866BFA2DB95842C94664ADEDD0C8A323CC6BBF3C3B2054CAE3B303BD9388A98A89CE1FD28208F96F8B5D5889AF5D1F2F343F1A590B84497FF93272DA36B971B7EF90B47CF15158CF0C5DE790A1C690C6F3B896C50707B83966FB7CBD7B48EEFB781FC9203B8FC6827560D96E9C4F406862FBD8",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y15_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "8F7AB638141C0F0B4094BEE31095711DF1B4A5B458742189375DAB5E3797C7EC6C5C4BD979FC9B2C23C2FA641A67EDB2702A5B6D4D5E6E678B85343A1A15B023220C91606960313F11E780CD4B603B39DAB2C5364898CA8A643B7C65C517AC7F2D48C8233AF8FD1E49B68A0BB7B15324963AA35E9D24900B1811A68B4FC04497D4FA970128CB521CBAF8F983A6D3ACC53F5DD520572989EDDFE4E1894DB4CA4BF23B685EF368078D8EA9E6433CA21279055B26E09946B5DE1A3CE25D12BEB8108BC5B7DEC8631108CAF8E84C052ECDDEFCF0EC5EA6787C0ABE15AE898FD11E1C8DD0255C287AF92BA99E5E6AD514103471B95C15841B6F6EC80B0FE6DDBE81FA",
	mem_init2 => "230338F4A1285858FDFF0F86386258770C7244253F19A7F821D2B83BF1C59AE3475724AE2F6E61FC16440F9C2411D2E58D511A47657922043A11E83A612532276A43F29B46D39B3B0F6C8761D484FC6F436E53D4057036AF9AAD12000B3C1B1B31A87AECA44664C213A934ACF9A0D8FBC183256340101489964BA0D64BB85C3DCE6A89704BE28AC204AC27912DD41DC9DC67283F8A7DA330BE7494EF92334B52353B7736AE83765F78EE52769D6D325D1FBC6F15D9D4F2180E425B1B551C2937953C511121EB55E9083CD7E1007F96D1B379B03690BDFA59E53CAD768F124E17525D164A0AEB94807A91E2E3CF43F656AF94543A32F34D94FA46300E346A92A1",
	mem_init1 => "52EEC344C3C667E16F55564014DCD4D329227E3AE91C58F2BB1295C99A11636CCCDF8D6FD07DEF4A156AAD3CC89C8170E660BE96C4ACDCA6B838C64947C149BB3AEC7C46FD79C96F17B5A04B34AE05950AEADA73101A2A607DB2B59B1BF66683C136DB076D353E44A176F20B2B94EDCF2D31E587859451E47879FA9D14A6EA28AE9FE8C1844B968B6771C828294455772CA12C2DC8CFACF5799685762E054AF939AF8A5E25B830B9AFF8C915B9BB897EC25F5721CBF9EC153986C50A8CC80BBF99A358CB836D56395702C52D58E511075F848E5B986A5CB4ED3D6B78F48C87EB07827D13BEBD75CCE2162B498610E436D38CB9607A9FEF5E93908AE7181CD8CE",
	mem_init0 => "798A016EC9F0475210BD8527E5CAC61E98E870124623939E2AB32157240279B649070A0D5F3C5549D32D77F09CB25E4BFDD04A63976C11F26E705A6D8A4AB1BC45C5B732DD5D6FD63BA6725146C1D2B65901CA3C4B180148123CB103B784E9B364F699B827474F5C735AFE983EDEBE40FE361CE8A1349DD8636B5DE0273EB03A7E6FC0DF8986F091278378839784EAE7CBFF9056EC308E6BAF54727961467BB01A31131B8E05E3A0D841B51A1B59F029DC52E67FA6910E9DB0BBC96CFC5B2768B065377ED8FDA36B3B8812898BC5EA71F2A1C10B195B43232E31A399AC284F9940879DF241E80D1972F7674E15324FC0F77DB45399D3ED62BB13B340883F7BE9",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y4_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "D3D7B3DF6AD3B659E6521129D927011D0985BCA783F7737A85AA1E0378EB7F0F1EC8164A2F20C6C2F7D4C4FFB48821FC30DCB42D41A051D539C2C765F27664E8153349DFF72E7D12DC76959E3B2A7E17F6E62CFC0282AAE6B739226076ED6AE592D7349D9DA031DDF6F2264C42EA9D2C5EC0E2B42F961CDD8454D93BF61F303370007DF23A3D7A74034D44A6C45C9C566B57DE038AE9BE4E6F28E550DC9DEC77D654132901879A9AF7F05EC80499CED363299B8BDE93E79492C04EA8F576EC474C6D4A06EE46F67836C1A063B6EBCB3A14E63A05F9D9937F3790C38225AD4A19D9619EAF61ABAE3F1469A41BB2BAFFC8FCFCA1E97E1ABA26E82809B9977A8BCF",
	mem_init2 => "3C2C333D042B89C96049C4E7B41E2D594204F40B8EB4C74D76078E98C24DF1744138E98DE00B2C8F3E5A714E2129B5E36FE377E1D6AAE01EF145DE51BDBD9600D598E5351C59FE253CCFCDA0D3144C2927ACA3552445AFD6B6728CF46369191535B5F7B7844B671A376550C41398813006376CC9791E203A9021A3DF84A08ED10A5F6D302AB187C1A1AA4A242377137C6A2408D168E9AE0EC3AFC54644C9413B9F83E3AFE4B25FDC045EFACF86ADD7234F596F8CBDD879535D66244D6E343AF3B24EF20F36230AF2E4933017158BC887B612DDBA2D191394F34DD82F8BF3B6817432B08D5D1E995D29A7F4C14180B363F4C3A5A07F0772ABF53930D680E46715",
	mem_init1 => "F282EB89BC5E44846B085FD6251E8ECA6DEC2B0F458BB07A320A8E4CB77A248CD2461087667D51F1981ED88BB7E318305FCB2870EE94062E4AD0F8A451776C23A59D1B6E44DD2E74D736F1114198A43205420B1C98B4205ACE5D6912FB2745D28CA1872DC6ED3259FBAEEF45F06E67E321AE7B5F11612CA57AE5BED6ACE24BCB1632680D6B4506ECF445941C70D09B2E10C827034C7864F4F71FBC6150A47458C3D5791575CF7A1252259E29B2209FA02CD74FA156FCFFB1633465B22275AEE38D66012FF460CBFC422149EF6EA3439DF1A4CBB1B8DD94BF7FEB152723A85D4270B5DFE5A9E6C4B7C2963EFCEC432C5F6D13D410B6A26B1713463B43C4974F20",
	mem_init0 => "4A617740A25E4BA2C04E4599FB7B4EF7F7F4B2F67EC5AB54901D123676327D6180475FB3E09CB05AE104EEF980C0AA61D2F91E4C44B0C2648556134C000175BF73DC9ACA99AA43FBAF22C552564F978D7F0F3763098D09D3B230AA5A1FE635AC6FCB641A83831D2D5BC92F8EF4B45A587D49D034FB058B11F564434BD5387CC01D1997845183D68CCE7F240D40CEA78A5AD8F4A695A2D1F566D74C7ACA914DF18043B6C638C6BBA6AAF2902B943321292527402C9120899F07089CBAF06F82FF5760982609B22200216487CBAE20B32DB7E18FCEE7EFCE341B36C1639D6F54FF878B945BD47DF7C70A12C144A9C3C44351B36ADEE9808816C1F60DD3994BF47E",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114_PORTADATAOUT_bus\);

-- Location: LABCELL_X63_Y17_N30
\aud_mono~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~17_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82~portadataout\) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82~portadataout\ & 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98~portadataout\)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98~portadataout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111101000100010001000111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a82~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a98~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a66~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a114~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	combout => \aud_mono~17_combout\);

-- Location: MLABCELL_X34_Y25_N21
\aud_mono~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~19_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( \aud_mono~17_combout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3)) # (\aud_mono~16_combout\) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( \aud_mono~17_combout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & ((\aud_mono~18_combout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & (\aud_mono~16_combout\)) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( !\aud_mono~17_combout\ & ( 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & \aud_mono~16_combout\) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( !\aud_mono~17_combout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & ((\aud_mono~18_combout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & (\aud_mono~16_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000100010001000100011011000110111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(3),
	datab => \ALT_INV_aud_mono~16_combout\,
	datac => \ALT_INV_aud_mono~18_combout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	dataf => \ALT_INV_aud_mono~17_combout\,
	combout => \aud_mono~19_combout\);

-- Location: M10K_X38_Y46_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a178\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "6658C7A4311974E0DFD72EFC7738D1A3D667DB747CAA0F6B5ECF1E20902EA478AF9DFE8139CD8EBCEB4F3CA9EAA61DC75A1146E8DA2C91890CF0083A0A381B4D57DDB876B685BF6C8E2D0FD4CB65FA7C532F0028B77887FCD481577CFF08475782733E478AC70A013B3166584BF0741935AA8B33FD8841A93A3CF70C57B3871E1CED20F54F995EEF96C02DCC3ABA22BCFE30AC7EFB39491859A5FCFF9237DADF152C28E371A471B47D51B5CBBD1548AFE2326A2376E7F0162F0FC9DD1FE7E71C507EA258E7E9E3B1F7F56E2D3381F4C4F93C0EFD2EFB2C5C7501BAA5F2C25287113FCD70FF9EF1907F94CCFB5A4B390694582B3BBE503BA5E302AD9B1D9E9D17",
	mem_init2 => "CC140238746EFB7F1811734CE90408C9F0D6170C711DAAC03D668B6B002926BA100E068B26291CD1B819CA1E48A26F537C77EC9A55E49B99161AD89D641F649C2D77BE7F85873DC50704797BFF94DF7D5939CC0CB86812128CF8FFD75D48866BB7BAEB07A1536825299D3287C63A6AB477CD33308C902C2C28A2160655BE1276220F248F54AC1944C377252D9058FFDF4387CA35E010D86316541A086F948974FEBDCD69FA748A9B9B40D3947B11A6AE9417EDE109E732096F87C5CA8374C5E151BFBFFCF4CD4AB5019961F5F770F3DD41BECD49044D037B7BF41F18581F84810D547792FA0E4F78F38D3160248A9370806619162DEE228DF66D432250FD8D76",
	mem_init1 => "1D9201D267F6321EECB8ACE8D06C1E854B2C13E066E4788FF937016B0159CEB7463AC1DC86B158CCB562CE1BADC350071AA5EC85F7B7CE3549B132A0BFFDD92A6FC457C0F67BF92AFCDF8914D2C51A2517F711BBC23DC92ACFF3A9D40FC0AB07652907A4E2B3F2A4106458B0A92F764783D832B0EFF80CDA604516A95E13DA83C2DF9E8E074312BF4B566BB2BC403CB9944826093082B3486C0EB8BC38303618E900AB1847D101736295A227B1B4AE0189AEBC241F4BF26DC1D5BC52872B936ECAB6A3FDA015B12B2B269BA112B73AB984163D2A824742F57B62BAA5E8F3F1B1D1580DBCFC67AECC17901F82F3BA850409219556988B9B32BFB87764741D8358",
	mem_init0 => "A9674F41C63034AE2EC5EE72BE451F2B7F5B3E8828D672CA5887E0836D18F84D539E80B9E5B12596E6EAA63800E1F5FF67236858D9F110548519EA3B3844C4637BC8B3A3B5D672ABD78DA3BA6A9686A7AA0CFA3115AE68996551B9A650A0496986B66C20B70978143F6B404D4DAA0638666702BF3DE10ED8CB34FB4AC76AE480BFDC0C6885F3C07A033A311288B82CB91BC867503FD4EE585C9315ED3E5D84F3220D7263A5FD0BDD1DC6B5EA1EEE44944C2E3173AC1A45FD2D6218DC364F765DEAB95FD3EFD98E9E4DBFF76E21729862BAF9EDDB4236DFE8EA9CE2A6466841B0F792527D210EEA94C8E8B3F25B1E0FEB72D98637AF36E157095DAAC0D185CE06",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a178_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a178_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a178_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y30_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a162\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "0349F2D5902DB05B89556E4348E4F940C2AE1D074782B408100E20DB5E41EE020EE96D8AA76D697144B1A12274E665C8A9CC214515CD62382440C3506008BF054C205571759FCC8F6F65B4BA63DB3B252B6E3741D756977B283FFB4777F2CCB10AB95CB00B0FE4647912C06B7468BD8EB172E80BEA90FA17D6AE0A4DC1FFEE054909578D0077A2C66C263C1D9FD9119124BA91F4D35F6B5A886E64573E559B655310AE06C2F6FBE813B1B919AE765A16054BB25066AD58F39F84DE7BAFEC2810C8C73B22C93B616A73750A64B2FCB1FA568E80CD210B801ED060D4630FB65FC9AC0BE3029CCA2678D9C53417B0A29057F49C7F88FB3D85EC469B19825C762E91",
	mem_init2 => "6EA1A9275F663829151525D0F96645F4FDB74A832C9F3DEBD724B17B3FFE12310C06814E2E82812B3A364392E6C42609F4A0AB04E9C1D7C42E1712B6A3B4134011810BC2C93B53FC44D2C61B3881389375C01CA9CAFD453E6F6D340205AAC67FAD8A19FE75A1F8E8E5ABF9052604842A86921C9075634DE3794CCCCA1FB13EE631852DE624D091AC3952273E27AFCBC6FE145F76B96AD541D74A46453827B6FD75352D0F9E0293B62E2F2BB0F5D02A940AD46594842D147B8DC0628BBC7B06C823DEBF87ACFB1D3DDC6E59F03C1977C4FAB874F362D97709AD04D4F10530C2A74837EF2FB7D58A5F8F9CC1E02C24B9CCEDB56E5EE46588B27DB4D2F6D24A2563",
	mem_init1 => "6AFD6806B871692868D7DD5A741912849516AAD8610AF38B668E00752D7F9D59F2C29F3CCC650FFBC38722179602BD91DA3159AED52B9548AC317582A50E40291FD363901511F5F6041AADFFD6660BD1DC768B94BE4D48EB29E034892A712654B28FE19B642C64704D8467DAC03B8A5512A021695834A5EAA7CC3CA64B25654976748F93C511DC81F989BA30F9B4C385515F347E8CE02E82AF934AB0601FCC03C82008E263F6257BBC03DF36163DCD17351FE44320665635DCE618B67FD7069A10DBD8EAC5F9A1CDAA5724D0CF3288AA01ADC85A246FBA3A8772713BFD4B2231B4F952C1A684838B3D2D407B488495D8DF1BA6A817B467966CCFAC5FDD310FA5",
	mem_init0 => "FA482A595FFCAF9815988891E3A213CDC68B2B50520E6A28F70F428833858CB0DF93E0D44C01F32E55EB521E92ACB5887015C2435B996247FE03F4286866EE5E0D6FD0FB26FE537973E782D6945DAD808327795739D8998DDA54334B412319CF4363D074BB51E8750C47C7DACE8604981CC49F88C6FB85EEDE9624BAF0AD3759A6EAD93462A8018F58B5985F93BAFEF70E9AEE7FDB4DE0FF2777DE927F4B84560EBA8F4F8163A6433BF0BD1E951E6586D2A5CC819EFEC3D2FC3553AE4026DFC23109E5B426939BC9CD9F142DC8DD42565E5D04B5DAA0FFBC9E6B30832FE7D07A6CDE15652DF6434F148ADF64DB487B5889EC11D39EDE225036D45C0CAEA94A7E",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a162_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a162_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a162_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y30_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a146\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "30770E5099C9F522314970423712895209B4FF05912F4FB10454B773C2FACEE5261AB0F9A1C26FC8669C7A201B62B2421026C9527042C346C3C5292C375C99823785D9501D12503846C2ED20AC7443DAC097417F76A00B49550C4C48CD5EE38086D2262EBC3DFE725939C6C491112373471E7C6AF6AEDDA212E58CFD678C4B2C48DE692586CA4DDCC3E2F96B48BF5B2CE269E4D0927DDD09AD55F05EA1F18746514824FC9D17F6C5A9D14CDD648EA7A9358C54E9ABB8BA4F52E4EA6DE965D5A5F89918BB296B676D20ADE4D76F82F6FB2A01BBA7066DAAE63A6BFD9053B0FF05C931AD646402E6581323B236D495BBF854FE8AF2B8BB9E290434D61840354481",
	mem_init2 => "EAFA173BA3F5FC9294953879B1887394F49B69C456BED70F10B9F404D8F840EBE1E3B8E7B469F390787C1200FC86A72F2FBAB9DD41313E66B7CC67E57A6166D96A392D2DEE6CFB83A34BDA02A0CD4EFC263817B44ABACE55694E65C471688AC7DE0CC032078D05A16C1309DFEF729B023CDAFEE0FC84E5000D74AF1D07C2D4F2D152A05E582838D773F7BF925441356179F24896642AA6EE74E130C9A6AA3779C78FABAF3C293CA4F095745DB02089D2FD0CA7EEA04DADE67502068BC5E7732491E9D66B92FE5587F4E187CFFA444C93209AFCE6FA98CD3A6BCCE75083EC06FD56881519C5C408949D2B47F131762D1B82671541EA0611F97E94C1313C081115",
	mem_init1 => "DD19E7B057DFDE3A8B83292F3A0F49E43884088ACCEF6822D4C4D8DDF5E283DFED836C88BEDF17EED0296286078B1683E1013764B1667ED67C50501FE1AE37CF03151387AE35E12E06B0B93401A963B284343AFEE2027E9A5CA8325B3248D84860552546D368EA0CE68B0839DB41CDA667986787E2C498E3786CE4EB9DBB280429AF9542ADDA274DB79791510BE547086E3A37AA76EE4FED442F62B22C3657DFDD76AED02E4E4CAE084FFE6AFD7D9FE1B9CA3713E79D0D10359A67D29018E20A64723D342193F62BF0821F0719E0C9C94D5FE2F4F907AC8EF422C051315F52BE6214E7B96B1D3E59D0A0BBCB972085A5349B7D09AD6F87B57DBE1D9C43D90C41",
	mem_init0 => "03CE7B5C414A84422EB1C9822AD39C9A2555D3298870C49353B358CC3786F5A62CA50FC7294D6F81493B9FD71E30DC57AEEE3679F4CF4E722F4C0DECD2CB0A3168B9B60673AD50522F1B223A2CC6CC78F021EF9DA5335B99F37C1877BFBDEAB1420F024428CAEE23482313D1C2DFA910CD6330D9FAB9473E34118F88CF27DB40485DC435AD9409F9BC8FB740FE2F9E9495F262156B075669748DBF9E47168E548B0E5D59A180DD435770C454211DDA4CD254B242577B78ED5EB81AA85AE402748121FA72030D3BD27CF24D60B8B6F4E1369CFB0E50A2DA45E42306AE8FE09E118E1C163BB3C8E6CD226C211FB2C2916AFB2E02269A1DE993B9ACC8F6CC73297F",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a146_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a146_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a146_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y46_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a130\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "781AB5EEA3D840638A3E8F230D73347AA7DE0F616FE82AE826416AE5C678E0C65D9927329E86C4599AC185262AAD594991D9D718C8B2977176B0FB9DE248EC815D8B908ECF0EEE7ACD0970E60D5CBFE24D861C356F381DD3B0D51BDA68067741C0E6DF988A0B7DEB10197A455737DB809E98DD53CFD4E61DFEF5924A897B0E19BFDF90A88D7034CCA890578B5701E681FC381E106A98A6FB5C8CC27291BFF62970DF803B67093EED174C798E669E1F9D70AAB67136494449E362D888535A00C344E5B26ACB6A708B2CFF472AA32D740AF2B538D5FFF0130E349A3D09FEB87B085C73E02BF4BAAD84BCAF7A70381D56DE89982D559176ED871398BE8C532BFA67",
	mem_init2 => "C96C267649FC744B8FDBCF046E4B190430183728A87D70847763360EC9E1B932FD959C70CCD161CD65249CD95E1097CF3D9930A43D173D144EF02E0167C8B239020620755DD6F3CB9CE0025F21F37312E2EDA4C8813512634D752DB4FC2270CF7DCA29B518283CF277209792EE551AF7353D9883084C60F9CE3C04E8BE9F977D17B3B1ECA5921BD82B049F1708283D15D43A4DCFC2621B171BE71A4A3D8EEAFE75CBCB724A50CA85C441F8F335383E647828214FCE14049269AC87F213DBA53A927C714F8DFCBDDB85648385373FD43BAC1968BA2B3DC0072E4230FACEB80FCA2067572E72A36826A5DAC1186F1FB2242E2CBBE3CB6DFC256031E352F61D1B6F",
	mem_init1 => "B0769B67B1A5D047F0754B20F8F161990258255EC24A3512F95D9AAF719212F18FB9CFB77343ED7EE9C4E696A46A916B3CCAB6650A754B86B199FEE9F634659DC59AACE5CAA786A850A0EA68AA640C030D6021A9DCD29567D377A31D5DA495A01110C175B8391D3FD6DE70567706F91E0CFCFEF404574F537562B0E709632839A8FBA164721F9E252E8013668B74F3DFE24B723EA47104E454287305EC922338F353F9AB38D459F0F6B96B4E316BDDFD3283D3B3E2F87E7C6D35F69A5A00CF7C92141C89372D4F04AA5D7249ED865214BE53F506586A713D74179138C47DA47D4A14A6192EA5D736403AB67EAD228ECD593DDA82899CF2051A51FDE7DE2E5D83",
	mem_init0 => "D3BAE7BA2CE9FFF875A7AE19BE72B8467A50EFB5E214F3A950816E61A9FB4774317D7B1998ABFC700A334BC14EE0EDA3B9CBD5BCB6A0778B4BACAF57EA63D92E45163FA3A4134E5505B891081E8AB22A7D0FA1B4DFEBE842C966ECA99EB2D9A8EF7151125BBBF675857C598004E9BA02AD7C8638088E4AD3DC59A3102BC8CA6ADA270219D9F0A55E569C9E5BB4633FA7AE7E102A8602DCA09F3029A667EBBC0DC2DD39589AF2A1B4438F0FA8E52F15035EBE417EC637E0E3E6E4EA5AB5499C50912E79D30474161DAFDC38AC2055669464C4548A102CF89A54599D8337A46977653E24330AB6C004708DE79035F875BDB74DEC655C8C2F6629B06956316661AD",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a130_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a130_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a130_PORTADATAOUT_bus\);

-- Location: LABCELL_X42_Y30_N6
\aud_mono~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~15_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a146~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a130~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) # ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a162~portadataout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a178~portadataout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a146~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a130~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a162~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a178~portadataout\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a146~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a130~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a162~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a178~portadataout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a146~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a130~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a162~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a178~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101001100010011110111000001110011011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a178~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a162~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a146~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a130~portadataout\,
	combout => \aud_mono~15_combout\);

-- Location: LABCELL_X43_Y27_N33
\aud_mono~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~20_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & ( \aud_mono~15_combout\ & ( \aud_mono~14_combout\ ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & ( \aud_mono~15_combout\ & 
-- ( (\aud_mono~19_combout\) # (\aud_mono[12]~5_combout\) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & ( !\aud_mono~15_combout\ & ( \aud_mono~14_combout\ ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & ( !\aud_mono~15_combout\ & ( (!\aud_mono[12]~5_combout\ & \aud_mono~19_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010001100110011001101011111010111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_aud_mono[12]~5_combout\,
	datab => \ALT_INV_aud_mono~14_combout\,
	datac => \ALT_INV_aud_mono~19_combout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(4),
	dataf => \ALT_INV_aud_mono~15_combout\,
	combout => \aud_mono~20_combout\);

-- Location: FF_X43_Y27_N35
\aud_mono[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \aud_mono~20_combout\,
	sclr => \sw[8]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => aud_mono(18));

-- Location: MLABCELL_X39_Y29_N45
\sound|da_data_out[18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sound|da_data_out[18]~feeder_combout\ = aud_mono(18)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_aud_mono(18),
	combout => \sound|da_data_out[18]~feeder_combout\);

-- Location: FF_X39_Y29_N47
\sound|da_data_out[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	d => \sound|da_data_out[18]~feeder_combout\,
	ena => \sound|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sound|da_data_out\(18));

-- Location: M10K_X26_Y10_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a132\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "ADB17CA9DDD2E6B2A4936F6971944AF6B272C959C8B482C87A6277A18290F28AFABA180AD0728A19FCC7EE33ADAEA87045EC772C076786B5801263D3123DB8F1AB1A108E1DAF89E0EFC0E0F7C9B00B60BE5AFF2CED6AF003485F014B852B1D38FBF68CFB3F1C93A297C7CCAFCB04DDAFF623F23FC6D45FEFAC67D647892788CB418E4F13C2A146C8D1B60EEDAB0E58EBF030FDDA28E2C46A2DC739C8D441BC99AF8CFC1C651DA7D2FDD41146D74E6879A4D4FD74D5B5D304D86E433D82E2FFAECBE6EA663BEF732A6596855EC21727A99FEF81FE0EAC57C08B33E17CF09138310CBE26020E43E6722F19D448C0036C58B7524F6EF08DD903BD582BC702B88E06",
	mem_init2 => "F84692E52F9654B24AF1D00108C365DE2FC27C81CD12F6E09CAB9119EA5D2AAE11BDE47B5168E76E7EE00D7EDD8B4E7CBDD177BE51769A10580C76AFC0BACAA227E030ADA369EEE0DF0B29FCBF6FB59CCDB67C8015AC1C0B66E5F55A4CDD82B7D1346669B4AB9567DECDA540102DD80D033DF08B439609BA23D8B5623010859A8C9F32175A5E4591673FF2A4A8E2458F258FF8DA8961A6C7CD1D6685226AD7F2D3C358F3801D2652CEDCA5E5C55AC0B254EB85E36778114D845CBED7E43DCB927FDECD79C461E448233423E8D4B6C9C544A1182B7469FCCEA4563DE15000D46BF2C6F5866BE478899840A363397AB641515ECF9860828D3056D11C0DEB54DDBC",
	mem_init1 => "752F06AF67EDFED417558947F3396A4C2152639ED3120B0F459F2D83C17CFB303B00D7ED3FB846B5B0A5AD8A7E81640FD0E042DC3CB6FCC0C5B80D6C12E3C6DBAE9B2CDB176B28F06DD6600BC16C9268A8FCCB95BB0D126CE1308D49C606FCBA70B5A0F5DC5BC96B36B38D42CEEE2D7C9E8A4522A73B8A37D75E873EFD59126FB459B6CACE2063328C4374624BA5EDEA74346BFE8E8FF02DB7CF266B9ED7AAA0F6B404B0AD0234D641B21BB547B4C726A8C40792F478793BFBDFF02EE2E013120748057D4E9D59BBC621F7DCD73C90611EF7EE670300F957E60902B41DE1E5392A51C5B9BD362E65BF009C77FAD6F8489DF19D0D3FC3261B5ED05903DBE448A4",
	mem_init0 => "A17581CD407D562A47C7743A854483F3B0C2C297E04F91124EFDFDBE0A09E6A111CF293CA05EC7F059448247CD50BD36B3A94266F17001566BC71A508A3A20AD31B5AA113679471D47A816BE7FBBF05DD6B05339A8BC5851DABB55F49013135816B04348A88A55A03BBAE05725E9002D057A2EA891FDD7989A427BAEFF8312DA336094713E54A30479B4C550784C473CF69D45CCAD05FA94679383D4EF98C3859705A55D77D2917A2AABEBAE4F73321F5622058164B1400BC58C8546B0CA54A96167B17C863FDD38F7018A34ABAED0340A67A633B2C925517C03273D401AB70C83D9236D5E9233EE6C4E333DFB309848F03C2FBF35932E52D88A8AFF1AB04452",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a132_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a132_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a132_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y8_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a180\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "4C2B7C61FDB979CFA82872CA63197FA72C90DAEA9F3197327C44D81F7BA7A2B0C4B51FA8B32669A97710F6C9D8AC84337230F71A82A1A3C9974A26EB391237B4D4F24CA31803095BED70CA83AF4ECEA9D8A5B42BED4814F75D57BA4DBF219DAF58AC6CAC96E25BF4ABFAE0D65E7824AF52E97A046838190AA26EFFE884E741D0BA5D51E3B9607D1DA4B5D8D58D3851F6772AE5EEBEC4F21FD430208A5B7173D7CD0D46D7FCA87610625D825B497DFB699154CF8D05D95685BCACBCECD1B910F03AC2778AAAB142C598FBB93EFE0A577C0037291D2D04C3884E52B0F14ACD3BD3A573B3295DBFA32C50832944D434A1105A4E2CD649019D4B335CDDEBC234F9AC",
	mem_init2 => "05F0C7A4121CB027A8FCF5A397A4980CA58414852C663EF44FA4DECF9EC892505097650B8331FE65F23C298279396AF532429D12C190401B282BF122F416BD873C78F14316F3071CDCC2BB3D04ACD96DC3A50F56FCDAD65C738B9D593DAAC2556725C52DB7CB7DD8B79CC5ED2CC93C11C2ABEAD099C55513AADB08F26994202A705082FD71BE79A765412422ABD2B552F98F44C6A998439C937CE1BD35F0228A6DEE22608D2CD58ACE8995B2931DC7C13D9BB018B47EEAD8BBAC75DA02C22611DAFE57162F74CD0FCF4C298BE0DF708133D34F929386CA84B00477ECB24004E62361E89887CF758EE9ED0FDE48075757636632409891A3A59498EDA4B2C063AB",
	mem_init1 => "458DDF5DD56CD821ADCCBC104B49701810E6A9C436C53DA7FCDBA37DB75DC813630201A5AC15C23412C94180C64BE1E1351BDA6B8A0D8A32F5878C7E3007927FC04A468391F65AA01E81D83A52242465AF71DC34DCF61F20BA13326A98851B89A076D1BE94A4A7E755C355994281D8BB5FD1C5E148E86753A3FEBEF6E20E99675B85C7F9266C0151187E76B310E111FE07826FDF6410DC81AFB5C9467BA23034E49CB53DD7A0F85B7A8779890C52832DDD1D011822AE1998515062CE0B869E92EAA47325B2CB83E12D8D246154CC4C3D3461484D71FB7020C5B4D3EF5402CDE265538D816D5F3B38385D03E79AA7D4CABE8F83E14442E40312C9F429D2A30AF2",
	mem_init0 => "3A9A31286BAA7F25B65CFBA1BDCC4C6D093A5FB08DD3ECB330B295F6AB15492D3B8F3238843124FE89244CF8F7AF6C82549E8A0887D88D1B768971259E4DA41C39FD07076EB7DFFD8A4327342AE963DEC784CBBB22403308BF9FF3B50091505331E7918D90F9BE4F2DF64823DC855D59E78FE080A87F6CDBCBE4F74F1EDF6535754FE108D36127E43C994EB8667BD44F7461509688268849657E93A15DE7606293F4234198D50E4E6CAE29A92D6C37D6E7655E1ADA3C17B69929F15CD2947B6957429CCC8B5C6E8C828049E22BA3D5C44FB6669FE85F28EF017917E5C7E2AD380BEE329576F9354B9755478CA19D09C42DD1EEC00342728EE8A8FF79296BDFDE",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a180_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a180_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a180_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y10_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a148\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "7FBCD0071FFED00F9EB3EAF4A4190DF2805BACA9E7A44324BE045D58B03BCBF07114D7FF9C510D9DCDE12305E8518B15F7A7DF6BFC78D634D28C94B0F439E8E575CA2E2C75AEAF507BA9C074668F02DA902F17EE160181E86A3D8F936D2920574956E333E255AE5E3F92591129A9805743BF51A4A950B8F3AB5C974A329453404EB82C14CE16E41562AE64C676325C33B1372EB67CD4C5A93D894EAE767B14A705DAEF9F317B1FF16DEE75F1ABE9774EB0C1E94F34AD76B858E1663450383474E0817374B2302DA247C99E3C448FAC8AEB4B294D371F04F084DD2B0F554F7E7E295FC08504920414B9D6548A8E6C62C3AE584C3278F44469BD35A848A9EB7B29",
	mem_init2 => "DEBDD1526498C70EE725CC7051AB77BCC53010E783F9AE7C88475737114B922310F0ABA082B60FA867F29905D0E1CD5ED43FBA002E72FBE8BEC5E6835CF5E61D3F5D42459340ED5BC494B816F5F75215140258BA985687A7113D75A5F075CA50F7055DD7D45BD2881F851B4E4AF8F06E5FEEBF20F8DCD1AB9910F87695D0946F8071D99275E9FE626E7D2C92A75C51E157A50C44404206DDC1247C11A46D4BFD30F6C162E01F22D2AEB6AEE9FC46488821CF24FBC0BF8A3D731FC04C276A3C7330FA07F09B6C5C4B5B60D3BBCFC003798DEA3AAF5EEF9A856FE99E5B9B323772B96079C2F0D5D7B925A3F01ECD6C2EBBEAE3E9EFB9261B7443DDDE314A7D6E9E",
	mem_init1 => "D3672A463156AA6B1E623859E00F4B0BD623BC89D1E75735D312D3EBB68CAA1DD1D7113702FE71EA858E0BBA21215C46D395303FB31C86156ECD728B781D4E473E9A4E50C60E4DB6CBBBE9DC6BE900146E6B930843A86FD463C6F0C995E4B5BF6EDEF6A31ABEC2BE1F473AAF132BCD608847B6FAF7EAFAA352F8D3FF2CD317FE90D0FDDD453E2FC46A9D57C7870C111D86AFBB0EA7155127602213B0A890C8886FA6436BCFD6E55C1D38AB4EBFBA5131064F4F33F0AA153692D16A49A7BB70BA5E1D1781C789DD522DBAC8DF86EFB7FC54177EA7DED3585C99CDDFD6E4406763DE63E6F7A8FB0CC735A9F88DDA6EFE8753F90854E3D0DB8D4CAF9FBD0244BAC1",
	mem_init0 => "FE056AA2D178D3DFEC24F554D72356A3B40F897A380C263EDC52A44262608647A6AD5B6760EA500EB6318039CB98D5E1B1F18232BD3FE4509FE5BD067ECF3D6FCF0EE22822FD0BD72E4E6F8FC71A06C0C6E3DCDBB4B2E02795F138A87CD1554C23A98B4894092184945F163D77D2A0C3DC93927FC36D5DE32F1FF9E731EB26D7371DFBEC122D50EC90BB2754C4FFA927F5713FF4E2D3585B5FD2C5529D7F5A29FB52DF4AEFC6B2987FCC29D8C3638570FBF0EFE1F30C5A7BF299D17051CE7B5D8741607391F9A7FE9C3FF727384C2445097E371E293562EAB32987BE3B812F5BD6DE4385A7256F730640F10BB48F391F39E9FD4B59775AC9E68C96E89E7D62E7",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a148_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a148_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a148_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y2_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a164\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "F6A9F6F601F97348579AC6E6A38D3CF3CA0CDEFAA0ADD945C3447AE6ABADC695251361023F0A5510C25E0224EB68445A94EB92D3916649D8F6BF85BC80AFF1C077F27DE7BC34949A20CE9A880BC97B30018A124E5E7FA88F9E0C090B8FE326D79FFB4331C7AE6C40E72A8CE4E8388EBF189B20359D9AB0CFC35065D711BCBEEF6DA1D690FDC79F18176F881E7853E78E7445CBB9293AE5B98E8AB4E55D38B7E6FF3601C6D37821961282AB31CB9F60637B43481F995575DD94E8C8E2EA1028F8EF9D36B914526E3D560E4941659024C1697A14EDE19CEB1AE83D2596C1C976462AD18556E1C6AA38CA519A11C697B06E42500EE3B31720FC085C44BC0470114B",
	mem_init2 => "807DEC86E1A8DC1DDA754B9E2448B3D281D84E28D971171B52DF99C96B913CF7C21A42D2CB7444C67025637213D70F27073EFADC27D0FC74945B301A5F346D7AF6494B3497A3A2E81E23DB4F4EDD90F299272DCA294F4C170C8A32CC86D2F3E50D1C993DF4AECA94E341774A35D2A0E3449E01BC13FCECBFB9381A612C9E7CA97350010513D90BB0083CEF9CDDFF5897BF91DB431C31F7E684B3CA569073B0E6313D0DAD34520C0FD3968B26948641542C7F570498D089799DC960F14BB4B23B5F1E9C6ADCA02F0E893DEEEF56A4EE94456BA90E6905668B01386D52595717119DBBB3A58CC49BA2A182279751C1C1FB48668DFA25B226D50D8F4E93E83160BB",
	mem_init1 => "C3A54CAB8270FBFACDE95BDA481BF3CC5275B2FC3E6C2FA01188F62677F8B955B119C878550F551C156F80678F3832E34A7648BD1CAB137958B1985C659BD9C62E1C332023B852F195CF4DBE8ED7BCAE3D5B7A8020E0AB6701857DF9A1E9F851D075EE54F9AEA6546F432E9746AA850DEE61F25B58404D9C2BDB07502632622409C15F49746D6C3A8DC88425AAA3818726683E8CD2738937CBCACF1D17DB7D54F5DCA21C13AA85C184740BD1AE33E2B38F6BE4B42AF7F05887C67904B5CBAAD7DBCF91929AAF9DD3884E4680F1A4F685F43B58E2AD891572D576912BD03353515F6D3C8FFC2AAF50A615E96ED5F467DB4F5AACC5260AA266AF5A7D052AAB2665",
	mem_init0 => "591F35114AECE618243324A8391C1954DC4866C89FE9B41FBF4934E0FAB2DA6FD59355A0BB609F77D4C3478F0F072582F60D22EBF3E778D622D31D8C7881FE4F9DF8DDB0AF808C861F280CA66BABDE0E31D5DB4E96A9100D15ED17BCC81D76939D014EE375A86B23F9FF237BA1E5116776289D19ADBA3C675AAE6DB0C7BBA709D927F843FD9A74B48BAF5A5C3800C92E0793BAD4C4CF6C15D95DE76EE59BB13CC91DB2503E13DA95D5D86E0ED5A5BD538DD40EC67A219D15D2AD3D04D08725682164A87A97CDBF670DC5FD91D7649A9D9EFE13950536466E05688B7110903089BCD7EFA39D966704C2FA5683450BC9A6D6B85798012A240C7D93B7A700D6B985",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a164_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a164_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a164_PORTADATAOUT_bus\);

-- Location: LABCELL_X27_Y10_N30
\aud_mono~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~25_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a164~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a180~portadataout\) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a164~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a180~portadataout\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) ) ) ) # ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a164~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a132~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a148~portadataout\))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a164~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a132~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a148~portadataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111010101010000111100000000001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a132~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a180~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a148~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a164~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	combout => \aud_mono~25_combout\);

-- Location: M10K_X26_Y59_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "01AD603A7D4A888B71091AC53D93866F2E6594CBBF7160FE08AE6269B85B272524B55E15B6D1E890E9CF52D5897701C8D7FE98F53D538750626B54D5844DC6FFB7C86CAE23B4F4A23D2D29F4E1E7FF066B57BCD4154B165945FF576B23E412723B5A8662A43C539EFE613BA0631CBC11BB32B9B289DC972F5566F179F954E7D0344284FAAE3E46DFD62ACA4B5FF8E7E6FFD340032099CB64ACA93F2E4DA7D108722FAEC1B602943DD2B05595A2E47E500A3FE3CE97181D64E80DC38D82126991585ADA1B0F763F30141045284DD6150B345A65BEB945D951C3066F47A23B27289A5E1FA7614F34A0F98B2719F23AF84543FDCB02FE684400AAB318E368EC7B22",
	mem_init2 => "38541E2B07E4FD94A104F0C5412B86433F4FD92AFA99E4BC7BF228BFB2AB9E67FCD361EEDC9F5EFE59F30213F3C03FA05CAA17CD3B8F765D7064AE695BB0B945B276598FB8854ED41D30CD11F870110737FA367B503D4E5A64FB5B9B6B530DBDFA35105AEBCDEF65697ABE16C40F5C827D8E74F61F9DFFAD3F2698051FE1C7D39B5E65F76A0F85142FCB9B44D6DF37845A673AB961464C2E514BB76A85F06052E50B62A59075E05AF27F30521C015426B4D91306BC79E9ED024349067FB056DB002338B6AF06CCEA08660A1E77CCEFB4BD6105923ADECB086E90D453BF9ECFEA3E4BA680B7D06366592B0DDFF368F2FB0B823562D1520BEB3AE677BB189100E7",
	mem_init1 => "2A345366F0DC96693921686AC5EFA50248B202DBCFC3A227BC43D2C147B8EE2A2B8AAA80E36A3BED000C27D89D55D9DFB98FC6510EBB44C666AA4C65D935A81DCE00D909F5378381A3199D2D934BD9D6FB67B571DFCA69842A22494034F78EFD53BC93AF3F23577232D84C948757A595B478F25E41778AE45978B6428A6EFED6B0453A2DBF029BEFB5ACF0034821369FF314D93D8958AF436EF10D991E363CB0ED569EA8D53423A438E7AA04F0212374C8EC91E4A7FF0CC5E15EA988F49F996345D90FBA528678CFE4E02A53E777AD3B9FEEB03CEC2751BBDABF78377EE45B94A0DC7E3F7A77B4751E042C2F1F85D2AE9D0D9FF674202835CE5297C01BB5472B",
	mem_init0 => "3DAEB67250769B70AD6C5EDC944E3900998399D0EC53C2D4688B9F79A42FF6DF8215FE4F090B17DCECED511A8DC6B9F9BC9FA1EE24C1DC81202F3199E3FFF18AA6CF5785F2EAE2072019315907F858EC2E9080FC0CF871F6DF478A243E075898EE055CA52DF1D1A20F73F2F9DC84501D69ED435482DDA10886FDC92D9EFEE0278A7E942C57B2F9AEB2C96487B2F7F0D699C1CEC0489652B1EDD83F6243DF3AA3DD06EC84438A0E1627AEED18922E42EA3D944BAE7A16DF03075B0B7DCB790CA01F8F148DBD34D713FD13ABD99EF2A5D806C4472BAFC9BE6D729207D0008F41B50318F5108D0474AC6DFF6D71614D84FAC01ECAD484C2C251CCA52B6CEB756202",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y67_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "574557AB8903C0CFA8D5AAFCFEFF569FA58045CF2A65C44740403E1B415D5215931B38DBF5DE52C7DB0D93B5E12C934DA107EF903E31C5E7B7AD760135CA239E9EBB300990639492084577EC6FA69C5742B4D235164473AD077C2B5BEB4AB291BE4BFF26A1BE40382DAF2DF0C0B601A120E3A16F319D427526A083AB8157C76C9155CB553B3D144CDACC2A9DD58ED4AD868BF9A32E973B7B9D22D810CF370B4246AAEE71AF4139E19B26E6D089ED3F1F47262D3726A065D8EF2B3D38DDCEF8BB65210B2EF6928E187190EE6091F3E3B0ECCD8D2A4046ACB07317DD12E1E050172240D1D1922E873DFBE0D87722D79E57571024E1B53173DA0A512EB72D2515DF",
	mem_init2 => "94FC59AA4D16D414723069A82EBFEBA73F0162CFB5C4544E043699365D16294B42C4E8119EEBFDFBDB074F4DA17EDE4E386C2325111B6A1A4499A43534A2DAFDD891317BE171F7E3F532A5726CC7445D115F71DD86EB57824A179F485DFF2C4D5A7C882750066FD1ED2F0CBE120D80AC63FD53EAB6E4E03936B88BDB526809E09BDB849603B9E425CF842728F6211FB42FF9F0F6DBA28FFFD8A944BFD0416E2E1EC9E2D17858FDC1FBC4251EEA8D2F41033ADB3F24C0672123C56F3B5337312C2E9DB3411B1F27F258A59904FC719C46704AD4B2D445248F5865D0D4B30F0D03490D432091FAABAAADF6F8EA01A092ED70390FA7FC6B0BB7BE82AAE0A283D468",
	mem_init1 => "A134FD760BB4C2940A990D61929C3126709789DBE3C303DDCF85990DF7BE500CF66EE9F829E8A8FF76842C0A7BF2244D41F2DF4FAD4DC3D6C52DF90DAAE0F65EEC5B2EA7C6EA7A4226EFADE0A63EDBCFF46FB4A191F24B2380A0DF2AE18B6A43EA899D501F7A330BF84ABC198422F644D265B93B885404FBFCD9A9065E6E86FC7BB43FAD0BF30C1D68A73F459D58F17C507E744939799F34E77C4513AE13018B9EDB585048810B895918D0C22A4CABEA7FAE8FF407EB5D14628A2F90D0CE414228AEB95677CEC4508A7CE544288BC9F32E71E3D8ECFE97B30DC84CE112D5AF84C74A8EC5BDED2DF346112361221FB98CBB5EB3A90803815C77F19BE6B0B0AC39",
	mem_init0 => "2DD095AAA79794EAC1CB1D3E045B9154AC588E2B95FF53BAD7A3297F0BC2B3AD12E6D1926EAA30D10C253B725E93507EC1D45B031A1BD0BE33C1C556F79A18C456A3546CCBE85C20526D2E072CC401CBA9A7EFF74E8F4A35818344B433B76695A3E71EAA48F3647EDE0C7824D396D5FDE71BDF6512A0682FB9A7A01740226BFDF86B0FDA3D29CB25327F62F36C0E1E237FFE6F6D710421DBCAA486D559269848A244435023E0FE9114AF029C6C272B8605994E1FE26294826EE8EB82D3876DC3B617AC9349FCF528287105AFE717EFE09042CB6CD93864C386299E15946E42EB7A4336996FA60DC521F0DE6217EE6AE91C4A6841D445AEE3C58907C45BB27D04",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y62_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "932CCE39CF1634C58AF287607E0695F33B59EBB432F46DC54D761EF7F9B7EFD9A0784C145A3F0912298C489A6B6C923754AC4CF6DD1E57EFAD76821F716F0FB962F9A965FDC777A42724AC4F06CCE00FDDDB334CBD52EE935F16A7A889DC622144D7AEE02C7D636984B85AF573B9ED354CF1E1A130890E25CB741094ECE4E3E1776A2C348B25D952921825264FE4AF1A40092469493ACAE4ABE360B22C1891649A423CFB194BC8B449FBA4E3E2788AA8D62218F24018E5052B709C8B1F517B923F009BEF371CD12B44F4DCDD21333A86B9C48A46AE849EC068B71AACE3C509C3DC03AF7FAC1F086EBACF9BC79221D86B29EC15CCFFEBED6D9CE710A0A3CE03AB",
	mem_init2 => "FF76A7C4BC40A5B4138460607141F8ED7DD485512233B0C25A28FA01AB9290D14B914801061FC447425AC3791655A016284B662425E455B61FD61AAB3F8795836BEF0AD2F40750E71D92480DC71CE9E8E9D323F3BA388E534941CA483E3332F75D866DC91753AE4AF833A1407848B80367D7384D1A497A48A0CA2DDB8BC77E9563259131B569FA472B3C7199C5DDD01D0173444FFF8E4703609DDFDD46FD994FD94400A0BA905A0E1766D2C134D54953A9B18E885D43A94481DC6AB977A20FBCF5C9C190648412726492F3E41334238516D2779CD244226EC76ECB10D6CCE0A3F300DBA6B2D761B0ED7B0BC2D74BCF6EA4FA8B9E6BE59067CBC17F1BFE699EC5",
	mem_init1 => "E0D078A1E49C4C859A00E943D6E710D38B81E1433CDB0570B48F444A6E0BF4E3B68FDAF34E264FBEB801C681D5186DC0165639B3C129F987621E1AE4BF3CD9111CF0F5CCE22D066D03C8891988758EC4D874B3B972C263576836C6073204756B8F644A23B3CB55A28CA33D904F8C2BC80574B307B4399AF94C80573BE04CD6F96310CBC3CD5FE22182A05A8E746F2ACF5E4680CE441245130498D594A0B774C499A58166A04D18CC6CD2045C320E37CFA52E02C0B28061B381A69DBE31C7B5EAC7E1892396BF4CD85639998103145D56F89D1F9E151DD6C81265F8FB0F505C4596C8A59E4F6965603004D97F416A350024E0A93C8C0B35A96B6EB2029E6DCB7A",
	mem_init0 => "A2CFEF22129CB1509CA165333E1C75EB3A7B64D01BE6FAA934E8BF58996C21BE90F7C6AB74FC2C4404387E2DCB3076B5BC93377291444ACFCE7A189BC2F2BFED5ED7631098E61A3421D24293427BB4BFB7243CD88AB8707AEB005C57B177411B7602755E1867D8CC7BF43754EE46784294A2657E92A8BE53FDA3773F6A4F721F9EA993E9D635D2792BBA540293AF5E2CE6FEA26D9739EF64EFF8FEFF4E6337E9984AC93EEEA4366E47524EB373685B3E529B8B06456A558066A78C945DA15BB1B20F10CA78611CC02E4081C23ABDCDAE18190F6741A066743794390D0662E5CC9C7D64FF68A558DB80A55C1D82868212FB36A16BF1DD98C1902C85D90DCCDED0",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y69_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "F9E6A334108849807F4610AEBC6A1737D4FE53BD80324EE75589A18B95801343B9B4D56EF4A8AB28036DDF1607E5916C49F68B5A51C964EBC4B19E79C305B67E228D642428BFC5470FCFC4D3C6807E527FAA1B8D2D88A8EBF4DAB9ECA399DD2C67294F244EF03DBF481E35BD2B3D9DA8037F321F7BDF8ADA2B14FDB6845FF0E8D3CB002FF8796DD46C64F1CF8AE36F87B44E16CF8EDA4AB6224D70F6B2ED6CC9342F76E394076877E12B1EAB5F807FA07EDCA3E84EEEAD462CACE55538BE6A6411500C760EA2980C68B9C1F3E30552F34D1ED2AA08D00D38826ACA8CF3F75BEB8B6D697F8E830050A6AC523391F61A3EC837842607EADEA7D7214C44D64F84EB",
	mem_init2 => "0209057E77915AAD21DD215528055862CDC49B2D22974FA642F9FBEDBB1CC85FE3A64A8220B647414D885481FBE68EC1BADCBEB94685C5337A9737890E502AF5F385C6AFDB756E22868A68580BA7EBCBE2A3688544282223ED44869C9FFAFF2B185EDC71658F4D7B2192C68A3E97AC01E7AD83741ED975CB5230910FFC87452EF0E95666BBCC13FF43EE21534F08538C7C3242B8ABE159148D01ED56446183DAA3E2CD64178B9B5789D5EDD99814E03F710A718763B4AA7FAB67050061D5130A9A07DBE6597E2FF6C7F70478058BA583D3498D67D4E2DC6F2B4B70671A59D16BABEA7BFEA873F7F3F4262E5BA9CDB671A8D1A749E42F7459E624C7CD6803614F",
	mem_init1 => "52C8F25612DE99D6E12A3C992CCAD44BE366BF18ADCBDBD53B81F8B8D52327A4DB67BF63AA830EC1939041DE6E89FCCBBE6522414A56C64B0A0C026F9F0D6BB20D12E2D76DD6E5D6127ADDA7EEC0F5732D3F17F5926911D0ED914398A9F3F3482A5877AB6884F5DFD72947F3CE5AECCF95AA6318269F0176110DD2DF165B3C4CAB3B9191A4D799DF811CB5C27C56496179CEF763A6B86084B28F8486582F48EEA0CB3E4803187032B91D1715A68BA7348D9D3E5A24B28C56245D28E0DB58C0CCF58279195F6848CC622E4BB5886CB6CEAFE41906056F21C3E90727308D040115A9DB0D940D73134622C709CF803F8A98717E3EACAF5BBA26382819E64E6E0D58",
	mem_init0 => "1361F3AE7402FBC6B1A317BB02EBE5388AAB3609A593348A1E59FF3C3F1CFB1F690C10B4FC72442CAB1ABFC8AC04675AFFBB5D975884B9D32D59878E06308D4C6175F6373BC390DAD912E71E6C649C6DFE459E55458872241EA33E6EAE112EEFD635EE89199CD45EE265618FC49F173F0A86BB2D59D16A77E25F6DF44C3DD8B3C0D54F179CC2A7506C15B31922054C80F906C607E8D906ABF00684AEEE2DEFA85460EECC43C8B671D2AB1F8DE27D36EF916B5BAB085E4B65A4AB5F14D3E652ED0FB52862B894A403294F3F244DB56CCBC1865963F967E2F63A6F3E6E3633EC44F3375FB444F71F6FAE636F05D4709DB4C12E2EA1FB9761656A72A216867C02D5",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus\);

-- Location: LABCELL_X33_Y55_N3
\aud_mono~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~28_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20~portadataout\ & ( 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36~portadataout\))))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36~portadataout\))))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36~portadataout\))))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000110010011101101001100011011100101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a4~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a36~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a52~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a20~portadataout\,
	combout => \aud_mono~28_combout\);

-- Location: M10K_X49_Y17_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a228\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "D60F9BCD3E4945767E84C99FB4BF08CBE74525404E9050E28DECE1DA937121FD2724C086C90EF796BD48CC66356CB650FFA735FE3F443C409407D2C8133AB6FB9CBA7743A91C589AD6CFE9CEF10333A0229EC562EF412546B802962B8132C088D4C741A9F988FB6280E4F388A450DD4A6C4BC9DA6E929459D923690E0B98865058211C127AD805460C131602B3A0E154631995ADA3223788907AEEEEB62C019030FE145E970D6B78F9CE957D57324973F7C3B7B1F3A71B226F5B11EDC7AB5FE27206E32A62DC4AB86890512EAC8B9EE70B479C5D448DF76D42E16418D8105E4A0324B20D2FEA2F16ED80A3D79B48E038E7D4DE7C0C65EF1AE7D22D689476B05B",
	mem_init2 => "DA621357B3EC889F26A546CA028A6A7275986597B1CED7000EA35FCB68AD6EBE509B240B76222ED419B4FC570F9ACEAC22BF0B6A91CED0567BFD0CE0B0245A943A5D2E59B93D32532FA23645C8C0E4F0C93AC075983F9E0D6BDFEE42FAE9BC4C273D838FBE83E8250694B78F8028A7EEC84DBBFE18E38A43BEFBC78035EB8E3BF310E8FCB489044C6BF59155138E2B7461F3229F9A35804AF14815A5F7BF65F2A5DA1F683C2848BC23DBE20FFA1AFE44445A0A76589011A3BCC460E24552636D700FF5085D7FD020141481084609971A1632A495EF8F05E83F135344702E017F40FCBC5D2EA16F8D314971DBAE81DC0BBCF05F560DD8AABC6F756FB2D236B148",
	mem_init1 => "A9A129957F339B716380EA989CDBB3429DAF35F497F4DC6BFA67A0325E67D6EAF1FAF66F960D0DABC79E9FD09443BE5AB7C8CD12D80C5F5837B75A65DADAF337C46823805E3788B102E6020F504BAA34A9CAB637DB65987DF7B4FA5462B7821ABCDBDFDF95DEE474F96BBA36A9537E7B88F20BCE820995B89F6CD50CD7960DEFECA61AA877AABCD3C8E12C76EC290C34DC4117F3E7850419607E212B4D0A2522F850D95AE17CCE382B8C034B277A1992BB5A6278D8FF9A2DBFC1957B231F9A49AE8D860B85189B55F58F3FE10C0B630655A22807A99B93F664BA6D25EAED31D91F59181A78DACFDEB4BAC7F32A1C6E5505DA54EC46994E0D34F4E34BE3DFFA55",
	mem_init0 => "6CF25220567D6352B9B8AF839E28C86ED0F3145D5CDD80642618A45870FC038107DF4330BD9EAB19EB779E214689F4D4A8839FFBB0FF232C2781121A8F9F5AD602799EBFED58ECAC4CE40420F3AE9E91B8F08621B7D216F133DE5A4DE18041291888E410E1FD7474A6B63D61E6BB28ECCA6DE8AC4D62A1BE3F518E5C424E70FBB1842F887A01D5A966E6F207ED7C30CD8A5708D3CD6F9D4984F74B5D90197F9839FFFDEEA57949576998D400A030EF8C5677F0E5E8ED421A582223E213C248CA03E6F533352C221B8441DD5729415CCB8FBDF3F19D72305F87E2E5276E128C3ABA84C54F0A7ABCC7FBE689D494906010C4C91AA4010702609D6A2CE2A29DF512",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a228_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a228_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a228_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y3_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a244\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "DDCA5770F06443994D2B871D45592AC6FA678A7F56300100E6A79C1BFD553E8E71F1E4DF6B2DDBFA90C69E1D401576235D58FEB38AF2E3A4476AFDAC1FC34208D6DFDDBAA7B37F9CA6A5598ED9BCB8B9A79E03D8AC611885E732E4EF5A6FA26E3F7A96044113E7A34FD19FFF4DDDCCA88378801240D397C45DAA56C25721C558EDE16A6BF525430E06286FAA81FB795A05F68FEE04495560287EBA70ACD00D2F965880A7EF4B355D94582F0D1AE1BB96867D8451B8902275D193BE273C45C7C627F12F88803F270364893F14224765416438641B38D1FC15594D81731A13071B70C39637B755FC453210AC6160E54E132DCF6CA0BB973A87F3610210EF8B92B9",
	mem_init2 => "16E3D99055A10928D1600D17A8EF9D5B572F743FE659B664F851D60EE1D5A1FF2FA8F875F52093AB9E98527F859C1A06077973BA2F087437FB1536A437316637CCC8F370B1001C9724FDE1EBF7A34E4C647807D896C5A4AFD425CD7EA4C6C5CB4B417EBE3923AD9C45354B897C8BDE4B2BCD0C3EF3868838F284C6209F2E7266ACD0E4ABAC6F09813230046B32B9DBCF8BFB10469E312E8C9B9C335C2E4F1AE2B4CF5ABDFEFFB6A33C1774F7121FA2F85C4E6067D21089DDC83080C327BA5D431EE3F0E6B83E25D0E9E131D86CA78A56DFAAA25BE2A74BCD99F4FF33B8E3428E172298F42A223A7C8A30595C0E78A3D851A59CB0A99AFB91A25647FC3E36BB7D",
	mem_init1 => "707B2198F2292E25E80CA173670982EDCB335160F843C3D8C2BE609B02813AE774F9B68A60081F5BB4C017E3DBB6CCE1EBC3BA57A0922C11B2373881F456A1B3456327F1465FECE07F4AAAEC9EC7A0F60B5F5D61806537E9334CE3541FA458D81B7843CB5AC6C2D07AA018A783E441ABDF31A784152F15D89C6506FBF5B53E7EBF07DEA5D1DE1FD17A5FD769BFE8813AB3CB4FB63DB089CC6E484E8D4C419C41EF52334F6BD2B88433D846A85C94DC5D6F5CD81E2501FCA570CBED154A07C9471E5E2625A939389CCC915D05D1770104345C683075BBB9650BC74F60F3548C2251DB3E4006F50042EAC44EF8B4EC6D37D37BDDF6B117E4A6EAC6E220DC10577C",
	mem_init0 => "F212DC1010A141DE4941B0C56F891FA1B6444D5B9DCB1BEBE49FF9758D5F4822A1C9EEFECF11234AF68E33381E62BC00BB0D963728C43146C7291C806D0D8C664263A936F85A2D2B4F7F87BC2BD9D70447A631EF5650D991761B7356D9242B989C213110ED40F66DDA8E3DF8CC42E2AC4DC1CB7F5990CDAACD33BB8000DC103E6D54DD8FD96283DC6C369CFA7FAD4C10E5C4DC6E3E95E17A18A2B3ECC3ED62B3B22DF27EDAD1567CD39A660E0723A6C1DF2F7FBB645C2559F7187EC130AE42C5E36F75E28F3F03BD162C509883B7712C872AE66C8608DFECD456E8E47E5ECE1E445DE7AEF090079F1FA621D03AF1F887413AC6C9DE4015C260E27F55DA423E17",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a244_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a244_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a244_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y15_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a212\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "9CB6E87B8AD19E2F1678749A0348B12388BB8231951B62C20AF9AB00D0BC0C0E2C46F99A719D31E63F9B1B0C5FBC31B71DB8190569D69D5B584C56E842252BA5A7ABBC9214D6FBC91119A054F6E02383F02D01060F0DF669CC05D76EE3964E9AF22665599DD06DFE91B36CCE48E66014AB8D6513007F5361A8104174D31EF72B3E4483E04701DA4033E648D5AA0C17D21FED8B5F0236F7CACBAB7D3E97489041019E7B51EF86F977723911DF45B9111861E2E2D9D8FA72642B8BE28DCB67A39DA24AA5B0AA419C77F19B987E239B43FE6A1F49BBE2CA68A2015B1D2849E08A39F24E06A86E344CBB02F6BB22DBB1F40B18A3B8B1FB5343FCCA2653D4B05DA51F",
	mem_init2 => "155FDB663E5B4403F1BC87DA27F62B39A49354443F84FDA2353E2A1362F9B96ABBDE4A1E350548D5B5B2CF6C85AB586C7EB52870A14900792D5D11B4F5AEF37D52A142CD5AEF2CD6AA46D0C6E3BAC07574448E21B7F28E53F0AEBF92E367505D0531363F625BAA1B814FF5B1EBF41B48C946D52A74559C3DD5F2EF606F48514292295CA0516A461D1B1316E968BE7D6FEA9E57E0779B3655328C29A9E843808A6E7E5A5AFA4F8610C00043AFDC09A4AD6042D60F8F9BBCC42E098591FA3EBBB6D7AC54B7F9772ADF1A6F14664AF73C96A617D62C8D5BD1EA9047DAB2D7A92D8D58FBA3E1D01CB0BEC18A0D97DC7B97A7A07A7A7599E52264DA7529484EE9B367",
	mem_init1 => "A62FD422497124F8CC359353D233D844151CB423F68233873ECEE3943E8CA532DFBCB116FDC4F7C8808D2EC0C35061FD54228CC91AC4FD7F69DBE40D91491365A1BB271FF11AFE33C86A750A524F54CCC53F0B15317ECD1DEA42551E37AF340B0AE736482B905E9E88C90CF5F87FBBDE0794531B531F87561EA2F96549218247610BC991E0923D90EB0C51E3790BFE9F7EE28D618F17AF868DEA9ADDDB96DF67C3995D221232D80DCE8EAC42EFD0ACC48328C7DD78EF37DC39CFA529BD4E1E799E97D20AC589A05D09ABF9583D59217D814515A0D0EF14137E92F5CBD513F71B9C779D64F8A82F12B5A7CE299504AB8EDEF3F4DD1C15950E7B8974752463DEDF",
	mem_init0 => "AEFE39050852865605CABC068E2BB65125101990C6C96BFCFA14F06387B9D67DE66E5FA606B37BC257C705680F5A63759DE1C54456C1D166CB25EF9B8645016F03FC9EB7F77AA55DFA102906499D747AA96ABAA46A0C33DD01AD0F5BE633A7D29720C44671122BF9BF5BD2C2E3435896E6D548D3241AE28E7FDAC65625194D7043ECF9AAE366425B85F8D1DC66DDB8F4FD682D6A281C2E72FD04E5596EA84824F5A23042730CF9191C79AFEC8B84CF6F067E0D69F236D8264B4F7749B20EF94B66680C59FB831F7B1026409784134B86D5CA6E08A0DDDA05D7489CE60653018E6B31DFB30C723F5B9A5044D19F968E702888683C7D8C12973EB9771126FC0775",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a212_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a212_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a212_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y1_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a196\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "C804B6EC85A09C1B299F7612327522DF203ACBD7C23FA5CC42BA9D468E622B257470FD4327D6BB0327387927B0FABA9FC677F529E655D5EAC4E2CB38B487861DF399176FDC6F9E4D7AF6968F8F1C6D8EF56DCD5929D70DBF60E6E21742485BB66DFF0D166FEA8D1374B915317A468FFA1DF559DF310C49D3BBF04EF6BDE41FC13845056581A687F250FAC55536D30DB529EF40207F3094B63D148BB91FDC7E9BAFAC0FCFDBF97CE22B0D0D7DDBF0DA6BDE59A5F5063476AECA3B2C415E64FAD125F9EC1656D08F0A35276CEACB4A2DDB9260C71CC9A7B2842209B27639D13A95813770F039734CFA7AFFB2ED27D2007863C348AA11C2BDA9223A0754A6A8DCF8",
	mem_init2 => "B28A76735C36ACF5ECCE4A75FC319E8C172F26ED61D2997C17F2479AA0192E4657F43907D691741F845CE8FF9BFDFEEE63B3C61B09097EC5B36EC94271B6D8810406B221AC33296F9F2096BE69FC7EE5511EDC6B80084B9AB207FF7B37A70738BE1B0F4EEE388E1CEEE8BBFDF1C1FA1C4337128D5C986EDB85907616AC0F2E878AD18B54C803D23D4578816E03FCFF9407DDF79BC791E4772D2D55CCCCC5E63862F49080A914124A53A9464105F55531094768FDAED67B910DA7E33034B3FF94C9170F226C38656824A2BD7FF8BA8A9D9AC7960B009E1A5CFF0759E849CCFAACFFD5EFD672CD3D135947C2A62F3D02FF229E7D4FBD1119B56FF274F3A1480E12",
	mem_init1 => "A8BD542D2D4D788A7B1972051FE8F2BFBA344771759E72A98E5985AEE13067CB3E52E2211C82A37559FC21C93B3F28E1098431FECCF3E3DAB5B2783439D8CD8E27666EDCE2D1E00EDF55676A07902D48878EA3B21A63420942BFC05A219C24167C27CF41490B54944650EB3495F931EE9843942240D0D2139D8B1F11B6864B2341314C57A7C95151E1F627E003A9933E764347D35B925CB4336CED7F8A8D070D26F21CB0B83BB37E00A29A631567C362F901EEC24F8B1B85BC974F92215EC9EEAA18496AE4633705B382580450E01DFC5F17EB11F3355CA523F839C022D2048D8FF94F2B2E32AC56B2508A32723E850E2BF55A85E774508A9846FADC2644CAB6",
	mem_init0 => "E54D096DC5AD461984D2E85E95EFB270D61EA91DC82C6C55272356DBEE7AB50B6FD1BACD19B53CD366F02E26C3B10F285185CE1FAB25B66EDD4527A4EC4AF75B298F8A6E0190BD020E26F01CBB15F2B73943E011524AFD32E7731EF6047907DCD223F41124EA4F98B56D33C57AEC7E6985B76AC03A50FE62DFF0D29093E8C41A5147D92D3E1BA1A8D22A92060FE4D697F620AD6305FB8991EB2F4BC66DB1945A6B4882A6E9E4E071118F79D6398DA53130DD3C9FEC153459E7CD48BBF7ABF3DC64A8A406C6A8A00D736CFF0199FE8CA262C0E0B13DC84869CF1B4139F63060DA2081E56552CF227F53C7208D44FEDD38A1D3D7B4979621E18C54D0369834E437",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a196_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a196_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a196_PORTADATAOUT_bus\);

-- Location: LABCELL_X43_Y15_N30
\aud_mono~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~26_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a244~portadataout\ ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a212~portadataout\ ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a228~portadataout\ ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a196~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a228~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a244~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a212~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a196~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	combout => \aud_mono~26_combout\);

-- Location: M10K_X5_Y51_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "75AEB2FE7D6362F094A9DF8AAA6F8C7582266AEE6B9232EF985AE38003B8CAADDC1A690C82410967BD38FA6F0ADC47E7A947D8AB61695BBF8C6F56A8DE46C880A9BE74C7C971EA21EDFF167DBB8DE19F5B7BD4E3267BC0C7F8FB62D3FA8B6AED8AD6842F92F3B695B7A520CF78317AFD8DC8B3C619287EA7F17E67FF21AC18D504B0F25676948EF73344E93374644F5A1759A15259C071ED4A40F5425D05036D9B5033F2752C44B65ED9E9E7985611125256CF49FDF11E7EA090FD0BE1A91FB395F3813A8AED4E82D8BA8AAF61CC388111817E171BE8702F679EA9A8AB83C220BBF53D966A63FA631AA8A6B9D4E61DE4D8F696568D13E8AE85B90E76171F423B",
	mem_init2 => "13C3745530520D773365A588087EA836792A36207E5A9766B724794E037A63D6B76097E8D63EA9C9576FB7077C901313DA75BAA13C434BAE6922312EFF6A67D3957C1765EBD5F1FA1835715C6865975FA0F9EA52ACEDA9E99F2CF22F8EE4366ABE2BBD4ACA862BE7CFBAC05790CE81958560D855166293ADDA487A1B908BB9EB7B1A0C2C58630AC06768ABE278A5E4F9871E7BB8D8A182917FBF859CA9958910B83CA9D138F19522E4FCCD7E2EFC7F7C9A89D4161253EE2578DDA01BB582B9CDA0DA8C4B55690BD92E00D8B025293F573461923FC81F70440C4EE2E33F5A6B5D48C8805B429DDD0C0FE4C42DEEFAB36DFBE40EB4B07072CB63C6670B52119799",
	mem_init1 => "4FCE5052E176CCC0CE3C1BFDD12CCF4654CA0C30EB5338746D1CDB422277AA7201F36327AABA667E5E125770FA41AA8F4701700A2562344CD9CCE3BD6B90770615885817C1525AE4B15824B50E42BC11A31963AFA1439FDB38F331218B23B2BF1DFB4ED56108C98D5EC1F4DB20E44A95D802375C85838998A5D1C3EB23D9A8917A61F4EEA8D0DABA90FFC6EE12A4FDE0AD6A8163725D2CFF861704E7DDF27A4AD0055A790DC1E1CEEAE3A87C15B585EE3A604E859E5272D3F1059CC311419EF055916AA1B28A670F8997F3758ACCDB47AA38BFAE8A17FE36672AA74B129DF50FEC945E9BAA09ABB06FDE8B96038A8F0308B7754DD96F63A234C81BBC4C4D4A22",
	mem_init0 => "87C00CFF77204FDA30E4F6C8ECF771794E8E73464CD376E5385DB4A7B4061FECF19245446319E166333DE217EEC3D1480387214C186CFFEC60196DA9E2354E1C0875ECF3D0CBDAA3A4E405519ABFE16BE673D37E4749FD92246FE7694B40E4BAE170F8FA9F890DAF442526204450FB586269B966B4C9B9E6AD118F9845584695301573EC1AEB02794861713EC8E27F903CFF60C897B3898F2207ABB1C1F6559330157AE341A09B11139F61DB1576ADF5118D7002DDCA1C1CD1EFBC937272EF916702E0E2498DF6A9338041E7DB2FA4F64B70B087E1E4AF6672F75E3D648712EA487528A8251B78E209EB7C259192ED3DAF100A9DD5D47CA80100F7716DB6C3E9",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y50_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "E721C35C7401DC2D42BF1BEDC7A9FCEF4C61AFC813883C8DFDEDC78DF66FFC44396352469CF788D816855F5C4F76E676615A4BF398A88475A5FC3CFA41E58439F8E761DA4127BFD9CF3295DF320808109E60DAFA60BFD3E6D915D30D6B556C76AED816740DC4DD0CFA1DFC051234A6550BF93B77EE1ACCF43CE14E7ACC9C927866C7C1DD415324FB10461B22E63F67880F3A370D11B2083DC960D97F50497065D94626FF7D5121C563A5AA4090416C16BB2E4654208A9E0D2E91E78DD83E53E584A61F2787399FBF76E76D80F747FB78B713FC919D485F5E4C9078E14021D19C73122DA9DC9FA0A557BFE61BBFD7BFDA0EFD612F6BDF86351A5FD3A497760419",
	mem_init2 => "0EA38EC703ABC8B3E77E17E20CA0219C7BEE5251B15CD94FA9E517E8174C0D3B2E802586CDBF4296B7F27447398B7B9295B15E5C3BFE87DDDDB6DD41314C0549B32A4E72B70B24FF391B326DBA6B92DD739F79AF54283E8B385DFF3CBFF1E1EBAE53A43AE573B0447D0EC3EA4FB5688A0BAE3C816358DB8EF1C83C6004B9FA0F273907CBE885D6DD4EECD182BD57928CC85BE75B4EE6B6C8EDCB56BC6BE55DA904FD16093D00AA09BAD1FDC08C62DBEE4290F3E9ABE1D1DD79491BAB6B8DA3F41D2E2EA653F11CE3CF3EFD8BB1A89C929FE7CF76195952C3ACC051DB737909758BDF4E9C6E38722EA25969C8038D5C60606482CF3F8F0C957C3626A9120671E8",
	mem_init1 => "580F12DD57748C5FFB4576CF81DDA23CFB7CD0A6774EF4BCF8183A15379F6BCECA1BC820E635D79A82FF1B43B995512DF9DE4FAB1D78FA84F4B883F8E36D49BFC577AB809F4F7E6C1248F5C1D44EE65007351C70A33F1784F3F93603DFA8301E5CEFB071AE852395493CF181327383C0199BD5CBE1BBC6C61BF7780E7B4BCA036D3C841108D2116C79E887B7F4210CDCCE74A44BF75D9CE65A0226B67CC7915411F9768F3BD16E1FB34A0BE487A808298E36991B39ED1BBE78811D5900706EB83B39DD6B274B52672571AA91348ECFCB734846BD10257A4D735144D30BE771772E16F45DBE265A33E8F48360B11A4B15950D666E4B6E428D4F55C09F02585DD1",
	mem_init0 => "692A345C8C9D1CBDEB2DF4652AE8D063AB79470603D22B12BF218FC29ED39C625FA1960C47C3A6E5C3A28AA002504DFBEF82E821D951E53133158444E852D93817E9044E92460CDD1AE345395C1978C13BDF2D7B2F3F4E0258B77F5DF876D7045BCB02B3C90F9910BEB0E5AA2879ECA229F5050F3451F2CB423FE3271E6055E8EA5B28F667A64D97091D9E222F8FE5D9DA0BC090C3699208B55D72E8C1761E76B5A7FB5E4ECB294FD504A5DCA3335839621072A5EF06DD5D230E7D4FF52D297B4FF21C3D0E938D16677A9E2D621C74D6F418437D853BC388E8EBA02AE6006ACE8C202E3430FE45FC3BEAEA11DF9D5C5D81CC43F6165A555D9EADBBC692031F92",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y55_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "3BEB2BDF0B5EBB7063D72D58D5DB1D02243FF8C231ACADE66617C22FE6C7782A6B8369B614659E1ABBC351C7DB31E5B9A5892E414351E82055CB054FC8034CE0A68DBF749CEDF6B233044537EFB1BA6FFF6E444E8AB1D36E8CA782A4C1BCDC4F35FD33B5EBC832219F22DA7DE24C863C73A11CFEB89D64415A0F78CB4CE9B5A6CA82DDC2607631884F8A01598B7FF6368254F9206C9CE5BB071490A08C2EFB4D171F20F290BB1641E321D432E366A31CB1B821C54573A4D065F3315925A6B9F692B819715E3B0FEB71C7449395C39B7ECEC50AE42A7526BC07901B39B0417972D2712A85037520E075089816D117B8BDEC38B9C122357896BEE90A87F6F5C773",
	mem_init2 => "7E01A0D6ABD70ECFFB0466A565BCD6C942590DEFB0C48C83E13CD047705D5888E63CB18E4877E05DE280A23FD6CA9D607B488AA9DD52838D66563019D1F691B0036E02B67149986D6B5DAF5EC534FFF3FF3F26E2BAD0578265F4700909DBF330E0ACBA524757495AAE0030F586A02BEC20B96D0C373DFFFE7A941161456EE7129F4594C30F698D599C766CFBC9A58260B54DE0F1561E6132B041230C9678B95E878B747A616035587989C7D4425AB3D98232B010843C0943155F4031AA11F8CE5F807C8F1CF41BAE7475B447B83F934253FBF22B53435D11993D1AFA94C5A3E8A410972790390C4F9A769DCF6360FAACBACDC46E0E233A0FD339DCB9F7D6FAFB",
	mem_init1 => "3A46F6D903157DCB951208BBE0666F2A171C98C9E925731897F3A37101B80B5811BE546AA25D43AC6EE4542BFF5CE7AB7AC01E0F980FD6DBDCE37D2CF31ADC2FE735E19C33685202C04A906AD217794774DE0E50122E0D6EC8EB74D38B017FF3B77307D168CB58829FE85D632047CFF0D6B7B477A715360F723F631210AC399918E66F3C00E5BFFC2FD5A3C8C9942051D70FB1621A15FA6CC59171BF2017222C75B13139F3C681617FA44F66F9AA6B765BBF67AE37960331D274F8D52070B695BECA475FC4990D4D76636CBC4C25DE7794BBD063AD9E442E4FC8EC1F6EE485ED757F392F116C0D2E2CF25B973BD19BF0811A2C72A4309868B6B2F073ECF4F775",
	mem_init0 => "C7F7C89897C5A071CFA390797D1A4BFDFA55450BB15590B8977D9F98D0F915322751D1955B2F1913E7FF0003DBB325CD0453B486336B6E8123792F1BC84FBAD6B140F756C4C8E97B23432C5619C4B1AAE8D43C5163561F8E70869736F9D8B05ECC352EC320C0228680BDD89C06B6348D86002CE64B0003968D96EC5CB1E299C4D4A1FE06C4A9045C4B4D174955A0E5BE25D67A82144C7C7A92D363E8472BAA91EBB7BE8686CE358B064C8450EEFD08EBC5FECFD1926AFD3610DF485DCE2017C2CB6A4AC424C665E6668ACD913F1C018E68CF08E04CC0721304E5C3EE32CA09EAD8145DDAE8E1B7FD3365C3B90DF06E71CCE0112F0F32B03E6F3E00A07914C0F7",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y51_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "956CF9437AE5311B0AF0813E000E1A6846FF26323DF34BAA33D6E6540027D127563C218B0DFF8FBD9B4760F5BBCA3BD58499BB18B284A23D0D610F9764DF7F91FA62BF16753851A195915A15AE075BCA38965111951DA82616F763667A381ACDA4C6BA422BAEEB50732C223553585B6F205FAD9E75F1429C126D7F53EFA5D23C4188BD2CB6AE35B996D2024B0067614DE299666ADDA55D3468F501B608E446E2AB14B373A7345EF764FBF41C5A364B18ADACC5B741CD5F16B8C9977A7F0EFBD0DEFE1A70AE3CEF1C055456D8BBA9778DC3F5BB6A64F15CC82405E7B54FC74FC5699E95BB9576BA8E617BBBAA6407BDA5927C250D6322A3BBF70D4526B63C94A2",
	mem_init2 => "4ECD0118D068A4E760CA9B84C90B2CC5874CCE0A51D9ACEF587F6AF5D9F988E8F35DC8C1CA0082B7BD0304C84FDA02D2AC001DCF897DE48F242D0D110B08F2A4EFE64A0F1D32487C6EFF694AF91FDEFDAE7D716905995ADF120652DF67786C8B777ED309F8BB8E3288E3426C466A277B455303692484E4A7D9E80A3F2D80B85A75626A53F65D849FB80B55515BA2BFAA5560C69A7D500C70AB21E9EBC679DAA5AD90D7BD282441D1F2F6A2E0DAA795F4CFCF84847B0DE32F97929901991A6F810C6F4C44C250D10E860A9388FAB2DE743B7054E5A70B401719AD93DF43802E62CC0430851CC0D67FB1655FFD8F9F0AAAA41B6FCB889677648E9DD67F52E5793A",
	mem_init1 => "8CE01E4FC750C98CFC104F14B4454CD70937782D77DB402F1A64CC36F4F0125D8159F417E8DA4AE15FEF6BC4ABD94F11E3DF3D78C32018FBAA729916DE1696CB2832DEE85BEBB99270C7A865B458F1891823D0B75F299C307C8ABF3ACB90E65C70B62A441281083DDAD64A0C4D4A5440683BF4DB4E5B0ECB66F0D4811E004BE8AA5C87B8A747F02249F940C9D966D2FD4472E1E1A427AD04349A4B842B7F173A364292B5BDD4A2105C7596D045D85205547759C7DD586A7F88E77B01BC32B5CFFB36197D79C5F128D0D28BB4B8D808DA019555A320281919883D5EE1F2D2DD6259846B17E0C426E334265169C03AC505F1760C0B54A5A105D57955D53C9BB671",
	mem_init0 => "EBC523D36752F3DD43133AD2BD207402C4D2407D2D7600A4718A0670E8796CD9186AB1E5F4486C20F47E3CC737E0AF8A0D6F8C7E001AC47C8AC39D80884B89CA50A95D8CE90948E57957F4804963A34BA546B235A142BB6C6E9542C4F458A06FE83C11396A36ED86CE0DD0506A858BE0B7ED6C88239A96A8805B5ACD3CA8A87C0034D02D06E0EF40F95879460EB68EFE127652E8E6469058BCA02927D616A0C9619FC01E40D2EC688A5A561ABBB79F00BF9A2A4C89168C10C63CEFE5F047F067638D1EE84561F73BFA311B847C3AE0326C36E0DB4E7682A887F1569603E00E1C0260943E0041CE399C92BBAC0577D266EBFC909DA209CD3430EA60381CBFEFE9",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100_PORTADATAOUT_bus\);

-- Location: LABCELL_X31_Y51_N42
\aud_mono~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~27_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116~portadataout\ ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100~portadataout\ ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84~portadataout\ ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a68~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a116~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a84~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a100~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	combout => \aud_mono~27_combout\);

-- Location: MLABCELL_X34_Y31_N18
\aud_mono~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~29_combout\ = ( \aud_mono~27_combout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & (((\aud_mono~28_combout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2)))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & (((\aud_mono~26_combout\)))) ) ) # ( !\aud_mono~27_combout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & (\aud_mono~28_combout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & (((\aud_mono~26_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000111011010011000111111100001000001110110100110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(3),
	datac => \ALT_INV_aud_mono~28_combout\,
	datad => \ALT_INV_aud_mono~26_combout\,
	datae => \ALT_INV_aud_mono~27_combout\,
	combout => \aud_mono~29_combout\);

-- Location: M10K_X58_Y31_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a292\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "2BB7CBCE36CAA506DC1D35C4BF6B60D352A0E2386B7074CDEB249B070960EE6F92EF3EAA0130D7A54B94983BE1D6D000C9611FD524124172C385C9ADD825F4F049E174BB9E9FA81E1BE1E8CA4931FA217640B853F6D97BCA47C972A47932DFFB831326A962DE9810025EF5BB08867C90057CF6F657CC843E294592A35CC0A721417B50438322D3E183637EF2DD81C4734CBF4389DCA5F2911340B06E0E7944E37EE7DA2F2614B0E13364B7275CF630BAD2B6637B246859EAB7DBE1A16220AAA11A714018779F46CA75EECE6CDFB0D776A086FE79D3B3DF2AC58F451E44C7447BCE416B8AC31D99DC29DC0EE90F81ADA5792906F7306D66AB9A0A22DE83EA421C",
	mem_init2 => "6C836A120151D747950E4CB233ABF7F373D1DA21F8C016643FDAAFFED50096376FCC3AE098F5E3436AB7682A7253D16ECE777A38AE0E0BCA0BC22C09ABFC8702936F747C75A005DB187615169AE489DD600584171CA285FE3BB96BFB0FCA9C4B8953446B860B846F7142FA4284C1BA9FDF55EC2F82EBC64A3CA4935952974BE9B31CC644D60EA6EAC91C86B7A222683E9C298380691AA5027721A07401E92B62043102BCE1A0B3DE36059BE99260765622D19656F8A40A975D7F4A220F494B48B3DAAFAC33337B0AC905DE81D872CE8980BDBC92C7561EA39710E6AFB8679782A97827CD6588F2D07A6F3CF7231D0D67D2966C6FBD05A4434E6C8E032F200037",
	mem_init1 => "694A4E075940556C7392DF142538237D0791B1D28A6D8F166CC0ACF9CCF887A7C2AAB4EF26B18DDAB63B66DD6462243B569F3DB3F2B6D5BFC4A7E6BA53DAA71668BC0D58521FB05FE61B6C116D007E699F5C24DC6C8DFE2F19DE1551E5EF60A740EDFC57BD8487909BEC7E2C0C73E32516A3D48ED0CC62CE7FA11DDE8A9DABE3020342B98854F29F9D0C9D78B58331169775F615B4482E70C41D5E7B094533C919466919BC71443A8C0428B94242CF0DFF8F75DEBB70954A09AF8E8DBF9FF5C7E518DD01488B29F0A3E11540CF47072D4F56FAA64E63A8CC9011D57A21680A955E99CBECC4AF84B6FE64BC6BA385513B297530131D6BEAD50FA9EAEE95195C98",
	mem_init0 => "B00933CBF732316A93C79B896EE9C870253A094C5B3D1EB92E432BA2220D9BE67F8AD254D9DE0A48896BC61CA302F06A1FD1DA14A29FB1A85B165E6F469630722F5EA4F0FB70902538949476AD654CD1E0875982D2C467B715B6C12352E0693A8D5AA1D816073948CD6FA08A513120B202674152B97F983F4AA803D0B869FC97E1B295532826C48AD7A99413CE0990492D6AD6839FBB226601907970E7C71488BE2A2D1058779D80B6A39912703AB81EEB9CCBEFB114AE695AA6DBC002336D1FFC4EFD57FBE9AC6CBD09F12AE9ACE9F6399677D0E48947EDA7B828E2938F40B6D3636D2987549BC01C41B39EA5ABD80B2BF620A10C4AB13DEFBA428912BF0CF0",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a292_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a292_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a292_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y25_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a276\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "1D27E2C6D8DA645321630010E631A83AD261E94849D88B019A89683819A217427B2A09A8EB6A414BD90E5ADF6D75B15B487C2D7040A6145B21E751F154765DA7ED344A94F352B4EBA8B29B9116682626C26788526833FAAACE97353F782C9447021C180234CEB594F8C9B43B88E98CE32BE8D46727D2DDA510926C8FFA9C383309CE3B3B7938F8A6B37EE9400B05A8EBB5A598DF79BCB5606337BFD90F5F4808B16350A53FBA2354AF5EDB7025D74659DC1C89B23FB5FD580B7CCF3B2C8D4069956580F68E168D125C36EF7BF0EFFD2F63461FC60EAC264558C9B9068DCAAB5CBCC4408E949D7F88387CBE118A971740B7682A4D1129778FFC670816CCC6BF52",
	mem_init2 => "FD6FF531EA997E49505724FDAE4CD2E86540E91C4FA042F835EBAE5427D1A875200C04856D099811BD520BFF5C4C44D71A829E5072D7FBC9FF3FFB53A4E6F2F1AF77472B55489A2F3001EAE2405F940CC43E37ECCE8FBF4B12FFE013361549FF75133E7F7BA8F53FE6E3F4E281CB696335E0775F43029D539A8A7D672BD075B4280A6F9066F1C77CF874783A462FE3382E060EC7D861B793C9368FB1FCD0798E8AAE3D43EE685B964E8C2E1AC75882B65BB4FB43F402BBDD62E00B08D05FE3EBB86EAF60230EBA89D8A0B5D1307B0CF1F536D230B060834C67F7AD861A7BECF4D69270A13BAD0CB45E572F5AAEC6EBFC0287DD50449B54DD05FD5EAB9F23FAF5",
	mem_init1 => "6C79526BEAA242229C009FE3E54C11319252DB93864573D8492E810FA88452AB4686D4166C3600B03C56B9560A813D0F14F86766F557D3149C043CDBBEE71952EDEE4DD67D8B43FB1B9054D79FFC0D90D09F9DA991BE9B9673FA9208D058C30B17FAEF3A06842FE62B13364B739220133B72634919042855C4DD5FD6A32FE83FA7BB1482A87258E3E8A11AC96592CCED59F92E39E7ED12D474EFFAC7976C0C2B685D5B5934C4366F177A16CAB4F14F0E82C9B20D6480EEC9A2622A4580A484C8B96F600FA7D0A0B04F68E4D7B07D0D7906C38F2A953BCB1C6EE33A92BF2A8A1D75BFD18E44D07A46E17EFB9C4ED3A94B14475016482939DC24858C5D6D6DA7A6",
	mem_init0 => "9D9513C74CCEAB44F28ECA71CD769A425DEB6F3F1A0B2903506D46524630CD8025C530939AD71291D4F312DDE870BDB8795E2BA66ADAF6B1D8A83A3B0CDC2D688B08C3501AB592926530C60717FB1A1CCF4BAA6EB41A01D0C8E72C058ABBAFA55CA25158E4D73FC1AA135471A751880879F9E6F4B4AE462EAEE189F2733C97FE5567146ED6363C585C030F541BBDCEC7A4A3EB75A90DE6A08995C603B46DC1E1DC02CEAB9A10EBA77A1CD9C996437AFC5A60481D6EFF6C7510DB378211AC66A75136DDC336A40DF3B75E589E1A1ED69999A52276FFE83F08E4F2053B6C07462BF14E54249E617791203F26136BC0C1475FE13B3FC788BAA2DDCCFB9440E1A2BD",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a276_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a276_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a276_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y29_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a260\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "B9B12E9D5D7410C91A81A869C0B37A0DFBC14055F09EAB6412A125C44F34627CF38E168CDFE7515C5F0349117AA3CA2F761E3777538FEEF56D0DE76DF29E2C3C04FD40E78A1957B54C2FD25F47ABFDB3EAE7EF6F0B90EE1A6687322BE521C8FB54E4F33764D1DCE2B36B236269F25480F5A5FD58DADE139B9E5FD0EABAC57996C7A392A401D2F88ED540EB217E59D7EF1B105C6E06A61DC014406ADD238E7E274A3D8ED6D0FE53FD591BF1C9C36BFC006DECA1FEB5732795A87EBCF53BB366F2B62D774D6C0A73C8DF6A4E06BAD6EF6A4A3CBE5B0F584E3945E5FFD03D962D8B7607FF2C645C5AFD689913634E90FD2E49FEFBE5DE170C7AA7BA9044CEAF25FC",
	mem_init2 => "A3BCE811B069C7F17D194FAD75A59FA37BC43D4AE0AE7971AE5A03477683166C15B146B9948FAD4DE3809041FFF6D20EDACCC8A01E06F82B278204A426E77C52E7A6C11516C5F692B6BFDD5D0C0DC27481926DB9B44BB520B34AC09924712114E74A03C643E48190FD9F2EB9F96C9E29F9C9C8739B54ADF24EC97E89F5AF0A8E8897203CC6C0B91AF575B9113883D3BCA9AA6F37FFD87B9B099E906C7C3F524BAE1A9FB3E30EBBD04FA3460DF1A59C1560B67DA3956FD39D54B8F30FD59FC89524906892FD8DF32771AB19E4A122B59B27676D4ABF009F035AD0D9057B78E52099EF8CCC6ECA6C763E6527B96E23B89DAC46D1241A1627B75FBBAD09ABDA754B",
	mem_init1 => "427718FC182FD641C4012AB3FDF6EF4038F0FD57EA4BEC70A4B28AD02C92C8715D2EA1361C5759A519BEF2B064F0201E3C9E8A49EE7E4EF17B7787E266913BE5890EDC53C6487F1DED94FF8A9327811D17CFC356D84F2BB5B7C6EE35149F1CA773DBA3E7FC1276DBC83AC9191F53D9FADA801DA92AA5496174CE299898E1E74A9CDC88BF5FF6EFEF0D82ACA0E1F0D0972503097531F00E6C721EE67C143AAFA0D814C6D186FEBE5792BF5A43FF31ACCFA601A38E57194A72628AFF558F8CA60AAAE445EED9F719BF252814C84B463D9F71C314119DFAD0485378F6323BDAAF79343BA12F3F1F883E939F0C45C14369B8A12FCB1749DB3CE67A060972EBA8A3F2",
	mem_init0 => "8EE4EA6E16F84F40E486CC424BC1670DDD7125DCB5EA56970B0E907B0D11D8AA76FAA6213795D8828B44F0840D5F59757F7B08A02FC2123AB8B86911BD890AF4EBD026EBA011C2598BA305DA44E447A1B5B3DC3F89FCE1FBDD9BEF74BB207F3D2DF05C79EF92C9DE72363995D90048E8146404CEEDF42B2ACF5ACB3A7997534E45DDE8FC2C00F2A44D5DAE067C0896A7C5724A218536A829FBF8F235A7F5D6616C5C5C179444C44D6ACB9FA89A340AF7A74CEC8E30B58AB97E37153CE31A026689E887ED4473C90FD8B43497BF29970C19C635A393763BFABCB7D7A9DD050BE99A747A5C78721983708C58411ED630469C73881B8CE09D99081B3021B64F38E7",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a260_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a260_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a260_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y31_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a308\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "83A7AA6D040EC4C6E55370B790413A10AC1D13ED8FB58281CD89BBF438E6DC6A23A17D7962F7A5003EE08A25348C97E8D15BF60F9E87F5A02C1F2022D0E63E44F1E4E09B88F95B9DC67E7316ACF548F8C86D2B788AB5A06963BC9967FB87CE87B4521F68B1096203F66698745CEFBF51B90D8E4C5C20E341A5B8F1B716710370AF3E5DA5EE4135552FA663112C5C22A94BD2AD6429D56C173A5075730545842FDAC1533CF2A533F82470ED1F09FC0D9E21738D4326EB8B7A25DC0242DFB646C9A91A346B4BB584F501726B121A83CF8F1C392A7451C32E159E60C90B2466C762E89271B3F3F4E69867CC972AC1BD0F13DE7BCE56533B1CCA5205ACF04114BF1F",
	mem_init2 => "B502F7A0D371C26502ABD5870603A5EAE03CCD3A9BD986A73555128AE0EAB3B1F102FD324F5AF23BB78ED9FB82CDCB9D58147D5CA263406B73178C5AAE7BC465E8FB5B7D61CA96EDCAEF2F0214B5C4453C6B8BF4326B2D9D6DBA17DA509098B9B1644037FB2147E339B9265AAE6DE94BB0C7FD02FF02919137D495A72EF0C9D7B5FA50698489A3C80D5725F12C8CAC2A385E8A609C487EF14E92C3264D1BE58407A2436844BF4C6F6789459CC20838B673D19CC9A0360984397D0794891DBB56CE514EB444EBE3BD3CBF5FCC94F4187705DDD473C285837B994A692DDA15896241D58A0177A98C9AA5EC596C22E2B8F3E10E0056D81CAC6D65BAC47E6AD4CBF5",
	mem_init1 => "7FB748D8F4E96F557CEB6980059E7EE3E3F34539315BABE43CCEE4472BF21BDC8B5E4F55ACC7533AE4D2A9523466A6FF06B3C4E07F60D0F94EC364D3896BFDE7AF92E278D825D8A3FFA9977D26920E4865E84742410DA3E25DF7321E9C5A6DC0F6AED9BB184829D8667D132D393750A87AE2C3D860E3B17395FA6A4870411B54770AC0017DBD7166F0708D863DA9E0DB744CAEF09EBFDA78CCEBA225DCAE92E8301232035E280AF119DFDC20EBF7CDF2938A0921AAD858417C0AF1D1E1CCBF2D56567CE30676F4DE0EED16E2042CF99FC4B54CA02B460818A04A51AB7EA396BF619A51DC9BBED7C92766307A664FD389629D443CDFF3EE7F758E9977CC84B0AA",
	mem_init0 => "53EA0F09407E16FD601C9A0D6C6F1336B3013C8FA57C5548BC95973BF07D438507D8880F571F5012C2DCC1B20D560DF87E50655A986C973E86F8B6DD913B762311174D9DE998BE8B5BCAF221C885C61DC636EA075F0614A2B0C4B386C23F0D3229D82F26EB45E65ED27901D54ADB0455C042DA0B68E4BAB046199529532533E03CC8703C3B563A3D8A43F38D0EDDC35AC4F3A3ABBE65BBAD8639673B63640650DDEE09FECB6617CC396C6AF48878551E30BC745740B848FD3BDFA578516E9571DCDD7464BE71AE46EAE5695253FB08AD568CB44ACE488B4952DF2D45C1033B67DC4F26B41C708FC4FC5B370CDBC5AE8D7699C1C7C6FC5DDDCB7B49D6C27D8F86",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a308_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a308_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a308_PORTADATAOUT_bus\);

-- Location: LABCELL_X56_Y31_N3
\aud_mono~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~21_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a308~portadataout\ & ( 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a292~portadataout\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a308~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a260~portadataout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a276~portadataout\)) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a308~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a292~portadataout\) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a308~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a260~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a276~portadataout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111001000100010001000000101101011110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a292~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a276~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a260~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a308~portadataout\,
	combout => \aud_mono~21_combout\);

-- Location: M10K_X26_Y54_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a420\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "D65E82DE4C29DDBC20F25BCAC3D1D82E387CAF2A64204A1AFC263F573691A768B1B2CA4FBB2FA2A4CBFA3CAF4A42453183F76103EACCEC88DB2C9E17237014703131D35F2F7F549A85CDEC9E7E6E39E17A5C784544D844985E33AC0B4B7C331E0B391198C2273B61580FF94FAA50A0EE94BFF8E89E4405B0A0FAB242FC48FA02C2385293D2E43E0D868F5FABDCAC6F08F5E57722FFBECA48E55293B8C95258C176EE1EDB05391097799EE373353013C6C47DAE1658D16ED26ABAD97010366199B44DFAE7021467EF002E3D5153A0AD64C69EA8A9F3C930D631BD02867F42EE1D14018902F6FC6FEDC4EB1CF9D4FCDC7092E434CC0DAD52E5680BB1413A30DBF9",
	mem_init2 => "91071D61FE10F5CD7B7DF0BD70A43D65641161F6935AD7C24238176005A64650713C8AE97A6B77C6340123F2533D86A87AFEAD5A752A1B9A970FB6B3F7AF2035B314B6F06B24C5017CCD523F566BD20D0E2B270C360AA5416EE51E2A6760119899619145038815265074C93E2D455DD352DA105B7B38DAA904E10AA0BCF2D5834C7CBC9797F4E73A3FD261C240A9E745ABB5114E034848655EF282F650A7807FD4A437F2986B5B8844D586BCD20AB9215687D8B7F77C4386F5CB83F2DDC22CBCDA50413A2CB6301F0B38FC9D80D0825573F0CD20C7F111CEDFC0996CF6FEC458EDE3A0BCF0014A4EEABC326FEA06B928E7E0DFFB2386A3A920826FC5441DD157",
	mem_init1 => "5E3C38A8ECB10D6D083525BCE02B2C38154201D5F11D5A8DF2DB027A554B7BA0FB66B02D43D485E2A218268DB04614F6737416AC129EC7C68A4161D199A7750497C2E7AD84A13A328C1939717DF7A871B2C0917ED713D0227261DEF3800156693585F55E06F2A058830CEC38BEC08468A6FBE9365E0B9168062B949716911B9F913055B50A8EA700EFCBE7CAEB667DDF0D1A2956209D08E4860D65425FC40FFCD973E4B9061C59BF3078AEBCBEC40EB2018A9FD5FC44E4F500699E9D78275DAD13C289E5AAFA7703EE85D5D5BECC0B6798A5AF49B4A2139A9F82F92D03822995A20475A81ED122C96A0FABA9B417008EA7EE24CC92C26AF554FC5B2A8D72D7A8",
	mem_init0 => "9CD76F511F96778645FC2034797A4900249CDEBEA14A984014677627C1730EFA13247C4928001E6BB0C05136CDDE1EA170C718439451E0765F311DF19A553D200E1F9797F7FCDA453D0CF3FBDA042548CD9D5343F0ABD83ACB29E74A8DAB139BD56A28AEBF08AD460C4761A86FB06F807148E4F1B5B1D22359386B2BB3AA235C0A0ABBDA31B25DBFC79EE1877CDB682A44635C811DA39DF94D4032B7C17A2BA47E0496F96CE044121642BDE92941A31279C004B943F5E453970E633F7ED9D76F3AFF64F5259DC55C5A736CF9CC021D41475F869F795D3589C8B3C17435F7EF44C96A647FA8AD08D677557F348CDA25CE20C4DF530BBC1BBA0D32B60A78D003D3",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a420_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a420_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a420_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y53_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a388\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "8B5339389A3EBFE24DBF9A9781B98EF08CDF206BE4EABBB980E08D102DF7F7BC22B7C6901EB9FC21D40AE08F0004EE907288CC294E9612501D6ADEA0C6EDEF6B7D8C7023E103C35E14FD66C7873174B90F98D8F77539CB35B396FC3C0E6639FC2DE7870CF5FA4064A5C6D884E2F99795DA0825E609BB5B902852E0F5C79A2CDA13694045E8505F0C3052ECFF421960195E354F7ED83F49D2D7947CFE0406608A60DCC976FE2A4C87A266E353FE8E6C029C059636F173A9401D02A3D8F5E80CFAD754E8A6890CC54837B058F17BA24CE7F17DAAD3157FD53782E65544E601930320C8A4C4263CF9DAEBFF03B51DD0A5EE36801601BAA3F82A675550F3B10629C2",
	mem_init2 => "9988B9EF35EB93E8089693EA8505D7A316372B7FB3511F15206835F5238816EA7D372B35046D0F9C676D3700D1967BD8A70AB5E5737E39435E1D860AD3E60DB9246E3C6161DD9BBF46547E88DBE5012B4B572BB65CC09221FB3C063CEA6D21628097D3DF637190BC80A88C6544304FB6F472BF78ADAFD39E23458CDCE483CE609F96354D88529532A9A2D0F58D140065F2713C565BBE27645D4F292BF4CE948538C6D0F150F953796AF7448D77F7B0C5FDA8391AC0E1E0CF6E82410A2B3E651789F80AD97BAD5F52996D375C04DD502D05B1E346AD5BEB4B4BC4379ED2CF43806FC6913521B41982CF0BDE599BF906B97C67A1513A479DDE8ABA34156753D725",
	mem_init1 => "FF06EF12636936886A6694A09A20563EB8EAA961B573657BFCB69753803259266990D6E57167EB811A71D707A9A99838A7BCF2E131E04296B28B5FDF5736611F8881837AF108018FD4C0E3DA7DF439C8FBB9FC0DF7BA002FBD35B46009D67490AE7FD91C462DAFEC5B44B7DC5D024EE9D8592E998E5B011CCFC28DA1E8FCBD5FB618DE5A06BAFE6D465069C0BBC6587D4299C6942D996E5AC8FE1659B98D0C8C8D35CFEFD8FE6AE85AD622FA9FB22E36F52426B1A0F9E265C7834A09442735C6B395AF72431397BF41872A8BBA9DDB92E12A10A3BAA704BA37E2158F600B0F858002EC7C27B22459D27A93605083B42FD8AE47FE704D8290E06BC9A98BAFCC40",
	mem_init0 => "72BFA07413AA66C7BD25794DDC9496A02A0822BB9239623F2DC9ED28D378A3ED3C74B5E7971432F1C308E8E4E56F9BCFCD01104BC317A3D738544BDFDBE4B0E38FDA473CCEE4FCFE11E8E3FC09C6EEB7B09B210039D335CF8DC61870BF94D808EE13CDC49EAB61E57A647BC59993F450FE5E83A93F67F23AC47C885973038606D2807944B8E636A26EC15E0E2361BDEC75311A61E3E7DA4CA36C3A81FA04C51EF0414A5BE5D3B8DB233318B94B71BB977691BF6890060265ACE01D56221A194291234A49EACF1A6F1A33896DD533115C19B59DF7405F0B39C02CF03CAF8E91A69C301BCA6A58CFAEC0F449B46AED930DEA5F61F6566DE54B95748EB77C0A542B",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a388_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a388_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a388_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y64_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a436\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "8317E2D1327E87BD3ACFD49B7D10A198BFA90E0CEE8A517A53CFB156A2B3B3848CCAA45EEE7DE16D839A4C12FEE445B6E1B579F8CF275EE7CCE5EBD464D02E47F49142128458EC55ED28C827FEFED235E49A2A08FE6BB595ACCE31294AB52AED3DFBE5EF42ADB41F18FF5AC0CFFFBCE77D9915F7FAAF1292120FE16F188C75D1B4A07A0130FF73663349237C173E3A716D1453F64440C93F2CAED093755C85642F2A6D157FD0E5519737B072AD7140E873D678557BDAA23C1024EA2E0BDDAFB013F164F1C1DCB34C62932F036C2BD8E1D8747B16169F4DD85EF156E64C292DFDCD167B5CB1502BD63E0FFA8CBCF9360BC6F98ECDD421512759A2CC7216187B6A",
	mem_init2 => "FC7E90DF004E2E773EF9BE9C1DF4825386DCB30EA9D3831BD14E11F9F2E6BC21B7D7DE7FF5D4C29F2950A91E0D8B128894C4DE9ED444112151A7608D0859E10E04C4A806B25EC6DD11A495BC4340E51CAD7D6C578D269A33BB1BA601AF2084A271698EF78FDD6C687B37F255CC281419395D711CA400F9539E1CF29BF76CFDA3235E1E08270FAACB7D204CA3938F8862D6E64CFAB8FD0928E082A5C9B6BA5A99CB31647BAE465699E6D939DC11A68139597FB4DDA25A0F129C7856FAA7CA45E2464796672BFE4979D9D1CFC70757E54E3A6878CC93360C616A9AAA80A1C9FF79F35B37EFFE4E2869F0CB6FAC15BF98452265994E8FFE2637AACEA4EB2833C5C4",
	mem_init1 => "F9B50EA02A7F9C11840295D657DEB7D406CB9D53AC7989DE21E601E41951FE04E72A19BBD18A0EEAE7D59D8415D7A4829352B090920527B1DD9392EA2F0BCC0596E2F03C9C7E45EFF9839B87DD15F615245783162AFCFD65296EC6386DDF63525056D61BE35AEAB3C54E99147DBBEE6E96ECC64D89825103A845AD54CD1299A28282518B963A339B354D50B9233C4B24BC078B8818E21AFA146DFCD5468C56E5BFE73358936D0A2B751EEB7AA1E870170FF1BB00B68844F966C363A8E3D95FF60D1A29C2C03040D11C40A0DA73807846EEAF72F3ECFC09A28C5BD762CCBDE40402666D67138D7EDFB5AE4CE8B6F14FE204FC82BF319BFD3AA84DE12B81E994CA",
	mem_init0 => "43A8222B8DF26ED5AEA5BF79BBF23BEE5D47E996903C60544978E164149E5EC14AB3F475016E6E7C2D87C17BAB1CBBAB7C543426841E51E400213EE5392A763D2B2D30EBA2A764D7E0D20D240E8C2435FE3EA1DA0F6C5D810927EB59EA131AABB93AB72ED77A0C3D6810408781CE632155CFFF65E631A43C66DEE1C3FC0F85D0A92EE6BD85E7ED20ED3AB90050BE99F7D0BCA20F0321C3431EF101CF4D903FC29A9B2214647D74C9D40A6263AEA5461EB86B8C303C22CB0F89D075FA87043F14854745CA7D9F49BD7F653ECBBF2FAC79C9DF45ABC953BE2DDD1E7D600E406AF77B7F0030233D6E803342B2AD73B31B06C64EBCAEEEFF6A542DE3E34F8DCD0D15",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a436_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a436_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a436_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y51_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a404\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "DB00A9B587587B5EE4A71EEB4AA3978279528107F6CE6DC5160E819B115853D527C8441B6A9BAD7A552C7895501792E60A0FBFB0C33F088FCBF371D3E530EEE69A38AC186F9B0A08E2064CEAAA7E90F598EF2F94A96FA7FEEB6267E5B31A5CB0CFFDF132B3E6C8678D43FCDD8167084DA7AB39AB0706FCD576A36480A4FEF94A7BADA4B09B304235714487A1973E20FD42F0D4C080A6DB3600C7504B49E14B59DEC307301C4906DD880190A0CF8344B02684B41A5D75BC481B8946780523C435675973EB2ACBF41F10C4DE93CA882B8716A0600B367DEA6C093AC6D1D3479BD672527C90DD7CCAAD24D6091690CD81B11928CABA021F5CD876219D6D0B8CEE6A",
	mem_init2 => "D6D4DBCC9595633622DDF4A58AF3F78C7D190D363C9415F1DBD32807FFF6037ABD13F6EEB8401A875530E5DDC525835C4531299CE296131D60E573C80BE29CFF6B868B5E3BB16CE75BD2BE2B4BEDBFBE0B27FDDCD1415F8A855905C05DCA675E7DA99FD6CA80CAEA246B054BBE0A4CE6BC8A57166D986FCB550AC55132CAD852F6EAEB4BD4D89F42AAA87B3C1C41E62F868F7E076C6AA92209BD36149AC488721569A0BDD97B010688B8F04BF97C416F9BD776AEB6A84B646A8D1BF15BC63F39951B80C947A4388C91FE6E6562A97A24119576BDEA9FB5EE8B942B0A630A8E16596FACA94E49CA246E826E763484A24BFAB92608F801DAB1BE6DDF95D8C9ECB7",
	mem_init1 => "A8EC07D80783E5B71B1027F7EBACB7AD31E2D1C5B49C3C01E991BC913E5F019243E50CF56D33CE8E0AC0652EBCD4076FB118B8FAD8771E8662B7697D21EE0DCFE13587A7130D7FA2FD6320576FEEF76DD976F9C3D75D328B43579019990FB7AEEB21FB1544D0894C38446A111E4859FC56F0E6AE3C8318891337DDBBE89B92EB0AB652BC9A1E87BC84970A01D320A392E7F0EF94FD7D164EC1C5E803A26DFA5BBEA84ED47CFC836EA7A16319C767BD04CEF1EFA359F5E8E5717F5202DDB160F338CA6FD7B5B43D497CAF705F0F5BE7863BBD4DEDAF4592E045E129E20ED1F71AEA54E8A1FABEFA21398F16042EB2D9517F76A905C4DE8ECE52B1DDDB2236EEAD",
	mem_init0 => "F8096E3264C089E7F0AB3256FD6D017906298B1F388869D0BCAE8FACE5B249F25298A50136DC279CB34D397221EB1F3E5A816854485E1761A47A0B5364043BEEAF224D689F442D2AD18E1D6FB37CC538D0D1916DD19E3DC3B00DF74125A4690F1DD53584D92815FF828EF2E1872F3B229538B4CC8ACEEFFDBA96314CADFD223D9F3A1893260946E05D38B1DE77DC971CF140FE209142686961F9C06AFE9C5CC2E539B2573D2C22F87E096A8B3C0A0E9DD85D04A93D632687418947AFF14E3106C2C38F445952C1613B18B417F08C0504CBEA77D74AD21E97E79C31EB65456C98C0CAEE6BA036DD896CB894D2CC9EA0D8B33A28FF82839FB434CA4849DA4D9EE9",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a404_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a404_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a404_PORTADATAOUT_bus\);

-- Location: LABCELL_X31_Y51_N0
\aud_mono~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~23_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a436~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a404~portadataout\ & ( 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a388~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ 
-- & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a420~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a436~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a404~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a388~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a420~portadataout\ & 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a436~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a404~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a388~portadataout\ & !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a420~portadataout\))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a436~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a404~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a388~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ 
-- & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a420~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100000000000110110101010100011011101010100001101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a420~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a388~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a436~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a404~portadataout\,
	combout => \aud_mono~23_combout\);

-- Location: M10K_X38_Y49_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a468\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002BA0280000000C02E9ABBEAA13F8B00B41EAE00F5A3A00F2EE803EAAE84F00000000000000000000000C02C0626102AA10782ABA0A3AA0E2ABB2FEB88BE1EA0ECC0CFC103C3BFC3EC54EF44AC65B81ED24BA18B84A0A49545002A4CDD020E8399902D6B80DD9A713C5F46A64072EAB81AECE4C0A5E377710DCFA4AA8B6A9819051425BF1850BE7994538E5718E5AF11A12FFB271DAB2337A24BE12980828DF63",
	mem_init1 => "C0255F9D57AA144CC1C3F0B05B778B71ED832202F1ABDC3CA58D3CE1843F0F72D46253088A7522251B36D76D22DACA3FFB4553D3FD26E50C5A2880FBA5932DEC995B8DE43DD5974B6F9CAFBE7BE9623115B691BA8F1A24CBC42307DE348D323FE6C234985DB2484C4A01A48A9C125414C1737453F0005054550E1510AAF52C34B9000E8F6D9894A42AD877D603936A733C52D6A86F2FEE33F564D44439DB0B289ED7922490D3EE94B5C8E880EBB59340BCD512C60715435529D4A1B26CEE7FD8517309018817D566CC9CE201092B81C38E22E4B77A8839E60EB1098AC45FB3F9C52B28F84F6F18A78AB03EE89A13402DB96E8630C84E682057A7EC334EBD9FA9",
	mem_init0 => "67EBD7B48CE9D9A25A8D11A56643F6DD731EE9D97C5B30C7D9EE71680447C6C4F708390E9F4CE7F8144E8814B0D1195813D167B303F31AA44A965A98530B25993EF20EA2EA6157375AB36EA10396D55B37621E27CA8DBBF3BAB1A0B6A47AAC7150D3A4A69DF3012A577D9C40E96F34A3E7A7B53F3FE17468DAF9D9396E5C3323717CD2729840C6B46F92F86C4A61268B5142D0436A9222267D56607A8170C1E44DE623BEEAD116A9D6C7FA9C9EF6C26B6FC84B1CE44325611FBECA41F4936F12C3A0C412CD36B89AC948D6A8B67960C699B2B8078548F8040FE1BB7347E59D593DDC3E018EB6B698D10D5981BDDF37F1A7B2AF5B0F948894B7AD67E182B0055A",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a468_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a468_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a468_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y63_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a452\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "90FE4CF6F5A4B7DA73BAEC77E583B111F88B2A6D2E0065ED09AD5B9D8CD866C61DA6757B444920E6177834AC9FD4CCEEE76DB4C3FBA61440848F03F6DB67DF44B48D86064321A7169D18EA23BE692F575F3BF28AE41B0514485A21FBBC2715CF22A0AA28BAA619C5F9BBA3C33439BF5C64B72BD53FE5AB98D5F80E4D3D67265D8B88BB0DC7DCB2C54066007D65A5EB22E48828D431384A140278E04C6CB5908946DA1F70AF86B733E9F3DF6A569CA2AF8783EE7D4A1DC3C398E823AF1325BB289FF354002A75AE02517D090D263B614EEB63C6030D70A8396DA31F87E168100F7D13EE9C059B0A4D15706242402C06395307C2CB44BDE477CADD0544220C9979",
	mem_init2 => "44D5FA29417DAF9B13350EF0208A3903CA995785D67C9AB922B5015D4CDD64B976A67DBC85DA83B544BA7BDF4EDA54780C7AF7437AE9D851F7D5BAE8C7F4DE150472A0A5C5FFD65DFFDD744D9E1E373CF8042FB19CCE98EBBA3CB442ED30209B548EE830BD130FA2AD72A2FFEB09182B39065BA8AFD4FEC9E1ACD2EEEC1DDECC3651082C648CDE006A12BA141C323F095A555267F62837D00232A9CABE6B65D176DAE92FD0083E62D236BA60271A826978582E46657BB5A142B2ADDC185DBAA189504DBC824D90F4192EB0822EDC65AD07DADD5D355223073F0E0A8999D37429670C87552A198EA6A22B337E2119DD79E1AB1570FAC7F16F80AA9D2EBA7E6509",
	mem_init1 => "9BFF2C27A060B7A6FAC766CECFB2C8AB5E35C4035DDD6D86FA62A940F60D8582E73572784B558EC0BEE644E8BD3198FD6838C3C005FE36A4515CE1D5D5383EDA8C5D4C8800AD572AFB1D5AACF9D3F99EEC97ACAD607277B9F442ED91ABE5FB700C34D8A0EC91B98C4C203F1C0B12247115CB258F8D86E03EBAD47905EB78C65E2D5883C5DD087D9B6EE9554AFCE20DF88EAEFD108DA1DFDA33776FFD9B69C1E8C87238933A5CCE1AC1DA9D9064B71CD9B9F142EB06795FD5CFF956FA4AB142C83F2520F155BE52B863A9B1511FBA99B42FBC7193204E314EC5C9175764A9A63F7A0BE88546375CAE8E7AAE049E3893346338F3F9ED98FB74D9B1D511B4CD7DDD",
	mem_init0 => "3C9D9B1DAA7FA9555A43CF5AC658AE69F7CD7AB0F4B3FA00040430568CA6B7BBA0DCA6409F8BD468E4275E404136E24A48018C4555B0ED5108037D284A4DF355814942E70D9C2E606D69ABCC9962D3FC6B2A26F58DEBEEAB642A2D9E6F314B7FD4E10663140CF70A978F0F9A40F7A0044E204130F1369BBF6F664173A29EE8AC8DCDAEB3C959DB0FB968EA044798E3C69EC31A8AE536D3D39569D53BF6C316A1BA5181E8A368C9E9887698F1E0FFBEF76D16CB6963120D36D8AE534E9921BFFD4B0F49272A14552CFD4B120D14AFA119B7862D91182C273DD1FC3C1CDC120E378C2A8C421A9093C07F3F7FAA16F5EFA484C6BE86CC6436832E263883563E8998",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a452_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a452_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a452_PORTADATAOUT_bus\);

-- Location: LABCELL_X31_Y51_N6
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w4_n7_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w4_n7_mux_dataout~0_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a452~portadataout\ & ( 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a468~portadataout\ & !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a452~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a452~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a468~portadataout\ & !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010100000101000011110000111100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a468~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a452~portadataout\,
	combout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w4_n7_mux_dataout~0_combout\);

-- Location: M10K_X49_Y33_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a340\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "7B50A6B999AAD2876814DB95F5BE2D23D76C43EBC0D776F5B02D59B250D1AB2DD27A9D954C66C415A282E455085527C505519B2D3A53E9A543F71B1DE608F24D85530263527DA3EF6C9ED101FC3A5543AF5D3AE6FC1544514A4F5A6E1BCC756CF4A608F5B61E73681E1FB584046CC0A071B03304A98D162EE23CBCCE7A886D1900E487CA433DD696D472EFB4DA05D3CA0F93ACB7651E4127DA0D0185112290709AA7FBCB6264F6FB53004099F2F903063AD1AE76CB818EB0636452812DEC3E31C428CCD495AD064D4C7021346219F45389A04E249B1A8CC7EAB568D88E0EB06392DBB5F26B84591D82EDF15345306B248C34D11D917A30B2AAB12774A1E9E0A6",
	mem_init2 => "B96796DADC017B8188C5B8BB59CCC1B71FF9BF2F5843A87209613A790559728FE66C21BB2B1EFF840F0EE98FE050D4D45D751BB5EE6A0437D750C526CDE4C3E4634A93180D150A91BD8ED8AC72A0093128CC03DA3F384D3F7DFA6ADFA9263C118940E1517C927320437CDF95F32572CD2F7A46447142DD210EF379CEB30F229CACE15D3537A75868D22F323836636C8818F2FC014B7F6DBA53FC89EA95FC64C76797175266FB30D7F64F000C9313ED1B8FE18E4CFA415F7AC2D637820C91ECD2FB508BF94E9875BA7EB7ECEDC186337A32DE5E047EBC73CA53F2C4F693FC5063FEA8F1402FBF5BD3CBE52AA7C9010BE25E094CBCD06A9908353C0FADB839E05B",
	mem_init1 => "0C9CBF43C86710BF67EE22CE5A05150DE1E0A01EC57F01A02BF262D4EF5FF55372A3AD7C28E4824AF4A63CD2B8191C2BDC42DD8F70EC144AB1DD794D0BAAE106900E3439F3B2D1E1EA53156A9961BA6C9A0D71395D1497F52FC43468FDDBF7D67AA0568AA290030CFC273ACF40324D9905C54E7066F7ABB80D4489135C28981BD56667A3F62B888D8C2A981F79901A2AED0AC87FDF0857B005306F8E8B184B44F03FC66A71E74A88286F7C2DD0113A5862FE7E865E5FF1990E07EC9CA940958B6F727490C410964B556622EA9F81B44684521AA67EABB6FB96ADEB7649172CD069BE8DF5D0D6B2FC9DD4A290CCB88271606CE25A599B7537F413B823AFA13D29",
	mem_init0 => "EBD3D3352454F5371FFE54E7A82499E7ED4476D8BD5E41C23B48C593DEDE7B2D77022C219A93393911739AAC0A8DB8F9C2978A29A2E9E8CE43474E42E41E01C46A92EF254B5751ECF134DC0C8FE4027F49ED7C669C53F2547176228497AC6D972C72886B158A97F38C3B8D8633ABC9235549D773C10D156059D62F419321C6040001694451250AA57DA726BD78BC80358162430EBB97EC05B188E3229136483C784D5FF46FA62CBCB60AA392B62E12BB8F8AC737A4CC5086000DC20728B8B8B5B915CA576C293D10D5FDC50355F18BB846607EC084D6B367EA3F35DA7BA859E1F11EBA30FB09F4B4279CD358E45E59C38F734AE3A7CB5688607C369B91CE6AD8",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a340_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a340_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a340_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y26_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a372\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "D649D20C0BB756D41E866FA06920A09F532BE37D263B5260A25F966EAA432733B12C7DFFD256A5D8BECBC5DEE441ECF508BECE609EEF2CF3AC00C2DF55B586DE192351F0EA186DBF61DEED8F2C45090F2BEEEA8A9D9C97961D4E6D9ADFB570C7B6F24BE669B43944617F6DAFEB12AECC9B75BBD74C9E29642F3B0507D988A78934B1C19294099A259EE292906871F153A4EAD28EB22ECD2E4E4CB2E116EB457822208AC80089C2D09B39FEA2040CB49821FD30D65BED674892A1911D2E60F1F0451A343CF7164099E7FEF1C9A2FC6C46B069E783B36D12BFC876595D019F8241CFB113161AEE52E807F61816A9263F92E27809FE16A8347680594BD80A556C65",
	mem_init2 => "625A09867C6CA06B08652D48EEBDC91D0726AC9FF714DC6AD801B790FE27A24D790D7E955E37D19A2E310CA4A4B665A64017A3CA9324480D3E78F47030E2D5E32BB597342CD53CC0003BB99D17B4D78EBD8BF6AF283B490A84A822BB234F1063BF872F5FD136A361AA0C9AAE046B4476126F3004AD1251A881AE11001E43F870AFB18B0E60E8EB82129E70A0445AAC2135D91822B8385E43570865DFC6080679AF25A573D09DEF56779B995457529C6A155748C47ADB6880C91C872D86C47A591FBBD5ADE09BD7C9E1EBA1454DE8B2F7A021F7015B79D4075258F19116B9708644A93C0E52C7D15A6BA87B9254A93833C844ED2B4C122E28684A37F6FE1B7C30",
	mem_init1 => "D56544FF70C20D12CF1404922D6129772508098AE1F629F3E145A0AB536DD6A68A1BCD515F86A1B578B52015B0B413D8FC20DE57D811816F4E5699BDF8FF65E434CDB5B28FBF88A1D6842648A3B21E3EBC7C6EC22CE57553ADAC6BDE9B2782DCC0199488DB90D4E4B557F5E5D7AA79AA593ADEEB1926D98354FA74E85BD680F4DBF66F0894E1E614153A81E5EA5E3EBC72FF4A31DEC72C1178028EA6D864ED13B992C59CD7D73AD619D25C1F27AD91C0E984F8F5F6C3739313EFDD484F2CDFA26977222D77B9FB24C373584C8CE6913FEB36D3FA346C4A863D78A5131B8E6B0CD97485A2EC323F7038B1DC5D27B3A2CDC87879068B07837380F65515946BCA21",
	mem_init0 => "5CDC36102A01B282B39905485AD3743C217AEC8B197A7EFAF95843FB237847C63963D3F676D1C054B56E0C3EBCA76D8ABF372F07FB0C6E33D362F784572FD2E5A8DDA1EEE8B0AA31A086E0BFD84F74A23F9E9F91A96AE3C28DA9B5CA6F9080FBB986C9947EDC90195A12837CEFEA7BB73262B6A92C167B973376D6179B5DFEC4D233871E1646820009C9E76AFB29FF21BDD646C3FB0EFA7EBA7ADB969DE45F17B2261973830EA1209A2121A7E9EF69F7764412D8F06993B0472A2722F4DBB54DDC0FEF9D5D325C192A5D9740C266BBDCA5C1B669D53AB7A46147A71AFCF85BB9F90968A234E1D65DC208E77880C343BBD0725AF22396D69A39F754DC4FD3BB36",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a372_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a372_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a372_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y40_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a324\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "62FA17BE64232967ED0F01DD1F89D20DEFE13C03C518DBD15CCCDE91379D0F1D6B8452C24E3EDB6AB9D3B1B266A497E500F633D487735CF72741B53C0065C306B424F7D686BB2903454748087CBA3500F4D90F6B35DBAC3027DE99E50C95842BB5D3C7F4B24B0736FF4D9135CAE7D427EA4582DDC0156D1DA4E008F545B4C591833899D61CE3B6B4C9E0DD5028C7E06040D93A2F8C74FD644B1FE121E80E5B64148EEC19BCFC16EDD44DD873E00A0F3370D30737EBB8B23B141485EE8E0E40AF7C96D5D54B28785EEF9D21009EAE10E7FC854935F8D5EB005600F1CD70BF5B27EE5DABF66844027B0F4178E8765C174C9A5C45954CE0D4CBA7721AE5C399FF2F",
	mem_init2 => "AA47A4A22DAB81AE476E862F74DCC1C8068D1FCE2E27350C105C8E3507AED992C1E36C27F85FAA03450E7B805AA3024602775FFC275C43CE6DFCFC8BD23F98E7142C7AC5EDFFF4489E6C34CC07AAB64B77C69960D99EB23D21B8DFCEAA78D88ACE173567D6D0362BEB8491D4576039507AF903C90A340FC6DD3523DA437238EBDDEF7F7F475619974C6D2685AF10B5186DCEFD5E3B37DA896D57F4DF1AD3CD09D61B94872523E646006DEBBA4CC205EF96977E4E362B6F42FA28F621D6EDAABCD3492BBB52AC853F840A5391DC8A7EA1C8B5D67DD6AE5B2AEE32EE054FA79D4D1646D3D91CB5FFB1694E2EA9D0A4D3E2FE7FC996AF96C6CA2F2ACBF839D816B2",
	mem_init1 => "CA81E84196B909182AA0277C410453F1DADADC058B0901EB05A2EC5E1FAD03A9ADA393FD1DE2F85A380C3D3662C631CB6DBAA3CF515CBFFD1AFB3636A6C282440443D996D233DC87DCF97B959A61817A40F6D0DCA01C3FD956E87BC75E6D1C121F3B395EF8C66A003E10D1697E6E387CB22C360B522F229363C24E7E460D5EC19D0BCD9808DB567CBC817626738CE305910E08414BE0E5C227CAD0FC07D5C2C30C915D8648020F345DC21B10F902A8D44AEF8000B8753986043174BE8975A0FC2091ACE6A92EA9709ED61E024EB1B65023CD8844C39BEF0257110B4B7B1180BAEB83B7CEE9F796B2F4FFBE1B2DFEBA3F5EA11D265DC92C636B31EF00206547C4",
	mem_init0 => "C1205FDD0B348958E4E37F1B0C175073B7D5B3CDA5FEA372D12A584E7BF26D36146A77BF1789922B3E156AFDAAF2E97D45F24246ACC8EC128AED99693A609E74E283D7E5BEA2D8919EA36EEE127DFEC5E8B212EBE22A84008E31A73B83B80857262C95FE4F051D8FB727BC61DEE954E6EAED8E19FC0957250BE9C9E572F01196BD56317D28745D18A3AF5C1DD9EECE1E44B595DFD4552B6431C1E0895D564705FBB221345E1F9F00EAA962A16EE1A66AA44C500EFC7CD2A6AAB00DA450BEF9F11C140141B05AFE1F3F09A88516ACB1D0BAEBAE7F5CB819003DFC1081C06B285B85B2B5A3CB612F13C4C6E080956C1FB0DEEC56D1C9BF99DCDCCFDC386D82EA75",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a324_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a324_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a324_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y32_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a356\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "484D52D5BA84470B9D959FA925D0486F3B70DB2523E8064A7C6C02AB6C64264836D44BB9D81CBEF1C65D9983C72E82291DD1303A4106FD3C8CD7051DB6E28644598B909222C47F61B728F68F97D56EF9FE10CAD123A37019D4CD85D6D32BA30817D11BDCA13DF6C043D292DBDD5B311DF3E6D925219A90A3A8DBA18C780D25BE3E269FC69129725DA700CA1BF677F682E537D3D37C5643BA42CCCE4AA86229D8AE5646B50DD158CF8B3C379007C2540797404013F217D6C798DB4C6ED9FECB8F0712BAFC66348F86959B3015C8492D53B246534F002592F22C9AAC232A0CB02B6A9C856534E74FD0F93EEB13B773B01DC0853DF85CE663A6F8247DC5814D5F81",
	mem_init2 => "4D3088A68631F73874415ADE871DD283AEE5270223B57594281F62CEA9D3C4B7BC1AEB30154148E1548102066FA7678E20AC7943BEC6C739CC4D79DDB1860CA3D925C548DAE5EF5BFBB6AA86EEF32144942969C4FA36E029BE5C0D5E98787E54AB556DF62465E1C646CE970E62CAB7803ECBDCBA5F17AC11394FF83B32F978A3767E5447D19327857C3AB04A96BB7D319C9EEADDF46F15C81912C169F5DC59E1A121016C138A09A9E895CAB83DC990CC85A4175F01E5DA0776A1733AC14CB071413CEC2759234A6175FD9A3D1FF5639CDFE5FFE6D8E7D9480F20A4E88E45853F8F92C0566F8AE4DAF3364ABF235115E31D6E09E9E474CC6DFF654EE2B7711015",
	mem_init1 => "764C43F3517FE8DC6034406C18E05340849EC94137EBB94C6C42108CC6781DE30A7FFA3A3880C31463379F0216EC81967EC0D24C11011B123CAA5EB839C3B9511B014FEE8052EB261C9D896D567612ADC76429905596620CF22D5CF0069D2AD9392D22D333C9300D590BF55CB605D2257D4D52E81CED602325E365A6A8B5D9B7ADC5FDFDCEBB667AE29933506986E2D65242DB63F630AA573917A29C4CB1C75A0F9CFDC0BF2F915897F3F1202B3B202E2D9B63F868567592E3B55B6864B0094F841D031B20BA90D83C392E1286D7D40DD0CF25454A9F9609F4337033CFFA00C7B57980EADCD66E4FB7AC0A89CF687D4B53EB1E997E0A21222DB203DDA8E4A50F",
	mem_init0 => "3B5D1A4C274ADBC6E29C2F1C53A6D297A15051AB6B06E38C042D49E9E67B042B1DA0817DF2399D3CF1C5EFDBD8AC2A85B52C793E865379017C2DA1FA002B150534989557C56DCEB59C83DE0598468B6082F88527C5F3DF34431A602AA2013A367433114C4E4B7F0692944B392006535E30ECBB94356B50B0C86DC58C15E542366887FE8B8BE2122A0FA5B3DBDB1E92B3FB448527B12A8B85B196952116D37264C192B17C6BADB0BBBB93F549D6F674BF3FA62D552199E426B413846F9A82D87A8161DA440602DFF5C7D0D55BF5AE52373918002C163CA6ED68C45BB8DE521E493761C051CD2241C5088B67683C79E32CBE9AE84218F6D282F5F4F209E4F0FB54",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a356_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a356_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a356_PORTADATAOUT_bus\);

-- Location: LABCELL_X45_Y33_N9
\aud_mono~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~22_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a356~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a372~portadataout\) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a356~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a324~portadataout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a340~portadataout\)) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a356~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a372~portadataout\) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a356~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a324~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a340~portadataout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110111011000001010000010100010001101110111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a340~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a372~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a324~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a356~portadataout\,
	combout => \aud_mono~22_combout\);

-- Location: MLABCELL_X34_Y31_N12
\aud_mono~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~24_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w4_n7_mux_dataout~0_combout\ & ( \aud_mono~22_combout\ & ( ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & (\aud_mono~21_combout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & ((\aud_mono~23_combout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2)) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w4_n7_mux_dataout~0_combout\ & ( \aud_mono~22_combout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & (\aud_mono~21_combout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & ((\aud_mono~23_combout\))))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3))))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w4_n7_mux_dataout~0_combout\ & ( 
-- !\aud_mono~22_combout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & (\aud_mono~21_combout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & ((\aud_mono~23_combout\))))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3))))) ) ) 
-- ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w4_n7_mux_dataout~0_combout\ & ( !\aud_mono~22_combout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & (\aud_mono~21_combout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & ((\aud_mono~23_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000110000010100000011111101011111001100000101111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_aud_mono~21_combout\,
	datab => \ALT_INV_aud_mono~23_combout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(3),
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w4_n7_mux_dataout~0_combout\,
	dataf => \ALT_INV_aud_mono~22_combout\,
	combout => \aud_mono~24_combout\);

-- Location: MLABCELL_X34_Y31_N3
\aud_mono~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~30_combout\ = ( \aud_mono[12]~5_combout\ & ( \aud_mono~24_combout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4)) # (\aud_mono~25_combout\) ) ) ) # ( !\aud_mono[12]~5_combout\ & ( \aud_mono~24_combout\ & ( 
-- (\aud_mono~29_combout\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4)) ) ) ) # ( \aud_mono[12]~5_combout\ & ( !\aud_mono~24_combout\ & ( (\aud_mono~25_combout\ & 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4)) ) ) ) # ( !\aud_mono[12]~5_combout\ & ( !\aud_mono~24_combout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & \aud_mono~29_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100010001000100010000110011111111110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_aud_mono~25_combout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(4),
	datad => \ALT_INV_aud_mono~29_combout\,
	datae => \ALT_INV_aud_mono[12]~5_combout\,
	dataf => \ALT_INV_aud_mono~24_combout\,
	combout => \aud_mono~30_combout\);

-- Location: FF_X34_Y31_N4
\aud_mono[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \aud_mono~30_combout\,
	sclr => \sw[8]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => aud_mono(20));

-- Location: FF_X39_Y29_N50
\sound|da_data_out[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	asdata => aud_mono(20),
	sload => VCC,
	ena => \sound|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sound|da_data_out\(20));

-- Location: M10K_X76_Y18_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a134\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "09C81D2B95AA41DF65B6A2071F0139DA5346E4816AB207D9A17F1E1BA47D46AE23755C6BF8B9781C008006BFECD26A7885BDC4356463B29782600DF05CF4EF7BC5434CBD43A00957052F4B3BEDFF159F2A43E2336AF05495BB84F0503138855F8456FCA0DB9E0125A17DC4FDA888E7E23492A09627B0E603E3891C406A7A728ABBB89F6F9EA2DF94FF2C2FE841E4AFCE1E7A241C7F7F8C6BE4DF81A979056365BC4EDB97E1FFCADA24570B5AB0F8A2F40468C51743DD8C9EADBD018A8A7918600C6548B8F61080A6A06ABDD46A345DE255B60BBD2FA2260244D9EE21589EA4FDE68F7745F34919C7F3DAAEB8D1F3C1E4BF181348361DEC1B8A4AD000C3E56CC8",
	mem_init2 => "3C95DA12493997558E7A64A7060C4773F7D9C8FF1A25278710F47FADE8FE5C70F6BCB4F07E4574B9C9041B6E696B592525CA613EB334CDD5119CEC347B47336E36BDC8EDBED1713362F5BBBDE17298D459B3CCFC033C1E3ACA36768EF6EECF2393084E4843FAF944A45758FE1A5A4E873215325B4AFE8E9C8858AECE536981C9AB910D74F9FEEDECF948E32B9768ABCE40A09AA4A325CE0F45D59BFECC30DCD011CB098B6B56C9ECBD473913003F700FF1068236629DFFEE280528DD0294AA27E7E98190C5A114D754EDC73CC82CBCF736B0713945A1DF73C7586724A374CABC84A2E8AEFECA0C12BD0CF6E6C60B46D4E3CFD2F10A296F6ADB13499EF99093EA",
	mem_init1 => "310611126F93D1EBB48AF5FF703ED62863709F1F88B7A4A5C03FBFBDC3FC9826563A2D6E780EFD814FA90CEBE2B85DDCF5491E0EFCCDD0A074965E35964AB3DFCA9D45E241921617208D246EA6439FC60B03947D1B865907A038F5769F2A15F563EE12ECDFACAECF0B13BAE5CE6FED25425F727101AE1246F2D9492A440FA6BF59908ACBAAECCA0AE50CDF146BCE3AA47EEE363DCD28F1ED10162E02E68959264DAC006F85B9E574BAE7EA69094BFA75FA9C74816D67F97EE1AF44051D85D7D5B4612052FCC0FD38B42CB3B81496B61ACA6A400101A0C566D3E38F96E9E3C5711A47A297CDBE1AD9E7914C782C9485ED47242A5216DC1178479B147AC2172BB3",
	mem_init0 => "41605916104939ACF8A8029265626362F4E386AF0DEDCAC630926537682D8FDA9DBC1C9B88D7999C9A28F53E94DAD14A4A90CC177691F6A158595226822C0153A26521E88AEA291ED618115B6C9BA4FCCFEB9D4863A6868AD8833E3F879DD52E67AB30E359009FF69BEAEFA3D08AB681EFFEC0D99603F6D5B6C0E1C5D7BB22DEAA4AB36C55F167A2F228774D363E8D18B2B8C6A6AB1B33D07F11C9A8650C15B4F9BDBE4685FF08DC30FA833BDDA561298B55CDA7BE7B1AE63B32E436EC75202DB74A9E33C88DB159CD45C9CFAD0A824978503881307253144BAA8C1BA714B7A9C556C2B385DD55793492A560BA5916D5BD89B09B28934A3176BE843FB567B7A5",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a134_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a134_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a134_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y14_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a182\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "61969AA1E1237BB22E5EDAD2EF26264512DFAFB7BA1A7512819EED40D7CE93E395204CA59A1AF4CBCAB282B2C430CC3FCB09DF6BF967BF2216E91AE7C18E15500923077282CAFAB6157514BBECA356F68454D6229514491A379E4CE6695965263946A1571BAC3E729C0260325C18725735F8C88D5C2F12F65125C0FDFD75F01B427579DFFBE47066D7703F78BE672469C0AFF34FC8CBDFD5C70420D0974ECA65C45B9C8DE66F76DB195E84B8809291102541164885B66C260FF02E4E2CA34C8B29C3A97313073CA2A913D300CB84BF3D010D12CEA2FD885619FD3680FE53A1F1F3D3E250D37A1149623A3DDFE9AD0D3E19807E4588DC51A41C2A1A7755156868",
	mem_init2 => "C6455A1FEAA3DCBCCFE424185B6523861549E50C591B528E5044AF3DB8FA98C4148F2C36EADCDF1956057D29C4192A20E16C6F86B22753226B281F05C35F294D0A5DBE75573C8876CBC61FE96FAEC968A4BC158F9E9BCB32F417992545854E440D980D501A0927BE1669A8828C5B2462F0549ACDBF985D24B1B559EC2008BA88433AF980CA1ECFAD6E8C3CA4A3D071A415C279737301ADEC74D8EAFC6D4F746A4EB05074DD355652FFE8977EA85059B42FF9C52E53E8C226B3BAB16AA920620173AC4FC29FE872D8289E289256A2B3924CA222D1F493EF9E2C41BAD63EB98F612BCB6DB3A22416E7D76BC80E906A98A5A9E62F70C5B0E5FCDC8B64EB628DD484",
	mem_init1 => "A6072FE6243F241E77736C31E0617F474DA79FBDE7C87A9E4FA40342EC6F3A6F93B566423849EB73CC641065551FBFAEC9493122B5F844D034FE08BF53B34D460CA97FB23D5066F7DE338B0D38EAE71F1D8B72FE0491AD9318CDA1FA1F852FF1E369D32E9F6D16FFC398B46B7588F610E73CEEC7209027CA1EEA5EA6FE26C03713167F74B3E33281AF4053A0F3F6634C7E0987F27A277A80A10AD75CEA3778E444DA3038501EC25F89A7C31813E6AE2B54E41433512BB434E8134C26170F901F9442D5C3CB4F4DA42205A698313B706D865117F809B2632F56EAE4F406D1AB3F73CA74CA35640262957450FF75C85A9E2EDB48C463E30F5D4A67DE7432269993",
	mem_init0 => "2F52CCBD36DCB960E310363624C02B3B5F60DD4CD0D98C45F9D5390B048E4C6BA2BE9472793561794F464458297D04CE316946ABE10B056E85F4416AE421E6D18129591062C69A43796C0D3483A20DC4792EBA2309F32B2A0EF989E3AEA608D4837B341310B394DD36CB5C715525F8D98D6D08B525825F9564C9B463D668407DEFE0ACD451FA8F6513E80A2779839DB7F3B054A30DB631CBADC9486F11E003B7E72746447D2AB28F17F17B6EE7EDEFF1858F6F44A80582BA0655CC35C9C2C1FB4A4DD6C1145C66F43938C86549CD430C136B53E12C235300C657B4BDC09B288EEDDEF82BB6CCED28A34791033EC24323C349D51850779DEF13ACF0641F58D8F7",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a182_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a182_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a182_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y16_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a150\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "6F8752AD7536A624D8DCFE42E53E7A4B80A9F79BA75A1D3AAA355EC38DF74F3D7E0EB372078E361B310A22EEB292D5616718F70C483B27CA8C76AC181757C1006AC55D9D990C59BA021AA6B55F9F04C6A78F2EC4A74A1291ECF9332D1912BAD085B068C221DC0F68CAF7F7F74B20BCB633C00B3D4C714ABC0AECBA22C686392DCFD3C5DA97F65B8161038CC63C8C090511E7D91A1550C692C913105891A876ECB2DAD19495E0C5A8CCD29BC493AB9B0BF1F524615CA12D3702F7FD809BBC2A161A88A098316002B7A373D2FEFB449B36B050631EF1E74C4E40297921BA587CA8AB9E016A33E7D19C0E681EEE4A499F1C3986BA38240822ACDA23CF2252960078",
	mem_init2 => "8041693E3F087378E76CF33AFA9B33F6126CFD0B460564C099EDD08AF798FD5E243A6FD1031D0E5C7686DEA3C81FC2763BDC07E9A4E011741B40CD0E6AF2A6D0C4F80A23C67A9852CAC464D3666E3D266CAC31588A52C8956E91EBED668D80654DF1A88093517422B86E1E97F1E20886C052970D70A99C82C2AE866637D24FE4D1F1128E57012A7319594A7181ED98FE6A9394D51B489ECE682BDFD203BAC5C3AF5955196367DB37033BCA05742614F63118DC4B4E91716D9F6EC06C498163A59C09B54E732D850AC6F0DF0D27742F9DFA59D85719BD58F56D7F426942A15F284B93BD1D7C26C1BFE122F3ADC1F832A7189854AFB113E87FCAFD2E6D6B5B029B",
	mem_init1 => "7CFBAD6FAF724CE1346F962B187B8A01987E9007BDFFEAC8578F12033815F2837FB9E2C7189A3F4300DFB6799B54F0CA98DC24A36B5113E1BAFB5C4076D035906F479D6E7DB025FE19B9B7C3B6B7100B94B83D9192E56D42AD2C8C772E244D6C1E75623E5241BBB90B38B8D05D3CA90F211986D118CC15C523F26278886DB0F717618AAADDCF20FB47E6B986E0D29B24CD7E1E97C2418052253E924BD0EFDA4F9A95D539D9B33D4032B1A03B70167213A59588EE728D59DAB8D3E1069035D1E9BF09C21D65F264D789F4DE0E5F9F7E0B5160F3E081A3C36E59DAB2652E56EB8CF38FC40A9EFE78B878C37ED6B74241E7D6EDF24AB500E671BEA5E2A63BC0A826",
	mem_init0 => "049B40218CA7F4667DE65F31983EB99D9656B84E865E715DBA20EB370818EAB387B97FE997B8D8856F59AA98468A9C2C9DC1E1A057C5EE811D27B43C8C28AE7605DC700455CDE006573ADB4149838D6E0DEF43EB8235CB24F2560B3F657DB9021737328C2DDCF8B55AC91822AD8A20C054F2AE9DAB0170580B8A3E372ADDF4FD86114C19CF268914B0043F625F36D6FF096D4FF6B3306432E11C6169EDD3EC93835441B27B8B6B93C5D2CC0CCCF005249B1DDBD2DAC44C64161033B35E119E953A11926EE5404FF9C49EB24B03DA65E1C6433F08C4366968D8328D05810DA7792D3FFD9E746F96D38C26A389EB904E057FAC9553DE66CFD30E18B125D767B38D",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a150_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a150_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a150_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y18_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a166\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "109E9BBED6045ED635E5317984BDCC4E1F1A3C12B63280A87C0DAD12177ADB64F4979C3D61F0283CBC2161F89750DB923FA2DA2EE3061F6CC3DA5AEB0967F1C23375A235577BE04C494D9DC3FA96D9133F5C11C17E9144B49D70EE46320DFC5F8FF7DDA53363418B63D0012C2C3CBDBE0B83F6F22A44CE75EEF4102A706A28A15CB1CBFEA79AA8AC699DA77DF8760AFA258F6B54E5012D24C0E2A7F118D5343351A33A61F2BDD444E5B0873E98C480442242E59A937994D4F56928217373D02D8B651B875678B9524FE9EE7082D5847583EBBC6606F64E3EFC95F86FE727B436DDF3FADCBE63E72FEFC4541014D622AA2F071715A2CC93CD6A3FE5E0D37BDFBD",
	mem_init2 => "6418D9BECB22B8CDB2DDA57C10CB9F4C17FFF08D5BCBD0C933348524993BD75504E6C8295D082EBABD566E0E9D16987A0148EF3C414B6F69824509D2B237FDBECBE188CC695B223E6D4C0FD0B0493D5588199815AB713B3EAED7BD7C61E33C3EB4835A27832B219371648DD013830F0AA245B5BE865DF700D5D29FD77B1D104FE60C2CD3E473A40E10A42F094EE8AA472F9B8D481D6FCDA61FEAA55BA8D28C37AC93318DA7FE0EEC83E7AF4A914983F146A447C8037AB9DD815FD308BEAA1DE670F84E88F404463805C01668EA23071D2541F5F97E2AC3D0E434C06F8C8A14ED58458D27C6A9CFC6EC9C08036D5C36CD30326CF3AE54D92BDC7D092B169DEEF2",
	mem_init1 => "D93E272F13F5E3B6BBACAF9613D59D77949E6208463E1B54AFB7C90CEEA6A3CC2414F14EC21600CCDC56FFF11DE79B97F70140250C3016738F6FD373140802C824410645D8B3ED3C7069394210B90447583D4D61FC7B2C8071C6CA30F82AF981F17047981793C41324FA1438E3F5EFB56B7806C7240E87E6E47526A4759AC92EF0DEBCDB05325E9EF2A93250208AF3624AEDB0D7E0F012A4E52080241ADD262C0AA654EAD5A27D1EEAFBA1E5D78B4DE36E180F0F126F21759072E683B90FB58A9064069BA4D75684034CD518DDC8483A5733EB9D859C4E6E722F6103F4D7D0F59269258545BCC07B1A1B579B24D20AE97D92B32C9733903B07E7918C1B8AE64D",
	mem_init0 => "8965F2984B2C0BFD8F10540CBC4D52F941193A92BA80D0A6FA4058D799680A0ACEC3BBCB22A3D67E6BCDF891AADBDEEFFD8E5CCC50B027386F403BC4CD3AD5379225F0BA6497ADC2A6517CFEAA19B1F336CDFCD378F3AEB2FBE4A0A1382D9C2A59702E7E353BA8EA91F141CF184E581FC91E520A2256D08DBB2FD6F10AAA7EE27CC8D688383A86FC31CC41EB48FEC117E83F46230CDE7F703B6C3413E13C95C456E31983C050121D6AF32AD9A74E8541EFDE104B182592F01C8AD48924886CEC40DF5673472E76589E5BA7575794CF3C118358EB5B15E5D163779C5DF5BB3C53147157BF75D0C4F83E0CEA2A3D5B1943BC7938518064D059269195C117381707",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a166_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a166_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a166_PORTADATAOUT_bus\);

-- Location: LABCELL_X31_Y18_N0
\aud_mono~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~35_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a150~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a166~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a134~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a182~portadataout\)))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a150~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a166~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a134~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a182~portadataout\)))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a150~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a166~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a134~portadataout\)) 
-- # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a182~portadataout\)))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a150~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a166~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a134~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a182~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001001010100011101101001100010111010110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a134~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a182~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a150~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a166~portadataout\,
	combout => \aud_mono~35_combout\);

-- Location: M10K_X26_Y34_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a438\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "647319694B4B5D28E3EA891F14FDAE5B17710B2A5D0D80F19AB20AA012AC67800B2FFE742D0ADC8217B3D27D26DB6097779C7E616283C74711D00A72C2FC9E8AD453110F4B504343660587A9C4AC0F985AE093E5242ABB27CB8891219002B5413672AEBC0B756DACB98353ED10935217DC68DE0D5DB95687C5A912FFA4E11D6ABB6C3FC282DAC45C5D2AD9DAA01BEA2D3D839F421F06F91CDBC83D1A21477CBD2996367370489C578B4753E41182B0F7A908D35AB43C198377AB2BF3A680263CACCDEA86CCF48F38ABAFB97F817D53B59B1FB99ABCA6AD461616D8334BF01FA8753B73B33A49AC418D7619B6D9AF57695DC8AA413DF299AB010E2626A2F0018A",
	mem_init2 => "EB5E1FB1913C109E85A5905FA1C7CF8A693DB026442717BFBBC3E183AB72CD425145F16A6972E8EC2541242C55A604D58C6E9EFC125A58A36411D194F331471E5942C44842B2D6241ACA74821DF2C4FE0DE6D40CE3A6CD060645719F7AE2600BEF3220C1221529CBFBC8465630A8513D3BDA1F200DC19003EA5019C073D66A24A9360EFE08A6ADF8DB68BED972CBA6E7E63F989FB0A9F19D69DA873BEEFFFDBB021DC3146AB4125604E74A4DD743DE3CE2BF10947484C76B3A6640157BD04034939346AAB0A104227671FD7FD249D44590CCB1CAC24C2C4158302CDCD6CBB7F898669D147AFBBAA896F7378CDD32015AF0415E74BA8454F6AE729CAC72377AE4",
	mem_init1 => "CB427D5B295771A555556D79369E94024395AF87A68CF926ED9FC10321B7EB01D46B5B55C1D21D498AB002BA7CA59DF5BE2BFBD99033B9176F3243C2521CBB3491E4B4092F3CB0F408FA4D1B63F0E01DBAA26743955DE5FD6E67737B2A5FD2FB3657DCBB6DEDC7B11E6837BF1DC9E4BF9CE2970413DA4ABF09EE84F43FB4C2B198A3F06ACC228156C3FACF8D9D733C352729409EE7F1BD5CCCCEC8ED906229441BDEC63C8FF8A1FA79F3F22900EB4675C0122CE2BBCF5D4147D041F5FFD1974015E7293C01AB79EFADD54825A07B254E9DF2D12CFD9ACB4BA10106377521A9E5D512152141A57FF9058C4D4A3BA5DD105398C875191EE97913C6B160677FF3D3",
	mem_init0 => "861F302CBC460EBB9AF57EB170706A8912F6D210C0D0C791727A27B8FEB3D0C013C680B784E27672A2FE19C6B26F4E88AA52D4E976A7018AA65AC918954D5B27F2978EB1D054AF90C037497A10744848E06F7AC497D450D2274B257E9326645BD11A754FB43D368CCCEDCD0FF094FCED18B8AF770AFE89FB8CD9A4454AABD691CDE1FFFFA9F8DC6CE7AA4026F3DE941556368922B4754D75FF5CAA3776339ECC7942FC087BA15C40AAE0E04B359D8608BA5F289F4DC77C7894B943714F97EB9A8B1E2C663DBBFCEE86CA212A6D66ECB4106D510017A56225D9AFC568BDC7C056246FF427DE8C3A72BFB086810EBBA168468E91545C06F0ED1B0B457105489827",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a438_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a438_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a438_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y29_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a422\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "8D8D697249B1AAEC97486E21243F0BBE79FA7F92430D75C62F54440F3B6D762D847E60FB6E4DF1302BCCABEABF25CACEA037C6FFF458B767E7230955F65E255E691CA99257B1E21535EE75C413153A51167564CECDC7FAF33F61DED93AFFBF44850801C6FD77DC30927DACFF47BDBE1163BA4F157523DB6A34383E909720FD2AA80CD2BB7318DAA8937EDED5A60D92B8F69C578A0692FE0818F5EF73C8A3FB6489666F3038091539877DB6BA752523E33E5346DF2CD1F9F60B8C455E974DAB0852AD0E31237C7B9088CAAFB85DBA01E92F689C5BE41F691E8EB7F0B0F249F20B8D7B5BF29A3F4A2B3B83360677A78B1FD02F2DAF9A2DAEFB8B2053F51FCE7240",
	mem_init2 => "A107A43E1A3E3B6CD4CAAA28846273BDCC172ED3B8D88D8E00E79D785E3429DB9A8FF262BB066DD8227817EED514C5FA60CD3514CB2CC5AC2674DC06429D8162E8FCB5E405538448D92ED83908095324032FC2D4B25DB030E97A7FED0343ABC057AE79FD9D058089B00C92765663836C33AF2B996FA4E6A0B7A9AE7C6DBA1B9E9EC6555B87E63507293A9677025F5D2708F06E2432B4AD5512949864272C0E1DAAD4FD542EEE60C1256E28B3D848C11ACAA6B6A8626D987AC3961F67149CEFDEF07B0BFA8991AA582A86BF4D3CD2A03D0578B5B5566D5733883E66D5AFA7CFEFE47853CF7F31D0D3F92D60B5F22F15EB5F154F2A8166A484BB3363142FEE4C95",
	mem_init1 => "C32EE2EF24EA0636A2C06E88D1DD7FEA91E3175CDE018373FE2C1696B7232FCEBE446FD8BA283E2176A93C06E803CC63BC053071AE507E32583C116ADD2E92FA4B492370180BD144AA7EC112230606E9A6F550D0D99C63D4A13A02DA847E96BD76E5502A46FBA293C056BD9D4E55C10D3E0363437628F7EF6400412F97CFD5AB4D131A1420F3B17A0FEF2984B37F1F331E32B6BE0B53EFD217E94BF989F6233222E5A0F7037FD16C763189211FA140327D1D1DCC1C37BC99171A59807BA1484B17CB8AB2A6431EF36FA563F21C3F10A1BDEFA549E1B004E4D831B99F95AFAA0A35BB810C677834D7A94D81BF2CDBAAD558EA76C5D47D17B2754F0DBB7418B871",
	mem_init0 => "606BEDFF57AF6BD06830C281FF430EDFBC482795A6B8F668A807E56A20D70F4977F64550EA3660DC75D8B2266126612E01E4CF29C63A7215FF60018598E55765DC9234296279A0FD7D21B29D55FB91353AB6A646C275B3B3BB5A8911B6E70144D91B1CEC8FA278BC0F85CB247E9D5C75C8FDA1B2470B0EC67538022869733A3C38E11CAABA93C1AE891B2E78C81CBB76AB03378B26ABDE74B4AC236E1437086808971B6E107F53B5A0A33F0BE639CAAE21ADF40DA40D46FF59C3D3FA485FF7D6984F8CDA23E46B298C4DAF380FEEBA3C5E73C2C911B8294CCE56D0046AD4378DAB4D7865B538E8FD96E5024171C1B0E99C5C9371159841091357ED550247988D",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a422_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a422_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a422_PORTADATAOUT_bus\);

-- Location: M10K_X5_Y43_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a390\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "CD75DC2515EEF8763766F3494E2579497DC9D7D68C40D6511B549D370656F70169D40168413A6EA212A4F6E11CDAE88AF29707107C8CD1BF56CC6AA19367F82E54F5F408E26D27AF29692178CC082C19D88A1D6240FFA3CB895DC57775FA2104F54B4A10BB500CE76061144B9BE72994262126209451F579CDF512F1A48F0A6185F0E00604EA5D0A7399BFBAEB0EF653E1009AD24573E1F1AACD01F7E0DFDE5BAF81AE6ED80A070FE0FD4B316F50E8CF351358FEBBDF8D89E5287BB3C6517EFB6241AF1188E698D4E85323FEE36E803ADDA309E91F080BCE33CDD7E3C0445F04A89283C2F204F3C5ABD51DAA1891E87FCAF0C8BC6EC631929657A6D8AA8FDEB1",
	mem_init2 => "650393E7A96FD515987E94C293D3E2A5EF1039A82144DDE0CD0ADE5B397F59D325A81EC7E94C11819A77FC924C4FA80647670D41EEF1C06CB0B855887E258BC6E9CB7147ACBFD7F32503D8EB31968891FE8F413BA1438839CC7318991E2E864F84CF4964F8F26D0AA285A8010B20214FDCDEE95BD700BDCD54B8D27E2B01B19521BE9F101DE908DE2302AE0E9554B390D52B833BA482AC7A6C99CD27256CA1CA5119C453BA485F51A14A790BF626AA808EE717735FA55F2A6A29AE462ADA7A2DEA905015B28360D90CF3B710586B53CCAEC28981368A656183A54C9C6A9E98AD01BB7834F10A58124F578A541C6479C98A1814CA447670820A1E8139A0FE3141",
	mem_init1 => "DFA923434B902CFB7405C7DC798A4AC42EC0CA51870AD2DEF45E73313C1E43D9E272B0DF05AC9201969F3F5A1AB241A0A46623A40F32CEC1BC622CEFD4139C757DFEE71B2FBF402F5868CF094153425AE85C0F6784623F1C672DF58B8CC00611DDE7F6DED840EF008F2C5A759FC5C296B095AE6DEB64D4967C8F32319D156151A9F5B347B439995B78B6D5100EE065EEB2C6AC78A060B5EB054A2C75813E658D047FA8D157422C671BA1F16C5193FE00EC0B2D352B05D53E0CDADD9CD32983899907B55ABC2E3A64EA4C240353BA63B2F4C65464A1CFDC0368981F44483FEB8933EB2677B57A1AE90E397EB3634443732F03D64EB636B2623C00A302E55C82FF",
	mem_init0 => "207F4A47EA39CC6E056A755C6F3BB8C09E720EF2AC81F6B6AB2BBF6906AD1A7EF449BC52739E4142D3315D5BB223AC0304E5E68BD07AB74754C799BEA76E881C925A08E30A68C49D2AB08D8CAD6BAF3B4EE5B1256A91B01467B7A0EEF193D139F5118E942605F3F38BDA5299087F664C4F389F0BABE4C50D065F641DC9BD2EE1838F2C9BE6E992699A17C1DACDE9E435C44053434B58238F710EDD2A2FFF2140BEC956D47323CF3880B486B9EAE8610D0B3A65B59F6214B64F5DE54C59A1CCEE6BAF1E8D62AE61341FA06BAC2F1064C89EC6A9D38A61BD8420DD530C2A72A5EAC79C5C1E806F651F69261A6720AFE135984EE33126A00AEE00C49CC5B94FF829",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a390_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a390_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a390_PORTADATAOUT_bus\);

-- Location: M10K_X5_Y33_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a406\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "C5D00CE4650463ADFCFD26E422F5B2E25CB91F5FF395472F2C0E58532E52372CBF7267EE1B4DD7C3180DD90FB46C21BE8F26F03906E4381E63F74BA202A98635B083D2E8063B3D10274AE61AF4C3B53BF21496C0704A9A6A601834B654D2C7C2C72183B304C72555F38E0A6B8DA833D5EAF97FB81F90F97C16F78E5E2C581238838AC275D4E0B98D29D2EDDB4363DE1C3950CDEFF68C1816CBC5BA937F91BAD52190EA7CA633C14F525E90B24BBC4F17ECCA547595DEC35A79D5A241BC6AF804B675C0D4908762653A3A36A824A24AFF6C7CD5E499D42F171C5CBAEA565E66AB6B299030F6E7E80614380FACE421DA6293FCF4F4B540005BE06CAF9C1CA9203E",
	mem_init2 => "AB10901D9EE8218BE4A502C6B655C40292C486E3809B70BA43E52B80FE90D9C85A2E2522B3716C15D69CD5873093E361C0F6C61E1A23604B4D930D07A0C499F7601E0298182DFCE26DC6A3FBFD57676FEAE7A353096D5B0C08C0F82A2FD47E55E3861FA47E2FB4B392C59940D00BD0DB830954447817259430626E8F643B838803C9D7DBD94E4204364E0D5E5A292A377398E825D7F7965509181ADCD9FCFF564418566D2A0AC94B31BA2E257DF0D2EC36624C8866A024A9ADD97E8C527863BBC9F948FF78941D58045B26F5D580CB3B9A62671FAC3737B78B61560BC42D5F09AD6117CD7778307EC99DEEAF2E34CF24A287A4AEBDF2FECCF61D2689B23B6080",
	mem_init1 => "580995462EC708F0B70BCAD0A371913F299984BBB279E5C14EC5EDEB92F1DA8219798F08BD6B5DEEC0E9B663EB64EC9E8327BDD0A186BBA154B76976B62895AD7B9ABB494A1032AB65B171C4D39E84C928DA4FDAD689EAE19A3A714962B5F75CAFD19CAE9575E3C18621A3CDE47376DDBBBB1DA027ADC94CB445279CFD0533D2E389542AC258277FD615FC1086E34013EAECC700AEA0CE27719F29C49ECC424B3C4B32CCBC3424137F0E4B786D8F7531A4F44D86E7A4F13A015C540D6A5744DF57C97CF4F6E34892107F8C4E07D6EDBD11E11DAB7923F2E4637F654C4F84ECB0AAE8412DE054632DB77FE2F388FCBA1A5595CDF4E6F35574CB604C8BFF209D97",
	mem_init0 => "18341D5A9EB477C1400FA4A066B6346E443E4CC43A8C8DB2349212EB2DC1A8D266AEF9852636CD2E96640D15AB136315FB8E05B430C2713820ED1FF55C23E57C97D56FFF04216D60CAB5178AFDFA01CA356126F5535676620300ED175E75E90244952565BC78FF5023A1780E21CA39892C48CD6F7DA8A2835D18E84CFC9E792F7A0204FB1496F0B8A9451A53902512907BD36303F8E980834BA38FE567EF3A486D57A98554310B1B686AA25E3A937F07659C96F4CF83D3780DAFE261A83F902FA268CF92DC9F245C464D5BBCE4C1261AE815595E62810C43C6D7ECFCC23403BA545B1C611203B877BEE59AEA1F2FB0A958A223C6855BB055B55DBCBEE982A221",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a406_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a406_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a406_PORTADATAOUT_bus\);

-- Location: MLABCELL_X34_Y31_N24
\aud_mono~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~33_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a438~portadataout\ ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a406~portadataout\ ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a422~portadataout\ ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a390~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a438~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a422~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a390~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a406~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	combout => \aud_mono~33_combout\);

-- Location: M10K_X38_Y33_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a454\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "21B1A99FBEFCFC07B2DB3F1A2EEE3118712A9411D04FCC77A568A7B6C82288641A7F07FC0F4C4C618E913818643EF93C1374764C23C02699673F4143E744D0D48CE55B48D0DF943F93D06E025EC4F294E9D468CBDC39E11E57CCF682E261E6DA1E0E4BDD00C27DEBD42A695F0B37CF59D2F3A52EDB4FE46FEC3B4AE79801390F9795F2CC752B0743D40E585C25B8A9ADBACD05B51F21BD160D1A3D924FA5A742AC3B747AF86406427AC585BDC241EBBDF43220A2E73C32E64D2344EB8B034684D9370FBB32F07B7C78312FD8FFCB254FF721309156D0BE1852FBB455CBB8E9DEF1D7A86D264462170DAEF32D2D7DF6304DB1B031E46152DD838E641C2F17E02F",
	mem_init2 => "540C9A1DA10800D862E30CAAE089A09D2CF15215BD57A4C9F9B128DBEFE1C8AED4D56DAB24F7D39DA38D3D867A7DC26E6FF7906281BC1C83C9D3470987EF4A70B3B540572F64FADCD8D1E7B46F5B19B44F69C1B6CF27A297348B15982F7BBC863257AE8A158E381683EA84A622147E1E6EEEF7BE6D3860013561DF9321FAD01D3A539ABFF2A21F4D656EF7663D30614FE4EA9CFD6B0AB3B274B363584B0080F3F2113C68BAA7355F0A15135C32E52BA7C48A87CE3D992BB8A9D52B35AB05E2D216E8452844F2B13FFD7305A138281569F36C6ADB8A8608A0CD0A9992DDF908DBD1D0F21CF43ADF9B67393335AACCACA564EAF29FA31C65B1BDA6D3F696A031D6",
	mem_init1 => "2FCB2EBFDEA881B9F554BE415FAF9C5B98B53BDD2EE7F72982684C609BEC255B34986897111AF3988CC9319850129DF361B128B301148AF3AB853B5D1533F981A381DB682BFA4D5C7719836E6C030669BDBE9D8D437032535522B609C0A002E42229A9F6B68B61111A0E2DC673A9E437A8DD949CC3A0F83B5C045F8D77FC9E9F55D7F7144096D351F0036AE72D94B4F0F2BB76D908949A89A92A2F6B6D0B0B42D38F4C7EC59941B66EA9C64FC02C440180BD2548FC6F6C8E159162D3CB7BE801A0CC922102A62129C4D635C2103FB95F8ED0A8E9ABBD45B8A1941C392A94ACFE673F17FC237CD39A5FA209E7CA1A99B63A4AF2386BD2A164D9E6A8605BDBF768",
	mem_init0 => "D478799730893ED997E4500FAB67DECBF17C250855276AD545E7DD7E247C8D83C96AA2D4B7016991BE2D6161801B5BC91D6096CABDA084A2E25F85A9204487BC658564577678165E949B40309A288F7D0EA1CE1C484C382E099BEFE0151E293D6E84D8E173EFCA0B8C09E9291C9F2B7811E05C0597633C2F686B304D9EC3FCF24381CD0909CB50A842F2BAE09AA690608ED7D788EC4A7ED158EFC605B3BBC53CF74ADDF6CDC1B53CE4096012C89B3917DA03DDE99A7E195AD28D9954380D876C809997853D03E817FF7FE14EB035FF4E8A21DC7D9881F533DDF1EE9D68E1A87E6278614AB9DFD3BC1FF7265ED6B53254BBCC620D4663DBE7ED29474AE1205590",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a454_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a454_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a454_PORTADATAOUT_bus\);

-- Location: LABCELL_X35_Y31_N12
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w6_n7_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w6_n7_mux_dataout~0_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a470\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a470\ & ( 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a454~portadataout\ & !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a470\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a454~portadataout\ & !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000000000000000000000110000001100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a454~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a470\,
	combout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w6_n7_mux_dataout~0_combout\);

-- Location: M10K_X26_Y7_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a294\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "2C690D5C07B97102880C77AB09CD7A4B514A6CCF37B62E893FA9607A86253C35E8E7A7E3A7E09FCCCD526D5CC5A1947F7F7C2DD51F6A0EB667802699FED6E29349C91D297D38B7019F390627C19B82BDF4C1E6476CB57475735C2D849A55F175F89AC4FD40CAB3D895485F828CF6D9450A916146BA5BCE3B162E316444EB23A391656A7329774858A5436CBD4F3221ED82F7A6CFEDF052977C55B34AD5C885A5C426330A5ADBA9DBDFBE7255B57895ABF94B5E9EF6B98905E1C3D7F70A340F0C19FA70707EA332CE74C470197D04AC40BA9D3255D7DF951436A7EE777A77E14E7569BC8288E166D0FB025D7E0B88AD552FC16166F1F967E9BACBC1AA09A11B70",
	mem_init2 => "6BAA4D1CE3ABCB2864AFD27333DF7F93355734365ADC103C768F84CA4A191FDD87B01F620F76051286972708D1E7E6C19D7D3A7F8C13F3ECFBCE8AAE9889B8137B8F20D90990FE7C35473EA95DB2DF1410C24B77C2CE9FE9D4E488125B9E9408B829A55FC1D79ECB86E6E2BA9B82722F66C082E51E1BCE33DFC75C644FDAB062747FBB2C6DDA614D01AC490A16562CA8BDF5D707D8BB61CAAE1EAC310F2A32C24A88C8017527A7EA4CF9EDDDC8929DD68E305D8812DC9CB6A0DFA6D150FFB92E495102C1D19778E0B7A7CFCC0DF61EA16193E3FB3D8283113154840DF8D658A405065FC487B10D15CABA695D1D1C0C313EAB8763A9E1F4B1653C01F2193ABF91",
	mem_init1 => "FA1381FD765511DB87A0E33F3F27BF6E7CA4039EAF74C21007169C349F44A3E5012F8BA97D5D40BB1A1D7BA2308C29CD2462F680FD8D4F36D96BFE304D91B63064AEDB8306151C322B82C43D7D0918CF38158D52167FC95E6BA965E8549FC9A3D4345304BC130451D76298959A28D880EEFD79E0C570D2C2D8697A932B360120BFE5261A3466771FD88021CE8EA9D2168596351C5F9799F1AF144E768F52DE6AFC122367A31FD259B3F2D849B438E52D239FF1F8486D2DA111DF6EAFB737ECE812BB258274B4F7BEBDB207060BBD0EF066CBCB6B34BD01D2D49DC0ACC21442886EF9FBEA218020A4661CC5803DF452AF09237C90B370FE1EF9821AE0894F6CE8",
	mem_init0 => "B01323E93D8F3F818DF11FC0BDBB869730DC40E5C385CDFE4FE7E2B95FDB16AE995238CD790DC566495ED99BB0D86BF5082D40542A632AE2042FDADA2E5EDC94DEC28BEC1974B3D15349DB21CA7CD422BB822112EA92F12A1AF21A33939820711800234D8BBED939C88ABFD0B7EFA715F72FD8A56C930885757859466E7ACCC30D8774BA7D4B0FBA764D5EFC8CF361BBECF09827829A46098F9BEC788EF74F8CE77006CDCCF3885D520C68432D3AE4A411DF3D1F93F393D5FAA2372E3D36785799C3D37D9F19A6692A1D126913D72AC03F68FB361594AB30E6EB198C31F6202BF05B7F9A0110906378522F6BA4649139EF05FC7C47ADA2000281D939208E4FC1",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a294_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a294_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a294_PORTADATAOUT_bus\);

-- Location: M10K_X5_Y7_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a262\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "288516D81D39974999C40D8854496BB258E5EF52D145C4BD6951E5CD9DBEE2760FC55F05F403B3883DDD99F2513880555C2EDE127693A395BB7404BA9BEBE210E64219561430FDEC7065CCFA9C7C09757C76F9AF57C7B380D48E6141ACCE9795E9C66106DA8F75178D82165BB2064C1E6CEF573F480B6F376ECBFB4D5778ACB65DC2F41C71E1DB76D28B1114DAF479C189ED220B36AB90A0605C1DF6F8740E67C99CC4BA1A7903C7CDA916DDF77B3D1AB6E88AA0D4106330AC1AB2387E77E4D1D149789F5A0CC241AA7154FF0CA455D262BBF3459AF84236BB66A2C05DDFD1F00BFF19186C99A82A901BD0F612C347B4C23AE047FFE76A6FA92709F6352A7638",
	mem_init2 => "257DC9EE6DEAEDBCF59EE7D9E1030EE41468688CD55D19EAE46FAC2F2DA3B4DC71DC53BBD80861DAE287497B8DDFC2EC1C05946E132BB697218637006A756B58F625D76F1607B2CF2E64049B5735A653CB7789D8716479FCD117AF570ED929564CDEE1726F313061DF7225C198FB3971C671951BCF0E151F47218FF6220D4F5C8C7D351B0FEA88E701FA9BC18D54E80E5EFB158C30FF994902138E73A4E905D34F9B6B9A9A4FF20D08FDC582FDFDE5DC542A23600FA96D8E2E7900CA807ECB52C53B20EBF8E9783A653329E7D765D382F29764D4D0781B634B659D04CA0531177E652C4C4A75F14439AA9EA648FB5483E372B77559AEFAEA1B7C799C9C0FAC7E",
	mem_init1 => "87FB3E4BB4DFBA6C62F168D72178A3F33682A268E1120FBFC8FF354E518323859B60747BDA1811DCB7411C779F4D51F74148227F4C4FF60C8D021B8B1686E3F921AD9E8B208A07E4AE1B4F506E1775AA02E7A6228239E5677C9AFE384211E139C63E57C14F25220FE1889CDDEB1BBD0DAED6E4380DEF2739E0D7C2F5C89B250DC7941CE3F55CA580B7005A3A480C4A45F33079B9315AE18CA8C50978B796EBDD8A96A61176D1576FC0A2F5B8404555C5AB356F9AA5191793060A77462B7629767ED7A156B373FEEFAD3AB57A22CC00964DD9B5DCEE015D8470E9395A0434C170EAF242E88A54B48A98C32677A6E3441D78415239A880721E4398752666EECBCB",
	mem_init0 => "05DC43A8BD04665F099D8FA1650C1EF13288F70F8470A7AC96AEC1A24A2A7F72E040624605FE2C8B59B15953CCFD9E0F6C3DF025A84A8E0E3DEE2F710EB748AF04DA5B2CDCEF8281CC6059E2EE34BDCF141062DFCCD5488706CA37574F8E237BBBC786DDCC80D1ED702018C68B8BFF8BEE7F9FC8A3C4BD44DD3E13D476AB21F1D0E23F21E0947BC1CD02C34E67F922CC888760420400BDC2BC769CD0ED14DF066694C9C3CCFFC438DD24137D0E00D1C78B3190E88921ED714FE2AEC9E4BC67A57E8C6318223EED64AB846B3593472B269D28EB12BF5E28134500471B72902BFBB1AE63D9FA754E3035FBCF952076F902DC478F2E691FBCDB2B1C96894142E3B3",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a262_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a262_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a262_PORTADATAOUT_bus\);

-- Location: M10K_X5_Y6_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a278\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "41821EBFF1FDA53F5E0336B9206158E93EBA8E3594328CDDE10A3ED73DA359C9BEF05B78856BDEF77AFBFA0402093A941E9B331E39D0E7C526FBAD87E1B8E5A9643C9CBB7125602877D4A33ACCBB6CAEE4A376BBC92BC3A3699A12B6EB82498CB85F755E777DCC2DF7CA6CB5CADE3057BB5C885307B2C55EB461969251E676328467014467144551ECF6657231442F6ACB6A9E253EF574B5A634474A6CBF29CE5ACFB3ECBA4D4ACFFBE6D40C3C2A49D83A88FB1BAAFF26B3605AF4945E17208809832A8F80A40873F2B769BD078CA28F603F5CFB73A8EBC78CF10D1B3592FB74366F20555A3C6E3B3803BC1F7A4B64BBB099FABF594228FA32062A07B8E31E39",
	mem_init2 => "694BA161443F09E27E16937D480A198B11C99659097EE68238CCDA10C6BCEE4AC2968E1BD4AFFC6FCE66B6D3E15BCA78937C9C997AB8AAEDFC2715DC04C06BB43B21BCC0039F02D6506AF9EB1308334C5F69756DDECCB1B51EDCF67FA76EB009678AABB07C937B95FD2E95EC2EF91B8FD4243B50C1EA32394DD0071067ADAD94CB579A061CBDCB354F7790C8544C5282DD17A360DE4407A27274DB473A157D13869C828FE45312BFA21B6C18A6F51C15627DB1C80F88A5CCCE34749746E91A550EEB1E0D2102253B891E9BDEA6B721DDA728F6CDF52F8DF937E0EC80C2B9A87ADDF525A2AD6A801807ABB7A88423A97F08BC26AB98741BF530250AA17E468606",
	mem_init1 => "0122BC5235DD38276A1554920BFC982DDF178872835489AFBC3FF9409298A8ED74CFE27658F2B60E63A591F9F2D2AA805C35E312C4BD1162599AE884CBADA05138FFCF51727163D45F30C6F5905FAE82189A193A30DBECCDF1430F26CD256B641D61845C7EE478B964050F6B1EED523036C115779181BA74E2B836712CD694F8EF8DCD0F785E1AE860AFD447E319C50E346041867FB28DC6CB90C7A50A1BC9A18F9CDDED6439AEA90E360A4F7F104C9A6E9E7D24E6808AEB484C74D1B1D830CD41EE922099110E0E3F20D67624611DBED9C4604A8BCC32474CE318E45C4CCC1AE9A759EBBBC75846A17D68574A9687A7BDF75560F7C2F6928D719D64240EB56B",
	mem_init0 => "11A81AF07AA7B7FF765EBD5E331FEBEDA63702FCF78BC9F5682AAE4D4089422E7898043F00FD4F424938A8ECF81875403ED8CF94961270D660E715D08910D4F189FE26657B53F5C17A1AA6A18BD18BDBD11CCD83BADF3917EC7A3FD0787AD6F3D72F6D46EA2CD0F6BA44EF319AE85F75D146DEBD48C6C26D2D15B43C868BA7204D2010183F1C522AAC1EC0219509C74D80F15C9DE790869F73E6BB3E8C33FE0475635F8EED630445947BB3F943BA359CFB83EBD0795E4EF76358E97D7EA85E1F10FC94F628EB3A1E73B5F57E5EDCB6E99BB66675D1866C7871D48CE0C2871F6FC17B2B83958AC05775BE3C1B14399D7B50D520F9590594020ACE459E18119636",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a278_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a278_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a278_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y5_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a310\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "6472691A65B5DE3BB5196C16B2B8C67405241C914B3947C02E3630E1C1B2EA451D41595D93360D6AEEF4020E8C5A6FCB6E82D60216B0C88E5354F10C119F6B82194FF8CAD84A789FE0D517E2F55822DA2788A3C8BBE3E64D50F7EA5E259C8680BBA16BA35985707EBE6C41DC8EA8D70FEDE86CF6E2C4850D77438AA3D6C9B071CBE469B3B1633C3771B553A7261968AA14A9C7CAE2563BCBEA17F50A82F229669D6BBC8800E0AF66DECA3B219BCA7E8FD1097A443DD5C5030D5107562B7CF0DA766E1738006676C480F75BACEC4190D7D4E84538C9DE15C8638AF60E9D9C6E4658073DF18B07F21CC7D45E0649F4E6C9992DB5D2C91724C021FE1F3968E7E458",
	mem_init2 => "FEF7FFCDF3E9188B866EC244D5142E34C1FF47F26BE6EB738EDB158DFE6895B2D6A151FB0CA2123A193F6B99E36252D091A517C41F86B28AC554BBBB3D90CA6E83D327A1C1DBDDA2D6EB6B4E6081C18350F5C24A1477B560445F58E579804208B388DC00BF1CF7F23F24F1CC7E411AC161E0245E0040BDF8F7F0BD0B9E3D3464887B0233B952A1B35534634E0B6DB5AA1BC4121FD0F96F404601C1A3C131BF0A0FCD90633F649B6B114C46A3B88B5688068DBB3A994191C8074ED2864268F7B2B4439B7D9269CC6D73092A8CE5E266309DEF4E807FB769FB532C81E9A6598D624172F95DCE38052029AF0E39A6B5FB4537FDCFC6D2E12E312576FB6A0EE12575",
	mem_init1 => "460B684D23D5C2D1523992DB67051CAB67039899CEFF810D3BE881DA90D6FE70DF186718C0A87D01BB3388A1D411824CF8E50013A6594DF03A33E468F1A113CBB703C0550FD03AEFFB76B41CEF300E127D638640120E0537908B4C34E4F9CBA078A6458FFA6CD6AA5F5D3220FF0426FBB772AE5E0557626DAC4D9567583FB32613D2BCDFBA83CA46569290D8C7A097857E757D2731BBF98FFF072043B0114505E2FF24BD273796E3CB441AB3F1DCC24FF1819A25259FDC318CF71E64D221E2805451B63E76D3F0DF5D98E4FD2AF97C2242923CD419A1369A4908CEB7AD6F4471CE8EE09A9A9C848428D5BEA0B47E3AAFA33977918BFAD39FD4611901F0133454",
	mem_init0 => "4FE3110B42E6F6C285E18B474C2474ABF8AAC81DDB12CE3CB40EA5B817BAB296DA97ECD120FE6554966FCB3D0D2E3977EBB92B110163B2514A8A60EA2C6EC77A078C940A914743E0474DB3294796B78AAB98FECC906BC24398C30228CB72D28BFA5E5FC942B53EF60C66FB7BE28F6ABF8CB7899E8E009959F14D96154FF29B0B3363E0DEEC6B40A6AE279A228D16EECADECE26400D6779F9B530C3DFAAF5455D67D1FB4552A599CB5992CD69426151F74A78AEF0DC6C55D4EB0C9BAE96741B16DCFE852275F11CFF5BCE561FABD64AAFCE35CA244CF59536696693A0EBE29E568392D3498DF219C84698738BBA654AA767731E5A1836D4EAFC07B728C22EBE26",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a310_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a310_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a310_PORTADATAOUT_bus\);

-- Location: MLABCELL_X25_Y9_N33
\aud_mono~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~31_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a310~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a294~portadataout\) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a310~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a294~portadataout\ & !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) ) ) ) # ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a310~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a262~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a278~portadataout\))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a310~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a262~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a278~portadataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111101010000010100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a294~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a262~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a278~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a310~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	combout => \aud_mono~31_combout\);

-- Location: M10K_X49_Y30_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a374\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "8A92125ACF1E621F03E3A7E7744B369920190127ADABB17CDC967FC2A3811EA1339208D5D9EC134F836418F2B02055295BB6A9229EBADF40558C9A8BD11F337D494A16DC9E03BA022674B01AC3EBC53E1CCFA373B8CC89AEF9838DC235B3BDC48A069C9048540E56981F7F380203DEA16F2AF843F4681F01BE8B287ACBEED54F994A0BF2480091B7BF95548FA4168A381DD7C7C401275A750BF22E2DBA4AC2E95E2829562298052DDE72D770E0FFEB4F2CE0B9E09FFE4C54803FA49081F8A0084A4D34527440DD9BF31C0859A9984643DC7C7C4E8F85E3F036FF9A82E707A06BAD65E56510AFD9F46AC71B2EE92D8D2F45C5C9816136B90ACEDC2FFFC2F5EAD4",
	mem_init2 => "371EE161B11475DAF52290F486E734B19EC2A5A95F2117E979802B289FD4E6EDBAA53F9C17979090B2610C7629082BF2BF23B826A3ABCC0171C8D6B9E2BEF99DF8A144B5DDE1D211143981A8C35D4D501DCC06EE84E1D476F4A1BDB6F4C07DE87C76F050AB8709A9682766F7BCA64ED4A0CAA144E4E8C04F17574AB666DC91DA84DE3313B80E0260BB6986CA66EBB9711A63EA01D9C5B3A7DD18D6F0EB3DB93F96DD40E3C626FAFCADE28F79C0C59B48E2D6D95D3403E36E1FBB5097E6D14B92D29C68FF19828B0B5FD71665FAA70DCAA7ECB6E85EC7BF7F034D74BCEC201290F01E7D531DE8EEEE3C353368363EF8304CAC94965AEA24DCEF14F831E554484A",
	mem_init1 => "9724832B5B0082C50C193F72659CE96D8F9C710597A6BF2C6E0EF1ED077FB9C93FDE3496B31513602C9E9EBDC03E54578138D2A3AA60CE23DA5B13674C837F3425709C221A5F91B71B23062095B08499E14A02C60DF974E2461E158AB3AE05ADCE305D5EE09B4AC85FA38A38311C87100F0182FD29674C2A801D3D7DCB74E58BBB012AC948585A886CDE3DB347E804507023B21155CB9C3C7A67719913F4A3E39DB48F019C4C7A7D0FEE9FA5531527952AA72C03ACE6BFF88040D4A496D9166AD491E382D9103BC1EC68587BF28B189DE971407A8C91C005048255A3F0BEEB460956462057DA6DD3F55039483647E7B87E606A16B9413D5430794AC35DF15062",
	mem_init0 => "69B031DFACC87D452E233FEA56034F118BD2903DA65FDC75FCDE0A3C8698BBBFE54E313E6C174212C13FF08B2F4A82B744300C0757639D7C6CE61F7A9DAFB489BC9B67977015EF97F4144DADBEBE7ADE9C3852A99CD4E48364BA38EA3EF2CF44EB073E6A1DFA3571EB973E0113272515AAE80562E44FB618B4D6A9EDB7652D9EBAA24CD3B6FBD2A2BFDC8D8026C6C0F82F0B45F20D9C2A2555DDA7C10E88822A52EEBBA84EF9B522F10878B27A506EB2ECEE617E22F02EFE52F43E84384AA5AB62C29E5472621915B8AD84BE2C201D45CF010630CCAC39066E3B9770E76FA2D71E9F48FA425FCA2667B018A4C6EF1E61FC950B3E60184A2642398563461C1BBE",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a374_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a374_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a374_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y30_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a358\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "39AC109CEE29609640C73CDC7FFC8CCDE8C81E60B43727D817206A311EE7A3A03560DED3959EC3D379822653686D8C29D39EC3C4292F1F45E985D0B0790F68BCE5B63CE42F78BEB77049B497942AC05895DF8D60216C9F7443360B5CE9F4117789191415BF83CBD354F0DBFA8751D4D9ECEB31015B7F27A34229E19966D5B4E6791A79187F15960CCE68E1B5F56BCF2B11341B539DD0BC55CC5A9ABBDD707A3C3D7F85255D43AF1317E9D099D08855E7D0CE4944A7EB3C9DC89E580066ABD8342850A1F3795B6C59730A5E3A84FCFC1A25E3E0DD6A5228E9CB7FF674AE78138B7021DBD069AEB0FE9A5E9F2A7BDA8A686FC2D9FC505EDCC593115D28A57DE40A",
	mem_init2 => "9CE201F9A56F95B977A4C5AEE590987DB64FCD6D15C3194823954A4314EF1C0BA9E08A85FF35F22FA17C0E0647A8FD283640844664713890BD0030FA52F36A6374B72564C4CB7D810C6F8E8A82813106670EC00B14962AC10F6A21DCB01E0274C2727886195856D0C6306882BA4342D4B3109F97ADE44FCEF4CD37D53043BC5AC1F7D83147FFBAF5E4252D7FDE8D7217CD9F807A45BFAFE086AE9F0459EC14D6F4770B9E4881C34F8B6860B6EA85B967D604C9C2A30B0F626198DE1E1129FDBE5FB01451874DBEC82AEC76C3D13FEFC1A136312E1E21F921DD95AB972278E7E82E4DB1AF3C74FB9FCF8A5F3A172373BF620D0A878518B23F39216E87465FA3BF",
	mem_init1 => "153BFA987B21884203DBD1D40E81A5DA0DEB527FFFAE6425C9DEB039F80C9A859B2828281FDDDA779BCA1A51E3927E6FBAAECBCB17132DEFF2B385D330D15062676E71E7F908C24AF4544A51FAFF70D3CDA188FA78AF0E861BF641E8ED0AE86294DA3D706DEEB28175D144DC4AF43CE0E3A73DC2C5275332A41D63714E0A6E415A5004C21C7B0791ADD612345C64114C11C4E6235AE39DB558E8B4E2C2A3CF23EB8902138EB47DFDC5B1A1EF94AD4A5299628C541C9989D70811C0AD0A0D71BA3FB7A1F58254C34A9EA4B77E559FC7B400D35E3343F4DC9BA918737CD8DA92EC8B4D6E847F5DC409182D077710421E827E29F91227754C76BCFDB98A24BEF4CB",
	mem_init0 => "EE216D371E2E917375BBB15E48884C6D9DFB1B28641C1D9CEDD4681B3350A16FB9295BA24E34A10F26745109A38BC66DA1491172EF8EB96B0EDB73EF66CB835684A508473FD0263962B80954507210EB49315240C7D10E44BC682C29A82563C4FA0B885931E38257FE95BFE333E7EC3C2E5643AC05EDFEEE30EDF7D5F7E98D15AA9C56CA3C4027796712383C4753E328AF475AB07751BE883396A54BB949ED7B6E3B33E5656921F9D48F817C1EC8C80B6C9D15BAD8F271F2CD46C1F97A22471D2D4E3BD6F8FA251C5E1699A0C49E23523D5F6CF22D92F6E0881D8C520AAA50F63A040976B2D7FE7A70A776823AE0983C42FFD0F1D5FB7A0C7F2F14B0DC80B2B5",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a358_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a358_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a358_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y28_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a342\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "B0FF2A5FCEE35F35A09D478C8C11D21E0FAE2FA64F54A09BAA175E63D98DF4B1E25BCF0C02031C253168F88073EB160A2F8BF82021BFDA047B2464AE62AC43AAC80EEAC1A83B65832D5D42866451C6E61310450E77E5B849CF3ACE0E7C59DB4DAF3F31027F0C7E5D26518423937E333C54904F1544BEAF6B2ABA0BF4DBB708923A7BB638EAD552760663500346B266800F122877D968E9E0612F60CD3AB1A470D6675B7DD42859812193DC86F201E58B96E0EAEEE4DB41A0F9E36E21A09756B34350FFBEFB29E1E5B1EA6563E3EABD9E6B36285718347BB58D0FAC2034DE32C9CADBA3DF9A9D68167805955538A60536C8DB92B09064BF8C29020F245DFEF095",
	mem_init2 => "F151A027D8EA8ACE89D6E4DE452522B43DFF9416F0637AAECA165BC672D8298F8E833D510F4BBCA5FD85D0359E06A09ADE4F347C0C17C9692540D530E492FF064CCACDA3C352B719A02FECA75118D158D30FFB11A3D1FBA67E3BCE398C5E7A44F73FFA39C8B7A457354BC4EBD940F21E6B7DB635E1809F61F8326851C50A0CBE0687FCAC8B6649232AFEB8167A1FE5B5202E801A5EC93DC74F2F546173E481568E239BAAE0B551710FE3A88638C9352C74D2CCB04D2863BCE8CE536445205C13E9B3A4F8ED696273419AA463EE46C608E83F6B39433E9FACE52901DC6EDEE74AEBE43259152DD75F03A3A50EB7A800339DCD758843AC70A2F521D91B9C03EA51",
	mem_init1 => "D4E980336D55BD76658117A2A3963EA4C5707A9747C3DA065C508B9D9BB636D3447B3A29F154D565B991698CDE16293CB5B627653F001FE318E32432149B7CEAE63B216EAFA55257E6A39A5F93348B8C1CA86EC52346EF190FEFB8B6334FB2593F246EEFE70F6C391408D6BDD2A34E8A30003341F71707D7F301686941104D9589F170D4775ACBF37CF8D7C7C1D634468D439E1F8104128C92133B89C4C2C1DF0EB74D159323EB7B51946FDD7E9F80D1AE6A0C08EB80ACD3B6D0ECB29479FA313CC71C9F47F94AB5115ABDF9B2939336CAAD2ACEFFB8D85E5CDFB6EAB5D6950C9195973C5188A060B4BD47D2481BAB248F3A75FCFA893334149F692201A25F5D",
	mem_init0 => "00B860EFA43618E5B28CE3C9226138B551084FF67B87B9DEE7076713429E52379FB2902D9CE20B0F3576441F05D6328627E9F3125329A970DD895AC8F475A1EF8B2041A4ABE52273C3B1E9438E5700290923482C24BB0D85F7A0B4B9A43BF4E84720A801FDA3C5B12DCC55CF35DE0E7A09CA802247F01630A4B86E8707A771D50A3A581A8BDC9F86AB26F4F9F534DBECB71DDD9025C056F0469E71B4548FFA21AD773A40BE4650666BE26F8F87C94064A3459CDC0C68D0469612081B0F08EADA8B17222915748CB666023660A2C3C4937F73D9C815F6CA7E354839256363B118D1AA264685C762A94B055CF1F07C34A514A9E0BFCBEDCCEFA0FF2B6F9EAF8B05",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a342_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a342_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a342_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y28_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a326\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "4433060E22DC626617E820A83936DDD3D6B1EE6469CEFD20854F14E069C3572D4C149379A6306E91296FFE873AF55E7AE4A25ED1513A199DC3CE7486F9F5F6F846CE86C5A17408554175EE00FD67E264133C2333958038268C891145A8578DF1C913CCAF932199363A57EDB14833783CE6080920012CD2452DD45C32BF8E661B14F8CA56A5CF6B1AA79F1C70F0BF2A141EB2496CDEBB7E5C6D3C18A72037B24DED8E8683A594E3C46CD80C294F852FFD1D458AF329E2089412ABBA32F070DEF8C298A86E9977C6F9DDB9D3D2E885F70DE6311F253D7F7BEF57F135843E5F36BC5FEFE616C199C2EEFE54CB89897A09800D9CD84AC63AB3289CCD36A72A1CED98",
	mem_init2 => "6E1BC524B19733DC4573E28386EE393183F98EAB35AED81914D9746A5A1FA053524A45AC683690B6A88F9A5ED6BB9EEA1ED875B01A8F525033B875B2366785D98A1DC4DB7DDFA4F5D2EE683CBF954B547D6B16EFB0F4A918593BBF54C7C2B39295B6DE8C62C4841DCD73D5572C7561F73AF186FE0FBF3BFE5590B781B25E76C934A19E4D4DCDF60C9FE026B2C41CF9752214A53BC85C169D508112BB5992C0CBFA13BBB89E02A865025D6130D3DC7E285DC692D82301B87907ADA0A1F08BE922F9135F169A5CFC26DB2DA315C0A505E81E3446B6C902F7C8CB80F5B4C75CA89B6731FBED2A9F39FA7C22A7D7B993FB126AB478D3468DF9B0E0CE301606F2ABBF",
	mem_init1 => "073C96A96FFB7E5812C3AD7C1264D1FAAA2A7DA0355A806D6BF7AE5BA4D37A4CC7E5248866AC951AE23E44B55E2951DB265FA3752F262EE44D2C6873C67438B341BD6B5474A58CF14E18C162077982C6D502A1E2871A962FD28BE3B40E449D39962A188E8FB8D70E641615692F61C1F89D9AADE08584732032B4ECE15369A576715E05107A479B3242CB020C989DA3F67870A7D0ADEEB621FC5919A7B7BB0A05F26A78AD56D697D788B3B0709B96E386BFF9433D07E29C37456EA6AC7A8379444811B01A559E843BEBFC32893D68AAF817CBCBADE7A2118B5C8CBBB65EC36C9EBED755F2FA7D7945B18964C5E9EE040FB7404722E98D11D79C03417817522C83",
	mem_init0 => "102A94F3A22BC213D9BDEBDA270FECA72945216C7D4D02F39E37C3E31CDBCADF34997ECC7B4EA491F711A189F69A429A653FE314CF7F59BAFD0D91A792D579B7BE75EA83FED22E1755AD9237516F091361288FFD6A0F871133831D5D47F5E2EE37928349FB223D4629AF58ABEB3F8469E162D51AF5AC45214E5D395FD79471BDAC7ADA0708B57B42F51CE8E49495E9764F42CC76FCED15CC68FFA8B529EE646C3859E607FEA7856D7BDE4519326E8C91DE398BF8E27732A824388479490B099A0CB058B5DDFC6854EFD96C66FABEB8F47D05FA3E3197ACBEDAC188C806FB43D1B25588957EB62E5C3D9F376519BA7C332625825220F29D4C18B6EEFF4899C469",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a326_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a326_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a326_PORTADATAOUT_bus\);

-- Location: LABCELL_X42_Y30_N42
\aud_mono~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~32_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a342~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a326~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) # ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a358~portadataout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a374~portadataout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a342~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a326~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a358~portadataout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a374~portadataout\)))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a342~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a326~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a358~portadataout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a374~portadataout\)))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a342~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a326~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a358~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a374~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100010001000000111101110111001111000100011100111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a374~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a358~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a342~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a326~portadataout\,
	combout => \aud_mono~32_combout\);

-- Location: MLABCELL_X34_Y31_N30
\aud_mono~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~34_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & ( \aud_mono~32_combout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & (\aud_mono~33_combout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w6_n7_mux_dataout~0_combout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & ( 
-- \aud_mono~32_combout\ & ( (\aud_mono~31_combout\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2)) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & ( !\aud_mono~32_combout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & (\aud_mono~33_combout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w6_n7_mux_dataout~0_combout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & ( !\aud_mono~32_combout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & \aud_mono~31_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000010100110101001100001111111111110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_aud_mono~33_combout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l2_w6_n7_mux_dataout~0_combout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	datad => \ALT_INV_aud_mono~31_combout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(3),
	dataf => \ALT_INV_aud_mono~32_combout\,
	combout => \aud_mono~34_combout\);

-- Location: M10K_X38_Y50_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a246\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "BF7C02705681AB2F9D973E7B4F8DD76BB2553EC282C954023DCF935592ADA59C7DCE39FCB1C3F2D24AA8DB80C87B289D6457DC9B414F69C3F1651D68BBA59610526E3AFEA0611DA016B7439F2F653AEE2D83533BEB2B3D335E0F210DB0912641B4E0A129AF5BE9783EB7068B502632700BC512933AB0CF583FED69B300703A1A189EEEDAE1C2A1F118573431B8147423DF78B41674B0D746B2F384750D2D179FDC3168A7C87166A4D187D01FF51E5F8DFB22B21C0D9806A688F06DEA92BC6BEE4E3B712C35EDAA2BA661C236F28D2CB58BA1C37DDD31514B88430D4C8F57A4FDD47D2949BE57F470E58B25325AFD0D1F3659CF5554A4C4A89F190A41CB5B566F",
	mem_init2 => "185E2B27AADF84B3DF0E05BE772CCFD7419BD853A96696CB4DC4810D45F2CD6B4BB54020824B8ABE14F8D442F10FE921C34DCC4AC92EA95A3AC8963A3AD013E65582335FF5105FBA85B5D14C8BEAFF1BDF318378940D9315EEBD136A986EFDD1E74F63115A4D305F2894C2E8C54BC740B3139CCCFB51A8C526A92241F89ED890CF157AC16C252BF4927C69457C1D2BB0A42775B0679AD2E7FFB6D2F21B4A2B11434220075BA5F6E42523B216EA67B39030A6620EAE6E6CD80AD9ED4630C065BE72420A20077450487124F54D8B0955E2560AA209349552043FDFE65FADB99C9C353F413F4DE36585E797DD9456F6D7A2A0D77FAF6F6CF4A5449F2FCEBEBC1AA6",
	mem_init1 => "03E9FB027A2B572DACCA1685DBE38896B20B16DCDD0C6142DC474B1825E0E1B27F67E9E3D360C14BF46A503124F0F591EF81C341EEAE6F04FBEE21C175DEBDB5F1E0E68889219E408D3DAC642E8092DC907C5E36E33FB73E620C1552F8EE5D677E5446733BDA17F6BDC6F8BA6247FDEDB0DC7414BFB0040876091F169974A652559E42DBBD2A685AEFD2B70B50DFD1CEB65FB68AA88C6430676BC3F342D17FA084685F6A4F9156D8B5610B6585894A37C26E23B5F473217B5EDF7F1B2C203A3D5D9DA0814779F48F0C3869644431DB4A06BA713B21DB62FF4B0310ED01ACAB81BA0EC62D65A2319F6EA9B01E99ECB22C4B90536CD2648FBA433DD63C3A16CC57",
	mem_init0 => "AF07D840B6C09278BC48A13846B89F7094BB034E108883F389A20AD6A50199A13AE2A06BC339BD93C9F4B48E3BDD661761A431EC27D1E3F4280B3E1638D2FD744C498B820B5E89F29A5529CAB4AF7380F1F650E644FC54E007568A75DF19BB3E50B28C1657D66B93C87D2389180941D4759566D0FF8398A5F71DC421B85DD7BF3A3142F1C32FEAF20494495D0B91EF7C2CB47A17A19392C104E8EE7EAB0FC8A9819C476D6B513D16351B720A718AEE005EC94470B9CAD9589C61EF729A3CF80F6EB58B909F30A333AF05D84F78A2CD27D8C28AEB0FB02C8C99C6A086429C7AED3806DE3A7406D95A241535C3565BB4C52202460CAD0E1A56D3D2E6974C339293",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a246_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a246_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a246_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y65_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a214\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "39DC47A037C3C3EF7F9A8DA073D44F9986F0426A209F22A2FB2AD53B10C801484B1F83FD7E84806960B5D46D4D07CD33E01E47B2027E7E3F508342C809E3AD6E0F5441E241A9A7D465F662C46B8728096EDD38243A51AC178C9544A713BCC6FA7A3A358522F07798FE372BB9F6E8063AA58C1B7EDAC5735D1A5726A26D8496ECD8A677D343A56BB7A6A4D78988B5C5ED134A3A1F94DE6D8A0AA21CE0AE50B421B22DFF4EBE066A8F6BCE1D6581A013B0C51AE3635AA6C3E55762E20E05E340C2B396A258F907D2F70F62FA2239ED3226EB40A3436913168F5930CF7115E8FAE106F819CDCC60B8C406DEE9AF4B1AE9E99AD1ECD039F77E21185F54068B0D94C5",
	mem_init2 => "3DCAAED3AEF67A91B6593A04828515D4821E79CADAEEAF0C028D339F533E0211A13BB14E3F1E3591F23D1F44D858AA1A0003BF2DDFC8771285A1E7F0C60665B2FC6878A5EE6372E0ABA0A04075825573B2EBC0478D816290A430757973D112FA2DB6BE2633AA27AD979EC21393BC36B038041EAAFDB647C73328B08F6C313F5B4BA17DA742EC40D147800B768657035F5ABD7FC8E2627FF67F96015FFFF211AAF2B0A2A79BD0B16CB707739E026EDAB8B620E2AEE51541AE80FB34BA94822C4BE6EE5EA6AC9F455B247B3C08C2FB07787B9985704A95C33D069421A34AA7077EEA4E816C557C170E296AC6E47DB97FAA834EA3772EA4E39B155E1580FFD72481",
	mem_init1 => "CC3AF7127DB85E45245F640C90566C333C882404FACEE565EE2E7706ABABF187EDBA3CB36B6DA73C3223CDAB7C3FA73362117F211A51811E8CD5CCC802944FAD0C54746F382FC7379581BF48835177E9B71463E5EB2B514095D1AC9D7E4ACCF333514BFD00B810F7BC8719F86FE69ED9AD2D289CE5BD6E03DA33ADC15DF60D3D34156C05E934564DBB0BB3C8380CC54144852AE5C2B87A9B5E9CDD8484B0A72700BFCB2FDA5DC40B74FD66D13CAA51D955F86436820802E0B15944B2607B868411DC8A33791D5B931B4750C5BEB4FEF5B5D85F1A59FF1CCE0C6CB4B546143DACC91DBF11F2CA2D1D9D5237105694D9E665FC4E8F922E19FD8456618759F690A5",
	mem_init0 => "ECADDD5B5C5CA6892BEABD5057773226FA6622EB65138ED7C5ACFD0B103CCE4ACEF5586A393EB067E351A6E7D08930B952FF48B6DD1298FB9E29CD629D1A53AB360E459535D2AEE3BFB2B9F5C50EFC6DF30BD7BB159667A3F0963415BA00C69884B9BB2968CA8C2ACE70D74969608A69227BAB2FB710418A5AE40A08998F5600B361471080CD3E14ADAF4488E30255BB3D42C268816490AEF4A91D3464F9ECDC618CE61DFE0B48E8BB81ACEED491ECB312568740952EB34B8B9CCC8D373AF712D4D27656EB1322CD7D5FF3AC1B22B1612829A624B196B0D3E95CEA9D6FD800B918BC87585B9E4C92A902FB56A19C17DAF54F547865A95A4C4DDC8216B14DE033",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a214_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a214_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a214_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y62_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a198\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "1F983036000AD73D3E78CD13DF5B562E900E2653F0B37C179692EFB910F167AF7F4BA5B42F9265639A0FDEAEB89FB024C5C8979936E7D95AA4EF2462A7439B1A27C432B001CA5E09895565D8E782A9C82DB7E1B04CA5FF9E00C8BF462097BFEB5648424A60697F3C7095164FAEECEB8A8DD01767B75E01701DAA016C2CF8CD5E7DB5C937BB6EE74A5A40CE83068FDEDE2690A38D7E651174C28FF5F5CEBDF7F7C1468898C769CAAB38DDD09D4BD492CC3C21F4DAC0C4E4E642926BCDC9F19C8116F22E16A883F095F26BCBF10E5BED9F4FD503D7183BC45732DEF849C917DF657C25B477625773E136B187F7CF2C1C84583A31389CD641D883D3F2F7D96833BD",
	mem_init2 => "542BE7ECCA30BCE2156843F1121BE84D3D21B81B60E09168191E98F3D8463D9C0DC9E32FF472A9FF444C1100DC6B6225BE2EEECAB0EA62D6BA593FE5D7B71D70BD90B956281F5CE8C2D0FFEC49B42EDB3FD38D77529343E46A25AAEC0FF3C3D460D09CEE1EC6374AE821B642ED14F5128DA143FAE0459867E417D075910F4A29AA22B28DAF187F415E64038855D0BF90995FF6F48A16ECAB96DA605BA8EE0A9DAE75B02EA054366BA2F0972577C7DA82BDFF0F838CF32E1E5E5DC73AF34FA4A0DDA01FA1B663B22D2851AC1A9F96B300BACCACD65F64213C62AE7D3ACBE1D7BB1DF4FB42814E19BE0005998C48AD94D22D41A5106AB70C3EC9198A1850277AA2",
	mem_init1 => "1A742FEB56E86D1392A23E984BF78D4D7BCCA62D7C8D842F99E8658BB4E7F3B6D9F508A5AB75468FD75FBF8BA8D570AFFDE8DFB35DC70A5E400CF0D3D1FD0D62C117CD37E55695E95B4864FE8947D6B86F1A842D2EC53A990C417CFAF094C298577F9CC1A576AAE4A4C8AE47458928904147E519383444ED5FCB33D1A4BF5F58EDB29BD7AD178647162D7AAD53411961B07CD829F7DF6595E10246F088A6AADF48D7F92EF12FA4E2BE95FDA23ED429F7D6C26BEC673C83C39C6F797771223C76122C4FE5D5189579BD1A98F6917D397E4D2D09969BC448D22F03B16D7F73AF646FF4A90500F7484C9C5737F7A75C6EB69B687884B5ACE8A8B3945F05264A315C",
	mem_init0 => "8F92D001BD923CEB1BD5B2046CD6BC25341C80893E48CFDFDDAB1EA386D20C4F72A29E61222FF00CF8516B674A5ED4CB8AA769FC94F09D08B08491AE6F95E3C63CCC755BB1C8A0D38710F632F25C5B64352A3CAF49C29649814144D293D74EB3399F76DAADC44BD9BBA88CA5FBBEEF81FC06971BE7429DA10F368326E4639C4A1AB906A47D7A13AD2AE5D3EC196B0C02657CF5B599C8478EBF44B0F7EF708487F46FAEF0E31EDA77DBF9DA6C4687B8A91FE249EA9AB7C3068EA3544ED3DD5AFD74D6C0989FF24070099281DB870E38E2AA345D31D5917C704424BA2186BEAEF7A59405FD95A40901A0083E78B815656FFA4D9E36F91963AC48C0F3CD93FA995A",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a198_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a198_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a198_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y48_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a230\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "F9B972124D28CA2E46F9B58EE7A2205B08E4C58D2E070E013E0C0999849CCB41D84252490A847D5D1CE94C8C6C9B787CA6119E4A02A0C15111F3175CA9389BEDAA14DDC42C2EFC730511DA02A8AA818365E353D75FFE0375B3026860D7541115CAB72557E248AA5E07A3A4F045535E560BA2A385C906B1B202F82608D81A6971B23FA2506B8896F4EBAEA2836DB42968EFFB1DD5C07A628AE12A8BDC4855380350FE342647E8C50195818EAABF3A52AA1354E2C982D91E4C19BFFE3937F1C1DA82140948B27BB8991443F1389AFFB645DE041AA4D0B4946A9E8281B8ADBF4D260194CB1D3F078A2FF5CB217EF09ADEACB2E34430190E479F24CA85B66BD6DC55",
	mem_init2 => "D7A00107FFFA755792E8D0A05F79C17E0AE9E2876471E4C77BF406E2C7B33C2330C8F1236870299F103A0A295619A6AB19B2ECE5F217BF6A5BCF323B7D46BDAD2626FEB3660C881523975208C77F21907CF8E4ECD4183C57358075EDB687DF8C02F33253ECFF868E7213EBD42FA07CF4C0A4221EE28C8EDFFE6E9A954D7A81ABE82DFCF1A99CB48BE302865536EC667881A98D6A262BBDEEDDBF91BBFF9E45AE6423AC0528A928BB577EAF99D6E80E1026DEAAF9FB37F31DB431D94F88A1B6045DB6D61D964FFD95CC9FD8C8DEB669A57C179B92AD7202361BABA61453EF84F62E3DC5A92DDDAF42CC6CCE6A5713D041D544534AB653E56EBDBB7EB0E6E7A19F",
	mem_init1 => "6937E6BDA033ED00D9AEDA200729610A9AA2F5D43229D8B8D0A52F65E56D5E987F77EEBC16CB355357B383C1FA1CE3FFE468F7BCDF24C3F674F37AC3857E1EBADC525C46841AEB98502C76B5FAFC5D336BE9264647564C4D40BFD9D6A25AC534BF59016B50331B5884F26267E56D504A581E8455D8E728591A26EBB21E95A1815F86761698AB637A47F11582024BDE0E8A8EA768A2D1BDBCDB12FC65BA174C4B1FD4185331AEC38C1592E9FC3BB8F02831002139038996B24C7AE2C2D958EAF4CEDB917482B9E7EAAFE456D1B40AFBAA5B8D9065285B8AF8B864E7D256DD3E0AB3758E6C0EB72D925AB664A6DF54D5481BE6D7EA389E2C30C41E4C24E38C3B23",
	mem_init0 => "08C5AAAD41CC129E2C82BF5D1C652C0137D4698B548E027DEED6476C8E0EAA848F34A2748D57CB84109178983EB9C477DA002E4173ACADA41AECCBAEAA74C0034448A04B983C4C267EC63F4CE9491FA84AB7E1F88D12C13D3B7E658F14F6B3B9E43BEA29F64D58D434D53B7E7020161B56BA7D42B6FAA131B090CE619CF474614378F58E8FF722C792AEEE7B7DE943181EA588FD312FA3423B4E38F14ADA481262F1EFFB5A7F18CE2EAC7C461015857B6744C98EE2B559A3E28D679C805F258ED430039C9C6836DF605FD407B0014C5FD59078BFD0471393EBD7EDA9EF482B0E56CAA6A9AD52B1A95CF8625DA81DA5E40179297D52F539F3AD961FC2908EC3B3",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a230_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a230_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a230_PORTADATAOUT_bus\);

-- Location: LABCELL_X30_Y50_N0
\aud_mono~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~36_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a230~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a214~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a246~portadataout\)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a230~portadataout\ & ( 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a198~portadataout\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a230~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a214~portadataout\))) 
-- # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a246~portadataout\)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a230~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a198~portadataout\) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000111010001110100110011111111110001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a246~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a214~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a198~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a230~portadataout\,
	combout => \aud_mono~36_combout\);

-- Location: M10K_X26_Y58_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "1378BEB75AE4F06AC9807A0B7C98335BF8E7ED76810C941FF0E0ECE3168E61DF022E3FD0C561D015EADD33E3649BD644FEE600B2FE2DA5A8191F8CDE96971BDCB01D6B3E071578EE0060C3269E7B95859D782982579C804BA1AB6C3354C726525D292B63BBDA34D6AAF87ACE2D46F68A4C1E4DB841E13D7B6EFA12B6D271019C4E5E1F5E31E124E679A2E26EDACD5B7A7407E87DEF4DE3FB4D120483EE86431A00D32BD259811D845B4E25CB12DBE164137BC6BE536A7360B5A6B74E2034765DF028CA5D03079172C44542038589953AF354A44F4459B7F4D9736F43CF92986A6B895B326D403AB87F1B0DE5E7F2CD8C9091F64A1CE774B9A426DDFE43047FD7",
	mem_init2 => "42C673116A85387D4A9184AED8D175B901FEDE362E4990987CE5BFD02A4B4960F93AE7D8E5E7FF0DB42CFE74074BC3A2A1D10CD0DC1BCEC0B8411F50F20B89E997CD3904C1FC060A4E86E87991DF8142316556270BC472C6A5992ECD5407A32DC6C81D9C1DBB7E0215D6CC9BB41C881EBE4FA907FFC21A3A19E38841307F14969CE39D391700447A22FC51147ECA441FBC1AED28344B225E6FFE2FB9BC1FCBAA3089FE3CE2BA78B2E200ECB831990EA9480A28D798666292FC508754F6CF59DED7F01FF9167FB071D81D019F3C192F31B528D75337905E0E21147106E29E90290EA4A8E4EAE8730A0E16D13CDCF2C53BB61F1B15B6F7573B28271B23E0272B2A",
	mem_init1 => "E74299A411CB72174A338288821F164A9D95FCCD231B7232BE5CB69AD305AA5DED49BCBE6F6F1E41A02D1960872835B441AD862F0A3C58E49F7FCE5BFC4C8DF17A58866FC49A141320737FA7CF44A74596B18A8D37F2BE572A3878CFDE1C809ECDE793D20428147F15E5AB97FDB34FFED2062D787A9288FFDCA912015C6E88A01633CF3973C2810E38794263BFDBF9276EC7D6C915D12FACB02FC09F9D3B5BAE93819694D87E6C9DBBE7832E7672999C6C2B3F0C40D7A3F919F7B38B95814C3A4EBCB27DD3342D3AA541F12D179A28BFFD4886624C4CBEFC634A760754683AAF72B67C6C1227C633295C7B2F45CEFB17F500F67C587EB5B74BE98D00FD7995D7",
	mem_init0 => "9EEF29B34335D478F739FF38E4053D65F63A5057B85BB61A9961F685B664BBB343F2BFE14EAFDD88814A875F268C7BBCD1C5875E4804E6345A8D1D70DCF0BDD5576883927A9E4AFD8AE1657CEBDB15F659EEDAABC296FF2C6485775A752F46F3E2B3F77799DC2C62768CD35A63CEEF30F1AEDD95C357666616FE47F9458752DA4A6A6FAC8181F7F567D739A81B44063E79D3725B4A81DA4040C602959A2B6E0CA6771C3014ADA2B6A8F491103EE7A7468A953FD640C1F3056BB65B543E99F31F9FEAAF7B4DBC246F980E5E559216D5C066F880E70CA9CED3687B37E3FE7864D1329B63D93F9FF201269994A41E990107B3EA54435AD1F26E081C9FA55E1B6C8C",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus\);

-- Location: M10K_X5_Y45_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "BC5267E214F93DFBD57B0D9A8298B301B2E6C0DEEB158A9FAE2439CECFA8A215F0EB89C3B92DF033A3AD106B98BC356C0AF54F09E89BD8746E5921766FA52AB1F72672DDBF866081CE6A68D7D5B9CA59AAAE1CDCD85BA47930E16A43385356E02FB864B691A9980C6E2C2D29435A43FE3085FEC6809B345C24DCFCA7B840C7C028B206B8EE628BA364C403E1564ACBE08ADBE30FB0742369CF58E033DD29ED5666D05C4D01BD2BC20CE9FC5E523710E7999A70B74B1F2B3A0BBA5260B25C87AC9D9BE93B83A88B28DAD6265E470557653AEF8BA3610266DE74990A4BC5B4E0E014F9A460737A421F31C4DC95D3056282EFC157776A251BCB14C7E2D1C33FC36D",
	mem_init2 => "055EAF57795CDF7A8A7DFEF8B35CB02C45510CCE89B89A137EF02D4E36A010AE8DB0C3F2D081A089DB796862ECFF39A9B3F54C9A39FDF5F82467F69E329B4AA639577586AE4D0F78357BA289AC216425A39AA4478ABAB6F6111406183650790C1BCA99E88C329615A9E111CFD8C908CE3BB2AF386F3F02C8C59B956699F471F70F7D6CC8A7916A892416DB879E8CD3589D0995D4DF123CB24F6682382D77E151001E7F72ADA273095C581EC8C7E7D6186E4C5434DFE2DA34F8AAD493B51C29A0C243E327ED597CCA8FB5F86D4A0186AA4515B6D2AA73FA02D00C923339430B69B694C7B7EA1CABB9568FD3170C4835D6DBF46F9DC3A4EB3AD4C727915035E53A",
	mem_init1 => "A79F4654BF6D3805612DD9D67A4DAF18CC11FA396310C11755AE4125CDF9C891DBFB8BA0332B9674520B442CD30D9ECDFF2D400F11EC8431379CDAD7C9A5187D1008390F5982A406C6BDFE5674DED4CFF542E0D4B9EABEF66A79FAF9A55EBD7697698C59F6B403A2FCCD504C6DA0131D0E0FC9B9416B09B66A0116CD64DEC2F5AB35D8277AECFE8EDD265FA61DA4B2B07352FD8698768857FAA362B2B8B1E7BD1E7CEE855505CE91B7B775F72904FCC29BBD964410B0FA56B8E9F56DF47D4D342C50A4D3B510C0430453A9A85DC75E13501DE057D42EE1AE08981AC8F63BC0CBA12074172056F57932AA8E7227D0674851305339F79163EDC12B7863CEFEC062",
	mem_init0 => "C22361A317C2BDDC243BFA6E9215559A288670CA9DBC380A3510CA82C0AF1DD15E83E530233FD6F234B69DF8F353A1CA6B9AB792794A4C6542BC2A74C8AF634DD0BBFC198201EFA14E5FAC45EC8902351585EE439FF4FCAC27FE0D5839032D8C9FFD9614CA23BC1C0DD1675AB900B02D22926D7DC70618B4EB27DC4CC71E75DCF530A1E62E69C1FEBA05C93895227F6F29A4926765E70EA65A79411C7A3BC2BAF7558C51A6AE170CB468141BAE88440078DC00E8A35AA332C0F7BBD236EFC6BACDD1FF50AECFB36A543900FE3026FE3F0991B53EDE33A4CDE76B4E0772614940E4B83C1047DB0ADFB61953A87EDBE7D21B219AA6FE0AB6F892BFDBACF3955B9A",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y45_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "8C197260E6479DF98A0304362C09D8C432FCE13AAA92B8472B776661C60AFB890D327577797F668F9262D2DB7C8E5BCABC73F5162762E9B0BE507FE5871E33EED502188686F724E3F2DDC60034ADF79B8B4E2A32F5F6A7686A6DC1669721B8FF37A6F6A7E2A1E7B41FD60AA5F09C226DFBC4BD65F04BCE912A126F264C999487F8D954F396BA5AB43F25C5B02F4D264E3D4B76DEC7489761777A87B511BDF2D972A08022FC8485BCEE6F6A38FED3E764CFA0D5550B01DE90ECE2668AD689534E9D27D928864C8110C226260D56F58D0FE17B4C8FB0CEE9AF6189CE2C4AB2E6B33FB4B257EE3F0754CA940BC53934119A088B5A9103DC96D4A52AF3B07E51B5BB",
	mem_init2 => "19AF01DB5B4C7EC818A1F90F8B6589333148FC33207728AEF6372B8B1E88C2ADA468A137A6E41CBDBDAE17097BF6D77BB833DE5C81870E68CA1837B71972372DB3C739788A973E47EF064C3F4AEFF1EAE9532F418079AD6A16AEA0FEA3D5EBA51089B9E9F82779A005087FA8CF4380BECD381E960A7530236D9E645FEEC20FAF6740569E509A699AC07CF457B649F02CFC283D505AA5A2A30F593E1A40464B3D8D2C5B0B8C9C7C778ECC201B58E18B85E08D74C5064534A49CD691E7DA52B6DC871DAE4B76054542865CBEE82B5A7811C7F3B613ABC3CA22B074F3F38FF907D98BE0B38790275F8CFCC7710B1AD2B105386B7C20DBDFE1EAA3DD0B48902A7F5A",
	mem_init1 => "51F3FBD6C5F0CD6D315493F63FE63A4C289FA5BE10D90ADC138AE96A20A2CA205C0EA5656CC9666C94718768984E5305F3CB4351D5F9EF0390BB488C1D73A1DF480252B6D33055032EBAB039A48E3EDBE0B2B2DD72773B10A60B22CDF9B01E0FF84A9DB017B7EA80BE0285DC520577095D3BF9C90F06BC1B857F423C25EF72B50730B9DC65A7490039C513782742F0B419A32017D97150E5BC23525623156196F97E03F674BEEE946085C5A1658B91A4F8FFFC547C10175F11576A2E91D9FF33EE53CCD8634B2E5596400A527C2079ABC89622C59E45622EB0B59608711D41D7CB173CC71B05C64C64BE61B0F628CDA29B399639C86892AFFBE4113EED3A50A8",
	mem_init0 => "9324EDA5D2A69F4D523EB6A8B4B3C87354EC5C385AAF41E0D42CF4543F72C7B5A061F58838DF1A8EDFB72D8AC4FAD41ADD660BC82023251F39F5E2D7DDBDA49BE2FC010507ABB94503CB642774A680E1902DA1E8775219373C898DEC68D9C3F47037F22428C0D491CF00840A715C0DE85B5DA814F313B13CAD4A8F1A3DD7592BF7CE4872BE1CA20ABC0D09BE06BAE1C93362F51956FC8AC9B9047C8EDA0B501918DD54D4415F2300E0EDDA3DE6412B7073F4E88FFBF3D14A4DB65FEB1751B6E9FC1DC948D62E87CB9ADC8104597BA58C70A5A0AB0F828143B6A19B9FD4ED8814B912BD3071917B58328A85C7D953957DA7506D044FDB755BBE5652745CB43706",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y48_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "841CB226F93E376E36871A83C027F1DA90EB2BB5F9411AAFBA2BB167050569EBCCC6E0D1F0B53C2A19B9D448FDE00FB03C00B7B80020F9C90CB58D12EA7A2F26810005C1A3AD842BA1D1511AA922DF36C48E86F141B52E127A606AD15E33C0587418EEE3C8DFD618B1EE1923132A4DAC7428A97BAF4D3D030272BBF80DFFF880ED9647B32D765C76AB501A168DAD2330AFC4C93B6D2F473F8A58F62DE52FC23FE785089EBF382E723A4E71791A47B7A84CC9D1BF1F1E32447AE49DE993EEA6D1C82A6D40C7ECF91DA0121F9FF2163D818E23B9BF07ED2E3CA20D20C8D497DA0BFF1378466DB1B1F4762D7E2B28D46E03FB462384938F15A9EEC4ECD38F3CD2EA",
	mem_init2 => "00ED3B4888447F03C871782FE9D284607A7837BA6EB57E388B2FD71747B0AE2C4679C25147D03DC09A13DDA077C8DA5D53FB756122153B8B5D32461BA724A94771D95FA75858B06EF38B0DB40E68C8D5F939BC370B859737E84BCC6CB73056FED1AC0E539439900CA1922255B312FA3D7A08BF745F7EF7F56C977080F07E9A280452CCCCF1A7D3C697B4291807E807C66BBC8A78E7CCE5DD897A91E713BCA7879B1CFFF16AD41D2B74A275E6F0065FCF6367A484039D34B961CDB3B3364838951846D51FF1BCA0FCB1DC1F845024FF5E33C6A498702B195B5A539DF452F504B9F2D41D93E2FCF685D9F6A65D01976AD6E1F71712C225DAF8173C1B361F617333",
	mem_init1 => "BAD7747AA4020F13EA465F8389A2D89D3DBCCF369CE205C169DEACBD23D7CF329526DB670B7297EFB8C76C40CC7B5301BE5FDC8A5595CD49FE33245F24E333BEAD4A6AF0ACC158A7BF8E1BCC17935492BBD2C79E9D2C6C8C572423EDC52E7FF2166A17D202CE2578EEB13C82C4E615F2B75B6B6D61236199BBC90D8B41D4CF5C5CC9A1811F90261AEA378291FE246AC64849D48B6A7B94D82C19187B6E91ACB70BD027BF794C7621B82FBE5F441334022843936AB26F95C1A124E7995ECB4D66C4ADB04D5C68D871CBFB33BDAC6604531EE5D4492E790FE5010C8DA0E275D6702DA7F57BEFA5850180E7822BFB0D8E5024A0BB30D90BA26DA809504317CB6CF5",
	mem_init0 => "130EFC444991D06FB02AD11D22122CE97C9ECAAAA519862348EB8FFDF782309BAC9B774C6206FA53899861474474C9A931796064BA30255E841B772B72FA845FF6149E4E1149663C39A0330CA3B8705FD1FFD235A0F67BFD455E85236A62EF4FA2636D52C88C6D5FD65080D2BE0EF77F7FB183CA1E0C630CA1A83343DBAAABF91E8419EC92F86822261F50794AFE7925690352C9F0595BB370AA8A7C25C5F2BF4447F34189079D7613A0863EE06B10DF4CBF91EAFE59C4E42024FCCCB2EC44152E930A853A0ED67317C1B8BC647FE89D288DFA74DEE12319FA469A8E7A4621FDA06ACF94E16F1FF64E26181AD52C399399C77BA4407744646F31E6148B1E8232",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54_PORTADATAOUT_bus\);

-- Location: LABCELL_X30_Y45_N0
\aud_mono~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~38_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22~portadataout\) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54~portadataout\ 
-- & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22~portadataout\ & !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) ) ) ) # ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38~portadataout\))) ) ) 
-- ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38~portadataout\))) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011010101010011001100001111000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a6~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a38~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a22~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a54~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	combout => \aud_mono~38_combout\);

-- Location: M10K_X69_Y11_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "EDF4DC4C79B9982F561E92627593E4420B39E2D2EA4F871FB08E9C821AF08BB58323243229A4ECF455089767933E18F95DC6C380A8FAE732AB292F3A29CD140D16E68DFD97D09F11487F7E501E16A5237A3D61B1110496FCC86F893A3136D59097FF188470E22FF00465A3AC8B2344F20599802204EC18FE28D9886B48ACF746038C8A17E85C6E5BA29566CD2FC70355C250C2EBB7FE6E78306B0187CCB1B08D18C29F42ED2C21B2E30432945357F1E9C408096096F0A7FAEA5BA6961398E2BA261E4DC5867F6260CF7C944695B674282897427E60427140A9D3C3798C83F2F4450262231C4DCAC724DCBC50EA8B9364E691ADF839E0123D99F0D236173AFACF",
	mem_init2 => "35E9FCDEB34FD529897E71F5CBB84FBA1CFE930D6A916AC2B79DB778505337F87E908AAB5F8200F39239D03F10CAEB89FC3D42406A2D50DA43851CCB8C7049F930AC1E73579B83B85C67126C3DBD146FDABB89DB2F454D0ACE1BB2724994019EAA811F2308DB6DA024317E42D10802C8BF31A49A5612E5550C25689F6C16CEC2DB217CBC9FB6EA9302752B57E1428FECC69734C8EDBAABF7AFCF9ED19BB1C96458EDB5CFC5EB1A3D93B73E7457A87C8E915A82ABFB2E3F9219F8EA0875864AD21A6524C1BA3AF113F755C21FD31C0CF0FF2D552B0DD5A3F5A7D9040E0382ABBCFFB505D39EDF8A5EF2DD2742816158CA66E6DB61F2B20CCA07E30756BBFB435E",
	mem_init1 => "BB75513EC9970C4EB7F8B12AFD41F9EBDD98ECE39EF4A7725B250B2448C493B4ABF028FE0703C6F62933D9591196EFAF3332AD4882209429DFB2BED0D587547E894CBFBAE352371B852684AE3D4A07BDF8246388A3627243F9F4B9C1F0DAA01B1316B361884B44FF5AFC6E6FE01D350120462DB8ADA89899EE05DB3C0CE42565E856DF4E09868641B76DD12A2DD762082A4E9C543EFC696450AFB2FD112F9BE5DE375BBA4573E5D5004E2433A0B9ED10C52D52C4124D2E356377162CDFB2AB59CC92704ED7459D114CDF860C46111EC26D13A2CA631D16937EA2500A91629CD12A669BC2477F95D91F4BC9745894CF82B8EF861390FE84177425B53E0DD46AE6",
	mem_init0 => "4364F536912C33C89CD6414BF9E9C4E3F5AF0784AA2CDECD147EA9522FBCBC29CFDAD5E1ACAB5A05D63139C7B7BF802505E2EB1FCEE79EB378361649103A1CDEC43C19E7BB75CABC429ECF45DB2AE3E8E8195E2BFC2A976FA00CEE4D710FB008293911616E58C509EAB251AB6435F0EE4CC531BDD18E20B6FE7BDCAC2F944DDF0D78E505721A4A5E327FDA6D8F7AD6703FAC4C2A99D2EDEE34500A79C41478BBEBAC94E6491FB4AD6C04BB86E40B691D6FACDA8CE3D1D9681BB53AF68EE85C2EA3149CFDCC24141F991C3A685D57837E5427FB5C7C0F136AF599C14993CEAFB9941914D390CFE6BCF6D7547463A39F639D9523C3EF3A5FABF4E7C33DC30E5BB7",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y10_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "D39C682192FCB7E54B15EFD241CA4AAE24C34A3BD2A676E6B9C260C134ED561813E0AF10318E1B1C03BD2C046FB3104A5C242CE504845B396FADD233EF5978DAA936FBC999DEF69B4A25C33C43F875950DBF958FA73BE81BCED455AF8D606586079CC515E9C9D7DF1A7A8C23710AA24009E7C9F24F4B99B9E006C7D194523C601F2873F88DA06D7560B6671318722E071C4CCC3ADB75FB732FEF332C51529754E7425175783BDD1E9087BB6E9ECAC8768F8A5F9C6763B0D03232C7828E18121BBF40961F72564E43854AE8A5D33231A7F957E3F6815AD7FE2EEEE2EE38017F3687554120C431492C1D03B39E9691FDA538DEF356FC193FC7913D0DAB2EF37688",
	mem_init2 => "A29579063C2BA7DAA76207EACD4CEBCF5ABA89FEB98B47687124A716A0F30B94EA43739D66883AA2D81A432E932D1FB20163D142C30AEF368D55056E3DC7F14B18B93E3AA2C6B17C820762E0FD462834D99F9874EF6E6250BDB8704F72061D43E0C8E90DEA6653416133B1D0B04824C389C27A735681759494E071CFF1B2A4551F14ED6CB4D60EED7E66E122EF592C06BD223F5B7A66FE53F427A2D3770E2D760819F081289C6E44E0852A8F3DEB5F86F3C8B018C8875967ECE914834CEDDB7DD69067E530A04DB3F108D7F4F88A174647493EAA65A277022CC91D399E631475D30BA29E718B07BA76396F16A0BCBB6E877FB49FB001A202A06736FFCE2E2D0F",
	mem_init1 => "81CDE660FB379ABFA2824434B92D93C6D35B158C3C5EAD193AF67FEFB0A781124EDF0BF84767C5081BFA93A299BB44BF300650172E2AFB6D9D2FDB82E62403667893170C39EEDC8D2587D2AAB33863FF8E03516853CA97756F9F0D3F9FD4F872CCE6BE7B6D2391F9C0C5AC643C9BB3C93424B89FFD3AE10405DDFD612B7DB9C1AF356F35C93793E5CDAA6BCF667878DBEA67F1EF193059DE389F33BBCD1AFA668CFD94914EBF801679A24024E36C2596FE35B14A2C8D964478A31B739EED7022C45C7F5D431F3F8FFD86E99444EB317507C805943102D2B698ABD4376F4F1AE7EEFEDC67C203BB1DD47F9D92AB264308EFFEE1FCBF128165BC018B4A11BBF89B",
	mem_init0 => "D12CED1E33E499400673B37D8CCE8134CA14B543FCDB4A8E565D11C609967C4210918BDD5C576126189D3E796F35B5751CD75F227F8AD0AC6FEABA0978E441060F15D100912A8C0BA30931F0679BD85E50A7A6CEF52320B521B27E865DE509AB2434EC0013DDB1876EF29371EED24C6AD523381E072A8AD5B4C2C3EAB0788118706C775E9467EFDEB59461C3FDCA3F824084736BADC003B835AD267F075D02AE9FE3D9C9E852582B65057663541AA9447C648AB672837B3015A1F668FA9550B700BF6EBC68EA163D1EE1C7553358F935EEE32473895F30B36D5BED51DD34F55AE887E0AF53AC921CB6AED57ED21B15496100F9D0A25713563E103A3646A7D1A0",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y17_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "9D2302A58575D3F0C74CDBFC0DC6BE5D8B8E5842DC299D13DB82D9E5871FDC90D53858D9BE58DC8A878D614B5CA28CF9CCCD3A7AA59F91407EC04FAE3F6681DDF6C1B1EAD776ACF6E6EF5909F2910AA3856130357D1FA1FF6C7756E8C0E1F970E4FDC3D64BC15C27B3740ECB537BC811B50084E26F07CFFCD7235BAF830D25309242A50B3814FDFECCD4931E7A3BFACDE210C1041D1334D868D50BCBF2B6EE07E993A662366781E80E82EA20208B4C6624C77D7084C8962984E20FDE9893932B34E4BA5A94E3876C9FA5D37D5AA8D65B17DF7C4E15B59212A4055CDD50E4A05553D52346C6C00E9910FBB30F57FB8886AD110420615B7024B5B783862C7F6983",
	mem_init2 => "58A4CD2EF8B74046C00C62402522D956EE5F3A6EF134B45B57B9F9FF89700DCD72D73CB3A5D7709BC9E3F3319A9F30D016D18870B606FA4071D922C4658774A077797A478AD6D1F500125441B288D234E00A41E5DEC80A3F3DBAE3C3759E5E81EC9C65AF4FE7E609A4489938AF809C8181D58ED9D94EF8CC4FCC18AFD511A6525900DAF099DE34DA1D5FC9B9FB63C1FBA60DF244F35FABF38A95078A078183D52E1D5C92F2E8A8D6076523340EB0D92AE846DDE737365B77CCD455FFDF5E9C0260DC74BAFE4703213F1028840644B702DD4F0B42E09A63AE18C14EBC566D646B45B29F89007B9D45CD5CE471D93228E59CE24D0613C636C60AA63D32469B7AEB",
	mem_init1 => "77F9958E649E83D4755982AC7259EFF8172B3D17EFD7D8378F9BC3D7E9E66086D385DFF4B3B4CB958BA2B212E3F81D9C98BE0BB9972A16B50DBF8B778B7F4DEF897FAF590C8A3E14E01ABA371F995DA2DEA89C38BAB7C7B205191572E374236A4E7F96F90E614361D80A66371ACE2598DD07511758CA8EB976F4B4D1B0F205BC6528CC20B53FDB210027066C99E7597D96E8BEAE15FB415E41C0D09E134FAC9496058AEAB2AFC29E57DBCEA36E7C59BD0C9386645A1011C2F5113CC64680C80152EED11FDB22BD481729C37357F1F889634F4D89E52A85676B0D44F55618651B2939C192AEDD705A93E1861D130A248B60FA717FD0364D9160FFA6FE824C1F65",
	mem_init0 => "B3108AB5444F5723E0A2BC8B289DA6D2887C84EBC141A4B104BE5018F56B1DDC223453B61E765F794ABA4C12F0EAE8CC029A2CEFDF9DF01699B2931FFD190737FDF234E5C6CC36D356BEA31ACCBCA867ED12076CAEBDB20CF87A5EB27E4385178A2DA02EA304A84AED4EE3D2283BF2FBA463462727230BF6E2FCF69B04FB79360EB76B8819C3AF2764B604E70A99AEBFB29C182CF89F8A017FD2E7906EE356454A3DF9733FB157C9129F7A23B26EE064431E4CAFA8A01B055BD06A2D8CFC2C4DB92F46B7607EF44D0C64F7728E482A6CB3867A6E6C94A5F8DB016D72A142145CF91297C5D0F2649181AC45C0DA460BD0B491BFD251F2E510BA69198B4F0D8CDB",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y16_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "4E5A4BE4547EE9070FAA0870FC1BCAE64B2BDE89B7F114CC5D02B183AC630B7E125CF2413C04C20C64079A3A2DE4D369D97AAC4DE574A5E193FF3D51511DEB1446772562397DDA7684D35F6BFD71B5909F9B0CD2298D467C0370EA05D86830BD0B0B4D073A459AC4585827A7070526C48FE425DC02FD90E0381F1D7B24FBA77E01E6379F8FEEA34D0973611F12B16211185DF647212C109A308198399A42FE9F5278BD7B2B969D2D30E8CE8080B23F862DACE84C607DBEEB8EF9455933583B52DB61C544498908667996B236C0B85F3E34E9B6B1B14DFF3AFA6E17C58B48C7064E964445162D0F1EE7D4FA3E16DB9A4E126C8365713A2DD077EA9211A3BDF3A1",
	mem_init2 => "FFA65A964DD088B17B2D00E3983E85E94F002B30B751828AA9C17EF9D6025F32860652583B1EE0C5903C569184F9C7B8E56C76A31A5E5F49A3995BDA9496FEEF10D74DD7290BEB00A7CCCF3FE9B95543C57B589388F0050FAB512EA747B2933039F0B52916725B34E7004CF92E7A3EA13D7BFB358065FFD15ADCA9D3CB6D0A88DD2C162A7CC6BEE5D0FC837D5AC68DC7ABA885A6630389491CE122B490E72AEBA577DA45DE02A33EBB9CA963D0970F07FA66F7219B20DD693D2311CB222174F7DDC7D79ADA0A30D2CD65A8CF70B180ACF6FFFE9A486A85511F911A236ECC9D1681B8E6CF509D2571AFA2CE2E5BCA54243E5CD0F2FABE61FCB4F4D2F058AAA7DC",
	mem_init1 => "1561049C7682DB50B1B5576994358B0D6D97855011DE6A881D178EE633FAFC06FDC4C6EA454DC2E68FF8A0619A323D6EEBC00F6C8414CA74D4F5E278DA1C52713BF40D0958D2B3EC399D058BBD524F66EE6CEFA9C16A531E4BDC19C577BE2A2B0D5424DDB48561A19C84211C05C99BD375BD4DCDBB3A90BD43594AB062DC5860DB7A628138FE8F744D6E7D2D15061C65A7C39E9DAE6E1D9561F466CA993612DCC7F48D4EF013AD7A0CEC420015DC38FFEA17385077A7C661196EDC1729EFF3B56A26AB6399C48BAF17D698371C5908753F412AE4EA7E0BBFE687AD2F0F646E5D969BD2D5E5283CA540455139063B1C64951099057B746EDC11315F383B325389",
	mem_init0 => "6994A4BEC08D468DCC1F3B11C464A6B4912AF9EFDBBCCFBA67D1804020F44727428AE20E05ACE54F37A599F6731E8BD7401B2F226B9E2CAEF6A8B4AA9CC4D1DF0EEB9F4CA298C5648D5366F31056973599F9D5E7FB5DE87DC59B52F5A3E9AFF4C9D35964B70D467503AA5AC6529183D7740595814C86209A22002F1B72A87079B599E13009E58C6B794604B834387F0EF6612632CB45AF3605FE5CC6AC5A66DC745BE3B41DB5636087F4886F39056389F4C29C3EF4AA469F6A3DEDDE0CB006432E0B4C16F58C134BEE6CAA912EFB8A89BAA929DB4F09D7A03742ED4E62C74F2F7E348AA3F765E1D821F4BE7D4FE44F713D8956B99BE1AE16B52BC9E1AE37B43D",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/intelFPGA_lite/projects/project1/mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4to1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 240255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118_PORTADATAOUT_bus\);

-- Location: LABCELL_X63_Y17_N36
\aud_mono~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~37_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86~portadataout\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86~portadataout\) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102~portadataout\)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102~portadataout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100000000110011000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a102~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a70~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a86~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a118~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	combout => \aud_mono~37_combout\);

-- Location: MLABCELL_X34_Y31_N39
\aud_mono~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~39_combout\ = ( \aud_mono~38_combout\ & ( \aud_mono~37_combout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3)) # (\aud_mono~36_combout\) ) ) ) # ( !\aud_mono~38_combout\ & ( \aud_mono~37_combout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & (\aud_mono~36_combout\)) ) ) ) # ( 
-- \aud_mono~38_combout\ & ( !\aud_mono~37_combout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2)))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & (\aud_mono~36_combout\)) ) ) ) # ( !\aud_mono~38_combout\ & ( !\aud_mono~37_combout\ & ( (\aud_mono~36_combout\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3)) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101111101010000010100000101111101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_aud_mono~36_combout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(3),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	datae => \ALT_INV_aud_mono~38_combout\,
	dataf => \ALT_INV_aud_mono~37_combout\,
	combout => \aud_mono~39_combout\);

-- Location: MLABCELL_X34_Y31_N9
\aud_mono~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~40_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & ( \aud_mono~39_combout\ & ( \aud_mono~34_combout\ ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & ( \aud_mono~39_combout\ & 
-- ( (!\aud_mono[12]~5_combout\) # (\aud_mono~35_combout\) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & ( !\aud_mono~39_combout\ & ( \aud_mono~34_combout\ ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & ( !\aud_mono~39_combout\ & ( (\aud_mono~35_combout\ & \aud_mono[12]~5_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101001100110011001111110101111101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_aud_mono~35_combout\,
	datab => \ALT_INV_aud_mono~34_combout\,
	datac => \ALT_INV_aud_mono[12]~5_combout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(4),
	dataf => \ALT_INV_aud_mono~39_combout\,
	combout => \aud_mono~40_combout\);

-- Location: FF_X34_Y31_N10
\aud_mono[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \aud_mono~40_combout\,
	sclr => \sw[8]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => aud_mono(22));

-- Location: FF_X39_Y29_N53
\sound|da_data_out[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	asdata => aud_mono(22),
	sload => VCC,
	ena => \sound|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sound|da_data_out\(22));

-- Location: MLABCELL_X39_Y29_N51
\sound|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sound|Mux0~0_combout\ = ( \sound|da_data_out\(22) & ( \sound|data_index[1]~DUPLICATE_q\ & ( (\sound|data_index[2]~DUPLICATE_q\) # (\sound|da_data_out\(18)) ) ) ) # ( !\sound|da_data_out\(22) & ( \sound|data_index[1]~DUPLICATE_q\ & ( 
-- (\sound|da_data_out\(18) & !\sound|data_index[2]~DUPLICATE_q\) ) ) ) # ( \sound|da_data_out\(22) & ( !\sound|data_index[1]~DUPLICATE_q\ & ( (!\sound|data_index[2]~DUPLICATE_q\ & (\sound|da_data_out\(0))) # (\sound|data_index[2]~DUPLICATE_q\ & 
-- ((\sound|da_data_out\(20)))) ) ) ) # ( !\sound|da_data_out\(22) & ( !\sound|data_index[1]~DUPLICATE_q\ & ( (!\sound|data_index[2]~DUPLICATE_q\ & (\sound|da_data_out\(0))) # (\sound|data_index[2]~DUPLICATE_q\ & ((\sound|da_data_out\(20)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111010100000101111100110000001100000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sound|ALT_INV_da_data_out\(0),
	datab => \sound|ALT_INV_da_data_out\(18),
	datac => \sound|ALT_INV_data_index[2]~DUPLICATE_q\,
	datad => \sound|ALT_INV_da_data_out\(20),
	datae => \sound|ALT_INV_da_data_out\(22),
	dataf => \sound|ALT_INV_data_index[1]~DUPLICATE_q\,
	combout => \sound|Mux0~0_combout\);

-- Location: LABCELL_X36_Y29_N3
\sound|Mux0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \sound|Mux0~4_combout\ = ( \sound|Mux0~1_combout\ & ( \sound|Mux0~0_combout\ & ( (!\sound|data_index\(3)) # ((!\sound|data_index\(0) & (\sound|Mux0~2_combout\)) # (\sound|data_index\(0) & ((\sound|Mux0~3_combout\)))) ) ) ) # ( !\sound|Mux0~1_combout\ & ( 
-- \sound|Mux0~0_combout\ & ( (!\sound|data_index\(0) & ((!\sound|data_index\(3)) # ((\sound|Mux0~2_combout\)))) # (\sound|data_index\(0) & (\sound|data_index\(3) & ((\sound|Mux0~3_combout\)))) ) ) ) # ( \sound|Mux0~1_combout\ & ( !\sound|Mux0~0_combout\ & ( 
-- (!\sound|data_index\(0) & (\sound|data_index\(3) & (\sound|Mux0~2_combout\))) # (\sound|data_index\(0) & ((!\sound|data_index\(3)) # ((\sound|Mux0~3_combout\)))) ) ) ) # ( !\sound|Mux0~1_combout\ & ( !\sound|Mux0~0_combout\ & ( (\sound|data_index\(3) & 
-- ((!\sound|data_index\(0) & (\sound|Mux0~2_combout\)) # (\sound|data_index\(0) & ((\sound|Mux0~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sound|ALT_INV_data_index\(0),
	datab => \sound|ALT_INV_data_index\(3),
	datac => \sound|ALT_INV_Mux0~2_combout\,
	datad => \sound|ALT_INV_Mux0~3_combout\,
	datae => \sound|ALT_INV_Mux0~1_combout\,
	dataf => \sound|ALT_INV_Mux0~0_combout\,
	combout => \sound|Mux0~4_combout\);

-- Location: MLABCELL_X34_Y25_N3
\sound|aud_dadat~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sound|aud_dadat~0_combout\ = ( \sound|aud_dadat~q\ & ( \sound|sample_flag~DUPLICATE_q\ & ( \sound|Mux0~4_combout\ ) ) ) # ( !\sound|aud_dadat~q\ & ( \sound|sample_flag~DUPLICATE_q\ & ( \sound|Mux0~4_combout\ ) ) ) # ( \sound|aud_dadat~q\ & ( 
-- !\sound|sample_flag~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sound|ALT_INV_Mux0~4_combout\,
	datae => \sound|ALT_INV_aud_dadat~q\,
	dataf => \sound|ALT_INV_sample_flag~DUPLICATE_q\,
	combout => \sound|aud_dadat~0_combout\);

-- Location: FF_X34_Y25_N4
\sound|aud_dadat\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	d => \sound|aud_dadat~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sound|aud_dadat~q\);

-- Location: IOIBUF_X89_Y25_N38
\sw[7]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sw(7),
	o => \sw[7]~input_o\);

-- Location: LABCELL_X88_Y25_N0
\ledr[1]~reg0feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ledr[1]~reg0feeder_combout\ = ( \sw[7]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_sw[7]~input_o\,
	combout => \ledr[1]~reg0feeder_combout\);

-- Location: FF_X88_Y25_N1
\ledr[1]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \ledr[1]~reg0feeder_combout\,
	ena => \ALT_INV_sw[8]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ledr[1]~reg0_q\);

-- Location: LABCELL_X50_Y15_N6
\WM8731|LessThan1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|LessThan1~1_combout\ = ( !\WM8731|clk_prs\(8) & ( \WM8731|LessThan1~0_combout\ & ( (!\WM8731|clk_prs\(7) & ((!\WM8731|clk_prs\(2)) # ((!\WM8731|clk_prs\(1) & !\WM8731|clk_prs\(0))))) ) ) ) # ( !\WM8731|clk_prs\(8) & ( !\WM8731|LessThan1~0_combout\ 
-- & ( !\WM8731|clk_prs\(7) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100000000000000000011001000100010000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WM8731|ALT_INV_clk_prs\(2),
	datab => \WM8731|ALT_INV_clk_prs\(7),
	datac => \WM8731|ALT_INV_clk_prs\(1),
	datad => \WM8731|ALT_INV_clk_prs\(0),
	datae => \WM8731|ALT_INV_clk_prs\(8),
	dataf => \WM8731|ALT_INV_LessThan1~0_combout\,
	combout => \WM8731|LessThan1~1_combout\);

-- Location: FF_X50_Y15_N7
\WM8731|clk_i2c\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \WM8731|LessThan1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \WM8731|clk_i2c~q\);

-- Location: LABCELL_X48_Y11_N24
\WM8731|i2c_clk_en~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|i2c_clk_en~0_combout\ = ( \WM8731|i2c_fsm.st0~q\ & ( (((!\WM8731|clk_en~q\) # (\WM8731|i2c_fsm.st1~q\)) # (\WM8731|i2c_fsm.st6~q\)) # (\WM8731|i2c_fsm.st4~q\) ) ) # ( !\WM8731|i2c_fsm.st0~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111110111111111111111011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WM8731|ALT_INV_i2c_fsm.st4~q\,
	datab => \WM8731|ALT_INV_i2c_fsm.st6~q\,
	datac => \WM8731|ALT_INV_clk_en~q\,
	datad => \WM8731|ALT_INV_i2c_fsm.st1~q\,
	dataf => \WM8731|ALT_INV_i2c_fsm.st0~q\,
	combout => \WM8731|i2c_clk_en~0_combout\);

-- Location: LABCELL_X50_Y11_N0
\WM8731|i2c_clk_en~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|i2c_clk_en~1_combout\ = ( !\WM8731|WideNor0~combout\ & ( ((!\WM8731|clk_en~q\ & (\WM8731|i2c_clk_en~0_combout\ & ((\WM8731|i2c_clk_en~q\)))) # (\WM8731|clk_en~q\ & (((\WM8731|i2c_clk_en~0_combout\ & \WM8731|i2c_clk_en~q\)) # 
-- (\WM8731|i2c_fsm.st2~q\)))) ) ) # ( \WM8731|WideNor0~combout\ & ( (!\WM8731|i2c_clk_en~q\ & (((\WM8731|clk_en~q\ & ((\WM8731|i2c_fsm.st2~q\)))))) # (\WM8731|i2c_clk_en~q\ & ((!\FPGA_I2C_SDAT~input_o\) # ((!\WM8731|ack_en~q\) # ((\WM8731|clk_en~q\ & 
-- \WM8731|i2c_fsm.st2~q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000110011000000000011001100001111001111111111101011111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_FPGA_I2C_SDAT~input_o\,
	datab => \WM8731|ALT_INV_clk_en~q\,
	datac => \WM8731|ALT_INV_ack_en~q\,
	datad => \WM8731|ALT_INV_i2c_fsm.st2~q\,
	datae => \WM8731|ALT_INV_WideNor0~combout\,
	dataf => \WM8731|ALT_INV_i2c_clk_en~q\,
	datag => \WM8731|ALT_INV_i2c_clk_en~0_combout\,
	combout => \WM8731|i2c_clk_en~1_combout\);

-- Location: FF_X50_Y11_N2
\WM8731|i2c_clk_en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \WM8731|i2c_clk_en~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \WM8731|i2c_clk_en~q\);

-- Location: LABCELL_X50_Y15_N0
\WM8731|i2c_scl~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|i2c_scl~0_combout\ = ( \WM8731|clk_i2c~q\ & ( \WM8731|i2c_clk_en~q\ ) ) # ( \WM8731|clk_i2c~q\ & ( !\WM8731|i2c_clk_en~q\ ) ) # ( !\WM8731|clk_i2c~q\ & ( !\WM8731|i2c_clk_en~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \WM8731|ALT_INV_clk_i2c~q\,
	dataf => \WM8731|ALT_INV_i2c_clk_en~q\,
	combout => \WM8731|i2c_scl~0_combout\);

-- Location: FF_X50_Y15_N1
\WM8731|i2c_scl\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \WM8731|i2c_scl~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \WM8731|i2c_scl~q\);

-- Location: IOIBUF_X89_Y6_N38
\AUD_ADCDAT~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_AUD_ADCDAT,
	o => \AUD_ADCDAT~input_o\);

-- Location: IOIBUF_X89_Y25_N21
\sw[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sw(1),
	o => \sw[1]~input_o\);

-- Location: IOIBUF_X89_Y21_N38
\sw[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sw(2),
	o => \sw[2]~input_o\);

-- Location: IOIBUF_X89_Y25_N55
\sw[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sw(3),
	o => \sw[3]~input_o\);

-- Location: IOIBUF_X89_Y20_N44
\sw[4]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sw(4),
	o => \sw[4]~input_o\);

-- Location: IOIBUF_X89_Y20_N61
\sw[5]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sw(5),
	o => \sw[5]~input_o\);

-- Location: IOIBUF_X89_Y20_N78
\sw[6]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sw(6),
	o => \sw[6]~input_o\);

-- Location: IOIBUF_X89_Y21_N21
\sw[9]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sw(9),
	o => \sw[9]~input_o\);


pll_reconfig_inst_tasks : altera_pll_reconfig_tasks
-- pragma translate_off
GENERIC MAP (
      number_of_fplls => 1);
-- pragma translate_on
END structure;


