-- VHDL Entity ece411.Encoder_8_3.symbol
--
-- Generated by Mentor Graphics' HDL Designer(TM) 2005.3 (Build 75)
--
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.NUMERIC_STD.all;

LIBRARY ece411;
USE ece411.LC3b_types.all;

ENTITY Encoder_8_3 IS
   PORT( 
      A  : IN     std_logic;
      B  : IN     std_logic;
      C  : IN     std_logic;
      D  : IN     std_logic;
      E  : IN     std_logic;
      F  : IN     std_logic;
      G  : IN     std_logic;
      H  : IN     std_logic;
      F0 : OUT    std_logic;
      F1 : OUT    std_logic;
      F2 : OUT    std_logic
   );

-- Declarations

END Encoder_8_3 ;

--
-- VHDL Architecture ece411.Encoder_8_3.struct
--
-- Generated by Mentor Graphics' HDL Designer(TM) 2005.3 (Build 75)
--
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.NUMERIC_STD.all;

LIBRARY ece411;
USE ece411.LC3b_types.all;

LIBRARY ece411;

ARCHITECTURE struct OF Encoder_8_3 IS

   -- Architecture declarations

   -- Internal signal declarations


   -- Component Declarations
   COMPONENT Or4
   PORT (
      A : IN     STD_LOGIC ;
      B : IN     STD_LOGIC ;
      C : IN     STD_LOGIC ;
      D : IN     STD_LOGIC ;
      F : OUT    STD_LOGIC 
   );
   END COMPONENT;

   -- Optional embedded configurations
   -- pragma synthesis_off
   FOR ALL : Or4 USE ENTITY ece411.Or4;
   -- pragma synthesis_on


BEGIN

   -- Instance port mappings.
   U_0 : Or4
      PORT MAP (
         A => H,
         B => G,
         C => F,
         D => E,
         F => F2
      );
   U_1 : Or4
      PORT MAP (
         A => H,
         B => G,
         C => D,
         D => C,
         F => F1
      );
   U_2 : Or4
      PORT MAP (
         A => D,
         B => H,
         C => F,
         D => B,
         F => F0
      );

END struct;
