

================================================================
== Vitis HLS Report for 'layer_convolution_with_persistent_accelerator_Outline_READ_NEIGHBOR_FEATURES'
================================================================
* Date:           Mon Aug 25 03:55:22 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        minkowski_net
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.650 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min    |    max    | min |  max |   Type  |
    +---------+---------+-----------+-----------+-----+------+---------+
    |       10|     3073|  50.000 ns|  15.365 us|   10|  3073|       no|
    +---------+---------+-----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                          |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |         Loop Name        |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +--------------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- READ_NEIGHBOR_FEATURES  |        9|     3072|         3|          -|          -|  3 ~ 1024|        no|
        +--------------------------+---------+---------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%ic = alloca i32 1" [minkowski_net.cpp:273]   --->   Operation 5 'alloca' 'ic' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_cast_cast_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %p_cast_cast"   --->   Operation 6 'read' 'p_cast_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%config_input_channels_val_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %config_input_channels_val"   --->   Operation 7 'read' 'config_input_channels_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_cast_cast_cast = sext i62 %p_cast_cast_read"   --->   Operation 8 'sext' 'p_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_write, void @empty_22, i32 0, i32 0, void @empty_9, i32 0, i32 262144, void @empty_28, void @empty_7, void @empty_9, i32 16, i32 16, i32 256, i32 16, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.38ns)   --->   "%store_ln273 = store i11 0, i11 %ic" [minkowski_net.cpp:273]   --->   Operation 10 'store' 'store_ln273' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc48"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.12>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%ic_1 = load i11 %ic" [minkowski_net.cpp:273]   --->   Operation 12 'load' 'ic_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.73ns)   --->   "%icmp_ln273 = icmp_eq  i11 %ic_1, i11 %config_input_channels_val_read" [minkowski_net.cpp:273]   --->   Operation 13 'icmp' 'icmp_ln273' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 1024, i64 0"   --->   Operation 14 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.73ns)   --->   "%add_ln273 = add i11 %ic_1, i11 1" [minkowski_net.cpp:273]   --->   Operation 15 'add' 'add_ln273' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln273 = br i1 %icmp_ln273, void %for.inc48.split, void %for.inc84.preheader.exitStub" [minkowski_net.cpp:273]   --->   Operation 16 'br' 'br_ln273' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%gmem_write_addr = getelementptr i32 %gmem_write, i64 %p_cast_cast_cast"   --->   Operation 17 'getelementptr' 'gmem_write_addr' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.38ns)   --->   "%store_ln273 = store i11 %add_ln273, i11 %ic" [minkowski_net.cpp:273]   --->   Operation 18 'store' 'store_ln273' <Predicate = (!icmp_ln273)> <Delay = 0.38>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 19 'ret' 'ret_ln0' <Predicate = (icmp_ln273)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.65>
ST_3 : Operation 20 [1/1] (3.65ns)   --->   "%gmem_write_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_write_addr" [minkowski_net.cpp:276]   --->   Operation 20 'read' 'gmem_write_addr_read' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 1.20>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln273 = zext i11 %ic_1" [minkowski_net.cpp:273]   --->   Operation 21 'zext' 'zext_ln273' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln273 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [minkowski_net.cpp:273]   --->   Operation 22 'specloopname' 'specloopname_ln273' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%bitcast_ln276 = bitcast i32 %gmem_write_addr_read" [minkowski_net.cpp:276]   --->   Operation 23 'bitcast' 'bitcast_ln276' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%neighbor_features_addr = getelementptr i32 %neighbor_features, i64 0, i64 %zext_ln273" [minkowski_net.cpp:276]   --->   Operation 24 'getelementptr' 'neighbor_features_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] ( I:1.20ns O:1.20ns )   --->   "%store_ln276 = store i32 %bitcast_ln276, i10 %neighbor_features_addr" [minkowski_net.cpp:276]   --->   Operation 25 'store' 'store_ln276' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln273 = br void %for.inc48" [minkowski_net.cpp:273]   --->   Operation 26 'br' 'br_ln273' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation 11 bit ('ic', minkowski_net.cpp:273) [5]  (0.000 ns)
	'store' operation 0 bit ('store_ln273', minkowski_net.cpp:273) of constant 0 on local variable 'ic', minkowski_net.cpp:273 [10]  (0.387 ns)

 <State 2>: 1.122ns
The critical path consists of the following:
	'load' operation 11 bit ('ic', minkowski_net.cpp:273) on local variable 'ic', minkowski_net.cpp:273 [13]  (0.000 ns)
	'add' operation 11 bit ('add_ln273', minkowski_net.cpp:273) [16]  (0.735 ns)
	'store' operation 0 bit ('store_ln273', minkowski_net.cpp:273) of variable 'add_ln273', minkowski_net.cpp:273 on local variable 'ic', minkowski_net.cpp:273 [26]  (0.387 ns)

 <State 3>: 3.650ns
The critical path consists of the following:
	bus read operation ('gmem_write_addr_read', minkowski_net.cpp:276) on port 'gmem_write' (minkowski_net.cpp:276) [22]  (3.650 ns)

 <State 4>: 1.200ns
The critical path consists of the following:
	'getelementptr' operation 10 bit ('neighbor_features_addr', minkowski_net.cpp:276) [24]  (0.000 ns)
	'store' operation 0 bit ('store_ln276', minkowski_net.cpp:276) of variable 'bitcast_ln276', minkowski_net.cpp:276 on array 'neighbor_features' [25]  (1.200 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
