

================================================================
== Vivado HLS Report for 'Filter_Convolution'
================================================================
* Date:           Tue Mar 10 11:25:00 2020

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        FILTER_CONVOLUTION
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.54|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  308344|  308344|  308344|  308344|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+--------+--------+----------+-----------+-----------+--------+----------+
        |                     |     Latency     | Iteration|  Initiation Interval  |  Trip  |          |
        |      Loop Name      |   min  |   max  |  Latency |  achieved |   target  |  Count | Pipelined|
        +---------------------+--------+--------+----------+-----------+-----------+--------+----------+
        |- Loop_row_Loop_col  |  308341|  308341|        22|          1|          1|  308321|    yes   |
        +---------------------+--------+--------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 22


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 1
  Pipeline-0 : II = 1, D = 22, States = { 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	25  / (exitcond_flatten)
	5  / (!exitcond_flatten)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	3  / true
25 --> 

* FSM state operations: 

 <State 1> : 1.35ns
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%in_temp_V_1 = alloca i8"
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%window_V_1_2_loc_1 = alloca i8"
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%window_V_0_2_loc_1 = alloca i8"
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%id_filter_V_read = call i3 @_ssdm_op_Read.ap_none.i3(i3 %id_filter_V)"
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_3 = zext i3 %id_filter_V_read to i64" [FILTER_CONVOLUTION/Filter_convolution.cpp:12->FILTER_CONVOLUTION/Filter_convolution.cpp:84]
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%M_0_0_addr = getelementptr [8 x i2]* @M_0_0, i64 0, i64 %tmp_3" [FILTER_CONVOLUTION/Filter_convolution.cpp:12->FILTER_CONVOLUTION/Filter_convolution.cpp:84]
ST_1 : Operation 32 [2/2] (1.35ns)   --->   "%M_0_0_load = load i2* %M_0_0_addr, align 1" [FILTER_CONVOLUTION/Filter_convolution.cpp:12->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%M_0_1_addr = getelementptr [8 x i3]* @M_0_1, i64 0, i64 %tmp_3" [FILTER_CONVOLUTION/Filter_convolution.cpp:12->FILTER_CONVOLUTION/Filter_convolution.cpp:84]
ST_1 : Operation 34 [2/2] (1.35ns)   --->   "%M_0_1_load = load i3* %M_0_1_addr, align 1" [FILTER_CONVOLUTION/Filter_convolution.cpp:12->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%M_0_2_addr = getelementptr [8 x i2]* @M_0_2, i64 0, i64 %tmp_3" [FILTER_CONVOLUTION/Filter_convolution.cpp:12->FILTER_CONVOLUTION/Filter_convolution.cpp:84]
ST_1 : Operation 36 [2/2] (1.35ns)   --->   "%M_0_2_load = load i2* %M_0_2_addr, align 1" [FILTER_CONVOLUTION/Filter_convolution.cpp:12->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%M_1_0_addr = getelementptr [8 x i3]* @M_1_0, i64 0, i64 %tmp_3" [FILTER_CONVOLUTION/Filter_convolution.cpp:12->FILTER_CONVOLUTION/Filter_convolution.cpp:84]
ST_1 : Operation 38 [2/2] (1.35ns)   --->   "%M_1_0_load = load i3* %M_1_0_addr, align 1" [FILTER_CONVOLUTION/Filter_convolution.cpp:12->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%M_1_1_addr = getelementptr [8 x i4]* @M_1_1, i64 0, i64 %tmp_3" [FILTER_CONVOLUTION/Filter_convolution.cpp:12->FILTER_CONVOLUTION/Filter_convolution.cpp:84]
ST_1 : Operation 40 [2/2] (1.35ns)   --->   "%M_1_1_load = load i4* %M_1_1_addr, align 1" [FILTER_CONVOLUTION/Filter_convolution.cpp:12->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%M_1_2_addr = getelementptr [8 x i3]* @M_1_2, i64 0, i64 %tmp_3" [FILTER_CONVOLUTION/Filter_convolution.cpp:12->FILTER_CONVOLUTION/Filter_convolution.cpp:84]
ST_1 : Operation 42 [2/2] (1.35ns)   --->   "%M_1_2_load = load i3* %M_1_2_addr, align 1" [FILTER_CONVOLUTION/Filter_convolution.cpp:12->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%M_2_0_addr = getelementptr [8 x i2]* @M_2_0, i64 0, i64 %tmp_3" [FILTER_CONVOLUTION/Filter_convolution.cpp:12->FILTER_CONVOLUTION/Filter_convolution.cpp:84]
ST_1 : Operation 44 [2/2] (1.35ns)   --->   "%M_2_0_load = load i2* %M_2_0_addr, align 1" [FILTER_CONVOLUTION/Filter_convolution.cpp:12->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%M_2_1_addr = getelementptr [8 x i3]* @M_2_1, i64 0, i64 %tmp_3" [FILTER_CONVOLUTION/Filter_convolution.cpp:12->FILTER_CONVOLUTION/Filter_convolution.cpp:84]
ST_1 : Operation 46 [2/2] (1.35ns)   --->   "%M_2_1_load = load i3* %M_2_1_addr, align 1" [FILTER_CONVOLUTION/Filter_convolution.cpp:12->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%M_2_2_addr = getelementptr [8 x i3]* @M_2_2, i64 0, i64 %tmp_3" [FILTER_CONVOLUTION/Filter_convolution.cpp:12->FILTER_CONVOLUTION/Filter_convolution.cpp:84]
ST_1 : Operation 48 [2/2] (1.35ns)   --->   "%M_2_2_load = load i3* %M_2_2_addr, align 1" [FILTER_CONVOLUTION/Filter_convolution.cpp:12->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%SumF_addr = getelementptr [8 x i5]* @SumF, i64 0, i64 %tmp_3" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]
ST_1 : Operation 50 [2/2] (1.35ns)   --->   "%SumF_load = load i5* %SumF_addr, align 1" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%Offset_addr = getelementptr [8 x i8]* @Offset, i64 0, i64 %tmp_3" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]
ST_1 : Operation 52 [2/2] (1.35ns)   --->   "%Offset_load = load i8* %Offset_addr, align 1" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>

 <State 2> : 1.35ns
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i3 %id_filter_V), !map !79"
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %in_img_V), !map !85"
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %out_img_V), !map !91"
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([19 x i8]* @Filter_Convolution_s) nounwind"
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i3 %id_filter_V, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [FILTER_CONVOLUTION/Filter_convolution.cpp:25]
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %out_img_V, [5 x i8]* @p_str4, i32 1, i32 1, [5 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %in_img_V, [5 x i8]* @p_str4, i32 1, i32 1, [5 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%window_V_0_2_load = load i8* @window_V_0_2, align 1" [FILTER_CONVOLUTION/Filter_convolution.cpp:50]
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%window_V_1_2_load = load i8* @window_V_1_2, align 1" [FILTER_CONVOLUTION/Filter_convolution.cpp:50]
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%window_V_2_2_load = load i8* @window_V_2_2, align 1" [FILTER_CONVOLUTION/Filter_convolution.cpp:50]
ST_2 : Operation 63 [1/2] (1.35ns)   --->   "%M_0_0_load = load i2* %M_0_0_addr, align 1" [FILTER_CONVOLUTION/Filter_convolution.cpp:12->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_5_cast = sext i2 %M_0_0_load to i10" [FILTER_CONVOLUTION/Filter_convolution.cpp:12->FILTER_CONVOLUTION/Filter_convolution.cpp:84]
ST_2 : Operation 65 [1/2] (1.35ns)   --->   "%M_0_1_load = load i3* %M_0_1_addr, align 1" [FILTER_CONVOLUTION/Filter_convolution.cpp:12->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_32_0_1 = sext i3 %M_0_1_load to i11" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]
ST_2 : Operation 67 [1/2] (1.35ns)   --->   "%M_0_2_load = load i2* %M_0_2_addr, align 1" [FILTER_CONVOLUTION/Filter_convolution.cpp:12->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_32_0_2_cast = sext i2 %M_0_2_load to i10" [FILTER_CONVOLUTION/Filter_convolution.cpp:12->FILTER_CONVOLUTION/Filter_convolution.cpp:84]
ST_2 : Operation 69 [1/2] (1.35ns)   --->   "%M_1_0_load = load i3* %M_1_0_addr, align 1" [FILTER_CONVOLUTION/Filter_convolution.cpp:12->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_32_1 = sext i3 %M_1_0_load to i11" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]
ST_2 : Operation 71 [1/2] (1.35ns)   --->   "%M_1_1_load = load i4* %M_1_1_addr, align 1" [FILTER_CONVOLUTION/Filter_convolution.cpp:12->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_32_1_1_cast = zext i4 %M_1_1_load to i12" [FILTER_CONVOLUTION/Filter_convolution.cpp:12->FILTER_CONVOLUTION/Filter_convolution.cpp:84]
ST_2 : Operation 73 [1/2] (1.35ns)   --->   "%M_1_2_load = load i3* %M_1_2_addr, align 1" [FILTER_CONVOLUTION/Filter_convolution.cpp:12->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_32_1_2_cast = sext i3 %M_1_2_load to i11" [FILTER_CONVOLUTION/Filter_convolution.cpp:12->FILTER_CONVOLUTION/Filter_convolution.cpp:84]
ST_2 : Operation 75 [1/2] (1.35ns)   --->   "%M_2_0_load = load i2* %M_2_0_addr, align 1" [FILTER_CONVOLUTION/Filter_convolution.cpp:12->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_32_2_cast = sext i2 %M_2_0_load to i10" [FILTER_CONVOLUTION/Filter_convolution.cpp:12->FILTER_CONVOLUTION/Filter_convolution.cpp:84]
ST_2 : Operation 77 [1/2] (1.35ns)   --->   "%M_2_1_load = load i3* %M_2_1_addr, align 1" [FILTER_CONVOLUTION/Filter_convolution.cpp:12->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_32_2_1 = sext i3 %M_2_1_load to i11" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]
ST_2 : Operation 79 [1/2] (1.35ns)   --->   "%M_2_2_load = load i3* %M_2_2_addr, align 1" [FILTER_CONVOLUTION/Filter_convolution.cpp:12->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_32_2_2 = sext i3 %M_2_2_load to i11" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]
ST_2 : Operation 81 [1/2] (1.35ns)   --->   "%SumF_load = load i5* %SumF_addr, align 1" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%i_op_assign_3_tr_tr_s = zext i5 %SumF_load to i14" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]
ST_2 : Operation 83 [1/2] (1.35ns)   --->   "%Offset_load = load i8* %Offset_addr, align 1" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_2 : Operation 84 [1/1] (0.75ns)   --->   "store i8 %window_V_0_2_load, i8* %window_V_0_2_loc_1" [FILTER_CONVOLUTION/Filter_convolution.cpp:50]
ST_2 : Operation 85 [1/1] (0.75ns)   --->   "store i8 %window_V_1_2_load, i8* %window_V_1_2_loc_1" [FILTER_CONVOLUTION/Filter_convolution.cpp:50]
ST_2 : Operation 86 [1/1] (0.75ns)   --->   "store i8 %window_V_2_2_load, i8* %in_temp_V_1" [FILTER_CONVOLUTION/Filter_convolution.cpp:50]
ST_2 : Operation 87 [1/1] (0.75ns)   --->   "br label %0" [FILTER_CONVOLUTION/Filter_convolution.cpp:42]

 <State 3> : 2.85ns
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i19 [ 0, %codeRepl1 ], [ %indvar_flatten_next, %._crit_edge65 ]"
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%row = phi i9 [ 0, %codeRepl1 ], [ %row_mid2, %._crit_edge65 ]" [FILTER_CONVOLUTION/Filter_convolution.cpp:43]
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%col = phi i10 [ 0, %codeRepl1 ], [ %col_1, %._crit_edge65 ]"
ST_3 : Operation 91 [1/1] (0.91ns)   --->   "%exitcond_flatten = icmp eq i19 %indvar_flatten, -215967"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (1.05ns)   --->   "%indvar_flatten_next = add i19 %indvar_flatten, 1"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.85ns)   --->   "%exitcond = icmp eq i10 %col, -383" [FILTER_CONVOLUTION/Filter_convolution.cpp:43]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.47ns)   --->   "%col_mid2 = select i1 %exitcond, i10 0, i10 %col" [FILTER_CONVOLUTION/Filter_convolution.cpp:43]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.92ns)   --->   "%row_s = add i9 %row, 1" [FILTER_CONVOLUTION/Filter_convolution.cpp:42]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.85ns)   --->   "%tmp_4_mid1 = icmp ult i9 %row_s, -32" [FILTER_CONVOLUTION/Filter_convolution.cpp:73]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.85ns)   --->   "%tmp_4 = icmp ult i9 %row, -32" [FILTER_CONVOLUTION/Filter_convolution.cpp:73]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.26ns)   --->   "%tmp_4_mid2 = select i1 %exitcond, i1 %tmp_4_mid1, i1 %tmp_4" [FILTER_CONVOLUTION/Filter_convolution.cpp:73]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (0.85ns)   --->   "%tmp_6_mid1 = icmp ne i9 %row_s, 0" [FILTER_CONVOLUTION/Filter_convolution.cpp:81]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.85ns)   --->   "%tmp_5 = icmp ne i9 %row, 0" [FILTER_CONVOLUTION/Filter_convolution.cpp:81]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (0.26ns)   --->   "%tmp_6_mid2 = select i1 %exitcond, i1 %tmp_6_mid1, i1 %tmp_5" [FILTER_CONVOLUTION/Filter_convolution.cpp:81]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.45ns)   --->   "%row_mid2 = select i1 %exitcond, i9 %row_s, i9 %row" [FILTER_CONVOLUTION/Filter_convolution.cpp:43]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.85ns)   --->   "%tmp_8 = icmp ult i10 %col_mid2, -384" [FILTER_CONVOLUTION/Filter_convolution.cpp:54]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "br i1 %tmp_8, label %.preheader47.preheader, label %.loopexit" [FILTER_CONVOLUTION/Filter_convolution.cpp:54]
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_s = zext i10 %col_mid2 to i64" [FILTER_CONVOLUTION/Filter_convolution.cpp:56]
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%line_buffer_V_0_addr = getelementptr [640 x i8]* @line_buffer_V_0, i64 0, i64 %tmp_s" [FILTER_CONVOLUTION/Filter_convolution.cpp:56]
ST_3 : Operation 107 [2/2] (1.35ns)   --->   "%line_buffer_V_0_load = load i8* %line_buffer_V_0_addr, align 1" [FILTER_CONVOLUTION/Filter_convolution.cpp:56]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640> <RAM>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%line_buffer_V_1_addr = getelementptr [640 x i8]* @line_buffer_V_1, i64 0, i64 %tmp_s" [FILTER_CONVOLUTION/Filter_convolution.cpp:56]
ST_3 : Operation 109 [2/2] (1.35ns)   --->   "%line_buffer_V_1_load = load i8* %line_buffer_V_1_addr, align 1" [FILTER_CONVOLUTION/Filter_convolution.cpp:56]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640> <RAM>
ST_3 : Operation 110 [1/1] (0.33ns)   --->   "%tmp_2 = and i1 %tmp_8, %tmp_4_mid2" [FILTER_CONVOLUTION/Filter_convolution.cpp:73]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %1, label %.loopexit._crit_edge" [FILTER_CONVOLUTION/Filter_convolution.cpp:73]
ST_3 : Operation 112 [2/2] (0.00ns)   --->   "%in_temp_V = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %in_img_V)" [FILTER_CONVOLUTION/Filter_convolution.cpp:75]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 113 [1/1] (0.85ns)   --->   "%tmp_7 = icmp ne i10 %col_mid2, 0" [FILTER_CONVOLUTION/Filter_convolution.cpp:81]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (0.33ns)   --->   "%or_cond = and i1 %tmp_6_mid2, %tmp_7" [FILTER_CONVOLUTION/Filter_convolution.cpp:81]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "br i1 %or_cond, label %mediaPixel.exit, label %._crit_edge65" [FILTER_CONVOLUTION/Filter_convolution.cpp:81]
ST_3 : Operation 116 [1/1] (0.93ns)   --->   "%col_1 = add i10 %col_mid2, 1" [FILTER_CONVOLUTION/Filter_convolution.cpp:43]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 4> : 2.70ns
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%in_temp_V_1_load = load i8* %in_temp_V_1" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%window_V_1_2_loc_1_l = load i8* %window_V_1_2_loc_1" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%window_V_0_2_loc_1_l = load i8* %window_V_0_2_loc_1" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %2, label %.reset"
ST_4 : Operation 121 [1/2] (1.35ns)   --->   "%line_buffer_V_0_load = load i8* %line_buffer_V_0_addr, align 1" [FILTER_CONVOLUTION/Filter_convolution.cpp:56]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640> <RAM>
ST_4 : Operation 122 [1/2] (1.35ns)   --->   "%line_buffer_V_1_load = load i8* %line_buffer_V_1_addr, align 1" [FILTER_CONVOLUTION/Filter_convolution.cpp:56]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640> <RAM>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "store i8 %line_buffer_V_0_load, i8* @window_V_0_2, align 1" [FILTER_CONVOLUTION/Filter_convolution.cpp:63]
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "store i8 %line_buffer_V_1_load, i8* @window_V_1_2, align 1" [FILTER_CONVOLUTION/Filter_convolution.cpp:63]
ST_4 : Operation 125 [1/1] (1.35ns)   --->   "store i8 %line_buffer_V_1_load, i8* %line_buffer_V_0_addr, align 1" [FILTER_CONVOLUTION/Filter_convolution.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640> <RAM>
ST_4 : Operation 126 [1/1] (0.75ns)   --->   "store i8 %line_buffer_V_0_load, i8* %window_V_0_2_loc_1" [FILTER_CONVOLUTION/Filter_convolution.cpp:56]
ST_4 : Operation 127 [1/1] (0.75ns)   --->   "store i8 %line_buffer_V_1_load, i8* %window_V_1_2_loc_1" [FILTER_CONVOLUTION/Filter_convolution.cpp:56]
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "br label %.loopexit"
ST_4 : Operation 129 [1/2] (0.00ns)   --->   "%in_temp_V = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %in_img_V)" [FILTER_CONVOLUTION/Filter_convolution.cpp:75]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "store i8 %in_temp_V, i8* @window_V_2_2, align 1" [FILTER_CONVOLUTION/Filter_convolution.cpp:76]
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_9 = zext i10 %col_mid2 to i64" [FILTER_CONVOLUTION/Filter_convolution.cpp:77]
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%line_buffer_V_1_addr_1 = getelementptr [640 x i8]* @line_buffer_V_1, i64 0, i64 %tmp_9" [FILTER_CONVOLUTION/Filter_convolution.cpp:77]
ST_4 : Operation 133 [1/1] (1.35ns)   --->   "store i8 %in_temp_V, i8* %line_buffer_V_1_addr_1, align 1" [FILTER_CONVOLUTION/Filter_convolution.cpp:77]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640> <RAM>
ST_4 : Operation 134 [1/1] (0.75ns)   --->   "store i8 %in_temp_V, i8* %in_temp_V_1" [FILTER_CONVOLUTION/Filter_convolution.cpp:75]
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "br label %.loopexit._crit_edge" [FILTER_CONVOLUTION/Filter_convolution.cpp:78]

 <State 5> : 8.54ns
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%window_V_0_1_load = load i8* @window_V_0_1, align 1" [FILTER_CONVOLUTION/Filter_convolution.cpp:50]
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "store i8 %window_V_0_2_loc_1_l, i8* @window_V_0_1, align 1" [FILTER_CONVOLUTION/Filter_convolution.cpp:50]
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%window_V_1_1_load = load i8* @window_V_1_1, align 1" [FILTER_CONVOLUTION/Filter_convolution.cpp:50]
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "store i8 %window_V_1_2_loc_1_l, i8* @window_V_1_1, align 1" [FILTER_CONVOLUTION/Filter_convolution.cpp:50]
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%window_V_2_1_load = load i8* @window_V_2_1, align 1" [FILTER_CONVOLUTION/Filter_convolution.cpp:50]
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "store i8 %in_temp_V_1_load, i8* @window_V_2_1, align 1" [FILTER_CONVOLUTION/Filter_convolution.cpp:50]
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%in_temp_V_1_load_1 = load i8* %in_temp_V_1" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "%window_V_1_2_loc_1_l_1 = load i8* %window_V_1_2_loc_1" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "%window_V_0_2_loc_1_l_1 = load i8* %window_V_0_2_loc_1" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_11_cast = zext i8 %window_V_0_1_load to i10" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]
ST_5 : Operation 146 [1/1] (0.63ns)   --->   "%tmp_6 = mul i10 %tmp_11_cast, %tmp_5_cast" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_12_cast = sext i10 %tmp_6 to i11" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_31_0_1 = zext i8 %window_V_0_2_loc_1_l to i11" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]
ST_5 : Operation 149 [1/1] (2.17ns)   --->   "%tmp_33_0_1 = mul i11 %tmp_31_0_1, %tmp_32_0_1" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_31_0_2_cast = zext i8 %window_V_0_2_loc_1_l_1 to i10" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]
ST_5 : Operation 151 [1/1] (0.63ns)   --->   "%tmp_33_0_2 = mul i10 %tmp_31_0_2_cast, %tmp_32_0_2_cast" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_33_0_2_cast = sext i10 %tmp_33_0_2 to i11" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]
ST_5 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_31_1 = zext i8 %window_V_1_1_load to i11" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]
ST_5 : Operation 154 [1/1] (2.17ns)   --->   "%tmp_33_1 = mul i11 %tmp_31_1, %tmp_32_1" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_31_1_1_cast = zext i8 %window_V_1_2_loc_1_l to i12" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]
ST_5 : Operation 156 [1/1] (2.17ns)   --->   "%tmp_33_1_1 = mul i12 %tmp_31_1_1_cast, %tmp_32_1_1_cast" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_33_1_1_cast = zext i12 %tmp_33_1_1 to i13" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]
ST_5 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_31_1_2_cast = zext i8 %window_V_1_2_loc_1_l_1 to i11" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]
ST_5 : Operation 159 [1/1] (0.63ns)   --->   "%tmp_33_1_2 = mul i11 %tmp_31_1_2_cast, %tmp_32_1_2_cast" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_33_1_2_cast = sext i11 %tmp_33_1_2 to i13" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]
ST_5 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_31_2_cast = zext i8 %window_V_2_1_load to i10" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]
ST_5 : Operation 162 [1/1] (0.63ns)   --->   "%tmp_33_2 = mul i10 %tmp_31_2_cast, %tmp_32_2_cast" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_33_2_cast = sext i10 %tmp_33_2 to i12" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]
ST_5 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_31_2_1 = zext i8 %in_temp_V_1_load to i11" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]
ST_5 : Operation 165 [1/1] (0.63ns)   --->   "%tmp_33_2_1 = mul i11 %tmp_31_2_1, %tmp_32_2_1" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_31_2_2 = zext i8 %in_temp_V_1_load_1 to i11" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]
ST_5 : Operation 167 [1/1] (2.17ns)   --->   "%tmp_33_2_2 = mul i11 %tmp_31_2_2, %tmp_32_2_2" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 168 [1/1] (2.20ns)   --->   "%tmp2 = add i11 %tmp_33_0_1, %tmp_12_cast" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 169 [1/1] (0.00ns)   --->   "%tmp2_cast = sext i11 %tmp2 to i12" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]
ST_5 : Operation 170 [1/1] (2.20ns)   --->   "%tmp3 = add i11 %tmp_33_1, %tmp_33_0_2_cast" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 171 [1/1] (0.00ns)   --->   "%tmp3_cast = sext i11 %tmp3 to i12" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]
ST_5 : Operation 172 [1/1] (0.94ns)   --->   "%tmp1 = add i12 %tmp2_cast, %tmp3_cast" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 173 [1/1] (0.00ns)   --->   "%tmp1_cast = sext i12 %tmp1 to i14" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]
ST_5 : Operation 174 [1/1] (2.20ns)   --->   "%tmp5 = add i13 %tmp_33_1_2_cast, %tmp_33_1_1_cast" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 175 [1/1] (2.20ns)   --->   "%tmp7 = add i11 %tmp_33_2_2, %tmp_33_2_1" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 176 [1/1] (0.00ns)   --->   "%tmp7_cast = sext i11 %tmp7 to i12" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]
ST_5 : Operation 177 [1/1] (2.20ns)   --->   "%tmp6 = add i12 %tmp_33_2_cast, %tmp7_cast" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 178 [1/1] (0.00ns)   --->   "%tmp6_cast = sext i12 %tmp6 to i13" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]
ST_5 : Operation 179 [1/1] (0.97ns)   --->   "%tmp4 = add i13 %tmp5, %tmp6_cast" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 180 [1/1] (0.00ns)   --->   "%tmp4_cast = sext i13 %tmp4 to i14" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]
ST_5 : Operation 181 [1/1] (0.97ns)   --->   "%out_temp_V_215_2 = add i14 %tmp1_cast, %tmp4_cast" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 6> : 1.62ns
ST_6 : Operation 182 [18/18] (1.61ns)   --->   "%tmp_10 = sdiv i14 %out_temp_V_215_2, %i_op_assign_3_tr_tr_s" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Core 23 'DivnS' <Latency = 17> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 7> : 1.62ns
ST_7 : Operation 183 [17/18] (1.61ns)   --->   "%tmp_10 = sdiv i14 %out_temp_V_215_2, %i_op_assign_3_tr_tr_s" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Core 23 'DivnS' <Latency = 17> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 8> : 1.62ns
ST_8 : Operation 184 [16/18] (1.61ns)   --->   "%tmp_10 = sdiv i14 %out_temp_V_215_2, %i_op_assign_3_tr_tr_s" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Core 23 'DivnS' <Latency = 17> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 9> : 1.62ns
ST_9 : Operation 185 [15/18] (1.61ns)   --->   "%tmp_10 = sdiv i14 %out_temp_V_215_2, %i_op_assign_3_tr_tr_s" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Core 23 'DivnS' <Latency = 17> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 10> : 1.62ns
ST_10 : Operation 186 [14/18] (1.61ns)   --->   "%tmp_10 = sdiv i14 %out_temp_V_215_2, %i_op_assign_3_tr_tr_s" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Core 23 'DivnS' <Latency = 17> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 11> : 1.62ns
ST_11 : Operation 187 [13/18] (1.61ns)   --->   "%tmp_10 = sdiv i14 %out_temp_V_215_2, %i_op_assign_3_tr_tr_s" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Core 23 'DivnS' <Latency = 17> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 12> : 1.62ns
ST_12 : Operation 188 [12/18] (1.61ns)   --->   "%tmp_10 = sdiv i14 %out_temp_V_215_2, %i_op_assign_3_tr_tr_s" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Core 23 'DivnS' <Latency = 17> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 13> : 1.62ns
ST_13 : Operation 189 [11/18] (1.61ns)   --->   "%tmp_10 = sdiv i14 %out_temp_V_215_2, %i_op_assign_3_tr_tr_s" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Core 23 'DivnS' <Latency = 17> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 14> : 1.62ns
ST_14 : Operation 190 [10/18] (1.61ns)   --->   "%tmp_10 = sdiv i14 %out_temp_V_215_2, %i_op_assign_3_tr_tr_s" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Core 23 'DivnS' <Latency = 17> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 15> : 1.62ns
ST_15 : Operation 191 [9/18] (1.61ns)   --->   "%tmp_10 = sdiv i14 %out_temp_V_215_2, %i_op_assign_3_tr_tr_s" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Core 23 'DivnS' <Latency = 17> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 16> : 1.62ns
ST_16 : Operation 192 [8/18] (1.61ns)   --->   "%tmp_10 = sdiv i14 %out_temp_V_215_2, %i_op_assign_3_tr_tr_s" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Core 23 'DivnS' <Latency = 17> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 17> : 1.62ns
ST_17 : Operation 193 [7/18] (1.61ns)   --->   "%tmp_10 = sdiv i14 %out_temp_V_215_2, %i_op_assign_3_tr_tr_s" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Core 23 'DivnS' <Latency = 17> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 18> : 1.62ns
ST_18 : Operation 194 [6/18] (1.61ns)   --->   "%tmp_10 = sdiv i14 %out_temp_V_215_2, %i_op_assign_3_tr_tr_s" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Core 23 'DivnS' <Latency = 17> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 19> : 1.62ns
ST_19 : Operation 195 [5/18] (1.61ns)   --->   "%tmp_10 = sdiv i14 %out_temp_V_215_2, %i_op_assign_3_tr_tr_s" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Core 23 'DivnS' <Latency = 17> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 20> : 1.62ns
ST_20 : Operation 196 [4/18] (1.61ns)   --->   "%tmp_10 = sdiv i14 %out_temp_V_215_2, %i_op_assign_3_tr_tr_s" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Core 23 'DivnS' <Latency = 17> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 21> : 1.62ns
ST_21 : Operation 197 [3/18] (1.61ns)   --->   "%tmp_10 = sdiv i14 %out_temp_V_215_2, %i_op_assign_3_tr_tr_s" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Core 23 'DivnS' <Latency = 17> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 22> : 1.62ns
ST_22 : Operation 198 [2/18] (1.61ns)   --->   "%tmp_10 = sdiv i14 %out_temp_V_215_2, %i_op_assign_3_tr_tr_s" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Core 23 'DivnS' <Latency = 17> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 23> : 2.53ns
ST_23 : Operation 199 [1/18] (1.61ns)   --->   "%tmp_10 = sdiv i14 %out_temp_V_215_2, %i_op_assign_3_tr_tr_s" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Core 23 'DivnS' <Latency = 17> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 200 [1/1] (0.00ns)   --->   "%tmp = trunc i14 %tmp_10 to i8" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]
ST_23 : Operation 201 [1/1] (0.90ns)   --->   "%tmp_11 = add i8 %tmp, %Offset_load" [FILTER_CONVOLUTION/Filter_convolution.cpp:16->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 202 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P(i8* %out_img_V, i8 %tmp_11)" [FILTER_CONVOLUTION/Filter_convolution.cpp:85]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

 <State 24> : 0.00ns
ST_24 : Operation 203 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @Loop_row_Loop_col_st)"
ST_24 : Operation 204 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str8) nounwind" [FILTER_CONVOLUTION/Filter_convolution.cpp:45]
ST_24 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str8)" [FILTER_CONVOLUTION/Filter_convolution.cpp:45]
ST_24 : Operation 206 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [FILTER_CONVOLUTION/Filter_convolution.cpp:46]
ST_24 : Operation 207 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P(i8* %out_img_V, i8 %tmp_11)" [FILTER_CONVOLUTION/Filter_convolution.cpp:85]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_24 : Operation 208 [1/1] (0.00ns)   --->   "br label %._crit_edge65" [FILTER_CONVOLUTION/Filter_convolution.cpp:86]
ST_24 : Operation 209 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str8, i32 %tmp_1)" [FILTER_CONVOLUTION/Filter_convolution.cpp:88]
ST_24 : Operation 210 [1/1] (0.00ns)   --->   "br label %0"

 <State 25> : 0.00ns
ST_25 : Operation 211 [1/1] (0.00ns)   --->   "ret void" [FILTER_CONVOLUTION/Filter_convolution.cpp:91]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ id_filter_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_img_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_img_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ window_V_0_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ window_V_1_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ window_V_2_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ M_0_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ M_0_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ M_0_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ M_1_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ M_1_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ M_1_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ M_2_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ M_2_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ M_2_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ SumF]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ Offset]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ line_buffer_V_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ line_buffer_V_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ window_V_0_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ window_V_1_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ window_V_2_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
in_temp_V_1            (alloca         ) [ 00111111111111111111111110]
window_V_1_2_loc_1     (alloca         ) [ 00111111111111111111111110]
window_V_0_2_loc_1     (alloca         ) [ 00111111111111111111111110]
id_filter_V_read       (read           ) [ 00000000000000000000000000]
tmp_3                  (zext           ) [ 00000000000000000000000000]
M_0_0_addr             (getelementptr  ) [ 00100000000000000000000000]
M_0_1_addr             (getelementptr  ) [ 00100000000000000000000000]
M_0_2_addr             (getelementptr  ) [ 00100000000000000000000000]
M_1_0_addr             (getelementptr  ) [ 00100000000000000000000000]
M_1_1_addr             (getelementptr  ) [ 00100000000000000000000000]
M_1_2_addr             (getelementptr  ) [ 00100000000000000000000000]
M_2_0_addr             (getelementptr  ) [ 00100000000000000000000000]
M_2_1_addr             (getelementptr  ) [ 00100000000000000000000000]
M_2_2_addr             (getelementptr  ) [ 00100000000000000000000000]
SumF_addr              (getelementptr  ) [ 00100000000000000000000000]
Offset_addr            (getelementptr  ) [ 00100000000000000000000000]
StgValue_53            (specbitsmap    ) [ 00000000000000000000000000]
StgValue_54            (specbitsmap    ) [ 00000000000000000000000000]
StgValue_55            (specbitsmap    ) [ 00000000000000000000000000]
StgValue_56            (spectopmodule  ) [ 00000000000000000000000000]
StgValue_57            (specinterface  ) [ 00000000000000000000000000]
StgValue_58            (specinterface  ) [ 00000000000000000000000000]
StgValue_59            (specinterface  ) [ 00000000000000000000000000]
window_V_0_2_load      (load           ) [ 00000000000000000000000000]
window_V_1_2_load      (load           ) [ 00000000000000000000000000]
window_V_2_2_load      (load           ) [ 00000000000000000000000000]
M_0_0_load             (load           ) [ 00000000000000000000000000]
tmp_5_cast             (sext           ) [ 00011111111111111111111110]
M_0_1_load             (load           ) [ 00000000000000000000000000]
tmp_32_0_1             (sext           ) [ 00011111111111111111111110]
M_0_2_load             (load           ) [ 00000000000000000000000000]
tmp_32_0_2_cast        (sext           ) [ 00011111111111111111111110]
M_1_0_load             (load           ) [ 00000000000000000000000000]
tmp_32_1               (sext           ) [ 00011111111111111111111110]
M_1_1_load             (load           ) [ 00000000000000000000000000]
tmp_32_1_1_cast        (zext           ) [ 00011111111111111111111110]
M_1_2_load             (load           ) [ 00000000000000000000000000]
tmp_32_1_2_cast        (sext           ) [ 00011111111111111111111110]
M_2_0_load             (load           ) [ 00000000000000000000000000]
tmp_32_2_cast          (sext           ) [ 00011111111111111111111110]
M_2_1_load             (load           ) [ 00000000000000000000000000]
tmp_32_2_1             (sext           ) [ 00011111111111111111111110]
M_2_2_load             (load           ) [ 00000000000000000000000000]
tmp_32_2_2             (sext           ) [ 00011111111111111111111110]
SumF_load              (load           ) [ 00000000000000000000000000]
i_op_assign_3_tr_tr_s  (zext           ) [ 00011111111111111111111110]
Offset_load            (load           ) [ 00011111111111111111111110]
StgValue_84            (store          ) [ 00000000000000000000000000]
StgValue_85            (store          ) [ 00000000000000000000000000]
StgValue_86            (store          ) [ 00000000000000000000000000]
StgValue_87            (br             ) [ 00111111111111111111111110]
indvar_flatten         (phi            ) [ 00010000000000000000000000]
row                    (phi            ) [ 00010000000000000000000000]
col                    (phi            ) [ 00010000000000000000000000]
exitcond_flatten       (icmp           ) [ 00011111111111111111111110]
indvar_flatten_next    (add            ) [ 00111111111111111111111110]
exitcond               (icmp           ) [ 00000000000000000000000000]
col_mid2               (select         ) [ 00011000000000000000000000]
row_s                  (add            ) [ 00000000000000000000000000]
tmp_4_mid1             (icmp           ) [ 00000000000000000000000000]
tmp_4                  (icmp           ) [ 00000000000000000000000000]
tmp_4_mid2             (select         ) [ 00000000000000000000000000]
tmp_6_mid1             (icmp           ) [ 00000000000000000000000000]
tmp_5                  (icmp           ) [ 00000000000000000000000000]
tmp_6_mid2             (select         ) [ 00000000000000000000000000]
row_mid2               (select         ) [ 00111111111111111111111110]
tmp_8                  (icmp           ) [ 00011111111111111111111110]
StgValue_104           (br             ) [ 00000000000000000000000000]
tmp_s                  (zext           ) [ 00000000000000000000000000]
line_buffer_V_0_addr   (getelementptr  ) [ 00011000000000000000000000]
line_buffer_V_1_addr   (getelementptr  ) [ 00011000000000000000000000]
tmp_2                  (and            ) [ 00011111111111111111111110]
StgValue_111           (br             ) [ 00000000000000000000000000]
tmp_7                  (icmp           ) [ 00000000000000000000000000]
or_cond                (and            ) [ 00011111111111111111111110]
StgValue_115           (br             ) [ 00000000000000000000000000]
col_1                  (add            ) [ 00111111111111111111111110]
in_temp_V_1_load       (load           ) [ 00010100000000000000000000]
window_V_1_2_loc_1_l   (load           ) [ 00010100000000000000000000]
window_V_0_2_loc_1_l   (load           ) [ 00010100000000000000000000]
StgValue_120           (br             ) [ 00000000000000000000000000]
line_buffer_V_0_load   (load           ) [ 00000000000000000000000000]
line_buffer_V_1_load   (load           ) [ 00000000000000000000000000]
StgValue_123           (store          ) [ 00000000000000000000000000]
StgValue_124           (store          ) [ 00000000000000000000000000]
StgValue_125           (store          ) [ 00000000000000000000000000]
StgValue_126           (store          ) [ 00000000000000000000000000]
StgValue_127           (store          ) [ 00000000000000000000000000]
StgValue_128           (br             ) [ 00000000000000000000000000]
in_temp_V              (read           ) [ 00000000000000000000000000]
StgValue_130           (store          ) [ 00000000000000000000000000]
tmp_9                  (zext           ) [ 00000000000000000000000000]
line_buffer_V_1_addr_1 (getelementptr  ) [ 00000000000000000000000000]
StgValue_133           (store          ) [ 00000000000000000000000000]
StgValue_134           (store          ) [ 00000000000000000000000000]
StgValue_135           (br             ) [ 00000000000000000000000000]
window_V_0_1_load      (load           ) [ 00000000000000000000000000]
StgValue_137           (store          ) [ 00000000000000000000000000]
window_V_1_1_load      (load           ) [ 00000000000000000000000000]
StgValue_139           (store          ) [ 00000000000000000000000000]
window_V_2_1_load      (load           ) [ 00000000000000000000000000]
StgValue_141           (store          ) [ 00000000000000000000000000]
in_temp_V_1_load_1     (load           ) [ 00000000000000000000000000]
window_V_1_2_loc_1_l_1 (load           ) [ 00000000000000000000000000]
window_V_0_2_loc_1_l_1 (load           ) [ 00000000000000000000000000]
tmp_11_cast            (zext           ) [ 00000000000000000000000000]
tmp_6                  (mul            ) [ 00000000000000000000000000]
tmp_12_cast            (sext           ) [ 00000000000000000000000000]
tmp_31_0_1             (zext           ) [ 00000000000000000000000000]
tmp_33_0_1             (mul            ) [ 00000000000000000000000000]
tmp_31_0_2_cast        (zext           ) [ 00000000000000000000000000]
tmp_33_0_2             (mul            ) [ 00000000000000000000000000]
tmp_33_0_2_cast        (sext           ) [ 00000000000000000000000000]
tmp_31_1               (zext           ) [ 00000000000000000000000000]
tmp_33_1               (mul            ) [ 00000000000000000000000000]
tmp_31_1_1_cast        (zext           ) [ 00000000000000000000000000]
tmp_33_1_1             (mul            ) [ 00000000000000000000000000]
tmp_33_1_1_cast        (zext           ) [ 00000000000000000000000000]
tmp_31_1_2_cast        (zext           ) [ 00000000000000000000000000]
tmp_33_1_2             (mul            ) [ 00000000000000000000000000]
tmp_33_1_2_cast        (sext           ) [ 00000000000000000000000000]
tmp_31_2_cast          (zext           ) [ 00000000000000000000000000]
tmp_33_2               (mul            ) [ 00000000000000000000000000]
tmp_33_2_cast          (sext           ) [ 00000000000000000000000000]
tmp_31_2_1             (zext           ) [ 00000000000000000000000000]
tmp_33_2_1             (mul            ) [ 00000000000000000000000000]
tmp_31_2_2             (zext           ) [ 00000000000000000000000000]
tmp_33_2_2             (mul            ) [ 00000000000000000000000000]
tmp2                   (add            ) [ 00000000000000000000000000]
tmp2_cast              (sext           ) [ 00000000000000000000000000]
tmp3                   (add            ) [ 00000000000000000000000000]
tmp3_cast              (sext           ) [ 00000000000000000000000000]
tmp1                   (add            ) [ 00000000000000000000000000]
tmp1_cast              (sext           ) [ 00000000000000000000000000]
tmp5                   (add            ) [ 00000000000000000000000000]
tmp7                   (add            ) [ 00000000000000000000000000]
tmp7_cast              (sext           ) [ 00000000000000000000000000]
tmp6                   (add            ) [ 00000000000000000000000000]
tmp6_cast              (sext           ) [ 00000000000000000000000000]
tmp4                   (add            ) [ 00000000000000000000000000]
tmp4_cast              (sext           ) [ 00000000000000000000000000]
out_temp_V_215_2       (add            ) [ 00010011111111111111111100]
tmp_10                 (sdiv           ) [ 00000000000000000000000000]
tmp                    (trunc          ) [ 00000000000000000000000000]
tmp_11                 (add            ) [ 00010000000000000000000010]
StgValue_203           (specloopname   ) [ 00000000000000000000000000]
StgValue_204           (specloopname   ) [ 00000000000000000000000000]
tmp_1                  (specregionbegin) [ 00000000000000000000000000]
StgValue_206           (specpipeline   ) [ 00000000000000000000000000]
StgValue_207           (write          ) [ 00000000000000000000000000]
StgValue_208           (br             ) [ 00000000000000000000000000]
empty                  (specregionend  ) [ 00000000000000000000000000]
StgValue_210           (br             ) [ 00111111111111111111111110]
StgValue_211           (ret            ) [ 00000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="id_filter_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="id_filter_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_img_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_img_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_img_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_img_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="window_V_0_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="window_V_0_2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="window_V_1_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="window_V_1_2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="window_V_2_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="window_V_2_2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="M_0_0">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_0_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="M_0_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_0_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="M_0_2">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_0_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="M_1_0">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_1_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="M_1_1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_1_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="M_1_2">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_1_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="M_2_0">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_2_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="M_2_1">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_2_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="M_2_2">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_2_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="SumF">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SumF"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="Offset">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Offset"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="line_buffer_V_0">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_V_0"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="line_buffer_V_1">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_V_1"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="window_V_0_1">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="window_V_0_1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="window_V_1_1">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="window_V_1_1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="window_V_2_1">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="window_V_2_1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Filter_Convolution_s"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_row_Loop_col_st"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="104" class="1004" name="in_temp_V_1_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="in_temp_V_1/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="window_V_1_2_loc_1_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_V_1_2_loc_1/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="window_V_0_2_loc_1_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_V_0_2_loc_1/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="id_filter_V_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="3" slack="0"/>
<pin id="118" dir="0" index="1" bw="3" slack="0"/>
<pin id="119" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="id_filter_V_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="8" slack="0"/>
<pin id="124" dir="0" index="1" bw="8" slack="0"/>
<pin id="125" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_temp_V/3 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_write_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="0" slack="0"/>
<pin id="130" dir="0" index="1" bw="8" slack="0"/>
<pin id="131" dir="0" index="2" bw="8" slack="0"/>
<pin id="132" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_202/23 "/>
</bind>
</comp>

<comp id="135" class="1004" name="M_0_0_addr_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="2" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="3" slack="0"/>
<pin id="139" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_0_0_addr/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_access_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="3" slack="0"/>
<pin id="144" dir="0" index="1" bw="2" slack="2147483647"/>
<pin id="145" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="M_0_0_load/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="M_0_1_addr_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="3" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="3" slack="0"/>
<pin id="151" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_0_1_addr/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_access_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="3" slack="0"/>
<pin id="156" dir="0" index="1" bw="3" slack="2147483647"/>
<pin id="157" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="M_0_1_load/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="M_0_2_addr_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="2" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="3" slack="0"/>
<pin id="163" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_0_2_addr/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_access_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="3" slack="0"/>
<pin id="168" dir="0" index="1" bw="2" slack="2147483647"/>
<pin id="169" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="M_0_2_load/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="M_1_0_addr_gep_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="3" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="0" index="2" bw="3" slack="0"/>
<pin id="175" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_1_0_addr/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_access_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="3" slack="0"/>
<pin id="180" dir="0" index="1" bw="3" slack="2147483647"/>
<pin id="181" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="M_1_0_load/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="M_1_1_addr_gep_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="4" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="0" index="2" bw="3" slack="0"/>
<pin id="187" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_1_1_addr/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="grp_access_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="3" slack="0"/>
<pin id="192" dir="0" index="1" bw="4" slack="2147483647"/>
<pin id="193" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="M_1_1_load/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="M_1_2_addr_gep_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="3" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="0" index="2" bw="3" slack="0"/>
<pin id="199" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_1_2_addr/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="grp_access_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="3" slack="0"/>
<pin id="204" dir="0" index="1" bw="3" slack="2147483647"/>
<pin id="205" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="M_1_2_load/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="M_2_0_addr_gep_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="2" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="0" index="2" bw="3" slack="0"/>
<pin id="211" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_2_0_addr/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="grp_access_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="3" slack="0"/>
<pin id="216" dir="0" index="1" bw="2" slack="2147483647"/>
<pin id="217" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="M_2_0_load/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="M_2_1_addr_gep_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="3" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="0" index="2" bw="3" slack="0"/>
<pin id="223" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_2_1_addr/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="grp_access_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="3" slack="0"/>
<pin id="228" dir="0" index="1" bw="3" slack="2147483647"/>
<pin id="229" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="M_2_1_load/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="M_2_2_addr_gep_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="3" slack="0"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="0" index="2" bw="3" slack="0"/>
<pin id="235" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_2_2_addr/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="grp_access_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="3" slack="0"/>
<pin id="240" dir="0" index="1" bw="3" slack="2147483647"/>
<pin id="241" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="M_2_2_load/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="SumF_addr_gep_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="5" slack="0"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="0" index="2" bw="3" slack="0"/>
<pin id="247" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SumF_addr/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="grp_access_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="3" slack="0"/>
<pin id="252" dir="0" index="1" bw="5" slack="2147483647"/>
<pin id="253" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="SumF_load/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="Offset_addr_gep_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="8" slack="0"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="0" index="2" bw="3" slack="0"/>
<pin id="259" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Offset_addr/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="grp_access_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="3" slack="0"/>
<pin id="264" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="265" dir="1" index="2" bw="8" slack="21"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Offset_load/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="line_buffer_V_0_addr_gep_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="8" slack="0"/>
<pin id="269" dir="0" index="1" bw="1" slack="0"/>
<pin id="270" dir="0" index="2" bw="10" slack="0"/>
<pin id="271" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_V_0_addr/3 "/>
</bind>
</comp>

<comp id="274" class="1004" name="grp_access_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="10" slack="0"/>
<pin id="276" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="291" dir="0" index="3" bw="10" slack="1"/>
<pin id="292" dir="0" index="4" bw="8" slack="0"/>
<pin id="277" dir="1" index="2" bw="8" slack="0"/>
<pin id="293" dir="1" index="5" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="line_buffer_V_0_load/3 StgValue_125/4 "/>
</bind>
</comp>

<comp id="279" class="1004" name="line_buffer_V_1_addr_gep_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="8" slack="0"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="0" index="2" bw="10" slack="0"/>
<pin id="283" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_V_1_addr/3 "/>
</bind>
</comp>

<comp id="286" class="1004" name="grp_access_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="10" slack="0"/>
<pin id="288" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="302" dir="0" index="3" bw="10" slack="0"/>
<pin id="303" dir="0" index="4" bw="8" slack="0"/>
<pin id="289" dir="1" index="2" bw="8" slack="0"/>
<pin id="304" dir="1" index="5" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="line_buffer_V_1_load/3 StgValue_133/4 "/>
</bind>
</comp>

<comp id="295" class="1004" name="line_buffer_V_1_addr_1_gep_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="8" slack="0"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="0" index="2" bw="10" slack="0"/>
<pin id="299" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_V_1_addr_1/4 "/>
</bind>
</comp>

<comp id="307" class="1005" name="indvar_flatten_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="19" slack="1"/>
<pin id="309" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="311" class="1004" name="indvar_flatten_phi_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="1"/>
<pin id="313" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="314" dir="0" index="2" bw="19" slack="0"/>
<pin id="315" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="316" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/3 "/>
</bind>
</comp>

<comp id="318" class="1005" name="row_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="9" slack="1"/>
<pin id="320" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="row (phireg) "/>
</bind>
</comp>

<comp id="322" class="1004" name="row_phi_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="1"/>
<pin id="324" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="325" dir="0" index="2" bw="9" slack="0"/>
<pin id="326" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="327" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row/3 "/>
</bind>
</comp>

<comp id="329" class="1005" name="col_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="10" slack="1"/>
<pin id="331" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="col (phireg) "/>
</bind>
</comp>

<comp id="333" class="1004" name="col_phi_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="1"/>
<pin id="335" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="336" dir="0" index="2" bw="10" slack="0"/>
<pin id="337" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="338" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col/3 "/>
</bind>
</comp>

<comp id="340" class="1004" name="tmp_3_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="3" slack="0"/>
<pin id="342" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="355" class="1004" name="window_V_0_2_load_load_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="8" slack="0"/>
<pin id="357" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_V_0_2_load/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="window_V_1_2_load_load_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="8" slack="0"/>
<pin id="361" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_V_1_2_load/2 "/>
</bind>
</comp>

<comp id="363" class="1004" name="window_V_2_2_load_load_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="8" slack="0"/>
<pin id="365" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_V_2_2_load/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="tmp_5_cast_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="2" slack="0"/>
<pin id="369" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_5_cast/2 "/>
</bind>
</comp>

<comp id="371" class="1004" name="tmp_32_0_1_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="3" slack="0"/>
<pin id="373" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_32_0_1/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="tmp_32_0_2_cast_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="2" slack="0"/>
<pin id="377" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_32_0_2_cast/2 "/>
</bind>
</comp>

<comp id="379" class="1004" name="tmp_32_1_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="3" slack="0"/>
<pin id="381" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_32_1/2 "/>
</bind>
</comp>

<comp id="383" class="1004" name="tmp_32_1_1_cast_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="4" slack="0"/>
<pin id="385" dir="1" index="1" bw="12" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_32_1_1_cast/2 "/>
</bind>
</comp>

<comp id="387" class="1004" name="tmp_32_1_2_cast_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="3" slack="0"/>
<pin id="389" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_32_1_2_cast/2 "/>
</bind>
</comp>

<comp id="391" class="1004" name="tmp_32_2_cast_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="2" slack="0"/>
<pin id="393" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_32_2_cast/2 "/>
</bind>
</comp>

<comp id="395" class="1004" name="tmp_32_2_1_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="3" slack="0"/>
<pin id="397" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_32_2_1/2 "/>
</bind>
</comp>

<comp id="399" class="1004" name="tmp_32_2_2_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="3" slack="0"/>
<pin id="401" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_32_2_2/2 "/>
</bind>
</comp>

<comp id="403" class="1004" name="i_op_assign_3_tr_tr_s_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="5" slack="0"/>
<pin id="405" dir="1" index="1" bw="14" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_op_assign_3_tr_tr_s/2 "/>
</bind>
</comp>

<comp id="407" class="1004" name="StgValue_84_store_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="8" slack="0"/>
<pin id="409" dir="0" index="1" bw="8" slack="1"/>
<pin id="410" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_84/2 "/>
</bind>
</comp>

<comp id="412" class="1004" name="StgValue_85_store_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="8" slack="0"/>
<pin id="414" dir="0" index="1" bw="8" slack="1"/>
<pin id="415" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_85/2 "/>
</bind>
</comp>

<comp id="417" class="1004" name="StgValue_86_store_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="8" slack="0"/>
<pin id="419" dir="0" index="1" bw="8" slack="1"/>
<pin id="420" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_86/2 "/>
</bind>
</comp>

<comp id="422" class="1004" name="exitcond_flatten_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="19" slack="0"/>
<pin id="424" dir="0" index="1" bw="19" slack="0"/>
<pin id="425" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/3 "/>
</bind>
</comp>

<comp id="428" class="1004" name="indvar_flatten_next_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="19" slack="0"/>
<pin id="430" dir="0" index="1" bw="1" slack="0"/>
<pin id="431" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/3 "/>
</bind>
</comp>

<comp id="434" class="1004" name="exitcond_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="10" slack="0"/>
<pin id="436" dir="0" index="1" bw="10" slack="0"/>
<pin id="437" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/3 "/>
</bind>
</comp>

<comp id="440" class="1004" name="col_mid2_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="0"/>
<pin id="442" dir="0" index="1" bw="1" slack="0"/>
<pin id="443" dir="0" index="2" bw="10" slack="0"/>
<pin id="444" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_mid2/3 "/>
</bind>
</comp>

<comp id="448" class="1004" name="row_s_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="9" slack="0"/>
<pin id="450" dir="0" index="1" bw="1" slack="0"/>
<pin id="451" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row_s/3 "/>
</bind>
</comp>

<comp id="454" class="1004" name="tmp_4_mid1_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="9" slack="0"/>
<pin id="456" dir="0" index="1" bw="9" slack="0"/>
<pin id="457" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4_mid1/3 "/>
</bind>
</comp>

<comp id="460" class="1004" name="tmp_4_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="9" slack="0"/>
<pin id="462" dir="0" index="1" bw="9" slack="0"/>
<pin id="463" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="466" class="1004" name="tmp_4_mid2_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="1" slack="0"/>
<pin id="468" dir="0" index="1" bw="1" slack="0"/>
<pin id="469" dir="0" index="2" bw="1" slack="0"/>
<pin id="470" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_4_mid2/3 "/>
</bind>
</comp>

<comp id="474" class="1004" name="tmp_6_mid1_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="9" slack="0"/>
<pin id="476" dir="0" index="1" bw="1" slack="0"/>
<pin id="477" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6_mid1/3 "/>
</bind>
</comp>

<comp id="480" class="1004" name="tmp_5_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="9" slack="0"/>
<pin id="482" dir="0" index="1" bw="1" slack="0"/>
<pin id="483" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="486" class="1004" name="tmp_6_mid2_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="1" slack="0"/>
<pin id="488" dir="0" index="1" bw="1" slack="0"/>
<pin id="489" dir="0" index="2" bw="1" slack="0"/>
<pin id="490" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_6_mid2/3 "/>
</bind>
</comp>

<comp id="494" class="1004" name="row_mid2_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="1" slack="0"/>
<pin id="496" dir="0" index="1" bw="9" slack="0"/>
<pin id="497" dir="0" index="2" bw="9" slack="0"/>
<pin id="498" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="row_mid2/3 "/>
</bind>
</comp>

<comp id="502" class="1004" name="tmp_8_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="10" slack="0"/>
<pin id="504" dir="0" index="1" bw="10" slack="0"/>
<pin id="505" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="508" class="1004" name="tmp_s_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="10" slack="0"/>
<pin id="510" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="514" class="1004" name="tmp_2_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="1" slack="0"/>
<pin id="516" dir="0" index="1" bw="1" slack="0"/>
<pin id="517" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="520" class="1004" name="tmp_7_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="10" slack="0"/>
<pin id="522" dir="0" index="1" bw="1" slack="0"/>
<pin id="523" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="526" class="1004" name="or_cond_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="1" slack="0"/>
<pin id="528" dir="0" index="1" bw="1" slack="0"/>
<pin id="529" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond/3 "/>
</bind>
</comp>

<comp id="532" class="1004" name="col_1_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="10" slack="0"/>
<pin id="534" dir="0" index="1" bw="1" slack="0"/>
<pin id="535" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col_1/3 "/>
</bind>
</comp>

<comp id="538" class="1004" name="in_temp_V_1_load_load_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="8" slack="3"/>
<pin id="540" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_temp_V_1_load/4 "/>
</bind>
</comp>

<comp id="541" class="1004" name="window_V_1_2_loc_1_l_load_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="8" slack="3"/>
<pin id="543" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_V_1_2_loc_1_l/4 "/>
</bind>
</comp>

<comp id="544" class="1004" name="window_V_0_2_loc_1_l_load_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="8" slack="3"/>
<pin id="546" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_V_0_2_loc_1_l/4 "/>
</bind>
</comp>

<comp id="547" class="1004" name="StgValue_123_store_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="8" slack="0"/>
<pin id="549" dir="0" index="1" bw="8" slack="0"/>
<pin id="550" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_123/4 "/>
</bind>
</comp>

<comp id="553" class="1004" name="StgValue_124_store_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="8" slack="0"/>
<pin id="555" dir="0" index="1" bw="8" slack="0"/>
<pin id="556" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_124/4 "/>
</bind>
</comp>

<comp id="559" class="1004" name="StgValue_126_store_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="8" slack="0"/>
<pin id="561" dir="0" index="1" bw="8" slack="3"/>
<pin id="562" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_126/4 "/>
</bind>
</comp>

<comp id="564" class="1004" name="StgValue_127_store_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="8" slack="0"/>
<pin id="566" dir="0" index="1" bw="8" slack="3"/>
<pin id="567" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_127/4 "/>
</bind>
</comp>

<comp id="569" class="1004" name="StgValue_130_store_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="8" slack="0"/>
<pin id="571" dir="0" index="1" bw="8" slack="0"/>
<pin id="572" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_130/4 "/>
</bind>
</comp>

<comp id="575" class="1004" name="tmp_9_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="10" slack="1"/>
<pin id="577" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="579" class="1004" name="StgValue_134_store_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="8" slack="0"/>
<pin id="581" dir="0" index="1" bw="8" slack="3"/>
<pin id="582" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_134/4 "/>
</bind>
</comp>

<comp id="584" class="1004" name="window_V_0_1_load_load_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="8" slack="0"/>
<pin id="586" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_V_0_1_load/5 "/>
</bind>
</comp>

<comp id="588" class="1004" name="StgValue_137_store_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="8" slack="1"/>
<pin id="590" dir="0" index="1" bw="8" slack="0"/>
<pin id="591" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_137/5 "/>
</bind>
</comp>

<comp id="593" class="1004" name="window_V_1_1_load_load_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="8" slack="0"/>
<pin id="595" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_V_1_1_load/5 "/>
</bind>
</comp>

<comp id="597" class="1004" name="StgValue_139_store_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="8" slack="1"/>
<pin id="599" dir="0" index="1" bw="8" slack="0"/>
<pin id="600" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_139/5 "/>
</bind>
</comp>

<comp id="602" class="1004" name="window_V_2_1_load_load_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="8" slack="0"/>
<pin id="604" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_V_2_1_load/5 "/>
</bind>
</comp>

<comp id="606" class="1004" name="StgValue_141_store_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="8" slack="1"/>
<pin id="608" dir="0" index="1" bw="8" slack="0"/>
<pin id="609" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_141/5 "/>
</bind>
</comp>

<comp id="611" class="1004" name="in_temp_V_1_load_1_load_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="8" slack="4"/>
<pin id="613" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_temp_V_1_load_1/5 "/>
</bind>
</comp>

<comp id="614" class="1004" name="window_V_1_2_loc_1_l_1_load_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="8" slack="4"/>
<pin id="616" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_V_1_2_loc_1_l_1/5 "/>
</bind>
</comp>

<comp id="617" class="1004" name="window_V_0_2_loc_1_l_1_load_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="8" slack="4"/>
<pin id="619" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_V_0_2_loc_1_l_1/5 "/>
</bind>
</comp>

<comp id="620" class="1004" name="tmp_11_cast_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="8" slack="0"/>
<pin id="622" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_11_cast/5 "/>
</bind>
</comp>

<comp id="624" class="1004" name="tmp_31_0_1_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="8" slack="1"/>
<pin id="626" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_31_0_1/5 "/>
</bind>
</comp>

<comp id="627" class="1004" name="tmp_33_0_1_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="8" slack="0"/>
<pin id="629" dir="0" index="1" bw="3" slack="3"/>
<pin id="630" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_33_0_1/5 "/>
</bind>
</comp>

<comp id="632" class="1004" name="tmp_31_0_2_cast_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="8" slack="0"/>
<pin id="634" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_31_0_2_cast/5 "/>
</bind>
</comp>

<comp id="636" class="1004" name="tmp_31_1_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="8" slack="0"/>
<pin id="638" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_31_1/5 "/>
</bind>
</comp>

<comp id="640" class="1004" name="tmp_33_1_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="8" slack="0"/>
<pin id="642" dir="0" index="1" bw="3" slack="3"/>
<pin id="643" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_33_1/5 "/>
</bind>
</comp>

<comp id="645" class="1004" name="tmp_31_1_1_cast_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="8" slack="1"/>
<pin id="647" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_31_1_1_cast/5 "/>
</bind>
</comp>

<comp id="648" class="1004" name="tmp_33_1_1_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="8" slack="0"/>
<pin id="650" dir="0" index="1" bw="4" slack="3"/>
<pin id="651" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_33_1_1/5 "/>
</bind>
</comp>

<comp id="653" class="1004" name="tmp_33_1_1_cast_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="12" slack="0"/>
<pin id="655" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_33_1_1_cast/5 "/>
</bind>
</comp>

<comp id="657" class="1004" name="tmp_31_1_2_cast_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="8" slack="0"/>
<pin id="659" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_31_1_2_cast/5 "/>
</bind>
</comp>

<comp id="661" class="1004" name="tmp_31_2_cast_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="8" slack="0"/>
<pin id="663" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_31_2_cast/5 "/>
</bind>
</comp>

<comp id="665" class="1004" name="tmp_31_2_1_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="8" slack="1"/>
<pin id="667" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_31_2_1/5 "/>
</bind>
</comp>

<comp id="668" class="1004" name="tmp_31_2_2_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="8" slack="0"/>
<pin id="670" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_31_2_2/5 "/>
</bind>
</comp>

<comp id="672" class="1004" name="tmp_33_2_2_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="8" slack="0"/>
<pin id="674" dir="0" index="1" bw="3" slack="3"/>
<pin id="675" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_33_2_2/5 "/>
</bind>
</comp>

<comp id="677" class="1004" name="tmp2_cast_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="11" slack="0"/>
<pin id="679" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp2_cast/5 "/>
</bind>
</comp>

<comp id="680" class="1004" name="tmp3_cast_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="11" slack="0"/>
<pin id="682" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp3_cast/5 "/>
</bind>
</comp>

<comp id="683" class="1004" name="tmp1_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="11" slack="0"/>
<pin id="685" dir="0" index="1" bw="11" slack="0"/>
<pin id="686" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/5 "/>
</bind>
</comp>

<comp id="689" class="1004" name="tmp1_cast_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="12" slack="0"/>
<pin id="691" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp1_cast/5 "/>
</bind>
</comp>

<comp id="693" class="1004" name="tmp7_cast_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="11" slack="0"/>
<pin id="695" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp7_cast/5 "/>
</bind>
</comp>

<comp id="696" class="1004" name="tmp6_cast_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="12" slack="0"/>
<pin id="698" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp6_cast/5 "/>
</bind>
</comp>

<comp id="699" class="1004" name="tmp4_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="13" slack="0"/>
<pin id="701" dir="0" index="1" bw="12" slack="0"/>
<pin id="702" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/5 "/>
</bind>
</comp>

<comp id="704" class="1004" name="tmp4_cast_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="13" slack="0"/>
<pin id="706" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp4_cast/5 "/>
</bind>
</comp>

<comp id="708" class="1004" name="out_temp_V_215_2_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="12" slack="0"/>
<pin id="710" dir="0" index="1" bw="13" slack="0"/>
<pin id="711" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_temp_V_215_2/5 "/>
</bind>
</comp>

<comp id="714" class="1004" name="grp_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="14" slack="1"/>
<pin id="716" dir="0" index="1" bw="6" slack="4"/>
<pin id="717" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sdiv(15) " fcode="sdiv"/>
<opset="tmp_10/6 "/>
</bind>
</comp>

<comp id="718" class="1004" name="tmp_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="8" slack="0"/>
<pin id="720" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/23 "/>
</bind>
</comp>

<comp id="722" class="1004" name="tmp_11_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="8" slack="0"/>
<pin id="724" dir="0" index="1" bw="8" slack="21"/>
<pin id="725" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_11/23 "/>
</bind>
</comp>

<comp id="728" class="1007" name="grp_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="8" slack="0"/>
<pin id="730" dir="0" index="1" bw="2" slack="3"/>
<pin id="731" dir="0" index="2" bw="11" slack="0"/>
<pin id="732" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_6/5 tmp_12_cast/5 tmp2/5 "/>
</bind>
</comp>

<comp id="736" class="1007" name="grp_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="8" slack="0"/>
<pin id="738" dir="0" index="1" bw="2" slack="3"/>
<pin id="739" dir="0" index="2" bw="11" slack="0"/>
<pin id="740" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_33_0_2/5 tmp_33_0_2_cast/5 tmp3/5 "/>
</bind>
</comp>

<comp id="744" class="1007" name="grp_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="8" slack="0"/>
<pin id="746" dir="0" index="1" bw="3" slack="3"/>
<pin id="747" dir="0" index="2" bw="12" slack="0"/>
<pin id="748" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_33_1_2/5 tmp_33_1_2_cast/5 tmp5/5 "/>
</bind>
</comp>

<comp id="752" class="1007" name="grp_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="8" slack="0"/>
<pin id="754" dir="0" index="1" bw="2" slack="3"/>
<pin id="755" dir="0" index="2" bw="11" slack="0"/>
<pin id="756" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_33_2/5 tmp_33_2_cast/5 tmp6/5 "/>
</bind>
</comp>

<comp id="760" class="1007" name="grp_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="8" slack="0"/>
<pin id="762" dir="0" index="1" bw="3" slack="3"/>
<pin id="763" dir="0" index="2" bw="11" slack="0"/>
<pin id="764" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_33_2_1/5 tmp7/5 "/>
</bind>
</comp>

<comp id="768" class="1005" name="in_temp_V_1_reg_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="8" slack="1"/>
<pin id="770" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="in_temp_V_1 "/>
</bind>
</comp>

<comp id="776" class="1005" name="window_V_1_2_loc_1_reg_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="8" slack="1"/>
<pin id="778" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="window_V_1_2_loc_1 "/>
</bind>
</comp>

<comp id="784" class="1005" name="window_V_0_2_loc_1_reg_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="8" slack="1"/>
<pin id="786" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="window_V_0_2_loc_1 "/>
</bind>
</comp>

<comp id="792" class="1005" name="M_0_0_addr_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="3" slack="1"/>
<pin id="794" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="M_0_0_addr "/>
</bind>
</comp>

<comp id="797" class="1005" name="M_0_1_addr_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="3" slack="1"/>
<pin id="799" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="M_0_1_addr "/>
</bind>
</comp>

<comp id="802" class="1005" name="M_0_2_addr_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="3" slack="1"/>
<pin id="804" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="M_0_2_addr "/>
</bind>
</comp>

<comp id="807" class="1005" name="M_1_0_addr_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="3" slack="1"/>
<pin id="809" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="M_1_0_addr "/>
</bind>
</comp>

<comp id="812" class="1005" name="M_1_1_addr_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="3" slack="1"/>
<pin id="814" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="M_1_1_addr "/>
</bind>
</comp>

<comp id="817" class="1005" name="M_1_2_addr_reg_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="3" slack="1"/>
<pin id="819" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="M_1_2_addr "/>
</bind>
</comp>

<comp id="822" class="1005" name="M_2_0_addr_reg_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="3" slack="1"/>
<pin id="824" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="M_2_0_addr "/>
</bind>
</comp>

<comp id="827" class="1005" name="M_2_1_addr_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="3" slack="1"/>
<pin id="829" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="M_2_1_addr "/>
</bind>
</comp>

<comp id="832" class="1005" name="M_2_2_addr_reg_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="3" slack="1"/>
<pin id="834" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="M_2_2_addr "/>
</bind>
</comp>

<comp id="837" class="1005" name="SumF_addr_reg_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="3" slack="1"/>
<pin id="839" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="SumF_addr "/>
</bind>
</comp>

<comp id="842" class="1005" name="Offset_addr_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="3" slack="1"/>
<pin id="844" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="Offset_addr "/>
</bind>
</comp>

<comp id="847" class="1005" name="tmp_5_cast_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="10" slack="3"/>
<pin id="849" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opset="tmp_5_cast "/>
</bind>
</comp>

<comp id="852" class="1005" name="tmp_32_0_1_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="11" slack="3"/>
<pin id="854" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="tmp_32_0_1 "/>
</bind>
</comp>

<comp id="857" class="1005" name="tmp_32_0_2_cast_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="10" slack="3"/>
<pin id="859" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opset="tmp_32_0_2_cast "/>
</bind>
</comp>

<comp id="862" class="1005" name="tmp_32_1_reg_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="11" slack="3"/>
<pin id="864" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="tmp_32_1 "/>
</bind>
</comp>

<comp id="867" class="1005" name="tmp_32_1_1_cast_reg_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="12" slack="3"/>
<pin id="869" dir="1" index="1" bw="12" slack="3"/>
</pin_list>
<bind>
<opset="tmp_32_1_1_cast "/>
</bind>
</comp>

<comp id="872" class="1005" name="tmp_32_1_2_cast_reg_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="11" slack="3"/>
<pin id="874" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="tmp_32_1_2_cast "/>
</bind>
</comp>

<comp id="877" class="1005" name="tmp_32_2_cast_reg_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="10" slack="3"/>
<pin id="879" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opset="tmp_32_2_cast "/>
</bind>
</comp>

<comp id="882" class="1005" name="tmp_32_2_1_reg_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="11" slack="3"/>
<pin id="884" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="tmp_32_2_1 "/>
</bind>
</comp>

<comp id="887" class="1005" name="tmp_32_2_2_reg_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="11" slack="3"/>
<pin id="889" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="tmp_32_2_2 "/>
</bind>
</comp>

<comp id="892" class="1005" name="i_op_assign_3_tr_tr_s_reg_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="14" slack="4"/>
<pin id="894" dir="1" index="1" bw="14" slack="4"/>
</pin_list>
<bind>
<opset="i_op_assign_3_tr_tr_s "/>
</bind>
</comp>

<comp id="897" class="1005" name="Offset_load_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="8" slack="21"/>
<pin id="899" dir="1" index="1" bw="8" slack="21"/>
</pin_list>
<bind>
<opset="Offset_load "/>
</bind>
</comp>

<comp id="902" class="1005" name="exitcond_flatten_reg_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="1" slack="1"/>
<pin id="904" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="906" class="1005" name="indvar_flatten_next_reg_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="19" slack="0"/>
<pin id="908" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="911" class="1005" name="col_mid2_reg_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="10" slack="1"/>
<pin id="913" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="col_mid2 "/>
</bind>
</comp>

<comp id="916" class="1005" name="row_mid2_reg_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="9" slack="0"/>
<pin id="918" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="row_mid2 "/>
</bind>
</comp>

<comp id="921" class="1005" name="tmp_8_reg_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="1" slack="1"/>
<pin id="923" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="925" class="1005" name="line_buffer_V_0_addr_reg_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="10" slack="1"/>
<pin id="927" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_V_0_addr "/>
</bind>
</comp>

<comp id="931" class="1005" name="line_buffer_V_1_addr_reg_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="10" slack="1"/>
<pin id="933" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_V_1_addr "/>
</bind>
</comp>

<comp id="936" class="1005" name="tmp_2_reg_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="1" slack="1"/>
<pin id="938" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="940" class="1005" name="or_cond_reg_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="1" slack="2"/>
<pin id="942" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond "/>
</bind>
</comp>

<comp id="944" class="1005" name="col_1_reg_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="10" slack="0"/>
<pin id="946" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="col_1 "/>
</bind>
</comp>

<comp id="949" class="1005" name="in_temp_V_1_load_reg_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="8" slack="1"/>
<pin id="951" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="in_temp_V_1_load "/>
</bind>
</comp>

<comp id="955" class="1005" name="window_V_1_2_loc_1_l_reg_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="8" slack="1"/>
<pin id="957" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="window_V_1_2_loc_1_l "/>
</bind>
</comp>

<comp id="961" class="1005" name="window_V_0_2_loc_1_l_reg_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="8" slack="1"/>
<pin id="963" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="window_V_0_2_loc_1_l "/>
</bind>
</comp>

<comp id="967" class="1005" name="out_temp_V_215_2_reg_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="14" slack="1"/>
<pin id="969" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="out_temp_V_215_2 "/>
</bind>
</comp>

<comp id="972" class="1005" name="tmp_11_reg_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="8" slack="1"/>
<pin id="974" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="107"><net_src comp="44" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="44" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="44" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="120"><net_src comp="46" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="0" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="86" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="2" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="133"><net_src comp="90" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="4" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="140"><net_src comp="12" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="48" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="146"><net_src comp="135" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="152"><net_src comp="14" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="48" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="158"><net_src comp="147" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="164"><net_src comp="16" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="48" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="170"><net_src comp="159" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="176"><net_src comp="18" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="48" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="182"><net_src comp="171" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="188"><net_src comp="20" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="48" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="194"><net_src comp="183" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="200"><net_src comp="22" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="48" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="206"><net_src comp="195" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="212"><net_src comp="24" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="48" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="218"><net_src comp="207" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="224"><net_src comp="26" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="48" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="230"><net_src comp="219" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="236"><net_src comp="28" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="237"><net_src comp="48" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="242"><net_src comp="231" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="248"><net_src comp="30" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="249"><net_src comp="48" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="254"><net_src comp="243" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="260"><net_src comp="32" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="48" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="266"><net_src comp="255" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="272"><net_src comp="34" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="273"><net_src comp="48" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="278"><net_src comp="267" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="284"><net_src comp="36" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="285"><net_src comp="48" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="290"><net_src comp="279" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="294"><net_src comp="286" pin="2"/><net_sink comp="274" pin=4"/></net>

<net id="300"><net_src comp="36" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="301"><net_src comp="48" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="305"><net_src comp="122" pin="2"/><net_sink comp="286" pin=4"/></net>

<net id="306"><net_src comp="295" pin="3"/><net_sink comp="286" pin=3"/></net>

<net id="310"><net_src comp="68" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="317"><net_src comp="307" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="321"><net_src comp="70" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="328"><net_src comp="318" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="332"><net_src comp="72" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="339"><net_src comp="329" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="343"><net_src comp="116" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="345"><net_src comp="340" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="346"><net_src comp="340" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="347"><net_src comp="340" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="348"><net_src comp="340" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="349"><net_src comp="340" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="350"><net_src comp="340" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="351"><net_src comp="340" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="352"><net_src comp="340" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="353"><net_src comp="340" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="354"><net_src comp="340" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="358"><net_src comp="6" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="362"><net_src comp="8" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="366"><net_src comp="10" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="370"><net_src comp="142" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="374"><net_src comp="154" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="378"><net_src comp="166" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="382"><net_src comp="178" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="386"><net_src comp="190" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="390"><net_src comp="202" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="394"><net_src comp="214" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="398"><net_src comp="226" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="402"><net_src comp="238" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="406"><net_src comp="250" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="411"><net_src comp="355" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="416"><net_src comp="359" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="421"><net_src comp="363" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="426"><net_src comp="311" pin="4"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="74" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="432"><net_src comp="311" pin="4"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="76" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="438"><net_src comp="333" pin="4"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="78" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="445"><net_src comp="434" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="446"><net_src comp="72" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="447"><net_src comp="333" pin="4"/><net_sink comp="440" pin=2"/></net>

<net id="452"><net_src comp="322" pin="4"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="80" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="458"><net_src comp="448" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="82" pin="0"/><net_sink comp="454" pin=1"/></net>

<net id="464"><net_src comp="322" pin="4"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="82" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="471"><net_src comp="434" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="472"><net_src comp="454" pin="2"/><net_sink comp="466" pin=1"/></net>

<net id="473"><net_src comp="460" pin="2"/><net_sink comp="466" pin=2"/></net>

<net id="478"><net_src comp="448" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="70" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="484"><net_src comp="322" pin="4"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="70" pin="0"/><net_sink comp="480" pin=1"/></net>

<net id="491"><net_src comp="434" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="492"><net_src comp="474" pin="2"/><net_sink comp="486" pin=1"/></net>

<net id="493"><net_src comp="480" pin="2"/><net_sink comp="486" pin=2"/></net>

<net id="499"><net_src comp="434" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="500"><net_src comp="448" pin="2"/><net_sink comp="494" pin=1"/></net>

<net id="501"><net_src comp="322" pin="4"/><net_sink comp="494" pin=2"/></net>

<net id="506"><net_src comp="440" pin="3"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="84" pin="0"/><net_sink comp="502" pin=1"/></net>

<net id="511"><net_src comp="440" pin="3"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="513"><net_src comp="508" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="518"><net_src comp="502" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="519"><net_src comp="466" pin="3"/><net_sink comp="514" pin=1"/></net>

<net id="524"><net_src comp="440" pin="3"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="72" pin="0"/><net_sink comp="520" pin=1"/></net>

<net id="530"><net_src comp="486" pin="3"/><net_sink comp="526" pin=0"/></net>

<net id="531"><net_src comp="520" pin="2"/><net_sink comp="526" pin=1"/></net>

<net id="536"><net_src comp="440" pin="3"/><net_sink comp="532" pin=0"/></net>

<net id="537"><net_src comp="88" pin="0"/><net_sink comp="532" pin=1"/></net>

<net id="551"><net_src comp="274" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="552"><net_src comp="6" pin="0"/><net_sink comp="547" pin=1"/></net>

<net id="557"><net_src comp="286" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="558"><net_src comp="8" pin="0"/><net_sink comp="553" pin=1"/></net>

<net id="563"><net_src comp="274" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="568"><net_src comp="286" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="573"><net_src comp="122" pin="2"/><net_sink comp="569" pin=0"/></net>

<net id="574"><net_src comp="10" pin="0"/><net_sink comp="569" pin=1"/></net>

<net id="578"><net_src comp="575" pin="1"/><net_sink comp="295" pin=2"/></net>

<net id="583"><net_src comp="122" pin="2"/><net_sink comp="579" pin=0"/></net>

<net id="587"><net_src comp="38" pin="0"/><net_sink comp="584" pin=0"/></net>

<net id="592"><net_src comp="38" pin="0"/><net_sink comp="588" pin=1"/></net>

<net id="596"><net_src comp="40" pin="0"/><net_sink comp="593" pin=0"/></net>

<net id="601"><net_src comp="40" pin="0"/><net_sink comp="597" pin=1"/></net>

<net id="605"><net_src comp="42" pin="0"/><net_sink comp="602" pin=0"/></net>

<net id="610"><net_src comp="42" pin="0"/><net_sink comp="606" pin=1"/></net>

<net id="623"><net_src comp="584" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="631"><net_src comp="624" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="635"><net_src comp="617" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="639"><net_src comp="593" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="644"><net_src comp="636" pin="1"/><net_sink comp="640" pin=0"/></net>

<net id="652"><net_src comp="645" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="656"><net_src comp="648" pin="2"/><net_sink comp="653" pin=0"/></net>

<net id="660"><net_src comp="614" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="664"><net_src comp="602" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="671"><net_src comp="611" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="676"><net_src comp="668" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="687"><net_src comp="677" pin="1"/><net_sink comp="683" pin=0"/></net>

<net id="688"><net_src comp="680" pin="1"/><net_sink comp="683" pin=1"/></net>

<net id="692"><net_src comp="683" pin="2"/><net_sink comp="689" pin=0"/></net>

<net id="703"><net_src comp="696" pin="1"/><net_sink comp="699" pin=1"/></net>

<net id="707"><net_src comp="699" pin="2"/><net_sink comp="704" pin=0"/></net>

<net id="712"><net_src comp="689" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="713"><net_src comp="704" pin="1"/><net_sink comp="708" pin=1"/></net>

<net id="721"><net_src comp="714" pin="2"/><net_sink comp="718" pin=0"/></net>

<net id="726"><net_src comp="718" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="727"><net_src comp="722" pin="2"/><net_sink comp="128" pin=2"/></net>

<net id="733"><net_src comp="620" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="734"><net_src comp="627" pin="2"/><net_sink comp="728" pin=2"/></net>

<net id="735"><net_src comp="728" pin="3"/><net_sink comp="677" pin=0"/></net>

<net id="741"><net_src comp="632" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="742"><net_src comp="640" pin="2"/><net_sink comp="736" pin=2"/></net>

<net id="743"><net_src comp="736" pin="3"/><net_sink comp="680" pin=0"/></net>

<net id="749"><net_src comp="657" pin="1"/><net_sink comp="744" pin=0"/></net>

<net id="750"><net_src comp="653" pin="1"/><net_sink comp="744" pin=2"/></net>

<net id="751"><net_src comp="744" pin="3"/><net_sink comp="699" pin=0"/></net>

<net id="757"><net_src comp="661" pin="1"/><net_sink comp="752" pin=0"/></net>

<net id="758"><net_src comp="693" pin="1"/><net_sink comp="752" pin=2"/></net>

<net id="759"><net_src comp="752" pin="3"/><net_sink comp="696" pin=0"/></net>

<net id="765"><net_src comp="665" pin="1"/><net_sink comp="760" pin=0"/></net>

<net id="766"><net_src comp="672" pin="2"/><net_sink comp="760" pin=2"/></net>

<net id="767"><net_src comp="760" pin="3"/><net_sink comp="693" pin=0"/></net>

<net id="771"><net_src comp="104" pin="1"/><net_sink comp="768" pin=0"/></net>

<net id="772"><net_src comp="768" pin="1"/><net_sink comp="417" pin=1"/></net>

<net id="773"><net_src comp="768" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="774"><net_src comp="768" pin="1"/><net_sink comp="579" pin=1"/></net>

<net id="775"><net_src comp="768" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="779"><net_src comp="108" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="781"><net_src comp="776" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="782"><net_src comp="776" pin="1"/><net_sink comp="564" pin=1"/></net>

<net id="783"><net_src comp="776" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="787"><net_src comp="112" pin="1"/><net_sink comp="784" pin=0"/></net>

<net id="788"><net_src comp="784" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="789"><net_src comp="784" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="790"><net_src comp="784" pin="1"/><net_sink comp="559" pin=1"/></net>

<net id="791"><net_src comp="784" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="795"><net_src comp="135" pin="3"/><net_sink comp="792" pin=0"/></net>

<net id="796"><net_src comp="792" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="800"><net_src comp="147" pin="3"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="805"><net_src comp="159" pin="3"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="810"><net_src comp="171" pin="3"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="815"><net_src comp="183" pin="3"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="820"><net_src comp="195" pin="3"/><net_sink comp="817" pin=0"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="825"><net_src comp="207" pin="3"/><net_sink comp="822" pin=0"/></net>

<net id="826"><net_src comp="822" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="830"><net_src comp="219" pin="3"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="835"><net_src comp="231" pin="3"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="840"><net_src comp="243" pin="3"/><net_sink comp="837" pin=0"/></net>

<net id="841"><net_src comp="837" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="845"><net_src comp="255" pin="3"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="850"><net_src comp="367" pin="1"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="728" pin=1"/></net>

<net id="855"><net_src comp="371" pin="1"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="627" pin=1"/></net>

<net id="860"><net_src comp="375" pin="1"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="736" pin=1"/></net>

<net id="865"><net_src comp="379" pin="1"/><net_sink comp="862" pin=0"/></net>

<net id="866"><net_src comp="862" pin="1"/><net_sink comp="640" pin=1"/></net>

<net id="870"><net_src comp="383" pin="1"/><net_sink comp="867" pin=0"/></net>

<net id="871"><net_src comp="867" pin="1"/><net_sink comp="648" pin=1"/></net>

<net id="875"><net_src comp="387" pin="1"/><net_sink comp="872" pin=0"/></net>

<net id="876"><net_src comp="872" pin="1"/><net_sink comp="744" pin=1"/></net>

<net id="880"><net_src comp="391" pin="1"/><net_sink comp="877" pin=0"/></net>

<net id="881"><net_src comp="877" pin="1"/><net_sink comp="752" pin=1"/></net>

<net id="885"><net_src comp="395" pin="1"/><net_sink comp="882" pin=0"/></net>

<net id="886"><net_src comp="882" pin="1"/><net_sink comp="760" pin=1"/></net>

<net id="890"><net_src comp="399" pin="1"/><net_sink comp="887" pin=0"/></net>

<net id="891"><net_src comp="887" pin="1"/><net_sink comp="672" pin=1"/></net>

<net id="895"><net_src comp="403" pin="1"/><net_sink comp="892" pin=0"/></net>

<net id="896"><net_src comp="892" pin="1"/><net_sink comp="714" pin=1"/></net>

<net id="900"><net_src comp="262" pin="2"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="722" pin=1"/></net>

<net id="905"><net_src comp="422" pin="2"/><net_sink comp="902" pin=0"/></net>

<net id="909"><net_src comp="428" pin="2"/><net_sink comp="906" pin=0"/></net>

<net id="910"><net_src comp="906" pin="1"/><net_sink comp="311" pin=2"/></net>

<net id="914"><net_src comp="440" pin="3"/><net_sink comp="911" pin=0"/></net>

<net id="915"><net_src comp="911" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="919"><net_src comp="494" pin="3"/><net_sink comp="916" pin=0"/></net>

<net id="920"><net_src comp="916" pin="1"/><net_sink comp="322" pin=2"/></net>

<net id="924"><net_src comp="502" pin="2"/><net_sink comp="921" pin=0"/></net>

<net id="928"><net_src comp="267" pin="3"/><net_sink comp="925" pin=0"/></net>

<net id="929"><net_src comp="925" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="930"><net_src comp="925" pin="1"/><net_sink comp="274" pin=3"/></net>

<net id="934"><net_src comp="279" pin="3"/><net_sink comp="931" pin=0"/></net>

<net id="935"><net_src comp="931" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="939"><net_src comp="514" pin="2"/><net_sink comp="936" pin=0"/></net>

<net id="943"><net_src comp="526" pin="2"/><net_sink comp="940" pin=0"/></net>

<net id="947"><net_src comp="532" pin="2"/><net_sink comp="944" pin=0"/></net>

<net id="948"><net_src comp="944" pin="1"/><net_sink comp="333" pin=2"/></net>

<net id="952"><net_src comp="538" pin="1"/><net_sink comp="949" pin=0"/></net>

<net id="953"><net_src comp="949" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="954"><net_src comp="949" pin="1"/><net_sink comp="665" pin=0"/></net>

<net id="958"><net_src comp="541" pin="1"/><net_sink comp="955" pin=0"/></net>

<net id="959"><net_src comp="955" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="960"><net_src comp="955" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="964"><net_src comp="544" pin="1"/><net_sink comp="961" pin=0"/></net>

<net id="965"><net_src comp="961" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="966"><net_src comp="961" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="970"><net_src comp="708" pin="2"/><net_sink comp="967" pin=0"/></net>

<net id="971"><net_src comp="967" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="975"><net_src comp="722" pin="2"/><net_sink comp="972" pin=0"/></net>

<net id="976"><net_src comp="972" pin="1"/><net_sink comp="128" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_img_V | {24 }
	Port: window_V_0_2 | {4 }
	Port: window_V_1_2 | {4 }
	Port: window_V_2_2 | {4 }
	Port: line_buffer_V_0 | {4 }
	Port: line_buffer_V_1 | {4 }
	Port: window_V_0_1 | {5 }
	Port: window_V_1_1 | {5 }
	Port: window_V_2_1 | {5 }
 - Input state : 
	Port: Filter_Convolution : id_filter_V | {1 }
	Port: Filter_Convolution : in_img_V | {3 }
	Port: Filter_Convolution : window_V_0_2 | {2 }
	Port: Filter_Convolution : window_V_1_2 | {2 }
	Port: Filter_Convolution : window_V_2_2 | {2 }
	Port: Filter_Convolution : M_0_0 | {1 2 }
	Port: Filter_Convolution : M_0_1 | {1 2 }
	Port: Filter_Convolution : M_0_2 | {1 2 }
	Port: Filter_Convolution : M_1_0 | {1 2 }
	Port: Filter_Convolution : M_1_1 | {1 2 }
	Port: Filter_Convolution : M_1_2 | {1 2 }
	Port: Filter_Convolution : M_2_0 | {1 2 }
	Port: Filter_Convolution : M_2_1 | {1 2 }
	Port: Filter_Convolution : M_2_2 | {1 2 }
	Port: Filter_Convolution : SumF | {1 2 }
	Port: Filter_Convolution : Offset | {1 2 }
	Port: Filter_Convolution : line_buffer_V_0 | {3 4 }
	Port: Filter_Convolution : line_buffer_V_1 | {3 4 }
	Port: Filter_Convolution : window_V_0_1 | {5 }
	Port: Filter_Convolution : window_V_1_1 | {5 }
	Port: Filter_Convolution : window_V_2_1 | {5 }
  - Chain level:
	State 1
		M_0_0_addr : 1
		M_0_0_load : 2
		M_0_1_addr : 1
		M_0_1_load : 2
		M_0_2_addr : 1
		M_0_2_load : 2
		M_1_0_addr : 1
		M_1_0_load : 2
		M_1_1_addr : 1
		M_1_1_load : 2
		M_1_2_addr : 1
		M_1_2_load : 2
		M_2_0_addr : 1
		M_2_0_load : 2
		M_2_1_addr : 1
		M_2_1_load : 2
		M_2_2_addr : 1
		M_2_2_load : 2
		SumF_addr : 1
		SumF_load : 2
		Offset_addr : 1
		Offset_load : 2
	State 2
		tmp_5_cast : 1
		tmp_32_0_1 : 1
		tmp_32_0_2_cast : 1
		tmp_32_1 : 1
		tmp_32_1_1_cast : 1
		tmp_32_1_2_cast : 1
		tmp_32_2_cast : 1
		tmp_32_2_1 : 1
		tmp_32_2_2 : 1
		i_op_assign_3_tr_tr_s : 1
		StgValue_84 : 1
		StgValue_85 : 1
		StgValue_86 : 1
	State 3
		exitcond_flatten : 1
		indvar_flatten_next : 1
		exitcond : 1
		col_mid2 : 2
		row_s : 1
		tmp_4_mid1 : 2
		tmp_4 : 1
		tmp_4_mid2 : 3
		tmp_6_mid1 : 2
		tmp_5 : 1
		tmp_6_mid2 : 3
		row_mid2 : 2
		tmp_8 : 3
		StgValue_104 : 4
		tmp_s : 3
		line_buffer_V_0_addr : 4
		line_buffer_V_0_load : 5
		line_buffer_V_1_addr : 4
		line_buffer_V_1_load : 5
		tmp_2 : 4
		StgValue_111 : 4
		tmp_7 : 3
		or_cond : 4
		StgValue_115 : 4
		col_1 : 3
	State 4
		StgValue_123 : 1
		StgValue_124 : 1
		StgValue_125 : 1
		StgValue_126 : 1
		StgValue_127 : 1
		line_buffer_V_1_addr_1 : 1
		StgValue_133 : 2
	State 5
		tmp_11_cast : 1
		tmp_6 : 2
		tmp_12_cast : 3
		tmp_33_0_1 : 1
		tmp_31_0_2_cast : 1
		tmp_33_0_2 : 2
		tmp_33_0_2_cast : 3
		tmp_31_1 : 1
		tmp_33_1 : 2
		tmp_33_1_1 : 1
		tmp_33_1_1_cast : 2
		tmp_31_1_2_cast : 1
		tmp_33_1_2 : 2
		tmp_33_1_2_cast : 3
		tmp_31_2_cast : 1
		tmp_33_2 : 2
		tmp_33_2_cast : 3
		tmp_33_2_1 : 1
		tmp_31_2_2 : 1
		tmp_33_2_2 : 2
		tmp2 : 4
		tmp2_cast : 5
		tmp3 : 4
		tmp3_cast : 5
		tmp1 : 6
		tmp1_cast : 7
		tmp5 : 4
		tmp7 : 3
		tmp7_cast : 4
		tmp6 : 5
		tmp6_cast : 6
		tmp4 : 7
		tmp4_cast : 8
		out_temp_V_215_2 : 9
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
		tmp : 1
		tmp_11 : 2
		StgValue_202 : 3
	State 24
		empty : 1
	State 25


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|   sdiv   |          grp_fu_714          |    0    |   519   |   371   |
|----------|------------------------------|---------|---------|---------|
|          |       tmp_33_0_1_fu_627      |    0    |    0    |    40   |
|    mul   |        tmp_33_1_fu_640       |    0    |    0    |    40   |
|          |       tmp_33_1_1_fu_648      |    0    |    0    |    40   |
|          |       tmp_33_2_2_fu_672      |    0    |    0    |    40   |
|----------|------------------------------|---------|---------|---------|
|          |  indvar_flatten_next_fu_428  |    0    |    0    |    26   |
|          |         row_s_fu_448         |    0    |    0    |    16   |
|          |         col_1_fu_532         |    0    |    0    |    17   |
|    add   |          tmp1_fu_683         |    0    |    0    |    18   |
|          |          tmp4_fu_699         |    0    |    0    |    20   |
|          |    out_temp_V_215_2_fu_708   |    0    |    0    |    20   |
|          |         tmp_11_fu_722        |    0    |    0    |    15   |
|----------|------------------------------|---------|---------|---------|
|          |    exitcond_flatten_fu_422   |    0    |    0    |    20   |
|          |        exitcond_fu_434       |    0    |    0    |    13   |
|          |       tmp_4_mid1_fu_454      |    0    |    0    |    13   |
|   icmp   |         tmp_4_fu_460         |    0    |    0    |    13   |
|          |       tmp_6_mid1_fu_474      |    0    |    0    |    13   |
|          |         tmp_5_fu_480         |    0    |    0    |    13   |
|          |         tmp_8_fu_502         |    0    |    0    |    13   |
|          |         tmp_7_fu_520         |    0    |    0    |    13   |
|----------|------------------------------|---------|---------|---------|
|          |        col_mid2_fu_440       |    0    |    0    |    9    |
|  select  |       tmp_4_mid2_fu_466      |    0    |    0    |    2    |
|          |       tmp_6_mid2_fu_486      |    0    |    0    |    2    |
|          |        row_mid2_fu_494       |    0    |    0    |    9    |
|----------|------------------------------|---------|---------|---------|
|          |          grp_fu_728          |    1    |    0    |    0    |
|          |          grp_fu_736          |    1    |    0    |    0    |
|  muladd  |          grp_fu_744          |    1    |    0    |    0    |
|          |          grp_fu_752          |    1    |    0    |    0    |
|          |          grp_fu_760          |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|    and   |         tmp_2_fu_514         |    0    |    0    |    2    |
|          |        or_cond_fu_526        |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|   read   | id_filter_V_read_read_fu_116 |    0    |    0    |    0    |
|          |        grp_read_fu_122       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   write  |       grp_write_fu_128       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_3_fu_340         |    0    |    0    |    0    |
|          |    tmp_32_1_1_cast_fu_383    |    0    |    0    |    0    |
|          | i_op_assign_3_tr_tr_s_fu_403 |    0    |    0    |    0    |
|          |         tmp_s_fu_508         |    0    |    0    |    0    |
|          |         tmp_9_fu_575         |    0    |    0    |    0    |
|          |      tmp_11_cast_fu_620      |    0    |    0    |    0    |
|          |       tmp_31_0_1_fu_624      |    0    |    0    |    0    |
|   zext   |    tmp_31_0_2_cast_fu_632    |    0    |    0    |    0    |
|          |        tmp_31_1_fu_636       |    0    |    0    |    0    |
|          |    tmp_31_1_1_cast_fu_645    |    0    |    0    |    0    |
|          |    tmp_33_1_1_cast_fu_653    |    0    |    0    |    0    |
|          |    tmp_31_1_2_cast_fu_657    |    0    |    0    |    0    |
|          |     tmp_31_2_cast_fu_661     |    0    |    0    |    0    |
|          |       tmp_31_2_1_fu_665      |    0    |    0    |    0    |
|          |       tmp_31_2_2_fu_668      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       tmp_5_cast_fu_367      |    0    |    0    |    0    |
|          |       tmp_32_0_1_fu_371      |    0    |    0    |    0    |
|          |    tmp_32_0_2_cast_fu_375    |    0    |    0    |    0    |
|          |        tmp_32_1_fu_379       |    0    |    0    |    0    |
|          |    tmp_32_1_2_cast_fu_387    |    0    |    0    |    0    |
|          |     tmp_32_2_cast_fu_391     |    0    |    0    |    0    |
|   sext   |       tmp_32_2_1_fu_395      |    0    |    0    |    0    |
|          |       tmp_32_2_2_fu_399      |    0    |    0    |    0    |
|          |       tmp2_cast_fu_677       |    0    |    0    |    0    |
|          |       tmp3_cast_fu_680       |    0    |    0    |    0    |
|          |       tmp1_cast_fu_689       |    0    |    0    |    0    |
|          |       tmp7_cast_fu_693       |    0    |    0    |    0    |
|          |       tmp6_cast_fu_696       |    0    |    0    |    0    |
|          |       tmp4_cast_fu_704       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   trunc  |          tmp_fu_718          |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    5    |   519   |   800   |
|----------|------------------------------|---------|---------|---------|

Memories:
+---------------+--------+--------+--------+
|               |  BRAM  |   FF   |   LUT  |
+---------------+--------+--------+--------+
|     M_0_0     |    0   |    2   |    1   |
|     M_0_1     |    0   |    3   |    1   |
|     M_0_2     |    0   |    2   |    1   |
|     M_1_0     |    0   |    3   |    1   |
|     M_1_1     |    0   |    4   |    1   |
|     M_1_2     |    0   |    3   |    1   |
|     M_2_0     |    0   |    2   |    1   |
|     M_2_1     |    0   |    3   |    1   |
|     M_2_2     |    0   |    3   |    1   |
|     Offset    |    0   |    8   |    1   |
|      SumF     |    0   |    5   |    1   |
|line_buffer_V_0|    1   |    0   |    0   |
|line_buffer_V_1|    1   |    0   |    0   |
+---------------+--------+--------+--------+
|     Total     |    2   |   38   |   11   |
+---------------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|      M_0_0_addr_reg_792     |    3   |
|      M_0_1_addr_reg_797     |    3   |
|      M_0_2_addr_reg_802     |    3   |
|      M_1_0_addr_reg_807     |    3   |
|      M_1_1_addr_reg_812     |    3   |
|      M_1_2_addr_reg_817     |    3   |
|      M_2_0_addr_reg_822     |    3   |
|      M_2_1_addr_reg_827     |    3   |
|      M_2_2_addr_reg_832     |    3   |
|     Offset_addr_reg_842     |    3   |
|     Offset_load_reg_897     |    8   |
|      SumF_addr_reg_837      |    3   |
|        col_1_reg_944        |   10   |
|       col_mid2_reg_911      |   10   |
|         col_reg_329         |   10   |
|   exitcond_flatten_reg_902  |    1   |
|i_op_assign_3_tr_tr_s_reg_892|   14   |
|   in_temp_V_1_load_reg_949  |    8   |
|     in_temp_V_1_reg_768     |    8   |
| indvar_flatten_next_reg_906 |   19   |
|    indvar_flatten_reg_307   |   19   |
| line_buffer_V_0_addr_reg_925|   10   |
| line_buffer_V_1_addr_reg_931|   10   |
|       or_cond_reg_940       |    1   |
|   out_temp_V_215_2_reg_967  |   14   |
|       row_mid2_reg_916      |    9   |
|         row_reg_318         |    9   |
|        tmp_11_reg_972       |    8   |
|        tmp_2_reg_936        |    1   |
|      tmp_32_0_1_reg_852     |   11   |
|   tmp_32_0_2_cast_reg_857   |   10   |
|   tmp_32_1_1_cast_reg_867   |   12   |
|   tmp_32_1_2_cast_reg_872   |   11   |
|       tmp_32_1_reg_862      |   11   |
|      tmp_32_2_1_reg_882     |   11   |
|      tmp_32_2_2_reg_887     |   11   |
|    tmp_32_2_cast_reg_877    |   10   |
|      tmp_5_cast_reg_847     |   10   |
|        tmp_8_reg_921        |    1   |
| window_V_0_2_loc_1_l_reg_961|    8   |
|  window_V_0_2_loc_1_reg_784 |    8   |
| window_V_1_2_loc_1_l_reg_955|    8   |
|  window_V_1_2_loc_1_reg_776 |    8   |
+-----------------------------+--------+
|            Total            |   332  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_128 |  p2  |   2  |   8  |   16   ||    9    |
| grp_access_fu_142 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_154 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_166 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_178 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_190 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_202 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_214 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_226 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_238 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_250 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_262 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_274 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_286 |  p0  |   2  |  10  |   20   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   122  ||  10.57  ||   126   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    5   |    -   |   519  |   800  |
|   Memory  |    2   |    -   |    -   |   38   |   11   |
|Multiplexer|    -   |    -   |   10   |    -   |   126  |
|  Register |    -   |    -   |    -   |   332  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |    5   |   10   |   889  |   937  |
+-----------+--------+--------+--------+--------+--------+
