// Seed: 35096229
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  assign id_2 = 1'b0;
  wire id_3;
  wire id_4 = id_1;
  wire id_5;
  assign id_5 = id_1;
  wire id_6;
endmodule
module module_1 (
    input wire id_0,
    input wire id_1,
    inout logic id_2,
    input wand id_3,
    input uwire id_4,
    input tri1 id_5,
    input wire id_6,
    output supply1 id_7,
    input tri1 id_8
    , id_11,
    output tri id_9
);
  id_12(
      .id_0(id_9 / id_7 >> 1),
      .id_1(id_8),
      .id_2(1),
      .id_3(id_3),
      .id_4(1),
      .id_5(1),
      .id_6(1'b0),
      .id_7(1)
  );
  supply1 id_13;
  assign id_13 = id_4;
  module_0 modCall_1 (
      id_11,
      id_11
  );
  always @(negedge id_1 ? id_13 : 1 or posedge id_1) begin : LABEL_0
    id_2 <= 1;
    id_13 = id_8;
  end
endmodule
