###############################################################
#  Generated by:      Cadence Innovus 15.23-s045_1
#  OS:                Linux x86_64(Host ID ieng6-640.ucsd.edu)
#  Generated on:      Fri Mar 21 20:46:41 2025
#  Design:            fullchip
#  Command:           report_timing -max_paths 100 > ${design}.post_route.timing.rpt
###############################################################
Path 1: VIOLATED Setup Check with Pin core_instance0/clk 
Endpoint:   core_instance0/sum_in[0]  (^) checked with  leading edge of 'clk'
Beginpoint: core_instance1/sum_out[0] (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.155
- Setup                         6.395
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                -5.240
- Arrival Time                  1.440
= Slack Time                   -6.680
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.147
     = Beginpoint Arrival Time       0.147
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |          Arc          |  Cell   | Delay | Arrival | Required | 
     |                                               |                       |         |       |  Time   |   Time   | 
     |-----------------------------------------------+-----------------------+---------+-------+---------+----------| 
     | core_instance1                                | clk ^                 |         |       |   0.147 |   -6.533 | 
     | core_instance1                                | clk ^ -> sum_out[0] ^ | core    | 0.941 |   1.088 |   -5.592 | 
     | FE_OFC138_core1_to_core0_sum_in_0_            | I ^ -> Z ^            | BUFFD16 | 0.077 |   1.165 |   -5.515 | 
     | FE_OCPC350_FE_OFN138_core1_to_core0_sum_in_0_ | I ^ -> ZN v           | CKND16  | 0.053 |   1.219 |   -5.462 | 
     | FE_OCPC351_FE_OFN138_core1_to_core0_sum_in_0_ | I v -> ZN ^           | CKND16  | 0.064 |   1.283 |   -5.397 | 
     | FE_OCPC284_FE_OFN138_core1_to_core0_sum_in_0_ | I ^ -> ZN v           | CKND16  | 0.061 |   1.344 |   -5.336 | 
     | FE_OCPC285_FE_OFN138_core1_to_core0_sum_in_0_ | I v -> ZN ^           | CKND16  | 0.076 |   1.420 |   -5.260 | 
     | core_instance0                                | sum_in[0] ^           | core    | 0.020 |   1.440 |   -5.240 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Setup Check with Pin core_instance1/clk 
Endpoint:   core_instance1/sum_in[2]  (^) checked with  leading edge of 'clk'
Beginpoint: core_instance0/sum_out[2] (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.147
- Setup                         6.372
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                -5.224
- Arrival Time                  1.451
= Slack Time                   -6.676
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.155
     = Beginpoint Arrival Time       0.155
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |          Arc          |  Cell   | Delay | Arrival | Required | 
     |                                     |                       |         |       |  Time   |   Time   | 
     |-------------------------------------+-----------------------+---------+-------+---------+----------| 
     | core_instance0                      | clk ^                 |         |       |   0.155 |   -6.521 | 
     | core_instance0                      | clk ^ -> sum_out[2] ^ | core    | 0.927 |   1.082 |   -5.594 | 
     | FE_OFC182_core0_to_core1_sum_out_2_ | I ^ -> Z ^            | BUFFD16 | 0.077 |   1.159 |   -5.517 | 
     | FE_OFC183_core0_to_core1_sum_out_2_ | I ^ -> Z ^            | BUFFD16 | 0.136 |   1.294 |   -5.382 | 
     | FE_OFC238_core0_to_core1_sum_out_2_ | I ^ -> ZN v           | CKND16  | 0.052 |   1.346 |   -5.330 | 
     | FE_OFC239_core0_to_core1_sum_out_2_ | I v -> ZN ^           | CKND16  | 0.073 |   1.419 |   -5.257 | 
     | core_instance1                      | sum_in[2] ^           | core    | 0.032 |   1.451 |   -5.224 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Setup Check with Pin core_instance1/clk 
Endpoint:   core_instance1/sum_in[1]  (^) checked with  leading edge of 'clk'
Beginpoint: core_instance0/sum_out[1] (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.147
- Setup                         6.384
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                -5.237
- Arrival Time                  1.432
= Slack Time                   -6.670
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.155
     = Beginpoint Arrival Time       0.155
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |          Arc          |  Cell   | Delay | Arrival | Required | 
     |                                                |                       |         |       |  Time   |   Time   | 
     |------------------------------------------------+-----------------------+---------+-------+---------+----------| 
     | core_instance0                                 | clk ^                 |         |       |   0.155 |   -6.515 | 
     | core_instance0                                 | clk ^ -> sum_out[1] ^ | core    | 0.936 |   1.091 |   -5.578 | 
     | FE_OFC184_core0_to_core1_sum_out_1_            | I ^ -> Z ^            | BUFFD16 | 0.071 |   1.162 |   -5.507 | 
     | FE_OCPC295_FE_OFN184_core0_to_core1_sum_out_1_ | I ^ -> ZN v           | CKND16  | 0.065 |   1.227 |   -5.442 | 
     | FE_OCPC296_FE_OFN184_core0_to_core1_sum_out_1_ | I v -> ZN ^           | CKND16  | 0.043 |   1.270 |   -5.399 | 
     | FE_OCPC297_FE_OFN184_core0_to_core1_sum_out_1_ | I ^ -> ZN v           | CKND16  | 0.064 |   1.335 |   -5.335 | 
     | FE_OFC233_core0_to_core1_sum_out_1_            | I v -> ZN ^           | CKND16  | 0.061 |   1.395 |   -5.274 | 
     | core_instance1                                 | sum_in[1] ^           | core    | 0.037 |   1.432 |   -5.237 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Setup Check with Pin core_instance0/clk 
Endpoint:   core_instance0/sum_in[1]  (^) checked with  leading edge of 'clk'
Beginpoint: core_instance1/sum_out[1] (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.155
- Setup                         6.384
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                -5.229
- Arrival Time                  1.436
= Slack Time                   -6.665
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.147
     = Beginpoint Arrival Time       0.147
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |          Arc          |  Cell   | Delay | Arrival | Required | 
     |                                               |                       |         |       |  Time   |   Time   | 
     |-----------------------------------------------+-----------------------+---------+-------+---------+----------| 
     | core_instance1                                | clk ^                 |         |       |   0.147 |   -6.518 | 
     | core_instance1                                | clk ^ -> sum_out[1] ^ | core    | 0.937 |   1.084 |   -5.580 | 
     | FE_OFC136_core1_to_core0_sum_in_1_            | I ^ -> Z ^            | BUFFD16 | 0.078 |   1.162 |   -5.503 | 
     | FE_OCPC335_FE_OFN136_core1_to_core0_sum_in_1_ | I ^ -> ZN v           | CKND16  | 0.078 |   1.240 |   -5.425 | 
     | FE_OCPC336_FE_OFN136_core1_to_core0_sum_in_1_ | I v -> ZN ^           | CKND16  | 0.061 |   1.301 |   -5.364 | 
     | FE_OCPC308_FE_OFN136_core1_to_core0_sum_in_1_ | I ^ -> ZN v           | CKND16  | 0.056 |   1.357 |   -5.307 | 
     | FE_OCPC288_FE_OFN136_core1_to_core0_sum_in_1_ | I v -> ZN ^           | INVD12  | 0.058 |   1.415 |   -5.249 | 
     | core_instance0                                | sum_in[1] ^           | core    | 0.020 |   1.436 |   -5.229 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Setup Check with Pin core_instance1/clk 
Endpoint:   core_instance1/sum_in[3]  (v) checked with  leading edge of 'clk'
Beginpoint: core_instance0/sum_out[3] (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.147
- Setup                         6.384
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                -5.236
- Arrival Time                  1.429
= Slack Time                   -6.665
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.155
     = Beginpoint Arrival Time       0.155
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |          Arc          |  Cell   | Delay | Arrival | Required | 
     |                                                |                       |         |       |  Time   |   Time   | 
     |------------------------------------------------+-----------------------+---------+-------+---------+----------| 
     | core_instance0                                 | clk ^                 |         |       |   0.155 |   -6.510 | 
     | core_instance0                                 | clk ^ -> sum_out[3] v | core    | 0.945 |   1.099 |   -5.565 | 
     | FE_OFC180_core0_to_core1_sum_out_3_            | I v -> Z v            | BUFFD16 | 0.069 |   1.168 |   -5.496 | 
     | FE_OCPC292_FE_OFN180_core0_to_core1_sum_out_3_ | I v -> ZN ^           | CKND16  | 0.074 |   1.242 |   -5.423 | 
     | FE_OCPC293_FE_OFN180_core0_to_core1_sum_out_3_ | I ^ -> ZN v           | CKND16  | 0.043 |   1.285 |   -5.380 | 
     | FE_OCPC294_FE_OFN180_core0_to_core1_sum_out_3_ | I v -> ZN ^           | CKND16  | 0.057 |   1.342 |   -5.323 | 
     | FE_OFC213_core0_to_core1_sum_out_3_            | I ^ -> ZN v           | CKND16  | 0.053 |   1.395 |   -5.270 | 
     | core_instance1                                 | sum_in[3] v           | core    | 0.034 |   1.429 |   -5.236 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Setup Check with Pin core_instance1/clk 
Endpoint:   core_instance1/sum_in[9]  (v) checked with  leading edge of 'clk'
Beginpoint: core_instance0/sum_out[9] (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.147
- Setup                         6.351
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                -5.203
- Arrival Time                  1.459
= Slack Time                   -6.662
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.155
     = Beginpoint Arrival Time       0.155
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |          Arc          |  Cell   | Delay | Arrival | Required | 
     |                                     |                       |         |       |  Time   |   Time   | 
     |-------------------------------------+-----------------------+---------+-------+---------+----------| 
     | core_instance0                      | clk ^                 |         |       |   0.155 |   -6.507 | 
     | core_instance0                      | clk ^ -> sum_out[9] v | core    | 0.936 |   1.091 |   -5.572 | 
     | FE_OFC168_core0_to_core1_sum_out_9_ | I v -> Z v            | BUFFD16 | 0.070 |   1.161 |   -5.501 | 
     | FE_OFC169_core0_to_core1_sum_out_9_ | I v -> Z v            | BUFFD16 | 0.138 |   1.299 |   -5.363 | 
     | FE_OFC224_core0_to_core1_sum_out_9_ | I v -> ZN ^           | CKND16  | 0.054 |   1.353 |   -5.309 | 
     | FE_OFC225_core0_to_core1_sum_out_9_ | I ^ -> ZN v           | CKND16  | 0.074 |   1.427 |   -5.235 | 
     | core_instance1                      | sum_in[9] v           | core    | 0.031 |   1.459 |   -5.203 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Setup Check with Pin core_instance0/clk 
Endpoint:   core_instance0/sum_in[4]  (^) checked with  leading edge of 'clk'
Beginpoint: core_instance1/sum_out[4] (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.155
- Setup                         6.349
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                -5.194
- Arrival Time                  1.467
= Slack Time                   -6.661
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.147
     = Beginpoint Arrival Time       0.147
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |          Arc          |  Cell  | Delay | Arrival | Required | 
     |                                               |                       |        |       |  Time   |   Time   | 
     |-----------------------------------------------+-----------------------+--------+-------+---------+----------| 
     | core_instance1                                | clk ^                 |        |       |   0.147 |   -6.513 | 
     | core_instance1                                | clk ^ -> sum_out[4] ^ | core   | 0.960 |   1.108 |   -5.553 | 
     | FE_OFC130_core1_to_core0_sum_in_4_            | I ^ -> ZN v           | CKND16 | 0.060 |   1.167 |   -5.493 | 
     | FE_OFC131_core1_to_core0_sum_in_4_            | I v -> ZN ^           | CKND16 | 0.127 |   1.294 |   -5.366 | 
     | FE_PHC433_FE_OFN131_core1_to_core0_sum_in_4_  | I ^ -> ZN v           | CKND16 | 0.035 |   1.329 |   -5.332 | 
     | FE_PHC1268_FE_OFN131_core1_to_core0_sum_in_4_ | I v -> ZN ^           | CKND16 | 0.024 |   1.353 |   -5.307 | 
     | FE_OCPC333_FE_OFN131_core1_to_core0_sum_in_4_ | I ^ -> ZN v           | INVD12 | 0.039 |   1.392 |   -5.269 | 
     | FE_OCPC334_FE_OFN131_core1_to_core0_sum_in_4_ | I v -> ZN ^           | CKND16 | 0.054 |   1.447 |   -5.214 | 
     | core_instance0                                | sum_in[4] ^           | core   | 0.020 |   1.467 |   -5.194 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Setup Check with Pin core_instance0/clk 
Endpoint:   core_instance0/sum_in[6]  (v) checked with  leading edge of 'clk'
Beginpoint: core_instance1/sum_out[6] (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.155
- Setup                         6.370
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                -5.215
- Arrival Time                  1.445
= Slack Time                   -6.659
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.147
     = Beginpoint Arrival Time       0.147
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |          Arc          |  Cell   | Delay | Arrival | Required | 
     |                                               |                       |         |       |  Time   |   Time   | 
     |-----------------------------------------------+-----------------------+---------+-------+---------+----------| 
     | core_instance1                                | clk ^                 |         |       |   0.147 |   -6.512 | 
     | core_instance1                                | clk ^ -> sum_out[6] v | core    | 0.950 |   1.097 |   -5.562 | 
     | FE_OFC126_core1_to_core0_sum_in_6_            | I v -> Z v            | BUFFD16 | 0.071 |   1.168 |   -5.491 | 
     | FE_OCPC352_FE_OFN126_core1_to_core0_sum_in_6_ | I v -> ZN ^           | CKND16  | 0.066 |   1.234 |   -5.425 | 
     | FE_OCPC353_FE_OFN126_core1_to_core0_sum_in_6_ | I ^ -> ZN v           | CKND16  | 0.067 |   1.300 |   -5.359 | 
     | FE_OCPC305_FE_OFN126_core1_to_core0_sum_in_6_ | I v -> ZN ^           | CKND16  | 0.064 |   1.365 |   -5.294 | 
     | FE_OCPC257_FE_OFN127_core1_to_core0_sum_in_6_ | I ^ -> ZN v           | INVD12  | 0.059 |   1.424 |   -5.235 | 
     | core_instance0                                | sum_in[6] v           | core    | 0.020 |   1.445 |   -5.215 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Setup Check with Pin core_instance0/clk 
Endpoint:   core_instance0/sum_in[2]  (^) checked with  leading edge of 'clk'
Beginpoint: core_instance1/sum_out[2] (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.155
- Setup                         6.369
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                -5.214
- Arrival Time                  1.445
= Slack Time                   -6.659
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.147
     = Beginpoint Arrival Time       0.147
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |          Arc          |  Cell   | Delay | Arrival | Required | 
     |                                               |                       |         |       |  Time   |   Time   | 
     |-----------------------------------------------+-----------------------+---------+-------+---------+----------| 
     | core_instance1                                | clk ^                 |         |       |   0.147 |   -6.512 | 
     | core_instance1                                | clk ^ -> sum_out[2] ^ | core    | 0.929 |   1.077 |   -5.582 | 
     | FE_OFC134_core1_to_core0_sum_in_2_            | I ^ -> Z ^            | BUFFD16 | 0.079 |   1.156 |   -5.503 | 
     | FE_OCPC326_FE_OFN134_core1_to_core0_sum_in_2_ | I ^ -> ZN v           | CKND12  | 0.103 |   1.259 |   -5.400 | 
     | FE_OCPC327_FE_OFN134_core1_to_core0_sum_in_2_ | I v -> ZN ^           | CKND16  | 0.048 |   1.307 |   -5.352 | 
     | FE_OCPC328_FE_OFN134_core1_to_core0_sum_in_2_ | I ^ -> ZN v           | CKND16  | 0.062 |   1.368 |   -5.291 | 
     | FE_OCPC275_FE_OFN135_core1_to_core0_sum_in_2_ | I v -> ZN ^           | CKND16  | 0.063 |   1.431 |   -5.228 | 
     | core_instance0                                | sum_in[2] ^           | core    | 0.014 |   1.445 |   -5.214 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Setup Check with Pin core_instance1/clk 
Endpoint:   core_instance1/sum_in[6]  (v) checked with  leading edge of 'clk'
Beginpoint: core_instance0/sum_out[6] (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.147
- Setup                         6.372
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                -5.224
- Arrival Time                  1.434
= Slack Time                   -6.659
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.155
     = Beginpoint Arrival Time       0.155
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |          Arc          |  Cell   | Delay | Arrival | Required | 
     |                                                |                       |         |       |  Time   |   Time   | 
     |------------------------------------------------+-----------------------+---------+-------+---------+----------| 
     | core_instance0                                 | clk ^                 |         |       |   0.155 |   -6.504 | 
     | core_instance0                                 | clk ^ -> sum_out[6] v | core    | 0.948 |   1.103 |   -5.556 | 
     | FE_OFC174_core0_to_core1_sum_out_6_            | I v -> Z v            | BUFFD16 | 0.068 |   1.171 |   -5.488 | 
     | FE_OCPC318_FE_OFN174_core0_to_core1_sum_out_6_ | I v -> ZN ^           | CKND12  | 0.047 |   1.218 |   -5.440 | 
     | FE_OCPC319_FE_OFN174_core0_to_core1_sum_out_6_ | I ^ -> ZN v           | CKND16  | 0.034 |   1.252 |   -5.407 | 
     | FE_OCPC320_FE_OFN174_core0_to_core1_sum_out_6_ | I v -> ZN ^           | CKND16  | 0.072 |   1.324 |   -5.335 | 
     | FE_OFC245_core0_to_core1_sum_out_6_            | I ^ -> ZN v           | INVD12  | 0.073 |   1.396 |   -5.262 | 
     | core_instance1                                 | sum_in[6] v           | core    | 0.038 |   1.434 |   -5.224 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Setup Check with Pin core_instance0/clk 
Endpoint:   core_instance0/sum_in[3]  (^) checked with  leading edge of 'clk'
Beginpoint: core_instance1/sum_out[3] (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.155
- Setup                         6.378
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                -5.223
- Arrival Time                  1.435
= Slack Time                   -6.658
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.147
     = Beginpoint Arrival Time       0.147
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |          Arc          |  Cell   | Delay | Arrival | Required | 
     |                                               |                       |         |       |  Time   |   Time   | 
     |-----------------------------------------------+-----------------------+---------+-------+---------+----------| 
     | core_instance1                                | clk ^                 |         |       |   0.147 |   -6.511 | 
     | core_instance1                                | clk ^ -> sum_out[3] ^ | core    | 0.934 |   1.081 |   -5.577 | 
     | FE_OFC132_core1_to_core0_sum_in_3_            | I ^ -> Z ^            | BUFFD16 | 0.080 |   1.162 |   -5.497 | 
     | FE_OCPC354_FE_OFN132_core1_to_core0_sum_in_3_ | I ^ -> ZN v           | CKND16  | 0.068 |   1.230 |   -5.429 | 
     | FE_OCPC355_FE_OFN132_core1_to_core0_sum_in_3_ | I v -> ZN ^           | CKND16  | 0.062 |   1.292 |   -5.367 | 
     | FE_OCPC325_FE_OFN132_core1_to_core0_sum_in_3_ | I ^ -> ZN v           | CKND16  | 0.062 |   1.353 |   -5.305 | 
     | FE_OCPC299_FE_OFN133_core1_to_core0_sum_in_3_ | I v -> ZN ^           | INVD12  | 0.061 |   1.415 |   -5.244 | 
     | core_instance0                                | sum_in[3] ^           | core    | 0.021 |   1.435 |   -5.223 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Setup Check with Pin core_instance0/clk 
Endpoint:   core_instance0/sum_in[10]  (v) checked with  leading edge of 'clk'
Beginpoint: core_instance1/sum_out[10] (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.155
- Setup                         6.338
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                -5.183
- Arrival Time                  1.474
= Slack Time                   -6.657
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.147
     = Beginpoint Arrival Time       0.147
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc           |  Cell  | Delay | Arrival | Required | 
     |                                                    |                        |        |       |  Time   |   Time   | 
     |----------------------------------------------------+------------------------+--------+-------+---------+----------| 
     | core_instance1                                     | clk ^                  |        |       |   0.147 |   -6.509 | 
     | core_instance1                                     | clk ^ -> sum_out[10] v | core   | 0.958 |   1.106 |   -5.551 | 
     | FE_OFC118_core1_to_core0_sum_in_10_                | I v -> ZN ^            | CKND16 | 0.054 |   1.160 |   -5.497 | 
     | FE_OFC119_core1_to_core0_sum_in_10_                | I ^ -> ZN v            | CKND16 | 0.142 |   1.302 |   -5.355 | 
     | FE_PHC1259_FE_OFN119_core1_to_core0_sum_in_10_     | I v -> ZN ^            | CKND16 | 0.036 |   1.337 |   -5.319 | 
     | FE_OCPC262_FE_OFN119_core1_to_core0_sum_in_10_     | I ^ -> ZN v            | CKND16 | 0.041 |   1.378 |   -5.278 | 
     | FE_OCPC263_FE_OFN119_core1_to_core0_sum_in_10_     | I v -> ZN ^            | INVD12 | 0.057 |   1.435 |   -5.222 | 
     | FE_PHC432_FE_OCPN263_FE_OFN119_core1_to_core0_sum_ | I ^ -> ZN v            | CKND16 | 0.025 |   1.460 |   -5.196 | 
     | in_10_                                             |                        |        |       |         |          | 
     | core_instance0                                     | sum_in[10] v           | core   | 0.013 |   1.474 |   -5.183 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Setup Check with Pin core_instance0/clk 
Endpoint:   core_instance0/sum_in[7]  (v) checked with  leading edge of 'clk'
Beginpoint: core_instance1/sum_out[7] (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.155
- Setup                         6.369
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                -5.214
- Arrival Time                  1.441
= Slack Time                   -6.655
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.147
     = Beginpoint Arrival Time       0.147
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |          Arc          |  Cell  | Delay | Arrival | Required | 
     |                                               |                       |        |       |  Time   |   Time   | 
     |-----------------------------------------------+-----------------------+--------+-------+---------+----------| 
     | core_instance1                                | clk ^                 |        |       |   0.147 |   -6.508 | 
     | core_instance1                                | clk ^ -> sum_out[7] v | core   | 0.953 |   1.101 |   -5.554 | 
     | FE_OFC124_core1_to_core0_sum_in_7_            | I v -> ZN ^           | INVD12 | 0.067 |   1.167 |   -5.488 | 
     | FE_OCPC329_FE_OFN124_core1_to_core0_sum_in_7_ | I ^ -> ZN v           | CKND16 | 0.063 |   1.230 |   -5.425 | 
     | FE_OCPC330_FE_OFN124_core1_to_core0_sum_in_7_ | I v -> ZN ^           | CKND16 | 0.062 |   1.292 |   -5.363 | 
     | FE_OCPC331_FE_OFN124_core1_to_core0_sum_in_7_ | I ^ -> ZN v           | CKND16 | 0.058 |   1.349 |   -5.306 | 
     | FE_OFC199_core1_to_core0_sum_in_7_            | I v -> ZN ^           | CKND16 | 0.054 |   1.403 |   -5.252 | 
     | FE_PHC422_FE_OFN199_core1_to_core0_sum_in_7_  | I ^ -> ZN v           | INVD12 | 0.025 |   1.428 |   -5.227 | 
     | core_instance0                                | sum_in[7] v           | core   | 0.013 |   1.441 |   -5.214 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Setup Check with Pin core_instance1/clk 
Endpoint:   core_instance1/sum_in[5]  (v) checked with  leading edge of 'clk'
Beginpoint: core_instance0/sum_out[5] (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.147
- Setup                         6.359
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                -5.211
- Arrival Time                  1.443
= Slack Time                   -6.654
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.155
     = Beginpoint Arrival Time       0.155
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |          Arc          |  Cell   | Delay | Arrival | Required | 
     |                                                |                       |         |       |  Time   |   Time   | 
     |------------------------------------------------+-----------------------+---------+-------+---------+----------| 
     | core_instance0                                 | clk ^                 |         |       |   0.155 |   -6.499 | 
     | core_instance0                                 | clk ^ -> sum_out[5] v | core    | 0.944 |   1.099 |   -5.555 | 
     | FE_OFC176_core0_to_core1_sum_out_5_            | I v -> Z v            | BUFFD16 | 0.068 |   1.167 |   -5.487 | 
     | FE_OCPC315_FE_OFN176_core0_to_core1_sum_out_5_ | I v -> ZN ^           | CKND12  | 0.089 |   1.256 |   -5.398 | 
     | FE_OCPC316_FE_OFN176_core0_to_core1_sum_out_5_ | I ^ -> ZN v           | CKND16  | 0.041 |   1.297 |   -5.357 | 
     | FE_OCPC317_FE_OFN176_core0_to_core1_sum_out_5_ | I v -> ZN ^           | CKND16  | 0.055 |   1.352 |   -5.302 | 
     | FE_OFC201_core0_to_core1_sum_out_5_            | I ^ -> ZN v           | CKND16  | 0.057 |   1.409 |   -5.245 | 
     | core_instance1                                 | sum_in[5] v           | core    | 0.034 |   1.443 |   -5.211 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Setup Check with Pin core_instance0/clk 
Endpoint:   core_instance0/sum_in[5]  (v) checked with  leading edge of 'clk'
Beginpoint: core_instance1/sum_out[5] (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.155
- Setup                         6.353
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                -5.198
- Arrival Time                  1.454
= Slack Time                   -6.653
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.147
     = Beginpoint Arrival Time       0.147
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |          Arc          |  Cell  | Delay | Arrival | Required | 
     |                                               |                       |        |       |  Time   |   Time   | 
     |-----------------------------------------------+-----------------------+--------+-------+---------+----------| 
     | core_instance1                                | clk ^                 |        |       |   0.147 |   -6.505 | 
     | core_instance1                                | clk ^ -> sum_out[5] v | core   | 0.965 |   1.112 |   -5.541 | 
     | FE_OFC128_core1_to_core0_sum_in_5_            | I v -> ZN ^           | CKND16 | 0.061 |   1.172 |   -5.480 | 
     | FE_OCPC300_FE_OFN128_core1_to_core0_sum_in_5_ | I ^ -> ZN v           | CKND16 | 0.058 |   1.230 |   -5.422 | 
     | FE_OCPC301_FE_OFN128_core1_to_core0_sum_in_5_ | I v -> ZN ^           | CKND16 | 0.062 |   1.292 |   -5.360 | 
     | FE_OCPC302_FE_OFN128_core1_to_core0_sum_in_5_ | I ^ -> ZN v           | CKND16 | 0.058 |   1.350 |   -5.302 | 
     | FE_OFC221_core1_to_core0_sum_in_5_            | I v -> ZN ^           | INVD12 | 0.067 |   1.417 |   -5.236 | 
     | FE_PHC428_FE_OFN221_core1_to_core0_sum_in_5_  | I ^ -> ZN v           | CKND16 | 0.029 |   1.446 |   -5.207 | 
     | core_instance0                                | sum_in[5] v           | core   | 0.009 |   1.454 |   -5.198 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Setup Check with Pin core_instance1/clk 
Endpoint:   core_instance1/sum_in[0]  (^) checked with  leading edge of 'clk'
Beginpoint: core_instance0/sum_out[0] (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.147
- Setup                         6.391
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                -5.244
- Arrival Time                  1.406
= Slack Time                   -6.650
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.155
     = Beginpoint Arrival Time       0.155
     +--------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |          Arc          |  Cell  | Delay | Arrival | Required | 
     |                                                |                       |        |       |  Time   |   Time   | 
     |------------------------------------------------+-----------------------+--------+-------+---------+----------| 
     | core_instance0                                 | clk ^                 |        |       |   0.155 |   -6.495 | 
     | core_instance0                                 | clk ^ -> sum_out[0] ^ | core   | 0.958 |   1.113 |   -5.537 | 
     | FE_OFC186_core0_to_core1_sum_out_0_            | I ^ -> ZN v           | INVD12 | 0.044 |   1.157 |   -5.493 | 
     | FE_PHC1275_FE_OFN186_core0_to_core1_sum_out_0_ | I v -> ZN ^           | INVD12 | 0.037 |   1.194 |   -5.456 | 
     | FE_OCPC289_FE_OFN186_core0_to_core1_sum_out_0_ | I ^ -> ZN v           | CKND16 | 0.022 |   1.216 |   -5.434 | 
     | FE_OCPC290_FE_OFN186_core0_to_core1_sum_out_0_ | I v -> ZN ^           | CKND16 | 0.059 |   1.275 |   -5.376 | 
     | FE_OCPC291_FE_OFN186_core0_to_core1_sum_out_0_ | I ^ -> ZN v           | CKND16 | 0.059 |   1.334 |   -5.316 | 
     | FE_OCPC261_FE_OFN187_core0_to_core1_sum_out_0_ | I v -> ZN ^           | CKND16 | 0.052 |   1.385 |   -5.265 | 
     | core_instance1                                 | sum_in[0] ^           | core   | 0.021 |   1.406 |   -5.244 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Setup Check with Pin core_instance1/clk 
Endpoint:   core_instance1/sum_in[4]  (^) checked with  leading edge of 'clk'
Beginpoint: core_instance0/sum_out[4] (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.147
- Setup                         6.341
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                -5.194
- Arrival Time                  1.453
= Slack Time                   -6.646
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.155
     = Beginpoint Arrival Time       0.155
     +--------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |          Arc          |  Cell  | Delay | Arrival | Required | 
     |                                                |                       |        |       |  Time   |   Time   | 
     |------------------------------------------------+-----------------------+--------+-------+---------+----------| 
     | core_instance0                                 | clk ^                 |        |       |   0.155 |   -6.491 | 
     | core_instance0                                 | clk ^ -> sum_out[4] ^ | core   | 0.951 |   1.106 |   -5.540 | 
     | FE_OFC178_core0_to_core1_sum_out_4_            | I ^ -> ZN v           | INVD12 | 0.050 |   1.156 |   -5.491 | 
     | FE_PHC1273_FE_OFN178_core0_to_core1_sum_out_4_ | I v -> ZN ^           | INVD12 | 0.072 |   1.227 |   -5.419 | 
     | FE_OFC179_core0_to_core1_sum_out_4_            | I ^ -> ZN v           | CKND16 | 0.043 |   1.270 |   -5.376 | 
     | FE_OFC210_core0_to_core1_sum_out_4_            | I v -> ZN ^           | CKND16 | 0.065 |   1.335 |   -5.311 | 
     | FE_OFC211_core0_to_core1_sum_out_4_            | I ^ -> ZN v           | CKND16 | 0.068 |   1.403 |   -5.243 | 
     | FE_PHC439_FE_OFN211_core0_to_core1_sum_out_4_  | I v -> ZN ^           | CKND16 | 0.038 |   1.440 |   -5.206 | 
     | core_instance1                                 | sum_in[4] ^           | core   | 0.012 |   1.453 |   -5.194 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Setup Check with Pin core_instance1/clk 
Endpoint:   core_instance1/sum_in[7]  (v) checked with  leading edge of 'clk'
Beginpoint: core_instance0/sum_out[7] (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.147
- Setup                         6.372
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                -5.225
- Arrival Time                  1.420
= Slack Time                   -6.645
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.155
     = Beginpoint Arrival Time       0.155
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |          Arc          |  Cell   | Delay | Arrival | Required | 
     |                                                |                       |         |       |  Time   |   Time   | 
     |------------------------------------------------+-----------------------+---------+-------+---------+----------| 
     | core_instance0                                 | clk ^                 |         |       |   0.155 |   -6.490 | 
     | core_instance0                                 | clk ^ -> sum_out[7] v | core    | 0.937 |   1.092 |   -5.552 | 
     | FE_OFC172_core0_to_core1_sum_out_7_            | I v -> Z v            | BUFFD16 | 0.068 |   1.160 |   -5.485 | 
     | FE_OCPC346_FE_OFN172_core0_to_core1_sum_out_7_ | I v -> ZN ^           | CKND12  | 0.074 |   1.234 |   -5.411 | 
     | FE_OCPC347_FE_OFN172_core0_to_core1_sum_out_7_ | I ^ -> ZN v           | CKND16  | 0.042 |   1.276 |   -5.369 | 
     | FE_OCPC348_FE_OFN172_core0_to_core1_sum_out_7_ | I v -> ZN ^           | CKND16  | 0.057 |   1.333 |   -5.312 | 
     | FE_OFC191_core0_to_core1_sum_out_7_            | I ^ -> ZN v           | CKND16  | 0.058 |   1.391 |   -5.254 | 
     | core_instance1                                 | sum_in[7] v           | core    | 0.030 |   1.420 |   -5.225 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Setup Check with Pin core_instance1/clk 
Endpoint:   core_instance1/sum_in[17]  (^) checked with  leading edge of 'clk'
Beginpoint: core_instance0/sum_out[17] (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.147
- Setup                         6.300
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                -5.153
- Arrival Time                  1.489
= Slack Time                   -6.642
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.155
     = Beginpoint Arrival Time       0.155
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |          Arc           |  Cell   | Delay | Arrival | Required | 
     |                                                 |                        |         |       |  Time   |   Time   | 
     |-------------------------------------------------+------------------------+---------+-------+---------+----------| 
     | core_instance0                                  | clk ^                  |         |       |   0.155 |   -6.487 | 
     | core_instance0                                  | clk ^ -> sum_out[17] ^ | core    | 0.937 |   1.092 |   -5.550 | 
     | FE_OFC152_core0_to_core1_sum_out_17_            | I ^ -> Z ^             | BUFFD16 | 0.073 |   1.165 |   -5.477 | 
     | FE_PSC591_FE_OFN152_core0_to_core1_sum_out_17_  | I ^ -> ZN v            | CKND16  | 0.078 |   1.242 |   -5.399 | 
     | FE_OFC153_core0_to_core1_sum_out_17_            | I v -> ZN ^            | CKND16  | 0.060 |   1.302 |   -5.340 | 
     | FE_OFC206_core0_to_core1_sum_out_17_            | I ^ -> ZN v            | CKND16  | 0.081 |   1.383 |   -5.259 | 
     | FE_PHC1254_FE_OFN206_core0_to_core1_sum_out_17_ | I v -> ZN ^            | CKND16  | 0.046 |   1.430 |   -5.212 | 
     | FE_OFC207_core0_to_core1_sum_out_17_            | I ^ -> ZN v            | CKND16  | 0.027 |   1.457 |   -5.185 | 
     | FE_PHC425_FE_OFN207_core0_to_core1_sum_out_17_  | I v -> ZN ^            | CKND16  | 0.027 |   1.484 |   -5.158 | 
     | core_instance1                                  | sum_in[17] ^           | core    | 0.005 |   1.489 |   -5.153 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Setup Check with Pin core_instance1/clk 
Endpoint:   core_instance1/sum_in[10]  (v) checked with  leading edge of 'clk'
Beginpoint: core_instance0/sum_out[10] (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.147
- Setup                         6.334
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                -5.187
- Arrival Time                  1.454
= Slack Time                   -6.641
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.155
     = Beginpoint Arrival Time       0.155
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc           |  Cell  | Delay | Arrival | Required | 
     |                                                    |                        |        |       |  Time   |   Time   | 
     |----------------------------------------------------+------------------------+--------+-------+---------+----------| 
     | core_instance0                                     | clk ^                  |        |       |   0.155 |   -6.486 | 
     | core_instance0                                     | clk ^ -> sum_out[10] v | core   | 0.956 |   1.111 |   -5.530 | 
     | FE_OFC166_core0_to_core1_sum_out_10_               | I v -> ZN ^            | CKND16 | 0.047 |   1.158 |   -5.482 | 
     | FE_PSC1388_FE_OFN166_core0_to_core1_sum_out_10_    | I ^ -> ZN v            | CKND16 | 0.064 |   1.222 |   -5.418 | 
     | FE_OFC167_core0_to_core1_sum_out_10_               | I v -> ZN ^            | CKND16 | 0.048 |   1.270 |   -5.371 | 
     | FE_OCPC268_FE_OFN167_core0_to_core1_sum_out_10_    | I ^ -> ZN v            | CKND16 | 0.078 |   1.348 |   -5.293 | 
     | FE_OCPC269_FE_OFN167_core0_to_core1_sum_out_10_    | I v -> ZN ^            | INVD12 | 0.068 |   1.416 |   -5.225 | 
     | FE_PHC1269_FE_OCPN269_FE_OFN167_core0_to_core1_sum | I ^ -> ZN v            | CKND16 | 0.028 |   1.444 |   -5.196 | 
     | _out_10_                                           |                        |        |       |         |          | 
     | core_instance1                                     | sum_in[10] v           | core   | 0.010 |   1.454 |   -5.187 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Setup Check with Pin core_instance0/clk 
Endpoint:   core_instance0/sum_in[18]  (v) checked with  leading edge of 'clk'
Beginpoint: core_instance1/sum_out[18] (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.155
- Setup                         6.299
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                -5.144
- Arrival Time                  1.493
= Slack Time                   -6.637
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.147
     = Beginpoint Arrival Time       0.147
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc           |  Cell   | Delay | Arrival | Required | 
     |                                                    |                        |         |       |  Time   |   Time   | 
     |----------------------------------------------------+------------------------+---------+-------+---------+----------| 
     | core_instance1                                     | clk ^                  |         |       |   0.147 |   -6.490 | 
     | core_instance1                                     | clk ^ -> sum_out[18] v | core    | 0.947 |   1.095 |   -5.542 | 
     | FE_OFC102_core1_to_core0_sum_in_18_                | I v -> Z v             | BUFFD16 | 0.071 |   1.165 |   -5.472 | 
     | FE_PSC598_FE_OFN102_core1_to_core0_sum_in_18_      | I v -> ZN ^            | CKND16  | 0.053 |   1.218 |   -5.419 | 
     | FE_OFC103_core1_to_core0_sum_in_18_                | I ^ -> ZN v            | CKND16  | 0.096 |   1.314 |   -5.323 | 
     | FE_OCPC266_FE_OFN103_core1_to_core0_sum_in_18_     | I v -> ZN ^            | CKND16  | 0.073 |   1.388 |   -5.249 | 
     | FE_OCPC267_FE_OFN103_core1_to_core0_sum_in_18_     | I ^ -> ZN v            | CKND16  | 0.055 |   1.443 |   -5.194 | 
     | FE_PHC420_FE_OCPN267_FE_OFN103_core1_to_core0_sum_ | I v -> ZN ^            | CKND16  | 0.024 |   1.467 |   -5.170 | 
     | in_18_                                             |                        |         |       |         |          | 
     | FE_PHC1256_FE_OCPN267_FE_OFN103_core1_to_core0_sum | I ^ -> ZN v            | CKND16  | 0.023 |   1.489 |   -5.148 | 
     | _in_18_                                            |                        |         |       |         |          | 
     | core_instance0                                     | sum_in[18] v           | core    | 0.004 |   1.493 |   -5.144 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Setup Check with Pin core_instance1/clk 
Endpoint:   core_instance1/sum_in[18]  (^) checked with  leading edge of 'clk'
Beginpoint: core_instance0/sum_out[18] (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.147
- Setup                         6.291
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                -5.144
- Arrival Time                  1.491
= Slack Time                   -6.635
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.155
     = Beginpoint Arrival Time       0.155
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |          Arc           |  Cell  | Delay | Arrival | Required | 
     |                                                 |                        |        |       |  Time   |   Time   | 
     |-------------------------------------------------+------------------------+--------+-------+---------+----------| 
     | core_instance0                                  | clk ^                  |        |       |   0.155 |   -6.480 | 
     | core_instance0                                  | clk ^ -> sum_out[18] ^ | core   | 0.967 |   1.122 |   -5.513 | 
     | FE_PHC1288_core0_to_core1_sum_out_18_           | I ^ -> ZN v            | INVD12 | 0.031 |   1.154 |   -5.481 | 
     | FE_OFC150_core0_to_core1_sum_out_18_            | I v -> ZN ^            | CKND16 | 0.031 |   1.185 |   -5.450 | 
     | FE_PSC590_FE_OFN150_core0_to_core1_sum_out_18_  | I ^ -> ZN v            | CKND16 | 0.073 |   1.258 |   -5.377 | 
     | FE_OFC151_core0_to_core1_sum_out_18_            | I v -> ZN ^            | CKND16 | 0.055 |   1.313 |   -5.322 | 
     | FE_OFC234_core0_to_core1_sum_out_18_            | I ^ -> ZN v            | CKND16 | 0.046 |   1.359 |   -5.276 | 
     | FE_OFC235_core0_to_core1_sum_out_18_            | I v -> ZN ^            | CKND16 | 0.068 |   1.427 |   -5.208 | 
     | FE_PHC429_FE_OFN235_core0_to_core1_sum_out_18_  | I ^ -> ZN v            | CKND16 | 0.033 |   1.460 |   -5.175 | 
     | FE_PHC1249_FE_OFN235_core0_to_core1_sum_out_18_ | I v -> ZN ^            | INVD12 | 0.030 |   1.491 |   -5.144 | 
     | core_instance1                                  | sum_in[18] ^           | core   | 0.000 |   1.491 |   -5.144 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Setup Check with Pin core_instance1/clk 
Endpoint:   core_instance1/sum_in[8]  (^) checked with  leading edge of 'clk'
Beginpoint: core_instance0/sum_out[8] (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.147
- Setup                         6.332
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                -5.185
- Arrival Time                  1.450
= Slack Time                   -6.635
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.155
     = Beginpoint Arrival Time       0.155
     +--------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |          Arc          |  Cell  | Delay | Arrival | Required | 
     |                                                |                       |        |       |  Time   |   Time   | 
     |------------------------------------------------+-----------------------+--------+-------+---------+----------| 
     | core_instance0                                 | clk ^                 |        |       |   0.155 |   -6.480 | 
     | core_instance0                                 | clk ^ -> sum_out[8] ^ | core   | 0.948 |   1.103 |   -5.532 | 
     | FE_OFC170_core0_to_core1_sum_out_8_            | I ^ -> ZN v           | INVD12 | 0.048 |   1.151 |   -5.484 | 
     | FE_PHC1271_FE_OFN170_core0_to_core1_sum_out_8_ | I v -> ZN ^           | INVD12 | 0.076 |   1.227 |   -5.407 | 
     | FE_OFC171_core0_to_core1_sum_out_8_            | I ^ -> ZN v           | CKND16 | 0.049 |   1.276 |   -5.358 | 
     | FE_OFC228_core0_to_core1_sum_out_8_            | I v -> ZN ^           | CKND16 | 0.045 |   1.322 |   -5.313 | 
     | FE_OFC229_core0_to_core1_sum_out_8_            | I ^ -> ZN v           | CKND16 | 0.073 |   1.395 |   -5.240 | 
     | FE_PHC441_FE_OFN229_core0_to_core1_sum_out_8_  | I v -> ZN ^           | CKND16 | 0.046 |   1.440 |   -5.194 | 
     | core_instance1                                 | sum_in[8] ^           | core   | 0.009 |   1.450 |   -5.185 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Setup Check with Pin core_instance1/clk 
Endpoint:   core_instance1/sum_in[15]  (v) checked with  leading edge of 'clk'
Beginpoint: core_instance0/sum_out[15] (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.147
- Setup                         6.310
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                -5.163
- Arrival Time                  1.471
= Slack Time                   -6.634
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.155
     = Beginpoint Arrival Time       0.155
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |          Arc           |  Cell   | Delay | Arrival | Required | 
     |                                                 |                        |         |       |  Time   |   Time   | 
     |-------------------------------------------------+------------------------+---------+-------+---------+----------| 
     | core_instance0                                  | clk ^                  |         |       |   0.155 |   -6.479 | 
     | core_instance0                                  | clk ^ -> sum_out[15] v | core    | 0.941 |   1.096 |   -5.538 | 
     | FE_OFC156_core0_to_core1_sum_out_15_            | I v -> Z v             | BUFFD16 | 0.068 |   1.164 |   -5.470 | 
     | FE_PSC601_FE_OFN156_core0_to_core1_sum_out_15_  | I v -> ZN ^            | CKND16  | 0.068 |   1.232 |   -5.402 | 
     | FE_OFC157_core0_to_core1_sum_out_15_            | I ^ -> ZN v            | CKND16  | 0.059 |   1.291 |   -5.343 | 
     | FE_OFC226_core0_to_core1_sum_out_15_            | I v -> ZN ^            | CKND16  | 0.062 |   1.353 |   -5.281 | 
     | FE_OFC227_core0_to_core1_sum_out_15_            | I ^ -> ZN v            | CKND16  | 0.057 |   1.410 |   -5.224 | 
     | FE_PHC434_FE_OFN227_core0_to_core1_sum_out_15_  | I v -> ZN ^            | CKND16  | 0.032 |   1.442 |   -5.192 | 
     | FE_PHC1261_FE_OFN227_core0_to_core1_sum_out_15_ | I ^ -> ZN v            | CKND16  | 0.028 |   1.470 |   -5.164 | 
     | core_instance1                                  | sum_in[15] v           | core    | 0.001 |   1.471 |   -5.163 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Setup Check with Pin core_instance1/clk 
Endpoint:   core_instance1/sum_in[12]  (^) checked with  leading edge of 'clk'
Beginpoint: core_instance0/sum_out[12] (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.147
- Setup                         6.318
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                -5.170
- Arrival Time                  1.463
= Slack Time                   -6.634
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.155
     = Beginpoint Arrival Time       0.155
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |          Arc           |  Cell  | Delay | Arrival | Required | 
     |                                                 |                        |        |       |  Time   |   Time   | 
     |-------------------------------------------------+------------------------+--------+-------+---------+----------| 
     | core_instance0                                  | clk ^                  |        |       |   0.155 |   -6.479 | 
     | core_instance0                                  | clk ^ -> sum_out[12] ^ | core   | 0.957 |   1.112 |   -5.521 | 
     | FE_PHC1286_core0_to_core1_sum_out_12_           | I ^ -> ZN v            | INVD12 | 0.030 |   1.142 |   -5.492 | 
     | FE_OFC162_core0_to_core1_sum_out_12_            | I v -> ZN ^            | CKND16 | 0.027 |   1.169 |   -5.465 | 
     | FE_PSC600_FE_OFN162_core0_to_core1_sum_out_12_  | I ^ -> ZN v            | CKND16 | 0.050 |   1.218 |   -5.415 | 
     | FE_OFC163_core0_to_core1_sum_out_12_            | I v -> ZN ^            | CKND16 | 0.066 |   1.285 |   -5.349 | 
     | FE_OFC216_core0_to_core1_sum_out_12_            | I ^ -> ZN v            | CKND16 | 0.045 |   1.330 |   -5.304 | 
     | FE_OFC217_core0_to_core1_sum_out_12_            | I v -> ZN ^            | CKND16 | 0.068 |   1.397 |   -5.236 | 
     | FE_PHC423_FE_OFN217_core0_to_core1_sum_out_12_  | I ^ -> ZN v            | CKND16 | 0.033 |   1.431 |   -5.203 | 
     | FE_PHC1250_FE_OFN217_core0_to_core1_sum_out_12_ | I v -> ZN ^            | INVD12 | 0.032 |   1.462 |   -5.171 | 
     | core_instance1                                  | sum_in[12] ^           | core   | 0.001 |   1.463 |   -5.170 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Setup Check with Pin core_instance0/clk 
Endpoint:   core_instance0/sum_in[11]  (^) checked with  leading edge of 'clk'
Beginpoint: core_instance1/sum_out[11] (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.155
- Setup                         6.332
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                -5.177
- Arrival Time                  1.455
= Slack Time                   -6.633
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.147
     = Beginpoint Arrival Time       0.147
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |          Arc           |  Cell  | Delay | Arrival | Required | 
     |                                                |                        |        |       |  Time   |   Time   | 
     |------------------------------------------------+------------------------+--------+-------+---------+----------| 
     | core_instance1                                 | clk ^                  |        |       |   0.147 |   -6.485 | 
     | core_instance1                                 | clk ^ -> sum_out[11] ^ | core   | 0.953 |   1.101 |   -5.532 | 
     | FE_OFC116_core1_to_core0_sum_in_11_            | I ^ -> ZN v            | CKND16 | 0.055 |   1.155 |   -5.477 | 
     | FE_PHC431_FE_OFN116_core1_to_core0_sum_in_11_  | I v -> ZN ^            | CKND16 | 0.090 |   1.245 |   -5.388 | 
     | FE_OCPC309_FE_OFN116_core1_to_core0_sum_in_11_ | I ^ -> ZN v            | CKND16 | 0.044 |   1.289 |   -5.343 | 
     | FE_OCPC310_FE_OFN116_core1_to_core0_sum_in_11_ | I v -> ZN ^            | CKND16 | 0.044 |   1.333 |   -5.300 | 
     | FE_OCPC311_FE_OFN116_core1_to_core0_sum_in_11_ | I ^ -> ZN v            | CKND16 | 0.060 |   1.393 |   -5.239 | 
     | FE_OCPC265_FE_OFN117_core1_to_core0_sum_in_11_ | I v -> ZN ^            | CKND16 | 0.046 |   1.439 |   -5.193 | 
     | core_instance0                                 | sum_in[11] ^           | core   | 0.016 |   1.455 |   -5.177 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Setup Check with Pin core_instance0/clk 
Endpoint:   core_instance0/sum_in[15]  (v) checked with  leading edge of 'clk'
Beginpoint: core_instance1/sum_out[15] (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.155
- Setup                         6.323
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                -5.168
- Arrival Time                  1.465
= Slack Time                   -6.632
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.147
     = Beginpoint Arrival Time       0.147
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |          Arc           |  Cell  | Delay | Arrival | Required | 
     |                                                |                        |        |       |  Time   |   Time   | 
     |------------------------------------------------+------------------------+--------+-------+---------+----------| 
     | core_instance1                                 | clk ^                  |        |       |   0.147 |   -6.485 | 
     | core_instance1                                 | clk ^ -> sum_out[15] v | core   | 0.959 |   1.106 |   -5.526 | 
     | FE_OFC108_core1_to_core0_sum_in_15_            | I v -> ZN ^            | INVD12 | 0.067 |   1.173 |   -5.459 | 
     | FE_PHC424_FE_OFN108_core1_to_core0_sum_in_15_  | I ^ -> ZN v            | CKND16 | 0.078 |   1.251 |   -5.382 | 
     | FE_OCPC337_FE_OFN108_core1_to_core0_sum_in_15_ | I v -> ZN ^            | INVD12 | 0.046 |   1.297 |   -5.335 | 
     | FE_OCPC338_FE_OFN108_core1_to_core0_sum_in_15_ | I ^ -> ZN v            | CKND16 | 0.036 |   1.333 |   -5.299 | 
     | FE_OCPC339_FE_OFN108_core1_to_core0_sum_in_15_ | I v -> ZN ^            | CKND16 | 0.058 |   1.391 |   -5.241 | 
     | FE_OCPC273_FE_OFN109_core1_to_core0_sum_in_15_ | I ^ -> ZN v            | CKND16 | 0.052 |   1.443 |   -5.189 | 
     | core_instance0                                 | sum_in[15] v           | core   | 0.022 |   1.465 |   -5.168 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Setup Check with Pin core_instance1/clk 
Endpoint:   core_instance1/sum_in[11]  (v) checked with  leading edge of 'clk'
Beginpoint: core_instance0/sum_out[11] (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.147
- Setup                         6.346
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                -5.198
- Arrival Time                  1.434
= Slack Time                   -6.632
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.155
     = Beginpoint Arrival Time       0.155
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |          Arc           |  Cell   | Delay | Arrival | Required | 
     |                                                 |                        |         |       |  Time   |   Time   | 
     |-------------------------------------------------+------------------------+---------+-------+---------+----------| 
     | core_instance0                                  | clk ^                  |         |       |   0.155 |   -6.477 | 
     | core_instance0                                  | clk ^ -> sum_out[11] v | core    | 0.932 |   1.087 |   -5.545 | 
     | FE_OFC164_core0_to_core1_sum_out_11_            | I v -> Z v             | BUFFD16 | 0.064 |   1.151 |   -5.481 | 
     | FE_PHC1267_FE_OFN164_core0_to_core1_sum_out_11_ | I v -> ZN ^            | CKND16  | 0.067 |   1.217 |   -5.415 | 
     | FE_OFC165_core0_to_core1_sum_out_11_            | I ^ -> ZN v            | CKND16  | 0.064 |   1.282 |   -5.350 | 
     | FE_OFC218_core0_to_core1_sum_out_11_            | I v -> ZN ^            | CKND16  | 0.068 |   1.349 |   -5.282 | 
     | FE_OFC219_core0_to_core1_sum_out_11_            | I ^ -> ZN v            | CKND16  | 0.064 |   1.414 |   -5.218 | 
     | core_instance1                                  | sum_in[11] v           | core    | 0.020 |   1.434 |   -5.198 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Setup Check with Pin core_instance0/clk 
Endpoint:   core_instance0/sum_in[14]  (v) checked with  leading edge of 'clk'
Beginpoint: core_instance1/sum_out[14] (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.155
- Setup                         6.310
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                -5.155
- Arrival Time                  1.474
= Slack Time                   -6.629
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.147
     = Beginpoint Arrival Time       0.147
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc           |  Cell  | Delay | Arrival | Required | 
     |                                                    |                        |        |       |  Time   |   Time   | 
     |----------------------------------------------------+------------------------+--------+-------+---------+----------| 
     | core_instance1                                     | clk ^                  |        |       |   0.147 |   -6.481 | 
     | core_instance1                                     | clk ^ -> sum_out[14] v | core   | 0.949 |   1.096 |   -5.533 | 
     | FE_OFC110_core1_to_core0_sum_in_14_                | I v -> ZN ^            | INVD12 | 0.064 |   1.160 |   -5.468 | 
     | FE_OFC111_core1_to_core0_sum_in_14_                | I ^ -> ZN v            | CKND16 | 0.134 |   1.294 |   -5.335 | 
     | FE_OCPC258_FE_OFN111_core1_to_core0_sum_in_14_     | I v -> ZN ^            | INVD12 | 0.088 |   1.382 |   -5.246 | 
     | FE_OCPC332_FE_OFN111_core1_to_core0_sum_in_14_     | I ^ -> ZN v            | CKND16 | 0.043 |   1.426 |   -5.203 | 
     | FE_PHC435_FE_OCPN332_FE_OFN111_core1_to_core0_sum_ | I v -> ZN ^            | CKND16 | 0.023 |   1.448 |   -5.180 | 
     | in_14_                                             |                        |        |       |         |          | 
     | FE_PHC1265_FE_OCPN332_FE_OFN111_core1_to_core0_sum | I ^ -> ZN v            | INVD12 | 0.021 |   1.469 |   -5.160 | 
     | _in_14_                                            |                        |        |       |         |          | 
     | core_instance0                                     | sum_in[14] v           | core   | 0.005 |   1.474 |   -5.155 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Setup Check with Pin core_instance0/clk 
Endpoint:   core_instance0/sum_in[8]  (^) checked with  leading edge of 'clk'
Beginpoint: core_instance1/sum_out[8] (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.155
- Setup                         6.331
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                -5.176
- Arrival Time                  1.450
= Slack Time                   -6.626
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.147
     = Beginpoint Arrival Time       0.147
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |          Arc          |  Cell   | Delay | Arrival | Required | 
     |                                               |                       |         |       |  Time   |   Time   | 
     |-----------------------------------------------+-----------------------+---------+-------+---------+----------| 
     | core_instance1                                | clk ^                 |         |       |   0.147 |   -6.479 | 
     | core_instance1                                | clk ^ -> sum_out[8] ^ | core    | 0.934 |   1.081 |   -5.544 | 
     | FE_OFC122_core1_to_core0_sum_in_8_            | I ^ -> Z ^            | BUFFD16 | 0.071 |   1.152 |   -5.474 | 
     | FE_OFC123_core1_to_core0_sum_in_8_            | I ^ -> ZN v           | CKND16  | 0.110 |   1.262 |   -5.364 | 
     | FE_OFC254_core1_to_core0_sum_in_8_            | I v -> ZN ^           | CKND16  | 0.055 |   1.316 |   -5.309 | 
     | FE_OFC255_core1_to_core0_sum_in_8_            | I ^ -> ZN v           | CKND16  | 0.058 |   1.374 |   -5.252 | 
     | FE_PHC438_FE_OFN255_core1_to_core0_sum_in_8_  | I v -> ZN ^           | CKND16  | 0.029 |   1.403 |   -5.223 | 
     | FE_PHC1270_FE_OFN255_core1_to_core0_sum_in_8_ | I ^ -> ZN v           | CKND16  | 0.026 |   1.429 |   -5.197 | 
     | FE_PHC1290_FE_OFN255_core1_to_core0_sum_in_8_ | I v -> ZN ^           | CKND16  | 0.019 |   1.448 |   -5.178 | 
     | core_instance0                                | sum_in[8] ^           | core    | 0.001 |   1.450 |   -5.176 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Setup Check with Pin core_instance0/clk 
Endpoint:   core_instance0/sum_in[13]  (^) checked with  leading edge of 'clk'
Beginpoint: core_instance1/sum_out[13] (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.155
- Setup                         6.328
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                -5.173
- Arrival Time                  1.452
= Slack Time                   -6.626
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.147
     = Beginpoint Arrival Time       0.147
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |          Arc           |  Cell  | Delay | Arrival | Required | 
     |                                                |                        |        |       |  Time   |   Time   | 
     |------------------------------------------------+------------------------+--------+-------+---------+----------| 
     | core_instance1                                 | clk ^                  |        |       |   0.147 |   -6.479 | 
     | core_instance1                                 | clk ^ -> sum_out[13] ^ | core   | 0.972 |   1.120 |   -5.506 | 
     | FE_OFC112_core1_to_core0_sum_in_13_            | I ^ -> ZN v            | INVD12 | 0.041 |   1.161 |   -5.465 | 
     | FE_PHC427_FE_OFN112_core1_to_core0_sum_in_13_  | I v -> ZN ^            | INVD12 | 0.042 |   1.203 |   -5.423 | 
     | FE_OCPC340_FE_OFN112_core1_to_core0_sum_in_13_ | I ^ -> ZN v            | CKND16 | 0.033 |   1.237 |   -5.389 | 
     | FE_OCPC341_FE_OFN112_core1_to_core0_sum_in_13_ | I v -> ZN ^            | CKND16 | 0.058 |   1.295 |   -5.331 | 
     | FE_OCPC342_FE_OFN112_core1_to_core0_sum_in_13_ | I ^ -> ZN v            | CKND16 | 0.068 |   1.363 |   -5.263 | 
     | FE_OFC231_core1_to_core0_sum_in_13_            | I v -> ZN ^            | CKND16 | 0.052 |   1.415 |   -5.211 | 
     | core_instance0                                 | sum_in[13] ^           | core   | 0.038 |   1.452 |   -5.173 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Setup Check with Pin core_instance1/clk 
Endpoint:   core_instance1/sum_in[13]  (^) checked with  leading edge of 'clk'
Beginpoint: core_instance0/sum_out[13] (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.147
- Setup                         6.324
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                -5.177
- Arrival Time                  1.448
= Slack Time                   -6.625
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.155
     = Beginpoint Arrival Time       0.155
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |          Arc           |  Cell  | Delay | Arrival | Required | 
     |                                                 |                        |        |       |  Time   |   Time   | 
     |-------------------------------------------------+------------------------+--------+-------+---------+----------| 
     | core_instance0                                  | clk ^                  |        |       |   0.155 |   -6.470 | 
     | core_instance0                                  | clk ^ -> sum_out[13] ^ | core   | 0.972 |   1.127 |   -5.498 | 
     | FE_PHC437_core0_to_core1_sum_out_13_            | I ^ -> ZN v            | INVD12 | 0.030 |   1.157 |   -5.468 | 
     | FE_OFC160_core0_to_core1_sum_out_13_            | I v -> ZN ^            | INVD12 | 0.032 |   1.190 |   -5.435 | 
     | FE_OCPC312_FE_OFN160_core0_to_core1_sum_out_13_ | I ^ -> ZN v            | CKND16 | 0.053 |   1.243 |   -5.383 | 
     | FE_OCPC313_FE_OFN160_core0_to_core1_sum_out_13_ | I v -> ZN ^            | CKND16 | 0.065 |   1.308 |   -5.317 | 
     | FE_OCPC314_FE_OFN160_core0_to_core1_sum_out_13_ | I ^ -> ZN v            | CKND16 | 0.054 |   1.361 |   -5.264 | 
     | FE_OFC203_core0_to_core1_sum_out_13_            | I v -> ZN ^            | CKND16 | 0.056 |   1.417 |   -5.208 | 
     | core_instance1                                  | sum_in[13] ^           | core   | 0.031 |   1.448 |   -5.177 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Setup Check with Pin core_instance0/clk 
Endpoint:   core_instance0/sum_in[19]  (^) checked with  leading edge of 'clk'
Beginpoint: core_instance1/sum_out[19] (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.155
- Setup                         6.296
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                -5.141
- Arrival Time                  1.482
= Slack Time                   -6.623
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.147
     = Beginpoint Arrival Time       0.147
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |          Arc           |  Cell  | Delay | Arrival | Required | 
     |                                               |                        |        |       |  Time   |   Time   | 
     |-----------------------------------------------+------------------------+--------+-------+---------+----------| 
     | core_instance1                                | clk ^                  |        |       |   0.147 |   -6.476 | 
     | core_instance1                                | clk ^ -> sum_out[19] ^ | core   | 0.976 |   1.124 |   -5.499 | 
     | FE_OFC100_core1_to_core0_sum_in_19_           | I ^ -> ZN v            | CKND16 | 0.055 |   1.178 |   -5.445 | 
     | FE_PSC599_FE_OFN100_core1_to_core0_sum_in_19_ | I v -> ZN ^            | CKND16 | 0.064 |   1.243 |   -5.380 | 
     | FE_OFC101_core1_to_core0_sum_in_19_           | I ^ -> ZN v            | CKND16 | 0.097 |   1.340 |   -5.283 | 
     | FE_OFC248_core1_to_core0_sum_in_19_           | I v -> ZN ^            | CKND16 | 0.050 |   1.390 |   -5.233 | 
     | FE_PHC416_FE_OFN248_core1_to_core0_sum_in_19_ | I ^ -> ZN v            | CKND16 | 0.035 |   1.425 |   -5.197 | 
     | FE_OFC249_core1_to_core0_sum_in_19_           | I v -> ZN ^            | CKND16 | 0.034 |   1.460 |   -5.163 | 
     | core_instance0                                | sum_in[19] ^           | core   | 0.022 |   1.482 |   -5.141 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Setup Check with Pin core_instance0/clk 
Endpoint:   core_instance0/sum_in[20]  (^) checked with  leading edge of 'clk'
Beginpoint: core_instance1/sum_out[20] (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.155
- Setup                         6.268
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                -5.113
- Arrival Time                  1.508
= Slack Time                   -6.621
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.147
     = Beginpoint Arrival Time       0.147
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |          Arc           |  Cell  | Delay | Arrival | Required | 
     |                                               |                        |        |       |  Time   |   Time   | 
     |-----------------------------------------------+------------------------+--------+-------+---------+----------| 
     | core_instance1                                | clk ^                  |        |       |   0.147 |   -6.474 | 
     | core_instance1                                | clk ^ -> sum_out[20] ^ | core   | 0.965 |   1.113 |   -5.508 | 
     | FE_OFC98_core1_to_core0_sum_in_20_            | I ^ -> ZN v            | CKND16 | 0.043 |   1.155 |   -5.466 | 
     | FE_PSC603_FE_OFN98_core1_to_core0_sum_in_20_  | I v -> ZN ^            | CKND16 | 0.058 |   1.214 |   -5.408 | 
     | FE_PHC419_FE_OFN98_core1_to_core0_sum_in_20_  | I ^ -> ZN v            | CKND16 | 0.076 |   1.289 |   -5.332 | 
     | FE_PHC452_FE_OFN98_core1_to_core0_sum_in_20_  | I v -> ZN ^            | CKND16 | 0.018 |   1.308 |   -5.313 | 
     | FE_PHC1263_FE_OFN98_core1_to_core0_sum_in_20_ | I ^ -> ZN v            | CKND16 | 0.014 |   1.322 |   -5.299 | 
     | FE_OFC99_core1_to_core0_sum_in_20_            | I v -> ZN ^            | CKND16 | 0.026 |   1.348 |   -5.273 | 
     | FE_OCPC278_FE_OFN99_core1_to_core0_sum_in_20_ | I ^ -> ZN v            | CKND16 | 0.091 |   1.439 |   -5.182 | 
     | FE_OCPC279_FE_OFN99_core1_to_core0_sum_in_20_ | I v -> ZN ^            | CKND16 | 0.054 |   1.493 |   -5.128 | 
     | core_instance0                                | sum_in[20] ^           | core   | 0.015 |   1.508 |   -5.113 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Setup Check with Pin core_instance0/clk 
Endpoint:   core_instance0/sum_in[9]  (v) checked with  leading edge of 'clk'
Beginpoint: core_instance1/sum_out[9] (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.155
- Setup                         6.340
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                -5.185
- Arrival Time                  1.434
= Slack Time                   -6.619
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.147
     = Beginpoint Arrival Time       0.147
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |          Arc          |  Cell  | Delay | Arrival | Required | 
     |                                               |                       |        |       |  Time   |   Time   | 
     |-----------------------------------------------+-----------------------+--------+-------+---------+----------| 
     | core_instance1                                | clk ^                 |        |       |   0.147 |   -6.472 | 
     | core_instance1                                | clk ^ -> sum_out[9] v | core   | 0.957 |   1.104 |   -5.515 | 
     | FE_OFC120_core1_to_core0_sum_in_9_            | I v -> ZN ^           | CKND16 | 0.054 |   1.158 |   -5.461 | 
     | FE_OFC121_core1_to_core0_sum_in_9_            | I ^ -> ZN v           | CKND16 | 0.098 |   1.257 |   -5.362 | 
     | FE_OFC252_core1_to_core0_sum_in_9_            | I v -> ZN ^           | CKND16 | 0.061 |   1.317 |   -5.302 | 
     | FE_OFC253_core1_to_core0_sum_in_9_            | I ^ -> ZN v           | CKND16 | 0.056 |   1.374 |   -5.245 | 
     | FE_PHC436_FE_OFN253_core1_to_core0_sum_in_9_  | I v -> ZN ^           | CKND16 | 0.029 |   1.403 |   -5.217 | 
     | FE_PHC1266_FE_OFN253_core1_to_core0_sum_in_9_ | I ^ -> ZN v           | CKND16 | 0.031 |   1.434 |   -5.186 | 
     | core_instance0                                | sum_in[9] v           | core   | 0.001 |   1.434 |   -5.185 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Setup Check with Pin core_instance1/clk 
Endpoint:   core_instance1/sum_in[16]  (^) checked with  leading edge of 'clk'
Beginpoint: core_instance0/sum_out[16] (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.147
- Setup                         6.301
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                -5.154
- Arrival Time                  1.465
= Slack Time                   -6.619
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.155
     = Beginpoint Arrival Time       0.155
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |          Arc           |  Cell   | Delay | Arrival | Required | 
     |                                                 |                        |         |       |  Time   |   Time   | 
     |-------------------------------------------------+------------------------+---------+-------+---------+----------| 
     | core_instance0                                  | clk ^                  |         |       |   0.155 |   -6.464 | 
     | core_instance0                                  | clk ^ -> sum_out[16] ^ | core    | 0.945 |   1.100 |   -5.519 | 
     | FE_OFC154_core0_to_core1_sum_out_16_            | I ^ -> Z ^             | BUFFD16 | 0.072 |   1.172 |   -5.447 | 
     | FE_PHC1251_FE_OFN154_core0_to_core1_sum_out_16_ | I ^ -> ZN v            | INVD12  | 0.063 |   1.235 |   -5.384 | 
     | FE_PHC1289_FE_OFN154_core0_to_core1_sum_out_16_ | I v -> ZN ^            | INVD12  | 0.020 |   1.255 |   -5.364 | 
     | FE_PHC430_FE_OFN154_core0_to_core1_sum_out_16_  | I ^ -> ZN v            | CKND16  | 0.019 |   1.274 |   -5.345 | 
     | FE_OFC155_core0_to_core1_sum_out_16_            | I v -> ZN ^            | CKND16  | 0.046 |   1.320 |   -5.299 | 
     | FE_OFC250_core0_to_core1_sum_out_16_            | I ^ -> ZN v            | CKND16  | 0.046 |   1.366 |   -5.253 | 
     | FE_OFC251_core0_to_core1_sum_out_16_            | I v -> ZN ^            | CKND16  | 0.073 |   1.439 |   -5.180 | 
     | core_instance1                                  | sum_in[16] ^           | core    | 0.026 |   1.465 |   -5.154 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Setup Check with Pin core_instance1/clk 
Endpoint:   core_instance1/sum_in[19]  (^) checked with  leading edge of 'clk'
Beginpoint: core_instance0/sum_out[19] (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.147
- Setup                         6.287
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                -5.140
- Arrival Time                  1.479
= Slack Time                   -6.619
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.155
     = Beginpoint Arrival Time       0.155
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |          Arc           |  Cell  | Delay | Arrival | Required | 
     |                                                |                        |        |       |  Time   |   Time   | 
     |------------------------------------------------+------------------------+--------+-------+---------+----------| 
     | core_instance0                                 | clk ^                  |        |       |   0.155 |   -6.464 | 
     | core_instance0                                 | clk ^ -> sum_out[19] ^ | core   | 0.974 |   1.129 |   -5.490 | 
     | FE_OFC148_core0_to_core1_sum_out_19_           | I ^ -> ZN v            | CKND16 | 0.055 |   1.184 |   -5.435 | 
     | FE_PSC588_FE_OFN148_core0_to_core1_sum_out_19_ | I v -> ZN ^            | CKND16 | 0.078 |   1.262 |   -5.356 | 
     | FE_OFC149_core0_to_core1_sum_out_19_           | I ^ -> ZN v            | CKND16 | 0.060 |   1.322 |   -5.296 | 
     | FE_OFC192_core0_to_core1_sum_out_19_           | I v -> ZN ^            | CKND16 | 0.049 |   1.371 |   -5.247 | 
     | FE_OFC193_core0_to_core1_sum_out_19_           | I ^ -> ZN v            | CKND16 | 0.059 |   1.430 |   -5.188 | 
     | FE_PHC417_FE_OFN193_core0_to_core1_sum_out_19_ | I v -> ZN ^            | CKND16 | 0.036 |   1.466 |   -5.152 | 
     | core_instance1                                 | sum_in[19] ^           | core   | 0.012 |   1.479 |   -5.140 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Setup Check with Pin core_instance0/clk 
Endpoint:   core_instance0/sum_in[12]  (^) checked with  leading edge of 'clk'
Beginpoint: core_instance1/sum_out[12] (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.155
- Setup                         6.337
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                -5.182
- Arrival Time                  1.431
= Slack Time                   -6.613
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.147
     = Beginpoint Arrival Time       0.147
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |          Arc           |  Cell   | Delay | Arrival | Required | 
     |                                                |                        |         |       |  Time   |   Time   | 
     |------------------------------------------------+------------------------+---------+-------+---------+----------| 
     | core_instance1                                 | clk ^                  |         |       |   0.147 |   -6.466 | 
     | core_instance1                                 | clk ^ -> sum_out[12] ^ | core    | 0.939 |   1.086 |   -5.527 | 
     | FE_OFC114_core1_to_core0_sum_in_12_            | I ^ -> Z ^             | BUFFD16 | 0.071 |   1.157 |   -5.456 | 
     | FE_PHC1247_FE_OFN114_core1_to_core0_sum_in_12_ | I ^ -> ZN v            | INVD12  | 0.061 |   1.218 |   -5.395 | 
     | FE_PHC1287_FE_OFN114_core1_to_core0_sum_in_12_ | I v -> ZN ^            | INVD12  | 0.020 |   1.237 |   -5.376 | 
     | FE_PHC418_FE_OFN114_core1_to_core0_sum_in_12_  | I ^ -> ZN v            | CKND16  | 0.021 |   1.258 |   -5.355 | 
     | FE_OFC115_core1_to_core0_sum_in_12_            | I v -> ZN ^            | CKND16  | 0.044 |   1.301 |   -5.312 | 
     | FE_OFC242_core1_to_core0_sum_in_12_            | I ^ -> ZN v            | CKND16  | 0.036 |   1.337 |   -5.276 | 
     | FE_OFC243_core1_to_core0_sum_in_12_            | I v -> ZN ^            | CKND16  | 0.060 |   1.397 |   -5.216 | 
     | core_instance0                                 | sum_in[12] ^           | core    | 0.035 |   1.431 |   -5.182 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Setup Check with Pin core_instance0/clk 
Endpoint:   core_instance0/sum_in[17]  (^) checked with  leading edge of 'clk'
Beginpoint: core_instance1/sum_out[17] (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.155
- Setup                         6.308
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                -5.153
- Arrival Time                  1.459
= Slack Time                   -6.612
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.147
     = Beginpoint Arrival Time       0.147
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc           |  Cell  | Delay | Arrival | Required | 
     |                                                    |                        |        |       |  Time   |   Time   | 
     |----------------------------------------------------+------------------------+--------+-------+---------+----------| 
     | core_instance1                                     | clk ^                  |        |       |   0.147 |   -6.465 | 
     | core_instance1                                     | clk ^ -> sum_out[17] ^ | core   | 0.960 |   1.107 |   -5.505 | 
     | FE_OFC104_core1_to_core0_sum_in_17_                | I ^ -> ZN v            | INVD12 | 0.058 |   1.165 |   -5.447 | 
     | FE_PSC589_FE_OFN104_core1_to_core0_sum_in_17_      | I v -> ZN ^            | CKND16 | 0.070 |   1.235 |   -5.377 | 
     | FE_OFC105_core1_to_core0_sum_in_17_                | I ^ -> ZN v            | CKND16 | 0.074 |   1.309 |   -5.303 | 
     | FE_OCPC270_FE_OFN105_core1_to_core0_sum_in_17_     | I v -> ZN ^            | CKND16 | 0.055 |   1.364 |   -5.248 | 
     | FE_OCPC271_FE_OFN105_core1_to_core0_sum_in_17_     | I ^ -> ZN v            | CKND16 | 0.054 |   1.418 |   -5.194 | 
     | FE_PHC451_FE_OCPN271_FE_OFN105_core1_to_core0_sum_ | I v -> ZN ^            | CKND16 | 0.027 |   1.445 |   -5.167 | 
     | in_17_                                             |                        |        |       |         |          | 
     | core_instance0                                     | sum_in[17] ^           | core   | 0.015 |   1.459 |   -5.153 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Setup Check with Pin core_instance1/clk 
Endpoint:   core_instance1/sum_in[14]  (^) checked with  leading edge of 'clk'
Beginpoint: core_instance0/sum_out[14] (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.147
- Setup                         6.305
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                -5.157
- Arrival Time                  1.454
= Slack Time                   -6.612
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.155
     = Beginpoint Arrival Time       0.155
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |          Arc           |  Cell  | Delay | Arrival | Required | 
     |                                                |                        |        |       |  Time   |   Time   | 
     |------------------------------------------------+------------------------+--------+-------+---------+----------| 
     | core_instance0                                 | clk ^                  |        |       |   0.155 |   -6.457 | 
     | core_instance0                                 | clk ^ -> sum_out[14] ^ | core   | 0.965 |   1.120 |   -5.492 | 
     | FE_OFC158_core0_to_core1_sum_out_14_           | I ^ -> ZN v            | CKND16 | 0.050 |   1.170 |   -5.442 | 
     | FE_PSC602_FE_OFN158_core0_to_core1_sum_out_14_ | I v -> ZN ^            | CKND16 | 0.060 |   1.230 |   -5.382 | 
     | FE_OFC159_core0_to_core1_sum_out_14_           | I ^ -> ZN v            | CKND16 | 0.062 |   1.292 |   -5.320 | 
     | FE_OFC214_core0_to_core1_sum_out_14_           | I v -> ZN ^            | CKND16 | 0.058 |   1.349 |   -5.262 | 
     | FE_OFC215_core0_to_core1_sum_out_14_           | I ^ -> ZN v            | CKND16 | 0.060 |   1.409 |   -5.203 | 
     | FE_PHC440_FE_OFN215_core0_to_core1_sum_out_14_ | I v -> ZN ^            | CKND16 | 0.035 |   1.444 |   -5.168 | 
     | core_instance1                                 | sum_in[14] ^           | core   | 0.010 |   1.454 |   -5.157 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Setup Check with Pin core_instance0/clk 
Endpoint:   core_instance0/sum_in[16]  (^) checked with  leading edge of 'clk'
Beginpoint: core_instance1/sum_out[16] (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.155
- Setup                         6.299
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                -5.144
- Arrival Time                  1.466
= Slack Time                   -6.611
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.147
     = Beginpoint Arrival Time       0.147
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |          Arc           |  Cell  | Delay | Arrival | Required | 
     |                                                |                        |        |       |  Time   |   Time   | 
     |------------------------------------------------+------------------------+--------+-------+---------+----------| 
     | core_instance1                                 | clk ^                  |        |       |   0.147 |   -6.463 | 
     | core_instance1                                 | clk ^ -> sum_out[16] ^ | core   | 0.966 |   1.113 |   -5.497 | 
     | FE_OFC106_core1_to_core0_sum_in_16_            | I ^ -> ZN v            | INVD12 | 0.061 |   1.174 |   -5.436 | 
     | FE_PHC421_FE_OFN106_core1_to_core0_sum_in_16_  | I v -> ZN ^            | INVD12 | 0.078 |   1.253 |   -5.358 | 
     | FE_OCPC343_FE_OFN106_core1_to_core0_sum_in_16_ | I ^ -> ZN v            | CKND16 | 0.025 |   1.278 |   -5.332 | 
     | FE_OCPC344_FE_OFN106_core1_to_core0_sum_in_16_ | I v -> ZN ^            | CKND16 | 0.064 |   1.343 |   -5.268 | 
     | FE_OCPC345_FE_OFN106_core1_to_core0_sum_in_16_ | I ^ -> ZN v            | CKND16 | 0.059 |   1.401 |   -5.209 | 
     | FE_OCPC277_FE_OFN107_core1_to_core0_sum_in_16_ | I v -> ZN ^            | CKND16 | 0.051 |   1.452 |   -5.159 | 
     | core_instance0                                 | sum_in[16] ^           | core   | 0.014 |   1.466 |   -5.144 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Setup Check with Pin core_instance0/clk 
Endpoint:   core_instance0/sum_in[21]  (^) checked with  leading edge of 'clk'
Beginpoint: core_instance1/sum_out[21] (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.155
- Setup                         6.255
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                -5.100
- Arrival Time                  1.502
= Slack Time                   -6.602
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.147
     = Beginpoint Arrival Time       0.147
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |          Arc           |  Cell   | Delay | Arrival | Required | 
     |                                                |                        |         |       |  Time   |   Time   | 
     |------------------------------------------------+------------------------+---------+-------+---------+----------| 
     | core_instance1                                 | clk ^                  |         |       |   0.147 |   -6.455 | 
     | core_instance1                                 | clk ^ -> sum_out[21] ^ | core    | 0.953 |   1.100 |   -5.502 | 
     | FE_OFC96_core1_to_core0_sum_in_21_             | I ^ -> Z ^             | BUFFD16 | 0.073 |   1.173 |   -5.429 | 
     | FE_PHC444_FE_OFN96_core1_to_core0_sum_in_21_   | I ^ -> ZN v            | CKND16  | 0.119 |   1.292 |   -5.310 | 
     | FE_OFC97_core1_to_core0_sum_in_21_             | I v -> ZN ^            | CKND16  | 0.035 |   1.327 |   -5.275 | 
     | FE_PHC1277_FE_OFN97_core1_to_core0_sum_in_21_  | I ^ -> ZN v            | CKND16  | 0.044 |   1.372 |   -5.230 | 
     | FE_OFC208_core1_to_core0_sum_in_21_            | I v -> ZN ^            | CKND16  | 0.023 |   1.395 |   -5.207 | 
     | FE_OFC209_core1_to_core0_sum_in_21_            | I ^ -> ZN v            | CKND16  | 0.059 |   1.455 |   -5.148 | 
     | FE_PHC1291_FE_OFN209_core1_to_core0_sum_in_21_ | I v -> ZN ^            | CKND16  | 0.040 |   1.495 |   -5.107 | 
     | core_instance0                                 | sum_in[21] ^           | core    | 0.007 |   1.502 |   -5.100 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Setup Check with Pin core_instance1/clk 
Endpoint:   core_instance1/sum_in[21]  (^) checked with  leading edge of 'clk'
Beginpoint: core_instance0/sum_out[21] (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.147
- Setup                         6.259
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                -5.112
- Arrival Time                  1.489
= Slack Time                   -6.601
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.155
     = Beginpoint Arrival Time       0.155
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |          Arc           |  Cell  | Delay | Arrival | Required | 
     |                                                 |                        |        |       |  Time   |   Time   | 
     |-------------------------------------------------+------------------------+--------+-------+---------+----------| 
     | core_instance0                                  | clk ^                  |        |       |   0.155 |   -6.446 | 
     | core_instance0                                  | clk ^ -> sum_out[21] ^ | core   | 0.975 |   1.130 |   -5.471 | 
     | FE_OFC144_core0_to_core1_sum_out_21_            | I ^ -> ZN v            | CKND16 | 0.059 |   1.189 |   -5.412 | 
     | FE_PSC1387_FE_OFN144_core0_to_core1_sum_out_21_ | I v -> ZN ^            | CKND16 | 0.082 |   1.271 |   -5.330 | 
     | FE_PHC445_FE_OFN144_core0_to_core1_sum_out_21_  | I ^ -> ZN v            | CKND16 | 0.058 |   1.329 |   -5.272 | 
     | FE_OFC196_core0_to_core1_sum_out_21_            | I v -> ZN ^            | CKND16 | 0.055 |   1.384 |   -5.217 | 
     | FE_PHC1279_FE_OFN196_core0_to_core1_sum_out_21_ | I ^ -> ZN v            | CKND16 | 0.059 |   1.443 |   -5.158 | 
     | FE_OFC197_core0_to_core1_sum_out_21_            | I v -> ZN ^            | CKND16 | 0.025 |   1.468 |   -5.133 | 
     | core_instance1                                  | sum_in[21] ^           | core   | 0.021 |   1.489 |   -5.112 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Setup Check with Pin core_instance1/clk 
Endpoint:   core_instance1/sum_in[23]  (v) checked with  leading edge of 'clk'
Beginpoint: core_instance0/sum_out[23] (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.147
- Setup                         6.230
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                -5.083
- Arrival Time                  1.518
= Slack Time                   -6.600
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.155
     = Beginpoint Arrival Time       0.155
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |          Arc           |  Cell   | Delay | Arrival | Required | 
     |                                                 |                        |         |       |  Time   |   Time   | 
     |-------------------------------------------------+------------------------+---------+-------+---------+----------| 
     | core_instance0                                  | clk ^                  |         |       |   0.155 |   -6.445 | 
     | core_instance0                                  | clk ^ -> sum_out[23] v | core    | 0.959 |   1.114 |   -5.487 | 
     | FE_OFC140_core0_to_core1_sum_out_23_            | I v -> ZN ^            | CKND16  | 0.048 |   1.162 |   -5.438 | 
     | FE_PSC1389_FE_OFN140_core0_to_core1_sum_out_23_ | I ^ -> Z ^             | BUFFD16 | 0.100 |   1.262 |   -5.338 | 
     | FE_PHC447_FE_OFN140_core0_to_core1_sum_out_23_  | I ^ -> ZN v            | CKND16  | 0.053 |   1.316 |   -5.285 | 
     | FE_OFC141_core0_to_core1_sum_out_23_            | I v -> ZN ^            | CKND16  | 0.023 |   1.339 |   -5.262 | 
     | FE_PHC456_FE_OFN141_core0_to_core1_sum_out_23_  | I ^ -> ZN v            | CKND16  | 0.028 |   1.366 |   -5.234 | 
     | FE_PHC1294_FE_OFN141_core0_to_core1_sum_out_23_ | I v -> ZN ^            | INVD12  | 0.022 |   1.389 |   -5.212 | 
     | FE_PHC1281_FE_OFN141_core0_to_core1_sum_out_23_ | I ^ -> ZN v            | INVD12  | 0.014 |   1.403 |   -5.198 | 
     | FE_OFC188_core0_to_core1_sum_out_23_            | I v -> ZN ^            | CKND16  | 0.022 |   1.425 |   -5.176 | 
     | FE_OFC189_core0_to_core1_sum_out_23_            | I ^ -> ZN v            | CKND16  | 0.067 |   1.491 |   -5.109 | 
     | core_instance1                                  | sum_in[23] v           | core    | 0.026 |   1.518 |   -5.083 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Setup Check with Pin core_instance1/clk 
Endpoint:   core_instance1/sum_in[20]  (^) checked with  leading edge of 'clk'
Beginpoint: core_instance0/sum_out[20] (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.147
- Setup                         6.268
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                -5.121
- Arrival Time                  1.478
= Slack Time                   -6.599
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.155
     = Beginpoint Arrival Time       0.155
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc           |  Cell  | Delay | Arrival | Required | 
     |                                                    |                        |        |       |  Time   |   Time   | 
     |----------------------------------------------------+------------------------+--------+-------+---------+----------| 
     | core_instance0                                     | clk ^                  |        |       |   0.155 |   -6.444 | 
     | core_instance0                                     | clk ^ -> sum_out[20] ^ | core   | 0.957 |   1.112 |   -5.487 | 
     | FE_OFC146_core0_to_core1_sum_out_20_               | I ^ -> ZN v            | INVD12 | 0.052 |   1.164 |   -5.435 | 
     | FE_PSC605_FE_OFN146_core0_to_core1_sum_out_20_     | I v -> ZN ^            | CKND16 | 0.078 |   1.242 |   -5.357 | 
     | FE_PHC1257_FE_PSN605_FE_OFN146_core0_to_core1_sum_ | I ^ -> ZN v            | CKND16 | 0.049 |   1.291 |   -5.308 | 
     | out_20_                                            |                        |        |       |         |          | 
     | FE_PHC426_FE_OFN146_core0_to_core1_sum_out_20_     | I v -> ZN ^            | CKND16 | 0.032 |   1.323 |   -5.275 | 
     | FE_OFC222_core0_to_core1_sum_out_20_               | I ^ -> ZN v            | CKND16 | 0.066 |   1.389 |   -5.210 | 
     | FE_OFC223_core0_to_core1_sum_out_20_               | I v -> ZN ^            | CKND16 | 0.069 |   1.458 |   -5.140 | 
     | core_instance1                                     | sum_in[20] ^           | core   | 0.020 |   1.478 |   -5.121 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Setup Check with Pin core_instance1/clk 
Endpoint:   core_instance1/sum_in[22]  (^) checked with  leading edge of 'clk'
Beginpoint: core_instance0/sum_out[22] (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.147
- Setup                         6.203
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                -5.055
- Arrival Time                  1.515
= Slack Time                   -6.570
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.155
     = Beginpoint Arrival Time       0.155
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |          Arc           |  Cell  | Delay | Arrival | Required | 
     |                                                 |                        |        |       |  Time   |   Time   | 
     |-------------------------------------------------+------------------------+--------+-------+---------+----------| 
     | core_instance0                                  | clk ^                  |        |       |   0.155 |   -6.415 | 
     | core_instance0                                  | clk ^ -> sum_out[22] ^ | core   | 0.962 |   1.117 |   -5.453 | 
     | FE_OFC142_core0_to_core1_sum_out_22_            | I ^ -> ZN v            | CKND16 | 0.062 |   1.179 |   -5.391 | 
     | FE_PHC443_FE_OFN142_core0_to_core1_sum_out_22_  | I v -> ZN ^            | CKND16 | 0.123 |   1.302 |   -5.268 | 
     | FE_OFC143_core0_to_core1_sum_out_22_            | I ^ -> ZN v            | CKND16 | 0.030 |   1.331 |   -5.239 | 
     | FE_PHC454_FE_OFN143_core0_to_core1_sum_out_22_  | I v -> ZN ^            | CKND16 | 0.045 |   1.376 |   -5.194 | 
     | FE_OFC194_core0_to_core1_sum_out_22_            | I ^ -> ZN v            | CKND16 | 0.021 |   1.397 |   -5.173 | 
     | FE_PHC1278_FE_OFN194_core0_to_core1_sum_out_22_ | I v -> ZN ^            | CKND16 | 0.059 |   1.456 |   -5.114 | 
     | FE_OFC195_core0_to_core1_sum_out_22_            | I ^ -> ZN v            | CKND16 | 0.019 |   1.475 |   -5.095 | 
     | FE_PHC1293_FE_OFN195_core0_to_core1_sum_out_22_ | I v -> ZN ^            | CKND16 | 0.025 |   1.500 |   -5.071 | 
     | core_instance1                                  | sum_in[22] ^           | core   | 0.015 |   1.515 |   -5.055 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Setup Check with Pin core_instance0/clk 
Endpoint:   core_instance0/sum_in[23]  (v) checked with  leading edge of 'clk'
Beginpoint: core_instance1/sum_out[23] (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.155
- Setup                         6.232
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                -5.077
- Arrival Time                  1.466
= Slack Time                   -6.543
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.147
     = Beginpoint Arrival Time       0.147
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |          Arc           |  Cell  | Delay | Arrival | Required | 
     |                                              |                        |        |       |  Time   |   Time   | 
     |----------------------------------------------+------------------------+--------+-------+---------+----------| 
     | core_instance1                               | clk ^                  |        |       |   0.147 |   -6.396 | 
     | core_instance1                               | clk ^ -> sum_out[23] v | core   | 0.962 |   1.109 |   -5.434 | 
     | FE_OFC92_core1_to_core0_sum_in_23_           | I v -> ZN ^            | CKND16 | 0.050 |   1.159 |   -5.384 | 
     | FE_PHC446_FE_OFN92_core1_to_core0_sum_in_23_ | I ^ -> ZN v            | CKND16 | 0.105 |   1.264 |   -5.279 | 
     | FE_OFC93_core1_to_core0_sum_in_23_           | I v -> ZN ^            | CKND16 | 0.036 |   1.300 |   -5.243 | 
     | FE_PHC455_FE_OFN93_core1_to_core0_sum_in_23_ | I ^ -> ZN v            | CKND16 | 0.044 |   1.344 |   -5.199 | 
     | FE_OFC246_core1_to_core0_sum_in_23_          | I v -> ZN ^            | CKND16 | 0.031 |   1.375 |   -5.168 | 
     | FE_OFC247_core1_to_core0_sum_in_23_          | I ^ -> ZN v            | CKND16 | 0.066 |   1.440 |   -5.103 | 
     | core_instance0                               | sum_in[23] v           | core   | 0.026 |   1.466 |   -5.077 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Setup Check with Pin core_instance0/clk 
Endpoint:   core_instance0/sum_in[22]  (v) checked with  leading edge of 'clk'
Beginpoint: core_instance1/sum_out[22] (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.155
- Setup                         6.206
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                -5.051
- Arrival Time                  1.480
= Slack Time                   -6.530
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.147
     = Beginpoint Arrival Time       0.147
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |          Arc           |  Cell   | Delay | Arrival | Required | 
     |                                                |                        |         |       |  Time   |   Time   | 
     |------------------------------------------------+------------------------+---------+-------+---------+----------| 
     | core_instance1                                 | clk ^                  |         |       |   0.147 |   -6.383 | 
     | core_instance1                                 | clk ^ -> sum_out[22] v | core    | 0.939 |   1.087 |   -5.444 | 
     | FE_OFC94_core1_to_core0_sum_in_22_             | I v -> Z v             | BUFFD16 | 0.066 |   1.153 |   -5.378 | 
     | FE_PSC604_FE_OFN94_core1_to_core0_sum_in_22_   | I v -> ZN ^            | CKND16  | 0.053 |   1.206 |   -5.324 | 
     | FE_PHC442_FE_OFN94_core1_to_core0_sum_in_22_   | I ^ -> ZN v            | CKND16  | 0.075 |   1.280 |   -5.250 | 
     | FE_OFC95_core1_to_core0_sum_in_22_             | I v -> ZN ^            | CKND16  | 0.027 |   1.308 |   -5.223 | 
     | FE_PHC453_FE_OFN95_core1_to_core0_sum_in_22_   | I ^ -> ZN v            | CKND16  | 0.047 |   1.355 |   -5.175 | 
     | FE_OFC204_core1_to_core0_sum_in_22_            | I v -> ZN ^            | CKND16  | 0.024 |   1.379 |   -5.152 | 
     | FE_PHC1292_FE_OFN204_core1_to_core0_sum_in_22_ | I ^ -> ZN v            | INVD12  | 0.042 |   1.421 |   -5.110 | 
     | FE_PHC1276_FE_OFN204_core1_to_core0_sum_in_22_ | I v -> ZN ^            | INVD12  | 0.019 |   1.440 |   -5.090 | 
     | FE_OFC205_core1_to_core0_sum_in_22_            | I ^ -> ZN v            | CKND16  | 0.018 |   1.459 |   -5.072 | 
     | core_instance0                                 | sum_in[22] v           | core    | 0.021 |   1.480 |   -5.051 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Setup Check with Pin core_instance0/clk 
Endpoint:   core_instance0/reset (v) checked with  leading edge of 'clk'
Beginpoint: reset                (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.155
- Setup                         2.009
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                -0.854
- Arrival Time                  2.138
= Slack Time                   -2.992
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +----------------------------------------------------------------------+ 
     |     Instance     |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |             |        |       |  Time   |   Time   | 
     |------------------+-------------+--------+-------+---------+----------| 
     |                  | reset v     |        |       |   0.200 |   -2.792 | 
     | FE_PHC415_reset  | I v -> ZN ^ | CKND16 | 0.012 |   0.212 |   -2.780 | 
     | FE_PHC467_reset  | I ^ -> ZN v | INVD12 | 0.012 |   0.224 |   -2.768 | 
     | FE_PHC469_reset  | I v -> ZN ^ | CKND12 | 0.014 |   0.238 |   -2.754 | 
     | FE_PHC473_reset  | I ^ -> ZN v | INVD12 | 0.013 |   0.251 |   -2.741 | 
     | FE_PHC485_reset  | I v -> ZN ^ | CKND12 | 0.015 |   0.266 |   -2.727 | 
     | FE_PHC487_reset  | I ^ -> ZN v | INVD12 | 0.014 |   0.279 |   -2.713 | 
     | FE_PHC491_reset  | I v -> ZN ^ | CKND16 | 0.014 |   0.293 |   -2.699 | 
     | FE_PHC495_reset  | I ^ -> ZN v | INVD12 | 0.012 |   0.306 |   -2.687 | 
     | FE_PHC507_reset  | I v -> ZN ^ | CKND12 | 0.014 |   0.320 |   -2.672 | 
     | FE_PHC511_reset  | I ^ -> ZN v | INVD12 | 0.013 |   0.332 |   -2.660 | 
     | FE_PHC515_reset  | I v -> ZN ^ | CKND12 | 0.015 |   0.347 |   -2.645 | 
     | FE_PHC519_reset  | I ^ -> ZN v | INVD12 | 0.013 |   0.360 |   -2.632 | 
     | FE_PHC523_reset  | I v -> ZN ^ | CKND12 | 0.014 |   0.375 |   -2.617 | 
     | FE_PHC535_reset  | I ^ -> ZN v | INVD12 | 0.013 |   0.387 |   -2.605 | 
     | FE_PHC539_reset  | I v -> ZN ^ | CKND12 | 0.014 |   0.401 |   -2.591 | 
     | FE_PHC543_reset  | I ^ -> ZN v | INVD12 | 0.012 |   0.413 |   -2.579 | 
     | FE_PHC547_reset  | I v -> ZN ^ | CKND12 | 0.014 |   0.427 |   -2.565 | 
     | FE_PHC563_reset  | I ^ -> ZN v | INVD12 | 0.013 |   0.440 |   -2.552 | 
     | FE_PHC567_reset  | I v -> ZN ^ | CKND12 | 0.015 |   0.455 |   -2.537 | 
     | FE_PHC571_reset  | I ^ -> ZN v | INVD12 | 0.013 |   0.468 |   -2.524 | 
     | FE_PHC573_reset  | I v -> ZN ^ | CKND12 | 0.014 |   0.483 |   -2.510 | 
     | FE_PHC575_reset  | I ^ -> ZN v | INVD12 | 0.012 |   0.495 |   -2.497 | 
     | FE_PHC583_reset  | I v -> ZN ^ | CKND12 | 0.012 |   0.507 |   -2.485 | 
     | FE_PHC585_reset  | I ^ -> ZN v | INVD6  | 0.010 |   0.517 |   -2.475 | 
     | FE_PHC1282_reset | I v -> Z v  | CKBD1  | 0.049 |   0.566 |   -2.426 | 
     | FE_PHC1295_reset | I v -> Z v  | CKBD1  | 0.055 |   0.621 |   -2.371 | 
     | FE_PHC581_reset  | I v -> Z v  | BUFFD4 | 0.053 |   0.673 |   -2.319 | 
     | FE_PHC577_reset  | I v -> ZN ^ | INVD12 | 0.020 |   0.693 |   -2.299 | 
     | FE_PHC559_reset  | I ^ -> ZN v | INVD12 | 0.013 |   0.707 |   -2.285 | 
     | FE_PHC555_reset  | I v -> ZN ^ | INVD12 | 0.015 |   0.721 |   -2.271 | 
     | FE_PHC531_reset  | I ^ -> ZN v | INVD12 | 0.013 |   0.735 |   -2.258 | 
     | FE_PHC499_reset  | I v -> ZN ^ | INVD12 | 0.015 |   0.750 |   -2.242 | 
     | FE_PHC481_reset  | I ^ -> ZN v | INVD12 | 0.014 |   0.764 |   -2.228 | 
     | FE_PHC464_reset  | I v -> ZN ^ | INVD12 | 0.019 |   0.783 |   -2.209 | 
     | FE_PHC460_reset  | I ^ -> ZN v | INVD12 | 0.016 |   0.799 |   -2.193 | 
     | FE_PHC582_reset  | I v -> ZN ^ | INVD12 | 0.015 |   0.814 |   -2.178 | 
     | FE_PHC578_reset  | I ^ -> ZN v | INVD12 | 0.014 |   0.828 |   -2.164 | 
     | FE_PHC574_reset  | I v -> ZN ^ | INVD12 | 0.015 |   0.843 |   -2.149 | 
     | FE_PHC569_reset  | I ^ -> ZN v | INVD12 | 0.013 |   0.856 |   -2.136 | 
     | FE_PHC557_reset  | I v -> ZN ^ | INVD12 | 0.015 |   0.871 |   -2.121 | 
     | FE_PHC541_reset  | I ^ -> ZN v | INVD12 | 0.014 |   0.885 |   -2.107 | 
     | FE_PHC533_reset  | I v -> ZN ^ | INVD12 | 0.015 |   0.900 |   -2.092 | 
     | FE_PHC525_reset  | I ^ -> ZN v | INVD12 | 0.013 |   0.913 |   -2.079 | 
     | FE_PHC517_reset  | I v -> ZN ^ | INVD12 | 0.015 |   0.928 |   -2.064 | 
     | FE_PHC549_reset  | I ^ -> ZN v | INVD12 | 0.013 |   0.941 |   -2.051 | 
     | FE_PHC509_reset  | I v -> ZN ^ | INVD12 | 0.011 |   0.951 |   -2.041 | 
     | FE_PHC1380_reset | I ^ -> Z ^  | CKBD1  | 0.033 |   0.984 |   -2.008 | 
     | FE_PHC1379_reset | I ^ -> Z ^  | CKBD1  | 0.041 |   1.026 |   -1.966 | 
     | FE_PHC1378_reset | I ^ -> Z ^  | CKBD1  | 0.039 |   1.065 |   -1.927 | 
     | FE_PHC1376_reset | I ^ -> Z ^  | CKBD1  | 0.044 |   1.109 |   -1.883 | 
     | FE_PHC1374_reset | I ^ -> Z ^  | CKBD1  | 0.092 |   1.201 |   -1.791 | 
     | FE_PHC501_reset  | I ^ -> ZN v | INVD12 | 0.027 |   1.228 |   -1.764 | 
     | FE_PHC493_reset  | I v -> ZN ^ | INVD12 | 0.021 |   1.249 |   -1.743 | 
     | FE_PHC483_reset  | I ^ -> ZN v | INVD12 | 0.011 |   1.260 |   -1.732 | 
     | FE_PHC1371_reset | I v -> Z v  | BUFFD4 | 0.034 |   1.294 |   -1.698 | 
     | FE_PHC1368_reset | I v -> Z v  | CKBD2  | 0.043 |   1.336 |   -1.656 | 
     | FE_PHC1364_reset | I v -> Z v  | CKBD2  | 0.039 |   1.375 |   -1.617 | 
     | FE_PHC1360_reset | I v -> Z v  | CKBD1  | 0.038 |   1.414 |   -1.578 | 
     | FE_PHC1356_reset | I v -> Z v  | CKBD1  | 0.041 |   1.455 |   -1.537 | 
     | FE_PHC1352_reset | I v -> Z v  | CKBD1  | 0.040 |   1.495 |   -1.497 | 
     | FE_PHC1348_reset | I v -> Z v  | CKBD1  | 0.040 |   1.535 |   -1.457 | 
     | FE_PHC1344_reset | I v -> Z v  | CKBD1  | 0.038 |   1.574 |   -1.418 | 
     | FE_PHC1340_reset | I v -> Z v  | CKBD1  | 0.041 |   1.615 |   -1.377 | 
     | FE_PHC1336_reset | I v -> Z v  | CKBD1  | 0.042 |   1.657 |   -1.335 | 
     | FE_PHC1332_reset | I v -> Z v  | CKBD1  | 0.040 |   1.698 |   -1.294 | 
     | FE_PHC1328_reset | I v -> Z v  | CKBD1  | 0.039 |   1.737 |   -1.255 | 
     | FE_PHC1326_reset | I v -> Z v  | CKBD1  | 0.039 |   1.776 |   -1.216 | 
     | FE_PHC1322_reset | I v -> Z v  | CKBD1  | 0.040 |   1.816 |   -1.176 | 
     | FE_PHC1318_reset | I v -> Z v  | CKBD1  | 0.042 |   1.858 |   -1.134 | 
     | FE_PHC1314_reset | I v -> Z v  | CKBD1  | 0.040 |   1.898 |   -1.094 | 
     | FE_PHC1310_reset | I v -> Z v  | CKBD1  | 0.039 |   1.937 |   -1.055 | 
     | FE_PHC1306_reset | I v -> Z v  | CKBD1  | 0.036 |   1.972 |   -1.020 | 
     | FE_PHC1297_reset | I v -> Z v  | CKBD1  | 0.081 |   2.053 |   -0.939 | 
     | FE_PHC465_reset  | I v -> ZN ^ | INVD12 | 0.035 |   2.089 |   -0.903 | 
     | FE_PHC450_reset  | I ^ -> ZN v | INVD12 | 0.024 |   2.113 |   -0.879 | 
     | core_instance0   | reset v     | core   | 0.025 |   2.138 |   -0.854 | 
     +----------------------------------------------------------------------+ 
Path 50: VIOLATED Setup Check with Pin core_instance1/clk 
Endpoint:   core_instance1/reset (^) checked with  leading edge of 'clk'
Beginpoint: reset                (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.147
- Setup                         1.921
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                -0.773
- Arrival Time                  2.145
= Slack Time                   -2.919
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +----------------------------------------------------------------------+ 
     |     Instance     |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |             |        |       |  Time   |   Time   | 
     |------------------+-------------+--------+-------+---------+----------| 
     |                  | reset ^     |        |       |   0.200 |   -2.719 | 
     | FE_PHC415_reset  | I ^ -> ZN v | CKND16 | 0.010 |   0.211 |   -2.708 | 
     | FE_PHC467_reset  | I v -> ZN ^ | INVD12 | 0.014 |   0.225 |   -2.694 | 
     | FE_PHC469_reset  | I ^ -> ZN v | CKND12 | 0.015 |   0.239 |   -2.679 | 
     | FE_PHC473_reset  | I v -> ZN ^ | INVD12 | 0.015 |   0.254 |   -2.664 | 
     | FE_PHC485_reset  | I ^ -> ZN v | CKND12 | 0.015 |   0.269 |   -2.649 | 
     | FE_PHC487_reset  | I v -> ZN ^ | INVD12 | 0.017 |   0.286 |   -2.633 | 
     | FE_PHC491_reset  | I ^ -> ZN v | CKND16 | 0.014 |   0.300 |   -2.619 | 
     | FE_PHC495_reset  | I v -> ZN ^ | INVD12 | 0.015 |   0.315 |   -2.604 | 
     | FE_PHC507_reset  | I ^ -> ZN v | CKND12 | 0.015 |   0.329 |   -2.589 | 
     | FE_PHC511_reset  | I v -> ZN ^ | INVD12 | 0.015 |   0.344 |   -2.574 | 
     | FE_PHC515_reset  | I ^ -> ZN v | CKND12 | 0.015 |   0.359 |   -2.559 | 
     | FE_PHC519_reset  | I v -> ZN ^ | INVD12 | 0.015 |   0.375 |   -2.544 | 
     | FE_PHC523_reset  | I ^ -> ZN v | CKND12 | 0.015 |   0.389 |   -2.529 | 
     | FE_PHC535_reset  | I v -> ZN ^ | INVD12 | 0.015 |   0.404 |   -2.514 | 
     | FE_PHC539_reset  | I ^ -> ZN v | CKND12 | 0.014 |   0.418 |   -2.500 | 
     | FE_PHC543_reset  | I v -> ZN ^ | INVD12 | 0.015 |   0.433 |   -2.485 | 
     | FE_PHC547_reset  | I ^ -> ZN v | CKND12 | 0.014 |   0.447 |   -2.471 | 
     | FE_PHC563_reset  | I v -> ZN ^ | INVD12 | 0.015 |   0.463 |   -2.456 | 
     | FE_PHC567_reset  | I ^ -> ZN v | CKND12 | 0.015 |   0.478 |   -2.441 | 
     | FE_PHC571_reset  | I v -> ZN ^ | INVD12 | 0.016 |   0.493 |   -2.425 | 
     | FE_PHC573_reset  | I ^ -> ZN v | CKND12 | 0.015 |   0.508 |   -2.410 | 
     | FE_PHC575_reset  | I v -> ZN ^ | INVD12 | 0.015 |   0.523 |   -2.396 | 
     | FE_PHC583_reset  | I ^ -> ZN v | CKND12 | 0.012 |   0.535 |   -2.383 | 
     | FE_PHC585_reset  | I v -> ZN ^ | INVD6  | 0.013 |   0.548 |   -2.371 | 
     | FE_PHC1282_reset | I ^ -> Z ^  | CKBD1  | 0.051 |   0.599 |   -2.320 | 
     | FE_PHC1324_reset | I ^ -> Z ^  | CKBD1  | 0.054 |   0.652 |   -2.266 | 
     | FE_PHC1320_reset | I ^ -> Z ^  | CKBD1  | 0.053 |   0.705 |   -2.214 | 
     | FE_PHC1316_reset | I ^ -> Z ^  | CKBD1  | 0.055 |   0.760 |   -2.158 | 
     | FE_PHC1312_reset | I ^ -> Z ^  | CKBD1  | 0.041 |   0.801 |   -2.118 | 
     | FE_PHC1308_reset | I ^ -> Z ^  | CKBD1  | 0.037 |   0.838 |   -2.081 | 
     | FE_PHC1304_reset | I ^ -> Z ^  | CKBD1  | 0.046 |   0.884 |   -2.034 | 
     | FE_PHC1300_reset | I ^ -> Z ^  | CKBD1  | 0.066 |   0.950 |   -1.968 | 
     | FE_PHC551_reset  | I ^ -> ZN v | CKND6  | 0.027 |   0.977 |   -1.941 | 
     | FE_PHC527_reset  | I v -> ZN ^ | INVD6  | 0.023 |   1.000 |   -1.918 | 
     | FE_PHC503_reset  | I ^ -> ZN v | CKND12 | 0.017 |   1.018 |   -1.901 | 
     | FE_PHC477_reset  | I v -> ZN ^ | INVD12 | 0.015 |   1.033 |   -1.885 | 
     | FE_PHC462_reset  | I ^ -> ZN v | CKND12 | 0.015 |   1.048 |   -1.871 | 
     | FE_PHC586_reset  | I v -> ZN ^ | INVD12 | 0.015 |   1.063 |   -1.856 | 
     | FE_PHC584_reset  | I ^ -> ZN v | CKND12 | 0.015 |   1.077 |   -1.841 | 
     | FE_PHC580_reset  | I v -> ZN ^ | INVD12 | 0.015 |   1.092 |   -1.826 | 
     | FE_PHC576_reset  | I ^ -> ZN v | CKND12 | 0.015 |   1.107 |   -1.811 | 
     | FE_PHC572_reset  | I v -> ZN ^ | INVD12 | 0.015 |   1.122 |   -1.797 | 
     | FE_PHC565_reset  | I ^ -> ZN v | CKND12 | 0.015 |   1.137 |   -1.782 | 
     | FE_PHC561_reset  | I v -> ZN ^ | INVD12 | 0.015 |   1.152 |   -1.767 | 
     | FE_PHC553_reset  | I ^ -> ZN v | CKND12 | 0.015 |   1.167 |   -1.752 | 
     | FE_PHC545_reset  | I v -> ZN ^ | INVD12 | 0.015 |   1.182 |   -1.737 | 
     | FE_PHC537_reset  | I ^ -> ZN v | CKND12 | 0.014 |   1.196 |   -1.723 | 
     | FE_PHC529_reset  | I v -> ZN ^ | INVD12 | 0.015 |   1.210 |   -1.708 | 
     | FE_PHC521_reset  | I ^ -> ZN v | CKND12 | 0.014 |   1.225 |   -1.694 | 
     | FE_PHC513_reset  | I v -> ZN ^ | INVD12 | 0.015 |   1.240 |   -1.679 | 
     | FE_PHC505_reset  | I ^ -> ZN v | CKND12 | 0.015 |   1.254 |   -1.664 | 
     | FE_PHC497_reset  | I v -> ZN ^ | INVD12 | 0.012 |   1.266 |   -1.653 | 
     | FE_PHC1377_reset | I ^ -> Z ^  | CKBD1  | 0.043 |   1.309 |   -1.610 | 
     | FE_PHC1375_reset | I ^ -> Z ^  | CKBD1  | 0.052 |   1.361 |   -1.558 | 
     | FE_PHC1372_reset | I ^ -> Z ^  | CKBD1  | 0.049 |   1.409 |   -1.509 | 
     | FE_PHC1369_reset | I ^ -> Z ^  | CKBD1  | 0.040 |   1.449 |   -1.469 | 
     | FE_PHC1365_reset | I ^ -> Z ^  | CKBD1  | 0.044 |   1.493 |   -1.425 | 
     | FE_PHC1361_reset | I ^ -> Z ^  | CKBD1  | 0.041 |   1.534 |   -1.385 | 
     | FE_PHC1357_reset | I ^ -> Z ^  | CKBD1  | 0.038 |   1.572 |   -1.346 | 
     | FE_PHC1353_reset | I ^ -> Z ^  | CKBD1  | 0.044 |   1.617 |   -1.302 | 
     | FE_PHC1349_reset | I ^ -> Z ^  | CKBD1  | 0.040 |   1.656 |   -1.262 | 
     | FE_PHC1345_reset | I ^ -> Z ^  | CKBD1  | 0.038 |   1.694 |   -1.225 | 
     | FE_PHC1341_reset | I ^ -> Z ^  | CKBD1  | 0.042 |   1.735 |   -1.183 | 
     | FE_PHC1337_reset | I ^ -> Z ^  | CKBD1  | 0.039 |   1.775 |   -1.144 | 
     | FE_PHC1333_reset | I ^ -> Z ^  | CKBD1  | 0.037 |   1.812 |   -1.107 | 
     | FE_PHC1329_reset | I ^ -> Z ^  | CKBD1  | 0.046 |   1.857 |   -1.061 | 
     | FE_PHC1302_reset | I ^ -> Z ^  | CKBD1  | 0.038 |   1.896 |   -1.023 | 
     | FE_PHC1284_reset | I ^ -> Z ^  | CKBD1  | 0.089 |   1.985 |   -0.934 | 
     | FE_PHC489_reset  | I ^ -> ZN v | CKND12 | 0.032 |   2.016 |   -0.902 | 
     | FE_PHC486_reset  | I v -> ZN ^ | INVD12 | 0.021 |   2.037 |   -0.881 | 
     | FE_PHC475_reset  | I ^ -> ZN v | CKND12 | 0.015 |   2.053 |   -0.866 | 
     | FE_PHC479_reset  | I v -> ZN ^ | INVD12 | 0.016 |   2.069 |   -0.849 | 
     | FE_PHC471_reset  | I ^ -> ZN v | CKND16 | 0.014 |   2.084 |   -0.835 | 
     | FE_PHC458_reset  | I v -> ZN ^ | INVD12 | 0.025 |   2.108 |   -0.810 | 
     | core_instance1   | reset ^     | core   | 0.037 |   2.145 |   -0.773 | 
     +----------------------------------------------------------------------+ 
Path 51: VIOLATED Setup Check with Pin core_instance1/clk 
Endpoint:   core_instance1/inst[16] (^) checked with  leading edge of 'clk'
Beginpoint: inst[16]                (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.147
- Setup                         1.847
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                -0.700
- Arrival Time                  1.753
= Slack Time                   -2.452
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |             |        |       |  Time   |   Time   | 
     |---------------------+-------------+--------+-------+---------+----------| 
     |                     | inst[16] ^  |        |       |   0.200 |   -2.252 | 
     | FE_PHC466_inst_16_  | I ^ -> ZN v | INVD12 | 0.010 |   0.210 |   -2.242 | 
     | FE_PHC468_inst_16_  | I v -> ZN ^ | INVD12 | 0.015 |   0.225 |   -2.228 | 
     | FE_PHC472_inst_16_  | I ^ -> ZN v | INVD12 | 0.013 |   0.238 |   -2.215 | 
     | FE_PHC484_inst_16_  | I v -> ZN ^ | INVD12 | 0.015 |   0.252 |   -2.200 | 
     | FE_PHC488_inst_16_  | I ^ -> ZN v | INVD12 | 0.013 |   0.265 |   -2.187 | 
     | FE_PHC492_inst_16_  | I v -> ZN ^ | INVD12 | 0.015 |   0.280 |   -2.172 | 
     | FE_PHC496_inst_16_  | I ^ -> ZN v | INVD12 | 0.013 |   0.293 |   -2.159 | 
     | FE_PHC508_inst_16_  | I v -> ZN ^ | INVD12 | 0.015 |   0.308 |   -2.144 | 
     | FE_PHC512_inst_16_  | I ^ -> ZN v | INVD12 | 0.014 |   0.322 |   -2.131 | 
     | FE_PHC516_inst_16_  | I v -> ZN ^ | INVD12 | 0.015 |   0.337 |   -2.116 | 
     | FE_PHC520_inst_16_  | I ^ -> ZN v | INVD12 | 0.013 |   0.350 |   -2.103 | 
     | FE_PHC524_inst_16_  | I v -> ZN ^ | INVD12 | 0.015 |   0.365 |   -2.088 | 
     | FE_PHC528_inst_16_  | I ^ -> ZN v | INVD12 | 0.013 |   0.378 |   -2.074 | 
     | FE_PHC532_inst_16_  | I v -> ZN ^ | INVD12 | 0.015 |   0.393 |   -2.059 | 
     | FE_PHC544_inst_16_  | I ^ -> ZN v | INVD12 | 0.013 |   0.406 |   -2.046 | 
     | FE_PHC548_inst_16_  | I v -> ZN ^ | INVD12 | 0.015 |   0.420 |   -2.032 | 
     | FE_PHC552_inst_16_  | I ^ -> ZN v | INVD12 | 0.013 |   0.433 |   -2.019 | 
     | FE_PHC568_inst_16_  | I v -> ZN ^ | INVD12 | 0.010 |   0.443 |   -2.009 | 
     | FE_PHC1246_inst_16_ | I ^ -> Z ^  | CKBD1  | 0.044 |   0.487 |   -1.965 | 
     | FE_PHC1350_inst_16_ | I ^ -> Z ^  | CKBD1  | 0.041 |   0.528 |   -1.924 | 
     | FE_PHC1342_inst_16_ | I ^ -> Z ^  | CKBD1  | 0.042 |   0.571 |   -1.882 | 
     | FE_PHC1334_inst_16_ | I ^ -> Z ^  | CKBD1  | 0.039 |   0.609 |   -1.843 | 
     | FE_PHC1325_inst_16_ | I ^ -> Z ^  | CKBD1  | 0.036 |   0.645 |   -1.807 | 
     | FE_PHC1317_inst_16_ | I ^ -> Z ^  | CKBD1  | 0.036 |   0.681 |   -1.771 | 
     | FE_PHC1309_inst_16_ | I ^ -> Z ^  | CKBD1  | 0.035 |   0.716 |   -1.736 | 
     | FE_PHC1296_inst_16_ | I ^ -> Z ^  | CKBD0  | 0.150 |   0.866 |   -1.586 | 
     | FE_PHC556_inst_16_  | I ^ -> ZN v | INVD12 | 0.032 |   0.899 |   -1.553 | 
     | FE_PHC540_inst_16_  | I v -> ZN ^ | INVD12 | 0.025 |   0.924 |   -1.529 | 
     | FE_PHC500_inst_16_  | I ^ -> ZN v | INVD12 | 0.015 |   0.939 |   -1.513 | 
     | FE_PHC480_inst_16_  | I v -> ZN ^ | INVD12 | 0.016 |   0.954 |   -1.498 | 
     | FE_PHC461_inst_16_  | I ^ -> ZN v | INVD12 | 0.014 |   0.968 |   -1.484 | 
     | FE_PHC570_inst_16_  | I v -> ZN ^ | INVD12 | 0.015 |   0.983 |   -1.470 | 
     | FE_PHC566_inst_16_  | I ^ -> ZN v | INVD12 | 0.013 |   0.996 |   -1.456 | 
     | FE_PHC558_inst_16_  | I v -> ZN ^ | INVD12 | 0.015 |   1.010 |   -1.442 | 
     | FE_PHC550_inst_16_  | I ^ -> ZN v | INVD12 | 0.013 |   1.023 |   -1.429 | 
     | FE_PHC542_inst_16_  | I v -> ZN ^ | INVD12 | 0.015 |   1.038 |   -1.414 | 
     | FE_PHC534_inst_16_  | I ^ -> ZN v | INVD12 | 0.013 |   1.051 |   -1.401 | 
     | FE_PHC526_inst_16_  | I v -> ZN ^ | INVD12 | 0.015 |   1.066 |   -1.386 | 
     | FE_PHC518_inst_16_  | I ^ -> ZN v | INVD12 | 0.013 |   1.079 |   -1.373 | 
     | FE_PHC510_inst_16_  | I v -> ZN ^ | INVD12 | 0.015 |   1.094 |   -1.358 | 
     | FE_PHC502_inst_16_  | I ^ -> ZN v | INVD12 | 0.013 |   1.107 |   -1.345 | 
     | FE_PHC494_inst_16_  | I v -> ZN ^ | INVD12 | 0.015 |   1.122 |   -1.331 | 
     | FE_PHC482_inst_16_  | I ^ -> ZN v | INVD12 | 0.013 |   1.135 |   -1.317 | 
     | FE_PHC474_inst_16_  | I v -> ZN ^ | INVD12 | 0.010 |   1.145 |   -1.307 | 
     | FE_PHC1373_inst_16_ | I ^ -> Z ^  | CKBD1  | 0.033 |   1.178 |   -1.274 | 
     | FE_PHC1370_inst_16_ | I ^ -> Z ^  | CKBD1  | 0.038 |   1.216 |   -1.236 | 
     | FE_PHC1367_inst_16_ | I ^ -> Z ^  | CKBD1  | 0.040 |   1.257 |   -1.196 | 
     | FE_PHC1363_inst_16_ | I ^ -> Z ^  | CKBD1  | 0.043 |   1.300 |   -1.152 | 
     | FE_PHC1359_inst_16_ | I ^ -> Z ^  | CKBD1  | 0.039 |   1.339 |   -1.113 | 
     | FE_PHC1351_inst_16_ | I ^ -> Z ^  | CKBD1  | 0.037 |   1.377 |   -1.076 | 
     | FE_PHC1343_inst_16_ | I ^ -> Z ^  | CKBD1  | 0.039 |   1.416 |   -1.037 | 
     | FE_PHC1335_inst_16_ | I ^ -> Z ^  | CKBD1  | 0.039 |   1.455 |   -0.998 | 
     | FE_PHC1327_inst_16_ | I ^ -> Z ^  | CKBD1  | 0.038 |   1.492 |   -0.960 | 
     | FE_PHC1319_inst_16_ | I ^ -> Z ^  | CKBD1  | 0.040 |   1.532 |   -0.920 | 
     | FE_PHC1311_inst_16_ | I ^ -> Z ^  | CKBD1  | 0.035 |   1.567 |   -0.885 | 
     | FE_PHC1298_inst_16_ | I ^ -> Z ^  | CKBD1  | 0.088 |   1.655 |   -0.797 | 
     | FE_PHC470_inst_16_  | I ^ -> ZN v | INVD12 | 0.028 |   1.684 |   -0.769 | 
     | FE_PHC457_inst_16_  | I v -> ZN ^ | INVD12 | 0.031 |   1.715 |   -0.737 | 
     | core_instance1      | inst[16] ^  | core   | 0.038 |   1.753 |   -0.700 | 
     +-------------------------------------------------------------------------+ 
Path 52: VIOLATED Setup Check with Pin core_instance0/clk 
Endpoint:   core_instance0/inst[16] (^) checked with  leading edge of 'clk'
Beginpoint: inst[16]                (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.155
- Setup                         1.847
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                -0.692
- Arrival Time                  1.744
= Slack Time                   -2.436
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                     |             |        |       |  Time   |   Time   | 
     |---------------------+-------------+--------+-------+---------+----------| 
     |                     | inst[16] ^  |        |       |   0.200 |   -2.236 | 
     | FE_PHC466_inst_16_  | I ^ -> ZN v | INVD12 | 0.010 |   0.210 |   -2.226 | 
     | FE_PHC468_inst_16_  | I v -> ZN ^ | INVD12 | 0.015 |   0.225 |   -2.211 | 
     | FE_PHC472_inst_16_  | I ^ -> ZN v | INVD12 | 0.013 |   0.238 |   -2.198 | 
     | FE_PHC484_inst_16_  | I v -> ZN ^ | INVD12 | 0.015 |   0.252 |   -2.184 | 
     | FE_PHC488_inst_16_  | I ^ -> ZN v | INVD12 | 0.013 |   0.265 |   -2.171 | 
     | FE_PHC492_inst_16_  | I v -> ZN ^ | INVD12 | 0.015 |   0.280 |   -2.156 | 
     | FE_PHC496_inst_16_  | I ^ -> ZN v | INVD12 | 0.013 |   0.293 |   -2.143 | 
     | FE_PHC508_inst_16_  | I v -> ZN ^ | INVD12 | 0.015 |   0.308 |   -2.128 | 
     | FE_PHC512_inst_16_  | I ^ -> ZN v | INVD12 | 0.014 |   0.322 |   -2.114 | 
     | FE_PHC516_inst_16_  | I v -> ZN ^ | INVD12 | 0.015 |   0.337 |   -2.099 | 
     | FE_PHC520_inst_16_  | I ^ -> ZN v | INVD12 | 0.013 |   0.350 |   -2.086 | 
     | FE_PHC524_inst_16_  | I v -> ZN ^ | INVD12 | 0.015 |   0.365 |   -2.071 | 
     | FE_PHC528_inst_16_  | I ^ -> ZN v | INVD12 | 0.013 |   0.378 |   -2.058 | 
     | FE_PHC532_inst_16_  | I v -> ZN ^ | INVD12 | 0.015 |   0.393 |   -2.043 | 
     | FE_PHC544_inst_16_  | I ^ -> ZN v | INVD12 | 0.013 |   0.406 |   -2.030 | 
     | FE_PHC548_inst_16_  | I v -> ZN ^ | INVD12 | 0.015 |   0.420 |   -2.016 | 
     | FE_PHC552_inst_16_  | I ^ -> ZN v | INVD12 | 0.013 |   0.433 |   -2.003 | 
     | FE_PHC568_inst_16_  | I v -> ZN ^ | INVD12 | 0.010 |   0.443 |   -1.993 | 
     | FE_PHC1246_inst_16_ | I ^ -> Z ^  | CKBD1  | 0.044 |   0.487 |   -1.949 | 
     | FE_PHC1366_inst_16_ | I ^ -> Z ^  | CKBD1  | 0.040 |   0.528 |   -1.908 | 
     | FE_PHC1362_inst_16_ | I ^ -> Z ^  | CKBD1  | 0.040 |   0.567 |   -1.869 | 
     | FE_PHC1358_inst_16_ | I ^ -> Z ^  | CKBD1  | 0.038 |   0.605 |   -1.831 | 
     | FE_PHC1354_inst_16_ | I ^ -> Z ^  | CKBD1  | 0.038 |   0.643 |   -1.793 | 
     | FE_PHC1346_inst_16_ | I ^ -> Z ^  | CKBD1  | 0.037 |   0.680 |   -1.756 | 
     | FE_PHC1338_inst_16_ | I ^ -> Z ^  | CKBD1  | 0.038 |   0.717 |   -1.719 | 
     | FE_PHC1330_inst_16_ | I ^ -> Z ^  | CKBD1  | 0.040 |   0.758 |   -1.678 | 
     | FE_PHC1321_inst_16_ | I ^ -> Z ^  | CKBD1  | 0.035 |   0.792 |   -1.644 | 
     | FE_PHC1313_inst_16_ | I ^ -> Z ^  | CKBD1  | 0.036 |   0.828 |   -1.608 | 
     | FE_PHC1305_inst_16_ | I ^ -> Z ^  | CKBD1  | 0.034 |   0.862 |   -1.574 | 
     | FE_PHC1301_inst_16_ | I ^ -> Z ^  | CKBD1  | 0.085 |   0.947 |   -1.489 | 
     | FE_PHC560_inst_16_  | I ^ -> ZN v | INVD12 | 0.027 |   0.974 |   -1.462 | 
     | FE_PHC536_inst_16_  | I v -> ZN ^ | INVD12 | 0.016 |   0.990 |   -1.446 | 
     | FE_PHC1283_inst_16_ | I ^ -> Z ^  | CKBD1  | 0.088 |   1.078 |   -1.358 | 
     | FE_PHC504_inst_16_  | I ^ -> ZN v | INVD12 | 0.029 |   1.107 |   -1.329 | 
     | FE_PHC476_inst_16_  | I v -> ZN ^ | INVD12 | 0.022 |   1.129 |   -1.307 | 
     | FE_PHC463_inst_16_  | I ^ -> ZN v | INVD12 | 0.018 |   1.148 |   -1.288 | 
     | FE_PHC459_inst_16_  | I v -> ZN ^ | INVD12 | 0.017 |   1.164 |   -1.272 | 
     | FE_PHC562_inst_16_  | I ^ -> ZN v | INVD12 | 0.013 |   1.177 |   -1.259 | 
     | FE_PHC554_inst_16_  | I v -> ZN ^ | INVD12 | 0.015 |   1.192 |   -1.244 | 
     | FE_PHC546_inst_16_  | I ^ -> ZN v | INVD12 | 0.013 |   1.205 |   -1.231 | 
     | FE_PHC538_inst_16_  | I v -> ZN ^ | INVD12 | 0.015 |   1.219 |   -1.217 | 
     | FE_PHC530_inst_16_  | I ^ -> ZN v | INVD12 | 0.013 |   1.232 |   -1.204 | 
     | FE_PHC522_inst_16_  | I v -> ZN ^ | INVD12 | 0.015 |   1.247 |   -1.189 | 
     | FE_PHC514_inst_16_  | I ^ -> ZN v | INVD12 | 0.013 |   1.260 |   -1.176 | 
     | FE_PHC506_inst_16_  | I v -> ZN ^ | INVD12 | 0.015 |   1.275 |   -1.161 | 
     | FE_PHC498_inst_16_  | I ^ -> ZN v | INVD12 | 0.013 |   1.288 |   -1.148 | 
     | FE_PHC490_inst_16_  | I v -> ZN ^ | INVD12 | 0.011 |   1.299 |   -1.137 | 
     | FE_PHC1355_inst_16_ | I ^ -> Z ^  | CKBD1  | 0.033 |   1.332 |   -1.104 | 
     | FE_PHC1347_inst_16_ | I ^ -> Z ^  | CKBD1  | 0.041 |   1.374 |   -1.062 | 
     | FE_PHC1339_inst_16_ | I ^ -> Z ^  | CKBD1  | 0.042 |   1.415 |   -1.021 | 
     | FE_PHC1331_inst_16_ | I ^ -> Z ^  | CKBD1  | 0.040 |   1.455 |   -0.981 | 
     | FE_PHC1323_inst_16_ | I ^ -> Z ^  | CKBD1  | 0.035 |   1.491 |   -0.945 | 
     | FE_PHC1315_inst_16_ | I ^ -> Z ^  | CKBD1  | 0.036 |   1.527 |   -0.909 | 
     | FE_PHC1307_inst_16_ | I ^ -> Z ^  | CKBD1  | 0.035 |   1.561 |   -0.875 | 
     | FE_PHC1303_inst_16_ | I ^ -> Z ^  | CKBD1  | 0.088 |   1.649 |   -0.787 | 
     | FE_PHC478_inst_16_  | I ^ -> ZN v | INVD12 | 0.031 |   1.680 |   -0.756 | 
     | FE_PHC449_inst_16_  | I v -> ZN ^ | INVD12 | 0.033 |   1.712 |   -0.724 | 
     | core_instance0      | inst[16] ^  | core   | 0.031 |   1.744 |   -0.692 | 
     +-------------------------------------------------------------------------+ 
Path 53: VIOLATED Late External Delay Assertion 
Endpoint:   out[219]               (^) checked with  leading edge of 'clk'
Beginpoint: core_instance1/out[59] (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  2.143
= Slack Time                   -1.343
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.147
     = Beginpoint Arrival Time       0.147
     +---------------------------------------------------------------------------------+ 
     |      Instance       |        Arc         |  Cell   | Delay | Arrival | Required | 
     |                     |                    |         |       |  Time   |   Time   | 
     |---------------------+--------------------+---------+-------+---------+----------| 
     | core_instance1      | clk ^              |         |       |   0.147 |   -1.196 | 
     | core_instance1      | clk ^ -> out[59] ^ | core    | 1.662 |   1.809 |    0.466 | 
     | FE_OFC55_out_219_   | I ^ -> Z ^         | BUFFD16 | 0.108 |   1.917 |    0.574 | 
     | FE_OCPC358_out_219_ | I ^ -> ZN v        | CKND16  | 0.048 |   1.966 |    0.623 | 
     | FE_OCPC362_out_219_ | I v -> ZN ^        | CKND16  | 0.051 |   2.016 |    0.673 | 
     | FE_OCPC363_out_219_ | I ^ -> ZN v        | INVD12  | 0.041 |   2.058 |    0.715 | 
     | FE_OCPC361_out_219_ | I v -> ZN ^        | CKND16  | 0.046 |   2.104 |    0.761 | 
     |                     | out[219] ^         |         | 0.039 |   2.143 |    0.800 | 
     +---------------------------------------------------------------------------------+ 
Path 54: VIOLATED Late External Delay Assertion 
Endpoint:   out[59]                (^) checked with  leading edge of 'clk'
Beginpoint: core_instance0/out[59] (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  2.043
= Slack Time                   -1.243
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.155
     = Beginpoint Arrival Time       0.155
     +------------------------------------------------------------------------------+ 
     |     Instance     |        Arc         |  Cell   | Delay | Arrival | Required | 
     |                  |                    |         |       |  Time   |   Time   | 
     |------------------+--------------------+---------+-------+---------+----------| 
     | core_instance0   | clk ^              |         |       |   0.155 |   -1.088 | 
     | core_instance0   | clk ^ -> out[59] ^ | core    | 1.658 |   1.813 |    0.571 | 
     | FE_OFC82_out_59_ | I ^ -> Z ^         | BUFFD16 | 0.110 |   1.923 |    0.680 | 
     |                  | out[59] ^          |         | 0.120 |   2.043 |    0.800 | 
     +------------------------------------------------------------------------------+ 
Path 55: VIOLATED Late External Delay Assertion 
Endpoint:   out[257]               (^) checked with  leading edge of 'clk'
Beginpoint: core_instance1/out[97] (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  2.026
= Slack Time                   -1.226
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.147
     = Beginpoint Arrival Time       0.147
     +-------------------------------------------------------------------------------+ 
     |      Instance      |        Arc         |  Cell  | Delay | Arrival | Required | 
     |                    |                    |        |       |  Time   |   Time   | 
     |--------------------+--------------------+--------+-------+---------+----------| 
     | core_instance1     | clk ^              |        |       |   0.147 |   -1.078 | 
     | core_instance1     | clk ^ -> out[97] ^ | core   | 1.270 |   1.417 |    0.191 | 
     | FE_PSC595_out_257_ | I ^ -> Z ^         | CKBD16 | 0.258 |   1.675 |    0.450 | 
     |                    | out[257] ^         |        | 0.350 |   2.026 |    0.800 | 
     +-------------------------------------------------------------------------------+ 
Path 56: VIOLATED Late External Delay Assertion 
Endpoint:   out[210]               (^) checked with  leading edge of 'clk'
Beginpoint: core_instance1/out[50] (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.994
= Slack Time                   -1.194
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.147
     = Beginpoint Arrival Time       0.147
     +--------------------------------------------------------------------------------+ 
     |      Instance      |        Arc         |  Cell   | Delay | Arrival | Required | 
     |                    |                    |         |       |  Time   |   Time   | 
     |--------------------+--------------------+---------+-------+---------+----------| 
     | core_instance1     | clk ^              |         |       |   0.147 |   -1.046 | 
     | core_instance1     | clk ^ -> out[50] ^ | core    | 1.378 |   1.525 |    0.331 | 
     | FE_PSC593_out_210_ | I ^ -> Z ^         | BUFFD16 | 0.241 |   1.766 |    0.572 | 
     | FE_PSC687_out_210_ | I ^ -> Z ^         | BUFFD16 | 0.154 |   1.920 |    0.727 | 
     |                    | out[210] ^         |         | 0.073 |   1.994 |    0.800 | 
     +--------------------------------------------------------------------------------+ 
Path 57: VIOLATED Late External Delay Assertion 
Endpoint:   out[201]               (^) checked with  leading edge of 'clk'
Beginpoint: core_instance1/out[41] (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.986
= Slack Time                   -1.186
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.147
     = Beginpoint Arrival Time       0.147
     +-------------------------------------------------------------------------------+ 
     |     Instance      |        Arc         |  Cell   | Delay | Arrival | Required | 
     |                   |                    |         |       |  Time   |   Time   | 
     |-------------------+--------------------+---------+-------+---------+----------| 
     | core_instance1    | clk ^              |         |       |   0.147 |   -1.039 | 
     | core_instance1    | clk ^ -> out[41] ^ | core    | 1.425 |   1.572 |    0.386 | 
     | FE_OFC64_out_201_ | I ^ -> Z ^         | BUFFD16 | 0.100 |   1.672 |    0.485 | 
     | FE_OFC65_out_201_ | I ^ -> Z ^         | BUFFD16 | 0.202 |   1.874 |    0.687 | 
     |                   | out[201] ^         |         | 0.113 |   1.986 |    0.800 | 
     +-------------------------------------------------------------------------------+ 
Path 58: VIOLATED Late External Delay Assertion 
Endpoint:   out[191]               (v) checked with  leading edge of 'clk'
Beginpoint: core_instance1/out[31] (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.951
= Slack Time                   -1.151
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.147
     = Beginpoint Arrival Time       0.147
     +--------------------------------------------------------------------------------+ 
     |      Instance      |        Arc         |  Cell   | Delay | Arrival | Required | 
     |                    |                    |         |       |  Time   |   Time   | 
     |--------------------+--------------------+---------+-------+---------+----------| 
     | core_instance1     | clk ^              |         |       |   0.147 |   -1.004 | 
     | core_instance1     | clk ^ -> out[31] v | core    | 1.199 |   1.346 |    0.195 | 
     | FE_PSC617_out_191_ | I v -> Z v         | BUFFD16 | 0.211 |   1.556 |    0.405 | 
     |                    | out[191] v         |         | 0.395 |   1.951 |    0.800 | 
     +--------------------------------------------------------------------------------+ 
Path 59: VIOLATED Late External Delay Assertion 
Endpoint:   out[297]                (^) checked with  leading edge of 'clk'
Beginpoint: core_instance1/out[137] (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.950
= Slack Time                   -1.150
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.147
     = Beginpoint Arrival Time       0.147
     +--------------------------------------------------------------------------------+ 
     |     Instance      |         Arc         |  Cell   | Delay | Arrival | Required | 
     |                   |                     |         |       |  Time   |   Time   | 
     |-------------------+---------------------+---------+-------+---------+----------| 
     | core_instance1    | clk ^               |         |       |   0.147 |   -1.003 | 
     | core_instance1    | clk ^ -> out[137] ^ | core    | 1.480 |   1.628 |    0.478 | 
     | FE_OFC34_out_297_ | I ^ -> Z ^          | BUFFD16 | 0.075 |   1.702 |    0.552 | 
     | FE_OFC35_out_297_ | I ^ -> Z ^          | BUFFD16 | 0.147 |   1.850 |    0.700 | 
     |                   | out[297] ^          |         | 0.100 |   1.950 |    0.800 | 
     +--------------------------------------------------------------------------------+ 
Path 60: VIOLATED Late External Delay Assertion 
Endpoint:   out[216]               (^) checked with  leading edge of 'clk'
Beginpoint: core_instance1/out[56] (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.925
= Slack Time                   -1.125
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.147
     = Beginpoint Arrival Time       0.147
     +--------------------------------------------------------------------------------+ 
     |      Instance      |        Arc         |  Cell   | Delay | Arrival | Required | 
     |                    |                    |         |       |  Time   |   Time   | 
     |--------------------+--------------------+---------+-------+---------+----------| 
     | core_instance1     | clk ^              |         |       |   0.147 |   -0.978 | 
     | core_instance1     | clk ^ -> out[56] ^ | core    | 1.383 |   1.531 |    0.405 | 
     | FE_PSC597_out_216_ | I ^ -> Z ^         | BUFFD16 | 0.164 |   1.694 |    0.569 | 
     | FE_PSC697_out_216_ | I ^ -> Z ^         | BUFFD16 | 0.126 |   1.820 |    0.695 | 
     |                    | out[216] ^         |         | 0.105 |   1.925 |    0.800 | 
     +--------------------------------------------------------------------------------+ 
Path 61: VIOLATED Late External Delay Assertion 
Endpoint:   out[249]               (v) checked with  leading edge of 'clk'
Beginpoint: core_instance1/out[89] (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.920
= Slack Time                   -1.120
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.147
     = Beginpoint Arrival Time       0.147
     +--------------------------------------------------------------------------------+ 
     |      Instance      |        Arc         |  Cell   | Delay | Arrival | Required | 
     |                    |                    |         |       |  Time   |   Time   | 
     |--------------------+--------------------+---------+-------+---------+----------| 
     | core_instance1     | clk ^              |         |       |   0.147 |   -0.973 | 
     | core_instance1     | clk ^ -> out[89] v | core    | 1.353 |   1.501 |    0.381 | 
     | FE_PSC621_out_249_ | I v -> Z v         | BUFFD16 | 0.202 |   1.702 |    0.583 | 
     |                    | out[249] v         |         | 0.217 |   1.920 |    0.800 | 
     +--------------------------------------------------------------------------------+ 
Path 62: VIOLATED Late External Delay Assertion 
Endpoint:   out[175]               (^) checked with  leading edge of 'clk'
Beginpoint: core_instance1/out[15] (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.895
= Slack Time                   -1.095
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.147
     = Beginpoint Arrival Time       0.147
     +---------------------------------------------------------------------------------+ 
     |      Instance       |        Arc         |  Cell   | Delay | Arrival | Required | 
     |                     |                    |         |       |  Time   |   Time   | 
     |---------------------+--------------------+---------+-------+---------+----------| 
     | core_instance1      | clk ^              |         |       |   0.147 |   -0.948 | 
     | core_instance1      | clk ^ -> out[15] ^ | core    | 1.237 |   1.384 |    0.289 | 
     | FE_PSC633_out_175_  | I ^ -> Z ^         | BUFFD16 | 0.218 |   1.602 |    0.507 | 
     | FE_PDC1384_out_175_ | I ^ -> Z ^         | BUFFD3  | 0.272 |   1.874 |    0.779 | 
     |                     | out[175] ^         |         | 0.021 |   1.895 |    0.800 | 
     +---------------------------------------------------------------------------------+ 
Path 63: VIOLATED Late External Delay Assertion 
Endpoint:   out[251]               (^) checked with  leading edge of 'clk'
Beginpoint: core_instance1/out[91] (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.875
= Slack Time                   -1.075
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.147
     = Beginpoint Arrival Time       0.147
     +--------------------------------------------------------------------------------+ 
     |      Instance      |        Arc         |  Cell   | Delay | Arrival | Required | 
     |                    |                    |         |       |  Time   |   Time   | 
     |--------------------+--------------------+---------+-------+---------+----------| 
     | core_instance1     | clk ^              |         |       |   0.147 |   -0.928 | 
     | core_instance1     | clk ^ -> out[91] ^ | core    | 1.379 |   1.527 |    0.452 | 
     | FE_PSC629_out_251_ | I ^ -> Z ^         | BUFFD16 | 0.188 |   1.714 |    0.639 | 
     |                    | out[251] ^         |         | 0.161 |   1.875 |    0.800 | 
     +--------------------------------------------------------------------------------+ 
Path 64: VIOLATED Late External Delay Assertion 
Endpoint:   out[200]               (^) checked with  leading edge of 'clk'
Beginpoint: core_instance1/out[40] (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.873
= Slack Time                   -1.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.147
     = Beginpoint Arrival Time       0.147
     +-----------------------------------------------------------------------------------------+ 
     |          Instance           |        Arc         |  Cell   | Delay | Arrival | Required | 
     |                             |                    |         |       |  Time   |   Time   | 
     |-----------------------------+--------------------+---------+-------+---------+----------| 
     | core_instance1              | clk ^              |         |       |   0.147 |   -0.926 | 
     | core_instance1              | clk ^ -> out[40] ^ | core    | 1.317 |   1.464 |    0.391 | 
     | FE_OFC67_out_200_           | I ^ -> Z ^         | BUFFD16 | 0.097 |   1.562 |    0.488 | 
     | FE_PSC775_FE_OFN67_out_200_ | I ^ -> ZN v        | CKND16  | 0.063 |   1.625 |    0.552 | 
     | FE_OFC68_out_200_           | I v -> ZN ^        | CKND16  | 0.113 |   1.739 |    0.665 | 
     |                             | out[200] ^         |         | 0.135 |   1.873 |    0.800 | 
     +-----------------------------------------------------------------------------------------+ 
Path 65: VIOLATED Late External Delay Assertion 
Endpoint:   out[254]               (^) checked with  leading edge of 'clk'
Beginpoint: core_instance1/out[94] (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.870
= Slack Time                   -1.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.147
     = Beginpoint Arrival Time       0.147
     +--------------------------------------------------------------------------------+ 
     |      Instance      |        Arc         |  Cell   | Delay | Arrival | Required | 
     |                    |                    |         |       |  Time   |   Time   | 
     |--------------------+--------------------+---------+-------+---------+----------| 
     | core_instance1     | clk ^              |         |       |   0.147 |   -0.923 | 
     | core_instance1     | clk ^ -> out[94] ^ | core    | 1.345 |   1.492 |    0.422 | 
     | FE_PSC645_out_254_ | I ^ -> Z ^         | BUFFD16 | 0.191 |   1.683 |    0.613 | 
     | FE_PSC744_out_254_ | I ^ -> Z ^         | BUFFD16 | 0.117 |   1.800 |    0.730 | 
     |                    | out[254] ^         |         | 0.070 |   1.870 |    0.800 | 
     +--------------------------------------------------------------------------------+ 
Path 66: VIOLATED Late External Delay Assertion 
Endpoint:   out[273]                (^) checked with  leading edge of 'clk'
Beginpoint: core_instance1/out[113] (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.867
= Slack Time                   -1.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.147
     = Beginpoint Arrival Time       0.147
     +------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc         |  Cell   | Delay | Arrival | Required | 
     |                             |                     |         |       |  Time   |   Time   | 
     |-----------------------------+---------------------+---------+-------+---------+----------| 
     | core_instance1              | clk ^               |         |       |   0.147 |   -0.919 | 
     | core_instance1              | clk ^ -> out[113] ^ | core    | 1.291 |   1.438 |    0.372 | 
     | FE_OFC43_out_273_           | I ^ -> Z ^          | BUFFD16 | 0.097 |   1.536 |    0.469 | 
     | FE_PSC827_FE_OFN43_out_273_ | I ^ -> Z ^          | BUFFD16 | 0.085 |   1.620 |    0.554 | 
     | FE_OFC44_out_273_           | I ^ -> Z ^          | BUFFD16 | 0.095 |   1.715 |    0.649 | 
     |                             | out[273] ^          |         | 0.151 |   1.867 |    0.800 | 
     +------------------------------------------------------------------------------------------+ 
Path 67: VIOLATED Late External Delay Assertion 
Endpoint:   out[261]                (^) checked with  leading edge of 'clk'
Beginpoint: core_instance1/out[101] (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.865
= Slack Time                   -1.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.147
     = Beginpoint Arrival Time       0.147
     +--------------------------------------------------------------------------------+ 
     |     Instance      |         Arc         |  Cell   | Delay | Arrival | Required | 
     |                   |                     |         |       |  Time   |   Time   | 
     |-------------------+---------------------+---------+-------+---------+----------| 
     | core_instance1    | clk ^               |         |       |   0.147 |   -0.917 | 
     | core_instance1    | clk ^ -> out[101] ^ | core    | 1.287 |   1.435 |    0.370 | 
     | FE_OFC49_out_261_ | I ^ -> Z ^          | BUFFD16 | 0.101 |   1.535 |    0.471 | 
     | FE_OFC50_out_261_ | I ^ -> Z ^          | BUFFD16 | 0.242 |   1.777 |    0.712 | 
     |                   | out[261] ^          |         | 0.088 |   1.865 |    0.800 | 
     +--------------------------------------------------------------------------------+ 
Path 68: VIOLATED Late External Delay Assertion 
Endpoint:   out[298]                (^) checked with  leading edge of 'clk'
Beginpoint: core_instance1/out[138] (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.865
= Slack Time                   -1.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.147
     = Beginpoint Arrival Time       0.147
     +------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc         |  Cell   | Delay | Arrival | Required | 
     |                             |                     |         |       |  Time   |   Time   | 
     |-----------------------------+---------------------+---------+-------+---------+----------| 
     | core_instance1              | clk ^               |         |       |   0.147 |   -0.917 | 
     | core_instance1              | clk ^ -> out[138] ^ | core    | 1.344 |   1.491 |    0.427 | 
     | FE_OFC31_out_298_           | I ^ -> Z ^          | BUFFD16 | 0.072 |   1.564 |    0.499 | 
     | FE_PSC826_FE_OFN31_out_298_ | I ^ -> Z ^          | BUFFD16 | 0.078 |   1.642 |    0.577 | 
     | FE_OFC32_out_298_           | I ^ -> Z ^          | BUFFD16 | 0.122 |   1.764 |    0.700 | 
     |                             | out[298] ^          |         | 0.100 |   1.865 |    0.800 | 
     +------------------------------------------------------------------------------------------+ 
Path 69: VIOLATED Late External Delay Assertion 
Endpoint:   out[208]               (^) checked with  leading edge of 'clk'
Beginpoint: core_instance1/out[48] (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.852
= Slack Time                   -1.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.147
     = Beginpoint Arrival Time       0.147
     +-----------------------------------------------------------------------------------------+ 
     |          Instance           |        Arc         |  Cell   | Delay | Arrival | Required | 
     |                             |                    |         |       |  Time   |   Time   | 
     |-----------------------------+--------------------+---------+-------+---------+----------| 
     | core_instance1              | clk ^              |         |       |   0.147 |   -0.905 | 
     | core_instance1              | clk ^ -> out[48] ^ | core    | 1.292 |   1.439 |    0.387 | 
     | FE_OFC61_out_208_           | I ^ -> Z ^         | BUFFD16 | 0.093 |   1.532 |    0.480 | 
     | FE_PSC823_FE_OFN61_out_208_ | I ^ -> Z ^         | BUFFD16 | 0.080 |   1.612 |    0.560 | 
     | FE_OFC62_out_208_           | I ^ -> Z ^         | BUFFD16 | 0.119 |   1.732 |    0.679 | 
     |                             | out[208] ^         |         | 0.121 |   1.852 |    0.800 | 
     +-----------------------------------------------------------------------------------------+ 
Path 70: VIOLATED Late External Delay Assertion 
Endpoint:   out[290]                (v) checked with  leading edge of 'clk'
Beginpoint: core_instance1/out[130] (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.848
= Slack Time                   -1.048
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.147
     = Beginpoint Arrival Time       0.147
     +---------------------------------------------------------------------------------+ 
     |      Instance      |         Arc         |  Cell   | Delay | Arrival | Required | 
     |                    |                     |         |       |  Time   |   Time   | 
     |--------------------+---------------------+---------+-------+---------+----------| 
     | core_instance1     | clk ^               |         |       |   0.147 |   -0.901 | 
     | core_instance1     | clk ^ -> out[130] v | core    | 1.264 |   1.411 |    0.363 | 
     | FE_PSC667_out_290_ | I v -> Z v          | BUFFD16 | 0.189 |   1.600 |    0.552 | 
     |                    | out[290] v          |         | 0.248 |   1.848 |    0.800 | 
     +---------------------------------------------------------------------------------+ 
Path 71: VIOLATED Late External Delay Assertion 
Endpoint:   out[218]               (^) checked with  leading edge of 'clk'
Beginpoint: core_instance1/out[58] (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.843
= Slack Time                   -1.043
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.147
     = Beginpoint Arrival Time       0.147
     +-------------------------------------------------------------------------------+ 
     |     Instance      |        Arc         |  Cell   | Delay | Arrival | Required | 
     |                   |                    |         |       |  Time   |   Time   | 
     |-------------------+--------------------+---------+-------+---------+----------| 
     | core_instance1    | clk ^              |         |       |   0.147 |   -0.896 | 
     | core_instance1    | clk ^ -> out[58] ^ | core    | 1.296 |   1.444 |    0.401 | 
     | FE_OFC58_out_218_ | I ^ -> Z ^         | BUFFD16 | 0.097 |   1.541 |    0.498 | 
     | FE_OFC59_out_218_ | I ^ -> Z ^         | BUFFD16 | 0.188 |   1.729 |    0.686 | 
     |                   | out[218] ^         |         | 0.114 |   1.843 |    0.800 | 
     +-------------------------------------------------------------------------------+ 
Path 72: VIOLATED Late External Delay Assertion 
Endpoint:   out[160]              (v) checked with  leading edge of 'clk'
Beginpoint: core_instance1/out[0] (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.840
= Slack Time                   -1.040
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.147
     = Beginpoint Arrival Time       0.147
     +-------------------------------------------------------------------------------+ 
     |      Instance      |        Arc        |  Cell   | Delay | Arrival | Required | 
     |                    |                   |         |       |  Time   |   Time   | 
     |--------------------+-------------------+---------+-------+---------+----------| 
     | core_instance1     | clk ^             |         |       |   0.147 |   -0.892 | 
     | core_instance1     | clk ^ -> out[0] v | core    | 1.243 |   1.390 |    0.351 | 
     | FE_PSC613_out_160_ | I v -> Z v        | BUFFD16 | 0.251 |   1.641 |    0.602 | 
     | FE_PSC787_out_160_ | I v -> Z v        | BUFFD16 | 0.108 |   1.749 |    0.710 | 
     |                    | out[160] v        |         | 0.090 |   1.840 |    0.800 | 
     +-------------------------------------------------------------------------------+ 
Path 73: VIOLATED Late External Delay Assertion 
Endpoint:   out[195]               (^) checked with  leading edge of 'clk'
Beginpoint: core_instance1/out[35] (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.835
= Slack Time                   -1.035
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.147
     = Beginpoint Arrival Time       0.147
     +---------------------------------------------------------------------------------+ 
     |      Instance       |        Arc         |  Cell   | Delay | Arrival | Required | 
     |                     |                    |         |       |  Time   |   Time   | 
     |---------------------+--------------------+---------+-------+---------+----------| 
     | core_instance1      | clk ^              |         |       |   0.147 |   -0.888 | 
     | core_instance1      | clk ^ -> out[35] ^ | core    | 1.256 |   1.403 |    0.368 | 
     | FE_PSC607_out_195_  | I ^ -> Z ^         | BUFFD16 | 0.172 |   1.575 |    0.540 | 
     | FE_PDC1382_out_195_ | I ^ -> Z ^         | BUFFD12 | 0.090 |   1.665 |    0.630 | 
     | FE_PDC1386_out_195_ | I ^ -> Z ^         | BUFFD8  | 0.101 |   1.766 |    0.731 | 
     |                     | out[195] ^         |         | 0.069 |   1.835 |    0.800 | 
     +---------------------------------------------------------------------------------+ 
Path 74: VIOLATED Late External Delay Assertion 
Endpoint:   out[217]               (^) checked with  leading edge of 'clk'
Beginpoint: core_instance1/out[57] (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.825
= Slack Time                   -1.025
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.147
     = Beginpoint Arrival Time       0.147
     +-------------------------------------------------------------------------------+ 
     |      Instance      |        Arc         |  Cell  | Delay | Arrival | Required | 
     |                    |                    |        |       |  Time   |   Time   | 
     |--------------------+--------------------+--------+-------+---------+----------| 
     | core_instance1     | clk ^              |        |       |   0.147 |   -0.878 | 
     | core_instance1     | clk ^ -> out[57] ^ | core   | 1.187 |   1.334 |    0.309 | 
     | FE_PSC609_out_217_ | I ^ -> Z ^         | CKBD16 | 0.247 |   1.581 |    0.556 | 
     |                    | out[217] ^         |        | 0.244 |   1.825 |    0.800 | 
     +-------------------------------------------------------------------------------+ 
Path 75: VIOLATED Late External Delay Assertion 
Endpoint:   out[186]               (^) checked with  leading edge of 'clk'
Beginpoint: core_instance1/out[26] (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.819
= Slack Time                   -1.020
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.147
     = Beginpoint Arrival Time       0.147
     +--------------------------------------------------------------------------------+ 
     |      Instance      |        Arc         |  Cell   | Delay | Arrival | Required | 
     |                    |                    |         |       |  Time   |   Time   | 
     |--------------------+--------------------+---------+-------+---------+----------| 
     | core_instance1     | clk ^              |         |       |   0.147 |   -0.872 | 
     | core_instance1     | clk ^ -> out[26] ^ | core    | 1.325 |   1.472 |    0.452 | 
     | FE_PSC727_out_186_ | I ^ -> Z ^         | BUFFD16 | 0.174 |   1.646 |    0.626 | 
     |                    | out[186] ^         |         | 0.174 |   1.819 |    0.800 | 
     +--------------------------------------------------------------------------------+ 
Path 76: VIOLATED Late External Delay Assertion 
Endpoint:   out[267]                (^) checked with  leading edge of 'clk'
Beginpoint: core_instance1/out[107] (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.819
= Slack Time                   -1.019
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.147
     = Beginpoint Arrival Time       0.147
     +--------------------------------------------------------------------------------+ 
     |     Instance      |         Arc         |  Cell   | Delay | Arrival | Required | 
     |                   |                     |         |       |  Time   |   Time   | 
     |-------------------+---------------------+---------+-------+---------+----------| 
     | core_instance1    | clk ^               |         |       |   0.147 |   -0.871 | 
     | core_instance1    | clk ^ -> out[107] ^ | core    | 1.286 |   1.433 |    0.415 | 
     | FE_OFC46_out_267_ | I ^ -> Z ^          | BUFFD16 | 0.103 |   1.536 |    0.518 | 
     | FE_OFC47_out_267_ | I ^ -> Z ^          | BUFFD16 | 0.170 |   1.706 |    0.688 | 
     |                   | out[267] ^          |         | 0.112 |   1.819 |    0.800 | 
     +--------------------------------------------------------------------------------+ 
Path 77: VIOLATED Late External Delay Assertion 
Endpoint:   out[299]                (^) checked with  leading edge of 'clk'
Beginpoint: core_instance1/out[139] (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.815
= Slack Time                   -1.015
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.147
     = Beginpoint Arrival Time       0.147
     +--------------------------------------------------------------------------------+ 
     |     Instance      |         Arc         |  Cell   | Delay | Arrival | Required | 
     |                   |                     |         |       |  Time   |   Time   | 
     |-------------------+---------------------+---------+-------+---------+----------| 
     | core_instance1    | clk ^               |         |       |   0.147 |   -0.868 | 
     | core_instance1    | clk ^ -> out[139] ^ | core    | 1.317 |   1.464 |    0.449 | 
     | FE_OFC28_out_299_ | I ^ -> Z ^          | BUFFD16 | 0.091 |   1.556 |    0.540 | 
     | FE_OFC29_out_299_ | I ^ -> Z ^          | BUFFD16 | 0.146 |   1.702 |    0.687 | 
     |                   | out[299] ^          |         | 0.113 |   1.815 |    0.800 | 
     +--------------------------------------------------------------------------------+ 
Path 78: VIOLATED Late External Delay Assertion 
Endpoint:   out[239]               (v) checked with  leading edge of 'clk'
Beginpoint: core_instance1/out[79] (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.815
= Slack Time                   -1.015
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.147
     = Beginpoint Arrival Time       0.147
     +--------------------------------------------------------------------------------+ 
     |      Instance      |        Arc         |  Cell   | Delay | Arrival | Required | 
     |                    |                    |         |       |  Time   |   Time   | 
     |--------------------+--------------------+---------+-------+---------+----------| 
     | core_instance1     | clk ^              |         |       |   0.147 |   -0.868 | 
     | core_instance1     | clk ^ -> out[79] v | core    | 1.227 |   1.374 |    0.359 | 
     | FE_PSC655_out_239_ | I v -> Z v         | BUFFD16 | 0.159 |   1.533 |    0.518 | 
     |                    | out[239] v         |         | 0.282 |   1.815 |    0.800 | 
     +--------------------------------------------------------------------------------+ 
Path 79: VIOLATED Late External Delay Assertion 
Endpoint:   out[252]               (^) checked with  leading edge of 'clk'
Beginpoint: core_instance1/out[92] (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.813
= Slack Time                   -1.013
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.147
     = Beginpoint Arrival Time       0.147
     +--------------------------------------------------------------------------------+ 
     |      Instance      |        Arc         |  Cell   | Delay | Arrival | Required | 
     |                    |                    |         |       |  Time   |   Time   | 
     |--------------------+--------------------+---------+-------+---------+----------| 
     | core_instance1     | clk ^              |         |       |   0.147 |   -0.866 | 
     | core_instance1     | clk ^ -> out[92] ^ | core    | 1.318 |   1.465 |    0.452 | 
     | FE_PSC671_out_252_ | I ^ -> Z ^         | BUFFD16 | 0.178 |   1.644 |    0.630 | 
     | FE_PSC848_out_252_ | I ^ -> Z ^         | BUFFD16 | 0.106 |   1.750 |    0.736 | 
     |                    | out[252] ^         |         | 0.064 |   1.813 |    0.800 | 
     +--------------------------------------------------------------------------------+ 
Path 80: VIOLATED Late External Delay Assertion 
Endpoint:   out[243]               (^) checked with  leading edge of 'clk'
Beginpoint: core_instance1/out[83] (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.813
= Slack Time                   -1.013
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.147
     = Beginpoint Arrival Time       0.147
     +--------------------------------------------------------------------------------+ 
     |      Instance      |        Arc         |  Cell   | Delay | Arrival | Required | 
     |                    |                    |         |       |  Time   |   Time   | 
     |--------------------+--------------------+---------+-------+---------+----------| 
     | core_instance1     | clk ^              |         |       |   0.147 |   -0.866 | 
     | core_instance1     | clk ^ -> out[83] ^ | core    | 1.365 |   1.512 |    0.499 | 
     | FE_PSC772_out_243_ | I ^ -> Z ^         | BUFFD16 | 0.170 |   1.682 |    0.669 | 
     |                    | out[243] ^         |         | 0.131 |   1.813 |    0.800 | 
     +--------------------------------------------------------------------------------+ 
Path 81: VIOLATED Late External Delay Assertion 
Endpoint:   out[178]               (v) checked with  leading edge of 'clk'
Beginpoint: core_instance1/out[18] (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.807
= Slack Time                   -1.007
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.147
     = Beginpoint Arrival Time       0.147
     +--------------------------------------------------------------------------------+ 
     |      Instance      |        Arc         |  Cell   | Delay | Arrival | Required | 
     |                    |                    |         |       |  Time   |   Time   | 
     |--------------------+--------------------+---------+-------+---------+----------| 
     | core_instance1     | clk ^              |         |       |   0.147 |   -0.860 | 
     | core_instance1     | clk ^ -> out[18] v | core    | 1.168 |   1.315 |    0.308 | 
     | FE_PSC615_out_178_ | I v -> Z v         | BUFFD16 | 0.223 |   1.538 |    0.531 | 
     | FE_PSC825_out_178_ | I v -> Z v         | BUFFD16 | 0.117 |   1.656 |    0.649 | 
     |                    | out[178] v         |         | 0.151 |   1.807 |    0.800 | 
     +--------------------------------------------------------------------------------+ 
Path 82: VIOLATED Late External Delay Assertion 
Endpoint:   out[308]                (v) checked with  leading edge of 'clk'
Beginpoint: core_instance1/out[148] (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.800
= Slack Time                   -1.000
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.147
     = Beginpoint Arrival Time       0.147
     +---------------------------------------------------------------------------------+ 
     |      Instance      |         Arc         |  Cell   | Delay | Arrival | Required | 
     |                    |                     |         |       |  Time   |   Time   | 
     |--------------------+---------------------+---------+-------+---------+----------| 
     | core_instance1     | clk ^               |         |       |   0.147 |   -0.853 | 
     | core_instance1     | clk ^ -> out[148] v | core    | 1.204 |   1.351 |    0.351 | 
     | FE_PSC675_out_308_ | I v -> Z v          | BUFFD16 | 0.193 |   1.544 |    0.544 | 
     |                    | out[308] v          |         | 0.256 |   1.800 |    0.800 | 
     +---------------------------------------------------------------------------------+ 
Path 83: VIOLATED Late External Delay Assertion 
Endpoint:   out[181]               (^) checked with  leading edge of 'clk'
Beginpoint: core_instance1/out[21] (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.799
= Slack Time                   -0.999
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.147
     = Beginpoint Arrival Time       0.147
     +--------------------------------------------------------------------------------+ 
     |      Instance      |        Arc         |  Cell   | Delay | Arrival | Required | 
     |                    |                    |         |       |  Time   |   Time   | 
     |--------------------+--------------------+---------+-------+---------+----------| 
     | core_instance1     | clk ^              |         |       |   0.147 |   -0.851 | 
     | core_instance1     | clk ^ -> out[21] ^ | core    | 1.309 |   1.456 |    0.457 | 
     | FE_PSC641_out_181_ | I ^ -> Z ^         | BUFFD16 | 0.160 |   1.616 |    0.617 | 
     | FE_PSC922_out_181_ | I ^ -> Z ^         | BUFFD16 | 0.111 |   1.726 |    0.728 | 
     |                    | out[181] ^         |         | 0.072 |   1.799 |    0.800 | 
     +--------------------------------------------------------------------------------+ 
Path 84: VIOLATED Late External Delay Assertion 
Endpoint:   out[256]               (^) checked with  leading edge of 'clk'
Beginpoint: core_instance1/out[96] (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.797
= Slack Time                   -0.997
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.147
     = Beginpoint Arrival Time       0.147
     +--------------------------------------------------------------------------------+ 
     |      Instance      |        Arc         |  Cell   | Delay | Arrival | Required | 
     |                    |                    |         |       |  Time   |   Time   | 
     |--------------------+--------------------+---------+-------+---------+----------| 
     | core_instance1     | clk ^              |         |       |   0.147 |   -0.850 | 
     | core_instance1     | clk ^ -> out[96] ^ | core    | 1.281 |   1.428 |    0.431 | 
     | FE_PSC635_out_256_ | I ^ -> Z ^         | BUFFD16 | 0.133 |   1.560 |    0.563 | 
     | FE_PSC843_out_256_ | I ^ -> Z ^         | BUFFD16 | 0.133 |   1.694 |    0.697 | 
     |                    | out[256] ^         |         | 0.104 |   1.797 |    0.800 | 
     +--------------------------------------------------------------------------------+ 
Path 85: VIOLATED Late External Delay Assertion 
Endpoint:   out[41]                (^) checked with  leading edge of 'clk'
Beginpoint: core_instance0/out[41] (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.796
= Slack Time                   -0.996
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.155
     = Beginpoint Arrival Time       0.155
     +----------------------------------------------------------------------------------------+ 
     |          Instance          |        Arc         |  Cell   | Delay | Arrival | Required | 
     |                            |                    |         |       |  Time   |   Time   | 
     |----------------------------+--------------------+---------+-------+---------+----------| 
     | core_instance0             | clk ^              |         |       |   0.155 |   -0.841 | 
     | core_instance0             | clk ^ -> out[41] ^ | core    | 1.412 |   1.567 |    0.571 | 
     | FE_PSC840_FE_OFN87_out_41_ | I ^ -> Z ^         | BUFFD8  | 0.088 |   1.655 |    0.659 | 
     | FE_OFC88_out_41_           | I ^ -> Z ^         | BUFFD16 | 0.055 |   1.710 |    0.714 | 
     |                            | out[41] ^          |         | 0.086 |   1.796 |    0.800 | 
     +----------------------------------------------------------------------------------------+ 
Path 86: VIOLATED Late External Delay Assertion 
Endpoint:   out[204]               (v) checked with  leading edge of 'clk'
Beginpoint: core_instance1/out[44] (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.789
= Slack Time                   -0.989
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.147
     = Beginpoint Arrival Time       0.147
     +--------------------------------------------------------------------------------+ 
     |      Instance      |        Arc         |  Cell   | Delay | Arrival | Required | 
     |                    |                    |         |       |  Time   |   Time   | 
     |--------------------+--------------------+---------+-------+---------+----------| 
     | core_instance1     | clk ^              |         |       |   0.147 |   -0.842 | 
     | core_instance1     | clk ^ -> out[44] v | core    | 1.153 |   1.301 |    0.311 | 
     | FE_PSC679_out_204_ | I v -> Z v         | BUFFD16 | 0.215 |   1.516 |    0.527 | 
     |                    | out[204] v         |         | 0.273 |   1.789 |    0.800 | 
     +--------------------------------------------------------------------------------+ 
Path 87: VIOLATED Late External Delay Assertion 
Endpoint:   out[187]               (^) checked with  leading edge of 'clk'
Beginpoint: core_instance1/out[27] (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.788
= Slack Time                   -0.988
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.147
     = Beginpoint Arrival Time       0.147
     +--------------------------------------------------------------------------------+ 
     |      Instance      |        Arc         |  Cell   | Delay | Arrival | Required | 
     |                    |                    |         |       |  Time   |   Time   | 
     |--------------------+--------------------+---------+-------+---------+----------| 
     | core_instance1     | clk ^              |         |       |   0.147 |   -0.841 | 
     | core_instance1     | clk ^ -> out[27] ^ | core    | 1.273 |   1.421 |    0.432 | 
     | FE_PSC745_out_187_ | I ^ -> ZN v        | CKND16  | 0.078 |   1.498 |    0.510 | 
     | FE_PSC639_out_187_ | I v -> ZN ^        | CKND16  | 0.118 |   1.617 |    0.628 | 
     | FE_PSC774_out_187_ | I ^ -> Z ^         | BUFFD16 | 0.094 |   1.711 |    0.723 | 
     |                    | out[187] ^         |         | 0.077 |   1.788 |    0.800 | 
     +--------------------------------------------------------------------------------+ 
Path 88: VIOLATED Late External Delay Assertion 
Endpoint:   out[166]              (v) checked with  leading edge of 'clk'
Beginpoint: core_instance1/out[6] (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.786
= Slack Time                   -0.986
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.147
     = Beginpoint Arrival Time       0.147
     +-------------------------------------------------------------------------------+ 
     |      Instance      |        Arc        |  Cell   | Delay | Arrival | Required | 
     |                    |                   |         |       |  Time   |   Time   | 
     |--------------------+-------------------+---------+-------+---------+----------| 
     | core_instance1     | clk ^             |         |       |   0.147 |   -0.839 | 
     | core_instance1     | clk ^ -> out[6] v | core    | 1.181 |   1.328 |    0.342 | 
     | FE_PSC776_out_166_ | I v -> Z v        | BUFFD16 | 0.093 |   1.422 |    0.435 | 
     | FE_PSC611_out_166_ | I v -> Z v        | CKBD16  | 0.146 |   1.567 |    0.581 | 
     | FE_PSC778_out_166_ | I v -> Z v        | BUFFD16 | 0.078 |   1.646 |    0.659 | 
     |                    | out[166] v        |         | 0.141 |   1.786 |    0.800 | 
     +-------------------------------------------------------------------------------+ 
Path 89: VIOLATED Late External Delay Assertion 
Endpoint:   out[222]               (^) checked with  leading edge of 'clk'
Beginpoint: core_instance1/out[62] (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.782
= Slack Time                   -0.982
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.147
     = Beginpoint Arrival Time       0.147
     +--------------------------------------------------------------------------------+ 
     |      Instance      |        Arc         |  Cell   | Delay | Arrival | Required | 
     |                    |                    |         |       |  Time   |   Time   | 
     |--------------------+--------------------+---------+-------+---------+----------| 
     | core_instance1     | clk ^              |         |       |   0.147 |   -0.834 | 
     | core_instance1     | clk ^ -> out[62] ^ | core    | 1.206 |   1.354 |    0.372 | 
     | FE_PSC756_out_222_ | I ^ -> Z ^         | BUFFD16 | 0.166 |   1.519 |    0.538 | 
     |                    | out[222] ^         |         | 0.262 |   1.782 |    0.800 | 
     +--------------------------------------------------------------------------------+ 
Path 90: VIOLATED Late External Delay Assertion 
Endpoint:   out[189]               (^) checked with  leading edge of 'clk'
Beginpoint: core_instance1/out[29] (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.782
= Slack Time                   -0.982
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.147
     = Beginpoint Arrival Time       0.147
     +--------------------------------------------------------------------------------+ 
     |      Instance      |        Arc         |  Cell   | Delay | Arrival | Required | 
     |                    |                    |         |       |  Time   |   Time   | 
     |--------------------+--------------------+---------+-------+---------+----------| 
     | core_instance1     | clk ^              |         |       |   0.147 |   -0.834 | 
     | core_instance1     | clk ^ -> out[29] ^ | core    | 1.187 |   1.334 |    0.353 | 
     | FE_PSC625_out_189_ | I ^ -> Z ^         | BUFFD16 | 0.252 |   1.586 |    0.604 | 
     | FE_PSC858_out_189_ | I ^ -> Z ^         | BUFFD16 | 0.128 |   1.715 |    0.733 | 
     |                    | out[189] ^         |         | 0.067 |   1.782 |    0.800 | 
     +--------------------------------------------------------------------------------+ 
Path 91: VIOLATED Late External Delay Assertion 
Endpoint:   out[176]               (^) checked with  leading edge of 'clk'
Beginpoint: core_instance1/out[16] (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.779
= Slack Time                   -0.979
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.147
     = Beginpoint Arrival Time       0.147
     +--------------------------------------------------------------------------------+ 
     |      Instance      |        Arc         |  Cell   | Delay | Arrival | Required | 
     |                    |                    |         |       |  Time   |   Time   | 
     |--------------------+--------------------+---------+-------+---------+----------| 
     | core_instance1     | clk ^              |         |       |   0.147 |   -0.831 | 
     | core_instance1     | clk ^ -> out[16] ^ | core    | 1.270 |   1.417 |    0.438 | 
     | FE_PSC785_out_176_ | I ^ -> Z ^         | BUFFD16 | 0.085 |   1.502 |    0.524 | 
     | FE_PSC681_out_176_ | I ^ -> Z ^         | BUFFD16 | 0.134 |   1.636 |    0.657 | 
     |                    | out[176] ^         |         | 0.143 |   1.779 |    0.800 | 
     +--------------------------------------------------------------------------------+ 
Path 92: VIOLATED Late External Delay Assertion 
Endpoint:   out[292]                (v) checked with  leading edge of 'clk'
Beginpoint: core_instance1/out[132] (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.778
= Slack Time                   -0.978
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.147
     = Beginpoint Arrival Time       0.147
     +---------------------------------------------------------------------------------+ 
     |      Instance      |         Arc         |  Cell   | Delay | Arrival | Required | 
     |                    |                     |         |       |  Time   |   Time   | 
     |--------------------+---------------------+---------+-------+---------+----------| 
     | core_instance1     | clk ^               |         |       |   0.147 |   -0.831 | 
     | core_instance1     | clk ^ -> out[132] v | core    | 1.173 |   1.321 |    0.342 | 
     | FE_PSC689_out_292_ | I v -> Z v          | BUFFD16 | 0.183 |   1.503 |    0.525 | 
     |                    | out[292] v          |         | 0.275 |   1.778 |    0.800 | 
     +---------------------------------------------------------------------------------+ 
Path 93: VIOLATED Late External Delay Assertion 
Endpoint:   out[226]               (^) checked with  leading edge of 'clk'
Beginpoint: core_instance1/out[66] (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.777
= Slack Time                   -0.977
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.147
     = Beginpoint Arrival Time       0.147
     +--------------------------------------------------------------------------------+ 
     |      Instance      |        Arc         |  Cell   | Delay | Arrival | Required | 
     |                    |                    |         |       |  Time   |   Time   | 
     |--------------------+--------------------+---------+-------+---------+----------| 
     | core_instance1     | clk ^              |         |       |   0.147 |   -0.830 | 
     | core_instance1     | clk ^ -> out[66] ^ | core    | 1.261 |   1.408 |    0.431 | 
     | FE_PSC647_out_226_ | I ^ -> Z ^         | CKBD16  | 0.199 |   1.608 |    0.630 | 
     | FE_PSC920_out_226_ | I ^ -> Z ^         | BUFFD16 | 0.103 |   1.711 |    0.733 | 
     |                    | out[226] ^         |         | 0.067 |   1.777 |    0.800 | 
     +--------------------------------------------------------------------------------+ 
Path 94: VIOLATED Late External Delay Assertion 
Endpoint:   out[250]               (v) checked with  leading edge of 'clk'
Beginpoint: core_instance1/out[90] (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.777
= Slack Time                   -0.977
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.147
     = Beginpoint Arrival Time       0.147
     +--------------------------------------------------------------------------------+ 
     |      Instance      |        Arc         |  Cell   | Delay | Arrival | Required | 
     |                    |                    |         |       |  Time   |   Time   | 
     |--------------------+--------------------+---------+-------+---------+----------| 
     | core_instance1     | clk ^              |         |       |   0.147 |   -0.830 | 
     | core_instance1     | clk ^ -> out[90] v | core    | 1.162 |   1.309 |    0.332 | 
     | FE_PSC691_out_250_ | I v -> Z v         | BUFFD16 | 0.209 |   1.518 |    0.541 | 
     |                    | out[250] v         |         | 0.259 |   1.777 |    0.800 | 
     +--------------------------------------------------------------------------------+ 
Path 95: VIOLATED Late External Delay Assertion 
Endpoint:   out[172]               (^) checked with  leading edge of 'clk'
Beginpoint: core_instance1/out[12] (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.775
= Slack Time                   -0.975
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.147
     = Beginpoint Arrival Time       0.147
     +--------------------------------------------------------------------------------+ 
     |      Instance      |        Arc         |  Cell   | Delay | Arrival | Required | 
     |                    |                    |         |       |  Time   |   Time   | 
     |--------------------+--------------------+---------+-------+---------+----------| 
     | core_instance1     | clk ^              |         |       |   0.147 |   -0.828 | 
     | core_instance1     | clk ^ -> out[12] ^ | core    | 1.264 |   1.411 |    0.436 | 
     | FE_PSC643_out_172_ | I ^ -> Z ^         | BUFFD16 | 0.121 |   1.532 |    0.558 | 
     | FE_PSC892_out_172_ | I ^ -> Z ^         | BUFFD16 | 0.100 |   1.633 |    0.658 | 
     |                    | out[172] ^         |         | 0.142 |   1.775 |    0.800 | 
     +--------------------------------------------------------------------------------+ 
Path 96: VIOLATED Late External Delay Assertion 
Endpoint:   out[284]                (^) checked with  leading edge of 'clk'
Beginpoint: core_instance1/out[124] (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.773
= Slack Time                   -0.973
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.147
     = Beginpoint Arrival Time       0.147
     +---------------------------------------------------------------------------------+ 
     |      Instance      |         Arc         |  Cell   | Delay | Arrival | Required | 
     |                    |                     |         |       |  Time   |   Time   | 
     |--------------------+---------------------+---------+-------+---------+----------| 
     | core_instance1     | clk ^               |         |       |   0.147 |   -0.826 | 
     | core_instance1     | clk ^ -> out[124] ^ | core    | 1.200 |   1.347 |    0.374 | 
     | FE_PSC715_out_284_ | I ^ -> Z ^          | BUFFD16 | 0.171 |   1.518 |    0.545 | 
     |                    | out[284] ^          |         | 0.255 |   1.773 |    0.800 | 
     +---------------------------------------------------------------------------------+ 
Path 97: VIOLATED Late External Delay Assertion 
Endpoint:   out[177]               (^) checked with  leading edge of 'clk'
Beginpoint: core_instance1/out[17] (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.771
= Slack Time                   -0.971
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.147
     = Beginpoint Arrival Time       0.147
     +--------------------------------------------------------------------------------+ 
     |      Instance      |        Arc         |  Cell   | Delay | Arrival | Required | 
     |                    |                    |         |       |  Time   |   Time   | 
     |--------------------+--------------------+---------+-------+---------+----------| 
     | core_instance1     | clk ^              |         |       |   0.147 |   -0.823 | 
     | core_instance1     | clk ^ -> out[17] ^ | core    | 1.273 |   1.421 |    0.450 | 
     | FE_PSC649_out_177_ | I ^ -> Z ^         | BUFFD16 | 0.185 |   1.606 |    0.635 | 
     | FE_PSC889_out_177_ | I ^ -> Z ^         | BUFFD16 | 0.105 |   1.711 |    0.740 | 
     |                    | out[177] ^         |         | 0.060 |   1.771 |    0.800 | 
     +--------------------------------------------------------------------------------+ 
Path 98: VIOLATED Late External Delay Assertion 
Endpoint:   out[198]               (^) checked with  leading edge of 'clk'
Beginpoint: core_instance1/out[38] (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.769
= Slack Time                   -0.969
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.147
     = Beginpoint Arrival Time       0.147
     +--------------------------------------------------------------------------------+ 
     |      Instance      |        Arc         |  Cell   | Delay | Arrival | Required | 
     |                    |                    |         |       |  Time   |   Time   | 
     |--------------------+--------------------+---------+-------+---------+----------| 
     | core_instance1     | clk ^              |         |       |   0.147 |   -0.822 | 
     | core_instance1     | clk ^ -> out[38] ^ | core    | 1.167 |   1.315 |    0.345 | 
     | FE_PSC846_out_198_ | I ^ -> Z ^         | BUFFD16 | 0.087 |   1.401 |    0.432 | 
     | FE_PSC627_out_198_ | I ^ -> Z ^         | BUFFD16 | 0.150 |   1.552 |    0.582 | 
     | FE_PSC886_out_198_ | I ^ -> Z ^         | BUFFD16 | 0.135 |   1.687 |    0.717 | 
     |                    | out[198] ^         |         | 0.083 |   1.769 |    0.800 | 
     +--------------------------------------------------------------------------------+ 
Path 99: VIOLATED Late External Delay Assertion 
Endpoint:   out[190]               (^) checked with  leading edge of 'clk'
Beginpoint: core_instance1/out[30] (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.766
= Slack Time                   -0.966
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.147
     = Beginpoint Arrival Time       0.147
     +--------------------------------------------------------------------------------+ 
     |      Instance      |        Arc         |  Cell   | Delay | Arrival | Required | 
     |                    |                    |         |       |  Time   |   Time   | 
     |--------------------+--------------------+---------+-------+---------+----------| 
     | core_instance1     | clk ^              |         |       |   0.147 |   -0.819 | 
     | core_instance1     | clk ^ -> out[30] ^ | core    | 1.229 |   1.376 |    0.410 | 
     | FE_PSC685_out_190_ | I ^ -> Z ^         | BUFFD16 | 0.180 |   1.556 |    0.589 | 
     |                    | out[190] ^         |         | 0.211 |   1.766 |    0.800 | 
     +--------------------------------------------------------------------------------+ 
Path 100: VIOLATED Late External Delay Assertion 
Endpoint:   out[174]               (^) checked with  leading edge of 'clk'
Beginpoint: core_instance1/out[14] (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.765
= Slack Time                   -0.965
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.147
     = Beginpoint Arrival Time       0.147
     +--------------------------------------------------------------------------------+ 
     |      Instance      |        Arc         |  Cell   | Delay | Arrival | Required | 
     |                    |                    |         |       |  Time   |   Time   | 
     |--------------------+--------------------+---------+-------+---------+----------| 
     | core_instance1     | clk ^              |         |       |   0.147 |   -0.818 | 
     | core_instance1     | clk ^ -> out[14] ^ | core    | 1.269 |   1.417 |    0.451 | 
     | FE_PSC752_out_174_ | I ^ -> Z ^         | BUFFD16 | 0.093 |   1.510 |    0.545 | 
     | FE_PSC637_out_174_ | I ^ -> ZN v        | CKND16  | 0.085 |   1.595 |    0.630 | 
     | FE_PSC812_out_174_ | I v -> ZN ^        | CKND16  | 0.087 |   1.682 |    0.717 | 
     |                    | out[174] ^         |         | 0.083 |   1.765 |    0.800 | 
     +--------------------------------------------------------------------------------+ 

