begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/* d30v-opc.c -- D30V opcode list    Copyright 1997, 1998, 1999, 2000, 2005 Free Software Foundation, Inc.    Written by Martin Hunt, Cygnus Support     This file is part of GDB, GAS, and the GNU binutils.     GDB, GAS, and the GNU binutils are free software; you can redistribute    them and/or modify them under the terms of the GNU General Public    License as published by the Free Software Foundation; either version    2, or (at your option) any later version.     GDB, GAS, and the GNU binutils are distributed in the hope that they    will be useful, but WITHOUT ANY WARRANTY; without even the implied    warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See    the GNU General Public License for more details.     You should have received a copy of the GNU General Public License    along with this file; see the file COPYING.  If not, write to the Free    Software Foundation, 51 Franklin Street - Fifth Floor, Boston,    MA 02110-1301, USA.  */
end_comment

begin_include
include|#
directive|include
file|<stdio.h>
end_include

begin_include
include|#
directive|include
file|"sysdep.h"
end_include

begin_include
include|#
directive|include
file|"opcode/d30v.h"
end_include

begin_comment
comment|/* This table is sorted.    If you add anything, it MUST be in alphabetical order.    The first field is the name the assembler uses when looking    up orcodes.  The second field is the name the disassembler will use.    This allows the assembler to assemble references to r63 (for example)    or "sp".  The disassembler will always use the preferred form (sp).  */
end_comment

begin_decl_stmt
specifier|const
name|struct
name|pd_reg
name|pre_defined_registers
index|[]
init|=
block|{
block|{
literal|"a0"
block|,
name|NULL
block|,
name|OPERAND_ACC
operator|+
literal|0
block|}
block|,
block|{
literal|"a1"
block|,
name|NULL
block|,
name|OPERAND_ACC
operator|+
literal|1
block|}
block|,
block|{
literal|"bpc"
block|,
name|NULL
block|,
name|OPERAND_CONTROL
operator|+
literal|3
block|}
block|,
block|{
literal|"bpsw"
block|,
name|NULL
block|,
name|OPERAND_CONTROL
operator|+
literal|1
block|}
block|,
block|{
literal|"c"
block|,
literal|"c"
block|,
name|OPERAND_FLAG
operator|+
literal|7
block|}
block|,
block|{
literal|"cr0"
block|,
literal|"psw"
block|,
name|OPERAND_CONTROL
block|}
block|,
block|{
literal|"cr1"
block|,
literal|"bpsw"
block|,
name|OPERAND_CONTROL
operator|+
literal|1
block|}
block|,
block|{
literal|"cr10"
block|,
literal|"mod_s"
block|,
name|OPERAND_CONTROL
operator|+
literal|10
block|}
block|,
block|{
literal|"cr11"
block|,
literal|"mod_e"
block|,
name|OPERAND_CONTROL
operator|+
literal|11
block|}
block|,
block|{
literal|"cr12"
block|,
name|NULL
block|,
name|OPERAND_CONTROL
operator|+
literal|12
block|}
block|,
block|{
literal|"cr13"
block|,
name|NULL
block|,
name|OPERAND_CONTROL
operator|+
literal|13
block|}
block|,
block|{
literal|"cr14"
block|,
literal|"iba"
block|,
name|OPERAND_CONTROL
operator|+
literal|14
block|}
block|,
block|{
literal|"cr15"
block|,
literal|"eit_vb"
block|,
name|OPERAND_CONTROL
operator|+
literal|15
block|}
block|,
block|{
literal|"cr16"
block|,
literal|"int_s"
block|,
name|OPERAND_CONTROL
operator|+
literal|16
block|}
block|,
block|{
literal|"cr17"
block|,
literal|"int_m"
block|,
name|OPERAND_CONTROL
operator|+
literal|17
block|}
block|,
block|{
literal|"cr18"
block|,
name|NULL
block|,
name|OPERAND_CONTROL
operator|+
literal|18
block|}
block|,
block|{
literal|"cr19"
block|,
name|NULL
block|,
name|OPERAND_CONTROL
operator|+
literal|19
block|}
block|,
block|{
literal|"cr2"
block|,
literal|"pc"
block|,
name|OPERAND_CONTROL
operator|+
literal|2
block|}
block|,
block|{
literal|"cr20"
block|,
name|NULL
block|,
name|OPERAND_CONTROL
operator|+
literal|20
block|}
block|,
block|{
literal|"cr21"
block|,
name|NULL
block|,
name|OPERAND_CONTROL
operator|+
literal|21
block|}
block|,
block|{
literal|"cr22"
block|,
name|NULL
block|,
name|OPERAND_CONTROL
operator|+
literal|22
block|}
block|,
block|{
literal|"cr23"
block|,
name|NULL
block|,
name|OPERAND_CONTROL
operator|+
literal|23
block|}
block|,
block|{
literal|"cr24"
block|,
name|NULL
block|,
name|OPERAND_CONTROL
operator|+
literal|24
block|}
block|,
block|{
literal|"cr25"
block|,
name|NULL
block|,
name|OPERAND_CONTROL
operator|+
literal|25
block|}
block|,
block|{
literal|"cr26"
block|,
name|NULL
block|,
name|OPERAND_CONTROL
operator|+
literal|26
block|}
block|,
block|{
literal|"cr27"
block|,
name|NULL
block|,
name|OPERAND_CONTROL
operator|+
literal|27
block|}
block|,
block|{
literal|"cr28"
block|,
name|NULL
block|,
name|OPERAND_CONTROL
operator|+
literal|28
block|}
block|,
block|{
literal|"cr29"
block|,
name|NULL
block|,
name|OPERAND_CONTROL
operator|+
literal|29
block|}
block|,
block|{
literal|"cr3"
block|,
literal|"bpc"
block|,
name|OPERAND_CONTROL
operator|+
literal|3
block|}
block|,
block|{
literal|"cr30"
block|,
name|NULL
block|,
name|OPERAND_CONTROL
operator|+
literal|30
block|}
block|,
block|{
literal|"cr31"
block|,
name|NULL
block|,
name|OPERAND_CONTROL
operator|+
literal|31
block|}
block|,
block|{
literal|"cr32"
block|,
name|NULL
block|,
name|OPERAND_CONTROL
operator|+
literal|32
block|}
block|,
block|{
literal|"cr33"
block|,
name|NULL
block|,
name|OPERAND_CONTROL
operator|+
literal|33
block|}
block|,
block|{
literal|"cr34"
block|,
name|NULL
block|,
name|OPERAND_CONTROL
operator|+
literal|34
block|}
block|,
block|{
literal|"cr35"
block|,
name|NULL
block|,
name|OPERAND_CONTROL
operator|+
literal|35
block|}
block|,
block|{
literal|"cr36"
block|,
name|NULL
block|,
name|OPERAND_CONTROL
operator|+
literal|36
block|}
block|,
block|{
literal|"cr37"
block|,
name|NULL
block|,
name|OPERAND_CONTROL
operator|+
literal|37
block|}
block|,
block|{
literal|"cr38"
block|,
name|NULL
block|,
name|OPERAND_CONTROL
operator|+
literal|38
block|}
block|,
block|{
literal|"cr39"
block|,
name|NULL
block|,
name|OPERAND_CONTROL
operator|+
literal|39
block|}
block|,
block|{
literal|"cr4"
block|,
literal|"dpsw"
block|,
name|OPERAND_CONTROL
operator|+
literal|4
block|}
block|,
block|{
literal|"cr40"
block|,
name|NULL
block|,
name|OPERAND_CONTROL
operator|+
literal|40
block|}
block|,
block|{
literal|"cr41"
block|,
name|NULL
block|,
name|OPERAND_CONTROL
operator|+
literal|41
block|}
block|,
block|{
literal|"cr42"
block|,
name|NULL
block|,
name|OPERAND_CONTROL
operator|+
literal|42
block|}
block|,
block|{
literal|"cr43"
block|,
name|NULL
block|,
name|OPERAND_CONTROL
operator|+
literal|43
block|}
block|,
block|{
literal|"cr44"
block|,
name|NULL
block|,
name|OPERAND_CONTROL
operator|+
literal|44
block|}
block|,
block|{
literal|"cr45"
block|,
name|NULL
block|,
name|OPERAND_CONTROL
operator|+
literal|45
block|}
block|,
block|{
literal|"cr46"
block|,
name|NULL
block|,
name|OPERAND_CONTROL
operator|+
literal|46
block|}
block|,
block|{
literal|"cr47"
block|,
name|NULL
block|,
name|OPERAND_CONTROL
operator|+
literal|47
block|}
block|,
block|{
literal|"cr48"
block|,
name|NULL
block|,
name|OPERAND_CONTROL
operator|+
literal|48
block|}
block|,
block|{
literal|"cr49"
block|,
name|NULL
block|,
name|OPERAND_CONTROL
operator|+
literal|49
block|}
block|,
block|{
literal|"cr5"
block|,
literal|"dpc"
block|,
name|OPERAND_CONTROL
operator|+
literal|5
block|}
block|,
block|{
literal|"cr50"
block|,
name|NULL
block|,
name|OPERAND_CONTROL
operator|+
literal|50
block|}
block|,
block|{
literal|"cr51"
block|,
name|NULL
block|,
name|OPERAND_CONTROL
operator|+
literal|51
block|}
block|,
block|{
literal|"cr52"
block|,
name|NULL
block|,
name|OPERAND_CONTROL
operator|+
literal|52
block|}
block|,
block|{
literal|"cr53"
block|,
name|NULL
block|,
name|OPERAND_CONTROL
operator|+
literal|53
block|}
block|,
block|{
literal|"cr54"
block|,
name|NULL
block|,
name|OPERAND_CONTROL
operator|+
literal|54
block|}
block|,
block|{
literal|"cr55"
block|,
name|NULL
block|,
name|OPERAND_CONTROL
operator|+
literal|55
block|}
block|,
block|{
literal|"cr56"
block|,
name|NULL
block|,
name|OPERAND_CONTROL
operator|+
literal|56
block|}
block|,
block|{
literal|"cr57"
block|,
name|NULL
block|,
name|OPERAND_CONTROL
operator|+
literal|57
block|}
block|,
block|{
literal|"cr58"
block|,
name|NULL
block|,
name|OPERAND_CONTROL
operator|+
literal|58
block|}
block|,
block|{
literal|"cr59"
block|,
name|NULL
block|,
name|OPERAND_CONTROL
operator|+
literal|59
block|}
block|,
block|{
literal|"cr6"
block|,
name|NULL
block|,
name|OPERAND_CONTROL
operator|+
literal|6
block|}
block|,
block|{
literal|"cr60"
block|,
name|NULL
block|,
name|OPERAND_CONTROL
operator|+
literal|60
block|}
block|,
block|{
literal|"cr61"
block|,
name|NULL
block|,
name|OPERAND_CONTROL
operator|+
literal|61
block|}
block|,
block|{
literal|"cr62"
block|,
name|NULL
block|,
name|OPERAND_CONTROL
operator|+
literal|62
block|}
block|,
block|{
literal|"cr63"
block|,
name|NULL
block|,
name|OPERAND_CONTROL
operator|+
literal|63
block|}
block|,
block|{
literal|"cr7"
block|,
literal|"rpt_c"
block|,
name|OPERAND_CONTROL
operator|+
literal|7
block|}
block|,
block|{
literal|"cr8"
block|,
literal|"rpt_s"
block|,
name|OPERAND_CONTROL
operator|+
literal|8
block|}
block|,
block|{
literal|"cr9"
block|,
literal|"rpt_e"
block|,
name|OPERAND_CONTROL
operator|+
literal|9
block|}
block|,
block|{
literal|"dpc"
block|,
name|NULL
block|,
name|OPERAND_CONTROL
operator|+
literal|5
block|}
block|,
block|{
literal|"dpsw"
block|,
name|NULL
block|,
name|OPERAND_CONTROL
operator|+
literal|4
block|}
block|,
block|{
literal|"eit_vb"
block|,
name|NULL
block|,
name|OPERAND_CONTROL
operator|+
literal|15
block|}
block|,
block|{
literal|"f0"
block|,
name|NULL
block|,
name|OPERAND_FLAG
operator|+
literal|0
block|}
block|,
block|{
literal|"f1"
block|,
name|NULL
block|,
name|OPERAND_FLAG
operator|+
literal|1
block|}
block|,
block|{
literal|"f2"
block|,
name|NULL
block|,
name|OPERAND_FLAG
operator|+
literal|2
block|}
block|,
block|{
literal|"f3"
block|,
name|NULL
block|,
name|OPERAND_FLAG
operator|+
literal|3
block|}
block|,
block|{
literal|"f4"
block|,
literal|"s"
block|,
name|OPERAND_FLAG
operator|+
literal|4
block|}
block|,
block|{
literal|"f5"
block|,
literal|"v"
block|,
name|OPERAND_FLAG
operator|+
literal|5
block|}
block|,
block|{
literal|"f6"
block|,
literal|"va"
block|,
name|OPERAND_FLAG
operator|+
literal|6
block|}
block|,
block|{
literal|"f7"
block|,
literal|"c"
block|,
name|OPERAND_FLAG
operator|+
literal|7
block|}
block|,
block|{
literal|"iba"
block|,
name|NULL
block|,
name|OPERAND_CONTROL
operator|+
literal|14
block|}
block|,
block|{
literal|"int_m"
block|,
name|NULL
block|,
name|OPERAND_CONTROL
operator|+
literal|17
block|}
block|,
block|{
literal|"int_s"
block|,
name|NULL
block|,
name|OPERAND_CONTROL
operator|+
literal|16
block|}
block|,
block|{
literal|"link"
block|,
literal|"r62"
block|,
literal|62
block|}
block|,
block|{
literal|"mod_e"
block|,
name|NULL
block|,
name|OPERAND_CONTROL
operator|+
literal|11
block|}
block|,
block|{
literal|"mod_s"
block|,
name|NULL
block|,
name|OPERAND_CONTROL
operator|+
literal|10
block|}
block|,
block|{
literal|"pc"
block|,
name|NULL
block|,
name|OPERAND_CONTROL
operator|+
literal|2
block|}
block|,
block|{
literal|"psw"
block|,
name|NULL
block|,
name|OPERAND_CONTROL
block|}
block|,
block|{
literal|"pswh"
block|,
name|NULL
block|,
name|OPERAND_CONTROL
operator|+
name|MAX_CONTROL_REG
operator|+
literal|2
block|}
block|,
block|{
literal|"pswl"
block|,
name|NULL
block|,
name|OPERAND_CONTROL
operator|+
name|MAX_CONTROL_REG
operator|+
literal|1
block|}
block|,
block|{
literal|"r0"
block|,
name|NULL
block|,
literal|0
block|}
block|,
block|{
literal|"r1"
block|,
name|NULL
block|,
literal|1
block|}
block|,
block|{
literal|"r10"
block|,
name|NULL
block|,
literal|10
block|}
block|,
block|{
literal|"r11"
block|,
name|NULL
block|,
literal|11
block|}
block|,
block|{
literal|"r12"
block|,
name|NULL
block|,
literal|12
block|}
block|,
block|{
literal|"r13"
block|,
name|NULL
block|,
literal|13
block|}
block|,
block|{
literal|"r14"
block|,
name|NULL
block|,
literal|14
block|}
block|,
block|{
literal|"r15"
block|,
name|NULL
block|,
literal|15
block|}
block|,
block|{
literal|"r16"
block|,
name|NULL
block|,
literal|16
block|}
block|,
block|{
literal|"r17"
block|,
name|NULL
block|,
literal|17
block|}
block|,
block|{
literal|"r18"
block|,
name|NULL
block|,
literal|18
block|}
block|,
block|{
literal|"r19"
block|,
name|NULL
block|,
literal|19
block|}
block|,
block|{
literal|"r2"
block|,
name|NULL
block|,
literal|2
block|}
block|,
block|{
literal|"r20"
block|,
name|NULL
block|,
literal|20
block|}
block|,
block|{
literal|"r21"
block|,
name|NULL
block|,
literal|21
block|}
block|,
block|{
literal|"r22"
block|,
name|NULL
block|,
literal|22
block|}
block|,
block|{
literal|"r23"
block|,
name|NULL
block|,
literal|23
block|}
block|,
block|{
literal|"r24"
block|,
name|NULL
block|,
literal|24
block|}
block|,
block|{
literal|"r25"
block|,
name|NULL
block|,
literal|25
block|}
block|,
block|{
literal|"r26"
block|,
name|NULL
block|,
literal|26
block|}
block|,
block|{
literal|"r27"
block|,
name|NULL
block|,
literal|27
block|}
block|,
block|{
literal|"r28"
block|,
name|NULL
block|,
literal|28
block|}
block|,
block|{
literal|"r29"
block|,
name|NULL
block|,
literal|29
block|}
block|,
block|{
literal|"r3"
block|,
name|NULL
block|,
literal|3
block|}
block|,
block|{
literal|"r30"
block|,
name|NULL
block|,
literal|30
block|}
block|,
block|{
literal|"r31"
block|,
name|NULL
block|,
literal|31
block|}
block|,
block|{
literal|"r32"
block|,
name|NULL
block|,
literal|32
block|}
block|,
block|{
literal|"r33"
block|,
name|NULL
block|,
literal|33
block|}
block|,
block|{
literal|"r34"
block|,
name|NULL
block|,
literal|34
block|}
block|,
block|{
literal|"r35"
block|,
name|NULL
block|,
literal|35
block|}
block|,
block|{
literal|"r36"
block|,
name|NULL
block|,
literal|36
block|}
block|,
block|{
literal|"r37"
block|,
name|NULL
block|,
literal|37
block|}
block|,
block|{
literal|"r38"
block|,
name|NULL
block|,
literal|38
block|}
block|,
block|{
literal|"r39"
block|,
name|NULL
block|,
literal|39
block|}
block|,
block|{
literal|"r4"
block|,
name|NULL
block|,
literal|4
block|}
block|,
block|{
literal|"r40"
block|,
name|NULL
block|,
literal|40
block|}
block|,
block|{
literal|"r41"
block|,
name|NULL
block|,
literal|41
block|}
block|,
block|{
literal|"r42"
block|,
name|NULL
block|,
literal|42
block|}
block|,
block|{
literal|"r43"
block|,
name|NULL
block|,
literal|43
block|}
block|,
block|{
literal|"r44"
block|,
name|NULL
block|,
literal|44
block|}
block|,
block|{
literal|"r45"
block|,
name|NULL
block|,
literal|45
block|}
block|,
block|{
literal|"r46"
block|,
name|NULL
block|,
literal|46
block|}
block|,
block|{
literal|"r47"
block|,
name|NULL
block|,
literal|47
block|}
block|,
block|{
literal|"r48"
block|,
name|NULL
block|,
literal|48
block|}
block|,
block|{
literal|"r49"
block|,
name|NULL
block|,
literal|49
block|}
block|,
block|{
literal|"r5"
block|,
name|NULL
block|,
literal|5
block|}
block|,
block|{
literal|"r50"
block|,
name|NULL
block|,
literal|50
block|}
block|,
block|{
literal|"r51"
block|,
name|NULL
block|,
literal|51
block|}
block|,
block|{
literal|"r52"
block|,
name|NULL
block|,
literal|52
block|}
block|,
block|{
literal|"r53"
block|,
name|NULL
block|,
literal|53
block|}
block|,
block|{
literal|"r54"
block|,
name|NULL
block|,
literal|54
block|}
block|,
block|{
literal|"r55"
block|,
name|NULL
block|,
literal|55
block|}
block|,
block|{
literal|"r56"
block|,
name|NULL
block|,
literal|56
block|}
block|,
block|{
literal|"r57"
block|,
name|NULL
block|,
literal|57
block|}
block|,
block|{
literal|"r58"
block|,
name|NULL
block|,
literal|58
block|}
block|,
block|{
literal|"r59"
block|,
name|NULL
block|,
literal|59
block|}
block|,
block|{
literal|"r6"
block|,
name|NULL
block|,
literal|6
block|}
block|,
block|{
literal|"r60"
block|,
name|NULL
block|,
literal|60
block|}
block|,
block|{
literal|"r61"
block|,
name|NULL
block|,
literal|61
block|}
block|,
block|{
literal|"r62"
block|,
literal|"link"
block|,
literal|62
block|}
block|,
block|{
literal|"r63"
block|,
literal|"sp"
block|,
literal|63
block|}
block|,
block|{
literal|"r7"
block|,
name|NULL
block|,
literal|7
block|}
block|,
block|{
literal|"r8"
block|,
name|NULL
block|,
literal|8
block|}
block|,
block|{
literal|"r9"
block|,
name|NULL
block|,
literal|9
block|}
block|,
block|{
literal|"rpt_c"
block|,
name|NULL
block|,
name|OPERAND_CONTROL
operator|+
literal|7
block|}
block|,
block|{
literal|"rpt_e"
block|,
name|NULL
block|,
name|OPERAND_CONTROL
operator|+
literal|9
block|}
block|,
block|{
literal|"rpt_s"
block|,
name|NULL
block|,
name|OPERAND_CONTROL
operator|+
literal|8
block|}
block|,
block|{
literal|"s"
block|,
name|NULL
block|,
name|OPERAND_FLAG
operator|+
literal|4
block|}
block|,
block|{
literal|"sp"
block|,
name|NULL
block|,
literal|63
block|}
block|,
block|{
literal|"v"
block|,
name|NULL
block|,
name|OPERAND_FLAG
operator|+
literal|5
block|}
block|,
block|{
literal|"va"
block|,
name|NULL
block|,
name|OPERAND_FLAG
operator|+
literal|6
block|}
block|, }
decl_stmt|;
end_decl_stmt

begin_function
name|int
name|reg_name_cnt
parameter_list|(
name|void
parameter_list|)
block|{
return|return
sizeof|sizeof
argument_list|(
name|pre_defined_registers
argument_list|)
operator|/
sizeof|sizeof
argument_list|(
expr|struct
name|pd_reg
argument_list|)
return|;
block|}
end_function

begin_comment
comment|/* OPCODE TABLE.    The format of this table is defined in opcode/d30v.h.  */
end_comment

begin_decl_stmt
specifier|const
name|struct
name|d30v_opcode
name|d30v_opcode_table
index|[]
init|=
block|{
block|{
literal|"abs"
block|,
name|IALU1
block|,
literal|0x8
block|,
block|{
name|SHORT_U
block|}
block|,
name|EITHER
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"add"
block|,
name|IALU1
block|,
literal|0x0
block|,
block|{
name|SHORT_A
block|,
name|LONG
block|}
block|,
name|EITHER
block|,
literal|0
block|,
name|FLAG_CVVA
block|,
literal|0
block|}
block|,
block|{
literal|"add2h"
block|,
name|IALU1
block|,
literal|0x1
block|,
block|{
name|SHORT_A
block|,
name|LONG
block|}
block|,
name|EITHER
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"addc"
block|,
name|IALU1
block|,
literal|0x4
block|,
block|{
name|SHORT_A
block|,
name|LONG
block|}
block|,
name|EITHER
block|,
name|FLAG_C
block|,
name|FLAG_CVVA
block|,
literal|0
block|}
block|,
block|{
literal|"addhlll"
block|,
name|IALU1
block|,
literal|0x10
block|,
block|{
name|SHORT_A
block|,
name|LONG
block|}
block|,
name|EITHER
block|,
name|FLAG_ADDSUBppp
block|,
name|FLAG_CVVA
block|,
literal|0
block|}
block|,
block|{
literal|"addhllh"
block|,
name|IALU1
block|,
literal|0x11
block|,
block|{
name|SHORT_A
block|,
name|LONG
block|}
block|,
name|EITHER
block|,
name|FLAG_ADDSUBppp
block|,
name|FLAG_CVVA
block|,
literal|0
block|}
block|,
block|{
literal|"addhlhl"
block|,
name|IALU1
block|,
literal|0x12
block|,
block|{
name|SHORT_A
block|,
name|LONG
block|}
block|,
name|EITHER
block|,
name|FLAG_ADDSUBppp
block|,
name|FLAG_CVVA
block|,
literal|0
block|}
block|,
block|{
literal|"addhlhh"
block|,
name|IALU1
block|,
literal|0x13
block|,
block|{
name|SHORT_A
block|,
name|LONG
block|}
block|,
name|EITHER
block|,
name|FLAG_ADDSUBppp
block|,
name|FLAG_CVVA
block|,
literal|0
block|}
block|,
block|{
literal|"addhhll"
block|,
name|IALU1
block|,
literal|0x14
block|,
block|{
name|SHORT_A
block|,
name|LONG
block|}
block|,
name|EITHER
block|,
name|FLAG_ADDSUBppp
block|,
name|FLAG_CVVA
block|,
literal|0
block|}
block|,
block|{
literal|"addhhlh"
block|,
name|IALU1
block|,
literal|0x15
block|,
block|{
name|SHORT_A
block|,
name|LONG
block|}
block|,
name|EITHER
block|,
name|FLAG_ADDSUBppp
block|,
name|FLAG_CVVA
block|,
literal|0
block|}
block|,
block|{
literal|"addhhhl"
block|,
name|IALU1
block|,
literal|0x16
block|,
block|{
name|SHORT_A
block|,
name|LONG
block|}
block|,
name|EITHER
block|,
name|FLAG_ADDSUBppp
block|,
name|FLAG_CVVA
block|,
literal|0
block|}
block|,
block|{
literal|"addhhhh"
block|,
name|IALU1
block|,
literal|0x17
block|,
block|{
name|SHORT_A
block|,
name|LONG
block|}
block|,
name|EITHER
block|,
name|FLAG_ADDSUBppp
block|,
name|FLAG_CVVA
block|,
literal|0
block|}
block|,
block|{
literal|"adds"
block|,
name|IALU1
block|,
literal|0x6
block|,
block|{
name|SHORT_A
block|,
name|LONG
block|}
block|,
name|EITHER
block|,
literal|0
block|,
name|FLAG_CVVA
block|,
literal|0
block|}
block|,
block|{
literal|"adds2h"
block|,
name|IALU1
block|,
literal|0x7
block|,
block|{
name|SHORT_A
block|,
name|LONG
block|}
block|,
name|EITHER
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"and"
block|,
name|LOGIC
block|,
literal|0x18
block|,
block|{
name|SHORT_A
block|,
name|LONG
block|}
block|,
name|EITHER
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"andfg"
block|,
name|LOGIC
block|,
literal|0x8
block|,
block|{
name|SHORT_F
block|}
block|,
name|EITHER
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"avg"
block|,
name|IALU1
block|,
literal|0xa
block|,
block|{
name|SHORT_A
block|,
name|LONG
block|}
block|,
name|EITHER
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"avg2h"
block|,
name|IALU1
block|,
literal|0xb
block|,
block|{
name|SHORT_A
block|,
name|LONG
block|}
block|,
name|EITHER
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"bclr"
block|,
name|LOGIC
block|,
literal|0x3
block|,
block|{
name|SHORT_A
block|}
block|,
name|EITHER_BUT_PREFER_MU
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"bnot"
block|,
name|LOGIC
block|,
literal|0x1
block|,
block|{
name|SHORT_A
block|}
block|,
name|EITHER_BUT_PREFER_MU
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"bra"
block|,
name|BRA
block|,
literal|0
block|,
block|{
name|SHORT_B1
block|,
name|SHORT_B2r
block|,
name|LONG_Ur
block|}
block|,
name|MU
block|,
name|FLAG_JMP
block|,
literal|0
block|,
name|RELOC_PCREL
block|}
block|,
block|{
literal|"bratnz"
block|,
name|BRA
block|,
literal|0x4
block|,
block|{
name|SHORT_B3br
block|,
name|LONG_2br
block|}
block|,
name|MU
block|,
name|FLAG_JMP
block|,
literal|0
block|,
name|RELOC_PCREL
block|}
block|,
block|{
literal|"bratzr"
block|,
name|BRA
block|,
literal|0x4
block|,
block|{
name|SHORT_B3r
block|,
name|LONG_2r
block|}
block|,
name|MU
block|,
name|FLAG_JMP
block|,
literal|0
block|,
name|RELOC_PCREL
block|}
block|,
block|{
literal|"bset"
block|,
name|LOGIC
block|,
literal|0x2
block|,
block|{
name|SHORT_A
block|}
block|,
name|EITHER_BUT_PREFER_MU
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"bsr"
block|,
name|BRA
block|,
literal|0x2
block|,
block|{
name|SHORT_B1
block|,
name|SHORT_B2r
block|,
name|LONG_Ur
block|}
block|,
name|MU
block|,
name|FLAG_JSR
block|,
literal|0
block|,
name|RELOC_PCREL
block|}
block|,
block|{
literal|"bsrtnz"
block|,
name|BRA
block|,
literal|0x6
block|,
block|{
name|SHORT_B3br
block|,
name|LONG_2br
block|}
block|,
name|MU
block|,
name|FLAG_JSR
block|,
literal|0
block|,
name|RELOC_PCREL
block|}
block|,
block|{
literal|"bsrtzr"
block|,
name|BRA
block|,
literal|0x6
block|,
block|{
name|SHORT_B3r
block|,
name|LONG_2r
block|}
block|,
name|MU
block|,
name|FLAG_JSR
block|,
literal|0
block|,
name|RELOC_PCREL
block|}
block|,
block|{
literal|"btst"
block|,
name|LOGIC
block|,
literal|0
block|,
block|{
name|SHORT_AF
block|}
block|,
name|EITHER_BUT_PREFER_MU
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cmp"
block|,
name|LOGIC
block|,
literal|0xC
block|,
block|{
name|SHORT_CMP
block|,
name|LONG_CMP
block|}
block|,
name|EITHER
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cmpu"
block|,
name|LOGIC
block|,
literal|0xD
block|,
block|{
name|SHORT_CMPU
block|,
name|LONG_CMP
block|}
block|,
name|EITHER
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"dbra"
block|,
name|BRA
block|,
literal|0x10
block|,
block|{
name|SHORT_B3r
block|,
name|LONG_2r
block|}
block|,
name|MU
block|,
name|FLAG_JMP
operator||
name|FLAG_DELAY
block|,
name|FLAG_RP
block|,
name|RELOC_PCREL
block|}
block|,
block|{
literal|"dbrai"
block|,
name|BRA
block|,
literal|0x14
block|,
block|{
name|SHORT_D2r
block|,
name|LONG_Dr
block|}
block|,
name|MU
block|,
name|FLAG_JMP
operator||
name|FLAG_DELAY
block|,
name|FLAG_RP
block|,
name|RELOC_PCREL
block|}
block|,
block|{
literal|"dbsr"
block|,
name|BRA
block|,
literal|0x12
block|,
block|{
name|SHORT_B3r
block|,
name|LONG_2r
block|}
block|,
name|MU
block|,
name|FLAG_JSR
operator||
name|FLAG_DELAY
block|,
name|FLAG_RP
block|,
name|RELOC_PCREL
block|}
block|,
block|{
literal|"dbsri"
block|,
name|BRA
block|,
literal|0x16
block|,
block|{
name|SHORT_D2r
block|,
name|LONG_Dr
block|}
block|,
name|MU
block|,
name|FLAG_JSR
operator||
name|FLAG_DELAY
block|,
name|FLAG_RP
block|,
name|RELOC_PCREL
block|}
block|,
block|{
literal|"dbt"
block|,
name|BRA
block|,
literal|0xb
block|,
block|{
name|SHORT_NONE
block|}
block|,
name|MU
block|,
name|FLAG_JSR
block|,
name|FLAG_LKR
block|,
literal|0
block|}
block|,
block|{
literal|"djmp"
block|,
name|BRA
block|,
literal|0x11
block|,
block|{
name|SHORT_B3
block|,
name|LONG_2
block|}
block|,
name|MU
block|,
name|FLAG_JMP
operator||
name|FLAG_DELAY
block|,
name|FLAG_RP
block|,
name|RELOC_ABS
block|}
block|,
block|{
literal|"djmpi"
block|,
name|BRA
block|,
literal|0x15
block|,
block|{
name|SHORT_D2
block|,
name|LONG_D
block|}
block|,
name|MU
block|,
name|FLAG_JMP
operator||
name|FLAG_DELAY
block|,
name|FLAG_RP
block|,
name|RELOC_ABS
block|}
block|,
block|{
literal|"djsr"
block|,
name|BRA
block|,
literal|0x13
block|,
block|{
name|SHORT_B3
block|,
name|LONG_2
block|}
block|,
name|MU
block|,
name|FLAG_JSR
operator||
name|FLAG_DELAY
block|,
name|FLAG_RP
block|,
name|RELOC_ABS
block|}
block|,
block|{
literal|"djsri"
block|,
name|BRA
block|,
literal|0x17
block|,
block|{
name|SHORT_D2
block|,
name|LONG_D
block|}
block|,
name|MU
block|,
name|FLAG_JSR
operator||
name|FLAG_DELAY
block|,
name|FLAG_RP
block|,
name|RELOC_ABS
block|}
block|,
block|{
literal|"jmp"
block|,
name|BRA
block|,
literal|0x1
block|,
block|{
name|SHORT_B1
block|,
name|SHORT_B2
block|,
name|LONG_U
block|}
block|,
name|MU
block|,
name|FLAG_JMP
block|,
literal|0
block|,
name|RELOC_ABS
block|}
block|,
block|{
literal|"jmptnz"
block|,
name|BRA
block|,
literal|0x5
block|,
block|{
name|SHORT_B3b
block|,
name|LONG_2b
block|}
block|,
name|MU
block|,
name|FLAG_JMP
block|,
literal|0
block|,
name|RELOC_ABS
block|}
block|,
block|{
literal|"jmptzr"
block|,
name|BRA
block|,
literal|0x5
block|,
block|{
name|SHORT_B3
block|,
name|LONG_2
block|}
block|,
name|MU
block|,
name|FLAG_JMP
block|,
literal|0
block|,
name|RELOC_ABS
block|}
block|,
block|{
literal|"joinll"
block|,
name|IALU1
block|,
literal|0xC
block|,
block|{
name|SHORT_A
block|,
name|LONG
block|}
block|,
name|EITHER
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"joinlh"
block|,
name|IALU1
block|,
literal|0xD
block|,
block|{
name|SHORT_A
block|,
name|LONG
block|}
block|,
name|EITHER
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"joinhl"
block|,
name|IALU1
block|,
literal|0xE
block|,
block|{
name|SHORT_A
block|,
name|LONG
block|}
block|,
name|EITHER
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"joinhh"
block|,
name|IALU1
block|,
literal|0xF
block|,
block|{
name|SHORT_A
block|,
name|LONG
block|}
block|,
name|EITHER
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"jsr"
block|,
name|BRA
block|,
literal|0x3
block|,
block|{
name|SHORT_B1
block|,
name|SHORT_B2
block|,
name|LONG_U
block|}
block|,
name|MU
block|,
name|FLAG_JSR
block|,
literal|0
block|,
name|RELOC_ABS
block|}
block|,
block|{
literal|"jsrtnz"
block|,
name|BRA
block|,
literal|0x7
block|,
block|{
name|SHORT_B3b
block|,
name|LONG_2b
block|}
block|,
name|MU
block|,
name|FLAG_JSR
block|,
literal|0
block|,
name|RELOC_ABS
block|}
block|,
block|{
literal|"jsrtzr"
block|,
name|BRA
block|,
literal|0x7
block|,
block|{
name|SHORT_B3
block|,
name|LONG_2
block|}
block|,
name|MU
block|,
name|FLAG_JSR
block|,
literal|0
block|,
name|RELOC_ABS
block|}
block|,
block|{
literal|"ld2h"
block|,
name|IMEM
block|,
literal|0x3
block|,
block|{
name|SHORT_M2
block|,
name|LONG_M2
block|}
block|,
name|MU
block|,
name|FLAG_MEM
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"ld2w"
block|,
name|IMEM
block|,
literal|0x6
block|,
block|{
name|SHORT_M2
block|,
name|LONG_M2
block|}
block|,
name|MU
block|,
name|FLAG_MEM
operator||
name|FLAG_NOT_WITH_ADDSUBppp
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"ld4bh"
block|,
name|IMEM
block|,
literal|0x5
block|,
block|{
name|SHORT_M2
block|,
name|LONG_M2
block|}
block|,
name|MU
block|,
name|FLAG_MEM
operator||
name|FLAG_NOT_WITH_ADDSUBppp
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"ld4bhu"
block|,
name|IMEM
block|,
literal|0xd
block|,
block|{
name|SHORT_M2
block|,
name|LONG_M2
block|}
block|,
name|MU
block|,
name|FLAG_MEM
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"ldb"
block|,
name|IMEM
block|,
literal|0
block|,
block|{
name|SHORT_M
block|,
name|LONG_M
block|}
block|,
name|MU
block|,
name|FLAG_MEM
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"ldbu"
block|,
name|IMEM
block|,
literal|0x9
block|,
block|{
name|SHORT_M
block|,
name|LONG_M
block|}
block|,
name|MU
block|,
name|FLAG_MEM
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"ldh"
block|,
name|IMEM
block|,
literal|0x2
block|,
block|{
name|SHORT_M
block|,
name|LONG_M
block|}
block|,
name|MU
block|,
name|FLAG_MEM
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"ldhh"
block|,
name|IMEM
block|,
literal|0x1
block|,
block|{
name|SHORT_M
block|,
name|LONG_M
block|}
block|,
name|MU
block|,
name|FLAG_MEM
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"ldhu"
block|,
name|IMEM
block|,
literal|0xa
block|,
block|{
name|SHORT_M
block|,
name|LONG_M
block|}
block|,
name|MU
block|,
name|FLAG_MEM
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"ldw"
block|,
name|IMEM
block|,
literal|0x4
block|,
block|{
name|SHORT_M
block|,
name|LONG_M
block|}
block|,
name|MU
block|,
name|FLAG_MEM
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"mac0"
block|,
name|IALU2
block|,
literal|0x14
block|,
block|{
name|SHORT_A
block|}
block|,
name|IU
block|,
name|FLAG_MUL32
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"mac1"
block|,
name|IALU2
block|,
literal|0x14
block|,
block|{
name|SHORT_A1
block|}
block|,
name|IU
block|,
name|FLAG_MUL32
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"macs0"
block|,
name|IALU2
block|,
literal|0x15
block|,
block|{
name|SHORT_A
block|}
block|,
name|IU
block|,
name|FLAG_MUL32
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"macs1"
block|,
name|IALU2
block|,
literal|0x15
block|,
block|{
name|SHORT_A1
block|}
block|,
name|IU
block|,
name|FLAG_MUL32
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"moddec"
block|,
name|IMEM
block|,
literal|0x7
block|,
block|{
name|SHORT_MODDEC
block|}
block|,
name|MU
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"modinc"
block|,
name|IMEM
block|,
literal|0x7
block|,
block|{
name|SHORT_MODINC
block|}
block|,
name|MU
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"msub0"
block|,
name|IALU2
block|,
literal|0x16
block|,
block|{
name|SHORT_A
block|}
block|,
name|IU
block|,
name|FLAG_MUL32
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"msub1"
block|,
name|IALU2
block|,
literal|0x16
block|,
block|{
name|SHORT_A1
block|}
block|,
name|IU
block|,
name|FLAG_MUL32
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"msubs0"
block|,
name|IALU2
block|,
literal|0x17
block|,
block|{
name|SHORT_A
block|}
block|,
name|IU
block|,
name|FLAG_MUL32
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"msubs1"
block|,
name|IALU2
block|,
literal|0x17
block|,
block|{
name|SHORT_A1
block|}
block|,
name|IU
block|,
name|FLAG_MUL32
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"mul"
block|,
name|IALU2
block|,
literal|0x10
block|,
block|{
name|SHORT_A
block|}
block|,
name|IU
block|,
name|FLAG_MUL32
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"mul2h"
block|,
name|IALU2
block|,
literal|0
block|,
block|{
name|SHORT_A
block|}
block|,
name|IU
block|,
name|FLAG_MUL16
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"mulhxll"
block|,
name|IALU2
block|,
literal|0x4
block|,
block|{
name|SHORT_A
block|}
block|,
name|IU
block|,
name|FLAG_MUL16
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"mulhxlh"
block|,
name|IALU2
block|,
literal|0x5
block|,
block|{
name|SHORT_A
block|}
block|,
name|IU
block|,
name|FLAG_MUL16
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"mulhxhl"
block|,
name|IALU2
block|,
literal|0x6
block|,
block|{
name|SHORT_A
block|}
block|,
name|IU
block|,
name|FLAG_MUL16
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"mulhxhh"
block|,
name|IALU2
block|,
literal|0x7
block|,
block|{
name|SHORT_A
block|}
block|,
name|IU
block|,
name|FLAG_MUL16
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"mulx"
block|,
name|IALU2
block|,
literal|0x18
block|,
block|{
name|SHORT_AA
block|}
block|,
name|IU
block|,
name|FLAG_MUL32
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"mulx2h"
block|,
name|IALU2
block|,
literal|0x1
block|,
block|{
name|SHORT_A2
block|}
block|,
name|IU
block|,
name|FLAG_MUL16
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"mulxs"
block|,
name|IALU2
block|,
literal|0x19
block|,
block|{
name|SHORT_AA
block|}
block|,
name|IU
block|,
name|FLAG_MUL32
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"mvfacc"
block|,
name|IALU2
block|,
literal|0x1f
block|,
block|{
name|SHORT_RA
block|}
block|,
name|IU
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"mvfsys"
block|,
name|BRA
block|,
literal|0x1e
block|,
block|{
name|SHORT_C1
block|}
block|,
name|MU
block|,
name|FLAG_ALL
block|,
name|FLAG_ALL
block|,
literal|0
block|}
block|,
block|{
literal|"mvtacc"
block|,
name|IALU2
block|,
literal|0xf
block|,
block|{
name|SHORT_AR
block|}
block|,
name|IU
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"mvtsys"
block|,
name|BRA
block|,
literal|0xe
block|,
block|{
name|SHORT_C2
block|}
block|,
name|MU
block|,
name|FLAG_ALL
block|,
name|FLAG_ALL
block|,
literal|0
block|}
block|,
block|{
literal|"nop"
block|,
name|BRA
block|,
literal|0xF
block|,
block|{
name|SHORT_NONE
block|}
block|,
name|EITHER
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"not"
block|,
name|LOGIC
block|,
literal|0x19
block|,
block|{
name|SHORT_U
block|}
block|,
name|EITHER
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"notfg"
block|,
name|LOGIC
block|,
literal|0x9
block|,
block|{
name|SHORT_UF
block|}
block|,
name|EITHER
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"or"
block|,
name|LOGIC
block|,
literal|0x1a
block|,
block|{
name|SHORT_A
block|,
name|LONG
block|}
block|,
name|EITHER
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"orfg"
block|,
name|LOGIC
block|,
literal|0xa
block|,
block|{
name|SHORT_F
block|}
block|,
name|EITHER
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"reit"
block|,
name|BRA
block|,
literal|0x8
block|,
block|{
name|SHORT_NONE
block|}
block|,
name|MU
block|,
name|FLAG_SM
operator||
name|FLAG_JMP
block|,
name|FLAG_SM
operator||
name|FLAG_LKR
block|,
literal|0
block|}
block|,
block|{
literal|"repeat"
block|,
name|BRA
block|,
literal|0x18
block|,
block|{
name|SHORT_D1r
block|,
name|LONG_2r
block|}
block|,
name|MU
block|,
name|FLAG_RP
block|,
name|FLAG_RP
block|,
name|RELOC_PCREL
block|}
block|,
block|{
literal|"repeati"
block|,
name|BRA
block|,
literal|0x1a
block|,
block|{
name|SHORT_D2Br
block|,
name|LONG_Dbr
block|}
block|,
name|MU
block|,
name|FLAG_RP
block|,
name|FLAG_RP
block|,
name|RELOC_PCREL
block|}
block|,
block|{
literal|"rot"
block|,
name|LOGIC
block|,
literal|0x14
block|,
block|{
name|SHORT_A
block|}
block|,
name|EITHER
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"rot2h"
block|,
name|LOGIC
block|,
literal|0x15
block|,
block|{
name|SHORT_A
block|}
block|,
name|EITHER
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"rtd"
block|,
name|BRA
block|,
literal|0xa
block|,
block|{
name|SHORT_NONE
block|}
block|,
name|MU
block|,
name|FLAG_JMP
block|,
name|FLAG_LKR
block|,
literal|0
block|}
block|,
block|{
literal|"sat"
block|,
name|IALU2
block|,
literal|0x8
block|,
block|{
name|SHORT_A5
block|}
block|,
name|IU
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"sat2h"
block|,
name|IALU2
block|,
literal|0x9
block|,
block|{
name|SHORT_A5
block|}
block|,
name|IU
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"sathl"
block|,
name|IALU2
block|,
literal|0x1c
block|,
block|{
name|SHORT_A5
block|}
block|,
name|IU
block|,
name|FLAG_ADDSUBppp
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"sathh"
block|,
name|IALU2
block|,
literal|0x1d
block|,
block|{
name|SHORT_A5
block|}
block|,
name|IU
block|,
name|FLAG_ADDSUBppp
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"satz"
block|,
name|IALU2
block|,
literal|0xa
block|,
block|{
name|SHORT_A5
block|}
block|,
name|IU
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"satz2h"
block|,
name|IALU2
block|,
literal|0xb
block|,
block|{
name|SHORT_A5
block|}
block|,
name|IU
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"sra"
block|,
name|LOGIC
block|,
literal|0x10
block|,
block|{
name|SHORT_A
block|}
block|,
name|EITHER
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"sra2h"
block|,
name|LOGIC
block|,
literal|0x11
block|,
block|{
name|SHORT_A
block|}
block|,
name|EITHER
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"srahh"
block|,
name|LOGIC
block|,
literal|0x5
block|,
block|{
name|SHORT_A
block|}
block|,
name|EITHER
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"srahl"
block|,
name|LOGIC
block|,
literal|0x4
block|,
block|{
name|SHORT_A
block|}
block|,
name|EITHER
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"src"
block|,
name|LOGIC
block|,
literal|0x16
block|,
block|{
name|SHORT_A
block|}
block|,
name|EITHER
block|,
name|FLAG_ADDSUBppp
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"srl"
block|,
name|LOGIC
block|,
literal|0x12
block|,
block|{
name|SHORT_A
block|}
block|,
name|EITHER
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"srl2h"
block|,
name|LOGIC
block|,
literal|0x13
block|,
block|{
name|SHORT_A
block|}
block|,
name|EITHER
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"srlhh"
block|,
name|LOGIC
block|,
literal|0x7
block|,
block|{
name|SHORT_A
block|}
block|,
name|EITHER
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"srlhl"
block|,
name|LOGIC
block|,
literal|0x6
block|,
block|{
name|SHORT_A
block|}
block|,
name|EITHER
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"st2h"
block|,
name|IMEM
block|,
literal|0x13
block|,
block|{
name|SHORT_M2
block|,
name|LONG_M2
block|}
block|,
name|MU
block|,
literal|0
block|,
name|FLAG_MEM
operator||
name|FLAG_NOT_WITH_ADDSUBppp
block|,
literal|0
block|}
block|,
block|{
literal|"st2w"
block|,
name|IMEM
block|,
literal|0x16
block|,
block|{
name|SHORT_M2
block|,
name|LONG_M2
block|}
block|,
name|MU
block|,
literal|0
block|,
name|FLAG_MEM
operator||
name|FLAG_NOT_WITH_ADDSUBppp
block|,
literal|0
block|}
block|,
block|{
literal|"st4hb"
block|,
name|IMEM
block|,
literal|0x15
block|,
block|{
name|SHORT_M2
block|,
name|LONG_M2
block|}
block|,
name|MU
block|,
literal|0
block|,
name|FLAG_MEM
operator||
name|FLAG_NOT_WITH_ADDSUBppp
block|,
literal|0
block|}
block|,
block|{
literal|"stb"
block|,
name|IMEM
block|,
literal|0x10
block|,
block|{
name|SHORT_M
block|,
name|LONG_M
block|}
block|,
name|MU
block|,
literal|0
block|,
name|FLAG_MEM
operator||
name|FLAG_NOT_WITH_ADDSUBppp
block|,
literal|0
block|}
block|,
block|{
literal|"sth"
block|,
name|IMEM
block|,
literal|0x12
block|,
block|{
name|SHORT_M
block|,
name|LONG_M
block|}
block|,
name|MU
block|,
literal|0
block|,
name|FLAG_MEM
operator||
name|FLAG_NOT_WITH_ADDSUBppp
block|,
literal|0
block|}
block|,
block|{
literal|"sthh"
block|,
name|IMEM
block|,
literal|0x11
block|,
block|{
name|SHORT_M
block|,
name|LONG_M
block|}
block|,
name|MU
block|,
literal|0
block|,
name|FLAG_MEM
operator||
name|FLAG_NOT_WITH_ADDSUBppp
block|,
literal|0
block|}
block|,
block|{
literal|"stw"
block|,
name|IMEM
block|,
literal|0x14
block|,
block|{
name|SHORT_M
block|,
name|LONG_M
block|}
block|,
name|MU
block|,
literal|0
block|,
name|FLAG_MEM
operator||
name|FLAG_NOT_WITH_ADDSUBppp
block|,
literal|0
block|}
block|,
block|{
literal|"sub"
block|,
name|IALU1
block|,
literal|0x2
block|,
block|{
name|SHORT_A
block|,
name|LONG
block|}
block|,
name|EITHER
block|,
literal|0
block|,
name|FLAG_CVVA
block|,
literal|0
block|}
block|,
block|{
literal|"sub2h"
block|,
name|IALU1
block|,
literal|0x3
block|,
block|{
name|SHORT_A
block|,
name|LONG
block|}
block|,
name|EITHER
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"subb"
block|,
name|IALU1
block|,
literal|0x5
block|,
block|{
name|SHORT_A
block|,
name|LONG
block|}
block|,
name|EITHER
block|,
name|FLAG_C
block|,
name|FLAG_CVVA
block|,
literal|0
block|}
block|,
block|{
literal|"subhlll"
block|,
name|IALU1
block|,
literal|0x18
block|,
block|{
name|SHORT_A
block|,
name|LONG
block|}
block|,
name|EITHER
block|,
name|FLAG_ADDSUBppp
block|,
name|FLAG_CVVA
block|,
literal|0
block|}
block|,
block|{
literal|"subhllh"
block|,
name|IALU1
block|,
literal|0x19
block|,
block|{
name|SHORT_A
block|,
name|LONG
block|}
block|,
name|EITHER
block|,
name|FLAG_ADDSUBppp
block|,
name|FLAG_CVVA
block|,
literal|0
block|}
block|,
block|{
literal|"subhlhl"
block|,
name|IALU1
block|,
literal|0x1a
block|,
block|{
name|SHORT_A
block|,
name|LONG
block|}
block|,
name|EITHER
block|,
name|FLAG_ADDSUBppp
block|,
name|FLAG_CVVA
block|,
literal|0
block|}
block|,
block|{
literal|"subhlhh"
block|,
name|IALU1
block|,
literal|0x1b
block|,
block|{
name|SHORT_A
block|,
name|LONG
block|}
block|,
name|EITHER
block|,
name|FLAG_ADDSUBppp
block|,
name|FLAG_CVVA
block|,
literal|0
block|}
block|,
block|{
literal|"subhhll"
block|,
name|IALU1
block|,
literal|0x1c
block|,
block|{
name|SHORT_A
block|,
name|LONG
block|}
block|,
name|EITHER
block|,
name|FLAG_ADDSUBppp
block|,
name|FLAG_CVVA
block|,
literal|0
block|}
block|,
block|{
literal|"subhhlh"
block|,
name|IALU1
block|,
literal|0x1d
block|,
block|{
name|SHORT_A
block|,
name|LONG
block|}
block|,
name|EITHER
block|,
name|FLAG_ADDSUBppp
block|,
name|FLAG_CVVA
block|,
literal|0
block|}
block|,
block|{
literal|"subhhhl"
block|,
name|IALU1
block|,
literal|0x1e
block|,
block|{
name|SHORT_A
block|,
name|LONG
block|}
block|,
name|EITHER
block|,
name|FLAG_ADDSUBppp
block|,
name|FLAG_CVVA
block|,
literal|0
block|}
block|,
block|{
literal|"subhhhh"
block|,
name|IALU1
block|,
literal|0x1f
block|,
block|{
name|SHORT_A
block|,
name|LONG
block|}
block|,
name|EITHER
block|,
name|FLAG_ADDSUBppp
block|,
name|FLAG_CVVA
block|,
literal|0
block|}
block|,
block|{
literal|"trap"
block|,
name|BRA
block|,
literal|0x9
block|,
block|{
name|SHORT_B1
block|,
name|SHORT_T
block|}
block|,
name|MU
block|,
name|FLAG_JSR
block|,
name|FLAG_SM
operator||
name|FLAG_LKR
block|,
literal|0
block|}
block|,
block|{
literal|"xor"
block|,
name|LOGIC
block|,
literal|0x1b
block|,
block|{
name|SHORT_A
block|,
name|LONG
block|}
block|,
name|EITHER
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"xorfg"
block|,
name|LOGIC
block|,
literal|0xb
block|,
block|{
name|SHORT_F
block|}
block|,
name|EITHER
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
name|NULL
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|}
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|, }
decl_stmt|;
end_decl_stmt

begin_comment
comment|/* Now define the operand types.    Format is length, bits, position, flags.  */
end_comment

begin_decl_stmt
specifier|const
name|struct
name|d30v_operand
name|d30v_operand_table
index|[]
init|=
block|{
define|#
directive|define
name|UNUSED
value|(0)
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
define|#
directive|define
name|Ra
value|(UNUSED + 1)
block|{
literal|6
block|,
literal|6
block|,
literal|0
block|,
name|OPERAND_REG
operator||
name|OPERAND_DEST
block|}
block|,
define|#
directive|define
name|Ra2
value|(Ra + 1)
block|{
literal|6
block|,
literal|6
block|,
literal|0
block|,
name|OPERAND_REG
operator||
name|OPERAND_DEST
operator||
name|OPERAND_2REG
block|}
block|,
define|#
directive|define
name|Ra3
value|(Ra2 + 1)
block|{
literal|6
block|,
literal|6
block|,
literal|0
block|,
name|OPERAND_REG
block|}
block|,
define|#
directive|define
name|Rb
value|(Ra3 + 1)
block|{
literal|6
block|,
literal|6
block|,
literal|6
block|,
name|OPERAND_REG
block|}
block|,
define|#
directive|define
name|Rb2
value|(Rb + 1)
block|{
literal|6
block|,
literal|6
block|,
literal|6
block|,
name|OPERAND_REG
operator||
name|OPERAND_DEST
block|}
block|,
define|#
directive|define
name|Rc
value|(Rb2 + 1)
block|{
literal|6
block|,
literal|6
block|,
literal|12
block|,
name|OPERAND_REG
block|}
block|,
define|#
directive|define
name|Aa
value|(Rc + 1)
block|{
literal|6
block|,
literal|1
block|,
literal|0
block|,
name|OPERAND_ACC
operator||
name|OPERAND_REG
operator||
name|OPERAND_DEST
block|}
block|,
define|#
directive|define
name|Ab
value|(Aa + 1)
block|{
literal|6
block|,
literal|1
block|,
literal|6
block|,
name|OPERAND_ACC
operator||
name|OPERAND_REG
block|}
block|,
define|#
directive|define
name|IMM5
value|(Ab + 1)
block|{
literal|6
block|,
literal|5
block|,
literal|12
block|,
name|OPERAND_NUM
block|}
block|,
define|#
directive|define
name|IMM5U
value|(IMM5 + 1)
block|{
literal|6
block|,
literal|5
block|,
literal|12
block|,
name|OPERAND_NUM
operator||
name|OPERAND_SIGNED
block|}
block|,
comment|/* Not used.  */
define|#
directive|define
name|IMM5S3
value|(IMM5U + 1)
block|{
literal|6
block|,
literal|5
block|,
literal|12
block|,
name|OPERAND_NUM
operator||
name|OPERAND_SIGNED
block|}
block|,
comment|/* Not used.  */
define|#
directive|define
name|IMM6
value|(IMM5S3 + 1)
block|{
literal|6
block|,
literal|6
block|,
literal|12
block|,
name|OPERAND_NUM
operator||
name|OPERAND_SIGNED
block|}
block|,
define|#
directive|define
name|IMM6U
value|(IMM6 + 1)
block|{
literal|6
block|,
literal|6
block|,
literal|0
block|,
name|OPERAND_NUM
block|}
block|,
define|#
directive|define
name|IMM6U2
value|(IMM6U + 1)
block|{
literal|6
block|,
literal|6
block|,
literal|12
block|,
name|OPERAND_NUM
block|}
block|,
define|#
directive|define
name|REL6S3
value|(IMM6U2 + 1)
block|{
literal|6
block|,
literal|6
block|,
literal|0
block|,
name|OPERAND_NUM
operator||
name|OPERAND_SHIFT
operator||
name|OPERAND_PCREL
block|}
block|,
define|#
directive|define
name|REL12S3
value|(REL6S3 + 1)
block|{
literal|12
block|,
literal|12
block|,
literal|12
block|,
name|OPERAND_NUM
operator||
name|OPERAND_SIGNED
operator||
name|OPERAND_SHIFT
operator||
name|OPERAND_PCREL
block|}
block|,
define|#
directive|define
name|IMM12S3
value|(REL12S3 + 1)
block|{
literal|12
block|,
literal|12
block|,
literal|12
block|,
name|OPERAND_NUM
operator||
name|OPERAND_SIGNED
operator||
name|OPERAND_SHIFT
block|}
block|,
define|#
directive|define
name|REL18S3
value|(IMM12S3 + 1)
block|{
literal|18
block|,
literal|18
block|,
literal|12
block|,
name|OPERAND_NUM
operator||
name|OPERAND_SIGNED
operator||
name|OPERAND_SHIFT
operator||
name|OPERAND_PCREL
block|}
block|,
define|#
directive|define
name|IMM18S3
value|(REL18S3 + 1)
block|{
literal|18
block|,
literal|18
block|,
literal|12
block|,
name|OPERAND_NUM
operator||
name|OPERAND_SIGNED
operator||
name|OPERAND_SHIFT
block|}
block|,
define|#
directive|define
name|REL32
value|(IMM18S3 + 1)
block|{
literal|32
block|,
literal|32
block|,
literal|0
block|,
name|OPERAND_NUM
operator||
name|OPERAND_PCREL
block|}
block|,
define|#
directive|define
name|IMM32
value|(REL32 + 1)
block|{
literal|32
block|,
literal|32
block|,
literal|0
block|,
name|OPERAND_NUM
block|}
block|,
define|#
directive|define
name|Fa
value|(IMM32 + 1)
block|{
literal|6
block|,
literal|3
block|,
literal|0
block|,
name|OPERAND_REG
operator||
name|OPERAND_FLAG
operator||
name|OPERAND_DEST
block|}
block|,
define|#
directive|define
name|Fb
value|(Fa + 1)
block|{
literal|6
block|,
literal|3
block|,
literal|6
block|,
name|OPERAND_REG
operator||
name|OPERAND_FLAG
block|}
block|,
define|#
directive|define
name|Fc
value|(Fb + 1)
block|{
literal|6
block|,
literal|3
block|,
literal|12
block|,
name|OPERAND_REG
operator||
name|OPERAND_FLAG
block|}
block|,
define|#
directive|define
name|ATSIGN
value|(Fc + 1)
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
name|OPERAND_ATSIGN
block|}
block|,
define|#
directive|define
name|ATPAR
value|(ATSIGN + 1)
comment|/* "@(" */
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
name|OPERAND_ATPAR
block|}
block|,
define|#
directive|define
name|PLUS
value|(ATPAR + 1)
comment|/* Postincrement.  */
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
name|OPERAND_PLUS
block|}
block|,
define|#
directive|define
name|MINUS
value|(PLUS + 1)
comment|/* Postdecrement.  */
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
name|OPERAND_MINUS
block|}
block|,
define|#
directive|define
name|ATMINUS
value|(MINUS + 1)
comment|/* Predecrement.  */
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
name|OPERAND_ATMINUS
block|}
block|,
define|#
directive|define
name|Ca
value|(ATMINUS + 1)
comment|/* Control register.  */
block|{
literal|6
block|,
literal|6
block|,
literal|0
block|,
name|OPERAND_REG
operator||
name|OPERAND_CONTROL
operator||
name|OPERAND_DEST
block|}
block|,
define|#
directive|define
name|Cb
value|(Ca + 1)
comment|/* Control register.  */
block|{
literal|6
block|,
literal|6
block|,
literal|6
block|,
name|OPERAND_REG
operator||
name|OPERAND_CONTROL
block|}
block|,
define|#
directive|define
name|CC
value|(Cb + 1)
comment|/* Condition code (CMPcc and CMPUcc).  */
block|{
literal|3
block|,
literal|3
block|,
operator|-
literal|3
block|,
name|OPERAND_NAME
block|}
block|,
define|#
directive|define
name|Fa2
value|(CC + 1)
comment|/* Flag register (CMPcc and CMPUcc).  */
block|{
literal|3
block|,
literal|3
block|,
literal|0
block|,
name|OPERAND_REG
operator||
name|OPERAND_FLAG
operator||
name|OPERAND_DEST
block|}
block|,
define|#
directive|define
name|Fake
value|(Fa2 + 1)
comment|/* Place holder for "id" field in mvfsys and mvtsys.  */
block|{
literal|6
block|,
literal|2
block|,
literal|12
block|,
name|OPERAND_SPECIAL
block|}
block|, }
decl_stmt|;
end_decl_stmt

begin_comment
comment|/* Now we need to define the instruction formats.  */
end_comment

begin_decl_stmt
specifier|const
name|struct
name|d30v_format
name|d30v_format_table
index|[]
init|=
block|{
block|{
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
name|SHORT_M
block|,
literal|0
block|,
block|{
name|Ra
block|,
name|ATPAR
block|,
name|Rb
block|,
name|Rc
block|}
block|}
block|,
comment|/* Ra,@(Rb,Rc) */
block|{
name|SHORT_M
block|,
literal|1
block|,
block|{
name|Ra
block|,
name|ATPAR
block|,
name|Rb
block|,
name|PLUS
block|,
name|Rc
block|}
block|}
block|,
comment|/* Ra,@(Rb+,Rc) */
block|{
name|SHORT_M
block|,
literal|2
block|,
block|{
name|Ra
block|,
name|ATPAR
block|,
name|Rb
block|,
name|IMM6
block|}
block|}
block|,
comment|/* Ra,@(Rb,imm6) */
block|{
name|SHORT_M
block|,
literal|3
block|,
block|{
name|Ra
block|,
name|ATPAR
block|,
name|Rb
block|,
name|MINUS
block|,
name|Rc
block|}
block|}
block|,
comment|/* Ra,@(Rb-,Rc) */
block|{
name|SHORT_M2
block|,
literal|0
block|,
block|{
name|Ra2
block|,
name|ATPAR
block|,
name|Rb
block|,
name|Rc
block|}
block|}
block|,
comment|/* Ra,@(Rb,Rc) */
block|{
name|SHORT_M2
block|,
literal|1
block|,
block|{
name|Ra2
block|,
name|ATPAR
block|,
name|Rb
block|,
name|PLUS
block|,
name|Rc
block|}
block|}
block|,
comment|/* Ra,@(Rb+,Rc) */
block|{
name|SHORT_M2
block|,
literal|2
block|,
block|{
name|Ra2
block|,
name|ATPAR
block|,
name|Rb
block|,
name|IMM6
block|}
block|}
block|,
comment|/* Ra,@(Rb,imm6) */
block|{
name|SHORT_M2
block|,
literal|3
block|,
block|{
name|Ra2
block|,
name|ATPAR
block|,
name|Rb
block|,
name|MINUS
block|,
name|Rc
block|}
block|}
block|,
comment|/* Ra,@(Rb-,Rc) */
block|{
name|SHORT_A
block|,
literal|0
block|,
block|{
name|Ra
block|,
name|Rb
block|,
name|Rc
block|}
block|}
block|,
comment|/* Ra,Rb,Rc */
block|{
name|SHORT_A
block|,
literal|2
block|,
block|{
name|Ra
block|,
name|Rb
block|,
name|IMM6
block|}
block|}
block|,
comment|/* Ra,Rb,imm6 */
block|{
name|SHORT_B1
block|,
literal|0
block|,
block|{
name|Rc
block|}
block|}
block|,
comment|/* Rc */
block|{
name|SHORT_B2
block|,
literal|2
block|,
block|{
name|IMM18S3
block|}
block|}
block|,
comment|/* imm18 */
block|{
name|SHORT_B2r
block|,
literal|2
block|,
block|{
name|REL18S3
block|}
block|}
block|,
comment|/* rel18 */
block|{
name|SHORT_B3
block|,
literal|0
block|,
block|{
name|Ra3
block|,
name|Rc
block|}
block|}
block|,
comment|/* Ra,Rc */
block|{
name|SHORT_B3
block|,
literal|2
block|,
block|{
name|Ra3
block|,
name|IMM12S3
block|}
block|}
block|,
comment|/* Ra,imm12 */
block|{
name|SHORT_B3r
block|,
literal|0
block|,
block|{
name|Ra3
block|,
name|Rc
block|}
block|}
block|,
comment|/* Ra,Rc */
block|{
name|SHORT_B3r
block|,
literal|2
block|,
block|{
name|Ra3
block|,
name|REL12S3
block|}
block|}
block|,
comment|/* Ra,rel12 */
block|{
name|SHORT_B3b
block|,
literal|1
block|,
block|{
name|Ra3
block|,
name|Rc
block|}
block|}
block|,
comment|/* Ra,Rc */
block|{
name|SHORT_B3b
block|,
literal|3
block|,
block|{
name|Ra3
block|,
name|IMM12S3
block|}
block|}
block|,
comment|/* Ra,imm12 */
block|{
name|SHORT_B3br
block|,
literal|1
block|,
block|{
name|Ra3
block|,
name|Rc
block|}
block|}
block|,
comment|/* Ra,Rc */
block|{
name|SHORT_B3br
block|,
literal|3
block|,
block|{
name|Ra3
block|,
name|REL12S3
block|}
block|}
block|,
comment|/* Ra,rel12 */
block|{
name|SHORT_D1r
block|,
literal|0
block|,
block|{
name|Ra
block|,
name|Rc
block|}
block|}
block|,
comment|/* Ra,Rc */
block|{
name|SHORT_D1r
block|,
literal|2
block|,
block|{
name|Ra
block|,
name|REL12S3
block|}
block|}
block|,
comment|/* Ra,rel12s3 */
block|{
name|SHORT_D2
block|,
literal|0
block|,
block|{
name|REL6S3
block|,
name|Rc
block|}
block|}
block|,
comment|/* rel6s3,Rc */
block|{
name|SHORT_D2
block|,
literal|2
block|,
block|{
name|REL6S3
block|,
name|IMM12S3
block|}
block|}
block|,
comment|/* rel6s3,imm12s3 */
block|{
name|SHORT_D2r
block|,
literal|0
block|,
block|{
name|REL6S3
block|,
name|Rc
block|}
block|}
block|,
comment|/* rel6s3,Rc */
block|{
name|SHORT_D2r
block|,
literal|2
block|,
block|{
name|REL6S3
block|,
name|REL12S3
block|}
block|}
block|,
comment|/* rel6s3,rel12s3 */
block|{
name|SHORT_D2Br
block|,
literal|0
block|,
block|{
name|IMM6U
block|,
name|Rc
block|}
block|}
block|,
comment|/* imm6u,Rc */
block|{
name|SHORT_D2Br
block|,
literal|2
block|,
block|{
name|IMM6U
block|,
name|REL12S3
block|}
block|}
block|,
comment|/* imm6u,rel12s3 */
block|{
name|SHORT_U
block|,
literal|0
block|,
block|{
name|Ra
block|,
name|Rb
block|}
block|}
block|,
comment|/* Ra,Rb */
block|{
name|SHORT_F
block|,
literal|0
block|,
block|{
name|Fa
block|,
name|Fb
block|,
name|Fc
block|}
block|}
block|,
comment|/* Fa,Fb,Fc  (orfg, xorfg) */
block|{
name|SHORT_F
block|,
literal|2
block|,
block|{
name|Fa
block|,
name|Fb
block|,
name|IMM6
block|}
block|}
block|,
comment|/* Fa,Fb,imm6 */
block|{
name|SHORT_AF
block|,
literal|0
block|,
block|{
name|Fa
block|,
name|Rb
block|,
name|Rc
block|}
block|}
block|,
comment|/* Fa,Rb,Rc */
block|{
name|SHORT_AF
block|,
literal|2
block|,
block|{
name|Fa
block|,
name|Rb
block|,
name|IMM6
block|}
block|}
block|,
comment|/* Fa,Rb,imm6 */
block|{
name|SHORT_T
block|,
literal|2
block|,
block|{
name|IMM5
block|}
block|}
block|,
comment|/* imm5s3   (trap) */
block|{
name|SHORT_A5
block|,
literal|0
block|,
block|{
name|Ra
block|,
name|Rb
block|,
name|Rc
block|}
block|}
block|,
comment|/* Ra,Rb,Rc */
block|{
name|SHORT_A5
block|,
literal|2
block|,
block|{
name|Ra
block|,
name|Rb
block|,
name|IMM5
block|}
block|}
block|,
comment|/* Ra,Rb,imm5    (sat*) */
block|{
name|SHORT_CMP
block|,
literal|0
block|,
block|{
name|CC
block|,
name|Fa2
block|,
name|Rb
block|,
name|Rc
block|}
block|}
block|,
comment|/* CC  Fa2,Rb,Rc */
block|{
name|SHORT_CMP
block|,
literal|2
block|,
block|{
name|CC
block|,
name|Fa2
block|,
name|Rb
block|,
name|IMM6
block|}
block|}
block|,
comment|/* CC  Fa2,Rb,imm6 */
block|{
name|SHORT_CMPU
block|,
literal|0
block|,
block|{
name|CC
block|,
name|Fa2
block|,
name|Rb
block|,
name|Rc
block|}
block|}
block|,
comment|/* CC  Fa2,Rb,Rc */
block|{
name|SHORT_CMPU
block|,
literal|2
block|,
block|{
name|CC
block|,
name|Fa2
block|,
name|Rb
block|,
name|IMM6U2
block|}
block|}
block|,
comment|/* CC  Fa2,Rb,imm6 */
block|{
name|SHORT_A1
block|,
literal|1
block|,
block|{
name|Ra
block|,
name|Rb
block|,
name|Rc
block|}
block|}
block|,
comment|/* Ra,Rb,Rc for MAC where a=1 */
block|{
name|SHORT_A1
block|,
literal|3
block|,
block|{
name|Ra
block|,
name|Rb
block|,
name|IMM6
block|}
block|}
block|,
comment|/* Ra,Rb,imm6 for MAC where a=1 */
block|{
name|SHORT_AA
block|,
literal|0
block|,
block|{
name|Aa
block|,
name|Rb
block|,
name|Rc
block|}
block|}
block|,
comment|/* Aa,Rb,Rc */
block|{
name|SHORT_AA
block|,
literal|2
block|,
block|{
name|Aa
block|,
name|Rb
block|,
name|IMM6
block|}
block|}
block|,
comment|/* Aa,Rb,imm6 */
block|{
name|SHORT_RA
block|,
literal|0
block|,
block|{
name|Ra
block|,
name|Ab
block|,
name|Rc
block|}
block|}
block|,
comment|/* Ra,Ab,Rc */
block|{
name|SHORT_RA
block|,
literal|2
block|,
block|{
name|Ra
block|,
name|Ab
block|,
name|IMM6U2
block|}
block|}
block|,
comment|/* Ra,Ab,imm6u */
block|{
name|SHORT_MODINC
block|,
literal|1
block|,
block|{
name|Rb2
block|,
name|IMM5
block|}
block|}
block|,
comment|/* Rb2,imm5 (modinc) */
block|{
name|SHORT_MODDEC
block|,
literal|3
block|,
block|{
name|Rb2
block|,
name|IMM5
block|}
block|}
block|,
comment|/* Rb2,imm5 (moddec) */
block|{
name|SHORT_C1
block|,
literal|0
block|,
block|{
name|Ra
block|,
name|Cb
block|,
name|Fake
block|}
block|}
block|,
comment|/* Ra,Cb (mvfsys) */
block|{
name|SHORT_C2
block|,
literal|0
block|,
block|{
name|Ca
block|,
name|Rb
block|,
name|Fake
block|}
block|}
block|,
comment|/* Ca,Rb (mvtsys) */
block|{
name|SHORT_UF
block|,
literal|0
block|,
block|{
name|Fa
block|,
name|Fb
block|}
block|}
block|,
comment|/* Fa,Fb  (notfg) */
block|{
name|SHORT_A2
block|,
literal|0
block|,
block|{
name|Ra2
block|,
name|Rb
block|,
name|Rc
block|}
block|}
block|,
comment|/* Ra2,Rb,Rc */
block|{
name|SHORT_A2
block|,
literal|2
block|,
block|{
name|Ra2
block|,
name|Rb
block|,
name|IMM6
block|}
block|}
block|,
comment|/* Ra2,Rb,imm6 */
block|{
name|SHORT_NONE
block|,
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
comment|/* no operands (nop, reit) */
block|{
name|SHORT_AR
block|,
literal|0
block|,
block|{
name|Aa
block|,
name|Rb
block|,
name|Rc
block|}
block|}
block|,
comment|/* Aa,Rb,Rc */
block|{
name|LONG
block|,
literal|2
block|,
block|{
name|Ra
block|,
name|Rb
block|,
name|IMM32
block|}
block|}
block|,
comment|/* Ra,Rb,imm32 */
block|{
name|LONG_U
block|,
literal|2
block|,
block|{
name|IMM32
block|}
block|}
block|,
comment|/* imm32 */
block|{
name|LONG_Ur
block|,
literal|2
block|,
block|{
name|REL32
block|}
block|}
block|,
comment|/* rel32 */
block|{
name|LONG_CMP
block|,
literal|2
block|,
block|{
name|CC
block|,
name|Fa2
block|,
name|Rb
block|,
name|IMM32
block|}
block|}
block|,
comment|/* CC  Fa2,Rb,imm32 */
block|{
name|LONG_M
block|,
literal|2
block|,
block|{
name|Ra
block|,
name|ATPAR
block|,
name|Rb
block|,
name|IMM32
block|}
block|}
block|,
comment|/* Ra,@(Rb,imm32) */
block|{
name|LONG_M2
block|,
literal|2
block|,
block|{
name|Ra2
block|,
name|ATPAR
block|,
name|Rb
block|,
name|IMM32
block|}
block|}
block|,
comment|/* Ra,@(Rb,imm32) */
block|{
name|LONG_2
block|,
literal|2
block|,
block|{
name|Ra3
block|,
name|IMM32
block|}
block|}
block|,
comment|/* Ra,imm32 */
block|{
name|LONG_2r
block|,
literal|2
block|,
block|{
name|Ra3
block|,
name|REL32
block|}
block|}
block|,
comment|/* Ra,rel32 */
block|{
name|LONG_2b
block|,
literal|3
block|,
block|{
name|Ra3
block|,
name|IMM32
block|}
block|}
block|,
comment|/* Ra,imm32 */
block|{
name|LONG_2br
block|,
literal|3
block|,
block|{
name|Ra3
block|,
name|REL32
block|}
block|}
block|,
comment|/* Ra,rel32 */
block|{
name|LONG_D
block|,
literal|2
block|,
block|{
name|REL6S3
block|,
name|IMM32
block|}
block|}
block|,
comment|/* rel6s3,imm32 */
block|{
name|LONG_Dr
block|,
literal|2
block|,
block|{
name|REL6S3
block|,
name|REL32
block|}
block|}
block|,
comment|/* rel6s3,rel32 */
block|{
name|LONG_Dbr
block|,
literal|2
block|,
block|{
name|IMM6U
block|,
name|REL32
block|}
block|}
block|,
comment|/* imm6,rel32 */
block|{
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|}
block|}
block|, }
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|const
name|char
modifier|*
name|d30v_ecc_names
index|[]
init|=
block|{
literal|"al"
block|,
literal|"tx"
block|,
literal|"fx"
block|,
literal|"xt"
block|,
literal|"xf"
block|,
literal|"tt"
block|,
literal|"tf"
block|,
literal|"res"
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|const
name|char
modifier|*
name|d30v_cc_names
index|[]
init|=
block|{
literal|"eq"
block|,
literal|"ne"
block|,
literal|"gt"
block|,
literal|"ge"
block|,
literal|"lt"
block|,
literal|"le"
block|,
literal|"ps"
block|,
literal|"ng"
block|,
name|NULL
block|}
decl_stmt|;
end_decl_stmt

end_unit

