Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Jun  3 18:56:24 2022
| Host         : DESKTOP-D4Q528Q running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file HDMI_TOP_timing_summary_routed.rpt -pb HDMI_TOP_timing_summary_routed.pb -rpx HDMI_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : HDMI_TOP
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -10.359     -580.062                     66                  190        0.078        0.000                      0                  190        0.538        0.000                       0                   149  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock         Waveform(ns)         Period(ns)      Frequency(MHz)
-----         ------------         ----------      --------------
sys_clk_pin   {0.000 5.000}        10.000          100.000         
  clk_1x_pre  {0.000 6.734}        13.468          74.250          
  clk_5x_pre  {0.000 1.347}        2.694           371.250         
  clk_fb      {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                     3.000        0.000                       0                    26  
  clk_1x_pre        4.790        0.000                      0                  166        0.122        0.000                      0                  166        6.234        0.000                       0                   111  
  clk_5x_pre                                                                                                                                                    0.538        0.000                       0                    10  
  clk_fb                                                                                                                                                       48.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_1x_pre    sys_clk_pin        -9.061     -212.124                     24                   24        0.716        0.000                      0                   24  
sys_clk_pin   clk_1x_pre        -10.359     -367.938                     42                   42        0.078        0.000                      0                   42  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   CLK_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  display_clocks_inst/MMCME2_BASE_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X107Y127   blue_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X109Y127   blue_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X109Y127   blue_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X108Y128   blue_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X108Y128   blue_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X108Y129   blue_reg[5]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X108Y128   blue_reg[6]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X106Y129   blue_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  display_clocks_inst/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  display_clocks_inst/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  display_clocks_inst/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X112Y128   green_reg[6]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X112Y127   green_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X112Y127   green_reg[5]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X108Y129   blue_reg[5]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X106Y129   blue_reg[7]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X108Y129   blue_reg[5]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X106Y129   blue_reg[7]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X112Y127   green_reg[1]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  display_clocks_inst/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  display_clocks_inst/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X107Y127   blue_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X109Y127   blue_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X109Y127   blue_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X108Y128   blue_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X108Y128   blue_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X108Y129   blue_reg[5]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X108Y129   blue_reg[5]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X108Y128   blue_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_1x_pre
  To Clock:  clk_1x_pre

Setup :            0  Failing Endpoints,  Worst Slack        4.790ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.234ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.790ns  (required time - arrival time)
  Source:                 display_timings_inst/o_sy_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            dvi_out/encode_ch2/bias_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        8.022ns  (logic 1.430ns (17.826%)  route 6.592ns (82.174%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.126ns = ( 22.594 - 13.468 ) 
    Source Clock Delay      (SCD):    9.999ns
    Clock Pessimism Removal (CPR):    0.814ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.806     5.880    display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.968 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.889     7.857    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.958 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=109, routed)         2.041     9.999    display_timings_inst/CLK
    SLICE_X108Y127       FDRE                                         r  display_timings_inst/o_sy_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y127       FDRE (Prop_fdre_C_Q)         0.518    10.517 f  display_timings_inst/o_sy_reg[2]/Q
                         net (fo=19, routed)          1.812    12.329    display_timings_inst/sy[2]
    SLICE_X105Y120       LUT2 (Prop_lut2_I1_O)        0.124    12.453 r  display_timings_inst/o_de0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.453    display_timings_inst/o_de0_carry_i_7_n_0
    SLICE_X105Y120       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.003 r  display_timings_inst/o_de0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.003    display_timings_inst/o_de0_carry_n_0
    SLICE_X105Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.117 f  display_timings_inst/o_de0_carry__0/CO[3]
                         net (fo=24, routed)          3.000    16.117    display_timings_inst/CO[0]
    SLICE_X104Y126       LUT3 (Prop_lut3_I2_O)        0.124    16.241 r  display_timings_inst/bias[4]_i_1/O
                         net (fo=12, routed)          1.780    18.021    dvi_out/encode_ch2/SR[0]
    SLICE_X106Y118       FDRE                                         r  dvi_out/encode_ch2/bias_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.848 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    17.142    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.233 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.612    18.845    display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.928 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.725    20.653    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.744 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=109, routed)         1.850    22.594    dvi_out/encode_ch2/CLK
    SLICE_X106Y118       FDRE                                         r  dvi_out/encode_ch2/bias_reg[1]/C
                         clock pessimism              0.814    23.408    
                         clock uncertainty           -0.168    23.239    
    SLICE_X106Y118       FDRE (Setup_fdre_C_R)       -0.429    22.810    dvi_out/encode_ch2/bias_reg[1]
  -------------------------------------------------------------------
                         required time                         22.810    
                         arrival time                         -18.021    
  -------------------------------------------------------------------
                         slack                                  4.790    

Slack (MET) :             5.003ns  (required time - arrival time)
  Source:                 display_timings_inst/o_sy_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            dvi_out/encode_ch1/bias_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        7.850ns  (logic 1.430ns (18.217%)  route 6.420ns (81.783%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.126ns = ( 22.594 - 13.468 ) 
    Source Clock Delay      (SCD):    9.999ns
    Clock Pessimism Removal (CPR):    0.855ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.806     5.880    display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.968 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.889     7.857    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.958 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=109, routed)         2.041     9.999    display_timings_inst/CLK
    SLICE_X108Y127       FDRE                                         r  display_timings_inst/o_sy_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y127       FDRE (Prop_fdre_C_Q)         0.518    10.517 f  display_timings_inst/o_sy_reg[2]/Q
                         net (fo=19, routed)          1.812    12.329    display_timings_inst/sy[2]
    SLICE_X105Y120       LUT2 (Prop_lut2_I1_O)        0.124    12.453 r  display_timings_inst/o_de0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.453    display_timings_inst/o_de0_carry_i_7_n_0
    SLICE_X105Y120       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.003 r  display_timings_inst/o_de0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.003    display_timings_inst/o_de0_carry_n_0
    SLICE_X105Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.117 f  display_timings_inst/o_de0_carry__0/CO[3]
                         net (fo=24, routed)          3.000    16.117    display_timings_inst/CO[0]
    SLICE_X104Y126       LUT3 (Prop_lut3_I2_O)        0.124    16.241 r  display_timings_inst/bias[4]_i_1/O
                         net (fo=12, routed)          1.608    17.849    dvi_out/encode_ch1/SR[0]
    SLICE_X109Y131       FDRE                                         r  dvi_out/encode_ch1/bias_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.848 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    17.142    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.233 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.612    18.845    display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.928 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.725    20.653    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.744 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=109, routed)         1.850    22.594    dvi_out/encode_ch1/CLK
    SLICE_X109Y131       FDRE                                         r  dvi_out/encode_ch1/bias_reg[3]/C
                         clock pessimism              0.855    23.449    
                         clock uncertainty           -0.168    23.280    
    SLICE_X109Y131       FDRE (Setup_fdre_C_R)       -0.429    22.851    dvi_out/encode_ch1/bias_reg[3]
  -------------------------------------------------------------------
                         required time                         22.851    
                         arrival time                         -17.849    
  -------------------------------------------------------------------
                         slack                                  5.003    

Slack (MET) :             5.041ns  (required time - arrival time)
  Source:                 display_timings_inst/o_sy_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            dvi_out/encode_ch1/bias_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        7.716ns  (logic 1.430ns (18.534%)  route 6.286ns (81.466%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.125ns = ( 22.593 - 13.468 ) 
    Source Clock Delay      (SCD):    9.999ns
    Clock Pessimism Removal (CPR):    0.855ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.806     5.880    display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.968 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.889     7.857    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.958 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=109, routed)         2.041     9.999    display_timings_inst/CLK
    SLICE_X108Y127       FDRE                                         r  display_timings_inst/o_sy_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y127       FDRE (Prop_fdre_C_Q)         0.518    10.517 f  display_timings_inst/o_sy_reg[2]/Q
                         net (fo=19, routed)          1.812    12.329    display_timings_inst/sy[2]
    SLICE_X105Y120       LUT2 (Prop_lut2_I1_O)        0.124    12.453 r  display_timings_inst/o_de0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.453    display_timings_inst/o_de0_carry_i_7_n_0
    SLICE_X105Y120       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.003 r  display_timings_inst/o_de0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.003    display_timings_inst/o_de0_carry_n_0
    SLICE_X105Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.117 f  display_timings_inst/o_de0_carry__0/CO[3]
                         net (fo=24, routed)          3.000    16.117    display_timings_inst/CO[0]
    SLICE_X104Y126       LUT3 (Prop_lut3_I2_O)        0.124    16.241 r  display_timings_inst/bias[4]_i_1/O
                         net (fo=12, routed)          1.473    17.714    dvi_out/encode_ch1/SR[0]
    SLICE_X108Y130       FDRE                                         r  dvi_out/encode_ch1/bias_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.848 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    17.142    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.233 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.612    18.845    display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.928 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.725    20.653    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.744 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=109, routed)         1.849    22.593    dvi_out/encode_ch1/CLK
    SLICE_X108Y130       FDRE                                         r  dvi_out/encode_ch1/bias_reg[1]/C
                         clock pessimism              0.855    23.448    
                         clock uncertainty           -0.168    23.279    
    SLICE_X108Y130       FDRE (Setup_fdre_C_R)       -0.524    22.755    dvi_out/encode_ch1/bias_reg[1]
  -------------------------------------------------------------------
                         required time                         22.755    
                         arrival time                         -17.714    
  -------------------------------------------------------------------
                         slack                                  5.041    

Slack (MET) :             5.054ns  (required time - arrival time)
  Source:                 display_timings_inst/o_sy_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            dvi_out/encode_ch2/bias_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        7.592ns  (logic 1.430ns (18.837%)  route 6.162ns (81.163%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.055ns = ( 22.523 - 13.468 ) 
    Source Clock Delay      (SCD):    9.999ns
    Clock Pessimism Removal (CPR):    0.814ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.806     5.880    display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.968 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.889     7.857    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.958 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=109, routed)         2.041     9.999    display_timings_inst/CLK
    SLICE_X108Y127       FDRE                                         r  display_timings_inst/o_sy_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y127       FDRE (Prop_fdre_C_Q)         0.518    10.517 f  display_timings_inst/o_sy_reg[2]/Q
                         net (fo=19, routed)          1.812    12.329    display_timings_inst/sy[2]
    SLICE_X105Y120       LUT2 (Prop_lut2_I1_O)        0.124    12.453 r  display_timings_inst/o_de0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.453    display_timings_inst/o_de0_carry_i_7_n_0
    SLICE_X105Y120       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.003 r  display_timings_inst/o_de0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.003    display_timings_inst/o_de0_carry_n_0
    SLICE_X105Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.117 f  display_timings_inst/o_de0_carry__0/CO[3]
                         net (fo=24, routed)          3.000    16.117    display_timings_inst/CO[0]
    SLICE_X104Y126       LUT3 (Prop_lut3_I2_O)        0.124    16.241 r  display_timings_inst/bias[4]_i_1/O
                         net (fo=12, routed)          1.349    17.590    dvi_out/encode_ch2/SR[0]
    SLICE_X104Y116       FDRE                                         r  dvi_out/encode_ch2/bias_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.848 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    17.142    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.233 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.612    18.845    display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.928 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.725    20.653    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.744 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=109, routed)         1.779    22.523    dvi_out/encode_ch2/CLK
    SLICE_X104Y116       FDRE                                         r  dvi_out/encode_ch2/bias_reg[2]/C
                         clock pessimism              0.814    23.337    
                         clock uncertainty           -0.168    23.168    
    SLICE_X104Y116       FDRE (Setup_fdre_C_R)       -0.524    22.644    dvi_out/encode_ch2/bias_reg[2]
  -------------------------------------------------------------------
                         required time                         22.644    
                         arrival time                         -17.590    
  -------------------------------------------------------------------
                         slack                                  5.054    

Slack (MET) :             5.183ns  (required time - arrival time)
  Source:                 display_timings_inst/o_sy_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            dvi_out/encode_ch2/bias_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        7.462ns  (logic 1.430ns (19.165%)  route 6.032ns (80.835%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.054ns = ( 22.522 - 13.468 ) 
    Source Clock Delay      (SCD):    9.999ns
    Clock Pessimism Removal (CPR):    0.814ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.806     5.880    display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.968 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.889     7.857    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.958 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=109, routed)         2.041     9.999    display_timings_inst/CLK
    SLICE_X108Y127       FDRE                                         r  display_timings_inst/o_sy_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y127       FDRE (Prop_fdre_C_Q)         0.518    10.517 f  display_timings_inst/o_sy_reg[2]/Q
                         net (fo=19, routed)          1.812    12.329    display_timings_inst/sy[2]
    SLICE_X105Y120       LUT2 (Prop_lut2_I1_O)        0.124    12.453 r  display_timings_inst/o_de0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.453    display_timings_inst/o_de0_carry_i_7_n_0
    SLICE_X105Y120       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.003 r  display_timings_inst/o_de0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.003    display_timings_inst/o_de0_carry_n_0
    SLICE_X105Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.117 f  display_timings_inst/o_de0_carry__0/CO[3]
                         net (fo=24, routed)          3.000    16.117    display_timings_inst/CO[0]
    SLICE_X104Y126       LUT3 (Prop_lut3_I2_O)        0.124    16.241 r  display_timings_inst/bias[4]_i_1/O
                         net (fo=12, routed)          1.219    17.460    dvi_out/encode_ch2/SR[0]
    SLICE_X104Y117       FDRE                                         r  dvi_out/encode_ch2/bias_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.848 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    17.142    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.233 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.612    18.845    display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.928 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.725    20.653    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.744 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=109, routed)         1.778    22.522    dvi_out/encode_ch2/CLK
    SLICE_X104Y117       FDRE                                         r  dvi_out/encode_ch2/bias_reg[4]/C
                         clock pessimism              0.814    23.336    
                         clock uncertainty           -0.168    23.167    
    SLICE_X104Y117       FDRE (Setup_fdre_C_R)       -0.524    22.643    dvi_out/encode_ch2/bias_reg[4]
  -------------------------------------------------------------------
                         required time                         22.643    
                         arrival time                         -17.460    
  -------------------------------------------------------------------
                         slack                                  5.183    

Slack (MET) :             5.232ns  (required time - arrival time)
  Source:                 display_timings_inst/o_sy_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            dvi_out/encode_ch0/bias_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        7.504ns  (logic 1.430ns (19.057%)  route 6.074ns (80.943%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.050ns = ( 22.518 - 13.468 ) 
    Source Clock Delay      (SCD):    9.999ns
    Clock Pessimism Removal (CPR):    0.814ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.806     5.880    display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.968 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.889     7.857    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.958 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=109, routed)         2.041     9.999    display_timings_inst/CLK
    SLICE_X108Y127       FDRE                                         r  display_timings_inst/o_sy_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y127       FDRE (Prop_fdre_C_Q)         0.518    10.517 f  display_timings_inst/o_sy_reg[2]/Q
                         net (fo=19, routed)          1.812    12.329    display_timings_inst/sy[2]
    SLICE_X105Y120       LUT2 (Prop_lut2_I1_O)        0.124    12.453 r  display_timings_inst/o_de0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.453    display_timings_inst/o_de0_carry_i_7_n_0
    SLICE_X105Y120       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.003 r  display_timings_inst/o_de0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.003    display_timings_inst/o_de0_carry_n_0
    SLICE_X105Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.117 f  display_timings_inst/o_de0_carry__0/CO[3]
                         net (fo=24, routed)          3.000    16.117    display_timings_inst/CO[0]
    SLICE_X104Y126       LUT3 (Prop_lut3_I2_O)        0.124    16.241 r  display_timings_inst/bias[4]_i_1/O
                         net (fo=12, routed)          1.262    17.503    dvi_out/encode_ch0/SR[0]
    SLICE_X101Y129       FDRE                                         r  dvi_out/encode_ch0/bias_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.848 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    17.142    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.233 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.612    18.845    display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.928 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.725    20.653    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.744 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=109, routed)         1.774    22.518    dvi_out/encode_ch0/CLK
    SLICE_X101Y129       FDRE                                         r  dvi_out/encode_ch0/bias_reg[2]/C
                         clock pessimism              0.814    23.332    
                         clock uncertainty           -0.168    23.163    
    SLICE_X101Y129       FDRE (Setup_fdre_C_R)       -0.429    22.734    dvi_out/encode_ch0/bias_reg[2]
  -------------------------------------------------------------------
                         required time                         22.734    
                         arrival time                         -17.503    
  -------------------------------------------------------------------
                         slack                                  5.232    

Slack (MET) :             5.269ns  (required time - arrival time)
  Source:                 display_timings_inst/o_sy_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            dvi_out/encode_ch1/bias_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        7.586ns  (logic 1.430ns (18.851%)  route 6.156ns (81.149%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.128ns = ( 22.596 - 13.468 ) 
    Source Clock Delay      (SCD):    9.999ns
    Clock Pessimism Removal (CPR):    0.855ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.806     5.880    display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.968 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.889     7.857    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.958 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=109, routed)         2.041     9.999    display_timings_inst/CLK
    SLICE_X108Y127       FDRE                                         r  display_timings_inst/o_sy_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y127       FDRE (Prop_fdre_C_Q)         0.518    10.517 f  display_timings_inst/o_sy_reg[2]/Q
                         net (fo=19, routed)          1.812    12.329    display_timings_inst/sy[2]
    SLICE_X105Y120       LUT2 (Prop_lut2_I1_O)        0.124    12.453 r  display_timings_inst/o_de0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.453    display_timings_inst/o_de0_carry_i_7_n_0
    SLICE_X105Y120       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.003 r  display_timings_inst/o_de0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.003    display_timings_inst/o_de0_carry_n_0
    SLICE_X105Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.117 f  display_timings_inst/o_de0_carry__0/CO[3]
                         net (fo=24, routed)          3.000    16.117    display_timings_inst/CO[0]
    SLICE_X104Y126       LUT3 (Prop_lut3_I2_O)        0.124    16.241 r  display_timings_inst/bias[4]_i_1/O
                         net (fo=12, routed)          1.344    17.584    dvi_out/encode_ch1/SR[0]
    SLICE_X107Y132       FDRE                                         r  dvi_out/encode_ch1/bias_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.848 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    17.142    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.233 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.612    18.845    display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.928 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.725    20.653    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.744 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=109, routed)         1.852    22.596    dvi_out/encode_ch1/CLK
    SLICE_X107Y132       FDRE                                         r  dvi_out/encode_ch1/bias_reg[4]/C
                         clock pessimism              0.855    23.451    
                         clock uncertainty           -0.168    23.282    
    SLICE_X107Y132       FDRE (Setup_fdre_C_R)       -0.429    22.853    dvi_out/encode_ch1/bias_reg[4]
  -------------------------------------------------------------------
                         required time                         22.853    
                         arrival time                         -17.584    
  -------------------------------------------------------------------
                         slack                                  5.269    

Slack (MET) :             5.442ns  (required time - arrival time)
  Source:                 display_timings_inst/o_sy_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            dvi_out/encode_ch1/bias_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        7.413ns  (logic 1.430ns (19.291%)  route 5.983ns (80.709%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.128ns = ( 22.596 - 13.468 ) 
    Source Clock Delay      (SCD):    9.999ns
    Clock Pessimism Removal (CPR):    0.855ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.806     5.880    display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.968 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.889     7.857    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.958 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=109, routed)         2.041     9.999    display_timings_inst/CLK
    SLICE_X108Y127       FDRE                                         r  display_timings_inst/o_sy_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y127       FDRE (Prop_fdre_C_Q)         0.518    10.517 f  display_timings_inst/o_sy_reg[2]/Q
                         net (fo=19, routed)          1.812    12.329    display_timings_inst/sy[2]
    SLICE_X105Y120       LUT2 (Prop_lut2_I1_O)        0.124    12.453 r  display_timings_inst/o_de0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.453    display_timings_inst/o_de0_carry_i_7_n_0
    SLICE_X105Y120       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.003 r  display_timings_inst/o_de0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.003    display_timings_inst/o_de0_carry_n_0
    SLICE_X105Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.117 f  display_timings_inst/o_de0_carry__0/CO[3]
                         net (fo=24, routed)          3.000    16.117    display_timings_inst/CO[0]
    SLICE_X104Y126       LUT3 (Prop_lut3_I2_O)        0.124    16.241 r  display_timings_inst/bias[4]_i_1/O
                         net (fo=12, routed)          1.171    17.411    dvi_out/encode_ch1/SR[0]
    SLICE_X109Y132       FDRE                                         r  dvi_out/encode_ch1/bias_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.848 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    17.142    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.233 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.612    18.845    display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.928 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.725    20.653    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.744 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=109, routed)         1.852    22.596    dvi_out/encode_ch1/CLK
    SLICE_X109Y132       FDRE                                         r  dvi_out/encode_ch1/bias_reg[2]/C
                         clock pessimism              0.855    23.451    
                         clock uncertainty           -0.168    23.282    
    SLICE_X109Y132       FDRE (Setup_fdre_C_R)       -0.429    22.853    dvi_out/encode_ch1/bias_reg[2]
  -------------------------------------------------------------------
                         required time                         22.853    
                         arrival time                         -17.411    
  -------------------------------------------------------------------
                         slack                                  5.442    

Slack (MET) :             5.460ns  (required time - arrival time)
  Source:                 display_timings_inst/o_sy_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            dvi_out/encode_ch2/bias_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        7.278ns  (logic 1.430ns (19.649%)  route 5.848ns (80.351%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.052ns = ( 22.520 - 13.468 ) 
    Source Clock Delay      (SCD):    9.999ns
    Clock Pessimism Removal (CPR):    0.814ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.806     5.880    display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.968 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.889     7.857    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.958 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=109, routed)         2.041     9.999    display_timings_inst/CLK
    SLICE_X108Y127       FDRE                                         r  display_timings_inst/o_sy_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y127       FDRE (Prop_fdre_C_Q)         0.518    10.517 f  display_timings_inst/o_sy_reg[2]/Q
                         net (fo=19, routed)          1.812    12.329    display_timings_inst/sy[2]
    SLICE_X105Y120       LUT2 (Prop_lut2_I1_O)        0.124    12.453 r  display_timings_inst/o_de0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.453    display_timings_inst/o_de0_carry_i_7_n_0
    SLICE_X105Y120       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.003 r  display_timings_inst/o_de0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.003    display_timings_inst/o_de0_carry_n_0
    SLICE_X105Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.117 f  display_timings_inst/o_de0_carry__0/CO[3]
                         net (fo=24, routed)          3.000    16.117    display_timings_inst/CO[0]
    SLICE_X104Y126       LUT3 (Prop_lut3_I2_O)        0.124    16.241 r  display_timings_inst/bias[4]_i_1/O
                         net (fo=12, routed)          1.036    17.276    dvi_out/encode_ch2/SR[0]
    SLICE_X103Y118       FDRE                                         r  dvi_out/encode_ch2/bias_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.848 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    17.142    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.233 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.612    18.845    display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.928 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.725    20.653    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.744 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=109, routed)         1.776    22.520    dvi_out/encode_ch2/CLK
    SLICE_X103Y118       FDRE                                         r  dvi_out/encode_ch2/bias_reg[3]/C
                         clock pessimism              0.814    23.334    
                         clock uncertainty           -0.168    23.165    
    SLICE_X103Y118       FDRE (Setup_fdre_C_R)       -0.429    22.736    dvi_out/encode_ch2/bias_reg[3]
  -------------------------------------------------------------------
                         required time                         22.736    
                         arrival time                         -17.276    
  -------------------------------------------------------------------
                         slack                                  5.460    

Slack (MET) :             5.590ns  (required time - arrival time)
  Source:                 display_timings_inst/o_sy_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            dvi_out/encode_ch0/bias_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        7.145ns  (logic 1.430ns (20.013%)  route 5.715ns (79.987%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.049ns = ( 22.517 - 13.468 ) 
    Source Clock Delay      (SCD):    9.999ns
    Clock Pessimism Removal (CPR):    0.814ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.806     5.880    display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.968 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.889     7.857    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.958 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=109, routed)         2.041     9.999    display_timings_inst/CLK
    SLICE_X108Y127       FDRE                                         r  display_timings_inst/o_sy_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y127       FDRE (Prop_fdre_C_Q)         0.518    10.517 f  display_timings_inst/o_sy_reg[2]/Q
                         net (fo=19, routed)          1.812    12.329    display_timings_inst/sy[2]
    SLICE_X105Y120       LUT2 (Prop_lut2_I1_O)        0.124    12.453 r  display_timings_inst/o_de0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.453    display_timings_inst/o_de0_carry_i_7_n_0
    SLICE_X105Y120       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.003 r  display_timings_inst/o_de0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.003    display_timings_inst/o_de0_carry_n_0
    SLICE_X105Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.117 f  display_timings_inst/o_de0_carry__0/CO[3]
                         net (fo=24, routed)          3.000    16.117    display_timings_inst/CO[0]
    SLICE_X104Y126       LUT3 (Prop_lut3_I2_O)        0.124    16.241 r  display_timings_inst/bias[4]_i_1/O
                         net (fo=12, routed)          0.903    17.144    dvi_out/encode_ch0/SR[0]
    SLICE_X101Y128       FDRE                                         r  dvi_out/encode_ch0/bias_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.848 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    17.142    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.233 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.612    18.845    display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.928 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.725    20.653    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.744 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=109, routed)         1.773    22.517    dvi_out/encode_ch0/CLK
    SLICE_X101Y128       FDRE                                         r  dvi_out/encode_ch0/bias_reg[3]/C
                         clock pessimism              0.814    23.331    
                         clock uncertainty           -0.168    23.162    
    SLICE_X101Y128       FDRE (Setup_fdre_C_R)       -0.429    22.733    dvi_out/encode_ch0/bias_reg[3]
  -------------------------------------------------------------------
                         required time                         22.733    
                         arrival time                         -17.144    
  -------------------------------------------------------------------
                         slack                                  5.590    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dvi_out/async_reset_instance/rst_shf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            dvi_out/async_reset_instance/rst_shf_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.847ns
    Source Clock Delay      (SCD):    2.998ns
    Clock Pessimism Removal (CPR):    0.849ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.597     1.683    display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.733 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.529     2.262    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=109, routed)         0.710     2.998    dvi_out/async_reset_instance/CLK
    SLICE_X113Y127       FDPE                                         r  dvi_out/async_reset_instance/rst_shf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y127       FDPE (Prop_fdpe_C_Q)         0.141     3.139 r  dvi_out/async_reset_instance/rst_shf_reg[0]/Q
                         net (fo=1, routed)           0.056     3.195    dvi_out/async_reset_instance/rst_shf[0]
    SLICE_X113Y127       FDPE                                         r  dvi_out/async_reset_instance/rst_shf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.864     2.206    display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.259 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.576     2.835    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.864 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=109, routed)         0.983     3.847    dvi_out/async_reset_instance/CLK
    SLICE_X113Y127       FDPE                                         r  dvi_out/async_reset_instance/rst_shf_reg[1]/C
                         clock pessimism             -0.849     2.998    
    SLICE_X113Y127       FDPE (Hold_fdpe_C_D)         0.075     3.073    dvi_out/async_reset_instance/rst_shf_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.073    
                         arrival time                           3.195    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 dvi_out/async_reset_instance/o_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            dvi_out/serialize_chc/master10/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.141ns (17.748%)  route 0.653ns (82.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.845ns
    Source Clock Delay      (SCD):    2.998ns
    Clock Pessimism Removal (CPR):    0.814ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.597     1.683    display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.733 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.529     2.262    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=109, routed)         0.710     2.998    dvi_out/async_reset_instance/CLK
    SLICE_X113Y127       FDPE                                         r  dvi_out/async_reset_instance/o_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y127       FDPE (Prop_fdpe_C_Q)         0.141     3.139 r  dvi_out/async_reset_instance/o_rst_reg/Q
                         net (fo=8, routed)           0.653     3.793    dvi_out/serialize_chc/i_rst_oserdes
    OLOGIC_X1Y128        OSERDESE2                                    r  dvi_out/serialize_chc/master10/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.864     2.206    display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.259 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.576     2.835    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.864 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=109, routed)         0.981     3.845    dvi_out/serialize_chc/CLK
    OLOGIC_X1Y128        OSERDESE2                                    r  dvi_out/serialize_chc/master10/CLKDIV
                         clock pessimism             -0.814     3.031    
    OLOGIC_X1Y128        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.590    dvi_out/serialize_chc/master10
  -------------------------------------------------------------------
                         required time                         -3.590    
                         arrival time                           3.793    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 dvi_out/async_reset_instance/o_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            dvi_out/serialize_ch1/master10/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.141ns (17.535%)  route 0.663ns (82.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.846ns
    Source Clock Delay      (SCD):    2.998ns
    Clock Pessimism Removal (CPR):    0.814ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.597     1.683    display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.733 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.529     2.262    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=109, routed)         0.710     2.998    dvi_out/async_reset_instance/CLK
    SLICE_X113Y127       FDPE                                         r  dvi_out/async_reset_instance/o_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y127       FDPE (Prop_fdpe_C_Q)         0.141     3.139 r  dvi_out/async_reset_instance/o_rst_reg/Q
                         net (fo=8, routed)           0.663     3.802    dvi_out/serialize_ch1/i_rst_oserdes
    OLOGIC_X1Y130        OSERDESE2                                    r  dvi_out/serialize_ch1/master10/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.864     2.206    display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.259 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.576     2.835    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.864 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=109, routed)         0.982     3.846    dvi_out/serialize_ch1/CLK
    OLOGIC_X1Y130        OSERDESE2                                    r  dvi_out/serialize_ch1/master10/CLKDIV
                         clock pessimism             -0.814     3.032    
    OLOGIC_X1Y130        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.591    dvi_out/serialize_ch1/master10
  -------------------------------------------------------------------
                         required time                         -3.591    
                         arrival time                           3.802    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 dvi_out/async_reset_instance/o_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            dvi_out/serialize_chc/slave10/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.141ns (17.409%)  route 0.669ns (82.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.845ns
    Source Clock Delay      (SCD):    2.998ns
    Clock Pessimism Removal (CPR):    0.814ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.597     1.683    display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.733 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.529     2.262    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=109, routed)         0.710     2.998    dvi_out/async_reset_instance/CLK
    SLICE_X113Y127       FDPE                                         r  dvi_out/async_reset_instance/o_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y127       FDPE (Prop_fdpe_C_Q)         0.141     3.139 r  dvi_out/async_reset_instance/o_rst_reg/Q
                         net (fo=8, routed)           0.669     3.808    dvi_out/serialize_chc/i_rst_oserdes
    OLOGIC_X1Y127        OSERDESE2                                    r  dvi_out/serialize_chc/slave10/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.864     2.206    display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.259 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.576     2.835    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.864 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=109, routed)         0.981     3.845    dvi_out/serialize_chc/CLK
    OLOGIC_X1Y127        OSERDESE2                                    r  dvi_out/serialize_chc/slave10/CLKDIV
                         clock pessimism             -0.814     3.031    
    OLOGIC_X1Y127        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.590    dvi_out/serialize_chc/slave10
  -------------------------------------------------------------------
                         required time                         -3.590    
                         arrival time                           3.808    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 dvi_out/async_reset_instance/rst_shf_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            dvi_out/async_reset_instance/o_rst_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.847ns
    Source Clock Delay      (SCD):    2.998ns
    Clock Pessimism Removal (CPR):    0.849ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.597     1.683    display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.733 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.529     2.262    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=109, routed)         0.710     2.998    dvi_out/async_reset_instance/CLK
    SLICE_X113Y127       FDPE                                         r  dvi_out/async_reset_instance/rst_shf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y127       FDPE (Prop_fdpe_C_Q)         0.128     3.126 r  dvi_out/async_reset_instance/rst_shf_reg[1]/Q
                         net (fo=1, routed)           0.119     3.245    dvi_out/async_reset_instance/rst_shf[1]
    SLICE_X113Y127       FDPE                                         r  dvi_out/async_reset_instance/o_rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.864     2.206    display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.259 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.576     2.835    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.864 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=109, routed)         0.983     3.847    dvi_out/async_reset_instance/CLK
    SLICE_X113Y127       FDPE                                         r  dvi_out/async_reset_instance/o_rst_reg/C
                         clock pessimism             -0.849     2.998    
    SLICE_X113Y127       FDPE (Hold_fdpe_C_D)         0.012     3.010    dvi_out/async_reset_instance/o_rst_reg
  -------------------------------------------------------------------
                         required time                         -3.010    
                         arrival time                           3.245    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 dvi_out/encode_ch2/bias_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            dvi_out/encode_ch2/bias_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.081%)  route 0.209ns (52.919%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.848ns
    Source Clock Delay      (SCD):    3.000ns
    Clock Pessimism Removal (CPR):    0.848ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.597     1.683    display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.733 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.529     2.262    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=109, routed)         0.712     3.000    dvi_out/encode_ch2/CLK
    SLICE_X106Y118       FDRE                                         r  dvi_out/encode_ch2/bias_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y118       FDRE (Prop_fdre_C_Q)         0.141     3.141 r  dvi_out/encode_ch2/bias_reg[1]/Q
                         net (fo=12, routed)          0.209     3.350    dvi_out/encode_ch2/bias_reg_n_0_[1]
    SLICE_X106Y118       LUT5 (Prop_lut5_I3_O)        0.045     3.395 r  dvi_out/encode_ch2/bias[1]_i_1__1/O
                         net (fo=1, routed)           0.000     3.395    dvi_out/encode_ch2/bias[1]_i_1__1_n_0
    SLICE_X106Y118       FDRE                                         r  dvi_out/encode_ch2/bias_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.864     2.206    display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.259 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.576     2.835    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.864 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=109, routed)         0.984     3.848    dvi_out/encode_ch2/CLK
    SLICE_X106Y118       FDRE                                         r  dvi_out/encode_ch2/bias_reg[1]/C
                         clock pessimism             -0.848     3.000    
    SLICE_X106Y118       FDRE (Hold_fdre_C_D)         0.091     3.091    dvi_out/encode_ch2/bias_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.091    
                         arrival time                           3.395    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 dvi_out/encode_ch1/bias_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            dvi_out/encode_ch1/bias_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.209ns (48.533%)  route 0.222ns (51.467%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.847ns
    Source Clock Delay      (SCD):    2.999ns
    Clock Pessimism Removal (CPR):    0.848ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.597     1.683    display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.733 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.529     2.262    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=109, routed)         0.711     2.999    dvi_out/encode_ch1/CLK
    SLICE_X108Y130       FDRE                                         r  dvi_out/encode_ch1/bias_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y130       FDRE (Prop_fdre_C_Q)         0.164     3.163 r  dvi_out/encode_ch1/bias_reg[1]/Q
                         net (fo=11, routed)          0.222     3.385    dvi_out/encode_ch1/bias_reg_n_0_[1]
    SLICE_X108Y130       LUT5 (Prop_lut5_I3_O)        0.045     3.430 r  dvi_out/encode_ch1/bias[1]_i_1__0/O
                         net (fo=1, routed)           0.000     3.430    dvi_out/encode_ch1/bias[1]_i_1__0_n_0
    SLICE_X108Y130       FDRE                                         r  dvi_out/encode_ch1/bias_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.864     2.206    display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.259 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.576     2.835    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.864 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=109, routed)         0.983     3.847    dvi_out/encode_ch1/CLK
    SLICE_X108Y130       FDRE                                         r  dvi_out/encode_ch1/bias_reg[1]/C
                         clock pessimism             -0.848     2.999    
    SLICE_X108Y130       FDRE (Hold_fdre_C_D)         0.120     3.119    dvi_out/encode_ch1/bias_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.119    
                         arrival time                           3.430    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 display_timings_inst/o_sx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            display_timings_inst/o_sx_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.903%)  route 0.219ns (54.097%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.847ns
    Source Clock Delay      (SCD):    2.998ns
    Clock Pessimism Removal (CPR):    0.849ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.597     1.683    display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.733 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.529     2.262    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=109, routed)         0.710     2.998    display_timings_inst/CLK
    SLICE_X113Y122       FDRE                                         r  display_timings_inst/o_sx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y122       FDRE (Prop_fdre_C_Q)         0.141     3.139 f  display_timings_inst/o_sx_reg[0]/Q
                         net (fo=25, routed)          0.219     3.358    display_timings_inst/Q[0]
    SLICE_X113Y122       LUT1 (Prop_lut1_I0_O)        0.045     3.403 r  display_timings_inst/o_sx[0]_i_1/O
                         net (fo=1, routed)           0.000     3.403    display_timings_inst/o_sx[0]_i_1_n_0
    SLICE_X113Y122       FDRE                                         r  display_timings_inst/o_sx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.864     2.206    display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.259 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.576     2.835    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.864 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=109, routed)         0.983     3.847    display_timings_inst/CLK
    SLICE_X113Y122       FDRE                                         r  display_timings_inst/o_sx_reg[0]/C
                         clock pessimism             -0.849     2.998    
    SLICE_X113Y122       FDRE (Hold_fdre_C_D)         0.091     3.089    display_timings_inst/o_sx_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.089    
                         arrival time                           3.403    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 dvi_out/encode_ch2/o_tmds_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            dvi_out/serialize_ch2/slave10/D4
                            (rising edge-triggered cell OSERDESE2 clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.312%)  route 0.227ns (61.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.845ns
    Source Clock Delay      (SCD):    2.999ns
    Clock Pessimism Removal (CPR):    0.814ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.597     1.683    display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.733 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.529     2.262    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=109, routed)         0.711     2.999    dvi_out/encode_ch2/CLK
    SLICE_X113Y120       FDRE                                         r  dvi_out/encode_ch2/o_tmds_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y120       FDRE (Prop_fdre_C_Q)         0.141     3.140 r  dvi_out/encode_ch2/o_tmds_reg[9]/Q
                         net (fo=1, routed)           0.227     3.367    dvi_out/serialize_ch2/i_data[9]
    OLOGIC_X1Y121        OSERDESE2                                    r  dvi_out/serialize_ch2/slave10/D4
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.864     2.206    display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.259 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.576     2.835    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.864 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=109, routed)         0.981     3.845    dvi_out/serialize_ch2/CLK
    OLOGIC_X1Y121        OSERDESE2                                    r  dvi_out/serialize_ch2/slave10/CLKDIV
                         clock pessimism             -0.814     3.031    
    OLOGIC_X1Y121        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     3.050    dvi_out/serialize_ch2/slave10
  -------------------------------------------------------------------
                         required time                         -3.050    
                         arrival time                           3.367    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 dvi_out/encode_ch2/o_tmds_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            dvi_out/serialize_ch2/master10/D2
                            (rising edge-triggered cell OSERDESE2 clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (37.975%)  route 0.230ns (62.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.845ns
    Source Clock Delay      (SCD):    2.998ns
    Clock Pessimism Removal (CPR):    0.814ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.597     1.683    display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.733 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.529     2.262    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=109, routed)         0.710     2.998    dvi_out/encode_ch2/CLK
    SLICE_X113Y122       FDRE                                         r  dvi_out/encode_ch2/o_tmds_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y122       FDRE (Prop_fdre_C_Q)         0.141     3.139 r  dvi_out/encode_ch2/o_tmds_reg[1]/Q
                         net (fo=1, routed)           0.230     3.369    dvi_out/serialize_ch2/i_data[1]
    OLOGIC_X1Y122        OSERDESE2                                    r  dvi_out/serialize_ch2/master10/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.864     2.206    display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.259 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.576     2.835    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.864 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=109, routed)         0.981     3.845    dvi_out/serialize_ch2/CLK
    OLOGIC_X1Y122        OSERDESE2                                    r  dvi_out/serialize_ch2/master10/CLKDIV
                         clock pessimism             -0.814     3.031    
    OLOGIC_X1Y122        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     3.050    dvi_out/serialize_ch2/master10
  -------------------------------------------------------------------
                         required time                         -3.050    
                         arrival time                           3.369    
  -------------------------------------------------------------------
                         slack                                  0.319    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_1x_pre
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { display_clocks_inst/MMCME2_BASE_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         13.468      11.313     BUFGCTRL_X0Y0    display_clocks_inst/bufg_clk_pix/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y129    dvi_out/serialize_ch1/slave10/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y122    dvi_out/serialize_ch2/master10/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y121    dvi_out/serialize_ch2/slave10/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y128    dvi_out/serialize_chc/master10/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y127    dvi_out/serialize_chc/slave10/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y126    dvi_out/serialize_ch0/master10/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y125    dvi_out/serialize_ch0/slave10/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y130    dvi_out/serialize_ch1/master10/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         13.468      12.219     MMCME2_ADV_X1Y0  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       13.468      199.892    MMCME2_ADV_X1Y0  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X106Y120   display_timings_inst/o_sx_reg[8]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         6.734       6.234      SLICE_X113Y122   display_timings_inst/o_sx_reg[9]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X113Y127   dvi_out/async_reset_instance/rst_shf_reg[0]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X113Y127   dvi_out/async_reset_instance/rst_shf_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X105Y126   dvi_out/encode_ch0/o_tmds_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         6.734       6.234      SLICE_X109Y129   dvi_out/encode_ch0/o_tmds_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X107Y129   dvi_out/encode_ch0/o_tmds_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X107Y129   dvi_out/encode_ch0/o_tmds_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X108Y130   dvi_out/encode_ch1/bias_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X113Y122   display_timings_inst/o_sx_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X109Y126   display_timings_inst/o_sx_reg[5]_replica_1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X107Y125   display_timings_inst/o_sx_reg[5]_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X107Y125   display_timings_inst/o_sx_reg[5]_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X109Y124   display_timings_inst/o_sx_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X109Y124   display_timings_inst/o_sx_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X107Y122   display_timings_inst/o_sx_reg[6]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         6.734       6.234      SLICE_X107Y122   display_timings_inst/o_sx_reg[7]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         6.734       6.234      SLICE_X108Y127   display_timings_inst/o_sy_reg[5]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         6.734       6.234      SLICE_X108Y127   display_timings_inst/o_sy_reg[6]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         6.734       6.234      SLICE_X108Y127   display_timings_inst/o_sy_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_5x_pre
  To Clock:  clk_5x_pre

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.538ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_5x_pre
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.694
Sources:            { display_clocks_inst/MMCME2_BASE_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.694       0.538      BUFGCTRL_X0Y1    display_clocks_inst/bufg_clk_pix_5x/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y129    dvi_out/serialize_ch1/slave10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y122    dvi_out/serialize_ch2/master10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y121    dvi_out/serialize_ch2/slave10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y128    dvi_out/serialize_chc/master10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y127    dvi_out/serialize_chc/slave10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y126    dvi_out/serialize_ch0/master10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y125    dvi_out/serialize_ch0/slave10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y130    dvi_out/serialize_ch1/master10/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         2.694       1.445      MMCME2_ADV_X1Y0  display_clocks_inst/MMCME2_BASE_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.694       210.666    MMCME2_ADV_X1Y0  display_clocks_inst/MMCME2_BASE_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_fb
  To Clock:  clk_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fb
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { display_clocks_inst/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  display_clocks_inst/MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  display_clocks_inst/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  display_clocks_inst/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  display_clocks_inst/MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_1x_pre
  To Clock:  sys_clk_pin

Setup :           24  Failing Endpoints,  Worst Slack       -9.061ns,  Total Violation     -212.124ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.716ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.061ns  (required time - arrival time)
  Source:                 display_timings_inst/o_sx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (sys_clk_pin rise@2330.000ns - clk_1x_pre rise@2329.966ns)
  Data Path Delay:        4.595ns  (logic 1.594ns (34.693%)  route 3.001ns (65.307%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -4.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.608ns = ( 2335.608 - 2330.000 ) 
    Source Clock Delay      (SCD):    10.001ns = ( 2339.967 - 2329.966 ) 
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                   2329.966  2329.966 r  
    H16                                               0.000  2329.966 r  CLK (IN)
                         net (fo=0)                   0.000  2329.966    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451  2331.417 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522  2333.939    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  2334.040 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.806  2335.846    display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088  2335.934 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.889  2337.823    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  2337.924 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=109, routed)         2.043  2339.967    display_timings_inst/CLK
    SLICE_X113Y122       FDRE                                         r  display_timings_inst/o_sx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y122       FDRE (Prop_fdre_C_Q)         0.456  2340.423 f  display_timings_inst/o_sx_reg[0]/Q
                         net (fo=25, routed)          0.787  2341.210    display_timings_inst/Q[0]
    SLICE_X106Y124       LUT2 (Prop_lut2_I1_O)        0.124  2341.334 r  display_timings_inst/blue[6]_i_65/O
                         net (fo=1, routed)           0.000  2341.334    display_timings_inst/blue[6]_i_65_n_0
    SLICE_X106Y124       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  2341.866 r  display_timings_inst/blue_reg[6]_i_24/CO[3]
                         net (fo=1, routed)           0.009  2341.875    display_timings_inst/blue_reg[6]_i_24_n_0
    SLICE_X106Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  2341.989 r  display_timings_inst/blue_reg[6]_i_8/CO[3]
                         net (fo=1, routed)           1.444  2343.433    display_timings_inst/nolabel_line96/b400_in
    SLICE_X107Y127       LUT5 (Prop_lut5_I4_O)        0.124  2343.557 f  display_timings_inst/blue[6]_i_3/O
                         net (fo=5, routed)           0.328  2343.885    display_timings_inst/blue[6]_i_3_n_0
    SLICE_X107Y128       LUT5 (Prop_lut5_I0_O)        0.124  2344.009 r  display_timings_inst/blue[5]_i_2/O
                         net (fo=4, routed)           0.432  2344.441    display_timings_inst/blue[5]_i_2_n_0
    SLICE_X109Y127       LUT4 (Prop_lut4_I0_O)        0.120  2344.562 r  display_timings_inst/blue[1]_i_1/O
                         net (fo=1, routed)           0.000  2344.562    display_timings_inst_n_11
    SLICE_X109Y127       FDRE                                         r  blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   2330.000  2330.000 r  
    H16                                               0.000  2330.000 r  CLK (IN)
                         net (fo=0)                   0.000  2330.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380  2331.380 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293  2333.674    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  2333.765 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.843  2335.608    CLK_IBUF_BUFG
    SLICE_X109Y127       FDRE                                         r  blue_reg[1]/C
                         clock pessimism              0.309  2335.917    
                         clock uncertainty           -0.491  2335.426    
    SLICE_X109Y127       FDRE (Setup_fdre_C_D)        0.075  2335.500    blue_reg[1]
  -------------------------------------------------------------------
                         required time                       2335.500    
                         arrival time                       -2344.562    
  -------------------------------------------------------------------
                         slack                                 -9.061    

Slack (VIOLATED) :        -9.057ns  (required time - arrival time)
  Source:                 display_timings_inst/o_sx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (sys_clk_pin rise@2330.000ns - clk_1x_pre rise@2329.966ns)
  Data Path Delay:        4.591ns  (logic 1.591ns (34.658%)  route 3.000ns (65.342%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT5=3)
  Clock Path Skew:        -4.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.608ns = ( 2335.608 - 2330.000 ) 
    Source Clock Delay      (SCD):    10.001ns = ( 2339.967 - 2329.966 ) 
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                   2329.966  2329.966 r  
    H16                                               0.000  2329.966 r  CLK (IN)
                         net (fo=0)                   0.000  2329.966    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451  2331.417 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522  2333.939    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  2334.040 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.806  2335.846    display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088  2335.934 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.889  2337.823    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  2337.924 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=109, routed)         2.043  2339.967    display_timings_inst/CLK
    SLICE_X113Y122       FDRE                                         r  display_timings_inst/o_sx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y122       FDRE (Prop_fdre_C_Q)         0.456  2340.423 f  display_timings_inst/o_sx_reg[0]/Q
                         net (fo=25, routed)          0.787  2341.210    display_timings_inst/Q[0]
    SLICE_X106Y124       LUT2 (Prop_lut2_I1_O)        0.124  2341.334 r  display_timings_inst/blue[6]_i_65/O
                         net (fo=1, routed)           0.000  2341.334    display_timings_inst/blue[6]_i_65_n_0
    SLICE_X106Y124       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  2341.866 r  display_timings_inst/blue_reg[6]_i_24/CO[3]
                         net (fo=1, routed)           0.009  2341.875    display_timings_inst/blue_reg[6]_i_24_n_0
    SLICE_X106Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  2341.989 r  display_timings_inst/blue_reg[6]_i_8/CO[3]
                         net (fo=1, routed)           1.444  2343.433    display_timings_inst/nolabel_line96/b400_in
    SLICE_X107Y127       LUT5 (Prop_lut5_I4_O)        0.124  2343.557 f  display_timings_inst/blue[6]_i_3/O
                         net (fo=5, routed)           0.328  2343.885    display_timings_inst/blue[6]_i_3_n_0
    SLICE_X107Y128       LUT5 (Prop_lut5_I0_O)        0.124  2344.009 r  display_timings_inst/blue[5]_i_2/O
                         net (fo=4, routed)           0.431  2344.440    display_timings_inst/blue[5]_i_2_n_0
    SLICE_X109Y127       LUT5 (Prop_lut5_I0_O)        0.117  2344.557 r  display_timings_inst/blue[2]_i_1/O
                         net (fo=1, routed)           0.000  2344.557    display_timings_inst_n_10
    SLICE_X109Y127       FDRE                                         r  blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   2330.000  2330.000 r  
    H16                                               0.000  2330.000 r  CLK (IN)
                         net (fo=0)                   0.000  2330.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380  2331.380 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293  2333.674    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  2333.765 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.843  2335.608    CLK_IBUF_BUFG
    SLICE_X109Y127       FDRE                                         r  blue_reg[2]/C
                         clock pessimism              0.309  2335.917    
                         clock uncertainty           -0.491  2335.426    
    SLICE_X109Y127       FDRE (Setup_fdre_C_D)        0.075  2335.500    blue_reg[2]
  -------------------------------------------------------------------
                         required time                       2335.500    
                         arrival time                       -2344.558    
  -------------------------------------------------------------------
                         slack                                 -9.057    

Slack (VIOLATED) :        -8.968ns  (required time - arrival time)
  Source:                 display_timings_inst/o_sx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (sys_clk_pin rise@2330.000ns - clk_1x_pre rise@2329.966ns)
  Data Path Delay:        4.461ns  (logic 1.598ns (35.822%)  route 2.863ns (64.178%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -4.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.611ns = ( 2335.611 - 2330.000 ) 
    Source Clock Delay      (SCD):    10.001ns = ( 2339.967 - 2329.966 ) 
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                   2329.966  2329.966 r  
    H16                                               0.000  2329.966 r  CLK (IN)
                         net (fo=0)                   0.000  2329.966    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451  2331.417 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522  2333.939    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  2334.040 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.806  2335.846    display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088  2335.934 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.889  2337.823    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  2337.924 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=109, routed)         2.043  2339.967    display_timings_inst/CLK
    SLICE_X113Y122       FDRE                                         r  display_timings_inst/o_sx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y122       FDRE (Prop_fdre_C_Q)         0.456  2340.423 f  display_timings_inst/o_sx_reg[0]/Q
                         net (fo=25, routed)          0.787  2341.210    display_timings_inst/Q[0]
    SLICE_X106Y124       LUT2 (Prop_lut2_I1_O)        0.124  2341.334 r  display_timings_inst/blue[6]_i_65/O
                         net (fo=1, routed)           0.000  2341.334    display_timings_inst/blue[6]_i_65_n_0
    SLICE_X106Y124       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  2341.866 r  display_timings_inst/blue_reg[6]_i_24/CO[3]
                         net (fo=1, routed)           0.009  2341.875    display_timings_inst/blue_reg[6]_i_24_n_0
    SLICE_X106Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  2341.989 f  display_timings_inst/blue_reg[6]_i_8/CO[3]
                         net (fo=1, routed)           1.444  2343.433    display_timings_inst/nolabel_line96/b400_in
    SLICE_X107Y127       LUT5 (Prop_lut5_I4_O)        0.124  2343.557 r  display_timings_inst/blue[6]_i_3/O
                         net (fo=5, routed)           0.323  2343.880    display_timings_inst/blue[6]_i_3_n_0
    SLICE_X107Y128       LUT5 (Prop_lut5_I2_O)        0.124  2344.004 f  display_timings_inst/blue[7]_i_3/O
                         net (fo=1, routed)           0.300  2344.304    display_timings_inst/blue[7]_i_3_n_0
    SLICE_X106Y129       LUT6 (Prop_lut6_I3_O)        0.124  2344.428 r  display_timings_inst/blue[7]_i_1/O
                         net (fo=1, routed)           0.000  2344.428    display_timings_inst_n_5
    SLICE_X106Y129       FDRE                                         r  blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   2330.000  2330.000 r  
    H16                                               0.000  2330.000 r  CLK (IN)
                         net (fo=0)                   0.000  2330.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380  2331.380 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293  2333.674    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  2333.765 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.846  2335.611    CLK_IBUF_BUFG
    SLICE_X106Y129       FDRE                                         r  blue_reg[7]/C
                         clock pessimism              0.309  2335.920    
                         clock uncertainty           -0.491  2335.429    
    SLICE_X106Y129       FDRE (Setup_fdre_C_D)        0.031  2335.460    blue_reg[7]
  -------------------------------------------------------------------
                         required time                       2335.459    
                         arrival time                       -2344.428    
  -------------------------------------------------------------------
                         slack                                 -8.968    

Slack (VIOLATED) :        -8.948ns  (required time - arrival time)
  Source:                 display_timings_inst/o_sx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (sys_clk_pin rise@2330.000ns - clk_1x_pre rise@2329.966ns)
  Data Path Delay:        4.485ns  (logic 1.598ns (35.628%)  route 2.887ns (64.372%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -4.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.610ns = ( 2335.610 - 2330.000 ) 
    Source Clock Delay      (SCD):    10.001ns = ( 2339.967 - 2329.966 ) 
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                   2329.966  2329.966 r  
    H16                                               0.000  2329.966 r  CLK (IN)
                         net (fo=0)                   0.000  2329.966    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451  2331.417 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522  2333.939    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  2334.040 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.806  2335.846    display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088  2335.934 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.889  2337.823    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  2337.924 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=109, routed)         2.043  2339.967    display_timings_inst/CLK
    SLICE_X113Y122       FDRE                                         r  display_timings_inst/o_sx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y122       FDRE (Prop_fdre_C_Q)         0.456  2340.423 f  display_timings_inst/o_sx_reg[0]/Q
                         net (fo=25, routed)          0.787  2341.210    display_timings_inst/Q[0]
    SLICE_X106Y124       LUT2 (Prop_lut2_I1_O)        0.124  2341.334 r  display_timings_inst/blue[6]_i_65/O
                         net (fo=1, routed)           0.000  2341.334    display_timings_inst/blue[6]_i_65_n_0
    SLICE_X106Y124       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  2341.866 r  display_timings_inst/blue_reg[6]_i_24/CO[3]
                         net (fo=1, routed)           0.009  2341.875    display_timings_inst/blue_reg[6]_i_24_n_0
    SLICE_X106Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  2341.989 r  display_timings_inst/blue_reg[6]_i_8/CO[3]
                         net (fo=1, routed)           1.444  2343.433    display_timings_inst/nolabel_line96/b400_in
    SLICE_X107Y127       LUT5 (Prop_lut5_I4_O)        0.124  2343.557 f  display_timings_inst/blue[6]_i_3/O
                         net (fo=5, routed)           0.328  2343.885    display_timings_inst/blue[6]_i_3_n_0
    SLICE_X107Y128       LUT5 (Prop_lut5_I0_O)        0.124  2344.009 r  display_timings_inst/blue[5]_i_2/O
                         net (fo=4, routed)           0.319  2344.328    display_timings_inst/blue[5]_i_2_n_0
    SLICE_X108Y128       LUT6 (Prop_lut6_I0_O)        0.124  2344.452 r  display_timings_inst/blue[3]_i_1/O
                         net (fo=1, routed)           0.000  2344.452    display_timings_inst_n_9
    SLICE_X108Y128       FDRE                                         r  blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   2330.000  2330.000 r  
    H16                                               0.000  2330.000 r  CLK (IN)
                         net (fo=0)                   0.000  2330.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380  2331.380 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293  2333.674    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  2333.765 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.845  2335.610    CLK_IBUF_BUFG
    SLICE_X108Y128       FDRE                                         r  blue_reg[3]/C
                         clock pessimism              0.309  2335.919    
                         clock uncertainty           -0.491  2335.428    
    SLICE_X108Y128       FDRE (Setup_fdre_C_D)        0.077  2335.505    blue_reg[3]
  -------------------------------------------------------------------
                         required time                       2335.504    
                         arrival time                       -2344.452    
  -------------------------------------------------------------------
                         slack                                 -8.948    

Slack (VIOLATED) :        -8.941ns  (required time - arrival time)
  Source:                 display_timings_inst/o_sx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (sys_clk_pin rise@2330.000ns - clk_1x_pre rise@2329.966ns)
  Data Path Delay:        4.482ns  (logic 1.598ns (35.652%)  route 2.884ns (64.348%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -4.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.610ns = ( 2335.610 - 2330.000 ) 
    Source Clock Delay      (SCD):    10.001ns = ( 2339.967 - 2329.966 ) 
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                   2329.966  2329.966 r  
    H16                                               0.000  2329.966 r  CLK (IN)
                         net (fo=0)                   0.000  2329.966    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451  2331.417 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522  2333.939    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  2334.040 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.806  2335.846    display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088  2335.934 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.889  2337.823    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  2337.924 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=109, routed)         2.043  2339.967    display_timings_inst/CLK
    SLICE_X113Y122       FDRE                                         r  display_timings_inst/o_sx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y122       FDRE (Prop_fdre_C_Q)         0.456  2340.423 f  display_timings_inst/o_sx_reg[0]/Q
                         net (fo=25, routed)          0.787  2341.210    display_timings_inst/Q[0]
    SLICE_X106Y124       LUT2 (Prop_lut2_I1_O)        0.124  2341.334 r  display_timings_inst/blue[6]_i_65/O
                         net (fo=1, routed)           0.000  2341.334    display_timings_inst/blue[6]_i_65_n_0
    SLICE_X106Y124       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  2341.866 r  display_timings_inst/blue_reg[6]_i_24/CO[3]
                         net (fo=1, routed)           0.009  2341.875    display_timings_inst/blue_reg[6]_i_24_n_0
    SLICE_X106Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  2341.989 r  display_timings_inst/blue_reg[6]_i_8/CO[3]
                         net (fo=1, routed)           1.444  2343.433    display_timings_inst/nolabel_line96/b400_in
    SLICE_X107Y127       LUT5 (Prop_lut5_I4_O)        0.124  2343.557 f  display_timings_inst/blue[6]_i_3/O
                         net (fo=5, routed)           0.328  2343.885    display_timings_inst/blue[6]_i_3_n_0
    SLICE_X107Y128       LUT5 (Prop_lut5_I0_O)        0.124  2344.009 r  display_timings_inst/blue[5]_i_2/O
                         net (fo=4, routed)           0.316  2344.325    display_timings_inst/blue[5]_i_2_n_0
    SLICE_X108Y128       LUT6 (Prop_lut6_I0_O)        0.124  2344.449 r  display_timings_inst/blue[4]_i_1/O
                         net (fo=1, routed)           0.000  2344.449    display_timings_inst_n_8
    SLICE_X108Y128       FDRE                                         r  blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   2330.000  2330.000 r  
    H16                                               0.000  2330.000 r  CLK (IN)
                         net (fo=0)                   0.000  2330.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380  2331.380 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293  2333.674    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  2333.765 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.845  2335.610    CLK_IBUF_BUFG
    SLICE_X108Y128       FDRE                                         r  blue_reg[4]/C
                         clock pessimism              0.309  2335.919    
                         clock uncertainty           -0.491  2335.428    
    SLICE_X108Y128       FDRE (Setup_fdre_C_D)        0.081  2335.509    blue_reg[4]
  -------------------------------------------------------------------
                         required time                       2335.509    
                         arrival time                       -2344.449    
  -------------------------------------------------------------------
                         slack                                 -8.941    

Slack (VIOLATED) :        -8.920ns  (required time - arrival time)
  Source:                 display_timings_inst/o_sx_reg[8]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (sys_clk_pin rise@2330.000ns - clk_1x_pre rise@2329.966ns)
  Data Path Delay:        4.415ns  (logic 1.360ns (30.807%)  route 3.055ns (69.193%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -4.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.608ns = ( 2335.608 - 2330.000 ) 
    Source Clock Delay      (SCD):    9.996ns = ( 2339.962 - 2329.966 ) 
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                   2329.966  2329.966 r  
    H16                                               0.000  2329.966 r  CLK (IN)
                         net (fo=0)                   0.000  2329.966    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451  2331.417 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522  2333.939    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  2334.040 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.806  2335.846    display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088  2335.934 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.889  2337.823    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  2337.924 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=109, routed)         2.038  2339.962    display_timings_inst/CLK
    SLICE_X109Y125       FDRE                                         r  display_timings_inst/o_sx_reg[8]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y125       FDRE (Prop_fdre_C_Q)         0.456  2340.418 f  display_timings_inst/o_sx_reg[8]_replica/Q
                         net (fo=24, routed)          0.932  2341.350    display_timings_inst/sx[8]_repN
    SLICE_X110Y123       LUT2 (Prop_lut2_I1_O)        0.124  2341.474 r  display_timings_inst/green[0]_i_15/O
                         net (fo=1, routed)           0.000  2341.474    display_timings_inst/green[0]_i_15_n_0
    SLICE_X110Y123       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  2342.006 f  display_timings_inst/green_reg[0]_i_3/CO[3]
                         net (fo=2, routed)           1.482  2343.488    display_timings_inst/nolabel_line96/b106_in
    SLICE_X112Y126       LUT6 (Prop_lut6_I0_O)        0.124  2343.612 r  display_timings_inst/red[7]_i_3/O
                         net (fo=8, routed)           0.641  2344.253    display_timings_inst/red[7]_i_3_n_0
    SLICE_X113Y124       LUT6 (Prop_lut6_I5_O)        0.124  2344.377 r  display_timings_inst/red[0]_i_1_comp/O
                         net (fo=1, routed)           0.000  2344.377    display_timings_inst_n_51
    SLICE_X113Y124       FDRE                                         r  red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   2330.000  2330.000 r  
    H16                                               0.000  2330.000 r  CLK (IN)
                         net (fo=0)                   0.000  2330.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380  2331.380 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293  2333.674    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  2333.765 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.843  2335.608    CLK_IBUF_BUFG
    SLICE_X113Y124       FDRE                                         r  red_reg[0]/C
                         clock pessimism              0.309  2335.917    
                         clock uncertainty           -0.491  2335.426    
    SLICE_X113Y124       FDRE (Setup_fdre_C_D)        0.031  2335.457    red_reg[0]
  -------------------------------------------------------------------
                         required time                       2335.457    
                         arrival time                       -2344.376    
  -------------------------------------------------------------------
                         slack                                 -8.920    

Slack (VIOLATED) :        -8.918ns  (required time - arrival time)
  Source:                 display_timings_inst/o_sx_reg[8]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (sys_clk_pin rise@2330.000ns - clk_1x_pre rise@2329.966ns)
  Data Path Delay:        4.411ns  (logic 1.360ns (30.835%)  route 3.051ns (69.165%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -4.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.608ns = ( 2335.608 - 2330.000 ) 
    Source Clock Delay      (SCD):    9.996ns = ( 2339.962 - 2329.966 ) 
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                   2329.966  2329.966 r  
    H16                                               0.000  2329.966 r  CLK (IN)
                         net (fo=0)                   0.000  2329.966    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451  2331.417 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522  2333.939    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  2334.040 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.806  2335.846    display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088  2335.934 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.889  2337.823    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  2337.924 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=109, routed)         2.038  2339.962    display_timings_inst/CLK
    SLICE_X109Y125       FDRE                                         r  display_timings_inst/o_sx_reg[8]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y125       FDRE (Prop_fdre_C_Q)         0.456  2340.418 f  display_timings_inst/o_sx_reg[8]_replica/Q
                         net (fo=24, routed)          0.932  2341.350    display_timings_inst/sx[8]_repN
    SLICE_X110Y123       LUT2 (Prop_lut2_I1_O)        0.124  2341.474 r  display_timings_inst/green[0]_i_15/O
                         net (fo=1, routed)           0.000  2341.474    display_timings_inst/green[0]_i_15_n_0
    SLICE_X110Y123       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  2342.006 r  display_timings_inst/green_reg[0]_i_3/CO[3]
                         net (fo=2, routed)           1.482  2343.488    display_timings_inst/nolabel_line96/b106_in
    SLICE_X112Y126       LUT6 (Prop_lut6_I0_O)        0.124  2343.612 f  display_timings_inst/red[7]_i_3/O
                         net (fo=8, routed)           0.637  2344.249    display_timings_inst/red[7]_i_3_n_0
    SLICE_X113Y124       LUT6 (Prop_lut6_I5_O)        0.124  2344.373 r  display_timings_inst/red[6]_i_1_comp/O
                         net (fo=1, routed)           0.000  2344.373    display_timings_inst_n_45
    SLICE_X113Y124       FDRE                                         r  red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   2330.000  2330.000 r  
    H16                                               0.000  2330.000 r  CLK (IN)
                         net (fo=0)                   0.000  2330.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380  2331.380 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293  2333.674    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  2333.765 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.843  2335.608    CLK_IBUF_BUFG
    SLICE_X113Y124       FDRE                                         r  red_reg[6]/C
                         clock pessimism              0.309  2335.917    
                         clock uncertainty           -0.491  2335.426    
    SLICE_X113Y124       FDRE (Setup_fdre_C_D)        0.029  2335.455    red_reg[6]
  -------------------------------------------------------------------
                         required time                       2335.454    
                         arrival time                       -2344.372    
  -------------------------------------------------------------------
                         slack                                 -8.918    

Slack (VIOLATED) :        -8.898ns  (required time - arrival time)
  Source:                 display_timings_inst/o_sx_reg[8]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (sys_clk_pin rise@2330.000ns - clk_1x_pre rise@2329.966ns)
  Data Path Delay:        4.441ns  (logic 1.360ns (30.626%)  route 3.081ns (69.374%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -4.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.610ns = ( 2335.610 - 2330.000 ) 
    Source Clock Delay      (SCD):    9.996ns = ( 2339.962 - 2329.966 ) 
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                   2329.966  2329.966 r  
    H16                                               0.000  2329.966 r  CLK (IN)
                         net (fo=0)                   0.000  2329.966    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451  2331.417 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522  2333.939    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  2334.040 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.806  2335.846    display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088  2335.934 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.889  2337.823    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  2337.924 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=109, routed)         2.038  2339.962    display_timings_inst/CLK
    SLICE_X109Y125       FDRE                                         r  display_timings_inst/o_sx_reg[8]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y125       FDRE (Prop_fdre_C_Q)         0.456  2340.418 f  display_timings_inst/o_sx_reg[8]_replica/Q
                         net (fo=24, routed)          0.932  2341.350    display_timings_inst/sx[8]_repN
    SLICE_X110Y123       LUT2 (Prop_lut2_I1_O)        0.124  2341.474 r  display_timings_inst/green[0]_i_15/O
                         net (fo=1, routed)           0.000  2341.474    display_timings_inst/green[0]_i_15_n_0
    SLICE_X110Y123       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  2342.006 r  display_timings_inst/green_reg[0]_i_3/CO[3]
                         net (fo=2, routed)           1.482  2343.488    display_timings_inst/nolabel_line96/b106_in
    SLICE_X112Y126       LUT6 (Prop_lut6_I0_O)        0.124  2343.612 f  display_timings_inst/red[7]_i_3/O
                         net (fo=8, routed)           0.667  2344.279    display_timings_inst/red[7]_i_3_n_0
    SLICE_X112Y123       LUT6 (Prop_lut6_I4_O)        0.124  2344.403 r  display_timings_inst/red[2]_i_1_comp/O
                         net (fo=1, routed)           0.000  2344.403    display_timings_inst_n_49
    SLICE_X112Y123       FDRE                                         r  red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   2330.000  2330.000 r  
    H16                                               0.000  2330.000 r  CLK (IN)
                         net (fo=0)                   0.000  2330.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380  2331.380 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293  2333.674    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  2333.765 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.845  2335.610    CLK_IBUF_BUFG
    SLICE_X112Y123       FDRE                                         r  red_reg[2]/C
                         clock pessimism              0.309  2335.919    
                         clock uncertainty           -0.491  2335.428    
    SLICE_X112Y123       FDRE (Setup_fdre_C_D)        0.077  2335.505    red_reg[2]
  -------------------------------------------------------------------
                         required time                       2335.504    
                         arrival time                       -2344.403    
  -------------------------------------------------------------------
                         slack                                 -8.898    

Slack (VIOLATED) :        -8.891ns  (required time - arrival time)
  Source:                 display_timings_inst/o_sx_reg[8]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (sys_clk_pin rise@2330.000ns - clk_1x_pre rise@2329.966ns)
  Data Path Delay:        4.438ns  (logic 1.360ns (30.646%)  route 3.078ns (69.354%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -4.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.610ns = ( 2335.610 - 2330.000 ) 
    Source Clock Delay      (SCD):    9.996ns = ( 2339.962 - 2329.966 ) 
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                   2329.966  2329.966 r  
    H16                                               0.000  2329.966 r  CLK (IN)
                         net (fo=0)                   0.000  2329.966    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451  2331.417 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522  2333.939    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  2334.040 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.806  2335.846    display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088  2335.934 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.889  2337.823    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  2337.924 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=109, routed)         2.038  2339.962    display_timings_inst/CLK
    SLICE_X109Y125       FDRE                                         r  display_timings_inst/o_sx_reg[8]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y125       FDRE (Prop_fdre_C_Q)         0.456  2340.418 f  display_timings_inst/o_sx_reg[8]_replica/Q
                         net (fo=24, routed)          0.932  2341.350    display_timings_inst/sx[8]_repN
    SLICE_X110Y123       LUT2 (Prop_lut2_I1_O)        0.124  2341.474 r  display_timings_inst/green[0]_i_15/O
                         net (fo=1, routed)           0.000  2341.474    display_timings_inst/green[0]_i_15_n_0
    SLICE_X110Y123       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  2342.006 r  display_timings_inst/green_reg[0]_i_3/CO[3]
                         net (fo=2, routed)           1.482  2343.488    display_timings_inst/nolabel_line96/b106_in
    SLICE_X112Y126       LUT6 (Prop_lut6_I0_O)        0.124  2343.612 f  display_timings_inst/red[7]_i_3/O
                         net (fo=8, routed)           0.664  2344.276    display_timings_inst/red[7]_i_3_n_0
    SLICE_X112Y123       LUT6 (Prop_lut6_I4_O)        0.124  2344.400 r  display_timings_inst/red[1]_i_1_comp/O
                         net (fo=1, routed)           0.000  2344.400    display_timings_inst_n_50
    SLICE_X112Y123       FDRE                                         r  red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   2330.000  2330.000 r  
    H16                                               0.000  2330.000 r  CLK (IN)
                         net (fo=0)                   0.000  2330.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380  2331.380 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293  2333.674    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  2333.765 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.845  2335.610    CLK_IBUF_BUFG
    SLICE_X112Y123       FDRE                                         r  red_reg[1]/C
                         clock pessimism              0.309  2335.919    
                         clock uncertainty           -0.491  2335.428    
    SLICE_X112Y123       FDRE (Setup_fdre_C_D)        0.081  2335.509    red_reg[1]
  -------------------------------------------------------------------
                         required time                       2335.509    
                         arrival time                       -2344.400    
  -------------------------------------------------------------------
                         slack                                 -8.891    

Slack (VIOLATED) :        -8.883ns  (required time - arrival time)
  Source:                 display_timings_inst/o_sx_reg[8]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (sys_clk_pin rise@2330.000ns - clk_1x_pre rise@2329.966ns)
  Data Path Delay:        4.430ns  (logic 2.022ns (45.647%)  route 2.408ns (54.353%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=3)
  Clock Path Skew:        -4.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.610ns = ( 2335.610 - 2330.000 ) 
    Source Clock Delay      (SCD):    9.996ns = ( 2339.962 - 2329.966 ) 
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                   2329.966  2329.966 r  
    H16                                               0.000  2329.966 r  CLK (IN)
                         net (fo=0)                   0.000  2329.966    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451  2331.417 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522  2333.939    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  2334.040 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.806  2335.846    display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088  2335.934 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.889  2337.823    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  2337.924 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=109, routed)         2.038  2339.962    display_timings_inst/CLK
    SLICE_X109Y125       FDRE                                         r  display_timings_inst/o_sx_reg[8]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y125       FDRE (Prop_fdre_C_Q)         0.456  2340.418 r  display_timings_inst/o_sx_reg[8]_replica/Q
                         net (fo=24, routed)          0.904  2341.322    display_timings_inst/sx[8]_repN
    SLICE_X109Y124       LUT2 (Prop_lut2_I0_O)        0.124  2341.446 r  display_timings_inst/green[0]_i_41/O
                         net (fo=1, routed)           0.000  2341.446    display_timings_inst/green[0]_i_41_n_0
    SLICE_X109Y124       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  2341.996 r  display_timings_inst/green_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.009  2342.005    display_timings_inst/green_reg[0]_i_16_n_0
    SLICE_X109Y125       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  2342.276 f  display_timings_inst/green_reg[0]_i_4/CO[0]
                         net (fo=2, routed)           0.813  2343.089    display_timings_inst/nolabel_line96/b10
    SLICE_X112Y125       LUT6 (Prop_lut6_I1_O)        0.373  2343.462 r  display_timings_inst/green[0]_i_2/O
                         net (fo=5, routed)           0.379  2343.841    display_timings_inst/green[0]_i_2_n_0
    SLICE_X113Y125       LUT6 (Prop_lut6_I3_O)        0.124  2343.965 r  display_timings_inst/green[7]_i_3/O
                         net (fo=1, routed)           0.303  2344.268    display_timings_inst/green[7]_i_3_n_0
    SLICE_X112Y126       LUT6 (Prop_lut6_I5_O)        0.124  2344.392 r  display_timings_inst/green[7]_i_1/O
                         net (fo=1, routed)           0.000  2344.392    p_0_in[7]
    SLICE_X112Y126       FDRE                                         r  green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   2330.000  2330.000 r  
    H16                                               0.000  2330.000 r  CLK (IN)
                         net (fo=0)                   0.000  2330.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380  2331.380 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293  2333.674    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  2333.765 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.845  2335.610    CLK_IBUF_BUFG
    SLICE_X112Y126       FDRE                                         r  green_reg[7]/C
                         clock pessimism              0.309  2335.919    
                         clock uncertainty           -0.491  2335.428    
    SLICE_X112Y126       FDRE (Setup_fdre_C_D)        0.081  2335.509    green_reg[7]
  -------------------------------------------------------------------
                         required time                       2335.509    
                         arrival time                       -2344.392    
  -------------------------------------------------------------------
                         slack                                 -8.883    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.716ns  (arrival time - required time)
  Source:                 display_timings_inst/o_sy_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.208ns (54.511%)  route 0.174ns (45.489%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.933ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.320ns
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.597     1.683    display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.733 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.529     2.262    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=109, routed)         0.709     2.997    display_timings_inst/CLK
    SLICE_X108Y127       FDRE                                         r  display_timings_inst/o_sy_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y127       FDRE (Prop_fdre_C_Q)         0.164     3.161 r  display_timings_inst/o_sy_reg[2]/Q
                         net (fo=19, routed)          0.174     3.335    display_timings_inst/sy[2]
    SLICE_X109Y127       LUT5 (Prop_lut5_I1_O)        0.044     3.379 r  display_timings_inst/blue[2]_i_1/O
                         net (fo=1, routed)           0.000     3.379    display_timings_inst_n_10
    SLICE_X109Y127       FDRE                                         r  blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.978     2.320    CLK_IBUF_BUFG
    SLICE_X109Y127       FDRE                                         r  blue_reg[2]/C
                         clock pessimism             -0.256     2.064    
                         clock uncertainty            0.491     2.556    
    SLICE_X109Y127       FDRE (Hold_fdre_C_D)         0.107     2.663    blue_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.663    
                         arrival time                           3.379    
  -------------------------------------------------------------------
                         slack                                  0.716    

Slack (MET) :             0.765ns  (arrival time - required time)
  Source:                 display_timings_inst/o_sy_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.186ns (41.462%)  route 0.263ns (58.538%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.928ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.323ns
    Source Clock Delay      (SCD):    2.995ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.597     1.683    display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.733 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.529     2.262    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=109, routed)         0.707     2.995    display_timings_inst/CLK
    SLICE_X107Y126       FDRE                                         r  display_timings_inst/o_sy_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y126       FDRE (Prop_fdre_C_Q)         0.141     3.136 r  display_timings_inst/o_sy_reg[0]/Q
                         net (fo=19, routed)          0.263     3.399    display_timings_inst/sy[0]
    SLICE_X112Y127       LUT5 (Prop_lut5_I2_O)        0.045     3.444 r  display_timings_inst/green[1]_i_1/O
                         net (fo=1, routed)           0.000     3.444    p_0_in[1]
    SLICE_X112Y127       FDRE                                         r  green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.981     2.323    CLK_IBUF_BUFG
    SLICE_X112Y127       FDRE                                         r  green_reg[1]/C
                         clock pessimism             -0.256     2.067    
                         clock uncertainty            0.491     2.559    
    SLICE_X112Y127       FDRE (Hold_fdre_C_D)         0.120     2.679    green_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.679    
                         arrival time                           3.444    
  -------------------------------------------------------------------
                         slack                                  0.765    

Slack (MET) :             0.824ns  (arrival time - required time)
  Source:                 display_timings_inst/o_sy_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.208ns (42.460%)  route 0.282ns (57.540%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.933ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.320ns
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.597     1.683    display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.733 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.529     2.262    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=109, routed)         0.709     2.997    display_timings_inst/CLK
    SLICE_X108Y127       FDSE                                         r  display_timings_inst/o_sy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y127       FDSE (Prop_fdse_C_Q)         0.164     3.161 r  display_timings_inst/o_sy_reg[1]/Q
                         net (fo=16, routed)          0.282     3.443    display_timings_inst/sy[1]
    SLICE_X109Y127       LUT4 (Prop_lut4_I3_O)        0.044     3.487 r  display_timings_inst/blue[1]_i_1/O
                         net (fo=1, routed)           0.000     3.487    display_timings_inst_n_11
    SLICE_X109Y127       FDRE                                         r  blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.978     2.320    CLK_IBUF_BUFG
    SLICE_X109Y127       FDRE                                         r  blue_reg[1]/C
                         clock pessimism             -0.256     2.064    
                         clock uncertainty            0.491     2.556    
    SLICE_X109Y127       FDRE (Hold_fdre_C_D)         0.107     2.663    blue_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.663    
                         arrival time                           3.487    
  -------------------------------------------------------------------
                         slack                                  0.824    

Slack (MET) :             0.832ns  (arrival time - required time)
  Source:                 display_timings_inst/o_sy_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.209ns (43.250%)  route 0.274ns (56.750%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.932ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.321ns
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.597     1.683    display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.733 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.529     2.262    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=109, routed)         0.709     2.997    display_timings_inst/CLK
    SLICE_X108Y127       FDSE                                         r  display_timings_inst/o_sy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y127       FDSE (Prop_fdse_C_Q)         0.164     3.161 r  display_timings_inst/o_sy_reg[1]/Q
                         net (fo=16, routed)          0.274     3.435    display_timings_inst/sy[1]
    SLICE_X113Y126       LUT6 (Prop_lut6_I4_O)        0.045     3.480 r  display_timings_inst/green[2]_i_1/O
                         net (fo=1, routed)           0.000     3.480    p_0_in[2]
    SLICE_X113Y126       FDRE                                         r  green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.979     2.321    CLK_IBUF_BUFG
    SLICE_X113Y126       FDRE                                         r  green_reg[2]/C
                         clock pessimism             -0.256     2.065    
                         clock uncertainty            0.491     2.557    
    SLICE_X113Y126       FDRE (Hold_fdre_C_D)         0.092     2.649    green_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.649    
                         arrival time                           3.480    
  -------------------------------------------------------------------
                         slack                                  0.832    

Slack (MET) :             0.845ns  (arrival time - required time)
  Source:                 display_timings_inst/o_sx_reg[6]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.186ns (37.463%)  route 0.310ns (62.537%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.931ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.320ns
    Source Clock Delay      (SCD):    2.995ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.597     1.683    display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.733 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.529     2.262    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=109, routed)         0.707     2.995    display_timings_inst/CLK
    SLICE_X110Y125       FDRE                                         r  display_timings_inst/o_sx_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y125       FDRE (Prop_fdre_C_Q)         0.141     3.136 r  display_timings_inst/o_sx_reg[6]_replica/Q
                         net (fo=23, routed)          0.310     3.447    display_timings_inst/sx[6]_repN
    SLICE_X113Y124       LUT6 (Prop_lut6_I2_O)        0.045     3.492 r  display_timings_inst/red[6]_i_1_comp/O
                         net (fo=1, routed)           0.000     3.492    display_timings_inst_n_45
    SLICE_X113Y124       FDRE                                         r  red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.978     2.320    CLK_IBUF_BUFG
    SLICE_X113Y124       FDRE                                         r  red_reg[6]/C
                         clock pessimism             -0.256     2.064    
                         clock uncertainty            0.491     2.556    
    SLICE_X113Y124       FDRE (Hold_fdre_C_D)         0.091     2.647    red_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.647    
                         arrival time                           3.492    
  -------------------------------------------------------------------
                         slack                                  0.845    

Slack (MET) :             0.864ns  (arrival time - required time)
  Source:                 display_timings_inst/o_sy_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.209ns (38.434%)  route 0.335ns (61.566%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.932ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.321ns
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.597     1.683    display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.733 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.529     2.262    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=109, routed)         0.709     2.997    display_timings_inst/CLK
    SLICE_X108Y127       FDSE                                         r  display_timings_inst/o_sy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y127       FDSE (Prop_fdse_C_Q)         0.164     3.161 r  display_timings_inst/o_sy_reg[1]/Q
                         net (fo=16, routed)          0.335     3.496    display_timings_inst/sy[1]
    SLICE_X108Y128       LUT6 (Prop_lut6_I3_O)        0.045     3.541 r  display_timings_inst/blue[3]_i_1/O
                         net (fo=1, routed)           0.000     3.541    display_timings_inst_n_9
    SLICE_X108Y128       FDRE                                         r  blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.979     2.321    CLK_IBUF_BUFG
    SLICE_X108Y128       FDRE                                         r  blue_reg[3]/C
                         clock pessimism             -0.256     2.065    
                         clock uncertainty            0.491     2.557    
    SLICE_X108Y128       FDRE (Hold_fdre_C_D)         0.120     2.677    blue_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.677    
                         arrival time                           3.541    
  -------------------------------------------------------------------
                         slack                                  0.864    

Slack (MET) :             0.866ns  (arrival time - required time)
  Source:                 display_timings_inst/o_sy_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.209ns (38.240%)  route 0.338ns (61.760%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.932ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.321ns
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.597     1.683    display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.733 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.529     2.262    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=109, routed)         0.709     2.997    display_timings_inst/CLK
    SLICE_X108Y127       FDRE                                         r  display_timings_inst/o_sy_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y127       FDRE (Prop_fdre_C_Q)         0.164     3.161 r  display_timings_inst/o_sy_reg[2]/Q
                         net (fo=19, routed)          0.338     3.499    display_timings_inst/sy[2]
    SLICE_X108Y128       LUT6 (Prop_lut6_I4_O)        0.045     3.544 r  display_timings_inst/blue[4]_i_1/O
                         net (fo=1, routed)           0.000     3.544    display_timings_inst_n_8
    SLICE_X108Y128       FDRE                                         r  blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.979     2.321    CLK_IBUF_BUFG
    SLICE_X108Y128       FDRE                                         r  blue_reg[4]/C
                         clock pessimism             -0.256     2.065    
                         clock uncertainty            0.491     2.557    
    SLICE_X108Y128       FDRE (Hold_fdre_C_D)         0.121     2.678    blue_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.678    
                         arrival time                           3.544    
  -------------------------------------------------------------------
                         slack                                  0.866    

Slack (MET) :             0.886ns  (arrival time - required time)
  Source:                 display_timings_inst/o_sy_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.186ns (32.827%)  route 0.381ns (67.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.931ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.320ns
    Source Clock Delay      (SCD):    2.995ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.597     1.683    display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.733 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.529     2.262    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=109, routed)         0.707     2.995    display_timings_inst/CLK
    SLICE_X107Y126       FDRE                                         r  display_timings_inst/o_sy_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y126       FDRE (Prop_fdre_C_Q)         0.141     3.136 r  display_timings_inst/o_sy_reg[0]/Q
                         net (fo=19, routed)          0.381     3.517    display_timings_inst/sy[0]
    SLICE_X112Y125       LUT6 (Prop_lut6_I1_O)        0.045     3.562 r  display_timings_inst/green[0]_i_1/O
                         net (fo=1, routed)           0.000     3.562    p_0_in[0]
    SLICE_X112Y125       FDRE                                         r  green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.978     2.320    CLK_IBUF_BUFG
    SLICE_X112Y125       FDRE                                         r  green_reg[0]/C
                         clock pessimism             -0.256     2.064    
                         clock uncertainty            0.491     2.556    
    SLICE_X112Y125       FDRE (Hold_fdre_C_D)         0.120     2.676    green_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.676    
                         arrival time                           3.562    
  -------------------------------------------------------------------
                         slack                                  0.886    

Slack (MET) :             0.893ns  (arrival time - required time)
  Source:                 display_timings_inst/o_sy_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.209ns (36.423%)  route 0.365ns (63.577%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.932ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.321ns
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.597     1.683    display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.733 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.529     2.262    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=109, routed)         0.709     2.997    display_timings_inst/CLK
    SLICE_X108Y127       FDSE                                         r  display_timings_inst/o_sy_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y127       FDSE (Prop_fdse_C_Q)         0.164     3.161 r  display_timings_inst/o_sy_reg[7]/Q
                         net (fo=10, routed)          0.365     3.526    display_timings_inst/sy[7]
    SLICE_X112Y126       LUT6 (Prop_lut6_I1_O)        0.045     3.571 r  display_timings_inst/green[7]_i_1/O
                         net (fo=1, routed)           0.000     3.571    p_0_in[7]
    SLICE_X112Y126       FDRE                                         r  green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.979     2.321    CLK_IBUF_BUFG
    SLICE_X112Y126       FDRE                                         r  green_reg[7]/C
                         clock pessimism             -0.256     2.065    
                         clock uncertainty            0.491     2.557    
    SLICE_X112Y126       FDRE (Hold_fdre_C_D)         0.121     2.678    green_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.678    
                         arrival time                           3.571    
  -------------------------------------------------------------------
                         slack                                  0.893    

Slack (MET) :             0.909ns  (arrival time - required time)
  Source:                 display_timings_inst/o_sy_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.209ns (35.423%)  route 0.381ns (64.577%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.932ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.321ns
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.597     1.683    display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.733 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.529     2.262    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=109, routed)         0.709     2.997    display_timings_inst/CLK
    SLICE_X108Y127       FDSE                                         r  display_timings_inst/o_sy_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y127       FDSE (Prop_fdse_C_Q)         0.164     3.161 r  display_timings_inst/o_sy_reg[6]/Q
                         net (fo=13, routed)          0.381     3.542    display_timings_inst/sy[6]
    SLICE_X108Y128       LUT6 (Prop_lut6_I4_O)        0.045     3.587 r  display_timings_inst/blue[6]_i_1/O
                         net (fo=1, routed)           0.000     3.587    display_timings_inst_n_6
    SLICE_X108Y128       FDRE                                         r  blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.979     2.321    CLK_IBUF_BUFG
    SLICE_X108Y128       FDRE                                         r  blue_reg[6]/C
                         clock pessimism             -0.256     2.065    
                         clock uncertainty            0.491     2.557    
    SLICE_X108Y128       FDRE (Hold_fdre_C_D)         0.121     2.678    blue_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.678    
                         arrival time                           3.587    
  -------------------------------------------------------------------
                         slack                                  0.909    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_1x_pre

Setup :           42  Failing Endpoints,  Worst Slack      -10.359ns,  Total Violation     -367.938ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -10.359ns  (required time - arrival time)
  Source:                 green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dvi_out/encode_ch1/bias_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_1x_pre rise@1670.034ns - sys_clk_pin rise@1670.000ns)
  Data Path Delay:        13.259ns  (logic 1.386ns (10.453%)  route 11.873ns (89.547%))
  Logic Levels:           7  (LUT4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        3.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.128ns = ( 1679.162 - 1670.034 ) 
    Source Clock Delay      (SCD):    6.111ns = ( 1676.111 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   1670.000  1670.000 r  
    H16                                               0.000  1670.000 r  CLK (IN)
                         net (fo=0)                   0.000  1670.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451  1671.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522  1673.973    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  1674.074 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          2.037  1676.111    CLK_IBUF_BUFG
    SLICE_X112Y125       FDRE                                         r  green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y125       FDRE (Prop_fdre_C_Q)         0.518  1676.629 r  green_reg[0]/Q
                         net (fo=14, routed)          2.378  1679.007    dvi_out/encode_ch1/bias_reg[1]_2[0]
    SLICE_X113Y126       LUT4 (Prop_lut4_I1_O)        0.124  1679.131 r  dvi_out/encode_ch1/o_tmds[3]_i_2__0/O
                         net (fo=6, routed)           2.376  1681.507    dvi_out/encode_ch1/o_tmds[3]_i_2__0_n_0
    SLICE_X111Y129       LUT4 (Prop_lut4_I3_O)        0.124  1681.631 r  dvi_out/encode_ch1/o_tmds[6]_i_2__0/O
                         net (fo=3, routed)           1.384  1683.015    dvi_out/encode_ch1/o_tmds[6]_i_2__0_n_0
    SLICE_X111Y128       LUT5 (Prop_lut5_I4_O)        0.124  1683.139 r  dvi_out/encode_ch1/bias[4]_i_35/O
                         net (fo=16, routed)          1.980  1685.120    dvi_out/encode_ch1/bias[4]_i_35_n_0
    SLICE_X108Y130       LUT4 (Prop_lut4_I2_O)        0.124  1685.244 r  dvi_out/encode_ch1/bias[3]_i_6__0/O
                         net (fo=11, routed)          1.170  1686.414    dvi_out/encode_ch1/bias[3]_i_6__0_n_0
    SLICE_X111Y131       LUT6 (Prop_lut6_I3_O)        0.124  1686.538 r  dvi_out/encode_ch1/bias[4]_i_11/O
                         net (fo=2, routed)           1.639  1688.176    dvi_out/encode_ch1/bias[4]_i_11_n_0
    SLICE_X107Y132       LUT6 (Prop_lut6_I4_O)        0.124  1688.300 r  dvi_out/encode_ch1/bias[4]_i_2__0/O
                         net (fo=1, routed)           0.946  1689.246    dvi_out/encode_ch1/bias[4]_i_2__0_n_0
    SLICE_X107Y132       LUT5 (Prop_lut5_I0_O)        0.124  1689.370 r  dvi_out/encode_ch1/bias[4]_i_1__0/O
                         net (fo=1, routed)           0.000  1689.370    dvi_out/encode_ch1/bias[4]_i_1__0_n_0
    SLICE_X107Y132       FDRE                                         r  dvi_out/encode_ch1/bias_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                   1670.034  1670.034 r  
    H16                                               0.000  1670.034 r  CLK (IN)
                         net (fo=0)                   0.000  1670.034    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380  1671.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293  1673.707    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1673.798 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.612  1675.410    display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083  1675.493 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.725  1677.219    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1677.309 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=109, routed)         1.852  1679.161    dvi_out/encode_ch1/CLK
    SLICE_X107Y132       FDRE                                         r  dvi_out/encode_ch1/bias_reg[4]/C
                         clock pessimism              0.309  1679.471    
                         clock uncertainty           -0.491  1678.979    
    SLICE_X107Y132       FDRE (Setup_fdre_C_D)        0.031  1679.010    dvi_out/encode_ch1/bias_reg[4]
  -------------------------------------------------------------------
                         required time                       1679.011    
                         arrival time                       -1689.370    
  -------------------------------------------------------------------
                         slack                                -10.359    

Slack (VIOLATED) :        -10.209ns  (required time - arrival time)
  Source:                 red_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dvi_out/encode_ch2/bias_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_1x_pre rise@1670.034ns - sys_clk_pin rise@1670.000ns)
  Data Path Delay:        13.079ns  (logic 1.386ns (10.597%)  route 11.693ns (89.403%))
  Logic Levels:           7  (LUT5=2 LUT6=5)
  Clock Path Skew:        3.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.054ns = ( 1679.088 - 1670.034 ) 
    Source Clock Delay      (SCD):    6.113ns = ( 1676.113 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   1670.000  1670.000 r  
    H16                                               0.000  1670.000 r  CLK (IN)
                         net (fo=0)                   0.000  1670.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451  1671.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522  1673.973    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  1674.074 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          2.039  1676.113    CLK_IBUF_BUFG
    SLICE_X112Y123       FDRE                                         r  red_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y123       FDRE (Prop_fdre_C_Q)         0.518  1676.630 r  red_reg[1]/Q
                         net (fo=14, routed)          2.049  1678.679    dvi_out/encode_ch2/Q[1]
    SLICE_X113Y121       LUT6 (Prop_lut6_I2_O)        0.124  1678.803 r  dvi_out/encode_ch2/bias[1]_i_4__0/O
                         net (fo=3, routed)           2.223  1681.027    dvi_out/encode_ch2/bias[1]_i_4__0_n_0
    SLICE_X112Y119       LUT6 (Prop_lut6_I0_O)        0.124  1681.151 r  dvi_out/encode_ch2/bias[1]_i_2__1/O
                         net (fo=38, routed)          0.786  1681.937    dvi_out/encode_ch2/red_reg[7]
    SLICE_X111Y119       LUT5 (Prop_lut5_I4_O)        0.124  1682.061 r  dvi_out/encode_ch2/bias[4]_i_33__0/O
                         net (fo=14, routed)          1.831  1683.892    dvi_out/encode_ch2/bias[4]_i_33__0_n_0
    SLICE_X106Y117       LUT6 (Prop_lut6_I5_O)        0.124  1684.016 r  dvi_out/encode_ch2/bias[4]_i_24__1/O
                         net (fo=2, routed)           1.471  1685.488    dvi_out/encode_ch2/bias[4]_i_24__1_n_0
    SLICE_X106Y117       LUT6 (Prop_lut6_I0_O)        0.124  1685.612 r  dvi_out/encode_ch2/bias[4]_i_11__0/O
                         net (fo=3, routed)           1.834  1687.446    dvi_out/encode_ch2/bias[4]_i_11__0_n_0
    SLICE_X104Y117       LUT6 (Prop_lut6_I4_O)        0.124  1687.570 r  dvi_out/encode_ch2/bias[4]_i_2__1/O
                         net (fo=1, routed)           1.498  1689.068    dvi_out/encode_ch2/bias[4]_i_2__1_n_0
    SLICE_X104Y117       LUT5 (Prop_lut5_I0_O)        0.124  1689.192 r  dvi_out/encode_ch2/bias[4]_i_1__1/O
                         net (fo=1, routed)           0.000  1689.192    dvi_out/encode_ch2/bias[4]_i_1__1_n_0
    SLICE_X104Y117       FDRE                                         r  dvi_out/encode_ch2/bias_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                   1670.034  1670.034 r  
    H16                                               0.000  1670.034 r  CLK (IN)
                         net (fo=0)                   0.000  1670.034    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380  1671.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293  1673.707    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1673.798 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.612  1675.410    display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083  1675.493 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.725  1677.219    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1677.309 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=109, routed)         1.778  1679.088    dvi_out/encode_ch2/CLK
    SLICE_X104Y117       FDRE                                         r  dvi_out/encode_ch2/bias_reg[4]/C
                         clock pessimism              0.309  1679.397    
                         clock uncertainty           -0.491  1678.906    
    SLICE_X104Y117       FDRE (Setup_fdre_C_D)        0.077  1678.983    dvi_out/encode_ch2/bias_reg[4]
  -------------------------------------------------------------------
                         required time                       1678.983    
                         arrival time                       -1689.192    
  -------------------------------------------------------------------
                         slack                                -10.209    

Slack (VIOLATED) :        -10.183ns  (required time - arrival time)
  Source:                 green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dvi_out/encode_ch1/bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_1x_pre rise@1670.034ns - sys_clk_pin rise@1670.000ns)
  Data Path Delay:        13.080ns  (logic 1.386ns (10.597%)  route 11.694ns (89.403%))
  Logic Levels:           7  (LUT4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        3.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.126ns = ( 1679.160 - 1670.034 ) 
    Source Clock Delay      (SCD):    6.111ns = ( 1676.111 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   1670.000  1670.000 r  
    H16                                               0.000  1670.000 r  CLK (IN)
                         net (fo=0)                   0.000  1670.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451  1671.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522  1673.973    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  1674.074 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          2.037  1676.111    CLK_IBUF_BUFG
    SLICE_X112Y125       FDRE                                         r  green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y125       FDRE (Prop_fdre_C_Q)         0.518  1676.629 r  green_reg[0]/Q
                         net (fo=14, routed)          2.378  1679.007    dvi_out/encode_ch1/bias_reg[1]_2[0]
    SLICE_X113Y126       LUT4 (Prop_lut4_I1_O)        0.124  1679.131 r  dvi_out/encode_ch1/o_tmds[3]_i_2__0/O
                         net (fo=6, routed)           2.376  1681.507    dvi_out/encode_ch1/o_tmds[3]_i_2__0_n_0
    SLICE_X111Y129       LUT4 (Prop_lut4_I3_O)        0.124  1681.631 r  dvi_out/encode_ch1/o_tmds[6]_i_2__0/O
                         net (fo=3, routed)           1.384  1683.015    dvi_out/encode_ch1/o_tmds[6]_i_2__0_n_0
    SLICE_X111Y128       LUT5 (Prop_lut5_I4_O)        0.124  1683.139 r  dvi_out/encode_ch1/bias[4]_i_35/O
                         net (fo=16, routed)          1.980  1685.120    dvi_out/encode_ch1/bias[4]_i_35_n_0
    SLICE_X108Y130       LUT4 (Prop_lut4_I2_O)        0.124  1685.244 r  dvi_out/encode_ch1/bias[3]_i_6__0/O
                         net (fo=11, routed)          1.170  1686.414    dvi_out/encode_ch1/bias[3]_i_6__0_n_0
    SLICE_X111Y131       LUT6 (Prop_lut6_I3_O)        0.124  1686.538 r  dvi_out/encode_ch1/bias[4]_i_11/O
                         net (fo=2, routed)           1.740  1688.277    dvi_out/encode_ch1/bias[4]_i_11_n_0
    SLICE_X109Y131       LUT5 (Prop_lut5_I4_O)        0.124  1688.401 r  dvi_out/encode_ch1/bias[3]_i_2/O
                         net (fo=1, routed)           0.665  1689.066    dvi_out/encode_ch1/bias[3]_i_2_n_0
    SLICE_X109Y131       LUT6 (Prop_lut6_I0_O)        0.124  1689.190 r  dvi_out/encode_ch1/bias[3]_i_1__0/O
                         net (fo=1, routed)           0.000  1689.190    dvi_out/encode_ch1/bias[3]_i_1__0_n_0
    SLICE_X109Y131       FDRE                                         r  dvi_out/encode_ch1/bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                   1670.034  1670.034 r  
    H16                                               0.000  1670.034 r  CLK (IN)
                         net (fo=0)                   0.000  1670.034    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380  1671.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293  1673.707    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1673.798 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.612  1675.410    display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083  1675.493 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.725  1677.219    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1677.309 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=109, routed)         1.850  1679.160    dvi_out/encode_ch1/CLK
    SLICE_X109Y131       FDRE                                         r  dvi_out/encode_ch1/bias_reg[3]/C
                         clock pessimism              0.309  1679.469    
                         clock uncertainty           -0.491  1678.978    
    SLICE_X109Y131       FDRE (Setup_fdre_C_D)        0.029  1679.007    dvi_out/encode_ch1/bias_reg[3]
  -------------------------------------------------------------------
                         required time                       1679.007    
                         arrival time                       -1689.190    
  -------------------------------------------------------------------
                         slack                                -10.183    

Slack (VIOLATED) :        -10.164ns  (required time - arrival time)
  Source:                 blue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dvi_out/encode_ch0/bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_1x_pre rise@1670.034ns - sys_clk_pin rise@1670.000ns)
  Data Path Delay:        12.979ns  (logic 1.386ns (10.679%)  route 11.593ns (89.321%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        3.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.049ns = ( 1679.083 - 1670.034 ) 
    Source Clock Delay      (SCD):    6.115ns = ( 1676.115 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   1670.000  1670.000 r  
    H16                                               0.000  1670.000 r  CLK (IN)
                         net (fo=0)                   0.000  1670.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451  1671.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522  1673.973    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  1674.074 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          2.041  1676.115    CLK_IBUF_BUFG
    SLICE_X108Y128       FDRE                                         r  blue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y128       FDRE (Prop_fdre_C_Q)         0.518  1676.633 r  blue_reg[4]/Q
                         net (fo=9, routed)           1.900  1678.533    dvi_out/encode_ch0/bias_reg[1]_2[4]
    SLICE_X106Y129       LUT3 (Prop_lut3_I2_O)        0.124  1678.657 r  dvi_out/encode_ch0/bias[1]_i_6/O
                         net (fo=2, routed)           1.996  1680.653    dvi_out/encode_ch0/bias[1]_i_6_n_0
    SLICE_X107Y130       LUT6 (Prop_lut6_I2_O)        0.124  1680.777 r  dvi_out/encode_ch0/bias[1]_i_2/O
                         net (fo=32, routed)          1.330  1682.107    dvi_out/encode_ch0/blue_reg[0]
    SLICE_X106Y129       LUT5 (Prop_lut5_I0_O)        0.124  1682.231 r  dvi_out/encode_ch0/bias[4]_i_46/O
                         net (fo=19, routed)          1.866  1684.096    dvi_out/encode_ch0/bias[4]_i_46_n_0
    SLICE_X105Y127       LUT4 (Prop_lut4_I1_O)        0.124  1684.220 r  dvi_out/encode_ch0/bias[2]_i_4/O
                         net (fo=5, routed)           1.287  1685.507    dvi_out/encode_ch0/bias[2]_i_4_n_0
    SLICE_X103Y128       LUT5 (Prop_lut5_I0_O)        0.124  1685.631 r  dvi_out/encode_ch0/bias[4]_i_30__1/O
                         net (fo=2, routed)           1.667  1687.298    dvi_out/encode_ch0/bias[4]_i_30__1_n_0
    SLICE_X100Y128       LUT6 (Prop_lut6_I2_O)        0.124  1687.422 r  dvi_out/encode_ch0/bias[3]_i_5_comp/O
                         net (fo=1, routed)           1.547  1688.969    dvi_out/encode_ch0/bias[3]_i_5_n_0
    SLICE_X101Y128       LUT6 (Prop_lut6_I5_O)        0.124  1689.093 r  dvi_out/encode_ch0/bias[3]_i_1/O
                         net (fo=1, routed)           0.000  1689.093    dvi_out/encode_ch0/bias[3]_i_1_n_0
    SLICE_X101Y128       FDRE                                         r  dvi_out/encode_ch0/bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                   1670.034  1670.034 r  
    H16                                               0.000  1670.034 r  CLK (IN)
                         net (fo=0)                   0.000  1670.034    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380  1671.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293  1673.707    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1673.798 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.612  1675.410    display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083  1675.493 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.725  1677.219    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1677.309 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=109, routed)         1.773  1679.083    dvi_out/encode_ch0/CLK
    SLICE_X101Y128       FDRE                                         r  dvi_out/encode_ch0/bias_reg[3]/C
                         clock pessimism              0.309  1679.392    
                         clock uncertainty           -0.491  1678.901    
    SLICE_X101Y128       FDRE (Setup_fdre_C_D)        0.029  1678.930    dvi_out/encode_ch0/bias_reg[3]
  -------------------------------------------------------------------
                         required time                       1678.930    
                         arrival time                       -1689.093    
  -------------------------------------------------------------------
                         slack                                -10.164    

Slack (VIOLATED) :        -10.115ns  (required time - arrival time)
  Source:                 green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dvi_out/encode_ch1/o_tmds_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_1x_pre rise@1670.034ns - sys_clk_pin rise@1670.000ns)
  Data Path Delay:        13.013ns  (logic 1.386ns (10.651%)  route 11.627ns (89.349%))
  Logic Levels:           7  (LUT3=1 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        3.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.128ns = ( 1679.162 - 1670.034 ) 
    Source Clock Delay      (SCD):    6.111ns = ( 1676.111 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   1670.000  1670.000 r  
    H16                                               0.000  1670.000 r  CLK (IN)
                         net (fo=0)                   0.000  1670.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451  1671.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522  1673.973    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  1674.074 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          2.037  1676.111    CLK_IBUF_BUFG
    SLICE_X112Y125       FDRE                                         r  green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y125       FDRE (Prop_fdre_C_Q)         0.518  1676.629 r  green_reg[0]/Q
                         net (fo=14, routed)          2.378  1679.007    dvi_out/encode_ch1/bias_reg[1]_2[0]
    SLICE_X113Y126       LUT4 (Prop_lut4_I1_O)        0.124  1679.131 r  dvi_out/encode_ch1/o_tmds[3]_i_2__0/O
                         net (fo=6, routed)           2.376  1681.507    dvi_out/encode_ch1/o_tmds[3]_i_2__0_n_0
    SLICE_X111Y129       LUT4 (Prop_lut4_I3_O)        0.124  1681.631 r  dvi_out/encode_ch1/o_tmds[6]_i_2__0/O
                         net (fo=3, routed)           1.384  1683.015    dvi_out/encode_ch1/o_tmds[6]_i_2__0_n_0
    SLICE_X111Y128       LUT5 (Prop_lut5_I4_O)        0.124  1683.139 r  dvi_out/encode_ch1/bias[4]_i_35/O
                         net (fo=16, routed)          1.484  1684.624    dvi_out/encode_ch1/bias[4]_i_35_n_0
    SLICE_X111Y131       LUT4 (Prop_lut4_I3_O)        0.124  1684.748 r  dvi_out/encode_ch1/bias[4]_i_14/O
                         net (fo=3, routed)           1.748  1686.496    dvi_out/encode_ch1/bias[4]_i_14_n_0
    SLICE_X111Y129       LUT6 (Prop_lut6_I4_O)        0.124  1686.620 f  dvi_out/encode_ch1/bias[4]_i_3/O
                         net (fo=13, routed)          0.679  1687.299    dvi_out/encode_ch1/bias_reg[1]_0
    SLICE_X111Y129       LUT3 (Prop_lut3_I0_O)        0.124  1687.423 r  dvi_out/encode_ch1/o_tmds[2]_i_2/O
                         net (fo=1, routed)           1.577  1689.000    display_timings_inst/o_tmds_reg[2]
    SLICE_X110Y130       LUT6 (Prop_lut6_I2_O)        0.124  1689.124 r  display_timings_inst/o_tmds[2]_i_1__0/O
                         net (fo=1, routed)           0.000  1689.124    dvi_out/encode_ch1/o_tmds_reg[2]_0
    SLICE_X110Y130       FDSE                                         r  dvi_out/encode_ch1/o_tmds_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                   1670.034  1670.034 r  
    H16                                               0.000  1670.034 r  CLK (IN)
                         net (fo=0)                   0.000  1670.034    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380  1671.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293  1673.707    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1673.798 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.612  1675.410    display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083  1675.493 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.725  1677.219    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1677.309 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=109, routed)         1.852  1679.161    dvi_out/encode_ch1/CLK
    SLICE_X110Y130       FDSE                                         r  dvi_out/encode_ch1/o_tmds_reg[2]/C
                         clock pessimism              0.309  1679.471    
                         clock uncertainty           -0.491  1678.979    
    SLICE_X110Y130       FDSE (Setup_fdse_C_D)        0.029  1679.009    dvi_out/encode_ch1/o_tmds_reg[2]
  -------------------------------------------------------------------
                         required time                       1679.009    
                         arrival time                       -1689.124    
  -------------------------------------------------------------------
                         slack                                -10.115    

Slack (VIOLATED) :        -9.902ns  (required time - arrival time)
  Source:                 red_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dvi_out/encode_ch2/bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_1x_pre rise@1670.034ns - sys_clk_pin rise@1670.000ns)
  Data Path Delay:        12.724ns  (logic 1.386ns (10.893%)  route 11.338ns (89.107%))
  Logic Levels:           7  (LUT5=2 LUT6=5)
  Clock Path Skew:        3.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.052ns = ( 1679.086 - 1670.034 ) 
    Source Clock Delay      (SCD):    6.113ns = ( 1676.113 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   1670.000  1670.000 r  
    H16                                               0.000  1670.000 r  CLK (IN)
                         net (fo=0)                   0.000  1670.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451  1671.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522  1673.973    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  1674.074 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          2.039  1676.113    CLK_IBUF_BUFG
    SLICE_X112Y123       FDRE                                         r  red_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y123       FDRE (Prop_fdre_C_Q)         0.518  1676.630 r  red_reg[1]/Q
                         net (fo=14, routed)          2.049  1678.679    dvi_out/encode_ch2/Q[1]
    SLICE_X113Y121       LUT6 (Prop_lut6_I2_O)        0.124  1678.803 r  dvi_out/encode_ch2/bias[1]_i_4__0/O
                         net (fo=3, routed)           2.223  1681.027    dvi_out/encode_ch2/bias[1]_i_4__0_n_0
    SLICE_X112Y119       LUT6 (Prop_lut6_I0_O)        0.124  1681.151 r  dvi_out/encode_ch2/bias[1]_i_2__1/O
                         net (fo=38, routed)          0.786  1681.937    dvi_out/encode_ch2/red_reg[7]
    SLICE_X111Y119       LUT5 (Prop_lut5_I4_O)        0.124  1682.061 r  dvi_out/encode_ch2/bias[4]_i_33__0/O
                         net (fo=14, routed)          1.831  1683.892    dvi_out/encode_ch2/bias[4]_i_33__0_n_0
    SLICE_X106Y117       LUT6 (Prop_lut6_I5_O)        0.124  1684.016 r  dvi_out/encode_ch2/bias[4]_i_24__1/O
                         net (fo=2, routed)           1.471  1685.488    dvi_out/encode_ch2/bias[4]_i_24__1_n_0
    SLICE_X106Y117       LUT6 (Prop_lut6_I0_O)        0.124  1685.612 r  dvi_out/encode_ch2/bias[4]_i_11__0/O
                         net (fo=3, routed)           1.927  1687.538    dvi_out/encode_ch2/bias[4]_i_11__0_n_0
    SLICE_X103Y118       LUT5 (Prop_lut5_I2_O)        0.124  1687.662 r  dvi_out/encode_ch2/bias[3]_i_2__0/O
                         net (fo=1, routed)           1.050  1688.713    dvi_out/encode_ch2/bias[3]_i_2__0_n_0
    SLICE_X103Y118       LUT6 (Prop_lut6_I0_O)        0.124  1688.837 r  dvi_out/encode_ch2/bias[3]_i_1__1/O
                         net (fo=1, routed)           0.000  1688.837    dvi_out/encode_ch2/bias[3]_i_1__1_n_0
    SLICE_X103Y118       FDRE                                         r  dvi_out/encode_ch2/bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                   1670.034  1670.034 r  
    H16                                               0.000  1670.034 r  CLK (IN)
                         net (fo=0)                   0.000  1670.034    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380  1671.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293  1673.707    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1673.798 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.612  1675.410    display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083  1675.493 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.725  1677.219    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1677.309 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=109, routed)         1.776  1679.086    dvi_out/encode_ch2/CLK
    SLICE_X103Y118       FDRE                                         r  dvi_out/encode_ch2/bias_reg[3]/C
                         clock pessimism              0.309  1679.395    
                         clock uncertainty           -0.491  1678.904    
    SLICE_X103Y118       FDRE (Setup_fdre_C_D)        0.031  1678.935    dvi_out/encode_ch2/bias_reg[3]
  -------------------------------------------------------------------
                         required time                       1678.935    
                         arrival time                       -1688.837    
  -------------------------------------------------------------------
                         slack                                 -9.902    

Slack (VIOLATED) :        -9.829ns  (required time - arrival time)
  Source:                 blue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dvi_out/encode_ch0/bias_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_1x_pre rise@1670.034ns - sys_clk_pin rise@1670.000ns)
  Data Path Delay:        12.700ns  (logic 1.460ns (11.496%)  route 11.240ns (88.504%))
  Logic Levels:           7  (LUT4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        3.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.050ns = ( 1679.084 - 1670.034 ) 
    Source Clock Delay      (SCD):    6.112ns = ( 1676.112 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   1670.000  1670.000 r  
    H16                                               0.000  1670.000 r  CLK (IN)
                         net (fo=0)                   0.000  1670.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451  1671.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522  1673.973    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  1674.074 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          2.038  1676.112    CLK_IBUF_BUFG
    SLICE_X109Y127       FDRE                                         r  blue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y127       FDRE (Prop_fdre_C_Q)         0.419  1676.531 r  blue_reg[1]/Q
                         net (fo=18, routed)          2.271  1678.802    dvi_out/encode_ch0/bias_reg[1]_2[1]
    SLICE_X109Y129       LUT4 (Prop_lut4_I1_O)        0.297  1679.099 r  dvi_out/encode_ch0/o_tmds[6]_i_3/O
                         net (fo=3, routed)           1.506  1680.605    dvi_out/encode_ch0/o_tmds[6]_i_3_n_0
    SLICE_X109Y130       LUT4 (Prop_lut4_I3_O)        0.124  1680.729 r  dvi_out/encode_ch0/o_tmds[6]_i_2/O
                         net (fo=7, routed)           1.678  1682.407    dvi_out/encode_ch0/blue_reg[4]
    SLICE_X105Y130       LUT5 (Prop_lut5_I4_O)        0.124  1682.531 f  dvi_out/encode_ch0/bias[4]_i_47/O
                         net (fo=17, routed)          1.546  1684.077    dvi_out/encode_ch0/bias[4]_i_47_n_0
    SLICE_X103Y129       LUT4 (Prop_lut4_I2_O)        0.124  1684.201 r  dvi_out/encode_ch0/bias[4]_i_25/O
                         net (fo=4, routed)           1.505  1685.706    dvi_out/encode_ch0/bias[4]_i_25_n_0
    SLICE_X102Y128       LUT6 (Prop_lut6_I2_O)        0.124  1685.830 r  dvi_out/encode_ch0/bias[4]_i_18/O
                         net (fo=1, routed)           1.412  1687.241    dvi_out/encode_ch0/bias[4]_i_18_n_0
    SLICE_X102Y128       LUT6 (Prop_lut6_I0_O)        0.124  1687.365 r  dvi_out/encode_ch0/bias[4]_i_4/O
                         net (fo=1, routed)           1.323  1688.688    dvi_out/encode_ch0/bias[4]_i_4_n_0
    SLICE_X102Y128       LUT5 (Prop_lut5_I0_O)        0.124  1688.812 r  dvi_out/encode_ch0/bias[4]_i_2/O
                         net (fo=1, routed)           0.000  1688.812    dvi_out/encode_ch0/bias[4]_i_2_n_0
    SLICE_X102Y128       FDRE                                         r  dvi_out/encode_ch0/bias_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                   1670.034  1670.034 r  
    H16                                               0.000  1670.034 r  CLK (IN)
                         net (fo=0)                   0.000  1670.034    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380  1671.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293  1673.707    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1673.798 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.612  1675.410    display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083  1675.493 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.725  1677.219    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1677.309 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=109, routed)         1.774  1679.083    dvi_out/encode_ch0/CLK
    SLICE_X102Y128       FDRE                                         r  dvi_out/encode_ch0/bias_reg[4]/C
                         clock pessimism              0.309  1679.393    
                         clock uncertainty           -0.491  1678.901    
    SLICE_X102Y128       FDRE (Setup_fdre_C_D)        0.081  1678.983    dvi_out/encode_ch0/bias_reg[4]
  -------------------------------------------------------------------
                         required time                       1678.983    
                         arrival time                       -1688.812    
  -------------------------------------------------------------------
                         slack                                 -9.829    

Slack (VIOLATED) :        -9.648ns  (required time - arrival time)
  Source:                 blue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dvi_out/encode_ch0/o_tmds_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_1x_pre rise@1670.034ns - sys_clk_pin rise@1670.000ns)
  Data Path Delay:        12.471ns  (logic 1.460ns (11.708%)  route 11.011ns (88.292%))
  Logic Levels:           7  (LUT3=1 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        3.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.051ns = ( 1679.085 - 1670.034 ) 
    Source Clock Delay      (SCD):    6.112ns = ( 1676.112 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   1670.000  1670.000 r  
    H16                                               0.000  1670.000 r  CLK (IN)
                         net (fo=0)                   0.000  1670.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451  1671.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522  1673.973    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  1674.074 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          2.038  1676.112    CLK_IBUF_BUFG
    SLICE_X109Y127       FDRE                                         r  blue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y127       FDRE (Prop_fdre_C_Q)         0.419  1676.531 r  blue_reg[1]/Q
                         net (fo=18, routed)          2.271  1678.802    dvi_out/encode_ch0/bias_reg[1]_2[1]
    SLICE_X109Y129       LUT4 (Prop_lut4_I1_O)        0.297  1679.099 r  dvi_out/encode_ch0/o_tmds[6]_i_3/O
                         net (fo=3, routed)           1.506  1680.605    dvi_out/encode_ch0/o_tmds[6]_i_3_n_0
    SLICE_X109Y130       LUT4 (Prop_lut4_I3_O)        0.124  1680.729 r  dvi_out/encode_ch0/o_tmds[6]_i_2/O
                         net (fo=7, routed)           1.678  1682.407    dvi_out/encode_ch0/blue_reg[4]
    SLICE_X105Y130       LUT5 (Prop_lut5_I4_O)        0.124  1682.531 f  dvi_out/encode_ch0/bias[4]_i_47/O
                         net (fo=17, routed)          1.546  1684.077    dvi_out/encode_ch0/bias[4]_i_47_n_0
    SLICE_X103Y129       LUT4 (Prop_lut4_I2_O)        0.124  1684.201 r  dvi_out/encode_ch0/bias[4]_i_25/O
                         net (fo=4, routed)           1.530  1685.730    dvi_out/encode_ch0/bias[4]_i_25_n_0
    SLICE_X104Y127       LUT6 (Prop_lut6_I4_O)        0.124  1685.854 r  dvi_out/encode_ch0/bias[4]_i_5/O
                         net (fo=7, routed)           1.099  1686.954    dvi_out/encode_ch0/bias_reg[1]_0
    SLICE_X104Y127       LUT3 (Prop_lut3_I0_O)        0.124  1687.078 r  dvi_out/encode_ch0/o_tmds[7]_i_3/O
                         net (fo=7, routed)           1.380  1688.458    display_timings_inst/o_tmds_reg[7]_0
    SLICE_X105Y129       LUT6 (Prop_lut6_I1_O)        0.124  1688.582 r  display_timings_inst/o_tmds[0]_i_1/O
                         net (fo=1, routed)           0.000  1688.582    dvi_out/encode_ch0/o_tmds0_in[0]
    SLICE_X105Y129       FDRE                                         r  dvi_out/encode_ch0/o_tmds_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                   1670.034  1670.034 r  
    H16                                               0.000  1670.034 r  CLK (IN)
                         net (fo=0)                   0.000  1670.034    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380  1671.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293  1673.707    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1673.798 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.612  1675.410    display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083  1675.493 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.725  1677.219    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1677.309 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=109, routed)         1.775  1679.085    dvi_out/encode_ch0/CLK
    SLICE_X105Y129       FDRE                                         r  dvi_out/encode_ch0/o_tmds_reg[0]/C
                         clock pessimism              0.309  1679.394    
                         clock uncertainty           -0.491  1678.903    
    SLICE_X105Y129       FDRE (Setup_fdre_C_D)        0.031  1678.934    dvi_out/encode_ch0/o_tmds_reg[0]
  -------------------------------------------------------------------
                         required time                       1678.934    
                         arrival time                       -1688.582    
  -------------------------------------------------------------------
                         slack                                 -9.648    

Slack (VIOLATED) :        -9.595ns  (required time - arrival time)
  Source:                 green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dvi_out/encode_ch1/bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_1x_pre rise@1670.034ns - sys_clk_pin rise@1670.000ns)
  Data Path Delay:        12.528ns  (logic 1.479ns (11.806%)  route 11.049ns (88.194%))
  Logic Levels:           7  (LUT4=3 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        3.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.128ns = ( 1679.162 - 1670.034 ) 
    Source Clock Delay      (SCD):    6.111ns = ( 1676.111 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   1670.000  1670.000 r  
    H16                                               0.000  1670.000 r  CLK (IN)
                         net (fo=0)                   0.000  1670.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451  1671.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522  1673.973    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  1674.074 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          2.037  1676.111    CLK_IBUF_BUFG
    SLICE_X112Y125       FDRE                                         r  green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y125       FDRE (Prop_fdre_C_Q)         0.518  1676.629 r  green_reg[0]/Q
                         net (fo=14, routed)          2.378  1679.007    dvi_out/encode_ch1/bias_reg[1]_2[0]
    SLICE_X113Y126       LUT4 (Prop_lut4_I1_O)        0.124  1679.131 r  dvi_out/encode_ch1/o_tmds[3]_i_2__0/O
                         net (fo=6, routed)           2.376  1681.507    dvi_out/encode_ch1/o_tmds[3]_i_2__0_n_0
    SLICE_X111Y129       LUT4 (Prop_lut4_I3_O)        0.124  1681.631 r  dvi_out/encode_ch1/o_tmds[6]_i_2__0/O
                         net (fo=3, routed)           1.384  1683.015    dvi_out/encode_ch1/o_tmds[6]_i_2__0_n_0
    SLICE_X111Y128       LUT5 (Prop_lut5_I4_O)        0.124  1683.139 r  dvi_out/encode_ch1/bias[4]_i_35/O
                         net (fo=16, routed)          1.980  1685.120    dvi_out/encode_ch1/bias[4]_i_35_n_0
    SLICE_X108Y130       LUT4 (Prop_lut4_I2_O)        0.124  1685.244 r  dvi_out/encode_ch1/bias[3]_i_6__0/O
                         net (fo=11, routed)          1.345  1686.588    dvi_out/encode_ch1/bias[3]_i_6__0_n_0
    SLICE_X111Y131       LUT6 (Prop_lut6_I2_O)        0.124  1686.712 r  dvi_out/encode_ch1/bias[4]_i_10/O
                         net (fo=3, routed)           1.585  1688.298    dvi_out/encode_ch1/bias[4]_i_10_n_0
    SLICE_X109Y132       LUT5 (Prop_lut5_I2_O)        0.124  1688.422 r  dvi_out/encode_ch1/bias[2]_i_3__0/O
                         net (fo=1, routed)           0.000  1688.422    dvi_out/encode_ch1/bias[2]_i_3__0_n_0
    SLICE_X109Y132       MUXF7 (Prop_muxf7_I1_O)      0.217  1688.639 r  dvi_out/encode_ch1/bias_reg[2]_i_1/O
                         net (fo=1, routed)           0.000  1688.639    dvi_out/encode_ch1/bias_reg[2]_i_1_n_0
    SLICE_X109Y132       FDRE                                         r  dvi_out/encode_ch1/bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                   1670.034  1670.034 r  
    H16                                               0.000  1670.034 r  CLK (IN)
                         net (fo=0)                   0.000  1670.034    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380  1671.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293  1673.707    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1673.798 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.612  1675.410    display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083  1675.493 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.725  1677.219    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1677.309 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=109, routed)         1.852  1679.161    dvi_out/encode_ch1/CLK
    SLICE_X109Y132       FDRE                                         r  dvi_out/encode_ch1/bias_reg[2]/C
                         clock pessimism              0.309  1679.471    
                         clock uncertainty           -0.491  1678.979    
    SLICE_X109Y132       FDRE (Setup_fdre_C_D)        0.064  1679.043    dvi_out/encode_ch1/bias_reg[2]
  -------------------------------------------------------------------
                         required time                       1679.044    
                         arrival time                       -1688.638    
  -------------------------------------------------------------------
                         slack                                 -9.595    

Slack (VIOLATED) :        -9.464ns  (required time - arrival time)
  Source:                 blue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dvi_out/encode_ch0/o_tmds_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_1x_pre rise@1670.034ns - sys_clk_pin rise@1670.000ns)
  Data Path Delay:        12.284ns  (logic 1.460ns (11.886%)  route 10.824ns (88.114%))
  Logic Levels:           7  (LUT3=1 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        3.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.047ns = ( 1679.081 - 1670.034 ) 
    Source Clock Delay      (SCD):    6.112ns = ( 1676.112 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   1670.000  1670.000 r  
    H16                                               0.000  1670.000 r  CLK (IN)
                         net (fo=0)                   0.000  1670.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451  1671.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522  1673.973    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  1674.074 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          2.038  1676.112    CLK_IBUF_BUFG
    SLICE_X109Y127       FDRE                                         r  blue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y127       FDRE (Prop_fdre_C_Q)         0.419  1676.531 r  blue_reg[1]/Q
                         net (fo=18, routed)          2.271  1678.802    dvi_out/encode_ch0/bias_reg[1]_2[1]
    SLICE_X109Y129       LUT4 (Prop_lut4_I1_O)        0.297  1679.099 r  dvi_out/encode_ch0/o_tmds[6]_i_3/O
                         net (fo=3, routed)           1.506  1680.605    dvi_out/encode_ch0/o_tmds[6]_i_3_n_0
    SLICE_X109Y130       LUT4 (Prop_lut4_I3_O)        0.124  1680.729 r  dvi_out/encode_ch0/o_tmds[6]_i_2/O
                         net (fo=7, routed)           1.678  1682.407    dvi_out/encode_ch0/blue_reg[4]
    SLICE_X105Y130       LUT5 (Prop_lut5_I4_O)        0.124  1682.531 f  dvi_out/encode_ch0/bias[4]_i_47/O
                         net (fo=17, routed)          1.546  1684.077    dvi_out/encode_ch0/bias[4]_i_47_n_0
    SLICE_X103Y129       LUT4 (Prop_lut4_I2_O)        0.124  1684.201 r  dvi_out/encode_ch0/bias[4]_i_25/O
                         net (fo=4, routed)           1.530  1685.730    dvi_out/encode_ch0/bias[4]_i_25_n_0
    SLICE_X104Y127       LUT6 (Prop_lut6_I4_O)        0.124  1685.854 r  dvi_out/encode_ch0/bias[4]_i_5/O
                         net (fo=7, routed)           1.099  1686.954    dvi_out/encode_ch0/bias_reg[1]_0
    SLICE_X104Y127       LUT3 (Prop_lut3_I0_O)        0.124  1687.078 r  dvi_out/encode_ch0/o_tmds[7]_i_3/O
                         net (fo=7, routed)           1.193  1688.271    display_timings_inst/o_tmds_reg[7]_0
    SLICE_X105Y126       LUT6 (Prop_lut6_I3_O)        0.124  1688.395 r  display_timings_inst/o_tmds[1]_i_1/O
                         net (fo=1, routed)           0.000  1688.395    dvi_out/encode_ch0/o_tmds0_in[1]
    SLICE_X105Y126       FDRE                                         r  dvi_out/encode_ch0/o_tmds_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                   1670.034  1670.034 r  
    H16                                               0.000  1670.034 r  CLK (IN)
                         net (fo=0)                   0.000  1670.034    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380  1671.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293  1673.707    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1673.798 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.612  1675.410    display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083  1675.493 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.725  1677.219    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1677.309 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=109, routed)         1.771  1679.081    dvi_out/encode_ch0/CLK
    SLICE_X105Y126       FDRE                                         r  dvi_out/encode_ch0/o_tmds_reg[1]/C
                         clock pessimism              0.309  1679.390    
                         clock uncertainty           -0.491  1678.899    
    SLICE_X105Y126       FDRE (Setup_fdre_C_D)        0.032  1678.931    dvi_out/encode_ch0/o_tmds_reg[1]
  -------------------------------------------------------------------
                         required time                       1678.931    
                         arrival time                       -1688.395    
  -------------------------------------------------------------------
                         slack                                 -9.464    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 green_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dvi_out/encode_ch1/o_tmds_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.923ns  (logic 0.618ns (12.552%)  route 4.305ns (87.448%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        4.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.004ns
    Source Clock Delay      (SCD):    5.610ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.845     5.610    CLK_IBUF_BUFG
    SLICE_X112Y126       FDRE                                         r  green_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y126       FDRE (Prop_fdre_C_Q)         0.418     6.028 r  green_reg[7]/Q
                         net (fo=6, routed)           2.312     8.340    dvi_out/encode_ch1/bias_reg[1]_2[7]
    SLICE_X113Y128       LUT6 (Prop_lut6_I2_O)        0.100     8.440 f  dvi_out/encode_ch1/bias[1]_i_2__0/O
                         net (fo=35, routed)          1.993    10.433    display_timings_inst/o_tmds_reg[7]_4
    SLICE_X113Y128       LUT3 (Prop_lut3_I2_O)        0.100    10.533 r  display_timings_inst/o_tmds[8]_i_1__0/O
                         net (fo=1, routed)           0.000    10.533    dvi_out/encode_ch1/o_tmds_reg[8]_1
    SLICE_X113Y128       FDSE                                         r  dvi_out/encode_ch1/o_tmds_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.806     5.880    display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.968 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.889     7.857    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.958 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=109, routed)         2.046    10.004    dvi_out/encode_ch1/CLK
    SLICE_X113Y128       FDSE                                         r  dvi_out/encode_ch1/o_tmds_reg[8]/C
                         clock pessimism             -0.309     9.694    
                         clock uncertainty            0.491    10.186    
    SLICE_X113Y128       FDSE (Hold_fdse_C_D)         0.269    10.455    dvi_out/encode_ch1/o_tmds_reg[8]
  -------------------------------------------------------------------
                         required time                        -10.455    
                         arrival time                          10.533    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 red_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dvi_out/encode_ch2/o_tmds_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.968ns  (logic 0.618ns (12.440%)  route 4.350ns (87.560%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        4.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.006ns
    Source Clock Delay      (SCD):    5.610ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.845     5.610    CLK_IBUF_BUFG
    SLICE_X112Y123       FDRE                                         r  red_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y123       FDRE (Prop_fdre_C_Q)         0.418     6.028 r  red_reg[1]/Q
                         net (fo=14, routed)          2.183     8.210    dvi_out/encode_ch2/Q[1]
    SLICE_X109Y118       LUT4 (Prop_lut4_I1_O)        0.100     8.310 r  dvi_out/encode_ch2/o_tmds[3]_i_2/O
                         net (fo=8, routed)           2.167    10.477    display_timings_inst/o_tmds_reg[3]
    SLICE_X110Y119       LUT6 (Prop_lut6_I2_O)        0.100    10.577 r  display_timings_inst/o_tmds[3]_i_1__0/O
                         net (fo=1, routed)           0.000    10.577    dvi_out/encode_ch2/o_tmds_reg[3]_0
    SLICE_X110Y119       FDRE                                         r  dvi_out/encode_ch2/o_tmds_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.806     5.880    display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.968 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.889     7.857    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.958 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=109, routed)         2.048    10.006    dvi_out/encode_ch2/CLK
    SLICE_X110Y119       FDRE                                         r  dvi_out/encode_ch2/o_tmds_reg[3]/C
                         clock pessimism             -0.309     9.696    
                         clock uncertainty            0.491    10.188    
    SLICE_X110Y119       FDRE (Hold_fdre_C_D)         0.269    10.457    dvi_out/encode_ch2/o_tmds_reg[3]
  -------------------------------------------------------------------
                         required time                        -10.457    
                         arrival time                          10.577    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 green_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dvi_out/encode_ch1/o_tmds_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.014ns  (logic 0.618ns (12.324%)  route 4.396ns (87.676%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        4.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.006ns
    Source Clock Delay      (SCD):    5.613ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.848     5.613    CLK_IBUF_BUFG
    SLICE_X112Y128       FDRE                                         r  green_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y128       FDRE (Prop_fdre_C_Q)         0.418     6.031 r  green_reg[6]/Q
                         net (fo=5, routed)           2.338     8.369    dvi_out/encode_ch1/bias_reg[1]_2[6]
    SLICE_X111Y129       LUT4 (Prop_lut4_I2_O)        0.100     8.469 r  dvi_out/encode_ch1/o_tmds[6]_i_2__0/O
                         net (fo=3, routed)           2.058    10.527    dvi_out/encode_ch1/o_tmds[6]_i_2__0_n_0
    SLICE_X111Y130       LUT6 (Prop_lut6_I0_O)        0.100    10.627 r  dvi_out/encode_ch1/o_tmds[6]_i_1__1/O
                         net (fo=1, routed)           0.000    10.627    dvi_out/encode_ch1/o_tmds[6]_i_1__1_n_0
    SLICE_X111Y130       FDSE                                         r  dvi_out/encode_ch1/o_tmds_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.806     5.880    display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.968 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.889     7.857    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.958 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=109, routed)         2.048    10.006    dvi_out/encode_ch1/CLK
    SLICE_X111Y130       FDSE                                         r  dvi_out/encode_ch1/o_tmds_reg[6]/C
                         clock pessimism             -0.309     9.696    
                         clock uncertainty            0.491    10.188    
    SLICE_X111Y130       FDSE (Hold_fdse_C_D)         0.269    10.457    dvi_out/encode_ch1/o_tmds_reg[6]
  -------------------------------------------------------------------
                         required time                        -10.457    
                         arrival time                          10.627    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dvi_out/encode_ch1/o_tmds_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.029ns  (logic 0.467ns (9.286%)  route 4.562ns (90.714%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.006ns
    Source Clock Delay      (SCD):    5.610ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.845     5.610    CLK_IBUF_BUFG
    SLICE_X113Y126       FDRE                                         r  green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y126       FDRE (Prop_fdre_C_Q)         0.367     5.977 r  green_reg[2]/Q
                         net (fo=11, routed)          4.562    10.539    display_timings_inst/o_tmds_reg[2]_0[2]
    SLICE_X110Y130       LUT6 (Prop_lut6_I5_O)        0.100    10.639 r  display_timings_inst/o_tmds[2]_i_1__0/O
                         net (fo=1, routed)           0.000    10.639    dvi_out/encode_ch1/o_tmds_reg[2]_0
    SLICE_X110Y130       FDSE                                         r  dvi_out/encode_ch1/o_tmds_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.806     5.880    display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.968 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.889     7.857    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.958 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=109, routed)         2.048    10.006    dvi_out/encode_ch1/CLK
    SLICE_X110Y130       FDSE                                         r  dvi_out/encode_ch1/o_tmds_reg[2]/C
                         clock pessimism             -0.309     9.696    
                         clock uncertainty            0.491    10.188    
    SLICE_X110Y130       FDSE (Hold_fdse_C_D)         0.269    10.457    dvi_out/encode_ch1/o_tmds_reg[2]
  -------------------------------------------------------------------
                         required time                        -10.457    
                         arrival time                          10.639    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 blue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dvi_out/encode_ch0/o_tmds_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.563ns  (logic 0.209ns (8.153%)  route 2.354ns (91.847%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.797ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.846ns
    Source Clock Delay      (SCD):    1.794ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.707     1.794    CLK_IBUF_BUFG
    SLICE_X108Y128       FDRE                                         r  blue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y128       FDRE (Prop_fdre_C_Q)         0.164     1.958 r  blue_reg[4]/Q
                         net (fo=9, routed)           2.354     4.312    display_timings_inst/o_tmds_reg[5]_0[3]
    SLICE_X107Y129       LUT6 (Prop_lut6_I1_O)        0.045     4.357 r  display_timings_inst/o_tmds[5]_i_1/O
                         net (fo=1, routed)           0.000     4.357    dvi_out/encode_ch0/o_tmds0_in[5]
    SLICE_X107Y129       FDRE                                         r  dvi_out/encode_ch0/o_tmds_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.864     2.206    display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.259 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.576     2.835    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.864 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=109, routed)         0.982     3.846    dvi_out/encode_ch0/CLK
    SLICE_X107Y129       FDRE                                         r  dvi_out/encode_ch0/o_tmds_reg[5]/C
                         clock pessimism             -0.256     3.590    
                         clock uncertainty            0.491     4.082    
    SLICE_X107Y129       FDRE (Hold_fdre_C_D)         0.092     4.174    dvi_out/encode_ch0/o_tmds_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.174    
                         arrival time                           4.357    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dvi_out/encode_ch1/o_tmds_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.039ns  (logic 0.518ns (10.280%)  route 4.521ns (89.720%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.006ns
    Source Clock Delay      (SCD):    5.608ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.843     5.608    CLK_IBUF_BUFG
    SLICE_X112Y125       FDRE                                         r  green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y125       FDRE (Prop_fdre_C_Q)         0.418     6.026 r  green_reg[0]/Q
                         net (fo=14, routed)          4.521    10.546    dvi_out/encode_ch1/bias_reg[1]_2[0]
    SLICE_X113Y130       LUT6 (Prop_lut6_I5_O)        0.100    10.646 r  dvi_out/encode_ch1/o_tmds[0]_i_1__0/O
                         net (fo=1, routed)           0.000    10.646    dvi_out/encode_ch1/o_tmds[0]_i_1__0_n_0
    SLICE_X113Y130       FDRE                                         r  dvi_out/encode_ch1/o_tmds_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.806     5.880    display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.968 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.889     7.857    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.958 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=109, routed)         2.048    10.006    dvi_out/encode_ch1/CLK
    SLICE_X113Y130       FDRE                                         r  dvi_out/encode_ch1/o_tmds_reg[0]/C
                         clock pessimism             -0.309     9.696    
                         clock uncertainty            0.491    10.188    
    SLICE_X113Y130       FDRE (Hold_fdre_C_D)         0.269    10.457    dvi_out/encode_ch1/o_tmds_reg[0]
  -------------------------------------------------------------------
                         required time                        -10.457    
                         arrival time                          10.646    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dvi_out/encode_ch0/o_tmds_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.048ns  (logic 0.567ns (11.232%)  route 4.481ns (88.768%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        4.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.003ns
    Source Clock Delay      (SCD):    5.608ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.843     5.608    CLK_IBUF_BUFG
    SLICE_X107Y127       FDRE                                         r  blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y127       FDRE (Prop_fdre_C_Q)         0.367     5.975 f  blue_reg[0]/Q
                         net (fo=17, routed)          2.240     8.215    dvi_out/encode_ch0/bias_reg[1]_2[0]
    SLICE_X107Y130       LUT6 (Prop_lut6_I3_O)        0.100     8.315 r  dvi_out/encode_ch0/bias[1]_i_2/O
                         net (fo=32, routed)          2.241    10.556    display_timings_inst/o_tmds_reg[9]_1
    SLICE_X109Y129       LUT6 (Prop_lut6_I2_O)        0.100    10.656 r  display_timings_inst/o_tmds[2]_i_1_comp/O
                         net (fo=1, routed)           0.000    10.656    dvi_out/encode_ch0/o_tmds0_in[2]
    SLICE_X109Y129       FDSE                                         r  dvi_out/encode_ch0/o_tmds_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.806     5.880    display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.968 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.889     7.857    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.958 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=109, routed)         2.045    10.003    dvi_out/encode_ch0/CLK
    SLICE_X109Y129       FDSE                                         r  dvi_out/encode_ch0/o_tmds_reg[2]/C
                         clock pessimism             -0.309     9.693    
                         clock uncertainty            0.491    10.185    
    SLICE_X109Y129       FDSE (Hold_fdse_C_D)         0.269    10.454    dvi_out/encode_ch0/o_tmds_reg[2]
  -------------------------------------------------------------------
                         required time                        -10.454    
                         arrival time                          10.656    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 blue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dvi_out/encode_ch0/o_tmds_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.056ns  (logic 0.677ns (13.389%)  route 4.379ns (86.611%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        4.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.003ns
    Source Clock Delay      (SCD):    5.608ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.843     5.608    CLK_IBUF_BUFG
    SLICE_X109Y127       FDRE                                         r  blue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y127       FDRE (Prop_fdre_C_Q)         0.337     5.945 r  blue_reg[1]/Q
                         net (fo=18, routed)          2.188     8.133    dvi_out/encode_ch0/bias_reg[1]_2[1]
    SLICE_X106Y129       LUT5 (Prop_lut5_I3_O)        0.240     8.373 r  dvi_out/encode_ch0/o_tmds[5]_i_2/O
                         net (fo=2, routed)           2.191    10.564    display_timings_inst/o_tmds_reg[5]
    SLICE_X107Y129       LUT6 (Prop_lut6_I0_O)        0.100    10.664 r  display_timings_inst/o_tmds[3]_i_1/O
                         net (fo=1, routed)           0.000    10.664    dvi_out/encode_ch0/o_tmds0_in[3]
    SLICE_X107Y129       FDRE                                         r  dvi_out/encode_ch0/o_tmds_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.806     5.880    display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.968 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.889     7.857    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.958 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=109, routed)         2.045    10.003    dvi_out/encode_ch0/CLK
    SLICE_X107Y129       FDRE                                         r  dvi_out/encode_ch0/o_tmds_reg[3]/C
                         clock pessimism             -0.309     9.693    
                         clock uncertainty            0.491    10.185    
    SLICE_X107Y129       FDRE (Hold_fdre_C_D)         0.269    10.454    dvi_out/encode_ch0/o_tmds_reg[3]
  -------------------------------------------------------------------
                         required time                        -10.454    
                         arrival time                          10.664    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dvi_out/encode_ch1/o_tmds_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.123ns  (logic 0.518ns (10.112%)  route 4.605ns (89.888%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.006ns
    Source Clock Delay      (SCD):    5.611ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.846     5.611    CLK_IBUF_BUFG
    SLICE_X112Y127       FDRE                                         r  green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y127       FDRE (Prop_fdre_C_Q)         0.418     6.029 r  green_reg[1]/Q
                         net (fo=13, routed)          4.605    10.633    dvi_out/encode_ch1/bias_reg[1]_2[1]
    SLICE_X112Y130       LUT6 (Prop_lut6_I0_O)        0.100    10.733 r  dvi_out/encode_ch1/o_tmds[1]_i_1__0/O
                         net (fo=1, routed)           0.000    10.733    dvi_out/encode_ch1/o_tmds[1]_i_1__0_n_0
    SLICE_X112Y130       FDRE                                         r  dvi_out/encode_ch1/o_tmds_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.806     5.880    display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.968 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.889     7.857    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.958 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=109, routed)         2.048    10.006    dvi_out/encode_ch1/CLK
    SLICE_X112Y130       FDRE                                         r  dvi_out/encode_ch1/o_tmds_reg[1]/C
                         clock pessimism             -0.309     9.696    
                         clock uncertainty            0.491    10.188    
    SLICE_X112Y130       FDRE (Hold_fdre_C_D)         0.333    10.521    dvi_out/encode_ch1/o_tmds_reg[1]
  -------------------------------------------------------------------
                         required time                        -10.521    
                         arrival time                          10.733    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 red_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dvi_out/encode_ch2/o_tmds_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.090ns  (logic 0.618ns (12.142%)  route 4.472ns (87.858%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        4.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.004ns
    Source Clock Delay      (SCD):    5.608ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.843     5.608    CLK_IBUF_BUFG
    SLICE_X112Y125       FDRE                                         r  red_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y125       FDRE (Prop_fdre_C_Q)         0.418     6.026 r  red_reg[5]/Q
                         net (fo=19, routed)          2.213     8.238    dvi_out/encode_ch2/Q[5]
    SLICE_X111Y118       LUT4 (Prop_lut4_I1_O)        0.100     8.338 r  dvi_out/encode_ch2/o_tmds[6]_i_2__1/O
                         net (fo=4, routed)           2.259    10.597    display_timings_inst/o_tmds_reg[6]_0
    SLICE_X113Y121       LUT6 (Prop_lut6_I2_O)        0.100    10.697 r  display_timings_inst/o_tmds[6]_i_1__0/O
                         net (fo=1, routed)           0.000    10.697    dvi_out/encode_ch2/o_tmds_reg[6]_0
    SLICE_X113Y121       FDSE                                         r  dvi_out/encode_ch2/o_tmds_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.806     5.880    display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.968 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.889     7.857    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.958 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=109, routed)         2.046    10.004    dvi_out/encode_ch2/CLK
    SLICE_X113Y121       FDSE                                         r  dvi_out/encode_ch2/o_tmds_reg[6]/C
                         clock pessimism             -0.309     9.694    
                         clock uncertainty            0.491    10.186    
    SLICE_X113Y121       FDSE (Hold_fdse_C_D)         0.270    10.456    dvi_out/encode_ch2/o_tmds_reg[6]
  -------------------------------------------------------------------
                         required time                        -10.456    
                         arrival time                          10.697    
  -------------------------------------------------------------------
                         slack                                  0.242    





