{"Source Block": ["oh/src/mio/hdl/mrx_io.v@28:38@HdlIdDef", "   wire \t     io_nreset;\n   wire [63:0] \t     io_data;\n   wire [63:0] \t     mux_data;\n   wire [7:0] \t     data_select;\n   wire [7:0] \t     valid_input;\n   wire [7:0] \t     valid_next;   \n   reg [63:0] \t     shiftreg;\n   reg \t\t     io_frame;\n   reg [IOW-1:0]     sdr_data;\n\n   //########################################\n"], "Clone Blocks": [["oh/src/mio/hdl/mrx_io.v@30:40", "   wire [63:0] \t     mux_data;\n   wire [7:0] \t     data_select;\n   wire [7:0] \t     valid_input;\n   wire [7:0] \t     valid_next;   \n   reg [63:0] \t     shiftreg;\n   reg \t\t     io_frame;\n   reg [IOW-1:0]     sdr_data;\n\n   //########################################\n   //# STATE MACHINE\n   //########################################\n"], ["oh/src/mio/hdl/mrx_io.v@23:33", "     output [63:0]    io_packet // fifo packet\n     );\n   \n   // local wires\n   wire [IOW-1:0]    ddr_data;\n   wire \t     io_nreset;\n   wire [63:0] \t     io_data;\n   wire [63:0] \t     mux_data;\n   wire [7:0] \t     data_select;\n   wire [7:0] \t     valid_input;\n   wire [7:0] \t     valid_next;   \n"], ["oh/src/mio/hdl/mrx_io.v@24:34", "     );\n   \n   // local wires\n   wire [IOW-1:0]    ddr_data;\n   wire \t     io_nreset;\n   wire [63:0] \t     io_data;\n   wire [63:0] \t     mux_data;\n   wire [7:0] \t     data_select;\n   wire [7:0] \t     valid_input;\n   wire [7:0] \t     valid_next;   \n   reg [63:0] \t     shiftreg;\n"], ["oh/src/mio/hdl/mrx_io.v@29:39", "   wire [63:0] \t     io_data;\n   wire [63:0] \t     mux_data;\n   wire [7:0] \t     data_select;\n   wire [7:0] \t     valid_input;\n   wire [7:0] \t     valid_next;   \n   reg [63:0] \t     shiftreg;\n   reg \t\t     io_frame;\n   reg [IOW-1:0]     sdr_data;\n\n   //########################################\n   //# STATE MACHINE\n"], ["oh/src/mio/hdl/mrx_io.v@27:37", "   wire [IOW-1:0]    ddr_data;\n   wire \t     io_nreset;\n   wire [63:0] \t     io_data;\n   wire [63:0] \t     mux_data;\n   wire [7:0] \t     data_select;\n   wire [7:0] \t     valid_input;\n   wire [7:0] \t     valid_next;   \n   reg [63:0] \t     shiftreg;\n   reg \t\t     io_frame;\n   reg [IOW-1:0]     sdr_data;\n\n"], ["oh/src/mio/hdl/mrx_io.v@22:32", "     output reg [7:0] io_valid, // fifo byte valid\n     output [63:0]    io_packet // fifo packet\n     );\n   \n   // local wires\n   wire [IOW-1:0]    ddr_data;\n   wire \t     io_nreset;\n   wire [63:0] \t     io_data;\n   wire [63:0] \t     mux_data;\n   wire [7:0] \t     data_select;\n   wire [7:0] \t     valid_input;\n"], ["oh/src/mio/hdl/mrx_io.v@26:36", "   // local wires\n   wire [IOW-1:0]    ddr_data;\n   wire \t     io_nreset;\n   wire [63:0] \t     io_data;\n   wire [63:0] \t     mux_data;\n   wire [7:0] \t     data_select;\n   wire [7:0] \t     valid_input;\n   wire [7:0] \t     valid_next;   \n   reg [63:0] \t     shiftreg;\n   reg \t\t     io_frame;\n   reg [IOW-1:0]     sdr_data;\n"], ["oh/src/mio/hdl/mrx_io.v@25:35", "   \n   // local wires\n   wire [IOW-1:0]    ddr_data;\n   wire \t     io_nreset;\n   wire [63:0] \t     io_data;\n   wire [63:0] \t     mux_data;\n   wire [7:0] \t     data_select;\n   wire [7:0] \t     valid_input;\n   wire [7:0] \t     valid_next;   \n   reg [63:0] \t     shiftreg;\n   reg \t\t     io_frame;\n"]], "Diff Content": {"Delete": [], "Add": [[33, "   wire [IOW/2-1:0]  ddr_even;\n"], [33, "   wire [IOW/2-1:0]  ddr_odd;   \n"]]}}