
fra222_lab10_code.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a11c  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000870  0800a2c0  0800a2c0  0001a2c0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ab30  0800ab30  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  0800ab30  0800ab30  0001ab30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ab38  0800ab38  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ab38  0800ab38  0001ab38  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ab3c  0800ab3c  0001ab3c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0800ab40  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000278  200001e0  0800ad20  000201e0  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000458  0800ad20  00020458  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   000124bf  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002695  00000000  00000000  000326cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000010a8  00000000  00000000  00034d68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000fc0  00000000  00000000  00035e10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019039  00000000  00000000  00036dd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011957  00000000  00000000  0004fe09  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009d826  00000000  00000000  00061760  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000fef86  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005ac4  00000000  00000000  000fefdc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001e0 	.word	0x200001e0
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800a2a4 	.word	0x0800a2a4

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e4 	.word	0x200001e4
 80001dc:	0800a2a4 	.word	0x0800a2a4

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_frsub>:
 8000c98:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000c9c:	e002      	b.n	8000ca4 <__addsf3>
 8000c9e:	bf00      	nop

08000ca0 <__aeabi_fsub>:
 8000ca0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000ca4 <__addsf3>:
 8000ca4:	0042      	lsls	r2, r0, #1
 8000ca6:	bf1f      	itttt	ne
 8000ca8:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000cac:	ea92 0f03 	teqne	r2, r3
 8000cb0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000cb4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000cb8:	d06a      	beq.n	8000d90 <__addsf3+0xec>
 8000cba:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000cbe:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000cc2:	bfc1      	itttt	gt
 8000cc4:	18d2      	addgt	r2, r2, r3
 8000cc6:	4041      	eorgt	r1, r0
 8000cc8:	4048      	eorgt	r0, r1
 8000cca:	4041      	eorgt	r1, r0
 8000ccc:	bfb8      	it	lt
 8000cce:	425b      	neglt	r3, r3
 8000cd0:	2b19      	cmp	r3, #25
 8000cd2:	bf88      	it	hi
 8000cd4:	4770      	bxhi	lr
 8000cd6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000cda:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cde:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000ce2:	bf18      	it	ne
 8000ce4:	4240      	negne	r0, r0
 8000ce6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000cea:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000cee:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000cf2:	bf18      	it	ne
 8000cf4:	4249      	negne	r1, r1
 8000cf6:	ea92 0f03 	teq	r2, r3
 8000cfa:	d03f      	beq.n	8000d7c <__addsf3+0xd8>
 8000cfc:	f1a2 0201 	sub.w	r2, r2, #1
 8000d00:	fa41 fc03 	asr.w	ip, r1, r3
 8000d04:	eb10 000c 	adds.w	r0, r0, ip
 8000d08:	f1c3 0320 	rsb	r3, r3, #32
 8000d0c:	fa01 f103 	lsl.w	r1, r1, r3
 8000d10:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000d14:	d502      	bpl.n	8000d1c <__addsf3+0x78>
 8000d16:	4249      	negs	r1, r1
 8000d18:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000d1c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000d20:	d313      	bcc.n	8000d4a <__addsf3+0xa6>
 8000d22:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000d26:	d306      	bcc.n	8000d36 <__addsf3+0x92>
 8000d28:	0840      	lsrs	r0, r0, #1
 8000d2a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000d2e:	f102 0201 	add.w	r2, r2, #1
 8000d32:	2afe      	cmp	r2, #254	; 0xfe
 8000d34:	d251      	bcs.n	8000dda <__addsf3+0x136>
 8000d36:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000d3a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d3e:	bf08      	it	eq
 8000d40:	f020 0001 	biceq.w	r0, r0, #1
 8000d44:	ea40 0003 	orr.w	r0, r0, r3
 8000d48:	4770      	bx	lr
 8000d4a:	0049      	lsls	r1, r1, #1
 8000d4c:	eb40 0000 	adc.w	r0, r0, r0
 8000d50:	3a01      	subs	r2, #1
 8000d52:	bf28      	it	cs
 8000d54:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000d58:	d2ed      	bcs.n	8000d36 <__addsf3+0x92>
 8000d5a:	fab0 fc80 	clz	ip, r0
 8000d5e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000d62:	ebb2 020c 	subs.w	r2, r2, ip
 8000d66:	fa00 f00c 	lsl.w	r0, r0, ip
 8000d6a:	bfaa      	itet	ge
 8000d6c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000d70:	4252      	neglt	r2, r2
 8000d72:	4318      	orrge	r0, r3
 8000d74:	bfbc      	itt	lt
 8000d76:	40d0      	lsrlt	r0, r2
 8000d78:	4318      	orrlt	r0, r3
 8000d7a:	4770      	bx	lr
 8000d7c:	f092 0f00 	teq	r2, #0
 8000d80:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000d84:	bf06      	itte	eq
 8000d86:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000d8a:	3201      	addeq	r2, #1
 8000d8c:	3b01      	subne	r3, #1
 8000d8e:	e7b5      	b.n	8000cfc <__addsf3+0x58>
 8000d90:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000d94:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000d98:	bf18      	it	ne
 8000d9a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000d9e:	d021      	beq.n	8000de4 <__addsf3+0x140>
 8000da0:	ea92 0f03 	teq	r2, r3
 8000da4:	d004      	beq.n	8000db0 <__addsf3+0x10c>
 8000da6:	f092 0f00 	teq	r2, #0
 8000daa:	bf08      	it	eq
 8000dac:	4608      	moveq	r0, r1
 8000dae:	4770      	bx	lr
 8000db0:	ea90 0f01 	teq	r0, r1
 8000db4:	bf1c      	itt	ne
 8000db6:	2000      	movne	r0, #0
 8000db8:	4770      	bxne	lr
 8000dba:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000dbe:	d104      	bne.n	8000dca <__addsf3+0x126>
 8000dc0:	0040      	lsls	r0, r0, #1
 8000dc2:	bf28      	it	cs
 8000dc4:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000dc8:	4770      	bx	lr
 8000dca:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000dce:	bf3c      	itt	cc
 8000dd0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000dd4:	4770      	bxcc	lr
 8000dd6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000dda:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000dde:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000de2:	4770      	bx	lr
 8000de4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000de8:	bf16      	itet	ne
 8000dea:	4608      	movne	r0, r1
 8000dec:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000df0:	4601      	movne	r1, r0
 8000df2:	0242      	lsls	r2, r0, #9
 8000df4:	bf06      	itte	eq
 8000df6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000dfa:	ea90 0f01 	teqeq	r0, r1
 8000dfe:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000e02:	4770      	bx	lr

08000e04 <__aeabi_ui2f>:
 8000e04:	f04f 0300 	mov.w	r3, #0
 8000e08:	e004      	b.n	8000e14 <__aeabi_i2f+0x8>
 8000e0a:	bf00      	nop

08000e0c <__aeabi_i2f>:
 8000e0c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000e10:	bf48      	it	mi
 8000e12:	4240      	negmi	r0, r0
 8000e14:	ea5f 0c00 	movs.w	ip, r0
 8000e18:	bf08      	it	eq
 8000e1a:	4770      	bxeq	lr
 8000e1c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000e20:	4601      	mov	r1, r0
 8000e22:	f04f 0000 	mov.w	r0, #0
 8000e26:	e01c      	b.n	8000e62 <__aeabi_l2f+0x2a>

08000e28 <__aeabi_ul2f>:
 8000e28:	ea50 0201 	orrs.w	r2, r0, r1
 8000e2c:	bf08      	it	eq
 8000e2e:	4770      	bxeq	lr
 8000e30:	f04f 0300 	mov.w	r3, #0
 8000e34:	e00a      	b.n	8000e4c <__aeabi_l2f+0x14>
 8000e36:	bf00      	nop

08000e38 <__aeabi_l2f>:
 8000e38:	ea50 0201 	orrs.w	r2, r0, r1
 8000e3c:	bf08      	it	eq
 8000e3e:	4770      	bxeq	lr
 8000e40:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000e44:	d502      	bpl.n	8000e4c <__aeabi_l2f+0x14>
 8000e46:	4240      	negs	r0, r0
 8000e48:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000e4c:	ea5f 0c01 	movs.w	ip, r1
 8000e50:	bf02      	ittt	eq
 8000e52:	4684      	moveq	ip, r0
 8000e54:	4601      	moveq	r1, r0
 8000e56:	2000      	moveq	r0, #0
 8000e58:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000e5c:	bf08      	it	eq
 8000e5e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000e62:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000e66:	fabc f28c 	clz	r2, ip
 8000e6a:	3a08      	subs	r2, #8
 8000e6c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000e70:	db10      	blt.n	8000e94 <__aeabi_l2f+0x5c>
 8000e72:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e76:	4463      	add	r3, ip
 8000e78:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e7c:	f1c2 0220 	rsb	r2, r2, #32
 8000e80:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000e84:	fa20 f202 	lsr.w	r2, r0, r2
 8000e88:	eb43 0002 	adc.w	r0, r3, r2
 8000e8c:	bf08      	it	eq
 8000e8e:	f020 0001 	biceq.w	r0, r0, #1
 8000e92:	4770      	bx	lr
 8000e94:	f102 0220 	add.w	r2, r2, #32
 8000e98:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e9c:	f1c2 0220 	rsb	r2, r2, #32
 8000ea0:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000ea4:	fa21 f202 	lsr.w	r2, r1, r2
 8000ea8:	eb43 0002 	adc.w	r0, r3, r2
 8000eac:	bf08      	it	eq
 8000eae:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000eb2:	4770      	bx	lr

08000eb4 <__aeabi_uldivmod>:
 8000eb4:	b953      	cbnz	r3, 8000ecc <__aeabi_uldivmod+0x18>
 8000eb6:	b94a      	cbnz	r2, 8000ecc <__aeabi_uldivmod+0x18>
 8000eb8:	2900      	cmp	r1, #0
 8000eba:	bf08      	it	eq
 8000ebc:	2800      	cmpeq	r0, #0
 8000ebe:	bf1c      	itt	ne
 8000ec0:	f04f 31ff 	movne.w	r1, #4294967295
 8000ec4:	f04f 30ff 	movne.w	r0, #4294967295
 8000ec8:	f000 b96e 	b.w	80011a8 <__aeabi_idiv0>
 8000ecc:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ed0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ed4:	f000 f806 	bl	8000ee4 <__udivmoddi4>
 8000ed8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000edc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ee0:	b004      	add	sp, #16
 8000ee2:	4770      	bx	lr

08000ee4 <__udivmoddi4>:
 8000ee4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ee8:	9d08      	ldr	r5, [sp, #32]
 8000eea:	4604      	mov	r4, r0
 8000eec:	468c      	mov	ip, r1
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	f040 8083 	bne.w	8000ffa <__udivmoddi4+0x116>
 8000ef4:	428a      	cmp	r2, r1
 8000ef6:	4617      	mov	r7, r2
 8000ef8:	d947      	bls.n	8000f8a <__udivmoddi4+0xa6>
 8000efa:	fab2 f282 	clz	r2, r2
 8000efe:	b142      	cbz	r2, 8000f12 <__udivmoddi4+0x2e>
 8000f00:	f1c2 0020 	rsb	r0, r2, #32
 8000f04:	fa24 f000 	lsr.w	r0, r4, r0
 8000f08:	4091      	lsls	r1, r2
 8000f0a:	4097      	lsls	r7, r2
 8000f0c:	ea40 0c01 	orr.w	ip, r0, r1
 8000f10:	4094      	lsls	r4, r2
 8000f12:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000f16:	0c23      	lsrs	r3, r4, #16
 8000f18:	fbbc f6f8 	udiv	r6, ip, r8
 8000f1c:	fa1f fe87 	uxth.w	lr, r7
 8000f20:	fb08 c116 	mls	r1, r8, r6, ip
 8000f24:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f28:	fb06 f10e 	mul.w	r1, r6, lr
 8000f2c:	4299      	cmp	r1, r3
 8000f2e:	d909      	bls.n	8000f44 <__udivmoddi4+0x60>
 8000f30:	18fb      	adds	r3, r7, r3
 8000f32:	f106 30ff 	add.w	r0, r6, #4294967295
 8000f36:	f080 8119 	bcs.w	800116c <__udivmoddi4+0x288>
 8000f3a:	4299      	cmp	r1, r3
 8000f3c:	f240 8116 	bls.w	800116c <__udivmoddi4+0x288>
 8000f40:	3e02      	subs	r6, #2
 8000f42:	443b      	add	r3, r7
 8000f44:	1a5b      	subs	r3, r3, r1
 8000f46:	b2a4      	uxth	r4, r4
 8000f48:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f4c:	fb08 3310 	mls	r3, r8, r0, r3
 8000f50:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f54:	fb00 fe0e 	mul.w	lr, r0, lr
 8000f58:	45a6      	cmp	lr, r4
 8000f5a:	d909      	bls.n	8000f70 <__udivmoddi4+0x8c>
 8000f5c:	193c      	adds	r4, r7, r4
 8000f5e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000f62:	f080 8105 	bcs.w	8001170 <__udivmoddi4+0x28c>
 8000f66:	45a6      	cmp	lr, r4
 8000f68:	f240 8102 	bls.w	8001170 <__udivmoddi4+0x28c>
 8000f6c:	3802      	subs	r0, #2
 8000f6e:	443c      	add	r4, r7
 8000f70:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000f74:	eba4 040e 	sub.w	r4, r4, lr
 8000f78:	2600      	movs	r6, #0
 8000f7a:	b11d      	cbz	r5, 8000f84 <__udivmoddi4+0xa0>
 8000f7c:	40d4      	lsrs	r4, r2
 8000f7e:	2300      	movs	r3, #0
 8000f80:	e9c5 4300 	strd	r4, r3, [r5]
 8000f84:	4631      	mov	r1, r6
 8000f86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f8a:	b902      	cbnz	r2, 8000f8e <__udivmoddi4+0xaa>
 8000f8c:	deff      	udf	#255	; 0xff
 8000f8e:	fab2 f282 	clz	r2, r2
 8000f92:	2a00      	cmp	r2, #0
 8000f94:	d150      	bne.n	8001038 <__udivmoddi4+0x154>
 8000f96:	1bcb      	subs	r3, r1, r7
 8000f98:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f9c:	fa1f f887 	uxth.w	r8, r7
 8000fa0:	2601      	movs	r6, #1
 8000fa2:	fbb3 fcfe 	udiv	ip, r3, lr
 8000fa6:	0c21      	lsrs	r1, r4, #16
 8000fa8:	fb0e 331c 	mls	r3, lr, ip, r3
 8000fac:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fb0:	fb08 f30c 	mul.w	r3, r8, ip
 8000fb4:	428b      	cmp	r3, r1
 8000fb6:	d907      	bls.n	8000fc8 <__udivmoddi4+0xe4>
 8000fb8:	1879      	adds	r1, r7, r1
 8000fba:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000fbe:	d202      	bcs.n	8000fc6 <__udivmoddi4+0xe2>
 8000fc0:	428b      	cmp	r3, r1
 8000fc2:	f200 80e9 	bhi.w	8001198 <__udivmoddi4+0x2b4>
 8000fc6:	4684      	mov	ip, r0
 8000fc8:	1ac9      	subs	r1, r1, r3
 8000fca:	b2a3      	uxth	r3, r4
 8000fcc:	fbb1 f0fe 	udiv	r0, r1, lr
 8000fd0:	fb0e 1110 	mls	r1, lr, r0, r1
 8000fd4:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000fd8:	fb08 f800 	mul.w	r8, r8, r0
 8000fdc:	45a0      	cmp	r8, r4
 8000fde:	d907      	bls.n	8000ff0 <__udivmoddi4+0x10c>
 8000fe0:	193c      	adds	r4, r7, r4
 8000fe2:	f100 33ff 	add.w	r3, r0, #4294967295
 8000fe6:	d202      	bcs.n	8000fee <__udivmoddi4+0x10a>
 8000fe8:	45a0      	cmp	r8, r4
 8000fea:	f200 80d9 	bhi.w	80011a0 <__udivmoddi4+0x2bc>
 8000fee:	4618      	mov	r0, r3
 8000ff0:	eba4 0408 	sub.w	r4, r4, r8
 8000ff4:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000ff8:	e7bf      	b.n	8000f7a <__udivmoddi4+0x96>
 8000ffa:	428b      	cmp	r3, r1
 8000ffc:	d909      	bls.n	8001012 <__udivmoddi4+0x12e>
 8000ffe:	2d00      	cmp	r5, #0
 8001000:	f000 80b1 	beq.w	8001166 <__udivmoddi4+0x282>
 8001004:	2600      	movs	r6, #0
 8001006:	e9c5 0100 	strd	r0, r1, [r5]
 800100a:	4630      	mov	r0, r6
 800100c:	4631      	mov	r1, r6
 800100e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001012:	fab3 f683 	clz	r6, r3
 8001016:	2e00      	cmp	r6, #0
 8001018:	d14a      	bne.n	80010b0 <__udivmoddi4+0x1cc>
 800101a:	428b      	cmp	r3, r1
 800101c:	d302      	bcc.n	8001024 <__udivmoddi4+0x140>
 800101e:	4282      	cmp	r2, r0
 8001020:	f200 80b8 	bhi.w	8001194 <__udivmoddi4+0x2b0>
 8001024:	1a84      	subs	r4, r0, r2
 8001026:	eb61 0103 	sbc.w	r1, r1, r3
 800102a:	2001      	movs	r0, #1
 800102c:	468c      	mov	ip, r1
 800102e:	2d00      	cmp	r5, #0
 8001030:	d0a8      	beq.n	8000f84 <__udivmoddi4+0xa0>
 8001032:	e9c5 4c00 	strd	r4, ip, [r5]
 8001036:	e7a5      	b.n	8000f84 <__udivmoddi4+0xa0>
 8001038:	f1c2 0320 	rsb	r3, r2, #32
 800103c:	fa20 f603 	lsr.w	r6, r0, r3
 8001040:	4097      	lsls	r7, r2
 8001042:	fa01 f002 	lsl.w	r0, r1, r2
 8001046:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800104a:	40d9      	lsrs	r1, r3
 800104c:	4330      	orrs	r0, r6
 800104e:	0c03      	lsrs	r3, r0, #16
 8001050:	fbb1 f6fe 	udiv	r6, r1, lr
 8001054:	fa1f f887 	uxth.w	r8, r7
 8001058:	fb0e 1116 	mls	r1, lr, r6, r1
 800105c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8001060:	fb06 f108 	mul.w	r1, r6, r8
 8001064:	4299      	cmp	r1, r3
 8001066:	fa04 f402 	lsl.w	r4, r4, r2
 800106a:	d909      	bls.n	8001080 <__udivmoddi4+0x19c>
 800106c:	18fb      	adds	r3, r7, r3
 800106e:	f106 3cff 	add.w	ip, r6, #4294967295
 8001072:	f080 808d 	bcs.w	8001190 <__udivmoddi4+0x2ac>
 8001076:	4299      	cmp	r1, r3
 8001078:	f240 808a 	bls.w	8001190 <__udivmoddi4+0x2ac>
 800107c:	3e02      	subs	r6, #2
 800107e:	443b      	add	r3, r7
 8001080:	1a5b      	subs	r3, r3, r1
 8001082:	b281      	uxth	r1, r0
 8001084:	fbb3 f0fe 	udiv	r0, r3, lr
 8001088:	fb0e 3310 	mls	r3, lr, r0, r3
 800108c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8001090:	fb00 f308 	mul.w	r3, r0, r8
 8001094:	428b      	cmp	r3, r1
 8001096:	d907      	bls.n	80010a8 <__udivmoddi4+0x1c4>
 8001098:	1879      	adds	r1, r7, r1
 800109a:	f100 3cff 	add.w	ip, r0, #4294967295
 800109e:	d273      	bcs.n	8001188 <__udivmoddi4+0x2a4>
 80010a0:	428b      	cmp	r3, r1
 80010a2:	d971      	bls.n	8001188 <__udivmoddi4+0x2a4>
 80010a4:	3802      	subs	r0, #2
 80010a6:	4439      	add	r1, r7
 80010a8:	1acb      	subs	r3, r1, r3
 80010aa:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80010ae:	e778      	b.n	8000fa2 <__udivmoddi4+0xbe>
 80010b0:	f1c6 0c20 	rsb	ip, r6, #32
 80010b4:	fa03 f406 	lsl.w	r4, r3, r6
 80010b8:	fa22 f30c 	lsr.w	r3, r2, ip
 80010bc:	431c      	orrs	r4, r3
 80010be:	fa20 f70c 	lsr.w	r7, r0, ip
 80010c2:	fa01 f306 	lsl.w	r3, r1, r6
 80010c6:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80010ca:	fa21 f10c 	lsr.w	r1, r1, ip
 80010ce:	431f      	orrs	r7, r3
 80010d0:	0c3b      	lsrs	r3, r7, #16
 80010d2:	fbb1 f9fe 	udiv	r9, r1, lr
 80010d6:	fa1f f884 	uxth.w	r8, r4
 80010da:	fb0e 1119 	mls	r1, lr, r9, r1
 80010de:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80010e2:	fb09 fa08 	mul.w	sl, r9, r8
 80010e6:	458a      	cmp	sl, r1
 80010e8:	fa02 f206 	lsl.w	r2, r2, r6
 80010ec:	fa00 f306 	lsl.w	r3, r0, r6
 80010f0:	d908      	bls.n	8001104 <__udivmoddi4+0x220>
 80010f2:	1861      	adds	r1, r4, r1
 80010f4:	f109 30ff 	add.w	r0, r9, #4294967295
 80010f8:	d248      	bcs.n	800118c <__udivmoddi4+0x2a8>
 80010fa:	458a      	cmp	sl, r1
 80010fc:	d946      	bls.n	800118c <__udivmoddi4+0x2a8>
 80010fe:	f1a9 0902 	sub.w	r9, r9, #2
 8001102:	4421      	add	r1, r4
 8001104:	eba1 010a 	sub.w	r1, r1, sl
 8001108:	b2bf      	uxth	r7, r7
 800110a:	fbb1 f0fe 	udiv	r0, r1, lr
 800110e:	fb0e 1110 	mls	r1, lr, r0, r1
 8001112:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8001116:	fb00 f808 	mul.w	r8, r0, r8
 800111a:	45b8      	cmp	r8, r7
 800111c:	d907      	bls.n	800112e <__udivmoddi4+0x24a>
 800111e:	19e7      	adds	r7, r4, r7
 8001120:	f100 31ff 	add.w	r1, r0, #4294967295
 8001124:	d22e      	bcs.n	8001184 <__udivmoddi4+0x2a0>
 8001126:	45b8      	cmp	r8, r7
 8001128:	d92c      	bls.n	8001184 <__udivmoddi4+0x2a0>
 800112a:	3802      	subs	r0, #2
 800112c:	4427      	add	r7, r4
 800112e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8001132:	eba7 0708 	sub.w	r7, r7, r8
 8001136:	fba0 8902 	umull	r8, r9, r0, r2
 800113a:	454f      	cmp	r7, r9
 800113c:	46c6      	mov	lr, r8
 800113e:	4649      	mov	r1, r9
 8001140:	d31a      	bcc.n	8001178 <__udivmoddi4+0x294>
 8001142:	d017      	beq.n	8001174 <__udivmoddi4+0x290>
 8001144:	b15d      	cbz	r5, 800115e <__udivmoddi4+0x27a>
 8001146:	ebb3 020e 	subs.w	r2, r3, lr
 800114a:	eb67 0701 	sbc.w	r7, r7, r1
 800114e:	fa07 fc0c 	lsl.w	ip, r7, ip
 8001152:	40f2      	lsrs	r2, r6
 8001154:	ea4c 0202 	orr.w	r2, ip, r2
 8001158:	40f7      	lsrs	r7, r6
 800115a:	e9c5 2700 	strd	r2, r7, [r5]
 800115e:	2600      	movs	r6, #0
 8001160:	4631      	mov	r1, r6
 8001162:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001166:	462e      	mov	r6, r5
 8001168:	4628      	mov	r0, r5
 800116a:	e70b      	b.n	8000f84 <__udivmoddi4+0xa0>
 800116c:	4606      	mov	r6, r0
 800116e:	e6e9      	b.n	8000f44 <__udivmoddi4+0x60>
 8001170:	4618      	mov	r0, r3
 8001172:	e6fd      	b.n	8000f70 <__udivmoddi4+0x8c>
 8001174:	4543      	cmp	r3, r8
 8001176:	d2e5      	bcs.n	8001144 <__udivmoddi4+0x260>
 8001178:	ebb8 0e02 	subs.w	lr, r8, r2
 800117c:	eb69 0104 	sbc.w	r1, r9, r4
 8001180:	3801      	subs	r0, #1
 8001182:	e7df      	b.n	8001144 <__udivmoddi4+0x260>
 8001184:	4608      	mov	r0, r1
 8001186:	e7d2      	b.n	800112e <__udivmoddi4+0x24a>
 8001188:	4660      	mov	r0, ip
 800118a:	e78d      	b.n	80010a8 <__udivmoddi4+0x1c4>
 800118c:	4681      	mov	r9, r0
 800118e:	e7b9      	b.n	8001104 <__udivmoddi4+0x220>
 8001190:	4666      	mov	r6, ip
 8001192:	e775      	b.n	8001080 <__udivmoddi4+0x19c>
 8001194:	4630      	mov	r0, r6
 8001196:	e74a      	b.n	800102e <__udivmoddi4+0x14a>
 8001198:	f1ac 0c02 	sub.w	ip, ip, #2
 800119c:	4439      	add	r1, r7
 800119e:	e713      	b.n	8000fc8 <__udivmoddi4+0xe4>
 80011a0:	3802      	subs	r0, #2
 80011a2:	443c      	add	r4, r7
 80011a4:	e724      	b.n	8000ff0 <__udivmoddi4+0x10c>
 80011a6:	bf00      	nop

080011a8 <__aeabi_idiv0>:
 80011a8:	4770      	bx	lr
 80011aa:	bf00      	nop

080011ac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80011ac:	b5b0      	push	{r4, r5, r7, lr}
 80011ae:	b082      	sub	sp, #8
 80011b0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80011b2:	f001 f9c1 	bl	8002538 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80011b6:	f000 f85f 	bl	8001278 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80011ba:	f000 fa09 	bl	80015d0 <MX_GPIO_Init>
  MX_DMA_Init();
 80011be:	f000 f9e7 	bl	8001590 <MX_DMA_Init>
  MX_USART2_UART_Init();
 80011c2:	f000 f9bb 	bl	800153c <MX_USART2_UART_Init>
  MX_SPI3_Init();
 80011c6:	f000 f911 	bl	80013ec <MX_SPI3_Init>
  MX_ADC1_Init();
 80011ca:	f000 f8bd 	bl	8001348 <MX_ADC1_Init>
  MX_TIM3_Init();
 80011ce:	f000 f945 	bl	800145c <MX_TIM3_Init>
  MX_TIM11_Init();
 80011d2:	f000 f98f 	bl	80014f4 <MX_TIM11_Init>
  /* USER CODE BEGIN 2 */

	HAL_TIM_Base_Start(&htim3);
 80011d6:	481f      	ldr	r0, [pc, #124]	; (8001254 <main+0xa8>)
 80011d8:	f003 fea8 	bl	8004f2c <HAL_TIM_Base_Start>
	HAL_TIM_Base_Start_IT(&htim11);
 80011dc:	481e      	ldr	r0, [pc, #120]	; (8001258 <main+0xac>)
 80011de:	f003 feff 	bl	8004fe0 <HAL_TIM_Base_Start_IT>
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*) &ADCin, 1);
 80011e2:	2201      	movs	r2, #1
 80011e4:	491d      	ldr	r1, [pc, #116]	; (800125c <main+0xb0>)
 80011e6:	481e      	ldr	r0, [pc, #120]	; (8001260 <main+0xb4>)
 80011e8:	f001 fb9c 	bl	8002924 <HAL_ADC_Start_DMA>

	HAL_GPIO_WritePin(LOAD_GPIO_Port, LOAD_Pin, GPIO_PIN_RESET);
 80011ec:	2200      	movs	r2, #0
 80011ee:	f44f 7100 	mov.w	r1, #512	; 0x200
 80011f2:	481c      	ldr	r0, [pc, #112]	; (8001264 <main+0xb8>)
 80011f4:	f002 fe18 	bl	8003e28 <HAL_GPIO_WritePin>

	generatorInit(&ControlVar);
 80011f8:	481b      	ldr	r0, [pc, #108]	; (8001268 <main+0xbc>)
 80011fa:	f000 fc15 	bl	8001a28 <generatorInit>

	updateStatus();
 80011fe:	f000 fb05 	bl	800180c <updateStatus>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
	{
		//Read UART
		HAL_UART_Receive_IT(&huart2,  (uint8_t*)RxDataBuffer, 32);
 8001202:	2220      	movs	r2, #32
 8001204:	4919      	ldr	r1, [pc, #100]	; (800126c <main+0xc0>)
 8001206:	481a      	ldr	r0, [pc, #104]	; (8001270 <main+0xc4>)
 8001208:	f004 fbbb 	bl	8005982 <HAL_UART_Receive_IT>

		int16_t inputchar = UARTRecieveIT();
 800120c:	f000 fbdc 	bl	80019c8 <UARTRecieveIT>
 8001210:	4603      	mov	r3, r0
 8001212:	80fb      	strh	r3, [r7, #6]
		if (inputchar!=-1)
 8001214:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001218:	f1b3 3fff 	cmp.w	r3, #4294967295
 800121c:	d004      	beq.n	8001228 <main+0x7c>
		{
			updateUI(inputchar);
 800121e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001222:	4618      	mov	r0, r3
 8001224:	f000 fa74 	bl	8001710 <updateUI>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

		static uint64_t timestamp = 0;
		if (micros() - timestamp > 100) // f 10kHz or T 100uS
 8001228:	f000 fe82 	bl	8001f30 <micros>
 800122c:	4b11      	ldr	r3, [pc, #68]	; (8001274 <main+0xc8>)
 800122e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001232:	1a84      	subs	r4, r0, r2
 8001234:	eb61 0503 	sbc.w	r5, r1, r3
 8001238:	2d00      	cmp	r5, #0
 800123a:	bf08      	it	eq
 800123c:	2c65      	cmpeq	r4, #101	; 0x65
 800123e:	d3e0      	bcc.n	8001202 <main+0x56>
		{
			timestamp = micros();
 8001240:	f000 fe76 	bl	8001f30 <micros>
 8001244:	4602      	mov	r2, r0
 8001246:	460b      	mov	r3, r1
 8001248:	490a      	ldr	r1, [pc, #40]	; (8001274 <main+0xc8>)
 800124a:	e9c1 2300 	strd	r2, r3, [r1]
			generator();
 800124e:	f000 fc17 	bl	8001a80 <generator>
	{
 8001252:	e7d6      	b.n	8001202 <main+0x56>
 8001254:	20000270 	.word	0x20000270
 8001258:	20000358 	.word	0x20000358
 800125c:	200001fc 	.word	0x200001fc
 8001260:	20000310 	.word	0x20000310
 8001264:	40020000 	.word	0x40020000
 8001268:	20000210 	.word	0x20000210
 800126c:	20000230 	.word	0x20000230
 8001270:	20000400 	.word	0x20000400
 8001274:	20000258 	.word	0x20000258

08001278 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001278:	b580      	push	{r7, lr}
 800127a:	b094      	sub	sp, #80	; 0x50
 800127c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800127e:	f107 0320 	add.w	r3, r7, #32
 8001282:	2230      	movs	r2, #48	; 0x30
 8001284:	2100      	movs	r1, #0
 8001286:	4618      	mov	r0, r3
 8001288:	f005 f946 	bl	8006518 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800128c:	f107 030c 	add.w	r3, r7, #12
 8001290:	2200      	movs	r2, #0
 8001292:	601a      	str	r2, [r3, #0]
 8001294:	605a      	str	r2, [r3, #4]
 8001296:	609a      	str	r2, [r3, #8]
 8001298:	60da      	str	r2, [r3, #12]
 800129a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800129c:	2300      	movs	r3, #0
 800129e:	60bb      	str	r3, [r7, #8]
 80012a0:	4b27      	ldr	r3, [pc, #156]	; (8001340 <SystemClock_Config+0xc8>)
 80012a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012a4:	4a26      	ldr	r2, [pc, #152]	; (8001340 <SystemClock_Config+0xc8>)
 80012a6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80012aa:	6413      	str	r3, [r2, #64]	; 0x40
 80012ac:	4b24      	ldr	r3, [pc, #144]	; (8001340 <SystemClock_Config+0xc8>)
 80012ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012b0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80012b4:	60bb      	str	r3, [r7, #8]
 80012b6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80012b8:	2300      	movs	r3, #0
 80012ba:	607b      	str	r3, [r7, #4]
 80012bc:	4b21      	ldr	r3, [pc, #132]	; (8001344 <SystemClock_Config+0xcc>)
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	4a20      	ldr	r2, [pc, #128]	; (8001344 <SystemClock_Config+0xcc>)
 80012c2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80012c6:	6013      	str	r3, [r2, #0]
 80012c8:	4b1e      	ldr	r3, [pc, #120]	; (8001344 <SystemClock_Config+0xcc>)
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80012d0:	607b      	str	r3, [r7, #4]
 80012d2:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80012d4:	2302      	movs	r3, #2
 80012d6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80012d8:	2301      	movs	r3, #1
 80012da:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80012dc:	2310      	movs	r3, #16
 80012de:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80012e0:	2302      	movs	r3, #2
 80012e2:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80012e4:	2300      	movs	r3, #0
 80012e6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80012e8:	2308      	movs	r3, #8
 80012ea:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 80012ec:	2364      	movs	r3, #100	; 0x64
 80012ee:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80012f0:	2302      	movs	r3, #2
 80012f2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80012f4:	2304      	movs	r3, #4
 80012f6:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012f8:	f107 0320 	add.w	r3, r7, #32
 80012fc:	4618      	mov	r0, r3
 80012fe:	f002 fdad 	bl	8003e5c <HAL_RCC_OscConfig>
 8001302:	4603      	mov	r3, r0
 8001304:	2b00      	cmp	r3, #0
 8001306:	d001      	beq.n	800130c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001308:	f000 fe2c 	bl	8001f64 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800130c:	230f      	movs	r3, #15
 800130e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001310:	2302      	movs	r3, #2
 8001312:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001314:	2300      	movs	r3, #0
 8001316:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001318:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800131c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800131e:	2300      	movs	r3, #0
 8001320:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001322:	f107 030c 	add.w	r3, r7, #12
 8001326:	2103      	movs	r1, #3
 8001328:	4618      	mov	r0, r3
 800132a:	f003 f80f 	bl	800434c <HAL_RCC_ClockConfig>
 800132e:	4603      	mov	r3, r0
 8001330:	2b00      	cmp	r3, #0
 8001332:	d001      	beq.n	8001338 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001334:	f000 fe16 	bl	8001f64 <Error_Handler>
  }
}
 8001338:	bf00      	nop
 800133a:	3750      	adds	r7, #80	; 0x50
 800133c:	46bd      	mov	sp, r7
 800133e:	bd80      	pop	{r7, pc}
 8001340:	40023800 	.word	0x40023800
 8001344:	40007000 	.word	0x40007000

08001348 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	b084      	sub	sp, #16
 800134c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800134e:	463b      	mov	r3, r7
 8001350:	2200      	movs	r2, #0
 8001352:	601a      	str	r2, [r3, #0]
 8001354:	605a      	str	r2, [r3, #4]
 8001356:	609a      	str	r2, [r3, #8]
 8001358:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800135a:	4b22      	ldr	r3, [pc, #136]	; (80013e4 <MX_ADC1_Init+0x9c>)
 800135c:	4a22      	ldr	r2, [pc, #136]	; (80013e8 <MX_ADC1_Init+0xa0>)
 800135e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001360:	4b20      	ldr	r3, [pc, #128]	; (80013e4 <MX_ADC1_Init+0x9c>)
 8001362:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001366:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001368:	4b1e      	ldr	r3, [pc, #120]	; (80013e4 <MX_ADC1_Init+0x9c>)
 800136a:	2200      	movs	r2, #0
 800136c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 800136e:	4b1d      	ldr	r3, [pc, #116]	; (80013e4 <MX_ADC1_Init+0x9c>)
 8001370:	2201      	movs	r2, #1
 8001372:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001374:	4b1b      	ldr	r3, [pc, #108]	; (80013e4 <MX_ADC1_Init+0x9c>)
 8001376:	2200      	movs	r2, #0
 8001378:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800137a:	4b1a      	ldr	r3, [pc, #104]	; (80013e4 <MX_ADC1_Init+0x9c>)
 800137c:	2200      	movs	r2, #0
 800137e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8001382:	4b18      	ldr	r3, [pc, #96]	; (80013e4 <MX_ADC1_Init+0x9c>)
 8001384:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001388:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T3_TRGO;
 800138a:	4b16      	ldr	r3, [pc, #88]	; (80013e4 <MX_ADC1_Init+0x9c>)
 800138c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001390:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001392:	4b14      	ldr	r3, [pc, #80]	; (80013e4 <MX_ADC1_Init+0x9c>)
 8001394:	2200      	movs	r2, #0
 8001396:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001398:	4b12      	ldr	r3, [pc, #72]	; (80013e4 <MX_ADC1_Init+0x9c>)
 800139a:	2201      	movs	r2, #1
 800139c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800139e:	4b11      	ldr	r3, [pc, #68]	; (80013e4 <MX_ADC1_Init+0x9c>)
 80013a0:	2201      	movs	r2, #1
 80013a2:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 80013a6:	4b0f      	ldr	r3, [pc, #60]	; (80013e4 <MX_ADC1_Init+0x9c>)
 80013a8:	2200      	movs	r2, #0
 80013aa:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80013ac:	480d      	ldr	r0, [pc, #52]	; (80013e4 <MX_ADC1_Init+0x9c>)
 80013ae:	f001 f935 	bl	800261c <HAL_ADC_Init>
 80013b2:	4603      	mov	r3, r0
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d001      	beq.n	80013bc <MX_ADC1_Init+0x74>
  {
    Error_Handler();
 80013b8:	f000 fdd4 	bl	8001f64 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80013bc:	2300      	movs	r3, #0
 80013be:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80013c0:	2301      	movs	r3, #1
 80013c2:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80013c4:	2300      	movs	r3, #0
 80013c6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80013c8:	463b      	mov	r3, r7
 80013ca:	4619      	mov	r1, r3
 80013cc:	4805      	ldr	r0, [pc, #20]	; (80013e4 <MX_ADC1_Init+0x9c>)
 80013ce:	f001 fbc1 	bl	8002b54 <HAL_ADC_ConfigChannel>
 80013d2:	4603      	mov	r3, r0
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d001      	beq.n	80013dc <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 80013d8:	f000 fdc4 	bl	8001f64 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80013dc:	bf00      	nop
 80013de:	3710      	adds	r7, #16
 80013e0:	46bd      	mov	sp, r7
 80013e2:	bd80      	pop	{r7, pc}
 80013e4:	20000310 	.word	0x20000310
 80013e8:	40012000 	.word	0x40012000

080013ec <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 80013ec:	b580      	push	{r7, lr}
 80013ee:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 80013f0:	4b18      	ldr	r3, [pc, #96]	; (8001454 <MX_SPI3_Init+0x68>)
 80013f2:	4a19      	ldr	r2, [pc, #100]	; (8001458 <MX_SPI3_Init+0x6c>)
 80013f4:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80013f6:	4b17      	ldr	r3, [pc, #92]	; (8001454 <MX_SPI3_Init+0x68>)
 80013f8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80013fc:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80013fe:	4b15      	ldr	r3, [pc, #84]	; (8001454 <MX_SPI3_Init+0x68>)
 8001400:	2200      	movs	r2, #0
 8001402:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_16BIT;
 8001404:	4b13      	ldr	r3, [pc, #76]	; (8001454 <MX_SPI3_Init+0x68>)
 8001406:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800140a:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 800140c:	4b11      	ldr	r3, [pc, #68]	; (8001454 <MX_SPI3_Init+0x68>)
 800140e:	2200      	movs	r2, #0
 8001410:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001412:	4b10      	ldr	r3, [pc, #64]	; (8001454 <MX_SPI3_Init+0x68>)
 8001414:	2200      	movs	r2, #0
 8001416:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8001418:	4b0e      	ldr	r3, [pc, #56]	; (8001454 <MX_SPI3_Init+0x68>)
 800141a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800141e:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8001420:	4b0c      	ldr	r3, [pc, #48]	; (8001454 <MX_SPI3_Init+0x68>)
 8001422:	2220      	movs	r2, #32
 8001424:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001426:	4b0b      	ldr	r3, [pc, #44]	; (8001454 <MX_SPI3_Init+0x68>)
 8001428:	2200      	movs	r2, #0
 800142a:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 800142c:	4b09      	ldr	r3, [pc, #36]	; (8001454 <MX_SPI3_Init+0x68>)
 800142e:	2200      	movs	r2, #0
 8001430:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001432:	4b08      	ldr	r3, [pc, #32]	; (8001454 <MX_SPI3_Init+0x68>)
 8001434:	2200      	movs	r2, #0
 8001436:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 8001438:	4b06      	ldr	r3, [pc, #24]	; (8001454 <MX_SPI3_Init+0x68>)
 800143a:	220a      	movs	r2, #10
 800143c:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800143e:	4805      	ldr	r0, [pc, #20]	; (8001454 <MX_SPI3_Init+0x68>)
 8001440:	f003 f980 	bl	8004744 <HAL_SPI_Init>
 8001444:	4603      	mov	r3, r0
 8001446:	2b00      	cmp	r3, #0
 8001448:	d001      	beq.n	800144e <MX_SPI3_Init+0x62>
  {
    Error_Handler();
 800144a:	f000 fd8b 	bl	8001f64 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 800144e:	bf00      	nop
 8001450:	bd80      	pop	{r7, pc}
 8001452:	bf00      	nop
 8001454:	200002b8 	.word	0x200002b8
 8001458:	40003c00 	.word	0x40003c00

0800145c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800145c:	b580      	push	{r7, lr}
 800145e:	b086      	sub	sp, #24
 8001460:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001462:	f107 0308 	add.w	r3, r7, #8
 8001466:	2200      	movs	r2, #0
 8001468:	601a      	str	r2, [r3, #0]
 800146a:	605a      	str	r2, [r3, #4]
 800146c:	609a      	str	r2, [r3, #8]
 800146e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001470:	463b      	mov	r3, r7
 8001472:	2200      	movs	r2, #0
 8001474:	601a      	str	r2, [r3, #0]
 8001476:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001478:	4b1c      	ldr	r3, [pc, #112]	; (80014ec <MX_TIM3_Init+0x90>)
 800147a:	4a1d      	ldr	r2, [pc, #116]	; (80014f0 <MX_TIM3_Init+0x94>)
 800147c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 100;
 800147e:	4b1b      	ldr	r3, [pc, #108]	; (80014ec <MX_TIM3_Init+0x90>)
 8001480:	2264      	movs	r2, #100	; 0x64
 8001482:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001484:	4b19      	ldr	r3, [pc, #100]	; (80014ec <MX_TIM3_Init+0x90>)
 8001486:	2200      	movs	r2, #0
 8001488:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 100;
 800148a:	4b18      	ldr	r3, [pc, #96]	; (80014ec <MX_TIM3_Init+0x90>)
 800148c:	2264      	movs	r2, #100	; 0x64
 800148e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001490:	4b16      	ldr	r3, [pc, #88]	; (80014ec <MX_TIM3_Init+0x90>)
 8001492:	2200      	movs	r2, #0
 8001494:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001496:	4b15      	ldr	r3, [pc, #84]	; (80014ec <MX_TIM3_Init+0x90>)
 8001498:	2200      	movs	r2, #0
 800149a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800149c:	4813      	ldr	r0, [pc, #76]	; (80014ec <MX_TIM3_Init+0x90>)
 800149e:	f003 fcf5 	bl	8004e8c <HAL_TIM_Base_Init>
 80014a2:	4603      	mov	r3, r0
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d001      	beq.n	80014ac <MX_TIM3_Init+0x50>
  {
    Error_Handler();
 80014a8:	f000 fd5c 	bl	8001f64 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80014ac:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80014b0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80014b2:	f107 0308 	add.w	r3, r7, #8
 80014b6:	4619      	mov	r1, r3
 80014b8:	480c      	ldr	r0, [pc, #48]	; (80014ec <MX_TIM3_Init+0x90>)
 80014ba:	f003 fefb 	bl	80052b4 <HAL_TIM_ConfigClockSource>
 80014be:	4603      	mov	r3, r0
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d001      	beq.n	80014c8 <MX_TIM3_Init+0x6c>
  {
    Error_Handler();
 80014c4:	f000 fd4e 	bl	8001f64 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80014c8:	2320      	movs	r3, #32
 80014ca:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80014cc:	2300      	movs	r3, #0
 80014ce:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80014d0:	463b      	mov	r3, r7
 80014d2:	4619      	mov	r1, r3
 80014d4:	4805      	ldr	r0, [pc, #20]	; (80014ec <MX_TIM3_Init+0x90>)
 80014d6:	f004 f8f3 	bl	80056c0 <HAL_TIMEx_MasterConfigSynchronization>
 80014da:	4603      	mov	r3, r0
 80014dc:	2b00      	cmp	r3, #0
 80014de:	d001      	beq.n	80014e4 <MX_TIM3_Init+0x88>
  {
    Error_Handler();
 80014e0:	f000 fd40 	bl	8001f64 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80014e4:	bf00      	nop
 80014e6:	3718      	adds	r7, #24
 80014e8:	46bd      	mov	sp, r7
 80014ea:	bd80      	pop	{r7, pc}
 80014ec:	20000270 	.word	0x20000270
 80014f0:	40000400 	.word	0x40000400

080014f4 <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 80014f4:	b580      	push	{r7, lr}
 80014f6:	af00      	add	r7, sp, #0
  /* USER CODE END TIM11_Init 0 */

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 80014f8:	4b0e      	ldr	r3, [pc, #56]	; (8001534 <MX_TIM11_Init+0x40>)
 80014fa:	4a0f      	ldr	r2, [pc, #60]	; (8001538 <MX_TIM11_Init+0x44>)
 80014fc:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 100;
 80014fe:	4b0d      	ldr	r3, [pc, #52]	; (8001534 <MX_TIM11_Init+0x40>)
 8001500:	2264      	movs	r2, #100	; 0x64
 8001502:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001504:	4b0b      	ldr	r3, [pc, #44]	; (8001534 <MX_TIM11_Init+0x40>)
 8001506:	2200      	movs	r2, #0
 8001508:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 65535;
 800150a:	4b0a      	ldr	r3, [pc, #40]	; (8001534 <MX_TIM11_Init+0x40>)
 800150c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001510:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001512:	4b08      	ldr	r3, [pc, #32]	; (8001534 <MX_TIM11_Init+0x40>)
 8001514:	2200      	movs	r2, #0
 8001516:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001518:	4b06      	ldr	r3, [pc, #24]	; (8001534 <MX_TIM11_Init+0x40>)
 800151a:	2200      	movs	r2, #0
 800151c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 800151e:	4805      	ldr	r0, [pc, #20]	; (8001534 <MX_TIM11_Init+0x40>)
 8001520:	f003 fcb4 	bl	8004e8c <HAL_TIM_Base_Init>
 8001524:	4603      	mov	r3, r0
 8001526:	2b00      	cmp	r3, #0
 8001528:	d001      	beq.n	800152e <MX_TIM11_Init+0x3a>
  {
    Error_Handler();
 800152a:	f000 fd1b 	bl	8001f64 <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 800152e:	bf00      	nop
 8001530:	bd80      	pop	{r7, pc}
 8001532:	bf00      	nop
 8001534:	20000358 	.word	0x20000358
 8001538:	40014800 	.word	0x40014800

0800153c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001540:	4b11      	ldr	r3, [pc, #68]	; (8001588 <MX_USART2_UART_Init+0x4c>)
 8001542:	4a12      	ldr	r2, [pc, #72]	; (800158c <MX_USART2_UART_Init+0x50>)
 8001544:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001546:	4b10      	ldr	r3, [pc, #64]	; (8001588 <MX_USART2_UART_Init+0x4c>)
 8001548:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800154c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800154e:	4b0e      	ldr	r3, [pc, #56]	; (8001588 <MX_USART2_UART_Init+0x4c>)
 8001550:	2200      	movs	r2, #0
 8001552:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001554:	4b0c      	ldr	r3, [pc, #48]	; (8001588 <MX_USART2_UART_Init+0x4c>)
 8001556:	2200      	movs	r2, #0
 8001558:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800155a:	4b0b      	ldr	r3, [pc, #44]	; (8001588 <MX_USART2_UART_Init+0x4c>)
 800155c:	2200      	movs	r2, #0
 800155e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001560:	4b09      	ldr	r3, [pc, #36]	; (8001588 <MX_USART2_UART_Init+0x4c>)
 8001562:	220c      	movs	r2, #12
 8001564:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001566:	4b08      	ldr	r3, [pc, #32]	; (8001588 <MX_USART2_UART_Init+0x4c>)
 8001568:	2200      	movs	r2, #0
 800156a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800156c:	4b06      	ldr	r3, [pc, #24]	; (8001588 <MX_USART2_UART_Init+0x4c>)
 800156e:	2200      	movs	r2, #0
 8001570:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001572:	4805      	ldr	r0, [pc, #20]	; (8001588 <MX_USART2_UART_Init+0x4c>)
 8001574:	f004 f926 	bl	80057c4 <HAL_UART_Init>
 8001578:	4603      	mov	r3, r0
 800157a:	2b00      	cmp	r3, #0
 800157c:	d001      	beq.n	8001582 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800157e:	f000 fcf1 	bl	8001f64 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001582:	bf00      	nop
 8001584:	bd80      	pop	{r7, pc}
 8001586:	bf00      	nop
 8001588:	20000400 	.word	0x20000400
 800158c:	40004400 	.word	0x40004400

08001590 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001590:	b580      	push	{r7, lr}
 8001592:	b082      	sub	sp, #8
 8001594:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001596:	2300      	movs	r3, #0
 8001598:	607b      	str	r3, [r7, #4]
 800159a:	4b0c      	ldr	r3, [pc, #48]	; (80015cc <MX_DMA_Init+0x3c>)
 800159c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800159e:	4a0b      	ldr	r2, [pc, #44]	; (80015cc <MX_DMA_Init+0x3c>)
 80015a0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80015a4:	6313      	str	r3, [r2, #48]	; 0x30
 80015a6:	4b09      	ldr	r3, [pc, #36]	; (80015cc <MX_DMA_Init+0x3c>)
 80015a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015aa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80015ae:	607b      	str	r3, [r7, #4]
 80015b0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 80015b2:	2200      	movs	r2, #0
 80015b4:	2100      	movs	r1, #0
 80015b6:	2038      	movs	r0, #56	; 0x38
 80015b8:	f001 fe61 	bl	800327e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80015bc:	2038      	movs	r0, #56	; 0x38
 80015be:	f001 fe7a 	bl	80032b6 <HAL_NVIC_EnableIRQ>

}
 80015c2:	bf00      	nop
 80015c4:	3708      	adds	r7, #8
 80015c6:	46bd      	mov	sp, r7
 80015c8:	bd80      	pop	{r7, pc}
 80015ca:	bf00      	nop
 80015cc:	40023800 	.word	0x40023800

080015d0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80015d0:	b580      	push	{r7, lr}
 80015d2:	b08a      	sub	sp, #40	; 0x28
 80015d4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015d6:	f107 0314 	add.w	r3, r7, #20
 80015da:	2200      	movs	r2, #0
 80015dc:	601a      	str	r2, [r3, #0]
 80015de:	605a      	str	r2, [r3, #4]
 80015e0:	609a      	str	r2, [r3, #8]
 80015e2:	60da      	str	r2, [r3, #12]
 80015e4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80015e6:	2300      	movs	r3, #0
 80015e8:	613b      	str	r3, [r7, #16]
 80015ea:	4b44      	ldr	r3, [pc, #272]	; (80016fc <MX_GPIO_Init+0x12c>)
 80015ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015ee:	4a43      	ldr	r2, [pc, #268]	; (80016fc <MX_GPIO_Init+0x12c>)
 80015f0:	f043 0304 	orr.w	r3, r3, #4
 80015f4:	6313      	str	r3, [r2, #48]	; 0x30
 80015f6:	4b41      	ldr	r3, [pc, #260]	; (80016fc <MX_GPIO_Init+0x12c>)
 80015f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015fa:	f003 0304 	and.w	r3, r3, #4
 80015fe:	613b      	str	r3, [r7, #16]
 8001600:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001602:	2300      	movs	r3, #0
 8001604:	60fb      	str	r3, [r7, #12]
 8001606:	4b3d      	ldr	r3, [pc, #244]	; (80016fc <MX_GPIO_Init+0x12c>)
 8001608:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800160a:	4a3c      	ldr	r2, [pc, #240]	; (80016fc <MX_GPIO_Init+0x12c>)
 800160c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001610:	6313      	str	r3, [r2, #48]	; 0x30
 8001612:	4b3a      	ldr	r3, [pc, #232]	; (80016fc <MX_GPIO_Init+0x12c>)
 8001614:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001616:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800161a:	60fb      	str	r3, [r7, #12]
 800161c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800161e:	2300      	movs	r3, #0
 8001620:	60bb      	str	r3, [r7, #8]
 8001622:	4b36      	ldr	r3, [pc, #216]	; (80016fc <MX_GPIO_Init+0x12c>)
 8001624:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001626:	4a35      	ldr	r2, [pc, #212]	; (80016fc <MX_GPIO_Init+0x12c>)
 8001628:	f043 0301 	orr.w	r3, r3, #1
 800162c:	6313      	str	r3, [r2, #48]	; 0x30
 800162e:	4b33      	ldr	r3, [pc, #204]	; (80016fc <MX_GPIO_Init+0x12c>)
 8001630:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001632:	f003 0301 	and.w	r3, r3, #1
 8001636:	60bb      	str	r3, [r7, #8]
 8001638:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800163a:	2300      	movs	r3, #0
 800163c:	607b      	str	r3, [r7, #4]
 800163e:	4b2f      	ldr	r3, [pc, #188]	; (80016fc <MX_GPIO_Init+0x12c>)
 8001640:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001642:	4a2e      	ldr	r2, [pc, #184]	; (80016fc <MX_GPIO_Init+0x12c>)
 8001644:	f043 0302 	orr.w	r3, r3, #2
 8001648:	6313      	str	r3, [r2, #48]	; 0x30
 800164a:	4b2c      	ldr	r3, [pc, #176]	; (80016fc <MX_GPIO_Init+0x12c>)
 800164c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800164e:	f003 0302 	and.w	r3, r3, #2
 8001652:	607b      	str	r3, [r7, #4]
 8001654:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001656:	2200      	movs	r2, #0
 8001658:	2120      	movs	r1, #32
 800165a:	4829      	ldr	r0, [pc, #164]	; (8001700 <MX_GPIO_Init+0x130>)
 800165c:	f002 fbe4 	bl	8003e28 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI_SS_GPIO_Port, SPI_SS_Pin, GPIO_PIN_SET);
 8001660:	2201      	movs	r2, #1
 8001662:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001666:	4827      	ldr	r0, [pc, #156]	; (8001704 <MX_GPIO_Init+0x134>)
 8001668:	f002 fbde 	bl	8003e28 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SHDN_GPIO_Port, SHDN_Pin, GPIO_PIN_SET);
 800166c:	2201      	movs	r2, #1
 800166e:	2180      	movs	r1, #128	; 0x80
 8001670:	4825      	ldr	r0, [pc, #148]	; (8001708 <MX_GPIO_Init+0x138>)
 8001672:	f002 fbd9 	bl	8003e28 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LOAD_GPIO_Port, LOAD_Pin, GPIO_PIN_SET);
 8001676:	2201      	movs	r2, #1
 8001678:	f44f 7100 	mov.w	r1, #512	; 0x200
 800167c:	4820      	ldr	r0, [pc, #128]	; (8001700 <MX_GPIO_Init+0x130>)
 800167e:	f002 fbd3 	bl	8003e28 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001682:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001686:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001688:	4b20      	ldr	r3, [pc, #128]	; (800170c <MX_GPIO_Init+0x13c>)
 800168a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800168c:	2300      	movs	r3, #0
 800168e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001690:	f107 0314 	add.w	r3, r7, #20
 8001694:	4619      	mov	r1, r3
 8001696:	481c      	ldr	r0, [pc, #112]	; (8001708 <MX_GPIO_Init+0x138>)
 8001698:	f002 fa2a 	bl	8003af0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin LOAD_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|LOAD_Pin;
 800169c:	f44f 7308 	mov.w	r3, #544	; 0x220
 80016a0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016a2:	2301      	movs	r3, #1
 80016a4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016a6:	2300      	movs	r3, #0
 80016a8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016aa:	2300      	movs	r3, #0
 80016ac:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016ae:	f107 0314 	add.w	r3, r7, #20
 80016b2:	4619      	mov	r1, r3
 80016b4:	4812      	ldr	r0, [pc, #72]	; (8001700 <MX_GPIO_Init+0x130>)
 80016b6:	f002 fa1b 	bl	8003af0 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI_SS_Pin */
  GPIO_InitStruct.Pin = SPI_SS_Pin;
 80016ba:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80016be:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016c0:	2301      	movs	r3, #1
 80016c2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016c4:	2300      	movs	r3, #0
 80016c6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016c8:	2300      	movs	r3, #0
 80016ca:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI_SS_GPIO_Port, &GPIO_InitStruct);
 80016cc:	f107 0314 	add.w	r3, r7, #20
 80016d0:	4619      	mov	r1, r3
 80016d2:	480c      	ldr	r0, [pc, #48]	; (8001704 <MX_GPIO_Init+0x134>)
 80016d4:	f002 fa0c 	bl	8003af0 <HAL_GPIO_Init>

  /*Configure GPIO pin : SHDN_Pin */
  GPIO_InitStruct.Pin = SHDN_Pin;
 80016d8:	2380      	movs	r3, #128	; 0x80
 80016da:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016dc:	2301      	movs	r3, #1
 80016de:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016e0:	2300      	movs	r3, #0
 80016e2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016e4:	2300      	movs	r3, #0
 80016e6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SHDN_GPIO_Port, &GPIO_InitStruct);
 80016e8:	f107 0314 	add.w	r3, r7, #20
 80016ec:	4619      	mov	r1, r3
 80016ee:	4806      	ldr	r0, [pc, #24]	; (8001708 <MX_GPIO_Init+0x138>)
 80016f0:	f002 f9fe 	bl	8003af0 <HAL_GPIO_Init>

}
 80016f4:	bf00      	nop
 80016f6:	3728      	adds	r7, #40	; 0x28
 80016f8:	46bd      	mov	sp, r7
 80016fa:	bd80      	pop	{r7, pc}
 80016fc:	40023800 	.word	0x40023800
 8001700:	40020000 	.word	0x40020000
 8001704:	40020400 	.word	0x40020400
 8001708:	40020800 	.word	0x40020800
 800170c:	10210000 	.word	0x10210000

08001710 <updateUI>:

/* USER CODE BEGIN 4 */

void updateUI(int16_t dataIn)
{
 8001710:	b580      	push	{r7, lr}
 8001712:	b0c2      	sub	sp, #264	; 0x108
 8001714:	af00      	add	r7, sp, #0
 8001716:	4602      	mov	r2, r0
 8001718:	1dbb      	adds	r3, r7, #6
 800171a:	801a      	strh	r2, [r3, #0]
	switch (UIState)
 800171c:	4b35      	ldr	r3, [pc, #212]	; (80017f4 <updateUI+0xe4>)
 800171e:	781b      	ldrb	r3, [r3, #0]
 8001720:	2b00      	cmp	r3, #0
 8001722:	d002      	beq.n	800172a <updateUI+0x1a>
 8001724:	2b01      	cmp	r3, #1
 8001726:	d037      	beq.n	8001798 <updateUI+0x88>

			UIState = Main;
			break;

		default:
			break;
 8001728:	e05f      	b.n	80017ea <updateUI+0xda>
			if (dataIn == 'm')
 800172a:	1dbb      	adds	r3, r7, #6
 800172c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001730:	2b6d      	cmp	r3, #109	; 0x6d
 8001732:	d157      	bne.n	80017e4 <updateUI+0xd4>
				if (ControlVar.wave_mode == 0) {		//sawtooth
 8001734:	4b30      	ldr	r3, [pc, #192]	; (80017f8 <updateUI+0xe8>)
 8001736:	7d1b      	ldrb	r3, [r3, #20]
 8001738:	2b00      	cmp	r3, #0
 800173a:	d106      	bne.n	800174a <updateUI+0x3a>
					sprintf(temp,
 800173c:	f107 0308 	add.w	r3, r7, #8
 8001740:	492e      	ldr	r1, [pc, #184]	; (80017fc <updateUI+0xec>)
 8001742:	4618      	mov	r0, r3
 8001744:	f005 fb5a 	bl	8006dfc <siprintf>
 8001748:	e014      	b.n	8001774 <updateUI+0x64>
				else if (ControlVar.wave_mode == 1) {	//sine-wave
 800174a:	4b2b      	ldr	r3, [pc, #172]	; (80017f8 <updateUI+0xe8>)
 800174c:	7d1b      	ldrb	r3, [r3, #20]
 800174e:	2b01      	cmp	r3, #1
 8001750:	d106      	bne.n	8001760 <updateUI+0x50>
					sprintf(temp,
 8001752:	f107 0308 	add.w	r3, r7, #8
 8001756:	492a      	ldr	r1, [pc, #168]	; (8001800 <updateUI+0xf0>)
 8001758:	4618      	mov	r0, r3
 800175a:	f005 fb4f 	bl	8006dfc <siprintf>
 800175e:	e009      	b.n	8001774 <updateUI+0x64>
				else if (ControlVar.wave_mode == 1) {	//square-wave
 8001760:	4b25      	ldr	r3, [pc, #148]	; (80017f8 <updateUI+0xe8>)
 8001762:	7d1b      	ldrb	r3, [r3, #20]
 8001764:	2b01      	cmp	r3, #1
 8001766:	d105      	bne.n	8001774 <updateUI+0x64>
					sprintf(temp,
 8001768:	f107 0308 	add.w	r3, r7, #8
 800176c:	4925      	ldr	r1, [pc, #148]	; (8001804 <updateUI+0xf4>)
 800176e:	4618      	mov	r0, r3
 8001770:	f005 fb44 	bl	8006dfc <siprintf>
				HAL_UART_Transmit(&huart2, (uint8_t*)temp, strlen(temp), 1000);
 8001774:	f107 0308 	add.w	r3, r7, #8
 8001778:	4618      	mov	r0, r3
 800177a:	f7fe fd31 	bl	80001e0 <strlen>
 800177e:	4603      	mov	r3, r0
 8001780:	b29a      	uxth	r2, r3
 8001782:	f107 0108 	add.w	r1, r7, #8
 8001786:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800178a:	481f      	ldr	r0, [pc, #124]	; (8001808 <updateUI+0xf8>)
 800178c:	f004 f867 	bl	800585e <HAL_UART_Transmit>
				UIState = Change_mode;
 8001790:	4b18      	ldr	r3, [pc, #96]	; (80017f4 <updateUI+0xe4>)
 8001792:	2201      	movs	r2, #1
 8001794:	701a      	strb	r2, [r3, #0]
			break;
 8001796:	e025      	b.n	80017e4 <updateUI+0xd4>
			if (dataIn == 'w') {
 8001798:	1dbb      	adds	r3, r7, #6
 800179a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800179e:	2b77      	cmp	r3, #119	; 0x77
 80017a0:	d103      	bne.n	80017aa <updateUI+0x9a>
				ControlVar.wave_mode = 0;
 80017a2:	4b15      	ldr	r3, [pc, #84]	; (80017f8 <updateUI+0xe8>)
 80017a4:	2200      	movs	r2, #0
 80017a6:	751a      	strb	r2, [r3, #20]
 80017a8:	e016      	b.n	80017d8 <updateUI+0xc8>
			else if (dataIn == 'n') {
 80017aa:	1dbb      	adds	r3, r7, #6
 80017ac:	f9b3 3000 	ldrsh.w	r3, [r3]
 80017b0:	2b6e      	cmp	r3, #110	; 0x6e
 80017b2:	d103      	bne.n	80017bc <updateUI+0xac>
				ControlVar.wave_mode = 1;
 80017b4:	4b10      	ldr	r3, [pc, #64]	; (80017f8 <updateUI+0xe8>)
 80017b6:	2201      	movs	r2, #1
 80017b8:	751a      	strb	r2, [r3, #20]
 80017ba:	e00d      	b.n	80017d8 <updateUI+0xc8>
			else if (dataIn == 'q') {
 80017bc:	1dbb      	adds	r3, r7, #6
 80017be:	f9b3 3000 	ldrsh.w	r3, [r3]
 80017c2:	2b71      	cmp	r3, #113	; 0x71
 80017c4:	d103      	bne.n	80017ce <updateUI+0xbe>
				ControlVar.wave_mode = 2;
 80017c6:	4b0c      	ldr	r3, [pc, #48]	; (80017f8 <updateUI+0xe8>)
 80017c8:	2202      	movs	r2, #2
 80017ca:	751a      	strb	r2, [r3, #20]
 80017cc:	e004      	b.n	80017d8 <updateUI+0xc8>
			else if (dataIn == 'x') {
 80017ce:	1dbb      	adds	r3, r7, #6
 80017d0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80017d4:	2b78      	cmp	r3, #120	; 0x78
 80017d6:	d107      	bne.n	80017e8 <updateUI+0xd8>
			updateStatus();
 80017d8:	f000 f818 	bl	800180c <updateStatus>
			UIState = Main;
 80017dc:	4b05      	ldr	r3, [pc, #20]	; (80017f4 <updateUI+0xe4>)
 80017de:	2200      	movs	r2, #0
 80017e0:	701a      	strb	r2, [r3, #0]
			break;
 80017e2:	e002      	b.n	80017ea <updateUI+0xda>
			break;
 80017e4:	bf00      	nop
 80017e6:	e000      	b.n	80017ea <updateUI+0xda>
			else {break;}
 80017e8:	bf00      	nop
	}
}
 80017ea:	bf00      	nop
 80017ec:	f507 7784 	add.w	r7, r7, #264	; 0x108
 80017f0:	46bd      	mov	sp, r7
 80017f2:	bd80      	pop	{r7, pc}
 80017f4:	20000250 	.word	0x20000250
 80017f8:	20000210 	.word	0x20000210
 80017fc:	0800a2c0 	.word	0x0800a2c0
 8001800:	0800a334 	.word	0x0800a334
 8001804:	0800a3a8 	.word	0x0800a3a8
 8001808:	20000400 	.word	0x20000400

0800180c <updateStatus>:

void updateStatus()
{
 800180c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001810:	b0ba      	sub	sp, #232	; 0xe8
 8001812:	af04      	add	r7, sp, #16
	char temp[] = "\r\n"
 8001814:	4a62      	ldr	r2, [pc, #392]	; (80019a0 <updateStatus+0x194>)
 8001816:	f107 0380 	add.w	r3, r7, #128	; 0x80
 800181a:	4611      	mov	r1, r2
 800181c:	2255      	movs	r2, #85	; 0x55
 800181e:	4618      	mov	r0, r3
 8001820:	f004 fe6c 	bl	80064fc <memcpy>
			"========================\r\n"
			"MAIN MENU\r\n"
			"========================\r\n"
	  		"[m] Change Mode		: ";
	HAL_UART_Transmit(&huart2, (uint8_t*)temp, strlen(temp), 1000);
 8001824:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8001828:	4618      	mov	r0, r3
 800182a:	f7fe fcd9 	bl	80001e0 <strlen>
 800182e:	4603      	mov	r3, r0
 8001830:	b29a      	uxth	r2, r3
 8001832:	f107 0180 	add.w	r1, r7, #128	; 0x80
 8001836:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800183a:	485a      	ldr	r0, [pc, #360]	; (80019a4 <updateStatus+0x198>)
 800183c:	f004 f80f 	bl	800585e <HAL_UART_Transmit>

	switch (ControlVar.wave_mode) {
 8001840:	4b59      	ldr	r3, [pc, #356]	; (80019a8 <updateStatus+0x19c>)
 8001842:	7d1b      	ldrb	r3, [r3, #20]
 8001844:	2b02      	cmp	r3, #2
 8001846:	d014      	beq.n	8001872 <updateStatus+0x66>
 8001848:	2b02      	cmp	r3, #2
 800184a:	dc19      	bgt.n	8001880 <updateStatus+0x74>
 800184c:	2b00      	cmp	r3, #0
 800184e:	d002      	beq.n	8001856 <updateStatus+0x4a>
 8001850:	2b01      	cmp	r3, #1
 8001852:	d007      	beq.n	8001864 <updateStatus+0x58>
		case 2:
			sprintf(temp,
					"Square-wave\r\n");
			break;
		default:
			break;
 8001854:	e014      	b.n	8001880 <updateStatus+0x74>
			sprintf(temp,
 8001856:	f107 0380 	add.w	r3, r7, #128	; 0x80
 800185a:	4954      	ldr	r1, [pc, #336]	; (80019ac <updateStatus+0x1a0>)
 800185c:	4618      	mov	r0, r3
 800185e:	f005 facd 	bl	8006dfc <siprintf>
			break;
 8001862:	e00e      	b.n	8001882 <updateStatus+0x76>
			sprintf(temp,
 8001864:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8001868:	4951      	ldr	r1, [pc, #324]	; (80019b0 <updateStatus+0x1a4>)
 800186a:	4618      	mov	r0, r3
 800186c:	f005 fac6 	bl	8006dfc <siprintf>
			break;
 8001870:	e007      	b.n	8001882 <updateStatus+0x76>
			sprintf(temp,
 8001872:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8001876:	494f      	ldr	r1, [pc, #316]	; (80019b4 <updateStatus+0x1a8>)
 8001878:	4618      	mov	r0, r3
 800187a:	f005 fabf 	bl	8006dfc <siprintf>
			break;
 800187e:	e000      	b.n	8001882 <updateStatus+0x76>
			break;
 8001880:	bf00      	nop
	}
	HAL_UART_Transmit(&huart2, (uint8_t*)temp, strlen(temp), 1000);
 8001882:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8001886:	4618      	mov	r0, r3
 8001888:	f7fe fcaa 	bl	80001e0 <strlen>
 800188c:	4603      	mov	r3, r0
 800188e:	b29a      	uxth	r2, r3
 8001890:	f107 0180 	add.w	r1, r7, #128	; 0x80
 8001894:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001898:	4842      	ldr	r0, [pc, #264]	; (80019a4 <updateStatus+0x198>)
 800189a:	f003 ffe0 	bl	800585e <HAL_UART_Transmit>
	char temp2[128];
	sprintf(temp2,
	  		"[f] Change Frequency	: %.1f Hz\r\n"
			"[a] Change Max-voltage	: %.1f V\r\n"
			"[i] Change Min-voltage	: %.1f V\r\n",
			ControlVar.frequency,
 800189e:	4b42      	ldr	r3, [pc, #264]	; (80019a8 <updateStatus+0x19c>)
 80018a0:	685b      	ldr	r3, [r3, #4]
	sprintf(temp2,
 80018a2:	4618      	mov	r0, r3
 80018a4:	f7fe fe58 	bl	8000558 <__aeabi_f2d>
 80018a8:	4680      	mov	r8, r0
 80018aa:	4689      	mov	r9, r1
			ControlVar.max_voltage,
 80018ac:	4b3e      	ldr	r3, [pc, #248]	; (80019a8 <updateStatus+0x19c>)
 80018ae:	689b      	ldr	r3, [r3, #8]
	sprintf(temp2,
 80018b0:	4618      	mov	r0, r3
 80018b2:	f7fe fe51 	bl	8000558 <__aeabi_f2d>
 80018b6:	4604      	mov	r4, r0
 80018b8:	460d      	mov	r5, r1
			ControlVar.min_voltage);
 80018ba:	4b3b      	ldr	r3, [pc, #236]	; (80019a8 <updateStatus+0x19c>)
 80018bc:	68db      	ldr	r3, [r3, #12]
	sprintf(temp2,
 80018be:	4618      	mov	r0, r3
 80018c0:	f7fe fe4a 	bl	8000558 <__aeabi_f2d>
 80018c4:	4602      	mov	r2, r0
 80018c6:	460b      	mov	r3, r1
 80018c8:	4638      	mov	r0, r7
 80018ca:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80018ce:	e9cd 4500 	strd	r4, r5, [sp]
 80018d2:	4642      	mov	r2, r8
 80018d4:	464b      	mov	r3, r9
 80018d6:	4938      	ldr	r1, [pc, #224]	; (80019b8 <updateStatus+0x1ac>)
 80018d8:	f005 fa90 	bl	8006dfc <siprintf>
	HAL_UART_Transmit(&huart2, (uint8_t*)temp2, strlen(temp2), 1000);
 80018dc:	463b      	mov	r3, r7
 80018de:	4618      	mov	r0, r3
 80018e0:	f7fe fc7e 	bl	80001e0 <strlen>
 80018e4:	4603      	mov	r3, r0
 80018e6:	b29a      	uxth	r2, r3
 80018e8:	4639      	mov	r1, r7
 80018ea:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80018ee:	482d      	ldr	r0, [pc, #180]	; (80019a4 <updateStatus+0x198>)
 80018f0:	f003 ffb5 	bl	800585e <HAL_UART_Transmit>

	if (ControlVar.wave_mode==0 && ControlVar.slope_down) {
 80018f4:	4b2c      	ldr	r3, [pc, #176]	; (80019a8 <updateStatus+0x19c>)
 80018f6:	7d1b      	ldrb	r3, [r3, #20]
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d115      	bne.n	8001928 <updateStatus+0x11c>
 80018fc:	4b2a      	ldr	r3, [pc, #168]	; (80019a8 <updateStatus+0x19c>)
 80018fe:	7d5b      	ldrb	r3, [r3, #21]
 8001900:	2b00      	cmp	r3, #0
 8001902:	d011      	beq.n	8001928 <updateStatus+0x11c>
		sprintf(temp2,
 8001904:	463b      	mov	r3, r7
 8001906:	492d      	ldr	r1, [pc, #180]	; (80019bc <updateStatus+0x1b0>)
 8001908:	4618      	mov	r0, r3
 800190a:	f005 fa77 	bl	8006dfc <siprintf>
				"[s] Change Slope	: Down\r\n");
		HAL_UART_Transmit(&huart2, (uint8_t*)temp2, strlen(temp2), 1000);
 800190e:	463b      	mov	r3, r7
 8001910:	4618      	mov	r0, r3
 8001912:	f7fe fc65 	bl	80001e0 <strlen>
 8001916:	4603      	mov	r3, r0
 8001918:	b29a      	uxth	r2, r3
 800191a:	4639      	mov	r1, r7
 800191c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001920:	4820      	ldr	r0, [pc, #128]	; (80019a4 <updateStatus+0x198>)
 8001922:	f003 ff9c 	bl	800585e <HAL_UART_Transmit>
 8001926:	e035      	b.n	8001994 <updateStatus+0x188>
	}
	else if (ControlVar.wave_mode==0 && !ControlVar.slope_down) {
 8001928:	4b1f      	ldr	r3, [pc, #124]	; (80019a8 <updateStatus+0x19c>)
 800192a:	7d1b      	ldrb	r3, [r3, #20]
 800192c:	2b00      	cmp	r3, #0
 800192e:	d115      	bne.n	800195c <updateStatus+0x150>
 8001930:	4b1d      	ldr	r3, [pc, #116]	; (80019a8 <updateStatus+0x19c>)
 8001932:	7d5b      	ldrb	r3, [r3, #21]
 8001934:	2b00      	cmp	r3, #0
 8001936:	d111      	bne.n	800195c <updateStatus+0x150>
		sprintf(temp2,
 8001938:	463b      	mov	r3, r7
 800193a:	4921      	ldr	r1, [pc, #132]	; (80019c0 <updateStatus+0x1b4>)
 800193c:	4618      	mov	r0, r3
 800193e:	f005 fa5d 	bl	8006dfc <siprintf>
				"[s] Change Slope	: Up\r\n");
		HAL_UART_Transmit(&huart2, (uint8_t*)temp2, strlen(temp2), 1000);
 8001942:	463b      	mov	r3, r7
 8001944:	4618      	mov	r0, r3
 8001946:	f7fe fc4b 	bl	80001e0 <strlen>
 800194a:	4603      	mov	r3, r0
 800194c:	b29a      	uxth	r2, r3
 800194e:	4639      	mov	r1, r7
 8001950:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001954:	4813      	ldr	r0, [pc, #76]	; (80019a4 <updateStatus+0x198>)
 8001956:	f003 ff82 	bl	800585e <HAL_UART_Transmit>
 800195a:	e01b      	b.n	8001994 <updateStatus+0x188>
	}
	else if (ControlVar.wave_mode==2) {
 800195c:	4b12      	ldr	r3, [pc, #72]	; (80019a8 <updateStatus+0x19c>)
 800195e:	7d1b      	ldrb	r3, [r3, #20]
 8001960:	2b02      	cmp	r3, #2
 8001962:	d117      	bne.n	8001994 <updateStatus+0x188>
		sprintf(temp2,
				"[s] Change Duty-cycle	: %d %\r\n",
				ControlVar.duty_cycle);
 8001964:	4b10      	ldr	r3, [pc, #64]	; (80019a8 <updateStatus+0x19c>)
 8001966:	691b      	ldr	r3, [r3, #16]
		sprintf(temp2,
 8001968:	4618      	mov	r0, r3
 800196a:	f7fe fdf5 	bl	8000558 <__aeabi_f2d>
 800196e:	4602      	mov	r2, r0
 8001970:	460b      	mov	r3, r1
 8001972:	4638      	mov	r0, r7
 8001974:	4913      	ldr	r1, [pc, #76]	; (80019c4 <updateStatus+0x1b8>)
 8001976:	f005 fa41 	bl	8006dfc <siprintf>
		HAL_UART_Transmit(&huart2, (uint8_t*)temp2, strlen(temp2), 1000);
 800197a:	463b      	mov	r3, r7
 800197c:	4618      	mov	r0, r3
 800197e:	f7fe fc2f 	bl	80001e0 <strlen>
 8001982:	4603      	mov	r3, r0
 8001984:	b29a      	uxth	r2, r3
 8001986:	4639      	mov	r1, r7
 8001988:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800198c:	4805      	ldr	r0, [pc, #20]	; (80019a4 <updateStatus+0x198>)
 800198e:	f003 ff66 	bl	800585e <HAL_UART_Transmit>
	}
}
 8001992:	e7ff      	b.n	8001994 <updateStatus+0x188>
 8001994:	bf00      	nop
 8001996:	37d8      	adds	r7, #216	; 0xd8
 8001998:	46bd      	mov	sp, r7
 800199a:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800199e:	bf00      	nop
 80019a0:	0800a4fc 	.word	0x0800a4fc
 80019a4:	20000400 	.word	0x20000400
 80019a8:	20000210 	.word	0x20000210
 80019ac:	0800a41c 	.word	0x0800a41c
 80019b0:	0800a428 	.word	0x0800a428
 80019b4:	0800a434 	.word	0x0800a434
 80019b8:	0800a444 	.word	0x0800a444
 80019bc:	0800a4a8 	.word	0x0800a4a8
 80019c0:	0800a4c4 	.word	0x0800a4c4
 80019c4:	0800a4dc 	.word	0x0800a4dc

080019c8 <UARTRecieveIT>:

int16_t UARTRecieveIT()
{
 80019c8:	b480      	push	{r7}
 80019ca:	b083      	sub	sp, #12
 80019cc:	af00      	add	r7, sp, #0
	//store last data position
	static uint32_t dataPos = 0;
	//create dummy data
	int16_t data=-1;
 80019ce:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80019d2:	80fb      	strh	r3, [r7, #6]
	//check
	if(huart2.RxXferSize - huart2.RxXferCount!=dataPos)
 80019d4:	4b11      	ldr	r3, [pc, #68]	; (8001a1c <UARTRecieveIT+0x54>)
 80019d6:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80019d8:	461a      	mov	r2, r3
 80019da:	4b10      	ldr	r3, [pc, #64]	; (8001a1c <UARTRecieveIT+0x54>)
 80019dc:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80019de:	b29b      	uxth	r3, r3
 80019e0:	1ad3      	subs	r3, r2, r3
 80019e2:	4a0f      	ldr	r2, [pc, #60]	; (8001a20 <UARTRecieveIT+0x58>)
 80019e4:	6812      	ldr	r2, [r2, #0]
 80019e6:	4293      	cmp	r3, r2
 80019e8:	d010      	beq.n	8001a0c <UARTRecieveIT+0x44>
	{
		data=RxDataBuffer[dataPos];
 80019ea:	4b0d      	ldr	r3, [pc, #52]	; (8001a20 <UARTRecieveIT+0x58>)
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	4a0d      	ldr	r2, [pc, #52]	; (8001a24 <UARTRecieveIT+0x5c>)
 80019f0:	5cd3      	ldrb	r3, [r2, r3]
 80019f2:	80fb      	strh	r3, [r7, #6]
		dataPos= (dataPos+1)%huart2.RxXferSize;
 80019f4:	4b0a      	ldr	r3, [pc, #40]	; (8001a20 <UARTRecieveIT+0x58>)
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	3301      	adds	r3, #1
 80019fa:	4a08      	ldr	r2, [pc, #32]	; (8001a1c <UARTRecieveIT+0x54>)
 80019fc:	8d92      	ldrh	r2, [r2, #44]	; 0x2c
 80019fe:	fbb3 f1f2 	udiv	r1, r3, r2
 8001a02:	fb02 f201 	mul.w	r2, r2, r1
 8001a06:	1a9b      	subs	r3, r3, r2
 8001a08:	4a05      	ldr	r2, [pc, #20]	; (8001a20 <UARTRecieveIT+0x58>)
 8001a0a:	6013      	str	r3, [r2, #0]
	}
	return data;
 8001a0c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 8001a10:	4618      	mov	r0, r3
 8001a12:	370c      	adds	r7, #12
 8001a14:	46bd      	mov	sp, r7
 8001a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a1a:	4770      	bx	lr
 8001a1c:	20000400 	.word	0x20000400
 8001a20:	20000260 	.word	0x20000260
 8001a24:	20000230 	.word	0x20000230

08001a28 <generatorInit>:

void generatorInit(Generator *var)
{
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	b082      	sub	sp, #8
 8001a2c:	af00      	add	r7, sp, #0
 8001a2e:	6078      	str	r0, [r7, #4]
	var->wave_mode		= 0;
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	2200      	movs	r2, #0
 8001a34:	751a      	strb	r2, [r3, #20]
						//0:sawtooth
						//1:sinewave
						//2:squarewave
	var->count			= 0; 		//0-99 %
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	f04f 0200 	mov.w	r2, #0
 8001a3c:	601a      	str	r2, [r3, #0]
	var->frequency 		= 1;		//0-10 Hz
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8001a44:	605a      	str	r2, [r3, #4]
	var->max_voltage	= 3.3;		//0-3.3 V
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	4a0b      	ldr	r2, [pc, #44]	; (8001a78 <generatorInit+0x50>)
 8001a4a:	609a      	str	r2, [r3, #8]
	var->min_voltage	= 0;		//0-3.3 V
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	f04f 0200 	mov.w	r2, #0
 8001a52:	60da      	str	r2, [r3, #12]
	var->duty_cycle		= 50.0;		//0-100 %
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	4a09      	ldr	r2, [pc, #36]	; (8001a7c <generatorInit+0x54>)
 8001a58:	611a      	str	r2, [r3, #16]
	var->periodstamp	= micros();	//uS
 8001a5a:	f000 fa69 	bl	8001f30 <micros>
 8001a5e:	4602      	mov	r2, r0
 8001a60:	460b      	mov	r3, r1
 8001a62:	6879      	ldr	r1, [r7, #4]
 8001a64:	e9c1 2306 	strd	r2, r3, [r1, #24]
	var->slope_down		= 0;		//0:slope up 1:slope down (sawtooth mode)
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	2200      	movs	r2, #0
 8001a6c:	755a      	strb	r2, [r3, #21]
}
 8001a6e:	bf00      	nop
 8001a70:	3708      	adds	r7, #8
 8001a72:	46bd      	mov	sp, r7
 8001a74:	bd80      	pop	{r7, pc}
 8001a76:	bf00      	nop
 8001a78:	40533333 	.word	0x40533333
 8001a7c:	42480000 	.word	0x42480000

08001a80 <generator>:

void generator()
{
 8001a80:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001a84:	af00      	add	r7, sp, #0
	//Count by normalized to 0-100
	ControlVar.count += 100 * ControlVar.frequency /10000.0;
 8001a86:	4bc8      	ldr	r3, [pc, #800]	; (8001da8 <generator+0x328>)
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	4618      	mov	r0, r3
 8001a8c:	f7fe fd64 	bl	8000558 <__aeabi_f2d>
 8001a90:	4680      	mov	r8, r0
 8001a92:	4689      	mov	r9, r1
 8001a94:	4bc4      	ldr	r3, [pc, #784]	; (8001da8 <generator+0x328>)
 8001a96:	edd3 7a01 	vldr	s15, [r3, #4]
 8001a9a:	ed9f 7ac4 	vldr	s14, [pc, #784]	; 8001dac <generator+0x32c>
 8001a9e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001aa2:	ee17 0a90 	vmov	r0, s15
 8001aa6:	f7fe fd57 	bl	8000558 <__aeabi_f2d>
 8001aaa:	a3b7      	add	r3, pc, #732	; (adr r3, 8001d88 <generator+0x308>)
 8001aac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ab0:	f7fe fed4 	bl	800085c <__aeabi_ddiv>
 8001ab4:	4602      	mov	r2, r0
 8001ab6:	460b      	mov	r3, r1
 8001ab8:	4640      	mov	r0, r8
 8001aba:	4649      	mov	r1, r9
 8001abc:	f7fe fbee 	bl	800029c <__adddf3>
 8001ac0:	4602      	mov	r2, r0
 8001ac2:	460b      	mov	r3, r1
 8001ac4:	4610      	mov	r0, r2
 8001ac6:	4619      	mov	r1, r3
 8001ac8:	f7ff f896 	bl	8000bf8 <__aeabi_d2f>
 8001acc:	4603      	mov	r3, r0
 8001ace:	4ab6      	ldr	r2, [pc, #728]	; (8001da8 <generator+0x328>)
 8001ad0:	6013      	str	r3, [r2, #0]
	if (micros()-ControlVar.periodstamp > 1/ControlVar.frequency*1000000) {ControlVar.count = 0; ControlVar.periodstamp = micros();}
 8001ad2:	f000 fa2d 	bl	8001f30 <micros>
 8001ad6:	4bb4      	ldr	r3, [pc, #720]	; (8001da8 <generator+0x328>)
 8001ad8:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8001adc:	1a84      	subs	r4, r0, r2
 8001ade:	eb61 0503 	sbc.w	r5, r1, r3
 8001ae2:	4620      	mov	r0, r4
 8001ae4:	4629      	mov	r1, r5
 8001ae6:	f7ff f99f 	bl	8000e28 <__aeabi_ul2f>
 8001aea:	ee06 0a10 	vmov	s12, r0
 8001aee:	4bae      	ldr	r3, [pc, #696]	; (8001da8 <generator+0x328>)
 8001af0:	ed93 7a01 	vldr	s14, [r3, #4]
 8001af4:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001af8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001afc:	ed9f 7aac 	vldr	s14, [pc, #688]	; 8001db0 <generator+0x330>
 8001b00:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001b04:	eeb4 6ae7 	vcmpe.f32	s12, s15
 8001b08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b0c:	dd0a      	ble.n	8001b24 <generator+0xa4>
 8001b0e:	4ba6      	ldr	r3, [pc, #664]	; (8001da8 <generator+0x328>)
 8001b10:	f04f 0200 	mov.w	r2, #0
 8001b14:	601a      	str	r2, [r3, #0]
 8001b16:	f000 fa0b 	bl	8001f30 <micros>
 8001b1a:	4602      	mov	r2, r0
 8001b1c:	460b      	mov	r3, r1
 8001b1e:	49a2      	ldr	r1, [pc, #648]	; (8001da8 <generator+0x328>)
 8001b20:	e9c1 2306 	strd	r2, r3, [r1, #24]

	//Amplify to 12 bits (0-4096)
	switch (ControlVar.wave_mode)
 8001b24:	4ba0      	ldr	r3, [pc, #640]	; (8001da8 <generator+0x328>)
 8001b26:	7d1b      	ldrb	r3, [r3, #20]
 8001b28:	2b02      	cmp	r3, #2
 8001b2a:	f000 8149 	beq.w	8001dc0 <generator+0x340>
 8001b2e:	2b02      	cmp	r3, #2
 8001b30:	f300 817b 	bgt.w	8001e2a <generator+0x3aa>
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d003      	beq.n	8001b40 <generator+0xc0>
 8001b38:	2b01      	cmp	r3, #1
 8001b3a:	f000 80b1 	beq.w	8001ca0 <generator+0x220>
				dataOut = 4096/3.3*ControlVar.min_voltage;
			}
			break;

		default:
			break;
 8001b3e:	e174      	b.n	8001e2a <generator+0x3aa>
			if (ControlVar.slope_down) {							//slope down
 8001b40:	4b99      	ldr	r3, [pc, #612]	; (8001da8 <generator+0x328>)
 8001b42:	7d5b      	ldrb	r3, [r3, #21]
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	d058      	beq.n	8001bfa <generator+0x17a>
				dataOut = (100-ControlVar.count) * (
 8001b48:	4b97      	ldr	r3, [pc, #604]	; (8001da8 <generator+0x328>)
 8001b4a:	edd3 7a00 	vldr	s15, [r3]
 8001b4e:	ed9f 7a97 	vldr	s14, [pc, #604]	; 8001dac <generator+0x32c>
 8001b52:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001b56:	ee17 0a90 	vmov	r0, s15
 8001b5a:	f7fe fcfd 	bl	8000558 <__aeabi_f2d>
 8001b5e:	4604      	mov	r4, r0
 8001b60:	460d      	mov	r5, r1
						4096/3.3*ControlVar.max_voltage - 4096/3.3*ControlVar.min_voltage) /100
 8001b62:	4b91      	ldr	r3, [pc, #580]	; (8001da8 <generator+0x328>)
 8001b64:	689b      	ldr	r3, [r3, #8]
 8001b66:	4618      	mov	r0, r3
 8001b68:	f7fe fcf6 	bl	8000558 <__aeabi_f2d>
 8001b6c:	a388      	add	r3, pc, #544	; (adr r3, 8001d90 <generator+0x310>)
 8001b6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b72:	f7fe fd49 	bl	8000608 <__aeabi_dmul>
 8001b76:	4602      	mov	r2, r0
 8001b78:	460b      	mov	r3, r1
 8001b7a:	4690      	mov	r8, r2
 8001b7c:	4699      	mov	r9, r3
 8001b7e:	4b8a      	ldr	r3, [pc, #552]	; (8001da8 <generator+0x328>)
 8001b80:	68db      	ldr	r3, [r3, #12]
 8001b82:	4618      	mov	r0, r3
 8001b84:	f7fe fce8 	bl	8000558 <__aeabi_f2d>
 8001b88:	a381      	add	r3, pc, #516	; (adr r3, 8001d90 <generator+0x310>)
 8001b8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b8e:	f7fe fd3b 	bl	8000608 <__aeabi_dmul>
 8001b92:	4602      	mov	r2, r0
 8001b94:	460b      	mov	r3, r1
 8001b96:	4640      	mov	r0, r8
 8001b98:	4649      	mov	r1, r9
 8001b9a:	f7fe fb7d 	bl	8000298 <__aeabi_dsub>
 8001b9e:	4602      	mov	r2, r0
 8001ba0:	460b      	mov	r3, r1
				dataOut = (100-ControlVar.count) * (
 8001ba2:	4620      	mov	r0, r4
 8001ba4:	4629      	mov	r1, r5
 8001ba6:	f7fe fd2f 	bl	8000608 <__aeabi_dmul>
 8001baa:	4602      	mov	r2, r0
 8001bac:	460b      	mov	r3, r1
 8001bae:	4610      	mov	r0, r2
 8001bb0:	4619      	mov	r1, r3
						4096/3.3*ControlVar.max_voltage - 4096/3.3*ControlVar.min_voltage) /100
 8001bb2:	f04f 0200 	mov.w	r2, #0
 8001bb6:	4b7f      	ldr	r3, [pc, #508]	; (8001db4 <generator+0x334>)
 8001bb8:	f7fe fe50 	bl	800085c <__aeabi_ddiv>
 8001bbc:	4602      	mov	r2, r0
 8001bbe:	460b      	mov	r3, r1
 8001bc0:	4614      	mov	r4, r2
 8001bc2:	461d      	mov	r5, r3
								+ 4096/3.3*ControlVar.min_voltage;
 8001bc4:	4b78      	ldr	r3, [pc, #480]	; (8001da8 <generator+0x328>)
 8001bc6:	68db      	ldr	r3, [r3, #12]
 8001bc8:	4618      	mov	r0, r3
 8001bca:	f7fe fcc5 	bl	8000558 <__aeabi_f2d>
 8001bce:	a370      	add	r3, pc, #448	; (adr r3, 8001d90 <generator+0x310>)
 8001bd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001bd4:	f7fe fd18 	bl	8000608 <__aeabi_dmul>
 8001bd8:	4602      	mov	r2, r0
 8001bda:	460b      	mov	r3, r1
 8001bdc:	4620      	mov	r0, r4
 8001bde:	4629      	mov	r1, r5
 8001be0:	f7fe fb5c 	bl	800029c <__adddf3>
 8001be4:	4602      	mov	r2, r0
 8001be6:	460b      	mov	r3, r1
				dataOut = (100-ControlVar.count) * (
 8001be8:	4610      	mov	r0, r2
 8001bea:	4619      	mov	r1, r3
 8001bec:	f7fe ffe4 	bl	8000bb8 <__aeabi_d2uiz>
 8001bf0:	4603      	mov	r3, r0
 8001bf2:	b29a      	uxth	r2, r3
 8001bf4:	4b70      	ldr	r3, [pc, #448]	; (8001db8 <generator+0x338>)
 8001bf6:	801a      	strh	r2, [r3, #0]
			break;
 8001bf8:	e118      	b.n	8001e2c <generator+0x3ac>
				dataOut = ControlVar.count * (
 8001bfa:	4b6b      	ldr	r3, [pc, #428]	; (8001da8 <generator+0x328>)
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	4618      	mov	r0, r3
 8001c00:	f7fe fcaa 	bl	8000558 <__aeabi_f2d>
 8001c04:	4604      	mov	r4, r0
 8001c06:	460d      	mov	r5, r1
						4096/3.3*ControlVar.max_voltage - 4096/3.3*ControlVar.min_voltage) /100
 8001c08:	4b67      	ldr	r3, [pc, #412]	; (8001da8 <generator+0x328>)
 8001c0a:	689b      	ldr	r3, [r3, #8]
 8001c0c:	4618      	mov	r0, r3
 8001c0e:	f7fe fca3 	bl	8000558 <__aeabi_f2d>
 8001c12:	a35f      	add	r3, pc, #380	; (adr r3, 8001d90 <generator+0x310>)
 8001c14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c18:	f7fe fcf6 	bl	8000608 <__aeabi_dmul>
 8001c1c:	4602      	mov	r2, r0
 8001c1e:	460b      	mov	r3, r1
 8001c20:	4690      	mov	r8, r2
 8001c22:	4699      	mov	r9, r3
 8001c24:	4b60      	ldr	r3, [pc, #384]	; (8001da8 <generator+0x328>)
 8001c26:	68db      	ldr	r3, [r3, #12]
 8001c28:	4618      	mov	r0, r3
 8001c2a:	f7fe fc95 	bl	8000558 <__aeabi_f2d>
 8001c2e:	a358      	add	r3, pc, #352	; (adr r3, 8001d90 <generator+0x310>)
 8001c30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c34:	f7fe fce8 	bl	8000608 <__aeabi_dmul>
 8001c38:	4602      	mov	r2, r0
 8001c3a:	460b      	mov	r3, r1
 8001c3c:	4640      	mov	r0, r8
 8001c3e:	4649      	mov	r1, r9
 8001c40:	f7fe fb2a 	bl	8000298 <__aeabi_dsub>
 8001c44:	4602      	mov	r2, r0
 8001c46:	460b      	mov	r3, r1
				dataOut = ControlVar.count * (
 8001c48:	4620      	mov	r0, r4
 8001c4a:	4629      	mov	r1, r5
 8001c4c:	f7fe fcdc 	bl	8000608 <__aeabi_dmul>
 8001c50:	4602      	mov	r2, r0
 8001c52:	460b      	mov	r3, r1
 8001c54:	4610      	mov	r0, r2
 8001c56:	4619      	mov	r1, r3
						4096/3.3*ControlVar.max_voltage - 4096/3.3*ControlVar.min_voltage) /100
 8001c58:	f04f 0200 	mov.w	r2, #0
 8001c5c:	4b55      	ldr	r3, [pc, #340]	; (8001db4 <generator+0x334>)
 8001c5e:	f7fe fdfd 	bl	800085c <__aeabi_ddiv>
 8001c62:	4602      	mov	r2, r0
 8001c64:	460b      	mov	r3, r1
 8001c66:	4614      	mov	r4, r2
 8001c68:	461d      	mov	r5, r3
								+ 4096/3.3*ControlVar.min_voltage;
 8001c6a:	4b4f      	ldr	r3, [pc, #316]	; (8001da8 <generator+0x328>)
 8001c6c:	68db      	ldr	r3, [r3, #12]
 8001c6e:	4618      	mov	r0, r3
 8001c70:	f7fe fc72 	bl	8000558 <__aeabi_f2d>
 8001c74:	a346      	add	r3, pc, #280	; (adr r3, 8001d90 <generator+0x310>)
 8001c76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c7a:	f7fe fcc5 	bl	8000608 <__aeabi_dmul>
 8001c7e:	4602      	mov	r2, r0
 8001c80:	460b      	mov	r3, r1
 8001c82:	4620      	mov	r0, r4
 8001c84:	4629      	mov	r1, r5
 8001c86:	f7fe fb09 	bl	800029c <__adddf3>
 8001c8a:	4602      	mov	r2, r0
 8001c8c:	460b      	mov	r3, r1
				dataOut = ControlVar.count * (
 8001c8e:	4610      	mov	r0, r2
 8001c90:	4619      	mov	r1, r3
 8001c92:	f7fe ff91 	bl	8000bb8 <__aeabi_d2uiz>
 8001c96:	4603      	mov	r3, r0
 8001c98:	b29a      	uxth	r2, r3
 8001c9a:	4b47      	ldr	r3, [pc, #284]	; (8001db8 <generator+0x338>)
 8001c9c:	801a      	strh	r2, [r3, #0]
			break;
 8001c9e:	e0c5      	b.n	8001e2c <generator+0x3ac>
			dataOut = (2048/3.3*ControlVar.max_voltage - 2048/3.3*ControlVar.min_voltage) * (
 8001ca0:	4b41      	ldr	r3, [pc, #260]	; (8001da8 <generator+0x328>)
 8001ca2:	689b      	ldr	r3, [r3, #8]
 8001ca4:	4618      	mov	r0, r3
 8001ca6:	f7fe fc57 	bl	8000558 <__aeabi_f2d>
 8001caa:	a33b      	add	r3, pc, #236	; (adr r3, 8001d98 <generator+0x318>)
 8001cac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001cb0:	f7fe fcaa 	bl	8000608 <__aeabi_dmul>
 8001cb4:	4602      	mov	r2, r0
 8001cb6:	460b      	mov	r3, r1
 8001cb8:	4614      	mov	r4, r2
 8001cba:	461d      	mov	r5, r3
 8001cbc:	4b3a      	ldr	r3, [pc, #232]	; (8001da8 <generator+0x328>)
 8001cbe:	68db      	ldr	r3, [r3, #12]
 8001cc0:	4618      	mov	r0, r3
 8001cc2:	f7fe fc49 	bl	8000558 <__aeabi_f2d>
 8001cc6:	a334      	add	r3, pc, #208	; (adr r3, 8001d98 <generator+0x318>)
 8001cc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ccc:	f7fe fc9c 	bl	8000608 <__aeabi_dmul>
 8001cd0:	4602      	mov	r2, r0
 8001cd2:	460b      	mov	r3, r1
 8001cd4:	4620      	mov	r0, r4
 8001cd6:	4629      	mov	r1, r5
 8001cd8:	f7fe fade 	bl	8000298 <__aeabi_dsub>
 8001cdc:	4602      	mov	r2, r0
 8001cde:	460b      	mov	r3, r1
 8001ce0:	4614      	mov	r4, r2
 8001ce2:	461d      	mov	r5, r3
					sin(ControlVar.count*2.0/100.0*M_PI) + 1) + 4096/3.3*ControlVar.min_voltage;
 8001ce4:	4b30      	ldr	r3, [pc, #192]	; (8001da8 <generator+0x328>)
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	4618      	mov	r0, r3
 8001cea:	f7fe fc35 	bl	8000558 <__aeabi_f2d>
 8001cee:	4602      	mov	r2, r0
 8001cf0:	460b      	mov	r3, r1
 8001cf2:	f7fe fad3 	bl	800029c <__adddf3>
 8001cf6:	4602      	mov	r2, r0
 8001cf8:	460b      	mov	r3, r1
 8001cfa:	4610      	mov	r0, r2
 8001cfc:	4619      	mov	r1, r3
 8001cfe:	f04f 0200 	mov.w	r2, #0
 8001d02:	4b2c      	ldr	r3, [pc, #176]	; (8001db4 <generator+0x334>)
 8001d04:	f7fe fdaa 	bl	800085c <__aeabi_ddiv>
 8001d08:	4602      	mov	r2, r0
 8001d0a:	460b      	mov	r3, r1
 8001d0c:	4610      	mov	r0, r2
 8001d0e:	4619      	mov	r1, r3
 8001d10:	a323      	add	r3, pc, #140	; (adr r3, 8001da0 <generator+0x320>)
 8001d12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d16:	f7fe fc77 	bl	8000608 <__aeabi_dmul>
 8001d1a:	4602      	mov	r2, r0
 8001d1c:	460b      	mov	r3, r1
 8001d1e:	ec43 2b17 	vmov	d7, r2, r3
 8001d22:	eeb0 0a47 	vmov.f32	s0, s14
 8001d26:	eef0 0a67 	vmov.f32	s1, s15
 8001d2a:	f007 fa85 	bl	8009238 <sin>
 8001d2e:	ec51 0b10 	vmov	r0, r1, d0
 8001d32:	f04f 0200 	mov.w	r2, #0
 8001d36:	4b21      	ldr	r3, [pc, #132]	; (8001dbc <generator+0x33c>)
 8001d38:	f7fe fab0 	bl	800029c <__adddf3>
 8001d3c:	4602      	mov	r2, r0
 8001d3e:	460b      	mov	r3, r1
			dataOut = (2048/3.3*ControlVar.max_voltage - 2048/3.3*ControlVar.min_voltage) * (
 8001d40:	4620      	mov	r0, r4
 8001d42:	4629      	mov	r1, r5
 8001d44:	f7fe fc60 	bl	8000608 <__aeabi_dmul>
 8001d48:	4602      	mov	r2, r0
 8001d4a:	460b      	mov	r3, r1
 8001d4c:	4614      	mov	r4, r2
 8001d4e:	461d      	mov	r5, r3
					sin(ControlVar.count*2.0/100.0*M_PI) + 1) + 4096/3.3*ControlVar.min_voltage;
 8001d50:	4b15      	ldr	r3, [pc, #84]	; (8001da8 <generator+0x328>)
 8001d52:	68db      	ldr	r3, [r3, #12]
 8001d54:	4618      	mov	r0, r3
 8001d56:	f7fe fbff 	bl	8000558 <__aeabi_f2d>
 8001d5a:	a30d      	add	r3, pc, #52	; (adr r3, 8001d90 <generator+0x310>)
 8001d5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d60:	f7fe fc52 	bl	8000608 <__aeabi_dmul>
 8001d64:	4602      	mov	r2, r0
 8001d66:	460b      	mov	r3, r1
 8001d68:	4620      	mov	r0, r4
 8001d6a:	4629      	mov	r1, r5
 8001d6c:	f7fe fa96 	bl	800029c <__adddf3>
 8001d70:	4602      	mov	r2, r0
 8001d72:	460b      	mov	r3, r1
			dataOut = (2048/3.3*ControlVar.max_voltage - 2048/3.3*ControlVar.min_voltage) * (
 8001d74:	4610      	mov	r0, r2
 8001d76:	4619      	mov	r1, r3
 8001d78:	f7fe ff1e 	bl	8000bb8 <__aeabi_d2uiz>
 8001d7c:	4603      	mov	r3, r0
 8001d7e:	b29a      	uxth	r2, r3
 8001d80:	4b0d      	ldr	r3, [pc, #52]	; (8001db8 <generator+0x338>)
 8001d82:	801a      	strh	r2, [r3, #0]
			break;
 8001d84:	e052      	b.n	8001e2c <generator+0x3ac>
 8001d86:	bf00      	nop
 8001d88:	00000000 	.word	0x00000000
 8001d8c:	40c38800 	.word	0x40c38800
 8001d90:	364d9365 	.word	0x364d9365
 8001d94:	409364d9 	.word	0x409364d9
 8001d98:	364d9365 	.word	0x364d9365
 8001d9c:	408364d9 	.word	0x408364d9
 8001da0:	54442d18 	.word	0x54442d18
 8001da4:	400921fb 	.word	0x400921fb
 8001da8:	20000210 	.word	0x20000210
 8001dac:	42c80000 	.word	0x42c80000
 8001db0:	49742400 	.word	0x49742400
 8001db4:	40590000 	.word	0x40590000
 8001db8:	20000208 	.word	0x20000208
 8001dbc:	3ff00000 	.word	0x3ff00000
			if (ControlVar.count < ControlVar.duty_cycle) {
 8001dc0:	4b29      	ldr	r3, [pc, #164]	; (8001e68 <generator+0x3e8>)
 8001dc2:	ed93 7a00 	vldr	s14, [r3]
 8001dc6:	4b28      	ldr	r3, [pc, #160]	; (8001e68 <generator+0x3e8>)
 8001dc8:	edd3 7a04 	vldr	s15, [r3, #16]
 8001dcc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001dd0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001dd4:	d514      	bpl.n	8001e00 <generator+0x380>
				dataOut = 4096/3.3*ControlVar.max_voltage;
 8001dd6:	4b24      	ldr	r3, [pc, #144]	; (8001e68 <generator+0x3e8>)
 8001dd8:	689b      	ldr	r3, [r3, #8]
 8001dda:	4618      	mov	r0, r3
 8001ddc:	f7fe fbbc 	bl	8000558 <__aeabi_f2d>
 8001de0:	a31f      	add	r3, pc, #124	; (adr r3, 8001e60 <generator+0x3e0>)
 8001de2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001de6:	f7fe fc0f 	bl	8000608 <__aeabi_dmul>
 8001dea:	4602      	mov	r2, r0
 8001dec:	460b      	mov	r3, r1
 8001dee:	4610      	mov	r0, r2
 8001df0:	4619      	mov	r1, r3
 8001df2:	f7fe fee1 	bl	8000bb8 <__aeabi_d2uiz>
 8001df6:	4603      	mov	r3, r0
 8001df8:	b29a      	uxth	r2, r3
 8001dfa:	4b1c      	ldr	r3, [pc, #112]	; (8001e6c <generator+0x3ec>)
 8001dfc:	801a      	strh	r2, [r3, #0]
			break;
 8001dfe:	e015      	b.n	8001e2c <generator+0x3ac>
				dataOut = 4096/3.3*ControlVar.min_voltage;
 8001e00:	4b19      	ldr	r3, [pc, #100]	; (8001e68 <generator+0x3e8>)
 8001e02:	68db      	ldr	r3, [r3, #12]
 8001e04:	4618      	mov	r0, r3
 8001e06:	f7fe fba7 	bl	8000558 <__aeabi_f2d>
 8001e0a:	a315      	add	r3, pc, #84	; (adr r3, 8001e60 <generator+0x3e0>)
 8001e0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e10:	f7fe fbfa 	bl	8000608 <__aeabi_dmul>
 8001e14:	4602      	mov	r2, r0
 8001e16:	460b      	mov	r3, r1
 8001e18:	4610      	mov	r0, r2
 8001e1a:	4619      	mov	r1, r3
 8001e1c:	f7fe fecc 	bl	8000bb8 <__aeabi_d2uiz>
 8001e20:	4603      	mov	r3, r0
 8001e22:	b29a      	uxth	r2, r3
 8001e24:	4b11      	ldr	r3, [pc, #68]	; (8001e6c <generator+0x3ec>)
 8001e26:	801a      	strh	r2, [r3, #0]
			break;
 8001e28:	e000      	b.n	8001e2c <generator+0x3ac>
			break;
 8001e2a:	bf00      	nop
	}

	//Send the SPI data
	if (hspi3.State == HAL_SPI_STATE_READY
 8001e2c:	4b10      	ldr	r3, [pc, #64]	; (8001e70 <generator+0x3f0>)
 8001e2e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8001e32:	b2db      	uxtb	r3, r3
 8001e34:	2b01      	cmp	r3, #1
 8001e36:	d10f      	bne.n	8001e58 <generator+0x3d8>
			&& HAL_GPIO_ReadPin(SPI_SS_GPIO_Port, SPI_SS_Pin) == GPIO_PIN_SET)
 8001e38:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001e3c:	480d      	ldr	r0, [pc, #52]	; (8001e74 <generator+0x3f4>)
 8001e3e:	f001 ffdb 	bl	8003df8 <HAL_GPIO_ReadPin>
 8001e42:	4603      	mov	r3, r0
 8001e44:	2b01      	cmp	r3, #1
 8001e46:	d107      	bne.n	8001e58 <generator+0x3d8>
	{
		MCP4922SetOutput(DACConfig, dataOut);
 8001e48:	4b0b      	ldr	r3, [pc, #44]	; (8001e78 <generator+0x3f8>)
 8001e4a:	781b      	ldrb	r3, [r3, #0]
 8001e4c:	4a07      	ldr	r2, [pc, #28]	; (8001e6c <generator+0x3ec>)
 8001e4e:	8812      	ldrh	r2, [r2, #0]
 8001e50:	4611      	mov	r1, r2
 8001e52:	4618      	mov	r0, r3
 8001e54:	f000 f812 	bl	8001e7c <MCP4922SetOutput>
	}
}
 8001e58:	bf00      	nop
 8001e5a:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001e5e:	bf00      	nop
 8001e60:	364d9365 	.word	0x364d9365
 8001e64:	409364d9 	.word	0x409364d9
 8001e68:	20000210 	.word	0x20000210
 8001e6c:	20000208 	.word	0x20000208
 8001e70:	200002b8 	.word	0x200002b8
 8001e74:	40020400 	.word	0x40020400
 8001e78:	20000000 	.word	0x20000000

08001e7c <MCP4922SetOutput>:

void MCP4922SetOutput(uint8_t Config, uint16_t DACOutput)
{
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	b084      	sub	sp, #16
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	4603      	mov	r3, r0
 8001e84:	460a      	mov	r2, r1
 8001e86:	71fb      	strb	r3, [r7, #7]
 8001e88:	4613      	mov	r3, r2
 8001e8a:	80bb      	strh	r3, [r7, #4]
	uint32_t OutputPacket = (DACOutput & 0x0fff) | ((Config & 0xf) << 12);
 8001e8c:	88bb      	ldrh	r3, [r7, #4]
 8001e8e:	f3c3 020b 	ubfx	r2, r3, #0, #12
 8001e92:	79fb      	ldrb	r3, [r7, #7]
 8001e94:	031b      	lsls	r3, r3, #12
 8001e96:	b29b      	uxth	r3, r3
 8001e98:	4313      	orrs	r3, r2
 8001e9a:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_WritePin(SPI_SS_GPIO_Port, SPI_SS_Pin, GPIO_PIN_RESET);
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001ea2:	4807      	ldr	r0, [pc, #28]	; (8001ec0 <MCP4922SetOutput+0x44>)
 8001ea4:	f001 ffc0 	bl	8003e28 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit_IT(&hspi3, &OutputPacket, 1);
 8001ea8:	f107 030c 	add.w	r3, r7, #12
 8001eac:	2201      	movs	r2, #1
 8001eae:	4619      	mov	r1, r3
 8001eb0:	4804      	ldr	r0, [pc, #16]	; (8001ec4 <MCP4922SetOutput+0x48>)
 8001eb2:	f002 fcd1 	bl	8004858 <HAL_SPI_Transmit_IT>
}
 8001eb6:	bf00      	nop
 8001eb8:	3710      	adds	r7, #16
 8001eba:	46bd      	mov	sp, r7
 8001ebc:	bd80      	pop	{r7, pc}
 8001ebe:	bf00      	nop
 8001ec0:	40020400 	.word	0x40020400
 8001ec4:	200002b8 	.word	0x200002b8

08001ec8 <HAL_SPI_TxCpltCallback>:

void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	b082      	sub	sp, #8
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	6078      	str	r0, [r7, #4]
	if (hspi == &hspi3)
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	4a06      	ldr	r2, [pc, #24]	; (8001eec <HAL_SPI_TxCpltCallback+0x24>)
 8001ed4:	4293      	cmp	r3, r2
 8001ed6:	d105      	bne.n	8001ee4 <HAL_SPI_TxCpltCallback+0x1c>
	{
		HAL_GPIO_WritePin(SPI_SS_GPIO_Port, SPI_SS_Pin, GPIO_PIN_SET);
 8001ed8:	2201      	movs	r2, #1
 8001eda:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001ede:	4804      	ldr	r0, [pc, #16]	; (8001ef0 <HAL_SPI_TxCpltCallback+0x28>)
 8001ee0:	f001 ffa2 	bl	8003e28 <HAL_GPIO_WritePin>
	}
}
 8001ee4:	bf00      	nop
 8001ee6:	3708      	adds	r7, #8
 8001ee8:	46bd      	mov	sp, r7
 8001eea:	bd80      	pop	{r7, pc}
 8001eec:	200002b8 	.word	0x200002b8
 8001ef0:	40020400 	.word	0x40020400

08001ef4 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001ef4:	b4b0      	push	{r4, r5, r7}
 8001ef6:	b083      	sub	sp, #12
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	6078      	str	r0, [r7, #4]
	if (htim == &htim11)
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	4a0a      	ldr	r2, [pc, #40]	; (8001f28 <HAL_TIM_PeriodElapsedCallback+0x34>)
 8001f00:	4293      	cmp	r3, r2
 8001f02:	d10c      	bne.n	8001f1e <HAL_TIM_PeriodElapsedCallback+0x2a>
	{
		_micro += 65535;
 8001f04:	4b09      	ldr	r3, [pc, #36]	; (8001f2c <HAL_TIM_PeriodElapsedCallback+0x38>)
 8001f06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f0a:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8001f0e:	f04f 0100 	mov.w	r1, #0
 8001f12:	1814      	adds	r4, r2, r0
 8001f14:	eb43 0501 	adc.w	r5, r3, r1
 8001f18:	4b04      	ldr	r3, [pc, #16]	; (8001f2c <HAL_TIM_PeriodElapsedCallback+0x38>)
 8001f1a:	e9c3 4500 	strd	r4, r5, [r3]
	}
}
 8001f1e:	bf00      	nop
 8001f20:	370c      	adds	r7, #12
 8001f22:	46bd      	mov	sp, r7
 8001f24:	bcb0      	pop	{r4, r5, r7}
 8001f26:	4770      	bx	lr
 8001f28:	20000358 	.word	0x20000358
 8001f2c:	20000200 	.word	0x20000200

08001f30 <micros>:

inline uint64_t micros()
{
 8001f30:	b4b0      	push	{r4, r5, r7}
 8001f32:	af00      	add	r7, sp, #0
	return htim11.Instance->CNT + _micro;
 8001f34:	4b09      	ldr	r3, [pc, #36]	; (8001f5c <micros+0x2c>)
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f3a:	4618      	mov	r0, r3
 8001f3c:	f04f 0100 	mov.w	r1, #0
 8001f40:	4b07      	ldr	r3, [pc, #28]	; (8001f60 <micros+0x30>)
 8001f42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f46:	1884      	adds	r4, r0, r2
 8001f48:	eb41 0503 	adc.w	r5, r1, r3
 8001f4c:	4622      	mov	r2, r4
 8001f4e:	462b      	mov	r3, r5
}
 8001f50:	4610      	mov	r0, r2
 8001f52:	4619      	mov	r1, r3
 8001f54:	46bd      	mov	sp, r7
 8001f56:	bcb0      	pop	{r4, r5, r7}
 8001f58:	4770      	bx	lr
 8001f5a:	bf00      	nop
 8001f5c:	20000358 	.word	0x20000358
 8001f60:	20000200 	.word	0x20000200

08001f64 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001f64:	b480      	push	{r7}
 8001f66:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001f68:	b672      	cpsid	i
}
 8001f6a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8001f6c:	e7fe      	b.n	8001f6c <Error_Handler+0x8>
	...

08001f70 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001f70:	b580      	push	{r7, lr}
 8001f72:	b082      	sub	sp, #8
 8001f74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f76:	2300      	movs	r3, #0
 8001f78:	607b      	str	r3, [r7, #4]
 8001f7a:	4b10      	ldr	r3, [pc, #64]	; (8001fbc <HAL_MspInit+0x4c>)
 8001f7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f7e:	4a0f      	ldr	r2, [pc, #60]	; (8001fbc <HAL_MspInit+0x4c>)
 8001f80:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001f84:	6453      	str	r3, [r2, #68]	; 0x44
 8001f86:	4b0d      	ldr	r3, [pc, #52]	; (8001fbc <HAL_MspInit+0x4c>)
 8001f88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f8a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001f8e:	607b      	str	r3, [r7, #4]
 8001f90:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f92:	2300      	movs	r3, #0
 8001f94:	603b      	str	r3, [r7, #0]
 8001f96:	4b09      	ldr	r3, [pc, #36]	; (8001fbc <HAL_MspInit+0x4c>)
 8001f98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f9a:	4a08      	ldr	r2, [pc, #32]	; (8001fbc <HAL_MspInit+0x4c>)
 8001f9c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001fa0:	6413      	str	r3, [r2, #64]	; 0x40
 8001fa2:	4b06      	ldr	r3, [pc, #24]	; (8001fbc <HAL_MspInit+0x4c>)
 8001fa4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fa6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001faa:	603b      	str	r3, [r7, #0]
 8001fac:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001fae:	2007      	movs	r0, #7
 8001fb0:	f001 f95a 	bl	8003268 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001fb4:	bf00      	nop
 8001fb6:	3708      	adds	r7, #8
 8001fb8:	46bd      	mov	sp, r7
 8001fba:	bd80      	pop	{r7, pc}
 8001fbc:	40023800 	.word	0x40023800

08001fc0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	b08a      	sub	sp, #40	; 0x28
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fc8:	f107 0314 	add.w	r3, r7, #20
 8001fcc:	2200      	movs	r2, #0
 8001fce:	601a      	str	r2, [r3, #0]
 8001fd0:	605a      	str	r2, [r3, #4]
 8001fd2:	609a      	str	r2, [r3, #8]
 8001fd4:	60da      	str	r2, [r3, #12]
 8001fd6:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	4a33      	ldr	r2, [pc, #204]	; (80020ac <HAL_ADC_MspInit+0xec>)
 8001fde:	4293      	cmp	r3, r2
 8001fe0:	d15f      	bne.n	80020a2 <HAL_ADC_MspInit+0xe2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001fe2:	2300      	movs	r3, #0
 8001fe4:	613b      	str	r3, [r7, #16]
 8001fe6:	4b32      	ldr	r3, [pc, #200]	; (80020b0 <HAL_ADC_MspInit+0xf0>)
 8001fe8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fea:	4a31      	ldr	r2, [pc, #196]	; (80020b0 <HAL_ADC_MspInit+0xf0>)
 8001fec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001ff0:	6453      	str	r3, [r2, #68]	; 0x44
 8001ff2:	4b2f      	ldr	r3, [pc, #188]	; (80020b0 <HAL_ADC_MspInit+0xf0>)
 8001ff4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ff6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ffa:	613b      	str	r3, [r7, #16]
 8001ffc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ffe:	2300      	movs	r3, #0
 8002000:	60fb      	str	r3, [r7, #12]
 8002002:	4b2b      	ldr	r3, [pc, #172]	; (80020b0 <HAL_ADC_MspInit+0xf0>)
 8002004:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002006:	4a2a      	ldr	r2, [pc, #168]	; (80020b0 <HAL_ADC_MspInit+0xf0>)
 8002008:	f043 0301 	orr.w	r3, r3, #1
 800200c:	6313      	str	r3, [r2, #48]	; 0x30
 800200e:	4b28      	ldr	r3, [pc, #160]	; (80020b0 <HAL_ADC_MspInit+0xf0>)
 8002010:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002012:	f003 0301 	and.w	r3, r3, #1
 8002016:	60fb      	str	r3, [r7, #12]
 8002018:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800201a:	2301      	movs	r3, #1
 800201c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800201e:	2303      	movs	r3, #3
 8002020:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002022:	2300      	movs	r3, #0
 8002024:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002026:	f107 0314 	add.w	r3, r7, #20
 800202a:	4619      	mov	r1, r3
 800202c:	4821      	ldr	r0, [pc, #132]	; (80020b4 <HAL_ADC_MspInit+0xf4>)
 800202e:	f001 fd5f 	bl	8003af0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8002032:	4b21      	ldr	r3, [pc, #132]	; (80020b8 <HAL_ADC_MspInit+0xf8>)
 8002034:	4a21      	ldr	r2, [pc, #132]	; (80020bc <HAL_ADC_MspInit+0xfc>)
 8002036:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8002038:	4b1f      	ldr	r3, [pc, #124]	; (80020b8 <HAL_ADC_MspInit+0xf8>)
 800203a:	2200      	movs	r2, #0
 800203c:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800203e:	4b1e      	ldr	r3, [pc, #120]	; (80020b8 <HAL_ADC_MspInit+0xf8>)
 8002040:	2200      	movs	r2, #0
 8002042:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002044:	4b1c      	ldr	r3, [pc, #112]	; (80020b8 <HAL_ADC_MspInit+0xf8>)
 8002046:	2200      	movs	r2, #0
 8002048:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800204a:	4b1b      	ldr	r3, [pc, #108]	; (80020b8 <HAL_ADC_MspInit+0xf8>)
 800204c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002050:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002052:	4b19      	ldr	r3, [pc, #100]	; (80020b8 <HAL_ADC_MspInit+0xf8>)
 8002054:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002058:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800205a:	4b17      	ldr	r3, [pc, #92]	; (80020b8 <HAL_ADC_MspInit+0xf8>)
 800205c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002060:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8002062:	4b15      	ldr	r3, [pc, #84]	; (80020b8 <HAL_ADC_MspInit+0xf8>)
 8002064:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002068:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800206a:	4b13      	ldr	r3, [pc, #76]	; (80020b8 <HAL_ADC_MspInit+0xf8>)
 800206c:	2200      	movs	r2, #0
 800206e:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002070:	4b11      	ldr	r3, [pc, #68]	; (80020b8 <HAL_ADC_MspInit+0xf8>)
 8002072:	2200      	movs	r2, #0
 8002074:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002076:	4810      	ldr	r0, [pc, #64]	; (80020b8 <HAL_ADC_MspInit+0xf8>)
 8002078:	f001 f938 	bl	80032ec <HAL_DMA_Init>
 800207c:	4603      	mov	r3, r0
 800207e:	2b00      	cmp	r3, #0
 8002080:	d001      	beq.n	8002086 <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 8002082:	f7ff ff6f 	bl	8001f64 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	4a0b      	ldr	r2, [pc, #44]	; (80020b8 <HAL_ADC_MspInit+0xf8>)
 800208a:	639a      	str	r2, [r3, #56]	; 0x38
 800208c:	4a0a      	ldr	r2, [pc, #40]	; (80020b8 <HAL_ADC_MspInit+0xf8>)
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	6393      	str	r3, [r2, #56]	; 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8002092:	2200      	movs	r2, #0
 8002094:	2100      	movs	r1, #0
 8002096:	2012      	movs	r0, #18
 8002098:	f001 f8f1 	bl	800327e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 800209c:	2012      	movs	r0, #18
 800209e:	f001 f90a 	bl	80032b6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80020a2:	bf00      	nop
 80020a4:	3728      	adds	r7, #40	; 0x28
 80020a6:	46bd      	mov	sp, r7
 80020a8:	bd80      	pop	{r7, pc}
 80020aa:	bf00      	nop
 80020ac:	40012000 	.word	0x40012000
 80020b0:	40023800 	.word	0x40023800
 80020b4:	40020000 	.word	0x40020000
 80020b8:	200003a0 	.word	0x200003a0
 80020bc:	40026410 	.word	0x40026410

080020c0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80020c0:	b580      	push	{r7, lr}
 80020c2:	b08a      	sub	sp, #40	; 0x28
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020c8:	f107 0314 	add.w	r3, r7, #20
 80020cc:	2200      	movs	r2, #0
 80020ce:	601a      	str	r2, [r3, #0]
 80020d0:	605a      	str	r2, [r3, #4]
 80020d2:	609a      	str	r2, [r3, #8]
 80020d4:	60da      	str	r2, [r3, #12]
 80020d6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	4a1d      	ldr	r2, [pc, #116]	; (8002154 <HAL_SPI_MspInit+0x94>)
 80020de:	4293      	cmp	r3, r2
 80020e0:	d133      	bne.n	800214a <HAL_SPI_MspInit+0x8a>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 80020e2:	2300      	movs	r3, #0
 80020e4:	613b      	str	r3, [r7, #16]
 80020e6:	4b1c      	ldr	r3, [pc, #112]	; (8002158 <HAL_SPI_MspInit+0x98>)
 80020e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020ea:	4a1b      	ldr	r2, [pc, #108]	; (8002158 <HAL_SPI_MspInit+0x98>)
 80020ec:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80020f0:	6413      	str	r3, [r2, #64]	; 0x40
 80020f2:	4b19      	ldr	r3, [pc, #100]	; (8002158 <HAL_SPI_MspInit+0x98>)
 80020f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020f6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80020fa:	613b      	str	r3, [r7, #16]
 80020fc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80020fe:	2300      	movs	r3, #0
 8002100:	60fb      	str	r3, [r7, #12]
 8002102:	4b15      	ldr	r3, [pc, #84]	; (8002158 <HAL_SPI_MspInit+0x98>)
 8002104:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002106:	4a14      	ldr	r2, [pc, #80]	; (8002158 <HAL_SPI_MspInit+0x98>)
 8002108:	f043 0302 	orr.w	r3, r3, #2
 800210c:	6313      	str	r3, [r2, #48]	; 0x30
 800210e:	4b12      	ldr	r3, [pc, #72]	; (8002158 <HAL_SPI_MspInit+0x98>)
 8002110:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002112:	f003 0302 	and.w	r3, r3, #2
 8002116:	60fb      	str	r3, [r7, #12]
 8002118:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PB3     ------> SPI3_SCK
    PB4     ------> SPI3_MISO
    PB5     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 800211a:	2338      	movs	r3, #56	; 0x38
 800211c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800211e:	2302      	movs	r3, #2
 8002120:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002122:	2300      	movs	r3, #0
 8002124:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002126:	2303      	movs	r3, #3
 8002128:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800212a:	2306      	movs	r3, #6
 800212c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800212e:	f107 0314 	add.w	r3, r7, #20
 8002132:	4619      	mov	r1, r3
 8002134:	4809      	ldr	r0, [pc, #36]	; (800215c <HAL_SPI_MspInit+0x9c>)
 8002136:	f001 fcdb 	bl	8003af0 <HAL_GPIO_Init>

    /* SPI3 interrupt Init */
    HAL_NVIC_SetPriority(SPI3_IRQn, 0, 0);
 800213a:	2200      	movs	r2, #0
 800213c:	2100      	movs	r1, #0
 800213e:	2033      	movs	r0, #51	; 0x33
 8002140:	f001 f89d 	bl	800327e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 8002144:	2033      	movs	r0, #51	; 0x33
 8002146:	f001 f8b6 	bl	80032b6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 800214a:	bf00      	nop
 800214c:	3728      	adds	r7, #40	; 0x28
 800214e:	46bd      	mov	sp, r7
 8002150:	bd80      	pop	{r7, pc}
 8002152:	bf00      	nop
 8002154:	40003c00 	.word	0x40003c00
 8002158:	40023800 	.word	0x40023800
 800215c:	40020400 	.word	0x40020400

08002160 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002160:	b580      	push	{r7, lr}
 8002162:	b084      	sub	sp, #16
 8002164:	af00      	add	r7, sp, #0
 8002166:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	4a18      	ldr	r2, [pc, #96]	; (80021d0 <HAL_TIM_Base_MspInit+0x70>)
 800216e:	4293      	cmp	r3, r2
 8002170:	d10e      	bne.n	8002190 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002172:	2300      	movs	r3, #0
 8002174:	60fb      	str	r3, [r7, #12]
 8002176:	4b17      	ldr	r3, [pc, #92]	; (80021d4 <HAL_TIM_Base_MspInit+0x74>)
 8002178:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800217a:	4a16      	ldr	r2, [pc, #88]	; (80021d4 <HAL_TIM_Base_MspInit+0x74>)
 800217c:	f043 0302 	orr.w	r3, r3, #2
 8002180:	6413      	str	r3, [r2, #64]	; 0x40
 8002182:	4b14      	ldr	r3, [pc, #80]	; (80021d4 <HAL_TIM_Base_MspInit+0x74>)
 8002184:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002186:	f003 0302 	and.w	r3, r3, #2
 800218a:	60fb      	str	r3, [r7, #12]
 800218c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }

}
 800218e:	e01a      	b.n	80021c6 <HAL_TIM_Base_MspInit+0x66>
  else if(htim_base->Instance==TIM11)
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	4a10      	ldr	r2, [pc, #64]	; (80021d8 <HAL_TIM_Base_MspInit+0x78>)
 8002196:	4293      	cmp	r3, r2
 8002198:	d115      	bne.n	80021c6 <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM11_CLK_ENABLE();
 800219a:	2300      	movs	r3, #0
 800219c:	60bb      	str	r3, [r7, #8]
 800219e:	4b0d      	ldr	r3, [pc, #52]	; (80021d4 <HAL_TIM_Base_MspInit+0x74>)
 80021a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021a2:	4a0c      	ldr	r2, [pc, #48]	; (80021d4 <HAL_TIM_Base_MspInit+0x74>)
 80021a4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80021a8:	6453      	str	r3, [r2, #68]	; 0x44
 80021aa:	4b0a      	ldr	r3, [pc, #40]	; (80021d4 <HAL_TIM_Base_MspInit+0x74>)
 80021ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021ae:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80021b2:	60bb      	str	r3, [r7, #8]
 80021b4:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 80021b6:	2200      	movs	r2, #0
 80021b8:	2100      	movs	r1, #0
 80021ba:	201a      	movs	r0, #26
 80021bc:	f001 f85f 	bl	800327e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 80021c0:	201a      	movs	r0, #26
 80021c2:	f001 f878 	bl	80032b6 <HAL_NVIC_EnableIRQ>
}
 80021c6:	bf00      	nop
 80021c8:	3710      	adds	r7, #16
 80021ca:	46bd      	mov	sp, r7
 80021cc:	bd80      	pop	{r7, pc}
 80021ce:	bf00      	nop
 80021d0:	40000400 	.word	0x40000400
 80021d4:	40023800 	.word	0x40023800
 80021d8:	40014800 	.word	0x40014800

080021dc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80021dc:	b580      	push	{r7, lr}
 80021de:	b08a      	sub	sp, #40	; 0x28
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021e4:	f107 0314 	add.w	r3, r7, #20
 80021e8:	2200      	movs	r2, #0
 80021ea:	601a      	str	r2, [r3, #0]
 80021ec:	605a      	str	r2, [r3, #4]
 80021ee:	609a      	str	r2, [r3, #8]
 80021f0:	60da      	str	r2, [r3, #12]
 80021f2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	4a1d      	ldr	r2, [pc, #116]	; (8002270 <HAL_UART_MspInit+0x94>)
 80021fa:	4293      	cmp	r3, r2
 80021fc:	d133      	bne.n	8002266 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80021fe:	2300      	movs	r3, #0
 8002200:	613b      	str	r3, [r7, #16]
 8002202:	4b1c      	ldr	r3, [pc, #112]	; (8002274 <HAL_UART_MspInit+0x98>)
 8002204:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002206:	4a1b      	ldr	r2, [pc, #108]	; (8002274 <HAL_UART_MspInit+0x98>)
 8002208:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800220c:	6413      	str	r3, [r2, #64]	; 0x40
 800220e:	4b19      	ldr	r3, [pc, #100]	; (8002274 <HAL_UART_MspInit+0x98>)
 8002210:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002212:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002216:	613b      	str	r3, [r7, #16]
 8002218:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800221a:	2300      	movs	r3, #0
 800221c:	60fb      	str	r3, [r7, #12]
 800221e:	4b15      	ldr	r3, [pc, #84]	; (8002274 <HAL_UART_MspInit+0x98>)
 8002220:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002222:	4a14      	ldr	r2, [pc, #80]	; (8002274 <HAL_UART_MspInit+0x98>)
 8002224:	f043 0301 	orr.w	r3, r3, #1
 8002228:	6313      	str	r3, [r2, #48]	; 0x30
 800222a:	4b12      	ldr	r3, [pc, #72]	; (8002274 <HAL_UART_MspInit+0x98>)
 800222c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800222e:	f003 0301 	and.w	r3, r3, #1
 8002232:	60fb      	str	r3, [r7, #12]
 8002234:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002236:	230c      	movs	r3, #12
 8002238:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800223a:	2302      	movs	r3, #2
 800223c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800223e:	2300      	movs	r3, #0
 8002240:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002242:	2303      	movs	r3, #3
 8002244:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002246:	2307      	movs	r3, #7
 8002248:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800224a:	f107 0314 	add.w	r3, r7, #20
 800224e:	4619      	mov	r1, r3
 8002250:	4809      	ldr	r0, [pc, #36]	; (8002278 <HAL_UART_MspInit+0x9c>)
 8002252:	f001 fc4d 	bl	8003af0 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002256:	2200      	movs	r2, #0
 8002258:	2100      	movs	r1, #0
 800225a:	2026      	movs	r0, #38	; 0x26
 800225c:	f001 f80f 	bl	800327e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002260:	2026      	movs	r0, #38	; 0x26
 8002262:	f001 f828 	bl	80032b6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002266:	bf00      	nop
 8002268:	3728      	adds	r7, #40	; 0x28
 800226a:	46bd      	mov	sp, r7
 800226c:	bd80      	pop	{r7, pc}
 800226e:	bf00      	nop
 8002270:	40004400 	.word	0x40004400
 8002274:	40023800 	.word	0x40023800
 8002278:	40020000 	.word	0x40020000

0800227c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800227c:	b480      	push	{r7}
 800227e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002280:	e7fe      	b.n	8002280 <NMI_Handler+0x4>

08002282 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002282:	b480      	push	{r7}
 8002284:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002286:	e7fe      	b.n	8002286 <HardFault_Handler+0x4>

08002288 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002288:	b480      	push	{r7}
 800228a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800228c:	e7fe      	b.n	800228c <MemManage_Handler+0x4>

0800228e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800228e:	b480      	push	{r7}
 8002290:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002292:	e7fe      	b.n	8002292 <BusFault_Handler+0x4>

08002294 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002294:	b480      	push	{r7}
 8002296:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002298:	e7fe      	b.n	8002298 <UsageFault_Handler+0x4>

0800229a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800229a:	b480      	push	{r7}
 800229c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800229e:	bf00      	nop
 80022a0:	46bd      	mov	sp, r7
 80022a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a6:	4770      	bx	lr

080022a8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80022a8:	b480      	push	{r7}
 80022aa:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80022ac:	bf00      	nop
 80022ae:	46bd      	mov	sp, r7
 80022b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b4:	4770      	bx	lr

080022b6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80022b6:	b480      	push	{r7}
 80022b8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80022ba:	bf00      	nop
 80022bc:	46bd      	mov	sp, r7
 80022be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c2:	4770      	bx	lr

080022c4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80022c4:	b580      	push	{r7, lr}
 80022c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80022c8:	f000 f988 	bl	80025dc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80022cc:	bf00      	nop
 80022ce:	bd80      	pop	{r7, pc}

080022d0 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC_IRQHandler(void)
{
 80022d0:	b580      	push	{r7, lr}
 80022d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80022d4:	4802      	ldr	r0, [pc, #8]	; (80022e0 <ADC_IRQHandler+0x10>)
 80022d6:	f000 f9e4 	bl	80026a2 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 80022da:	bf00      	nop
 80022dc:	bd80      	pop	{r7, pc}
 80022de:	bf00      	nop
 80022e0:	20000310 	.word	0x20000310

080022e4 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 80022e4:	b580      	push	{r7, lr}
 80022e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim11);
 80022e8:	4802      	ldr	r0, [pc, #8]	; (80022f4 <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 80022ea:	f002 fedb 	bl	80050a4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 80022ee:	bf00      	nop
 80022f0:	bd80      	pop	{r7, pc}
 80022f2:	bf00      	nop
 80022f4:	20000358 	.word	0x20000358

080022f8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80022f8:	b580      	push	{r7, lr}
 80022fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80022fc:	4802      	ldr	r0, [pc, #8]	; (8002308 <USART2_IRQHandler+0x10>)
 80022fe:	f003 fb71 	bl	80059e4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002302:	bf00      	nop
 8002304:	bd80      	pop	{r7, pc}
 8002306:	bf00      	nop
 8002308:	20000400 	.word	0x20000400

0800230c <SPI3_IRQHandler>:

/**
  * @brief This function handles SPI3 global interrupt.
  */
void SPI3_IRQHandler(void)
{
 800230c:	b580      	push	{r7, lr}
 800230e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI3_IRQn 0 */

  /* USER CODE END SPI3_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi3);
 8002310:	4802      	ldr	r0, [pc, #8]	; (800231c <SPI3_IRQHandler+0x10>)
 8002312:	f002 fb2b 	bl	800496c <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI3_IRQn 1 */

  /* USER CODE END SPI3_IRQn 1 */
}
 8002316:	bf00      	nop
 8002318:	bd80      	pop	{r7, pc}
 800231a:	bf00      	nop
 800231c:	200002b8 	.word	0x200002b8

08002320 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8002320:	b580      	push	{r7, lr}
 8002322:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002324:	4802      	ldr	r0, [pc, #8]	; (8002330 <DMA2_Stream0_IRQHandler+0x10>)
 8002326:	f001 f979 	bl	800361c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800232a:	bf00      	nop
 800232c:	bd80      	pop	{r7, pc}
 800232e:	bf00      	nop
 8002330:	200003a0 	.word	0x200003a0

08002334 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002334:	b480      	push	{r7}
 8002336:	af00      	add	r7, sp, #0
	return 1;
 8002338:	2301      	movs	r3, #1
}
 800233a:	4618      	mov	r0, r3
 800233c:	46bd      	mov	sp, r7
 800233e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002342:	4770      	bx	lr

08002344 <_kill>:

int _kill(int pid, int sig)
{
 8002344:	b580      	push	{r7, lr}
 8002346:	b082      	sub	sp, #8
 8002348:	af00      	add	r7, sp, #0
 800234a:	6078      	str	r0, [r7, #4]
 800234c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800234e:	f004 f8ab 	bl	80064a8 <__errno>
 8002352:	4603      	mov	r3, r0
 8002354:	2216      	movs	r2, #22
 8002356:	601a      	str	r2, [r3, #0]
	return -1;
 8002358:	f04f 33ff 	mov.w	r3, #4294967295
}
 800235c:	4618      	mov	r0, r3
 800235e:	3708      	adds	r7, #8
 8002360:	46bd      	mov	sp, r7
 8002362:	bd80      	pop	{r7, pc}

08002364 <_exit>:

void _exit (int status)
{
 8002364:	b580      	push	{r7, lr}
 8002366:	b082      	sub	sp, #8
 8002368:	af00      	add	r7, sp, #0
 800236a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800236c:	f04f 31ff 	mov.w	r1, #4294967295
 8002370:	6878      	ldr	r0, [r7, #4]
 8002372:	f7ff ffe7 	bl	8002344 <_kill>
	while (1) {}		/* Make sure we hang here */
 8002376:	e7fe      	b.n	8002376 <_exit+0x12>

08002378 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002378:	b580      	push	{r7, lr}
 800237a:	b086      	sub	sp, #24
 800237c:	af00      	add	r7, sp, #0
 800237e:	60f8      	str	r0, [r7, #12]
 8002380:	60b9      	str	r1, [r7, #8]
 8002382:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002384:	2300      	movs	r3, #0
 8002386:	617b      	str	r3, [r7, #20]
 8002388:	e00a      	b.n	80023a0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800238a:	f3af 8000 	nop.w
 800238e:	4601      	mov	r1, r0
 8002390:	68bb      	ldr	r3, [r7, #8]
 8002392:	1c5a      	adds	r2, r3, #1
 8002394:	60ba      	str	r2, [r7, #8]
 8002396:	b2ca      	uxtb	r2, r1
 8002398:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800239a:	697b      	ldr	r3, [r7, #20]
 800239c:	3301      	adds	r3, #1
 800239e:	617b      	str	r3, [r7, #20]
 80023a0:	697a      	ldr	r2, [r7, #20]
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	429a      	cmp	r2, r3
 80023a6:	dbf0      	blt.n	800238a <_read+0x12>
	}

return len;
 80023a8:	687b      	ldr	r3, [r7, #4]
}
 80023aa:	4618      	mov	r0, r3
 80023ac:	3718      	adds	r7, #24
 80023ae:	46bd      	mov	sp, r7
 80023b0:	bd80      	pop	{r7, pc}

080023b2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80023b2:	b580      	push	{r7, lr}
 80023b4:	b086      	sub	sp, #24
 80023b6:	af00      	add	r7, sp, #0
 80023b8:	60f8      	str	r0, [r7, #12]
 80023ba:	60b9      	str	r1, [r7, #8]
 80023bc:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80023be:	2300      	movs	r3, #0
 80023c0:	617b      	str	r3, [r7, #20]
 80023c2:	e009      	b.n	80023d8 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80023c4:	68bb      	ldr	r3, [r7, #8]
 80023c6:	1c5a      	adds	r2, r3, #1
 80023c8:	60ba      	str	r2, [r7, #8]
 80023ca:	781b      	ldrb	r3, [r3, #0]
 80023cc:	4618      	mov	r0, r3
 80023ce:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80023d2:	697b      	ldr	r3, [r7, #20]
 80023d4:	3301      	adds	r3, #1
 80023d6:	617b      	str	r3, [r7, #20]
 80023d8:	697a      	ldr	r2, [r7, #20]
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	429a      	cmp	r2, r3
 80023de:	dbf1      	blt.n	80023c4 <_write+0x12>
	}
	return len;
 80023e0:	687b      	ldr	r3, [r7, #4]
}
 80023e2:	4618      	mov	r0, r3
 80023e4:	3718      	adds	r7, #24
 80023e6:	46bd      	mov	sp, r7
 80023e8:	bd80      	pop	{r7, pc}

080023ea <_close>:

int _close(int file)
{
 80023ea:	b480      	push	{r7}
 80023ec:	b083      	sub	sp, #12
 80023ee:	af00      	add	r7, sp, #0
 80023f0:	6078      	str	r0, [r7, #4]
	return -1;
 80023f2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80023f6:	4618      	mov	r0, r3
 80023f8:	370c      	adds	r7, #12
 80023fa:	46bd      	mov	sp, r7
 80023fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002400:	4770      	bx	lr

08002402 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002402:	b480      	push	{r7}
 8002404:	b083      	sub	sp, #12
 8002406:	af00      	add	r7, sp, #0
 8002408:	6078      	str	r0, [r7, #4]
 800240a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800240c:	683b      	ldr	r3, [r7, #0]
 800240e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002412:	605a      	str	r2, [r3, #4]
	return 0;
 8002414:	2300      	movs	r3, #0
}
 8002416:	4618      	mov	r0, r3
 8002418:	370c      	adds	r7, #12
 800241a:	46bd      	mov	sp, r7
 800241c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002420:	4770      	bx	lr

08002422 <_isatty>:

int _isatty(int file)
{
 8002422:	b480      	push	{r7}
 8002424:	b083      	sub	sp, #12
 8002426:	af00      	add	r7, sp, #0
 8002428:	6078      	str	r0, [r7, #4]
	return 1;
 800242a:	2301      	movs	r3, #1
}
 800242c:	4618      	mov	r0, r3
 800242e:	370c      	adds	r7, #12
 8002430:	46bd      	mov	sp, r7
 8002432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002436:	4770      	bx	lr

08002438 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002438:	b480      	push	{r7}
 800243a:	b085      	sub	sp, #20
 800243c:	af00      	add	r7, sp, #0
 800243e:	60f8      	str	r0, [r7, #12]
 8002440:	60b9      	str	r1, [r7, #8]
 8002442:	607a      	str	r2, [r7, #4]
	return 0;
 8002444:	2300      	movs	r3, #0
}
 8002446:	4618      	mov	r0, r3
 8002448:	3714      	adds	r7, #20
 800244a:	46bd      	mov	sp, r7
 800244c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002450:	4770      	bx	lr
	...

08002454 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002454:	b580      	push	{r7, lr}
 8002456:	b086      	sub	sp, #24
 8002458:	af00      	add	r7, sp, #0
 800245a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800245c:	4a14      	ldr	r2, [pc, #80]	; (80024b0 <_sbrk+0x5c>)
 800245e:	4b15      	ldr	r3, [pc, #84]	; (80024b4 <_sbrk+0x60>)
 8002460:	1ad3      	subs	r3, r2, r3
 8002462:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002464:	697b      	ldr	r3, [r7, #20]
 8002466:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002468:	4b13      	ldr	r3, [pc, #76]	; (80024b8 <_sbrk+0x64>)
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	2b00      	cmp	r3, #0
 800246e:	d102      	bne.n	8002476 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002470:	4b11      	ldr	r3, [pc, #68]	; (80024b8 <_sbrk+0x64>)
 8002472:	4a12      	ldr	r2, [pc, #72]	; (80024bc <_sbrk+0x68>)
 8002474:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002476:	4b10      	ldr	r3, [pc, #64]	; (80024b8 <_sbrk+0x64>)
 8002478:	681a      	ldr	r2, [r3, #0]
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	4413      	add	r3, r2
 800247e:	693a      	ldr	r2, [r7, #16]
 8002480:	429a      	cmp	r2, r3
 8002482:	d207      	bcs.n	8002494 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002484:	f004 f810 	bl	80064a8 <__errno>
 8002488:	4603      	mov	r3, r0
 800248a:	220c      	movs	r2, #12
 800248c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800248e:	f04f 33ff 	mov.w	r3, #4294967295
 8002492:	e009      	b.n	80024a8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002494:	4b08      	ldr	r3, [pc, #32]	; (80024b8 <_sbrk+0x64>)
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800249a:	4b07      	ldr	r3, [pc, #28]	; (80024b8 <_sbrk+0x64>)
 800249c:	681a      	ldr	r2, [r3, #0]
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	4413      	add	r3, r2
 80024a2:	4a05      	ldr	r2, [pc, #20]	; (80024b8 <_sbrk+0x64>)
 80024a4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80024a6:	68fb      	ldr	r3, [r7, #12]
}
 80024a8:	4618      	mov	r0, r3
 80024aa:	3718      	adds	r7, #24
 80024ac:	46bd      	mov	sp, r7
 80024ae:	bd80      	pop	{r7, pc}
 80024b0:	20020000 	.word	0x20020000
 80024b4:	00000400 	.word	0x00000400
 80024b8:	20000264 	.word	0x20000264
 80024bc:	20000458 	.word	0x20000458

080024c0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80024c0:	b480      	push	{r7}
 80024c2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80024c4:	4b06      	ldr	r3, [pc, #24]	; (80024e0 <SystemInit+0x20>)
 80024c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80024ca:	4a05      	ldr	r2, [pc, #20]	; (80024e0 <SystemInit+0x20>)
 80024cc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80024d0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80024d4:	bf00      	nop
 80024d6:	46bd      	mov	sp, r7
 80024d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024dc:	4770      	bx	lr
 80024de:	bf00      	nop
 80024e0:	e000ed00 	.word	0xe000ed00

080024e4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80024e4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800251c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80024e8:	480d      	ldr	r0, [pc, #52]	; (8002520 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80024ea:	490e      	ldr	r1, [pc, #56]	; (8002524 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80024ec:	4a0e      	ldr	r2, [pc, #56]	; (8002528 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80024ee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80024f0:	e002      	b.n	80024f8 <LoopCopyDataInit>

080024f2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80024f2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80024f4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80024f6:	3304      	adds	r3, #4

080024f8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80024f8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80024fa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80024fc:	d3f9      	bcc.n	80024f2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80024fe:	4a0b      	ldr	r2, [pc, #44]	; (800252c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002500:	4c0b      	ldr	r4, [pc, #44]	; (8002530 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002502:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002504:	e001      	b.n	800250a <LoopFillZerobss>

08002506 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002506:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002508:	3204      	adds	r2, #4

0800250a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800250a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800250c:	d3fb      	bcc.n	8002506 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800250e:	f7ff ffd7 	bl	80024c0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002512:	f003 ffcf 	bl	80064b4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002516:	f7fe fe49 	bl	80011ac <main>
  bx  lr    
 800251a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 800251c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002520:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002524:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8002528:	0800ab40 	.word	0x0800ab40
  ldr r2, =_sbss
 800252c:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8002530:	20000458 	.word	0x20000458

08002534 <DMA1_Stream0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002534:	e7fe      	b.n	8002534 <DMA1_Stream0_IRQHandler>
	...

08002538 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002538:	b580      	push	{r7, lr}
 800253a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800253c:	4b0e      	ldr	r3, [pc, #56]	; (8002578 <HAL_Init+0x40>)
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	4a0d      	ldr	r2, [pc, #52]	; (8002578 <HAL_Init+0x40>)
 8002542:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002546:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002548:	4b0b      	ldr	r3, [pc, #44]	; (8002578 <HAL_Init+0x40>)
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	4a0a      	ldr	r2, [pc, #40]	; (8002578 <HAL_Init+0x40>)
 800254e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002552:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002554:	4b08      	ldr	r3, [pc, #32]	; (8002578 <HAL_Init+0x40>)
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	4a07      	ldr	r2, [pc, #28]	; (8002578 <HAL_Init+0x40>)
 800255a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800255e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002560:	2003      	movs	r0, #3
 8002562:	f000 fe81 	bl	8003268 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002566:	2000      	movs	r0, #0
 8002568:	f000 f808 	bl	800257c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800256c:	f7ff fd00 	bl	8001f70 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002570:	2300      	movs	r3, #0
}
 8002572:	4618      	mov	r0, r3
 8002574:	bd80      	pop	{r7, pc}
 8002576:	bf00      	nop
 8002578:	40023c00 	.word	0x40023c00

0800257c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800257c:	b580      	push	{r7, lr}
 800257e:	b082      	sub	sp, #8
 8002580:	af00      	add	r7, sp, #0
 8002582:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002584:	4b12      	ldr	r3, [pc, #72]	; (80025d0 <HAL_InitTick+0x54>)
 8002586:	681a      	ldr	r2, [r3, #0]
 8002588:	4b12      	ldr	r3, [pc, #72]	; (80025d4 <HAL_InitTick+0x58>)
 800258a:	781b      	ldrb	r3, [r3, #0]
 800258c:	4619      	mov	r1, r3
 800258e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002592:	fbb3 f3f1 	udiv	r3, r3, r1
 8002596:	fbb2 f3f3 	udiv	r3, r2, r3
 800259a:	4618      	mov	r0, r3
 800259c:	f000 fe99 	bl	80032d2 <HAL_SYSTICK_Config>
 80025a0:	4603      	mov	r3, r0
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d001      	beq.n	80025aa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80025a6:	2301      	movs	r3, #1
 80025a8:	e00e      	b.n	80025c8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	2b0f      	cmp	r3, #15
 80025ae:	d80a      	bhi.n	80025c6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80025b0:	2200      	movs	r2, #0
 80025b2:	6879      	ldr	r1, [r7, #4]
 80025b4:	f04f 30ff 	mov.w	r0, #4294967295
 80025b8:	f000 fe61 	bl	800327e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80025bc:	4a06      	ldr	r2, [pc, #24]	; (80025d8 <HAL_InitTick+0x5c>)
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80025c2:	2300      	movs	r3, #0
 80025c4:	e000      	b.n	80025c8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80025c6:	2301      	movs	r3, #1
}
 80025c8:	4618      	mov	r0, r3
 80025ca:	3708      	adds	r7, #8
 80025cc:	46bd      	mov	sp, r7
 80025ce:	bd80      	pop	{r7, pc}
 80025d0:	20000004 	.word	0x20000004
 80025d4:	2000000c 	.word	0x2000000c
 80025d8:	20000008 	.word	0x20000008

080025dc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80025dc:	b480      	push	{r7}
 80025de:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80025e0:	4b06      	ldr	r3, [pc, #24]	; (80025fc <HAL_IncTick+0x20>)
 80025e2:	781b      	ldrb	r3, [r3, #0]
 80025e4:	461a      	mov	r2, r3
 80025e6:	4b06      	ldr	r3, [pc, #24]	; (8002600 <HAL_IncTick+0x24>)
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	4413      	add	r3, r2
 80025ec:	4a04      	ldr	r2, [pc, #16]	; (8002600 <HAL_IncTick+0x24>)
 80025ee:	6013      	str	r3, [r2, #0]
}
 80025f0:	bf00      	nop
 80025f2:	46bd      	mov	sp, r7
 80025f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f8:	4770      	bx	lr
 80025fa:	bf00      	nop
 80025fc:	2000000c 	.word	0x2000000c
 8002600:	20000444 	.word	0x20000444

08002604 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002604:	b480      	push	{r7}
 8002606:	af00      	add	r7, sp, #0
  return uwTick;
 8002608:	4b03      	ldr	r3, [pc, #12]	; (8002618 <HAL_GetTick+0x14>)
 800260a:	681b      	ldr	r3, [r3, #0]
}
 800260c:	4618      	mov	r0, r3
 800260e:	46bd      	mov	sp, r7
 8002610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002614:	4770      	bx	lr
 8002616:	bf00      	nop
 8002618:	20000444 	.word	0x20000444

0800261c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800261c:	b580      	push	{r7, lr}
 800261e:	b084      	sub	sp, #16
 8002620:	af00      	add	r7, sp, #0
 8002622:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002624:	2300      	movs	r3, #0
 8002626:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	2b00      	cmp	r3, #0
 800262c:	d101      	bne.n	8002632 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800262e:	2301      	movs	r3, #1
 8002630:	e033      	b.n	800269a <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002636:	2b00      	cmp	r3, #0
 8002638:	d109      	bne.n	800264e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800263a:	6878      	ldr	r0, [r7, #4]
 800263c:	f7ff fcc0 	bl	8001fc0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	2200      	movs	r2, #0
 8002644:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	2200      	movs	r2, #0
 800264a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002652:	f003 0310 	and.w	r3, r3, #16
 8002656:	2b00      	cmp	r3, #0
 8002658:	d118      	bne.n	800268c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800265e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002662:	f023 0302 	bic.w	r3, r3, #2
 8002666:	f043 0202 	orr.w	r2, r3, #2
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800266e:	6878      	ldr	r0, [r7, #4]
 8002670:	f000 fba2 	bl	8002db8 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	2200      	movs	r2, #0
 8002678:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800267e:	f023 0303 	bic.w	r3, r3, #3
 8002682:	f043 0201 	orr.w	r2, r3, #1
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	641a      	str	r2, [r3, #64]	; 0x40
 800268a:	e001      	b.n	8002690 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800268c:	2301      	movs	r3, #1
 800268e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	2200      	movs	r2, #0
 8002694:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002698:	7bfb      	ldrb	r3, [r7, #15]
}
 800269a:	4618      	mov	r0, r3
 800269c:	3710      	adds	r7, #16
 800269e:	46bd      	mov	sp, r7
 80026a0:	bd80      	pop	{r7, pc}

080026a2 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 80026a2:	b580      	push	{r7, lr}
 80026a4:	b084      	sub	sp, #16
 80026a6:	af00      	add	r7, sp, #0
 80026a8:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 80026aa:	2300      	movs	r3, #0
 80026ac:	60fb      	str	r3, [r7, #12]
 80026ae:	2300      	movs	r3, #0
 80026b0:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	f003 0302 	and.w	r3, r3, #2
 80026bc:	2b02      	cmp	r3, #2
 80026be:	bf0c      	ite	eq
 80026c0:	2301      	moveq	r3, #1
 80026c2:	2300      	movne	r3, #0
 80026c4:	b2db      	uxtb	r3, r3
 80026c6:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	685b      	ldr	r3, [r3, #4]
 80026ce:	f003 0320 	and.w	r3, r3, #32
 80026d2:	2b20      	cmp	r3, #32
 80026d4:	bf0c      	ite	eq
 80026d6:	2301      	moveq	r3, #1
 80026d8:	2300      	movne	r3, #0
 80026da:	b2db      	uxtb	r3, r3
 80026dc:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d049      	beq.n	8002778 <HAL_ADC_IRQHandler+0xd6>
 80026e4:	68bb      	ldr	r3, [r7, #8]
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d046      	beq.n	8002778 <HAL_ADC_IRQHandler+0xd6>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026ee:	f003 0310 	and.w	r3, r3, #16
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d105      	bne.n	8002702 <HAL_ADC_IRQHandler+0x60>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026fa:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	689b      	ldr	r3, [r3, #8]
 8002708:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800270c:	2b00      	cmp	r3, #0
 800270e:	d12b      	bne.n	8002768 <HAL_ADC_IRQHandler+0xc6>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002714:	2b00      	cmp	r3, #0
 8002716:	d127      	bne.n	8002768 <HAL_ADC_IRQHandler+0xc6>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800271e:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002722:	2b00      	cmp	r3, #0
 8002724:	d006      	beq.n	8002734 <HAL_ADC_IRQHandler+0x92>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	689b      	ldr	r3, [r3, #8]
 800272c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002730:	2b00      	cmp	r3, #0
 8002732:	d119      	bne.n	8002768 <HAL_ADC_IRQHandler+0xc6>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	685a      	ldr	r2, [r3, #4]
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	f022 0220 	bic.w	r2, r2, #32
 8002742:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002748:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002754:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002758:	2b00      	cmp	r3, #0
 800275a:	d105      	bne.n	8002768 <HAL_ADC_IRQHandler+0xc6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002760:	f043 0201 	orr.w	r2, r3, #1
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002768:	6878      	ldr	r0, [r7, #4]
 800276a:	f000 f9cb 	bl	8002b04 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	f06f 0212 	mvn.w	r2, #18
 8002776:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	f003 0304 	and.w	r3, r3, #4
 8002782:	2b04      	cmp	r3, #4
 8002784:	bf0c      	ite	eq
 8002786:	2301      	moveq	r3, #1
 8002788:	2300      	movne	r3, #0
 800278a:	b2db      	uxtb	r3, r3
 800278c:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	685b      	ldr	r3, [r3, #4]
 8002794:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002798:	2b80      	cmp	r3, #128	; 0x80
 800279a:	bf0c      	ite	eq
 800279c:	2301      	moveq	r3, #1
 800279e:	2300      	movne	r3, #0
 80027a0:	b2db      	uxtb	r3, r3
 80027a2:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d057      	beq.n	800285a <HAL_ADC_IRQHandler+0x1b8>
 80027aa:	68bb      	ldr	r3, [r7, #8]
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d054      	beq.n	800285a <HAL_ADC_IRQHandler+0x1b8>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027b4:	f003 0310 	and.w	r3, r3, #16
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d105      	bne.n	80027c8 <HAL_ADC_IRQHandler+0x126>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027c0:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	689b      	ldr	r3, [r3, #8]
 80027ce:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d139      	bne.n	800284a <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80027dc:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d006      	beq.n	80027f2 <HAL_ADC_IRQHandler+0x150>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	689b      	ldr	r3, [r3, #8]
 80027ea:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d12b      	bne.n	800284a <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	685b      	ldr	r3, [r3, #4]
 80027f8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d124      	bne.n	800284a <HAL_ADC_IRQHandler+0x1a8>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	689b      	ldr	r3, [r3, #8]
 8002806:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 800280a:	2b00      	cmp	r3, #0
 800280c:	d11d      	bne.n	800284a <HAL_ADC_IRQHandler+0x1a8>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8002812:	2b00      	cmp	r3, #0
 8002814:	d119      	bne.n	800284a <HAL_ADC_IRQHandler+0x1a8>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	685a      	ldr	r2, [r3, #4]
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002824:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800282a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002836:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800283a:	2b00      	cmp	r3, #0
 800283c:	d105      	bne.n	800284a <HAL_ADC_IRQHandler+0x1a8>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002842:	f043 0201 	orr.w	r2, r3, #1
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */ 
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800284a:	6878      	ldr	r0, [r7, #4]
 800284c:	f000 fc32 	bl	80030b4 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	f06f 020c 	mvn.w	r2, #12
 8002858:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	f003 0301 	and.w	r3, r3, #1
 8002864:	2b01      	cmp	r3, #1
 8002866:	bf0c      	ite	eq
 8002868:	2301      	moveq	r3, #1
 800286a:	2300      	movne	r3, #0
 800286c:	b2db      	uxtb	r3, r3
 800286e:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	685b      	ldr	r3, [r3, #4]
 8002876:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800287a:	2b40      	cmp	r3, #64	; 0x40
 800287c:	bf0c      	ite	eq
 800287e:	2301      	moveq	r3, #1
 8002880:	2300      	movne	r3, #0
 8002882:	b2db      	uxtb	r3, r3
 8002884:	60bb      	str	r3, [r7, #8]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	2b00      	cmp	r3, #0
 800288a:	d017      	beq.n	80028bc <HAL_ADC_IRQHandler+0x21a>
 800288c:	68bb      	ldr	r3, [r7, #8]
 800288e:	2b00      	cmp	r3, #0
 8002890:	d014      	beq.n	80028bc <HAL_ADC_IRQHandler+0x21a>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	f003 0301 	and.w	r3, r3, #1
 800289c:	2b01      	cmp	r3, #1
 800289e:	d10d      	bne.n	80028bc <HAL_ADC_IRQHandler+0x21a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028a4:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80028ac:	6878      	ldr	r0, [r7, #4]
 80028ae:	f000 f93d 	bl	8002b2c <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	f06f 0201 	mvn.w	r2, #1
 80028ba:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	f003 0320 	and.w	r3, r3, #32
 80028c6:	2b20      	cmp	r3, #32
 80028c8:	bf0c      	ite	eq
 80028ca:	2301      	moveq	r3, #1
 80028cc:	2300      	movne	r3, #0
 80028ce:	b2db      	uxtb	r3, r3
 80028d0:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	685b      	ldr	r3, [r3, #4]
 80028d8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80028dc:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80028e0:	bf0c      	ite	eq
 80028e2:	2301      	moveq	r3, #1
 80028e4:	2300      	movne	r3, #0
 80028e6:	b2db      	uxtb	r3, r3
 80028e8:	60bb      	str	r3, [r7, #8]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d015      	beq.n	800291c <HAL_ADC_IRQHandler+0x27a>
 80028f0:	68bb      	ldr	r3, [r7, #8]
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d012      	beq.n	800291c <HAL_ADC_IRQHandler+0x27a>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028fa:	f043 0202 	orr.w	r2, r3, #2
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	f06f 0220 	mvn.w	r2, #32
 800290a:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 800290c:	6878      	ldr	r0, [r7, #4]
 800290e:	f000 f917 	bl	8002b40 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	f06f 0220 	mvn.w	r2, #32
 800291a:	601a      	str	r2, [r3, #0]
  }
}
 800291c:	bf00      	nop
 800291e:	3710      	adds	r7, #16
 8002920:	46bd      	mov	sp, r7
 8002922:	bd80      	pop	{r7, pc}

08002924 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8002924:	b580      	push	{r7, lr}
 8002926:	b086      	sub	sp, #24
 8002928:	af00      	add	r7, sp, #0
 800292a:	60f8      	str	r0, [r7, #12]
 800292c:	60b9      	str	r1, [r7, #8]
 800292e:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8002930:	2300      	movs	r3, #0
 8002932:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800293a:	2b01      	cmp	r3, #1
 800293c:	d101      	bne.n	8002942 <HAL_ADC_Start_DMA+0x1e>
 800293e:	2302      	movs	r3, #2
 8002940:	e0ce      	b.n	8002ae0 <HAL_ADC_Start_DMA+0x1bc>
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	2201      	movs	r2, #1
 8002946:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	689b      	ldr	r3, [r3, #8]
 8002950:	f003 0301 	and.w	r3, r3, #1
 8002954:	2b01      	cmp	r3, #1
 8002956:	d018      	beq.n	800298a <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	689a      	ldr	r2, [r3, #8]
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	f042 0201 	orr.w	r2, r2, #1
 8002966:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002968:	4b5f      	ldr	r3, [pc, #380]	; (8002ae8 <HAL_ADC_Start_DMA+0x1c4>)
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	4a5f      	ldr	r2, [pc, #380]	; (8002aec <HAL_ADC_Start_DMA+0x1c8>)
 800296e:	fba2 2303 	umull	r2, r3, r2, r3
 8002972:	0c9a      	lsrs	r2, r3, #18
 8002974:	4613      	mov	r3, r2
 8002976:	005b      	lsls	r3, r3, #1
 8002978:	4413      	add	r3, r2
 800297a:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 800297c:	e002      	b.n	8002984 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 800297e:	693b      	ldr	r3, [r7, #16]
 8002980:	3b01      	subs	r3, #1
 8002982:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8002984:	693b      	ldr	r3, [r7, #16]
 8002986:	2b00      	cmp	r3, #0
 8002988:	d1f9      	bne.n	800297e <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	689b      	ldr	r3, [r3, #8]
 8002990:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002994:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002998:	d107      	bne.n	80029aa <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	689a      	ldr	r2, [r3, #8]
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80029a8:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	689b      	ldr	r3, [r3, #8]
 80029b0:	f003 0301 	and.w	r3, r3, #1
 80029b4:	2b01      	cmp	r3, #1
 80029b6:	f040 8086 	bne.w	8002ac6 <HAL_ADC_Start_DMA+0x1a2>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029be:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80029c2:	f023 0301 	bic.w	r3, r3, #1
 80029c6:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	685b      	ldr	r3, [r3, #4]
 80029d4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d007      	beq.n	80029ec <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029e0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80029e4:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029f0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80029f4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80029f8:	d106      	bne.n	8002a08 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029fe:	f023 0206 	bic.w	r2, r3, #6
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	645a      	str	r2, [r3, #68]	; 0x44
 8002a06:	e002      	b.n	8002a0e <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	2200      	movs	r2, #0
 8002a0c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	2200      	movs	r2, #0
 8002a12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002a16:	4b36      	ldr	r3, [pc, #216]	; (8002af0 <HAL_ADC_Start_DMA+0x1cc>)
 8002a18:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a1e:	4a35      	ldr	r2, [pc, #212]	; (8002af4 <HAL_ADC_Start_DMA+0x1d0>)
 8002a20:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a26:	4a34      	ldr	r2, [pc, #208]	; (8002af8 <HAL_ADC_Start_DMA+0x1d4>)
 8002a28:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a2e:	4a33      	ldr	r2, [pc, #204]	; (8002afc <HAL_ADC_Start_DMA+0x1d8>)
 8002a30:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8002a3a:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	685a      	ldr	r2, [r3, #4]
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8002a4a:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	689a      	ldr	r2, [r3, #8]
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002a5a:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	334c      	adds	r3, #76	; 0x4c
 8002a66:	4619      	mov	r1, r3
 8002a68:	68ba      	ldr	r2, [r7, #8]
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	f000 fcec 	bl	8003448 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002a70:	697b      	ldr	r3, [r7, #20]
 8002a72:	685b      	ldr	r3, [r3, #4]
 8002a74:	f003 031f 	and.w	r3, r3, #31
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d10f      	bne.n	8002a9c <HAL_ADC_Start_DMA+0x178>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	689b      	ldr	r3, [r3, #8]
 8002a82:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d129      	bne.n	8002ade <HAL_ADC_Start_DMA+0x1ba>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	689a      	ldr	r2, [r3, #8]
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002a98:	609a      	str	r2, [r3, #8]
 8002a9a:	e020      	b.n	8002ade <HAL_ADC_Start_DMA+0x1ba>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	4a17      	ldr	r2, [pc, #92]	; (8002b00 <HAL_ADC_Start_DMA+0x1dc>)
 8002aa2:	4293      	cmp	r3, r2
 8002aa4:	d11b      	bne.n	8002ade <HAL_ADC_Start_DMA+0x1ba>
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	689b      	ldr	r3, [r3, #8]
 8002aac:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d114      	bne.n	8002ade <HAL_ADC_Start_DMA+0x1ba>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	689a      	ldr	r2, [r3, #8]
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002ac2:	609a      	str	r2, [r3, #8]
 8002ac4:	e00b      	b.n	8002ade <HAL_ADC_Start_DMA+0x1ba>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aca:	f043 0210 	orr.w	r2, r3, #16
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ad6:	f043 0201 	orr.w	r2, r3, #1
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8002ade:	2300      	movs	r3, #0
}
 8002ae0:	4618      	mov	r0, r3
 8002ae2:	3718      	adds	r7, #24
 8002ae4:	46bd      	mov	sp, r7
 8002ae6:	bd80      	pop	{r7, pc}
 8002ae8:	20000004 	.word	0x20000004
 8002aec:	431bde83 	.word	0x431bde83
 8002af0:	40012300 	.word	0x40012300
 8002af4:	08002fb1 	.word	0x08002fb1
 8002af8:	0800306b 	.word	0x0800306b
 8002afc:	08003087 	.word	0x08003087
 8002b00:	40012000 	.word	0x40012000

08002b04 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002b04:	b480      	push	{r7}
 8002b06:	b083      	sub	sp, #12
 8002b08:	af00      	add	r7, sp, #0
 8002b0a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8002b0c:	bf00      	nop
 8002b0e:	370c      	adds	r7, #12
 8002b10:	46bd      	mov	sp, r7
 8002b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b16:	4770      	bx	lr

08002b18 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002b18:	b480      	push	{r7}
 8002b1a:	b083      	sub	sp, #12
 8002b1c:	af00      	add	r7, sp, #0
 8002b1e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8002b20:	bf00      	nop
 8002b22:	370c      	adds	r7, #12
 8002b24:	46bd      	mov	sp, r7
 8002b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b2a:	4770      	bx	lr

08002b2c <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8002b2c:	b480      	push	{r7}
 8002b2e:	b083      	sub	sp, #12
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8002b34:	bf00      	nop
 8002b36:	370c      	adds	r7, #12
 8002b38:	46bd      	mov	sp, r7
 8002b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b3e:	4770      	bx	lr

08002b40 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002b40:	b480      	push	{r7}
 8002b42:	b083      	sub	sp, #12
 8002b44:	af00      	add	r7, sp, #0
 8002b46:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8002b48:	bf00      	nop
 8002b4a:	370c      	adds	r7, #12
 8002b4c:	46bd      	mov	sp, r7
 8002b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b52:	4770      	bx	lr

08002b54 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002b54:	b480      	push	{r7}
 8002b56:	b085      	sub	sp, #20
 8002b58:	af00      	add	r7, sp, #0
 8002b5a:	6078      	str	r0, [r7, #4]
 8002b5c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002b5e:	2300      	movs	r3, #0
 8002b60:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002b68:	2b01      	cmp	r3, #1
 8002b6a:	d101      	bne.n	8002b70 <HAL_ADC_ConfigChannel+0x1c>
 8002b6c:	2302      	movs	r3, #2
 8002b6e:	e113      	b.n	8002d98 <HAL_ADC_ConfigChannel+0x244>
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	2201      	movs	r2, #1
 8002b74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002b78:	683b      	ldr	r3, [r7, #0]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	2b09      	cmp	r3, #9
 8002b7e:	d925      	bls.n	8002bcc <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	68d9      	ldr	r1, [r3, #12]
 8002b86:	683b      	ldr	r3, [r7, #0]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	b29b      	uxth	r3, r3
 8002b8c:	461a      	mov	r2, r3
 8002b8e:	4613      	mov	r3, r2
 8002b90:	005b      	lsls	r3, r3, #1
 8002b92:	4413      	add	r3, r2
 8002b94:	3b1e      	subs	r3, #30
 8002b96:	2207      	movs	r2, #7
 8002b98:	fa02 f303 	lsl.w	r3, r2, r3
 8002b9c:	43da      	mvns	r2, r3
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	400a      	ands	r2, r1
 8002ba4:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	68d9      	ldr	r1, [r3, #12]
 8002bac:	683b      	ldr	r3, [r7, #0]
 8002bae:	689a      	ldr	r2, [r3, #8]
 8002bb0:	683b      	ldr	r3, [r7, #0]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	b29b      	uxth	r3, r3
 8002bb6:	4618      	mov	r0, r3
 8002bb8:	4603      	mov	r3, r0
 8002bba:	005b      	lsls	r3, r3, #1
 8002bbc:	4403      	add	r3, r0
 8002bbe:	3b1e      	subs	r3, #30
 8002bc0:	409a      	lsls	r2, r3
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	430a      	orrs	r2, r1
 8002bc8:	60da      	str	r2, [r3, #12]
 8002bca:	e022      	b.n	8002c12 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	6919      	ldr	r1, [r3, #16]
 8002bd2:	683b      	ldr	r3, [r7, #0]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	b29b      	uxth	r3, r3
 8002bd8:	461a      	mov	r2, r3
 8002bda:	4613      	mov	r3, r2
 8002bdc:	005b      	lsls	r3, r3, #1
 8002bde:	4413      	add	r3, r2
 8002be0:	2207      	movs	r2, #7
 8002be2:	fa02 f303 	lsl.w	r3, r2, r3
 8002be6:	43da      	mvns	r2, r3
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	400a      	ands	r2, r1
 8002bee:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	6919      	ldr	r1, [r3, #16]
 8002bf6:	683b      	ldr	r3, [r7, #0]
 8002bf8:	689a      	ldr	r2, [r3, #8]
 8002bfa:	683b      	ldr	r3, [r7, #0]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	b29b      	uxth	r3, r3
 8002c00:	4618      	mov	r0, r3
 8002c02:	4603      	mov	r3, r0
 8002c04:	005b      	lsls	r3, r3, #1
 8002c06:	4403      	add	r3, r0
 8002c08:	409a      	lsls	r2, r3
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	430a      	orrs	r2, r1
 8002c10:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002c12:	683b      	ldr	r3, [r7, #0]
 8002c14:	685b      	ldr	r3, [r3, #4]
 8002c16:	2b06      	cmp	r3, #6
 8002c18:	d824      	bhi.n	8002c64 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002c20:	683b      	ldr	r3, [r7, #0]
 8002c22:	685a      	ldr	r2, [r3, #4]
 8002c24:	4613      	mov	r3, r2
 8002c26:	009b      	lsls	r3, r3, #2
 8002c28:	4413      	add	r3, r2
 8002c2a:	3b05      	subs	r3, #5
 8002c2c:	221f      	movs	r2, #31
 8002c2e:	fa02 f303 	lsl.w	r3, r2, r3
 8002c32:	43da      	mvns	r2, r3
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	400a      	ands	r2, r1
 8002c3a:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002c42:	683b      	ldr	r3, [r7, #0]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	b29b      	uxth	r3, r3
 8002c48:	4618      	mov	r0, r3
 8002c4a:	683b      	ldr	r3, [r7, #0]
 8002c4c:	685a      	ldr	r2, [r3, #4]
 8002c4e:	4613      	mov	r3, r2
 8002c50:	009b      	lsls	r3, r3, #2
 8002c52:	4413      	add	r3, r2
 8002c54:	3b05      	subs	r3, #5
 8002c56:	fa00 f203 	lsl.w	r2, r0, r3
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	430a      	orrs	r2, r1
 8002c60:	635a      	str	r2, [r3, #52]	; 0x34
 8002c62:	e04c      	b.n	8002cfe <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002c64:	683b      	ldr	r3, [r7, #0]
 8002c66:	685b      	ldr	r3, [r3, #4]
 8002c68:	2b0c      	cmp	r3, #12
 8002c6a:	d824      	bhi.n	8002cb6 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002c72:	683b      	ldr	r3, [r7, #0]
 8002c74:	685a      	ldr	r2, [r3, #4]
 8002c76:	4613      	mov	r3, r2
 8002c78:	009b      	lsls	r3, r3, #2
 8002c7a:	4413      	add	r3, r2
 8002c7c:	3b23      	subs	r3, #35	; 0x23
 8002c7e:	221f      	movs	r2, #31
 8002c80:	fa02 f303 	lsl.w	r3, r2, r3
 8002c84:	43da      	mvns	r2, r3
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	400a      	ands	r2, r1
 8002c8c:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002c94:	683b      	ldr	r3, [r7, #0]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	b29b      	uxth	r3, r3
 8002c9a:	4618      	mov	r0, r3
 8002c9c:	683b      	ldr	r3, [r7, #0]
 8002c9e:	685a      	ldr	r2, [r3, #4]
 8002ca0:	4613      	mov	r3, r2
 8002ca2:	009b      	lsls	r3, r3, #2
 8002ca4:	4413      	add	r3, r2
 8002ca6:	3b23      	subs	r3, #35	; 0x23
 8002ca8:	fa00 f203 	lsl.w	r2, r0, r3
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	430a      	orrs	r2, r1
 8002cb2:	631a      	str	r2, [r3, #48]	; 0x30
 8002cb4:	e023      	b.n	8002cfe <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002cbc:	683b      	ldr	r3, [r7, #0]
 8002cbe:	685a      	ldr	r2, [r3, #4]
 8002cc0:	4613      	mov	r3, r2
 8002cc2:	009b      	lsls	r3, r3, #2
 8002cc4:	4413      	add	r3, r2
 8002cc6:	3b41      	subs	r3, #65	; 0x41
 8002cc8:	221f      	movs	r2, #31
 8002cca:	fa02 f303 	lsl.w	r3, r2, r3
 8002cce:	43da      	mvns	r2, r3
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	400a      	ands	r2, r1
 8002cd6:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002cde:	683b      	ldr	r3, [r7, #0]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	b29b      	uxth	r3, r3
 8002ce4:	4618      	mov	r0, r3
 8002ce6:	683b      	ldr	r3, [r7, #0]
 8002ce8:	685a      	ldr	r2, [r3, #4]
 8002cea:	4613      	mov	r3, r2
 8002cec:	009b      	lsls	r3, r3, #2
 8002cee:	4413      	add	r3, r2
 8002cf0:	3b41      	subs	r3, #65	; 0x41
 8002cf2:	fa00 f203 	lsl.w	r2, r0, r3
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	430a      	orrs	r2, r1
 8002cfc:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002cfe:	4b29      	ldr	r3, [pc, #164]	; (8002da4 <HAL_ADC_ConfigChannel+0x250>)
 8002d00:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	4a28      	ldr	r2, [pc, #160]	; (8002da8 <HAL_ADC_ConfigChannel+0x254>)
 8002d08:	4293      	cmp	r3, r2
 8002d0a:	d10f      	bne.n	8002d2c <HAL_ADC_ConfigChannel+0x1d8>
 8002d0c:	683b      	ldr	r3, [r7, #0]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	2b12      	cmp	r3, #18
 8002d12:	d10b      	bne.n	8002d2c <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	685b      	ldr	r3, [r3, #4]
 8002d18:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	685b      	ldr	r3, [r3, #4]
 8002d24:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	4a1d      	ldr	r2, [pc, #116]	; (8002da8 <HAL_ADC_ConfigChannel+0x254>)
 8002d32:	4293      	cmp	r3, r2
 8002d34:	d12b      	bne.n	8002d8e <HAL_ADC_ConfigChannel+0x23a>
 8002d36:	683b      	ldr	r3, [r7, #0]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	4a1c      	ldr	r2, [pc, #112]	; (8002dac <HAL_ADC_ConfigChannel+0x258>)
 8002d3c:	4293      	cmp	r3, r2
 8002d3e:	d003      	beq.n	8002d48 <HAL_ADC_ConfigChannel+0x1f4>
 8002d40:	683b      	ldr	r3, [r7, #0]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	2b11      	cmp	r3, #17
 8002d46:	d122      	bne.n	8002d8e <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	685b      	ldr	r3, [r3, #4]
 8002d4c:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	685b      	ldr	r3, [r3, #4]
 8002d58:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8002d60:	683b      	ldr	r3, [r7, #0]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	4a11      	ldr	r2, [pc, #68]	; (8002dac <HAL_ADC_ConfigChannel+0x258>)
 8002d66:	4293      	cmp	r3, r2
 8002d68:	d111      	bne.n	8002d8e <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002d6a:	4b11      	ldr	r3, [pc, #68]	; (8002db0 <HAL_ADC_ConfigChannel+0x25c>)
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	4a11      	ldr	r2, [pc, #68]	; (8002db4 <HAL_ADC_ConfigChannel+0x260>)
 8002d70:	fba2 2303 	umull	r2, r3, r2, r3
 8002d74:	0c9a      	lsrs	r2, r3, #18
 8002d76:	4613      	mov	r3, r2
 8002d78:	009b      	lsls	r3, r3, #2
 8002d7a:	4413      	add	r3, r2
 8002d7c:	005b      	lsls	r3, r3, #1
 8002d7e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002d80:	e002      	b.n	8002d88 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8002d82:	68bb      	ldr	r3, [r7, #8]
 8002d84:	3b01      	subs	r3, #1
 8002d86:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002d88:	68bb      	ldr	r3, [r7, #8]
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d1f9      	bne.n	8002d82 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	2200      	movs	r2, #0
 8002d92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002d96:	2300      	movs	r3, #0
}
 8002d98:	4618      	mov	r0, r3
 8002d9a:	3714      	adds	r7, #20
 8002d9c:	46bd      	mov	sp, r7
 8002d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da2:	4770      	bx	lr
 8002da4:	40012300 	.word	0x40012300
 8002da8:	40012000 	.word	0x40012000
 8002dac:	10000012 	.word	0x10000012
 8002db0:	20000004 	.word	0x20000004
 8002db4:	431bde83 	.word	0x431bde83

08002db8 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002db8:	b480      	push	{r7}
 8002dba:	b085      	sub	sp, #20
 8002dbc:	af00      	add	r7, sp, #0
 8002dbe:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002dc0:	4b79      	ldr	r3, [pc, #484]	; (8002fa8 <ADC_Init+0x1f0>)
 8002dc2:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	685b      	ldr	r3, [r3, #4]
 8002dc8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	685a      	ldr	r2, [r3, #4]
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	685b      	ldr	r3, [r3, #4]
 8002dd8:	431a      	orrs	r2, r3
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	685a      	ldr	r2, [r3, #4]
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002dec:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	6859      	ldr	r1, [r3, #4]
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	691b      	ldr	r3, [r3, #16]
 8002df8:	021a      	lsls	r2, r3, #8
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	430a      	orrs	r2, r1
 8002e00:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	685a      	ldr	r2, [r3, #4]
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002e10:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	6859      	ldr	r1, [r3, #4]
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	689a      	ldr	r2, [r3, #8]
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	430a      	orrs	r2, r1
 8002e22:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	689a      	ldr	r2, [r3, #8]
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002e32:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	6899      	ldr	r1, [r3, #8]
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	68da      	ldr	r2, [r3, #12]
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	430a      	orrs	r2, r1
 8002e44:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e4a:	4a58      	ldr	r2, [pc, #352]	; (8002fac <ADC_Init+0x1f4>)
 8002e4c:	4293      	cmp	r3, r2
 8002e4e:	d022      	beq.n	8002e96 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	689a      	ldr	r2, [r3, #8]
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002e5e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	6899      	ldr	r1, [r3, #8]
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	430a      	orrs	r2, r1
 8002e70:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	689a      	ldr	r2, [r3, #8]
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002e80:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	6899      	ldr	r1, [r3, #8]
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	430a      	orrs	r2, r1
 8002e92:	609a      	str	r2, [r3, #8]
 8002e94:	e00f      	b.n	8002eb6 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	689a      	ldr	r2, [r3, #8]
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002ea4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	689a      	ldr	r2, [r3, #8]
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002eb4:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	689a      	ldr	r2, [r3, #8]
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	f022 0202 	bic.w	r2, r2, #2
 8002ec4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	6899      	ldr	r1, [r3, #8]
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	7e1b      	ldrb	r3, [r3, #24]
 8002ed0:	005a      	lsls	r2, r3, #1
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	430a      	orrs	r2, r1
 8002ed8:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d01b      	beq.n	8002f1c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	685a      	ldr	r2, [r3, #4]
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002ef2:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	685a      	ldr	r2, [r3, #4]
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8002f02:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	6859      	ldr	r1, [r3, #4]
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f0e:	3b01      	subs	r3, #1
 8002f10:	035a      	lsls	r2, r3, #13
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	430a      	orrs	r2, r1
 8002f18:	605a      	str	r2, [r3, #4]
 8002f1a:	e007      	b.n	8002f2c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	685a      	ldr	r2, [r3, #4]
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002f2a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002f3a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	69db      	ldr	r3, [r3, #28]
 8002f46:	3b01      	subs	r3, #1
 8002f48:	051a      	lsls	r2, r3, #20
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	430a      	orrs	r2, r1
 8002f50:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	689a      	ldr	r2, [r3, #8]
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002f60:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	6899      	ldr	r1, [r3, #8]
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002f6e:	025a      	lsls	r2, r3, #9
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	430a      	orrs	r2, r1
 8002f76:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	689a      	ldr	r2, [r3, #8]
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002f86:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	6899      	ldr	r1, [r3, #8]
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	695b      	ldr	r3, [r3, #20]
 8002f92:	029a      	lsls	r2, r3, #10
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	430a      	orrs	r2, r1
 8002f9a:	609a      	str	r2, [r3, #8]
}
 8002f9c:	bf00      	nop
 8002f9e:	3714      	adds	r7, #20
 8002fa0:	46bd      	mov	sp, r7
 8002fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa6:	4770      	bx	lr
 8002fa8:	40012300 	.word	0x40012300
 8002fac:	0f000001 	.word	0x0f000001

08002fb0 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002fb0:	b580      	push	{r7, lr}
 8002fb2:	b084      	sub	sp, #16
 8002fb4:	af00      	add	r7, sp, #0
 8002fb6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002fbc:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fc2:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d13c      	bne.n	8003044 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fce:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	689b      	ldr	r3, [r3, #8]
 8002fdc:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d12b      	bne.n	800303c <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d127      	bne.n	800303c <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ff2:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d006      	beq.n	8003008 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	689b      	ldr	r3, [r3, #8]
 8003000:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003004:	2b00      	cmp	r3, #0
 8003006:	d119      	bne.n	800303c <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	685a      	ldr	r2, [r3, #4]
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	f022 0220 	bic.w	r2, r2, #32
 8003016:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800301c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003028:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800302c:	2b00      	cmp	r3, #0
 800302e:	d105      	bne.n	800303c <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003034:	f043 0201 	orr.w	r2, r3, #1
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800303c:	68f8      	ldr	r0, [r7, #12]
 800303e:	f7ff fd61 	bl	8002b04 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003042:	e00e      	b.n	8003062 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003048:	f003 0310 	and.w	r3, r3, #16
 800304c:	2b00      	cmp	r3, #0
 800304e:	d003      	beq.n	8003058 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8003050:	68f8      	ldr	r0, [r7, #12]
 8003052:	f7ff fd75 	bl	8002b40 <HAL_ADC_ErrorCallback>
}
 8003056:	e004      	b.n	8003062 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800305c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800305e:	6878      	ldr	r0, [r7, #4]
 8003060:	4798      	blx	r3
}
 8003062:	bf00      	nop
 8003064:	3710      	adds	r7, #16
 8003066:	46bd      	mov	sp, r7
 8003068:	bd80      	pop	{r7, pc}

0800306a <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800306a:	b580      	push	{r7, lr}
 800306c:	b084      	sub	sp, #16
 800306e:	af00      	add	r7, sp, #0
 8003070:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003076:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003078:	68f8      	ldr	r0, [r7, #12]
 800307a:	f7ff fd4d 	bl	8002b18 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800307e:	bf00      	nop
 8003080:	3710      	adds	r7, #16
 8003082:	46bd      	mov	sp, r7
 8003084:	bd80      	pop	{r7, pc}

08003086 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8003086:	b580      	push	{r7, lr}
 8003088:	b084      	sub	sp, #16
 800308a:	af00      	add	r7, sp, #0
 800308c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003092:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	2240      	movs	r2, #64	; 0x40
 8003098:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800309e:	f043 0204 	orr.w	r2, r3, #4
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80030a6:	68f8      	ldr	r0, [r7, #12]
 80030a8:	f7ff fd4a 	bl	8002b40 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80030ac:	bf00      	nop
 80030ae:	3710      	adds	r7, #16
 80030b0:	46bd      	mov	sp, r7
 80030b2:	bd80      	pop	{r7, pc}

080030b4 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80030b4:	b480      	push	{r7}
 80030b6:	b083      	sub	sp, #12
 80030b8:	af00      	add	r7, sp, #0
 80030ba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 80030bc:	bf00      	nop
 80030be:	370c      	adds	r7, #12
 80030c0:	46bd      	mov	sp, r7
 80030c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c6:	4770      	bx	lr

080030c8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80030c8:	b480      	push	{r7}
 80030ca:	b085      	sub	sp, #20
 80030cc:	af00      	add	r7, sp, #0
 80030ce:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	f003 0307 	and.w	r3, r3, #7
 80030d6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80030d8:	4b0c      	ldr	r3, [pc, #48]	; (800310c <__NVIC_SetPriorityGrouping+0x44>)
 80030da:	68db      	ldr	r3, [r3, #12]
 80030dc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80030de:	68ba      	ldr	r2, [r7, #8]
 80030e0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80030e4:	4013      	ands	r3, r2
 80030e6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80030ec:	68bb      	ldr	r3, [r7, #8]
 80030ee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80030f0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80030f4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80030f8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80030fa:	4a04      	ldr	r2, [pc, #16]	; (800310c <__NVIC_SetPriorityGrouping+0x44>)
 80030fc:	68bb      	ldr	r3, [r7, #8]
 80030fe:	60d3      	str	r3, [r2, #12]
}
 8003100:	bf00      	nop
 8003102:	3714      	adds	r7, #20
 8003104:	46bd      	mov	sp, r7
 8003106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800310a:	4770      	bx	lr
 800310c:	e000ed00 	.word	0xe000ed00

08003110 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003110:	b480      	push	{r7}
 8003112:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003114:	4b04      	ldr	r3, [pc, #16]	; (8003128 <__NVIC_GetPriorityGrouping+0x18>)
 8003116:	68db      	ldr	r3, [r3, #12]
 8003118:	0a1b      	lsrs	r3, r3, #8
 800311a:	f003 0307 	and.w	r3, r3, #7
}
 800311e:	4618      	mov	r0, r3
 8003120:	46bd      	mov	sp, r7
 8003122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003126:	4770      	bx	lr
 8003128:	e000ed00 	.word	0xe000ed00

0800312c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800312c:	b480      	push	{r7}
 800312e:	b083      	sub	sp, #12
 8003130:	af00      	add	r7, sp, #0
 8003132:	4603      	mov	r3, r0
 8003134:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003136:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800313a:	2b00      	cmp	r3, #0
 800313c:	db0b      	blt.n	8003156 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800313e:	79fb      	ldrb	r3, [r7, #7]
 8003140:	f003 021f 	and.w	r2, r3, #31
 8003144:	4907      	ldr	r1, [pc, #28]	; (8003164 <__NVIC_EnableIRQ+0x38>)
 8003146:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800314a:	095b      	lsrs	r3, r3, #5
 800314c:	2001      	movs	r0, #1
 800314e:	fa00 f202 	lsl.w	r2, r0, r2
 8003152:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003156:	bf00      	nop
 8003158:	370c      	adds	r7, #12
 800315a:	46bd      	mov	sp, r7
 800315c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003160:	4770      	bx	lr
 8003162:	bf00      	nop
 8003164:	e000e100 	.word	0xe000e100

08003168 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003168:	b480      	push	{r7}
 800316a:	b083      	sub	sp, #12
 800316c:	af00      	add	r7, sp, #0
 800316e:	4603      	mov	r3, r0
 8003170:	6039      	str	r1, [r7, #0]
 8003172:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003174:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003178:	2b00      	cmp	r3, #0
 800317a:	db0a      	blt.n	8003192 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800317c:	683b      	ldr	r3, [r7, #0]
 800317e:	b2da      	uxtb	r2, r3
 8003180:	490c      	ldr	r1, [pc, #48]	; (80031b4 <__NVIC_SetPriority+0x4c>)
 8003182:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003186:	0112      	lsls	r2, r2, #4
 8003188:	b2d2      	uxtb	r2, r2
 800318a:	440b      	add	r3, r1
 800318c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003190:	e00a      	b.n	80031a8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003192:	683b      	ldr	r3, [r7, #0]
 8003194:	b2da      	uxtb	r2, r3
 8003196:	4908      	ldr	r1, [pc, #32]	; (80031b8 <__NVIC_SetPriority+0x50>)
 8003198:	79fb      	ldrb	r3, [r7, #7]
 800319a:	f003 030f 	and.w	r3, r3, #15
 800319e:	3b04      	subs	r3, #4
 80031a0:	0112      	lsls	r2, r2, #4
 80031a2:	b2d2      	uxtb	r2, r2
 80031a4:	440b      	add	r3, r1
 80031a6:	761a      	strb	r2, [r3, #24]
}
 80031a8:	bf00      	nop
 80031aa:	370c      	adds	r7, #12
 80031ac:	46bd      	mov	sp, r7
 80031ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b2:	4770      	bx	lr
 80031b4:	e000e100 	.word	0xe000e100
 80031b8:	e000ed00 	.word	0xe000ed00

080031bc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80031bc:	b480      	push	{r7}
 80031be:	b089      	sub	sp, #36	; 0x24
 80031c0:	af00      	add	r7, sp, #0
 80031c2:	60f8      	str	r0, [r7, #12]
 80031c4:	60b9      	str	r1, [r7, #8]
 80031c6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	f003 0307 	and.w	r3, r3, #7
 80031ce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80031d0:	69fb      	ldr	r3, [r7, #28]
 80031d2:	f1c3 0307 	rsb	r3, r3, #7
 80031d6:	2b04      	cmp	r3, #4
 80031d8:	bf28      	it	cs
 80031da:	2304      	movcs	r3, #4
 80031dc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80031de:	69fb      	ldr	r3, [r7, #28]
 80031e0:	3304      	adds	r3, #4
 80031e2:	2b06      	cmp	r3, #6
 80031e4:	d902      	bls.n	80031ec <NVIC_EncodePriority+0x30>
 80031e6:	69fb      	ldr	r3, [r7, #28]
 80031e8:	3b03      	subs	r3, #3
 80031ea:	e000      	b.n	80031ee <NVIC_EncodePriority+0x32>
 80031ec:	2300      	movs	r3, #0
 80031ee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80031f0:	f04f 32ff 	mov.w	r2, #4294967295
 80031f4:	69bb      	ldr	r3, [r7, #24]
 80031f6:	fa02 f303 	lsl.w	r3, r2, r3
 80031fa:	43da      	mvns	r2, r3
 80031fc:	68bb      	ldr	r3, [r7, #8]
 80031fe:	401a      	ands	r2, r3
 8003200:	697b      	ldr	r3, [r7, #20]
 8003202:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003204:	f04f 31ff 	mov.w	r1, #4294967295
 8003208:	697b      	ldr	r3, [r7, #20]
 800320a:	fa01 f303 	lsl.w	r3, r1, r3
 800320e:	43d9      	mvns	r1, r3
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003214:	4313      	orrs	r3, r2
         );
}
 8003216:	4618      	mov	r0, r3
 8003218:	3724      	adds	r7, #36	; 0x24
 800321a:	46bd      	mov	sp, r7
 800321c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003220:	4770      	bx	lr
	...

08003224 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003224:	b580      	push	{r7, lr}
 8003226:	b082      	sub	sp, #8
 8003228:	af00      	add	r7, sp, #0
 800322a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	3b01      	subs	r3, #1
 8003230:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003234:	d301      	bcc.n	800323a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003236:	2301      	movs	r3, #1
 8003238:	e00f      	b.n	800325a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800323a:	4a0a      	ldr	r2, [pc, #40]	; (8003264 <SysTick_Config+0x40>)
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	3b01      	subs	r3, #1
 8003240:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003242:	210f      	movs	r1, #15
 8003244:	f04f 30ff 	mov.w	r0, #4294967295
 8003248:	f7ff ff8e 	bl	8003168 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800324c:	4b05      	ldr	r3, [pc, #20]	; (8003264 <SysTick_Config+0x40>)
 800324e:	2200      	movs	r2, #0
 8003250:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003252:	4b04      	ldr	r3, [pc, #16]	; (8003264 <SysTick_Config+0x40>)
 8003254:	2207      	movs	r2, #7
 8003256:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003258:	2300      	movs	r3, #0
}
 800325a:	4618      	mov	r0, r3
 800325c:	3708      	adds	r7, #8
 800325e:	46bd      	mov	sp, r7
 8003260:	bd80      	pop	{r7, pc}
 8003262:	bf00      	nop
 8003264:	e000e010 	.word	0xe000e010

08003268 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003268:	b580      	push	{r7, lr}
 800326a:	b082      	sub	sp, #8
 800326c:	af00      	add	r7, sp, #0
 800326e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003270:	6878      	ldr	r0, [r7, #4]
 8003272:	f7ff ff29 	bl	80030c8 <__NVIC_SetPriorityGrouping>
}
 8003276:	bf00      	nop
 8003278:	3708      	adds	r7, #8
 800327a:	46bd      	mov	sp, r7
 800327c:	bd80      	pop	{r7, pc}

0800327e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800327e:	b580      	push	{r7, lr}
 8003280:	b086      	sub	sp, #24
 8003282:	af00      	add	r7, sp, #0
 8003284:	4603      	mov	r3, r0
 8003286:	60b9      	str	r1, [r7, #8]
 8003288:	607a      	str	r2, [r7, #4]
 800328a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800328c:	2300      	movs	r3, #0
 800328e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003290:	f7ff ff3e 	bl	8003110 <__NVIC_GetPriorityGrouping>
 8003294:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003296:	687a      	ldr	r2, [r7, #4]
 8003298:	68b9      	ldr	r1, [r7, #8]
 800329a:	6978      	ldr	r0, [r7, #20]
 800329c:	f7ff ff8e 	bl	80031bc <NVIC_EncodePriority>
 80032a0:	4602      	mov	r2, r0
 80032a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80032a6:	4611      	mov	r1, r2
 80032a8:	4618      	mov	r0, r3
 80032aa:	f7ff ff5d 	bl	8003168 <__NVIC_SetPriority>
}
 80032ae:	bf00      	nop
 80032b0:	3718      	adds	r7, #24
 80032b2:	46bd      	mov	sp, r7
 80032b4:	bd80      	pop	{r7, pc}

080032b6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80032b6:	b580      	push	{r7, lr}
 80032b8:	b082      	sub	sp, #8
 80032ba:	af00      	add	r7, sp, #0
 80032bc:	4603      	mov	r3, r0
 80032be:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80032c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032c4:	4618      	mov	r0, r3
 80032c6:	f7ff ff31 	bl	800312c <__NVIC_EnableIRQ>
}
 80032ca:	bf00      	nop
 80032cc:	3708      	adds	r7, #8
 80032ce:	46bd      	mov	sp, r7
 80032d0:	bd80      	pop	{r7, pc}

080032d2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80032d2:	b580      	push	{r7, lr}
 80032d4:	b082      	sub	sp, #8
 80032d6:	af00      	add	r7, sp, #0
 80032d8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80032da:	6878      	ldr	r0, [r7, #4]
 80032dc:	f7ff ffa2 	bl	8003224 <SysTick_Config>
 80032e0:	4603      	mov	r3, r0
}
 80032e2:	4618      	mov	r0, r3
 80032e4:	3708      	adds	r7, #8
 80032e6:	46bd      	mov	sp, r7
 80032e8:	bd80      	pop	{r7, pc}
	...

080032ec <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80032ec:	b580      	push	{r7, lr}
 80032ee:	b086      	sub	sp, #24
 80032f0:	af00      	add	r7, sp, #0
 80032f2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80032f4:	2300      	movs	r3, #0
 80032f6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80032f8:	f7ff f984 	bl	8002604 <HAL_GetTick>
 80032fc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	2b00      	cmp	r3, #0
 8003302:	d101      	bne.n	8003308 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003304:	2301      	movs	r3, #1
 8003306:	e099      	b.n	800343c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	2200      	movs	r2, #0
 800330c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	2202      	movs	r2, #2
 8003314:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	681a      	ldr	r2, [r3, #0]
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	f022 0201 	bic.w	r2, r2, #1
 8003326:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003328:	e00f      	b.n	800334a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800332a:	f7ff f96b 	bl	8002604 <HAL_GetTick>
 800332e:	4602      	mov	r2, r0
 8003330:	693b      	ldr	r3, [r7, #16]
 8003332:	1ad3      	subs	r3, r2, r3
 8003334:	2b05      	cmp	r3, #5
 8003336:	d908      	bls.n	800334a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	2220      	movs	r2, #32
 800333c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	2203      	movs	r2, #3
 8003342:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003346:	2303      	movs	r3, #3
 8003348:	e078      	b.n	800343c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	f003 0301 	and.w	r3, r3, #1
 8003354:	2b00      	cmp	r3, #0
 8003356:	d1e8      	bne.n	800332a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003360:	697a      	ldr	r2, [r7, #20]
 8003362:	4b38      	ldr	r3, [pc, #224]	; (8003444 <HAL_DMA_Init+0x158>)
 8003364:	4013      	ands	r3, r2
 8003366:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	685a      	ldr	r2, [r3, #4]
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	689b      	ldr	r3, [r3, #8]
 8003370:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003376:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	691b      	ldr	r3, [r3, #16]
 800337c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003382:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	699b      	ldr	r3, [r3, #24]
 8003388:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800338e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	6a1b      	ldr	r3, [r3, #32]
 8003394:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003396:	697a      	ldr	r2, [r7, #20]
 8003398:	4313      	orrs	r3, r2
 800339a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033a0:	2b04      	cmp	r3, #4
 80033a2:	d107      	bne.n	80033b4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033ac:	4313      	orrs	r3, r2
 80033ae:	697a      	ldr	r2, [r7, #20]
 80033b0:	4313      	orrs	r3, r2
 80033b2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	697a      	ldr	r2, [r7, #20]
 80033ba:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	695b      	ldr	r3, [r3, #20]
 80033c2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80033c4:	697b      	ldr	r3, [r7, #20]
 80033c6:	f023 0307 	bic.w	r3, r3, #7
 80033ca:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033d0:	697a      	ldr	r2, [r7, #20]
 80033d2:	4313      	orrs	r3, r2
 80033d4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033da:	2b04      	cmp	r3, #4
 80033dc:	d117      	bne.n	800340e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033e2:	697a      	ldr	r2, [r7, #20]
 80033e4:	4313      	orrs	r3, r2
 80033e6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d00e      	beq.n	800340e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80033f0:	6878      	ldr	r0, [r7, #4]
 80033f2:	f000 fb01 	bl	80039f8 <DMA_CheckFifoParam>
 80033f6:	4603      	mov	r3, r0
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d008      	beq.n	800340e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	2240      	movs	r2, #64	; 0x40
 8003400:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	2201      	movs	r2, #1
 8003406:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800340a:	2301      	movs	r3, #1
 800340c:	e016      	b.n	800343c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	697a      	ldr	r2, [r7, #20]
 8003414:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003416:	6878      	ldr	r0, [r7, #4]
 8003418:	f000 fab8 	bl	800398c <DMA_CalcBaseAndBitshift>
 800341c:	4603      	mov	r3, r0
 800341e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003424:	223f      	movs	r2, #63	; 0x3f
 8003426:	409a      	lsls	r2, r3
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	2200      	movs	r2, #0
 8003430:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	2201      	movs	r2, #1
 8003436:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800343a:	2300      	movs	r3, #0
}
 800343c:	4618      	mov	r0, r3
 800343e:	3718      	adds	r7, #24
 8003440:	46bd      	mov	sp, r7
 8003442:	bd80      	pop	{r7, pc}
 8003444:	f010803f 	.word	0xf010803f

08003448 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003448:	b580      	push	{r7, lr}
 800344a:	b086      	sub	sp, #24
 800344c:	af00      	add	r7, sp, #0
 800344e:	60f8      	str	r0, [r7, #12]
 8003450:	60b9      	str	r1, [r7, #8]
 8003452:	607a      	str	r2, [r7, #4]
 8003454:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003456:	2300      	movs	r3, #0
 8003458:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800345e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003466:	2b01      	cmp	r3, #1
 8003468:	d101      	bne.n	800346e <HAL_DMA_Start_IT+0x26>
 800346a:	2302      	movs	r3, #2
 800346c:	e040      	b.n	80034f0 <HAL_DMA_Start_IT+0xa8>
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	2201      	movs	r2, #1
 8003472:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800347c:	b2db      	uxtb	r3, r3
 800347e:	2b01      	cmp	r3, #1
 8003480:	d12f      	bne.n	80034e2 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	2202      	movs	r2, #2
 8003486:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	2200      	movs	r2, #0
 800348e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003490:	683b      	ldr	r3, [r7, #0]
 8003492:	687a      	ldr	r2, [r7, #4]
 8003494:	68b9      	ldr	r1, [r7, #8]
 8003496:	68f8      	ldr	r0, [r7, #12]
 8003498:	f000 fa4a 	bl	8003930 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80034a0:	223f      	movs	r2, #63	; 0x3f
 80034a2:	409a      	lsls	r2, r3
 80034a4:	693b      	ldr	r3, [r7, #16]
 80034a6:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	681a      	ldr	r2, [r3, #0]
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	f042 0216 	orr.w	r2, r2, #22
 80034b6:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d007      	beq.n	80034d0 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	681a      	ldr	r2, [r3, #0]
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	f042 0208 	orr.w	r2, r2, #8
 80034ce:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	681a      	ldr	r2, [r3, #0]
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	f042 0201 	orr.w	r2, r2, #1
 80034de:	601a      	str	r2, [r3, #0]
 80034e0:	e005      	b.n	80034ee <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	2200      	movs	r2, #0
 80034e6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80034ea:	2302      	movs	r3, #2
 80034ec:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80034ee:	7dfb      	ldrb	r3, [r7, #23]
}
 80034f0:	4618      	mov	r0, r3
 80034f2:	3718      	adds	r7, #24
 80034f4:	46bd      	mov	sp, r7
 80034f6:	bd80      	pop	{r7, pc}

080034f8 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80034f8:	b580      	push	{r7, lr}
 80034fa:	b084      	sub	sp, #16
 80034fc:	af00      	add	r7, sp, #0
 80034fe:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003504:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003506:	f7ff f87d 	bl	8002604 <HAL_GetTick>
 800350a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003512:	b2db      	uxtb	r3, r3
 8003514:	2b02      	cmp	r3, #2
 8003516:	d008      	beq.n	800352a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	2280      	movs	r2, #128	; 0x80
 800351c:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	2200      	movs	r2, #0
 8003522:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8003526:	2301      	movs	r3, #1
 8003528:	e052      	b.n	80035d0 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	681a      	ldr	r2, [r3, #0]
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	f022 0216 	bic.w	r2, r2, #22
 8003538:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	695a      	ldr	r2, [r3, #20]
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003548:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800354e:	2b00      	cmp	r3, #0
 8003550:	d103      	bne.n	800355a <HAL_DMA_Abort+0x62>
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003556:	2b00      	cmp	r3, #0
 8003558:	d007      	beq.n	800356a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	681a      	ldr	r2, [r3, #0]
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	f022 0208 	bic.w	r2, r2, #8
 8003568:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	681a      	ldr	r2, [r3, #0]
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	f022 0201 	bic.w	r2, r2, #1
 8003578:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800357a:	e013      	b.n	80035a4 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800357c:	f7ff f842 	bl	8002604 <HAL_GetTick>
 8003580:	4602      	mov	r2, r0
 8003582:	68bb      	ldr	r3, [r7, #8]
 8003584:	1ad3      	subs	r3, r2, r3
 8003586:	2b05      	cmp	r3, #5
 8003588:	d90c      	bls.n	80035a4 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	2220      	movs	r2, #32
 800358e:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	2200      	movs	r2, #0
 8003594:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	2203      	movs	r2, #3
 800359c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 80035a0:	2303      	movs	r3, #3
 80035a2:	e015      	b.n	80035d0 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	f003 0301 	and.w	r3, r3, #1
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d1e4      	bne.n	800357c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80035b6:	223f      	movs	r2, #63	; 0x3f
 80035b8:	409a      	lsls	r2, r3
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	2200      	movs	r2, #0
 80035c2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	2201      	movs	r2, #1
 80035ca:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 80035ce:	2300      	movs	r3, #0
}
 80035d0:	4618      	mov	r0, r3
 80035d2:	3710      	adds	r7, #16
 80035d4:	46bd      	mov	sp, r7
 80035d6:	bd80      	pop	{r7, pc}

080035d8 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80035d8:	b480      	push	{r7}
 80035da:	b083      	sub	sp, #12
 80035dc:	af00      	add	r7, sp, #0
 80035de:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80035e6:	b2db      	uxtb	r3, r3
 80035e8:	2b02      	cmp	r3, #2
 80035ea:	d004      	beq.n	80035f6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	2280      	movs	r2, #128	; 0x80
 80035f0:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80035f2:	2301      	movs	r3, #1
 80035f4:	e00c      	b.n	8003610 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	2205      	movs	r2, #5
 80035fa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	681a      	ldr	r2, [r3, #0]
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	f022 0201 	bic.w	r2, r2, #1
 800360c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800360e:	2300      	movs	r3, #0
}
 8003610:	4618      	mov	r0, r3
 8003612:	370c      	adds	r7, #12
 8003614:	46bd      	mov	sp, r7
 8003616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800361a:	4770      	bx	lr

0800361c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800361c:	b580      	push	{r7, lr}
 800361e:	b086      	sub	sp, #24
 8003620:	af00      	add	r7, sp, #0
 8003622:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003624:	2300      	movs	r3, #0
 8003626:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003628:	4b92      	ldr	r3, [pc, #584]	; (8003874 <HAL_DMA_IRQHandler+0x258>)
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	4a92      	ldr	r2, [pc, #584]	; (8003878 <HAL_DMA_IRQHandler+0x25c>)
 800362e:	fba2 2303 	umull	r2, r3, r2, r3
 8003632:	0a9b      	lsrs	r3, r3, #10
 8003634:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800363a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800363c:	693b      	ldr	r3, [r7, #16]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003646:	2208      	movs	r2, #8
 8003648:	409a      	lsls	r2, r3
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	4013      	ands	r3, r2
 800364e:	2b00      	cmp	r3, #0
 8003650:	d01a      	beq.n	8003688 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	f003 0304 	and.w	r3, r3, #4
 800365c:	2b00      	cmp	r3, #0
 800365e:	d013      	beq.n	8003688 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	681a      	ldr	r2, [r3, #0]
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	f022 0204 	bic.w	r2, r2, #4
 800366e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003674:	2208      	movs	r2, #8
 8003676:	409a      	lsls	r2, r3
 8003678:	693b      	ldr	r3, [r7, #16]
 800367a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003680:	f043 0201 	orr.w	r2, r3, #1
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800368c:	2201      	movs	r2, #1
 800368e:	409a      	lsls	r2, r3
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	4013      	ands	r3, r2
 8003694:	2b00      	cmp	r3, #0
 8003696:	d012      	beq.n	80036be <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	695b      	ldr	r3, [r3, #20]
 800369e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d00b      	beq.n	80036be <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036aa:	2201      	movs	r2, #1
 80036ac:	409a      	lsls	r2, r3
 80036ae:	693b      	ldr	r3, [r7, #16]
 80036b0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80036b6:	f043 0202 	orr.w	r2, r3, #2
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036c2:	2204      	movs	r2, #4
 80036c4:	409a      	lsls	r2, r3
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	4013      	ands	r3, r2
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d012      	beq.n	80036f4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	f003 0302 	and.w	r3, r3, #2
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d00b      	beq.n	80036f4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036e0:	2204      	movs	r2, #4
 80036e2:	409a      	lsls	r2, r3
 80036e4:	693b      	ldr	r3, [r7, #16]
 80036e6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80036ec:	f043 0204 	orr.w	r2, r3, #4
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036f8:	2210      	movs	r2, #16
 80036fa:	409a      	lsls	r2, r3
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	4013      	ands	r3, r2
 8003700:	2b00      	cmp	r3, #0
 8003702:	d043      	beq.n	800378c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	f003 0308 	and.w	r3, r3, #8
 800370e:	2b00      	cmp	r3, #0
 8003710:	d03c      	beq.n	800378c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003716:	2210      	movs	r2, #16
 8003718:	409a      	lsls	r2, r3
 800371a:	693b      	ldr	r3, [r7, #16]
 800371c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003728:	2b00      	cmp	r3, #0
 800372a:	d018      	beq.n	800375e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003736:	2b00      	cmp	r3, #0
 8003738:	d108      	bne.n	800374c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800373e:	2b00      	cmp	r3, #0
 8003740:	d024      	beq.n	800378c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003746:	6878      	ldr	r0, [r7, #4]
 8003748:	4798      	blx	r3
 800374a:	e01f      	b.n	800378c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003750:	2b00      	cmp	r3, #0
 8003752:	d01b      	beq.n	800378c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003758:	6878      	ldr	r0, [r7, #4]
 800375a:	4798      	blx	r3
 800375c:	e016      	b.n	800378c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003768:	2b00      	cmp	r3, #0
 800376a:	d107      	bne.n	800377c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	681a      	ldr	r2, [r3, #0]
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	f022 0208 	bic.w	r2, r2, #8
 800377a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003780:	2b00      	cmp	r3, #0
 8003782:	d003      	beq.n	800378c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003788:	6878      	ldr	r0, [r7, #4]
 800378a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003790:	2220      	movs	r2, #32
 8003792:	409a      	lsls	r2, r3
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	4013      	ands	r3, r2
 8003798:	2b00      	cmp	r3, #0
 800379a:	f000 808e 	beq.w	80038ba <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	f003 0310 	and.w	r3, r3, #16
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	f000 8086 	beq.w	80038ba <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80037b2:	2220      	movs	r2, #32
 80037b4:	409a      	lsls	r2, r3
 80037b6:	693b      	ldr	r3, [r7, #16]
 80037b8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80037c0:	b2db      	uxtb	r3, r3
 80037c2:	2b05      	cmp	r3, #5
 80037c4:	d136      	bne.n	8003834 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	681a      	ldr	r2, [r3, #0]
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	f022 0216 	bic.w	r2, r2, #22
 80037d4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	695a      	ldr	r2, [r3, #20]
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80037e4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d103      	bne.n	80037f6 <HAL_DMA_IRQHandler+0x1da>
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d007      	beq.n	8003806 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	681a      	ldr	r2, [r3, #0]
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	f022 0208 	bic.w	r2, r2, #8
 8003804:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800380a:	223f      	movs	r2, #63	; 0x3f
 800380c:	409a      	lsls	r2, r3
 800380e:	693b      	ldr	r3, [r7, #16]
 8003810:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	2200      	movs	r2, #0
 8003816:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	2201      	movs	r2, #1
 800381e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003826:	2b00      	cmp	r3, #0
 8003828:	d07d      	beq.n	8003926 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800382e:	6878      	ldr	r0, [r7, #4]
 8003830:	4798      	blx	r3
        }
        return;
 8003832:	e078      	b.n	8003926 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800383e:	2b00      	cmp	r3, #0
 8003840:	d01c      	beq.n	800387c <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800384c:	2b00      	cmp	r3, #0
 800384e:	d108      	bne.n	8003862 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003854:	2b00      	cmp	r3, #0
 8003856:	d030      	beq.n	80038ba <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800385c:	6878      	ldr	r0, [r7, #4]
 800385e:	4798      	blx	r3
 8003860:	e02b      	b.n	80038ba <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003866:	2b00      	cmp	r3, #0
 8003868:	d027      	beq.n	80038ba <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800386e:	6878      	ldr	r0, [r7, #4]
 8003870:	4798      	blx	r3
 8003872:	e022      	b.n	80038ba <HAL_DMA_IRQHandler+0x29e>
 8003874:	20000004 	.word	0x20000004
 8003878:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003886:	2b00      	cmp	r3, #0
 8003888:	d10f      	bne.n	80038aa <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	681a      	ldr	r2, [r3, #0]
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	f022 0210 	bic.w	r2, r2, #16
 8003898:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	2200      	movs	r2, #0
 800389e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	2201      	movs	r2, #1
 80038a6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d003      	beq.n	80038ba <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80038b6:	6878      	ldr	r0, [r7, #4]
 80038b8:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d032      	beq.n	8003928 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80038c6:	f003 0301 	and.w	r3, r3, #1
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d022      	beq.n	8003914 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	2205      	movs	r2, #5
 80038d2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	681a      	ldr	r2, [r3, #0]
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	f022 0201 	bic.w	r2, r2, #1
 80038e4:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80038e6:	68bb      	ldr	r3, [r7, #8]
 80038e8:	3301      	adds	r3, #1
 80038ea:	60bb      	str	r3, [r7, #8]
 80038ec:	697a      	ldr	r2, [r7, #20]
 80038ee:	429a      	cmp	r2, r3
 80038f0:	d307      	bcc.n	8003902 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	f003 0301 	and.w	r3, r3, #1
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d1f2      	bne.n	80038e6 <HAL_DMA_IRQHandler+0x2ca>
 8003900:	e000      	b.n	8003904 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8003902:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	2200      	movs	r2, #0
 8003908:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	2201      	movs	r2, #1
 8003910:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003918:	2b00      	cmp	r3, #0
 800391a:	d005      	beq.n	8003928 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003920:	6878      	ldr	r0, [r7, #4]
 8003922:	4798      	blx	r3
 8003924:	e000      	b.n	8003928 <HAL_DMA_IRQHandler+0x30c>
        return;
 8003926:	bf00      	nop
    }
  }
}
 8003928:	3718      	adds	r7, #24
 800392a:	46bd      	mov	sp, r7
 800392c:	bd80      	pop	{r7, pc}
 800392e:	bf00      	nop

08003930 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003930:	b480      	push	{r7}
 8003932:	b085      	sub	sp, #20
 8003934:	af00      	add	r7, sp, #0
 8003936:	60f8      	str	r0, [r7, #12]
 8003938:	60b9      	str	r1, [r7, #8]
 800393a:	607a      	str	r2, [r7, #4]
 800393c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	681a      	ldr	r2, [r3, #0]
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800394c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	683a      	ldr	r2, [r7, #0]
 8003954:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	689b      	ldr	r3, [r3, #8]
 800395a:	2b40      	cmp	r3, #64	; 0x40
 800395c:	d108      	bne.n	8003970 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	687a      	ldr	r2, [r7, #4]
 8003964:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	68ba      	ldr	r2, [r7, #8]
 800396c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800396e:	e007      	b.n	8003980 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	68ba      	ldr	r2, [r7, #8]
 8003976:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	687a      	ldr	r2, [r7, #4]
 800397e:	60da      	str	r2, [r3, #12]
}
 8003980:	bf00      	nop
 8003982:	3714      	adds	r7, #20
 8003984:	46bd      	mov	sp, r7
 8003986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800398a:	4770      	bx	lr

0800398c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800398c:	b480      	push	{r7}
 800398e:	b085      	sub	sp, #20
 8003990:	af00      	add	r7, sp, #0
 8003992:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	b2db      	uxtb	r3, r3
 800399a:	3b10      	subs	r3, #16
 800399c:	4a14      	ldr	r2, [pc, #80]	; (80039f0 <DMA_CalcBaseAndBitshift+0x64>)
 800399e:	fba2 2303 	umull	r2, r3, r2, r3
 80039a2:	091b      	lsrs	r3, r3, #4
 80039a4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80039a6:	4a13      	ldr	r2, [pc, #76]	; (80039f4 <DMA_CalcBaseAndBitshift+0x68>)
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	4413      	add	r3, r2
 80039ac:	781b      	ldrb	r3, [r3, #0]
 80039ae:	461a      	mov	r2, r3
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	2b03      	cmp	r3, #3
 80039b8:	d909      	bls.n	80039ce <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80039c2:	f023 0303 	bic.w	r3, r3, #3
 80039c6:	1d1a      	adds	r2, r3, #4
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	659a      	str	r2, [r3, #88]	; 0x58
 80039cc:	e007      	b.n	80039de <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80039d6:	f023 0303 	bic.w	r3, r3, #3
 80039da:	687a      	ldr	r2, [r7, #4]
 80039dc:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80039e2:	4618      	mov	r0, r3
 80039e4:	3714      	adds	r7, #20
 80039e6:	46bd      	mov	sp, r7
 80039e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ec:	4770      	bx	lr
 80039ee:	bf00      	nop
 80039f0:	aaaaaaab 	.word	0xaaaaaaab
 80039f4:	0800a56c 	.word	0x0800a56c

080039f8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80039f8:	b480      	push	{r7}
 80039fa:	b085      	sub	sp, #20
 80039fc:	af00      	add	r7, sp, #0
 80039fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003a00:	2300      	movs	r3, #0
 8003a02:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a08:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	699b      	ldr	r3, [r3, #24]
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d11f      	bne.n	8003a52 <DMA_CheckFifoParam+0x5a>
 8003a12:	68bb      	ldr	r3, [r7, #8]
 8003a14:	2b03      	cmp	r3, #3
 8003a16:	d856      	bhi.n	8003ac6 <DMA_CheckFifoParam+0xce>
 8003a18:	a201      	add	r2, pc, #4	; (adr r2, 8003a20 <DMA_CheckFifoParam+0x28>)
 8003a1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a1e:	bf00      	nop
 8003a20:	08003a31 	.word	0x08003a31
 8003a24:	08003a43 	.word	0x08003a43
 8003a28:	08003a31 	.word	0x08003a31
 8003a2c:	08003ac7 	.word	0x08003ac7
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a34:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d046      	beq.n	8003aca <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003a3c:	2301      	movs	r3, #1
 8003a3e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003a40:	e043      	b.n	8003aca <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a46:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003a4a:	d140      	bne.n	8003ace <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003a4c:	2301      	movs	r3, #1
 8003a4e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003a50:	e03d      	b.n	8003ace <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	699b      	ldr	r3, [r3, #24]
 8003a56:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003a5a:	d121      	bne.n	8003aa0 <DMA_CheckFifoParam+0xa8>
 8003a5c:	68bb      	ldr	r3, [r7, #8]
 8003a5e:	2b03      	cmp	r3, #3
 8003a60:	d837      	bhi.n	8003ad2 <DMA_CheckFifoParam+0xda>
 8003a62:	a201      	add	r2, pc, #4	; (adr r2, 8003a68 <DMA_CheckFifoParam+0x70>)
 8003a64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a68:	08003a79 	.word	0x08003a79
 8003a6c:	08003a7f 	.word	0x08003a7f
 8003a70:	08003a79 	.word	0x08003a79
 8003a74:	08003a91 	.word	0x08003a91
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003a78:	2301      	movs	r3, #1
 8003a7a:	73fb      	strb	r3, [r7, #15]
      break;
 8003a7c:	e030      	b.n	8003ae0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a82:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d025      	beq.n	8003ad6 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003a8a:	2301      	movs	r3, #1
 8003a8c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003a8e:	e022      	b.n	8003ad6 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a94:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003a98:	d11f      	bne.n	8003ada <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003a9a:	2301      	movs	r3, #1
 8003a9c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003a9e:	e01c      	b.n	8003ada <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003aa0:	68bb      	ldr	r3, [r7, #8]
 8003aa2:	2b02      	cmp	r3, #2
 8003aa4:	d903      	bls.n	8003aae <DMA_CheckFifoParam+0xb6>
 8003aa6:	68bb      	ldr	r3, [r7, #8]
 8003aa8:	2b03      	cmp	r3, #3
 8003aaa:	d003      	beq.n	8003ab4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003aac:	e018      	b.n	8003ae0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003aae:	2301      	movs	r3, #1
 8003ab0:	73fb      	strb	r3, [r7, #15]
      break;
 8003ab2:	e015      	b.n	8003ae0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ab8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d00e      	beq.n	8003ade <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003ac0:	2301      	movs	r3, #1
 8003ac2:	73fb      	strb	r3, [r7, #15]
      break;
 8003ac4:	e00b      	b.n	8003ade <DMA_CheckFifoParam+0xe6>
      break;
 8003ac6:	bf00      	nop
 8003ac8:	e00a      	b.n	8003ae0 <DMA_CheckFifoParam+0xe8>
      break;
 8003aca:	bf00      	nop
 8003acc:	e008      	b.n	8003ae0 <DMA_CheckFifoParam+0xe8>
      break;
 8003ace:	bf00      	nop
 8003ad0:	e006      	b.n	8003ae0 <DMA_CheckFifoParam+0xe8>
      break;
 8003ad2:	bf00      	nop
 8003ad4:	e004      	b.n	8003ae0 <DMA_CheckFifoParam+0xe8>
      break;
 8003ad6:	bf00      	nop
 8003ad8:	e002      	b.n	8003ae0 <DMA_CheckFifoParam+0xe8>
      break;   
 8003ada:	bf00      	nop
 8003adc:	e000      	b.n	8003ae0 <DMA_CheckFifoParam+0xe8>
      break;
 8003ade:	bf00      	nop
    }
  } 
  
  return status; 
 8003ae0:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ae2:	4618      	mov	r0, r3
 8003ae4:	3714      	adds	r7, #20
 8003ae6:	46bd      	mov	sp, r7
 8003ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aec:	4770      	bx	lr
 8003aee:	bf00      	nop

08003af0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003af0:	b480      	push	{r7}
 8003af2:	b089      	sub	sp, #36	; 0x24
 8003af4:	af00      	add	r7, sp, #0
 8003af6:	6078      	str	r0, [r7, #4]
 8003af8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003afa:	2300      	movs	r3, #0
 8003afc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003afe:	2300      	movs	r3, #0
 8003b00:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003b02:	2300      	movs	r3, #0
 8003b04:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003b06:	2300      	movs	r3, #0
 8003b08:	61fb      	str	r3, [r7, #28]
 8003b0a:	e159      	b.n	8003dc0 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003b0c:	2201      	movs	r2, #1
 8003b0e:	69fb      	ldr	r3, [r7, #28]
 8003b10:	fa02 f303 	lsl.w	r3, r2, r3
 8003b14:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003b16:	683b      	ldr	r3, [r7, #0]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	697a      	ldr	r2, [r7, #20]
 8003b1c:	4013      	ands	r3, r2
 8003b1e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003b20:	693a      	ldr	r2, [r7, #16]
 8003b22:	697b      	ldr	r3, [r7, #20]
 8003b24:	429a      	cmp	r2, r3
 8003b26:	f040 8148 	bne.w	8003dba <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003b2a:	683b      	ldr	r3, [r7, #0]
 8003b2c:	685b      	ldr	r3, [r3, #4]
 8003b2e:	f003 0303 	and.w	r3, r3, #3
 8003b32:	2b01      	cmp	r3, #1
 8003b34:	d005      	beq.n	8003b42 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003b36:	683b      	ldr	r3, [r7, #0]
 8003b38:	685b      	ldr	r3, [r3, #4]
 8003b3a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003b3e:	2b02      	cmp	r3, #2
 8003b40:	d130      	bne.n	8003ba4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	689b      	ldr	r3, [r3, #8]
 8003b46:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003b48:	69fb      	ldr	r3, [r7, #28]
 8003b4a:	005b      	lsls	r3, r3, #1
 8003b4c:	2203      	movs	r2, #3
 8003b4e:	fa02 f303 	lsl.w	r3, r2, r3
 8003b52:	43db      	mvns	r3, r3
 8003b54:	69ba      	ldr	r2, [r7, #24]
 8003b56:	4013      	ands	r3, r2
 8003b58:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003b5a:	683b      	ldr	r3, [r7, #0]
 8003b5c:	68da      	ldr	r2, [r3, #12]
 8003b5e:	69fb      	ldr	r3, [r7, #28]
 8003b60:	005b      	lsls	r3, r3, #1
 8003b62:	fa02 f303 	lsl.w	r3, r2, r3
 8003b66:	69ba      	ldr	r2, [r7, #24]
 8003b68:	4313      	orrs	r3, r2
 8003b6a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	69ba      	ldr	r2, [r7, #24]
 8003b70:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	685b      	ldr	r3, [r3, #4]
 8003b76:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003b78:	2201      	movs	r2, #1
 8003b7a:	69fb      	ldr	r3, [r7, #28]
 8003b7c:	fa02 f303 	lsl.w	r3, r2, r3
 8003b80:	43db      	mvns	r3, r3
 8003b82:	69ba      	ldr	r2, [r7, #24]
 8003b84:	4013      	ands	r3, r2
 8003b86:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8003b88:	683b      	ldr	r3, [r7, #0]
 8003b8a:	685b      	ldr	r3, [r3, #4]
 8003b8c:	091b      	lsrs	r3, r3, #4
 8003b8e:	f003 0201 	and.w	r2, r3, #1
 8003b92:	69fb      	ldr	r3, [r7, #28]
 8003b94:	fa02 f303 	lsl.w	r3, r2, r3
 8003b98:	69ba      	ldr	r2, [r7, #24]
 8003b9a:	4313      	orrs	r3, r2
 8003b9c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	69ba      	ldr	r2, [r7, #24]
 8003ba2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003ba4:	683b      	ldr	r3, [r7, #0]
 8003ba6:	685b      	ldr	r3, [r3, #4]
 8003ba8:	f003 0303 	and.w	r3, r3, #3
 8003bac:	2b03      	cmp	r3, #3
 8003bae:	d017      	beq.n	8003be0 <HAL_GPIO_Init+0xf0>
      {
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	68db      	ldr	r3, [r3, #12]
 8003bb4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003bb6:	69fb      	ldr	r3, [r7, #28]
 8003bb8:	005b      	lsls	r3, r3, #1
 8003bba:	2203      	movs	r2, #3
 8003bbc:	fa02 f303 	lsl.w	r3, r2, r3
 8003bc0:	43db      	mvns	r3, r3
 8003bc2:	69ba      	ldr	r2, [r7, #24]
 8003bc4:	4013      	ands	r3, r2
 8003bc6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003bc8:	683b      	ldr	r3, [r7, #0]
 8003bca:	689a      	ldr	r2, [r3, #8]
 8003bcc:	69fb      	ldr	r3, [r7, #28]
 8003bce:	005b      	lsls	r3, r3, #1
 8003bd0:	fa02 f303 	lsl.w	r3, r2, r3
 8003bd4:	69ba      	ldr	r2, [r7, #24]
 8003bd6:	4313      	orrs	r3, r2
 8003bd8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	69ba      	ldr	r2, [r7, #24]
 8003bde:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003be0:	683b      	ldr	r3, [r7, #0]
 8003be2:	685b      	ldr	r3, [r3, #4]
 8003be4:	f003 0303 	and.w	r3, r3, #3
 8003be8:	2b02      	cmp	r3, #2
 8003bea:	d123      	bne.n	8003c34 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003bec:	69fb      	ldr	r3, [r7, #28]
 8003bee:	08da      	lsrs	r2, r3, #3
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	3208      	adds	r2, #8
 8003bf4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003bf8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003bfa:	69fb      	ldr	r3, [r7, #28]
 8003bfc:	f003 0307 	and.w	r3, r3, #7
 8003c00:	009b      	lsls	r3, r3, #2
 8003c02:	220f      	movs	r2, #15
 8003c04:	fa02 f303 	lsl.w	r3, r2, r3
 8003c08:	43db      	mvns	r3, r3
 8003c0a:	69ba      	ldr	r2, [r7, #24]
 8003c0c:	4013      	ands	r3, r2
 8003c0e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003c10:	683b      	ldr	r3, [r7, #0]
 8003c12:	691a      	ldr	r2, [r3, #16]
 8003c14:	69fb      	ldr	r3, [r7, #28]
 8003c16:	f003 0307 	and.w	r3, r3, #7
 8003c1a:	009b      	lsls	r3, r3, #2
 8003c1c:	fa02 f303 	lsl.w	r3, r2, r3
 8003c20:	69ba      	ldr	r2, [r7, #24]
 8003c22:	4313      	orrs	r3, r2
 8003c24:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003c26:	69fb      	ldr	r3, [r7, #28]
 8003c28:	08da      	lsrs	r2, r3, #3
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	3208      	adds	r2, #8
 8003c2e:	69b9      	ldr	r1, [r7, #24]
 8003c30:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003c3a:	69fb      	ldr	r3, [r7, #28]
 8003c3c:	005b      	lsls	r3, r3, #1
 8003c3e:	2203      	movs	r2, #3
 8003c40:	fa02 f303 	lsl.w	r3, r2, r3
 8003c44:	43db      	mvns	r3, r3
 8003c46:	69ba      	ldr	r2, [r7, #24]
 8003c48:	4013      	ands	r3, r2
 8003c4a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003c4c:	683b      	ldr	r3, [r7, #0]
 8003c4e:	685b      	ldr	r3, [r3, #4]
 8003c50:	f003 0203 	and.w	r2, r3, #3
 8003c54:	69fb      	ldr	r3, [r7, #28]
 8003c56:	005b      	lsls	r3, r3, #1
 8003c58:	fa02 f303 	lsl.w	r3, r2, r3
 8003c5c:	69ba      	ldr	r2, [r7, #24]
 8003c5e:	4313      	orrs	r3, r2
 8003c60:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	69ba      	ldr	r2, [r7, #24]
 8003c66:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003c68:	683b      	ldr	r3, [r7, #0]
 8003c6a:	685b      	ldr	r3, [r3, #4]
 8003c6c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	f000 80a2 	beq.w	8003dba <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003c76:	2300      	movs	r3, #0
 8003c78:	60fb      	str	r3, [r7, #12]
 8003c7a:	4b57      	ldr	r3, [pc, #348]	; (8003dd8 <HAL_GPIO_Init+0x2e8>)
 8003c7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c7e:	4a56      	ldr	r2, [pc, #344]	; (8003dd8 <HAL_GPIO_Init+0x2e8>)
 8003c80:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003c84:	6453      	str	r3, [r2, #68]	; 0x44
 8003c86:	4b54      	ldr	r3, [pc, #336]	; (8003dd8 <HAL_GPIO_Init+0x2e8>)
 8003c88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c8a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003c8e:	60fb      	str	r3, [r7, #12]
 8003c90:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003c92:	4a52      	ldr	r2, [pc, #328]	; (8003ddc <HAL_GPIO_Init+0x2ec>)
 8003c94:	69fb      	ldr	r3, [r7, #28]
 8003c96:	089b      	lsrs	r3, r3, #2
 8003c98:	3302      	adds	r3, #2
 8003c9a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c9e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003ca0:	69fb      	ldr	r3, [r7, #28]
 8003ca2:	f003 0303 	and.w	r3, r3, #3
 8003ca6:	009b      	lsls	r3, r3, #2
 8003ca8:	220f      	movs	r2, #15
 8003caa:	fa02 f303 	lsl.w	r3, r2, r3
 8003cae:	43db      	mvns	r3, r3
 8003cb0:	69ba      	ldr	r2, [r7, #24]
 8003cb2:	4013      	ands	r3, r2
 8003cb4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	4a49      	ldr	r2, [pc, #292]	; (8003de0 <HAL_GPIO_Init+0x2f0>)
 8003cba:	4293      	cmp	r3, r2
 8003cbc:	d019      	beq.n	8003cf2 <HAL_GPIO_Init+0x202>
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	4a48      	ldr	r2, [pc, #288]	; (8003de4 <HAL_GPIO_Init+0x2f4>)
 8003cc2:	4293      	cmp	r3, r2
 8003cc4:	d013      	beq.n	8003cee <HAL_GPIO_Init+0x1fe>
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	4a47      	ldr	r2, [pc, #284]	; (8003de8 <HAL_GPIO_Init+0x2f8>)
 8003cca:	4293      	cmp	r3, r2
 8003ccc:	d00d      	beq.n	8003cea <HAL_GPIO_Init+0x1fa>
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	4a46      	ldr	r2, [pc, #280]	; (8003dec <HAL_GPIO_Init+0x2fc>)
 8003cd2:	4293      	cmp	r3, r2
 8003cd4:	d007      	beq.n	8003ce6 <HAL_GPIO_Init+0x1f6>
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	4a45      	ldr	r2, [pc, #276]	; (8003df0 <HAL_GPIO_Init+0x300>)
 8003cda:	4293      	cmp	r3, r2
 8003cdc:	d101      	bne.n	8003ce2 <HAL_GPIO_Init+0x1f2>
 8003cde:	2304      	movs	r3, #4
 8003ce0:	e008      	b.n	8003cf4 <HAL_GPIO_Init+0x204>
 8003ce2:	2307      	movs	r3, #7
 8003ce4:	e006      	b.n	8003cf4 <HAL_GPIO_Init+0x204>
 8003ce6:	2303      	movs	r3, #3
 8003ce8:	e004      	b.n	8003cf4 <HAL_GPIO_Init+0x204>
 8003cea:	2302      	movs	r3, #2
 8003cec:	e002      	b.n	8003cf4 <HAL_GPIO_Init+0x204>
 8003cee:	2301      	movs	r3, #1
 8003cf0:	e000      	b.n	8003cf4 <HAL_GPIO_Init+0x204>
 8003cf2:	2300      	movs	r3, #0
 8003cf4:	69fa      	ldr	r2, [r7, #28]
 8003cf6:	f002 0203 	and.w	r2, r2, #3
 8003cfa:	0092      	lsls	r2, r2, #2
 8003cfc:	4093      	lsls	r3, r2
 8003cfe:	69ba      	ldr	r2, [r7, #24]
 8003d00:	4313      	orrs	r3, r2
 8003d02:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003d04:	4935      	ldr	r1, [pc, #212]	; (8003ddc <HAL_GPIO_Init+0x2ec>)
 8003d06:	69fb      	ldr	r3, [r7, #28]
 8003d08:	089b      	lsrs	r3, r3, #2
 8003d0a:	3302      	adds	r3, #2
 8003d0c:	69ba      	ldr	r2, [r7, #24]
 8003d0e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003d12:	4b38      	ldr	r3, [pc, #224]	; (8003df4 <HAL_GPIO_Init+0x304>)
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003d18:	693b      	ldr	r3, [r7, #16]
 8003d1a:	43db      	mvns	r3, r3
 8003d1c:	69ba      	ldr	r2, [r7, #24]
 8003d1e:	4013      	ands	r3, r2
 8003d20:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003d22:	683b      	ldr	r3, [r7, #0]
 8003d24:	685b      	ldr	r3, [r3, #4]
 8003d26:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d003      	beq.n	8003d36 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8003d2e:	69ba      	ldr	r2, [r7, #24]
 8003d30:	693b      	ldr	r3, [r7, #16]
 8003d32:	4313      	orrs	r3, r2
 8003d34:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003d36:	4a2f      	ldr	r2, [pc, #188]	; (8003df4 <HAL_GPIO_Init+0x304>)
 8003d38:	69bb      	ldr	r3, [r7, #24]
 8003d3a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003d3c:	4b2d      	ldr	r3, [pc, #180]	; (8003df4 <HAL_GPIO_Init+0x304>)
 8003d3e:	685b      	ldr	r3, [r3, #4]
 8003d40:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003d42:	693b      	ldr	r3, [r7, #16]
 8003d44:	43db      	mvns	r3, r3
 8003d46:	69ba      	ldr	r2, [r7, #24]
 8003d48:	4013      	ands	r3, r2
 8003d4a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003d4c:	683b      	ldr	r3, [r7, #0]
 8003d4e:	685b      	ldr	r3, [r3, #4]
 8003d50:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d003      	beq.n	8003d60 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003d58:	69ba      	ldr	r2, [r7, #24]
 8003d5a:	693b      	ldr	r3, [r7, #16]
 8003d5c:	4313      	orrs	r3, r2
 8003d5e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003d60:	4a24      	ldr	r2, [pc, #144]	; (8003df4 <HAL_GPIO_Init+0x304>)
 8003d62:	69bb      	ldr	r3, [r7, #24]
 8003d64:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003d66:	4b23      	ldr	r3, [pc, #140]	; (8003df4 <HAL_GPIO_Init+0x304>)
 8003d68:	689b      	ldr	r3, [r3, #8]
 8003d6a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003d6c:	693b      	ldr	r3, [r7, #16]
 8003d6e:	43db      	mvns	r3, r3
 8003d70:	69ba      	ldr	r2, [r7, #24]
 8003d72:	4013      	ands	r3, r2
 8003d74:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003d76:	683b      	ldr	r3, [r7, #0]
 8003d78:	685b      	ldr	r3, [r3, #4]
 8003d7a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d003      	beq.n	8003d8a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003d82:	69ba      	ldr	r2, [r7, #24]
 8003d84:	693b      	ldr	r3, [r7, #16]
 8003d86:	4313      	orrs	r3, r2
 8003d88:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003d8a:	4a1a      	ldr	r2, [pc, #104]	; (8003df4 <HAL_GPIO_Init+0x304>)
 8003d8c:	69bb      	ldr	r3, [r7, #24]
 8003d8e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003d90:	4b18      	ldr	r3, [pc, #96]	; (8003df4 <HAL_GPIO_Init+0x304>)
 8003d92:	68db      	ldr	r3, [r3, #12]
 8003d94:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003d96:	693b      	ldr	r3, [r7, #16]
 8003d98:	43db      	mvns	r3, r3
 8003d9a:	69ba      	ldr	r2, [r7, #24]
 8003d9c:	4013      	ands	r3, r2
 8003d9e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003da0:	683b      	ldr	r3, [r7, #0]
 8003da2:	685b      	ldr	r3, [r3, #4]
 8003da4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d003      	beq.n	8003db4 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003dac:	69ba      	ldr	r2, [r7, #24]
 8003dae:	693b      	ldr	r3, [r7, #16]
 8003db0:	4313      	orrs	r3, r2
 8003db2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003db4:	4a0f      	ldr	r2, [pc, #60]	; (8003df4 <HAL_GPIO_Init+0x304>)
 8003db6:	69bb      	ldr	r3, [r7, #24]
 8003db8:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003dba:	69fb      	ldr	r3, [r7, #28]
 8003dbc:	3301      	adds	r3, #1
 8003dbe:	61fb      	str	r3, [r7, #28]
 8003dc0:	69fb      	ldr	r3, [r7, #28]
 8003dc2:	2b0f      	cmp	r3, #15
 8003dc4:	f67f aea2 	bls.w	8003b0c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003dc8:	bf00      	nop
 8003dca:	bf00      	nop
 8003dcc:	3724      	adds	r7, #36	; 0x24
 8003dce:	46bd      	mov	sp, r7
 8003dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dd4:	4770      	bx	lr
 8003dd6:	bf00      	nop
 8003dd8:	40023800 	.word	0x40023800
 8003ddc:	40013800 	.word	0x40013800
 8003de0:	40020000 	.word	0x40020000
 8003de4:	40020400 	.word	0x40020400
 8003de8:	40020800 	.word	0x40020800
 8003dec:	40020c00 	.word	0x40020c00
 8003df0:	40021000 	.word	0x40021000
 8003df4:	40013c00 	.word	0x40013c00

08003df8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003df8:	b480      	push	{r7}
 8003dfa:	b085      	sub	sp, #20
 8003dfc:	af00      	add	r7, sp, #0
 8003dfe:	6078      	str	r0, [r7, #4]
 8003e00:	460b      	mov	r3, r1
 8003e02:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	691a      	ldr	r2, [r3, #16]
 8003e08:	887b      	ldrh	r3, [r7, #2]
 8003e0a:	4013      	ands	r3, r2
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d002      	beq.n	8003e16 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003e10:	2301      	movs	r3, #1
 8003e12:	73fb      	strb	r3, [r7, #15]
 8003e14:	e001      	b.n	8003e1a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003e16:	2300      	movs	r3, #0
 8003e18:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003e1a:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e1c:	4618      	mov	r0, r3
 8003e1e:	3714      	adds	r7, #20
 8003e20:	46bd      	mov	sp, r7
 8003e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e26:	4770      	bx	lr

08003e28 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003e28:	b480      	push	{r7}
 8003e2a:	b083      	sub	sp, #12
 8003e2c:	af00      	add	r7, sp, #0
 8003e2e:	6078      	str	r0, [r7, #4]
 8003e30:	460b      	mov	r3, r1
 8003e32:	807b      	strh	r3, [r7, #2]
 8003e34:	4613      	mov	r3, r2
 8003e36:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003e38:	787b      	ldrb	r3, [r7, #1]
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d003      	beq.n	8003e46 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003e3e:	887a      	ldrh	r2, [r7, #2]
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003e44:	e003      	b.n	8003e4e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003e46:	887b      	ldrh	r3, [r7, #2]
 8003e48:	041a      	lsls	r2, r3, #16
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	619a      	str	r2, [r3, #24]
}
 8003e4e:	bf00      	nop
 8003e50:	370c      	adds	r7, #12
 8003e52:	46bd      	mov	sp, r7
 8003e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e58:	4770      	bx	lr
	...

08003e5c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003e5c:	b580      	push	{r7, lr}
 8003e5e:	b086      	sub	sp, #24
 8003e60:	af00      	add	r7, sp, #0
 8003e62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d101      	bne.n	8003e6e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003e6a:	2301      	movs	r3, #1
 8003e6c:	e264      	b.n	8004338 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	f003 0301 	and.w	r3, r3, #1
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d075      	beq.n	8003f66 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003e7a:	4ba3      	ldr	r3, [pc, #652]	; (8004108 <HAL_RCC_OscConfig+0x2ac>)
 8003e7c:	689b      	ldr	r3, [r3, #8]
 8003e7e:	f003 030c 	and.w	r3, r3, #12
 8003e82:	2b04      	cmp	r3, #4
 8003e84:	d00c      	beq.n	8003ea0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003e86:	4ba0      	ldr	r3, [pc, #640]	; (8004108 <HAL_RCC_OscConfig+0x2ac>)
 8003e88:	689b      	ldr	r3, [r3, #8]
 8003e8a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003e8e:	2b08      	cmp	r3, #8
 8003e90:	d112      	bne.n	8003eb8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003e92:	4b9d      	ldr	r3, [pc, #628]	; (8004108 <HAL_RCC_OscConfig+0x2ac>)
 8003e94:	685b      	ldr	r3, [r3, #4]
 8003e96:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003e9a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003e9e:	d10b      	bne.n	8003eb8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ea0:	4b99      	ldr	r3, [pc, #612]	; (8004108 <HAL_RCC_OscConfig+0x2ac>)
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d05b      	beq.n	8003f64 <HAL_RCC_OscConfig+0x108>
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	685b      	ldr	r3, [r3, #4]
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d157      	bne.n	8003f64 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003eb4:	2301      	movs	r3, #1
 8003eb6:	e23f      	b.n	8004338 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	685b      	ldr	r3, [r3, #4]
 8003ebc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003ec0:	d106      	bne.n	8003ed0 <HAL_RCC_OscConfig+0x74>
 8003ec2:	4b91      	ldr	r3, [pc, #580]	; (8004108 <HAL_RCC_OscConfig+0x2ac>)
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	4a90      	ldr	r2, [pc, #576]	; (8004108 <HAL_RCC_OscConfig+0x2ac>)
 8003ec8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003ecc:	6013      	str	r3, [r2, #0]
 8003ece:	e01d      	b.n	8003f0c <HAL_RCC_OscConfig+0xb0>
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	685b      	ldr	r3, [r3, #4]
 8003ed4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003ed8:	d10c      	bne.n	8003ef4 <HAL_RCC_OscConfig+0x98>
 8003eda:	4b8b      	ldr	r3, [pc, #556]	; (8004108 <HAL_RCC_OscConfig+0x2ac>)
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	4a8a      	ldr	r2, [pc, #552]	; (8004108 <HAL_RCC_OscConfig+0x2ac>)
 8003ee0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003ee4:	6013      	str	r3, [r2, #0]
 8003ee6:	4b88      	ldr	r3, [pc, #544]	; (8004108 <HAL_RCC_OscConfig+0x2ac>)
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	4a87      	ldr	r2, [pc, #540]	; (8004108 <HAL_RCC_OscConfig+0x2ac>)
 8003eec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003ef0:	6013      	str	r3, [r2, #0]
 8003ef2:	e00b      	b.n	8003f0c <HAL_RCC_OscConfig+0xb0>
 8003ef4:	4b84      	ldr	r3, [pc, #528]	; (8004108 <HAL_RCC_OscConfig+0x2ac>)
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	4a83      	ldr	r2, [pc, #524]	; (8004108 <HAL_RCC_OscConfig+0x2ac>)
 8003efa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003efe:	6013      	str	r3, [r2, #0]
 8003f00:	4b81      	ldr	r3, [pc, #516]	; (8004108 <HAL_RCC_OscConfig+0x2ac>)
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	4a80      	ldr	r2, [pc, #512]	; (8004108 <HAL_RCC_OscConfig+0x2ac>)
 8003f06:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003f0a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	685b      	ldr	r3, [r3, #4]
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d013      	beq.n	8003f3c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f14:	f7fe fb76 	bl	8002604 <HAL_GetTick>
 8003f18:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f1a:	e008      	b.n	8003f2e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003f1c:	f7fe fb72 	bl	8002604 <HAL_GetTick>
 8003f20:	4602      	mov	r2, r0
 8003f22:	693b      	ldr	r3, [r7, #16]
 8003f24:	1ad3      	subs	r3, r2, r3
 8003f26:	2b64      	cmp	r3, #100	; 0x64
 8003f28:	d901      	bls.n	8003f2e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003f2a:	2303      	movs	r3, #3
 8003f2c:	e204      	b.n	8004338 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f2e:	4b76      	ldr	r3, [pc, #472]	; (8004108 <HAL_RCC_OscConfig+0x2ac>)
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d0f0      	beq.n	8003f1c <HAL_RCC_OscConfig+0xc0>
 8003f3a:	e014      	b.n	8003f66 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f3c:	f7fe fb62 	bl	8002604 <HAL_GetTick>
 8003f40:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003f42:	e008      	b.n	8003f56 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003f44:	f7fe fb5e 	bl	8002604 <HAL_GetTick>
 8003f48:	4602      	mov	r2, r0
 8003f4a:	693b      	ldr	r3, [r7, #16]
 8003f4c:	1ad3      	subs	r3, r2, r3
 8003f4e:	2b64      	cmp	r3, #100	; 0x64
 8003f50:	d901      	bls.n	8003f56 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003f52:	2303      	movs	r3, #3
 8003f54:	e1f0      	b.n	8004338 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003f56:	4b6c      	ldr	r3, [pc, #432]	; (8004108 <HAL_RCC_OscConfig+0x2ac>)
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d1f0      	bne.n	8003f44 <HAL_RCC_OscConfig+0xe8>
 8003f62:	e000      	b.n	8003f66 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003f64:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	f003 0302 	and.w	r3, r3, #2
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d063      	beq.n	800403a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003f72:	4b65      	ldr	r3, [pc, #404]	; (8004108 <HAL_RCC_OscConfig+0x2ac>)
 8003f74:	689b      	ldr	r3, [r3, #8]
 8003f76:	f003 030c 	and.w	r3, r3, #12
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d00b      	beq.n	8003f96 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003f7e:	4b62      	ldr	r3, [pc, #392]	; (8004108 <HAL_RCC_OscConfig+0x2ac>)
 8003f80:	689b      	ldr	r3, [r3, #8]
 8003f82:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003f86:	2b08      	cmp	r3, #8
 8003f88:	d11c      	bne.n	8003fc4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003f8a:	4b5f      	ldr	r3, [pc, #380]	; (8004108 <HAL_RCC_OscConfig+0x2ac>)
 8003f8c:	685b      	ldr	r3, [r3, #4]
 8003f8e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d116      	bne.n	8003fc4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003f96:	4b5c      	ldr	r3, [pc, #368]	; (8004108 <HAL_RCC_OscConfig+0x2ac>)
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	f003 0302 	and.w	r3, r3, #2
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d005      	beq.n	8003fae <HAL_RCC_OscConfig+0x152>
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	68db      	ldr	r3, [r3, #12]
 8003fa6:	2b01      	cmp	r3, #1
 8003fa8:	d001      	beq.n	8003fae <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003faa:	2301      	movs	r3, #1
 8003fac:	e1c4      	b.n	8004338 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003fae:	4b56      	ldr	r3, [pc, #344]	; (8004108 <HAL_RCC_OscConfig+0x2ac>)
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	691b      	ldr	r3, [r3, #16]
 8003fba:	00db      	lsls	r3, r3, #3
 8003fbc:	4952      	ldr	r1, [pc, #328]	; (8004108 <HAL_RCC_OscConfig+0x2ac>)
 8003fbe:	4313      	orrs	r3, r2
 8003fc0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003fc2:	e03a      	b.n	800403a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	68db      	ldr	r3, [r3, #12]
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d020      	beq.n	800400e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003fcc:	4b4f      	ldr	r3, [pc, #316]	; (800410c <HAL_RCC_OscConfig+0x2b0>)
 8003fce:	2201      	movs	r2, #1
 8003fd0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003fd2:	f7fe fb17 	bl	8002604 <HAL_GetTick>
 8003fd6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003fd8:	e008      	b.n	8003fec <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003fda:	f7fe fb13 	bl	8002604 <HAL_GetTick>
 8003fde:	4602      	mov	r2, r0
 8003fe0:	693b      	ldr	r3, [r7, #16]
 8003fe2:	1ad3      	subs	r3, r2, r3
 8003fe4:	2b02      	cmp	r3, #2
 8003fe6:	d901      	bls.n	8003fec <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003fe8:	2303      	movs	r3, #3
 8003fea:	e1a5      	b.n	8004338 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003fec:	4b46      	ldr	r3, [pc, #280]	; (8004108 <HAL_RCC_OscConfig+0x2ac>)
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	f003 0302 	and.w	r3, r3, #2
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d0f0      	beq.n	8003fda <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ff8:	4b43      	ldr	r3, [pc, #268]	; (8004108 <HAL_RCC_OscConfig+0x2ac>)
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	691b      	ldr	r3, [r3, #16]
 8004004:	00db      	lsls	r3, r3, #3
 8004006:	4940      	ldr	r1, [pc, #256]	; (8004108 <HAL_RCC_OscConfig+0x2ac>)
 8004008:	4313      	orrs	r3, r2
 800400a:	600b      	str	r3, [r1, #0]
 800400c:	e015      	b.n	800403a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800400e:	4b3f      	ldr	r3, [pc, #252]	; (800410c <HAL_RCC_OscConfig+0x2b0>)
 8004010:	2200      	movs	r2, #0
 8004012:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004014:	f7fe faf6 	bl	8002604 <HAL_GetTick>
 8004018:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800401a:	e008      	b.n	800402e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800401c:	f7fe faf2 	bl	8002604 <HAL_GetTick>
 8004020:	4602      	mov	r2, r0
 8004022:	693b      	ldr	r3, [r7, #16]
 8004024:	1ad3      	subs	r3, r2, r3
 8004026:	2b02      	cmp	r3, #2
 8004028:	d901      	bls.n	800402e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800402a:	2303      	movs	r3, #3
 800402c:	e184      	b.n	8004338 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800402e:	4b36      	ldr	r3, [pc, #216]	; (8004108 <HAL_RCC_OscConfig+0x2ac>)
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	f003 0302 	and.w	r3, r3, #2
 8004036:	2b00      	cmp	r3, #0
 8004038:	d1f0      	bne.n	800401c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	f003 0308 	and.w	r3, r3, #8
 8004042:	2b00      	cmp	r3, #0
 8004044:	d030      	beq.n	80040a8 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	695b      	ldr	r3, [r3, #20]
 800404a:	2b00      	cmp	r3, #0
 800404c:	d016      	beq.n	800407c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800404e:	4b30      	ldr	r3, [pc, #192]	; (8004110 <HAL_RCC_OscConfig+0x2b4>)
 8004050:	2201      	movs	r2, #1
 8004052:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004054:	f7fe fad6 	bl	8002604 <HAL_GetTick>
 8004058:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800405a:	e008      	b.n	800406e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800405c:	f7fe fad2 	bl	8002604 <HAL_GetTick>
 8004060:	4602      	mov	r2, r0
 8004062:	693b      	ldr	r3, [r7, #16]
 8004064:	1ad3      	subs	r3, r2, r3
 8004066:	2b02      	cmp	r3, #2
 8004068:	d901      	bls.n	800406e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800406a:	2303      	movs	r3, #3
 800406c:	e164      	b.n	8004338 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800406e:	4b26      	ldr	r3, [pc, #152]	; (8004108 <HAL_RCC_OscConfig+0x2ac>)
 8004070:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004072:	f003 0302 	and.w	r3, r3, #2
 8004076:	2b00      	cmp	r3, #0
 8004078:	d0f0      	beq.n	800405c <HAL_RCC_OscConfig+0x200>
 800407a:	e015      	b.n	80040a8 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800407c:	4b24      	ldr	r3, [pc, #144]	; (8004110 <HAL_RCC_OscConfig+0x2b4>)
 800407e:	2200      	movs	r2, #0
 8004080:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004082:	f7fe fabf 	bl	8002604 <HAL_GetTick>
 8004086:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004088:	e008      	b.n	800409c <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800408a:	f7fe fabb 	bl	8002604 <HAL_GetTick>
 800408e:	4602      	mov	r2, r0
 8004090:	693b      	ldr	r3, [r7, #16]
 8004092:	1ad3      	subs	r3, r2, r3
 8004094:	2b02      	cmp	r3, #2
 8004096:	d901      	bls.n	800409c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8004098:	2303      	movs	r3, #3
 800409a:	e14d      	b.n	8004338 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800409c:	4b1a      	ldr	r3, [pc, #104]	; (8004108 <HAL_RCC_OscConfig+0x2ac>)
 800409e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80040a0:	f003 0302 	and.w	r3, r3, #2
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d1f0      	bne.n	800408a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	f003 0304 	and.w	r3, r3, #4
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	f000 80a0 	beq.w	80041f6 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80040b6:	2300      	movs	r3, #0
 80040b8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80040ba:	4b13      	ldr	r3, [pc, #76]	; (8004108 <HAL_RCC_OscConfig+0x2ac>)
 80040bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d10f      	bne.n	80040e6 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80040c6:	2300      	movs	r3, #0
 80040c8:	60bb      	str	r3, [r7, #8]
 80040ca:	4b0f      	ldr	r3, [pc, #60]	; (8004108 <HAL_RCC_OscConfig+0x2ac>)
 80040cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040ce:	4a0e      	ldr	r2, [pc, #56]	; (8004108 <HAL_RCC_OscConfig+0x2ac>)
 80040d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80040d4:	6413      	str	r3, [r2, #64]	; 0x40
 80040d6:	4b0c      	ldr	r3, [pc, #48]	; (8004108 <HAL_RCC_OscConfig+0x2ac>)
 80040d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80040de:	60bb      	str	r3, [r7, #8]
 80040e0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80040e2:	2301      	movs	r3, #1
 80040e4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80040e6:	4b0b      	ldr	r3, [pc, #44]	; (8004114 <HAL_RCC_OscConfig+0x2b8>)
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d121      	bne.n	8004136 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80040f2:	4b08      	ldr	r3, [pc, #32]	; (8004114 <HAL_RCC_OscConfig+0x2b8>)
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	4a07      	ldr	r2, [pc, #28]	; (8004114 <HAL_RCC_OscConfig+0x2b8>)
 80040f8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80040fc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80040fe:	f7fe fa81 	bl	8002604 <HAL_GetTick>
 8004102:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004104:	e011      	b.n	800412a <HAL_RCC_OscConfig+0x2ce>
 8004106:	bf00      	nop
 8004108:	40023800 	.word	0x40023800
 800410c:	42470000 	.word	0x42470000
 8004110:	42470e80 	.word	0x42470e80
 8004114:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004118:	f7fe fa74 	bl	8002604 <HAL_GetTick>
 800411c:	4602      	mov	r2, r0
 800411e:	693b      	ldr	r3, [r7, #16]
 8004120:	1ad3      	subs	r3, r2, r3
 8004122:	2b02      	cmp	r3, #2
 8004124:	d901      	bls.n	800412a <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8004126:	2303      	movs	r3, #3
 8004128:	e106      	b.n	8004338 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800412a:	4b85      	ldr	r3, [pc, #532]	; (8004340 <HAL_RCC_OscConfig+0x4e4>)
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004132:	2b00      	cmp	r3, #0
 8004134:	d0f0      	beq.n	8004118 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	689b      	ldr	r3, [r3, #8]
 800413a:	2b01      	cmp	r3, #1
 800413c:	d106      	bne.n	800414c <HAL_RCC_OscConfig+0x2f0>
 800413e:	4b81      	ldr	r3, [pc, #516]	; (8004344 <HAL_RCC_OscConfig+0x4e8>)
 8004140:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004142:	4a80      	ldr	r2, [pc, #512]	; (8004344 <HAL_RCC_OscConfig+0x4e8>)
 8004144:	f043 0301 	orr.w	r3, r3, #1
 8004148:	6713      	str	r3, [r2, #112]	; 0x70
 800414a:	e01c      	b.n	8004186 <HAL_RCC_OscConfig+0x32a>
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	689b      	ldr	r3, [r3, #8]
 8004150:	2b05      	cmp	r3, #5
 8004152:	d10c      	bne.n	800416e <HAL_RCC_OscConfig+0x312>
 8004154:	4b7b      	ldr	r3, [pc, #492]	; (8004344 <HAL_RCC_OscConfig+0x4e8>)
 8004156:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004158:	4a7a      	ldr	r2, [pc, #488]	; (8004344 <HAL_RCC_OscConfig+0x4e8>)
 800415a:	f043 0304 	orr.w	r3, r3, #4
 800415e:	6713      	str	r3, [r2, #112]	; 0x70
 8004160:	4b78      	ldr	r3, [pc, #480]	; (8004344 <HAL_RCC_OscConfig+0x4e8>)
 8004162:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004164:	4a77      	ldr	r2, [pc, #476]	; (8004344 <HAL_RCC_OscConfig+0x4e8>)
 8004166:	f043 0301 	orr.w	r3, r3, #1
 800416a:	6713      	str	r3, [r2, #112]	; 0x70
 800416c:	e00b      	b.n	8004186 <HAL_RCC_OscConfig+0x32a>
 800416e:	4b75      	ldr	r3, [pc, #468]	; (8004344 <HAL_RCC_OscConfig+0x4e8>)
 8004170:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004172:	4a74      	ldr	r2, [pc, #464]	; (8004344 <HAL_RCC_OscConfig+0x4e8>)
 8004174:	f023 0301 	bic.w	r3, r3, #1
 8004178:	6713      	str	r3, [r2, #112]	; 0x70
 800417a:	4b72      	ldr	r3, [pc, #456]	; (8004344 <HAL_RCC_OscConfig+0x4e8>)
 800417c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800417e:	4a71      	ldr	r2, [pc, #452]	; (8004344 <HAL_RCC_OscConfig+0x4e8>)
 8004180:	f023 0304 	bic.w	r3, r3, #4
 8004184:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	689b      	ldr	r3, [r3, #8]
 800418a:	2b00      	cmp	r3, #0
 800418c:	d015      	beq.n	80041ba <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800418e:	f7fe fa39 	bl	8002604 <HAL_GetTick>
 8004192:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004194:	e00a      	b.n	80041ac <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004196:	f7fe fa35 	bl	8002604 <HAL_GetTick>
 800419a:	4602      	mov	r2, r0
 800419c:	693b      	ldr	r3, [r7, #16]
 800419e:	1ad3      	subs	r3, r2, r3
 80041a0:	f241 3288 	movw	r2, #5000	; 0x1388
 80041a4:	4293      	cmp	r3, r2
 80041a6:	d901      	bls.n	80041ac <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80041a8:	2303      	movs	r3, #3
 80041aa:	e0c5      	b.n	8004338 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80041ac:	4b65      	ldr	r3, [pc, #404]	; (8004344 <HAL_RCC_OscConfig+0x4e8>)
 80041ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80041b0:	f003 0302 	and.w	r3, r3, #2
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d0ee      	beq.n	8004196 <HAL_RCC_OscConfig+0x33a>
 80041b8:	e014      	b.n	80041e4 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80041ba:	f7fe fa23 	bl	8002604 <HAL_GetTick>
 80041be:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80041c0:	e00a      	b.n	80041d8 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80041c2:	f7fe fa1f 	bl	8002604 <HAL_GetTick>
 80041c6:	4602      	mov	r2, r0
 80041c8:	693b      	ldr	r3, [r7, #16]
 80041ca:	1ad3      	subs	r3, r2, r3
 80041cc:	f241 3288 	movw	r2, #5000	; 0x1388
 80041d0:	4293      	cmp	r3, r2
 80041d2:	d901      	bls.n	80041d8 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80041d4:	2303      	movs	r3, #3
 80041d6:	e0af      	b.n	8004338 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80041d8:	4b5a      	ldr	r3, [pc, #360]	; (8004344 <HAL_RCC_OscConfig+0x4e8>)
 80041da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80041dc:	f003 0302 	and.w	r3, r3, #2
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d1ee      	bne.n	80041c2 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80041e4:	7dfb      	ldrb	r3, [r7, #23]
 80041e6:	2b01      	cmp	r3, #1
 80041e8:	d105      	bne.n	80041f6 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80041ea:	4b56      	ldr	r3, [pc, #344]	; (8004344 <HAL_RCC_OscConfig+0x4e8>)
 80041ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041ee:	4a55      	ldr	r2, [pc, #340]	; (8004344 <HAL_RCC_OscConfig+0x4e8>)
 80041f0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80041f4:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	699b      	ldr	r3, [r3, #24]
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	f000 809b 	beq.w	8004336 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004200:	4b50      	ldr	r3, [pc, #320]	; (8004344 <HAL_RCC_OscConfig+0x4e8>)
 8004202:	689b      	ldr	r3, [r3, #8]
 8004204:	f003 030c 	and.w	r3, r3, #12
 8004208:	2b08      	cmp	r3, #8
 800420a:	d05c      	beq.n	80042c6 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	699b      	ldr	r3, [r3, #24]
 8004210:	2b02      	cmp	r3, #2
 8004212:	d141      	bne.n	8004298 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004214:	4b4c      	ldr	r3, [pc, #304]	; (8004348 <HAL_RCC_OscConfig+0x4ec>)
 8004216:	2200      	movs	r2, #0
 8004218:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800421a:	f7fe f9f3 	bl	8002604 <HAL_GetTick>
 800421e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004220:	e008      	b.n	8004234 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004222:	f7fe f9ef 	bl	8002604 <HAL_GetTick>
 8004226:	4602      	mov	r2, r0
 8004228:	693b      	ldr	r3, [r7, #16]
 800422a:	1ad3      	subs	r3, r2, r3
 800422c:	2b02      	cmp	r3, #2
 800422e:	d901      	bls.n	8004234 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8004230:	2303      	movs	r3, #3
 8004232:	e081      	b.n	8004338 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004234:	4b43      	ldr	r3, [pc, #268]	; (8004344 <HAL_RCC_OscConfig+0x4e8>)
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800423c:	2b00      	cmp	r3, #0
 800423e:	d1f0      	bne.n	8004222 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	69da      	ldr	r2, [r3, #28]
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	6a1b      	ldr	r3, [r3, #32]
 8004248:	431a      	orrs	r2, r3
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800424e:	019b      	lsls	r3, r3, #6
 8004250:	431a      	orrs	r2, r3
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004256:	085b      	lsrs	r3, r3, #1
 8004258:	3b01      	subs	r3, #1
 800425a:	041b      	lsls	r3, r3, #16
 800425c:	431a      	orrs	r2, r3
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004262:	061b      	lsls	r3, r3, #24
 8004264:	4937      	ldr	r1, [pc, #220]	; (8004344 <HAL_RCC_OscConfig+0x4e8>)
 8004266:	4313      	orrs	r3, r2
 8004268:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800426a:	4b37      	ldr	r3, [pc, #220]	; (8004348 <HAL_RCC_OscConfig+0x4ec>)
 800426c:	2201      	movs	r2, #1
 800426e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004270:	f7fe f9c8 	bl	8002604 <HAL_GetTick>
 8004274:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004276:	e008      	b.n	800428a <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004278:	f7fe f9c4 	bl	8002604 <HAL_GetTick>
 800427c:	4602      	mov	r2, r0
 800427e:	693b      	ldr	r3, [r7, #16]
 8004280:	1ad3      	subs	r3, r2, r3
 8004282:	2b02      	cmp	r3, #2
 8004284:	d901      	bls.n	800428a <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8004286:	2303      	movs	r3, #3
 8004288:	e056      	b.n	8004338 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800428a:	4b2e      	ldr	r3, [pc, #184]	; (8004344 <HAL_RCC_OscConfig+0x4e8>)
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004292:	2b00      	cmp	r3, #0
 8004294:	d0f0      	beq.n	8004278 <HAL_RCC_OscConfig+0x41c>
 8004296:	e04e      	b.n	8004336 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004298:	4b2b      	ldr	r3, [pc, #172]	; (8004348 <HAL_RCC_OscConfig+0x4ec>)
 800429a:	2200      	movs	r2, #0
 800429c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800429e:	f7fe f9b1 	bl	8002604 <HAL_GetTick>
 80042a2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80042a4:	e008      	b.n	80042b8 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80042a6:	f7fe f9ad 	bl	8002604 <HAL_GetTick>
 80042aa:	4602      	mov	r2, r0
 80042ac:	693b      	ldr	r3, [r7, #16]
 80042ae:	1ad3      	subs	r3, r2, r3
 80042b0:	2b02      	cmp	r3, #2
 80042b2:	d901      	bls.n	80042b8 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80042b4:	2303      	movs	r3, #3
 80042b6:	e03f      	b.n	8004338 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80042b8:	4b22      	ldr	r3, [pc, #136]	; (8004344 <HAL_RCC_OscConfig+0x4e8>)
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d1f0      	bne.n	80042a6 <HAL_RCC_OscConfig+0x44a>
 80042c4:	e037      	b.n	8004336 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	699b      	ldr	r3, [r3, #24]
 80042ca:	2b01      	cmp	r3, #1
 80042cc:	d101      	bne.n	80042d2 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80042ce:	2301      	movs	r3, #1
 80042d0:	e032      	b.n	8004338 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80042d2:	4b1c      	ldr	r3, [pc, #112]	; (8004344 <HAL_RCC_OscConfig+0x4e8>)
 80042d4:	685b      	ldr	r3, [r3, #4]
 80042d6:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	699b      	ldr	r3, [r3, #24]
 80042dc:	2b01      	cmp	r3, #1
 80042de:	d028      	beq.n	8004332 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80042ea:	429a      	cmp	r2, r3
 80042ec:	d121      	bne.n	8004332 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80042f8:	429a      	cmp	r2, r3
 80042fa:	d11a      	bne.n	8004332 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80042fc:	68fa      	ldr	r2, [r7, #12]
 80042fe:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004302:	4013      	ands	r3, r2
 8004304:	687a      	ldr	r2, [r7, #4]
 8004306:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004308:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800430a:	4293      	cmp	r3, r2
 800430c:	d111      	bne.n	8004332 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004318:	085b      	lsrs	r3, r3, #1
 800431a:	3b01      	subs	r3, #1
 800431c:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800431e:	429a      	cmp	r2, r3
 8004320:	d107      	bne.n	8004332 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800432c:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800432e:	429a      	cmp	r2, r3
 8004330:	d001      	beq.n	8004336 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8004332:	2301      	movs	r3, #1
 8004334:	e000      	b.n	8004338 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8004336:	2300      	movs	r3, #0
}
 8004338:	4618      	mov	r0, r3
 800433a:	3718      	adds	r7, #24
 800433c:	46bd      	mov	sp, r7
 800433e:	bd80      	pop	{r7, pc}
 8004340:	40007000 	.word	0x40007000
 8004344:	40023800 	.word	0x40023800
 8004348:	42470060 	.word	0x42470060

0800434c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800434c:	b580      	push	{r7, lr}
 800434e:	b084      	sub	sp, #16
 8004350:	af00      	add	r7, sp, #0
 8004352:	6078      	str	r0, [r7, #4]
 8004354:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	2b00      	cmp	r3, #0
 800435a:	d101      	bne.n	8004360 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800435c:	2301      	movs	r3, #1
 800435e:	e0cc      	b.n	80044fa <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004360:	4b68      	ldr	r3, [pc, #416]	; (8004504 <HAL_RCC_ClockConfig+0x1b8>)
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	f003 0307 	and.w	r3, r3, #7
 8004368:	683a      	ldr	r2, [r7, #0]
 800436a:	429a      	cmp	r2, r3
 800436c:	d90c      	bls.n	8004388 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800436e:	4b65      	ldr	r3, [pc, #404]	; (8004504 <HAL_RCC_ClockConfig+0x1b8>)
 8004370:	683a      	ldr	r2, [r7, #0]
 8004372:	b2d2      	uxtb	r2, r2
 8004374:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004376:	4b63      	ldr	r3, [pc, #396]	; (8004504 <HAL_RCC_ClockConfig+0x1b8>)
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	f003 0307 	and.w	r3, r3, #7
 800437e:	683a      	ldr	r2, [r7, #0]
 8004380:	429a      	cmp	r2, r3
 8004382:	d001      	beq.n	8004388 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004384:	2301      	movs	r3, #1
 8004386:	e0b8      	b.n	80044fa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	f003 0302 	and.w	r3, r3, #2
 8004390:	2b00      	cmp	r3, #0
 8004392:	d020      	beq.n	80043d6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	f003 0304 	and.w	r3, r3, #4
 800439c:	2b00      	cmp	r3, #0
 800439e:	d005      	beq.n	80043ac <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80043a0:	4b59      	ldr	r3, [pc, #356]	; (8004508 <HAL_RCC_ClockConfig+0x1bc>)
 80043a2:	689b      	ldr	r3, [r3, #8]
 80043a4:	4a58      	ldr	r2, [pc, #352]	; (8004508 <HAL_RCC_ClockConfig+0x1bc>)
 80043a6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80043aa:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	f003 0308 	and.w	r3, r3, #8
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d005      	beq.n	80043c4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80043b8:	4b53      	ldr	r3, [pc, #332]	; (8004508 <HAL_RCC_ClockConfig+0x1bc>)
 80043ba:	689b      	ldr	r3, [r3, #8]
 80043bc:	4a52      	ldr	r2, [pc, #328]	; (8004508 <HAL_RCC_ClockConfig+0x1bc>)
 80043be:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80043c2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80043c4:	4b50      	ldr	r3, [pc, #320]	; (8004508 <HAL_RCC_ClockConfig+0x1bc>)
 80043c6:	689b      	ldr	r3, [r3, #8]
 80043c8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	689b      	ldr	r3, [r3, #8]
 80043d0:	494d      	ldr	r1, [pc, #308]	; (8004508 <HAL_RCC_ClockConfig+0x1bc>)
 80043d2:	4313      	orrs	r3, r2
 80043d4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	f003 0301 	and.w	r3, r3, #1
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d044      	beq.n	800446c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	685b      	ldr	r3, [r3, #4]
 80043e6:	2b01      	cmp	r3, #1
 80043e8:	d107      	bne.n	80043fa <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80043ea:	4b47      	ldr	r3, [pc, #284]	; (8004508 <HAL_RCC_ClockConfig+0x1bc>)
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d119      	bne.n	800442a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80043f6:	2301      	movs	r3, #1
 80043f8:	e07f      	b.n	80044fa <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	685b      	ldr	r3, [r3, #4]
 80043fe:	2b02      	cmp	r3, #2
 8004400:	d003      	beq.n	800440a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004406:	2b03      	cmp	r3, #3
 8004408:	d107      	bne.n	800441a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800440a:	4b3f      	ldr	r3, [pc, #252]	; (8004508 <HAL_RCC_ClockConfig+0x1bc>)
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004412:	2b00      	cmp	r3, #0
 8004414:	d109      	bne.n	800442a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004416:	2301      	movs	r3, #1
 8004418:	e06f      	b.n	80044fa <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800441a:	4b3b      	ldr	r3, [pc, #236]	; (8004508 <HAL_RCC_ClockConfig+0x1bc>)
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	f003 0302 	and.w	r3, r3, #2
 8004422:	2b00      	cmp	r3, #0
 8004424:	d101      	bne.n	800442a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004426:	2301      	movs	r3, #1
 8004428:	e067      	b.n	80044fa <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800442a:	4b37      	ldr	r3, [pc, #220]	; (8004508 <HAL_RCC_ClockConfig+0x1bc>)
 800442c:	689b      	ldr	r3, [r3, #8]
 800442e:	f023 0203 	bic.w	r2, r3, #3
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	685b      	ldr	r3, [r3, #4]
 8004436:	4934      	ldr	r1, [pc, #208]	; (8004508 <HAL_RCC_ClockConfig+0x1bc>)
 8004438:	4313      	orrs	r3, r2
 800443a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800443c:	f7fe f8e2 	bl	8002604 <HAL_GetTick>
 8004440:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004442:	e00a      	b.n	800445a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004444:	f7fe f8de 	bl	8002604 <HAL_GetTick>
 8004448:	4602      	mov	r2, r0
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	1ad3      	subs	r3, r2, r3
 800444e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004452:	4293      	cmp	r3, r2
 8004454:	d901      	bls.n	800445a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004456:	2303      	movs	r3, #3
 8004458:	e04f      	b.n	80044fa <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800445a:	4b2b      	ldr	r3, [pc, #172]	; (8004508 <HAL_RCC_ClockConfig+0x1bc>)
 800445c:	689b      	ldr	r3, [r3, #8]
 800445e:	f003 020c 	and.w	r2, r3, #12
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	685b      	ldr	r3, [r3, #4]
 8004466:	009b      	lsls	r3, r3, #2
 8004468:	429a      	cmp	r2, r3
 800446a:	d1eb      	bne.n	8004444 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800446c:	4b25      	ldr	r3, [pc, #148]	; (8004504 <HAL_RCC_ClockConfig+0x1b8>)
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	f003 0307 	and.w	r3, r3, #7
 8004474:	683a      	ldr	r2, [r7, #0]
 8004476:	429a      	cmp	r2, r3
 8004478:	d20c      	bcs.n	8004494 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800447a:	4b22      	ldr	r3, [pc, #136]	; (8004504 <HAL_RCC_ClockConfig+0x1b8>)
 800447c:	683a      	ldr	r2, [r7, #0]
 800447e:	b2d2      	uxtb	r2, r2
 8004480:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004482:	4b20      	ldr	r3, [pc, #128]	; (8004504 <HAL_RCC_ClockConfig+0x1b8>)
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	f003 0307 	and.w	r3, r3, #7
 800448a:	683a      	ldr	r2, [r7, #0]
 800448c:	429a      	cmp	r2, r3
 800448e:	d001      	beq.n	8004494 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004490:	2301      	movs	r3, #1
 8004492:	e032      	b.n	80044fa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	f003 0304 	and.w	r3, r3, #4
 800449c:	2b00      	cmp	r3, #0
 800449e:	d008      	beq.n	80044b2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80044a0:	4b19      	ldr	r3, [pc, #100]	; (8004508 <HAL_RCC_ClockConfig+0x1bc>)
 80044a2:	689b      	ldr	r3, [r3, #8]
 80044a4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	68db      	ldr	r3, [r3, #12]
 80044ac:	4916      	ldr	r1, [pc, #88]	; (8004508 <HAL_RCC_ClockConfig+0x1bc>)
 80044ae:	4313      	orrs	r3, r2
 80044b0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	f003 0308 	and.w	r3, r3, #8
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d009      	beq.n	80044d2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80044be:	4b12      	ldr	r3, [pc, #72]	; (8004508 <HAL_RCC_ClockConfig+0x1bc>)
 80044c0:	689b      	ldr	r3, [r3, #8]
 80044c2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	691b      	ldr	r3, [r3, #16]
 80044ca:	00db      	lsls	r3, r3, #3
 80044cc:	490e      	ldr	r1, [pc, #56]	; (8004508 <HAL_RCC_ClockConfig+0x1bc>)
 80044ce:	4313      	orrs	r3, r2
 80044d0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80044d2:	f000 f821 	bl	8004518 <HAL_RCC_GetSysClockFreq>
 80044d6:	4602      	mov	r2, r0
 80044d8:	4b0b      	ldr	r3, [pc, #44]	; (8004508 <HAL_RCC_ClockConfig+0x1bc>)
 80044da:	689b      	ldr	r3, [r3, #8]
 80044dc:	091b      	lsrs	r3, r3, #4
 80044de:	f003 030f 	and.w	r3, r3, #15
 80044e2:	490a      	ldr	r1, [pc, #40]	; (800450c <HAL_RCC_ClockConfig+0x1c0>)
 80044e4:	5ccb      	ldrb	r3, [r1, r3]
 80044e6:	fa22 f303 	lsr.w	r3, r2, r3
 80044ea:	4a09      	ldr	r2, [pc, #36]	; (8004510 <HAL_RCC_ClockConfig+0x1c4>)
 80044ec:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80044ee:	4b09      	ldr	r3, [pc, #36]	; (8004514 <HAL_RCC_ClockConfig+0x1c8>)
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	4618      	mov	r0, r3
 80044f4:	f7fe f842 	bl	800257c <HAL_InitTick>

  return HAL_OK;
 80044f8:	2300      	movs	r3, #0
}
 80044fa:	4618      	mov	r0, r3
 80044fc:	3710      	adds	r7, #16
 80044fe:	46bd      	mov	sp, r7
 8004500:	bd80      	pop	{r7, pc}
 8004502:	bf00      	nop
 8004504:	40023c00 	.word	0x40023c00
 8004508:	40023800 	.word	0x40023800
 800450c:	0800a554 	.word	0x0800a554
 8004510:	20000004 	.word	0x20000004
 8004514:	20000008 	.word	0x20000008

08004518 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004518:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800451c:	b084      	sub	sp, #16
 800451e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004520:	2300      	movs	r3, #0
 8004522:	607b      	str	r3, [r7, #4]
 8004524:	2300      	movs	r3, #0
 8004526:	60fb      	str	r3, [r7, #12]
 8004528:	2300      	movs	r3, #0
 800452a:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800452c:	2300      	movs	r3, #0
 800452e:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004530:	4b67      	ldr	r3, [pc, #412]	; (80046d0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004532:	689b      	ldr	r3, [r3, #8]
 8004534:	f003 030c 	and.w	r3, r3, #12
 8004538:	2b08      	cmp	r3, #8
 800453a:	d00d      	beq.n	8004558 <HAL_RCC_GetSysClockFreq+0x40>
 800453c:	2b08      	cmp	r3, #8
 800453e:	f200 80bd 	bhi.w	80046bc <HAL_RCC_GetSysClockFreq+0x1a4>
 8004542:	2b00      	cmp	r3, #0
 8004544:	d002      	beq.n	800454c <HAL_RCC_GetSysClockFreq+0x34>
 8004546:	2b04      	cmp	r3, #4
 8004548:	d003      	beq.n	8004552 <HAL_RCC_GetSysClockFreq+0x3a>
 800454a:	e0b7      	b.n	80046bc <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800454c:	4b61      	ldr	r3, [pc, #388]	; (80046d4 <HAL_RCC_GetSysClockFreq+0x1bc>)
 800454e:	60bb      	str	r3, [r7, #8]
       break;
 8004550:	e0b7      	b.n	80046c2 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004552:	4b61      	ldr	r3, [pc, #388]	; (80046d8 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8004554:	60bb      	str	r3, [r7, #8]
      break;
 8004556:	e0b4      	b.n	80046c2 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004558:	4b5d      	ldr	r3, [pc, #372]	; (80046d0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800455a:	685b      	ldr	r3, [r3, #4]
 800455c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004560:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004562:	4b5b      	ldr	r3, [pc, #364]	; (80046d0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004564:	685b      	ldr	r3, [r3, #4]
 8004566:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800456a:	2b00      	cmp	r3, #0
 800456c:	d04d      	beq.n	800460a <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800456e:	4b58      	ldr	r3, [pc, #352]	; (80046d0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004570:	685b      	ldr	r3, [r3, #4]
 8004572:	099b      	lsrs	r3, r3, #6
 8004574:	461a      	mov	r2, r3
 8004576:	f04f 0300 	mov.w	r3, #0
 800457a:	f240 10ff 	movw	r0, #511	; 0x1ff
 800457e:	f04f 0100 	mov.w	r1, #0
 8004582:	ea02 0800 	and.w	r8, r2, r0
 8004586:	ea03 0901 	and.w	r9, r3, r1
 800458a:	4640      	mov	r0, r8
 800458c:	4649      	mov	r1, r9
 800458e:	f04f 0200 	mov.w	r2, #0
 8004592:	f04f 0300 	mov.w	r3, #0
 8004596:	014b      	lsls	r3, r1, #5
 8004598:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800459c:	0142      	lsls	r2, r0, #5
 800459e:	4610      	mov	r0, r2
 80045a0:	4619      	mov	r1, r3
 80045a2:	ebb0 0008 	subs.w	r0, r0, r8
 80045a6:	eb61 0109 	sbc.w	r1, r1, r9
 80045aa:	f04f 0200 	mov.w	r2, #0
 80045ae:	f04f 0300 	mov.w	r3, #0
 80045b2:	018b      	lsls	r3, r1, #6
 80045b4:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80045b8:	0182      	lsls	r2, r0, #6
 80045ba:	1a12      	subs	r2, r2, r0
 80045bc:	eb63 0301 	sbc.w	r3, r3, r1
 80045c0:	f04f 0000 	mov.w	r0, #0
 80045c4:	f04f 0100 	mov.w	r1, #0
 80045c8:	00d9      	lsls	r1, r3, #3
 80045ca:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80045ce:	00d0      	lsls	r0, r2, #3
 80045d0:	4602      	mov	r2, r0
 80045d2:	460b      	mov	r3, r1
 80045d4:	eb12 0208 	adds.w	r2, r2, r8
 80045d8:	eb43 0309 	adc.w	r3, r3, r9
 80045dc:	f04f 0000 	mov.w	r0, #0
 80045e0:	f04f 0100 	mov.w	r1, #0
 80045e4:	0259      	lsls	r1, r3, #9
 80045e6:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 80045ea:	0250      	lsls	r0, r2, #9
 80045ec:	4602      	mov	r2, r0
 80045ee:	460b      	mov	r3, r1
 80045f0:	4610      	mov	r0, r2
 80045f2:	4619      	mov	r1, r3
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	461a      	mov	r2, r3
 80045f8:	f04f 0300 	mov.w	r3, #0
 80045fc:	f7fc fc5a 	bl	8000eb4 <__aeabi_uldivmod>
 8004600:	4602      	mov	r2, r0
 8004602:	460b      	mov	r3, r1
 8004604:	4613      	mov	r3, r2
 8004606:	60fb      	str	r3, [r7, #12]
 8004608:	e04a      	b.n	80046a0 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800460a:	4b31      	ldr	r3, [pc, #196]	; (80046d0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800460c:	685b      	ldr	r3, [r3, #4]
 800460e:	099b      	lsrs	r3, r3, #6
 8004610:	461a      	mov	r2, r3
 8004612:	f04f 0300 	mov.w	r3, #0
 8004616:	f240 10ff 	movw	r0, #511	; 0x1ff
 800461a:	f04f 0100 	mov.w	r1, #0
 800461e:	ea02 0400 	and.w	r4, r2, r0
 8004622:	ea03 0501 	and.w	r5, r3, r1
 8004626:	4620      	mov	r0, r4
 8004628:	4629      	mov	r1, r5
 800462a:	f04f 0200 	mov.w	r2, #0
 800462e:	f04f 0300 	mov.w	r3, #0
 8004632:	014b      	lsls	r3, r1, #5
 8004634:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8004638:	0142      	lsls	r2, r0, #5
 800463a:	4610      	mov	r0, r2
 800463c:	4619      	mov	r1, r3
 800463e:	1b00      	subs	r0, r0, r4
 8004640:	eb61 0105 	sbc.w	r1, r1, r5
 8004644:	f04f 0200 	mov.w	r2, #0
 8004648:	f04f 0300 	mov.w	r3, #0
 800464c:	018b      	lsls	r3, r1, #6
 800464e:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8004652:	0182      	lsls	r2, r0, #6
 8004654:	1a12      	subs	r2, r2, r0
 8004656:	eb63 0301 	sbc.w	r3, r3, r1
 800465a:	f04f 0000 	mov.w	r0, #0
 800465e:	f04f 0100 	mov.w	r1, #0
 8004662:	00d9      	lsls	r1, r3, #3
 8004664:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004668:	00d0      	lsls	r0, r2, #3
 800466a:	4602      	mov	r2, r0
 800466c:	460b      	mov	r3, r1
 800466e:	1912      	adds	r2, r2, r4
 8004670:	eb45 0303 	adc.w	r3, r5, r3
 8004674:	f04f 0000 	mov.w	r0, #0
 8004678:	f04f 0100 	mov.w	r1, #0
 800467c:	0299      	lsls	r1, r3, #10
 800467e:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8004682:	0290      	lsls	r0, r2, #10
 8004684:	4602      	mov	r2, r0
 8004686:	460b      	mov	r3, r1
 8004688:	4610      	mov	r0, r2
 800468a:	4619      	mov	r1, r3
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	461a      	mov	r2, r3
 8004690:	f04f 0300 	mov.w	r3, #0
 8004694:	f7fc fc0e 	bl	8000eb4 <__aeabi_uldivmod>
 8004698:	4602      	mov	r2, r0
 800469a:	460b      	mov	r3, r1
 800469c:	4613      	mov	r3, r2
 800469e:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80046a0:	4b0b      	ldr	r3, [pc, #44]	; (80046d0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80046a2:	685b      	ldr	r3, [r3, #4]
 80046a4:	0c1b      	lsrs	r3, r3, #16
 80046a6:	f003 0303 	and.w	r3, r3, #3
 80046aa:	3301      	adds	r3, #1
 80046ac:	005b      	lsls	r3, r3, #1
 80046ae:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80046b0:	68fa      	ldr	r2, [r7, #12]
 80046b2:	683b      	ldr	r3, [r7, #0]
 80046b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80046b8:	60bb      	str	r3, [r7, #8]
      break;
 80046ba:	e002      	b.n	80046c2 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80046bc:	4b05      	ldr	r3, [pc, #20]	; (80046d4 <HAL_RCC_GetSysClockFreq+0x1bc>)
 80046be:	60bb      	str	r3, [r7, #8]
      break;
 80046c0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80046c2:	68bb      	ldr	r3, [r7, #8]
}
 80046c4:	4618      	mov	r0, r3
 80046c6:	3710      	adds	r7, #16
 80046c8:	46bd      	mov	sp, r7
 80046ca:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80046ce:	bf00      	nop
 80046d0:	40023800 	.word	0x40023800
 80046d4:	00f42400 	.word	0x00f42400
 80046d8:	007a1200 	.word	0x007a1200

080046dc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80046dc:	b480      	push	{r7}
 80046de:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80046e0:	4b03      	ldr	r3, [pc, #12]	; (80046f0 <HAL_RCC_GetHCLKFreq+0x14>)
 80046e2:	681b      	ldr	r3, [r3, #0]
}
 80046e4:	4618      	mov	r0, r3
 80046e6:	46bd      	mov	sp, r7
 80046e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ec:	4770      	bx	lr
 80046ee:	bf00      	nop
 80046f0:	20000004 	.word	0x20000004

080046f4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80046f4:	b580      	push	{r7, lr}
 80046f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80046f8:	f7ff fff0 	bl	80046dc <HAL_RCC_GetHCLKFreq>
 80046fc:	4602      	mov	r2, r0
 80046fe:	4b05      	ldr	r3, [pc, #20]	; (8004714 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004700:	689b      	ldr	r3, [r3, #8]
 8004702:	0a9b      	lsrs	r3, r3, #10
 8004704:	f003 0307 	and.w	r3, r3, #7
 8004708:	4903      	ldr	r1, [pc, #12]	; (8004718 <HAL_RCC_GetPCLK1Freq+0x24>)
 800470a:	5ccb      	ldrb	r3, [r1, r3]
 800470c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004710:	4618      	mov	r0, r3
 8004712:	bd80      	pop	{r7, pc}
 8004714:	40023800 	.word	0x40023800
 8004718:	0800a564 	.word	0x0800a564

0800471c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800471c:	b580      	push	{r7, lr}
 800471e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004720:	f7ff ffdc 	bl	80046dc <HAL_RCC_GetHCLKFreq>
 8004724:	4602      	mov	r2, r0
 8004726:	4b05      	ldr	r3, [pc, #20]	; (800473c <HAL_RCC_GetPCLK2Freq+0x20>)
 8004728:	689b      	ldr	r3, [r3, #8]
 800472a:	0b5b      	lsrs	r3, r3, #13
 800472c:	f003 0307 	and.w	r3, r3, #7
 8004730:	4903      	ldr	r1, [pc, #12]	; (8004740 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004732:	5ccb      	ldrb	r3, [r1, r3]
 8004734:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004738:	4618      	mov	r0, r3
 800473a:	bd80      	pop	{r7, pc}
 800473c:	40023800 	.word	0x40023800
 8004740:	0800a564 	.word	0x0800a564

08004744 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004744:	b580      	push	{r7, lr}
 8004746:	b082      	sub	sp, #8
 8004748:	af00      	add	r7, sp, #0
 800474a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	2b00      	cmp	r3, #0
 8004750:	d101      	bne.n	8004756 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004752:	2301      	movs	r3, #1
 8004754:	e07b      	b.n	800484e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800475a:	2b00      	cmp	r3, #0
 800475c:	d108      	bne.n	8004770 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	685b      	ldr	r3, [r3, #4]
 8004762:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004766:	d009      	beq.n	800477c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	2200      	movs	r2, #0
 800476c:	61da      	str	r2, [r3, #28]
 800476e:	e005      	b.n	800477c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	2200      	movs	r2, #0
 8004774:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	2200      	movs	r2, #0
 800477a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	2200      	movs	r2, #0
 8004780:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004788:	b2db      	uxtb	r3, r3
 800478a:	2b00      	cmp	r3, #0
 800478c:	d106      	bne.n	800479c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	2200      	movs	r2, #0
 8004792:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004796:	6878      	ldr	r0, [r7, #4]
 8004798:	f7fd fc92 	bl	80020c0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	2202      	movs	r2, #2
 80047a0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	681a      	ldr	r2, [r3, #0]
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80047b2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	685b      	ldr	r3, [r3, #4]
 80047b8:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	689b      	ldr	r3, [r3, #8]
 80047c0:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80047c4:	431a      	orrs	r2, r3
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	68db      	ldr	r3, [r3, #12]
 80047ca:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80047ce:	431a      	orrs	r2, r3
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	691b      	ldr	r3, [r3, #16]
 80047d4:	f003 0302 	and.w	r3, r3, #2
 80047d8:	431a      	orrs	r2, r3
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	695b      	ldr	r3, [r3, #20]
 80047de:	f003 0301 	and.w	r3, r3, #1
 80047e2:	431a      	orrs	r2, r3
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	699b      	ldr	r3, [r3, #24]
 80047e8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80047ec:	431a      	orrs	r2, r3
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	69db      	ldr	r3, [r3, #28]
 80047f2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80047f6:	431a      	orrs	r2, r3
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	6a1b      	ldr	r3, [r3, #32]
 80047fc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004800:	ea42 0103 	orr.w	r1, r2, r3
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004808:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	430a      	orrs	r2, r1
 8004812:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	699b      	ldr	r3, [r3, #24]
 8004818:	0c1b      	lsrs	r3, r3, #16
 800481a:	f003 0104 	and.w	r1, r3, #4
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004822:	f003 0210 	and.w	r2, r3, #16
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	430a      	orrs	r2, r1
 800482c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	69da      	ldr	r2, [r3, #28]
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800483c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	2200      	movs	r2, #0
 8004842:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	2201      	movs	r2, #1
 8004848:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800484c:	2300      	movs	r3, #0
}
 800484e:	4618      	mov	r0, r3
 8004850:	3708      	adds	r7, #8
 8004852:	46bd      	mov	sp, r7
 8004854:	bd80      	pop	{r7, pc}
	...

08004858 <HAL_SPI_Transmit_IT>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8004858:	b480      	push	{r7}
 800485a:	b087      	sub	sp, #28
 800485c:	af00      	add	r7, sp, #0
 800485e:	60f8      	str	r0, [r7, #12]
 8004860:	60b9      	str	r1, [r7, #8]
 8004862:	4613      	mov	r3, r2
 8004864:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004866:	2300      	movs	r3, #0
 8004868:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004870:	2b01      	cmp	r3, #1
 8004872:	d101      	bne.n	8004878 <HAL_SPI_Transmit_IT+0x20>
 8004874:	2302      	movs	r3, #2
 8004876:	e06f      	b.n	8004958 <HAL_SPI_Transmit_IT+0x100>
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	2201      	movs	r2, #1
 800487c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if ((pData == NULL) || (Size == 0U))
 8004880:	68bb      	ldr	r3, [r7, #8]
 8004882:	2b00      	cmp	r3, #0
 8004884:	d002      	beq.n	800488c <HAL_SPI_Transmit_IT+0x34>
 8004886:	88fb      	ldrh	r3, [r7, #6]
 8004888:	2b00      	cmp	r3, #0
 800488a:	d102      	bne.n	8004892 <HAL_SPI_Transmit_IT+0x3a>
  {
    errorcode = HAL_ERROR;
 800488c:	2301      	movs	r3, #1
 800488e:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004890:	e05d      	b.n	800494e <HAL_SPI_Transmit_IT+0xf6>
  }

  if (hspi->State != HAL_SPI_STATE_READY)
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004898:	b2db      	uxtb	r3, r3
 800489a:	2b01      	cmp	r3, #1
 800489c:	d002      	beq.n	80048a4 <HAL_SPI_Transmit_IT+0x4c>
  {
    errorcode = HAL_BUSY;
 800489e:	2302      	movs	r3, #2
 80048a0:	75fb      	strb	r3, [r7, #23]
    goto error;
 80048a2:	e054      	b.n	800494e <HAL_SPI_Transmit_IT+0xf6>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	2203      	movs	r2, #3
 80048a8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	2200      	movs	r2, #0
 80048b0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	68ba      	ldr	r2, [r7, #8]
 80048b6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	88fa      	ldrh	r2, [r7, #6]
 80048bc:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	88fa      	ldrh	r2, [r7, #6]
 80048c2:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	2200      	movs	r2, #0
 80048c8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	2200      	movs	r2, #0
 80048ce:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	2200      	movs	r2, #0
 80048d4:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	2200      	movs	r2, #0
 80048da:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	68db      	ldr	r3, [r3, #12]
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d003      	beq.n	80048ec <HAL_SPI_Transmit_IT+0x94>
  {
    hspi->TxISR = SPI_TxISR_16BIT;
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	4a1f      	ldr	r2, [pc, #124]	; (8004964 <HAL_SPI_Transmit_IT+0x10c>)
 80048e8:	645a      	str	r2, [r3, #68]	; 0x44
 80048ea:	e002      	b.n	80048f2 <HAL_SPI_Transmit_IT+0x9a>
  }
  else
  {
    hspi->TxISR = SPI_TxISR_8BIT;
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	4a1e      	ldr	r2, [pc, #120]	; (8004968 <HAL_SPI_Transmit_IT+0x110>)
 80048f0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	689b      	ldr	r3, [r3, #8]
 80048f6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80048fa:	d10f      	bne.n	800491c <HAL_SPI_Transmit_IT+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	681a      	ldr	r2, [r3, #0]
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800490a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	681a      	ldr	r2, [r3, #0]
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800491a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	685a      	ldr	r2, [r3, #4]
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	f042 02a0 	orr.w	r2, r2, #160	; 0xa0
 800492a:	605a      	str	r2, [r3, #4]


  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004936:	2b40      	cmp	r3, #64	; 0x40
 8004938:	d008      	beq.n	800494c <HAL_SPI_Transmit_IT+0xf4>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	681a      	ldr	r2, [r3, #0]
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004948:	601a      	str	r2, [r3, #0]
 800494a:	e000      	b.n	800494e <HAL_SPI_Transmit_IT+0xf6>
  }

error :
 800494c:	bf00      	nop
  __HAL_UNLOCK(hspi);
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	2200      	movs	r2, #0
 8004952:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004956:	7dfb      	ldrb	r3, [r7, #23]
}
 8004958:	4618      	mov	r0, r3
 800495a:	371c      	adds	r7, #28
 800495c:	46bd      	mov	sp, r7
 800495e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004962:	4770      	bx	lr
 8004964:	08004bef 	.word	0x08004bef
 8004968:	08004ba9 	.word	0x08004ba9

0800496c <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800496c:	b580      	push	{r7, lr}
 800496e:	b088      	sub	sp, #32
 8004970:	af00      	add	r7, sp, #0
 8004972:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	685b      	ldr	r3, [r3, #4]
 800497a:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	689b      	ldr	r3, [r3, #8]
 8004982:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8004984:	69bb      	ldr	r3, [r7, #24]
 8004986:	099b      	lsrs	r3, r3, #6
 8004988:	f003 0301 	and.w	r3, r3, #1
 800498c:	2b00      	cmp	r3, #0
 800498e:	d10f      	bne.n	80049b0 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8004990:	69bb      	ldr	r3, [r7, #24]
 8004992:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8004996:	2b00      	cmp	r3, #0
 8004998:	d00a      	beq.n	80049b0 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800499a:	69fb      	ldr	r3, [r7, #28]
 800499c:	099b      	lsrs	r3, r3, #6
 800499e:	f003 0301 	and.w	r3, r3, #1
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d004      	beq.n	80049b0 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049aa:	6878      	ldr	r0, [r7, #4]
 80049ac:	4798      	blx	r3
    return;
 80049ae:	e0d7      	b.n	8004b60 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 80049b0:	69bb      	ldr	r3, [r7, #24]
 80049b2:	085b      	lsrs	r3, r3, #1
 80049b4:	f003 0301 	and.w	r3, r3, #1
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d00a      	beq.n	80049d2 <HAL_SPI_IRQHandler+0x66>
 80049bc:	69fb      	ldr	r3, [r7, #28]
 80049be:	09db      	lsrs	r3, r3, #7
 80049c0:	f003 0301 	and.w	r3, r3, #1
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	d004      	beq.n	80049d2 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80049cc:	6878      	ldr	r0, [r7, #4]
 80049ce:	4798      	blx	r3
    return;
 80049d0:	e0c6      	b.n	8004b60 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80049d2:	69bb      	ldr	r3, [r7, #24]
 80049d4:	095b      	lsrs	r3, r3, #5
 80049d6:	f003 0301 	and.w	r3, r3, #1
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d10c      	bne.n	80049f8 <HAL_SPI_IRQHandler+0x8c>
 80049de:	69bb      	ldr	r3, [r7, #24]
 80049e0:	099b      	lsrs	r3, r3, #6
 80049e2:	f003 0301 	and.w	r3, r3, #1
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d106      	bne.n	80049f8 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 80049ea:	69bb      	ldr	r3, [r7, #24]
 80049ec:	0a1b      	lsrs	r3, r3, #8
 80049ee:	f003 0301 	and.w	r3, r3, #1
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	f000 80b4 	beq.w	8004b60 <HAL_SPI_IRQHandler+0x1f4>
 80049f8:	69fb      	ldr	r3, [r7, #28]
 80049fa:	095b      	lsrs	r3, r3, #5
 80049fc:	f003 0301 	and.w	r3, r3, #1
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	f000 80ad 	beq.w	8004b60 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8004a06:	69bb      	ldr	r3, [r7, #24]
 8004a08:	099b      	lsrs	r3, r3, #6
 8004a0a:	f003 0301 	and.w	r3, r3, #1
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d023      	beq.n	8004a5a <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004a18:	b2db      	uxtb	r3, r3
 8004a1a:	2b03      	cmp	r3, #3
 8004a1c:	d011      	beq.n	8004a42 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a22:	f043 0204 	orr.w	r2, r3, #4
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004a2a:	2300      	movs	r3, #0
 8004a2c:	617b      	str	r3, [r7, #20]
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	68db      	ldr	r3, [r3, #12]
 8004a34:	617b      	str	r3, [r7, #20]
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	689b      	ldr	r3, [r3, #8]
 8004a3c:	617b      	str	r3, [r7, #20]
 8004a3e:	697b      	ldr	r3, [r7, #20]
 8004a40:	e00b      	b.n	8004a5a <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004a42:	2300      	movs	r3, #0
 8004a44:	613b      	str	r3, [r7, #16]
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	68db      	ldr	r3, [r3, #12]
 8004a4c:	613b      	str	r3, [r7, #16]
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	689b      	ldr	r3, [r3, #8]
 8004a54:	613b      	str	r3, [r7, #16]
 8004a56:	693b      	ldr	r3, [r7, #16]
        return;
 8004a58:	e082      	b.n	8004b60 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8004a5a:	69bb      	ldr	r3, [r7, #24]
 8004a5c:	095b      	lsrs	r3, r3, #5
 8004a5e:	f003 0301 	and.w	r3, r3, #1
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d014      	beq.n	8004a90 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a6a:	f043 0201 	orr.w	r2, r3, #1
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8004a72:	2300      	movs	r3, #0
 8004a74:	60fb      	str	r3, [r7, #12]
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	689b      	ldr	r3, [r3, #8]
 8004a7c:	60fb      	str	r3, [r7, #12]
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	681a      	ldr	r2, [r3, #0]
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004a8c:	601a      	str	r2, [r3, #0]
 8004a8e:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8004a90:	69bb      	ldr	r3, [r7, #24]
 8004a92:	0a1b      	lsrs	r3, r3, #8
 8004a94:	f003 0301 	and.w	r3, r3, #1
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d00c      	beq.n	8004ab6 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004aa0:	f043 0208 	orr.w	r2, r3, #8
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8004aa8:	2300      	movs	r3, #0
 8004aaa:	60bb      	str	r3, [r7, #8]
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	689b      	ldr	r3, [r3, #8]
 8004ab2:	60bb      	str	r3, [r7, #8]
 8004ab4:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d04f      	beq.n	8004b5e <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	685a      	ldr	r2, [r3, #4]
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004acc:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	2201      	movs	r2, #1
 8004ad2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8004ad6:	69fb      	ldr	r3, [r7, #28]
 8004ad8:	f003 0302 	and.w	r3, r3, #2
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d104      	bne.n	8004aea <HAL_SPI_IRQHandler+0x17e>
 8004ae0:	69fb      	ldr	r3, [r7, #28]
 8004ae2:	f003 0301 	and.w	r3, r3, #1
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d034      	beq.n	8004b54 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	685a      	ldr	r2, [r3, #4]
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	f022 0203 	bic.w	r2, r2, #3
 8004af8:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d011      	beq.n	8004b26 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004b06:	4a18      	ldr	r2, [pc, #96]	; (8004b68 <HAL_SPI_IRQHandler+0x1fc>)
 8004b08:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004b0e:	4618      	mov	r0, r3
 8004b10:	f7fe fd62 	bl	80035d8 <HAL_DMA_Abort_IT>
 8004b14:	4603      	mov	r3, r0
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d005      	beq.n	8004b26 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b1e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d016      	beq.n	8004b5c <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004b32:	4a0d      	ldr	r2, [pc, #52]	; (8004b68 <HAL_SPI_IRQHandler+0x1fc>)
 8004b34:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004b3a:	4618      	mov	r0, r3
 8004b3c:	f7fe fd4c 	bl	80035d8 <HAL_DMA_Abort_IT>
 8004b40:	4603      	mov	r3, r0
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d00a      	beq.n	8004b5c <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b4a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 8004b52:	e003      	b.n	8004b5c <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8004b54:	6878      	ldr	r0, [r7, #4]
 8004b56:	f000 f809 	bl	8004b6c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8004b5a:	e000      	b.n	8004b5e <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8004b5c:	bf00      	nop
    return;
 8004b5e:	bf00      	nop
  }
}
 8004b60:	3720      	adds	r7, #32
 8004b62:	46bd      	mov	sp, r7
 8004b64:	bd80      	pop	{r7, pc}
 8004b66:	bf00      	nop
 8004b68:	08004b81 	.word	0x08004b81

08004b6c <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8004b6c:	b480      	push	{r7}
 8004b6e:	b083      	sub	sp, #12
 8004b70:	af00      	add	r7, sp, #0
 8004b72:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8004b74:	bf00      	nop
 8004b76:	370c      	adds	r7, #12
 8004b78:	46bd      	mov	sp, r7
 8004b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b7e:	4770      	bx	lr

08004b80 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004b80:	b580      	push	{r7, lr}
 8004b82:	b084      	sub	sp, #16
 8004b84:	af00      	add	r7, sp, #0
 8004b86:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b8c:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	2200      	movs	r2, #0
 8004b92:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	2200      	movs	r2, #0
 8004b98:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8004b9a:	68f8      	ldr	r0, [r7, #12]
 8004b9c:	f7ff ffe6 	bl	8004b6c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004ba0:	bf00      	nop
 8004ba2:	3710      	adds	r7, #16
 8004ba4:	46bd      	mov	sp, r7
 8004ba6:	bd80      	pop	{r7, pc}

08004ba8 <SPI_TxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8004ba8:	b580      	push	{r7, lr}
 8004baa:	b082      	sub	sp, #8
 8004bac:	af00      	add	r7, sp, #0
 8004bae:	6078      	str	r0, [r7, #4]
  *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	330c      	adds	r3, #12
 8004bba:	7812      	ldrb	r2, [r2, #0]
 8004bbc:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr++;
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bc2:	1c5a      	adds	r2, r3, #1
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004bcc:	b29b      	uxth	r3, r3
 8004bce:	3b01      	subs	r3, #1
 8004bd0:	b29a      	uxth	r2, r3
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	86da      	strh	r2, [r3, #54]	; 0x36

  if (hspi->TxXferCount == 0U)
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004bda:	b29b      	uxth	r3, r3
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d102      	bne.n	8004be6 <SPI_TxISR_8BIT+0x3e>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 8004be0:	6878      	ldr	r0, [r7, #4]
 8004be2:	f000 f8f1 	bl	8004dc8 <SPI_CloseTx_ISR>
  }
}
 8004be6:	bf00      	nop
 8004be8:	3708      	adds	r7, #8
 8004bea:	46bd      	mov	sp, r7
 8004bec:	bd80      	pop	{r7, pc}

08004bee <SPI_TxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8004bee:	b580      	push	{r7, lr}
 8004bf0:	b082      	sub	sp, #8
 8004bf2:	af00      	add	r7, sp, #0
 8004bf4:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bfa:	881a      	ldrh	r2, [r3, #0]
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c06:	1c9a      	adds	r2, r3, #2
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004c10:	b29b      	uxth	r3, r3
 8004c12:	3b01      	subs	r3, #1
 8004c14:	b29a      	uxth	r2, r3
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	86da      	strh	r2, [r3, #54]	; 0x36

  if (hspi->TxXferCount == 0U)
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004c1e:	b29b      	uxth	r3, r3
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d102      	bne.n	8004c2a <SPI_TxISR_16BIT+0x3c>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 8004c24:	6878      	ldr	r0, [r7, #4]
 8004c26:	f000 f8cf 	bl	8004dc8 <SPI_CloseTx_ISR>
  }
}
 8004c2a:	bf00      	nop
 8004c2c:	3708      	adds	r7, #8
 8004c2e:	46bd      	mov	sp, r7
 8004c30:	bd80      	pop	{r7, pc}
	...

08004c34 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004c34:	b580      	push	{r7, lr}
 8004c36:	b088      	sub	sp, #32
 8004c38:	af00      	add	r7, sp, #0
 8004c3a:	60f8      	str	r0, [r7, #12]
 8004c3c:	60b9      	str	r1, [r7, #8]
 8004c3e:	603b      	str	r3, [r7, #0]
 8004c40:	4613      	mov	r3, r2
 8004c42:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004c44:	f7fd fcde 	bl	8002604 <HAL_GetTick>
 8004c48:	4602      	mov	r2, r0
 8004c4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c4c:	1a9b      	subs	r3, r3, r2
 8004c4e:	683a      	ldr	r2, [r7, #0]
 8004c50:	4413      	add	r3, r2
 8004c52:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004c54:	f7fd fcd6 	bl	8002604 <HAL_GetTick>
 8004c58:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004c5a:	4b39      	ldr	r3, [pc, #228]	; (8004d40 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	015b      	lsls	r3, r3, #5
 8004c60:	0d1b      	lsrs	r3, r3, #20
 8004c62:	69fa      	ldr	r2, [r7, #28]
 8004c64:	fb02 f303 	mul.w	r3, r2, r3
 8004c68:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004c6a:	e054      	b.n	8004d16 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004c6c:	683b      	ldr	r3, [r7, #0]
 8004c6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c72:	d050      	beq.n	8004d16 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004c74:	f7fd fcc6 	bl	8002604 <HAL_GetTick>
 8004c78:	4602      	mov	r2, r0
 8004c7a:	69bb      	ldr	r3, [r7, #24]
 8004c7c:	1ad3      	subs	r3, r2, r3
 8004c7e:	69fa      	ldr	r2, [r7, #28]
 8004c80:	429a      	cmp	r2, r3
 8004c82:	d902      	bls.n	8004c8a <SPI_WaitFlagStateUntilTimeout+0x56>
 8004c84:	69fb      	ldr	r3, [r7, #28]
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d13d      	bne.n	8004d06 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	685a      	ldr	r2, [r3, #4]
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004c98:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	685b      	ldr	r3, [r3, #4]
 8004c9e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004ca2:	d111      	bne.n	8004cc8 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	689b      	ldr	r3, [r3, #8]
 8004ca8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004cac:	d004      	beq.n	8004cb8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	689b      	ldr	r3, [r3, #8]
 8004cb2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004cb6:	d107      	bne.n	8004cc8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	681a      	ldr	r2, [r3, #0]
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004cc6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ccc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004cd0:	d10f      	bne.n	8004cf2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	681a      	ldr	r2, [r3, #0]
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004ce0:	601a      	str	r2, [r3, #0]
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	681a      	ldr	r2, [r3, #0]
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004cf0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	2201      	movs	r2, #1
 8004cf6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	2200      	movs	r2, #0
 8004cfe:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8004d02:	2303      	movs	r3, #3
 8004d04:	e017      	b.n	8004d36 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8004d06:	697b      	ldr	r3, [r7, #20]
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d101      	bne.n	8004d10 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004d0c:	2300      	movs	r3, #0
 8004d0e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004d10:	697b      	ldr	r3, [r7, #20]
 8004d12:	3b01      	subs	r3, #1
 8004d14:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	689a      	ldr	r2, [r3, #8]
 8004d1c:	68bb      	ldr	r3, [r7, #8]
 8004d1e:	4013      	ands	r3, r2
 8004d20:	68ba      	ldr	r2, [r7, #8]
 8004d22:	429a      	cmp	r2, r3
 8004d24:	bf0c      	ite	eq
 8004d26:	2301      	moveq	r3, #1
 8004d28:	2300      	movne	r3, #0
 8004d2a:	b2db      	uxtb	r3, r3
 8004d2c:	461a      	mov	r2, r3
 8004d2e:	79fb      	ldrb	r3, [r7, #7]
 8004d30:	429a      	cmp	r2, r3
 8004d32:	d19b      	bne.n	8004c6c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004d34:	2300      	movs	r3, #0
}
 8004d36:	4618      	mov	r0, r3
 8004d38:	3720      	adds	r7, #32
 8004d3a:	46bd      	mov	sp, r7
 8004d3c:	bd80      	pop	{r7, pc}
 8004d3e:	bf00      	nop
 8004d40:	20000004 	.word	0x20000004

08004d44 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004d44:	b580      	push	{r7, lr}
 8004d46:	b088      	sub	sp, #32
 8004d48:	af02      	add	r7, sp, #8
 8004d4a:	60f8      	str	r0, [r7, #12]
 8004d4c:	60b9      	str	r1, [r7, #8]
 8004d4e:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004d50:	4b1b      	ldr	r3, [pc, #108]	; (8004dc0 <SPI_EndRxTxTransaction+0x7c>)
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	4a1b      	ldr	r2, [pc, #108]	; (8004dc4 <SPI_EndRxTxTransaction+0x80>)
 8004d56:	fba2 2303 	umull	r2, r3, r2, r3
 8004d5a:	0d5b      	lsrs	r3, r3, #21
 8004d5c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004d60:	fb02 f303 	mul.w	r3, r2, r3
 8004d64:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	685b      	ldr	r3, [r3, #4]
 8004d6a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004d6e:	d112      	bne.n	8004d96 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	9300      	str	r3, [sp, #0]
 8004d74:	68bb      	ldr	r3, [r7, #8]
 8004d76:	2200      	movs	r2, #0
 8004d78:	2180      	movs	r1, #128	; 0x80
 8004d7a:	68f8      	ldr	r0, [r7, #12]
 8004d7c:	f7ff ff5a 	bl	8004c34 <SPI_WaitFlagStateUntilTimeout>
 8004d80:	4603      	mov	r3, r0
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d016      	beq.n	8004db4 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d8a:	f043 0220 	orr.w	r2, r3, #32
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8004d92:	2303      	movs	r3, #3
 8004d94:	e00f      	b.n	8004db6 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8004d96:	697b      	ldr	r3, [r7, #20]
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d00a      	beq.n	8004db2 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8004d9c:	697b      	ldr	r3, [r7, #20]
 8004d9e:	3b01      	subs	r3, #1
 8004da0:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	689b      	ldr	r3, [r3, #8]
 8004da8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004dac:	2b80      	cmp	r3, #128	; 0x80
 8004dae:	d0f2      	beq.n	8004d96 <SPI_EndRxTxTransaction+0x52>
 8004db0:	e000      	b.n	8004db4 <SPI_EndRxTxTransaction+0x70>
        break;
 8004db2:	bf00      	nop
  }

  return HAL_OK;
 8004db4:	2300      	movs	r3, #0
}
 8004db6:	4618      	mov	r0, r3
 8004db8:	3718      	adds	r7, #24
 8004dba:	46bd      	mov	sp, r7
 8004dbc:	bd80      	pop	{r7, pc}
 8004dbe:	bf00      	nop
 8004dc0:	20000004 	.word	0x20000004
 8004dc4:	165e9f81 	.word	0x165e9f81

08004dc8 <SPI_CloseTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseTx_ISR(SPI_HandleTypeDef *hspi)
{
 8004dc8:	b580      	push	{r7, lr}
 8004dca:	b086      	sub	sp, #24
 8004dcc:	af00      	add	r7, sp, #0
 8004dce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 8004dd0:	4b2c      	ldr	r3, [pc, #176]	; (8004e84 <SPI_CloseTx_ISR+0xbc>)
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	4a2c      	ldr	r2, [pc, #176]	; (8004e88 <SPI_CloseTx_ISR+0xc0>)
 8004dd6:	fba2 2303 	umull	r2, r3, r2, r3
 8004dda:	0a5b      	lsrs	r3, r3, #9
 8004ddc:	2264      	movs	r2, #100	; 0x64
 8004dde:	fb02 f303 	mul.w	r3, r2, r3
 8004de2:	613b      	str	r3, [r7, #16]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004de4:	f7fd fc0e 	bl	8002604 <HAL_GetTick>
 8004de8:	6178      	str	r0, [r7, #20]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 8004dea:	693b      	ldr	r3, [r7, #16]
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d106      	bne.n	8004dfe <SPI_CloseTx_ISR+0x36>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004df4:	f043 0220 	orr.w	r2, r3, #32
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8004dfc:	e009      	b.n	8004e12 <SPI_CloseTx_ISR+0x4a>
    }
    count--;
 8004dfe:	693b      	ldr	r3, [r7, #16]
 8004e00:	3b01      	subs	r3, #1
 8004e02:	613b      	str	r3, [r7, #16]
  } while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	689b      	ldr	r3, [r3, #8]
 8004e0a:	f003 0302 	and.w	r3, r3, #2
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d0eb      	beq.n	8004dea <SPI_CloseTx_ISR+0x22>

  /* Disable TXE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	685a      	ldr	r2, [r3, #4]
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004e20:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8004e22:	697a      	ldr	r2, [r7, #20]
 8004e24:	2164      	movs	r1, #100	; 0x64
 8004e26:	6878      	ldr	r0, [r7, #4]
 8004e28:	f7ff ff8c 	bl	8004d44 <SPI_EndRxTxTransaction>
 8004e2c:	4603      	mov	r3, r0
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d005      	beq.n	8004e3e <SPI_CloseTx_ISR+0x76>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e36:	f043 0220 	orr.w	r2, r3, #32
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	689b      	ldr	r3, [r3, #8]
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d10a      	bne.n	8004e5c <SPI_CloseTx_ISR+0x94>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004e46:	2300      	movs	r3, #0
 8004e48:	60fb      	str	r3, [r7, #12]
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	68db      	ldr	r3, [r3, #12]
 8004e50:	60fb      	str	r3, [r7, #12]
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	689b      	ldr	r3, [r3, #8]
 8004e58:	60fb      	str	r3, [r7, #12]
 8004e5a:	68fb      	ldr	r3, [r7, #12]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	2201      	movs	r2, #1
 8004e60:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d003      	beq.n	8004e74 <SPI_CloseTx_ISR+0xac>
  {
    /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
    hspi->ErrorCallback(hspi);
#else
    HAL_SPI_ErrorCallback(hspi);
 8004e6c:	6878      	ldr	r0, [r7, #4]
 8004e6e:	f7ff fe7d 	bl	8004b6c <HAL_SPI_ErrorCallback>
    hspi->TxCpltCallback(hspi);
#else
    HAL_SPI_TxCpltCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
}
 8004e72:	e002      	b.n	8004e7a <SPI_CloseTx_ISR+0xb2>
    HAL_SPI_TxCpltCallback(hspi);
 8004e74:	6878      	ldr	r0, [r7, #4]
 8004e76:	f7fd f827 	bl	8001ec8 <HAL_SPI_TxCpltCallback>
}
 8004e7a:	bf00      	nop
 8004e7c:	3718      	adds	r7, #24
 8004e7e:	46bd      	mov	sp, r7
 8004e80:	bd80      	pop	{r7, pc}
 8004e82:	bf00      	nop
 8004e84:	20000004 	.word	0x20000004
 8004e88:	057619f1 	.word	0x057619f1

08004e8c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004e8c:	b580      	push	{r7, lr}
 8004e8e:	b082      	sub	sp, #8
 8004e90:	af00      	add	r7, sp, #0
 8004e92:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d101      	bne.n	8004e9e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004e9a:	2301      	movs	r3, #1
 8004e9c:	e041      	b.n	8004f22 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004ea4:	b2db      	uxtb	r3, r3
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d106      	bne.n	8004eb8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	2200      	movs	r2, #0
 8004eae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004eb2:	6878      	ldr	r0, [r7, #4]
 8004eb4:	f7fd f954 	bl	8002160 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	2202      	movs	r2, #2
 8004ebc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681a      	ldr	r2, [r3, #0]
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	3304      	adds	r3, #4
 8004ec8:	4619      	mov	r1, r3
 8004eca:	4610      	mov	r0, r2
 8004ecc:	f000 fade 	bl	800548c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	2201      	movs	r2, #1
 8004ed4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	2201      	movs	r2, #1
 8004edc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	2201      	movs	r2, #1
 8004ee4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	2201      	movs	r2, #1
 8004eec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	2201      	movs	r2, #1
 8004ef4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	2201      	movs	r2, #1
 8004efc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	2201      	movs	r2, #1
 8004f04:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	2201      	movs	r2, #1
 8004f0c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	2201      	movs	r2, #1
 8004f14:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	2201      	movs	r2, #1
 8004f1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004f20:	2300      	movs	r3, #0
}
 8004f22:	4618      	mov	r0, r3
 8004f24:	3708      	adds	r7, #8
 8004f26:	46bd      	mov	sp, r7
 8004f28:	bd80      	pop	{r7, pc}
	...

08004f2c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004f2c:	b480      	push	{r7}
 8004f2e:	b085      	sub	sp, #20
 8004f30:	af00      	add	r7, sp, #0
 8004f32:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004f3a:	b2db      	uxtb	r3, r3
 8004f3c:	2b01      	cmp	r3, #1
 8004f3e:	d001      	beq.n	8004f44 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004f40:	2301      	movs	r3, #1
 8004f42:	e03c      	b.n	8004fbe <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	2202      	movs	r2, #2
 8004f48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	4a1e      	ldr	r2, [pc, #120]	; (8004fcc <HAL_TIM_Base_Start+0xa0>)
 8004f52:	4293      	cmp	r3, r2
 8004f54:	d018      	beq.n	8004f88 <HAL_TIM_Base_Start+0x5c>
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004f5e:	d013      	beq.n	8004f88 <HAL_TIM_Base_Start+0x5c>
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	4a1a      	ldr	r2, [pc, #104]	; (8004fd0 <HAL_TIM_Base_Start+0xa4>)
 8004f66:	4293      	cmp	r3, r2
 8004f68:	d00e      	beq.n	8004f88 <HAL_TIM_Base_Start+0x5c>
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	4a19      	ldr	r2, [pc, #100]	; (8004fd4 <HAL_TIM_Base_Start+0xa8>)
 8004f70:	4293      	cmp	r3, r2
 8004f72:	d009      	beq.n	8004f88 <HAL_TIM_Base_Start+0x5c>
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	4a17      	ldr	r2, [pc, #92]	; (8004fd8 <HAL_TIM_Base_Start+0xac>)
 8004f7a:	4293      	cmp	r3, r2
 8004f7c:	d004      	beq.n	8004f88 <HAL_TIM_Base_Start+0x5c>
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	4a16      	ldr	r2, [pc, #88]	; (8004fdc <HAL_TIM_Base_Start+0xb0>)
 8004f84:	4293      	cmp	r3, r2
 8004f86:	d111      	bne.n	8004fac <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	689b      	ldr	r3, [r3, #8]
 8004f8e:	f003 0307 	and.w	r3, r3, #7
 8004f92:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	2b06      	cmp	r3, #6
 8004f98:	d010      	beq.n	8004fbc <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	681a      	ldr	r2, [r3, #0]
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	f042 0201 	orr.w	r2, r2, #1
 8004fa8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004faa:	e007      	b.n	8004fbc <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	681a      	ldr	r2, [r3, #0]
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	f042 0201 	orr.w	r2, r2, #1
 8004fba:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004fbc:	2300      	movs	r3, #0
}
 8004fbe:	4618      	mov	r0, r3
 8004fc0:	3714      	adds	r7, #20
 8004fc2:	46bd      	mov	sp, r7
 8004fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fc8:	4770      	bx	lr
 8004fca:	bf00      	nop
 8004fcc:	40010000 	.word	0x40010000
 8004fd0:	40000400 	.word	0x40000400
 8004fd4:	40000800 	.word	0x40000800
 8004fd8:	40000c00 	.word	0x40000c00
 8004fdc:	40014000 	.word	0x40014000

08004fe0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004fe0:	b480      	push	{r7}
 8004fe2:	b085      	sub	sp, #20
 8004fe4:	af00      	add	r7, sp, #0
 8004fe6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004fee:	b2db      	uxtb	r3, r3
 8004ff0:	2b01      	cmp	r3, #1
 8004ff2:	d001      	beq.n	8004ff8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004ff4:	2301      	movs	r3, #1
 8004ff6:	e044      	b.n	8005082 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	2202      	movs	r2, #2
 8004ffc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	68da      	ldr	r2, [r3, #12]
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	f042 0201 	orr.w	r2, r2, #1
 800500e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	4a1e      	ldr	r2, [pc, #120]	; (8005090 <HAL_TIM_Base_Start_IT+0xb0>)
 8005016:	4293      	cmp	r3, r2
 8005018:	d018      	beq.n	800504c <HAL_TIM_Base_Start_IT+0x6c>
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005022:	d013      	beq.n	800504c <HAL_TIM_Base_Start_IT+0x6c>
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	4a1a      	ldr	r2, [pc, #104]	; (8005094 <HAL_TIM_Base_Start_IT+0xb4>)
 800502a:	4293      	cmp	r3, r2
 800502c:	d00e      	beq.n	800504c <HAL_TIM_Base_Start_IT+0x6c>
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	4a19      	ldr	r2, [pc, #100]	; (8005098 <HAL_TIM_Base_Start_IT+0xb8>)
 8005034:	4293      	cmp	r3, r2
 8005036:	d009      	beq.n	800504c <HAL_TIM_Base_Start_IT+0x6c>
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	4a17      	ldr	r2, [pc, #92]	; (800509c <HAL_TIM_Base_Start_IT+0xbc>)
 800503e:	4293      	cmp	r3, r2
 8005040:	d004      	beq.n	800504c <HAL_TIM_Base_Start_IT+0x6c>
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	4a16      	ldr	r2, [pc, #88]	; (80050a0 <HAL_TIM_Base_Start_IT+0xc0>)
 8005048:	4293      	cmp	r3, r2
 800504a:	d111      	bne.n	8005070 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	689b      	ldr	r3, [r3, #8]
 8005052:	f003 0307 	and.w	r3, r3, #7
 8005056:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	2b06      	cmp	r3, #6
 800505c:	d010      	beq.n	8005080 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	681a      	ldr	r2, [r3, #0]
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	f042 0201 	orr.w	r2, r2, #1
 800506c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800506e:	e007      	b.n	8005080 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	681a      	ldr	r2, [r3, #0]
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	f042 0201 	orr.w	r2, r2, #1
 800507e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005080:	2300      	movs	r3, #0
}
 8005082:	4618      	mov	r0, r3
 8005084:	3714      	adds	r7, #20
 8005086:	46bd      	mov	sp, r7
 8005088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800508c:	4770      	bx	lr
 800508e:	bf00      	nop
 8005090:	40010000 	.word	0x40010000
 8005094:	40000400 	.word	0x40000400
 8005098:	40000800 	.word	0x40000800
 800509c:	40000c00 	.word	0x40000c00
 80050a0:	40014000 	.word	0x40014000

080050a4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80050a4:	b580      	push	{r7, lr}
 80050a6:	b082      	sub	sp, #8
 80050a8:	af00      	add	r7, sp, #0
 80050aa:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	691b      	ldr	r3, [r3, #16]
 80050b2:	f003 0302 	and.w	r3, r3, #2
 80050b6:	2b02      	cmp	r3, #2
 80050b8:	d122      	bne.n	8005100 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	68db      	ldr	r3, [r3, #12]
 80050c0:	f003 0302 	and.w	r3, r3, #2
 80050c4:	2b02      	cmp	r3, #2
 80050c6:	d11b      	bne.n	8005100 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	f06f 0202 	mvn.w	r2, #2
 80050d0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	2201      	movs	r2, #1
 80050d6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	699b      	ldr	r3, [r3, #24]
 80050de:	f003 0303 	and.w	r3, r3, #3
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d003      	beq.n	80050ee <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80050e6:	6878      	ldr	r0, [r7, #4]
 80050e8:	f000 f9b2 	bl	8005450 <HAL_TIM_IC_CaptureCallback>
 80050ec:	e005      	b.n	80050fa <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80050ee:	6878      	ldr	r0, [r7, #4]
 80050f0:	f000 f9a4 	bl	800543c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80050f4:	6878      	ldr	r0, [r7, #4]
 80050f6:	f000 f9b5 	bl	8005464 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	2200      	movs	r2, #0
 80050fe:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	691b      	ldr	r3, [r3, #16]
 8005106:	f003 0304 	and.w	r3, r3, #4
 800510a:	2b04      	cmp	r3, #4
 800510c:	d122      	bne.n	8005154 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	68db      	ldr	r3, [r3, #12]
 8005114:	f003 0304 	and.w	r3, r3, #4
 8005118:	2b04      	cmp	r3, #4
 800511a:	d11b      	bne.n	8005154 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	f06f 0204 	mvn.w	r2, #4
 8005124:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	2202      	movs	r2, #2
 800512a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	699b      	ldr	r3, [r3, #24]
 8005132:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005136:	2b00      	cmp	r3, #0
 8005138:	d003      	beq.n	8005142 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800513a:	6878      	ldr	r0, [r7, #4]
 800513c:	f000 f988 	bl	8005450 <HAL_TIM_IC_CaptureCallback>
 8005140:	e005      	b.n	800514e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005142:	6878      	ldr	r0, [r7, #4]
 8005144:	f000 f97a 	bl	800543c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005148:	6878      	ldr	r0, [r7, #4]
 800514a:	f000 f98b 	bl	8005464 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	2200      	movs	r2, #0
 8005152:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	691b      	ldr	r3, [r3, #16]
 800515a:	f003 0308 	and.w	r3, r3, #8
 800515e:	2b08      	cmp	r3, #8
 8005160:	d122      	bne.n	80051a8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	68db      	ldr	r3, [r3, #12]
 8005168:	f003 0308 	and.w	r3, r3, #8
 800516c:	2b08      	cmp	r3, #8
 800516e:	d11b      	bne.n	80051a8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	f06f 0208 	mvn.w	r2, #8
 8005178:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	2204      	movs	r2, #4
 800517e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	69db      	ldr	r3, [r3, #28]
 8005186:	f003 0303 	and.w	r3, r3, #3
 800518a:	2b00      	cmp	r3, #0
 800518c:	d003      	beq.n	8005196 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800518e:	6878      	ldr	r0, [r7, #4]
 8005190:	f000 f95e 	bl	8005450 <HAL_TIM_IC_CaptureCallback>
 8005194:	e005      	b.n	80051a2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005196:	6878      	ldr	r0, [r7, #4]
 8005198:	f000 f950 	bl	800543c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800519c:	6878      	ldr	r0, [r7, #4]
 800519e:	f000 f961 	bl	8005464 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	2200      	movs	r2, #0
 80051a6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	691b      	ldr	r3, [r3, #16]
 80051ae:	f003 0310 	and.w	r3, r3, #16
 80051b2:	2b10      	cmp	r3, #16
 80051b4:	d122      	bne.n	80051fc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	68db      	ldr	r3, [r3, #12]
 80051bc:	f003 0310 	and.w	r3, r3, #16
 80051c0:	2b10      	cmp	r3, #16
 80051c2:	d11b      	bne.n	80051fc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	f06f 0210 	mvn.w	r2, #16
 80051cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	2208      	movs	r2, #8
 80051d2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	69db      	ldr	r3, [r3, #28]
 80051da:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d003      	beq.n	80051ea <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80051e2:	6878      	ldr	r0, [r7, #4]
 80051e4:	f000 f934 	bl	8005450 <HAL_TIM_IC_CaptureCallback>
 80051e8:	e005      	b.n	80051f6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80051ea:	6878      	ldr	r0, [r7, #4]
 80051ec:	f000 f926 	bl	800543c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80051f0:	6878      	ldr	r0, [r7, #4]
 80051f2:	f000 f937 	bl	8005464 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	2200      	movs	r2, #0
 80051fa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	691b      	ldr	r3, [r3, #16]
 8005202:	f003 0301 	and.w	r3, r3, #1
 8005206:	2b01      	cmp	r3, #1
 8005208:	d10e      	bne.n	8005228 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	68db      	ldr	r3, [r3, #12]
 8005210:	f003 0301 	and.w	r3, r3, #1
 8005214:	2b01      	cmp	r3, #1
 8005216:	d107      	bne.n	8005228 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	f06f 0201 	mvn.w	r2, #1
 8005220:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005222:	6878      	ldr	r0, [r7, #4]
 8005224:	f7fc fe66 	bl	8001ef4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	691b      	ldr	r3, [r3, #16]
 800522e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005232:	2b80      	cmp	r3, #128	; 0x80
 8005234:	d10e      	bne.n	8005254 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	68db      	ldr	r3, [r3, #12]
 800523c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005240:	2b80      	cmp	r3, #128	; 0x80
 8005242:	d107      	bne.n	8005254 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800524c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800524e:	6878      	ldr	r0, [r7, #4]
 8005250:	f000 faae 	bl	80057b0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	691b      	ldr	r3, [r3, #16]
 800525a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800525e:	2b40      	cmp	r3, #64	; 0x40
 8005260:	d10e      	bne.n	8005280 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	68db      	ldr	r3, [r3, #12]
 8005268:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800526c:	2b40      	cmp	r3, #64	; 0x40
 800526e:	d107      	bne.n	8005280 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005278:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800527a:	6878      	ldr	r0, [r7, #4]
 800527c:	f000 f8fc 	bl	8005478 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	691b      	ldr	r3, [r3, #16]
 8005286:	f003 0320 	and.w	r3, r3, #32
 800528a:	2b20      	cmp	r3, #32
 800528c:	d10e      	bne.n	80052ac <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	68db      	ldr	r3, [r3, #12]
 8005294:	f003 0320 	and.w	r3, r3, #32
 8005298:	2b20      	cmp	r3, #32
 800529a:	d107      	bne.n	80052ac <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	f06f 0220 	mvn.w	r2, #32
 80052a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80052a6:	6878      	ldr	r0, [r7, #4]
 80052a8:	f000 fa78 	bl	800579c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80052ac:	bf00      	nop
 80052ae:	3708      	adds	r7, #8
 80052b0:	46bd      	mov	sp, r7
 80052b2:	bd80      	pop	{r7, pc}

080052b4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80052b4:	b580      	push	{r7, lr}
 80052b6:	b084      	sub	sp, #16
 80052b8:	af00      	add	r7, sp, #0
 80052ba:	6078      	str	r0, [r7, #4]
 80052bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80052c4:	2b01      	cmp	r3, #1
 80052c6:	d101      	bne.n	80052cc <HAL_TIM_ConfigClockSource+0x18>
 80052c8:	2302      	movs	r3, #2
 80052ca:	e0b3      	b.n	8005434 <HAL_TIM_ConfigClockSource+0x180>
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	2201      	movs	r2, #1
 80052d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	2202      	movs	r2, #2
 80052d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	689b      	ldr	r3, [r3, #8]
 80052e2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80052ea:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80052f2:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	68fa      	ldr	r2, [r7, #12]
 80052fa:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80052fc:	683b      	ldr	r3, [r7, #0]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005304:	d03e      	beq.n	8005384 <HAL_TIM_ConfigClockSource+0xd0>
 8005306:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800530a:	f200 8087 	bhi.w	800541c <HAL_TIM_ConfigClockSource+0x168>
 800530e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005312:	f000 8085 	beq.w	8005420 <HAL_TIM_ConfigClockSource+0x16c>
 8005316:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800531a:	d87f      	bhi.n	800541c <HAL_TIM_ConfigClockSource+0x168>
 800531c:	2b70      	cmp	r3, #112	; 0x70
 800531e:	d01a      	beq.n	8005356 <HAL_TIM_ConfigClockSource+0xa2>
 8005320:	2b70      	cmp	r3, #112	; 0x70
 8005322:	d87b      	bhi.n	800541c <HAL_TIM_ConfigClockSource+0x168>
 8005324:	2b60      	cmp	r3, #96	; 0x60
 8005326:	d050      	beq.n	80053ca <HAL_TIM_ConfigClockSource+0x116>
 8005328:	2b60      	cmp	r3, #96	; 0x60
 800532a:	d877      	bhi.n	800541c <HAL_TIM_ConfigClockSource+0x168>
 800532c:	2b50      	cmp	r3, #80	; 0x50
 800532e:	d03c      	beq.n	80053aa <HAL_TIM_ConfigClockSource+0xf6>
 8005330:	2b50      	cmp	r3, #80	; 0x50
 8005332:	d873      	bhi.n	800541c <HAL_TIM_ConfigClockSource+0x168>
 8005334:	2b40      	cmp	r3, #64	; 0x40
 8005336:	d058      	beq.n	80053ea <HAL_TIM_ConfigClockSource+0x136>
 8005338:	2b40      	cmp	r3, #64	; 0x40
 800533a:	d86f      	bhi.n	800541c <HAL_TIM_ConfigClockSource+0x168>
 800533c:	2b30      	cmp	r3, #48	; 0x30
 800533e:	d064      	beq.n	800540a <HAL_TIM_ConfigClockSource+0x156>
 8005340:	2b30      	cmp	r3, #48	; 0x30
 8005342:	d86b      	bhi.n	800541c <HAL_TIM_ConfigClockSource+0x168>
 8005344:	2b20      	cmp	r3, #32
 8005346:	d060      	beq.n	800540a <HAL_TIM_ConfigClockSource+0x156>
 8005348:	2b20      	cmp	r3, #32
 800534a:	d867      	bhi.n	800541c <HAL_TIM_ConfigClockSource+0x168>
 800534c:	2b00      	cmp	r3, #0
 800534e:	d05c      	beq.n	800540a <HAL_TIM_ConfigClockSource+0x156>
 8005350:	2b10      	cmp	r3, #16
 8005352:	d05a      	beq.n	800540a <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8005354:	e062      	b.n	800541c <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	6818      	ldr	r0, [r3, #0]
 800535a:	683b      	ldr	r3, [r7, #0]
 800535c:	6899      	ldr	r1, [r3, #8]
 800535e:	683b      	ldr	r3, [r7, #0]
 8005360:	685a      	ldr	r2, [r3, #4]
 8005362:	683b      	ldr	r3, [r7, #0]
 8005364:	68db      	ldr	r3, [r3, #12]
 8005366:	f000 f98b 	bl	8005680 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	689b      	ldr	r3, [r3, #8]
 8005370:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005378:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	68fa      	ldr	r2, [r7, #12]
 8005380:	609a      	str	r2, [r3, #8]
      break;
 8005382:	e04e      	b.n	8005422 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	6818      	ldr	r0, [r3, #0]
 8005388:	683b      	ldr	r3, [r7, #0]
 800538a:	6899      	ldr	r1, [r3, #8]
 800538c:	683b      	ldr	r3, [r7, #0]
 800538e:	685a      	ldr	r2, [r3, #4]
 8005390:	683b      	ldr	r3, [r7, #0]
 8005392:	68db      	ldr	r3, [r3, #12]
 8005394:	f000 f974 	bl	8005680 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	689a      	ldr	r2, [r3, #8]
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80053a6:	609a      	str	r2, [r3, #8]
      break;
 80053a8:	e03b      	b.n	8005422 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	6818      	ldr	r0, [r3, #0]
 80053ae:	683b      	ldr	r3, [r7, #0]
 80053b0:	6859      	ldr	r1, [r3, #4]
 80053b2:	683b      	ldr	r3, [r7, #0]
 80053b4:	68db      	ldr	r3, [r3, #12]
 80053b6:	461a      	mov	r2, r3
 80053b8:	f000 f8e8 	bl	800558c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	2150      	movs	r1, #80	; 0x50
 80053c2:	4618      	mov	r0, r3
 80053c4:	f000 f941 	bl	800564a <TIM_ITRx_SetConfig>
      break;
 80053c8:	e02b      	b.n	8005422 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	6818      	ldr	r0, [r3, #0]
 80053ce:	683b      	ldr	r3, [r7, #0]
 80053d0:	6859      	ldr	r1, [r3, #4]
 80053d2:	683b      	ldr	r3, [r7, #0]
 80053d4:	68db      	ldr	r3, [r3, #12]
 80053d6:	461a      	mov	r2, r3
 80053d8:	f000 f907 	bl	80055ea <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	2160      	movs	r1, #96	; 0x60
 80053e2:	4618      	mov	r0, r3
 80053e4:	f000 f931 	bl	800564a <TIM_ITRx_SetConfig>
      break;
 80053e8:	e01b      	b.n	8005422 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	6818      	ldr	r0, [r3, #0]
 80053ee:	683b      	ldr	r3, [r7, #0]
 80053f0:	6859      	ldr	r1, [r3, #4]
 80053f2:	683b      	ldr	r3, [r7, #0]
 80053f4:	68db      	ldr	r3, [r3, #12]
 80053f6:	461a      	mov	r2, r3
 80053f8:	f000 f8c8 	bl	800558c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	2140      	movs	r1, #64	; 0x40
 8005402:	4618      	mov	r0, r3
 8005404:	f000 f921 	bl	800564a <TIM_ITRx_SetConfig>
      break;
 8005408:	e00b      	b.n	8005422 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	681a      	ldr	r2, [r3, #0]
 800540e:	683b      	ldr	r3, [r7, #0]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	4619      	mov	r1, r3
 8005414:	4610      	mov	r0, r2
 8005416:	f000 f918 	bl	800564a <TIM_ITRx_SetConfig>
        break;
 800541a:	e002      	b.n	8005422 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 800541c:	bf00      	nop
 800541e:	e000      	b.n	8005422 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8005420:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	2201      	movs	r2, #1
 8005426:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	2200      	movs	r2, #0
 800542e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005432:	2300      	movs	r3, #0
}
 8005434:	4618      	mov	r0, r3
 8005436:	3710      	adds	r7, #16
 8005438:	46bd      	mov	sp, r7
 800543a:	bd80      	pop	{r7, pc}

0800543c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800543c:	b480      	push	{r7}
 800543e:	b083      	sub	sp, #12
 8005440:	af00      	add	r7, sp, #0
 8005442:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005444:	bf00      	nop
 8005446:	370c      	adds	r7, #12
 8005448:	46bd      	mov	sp, r7
 800544a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800544e:	4770      	bx	lr

08005450 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005450:	b480      	push	{r7}
 8005452:	b083      	sub	sp, #12
 8005454:	af00      	add	r7, sp, #0
 8005456:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005458:	bf00      	nop
 800545a:	370c      	adds	r7, #12
 800545c:	46bd      	mov	sp, r7
 800545e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005462:	4770      	bx	lr

08005464 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005464:	b480      	push	{r7}
 8005466:	b083      	sub	sp, #12
 8005468:	af00      	add	r7, sp, #0
 800546a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800546c:	bf00      	nop
 800546e:	370c      	adds	r7, #12
 8005470:	46bd      	mov	sp, r7
 8005472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005476:	4770      	bx	lr

08005478 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005478:	b480      	push	{r7}
 800547a:	b083      	sub	sp, #12
 800547c:	af00      	add	r7, sp, #0
 800547e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005480:	bf00      	nop
 8005482:	370c      	adds	r7, #12
 8005484:	46bd      	mov	sp, r7
 8005486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800548a:	4770      	bx	lr

0800548c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800548c:	b480      	push	{r7}
 800548e:	b085      	sub	sp, #20
 8005490:	af00      	add	r7, sp, #0
 8005492:	6078      	str	r0, [r7, #4]
 8005494:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	4a34      	ldr	r2, [pc, #208]	; (8005570 <TIM_Base_SetConfig+0xe4>)
 80054a0:	4293      	cmp	r3, r2
 80054a2:	d00f      	beq.n	80054c4 <TIM_Base_SetConfig+0x38>
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80054aa:	d00b      	beq.n	80054c4 <TIM_Base_SetConfig+0x38>
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	4a31      	ldr	r2, [pc, #196]	; (8005574 <TIM_Base_SetConfig+0xe8>)
 80054b0:	4293      	cmp	r3, r2
 80054b2:	d007      	beq.n	80054c4 <TIM_Base_SetConfig+0x38>
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	4a30      	ldr	r2, [pc, #192]	; (8005578 <TIM_Base_SetConfig+0xec>)
 80054b8:	4293      	cmp	r3, r2
 80054ba:	d003      	beq.n	80054c4 <TIM_Base_SetConfig+0x38>
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	4a2f      	ldr	r2, [pc, #188]	; (800557c <TIM_Base_SetConfig+0xf0>)
 80054c0:	4293      	cmp	r3, r2
 80054c2:	d108      	bne.n	80054d6 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80054ca:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80054cc:	683b      	ldr	r3, [r7, #0]
 80054ce:	685b      	ldr	r3, [r3, #4]
 80054d0:	68fa      	ldr	r2, [r7, #12]
 80054d2:	4313      	orrs	r3, r2
 80054d4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	4a25      	ldr	r2, [pc, #148]	; (8005570 <TIM_Base_SetConfig+0xe4>)
 80054da:	4293      	cmp	r3, r2
 80054dc:	d01b      	beq.n	8005516 <TIM_Base_SetConfig+0x8a>
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80054e4:	d017      	beq.n	8005516 <TIM_Base_SetConfig+0x8a>
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	4a22      	ldr	r2, [pc, #136]	; (8005574 <TIM_Base_SetConfig+0xe8>)
 80054ea:	4293      	cmp	r3, r2
 80054ec:	d013      	beq.n	8005516 <TIM_Base_SetConfig+0x8a>
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	4a21      	ldr	r2, [pc, #132]	; (8005578 <TIM_Base_SetConfig+0xec>)
 80054f2:	4293      	cmp	r3, r2
 80054f4:	d00f      	beq.n	8005516 <TIM_Base_SetConfig+0x8a>
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	4a20      	ldr	r2, [pc, #128]	; (800557c <TIM_Base_SetConfig+0xf0>)
 80054fa:	4293      	cmp	r3, r2
 80054fc:	d00b      	beq.n	8005516 <TIM_Base_SetConfig+0x8a>
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	4a1f      	ldr	r2, [pc, #124]	; (8005580 <TIM_Base_SetConfig+0xf4>)
 8005502:	4293      	cmp	r3, r2
 8005504:	d007      	beq.n	8005516 <TIM_Base_SetConfig+0x8a>
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	4a1e      	ldr	r2, [pc, #120]	; (8005584 <TIM_Base_SetConfig+0xf8>)
 800550a:	4293      	cmp	r3, r2
 800550c:	d003      	beq.n	8005516 <TIM_Base_SetConfig+0x8a>
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	4a1d      	ldr	r2, [pc, #116]	; (8005588 <TIM_Base_SetConfig+0xfc>)
 8005512:	4293      	cmp	r3, r2
 8005514:	d108      	bne.n	8005528 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800551c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800551e:	683b      	ldr	r3, [r7, #0]
 8005520:	68db      	ldr	r3, [r3, #12]
 8005522:	68fa      	ldr	r2, [r7, #12]
 8005524:	4313      	orrs	r3, r2
 8005526:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800552e:	683b      	ldr	r3, [r7, #0]
 8005530:	695b      	ldr	r3, [r3, #20]
 8005532:	4313      	orrs	r3, r2
 8005534:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	68fa      	ldr	r2, [r7, #12]
 800553a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800553c:	683b      	ldr	r3, [r7, #0]
 800553e:	689a      	ldr	r2, [r3, #8]
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005544:	683b      	ldr	r3, [r7, #0]
 8005546:	681a      	ldr	r2, [r3, #0]
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	4a08      	ldr	r2, [pc, #32]	; (8005570 <TIM_Base_SetConfig+0xe4>)
 8005550:	4293      	cmp	r3, r2
 8005552:	d103      	bne.n	800555c <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005554:	683b      	ldr	r3, [r7, #0]
 8005556:	691a      	ldr	r2, [r3, #16]
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	2201      	movs	r2, #1
 8005560:	615a      	str	r2, [r3, #20]
}
 8005562:	bf00      	nop
 8005564:	3714      	adds	r7, #20
 8005566:	46bd      	mov	sp, r7
 8005568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800556c:	4770      	bx	lr
 800556e:	bf00      	nop
 8005570:	40010000 	.word	0x40010000
 8005574:	40000400 	.word	0x40000400
 8005578:	40000800 	.word	0x40000800
 800557c:	40000c00 	.word	0x40000c00
 8005580:	40014000 	.word	0x40014000
 8005584:	40014400 	.word	0x40014400
 8005588:	40014800 	.word	0x40014800

0800558c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800558c:	b480      	push	{r7}
 800558e:	b087      	sub	sp, #28
 8005590:	af00      	add	r7, sp, #0
 8005592:	60f8      	str	r0, [r7, #12]
 8005594:	60b9      	str	r1, [r7, #8]
 8005596:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	6a1b      	ldr	r3, [r3, #32]
 800559c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	6a1b      	ldr	r3, [r3, #32]
 80055a2:	f023 0201 	bic.w	r2, r3, #1
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	699b      	ldr	r3, [r3, #24]
 80055ae:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80055b0:	693b      	ldr	r3, [r7, #16]
 80055b2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80055b6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	011b      	lsls	r3, r3, #4
 80055bc:	693a      	ldr	r2, [r7, #16]
 80055be:	4313      	orrs	r3, r2
 80055c0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80055c2:	697b      	ldr	r3, [r7, #20]
 80055c4:	f023 030a 	bic.w	r3, r3, #10
 80055c8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80055ca:	697a      	ldr	r2, [r7, #20]
 80055cc:	68bb      	ldr	r3, [r7, #8]
 80055ce:	4313      	orrs	r3, r2
 80055d0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	693a      	ldr	r2, [r7, #16]
 80055d6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	697a      	ldr	r2, [r7, #20]
 80055dc:	621a      	str	r2, [r3, #32]
}
 80055de:	bf00      	nop
 80055e0:	371c      	adds	r7, #28
 80055e2:	46bd      	mov	sp, r7
 80055e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055e8:	4770      	bx	lr

080055ea <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80055ea:	b480      	push	{r7}
 80055ec:	b087      	sub	sp, #28
 80055ee:	af00      	add	r7, sp, #0
 80055f0:	60f8      	str	r0, [r7, #12]
 80055f2:	60b9      	str	r1, [r7, #8]
 80055f4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	6a1b      	ldr	r3, [r3, #32]
 80055fa:	f023 0210 	bic.w	r2, r3, #16
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	699b      	ldr	r3, [r3, #24]
 8005606:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	6a1b      	ldr	r3, [r3, #32]
 800560c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800560e:	697b      	ldr	r3, [r7, #20]
 8005610:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005614:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	031b      	lsls	r3, r3, #12
 800561a:	697a      	ldr	r2, [r7, #20]
 800561c:	4313      	orrs	r3, r2
 800561e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005620:	693b      	ldr	r3, [r7, #16]
 8005622:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005626:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005628:	68bb      	ldr	r3, [r7, #8]
 800562a:	011b      	lsls	r3, r3, #4
 800562c:	693a      	ldr	r2, [r7, #16]
 800562e:	4313      	orrs	r3, r2
 8005630:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	697a      	ldr	r2, [r7, #20]
 8005636:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	693a      	ldr	r2, [r7, #16]
 800563c:	621a      	str	r2, [r3, #32]
}
 800563e:	bf00      	nop
 8005640:	371c      	adds	r7, #28
 8005642:	46bd      	mov	sp, r7
 8005644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005648:	4770      	bx	lr

0800564a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800564a:	b480      	push	{r7}
 800564c:	b085      	sub	sp, #20
 800564e:	af00      	add	r7, sp, #0
 8005650:	6078      	str	r0, [r7, #4]
 8005652:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	689b      	ldr	r3, [r3, #8]
 8005658:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005660:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005662:	683a      	ldr	r2, [r7, #0]
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	4313      	orrs	r3, r2
 8005668:	f043 0307 	orr.w	r3, r3, #7
 800566c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	68fa      	ldr	r2, [r7, #12]
 8005672:	609a      	str	r2, [r3, #8]
}
 8005674:	bf00      	nop
 8005676:	3714      	adds	r7, #20
 8005678:	46bd      	mov	sp, r7
 800567a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800567e:	4770      	bx	lr

08005680 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005680:	b480      	push	{r7}
 8005682:	b087      	sub	sp, #28
 8005684:	af00      	add	r7, sp, #0
 8005686:	60f8      	str	r0, [r7, #12]
 8005688:	60b9      	str	r1, [r7, #8]
 800568a:	607a      	str	r2, [r7, #4]
 800568c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	689b      	ldr	r3, [r3, #8]
 8005692:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005694:	697b      	ldr	r3, [r7, #20]
 8005696:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800569a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800569c:	683b      	ldr	r3, [r7, #0]
 800569e:	021a      	lsls	r2, r3, #8
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	431a      	orrs	r2, r3
 80056a4:	68bb      	ldr	r3, [r7, #8]
 80056a6:	4313      	orrs	r3, r2
 80056a8:	697a      	ldr	r2, [r7, #20]
 80056aa:	4313      	orrs	r3, r2
 80056ac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	697a      	ldr	r2, [r7, #20]
 80056b2:	609a      	str	r2, [r3, #8]
}
 80056b4:	bf00      	nop
 80056b6:	371c      	adds	r7, #28
 80056b8:	46bd      	mov	sp, r7
 80056ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056be:	4770      	bx	lr

080056c0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80056c0:	b480      	push	{r7}
 80056c2:	b085      	sub	sp, #20
 80056c4:	af00      	add	r7, sp, #0
 80056c6:	6078      	str	r0, [r7, #4]
 80056c8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80056d0:	2b01      	cmp	r3, #1
 80056d2:	d101      	bne.n	80056d8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80056d4:	2302      	movs	r3, #2
 80056d6:	e050      	b.n	800577a <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	2201      	movs	r2, #1
 80056dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	2202      	movs	r2, #2
 80056e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	685b      	ldr	r3, [r3, #4]
 80056ee:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	689b      	ldr	r3, [r3, #8]
 80056f6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80056fe:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005700:	683b      	ldr	r3, [r7, #0]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	68fa      	ldr	r2, [r7, #12]
 8005706:	4313      	orrs	r3, r2
 8005708:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	68fa      	ldr	r2, [r7, #12]
 8005710:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	4a1c      	ldr	r2, [pc, #112]	; (8005788 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8005718:	4293      	cmp	r3, r2
 800571a:	d018      	beq.n	800574e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005724:	d013      	beq.n	800574e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	4a18      	ldr	r2, [pc, #96]	; (800578c <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800572c:	4293      	cmp	r3, r2
 800572e:	d00e      	beq.n	800574e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	4a16      	ldr	r2, [pc, #88]	; (8005790 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8005736:	4293      	cmp	r3, r2
 8005738:	d009      	beq.n	800574e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	4a15      	ldr	r2, [pc, #84]	; (8005794 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8005740:	4293      	cmp	r3, r2
 8005742:	d004      	beq.n	800574e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	4a13      	ldr	r2, [pc, #76]	; (8005798 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800574a:	4293      	cmp	r3, r2
 800574c:	d10c      	bne.n	8005768 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800574e:	68bb      	ldr	r3, [r7, #8]
 8005750:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005754:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005756:	683b      	ldr	r3, [r7, #0]
 8005758:	685b      	ldr	r3, [r3, #4]
 800575a:	68ba      	ldr	r2, [r7, #8]
 800575c:	4313      	orrs	r3, r2
 800575e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	68ba      	ldr	r2, [r7, #8]
 8005766:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	2201      	movs	r2, #1
 800576c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	2200      	movs	r2, #0
 8005774:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005778:	2300      	movs	r3, #0
}
 800577a:	4618      	mov	r0, r3
 800577c:	3714      	adds	r7, #20
 800577e:	46bd      	mov	sp, r7
 8005780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005784:	4770      	bx	lr
 8005786:	bf00      	nop
 8005788:	40010000 	.word	0x40010000
 800578c:	40000400 	.word	0x40000400
 8005790:	40000800 	.word	0x40000800
 8005794:	40000c00 	.word	0x40000c00
 8005798:	40014000 	.word	0x40014000

0800579c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800579c:	b480      	push	{r7}
 800579e:	b083      	sub	sp, #12
 80057a0:	af00      	add	r7, sp, #0
 80057a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80057a4:	bf00      	nop
 80057a6:	370c      	adds	r7, #12
 80057a8:	46bd      	mov	sp, r7
 80057aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ae:	4770      	bx	lr

080057b0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80057b0:	b480      	push	{r7}
 80057b2:	b083      	sub	sp, #12
 80057b4:	af00      	add	r7, sp, #0
 80057b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80057b8:	bf00      	nop
 80057ba:	370c      	adds	r7, #12
 80057bc:	46bd      	mov	sp, r7
 80057be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057c2:	4770      	bx	lr

080057c4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80057c4:	b580      	push	{r7, lr}
 80057c6:	b082      	sub	sp, #8
 80057c8:	af00      	add	r7, sp, #0
 80057ca:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d101      	bne.n	80057d6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80057d2:	2301      	movs	r3, #1
 80057d4:	e03f      	b.n	8005856 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80057dc:	b2db      	uxtb	r3, r3
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d106      	bne.n	80057f0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	2200      	movs	r2, #0
 80057e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80057ea:	6878      	ldr	r0, [r7, #4]
 80057ec:	f7fc fcf6 	bl	80021dc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	2224      	movs	r2, #36	; 0x24
 80057f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	68da      	ldr	r2, [r3, #12]
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005806:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005808:	6878      	ldr	r0, [r7, #4]
 800580a:	f000 fc85 	bl	8006118 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	691a      	ldr	r2, [r3, #16]
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800581c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	695a      	ldr	r2, [r3, #20]
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800582c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	68da      	ldr	r2, [r3, #12]
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800583c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	2200      	movs	r2, #0
 8005842:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	2220      	movs	r2, #32
 8005848:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	2220      	movs	r2, #32
 8005850:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005854:	2300      	movs	r3, #0
}
 8005856:	4618      	mov	r0, r3
 8005858:	3708      	adds	r7, #8
 800585a:	46bd      	mov	sp, r7
 800585c:	bd80      	pop	{r7, pc}

0800585e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800585e:	b580      	push	{r7, lr}
 8005860:	b08a      	sub	sp, #40	; 0x28
 8005862:	af02      	add	r7, sp, #8
 8005864:	60f8      	str	r0, [r7, #12]
 8005866:	60b9      	str	r1, [r7, #8]
 8005868:	603b      	str	r3, [r7, #0]
 800586a:	4613      	mov	r3, r2
 800586c:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800586e:	2300      	movs	r3, #0
 8005870:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005878:	b2db      	uxtb	r3, r3
 800587a:	2b20      	cmp	r3, #32
 800587c:	d17c      	bne.n	8005978 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800587e:	68bb      	ldr	r3, [r7, #8]
 8005880:	2b00      	cmp	r3, #0
 8005882:	d002      	beq.n	800588a <HAL_UART_Transmit+0x2c>
 8005884:	88fb      	ldrh	r3, [r7, #6]
 8005886:	2b00      	cmp	r3, #0
 8005888:	d101      	bne.n	800588e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800588a:	2301      	movs	r3, #1
 800588c:	e075      	b.n	800597a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005894:	2b01      	cmp	r3, #1
 8005896:	d101      	bne.n	800589c <HAL_UART_Transmit+0x3e>
 8005898:	2302      	movs	r3, #2
 800589a:	e06e      	b.n	800597a <HAL_UART_Transmit+0x11c>
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	2201      	movs	r2, #1
 80058a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	2200      	movs	r2, #0
 80058a8:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	2221      	movs	r2, #33	; 0x21
 80058ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80058b2:	f7fc fea7 	bl	8002604 <HAL_GetTick>
 80058b6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	88fa      	ldrh	r2, [r7, #6]
 80058bc:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	88fa      	ldrh	r2, [r7, #6]
 80058c2:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	689b      	ldr	r3, [r3, #8]
 80058c8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80058cc:	d108      	bne.n	80058e0 <HAL_UART_Transmit+0x82>
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	691b      	ldr	r3, [r3, #16]
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d104      	bne.n	80058e0 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80058d6:	2300      	movs	r3, #0
 80058d8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80058da:	68bb      	ldr	r3, [r7, #8]
 80058dc:	61bb      	str	r3, [r7, #24]
 80058de:	e003      	b.n	80058e8 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80058e0:	68bb      	ldr	r3, [r7, #8]
 80058e2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80058e4:	2300      	movs	r3, #0
 80058e6:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	2200      	movs	r2, #0
 80058ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80058f0:	e02a      	b.n	8005948 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80058f2:	683b      	ldr	r3, [r7, #0]
 80058f4:	9300      	str	r3, [sp, #0]
 80058f6:	697b      	ldr	r3, [r7, #20]
 80058f8:	2200      	movs	r2, #0
 80058fa:	2180      	movs	r1, #128	; 0x80
 80058fc:	68f8      	ldr	r0, [r7, #12]
 80058fe:	f000 fa47 	bl	8005d90 <UART_WaitOnFlagUntilTimeout>
 8005902:	4603      	mov	r3, r0
 8005904:	2b00      	cmp	r3, #0
 8005906:	d001      	beq.n	800590c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8005908:	2303      	movs	r3, #3
 800590a:	e036      	b.n	800597a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800590c:	69fb      	ldr	r3, [r7, #28]
 800590e:	2b00      	cmp	r3, #0
 8005910:	d10b      	bne.n	800592a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005912:	69bb      	ldr	r3, [r7, #24]
 8005914:	881b      	ldrh	r3, [r3, #0]
 8005916:	461a      	mov	r2, r3
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005920:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005922:	69bb      	ldr	r3, [r7, #24]
 8005924:	3302      	adds	r3, #2
 8005926:	61bb      	str	r3, [r7, #24]
 8005928:	e007      	b.n	800593a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800592a:	69fb      	ldr	r3, [r7, #28]
 800592c:	781a      	ldrb	r2, [r3, #0]
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005934:	69fb      	ldr	r3, [r7, #28]
 8005936:	3301      	adds	r3, #1
 8005938:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800593e:	b29b      	uxth	r3, r3
 8005940:	3b01      	subs	r3, #1
 8005942:	b29a      	uxth	r2, r3
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800594c:	b29b      	uxth	r3, r3
 800594e:	2b00      	cmp	r3, #0
 8005950:	d1cf      	bne.n	80058f2 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005952:	683b      	ldr	r3, [r7, #0]
 8005954:	9300      	str	r3, [sp, #0]
 8005956:	697b      	ldr	r3, [r7, #20]
 8005958:	2200      	movs	r2, #0
 800595a:	2140      	movs	r1, #64	; 0x40
 800595c:	68f8      	ldr	r0, [r7, #12]
 800595e:	f000 fa17 	bl	8005d90 <UART_WaitOnFlagUntilTimeout>
 8005962:	4603      	mov	r3, r0
 8005964:	2b00      	cmp	r3, #0
 8005966:	d001      	beq.n	800596c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8005968:	2303      	movs	r3, #3
 800596a:	e006      	b.n	800597a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	2220      	movs	r2, #32
 8005970:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8005974:	2300      	movs	r3, #0
 8005976:	e000      	b.n	800597a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8005978:	2302      	movs	r3, #2
  }
}
 800597a:	4618      	mov	r0, r3
 800597c:	3720      	adds	r7, #32
 800597e:	46bd      	mov	sp, r7
 8005980:	bd80      	pop	{r7, pc}

08005982 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005982:	b580      	push	{r7, lr}
 8005984:	b084      	sub	sp, #16
 8005986:	af00      	add	r7, sp, #0
 8005988:	60f8      	str	r0, [r7, #12]
 800598a:	60b9      	str	r1, [r7, #8]
 800598c:	4613      	mov	r3, r2
 800598e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005996:	b2db      	uxtb	r3, r3
 8005998:	2b20      	cmp	r3, #32
 800599a:	d11d      	bne.n	80059d8 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 800599c:	68bb      	ldr	r3, [r7, #8]
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d002      	beq.n	80059a8 <HAL_UART_Receive_IT+0x26>
 80059a2:	88fb      	ldrh	r3, [r7, #6]
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	d101      	bne.n	80059ac <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80059a8:	2301      	movs	r3, #1
 80059aa:	e016      	b.n	80059da <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80059b2:	2b01      	cmp	r3, #1
 80059b4:	d101      	bne.n	80059ba <HAL_UART_Receive_IT+0x38>
 80059b6:	2302      	movs	r3, #2
 80059b8:	e00f      	b.n	80059da <HAL_UART_Receive_IT+0x58>
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	2201      	movs	r2, #1
 80059be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	2200      	movs	r2, #0
 80059c6:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_IT(huart, pData, Size));
 80059c8:	88fb      	ldrh	r3, [r7, #6]
 80059ca:	461a      	mov	r2, r3
 80059cc:	68b9      	ldr	r1, [r7, #8]
 80059ce:	68f8      	ldr	r0, [r7, #12]
 80059d0:	f000 fa28 	bl	8005e24 <UART_Start_Receive_IT>
 80059d4:	4603      	mov	r3, r0
 80059d6:	e000      	b.n	80059da <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 80059d8:	2302      	movs	r3, #2
  }
}
 80059da:	4618      	mov	r0, r3
 80059dc:	3710      	adds	r7, #16
 80059de:	46bd      	mov	sp, r7
 80059e0:	bd80      	pop	{r7, pc}
	...

080059e4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80059e4:	b580      	push	{r7, lr}
 80059e6:	b08a      	sub	sp, #40	; 0x28
 80059e8:	af00      	add	r7, sp, #0
 80059ea:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	68db      	ldr	r3, [r3, #12]
 80059fa:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	695b      	ldr	r3, [r3, #20]
 8005a02:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8005a04:	2300      	movs	r3, #0
 8005a06:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8005a08:	2300      	movs	r3, #0
 8005a0a:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005a0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a0e:	f003 030f 	and.w	r3, r3, #15
 8005a12:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8005a14:	69bb      	ldr	r3, [r7, #24]
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d10d      	bne.n	8005a36 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005a1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a1c:	f003 0320 	and.w	r3, r3, #32
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d008      	beq.n	8005a36 <HAL_UART_IRQHandler+0x52>
 8005a24:	6a3b      	ldr	r3, [r7, #32]
 8005a26:	f003 0320 	and.w	r3, r3, #32
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d003      	beq.n	8005a36 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8005a2e:	6878      	ldr	r0, [r7, #4]
 8005a30:	f000 fadb 	bl	8005fea <UART_Receive_IT>
      return;
 8005a34:	e17c      	b.n	8005d30 <HAL_UART_IRQHandler+0x34c>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005a36:	69bb      	ldr	r3, [r7, #24]
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	f000 80b1 	beq.w	8005ba0 <HAL_UART_IRQHandler+0x1bc>
 8005a3e:	69fb      	ldr	r3, [r7, #28]
 8005a40:	f003 0301 	and.w	r3, r3, #1
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d105      	bne.n	8005a54 <HAL_UART_IRQHandler+0x70>
 8005a48:	6a3b      	ldr	r3, [r7, #32]
 8005a4a:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	f000 80a6 	beq.w	8005ba0 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005a54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a56:	f003 0301 	and.w	r3, r3, #1
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d00a      	beq.n	8005a74 <HAL_UART_IRQHandler+0x90>
 8005a5e:	6a3b      	ldr	r3, [r7, #32]
 8005a60:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	d005      	beq.n	8005a74 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a6c:	f043 0201 	orr.w	r2, r3, #1
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005a74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a76:	f003 0304 	and.w	r3, r3, #4
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d00a      	beq.n	8005a94 <HAL_UART_IRQHandler+0xb0>
 8005a7e:	69fb      	ldr	r3, [r7, #28]
 8005a80:	f003 0301 	and.w	r3, r3, #1
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	d005      	beq.n	8005a94 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a8c:	f043 0202 	orr.w	r2, r3, #2
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005a94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a96:	f003 0302 	and.w	r3, r3, #2
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d00a      	beq.n	8005ab4 <HAL_UART_IRQHandler+0xd0>
 8005a9e:	69fb      	ldr	r3, [r7, #28]
 8005aa0:	f003 0301 	and.w	r3, r3, #1
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d005      	beq.n	8005ab4 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005aac:	f043 0204 	orr.w	r2, r3, #4
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8005ab4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ab6:	f003 0308 	and.w	r3, r3, #8
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d00f      	beq.n	8005ade <HAL_UART_IRQHandler+0xfa>
 8005abe:	6a3b      	ldr	r3, [r7, #32]
 8005ac0:	f003 0320 	and.w	r3, r3, #32
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d104      	bne.n	8005ad2 <HAL_UART_IRQHandler+0xee>
 8005ac8:	69fb      	ldr	r3, [r7, #28]
 8005aca:	f003 0301 	and.w	r3, r3, #1
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d005      	beq.n	8005ade <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ad6:	f043 0208 	orr.w	r2, r3, #8
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	f000 811f 	beq.w	8005d26 <HAL_UART_IRQHandler+0x342>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005ae8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005aea:	f003 0320 	and.w	r3, r3, #32
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d007      	beq.n	8005b02 <HAL_UART_IRQHandler+0x11e>
 8005af2:	6a3b      	ldr	r3, [r7, #32]
 8005af4:	f003 0320 	and.w	r3, r3, #32
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	d002      	beq.n	8005b02 <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8005afc:	6878      	ldr	r0, [r7, #4]
 8005afe:	f000 fa74 	bl	8005fea <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	695b      	ldr	r3, [r3, #20]
 8005b08:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b0c:	2b40      	cmp	r3, #64	; 0x40
 8005b0e:	bf0c      	ite	eq
 8005b10:	2301      	moveq	r3, #1
 8005b12:	2300      	movne	r3, #0
 8005b14:	b2db      	uxtb	r3, r3
 8005b16:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b1c:	f003 0308 	and.w	r3, r3, #8
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d102      	bne.n	8005b2a <HAL_UART_IRQHandler+0x146>
 8005b24:	697b      	ldr	r3, [r7, #20]
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d031      	beq.n	8005b8e <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005b2a:	6878      	ldr	r0, [r7, #4]
 8005b2c:	f000 f9b4 	bl	8005e98 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	695b      	ldr	r3, [r3, #20]
 8005b36:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b3a:	2b40      	cmp	r3, #64	; 0x40
 8005b3c:	d123      	bne.n	8005b86 <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	695a      	ldr	r2, [r3, #20]
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005b4c:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	d013      	beq.n	8005b7e <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b5a:	4a77      	ldr	r2, [pc, #476]	; (8005d38 <HAL_UART_IRQHandler+0x354>)
 8005b5c:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b62:	4618      	mov	r0, r3
 8005b64:	f7fd fd38 	bl	80035d8 <HAL_DMA_Abort_IT>
 8005b68:	4603      	mov	r3, r0
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d016      	beq.n	8005b9c <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b72:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005b74:	687a      	ldr	r2, [r7, #4]
 8005b76:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005b78:	4610      	mov	r0, r2
 8005b7a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005b7c:	e00e      	b.n	8005b9c <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005b7e:	6878      	ldr	r0, [r7, #4]
 8005b80:	f000 f8f0 	bl	8005d64 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005b84:	e00a      	b.n	8005b9c <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005b86:	6878      	ldr	r0, [r7, #4]
 8005b88:	f000 f8ec 	bl	8005d64 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005b8c:	e006      	b.n	8005b9c <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005b8e:	6878      	ldr	r0, [r7, #4]
 8005b90:	f000 f8e8 	bl	8005d64 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	2200      	movs	r2, #0
 8005b98:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8005b9a:	e0c4      	b.n	8005d26 <HAL_UART_IRQHandler+0x342>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005b9c:	bf00      	nop
    return;
 8005b9e:	e0c2      	b.n	8005d26 <HAL_UART_IRQHandler+0x342>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ba4:	2b01      	cmp	r3, #1
 8005ba6:	f040 80a2 	bne.w	8005cee <HAL_UART_IRQHandler+0x30a>
      &&((isrflags & USART_SR_IDLE) != 0U)
 8005baa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005bac:	f003 0310 	and.w	r3, r3, #16
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	f000 809c 	beq.w	8005cee <HAL_UART_IRQHandler+0x30a>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8005bb6:	6a3b      	ldr	r3, [r7, #32]
 8005bb8:	f003 0310 	and.w	r3, r3, #16
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	f000 8096 	beq.w	8005cee <HAL_UART_IRQHandler+0x30a>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005bc2:	2300      	movs	r3, #0
 8005bc4:	60fb      	str	r3, [r7, #12]
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	60fb      	str	r3, [r7, #12]
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	685b      	ldr	r3, [r3, #4]
 8005bd4:	60fb      	str	r3, [r7, #12]
 8005bd6:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	695b      	ldr	r3, [r3, #20]
 8005bde:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005be2:	2b40      	cmp	r3, #64	; 0x40
 8005be4:	d14f      	bne.n	8005c86 <HAL_UART_IRQHandler+0x2a2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	685b      	ldr	r3, [r3, #4]
 8005bee:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 8005bf0:	8a3b      	ldrh	r3, [r7, #16]
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	f000 8099 	beq.w	8005d2a <HAL_UART_IRQHandler+0x346>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005bfc:	8a3a      	ldrh	r2, [r7, #16]
 8005bfe:	429a      	cmp	r2, r3
 8005c00:	f080 8093 	bcs.w	8005d2a <HAL_UART_IRQHandler+0x346>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	8a3a      	ldrh	r2, [r7, #16]
 8005c08:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c0e:	69db      	ldr	r3, [r3, #28]
 8005c10:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005c14:	d02b      	beq.n	8005c6e <HAL_UART_IRQHandler+0x28a>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	68da      	ldr	r2, [r3, #12]
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005c24:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	695a      	ldr	r2, [r3, #20]
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	f022 0201 	bic.w	r2, r2, #1
 8005c34:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	695a      	ldr	r2, [r3, #20]
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005c44:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	2220      	movs	r2, #32
 8005c4a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	2200      	movs	r2, #0
 8005c52:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	68da      	ldr	r2, [r3, #12]
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	f022 0210 	bic.w	r2, r2, #16
 8005c62:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c68:	4618      	mov	r0, r3
 8005c6a:	f7fd fc45 	bl	80034f8 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005c76:	b29b      	uxth	r3, r3
 8005c78:	1ad3      	subs	r3, r2, r3
 8005c7a:	b29b      	uxth	r3, r3
 8005c7c:	4619      	mov	r1, r3
 8005c7e:	6878      	ldr	r0, [r7, #4]
 8005c80:	f000 f87a 	bl	8005d78 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8005c84:	e051      	b.n	8005d2a <HAL_UART_IRQHandler+0x346>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005c8e:	b29b      	uxth	r3, r3
 8005c90:	1ad3      	subs	r3, r2, r3
 8005c92:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005c98:	b29b      	uxth	r3, r3
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	d047      	beq.n	8005d2e <HAL_UART_IRQHandler+0x34a>
          &&(nb_rx_data > 0U) )
 8005c9e:	8a7b      	ldrh	r3, [r7, #18]
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	d044      	beq.n	8005d2e <HAL_UART_IRQHandler+0x34a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	68da      	ldr	r2, [r3, #12]
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8005cb2:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	695a      	ldr	r2, [r3, #20]
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	f022 0201 	bic.w	r2, r2, #1
 8005cc2:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	2220      	movs	r2, #32
 8005cc8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	2200      	movs	r2, #0
 8005cd0:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	68da      	ldr	r2, [r3, #12]
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	f022 0210 	bic.w	r2, r2, #16
 8005ce0:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005ce2:	8a7b      	ldrh	r3, [r7, #18]
 8005ce4:	4619      	mov	r1, r3
 8005ce6:	6878      	ldr	r0, [r7, #4]
 8005ce8:	f000 f846 	bl	8005d78 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8005cec:	e01f      	b.n	8005d2e <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005cee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cf0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	d008      	beq.n	8005d0a <HAL_UART_IRQHandler+0x326>
 8005cf8:	6a3b      	ldr	r3, [r7, #32]
 8005cfa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005cfe:	2b00      	cmp	r3, #0
 8005d00:	d003      	beq.n	8005d0a <HAL_UART_IRQHandler+0x326>
  {
    UART_Transmit_IT(huart);
 8005d02:	6878      	ldr	r0, [r7, #4]
 8005d04:	f000 f909 	bl	8005f1a <UART_Transmit_IT>
    return;
 8005d08:	e012      	b.n	8005d30 <HAL_UART_IRQHandler+0x34c>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005d0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d0c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005d10:	2b00      	cmp	r3, #0
 8005d12:	d00d      	beq.n	8005d30 <HAL_UART_IRQHandler+0x34c>
 8005d14:	6a3b      	ldr	r3, [r7, #32]
 8005d16:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d008      	beq.n	8005d30 <HAL_UART_IRQHandler+0x34c>
  {
    UART_EndTransmit_IT(huart);
 8005d1e:	6878      	ldr	r0, [r7, #4]
 8005d20:	f000 f94b 	bl	8005fba <UART_EndTransmit_IT>
    return;
 8005d24:	e004      	b.n	8005d30 <HAL_UART_IRQHandler+0x34c>
    return;
 8005d26:	bf00      	nop
 8005d28:	e002      	b.n	8005d30 <HAL_UART_IRQHandler+0x34c>
      return;
 8005d2a:	bf00      	nop
 8005d2c:	e000      	b.n	8005d30 <HAL_UART_IRQHandler+0x34c>
      return;
 8005d2e:	bf00      	nop
  }
}
 8005d30:	3728      	adds	r7, #40	; 0x28
 8005d32:	46bd      	mov	sp, r7
 8005d34:	bd80      	pop	{r7, pc}
 8005d36:	bf00      	nop
 8005d38:	08005ef3 	.word	0x08005ef3

08005d3c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005d3c:	b480      	push	{r7}
 8005d3e:	b083      	sub	sp, #12
 8005d40:	af00      	add	r7, sp, #0
 8005d42:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005d44:	bf00      	nop
 8005d46:	370c      	adds	r7, #12
 8005d48:	46bd      	mov	sp, r7
 8005d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d4e:	4770      	bx	lr

08005d50 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005d50:	b480      	push	{r7}
 8005d52:	b083      	sub	sp, #12
 8005d54:	af00      	add	r7, sp, #0
 8005d56:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8005d58:	bf00      	nop
 8005d5a:	370c      	adds	r7, #12
 8005d5c:	46bd      	mov	sp, r7
 8005d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d62:	4770      	bx	lr

08005d64 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005d64:	b480      	push	{r7}
 8005d66:	b083      	sub	sp, #12
 8005d68:	af00      	add	r7, sp, #0
 8005d6a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005d6c:	bf00      	nop
 8005d6e:	370c      	adds	r7, #12
 8005d70:	46bd      	mov	sp, r7
 8005d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d76:	4770      	bx	lr

08005d78 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005d78:	b480      	push	{r7}
 8005d7a:	b083      	sub	sp, #12
 8005d7c:	af00      	add	r7, sp, #0
 8005d7e:	6078      	str	r0, [r7, #4]
 8005d80:	460b      	mov	r3, r1
 8005d82:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005d84:	bf00      	nop
 8005d86:	370c      	adds	r7, #12
 8005d88:	46bd      	mov	sp, r7
 8005d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d8e:	4770      	bx	lr

08005d90 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8005d90:	b580      	push	{r7, lr}
 8005d92:	b084      	sub	sp, #16
 8005d94:	af00      	add	r7, sp, #0
 8005d96:	60f8      	str	r0, [r7, #12]
 8005d98:	60b9      	str	r1, [r7, #8]
 8005d9a:	603b      	str	r3, [r7, #0]
 8005d9c:	4613      	mov	r3, r2
 8005d9e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005da0:	e02c      	b.n	8005dfc <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005da2:	69bb      	ldr	r3, [r7, #24]
 8005da4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005da8:	d028      	beq.n	8005dfc <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005daa:	69bb      	ldr	r3, [r7, #24]
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	d007      	beq.n	8005dc0 <UART_WaitOnFlagUntilTimeout+0x30>
 8005db0:	f7fc fc28 	bl	8002604 <HAL_GetTick>
 8005db4:	4602      	mov	r2, r0
 8005db6:	683b      	ldr	r3, [r7, #0]
 8005db8:	1ad3      	subs	r3, r2, r3
 8005dba:	69ba      	ldr	r2, [r7, #24]
 8005dbc:	429a      	cmp	r2, r3
 8005dbe:	d21d      	bcs.n	8005dfc <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	68da      	ldr	r2, [r3, #12]
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8005dce:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	695a      	ldr	r2, [r3, #20]
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	f022 0201 	bic.w	r2, r2, #1
 8005dde:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	2220      	movs	r2, #32
 8005de4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	2220      	movs	r2, #32
 8005dec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	2200      	movs	r2, #0
 8005df4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8005df8:	2303      	movs	r3, #3
 8005dfa:	e00f      	b.n	8005e1c <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	681a      	ldr	r2, [r3, #0]
 8005e02:	68bb      	ldr	r3, [r7, #8]
 8005e04:	4013      	ands	r3, r2
 8005e06:	68ba      	ldr	r2, [r7, #8]
 8005e08:	429a      	cmp	r2, r3
 8005e0a:	bf0c      	ite	eq
 8005e0c:	2301      	moveq	r3, #1
 8005e0e:	2300      	movne	r3, #0
 8005e10:	b2db      	uxtb	r3, r3
 8005e12:	461a      	mov	r2, r3
 8005e14:	79fb      	ldrb	r3, [r7, #7]
 8005e16:	429a      	cmp	r2, r3
 8005e18:	d0c3      	beq.n	8005da2 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005e1a:	2300      	movs	r3, #0
}
 8005e1c:	4618      	mov	r0, r3
 8005e1e:	3710      	adds	r7, #16
 8005e20:	46bd      	mov	sp, r7
 8005e22:	bd80      	pop	{r7, pc}

08005e24 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005e24:	b480      	push	{r7}
 8005e26:	b085      	sub	sp, #20
 8005e28:	af00      	add	r7, sp, #0
 8005e2a:	60f8      	str	r0, [r7, #12]
 8005e2c:	60b9      	str	r1, [r7, #8]
 8005e2e:	4613      	mov	r3, r2
 8005e30:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	68ba      	ldr	r2, [r7, #8]
 8005e36:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	88fa      	ldrh	r2, [r7, #6]
 8005e3c:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	88fa      	ldrh	r2, [r7, #6]
 8005e42:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	2200      	movs	r2, #0
 8005e48:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	2222      	movs	r2, #34	; 0x22
 8005e4e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	2200      	movs	r2, #0
 8005e56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	68da      	ldr	r2, [r3, #12]
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005e68:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	695a      	ldr	r2, [r3, #20]
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	f042 0201 	orr.w	r2, r2, #1
 8005e78:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	68da      	ldr	r2, [r3, #12]
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	f042 0220 	orr.w	r2, r2, #32
 8005e88:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005e8a:	2300      	movs	r3, #0
}
 8005e8c:	4618      	mov	r0, r3
 8005e8e:	3714      	adds	r7, #20
 8005e90:	46bd      	mov	sp, r7
 8005e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e96:	4770      	bx	lr

08005e98 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005e98:	b480      	push	{r7}
 8005e9a:	b083      	sub	sp, #12
 8005e9c:	af00      	add	r7, sp, #0
 8005e9e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	68da      	ldr	r2, [r3, #12]
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8005eae:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	695a      	ldr	r2, [r3, #20]
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	f022 0201 	bic.w	r2, r2, #1
 8005ebe:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ec4:	2b01      	cmp	r3, #1
 8005ec6:	d107      	bne.n	8005ed8 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	68da      	ldr	r2, [r3, #12]
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	f022 0210 	bic.w	r2, r2, #16
 8005ed6:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	2220      	movs	r2, #32
 8005edc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	2200      	movs	r2, #0
 8005ee4:	631a      	str	r2, [r3, #48]	; 0x30
}
 8005ee6:	bf00      	nop
 8005ee8:	370c      	adds	r7, #12
 8005eea:	46bd      	mov	sp, r7
 8005eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ef0:	4770      	bx	lr

08005ef2 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005ef2:	b580      	push	{r7, lr}
 8005ef4:	b084      	sub	sp, #16
 8005ef6:	af00      	add	r7, sp, #0
 8005ef8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005efe:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	2200      	movs	r2, #0
 8005f04:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	2200      	movs	r2, #0
 8005f0a:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005f0c:	68f8      	ldr	r0, [r7, #12]
 8005f0e:	f7ff ff29 	bl	8005d64 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005f12:	bf00      	nop
 8005f14:	3710      	adds	r7, #16
 8005f16:	46bd      	mov	sp, r7
 8005f18:	bd80      	pop	{r7, pc}

08005f1a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005f1a:	b480      	push	{r7}
 8005f1c:	b085      	sub	sp, #20
 8005f1e:	af00      	add	r7, sp, #0
 8005f20:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005f28:	b2db      	uxtb	r3, r3
 8005f2a:	2b21      	cmp	r3, #33	; 0x21
 8005f2c:	d13e      	bne.n	8005fac <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	689b      	ldr	r3, [r3, #8]
 8005f32:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005f36:	d114      	bne.n	8005f62 <UART_Transmit_IT+0x48>
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	691b      	ldr	r3, [r3, #16]
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	d110      	bne.n	8005f62 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	6a1b      	ldr	r3, [r3, #32]
 8005f44:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	881b      	ldrh	r3, [r3, #0]
 8005f4a:	461a      	mov	r2, r3
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005f54:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	6a1b      	ldr	r3, [r3, #32]
 8005f5a:	1c9a      	adds	r2, r3, #2
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	621a      	str	r2, [r3, #32]
 8005f60:	e008      	b.n	8005f74 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	6a1b      	ldr	r3, [r3, #32]
 8005f66:	1c59      	adds	r1, r3, #1
 8005f68:	687a      	ldr	r2, [r7, #4]
 8005f6a:	6211      	str	r1, [r2, #32]
 8005f6c:	781a      	ldrb	r2, [r3, #0]
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005f78:	b29b      	uxth	r3, r3
 8005f7a:	3b01      	subs	r3, #1
 8005f7c:	b29b      	uxth	r3, r3
 8005f7e:	687a      	ldr	r2, [r7, #4]
 8005f80:	4619      	mov	r1, r3
 8005f82:	84d1      	strh	r1, [r2, #38]	; 0x26
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	d10f      	bne.n	8005fa8 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	68da      	ldr	r2, [r3, #12]
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005f96:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	68da      	ldr	r2, [r3, #12]
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005fa6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005fa8:	2300      	movs	r3, #0
 8005faa:	e000      	b.n	8005fae <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005fac:	2302      	movs	r3, #2
  }
}
 8005fae:	4618      	mov	r0, r3
 8005fb0:	3714      	adds	r7, #20
 8005fb2:	46bd      	mov	sp, r7
 8005fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fb8:	4770      	bx	lr

08005fba <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005fba:	b580      	push	{r7, lr}
 8005fbc:	b082      	sub	sp, #8
 8005fbe:	af00      	add	r7, sp, #0
 8005fc0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	68da      	ldr	r2, [r3, #12]
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005fd0:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	2220      	movs	r2, #32
 8005fd6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005fda:	6878      	ldr	r0, [r7, #4]
 8005fdc:	f7ff feae 	bl	8005d3c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005fe0:	2300      	movs	r3, #0
}
 8005fe2:	4618      	mov	r0, r3
 8005fe4:	3708      	adds	r7, #8
 8005fe6:	46bd      	mov	sp, r7
 8005fe8:	bd80      	pop	{r7, pc}

08005fea <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005fea:	b580      	push	{r7, lr}
 8005fec:	b084      	sub	sp, #16
 8005fee:	af00      	add	r7, sp, #0
 8005ff0:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005ff8:	b2db      	uxtb	r3, r3
 8005ffa:	2b22      	cmp	r3, #34	; 0x22
 8005ffc:	f040 8087 	bne.w	800610e <UART_Receive_IT+0x124>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	689b      	ldr	r3, [r3, #8]
 8006004:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006008:	d117      	bne.n	800603a <UART_Receive_IT+0x50>
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	691b      	ldr	r3, [r3, #16]
 800600e:	2b00      	cmp	r3, #0
 8006010:	d113      	bne.n	800603a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8006012:	2300      	movs	r3, #0
 8006014:	60fb      	str	r3, [r7, #12]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800601a:	60bb      	str	r3, [r7, #8]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	685b      	ldr	r3, [r3, #4]
 8006022:	b29b      	uxth	r3, r3
 8006024:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006028:	b29a      	uxth	r2, r3
 800602a:	68bb      	ldr	r3, [r7, #8]
 800602c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006032:	1c9a      	adds	r2, r3, #2
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	629a      	str	r2, [r3, #40]	; 0x28
 8006038:	e026      	b.n	8006088 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800603e:	60fb      	str	r3, [r7, #12]
      pdata16bits  = NULL;
 8006040:	2300      	movs	r3, #0
 8006042:	60bb      	str	r3, [r7, #8]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	689b      	ldr	r3, [r3, #8]
 8006048:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800604c:	d007      	beq.n	800605e <UART_Receive_IT+0x74>
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	689b      	ldr	r3, [r3, #8]
 8006052:	2b00      	cmp	r3, #0
 8006054:	d10a      	bne.n	800606c <UART_Receive_IT+0x82>
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	691b      	ldr	r3, [r3, #16]
 800605a:	2b00      	cmp	r3, #0
 800605c:	d106      	bne.n	800606c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	685b      	ldr	r3, [r3, #4]
 8006064:	b2da      	uxtb	r2, r3
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	701a      	strb	r2, [r3, #0]
 800606a:	e008      	b.n	800607e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	685b      	ldr	r3, [r3, #4]
 8006072:	b2db      	uxtb	r3, r3
 8006074:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006078:	b2da      	uxtb	r2, r3
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006082:	1c5a      	adds	r2, r3, #1
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800608c:	b29b      	uxth	r3, r3
 800608e:	3b01      	subs	r3, #1
 8006090:	b29b      	uxth	r3, r3
 8006092:	687a      	ldr	r2, [r7, #4]
 8006094:	4619      	mov	r1, r3
 8006096:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8006098:	2b00      	cmp	r3, #0
 800609a:	d136      	bne.n	800610a <UART_Receive_IT+0x120>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	68da      	ldr	r2, [r3, #12]
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	f022 0220 	bic.w	r2, r2, #32
 80060aa:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	68da      	ldr	r2, [r3, #12]
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80060ba:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	695a      	ldr	r2, [r3, #20]
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	f022 0201 	bic.w	r2, r2, #1
 80060ca:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	2220      	movs	r2, #32
 80060d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80060d8:	2b01      	cmp	r3, #1
 80060da:	d10e      	bne.n	80060fa <UART_Receive_IT+0x110>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	68da      	ldr	r2, [r3, #12]
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	f022 0210 	bic.w	r2, r2, #16
 80060ea:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80060f0:	4619      	mov	r1, r3
 80060f2:	6878      	ldr	r0, [r7, #4]
 80060f4:	f7ff fe40 	bl	8005d78 <HAL_UARTEx_RxEventCallback>
 80060f8:	e002      	b.n	8006100 <UART_Receive_IT+0x116>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 80060fa:	6878      	ldr	r0, [r7, #4]
 80060fc:	f7ff fe28 	bl	8005d50 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	2200      	movs	r2, #0
 8006104:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_OK;
 8006106:	2300      	movs	r3, #0
 8006108:	e002      	b.n	8006110 <UART_Receive_IT+0x126>
    }
    return HAL_OK;
 800610a:	2300      	movs	r3, #0
 800610c:	e000      	b.n	8006110 <UART_Receive_IT+0x126>
  }
  else
  {
    return HAL_BUSY;
 800610e:	2302      	movs	r3, #2
  }
}
 8006110:	4618      	mov	r0, r3
 8006112:	3710      	adds	r7, #16
 8006114:	46bd      	mov	sp, r7
 8006116:	bd80      	pop	{r7, pc}

08006118 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006118:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800611c:	b09f      	sub	sp, #124	; 0x7c
 800611e:	af00      	add	r7, sp, #0
 8006120:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006122:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	691b      	ldr	r3, [r3, #16]
 8006128:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800612c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800612e:	68d9      	ldr	r1, [r3, #12]
 8006130:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006132:	681a      	ldr	r2, [r3, #0]
 8006134:	ea40 0301 	orr.w	r3, r0, r1
 8006138:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800613a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800613c:	689a      	ldr	r2, [r3, #8]
 800613e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006140:	691b      	ldr	r3, [r3, #16]
 8006142:	431a      	orrs	r2, r3
 8006144:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006146:	695b      	ldr	r3, [r3, #20]
 8006148:	431a      	orrs	r2, r3
 800614a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800614c:	69db      	ldr	r3, [r3, #28]
 800614e:	4313      	orrs	r3, r2
 8006150:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8006152:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	68db      	ldr	r3, [r3, #12]
 8006158:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800615c:	f021 010c 	bic.w	r1, r1, #12
 8006160:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006162:	681a      	ldr	r2, [r3, #0]
 8006164:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006166:	430b      	orrs	r3, r1
 8006168:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800616a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	695b      	ldr	r3, [r3, #20]
 8006170:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8006174:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006176:	6999      	ldr	r1, [r3, #24]
 8006178:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800617a:	681a      	ldr	r2, [r3, #0]
 800617c:	ea40 0301 	orr.w	r3, r0, r1
 8006180:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006182:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006184:	681a      	ldr	r2, [r3, #0]
 8006186:	4bc5      	ldr	r3, [pc, #788]	; (800649c <UART_SetConfig+0x384>)
 8006188:	429a      	cmp	r2, r3
 800618a:	d004      	beq.n	8006196 <UART_SetConfig+0x7e>
 800618c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800618e:	681a      	ldr	r2, [r3, #0]
 8006190:	4bc3      	ldr	r3, [pc, #780]	; (80064a0 <UART_SetConfig+0x388>)
 8006192:	429a      	cmp	r2, r3
 8006194:	d103      	bne.n	800619e <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006196:	f7fe fac1 	bl	800471c <HAL_RCC_GetPCLK2Freq>
 800619a:	6778      	str	r0, [r7, #116]	; 0x74
 800619c:	e002      	b.n	80061a4 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800619e:	f7fe faa9 	bl	80046f4 <HAL_RCC_GetPCLK1Freq>
 80061a2:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80061a4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80061a6:	69db      	ldr	r3, [r3, #28]
 80061a8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80061ac:	f040 80b6 	bne.w	800631c <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80061b0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80061b2:	461c      	mov	r4, r3
 80061b4:	f04f 0500 	mov.w	r5, #0
 80061b8:	4622      	mov	r2, r4
 80061ba:	462b      	mov	r3, r5
 80061bc:	1891      	adds	r1, r2, r2
 80061be:	6439      	str	r1, [r7, #64]	; 0x40
 80061c0:	415b      	adcs	r3, r3
 80061c2:	647b      	str	r3, [r7, #68]	; 0x44
 80061c4:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80061c8:	1912      	adds	r2, r2, r4
 80061ca:	eb45 0303 	adc.w	r3, r5, r3
 80061ce:	f04f 0000 	mov.w	r0, #0
 80061d2:	f04f 0100 	mov.w	r1, #0
 80061d6:	00d9      	lsls	r1, r3, #3
 80061d8:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80061dc:	00d0      	lsls	r0, r2, #3
 80061de:	4602      	mov	r2, r0
 80061e0:	460b      	mov	r3, r1
 80061e2:	1911      	adds	r1, r2, r4
 80061e4:	6639      	str	r1, [r7, #96]	; 0x60
 80061e6:	416b      	adcs	r3, r5
 80061e8:	667b      	str	r3, [r7, #100]	; 0x64
 80061ea:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80061ec:	685b      	ldr	r3, [r3, #4]
 80061ee:	461a      	mov	r2, r3
 80061f0:	f04f 0300 	mov.w	r3, #0
 80061f4:	1891      	adds	r1, r2, r2
 80061f6:	63b9      	str	r1, [r7, #56]	; 0x38
 80061f8:	415b      	adcs	r3, r3
 80061fa:	63fb      	str	r3, [r7, #60]	; 0x3c
 80061fc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8006200:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8006204:	f7fa fe56 	bl	8000eb4 <__aeabi_uldivmod>
 8006208:	4602      	mov	r2, r0
 800620a:	460b      	mov	r3, r1
 800620c:	4ba5      	ldr	r3, [pc, #660]	; (80064a4 <UART_SetConfig+0x38c>)
 800620e:	fba3 2302 	umull	r2, r3, r3, r2
 8006212:	095b      	lsrs	r3, r3, #5
 8006214:	011e      	lsls	r6, r3, #4
 8006216:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006218:	461c      	mov	r4, r3
 800621a:	f04f 0500 	mov.w	r5, #0
 800621e:	4622      	mov	r2, r4
 8006220:	462b      	mov	r3, r5
 8006222:	1891      	adds	r1, r2, r2
 8006224:	6339      	str	r1, [r7, #48]	; 0x30
 8006226:	415b      	adcs	r3, r3
 8006228:	637b      	str	r3, [r7, #52]	; 0x34
 800622a:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800622e:	1912      	adds	r2, r2, r4
 8006230:	eb45 0303 	adc.w	r3, r5, r3
 8006234:	f04f 0000 	mov.w	r0, #0
 8006238:	f04f 0100 	mov.w	r1, #0
 800623c:	00d9      	lsls	r1, r3, #3
 800623e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006242:	00d0      	lsls	r0, r2, #3
 8006244:	4602      	mov	r2, r0
 8006246:	460b      	mov	r3, r1
 8006248:	1911      	adds	r1, r2, r4
 800624a:	65b9      	str	r1, [r7, #88]	; 0x58
 800624c:	416b      	adcs	r3, r5
 800624e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006250:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006252:	685b      	ldr	r3, [r3, #4]
 8006254:	461a      	mov	r2, r3
 8006256:	f04f 0300 	mov.w	r3, #0
 800625a:	1891      	adds	r1, r2, r2
 800625c:	62b9      	str	r1, [r7, #40]	; 0x28
 800625e:	415b      	adcs	r3, r3
 8006260:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006262:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006266:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 800626a:	f7fa fe23 	bl	8000eb4 <__aeabi_uldivmod>
 800626e:	4602      	mov	r2, r0
 8006270:	460b      	mov	r3, r1
 8006272:	4b8c      	ldr	r3, [pc, #560]	; (80064a4 <UART_SetConfig+0x38c>)
 8006274:	fba3 1302 	umull	r1, r3, r3, r2
 8006278:	095b      	lsrs	r3, r3, #5
 800627a:	2164      	movs	r1, #100	; 0x64
 800627c:	fb01 f303 	mul.w	r3, r1, r3
 8006280:	1ad3      	subs	r3, r2, r3
 8006282:	00db      	lsls	r3, r3, #3
 8006284:	3332      	adds	r3, #50	; 0x32
 8006286:	4a87      	ldr	r2, [pc, #540]	; (80064a4 <UART_SetConfig+0x38c>)
 8006288:	fba2 2303 	umull	r2, r3, r2, r3
 800628c:	095b      	lsrs	r3, r3, #5
 800628e:	005b      	lsls	r3, r3, #1
 8006290:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006294:	441e      	add	r6, r3
 8006296:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006298:	4618      	mov	r0, r3
 800629a:	f04f 0100 	mov.w	r1, #0
 800629e:	4602      	mov	r2, r0
 80062a0:	460b      	mov	r3, r1
 80062a2:	1894      	adds	r4, r2, r2
 80062a4:	623c      	str	r4, [r7, #32]
 80062a6:	415b      	adcs	r3, r3
 80062a8:	627b      	str	r3, [r7, #36]	; 0x24
 80062aa:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80062ae:	1812      	adds	r2, r2, r0
 80062b0:	eb41 0303 	adc.w	r3, r1, r3
 80062b4:	f04f 0400 	mov.w	r4, #0
 80062b8:	f04f 0500 	mov.w	r5, #0
 80062bc:	00dd      	lsls	r5, r3, #3
 80062be:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80062c2:	00d4      	lsls	r4, r2, #3
 80062c4:	4622      	mov	r2, r4
 80062c6:	462b      	mov	r3, r5
 80062c8:	1814      	adds	r4, r2, r0
 80062ca:	653c      	str	r4, [r7, #80]	; 0x50
 80062cc:	414b      	adcs	r3, r1
 80062ce:	657b      	str	r3, [r7, #84]	; 0x54
 80062d0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80062d2:	685b      	ldr	r3, [r3, #4]
 80062d4:	461a      	mov	r2, r3
 80062d6:	f04f 0300 	mov.w	r3, #0
 80062da:	1891      	adds	r1, r2, r2
 80062dc:	61b9      	str	r1, [r7, #24]
 80062de:	415b      	adcs	r3, r3
 80062e0:	61fb      	str	r3, [r7, #28]
 80062e2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80062e6:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 80062ea:	f7fa fde3 	bl	8000eb4 <__aeabi_uldivmod>
 80062ee:	4602      	mov	r2, r0
 80062f0:	460b      	mov	r3, r1
 80062f2:	4b6c      	ldr	r3, [pc, #432]	; (80064a4 <UART_SetConfig+0x38c>)
 80062f4:	fba3 1302 	umull	r1, r3, r3, r2
 80062f8:	095b      	lsrs	r3, r3, #5
 80062fa:	2164      	movs	r1, #100	; 0x64
 80062fc:	fb01 f303 	mul.w	r3, r1, r3
 8006300:	1ad3      	subs	r3, r2, r3
 8006302:	00db      	lsls	r3, r3, #3
 8006304:	3332      	adds	r3, #50	; 0x32
 8006306:	4a67      	ldr	r2, [pc, #412]	; (80064a4 <UART_SetConfig+0x38c>)
 8006308:	fba2 2303 	umull	r2, r3, r2, r3
 800630c:	095b      	lsrs	r3, r3, #5
 800630e:	f003 0207 	and.w	r2, r3, #7
 8006312:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	4432      	add	r2, r6
 8006318:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800631a:	e0b9      	b.n	8006490 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800631c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800631e:	461c      	mov	r4, r3
 8006320:	f04f 0500 	mov.w	r5, #0
 8006324:	4622      	mov	r2, r4
 8006326:	462b      	mov	r3, r5
 8006328:	1891      	adds	r1, r2, r2
 800632a:	6139      	str	r1, [r7, #16]
 800632c:	415b      	adcs	r3, r3
 800632e:	617b      	str	r3, [r7, #20]
 8006330:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8006334:	1912      	adds	r2, r2, r4
 8006336:	eb45 0303 	adc.w	r3, r5, r3
 800633a:	f04f 0000 	mov.w	r0, #0
 800633e:	f04f 0100 	mov.w	r1, #0
 8006342:	00d9      	lsls	r1, r3, #3
 8006344:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006348:	00d0      	lsls	r0, r2, #3
 800634a:	4602      	mov	r2, r0
 800634c:	460b      	mov	r3, r1
 800634e:	eb12 0804 	adds.w	r8, r2, r4
 8006352:	eb43 0905 	adc.w	r9, r3, r5
 8006356:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006358:	685b      	ldr	r3, [r3, #4]
 800635a:	4618      	mov	r0, r3
 800635c:	f04f 0100 	mov.w	r1, #0
 8006360:	f04f 0200 	mov.w	r2, #0
 8006364:	f04f 0300 	mov.w	r3, #0
 8006368:	008b      	lsls	r3, r1, #2
 800636a:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800636e:	0082      	lsls	r2, r0, #2
 8006370:	4640      	mov	r0, r8
 8006372:	4649      	mov	r1, r9
 8006374:	f7fa fd9e 	bl	8000eb4 <__aeabi_uldivmod>
 8006378:	4602      	mov	r2, r0
 800637a:	460b      	mov	r3, r1
 800637c:	4b49      	ldr	r3, [pc, #292]	; (80064a4 <UART_SetConfig+0x38c>)
 800637e:	fba3 2302 	umull	r2, r3, r3, r2
 8006382:	095b      	lsrs	r3, r3, #5
 8006384:	011e      	lsls	r6, r3, #4
 8006386:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006388:	4618      	mov	r0, r3
 800638a:	f04f 0100 	mov.w	r1, #0
 800638e:	4602      	mov	r2, r0
 8006390:	460b      	mov	r3, r1
 8006392:	1894      	adds	r4, r2, r2
 8006394:	60bc      	str	r4, [r7, #8]
 8006396:	415b      	adcs	r3, r3
 8006398:	60fb      	str	r3, [r7, #12]
 800639a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800639e:	1812      	adds	r2, r2, r0
 80063a0:	eb41 0303 	adc.w	r3, r1, r3
 80063a4:	f04f 0400 	mov.w	r4, #0
 80063a8:	f04f 0500 	mov.w	r5, #0
 80063ac:	00dd      	lsls	r5, r3, #3
 80063ae:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80063b2:	00d4      	lsls	r4, r2, #3
 80063b4:	4622      	mov	r2, r4
 80063b6:	462b      	mov	r3, r5
 80063b8:	1814      	adds	r4, r2, r0
 80063ba:	64bc      	str	r4, [r7, #72]	; 0x48
 80063bc:	414b      	adcs	r3, r1
 80063be:	64fb      	str	r3, [r7, #76]	; 0x4c
 80063c0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80063c2:	685b      	ldr	r3, [r3, #4]
 80063c4:	4618      	mov	r0, r3
 80063c6:	f04f 0100 	mov.w	r1, #0
 80063ca:	f04f 0200 	mov.w	r2, #0
 80063ce:	f04f 0300 	mov.w	r3, #0
 80063d2:	008b      	lsls	r3, r1, #2
 80063d4:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80063d8:	0082      	lsls	r2, r0, #2
 80063da:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 80063de:	f7fa fd69 	bl	8000eb4 <__aeabi_uldivmod>
 80063e2:	4602      	mov	r2, r0
 80063e4:	460b      	mov	r3, r1
 80063e6:	4b2f      	ldr	r3, [pc, #188]	; (80064a4 <UART_SetConfig+0x38c>)
 80063e8:	fba3 1302 	umull	r1, r3, r3, r2
 80063ec:	095b      	lsrs	r3, r3, #5
 80063ee:	2164      	movs	r1, #100	; 0x64
 80063f0:	fb01 f303 	mul.w	r3, r1, r3
 80063f4:	1ad3      	subs	r3, r2, r3
 80063f6:	011b      	lsls	r3, r3, #4
 80063f8:	3332      	adds	r3, #50	; 0x32
 80063fa:	4a2a      	ldr	r2, [pc, #168]	; (80064a4 <UART_SetConfig+0x38c>)
 80063fc:	fba2 2303 	umull	r2, r3, r2, r3
 8006400:	095b      	lsrs	r3, r3, #5
 8006402:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006406:	441e      	add	r6, r3
 8006408:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800640a:	4618      	mov	r0, r3
 800640c:	f04f 0100 	mov.w	r1, #0
 8006410:	4602      	mov	r2, r0
 8006412:	460b      	mov	r3, r1
 8006414:	1894      	adds	r4, r2, r2
 8006416:	603c      	str	r4, [r7, #0]
 8006418:	415b      	adcs	r3, r3
 800641a:	607b      	str	r3, [r7, #4]
 800641c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006420:	1812      	adds	r2, r2, r0
 8006422:	eb41 0303 	adc.w	r3, r1, r3
 8006426:	f04f 0400 	mov.w	r4, #0
 800642a:	f04f 0500 	mov.w	r5, #0
 800642e:	00dd      	lsls	r5, r3, #3
 8006430:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8006434:	00d4      	lsls	r4, r2, #3
 8006436:	4622      	mov	r2, r4
 8006438:	462b      	mov	r3, r5
 800643a:	eb12 0a00 	adds.w	sl, r2, r0
 800643e:	eb43 0b01 	adc.w	fp, r3, r1
 8006442:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006444:	685b      	ldr	r3, [r3, #4]
 8006446:	4618      	mov	r0, r3
 8006448:	f04f 0100 	mov.w	r1, #0
 800644c:	f04f 0200 	mov.w	r2, #0
 8006450:	f04f 0300 	mov.w	r3, #0
 8006454:	008b      	lsls	r3, r1, #2
 8006456:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800645a:	0082      	lsls	r2, r0, #2
 800645c:	4650      	mov	r0, sl
 800645e:	4659      	mov	r1, fp
 8006460:	f7fa fd28 	bl	8000eb4 <__aeabi_uldivmod>
 8006464:	4602      	mov	r2, r0
 8006466:	460b      	mov	r3, r1
 8006468:	4b0e      	ldr	r3, [pc, #56]	; (80064a4 <UART_SetConfig+0x38c>)
 800646a:	fba3 1302 	umull	r1, r3, r3, r2
 800646e:	095b      	lsrs	r3, r3, #5
 8006470:	2164      	movs	r1, #100	; 0x64
 8006472:	fb01 f303 	mul.w	r3, r1, r3
 8006476:	1ad3      	subs	r3, r2, r3
 8006478:	011b      	lsls	r3, r3, #4
 800647a:	3332      	adds	r3, #50	; 0x32
 800647c:	4a09      	ldr	r2, [pc, #36]	; (80064a4 <UART_SetConfig+0x38c>)
 800647e:	fba2 2303 	umull	r2, r3, r2, r3
 8006482:	095b      	lsrs	r3, r3, #5
 8006484:	f003 020f 	and.w	r2, r3, #15
 8006488:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	4432      	add	r2, r6
 800648e:	609a      	str	r2, [r3, #8]
}
 8006490:	bf00      	nop
 8006492:	377c      	adds	r7, #124	; 0x7c
 8006494:	46bd      	mov	sp, r7
 8006496:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800649a:	bf00      	nop
 800649c:	40011000 	.word	0x40011000
 80064a0:	40011400 	.word	0x40011400
 80064a4:	51eb851f 	.word	0x51eb851f

080064a8 <__errno>:
 80064a8:	4b01      	ldr	r3, [pc, #4]	; (80064b0 <__errno+0x8>)
 80064aa:	6818      	ldr	r0, [r3, #0]
 80064ac:	4770      	bx	lr
 80064ae:	bf00      	nop
 80064b0:	20000010 	.word	0x20000010

080064b4 <__libc_init_array>:
 80064b4:	b570      	push	{r4, r5, r6, lr}
 80064b6:	4d0d      	ldr	r5, [pc, #52]	; (80064ec <__libc_init_array+0x38>)
 80064b8:	4c0d      	ldr	r4, [pc, #52]	; (80064f0 <__libc_init_array+0x3c>)
 80064ba:	1b64      	subs	r4, r4, r5
 80064bc:	10a4      	asrs	r4, r4, #2
 80064be:	2600      	movs	r6, #0
 80064c0:	42a6      	cmp	r6, r4
 80064c2:	d109      	bne.n	80064d8 <__libc_init_array+0x24>
 80064c4:	4d0b      	ldr	r5, [pc, #44]	; (80064f4 <__libc_init_array+0x40>)
 80064c6:	4c0c      	ldr	r4, [pc, #48]	; (80064f8 <__libc_init_array+0x44>)
 80064c8:	f003 feec 	bl	800a2a4 <_init>
 80064cc:	1b64      	subs	r4, r4, r5
 80064ce:	10a4      	asrs	r4, r4, #2
 80064d0:	2600      	movs	r6, #0
 80064d2:	42a6      	cmp	r6, r4
 80064d4:	d105      	bne.n	80064e2 <__libc_init_array+0x2e>
 80064d6:	bd70      	pop	{r4, r5, r6, pc}
 80064d8:	f855 3b04 	ldr.w	r3, [r5], #4
 80064dc:	4798      	blx	r3
 80064de:	3601      	adds	r6, #1
 80064e0:	e7ee      	b.n	80064c0 <__libc_init_array+0xc>
 80064e2:	f855 3b04 	ldr.w	r3, [r5], #4
 80064e6:	4798      	blx	r3
 80064e8:	3601      	adds	r6, #1
 80064ea:	e7f2      	b.n	80064d2 <__libc_init_array+0x1e>
 80064ec:	0800ab38 	.word	0x0800ab38
 80064f0:	0800ab38 	.word	0x0800ab38
 80064f4:	0800ab38 	.word	0x0800ab38
 80064f8:	0800ab3c 	.word	0x0800ab3c

080064fc <memcpy>:
 80064fc:	440a      	add	r2, r1
 80064fe:	4291      	cmp	r1, r2
 8006500:	f100 33ff 	add.w	r3, r0, #4294967295
 8006504:	d100      	bne.n	8006508 <memcpy+0xc>
 8006506:	4770      	bx	lr
 8006508:	b510      	push	{r4, lr}
 800650a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800650e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006512:	4291      	cmp	r1, r2
 8006514:	d1f9      	bne.n	800650a <memcpy+0xe>
 8006516:	bd10      	pop	{r4, pc}

08006518 <memset>:
 8006518:	4402      	add	r2, r0
 800651a:	4603      	mov	r3, r0
 800651c:	4293      	cmp	r3, r2
 800651e:	d100      	bne.n	8006522 <memset+0xa>
 8006520:	4770      	bx	lr
 8006522:	f803 1b01 	strb.w	r1, [r3], #1
 8006526:	e7f9      	b.n	800651c <memset+0x4>

08006528 <__cvt>:
 8006528:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800652c:	ec55 4b10 	vmov	r4, r5, d0
 8006530:	2d00      	cmp	r5, #0
 8006532:	460e      	mov	r6, r1
 8006534:	4619      	mov	r1, r3
 8006536:	462b      	mov	r3, r5
 8006538:	bfbb      	ittet	lt
 800653a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800653e:	461d      	movlt	r5, r3
 8006540:	2300      	movge	r3, #0
 8006542:	232d      	movlt	r3, #45	; 0x2d
 8006544:	700b      	strb	r3, [r1, #0]
 8006546:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006548:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800654c:	4691      	mov	r9, r2
 800654e:	f023 0820 	bic.w	r8, r3, #32
 8006552:	bfbc      	itt	lt
 8006554:	4622      	movlt	r2, r4
 8006556:	4614      	movlt	r4, r2
 8006558:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800655c:	d005      	beq.n	800656a <__cvt+0x42>
 800655e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8006562:	d100      	bne.n	8006566 <__cvt+0x3e>
 8006564:	3601      	adds	r6, #1
 8006566:	2102      	movs	r1, #2
 8006568:	e000      	b.n	800656c <__cvt+0x44>
 800656a:	2103      	movs	r1, #3
 800656c:	ab03      	add	r3, sp, #12
 800656e:	9301      	str	r3, [sp, #4]
 8006570:	ab02      	add	r3, sp, #8
 8006572:	9300      	str	r3, [sp, #0]
 8006574:	ec45 4b10 	vmov	d0, r4, r5
 8006578:	4653      	mov	r3, sl
 800657a:	4632      	mov	r2, r6
 800657c:	f000 fcec 	bl	8006f58 <_dtoa_r>
 8006580:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8006584:	4607      	mov	r7, r0
 8006586:	d102      	bne.n	800658e <__cvt+0x66>
 8006588:	f019 0f01 	tst.w	r9, #1
 800658c:	d022      	beq.n	80065d4 <__cvt+0xac>
 800658e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006592:	eb07 0906 	add.w	r9, r7, r6
 8006596:	d110      	bne.n	80065ba <__cvt+0x92>
 8006598:	783b      	ldrb	r3, [r7, #0]
 800659a:	2b30      	cmp	r3, #48	; 0x30
 800659c:	d10a      	bne.n	80065b4 <__cvt+0x8c>
 800659e:	2200      	movs	r2, #0
 80065a0:	2300      	movs	r3, #0
 80065a2:	4620      	mov	r0, r4
 80065a4:	4629      	mov	r1, r5
 80065a6:	f7fa fa97 	bl	8000ad8 <__aeabi_dcmpeq>
 80065aa:	b918      	cbnz	r0, 80065b4 <__cvt+0x8c>
 80065ac:	f1c6 0601 	rsb	r6, r6, #1
 80065b0:	f8ca 6000 	str.w	r6, [sl]
 80065b4:	f8da 3000 	ldr.w	r3, [sl]
 80065b8:	4499      	add	r9, r3
 80065ba:	2200      	movs	r2, #0
 80065bc:	2300      	movs	r3, #0
 80065be:	4620      	mov	r0, r4
 80065c0:	4629      	mov	r1, r5
 80065c2:	f7fa fa89 	bl	8000ad8 <__aeabi_dcmpeq>
 80065c6:	b108      	cbz	r0, 80065cc <__cvt+0xa4>
 80065c8:	f8cd 900c 	str.w	r9, [sp, #12]
 80065cc:	2230      	movs	r2, #48	; 0x30
 80065ce:	9b03      	ldr	r3, [sp, #12]
 80065d0:	454b      	cmp	r3, r9
 80065d2:	d307      	bcc.n	80065e4 <__cvt+0xbc>
 80065d4:	9b03      	ldr	r3, [sp, #12]
 80065d6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80065d8:	1bdb      	subs	r3, r3, r7
 80065da:	4638      	mov	r0, r7
 80065dc:	6013      	str	r3, [r2, #0]
 80065de:	b004      	add	sp, #16
 80065e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80065e4:	1c59      	adds	r1, r3, #1
 80065e6:	9103      	str	r1, [sp, #12]
 80065e8:	701a      	strb	r2, [r3, #0]
 80065ea:	e7f0      	b.n	80065ce <__cvt+0xa6>

080065ec <__exponent>:
 80065ec:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80065ee:	4603      	mov	r3, r0
 80065f0:	2900      	cmp	r1, #0
 80065f2:	bfb8      	it	lt
 80065f4:	4249      	neglt	r1, r1
 80065f6:	f803 2b02 	strb.w	r2, [r3], #2
 80065fa:	bfb4      	ite	lt
 80065fc:	222d      	movlt	r2, #45	; 0x2d
 80065fe:	222b      	movge	r2, #43	; 0x2b
 8006600:	2909      	cmp	r1, #9
 8006602:	7042      	strb	r2, [r0, #1]
 8006604:	dd2a      	ble.n	800665c <__exponent+0x70>
 8006606:	f10d 0407 	add.w	r4, sp, #7
 800660a:	46a4      	mov	ip, r4
 800660c:	270a      	movs	r7, #10
 800660e:	46a6      	mov	lr, r4
 8006610:	460a      	mov	r2, r1
 8006612:	fb91 f6f7 	sdiv	r6, r1, r7
 8006616:	fb07 1516 	mls	r5, r7, r6, r1
 800661a:	3530      	adds	r5, #48	; 0x30
 800661c:	2a63      	cmp	r2, #99	; 0x63
 800661e:	f104 34ff 	add.w	r4, r4, #4294967295
 8006622:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8006626:	4631      	mov	r1, r6
 8006628:	dcf1      	bgt.n	800660e <__exponent+0x22>
 800662a:	3130      	adds	r1, #48	; 0x30
 800662c:	f1ae 0502 	sub.w	r5, lr, #2
 8006630:	f804 1c01 	strb.w	r1, [r4, #-1]
 8006634:	1c44      	adds	r4, r0, #1
 8006636:	4629      	mov	r1, r5
 8006638:	4561      	cmp	r1, ip
 800663a:	d30a      	bcc.n	8006652 <__exponent+0x66>
 800663c:	f10d 0209 	add.w	r2, sp, #9
 8006640:	eba2 020e 	sub.w	r2, r2, lr
 8006644:	4565      	cmp	r5, ip
 8006646:	bf88      	it	hi
 8006648:	2200      	movhi	r2, #0
 800664a:	4413      	add	r3, r2
 800664c:	1a18      	subs	r0, r3, r0
 800664e:	b003      	add	sp, #12
 8006650:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006652:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006656:	f804 2f01 	strb.w	r2, [r4, #1]!
 800665a:	e7ed      	b.n	8006638 <__exponent+0x4c>
 800665c:	2330      	movs	r3, #48	; 0x30
 800665e:	3130      	adds	r1, #48	; 0x30
 8006660:	7083      	strb	r3, [r0, #2]
 8006662:	70c1      	strb	r1, [r0, #3]
 8006664:	1d03      	adds	r3, r0, #4
 8006666:	e7f1      	b.n	800664c <__exponent+0x60>

08006668 <_printf_float>:
 8006668:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800666c:	ed2d 8b02 	vpush	{d8}
 8006670:	b08d      	sub	sp, #52	; 0x34
 8006672:	460c      	mov	r4, r1
 8006674:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8006678:	4616      	mov	r6, r2
 800667a:	461f      	mov	r7, r3
 800667c:	4605      	mov	r5, r0
 800667e:	f001 fa57 	bl	8007b30 <_localeconv_r>
 8006682:	f8d0 a000 	ldr.w	sl, [r0]
 8006686:	4650      	mov	r0, sl
 8006688:	f7f9 fdaa 	bl	80001e0 <strlen>
 800668c:	2300      	movs	r3, #0
 800668e:	930a      	str	r3, [sp, #40]	; 0x28
 8006690:	6823      	ldr	r3, [r4, #0]
 8006692:	9305      	str	r3, [sp, #20]
 8006694:	f8d8 3000 	ldr.w	r3, [r8]
 8006698:	f894 b018 	ldrb.w	fp, [r4, #24]
 800669c:	3307      	adds	r3, #7
 800669e:	f023 0307 	bic.w	r3, r3, #7
 80066a2:	f103 0208 	add.w	r2, r3, #8
 80066a6:	f8c8 2000 	str.w	r2, [r8]
 80066aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066ae:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80066b2:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80066b6:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80066ba:	9307      	str	r3, [sp, #28]
 80066bc:	f8cd 8018 	str.w	r8, [sp, #24]
 80066c0:	ee08 0a10 	vmov	s16, r0
 80066c4:	4b9f      	ldr	r3, [pc, #636]	; (8006944 <_printf_float+0x2dc>)
 80066c6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80066ca:	f04f 32ff 	mov.w	r2, #4294967295
 80066ce:	f7fa fa35 	bl	8000b3c <__aeabi_dcmpun>
 80066d2:	bb88      	cbnz	r0, 8006738 <_printf_float+0xd0>
 80066d4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80066d8:	4b9a      	ldr	r3, [pc, #616]	; (8006944 <_printf_float+0x2dc>)
 80066da:	f04f 32ff 	mov.w	r2, #4294967295
 80066de:	f7fa fa0f 	bl	8000b00 <__aeabi_dcmple>
 80066e2:	bb48      	cbnz	r0, 8006738 <_printf_float+0xd0>
 80066e4:	2200      	movs	r2, #0
 80066e6:	2300      	movs	r3, #0
 80066e8:	4640      	mov	r0, r8
 80066ea:	4649      	mov	r1, r9
 80066ec:	f7fa f9fe 	bl	8000aec <__aeabi_dcmplt>
 80066f0:	b110      	cbz	r0, 80066f8 <_printf_float+0x90>
 80066f2:	232d      	movs	r3, #45	; 0x2d
 80066f4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80066f8:	4b93      	ldr	r3, [pc, #588]	; (8006948 <_printf_float+0x2e0>)
 80066fa:	4894      	ldr	r0, [pc, #592]	; (800694c <_printf_float+0x2e4>)
 80066fc:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8006700:	bf94      	ite	ls
 8006702:	4698      	movls	r8, r3
 8006704:	4680      	movhi	r8, r0
 8006706:	2303      	movs	r3, #3
 8006708:	6123      	str	r3, [r4, #16]
 800670a:	9b05      	ldr	r3, [sp, #20]
 800670c:	f023 0204 	bic.w	r2, r3, #4
 8006710:	6022      	str	r2, [r4, #0]
 8006712:	f04f 0900 	mov.w	r9, #0
 8006716:	9700      	str	r7, [sp, #0]
 8006718:	4633      	mov	r3, r6
 800671a:	aa0b      	add	r2, sp, #44	; 0x2c
 800671c:	4621      	mov	r1, r4
 800671e:	4628      	mov	r0, r5
 8006720:	f000 f9d8 	bl	8006ad4 <_printf_common>
 8006724:	3001      	adds	r0, #1
 8006726:	f040 8090 	bne.w	800684a <_printf_float+0x1e2>
 800672a:	f04f 30ff 	mov.w	r0, #4294967295
 800672e:	b00d      	add	sp, #52	; 0x34
 8006730:	ecbd 8b02 	vpop	{d8}
 8006734:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006738:	4642      	mov	r2, r8
 800673a:	464b      	mov	r3, r9
 800673c:	4640      	mov	r0, r8
 800673e:	4649      	mov	r1, r9
 8006740:	f7fa f9fc 	bl	8000b3c <__aeabi_dcmpun>
 8006744:	b140      	cbz	r0, 8006758 <_printf_float+0xf0>
 8006746:	464b      	mov	r3, r9
 8006748:	2b00      	cmp	r3, #0
 800674a:	bfbc      	itt	lt
 800674c:	232d      	movlt	r3, #45	; 0x2d
 800674e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8006752:	487f      	ldr	r0, [pc, #508]	; (8006950 <_printf_float+0x2e8>)
 8006754:	4b7f      	ldr	r3, [pc, #508]	; (8006954 <_printf_float+0x2ec>)
 8006756:	e7d1      	b.n	80066fc <_printf_float+0x94>
 8006758:	6863      	ldr	r3, [r4, #4]
 800675a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800675e:	9206      	str	r2, [sp, #24]
 8006760:	1c5a      	adds	r2, r3, #1
 8006762:	d13f      	bne.n	80067e4 <_printf_float+0x17c>
 8006764:	2306      	movs	r3, #6
 8006766:	6063      	str	r3, [r4, #4]
 8006768:	9b05      	ldr	r3, [sp, #20]
 800676a:	6861      	ldr	r1, [r4, #4]
 800676c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8006770:	2300      	movs	r3, #0
 8006772:	9303      	str	r3, [sp, #12]
 8006774:	ab0a      	add	r3, sp, #40	; 0x28
 8006776:	e9cd b301 	strd	fp, r3, [sp, #4]
 800677a:	ab09      	add	r3, sp, #36	; 0x24
 800677c:	ec49 8b10 	vmov	d0, r8, r9
 8006780:	9300      	str	r3, [sp, #0]
 8006782:	6022      	str	r2, [r4, #0]
 8006784:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8006788:	4628      	mov	r0, r5
 800678a:	f7ff fecd 	bl	8006528 <__cvt>
 800678e:	9b06      	ldr	r3, [sp, #24]
 8006790:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006792:	2b47      	cmp	r3, #71	; 0x47
 8006794:	4680      	mov	r8, r0
 8006796:	d108      	bne.n	80067aa <_printf_float+0x142>
 8006798:	1cc8      	adds	r0, r1, #3
 800679a:	db02      	blt.n	80067a2 <_printf_float+0x13a>
 800679c:	6863      	ldr	r3, [r4, #4]
 800679e:	4299      	cmp	r1, r3
 80067a0:	dd41      	ble.n	8006826 <_printf_float+0x1be>
 80067a2:	f1ab 0b02 	sub.w	fp, fp, #2
 80067a6:	fa5f fb8b 	uxtb.w	fp, fp
 80067aa:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80067ae:	d820      	bhi.n	80067f2 <_printf_float+0x18a>
 80067b0:	3901      	subs	r1, #1
 80067b2:	465a      	mov	r2, fp
 80067b4:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80067b8:	9109      	str	r1, [sp, #36]	; 0x24
 80067ba:	f7ff ff17 	bl	80065ec <__exponent>
 80067be:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80067c0:	1813      	adds	r3, r2, r0
 80067c2:	2a01      	cmp	r2, #1
 80067c4:	4681      	mov	r9, r0
 80067c6:	6123      	str	r3, [r4, #16]
 80067c8:	dc02      	bgt.n	80067d0 <_printf_float+0x168>
 80067ca:	6822      	ldr	r2, [r4, #0]
 80067cc:	07d2      	lsls	r2, r2, #31
 80067ce:	d501      	bpl.n	80067d4 <_printf_float+0x16c>
 80067d0:	3301      	adds	r3, #1
 80067d2:	6123      	str	r3, [r4, #16]
 80067d4:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80067d8:	2b00      	cmp	r3, #0
 80067da:	d09c      	beq.n	8006716 <_printf_float+0xae>
 80067dc:	232d      	movs	r3, #45	; 0x2d
 80067de:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80067e2:	e798      	b.n	8006716 <_printf_float+0xae>
 80067e4:	9a06      	ldr	r2, [sp, #24]
 80067e6:	2a47      	cmp	r2, #71	; 0x47
 80067e8:	d1be      	bne.n	8006768 <_printf_float+0x100>
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d1bc      	bne.n	8006768 <_printf_float+0x100>
 80067ee:	2301      	movs	r3, #1
 80067f0:	e7b9      	b.n	8006766 <_printf_float+0xfe>
 80067f2:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80067f6:	d118      	bne.n	800682a <_printf_float+0x1c2>
 80067f8:	2900      	cmp	r1, #0
 80067fa:	6863      	ldr	r3, [r4, #4]
 80067fc:	dd0b      	ble.n	8006816 <_printf_float+0x1ae>
 80067fe:	6121      	str	r1, [r4, #16]
 8006800:	b913      	cbnz	r3, 8006808 <_printf_float+0x1a0>
 8006802:	6822      	ldr	r2, [r4, #0]
 8006804:	07d0      	lsls	r0, r2, #31
 8006806:	d502      	bpl.n	800680e <_printf_float+0x1a6>
 8006808:	3301      	adds	r3, #1
 800680a:	440b      	add	r3, r1
 800680c:	6123      	str	r3, [r4, #16]
 800680e:	65a1      	str	r1, [r4, #88]	; 0x58
 8006810:	f04f 0900 	mov.w	r9, #0
 8006814:	e7de      	b.n	80067d4 <_printf_float+0x16c>
 8006816:	b913      	cbnz	r3, 800681e <_printf_float+0x1b6>
 8006818:	6822      	ldr	r2, [r4, #0]
 800681a:	07d2      	lsls	r2, r2, #31
 800681c:	d501      	bpl.n	8006822 <_printf_float+0x1ba>
 800681e:	3302      	adds	r3, #2
 8006820:	e7f4      	b.n	800680c <_printf_float+0x1a4>
 8006822:	2301      	movs	r3, #1
 8006824:	e7f2      	b.n	800680c <_printf_float+0x1a4>
 8006826:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800682a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800682c:	4299      	cmp	r1, r3
 800682e:	db05      	blt.n	800683c <_printf_float+0x1d4>
 8006830:	6823      	ldr	r3, [r4, #0]
 8006832:	6121      	str	r1, [r4, #16]
 8006834:	07d8      	lsls	r0, r3, #31
 8006836:	d5ea      	bpl.n	800680e <_printf_float+0x1a6>
 8006838:	1c4b      	adds	r3, r1, #1
 800683a:	e7e7      	b.n	800680c <_printf_float+0x1a4>
 800683c:	2900      	cmp	r1, #0
 800683e:	bfd4      	ite	le
 8006840:	f1c1 0202 	rsble	r2, r1, #2
 8006844:	2201      	movgt	r2, #1
 8006846:	4413      	add	r3, r2
 8006848:	e7e0      	b.n	800680c <_printf_float+0x1a4>
 800684a:	6823      	ldr	r3, [r4, #0]
 800684c:	055a      	lsls	r2, r3, #21
 800684e:	d407      	bmi.n	8006860 <_printf_float+0x1f8>
 8006850:	6923      	ldr	r3, [r4, #16]
 8006852:	4642      	mov	r2, r8
 8006854:	4631      	mov	r1, r6
 8006856:	4628      	mov	r0, r5
 8006858:	47b8      	blx	r7
 800685a:	3001      	adds	r0, #1
 800685c:	d12c      	bne.n	80068b8 <_printf_float+0x250>
 800685e:	e764      	b.n	800672a <_printf_float+0xc2>
 8006860:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006864:	f240 80e0 	bls.w	8006a28 <_printf_float+0x3c0>
 8006868:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800686c:	2200      	movs	r2, #0
 800686e:	2300      	movs	r3, #0
 8006870:	f7fa f932 	bl	8000ad8 <__aeabi_dcmpeq>
 8006874:	2800      	cmp	r0, #0
 8006876:	d034      	beq.n	80068e2 <_printf_float+0x27a>
 8006878:	4a37      	ldr	r2, [pc, #220]	; (8006958 <_printf_float+0x2f0>)
 800687a:	2301      	movs	r3, #1
 800687c:	4631      	mov	r1, r6
 800687e:	4628      	mov	r0, r5
 8006880:	47b8      	blx	r7
 8006882:	3001      	adds	r0, #1
 8006884:	f43f af51 	beq.w	800672a <_printf_float+0xc2>
 8006888:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800688c:	429a      	cmp	r2, r3
 800688e:	db02      	blt.n	8006896 <_printf_float+0x22e>
 8006890:	6823      	ldr	r3, [r4, #0]
 8006892:	07d8      	lsls	r0, r3, #31
 8006894:	d510      	bpl.n	80068b8 <_printf_float+0x250>
 8006896:	ee18 3a10 	vmov	r3, s16
 800689a:	4652      	mov	r2, sl
 800689c:	4631      	mov	r1, r6
 800689e:	4628      	mov	r0, r5
 80068a0:	47b8      	blx	r7
 80068a2:	3001      	adds	r0, #1
 80068a4:	f43f af41 	beq.w	800672a <_printf_float+0xc2>
 80068a8:	f04f 0800 	mov.w	r8, #0
 80068ac:	f104 091a 	add.w	r9, r4, #26
 80068b0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80068b2:	3b01      	subs	r3, #1
 80068b4:	4543      	cmp	r3, r8
 80068b6:	dc09      	bgt.n	80068cc <_printf_float+0x264>
 80068b8:	6823      	ldr	r3, [r4, #0]
 80068ba:	079b      	lsls	r3, r3, #30
 80068bc:	f100 8105 	bmi.w	8006aca <_printf_float+0x462>
 80068c0:	68e0      	ldr	r0, [r4, #12]
 80068c2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80068c4:	4298      	cmp	r0, r3
 80068c6:	bfb8      	it	lt
 80068c8:	4618      	movlt	r0, r3
 80068ca:	e730      	b.n	800672e <_printf_float+0xc6>
 80068cc:	2301      	movs	r3, #1
 80068ce:	464a      	mov	r2, r9
 80068d0:	4631      	mov	r1, r6
 80068d2:	4628      	mov	r0, r5
 80068d4:	47b8      	blx	r7
 80068d6:	3001      	adds	r0, #1
 80068d8:	f43f af27 	beq.w	800672a <_printf_float+0xc2>
 80068dc:	f108 0801 	add.w	r8, r8, #1
 80068e0:	e7e6      	b.n	80068b0 <_printf_float+0x248>
 80068e2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80068e4:	2b00      	cmp	r3, #0
 80068e6:	dc39      	bgt.n	800695c <_printf_float+0x2f4>
 80068e8:	4a1b      	ldr	r2, [pc, #108]	; (8006958 <_printf_float+0x2f0>)
 80068ea:	2301      	movs	r3, #1
 80068ec:	4631      	mov	r1, r6
 80068ee:	4628      	mov	r0, r5
 80068f0:	47b8      	blx	r7
 80068f2:	3001      	adds	r0, #1
 80068f4:	f43f af19 	beq.w	800672a <_printf_float+0xc2>
 80068f8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80068fc:	4313      	orrs	r3, r2
 80068fe:	d102      	bne.n	8006906 <_printf_float+0x29e>
 8006900:	6823      	ldr	r3, [r4, #0]
 8006902:	07d9      	lsls	r1, r3, #31
 8006904:	d5d8      	bpl.n	80068b8 <_printf_float+0x250>
 8006906:	ee18 3a10 	vmov	r3, s16
 800690a:	4652      	mov	r2, sl
 800690c:	4631      	mov	r1, r6
 800690e:	4628      	mov	r0, r5
 8006910:	47b8      	blx	r7
 8006912:	3001      	adds	r0, #1
 8006914:	f43f af09 	beq.w	800672a <_printf_float+0xc2>
 8006918:	f04f 0900 	mov.w	r9, #0
 800691c:	f104 0a1a 	add.w	sl, r4, #26
 8006920:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006922:	425b      	negs	r3, r3
 8006924:	454b      	cmp	r3, r9
 8006926:	dc01      	bgt.n	800692c <_printf_float+0x2c4>
 8006928:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800692a:	e792      	b.n	8006852 <_printf_float+0x1ea>
 800692c:	2301      	movs	r3, #1
 800692e:	4652      	mov	r2, sl
 8006930:	4631      	mov	r1, r6
 8006932:	4628      	mov	r0, r5
 8006934:	47b8      	blx	r7
 8006936:	3001      	adds	r0, #1
 8006938:	f43f aef7 	beq.w	800672a <_printf_float+0xc2>
 800693c:	f109 0901 	add.w	r9, r9, #1
 8006940:	e7ee      	b.n	8006920 <_printf_float+0x2b8>
 8006942:	bf00      	nop
 8006944:	7fefffff 	.word	0x7fefffff
 8006948:	0800a578 	.word	0x0800a578
 800694c:	0800a57c 	.word	0x0800a57c
 8006950:	0800a584 	.word	0x0800a584
 8006954:	0800a580 	.word	0x0800a580
 8006958:	0800a588 	.word	0x0800a588
 800695c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800695e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006960:	429a      	cmp	r2, r3
 8006962:	bfa8      	it	ge
 8006964:	461a      	movge	r2, r3
 8006966:	2a00      	cmp	r2, #0
 8006968:	4691      	mov	r9, r2
 800696a:	dc37      	bgt.n	80069dc <_printf_float+0x374>
 800696c:	f04f 0b00 	mov.w	fp, #0
 8006970:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006974:	f104 021a 	add.w	r2, r4, #26
 8006978:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800697a:	9305      	str	r3, [sp, #20]
 800697c:	eba3 0309 	sub.w	r3, r3, r9
 8006980:	455b      	cmp	r3, fp
 8006982:	dc33      	bgt.n	80069ec <_printf_float+0x384>
 8006984:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006988:	429a      	cmp	r2, r3
 800698a:	db3b      	blt.n	8006a04 <_printf_float+0x39c>
 800698c:	6823      	ldr	r3, [r4, #0]
 800698e:	07da      	lsls	r2, r3, #31
 8006990:	d438      	bmi.n	8006a04 <_printf_float+0x39c>
 8006992:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006994:	9b05      	ldr	r3, [sp, #20]
 8006996:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006998:	1ad3      	subs	r3, r2, r3
 800699a:	eba2 0901 	sub.w	r9, r2, r1
 800699e:	4599      	cmp	r9, r3
 80069a0:	bfa8      	it	ge
 80069a2:	4699      	movge	r9, r3
 80069a4:	f1b9 0f00 	cmp.w	r9, #0
 80069a8:	dc35      	bgt.n	8006a16 <_printf_float+0x3ae>
 80069aa:	f04f 0800 	mov.w	r8, #0
 80069ae:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80069b2:	f104 0a1a 	add.w	sl, r4, #26
 80069b6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80069ba:	1a9b      	subs	r3, r3, r2
 80069bc:	eba3 0309 	sub.w	r3, r3, r9
 80069c0:	4543      	cmp	r3, r8
 80069c2:	f77f af79 	ble.w	80068b8 <_printf_float+0x250>
 80069c6:	2301      	movs	r3, #1
 80069c8:	4652      	mov	r2, sl
 80069ca:	4631      	mov	r1, r6
 80069cc:	4628      	mov	r0, r5
 80069ce:	47b8      	blx	r7
 80069d0:	3001      	adds	r0, #1
 80069d2:	f43f aeaa 	beq.w	800672a <_printf_float+0xc2>
 80069d6:	f108 0801 	add.w	r8, r8, #1
 80069da:	e7ec      	b.n	80069b6 <_printf_float+0x34e>
 80069dc:	4613      	mov	r3, r2
 80069de:	4631      	mov	r1, r6
 80069e0:	4642      	mov	r2, r8
 80069e2:	4628      	mov	r0, r5
 80069e4:	47b8      	blx	r7
 80069e6:	3001      	adds	r0, #1
 80069e8:	d1c0      	bne.n	800696c <_printf_float+0x304>
 80069ea:	e69e      	b.n	800672a <_printf_float+0xc2>
 80069ec:	2301      	movs	r3, #1
 80069ee:	4631      	mov	r1, r6
 80069f0:	4628      	mov	r0, r5
 80069f2:	9205      	str	r2, [sp, #20]
 80069f4:	47b8      	blx	r7
 80069f6:	3001      	adds	r0, #1
 80069f8:	f43f ae97 	beq.w	800672a <_printf_float+0xc2>
 80069fc:	9a05      	ldr	r2, [sp, #20]
 80069fe:	f10b 0b01 	add.w	fp, fp, #1
 8006a02:	e7b9      	b.n	8006978 <_printf_float+0x310>
 8006a04:	ee18 3a10 	vmov	r3, s16
 8006a08:	4652      	mov	r2, sl
 8006a0a:	4631      	mov	r1, r6
 8006a0c:	4628      	mov	r0, r5
 8006a0e:	47b8      	blx	r7
 8006a10:	3001      	adds	r0, #1
 8006a12:	d1be      	bne.n	8006992 <_printf_float+0x32a>
 8006a14:	e689      	b.n	800672a <_printf_float+0xc2>
 8006a16:	9a05      	ldr	r2, [sp, #20]
 8006a18:	464b      	mov	r3, r9
 8006a1a:	4442      	add	r2, r8
 8006a1c:	4631      	mov	r1, r6
 8006a1e:	4628      	mov	r0, r5
 8006a20:	47b8      	blx	r7
 8006a22:	3001      	adds	r0, #1
 8006a24:	d1c1      	bne.n	80069aa <_printf_float+0x342>
 8006a26:	e680      	b.n	800672a <_printf_float+0xc2>
 8006a28:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006a2a:	2a01      	cmp	r2, #1
 8006a2c:	dc01      	bgt.n	8006a32 <_printf_float+0x3ca>
 8006a2e:	07db      	lsls	r3, r3, #31
 8006a30:	d538      	bpl.n	8006aa4 <_printf_float+0x43c>
 8006a32:	2301      	movs	r3, #1
 8006a34:	4642      	mov	r2, r8
 8006a36:	4631      	mov	r1, r6
 8006a38:	4628      	mov	r0, r5
 8006a3a:	47b8      	blx	r7
 8006a3c:	3001      	adds	r0, #1
 8006a3e:	f43f ae74 	beq.w	800672a <_printf_float+0xc2>
 8006a42:	ee18 3a10 	vmov	r3, s16
 8006a46:	4652      	mov	r2, sl
 8006a48:	4631      	mov	r1, r6
 8006a4a:	4628      	mov	r0, r5
 8006a4c:	47b8      	blx	r7
 8006a4e:	3001      	adds	r0, #1
 8006a50:	f43f ae6b 	beq.w	800672a <_printf_float+0xc2>
 8006a54:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006a58:	2200      	movs	r2, #0
 8006a5a:	2300      	movs	r3, #0
 8006a5c:	f7fa f83c 	bl	8000ad8 <__aeabi_dcmpeq>
 8006a60:	b9d8      	cbnz	r0, 8006a9a <_printf_float+0x432>
 8006a62:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006a64:	f108 0201 	add.w	r2, r8, #1
 8006a68:	3b01      	subs	r3, #1
 8006a6a:	4631      	mov	r1, r6
 8006a6c:	4628      	mov	r0, r5
 8006a6e:	47b8      	blx	r7
 8006a70:	3001      	adds	r0, #1
 8006a72:	d10e      	bne.n	8006a92 <_printf_float+0x42a>
 8006a74:	e659      	b.n	800672a <_printf_float+0xc2>
 8006a76:	2301      	movs	r3, #1
 8006a78:	4652      	mov	r2, sl
 8006a7a:	4631      	mov	r1, r6
 8006a7c:	4628      	mov	r0, r5
 8006a7e:	47b8      	blx	r7
 8006a80:	3001      	adds	r0, #1
 8006a82:	f43f ae52 	beq.w	800672a <_printf_float+0xc2>
 8006a86:	f108 0801 	add.w	r8, r8, #1
 8006a8a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006a8c:	3b01      	subs	r3, #1
 8006a8e:	4543      	cmp	r3, r8
 8006a90:	dcf1      	bgt.n	8006a76 <_printf_float+0x40e>
 8006a92:	464b      	mov	r3, r9
 8006a94:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006a98:	e6dc      	b.n	8006854 <_printf_float+0x1ec>
 8006a9a:	f04f 0800 	mov.w	r8, #0
 8006a9e:	f104 0a1a 	add.w	sl, r4, #26
 8006aa2:	e7f2      	b.n	8006a8a <_printf_float+0x422>
 8006aa4:	2301      	movs	r3, #1
 8006aa6:	4642      	mov	r2, r8
 8006aa8:	e7df      	b.n	8006a6a <_printf_float+0x402>
 8006aaa:	2301      	movs	r3, #1
 8006aac:	464a      	mov	r2, r9
 8006aae:	4631      	mov	r1, r6
 8006ab0:	4628      	mov	r0, r5
 8006ab2:	47b8      	blx	r7
 8006ab4:	3001      	adds	r0, #1
 8006ab6:	f43f ae38 	beq.w	800672a <_printf_float+0xc2>
 8006aba:	f108 0801 	add.w	r8, r8, #1
 8006abe:	68e3      	ldr	r3, [r4, #12]
 8006ac0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006ac2:	1a5b      	subs	r3, r3, r1
 8006ac4:	4543      	cmp	r3, r8
 8006ac6:	dcf0      	bgt.n	8006aaa <_printf_float+0x442>
 8006ac8:	e6fa      	b.n	80068c0 <_printf_float+0x258>
 8006aca:	f04f 0800 	mov.w	r8, #0
 8006ace:	f104 0919 	add.w	r9, r4, #25
 8006ad2:	e7f4      	b.n	8006abe <_printf_float+0x456>

08006ad4 <_printf_common>:
 8006ad4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006ad8:	4616      	mov	r6, r2
 8006ada:	4699      	mov	r9, r3
 8006adc:	688a      	ldr	r2, [r1, #8]
 8006ade:	690b      	ldr	r3, [r1, #16]
 8006ae0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006ae4:	4293      	cmp	r3, r2
 8006ae6:	bfb8      	it	lt
 8006ae8:	4613      	movlt	r3, r2
 8006aea:	6033      	str	r3, [r6, #0]
 8006aec:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006af0:	4607      	mov	r7, r0
 8006af2:	460c      	mov	r4, r1
 8006af4:	b10a      	cbz	r2, 8006afa <_printf_common+0x26>
 8006af6:	3301      	adds	r3, #1
 8006af8:	6033      	str	r3, [r6, #0]
 8006afa:	6823      	ldr	r3, [r4, #0]
 8006afc:	0699      	lsls	r1, r3, #26
 8006afe:	bf42      	ittt	mi
 8006b00:	6833      	ldrmi	r3, [r6, #0]
 8006b02:	3302      	addmi	r3, #2
 8006b04:	6033      	strmi	r3, [r6, #0]
 8006b06:	6825      	ldr	r5, [r4, #0]
 8006b08:	f015 0506 	ands.w	r5, r5, #6
 8006b0c:	d106      	bne.n	8006b1c <_printf_common+0x48>
 8006b0e:	f104 0a19 	add.w	sl, r4, #25
 8006b12:	68e3      	ldr	r3, [r4, #12]
 8006b14:	6832      	ldr	r2, [r6, #0]
 8006b16:	1a9b      	subs	r3, r3, r2
 8006b18:	42ab      	cmp	r3, r5
 8006b1a:	dc26      	bgt.n	8006b6a <_printf_common+0x96>
 8006b1c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006b20:	1e13      	subs	r3, r2, #0
 8006b22:	6822      	ldr	r2, [r4, #0]
 8006b24:	bf18      	it	ne
 8006b26:	2301      	movne	r3, #1
 8006b28:	0692      	lsls	r2, r2, #26
 8006b2a:	d42b      	bmi.n	8006b84 <_printf_common+0xb0>
 8006b2c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006b30:	4649      	mov	r1, r9
 8006b32:	4638      	mov	r0, r7
 8006b34:	47c0      	blx	r8
 8006b36:	3001      	adds	r0, #1
 8006b38:	d01e      	beq.n	8006b78 <_printf_common+0xa4>
 8006b3a:	6823      	ldr	r3, [r4, #0]
 8006b3c:	68e5      	ldr	r5, [r4, #12]
 8006b3e:	6832      	ldr	r2, [r6, #0]
 8006b40:	f003 0306 	and.w	r3, r3, #6
 8006b44:	2b04      	cmp	r3, #4
 8006b46:	bf08      	it	eq
 8006b48:	1aad      	subeq	r5, r5, r2
 8006b4a:	68a3      	ldr	r3, [r4, #8]
 8006b4c:	6922      	ldr	r2, [r4, #16]
 8006b4e:	bf0c      	ite	eq
 8006b50:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006b54:	2500      	movne	r5, #0
 8006b56:	4293      	cmp	r3, r2
 8006b58:	bfc4      	itt	gt
 8006b5a:	1a9b      	subgt	r3, r3, r2
 8006b5c:	18ed      	addgt	r5, r5, r3
 8006b5e:	2600      	movs	r6, #0
 8006b60:	341a      	adds	r4, #26
 8006b62:	42b5      	cmp	r5, r6
 8006b64:	d11a      	bne.n	8006b9c <_printf_common+0xc8>
 8006b66:	2000      	movs	r0, #0
 8006b68:	e008      	b.n	8006b7c <_printf_common+0xa8>
 8006b6a:	2301      	movs	r3, #1
 8006b6c:	4652      	mov	r2, sl
 8006b6e:	4649      	mov	r1, r9
 8006b70:	4638      	mov	r0, r7
 8006b72:	47c0      	blx	r8
 8006b74:	3001      	adds	r0, #1
 8006b76:	d103      	bne.n	8006b80 <_printf_common+0xac>
 8006b78:	f04f 30ff 	mov.w	r0, #4294967295
 8006b7c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006b80:	3501      	adds	r5, #1
 8006b82:	e7c6      	b.n	8006b12 <_printf_common+0x3e>
 8006b84:	18e1      	adds	r1, r4, r3
 8006b86:	1c5a      	adds	r2, r3, #1
 8006b88:	2030      	movs	r0, #48	; 0x30
 8006b8a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006b8e:	4422      	add	r2, r4
 8006b90:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006b94:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006b98:	3302      	adds	r3, #2
 8006b9a:	e7c7      	b.n	8006b2c <_printf_common+0x58>
 8006b9c:	2301      	movs	r3, #1
 8006b9e:	4622      	mov	r2, r4
 8006ba0:	4649      	mov	r1, r9
 8006ba2:	4638      	mov	r0, r7
 8006ba4:	47c0      	blx	r8
 8006ba6:	3001      	adds	r0, #1
 8006ba8:	d0e6      	beq.n	8006b78 <_printf_common+0xa4>
 8006baa:	3601      	adds	r6, #1
 8006bac:	e7d9      	b.n	8006b62 <_printf_common+0x8e>
	...

08006bb0 <_printf_i>:
 8006bb0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006bb4:	460c      	mov	r4, r1
 8006bb6:	4691      	mov	r9, r2
 8006bb8:	7e27      	ldrb	r7, [r4, #24]
 8006bba:	990c      	ldr	r1, [sp, #48]	; 0x30
 8006bbc:	2f78      	cmp	r7, #120	; 0x78
 8006bbe:	4680      	mov	r8, r0
 8006bc0:	469a      	mov	sl, r3
 8006bc2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006bc6:	d807      	bhi.n	8006bd8 <_printf_i+0x28>
 8006bc8:	2f62      	cmp	r7, #98	; 0x62
 8006bca:	d80a      	bhi.n	8006be2 <_printf_i+0x32>
 8006bcc:	2f00      	cmp	r7, #0
 8006bce:	f000 80d8 	beq.w	8006d82 <_printf_i+0x1d2>
 8006bd2:	2f58      	cmp	r7, #88	; 0x58
 8006bd4:	f000 80a3 	beq.w	8006d1e <_printf_i+0x16e>
 8006bd8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8006bdc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006be0:	e03a      	b.n	8006c58 <_printf_i+0xa8>
 8006be2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006be6:	2b15      	cmp	r3, #21
 8006be8:	d8f6      	bhi.n	8006bd8 <_printf_i+0x28>
 8006bea:	a001      	add	r0, pc, #4	; (adr r0, 8006bf0 <_printf_i+0x40>)
 8006bec:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8006bf0:	08006c49 	.word	0x08006c49
 8006bf4:	08006c5d 	.word	0x08006c5d
 8006bf8:	08006bd9 	.word	0x08006bd9
 8006bfc:	08006bd9 	.word	0x08006bd9
 8006c00:	08006bd9 	.word	0x08006bd9
 8006c04:	08006bd9 	.word	0x08006bd9
 8006c08:	08006c5d 	.word	0x08006c5d
 8006c0c:	08006bd9 	.word	0x08006bd9
 8006c10:	08006bd9 	.word	0x08006bd9
 8006c14:	08006bd9 	.word	0x08006bd9
 8006c18:	08006bd9 	.word	0x08006bd9
 8006c1c:	08006d69 	.word	0x08006d69
 8006c20:	08006c8d 	.word	0x08006c8d
 8006c24:	08006d4b 	.word	0x08006d4b
 8006c28:	08006bd9 	.word	0x08006bd9
 8006c2c:	08006bd9 	.word	0x08006bd9
 8006c30:	08006d8b 	.word	0x08006d8b
 8006c34:	08006bd9 	.word	0x08006bd9
 8006c38:	08006c8d 	.word	0x08006c8d
 8006c3c:	08006bd9 	.word	0x08006bd9
 8006c40:	08006bd9 	.word	0x08006bd9
 8006c44:	08006d53 	.word	0x08006d53
 8006c48:	680b      	ldr	r3, [r1, #0]
 8006c4a:	1d1a      	adds	r2, r3, #4
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	600a      	str	r2, [r1, #0]
 8006c50:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8006c54:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006c58:	2301      	movs	r3, #1
 8006c5a:	e0a3      	b.n	8006da4 <_printf_i+0x1f4>
 8006c5c:	6825      	ldr	r5, [r4, #0]
 8006c5e:	6808      	ldr	r0, [r1, #0]
 8006c60:	062e      	lsls	r6, r5, #24
 8006c62:	f100 0304 	add.w	r3, r0, #4
 8006c66:	d50a      	bpl.n	8006c7e <_printf_i+0xce>
 8006c68:	6805      	ldr	r5, [r0, #0]
 8006c6a:	600b      	str	r3, [r1, #0]
 8006c6c:	2d00      	cmp	r5, #0
 8006c6e:	da03      	bge.n	8006c78 <_printf_i+0xc8>
 8006c70:	232d      	movs	r3, #45	; 0x2d
 8006c72:	426d      	negs	r5, r5
 8006c74:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006c78:	485e      	ldr	r0, [pc, #376]	; (8006df4 <_printf_i+0x244>)
 8006c7a:	230a      	movs	r3, #10
 8006c7c:	e019      	b.n	8006cb2 <_printf_i+0x102>
 8006c7e:	f015 0f40 	tst.w	r5, #64	; 0x40
 8006c82:	6805      	ldr	r5, [r0, #0]
 8006c84:	600b      	str	r3, [r1, #0]
 8006c86:	bf18      	it	ne
 8006c88:	b22d      	sxthne	r5, r5
 8006c8a:	e7ef      	b.n	8006c6c <_printf_i+0xbc>
 8006c8c:	680b      	ldr	r3, [r1, #0]
 8006c8e:	6825      	ldr	r5, [r4, #0]
 8006c90:	1d18      	adds	r0, r3, #4
 8006c92:	6008      	str	r0, [r1, #0]
 8006c94:	0628      	lsls	r0, r5, #24
 8006c96:	d501      	bpl.n	8006c9c <_printf_i+0xec>
 8006c98:	681d      	ldr	r5, [r3, #0]
 8006c9a:	e002      	b.n	8006ca2 <_printf_i+0xf2>
 8006c9c:	0669      	lsls	r1, r5, #25
 8006c9e:	d5fb      	bpl.n	8006c98 <_printf_i+0xe8>
 8006ca0:	881d      	ldrh	r5, [r3, #0]
 8006ca2:	4854      	ldr	r0, [pc, #336]	; (8006df4 <_printf_i+0x244>)
 8006ca4:	2f6f      	cmp	r7, #111	; 0x6f
 8006ca6:	bf0c      	ite	eq
 8006ca8:	2308      	moveq	r3, #8
 8006caa:	230a      	movne	r3, #10
 8006cac:	2100      	movs	r1, #0
 8006cae:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006cb2:	6866      	ldr	r6, [r4, #4]
 8006cb4:	60a6      	str	r6, [r4, #8]
 8006cb6:	2e00      	cmp	r6, #0
 8006cb8:	bfa2      	ittt	ge
 8006cba:	6821      	ldrge	r1, [r4, #0]
 8006cbc:	f021 0104 	bicge.w	r1, r1, #4
 8006cc0:	6021      	strge	r1, [r4, #0]
 8006cc2:	b90d      	cbnz	r5, 8006cc8 <_printf_i+0x118>
 8006cc4:	2e00      	cmp	r6, #0
 8006cc6:	d04d      	beq.n	8006d64 <_printf_i+0x1b4>
 8006cc8:	4616      	mov	r6, r2
 8006cca:	fbb5 f1f3 	udiv	r1, r5, r3
 8006cce:	fb03 5711 	mls	r7, r3, r1, r5
 8006cd2:	5dc7      	ldrb	r7, [r0, r7]
 8006cd4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006cd8:	462f      	mov	r7, r5
 8006cda:	42bb      	cmp	r3, r7
 8006cdc:	460d      	mov	r5, r1
 8006cde:	d9f4      	bls.n	8006cca <_printf_i+0x11a>
 8006ce0:	2b08      	cmp	r3, #8
 8006ce2:	d10b      	bne.n	8006cfc <_printf_i+0x14c>
 8006ce4:	6823      	ldr	r3, [r4, #0]
 8006ce6:	07df      	lsls	r7, r3, #31
 8006ce8:	d508      	bpl.n	8006cfc <_printf_i+0x14c>
 8006cea:	6923      	ldr	r3, [r4, #16]
 8006cec:	6861      	ldr	r1, [r4, #4]
 8006cee:	4299      	cmp	r1, r3
 8006cf0:	bfde      	ittt	le
 8006cf2:	2330      	movle	r3, #48	; 0x30
 8006cf4:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006cf8:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006cfc:	1b92      	subs	r2, r2, r6
 8006cfe:	6122      	str	r2, [r4, #16]
 8006d00:	f8cd a000 	str.w	sl, [sp]
 8006d04:	464b      	mov	r3, r9
 8006d06:	aa03      	add	r2, sp, #12
 8006d08:	4621      	mov	r1, r4
 8006d0a:	4640      	mov	r0, r8
 8006d0c:	f7ff fee2 	bl	8006ad4 <_printf_common>
 8006d10:	3001      	adds	r0, #1
 8006d12:	d14c      	bne.n	8006dae <_printf_i+0x1fe>
 8006d14:	f04f 30ff 	mov.w	r0, #4294967295
 8006d18:	b004      	add	sp, #16
 8006d1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006d1e:	4835      	ldr	r0, [pc, #212]	; (8006df4 <_printf_i+0x244>)
 8006d20:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8006d24:	6823      	ldr	r3, [r4, #0]
 8006d26:	680e      	ldr	r6, [r1, #0]
 8006d28:	061f      	lsls	r7, r3, #24
 8006d2a:	f856 5b04 	ldr.w	r5, [r6], #4
 8006d2e:	600e      	str	r6, [r1, #0]
 8006d30:	d514      	bpl.n	8006d5c <_printf_i+0x1ac>
 8006d32:	07d9      	lsls	r1, r3, #31
 8006d34:	bf44      	itt	mi
 8006d36:	f043 0320 	orrmi.w	r3, r3, #32
 8006d3a:	6023      	strmi	r3, [r4, #0]
 8006d3c:	b91d      	cbnz	r5, 8006d46 <_printf_i+0x196>
 8006d3e:	6823      	ldr	r3, [r4, #0]
 8006d40:	f023 0320 	bic.w	r3, r3, #32
 8006d44:	6023      	str	r3, [r4, #0]
 8006d46:	2310      	movs	r3, #16
 8006d48:	e7b0      	b.n	8006cac <_printf_i+0xfc>
 8006d4a:	6823      	ldr	r3, [r4, #0]
 8006d4c:	f043 0320 	orr.w	r3, r3, #32
 8006d50:	6023      	str	r3, [r4, #0]
 8006d52:	2378      	movs	r3, #120	; 0x78
 8006d54:	4828      	ldr	r0, [pc, #160]	; (8006df8 <_printf_i+0x248>)
 8006d56:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006d5a:	e7e3      	b.n	8006d24 <_printf_i+0x174>
 8006d5c:	065e      	lsls	r6, r3, #25
 8006d5e:	bf48      	it	mi
 8006d60:	b2ad      	uxthmi	r5, r5
 8006d62:	e7e6      	b.n	8006d32 <_printf_i+0x182>
 8006d64:	4616      	mov	r6, r2
 8006d66:	e7bb      	b.n	8006ce0 <_printf_i+0x130>
 8006d68:	680b      	ldr	r3, [r1, #0]
 8006d6a:	6826      	ldr	r6, [r4, #0]
 8006d6c:	6960      	ldr	r0, [r4, #20]
 8006d6e:	1d1d      	adds	r5, r3, #4
 8006d70:	600d      	str	r5, [r1, #0]
 8006d72:	0635      	lsls	r5, r6, #24
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	d501      	bpl.n	8006d7c <_printf_i+0x1cc>
 8006d78:	6018      	str	r0, [r3, #0]
 8006d7a:	e002      	b.n	8006d82 <_printf_i+0x1d2>
 8006d7c:	0671      	lsls	r1, r6, #25
 8006d7e:	d5fb      	bpl.n	8006d78 <_printf_i+0x1c8>
 8006d80:	8018      	strh	r0, [r3, #0]
 8006d82:	2300      	movs	r3, #0
 8006d84:	6123      	str	r3, [r4, #16]
 8006d86:	4616      	mov	r6, r2
 8006d88:	e7ba      	b.n	8006d00 <_printf_i+0x150>
 8006d8a:	680b      	ldr	r3, [r1, #0]
 8006d8c:	1d1a      	adds	r2, r3, #4
 8006d8e:	600a      	str	r2, [r1, #0]
 8006d90:	681e      	ldr	r6, [r3, #0]
 8006d92:	6862      	ldr	r2, [r4, #4]
 8006d94:	2100      	movs	r1, #0
 8006d96:	4630      	mov	r0, r6
 8006d98:	f7f9 fa2a 	bl	80001f0 <memchr>
 8006d9c:	b108      	cbz	r0, 8006da2 <_printf_i+0x1f2>
 8006d9e:	1b80      	subs	r0, r0, r6
 8006da0:	6060      	str	r0, [r4, #4]
 8006da2:	6863      	ldr	r3, [r4, #4]
 8006da4:	6123      	str	r3, [r4, #16]
 8006da6:	2300      	movs	r3, #0
 8006da8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006dac:	e7a8      	b.n	8006d00 <_printf_i+0x150>
 8006dae:	6923      	ldr	r3, [r4, #16]
 8006db0:	4632      	mov	r2, r6
 8006db2:	4649      	mov	r1, r9
 8006db4:	4640      	mov	r0, r8
 8006db6:	47d0      	blx	sl
 8006db8:	3001      	adds	r0, #1
 8006dba:	d0ab      	beq.n	8006d14 <_printf_i+0x164>
 8006dbc:	6823      	ldr	r3, [r4, #0]
 8006dbe:	079b      	lsls	r3, r3, #30
 8006dc0:	d413      	bmi.n	8006dea <_printf_i+0x23a>
 8006dc2:	68e0      	ldr	r0, [r4, #12]
 8006dc4:	9b03      	ldr	r3, [sp, #12]
 8006dc6:	4298      	cmp	r0, r3
 8006dc8:	bfb8      	it	lt
 8006dca:	4618      	movlt	r0, r3
 8006dcc:	e7a4      	b.n	8006d18 <_printf_i+0x168>
 8006dce:	2301      	movs	r3, #1
 8006dd0:	4632      	mov	r2, r6
 8006dd2:	4649      	mov	r1, r9
 8006dd4:	4640      	mov	r0, r8
 8006dd6:	47d0      	blx	sl
 8006dd8:	3001      	adds	r0, #1
 8006dda:	d09b      	beq.n	8006d14 <_printf_i+0x164>
 8006ddc:	3501      	adds	r5, #1
 8006dde:	68e3      	ldr	r3, [r4, #12]
 8006de0:	9903      	ldr	r1, [sp, #12]
 8006de2:	1a5b      	subs	r3, r3, r1
 8006de4:	42ab      	cmp	r3, r5
 8006de6:	dcf2      	bgt.n	8006dce <_printf_i+0x21e>
 8006de8:	e7eb      	b.n	8006dc2 <_printf_i+0x212>
 8006dea:	2500      	movs	r5, #0
 8006dec:	f104 0619 	add.w	r6, r4, #25
 8006df0:	e7f5      	b.n	8006dde <_printf_i+0x22e>
 8006df2:	bf00      	nop
 8006df4:	0800a58a 	.word	0x0800a58a
 8006df8:	0800a59b 	.word	0x0800a59b

08006dfc <siprintf>:
 8006dfc:	b40e      	push	{r1, r2, r3}
 8006dfe:	b500      	push	{lr}
 8006e00:	b09c      	sub	sp, #112	; 0x70
 8006e02:	ab1d      	add	r3, sp, #116	; 0x74
 8006e04:	9002      	str	r0, [sp, #8]
 8006e06:	9006      	str	r0, [sp, #24]
 8006e08:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006e0c:	4809      	ldr	r0, [pc, #36]	; (8006e34 <siprintf+0x38>)
 8006e0e:	9107      	str	r1, [sp, #28]
 8006e10:	9104      	str	r1, [sp, #16]
 8006e12:	4909      	ldr	r1, [pc, #36]	; (8006e38 <siprintf+0x3c>)
 8006e14:	f853 2b04 	ldr.w	r2, [r3], #4
 8006e18:	9105      	str	r1, [sp, #20]
 8006e1a:	6800      	ldr	r0, [r0, #0]
 8006e1c:	9301      	str	r3, [sp, #4]
 8006e1e:	a902      	add	r1, sp, #8
 8006e20:	f001 fb26 	bl	8008470 <_svfiprintf_r>
 8006e24:	9b02      	ldr	r3, [sp, #8]
 8006e26:	2200      	movs	r2, #0
 8006e28:	701a      	strb	r2, [r3, #0]
 8006e2a:	b01c      	add	sp, #112	; 0x70
 8006e2c:	f85d eb04 	ldr.w	lr, [sp], #4
 8006e30:	b003      	add	sp, #12
 8006e32:	4770      	bx	lr
 8006e34:	20000010 	.word	0x20000010
 8006e38:	ffff0208 	.word	0xffff0208

08006e3c <quorem>:
 8006e3c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e40:	6903      	ldr	r3, [r0, #16]
 8006e42:	690c      	ldr	r4, [r1, #16]
 8006e44:	42a3      	cmp	r3, r4
 8006e46:	4607      	mov	r7, r0
 8006e48:	f2c0 8081 	blt.w	8006f4e <quorem+0x112>
 8006e4c:	3c01      	subs	r4, #1
 8006e4e:	f101 0814 	add.w	r8, r1, #20
 8006e52:	f100 0514 	add.w	r5, r0, #20
 8006e56:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006e5a:	9301      	str	r3, [sp, #4]
 8006e5c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006e60:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006e64:	3301      	adds	r3, #1
 8006e66:	429a      	cmp	r2, r3
 8006e68:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8006e6c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006e70:	fbb2 f6f3 	udiv	r6, r2, r3
 8006e74:	d331      	bcc.n	8006eda <quorem+0x9e>
 8006e76:	f04f 0e00 	mov.w	lr, #0
 8006e7a:	4640      	mov	r0, r8
 8006e7c:	46ac      	mov	ip, r5
 8006e7e:	46f2      	mov	sl, lr
 8006e80:	f850 2b04 	ldr.w	r2, [r0], #4
 8006e84:	b293      	uxth	r3, r2
 8006e86:	fb06 e303 	mla	r3, r6, r3, lr
 8006e8a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8006e8e:	b29b      	uxth	r3, r3
 8006e90:	ebaa 0303 	sub.w	r3, sl, r3
 8006e94:	0c12      	lsrs	r2, r2, #16
 8006e96:	f8dc a000 	ldr.w	sl, [ip]
 8006e9a:	fb06 e202 	mla	r2, r6, r2, lr
 8006e9e:	fa13 f38a 	uxtah	r3, r3, sl
 8006ea2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006ea6:	fa1f fa82 	uxth.w	sl, r2
 8006eaa:	f8dc 2000 	ldr.w	r2, [ip]
 8006eae:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8006eb2:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006eb6:	b29b      	uxth	r3, r3
 8006eb8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006ebc:	4581      	cmp	r9, r0
 8006ebe:	f84c 3b04 	str.w	r3, [ip], #4
 8006ec2:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8006ec6:	d2db      	bcs.n	8006e80 <quorem+0x44>
 8006ec8:	f855 300b 	ldr.w	r3, [r5, fp]
 8006ecc:	b92b      	cbnz	r3, 8006eda <quorem+0x9e>
 8006ece:	9b01      	ldr	r3, [sp, #4]
 8006ed0:	3b04      	subs	r3, #4
 8006ed2:	429d      	cmp	r5, r3
 8006ed4:	461a      	mov	r2, r3
 8006ed6:	d32e      	bcc.n	8006f36 <quorem+0xfa>
 8006ed8:	613c      	str	r4, [r7, #16]
 8006eda:	4638      	mov	r0, r7
 8006edc:	f001 f8b2 	bl	8008044 <__mcmp>
 8006ee0:	2800      	cmp	r0, #0
 8006ee2:	db24      	blt.n	8006f2e <quorem+0xf2>
 8006ee4:	3601      	adds	r6, #1
 8006ee6:	4628      	mov	r0, r5
 8006ee8:	f04f 0c00 	mov.w	ip, #0
 8006eec:	f858 2b04 	ldr.w	r2, [r8], #4
 8006ef0:	f8d0 e000 	ldr.w	lr, [r0]
 8006ef4:	b293      	uxth	r3, r2
 8006ef6:	ebac 0303 	sub.w	r3, ip, r3
 8006efa:	0c12      	lsrs	r2, r2, #16
 8006efc:	fa13 f38e 	uxtah	r3, r3, lr
 8006f00:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8006f04:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006f08:	b29b      	uxth	r3, r3
 8006f0a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006f0e:	45c1      	cmp	r9, r8
 8006f10:	f840 3b04 	str.w	r3, [r0], #4
 8006f14:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8006f18:	d2e8      	bcs.n	8006eec <quorem+0xb0>
 8006f1a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006f1e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006f22:	b922      	cbnz	r2, 8006f2e <quorem+0xf2>
 8006f24:	3b04      	subs	r3, #4
 8006f26:	429d      	cmp	r5, r3
 8006f28:	461a      	mov	r2, r3
 8006f2a:	d30a      	bcc.n	8006f42 <quorem+0x106>
 8006f2c:	613c      	str	r4, [r7, #16]
 8006f2e:	4630      	mov	r0, r6
 8006f30:	b003      	add	sp, #12
 8006f32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f36:	6812      	ldr	r2, [r2, #0]
 8006f38:	3b04      	subs	r3, #4
 8006f3a:	2a00      	cmp	r2, #0
 8006f3c:	d1cc      	bne.n	8006ed8 <quorem+0x9c>
 8006f3e:	3c01      	subs	r4, #1
 8006f40:	e7c7      	b.n	8006ed2 <quorem+0x96>
 8006f42:	6812      	ldr	r2, [r2, #0]
 8006f44:	3b04      	subs	r3, #4
 8006f46:	2a00      	cmp	r2, #0
 8006f48:	d1f0      	bne.n	8006f2c <quorem+0xf0>
 8006f4a:	3c01      	subs	r4, #1
 8006f4c:	e7eb      	b.n	8006f26 <quorem+0xea>
 8006f4e:	2000      	movs	r0, #0
 8006f50:	e7ee      	b.n	8006f30 <quorem+0xf4>
 8006f52:	0000      	movs	r0, r0
 8006f54:	0000      	movs	r0, r0
	...

08006f58 <_dtoa_r>:
 8006f58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f5c:	ed2d 8b02 	vpush	{d8}
 8006f60:	ec57 6b10 	vmov	r6, r7, d0
 8006f64:	b095      	sub	sp, #84	; 0x54
 8006f66:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8006f68:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8006f6c:	9105      	str	r1, [sp, #20]
 8006f6e:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8006f72:	4604      	mov	r4, r0
 8006f74:	9209      	str	r2, [sp, #36]	; 0x24
 8006f76:	930f      	str	r3, [sp, #60]	; 0x3c
 8006f78:	b975      	cbnz	r5, 8006f98 <_dtoa_r+0x40>
 8006f7a:	2010      	movs	r0, #16
 8006f7c:	f000 fddc 	bl	8007b38 <malloc>
 8006f80:	4602      	mov	r2, r0
 8006f82:	6260      	str	r0, [r4, #36]	; 0x24
 8006f84:	b920      	cbnz	r0, 8006f90 <_dtoa_r+0x38>
 8006f86:	4bb2      	ldr	r3, [pc, #712]	; (8007250 <_dtoa_r+0x2f8>)
 8006f88:	21ea      	movs	r1, #234	; 0xea
 8006f8a:	48b2      	ldr	r0, [pc, #712]	; (8007254 <_dtoa_r+0x2fc>)
 8006f8c:	f001 fb80 	bl	8008690 <__assert_func>
 8006f90:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8006f94:	6005      	str	r5, [r0, #0]
 8006f96:	60c5      	str	r5, [r0, #12]
 8006f98:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006f9a:	6819      	ldr	r1, [r3, #0]
 8006f9c:	b151      	cbz	r1, 8006fb4 <_dtoa_r+0x5c>
 8006f9e:	685a      	ldr	r2, [r3, #4]
 8006fa0:	604a      	str	r2, [r1, #4]
 8006fa2:	2301      	movs	r3, #1
 8006fa4:	4093      	lsls	r3, r2
 8006fa6:	608b      	str	r3, [r1, #8]
 8006fa8:	4620      	mov	r0, r4
 8006faa:	f000 fe0d 	bl	8007bc8 <_Bfree>
 8006fae:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006fb0:	2200      	movs	r2, #0
 8006fb2:	601a      	str	r2, [r3, #0]
 8006fb4:	1e3b      	subs	r3, r7, #0
 8006fb6:	bfb9      	ittee	lt
 8006fb8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8006fbc:	9303      	strlt	r3, [sp, #12]
 8006fbe:	2300      	movge	r3, #0
 8006fc0:	f8c8 3000 	strge.w	r3, [r8]
 8006fc4:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8006fc8:	4ba3      	ldr	r3, [pc, #652]	; (8007258 <_dtoa_r+0x300>)
 8006fca:	bfbc      	itt	lt
 8006fcc:	2201      	movlt	r2, #1
 8006fce:	f8c8 2000 	strlt.w	r2, [r8]
 8006fd2:	ea33 0309 	bics.w	r3, r3, r9
 8006fd6:	d11b      	bne.n	8007010 <_dtoa_r+0xb8>
 8006fd8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006fda:	f242 730f 	movw	r3, #9999	; 0x270f
 8006fde:	6013      	str	r3, [r2, #0]
 8006fe0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006fe4:	4333      	orrs	r3, r6
 8006fe6:	f000 857a 	beq.w	8007ade <_dtoa_r+0xb86>
 8006fea:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006fec:	b963      	cbnz	r3, 8007008 <_dtoa_r+0xb0>
 8006fee:	4b9b      	ldr	r3, [pc, #620]	; (800725c <_dtoa_r+0x304>)
 8006ff0:	e024      	b.n	800703c <_dtoa_r+0xe4>
 8006ff2:	4b9b      	ldr	r3, [pc, #620]	; (8007260 <_dtoa_r+0x308>)
 8006ff4:	9300      	str	r3, [sp, #0]
 8006ff6:	3308      	adds	r3, #8
 8006ff8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006ffa:	6013      	str	r3, [r2, #0]
 8006ffc:	9800      	ldr	r0, [sp, #0]
 8006ffe:	b015      	add	sp, #84	; 0x54
 8007000:	ecbd 8b02 	vpop	{d8}
 8007004:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007008:	4b94      	ldr	r3, [pc, #592]	; (800725c <_dtoa_r+0x304>)
 800700a:	9300      	str	r3, [sp, #0]
 800700c:	3303      	adds	r3, #3
 800700e:	e7f3      	b.n	8006ff8 <_dtoa_r+0xa0>
 8007010:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007014:	2200      	movs	r2, #0
 8007016:	ec51 0b17 	vmov	r0, r1, d7
 800701a:	2300      	movs	r3, #0
 800701c:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8007020:	f7f9 fd5a 	bl	8000ad8 <__aeabi_dcmpeq>
 8007024:	4680      	mov	r8, r0
 8007026:	b158      	cbz	r0, 8007040 <_dtoa_r+0xe8>
 8007028:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800702a:	2301      	movs	r3, #1
 800702c:	6013      	str	r3, [r2, #0]
 800702e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007030:	2b00      	cmp	r3, #0
 8007032:	f000 8551 	beq.w	8007ad8 <_dtoa_r+0xb80>
 8007036:	488b      	ldr	r0, [pc, #556]	; (8007264 <_dtoa_r+0x30c>)
 8007038:	6018      	str	r0, [r3, #0]
 800703a:	1e43      	subs	r3, r0, #1
 800703c:	9300      	str	r3, [sp, #0]
 800703e:	e7dd      	b.n	8006ffc <_dtoa_r+0xa4>
 8007040:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8007044:	aa12      	add	r2, sp, #72	; 0x48
 8007046:	a913      	add	r1, sp, #76	; 0x4c
 8007048:	4620      	mov	r0, r4
 800704a:	f001 f89f 	bl	800818c <__d2b>
 800704e:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007052:	4683      	mov	fp, r0
 8007054:	2d00      	cmp	r5, #0
 8007056:	d07c      	beq.n	8007152 <_dtoa_r+0x1fa>
 8007058:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800705a:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 800705e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007062:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 8007066:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800706a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800706e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8007072:	4b7d      	ldr	r3, [pc, #500]	; (8007268 <_dtoa_r+0x310>)
 8007074:	2200      	movs	r2, #0
 8007076:	4630      	mov	r0, r6
 8007078:	4639      	mov	r1, r7
 800707a:	f7f9 f90d 	bl	8000298 <__aeabi_dsub>
 800707e:	a36e      	add	r3, pc, #440	; (adr r3, 8007238 <_dtoa_r+0x2e0>)
 8007080:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007084:	f7f9 fac0 	bl	8000608 <__aeabi_dmul>
 8007088:	a36d      	add	r3, pc, #436	; (adr r3, 8007240 <_dtoa_r+0x2e8>)
 800708a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800708e:	f7f9 f905 	bl	800029c <__adddf3>
 8007092:	4606      	mov	r6, r0
 8007094:	4628      	mov	r0, r5
 8007096:	460f      	mov	r7, r1
 8007098:	f7f9 fa4c 	bl	8000534 <__aeabi_i2d>
 800709c:	a36a      	add	r3, pc, #424	; (adr r3, 8007248 <_dtoa_r+0x2f0>)
 800709e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070a2:	f7f9 fab1 	bl	8000608 <__aeabi_dmul>
 80070a6:	4602      	mov	r2, r0
 80070a8:	460b      	mov	r3, r1
 80070aa:	4630      	mov	r0, r6
 80070ac:	4639      	mov	r1, r7
 80070ae:	f7f9 f8f5 	bl	800029c <__adddf3>
 80070b2:	4606      	mov	r6, r0
 80070b4:	460f      	mov	r7, r1
 80070b6:	f7f9 fd57 	bl	8000b68 <__aeabi_d2iz>
 80070ba:	2200      	movs	r2, #0
 80070bc:	4682      	mov	sl, r0
 80070be:	2300      	movs	r3, #0
 80070c0:	4630      	mov	r0, r6
 80070c2:	4639      	mov	r1, r7
 80070c4:	f7f9 fd12 	bl	8000aec <__aeabi_dcmplt>
 80070c8:	b148      	cbz	r0, 80070de <_dtoa_r+0x186>
 80070ca:	4650      	mov	r0, sl
 80070cc:	f7f9 fa32 	bl	8000534 <__aeabi_i2d>
 80070d0:	4632      	mov	r2, r6
 80070d2:	463b      	mov	r3, r7
 80070d4:	f7f9 fd00 	bl	8000ad8 <__aeabi_dcmpeq>
 80070d8:	b908      	cbnz	r0, 80070de <_dtoa_r+0x186>
 80070da:	f10a 3aff 	add.w	sl, sl, #4294967295
 80070de:	f1ba 0f16 	cmp.w	sl, #22
 80070e2:	d854      	bhi.n	800718e <_dtoa_r+0x236>
 80070e4:	4b61      	ldr	r3, [pc, #388]	; (800726c <_dtoa_r+0x314>)
 80070e6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80070ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070ee:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80070f2:	f7f9 fcfb 	bl	8000aec <__aeabi_dcmplt>
 80070f6:	2800      	cmp	r0, #0
 80070f8:	d04b      	beq.n	8007192 <_dtoa_r+0x23a>
 80070fa:	f10a 3aff 	add.w	sl, sl, #4294967295
 80070fe:	2300      	movs	r3, #0
 8007100:	930e      	str	r3, [sp, #56]	; 0x38
 8007102:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007104:	1b5d      	subs	r5, r3, r5
 8007106:	1e6b      	subs	r3, r5, #1
 8007108:	9304      	str	r3, [sp, #16]
 800710a:	bf43      	ittte	mi
 800710c:	2300      	movmi	r3, #0
 800710e:	f1c5 0801 	rsbmi	r8, r5, #1
 8007112:	9304      	strmi	r3, [sp, #16]
 8007114:	f04f 0800 	movpl.w	r8, #0
 8007118:	f1ba 0f00 	cmp.w	sl, #0
 800711c:	db3b      	blt.n	8007196 <_dtoa_r+0x23e>
 800711e:	9b04      	ldr	r3, [sp, #16]
 8007120:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8007124:	4453      	add	r3, sl
 8007126:	9304      	str	r3, [sp, #16]
 8007128:	2300      	movs	r3, #0
 800712a:	9306      	str	r3, [sp, #24]
 800712c:	9b05      	ldr	r3, [sp, #20]
 800712e:	2b09      	cmp	r3, #9
 8007130:	d869      	bhi.n	8007206 <_dtoa_r+0x2ae>
 8007132:	2b05      	cmp	r3, #5
 8007134:	bfc4      	itt	gt
 8007136:	3b04      	subgt	r3, #4
 8007138:	9305      	strgt	r3, [sp, #20]
 800713a:	9b05      	ldr	r3, [sp, #20]
 800713c:	f1a3 0302 	sub.w	r3, r3, #2
 8007140:	bfcc      	ite	gt
 8007142:	2500      	movgt	r5, #0
 8007144:	2501      	movle	r5, #1
 8007146:	2b03      	cmp	r3, #3
 8007148:	d869      	bhi.n	800721e <_dtoa_r+0x2c6>
 800714a:	e8df f003 	tbb	[pc, r3]
 800714e:	4e2c      	.short	0x4e2c
 8007150:	5a4c      	.short	0x5a4c
 8007152:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8007156:	441d      	add	r5, r3
 8007158:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800715c:	2b20      	cmp	r3, #32
 800715e:	bfc1      	itttt	gt
 8007160:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8007164:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8007168:	fa09 f303 	lslgt.w	r3, r9, r3
 800716c:	fa26 f000 	lsrgt.w	r0, r6, r0
 8007170:	bfda      	itte	le
 8007172:	f1c3 0320 	rsble	r3, r3, #32
 8007176:	fa06 f003 	lslle.w	r0, r6, r3
 800717a:	4318      	orrgt	r0, r3
 800717c:	f7f9 f9ca 	bl	8000514 <__aeabi_ui2d>
 8007180:	2301      	movs	r3, #1
 8007182:	4606      	mov	r6, r0
 8007184:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8007188:	3d01      	subs	r5, #1
 800718a:	9310      	str	r3, [sp, #64]	; 0x40
 800718c:	e771      	b.n	8007072 <_dtoa_r+0x11a>
 800718e:	2301      	movs	r3, #1
 8007190:	e7b6      	b.n	8007100 <_dtoa_r+0x1a8>
 8007192:	900e      	str	r0, [sp, #56]	; 0x38
 8007194:	e7b5      	b.n	8007102 <_dtoa_r+0x1aa>
 8007196:	f1ca 0300 	rsb	r3, sl, #0
 800719a:	9306      	str	r3, [sp, #24]
 800719c:	2300      	movs	r3, #0
 800719e:	eba8 080a 	sub.w	r8, r8, sl
 80071a2:	930d      	str	r3, [sp, #52]	; 0x34
 80071a4:	e7c2      	b.n	800712c <_dtoa_r+0x1d4>
 80071a6:	2300      	movs	r3, #0
 80071a8:	9308      	str	r3, [sp, #32]
 80071aa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80071ac:	2b00      	cmp	r3, #0
 80071ae:	dc39      	bgt.n	8007224 <_dtoa_r+0x2cc>
 80071b0:	f04f 0901 	mov.w	r9, #1
 80071b4:	f8cd 9004 	str.w	r9, [sp, #4]
 80071b8:	464b      	mov	r3, r9
 80071ba:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 80071be:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80071c0:	2200      	movs	r2, #0
 80071c2:	6042      	str	r2, [r0, #4]
 80071c4:	2204      	movs	r2, #4
 80071c6:	f102 0614 	add.w	r6, r2, #20
 80071ca:	429e      	cmp	r6, r3
 80071cc:	6841      	ldr	r1, [r0, #4]
 80071ce:	d92f      	bls.n	8007230 <_dtoa_r+0x2d8>
 80071d0:	4620      	mov	r0, r4
 80071d2:	f000 fcb9 	bl	8007b48 <_Balloc>
 80071d6:	9000      	str	r0, [sp, #0]
 80071d8:	2800      	cmp	r0, #0
 80071da:	d14b      	bne.n	8007274 <_dtoa_r+0x31c>
 80071dc:	4b24      	ldr	r3, [pc, #144]	; (8007270 <_dtoa_r+0x318>)
 80071de:	4602      	mov	r2, r0
 80071e0:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80071e4:	e6d1      	b.n	8006f8a <_dtoa_r+0x32>
 80071e6:	2301      	movs	r3, #1
 80071e8:	e7de      	b.n	80071a8 <_dtoa_r+0x250>
 80071ea:	2300      	movs	r3, #0
 80071ec:	9308      	str	r3, [sp, #32]
 80071ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80071f0:	eb0a 0903 	add.w	r9, sl, r3
 80071f4:	f109 0301 	add.w	r3, r9, #1
 80071f8:	2b01      	cmp	r3, #1
 80071fa:	9301      	str	r3, [sp, #4]
 80071fc:	bfb8      	it	lt
 80071fe:	2301      	movlt	r3, #1
 8007200:	e7dd      	b.n	80071be <_dtoa_r+0x266>
 8007202:	2301      	movs	r3, #1
 8007204:	e7f2      	b.n	80071ec <_dtoa_r+0x294>
 8007206:	2501      	movs	r5, #1
 8007208:	2300      	movs	r3, #0
 800720a:	9305      	str	r3, [sp, #20]
 800720c:	9508      	str	r5, [sp, #32]
 800720e:	f04f 39ff 	mov.w	r9, #4294967295
 8007212:	2200      	movs	r2, #0
 8007214:	f8cd 9004 	str.w	r9, [sp, #4]
 8007218:	2312      	movs	r3, #18
 800721a:	9209      	str	r2, [sp, #36]	; 0x24
 800721c:	e7cf      	b.n	80071be <_dtoa_r+0x266>
 800721e:	2301      	movs	r3, #1
 8007220:	9308      	str	r3, [sp, #32]
 8007222:	e7f4      	b.n	800720e <_dtoa_r+0x2b6>
 8007224:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8007228:	f8cd 9004 	str.w	r9, [sp, #4]
 800722c:	464b      	mov	r3, r9
 800722e:	e7c6      	b.n	80071be <_dtoa_r+0x266>
 8007230:	3101      	adds	r1, #1
 8007232:	6041      	str	r1, [r0, #4]
 8007234:	0052      	lsls	r2, r2, #1
 8007236:	e7c6      	b.n	80071c6 <_dtoa_r+0x26e>
 8007238:	636f4361 	.word	0x636f4361
 800723c:	3fd287a7 	.word	0x3fd287a7
 8007240:	8b60c8b3 	.word	0x8b60c8b3
 8007244:	3fc68a28 	.word	0x3fc68a28
 8007248:	509f79fb 	.word	0x509f79fb
 800724c:	3fd34413 	.word	0x3fd34413
 8007250:	0800a5b9 	.word	0x0800a5b9
 8007254:	0800a5d0 	.word	0x0800a5d0
 8007258:	7ff00000 	.word	0x7ff00000
 800725c:	0800a5b5 	.word	0x0800a5b5
 8007260:	0800a5ac 	.word	0x0800a5ac
 8007264:	0800a589 	.word	0x0800a589
 8007268:	3ff80000 	.word	0x3ff80000
 800726c:	0800a6c8 	.word	0x0800a6c8
 8007270:	0800a62f 	.word	0x0800a62f
 8007274:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007276:	9a00      	ldr	r2, [sp, #0]
 8007278:	601a      	str	r2, [r3, #0]
 800727a:	9b01      	ldr	r3, [sp, #4]
 800727c:	2b0e      	cmp	r3, #14
 800727e:	f200 80ad 	bhi.w	80073dc <_dtoa_r+0x484>
 8007282:	2d00      	cmp	r5, #0
 8007284:	f000 80aa 	beq.w	80073dc <_dtoa_r+0x484>
 8007288:	f1ba 0f00 	cmp.w	sl, #0
 800728c:	dd36      	ble.n	80072fc <_dtoa_r+0x3a4>
 800728e:	4ac3      	ldr	r2, [pc, #780]	; (800759c <_dtoa_r+0x644>)
 8007290:	f00a 030f 	and.w	r3, sl, #15
 8007294:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8007298:	ed93 7b00 	vldr	d7, [r3]
 800729c:	f41a 7f80 	tst.w	sl, #256	; 0x100
 80072a0:	ea4f 172a 	mov.w	r7, sl, asr #4
 80072a4:	eeb0 8a47 	vmov.f32	s16, s14
 80072a8:	eef0 8a67 	vmov.f32	s17, s15
 80072ac:	d016      	beq.n	80072dc <_dtoa_r+0x384>
 80072ae:	4bbc      	ldr	r3, [pc, #752]	; (80075a0 <_dtoa_r+0x648>)
 80072b0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80072b4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80072b8:	f7f9 fad0 	bl	800085c <__aeabi_ddiv>
 80072bc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80072c0:	f007 070f 	and.w	r7, r7, #15
 80072c4:	2503      	movs	r5, #3
 80072c6:	4eb6      	ldr	r6, [pc, #728]	; (80075a0 <_dtoa_r+0x648>)
 80072c8:	b957      	cbnz	r7, 80072e0 <_dtoa_r+0x388>
 80072ca:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80072ce:	ec53 2b18 	vmov	r2, r3, d8
 80072d2:	f7f9 fac3 	bl	800085c <__aeabi_ddiv>
 80072d6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80072da:	e029      	b.n	8007330 <_dtoa_r+0x3d8>
 80072dc:	2502      	movs	r5, #2
 80072de:	e7f2      	b.n	80072c6 <_dtoa_r+0x36e>
 80072e0:	07f9      	lsls	r1, r7, #31
 80072e2:	d508      	bpl.n	80072f6 <_dtoa_r+0x39e>
 80072e4:	ec51 0b18 	vmov	r0, r1, d8
 80072e8:	e9d6 2300 	ldrd	r2, r3, [r6]
 80072ec:	f7f9 f98c 	bl	8000608 <__aeabi_dmul>
 80072f0:	ec41 0b18 	vmov	d8, r0, r1
 80072f4:	3501      	adds	r5, #1
 80072f6:	107f      	asrs	r7, r7, #1
 80072f8:	3608      	adds	r6, #8
 80072fa:	e7e5      	b.n	80072c8 <_dtoa_r+0x370>
 80072fc:	f000 80a6 	beq.w	800744c <_dtoa_r+0x4f4>
 8007300:	f1ca 0600 	rsb	r6, sl, #0
 8007304:	4ba5      	ldr	r3, [pc, #660]	; (800759c <_dtoa_r+0x644>)
 8007306:	4fa6      	ldr	r7, [pc, #664]	; (80075a0 <_dtoa_r+0x648>)
 8007308:	f006 020f 	and.w	r2, r6, #15
 800730c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007310:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007314:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007318:	f7f9 f976 	bl	8000608 <__aeabi_dmul>
 800731c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007320:	1136      	asrs	r6, r6, #4
 8007322:	2300      	movs	r3, #0
 8007324:	2502      	movs	r5, #2
 8007326:	2e00      	cmp	r6, #0
 8007328:	f040 8085 	bne.w	8007436 <_dtoa_r+0x4de>
 800732c:	2b00      	cmp	r3, #0
 800732e:	d1d2      	bne.n	80072d6 <_dtoa_r+0x37e>
 8007330:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007332:	2b00      	cmp	r3, #0
 8007334:	f000 808c 	beq.w	8007450 <_dtoa_r+0x4f8>
 8007338:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800733c:	4b99      	ldr	r3, [pc, #612]	; (80075a4 <_dtoa_r+0x64c>)
 800733e:	2200      	movs	r2, #0
 8007340:	4630      	mov	r0, r6
 8007342:	4639      	mov	r1, r7
 8007344:	f7f9 fbd2 	bl	8000aec <__aeabi_dcmplt>
 8007348:	2800      	cmp	r0, #0
 800734a:	f000 8081 	beq.w	8007450 <_dtoa_r+0x4f8>
 800734e:	9b01      	ldr	r3, [sp, #4]
 8007350:	2b00      	cmp	r3, #0
 8007352:	d07d      	beq.n	8007450 <_dtoa_r+0x4f8>
 8007354:	f1b9 0f00 	cmp.w	r9, #0
 8007358:	dd3c      	ble.n	80073d4 <_dtoa_r+0x47c>
 800735a:	f10a 33ff 	add.w	r3, sl, #4294967295
 800735e:	9307      	str	r3, [sp, #28]
 8007360:	2200      	movs	r2, #0
 8007362:	4b91      	ldr	r3, [pc, #580]	; (80075a8 <_dtoa_r+0x650>)
 8007364:	4630      	mov	r0, r6
 8007366:	4639      	mov	r1, r7
 8007368:	f7f9 f94e 	bl	8000608 <__aeabi_dmul>
 800736c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007370:	3501      	adds	r5, #1
 8007372:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 8007376:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800737a:	4628      	mov	r0, r5
 800737c:	f7f9 f8da 	bl	8000534 <__aeabi_i2d>
 8007380:	4632      	mov	r2, r6
 8007382:	463b      	mov	r3, r7
 8007384:	f7f9 f940 	bl	8000608 <__aeabi_dmul>
 8007388:	4b88      	ldr	r3, [pc, #544]	; (80075ac <_dtoa_r+0x654>)
 800738a:	2200      	movs	r2, #0
 800738c:	f7f8 ff86 	bl	800029c <__adddf3>
 8007390:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8007394:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007398:	9303      	str	r3, [sp, #12]
 800739a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800739c:	2b00      	cmp	r3, #0
 800739e:	d15c      	bne.n	800745a <_dtoa_r+0x502>
 80073a0:	4b83      	ldr	r3, [pc, #524]	; (80075b0 <_dtoa_r+0x658>)
 80073a2:	2200      	movs	r2, #0
 80073a4:	4630      	mov	r0, r6
 80073a6:	4639      	mov	r1, r7
 80073a8:	f7f8 ff76 	bl	8000298 <__aeabi_dsub>
 80073ac:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80073b0:	4606      	mov	r6, r0
 80073b2:	460f      	mov	r7, r1
 80073b4:	f7f9 fbb8 	bl	8000b28 <__aeabi_dcmpgt>
 80073b8:	2800      	cmp	r0, #0
 80073ba:	f040 8296 	bne.w	80078ea <_dtoa_r+0x992>
 80073be:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 80073c2:	4630      	mov	r0, r6
 80073c4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80073c8:	4639      	mov	r1, r7
 80073ca:	f7f9 fb8f 	bl	8000aec <__aeabi_dcmplt>
 80073ce:	2800      	cmp	r0, #0
 80073d0:	f040 8288 	bne.w	80078e4 <_dtoa_r+0x98c>
 80073d4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80073d8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80073dc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80073de:	2b00      	cmp	r3, #0
 80073e0:	f2c0 8158 	blt.w	8007694 <_dtoa_r+0x73c>
 80073e4:	f1ba 0f0e 	cmp.w	sl, #14
 80073e8:	f300 8154 	bgt.w	8007694 <_dtoa_r+0x73c>
 80073ec:	4b6b      	ldr	r3, [pc, #428]	; (800759c <_dtoa_r+0x644>)
 80073ee:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80073f2:	e9d3 8900 	ldrd	r8, r9, [r3]
 80073f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80073f8:	2b00      	cmp	r3, #0
 80073fa:	f280 80e3 	bge.w	80075c4 <_dtoa_r+0x66c>
 80073fe:	9b01      	ldr	r3, [sp, #4]
 8007400:	2b00      	cmp	r3, #0
 8007402:	f300 80df 	bgt.w	80075c4 <_dtoa_r+0x66c>
 8007406:	f040 826d 	bne.w	80078e4 <_dtoa_r+0x98c>
 800740a:	4b69      	ldr	r3, [pc, #420]	; (80075b0 <_dtoa_r+0x658>)
 800740c:	2200      	movs	r2, #0
 800740e:	4640      	mov	r0, r8
 8007410:	4649      	mov	r1, r9
 8007412:	f7f9 f8f9 	bl	8000608 <__aeabi_dmul>
 8007416:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800741a:	f7f9 fb7b 	bl	8000b14 <__aeabi_dcmpge>
 800741e:	9e01      	ldr	r6, [sp, #4]
 8007420:	4637      	mov	r7, r6
 8007422:	2800      	cmp	r0, #0
 8007424:	f040 8243 	bne.w	80078ae <_dtoa_r+0x956>
 8007428:	9d00      	ldr	r5, [sp, #0]
 800742a:	2331      	movs	r3, #49	; 0x31
 800742c:	f805 3b01 	strb.w	r3, [r5], #1
 8007430:	f10a 0a01 	add.w	sl, sl, #1
 8007434:	e23f      	b.n	80078b6 <_dtoa_r+0x95e>
 8007436:	07f2      	lsls	r2, r6, #31
 8007438:	d505      	bpl.n	8007446 <_dtoa_r+0x4ee>
 800743a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800743e:	f7f9 f8e3 	bl	8000608 <__aeabi_dmul>
 8007442:	3501      	adds	r5, #1
 8007444:	2301      	movs	r3, #1
 8007446:	1076      	asrs	r6, r6, #1
 8007448:	3708      	adds	r7, #8
 800744a:	e76c      	b.n	8007326 <_dtoa_r+0x3ce>
 800744c:	2502      	movs	r5, #2
 800744e:	e76f      	b.n	8007330 <_dtoa_r+0x3d8>
 8007450:	9b01      	ldr	r3, [sp, #4]
 8007452:	f8cd a01c 	str.w	sl, [sp, #28]
 8007456:	930c      	str	r3, [sp, #48]	; 0x30
 8007458:	e78d      	b.n	8007376 <_dtoa_r+0x41e>
 800745a:	9900      	ldr	r1, [sp, #0]
 800745c:	980c      	ldr	r0, [sp, #48]	; 0x30
 800745e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007460:	4b4e      	ldr	r3, [pc, #312]	; (800759c <_dtoa_r+0x644>)
 8007462:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007466:	4401      	add	r1, r0
 8007468:	9102      	str	r1, [sp, #8]
 800746a:	9908      	ldr	r1, [sp, #32]
 800746c:	eeb0 8a47 	vmov.f32	s16, s14
 8007470:	eef0 8a67 	vmov.f32	s17, s15
 8007474:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007478:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800747c:	2900      	cmp	r1, #0
 800747e:	d045      	beq.n	800750c <_dtoa_r+0x5b4>
 8007480:	494c      	ldr	r1, [pc, #304]	; (80075b4 <_dtoa_r+0x65c>)
 8007482:	2000      	movs	r0, #0
 8007484:	f7f9 f9ea 	bl	800085c <__aeabi_ddiv>
 8007488:	ec53 2b18 	vmov	r2, r3, d8
 800748c:	f7f8 ff04 	bl	8000298 <__aeabi_dsub>
 8007490:	9d00      	ldr	r5, [sp, #0]
 8007492:	ec41 0b18 	vmov	d8, r0, r1
 8007496:	4639      	mov	r1, r7
 8007498:	4630      	mov	r0, r6
 800749a:	f7f9 fb65 	bl	8000b68 <__aeabi_d2iz>
 800749e:	900c      	str	r0, [sp, #48]	; 0x30
 80074a0:	f7f9 f848 	bl	8000534 <__aeabi_i2d>
 80074a4:	4602      	mov	r2, r0
 80074a6:	460b      	mov	r3, r1
 80074a8:	4630      	mov	r0, r6
 80074aa:	4639      	mov	r1, r7
 80074ac:	f7f8 fef4 	bl	8000298 <__aeabi_dsub>
 80074b0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80074b2:	3330      	adds	r3, #48	; 0x30
 80074b4:	f805 3b01 	strb.w	r3, [r5], #1
 80074b8:	ec53 2b18 	vmov	r2, r3, d8
 80074bc:	4606      	mov	r6, r0
 80074be:	460f      	mov	r7, r1
 80074c0:	f7f9 fb14 	bl	8000aec <__aeabi_dcmplt>
 80074c4:	2800      	cmp	r0, #0
 80074c6:	d165      	bne.n	8007594 <_dtoa_r+0x63c>
 80074c8:	4632      	mov	r2, r6
 80074ca:	463b      	mov	r3, r7
 80074cc:	4935      	ldr	r1, [pc, #212]	; (80075a4 <_dtoa_r+0x64c>)
 80074ce:	2000      	movs	r0, #0
 80074d0:	f7f8 fee2 	bl	8000298 <__aeabi_dsub>
 80074d4:	ec53 2b18 	vmov	r2, r3, d8
 80074d8:	f7f9 fb08 	bl	8000aec <__aeabi_dcmplt>
 80074dc:	2800      	cmp	r0, #0
 80074de:	f040 80b9 	bne.w	8007654 <_dtoa_r+0x6fc>
 80074e2:	9b02      	ldr	r3, [sp, #8]
 80074e4:	429d      	cmp	r5, r3
 80074e6:	f43f af75 	beq.w	80073d4 <_dtoa_r+0x47c>
 80074ea:	4b2f      	ldr	r3, [pc, #188]	; (80075a8 <_dtoa_r+0x650>)
 80074ec:	ec51 0b18 	vmov	r0, r1, d8
 80074f0:	2200      	movs	r2, #0
 80074f2:	f7f9 f889 	bl	8000608 <__aeabi_dmul>
 80074f6:	4b2c      	ldr	r3, [pc, #176]	; (80075a8 <_dtoa_r+0x650>)
 80074f8:	ec41 0b18 	vmov	d8, r0, r1
 80074fc:	2200      	movs	r2, #0
 80074fe:	4630      	mov	r0, r6
 8007500:	4639      	mov	r1, r7
 8007502:	f7f9 f881 	bl	8000608 <__aeabi_dmul>
 8007506:	4606      	mov	r6, r0
 8007508:	460f      	mov	r7, r1
 800750a:	e7c4      	b.n	8007496 <_dtoa_r+0x53e>
 800750c:	ec51 0b17 	vmov	r0, r1, d7
 8007510:	f7f9 f87a 	bl	8000608 <__aeabi_dmul>
 8007514:	9b02      	ldr	r3, [sp, #8]
 8007516:	9d00      	ldr	r5, [sp, #0]
 8007518:	930c      	str	r3, [sp, #48]	; 0x30
 800751a:	ec41 0b18 	vmov	d8, r0, r1
 800751e:	4639      	mov	r1, r7
 8007520:	4630      	mov	r0, r6
 8007522:	f7f9 fb21 	bl	8000b68 <__aeabi_d2iz>
 8007526:	9011      	str	r0, [sp, #68]	; 0x44
 8007528:	f7f9 f804 	bl	8000534 <__aeabi_i2d>
 800752c:	4602      	mov	r2, r0
 800752e:	460b      	mov	r3, r1
 8007530:	4630      	mov	r0, r6
 8007532:	4639      	mov	r1, r7
 8007534:	f7f8 feb0 	bl	8000298 <__aeabi_dsub>
 8007538:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800753a:	3330      	adds	r3, #48	; 0x30
 800753c:	f805 3b01 	strb.w	r3, [r5], #1
 8007540:	9b02      	ldr	r3, [sp, #8]
 8007542:	429d      	cmp	r5, r3
 8007544:	4606      	mov	r6, r0
 8007546:	460f      	mov	r7, r1
 8007548:	f04f 0200 	mov.w	r2, #0
 800754c:	d134      	bne.n	80075b8 <_dtoa_r+0x660>
 800754e:	4b19      	ldr	r3, [pc, #100]	; (80075b4 <_dtoa_r+0x65c>)
 8007550:	ec51 0b18 	vmov	r0, r1, d8
 8007554:	f7f8 fea2 	bl	800029c <__adddf3>
 8007558:	4602      	mov	r2, r0
 800755a:	460b      	mov	r3, r1
 800755c:	4630      	mov	r0, r6
 800755e:	4639      	mov	r1, r7
 8007560:	f7f9 fae2 	bl	8000b28 <__aeabi_dcmpgt>
 8007564:	2800      	cmp	r0, #0
 8007566:	d175      	bne.n	8007654 <_dtoa_r+0x6fc>
 8007568:	ec53 2b18 	vmov	r2, r3, d8
 800756c:	4911      	ldr	r1, [pc, #68]	; (80075b4 <_dtoa_r+0x65c>)
 800756e:	2000      	movs	r0, #0
 8007570:	f7f8 fe92 	bl	8000298 <__aeabi_dsub>
 8007574:	4602      	mov	r2, r0
 8007576:	460b      	mov	r3, r1
 8007578:	4630      	mov	r0, r6
 800757a:	4639      	mov	r1, r7
 800757c:	f7f9 fab6 	bl	8000aec <__aeabi_dcmplt>
 8007580:	2800      	cmp	r0, #0
 8007582:	f43f af27 	beq.w	80073d4 <_dtoa_r+0x47c>
 8007586:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007588:	1e6b      	subs	r3, r5, #1
 800758a:	930c      	str	r3, [sp, #48]	; 0x30
 800758c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007590:	2b30      	cmp	r3, #48	; 0x30
 8007592:	d0f8      	beq.n	8007586 <_dtoa_r+0x62e>
 8007594:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8007598:	e04a      	b.n	8007630 <_dtoa_r+0x6d8>
 800759a:	bf00      	nop
 800759c:	0800a6c8 	.word	0x0800a6c8
 80075a0:	0800a6a0 	.word	0x0800a6a0
 80075a4:	3ff00000 	.word	0x3ff00000
 80075a8:	40240000 	.word	0x40240000
 80075ac:	401c0000 	.word	0x401c0000
 80075b0:	40140000 	.word	0x40140000
 80075b4:	3fe00000 	.word	0x3fe00000
 80075b8:	4baf      	ldr	r3, [pc, #700]	; (8007878 <_dtoa_r+0x920>)
 80075ba:	f7f9 f825 	bl	8000608 <__aeabi_dmul>
 80075be:	4606      	mov	r6, r0
 80075c0:	460f      	mov	r7, r1
 80075c2:	e7ac      	b.n	800751e <_dtoa_r+0x5c6>
 80075c4:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80075c8:	9d00      	ldr	r5, [sp, #0]
 80075ca:	4642      	mov	r2, r8
 80075cc:	464b      	mov	r3, r9
 80075ce:	4630      	mov	r0, r6
 80075d0:	4639      	mov	r1, r7
 80075d2:	f7f9 f943 	bl	800085c <__aeabi_ddiv>
 80075d6:	f7f9 fac7 	bl	8000b68 <__aeabi_d2iz>
 80075da:	9002      	str	r0, [sp, #8]
 80075dc:	f7f8 ffaa 	bl	8000534 <__aeabi_i2d>
 80075e0:	4642      	mov	r2, r8
 80075e2:	464b      	mov	r3, r9
 80075e4:	f7f9 f810 	bl	8000608 <__aeabi_dmul>
 80075e8:	4602      	mov	r2, r0
 80075ea:	460b      	mov	r3, r1
 80075ec:	4630      	mov	r0, r6
 80075ee:	4639      	mov	r1, r7
 80075f0:	f7f8 fe52 	bl	8000298 <__aeabi_dsub>
 80075f4:	9e02      	ldr	r6, [sp, #8]
 80075f6:	9f01      	ldr	r7, [sp, #4]
 80075f8:	3630      	adds	r6, #48	; 0x30
 80075fa:	f805 6b01 	strb.w	r6, [r5], #1
 80075fe:	9e00      	ldr	r6, [sp, #0]
 8007600:	1bae      	subs	r6, r5, r6
 8007602:	42b7      	cmp	r7, r6
 8007604:	4602      	mov	r2, r0
 8007606:	460b      	mov	r3, r1
 8007608:	d137      	bne.n	800767a <_dtoa_r+0x722>
 800760a:	f7f8 fe47 	bl	800029c <__adddf3>
 800760e:	4642      	mov	r2, r8
 8007610:	464b      	mov	r3, r9
 8007612:	4606      	mov	r6, r0
 8007614:	460f      	mov	r7, r1
 8007616:	f7f9 fa87 	bl	8000b28 <__aeabi_dcmpgt>
 800761a:	b9c8      	cbnz	r0, 8007650 <_dtoa_r+0x6f8>
 800761c:	4642      	mov	r2, r8
 800761e:	464b      	mov	r3, r9
 8007620:	4630      	mov	r0, r6
 8007622:	4639      	mov	r1, r7
 8007624:	f7f9 fa58 	bl	8000ad8 <__aeabi_dcmpeq>
 8007628:	b110      	cbz	r0, 8007630 <_dtoa_r+0x6d8>
 800762a:	9b02      	ldr	r3, [sp, #8]
 800762c:	07d9      	lsls	r1, r3, #31
 800762e:	d40f      	bmi.n	8007650 <_dtoa_r+0x6f8>
 8007630:	4620      	mov	r0, r4
 8007632:	4659      	mov	r1, fp
 8007634:	f000 fac8 	bl	8007bc8 <_Bfree>
 8007638:	2300      	movs	r3, #0
 800763a:	702b      	strb	r3, [r5, #0]
 800763c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800763e:	f10a 0001 	add.w	r0, sl, #1
 8007642:	6018      	str	r0, [r3, #0]
 8007644:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007646:	2b00      	cmp	r3, #0
 8007648:	f43f acd8 	beq.w	8006ffc <_dtoa_r+0xa4>
 800764c:	601d      	str	r5, [r3, #0]
 800764e:	e4d5      	b.n	8006ffc <_dtoa_r+0xa4>
 8007650:	f8cd a01c 	str.w	sl, [sp, #28]
 8007654:	462b      	mov	r3, r5
 8007656:	461d      	mov	r5, r3
 8007658:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800765c:	2a39      	cmp	r2, #57	; 0x39
 800765e:	d108      	bne.n	8007672 <_dtoa_r+0x71a>
 8007660:	9a00      	ldr	r2, [sp, #0]
 8007662:	429a      	cmp	r2, r3
 8007664:	d1f7      	bne.n	8007656 <_dtoa_r+0x6fe>
 8007666:	9a07      	ldr	r2, [sp, #28]
 8007668:	9900      	ldr	r1, [sp, #0]
 800766a:	3201      	adds	r2, #1
 800766c:	9207      	str	r2, [sp, #28]
 800766e:	2230      	movs	r2, #48	; 0x30
 8007670:	700a      	strb	r2, [r1, #0]
 8007672:	781a      	ldrb	r2, [r3, #0]
 8007674:	3201      	adds	r2, #1
 8007676:	701a      	strb	r2, [r3, #0]
 8007678:	e78c      	b.n	8007594 <_dtoa_r+0x63c>
 800767a:	4b7f      	ldr	r3, [pc, #508]	; (8007878 <_dtoa_r+0x920>)
 800767c:	2200      	movs	r2, #0
 800767e:	f7f8 ffc3 	bl	8000608 <__aeabi_dmul>
 8007682:	2200      	movs	r2, #0
 8007684:	2300      	movs	r3, #0
 8007686:	4606      	mov	r6, r0
 8007688:	460f      	mov	r7, r1
 800768a:	f7f9 fa25 	bl	8000ad8 <__aeabi_dcmpeq>
 800768e:	2800      	cmp	r0, #0
 8007690:	d09b      	beq.n	80075ca <_dtoa_r+0x672>
 8007692:	e7cd      	b.n	8007630 <_dtoa_r+0x6d8>
 8007694:	9a08      	ldr	r2, [sp, #32]
 8007696:	2a00      	cmp	r2, #0
 8007698:	f000 80c4 	beq.w	8007824 <_dtoa_r+0x8cc>
 800769c:	9a05      	ldr	r2, [sp, #20]
 800769e:	2a01      	cmp	r2, #1
 80076a0:	f300 80a8 	bgt.w	80077f4 <_dtoa_r+0x89c>
 80076a4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80076a6:	2a00      	cmp	r2, #0
 80076a8:	f000 80a0 	beq.w	80077ec <_dtoa_r+0x894>
 80076ac:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80076b0:	9e06      	ldr	r6, [sp, #24]
 80076b2:	4645      	mov	r5, r8
 80076b4:	9a04      	ldr	r2, [sp, #16]
 80076b6:	2101      	movs	r1, #1
 80076b8:	441a      	add	r2, r3
 80076ba:	4620      	mov	r0, r4
 80076bc:	4498      	add	r8, r3
 80076be:	9204      	str	r2, [sp, #16]
 80076c0:	f000 fb3e 	bl	8007d40 <__i2b>
 80076c4:	4607      	mov	r7, r0
 80076c6:	2d00      	cmp	r5, #0
 80076c8:	dd0b      	ble.n	80076e2 <_dtoa_r+0x78a>
 80076ca:	9b04      	ldr	r3, [sp, #16]
 80076cc:	2b00      	cmp	r3, #0
 80076ce:	dd08      	ble.n	80076e2 <_dtoa_r+0x78a>
 80076d0:	42ab      	cmp	r3, r5
 80076d2:	9a04      	ldr	r2, [sp, #16]
 80076d4:	bfa8      	it	ge
 80076d6:	462b      	movge	r3, r5
 80076d8:	eba8 0803 	sub.w	r8, r8, r3
 80076dc:	1aed      	subs	r5, r5, r3
 80076de:	1ad3      	subs	r3, r2, r3
 80076e0:	9304      	str	r3, [sp, #16]
 80076e2:	9b06      	ldr	r3, [sp, #24]
 80076e4:	b1fb      	cbz	r3, 8007726 <_dtoa_r+0x7ce>
 80076e6:	9b08      	ldr	r3, [sp, #32]
 80076e8:	2b00      	cmp	r3, #0
 80076ea:	f000 809f 	beq.w	800782c <_dtoa_r+0x8d4>
 80076ee:	2e00      	cmp	r6, #0
 80076f0:	dd11      	ble.n	8007716 <_dtoa_r+0x7be>
 80076f2:	4639      	mov	r1, r7
 80076f4:	4632      	mov	r2, r6
 80076f6:	4620      	mov	r0, r4
 80076f8:	f000 fbde 	bl	8007eb8 <__pow5mult>
 80076fc:	465a      	mov	r2, fp
 80076fe:	4601      	mov	r1, r0
 8007700:	4607      	mov	r7, r0
 8007702:	4620      	mov	r0, r4
 8007704:	f000 fb32 	bl	8007d6c <__multiply>
 8007708:	4659      	mov	r1, fp
 800770a:	9007      	str	r0, [sp, #28]
 800770c:	4620      	mov	r0, r4
 800770e:	f000 fa5b 	bl	8007bc8 <_Bfree>
 8007712:	9b07      	ldr	r3, [sp, #28]
 8007714:	469b      	mov	fp, r3
 8007716:	9b06      	ldr	r3, [sp, #24]
 8007718:	1b9a      	subs	r2, r3, r6
 800771a:	d004      	beq.n	8007726 <_dtoa_r+0x7ce>
 800771c:	4659      	mov	r1, fp
 800771e:	4620      	mov	r0, r4
 8007720:	f000 fbca 	bl	8007eb8 <__pow5mult>
 8007724:	4683      	mov	fp, r0
 8007726:	2101      	movs	r1, #1
 8007728:	4620      	mov	r0, r4
 800772a:	f000 fb09 	bl	8007d40 <__i2b>
 800772e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007730:	2b00      	cmp	r3, #0
 8007732:	4606      	mov	r6, r0
 8007734:	dd7c      	ble.n	8007830 <_dtoa_r+0x8d8>
 8007736:	461a      	mov	r2, r3
 8007738:	4601      	mov	r1, r0
 800773a:	4620      	mov	r0, r4
 800773c:	f000 fbbc 	bl	8007eb8 <__pow5mult>
 8007740:	9b05      	ldr	r3, [sp, #20]
 8007742:	2b01      	cmp	r3, #1
 8007744:	4606      	mov	r6, r0
 8007746:	dd76      	ble.n	8007836 <_dtoa_r+0x8de>
 8007748:	2300      	movs	r3, #0
 800774a:	9306      	str	r3, [sp, #24]
 800774c:	6933      	ldr	r3, [r6, #16]
 800774e:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8007752:	6918      	ldr	r0, [r3, #16]
 8007754:	f000 faa4 	bl	8007ca0 <__hi0bits>
 8007758:	f1c0 0020 	rsb	r0, r0, #32
 800775c:	9b04      	ldr	r3, [sp, #16]
 800775e:	4418      	add	r0, r3
 8007760:	f010 001f 	ands.w	r0, r0, #31
 8007764:	f000 8086 	beq.w	8007874 <_dtoa_r+0x91c>
 8007768:	f1c0 0320 	rsb	r3, r0, #32
 800776c:	2b04      	cmp	r3, #4
 800776e:	dd7f      	ble.n	8007870 <_dtoa_r+0x918>
 8007770:	f1c0 001c 	rsb	r0, r0, #28
 8007774:	9b04      	ldr	r3, [sp, #16]
 8007776:	4403      	add	r3, r0
 8007778:	4480      	add	r8, r0
 800777a:	4405      	add	r5, r0
 800777c:	9304      	str	r3, [sp, #16]
 800777e:	f1b8 0f00 	cmp.w	r8, #0
 8007782:	dd05      	ble.n	8007790 <_dtoa_r+0x838>
 8007784:	4659      	mov	r1, fp
 8007786:	4642      	mov	r2, r8
 8007788:	4620      	mov	r0, r4
 800778a:	f000 fbef 	bl	8007f6c <__lshift>
 800778e:	4683      	mov	fp, r0
 8007790:	9b04      	ldr	r3, [sp, #16]
 8007792:	2b00      	cmp	r3, #0
 8007794:	dd05      	ble.n	80077a2 <_dtoa_r+0x84a>
 8007796:	4631      	mov	r1, r6
 8007798:	461a      	mov	r2, r3
 800779a:	4620      	mov	r0, r4
 800779c:	f000 fbe6 	bl	8007f6c <__lshift>
 80077a0:	4606      	mov	r6, r0
 80077a2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80077a4:	2b00      	cmp	r3, #0
 80077a6:	d069      	beq.n	800787c <_dtoa_r+0x924>
 80077a8:	4631      	mov	r1, r6
 80077aa:	4658      	mov	r0, fp
 80077ac:	f000 fc4a 	bl	8008044 <__mcmp>
 80077b0:	2800      	cmp	r0, #0
 80077b2:	da63      	bge.n	800787c <_dtoa_r+0x924>
 80077b4:	2300      	movs	r3, #0
 80077b6:	4659      	mov	r1, fp
 80077b8:	220a      	movs	r2, #10
 80077ba:	4620      	mov	r0, r4
 80077bc:	f000 fa26 	bl	8007c0c <__multadd>
 80077c0:	9b08      	ldr	r3, [sp, #32]
 80077c2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80077c6:	4683      	mov	fp, r0
 80077c8:	2b00      	cmp	r3, #0
 80077ca:	f000 818f 	beq.w	8007aec <_dtoa_r+0xb94>
 80077ce:	4639      	mov	r1, r7
 80077d0:	2300      	movs	r3, #0
 80077d2:	220a      	movs	r2, #10
 80077d4:	4620      	mov	r0, r4
 80077d6:	f000 fa19 	bl	8007c0c <__multadd>
 80077da:	f1b9 0f00 	cmp.w	r9, #0
 80077de:	4607      	mov	r7, r0
 80077e0:	f300 808e 	bgt.w	8007900 <_dtoa_r+0x9a8>
 80077e4:	9b05      	ldr	r3, [sp, #20]
 80077e6:	2b02      	cmp	r3, #2
 80077e8:	dc50      	bgt.n	800788c <_dtoa_r+0x934>
 80077ea:	e089      	b.n	8007900 <_dtoa_r+0x9a8>
 80077ec:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80077ee:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80077f2:	e75d      	b.n	80076b0 <_dtoa_r+0x758>
 80077f4:	9b01      	ldr	r3, [sp, #4]
 80077f6:	1e5e      	subs	r6, r3, #1
 80077f8:	9b06      	ldr	r3, [sp, #24]
 80077fa:	42b3      	cmp	r3, r6
 80077fc:	bfbf      	itttt	lt
 80077fe:	9b06      	ldrlt	r3, [sp, #24]
 8007800:	9606      	strlt	r6, [sp, #24]
 8007802:	1af2      	sublt	r2, r6, r3
 8007804:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 8007806:	bfb6      	itet	lt
 8007808:	189b      	addlt	r3, r3, r2
 800780a:	1b9e      	subge	r6, r3, r6
 800780c:	930d      	strlt	r3, [sp, #52]	; 0x34
 800780e:	9b01      	ldr	r3, [sp, #4]
 8007810:	bfb8      	it	lt
 8007812:	2600      	movlt	r6, #0
 8007814:	2b00      	cmp	r3, #0
 8007816:	bfb5      	itete	lt
 8007818:	eba8 0503 	sublt.w	r5, r8, r3
 800781c:	9b01      	ldrge	r3, [sp, #4]
 800781e:	2300      	movlt	r3, #0
 8007820:	4645      	movge	r5, r8
 8007822:	e747      	b.n	80076b4 <_dtoa_r+0x75c>
 8007824:	9e06      	ldr	r6, [sp, #24]
 8007826:	9f08      	ldr	r7, [sp, #32]
 8007828:	4645      	mov	r5, r8
 800782a:	e74c      	b.n	80076c6 <_dtoa_r+0x76e>
 800782c:	9a06      	ldr	r2, [sp, #24]
 800782e:	e775      	b.n	800771c <_dtoa_r+0x7c4>
 8007830:	9b05      	ldr	r3, [sp, #20]
 8007832:	2b01      	cmp	r3, #1
 8007834:	dc18      	bgt.n	8007868 <_dtoa_r+0x910>
 8007836:	9b02      	ldr	r3, [sp, #8]
 8007838:	b9b3      	cbnz	r3, 8007868 <_dtoa_r+0x910>
 800783a:	9b03      	ldr	r3, [sp, #12]
 800783c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007840:	b9a3      	cbnz	r3, 800786c <_dtoa_r+0x914>
 8007842:	9b03      	ldr	r3, [sp, #12]
 8007844:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007848:	0d1b      	lsrs	r3, r3, #20
 800784a:	051b      	lsls	r3, r3, #20
 800784c:	b12b      	cbz	r3, 800785a <_dtoa_r+0x902>
 800784e:	9b04      	ldr	r3, [sp, #16]
 8007850:	3301      	adds	r3, #1
 8007852:	9304      	str	r3, [sp, #16]
 8007854:	f108 0801 	add.w	r8, r8, #1
 8007858:	2301      	movs	r3, #1
 800785a:	9306      	str	r3, [sp, #24]
 800785c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800785e:	2b00      	cmp	r3, #0
 8007860:	f47f af74 	bne.w	800774c <_dtoa_r+0x7f4>
 8007864:	2001      	movs	r0, #1
 8007866:	e779      	b.n	800775c <_dtoa_r+0x804>
 8007868:	2300      	movs	r3, #0
 800786a:	e7f6      	b.n	800785a <_dtoa_r+0x902>
 800786c:	9b02      	ldr	r3, [sp, #8]
 800786e:	e7f4      	b.n	800785a <_dtoa_r+0x902>
 8007870:	d085      	beq.n	800777e <_dtoa_r+0x826>
 8007872:	4618      	mov	r0, r3
 8007874:	301c      	adds	r0, #28
 8007876:	e77d      	b.n	8007774 <_dtoa_r+0x81c>
 8007878:	40240000 	.word	0x40240000
 800787c:	9b01      	ldr	r3, [sp, #4]
 800787e:	2b00      	cmp	r3, #0
 8007880:	dc38      	bgt.n	80078f4 <_dtoa_r+0x99c>
 8007882:	9b05      	ldr	r3, [sp, #20]
 8007884:	2b02      	cmp	r3, #2
 8007886:	dd35      	ble.n	80078f4 <_dtoa_r+0x99c>
 8007888:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800788c:	f1b9 0f00 	cmp.w	r9, #0
 8007890:	d10d      	bne.n	80078ae <_dtoa_r+0x956>
 8007892:	4631      	mov	r1, r6
 8007894:	464b      	mov	r3, r9
 8007896:	2205      	movs	r2, #5
 8007898:	4620      	mov	r0, r4
 800789a:	f000 f9b7 	bl	8007c0c <__multadd>
 800789e:	4601      	mov	r1, r0
 80078a0:	4606      	mov	r6, r0
 80078a2:	4658      	mov	r0, fp
 80078a4:	f000 fbce 	bl	8008044 <__mcmp>
 80078a8:	2800      	cmp	r0, #0
 80078aa:	f73f adbd 	bgt.w	8007428 <_dtoa_r+0x4d0>
 80078ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80078b0:	9d00      	ldr	r5, [sp, #0]
 80078b2:	ea6f 0a03 	mvn.w	sl, r3
 80078b6:	f04f 0800 	mov.w	r8, #0
 80078ba:	4631      	mov	r1, r6
 80078bc:	4620      	mov	r0, r4
 80078be:	f000 f983 	bl	8007bc8 <_Bfree>
 80078c2:	2f00      	cmp	r7, #0
 80078c4:	f43f aeb4 	beq.w	8007630 <_dtoa_r+0x6d8>
 80078c8:	f1b8 0f00 	cmp.w	r8, #0
 80078cc:	d005      	beq.n	80078da <_dtoa_r+0x982>
 80078ce:	45b8      	cmp	r8, r7
 80078d0:	d003      	beq.n	80078da <_dtoa_r+0x982>
 80078d2:	4641      	mov	r1, r8
 80078d4:	4620      	mov	r0, r4
 80078d6:	f000 f977 	bl	8007bc8 <_Bfree>
 80078da:	4639      	mov	r1, r7
 80078dc:	4620      	mov	r0, r4
 80078de:	f000 f973 	bl	8007bc8 <_Bfree>
 80078e2:	e6a5      	b.n	8007630 <_dtoa_r+0x6d8>
 80078e4:	2600      	movs	r6, #0
 80078e6:	4637      	mov	r7, r6
 80078e8:	e7e1      	b.n	80078ae <_dtoa_r+0x956>
 80078ea:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 80078ec:	f8dd a01c 	ldr.w	sl, [sp, #28]
 80078f0:	4637      	mov	r7, r6
 80078f2:	e599      	b.n	8007428 <_dtoa_r+0x4d0>
 80078f4:	9b08      	ldr	r3, [sp, #32]
 80078f6:	f8dd 9004 	ldr.w	r9, [sp, #4]
 80078fa:	2b00      	cmp	r3, #0
 80078fc:	f000 80fd 	beq.w	8007afa <_dtoa_r+0xba2>
 8007900:	2d00      	cmp	r5, #0
 8007902:	dd05      	ble.n	8007910 <_dtoa_r+0x9b8>
 8007904:	4639      	mov	r1, r7
 8007906:	462a      	mov	r2, r5
 8007908:	4620      	mov	r0, r4
 800790a:	f000 fb2f 	bl	8007f6c <__lshift>
 800790e:	4607      	mov	r7, r0
 8007910:	9b06      	ldr	r3, [sp, #24]
 8007912:	2b00      	cmp	r3, #0
 8007914:	d05c      	beq.n	80079d0 <_dtoa_r+0xa78>
 8007916:	6879      	ldr	r1, [r7, #4]
 8007918:	4620      	mov	r0, r4
 800791a:	f000 f915 	bl	8007b48 <_Balloc>
 800791e:	4605      	mov	r5, r0
 8007920:	b928      	cbnz	r0, 800792e <_dtoa_r+0x9d6>
 8007922:	4b80      	ldr	r3, [pc, #512]	; (8007b24 <_dtoa_r+0xbcc>)
 8007924:	4602      	mov	r2, r0
 8007926:	f240 21ea 	movw	r1, #746	; 0x2ea
 800792a:	f7ff bb2e 	b.w	8006f8a <_dtoa_r+0x32>
 800792e:	693a      	ldr	r2, [r7, #16]
 8007930:	3202      	adds	r2, #2
 8007932:	0092      	lsls	r2, r2, #2
 8007934:	f107 010c 	add.w	r1, r7, #12
 8007938:	300c      	adds	r0, #12
 800793a:	f7fe fddf 	bl	80064fc <memcpy>
 800793e:	2201      	movs	r2, #1
 8007940:	4629      	mov	r1, r5
 8007942:	4620      	mov	r0, r4
 8007944:	f000 fb12 	bl	8007f6c <__lshift>
 8007948:	9b00      	ldr	r3, [sp, #0]
 800794a:	3301      	adds	r3, #1
 800794c:	9301      	str	r3, [sp, #4]
 800794e:	9b00      	ldr	r3, [sp, #0]
 8007950:	444b      	add	r3, r9
 8007952:	9307      	str	r3, [sp, #28]
 8007954:	9b02      	ldr	r3, [sp, #8]
 8007956:	f003 0301 	and.w	r3, r3, #1
 800795a:	46b8      	mov	r8, r7
 800795c:	9306      	str	r3, [sp, #24]
 800795e:	4607      	mov	r7, r0
 8007960:	9b01      	ldr	r3, [sp, #4]
 8007962:	4631      	mov	r1, r6
 8007964:	3b01      	subs	r3, #1
 8007966:	4658      	mov	r0, fp
 8007968:	9302      	str	r3, [sp, #8]
 800796a:	f7ff fa67 	bl	8006e3c <quorem>
 800796e:	4603      	mov	r3, r0
 8007970:	3330      	adds	r3, #48	; 0x30
 8007972:	9004      	str	r0, [sp, #16]
 8007974:	4641      	mov	r1, r8
 8007976:	4658      	mov	r0, fp
 8007978:	9308      	str	r3, [sp, #32]
 800797a:	f000 fb63 	bl	8008044 <__mcmp>
 800797e:	463a      	mov	r2, r7
 8007980:	4681      	mov	r9, r0
 8007982:	4631      	mov	r1, r6
 8007984:	4620      	mov	r0, r4
 8007986:	f000 fb79 	bl	800807c <__mdiff>
 800798a:	68c2      	ldr	r2, [r0, #12]
 800798c:	9b08      	ldr	r3, [sp, #32]
 800798e:	4605      	mov	r5, r0
 8007990:	bb02      	cbnz	r2, 80079d4 <_dtoa_r+0xa7c>
 8007992:	4601      	mov	r1, r0
 8007994:	4658      	mov	r0, fp
 8007996:	f000 fb55 	bl	8008044 <__mcmp>
 800799a:	9b08      	ldr	r3, [sp, #32]
 800799c:	4602      	mov	r2, r0
 800799e:	4629      	mov	r1, r5
 80079a0:	4620      	mov	r0, r4
 80079a2:	e9cd 3208 	strd	r3, r2, [sp, #32]
 80079a6:	f000 f90f 	bl	8007bc8 <_Bfree>
 80079aa:	9b05      	ldr	r3, [sp, #20]
 80079ac:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80079ae:	9d01      	ldr	r5, [sp, #4]
 80079b0:	ea43 0102 	orr.w	r1, r3, r2
 80079b4:	9b06      	ldr	r3, [sp, #24]
 80079b6:	430b      	orrs	r3, r1
 80079b8:	9b08      	ldr	r3, [sp, #32]
 80079ba:	d10d      	bne.n	80079d8 <_dtoa_r+0xa80>
 80079bc:	2b39      	cmp	r3, #57	; 0x39
 80079be:	d029      	beq.n	8007a14 <_dtoa_r+0xabc>
 80079c0:	f1b9 0f00 	cmp.w	r9, #0
 80079c4:	dd01      	ble.n	80079ca <_dtoa_r+0xa72>
 80079c6:	9b04      	ldr	r3, [sp, #16]
 80079c8:	3331      	adds	r3, #49	; 0x31
 80079ca:	9a02      	ldr	r2, [sp, #8]
 80079cc:	7013      	strb	r3, [r2, #0]
 80079ce:	e774      	b.n	80078ba <_dtoa_r+0x962>
 80079d0:	4638      	mov	r0, r7
 80079d2:	e7b9      	b.n	8007948 <_dtoa_r+0x9f0>
 80079d4:	2201      	movs	r2, #1
 80079d6:	e7e2      	b.n	800799e <_dtoa_r+0xa46>
 80079d8:	f1b9 0f00 	cmp.w	r9, #0
 80079dc:	db06      	blt.n	80079ec <_dtoa_r+0xa94>
 80079de:	9905      	ldr	r1, [sp, #20]
 80079e0:	ea41 0909 	orr.w	r9, r1, r9
 80079e4:	9906      	ldr	r1, [sp, #24]
 80079e6:	ea59 0101 	orrs.w	r1, r9, r1
 80079ea:	d120      	bne.n	8007a2e <_dtoa_r+0xad6>
 80079ec:	2a00      	cmp	r2, #0
 80079ee:	ddec      	ble.n	80079ca <_dtoa_r+0xa72>
 80079f0:	4659      	mov	r1, fp
 80079f2:	2201      	movs	r2, #1
 80079f4:	4620      	mov	r0, r4
 80079f6:	9301      	str	r3, [sp, #4]
 80079f8:	f000 fab8 	bl	8007f6c <__lshift>
 80079fc:	4631      	mov	r1, r6
 80079fe:	4683      	mov	fp, r0
 8007a00:	f000 fb20 	bl	8008044 <__mcmp>
 8007a04:	2800      	cmp	r0, #0
 8007a06:	9b01      	ldr	r3, [sp, #4]
 8007a08:	dc02      	bgt.n	8007a10 <_dtoa_r+0xab8>
 8007a0a:	d1de      	bne.n	80079ca <_dtoa_r+0xa72>
 8007a0c:	07da      	lsls	r2, r3, #31
 8007a0e:	d5dc      	bpl.n	80079ca <_dtoa_r+0xa72>
 8007a10:	2b39      	cmp	r3, #57	; 0x39
 8007a12:	d1d8      	bne.n	80079c6 <_dtoa_r+0xa6e>
 8007a14:	9a02      	ldr	r2, [sp, #8]
 8007a16:	2339      	movs	r3, #57	; 0x39
 8007a18:	7013      	strb	r3, [r2, #0]
 8007a1a:	462b      	mov	r3, r5
 8007a1c:	461d      	mov	r5, r3
 8007a1e:	3b01      	subs	r3, #1
 8007a20:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8007a24:	2a39      	cmp	r2, #57	; 0x39
 8007a26:	d050      	beq.n	8007aca <_dtoa_r+0xb72>
 8007a28:	3201      	adds	r2, #1
 8007a2a:	701a      	strb	r2, [r3, #0]
 8007a2c:	e745      	b.n	80078ba <_dtoa_r+0x962>
 8007a2e:	2a00      	cmp	r2, #0
 8007a30:	dd03      	ble.n	8007a3a <_dtoa_r+0xae2>
 8007a32:	2b39      	cmp	r3, #57	; 0x39
 8007a34:	d0ee      	beq.n	8007a14 <_dtoa_r+0xabc>
 8007a36:	3301      	adds	r3, #1
 8007a38:	e7c7      	b.n	80079ca <_dtoa_r+0xa72>
 8007a3a:	9a01      	ldr	r2, [sp, #4]
 8007a3c:	9907      	ldr	r1, [sp, #28]
 8007a3e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8007a42:	428a      	cmp	r2, r1
 8007a44:	d02a      	beq.n	8007a9c <_dtoa_r+0xb44>
 8007a46:	4659      	mov	r1, fp
 8007a48:	2300      	movs	r3, #0
 8007a4a:	220a      	movs	r2, #10
 8007a4c:	4620      	mov	r0, r4
 8007a4e:	f000 f8dd 	bl	8007c0c <__multadd>
 8007a52:	45b8      	cmp	r8, r7
 8007a54:	4683      	mov	fp, r0
 8007a56:	f04f 0300 	mov.w	r3, #0
 8007a5a:	f04f 020a 	mov.w	r2, #10
 8007a5e:	4641      	mov	r1, r8
 8007a60:	4620      	mov	r0, r4
 8007a62:	d107      	bne.n	8007a74 <_dtoa_r+0xb1c>
 8007a64:	f000 f8d2 	bl	8007c0c <__multadd>
 8007a68:	4680      	mov	r8, r0
 8007a6a:	4607      	mov	r7, r0
 8007a6c:	9b01      	ldr	r3, [sp, #4]
 8007a6e:	3301      	adds	r3, #1
 8007a70:	9301      	str	r3, [sp, #4]
 8007a72:	e775      	b.n	8007960 <_dtoa_r+0xa08>
 8007a74:	f000 f8ca 	bl	8007c0c <__multadd>
 8007a78:	4639      	mov	r1, r7
 8007a7a:	4680      	mov	r8, r0
 8007a7c:	2300      	movs	r3, #0
 8007a7e:	220a      	movs	r2, #10
 8007a80:	4620      	mov	r0, r4
 8007a82:	f000 f8c3 	bl	8007c0c <__multadd>
 8007a86:	4607      	mov	r7, r0
 8007a88:	e7f0      	b.n	8007a6c <_dtoa_r+0xb14>
 8007a8a:	f1b9 0f00 	cmp.w	r9, #0
 8007a8e:	9a00      	ldr	r2, [sp, #0]
 8007a90:	bfcc      	ite	gt
 8007a92:	464d      	movgt	r5, r9
 8007a94:	2501      	movle	r5, #1
 8007a96:	4415      	add	r5, r2
 8007a98:	f04f 0800 	mov.w	r8, #0
 8007a9c:	4659      	mov	r1, fp
 8007a9e:	2201      	movs	r2, #1
 8007aa0:	4620      	mov	r0, r4
 8007aa2:	9301      	str	r3, [sp, #4]
 8007aa4:	f000 fa62 	bl	8007f6c <__lshift>
 8007aa8:	4631      	mov	r1, r6
 8007aaa:	4683      	mov	fp, r0
 8007aac:	f000 faca 	bl	8008044 <__mcmp>
 8007ab0:	2800      	cmp	r0, #0
 8007ab2:	dcb2      	bgt.n	8007a1a <_dtoa_r+0xac2>
 8007ab4:	d102      	bne.n	8007abc <_dtoa_r+0xb64>
 8007ab6:	9b01      	ldr	r3, [sp, #4]
 8007ab8:	07db      	lsls	r3, r3, #31
 8007aba:	d4ae      	bmi.n	8007a1a <_dtoa_r+0xac2>
 8007abc:	462b      	mov	r3, r5
 8007abe:	461d      	mov	r5, r3
 8007ac0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007ac4:	2a30      	cmp	r2, #48	; 0x30
 8007ac6:	d0fa      	beq.n	8007abe <_dtoa_r+0xb66>
 8007ac8:	e6f7      	b.n	80078ba <_dtoa_r+0x962>
 8007aca:	9a00      	ldr	r2, [sp, #0]
 8007acc:	429a      	cmp	r2, r3
 8007ace:	d1a5      	bne.n	8007a1c <_dtoa_r+0xac4>
 8007ad0:	f10a 0a01 	add.w	sl, sl, #1
 8007ad4:	2331      	movs	r3, #49	; 0x31
 8007ad6:	e779      	b.n	80079cc <_dtoa_r+0xa74>
 8007ad8:	4b13      	ldr	r3, [pc, #76]	; (8007b28 <_dtoa_r+0xbd0>)
 8007ada:	f7ff baaf 	b.w	800703c <_dtoa_r+0xe4>
 8007ade:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007ae0:	2b00      	cmp	r3, #0
 8007ae2:	f47f aa86 	bne.w	8006ff2 <_dtoa_r+0x9a>
 8007ae6:	4b11      	ldr	r3, [pc, #68]	; (8007b2c <_dtoa_r+0xbd4>)
 8007ae8:	f7ff baa8 	b.w	800703c <_dtoa_r+0xe4>
 8007aec:	f1b9 0f00 	cmp.w	r9, #0
 8007af0:	dc03      	bgt.n	8007afa <_dtoa_r+0xba2>
 8007af2:	9b05      	ldr	r3, [sp, #20]
 8007af4:	2b02      	cmp	r3, #2
 8007af6:	f73f aec9 	bgt.w	800788c <_dtoa_r+0x934>
 8007afa:	9d00      	ldr	r5, [sp, #0]
 8007afc:	4631      	mov	r1, r6
 8007afe:	4658      	mov	r0, fp
 8007b00:	f7ff f99c 	bl	8006e3c <quorem>
 8007b04:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8007b08:	f805 3b01 	strb.w	r3, [r5], #1
 8007b0c:	9a00      	ldr	r2, [sp, #0]
 8007b0e:	1aaa      	subs	r2, r5, r2
 8007b10:	4591      	cmp	r9, r2
 8007b12:	ddba      	ble.n	8007a8a <_dtoa_r+0xb32>
 8007b14:	4659      	mov	r1, fp
 8007b16:	2300      	movs	r3, #0
 8007b18:	220a      	movs	r2, #10
 8007b1a:	4620      	mov	r0, r4
 8007b1c:	f000 f876 	bl	8007c0c <__multadd>
 8007b20:	4683      	mov	fp, r0
 8007b22:	e7eb      	b.n	8007afc <_dtoa_r+0xba4>
 8007b24:	0800a62f 	.word	0x0800a62f
 8007b28:	0800a588 	.word	0x0800a588
 8007b2c:	0800a5ac 	.word	0x0800a5ac

08007b30 <_localeconv_r>:
 8007b30:	4800      	ldr	r0, [pc, #0]	; (8007b34 <_localeconv_r+0x4>)
 8007b32:	4770      	bx	lr
 8007b34:	20000164 	.word	0x20000164

08007b38 <malloc>:
 8007b38:	4b02      	ldr	r3, [pc, #8]	; (8007b44 <malloc+0xc>)
 8007b3a:	4601      	mov	r1, r0
 8007b3c:	6818      	ldr	r0, [r3, #0]
 8007b3e:	f000 bbe1 	b.w	8008304 <_malloc_r>
 8007b42:	bf00      	nop
 8007b44:	20000010 	.word	0x20000010

08007b48 <_Balloc>:
 8007b48:	b570      	push	{r4, r5, r6, lr}
 8007b4a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007b4c:	4604      	mov	r4, r0
 8007b4e:	460d      	mov	r5, r1
 8007b50:	b976      	cbnz	r6, 8007b70 <_Balloc+0x28>
 8007b52:	2010      	movs	r0, #16
 8007b54:	f7ff fff0 	bl	8007b38 <malloc>
 8007b58:	4602      	mov	r2, r0
 8007b5a:	6260      	str	r0, [r4, #36]	; 0x24
 8007b5c:	b920      	cbnz	r0, 8007b68 <_Balloc+0x20>
 8007b5e:	4b18      	ldr	r3, [pc, #96]	; (8007bc0 <_Balloc+0x78>)
 8007b60:	4818      	ldr	r0, [pc, #96]	; (8007bc4 <_Balloc+0x7c>)
 8007b62:	2166      	movs	r1, #102	; 0x66
 8007b64:	f000 fd94 	bl	8008690 <__assert_func>
 8007b68:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007b6c:	6006      	str	r6, [r0, #0]
 8007b6e:	60c6      	str	r6, [r0, #12]
 8007b70:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8007b72:	68f3      	ldr	r3, [r6, #12]
 8007b74:	b183      	cbz	r3, 8007b98 <_Balloc+0x50>
 8007b76:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007b78:	68db      	ldr	r3, [r3, #12]
 8007b7a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007b7e:	b9b8      	cbnz	r0, 8007bb0 <_Balloc+0x68>
 8007b80:	2101      	movs	r1, #1
 8007b82:	fa01 f605 	lsl.w	r6, r1, r5
 8007b86:	1d72      	adds	r2, r6, #5
 8007b88:	0092      	lsls	r2, r2, #2
 8007b8a:	4620      	mov	r0, r4
 8007b8c:	f000 fb5a 	bl	8008244 <_calloc_r>
 8007b90:	b160      	cbz	r0, 8007bac <_Balloc+0x64>
 8007b92:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007b96:	e00e      	b.n	8007bb6 <_Balloc+0x6e>
 8007b98:	2221      	movs	r2, #33	; 0x21
 8007b9a:	2104      	movs	r1, #4
 8007b9c:	4620      	mov	r0, r4
 8007b9e:	f000 fb51 	bl	8008244 <_calloc_r>
 8007ba2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007ba4:	60f0      	str	r0, [r6, #12]
 8007ba6:	68db      	ldr	r3, [r3, #12]
 8007ba8:	2b00      	cmp	r3, #0
 8007baa:	d1e4      	bne.n	8007b76 <_Balloc+0x2e>
 8007bac:	2000      	movs	r0, #0
 8007bae:	bd70      	pop	{r4, r5, r6, pc}
 8007bb0:	6802      	ldr	r2, [r0, #0]
 8007bb2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007bb6:	2300      	movs	r3, #0
 8007bb8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007bbc:	e7f7      	b.n	8007bae <_Balloc+0x66>
 8007bbe:	bf00      	nop
 8007bc0:	0800a5b9 	.word	0x0800a5b9
 8007bc4:	0800a640 	.word	0x0800a640

08007bc8 <_Bfree>:
 8007bc8:	b570      	push	{r4, r5, r6, lr}
 8007bca:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007bcc:	4605      	mov	r5, r0
 8007bce:	460c      	mov	r4, r1
 8007bd0:	b976      	cbnz	r6, 8007bf0 <_Bfree+0x28>
 8007bd2:	2010      	movs	r0, #16
 8007bd4:	f7ff ffb0 	bl	8007b38 <malloc>
 8007bd8:	4602      	mov	r2, r0
 8007bda:	6268      	str	r0, [r5, #36]	; 0x24
 8007bdc:	b920      	cbnz	r0, 8007be8 <_Bfree+0x20>
 8007bde:	4b09      	ldr	r3, [pc, #36]	; (8007c04 <_Bfree+0x3c>)
 8007be0:	4809      	ldr	r0, [pc, #36]	; (8007c08 <_Bfree+0x40>)
 8007be2:	218a      	movs	r1, #138	; 0x8a
 8007be4:	f000 fd54 	bl	8008690 <__assert_func>
 8007be8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007bec:	6006      	str	r6, [r0, #0]
 8007bee:	60c6      	str	r6, [r0, #12]
 8007bf0:	b13c      	cbz	r4, 8007c02 <_Bfree+0x3a>
 8007bf2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007bf4:	6862      	ldr	r2, [r4, #4]
 8007bf6:	68db      	ldr	r3, [r3, #12]
 8007bf8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007bfc:	6021      	str	r1, [r4, #0]
 8007bfe:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007c02:	bd70      	pop	{r4, r5, r6, pc}
 8007c04:	0800a5b9 	.word	0x0800a5b9
 8007c08:	0800a640 	.word	0x0800a640

08007c0c <__multadd>:
 8007c0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007c10:	690e      	ldr	r6, [r1, #16]
 8007c12:	4607      	mov	r7, r0
 8007c14:	4698      	mov	r8, r3
 8007c16:	460c      	mov	r4, r1
 8007c18:	f101 0014 	add.w	r0, r1, #20
 8007c1c:	2300      	movs	r3, #0
 8007c1e:	6805      	ldr	r5, [r0, #0]
 8007c20:	b2a9      	uxth	r1, r5
 8007c22:	fb02 8101 	mla	r1, r2, r1, r8
 8007c26:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8007c2a:	0c2d      	lsrs	r5, r5, #16
 8007c2c:	fb02 c505 	mla	r5, r2, r5, ip
 8007c30:	b289      	uxth	r1, r1
 8007c32:	3301      	adds	r3, #1
 8007c34:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8007c38:	429e      	cmp	r6, r3
 8007c3a:	f840 1b04 	str.w	r1, [r0], #4
 8007c3e:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8007c42:	dcec      	bgt.n	8007c1e <__multadd+0x12>
 8007c44:	f1b8 0f00 	cmp.w	r8, #0
 8007c48:	d022      	beq.n	8007c90 <__multadd+0x84>
 8007c4a:	68a3      	ldr	r3, [r4, #8]
 8007c4c:	42b3      	cmp	r3, r6
 8007c4e:	dc19      	bgt.n	8007c84 <__multadd+0x78>
 8007c50:	6861      	ldr	r1, [r4, #4]
 8007c52:	4638      	mov	r0, r7
 8007c54:	3101      	adds	r1, #1
 8007c56:	f7ff ff77 	bl	8007b48 <_Balloc>
 8007c5a:	4605      	mov	r5, r0
 8007c5c:	b928      	cbnz	r0, 8007c6a <__multadd+0x5e>
 8007c5e:	4602      	mov	r2, r0
 8007c60:	4b0d      	ldr	r3, [pc, #52]	; (8007c98 <__multadd+0x8c>)
 8007c62:	480e      	ldr	r0, [pc, #56]	; (8007c9c <__multadd+0x90>)
 8007c64:	21b5      	movs	r1, #181	; 0xb5
 8007c66:	f000 fd13 	bl	8008690 <__assert_func>
 8007c6a:	6922      	ldr	r2, [r4, #16]
 8007c6c:	3202      	adds	r2, #2
 8007c6e:	f104 010c 	add.w	r1, r4, #12
 8007c72:	0092      	lsls	r2, r2, #2
 8007c74:	300c      	adds	r0, #12
 8007c76:	f7fe fc41 	bl	80064fc <memcpy>
 8007c7a:	4621      	mov	r1, r4
 8007c7c:	4638      	mov	r0, r7
 8007c7e:	f7ff ffa3 	bl	8007bc8 <_Bfree>
 8007c82:	462c      	mov	r4, r5
 8007c84:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8007c88:	3601      	adds	r6, #1
 8007c8a:	f8c3 8014 	str.w	r8, [r3, #20]
 8007c8e:	6126      	str	r6, [r4, #16]
 8007c90:	4620      	mov	r0, r4
 8007c92:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007c96:	bf00      	nop
 8007c98:	0800a62f 	.word	0x0800a62f
 8007c9c:	0800a640 	.word	0x0800a640

08007ca0 <__hi0bits>:
 8007ca0:	0c03      	lsrs	r3, r0, #16
 8007ca2:	041b      	lsls	r3, r3, #16
 8007ca4:	b9d3      	cbnz	r3, 8007cdc <__hi0bits+0x3c>
 8007ca6:	0400      	lsls	r0, r0, #16
 8007ca8:	2310      	movs	r3, #16
 8007caa:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8007cae:	bf04      	itt	eq
 8007cb0:	0200      	lsleq	r0, r0, #8
 8007cb2:	3308      	addeq	r3, #8
 8007cb4:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8007cb8:	bf04      	itt	eq
 8007cba:	0100      	lsleq	r0, r0, #4
 8007cbc:	3304      	addeq	r3, #4
 8007cbe:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8007cc2:	bf04      	itt	eq
 8007cc4:	0080      	lsleq	r0, r0, #2
 8007cc6:	3302      	addeq	r3, #2
 8007cc8:	2800      	cmp	r0, #0
 8007cca:	db05      	blt.n	8007cd8 <__hi0bits+0x38>
 8007ccc:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8007cd0:	f103 0301 	add.w	r3, r3, #1
 8007cd4:	bf08      	it	eq
 8007cd6:	2320      	moveq	r3, #32
 8007cd8:	4618      	mov	r0, r3
 8007cda:	4770      	bx	lr
 8007cdc:	2300      	movs	r3, #0
 8007cde:	e7e4      	b.n	8007caa <__hi0bits+0xa>

08007ce0 <__lo0bits>:
 8007ce0:	6803      	ldr	r3, [r0, #0]
 8007ce2:	f013 0207 	ands.w	r2, r3, #7
 8007ce6:	4601      	mov	r1, r0
 8007ce8:	d00b      	beq.n	8007d02 <__lo0bits+0x22>
 8007cea:	07da      	lsls	r2, r3, #31
 8007cec:	d424      	bmi.n	8007d38 <__lo0bits+0x58>
 8007cee:	0798      	lsls	r0, r3, #30
 8007cf0:	bf49      	itett	mi
 8007cf2:	085b      	lsrmi	r3, r3, #1
 8007cf4:	089b      	lsrpl	r3, r3, #2
 8007cf6:	2001      	movmi	r0, #1
 8007cf8:	600b      	strmi	r3, [r1, #0]
 8007cfa:	bf5c      	itt	pl
 8007cfc:	600b      	strpl	r3, [r1, #0]
 8007cfe:	2002      	movpl	r0, #2
 8007d00:	4770      	bx	lr
 8007d02:	b298      	uxth	r0, r3
 8007d04:	b9b0      	cbnz	r0, 8007d34 <__lo0bits+0x54>
 8007d06:	0c1b      	lsrs	r3, r3, #16
 8007d08:	2010      	movs	r0, #16
 8007d0a:	f013 0fff 	tst.w	r3, #255	; 0xff
 8007d0e:	bf04      	itt	eq
 8007d10:	0a1b      	lsreq	r3, r3, #8
 8007d12:	3008      	addeq	r0, #8
 8007d14:	071a      	lsls	r2, r3, #28
 8007d16:	bf04      	itt	eq
 8007d18:	091b      	lsreq	r3, r3, #4
 8007d1a:	3004      	addeq	r0, #4
 8007d1c:	079a      	lsls	r2, r3, #30
 8007d1e:	bf04      	itt	eq
 8007d20:	089b      	lsreq	r3, r3, #2
 8007d22:	3002      	addeq	r0, #2
 8007d24:	07da      	lsls	r2, r3, #31
 8007d26:	d403      	bmi.n	8007d30 <__lo0bits+0x50>
 8007d28:	085b      	lsrs	r3, r3, #1
 8007d2a:	f100 0001 	add.w	r0, r0, #1
 8007d2e:	d005      	beq.n	8007d3c <__lo0bits+0x5c>
 8007d30:	600b      	str	r3, [r1, #0]
 8007d32:	4770      	bx	lr
 8007d34:	4610      	mov	r0, r2
 8007d36:	e7e8      	b.n	8007d0a <__lo0bits+0x2a>
 8007d38:	2000      	movs	r0, #0
 8007d3a:	4770      	bx	lr
 8007d3c:	2020      	movs	r0, #32
 8007d3e:	4770      	bx	lr

08007d40 <__i2b>:
 8007d40:	b510      	push	{r4, lr}
 8007d42:	460c      	mov	r4, r1
 8007d44:	2101      	movs	r1, #1
 8007d46:	f7ff feff 	bl	8007b48 <_Balloc>
 8007d4a:	4602      	mov	r2, r0
 8007d4c:	b928      	cbnz	r0, 8007d5a <__i2b+0x1a>
 8007d4e:	4b05      	ldr	r3, [pc, #20]	; (8007d64 <__i2b+0x24>)
 8007d50:	4805      	ldr	r0, [pc, #20]	; (8007d68 <__i2b+0x28>)
 8007d52:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8007d56:	f000 fc9b 	bl	8008690 <__assert_func>
 8007d5a:	2301      	movs	r3, #1
 8007d5c:	6144      	str	r4, [r0, #20]
 8007d5e:	6103      	str	r3, [r0, #16]
 8007d60:	bd10      	pop	{r4, pc}
 8007d62:	bf00      	nop
 8007d64:	0800a62f 	.word	0x0800a62f
 8007d68:	0800a640 	.word	0x0800a640

08007d6c <__multiply>:
 8007d6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d70:	4614      	mov	r4, r2
 8007d72:	690a      	ldr	r2, [r1, #16]
 8007d74:	6923      	ldr	r3, [r4, #16]
 8007d76:	429a      	cmp	r2, r3
 8007d78:	bfb8      	it	lt
 8007d7a:	460b      	movlt	r3, r1
 8007d7c:	460d      	mov	r5, r1
 8007d7e:	bfbc      	itt	lt
 8007d80:	4625      	movlt	r5, r4
 8007d82:	461c      	movlt	r4, r3
 8007d84:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8007d88:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8007d8c:	68ab      	ldr	r3, [r5, #8]
 8007d8e:	6869      	ldr	r1, [r5, #4]
 8007d90:	eb0a 0709 	add.w	r7, sl, r9
 8007d94:	42bb      	cmp	r3, r7
 8007d96:	b085      	sub	sp, #20
 8007d98:	bfb8      	it	lt
 8007d9a:	3101      	addlt	r1, #1
 8007d9c:	f7ff fed4 	bl	8007b48 <_Balloc>
 8007da0:	b930      	cbnz	r0, 8007db0 <__multiply+0x44>
 8007da2:	4602      	mov	r2, r0
 8007da4:	4b42      	ldr	r3, [pc, #264]	; (8007eb0 <__multiply+0x144>)
 8007da6:	4843      	ldr	r0, [pc, #268]	; (8007eb4 <__multiply+0x148>)
 8007da8:	f240 115d 	movw	r1, #349	; 0x15d
 8007dac:	f000 fc70 	bl	8008690 <__assert_func>
 8007db0:	f100 0614 	add.w	r6, r0, #20
 8007db4:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8007db8:	4633      	mov	r3, r6
 8007dba:	2200      	movs	r2, #0
 8007dbc:	4543      	cmp	r3, r8
 8007dbe:	d31e      	bcc.n	8007dfe <__multiply+0x92>
 8007dc0:	f105 0c14 	add.w	ip, r5, #20
 8007dc4:	f104 0314 	add.w	r3, r4, #20
 8007dc8:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8007dcc:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8007dd0:	9202      	str	r2, [sp, #8]
 8007dd2:	ebac 0205 	sub.w	r2, ip, r5
 8007dd6:	3a15      	subs	r2, #21
 8007dd8:	f022 0203 	bic.w	r2, r2, #3
 8007ddc:	3204      	adds	r2, #4
 8007dde:	f105 0115 	add.w	r1, r5, #21
 8007de2:	458c      	cmp	ip, r1
 8007de4:	bf38      	it	cc
 8007de6:	2204      	movcc	r2, #4
 8007de8:	9201      	str	r2, [sp, #4]
 8007dea:	9a02      	ldr	r2, [sp, #8]
 8007dec:	9303      	str	r3, [sp, #12]
 8007dee:	429a      	cmp	r2, r3
 8007df0:	d808      	bhi.n	8007e04 <__multiply+0x98>
 8007df2:	2f00      	cmp	r7, #0
 8007df4:	dc55      	bgt.n	8007ea2 <__multiply+0x136>
 8007df6:	6107      	str	r7, [r0, #16]
 8007df8:	b005      	add	sp, #20
 8007dfa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007dfe:	f843 2b04 	str.w	r2, [r3], #4
 8007e02:	e7db      	b.n	8007dbc <__multiply+0x50>
 8007e04:	f8b3 a000 	ldrh.w	sl, [r3]
 8007e08:	f1ba 0f00 	cmp.w	sl, #0
 8007e0c:	d020      	beq.n	8007e50 <__multiply+0xe4>
 8007e0e:	f105 0e14 	add.w	lr, r5, #20
 8007e12:	46b1      	mov	r9, r6
 8007e14:	2200      	movs	r2, #0
 8007e16:	f85e 4b04 	ldr.w	r4, [lr], #4
 8007e1a:	f8d9 b000 	ldr.w	fp, [r9]
 8007e1e:	b2a1      	uxth	r1, r4
 8007e20:	fa1f fb8b 	uxth.w	fp, fp
 8007e24:	fb0a b101 	mla	r1, sl, r1, fp
 8007e28:	4411      	add	r1, r2
 8007e2a:	f8d9 2000 	ldr.w	r2, [r9]
 8007e2e:	0c24      	lsrs	r4, r4, #16
 8007e30:	0c12      	lsrs	r2, r2, #16
 8007e32:	fb0a 2404 	mla	r4, sl, r4, r2
 8007e36:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8007e3a:	b289      	uxth	r1, r1
 8007e3c:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8007e40:	45f4      	cmp	ip, lr
 8007e42:	f849 1b04 	str.w	r1, [r9], #4
 8007e46:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8007e4a:	d8e4      	bhi.n	8007e16 <__multiply+0xaa>
 8007e4c:	9901      	ldr	r1, [sp, #4]
 8007e4e:	5072      	str	r2, [r6, r1]
 8007e50:	9a03      	ldr	r2, [sp, #12]
 8007e52:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8007e56:	3304      	adds	r3, #4
 8007e58:	f1b9 0f00 	cmp.w	r9, #0
 8007e5c:	d01f      	beq.n	8007e9e <__multiply+0x132>
 8007e5e:	6834      	ldr	r4, [r6, #0]
 8007e60:	f105 0114 	add.w	r1, r5, #20
 8007e64:	46b6      	mov	lr, r6
 8007e66:	f04f 0a00 	mov.w	sl, #0
 8007e6a:	880a      	ldrh	r2, [r1, #0]
 8007e6c:	f8be b002 	ldrh.w	fp, [lr, #2]
 8007e70:	fb09 b202 	mla	r2, r9, r2, fp
 8007e74:	4492      	add	sl, r2
 8007e76:	b2a4      	uxth	r4, r4
 8007e78:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8007e7c:	f84e 4b04 	str.w	r4, [lr], #4
 8007e80:	f851 4b04 	ldr.w	r4, [r1], #4
 8007e84:	f8be 2000 	ldrh.w	r2, [lr]
 8007e88:	0c24      	lsrs	r4, r4, #16
 8007e8a:	fb09 2404 	mla	r4, r9, r4, r2
 8007e8e:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8007e92:	458c      	cmp	ip, r1
 8007e94:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8007e98:	d8e7      	bhi.n	8007e6a <__multiply+0xfe>
 8007e9a:	9a01      	ldr	r2, [sp, #4]
 8007e9c:	50b4      	str	r4, [r6, r2]
 8007e9e:	3604      	adds	r6, #4
 8007ea0:	e7a3      	b.n	8007dea <__multiply+0x7e>
 8007ea2:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007ea6:	2b00      	cmp	r3, #0
 8007ea8:	d1a5      	bne.n	8007df6 <__multiply+0x8a>
 8007eaa:	3f01      	subs	r7, #1
 8007eac:	e7a1      	b.n	8007df2 <__multiply+0x86>
 8007eae:	bf00      	nop
 8007eb0:	0800a62f 	.word	0x0800a62f
 8007eb4:	0800a640 	.word	0x0800a640

08007eb8 <__pow5mult>:
 8007eb8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007ebc:	4615      	mov	r5, r2
 8007ebe:	f012 0203 	ands.w	r2, r2, #3
 8007ec2:	4606      	mov	r6, r0
 8007ec4:	460f      	mov	r7, r1
 8007ec6:	d007      	beq.n	8007ed8 <__pow5mult+0x20>
 8007ec8:	4c25      	ldr	r4, [pc, #148]	; (8007f60 <__pow5mult+0xa8>)
 8007eca:	3a01      	subs	r2, #1
 8007ecc:	2300      	movs	r3, #0
 8007ece:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007ed2:	f7ff fe9b 	bl	8007c0c <__multadd>
 8007ed6:	4607      	mov	r7, r0
 8007ed8:	10ad      	asrs	r5, r5, #2
 8007eda:	d03d      	beq.n	8007f58 <__pow5mult+0xa0>
 8007edc:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8007ede:	b97c      	cbnz	r4, 8007f00 <__pow5mult+0x48>
 8007ee0:	2010      	movs	r0, #16
 8007ee2:	f7ff fe29 	bl	8007b38 <malloc>
 8007ee6:	4602      	mov	r2, r0
 8007ee8:	6270      	str	r0, [r6, #36]	; 0x24
 8007eea:	b928      	cbnz	r0, 8007ef8 <__pow5mult+0x40>
 8007eec:	4b1d      	ldr	r3, [pc, #116]	; (8007f64 <__pow5mult+0xac>)
 8007eee:	481e      	ldr	r0, [pc, #120]	; (8007f68 <__pow5mult+0xb0>)
 8007ef0:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8007ef4:	f000 fbcc 	bl	8008690 <__assert_func>
 8007ef8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007efc:	6004      	str	r4, [r0, #0]
 8007efe:	60c4      	str	r4, [r0, #12]
 8007f00:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8007f04:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007f08:	b94c      	cbnz	r4, 8007f1e <__pow5mult+0x66>
 8007f0a:	f240 2171 	movw	r1, #625	; 0x271
 8007f0e:	4630      	mov	r0, r6
 8007f10:	f7ff ff16 	bl	8007d40 <__i2b>
 8007f14:	2300      	movs	r3, #0
 8007f16:	f8c8 0008 	str.w	r0, [r8, #8]
 8007f1a:	4604      	mov	r4, r0
 8007f1c:	6003      	str	r3, [r0, #0]
 8007f1e:	f04f 0900 	mov.w	r9, #0
 8007f22:	07eb      	lsls	r3, r5, #31
 8007f24:	d50a      	bpl.n	8007f3c <__pow5mult+0x84>
 8007f26:	4639      	mov	r1, r7
 8007f28:	4622      	mov	r2, r4
 8007f2a:	4630      	mov	r0, r6
 8007f2c:	f7ff ff1e 	bl	8007d6c <__multiply>
 8007f30:	4639      	mov	r1, r7
 8007f32:	4680      	mov	r8, r0
 8007f34:	4630      	mov	r0, r6
 8007f36:	f7ff fe47 	bl	8007bc8 <_Bfree>
 8007f3a:	4647      	mov	r7, r8
 8007f3c:	106d      	asrs	r5, r5, #1
 8007f3e:	d00b      	beq.n	8007f58 <__pow5mult+0xa0>
 8007f40:	6820      	ldr	r0, [r4, #0]
 8007f42:	b938      	cbnz	r0, 8007f54 <__pow5mult+0x9c>
 8007f44:	4622      	mov	r2, r4
 8007f46:	4621      	mov	r1, r4
 8007f48:	4630      	mov	r0, r6
 8007f4a:	f7ff ff0f 	bl	8007d6c <__multiply>
 8007f4e:	6020      	str	r0, [r4, #0]
 8007f50:	f8c0 9000 	str.w	r9, [r0]
 8007f54:	4604      	mov	r4, r0
 8007f56:	e7e4      	b.n	8007f22 <__pow5mult+0x6a>
 8007f58:	4638      	mov	r0, r7
 8007f5a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007f5e:	bf00      	nop
 8007f60:	0800a790 	.word	0x0800a790
 8007f64:	0800a5b9 	.word	0x0800a5b9
 8007f68:	0800a640 	.word	0x0800a640

08007f6c <__lshift>:
 8007f6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007f70:	460c      	mov	r4, r1
 8007f72:	6849      	ldr	r1, [r1, #4]
 8007f74:	6923      	ldr	r3, [r4, #16]
 8007f76:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007f7a:	68a3      	ldr	r3, [r4, #8]
 8007f7c:	4607      	mov	r7, r0
 8007f7e:	4691      	mov	r9, r2
 8007f80:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007f84:	f108 0601 	add.w	r6, r8, #1
 8007f88:	42b3      	cmp	r3, r6
 8007f8a:	db0b      	blt.n	8007fa4 <__lshift+0x38>
 8007f8c:	4638      	mov	r0, r7
 8007f8e:	f7ff fddb 	bl	8007b48 <_Balloc>
 8007f92:	4605      	mov	r5, r0
 8007f94:	b948      	cbnz	r0, 8007faa <__lshift+0x3e>
 8007f96:	4602      	mov	r2, r0
 8007f98:	4b28      	ldr	r3, [pc, #160]	; (800803c <__lshift+0xd0>)
 8007f9a:	4829      	ldr	r0, [pc, #164]	; (8008040 <__lshift+0xd4>)
 8007f9c:	f240 11d9 	movw	r1, #473	; 0x1d9
 8007fa0:	f000 fb76 	bl	8008690 <__assert_func>
 8007fa4:	3101      	adds	r1, #1
 8007fa6:	005b      	lsls	r3, r3, #1
 8007fa8:	e7ee      	b.n	8007f88 <__lshift+0x1c>
 8007faa:	2300      	movs	r3, #0
 8007fac:	f100 0114 	add.w	r1, r0, #20
 8007fb0:	f100 0210 	add.w	r2, r0, #16
 8007fb4:	4618      	mov	r0, r3
 8007fb6:	4553      	cmp	r3, sl
 8007fb8:	db33      	blt.n	8008022 <__lshift+0xb6>
 8007fba:	6920      	ldr	r0, [r4, #16]
 8007fbc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007fc0:	f104 0314 	add.w	r3, r4, #20
 8007fc4:	f019 091f 	ands.w	r9, r9, #31
 8007fc8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007fcc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007fd0:	d02b      	beq.n	800802a <__lshift+0xbe>
 8007fd2:	f1c9 0e20 	rsb	lr, r9, #32
 8007fd6:	468a      	mov	sl, r1
 8007fd8:	2200      	movs	r2, #0
 8007fda:	6818      	ldr	r0, [r3, #0]
 8007fdc:	fa00 f009 	lsl.w	r0, r0, r9
 8007fe0:	4302      	orrs	r2, r0
 8007fe2:	f84a 2b04 	str.w	r2, [sl], #4
 8007fe6:	f853 2b04 	ldr.w	r2, [r3], #4
 8007fea:	459c      	cmp	ip, r3
 8007fec:	fa22 f20e 	lsr.w	r2, r2, lr
 8007ff0:	d8f3      	bhi.n	8007fda <__lshift+0x6e>
 8007ff2:	ebac 0304 	sub.w	r3, ip, r4
 8007ff6:	3b15      	subs	r3, #21
 8007ff8:	f023 0303 	bic.w	r3, r3, #3
 8007ffc:	3304      	adds	r3, #4
 8007ffe:	f104 0015 	add.w	r0, r4, #21
 8008002:	4584      	cmp	ip, r0
 8008004:	bf38      	it	cc
 8008006:	2304      	movcc	r3, #4
 8008008:	50ca      	str	r2, [r1, r3]
 800800a:	b10a      	cbz	r2, 8008010 <__lshift+0xa4>
 800800c:	f108 0602 	add.w	r6, r8, #2
 8008010:	3e01      	subs	r6, #1
 8008012:	4638      	mov	r0, r7
 8008014:	612e      	str	r6, [r5, #16]
 8008016:	4621      	mov	r1, r4
 8008018:	f7ff fdd6 	bl	8007bc8 <_Bfree>
 800801c:	4628      	mov	r0, r5
 800801e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008022:	f842 0f04 	str.w	r0, [r2, #4]!
 8008026:	3301      	adds	r3, #1
 8008028:	e7c5      	b.n	8007fb6 <__lshift+0x4a>
 800802a:	3904      	subs	r1, #4
 800802c:	f853 2b04 	ldr.w	r2, [r3], #4
 8008030:	f841 2f04 	str.w	r2, [r1, #4]!
 8008034:	459c      	cmp	ip, r3
 8008036:	d8f9      	bhi.n	800802c <__lshift+0xc0>
 8008038:	e7ea      	b.n	8008010 <__lshift+0xa4>
 800803a:	bf00      	nop
 800803c:	0800a62f 	.word	0x0800a62f
 8008040:	0800a640 	.word	0x0800a640

08008044 <__mcmp>:
 8008044:	b530      	push	{r4, r5, lr}
 8008046:	6902      	ldr	r2, [r0, #16]
 8008048:	690c      	ldr	r4, [r1, #16]
 800804a:	1b12      	subs	r2, r2, r4
 800804c:	d10e      	bne.n	800806c <__mcmp+0x28>
 800804e:	f100 0314 	add.w	r3, r0, #20
 8008052:	3114      	adds	r1, #20
 8008054:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8008058:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800805c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8008060:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8008064:	42a5      	cmp	r5, r4
 8008066:	d003      	beq.n	8008070 <__mcmp+0x2c>
 8008068:	d305      	bcc.n	8008076 <__mcmp+0x32>
 800806a:	2201      	movs	r2, #1
 800806c:	4610      	mov	r0, r2
 800806e:	bd30      	pop	{r4, r5, pc}
 8008070:	4283      	cmp	r3, r0
 8008072:	d3f3      	bcc.n	800805c <__mcmp+0x18>
 8008074:	e7fa      	b.n	800806c <__mcmp+0x28>
 8008076:	f04f 32ff 	mov.w	r2, #4294967295
 800807a:	e7f7      	b.n	800806c <__mcmp+0x28>

0800807c <__mdiff>:
 800807c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008080:	460c      	mov	r4, r1
 8008082:	4606      	mov	r6, r0
 8008084:	4611      	mov	r1, r2
 8008086:	4620      	mov	r0, r4
 8008088:	4617      	mov	r7, r2
 800808a:	f7ff ffdb 	bl	8008044 <__mcmp>
 800808e:	1e05      	subs	r5, r0, #0
 8008090:	d110      	bne.n	80080b4 <__mdiff+0x38>
 8008092:	4629      	mov	r1, r5
 8008094:	4630      	mov	r0, r6
 8008096:	f7ff fd57 	bl	8007b48 <_Balloc>
 800809a:	b930      	cbnz	r0, 80080aa <__mdiff+0x2e>
 800809c:	4b39      	ldr	r3, [pc, #228]	; (8008184 <__mdiff+0x108>)
 800809e:	4602      	mov	r2, r0
 80080a0:	f240 2132 	movw	r1, #562	; 0x232
 80080a4:	4838      	ldr	r0, [pc, #224]	; (8008188 <__mdiff+0x10c>)
 80080a6:	f000 faf3 	bl	8008690 <__assert_func>
 80080aa:	2301      	movs	r3, #1
 80080ac:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80080b0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80080b4:	bfa4      	itt	ge
 80080b6:	463b      	movge	r3, r7
 80080b8:	4627      	movge	r7, r4
 80080ba:	4630      	mov	r0, r6
 80080bc:	6879      	ldr	r1, [r7, #4]
 80080be:	bfa6      	itte	ge
 80080c0:	461c      	movge	r4, r3
 80080c2:	2500      	movge	r5, #0
 80080c4:	2501      	movlt	r5, #1
 80080c6:	f7ff fd3f 	bl	8007b48 <_Balloc>
 80080ca:	b920      	cbnz	r0, 80080d6 <__mdiff+0x5a>
 80080cc:	4b2d      	ldr	r3, [pc, #180]	; (8008184 <__mdiff+0x108>)
 80080ce:	4602      	mov	r2, r0
 80080d0:	f44f 7110 	mov.w	r1, #576	; 0x240
 80080d4:	e7e6      	b.n	80080a4 <__mdiff+0x28>
 80080d6:	693e      	ldr	r6, [r7, #16]
 80080d8:	60c5      	str	r5, [r0, #12]
 80080da:	6925      	ldr	r5, [r4, #16]
 80080dc:	f107 0114 	add.w	r1, r7, #20
 80080e0:	f104 0914 	add.w	r9, r4, #20
 80080e4:	f100 0e14 	add.w	lr, r0, #20
 80080e8:	f107 0210 	add.w	r2, r7, #16
 80080ec:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 80080f0:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 80080f4:	46f2      	mov	sl, lr
 80080f6:	2700      	movs	r7, #0
 80080f8:	f859 3b04 	ldr.w	r3, [r9], #4
 80080fc:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8008100:	fa1f f883 	uxth.w	r8, r3
 8008104:	fa17 f78b 	uxtah	r7, r7, fp
 8008108:	0c1b      	lsrs	r3, r3, #16
 800810a:	eba7 0808 	sub.w	r8, r7, r8
 800810e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8008112:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8008116:	fa1f f888 	uxth.w	r8, r8
 800811a:	141f      	asrs	r7, r3, #16
 800811c:	454d      	cmp	r5, r9
 800811e:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8008122:	f84a 3b04 	str.w	r3, [sl], #4
 8008126:	d8e7      	bhi.n	80080f8 <__mdiff+0x7c>
 8008128:	1b2b      	subs	r3, r5, r4
 800812a:	3b15      	subs	r3, #21
 800812c:	f023 0303 	bic.w	r3, r3, #3
 8008130:	3304      	adds	r3, #4
 8008132:	3415      	adds	r4, #21
 8008134:	42a5      	cmp	r5, r4
 8008136:	bf38      	it	cc
 8008138:	2304      	movcc	r3, #4
 800813a:	4419      	add	r1, r3
 800813c:	4473      	add	r3, lr
 800813e:	469e      	mov	lr, r3
 8008140:	460d      	mov	r5, r1
 8008142:	4565      	cmp	r5, ip
 8008144:	d30e      	bcc.n	8008164 <__mdiff+0xe8>
 8008146:	f10c 0203 	add.w	r2, ip, #3
 800814a:	1a52      	subs	r2, r2, r1
 800814c:	f022 0203 	bic.w	r2, r2, #3
 8008150:	3903      	subs	r1, #3
 8008152:	458c      	cmp	ip, r1
 8008154:	bf38      	it	cc
 8008156:	2200      	movcc	r2, #0
 8008158:	441a      	add	r2, r3
 800815a:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800815e:	b17b      	cbz	r3, 8008180 <__mdiff+0x104>
 8008160:	6106      	str	r6, [r0, #16]
 8008162:	e7a5      	b.n	80080b0 <__mdiff+0x34>
 8008164:	f855 8b04 	ldr.w	r8, [r5], #4
 8008168:	fa17 f488 	uxtah	r4, r7, r8
 800816c:	1422      	asrs	r2, r4, #16
 800816e:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 8008172:	b2a4      	uxth	r4, r4
 8008174:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8008178:	f84e 4b04 	str.w	r4, [lr], #4
 800817c:	1417      	asrs	r7, r2, #16
 800817e:	e7e0      	b.n	8008142 <__mdiff+0xc6>
 8008180:	3e01      	subs	r6, #1
 8008182:	e7ea      	b.n	800815a <__mdiff+0xde>
 8008184:	0800a62f 	.word	0x0800a62f
 8008188:	0800a640 	.word	0x0800a640

0800818c <__d2b>:
 800818c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008190:	4689      	mov	r9, r1
 8008192:	2101      	movs	r1, #1
 8008194:	ec57 6b10 	vmov	r6, r7, d0
 8008198:	4690      	mov	r8, r2
 800819a:	f7ff fcd5 	bl	8007b48 <_Balloc>
 800819e:	4604      	mov	r4, r0
 80081a0:	b930      	cbnz	r0, 80081b0 <__d2b+0x24>
 80081a2:	4602      	mov	r2, r0
 80081a4:	4b25      	ldr	r3, [pc, #148]	; (800823c <__d2b+0xb0>)
 80081a6:	4826      	ldr	r0, [pc, #152]	; (8008240 <__d2b+0xb4>)
 80081a8:	f240 310a 	movw	r1, #778	; 0x30a
 80081ac:	f000 fa70 	bl	8008690 <__assert_func>
 80081b0:	f3c7 550a 	ubfx	r5, r7, #20, #11
 80081b4:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80081b8:	bb35      	cbnz	r5, 8008208 <__d2b+0x7c>
 80081ba:	2e00      	cmp	r6, #0
 80081bc:	9301      	str	r3, [sp, #4]
 80081be:	d028      	beq.n	8008212 <__d2b+0x86>
 80081c0:	4668      	mov	r0, sp
 80081c2:	9600      	str	r6, [sp, #0]
 80081c4:	f7ff fd8c 	bl	8007ce0 <__lo0bits>
 80081c8:	9900      	ldr	r1, [sp, #0]
 80081ca:	b300      	cbz	r0, 800820e <__d2b+0x82>
 80081cc:	9a01      	ldr	r2, [sp, #4]
 80081ce:	f1c0 0320 	rsb	r3, r0, #32
 80081d2:	fa02 f303 	lsl.w	r3, r2, r3
 80081d6:	430b      	orrs	r3, r1
 80081d8:	40c2      	lsrs	r2, r0
 80081da:	6163      	str	r3, [r4, #20]
 80081dc:	9201      	str	r2, [sp, #4]
 80081de:	9b01      	ldr	r3, [sp, #4]
 80081e0:	61a3      	str	r3, [r4, #24]
 80081e2:	2b00      	cmp	r3, #0
 80081e4:	bf14      	ite	ne
 80081e6:	2202      	movne	r2, #2
 80081e8:	2201      	moveq	r2, #1
 80081ea:	6122      	str	r2, [r4, #16]
 80081ec:	b1d5      	cbz	r5, 8008224 <__d2b+0x98>
 80081ee:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80081f2:	4405      	add	r5, r0
 80081f4:	f8c9 5000 	str.w	r5, [r9]
 80081f8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80081fc:	f8c8 0000 	str.w	r0, [r8]
 8008200:	4620      	mov	r0, r4
 8008202:	b003      	add	sp, #12
 8008204:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008208:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800820c:	e7d5      	b.n	80081ba <__d2b+0x2e>
 800820e:	6161      	str	r1, [r4, #20]
 8008210:	e7e5      	b.n	80081de <__d2b+0x52>
 8008212:	a801      	add	r0, sp, #4
 8008214:	f7ff fd64 	bl	8007ce0 <__lo0bits>
 8008218:	9b01      	ldr	r3, [sp, #4]
 800821a:	6163      	str	r3, [r4, #20]
 800821c:	2201      	movs	r2, #1
 800821e:	6122      	str	r2, [r4, #16]
 8008220:	3020      	adds	r0, #32
 8008222:	e7e3      	b.n	80081ec <__d2b+0x60>
 8008224:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008228:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800822c:	f8c9 0000 	str.w	r0, [r9]
 8008230:	6918      	ldr	r0, [r3, #16]
 8008232:	f7ff fd35 	bl	8007ca0 <__hi0bits>
 8008236:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800823a:	e7df      	b.n	80081fc <__d2b+0x70>
 800823c:	0800a62f 	.word	0x0800a62f
 8008240:	0800a640 	.word	0x0800a640

08008244 <_calloc_r>:
 8008244:	b513      	push	{r0, r1, r4, lr}
 8008246:	434a      	muls	r2, r1
 8008248:	4611      	mov	r1, r2
 800824a:	9201      	str	r2, [sp, #4]
 800824c:	f000 f85a 	bl	8008304 <_malloc_r>
 8008250:	4604      	mov	r4, r0
 8008252:	b118      	cbz	r0, 800825c <_calloc_r+0x18>
 8008254:	9a01      	ldr	r2, [sp, #4]
 8008256:	2100      	movs	r1, #0
 8008258:	f7fe f95e 	bl	8006518 <memset>
 800825c:	4620      	mov	r0, r4
 800825e:	b002      	add	sp, #8
 8008260:	bd10      	pop	{r4, pc}
	...

08008264 <_free_r>:
 8008264:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008266:	2900      	cmp	r1, #0
 8008268:	d048      	beq.n	80082fc <_free_r+0x98>
 800826a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800826e:	9001      	str	r0, [sp, #4]
 8008270:	2b00      	cmp	r3, #0
 8008272:	f1a1 0404 	sub.w	r4, r1, #4
 8008276:	bfb8      	it	lt
 8008278:	18e4      	addlt	r4, r4, r3
 800827a:	f000 fa65 	bl	8008748 <__malloc_lock>
 800827e:	4a20      	ldr	r2, [pc, #128]	; (8008300 <_free_r+0x9c>)
 8008280:	9801      	ldr	r0, [sp, #4]
 8008282:	6813      	ldr	r3, [r2, #0]
 8008284:	4615      	mov	r5, r2
 8008286:	b933      	cbnz	r3, 8008296 <_free_r+0x32>
 8008288:	6063      	str	r3, [r4, #4]
 800828a:	6014      	str	r4, [r2, #0]
 800828c:	b003      	add	sp, #12
 800828e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008292:	f000 ba5f 	b.w	8008754 <__malloc_unlock>
 8008296:	42a3      	cmp	r3, r4
 8008298:	d90b      	bls.n	80082b2 <_free_r+0x4e>
 800829a:	6821      	ldr	r1, [r4, #0]
 800829c:	1862      	adds	r2, r4, r1
 800829e:	4293      	cmp	r3, r2
 80082a0:	bf04      	itt	eq
 80082a2:	681a      	ldreq	r2, [r3, #0]
 80082a4:	685b      	ldreq	r3, [r3, #4]
 80082a6:	6063      	str	r3, [r4, #4]
 80082a8:	bf04      	itt	eq
 80082aa:	1852      	addeq	r2, r2, r1
 80082ac:	6022      	streq	r2, [r4, #0]
 80082ae:	602c      	str	r4, [r5, #0]
 80082b0:	e7ec      	b.n	800828c <_free_r+0x28>
 80082b2:	461a      	mov	r2, r3
 80082b4:	685b      	ldr	r3, [r3, #4]
 80082b6:	b10b      	cbz	r3, 80082bc <_free_r+0x58>
 80082b8:	42a3      	cmp	r3, r4
 80082ba:	d9fa      	bls.n	80082b2 <_free_r+0x4e>
 80082bc:	6811      	ldr	r1, [r2, #0]
 80082be:	1855      	adds	r5, r2, r1
 80082c0:	42a5      	cmp	r5, r4
 80082c2:	d10b      	bne.n	80082dc <_free_r+0x78>
 80082c4:	6824      	ldr	r4, [r4, #0]
 80082c6:	4421      	add	r1, r4
 80082c8:	1854      	adds	r4, r2, r1
 80082ca:	42a3      	cmp	r3, r4
 80082cc:	6011      	str	r1, [r2, #0]
 80082ce:	d1dd      	bne.n	800828c <_free_r+0x28>
 80082d0:	681c      	ldr	r4, [r3, #0]
 80082d2:	685b      	ldr	r3, [r3, #4]
 80082d4:	6053      	str	r3, [r2, #4]
 80082d6:	4421      	add	r1, r4
 80082d8:	6011      	str	r1, [r2, #0]
 80082da:	e7d7      	b.n	800828c <_free_r+0x28>
 80082dc:	d902      	bls.n	80082e4 <_free_r+0x80>
 80082de:	230c      	movs	r3, #12
 80082e0:	6003      	str	r3, [r0, #0]
 80082e2:	e7d3      	b.n	800828c <_free_r+0x28>
 80082e4:	6825      	ldr	r5, [r4, #0]
 80082e6:	1961      	adds	r1, r4, r5
 80082e8:	428b      	cmp	r3, r1
 80082ea:	bf04      	itt	eq
 80082ec:	6819      	ldreq	r1, [r3, #0]
 80082ee:	685b      	ldreq	r3, [r3, #4]
 80082f0:	6063      	str	r3, [r4, #4]
 80082f2:	bf04      	itt	eq
 80082f4:	1949      	addeq	r1, r1, r5
 80082f6:	6021      	streq	r1, [r4, #0]
 80082f8:	6054      	str	r4, [r2, #4]
 80082fa:	e7c7      	b.n	800828c <_free_r+0x28>
 80082fc:	b003      	add	sp, #12
 80082fe:	bd30      	pop	{r4, r5, pc}
 8008300:	20000268 	.word	0x20000268

08008304 <_malloc_r>:
 8008304:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008306:	1ccd      	adds	r5, r1, #3
 8008308:	f025 0503 	bic.w	r5, r5, #3
 800830c:	3508      	adds	r5, #8
 800830e:	2d0c      	cmp	r5, #12
 8008310:	bf38      	it	cc
 8008312:	250c      	movcc	r5, #12
 8008314:	2d00      	cmp	r5, #0
 8008316:	4606      	mov	r6, r0
 8008318:	db01      	blt.n	800831e <_malloc_r+0x1a>
 800831a:	42a9      	cmp	r1, r5
 800831c:	d903      	bls.n	8008326 <_malloc_r+0x22>
 800831e:	230c      	movs	r3, #12
 8008320:	6033      	str	r3, [r6, #0]
 8008322:	2000      	movs	r0, #0
 8008324:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008326:	f000 fa0f 	bl	8008748 <__malloc_lock>
 800832a:	4921      	ldr	r1, [pc, #132]	; (80083b0 <_malloc_r+0xac>)
 800832c:	680a      	ldr	r2, [r1, #0]
 800832e:	4614      	mov	r4, r2
 8008330:	b99c      	cbnz	r4, 800835a <_malloc_r+0x56>
 8008332:	4f20      	ldr	r7, [pc, #128]	; (80083b4 <_malloc_r+0xb0>)
 8008334:	683b      	ldr	r3, [r7, #0]
 8008336:	b923      	cbnz	r3, 8008342 <_malloc_r+0x3e>
 8008338:	4621      	mov	r1, r4
 800833a:	4630      	mov	r0, r6
 800833c:	f000 f998 	bl	8008670 <_sbrk_r>
 8008340:	6038      	str	r0, [r7, #0]
 8008342:	4629      	mov	r1, r5
 8008344:	4630      	mov	r0, r6
 8008346:	f000 f993 	bl	8008670 <_sbrk_r>
 800834a:	1c43      	adds	r3, r0, #1
 800834c:	d123      	bne.n	8008396 <_malloc_r+0x92>
 800834e:	230c      	movs	r3, #12
 8008350:	6033      	str	r3, [r6, #0]
 8008352:	4630      	mov	r0, r6
 8008354:	f000 f9fe 	bl	8008754 <__malloc_unlock>
 8008358:	e7e3      	b.n	8008322 <_malloc_r+0x1e>
 800835a:	6823      	ldr	r3, [r4, #0]
 800835c:	1b5b      	subs	r3, r3, r5
 800835e:	d417      	bmi.n	8008390 <_malloc_r+0x8c>
 8008360:	2b0b      	cmp	r3, #11
 8008362:	d903      	bls.n	800836c <_malloc_r+0x68>
 8008364:	6023      	str	r3, [r4, #0]
 8008366:	441c      	add	r4, r3
 8008368:	6025      	str	r5, [r4, #0]
 800836a:	e004      	b.n	8008376 <_malloc_r+0x72>
 800836c:	6863      	ldr	r3, [r4, #4]
 800836e:	42a2      	cmp	r2, r4
 8008370:	bf0c      	ite	eq
 8008372:	600b      	streq	r3, [r1, #0]
 8008374:	6053      	strne	r3, [r2, #4]
 8008376:	4630      	mov	r0, r6
 8008378:	f000 f9ec 	bl	8008754 <__malloc_unlock>
 800837c:	f104 000b 	add.w	r0, r4, #11
 8008380:	1d23      	adds	r3, r4, #4
 8008382:	f020 0007 	bic.w	r0, r0, #7
 8008386:	1ac2      	subs	r2, r0, r3
 8008388:	d0cc      	beq.n	8008324 <_malloc_r+0x20>
 800838a:	1a1b      	subs	r3, r3, r0
 800838c:	50a3      	str	r3, [r4, r2]
 800838e:	e7c9      	b.n	8008324 <_malloc_r+0x20>
 8008390:	4622      	mov	r2, r4
 8008392:	6864      	ldr	r4, [r4, #4]
 8008394:	e7cc      	b.n	8008330 <_malloc_r+0x2c>
 8008396:	1cc4      	adds	r4, r0, #3
 8008398:	f024 0403 	bic.w	r4, r4, #3
 800839c:	42a0      	cmp	r0, r4
 800839e:	d0e3      	beq.n	8008368 <_malloc_r+0x64>
 80083a0:	1a21      	subs	r1, r4, r0
 80083a2:	4630      	mov	r0, r6
 80083a4:	f000 f964 	bl	8008670 <_sbrk_r>
 80083a8:	3001      	adds	r0, #1
 80083aa:	d1dd      	bne.n	8008368 <_malloc_r+0x64>
 80083ac:	e7cf      	b.n	800834e <_malloc_r+0x4a>
 80083ae:	bf00      	nop
 80083b0:	20000268 	.word	0x20000268
 80083b4:	2000026c 	.word	0x2000026c

080083b8 <__ssputs_r>:
 80083b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80083bc:	688e      	ldr	r6, [r1, #8]
 80083be:	429e      	cmp	r6, r3
 80083c0:	4682      	mov	sl, r0
 80083c2:	460c      	mov	r4, r1
 80083c4:	4690      	mov	r8, r2
 80083c6:	461f      	mov	r7, r3
 80083c8:	d838      	bhi.n	800843c <__ssputs_r+0x84>
 80083ca:	898a      	ldrh	r2, [r1, #12]
 80083cc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80083d0:	d032      	beq.n	8008438 <__ssputs_r+0x80>
 80083d2:	6825      	ldr	r5, [r4, #0]
 80083d4:	6909      	ldr	r1, [r1, #16]
 80083d6:	eba5 0901 	sub.w	r9, r5, r1
 80083da:	6965      	ldr	r5, [r4, #20]
 80083dc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80083e0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80083e4:	3301      	adds	r3, #1
 80083e6:	444b      	add	r3, r9
 80083e8:	106d      	asrs	r5, r5, #1
 80083ea:	429d      	cmp	r5, r3
 80083ec:	bf38      	it	cc
 80083ee:	461d      	movcc	r5, r3
 80083f0:	0553      	lsls	r3, r2, #21
 80083f2:	d531      	bpl.n	8008458 <__ssputs_r+0xa0>
 80083f4:	4629      	mov	r1, r5
 80083f6:	f7ff ff85 	bl	8008304 <_malloc_r>
 80083fa:	4606      	mov	r6, r0
 80083fc:	b950      	cbnz	r0, 8008414 <__ssputs_r+0x5c>
 80083fe:	230c      	movs	r3, #12
 8008400:	f8ca 3000 	str.w	r3, [sl]
 8008404:	89a3      	ldrh	r3, [r4, #12]
 8008406:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800840a:	81a3      	strh	r3, [r4, #12]
 800840c:	f04f 30ff 	mov.w	r0, #4294967295
 8008410:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008414:	6921      	ldr	r1, [r4, #16]
 8008416:	464a      	mov	r2, r9
 8008418:	f7fe f870 	bl	80064fc <memcpy>
 800841c:	89a3      	ldrh	r3, [r4, #12]
 800841e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008422:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008426:	81a3      	strh	r3, [r4, #12]
 8008428:	6126      	str	r6, [r4, #16]
 800842a:	6165      	str	r5, [r4, #20]
 800842c:	444e      	add	r6, r9
 800842e:	eba5 0509 	sub.w	r5, r5, r9
 8008432:	6026      	str	r6, [r4, #0]
 8008434:	60a5      	str	r5, [r4, #8]
 8008436:	463e      	mov	r6, r7
 8008438:	42be      	cmp	r6, r7
 800843a:	d900      	bls.n	800843e <__ssputs_r+0x86>
 800843c:	463e      	mov	r6, r7
 800843e:	4632      	mov	r2, r6
 8008440:	6820      	ldr	r0, [r4, #0]
 8008442:	4641      	mov	r1, r8
 8008444:	f000 f966 	bl	8008714 <memmove>
 8008448:	68a3      	ldr	r3, [r4, #8]
 800844a:	6822      	ldr	r2, [r4, #0]
 800844c:	1b9b      	subs	r3, r3, r6
 800844e:	4432      	add	r2, r6
 8008450:	60a3      	str	r3, [r4, #8]
 8008452:	6022      	str	r2, [r4, #0]
 8008454:	2000      	movs	r0, #0
 8008456:	e7db      	b.n	8008410 <__ssputs_r+0x58>
 8008458:	462a      	mov	r2, r5
 800845a:	f000 f981 	bl	8008760 <_realloc_r>
 800845e:	4606      	mov	r6, r0
 8008460:	2800      	cmp	r0, #0
 8008462:	d1e1      	bne.n	8008428 <__ssputs_r+0x70>
 8008464:	6921      	ldr	r1, [r4, #16]
 8008466:	4650      	mov	r0, sl
 8008468:	f7ff fefc 	bl	8008264 <_free_r>
 800846c:	e7c7      	b.n	80083fe <__ssputs_r+0x46>
	...

08008470 <_svfiprintf_r>:
 8008470:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008474:	4698      	mov	r8, r3
 8008476:	898b      	ldrh	r3, [r1, #12]
 8008478:	061b      	lsls	r3, r3, #24
 800847a:	b09d      	sub	sp, #116	; 0x74
 800847c:	4607      	mov	r7, r0
 800847e:	460d      	mov	r5, r1
 8008480:	4614      	mov	r4, r2
 8008482:	d50e      	bpl.n	80084a2 <_svfiprintf_r+0x32>
 8008484:	690b      	ldr	r3, [r1, #16]
 8008486:	b963      	cbnz	r3, 80084a2 <_svfiprintf_r+0x32>
 8008488:	2140      	movs	r1, #64	; 0x40
 800848a:	f7ff ff3b 	bl	8008304 <_malloc_r>
 800848e:	6028      	str	r0, [r5, #0]
 8008490:	6128      	str	r0, [r5, #16]
 8008492:	b920      	cbnz	r0, 800849e <_svfiprintf_r+0x2e>
 8008494:	230c      	movs	r3, #12
 8008496:	603b      	str	r3, [r7, #0]
 8008498:	f04f 30ff 	mov.w	r0, #4294967295
 800849c:	e0d1      	b.n	8008642 <_svfiprintf_r+0x1d2>
 800849e:	2340      	movs	r3, #64	; 0x40
 80084a0:	616b      	str	r3, [r5, #20]
 80084a2:	2300      	movs	r3, #0
 80084a4:	9309      	str	r3, [sp, #36]	; 0x24
 80084a6:	2320      	movs	r3, #32
 80084a8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80084ac:	f8cd 800c 	str.w	r8, [sp, #12]
 80084b0:	2330      	movs	r3, #48	; 0x30
 80084b2:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800865c <_svfiprintf_r+0x1ec>
 80084b6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80084ba:	f04f 0901 	mov.w	r9, #1
 80084be:	4623      	mov	r3, r4
 80084c0:	469a      	mov	sl, r3
 80084c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80084c6:	b10a      	cbz	r2, 80084cc <_svfiprintf_r+0x5c>
 80084c8:	2a25      	cmp	r2, #37	; 0x25
 80084ca:	d1f9      	bne.n	80084c0 <_svfiprintf_r+0x50>
 80084cc:	ebba 0b04 	subs.w	fp, sl, r4
 80084d0:	d00b      	beq.n	80084ea <_svfiprintf_r+0x7a>
 80084d2:	465b      	mov	r3, fp
 80084d4:	4622      	mov	r2, r4
 80084d6:	4629      	mov	r1, r5
 80084d8:	4638      	mov	r0, r7
 80084da:	f7ff ff6d 	bl	80083b8 <__ssputs_r>
 80084de:	3001      	adds	r0, #1
 80084e0:	f000 80aa 	beq.w	8008638 <_svfiprintf_r+0x1c8>
 80084e4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80084e6:	445a      	add	r2, fp
 80084e8:	9209      	str	r2, [sp, #36]	; 0x24
 80084ea:	f89a 3000 	ldrb.w	r3, [sl]
 80084ee:	2b00      	cmp	r3, #0
 80084f0:	f000 80a2 	beq.w	8008638 <_svfiprintf_r+0x1c8>
 80084f4:	2300      	movs	r3, #0
 80084f6:	f04f 32ff 	mov.w	r2, #4294967295
 80084fa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80084fe:	f10a 0a01 	add.w	sl, sl, #1
 8008502:	9304      	str	r3, [sp, #16]
 8008504:	9307      	str	r3, [sp, #28]
 8008506:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800850a:	931a      	str	r3, [sp, #104]	; 0x68
 800850c:	4654      	mov	r4, sl
 800850e:	2205      	movs	r2, #5
 8008510:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008514:	4851      	ldr	r0, [pc, #324]	; (800865c <_svfiprintf_r+0x1ec>)
 8008516:	f7f7 fe6b 	bl	80001f0 <memchr>
 800851a:	9a04      	ldr	r2, [sp, #16]
 800851c:	b9d8      	cbnz	r0, 8008556 <_svfiprintf_r+0xe6>
 800851e:	06d0      	lsls	r0, r2, #27
 8008520:	bf44      	itt	mi
 8008522:	2320      	movmi	r3, #32
 8008524:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008528:	0711      	lsls	r1, r2, #28
 800852a:	bf44      	itt	mi
 800852c:	232b      	movmi	r3, #43	; 0x2b
 800852e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008532:	f89a 3000 	ldrb.w	r3, [sl]
 8008536:	2b2a      	cmp	r3, #42	; 0x2a
 8008538:	d015      	beq.n	8008566 <_svfiprintf_r+0xf6>
 800853a:	9a07      	ldr	r2, [sp, #28]
 800853c:	4654      	mov	r4, sl
 800853e:	2000      	movs	r0, #0
 8008540:	f04f 0c0a 	mov.w	ip, #10
 8008544:	4621      	mov	r1, r4
 8008546:	f811 3b01 	ldrb.w	r3, [r1], #1
 800854a:	3b30      	subs	r3, #48	; 0x30
 800854c:	2b09      	cmp	r3, #9
 800854e:	d94e      	bls.n	80085ee <_svfiprintf_r+0x17e>
 8008550:	b1b0      	cbz	r0, 8008580 <_svfiprintf_r+0x110>
 8008552:	9207      	str	r2, [sp, #28]
 8008554:	e014      	b.n	8008580 <_svfiprintf_r+0x110>
 8008556:	eba0 0308 	sub.w	r3, r0, r8
 800855a:	fa09 f303 	lsl.w	r3, r9, r3
 800855e:	4313      	orrs	r3, r2
 8008560:	9304      	str	r3, [sp, #16]
 8008562:	46a2      	mov	sl, r4
 8008564:	e7d2      	b.n	800850c <_svfiprintf_r+0x9c>
 8008566:	9b03      	ldr	r3, [sp, #12]
 8008568:	1d19      	adds	r1, r3, #4
 800856a:	681b      	ldr	r3, [r3, #0]
 800856c:	9103      	str	r1, [sp, #12]
 800856e:	2b00      	cmp	r3, #0
 8008570:	bfbb      	ittet	lt
 8008572:	425b      	neglt	r3, r3
 8008574:	f042 0202 	orrlt.w	r2, r2, #2
 8008578:	9307      	strge	r3, [sp, #28]
 800857a:	9307      	strlt	r3, [sp, #28]
 800857c:	bfb8      	it	lt
 800857e:	9204      	strlt	r2, [sp, #16]
 8008580:	7823      	ldrb	r3, [r4, #0]
 8008582:	2b2e      	cmp	r3, #46	; 0x2e
 8008584:	d10c      	bne.n	80085a0 <_svfiprintf_r+0x130>
 8008586:	7863      	ldrb	r3, [r4, #1]
 8008588:	2b2a      	cmp	r3, #42	; 0x2a
 800858a:	d135      	bne.n	80085f8 <_svfiprintf_r+0x188>
 800858c:	9b03      	ldr	r3, [sp, #12]
 800858e:	1d1a      	adds	r2, r3, #4
 8008590:	681b      	ldr	r3, [r3, #0]
 8008592:	9203      	str	r2, [sp, #12]
 8008594:	2b00      	cmp	r3, #0
 8008596:	bfb8      	it	lt
 8008598:	f04f 33ff 	movlt.w	r3, #4294967295
 800859c:	3402      	adds	r4, #2
 800859e:	9305      	str	r3, [sp, #20]
 80085a0:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800866c <_svfiprintf_r+0x1fc>
 80085a4:	7821      	ldrb	r1, [r4, #0]
 80085a6:	2203      	movs	r2, #3
 80085a8:	4650      	mov	r0, sl
 80085aa:	f7f7 fe21 	bl	80001f0 <memchr>
 80085ae:	b140      	cbz	r0, 80085c2 <_svfiprintf_r+0x152>
 80085b0:	2340      	movs	r3, #64	; 0x40
 80085b2:	eba0 000a 	sub.w	r0, r0, sl
 80085b6:	fa03 f000 	lsl.w	r0, r3, r0
 80085ba:	9b04      	ldr	r3, [sp, #16]
 80085bc:	4303      	orrs	r3, r0
 80085be:	3401      	adds	r4, #1
 80085c0:	9304      	str	r3, [sp, #16]
 80085c2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80085c6:	4826      	ldr	r0, [pc, #152]	; (8008660 <_svfiprintf_r+0x1f0>)
 80085c8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80085cc:	2206      	movs	r2, #6
 80085ce:	f7f7 fe0f 	bl	80001f0 <memchr>
 80085d2:	2800      	cmp	r0, #0
 80085d4:	d038      	beq.n	8008648 <_svfiprintf_r+0x1d8>
 80085d6:	4b23      	ldr	r3, [pc, #140]	; (8008664 <_svfiprintf_r+0x1f4>)
 80085d8:	bb1b      	cbnz	r3, 8008622 <_svfiprintf_r+0x1b2>
 80085da:	9b03      	ldr	r3, [sp, #12]
 80085dc:	3307      	adds	r3, #7
 80085de:	f023 0307 	bic.w	r3, r3, #7
 80085e2:	3308      	adds	r3, #8
 80085e4:	9303      	str	r3, [sp, #12]
 80085e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80085e8:	4433      	add	r3, r6
 80085ea:	9309      	str	r3, [sp, #36]	; 0x24
 80085ec:	e767      	b.n	80084be <_svfiprintf_r+0x4e>
 80085ee:	fb0c 3202 	mla	r2, ip, r2, r3
 80085f2:	460c      	mov	r4, r1
 80085f4:	2001      	movs	r0, #1
 80085f6:	e7a5      	b.n	8008544 <_svfiprintf_r+0xd4>
 80085f8:	2300      	movs	r3, #0
 80085fa:	3401      	adds	r4, #1
 80085fc:	9305      	str	r3, [sp, #20]
 80085fe:	4619      	mov	r1, r3
 8008600:	f04f 0c0a 	mov.w	ip, #10
 8008604:	4620      	mov	r0, r4
 8008606:	f810 2b01 	ldrb.w	r2, [r0], #1
 800860a:	3a30      	subs	r2, #48	; 0x30
 800860c:	2a09      	cmp	r2, #9
 800860e:	d903      	bls.n	8008618 <_svfiprintf_r+0x1a8>
 8008610:	2b00      	cmp	r3, #0
 8008612:	d0c5      	beq.n	80085a0 <_svfiprintf_r+0x130>
 8008614:	9105      	str	r1, [sp, #20]
 8008616:	e7c3      	b.n	80085a0 <_svfiprintf_r+0x130>
 8008618:	fb0c 2101 	mla	r1, ip, r1, r2
 800861c:	4604      	mov	r4, r0
 800861e:	2301      	movs	r3, #1
 8008620:	e7f0      	b.n	8008604 <_svfiprintf_r+0x194>
 8008622:	ab03      	add	r3, sp, #12
 8008624:	9300      	str	r3, [sp, #0]
 8008626:	462a      	mov	r2, r5
 8008628:	4b0f      	ldr	r3, [pc, #60]	; (8008668 <_svfiprintf_r+0x1f8>)
 800862a:	a904      	add	r1, sp, #16
 800862c:	4638      	mov	r0, r7
 800862e:	f7fe f81b 	bl	8006668 <_printf_float>
 8008632:	1c42      	adds	r2, r0, #1
 8008634:	4606      	mov	r6, r0
 8008636:	d1d6      	bne.n	80085e6 <_svfiprintf_r+0x176>
 8008638:	89ab      	ldrh	r3, [r5, #12]
 800863a:	065b      	lsls	r3, r3, #25
 800863c:	f53f af2c 	bmi.w	8008498 <_svfiprintf_r+0x28>
 8008640:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008642:	b01d      	add	sp, #116	; 0x74
 8008644:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008648:	ab03      	add	r3, sp, #12
 800864a:	9300      	str	r3, [sp, #0]
 800864c:	462a      	mov	r2, r5
 800864e:	4b06      	ldr	r3, [pc, #24]	; (8008668 <_svfiprintf_r+0x1f8>)
 8008650:	a904      	add	r1, sp, #16
 8008652:	4638      	mov	r0, r7
 8008654:	f7fe faac 	bl	8006bb0 <_printf_i>
 8008658:	e7eb      	b.n	8008632 <_svfiprintf_r+0x1c2>
 800865a:	bf00      	nop
 800865c:	0800a79c 	.word	0x0800a79c
 8008660:	0800a7a6 	.word	0x0800a7a6
 8008664:	08006669 	.word	0x08006669
 8008668:	080083b9 	.word	0x080083b9
 800866c:	0800a7a2 	.word	0x0800a7a2

08008670 <_sbrk_r>:
 8008670:	b538      	push	{r3, r4, r5, lr}
 8008672:	4d06      	ldr	r5, [pc, #24]	; (800868c <_sbrk_r+0x1c>)
 8008674:	2300      	movs	r3, #0
 8008676:	4604      	mov	r4, r0
 8008678:	4608      	mov	r0, r1
 800867a:	602b      	str	r3, [r5, #0]
 800867c:	f7f9 feea 	bl	8002454 <_sbrk>
 8008680:	1c43      	adds	r3, r0, #1
 8008682:	d102      	bne.n	800868a <_sbrk_r+0x1a>
 8008684:	682b      	ldr	r3, [r5, #0]
 8008686:	b103      	cbz	r3, 800868a <_sbrk_r+0x1a>
 8008688:	6023      	str	r3, [r4, #0]
 800868a:	bd38      	pop	{r3, r4, r5, pc}
 800868c:	20000448 	.word	0x20000448

08008690 <__assert_func>:
 8008690:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008692:	4614      	mov	r4, r2
 8008694:	461a      	mov	r2, r3
 8008696:	4b09      	ldr	r3, [pc, #36]	; (80086bc <__assert_func+0x2c>)
 8008698:	681b      	ldr	r3, [r3, #0]
 800869a:	4605      	mov	r5, r0
 800869c:	68d8      	ldr	r0, [r3, #12]
 800869e:	b14c      	cbz	r4, 80086b4 <__assert_func+0x24>
 80086a0:	4b07      	ldr	r3, [pc, #28]	; (80086c0 <__assert_func+0x30>)
 80086a2:	9100      	str	r1, [sp, #0]
 80086a4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80086a8:	4906      	ldr	r1, [pc, #24]	; (80086c4 <__assert_func+0x34>)
 80086aa:	462b      	mov	r3, r5
 80086ac:	f000 f80e 	bl	80086cc <fiprintf>
 80086b0:	f000 faa4 	bl	8008bfc <abort>
 80086b4:	4b04      	ldr	r3, [pc, #16]	; (80086c8 <__assert_func+0x38>)
 80086b6:	461c      	mov	r4, r3
 80086b8:	e7f3      	b.n	80086a2 <__assert_func+0x12>
 80086ba:	bf00      	nop
 80086bc:	20000010 	.word	0x20000010
 80086c0:	0800a7ad 	.word	0x0800a7ad
 80086c4:	0800a7ba 	.word	0x0800a7ba
 80086c8:	0800a7e8 	.word	0x0800a7e8

080086cc <fiprintf>:
 80086cc:	b40e      	push	{r1, r2, r3}
 80086ce:	b503      	push	{r0, r1, lr}
 80086d0:	4601      	mov	r1, r0
 80086d2:	ab03      	add	r3, sp, #12
 80086d4:	4805      	ldr	r0, [pc, #20]	; (80086ec <fiprintf+0x20>)
 80086d6:	f853 2b04 	ldr.w	r2, [r3], #4
 80086da:	6800      	ldr	r0, [r0, #0]
 80086dc:	9301      	str	r3, [sp, #4]
 80086de:	f000 f88f 	bl	8008800 <_vfiprintf_r>
 80086e2:	b002      	add	sp, #8
 80086e4:	f85d eb04 	ldr.w	lr, [sp], #4
 80086e8:	b003      	add	sp, #12
 80086ea:	4770      	bx	lr
 80086ec:	20000010 	.word	0x20000010

080086f0 <__ascii_mbtowc>:
 80086f0:	b082      	sub	sp, #8
 80086f2:	b901      	cbnz	r1, 80086f6 <__ascii_mbtowc+0x6>
 80086f4:	a901      	add	r1, sp, #4
 80086f6:	b142      	cbz	r2, 800870a <__ascii_mbtowc+0x1a>
 80086f8:	b14b      	cbz	r3, 800870e <__ascii_mbtowc+0x1e>
 80086fa:	7813      	ldrb	r3, [r2, #0]
 80086fc:	600b      	str	r3, [r1, #0]
 80086fe:	7812      	ldrb	r2, [r2, #0]
 8008700:	1e10      	subs	r0, r2, #0
 8008702:	bf18      	it	ne
 8008704:	2001      	movne	r0, #1
 8008706:	b002      	add	sp, #8
 8008708:	4770      	bx	lr
 800870a:	4610      	mov	r0, r2
 800870c:	e7fb      	b.n	8008706 <__ascii_mbtowc+0x16>
 800870e:	f06f 0001 	mvn.w	r0, #1
 8008712:	e7f8      	b.n	8008706 <__ascii_mbtowc+0x16>

08008714 <memmove>:
 8008714:	4288      	cmp	r0, r1
 8008716:	b510      	push	{r4, lr}
 8008718:	eb01 0402 	add.w	r4, r1, r2
 800871c:	d902      	bls.n	8008724 <memmove+0x10>
 800871e:	4284      	cmp	r4, r0
 8008720:	4623      	mov	r3, r4
 8008722:	d807      	bhi.n	8008734 <memmove+0x20>
 8008724:	1e43      	subs	r3, r0, #1
 8008726:	42a1      	cmp	r1, r4
 8008728:	d008      	beq.n	800873c <memmove+0x28>
 800872a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800872e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008732:	e7f8      	b.n	8008726 <memmove+0x12>
 8008734:	4402      	add	r2, r0
 8008736:	4601      	mov	r1, r0
 8008738:	428a      	cmp	r2, r1
 800873a:	d100      	bne.n	800873e <memmove+0x2a>
 800873c:	bd10      	pop	{r4, pc}
 800873e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008742:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008746:	e7f7      	b.n	8008738 <memmove+0x24>

08008748 <__malloc_lock>:
 8008748:	4801      	ldr	r0, [pc, #4]	; (8008750 <__malloc_lock+0x8>)
 800874a:	f000 bc17 	b.w	8008f7c <__retarget_lock_acquire_recursive>
 800874e:	bf00      	nop
 8008750:	20000450 	.word	0x20000450

08008754 <__malloc_unlock>:
 8008754:	4801      	ldr	r0, [pc, #4]	; (800875c <__malloc_unlock+0x8>)
 8008756:	f000 bc12 	b.w	8008f7e <__retarget_lock_release_recursive>
 800875a:	bf00      	nop
 800875c:	20000450 	.word	0x20000450

08008760 <_realloc_r>:
 8008760:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008762:	4607      	mov	r7, r0
 8008764:	4614      	mov	r4, r2
 8008766:	460e      	mov	r6, r1
 8008768:	b921      	cbnz	r1, 8008774 <_realloc_r+0x14>
 800876a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800876e:	4611      	mov	r1, r2
 8008770:	f7ff bdc8 	b.w	8008304 <_malloc_r>
 8008774:	b922      	cbnz	r2, 8008780 <_realloc_r+0x20>
 8008776:	f7ff fd75 	bl	8008264 <_free_r>
 800877a:	4625      	mov	r5, r4
 800877c:	4628      	mov	r0, r5
 800877e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008780:	f000 fc62 	bl	8009048 <_malloc_usable_size_r>
 8008784:	42a0      	cmp	r0, r4
 8008786:	d20f      	bcs.n	80087a8 <_realloc_r+0x48>
 8008788:	4621      	mov	r1, r4
 800878a:	4638      	mov	r0, r7
 800878c:	f7ff fdba 	bl	8008304 <_malloc_r>
 8008790:	4605      	mov	r5, r0
 8008792:	2800      	cmp	r0, #0
 8008794:	d0f2      	beq.n	800877c <_realloc_r+0x1c>
 8008796:	4631      	mov	r1, r6
 8008798:	4622      	mov	r2, r4
 800879a:	f7fd feaf 	bl	80064fc <memcpy>
 800879e:	4631      	mov	r1, r6
 80087a0:	4638      	mov	r0, r7
 80087a2:	f7ff fd5f 	bl	8008264 <_free_r>
 80087a6:	e7e9      	b.n	800877c <_realloc_r+0x1c>
 80087a8:	4635      	mov	r5, r6
 80087aa:	e7e7      	b.n	800877c <_realloc_r+0x1c>

080087ac <__sfputc_r>:
 80087ac:	6893      	ldr	r3, [r2, #8]
 80087ae:	3b01      	subs	r3, #1
 80087b0:	2b00      	cmp	r3, #0
 80087b2:	b410      	push	{r4}
 80087b4:	6093      	str	r3, [r2, #8]
 80087b6:	da08      	bge.n	80087ca <__sfputc_r+0x1e>
 80087b8:	6994      	ldr	r4, [r2, #24]
 80087ba:	42a3      	cmp	r3, r4
 80087bc:	db01      	blt.n	80087c2 <__sfputc_r+0x16>
 80087be:	290a      	cmp	r1, #10
 80087c0:	d103      	bne.n	80087ca <__sfputc_r+0x1e>
 80087c2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80087c6:	f000 b94b 	b.w	8008a60 <__swbuf_r>
 80087ca:	6813      	ldr	r3, [r2, #0]
 80087cc:	1c58      	adds	r0, r3, #1
 80087ce:	6010      	str	r0, [r2, #0]
 80087d0:	7019      	strb	r1, [r3, #0]
 80087d2:	4608      	mov	r0, r1
 80087d4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80087d8:	4770      	bx	lr

080087da <__sfputs_r>:
 80087da:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80087dc:	4606      	mov	r6, r0
 80087de:	460f      	mov	r7, r1
 80087e0:	4614      	mov	r4, r2
 80087e2:	18d5      	adds	r5, r2, r3
 80087e4:	42ac      	cmp	r4, r5
 80087e6:	d101      	bne.n	80087ec <__sfputs_r+0x12>
 80087e8:	2000      	movs	r0, #0
 80087ea:	e007      	b.n	80087fc <__sfputs_r+0x22>
 80087ec:	f814 1b01 	ldrb.w	r1, [r4], #1
 80087f0:	463a      	mov	r2, r7
 80087f2:	4630      	mov	r0, r6
 80087f4:	f7ff ffda 	bl	80087ac <__sfputc_r>
 80087f8:	1c43      	adds	r3, r0, #1
 80087fa:	d1f3      	bne.n	80087e4 <__sfputs_r+0xa>
 80087fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008800 <_vfiprintf_r>:
 8008800:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008804:	460d      	mov	r5, r1
 8008806:	b09d      	sub	sp, #116	; 0x74
 8008808:	4614      	mov	r4, r2
 800880a:	4698      	mov	r8, r3
 800880c:	4606      	mov	r6, r0
 800880e:	b118      	cbz	r0, 8008818 <_vfiprintf_r+0x18>
 8008810:	6983      	ldr	r3, [r0, #24]
 8008812:	b90b      	cbnz	r3, 8008818 <_vfiprintf_r+0x18>
 8008814:	f000 fb14 	bl	8008e40 <__sinit>
 8008818:	4b89      	ldr	r3, [pc, #548]	; (8008a40 <_vfiprintf_r+0x240>)
 800881a:	429d      	cmp	r5, r3
 800881c:	d11b      	bne.n	8008856 <_vfiprintf_r+0x56>
 800881e:	6875      	ldr	r5, [r6, #4]
 8008820:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008822:	07d9      	lsls	r1, r3, #31
 8008824:	d405      	bmi.n	8008832 <_vfiprintf_r+0x32>
 8008826:	89ab      	ldrh	r3, [r5, #12]
 8008828:	059a      	lsls	r2, r3, #22
 800882a:	d402      	bmi.n	8008832 <_vfiprintf_r+0x32>
 800882c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800882e:	f000 fba5 	bl	8008f7c <__retarget_lock_acquire_recursive>
 8008832:	89ab      	ldrh	r3, [r5, #12]
 8008834:	071b      	lsls	r3, r3, #28
 8008836:	d501      	bpl.n	800883c <_vfiprintf_r+0x3c>
 8008838:	692b      	ldr	r3, [r5, #16]
 800883a:	b9eb      	cbnz	r3, 8008878 <_vfiprintf_r+0x78>
 800883c:	4629      	mov	r1, r5
 800883e:	4630      	mov	r0, r6
 8008840:	f000 f96e 	bl	8008b20 <__swsetup_r>
 8008844:	b1c0      	cbz	r0, 8008878 <_vfiprintf_r+0x78>
 8008846:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008848:	07dc      	lsls	r4, r3, #31
 800884a:	d50e      	bpl.n	800886a <_vfiprintf_r+0x6a>
 800884c:	f04f 30ff 	mov.w	r0, #4294967295
 8008850:	b01d      	add	sp, #116	; 0x74
 8008852:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008856:	4b7b      	ldr	r3, [pc, #492]	; (8008a44 <_vfiprintf_r+0x244>)
 8008858:	429d      	cmp	r5, r3
 800885a:	d101      	bne.n	8008860 <_vfiprintf_r+0x60>
 800885c:	68b5      	ldr	r5, [r6, #8]
 800885e:	e7df      	b.n	8008820 <_vfiprintf_r+0x20>
 8008860:	4b79      	ldr	r3, [pc, #484]	; (8008a48 <_vfiprintf_r+0x248>)
 8008862:	429d      	cmp	r5, r3
 8008864:	bf08      	it	eq
 8008866:	68f5      	ldreq	r5, [r6, #12]
 8008868:	e7da      	b.n	8008820 <_vfiprintf_r+0x20>
 800886a:	89ab      	ldrh	r3, [r5, #12]
 800886c:	0598      	lsls	r0, r3, #22
 800886e:	d4ed      	bmi.n	800884c <_vfiprintf_r+0x4c>
 8008870:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008872:	f000 fb84 	bl	8008f7e <__retarget_lock_release_recursive>
 8008876:	e7e9      	b.n	800884c <_vfiprintf_r+0x4c>
 8008878:	2300      	movs	r3, #0
 800887a:	9309      	str	r3, [sp, #36]	; 0x24
 800887c:	2320      	movs	r3, #32
 800887e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008882:	f8cd 800c 	str.w	r8, [sp, #12]
 8008886:	2330      	movs	r3, #48	; 0x30
 8008888:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8008a4c <_vfiprintf_r+0x24c>
 800888c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008890:	f04f 0901 	mov.w	r9, #1
 8008894:	4623      	mov	r3, r4
 8008896:	469a      	mov	sl, r3
 8008898:	f813 2b01 	ldrb.w	r2, [r3], #1
 800889c:	b10a      	cbz	r2, 80088a2 <_vfiprintf_r+0xa2>
 800889e:	2a25      	cmp	r2, #37	; 0x25
 80088a0:	d1f9      	bne.n	8008896 <_vfiprintf_r+0x96>
 80088a2:	ebba 0b04 	subs.w	fp, sl, r4
 80088a6:	d00b      	beq.n	80088c0 <_vfiprintf_r+0xc0>
 80088a8:	465b      	mov	r3, fp
 80088aa:	4622      	mov	r2, r4
 80088ac:	4629      	mov	r1, r5
 80088ae:	4630      	mov	r0, r6
 80088b0:	f7ff ff93 	bl	80087da <__sfputs_r>
 80088b4:	3001      	adds	r0, #1
 80088b6:	f000 80aa 	beq.w	8008a0e <_vfiprintf_r+0x20e>
 80088ba:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80088bc:	445a      	add	r2, fp
 80088be:	9209      	str	r2, [sp, #36]	; 0x24
 80088c0:	f89a 3000 	ldrb.w	r3, [sl]
 80088c4:	2b00      	cmp	r3, #0
 80088c6:	f000 80a2 	beq.w	8008a0e <_vfiprintf_r+0x20e>
 80088ca:	2300      	movs	r3, #0
 80088cc:	f04f 32ff 	mov.w	r2, #4294967295
 80088d0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80088d4:	f10a 0a01 	add.w	sl, sl, #1
 80088d8:	9304      	str	r3, [sp, #16]
 80088da:	9307      	str	r3, [sp, #28]
 80088dc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80088e0:	931a      	str	r3, [sp, #104]	; 0x68
 80088e2:	4654      	mov	r4, sl
 80088e4:	2205      	movs	r2, #5
 80088e6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80088ea:	4858      	ldr	r0, [pc, #352]	; (8008a4c <_vfiprintf_r+0x24c>)
 80088ec:	f7f7 fc80 	bl	80001f0 <memchr>
 80088f0:	9a04      	ldr	r2, [sp, #16]
 80088f2:	b9d8      	cbnz	r0, 800892c <_vfiprintf_r+0x12c>
 80088f4:	06d1      	lsls	r1, r2, #27
 80088f6:	bf44      	itt	mi
 80088f8:	2320      	movmi	r3, #32
 80088fa:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80088fe:	0713      	lsls	r3, r2, #28
 8008900:	bf44      	itt	mi
 8008902:	232b      	movmi	r3, #43	; 0x2b
 8008904:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008908:	f89a 3000 	ldrb.w	r3, [sl]
 800890c:	2b2a      	cmp	r3, #42	; 0x2a
 800890e:	d015      	beq.n	800893c <_vfiprintf_r+0x13c>
 8008910:	9a07      	ldr	r2, [sp, #28]
 8008912:	4654      	mov	r4, sl
 8008914:	2000      	movs	r0, #0
 8008916:	f04f 0c0a 	mov.w	ip, #10
 800891a:	4621      	mov	r1, r4
 800891c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008920:	3b30      	subs	r3, #48	; 0x30
 8008922:	2b09      	cmp	r3, #9
 8008924:	d94e      	bls.n	80089c4 <_vfiprintf_r+0x1c4>
 8008926:	b1b0      	cbz	r0, 8008956 <_vfiprintf_r+0x156>
 8008928:	9207      	str	r2, [sp, #28]
 800892a:	e014      	b.n	8008956 <_vfiprintf_r+0x156>
 800892c:	eba0 0308 	sub.w	r3, r0, r8
 8008930:	fa09 f303 	lsl.w	r3, r9, r3
 8008934:	4313      	orrs	r3, r2
 8008936:	9304      	str	r3, [sp, #16]
 8008938:	46a2      	mov	sl, r4
 800893a:	e7d2      	b.n	80088e2 <_vfiprintf_r+0xe2>
 800893c:	9b03      	ldr	r3, [sp, #12]
 800893e:	1d19      	adds	r1, r3, #4
 8008940:	681b      	ldr	r3, [r3, #0]
 8008942:	9103      	str	r1, [sp, #12]
 8008944:	2b00      	cmp	r3, #0
 8008946:	bfbb      	ittet	lt
 8008948:	425b      	neglt	r3, r3
 800894a:	f042 0202 	orrlt.w	r2, r2, #2
 800894e:	9307      	strge	r3, [sp, #28]
 8008950:	9307      	strlt	r3, [sp, #28]
 8008952:	bfb8      	it	lt
 8008954:	9204      	strlt	r2, [sp, #16]
 8008956:	7823      	ldrb	r3, [r4, #0]
 8008958:	2b2e      	cmp	r3, #46	; 0x2e
 800895a:	d10c      	bne.n	8008976 <_vfiprintf_r+0x176>
 800895c:	7863      	ldrb	r3, [r4, #1]
 800895e:	2b2a      	cmp	r3, #42	; 0x2a
 8008960:	d135      	bne.n	80089ce <_vfiprintf_r+0x1ce>
 8008962:	9b03      	ldr	r3, [sp, #12]
 8008964:	1d1a      	adds	r2, r3, #4
 8008966:	681b      	ldr	r3, [r3, #0]
 8008968:	9203      	str	r2, [sp, #12]
 800896a:	2b00      	cmp	r3, #0
 800896c:	bfb8      	it	lt
 800896e:	f04f 33ff 	movlt.w	r3, #4294967295
 8008972:	3402      	adds	r4, #2
 8008974:	9305      	str	r3, [sp, #20]
 8008976:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8008a5c <_vfiprintf_r+0x25c>
 800897a:	7821      	ldrb	r1, [r4, #0]
 800897c:	2203      	movs	r2, #3
 800897e:	4650      	mov	r0, sl
 8008980:	f7f7 fc36 	bl	80001f0 <memchr>
 8008984:	b140      	cbz	r0, 8008998 <_vfiprintf_r+0x198>
 8008986:	2340      	movs	r3, #64	; 0x40
 8008988:	eba0 000a 	sub.w	r0, r0, sl
 800898c:	fa03 f000 	lsl.w	r0, r3, r0
 8008990:	9b04      	ldr	r3, [sp, #16]
 8008992:	4303      	orrs	r3, r0
 8008994:	3401      	adds	r4, #1
 8008996:	9304      	str	r3, [sp, #16]
 8008998:	f814 1b01 	ldrb.w	r1, [r4], #1
 800899c:	482c      	ldr	r0, [pc, #176]	; (8008a50 <_vfiprintf_r+0x250>)
 800899e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80089a2:	2206      	movs	r2, #6
 80089a4:	f7f7 fc24 	bl	80001f0 <memchr>
 80089a8:	2800      	cmp	r0, #0
 80089aa:	d03f      	beq.n	8008a2c <_vfiprintf_r+0x22c>
 80089ac:	4b29      	ldr	r3, [pc, #164]	; (8008a54 <_vfiprintf_r+0x254>)
 80089ae:	bb1b      	cbnz	r3, 80089f8 <_vfiprintf_r+0x1f8>
 80089b0:	9b03      	ldr	r3, [sp, #12]
 80089b2:	3307      	adds	r3, #7
 80089b4:	f023 0307 	bic.w	r3, r3, #7
 80089b8:	3308      	adds	r3, #8
 80089ba:	9303      	str	r3, [sp, #12]
 80089bc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80089be:	443b      	add	r3, r7
 80089c0:	9309      	str	r3, [sp, #36]	; 0x24
 80089c2:	e767      	b.n	8008894 <_vfiprintf_r+0x94>
 80089c4:	fb0c 3202 	mla	r2, ip, r2, r3
 80089c8:	460c      	mov	r4, r1
 80089ca:	2001      	movs	r0, #1
 80089cc:	e7a5      	b.n	800891a <_vfiprintf_r+0x11a>
 80089ce:	2300      	movs	r3, #0
 80089d0:	3401      	adds	r4, #1
 80089d2:	9305      	str	r3, [sp, #20]
 80089d4:	4619      	mov	r1, r3
 80089d6:	f04f 0c0a 	mov.w	ip, #10
 80089da:	4620      	mov	r0, r4
 80089dc:	f810 2b01 	ldrb.w	r2, [r0], #1
 80089e0:	3a30      	subs	r2, #48	; 0x30
 80089e2:	2a09      	cmp	r2, #9
 80089e4:	d903      	bls.n	80089ee <_vfiprintf_r+0x1ee>
 80089e6:	2b00      	cmp	r3, #0
 80089e8:	d0c5      	beq.n	8008976 <_vfiprintf_r+0x176>
 80089ea:	9105      	str	r1, [sp, #20]
 80089ec:	e7c3      	b.n	8008976 <_vfiprintf_r+0x176>
 80089ee:	fb0c 2101 	mla	r1, ip, r1, r2
 80089f2:	4604      	mov	r4, r0
 80089f4:	2301      	movs	r3, #1
 80089f6:	e7f0      	b.n	80089da <_vfiprintf_r+0x1da>
 80089f8:	ab03      	add	r3, sp, #12
 80089fa:	9300      	str	r3, [sp, #0]
 80089fc:	462a      	mov	r2, r5
 80089fe:	4b16      	ldr	r3, [pc, #88]	; (8008a58 <_vfiprintf_r+0x258>)
 8008a00:	a904      	add	r1, sp, #16
 8008a02:	4630      	mov	r0, r6
 8008a04:	f7fd fe30 	bl	8006668 <_printf_float>
 8008a08:	4607      	mov	r7, r0
 8008a0a:	1c78      	adds	r0, r7, #1
 8008a0c:	d1d6      	bne.n	80089bc <_vfiprintf_r+0x1bc>
 8008a0e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008a10:	07d9      	lsls	r1, r3, #31
 8008a12:	d405      	bmi.n	8008a20 <_vfiprintf_r+0x220>
 8008a14:	89ab      	ldrh	r3, [r5, #12]
 8008a16:	059a      	lsls	r2, r3, #22
 8008a18:	d402      	bmi.n	8008a20 <_vfiprintf_r+0x220>
 8008a1a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008a1c:	f000 faaf 	bl	8008f7e <__retarget_lock_release_recursive>
 8008a20:	89ab      	ldrh	r3, [r5, #12]
 8008a22:	065b      	lsls	r3, r3, #25
 8008a24:	f53f af12 	bmi.w	800884c <_vfiprintf_r+0x4c>
 8008a28:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008a2a:	e711      	b.n	8008850 <_vfiprintf_r+0x50>
 8008a2c:	ab03      	add	r3, sp, #12
 8008a2e:	9300      	str	r3, [sp, #0]
 8008a30:	462a      	mov	r2, r5
 8008a32:	4b09      	ldr	r3, [pc, #36]	; (8008a58 <_vfiprintf_r+0x258>)
 8008a34:	a904      	add	r1, sp, #16
 8008a36:	4630      	mov	r0, r6
 8008a38:	f7fe f8ba 	bl	8006bb0 <_printf_i>
 8008a3c:	e7e4      	b.n	8008a08 <_vfiprintf_r+0x208>
 8008a3e:	bf00      	nop
 8008a40:	0800a914 	.word	0x0800a914
 8008a44:	0800a934 	.word	0x0800a934
 8008a48:	0800a8f4 	.word	0x0800a8f4
 8008a4c:	0800a79c 	.word	0x0800a79c
 8008a50:	0800a7a6 	.word	0x0800a7a6
 8008a54:	08006669 	.word	0x08006669
 8008a58:	080087db 	.word	0x080087db
 8008a5c:	0800a7a2 	.word	0x0800a7a2

08008a60 <__swbuf_r>:
 8008a60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a62:	460e      	mov	r6, r1
 8008a64:	4614      	mov	r4, r2
 8008a66:	4605      	mov	r5, r0
 8008a68:	b118      	cbz	r0, 8008a72 <__swbuf_r+0x12>
 8008a6a:	6983      	ldr	r3, [r0, #24]
 8008a6c:	b90b      	cbnz	r3, 8008a72 <__swbuf_r+0x12>
 8008a6e:	f000 f9e7 	bl	8008e40 <__sinit>
 8008a72:	4b21      	ldr	r3, [pc, #132]	; (8008af8 <__swbuf_r+0x98>)
 8008a74:	429c      	cmp	r4, r3
 8008a76:	d12b      	bne.n	8008ad0 <__swbuf_r+0x70>
 8008a78:	686c      	ldr	r4, [r5, #4]
 8008a7a:	69a3      	ldr	r3, [r4, #24]
 8008a7c:	60a3      	str	r3, [r4, #8]
 8008a7e:	89a3      	ldrh	r3, [r4, #12]
 8008a80:	071a      	lsls	r2, r3, #28
 8008a82:	d52f      	bpl.n	8008ae4 <__swbuf_r+0x84>
 8008a84:	6923      	ldr	r3, [r4, #16]
 8008a86:	b36b      	cbz	r3, 8008ae4 <__swbuf_r+0x84>
 8008a88:	6923      	ldr	r3, [r4, #16]
 8008a8a:	6820      	ldr	r0, [r4, #0]
 8008a8c:	1ac0      	subs	r0, r0, r3
 8008a8e:	6963      	ldr	r3, [r4, #20]
 8008a90:	b2f6      	uxtb	r6, r6
 8008a92:	4283      	cmp	r3, r0
 8008a94:	4637      	mov	r7, r6
 8008a96:	dc04      	bgt.n	8008aa2 <__swbuf_r+0x42>
 8008a98:	4621      	mov	r1, r4
 8008a9a:	4628      	mov	r0, r5
 8008a9c:	f000 f93c 	bl	8008d18 <_fflush_r>
 8008aa0:	bb30      	cbnz	r0, 8008af0 <__swbuf_r+0x90>
 8008aa2:	68a3      	ldr	r3, [r4, #8]
 8008aa4:	3b01      	subs	r3, #1
 8008aa6:	60a3      	str	r3, [r4, #8]
 8008aa8:	6823      	ldr	r3, [r4, #0]
 8008aaa:	1c5a      	adds	r2, r3, #1
 8008aac:	6022      	str	r2, [r4, #0]
 8008aae:	701e      	strb	r6, [r3, #0]
 8008ab0:	6963      	ldr	r3, [r4, #20]
 8008ab2:	3001      	adds	r0, #1
 8008ab4:	4283      	cmp	r3, r0
 8008ab6:	d004      	beq.n	8008ac2 <__swbuf_r+0x62>
 8008ab8:	89a3      	ldrh	r3, [r4, #12]
 8008aba:	07db      	lsls	r3, r3, #31
 8008abc:	d506      	bpl.n	8008acc <__swbuf_r+0x6c>
 8008abe:	2e0a      	cmp	r6, #10
 8008ac0:	d104      	bne.n	8008acc <__swbuf_r+0x6c>
 8008ac2:	4621      	mov	r1, r4
 8008ac4:	4628      	mov	r0, r5
 8008ac6:	f000 f927 	bl	8008d18 <_fflush_r>
 8008aca:	b988      	cbnz	r0, 8008af0 <__swbuf_r+0x90>
 8008acc:	4638      	mov	r0, r7
 8008ace:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008ad0:	4b0a      	ldr	r3, [pc, #40]	; (8008afc <__swbuf_r+0x9c>)
 8008ad2:	429c      	cmp	r4, r3
 8008ad4:	d101      	bne.n	8008ada <__swbuf_r+0x7a>
 8008ad6:	68ac      	ldr	r4, [r5, #8]
 8008ad8:	e7cf      	b.n	8008a7a <__swbuf_r+0x1a>
 8008ada:	4b09      	ldr	r3, [pc, #36]	; (8008b00 <__swbuf_r+0xa0>)
 8008adc:	429c      	cmp	r4, r3
 8008ade:	bf08      	it	eq
 8008ae0:	68ec      	ldreq	r4, [r5, #12]
 8008ae2:	e7ca      	b.n	8008a7a <__swbuf_r+0x1a>
 8008ae4:	4621      	mov	r1, r4
 8008ae6:	4628      	mov	r0, r5
 8008ae8:	f000 f81a 	bl	8008b20 <__swsetup_r>
 8008aec:	2800      	cmp	r0, #0
 8008aee:	d0cb      	beq.n	8008a88 <__swbuf_r+0x28>
 8008af0:	f04f 37ff 	mov.w	r7, #4294967295
 8008af4:	e7ea      	b.n	8008acc <__swbuf_r+0x6c>
 8008af6:	bf00      	nop
 8008af8:	0800a914 	.word	0x0800a914
 8008afc:	0800a934 	.word	0x0800a934
 8008b00:	0800a8f4 	.word	0x0800a8f4

08008b04 <__ascii_wctomb>:
 8008b04:	b149      	cbz	r1, 8008b1a <__ascii_wctomb+0x16>
 8008b06:	2aff      	cmp	r2, #255	; 0xff
 8008b08:	bf85      	ittet	hi
 8008b0a:	238a      	movhi	r3, #138	; 0x8a
 8008b0c:	6003      	strhi	r3, [r0, #0]
 8008b0e:	700a      	strbls	r2, [r1, #0]
 8008b10:	f04f 30ff 	movhi.w	r0, #4294967295
 8008b14:	bf98      	it	ls
 8008b16:	2001      	movls	r0, #1
 8008b18:	4770      	bx	lr
 8008b1a:	4608      	mov	r0, r1
 8008b1c:	4770      	bx	lr
	...

08008b20 <__swsetup_r>:
 8008b20:	4b32      	ldr	r3, [pc, #200]	; (8008bec <__swsetup_r+0xcc>)
 8008b22:	b570      	push	{r4, r5, r6, lr}
 8008b24:	681d      	ldr	r5, [r3, #0]
 8008b26:	4606      	mov	r6, r0
 8008b28:	460c      	mov	r4, r1
 8008b2a:	b125      	cbz	r5, 8008b36 <__swsetup_r+0x16>
 8008b2c:	69ab      	ldr	r3, [r5, #24]
 8008b2e:	b913      	cbnz	r3, 8008b36 <__swsetup_r+0x16>
 8008b30:	4628      	mov	r0, r5
 8008b32:	f000 f985 	bl	8008e40 <__sinit>
 8008b36:	4b2e      	ldr	r3, [pc, #184]	; (8008bf0 <__swsetup_r+0xd0>)
 8008b38:	429c      	cmp	r4, r3
 8008b3a:	d10f      	bne.n	8008b5c <__swsetup_r+0x3c>
 8008b3c:	686c      	ldr	r4, [r5, #4]
 8008b3e:	89a3      	ldrh	r3, [r4, #12]
 8008b40:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008b44:	0719      	lsls	r1, r3, #28
 8008b46:	d42c      	bmi.n	8008ba2 <__swsetup_r+0x82>
 8008b48:	06dd      	lsls	r5, r3, #27
 8008b4a:	d411      	bmi.n	8008b70 <__swsetup_r+0x50>
 8008b4c:	2309      	movs	r3, #9
 8008b4e:	6033      	str	r3, [r6, #0]
 8008b50:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008b54:	81a3      	strh	r3, [r4, #12]
 8008b56:	f04f 30ff 	mov.w	r0, #4294967295
 8008b5a:	e03e      	b.n	8008bda <__swsetup_r+0xba>
 8008b5c:	4b25      	ldr	r3, [pc, #148]	; (8008bf4 <__swsetup_r+0xd4>)
 8008b5e:	429c      	cmp	r4, r3
 8008b60:	d101      	bne.n	8008b66 <__swsetup_r+0x46>
 8008b62:	68ac      	ldr	r4, [r5, #8]
 8008b64:	e7eb      	b.n	8008b3e <__swsetup_r+0x1e>
 8008b66:	4b24      	ldr	r3, [pc, #144]	; (8008bf8 <__swsetup_r+0xd8>)
 8008b68:	429c      	cmp	r4, r3
 8008b6a:	bf08      	it	eq
 8008b6c:	68ec      	ldreq	r4, [r5, #12]
 8008b6e:	e7e6      	b.n	8008b3e <__swsetup_r+0x1e>
 8008b70:	0758      	lsls	r0, r3, #29
 8008b72:	d512      	bpl.n	8008b9a <__swsetup_r+0x7a>
 8008b74:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008b76:	b141      	cbz	r1, 8008b8a <__swsetup_r+0x6a>
 8008b78:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008b7c:	4299      	cmp	r1, r3
 8008b7e:	d002      	beq.n	8008b86 <__swsetup_r+0x66>
 8008b80:	4630      	mov	r0, r6
 8008b82:	f7ff fb6f 	bl	8008264 <_free_r>
 8008b86:	2300      	movs	r3, #0
 8008b88:	6363      	str	r3, [r4, #52]	; 0x34
 8008b8a:	89a3      	ldrh	r3, [r4, #12]
 8008b8c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008b90:	81a3      	strh	r3, [r4, #12]
 8008b92:	2300      	movs	r3, #0
 8008b94:	6063      	str	r3, [r4, #4]
 8008b96:	6923      	ldr	r3, [r4, #16]
 8008b98:	6023      	str	r3, [r4, #0]
 8008b9a:	89a3      	ldrh	r3, [r4, #12]
 8008b9c:	f043 0308 	orr.w	r3, r3, #8
 8008ba0:	81a3      	strh	r3, [r4, #12]
 8008ba2:	6923      	ldr	r3, [r4, #16]
 8008ba4:	b94b      	cbnz	r3, 8008bba <__swsetup_r+0x9a>
 8008ba6:	89a3      	ldrh	r3, [r4, #12]
 8008ba8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008bac:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008bb0:	d003      	beq.n	8008bba <__swsetup_r+0x9a>
 8008bb2:	4621      	mov	r1, r4
 8008bb4:	4630      	mov	r0, r6
 8008bb6:	f000 fa07 	bl	8008fc8 <__smakebuf_r>
 8008bba:	89a0      	ldrh	r0, [r4, #12]
 8008bbc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008bc0:	f010 0301 	ands.w	r3, r0, #1
 8008bc4:	d00a      	beq.n	8008bdc <__swsetup_r+0xbc>
 8008bc6:	2300      	movs	r3, #0
 8008bc8:	60a3      	str	r3, [r4, #8]
 8008bca:	6963      	ldr	r3, [r4, #20]
 8008bcc:	425b      	negs	r3, r3
 8008bce:	61a3      	str	r3, [r4, #24]
 8008bd0:	6923      	ldr	r3, [r4, #16]
 8008bd2:	b943      	cbnz	r3, 8008be6 <__swsetup_r+0xc6>
 8008bd4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008bd8:	d1ba      	bne.n	8008b50 <__swsetup_r+0x30>
 8008bda:	bd70      	pop	{r4, r5, r6, pc}
 8008bdc:	0781      	lsls	r1, r0, #30
 8008bde:	bf58      	it	pl
 8008be0:	6963      	ldrpl	r3, [r4, #20]
 8008be2:	60a3      	str	r3, [r4, #8]
 8008be4:	e7f4      	b.n	8008bd0 <__swsetup_r+0xb0>
 8008be6:	2000      	movs	r0, #0
 8008be8:	e7f7      	b.n	8008bda <__swsetup_r+0xba>
 8008bea:	bf00      	nop
 8008bec:	20000010 	.word	0x20000010
 8008bf0:	0800a914 	.word	0x0800a914
 8008bf4:	0800a934 	.word	0x0800a934
 8008bf8:	0800a8f4 	.word	0x0800a8f4

08008bfc <abort>:
 8008bfc:	b508      	push	{r3, lr}
 8008bfe:	2006      	movs	r0, #6
 8008c00:	f000 fa52 	bl	80090a8 <raise>
 8008c04:	2001      	movs	r0, #1
 8008c06:	f7f9 fbad 	bl	8002364 <_exit>
	...

08008c0c <__sflush_r>:
 8008c0c:	898a      	ldrh	r2, [r1, #12]
 8008c0e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008c12:	4605      	mov	r5, r0
 8008c14:	0710      	lsls	r0, r2, #28
 8008c16:	460c      	mov	r4, r1
 8008c18:	d458      	bmi.n	8008ccc <__sflush_r+0xc0>
 8008c1a:	684b      	ldr	r3, [r1, #4]
 8008c1c:	2b00      	cmp	r3, #0
 8008c1e:	dc05      	bgt.n	8008c2c <__sflush_r+0x20>
 8008c20:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008c22:	2b00      	cmp	r3, #0
 8008c24:	dc02      	bgt.n	8008c2c <__sflush_r+0x20>
 8008c26:	2000      	movs	r0, #0
 8008c28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008c2c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008c2e:	2e00      	cmp	r6, #0
 8008c30:	d0f9      	beq.n	8008c26 <__sflush_r+0x1a>
 8008c32:	2300      	movs	r3, #0
 8008c34:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008c38:	682f      	ldr	r7, [r5, #0]
 8008c3a:	602b      	str	r3, [r5, #0]
 8008c3c:	d032      	beq.n	8008ca4 <__sflush_r+0x98>
 8008c3e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008c40:	89a3      	ldrh	r3, [r4, #12]
 8008c42:	075a      	lsls	r2, r3, #29
 8008c44:	d505      	bpl.n	8008c52 <__sflush_r+0x46>
 8008c46:	6863      	ldr	r3, [r4, #4]
 8008c48:	1ac0      	subs	r0, r0, r3
 8008c4a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008c4c:	b10b      	cbz	r3, 8008c52 <__sflush_r+0x46>
 8008c4e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008c50:	1ac0      	subs	r0, r0, r3
 8008c52:	2300      	movs	r3, #0
 8008c54:	4602      	mov	r2, r0
 8008c56:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008c58:	6a21      	ldr	r1, [r4, #32]
 8008c5a:	4628      	mov	r0, r5
 8008c5c:	47b0      	blx	r6
 8008c5e:	1c43      	adds	r3, r0, #1
 8008c60:	89a3      	ldrh	r3, [r4, #12]
 8008c62:	d106      	bne.n	8008c72 <__sflush_r+0x66>
 8008c64:	6829      	ldr	r1, [r5, #0]
 8008c66:	291d      	cmp	r1, #29
 8008c68:	d82c      	bhi.n	8008cc4 <__sflush_r+0xb8>
 8008c6a:	4a2a      	ldr	r2, [pc, #168]	; (8008d14 <__sflush_r+0x108>)
 8008c6c:	40ca      	lsrs	r2, r1
 8008c6e:	07d6      	lsls	r6, r2, #31
 8008c70:	d528      	bpl.n	8008cc4 <__sflush_r+0xb8>
 8008c72:	2200      	movs	r2, #0
 8008c74:	6062      	str	r2, [r4, #4]
 8008c76:	04d9      	lsls	r1, r3, #19
 8008c78:	6922      	ldr	r2, [r4, #16]
 8008c7a:	6022      	str	r2, [r4, #0]
 8008c7c:	d504      	bpl.n	8008c88 <__sflush_r+0x7c>
 8008c7e:	1c42      	adds	r2, r0, #1
 8008c80:	d101      	bne.n	8008c86 <__sflush_r+0x7a>
 8008c82:	682b      	ldr	r3, [r5, #0]
 8008c84:	b903      	cbnz	r3, 8008c88 <__sflush_r+0x7c>
 8008c86:	6560      	str	r0, [r4, #84]	; 0x54
 8008c88:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008c8a:	602f      	str	r7, [r5, #0]
 8008c8c:	2900      	cmp	r1, #0
 8008c8e:	d0ca      	beq.n	8008c26 <__sflush_r+0x1a>
 8008c90:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008c94:	4299      	cmp	r1, r3
 8008c96:	d002      	beq.n	8008c9e <__sflush_r+0x92>
 8008c98:	4628      	mov	r0, r5
 8008c9a:	f7ff fae3 	bl	8008264 <_free_r>
 8008c9e:	2000      	movs	r0, #0
 8008ca0:	6360      	str	r0, [r4, #52]	; 0x34
 8008ca2:	e7c1      	b.n	8008c28 <__sflush_r+0x1c>
 8008ca4:	6a21      	ldr	r1, [r4, #32]
 8008ca6:	2301      	movs	r3, #1
 8008ca8:	4628      	mov	r0, r5
 8008caa:	47b0      	blx	r6
 8008cac:	1c41      	adds	r1, r0, #1
 8008cae:	d1c7      	bne.n	8008c40 <__sflush_r+0x34>
 8008cb0:	682b      	ldr	r3, [r5, #0]
 8008cb2:	2b00      	cmp	r3, #0
 8008cb4:	d0c4      	beq.n	8008c40 <__sflush_r+0x34>
 8008cb6:	2b1d      	cmp	r3, #29
 8008cb8:	d001      	beq.n	8008cbe <__sflush_r+0xb2>
 8008cba:	2b16      	cmp	r3, #22
 8008cbc:	d101      	bne.n	8008cc2 <__sflush_r+0xb6>
 8008cbe:	602f      	str	r7, [r5, #0]
 8008cc0:	e7b1      	b.n	8008c26 <__sflush_r+0x1a>
 8008cc2:	89a3      	ldrh	r3, [r4, #12]
 8008cc4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008cc8:	81a3      	strh	r3, [r4, #12]
 8008cca:	e7ad      	b.n	8008c28 <__sflush_r+0x1c>
 8008ccc:	690f      	ldr	r7, [r1, #16]
 8008cce:	2f00      	cmp	r7, #0
 8008cd0:	d0a9      	beq.n	8008c26 <__sflush_r+0x1a>
 8008cd2:	0793      	lsls	r3, r2, #30
 8008cd4:	680e      	ldr	r6, [r1, #0]
 8008cd6:	bf08      	it	eq
 8008cd8:	694b      	ldreq	r3, [r1, #20]
 8008cda:	600f      	str	r7, [r1, #0]
 8008cdc:	bf18      	it	ne
 8008cde:	2300      	movne	r3, #0
 8008ce0:	eba6 0807 	sub.w	r8, r6, r7
 8008ce4:	608b      	str	r3, [r1, #8]
 8008ce6:	f1b8 0f00 	cmp.w	r8, #0
 8008cea:	dd9c      	ble.n	8008c26 <__sflush_r+0x1a>
 8008cec:	6a21      	ldr	r1, [r4, #32]
 8008cee:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008cf0:	4643      	mov	r3, r8
 8008cf2:	463a      	mov	r2, r7
 8008cf4:	4628      	mov	r0, r5
 8008cf6:	47b0      	blx	r6
 8008cf8:	2800      	cmp	r0, #0
 8008cfa:	dc06      	bgt.n	8008d0a <__sflush_r+0xfe>
 8008cfc:	89a3      	ldrh	r3, [r4, #12]
 8008cfe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008d02:	81a3      	strh	r3, [r4, #12]
 8008d04:	f04f 30ff 	mov.w	r0, #4294967295
 8008d08:	e78e      	b.n	8008c28 <__sflush_r+0x1c>
 8008d0a:	4407      	add	r7, r0
 8008d0c:	eba8 0800 	sub.w	r8, r8, r0
 8008d10:	e7e9      	b.n	8008ce6 <__sflush_r+0xda>
 8008d12:	bf00      	nop
 8008d14:	20400001 	.word	0x20400001

08008d18 <_fflush_r>:
 8008d18:	b538      	push	{r3, r4, r5, lr}
 8008d1a:	690b      	ldr	r3, [r1, #16]
 8008d1c:	4605      	mov	r5, r0
 8008d1e:	460c      	mov	r4, r1
 8008d20:	b913      	cbnz	r3, 8008d28 <_fflush_r+0x10>
 8008d22:	2500      	movs	r5, #0
 8008d24:	4628      	mov	r0, r5
 8008d26:	bd38      	pop	{r3, r4, r5, pc}
 8008d28:	b118      	cbz	r0, 8008d32 <_fflush_r+0x1a>
 8008d2a:	6983      	ldr	r3, [r0, #24]
 8008d2c:	b90b      	cbnz	r3, 8008d32 <_fflush_r+0x1a>
 8008d2e:	f000 f887 	bl	8008e40 <__sinit>
 8008d32:	4b14      	ldr	r3, [pc, #80]	; (8008d84 <_fflush_r+0x6c>)
 8008d34:	429c      	cmp	r4, r3
 8008d36:	d11b      	bne.n	8008d70 <_fflush_r+0x58>
 8008d38:	686c      	ldr	r4, [r5, #4]
 8008d3a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008d3e:	2b00      	cmp	r3, #0
 8008d40:	d0ef      	beq.n	8008d22 <_fflush_r+0xa>
 8008d42:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008d44:	07d0      	lsls	r0, r2, #31
 8008d46:	d404      	bmi.n	8008d52 <_fflush_r+0x3a>
 8008d48:	0599      	lsls	r1, r3, #22
 8008d4a:	d402      	bmi.n	8008d52 <_fflush_r+0x3a>
 8008d4c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008d4e:	f000 f915 	bl	8008f7c <__retarget_lock_acquire_recursive>
 8008d52:	4628      	mov	r0, r5
 8008d54:	4621      	mov	r1, r4
 8008d56:	f7ff ff59 	bl	8008c0c <__sflush_r>
 8008d5a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008d5c:	07da      	lsls	r2, r3, #31
 8008d5e:	4605      	mov	r5, r0
 8008d60:	d4e0      	bmi.n	8008d24 <_fflush_r+0xc>
 8008d62:	89a3      	ldrh	r3, [r4, #12]
 8008d64:	059b      	lsls	r3, r3, #22
 8008d66:	d4dd      	bmi.n	8008d24 <_fflush_r+0xc>
 8008d68:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008d6a:	f000 f908 	bl	8008f7e <__retarget_lock_release_recursive>
 8008d6e:	e7d9      	b.n	8008d24 <_fflush_r+0xc>
 8008d70:	4b05      	ldr	r3, [pc, #20]	; (8008d88 <_fflush_r+0x70>)
 8008d72:	429c      	cmp	r4, r3
 8008d74:	d101      	bne.n	8008d7a <_fflush_r+0x62>
 8008d76:	68ac      	ldr	r4, [r5, #8]
 8008d78:	e7df      	b.n	8008d3a <_fflush_r+0x22>
 8008d7a:	4b04      	ldr	r3, [pc, #16]	; (8008d8c <_fflush_r+0x74>)
 8008d7c:	429c      	cmp	r4, r3
 8008d7e:	bf08      	it	eq
 8008d80:	68ec      	ldreq	r4, [r5, #12]
 8008d82:	e7da      	b.n	8008d3a <_fflush_r+0x22>
 8008d84:	0800a914 	.word	0x0800a914
 8008d88:	0800a934 	.word	0x0800a934
 8008d8c:	0800a8f4 	.word	0x0800a8f4

08008d90 <std>:
 8008d90:	2300      	movs	r3, #0
 8008d92:	b510      	push	{r4, lr}
 8008d94:	4604      	mov	r4, r0
 8008d96:	e9c0 3300 	strd	r3, r3, [r0]
 8008d9a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008d9e:	6083      	str	r3, [r0, #8]
 8008da0:	8181      	strh	r1, [r0, #12]
 8008da2:	6643      	str	r3, [r0, #100]	; 0x64
 8008da4:	81c2      	strh	r2, [r0, #14]
 8008da6:	6183      	str	r3, [r0, #24]
 8008da8:	4619      	mov	r1, r3
 8008daa:	2208      	movs	r2, #8
 8008dac:	305c      	adds	r0, #92	; 0x5c
 8008dae:	f7fd fbb3 	bl	8006518 <memset>
 8008db2:	4b05      	ldr	r3, [pc, #20]	; (8008dc8 <std+0x38>)
 8008db4:	6263      	str	r3, [r4, #36]	; 0x24
 8008db6:	4b05      	ldr	r3, [pc, #20]	; (8008dcc <std+0x3c>)
 8008db8:	62a3      	str	r3, [r4, #40]	; 0x28
 8008dba:	4b05      	ldr	r3, [pc, #20]	; (8008dd0 <std+0x40>)
 8008dbc:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008dbe:	4b05      	ldr	r3, [pc, #20]	; (8008dd4 <std+0x44>)
 8008dc0:	6224      	str	r4, [r4, #32]
 8008dc2:	6323      	str	r3, [r4, #48]	; 0x30
 8008dc4:	bd10      	pop	{r4, pc}
 8008dc6:	bf00      	nop
 8008dc8:	080090e1 	.word	0x080090e1
 8008dcc:	08009103 	.word	0x08009103
 8008dd0:	0800913b 	.word	0x0800913b
 8008dd4:	0800915f 	.word	0x0800915f

08008dd8 <_cleanup_r>:
 8008dd8:	4901      	ldr	r1, [pc, #4]	; (8008de0 <_cleanup_r+0x8>)
 8008dda:	f000 b8af 	b.w	8008f3c <_fwalk_reent>
 8008dde:	bf00      	nop
 8008de0:	08008d19 	.word	0x08008d19

08008de4 <__sfmoreglue>:
 8008de4:	b570      	push	{r4, r5, r6, lr}
 8008de6:	1e4a      	subs	r2, r1, #1
 8008de8:	2568      	movs	r5, #104	; 0x68
 8008dea:	4355      	muls	r5, r2
 8008dec:	460e      	mov	r6, r1
 8008dee:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8008df2:	f7ff fa87 	bl	8008304 <_malloc_r>
 8008df6:	4604      	mov	r4, r0
 8008df8:	b140      	cbz	r0, 8008e0c <__sfmoreglue+0x28>
 8008dfa:	2100      	movs	r1, #0
 8008dfc:	e9c0 1600 	strd	r1, r6, [r0]
 8008e00:	300c      	adds	r0, #12
 8008e02:	60a0      	str	r0, [r4, #8]
 8008e04:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008e08:	f7fd fb86 	bl	8006518 <memset>
 8008e0c:	4620      	mov	r0, r4
 8008e0e:	bd70      	pop	{r4, r5, r6, pc}

08008e10 <__sfp_lock_acquire>:
 8008e10:	4801      	ldr	r0, [pc, #4]	; (8008e18 <__sfp_lock_acquire+0x8>)
 8008e12:	f000 b8b3 	b.w	8008f7c <__retarget_lock_acquire_recursive>
 8008e16:	bf00      	nop
 8008e18:	20000454 	.word	0x20000454

08008e1c <__sfp_lock_release>:
 8008e1c:	4801      	ldr	r0, [pc, #4]	; (8008e24 <__sfp_lock_release+0x8>)
 8008e1e:	f000 b8ae 	b.w	8008f7e <__retarget_lock_release_recursive>
 8008e22:	bf00      	nop
 8008e24:	20000454 	.word	0x20000454

08008e28 <__sinit_lock_acquire>:
 8008e28:	4801      	ldr	r0, [pc, #4]	; (8008e30 <__sinit_lock_acquire+0x8>)
 8008e2a:	f000 b8a7 	b.w	8008f7c <__retarget_lock_acquire_recursive>
 8008e2e:	bf00      	nop
 8008e30:	2000044f 	.word	0x2000044f

08008e34 <__sinit_lock_release>:
 8008e34:	4801      	ldr	r0, [pc, #4]	; (8008e3c <__sinit_lock_release+0x8>)
 8008e36:	f000 b8a2 	b.w	8008f7e <__retarget_lock_release_recursive>
 8008e3a:	bf00      	nop
 8008e3c:	2000044f 	.word	0x2000044f

08008e40 <__sinit>:
 8008e40:	b510      	push	{r4, lr}
 8008e42:	4604      	mov	r4, r0
 8008e44:	f7ff fff0 	bl	8008e28 <__sinit_lock_acquire>
 8008e48:	69a3      	ldr	r3, [r4, #24]
 8008e4a:	b11b      	cbz	r3, 8008e54 <__sinit+0x14>
 8008e4c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008e50:	f7ff bff0 	b.w	8008e34 <__sinit_lock_release>
 8008e54:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8008e58:	6523      	str	r3, [r4, #80]	; 0x50
 8008e5a:	4b13      	ldr	r3, [pc, #76]	; (8008ea8 <__sinit+0x68>)
 8008e5c:	4a13      	ldr	r2, [pc, #76]	; (8008eac <__sinit+0x6c>)
 8008e5e:	681b      	ldr	r3, [r3, #0]
 8008e60:	62a2      	str	r2, [r4, #40]	; 0x28
 8008e62:	42a3      	cmp	r3, r4
 8008e64:	bf04      	itt	eq
 8008e66:	2301      	moveq	r3, #1
 8008e68:	61a3      	streq	r3, [r4, #24]
 8008e6a:	4620      	mov	r0, r4
 8008e6c:	f000 f820 	bl	8008eb0 <__sfp>
 8008e70:	6060      	str	r0, [r4, #4]
 8008e72:	4620      	mov	r0, r4
 8008e74:	f000 f81c 	bl	8008eb0 <__sfp>
 8008e78:	60a0      	str	r0, [r4, #8]
 8008e7a:	4620      	mov	r0, r4
 8008e7c:	f000 f818 	bl	8008eb0 <__sfp>
 8008e80:	2200      	movs	r2, #0
 8008e82:	60e0      	str	r0, [r4, #12]
 8008e84:	2104      	movs	r1, #4
 8008e86:	6860      	ldr	r0, [r4, #4]
 8008e88:	f7ff ff82 	bl	8008d90 <std>
 8008e8c:	68a0      	ldr	r0, [r4, #8]
 8008e8e:	2201      	movs	r2, #1
 8008e90:	2109      	movs	r1, #9
 8008e92:	f7ff ff7d 	bl	8008d90 <std>
 8008e96:	68e0      	ldr	r0, [r4, #12]
 8008e98:	2202      	movs	r2, #2
 8008e9a:	2112      	movs	r1, #18
 8008e9c:	f7ff ff78 	bl	8008d90 <std>
 8008ea0:	2301      	movs	r3, #1
 8008ea2:	61a3      	str	r3, [r4, #24]
 8008ea4:	e7d2      	b.n	8008e4c <__sinit+0xc>
 8008ea6:	bf00      	nop
 8008ea8:	0800a574 	.word	0x0800a574
 8008eac:	08008dd9 	.word	0x08008dd9

08008eb0 <__sfp>:
 8008eb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008eb2:	4607      	mov	r7, r0
 8008eb4:	f7ff ffac 	bl	8008e10 <__sfp_lock_acquire>
 8008eb8:	4b1e      	ldr	r3, [pc, #120]	; (8008f34 <__sfp+0x84>)
 8008eba:	681e      	ldr	r6, [r3, #0]
 8008ebc:	69b3      	ldr	r3, [r6, #24]
 8008ebe:	b913      	cbnz	r3, 8008ec6 <__sfp+0x16>
 8008ec0:	4630      	mov	r0, r6
 8008ec2:	f7ff ffbd 	bl	8008e40 <__sinit>
 8008ec6:	3648      	adds	r6, #72	; 0x48
 8008ec8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8008ecc:	3b01      	subs	r3, #1
 8008ece:	d503      	bpl.n	8008ed8 <__sfp+0x28>
 8008ed0:	6833      	ldr	r3, [r6, #0]
 8008ed2:	b30b      	cbz	r3, 8008f18 <__sfp+0x68>
 8008ed4:	6836      	ldr	r6, [r6, #0]
 8008ed6:	e7f7      	b.n	8008ec8 <__sfp+0x18>
 8008ed8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008edc:	b9d5      	cbnz	r5, 8008f14 <__sfp+0x64>
 8008ede:	4b16      	ldr	r3, [pc, #88]	; (8008f38 <__sfp+0x88>)
 8008ee0:	60e3      	str	r3, [r4, #12]
 8008ee2:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008ee6:	6665      	str	r5, [r4, #100]	; 0x64
 8008ee8:	f000 f847 	bl	8008f7a <__retarget_lock_init_recursive>
 8008eec:	f7ff ff96 	bl	8008e1c <__sfp_lock_release>
 8008ef0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8008ef4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8008ef8:	6025      	str	r5, [r4, #0]
 8008efa:	61a5      	str	r5, [r4, #24]
 8008efc:	2208      	movs	r2, #8
 8008efe:	4629      	mov	r1, r5
 8008f00:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008f04:	f7fd fb08 	bl	8006518 <memset>
 8008f08:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008f0c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008f10:	4620      	mov	r0, r4
 8008f12:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008f14:	3468      	adds	r4, #104	; 0x68
 8008f16:	e7d9      	b.n	8008ecc <__sfp+0x1c>
 8008f18:	2104      	movs	r1, #4
 8008f1a:	4638      	mov	r0, r7
 8008f1c:	f7ff ff62 	bl	8008de4 <__sfmoreglue>
 8008f20:	4604      	mov	r4, r0
 8008f22:	6030      	str	r0, [r6, #0]
 8008f24:	2800      	cmp	r0, #0
 8008f26:	d1d5      	bne.n	8008ed4 <__sfp+0x24>
 8008f28:	f7ff ff78 	bl	8008e1c <__sfp_lock_release>
 8008f2c:	230c      	movs	r3, #12
 8008f2e:	603b      	str	r3, [r7, #0]
 8008f30:	e7ee      	b.n	8008f10 <__sfp+0x60>
 8008f32:	bf00      	nop
 8008f34:	0800a574 	.word	0x0800a574
 8008f38:	ffff0001 	.word	0xffff0001

08008f3c <_fwalk_reent>:
 8008f3c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008f40:	4606      	mov	r6, r0
 8008f42:	4688      	mov	r8, r1
 8008f44:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008f48:	2700      	movs	r7, #0
 8008f4a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008f4e:	f1b9 0901 	subs.w	r9, r9, #1
 8008f52:	d505      	bpl.n	8008f60 <_fwalk_reent+0x24>
 8008f54:	6824      	ldr	r4, [r4, #0]
 8008f56:	2c00      	cmp	r4, #0
 8008f58:	d1f7      	bne.n	8008f4a <_fwalk_reent+0xe>
 8008f5a:	4638      	mov	r0, r7
 8008f5c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008f60:	89ab      	ldrh	r3, [r5, #12]
 8008f62:	2b01      	cmp	r3, #1
 8008f64:	d907      	bls.n	8008f76 <_fwalk_reent+0x3a>
 8008f66:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008f6a:	3301      	adds	r3, #1
 8008f6c:	d003      	beq.n	8008f76 <_fwalk_reent+0x3a>
 8008f6e:	4629      	mov	r1, r5
 8008f70:	4630      	mov	r0, r6
 8008f72:	47c0      	blx	r8
 8008f74:	4307      	orrs	r7, r0
 8008f76:	3568      	adds	r5, #104	; 0x68
 8008f78:	e7e9      	b.n	8008f4e <_fwalk_reent+0x12>

08008f7a <__retarget_lock_init_recursive>:
 8008f7a:	4770      	bx	lr

08008f7c <__retarget_lock_acquire_recursive>:
 8008f7c:	4770      	bx	lr

08008f7e <__retarget_lock_release_recursive>:
 8008f7e:	4770      	bx	lr

08008f80 <__swhatbuf_r>:
 8008f80:	b570      	push	{r4, r5, r6, lr}
 8008f82:	460e      	mov	r6, r1
 8008f84:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008f88:	2900      	cmp	r1, #0
 8008f8a:	b096      	sub	sp, #88	; 0x58
 8008f8c:	4614      	mov	r4, r2
 8008f8e:	461d      	mov	r5, r3
 8008f90:	da07      	bge.n	8008fa2 <__swhatbuf_r+0x22>
 8008f92:	2300      	movs	r3, #0
 8008f94:	602b      	str	r3, [r5, #0]
 8008f96:	89b3      	ldrh	r3, [r6, #12]
 8008f98:	061a      	lsls	r2, r3, #24
 8008f9a:	d410      	bmi.n	8008fbe <__swhatbuf_r+0x3e>
 8008f9c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008fa0:	e00e      	b.n	8008fc0 <__swhatbuf_r+0x40>
 8008fa2:	466a      	mov	r2, sp
 8008fa4:	f000 f902 	bl	80091ac <_fstat_r>
 8008fa8:	2800      	cmp	r0, #0
 8008faa:	dbf2      	blt.n	8008f92 <__swhatbuf_r+0x12>
 8008fac:	9a01      	ldr	r2, [sp, #4]
 8008fae:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8008fb2:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8008fb6:	425a      	negs	r2, r3
 8008fb8:	415a      	adcs	r2, r3
 8008fba:	602a      	str	r2, [r5, #0]
 8008fbc:	e7ee      	b.n	8008f9c <__swhatbuf_r+0x1c>
 8008fbe:	2340      	movs	r3, #64	; 0x40
 8008fc0:	2000      	movs	r0, #0
 8008fc2:	6023      	str	r3, [r4, #0]
 8008fc4:	b016      	add	sp, #88	; 0x58
 8008fc6:	bd70      	pop	{r4, r5, r6, pc}

08008fc8 <__smakebuf_r>:
 8008fc8:	898b      	ldrh	r3, [r1, #12]
 8008fca:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008fcc:	079d      	lsls	r5, r3, #30
 8008fce:	4606      	mov	r6, r0
 8008fd0:	460c      	mov	r4, r1
 8008fd2:	d507      	bpl.n	8008fe4 <__smakebuf_r+0x1c>
 8008fd4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008fd8:	6023      	str	r3, [r4, #0]
 8008fda:	6123      	str	r3, [r4, #16]
 8008fdc:	2301      	movs	r3, #1
 8008fde:	6163      	str	r3, [r4, #20]
 8008fe0:	b002      	add	sp, #8
 8008fe2:	bd70      	pop	{r4, r5, r6, pc}
 8008fe4:	ab01      	add	r3, sp, #4
 8008fe6:	466a      	mov	r2, sp
 8008fe8:	f7ff ffca 	bl	8008f80 <__swhatbuf_r>
 8008fec:	9900      	ldr	r1, [sp, #0]
 8008fee:	4605      	mov	r5, r0
 8008ff0:	4630      	mov	r0, r6
 8008ff2:	f7ff f987 	bl	8008304 <_malloc_r>
 8008ff6:	b948      	cbnz	r0, 800900c <__smakebuf_r+0x44>
 8008ff8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008ffc:	059a      	lsls	r2, r3, #22
 8008ffe:	d4ef      	bmi.n	8008fe0 <__smakebuf_r+0x18>
 8009000:	f023 0303 	bic.w	r3, r3, #3
 8009004:	f043 0302 	orr.w	r3, r3, #2
 8009008:	81a3      	strh	r3, [r4, #12]
 800900a:	e7e3      	b.n	8008fd4 <__smakebuf_r+0xc>
 800900c:	4b0d      	ldr	r3, [pc, #52]	; (8009044 <__smakebuf_r+0x7c>)
 800900e:	62b3      	str	r3, [r6, #40]	; 0x28
 8009010:	89a3      	ldrh	r3, [r4, #12]
 8009012:	6020      	str	r0, [r4, #0]
 8009014:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009018:	81a3      	strh	r3, [r4, #12]
 800901a:	9b00      	ldr	r3, [sp, #0]
 800901c:	6163      	str	r3, [r4, #20]
 800901e:	9b01      	ldr	r3, [sp, #4]
 8009020:	6120      	str	r0, [r4, #16]
 8009022:	b15b      	cbz	r3, 800903c <__smakebuf_r+0x74>
 8009024:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009028:	4630      	mov	r0, r6
 800902a:	f000 f8d1 	bl	80091d0 <_isatty_r>
 800902e:	b128      	cbz	r0, 800903c <__smakebuf_r+0x74>
 8009030:	89a3      	ldrh	r3, [r4, #12]
 8009032:	f023 0303 	bic.w	r3, r3, #3
 8009036:	f043 0301 	orr.w	r3, r3, #1
 800903a:	81a3      	strh	r3, [r4, #12]
 800903c:	89a0      	ldrh	r0, [r4, #12]
 800903e:	4305      	orrs	r5, r0
 8009040:	81a5      	strh	r5, [r4, #12]
 8009042:	e7cd      	b.n	8008fe0 <__smakebuf_r+0x18>
 8009044:	08008dd9 	.word	0x08008dd9

08009048 <_malloc_usable_size_r>:
 8009048:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800904c:	1f18      	subs	r0, r3, #4
 800904e:	2b00      	cmp	r3, #0
 8009050:	bfbc      	itt	lt
 8009052:	580b      	ldrlt	r3, [r1, r0]
 8009054:	18c0      	addlt	r0, r0, r3
 8009056:	4770      	bx	lr

08009058 <_raise_r>:
 8009058:	291f      	cmp	r1, #31
 800905a:	b538      	push	{r3, r4, r5, lr}
 800905c:	4604      	mov	r4, r0
 800905e:	460d      	mov	r5, r1
 8009060:	d904      	bls.n	800906c <_raise_r+0x14>
 8009062:	2316      	movs	r3, #22
 8009064:	6003      	str	r3, [r0, #0]
 8009066:	f04f 30ff 	mov.w	r0, #4294967295
 800906a:	bd38      	pop	{r3, r4, r5, pc}
 800906c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800906e:	b112      	cbz	r2, 8009076 <_raise_r+0x1e>
 8009070:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009074:	b94b      	cbnz	r3, 800908a <_raise_r+0x32>
 8009076:	4620      	mov	r0, r4
 8009078:	f000 f830 	bl	80090dc <_getpid_r>
 800907c:	462a      	mov	r2, r5
 800907e:	4601      	mov	r1, r0
 8009080:	4620      	mov	r0, r4
 8009082:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009086:	f000 b817 	b.w	80090b8 <_kill_r>
 800908a:	2b01      	cmp	r3, #1
 800908c:	d00a      	beq.n	80090a4 <_raise_r+0x4c>
 800908e:	1c59      	adds	r1, r3, #1
 8009090:	d103      	bne.n	800909a <_raise_r+0x42>
 8009092:	2316      	movs	r3, #22
 8009094:	6003      	str	r3, [r0, #0]
 8009096:	2001      	movs	r0, #1
 8009098:	e7e7      	b.n	800906a <_raise_r+0x12>
 800909a:	2400      	movs	r4, #0
 800909c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80090a0:	4628      	mov	r0, r5
 80090a2:	4798      	blx	r3
 80090a4:	2000      	movs	r0, #0
 80090a6:	e7e0      	b.n	800906a <_raise_r+0x12>

080090a8 <raise>:
 80090a8:	4b02      	ldr	r3, [pc, #8]	; (80090b4 <raise+0xc>)
 80090aa:	4601      	mov	r1, r0
 80090ac:	6818      	ldr	r0, [r3, #0]
 80090ae:	f7ff bfd3 	b.w	8009058 <_raise_r>
 80090b2:	bf00      	nop
 80090b4:	20000010 	.word	0x20000010

080090b8 <_kill_r>:
 80090b8:	b538      	push	{r3, r4, r5, lr}
 80090ba:	4d07      	ldr	r5, [pc, #28]	; (80090d8 <_kill_r+0x20>)
 80090bc:	2300      	movs	r3, #0
 80090be:	4604      	mov	r4, r0
 80090c0:	4608      	mov	r0, r1
 80090c2:	4611      	mov	r1, r2
 80090c4:	602b      	str	r3, [r5, #0]
 80090c6:	f7f9 f93d 	bl	8002344 <_kill>
 80090ca:	1c43      	adds	r3, r0, #1
 80090cc:	d102      	bne.n	80090d4 <_kill_r+0x1c>
 80090ce:	682b      	ldr	r3, [r5, #0]
 80090d0:	b103      	cbz	r3, 80090d4 <_kill_r+0x1c>
 80090d2:	6023      	str	r3, [r4, #0]
 80090d4:	bd38      	pop	{r3, r4, r5, pc}
 80090d6:	bf00      	nop
 80090d8:	20000448 	.word	0x20000448

080090dc <_getpid_r>:
 80090dc:	f7f9 b92a 	b.w	8002334 <_getpid>

080090e0 <__sread>:
 80090e0:	b510      	push	{r4, lr}
 80090e2:	460c      	mov	r4, r1
 80090e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80090e8:	f000 f894 	bl	8009214 <_read_r>
 80090ec:	2800      	cmp	r0, #0
 80090ee:	bfab      	itete	ge
 80090f0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80090f2:	89a3      	ldrhlt	r3, [r4, #12]
 80090f4:	181b      	addge	r3, r3, r0
 80090f6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80090fa:	bfac      	ite	ge
 80090fc:	6563      	strge	r3, [r4, #84]	; 0x54
 80090fe:	81a3      	strhlt	r3, [r4, #12]
 8009100:	bd10      	pop	{r4, pc}

08009102 <__swrite>:
 8009102:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009106:	461f      	mov	r7, r3
 8009108:	898b      	ldrh	r3, [r1, #12]
 800910a:	05db      	lsls	r3, r3, #23
 800910c:	4605      	mov	r5, r0
 800910e:	460c      	mov	r4, r1
 8009110:	4616      	mov	r6, r2
 8009112:	d505      	bpl.n	8009120 <__swrite+0x1e>
 8009114:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009118:	2302      	movs	r3, #2
 800911a:	2200      	movs	r2, #0
 800911c:	f000 f868 	bl	80091f0 <_lseek_r>
 8009120:	89a3      	ldrh	r3, [r4, #12]
 8009122:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009126:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800912a:	81a3      	strh	r3, [r4, #12]
 800912c:	4632      	mov	r2, r6
 800912e:	463b      	mov	r3, r7
 8009130:	4628      	mov	r0, r5
 8009132:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009136:	f000 b817 	b.w	8009168 <_write_r>

0800913a <__sseek>:
 800913a:	b510      	push	{r4, lr}
 800913c:	460c      	mov	r4, r1
 800913e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009142:	f000 f855 	bl	80091f0 <_lseek_r>
 8009146:	1c43      	adds	r3, r0, #1
 8009148:	89a3      	ldrh	r3, [r4, #12]
 800914a:	bf15      	itete	ne
 800914c:	6560      	strne	r0, [r4, #84]	; 0x54
 800914e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009152:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009156:	81a3      	strheq	r3, [r4, #12]
 8009158:	bf18      	it	ne
 800915a:	81a3      	strhne	r3, [r4, #12]
 800915c:	bd10      	pop	{r4, pc}

0800915e <__sclose>:
 800915e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009162:	f000 b813 	b.w	800918c <_close_r>
	...

08009168 <_write_r>:
 8009168:	b538      	push	{r3, r4, r5, lr}
 800916a:	4d07      	ldr	r5, [pc, #28]	; (8009188 <_write_r+0x20>)
 800916c:	4604      	mov	r4, r0
 800916e:	4608      	mov	r0, r1
 8009170:	4611      	mov	r1, r2
 8009172:	2200      	movs	r2, #0
 8009174:	602a      	str	r2, [r5, #0]
 8009176:	461a      	mov	r2, r3
 8009178:	f7f9 f91b 	bl	80023b2 <_write>
 800917c:	1c43      	adds	r3, r0, #1
 800917e:	d102      	bne.n	8009186 <_write_r+0x1e>
 8009180:	682b      	ldr	r3, [r5, #0]
 8009182:	b103      	cbz	r3, 8009186 <_write_r+0x1e>
 8009184:	6023      	str	r3, [r4, #0]
 8009186:	bd38      	pop	{r3, r4, r5, pc}
 8009188:	20000448 	.word	0x20000448

0800918c <_close_r>:
 800918c:	b538      	push	{r3, r4, r5, lr}
 800918e:	4d06      	ldr	r5, [pc, #24]	; (80091a8 <_close_r+0x1c>)
 8009190:	2300      	movs	r3, #0
 8009192:	4604      	mov	r4, r0
 8009194:	4608      	mov	r0, r1
 8009196:	602b      	str	r3, [r5, #0]
 8009198:	f7f9 f927 	bl	80023ea <_close>
 800919c:	1c43      	adds	r3, r0, #1
 800919e:	d102      	bne.n	80091a6 <_close_r+0x1a>
 80091a0:	682b      	ldr	r3, [r5, #0]
 80091a2:	b103      	cbz	r3, 80091a6 <_close_r+0x1a>
 80091a4:	6023      	str	r3, [r4, #0]
 80091a6:	bd38      	pop	{r3, r4, r5, pc}
 80091a8:	20000448 	.word	0x20000448

080091ac <_fstat_r>:
 80091ac:	b538      	push	{r3, r4, r5, lr}
 80091ae:	4d07      	ldr	r5, [pc, #28]	; (80091cc <_fstat_r+0x20>)
 80091b0:	2300      	movs	r3, #0
 80091b2:	4604      	mov	r4, r0
 80091b4:	4608      	mov	r0, r1
 80091b6:	4611      	mov	r1, r2
 80091b8:	602b      	str	r3, [r5, #0]
 80091ba:	f7f9 f922 	bl	8002402 <_fstat>
 80091be:	1c43      	adds	r3, r0, #1
 80091c0:	d102      	bne.n	80091c8 <_fstat_r+0x1c>
 80091c2:	682b      	ldr	r3, [r5, #0]
 80091c4:	b103      	cbz	r3, 80091c8 <_fstat_r+0x1c>
 80091c6:	6023      	str	r3, [r4, #0]
 80091c8:	bd38      	pop	{r3, r4, r5, pc}
 80091ca:	bf00      	nop
 80091cc:	20000448 	.word	0x20000448

080091d0 <_isatty_r>:
 80091d0:	b538      	push	{r3, r4, r5, lr}
 80091d2:	4d06      	ldr	r5, [pc, #24]	; (80091ec <_isatty_r+0x1c>)
 80091d4:	2300      	movs	r3, #0
 80091d6:	4604      	mov	r4, r0
 80091d8:	4608      	mov	r0, r1
 80091da:	602b      	str	r3, [r5, #0]
 80091dc:	f7f9 f921 	bl	8002422 <_isatty>
 80091e0:	1c43      	adds	r3, r0, #1
 80091e2:	d102      	bne.n	80091ea <_isatty_r+0x1a>
 80091e4:	682b      	ldr	r3, [r5, #0]
 80091e6:	b103      	cbz	r3, 80091ea <_isatty_r+0x1a>
 80091e8:	6023      	str	r3, [r4, #0]
 80091ea:	bd38      	pop	{r3, r4, r5, pc}
 80091ec:	20000448 	.word	0x20000448

080091f0 <_lseek_r>:
 80091f0:	b538      	push	{r3, r4, r5, lr}
 80091f2:	4d07      	ldr	r5, [pc, #28]	; (8009210 <_lseek_r+0x20>)
 80091f4:	4604      	mov	r4, r0
 80091f6:	4608      	mov	r0, r1
 80091f8:	4611      	mov	r1, r2
 80091fa:	2200      	movs	r2, #0
 80091fc:	602a      	str	r2, [r5, #0]
 80091fe:	461a      	mov	r2, r3
 8009200:	f7f9 f91a 	bl	8002438 <_lseek>
 8009204:	1c43      	adds	r3, r0, #1
 8009206:	d102      	bne.n	800920e <_lseek_r+0x1e>
 8009208:	682b      	ldr	r3, [r5, #0]
 800920a:	b103      	cbz	r3, 800920e <_lseek_r+0x1e>
 800920c:	6023      	str	r3, [r4, #0]
 800920e:	bd38      	pop	{r3, r4, r5, pc}
 8009210:	20000448 	.word	0x20000448

08009214 <_read_r>:
 8009214:	b538      	push	{r3, r4, r5, lr}
 8009216:	4d07      	ldr	r5, [pc, #28]	; (8009234 <_read_r+0x20>)
 8009218:	4604      	mov	r4, r0
 800921a:	4608      	mov	r0, r1
 800921c:	4611      	mov	r1, r2
 800921e:	2200      	movs	r2, #0
 8009220:	602a      	str	r2, [r5, #0]
 8009222:	461a      	mov	r2, r3
 8009224:	f7f9 f8a8 	bl	8002378 <_read>
 8009228:	1c43      	adds	r3, r0, #1
 800922a:	d102      	bne.n	8009232 <_read_r+0x1e>
 800922c:	682b      	ldr	r3, [r5, #0]
 800922e:	b103      	cbz	r3, 8009232 <_read_r+0x1e>
 8009230:	6023      	str	r3, [r4, #0]
 8009232:	bd38      	pop	{r3, r4, r5, pc}
 8009234:	20000448 	.word	0x20000448

08009238 <sin>:
 8009238:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800923a:	ec53 2b10 	vmov	r2, r3, d0
 800923e:	4826      	ldr	r0, [pc, #152]	; (80092d8 <sin+0xa0>)
 8009240:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8009244:	4281      	cmp	r1, r0
 8009246:	dc07      	bgt.n	8009258 <sin+0x20>
 8009248:	ed9f 1b21 	vldr	d1, [pc, #132]	; 80092d0 <sin+0x98>
 800924c:	2000      	movs	r0, #0
 800924e:	f000 fe5b 	bl	8009f08 <__kernel_sin>
 8009252:	ec51 0b10 	vmov	r0, r1, d0
 8009256:	e007      	b.n	8009268 <sin+0x30>
 8009258:	4820      	ldr	r0, [pc, #128]	; (80092dc <sin+0xa4>)
 800925a:	4281      	cmp	r1, r0
 800925c:	dd09      	ble.n	8009272 <sin+0x3a>
 800925e:	ee10 0a10 	vmov	r0, s0
 8009262:	4619      	mov	r1, r3
 8009264:	f7f7 f818 	bl	8000298 <__aeabi_dsub>
 8009268:	ec41 0b10 	vmov	d0, r0, r1
 800926c:	b005      	add	sp, #20
 800926e:	f85d fb04 	ldr.w	pc, [sp], #4
 8009272:	4668      	mov	r0, sp
 8009274:	f000 f834 	bl	80092e0 <__ieee754_rem_pio2>
 8009278:	f000 0003 	and.w	r0, r0, #3
 800927c:	2801      	cmp	r0, #1
 800927e:	d008      	beq.n	8009292 <sin+0x5a>
 8009280:	2802      	cmp	r0, #2
 8009282:	d00d      	beq.n	80092a0 <sin+0x68>
 8009284:	b9d0      	cbnz	r0, 80092bc <sin+0x84>
 8009286:	ed9d 1b02 	vldr	d1, [sp, #8]
 800928a:	ed9d 0b00 	vldr	d0, [sp]
 800928e:	2001      	movs	r0, #1
 8009290:	e7dd      	b.n	800924e <sin+0x16>
 8009292:	ed9d 1b02 	vldr	d1, [sp, #8]
 8009296:	ed9d 0b00 	vldr	d0, [sp]
 800929a:	f000 fa2d 	bl	80096f8 <__kernel_cos>
 800929e:	e7d8      	b.n	8009252 <sin+0x1a>
 80092a0:	ed9d 1b02 	vldr	d1, [sp, #8]
 80092a4:	ed9d 0b00 	vldr	d0, [sp]
 80092a8:	2001      	movs	r0, #1
 80092aa:	f000 fe2d 	bl	8009f08 <__kernel_sin>
 80092ae:	ec53 2b10 	vmov	r2, r3, d0
 80092b2:	ee10 0a10 	vmov	r0, s0
 80092b6:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 80092ba:	e7d5      	b.n	8009268 <sin+0x30>
 80092bc:	ed9d 1b02 	vldr	d1, [sp, #8]
 80092c0:	ed9d 0b00 	vldr	d0, [sp]
 80092c4:	f000 fa18 	bl	80096f8 <__kernel_cos>
 80092c8:	e7f1      	b.n	80092ae <sin+0x76>
 80092ca:	bf00      	nop
 80092cc:	f3af 8000 	nop.w
	...
 80092d8:	3fe921fb 	.word	0x3fe921fb
 80092dc:	7fefffff 	.word	0x7fefffff

080092e0 <__ieee754_rem_pio2>:
 80092e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80092e4:	ed2d 8b02 	vpush	{d8}
 80092e8:	ec55 4b10 	vmov	r4, r5, d0
 80092ec:	4bca      	ldr	r3, [pc, #808]	; (8009618 <__ieee754_rem_pio2+0x338>)
 80092ee:	b08b      	sub	sp, #44	; 0x2c
 80092f0:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 80092f4:	4598      	cmp	r8, r3
 80092f6:	4682      	mov	sl, r0
 80092f8:	9502      	str	r5, [sp, #8]
 80092fa:	dc08      	bgt.n	800930e <__ieee754_rem_pio2+0x2e>
 80092fc:	2200      	movs	r2, #0
 80092fe:	2300      	movs	r3, #0
 8009300:	ed80 0b00 	vstr	d0, [r0]
 8009304:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8009308:	f04f 0b00 	mov.w	fp, #0
 800930c:	e028      	b.n	8009360 <__ieee754_rem_pio2+0x80>
 800930e:	4bc3      	ldr	r3, [pc, #780]	; (800961c <__ieee754_rem_pio2+0x33c>)
 8009310:	4598      	cmp	r8, r3
 8009312:	dc78      	bgt.n	8009406 <__ieee754_rem_pio2+0x126>
 8009314:	9b02      	ldr	r3, [sp, #8]
 8009316:	4ec2      	ldr	r6, [pc, #776]	; (8009620 <__ieee754_rem_pio2+0x340>)
 8009318:	2b00      	cmp	r3, #0
 800931a:	ee10 0a10 	vmov	r0, s0
 800931e:	a3b0      	add	r3, pc, #704	; (adr r3, 80095e0 <__ieee754_rem_pio2+0x300>)
 8009320:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009324:	4629      	mov	r1, r5
 8009326:	dd39      	ble.n	800939c <__ieee754_rem_pio2+0xbc>
 8009328:	f7f6 ffb6 	bl	8000298 <__aeabi_dsub>
 800932c:	45b0      	cmp	r8, r6
 800932e:	4604      	mov	r4, r0
 8009330:	460d      	mov	r5, r1
 8009332:	d01b      	beq.n	800936c <__ieee754_rem_pio2+0x8c>
 8009334:	a3ac      	add	r3, pc, #688	; (adr r3, 80095e8 <__ieee754_rem_pio2+0x308>)
 8009336:	e9d3 2300 	ldrd	r2, r3, [r3]
 800933a:	f7f6 ffad 	bl	8000298 <__aeabi_dsub>
 800933e:	4602      	mov	r2, r0
 8009340:	460b      	mov	r3, r1
 8009342:	e9ca 2300 	strd	r2, r3, [sl]
 8009346:	4620      	mov	r0, r4
 8009348:	4629      	mov	r1, r5
 800934a:	f7f6 ffa5 	bl	8000298 <__aeabi_dsub>
 800934e:	a3a6      	add	r3, pc, #664	; (adr r3, 80095e8 <__ieee754_rem_pio2+0x308>)
 8009350:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009354:	f7f6 ffa0 	bl	8000298 <__aeabi_dsub>
 8009358:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800935c:	f04f 0b01 	mov.w	fp, #1
 8009360:	4658      	mov	r0, fp
 8009362:	b00b      	add	sp, #44	; 0x2c
 8009364:	ecbd 8b02 	vpop	{d8}
 8009368:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800936c:	a3a0      	add	r3, pc, #640	; (adr r3, 80095f0 <__ieee754_rem_pio2+0x310>)
 800936e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009372:	f7f6 ff91 	bl	8000298 <__aeabi_dsub>
 8009376:	a3a0      	add	r3, pc, #640	; (adr r3, 80095f8 <__ieee754_rem_pio2+0x318>)
 8009378:	e9d3 2300 	ldrd	r2, r3, [r3]
 800937c:	4604      	mov	r4, r0
 800937e:	460d      	mov	r5, r1
 8009380:	f7f6 ff8a 	bl	8000298 <__aeabi_dsub>
 8009384:	4602      	mov	r2, r0
 8009386:	460b      	mov	r3, r1
 8009388:	e9ca 2300 	strd	r2, r3, [sl]
 800938c:	4620      	mov	r0, r4
 800938e:	4629      	mov	r1, r5
 8009390:	f7f6 ff82 	bl	8000298 <__aeabi_dsub>
 8009394:	a398      	add	r3, pc, #608	; (adr r3, 80095f8 <__ieee754_rem_pio2+0x318>)
 8009396:	e9d3 2300 	ldrd	r2, r3, [r3]
 800939a:	e7db      	b.n	8009354 <__ieee754_rem_pio2+0x74>
 800939c:	f7f6 ff7e 	bl	800029c <__adddf3>
 80093a0:	45b0      	cmp	r8, r6
 80093a2:	4604      	mov	r4, r0
 80093a4:	460d      	mov	r5, r1
 80093a6:	d016      	beq.n	80093d6 <__ieee754_rem_pio2+0xf6>
 80093a8:	a38f      	add	r3, pc, #572	; (adr r3, 80095e8 <__ieee754_rem_pio2+0x308>)
 80093aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093ae:	f7f6 ff75 	bl	800029c <__adddf3>
 80093b2:	4602      	mov	r2, r0
 80093b4:	460b      	mov	r3, r1
 80093b6:	e9ca 2300 	strd	r2, r3, [sl]
 80093ba:	4620      	mov	r0, r4
 80093bc:	4629      	mov	r1, r5
 80093be:	f7f6 ff6b 	bl	8000298 <__aeabi_dsub>
 80093c2:	a389      	add	r3, pc, #548	; (adr r3, 80095e8 <__ieee754_rem_pio2+0x308>)
 80093c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093c8:	f7f6 ff68 	bl	800029c <__adddf3>
 80093cc:	f04f 3bff 	mov.w	fp, #4294967295
 80093d0:	e9ca 0102 	strd	r0, r1, [sl, #8]
 80093d4:	e7c4      	b.n	8009360 <__ieee754_rem_pio2+0x80>
 80093d6:	a386      	add	r3, pc, #536	; (adr r3, 80095f0 <__ieee754_rem_pio2+0x310>)
 80093d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093dc:	f7f6 ff5e 	bl	800029c <__adddf3>
 80093e0:	a385      	add	r3, pc, #532	; (adr r3, 80095f8 <__ieee754_rem_pio2+0x318>)
 80093e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093e6:	4604      	mov	r4, r0
 80093e8:	460d      	mov	r5, r1
 80093ea:	f7f6 ff57 	bl	800029c <__adddf3>
 80093ee:	4602      	mov	r2, r0
 80093f0:	460b      	mov	r3, r1
 80093f2:	e9ca 2300 	strd	r2, r3, [sl]
 80093f6:	4620      	mov	r0, r4
 80093f8:	4629      	mov	r1, r5
 80093fa:	f7f6 ff4d 	bl	8000298 <__aeabi_dsub>
 80093fe:	a37e      	add	r3, pc, #504	; (adr r3, 80095f8 <__ieee754_rem_pio2+0x318>)
 8009400:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009404:	e7e0      	b.n	80093c8 <__ieee754_rem_pio2+0xe8>
 8009406:	4b87      	ldr	r3, [pc, #540]	; (8009624 <__ieee754_rem_pio2+0x344>)
 8009408:	4598      	cmp	r8, r3
 800940a:	f300 80d9 	bgt.w	80095c0 <__ieee754_rem_pio2+0x2e0>
 800940e:	f000 fe39 	bl	800a084 <fabs>
 8009412:	ec55 4b10 	vmov	r4, r5, d0
 8009416:	ee10 0a10 	vmov	r0, s0
 800941a:	a379      	add	r3, pc, #484	; (adr r3, 8009600 <__ieee754_rem_pio2+0x320>)
 800941c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009420:	4629      	mov	r1, r5
 8009422:	f7f7 f8f1 	bl	8000608 <__aeabi_dmul>
 8009426:	4b80      	ldr	r3, [pc, #512]	; (8009628 <__ieee754_rem_pio2+0x348>)
 8009428:	2200      	movs	r2, #0
 800942a:	f7f6 ff37 	bl	800029c <__adddf3>
 800942e:	f7f7 fb9b 	bl	8000b68 <__aeabi_d2iz>
 8009432:	4683      	mov	fp, r0
 8009434:	f7f7 f87e 	bl	8000534 <__aeabi_i2d>
 8009438:	4602      	mov	r2, r0
 800943a:	460b      	mov	r3, r1
 800943c:	ec43 2b18 	vmov	d8, r2, r3
 8009440:	a367      	add	r3, pc, #412	; (adr r3, 80095e0 <__ieee754_rem_pio2+0x300>)
 8009442:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009446:	f7f7 f8df 	bl	8000608 <__aeabi_dmul>
 800944a:	4602      	mov	r2, r0
 800944c:	460b      	mov	r3, r1
 800944e:	4620      	mov	r0, r4
 8009450:	4629      	mov	r1, r5
 8009452:	f7f6 ff21 	bl	8000298 <__aeabi_dsub>
 8009456:	a364      	add	r3, pc, #400	; (adr r3, 80095e8 <__ieee754_rem_pio2+0x308>)
 8009458:	e9d3 2300 	ldrd	r2, r3, [r3]
 800945c:	4606      	mov	r6, r0
 800945e:	460f      	mov	r7, r1
 8009460:	ec51 0b18 	vmov	r0, r1, d8
 8009464:	f7f7 f8d0 	bl	8000608 <__aeabi_dmul>
 8009468:	f1bb 0f1f 	cmp.w	fp, #31
 800946c:	4604      	mov	r4, r0
 800946e:	460d      	mov	r5, r1
 8009470:	dc0d      	bgt.n	800948e <__ieee754_rem_pio2+0x1ae>
 8009472:	4b6e      	ldr	r3, [pc, #440]	; (800962c <__ieee754_rem_pio2+0x34c>)
 8009474:	f10b 32ff 	add.w	r2, fp, #4294967295
 8009478:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800947c:	4543      	cmp	r3, r8
 800947e:	d006      	beq.n	800948e <__ieee754_rem_pio2+0x1ae>
 8009480:	4622      	mov	r2, r4
 8009482:	462b      	mov	r3, r5
 8009484:	4630      	mov	r0, r6
 8009486:	4639      	mov	r1, r7
 8009488:	f7f6 ff06 	bl	8000298 <__aeabi_dsub>
 800948c:	e00f      	b.n	80094ae <__ieee754_rem_pio2+0x1ce>
 800948e:	462b      	mov	r3, r5
 8009490:	4622      	mov	r2, r4
 8009492:	4630      	mov	r0, r6
 8009494:	4639      	mov	r1, r7
 8009496:	f7f6 feff 	bl	8000298 <__aeabi_dsub>
 800949a:	ea4f 5328 	mov.w	r3, r8, asr #20
 800949e:	9303      	str	r3, [sp, #12]
 80094a0:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80094a4:	ebc3 5818 	rsb	r8, r3, r8, lsr #20
 80094a8:	f1b8 0f10 	cmp.w	r8, #16
 80094ac:	dc02      	bgt.n	80094b4 <__ieee754_rem_pio2+0x1d4>
 80094ae:	e9ca 0100 	strd	r0, r1, [sl]
 80094b2:	e039      	b.n	8009528 <__ieee754_rem_pio2+0x248>
 80094b4:	a34e      	add	r3, pc, #312	; (adr r3, 80095f0 <__ieee754_rem_pio2+0x310>)
 80094b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094ba:	ec51 0b18 	vmov	r0, r1, d8
 80094be:	f7f7 f8a3 	bl	8000608 <__aeabi_dmul>
 80094c2:	4604      	mov	r4, r0
 80094c4:	460d      	mov	r5, r1
 80094c6:	4602      	mov	r2, r0
 80094c8:	460b      	mov	r3, r1
 80094ca:	4630      	mov	r0, r6
 80094cc:	4639      	mov	r1, r7
 80094ce:	f7f6 fee3 	bl	8000298 <__aeabi_dsub>
 80094d2:	4602      	mov	r2, r0
 80094d4:	460b      	mov	r3, r1
 80094d6:	4680      	mov	r8, r0
 80094d8:	4689      	mov	r9, r1
 80094da:	4630      	mov	r0, r6
 80094dc:	4639      	mov	r1, r7
 80094de:	f7f6 fedb 	bl	8000298 <__aeabi_dsub>
 80094e2:	4622      	mov	r2, r4
 80094e4:	462b      	mov	r3, r5
 80094e6:	f7f6 fed7 	bl	8000298 <__aeabi_dsub>
 80094ea:	a343      	add	r3, pc, #268	; (adr r3, 80095f8 <__ieee754_rem_pio2+0x318>)
 80094ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094f0:	4604      	mov	r4, r0
 80094f2:	460d      	mov	r5, r1
 80094f4:	ec51 0b18 	vmov	r0, r1, d8
 80094f8:	f7f7 f886 	bl	8000608 <__aeabi_dmul>
 80094fc:	4622      	mov	r2, r4
 80094fe:	462b      	mov	r3, r5
 8009500:	f7f6 feca 	bl	8000298 <__aeabi_dsub>
 8009504:	4602      	mov	r2, r0
 8009506:	460b      	mov	r3, r1
 8009508:	4604      	mov	r4, r0
 800950a:	460d      	mov	r5, r1
 800950c:	4640      	mov	r0, r8
 800950e:	4649      	mov	r1, r9
 8009510:	f7f6 fec2 	bl	8000298 <__aeabi_dsub>
 8009514:	9a03      	ldr	r2, [sp, #12]
 8009516:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800951a:	1ad3      	subs	r3, r2, r3
 800951c:	2b31      	cmp	r3, #49	; 0x31
 800951e:	dc24      	bgt.n	800956a <__ieee754_rem_pio2+0x28a>
 8009520:	e9ca 0100 	strd	r0, r1, [sl]
 8009524:	4646      	mov	r6, r8
 8009526:	464f      	mov	r7, r9
 8009528:	e9da 8900 	ldrd	r8, r9, [sl]
 800952c:	4630      	mov	r0, r6
 800952e:	4642      	mov	r2, r8
 8009530:	464b      	mov	r3, r9
 8009532:	4639      	mov	r1, r7
 8009534:	f7f6 feb0 	bl	8000298 <__aeabi_dsub>
 8009538:	462b      	mov	r3, r5
 800953a:	4622      	mov	r2, r4
 800953c:	f7f6 feac 	bl	8000298 <__aeabi_dsub>
 8009540:	9b02      	ldr	r3, [sp, #8]
 8009542:	2b00      	cmp	r3, #0
 8009544:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8009548:	f6bf af0a 	bge.w	8009360 <__ieee754_rem_pio2+0x80>
 800954c:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8009550:	f8ca 3004 	str.w	r3, [sl, #4]
 8009554:	f8ca 8000 	str.w	r8, [sl]
 8009558:	f8ca 0008 	str.w	r0, [sl, #8]
 800955c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009560:	f8ca 300c 	str.w	r3, [sl, #12]
 8009564:	f1cb 0b00 	rsb	fp, fp, #0
 8009568:	e6fa      	b.n	8009360 <__ieee754_rem_pio2+0x80>
 800956a:	a327      	add	r3, pc, #156	; (adr r3, 8009608 <__ieee754_rem_pio2+0x328>)
 800956c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009570:	ec51 0b18 	vmov	r0, r1, d8
 8009574:	f7f7 f848 	bl	8000608 <__aeabi_dmul>
 8009578:	4604      	mov	r4, r0
 800957a:	460d      	mov	r5, r1
 800957c:	4602      	mov	r2, r0
 800957e:	460b      	mov	r3, r1
 8009580:	4640      	mov	r0, r8
 8009582:	4649      	mov	r1, r9
 8009584:	f7f6 fe88 	bl	8000298 <__aeabi_dsub>
 8009588:	4602      	mov	r2, r0
 800958a:	460b      	mov	r3, r1
 800958c:	4606      	mov	r6, r0
 800958e:	460f      	mov	r7, r1
 8009590:	4640      	mov	r0, r8
 8009592:	4649      	mov	r1, r9
 8009594:	f7f6 fe80 	bl	8000298 <__aeabi_dsub>
 8009598:	4622      	mov	r2, r4
 800959a:	462b      	mov	r3, r5
 800959c:	f7f6 fe7c 	bl	8000298 <__aeabi_dsub>
 80095a0:	a31b      	add	r3, pc, #108	; (adr r3, 8009610 <__ieee754_rem_pio2+0x330>)
 80095a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80095a6:	4604      	mov	r4, r0
 80095a8:	460d      	mov	r5, r1
 80095aa:	ec51 0b18 	vmov	r0, r1, d8
 80095ae:	f7f7 f82b 	bl	8000608 <__aeabi_dmul>
 80095b2:	4622      	mov	r2, r4
 80095b4:	462b      	mov	r3, r5
 80095b6:	f7f6 fe6f 	bl	8000298 <__aeabi_dsub>
 80095ba:	4604      	mov	r4, r0
 80095bc:	460d      	mov	r5, r1
 80095be:	e75f      	b.n	8009480 <__ieee754_rem_pio2+0x1a0>
 80095c0:	4b1b      	ldr	r3, [pc, #108]	; (8009630 <__ieee754_rem_pio2+0x350>)
 80095c2:	4598      	cmp	r8, r3
 80095c4:	dd36      	ble.n	8009634 <__ieee754_rem_pio2+0x354>
 80095c6:	ee10 2a10 	vmov	r2, s0
 80095ca:	462b      	mov	r3, r5
 80095cc:	4620      	mov	r0, r4
 80095ce:	4629      	mov	r1, r5
 80095d0:	f7f6 fe62 	bl	8000298 <__aeabi_dsub>
 80095d4:	e9ca 0102 	strd	r0, r1, [sl, #8]
 80095d8:	e9ca 0100 	strd	r0, r1, [sl]
 80095dc:	e694      	b.n	8009308 <__ieee754_rem_pio2+0x28>
 80095de:	bf00      	nop
 80095e0:	54400000 	.word	0x54400000
 80095e4:	3ff921fb 	.word	0x3ff921fb
 80095e8:	1a626331 	.word	0x1a626331
 80095ec:	3dd0b461 	.word	0x3dd0b461
 80095f0:	1a600000 	.word	0x1a600000
 80095f4:	3dd0b461 	.word	0x3dd0b461
 80095f8:	2e037073 	.word	0x2e037073
 80095fc:	3ba3198a 	.word	0x3ba3198a
 8009600:	6dc9c883 	.word	0x6dc9c883
 8009604:	3fe45f30 	.word	0x3fe45f30
 8009608:	2e000000 	.word	0x2e000000
 800960c:	3ba3198a 	.word	0x3ba3198a
 8009610:	252049c1 	.word	0x252049c1
 8009614:	397b839a 	.word	0x397b839a
 8009618:	3fe921fb 	.word	0x3fe921fb
 800961c:	4002d97b 	.word	0x4002d97b
 8009620:	3ff921fb 	.word	0x3ff921fb
 8009624:	413921fb 	.word	0x413921fb
 8009628:	3fe00000 	.word	0x3fe00000
 800962c:	0800a954 	.word	0x0800a954
 8009630:	7fefffff 	.word	0x7fefffff
 8009634:	ea4f 5428 	mov.w	r4, r8, asr #20
 8009638:	f2a4 4416 	subw	r4, r4, #1046	; 0x416
 800963c:	ee10 0a10 	vmov	r0, s0
 8009640:	eba8 5104 	sub.w	r1, r8, r4, lsl #20
 8009644:	ee10 6a10 	vmov	r6, s0
 8009648:	460f      	mov	r7, r1
 800964a:	f7f7 fa8d 	bl	8000b68 <__aeabi_d2iz>
 800964e:	f7f6 ff71 	bl	8000534 <__aeabi_i2d>
 8009652:	4602      	mov	r2, r0
 8009654:	460b      	mov	r3, r1
 8009656:	4630      	mov	r0, r6
 8009658:	4639      	mov	r1, r7
 800965a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800965e:	f7f6 fe1b 	bl	8000298 <__aeabi_dsub>
 8009662:	4b22      	ldr	r3, [pc, #136]	; (80096ec <__ieee754_rem_pio2+0x40c>)
 8009664:	2200      	movs	r2, #0
 8009666:	f7f6 ffcf 	bl	8000608 <__aeabi_dmul>
 800966a:	460f      	mov	r7, r1
 800966c:	4606      	mov	r6, r0
 800966e:	f7f7 fa7b 	bl	8000b68 <__aeabi_d2iz>
 8009672:	f7f6 ff5f 	bl	8000534 <__aeabi_i2d>
 8009676:	4602      	mov	r2, r0
 8009678:	460b      	mov	r3, r1
 800967a:	4630      	mov	r0, r6
 800967c:	4639      	mov	r1, r7
 800967e:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8009682:	f7f6 fe09 	bl	8000298 <__aeabi_dsub>
 8009686:	4b19      	ldr	r3, [pc, #100]	; (80096ec <__ieee754_rem_pio2+0x40c>)
 8009688:	2200      	movs	r2, #0
 800968a:	f7f6 ffbd 	bl	8000608 <__aeabi_dmul>
 800968e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8009692:	ad04      	add	r5, sp, #16
 8009694:	f04f 0803 	mov.w	r8, #3
 8009698:	46a9      	mov	r9, r5
 800969a:	2600      	movs	r6, #0
 800969c:	2700      	movs	r7, #0
 800969e:	4632      	mov	r2, r6
 80096a0:	463b      	mov	r3, r7
 80096a2:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 80096a6:	46c3      	mov	fp, r8
 80096a8:	3d08      	subs	r5, #8
 80096aa:	f108 38ff 	add.w	r8, r8, #4294967295
 80096ae:	f7f7 fa13 	bl	8000ad8 <__aeabi_dcmpeq>
 80096b2:	2800      	cmp	r0, #0
 80096b4:	d1f3      	bne.n	800969e <__ieee754_rem_pio2+0x3be>
 80096b6:	4b0e      	ldr	r3, [pc, #56]	; (80096f0 <__ieee754_rem_pio2+0x410>)
 80096b8:	9301      	str	r3, [sp, #4]
 80096ba:	2302      	movs	r3, #2
 80096bc:	9300      	str	r3, [sp, #0]
 80096be:	4622      	mov	r2, r4
 80096c0:	465b      	mov	r3, fp
 80096c2:	4651      	mov	r1, sl
 80096c4:	4648      	mov	r0, r9
 80096c6:	f000 f8df 	bl	8009888 <__kernel_rem_pio2>
 80096ca:	9b02      	ldr	r3, [sp, #8]
 80096cc:	2b00      	cmp	r3, #0
 80096ce:	4683      	mov	fp, r0
 80096d0:	f6bf ae46 	bge.w	8009360 <__ieee754_rem_pio2+0x80>
 80096d4:	f8da 3004 	ldr.w	r3, [sl, #4]
 80096d8:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80096dc:	f8ca 3004 	str.w	r3, [sl, #4]
 80096e0:	f8da 300c 	ldr.w	r3, [sl, #12]
 80096e4:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80096e8:	e73a      	b.n	8009560 <__ieee754_rem_pio2+0x280>
 80096ea:	bf00      	nop
 80096ec:	41700000 	.word	0x41700000
 80096f0:	0800a9d4 	.word	0x0800a9d4
 80096f4:	00000000 	.word	0x00000000

080096f8 <__kernel_cos>:
 80096f8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80096fc:	ec57 6b10 	vmov	r6, r7, d0
 8009700:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 8009704:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 8009708:	ed8d 1b00 	vstr	d1, [sp]
 800970c:	da07      	bge.n	800971e <__kernel_cos+0x26>
 800970e:	ee10 0a10 	vmov	r0, s0
 8009712:	4639      	mov	r1, r7
 8009714:	f7f7 fa28 	bl	8000b68 <__aeabi_d2iz>
 8009718:	2800      	cmp	r0, #0
 800971a:	f000 8088 	beq.w	800982e <__kernel_cos+0x136>
 800971e:	4632      	mov	r2, r6
 8009720:	463b      	mov	r3, r7
 8009722:	4630      	mov	r0, r6
 8009724:	4639      	mov	r1, r7
 8009726:	f7f6 ff6f 	bl	8000608 <__aeabi_dmul>
 800972a:	4b51      	ldr	r3, [pc, #324]	; (8009870 <__kernel_cos+0x178>)
 800972c:	2200      	movs	r2, #0
 800972e:	4604      	mov	r4, r0
 8009730:	460d      	mov	r5, r1
 8009732:	f7f6 ff69 	bl	8000608 <__aeabi_dmul>
 8009736:	a340      	add	r3, pc, #256	; (adr r3, 8009838 <__kernel_cos+0x140>)
 8009738:	e9d3 2300 	ldrd	r2, r3, [r3]
 800973c:	4682      	mov	sl, r0
 800973e:	468b      	mov	fp, r1
 8009740:	4620      	mov	r0, r4
 8009742:	4629      	mov	r1, r5
 8009744:	f7f6 ff60 	bl	8000608 <__aeabi_dmul>
 8009748:	a33d      	add	r3, pc, #244	; (adr r3, 8009840 <__kernel_cos+0x148>)
 800974a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800974e:	f7f6 fda5 	bl	800029c <__adddf3>
 8009752:	4622      	mov	r2, r4
 8009754:	462b      	mov	r3, r5
 8009756:	f7f6 ff57 	bl	8000608 <__aeabi_dmul>
 800975a:	a33b      	add	r3, pc, #236	; (adr r3, 8009848 <__kernel_cos+0x150>)
 800975c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009760:	f7f6 fd9a 	bl	8000298 <__aeabi_dsub>
 8009764:	4622      	mov	r2, r4
 8009766:	462b      	mov	r3, r5
 8009768:	f7f6 ff4e 	bl	8000608 <__aeabi_dmul>
 800976c:	a338      	add	r3, pc, #224	; (adr r3, 8009850 <__kernel_cos+0x158>)
 800976e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009772:	f7f6 fd93 	bl	800029c <__adddf3>
 8009776:	4622      	mov	r2, r4
 8009778:	462b      	mov	r3, r5
 800977a:	f7f6 ff45 	bl	8000608 <__aeabi_dmul>
 800977e:	a336      	add	r3, pc, #216	; (adr r3, 8009858 <__kernel_cos+0x160>)
 8009780:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009784:	f7f6 fd88 	bl	8000298 <__aeabi_dsub>
 8009788:	4622      	mov	r2, r4
 800978a:	462b      	mov	r3, r5
 800978c:	f7f6 ff3c 	bl	8000608 <__aeabi_dmul>
 8009790:	a333      	add	r3, pc, #204	; (adr r3, 8009860 <__kernel_cos+0x168>)
 8009792:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009796:	f7f6 fd81 	bl	800029c <__adddf3>
 800979a:	4622      	mov	r2, r4
 800979c:	462b      	mov	r3, r5
 800979e:	f7f6 ff33 	bl	8000608 <__aeabi_dmul>
 80097a2:	4622      	mov	r2, r4
 80097a4:	462b      	mov	r3, r5
 80097a6:	f7f6 ff2f 	bl	8000608 <__aeabi_dmul>
 80097aa:	e9dd 2300 	ldrd	r2, r3, [sp]
 80097ae:	4604      	mov	r4, r0
 80097b0:	460d      	mov	r5, r1
 80097b2:	4630      	mov	r0, r6
 80097b4:	4639      	mov	r1, r7
 80097b6:	f7f6 ff27 	bl	8000608 <__aeabi_dmul>
 80097ba:	460b      	mov	r3, r1
 80097bc:	4602      	mov	r2, r0
 80097be:	4629      	mov	r1, r5
 80097c0:	4620      	mov	r0, r4
 80097c2:	f7f6 fd69 	bl	8000298 <__aeabi_dsub>
 80097c6:	4b2b      	ldr	r3, [pc, #172]	; (8009874 <__kernel_cos+0x17c>)
 80097c8:	4598      	cmp	r8, r3
 80097ca:	4606      	mov	r6, r0
 80097cc:	460f      	mov	r7, r1
 80097ce:	dc10      	bgt.n	80097f2 <__kernel_cos+0xfa>
 80097d0:	4602      	mov	r2, r0
 80097d2:	460b      	mov	r3, r1
 80097d4:	4650      	mov	r0, sl
 80097d6:	4659      	mov	r1, fp
 80097d8:	f7f6 fd5e 	bl	8000298 <__aeabi_dsub>
 80097dc:	460b      	mov	r3, r1
 80097de:	4926      	ldr	r1, [pc, #152]	; (8009878 <__kernel_cos+0x180>)
 80097e0:	4602      	mov	r2, r0
 80097e2:	2000      	movs	r0, #0
 80097e4:	f7f6 fd58 	bl	8000298 <__aeabi_dsub>
 80097e8:	ec41 0b10 	vmov	d0, r0, r1
 80097ec:	b003      	add	sp, #12
 80097ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80097f2:	4b22      	ldr	r3, [pc, #136]	; (800987c <__kernel_cos+0x184>)
 80097f4:	4920      	ldr	r1, [pc, #128]	; (8009878 <__kernel_cos+0x180>)
 80097f6:	4598      	cmp	r8, r3
 80097f8:	bfcc      	ite	gt
 80097fa:	4d21      	ldrgt	r5, [pc, #132]	; (8009880 <__kernel_cos+0x188>)
 80097fc:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 8009800:	2400      	movs	r4, #0
 8009802:	4622      	mov	r2, r4
 8009804:	462b      	mov	r3, r5
 8009806:	2000      	movs	r0, #0
 8009808:	f7f6 fd46 	bl	8000298 <__aeabi_dsub>
 800980c:	4622      	mov	r2, r4
 800980e:	4680      	mov	r8, r0
 8009810:	4689      	mov	r9, r1
 8009812:	462b      	mov	r3, r5
 8009814:	4650      	mov	r0, sl
 8009816:	4659      	mov	r1, fp
 8009818:	f7f6 fd3e 	bl	8000298 <__aeabi_dsub>
 800981c:	4632      	mov	r2, r6
 800981e:	463b      	mov	r3, r7
 8009820:	f7f6 fd3a 	bl	8000298 <__aeabi_dsub>
 8009824:	4602      	mov	r2, r0
 8009826:	460b      	mov	r3, r1
 8009828:	4640      	mov	r0, r8
 800982a:	4649      	mov	r1, r9
 800982c:	e7da      	b.n	80097e4 <__kernel_cos+0xec>
 800982e:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 8009868 <__kernel_cos+0x170>
 8009832:	e7db      	b.n	80097ec <__kernel_cos+0xf4>
 8009834:	f3af 8000 	nop.w
 8009838:	be8838d4 	.word	0xbe8838d4
 800983c:	bda8fae9 	.word	0xbda8fae9
 8009840:	bdb4b1c4 	.word	0xbdb4b1c4
 8009844:	3e21ee9e 	.word	0x3e21ee9e
 8009848:	809c52ad 	.word	0x809c52ad
 800984c:	3e927e4f 	.word	0x3e927e4f
 8009850:	19cb1590 	.word	0x19cb1590
 8009854:	3efa01a0 	.word	0x3efa01a0
 8009858:	16c15177 	.word	0x16c15177
 800985c:	3f56c16c 	.word	0x3f56c16c
 8009860:	5555554c 	.word	0x5555554c
 8009864:	3fa55555 	.word	0x3fa55555
 8009868:	00000000 	.word	0x00000000
 800986c:	3ff00000 	.word	0x3ff00000
 8009870:	3fe00000 	.word	0x3fe00000
 8009874:	3fd33332 	.word	0x3fd33332
 8009878:	3ff00000 	.word	0x3ff00000
 800987c:	3fe90000 	.word	0x3fe90000
 8009880:	3fd20000 	.word	0x3fd20000
 8009884:	00000000 	.word	0x00000000

08009888 <__kernel_rem_pio2>:
 8009888:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800988c:	ed2d 8b02 	vpush	{d8}
 8009890:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 8009894:	f112 0f14 	cmn.w	r2, #20
 8009898:	9308      	str	r3, [sp, #32]
 800989a:	9101      	str	r1, [sp, #4]
 800989c:	4bc6      	ldr	r3, [pc, #792]	; (8009bb8 <__kernel_rem_pio2+0x330>)
 800989e:	99a4      	ldr	r1, [sp, #656]	; 0x290
 80098a0:	9009      	str	r0, [sp, #36]	; 0x24
 80098a2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80098a6:	9304      	str	r3, [sp, #16]
 80098a8:	9b08      	ldr	r3, [sp, #32]
 80098aa:	f103 33ff 	add.w	r3, r3, #4294967295
 80098ae:	bfa8      	it	ge
 80098b0:	1ed4      	subge	r4, r2, #3
 80098b2:	9306      	str	r3, [sp, #24]
 80098b4:	bfb2      	itee	lt
 80098b6:	2400      	movlt	r4, #0
 80098b8:	2318      	movge	r3, #24
 80098ba:	fb94 f4f3 	sdivge	r4, r4, r3
 80098be:	f06f 0317 	mvn.w	r3, #23
 80098c2:	fb04 3303 	mla	r3, r4, r3, r3
 80098c6:	eb03 0a02 	add.w	sl, r3, r2
 80098ca:	9b04      	ldr	r3, [sp, #16]
 80098cc:	9a06      	ldr	r2, [sp, #24]
 80098ce:	ed9f 8bb6 	vldr	d8, [pc, #728]	; 8009ba8 <__kernel_rem_pio2+0x320>
 80098d2:	eb03 0802 	add.w	r8, r3, r2
 80098d6:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 80098d8:	1aa7      	subs	r7, r4, r2
 80098da:	ae20      	add	r6, sp, #128	; 0x80
 80098dc:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 80098e0:	2500      	movs	r5, #0
 80098e2:	4545      	cmp	r5, r8
 80098e4:	dd18      	ble.n	8009918 <__kernel_rem_pio2+0x90>
 80098e6:	9b08      	ldr	r3, [sp, #32]
 80098e8:	f8dd 8018 	ldr.w	r8, [sp, #24]
 80098ec:	aa20      	add	r2, sp, #128	; 0x80
 80098ee:	ed9f 8bae 	vldr	d8, [pc, #696]	; 8009ba8 <__kernel_rem_pio2+0x320>
 80098f2:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 80098f6:	f1c3 0301 	rsb	r3, r3, #1
 80098fa:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 80098fe:	9307      	str	r3, [sp, #28]
 8009900:	9b07      	ldr	r3, [sp, #28]
 8009902:	9a04      	ldr	r2, [sp, #16]
 8009904:	4443      	add	r3, r8
 8009906:	429a      	cmp	r2, r3
 8009908:	db2f      	blt.n	800996a <__kernel_rem_pio2+0xe2>
 800990a:	ed8d 8b02 	vstr	d8, [sp, #8]
 800990e:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8009912:	462f      	mov	r7, r5
 8009914:	2600      	movs	r6, #0
 8009916:	e01b      	b.n	8009950 <__kernel_rem_pio2+0xc8>
 8009918:	42ef      	cmn	r7, r5
 800991a:	d407      	bmi.n	800992c <__kernel_rem_pio2+0xa4>
 800991c:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8009920:	f7f6 fe08 	bl	8000534 <__aeabi_i2d>
 8009924:	e8e6 0102 	strd	r0, r1, [r6], #8
 8009928:	3501      	adds	r5, #1
 800992a:	e7da      	b.n	80098e2 <__kernel_rem_pio2+0x5a>
 800992c:	ec51 0b18 	vmov	r0, r1, d8
 8009930:	e7f8      	b.n	8009924 <__kernel_rem_pio2+0x9c>
 8009932:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009936:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800993a:	f7f6 fe65 	bl	8000608 <__aeabi_dmul>
 800993e:	4602      	mov	r2, r0
 8009940:	460b      	mov	r3, r1
 8009942:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009946:	f7f6 fca9 	bl	800029c <__adddf3>
 800994a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800994e:	3601      	adds	r6, #1
 8009950:	9b06      	ldr	r3, [sp, #24]
 8009952:	429e      	cmp	r6, r3
 8009954:	f1a7 0708 	sub.w	r7, r7, #8
 8009958:	ddeb      	ble.n	8009932 <__kernel_rem_pio2+0xaa>
 800995a:	ed9d 7b02 	vldr	d7, [sp, #8]
 800995e:	3508      	adds	r5, #8
 8009960:	ecab 7b02 	vstmia	fp!, {d7}
 8009964:	f108 0801 	add.w	r8, r8, #1
 8009968:	e7ca      	b.n	8009900 <__kernel_rem_pio2+0x78>
 800996a:	9b04      	ldr	r3, [sp, #16]
 800996c:	aa0c      	add	r2, sp, #48	; 0x30
 800996e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8009972:	930b      	str	r3, [sp, #44]	; 0x2c
 8009974:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 8009976:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800997a:	9c04      	ldr	r4, [sp, #16]
 800997c:	930a      	str	r3, [sp, #40]	; 0x28
 800997e:	ab98      	add	r3, sp, #608	; 0x260
 8009980:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009984:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 8009988:	f10d 0b30 	add.w	fp, sp, #48	; 0x30
 800998c:	f8cd b008 	str.w	fp, [sp, #8]
 8009990:	4625      	mov	r5, r4
 8009992:	2d00      	cmp	r5, #0
 8009994:	dc78      	bgt.n	8009a88 <__kernel_rem_pio2+0x200>
 8009996:	ec47 6b10 	vmov	d0, r6, r7
 800999a:	4650      	mov	r0, sl
 800999c:	f000 fbfc 	bl	800a198 <scalbn>
 80099a0:	ec57 6b10 	vmov	r6, r7, d0
 80099a4:	2200      	movs	r2, #0
 80099a6:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 80099aa:	ee10 0a10 	vmov	r0, s0
 80099ae:	4639      	mov	r1, r7
 80099b0:	f7f6 fe2a 	bl	8000608 <__aeabi_dmul>
 80099b4:	ec41 0b10 	vmov	d0, r0, r1
 80099b8:	f000 fb6e 	bl	800a098 <floor>
 80099bc:	4b7f      	ldr	r3, [pc, #508]	; (8009bbc <__kernel_rem_pio2+0x334>)
 80099be:	ec51 0b10 	vmov	r0, r1, d0
 80099c2:	2200      	movs	r2, #0
 80099c4:	f7f6 fe20 	bl	8000608 <__aeabi_dmul>
 80099c8:	4602      	mov	r2, r0
 80099ca:	460b      	mov	r3, r1
 80099cc:	4630      	mov	r0, r6
 80099ce:	4639      	mov	r1, r7
 80099d0:	f7f6 fc62 	bl	8000298 <__aeabi_dsub>
 80099d4:	460f      	mov	r7, r1
 80099d6:	4606      	mov	r6, r0
 80099d8:	f7f7 f8c6 	bl	8000b68 <__aeabi_d2iz>
 80099dc:	9007      	str	r0, [sp, #28]
 80099de:	f7f6 fda9 	bl	8000534 <__aeabi_i2d>
 80099e2:	4602      	mov	r2, r0
 80099e4:	460b      	mov	r3, r1
 80099e6:	4630      	mov	r0, r6
 80099e8:	4639      	mov	r1, r7
 80099ea:	f7f6 fc55 	bl	8000298 <__aeabi_dsub>
 80099ee:	f1ba 0f00 	cmp.w	sl, #0
 80099f2:	4606      	mov	r6, r0
 80099f4:	460f      	mov	r7, r1
 80099f6:	dd70      	ble.n	8009ada <__kernel_rem_pio2+0x252>
 80099f8:	1e62      	subs	r2, r4, #1
 80099fa:	ab0c      	add	r3, sp, #48	; 0x30
 80099fc:	9d07      	ldr	r5, [sp, #28]
 80099fe:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8009a02:	f1ca 0118 	rsb	r1, sl, #24
 8009a06:	fa40 f301 	asr.w	r3, r0, r1
 8009a0a:	441d      	add	r5, r3
 8009a0c:	408b      	lsls	r3, r1
 8009a0e:	1ac0      	subs	r0, r0, r3
 8009a10:	ab0c      	add	r3, sp, #48	; 0x30
 8009a12:	9507      	str	r5, [sp, #28]
 8009a14:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8009a18:	f1ca 0317 	rsb	r3, sl, #23
 8009a1c:	fa40 f303 	asr.w	r3, r0, r3
 8009a20:	9302      	str	r3, [sp, #8]
 8009a22:	9b02      	ldr	r3, [sp, #8]
 8009a24:	2b00      	cmp	r3, #0
 8009a26:	dd66      	ble.n	8009af6 <__kernel_rem_pio2+0x26e>
 8009a28:	9b07      	ldr	r3, [sp, #28]
 8009a2a:	2200      	movs	r2, #0
 8009a2c:	3301      	adds	r3, #1
 8009a2e:	9307      	str	r3, [sp, #28]
 8009a30:	4615      	mov	r5, r2
 8009a32:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8009a36:	4294      	cmp	r4, r2
 8009a38:	f300 8099 	bgt.w	8009b6e <__kernel_rem_pio2+0x2e6>
 8009a3c:	f1ba 0f00 	cmp.w	sl, #0
 8009a40:	dd07      	ble.n	8009a52 <__kernel_rem_pio2+0x1ca>
 8009a42:	f1ba 0f01 	cmp.w	sl, #1
 8009a46:	f000 80a5 	beq.w	8009b94 <__kernel_rem_pio2+0x30c>
 8009a4a:	f1ba 0f02 	cmp.w	sl, #2
 8009a4e:	f000 80c1 	beq.w	8009bd4 <__kernel_rem_pio2+0x34c>
 8009a52:	9b02      	ldr	r3, [sp, #8]
 8009a54:	2b02      	cmp	r3, #2
 8009a56:	d14e      	bne.n	8009af6 <__kernel_rem_pio2+0x26e>
 8009a58:	4632      	mov	r2, r6
 8009a5a:	463b      	mov	r3, r7
 8009a5c:	4958      	ldr	r1, [pc, #352]	; (8009bc0 <__kernel_rem_pio2+0x338>)
 8009a5e:	2000      	movs	r0, #0
 8009a60:	f7f6 fc1a 	bl	8000298 <__aeabi_dsub>
 8009a64:	4606      	mov	r6, r0
 8009a66:	460f      	mov	r7, r1
 8009a68:	2d00      	cmp	r5, #0
 8009a6a:	d044      	beq.n	8009af6 <__kernel_rem_pio2+0x26e>
 8009a6c:	4650      	mov	r0, sl
 8009a6e:	ed9f 0b50 	vldr	d0, [pc, #320]	; 8009bb0 <__kernel_rem_pio2+0x328>
 8009a72:	f000 fb91 	bl	800a198 <scalbn>
 8009a76:	4630      	mov	r0, r6
 8009a78:	4639      	mov	r1, r7
 8009a7a:	ec53 2b10 	vmov	r2, r3, d0
 8009a7e:	f7f6 fc0b 	bl	8000298 <__aeabi_dsub>
 8009a82:	4606      	mov	r6, r0
 8009a84:	460f      	mov	r7, r1
 8009a86:	e036      	b.n	8009af6 <__kernel_rem_pio2+0x26e>
 8009a88:	4b4e      	ldr	r3, [pc, #312]	; (8009bc4 <__kernel_rem_pio2+0x33c>)
 8009a8a:	2200      	movs	r2, #0
 8009a8c:	4630      	mov	r0, r6
 8009a8e:	4639      	mov	r1, r7
 8009a90:	f7f6 fdba 	bl	8000608 <__aeabi_dmul>
 8009a94:	f7f7 f868 	bl	8000b68 <__aeabi_d2iz>
 8009a98:	f7f6 fd4c 	bl	8000534 <__aeabi_i2d>
 8009a9c:	4b4a      	ldr	r3, [pc, #296]	; (8009bc8 <__kernel_rem_pio2+0x340>)
 8009a9e:	2200      	movs	r2, #0
 8009aa0:	4680      	mov	r8, r0
 8009aa2:	4689      	mov	r9, r1
 8009aa4:	f7f6 fdb0 	bl	8000608 <__aeabi_dmul>
 8009aa8:	4602      	mov	r2, r0
 8009aaa:	460b      	mov	r3, r1
 8009aac:	4630      	mov	r0, r6
 8009aae:	4639      	mov	r1, r7
 8009ab0:	f7f6 fbf2 	bl	8000298 <__aeabi_dsub>
 8009ab4:	f7f7 f858 	bl	8000b68 <__aeabi_d2iz>
 8009ab8:	9b02      	ldr	r3, [sp, #8]
 8009aba:	f843 0b04 	str.w	r0, [r3], #4
 8009abe:	3d01      	subs	r5, #1
 8009ac0:	9302      	str	r3, [sp, #8]
 8009ac2:	ab70      	add	r3, sp, #448	; 0x1c0
 8009ac4:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8009ac8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009acc:	4640      	mov	r0, r8
 8009ace:	4649      	mov	r1, r9
 8009ad0:	f7f6 fbe4 	bl	800029c <__adddf3>
 8009ad4:	4606      	mov	r6, r0
 8009ad6:	460f      	mov	r7, r1
 8009ad8:	e75b      	b.n	8009992 <__kernel_rem_pio2+0x10a>
 8009ada:	d105      	bne.n	8009ae8 <__kernel_rem_pio2+0x260>
 8009adc:	1e63      	subs	r3, r4, #1
 8009ade:	aa0c      	add	r2, sp, #48	; 0x30
 8009ae0:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8009ae4:	15c3      	asrs	r3, r0, #23
 8009ae6:	e79b      	b.n	8009a20 <__kernel_rem_pio2+0x198>
 8009ae8:	4b38      	ldr	r3, [pc, #224]	; (8009bcc <__kernel_rem_pio2+0x344>)
 8009aea:	2200      	movs	r2, #0
 8009aec:	f7f7 f812 	bl	8000b14 <__aeabi_dcmpge>
 8009af0:	2800      	cmp	r0, #0
 8009af2:	d139      	bne.n	8009b68 <__kernel_rem_pio2+0x2e0>
 8009af4:	9002      	str	r0, [sp, #8]
 8009af6:	2200      	movs	r2, #0
 8009af8:	2300      	movs	r3, #0
 8009afa:	4630      	mov	r0, r6
 8009afc:	4639      	mov	r1, r7
 8009afe:	f7f6 ffeb 	bl	8000ad8 <__aeabi_dcmpeq>
 8009b02:	2800      	cmp	r0, #0
 8009b04:	f000 80b4 	beq.w	8009c70 <__kernel_rem_pio2+0x3e8>
 8009b08:	f104 3bff 	add.w	fp, r4, #4294967295
 8009b0c:	465b      	mov	r3, fp
 8009b0e:	2200      	movs	r2, #0
 8009b10:	9904      	ldr	r1, [sp, #16]
 8009b12:	428b      	cmp	r3, r1
 8009b14:	da65      	bge.n	8009be2 <__kernel_rem_pio2+0x35a>
 8009b16:	2a00      	cmp	r2, #0
 8009b18:	d07b      	beq.n	8009c12 <__kernel_rem_pio2+0x38a>
 8009b1a:	ab0c      	add	r3, sp, #48	; 0x30
 8009b1c:	f1aa 0a18 	sub.w	sl, sl, #24
 8009b20:	f853 302b 	ldr.w	r3, [r3, fp, lsl #2]
 8009b24:	2b00      	cmp	r3, #0
 8009b26:	f000 80a0 	beq.w	8009c6a <__kernel_rem_pio2+0x3e2>
 8009b2a:	ed9f 0b21 	vldr	d0, [pc, #132]	; 8009bb0 <__kernel_rem_pio2+0x328>
 8009b2e:	4650      	mov	r0, sl
 8009b30:	f000 fb32 	bl	800a198 <scalbn>
 8009b34:	4f23      	ldr	r7, [pc, #140]	; (8009bc4 <__kernel_rem_pio2+0x33c>)
 8009b36:	ec55 4b10 	vmov	r4, r5, d0
 8009b3a:	46d8      	mov	r8, fp
 8009b3c:	2600      	movs	r6, #0
 8009b3e:	f1b8 0f00 	cmp.w	r8, #0
 8009b42:	f280 80cf 	bge.w	8009ce4 <__kernel_rem_pio2+0x45c>
 8009b46:	ed9f 8b18 	vldr	d8, [pc, #96]	; 8009ba8 <__kernel_rem_pio2+0x320>
 8009b4a:	465f      	mov	r7, fp
 8009b4c:	f04f 0800 	mov.w	r8, #0
 8009b50:	2f00      	cmp	r7, #0
 8009b52:	f2c0 80fd 	blt.w	8009d50 <__kernel_rem_pio2+0x4c8>
 8009b56:	ab70      	add	r3, sp, #448	; 0x1c0
 8009b58:	f8df a074 	ldr.w	sl, [pc, #116]	; 8009bd0 <__kernel_rem_pio2+0x348>
 8009b5c:	ec55 4b18 	vmov	r4, r5, d8
 8009b60:	eb03 09c7 	add.w	r9, r3, r7, lsl #3
 8009b64:	2600      	movs	r6, #0
 8009b66:	e0e5      	b.n	8009d34 <__kernel_rem_pio2+0x4ac>
 8009b68:	2302      	movs	r3, #2
 8009b6a:	9302      	str	r3, [sp, #8]
 8009b6c:	e75c      	b.n	8009a28 <__kernel_rem_pio2+0x1a0>
 8009b6e:	f8db 3000 	ldr.w	r3, [fp]
 8009b72:	b955      	cbnz	r5, 8009b8a <__kernel_rem_pio2+0x302>
 8009b74:	b123      	cbz	r3, 8009b80 <__kernel_rem_pio2+0x2f8>
 8009b76:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 8009b7a:	f8cb 3000 	str.w	r3, [fp]
 8009b7e:	2301      	movs	r3, #1
 8009b80:	3201      	adds	r2, #1
 8009b82:	f10b 0b04 	add.w	fp, fp, #4
 8009b86:	461d      	mov	r5, r3
 8009b88:	e755      	b.n	8009a36 <__kernel_rem_pio2+0x1ae>
 8009b8a:	1acb      	subs	r3, r1, r3
 8009b8c:	f8cb 3000 	str.w	r3, [fp]
 8009b90:	462b      	mov	r3, r5
 8009b92:	e7f5      	b.n	8009b80 <__kernel_rem_pio2+0x2f8>
 8009b94:	1e62      	subs	r2, r4, #1
 8009b96:	ab0c      	add	r3, sp, #48	; 0x30
 8009b98:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009b9c:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8009ba0:	a90c      	add	r1, sp, #48	; 0x30
 8009ba2:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8009ba6:	e754      	b.n	8009a52 <__kernel_rem_pio2+0x1ca>
	...
 8009bb4:	3ff00000 	.word	0x3ff00000
 8009bb8:	0800ab20 	.word	0x0800ab20
 8009bbc:	40200000 	.word	0x40200000
 8009bc0:	3ff00000 	.word	0x3ff00000
 8009bc4:	3e700000 	.word	0x3e700000
 8009bc8:	41700000 	.word	0x41700000
 8009bcc:	3fe00000 	.word	0x3fe00000
 8009bd0:	0800aae0 	.word	0x0800aae0
 8009bd4:	1e62      	subs	r2, r4, #1
 8009bd6:	ab0c      	add	r3, sp, #48	; 0x30
 8009bd8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009bdc:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8009be0:	e7de      	b.n	8009ba0 <__kernel_rem_pio2+0x318>
 8009be2:	a90c      	add	r1, sp, #48	; 0x30
 8009be4:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8009be8:	3b01      	subs	r3, #1
 8009bea:	430a      	orrs	r2, r1
 8009bec:	e790      	b.n	8009b10 <__kernel_rem_pio2+0x288>
 8009bee:	3301      	adds	r3, #1
 8009bf0:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 8009bf4:	2900      	cmp	r1, #0
 8009bf6:	d0fa      	beq.n	8009bee <__kernel_rem_pio2+0x366>
 8009bf8:	9a08      	ldr	r2, [sp, #32]
 8009bfa:	18e3      	adds	r3, r4, r3
 8009bfc:	18a6      	adds	r6, r4, r2
 8009bfe:	aa20      	add	r2, sp, #128	; 0x80
 8009c00:	1c65      	adds	r5, r4, #1
 8009c02:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 8009c06:	9302      	str	r3, [sp, #8]
 8009c08:	9b02      	ldr	r3, [sp, #8]
 8009c0a:	42ab      	cmp	r3, r5
 8009c0c:	da04      	bge.n	8009c18 <__kernel_rem_pio2+0x390>
 8009c0e:	461c      	mov	r4, r3
 8009c10:	e6b5      	b.n	800997e <__kernel_rem_pio2+0xf6>
 8009c12:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009c14:	2301      	movs	r3, #1
 8009c16:	e7eb      	b.n	8009bf0 <__kernel_rem_pio2+0x368>
 8009c18:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009c1a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009c1e:	f7f6 fc89 	bl	8000534 <__aeabi_i2d>
 8009c22:	e8e6 0102 	strd	r0, r1, [r6], #8
 8009c26:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009c28:	46b3      	mov	fp, r6
 8009c2a:	461c      	mov	r4, r3
 8009c2c:	2700      	movs	r7, #0
 8009c2e:	f04f 0800 	mov.w	r8, #0
 8009c32:	f04f 0900 	mov.w	r9, #0
 8009c36:	9b06      	ldr	r3, [sp, #24]
 8009c38:	429f      	cmp	r7, r3
 8009c3a:	dd06      	ble.n	8009c4a <__kernel_rem_pio2+0x3c2>
 8009c3c:	ab70      	add	r3, sp, #448	; 0x1c0
 8009c3e:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8009c42:	e9c3 8900 	strd	r8, r9, [r3]
 8009c46:	3501      	adds	r5, #1
 8009c48:	e7de      	b.n	8009c08 <__kernel_rem_pio2+0x380>
 8009c4a:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 8009c4e:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 8009c52:	f7f6 fcd9 	bl	8000608 <__aeabi_dmul>
 8009c56:	4602      	mov	r2, r0
 8009c58:	460b      	mov	r3, r1
 8009c5a:	4640      	mov	r0, r8
 8009c5c:	4649      	mov	r1, r9
 8009c5e:	f7f6 fb1d 	bl	800029c <__adddf3>
 8009c62:	3701      	adds	r7, #1
 8009c64:	4680      	mov	r8, r0
 8009c66:	4689      	mov	r9, r1
 8009c68:	e7e5      	b.n	8009c36 <__kernel_rem_pio2+0x3ae>
 8009c6a:	f10b 3bff 	add.w	fp, fp, #4294967295
 8009c6e:	e754      	b.n	8009b1a <__kernel_rem_pio2+0x292>
 8009c70:	ec47 6b10 	vmov	d0, r6, r7
 8009c74:	f1ca 0000 	rsb	r0, sl, #0
 8009c78:	f000 fa8e 	bl	800a198 <scalbn>
 8009c7c:	ec57 6b10 	vmov	r6, r7, d0
 8009c80:	4b9f      	ldr	r3, [pc, #636]	; (8009f00 <__kernel_rem_pio2+0x678>)
 8009c82:	ee10 0a10 	vmov	r0, s0
 8009c86:	2200      	movs	r2, #0
 8009c88:	4639      	mov	r1, r7
 8009c8a:	f7f6 ff43 	bl	8000b14 <__aeabi_dcmpge>
 8009c8e:	b300      	cbz	r0, 8009cd2 <__kernel_rem_pio2+0x44a>
 8009c90:	4b9c      	ldr	r3, [pc, #624]	; (8009f04 <__kernel_rem_pio2+0x67c>)
 8009c92:	2200      	movs	r2, #0
 8009c94:	4630      	mov	r0, r6
 8009c96:	4639      	mov	r1, r7
 8009c98:	f7f6 fcb6 	bl	8000608 <__aeabi_dmul>
 8009c9c:	f7f6 ff64 	bl	8000b68 <__aeabi_d2iz>
 8009ca0:	4605      	mov	r5, r0
 8009ca2:	f7f6 fc47 	bl	8000534 <__aeabi_i2d>
 8009ca6:	4b96      	ldr	r3, [pc, #600]	; (8009f00 <__kernel_rem_pio2+0x678>)
 8009ca8:	2200      	movs	r2, #0
 8009caa:	f7f6 fcad 	bl	8000608 <__aeabi_dmul>
 8009cae:	460b      	mov	r3, r1
 8009cb0:	4602      	mov	r2, r0
 8009cb2:	4639      	mov	r1, r7
 8009cb4:	4630      	mov	r0, r6
 8009cb6:	f7f6 faef 	bl	8000298 <__aeabi_dsub>
 8009cba:	f7f6 ff55 	bl	8000b68 <__aeabi_d2iz>
 8009cbe:	f104 0b01 	add.w	fp, r4, #1
 8009cc2:	ab0c      	add	r3, sp, #48	; 0x30
 8009cc4:	f10a 0a18 	add.w	sl, sl, #24
 8009cc8:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8009ccc:	f843 502b 	str.w	r5, [r3, fp, lsl #2]
 8009cd0:	e72b      	b.n	8009b2a <__kernel_rem_pio2+0x2a2>
 8009cd2:	4630      	mov	r0, r6
 8009cd4:	4639      	mov	r1, r7
 8009cd6:	f7f6 ff47 	bl	8000b68 <__aeabi_d2iz>
 8009cda:	ab0c      	add	r3, sp, #48	; 0x30
 8009cdc:	46a3      	mov	fp, r4
 8009cde:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8009ce2:	e722      	b.n	8009b2a <__kernel_rem_pio2+0x2a2>
 8009ce4:	ab70      	add	r3, sp, #448	; 0x1c0
 8009ce6:	eb03 09c8 	add.w	r9, r3, r8, lsl #3
 8009cea:	ab0c      	add	r3, sp, #48	; 0x30
 8009cec:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 8009cf0:	f7f6 fc20 	bl	8000534 <__aeabi_i2d>
 8009cf4:	4622      	mov	r2, r4
 8009cf6:	462b      	mov	r3, r5
 8009cf8:	f7f6 fc86 	bl	8000608 <__aeabi_dmul>
 8009cfc:	4632      	mov	r2, r6
 8009cfe:	e9c9 0100 	strd	r0, r1, [r9]
 8009d02:	463b      	mov	r3, r7
 8009d04:	4620      	mov	r0, r4
 8009d06:	4629      	mov	r1, r5
 8009d08:	f7f6 fc7e 	bl	8000608 <__aeabi_dmul>
 8009d0c:	f108 38ff 	add.w	r8, r8, #4294967295
 8009d10:	4604      	mov	r4, r0
 8009d12:	460d      	mov	r5, r1
 8009d14:	e713      	b.n	8009b3e <__kernel_rem_pio2+0x2b6>
 8009d16:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 8009d1a:	e8fa 0102 	ldrd	r0, r1, [sl], #8
 8009d1e:	f7f6 fc73 	bl	8000608 <__aeabi_dmul>
 8009d22:	4602      	mov	r2, r0
 8009d24:	460b      	mov	r3, r1
 8009d26:	4620      	mov	r0, r4
 8009d28:	4629      	mov	r1, r5
 8009d2a:	f7f6 fab7 	bl	800029c <__adddf3>
 8009d2e:	3601      	adds	r6, #1
 8009d30:	4604      	mov	r4, r0
 8009d32:	460d      	mov	r5, r1
 8009d34:	9b04      	ldr	r3, [sp, #16]
 8009d36:	429e      	cmp	r6, r3
 8009d38:	dc01      	bgt.n	8009d3e <__kernel_rem_pio2+0x4b6>
 8009d3a:	45b0      	cmp	r8, r6
 8009d3c:	daeb      	bge.n	8009d16 <__kernel_rem_pio2+0x48e>
 8009d3e:	ab48      	add	r3, sp, #288	; 0x120
 8009d40:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8009d44:	e9c3 4500 	strd	r4, r5, [r3]
 8009d48:	3f01      	subs	r7, #1
 8009d4a:	f108 0801 	add.w	r8, r8, #1
 8009d4e:	e6ff      	b.n	8009b50 <__kernel_rem_pio2+0x2c8>
 8009d50:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 8009d52:	2b02      	cmp	r3, #2
 8009d54:	dc0b      	bgt.n	8009d6e <__kernel_rem_pio2+0x4e6>
 8009d56:	2b00      	cmp	r3, #0
 8009d58:	dc6e      	bgt.n	8009e38 <__kernel_rem_pio2+0x5b0>
 8009d5a:	d045      	beq.n	8009de8 <__kernel_rem_pio2+0x560>
 8009d5c:	9b07      	ldr	r3, [sp, #28]
 8009d5e:	f003 0007 	and.w	r0, r3, #7
 8009d62:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 8009d66:	ecbd 8b02 	vpop	{d8}
 8009d6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009d6e:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 8009d70:	2b03      	cmp	r3, #3
 8009d72:	d1f3      	bne.n	8009d5c <__kernel_rem_pio2+0x4d4>
 8009d74:	ab48      	add	r3, sp, #288	; 0x120
 8009d76:	eb03 0acb 	add.w	sl, r3, fp, lsl #3
 8009d7a:	46d0      	mov	r8, sl
 8009d7c:	46d9      	mov	r9, fp
 8009d7e:	f1b9 0f00 	cmp.w	r9, #0
 8009d82:	f1a8 0808 	sub.w	r8, r8, #8
 8009d86:	dc64      	bgt.n	8009e52 <__kernel_rem_pio2+0x5ca>
 8009d88:	465c      	mov	r4, fp
 8009d8a:	2c01      	cmp	r4, #1
 8009d8c:	f1aa 0a08 	sub.w	sl, sl, #8
 8009d90:	dc7e      	bgt.n	8009e90 <__kernel_rem_pio2+0x608>
 8009d92:	2000      	movs	r0, #0
 8009d94:	2100      	movs	r1, #0
 8009d96:	f1bb 0f01 	cmp.w	fp, #1
 8009d9a:	f300 8097 	bgt.w	8009ecc <__kernel_rem_pio2+0x644>
 8009d9e:	9b02      	ldr	r3, [sp, #8]
 8009da0:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	; 0x120
 8009da4:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	; 0x128
 8009da8:	2b00      	cmp	r3, #0
 8009daa:	f040 8099 	bne.w	8009ee0 <__kernel_rem_pio2+0x658>
 8009dae:	9b01      	ldr	r3, [sp, #4]
 8009db0:	e9c3 5600 	strd	r5, r6, [r3]
 8009db4:	e9c3 7802 	strd	r7, r8, [r3, #8]
 8009db8:	e9c3 0104 	strd	r0, r1, [r3, #16]
 8009dbc:	e7ce      	b.n	8009d5c <__kernel_rem_pio2+0x4d4>
 8009dbe:	ab48      	add	r3, sp, #288	; 0x120
 8009dc0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8009dc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009dc8:	f7f6 fa68 	bl	800029c <__adddf3>
 8009dcc:	f10b 3bff 	add.w	fp, fp, #4294967295
 8009dd0:	f1bb 0f00 	cmp.w	fp, #0
 8009dd4:	daf3      	bge.n	8009dbe <__kernel_rem_pio2+0x536>
 8009dd6:	9b02      	ldr	r3, [sp, #8]
 8009dd8:	b113      	cbz	r3, 8009de0 <__kernel_rem_pio2+0x558>
 8009dda:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009dde:	4619      	mov	r1, r3
 8009de0:	9b01      	ldr	r3, [sp, #4]
 8009de2:	e9c3 0100 	strd	r0, r1, [r3]
 8009de6:	e7b9      	b.n	8009d5c <__kernel_rem_pio2+0x4d4>
 8009de8:	2000      	movs	r0, #0
 8009dea:	2100      	movs	r1, #0
 8009dec:	e7f0      	b.n	8009dd0 <__kernel_rem_pio2+0x548>
 8009dee:	ab48      	add	r3, sp, #288	; 0x120
 8009df0:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009df4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009df8:	f7f6 fa50 	bl	800029c <__adddf3>
 8009dfc:	3c01      	subs	r4, #1
 8009dfe:	2c00      	cmp	r4, #0
 8009e00:	daf5      	bge.n	8009dee <__kernel_rem_pio2+0x566>
 8009e02:	9b02      	ldr	r3, [sp, #8]
 8009e04:	b1e3      	cbz	r3, 8009e40 <__kernel_rem_pio2+0x5b8>
 8009e06:	4602      	mov	r2, r0
 8009e08:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009e0c:	9c01      	ldr	r4, [sp, #4]
 8009e0e:	e9c4 2300 	strd	r2, r3, [r4]
 8009e12:	4602      	mov	r2, r0
 8009e14:	460b      	mov	r3, r1
 8009e16:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 8009e1a:	f7f6 fa3d 	bl	8000298 <__aeabi_dsub>
 8009e1e:	ad4a      	add	r5, sp, #296	; 0x128
 8009e20:	2401      	movs	r4, #1
 8009e22:	45a3      	cmp	fp, r4
 8009e24:	da0f      	bge.n	8009e46 <__kernel_rem_pio2+0x5be>
 8009e26:	9b02      	ldr	r3, [sp, #8]
 8009e28:	b113      	cbz	r3, 8009e30 <__kernel_rem_pio2+0x5a8>
 8009e2a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009e2e:	4619      	mov	r1, r3
 8009e30:	9b01      	ldr	r3, [sp, #4]
 8009e32:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8009e36:	e791      	b.n	8009d5c <__kernel_rem_pio2+0x4d4>
 8009e38:	465c      	mov	r4, fp
 8009e3a:	2000      	movs	r0, #0
 8009e3c:	2100      	movs	r1, #0
 8009e3e:	e7de      	b.n	8009dfe <__kernel_rem_pio2+0x576>
 8009e40:	4602      	mov	r2, r0
 8009e42:	460b      	mov	r3, r1
 8009e44:	e7e2      	b.n	8009e0c <__kernel_rem_pio2+0x584>
 8009e46:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 8009e4a:	f7f6 fa27 	bl	800029c <__adddf3>
 8009e4e:	3401      	adds	r4, #1
 8009e50:	e7e7      	b.n	8009e22 <__kernel_rem_pio2+0x59a>
 8009e52:	e9d8 4500 	ldrd	r4, r5, [r8]
 8009e56:	e9d8 6702 	ldrd	r6, r7, [r8, #8]
 8009e5a:	4620      	mov	r0, r4
 8009e5c:	4632      	mov	r2, r6
 8009e5e:	463b      	mov	r3, r7
 8009e60:	4629      	mov	r1, r5
 8009e62:	f7f6 fa1b 	bl	800029c <__adddf3>
 8009e66:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009e6a:	4602      	mov	r2, r0
 8009e6c:	460b      	mov	r3, r1
 8009e6e:	4620      	mov	r0, r4
 8009e70:	4629      	mov	r1, r5
 8009e72:	f7f6 fa11 	bl	8000298 <__aeabi_dsub>
 8009e76:	4632      	mov	r2, r6
 8009e78:	463b      	mov	r3, r7
 8009e7a:	f7f6 fa0f 	bl	800029c <__adddf3>
 8009e7e:	ed9d 7b04 	vldr	d7, [sp, #16]
 8009e82:	e9c8 0102 	strd	r0, r1, [r8, #8]
 8009e86:	ed88 7b00 	vstr	d7, [r8]
 8009e8a:	f109 39ff 	add.w	r9, r9, #4294967295
 8009e8e:	e776      	b.n	8009d7e <__kernel_rem_pio2+0x4f6>
 8009e90:	e9da 8900 	ldrd	r8, r9, [sl]
 8009e94:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 8009e98:	4640      	mov	r0, r8
 8009e9a:	4632      	mov	r2, r6
 8009e9c:	463b      	mov	r3, r7
 8009e9e:	4649      	mov	r1, r9
 8009ea0:	f7f6 f9fc 	bl	800029c <__adddf3>
 8009ea4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009ea8:	4602      	mov	r2, r0
 8009eaa:	460b      	mov	r3, r1
 8009eac:	4640      	mov	r0, r8
 8009eae:	4649      	mov	r1, r9
 8009eb0:	f7f6 f9f2 	bl	8000298 <__aeabi_dsub>
 8009eb4:	4632      	mov	r2, r6
 8009eb6:	463b      	mov	r3, r7
 8009eb8:	f7f6 f9f0 	bl	800029c <__adddf3>
 8009ebc:	ed9d 7b04 	vldr	d7, [sp, #16]
 8009ec0:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8009ec4:	ed8a 7b00 	vstr	d7, [sl]
 8009ec8:	3c01      	subs	r4, #1
 8009eca:	e75e      	b.n	8009d8a <__kernel_rem_pio2+0x502>
 8009ecc:	ab48      	add	r3, sp, #288	; 0x120
 8009ece:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8009ed2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ed6:	f7f6 f9e1 	bl	800029c <__adddf3>
 8009eda:	f10b 3bff 	add.w	fp, fp, #4294967295
 8009ede:	e75a      	b.n	8009d96 <__kernel_rem_pio2+0x50e>
 8009ee0:	9b01      	ldr	r3, [sp, #4]
 8009ee2:	9a01      	ldr	r2, [sp, #4]
 8009ee4:	601d      	str	r5, [r3, #0]
 8009ee6:	f106 4400 	add.w	r4, r6, #2147483648	; 0x80000000
 8009eea:	605c      	str	r4, [r3, #4]
 8009eec:	609f      	str	r7, [r3, #8]
 8009eee:	f108 4300 	add.w	r3, r8, #2147483648	; 0x80000000
 8009ef2:	60d3      	str	r3, [r2, #12]
 8009ef4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009ef8:	6110      	str	r0, [r2, #16]
 8009efa:	6153      	str	r3, [r2, #20]
 8009efc:	e72e      	b.n	8009d5c <__kernel_rem_pio2+0x4d4>
 8009efe:	bf00      	nop
 8009f00:	41700000 	.word	0x41700000
 8009f04:	3e700000 	.word	0x3e700000

08009f08 <__kernel_sin>:
 8009f08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f0c:	ed2d 8b04 	vpush	{d8-d9}
 8009f10:	eeb0 8a41 	vmov.f32	s16, s2
 8009f14:	eef0 8a61 	vmov.f32	s17, s3
 8009f18:	ec55 4b10 	vmov	r4, r5, d0
 8009f1c:	b083      	sub	sp, #12
 8009f1e:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8009f22:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 8009f26:	9001      	str	r0, [sp, #4]
 8009f28:	da06      	bge.n	8009f38 <__kernel_sin+0x30>
 8009f2a:	ee10 0a10 	vmov	r0, s0
 8009f2e:	4629      	mov	r1, r5
 8009f30:	f7f6 fe1a 	bl	8000b68 <__aeabi_d2iz>
 8009f34:	2800      	cmp	r0, #0
 8009f36:	d051      	beq.n	8009fdc <__kernel_sin+0xd4>
 8009f38:	4622      	mov	r2, r4
 8009f3a:	462b      	mov	r3, r5
 8009f3c:	4620      	mov	r0, r4
 8009f3e:	4629      	mov	r1, r5
 8009f40:	f7f6 fb62 	bl	8000608 <__aeabi_dmul>
 8009f44:	4682      	mov	sl, r0
 8009f46:	468b      	mov	fp, r1
 8009f48:	4602      	mov	r2, r0
 8009f4a:	460b      	mov	r3, r1
 8009f4c:	4620      	mov	r0, r4
 8009f4e:	4629      	mov	r1, r5
 8009f50:	f7f6 fb5a 	bl	8000608 <__aeabi_dmul>
 8009f54:	a341      	add	r3, pc, #260	; (adr r3, 800a05c <__kernel_sin+0x154>)
 8009f56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f5a:	4680      	mov	r8, r0
 8009f5c:	4689      	mov	r9, r1
 8009f5e:	4650      	mov	r0, sl
 8009f60:	4659      	mov	r1, fp
 8009f62:	f7f6 fb51 	bl	8000608 <__aeabi_dmul>
 8009f66:	a33f      	add	r3, pc, #252	; (adr r3, 800a064 <__kernel_sin+0x15c>)
 8009f68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f6c:	f7f6 f994 	bl	8000298 <__aeabi_dsub>
 8009f70:	4652      	mov	r2, sl
 8009f72:	465b      	mov	r3, fp
 8009f74:	f7f6 fb48 	bl	8000608 <__aeabi_dmul>
 8009f78:	a33c      	add	r3, pc, #240	; (adr r3, 800a06c <__kernel_sin+0x164>)
 8009f7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f7e:	f7f6 f98d 	bl	800029c <__adddf3>
 8009f82:	4652      	mov	r2, sl
 8009f84:	465b      	mov	r3, fp
 8009f86:	f7f6 fb3f 	bl	8000608 <__aeabi_dmul>
 8009f8a:	a33a      	add	r3, pc, #232	; (adr r3, 800a074 <__kernel_sin+0x16c>)
 8009f8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f90:	f7f6 f982 	bl	8000298 <__aeabi_dsub>
 8009f94:	4652      	mov	r2, sl
 8009f96:	465b      	mov	r3, fp
 8009f98:	f7f6 fb36 	bl	8000608 <__aeabi_dmul>
 8009f9c:	a337      	add	r3, pc, #220	; (adr r3, 800a07c <__kernel_sin+0x174>)
 8009f9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fa2:	f7f6 f97b 	bl	800029c <__adddf3>
 8009fa6:	9b01      	ldr	r3, [sp, #4]
 8009fa8:	4606      	mov	r6, r0
 8009faa:	460f      	mov	r7, r1
 8009fac:	b9eb      	cbnz	r3, 8009fea <__kernel_sin+0xe2>
 8009fae:	4602      	mov	r2, r0
 8009fb0:	460b      	mov	r3, r1
 8009fb2:	4650      	mov	r0, sl
 8009fb4:	4659      	mov	r1, fp
 8009fb6:	f7f6 fb27 	bl	8000608 <__aeabi_dmul>
 8009fba:	a325      	add	r3, pc, #148	; (adr r3, 800a050 <__kernel_sin+0x148>)
 8009fbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fc0:	f7f6 f96a 	bl	8000298 <__aeabi_dsub>
 8009fc4:	4642      	mov	r2, r8
 8009fc6:	464b      	mov	r3, r9
 8009fc8:	f7f6 fb1e 	bl	8000608 <__aeabi_dmul>
 8009fcc:	4602      	mov	r2, r0
 8009fce:	460b      	mov	r3, r1
 8009fd0:	4620      	mov	r0, r4
 8009fd2:	4629      	mov	r1, r5
 8009fd4:	f7f6 f962 	bl	800029c <__adddf3>
 8009fd8:	4604      	mov	r4, r0
 8009fda:	460d      	mov	r5, r1
 8009fdc:	ec45 4b10 	vmov	d0, r4, r5
 8009fe0:	b003      	add	sp, #12
 8009fe2:	ecbd 8b04 	vpop	{d8-d9}
 8009fe6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009fea:	4b1b      	ldr	r3, [pc, #108]	; (800a058 <__kernel_sin+0x150>)
 8009fec:	ec51 0b18 	vmov	r0, r1, d8
 8009ff0:	2200      	movs	r2, #0
 8009ff2:	f7f6 fb09 	bl	8000608 <__aeabi_dmul>
 8009ff6:	4632      	mov	r2, r6
 8009ff8:	ec41 0b19 	vmov	d9, r0, r1
 8009ffc:	463b      	mov	r3, r7
 8009ffe:	4640      	mov	r0, r8
 800a000:	4649      	mov	r1, r9
 800a002:	f7f6 fb01 	bl	8000608 <__aeabi_dmul>
 800a006:	4602      	mov	r2, r0
 800a008:	460b      	mov	r3, r1
 800a00a:	ec51 0b19 	vmov	r0, r1, d9
 800a00e:	f7f6 f943 	bl	8000298 <__aeabi_dsub>
 800a012:	4652      	mov	r2, sl
 800a014:	465b      	mov	r3, fp
 800a016:	f7f6 faf7 	bl	8000608 <__aeabi_dmul>
 800a01a:	ec53 2b18 	vmov	r2, r3, d8
 800a01e:	f7f6 f93b 	bl	8000298 <__aeabi_dsub>
 800a022:	a30b      	add	r3, pc, #44	; (adr r3, 800a050 <__kernel_sin+0x148>)
 800a024:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a028:	4606      	mov	r6, r0
 800a02a:	460f      	mov	r7, r1
 800a02c:	4640      	mov	r0, r8
 800a02e:	4649      	mov	r1, r9
 800a030:	f7f6 faea 	bl	8000608 <__aeabi_dmul>
 800a034:	4602      	mov	r2, r0
 800a036:	460b      	mov	r3, r1
 800a038:	4630      	mov	r0, r6
 800a03a:	4639      	mov	r1, r7
 800a03c:	f7f6 f92e 	bl	800029c <__adddf3>
 800a040:	4602      	mov	r2, r0
 800a042:	460b      	mov	r3, r1
 800a044:	4620      	mov	r0, r4
 800a046:	4629      	mov	r1, r5
 800a048:	f7f6 f926 	bl	8000298 <__aeabi_dsub>
 800a04c:	e7c4      	b.n	8009fd8 <__kernel_sin+0xd0>
 800a04e:	bf00      	nop
 800a050:	55555549 	.word	0x55555549
 800a054:	3fc55555 	.word	0x3fc55555
 800a058:	3fe00000 	.word	0x3fe00000
 800a05c:	5acfd57c 	.word	0x5acfd57c
 800a060:	3de5d93a 	.word	0x3de5d93a
 800a064:	8a2b9ceb 	.word	0x8a2b9ceb
 800a068:	3e5ae5e6 	.word	0x3e5ae5e6
 800a06c:	57b1fe7d 	.word	0x57b1fe7d
 800a070:	3ec71de3 	.word	0x3ec71de3
 800a074:	19c161d5 	.word	0x19c161d5
 800a078:	3f2a01a0 	.word	0x3f2a01a0
 800a07c:	1110f8a6 	.word	0x1110f8a6
 800a080:	3f811111 	.word	0x3f811111

0800a084 <fabs>:
 800a084:	ec51 0b10 	vmov	r0, r1, d0
 800a088:	ee10 2a10 	vmov	r2, s0
 800a08c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800a090:	ec43 2b10 	vmov	d0, r2, r3
 800a094:	4770      	bx	lr
	...

0800a098 <floor>:
 800a098:	ec51 0b10 	vmov	r0, r1, d0
 800a09c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a0a0:	f3c1 570a 	ubfx	r7, r1, #20, #11
 800a0a4:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 800a0a8:	2e13      	cmp	r6, #19
 800a0aa:	ee10 5a10 	vmov	r5, s0
 800a0ae:	ee10 8a10 	vmov	r8, s0
 800a0b2:	460c      	mov	r4, r1
 800a0b4:	dc32      	bgt.n	800a11c <floor+0x84>
 800a0b6:	2e00      	cmp	r6, #0
 800a0b8:	da14      	bge.n	800a0e4 <floor+0x4c>
 800a0ba:	a333      	add	r3, pc, #204	; (adr r3, 800a188 <floor+0xf0>)
 800a0bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0c0:	f7f6 f8ec 	bl	800029c <__adddf3>
 800a0c4:	2200      	movs	r2, #0
 800a0c6:	2300      	movs	r3, #0
 800a0c8:	f7f6 fd2e 	bl	8000b28 <__aeabi_dcmpgt>
 800a0cc:	b138      	cbz	r0, 800a0de <floor+0x46>
 800a0ce:	2c00      	cmp	r4, #0
 800a0d0:	da57      	bge.n	800a182 <floor+0xea>
 800a0d2:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800a0d6:	431d      	orrs	r5, r3
 800a0d8:	d001      	beq.n	800a0de <floor+0x46>
 800a0da:	4c2d      	ldr	r4, [pc, #180]	; (800a190 <floor+0xf8>)
 800a0dc:	2500      	movs	r5, #0
 800a0de:	4621      	mov	r1, r4
 800a0e0:	4628      	mov	r0, r5
 800a0e2:	e025      	b.n	800a130 <floor+0x98>
 800a0e4:	4f2b      	ldr	r7, [pc, #172]	; (800a194 <floor+0xfc>)
 800a0e6:	4137      	asrs	r7, r6
 800a0e8:	ea01 0307 	and.w	r3, r1, r7
 800a0ec:	4303      	orrs	r3, r0
 800a0ee:	d01f      	beq.n	800a130 <floor+0x98>
 800a0f0:	a325      	add	r3, pc, #148	; (adr r3, 800a188 <floor+0xf0>)
 800a0f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0f6:	f7f6 f8d1 	bl	800029c <__adddf3>
 800a0fa:	2200      	movs	r2, #0
 800a0fc:	2300      	movs	r3, #0
 800a0fe:	f7f6 fd13 	bl	8000b28 <__aeabi_dcmpgt>
 800a102:	2800      	cmp	r0, #0
 800a104:	d0eb      	beq.n	800a0de <floor+0x46>
 800a106:	2c00      	cmp	r4, #0
 800a108:	bfbe      	ittt	lt
 800a10a:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800a10e:	fa43 f606 	asrlt.w	r6, r3, r6
 800a112:	19a4      	addlt	r4, r4, r6
 800a114:	ea24 0407 	bic.w	r4, r4, r7
 800a118:	2500      	movs	r5, #0
 800a11a:	e7e0      	b.n	800a0de <floor+0x46>
 800a11c:	2e33      	cmp	r6, #51	; 0x33
 800a11e:	dd0b      	ble.n	800a138 <floor+0xa0>
 800a120:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800a124:	d104      	bne.n	800a130 <floor+0x98>
 800a126:	ee10 2a10 	vmov	r2, s0
 800a12a:	460b      	mov	r3, r1
 800a12c:	f7f6 f8b6 	bl	800029c <__adddf3>
 800a130:	ec41 0b10 	vmov	d0, r0, r1
 800a134:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a138:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 800a13c:	f04f 33ff 	mov.w	r3, #4294967295
 800a140:	fa23 f707 	lsr.w	r7, r3, r7
 800a144:	4207      	tst	r7, r0
 800a146:	d0f3      	beq.n	800a130 <floor+0x98>
 800a148:	a30f      	add	r3, pc, #60	; (adr r3, 800a188 <floor+0xf0>)
 800a14a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a14e:	f7f6 f8a5 	bl	800029c <__adddf3>
 800a152:	2200      	movs	r2, #0
 800a154:	2300      	movs	r3, #0
 800a156:	f7f6 fce7 	bl	8000b28 <__aeabi_dcmpgt>
 800a15a:	2800      	cmp	r0, #0
 800a15c:	d0bf      	beq.n	800a0de <floor+0x46>
 800a15e:	2c00      	cmp	r4, #0
 800a160:	da02      	bge.n	800a168 <floor+0xd0>
 800a162:	2e14      	cmp	r6, #20
 800a164:	d103      	bne.n	800a16e <floor+0xd6>
 800a166:	3401      	adds	r4, #1
 800a168:	ea25 0507 	bic.w	r5, r5, r7
 800a16c:	e7b7      	b.n	800a0de <floor+0x46>
 800a16e:	2301      	movs	r3, #1
 800a170:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800a174:	fa03 f606 	lsl.w	r6, r3, r6
 800a178:	4435      	add	r5, r6
 800a17a:	4545      	cmp	r5, r8
 800a17c:	bf38      	it	cc
 800a17e:	18e4      	addcc	r4, r4, r3
 800a180:	e7f2      	b.n	800a168 <floor+0xd0>
 800a182:	2500      	movs	r5, #0
 800a184:	462c      	mov	r4, r5
 800a186:	e7aa      	b.n	800a0de <floor+0x46>
 800a188:	8800759c 	.word	0x8800759c
 800a18c:	7e37e43c 	.word	0x7e37e43c
 800a190:	bff00000 	.word	0xbff00000
 800a194:	000fffff 	.word	0x000fffff

0800a198 <scalbn>:
 800a198:	b570      	push	{r4, r5, r6, lr}
 800a19a:	ec55 4b10 	vmov	r4, r5, d0
 800a19e:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800a1a2:	4606      	mov	r6, r0
 800a1a4:	462b      	mov	r3, r5
 800a1a6:	b99a      	cbnz	r2, 800a1d0 <scalbn+0x38>
 800a1a8:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800a1ac:	4323      	orrs	r3, r4
 800a1ae:	d036      	beq.n	800a21e <scalbn+0x86>
 800a1b0:	4b39      	ldr	r3, [pc, #228]	; (800a298 <scalbn+0x100>)
 800a1b2:	4629      	mov	r1, r5
 800a1b4:	ee10 0a10 	vmov	r0, s0
 800a1b8:	2200      	movs	r2, #0
 800a1ba:	f7f6 fa25 	bl	8000608 <__aeabi_dmul>
 800a1be:	4b37      	ldr	r3, [pc, #220]	; (800a29c <scalbn+0x104>)
 800a1c0:	429e      	cmp	r6, r3
 800a1c2:	4604      	mov	r4, r0
 800a1c4:	460d      	mov	r5, r1
 800a1c6:	da10      	bge.n	800a1ea <scalbn+0x52>
 800a1c8:	a32b      	add	r3, pc, #172	; (adr r3, 800a278 <scalbn+0xe0>)
 800a1ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1ce:	e03a      	b.n	800a246 <scalbn+0xae>
 800a1d0:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800a1d4:	428a      	cmp	r2, r1
 800a1d6:	d10c      	bne.n	800a1f2 <scalbn+0x5a>
 800a1d8:	ee10 2a10 	vmov	r2, s0
 800a1dc:	4620      	mov	r0, r4
 800a1de:	4629      	mov	r1, r5
 800a1e0:	f7f6 f85c 	bl	800029c <__adddf3>
 800a1e4:	4604      	mov	r4, r0
 800a1e6:	460d      	mov	r5, r1
 800a1e8:	e019      	b.n	800a21e <scalbn+0x86>
 800a1ea:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800a1ee:	460b      	mov	r3, r1
 800a1f0:	3a36      	subs	r2, #54	; 0x36
 800a1f2:	4432      	add	r2, r6
 800a1f4:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800a1f8:	428a      	cmp	r2, r1
 800a1fa:	dd08      	ble.n	800a20e <scalbn+0x76>
 800a1fc:	2d00      	cmp	r5, #0
 800a1fe:	a120      	add	r1, pc, #128	; (adr r1, 800a280 <scalbn+0xe8>)
 800a200:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a204:	da1c      	bge.n	800a240 <scalbn+0xa8>
 800a206:	a120      	add	r1, pc, #128	; (adr r1, 800a288 <scalbn+0xf0>)
 800a208:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a20c:	e018      	b.n	800a240 <scalbn+0xa8>
 800a20e:	2a00      	cmp	r2, #0
 800a210:	dd08      	ble.n	800a224 <scalbn+0x8c>
 800a212:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800a216:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800a21a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800a21e:	ec45 4b10 	vmov	d0, r4, r5
 800a222:	bd70      	pop	{r4, r5, r6, pc}
 800a224:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800a228:	da19      	bge.n	800a25e <scalbn+0xc6>
 800a22a:	f24c 3350 	movw	r3, #50000	; 0xc350
 800a22e:	429e      	cmp	r6, r3
 800a230:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 800a234:	dd0a      	ble.n	800a24c <scalbn+0xb4>
 800a236:	a112      	add	r1, pc, #72	; (adr r1, 800a280 <scalbn+0xe8>)
 800a238:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a23c:	2b00      	cmp	r3, #0
 800a23e:	d1e2      	bne.n	800a206 <scalbn+0x6e>
 800a240:	a30f      	add	r3, pc, #60	; (adr r3, 800a280 <scalbn+0xe8>)
 800a242:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a246:	f7f6 f9df 	bl	8000608 <__aeabi_dmul>
 800a24a:	e7cb      	b.n	800a1e4 <scalbn+0x4c>
 800a24c:	a10a      	add	r1, pc, #40	; (adr r1, 800a278 <scalbn+0xe0>)
 800a24e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a252:	2b00      	cmp	r3, #0
 800a254:	d0b8      	beq.n	800a1c8 <scalbn+0x30>
 800a256:	a10e      	add	r1, pc, #56	; (adr r1, 800a290 <scalbn+0xf8>)
 800a258:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a25c:	e7b4      	b.n	800a1c8 <scalbn+0x30>
 800a25e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800a262:	3236      	adds	r2, #54	; 0x36
 800a264:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800a268:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800a26c:	4620      	mov	r0, r4
 800a26e:	4b0c      	ldr	r3, [pc, #48]	; (800a2a0 <scalbn+0x108>)
 800a270:	2200      	movs	r2, #0
 800a272:	e7e8      	b.n	800a246 <scalbn+0xae>
 800a274:	f3af 8000 	nop.w
 800a278:	c2f8f359 	.word	0xc2f8f359
 800a27c:	01a56e1f 	.word	0x01a56e1f
 800a280:	8800759c 	.word	0x8800759c
 800a284:	7e37e43c 	.word	0x7e37e43c
 800a288:	8800759c 	.word	0x8800759c
 800a28c:	fe37e43c 	.word	0xfe37e43c
 800a290:	c2f8f359 	.word	0xc2f8f359
 800a294:	81a56e1f 	.word	0x81a56e1f
 800a298:	43500000 	.word	0x43500000
 800a29c:	ffff3cb0 	.word	0xffff3cb0
 800a2a0:	3c900000 	.word	0x3c900000

0800a2a4 <_init>:
 800a2a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a2a6:	bf00      	nop
 800a2a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a2aa:	bc08      	pop	{r3}
 800a2ac:	469e      	mov	lr, r3
 800a2ae:	4770      	bx	lr

0800a2b0 <_fini>:
 800a2b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a2b2:	bf00      	nop
 800a2b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a2b6:	bc08      	pop	{r3}
 800a2b8:	469e      	mov	lr, r3
 800a2ba:	4770      	bx	lr
