{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1668982939796 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668982939796 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 20 16:22:19 2022 " "Processing started: Sun Nov 20 16:22:19 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668982939796 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668982939796 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off OutputUnit -c OutputUnit " "Command: quartus_map --read_settings_files=on --write_settings_files=off OutputUnit -c OutputUnit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668982939800 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1668982941187 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1668982941187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab10/part #2/twoscomplement/twoscomplement.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab10/part #2/twoscomplement/twoscomplement.v" { { "Info" "ISGN_ENTITY_NAME" "1 TwosComplement " "Found entity 1: TwosComplement" {  } { { "../TwosComplement/TwosComplement.v" "" { Text "G:/MyCSE2441Labs/Lab10/Part #2/TwosComplement/TwosComplement.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668982954747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668982954747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab10/part #2/signmagnitude/signmagnitude.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab10/part #2/signmagnitude/signmagnitude.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignMagnitude " "Found entity 1: SignMagnitude" {  } { { "../SignMagnitude/SignMagnitude.v" "" { Text "G:/MyCSE2441Labs/Lab10/Part #2/SignMagnitude/SignMagnitude.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668982954749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668982954749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab10/part #2/halfadder/halfadder.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab10/part #2/halfadder/halfadder.v" { { "Info" "ISGN_ENTITY_NAME" "1 HalfAdder " "Found entity 1: HalfAdder" {  } { { "../HalfAdder/HalfAdder.v" "" { Text "G:/MyCSE2441Labs/Lab10/Part #2/HalfAdder/HalfAdder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668982954769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668982954769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab10/part #2/habehav/habehav.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab10/part #2/habehav/habehav.v" { { "Info" "ISGN_ENTITY_NAME" "1 HAbehav " "Found entity 1: HAbehav" {  } { { "../HAbehav/HAbehav.v" "" { Text "G:/MyCSE2441Labs/Lab10/Part #2/HAbehav/HAbehav.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668982954774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668982954774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab10/part #2/bcdconverter/bcdconverter.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab10/part #2/bcdconverter/bcdconverter.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCDConverter " "Found entity 1: BCDConverter" {  } { { "../BCDConverter/BCDConverter.v" "" { Text "G:/MyCSE2441Labs/Lab10/Part #2/BCDConverter/BCDConverter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668982954782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668982954782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab10/part #2/binary2bcd/binary2bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab10/part #2/binary2bcd/binary2bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 Binary2BCD " "Found entity 1: Binary2BCD" {  } { { "../Binary2BCD/Binary2BCD.v" "" { Text "G:/MyCSE2441Labs/Lab10/Part #2/Binary2BCD/Binary2BCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668982954786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668982954786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "outputunit.v 1 1 " "Found 1 design units, including 1 entities, in source file outputunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 OutputUnit " "Found entity 1: OutputUnit" {  } { { "OutputUnit.v" "" { Text "G:/MyCSE2441Labs/Lab10/Part #2/OutputUnit/OutputUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668982954792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668982954792 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "OutputUnit " "Elaborating entity \"OutputUnit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1668982958828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TwosComplement TwosComplement:twoscomplement " "Elaborating entity \"TwosComplement\" for hierarchy \"TwosComplement:twoscomplement\"" {  } { { "OutputUnit.v" "twoscomplement" { Text "G:/MyCSE2441Labs/Lab10/Part #2/OutputUnit/OutputUnit.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668982959010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HAbehav TwosComplement:twoscomplement\|HAbehav:s0 " "Elaborating entity \"HAbehav\" for hierarchy \"TwosComplement:twoscomplement\|HAbehav:s0\"" {  } { { "../TwosComplement/TwosComplement.v" "s0" { Text "G:/MyCSE2441Labs/Lab10/Part #2/TwosComplement/TwosComplement.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668982959055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Binary2BCD Binary2BCD:binary2BCD " "Elaborating entity \"Binary2BCD\" for hierarchy \"Binary2BCD:binary2BCD\"" {  } { { "OutputUnit.v" "binary2BCD" { Text "G:/MyCSE2441Labs/Lab10/Part #2/OutputUnit/OutputUnit.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668982959140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDConverter Binary2BCD:binary2BCD\|BCDConverter:m1 " "Elaborating entity \"BCDConverter\" for hierarchy \"Binary2BCD:binary2BCD\|BCDConverter:m1\"" {  } { { "../Binary2BCD/Binary2BCD.v" "m1" { Text "G:/MyCSE2441Labs/Lab10/Part #2/Binary2BCD/Binary2BCD.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668982959193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignMagnitude SignMagnitude:OnesPlace " "Elaborating entity \"SignMagnitude\" for hierarchy \"SignMagnitude:OnesPlace\"" {  } { { "OutputUnit.v" "OnesPlace" { Text "G:/MyCSE2441Labs/Lab10/Part #2/OutputUnit/OutputUnit.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668982959242 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "SignMagnitude.v(9) " "Verilog HDL Case Statement warning at SignMagnitude.v(9): incomplete case statement has no default case item" {  } { { "../SignMagnitude/SignMagnitude.v" "" { Text "G:/MyCSE2441Labs/Lab10/Part #2/SignMagnitude/SignMagnitude.v" 9 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1668982959297 "|OutputUnit|SignMagnitude:OnesPlace"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "a SignMagnitude.v(7) " "Verilog HDL Always Construct warning at SignMagnitude.v(7): inferring latch(es) for variable \"a\", which holds its previous value in one or more paths through the always construct" {  } { { "../SignMagnitude/SignMagnitude.v" "" { Text "G:/MyCSE2441Labs/Lab10/Part #2/SignMagnitude/SignMagnitude.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1668982959298 "|OutputUnit|SignMagnitude:OnesPlace"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "b SignMagnitude.v(7) " "Verilog HDL Always Construct warning at SignMagnitude.v(7): inferring latch(es) for variable \"b\", which holds its previous value in one or more paths through the always construct" {  } { { "../SignMagnitude/SignMagnitude.v" "" { Text "G:/MyCSE2441Labs/Lab10/Part #2/SignMagnitude/SignMagnitude.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1668982959298 "|OutputUnit|SignMagnitude:OnesPlace"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c SignMagnitude.v(7) " "Verilog HDL Always Construct warning at SignMagnitude.v(7): inferring latch(es) for variable \"c\", which holds its previous value in one or more paths through the always construct" {  } { { "../SignMagnitude/SignMagnitude.v" "" { Text "G:/MyCSE2441Labs/Lab10/Part #2/SignMagnitude/SignMagnitude.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1668982959298 "|OutputUnit|SignMagnitude:OnesPlace"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d SignMagnitude.v(7) " "Verilog HDL Always Construct warning at SignMagnitude.v(7): inferring latch(es) for variable \"d\", which holds its previous value in one or more paths through the always construct" {  } { { "../SignMagnitude/SignMagnitude.v" "" { Text "G:/MyCSE2441Labs/Lab10/Part #2/SignMagnitude/SignMagnitude.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1668982959298 "|OutputUnit|SignMagnitude:OnesPlace"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "e SignMagnitude.v(7) " "Verilog HDL Always Construct warning at SignMagnitude.v(7): inferring latch(es) for variable \"e\", which holds its previous value in one or more paths through the always construct" {  } { { "../SignMagnitude/SignMagnitude.v" "" { Text "G:/MyCSE2441Labs/Lab10/Part #2/SignMagnitude/SignMagnitude.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1668982959298 "|OutputUnit|SignMagnitude:OnesPlace"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "f SignMagnitude.v(7) " "Verilog HDL Always Construct warning at SignMagnitude.v(7): inferring latch(es) for variable \"f\", which holds its previous value in one or more paths through the always construct" {  } { { "../SignMagnitude/SignMagnitude.v" "" { Text "G:/MyCSE2441Labs/Lab10/Part #2/SignMagnitude/SignMagnitude.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1668982959301 "|OutputUnit|SignMagnitude:OnesPlace"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "g SignMagnitude.v(7) " "Verilog HDL Always Construct warning at SignMagnitude.v(7): inferring latch(es) for variable \"g\", which holds its previous value in one or more paths through the always construct" {  } { { "../SignMagnitude/SignMagnitude.v" "" { Text "G:/MyCSE2441Labs/Lab10/Part #2/SignMagnitude/SignMagnitude.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1668982959301 "|OutputUnit|SignMagnitude:OnesPlace"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g SignMagnitude.v(7) " "Inferred latch for \"g\" at SignMagnitude.v(7)" {  } { { "../SignMagnitude/SignMagnitude.v" "" { Text "G:/MyCSE2441Labs/Lab10/Part #2/SignMagnitude/SignMagnitude.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668982959302 "|OutputUnit|SignMagnitude:OnesPlace"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f SignMagnitude.v(7) " "Inferred latch for \"f\" at SignMagnitude.v(7)" {  } { { "../SignMagnitude/SignMagnitude.v" "" { Text "G:/MyCSE2441Labs/Lab10/Part #2/SignMagnitude/SignMagnitude.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668982959302 "|OutputUnit|SignMagnitude:OnesPlace"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e SignMagnitude.v(7) " "Inferred latch for \"e\" at SignMagnitude.v(7)" {  } { { "../SignMagnitude/SignMagnitude.v" "" { Text "G:/MyCSE2441Labs/Lab10/Part #2/SignMagnitude/SignMagnitude.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668982959302 "|OutputUnit|SignMagnitude:OnesPlace"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d SignMagnitude.v(7) " "Inferred latch for \"d\" at SignMagnitude.v(7)" {  } { { "../SignMagnitude/SignMagnitude.v" "" { Text "G:/MyCSE2441Labs/Lab10/Part #2/SignMagnitude/SignMagnitude.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668982959302 "|OutputUnit|SignMagnitude:OnesPlace"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c SignMagnitude.v(7) " "Inferred latch for \"c\" at SignMagnitude.v(7)" {  } { { "../SignMagnitude/SignMagnitude.v" "" { Text "G:/MyCSE2441Labs/Lab10/Part #2/SignMagnitude/SignMagnitude.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668982959302 "|OutputUnit|SignMagnitude:OnesPlace"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b SignMagnitude.v(7) " "Inferred latch for \"b\" at SignMagnitude.v(7)" {  } { { "../SignMagnitude/SignMagnitude.v" "" { Text "G:/MyCSE2441Labs/Lab10/Part #2/SignMagnitude/SignMagnitude.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668982959302 "|OutputUnit|SignMagnitude:OnesPlace"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a SignMagnitude.v(7) " "Inferred latch for \"a\" at SignMagnitude.v(7)" {  } { { "../SignMagnitude/SignMagnitude.v" "" { Text "G:/MyCSE2441Labs/Lab10/Part #2/SignMagnitude/SignMagnitude.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668982959302 "|OutputUnit|SignMagnitude:OnesPlace"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SignMagnitude:SignsPlace\|g " "LATCH primitive \"SignMagnitude:SignsPlace\|g\" is permanently enabled" {  } { { "../SignMagnitude/SignMagnitude.v" "" { Text "G:/MyCSE2441Labs/Lab10/Part #2/SignMagnitude/SignMagnitude.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668982963917 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SignMagnitude:HundredsPlace\|g " "LATCH primitive \"SignMagnitude:HundredsPlace\|g\" is permanently enabled" {  } { { "../SignMagnitude/SignMagnitude.v" "" { Text "G:/MyCSE2441Labs/Lab10/Part #2/SignMagnitude/SignMagnitude.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668982963917 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SignMagnitude:HundredsPlace\|f " "LATCH primitive \"SignMagnitude:HundredsPlace\|f\" is permanently enabled" {  } { { "../SignMagnitude/SignMagnitude.v" "" { Text "G:/MyCSE2441Labs/Lab10/Part #2/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668982963919 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SignMagnitude:HundredsPlace\|e " "LATCH primitive \"SignMagnitude:HundredsPlace\|e\" is permanently enabled" {  } { { "../SignMagnitude/SignMagnitude.v" "" { Text "G:/MyCSE2441Labs/Lab10/Part #2/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668982963919 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SignMagnitude:HundredsPlace\|d " "LATCH primitive \"SignMagnitude:HundredsPlace\|d\" is permanently enabled" {  } { { "../SignMagnitude/SignMagnitude.v" "" { Text "G:/MyCSE2441Labs/Lab10/Part #2/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668982963919 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SignMagnitude:HundredsPlace\|c " "LATCH primitive \"SignMagnitude:HundredsPlace\|c\" is permanently enabled" {  } { { "../SignMagnitude/SignMagnitude.v" "" { Text "G:/MyCSE2441Labs/Lab10/Part #2/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668982963919 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SignMagnitude:HundredsPlace\|b " "LATCH primitive \"SignMagnitude:HundredsPlace\|b\" is permanently enabled" {  } { { "../SignMagnitude/SignMagnitude.v" "" { Text "G:/MyCSE2441Labs/Lab10/Part #2/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668982963919 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SignMagnitude:HundredsPlace\|a " "LATCH primitive \"SignMagnitude:HundredsPlace\|a\" is permanently enabled" {  } { { "../SignMagnitude/SignMagnitude.v" "" { Text "G:/MyCSE2441Labs/Lab10/Part #2/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668982963919 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SignMagnitude:TensPlace\|a " "LATCH primitive \"SignMagnitude:TensPlace\|a\" is permanently enabled" {  } { { "../SignMagnitude/SignMagnitude.v" "" { Text "G:/MyCSE2441Labs/Lab10/Part #2/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668982964176 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SignMagnitude:TensPlace\|b " "LATCH primitive \"SignMagnitude:TensPlace\|b\" is permanently enabled" {  } { { "../SignMagnitude/SignMagnitude.v" "" { Text "G:/MyCSE2441Labs/Lab10/Part #2/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668982964176 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SignMagnitude:TensPlace\|c " "LATCH primitive \"SignMagnitude:TensPlace\|c\" is permanently enabled" {  } { { "../SignMagnitude/SignMagnitude.v" "" { Text "G:/MyCSE2441Labs/Lab10/Part #2/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668982964176 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SignMagnitude:TensPlace\|d " "LATCH primitive \"SignMagnitude:TensPlace\|d\" is permanently enabled" {  } { { "../SignMagnitude/SignMagnitude.v" "" { Text "G:/MyCSE2441Labs/Lab10/Part #2/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668982964183 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SignMagnitude:TensPlace\|e " "LATCH primitive \"SignMagnitude:TensPlace\|e\" is permanently enabled" {  } { { "../SignMagnitude/SignMagnitude.v" "" { Text "G:/MyCSE2441Labs/Lab10/Part #2/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668982964184 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SignMagnitude:TensPlace\|f " "LATCH primitive \"SignMagnitude:TensPlace\|f\" is permanently enabled" {  } { { "../SignMagnitude/SignMagnitude.v" "" { Text "G:/MyCSE2441Labs/Lab10/Part #2/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668982964184 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SignMagnitude:TensPlace\|g " "LATCH primitive \"SignMagnitude:TensPlace\|g\" is permanently enabled" {  } { { "../SignMagnitude/SignMagnitude.v" "" { Text "G:/MyCSE2441Labs/Lab10/Part #2/SignMagnitude/SignMagnitude.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668982964184 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1668982964668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SignMagnitude:OnesPlace\|a " "Latch SignMagnitude:OnesPlace\|a has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA in\[0\] " "Ports D and ENA on the latch are fed by the same signal in\[0\]" {  } { { "OutputUnit.v" "" { Text "G:/MyCSE2441Labs/Lab10/Part #2/OutputUnit/OutputUnit.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668982964808 ""}  } { { "../SignMagnitude/SignMagnitude.v" "" { Text "G:/MyCSE2441Labs/Lab10/Part #2/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668982964808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SignMagnitude:OnesPlace\|b " "Latch SignMagnitude:OnesPlace\|b has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA in\[0\] " "Ports D and ENA on the latch are fed by the same signal in\[0\]" {  } { { "OutputUnit.v" "" { Text "G:/MyCSE2441Labs/Lab10/Part #2/OutputUnit/OutputUnit.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668982964808 ""}  } { { "../SignMagnitude/SignMagnitude.v" "" { Text "G:/MyCSE2441Labs/Lab10/Part #2/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668982964808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SignMagnitude:OnesPlace\|c " "Latch SignMagnitude:OnesPlace\|c has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA in\[0\] " "Ports D and ENA on the latch are fed by the same signal in\[0\]" {  } { { "OutputUnit.v" "" { Text "G:/MyCSE2441Labs/Lab10/Part #2/OutputUnit/OutputUnit.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668982964811 ""}  } { { "../SignMagnitude/SignMagnitude.v" "" { Text "G:/MyCSE2441Labs/Lab10/Part #2/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668982964811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SignMagnitude:OnesPlace\|d " "Latch SignMagnitude:OnesPlace\|d has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA in\[0\] " "Ports D and ENA on the latch are fed by the same signal in\[0\]" {  } { { "OutputUnit.v" "" { Text "G:/MyCSE2441Labs/Lab10/Part #2/OutputUnit/OutputUnit.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668982964814 ""}  } { { "../SignMagnitude/SignMagnitude.v" "" { Text "G:/MyCSE2441Labs/Lab10/Part #2/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668982964814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SignMagnitude:OnesPlace\|e " "Latch SignMagnitude:OnesPlace\|e has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA in\[0\] " "Ports D and ENA on the latch are fed by the same signal in\[0\]" {  } { { "OutputUnit.v" "" { Text "G:/MyCSE2441Labs/Lab10/Part #2/OutputUnit/OutputUnit.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668982964815 ""}  } { { "../SignMagnitude/SignMagnitude.v" "" { Text "G:/MyCSE2441Labs/Lab10/Part #2/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668982964815 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SignMagnitude:OnesPlace\|f " "Latch SignMagnitude:OnesPlace\|f has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA in\[0\] " "Ports D and ENA on the latch are fed by the same signal in\[0\]" {  } { { "OutputUnit.v" "" { Text "G:/MyCSE2441Labs/Lab10/Part #2/OutputUnit/OutputUnit.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668982964815 ""}  } { { "../SignMagnitude/SignMagnitude.v" "" { Text "G:/MyCSE2441Labs/Lab10/Part #2/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668982964815 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SignMagnitude:OnesPlace\|g " "Latch SignMagnitude:OnesPlace\|g has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA in\[0\] " "Ports D and ENA on the latch are fed by the same signal in\[0\]" {  } { { "OutputUnit.v" "" { Text "G:/MyCSE2441Labs/Lab10/Part #2/OutputUnit/OutputUnit.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668982964815 ""}  } { { "../SignMagnitude/SignMagnitude.v" "" { Text "G:/MyCSE2441Labs/Lab10/Part #2/SignMagnitude/SignMagnitude.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668982964815 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[1\] GND " "Pin \"hex2\[1\]\" is stuck at GND" {  } { { "OutputUnit.v" "" { Text "G:/MyCSE2441Labs/Lab10/Part #2/OutputUnit/OutputUnit.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668982964984 "|OutputUnit|hex2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[2\] GND " "Pin \"hex2\[2\]\" is stuck at GND" {  } { { "OutputUnit.v" "" { Text "G:/MyCSE2441Labs/Lab10/Part #2/OutputUnit/OutputUnit.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668982964984 "|OutputUnit|hex2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[6\] VCC " "Pin \"hex2\[6\]\" is stuck at VCC" {  } { { "OutputUnit.v" "" { Text "G:/MyCSE2441Labs/Lab10/Part #2/OutputUnit/OutputUnit.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668982964984 "|OutputUnit|hex2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[0\] VCC " "Pin \"hex3\[0\]\" is stuck at VCC" {  } { { "OutputUnit.v" "" { Text "G:/MyCSE2441Labs/Lab10/Part #2/OutputUnit/OutputUnit.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668982964984 "|OutputUnit|hex3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[1\] VCC " "Pin \"hex3\[1\]\" is stuck at VCC" {  } { { "OutputUnit.v" "" { Text "G:/MyCSE2441Labs/Lab10/Part #2/OutputUnit/OutputUnit.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668982964984 "|OutputUnit|hex3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[2\] VCC " "Pin \"hex3\[2\]\" is stuck at VCC" {  } { { "OutputUnit.v" "" { Text "G:/MyCSE2441Labs/Lab10/Part #2/OutputUnit/OutputUnit.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668982964984 "|OutputUnit|hex3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[3\] VCC " "Pin \"hex3\[3\]\" is stuck at VCC" {  } { { "OutputUnit.v" "" { Text "G:/MyCSE2441Labs/Lab10/Part #2/OutputUnit/OutputUnit.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668982964984 "|OutputUnit|hex3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[4\] VCC " "Pin \"hex3\[4\]\" is stuck at VCC" {  } { { "OutputUnit.v" "" { Text "G:/MyCSE2441Labs/Lab10/Part #2/OutputUnit/OutputUnit.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668982964984 "|OutputUnit|hex3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[5\] VCC " "Pin \"hex3\[5\]\" is stuck at VCC" {  } { { "OutputUnit.v" "" { Text "G:/MyCSE2441Labs/Lab10/Part #2/OutputUnit/OutputUnit.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668982964984 "|OutputUnit|hex3[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1668982964984 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1668982965074 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1668982967342 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668982967342 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "108 " "Implemented 108 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1668982968033 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1668982968033 ""} { "Info" "ICUT_CUT_TM_LCELLS" "72 " "Implemented 72 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1668982968033 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1668982968033 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 49 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 49 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4757 " "Peak virtual memory: 4757 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668982968401 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 20 16:22:48 2022 " "Processing ended: Sun Nov 20 16:22:48 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668982968401 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668982968401 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668982968401 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1668982968401 ""}
