# Reading pref.tcl
# do Calculadora_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1 {C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/sumador1bit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:25:51 on Mar 05,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1" C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/sumador1bit.sv 
# -- Compiling module sumador1bit
# 
# Top level modules:
# 	sumador1bit
# End time: 17:25:51 on Mar 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1 {C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/sumador.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:25:51 on Mar 05,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1" C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/sumador.sv 
# -- Compiling module sumador
# 
# Top level modules:
# 	sumador
# End time: 17:25:51 on Mar 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1 {C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/Divisor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:25:51 on Mar 05,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1" C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/Divisor.sv 
# -- Compiling module Divisor
# 
# Top level modules:
# 	Divisor
# End time: 17:25:51 on Mar 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1 {C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/inversor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:25:51 on Mar 05,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1" C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/inversor.sv 
# -- Compiling module inversor
# -- Compiling module nand_d
# 
# Top level modules:
# 	inversor
# End time: 17:25:51 on Mar 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1 {C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/restador.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:25:51 on Mar 05,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1" C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/restador.sv 
# -- Compiling module restador
# 
# Top level modules:
# 	restador
# End time: 17:25:51 on Mar 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1 {C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/multiplicador.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:25:51 on Mar 05,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1" C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/multiplicador.sv 
# -- Compiling module multiplicador
# 
# Top level modules:
# 	multiplicador
# End time: 17:25:51 on Mar 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1 {C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/andoperation.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:25:51 on Mar 05,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1" C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/andoperation.sv 
# -- Compiling module andoperation
# 
# Top level modules:
# 	andoperation
# End time: 17:25:51 on Mar 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1 {C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/oroperator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:25:51 on Mar 05,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1" C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/oroperator.sv 
# -- Compiling module oroperator
# 
# Top level modules:
# 	oroperator
# End time: 17:25:51 on Mar 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1 {C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/xoroperator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:25:51 on Mar 05,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1" C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/xoroperator.sv 
# -- Compiling module xoroperator
# 
# Top level modules:
# 	xoroperator
# End time: 17:25:51 on Mar 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1 {C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/shiftleft.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:25:51 on Mar 05,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1" C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/shiftleft.sv 
# -- Compiling module shiftleft
# 
# Top level modules:
# 	shiftleft
# End time: 17:25:51 on Mar 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1 {C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/shiftright.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:25:51 on Mar 05,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1" C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/shiftright.sv 
# -- Compiling module shiftright
# 
# Top level modules:
# 	shiftright
# End time: 17:25:52 on Mar 05,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1 {C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/Calculator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:25:52 on Mar 05,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1" C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/Calculator.sv 
# -- Compiling module Calculator
# 
# Top level modules:
# 	Calculator
# End time: 17:25:52 on Mar 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1 {C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/multiplicador_1bit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:25:52 on Mar 05,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1" C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/multiplicador_1bit.sv 
# -- Compiling module Multiplicador_1bit
# 
# Top level modules:
# 	Multiplicador_1bit
# End time: 17:25:52 on Mar 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1 {C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/Calculator_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:25:52 on Mar 05,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1" C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/Calculator_tb.sv 
# -- Compiling module Calculator_tb
# 
# Top level modules:
# 	Calculator_tb
# End time: 17:25:52 on Mar 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  Calculator_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" Calculator_tb 
# Start time: 17:25:52 on Mar 05,2024
# Loading sv_std.std
# Loading work.Calculator_tb
# Loading work.Calculator
# Loading work.sumador
# Loading work.restador
# Loading work.inversor
# Loading work.multiplicador
# Loading work.Divisor
# Loading work.andoperation
# Loading work.oroperator
# Loading work.xoroperator
# Loading work.shiftleft
# Loading work.shiftright
# Loading work.sumador1bit
# Loading work.nand_d
# Loading work.Multiplicador_1bit
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (32) for port 'Cin'. The port definition is at: C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/sumador.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /Calculator_tb/uut/mysumador File: C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/Calculator.sv Line: 25
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'myrestador'.  Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /Calculator_tb/uut/myrestador File: C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/Calculator.sv Line: 26
# ** Warning: (vsim-3722) C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/Calculator.sv(26): [TFMPC] - Missing connection for port 'Carryout'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (4) for port 'out'. The port definition is at: C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/inversor.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /Calculator_tb/uut/myrestador/inverter File: C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/restador.sv Line: 8
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'a'. The port definition is at: C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/inversor.sv(43).
#    Time: 0 ps  Iteration: 0  Instance: /Calculator_tb/uut/myrestador/inverter/loop[0]/nand_inst File: C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/inversor.sv Line: 21
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'b'. The port definition is at: C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/inversor.sv(44).
#    Time: 0 ps  Iteration: 0  Instance: /Calculator_tb/uut/myrestador/inverter/loop[0]/nand_inst File: C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/inversor.sv Line: 21
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'y'. The port definition is at: C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/inversor.sv(45).
#    Time: 0 ps  Iteration: 0  Instance: /Calculator_tb/uut/myrestador/inverter/loop[0]/nand_inst File: C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/inversor.sv Line: 21
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'a'. The port definition is at: C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/inversor.sv(43).
#    Time: 0 ps  Iteration: 0  Instance: /Calculator_tb/uut/myrestador/inverter/loop[1]/nand_inst File: C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/inversor.sv Line: 21
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'b'. The port definition is at: C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/inversor.sv(44).
#    Time: 0 ps  Iteration: 0  Instance: /Calculator_tb/uut/myrestador/inverter/loop[1]/nand_inst File: C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/inversor.sv Line: 21
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'y'. The port definition is at: C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/inversor.sv(45).
#    Time: 0 ps  Iteration: 0  Instance: /Calculator_tb/uut/myrestador/inverter/loop[1]/nand_inst File: C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/inversor.sv Line: 21
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'a'. The port definition is at: C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/inversor.sv(43).
#    Time: 0 ps  Iteration: 0  Instance: /Calculator_tb/uut/myrestador/inverter/loop[2]/nand_inst File: C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/inversor.sv Line: 21
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'b'. The port definition is at: C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/inversor.sv(44).
#    Time: 0 ps  Iteration: 0  Instance: /Calculator_tb/uut/myrestador/inverter/loop[2]/nand_inst File: C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/inversor.sv Line: 21
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'y'. The port definition is at: C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/inversor.sv(45).
#    Time: 0 ps  Iteration: 0  Instance: /Calculator_tb/uut/myrestador/inverter/loop[2]/nand_inst File: C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/inversor.sv Line: 21
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'a'. The port definition is at: C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/inversor.sv(43).
#    Time: 0 ps  Iteration: 0  Instance: /Calculator_tb/uut/myrestador/inverter/loop[3]/nand_inst File: C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/inversor.sv Line: 21
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'b'. The port definition is at: C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/inversor.sv(44).
#    Time: 0 ps  Iteration: 0  Instance: /Calculator_tb/uut/myrestador/inverter/loop[3]/nand_inst File: C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/inversor.sv Line: 21
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'y'. The port definition is at: C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/inversor.sv(45).
#    Time: 0 ps  Iteration: 0  Instance: /Calculator_tb/uut/myrestador/inverter/loop[3]/nand_inst File: C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/inversor.sv Line: 21
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (32) for port 'Cin'. The port definition is at: C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/sumador.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /Calculator_tb/uut/myrestador/inverter/misumador File: C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/inversor.sv Line: 31
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (32) for port 'Cin'. The port definition is at: C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/sumador.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /Calculator_tb/uut/myrestador/sumador1 File: C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/restador.sv Line: 13
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (4) for port 'out'. The port definition is at: C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/inversor.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /Calculator_tb/uut/myrestador/inverter2 File: C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/restador.sv Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'a'. The port definition is at: C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/inversor.sv(43).
#    Time: 0 ps  Iteration: 0  Instance: /Calculator_tb/uut/myrestador/inverter2/loop[0]/nand_inst File: C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/inversor.sv Line: 21
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'b'. The port definition is at: C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/inversor.sv(44).
#    Time: 0 ps  Iteration: 0  Instance: /Calculator_tb/uut/myrestador/inverter2/loop[0]/nand_inst File: C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/inversor.sv Line: 21
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'y'. The port definition is at: C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/inversor.sv(45).
#    Time: 0 ps  Iteration: 0  Instance: /Calculator_tb/uut/myrestador/inverter2/loop[0]/nand_inst File: C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/inversor.sv Line: 21
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'a'. The port definition is at: C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/inversor.sv(43).
#    Time: 0 ps  Iteration: 0  Instance: /Calculator_tb/uut/myrestador/inverter2/loop[1]/nand_inst File: C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/inversor.sv Line: 21
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'b'. The port definition is at: C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/inversor.sv(44).
#    Time: 0 ps  Iteration: 0  Instance: /Calculator_tb/uut/myrestador/inverter2/loop[1]/nand_inst File: C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/inversor.sv Line: 21
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'y'. The port definition is at: C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/inversor.sv(45).
#    Time: 0 ps  Iteration: 0  Instance: /Calculator_tb/uut/myrestador/inverter2/loop[1]/nand_inst File: C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/inversor.sv Line: 21
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'a'. The port definition is at: C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/inversor.sv(43).
#    Time: 0 ps  Iteration: 0  Instance: /Calculator_tb/uut/myrestador/inverter2/loop[2]/nand_inst File: C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/inversor.sv Line: 21
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'b'. The port definition is at: C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/inversor.sv(44).
#    Time: 0 ps  Iteration: 0  Instance: /Calculator_tb/uut/myrestador/inverter2/loop[2]/nand_inst File: C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/inversor.sv Line: 21
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'y'. The port definition is at: C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/inversor.sv(45).
#    Time: 0 ps  Iteration: 0  Instance: /Calculator_tb/uut/myrestador/inverter2/loop[2]/nand_inst File: C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/inversor.sv Line: 21
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'a'. The port definition is at: C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/inversor.sv(43).
#    Time: 0 ps  Iteration: 0  Instance: /Calculator_tb/uut/myrestador/inverter2/loop[3]/nand_inst File: C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/inversor.sv Line: 21
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'b'. The port definition is at: C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/inversor.sv(44).
#    Time: 0 ps  Iteration: 0  Instance: /Calculator_tb/uut/myrestador/inverter2/loop[3]/nand_inst File: C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/inversor.sv Line: 21
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'y'. The port definition is at: C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/inversor.sv(45).
#    Time: 0 ps  Iteration: 0  Instance: /Calculator_tb/uut/myrestador/inverter2/loop[3]/nand_inst File: C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/inversor.sv Line: 21
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (32) for port 'Cin'. The port definition is at: C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/sumador.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /Calculator_tb/uut/myrestador/inverter2/misumador File: C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/inversor.sv Line: 31
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (1) for port 'Cin'. The port definition is at: C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/sumador.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /Calculator_tb/uut/mymultiplicador/loop[0]/misumador File: C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/multiplicador.sv Line: 24
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (1) for port 'Cin'. The port definition is at: C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/sumador.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /Calculator_tb/uut/mymultiplicador/loop[1]/misumador File: C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/multiplicador.sv Line: 24
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (1) for port 'Cin'. The port definition is at: C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/sumador.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /Calculator_tb/uut/mymultiplicador/loop[2]/misumador File: C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/multiplicador.sv Line: 24
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (1) for port 'Cin'. The port definition is at: C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/sumador.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /Calculator_tb/uut/mymultiplicador/loop[3]/misumador File: C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/multiplicador.sv Line: 24
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: andre  Hostname: ANDG  ProcessID: 2932
#           Attempting to use alternate WLF file "./wlft3vnwg8".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft3vnwg8
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Selector: 0000, Input1: 0001, Input2: 0001, Output 00000010
# Selector: 0000, Input1: 0101, Input2: 0011, Output 00001000
# Selector: 0001, Input1: 0011, Input2: 0001, Output 00000010
# Selector: 0001, Input1: 0011, Input2: 0101, Output 00000010
# Selector: 0010, Input1: 0011, Input2: 0011, Output 00001001
# Selector: 0010, Input1: 1111, Input2: 0011, Output 00101101
# Selector: 0011, Input1: 0011, Input2: 0011, Output 00000001
# Selector: 0011, Input1: 1110, Input2: 0010, Output 00000111
# Selector: 0100, Input1: 0011, Input2: 0011, Output 00000000
# Selector: 0100, Input1: 1111, Input2: 0010, Output 00000001
# Selector: 0101, Input1: 1011, Input2: 0011, Output 00000011
# Selector: 0101, Input1: 1110, Input2: 0010, Output 00000010
# Selector: 0110, Input1: 0011, Input2: 0011, Output 00000011
# Selector: 0110, Input1: 1110, Input2: 0010, Output 00001110
# Selector: 0111, Input1: 0011, Input2: 0011, Output 00000000
# Selector: 0111, Input1: 1110, Input2: 0010, Output 00001100
# Selector: 1000, Input1: 0011, Input2: 0011, Output 00000110
# Selector: 1000, Input1: 1110, Input2: 0010, Output 00011100
# Selector: 1001, Input1: 0011, Input2: 0011, Output 00000001
# Selector: 1001, Input1: 1110, Input2: 0010, Output 00000111
# ** Note: $finish    : C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/Calculator_tb.sv(171)
#    Time: 200 ns  Iteration: 0  Instance: /Calculator_tb
# 1
# Break in Module Calculator_tb at C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/Calculator_tb.sv line 171
# End time: 17:26:43 on Mar 05,2024, Elapsed time: 0:00:51
# Errors: 0, Warnings: 38
