INFO: [vitis-run 60-1548] Creating build summary session with primary output C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_component/accelerator\accelerator.hlsrun_cosim_summary, at 10/19/24 11:00:14
INFO: [vitis-run 82-31] Launching vitis_hls: vitis_hls -nolog -run cosim -work_dir C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_component/accelerator -config C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_component/hls_config.cfg -cmdlineconfig C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_component/accelerator/hls/config.cmdline

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
  **** SW Build 5069499 on May 21 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Sat Oct 19 11:00:16 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source C:/Xilinx/Vitis_HLS/2024.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] For user 'pac9' on host 'ryn-b10-pc-13.ad.rice.edu' (Windows NT_amd64 version 10.0) on Sat Oct 19 11:00:16 -0500 2024
INFO: [HLS 200-10] In directory 'C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_component'
INFO: [HLS 200-2005] Using work_dir C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_component/accelerator 
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sfvc784-1-e'
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator.cpp' from C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_component/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file 'C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/act_pe.cpp' from C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_component/hls_config.cfg(9)
INFO: [HLS 200-10] Adding design file 'C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/act_pe.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/array.cpp' from C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_component/hls_config.cfg(10)
INFO: [HLS 200-10] Adding design file 'C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/array.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/bias_pe.cpp' from C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_component/hls_config.cfg(11)
INFO: [HLS 200-10] Adding design file 'C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/bias_pe.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/error_pe.cpp' from C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_component/hls_config.cfg(12)
INFO: [HLS 200-10] Adding design file 'C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/error_pe.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/weight_pe.cpp' from C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_component/hls_config.cfg(13)
INFO: [HLS 200-10] Adding design file 'C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/weight_pe.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/main.cpp' from C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_component/hls_config.cfg(14)
INFO: [HLS 200-10] Adding test bench file 'C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/main.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file_cflags=C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/main.cpp,-D HW_COSIM' from C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_component/hls_config.cfg(15)
INFO: [HLS 200-1465] Applying ini 'syn.top=accelerator' from C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_component/hls_config.cfg(7)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_component/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xczu3eg-sfvc784-1-e' from C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_component/hls_config.cfg(1)
INFO: [HLS 200-1465] Applying ini 'clock=33MHz' from C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_component/hls_config.cfg(16)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 30.303ns.
INFO: [HLS 200-1465] Applying ini 'clock_uncertainty=6ns' from C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_component/hls_config.cfg(17)
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6ns.
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=0' from C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_component/hls_config.cfg(18)
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_component/hls_config.cfg(5)
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "C:/Xilinx/Vitis_HLS/2024.1/vcxx/libexec/clang++"
   Compiling bias_pe.cpp_pre.cpp.tb.cpp
   Compiling weight_pe.cpp_pre.cpp.tb.cpp
   Compiling accelerator.cpp_pre.cpp.tb.cpp
   Compiling main.cpp_pre.cpp.tb.cpp
   Compiling error_pe.cpp_pre.cpp.tb.cpp
   Compiling apatb_accelerator.cpp
   Compiling act_pe.cpp_pre.cpp.tb.cpp
   Compiling array.cpp_pre.cpp.tb.cpp
   Compiling apatb_accelerator_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
The following are the predictions of the DNN:
1
1
0
0
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...

****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Sat Oct 19 11:00:50 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source run_vivado_gen_ip.tcl -notrace
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_component/accelerator/hls/.autopilot/db/ip_tmp'
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 546.164 ; gain = 232.188
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'accelerator_dcmp_64ns_64ns_1_1_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'accelerator_dcmp_64ns_64ns_1_1_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'accelerator_dcmp_64ns_64ns_1_1_no_dsp_1_ip'...
INFO: [Common 17-206] Exiting Vivado at Sat Oct 19 11:01:02 2024...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...

C:\ELEC522\GIM\GIM-2024-2025\gim_cpp_final\accelerator_component\accelerator\hls\sim\verilog>set PATH= 

C:\ELEC522\GIM\GIM-2024-2025\gim_cpp_final\accelerator_component\accelerator\hls\sim\verilog>call C:/Xilinx/Vivado/2024.1/bin/xelab xil_defaultlib.apatb_accelerator_top glbl -Oenable_linking_all_libraries  -prj accelerator.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_0_23 -L floating_point_v7_1_18 --lib "ieee_proposed=./ieee_proposed" -s accelerator  
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_accelerator_top glbl -Oenable_linking_all_libraries -prj accelerator.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_23 -L floating_point_v7_1_18 --lib ieee_proposed=./ieee_proposed -s accelerator 
Multi-threading is on. Using 14 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_component/accelerator/hls/sim/verilog/ip/xil_defaultlib/accelerator_dcmp_64ns_64ns_1_1_no_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accelerator_dcmp_64ns_64ns_1_1_no_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_component/accelerator/hls/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_component/accelerator/hls/sim/verilog/accelerator.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_accelerator_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_component/accelerator/hls/sim/verilog/accelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accelerator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_component/accelerator/hls/sim/verilog/accelerator_accelerator_Pipeline_VITIS_LOOP_157_9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accelerator_accelerator_Pipeline_VITIS_LOOP_157_9
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_component/accelerator/hls/sim/verilog/accelerator_accelerator_Pipeline_VITIS_LOOP_47_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accelerator_accelerator_Pipeline_VITIS_LOOP_47_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_component/accelerator/hls/sim/verilog/accelerator_accelerator_Pipeline_VITIS_LOOP_65_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accelerator_accelerator_Pipeline_VITIS_LOOP_65_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_component/accelerator/hls/sim/verilog/accelerator_dcmp_64ns_64ns_1_1_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accelerator_dcmp_64ns_64ns_1_1_no_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_component/accelerator/hls/sim/verilog/accelerator_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accelerator_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_component/accelerator/hls/sim/verilog/accelerator_mac_muladd_16s_16s_25ns_25_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accelerator_mac_muladd_16s_16s_25ns_25_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module accelerator_mac_muladd_16s_16s_25ns_25_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_component/accelerator/hls/sim/verilog/accelerator_mac_mulsub_16s_6ns_25s_25_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accelerator_mac_mulsub_16s_6ns_25s_25_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module accelerator_mac_mulsub_16s_6ns_25s_25_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_component/accelerator/hls/sim/verilog/accelerator_model_array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accelerator_model_array
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_component/accelerator/hls/sim/verilog/accelerator_mul_16s_16s_25_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accelerator_mul_16s_16s_25_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_component/accelerator/hls/sim/verilog/accelerator_mul_16s_16s_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accelerator_mul_16s_16s_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_component/accelerator/hls/sim/verilog/accelerator_mul_32s_7s_34_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accelerator_mul_32s_7s_34_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_component/accelerator/hls/sim/verilog/accelerator_sparsemux_7_2_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accelerator_sparsemux_7_2_16_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_component/accelerator/hls/sim/verilog/AESL_automem_bias_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_bias_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_component/accelerator/hls/sim/verilog/AESL_automem_bias_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_bias_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_component/accelerator/hls/sim/verilog/AESL_automem_w1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_w1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_component/accelerator/hls/sim/verilog/AESL_automem_w2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_w2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_component/accelerator/hls/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_18.floating_point_v7_1_18_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_13.xbip_utils_v3_0_13_pkg
Compiling package axi_utils_v2_0_9.axi_utils_v2_0_9_pkg
Compiling package floating_point_v7_1_18.floating_point_v7_1_18_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_18.floating_point_v7_1_18_exp_table...
Compiling package mult_gen_v12_0_21.mult_gen_v12_0_21_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_18.floating_point_v7_1_18_pkg
Compiling package floating_point_v7_1_18.flt_utils
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv_comp
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.accelerator_flow_control_loop_pi...
Compiling module xil_defaultlib.accelerator_accelerator_Pipeline...
Compiling module xil_defaultlib.accelerator_mul_32s_7s_34_1_1(NU...
Compiling module xil_defaultlib.accelerator_mul_16s_16s_25_1_1(N...
Compiling module xil_defaultlib.accelerator_mul_16s_16s_32_1_1(N...
Compiling module xil_defaultlib.accelerator_mac_mulsub_16s_6ns_2...
Compiling module xil_defaultlib.accelerator_mac_mulsub_16s_6ns_2...
Compiling module xil_defaultlib.accelerator_mac_muladd_16s_16s_2...
Compiling module xil_defaultlib.accelerator_mac_muladd_16s_16s_2...
Compiling module xil_defaultlib.accelerator_model_array
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_18.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_18.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_18.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_18.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=2,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_18.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_18.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=22,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_18.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_18.compare_eq [\compare_eq(c_xdevicefamily="zyn...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=32,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_18.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_18.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_18.fp_cmp [\fp_cmp(c_xdevicefamily="zynqupl...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture xilinx of entity floating_point_v7_1_18.floating_point_v7_1_18_viv [\floating_point_v7_1_18_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_18.floating_point_v7_1_18 [\floating_point_v7_1_18(c_xdevic...]
Compiling module xil_defaultlib.accelerator_dcmp_64ns_64ns_1_1_n...
Compiling module xil_defaultlib.accelerator_dcmp_64ns_64ns_1_1_n...
Compiling module xil_defaultlib.accelerator_sparsemux_7_2_16_1_1...
Compiling module xil_defaultlib.accelerator_accelerator_Pipeline...
Compiling module xil_defaultlib.accelerator_accelerator_Pipeline...
Compiling module xil_defaultlib.accelerator
Compiling module xil_defaultlib.AESL_automem_w1
Compiling module xil_defaultlib.AESL_automem_w2
Compiling module xil_defaultlib.AESL_automem_bias_1
Compiling module xil_defaultlib.AESL_automem_bias_2
Compiling module xil_defaultlib.nodf_module_intf_default
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=85)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_accelerator_top
Compiling module work.glbl
Built simulation snapshot accelerator

****** xsim v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Sat Oct 19 11:01:16 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source xsim.dir/accelerator/xsim_script.tcl
# xsim {accelerator} -autoloadwcfg -tclbatch {accelerator.tcl}
Time resolution is 1 ps
source accelerator.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 2 [0.00%] @ "167000"
// RTL Simulation : 1 / 2 [100.00%] @ "1245375000"
// RTL Simulation : 2 / 2 [100.00%] @ "1248224000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 1248405450 ps : File "C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_component/accelerator/hls/sim/verilog/accelerator.autotb.v" Line 484
## quit
INFO: [Common 17-206] Exiting xsim at Sat Oct 19 11:01:19 2024...
INFO: [COSIM 212-316] Starting C post checking ...
The following are the predictions of the DNN:
1
1
0
0
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 63.976 seconds; peak allocated memory: 203.723 MB.
INFO: [vitis-run 60-791] Total elapsed time: 0h 1m 8s
